
Projet_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e6c4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009fc  0800e898  0800e898  0000f898  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f294  0800f294  000111d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f294  0800f294  00010294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f29c  0800f29c  000111d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f29c  0800f29c  0001029c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f2a0  0800f2a0  000102a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800f2a4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005e78  200001d8  0800f47c  000111d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006050  0800f47c  00012050  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002370c  00000000  00000000  00011208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005434  00000000  00000000  00034914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c38  00000000  00000000  00039d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015d6  00000000  00000000  0003b980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a448  00000000  00000000  0003cf56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026ca4  00000000  00000000  0006739e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3f99  00000000  00000000  0008e042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00171fdb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008894  00000000  00000000  00172020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0017a8b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e87c 	.word	0x0800e87c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800e87c 	.word	0x0800e87c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	607b      	str	r3, [r7, #4]
 8000f1e:	4b10      	ldr	r3, [pc, #64]	@ (8000f60 <MX_DMA_Init+0x4c>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	4a0f      	ldr	r2, [pc, #60]	@ (8000f60 <MX_DMA_Init+0x4c>)
 8000f24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f60 <MX_DMA_Init+0x4c>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000f36:	2200      	movs	r2, #0
 8000f38:	2105      	movs	r1, #5
 8000f3a:	200e      	movs	r0, #14
 8000f3c:	f001 feb0 	bl	8002ca0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000f40:	200e      	movs	r0, #14
 8000f42:	f001 fec9 	bl	8002cd8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000f46:	2200      	movs	r2, #0
 8000f48:	2105      	movs	r1, #5
 8000f4a:	2010      	movs	r0, #16
 8000f4c:	f001 fea8 	bl	8002ca0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000f50:	2010      	movs	r0, #16
 8000f52:	f001 fec1 	bl	8002cd8 <HAL_NVIC_EnableIRQ>

}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40023800 	.word	0x40023800

08000f64 <HAL_I2S_RxHalfCpltCallback>:

/* USER CODE BEGIN 2 */
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
    // RX moiti de buffer : 1re moiti prte
    if (hi2s->Instance == hi2s2.Instance)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <HAL_I2S_RxHalfCpltCallback+0x34>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d10a      	bne.n	8000f8e <HAL_I2S_RxHalfCpltCallback+0x2a>
    {
        i2s_dma_flags |= I2S_DMA_FLAG_HALF;
 8000f78:	4b08      	ldr	r3, [pc, #32]	@ (8000f9c <HAL_I2S_RxHalfCpltCallback+0x38>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	4a06      	ldr	r2, [pc, #24]	@ (8000f9c <HAL_I2S_RxHalfCpltCallback+0x38>)
 8000f82:	6013      	str	r3, [r2, #0]
        osSemaphoreRelease(AudioSemHandle);
 8000f84:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <HAL_I2S_RxHalfCpltCallback+0x3c>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f006 fba7 	bl	80076dc <osSemaphoreRelease>
    }

}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20001268 	.word	0x20001268
 8000f9c:	200013b8 	.word	0x200013b8
 8000fa0:	20000a0c 	.word	0x20000a0c

08000fa4 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
    // RX fin de buffer : 2e moiti prte
    if (hi2s->Instance == hi2s2.Instance)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4b09      	ldr	r3, [pc, #36]	@ (8000fd8 <HAL_I2S_RxCpltCallback+0x34>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d10a      	bne.n	8000fce <HAL_I2S_RxCpltCallback+0x2a>
    {
		i2s_dma_flags |= I2S_DMA_FLAG_FULL;
 8000fb8:	4b08      	ldr	r3, [pc, #32]	@ (8000fdc <HAL_I2S_RxCpltCallback+0x38>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f043 0302 	orr.w	r3, r3, #2
 8000fc0:	4a06      	ldr	r2, [pc, #24]	@ (8000fdc <HAL_I2S_RxCpltCallback+0x38>)
 8000fc2:	6013      	str	r3, [r2, #0]
        osSemaphoreRelease(AudioSemHandle);
 8000fc4:	4b06      	ldr	r3, [pc, #24]	@ (8000fe0 <HAL_I2S_RxCpltCallback+0x3c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f006 fb87 	bl	80076dc <osSemaphoreRelease>
    }
}
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20001268 	.word	0x20001268
 8000fdc:	200013b8 	.word	0x200013b8
 8000fe0:	20000a0c 	.word	0x20000a0c

08000fe4 <EncoderSteps>:

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */

static inline int16_t EncoderSteps(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
	// Convert 0-65535 to -32768 to +32767
	int16_t Val = (int16_t)__HAL_TIM_GET_COUNTER(&htim1)>>1;
 8000fea:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <EncoderSteps+0x24>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff0:	b21b      	sxth	r3, r3
 8000ff2:	105b      	asrs	r3, r3, #1
 8000ff4:	80fb      	strh	r3, [r7, #6]
    return Val;
 8000ff6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	20001434 	.word	0x20001434

0800100c <clamp_int32>:

static inline int32_t clamp_int32(int32_t value, int32_t min, int32_t max)
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
	if (value < min) {
 8001018:	68fa      	ldr	r2, [r7, #12]
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	429a      	cmp	r2, r3
 800101e:	da01      	bge.n	8001024 <clamp_int32+0x18>
		return min;
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	e006      	b.n	8001032 <clamp_int32+0x26>
	}
	if (value > max) {
 8001024:	68fa      	ldr	r2, [r7, #12]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	429a      	cmp	r2, r3
 800102a:	dd01      	ble.n	8001030 <clamp_int32+0x24>
		return max;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	e000      	b.n	8001032 <clamp_int32+0x26>
	}
	return value;
 8001030:	68fb      	ldr	r3, [r7, #12]
}
 8001032:	4618      	mov	r0, r3
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
	...

08001040 <ProcessAudioChunk>:

static void ProcessAudioChunk(int16_t *src, int16_t *dst)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
#ifdef CMSIS_Filtering
	static float32_t buf_in[I2S_HALF_BUFFER_SIZE];
	static float32_t buf_out[I2S_HALF_BUFFER_SIZE];
	for (uint32_t i = 0; i < I2S_HALF_BUFFER_SIZE; i++) {
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	e012      	b.n	8001076 <ProcessAudioChunk+0x36>
		buf_in[i] = (float32_t)src[i];
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	4413      	add	r3, r2
 8001058:	f9b3 3000 	ldrsh.w	r3, [r3]
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001064:	4a1c      	ldr	r2, [pc, #112]	@ (80010d8 <ProcessAudioChunk+0x98>)
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	4413      	add	r3, r2
 800106c:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t i = 0; i < I2S_HALF_BUFFER_SIZE; i++) {
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	3301      	adds	r3, #1
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	2bff      	cmp	r3, #255	@ 0xff
 800107a:	d9e9      	bls.n	8001050 <ProcessAudioChunk+0x10>
	}
	arm_biquad_cascade_df2T_f32(&biquad, buf_in, buf_out, I2S_HALF_BUFFER_SIZE);
 800107c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001080:	4a16      	ldr	r2, [pc, #88]	@ (80010dc <ProcessAudioChunk+0x9c>)
 8001082:	4915      	ldr	r1, [pc, #84]	@ (80010d8 <ProcessAudioChunk+0x98>)
 8001084:	4816      	ldr	r0, [pc, #88]	@ (80010e0 <ProcessAudioChunk+0xa0>)
 8001086:	f001 fc3b 	bl	8002900 <arm_biquad_cascade_df2T_f32>
	for (uint32_t i = 0; i < I2S_HALF_BUFFER_SIZE; i++) {
 800108a:	2300      	movs	r3, #0
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	e01a      	b.n	80010c6 <ProcessAudioChunk+0x86>
		dst[i] = (int16_t)clamp_int32((int32_t)lroundf(buf_out[i]), INT16_MIN, INT16_MAX);
 8001090:	4a12      	ldr	r2, [pc, #72]	@ (80010dc <ProcessAudioChunk+0x9c>)
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	4413      	add	r3, r2
 8001098:	edd3 7a00 	vldr	s15, [r3]
 800109c:	eeb0 0a67 	vmov.f32	s0, s15
 80010a0:	f00c fed4 	bl	800de4c <lroundf>
 80010a4:	4603      	mov	r3, r0
 80010a6:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80010aa:	490e      	ldr	r1, [pc, #56]	@ (80010e4 <ProcessAudioChunk+0xa4>)
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ffad 	bl	800100c <clamp_int32>
 80010b2:	4601      	mov	r1, r0
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	683a      	ldr	r2, [r7, #0]
 80010ba:	4413      	add	r3, r2
 80010bc:	b20a      	sxth	r2, r1
 80010be:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0; i < I2S_HALF_BUFFER_SIZE; i++) {
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	3301      	adds	r3, #1
 80010c4:	60bb      	str	r3, [r7, #8]
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	2bff      	cmp	r3, #255	@ 0xff
 80010ca:	d9e1      	bls.n	8001090 <ProcessAudioChunk+0x50>
#elif defined(USER_DF1)
	Apply_Biquad_Filter_DF1(src, dst, I2S_HALF_BUFFER_SIZE,
						   biquadCoeffs,
						   biquadState);
#endif
}
 80010cc:	bf00      	nop
 80010ce:	bf00      	nop
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	20000a14 	.word	0x20000a14
 80010dc:	20000e14 	.word	0x20000e14
 80010e0:	200013dc 	.word	0x200013dc
 80010e4:	ffff8000 	.word	0xffff8000

080010e8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of AudioSem */
  AudioSemHandle = osSemaphoreNew(1, 1, &AudioSem_attributes);
 80010ec:	4a17      	ldr	r2, [pc, #92]	@ (800114c <MX_FREERTOS_Init+0x64>)
 80010ee:	2101      	movs	r1, #1
 80010f0:	2001      	movs	r0, #1
 80010f2:	f006 fa18 	bl	8007526 <osSemaphoreNew>
 80010f6:	4603      	mov	r3, r0
 80010f8:	4a15      	ldr	r2, [pc, #84]	@ (8001150 <MX_FREERTOS_Init+0x68>)
 80010fa:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80010fc:	4a15      	ldr	r2, [pc, #84]	@ (8001154 <MX_FREERTOS_Init+0x6c>)
 80010fe:	2100      	movs	r1, #0
 8001100:	4815      	ldr	r0, [pc, #84]	@ (8001158 <MX_FREERTOS_Init+0x70>)
 8001102:	f006 f85d 	bl	80071c0 <osThreadNew>
 8001106:	4603      	mov	r3, r0
 8001108:	4a14      	ldr	r2, [pc, #80]	@ (800115c <MX_FREERTOS_Init+0x74>)
 800110a:	6013      	str	r3, [r2, #0]

  /* creation of ReadEncTask */
  ReadEncTaskHandle = osThreadNew(StartReadEncTask, NULL, &ReadEncTask_attributes);
 800110c:	4a14      	ldr	r2, [pc, #80]	@ (8001160 <MX_FREERTOS_Init+0x78>)
 800110e:	2100      	movs	r1, #0
 8001110:	4814      	ldr	r0, [pc, #80]	@ (8001164 <MX_FREERTOS_Init+0x7c>)
 8001112:	f006 f855 	bl	80071c0 <osThreadNew>
 8001116:	4603      	mov	r3, r0
 8001118:	4a13      	ldr	r2, [pc, #76]	@ (8001168 <MX_FREERTOS_Init+0x80>)
 800111a:	6013      	str	r3, [r2, #0]

  /* creation of AudioTask */
  AudioTaskHandle = osThreadNew(StartAudioTask, NULL, &AudioTask_attributes);
 800111c:	4a13      	ldr	r2, [pc, #76]	@ (800116c <MX_FREERTOS_Init+0x84>)
 800111e:	2100      	movs	r1, #0
 8001120:	4813      	ldr	r0, [pc, #76]	@ (8001170 <MX_FREERTOS_Init+0x88>)
 8001122:	f006 f84d 	bl	80071c0 <osThreadNew>
 8001126:	4603      	mov	r3, r0
 8001128:	4a12      	ldr	r2, [pc, #72]	@ (8001174 <MX_FREERTOS_Init+0x8c>)
 800112a:	6013      	str	r3, [r2, #0]

  /* creation of DisplayTask */
  DisplayTaskHandle = osThreadNew(StartDisplayTask, NULL, &DisplayTask_attributes);
 800112c:	4a12      	ldr	r2, [pc, #72]	@ (8001178 <MX_FREERTOS_Init+0x90>)
 800112e:	2100      	movs	r1, #0
 8001130:	4812      	ldr	r0, [pc, #72]	@ (800117c <MX_FREERTOS_Init+0x94>)
 8001132:	f006 f845 	bl	80071c0 <osThreadNew>
 8001136:	4603      	mov	r3, r0
 8001138:	4a11      	ldr	r2, [pc, #68]	@ (8001180 <MX_FREERTOS_Init+0x98>)
 800113a:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of WaitNewVal */
  WaitNewValHandle = osEventFlagsNew(&WaitNewVal_attributes);
 800113c:	4811      	ldr	r0, [pc, #68]	@ (8001184 <MX_FREERTOS_Init+0x9c>)
 800113e:	f006 f90c 	bl	800735a <osEventFlagsNew>
 8001142:	4603      	mov	r3, r0
 8001144:	4a10      	ldr	r2, [pc, #64]	@ (8001188 <MX_FREERTOS_Init+0xa0>)
 8001146:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}
 800114c:	0800eb00 	.word	0x0800eb00
 8001150:	20000a0c 	.word	0x20000a0c
 8001154:	0800ea70 	.word	0x0800ea70
 8001158:	0800118d 	.word	0x0800118d
 800115c:	200009fc 	.word	0x200009fc
 8001160:	0800ea94 	.word	0x0800ea94
 8001164:	0800119d 	.word	0x0800119d
 8001168:	20000a00 	.word	0x20000a00
 800116c:	0800eab8 	.word	0x0800eab8
 8001170:	0800125d 	.word	0x0800125d
 8001174:	20000a04 	.word	0x20000a04
 8001178:	0800eadc 	.word	0x0800eadc
 800117c:	08001315 	.word	0x08001315
 8001180:	20000a08 	.word	0x20000a08
 8001184:	0800eb10 	.word	0x0800eb10
 8001188:	20000a10 	.word	0x20000a10

0800118c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001194:	2001      	movs	r0, #1
 8001196:	f006 f8c5 	bl	8007324 <osDelay>
 800119a:	e7fb      	b.n	8001194 <StartDefaultTask+0x8>

0800119c <StartReadEncTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadEncTask */
void StartReadEncTask(void *argument)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadEncTask */
	int16_t CMPT = 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	81fb      	strh	r3, [r7, #14]
		int16_t CMPT_OLD;
		CMPT_OLD = CMPT;
 80011a8:	89fb      	ldrh	r3, [r7, #14]
 80011aa:	82fb      	strh	r3, [r7, #22]
		uint32_t last_mode = i2s_enco_bp_flags;
 80011ac:	4b26      	ldr	r3, [pc, #152]	@ (8001248 <StartReadEncTask+0xac>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	613b      	str	r3, [r7, #16]
	  /* Infinite loop */
		for(;;)
		{
		  if (i2s_enco_bp_flags != last_mode) {
 80011b2:	4b25      	ldr	r3, [pc, #148]	@ (8001248 <StartReadEncTask+0xac>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d006      	beq.n	80011ca <StartReadEncTask+0x2e>
			  CMPT_OLD = EncoderSteps();
 80011bc:	f7ff ff12 	bl	8000fe4 <EncoderSteps>
 80011c0:	4603      	mov	r3, r0
 80011c2:	82fb      	strh	r3, [r7, #22]
			  last_mode = i2s_enco_bp_flags;
 80011c4:	4b20      	ldr	r3, [pc, #128]	@ (8001248 <StartReadEncTask+0xac>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	613b      	str	r3, [r7, #16]
		  }

		  CMPT = EncoderSteps();
 80011ca:	f7ff ff0b 	bl	8000fe4 <EncoderSteps>
 80011ce:	4603      	mov	r3, r0
 80011d0:	81fb      	strh	r3, [r7, #14]
		  delta = (int16_t)(CMPT - CMPT_OLD);
 80011d2:	89fa      	ldrh	r2, [r7, #14]
 80011d4:	8afb      	ldrh	r3, [r7, #22]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	b29b      	uxth	r3, r3
 80011da:	b21a      	sxth	r2, r3
 80011dc:	4b1b      	ldr	r3, [pc, #108]	@ (800124c <StartReadEncTask+0xb0>)
 80011de:	801a      	strh	r2, [r3, #0]
		  if (delta != 0) {
 80011e0:	4b1a      	ldr	r3, [pc, #104]	@ (800124c <StartReadEncTask+0xb0>)
 80011e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d02b      	beq.n	8001242 <StartReadEncTask+0xa6>
			  if(i2s_enco_bp_flags == 1U){
 80011ea:	4b17      	ldr	r3, [pc, #92]	@ (8001248 <StartReadEncTask+0xac>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d11b      	bne.n	800122a <StartReadEncTask+0x8e>
				  if(menu_index == 0U)
 80011f2:	4b17      	ldr	r3, [pc, #92]	@ (8001250 <StartReadEncTask+0xb4>)
 80011f4:	f993 3000 	ldrsb.w	r3, [r3]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d10f      	bne.n	800121c <StartReadEncTask+0x80>
				  {
					  GainValue = (int32_t)clamp_int32(GainValue + delta, AUDIO_GAIN_MIN, AUDIO_GAIN_MAX);
 80011fc:	4b13      	ldr	r3, [pc, #76]	@ (800124c <StartReadEncTask+0xb0>)
 80011fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001202:	461a      	mov	r2, r3
 8001204:	4b13      	ldr	r3, [pc, #76]	@ (8001254 <StartReadEncTask+0xb8>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4413      	add	r3, r2
 800120a:	2203      	movs	r2, #3
 800120c:	f06f 0102 	mvn.w	r1, #2
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fefb 	bl	800100c <clamp_int32>
 8001216:	4603      	mov	r3, r0
 8001218:	4a0e      	ldr	r2, [pc, #56]	@ (8001254 <StartReadEncTask+0xb8>)
 800121a:	6013      	str	r3, [r2, #0]
				  }
				  osEventFlagsSet(WaitNewValHandle, I2S_ENCO_SUB_MENU_FLAG);
 800121c:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <StartReadEncTask+0xbc>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2101      	movs	r1, #1
 8001222:	4618      	mov	r0, r3
 8001224:	f006 f8d8 	bl	80073d8 <osEventFlagsSet>
 8001228:	e009      	b.n	800123e <StartReadEncTask+0xa2>
			  }
			  else if(i2s_enco_bp_flags == 0U){
 800122a:	4b07      	ldr	r3, [pc, #28]	@ (8001248 <StartReadEncTask+0xac>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d105      	bne.n	800123e <StartReadEncTask+0xa2>
				  //Menu navigation
					osEventFlagsSet(WaitNewValHandle, I2S_ENCO_MENU_FLAG);
 8001232:	4b09      	ldr	r3, [pc, #36]	@ (8001258 <StartReadEncTask+0xbc>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2102      	movs	r1, #2
 8001238:	4618      	mov	r0, r3
 800123a:	f006 f8cd 	bl	80073d8 <osEventFlagsSet>
			  }
			  else{
				  //Should not happen
			  }
			  CMPT_OLD = CMPT;
 800123e:	89fb      	ldrh	r3, [r7, #14]
 8001240:	82fb      	strh	r3, [r7, #22]
		  }

		osThreadYield();
 8001242:	f006 f84f 	bl	80072e4 <osThreadYield>
		  if (i2s_enco_bp_flags != last_mode) {
 8001246:	e7b4      	b.n	80011b2 <StartReadEncTask+0x16>
 8001248:	200013bc 	.word	0x200013bc
 800124c:	200001f6 	.word	0x200001f6
 8001250:	200001f4 	.word	0x200001f4
 8001254:	200009f8 	.word	0x200009f8
 8001258:	20000a10 	.word	0x20000a10

0800125c <StartAudioTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAudioTask */
void StartAudioTask(void *argument)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	 if (HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*)i2s2_buffer, I2S_BUFFER_SIZE) != HAL_OK)
 8001264:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001268:	4920      	ldr	r1, [pc, #128]	@ (80012ec <StartAudioTask+0x90>)
 800126a:	4821      	ldr	r0, [pc, #132]	@ (80012f0 <StartAudioTask+0x94>)
 800126c:	f003 f828 	bl	80042c0 <HAL_I2S_Transmit_DMA>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d004      	beq.n	8001280 <StartAudioTask+0x24>
	    {
	        printf("ERR: I2S3 RX DMA\n");
 8001276:	481f      	ldr	r0, [pc, #124]	@ (80012f4 <StartAudioTask+0x98>)
 8001278:	f00a fbae 	bl	800b9d8 <puts>
	        Error_Handler();
 800127c:	f000 fda8 	bl	8001dd0 <Error_Handler>
	    }
	    if (HAL_I2S_Receive_DMA(&hi2s2,(uint16_t*)i2s3_buffer, I2S_BUFFER_SIZE) != HAL_OK)
 8001280:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001284:	491c      	ldr	r1, [pc, #112]	@ (80012f8 <StartAudioTask+0x9c>)
 8001286:	481d      	ldr	r0, [pc, #116]	@ (80012fc <StartAudioTask+0xa0>)
 8001288:	f003 f8be 	bl	8004408 <HAL_I2S_Receive_DMA>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d004      	beq.n	800129c <StartAudioTask+0x40>
	    {
	        printf("ERR: I2S2 TX DMA\n");
 8001292:	481b      	ldr	r0, [pc, #108]	@ (8001300 <StartAudioTask+0xa4>)
 8001294:	f00a fba0 	bl	800b9d8 <puts>
	        Error_Handler();
 8001298:	f000 fd9a 	bl	8001dd0 <Error_Handler>
	    }
		for (;;)
	    {
			osSemaphoreAcquire(AudioSemHandle, osWaitForever);
 800129c:	4b19      	ldr	r3, [pc, #100]	@ (8001304 <StartAudioTask+0xa8>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012a4:	4618      	mov	r0, r3
 80012a6:	f006 f9c7 	bl	8007638 <osSemaphoreAcquire>
			if (i2s_dma_flags & I2S_DMA_FLAG_HALF)
 80012aa:	4b17      	ldr	r3, [pc, #92]	@ (8001308 <StartAudioTask+0xac>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d009      	beq.n	80012ca <StartAudioTask+0x6e>
			{
				i2s_dma_flags &= ~I2S_DMA_FLAG_HALF;
 80012b6:	4b14      	ldr	r3, [pc, #80]	@ (8001308 <StartAudioTask+0xac>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f023 0301 	bic.w	r3, r3, #1
 80012be:	4a12      	ldr	r2, [pc, #72]	@ (8001308 <StartAudioTask+0xac>)
 80012c0:	6013      	str	r3, [r2, #0]
				ProcessAudioChunk(i2s3_buffer, i2s2_buffer);
 80012c2:	490a      	ldr	r1, [pc, #40]	@ (80012ec <StartAudioTask+0x90>)
 80012c4:	480c      	ldr	r0, [pc, #48]	@ (80012f8 <StartAudioTask+0x9c>)
 80012c6:	f7ff febb 	bl	8001040 <ProcessAudioChunk>
			}

			if (i2s_dma_flags & I2S_DMA_FLAG_FULL)
 80012ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001308 <StartAudioTask+0xac>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f003 0302 	and.w	r3, r3, #2
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0e2      	beq.n	800129c <StartAudioTask+0x40>
			{
				i2s_dma_flags &= ~I2S_DMA_FLAG_FULL;
 80012d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001308 <StartAudioTask+0xac>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f023 0302 	bic.w	r3, r3, #2
 80012de:	4a0a      	ldr	r2, [pc, #40]	@ (8001308 <StartAudioTask+0xac>)
 80012e0:	6013      	str	r3, [r2, #0]
				ProcessAudioChunk(&i2s3_buffer[I2S_HALF_BUFFER_SIZE], &i2s2_buffer[I2S_HALF_BUFFER_SIZE]);
 80012e2:	490a      	ldr	r1, [pc, #40]	@ (800130c <StartAudioTask+0xb0>)
 80012e4:	480a      	ldr	r0, [pc, #40]	@ (8001310 <StartAudioTask+0xb4>)
 80012e6:	f7ff feab 	bl	8001040 <ProcessAudioChunk>
			osSemaphoreAcquire(AudioSemHandle, osWaitForever);
 80012ea:	e7d7      	b.n	800129c <StartAudioTask+0x40>
 80012ec:	200005f8 	.word	0x200005f8
 80012f0:	200012b0 	.word	0x200012b0
 80012f4:	0800e8e0 	.word	0x0800e8e0
 80012f8:	200001f8 	.word	0x200001f8
 80012fc:	20001268 	.word	0x20001268
 8001300:	0800e8f4 	.word	0x0800e8f4
 8001304:	20000a0c 	.word	0x20000a0c
 8001308:	200013b8 	.word	0x200013b8
 800130c:	200007f8 	.word	0x200007f8
 8001310:	200003f8 	.word	0x200003f8

08001314 <StartDisplayTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void *argument)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b08c      	sub	sp, #48	@ 0x30
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */

	__HAL_TIM_SET_COUNTER(&htim1,0);
 800131c:	4b78      	ldr	r3, [pc, #480]	@ (8001500 <StartDisplayTask+0x1ec>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2200      	movs	r2, #0
 8001322:	625a      	str	r2, [r3, #36]	@ 0x24

	uint32_t flags;
	char buffer[32] = " ";
 8001324:	2320      	movs	r3, #32
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	f107 0310 	add.w	r3, r7, #16
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	611a      	str	r2, [r3, #16]
 8001338:	615a      	str	r2, [r3, #20]
 800133a:	619a      	str	r2, [r3, #24]
  lcd_clear();
 800133c:	f001 f8ae 	bl	800249c <lcd_clear>
  menu_index = ClampMenuIndex(EncoderSteps(), MENU_COUNT - 1, 0);
 8001340:	f7ff fe50 	bl	8000fe4 <EncoderSteps>
 8001344:	4603      	mov	r3, r0
 8001346:	2200      	movs	r2, #0
 8001348:	2102      	movs	r1, #2
 800134a:	4618      	mov	r0, r3
 800134c:	f001 fa02 	bl	8002754 <ClampMenuIndex>
 8001350:	4603      	mov	r3, r0
 8001352:	461a      	mov	r2, r3
 8001354:	4b6b      	ldr	r3, [pc, #428]	@ (8001504 <StartDisplayTask+0x1f0>)
 8001356:	701a      	strb	r2, [r3, #0]
  MenuDisplay(menu_index, buffer, sizeof(buffer));
 8001358:	4b6a      	ldr	r3, [pc, #424]	@ (8001504 <StartDisplayTask+0x1f0>)
 800135a:	f993 3000 	ldrsb.w	r3, [r3]
 800135e:	b2db      	uxtb	r3, r3
 8001360:	f107 010c 	add.w	r1, r7, #12
 8001364:	2220      	movs	r2, #32
 8001366:	4618      	mov	r0, r3
 8001368:	f001 f970 	bl	800264c <MenuDisplay>
  lcd_write(buffer);
 800136c:	f107 030c 	add.w	r3, r7, #12
 8001370:	4618      	mov	r0, r3
 8001372:	f001 f8db 	bl	800252c <lcd_write>
  lcd_put_cursor(1, 0);
 8001376:	2100      	movs	r1, #0
 8001378:	2001      	movs	r0, #1
 800137a:	f001 f8bd 	bl	80024f8 <lcd_put_cursor>
  SubMenuDisplay(menu_index, GainValue, buffer, sizeof(buffer));
 800137e:	4b61      	ldr	r3, [pc, #388]	@ (8001504 <StartDisplayTask+0x1f0>)
 8001380:	f993 3000 	ldrsb.w	r3, [r3]
 8001384:	b2d8      	uxtb	r0, r3
 8001386:	4b60      	ldr	r3, [pc, #384]	@ (8001508 <StartDisplayTask+0x1f4>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	b219      	sxth	r1, r3
 800138c:	f107 020c 	add.w	r2, r7, #12
 8001390:	2320      	movs	r3, #32
 8001392:	f001 f98b 	bl	80026ac <SubMenuDisplay>
  lcd_write(buffer);
 8001396:	f107 030c 	add.w	r3, r7, #12
 800139a:	4618      	mov	r0, r3
 800139c:	f001 f8c6 	bl	800252c <lcd_write>

	/* Infinite loop */
	for(;;)
	{
		flags = osEventFlagsWait(WaitNewValHandle, I2S_ENCO_SUB_MENU_FLAG | I2S_ENCO_MENU_FLAG, osFlagsWaitAny, osWaitForever);
 80013a0:	4b5a      	ldr	r3, [pc, #360]	@ (800150c <StartDisplayTask+0x1f8>)
 80013a2:	6818      	ldr	r0, [r3, #0]
 80013a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013a8:	2200      	movs	r2, #0
 80013aa:	2103      	movs	r1, #3
 80013ac:	f006 f856 	bl	800745c <osEventFlagsWait>
 80013b0:	62f8      	str	r0, [r7, #44]	@ 0x2c

		if(flags & I2S_ENCO_MENU_FLAG){
 80013b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013b4:	f003 0302 	and.w	r3, r3, #2
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d05b      	beq.n	8001474 <StartDisplayTask+0x160>
			menu_index = ClampMenuIndex((int32_t)menu_index + (int32_t)delta, MENU_COUNT - 1, 0);
 80013bc:	4b51      	ldr	r3, [pc, #324]	@ (8001504 <StartDisplayTask+0x1f0>)
 80013be:	f993 3000 	ldrsb.w	r3, [r3]
 80013c2:	461a      	mov	r2, r3
 80013c4:	4b52      	ldr	r3, [pc, #328]	@ (8001510 <StartDisplayTask+0x1fc>)
 80013c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ca:	4413      	add	r3, r2
 80013cc:	2200      	movs	r2, #0
 80013ce:	2102      	movs	r1, #2
 80013d0:	4618      	mov	r0, r3
 80013d2:	f001 f9bf 	bl	8002754 <ClampMenuIndex>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461a      	mov	r2, r3
 80013da:	4b4a      	ldr	r3, [pc, #296]	@ (8001504 <StartDisplayTask+0x1f0>)
 80013dc:	701a      	strb	r2, [r3, #0]
			printf("Delta: %d\r\n", delta);
 80013de:	4b4c      	ldr	r3, [pc, #304]	@ (8001510 <StartDisplayTask+0x1fc>)
 80013e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e4:	4619      	mov	r1, r3
 80013e6:	484b      	ldr	r0, [pc, #300]	@ (8001514 <StartDisplayTask+0x200>)
 80013e8:	f00a fa8e 	bl	800b908 <iprintf>
			printf("Menu index: %d\r\n", menu_index);
 80013ec:	4b45      	ldr	r3, [pc, #276]	@ (8001504 <StartDisplayTask+0x1f0>)
 80013ee:	f993 3000 	ldrsb.w	r3, [r3]
 80013f2:	4619      	mov	r1, r3
 80013f4:	4848      	ldr	r0, [pc, #288]	@ (8001518 <StartDisplayTask+0x204>)
 80013f6:	f00a fa87 	bl	800b908 <iprintf>
			lcd_clear();
 80013fa:	f001 f84f 	bl	800249c <lcd_clear>
			MenuDisplay(menu_index , buffer, sizeof(buffer));
 80013fe:	4b41      	ldr	r3, [pc, #260]	@ (8001504 <StartDisplayTask+0x1f0>)
 8001400:	f993 3000 	ldrsb.w	r3, [r3]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	f107 010c 	add.w	r1, r7, #12
 800140a:	2220      	movs	r2, #32
 800140c:	4618      	mov	r0, r3
 800140e:	f001 f91d 	bl	800264c <MenuDisplay>
			lcd_write(buffer);
 8001412:	f107 030c 	add.w	r3, r7, #12
 8001416:	4618      	mov	r0, r3
 8001418:	f001 f888 	bl	800252c <lcd_write>
			lcd_put_cursor(1, 0);
 800141c:	2100      	movs	r1, #0
 800141e:	2001      	movs	r0, #1
 8001420:	f001 f86a 	bl	80024f8 <lcd_put_cursor>
			lcd_write(blank_line);
 8001424:	483d      	ldr	r0, [pc, #244]	@ (800151c <StartDisplayTask+0x208>)
 8001426:	f001 f881 	bl	800252c <lcd_write>
			lcd_put_cursor(1, 0);
 800142a:	2100      	movs	r1, #0
 800142c:	2001      	movs	r0, #1
 800142e:	f001 f863 	bl	80024f8 <lcd_put_cursor>
			if (menu_index == 0U) {
 8001432:	4b34      	ldr	r3, [pc, #208]	@ (8001504 <StartDisplayTask+0x1f0>)
 8001434:	f993 3000 	ldrsb.w	r3, [r3]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d10c      	bne.n	8001456 <StartDisplayTask+0x142>
				SubMenuDisplay(menu_index, GainValue, buffer, sizeof(buffer));
 800143c:	4b31      	ldr	r3, [pc, #196]	@ (8001504 <StartDisplayTask+0x1f0>)
 800143e:	f993 3000 	ldrsb.w	r3, [r3]
 8001442:	b2d8      	uxtb	r0, r3
 8001444:	4b30      	ldr	r3, [pc, #192]	@ (8001508 <StartDisplayTask+0x1f4>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	b219      	sxth	r1, r3
 800144a:	f107 020c 	add.w	r2, r7, #12
 800144e:	2320      	movs	r3, #32
 8001450:	f001 f92c 	bl	80026ac <SubMenuDisplay>
 8001454:	e009      	b.n	800146a <StartDisplayTask+0x156>
			} else {
				SubMenuDisplay(menu_index, 0, buffer, sizeof(buffer));
 8001456:	4b2b      	ldr	r3, [pc, #172]	@ (8001504 <StartDisplayTask+0x1f0>)
 8001458:	f993 3000 	ldrsb.w	r3, [r3]
 800145c:	b2d8      	uxtb	r0, r3
 800145e:	f107 020c 	add.w	r2, r7, #12
 8001462:	2320      	movs	r3, #32
 8001464:	2100      	movs	r1, #0
 8001466:	f001 f921 	bl	80026ac <SubMenuDisplay>
			}
			lcd_write(buffer);
 800146a:	f107 030c 	add.w	r3, r7, #12
 800146e:	4618      	mov	r0, r3
 8001470:	f001 f85c 	bl	800252c <lcd_write>
		}

		if (flags & I2S_ENCO_SUB_MENU_FLAG) {
 8001474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001476:	f003 0301 	and.w	r3, r3, #1
 800147a:	2b00      	cmp	r3, #0
 800147c:	d090      	beq.n	80013a0 <StartDisplayTask+0x8c>

			sub_menu_index = ClampMenuIndex((int32_t)sub_menu_index + (int32_t)delta, 4, 0);
 800147e:	4b28      	ldr	r3, [pc, #160]	@ (8001520 <StartDisplayTask+0x20c>)
 8001480:	f993 3000 	ldrsb.w	r3, [r3]
 8001484:	461a      	mov	r2, r3
 8001486:	4b22      	ldr	r3, [pc, #136]	@ (8001510 <StartDisplayTask+0x1fc>)
 8001488:	f9b3 3000 	ldrsh.w	r3, [r3]
 800148c:	4413      	add	r3, r2
 800148e:	2200      	movs	r2, #0
 8001490:	2104      	movs	r1, #4
 8001492:	4618      	mov	r0, r3
 8001494:	f001 f95e 	bl	8002754 <ClampMenuIndex>
 8001498:	4603      	mov	r3, r0
 800149a:	461a      	mov	r2, r3
 800149c:	4b20      	ldr	r3, [pc, #128]	@ (8001520 <StartDisplayTask+0x20c>)
 800149e:	701a      	strb	r2, [r3, #0]
			lcd_put_cursor(1, 0);
 80014a0:	2100      	movs	r1, #0
 80014a2:	2001      	movs	r0, #1
 80014a4:	f001 f828 	bl	80024f8 <lcd_put_cursor>
			lcd_write(blank_line);
 80014a8:	481c      	ldr	r0, [pc, #112]	@ (800151c <StartDisplayTask+0x208>)
 80014aa:	f001 f83f 	bl	800252c <lcd_write>
			lcd_put_cursor(1, 0);
 80014ae:	2100      	movs	r1, #0
 80014b0:	2001      	movs	r0, #1
 80014b2:	f001 f821 	bl	80024f8 <lcd_put_cursor>
			if (menu_index == 0U) {
 80014b6:	4b13      	ldr	r3, [pc, #76]	@ (8001504 <StartDisplayTask+0x1f0>)
 80014b8:	f993 3000 	ldrsb.w	r3, [r3]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d10c      	bne.n	80014da <StartDisplayTask+0x1c6>
				SubMenuDisplay(menu_index, GainValue, buffer, sizeof(buffer));
 80014c0:	4b10      	ldr	r3, [pc, #64]	@ (8001504 <StartDisplayTask+0x1f0>)
 80014c2:	f993 3000 	ldrsb.w	r3, [r3]
 80014c6:	b2d8      	uxtb	r0, r3
 80014c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001508 <StartDisplayTask+0x1f4>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	b219      	sxth	r1, r3
 80014ce:	f107 020c 	add.w	r2, r7, #12
 80014d2:	2320      	movs	r3, #32
 80014d4:	f001 f8ea 	bl	80026ac <SubMenuDisplay>
 80014d8:	e00c      	b.n	80014f4 <StartDisplayTask+0x1e0>
			} else {
				SubMenuDisplay(menu_index, sub_menu_index, buffer, sizeof(buffer));
 80014da:	4b0a      	ldr	r3, [pc, #40]	@ (8001504 <StartDisplayTask+0x1f0>)
 80014dc:	f993 3000 	ldrsb.w	r3, [r3]
 80014e0:	b2d8      	uxtb	r0, r3
 80014e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001520 <StartDisplayTask+0x20c>)
 80014e4:	f993 3000 	ldrsb.w	r3, [r3]
 80014e8:	4619      	mov	r1, r3
 80014ea:	f107 020c 	add.w	r2, r7, #12
 80014ee:	2320      	movs	r3, #32
 80014f0:	f001 f8dc 	bl	80026ac <SubMenuDisplay>
			}
			lcd_write(buffer);
 80014f4:	f107 030c 	add.w	r3, r7, #12
 80014f8:	4618      	mov	r0, r3
 80014fa:	f001 f817 	bl	800252c <lcd_write>
		flags = osEventFlagsWait(WaitNewValHandle, I2S_ENCO_SUB_MENU_FLAG | I2S_ENCO_MENU_FLAG, osFlagsWaitAny, osWaitForever);
 80014fe:	e74f      	b.n	80013a0 <StartDisplayTask+0x8c>
 8001500:	20001434 	.word	0x20001434
 8001504:	200001f4 	.word	0x200001f4
 8001508:	200009f8 	.word	0x200009f8
 800150c:	20000a10 	.word	0x20000a10
 8001510:	200001f6 	.word	0x200001f6
 8001514:	0800e908 	.word	0x0800e908
 8001518:	0800e914 	.word	0x0800e914
 800151c:	0800ea5c 	.word	0x0800ea5c
 8001520:	200001f5 	.word	0x200001f5

08001524 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08a      	sub	sp, #40	@ 0x28
 8001528:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152a:	f107 0314 	add.w	r3, r7, #20
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]
 8001534:	609a      	str	r2, [r3, #8]
 8001536:	60da      	str	r2, [r3, #12]
 8001538:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
 800153e:	4b3c      	ldr	r3, [pc, #240]	@ (8001630 <MX_GPIO_Init+0x10c>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	4a3b      	ldr	r2, [pc, #236]	@ (8001630 <MX_GPIO_Init+0x10c>)
 8001544:	f043 0304 	orr.w	r3, r3, #4
 8001548:	6313      	str	r3, [r2, #48]	@ 0x30
 800154a:	4b39      	ldr	r3, [pc, #228]	@ (8001630 <MX_GPIO_Init+0x10c>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	f003 0304 	and.w	r3, r3, #4
 8001552:	613b      	str	r3, [r7, #16]
 8001554:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	4b35      	ldr	r3, [pc, #212]	@ (8001630 <MX_GPIO_Init+0x10c>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155e:	4a34      	ldr	r2, [pc, #208]	@ (8001630 <MX_GPIO_Init+0x10c>)
 8001560:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001564:	6313      	str	r3, [r2, #48]	@ 0x30
 8001566:	4b32      	ldr	r3, [pc, #200]	@ (8001630 <MX_GPIO_Init+0x10c>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60bb      	str	r3, [r7, #8]
 8001576:	4b2e      	ldr	r3, [pc, #184]	@ (8001630 <MX_GPIO_Init+0x10c>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	4a2d      	ldr	r2, [pc, #180]	@ (8001630 <MX_GPIO_Init+0x10c>)
 800157c:	f043 0301 	orr.w	r3, r3, #1
 8001580:	6313      	str	r3, [r2, #48]	@ 0x30
 8001582:	4b2b      	ldr	r3, [pc, #172]	@ (8001630 <MX_GPIO_Init+0x10c>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	f003 0301 	and.w	r3, r3, #1
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	607b      	str	r3, [r7, #4]
 8001592:	4b27      	ldr	r3, [pc, #156]	@ (8001630 <MX_GPIO_Init+0x10c>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001596:	4a26      	ldr	r2, [pc, #152]	@ (8001630 <MX_GPIO_Init+0x10c>)
 8001598:	f043 0302 	orr.w	r3, r3, #2
 800159c:	6313      	str	r3, [r2, #48]	@ 0x30
 800159e:	4b24      	ldr	r3, [pc, #144]	@ (8001630 <MX_GPIO_Init+0x10c>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2120      	movs	r1, #32
 80015ae:	4821      	ldr	r0, [pc, #132]	@ (8001634 <MX_GPIO_Init+0x110>)
 80015b0:	f002 f8a4 	bl	80036fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Bp_Blue_Pin */
  GPIO_InitStruct.Pin = Bp_Blue_Pin;
 80015b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015ba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c0:	2300      	movs	r3, #0
 80015c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Bp_Blue_GPIO_Port, &GPIO_InitStruct);
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	4619      	mov	r1, r3
 80015ca:	481b      	ldr	r0, [pc, #108]	@ (8001638 <MX_GPIO_Init+0x114>)
 80015cc:	f001 ff02 	bl	80033d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80015d0:	2320      	movs	r3, #32
 80015d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d4:	2301      	movs	r3, #1
 80015d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2300      	movs	r3, #0
 80015de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	4619      	mov	r1, r3
 80015e6:	4813      	ldr	r0, [pc, #76]	@ (8001634 <MX_GPIO_Init+0x110>)
 80015e8:	f001 fef4 	bl	80033d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : enco_Bp_Pin */
  GPIO_InitStruct.Pin = enco_Bp_Pin;
 80015ec:	2320      	movs	r3, #32
 80015ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015f0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015f6:	2301      	movs	r3, #1
 80015f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(enco_Bp_GPIO_Port, &GPIO_InitStruct);
 80015fa:	f107 0314 	add.w	r3, r7, #20
 80015fe:	4619      	mov	r1, r3
 8001600:	480e      	ldr	r0, [pc, #56]	@ (800163c <MX_GPIO_Init+0x118>)
 8001602:	f001 fee7 	bl	80033d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2105      	movs	r1, #5
 800160a:	2017      	movs	r0, #23
 800160c:	f001 fb48 	bl	8002ca0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001610:	2017      	movs	r0, #23
 8001612:	f001 fb61 	bl	8002cd8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2105      	movs	r1, #5
 800161a:	2028      	movs	r0, #40	@ 0x28
 800161c:	f001 fb40 	bl	8002ca0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001620:	2028      	movs	r0, #40	@ 0x28
 8001622:	f001 fb59 	bl	8002cd8 <HAL_NVIC_EnableIRQ>

}
 8001626:	bf00      	nop
 8001628:	3728      	adds	r7, #40	@ 0x28
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	40023800 	.word	0x40023800
 8001634:	40020000 	.word	0x40020000
 8001638:	40020800 	.word	0x40020800
 800163c:	40020400 	.word	0x40020400

08001640 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == enco_Bp_Pin){
 800164a:	88fb      	ldrh	r3, [r7, #6]
 800164c:	2b20      	cmp	r3, #32
 800164e:	d108      	bne.n	8001662 <HAL_GPIO_EXTI_Callback+0x22>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001650:	2120      	movs	r1, #32
 8001652:	480f      	ldr	r0, [pc, #60]	@ (8001690 <HAL_GPIO_EXTI_Callback+0x50>)
 8001654:	f002 f86b 	bl	800372e <HAL_GPIO_TogglePin>
		__HAL_TIM_SET_COUNTER(&htim1,0);//On reset le compteur lors de l'appuie sur Bp
 8001658:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <HAL_GPIO_EXTI_Callback+0x54>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2200      	movs	r2, #0
 800165e:	625a      	str	r2, [r3, #36]	@ 0x24
		i2s_enco_bp_flags ^= 1U;
	}
	else{
		//Should not happen
	}
}
 8001660:	e011      	b.n	8001686 <HAL_GPIO_EXTI_Callback+0x46>
	else if(GPIO_Pin == Bp_Blue_Pin){
 8001662:	88fb      	ldrh	r3, [r7, #6]
 8001664:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001668:	d10d      	bne.n	8001686 <HAL_GPIO_EXTI_Callback+0x46>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800166a:	2120      	movs	r1, #32
 800166c:	4808      	ldr	r0, [pc, #32]	@ (8001690 <HAL_GPIO_EXTI_Callback+0x50>)
 800166e:	f002 f85e 	bl	800372e <HAL_GPIO_TogglePin>
		__HAL_TIM_SET_COUNTER(&htim1,0);//On reset le compteur lors de l'appuie sur Bp
 8001672:	4b08      	ldr	r3, [pc, #32]	@ (8001694 <HAL_GPIO_EXTI_Callback+0x54>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2200      	movs	r2, #0
 8001678:	625a      	str	r2, [r3, #36]	@ 0x24
		i2s_enco_bp_flags ^= 1U;
 800167a:	4b07      	ldr	r3, [pc, #28]	@ (8001698 <HAL_GPIO_EXTI_Callback+0x58>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f083 0301 	eor.w	r3, r3, #1
 8001682:	4a05      	ldr	r2, [pc, #20]	@ (8001698 <HAL_GPIO_EXTI_Callback+0x58>)
 8001684:	6013      	str	r3, [r2, #0]
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40020000 	.word	0x40020000
 8001694:	20001434 	.word	0x20001434
 8001698:	200013bc 	.word	0x200013bc

0800169c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016a0:	4b12      	ldr	r3, [pc, #72]	@ (80016ec <MX_I2C1_Init+0x50>)
 80016a2:	4a13      	ldr	r2, [pc, #76]	@ (80016f0 <MX_I2C1_Init+0x54>)
 80016a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016a6:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <MX_I2C1_Init+0x50>)
 80016a8:	4a12      	ldr	r2, [pc, #72]	@ (80016f4 <MX_I2C1_Init+0x58>)
 80016aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016ac:	4b0f      	ldr	r3, [pc, #60]	@ (80016ec <MX_I2C1_Init+0x50>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016b2:	4b0e      	ldr	r3, [pc, #56]	@ (80016ec <MX_I2C1_Init+0x50>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016b8:	4b0c      	ldr	r3, [pc, #48]	@ (80016ec <MX_I2C1_Init+0x50>)
 80016ba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016c0:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <MX_I2C1_Init+0x50>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016c6:	4b09      	ldr	r3, [pc, #36]	@ (80016ec <MX_I2C1_Init+0x50>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016cc:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <MX_I2C1_Init+0x50>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016d2:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <MX_I2C1_Init+0x50>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016d8:	4804      	ldr	r0, [pc, #16]	@ (80016ec <MX_I2C1_Init+0x50>)
 80016da:	f002 f85b 	bl	8003794 <HAL_I2C_Init>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016e4:	f000 fb74 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20001214 	.word	0x20001214
 80016f0:	40005400 	.word	0x40005400
 80016f4:	000186a0 	.word	0x000186a0

080016f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08a      	sub	sp, #40	@ 0x28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a19      	ldr	r2, [pc, #100]	@ (800177c <HAL_I2C_MspInit+0x84>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d12b      	bne.n	8001772 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	4b18      	ldr	r3, [pc, #96]	@ (8001780 <HAL_I2C_MspInit+0x88>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	4a17      	ldr	r2, [pc, #92]	@ (8001780 <HAL_I2C_MspInit+0x88>)
 8001724:	f043 0302 	orr.w	r3, r3, #2
 8001728:	6313      	str	r3, [r2, #48]	@ 0x30
 800172a:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <HAL_I2C_MspInit+0x88>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001736:	23c0      	movs	r3, #192	@ 0xc0
 8001738:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800173a:	2312      	movs	r3, #18
 800173c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173e:	2300      	movs	r3, #0
 8001740:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001742:	2303      	movs	r3, #3
 8001744:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001746:	2304      	movs	r3, #4
 8001748:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174a:	f107 0314 	add.w	r3, r7, #20
 800174e:	4619      	mov	r1, r3
 8001750:	480c      	ldr	r0, [pc, #48]	@ (8001784 <HAL_I2C_MspInit+0x8c>)
 8001752:	f001 fe3f 	bl	80033d4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	4b09      	ldr	r3, [pc, #36]	@ (8001780 <HAL_I2C_MspInit+0x88>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175e:	4a08      	ldr	r2, [pc, #32]	@ (8001780 <HAL_I2C_MspInit+0x88>)
 8001760:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001764:	6413      	str	r3, [r2, #64]	@ 0x40
 8001766:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <HAL_I2C_MspInit+0x88>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001772:	bf00      	nop
 8001774:	3728      	adds	r7, #40	@ 0x28
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40005400 	.word	0x40005400
 8001780:	40023800 	.word	0x40023800
 8001784:	40020400 	.word	0x40020400

08001788 <MX_I2S2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800178c:	4b13      	ldr	r3, [pc, #76]	@ (80017dc <MX_I2S2_Init+0x54>)
 800178e:	4a14      	ldr	r2, [pc, #80]	@ (80017e0 <MX_I2S2_Init+0x58>)
 8001790:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8001792:	4b12      	ldr	r3, [pc, #72]	@ (80017dc <MX_I2S2_Init+0x54>)
 8001794:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001798:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800179a:	4b10      	ldr	r3, [pc, #64]	@ (80017dc <MX_I2S2_Init+0x54>)
 800179c:	2200      	movs	r2, #0
 800179e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80017a0:	4b0e      	ldr	r3, [pc, #56]	@ (80017dc <MX_I2S2_Init+0x54>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80017a6:	4b0d      	ldr	r3, [pc, #52]	@ (80017dc <MX_I2S2_Init+0x54>)
 80017a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017ac:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 80017ae:	4b0b      	ldr	r3, [pc, #44]	@ (80017dc <MX_I2S2_Init+0x54>)
 80017b0:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80017b4:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80017b6:	4b09      	ldr	r3, [pc, #36]	@ (80017dc <MX_I2S2_Init+0x54>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80017bc:	4b07      	ldr	r3, [pc, #28]	@ (80017dc <MX_I2S2_Init+0x54>)
 80017be:	2200      	movs	r2, #0
 80017c0:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80017c2:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <MX_I2S2_Init+0x54>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80017c8:	4804      	ldr	r0, [pc, #16]	@ (80017dc <MX_I2S2_Init+0x54>)
 80017ca:	f002 fc81 	bl	80040d0 <HAL_I2S_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 80017d4:	f000 fafc 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20001268 	.word	0x20001268
 80017e0:	40003800 	.word	0x40003800

080017e4 <MX_I2S3_Init>:
/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80017e8:	4b13      	ldr	r3, [pc, #76]	@ (8001838 <MX_I2S3_Init+0x54>)
 80017ea:	4a14      	ldr	r2, [pc, #80]	@ (800183c <MX_I2S3_Init+0x58>)
 80017ec:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80017ee:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <MX_I2S3_Init+0x54>)
 80017f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017f4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80017f6:	4b10      	ldr	r3, [pc, #64]	@ (8001838 <MX_I2S3_Init+0x54>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80017fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001838 <MX_I2S3_Init+0x54>)
 80017fe:	2200      	movs	r2, #0
 8001800:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001802:	4b0d      	ldr	r3, [pc, #52]	@ (8001838 <MX_I2S3_Init+0x54>)
 8001804:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001808:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800180a:	4b0b      	ldr	r3, [pc, #44]	@ (8001838 <MX_I2S3_Init+0x54>)
 800180c:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8001810:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001812:	4b09      	ldr	r3, [pc, #36]	@ (8001838 <MX_I2S3_Init+0x54>)
 8001814:	2200      	movs	r2, #0
 8001816:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001818:	4b07      	ldr	r3, [pc, #28]	@ (8001838 <MX_I2S3_Init+0x54>)
 800181a:	2200      	movs	r2, #0
 800181c:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800181e:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <MX_I2S3_Init+0x54>)
 8001820:	2200      	movs	r2, #0
 8001822:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001824:	4804      	ldr	r0, [pc, #16]	@ (8001838 <MX_I2S3_Init+0x54>)
 8001826:	f002 fc53 	bl	80040d0 <HAL_I2S_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001830:	f000 face 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}
 8001838:	200012b0 	.word	0x200012b0
 800183c:	40003c00 	.word	0x40003c00

08001840 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b090      	sub	sp, #64	@ 0x40
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
  if(i2sHandle->Instance==SPI2)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4aa0      	ldr	r2, [pc, #640]	@ (8001ae0 <HAL_I2S_MspInit+0x2a0>)
 800185e:	4293      	cmp	r3, r2
 8001860:	f040 809a 	bne.w	8001998 <HAL_I2S_MspInit+0x158>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001864:	2300      	movs	r3, #0
 8001866:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001868:	4b9e      	ldr	r3, [pc, #632]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 800186a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186c:	4a9d      	ldr	r2, [pc, #628]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 800186e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001872:	6413      	str	r3, [r2, #64]	@ 0x40
 8001874:	4b9b      	ldr	r3, [pc, #620]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 8001876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001878:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800187c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800187e:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001880:	2300      	movs	r3, #0
 8001882:	627b      	str	r3, [r7, #36]	@ 0x24
 8001884:	4b97      	ldr	r3, [pc, #604]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 8001886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001888:	4a96      	ldr	r2, [pc, #600]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 800188a:	f043 0304 	orr.w	r3, r3, #4
 800188e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001890:	4b94      	ldr	r3, [pc, #592]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 8001892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001894:	f003 0304 	and.w	r3, r3, #4
 8001898:	627b      	str	r3, [r7, #36]	@ 0x24
 800189a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189c:	2300      	movs	r3, #0
 800189e:	623b      	str	r3, [r7, #32]
 80018a0:	4b90      	ldr	r3, [pc, #576]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80018a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a4:	4a8f      	ldr	r2, [pc, #572]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80018a6:	f043 0301 	orr.w	r3, r3, #1
 80018aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ac:	4b8d      	ldr	r3, [pc, #564]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80018ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b0:	f003 0301 	and.w	r3, r3, #1
 80018b4:	623b      	str	r3, [r7, #32]
 80018b6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b8:	2300      	movs	r3, #0
 80018ba:	61fb      	str	r3, [r7, #28]
 80018bc:	4b89      	ldr	r3, [pc, #548]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80018be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c0:	4a88      	ldr	r2, [pc, #544]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80018c2:	f043 0302 	orr.w	r3, r3, #2
 80018c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80018c8:	4b86      	ldr	r3, [pc, #536]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80018ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	61fb      	str	r3, [r7, #28]
 80018d2:	69fb      	ldr	r3, [r7, #28]
    PC1     ------> I2S2_SD
    PA6     ------> I2S2_MCK
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018d4:	2302      	movs	r3, #2
 80018d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d8:	2302      	movs	r3, #2
 80018da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e0:	2300      	movs	r3, #0
 80018e2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80018e4:	2307      	movs	r3, #7
 80018e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018ec:	4619      	mov	r1, r3
 80018ee:	487e      	ldr	r0, [pc, #504]	@ (8001ae8 <HAL_I2S_MspInit+0x2a8>)
 80018f0:	f001 fd70 	bl	80033d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018f4:	2340      	movs	r3, #64	@ 0x40
 80018f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f8:	2302      	movs	r3, #2
 80018fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001900:	2300      	movs	r3, #0
 8001902:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 8001904:	2306      	movs	r3, #6
 8001906:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001908:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800190c:	4619      	mov	r1, r3
 800190e:	4877      	ldr	r0, [pc, #476]	@ (8001aec <HAL_I2S_MspInit+0x2ac>)
 8001910:	f001 fd60 	bl	80033d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001914:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001918:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191a:	2302      	movs	r3, #2
 800191c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2300      	movs	r3, #0
 8001920:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001922:	2300      	movs	r3, #0
 8001924:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001926:	2305      	movs	r3, #5
 8001928:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800192e:	4619      	mov	r1, r3
 8001930:	486f      	ldr	r0, [pc, #444]	@ (8001af0 <HAL_I2S_MspInit+0x2b0>)
 8001932:	f001 fd4f 	bl	80033d4 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001936:	4b6f      	ldr	r3, [pc, #444]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 8001938:	4a6f      	ldr	r2, [pc, #444]	@ (8001af8 <HAL_I2S_MspInit+0x2b8>)
 800193a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800193c:	4b6d      	ldr	r3, [pc, #436]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 800193e:	2200      	movs	r2, #0
 8001940:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001942:	4b6c      	ldr	r3, [pc, #432]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 8001944:	2200      	movs	r2, #0
 8001946:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001948:	4b6a      	ldr	r3, [pc, #424]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 800194a:	2200      	movs	r2, #0
 800194c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800194e:	4b69      	ldr	r3, [pc, #420]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 8001950:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001954:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001956:	4b67      	ldr	r3, [pc, #412]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 8001958:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800195c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800195e:	4b65      	ldr	r3, [pc, #404]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 8001960:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001964:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001966:	4b63      	ldr	r3, [pc, #396]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 8001968:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800196c:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800196e:	4b61      	ldr	r3, [pc, #388]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 8001970:	2200      	movs	r2, #0
 8001972:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001974:	4b5f      	ldr	r3, [pc, #380]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 8001976:	2200      	movs	r2, #0
 8001978:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800197a:	485e      	ldr	r0, [pc, #376]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 800197c:	f001 f9ba 	bl	8002cf4 <HAL_DMA_Init>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <HAL_I2S_MspInit+0x14a>
    {
      Error_Handler();
 8001986:	f000 fa23 	bl	8001dd0 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a59      	ldr	r2, [pc, #356]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 800198e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001990:	4a58      	ldr	r2, [pc, #352]	@ (8001af4 <HAL_I2S_MspInit+0x2b4>)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001996:	e09f      	b.n	8001ad8 <HAL_I2S_MspInit+0x298>
  else if(i2sHandle->Instance==SPI3)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a57      	ldr	r2, [pc, #348]	@ (8001afc <HAL_I2S_MspInit+0x2bc>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	f040 809a 	bne.w	8001ad8 <HAL_I2S_MspInit+0x298>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80019a4:	2300      	movs	r3, #0
 80019a6:	61bb      	str	r3, [r7, #24]
 80019a8:	4b4e      	ldr	r3, [pc, #312]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80019aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ac:	4a4d      	ldr	r2, [pc, #308]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80019ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b4:	4b4b      	ldr	r3, [pc, #300]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80019b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019bc:	61bb      	str	r3, [r7, #24]
 80019be:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c0:	2300      	movs	r3, #0
 80019c2:	617b      	str	r3, [r7, #20]
 80019c4:	4b47      	ldr	r3, [pc, #284]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80019c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c8:	4a46      	ldr	r2, [pc, #280]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80019ca:	f043 0302 	orr.w	r3, r3, #2
 80019ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d0:	4b44      	ldr	r3, [pc, #272]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80019d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d4:	f003 0302 	and.w	r3, r3, #2
 80019d8:	617b      	str	r3, [r7, #20]
 80019da:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019dc:	2300      	movs	r3, #0
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	4b40      	ldr	r3, [pc, #256]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80019e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e4:	4a3f      	ldr	r2, [pc, #252]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80019e6:	f043 0304 	orr.w	r3, r3, #4
 80019ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ec:	4b3d      	ldr	r3, [pc, #244]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80019ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f0:	f003 0304 	and.w	r3, r3, #4
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f8:	2300      	movs	r3, #0
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	4b39      	ldr	r3, [pc, #228]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 80019fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a00:	4a38      	ldr	r2, [pc, #224]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 8001a02:	f043 0301 	orr.w	r3, r3, #1
 8001a06:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a08:	4b36      	ldr	r3, [pc, #216]	@ (8001ae4 <HAL_I2S_MspInit+0x2a4>)
 8001a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0c:	f003 0301 	and.w	r3, r3, #1
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a14:	2301      	movs	r3, #1
 8001a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a20:	2300      	movs	r3, #0
 8001a22:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001a24:	2307      	movs	r3, #7
 8001a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a28:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4830      	ldr	r0, [pc, #192]	@ (8001af0 <HAL_I2S_MspInit+0x2b0>)
 8001a30:	f001 fcd0 	bl	80033d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10;
 8001a34:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 8001a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a42:	2300      	movs	r3, #0
 8001a44:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a46:	2306      	movs	r3, #6
 8001a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4825      	ldr	r0, [pc, #148]	@ (8001ae8 <HAL_I2S_MspInit+0x2a8>)
 8001a52:	f001 fcbf 	bl	80033d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a64:	2300      	movs	r3, #0
 8001a66:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a68:	2306      	movs	r3, #6
 8001a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a70:	4619      	mov	r1, r3
 8001a72:	481e      	ldr	r0, [pc, #120]	@ (8001aec <HAL_I2S_MspInit+0x2ac>)
 8001a74:	f001 fcae 	bl	80033d4 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001a78:	4b21      	ldr	r3, [pc, #132]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001a7a:	4a22      	ldr	r2, [pc, #136]	@ (8001b04 <HAL_I2S_MspInit+0x2c4>)
 8001a7c:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001a7e:	4b20      	ldr	r3, [pc, #128]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a84:	4b1e      	ldr	r3, [pc, #120]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001a86:	2240      	movs	r2, #64	@ 0x40
 8001a88:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a90:	4b1b      	ldr	r3, [pc, #108]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001a92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a96:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a98:	4b19      	ldr	r3, [pc, #100]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001a9a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a9e:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001aa0:	4b17      	ldr	r3, [pc, #92]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001aa2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aa6:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001aa8:	4b15      	ldr	r3, [pc, #84]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001aaa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001aae:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ab0:	4b13      	ldr	r3, [pc, #76]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ab6:	4b12      	ldr	r3, [pc, #72]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001abc:	4810      	ldr	r0, [pc, #64]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001abe:	f001 f919 	bl	8002cf4 <HAL_DMA_Init>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <HAL_I2S_MspInit+0x28c>
      Error_Handler();
 8001ac8:	f000 f982 	bl	8001dd0 <Error_Handler>
    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4a0c      	ldr	r2, [pc, #48]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001ad0:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ad2:	4a0b      	ldr	r2, [pc, #44]	@ (8001b00 <HAL_I2S_MspInit+0x2c0>)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001ad8:	bf00      	nop
 8001ada:	3740      	adds	r7, #64	@ 0x40
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40003800 	.word	0x40003800
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	40020800 	.word	0x40020800
 8001aec:	40020000 	.word	0x40020000
 8001af0:	40020400 	.word	0x40020400
 8001af4:	200012f8 	.word	0x200012f8
 8001af8:	40026058 	.word	0x40026058
 8001afc:	40003c00 	.word	0x40003c00
 8001b00:	20001358 	.word	0x20001358
 8001b04:	40026088 	.word	0x40026088

08001b08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b0c:	b096      	sub	sp, #88	@ 0x58
 8001b0e:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b10:	f000 ffa8 	bl	8002a64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b14:	f000 f8a4 	bl	8001c60 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001b18:	f000 f910 	bl	8001d3c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b1c:	f7ff fd02 	bl	8001524 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b20:	f7ff f9f8 	bl	8000f14 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001b24:	f000 fbc4 	bl	80022b0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001b28:	f7ff fdb8 	bl	800169c <MX_I2C1_Init>
  MX_TIM1_Init();
 8001b2c:	f000 fb20 	bl	8002170 <MX_TIM1_Init>
  MX_I2S2_Init();
 8001b30:	f7ff fe2a 	bl	8001788 <MX_I2S2_Init>
  MX_I2S3_Init();
 8001b34:	f7ff fe56 	bl	80017e4 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */
  printf("\033c");
 8001b38:	483d      	ldr	r0, [pc, #244]	@ (8001c30 <main+0x128>)
 8001b3a:	f009 fee5 	bl	800b908 <iprintf>
  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b3e:	2120      	movs	r1, #32
 8001b40:	483c      	ldr	r0, [pc, #240]	@ (8001c34 <main+0x12c>)
 8001b42:	f001 fdf4 	bl	800372e <HAL_GPIO_TogglePin>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001b46:	213c      	movs	r1, #60	@ 0x3c
 8001b48:	483b      	ldr	r0, [pc, #236]	@ (8001c38 <main+0x130>)
 8001b4a:	f004 fb9d 	bl	8006288 <HAL_TIM_Encoder_Start>
  lcd_init(hi2c1);
 8001b4e:	4c3b      	ldr	r4, [pc, #236]	@ (8001c3c <main+0x134>)
 8001b50:	4668      	mov	r0, sp
 8001b52:	f104 0310 	add.w	r3, r4, #16
 8001b56:	2244      	movs	r2, #68	@ 0x44
 8001b58:	4619      	mov	r1, r3
 8001b5a:	f00a f930 	bl	800bdbe <memcpy>
 8001b5e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b62:	f000 fc41 	bl	80023e8 <lcd_init>
  lcd_write("HELLO");
 8001b66:	4836      	ldr	r0, [pc, #216]	@ (8001c40 <main+0x138>)
 8001b68:	f000 fce0 	bl	800252c <lcd_write>
  lcd_put_cursor(1,0);
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	2001      	movs	r0, #1
 8001b70:	f000 fcc2 	bl	80024f8 <lcd_put_cursor>
  lcd_write("Neko no Tsuki");
 8001b74:	4833      	ldr	r0, [pc, #204]	@ (8001c44 <main+0x13c>)
 8001b76:	f000 fcd9 	bl	800252c <lcd_write>
  printf("Neko no Projet\r\n");
 8001b7a:	4833      	ldr	r0, [pc, #204]	@ (8001c48 <main+0x140>)
 8001b7c:	f009 ff2c 	bl	800b9d8 <puts>
	printf("User DF1 filtering mode\r\n");
#elif defined(CMSIS_Filtering)
#if defined(DIRECT_COPY) || defined(AmplifyOnly) || defined(USER_DF2T) || defined(USER_DF1)
  #error "Multiple audio processing modes defined, please define only one of: DIRECT_COPY, AmplifyOnly, CMSIS_Filtering, USER_DF2T, USER_DF1"
#endif
	printf("CMSIS filtering mode\r\n");
 8001b80:	4832      	ldr	r0, [pc, #200]	@ (8001c4c <main+0x144>)
 8001b82:	f009 ff29 	bl	800b9d8 <puts>
#endif
#if defined(USER_DF2T) || defined(CMSIS_Filtering) || defined(USER_DF1)
	Param_Biq_filter_2nd_Order_Low_pass(500, 44000, biquadCoeffs);
 8001b86:	4a32      	ldr	r2, [pc, #200]	@ (8001c50 <main+0x148>)
 8001b88:	f64a 31e0 	movw	r1, #44000	@ 0xabe0
 8001b8c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b90:	f000 fe02 	bl	8002798 <Param_Biq_filter_2nd_Order_Low_pass>
	printf("Biquad Coefficients:\r\n  b0=%f\r\n  b1=%f\r\n  b2=%f\r\n  a1=%f\r\n  a2=%f\r\n",
		   biquadCoeffs[0], biquadCoeffs[1], biquadCoeffs[2],biquadCoeffs[3], biquadCoeffs[4]);
 8001b94:	4b2e      	ldr	r3, [pc, #184]	@ (8001c50 <main+0x148>)
 8001b96:	681b      	ldr	r3, [r3, #0]
	printf("Biquad Coefficients:\r\n  b0=%f\r\n  b1=%f\r\n  b2=%f\r\n  a1=%f\r\n  a2=%f\r\n",
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7fe fcf5 	bl	8000588 <__aeabi_f2d>
 8001b9e:	e9c7 0100 	strd	r0, r1, [r7]
		   biquadCoeffs[0], biquadCoeffs[1], biquadCoeffs[2],biquadCoeffs[3], biquadCoeffs[4]);
 8001ba2:	4b2b      	ldr	r3, [pc, #172]	@ (8001c50 <main+0x148>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
	printf("Biquad Coefficients:\r\n  b0=%f\r\n  b1=%f\r\n  b2=%f\r\n  a1=%f\r\n  a2=%f\r\n",
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7fe fcee 	bl	8000588 <__aeabi_f2d>
 8001bac:	4604      	mov	r4, r0
 8001bae:	460d      	mov	r5, r1
		   biquadCoeffs[0], biquadCoeffs[1], biquadCoeffs[2],biquadCoeffs[3], biquadCoeffs[4]);
 8001bb0:	4b27      	ldr	r3, [pc, #156]	@ (8001c50 <main+0x148>)
 8001bb2:	689b      	ldr	r3, [r3, #8]
	printf("Biquad Coefficients:\r\n  b0=%f\r\n  b1=%f\r\n  b2=%f\r\n  a1=%f\r\n  a2=%f\r\n",
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7fe fce7 	bl	8000588 <__aeabi_f2d>
 8001bba:	4680      	mov	r8, r0
 8001bbc:	4689      	mov	r9, r1
		   biquadCoeffs[0], biquadCoeffs[1], biquadCoeffs[2],biquadCoeffs[3], biquadCoeffs[4]);
 8001bbe:	4b24      	ldr	r3, [pc, #144]	@ (8001c50 <main+0x148>)
 8001bc0:	68db      	ldr	r3, [r3, #12]
	printf("Biquad Coefficients:\r\n  b0=%f\r\n  b1=%f\r\n  b2=%f\r\n  a1=%f\r\n  a2=%f\r\n",
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7fe fce0 	bl	8000588 <__aeabi_f2d>
 8001bc8:	4682      	mov	sl, r0
 8001bca:	468b      	mov	fp, r1
		   biquadCoeffs[0], biquadCoeffs[1], biquadCoeffs[2],biquadCoeffs[3], biquadCoeffs[4]);
 8001bcc:	4b20      	ldr	r3, [pc, #128]	@ (8001c50 <main+0x148>)
 8001bce:	691b      	ldr	r3, [r3, #16]
	printf("Biquad Coefficients:\r\n  b0=%f\r\n  b1=%f\r\n  b2=%f\r\n  a1=%f\r\n  a2=%f\r\n",
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7fe fcd9 	bl	8000588 <__aeabi_f2d>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	460b      	mov	r3, r1
 8001bda:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001bde:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001be2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001be6:	e9cd 4500 	strd	r4, r5, [sp]
 8001bea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001bee:	4819      	ldr	r0, [pc, #100]	@ (8001c54 <main+0x14c>)
 8001bf0:	f009 fe8a 	bl	800b908 <iprintf>
#if defined(CMSIS_Filtering)
	for (uint32_t i = 0; i < (2 * NUM_STAGES); i++){
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	e009      	b.n	8001c0e <main+0x106>
		biquadState[i] = 0.0f;
 8001bfa:	4a17      	ldr	r2, [pc, #92]	@ (8001c58 <main+0x150>)
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	4413      	add	r3, r2
 8001c02:	f04f 0200 	mov.w	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < (2 * NUM_STAGES); i++){
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d9f2      	bls.n	8001bfa <main+0xf2>
	}
	arm_biquad_cascade_df2T_init_f32(&biquad, NUM_STAGES, biquadCoeffs, biquadState);
 8001c14:	4b10      	ldr	r3, [pc, #64]	@ (8001c58 <main+0x150>)
 8001c16:	4a0e      	ldr	r2, [pc, #56]	@ (8001c50 <main+0x148>)
 8001c18:	2101      	movs	r1, #1
 8001c1a:	4810      	ldr	r0, [pc, #64]	@ (8001c5c <main+0x154>)
 8001c1c:	f000 ff06 	bl	8002a2c <arm_biquad_cascade_df2T_init_f32>
#endif
#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001c20:	f005 fa84 	bl	800712c <osKernelInitialize>
  MX_FREERTOS_Init();
 8001c24:	f7ff fa60 	bl	80010e8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001c28:	f005 faa4 	bl	8007174 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <main+0x124>
 8001c30:	0800e928 	.word	0x0800e928
 8001c34:	40020000 	.word	0x40020000
 8001c38:	20001434 	.word	0x20001434
 8001c3c:	20001214 	.word	0x20001214
 8001c40:	0800e92c 	.word	0x0800e92c
 8001c44:	0800e934 	.word	0x0800e934
 8001c48:	0800e944 	.word	0x0800e944
 8001c4c:	0800e954 	.word	0x0800e954
 8001c50:	200013c0 	.word	0x200013c0
 8001c54:	0800e96c 	.word	0x0800e96c
 8001c58:	200013d4 	.word	0x200013d4
 8001c5c:	200013dc 	.word	0x200013dc

08001c60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b094      	sub	sp, #80	@ 0x50
 8001c64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c66:	f107 031c 	add.w	r3, r7, #28
 8001c6a:	2234      	movs	r2, #52	@ 0x34
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f009 ffc8 	bl	800bc04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c74:	f107 0308 	add.w	r3, r7, #8
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c84:	2300      	movs	r3, #0
 8001c86:	607b      	str	r3, [r7, #4]
 8001c88:	4b2a      	ldr	r3, [pc, #168]	@ (8001d34 <SystemClock_Config+0xd4>)
 8001c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8c:	4a29      	ldr	r2, [pc, #164]	@ (8001d34 <SystemClock_Config+0xd4>)
 8001c8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c92:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c94:	4b27      	ldr	r3, [pc, #156]	@ (8001d34 <SystemClock_Config+0xd4>)
 8001c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c9c:	607b      	str	r3, [r7, #4]
 8001c9e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	603b      	str	r3, [r7, #0]
 8001ca4:	4b24      	ldr	r3, [pc, #144]	@ (8001d38 <SystemClock_Config+0xd8>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001cac:	4a22      	ldr	r2, [pc, #136]	@ (8001d38 <SystemClock_Config+0xd8>)
 8001cae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cb2:	6013      	str	r3, [r2, #0]
 8001cb4:	4b20      	ldr	r3, [pc, #128]	@ (8001d38 <SystemClock_Config+0xd8>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001cbc:	603b      	str	r3, [r7, #0]
 8001cbe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cc8:	2310      	movs	r3, #16
 8001cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001cd4:	2310      	movs	r3, #16
 8001cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001cd8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001cdc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001cde:	2304      	movs	r3, #4
 8001ce0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cea:	f107 031c 	add.w	r3, r7, #28
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f003 febc 	bl	8005a6c <HAL_RCC_OscConfig>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001cfa:	f000 f869 	bl	8001dd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cfe:	230f      	movs	r3, #15
 8001d00:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d02:	2302      	movs	r3, #2
 8001d04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d06:	2300      	movs	r3, #0
 8001d08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d14:	f107 0308 	add.w	r3, r7, #8
 8001d18:	2102      	movs	r1, #2
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f002 fdb6 	bl	800488c <HAL_RCC_ClockConfig>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001d26:	f000 f853 	bl	8001dd0 <Error_Handler>
  }
}
 8001d2a:	bf00      	nop
 8001d2c:	3750      	adds	r7, #80	@ 0x50
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40023800 	.word	0x40023800
 8001d38:	40007000 	.word	0x40007000

08001d3c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b098      	sub	sp, #96	@ 0x60
 8001d40:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d42:	1d3b      	adds	r3, r7, #4
 8001d44:	225c      	movs	r2, #92	@ 0x5c
 8001d46:	2100      	movs	r1, #0
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f009 ff5b 	bl	800bc04 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001d52:	23c0      	movs	r3, #192	@ 0xc0
 8001d54:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 8001d56:	2302      	movs	r3, #2
 8001d58:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 8001d5a:	2310      	movs	r3, #16
 8001d5c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8001d62:	2302      	movs	r3, #2
 8001d64:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLLI2SDivQ = 1;
 8001d66:	2301      	movs	r3, #1
 8001d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	4618      	mov	r0, r3
 8001d72:	f002 fed7 	bl	8004b24 <HAL_RCCEx_PeriphCLKConfig>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <PeriphCommonClock_Config+0x44>
  {
    Error_Handler();
 8001d7c:	f000 f828 	bl	8001dd0 <Error_Handler>
  }
}
 8001d80:	bf00      	nop
 8001d82:	3760      	adds	r7, #96	@ 0x60
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
/* Custom implementation of fputc here */
HAL_UART_Transmit(&huart2, (uint8_t* )&ch, 1, 0xFFFF);
 8001d90:	1d39      	adds	r1, r7, #4
 8001d92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d96:	2201      	movs	r2, #1
 8001d98:	4803      	ldr	r0, [pc, #12]	@ (8001da8 <__io_putchar+0x20>)
 8001d9a:	f004 fdc7 	bl	800692c <HAL_UART_Transmit>
return ch;
 8001d9e:	687b      	ldr	r3, [r7, #4]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	2000147c 	.word	0x2000147c

08001dac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a04      	ldr	r2, [pc, #16]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d101      	bne.n	8001dc2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001dbe:	f000 fe73 	bl	8002aa8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001dc2:	bf00      	nop
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40001400 	.word	0x40001400

08001dd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dd4:	b672      	cpsid	i
}
 8001dd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dd8:	bf00      	nop
 8001dda:	e7fd      	b.n	8001dd8 <Error_Handler+0x8>

08001ddc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	607b      	str	r3, [r7, #4]
 8001de6:	4b12      	ldr	r3, [pc, #72]	@ (8001e30 <HAL_MspInit+0x54>)
 8001de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dea:	4a11      	ldr	r2, [pc, #68]	@ (8001e30 <HAL_MspInit+0x54>)
 8001dec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001df0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001df2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e30 <HAL_MspInit+0x54>)
 8001df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dfa:	607b      	str	r3, [r7, #4]
 8001dfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	603b      	str	r3, [r7, #0]
 8001e02:	4b0b      	ldr	r3, [pc, #44]	@ (8001e30 <HAL_MspInit+0x54>)
 8001e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e06:	4a0a      	ldr	r2, [pc, #40]	@ (8001e30 <HAL_MspInit+0x54>)
 8001e08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e0e:	4b08      	ldr	r3, [pc, #32]	@ (8001e30 <HAL_MspInit+0x54>)
 8001e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e16:	603b      	str	r3, [r7, #0]
 8001e18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	210f      	movs	r1, #15
 8001e1e:	f06f 0001 	mvn.w	r0, #1
 8001e22:	f000 ff3d 	bl	8002ca0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e26:	bf00      	nop
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40023800 	.word	0x40023800

08001e34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b08e      	sub	sp, #56	@ 0x38
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001e40:	2300      	movs	r3, #0
 8001e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001e44:	2300      	movs	r3, #0
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	4b33      	ldr	r3, [pc, #204]	@ (8001f18 <HAL_InitTick+0xe4>)
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4c:	4a32      	ldr	r2, [pc, #200]	@ (8001f18 <HAL_InitTick+0xe4>)
 8001e4e:	f043 0320 	orr.w	r3, r3, #32
 8001e52:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e54:	4b30      	ldr	r3, [pc, #192]	@ (8001f18 <HAL_InitTick+0xe4>)
 8001e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e58:	f003 0320 	and.w	r3, r3, #32
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e60:	f107 0210 	add.w	r2, r7, #16
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	4611      	mov	r1, r2
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f002 fe28 	bl	8004ac0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e70:	6a3b      	ldr	r3, [r7, #32]
 8001e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d103      	bne.n	8001e82 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e7a:	f002 fdf9 	bl	8004a70 <HAL_RCC_GetPCLK1Freq>
 8001e7e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001e80:	e004      	b.n	8001e8c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e82:	f002 fdf5 	bl	8004a70 <HAL_RCC_GetPCLK1Freq>
 8001e86:	4603      	mov	r3, r0
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e8e:	4a23      	ldr	r2, [pc, #140]	@ (8001f1c <HAL_InitTick+0xe8>)
 8001e90:	fba2 2303 	umull	r2, r3, r2, r3
 8001e94:	0c9b      	lsrs	r3, r3, #18
 8001e96:	3b01      	subs	r3, #1
 8001e98:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001e9a:	4b21      	ldr	r3, [pc, #132]	@ (8001f20 <HAL_InitTick+0xec>)
 8001e9c:	4a21      	ldr	r2, [pc, #132]	@ (8001f24 <HAL_InitTick+0xf0>)
 8001e9e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001ea0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f20 <HAL_InitTick+0xec>)
 8001ea2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ea6:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001ea8:	4a1d      	ldr	r2, [pc, #116]	@ (8001f20 <HAL_InitTick+0xec>)
 8001eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001eac:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001eae:	4b1c      	ldr	r3, [pc, #112]	@ (8001f20 <HAL_InitTick+0xec>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f20 <HAL_InitTick+0xec>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eba:	4b19      	ldr	r3, [pc, #100]	@ (8001f20 <HAL_InitTick+0xec>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001ec0:	4817      	ldr	r0, [pc, #92]	@ (8001f20 <HAL_InitTick+0xec>)
 8001ec2:	f004 f871 	bl	8005fa8 <HAL_TIM_Base_Init>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001ecc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d11b      	bne.n	8001f0c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001ed4:	4812      	ldr	r0, [pc, #72]	@ (8001f20 <HAL_InitTick+0xec>)
 8001ed6:	f004 f8c1 	bl	800605c <HAL_TIM_Base_Start_IT>
 8001eda:	4603      	mov	r3, r0
 8001edc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001ee0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d111      	bne.n	8001f0c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001ee8:	2037      	movs	r0, #55	@ 0x37
 8001eea:	f000 fef5 	bl	8002cd8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2b0f      	cmp	r3, #15
 8001ef2:	d808      	bhi.n	8001f06 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	6879      	ldr	r1, [r7, #4]
 8001ef8:	2037      	movs	r0, #55	@ 0x37
 8001efa:	f000 fed1 	bl	8002ca0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001efe:	4a0a      	ldr	r2, [pc, #40]	@ (8001f28 <HAL_InitTick+0xf4>)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6013      	str	r3, [r2, #0]
 8001f04:	e002      	b.n	8001f0c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001f0c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3738      	adds	r7, #56	@ 0x38
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	431bde83 	.word	0x431bde83
 8001f20:	200013e8 	.word	0x200013e8
 8001f24:	40001400 	.word	0x40001400
 8001f28:	20000004 	.word	0x20000004

08001f2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f30:	bf00      	nop
 8001f32:	e7fd      	b.n	8001f30 <NMI_Handler+0x4>

08001f34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f38:	bf00      	nop
 8001f3a:	e7fd      	b.n	8001f38 <HardFault_Handler+0x4>

08001f3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f40:	bf00      	nop
 8001f42:	e7fd      	b.n	8001f40 <MemManage_Handler+0x4>

08001f44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f48:	bf00      	nop
 8001f4a:	e7fd      	b.n	8001f48 <BusFault_Handler+0x4>

08001f4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f50:	bf00      	nop
 8001f52:	e7fd      	b.n	8001f50 <UsageFault_Handler+0x4>

08001f54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001f68:	4802      	ldr	r0, [pc, #8]	@ (8001f74 <DMA1_Stream3_IRQHandler+0x10>)
 8001f6a:	f000 ffc9 	bl	8002f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	200012f8 	.word	0x200012f8

08001f78 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001f7c:	4802      	ldr	r0, [pc, #8]	@ (8001f88 <DMA1_Stream5_IRQHandler+0x10>)
 8001f7e:	f000 ffbf 	bl	8002f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20001358 	.word	0x20001358

08001f8c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(enco_Bp_Pin);
 8001f90:	2020      	movs	r0, #32
 8001f92:	f001 fbe7 	bl	8003764 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Bp_Blue_Pin);
 8001f9e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001fa2:	f001 fbdf 	bl	8003764 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
	...

08001fac <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001fb0:	4802      	ldr	r0, [pc, #8]	@ (8001fbc <TIM7_IRQHandler+0x10>)
 8001fb2:	f004 f9f7 	bl	80063a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	200013e8 	.word	0x200013e8

08001fc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  return 1;
 8001fc4:	2301      	movs	r3, #1
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <_kill>:

int _kill(int pid, int sig)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fda:	f009 fec3 	bl	800bd64 <__errno>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2216      	movs	r2, #22
 8001fe2:	601a      	str	r2, [r3, #0]
  return -1;
 8001fe4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <_exit>:

void _exit (int status)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ff8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f7ff ffe7 	bl	8001fd0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002002:	bf00      	nop
 8002004:	e7fd      	b.n	8002002 <_exit+0x12>

08002006 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b086      	sub	sp, #24
 800200a:	af00      	add	r7, sp, #0
 800200c:	60f8      	str	r0, [r7, #12]
 800200e:	60b9      	str	r1, [r7, #8]
 8002010:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002012:	2300      	movs	r3, #0
 8002014:	617b      	str	r3, [r7, #20]
 8002016:	e00a      	b.n	800202e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002018:	f3af 8000 	nop.w
 800201c:	4601      	mov	r1, r0
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	1c5a      	adds	r2, r3, #1
 8002022:	60ba      	str	r2, [r7, #8]
 8002024:	b2ca      	uxtb	r2, r1
 8002026:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	3301      	adds	r3, #1
 800202c:	617b      	str	r3, [r7, #20]
 800202e:	697a      	ldr	r2, [r7, #20]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	429a      	cmp	r2, r3
 8002034:	dbf0      	blt.n	8002018 <_read+0x12>
  }

  return len;
 8002036:	687b      	ldr	r3, [r7, #4]
}
 8002038:	4618      	mov	r0, r3
 800203a:	3718      	adds	r7, #24
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}

08002040 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	60b9      	str	r1, [r7, #8]
 800204a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800204c:	2300      	movs	r3, #0
 800204e:	617b      	str	r3, [r7, #20]
 8002050:	e009      	b.n	8002066 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	1c5a      	adds	r2, r3, #1
 8002056:	60ba      	str	r2, [r7, #8]
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff fe94 	bl	8001d88 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	3301      	adds	r3, #1
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	429a      	cmp	r2, r3
 800206c:	dbf1      	blt.n	8002052 <_write+0x12>
  }
  return len;
 800206e:	687b      	ldr	r3, [r7, #4]
}
 8002070:	4618      	mov	r0, r3
 8002072:	3718      	adds	r7, #24
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <_close>:

int _close(int file)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002080:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002084:	4618      	mov	r0, r3
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020a0:	605a      	str	r2, [r3, #4]
  return 0;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <_isatty>:

int _isatty(int file)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020b8:	2301      	movs	r3, #1
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020c6:	b480      	push	{r7}
 80020c8:	b085      	sub	sp, #20
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	60f8      	str	r0, [r7, #12]
 80020ce:	60b9      	str	r1, [r7, #8]
 80020d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020e8:	4a14      	ldr	r2, [pc, #80]	@ (800213c <_sbrk+0x5c>)
 80020ea:	4b15      	ldr	r3, [pc, #84]	@ (8002140 <_sbrk+0x60>)
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020f4:	4b13      	ldr	r3, [pc, #76]	@ (8002144 <_sbrk+0x64>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d102      	bne.n	8002102 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020fc:	4b11      	ldr	r3, [pc, #68]	@ (8002144 <_sbrk+0x64>)
 80020fe:	4a12      	ldr	r2, [pc, #72]	@ (8002148 <_sbrk+0x68>)
 8002100:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002102:	4b10      	ldr	r3, [pc, #64]	@ (8002144 <_sbrk+0x64>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	429a      	cmp	r2, r3
 800210e:	d207      	bcs.n	8002120 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002110:	f009 fe28 	bl	800bd64 <__errno>
 8002114:	4603      	mov	r3, r0
 8002116:	220c      	movs	r2, #12
 8002118:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800211a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800211e:	e009      	b.n	8002134 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002120:	4b08      	ldr	r3, [pc, #32]	@ (8002144 <_sbrk+0x64>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002126:	4b07      	ldr	r3, [pc, #28]	@ (8002144 <_sbrk+0x64>)
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4413      	add	r3, r2
 800212e:	4a05      	ldr	r2, [pc, #20]	@ (8002144 <_sbrk+0x64>)
 8002130:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002132:	68fb      	ldr	r3, [r7, #12]
}
 8002134:	4618      	mov	r0, r3
 8002136:	3718      	adds	r7, #24
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20020000 	.word	0x20020000
 8002140:	00000400 	.word	0x00000400
 8002144:	20001430 	.word	0x20001430
 8002148:	20006050 	.word	0x20006050

0800214c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002150:	4b06      	ldr	r3, [pc, #24]	@ (800216c <SystemInit+0x20>)
 8002152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002156:	4a05      	ldr	r2, [pc, #20]	@ (800216c <SystemInit+0x20>)
 8002158:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800215c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002160:	bf00      	nop
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	e000ed00 	.word	0xe000ed00

08002170 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b08c      	sub	sp, #48	@ 0x30
 8002174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002176:	f107 030c 	add.w	r3, r7, #12
 800217a:	2224      	movs	r2, #36	@ 0x24
 800217c:	2100      	movs	r1, #0
 800217e:	4618      	mov	r0, r3
 8002180:	f009 fd40 	bl	800bc04 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002184:	1d3b      	adds	r3, r7, #4
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800218c:	4b22      	ldr	r3, [pc, #136]	@ (8002218 <MX_TIM1_Init+0xa8>)
 800218e:	4a23      	ldr	r2, [pc, #140]	@ (800221c <MX_TIM1_Init+0xac>)
 8002190:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002192:	4b21      	ldr	r3, [pc, #132]	@ (8002218 <MX_TIM1_Init+0xa8>)
 8002194:	2200      	movs	r2, #0
 8002196:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002198:	4b1f      	ldr	r3, [pc, #124]	@ (8002218 <MX_TIM1_Init+0xa8>)
 800219a:	2200      	movs	r2, #0
 800219c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF;
 800219e:	4b1e      	ldr	r3, [pc, #120]	@ (8002218 <MX_TIM1_Init+0xa8>)
 80021a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002218 <MX_TIM1_Init+0xa8>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <MX_TIM1_Init+0xa8>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021b2:	4b19      	ldr	r3, [pc, #100]	@ (8002218 <MX_TIM1_Init+0xa8>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80021b8:	2301      	movs	r3, #1
 80021ba:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80021bc:	2300      	movs	r3, #0
 80021be:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80021c0:	2301      	movs	r3, #1
 80021c2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80021c4:	2300      	movs	r3, #0
 80021c6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 80021c8:	2304      	movs	r3, #4
 80021ca:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80021cc:	2300      	movs	r3, #0
 80021ce:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80021d0:	2301      	movs	r3, #1
 80021d2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80021d4:	2300      	movs	r3, #0
 80021d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 80021d8:	2304      	movs	r3, #4
 80021da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80021dc:	f107 030c 	add.w	r3, r7, #12
 80021e0:	4619      	mov	r1, r3
 80021e2:	480d      	ldr	r0, [pc, #52]	@ (8002218 <MX_TIM1_Init+0xa8>)
 80021e4:	f003 ffaa 	bl	800613c <HAL_TIM_Encoder_Init>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80021ee:	f7ff fdef 	bl	8001dd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021f2:	2300      	movs	r3, #0
 80021f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f6:	2300      	movs	r3, #0
 80021f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021fa:	1d3b      	adds	r3, r7, #4
 80021fc:	4619      	mov	r1, r3
 80021fe:	4806      	ldr	r0, [pc, #24]	@ (8002218 <MX_TIM1_Init+0xa8>)
 8002200:	f004 fab4 	bl	800676c <HAL_TIMEx_MasterConfigSynchronization>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800220a:	f7ff fde1 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800220e:	bf00      	nop
 8002210:	3730      	adds	r7, #48	@ 0x30
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20001434 	.word	0x20001434
 800221c:	40010000 	.word	0x40010000

08002220 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b08a      	sub	sp, #40	@ 0x28
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002228:	f107 0314 	add.w	r3, r7, #20
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	605a      	str	r2, [r3, #4]
 8002232:	609a      	str	r2, [r3, #8]
 8002234:	60da      	str	r2, [r3, #12]
 8002236:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a19      	ldr	r2, [pc, #100]	@ (80022a4 <HAL_TIM_Encoder_MspInit+0x84>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d12c      	bne.n	800229c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	613b      	str	r3, [r7, #16]
 8002246:	4b18      	ldr	r3, [pc, #96]	@ (80022a8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224a:	4a17      	ldr	r2, [pc, #92]	@ (80022a8 <HAL_TIM_Encoder_MspInit+0x88>)
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	6453      	str	r3, [r2, #68]	@ 0x44
 8002252:	4b15      	ldr	r3, [pc, #84]	@ (80022a8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	613b      	str	r3, [r7, #16]
 800225c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	60fb      	str	r3, [r7, #12]
 8002262:	4b11      	ldr	r3, [pc, #68]	@ (80022a8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002266:	4a10      	ldr	r2, [pc, #64]	@ (80022a8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	6313      	str	r3, [r2, #48]	@ 0x30
 800226e:	4b0e      	ldr	r3, [pc, #56]	@ (80022a8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800227a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800227e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002280:	2302      	movs	r3, #2
 8002282:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002284:	2301      	movs	r3, #1
 8002286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002288:	2300      	movs	r3, #0
 800228a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800228c:	2301      	movs	r3, #1
 800228e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002290:	f107 0314 	add.w	r3, r7, #20
 8002294:	4619      	mov	r1, r3
 8002296:	4805      	ldr	r0, [pc, #20]	@ (80022ac <HAL_TIM_Encoder_MspInit+0x8c>)
 8002298:	f001 f89c 	bl	80033d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800229c:	bf00      	nop
 800229e:	3728      	adds	r7, #40	@ 0x28
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40010000 	.word	0x40010000
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40020000 	.word	0x40020000

080022b0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022b4:	4b11      	ldr	r3, [pc, #68]	@ (80022fc <MX_USART2_UART_Init+0x4c>)
 80022b6:	4a12      	ldr	r2, [pc, #72]	@ (8002300 <MX_USART2_UART_Init+0x50>)
 80022b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022ba:	4b10      	ldr	r3, [pc, #64]	@ (80022fc <MX_USART2_UART_Init+0x4c>)
 80022bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022c2:	4b0e      	ldr	r3, [pc, #56]	@ (80022fc <MX_USART2_UART_Init+0x4c>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022c8:	4b0c      	ldr	r3, [pc, #48]	@ (80022fc <MX_USART2_UART_Init+0x4c>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022ce:	4b0b      	ldr	r3, [pc, #44]	@ (80022fc <MX_USART2_UART_Init+0x4c>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022d4:	4b09      	ldr	r3, [pc, #36]	@ (80022fc <MX_USART2_UART_Init+0x4c>)
 80022d6:	220c      	movs	r2, #12
 80022d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022da:	4b08      	ldr	r3, [pc, #32]	@ (80022fc <MX_USART2_UART_Init+0x4c>)
 80022dc:	2200      	movs	r2, #0
 80022de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022e0:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <MX_USART2_UART_Init+0x4c>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022e6:	4805      	ldr	r0, [pc, #20]	@ (80022fc <MX_USART2_UART_Init+0x4c>)
 80022e8:	f004 fad0 	bl	800688c <HAL_UART_Init>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022f2:	f7ff fd6d 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022f6:	bf00      	nop
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	2000147c 	.word	0x2000147c
 8002300:	40004400 	.word	0x40004400

08002304 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b08a      	sub	sp, #40	@ 0x28
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800230c:	f107 0314 	add.w	r3, r7, #20
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	605a      	str	r2, [r3, #4]
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	60da      	str	r2, [r3, #12]
 800231a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a19      	ldr	r2, [pc, #100]	@ (8002388 <HAL_UART_MspInit+0x84>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d12b      	bne.n	800237e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	613b      	str	r3, [r7, #16]
 800232a:	4b18      	ldr	r3, [pc, #96]	@ (800238c <HAL_UART_MspInit+0x88>)
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	4a17      	ldr	r2, [pc, #92]	@ (800238c <HAL_UART_MspInit+0x88>)
 8002330:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002334:	6413      	str	r3, [r2, #64]	@ 0x40
 8002336:	4b15      	ldr	r3, [pc, #84]	@ (800238c <HAL_UART_MspInit+0x88>)
 8002338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800233e:	613b      	str	r3, [r7, #16]
 8002340:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	4b11      	ldr	r3, [pc, #68]	@ (800238c <HAL_UART_MspInit+0x88>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234a:	4a10      	ldr	r2, [pc, #64]	@ (800238c <HAL_UART_MspInit+0x88>)
 800234c:	f043 0301 	orr.w	r3, r3, #1
 8002350:	6313      	str	r3, [r2, #48]	@ 0x30
 8002352:	4b0e      	ldr	r3, [pc, #56]	@ (800238c <HAL_UART_MspInit+0x88>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800235e:	230c      	movs	r3, #12
 8002360:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002362:	2302      	movs	r3, #2
 8002364:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002366:	2300      	movs	r3, #0
 8002368:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800236a:	2303      	movs	r3, #3
 800236c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800236e:	2307      	movs	r3, #7
 8002370:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002372:	f107 0314 	add.w	r3, r7, #20
 8002376:	4619      	mov	r1, r3
 8002378:	4805      	ldr	r0, [pc, #20]	@ (8002390 <HAL_UART_MspInit+0x8c>)
 800237a:	f001 f82b 	bl	80033d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800237e:	bf00      	nop
 8002380:	3728      	adds	r7, #40	@ 0x28
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40004400 	.word	0x40004400
 800238c:	40023800 	.word	0x40023800
 8002390:	40020000 	.word	0x40020000

08002394 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002394:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002398:	f7ff fed8 	bl	800214c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800239c:	480c      	ldr	r0, [pc, #48]	@ (80023d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800239e:	490d      	ldr	r1, [pc, #52]	@ (80023d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023a0:	4a0d      	ldr	r2, [pc, #52]	@ (80023d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023a4:	e002      	b.n	80023ac <LoopCopyDataInit>

080023a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023aa:	3304      	adds	r3, #4

080023ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023b0:	d3f9      	bcc.n	80023a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023b2:	4a0a      	ldr	r2, [pc, #40]	@ (80023dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023b4:	4c0a      	ldr	r4, [pc, #40]	@ (80023e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023b8:	e001      	b.n	80023be <LoopFillZerobss>

080023ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023bc:	3204      	adds	r2, #4

080023be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023c0:	d3fb      	bcc.n	80023ba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80023c2:	f009 fcd5 	bl	800bd70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023c6:	f7ff fb9f 	bl	8001b08 <main>
  bx  lr    
 80023ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023d4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80023d8:	0800f2a4 	.word	0x0800f2a4
  ldr r2, =_sbss
 80023dc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80023e0:	20006050 	.word	0x20006050

080023e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023e4:	e7fe      	b.n	80023e4 <ADC_IRQHandler>
	...

080023e8 <lcd_init>:

I2C_HandleTypeDef _I2cHandler ;


void lcd_init(I2C_HandleTypeDef i2cHandler)
{
 80023e8:	b084      	sub	sp, #16
 80023ea:	b580      	push	{r7, lr}
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	f107 0c08 	add.w	ip, r7, #8
 80023f2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	_I2cHandler = i2cHandler ;
 80023f6:	4b20      	ldr	r3, [pc, #128]	@ (8002478 <lcd_init+0x90>)
 80023f8:	4618      	mov	r0, r3
 80023fa:	f107 0308 	add.w	r3, r7, #8
 80023fe:	2254      	movs	r2, #84	@ 0x54
 8002400:	4619      	mov	r1, r3
 8002402:	f009 fcdc 	bl	800bdbe <memcpy>
	// Init sequence from manual
	lcd_instruction(FUNC_SET|DL|N45) ;
 8002406:	2038      	movs	r0, #56	@ 0x38
 8002408:	f000 f866 	bl	80024d8 <lcd_instruction>
	WAIT(1) ;
 800240c:	2001      	movs	r0, #1
 800240e:	f000 fb6b 	bl	8002ae8 <HAL_Delay>
	lcd_instruction(FUNC_SET|DL|N45|IS) ;
 8002412:	2039      	movs	r0, #57	@ 0x39
 8002414:	f000 f860 	bl	80024d8 <lcd_instruction>
	WAIT(1) ;
 8002418:	2001      	movs	r0, #1
 800241a:	f000 fb65 	bl	8002ae8 <HAL_Delay>
	lcd_instruction(SET_FREQ|0b100) ;	// 4 is ~183Hz@3V
 800241e:	2014      	movs	r0, #20
 8002420:	f000 f85a 	bl	80024d8 <lcd_instruction>
	WAIT(1) ;
 8002424:	2001      	movs	r0, #1
 8002426:	f000 fb5f 	bl	8002ae8 <HAL_Delay>
	lcd_set_contrast(0xC) ;
 800242a:	200c      	movs	r0, #12
 800242c:	f000 f826 	bl	800247c <lcd_set_contrast>
	WAIT(1) ;
 8002430:	2001      	movs	r0, #1
 8002432:	f000 fb59 	bl	8002ae8 <HAL_Delay>
	lcd_instruction(POW_ICON_CONTRAST|ION|BON|0b10) ; // contrast MSB do not change
 8002436:	205e      	movs	r0, #94	@ 0x5e
 8002438:	f000 f84e 	bl	80024d8 <lcd_instruction>
	WAIT(1) ;
 800243c:	2001      	movs	r0, #1
 800243e:	f000 fb53 	bl	8002ae8 <HAL_Delay>
	lcd_instruction(FOLLOWER_CTRL|FON|0b011) ;
 8002442:	206b      	movs	r0, #107	@ 0x6b
 8002444:	f000 f848 	bl	80024d8 <lcd_instruction>
	WAIT(200) ;
 8002448:	20c8      	movs	r0, #200	@ 0xc8
 800244a:	f000 fb4d 	bl	8002ae8 <HAL_Delay>
	//lcd_instruction(DISPLAY_ON|D|C|B) ;
	lcd_instruction(DISPLAY_ON|D) ;
 800244e:	200c      	movs	r0, #12
 8002450:	f000 f842 	bl	80024d8 <lcd_instruction>
	WAIT(1) ;
 8002454:	2001      	movs	r0, #1
 8002456:	f000 fb47 	bl	8002ae8 <HAL_Delay>
	lcd_clear() ;
 800245a:	f000 f81f 	bl	800249c <lcd_clear>
	lcd_instruction(ENTRY_MODE|I_D) ;
 800245e:	2006      	movs	r0, #6
 8002460:	f000 f83a 	bl	80024d8 <lcd_instruction>
	WAIT(1) ;
 8002464:	2001      	movs	r0, #1
 8002466:	f000 fb3f 	bl	8002ae8 <HAL_Delay>
}
 800246a:	bf00      	nop
 800246c:	46bd      	mov	sp, r7
 800246e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002472:	b004      	add	sp, #16
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	200014c4 	.word	0x200014c4

0800247c <lcd_set_contrast>:

void lcd_set_contrast(uint8_t data)
{	// LSByte sent first by HAL i2c
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	71fb      	strb	r3, [r7, #7]
	lcd_instruction(CONTRAST|data) ;
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800248c:	b2db      	uxtb	r3, r3
 800248e:	4618      	mov	r0, r3
 8002490:	f000 f822 	bl	80024d8 <lcd_instruction>
}
 8002494:	bf00      	nop
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <lcd_clear>:
void lcd_clear(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
	lcd_instruction(CLEAR) ;
 80024a0:	2001      	movs	r0, #1
 80024a2:	f000 f819 	bl	80024d8 <lcd_instruction>
	WAIT(2) ;
 80024a6:	2002      	movs	r0, #2
 80024a8:	f000 fb1e 	bl	8002ae8 <HAL_Delay>
}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <send_lcd_command>:
	lcd_instruction(DISPLAY_ON| on_off << D_BIT | cursor_on_off << C_BIT | cursor_blink_on_off << B_BIT) ;
}


void send_lcd_command(uint16_t data)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af02      	add	r7, sp, #8
 80024b6:	4603      	mov	r3, r0
 80024b8:	80fb      	strh	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&_I2cHandler, MD21605_I2C_ADDRESS, (uint8_t *)&data, sizeof(data), 1) ; //timeout in ms
 80024ba:	1dba      	adds	r2, r7, #6
 80024bc:	2301      	movs	r3, #1
 80024be:	9300      	str	r3, [sp, #0]
 80024c0:	2302      	movs	r3, #2
 80024c2:	217c      	movs	r1, #124	@ 0x7c
 80024c4:	4803      	ldr	r0, [pc, #12]	@ (80024d4 <send_lcd_command+0x24>)
 80024c6:	f001 faa9 	bl	8003a1c <HAL_I2C_Master_Transmit>
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	200014c4 	.word	0x200014c4

080024d8 <lcd_instruction>:

void lcd_instruction(uint8_t inst)
{	// LSByte sent first by HAL i2c
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(inst<<8|INSTRUCTION) ;
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	b29b      	uxth	r3, r3
 80024e6:	021b      	lsls	r3, r3, #8
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff ffe0 	bl	80024b0 <send_lcd_command>
}
 80024f0:	bf00      	nop
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <lcd_put_cursor>:

void lcd_reset(void)
{}

void lcd_put_cursor(uint8_t line, uint8_t col)	// BACKLIGHT 1
{	/*
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	460a      	mov	r2, r1
 8002502:	71fb      	strb	r3, [r7, #7]
 8002504:	4613      	mov	r3, r2
 8002506:	71bb      	strb	r3, [r7, #6]
	pos	  1  2  3  4  5 ... 39 40
	l1@	 00 01 02 03 04 ... 26 27 (hex)
	l2@  40 41 42 43 44 ... 66 67
	 */
	uint8_t data = line * 0x40 + col ;
 8002508:	79fb      	ldrb	r3, [r7, #7]
 800250a:	019b      	lsls	r3, r3, #6
 800250c:	b2da      	uxtb	r2, r3
 800250e:	79bb      	ldrb	r3, [r7, #6]
 8002510:	4413      	add	r3, r2
 8002512:	73fb      	strb	r3, [r7, #15]
	lcd_instruction(SET_DRAM_ADDR | data) ;
 8002514:	7bfb      	ldrb	r3, [r7, #15]
 8002516:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800251a:	b2db      	uxtb	r3, r3
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff ffdb 	bl	80024d8 <lcd_instruction>
}
 8002522:	bf00      	nop
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
	...

0800252c <lcd_write>:


void lcd_write(const char *str)
{
 800252c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002530:	b08b      	sub	sp, #44	@ 0x2c
 8002532:	af02      	add	r7, sp, #8
 8002534:	6078      	str	r0, [r7, #4]
 8002536:	466b      	mov	r3, sp
 8002538:	461e      	mov	r6, r3
	if (str == NULL) {
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d05d      	beq.n	80025fc <lcd_write+0xd0>
		return;
	}

	size_t len = strlen(str);
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f7fd feb5 	bl	80002b0 <strlen>
 8002546:	6178      	str	r0, [r7, #20]
	if (len == 0U) {
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d055      	beq.n	80025fa <lcd_write+0xce>
		return;
	}

	const size_t max_chunk = 16U;
 800254e:	2310      	movs	r3, #16
 8002550:	613b      	str	r3, [r7, #16]
	uint8_t buffer[max_chunk + 1];
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	3301      	adds	r3, #1
 8002556:	2200      	movs	r2, #0
 8002558:	4698      	mov	r8, r3
 800255a:	4691      	mov	r9, r2
 800255c:	f04f 0200 	mov.w	r2, #0
 8002560:	f04f 0300 	mov.w	r3, #0
 8002564:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002568:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800256c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	3301      	adds	r3, #1
 8002574:	2200      	movs	r2, #0
 8002576:	461c      	mov	r4, r3
 8002578:	4615      	mov	r5, r2
 800257a:	f04f 0200 	mov.w	r2, #0
 800257e:	f04f 0300 	mov.w	r3, #0
 8002582:	00eb      	lsls	r3, r5, #3
 8002584:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002588:	00e2      	lsls	r2, r4, #3
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	3301      	adds	r3, #1
 800258e:	3307      	adds	r3, #7
 8002590:	08db      	lsrs	r3, r3, #3
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	ebad 0d03 	sub.w	sp, sp, r3
 8002598:	ab02      	add	r3, sp, #8
 800259a:	3300      	adds	r3, #0
 800259c:	60fb      	str	r3, [r7, #12]
	buffer[0] = DATA_TO_RAM;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2240      	movs	r2, #64	@ 0x40
 80025a2:	701a      	strb	r2, [r3, #0]

	size_t offset = 0;
 80025a4:	2300      	movs	r3, #0
 80025a6:	61fb      	str	r3, [r7, #28]
	while (offset < len) {
 80025a8:	e021      	b.n	80025ee <lcd_write+0xc2>
		size_t chunk = len - offset;
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	61bb      	str	r3, [r7, #24]
		if (chunk > max_chunk) {
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d901      	bls.n	80025be <lcd_write+0x92>
			chunk = max_chunk;
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	61bb      	str	r3, [r7, #24]
		}
		memcpy(&buffer[1], &str[offset], chunk);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	1c58      	adds	r0, r3, #1
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	4413      	add	r3, r2
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	4619      	mov	r1, r3
 80025cc:	f009 fbf7 	bl	800bdbe <memcpy>
		HAL_I2C_Master_Transmit(&_I2cHandler, MD21605_I2C_ADDRESS, buffer, chunk + 1, 2);
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	3301      	adds	r3, #1
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	2202      	movs	r2, #2
 80025da:	9200      	str	r2, [sp, #0]
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	217c      	movs	r1, #124	@ 0x7c
 80025e0:	4809      	ldr	r0, [pc, #36]	@ (8002608 <lcd_write+0xdc>)
 80025e2:	f001 fa1b 	bl	8003a1c <HAL_I2C_Master_Transmit>
		offset += chunk;
 80025e6:	69fa      	ldr	r2, [r7, #28]
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	4413      	add	r3, r2
 80025ec:	61fb      	str	r3, [r7, #28]
	while (offset < len) {
 80025ee:	69fa      	ldr	r2, [r7, #28]
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d3d9      	bcc.n	80025aa <lcd_write+0x7e>
 80025f6:	46b5      	mov	sp, r6
 80025f8:	e001      	b.n	80025fe <lcd_write+0xd2>
		return;
 80025fa:	bf00      	nop
		return;
 80025fc:	46b5      	mov	sp, r6
	}
}
 80025fe:	3724      	adds	r7, #36	@ 0x24
 8002600:	46bd      	mov	sp, r7
 8002602:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002606:	bf00      	nop
 8002608:	200014c4 	.word	0x200014c4

0800260c <clamp_int16>:
	"Menu 2/3 N/A",
	"Menu 3/3 N/A",
};

static inline int16_t clamp_int16(int32_t value, int16_t min, int16_t max)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	460b      	mov	r3, r1
 8002616:	807b      	strh	r3, [r7, #2]
 8002618:	4613      	mov	r3, r2
 800261a:	803b      	strh	r3, [r7, #0]
	if (value < min) {
 800261c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	429a      	cmp	r2, r3
 8002624:	da02      	bge.n	800262c <clamp_int16+0x20>
		return min;
 8002626:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800262a:	e009      	b.n	8002640 <clamp_int16+0x34>
	}
	if (value > max) {
 800262c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	429a      	cmp	r2, r3
 8002634:	dd02      	ble.n	800263c <clamp_int16+0x30>
		return max;
 8002636:	f9b7 3000 	ldrsh.w	r3, [r7]
 800263a:	e001      	b.n	8002640 <clamp_int16+0x34>
	}
	return (int16_t)value;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	b21b      	sxth	r3, r3
}
 8002640:	4618      	mov	r0, r3
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <MenuDisplay>:
  * @param  _Id 	Set the curent line of the menu to be return
  * 		_Buf	Buffer where the text going to be saved to be display
  * @retval Return current id or -1 in case of issue
  */
size_t MenuDisplay(uint8_t _Id, char* _Buf, size_t _lenghtBuf)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
 8002658:	73fb      	strb	r3, [r7, #15]

	if ((_Buf == NULL) || (_lenghtBuf == 0U)) {
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d002      	beq.n	8002666 <MenuDisplay+0x1a>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d102      	bne.n	800266c <MenuDisplay+0x20>
		return (size_t)-1;
 8002666:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800266a:	e014      	b.n	8002696 <MenuDisplay+0x4a>
	}

	if (_Id >= MENU_COUNT) {
 800266c:	7bfb      	ldrb	r3, [r7, #15]
 800266e:	2b02      	cmp	r3, #2
 8002670:	d907      	bls.n	8002682 <MenuDisplay+0x36>
		snprintf(_Buf, _lenghtBuf, "ErrorM   : N/A");
 8002672:	4a0b      	ldr	r2, [pc, #44]	@ (80026a0 <MenuDisplay+0x54>)
 8002674:	6879      	ldr	r1, [r7, #4]
 8002676:	68b8      	ldr	r0, [r7, #8]
 8002678:	f009 f9b6 	bl	800b9e8 <sniprintf>
		return (size_t)-1;
 800267c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002680:	e009      	b.n	8002696 <MenuDisplay+0x4a>
	}

	snprintf(_Buf, _lenghtBuf, "%s", kMenuTexts[_Id]);
 8002682:	7bfb      	ldrb	r3, [r7, #15]
 8002684:	4a07      	ldr	r2, [pc, #28]	@ (80026a4 <MenuDisplay+0x58>)
 8002686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800268a:	4a07      	ldr	r2, [pc, #28]	@ (80026a8 <MenuDisplay+0x5c>)
 800268c:	6879      	ldr	r1, [r7, #4]
 800268e:	68b8      	ldr	r0, [r7, #8]
 8002690:	f009 f9aa 	bl	800b9e8 <sniprintf>
	return (size_t)_Id;
 8002694:	7bfb      	ldrb	r3, [r7, #15]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	0800e9f0 	.word	0x0800e9f0
 80026a4:	0800eb38 	.word	0x0800eb38
 80026a8:	0800ea00 	.word	0x0800ea00

080026ac <SubMenuDisplay>:
  * 		_Value    Value to display (can be signed)
  * 		_Buf	  Buffer where the text is saved for display
  * @retval Return current id or -1 in case of issue
  */
size_t SubMenuDisplay(uint8_t _Id_ROW, int16_t _Value, char* _Buf, size_t _lenghtBuf)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60ba      	str	r2, [r7, #8]
 80026b4:	607b      	str	r3, [r7, #4]
 80026b6:	4603      	mov	r3, r0
 80026b8:	73fb      	strb	r3, [r7, #15]
 80026ba:	460b      	mov	r3, r1
 80026bc:	81bb      	strh	r3, [r7, #12]

	if ((_Buf == NULL) || (_lenghtBuf == 0U)) {
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d002      	beq.n	80026ca <SubMenuDisplay+0x1e>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d102      	bne.n	80026d0 <SubMenuDisplay+0x24>
		return (size_t)-1;
 80026ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026ce:	e035      	b.n	800273c <SubMenuDisplay+0x90>
	}

	if(_Id_ROW == 0U){
 80026d0:	7bfb      	ldrb	r3, [r7, #15]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d113      	bne.n	80026fe <SubMenuDisplay+0x52>
		const int16_t clamped = clamp_int16(_Value, -256, 256);
 80026d6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80026da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026de:	f06f 01ff 	mvn.w	r1, #255	@ 0xff
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff ff92 	bl	800260c <clamp_int16>
 80026e8:	4603      	mov	r3, r0
 80026ea:	82fb      	strh	r3, [r7, #22]
		snprintf(_Buf, _lenghtBuf, "Volume : %+d", (int)clamped);
 80026ec:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80026f0:	4a14      	ldr	r2, [pc, #80]	@ (8002744 <SubMenuDisplay+0x98>)
 80026f2:	6879      	ldr	r1, [r7, #4]
 80026f4:	68b8      	ldr	r0, [r7, #8]
 80026f6:	f009 f977 	bl	800b9e8 <sniprintf>
		return 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	e01e      	b.n	800273c <SubMenuDisplay+0x90>
	}
	else if(_Id_ROW == 1U) {
 80026fe:	7bfb      	ldrb	r3, [r7, #15]
 8002700:	2b01      	cmp	r3, #1
 8002702:	d108      	bne.n	8002716 <SubMenuDisplay+0x6a>
		snprintf(_Buf, _lenghtBuf, "Submenu : %i", (int)_Value);
 8002704:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002708:	4a0f      	ldr	r2, [pc, #60]	@ (8002748 <SubMenuDisplay+0x9c>)
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	68b8      	ldr	r0, [r7, #8]
 800270e:	f009 f96b 	bl	800b9e8 <sniprintf>
		return 1;
 8002712:	2301      	movs	r3, #1
 8002714:	e012      	b.n	800273c <SubMenuDisplay+0x90>
	}
	else if(_Id_ROW == 2U){
 8002716:	7bfb      	ldrb	r3, [r7, #15]
 8002718:	2b02      	cmp	r3, #2
 800271a:	d108      	bne.n	800272e <SubMenuDisplay+0x82>
		snprintf(_Buf, _lenghtBuf, "Info    : %d", (int)_Value);
 800271c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002720:	4a0a      	ldr	r2, [pc, #40]	@ (800274c <SubMenuDisplay+0xa0>)
 8002722:	6879      	ldr	r1, [r7, #4]
 8002724:	68b8      	ldr	r0, [r7, #8]
 8002726:	f009 f95f 	bl	800b9e8 <sniprintf>
		return 2;
 800272a:	2302      	movs	r3, #2
 800272c:	e006      	b.n	800273c <SubMenuDisplay+0x90>
	}
	else{
		snprintf(_Buf, _lenghtBuf, "ErrorSb   : N/A");
 800272e:	4a08      	ldr	r2, [pc, #32]	@ (8002750 <SubMenuDisplay+0xa4>)
 8002730:	6879      	ldr	r1, [r7, #4]
 8002732:	68b8      	ldr	r0, [r7, #8]
 8002734:	f009 f958 	bl	800b9e8 <sniprintf>
		return (size_t)-1;
 8002738:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 800273c:	4618      	mov	r0, r3
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	0800ea04 	.word	0x0800ea04
 8002748:	0800ea14 	.word	0x0800ea14
 800274c:	0800ea24 	.word	0x0800ea24
 8002750:	0800ea34 	.word	0x0800ea34

08002754 <ClampMenuIndex>:
  * 	   		_Min   Minimum index allowed
  * @retval Clamped index as int8_t
  */

int8_t ClampMenuIndex(int32_t _Value, int32_t _Max, int32_t _Min)
{
 8002754:	b480      	push	{r7}
 8002756:	b089      	sub	sp, #36	@ 0x24
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
	const int32_t max_idx = _Max;
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	61bb      	str	r3, [r7, #24]
	const int32_t min_idx = _Min;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	617b      	str	r3, [r7, #20]
	int32_t clamped_value = _Value;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	61fb      	str	r3, [r7, #28]
	if (clamped_value <= min_idx) {
 800276c:	69fa      	ldr	r2, [r7, #28]
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	429a      	cmp	r2, r3
 8002772:	dc02      	bgt.n	800277a <ClampMenuIndex+0x26>
		clamped_value = min_idx;
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	61fb      	str	r3, [r7, #28]
 8002778:	e005      	b.n	8002786 <ClampMenuIndex+0x32>
	}
	else if (clamped_value >= max_idx) {
 800277a:	69fa      	ldr	r2, [r7, #28]
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	429a      	cmp	r2, r3
 8002780:	db01      	blt.n	8002786 <ClampMenuIndex+0x32>
		clamped_value = max_idx;
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	61fb      	str	r3, [r7, #28]
	}
	return (int8_t)clamped_value;
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	b25b      	sxtb	r3, r3
}
 800278a:	4618      	mov	r0, r3
 800278c:	3724      	adds	r7, #36	@ 0x24
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
	...

08002798 <Param_Biq_filter_2nd_Order_Low_pass>:
  * 		_Fs   	Sampling frequency
  * 		_Buf	Buffer where the a and b parameters are saved
  * @retval Return current id or -1 in case of issue
  */
void Param_Biq_filter_2nd_Order_Low_pass(uint16_t _Fc, uint16_t _Fs, float32_t* _Buf)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b08c      	sub	sp, #48	@ 0x30
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	603a      	str	r2, [r7, #0]
 80027a2:	80fb      	strh	r3, [r7, #6]
 80027a4:	460b      	mov	r3, r1
 80027a6:	80bb      	strh	r3, [r7, #4]

	if ((_Buf == NULL) || (_Fs == 0U)) {
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	f000 80a0 	beq.w	80028f0 <Param_Biq_filter_2nd_Order_Low_pass+0x158>
 80027b0:	88bb      	ldrh	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	f000 809c 	beq.w	80028f0 <Param_Biq_filter_2nd_Order_Low_pass+0x158>
		return;
	}

	const float Q = 0.707f; // Quality factor
 80027b8:	4b4f      	ldr	r3, [pc, #316]	@ (80028f8 <Param_Biq_filter_2nd_Order_Low_pass+0x160>)
 80027ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

	float32_t w0 = 2.0f * 3.14159265359f * _Fc / _Fs;
 80027bc:	88fb      	ldrh	r3, [r7, #6]
 80027be:	ee07 3a90 	vmov	s15, r3
 80027c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027c6:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80028fc <Param_Biq_filter_2nd_Order_Low_pass+0x164>
 80027ca:	ee67 6a87 	vmul.f32	s13, s15, s14
 80027ce:	88bb      	ldrh	r3, [r7, #4]
 80027d0:	ee07 3a90 	vmov	s15, r3
 80027d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027dc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float32_t alpha = sinf(w0) / (2.0f * Q);
 80027e0:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 80027e4:	f00b faec 	bl	800ddc0 <sinf>
 80027e8:	eef0 6a40 	vmov.f32	s13, s0
 80027ec:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80027f0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80027f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027f8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	float32_t b0 = (1.0f - cosf(w0)) / 2.0f;
 80027fc:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8002800:	f00b fa9a 	bl	800dd38 <cosf>
 8002804:	eef0 7a40 	vmov.f32	s15, s0
 8002808:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800280c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002810:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002814:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002818:	edc7 7a08 	vstr	s15, [r7, #32]
	float32_t b1 =  1.0f - cosf(w0);
 800281c:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8002820:	f00b fa8a 	bl	800dd38 <cosf>
 8002824:	eef0 7a40 	vmov.f32	s15, s0
 8002828:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800282c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002830:	edc7 7a07 	vstr	s15, [r7, #28]
	float32_t b2 = (1.0f - cosf(w0)) / 2.0f;
 8002834:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8002838:	f00b fa7e 	bl	800dd38 <cosf>
 800283c:	eef0 7a40 	vmov.f32	s15, s0
 8002840:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002844:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002848:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800284c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002850:	edc7 7a06 	vstr	s15, [r7, #24]
	float32_t a0 =  1.0f + alpha;
 8002854:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002858:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800285c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002860:	edc7 7a05 	vstr	s15, [r7, #20]
	float32_t a1 = -2.0f * cosf(w0);
 8002864:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8002868:	f00b fa66 	bl	800dd38 <cosf>
 800286c:	eef0 7a40 	vmov.f32	s15, s0
 8002870:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8002874:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002878:	edc7 7a04 	vstr	s15, [r7, #16]
	float32_t a2 =  1.0f - alpha;
 800287c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002880:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002884:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002888:	edc7 7a03 	vstr	s15, [r7, #12]

	// Normalize the coefficients
	_Buf[0] = b0 / a0; // b0
 800288c:	edd7 6a08 	vldr	s13, [r7, #32]
 8002890:	ed97 7a05 	vldr	s14, [r7, #20]
 8002894:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	edc3 7a00 	vstr	s15, [r3]
	_Buf[1] = b1 / a0; // b1
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	3304      	adds	r3, #4
 80028a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80028a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80028aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028ae:	edc3 7a00 	vstr	s15, [r3]
	_Buf[2] = b2 / a0; // b2
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	3308      	adds	r3, #8
 80028b6:	edd7 6a06 	vldr	s13, [r7, #24]
 80028ba:	ed97 7a05 	vldr	s14, [r7, #20]
 80028be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028c2:	edc3 7a00 	vstr	s15, [r3]
	_Buf[3] = a1 / a0; // a1
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	330c      	adds	r3, #12
 80028ca:	edd7 6a04 	vldr	s13, [r7, #16]
 80028ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80028d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028d6:	edc3 7a00 	vstr	s15, [r3]
	_Buf[4] = a2 / a0; // a2
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	3310      	adds	r3, #16
 80028de:	edd7 6a03 	vldr	s13, [r7, #12]
 80028e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80028e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028ea:	edc3 7a00 	vstr	s15, [r3]
 80028ee:	e000      	b.n	80028f2 <Param_Biq_filter_2nd_Order_Low_pass+0x15a>
		return;
 80028f0:	bf00      	nop
}
 80028f2:	3730      	adds	r7, #48	@ 0x30
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	3f34fdf4 	.word	0x3f34fdf4
 80028fc:	40c90fdb 	.word	0x40c90fdb

08002900 <arm_biquad_cascade_df2T_f32>:
void arm_biquad_cascade_df2T_f32(
  const arm_biquad_cascade_df2T_instance_f32 * S,
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 8002900:	b480      	push	{r7}
 8002902:	b095      	sub	sp, #84	@ 0x54
 8002904:	af00      	add	r7, sp, #0
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	60b9      	str	r1, [r7, #8]
 800290a:	607a      	str	r2, [r7, #4]
 800290c:	603b      	str	r3, [r7, #0]
  const float32_t *pIn = pSrc;                         /* Source pointer */
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	64fb      	str	r3, [r7, #76]	@ 0x4c
        float32_t *pOut = pDst;                        /* Destination pointer */
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	64bb      	str	r3, [r7, #72]	@ 0x48
        float32_t *pState = S->pState;                 /* State pointer */
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	647b      	str	r3, [r7, #68]	@ 0x44
  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	643b      	str	r3, [r7, #64]	@ 0x40
        float32_t acc1;                                /* Accumulator */
        float32_t b0, b1, b2, a1, a2;                  /* Filter coefficients */
        float32_t Xn1;                                 /* Temporary input */
        float32_t d1, d2;                              /* State variables */
        uint32_t sample, stage = S->numStages;         /* Loop counters */
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	633b      	str	r3, [r7, #48]	@ 0x30

  do
  {
     /* Reading the coefficients */
     b0 = pCoeffs[0];
 8002928:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	62fb      	str	r3, [r7, #44]	@ 0x2c
     b1 = pCoeffs[1];
 800292e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002930:	3304      	adds	r3, #4
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	62bb      	str	r3, [r7, #40]	@ 0x28
     b2 = pCoeffs[2];
 8002936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002938:	3308      	adds	r3, #8
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	627b      	str	r3, [r7, #36]	@ 0x24
     a1 = pCoeffs[3];
 800293e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002940:	330c      	adds	r3, #12
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	623b      	str	r3, [r7, #32]
     a2 = pCoeffs[4];
 8002946:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002948:	3310      	adds	r3, #16
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	61fb      	str	r3, [r7, #28]

     /* Reading the state values */
     d1 = pState[0];
 800294e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	63fb      	str	r3, [r7, #60]	@ 0x3c
     d2 = pState[1];
 8002954:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	63bb      	str	r3, [r7, #56]	@ 0x38

     pCoeffs += 5U;
 800295a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800295c:	3314      	adds	r3, #20
 800295e:	643b      	str	r3, [r7, #64]	@ 0x40
      sample = blockSize & 0xFU;

#else

      /* Initialize blkCnt with number of samples */
      sample = blockSize;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	637b      	str	r3, [r7, #52]	@ 0x34

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (sample > 0U) {
 8002964:	e044      	b.n	80029f0 <arm_biquad_cascade_df2T_f32+0xf0>
        Xn1 = *pIn++;
 8002966:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002968:	1d1a      	adds	r2, r3, #4
 800296a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	61bb      	str	r3, [r7, #24]

        acc1 = b0 * Xn1 + d1;
 8002970:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002974:	edd7 7a06 	vldr	s15, [r7, #24]
 8002978:	ee67 7a27 	vmul.f32	s15, s14, s15
 800297c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002980:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002984:	edc7 7a05 	vstr	s15, [r7, #20]

        d1 = b1 * Xn1 + d2;
 8002988:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800298c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002990:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002994:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002998:	ee77 7a27 	vadd.f32	s15, s14, s15
 800299c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
        d1 += a1 * acc1;
 80029a0:	ed97 7a08 	vldr	s14, [r7, #32]
 80029a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80029a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ac:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80029b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029b4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

        d2 = b2 * Xn1;
 80029b8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80029bc:	edd7 7a06 	vldr	s15, [r7, #24]
 80029c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029c4:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
        d2 += a2 * acc1;
 80029c8:	ed97 7a07 	vldr	s14, [r7, #28]
 80029cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80029d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029d4:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80029d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029dc:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

        *pOut++ = acc1;
 80029e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029e2:	1d1a      	adds	r2, r3, #4
 80029e4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	601a      	str	r2, [r3, #0]

        /* decrement loop counter */
        sample--;
 80029ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029ec:	3b01      	subs	r3, #1
 80029ee:	637b      	str	r3, [r7, #52]	@ 0x34
      while (sample > 0U) {
 80029f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1b7      	bne.n	8002966 <arm_biquad_cascade_df2T_f32+0x66>
      }

      /* Store the updated state variables back into the state array */
      pState[0] = d1;
 80029f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80029fa:	601a      	str	r2, [r3, #0]
      pState[1] = d2;
 80029fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029fe:	3304      	adds	r3, #4
 8002a00:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002a02:	601a      	str	r2, [r3, #0]

      pState += 2U;
 8002a04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a06:	3308      	adds	r3, #8
 8002a08:	647b      	str	r3, [r7, #68]	@ 0x44

      /* The current stage output is given as the input to the next stage */
      pIn = pDst;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Reset the output working pointer */
      pOut = pDst;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	64bb      	str	r3, [r7, #72]	@ 0x48

      /* decrement loop counter */
      stage--;
 8002a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a14:	3b01      	subs	r3, #1
 8002a16:	633b      	str	r3, [r7, #48]	@ 0x30

   } while (stage > 0U);
 8002a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d184      	bne.n	8002928 <arm_biquad_cascade_df2T_f32+0x28>

}
 8002a1e:	bf00      	nop
 8002a20:	bf00      	nop
 8002a22:	3754      	adds	r7, #84	@ 0x54
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <arm_biquad_cascade_df2T_init_f32>:
void arm_biquad_cascade_df2T_init_f32(
        arm_biquad_cascade_df2T_instance_f32 * S,
        uint8_t numStages,
  const float32_t * pCoeffs,
        float32_t * pState)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	607a      	str	r2, [r7, #4]
 8002a36:	603b      	str	r3, [r7, #0]
 8002a38:	460b      	mov	r3, r1
 8002a3a:	72fb      	strb	r3, [r7, #11]
  /* Assign filter stages */
  S->numStages = numStages;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	7afa      	ldrb	r2, [r7, #11]
 8002a40:	701a      	strb	r2, [r3, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	609a      	str	r2, [r3, #8]

  /* Clear state buffer and size is always 2 * numStages */
  memset(pState, 0, (2U * (uint32_t) numStages) * sizeof(float32_t));
 8002a48:	7afb      	ldrb	r3, [r7, #11]
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	2100      	movs	r1, #0
 8002a50:	6838      	ldr	r0, [r7, #0]
 8002a52:	f009 f8d7 	bl	800bc04 <memset>

  /* Assign state pointer */
  S->pState = pState;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	683a      	ldr	r2, [r7, #0]
 8002a5a:	605a      	str	r2, [r3, #4]
}
 8002a5c:	bf00      	nop
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a68:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa4 <HAL_Init+0x40>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a0d      	ldr	r2, [pc, #52]	@ (8002aa4 <HAL_Init+0x40>)
 8002a6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a74:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa4 <HAL_Init+0x40>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a0a      	ldr	r2, [pc, #40]	@ (8002aa4 <HAL_Init+0x40>)
 8002a7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a80:	4b08      	ldr	r3, [pc, #32]	@ (8002aa4 <HAL_Init+0x40>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a07      	ldr	r2, [pc, #28]	@ (8002aa4 <HAL_Init+0x40>)
 8002a86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a8c:	2003      	movs	r0, #3
 8002a8e:	f000 f8fc 	bl	8002c8a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a92:	200f      	movs	r0, #15
 8002a94:	f7ff f9ce 	bl	8001e34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a98:	f7ff f9a0 	bl	8001ddc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40023c00 	.word	0x40023c00

08002aa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002aac:	4b06      	ldr	r3, [pc, #24]	@ (8002ac8 <HAL_IncTick+0x20>)
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	4b06      	ldr	r3, [pc, #24]	@ (8002acc <HAL_IncTick+0x24>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	4a04      	ldr	r2, [pc, #16]	@ (8002acc <HAL_IncTick+0x24>)
 8002aba:	6013      	str	r3, [r2, #0]
}
 8002abc:	bf00      	nop
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	20000008 	.word	0x20000008
 8002acc:	20001518 	.word	0x20001518

08002ad0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ad4:	4b03      	ldr	r3, [pc, #12]	@ (8002ae4 <HAL_GetTick+0x14>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr
 8002ae2:	bf00      	nop
 8002ae4:	20001518 	.word	0x20001518

08002ae8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002af0:	f7ff ffee 	bl	8002ad0 <HAL_GetTick>
 8002af4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b00:	d005      	beq.n	8002b0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b02:	4b0a      	ldr	r3, [pc, #40]	@ (8002b2c <HAL_Delay+0x44>)
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	461a      	mov	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b0e:	bf00      	nop
 8002b10:	f7ff ffde 	bl	8002ad0 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	68fa      	ldr	r2, [r7, #12]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d8f7      	bhi.n	8002b10 <HAL_Delay+0x28>
  {
  }
}
 8002b20:	bf00      	nop
 8002b22:	bf00      	nop
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	20000008 	.word	0x20000008

08002b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b40:	4b0c      	ldr	r3, [pc, #48]	@ (8002b74 <__NVIC_SetPriorityGrouping+0x44>)
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b62:	4a04      	ldr	r2, [pc, #16]	@ (8002b74 <__NVIC_SetPriorityGrouping+0x44>)
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	60d3      	str	r3, [r2, #12]
}
 8002b68:	bf00      	nop
 8002b6a:	3714      	adds	r7, #20
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	e000ed00 	.word	0xe000ed00

08002b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b7c:	4b04      	ldr	r3, [pc, #16]	@ (8002b90 <__NVIC_GetPriorityGrouping+0x18>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	0a1b      	lsrs	r3, r3, #8
 8002b82:	f003 0307 	and.w	r3, r3, #7
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr
 8002b90:	e000ed00 	.word	0xe000ed00

08002b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	db0b      	blt.n	8002bbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ba6:	79fb      	ldrb	r3, [r7, #7]
 8002ba8:	f003 021f 	and.w	r2, r3, #31
 8002bac:	4907      	ldr	r1, [pc, #28]	@ (8002bcc <__NVIC_EnableIRQ+0x38>)
 8002bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb2:	095b      	lsrs	r3, r3, #5
 8002bb4:	2001      	movs	r0, #1
 8002bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8002bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002bbe:	bf00      	nop
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	e000e100 	.word	0xe000e100

08002bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	6039      	str	r1, [r7, #0]
 8002bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	db0a      	blt.n	8002bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	490c      	ldr	r1, [pc, #48]	@ (8002c1c <__NVIC_SetPriority+0x4c>)
 8002bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bee:	0112      	lsls	r2, r2, #4
 8002bf0:	b2d2      	uxtb	r2, r2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bf8:	e00a      	b.n	8002c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	b2da      	uxtb	r2, r3
 8002bfe:	4908      	ldr	r1, [pc, #32]	@ (8002c20 <__NVIC_SetPriority+0x50>)
 8002c00:	79fb      	ldrb	r3, [r7, #7]
 8002c02:	f003 030f 	and.w	r3, r3, #15
 8002c06:	3b04      	subs	r3, #4
 8002c08:	0112      	lsls	r2, r2, #4
 8002c0a:	b2d2      	uxtb	r2, r2
 8002c0c:	440b      	add	r3, r1
 8002c0e:	761a      	strb	r2, [r3, #24]
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	e000e100 	.word	0xe000e100
 8002c20:	e000ed00 	.word	0xe000ed00

08002c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b089      	sub	sp, #36	@ 0x24
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	f1c3 0307 	rsb	r3, r3, #7
 8002c3e:	2b04      	cmp	r3, #4
 8002c40:	bf28      	it	cs
 8002c42:	2304      	movcs	r3, #4
 8002c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	3304      	adds	r3, #4
 8002c4a:	2b06      	cmp	r3, #6
 8002c4c:	d902      	bls.n	8002c54 <NVIC_EncodePriority+0x30>
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	3b03      	subs	r3, #3
 8002c52:	e000      	b.n	8002c56 <NVIC_EncodePriority+0x32>
 8002c54:	2300      	movs	r3, #0
 8002c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	43da      	mvns	r2, r3
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	401a      	ands	r2, r3
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c6c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	fa01 f303 	lsl.w	r3, r1, r3
 8002c76:	43d9      	mvns	r1, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c7c:	4313      	orrs	r3, r2
         );
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3724      	adds	r7, #36	@ 0x24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b082      	sub	sp, #8
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff ff4c 	bl	8002b30 <__NVIC_SetPriorityGrouping>
}
 8002c98:	bf00      	nop
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
 8002cac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cb2:	f7ff ff61 	bl	8002b78 <__NVIC_GetPriorityGrouping>
 8002cb6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	68b9      	ldr	r1, [r7, #8]
 8002cbc:	6978      	ldr	r0, [r7, #20]
 8002cbe:	f7ff ffb1 	bl	8002c24 <NVIC_EncodePriority>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cc8:	4611      	mov	r1, r2
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff ff80 	bl	8002bd0 <__NVIC_SetPriority>
}
 8002cd0:	bf00      	nop
 8002cd2:	3718      	adds	r7, #24
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4603      	mov	r3, r0
 8002ce0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff ff54 	bl	8002b94 <__NVIC_EnableIRQ>
}
 8002cec:	bf00      	nop
 8002cee:	3708      	adds	r7, #8
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d00:	f7ff fee6 	bl	8002ad0 <HAL_GetTick>
 8002d04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d101      	bne.n	8002d10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e099      	b.n	8002e44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2202      	movs	r2, #2
 8002d14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f022 0201 	bic.w	r2, r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d30:	e00f      	b.n	8002d52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d32:	f7ff fecd 	bl	8002ad0 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	2b05      	cmp	r3, #5
 8002d3e:	d908      	bls.n	8002d52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2220      	movs	r2, #32
 8002d44:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2203      	movs	r2, #3
 8002d4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e078      	b.n	8002e44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0301 	and.w	r3, r3, #1
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1e8      	bne.n	8002d32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d68:	697a      	ldr	r2, [r7, #20]
 8002d6a:	4b38      	ldr	r3, [pc, #224]	@ (8002e4c <HAL_DMA_Init+0x158>)
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	691b      	ldr	r3, [r3, #16]
 8002d84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d9e:	697a      	ldr	r2, [r7, #20]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da8:	2b04      	cmp	r3, #4
 8002daa:	d107      	bne.n	8002dbc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db4:	4313      	orrs	r3, r2
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	695b      	ldr	r3, [r3, #20]
 8002dca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	f023 0307 	bic.w	r3, r3, #7
 8002dd2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	d117      	bne.n	8002e16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d00e      	beq.n	8002e16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f000 fa6f 	bl	80032dc <DMA_CheckFifoParam>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d008      	beq.n	8002e16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2240      	movs	r2, #64	@ 0x40
 8002e08:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e12:	2301      	movs	r3, #1
 8002e14:	e016      	b.n	8002e44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 fa26 	bl	8003270 <DMA_CalcBaseAndBitshift>
 8002e24:	4603      	mov	r3, r0
 8002e26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e2c:	223f      	movs	r2, #63	@ 0x3f
 8002e2e:	409a      	lsls	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3718      	adds	r7, #24
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	f010803f 	.word	0xf010803f

08002e50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b086      	sub	sp, #24
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	607a      	str	r2, [r7, #4]
 8002e5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d101      	bne.n	8002e76 <HAL_DMA_Start_IT+0x26>
 8002e72:	2302      	movs	r3, #2
 8002e74:	e040      	b.n	8002ef8 <HAL_DMA_Start_IT+0xa8>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d12f      	bne.n	8002eea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	68b9      	ldr	r1, [r7, #8]
 8002e9e:	68f8      	ldr	r0, [r7, #12]
 8002ea0:	f000 f9b8 	bl	8003214 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea8:	223f      	movs	r2, #63	@ 0x3f
 8002eaa:	409a      	lsls	r2, r3
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0216 	orr.w	r2, r2, #22
 8002ebe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d007      	beq.n	8002ed8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 0208 	orr.w	r2, r2, #8
 8002ed6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f042 0201 	orr.w	r2, r2, #1
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	e005      	b.n	8002ef6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ef6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f0c:	4b8e      	ldr	r3, [pc, #568]	@ (8003148 <HAL_DMA_IRQHandler+0x248>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a8e      	ldr	r2, [pc, #568]	@ (800314c <HAL_DMA_IRQHandler+0x24c>)
 8002f12:	fba2 2303 	umull	r2, r3, r2, r3
 8002f16:	0a9b      	lsrs	r3, r3, #10
 8002f18:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2a:	2208      	movs	r2, #8
 8002f2c:	409a      	lsls	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	4013      	ands	r3, r2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d01a      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d013      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0204 	bic.w	r2, r2, #4
 8002f52:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f58:	2208      	movs	r2, #8
 8002f5a:	409a      	lsls	r2, r3
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f64:	f043 0201 	orr.w	r2, r3, #1
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f70:	2201      	movs	r2, #1
 8002f72:	409a      	lsls	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d012      	beq.n	8002fa2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00b      	beq.n	8002fa2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8e:	2201      	movs	r2, #1
 8002f90:	409a      	lsls	r2, r3
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f9a:	f043 0202 	orr.w	r2, r3, #2
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	409a      	lsls	r2, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d012      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d00b      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc4:	2204      	movs	r2, #4
 8002fc6:	409a      	lsls	r2, r3
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fd0:	f043 0204 	orr.w	r2, r3, #4
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fdc:	2210      	movs	r2, #16
 8002fde:	409a      	lsls	r2, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d043      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d03c      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ffa:	2210      	movs	r2, #16
 8002ffc:	409a      	lsls	r2, r3
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d018      	beq.n	8003042 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d108      	bne.n	8003030 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003022:	2b00      	cmp	r3, #0
 8003024:	d024      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	4798      	blx	r3
 800302e:	e01f      	b.n	8003070 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003034:	2b00      	cmp	r3, #0
 8003036:	d01b      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	4798      	blx	r3
 8003040:	e016      	b.n	8003070 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800304c:	2b00      	cmp	r3, #0
 800304e:	d107      	bne.n	8003060 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f022 0208 	bic.w	r2, r2, #8
 800305e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003064:	2b00      	cmp	r3, #0
 8003066:	d003      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003074:	2220      	movs	r2, #32
 8003076:	409a      	lsls	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	4013      	ands	r3, r2
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 808f 	beq.w	80031a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0310 	and.w	r3, r3, #16
 800308c:	2b00      	cmp	r3, #0
 800308e:	f000 8087 	beq.w	80031a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003096:	2220      	movs	r2, #32
 8003098:	409a      	lsls	r2, r3
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b05      	cmp	r3, #5
 80030a8:	d136      	bne.n	8003118 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f022 0216 	bic.w	r2, r2, #22
 80030b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	695a      	ldr	r2, [r3, #20]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d103      	bne.n	80030da <HAL_DMA_IRQHandler+0x1da>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d007      	beq.n	80030ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 0208 	bic.w	r2, r2, #8
 80030e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ee:	223f      	movs	r2, #63	@ 0x3f
 80030f0:	409a      	lsls	r2, r3
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800310a:	2b00      	cmp	r3, #0
 800310c:	d07e      	beq.n	800320c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	4798      	blx	r3
        }
        return;
 8003116:	e079      	b.n	800320c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d01d      	beq.n	8003162 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d10d      	bne.n	8003150 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003138:	2b00      	cmp	r3, #0
 800313a:	d031      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	4798      	blx	r3
 8003144:	e02c      	b.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
 8003146:	bf00      	nop
 8003148:	20000000 	.word	0x20000000
 800314c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003154:	2b00      	cmp	r3, #0
 8003156:	d023      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	4798      	blx	r3
 8003160:	e01e      	b.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800316c:	2b00      	cmp	r3, #0
 800316e:	d10f      	bne.n	8003190 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f022 0210 	bic.w	r2, r2, #16
 800317e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d032      	beq.n	800320e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031ac:	f003 0301 	and.w	r3, r3, #1
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d022      	beq.n	80031fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2205      	movs	r2, #5
 80031b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f022 0201 	bic.w	r2, r2, #1
 80031ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	3301      	adds	r3, #1
 80031d0:	60bb      	str	r3, [r7, #8]
 80031d2:	697a      	ldr	r2, [r7, #20]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d307      	bcc.n	80031e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1f2      	bne.n	80031cc <HAL_DMA_IRQHandler+0x2cc>
 80031e6:	e000      	b.n	80031ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 80031e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d005      	beq.n	800320e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	4798      	blx	r3
 800320a:	e000      	b.n	800320e <HAL_DMA_IRQHandler+0x30e>
        return;
 800320c:	bf00      	nop
    }
  }
}
 800320e:	3718      	adds	r7, #24
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
 8003220:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003230:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	683a      	ldr	r2, [r7, #0]
 8003238:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	2b40      	cmp	r3, #64	@ 0x40
 8003240:	d108      	bne.n	8003254 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68ba      	ldr	r2, [r7, #8]
 8003250:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003252:	e007      	b.n	8003264 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	68ba      	ldr	r2, [r7, #8]
 800325a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	60da      	str	r2, [r3, #12]
}
 8003264:	bf00      	nop
 8003266:	3714      	adds	r7, #20
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003270:	b480      	push	{r7}
 8003272:	b085      	sub	sp, #20
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	b2db      	uxtb	r3, r3
 800327e:	3b10      	subs	r3, #16
 8003280:	4a14      	ldr	r2, [pc, #80]	@ (80032d4 <DMA_CalcBaseAndBitshift+0x64>)
 8003282:	fba2 2303 	umull	r2, r3, r2, r3
 8003286:	091b      	lsrs	r3, r3, #4
 8003288:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800328a:	4a13      	ldr	r2, [pc, #76]	@ (80032d8 <DMA_CalcBaseAndBitshift+0x68>)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	4413      	add	r3, r2
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	461a      	mov	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2b03      	cmp	r3, #3
 800329c:	d909      	bls.n	80032b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032a6:	f023 0303 	bic.w	r3, r3, #3
 80032aa:	1d1a      	adds	r2, r3, #4
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	659a      	str	r2, [r3, #88]	@ 0x58
 80032b0:	e007      	b.n	80032c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032ba:	f023 0303 	bic.w	r3, r3, #3
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3714      	adds	r7, #20
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	aaaaaaab 	.word	0xaaaaaaab
 80032d8:	0800eb44 	.word	0x0800eb44

080032dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032e4:	2300      	movs	r3, #0
 80032e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d11f      	bne.n	8003336 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	2b03      	cmp	r3, #3
 80032fa:	d856      	bhi.n	80033aa <DMA_CheckFifoParam+0xce>
 80032fc:	a201      	add	r2, pc, #4	@ (adr r2, 8003304 <DMA_CheckFifoParam+0x28>)
 80032fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003302:	bf00      	nop
 8003304:	08003315 	.word	0x08003315
 8003308:	08003327 	.word	0x08003327
 800330c:	08003315 	.word	0x08003315
 8003310:	080033ab 	.word	0x080033ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003318:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d046      	beq.n	80033ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003324:	e043      	b.n	80033ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800332a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800332e:	d140      	bne.n	80033b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003334:	e03d      	b.n	80033b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800333e:	d121      	bne.n	8003384 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b03      	cmp	r3, #3
 8003344:	d837      	bhi.n	80033b6 <DMA_CheckFifoParam+0xda>
 8003346:	a201      	add	r2, pc, #4	@ (adr r2, 800334c <DMA_CheckFifoParam+0x70>)
 8003348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800334c:	0800335d 	.word	0x0800335d
 8003350:	08003363 	.word	0x08003363
 8003354:	0800335d 	.word	0x0800335d
 8003358:	08003375 	.word	0x08003375
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	73fb      	strb	r3, [r7, #15]
      break;
 8003360:	e030      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003366:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d025      	beq.n	80033ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003372:	e022      	b.n	80033ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003378:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800337c:	d11f      	bne.n	80033be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003382:	e01c      	b.n	80033be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	2b02      	cmp	r3, #2
 8003388:	d903      	bls.n	8003392 <DMA_CheckFifoParam+0xb6>
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	2b03      	cmp	r3, #3
 800338e:	d003      	beq.n	8003398 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003390:	e018      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	73fb      	strb	r3, [r7, #15]
      break;
 8003396:	e015      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800339c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00e      	beq.n	80033c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	73fb      	strb	r3, [r7, #15]
      break;
 80033a8:	e00b      	b.n	80033c2 <DMA_CheckFifoParam+0xe6>
      break;
 80033aa:	bf00      	nop
 80033ac:	e00a      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      break;
 80033ae:	bf00      	nop
 80033b0:	e008      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      break;
 80033b2:	bf00      	nop
 80033b4:	e006      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      break;
 80033b6:	bf00      	nop
 80033b8:	e004      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      break;
 80033ba:	bf00      	nop
 80033bc:	e002      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80033be:	bf00      	nop
 80033c0:	e000      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      break;
 80033c2:	bf00      	nop
    }
  } 
  
  return status; 
 80033c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop

080033d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b089      	sub	sp, #36	@ 0x24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033de:	2300      	movs	r3, #0
 80033e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033e2:	2300      	movs	r3, #0
 80033e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033ea:	2300      	movs	r3, #0
 80033ec:	61fb      	str	r3, [r7, #28]
 80033ee:	e165      	b.n	80036bc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033f0:	2201      	movs	r2, #1
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	4013      	ands	r3, r2
 8003402:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	429a      	cmp	r2, r3
 800340a:	f040 8154 	bne.w	80036b6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f003 0303 	and.w	r3, r3, #3
 8003416:	2b01      	cmp	r3, #1
 8003418:	d005      	beq.n	8003426 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003422:	2b02      	cmp	r3, #2
 8003424:	d130      	bne.n	8003488 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	2203      	movs	r2, #3
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	43db      	mvns	r3, r3
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	4013      	ands	r3, r2
 800343c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	68da      	ldr	r2, [r3, #12]
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	fa02 f303 	lsl.w	r3, r2, r3
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	4313      	orrs	r3, r2
 800344e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800345c:	2201      	movs	r2, #1
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	fa02 f303 	lsl.w	r3, r2, r3
 8003464:	43db      	mvns	r3, r3
 8003466:	69ba      	ldr	r2, [r7, #24]
 8003468:	4013      	ands	r3, r2
 800346a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	091b      	lsrs	r3, r3, #4
 8003472:	f003 0201 	and.w	r2, r3, #1
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	69ba      	ldr	r2, [r7, #24]
 800347e:	4313      	orrs	r3, r2
 8003480:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f003 0303 	and.w	r3, r3, #3
 8003490:	2b03      	cmp	r3, #3
 8003492:	d017      	beq.n	80034c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	005b      	lsls	r3, r3, #1
 800349e:	2203      	movs	r2, #3
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	43db      	mvns	r3, r3
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	4013      	ands	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	689a      	ldr	r2, [r3, #8]
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	fa02 f303 	lsl.w	r3, r2, r3
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69ba      	ldr	r2, [r7, #24]
 80034c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f003 0303 	and.w	r3, r3, #3
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d123      	bne.n	8003518 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	08da      	lsrs	r2, r3, #3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3208      	adds	r2, #8
 80034d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	f003 0307 	and.w	r3, r3, #7
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	220f      	movs	r2, #15
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	43db      	mvns	r3, r3
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4013      	ands	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	691a      	ldr	r2, [r3, #16]
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	f003 0307 	and.w	r3, r3, #7
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	4313      	orrs	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	08da      	lsrs	r2, r3, #3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	3208      	adds	r2, #8
 8003512:	69b9      	ldr	r1, [r7, #24]
 8003514:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	2203      	movs	r2, #3
 8003524:	fa02 f303 	lsl.w	r3, r2, r3
 8003528:	43db      	mvns	r3, r3
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	4013      	ands	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f003 0203 	and.w	r2, r3, #3
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4313      	orrs	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003554:	2b00      	cmp	r3, #0
 8003556:	f000 80ae 	beq.w	80036b6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800355a:	2300      	movs	r3, #0
 800355c:	60fb      	str	r3, [r7, #12]
 800355e:	4b5d      	ldr	r3, [pc, #372]	@ (80036d4 <HAL_GPIO_Init+0x300>)
 8003560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003562:	4a5c      	ldr	r2, [pc, #368]	@ (80036d4 <HAL_GPIO_Init+0x300>)
 8003564:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003568:	6453      	str	r3, [r2, #68]	@ 0x44
 800356a:	4b5a      	ldr	r3, [pc, #360]	@ (80036d4 <HAL_GPIO_Init+0x300>)
 800356c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800356e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003572:	60fb      	str	r3, [r7, #12]
 8003574:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003576:	4a58      	ldr	r2, [pc, #352]	@ (80036d8 <HAL_GPIO_Init+0x304>)
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	089b      	lsrs	r3, r3, #2
 800357c:	3302      	adds	r3, #2
 800357e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003582:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	f003 0303 	and.w	r3, r3, #3
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	220f      	movs	r2, #15
 800358e:	fa02 f303 	lsl.w	r3, r2, r3
 8003592:	43db      	mvns	r3, r3
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	4013      	ands	r3, r2
 8003598:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a4f      	ldr	r2, [pc, #316]	@ (80036dc <HAL_GPIO_Init+0x308>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d025      	beq.n	80035ee <HAL_GPIO_Init+0x21a>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a4e      	ldr	r2, [pc, #312]	@ (80036e0 <HAL_GPIO_Init+0x30c>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d01f      	beq.n	80035ea <HAL_GPIO_Init+0x216>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a4d      	ldr	r2, [pc, #308]	@ (80036e4 <HAL_GPIO_Init+0x310>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d019      	beq.n	80035e6 <HAL_GPIO_Init+0x212>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a4c      	ldr	r2, [pc, #304]	@ (80036e8 <HAL_GPIO_Init+0x314>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d013      	beq.n	80035e2 <HAL_GPIO_Init+0x20e>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a4b      	ldr	r2, [pc, #300]	@ (80036ec <HAL_GPIO_Init+0x318>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d00d      	beq.n	80035de <HAL_GPIO_Init+0x20a>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a4a      	ldr	r2, [pc, #296]	@ (80036f0 <HAL_GPIO_Init+0x31c>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d007      	beq.n	80035da <HAL_GPIO_Init+0x206>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a49      	ldr	r2, [pc, #292]	@ (80036f4 <HAL_GPIO_Init+0x320>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d101      	bne.n	80035d6 <HAL_GPIO_Init+0x202>
 80035d2:	2306      	movs	r3, #6
 80035d4:	e00c      	b.n	80035f0 <HAL_GPIO_Init+0x21c>
 80035d6:	2307      	movs	r3, #7
 80035d8:	e00a      	b.n	80035f0 <HAL_GPIO_Init+0x21c>
 80035da:	2305      	movs	r3, #5
 80035dc:	e008      	b.n	80035f0 <HAL_GPIO_Init+0x21c>
 80035de:	2304      	movs	r3, #4
 80035e0:	e006      	b.n	80035f0 <HAL_GPIO_Init+0x21c>
 80035e2:	2303      	movs	r3, #3
 80035e4:	e004      	b.n	80035f0 <HAL_GPIO_Init+0x21c>
 80035e6:	2302      	movs	r3, #2
 80035e8:	e002      	b.n	80035f0 <HAL_GPIO_Init+0x21c>
 80035ea:	2301      	movs	r3, #1
 80035ec:	e000      	b.n	80035f0 <HAL_GPIO_Init+0x21c>
 80035ee:	2300      	movs	r3, #0
 80035f0:	69fa      	ldr	r2, [r7, #28]
 80035f2:	f002 0203 	and.w	r2, r2, #3
 80035f6:	0092      	lsls	r2, r2, #2
 80035f8:	4093      	lsls	r3, r2
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003600:	4935      	ldr	r1, [pc, #212]	@ (80036d8 <HAL_GPIO_Init+0x304>)
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	089b      	lsrs	r3, r3, #2
 8003606:	3302      	adds	r3, #2
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800360e:	4b3a      	ldr	r3, [pc, #232]	@ (80036f8 <HAL_GPIO_Init+0x324>)
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	43db      	mvns	r3, r3
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	4013      	ands	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	4313      	orrs	r3, r2
 8003630:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003632:	4a31      	ldr	r2, [pc, #196]	@ (80036f8 <HAL_GPIO_Init+0x324>)
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003638:	4b2f      	ldr	r3, [pc, #188]	@ (80036f8 <HAL_GPIO_Init+0x324>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	43db      	mvns	r3, r3
 8003642:	69ba      	ldr	r2, [r7, #24]
 8003644:	4013      	ands	r3, r2
 8003646:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d003      	beq.n	800365c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	4313      	orrs	r3, r2
 800365a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800365c:	4a26      	ldr	r2, [pc, #152]	@ (80036f8 <HAL_GPIO_Init+0x324>)
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003662:	4b25      	ldr	r3, [pc, #148]	@ (80036f8 <HAL_GPIO_Init+0x324>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	43db      	mvns	r3, r3
 800366c:	69ba      	ldr	r2, [r7, #24]
 800366e:	4013      	ands	r3, r2
 8003670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d003      	beq.n	8003686 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	4313      	orrs	r3, r2
 8003684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003686:	4a1c      	ldr	r2, [pc, #112]	@ (80036f8 <HAL_GPIO_Init+0x324>)
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800368c:	4b1a      	ldr	r3, [pc, #104]	@ (80036f8 <HAL_GPIO_Init+0x324>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	43db      	mvns	r3, r3
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	4013      	ands	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d003      	beq.n	80036b0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036b0:	4a11      	ldr	r2, [pc, #68]	@ (80036f8 <HAL_GPIO_Init+0x324>)
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	3301      	adds	r3, #1
 80036ba:	61fb      	str	r3, [r7, #28]
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	2b0f      	cmp	r3, #15
 80036c0:	f67f ae96 	bls.w	80033f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036c4:	bf00      	nop
 80036c6:	bf00      	nop
 80036c8:	3724      	adds	r7, #36	@ 0x24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	40023800 	.word	0x40023800
 80036d8:	40013800 	.word	0x40013800
 80036dc:	40020000 	.word	0x40020000
 80036e0:	40020400 	.word	0x40020400
 80036e4:	40020800 	.word	0x40020800
 80036e8:	40020c00 	.word	0x40020c00
 80036ec:	40021000 	.word	0x40021000
 80036f0:	40021400 	.word	0x40021400
 80036f4:	40021800 	.word	0x40021800
 80036f8:	40013c00 	.word	0x40013c00

080036fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	807b      	strh	r3, [r7, #2]
 8003708:	4613      	mov	r3, r2
 800370a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800370c:	787b      	ldrb	r3, [r7, #1]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003712:	887a      	ldrh	r2, [r7, #2]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003718:	e003      	b.n	8003722 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800371a:	887b      	ldrh	r3, [r7, #2]
 800371c:	041a      	lsls	r2, r3, #16
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	619a      	str	r2, [r3, #24]
}
 8003722:	bf00      	nop
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr

0800372e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800372e:	b480      	push	{r7}
 8003730:	b085      	sub	sp, #20
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
 8003736:	460b      	mov	r3, r1
 8003738:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003740:	887a      	ldrh	r2, [r7, #2]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	4013      	ands	r3, r2
 8003746:	041a      	lsls	r2, r3, #16
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	43d9      	mvns	r1, r3
 800374c:	887b      	ldrh	r3, [r7, #2]
 800374e:	400b      	ands	r3, r1
 8003750:	431a      	orrs	r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	619a      	str	r2, [r3, #24]
}
 8003756:	bf00      	nop
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
	...

08003764 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	4603      	mov	r3, r0
 800376c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800376e:	4b08      	ldr	r3, [pc, #32]	@ (8003790 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003770:	695a      	ldr	r2, [r3, #20]
 8003772:	88fb      	ldrh	r3, [r7, #6]
 8003774:	4013      	ands	r3, r2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d006      	beq.n	8003788 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800377a:	4a05      	ldr	r2, [pc, #20]	@ (8003790 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800377c:	88fb      	ldrh	r3, [r7, #6]
 800377e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003780:	88fb      	ldrh	r3, [r7, #6]
 8003782:	4618      	mov	r0, r3
 8003784:	f7fd ff5c 	bl	8001640 <HAL_GPIO_EXTI_Callback>
  }
}
 8003788:	bf00      	nop
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	40013c00 	.word	0x40013c00

08003794 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e12b      	b.n	80039fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d106      	bne.n	80037c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7fd ff9c 	bl	80016f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2224      	movs	r2, #36	@ 0x24
 80037c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 0201 	bic.w	r2, r2, #1
 80037d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037f8:	f001 f93a 	bl	8004a70 <HAL_RCC_GetPCLK1Freq>
 80037fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	4a81      	ldr	r2, [pc, #516]	@ (8003a08 <HAL_I2C_Init+0x274>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d807      	bhi.n	8003818 <HAL_I2C_Init+0x84>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	4a80      	ldr	r2, [pc, #512]	@ (8003a0c <HAL_I2C_Init+0x278>)
 800380c:	4293      	cmp	r3, r2
 800380e:	bf94      	ite	ls
 8003810:	2301      	movls	r3, #1
 8003812:	2300      	movhi	r3, #0
 8003814:	b2db      	uxtb	r3, r3
 8003816:	e006      	b.n	8003826 <HAL_I2C_Init+0x92>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	4a7d      	ldr	r2, [pc, #500]	@ (8003a10 <HAL_I2C_Init+0x27c>)
 800381c:	4293      	cmp	r3, r2
 800381e:	bf94      	ite	ls
 8003820:	2301      	movls	r3, #1
 8003822:	2300      	movhi	r3, #0
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e0e7      	b.n	80039fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	4a78      	ldr	r2, [pc, #480]	@ (8003a14 <HAL_I2C_Init+0x280>)
 8003832:	fba2 2303 	umull	r2, r3, r2, r3
 8003836:	0c9b      	lsrs	r3, r3, #18
 8003838:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68ba      	ldr	r2, [r7, #8]
 800384a:	430a      	orrs	r2, r1
 800384c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	4a6a      	ldr	r2, [pc, #424]	@ (8003a08 <HAL_I2C_Init+0x274>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d802      	bhi.n	8003868 <HAL_I2C_Init+0xd4>
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	3301      	adds	r3, #1
 8003866:	e009      	b.n	800387c <HAL_I2C_Init+0xe8>
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800386e:	fb02 f303 	mul.w	r3, r2, r3
 8003872:	4a69      	ldr	r2, [pc, #420]	@ (8003a18 <HAL_I2C_Init+0x284>)
 8003874:	fba2 2303 	umull	r2, r3, r2, r3
 8003878:	099b      	lsrs	r3, r3, #6
 800387a:	3301      	adds	r3, #1
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6812      	ldr	r2, [r2, #0]
 8003880:	430b      	orrs	r3, r1
 8003882:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	69db      	ldr	r3, [r3, #28]
 800388a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800388e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	495c      	ldr	r1, [pc, #368]	@ (8003a08 <HAL_I2C_Init+0x274>)
 8003898:	428b      	cmp	r3, r1
 800389a:	d819      	bhi.n	80038d0 <HAL_I2C_Init+0x13c>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	1e59      	subs	r1, r3, #1
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80038aa:	1c59      	adds	r1, r3, #1
 80038ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80038b0:	400b      	ands	r3, r1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d00a      	beq.n	80038cc <HAL_I2C_Init+0x138>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	1e59      	subs	r1, r3, #1
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80038c4:	3301      	adds	r3, #1
 80038c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038ca:	e051      	b.n	8003970 <HAL_I2C_Init+0x1dc>
 80038cc:	2304      	movs	r3, #4
 80038ce:	e04f      	b.n	8003970 <HAL_I2C_Init+0x1dc>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d111      	bne.n	80038fc <HAL_I2C_Init+0x168>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	1e58      	subs	r0, r3, #1
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6859      	ldr	r1, [r3, #4]
 80038e0:	460b      	mov	r3, r1
 80038e2:	005b      	lsls	r3, r3, #1
 80038e4:	440b      	add	r3, r1
 80038e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80038ea:	3301      	adds	r3, #1
 80038ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	bf0c      	ite	eq
 80038f4:	2301      	moveq	r3, #1
 80038f6:	2300      	movne	r3, #0
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	e012      	b.n	8003922 <HAL_I2C_Init+0x18e>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	1e58      	subs	r0, r3, #1
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6859      	ldr	r1, [r3, #4]
 8003904:	460b      	mov	r3, r1
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	440b      	add	r3, r1
 800390a:	0099      	lsls	r1, r3, #2
 800390c:	440b      	add	r3, r1
 800390e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003912:	3301      	adds	r3, #1
 8003914:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003918:	2b00      	cmp	r3, #0
 800391a:	bf0c      	ite	eq
 800391c:	2301      	moveq	r3, #1
 800391e:	2300      	movne	r3, #0
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <HAL_I2C_Init+0x196>
 8003926:	2301      	movs	r3, #1
 8003928:	e022      	b.n	8003970 <HAL_I2C_Init+0x1dc>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10e      	bne.n	8003950 <HAL_I2C_Init+0x1bc>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	1e58      	subs	r0, r3, #1
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6859      	ldr	r1, [r3, #4]
 800393a:	460b      	mov	r3, r1
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	440b      	add	r3, r1
 8003940:	fbb0 f3f3 	udiv	r3, r0, r3
 8003944:	3301      	adds	r3, #1
 8003946:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800394a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800394e:	e00f      	b.n	8003970 <HAL_I2C_Init+0x1dc>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	1e58      	subs	r0, r3, #1
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6859      	ldr	r1, [r3, #4]
 8003958:	460b      	mov	r3, r1
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	440b      	add	r3, r1
 800395e:	0099      	lsls	r1, r3, #2
 8003960:	440b      	add	r3, r1
 8003962:	fbb0 f3f3 	udiv	r3, r0, r3
 8003966:	3301      	adds	r3, #1
 8003968:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800396c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003970:	6879      	ldr	r1, [r7, #4]
 8003972:	6809      	ldr	r1, [r1, #0]
 8003974:	4313      	orrs	r3, r2
 8003976:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69da      	ldr	r2, [r3, #28]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	431a      	orrs	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800399e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	6911      	ldr	r1, [r2, #16]
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	68d2      	ldr	r2, [r2, #12]
 80039aa:	4311      	orrs	r1, r2
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	6812      	ldr	r2, [r2, #0]
 80039b0:	430b      	orrs	r3, r1
 80039b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	695a      	ldr	r2, [r3, #20]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	430a      	orrs	r2, r1
 80039ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f042 0201 	orr.w	r2, r2, #1
 80039de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2220      	movs	r2, #32
 80039ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3710      	adds	r7, #16
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	000186a0 	.word	0x000186a0
 8003a0c:	001e847f 	.word	0x001e847f
 8003a10:	003d08ff 	.word	0x003d08ff
 8003a14:	431bde83 	.word	0x431bde83
 8003a18:	10624dd3 	.word	0x10624dd3

08003a1c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b088      	sub	sp, #32
 8003a20:	af02      	add	r7, sp, #8
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	607a      	str	r2, [r7, #4]
 8003a26:	461a      	mov	r2, r3
 8003a28:	460b      	mov	r3, r1
 8003a2a:	817b      	strh	r3, [r7, #10]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a30:	f7ff f84e 	bl	8002ad0 <HAL_GetTick>
 8003a34:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b20      	cmp	r3, #32
 8003a40:	f040 80e0 	bne.w	8003c04 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	2319      	movs	r3, #25
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	4970      	ldr	r1, [pc, #448]	@ (8003c10 <HAL_I2C_Master_Transmit+0x1f4>)
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f000 f964 	bl	8003d1c <I2C_WaitOnFlagUntilTimeout>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003a5a:	2302      	movs	r3, #2
 8003a5c:	e0d3      	b.n	8003c06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <HAL_I2C_Master_Transmit+0x50>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e0cc      	b.n	8003c06 <HAL_I2C_Master_Transmit+0x1ea>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d007      	beq.n	8003a92 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f042 0201 	orr.w	r2, r2, #1
 8003a90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003aa0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2221      	movs	r2, #33	@ 0x21
 8003aa6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2210      	movs	r2, #16
 8003aae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	893a      	ldrh	r2, [r7, #8]
 8003ac2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	4a50      	ldr	r2, [pc, #320]	@ (8003c14 <HAL_I2C_Master_Transmit+0x1f8>)
 8003ad2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003ad4:	8979      	ldrh	r1, [r7, #10]
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	6a3a      	ldr	r2, [r7, #32]
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 f89c 	bl	8003c18 <I2C_MasterRequestWrite>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e08d      	b.n	8003c06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aea:	2300      	movs	r3, #0
 8003aec:	613b      	str	r3, [r7, #16]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	613b      	str	r3, [r7, #16]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	613b      	str	r3, [r7, #16]
 8003afe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003b00:	e066      	b.n	8003bd0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b02:	697a      	ldr	r2, [r7, #20]
 8003b04:	6a39      	ldr	r1, [r7, #32]
 8003b06:	68f8      	ldr	r0, [r7, #12]
 8003b08:	f000 fa22 	bl	8003f50 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d00d      	beq.n	8003b2e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	d107      	bne.n	8003b2a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b28:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e06b      	b.n	8003c06 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b32:	781a      	ldrb	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3e:	1c5a      	adds	r2, r3, #1
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b56:	3b01      	subs	r3, #1
 8003b58:	b29a      	uxth	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	f003 0304 	and.w	r3, r3, #4
 8003b68:	2b04      	cmp	r3, #4
 8003b6a:	d11b      	bne.n	8003ba4 <HAL_I2C_Master_Transmit+0x188>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d017      	beq.n	8003ba4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b78:	781a      	ldrb	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b84:	1c5a      	adds	r2, r3, #1
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	3b01      	subs	r3, #1
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	b29a      	uxth	r2, r3
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	6a39      	ldr	r1, [r7, #32]
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f000 fa19 	bl	8003fe0 <I2C_WaitOnBTFFlagUntilTimeout>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00d      	beq.n	8003bd0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb8:	2b04      	cmp	r3, #4
 8003bba:	d107      	bne.n	8003bcc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e01a      	b.n	8003c06 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d194      	bne.n	8003b02 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003be6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2220      	movs	r2, #32
 8003bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c00:	2300      	movs	r3, #0
 8003c02:	e000      	b.n	8003c06 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003c04:	2302      	movs	r3, #2
  }
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3718      	adds	r7, #24
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	00100002 	.word	0x00100002
 8003c14:	ffff0000 	.word	0xffff0000

08003c18 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b088      	sub	sp, #32
 8003c1c:	af02      	add	r7, sp, #8
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	607a      	str	r2, [r7, #4]
 8003c22:	603b      	str	r3, [r7, #0]
 8003c24:	460b      	mov	r3, r1
 8003c26:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	2b08      	cmp	r3, #8
 8003c32:	d006      	beq.n	8003c42 <I2C_MasterRequestWrite+0x2a>
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d003      	beq.n	8003c42 <I2C_MasterRequestWrite+0x2a>
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c40:	d108      	bne.n	8003c54 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	e00b      	b.n	8003c6c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c58:	2b12      	cmp	r3, #18
 8003c5a:	d107      	bne.n	8003c6c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c6a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	9300      	str	r3, [sp, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f000 f84f 	bl	8003d1c <I2C_WaitOnFlagUntilTimeout>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d00d      	beq.n	8003ca0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c92:	d103      	bne.n	8003c9c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c9a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e035      	b.n	8003d0c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ca8:	d108      	bne.n	8003cbc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003caa:	897b      	ldrh	r3, [r7, #10]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	461a      	mov	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003cb8:	611a      	str	r2, [r3, #16]
 8003cba:	e01b      	b.n	8003cf4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003cbc:	897b      	ldrh	r3, [r7, #10]
 8003cbe:	11db      	asrs	r3, r3, #7
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	f003 0306 	and.w	r3, r3, #6
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	f063 030f 	orn	r3, r3, #15
 8003ccc:	b2da      	uxtb	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	490e      	ldr	r1, [pc, #56]	@ (8003d14 <I2C_MasterRequestWrite+0xfc>)
 8003cda:	68f8      	ldr	r0, [r7, #12]
 8003cdc:	f000 f898 	bl	8003e10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e010      	b.n	8003d0c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003cea:	897b      	ldrh	r3, [r7, #10]
 8003cec:	b2da      	uxtb	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	4907      	ldr	r1, [pc, #28]	@ (8003d18 <I2C_MasterRequestWrite+0x100>)
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f000 f888 	bl	8003e10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e000      	b.n	8003d0c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3718      	adds	r7, #24
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	00010008 	.word	0x00010008
 8003d18:	00010002 	.word	0x00010002

08003d1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	603b      	str	r3, [r7, #0]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d2c:	e048      	b.n	8003dc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d34:	d044      	beq.n	8003dc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d36:	f7fe fecb 	bl	8002ad0 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d302      	bcc.n	8003d4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d139      	bne.n	8003dc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	0c1b      	lsrs	r3, r3, #16
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d10d      	bne.n	8003d72 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	43da      	mvns	r2, r3
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	4013      	ands	r3, r2
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bf0c      	ite	eq
 8003d68:	2301      	moveq	r3, #1
 8003d6a:	2300      	movne	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	461a      	mov	r2, r3
 8003d70:	e00c      	b.n	8003d8c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	43da      	mvns	r2, r3
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	bf0c      	ite	eq
 8003d84:	2301      	moveq	r3, #1
 8003d86:	2300      	movne	r3, #0
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	79fb      	ldrb	r3, [r7, #7]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d116      	bne.n	8003dc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dac:	f043 0220 	orr.w	r2, r3, #32
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e023      	b.n	8003e08 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	0c1b      	lsrs	r3, r3, #16
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d10d      	bne.n	8003de6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	695b      	ldr	r3, [r3, #20]
 8003dd0:	43da      	mvns	r2, r3
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	bf0c      	ite	eq
 8003ddc:	2301      	moveq	r3, #1
 8003dde:	2300      	movne	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	461a      	mov	r2, r3
 8003de4:	e00c      	b.n	8003e00 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	43da      	mvns	r2, r3
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	4013      	ands	r3, r2
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	bf0c      	ite	eq
 8003df8:	2301      	moveq	r3, #1
 8003dfa:	2300      	movne	r3, #0
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	461a      	mov	r2, r3
 8003e00:	79fb      	ldrb	r3, [r7, #7]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d093      	beq.n	8003d2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	607a      	str	r2, [r7, #4]
 8003e1c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e1e:	e071      	b.n	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e2e:	d123      	bne.n	8003e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e3e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e64:	f043 0204 	orr.w	r2, r3, #4
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e067      	b.n	8003f48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e7e:	d041      	beq.n	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e80:	f7fe fe26 	bl	8002ad0 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d302      	bcc.n	8003e96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d136      	bne.n	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	0c1b      	lsrs	r3, r3, #16
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d10c      	bne.n	8003eba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	43da      	mvns	r2, r3
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	bf14      	ite	ne
 8003eb2:	2301      	movne	r3, #1
 8003eb4:	2300      	moveq	r3, #0
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	e00b      	b.n	8003ed2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	43da      	mvns	r2, r3
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	bf14      	ite	ne
 8003ecc:	2301      	movne	r3, #1
 8003ece:	2300      	moveq	r3, #0
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d016      	beq.n	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef0:	f043 0220 	orr.w	r2, r3, #32
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e021      	b.n	8003f48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	0c1b      	lsrs	r3, r3, #16
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d10c      	bne.n	8003f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	43da      	mvns	r2, r3
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	bf14      	ite	ne
 8003f20:	2301      	movne	r3, #1
 8003f22:	2300      	moveq	r3, #0
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	e00b      	b.n	8003f40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	699b      	ldr	r3, [r3, #24]
 8003f2e:	43da      	mvns	r2, r3
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	4013      	ands	r3, r2
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	bf14      	ite	ne
 8003f3a:	2301      	movne	r3, #1
 8003f3c:	2300      	moveq	r3, #0
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f47f af6d 	bne.w	8003e20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3710      	adds	r7, #16
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f5c:	e034      	b.n	8003fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	f000 f886 	bl	8004070 <I2C_IsAcknowledgeFailed>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e034      	b.n	8003fd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f74:	d028      	beq.n	8003fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f76:	f7fe fdab 	bl	8002ad0 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	68ba      	ldr	r2, [r7, #8]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d302      	bcc.n	8003f8c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d11d      	bne.n	8003fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f96:	2b80      	cmp	r3, #128	@ 0x80
 8003f98:	d016      	beq.n	8003fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb4:	f043 0220 	orr.w	r2, r3, #32
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e007      	b.n	8003fd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	695b      	ldr	r3, [r3, #20]
 8003fce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fd2:	2b80      	cmp	r3, #128	@ 0x80
 8003fd4:	d1c3      	bne.n	8003f5e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3710      	adds	r7, #16
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fec:	e034      	b.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fee:	68f8      	ldr	r0, [r7, #12]
 8003ff0:	f000 f83e 	bl	8004070 <I2C_IsAcknowledgeFailed>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d001      	beq.n	8003ffe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e034      	b.n	8004068 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004004:	d028      	beq.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004006:	f7fe fd63 	bl	8002ad0 <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	68ba      	ldr	r2, [r7, #8]
 8004012:	429a      	cmp	r2, r3
 8004014:	d302      	bcc.n	800401c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d11d      	bne.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	f003 0304 	and.w	r3, r3, #4
 8004026:	2b04      	cmp	r3, #4
 8004028:	d016      	beq.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2220      	movs	r2, #32
 8004034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004044:	f043 0220 	orr.w	r2, r3, #32
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e007      	b.n	8004068 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	f003 0304 	and.w	r3, r3, #4
 8004062:	2b04      	cmp	r3, #4
 8004064:	d1c3      	bne.n	8003fee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	3710      	adds	r7, #16
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004082:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004086:	d11b      	bne.n	80040c0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004090:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2220      	movs	r2, #32
 800409c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ac:	f043 0204 	orr.w	r2, r3, #4
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e000      	b.n	80040c2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	370c      	adds	r7, #12
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
	...

080040d0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b088      	sub	sp, #32
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e0e1      	b.n	80042a6 <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d109      	bne.n	8004102 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a6d      	ldr	r2, [pc, #436]	@ (80042b0 <HAL_I2S_Init+0x1e0>)
 80040fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f7fd fb9f 	bl	8001840 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2202      	movs	r2, #2
 8004106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	69db      	ldr	r3, [r3, #28]
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	6812      	ldr	r2, [r2, #0]
 8004114:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004118:	f023 030f 	bic.w	r3, r3, #15
 800411c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2202      	movs	r2, #2
 8004124:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	695b      	ldr	r3, [r3, #20]
 800412a:	2b02      	cmp	r3, #2
 800412c:	d06f      	beq.n	800420e <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d102      	bne.n	800413c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004136:	2310      	movs	r3, #16
 8004138:	617b      	str	r3, [r7, #20]
 800413a:	e001      	b.n	8004140 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800413c:	2320      	movs	r3, #32
 800413e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	2b20      	cmp	r3, #32
 8004146:	d802      	bhi.n	800414e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a58      	ldr	r2, [pc, #352]	@ (80042b4 <HAL_I2S_Init+0x1e4>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d004      	beq.n	8004162 <HAL_I2S_Init+0x92>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a56      	ldr	r2, [pc, #344]	@ (80042b8 <HAL_I2S_Init+0x1e8>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d104      	bne.n	800416c <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8004162:	2001      	movs	r0, #1
 8004164:	f001 f808 	bl	8005178 <HAL_RCCEx_GetPeriphCLKFreq>
 8004168:	60f8      	str	r0, [r7, #12]
 800416a:	e003      	b.n	8004174 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 800416c:	2002      	movs	r0, #2
 800416e:	f001 f803 	bl	8005178 <HAL_RCCEx_GetPeriphCLKFreq>
 8004172:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	691b      	ldr	r3, [r3, #16]
 8004178:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800417c:	d125      	bne.n	80041ca <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d010      	beq.n	80041a8 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004190:	4613      	mov	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	4413      	add	r3, r2
 8004196:	005b      	lsls	r3, r3, #1
 8004198:	461a      	mov	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a2:	3305      	adds	r3, #5
 80041a4:	613b      	str	r3, [r7, #16]
 80041a6:	e01f      	b.n	80041e8 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	00db      	lsls	r3, r3, #3
 80041ac:	68fa      	ldr	r2, [r7, #12]
 80041ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80041b2:	4613      	mov	r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	4413      	add	r3, r2
 80041b8:	005b      	lsls	r3, r3, #1
 80041ba:	461a      	mov	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041c4:	3305      	adds	r3, #5
 80041c6:	613b      	str	r3, [r7, #16]
 80041c8:	e00e      	b.n	80041e8 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80041d2:	4613      	mov	r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	4413      	add	r3, r2
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	461a      	mov	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e4:	3305      	adds	r3, #5
 80041e6:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	4a34      	ldr	r2, [pc, #208]	@ (80042bc <HAL_I2S_Init+0x1ec>)
 80041ec:	fba2 2303 	umull	r2, r3, r2, r3
 80041f0:	08db      	lsrs	r3, r3, #3
 80041f2:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	085b      	lsrs	r3, r3, #1
 8004204:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	021b      	lsls	r3, r3, #8
 800420a:	61bb      	str	r3, [r7, #24]
 800420c:	e003      	b.n	8004216 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800420e:	2302      	movs	r3, #2
 8004210:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004212:	2300      	movs	r3, #0
 8004214:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d902      	bls.n	8004222 <HAL_I2S_Init+0x152>
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	2bff      	cmp	r3, #255	@ 0xff
 8004220:	d907      	bls.n	8004232 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004226:	f043 0210 	orr.w	r2, r3, #16
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e039      	b.n	80042a6 <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	691a      	ldr	r2, [r3, #16]
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	ea42 0103 	orr.w	r1, r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	69fa      	ldr	r2, [r7, #28]
 8004242:	430a      	orrs	r2, r1
 8004244:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	69db      	ldr	r3, [r3, #28]
 800424c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004250:	f023 030f 	bic.w	r3, r3, #15
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	6851      	ldr	r1, [r2, #4]
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	6892      	ldr	r2, [r2, #8]
 800425c:	4311      	orrs	r1, r2
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	68d2      	ldr	r2, [r2, #12]
 8004262:	4311      	orrs	r1, r2
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6992      	ldr	r2, [r2, #24]
 8004268:	430a      	orrs	r2, r1
 800426a:	431a      	orrs	r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004274:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	2b30      	cmp	r3, #48	@ 0x30
 800427c:	d003      	beq.n	8004286 <HAL_I2S_Init+0x1b6>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	2bb0      	cmp	r3, #176	@ 0xb0
 8004284:	d107      	bne.n	8004296 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	69da      	ldr	r2, [r3, #28]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004294:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3720      	adds	r7, #32
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	08004777 	.word	0x08004777
 80042b4:	40003800 	.word	0x40003800
 80042b8:	40003c00 	.word	0x40003c00
 80042bc:	cccccccd 	.word	0xcccccccd

080042c0 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b086      	sub	sp, #24
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	4613      	mov	r3, r2
 80042cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d002      	beq.n	80042da <HAL_I2S_Transmit_DMA+0x1a>
 80042d4:	88fb      	ldrh	r3, [r7, #6]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d101      	bne.n	80042de <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e08a      	b.n	80043f4 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d001      	beq.n	80042ee <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 80042ea:	2302      	movs	r3, #2
 80042ec:	e082      	b.n	80043f4 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d101      	bne.n	80042fe <HAL_I2S_Transmit_DMA+0x3e>
 80042fa:	2302      	movs	r3, #2
 80042fc:	e07a      	b.n	80043f4 <HAL_I2S_Transmit_DMA+0x134>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2203      	movs	r2, #3
 800430a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	68ba      	ldr	r2, [r7, #8]
 8004318:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	69db      	ldr	r3, [r3, #28]
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	2b03      	cmp	r3, #3
 800432a:	d002      	beq.n	8004332 <HAL_I2S_Transmit_DMA+0x72>
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	2b05      	cmp	r3, #5
 8004330:	d10a      	bne.n	8004348 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8004332:	88fb      	ldrh	r3, [r7, #6]
 8004334:	005b      	lsls	r3, r3, #1
 8004336:	b29a      	uxth	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 800433c:	88fb      	ldrh	r3, [r7, #6]
 800433e:	005b      	lsls	r3, r3, #1
 8004340:	b29a      	uxth	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004346:	e005      	b.n	8004354 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	88fa      	ldrh	r2, [r7, #6]
 800434c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	88fa      	ldrh	r2, [r7, #6]
 8004352:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004358:	4a28      	ldr	r2, [pc, #160]	@ (80043fc <HAL_I2S_Transmit_DMA+0x13c>)
 800435a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004360:	4a27      	ldr	r2, [pc, #156]	@ (8004400 <HAL_I2S_Transmit_DMA+0x140>)
 8004362:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004368:	4a26      	ldr	r2, [pc, #152]	@ (8004404 <HAL_I2S_Transmit_DMA+0x144>)
 800436a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004374:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800437c:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004382:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004384:	f7fe fd64 	bl	8002e50 <HAL_DMA_Start_IT>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00f      	beq.n	80043ae <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004392:	f043 0208 	orr.w	r2, r3, #8
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e022      	b.n	80043f4 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d107      	bne.n	80043d4 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	685a      	ldr	r2, [r3, #4]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f042 0202 	orr.w	r2, r2, #2
 80043d2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d107      	bne.n	80043f2 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	69da      	ldr	r2, [r3, #28]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043f0:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3718      	adds	r7, #24
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	080045f7 	.word	0x080045f7
 8004400:	080045b5 	.word	0x080045b5
 8004404:	08004671 	.word	0x08004671

08004408 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	4613      	mov	r3, r2
 8004414:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d002      	beq.n	8004422 <HAL_I2S_Receive_DMA+0x1a>
 800441c:	88fb      	ldrh	r3, [r7, #6]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e09d      	b.n	8004562 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b01      	cmp	r3, #1
 8004430:	d001      	beq.n	8004436 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8004432:	2302      	movs	r3, #2
 8004434:	e095      	b.n	8004562 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b01      	cmp	r3, #1
 8004440:	d101      	bne.n	8004446 <HAL_I2S_Receive_DMA+0x3e>
 8004442:	2302      	movs	r3, #2
 8004444:	e08d      	b.n	8004562 <HAL_I2S_Receive_DMA+0x15a>
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2204      	movs	r2, #4
 8004452:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	68ba      	ldr	r2, [r7, #8]
 8004460:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69db      	ldr	r3, [r3, #28]
 8004468:	f003 0307 	and.w	r3, r3, #7
 800446c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	2b03      	cmp	r3, #3
 8004472:	d002      	beq.n	800447a <HAL_I2S_Receive_DMA+0x72>
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	2b05      	cmp	r3, #5
 8004478:	d10a      	bne.n	8004490 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 800447a:	88fb      	ldrh	r3, [r7, #6]
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	b29a      	uxth	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8004484:	88fb      	ldrh	r3, [r7, #6]
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	b29a      	uxth	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	865a      	strh	r2, [r3, #50]	@ 0x32
 800448e:	e005      	b.n	800449c <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	88fa      	ldrh	r2, [r7, #6]
 8004494:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	88fa      	ldrh	r2, [r7, #6]
 800449a:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a0:	4a32      	ldr	r2, [pc, #200]	@ (800456c <HAL_I2S_Receive_DMA+0x164>)
 80044a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a8:	4a31      	ldr	r2, [pc, #196]	@ (8004570 <HAL_I2S_Receive_DMA+0x168>)
 80044aa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044b0:	4a30      	ldr	r2, [pc, #192]	@ (8004574 <HAL_I2S_Receive_DMA+0x16c>)
 80044b2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	69db      	ldr	r3, [r3, #28]
 80044ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044c2:	d10a      	bne.n	80044da <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80044c4:	2300      	movs	r3, #0
 80044c6:	613b      	str	r3, [r7, #16]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	613b      	str	r3, [r7, #16]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	613b      	str	r3, [r7, #16]
 80044d8:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	330c      	adds	r3, #12
 80044e4:	4619      	mov	r1, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ea:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80044f0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80044f2:	f7fe fcad 	bl	8002e50 <HAL_DMA_Start_IT>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d00f      	beq.n	800451c <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004500:	f043 0208 	orr.w	r2, r3, #8
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e022      	b.n	8004562 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	f003 0301 	and.w	r3, r3, #1
 800452e:	2b00      	cmp	r3, #0
 8004530:	d107      	bne.n	8004542 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f042 0201 	orr.w	r2, r2, #1
 8004540:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800454c:	2b00      	cmp	r3, #0
 800454e:	d107      	bne.n	8004560 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	69da      	ldr	r2, [r3, #28]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800455e:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	08004655 	.word	0x08004655
 8004570:	08004613 	.word	0x08004613
 8004574:	08004671 	.word	0x08004671

08004578 <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	69db      	ldr	r3, [r3, #28]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d10e      	bne.n	80045e8 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f022 0202 	bic.w	r2, r2, #2
 80045d8:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80045e8:	68f8      	ldr	r0, [r7, #12]
 80045ea:	f7ff ffcf 	bl	800458c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80045ee:	bf00      	nop
 80045f0:	3710      	adds	r7, #16
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80045f6:	b580      	push	{r7, lr}
 80045f8:	b084      	sub	sp, #16
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004602:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f7ff ffb7 	bl	8004578 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800460a:	bf00      	nop
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}

08004612 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8004612:	b580      	push	{r7, lr}
 8004614:	b084      	sub	sp, #16
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800461e:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	69db      	ldr	r3, [r3, #28]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d10e      	bne.n	8004646 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	685a      	ldr	r2, [r3, #4]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f022 0201 	bic.w	r2, r2, #1
 8004636:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2201      	movs	r2, #1
 8004642:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f7fc fcac 	bl	8000fa4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800464c:	bf00      	nop
 800464e:	3710      	adds	r7, #16
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004660:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8004662:	68f8      	ldr	r0, [r7, #12]
 8004664:	f7fc fc7e 	bl	8000f64 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004668:	bf00      	nop
 800466a:	3710      	adds	r7, #16
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467c:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 0203 	bic.w	r2, r2, #3
 800468c:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2201      	movs	r2, #1
 800469e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046a6:	f043 0208 	orr.w	r2, r3, #8
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f7ff ff76 	bl	80045a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80046b4:	bf00      	nop
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c8:	881a      	ldrh	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d4:	1c9a      	adds	r2, r3, #2
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046de:	b29b      	uxth	r3, r3
 80046e0:	3b01      	subs	r3, #1
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10e      	bne.n	8004710 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004700:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7ff ff3e 	bl	800458c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004710:	bf00      	nop
 8004712:	3708      	adds	r7, #8
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}

08004718 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472a:	b292      	uxth	r2, r2
 800472c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004732:	1c9a      	adds	r2, r3, #2
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800473c:	b29b      	uxth	r3, r3
 800473e:	3b01      	subs	r3, #1
 8004740:	b29a      	uxth	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800474a:	b29b      	uxth	r3, r3
 800474c:	2b00      	cmp	r3, #0
 800474e:	d10e      	bne.n	800476e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	685a      	ldr	r2, [r3, #4]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800475e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f7fc fc1b 	bl	8000fa4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800476e:	bf00      	nop
 8004770:	3708      	adds	r7, #8
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b086      	sub	sp, #24
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800478c:	b2db      	uxtb	r3, r3
 800478e:	2b04      	cmp	r3, #4
 8004790:	d13a      	bne.n	8004808 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	f003 0301 	and.w	r3, r3, #1
 8004798:	2b01      	cmp	r3, #1
 800479a:	d109      	bne.n	80047b0 <I2S_IRQHandler+0x3a>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047a6:	2b40      	cmp	r3, #64	@ 0x40
 80047a8:	d102      	bne.n	80047b0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7ff ffb4 	bl	8004718 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b6:	2b40      	cmp	r3, #64	@ 0x40
 80047b8:	d126      	bne.n	8004808 <I2S_IRQHandler+0x92>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f003 0320 	and.w	r3, r3, #32
 80047c4:	2b20      	cmp	r3, #32
 80047c6:	d11f      	bne.n	8004808 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80047d6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80047d8:	2300      	movs	r3, #0
 80047da:	613b      	str	r3, [r7, #16]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	613b      	str	r3, [r7, #16]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	613b      	str	r3, [r7, #16]
 80047ec:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2201      	movs	r2, #1
 80047f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047fa:	f043 0202 	orr.w	r2, r3, #2
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7ff fecc 	bl	80045a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2b03      	cmp	r3, #3
 8004812:	d136      	bne.n	8004882 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b02      	cmp	r3, #2
 800481c:	d109      	bne.n	8004832 <I2S_IRQHandler+0xbc>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004828:	2b80      	cmp	r3, #128	@ 0x80
 800482a:	d102      	bne.n	8004832 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f7ff ff45 	bl	80046bc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	f003 0308 	and.w	r3, r3, #8
 8004838:	2b08      	cmp	r3, #8
 800483a:	d122      	bne.n	8004882 <I2S_IRQHandler+0x10c>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f003 0320 	and.w	r3, r3, #32
 8004846:	2b20      	cmp	r3, #32
 8004848:	d11b      	bne.n	8004882 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	685a      	ldr	r2, [r3, #4]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004858:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800485a:	2300      	movs	r3, #0
 800485c:	60fb      	str	r3, [r7, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	60fb      	str	r3, [r7, #12]
 8004866:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004874:	f043 0204 	orr.w	r2, r3, #4
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f7ff fe8f 	bl	80045a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004882:	bf00      	nop
 8004884:	3718      	adds	r7, #24
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
	...

0800488c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d101      	bne.n	80048a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e0cc      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048a0:	4b68      	ldr	r3, [pc, #416]	@ (8004a44 <HAL_RCC_ClockConfig+0x1b8>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 030f 	and.w	r3, r3, #15
 80048a8:	683a      	ldr	r2, [r7, #0]
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d90c      	bls.n	80048c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ae:	4b65      	ldr	r3, [pc, #404]	@ (8004a44 <HAL_RCC_ClockConfig+0x1b8>)
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	b2d2      	uxtb	r2, r2
 80048b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048b6:	4b63      	ldr	r3, [pc, #396]	@ (8004a44 <HAL_RCC_ClockConfig+0x1b8>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 030f 	and.w	r3, r3, #15
 80048be:	683a      	ldr	r2, [r7, #0]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d001      	beq.n	80048c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e0b8      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0302 	and.w	r3, r3, #2
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d020      	beq.n	8004916 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0304 	and.w	r3, r3, #4
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d005      	beq.n	80048ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048e0:	4b59      	ldr	r3, [pc, #356]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	4a58      	ldr	r2, [pc, #352]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 80048e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80048ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0308 	and.w	r3, r3, #8
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d005      	beq.n	8004904 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048f8:	4b53      	ldr	r3, [pc, #332]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	4a52      	ldr	r2, [pc, #328]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 80048fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004902:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004904:	4b50      	ldr	r3, [pc, #320]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	494d      	ldr	r1, [pc, #308]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 8004912:	4313      	orrs	r3, r2
 8004914:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b00      	cmp	r3, #0
 8004920:	d044      	beq.n	80049ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	2b01      	cmp	r3, #1
 8004928:	d107      	bne.n	800493a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800492a:	4b47      	ldr	r3, [pc, #284]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d119      	bne.n	800496a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e07f      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	2b02      	cmp	r3, #2
 8004940:	d003      	beq.n	800494a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004946:	2b03      	cmp	r3, #3
 8004948:	d107      	bne.n	800495a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800494a:	4b3f      	ldr	r3, [pc, #252]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d109      	bne.n	800496a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e06f      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800495a:	4b3b      	ldr	r3, [pc, #236]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d101      	bne.n	800496a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e067      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800496a:	4b37      	ldr	r3, [pc, #220]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f023 0203 	bic.w	r2, r3, #3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	4934      	ldr	r1, [pc, #208]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 8004978:	4313      	orrs	r3, r2
 800497a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800497c:	f7fe f8a8 	bl	8002ad0 <HAL_GetTick>
 8004980:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004982:	e00a      	b.n	800499a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004984:	f7fe f8a4 	bl	8002ad0 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004992:	4293      	cmp	r3, r2
 8004994:	d901      	bls.n	800499a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e04f      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800499a:	4b2b      	ldr	r3, [pc, #172]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	f003 020c 	and.w	r2, r3, #12
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d1eb      	bne.n	8004984 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049ac:	4b25      	ldr	r3, [pc, #148]	@ (8004a44 <HAL_RCC_ClockConfig+0x1b8>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 030f 	and.w	r3, r3, #15
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d20c      	bcs.n	80049d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ba:	4b22      	ldr	r3, [pc, #136]	@ (8004a44 <HAL_RCC_ClockConfig+0x1b8>)
 80049bc:	683a      	ldr	r2, [r7, #0]
 80049be:	b2d2      	uxtb	r2, r2
 80049c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049c2:	4b20      	ldr	r3, [pc, #128]	@ (8004a44 <HAL_RCC_ClockConfig+0x1b8>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 030f 	and.w	r3, r3, #15
 80049ca:	683a      	ldr	r2, [r7, #0]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d001      	beq.n	80049d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e032      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0304 	and.w	r3, r3, #4
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d008      	beq.n	80049f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049e0:	4b19      	ldr	r3, [pc, #100]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	4916      	ldr	r1, [pc, #88]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0308 	and.w	r3, r3, #8
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d009      	beq.n	8004a12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049fe:	4b12      	ldr	r3, [pc, #72]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	490e      	ldr	r1, [pc, #56]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a12:	f000 fdfb 	bl	800560c <HAL_RCC_GetSysClockFreq>
 8004a16:	4602      	mov	r2, r0
 8004a18:	4b0b      	ldr	r3, [pc, #44]	@ (8004a48 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	091b      	lsrs	r3, r3, #4
 8004a1e:	f003 030f 	and.w	r3, r3, #15
 8004a22:	490a      	ldr	r1, [pc, #40]	@ (8004a4c <HAL_RCC_ClockConfig+0x1c0>)
 8004a24:	5ccb      	ldrb	r3, [r1, r3]
 8004a26:	fa22 f303 	lsr.w	r3, r2, r3
 8004a2a:	4a09      	ldr	r2, [pc, #36]	@ (8004a50 <HAL_RCC_ClockConfig+0x1c4>)
 8004a2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a2e:	4b09      	ldr	r3, [pc, #36]	@ (8004a54 <HAL_RCC_ClockConfig+0x1c8>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7fd f9fe 	bl	8001e34 <HAL_InitTick>

  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3710      	adds	r7, #16
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	40023c00 	.word	0x40023c00
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	0800eb20 	.word	0x0800eb20
 8004a50:	20000000 	.word	0x20000000
 8004a54:	20000004 	.word	0x20000004

08004a58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a5c:	4b03      	ldr	r3, [pc, #12]	@ (8004a6c <HAL_RCC_GetHCLKFreq+0x14>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	20000000 	.word	0x20000000

08004a70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a74:	f7ff fff0 	bl	8004a58 <HAL_RCC_GetHCLKFreq>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	4b05      	ldr	r3, [pc, #20]	@ (8004a90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	0a9b      	lsrs	r3, r3, #10
 8004a80:	f003 0307 	and.w	r3, r3, #7
 8004a84:	4903      	ldr	r1, [pc, #12]	@ (8004a94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a86:	5ccb      	ldrb	r3, [r1, r3]
 8004a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	40023800 	.word	0x40023800
 8004a94:	0800eb30 	.word	0x0800eb30

08004a98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a9c:	f7ff ffdc 	bl	8004a58 <HAL_RCC_GetHCLKFreq>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	4b05      	ldr	r3, [pc, #20]	@ (8004ab8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	0b5b      	lsrs	r3, r3, #13
 8004aa8:	f003 0307 	and.w	r3, r3, #7
 8004aac:	4903      	ldr	r1, [pc, #12]	@ (8004abc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004aae:	5ccb      	ldrb	r3, [r1, r3]
 8004ab0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	40023800 	.word	0x40023800
 8004abc:	0800eb30 	.word	0x0800eb30

08004ac0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	220f      	movs	r2, #15
 8004ace:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004ad0:	4b12      	ldr	r3, [pc, #72]	@ (8004b1c <HAL_RCC_GetClockConfig+0x5c>)
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f003 0203 	and.w	r2, r3, #3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004adc:	4b0f      	ldr	r3, [pc, #60]	@ (8004b1c <HAL_RCC_GetClockConfig+0x5c>)
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8004b1c <HAL_RCC_GetClockConfig+0x5c>)
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004af4:	4b09      	ldr	r3, [pc, #36]	@ (8004b1c <HAL_RCC_GetClockConfig+0x5c>)
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	08db      	lsrs	r3, r3, #3
 8004afa:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004b02:	4b07      	ldr	r3, [pc, #28]	@ (8004b20 <HAL_RCC_GetClockConfig+0x60>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 020f 	and.w	r2, r3, #15
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	601a      	str	r2, [r3, #0]
}
 8004b0e:	bf00      	nop
 8004b10:	370c      	adds	r7, #12
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	40023800 	.word	0x40023800
 8004b20:	40023c00 	.word	0x40023c00

08004b24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b08c      	sub	sp, #48	@ 0x30
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8004b30:	2300      	movs	r3, #0
 8004b32:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004b34:	2300      	movs	r3, #0
 8004b36:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004b40:	2300      	movs	r3, #0
 8004b42:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004b44:	2300      	movs	r3, #0
 8004b46:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0301 	and.w	r3, r3, #1
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d010      	beq.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004b5c:	4b6f      	ldr	r3, [pc, #444]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b62:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b6a:	496c      	ldr	r1, [pc, #432]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d101      	bne.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d010      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004b8a:	4b64      	ldr	r3, [pc, #400]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b90:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b98:	4960      	ldr	r1, [pc, #384]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d101      	bne.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0304 	and.w	r3, r3, #4
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d017      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004bb8:	4b58      	ldr	r3, [pc, #352]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004bba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bbe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc6:	4955      	ldr	r1, [pc, #340]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bd6:	d101      	bne.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d101      	bne.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004be4:	2301      	movs	r3, #1
 8004be6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0308 	and.w	r3, r3, #8
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d017      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004bf4:	4b49      	ldr	r3, [pc, #292]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004bf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bfa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c02:	4946      	ldr	r1, [pc, #280]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c12:	d101      	bne.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004c14:	2301      	movs	r3, #1
 8004c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d101      	bne.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004c20:	2301      	movs	r3, #1
 8004c22:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0320 	and.w	r3, r3, #32
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f000 808a 	beq.w	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c32:	2300      	movs	r3, #0
 8004c34:	60bb      	str	r3, [r7, #8]
 8004c36:	4b39      	ldr	r3, [pc, #228]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3a:	4a38      	ldr	r2, [pc, #224]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c40:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c42:	4b36      	ldr	r3, [pc, #216]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c4a:	60bb      	str	r3, [r7, #8]
 8004c4c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004c4e:	4b34      	ldr	r3, [pc, #208]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a33      	ldr	r2, [pc, #204]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004c54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c58:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004c5a:	f7fd ff39 	bl	8002ad0 <HAL_GetTick>
 8004c5e:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004c60:	e008      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c62:	f7fd ff35 	bl	8002ad0 <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d901      	bls.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	e278      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004c74:	4b2a      	ldr	r3, [pc, #168]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d0f0      	beq.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c80:	4b26      	ldr	r3, [pc, #152]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c88:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c8a:	6a3b      	ldr	r3, [r7, #32]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d02f      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c98:	6a3a      	ldr	r2, [r7, #32]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d028      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c9e:	4b1f      	ldr	r3, [pc, #124]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ca6:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ca8:	4b1e      	ldr	r3, [pc, #120]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004caa:	2201      	movs	r2, #1
 8004cac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004cae:	4b1d      	ldr	r3, [pc, #116]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004cb4:	4a19      	ldr	r2, [pc, #100]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cb6:	6a3b      	ldr	r3, [r7, #32]
 8004cb8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004cba:	4b18      	ldr	r3, [pc, #96]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cbe:	f003 0301 	and.w	r3, r3, #1
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d114      	bne.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004cc6:	f7fd ff03 	bl	8002ad0 <HAL_GetTick>
 8004cca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ccc:	e00a      	b.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cce:	f7fd feff 	bl	8002ad0 <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d901      	bls.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e240      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce8:	f003 0302 	and.w	r3, r3, #2
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d0ee      	beq.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cf8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cfc:	d114      	bne.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004cfe:	4b07      	ldr	r3, [pc, #28]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d0a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004d0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d12:	4902      	ldr	r1, [pc, #8]	@ (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d14:	4313      	orrs	r3, r2
 8004d16:	608b      	str	r3, [r1, #8]
 8004d18:	e00c      	b.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8004d1a:	bf00      	nop
 8004d1c:	40023800 	.word	0x40023800
 8004d20:	40007000 	.word	0x40007000
 8004d24:	42470e40 	.word	0x42470e40
 8004d28:	4b4a      	ldr	r3, [pc, #296]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	4a49      	ldr	r2, [pc, #292]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d2e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004d32:	6093      	str	r3, [r2, #8]
 8004d34:	4b47      	ldr	r3, [pc, #284]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d36:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d40:	4944      	ldr	r1, [pc, #272]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 0310 	and.w	r3, r3, #16
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d004      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8004d58:	4b3f      	ldr	r3, [pc, #252]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004d5a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00a      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004d68:	4b3a      	ldr	r3, [pc, #232]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d6e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d76:	4937      	ldr	r1, [pc, #220]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00a      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004d8a:	4b32      	ldr	r3, [pc, #200]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d90:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d98:	492e      	ldr	r1, [pc, #184]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d011      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004dac:	4b29      	ldr	r3, [pc, #164]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004db2:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dba:	4926      	ldr	r1, [pc, #152]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dca:	d101      	bne.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d00a      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004ddc:	4b1d      	ldr	r3, [pc, #116]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004dde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004de2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dea:	491a      	ldr	r1, [pc, #104]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004dec:	4313      	orrs	r3, r2
 8004dee:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d011      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8004dfe:	4b15      	ldr	r3, [pc, #84]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e04:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e0c:	4911      	ldr	r1, [pc, #68]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e1c:	d101      	bne.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d005      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e30:	f040 80ff 	bne.w	8005032 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e34:	4b09      	ldr	r3, [pc, #36]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e36:	2200      	movs	r2, #0
 8004e38:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e3a:	f7fd fe49 	bl	8002ad0 <HAL_GetTick>
 8004e3e:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e40:	e00e      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e42:	f7fd fe45 	bl	8002ad0 <HAL_GetTick>
 8004e46:	4602      	mov	r2, r0
 8004e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d907      	bls.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e188      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004e54:	40023800 	.word	0x40023800
 8004e58:	424711e0 	.word	0x424711e0
 8004e5c:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e60:	4b7e      	ldr	r3, [pc, #504]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d1ea      	bne.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0301 	and.w	r3, r3, #1
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d003      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d009      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d028      	beq.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d124      	bne.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004e94:	4b71      	ldr	r3, [pc, #452]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004e96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e9a:	0c1b      	lsrs	r3, r3, #16
 8004e9c:	f003 0303 	and.w	r3, r3, #3
 8004ea0:	3301      	adds	r3, #1
 8004ea2:	005b      	lsls	r3, r3, #1
 8004ea4:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004ea6:	4b6d      	ldr	r3, [pc, #436]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004ea8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004eac:	0e1b      	lsrs	r3, r3, #24
 8004eae:	f003 030f 	and.w	r3, r3, #15
 8004eb2:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685a      	ldr	r2, [r3, #4]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	019b      	lsls	r3, r3, #6
 8004ebe:	431a      	orrs	r2, r3
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	085b      	lsrs	r3, r3, #1
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	041b      	lsls	r3, r3, #16
 8004ec8:	431a      	orrs	r2, r3
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	061b      	lsls	r3, r3, #24
 8004ece:	431a      	orrs	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	695b      	ldr	r3, [r3, #20]
 8004ed4:	071b      	lsls	r3, r3, #28
 8004ed6:	4961      	ldr	r1, [pc, #388]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0304 	and.w	r3, r3, #4
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d004      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ef2:	d00a      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d035      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f08:	d130      	bne.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004f0a:	4b54      	ldr	r3, [pc, #336]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f10:	0c1b      	lsrs	r3, r3, #16
 8004f12:	f003 0303 	and.w	r3, r3, #3
 8004f16:	3301      	adds	r3, #1
 8004f18:	005b      	lsls	r3, r3, #1
 8004f1a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f1c:	4b4f      	ldr	r3, [pc, #316]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f22:	0f1b      	lsrs	r3, r3, #28
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	685a      	ldr	r2, [r3, #4]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	019b      	lsls	r3, r3, #6
 8004f34:	431a      	orrs	r2, r3
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	085b      	lsrs	r3, r3, #1
 8004f3a:	3b01      	subs	r3, #1
 8004f3c:	041b      	lsls	r3, r3, #16
 8004f3e:	431a      	orrs	r2, r3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	691b      	ldr	r3, [r3, #16]
 8004f44:	061b      	lsls	r3, r3, #24
 8004f46:	431a      	orrs	r2, r3
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	071b      	lsls	r3, r3, #28
 8004f4c:	4943      	ldr	r1, [pc, #268]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004f54:	4b41      	ldr	r3, [pc, #260]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f5a:	f023 021f 	bic.w	r2, r3, #31
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f62:	3b01      	subs	r3, #1
 8004f64:	493d      	ldr	r1, [pc, #244]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d029      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f80:	d124      	bne.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004f82:	4b36      	ldr	r3, [pc, #216]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f88:	0c1b      	lsrs	r3, r3, #16
 8004f8a:	f003 0303 	and.w	r3, r3, #3
 8004f8e:	3301      	adds	r3, #1
 8004f90:	005b      	lsls	r3, r3, #1
 8004f92:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f94:	4b31      	ldr	r3, [pc, #196]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f9a:	0f1b      	lsrs	r3, r3, #28
 8004f9c:	f003 0307 	and.w	r3, r3, #7
 8004fa0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685a      	ldr	r2, [r3, #4]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	019b      	lsls	r3, r3, #6
 8004fac:	431a      	orrs	r2, r3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	085b      	lsrs	r3, r3, #1
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	041b      	lsls	r3, r3, #16
 8004fb8:	431a      	orrs	r2, r3
 8004fba:	69bb      	ldr	r3, [r7, #24]
 8004fbc:	061b      	lsls	r3, r3, #24
 8004fbe:	431a      	orrs	r2, r3
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	071b      	lsls	r3, r3, #28
 8004fc4:	4925      	ldr	r1, [pc, #148]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d016      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685a      	ldr	r2, [r3, #4]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	019b      	lsls	r3, r3, #6
 8004fe2:	431a      	orrs	r2, r3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	085b      	lsrs	r3, r3, #1
 8004fea:	3b01      	subs	r3, #1
 8004fec:	041b      	lsls	r3, r3, #16
 8004fee:	431a      	orrs	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	691b      	ldr	r3, [r3, #16]
 8004ff4:	061b      	lsls	r3, r3, #24
 8004ff6:	431a      	orrs	r2, r3
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	695b      	ldr	r3, [r3, #20]
 8004ffc:	071b      	lsls	r3, r3, #28
 8004ffe:	4917      	ldr	r1, [pc, #92]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005000:	4313      	orrs	r3, r2
 8005002:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005006:	4b16      	ldr	r3, [pc, #88]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8005008:	2201      	movs	r2, #1
 800500a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800500c:	f7fd fd60 	bl	8002ad0 <HAL_GetTick>
 8005010:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005012:	e008      	b.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005014:	f7fd fd5c 	bl	8002ad0 <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	2b02      	cmp	r3, #2
 8005020:	d901      	bls.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e09f      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005026:	4b0d      	ldr	r3, [pc, #52]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d0f0      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8005032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005034:	2b01      	cmp	r3, #1
 8005036:	f040 8095 	bne.w	8005164 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800503a:	4b0a      	ldr	r3, [pc, #40]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800503c:	2200      	movs	r2, #0
 800503e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005040:	f7fd fd46 	bl	8002ad0 <HAL_GetTick>
 8005044:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005046:	e00f      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005048:	f7fd fd42 	bl	8002ad0 <HAL_GetTick>
 800504c:	4602      	mov	r2, r0
 800504e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	2b02      	cmp	r3, #2
 8005054:	d908      	bls.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e085      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x642>
 800505a:	bf00      	nop
 800505c:	40023800 	.word	0x40023800
 8005060:	42470068 	.word	0x42470068
 8005064:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005068:	4b41      	ldr	r3, [pc, #260]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005070:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005074:	d0e8      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0304 	and.w	r3, r3, #4
 800507e:	2b00      	cmp	r3, #0
 8005080:	d003      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005086:	2b00      	cmp	r3, #0
 8005088:	d009      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8005092:	2b00      	cmp	r3, #0
 8005094:	d02b      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800509a:	2b00      	cmp	r3, #0
 800509c:	d127      	bne.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800509e:	4b34      	ldr	r3, [pc, #208]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80050a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a4:	0c1b      	lsrs	r3, r3, #16
 80050a6:	f003 0303 	and.w	r3, r3, #3
 80050aa:	3301      	adds	r3, #1
 80050ac:	005b      	lsls	r3, r3, #1
 80050ae:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	699a      	ldr	r2, [r3, #24]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	69db      	ldr	r3, [r3, #28]
 80050b8:	019b      	lsls	r3, r3, #6
 80050ba:	431a      	orrs	r2, r3
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	085b      	lsrs	r3, r3, #1
 80050c0:	3b01      	subs	r3, #1
 80050c2:	041b      	lsls	r3, r3, #16
 80050c4:	431a      	orrs	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ca:	061b      	lsls	r3, r3, #24
 80050cc:	4928      	ldr	r1, [pc, #160]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80050d4:	4b26      	ldr	r3, [pc, #152]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80050d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050da:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e2:	3b01      	subs	r3, #1
 80050e4:	021b      	lsls	r3, r3, #8
 80050e6:	4922      	ldr	r1, [pc, #136]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d01d      	beq.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005102:	d118      	bne.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005104:	4b1a      	ldr	r3, [pc, #104]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800510a:	0e1b      	lsrs	r3, r3, #24
 800510c:	f003 030f 	and.w	r3, r3, #15
 8005110:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	699a      	ldr	r2, [r3, #24]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	69db      	ldr	r3, [r3, #28]
 800511a:	019b      	lsls	r3, r3, #6
 800511c:	431a      	orrs	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6a1b      	ldr	r3, [r3, #32]
 8005122:	085b      	lsrs	r3, r3, #1
 8005124:	3b01      	subs	r3, #1
 8005126:	041b      	lsls	r3, r3, #16
 8005128:	431a      	orrs	r2, r3
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	061b      	lsls	r3, r3, #24
 800512e:	4910      	ldr	r1, [pc, #64]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005130:	4313      	orrs	r3, r2
 8005132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005136:	4b0f      	ldr	r3, [pc, #60]	@ (8005174 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8005138:	2201      	movs	r2, #1
 800513a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800513c:	f7fd fcc8 	bl	8002ad0 <HAL_GetTick>
 8005140:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005142:	e008      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005144:	f7fd fcc4 	bl	8002ad0 <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	2b02      	cmp	r3, #2
 8005150:	d901      	bls.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e007      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005156:	4b06      	ldr	r3, [pc, #24]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800515e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005162:	d1ef      	bne.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3730      	adds	r7, #48	@ 0x30
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	40023800 	.word	0x40023800
 8005174:	42470070 	.word	0x42470070

08005178 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005178:	b480      	push	{r7}
 800517a:	b089      	sub	sp, #36	@ 0x24
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 8005180:	2300      	movs	r3, #0
 8005182:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005188:	2300      	movs	r3, #0
 800518a:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 800518c:	2300      	movs	r3, #0
 800518e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005190:	2300      	movs	r3, #0
 8005192:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005194:	2300      	movs	r3, #0
 8005196:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	3b01      	subs	r3, #1
 800519c:	2b07      	cmp	r3, #7
 800519e:	f200 8224 	bhi.w	80055ea <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80051a2:	a201      	add	r2, pc, #4	@ (adr r2, 80051a8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80051a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a8:	080053ab 	.word	0x080053ab
 80051ac:	080054d5 	.word	0x080054d5
 80051b0:	080055eb 	.word	0x080055eb
 80051b4:	080051c9 	.word	0x080051c9
 80051b8:	080055eb 	.word	0x080055eb
 80051bc:	080055eb 	.word	0x080055eb
 80051c0:	080055eb 	.word	0x080055eb
 80051c4:	080051c9 	.word	0x080051c9
  {
    case RCC_PERIPHCLK_SAI1:
    case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 80051c8:	4ba8      	ldr	r3, [pc, #672]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80051ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051ce:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
 80051d6:	613b      	str	r3, [r7, #16]
      switch (saiclocksource)
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80051de:	f000 80d6 	beq.w	800538e <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80051e8:	f200 80dd 	bhi.w	80053a6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80051f2:	f000 809f 	beq.w	8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80051fc:	f200 80d3 	bhi.w	80053a6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005206:	d05b      	beq.n	80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800520e:	f200 80ca 	bhi.w	80053a6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005218:	f000 80b6 	beq.w	8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005222:	f200 80c0 	bhi.w	80053a6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800522c:	f000 8082 	beq.w	8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005236:	f200 80b6 	bhi.w	80053a6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d004      	beq.n	800524a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005246:	d03b      	beq.n	80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
        default :
        {
          break;
 8005248:	e0ad      	b.n	80053a6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800524a:	4b88      	ldr	r3, [pc, #544]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d109      	bne.n	800526a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 8005256:	4b85      	ldr	r3, [pc, #532]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800525c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005260:	4a83      	ldr	r2, [pc, #524]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005262:	fbb2 f3f3 	udiv	r3, r2, r3
 8005266:	61bb      	str	r3, [r7, #24]
 8005268:	e008      	b.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 800526a:	4b80      	ldr	r3, [pc, #512]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800526c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005274:	4a7f      	ldr	r2, [pc, #508]	@ (8005474 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005276:	fbb2 f3f3 	udiv	r3, r2, r3
 800527a:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 800527c:	4b7b      	ldr	r3, [pc, #492]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800527e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005282:	0e1b      	lsrs	r3, r3, #24
 8005284:	f003 030f 	and.w	r3, r3, #15
 8005288:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U)) / (tmpreg1);
 800528a:	4b78      	ldr	r3, [pc, #480]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800528c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005290:	099b      	lsrs	r3, r3, #6
 8005292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005296:	69ba      	ldr	r2, [r7, #24]
 8005298:	fb03 f202 	mul.w	r2, r3, r2
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	fbb2 f3f3 	udiv	r3, r2, r3
 80052a2:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 80052a4:	4b71      	ldr	r3, [pc, #452]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80052a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052aa:	0a1b      	lsrs	r3, r3, #8
 80052ac:	f003 031f 	and.w	r3, r3, #31
 80052b0:	3301      	adds	r3, #1
 80052b2:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 80052b4:	69fa      	ldr	r2, [r7, #28]
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052bc:	61fb      	str	r3, [r7, #28]
          break;
 80052be:	e073      	b.n	80053a8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80052c0:	4b6a      	ldr	r3, [pc, #424]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d109      	bne.n	80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80052cc:	4b67      	ldr	r3, [pc, #412]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80052ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052d6:	4a66      	ldr	r2, [pc, #408]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80052d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052dc:	61bb      	str	r3, [r7, #24]
 80052de:	e008      	b.n	80052f2 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 80052e0:	4b62      	ldr	r3, [pc, #392]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80052e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052ea:	4a62      	ldr	r2, [pc, #392]	@ (8005474 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80052ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f0:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 80052f2:	4b5e      	ldr	r3, [pc, #376]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80052f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052f8:	0e1b      	lsrs	r3, r3, #24
 80052fa:	f003 030f 	and.w	r3, r3, #15
 80052fe:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg1);
 8005300:	4b5a      	ldr	r3, [pc, #360]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005302:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005306:	099b      	lsrs	r3, r3, #6
 8005308:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800530c:	69ba      	ldr	r2, [r7, #24]
 800530e:	fb03 f202 	mul.w	r2, r3, r2
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	fbb2 f3f3 	udiv	r3, r2, r3
 8005318:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 800531a:	4b54      	ldr	r3, [pc, #336]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800531c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005320:	f003 031f 	and.w	r3, r3, #31
 8005324:	3301      	adds	r3, #1
 8005326:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 8005328:	69fa      	ldr	r2, [r7, #28]
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005330:	61fb      	str	r3, [r7, #28]
          break;
 8005332:	e039      	b.n	80053a8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8005334:	4b4d      	ldr	r3, [pc, #308]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800533c:	2b00      	cmp	r3, #0
 800533e:	d108      	bne.n	8005352 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005340:	4b4a      	ldr	r3, [pc, #296]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005348:	4a49      	ldr	r2, [pc, #292]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800534a:	fbb2 f3f3 	udiv	r3, r2, r3
 800534e:	61bb      	str	r3, [r7, #24]
 8005350:	e007      	b.n	8005362 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8005352:	4b46      	ldr	r3, [pc, #280]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800535a:	4a46      	ldr	r2, [pc, #280]	@ (8005474 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800535c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005360:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 8005362:	4b42      	ldr	r3, [pc, #264]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	0f1b      	lsrs	r3, r3, #28
 8005368:	f003 0307 	and.w	r3, r3, #7
 800536c:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U)) / (tmpreg1);
 800536e:	4b3f      	ldr	r3, [pc, #252]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	099b      	lsrs	r3, r3, #6
 8005374:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005378:	69ba      	ldr	r2, [r7, #24]
 800537a:	fb03 f202 	mul.w	r2, r3, r2
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	fbb2 f3f3 	udiv	r3, r2, r3
 8005384:	61fb      	str	r3, [r7, #28]
          break;
 8005386:	e00f      	b.n	80053a8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 8005388:	4b3b      	ldr	r3, [pc, #236]	@ (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800538a:	61fb      	str	r3, [r7, #28]
          break;
 800538c:	e00c      	b.n	80053a8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800538e:	4b37      	ldr	r3, [pc, #220]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d102      	bne.n	80053a0 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 800539a:	4b35      	ldr	r3, [pc, #212]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800539c:	61fb      	str	r3, [r7, #28]
          break;
 800539e:	e003      	b.n	80053a8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 80053a0:	4b34      	ldr	r3, [pc, #208]	@ (8005474 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80053a2:	61fb      	str	r3, [r7, #28]
          break;
 80053a4:	e000      	b.n	80053a8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 80053a6:	bf00      	nop
        }
      }
      break;
 80053a8:	e120      	b.n	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 80053aa:	4b30      	ldr	r3, [pc, #192]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80053ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053b0:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80053b4:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80053bc:	d079      	beq.n	80054b2 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80053c4:	f200 8082 	bhi.w	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053ce:	d03c      	beq.n	800544a <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053d6:	d879      	bhi.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d006      	beq.n	80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053e4:	d172      	bne.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80053e6:	4b24      	ldr	r3, [pc, #144]	@ (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80053e8:	61fb      	str	r3, [r7, #28]
          break;
 80053ea:	e072      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80053ec:	4b1f      	ldr	r3, [pc, #124]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053f8:	d109      	bne.n	800540e <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80053fa:	4b1c      	ldr	r3, [pc, #112]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80053fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005400:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005404:	4a1b      	ldr	r2, [pc, #108]	@ (8005474 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005406:	fbb2 f3f3 	udiv	r3, r2, r3
 800540a:	61bb      	str	r3, [r7, #24]
 800540c:	e008      	b.n	8005420 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800540e:	4b17      	ldr	r3, [pc, #92]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005410:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005414:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005418:	4a15      	ldr	r2, [pc, #84]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800541a:	fbb2 f3f3 	udiv	r3, r2, r3
 800541e:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005420:	4b12      	ldr	r3, [pc, #72]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005422:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005426:	099b      	lsrs	r3, r3, #6
 8005428:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	fb02 f303 	mul.w	r3, r2, r3
 8005432:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005434:	4b0d      	ldr	r3, [pc, #52]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005436:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800543a:	0f1b      	lsrs	r3, r3, #28
 800543c:	f003 0307 	and.w	r3, r3, #7
 8005440:	68ba      	ldr	r2, [r7, #8]
 8005442:	fbb2 f3f3 	udiv	r3, r2, r3
 8005446:	61fb      	str	r3, [r7, #28]
          break;
 8005448:	e043      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800544a:	4b08      	ldr	r3, [pc, #32]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005452:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005456:	d111      	bne.n	800547c <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005458:	4b04      	ldr	r3, [pc, #16]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005460:	4a04      	ldr	r2, [pc, #16]	@ (8005474 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005462:	fbb2 f3f3 	udiv	r3, r2, r3
 8005466:	61bb      	str	r3, [r7, #24]
 8005468:	e010      	b.n	800548c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800546a:	bf00      	nop
 800546c:	40023800 	.word	0x40023800
 8005470:	00f42400 	.word	0x00f42400
 8005474:	007a1200 	.word	0x007a1200
 8005478:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800547c:	4b5f      	ldr	r3, [pc, #380]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005484:	4a5e      	ldr	r2, [pc, #376]	@ (8005600 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8005486:	fbb2 f3f3 	udiv	r3, r2, r3
 800548a:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 800548c:	4b5b      	ldr	r3, [pc, #364]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	099b      	lsrs	r3, r3, #6
 8005492:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005496:	69bb      	ldr	r3, [r7, #24]
 8005498:	fb02 f303 	mul.w	r3, r2, r3
 800549c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 800549e:	4b57      	ldr	r3, [pc, #348]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	0f1b      	lsrs	r3, r3, #28
 80054a4:	f003 0307 	and.w	r3, r3, #7
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80054ae:	61fb      	str	r3, [r7, #28]
          break;
 80054b0:	e00f      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80054b2:	4b52      	ldr	r3, [pc, #328]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054be:	d102      	bne.n	80054c6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 80054c0:	4b50      	ldr	r3, [pc, #320]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80054c2:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80054c4:	e005      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 80054c6:	4b4e      	ldr	r3, [pc, #312]	@ (8005600 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80054c8:	61fb      	str	r3, [r7, #28]
          break;
 80054ca:	e002      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80054cc:	2300      	movs	r3, #0
 80054ce:	61fb      	str	r3, [r7, #28]
          break;
 80054d0:	bf00      	nop
        }
      }
      break;
 80054d2:	e08b      	b.n	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 80054d4:	4b49      	ldr	r3, [pc, #292]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80054d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054da:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 80054de:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80054e6:	d06f      	beq.n	80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80054ee:	d878      	bhi.n	80055e2 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054f6:	d03c      	beq.n	8005572 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054fe:	d870      	bhi.n	80055e2 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d006      	beq.n	8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800550c:	d169      	bne.n	80055e2 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800550e:	4b3e      	ldr	r3, [pc, #248]	@ (8005608 <HAL_RCCEx_GetPeriphCLKFreq+0x490>)
 8005510:	61fb      	str	r3, [r7, #28]
          break;
 8005512:	e069      	b.n	80055e8 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005514:	4b39      	ldr	r3, [pc, #228]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800551c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005520:	d109      	bne.n	8005536 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005522:	4b36      	ldr	r3, [pc, #216]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005524:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005528:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800552c:	4a35      	ldr	r2, [pc, #212]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 800552e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005532:	61bb      	str	r3, [r7, #24]
 8005534:	e008      	b.n	8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005536:	4b31      	ldr	r3, [pc, #196]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005538:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800553c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005540:	4a2f      	ldr	r2, [pc, #188]	@ (8005600 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8005542:	fbb2 f3f3 	udiv	r3, r2, r3
 8005546:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005548:	4b2c      	ldr	r3, [pc, #176]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800554a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800554e:	099b      	lsrs	r3, r3, #6
 8005550:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	fb02 f303 	mul.w	r3, r2, r3
 800555a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800555c:	4b27      	ldr	r3, [pc, #156]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800555e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005562:	0f1b      	lsrs	r3, r3, #28
 8005564:	f003 0307 	and.w	r3, r3, #7
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	fbb2 f3f3 	udiv	r3, r2, r3
 800556e:	61fb      	str	r3, [r7, #28]
          break;
 8005570:	e03a      	b.n	80055e8 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005572:	4b22      	ldr	r3, [pc, #136]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800557a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800557e:	d108      	bne.n	8005592 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005580:	4b1e      	ldr	r3, [pc, #120]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005588:	4a1e      	ldr	r2, [pc, #120]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 800558a:	fbb2 f3f3 	udiv	r3, r2, r3
 800558e:	61bb      	str	r3, [r7, #24]
 8005590:	e007      	b.n	80055a2 <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005592:	4b1a      	ldr	r3, [pc, #104]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800559a:	4a19      	ldr	r2, [pc, #100]	@ (8005600 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 800559c:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a0:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80055a2:	4b16      	ldr	r3, [pc, #88]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	099b      	lsrs	r3, r3, #6
 80055a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	fb02 f303 	mul.w	r3, r2, r3
 80055b2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80055b4:	4b11      	ldr	r3, [pc, #68]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	0f1b      	lsrs	r3, r3, #28
 80055ba:	f003 0307 	and.w	r3, r3, #7
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c4:	61fb      	str	r3, [r7, #28]
          break;
 80055c6:	e00f      	b.n	80055e8 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80055c8:	4b0c      	ldr	r3, [pc, #48]	@ (80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055d4:	d102      	bne.n	80055dc <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 80055d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80055d8:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80055da:	e005      	b.n	80055e8 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 80055dc:	4b08      	ldr	r3, [pc, #32]	@ (8005600 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80055de:	61fb      	str	r3, [r7, #28]
          break;
 80055e0:	e002      	b.n	80055e8 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80055e2:	2300      	movs	r3, #0
 80055e4:	61fb      	str	r3, [r7, #28]
          break;
 80055e6:	bf00      	nop
        }
      }
      break;
 80055e8:	e000      	b.n	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    default:
    {
      break;
 80055ea:	bf00      	nop
    }
  }
  return frequency;
 80055ec:	69fb      	ldr	r3, [r7, #28]
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3724      	adds	r7, #36	@ 0x24
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	40023800 	.word	0x40023800
 8005600:	00f42400 	.word	0x00f42400
 8005604:	007a1200 	.word	0x007a1200
 8005608:	00bb8000 	.word	0x00bb8000

0800560c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800560c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005610:	b0ae      	sub	sp, #184	@ 0xb8
 8005612:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005614:	2300      	movs	r3, #0
 8005616:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800561a:	2300      	movs	r3, #0
 800561c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005620:	2300      	movs	r3, #0
 8005622:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8005626:	2300      	movs	r3, #0
 8005628:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800562c:	2300      	movs	r3, #0
 800562e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005632:	4bcb      	ldr	r3, [pc, #812]	@ (8005960 <HAL_RCC_GetSysClockFreq+0x354>)
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f003 030c 	and.w	r3, r3, #12
 800563a:	2b0c      	cmp	r3, #12
 800563c:	f200 8206 	bhi.w	8005a4c <HAL_RCC_GetSysClockFreq+0x440>
 8005640:	a201      	add	r2, pc, #4	@ (adr r2, 8005648 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005646:	bf00      	nop
 8005648:	0800567d 	.word	0x0800567d
 800564c:	08005a4d 	.word	0x08005a4d
 8005650:	08005a4d 	.word	0x08005a4d
 8005654:	08005a4d 	.word	0x08005a4d
 8005658:	08005685 	.word	0x08005685
 800565c:	08005a4d 	.word	0x08005a4d
 8005660:	08005a4d 	.word	0x08005a4d
 8005664:	08005a4d 	.word	0x08005a4d
 8005668:	0800568d 	.word	0x0800568d
 800566c:	08005a4d 	.word	0x08005a4d
 8005670:	08005a4d 	.word	0x08005a4d
 8005674:	08005a4d 	.word	0x08005a4d
 8005678:	0800587d 	.word	0x0800587d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800567c:	4bb9      	ldr	r3, [pc, #740]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x358>)
 800567e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005682:	e1e7      	b.n	8005a54 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005684:	4bb8      	ldr	r3, [pc, #736]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005686:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800568a:	e1e3      	b.n	8005a54 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800568c:	4bb4      	ldr	r3, [pc, #720]	@ (8005960 <HAL_RCC_GetSysClockFreq+0x354>)
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005694:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005698:	4bb1      	ldr	r3, [pc, #708]	@ (8005960 <HAL_RCC_GetSysClockFreq+0x354>)
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d071      	beq.n	8005788 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056a4:	4bae      	ldr	r3, [pc, #696]	@ (8005960 <HAL_RCC_GetSysClockFreq+0x354>)
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	099b      	lsrs	r3, r3, #6
 80056aa:	2200      	movs	r2, #0
 80056ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80056b0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80056b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80056b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80056c0:	2300      	movs	r3, #0
 80056c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80056c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80056ca:	4622      	mov	r2, r4
 80056cc:	462b      	mov	r3, r5
 80056ce:	f04f 0000 	mov.w	r0, #0
 80056d2:	f04f 0100 	mov.w	r1, #0
 80056d6:	0159      	lsls	r1, r3, #5
 80056d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056dc:	0150      	lsls	r0, r2, #5
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	4621      	mov	r1, r4
 80056e4:	1a51      	subs	r1, r2, r1
 80056e6:	6439      	str	r1, [r7, #64]	@ 0x40
 80056e8:	4629      	mov	r1, r5
 80056ea:	eb63 0301 	sbc.w	r3, r3, r1
 80056ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80056f0:	f04f 0200 	mov.w	r2, #0
 80056f4:	f04f 0300 	mov.w	r3, #0
 80056f8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80056fc:	4649      	mov	r1, r9
 80056fe:	018b      	lsls	r3, r1, #6
 8005700:	4641      	mov	r1, r8
 8005702:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005706:	4641      	mov	r1, r8
 8005708:	018a      	lsls	r2, r1, #6
 800570a:	4641      	mov	r1, r8
 800570c:	1a51      	subs	r1, r2, r1
 800570e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005710:	4649      	mov	r1, r9
 8005712:	eb63 0301 	sbc.w	r3, r3, r1
 8005716:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005718:	f04f 0200 	mov.w	r2, #0
 800571c:	f04f 0300 	mov.w	r3, #0
 8005720:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005724:	4649      	mov	r1, r9
 8005726:	00cb      	lsls	r3, r1, #3
 8005728:	4641      	mov	r1, r8
 800572a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800572e:	4641      	mov	r1, r8
 8005730:	00ca      	lsls	r2, r1, #3
 8005732:	4610      	mov	r0, r2
 8005734:	4619      	mov	r1, r3
 8005736:	4603      	mov	r3, r0
 8005738:	4622      	mov	r2, r4
 800573a:	189b      	adds	r3, r3, r2
 800573c:	633b      	str	r3, [r7, #48]	@ 0x30
 800573e:	462b      	mov	r3, r5
 8005740:	460a      	mov	r2, r1
 8005742:	eb42 0303 	adc.w	r3, r2, r3
 8005746:	637b      	str	r3, [r7, #52]	@ 0x34
 8005748:	f04f 0200 	mov.w	r2, #0
 800574c:	f04f 0300 	mov.w	r3, #0
 8005750:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005754:	4629      	mov	r1, r5
 8005756:	024b      	lsls	r3, r1, #9
 8005758:	4621      	mov	r1, r4
 800575a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800575e:	4621      	mov	r1, r4
 8005760:	024a      	lsls	r2, r1, #9
 8005762:	4610      	mov	r0, r2
 8005764:	4619      	mov	r1, r3
 8005766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800576a:	2200      	movs	r2, #0
 800576c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005770:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005774:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005778:	f7fb fa36 	bl	8000be8 <__aeabi_uldivmod>
 800577c:	4602      	mov	r2, r0
 800577e:	460b      	mov	r3, r1
 8005780:	4613      	mov	r3, r2
 8005782:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005786:	e067      	b.n	8005858 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005788:	4b75      	ldr	r3, [pc, #468]	@ (8005960 <HAL_RCC_GetSysClockFreq+0x354>)
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	099b      	lsrs	r3, r3, #6
 800578e:	2200      	movs	r2, #0
 8005790:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005794:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005798:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800579c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80057a2:	2300      	movs	r3, #0
 80057a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80057a6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80057aa:	4622      	mov	r2, r4
 80057ac:	462b      	mov	r3, r5
 80057ae:	f04f 0000 	mov.w	r0, #0
 80057b2:	f04f 0100 	mov.w	r1, #0
 80057b6:	0159      	lsls	r1, r3, #5
 80057b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057bc:	0150      	lsls	r0, r2, #5
 80057be:	4602      	mov	r2, r0
 80057c0:	460b      	mov	r3, r1
 80057c2:	4621      	mov	r1, r4
 80057c4:	1a51      	subs	r1, r2, r1
 80057c6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80057c8:	4629      	mov	r1, r5
 80057ca:	eb63 0301 	sbc.w	r3, r3, r1
 80057ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057d0:	f04f 0200 	mov.w	r2, #0
 80057d4:	f04f 0300 	mov.w	r3, #0
 80057d8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80057dc:	4649      	mov	r1, r9
 80057de:	018b      	lsls	r3, r1, #6
 80057e0:	4641      	mov	r1, r8
 80057e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80057e6:	4641      	mov	r1, r8
 80057e8:	018a      	lsls	r2, r1, #6
 80057ea:	4641      	mov	r1, r8
 80057ec:	ebb2 0a01 	subs.w	sl, r2, r1
 80057f0:	4649      	mov	r1, r9
 80057f2:	eb63 0b01 	sbc.w	fp, r3, r1
 80057f6:	f04f 0200 	mov.w	r2, #0
 80057fa:	f04f 0300 	mov.w	r3, #0
 80057fe:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005802:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005806:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800580a:	4692      	mov	sl, r2
 800580c:	469b      	mov	fp, r3
 800580e:	4623      	mov	r3, r4
 8005810:	eb1a 0303 	adds.w	r3, sl, r3
 8005814:	623b      	str	r3, [r7, #32]
 8005816:	462b      	mov	r3, r5
 8005818:	eb4b 0303 	adc.w	r3, fp, r3
 800581c:	627b      	str	r3, [r7, #36]	@ 0x24
 800581e:	f04f 0200 	mov.w	r2, #0
 8005822:	f04f 0300 	mov.w	r3, #0
 8005826:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800582a:	4629      	mov	r1, r5
 800582c:	028b      	lsls	r3, r1, #10
 800582e:	4621      	mov	r1, r4
 8005830:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005834:	4621      	mov	r1, r4
 8005836:	028a      	lsls	r2, r1, #10
 8005838:	4610      	mov	r0, r2
 800583a:	4619      	mov	r1, r3
 800583c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005840:	2200      	movs	r2, #0
 8005842:	673b      	str	r3, [r7, #112]	@ 0x70
 8005844:	677a      	str	r2, [r7, #116]	@ 0x74
 8005846:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800584a:	f7fb f9cd 	bl	8000be8 <__aeabi_uldivmod>
 800584e:	4602      	mov	r2, r0
 8005850:	460b      	mov	r3, r1
 8005852:	4613      	mov	r3, r2
 8005854:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005858:	4b41      	ldr	r3, [pc, #260]	@ (8005960 <HAL_RCC_GetSysClockFreq+0x354>)
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	0c1b      	lsrs	r3, r3, #16
 800585e:	f003 0303 	and.w	r3, r3, #3
 8005862:	3301      	adds	r3, #1
 8005864:	005b      	lsls	r3, r3, #1
 8005866:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800586a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800586e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005872:	fbb2 f3f3 	udiv	r3, r2, r3
 8005876:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800587a:	e0eb      	b.n	8005a54 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800587c:	4b38      	ldr	r3, [pc, #224]	@ (8005960 <HAL_RCC_GetSysClockFreq+0x354>)
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005884:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005888:	4b35      	ldr	r3, [pc, #212]	@ (8005960 <HAL_RCC_GetSysClockFreq+0x354>)
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005890:	2b00      	cmp	r3, #0
 8005892:	d06b      	beq.n	800596c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005894:	4b32      	ldr	r3, [pc, #200]	@ (8005960 <HAL_RCC_GetSysClockFreq+0x354>)
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	099b      	lsrs	r3, r3, #6
 800589a:	2200      	movs	r2, #0
 800589c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800589e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80058a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80058a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80058a8:	2300      	movs	r3, #0
 80058aa:	667b      	str	r3, [r7, #100]	@ 0x64
 80058ac:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80058b0:	4622      	mov	r2, r4
 80058b2:	462b      	mov	r3, r5
 80058b4:	f04f 0000 	mov.w	r0, #0
 80058b8:	f04f 0100 	mov.w	r1, #0
 80058bc:	0159      	lsls	r1, r3, #5
 80058be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058c2:	0150      	lsls	r0, r2, #5
 80058c4:	4602      	mov	r2, r0
 80058c6:	460b      	mov	r3, r1
 80058c8:	4621      	mov	r1, r4
 80058ca:	1a51      	subs	r1, r2, r1
 80058cc:	61b9      	str	r1, [r7, #24]
 80058ce:	4629      	mov	r1, r5
 80058d0:	eb63 0301 	sbc.w	r3, r3, r1
 80058d4:	61fb      	str	r3, [r7, #28]
 80058d6:	f04f 0200 	mov.w	r2, #0
 80058da:	f04f 0300 	mov.w	r3, #0
 80058de:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80058e2:	4659      	mov	r1, fp
 80058e4:	018b      	lsls	r3, r1, #6
 80058e6:	4651      	mov	r1, sl
 80058e8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80058ec:	4651      	mov	r1, sl
 80058ee:	018a      	lsls	r2, r1, #6
 80058f0:	4651      	mov	r1, sl
 80058f2:	ebb2 0801 	subs.w	r8, r2, r1
 80058f6:	4659      	mov	r1, fp
 80058f8:	eb63 0901 	sbc.w	r9, r3, r1
 80058fc:	f04f 0200 	mov.w	r2, #0
 8005900:	f04f 0300 	mov.w	r3, #0
 8005904:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005908:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800590c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005910:	4690      	mov	r8, r2
 8005912:	4699      	mov	r9, r3
 8005914:	4623      	mov	r3, r4
 8005916:	eb18 0303 	adds.w	r3, r8, r3
 800591a:	613b      	str	r3, [r7, #16]
 800591c:	462b      	mov	r3, r5
 800591e:	eb49 0303 	adc.w	r3, r9, r3
 8005922:	617b      	str	r3, [r7, #20]
 8005924:	f04f 0200 	mov.w	r2, #0
 8005928:	f04f 0300 	mov.w	r3, #0
 800592c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005930:	4629      	mov	r1, r5
 8005932:	024b      	lsls	r3, r1, #9
 8005934:	4621      	mov	r1, r4
 8005936:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800593a:	4621      	mov	r1, r4
 800593c:	024a      	lsls	r2, r1, #9
 800593e:	4610      	mov	r0, r2
 8005940:	4619      	mov	r1, r3
 8005942:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005946:	2200      	movs	r2, #0
 8005948:	65bb      	str	r3, [r7, #88]	@ 0x58
 800594a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800594c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005950:	f7fb f94a 	bl	8000be8 <__aeabi_uldivmod>
 8005954:	4602      	mov	r2, r0
 8005956:	460b      	mov	r3, r1
 8005958:	4613      	mov	r3, r2
 800595a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800595e:	e065      	b.n	8005a2c <HAL_RCC_GetSysClockFreq+0x420>
 8005960:	40023800 	.word	0x40023800
 8005964:	00f42400 	.word	0x00f42400
 8005968:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800596c:	4b3d      	ldr	r3, [pc, #244]	@ (8005a64 <HAL_RCC_GetSysClockFreq+0x458>)
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	099b      	lsrs	r3, r3, #6
 8005972:	2200      	movs	r2, #0
 8005974:	4618      	mov	r0, r3
 8005976:	4611      	mov	r1, r2
 8005978:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800597c:	653b      	str	r3, [r7, #80]	@ 0x50
 800597e:	2300      	movs	r3, #0
 8005980:	657b      	str	r3, [r7, #84]	@ 0x54
 8005982:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8005986:	4642      	mov	r2, r8
 8005988:	464b      	mov	r3, r9
 800598a:	f04f 0000 	mov.w	r0, #0
 800598e:	f04f 0100 	mov.w	r1, #0
 8005992:	0159      	lsls	r1, r3, #5
 8005994:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005998:	0150      	lsls	r0, r2, #5
 800599a:	4602      	mov	r2, r0
 800599c:	460b      	mov	r3, r1
 800599e:	4641      	mov	r1, r8
 80059a0:	1a51      	subs	r1, r2, r1
 80059a2:	60b9      	str	r1, [r7, #8]
 80059a4:	4649      	mov	r1, r9
 80059a6:	eb63 0301 	sbc.w	r3, r3, r1
 80059aa:	60fb      	str	r3, [r7, #12]
 80059ac:	f04f 0200 	mov.w	r2, #0
 80059b0:	f04f 0300 	mov.w	r3, #0
 80059b4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80059b8:	4659      	mov	r1, fp
 80059ba:	018b      	lsls	r3, r1, #6
 80059bc:	4651      	mov	r1, sl
 80059be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80059c2:	4651      	mov	r1, sl
 80059c4:	018a      	lsls	r2, r1, #6
 80059c6:	4651      	mov	r1, sl
 80059c8:	1a54      	subs	r4, r2, r1
 80059ca:	4659      	mov	r1, fp
 80059cc:	eb63 0501 	sbc.w	r5, r3, r1
 80059d0:	f04f 0200 	mov.w	r2, #0
 80059d4:	f04f 0300 	mov.w	r3, #0
 80059d8:	00eb      	lsls	r3, r5, #3
 80059da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80059de:	00e2      	lsls	r2, r4, #3
 80059e0:	4614      	mov	r4, r2
 80059e2:	461d      	mov	r5, r3
 80059e4:	4643      	mov	r3, r8
 80059e6:	18e3      	adds	r3, r4, r3
 80059e8:	603b      	str	r3, [r7, #0]
 80059ea:	464b      	mov	r3, r9
 80059ec:	eb45 0303 	adc.w	r3, r5, r3
 80059f0:	607b      	str	r3, [r7, #4]
 80059f2:	f04f 0200 	mov.w	r2, #0
 80059f6:	f04f 0300 	mov.w	r3, #0
 80059fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80059fe:	4629      	mov	r1, r5
 8005a00:	028b      	lsls	r3, r1, #10
 8005a02:	4621      	mov	r1, r4
 8005a04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a08:	4621      	mov	r1, r4
 8005a0a:	028a      	lsls	r2, r1, #10
 8005a0c:	4610      	mov	r0, r2
 8005a0e:	4619      	mov	r1, r3
 8005a10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a14:	2200      	movs	r2, #0
 8005a16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a18:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005a1a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005a1e:	f7fb f8e3 	bl	8000be8 <__aeabi_uldivmod>
 8005a22:	4602      	mov	r2, r0
 8005a24:	460b      	mov	r3, r1
 8005a26:	4613      	mov	r3, r2
 8005a28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005a2c:	4b0d      	ldr	r3, [pc, #52]	@ (8005a64 <HAL_RCC_GetSysClockFreq+0x458>)
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	0f1b      	lsrs	r3, r3, #28
 8005a32:	f003 0307 	and.w	r3, r3, #7
 8005a36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8005a3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005a3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005a4a:	e003      	b.n	8005a54 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a4c:	4b06      	ldr	r3, [pc, #24]	@ (8005a68 <HAL_RCC_GetSysClockFreq+0x45c>)
 8005a4e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005a52:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	37b8      	adds	r7, #184	@ 0xb8
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a62:	bf00      	nop
 8005a64:	40023800 	.word	0x40023800
 8005a68:	00f42400 	.word	0x00f42400

08005a6c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b086      	sub	sp, #24
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d101      	bne.n	8005a7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e28d      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0301 	and.w	r3, r3, #1
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f000 8083 	beq.w	8005b92 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005a8c:	4b94      	ldr	r3, [pc, #592]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	f003 030c 	and.w	r3, r3, #12
 8005a94:	2b04      	cmp	r3, #4
 8005a96:	d019      	beq.n	8005acc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005a98:	4b91      	ldr	r3, [pc, #580]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f003 030c 	and.w	r3, r3, #12
        || \
 8005aa0:	2b08      	cmp	r3, #8
 8005aa2:	d106      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005aa4:	4b8e      	ldr	r3, [pc, #568]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005aac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ab0:	d00c      	beq.n	8005acc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ab2:	4b8b      	ldr	r3, [pc, #556]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005aba:	2b0c      	cmp	r3, #12
 8005abc:	d112      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005abe:	4b88      	ldr	r3, [pc, #544]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ac6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005aca:	d10b      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005acc:	4b84      	ldr	r3, [pc, #528]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d05b      	beq.n	8005b90 <HAL_RCC_OscConfig+0x124>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d157      	bne.n	8005b90 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e25a      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aec:	d106      	bne.n	8005afc <HAL_RCC_OscConfig+0x90>
 8005aee:	4b7c      	ldr	r3, [pc, #496]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a7b      	ldr	r2, [pc, #492]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005af4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005af8:	6013      	str	r3, [r2, #0]
 8005afa:	e01d      	b.n	8005b38 <HAL_RCC_OscConfig+0xcc>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b04:	d10c      	bne.n	8005b20 <HAL_RCC_OscConfig+0xb4>
 8005b06:	4b76      	ldr	r3, [pc, #472]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a75      	ldr	r2, [pc, #468]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005b0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b10:	6013      	str	r3, [r2, #0]
 8005b12:	4b73      	ldr	r3, [pc, #460]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a72      	ldr	r2, [pc, #456]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005b18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b1c:	6013      	str	r3, [r2, #0]
 8005b1e:	e00b      	b.n	8005b38 <HAL_RCC_OscConfig+0xcc>
 8005b20:	4b6f      	ldr	r3, [pc, #444]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a6e      	ldr	r2, [pc, #440]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005b26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b2a:	6013      	str	r3, [r2, #0]
 8005b2c:	4b6c      	ldr	r3, [pc, #432]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a6b      	ldr	r2, [pc, #428]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005b32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d013      	beq.n	8005b68 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b40:	f7fc ffc6 	bl	8002ad0 <HAL_GetTick>
 8005b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b46:	e008      	b.n	8005b5a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b48:	f7fc ffc2 	bl	8002ad0 <HAL_GetTick>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	2b64      	cmp	r3, #100	@ 0x64
 8005b54:	d901      	bls.n	8005b5a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	e21f      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b5a:	4b61      	ldr	r3, [pc, #388]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d0f0      	beq.n	8005b48 <HAL_RCC_OscConfig+0xdc>
 8005b66:	e014      	b.n	8005b92 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b68:	f7fc ffb2 	bl	8002ad0 <HAL_GetTick>
 8005b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b6e:	e008      	b.n	8005b82 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b70:	f7fc ffae 	bl	8002ad0 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	2b64      	cmp	r3, #100	@ 0x64
 8005b7c:	d901      	bls.n	8005b82 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	e20b      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b82:	4b57      	ldr	r3, [pc, #348]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1f0      	bne.n	8005b70 <HAL_RCC_OscConfig+0x104>
 8005b8e:	e000      	b.n	8005b92 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 0302 	and.w	r3, r3, #2
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d06f      	beq.n	8005c7e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005b9e:	4b50      	ldr	r3, [pc, #320]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f003 030c 	and.w	r3, r3, #12
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d017      	beq.n	8005bda <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005baa:	4b4d      	ldr	r3, [pc, #308]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f003 030c 	and.w	r3, r3, #12
        || \
 8005bb2:	2b08      	cmp	r3, #8
 8005bb4:	d105      	bne.n	8005bc2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005bb6:	4b4a      	ldr	r3, [pc, #296]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00b      	beq.n	8005bda <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bc2:	4b47      	ldr	r3, [pc, #284]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005bca:	2b0c      	cmp	r3, #12
 8005bcc:	d11c      	bne.n	8005c08 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bce:	4b44      	ldr	r3, [pc, #272]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d116      	bne.n	8005c08 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bda:	4b41      	ldr	r3, [pc, #260]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 0302 	and.w	r3, r3, #2
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d005      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x186>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d001      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e1d3      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bf2:	4b3b      	ldr	r3, [pc, #236]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	00db      	lsls	r3, r3, #3
 8005c00:	4937      	ldr	r1, [pc, #220]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005c02:	4313      	orrs	r3, r2
 8005c04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c06:	e03a      	b.n	8005c7e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d020      	beq.n	8005c52 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c10:	4b34      	ldr	r3, [pc, #208]	@ (8005ce4 <HAL_RCC_OscConfig+0x278>)
 8005c12:	2201      	movs	r2, #1
 8005c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c16:	f7fc ff5b 	bl	8002ad0 <HAL_GetTick>
 8005c1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c1c:	e008      	b.n	8005c30 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c1e:	f7fc ff57 	bl	8002ad0 <HAL_GetTick>
 8005c22:	4602      	mov	r2, r0
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d901      	bls.n	8005c30 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005c2c:	2303      	movs	r3, #3
 8005c2e:	e1b4      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c30:	4b2b      	ldr	r3, [pc, #172]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 0302 	and.w	r3, r3, #2
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d0f0      	beq.n	8005c1e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c3c:	4b28      	ldr	r3, [pc, #160]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	00db      	lsls	r3, r3, #3
 8005c4a:	4925      	ldr	r1, [pc, #148]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	600b      	str	r3, [r1, #0]
 8005c50:	e015      	b.n	8005c7e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c52:	4b24      	ldr	r3, [pc, #144]	@ (8005ce4 <HAL_RCC_OscConfig+0x278>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c58:	f7fc ff3a 	bl	8002ad0 <HAL_GetTick>
 8005c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c5e:	e008      	b.n	8005c72 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c60:	f7fc ff36 	bl	8002ad0 <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	2b02      	cmp	r3, #2
 8005c6c:	d901      	bls.n	8005c72 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005c6e:	2303      	movs	r3, #3
 8005c70:	e193      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c72:	4b1b      	ldr	r3, [pc, #108]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0302 	and.w	r3, r3, #2
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d1f0      	bne.n	8005c60 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 0308 	and.w	r3, r3, #8
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d036      	beq.n	8005cf8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d016      	beq.n	8005cc0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c92:	4b15      	ldr	r3, [pc, #84]	@ (8005ce8 <HAL_RCC_OscConfig+0x27c>)
 8005c94:	2201      	movs	r2, #1
 8005c96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c98:	f7fc ff1a 	bl	8002ad0 <HAL_GetTick>
 8005c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c9e:	e008      	b.n	8005cb2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ca0:	f7fc ff16 	bl	8002ad0 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e173      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8005ce0 <HAL_RCC_OscConfig+0x274>)
 8005cb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cb6:	f003 0302 	and.w	r3, r3, #2
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d0f0      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x234>
 8005cbe:	e01b      	b.n	8005cf8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cc0:	4b09      	ldr	r3, [pc, #36]	@ (8005ce8 <HAL_RCC_OscConfig+0x27c>)
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cc6:	f7fc ff03 	bl	8002ad0 <HAL_GetTick>
 8005cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ccc:	e00e      	b.n	8005cec <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cce:	f7fc feff 	bl	8002ad0 <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d907      	bls.n	8005cec <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e15c      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
 8005ce0:	40023800 	.word	0x40023800
 8005ce4:	42470000 	.word	0x42470000
 8005ce8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cec:	4b8a      	ldr	r3, [pc, #552]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005cee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cf0:	f003 0302 	and.w	r3, r3, #2
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d1ea      	bne.n	8005cce <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0304 	and.w	r3, r3, #4
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	f000 8097 	beq.w	8005e34 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d06:	2300      	movs	r3, #0
 8005d08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d0a:	4b83      	ldr	r3, [pc, #524]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d10f      	bne.n	8005d36 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d16:	2300      	movs	r3, #0
 8005d18:	60bb      	str	r3, [r7, #8]
 8005d1a:	4b7f      	ldr	r3, [pc, #508]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d1e:	4a7e      	ldr	r2, [pc, #504]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005d20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d26:	4b7c      	ldr	r3, [pc, #496]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d2e:	60bb      	str	r3, [r7, #8]
 8005d30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d32:	2301      	movs	r3, #1
 8005d34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d36:	4b79      	ldr	r3, [pc, #484]	@ (8005f1c <HAL_RCC_OscConfig+0x4b0>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d118      	bne.n	8005d74 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d42:	4b76      	ldr	r3, [pc, #472]	@ (8005f1c <HAL_RCC_OscConfig+0x4b0>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a75      	ldr	r2, [pc, #468]	@ (8005f1c <HAL_RCC_OscConfig+0x4b0>)
 8005d48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d4e:	f7fc febf 	bl	8002ad0 <HAL_GetTick>
 8005d52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d54:	e008      	b.n	8005d68 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d56:	f7fc febb 	bl	8002ad0 <HAL_GetTick>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	1ad3      	subs	r3, r2, r3
 8005d60:	2b02      	cmp	r3, #2
 8005d62:	d901      	bls.n	8005d68 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e118      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d68:	4b6c      	ldr	r3, [pc, #432]	@ (8005f1c <HAL_RCC_OscConfig+0x4b0>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d0f0      	beq.n	8005d56 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d106      	bne.n	8005d8a <HAL_RCC_OscConfig+0x31e>
 8005d7c:	4b66      	ldr	r3, [pc, #408]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d80:	4a65      	ldr	r2, [pc, #404]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005d82:	f043 0301 	orr.w	r3, r3, #1
 8005d86:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d88:	e01c      	b.n	8005dc4 <HAL_RCC_OscConfig+0x358>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	2b05      	cmp	r3, #5
 8005d90:	d10c      	bne.n	8005dac <HAL_RCC_OscConfig+0x340>
 8005d92:	4b61      	ldr	r3, [pc, #388]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d96:	4a60      	ldr	r2, [pc, #384]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005d98:	f043 0304 	orr.w	r3, r3, #4
 8005d9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d9e:	4b5e      	ldr	r3, [pc, #376]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005da2:	4a5d      	ldr	r2, [pc, #372]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005da4:	f043 0301 	orr.w	r3, r3, #1
 8005da8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005daa:	e00b      	b.n	8005dc4 <HAL_RCC_OscConfig+0x358>
 8005dac:	4b5a      	ldr	r3, [pc, #360]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005dae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005db0:	4a59      	ldr	r2, [pc, #356]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005db2:	f023 0301 	bic.w	r3, r3, #1
 8005db6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005db8:	4b57      	ldr	r3, [pc, #348]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dbc:	4a56      	ldr	r2, [pc, #344]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005dbe:	f023 0304 	bic.w	r3, r3, #4
 8005dc2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d015      	beq.n	8005df8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dcc:	f7fc fe80 	bl	8002ad0 <HAL_GetTick>
 8005dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dd2:	e00a      	b.n	8005dea <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dd4:	f7fc fe7c 	bl	8002ad0 <HAL_GetTick>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d901      	bls.n	8005dea <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005de6:	2303      	movs	r3, #3
 8005de8:	e0d7      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dea:	4b4b      	ldr	r3, [pc, #300]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005dec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dee:	f003 0302 	and.w	r3, r3, #2
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d0ee      	beq.n	8005dd4 <HAL_RCC_OscConfig+0x368>
 8005df6:	e014      	b.n	8005e22 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005df8:	f7fc fe6a 	bl	8002ad0 <HAL_GetTick>
 8005dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dfe:	e00a      	b.n	8005e16 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e00:	f7fc fe66 	bl	8002ad0 <HAL_GetTick>
 8005e04:	4602      	mov	r2, r0
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d901      	bls.n	8005e16 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e0c1      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e16:	4b40      	ldr	r3, [pc, #256]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e1a:	f003 0302 	and.w	r3, r3, #2
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d1ee      	bne.n	8005e00 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e22:	7dfb      	ldrb	r3, [r7, #23]
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d105      	bne.n	8005e34 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e28:	4b3b      	ldr	r3, [pc, #236]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e2c:	4a3a      	ldr	r2, [pc, #232]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005e2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e32:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	f000 80ad 	beq.w	8005f98 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e3e:	4b36      	ldr	r3, [pc, #216]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f003 030c 	and.w	r3, r3, #12
 8005e46:	2b08      	cmp	r3, #8
 8005e48:	d060      	beq.n	8005f0c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d145      	bne.n	8005ede <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e52:	4b33      	ldr	r3, [pc, #204]	@ (8005f20 <HAL_RCC_OscConfig+0x4b4>)
 8005e54:	2200      	movs	r2, #0
 8005e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e58:	f7fc fe3a 	bl	8002ad0 <HAL_GetTick>
 8005e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e5e:	e008      	b.n	8005e72 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e60:	f7fc fe36 	bl	8002ad0 <HAL_GetTick>
 8005e64:	4602      	mov	r2, r0
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	1ad3      	subs	r3, r2, r3
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d901      	bls.n	8005e72 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005e6e:	2303      	movs	r3, #3
 8005e70:	e093      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e72:	4b29      	ldr	r3, [pc, #164]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1f0      	bne.n	8005e60 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	69da      	ldr	r2, [r3, #28]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	431a      	orrs	r2, r3
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e8c:	019b      	lsls	r3, r3, #6
 8005e8e:	431a      	orrs	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e94:	085b      	lsrs	r3, r3, #1
 8005e96:	3b01      	subs	r3, #1
 8005e98:	041b      	lsls	r3, r3, #16
 8005e9a:	431a      	orrs	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea0:	061b      	lsls	r3, r3, #24
 8005ea2:	431a      	orrs	r2, r3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ea8:	071b      	lsls	r3, r3, #28
 8005eaa:	491b      	ldr	r1, [pc, #108]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005eac:	4313      	orrs	r3, r2
 8005eae:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8005f20 <HAL_RCC_OscConfig+0x4b4>)
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb6:	f7fc fe0b 	bl	8002ad0 <HAL_GetTick>
 8005eba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ebc:	e008      	b.n	8005ed0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ebe:	f7fc fe07 	bl	8002ad0 <HAL_GetTick>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d901      	bls.n	8005ed0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e064      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ed0:	4b11      	ldr	r3, [pc, #68]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d0f0      	beq.n	8005ebe <HAL_RCC_OscConfig+0x452>
 8005edc:	e05c      	b.n	8005f98 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ede:	4b10      	ldr	r3, [pc, #64]	@ (8005f20 <HAL_RCC_OscConfig+0x4b4>)
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ee4:	f7fc fdf4 	bl	8002ad0 <HAL_GetTick>
 8005ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eea:	e008      	b.n	8005efe <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eec:	f7fc fdf0 	bl	8002ad0 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d901      	bls.n	8005efe <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e04d      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005efe:	4b06      	ldr	r3, [pc, #24]	@ (8005f18 <HAL_RCC_OscConfig+0x4ac>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1f0      	bne.n	8005eec <HAL_RCC_OscConfig+0x480>
 8005f0a:	e045      	b.n	8005f98 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	699b      	ldr	r3, [r3, #24]
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d107      	bne.n	8005f24 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e040      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
 8005f18:	40023800 	.word	0x40023800
 8005f1c:	40007000 	.word	0x40007000
 8005f20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f24:	4b1f      	ldr	r3, [pc, #124]	@ (8005fa4 <HAL_RCC_OscConfig+0x538>)
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d030      	beq.n	8005f94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d129      	bne.n	8005f94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d122      	bne.n	8005f94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005f54:	4013      	ands	r3, r2
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d119      	bne.n	8005f94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f6a:	085b      	lsrs	r3, r3, #1
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d10f      	bne.n	8005f94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d107      	bne.n	8005f94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f8e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d001      	beq.n	8005f98 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005f94:	2301      	movs	r3, #1
 8005f96:	e000      	b.n	8005f9a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3718      	adds	r7, #24
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	40023800 	.word	0x40023800

08005fa8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d101      	bne.n	8005fba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e041      	b.n	800603e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d106      	bne.n	8005fd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 f839 	bl	8006046 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2202      	movs	r2, #2
 8005fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	3304      	adds	r3, #4
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	4610      	mov	r0, r2
 8005fe8:	f000 faf4 	bl	80065d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	3708      	adds	r7, #8
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}

08006046 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006046:	b480      	push	{r7}
 8006048:	b083      	sub	sp, #12
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800604e:	bf00      	nop
 8006050:	370c      	adds	r7, #12
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr
	...

0800605c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800605c:	b480      	push	{r7}
 800605e:	b085      	sub	sp, #20
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800606a:	b2db      	uxtb	r3, r3
 800606c:	2b01      	cmp	r3, #1
 800606e:	d001      	beq.n	8006074 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	e04e      	b.n	8006112 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2202      	movs	r2, #2
 8006078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68da      	ldr	r2, [r3, #12]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f042 0201 	orr.w	r2, r2, #1
 800608a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a23      	ldr	r2, [pc, #140]	@ (8006120 <HAL_TIM_Base_Start_IT+0xc4>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d022      	beq.n	80060dc <HAL_TIM_Base_Start_IT+0x80>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800609e:	d01d      	beq.n	80060dc <HAL_TIM_Base_Start_IT+0x80>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a1f      	ldr	r2, [pc, #124]	@ (8006124 <HAL_TIM_Base_Start_IT+0xc8>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d018      	beq.n	80060dc <HAL_TIM_Base_Start_IT+0x80>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a1e      	ldr	r2, [pc, #120]	@ (8006128 <HAL_TIM_Base_Start_IT+0xcc>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d013      	beq.n	80060dc <HAL_TIM_Base_Start_IT+0x80>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a1c      	ldr	r2, [pc, #112]	@ (800612c <HAL_TIM_Base_Start_IT+0xd0>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d00e      	beq.n	80060dc <HAL_TIM_Base_Start_IT+0x80>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a1b      	ldr	r2, [pc, #108]	@ (8006130 <HAL_TIM_Base_Start_IT+0xd4>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d009      	beq.n	80060dc <HAL_TIM_Base_Start_IT+0x80>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a19      	ldr	r2, [pc, #100]	@ (8006134 <HAL_TIM_Base_Start_IT+0xd8>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d004      	beq.n	80060dc <HAL_TIM_Base_Start_IT+0x80>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a18      	ldr	r2, [pc, #96]	@ (8006138 <HAL_TIM_Base_Start_IT+0xdc>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d111      	bne.n	8006100 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f003 0307 	and.w	r3, r3, #7
 80060e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2b06      	cmp	r3, #6
 80060ec:	d010      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f042 0201 	orr.w	r2, r2, #1
 80060fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060fe:	e007      	b.n	8006110 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f042 0201 	orr.w	r2, r2, #1
 800610e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	3714      	adds	r7, #20
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr
 800611e:	bf00      	nop
 8006120:	40010000 	.word	0x40010000
 8006124:	40000400 	.word	0x40000400
 8006128:	40000800 	.word	0x40000800
 800612c:	40000c00 	.word	0x40000c00
 8006130:	40010400 	.word	0x40010400
 8006134:	40014000 	.word	0x40014000
 8006138:	40001800 	.word	0x40001800

0800613c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b086      	sub	sp, #24
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d101      	bne.n	8006150 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800614c:	2301      	movs	r3, #1
 800614e:	e097      	b.n	8006280 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006156:	b2db      	uxtb	r3, r3
 8006158:	2b00      	cmp	r3, #0
 800615a:	d106      	bne.n	800616a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f7fc f85b 	bl	8002220 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2202      	movs	r2, #2
 800616e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	6812      	ldr	r2, [r2, #0]
 800617c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006180:	f023 0307 	bic.w	r3, r3, #7
 8006184:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	3304      	adds	r3, #4
 800618e:	4619      	mov	r1, r3
 8006190:	4610      	mov	r0, r2
 8006192:	f000 fa1f 	bl	80065d4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	699b      	ldr	r3, [r3, #24]
 80061a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	6a1b      	ldr	r3, [r3, #32]
 80061ac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061be:	f023 0303 	bic.w	r3, r3, #3
 80061c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	689a      	ldr	r2, [r3, #8]
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	699b      	ldr	r3, [r3, #24]
 80061cc:	021b      	lsls	r3, r3, #8
 80061ce:	4313      	orrs	r3, r2
 80061d0:	693a      	ldr	r2, [r7, #16]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80061dc:	f023 030c 	bic.w	r3, r3, #12
 80061e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80061e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	68da      	ldr	r2, [r3, #12]
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	021b      	lsls	r3, r3, #8
 80061f8:	4313      	orrs	r3, r2
 80061fa:	693a      	ldr	r2, [r7, #16]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	011a      	lsls	r2, r3, #4
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	6a1b      	ldr	r3, [r3, #32]
 800620a:	031b      	lsls	r3, r3, #12
 800620c:	4313      	orrs	r3, r2
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	4313      	orrs	r3, r2
 8006212:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800621a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006222:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	685a      	ldr	r2, [r3, #4]
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	695b      	ldr	r3, [r3, #20]
 800622c:	011b      	lsls	r3, r3, #4
 800622e:	4313      	orrs	r3, r2
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	4313      	orrs	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	697a      	ldr	r2, [r7, #20]
 800623c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	693a      	ldr	r2, [r7, #16]
 8006244:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2201      	movs	r2, #1
 8006252:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2201      	movs	r2, #1
 800625a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2201      	movs	r2, #1
 8006262:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2201      	movs	r2, #1
 8006272:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2201      	movs	r2, #1
 800627a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800627e:	2300      	movs	r3, #0
}
 8006280:	4618      	mov	r0, r3
 8006282:	3718      	adds	r7, #24
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006298:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80062a0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062a8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80062b0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d110      	bne.n	80062da <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062b8:	7bfb      	ldrb	r3, [r7, #15]
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d102      	bne.n	80062c4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80062be:	7b7b      	ldrb	r3, [r7, #13]
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d001      	beq.n	80062c8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e069      	b.n	800639c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2202      	movs	r2, #2
 80062d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062d8:	e031      	b.n	800633e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	2b04      	cmp	r3, #4
 80062de:	d110      	bne.n	8006302 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80062e0:	7bbb      	ldrb	r3, [r7, #14]
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d102      	bne.n	80062ec <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80062e6:	7b3b      	ldrb	r3, [r7, #12]
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d001      	beq.n	80062f0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e055      	b.n	800639c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2202      	movs	r2, #2
 80062f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2202      	movs	r2, #2
 80062fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006300:	e01d      	b.n	800633e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006302:	7bfb      	ldrb	r3, [r7, #15]
 8006304:	2b01      	cmp	r3, #1
 8006306:	d108      	bne.n	800631a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006308:	7bbb      	ldrb	r3, [r7, #14]
 800630a:	2b01      	cmp	r3, #1
 800630c:	d105      	bne.n	800631a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800630e:	7b7b      	ldrb	r3, [r7, #13]
 8006310:	2b01      	cmp	r3, #1
 8006312:	d102      	bne.n	800631a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006314:	7b3b      	ldrb	r3, [r7, #12]
 8006316:	2b01      	cmp	r3, #1
 8006318:	d001      	beq.n	800631e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e03e      	b.n	800639c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2202      	movs	r2, #2
 8006322:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2202      	movs	r2, #2
 800632a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2202      	movs	r2, #2
 8006332:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2202      	movs	r2, #2
 800633a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d003      	beq.n	800634c <HAL_TIM_Encoder_Start+0xc4>
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	2b04      	cmp	r3, #4
 8006348:	d008      	beq.n	800635c <HAL_TIM_Encoder_Start+0xd4>
 800634a:	e00f      	b.n	800636c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2201      	movs	r2, #1
 8006352:	2100      	movs	r1, #0
 8006354:	4618      	mov	r0, r3
 8006356:	f000 f9e3 	bl	8006720 <TIM_CCxChannelCmd>
      break;
 800635a:	e016      	b.n	800638a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2201      	movs	r2, #1
 8006362:	2104      	movs	r1, #4
 8006364:	4618      	mov	r0, r3
 8006366:	f000 f9db 	bl	8006720 <TIM_CCxChannelCmd>
      break;
 800636a:	e00e      	b.n	800638a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2201      	movs	r2, #1
 8006372:	2100      	movs	r1, #0
 8006374:	4618      	mov	r0, r3
 8006376:	f000 f9d3 	bl	8006720 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2201      	movs	r2, #1
 8006380:	2104      	movs	r1, #4
 8006382:	4618      	mov	r0, r3
 8006384:	f000 f9cc 	bl	8006720 <TIM_CCxChannelCmd>
      break;
 8006388:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f042 0201 	orr.w	r2, r2, #1
 8006398:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	3710      	adds	r7, #16
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d020      	beq.n	8006408 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f003 0302 	and.w	r3, r3, #2
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d01b      	beq.n	8006408 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f06f 0202 	mvn.w	r2, #2
 80063d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2201      	movs	r2, #1
 80063de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	699b      	ldr	r3, [r3, #24]
 80063e6:	f003 0303 	and.w	r3, r3, #3
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d003      	beq.n	80063f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f000 f8d2 	bl	8006598 <HAL_TIM_IC_CaptureCallback>
 80063f4:	e005      	b.n	8006402 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 f8c4 	bl	8006584 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f000 f8d5 	bl	80065ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	f003 0304 	and.w	r3, r3, #4
 800640e:	2b00      	cmp	r3, #0
 8006410:	d020      	beq.n	8006454 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f003 0304 	and.w	r3, r3, #4
 8006418:	2b00      	cmp	r3, #0
 800641a:	d01b      	beq.n	8006454 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f06f 0204 	mvn.w	r2, #4
 8006424:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2202      	movs	r2, #2
 800642a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006436:	2b00      	cmp	r3, #0
 8006438:	d003      	beq.n	8006442 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 f8ac 	bl	8006598 <HAL_TIM_IC_CaptureCallback>
 8006440:	e005      	b.n	800644e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 f89e 	bl	8006584 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 f8af 	bl	80065ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	f003 0308 	and.w	r3, r3, #8
 800645a:	2b00      	cmp	r3, #0
 800645c:	d020      	beq.n	80064a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f003 0308 	and.w	r3, r3, #8
 8006464:	2b00      	cmp	r3, #0
 8006466:	d01b      	beq.n	80064a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f06f 0208 	mvn.w	r2, #8
 8006470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2204      	movs	r2, #4
 8006476:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	69db      	ldr	r3, [r3, #28]
 800647e:	f003 0303 	and.w	r3, r3, #3
 8006482:	2b00      	cmp	r3, #0
 8006484:	d003      	beq.n	800648e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f886 	bl	8006598 <HAL_TIM_IC_CaptureCallback>
 800648c:	e005      	b.n	800649a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f878 	bl	8006584 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 f889 	bl	80065ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	f003 0310 	and.w	r3, r3, #16
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d020      	beq.n	80064ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f003 0310 	and.w	r3, r3, #16
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d01b      	beq.n	80064ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f06f 0210 	mvn.w	r2, #16
 80064bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2208      	movs	r2, #8
 80064c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d003      	beq.n	80064da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f000 f860 	bl	8006598 <HAL_TIM_IC_CaptureCallback>
 80064d8:	e005      	b.n	80064e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f852 	bl	8006584 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f000 f863 	bl	80065ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	f003 0301 	and.w	r3, r3, #1
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00c      	beq.n	8006510 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f003 0301 	and.w	r3, r3, #1
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d007      	beq.n	8006510 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f06f 0201 	mvn.w	r2, #1
 8006508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f7fb fc4e 	bl	8001dac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006516:	2b00      	cmp	r3, #0
 8006518:	d00c      	beq.n	8006534 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006520:	2b00      	cmp	r3, #0
 8006522:	d007      	beq.n	8006534 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800652c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 f9a2 	bl	8006878 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800653a:	2b00      	cmp	r3, #0
 800653c:	d00c      	beq.n	8006558 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006544:	2b00      	cmp	r3, #0
 8006546:	d007      	beq.n	8006558 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 f834 	bl	80065c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	f003 0320 	and.w	r3, r3, #32
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00c      	beq.n	800657c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f003 0320 	and.w	r3, r3, #32
 8006568:	2b00      	cmp	r3, #0
 800656a:	d007      	beq.n	800657c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f06f 0220 	mvn.w	r2, #32
 8006574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 f974 	bl	8006864 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800657c:	bf00      	nop
 800657e:	3710      	adds	r7, #16
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}

08006584 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006584:	b480      	push	{r7}
 8006586:	b083      	sub	sp, #12
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800658c:	bf00      	nop
 800658e:	370c      	adds	r7, #12
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006598:	b480      	push	{r7}
 800659a:	b083      	sub	sp, #12
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80065a0:	bf00      	nop
 80065a2:	370c      	adds	r7, #12
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr

080065ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b083      	sub	sp, #12
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80065b4:	bf00      	nop
 80065b6:	370c      	adds	r7, #12
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80065c8:	bf00      	nop
 80065ca:	370c      	adds	r7, #12
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b085      	sub	sp, #20
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	4a43      	ldr	r2, [pc, #268]	@ (80066f4 <TIM_Base_SetConfig+0x120>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d013      	beq.n	8006614 <TIM_Base_SetConfig+0x40>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065f2:	d00f      	beq.n	8006614 <TIM_Base_SetConfig+0x40>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a40      	ldr	r2, [pc, #256]	@ (80066f8 <TIM_Base_SetConfig+0x124>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d00b      	beq.n	8006614 <TIM_Base_SetConfig+0x40>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a3f      	ldr	r2, [pc, #252]	@ (80066fc <TIM_Base_SetConfig+0x128>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d007      	beq.n	8006614 <TIM_Base_SetConfig+0x40>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	4a3e      	ldr	r2, [pc, #248]	@ (8006700 <TIM_Base_SetConfig+0x12c>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d003      	beq.n	8006614 <TIM_Base_SetConfig+0x40>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a3d      	ldr	r2, [pc, #244]	@ (8006704 <TIM_Base_SetConfig+0x130>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d108      	bne.n	8006626 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800661a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	68fa      	ldr	r2, [r7, #12]
 8006622:	4313      	orrs	r3, r2
 8006624:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	4a32      	ldr	r2, [pc, #200]	@ (80066f4 <TIM_Base_SetConfig+0x120>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d02b      	beq.n	8006686 <TIM_Base_SetConfig+0xb2>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006634:	d027      	beq.n	8006686 <TIM_Base_SetConfig+0xb2>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a2f      	ldr	r2, [pc, #188]	@ (80066f8 <TIM_Base_SetConfig+0x124>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d023      	beq.n	8006686 <TIM_Base_SetConfig+0xb2>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a2e      	ldr	r2, [pc, #184]	@ (80066fc <TIM_Base_SetConfig+0x128>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d01f      	beq.n	8006686 <TIM_Base_SetConfig+0xb2>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a2d      	ldr	r2, [pc, #180]	@ (8006700 <TIM_Base_SetConfig+0x12c>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d01b      	beq.n	8006686 <TIM_Base_SetConfig+0xb2>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4a2c      	ldr	r2, [pc, #176]	@ (8006704 <TIM_Base_SetConfig+0x130>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d017      	beq.n	8006686 <TIM_Base_SetConfig+0xb2>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	4a2b      	ldr	r2, [pc, #172]	@ (8006708 <TIM_Base_SetConfig+0x134>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d013      	beq.n	8006686 <TIM_Base_SetConfig+0xb2>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	4a2a      	ldr	r2, [pc, #168]	@ (800670c <TIM_Base_SetConfig+0x138>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d00f      	beq.n	8006686 <TIM_Base_SetConfig+0xb2>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a29      	ldr	r2, [pc, #164]	@ (8006710 <TIM_Base_SetConfig+0x13c>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d00b      	beq.n	8006686 <TIM_Base_SetConfig+0xb2>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a28      	ldr	r2, [pc, #160]	@ (8006714 <TIM_Base_SetConfig+0x140>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d007      	beq.n	8006686 <TIM_Base_SetConfig+0xb2>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a27      	ldr	r2, [pc, #156]	@ (8006718 <TIM_Base_SetConfig+0x144>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d003      	beq.n	8006686 <TIM_Base_SetConfig+0xb2>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	4a26      	ldr	r2, [pc, #152]	@ (800671c <TIM_Base_SetConfig+0x148>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d108      	bne.n	8006698 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800668c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	4313      	orrs	r3, r2
 8006696:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	4313      	orrs	r3, r2
 80066a4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	689a      	ldr	r2, [r3, #8]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a0e      	ldr	r2, [pc, #56]	@ (80066f4 <TIM_Base_SetConfig+0x120>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d003      	beq.n	80066c6 <TIM_Base_SetConfig+0xf2>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	4a10      	ldr	r2, [pc, #64]	@ (8006704 <TIM_Base_SetConfig+0x130>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d103      	bne.n	80066ce <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	691a      	ldr	r2, [r3, #16]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f043 0204 	orr.w	r2, r3, #4
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2201      	movs	r2, #1
 80066de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	68fa      	ldr	r2, [r7, #12]
 80066e4:	601a      	str	r2, [r3, #0]
}
 80066e6:	bf00      	nop
 80066e8:	3714      	adds	r7, #20
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	40010000 	.word	0x40010000
 80066f8:	40000400 	.word	0x40000400
 80066fc:	40000800 	.word	0x40000800
 8006700:	40000c00 	.word	0x40000c00
 8006704:	40010400 	.word	0x40010400
 8006708:	40014000 	.word	0x40014000
 800670c:	40014400 	.word	0x40014400
 8006710:	40014800 	.word	0x40014800
 8006714:	40001800 	.word	0x40001800
 8006718:	40001c00 	.word	0x40001c00
 800671c:	40002000 	.word	0x40002000

08006720 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006720:	b480      	push	{r7}
 8006722:	b087      	sub	sp, #28
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	f003 031f 	and.w	r3, r3, #31
 8006732:	2201      	movs	r2, #1
 8006734:	fa02 f303 	lsl.w	r3, r2, r3
 8006738:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6a1a      	ldr	r2, [r3, #32]
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	43db      	mvns	r3, r3
 8006742:	401a      	ands	r2, r3
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6a1a      	ldr	r2, [r3, #32]
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	f003 031f 	and.w	r3, r3, #31
 8006752:	6879      	ldr	r1, [r7, #4]
 8006754:	fa01 f303 	lsl.w	r3, r1, r3
 8006758:	431a      	orrs	r2, r3
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	621a      	str	r2, [r3, #32]
}
 800675e:	bf00      	nop
 8006760:	371c      	adds	r7, #28
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
	...

0800676c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800676c:	b480      	push	{r7}
 800676e:	b085      	sub	sp, #20
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800677c:	2b01      	cmp	r3, #1
 800677e:	d101      	bne.n	8006784 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006780:	2302      	movs	r3, #2
 8006782:	e05a      	b.n	800683a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2202      	movs	r2, #2
 8006790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68fa      	ldr	r2, [r7, #12]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	68fa      	ldr	r2, [r7, #12]
 80067bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a21      	ldr	r2, [pc, #132]	@ (8006848 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d022      	beq.n	800680e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067d0:	d01d      	beq.n	800680e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a1d      	ldr	r2, [pc, #116]	@ (800684c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d018      	beq.n	800680e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a1b      	ldr	r2, [pc, #108]	@ (8006850 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d013      	beq.n	800680e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a1a      	ldr	r2, [pc, #104]	@ (8006854 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d00e      	beq.n	800680e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a18      	ldr	r2, [pc, #96]	@ (8006858 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d009      	beq.n	800680e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a17      	ldr	r2, [pc, #92]	@ (800685c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d004      	beq.n	800680e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a15      	ldr	r2, [pc, #84]	@ (8006860 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d10c      	bne.n	8006828 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006814:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	68ba      	ldr	r2, [r7, #8]
 800681c:	4313      	orrs	r3, r2
 800681e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006838:	2300      	movs	r3, #0
}
 800683a:	4618      	mov	r0, r3
 800683c:	3714      	adds	r7, #20
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr
 8006846:	bf00      	nop
 8006848:	40010000 	.word	0x40010000
 800684c:	40000400 	.word	0x40000400
 8006850:	40000800 	.word	0x40000800
 8006854:	40000c00 	.word	0x40000c00
 8006858:	40010400 	.word	0x40010400
 800685c:	40014000 	.word	0x40014000
 8006860:	40001800 	.word	0x40001800

08006864 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006864:	b480      	push	{r7}
 8006866:	b083      	sub	sp, #12
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800686c:	bf00      	nop
 800686e:	370c      	adds	r7, #12
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006878:	b480      	push	{r7}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006880:	bf00      	nop
 8006882:	370c      	adds	r7, #12
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr

0800688c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d101      	bne.n	800689e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e042      	b.n	8006924 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d106      	bne.n	80068b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f7fb fd26 	bl	8002304 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2224      	movs	r2, #36	@ 0x24
 80068bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	68da      	ldr	r2, [r3, #12]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80068ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 f973 	bl	8006bbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	691a      	ldr	r2, [r3, #16]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80068e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	695a      	ldr	r2, [r3, #20]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80068f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	68da      	ldr	r2, [r3, #12]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006904:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2220      	movs	r2, #32
 8006910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2220      	movs	r2, #32
 8006918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006922:	2300      	movs	r3, #0
}
 8006924:	4618      	mov	r0, r3
 8006926:	3708      	adds	r7, #8
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b08a      	sub	sp, #40	@ 0x28
 8006930:	af02      	add	r7, sp, #8
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	603b      	str	r3, [r7, #0]
 8006938:	4613      	mov	r3, r2
 800693a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800693c:	2300      	movs	r3, #0
 800693e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006946:	b2db      	uxtb	r3, r3
 8006948:	2b20      	cmp	r3, #32
 800694a:	d175      	bne.n	8006a38 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d002      	beq.n	8006958 <HAL_UART_Transmit+0x2c>
 8006952:	88fb      	ldrh	r3, [r7, #6]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d101      	bne.n	800695c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	e06e      	b.n	8006a3a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2200      	movs	r2, #0
 8006960:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2221      	movs	r2, #33	@ 0x21
 8006966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800696a:	f7fc f8b1 	bl	8002ad0 <HAL_GetTick>
 800696e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	88fa      	ldrh	r2, [r7, #6]
 8006974:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	88fa      	ldrh	r2, [r7, #6]
 800697a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006984:	d108      	bne.n	8006998 <HAL_UART_Transmit+0x6c>
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d104      	bne.n	8006998 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800698e:	2300      	movs	r3, #0
 8006990:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	61bb      	str	r3, [r7, #24]
 8006996:	e003      	b.n	80069a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800699c:	2300      	movs	r3, #0
 800699e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80069a0:	e02e      	b.n	8006a00 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	9300      	str	r3, [sp, #0]
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	2200      	movs	r2, #0
 80069aa:	2180      	movs	r1, #128	@ 0x80
 80069ac:	68f8      	ldr	r0, [r7, #12]
 80069ae:	f000 f848 	bl	8006a42 <UART_WaitOnFlagUntilTimeout>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d005      	beq.n	80069c4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2220      	movs	r2, #32
 80069bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80069c0:	2303      	movs	r3, #3
 80069c2:	e03a      	b.n	8006a3a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d10b      	bne.n	80069e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	881b      	ldrh	r3, [r3, #0]
 80069ce:	461a      	mov	r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	3302      	adds	r3, #2
 80069de:	61bb      	str	r3, [r7, #24]
 80069e0:	e007      	b.n	80069f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80069e2:	69fb      	ldr	r3, [r7, #28]
 80069e4:	781a      	ldrb	r2, [r3, #0]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	3301      	adds	r3, #1
 80069f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	3b01      	subs	r3, #1
 80069fa:	b29a      	uxth	r2, r3
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1cb      	bne.n	80069a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	9300      	str	r3, [sp, #0]
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	2200      	movs	r2, #0
 8006a12:	2140      	movs	r1, #64	@ 0x40
 8006a14:	68f8      	ldr	r0, [r7, #12]
 8006a16:	f000 f814 	bl	8006a42 <UART_WaitOnFlagUntilTimeout>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d005      	beq.n	8006a2c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2220      	movs	r2, #32
 8006a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006a28:	2303      	movs	r3, #3
 8006a2a:	e006      	b.n	8006a3a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006a34:	2300      	movs	r3, #0
 8006a36:	e000      	b.n	8006a3a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006a38:	2302      	movs	r3, #2
  }
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3720      	adds	r7, #32
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}

08006a42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006a42:	b580      	push	{r7, lr}
 8006a44:	b086      	sub	sp, #24
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	60f8      	str	r0, [r7, #12]
 8006a4a:	60b9      	str	r1, [r7, #8]
 8006a4c:	603b      	str	r3, [r7, #0]
 8006a4e:	4613      	mov	r3, r2
 8006a50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a52:	e03b      	b.n	8006acc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a54:	6a3b      	ldr	r3, [r7, #32]
 8006a56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a5a:	d037      	beq.n	8006acc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a5c:	f7fc f838 	bl	8002ad0 <HAL_GetTick>
 8006a60:	4602      	mov	r2, r0
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	6a3a      	ldr	r2, [r7, #32]
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d302      	bcc.n	8006a72 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a6c:	6a3b      	ldr	r3, [r7, #32]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d101      	bne.n	8006a76 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a72:	2303      	movs	r3, #3
 8006a74:	e03a      	b.n	8006aec <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	f003 0304 	and.w	r3, r3, #4
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d023      	beq.n	8006acc <UART_WaitOnFlagUntilTimeout+0x8a>
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	2b80      	cmp	r3, #128	@ 0x80
 8006a88:	d020      	beq.n	8006acc <UART_WaitOnFlagUntilTimeout+0x8a>
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	2b40      	cmp	r3, #64	@ 0x40
 8006a8e:	d01d      	beq.n	8006acc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0308 	and.w	r3, r3, #8
 8006a9a:	2b08      	cmp	r3, #8
 8006a9c:	d116      	bne.n	8006acc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	617b      	str	r3, [r7, #20]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	617b      	str	r3, [r7, #20]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	617b      	str	r3, [r7, #20]
 8006ab2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f000 f81d 	bl	8006af4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2208      	movs	r2, #8
 8006abe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e00f      	b.n	8006aec <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	4013      	ands	r3, r2
 8006ad6:	68ba      	ldr	r2, [r7, #8]
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	bf0c      	ite	eq
 8006adc:	2301      	moveq	r3, #1
 8006ade:	2300      	movne	r3, #0
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	79fb      	ldrb	r3, [r7, #7]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d0b4      	beq.n	8006a54 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006aea:	2300      	movs	r3, #0
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3718      	adds	r7, #24
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}

08006af4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b095      	sub	sp, #84	@ 0x54
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	330c      	adds	r3, #12
 8006b02:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b06:	e853 3f00 	ldrex	r3, [r3]
 8006b0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	330c      	adds	r3, #12
 8006b1a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b1c:	643a      	str	r2, [r7, #64]	@ 0x40
 8006b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b24:	e841 2300 	strex	r3, r2, [r1]
 8006b28:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d1e5      	bne.n	8006afc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	3314      	adds	r3, #20
 8006b36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b38:	6a3b      	ldr	r3, [r7, #32]
 8006b3a:	e853 3f00 	ldrex	r3, [r3]
 8006b3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	f023 0301 	bic.w	r3, r3, #1
 8006b46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	3314      	adds	r3, #20
 8006b4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b58:	e841 2300 	strex	r3, r2, [r1]
 8006b5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d1e5      	bne.n	8006b30 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d119      	bne.n	8006ba0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	330c      	adds	r3, #12
 8006b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	e853 3f00 	ldrex	r3, [r3]
 8006b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	f023 0310 	bic.w	r3, r3, #16
 8006b82:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	330c      	adds	r3, #12
 8006b8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b8c:	61ba      	str	r2, [r7, #24]
 8006b8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b90:	6979      	ldr	r1, [r7, #20]
 8006b92:	69ba      	ldr	r2, [r7, #24]
 8006b94:	e841 2300 	strex	r3, r2, [r1]
 8006b98:	613b      	str	r3, [r7, #16]
   return(result);
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1e5      	bne.n	8006b6c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2220      	movs	r2, #32
 8006ba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006bae:	bf00      	nop
 8006bb0:	3754      	adds	r7, #84	@ 0x54
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr
	...

08006bbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bc0:	b0c0      	sub	sp, #256	@ 0x100
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	691b      	ldr	r3, [r3, #16]
 8006bd0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bd8:	68d9      	ldr	r1, [r3, #12]
 8006bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	ea40 0301 	orr.w	r3, r0, r1
 8006be4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bea:	689a      	ldr	r2, [r3, #8]
 8006bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bf0:	691b      	ldr	r3, [r3, #16]
 8006bf2:	431a      	orrs	r2, r3
 8006bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bf8:	695b      	ldr	r3, [r3, #20]
 8006bfa:	431a      	orrs	r2, r3
 8006bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c00:	69db      	ldr	r3, [r3, #28]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006c14:	f021 010c 	bic.w	r1, r1, #12
 8006c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c22:	430b      	orrs	r3, r1
 8006c24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	695b      	ldr	r3, [r3, #20]
 8006c2e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c36:	6999      	ldr	r1, [r3, #24]
 8006c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	ea40 0301 	orr.w	r3, r0, r1
 8006c42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	4b8f      	ldr	r3, [pc, #572]	@ (8006e88 <UART_SetConfig+0x2cc>)
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d005      	beq.n	8006c5c <UART_SetConfig+0xa0>
 8006c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	4b8d      	ldr	r3, [pc, #564]	@ (8006e8c <UART_SetConfig+0x2d0>)
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d104      	bne.n	8006c66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c5c:	f7fd ff1c 	bl	8004a98 <HAL_RCC_GetPCLK2Freq>
 8006c60:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006c64:	e003      	b.n	8006c6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c66:	f7fd ff03 	bl	8004a70 <HAL_RCC_GetPCLK1Freq>
 8006c6a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c72:	69db      	ldr	r3, [r3, #28]
 8006c74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c78:	f040 810c 	bne.w	8006e94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c80:	2200      	movs	r2, #0
 8006c82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006c86:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006c8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006c8e:	4622      	mov	r2, r4
 8006c90:	462b      	mov	r3, r5
 8006c92:	1891      	adds	r1, r2, r2
 8006c94:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006c96:	415b      	adcs	r3, r3
 8006c98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006c9e:	4621      	mov	r1, r4
 8006ca0:	eb12 0801 	adds.w	r8, r2, r1
 8006ca4:	4629      	mov	r1, r5
 8006ca6:	eb43 0901 	adc.w	r9, r3, r1
 8006caa:	f04f 0200 	mov.w	r2, #0
 8006cae:	f04f 0300 	mov.w	r3, #0
 8006cb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006cbe:	4690      	mov	r8, r2
 8006cc0:	4699      	mov	r9, r3
 8006cc2:	4623      	mov	r3, r4
 8006cc4:	eb18 0303 	adds.w	r3, r8, r3
 8006cc8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006ccc:	462b      	mov	r3, r5
 8006cce:	eb49 0303 	adc.w	r3, r9, r3
 8006cd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ce2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006ce6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006cea:	460b      	mov	r3, r1
 8006cec:	18db      	adds	r3, r3, r3
 8006cee:	653b      	str	r3, [r7, #80]	@ 0x50
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	eb42 0303 	adc.w	r3, r2, r3
 8006cf6:	657b      	str	r3, [r7, #84]	@ 0x54
 8006cf8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006cfc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006d00:	f7f9 ff72 	bl	8000be8 <__aeabi_uldivmod>
 8006d04:	4602      	mov	r2, r0
 8006d06:	460b      	mov	r3, r1
 8006d08:	4b61      	ldr	r3, [pc, #388]	@ (8006e90 <UART_SetConfig+0x2d4>)
 8006d0a:	fba3 2302 	umull	r2, r3, r3, r2
 8006d0e:	095b      	lsrs	r3, r3, #5
 8006d10:	011c      	lsls	r4, r3, #4
 8006d12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d16:	2200      	movs	r2, #0
 8006d18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d1c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006d20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006d24:	4642      	mov	r2, r8
 8006d26:	464b      	mov	r3, r9
 8006d28:	1891      	adds	r1, r2, r2
 8006d2a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006d2c:	415b      	adcs	r3, r3
 8006d2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006d34:	4641      	mov	r1, r8
 8006d36:	eb12 0a01 	adds.w	sl, r2, r1
 8006d3a:	4649      	mov	r1, r9
 8006d3c:	eb43 0b01 	adc.w	fp, r3, r1
 8006d40:	f04f 0200 	mov.w	r2, #0
 8006d44:	f04f 0300 	mov.w	r3, #0
 8006d48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d54:	4692      	mov	sl, r2
 8006d56:	469b      	mov	fp, r3
 8006d58:	4643      	mov	r3, r8
 8006d5a:	eb1a 0303 	adds.w	r3, sl, r3
 8006d5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d62:	464b      	mov	r3, r9
 8006d64:	eb4b 0303 	adc.w	r3, fp, r3
 8006d68:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	2200      	movs	r2, #0
 8006d74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d78:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006d7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006d80:	460b      	mov	r3, r1
 8006d82:	18db      	adds	r3, r3, r3
 8006d84:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d86:	4613      	mov	r3, r2
 8006d88:	eb42 0303 	adc.w	r3, r2, r3
 8006d8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006d92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006d96:	f7f9 ff27 	bl	8000be8 <__aeabi_uldivmod>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	460b      	mov	r3, r1
 8006d9e:	4611      	mov	r1, r2
 8006da0:	4b3b      	ldr	r3, [pc, #236]	@ (8006e90 <UART_SetConfig+0x2d4>)
 8006da2:	fba3 2301 	umull	r2, r3, r3, r1
 8006da6:	095b      	lsrs	r3, r3, #5
 8006da8:	2264      	movs	r2, #100	@ 0x64
 8006daa:	fb02 f303 	mul.w	r3, r2, r3
 8006dae:	1acb      	subs	r3, r1, r3
 8006db0:	00db      	lsls	r3, r3, #3
 8006db2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006db6:	4b36      	ldr	r3, [pc, #216]	@ (8006e90 <UART_SetConfig+0x2d4>)
 8006db8:	fba3 2302 	umull	r2, r3, r3, r2
 8006dbc:	095b      	lsrs	r3, r3, #5
 8006dbe:	005b      	lsls	r3, r3, #1
 8006dc0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006dc4:	441c      	add	r4, r3
 8006dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006dd0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006dd4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006dd8:	4642      	mov	r2, r8
 8006dda:	464b      	mov	r3, r9
 8006ddc:	1891      	adds	r1, r2, r2
 8006dde:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006de0:	415b      	adcs	r3, r3
 8006de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006de4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006de8:	4641      	mov	r1, r8
 8006dea:	1851      	adds	r1, r2, r1
 8006dec:	6339      	str	r1, [r7, #48]	@ 0x30
 8006dee:	4649      	mov	r1, r9
 8006df0:	414b      	adcs	r3, r1
 8006df2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006df4:	f04f 0200 	mov.w	r2, #0
 8006df8:	f04f 0300 	mov.w	r3, #0
 8006dfc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006e00:	4659      	mov	r1, fp
 8006e02:	00cb      	lsls	r3, r1, #3
 8006e04:	4651      	mov	r1, sl
 8006e06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e0a:	4651      	mov	r1, sl
 8006e0c:	00ca      	lsls	r2, r1, #3
 8006e0e:	4610      	mov	r0, r2
 8006e10:	4619      	mov	r1, r3
 8006e12:	4603      	mov	r3, r0
 8006e14:	4642      	mov	r2, r8
 8006e16:	189b      	adds	r3, r3, r2
 8006e18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e1c:	464b      	mov	r3, r9
 8006e1e:	460a      	mov	r2, r1
 8006e20:	eb42 0303 	adc.w	r3, r2, r3
 8006e24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006e34:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006e38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006e3c:	460b      	mov	r3, r1
 8006e3e:	18db      	adds	r3, r3, r3
 8006e40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e42:	4613      	mov	r3, r2
 8006e44:	eb42 0303 	adc.w	r3, r2, r3
 8006e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006e4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006e52:	f7f9 fec9 	bl	8000be8 <__aeabi_uldivmod>
 8006e56:	4602      	mov	r2, r0
 8006e58:	460b      	mov	r3, r1
 8006e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8006e90 <UART_SetConfig+0x2d4>)
 8006e5c:	fba3 1302 	umull	r1, r3, r3, r2
 8006e60:	095b      	lsrs	r3, r3, #5
 8006e62:	2164      	movs	r1, #100	@ 0x64
 8006e64:	fb01 f303 	mul.w	r3, r1, r3
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	00db      	lsls	r3, r3, #3
 8006e6c:	3332      	adds	r3, #50	@ 0x32
 8006e6e:	4a08      	ldr	r2, [pc, #32]	@ (8006e90 <UART_SetConfig+0x2d4>)
 8006e70:	fba2 2303 	umull	r2, r3, r2, r3
 8006e74:	095b      	lsrs	r3, r3, #5
 8006e76:	f003 0207 	and.w	r2, r3, #7
 8006e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4422      	add	r2, r4
 8006e82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006e84:	e106      	b.n	8007094 <UART_SetConfig+0x4d8>
 8006e86:	bf00      	nop
 8006e88:	40011000 	.word	0x40011000
 8006e8c:	40011400 	.word	0x40011400
 8006e90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e98:	2200      	movs	r2, #0
 8006e9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006e9e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006ea2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006ea6:	4642      	mov	r2, r8
 8006ea8:	464b      	mov	r3, r9
 8006eaa:	1891      	adds	r1, r2, r2
 8006eac:	6239      	str	r1, [r7, #32]
 8006eae:	415b      	adcs	r3, r3
 8006eb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006eb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006eb6:	4641      	mov	r1, r8
 8006eb8:	1854      	adds	r4, r2, r1
 8006eba:	4649      	mov	r1, r9
 8006ebc:	eb43 0501 	adc.w	r5, r3, r1
 8006ec0:	f04f 0200 	mov.w	r2, #0
 8006ec4:	f04f 0300 	mov.w	r3, #0
 8006ec8:	00eb      	lsls	r3, r5, #3
 8006eca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ece:	00e2      	lsls	r2, r4, #3
 8006ed0:	4614      	mov	r4, r2
 8006ed2:	461d      	mov	r5, r3
 8006ed4:	4643      	mov	r3, r8
 8006ed6:	18e3      	adds	r3, r4, r3
 8006ed8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006edc:	464b      	mov	r3, r9
 8006ede:	eb45 0303 	adc.w	r3, r5, r3
 8006ee2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006ef2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006ef6:	f04f 0200 	mov.w	r2, #0
 8006efa:	f04f 0300 	mov.w	r3, #0
 8006efe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006f02:	4629      	mov	r1, r5
 8006f04:	008b      	lsls	r3, r1, #2
 8006f06:	4621      	mov	r1, r4
 8006f08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f0c:	4621      	mov	r1, r4
 8006f0e:	008a      	lsls	r2, r1, #2
 8006f10:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006f14:	f7f9 fe68 	bl	8000be8 <__aeabi_uldivmod>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	460b      	mov	r3, r1
 8006f1c:	4b60      	ldr	r3, [pc, #384]	@ (80070a0 <UART_SetConfig+0x4e4>)
 8006f1e:	fba3 2302 	umull	r2, r3, r3, r2
 8006f22:	095b      	lsrs	r3, r3, #5
 8006f24:	011c      	lsls	r4, r3, #4
 8006f26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f30:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006f34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006f38:	4642      	mov	r2, r8
 8006f3a:	464b      	mov	r3, r9
 8006f3c:	1891      	adds	r1, r2, r2
 8006f3e:	61b9      	str	r1, [r7, #24]
 8006f40:	415b      	adcs	r3, r3
 8006f42:	61fb      	str	r3, [r7, #28]
 8006f44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f48:	4641      	mov	r1, r8
 8006f4a:	1851      	adds	r1, r2, r1
 8006f4c:	6139      	str	r1, [r7, #16]
 8006f4e:	4649      	mov	r1, r9
 8006f50:	414b      	adcs	r3, r1
 8006f52:	617b      	str	r3, [r7, #20]
 8006f54:	f04f 0200 	mov.w	r2, #0
 8006f58:	f04f 0300 	mov.w	r3, #0
 8006f5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f60:	4659      	mov	r1, fp
 8006f62:	00cb      	lsls	r3, r1, #3
 8006f64:	4651      	mov	r1, sl
 8006f66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f6a:	4651      	mov	r1, sl
 8006f6c:	00ca      	lsls	r2, r1, #3
 8006f6e:	4610      	mov	r0, r2
 8006f70:	4619      	mov	r1, r3
 8006f72:	4603      	mov	r3, r0
 8006f74:	4642      	mov	r2, r8
 8006f76:	189b      	adds	r3, r3, r2
 8006f78:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006f7c:	464b      	mov	r3, r9
 8006f7e:	460a      	mov	r2, r1
 8006f80:	eb42 0303 	adc.w	r3, r2, r3
 8006f84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006f92:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006f94:	f04f 0200 	mov.w	r2, #0
 8006f98:	f04f 0300 	mov.w	r3, #0
 8006f9c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006fa0:	4649      	mov	r1, r9
 8006fa2:	008b      	lsls	r3, r1, #2
 8006fa4:	4641      	mov	r1, r8
 8006fa6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006faa:	4641      	mov	r1, r8
 8006fac:	008a      	lsls	r2, r1, #2
 8006fae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006fb2:	f7f9 fe19 	bl	8000be8 <__aeabi_uldivmod>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	460b      	mov	r3, r1
 8006fba:	4611      	mov	r1, r2
 8006fbc:	4b38      	ldr	r3, [pc, #224]	@ (80070a0 <UART_SetConfig+0x4e4>)
 8006fbe:	fba3 2301 	umull	r2, r3, r3, r1
 8006fc2:	095b      	lsrs	r3, r3, #5
 8006fc4:	2264      	movs	r2, #100	@ 0x64
 8006fc6:	fb02 f303 	mul.w	r3, r2, r3
 8006fca:	1acb      	subs	r3, r1, r3
 8006fcc:	011b      	lsls	r3, r3, #4
 8006fce:	3332      	adds	r3, #50	@ 0x32
 8006fd0:	4a33      	ldr	r2, [pc, #204]	@ (80070a0 <UART_SetConfig+0x4e4>)
 8006fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fd6:	095b      	lsrs	r3, r3, #5
 8006fd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006fdc:	441c      	add	r4, r3
 8006fde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	673b      	str	r3, [r7, #112]	@ 0x70
 8006fe6:	677a      	str	r2, [r7, #116]	@ 0x74
 8006fe8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006fec:	4642      	mov	r2, r8
 8006fee:	464b      	mov	r3, r9
 8006ff0:	1891      	adds	r1, r2, r2
 8006ff2:	60b9      	str	r1, [r7, #8]
 8006ff4:	415b      	adcs	r3, r3
 8006ff6:	60fb      	str	r3, [r7, #12]
 8006ff8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ffc:	4641      	mov	r1, r8
 8006ffe:	1851      	adds	r1, r2, r1
 8007000:	6039      	str	r1, [r7, #0]
 8007002:	4649      	mov	r1, r9
 8007004:	414b      	adcs	r3, r1
 8007006:	607b      	str	r3, [r7, #4]
 8007008:	f04f 0200 	mov.w	r2, #0
 800700c:	f04f 0300 	mov.w	r3, #0
 8007010:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007014:	4659      	mov	r1, fp
 8007016:	00cb      	lsls	r3, r1, #3
 8007018:	4651      	mov	r1, sl
 800701a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800701e:	4651      	mov	r1, sl
 8007020:	00ca      	lsls	r2, r1, #3
 8007022:	4610      	mov	r0, r2
 8007024:	4619      	mov	r1, r3
 8007026:	4603      	mov	r3, r0
 8007028:	4642      	mov	r2, r8
 800702a:	189b      	adds	r3, r3, r2
 800702c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800702e:	464b      	mov	r3, r9
 8007030:	460a      	mov	r2, r1
 8007032:	eb42 0303 	adc.w	r3, r2, r3
 8007036:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	2200      	movs	r2, #0
 8007040:	663b      	str	r3, [r7, #96]	@ 0x60
 8007042:	667a      	str	r2, [r7, #100]	@ 0x64
 8007044:	f04f 0200 	mov.w	r2, #0
 8007048:	f04f 0300 	mov.w	r3, #0
 800704c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007050:	4649      	mov	r1, r9
 8007052:	008b      	lsls	r3, r1, #2
 8007054:	4641      	mov	r1, r8
 8007056:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800705a:	4641      	mov	r1, r8
 800705c:	008a      	lsls	r2, r1, #2
 800705e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007062:	f7f9 fdc1 	bl	8000be8 <__aeabi_uldivmod>
 8007066:	4602      	mov	r2, r0
 8007068:	460b      	mov	r3, r1
 800706a:	4b0d      	ldr	r3, [pc, #52]	@ (80070a0 <UART_SetConfig+0x4e4>)
 800706c:	fba3 1302 	umull	r1, r3, r3, r2
 8007070:	095b      	lsrs	r3, r3, #5
 8007072:	2164      	movs	r1, #100	@ 0x64
 8007074:	fb01 f303 	mul.w	r3, r1, r3
 8007078:	1ad3      	subs	r3, r2, r3
 800707a:	011b      	lsls	r3, r3, #4
 800707c:	3332      	adds	r3, #50	@ 0x32
 800707e:	4a08      	ldr	r2, [pc, #32]	@ (80070a0 <UART_SetConfig+0x4e4>)
 8007080:	fba2 2303 	umull	r2, r3, r2, r3
 8007084:	095b      	lsrs	r3, r3, #5
 8007086:	f003 020f 	and.w	r2, r3, #15
 800708a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4422      	add	r2, r4
 8007092:	609a      	str	r2, [r3, #8]
}
 8007094:	bf00      	nop
 8007096:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800709a:	46bd      	mov	sp, r7
 800709c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070a0:	51eb851f 	.word	0x51eb851f

080070a4 <__NVIC_SetPriority>:
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	4603      	mov	r3, r0
 80070ac:	6039      	str	r1, [r7, #0]
 80070ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80070b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	db0a      	blt.n	80070ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	b2da      	uxtb	r2, r3
 80070bc:	490c      	ldr	r1, [pc, #48]	@ (80070f0 <__NVIC_SetPriority+0x4c>)
 80070be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070c2:	0112      	lsls	r2, r2, #4
 80070c4:	b2d2      	uxtb	r2, r2
 80070c6:	440b      	add	r3, r1
 80070c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80070cc:	e00a      	b.n	80070e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	b2da      	uxtb	r2, r3
 80070d2:	4908      	ldr	r1, [pc, #32]	@ (80070f4 <__NVIC_SetPriority+0x50>)
 80070d4:	79fb      	ldrb	r3, [r7, #7]
 80070d6:	f003 030f 	and.w	r3, r3, #15
 80070da:	3b04      	subs	r3, #4
 80070dc:	0112      	lsls	r2, r2, #4
 80070de:	b2d2      	uxtb	r2, r2
 80070e0:	440b      	add	r3, r1
 80070e2:	761a      	strb	r2, [r3, #24]
}
 80070e4:	bf00      	nop
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr
 80070f0:	e000e100 	.word	0xe000e100
 80070f4:	e000ed00 	.word	0xe000ed00

080070f8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80070f8:	b580      	push	{r7, lr}
 80070fa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80070fc:	4b05      	ldr	r3, [pc, #20]	@ (8007114 <SysTick_Handler+0x1c>)
 80070fe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007100:	f002 fd34 	bl	8009b6c <xTaskGetSchedulerState>
 8007104:	4603      	mov	r3, r0
 8007106:	2b01      	cmp	r3, #1
 8007108:	d001      	beq.n	800710e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800710a:	f003 fc65 	bl	800a9d8 <xPortSysTickHandler>
  }
}
 800710e:	bf00      	nop
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	e000e010 	.word	0xe000e010

08007118 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007118:	b580      	push	{r7, lr}
 800711a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800711c:	2100      	movs	r1, #0
 800711e:	f06f 0004 	mvn.w	r0, #4
 8007122:	f7ff ffbf 	bl	80070a4 <__NVIC_SetPriority>
#endif
}
 8007126:	bf00      	nop
 8007128:	bd80      	pop	{r7, pc}
	...

0800712c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007132:	f3ef 8305 	mrs	r3, IPSR
 8007136:	603b      	str	r3, [r7, #0]
  return(result);
 8007138:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800713a:	2b00      	cmp	r3, #0
 800713c:	d003      	beq.n	8007146 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800713e:	f06f 0305 	mvn.w	r3, #5
 8007142:	607b      	str	r3, [r7, #4]
 8007144:	e00c      	b.n	8007160 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007146:	4b0a      	ldr	r3, [pc, #40]	@ (8007170 <osKernelInitialize+0x44>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d105      	bne.n	800715a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800714e:	4b08      	ldr	r3, [pc, #32]	@ (8007170 <osKernelInitialize+0x44>)
 8007150:	2201      	movs	r2, #1
 8007152:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007154:	2300      	movs	r3, #0
 8007156:	607b      	str	r3, [r7, #4]
 8007158:	e002      	b.n	8007160 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800715a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800715e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007160:	687b      	ldr	r3, [r7, #4]
}
 8007162:	4618      	mov	r0, r3
 8007164:	370c      	adds	r7, #12
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop
 8007170:	2000151c 	.word	0x2000151c

08007174 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007174:	b580      	push	{r7, lr}
 8007176:	b082      	sub	sp, #8
 8007178:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800717a:	f3ef 8305 	mrs	r3, IPSR
 800717e:	603b      	str	r3, [r7, #0]
  return(result);
 8007180:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007182:	2b00      	cmp	r3, #0
 8007184:	d003      	beq.n	800718e <osKernelStart+0x1a>
    stat = osErrorISR;
 8007186:	f06f 0305 	mvn.w	r3, #5
 800718a:	607b      	str	r3, [r7, #4]
 800718c:	e010      	b.n	80071b0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800718e:	4b0b      	ldr	r3, [pc, #44]	@ (80071bc <osKernelStart+0x48>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2b01      	cmp	r3, #1
 8007194:	d109      	bne.n	80071aa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007196:	f7ff ffbf 	bl	8007118 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800719a:	4b08      	ldr	r3, [pc, #32]	@ (80071bc <osKernelStart+0x48>)
 800719c:	2202      	movs	r2, #2
 800719e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80071a0:	f001 ffde 	bl	8009160 <vTaskStartScheduler>
      stat = osOK;
 80071a4:	2300      	movs	r3, #0
 80071a6:	607b      	str	r3, [r7, #4]
 80071a8:	e002      	b.n	80071b0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80071aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80071ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80071b0:	687b      	ldr	r3, [r7, #4]
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3708      	adds	r7, #8
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
 80071ba:	bf00      	nop
 80071bc:	2000151c 	.word	0x2000151c

080071c0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b08e      	sub	sp, #56	@ 0x38
 80071c4:	af04      	add	r7, sp, #16
 80071c6:	60f8      	str	r0, [r7, #12]
 80071c8:	60b9      	str	r1, [r7, #8]
 80071ca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80071cc:	2300      	movs	r3, #0
 80071ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071d0:	f3ef 8305 	mrs	r3, IPSR
 80071d4:	617b      	str	r3, [r7, #20]
  return(result);
 80071d6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d17e      	bne.n	80072da <osThreadNew+0x11a>
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d07b      	beq.n	80072da <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80071e2:	2380      	movs	r3, #128	@ 0x80
 80071e4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80071e6:	2318      	movs	r3, #24
 80071e8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80071ea:	2300      	movs	r3, #0
 80071ec:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80071ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80071f2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d045      	beq.n	8007286 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d002      	beq.n	8007208 <osThreadNew+0x48>
        name = attr->name;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	699b      	ldr	r3, [r3, #24]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d002      	beq.n	8007216 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	699b      	ldr	r3, [r3, #24]
 8007214:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d008      	beq.n	800722e <osThreadNew+0x6e>
 800721c:	69fb      	ldr	r3, [r7, #28]
 800721e:	2b38      	cmp	r3, #56	@ 0x38
 8007220:	d805      	bhi.n	800722e <osThreadNew+0x6e>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	f003 0301 	and.w	r3, r3, #1
 800722a:	2b00      	cmp	r3, #0
 800722c:	d001      	beq.n	8007232 <osThreadNew+0x72>
        return (NULL);
 800722e:	2300      	movs	r3, #0
 8007230:	e054      	b.n	80072dc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	695b      	ldr	r3, [r3, #20]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d003      	beq.n	8007242 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	695b      	ldr	r3, [r3, #20]
 800723e:	089b      	lsrs	r3, r3, #2
 8007240:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	689b      	ldr	r3, [r3, #8]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d00e      	beq.n	8007268 <osThreadNew+0xa8>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	2ba7      	cmp	r3, #167	@ 0xa7
 8007250:	d90a      	bls.n	8007268 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007256:	2b00      	cmp	r3, #0
 8007258:	d006      	beq.n	8007268 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	695b      	ldr	r3, [r3, #20]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d002      	beq.n	8007268 <osThreadNew+0xa8>
        mem = 1;
 8007262:	2301      	movs	r3, #1
 8007264:	61bb      	str	r3, [r7, #24]
 8007266:	e010      	b.n	800728a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d10c      	bne.n	800728a <osThreadNew+0xca>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d108      	bne.n	800728a <osThreadNew+0xca>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	691b      	ldr	r3, [r3, #16]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d104      	bne.n	800728a <osThreadNew+0xca>
          mem = 0;
 8007280:	2300      	movs	r3, #0
 8007282:	61bb      	str	r3, [r7, #24]
 8007284:	e001      	b.n	800728a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007286:	2300      	movs	r3, #0
 8007288:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	2b01      	cmp	r3, #1
 800728e:	d110      	bne.n	80072b2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007298:	9202      	str	r2, [sp, #8]
 800729a:	9301      	str	r3, [sp, #4]
 800729c:	69fb      	ldr	r3, [r7, #28]
 800729e:	9300      	str	r3, [sp, #0]
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	6a3a      	ldr	r2, [r7, #32]
 80072a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f001 fd66 	bl	8008d78 <xTaskCreateStatic>
 80072ac:	4603      	mov	r3, r0
 80072ae:	613b      	str	r3, [r7, #16]
 80072b0:	e013      	b.n	80072da <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80072b2:	69bb      	ldr	r3, [r7, #24]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d110      	bne.n	80072da <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80072b8:	6a3b      	ldr	r3, [r7, #32]
 80072ba:	b29a      	uxth	r2, r3
 80072bc:	f107 0310 	add.w	r3, r7, #16
 80072c0:	9301      	str	r3, [sp, #4]
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	9300      	str	r3, [sp, #0]
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80072ca:	68f8      	ldr	r0, [r7, #12]
 80072cc:	f001 fdb4 	bl	8008e38 <xTaskCreate>
 80072d0:	4603      	mov	r3, r0
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d001      	beq.n	80072da <osThreadNew+0x11a>
            hTask = NULL;
 80072d6:	2300      	movs	r3, #0
 80072d8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80072da:	693b      	ldr	r3, [r7, #16]
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3728      	adds	r7, #40	@ 0x28
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072ea:	f3ef 8305 	mrs	r3, IPSR
 80072ee:	603b      	str	r3, [r7, #0]
  return(result);
 80072f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d003      	beq.n	80072fe <osThreadYield+0x1a>
    stat = osErrorISR;
 80072f6:	f06f 0305 	mvn.w	r3, #5
 80072fa:	607b      	str	r3, [r7, #4]
 80072fc:	e009      	b.n	8007312 <osThreadYield+0x2e>
  } else {
    stat = osOK;
 80072fe:	2300      	movs	r3, #0
 8007300:	607b      	str	r3, [r7, #4]
    taskYIELD();
 8007302:	4b07      	ldr	r3, [pc, #28]	@ (8007320 <osThreadYield+0x3c>)
 8007304:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007308:	601a      	str	r2, [r3, #0]
 800730a:	f3bf 8f4f 	dsb	sy
 800730e:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 8007312:	687b      	ldr	r3, [r7, #4]
}
 8007314:	4618      	mov	r0, r3
 8007316:	370c      	adds	r7, #12
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr
 8007320:	e000ed04 	.word	0xe000ed04

08007324 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800732c:	f3ef 8305 	mrs	r3, IPSR
 8007330:	60bb      	str	r3, [r7, #8]
  return(result);
 8007332:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007334:	2b00      	cmp	r3, #0
 8007336:	d003      	beq.n	8007340 <osDelay+0x1c>
    stat = osErrorISR;
 8007338:	f06f 0305 	mvn.w	r3, #5
 800733c:	60fb      	str	r3, [r7, #12]
 800733e:	e007      	b.n	8007350 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007340:	2300      	movs	r3, #0
 8007342:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d002      	beq.n	8007350 <osDelay+0x2c>
      vTaskDelay(ticks);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f001 fed2 	bl	80090f4 <vTaskDelay>
    }
  }

  return (stat);
 8007350:	68fb      	ldr	r3, [r7, #12]
}
 8007352:	4618      	mov	r0, r3
 8007354:	3710      	adds	r7, #16
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}

0800735a <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800735a:	b580      	push	{r7, lr}
 800735c:	b086      	sub	sp, #24
 800735e:	af00      	add	r7, sp, #0
 8007360:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8007362:	2300      	movs	r3, #0
 8007364:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007366:	f3ef 8305 	mrs	r3, IPSR
 800736a:	60fb      	str	r3, [r7, #12]
  return(result);
 800736c:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800736e:	2b00      	cmp	r3, #0
 8007370:	d12d      	bne.n	80073ce <osEventFlagsNew+0x74>
    mem = -1;
 8007372:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007376:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d015      	beq.n	80073aa <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d006      	beq.n	8007394 <osEventFlagsNew+0x3a>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	2b1f      	cmp	r3, #31
 800738c:	d902      	bls.n	8007394 <osEventFlagsNew+0x3a>
        mem = 1;
 800738e:	2301      	movs	r3, #1
 8007390:	613b      	str	r3, [r7, #16]
 8007392:	e00c      	b.n	80073ae <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d108      	bne.n	80073ae <osEventFlagsNew+0x54>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d104      	bne.n	80073ae <osEventFlagsNew+0x54>
          mem = 0;
 80073a4:	2300      	movs	r3, #0
 80073a6:	613b      	str	r3, [r7, #16]
 80073a8:	e001      	b.n	80073ae <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80073aa:	2300      	movs	r3, #0
 80073ac:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d106      	bne.n	80073c2 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	4618      	mov	r0, r3
 80073ba:	f000 fa07 	bl	80077cc <xEventGroupCreateStatic>
 80073be:	6178      	str	r0, [r7, #20]
 80073c0:	e005      	b.n	80073ce <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d102      	bne.n	80073ce <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80073c8:	f000 fa39 	bl	800783e <xEventGroupCreate>
 80073cc:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80073ce:	697b      	ldr	r3, [r7, #20]
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3718      	adds	r7, #24
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80073d8:	b580      	push	{r7, lr}
 80073da:	b086      	sub	sp, #24
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d003      	beq.n	80073f4 <osEventFlagsSet+0x1c>
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80073f2:	d303      	bcc.n	80073fc <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 80073f4:	f06f 0303 	mvn.w	r3, #3
 80073f8:	617b      	str	r3, [r7, #20]
 80073fa:	e028      	b.n	800744e <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073fc:	f3ef 8305 	mrs	r3, IPSR
 8007400:	60fb      	str	r3, [r7, #12]
  return(result);
 8007402:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007404:	2b00      	cmp	r3, #0
 8007406:	d01d      	beq.n	8007444 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8007408:	2300      	movs	r3, #0
 800740a:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800740c:	f107 0308 	add.w	r3, r7, #8
 8007410:	461a      	mov	r2, r3
 8007412:	6839      	ldr	r1, [r7, #0]
 8007414:	6938      	ldr	r0, [r7, #16]
 8007416:	f000 fbbb 	bl	8007b90 <xEventGroupSetBitsFromISR>
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	d103      	bne.n	8007428 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8007420:	f06f 0302 	mvn.w	r3, #2
 8007424:	617b      	str	r3, [r7, #20]
 8007426:	e012      	b.n	800744e <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00d      	beq.n	800744e <osEventFlagsSet+0x76>
 8007432:	4b09      	ldr	r3, [pc, #36]	@ (8007458 <osEventFlagsSet+0x80>)
 8007434:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007438:	601a      	str	r2, [r3, #0]
 800743a:	f3bf 8f4f 	dsb	sy
 800743e:	f3bf 8f6f 	isb	sy
 8007442:	e004      	b.n	800744e <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8007444:	6839      	ldr	r1, [r7, #0]
 8007446:	6938      	ldr	r0, [r7, #16]
 8007448:	f000 fae6 	bl	8007a18 <xEventGroupSetBits>
 800744c:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800744e:	697b      	ldr	r3, [r7, #20]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3718      	adds	r7, #24
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}
 8007458:	e000ed04 	.word	0xe000ed04

0800745c <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800745c:	b580      	push	{r7, lr}
 800745e:	b08c      	sub	sp, #48	@ 0x30
 8007460:	af02      	add	r7, sp, #8
 8007462:	60f8      	str	r0, [r7, #12]
 8007464:	60b9      	str	r1, [r7, #8]
 8007466:	607a      	str	r2, [r7, #4]
 8007468:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d003      	beq.n	800747c <osEventFlagsWait+0x20>
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800747a:	d303      	bcc.n	8007484 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 800747c:	f06f 0303 	mvn.w	r3, #3
 8007480:	61fb      	str	r3, [r7, #28]
 8007482:	e04b      	b.n	800751c <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007484:	f3ef 8305 	mrs	r3, IPSR
 8007488:	617b      	str	r3, [r7, #20]
  return(result);
 800748a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800748c:	2b00      	cmp	r3, #0
 800748e:	d003      	beq.n	8007498 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8007490:	f06f 0305 	mvn.w	r3, #5
 8007494:	61fb      	str	r3, [r7, #28]
 8007496:	e041      	b.n	800751c <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f003 0301 	and.w	r3, r3, #1
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d002      	beq.n	80074a8 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 80074a2:	2301      	movs	r3, #1
 80074a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80074a6:	e001      	b.n	80074ac <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 80074a8:	2300      	movs	r3, #0
 80074aa:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f003 0302 	and.w	r3, r3, #2
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d002      	beq.n	80074bc <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 80074b6:	2300      	movs	r3, #0
 80074b8:	623b      	str	r3, [r7, #32]
 80074ba:	e001      	b.n	80074c0 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 80074bc:	2301      	movs	r3, #1
 80074be:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	9300      	str	r3, [sp, #0]
 80074c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c6:	6a3a      	ldr	r2, [r7, #32]
 80074c8:	68b9      	ldr	r1, [r7, #8]
 80074ca:	69b8      	ldr	r0, [r7, #24]
 80074cc:	f000 f9d2 	bl	8007874 <xEventGroupWaitBits>
 80074d0:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f003 0301 	and.w	r3, r3, #1
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d010      	beq.n	80074fe <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	69fb      	ldr	r3, [r7, #28]
 80074e0:	4013      	ands	r3, r2
 80074e2:	68ba      	ldr	r2, [r7, #8]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d019      	beq.n	800751c <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d003      	beq.n	80074f6 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 80074ee:	f06f 0301 	mvn.w	r3, #1
 80074f2:	61fb      	str	r3, [r7, #28]
 80074f4:	e012      	b.n	800751c <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80074f6:	f06f 0302 	mvn.w	r3, #2
 80074fa:	61fb      	str	r3, [r7, #28]
 80074fc:	e00e      	b.n	800751c <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80074fe:	68ba      	ldr	r2, [r7, #8]
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	4013      	ands	r3, r2
 8007504:	2b00      	cmp	r3, #0
 8007506:	d109      	bne.n	800751c <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d003      	beq.n	8007516 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 800750e:	f06f 0301 	mvn.w	r3, #1
 8007512:	61fb      	str	r3, [r7, #28]
 8007514:	e002      	b.n	800751c <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8007516:	f06f 0302 	mvn.w	r3, #2
 800751a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800751c:	69fb      	ldr	r3, [r7, #28]
}
 800751e:	4618      	mov	r0, r3
 8007520:	3728      	adds	r7, #40	@ 0x28
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}

08007526 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007526:	b580      	push	{r7, lr}
 8007528:	b08a      	sub	sp, #40	@ 0x28
 800752a:	af02      	add	r7, sp, #8
 800752c:	60f8      	str	r0, [r7, #12]
 800752e:	60b9      	str	r1, [r7, #8]
 8007530:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007532:	2300      	movs	r3, #0
 8007534:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007536:	f3ef 8305 	mrs	r3, IPSR
 800753a:	613b      	str	r3, [r7, #16]
  return(result);
 800753c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800753e:	2b00      	cmp	r3, #0
 8007540:	d175      	bne.n	800762e <osSemaphoreNew+0x108>
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d072      	beq.n	800762e <osSemaphoreNew+0x108>
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	429a      	cmp	r2, r3
 800754e:	d86e      	bhi.n	800762e <osSemaphoreNew+0x108>
    mem = -1;
 8007550:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007554:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d015      	beq.n	8007588 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d006      	beq.n	8007572 <osSemaphoreNew+0x4c>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	2b4f      	cmp	r3, #79	@ 0x4f
 800756a:	d902      	bls.n	8007572 <osSemaphoreNew+0x4c>
        mem = 1;
 800756c:	2301      	movs	r3, #1
 800756e:	61bb      	str	r3, [r7, #24]
 8007570:	e00c      	b.n	800758c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d108      	bne.n	800758c <osSemaphoreNew+0x66>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d104      	bne.n	800758c <osSemaphoreNew+0x66>
          mem = 0;
 8007582:	2300      	movs	r3, #0
 8007584:	61bb      	str	r3, [r7, #24]
 8007586:	e001      	b.n	800758c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8007588:	2300      	movs	r3, #0
 800758a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800758c:	69bb      	ldr	r3, [r7, #24]
 800758e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007592:	d04c      	beq.n	800762e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2b01      	cmp	r3, #1
 8007598:	d128      	bne.n	80075ec <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800759a:	69bb      	ldr	r3, [r7, #24]
 800759c:	2b01      	cmp	r3, #1
 800759e:	d10a      	bne.n	80075b6 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	2203      	movs	r2, #3
 80075a6:	9200      	str	r2, [sp, #0]
 80075a8:	2200      	movs	r2, #0
 80075aa:	2100      	movs	r1, #0
 80075ac:	2001      	movs	r0, #1
 80075ae:	f000 fc21 	bl	8007df4 <xQueueGenericCreateStatic>
 80075b2:	61f8      	str	r0, [r7, #28]
 80075b4:	e005      	b.n	80075c2 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80075b6:	2203      	movs	r2, #3
 80075b8:	2100      	movs	r1, #0
 80075ba:	2001      	movs	r0, #1
 80075bc:	f000 fc97 	bl	8007eee <xQueueGenericCreate>
 80075c0:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80075c2:	69fb      	ldr	r3, [r7, #28]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d022      	beq.n	800760e <osSemaphoreNew+0xe8>
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d01f      	beq.n	800760e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80075ce:	2300      	movs	r3, #0
 80075d0:	2200      	movs	r2, #0
 80075d2:	2100      	movs	r1, #0
 80075d4:	69f8      	ldr	r0, [r7, #28]
 80075d6:	f000 fd57 	bl	8008088 <xQueueGenericSend>
 80075da:	4603      	mov	r3, r0
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d016      	beq.n	800760e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80075e0:	69f8      	ldr	r0, [r7, #28]
 80075e2:	f001 f9f5 	bl	80089d0 <vQueueDelete>
            hSemaphore = NULL;
 80075e6:	2300      	movs	r3, #0
 80075e8:	61fb      	str	r3, [r7, #28]
 80075ea:	e010      	b.n	800760e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80075ec:	69bb      	ldr	r3, [r7, #24]
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d108      	bne.n	8007604 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	461a      	mov	r2, r3
 80075f8:	68b9      	ldr	r1, [r7, #8]
 80075fa:	68f8      	ldr	r0, [r7, #12]
 80075fc:	f000 fcd5 	bl	8007faa <xQueueCreateCountingSemaphoreStatic>
 8007600:	61f8      	str	r0, [r7, #28]
 8007602:	e004      	b.n	800760e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007604:	68b9      	ldr	r1, [r7, #8]
 8007606:	68f8      	ldr	r0, [r7, #12]
 8007608:	f000 fd08 	bl	800801c <xQueueCreateCountingSemaphore>
 800760c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d00c      	beq.n	800762e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d003      	beq.n	8007622 <osSemaphoreNew+0xfc>
          name = attr->name;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	617b      	str	r3, [r7, #20]
 8007620:	e001      	b.n	8007626 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007622:	2300      	movs	r3, #0
 8007624:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007626:	6979      	ldr	r1, [r7, #20]
 8007628:	69f8      	ldr	r0, [r7, #28]
 800762a:	f001 fb1d 	bl	8008c68 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800762e:	69fb      	ldr	r3, [r7, #28]
}
 8007630:	4618      	mov	r0, r3
 8007632:	3720      	adds	r7, #32
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}

08007638 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007638:	b580      	push	{r7, lr}
 800763a:	b086      	sub	sp, #24
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
 8007640:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007646:	2300      	movs	r3, #0
 8007648:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d103      	bne.n	8007658 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007650:	f06f 0303 	mvn.w	r3, #3
 8007654:	617b      	str	r3, [r7, #20]
 8007656:	e039      	b.n	80076cc <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007658:	f3ef 8305 	mrs	r3, IPSR
 800765c:	60fb      	str	r3, [r7, #12]
  return(result);
 800765e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007660:	2b00      	cmp	r3, #0
 8007662:	d022      	beq.n	80076aa <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d003      	beq.n	8007672 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800766a:	f06f 0303 	mvn.w	r3, #3
 800766e:	617b      	str	r3, [r7, #20]
 8007670:	e02c      	b.n	80076cc <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8007672:	2300      	movs	r3, #0
 8007674:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8007676:	f107 0308 	add.w	r3, r7, #8
 800767a:	461a      	mov	r2, r3
 800767c:	2100      	movs	r1, #0
 800767e:	6938      	ldr	r0, [r7, #16]
 8007680:	f001 f924 	bl	80088cc <xQueueReceiveFromISR>
 8007684:	4603      	mov	r3, r0
 8007686:	2b01      	cmp	r3, #1
 8007688:	d003      	beq.n	8007692 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800768a:	f06f 0302 	mvn.w	r3, #2
 800768e:	617b      	str	r3, [r7, #20]
 8007690:	e01c      	b.n	80076cc <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d019      	beq.n	80076cc <osSemaphoreAcquire+0x94>
 8007698:	4b0f      	ldr	r3, [pc, #60]	@ (80076d8 <osSemaphoreAcquire+0xa0>)
 800769a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800769e:	601a      	str	r2, [r3, #0]
 80076a0:	f3bf 8f4f 	dsb	sy
 80076a4:	f3bf 8f6f 	isb	sy
 80076a8:	e010      	b.n	80076cc <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80076aa:	6839      	ldr	r1, [r7, #0]
 80076ac:	6938      	ldr	r0, [r7, #16]
 80076ae:	f000 fffd 	bl	80086ac <xQueueSemaphoreTake>
 80076b2:	4603      	mov	r3, r0
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	d009      	beq.n	80076cc <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d003      	beq.n	80076c6 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80076be:	f06f 0301 	mvn.w	r3, #1
 80076c2:	617b      	str	r3, [r7, #20]
 80076c4:	e002      	b.n	80076cc <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80076c6:	f06f 0302 	mvn.w	r3, #2
 80076ca:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80076cc:	697b      	ldr	r3, [r7, #20]
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3718      	adds	r7, #24
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}
 80076d6:	bf00      	nop
 80076d8:	e000ed04 	.word	0xe000ed04

080076dc <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80076dc:	b580      	push	{r7, lr}
 80076de:	b086      	sub	sp, #24
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80076e8:	2300      	movs	r3, #0
 80076ea:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d103      	bne.n	80076fa <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80076f2:	f06f 0303 	mvn.w	r3, #3
 80076f6:	617b      	str	r3, [r7, #20]
 80076f8:	e02c      	b.n	8007754 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076fa:	f3ef 8305 	mrs	r3, IPSR
 80076fe:	60fb      	str	r3, [r7, #12]
  return(result);
 8007700:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007702:	2b00      	cmp	r3, #0
 8007704:	d01a      	beq.n	800773c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8007706:	2300      	movs	r3, #0
 8007708:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800770a:	f107 0308 	add.w	r3, r7, #8
 800770e:	4619      	mov	r1, r3
 8007710:	6938      	ldr	r0, [r7, #16]
 8007712:	f000 fe59 	bl	80083c8 <xQueueGiveFromISR>
 8007716:	4603      	mov	r3, r0
 8007718:	2b01      	cmp	r3, #1
 800771a:	d003      	beq.n	8007724 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800771c:	f06f 0302 	mvn.w	r3, #2
 8007720:	617b      	str	r3, [r7, #20]
 8007722:	e017      	b.n	8007754 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d014      	beq.n	8007754 <osSemaphoreRelease+0x78>
 800772a:	4b0d      	ldr	r3, [pc, #52]	@ (8007760 <osSemaphoreRelease+0x84>)
 800772c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007730:	601a      	str	r2, [r3, #0]
 8007732:	f3bf 8f4f 	dsb	sy
 8007736:	f3bf 8f6f 	isb	sy
 800773a:	e00b      	b.n	8007754 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800773c:	2300      	movs	r3, #0
 800773e:	2200      	movs	r2, #0
 8007740:	2100      	movs	r1, #0
 8007742:	6938      	ldr	r0, [r7, #16]
 8007744:	f000 fca0 	bl	8008088 <xQueueGenericSend>
 8007748:	4603      	mov	r3, r0
 800774a:	2b01      	cmp	r3, #1
 800774c:	d002      	beq.n	8007754 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800774e:	f06f 0302 	mvn.w	r3, #2
 8007752:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007754:	697b      	ldr	r3, [r7, #20]
}
 8007756:	4618      	mov	r0, r3
 8007758:	3718      	adds	r7, #24
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	e000ed04 	.word	0xe000ed04

08007764 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007764:	b480      	push	{r7}
 8007766:	b085      	sub	sp, #20
 8007768:	af00      	add	r7, sp, #0
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	4a07      	ldr	r2, [pc, #28]	@ (8007790 <vApplicationGetIdleTaskMemory+0x2c>)
 8007774:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	4a06      	ldr	r2, [pc, #24]	@ (8007794 <vApplicationGetIdleTaskMemory+0x30>)
 800777a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2280      	movs	r2, #128	@ 0x80
 8007780:	601a      	str	r2, [r3, #0]
}
 8007782:	bf00      	nop
 8007784:	3714      	adds	r7, #20
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr
 800778e:	bf00      	nop
 8007790:	20001520 	.word	0x20001520
 8007794:	200015c8 	.word	0x200015c8

08007798 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007798:	b480      	push	{r7}
 800779a:	b085      	sub	sp, #20
 800779c:	af00      	add	r7, sp, #0
 800779e:	60f8      	str	r0, [r7, #12]
 80077a0:	60b9      	str	r1, [r7, #8]
 80077a2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	4a07      	ldr	r2, [pc, #28]	@ (80077c4 <vApplicationGetTimerTaskMemory+0x2c>)
 80077a8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	4a06      	ldr	r2, [pc, #24]	@ (80077c8 <vApplicationGetTimerTaskMemory+0x30>)
 80077ae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80077b6:	601a      	str	r2, [r3, #0]
}
 80077b8:	bf00      	nop
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr
 80077c4:	200017c8 	.word	0x200017c8
 80077c8:	20001870 	.word	0x20001870

080077cc <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b086      	sub	sp, #24
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d10b      	bne.n	80077f2 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80077da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077de:	f383 8811 	msr	BASEPRI, r3
 80077e2:	f3bf 8f6f 	isb	sy
 80077e6:	f3bf 8f4f 	dsb	sy
 80077ea:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80077ec:	bf00      	nop
 80077ee:	bf00      	nop
 80077f0:	e7fd      	b.n	80077ee <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80077f2:	2320      	movs	r3, #32
 80077f4:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	2b20      	cmp	r3, #32
 80077fa:	d00b      	beq.n	8007814 <xEventGroupCreateStatic+0x48>
	__asm volatile
 80077fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007800:	f383 8811 	msr	BASEPRI, r3
 8007804:	f3bf 8f6f 	isb	sy
 8007808:	f3bf 8f4f 	dsb	sy
 800780c:	60fb      	str	r3, [r7, #12]
}
 800780e:	bf00      	nop
 8007810:	bf00      	nop
 8007812:	e7fd      	b.n	8007810 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d00a      	beq.n	8007834 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	2200      	movs	r2, #0
 8007822:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	3304      	adds	r3, #4
 8007828:	4618      	mov	r0, r3
 800782a:	f000 f9c5 	bl	8007bb8 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	2201      	movs	r2, #1
 8007832:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8007834:	697b      	ldr	r3, [r7, #20]
	}
 8007836:	4618      	mov	r0, r3
 8007838:	3718      	adds	r7, #24
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}

0800783e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800783e:	b580      	push	{r7, lr}
 8007840:	b082      	sub	sp, #8
 8007842:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8007844:	2020      	movs	r0, #32
 8007846:	f003 f959 	bl	800aafc <pvPortMalloc>
 800784a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00a      	beq.n	8007868 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	3304      	adds	r3, #4
 800785c:	4618      	mov	r0, r3
 800785e:	f000 f9ab 	bl	8007bb8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8007868:	687b      	ldr	r3, [r7, #4]
	}
 800786a:	4618      	mov	r0, r3
 800786c:	3708      	adds	r7, #8
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
	...

08007874 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b090      	sub	sp, #64	@ 0x40
 8007878:	af00      	add	r7, sp, #0
 800787a:	60f8      	str	r0, [r7, #12]
 800787c:	60b9      	str	r1, [r7, #8]
 800787e:	607a      	str	r2, [r7, #4]
 8007880:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8007886:	2300      	movs	r3, #0
 8007888:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800788a:	2300      	movs	r3, #0
 800788c:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d10b      	bne.n	80078ac <xEventGroupWaitBits+0x38>
	__asm volatile
 8007894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007898:	f383 8811 	msr	BASEPRI, r3
 800789c:	f3bf 8f6f 	isb	sy
 80078a0:	f3bf 8f4f 	dsb	sy
 80078a4:	623b      	str	r3, [r7, #32]
}
 80078a6:	bf00      	nop
 80078a8:	bf00      	nop
 80078aa:	e7fd      	b.n	80078a8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078b2:	d30b      	bcc.n	80078cc <xEventGroupWaitBits+0x58>
	__asm volatile
 80078b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078b8:	f383 8811 	msr	BASEPRI, r3
 80078bc:	f3bf 8f6f 	isb	sy
 80078c0:	f3bf 8f4f 	dsb	sy
 80078c4:	61fb      	str	r3, [r7, #28]
}
 80078c6:	bf00      	nop
 80078c8:	bf00      	nop
 80078ca:	e7fd      	b.n	80078c8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d10b      	bne.n	80078ea <xEventGroupWaitBits+0x76>
	__asm volatile
 80078d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078d6:	f383 8811 	msr	BASEPRI, r3
 80078da:	f3bf 8f6f 	isb	sy
 80078de:	f3bf 8f4f 	dsb	sy
 80078e2:	61bb      	str	r3, [r7, #24]
}
 80078e4:	bf00      	nop
 80078e6:	bf00      	nop
 80078e8:	e7fd      	b.n	80078e6 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80078ea:	f002 f93f 	bl	8009b6c <xTaskGetSchedulerState>
 80078ee:	4603      	mov	r3, r0
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d102      	bne.n	80078fa <xEventGroupWaitBits+0x86>
 80078f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d101      	bne.n	80078fe <xEventGroupWaitBits+0x8a>
 80078fa:	2301      	movs	r3, #1
 80078fc:	e000      	b.n	8007900 <xEventGroupWaitBits+0x8c>
 80078fe:	2300      	movs	r3, #0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d10b      	bne.n	800791c <xEventGroupWaitBits+0xa8>
	__asm volatile
 8007904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007908:	f383 8811 	msr	BASEPRI, r3
 800790c:	f3bf 8f6f 	isb	sy
 8007910:	f3bf 8f4f 	dsb	sy
 8007914:	617b      	str	r3, [r7, #20]
}
 8007916:	bf00      	nop
 8007918:	bf00      	nop
 800791a:	e7fd      	b.n	8007918 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 800791c:	f001 fc90 	bl	8009240 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8007920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8007926:	683a      	ldr	r2, [r7, #0]
 8007928:	68b9      	ldr	r1, [r7, #8]
 800792a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800792c:	f000 f90d 	bl	8007b4a <prvTestWaitCondition>
 8007930:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8007932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007934:	2b00      	cmp	r3, #0
 8007936:	d00e      	beq.n	8007956 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8007938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800793a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800793c:	2300      	movs	r3, #0
 800793e:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d028      	beq.n	8007998 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	43db      	mvns	r3, r3
 800794e:	401a      	ands	r2, r3
 8007950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007952:	601a      	str	r2, [r3, #0]
 8007954:	e020      	b.n	8007998 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8007956:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007958:	2b00      	cmp	r3, #0
 800795a:	d104      	bne.n	8007966 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800795c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800795e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8007960:	2301      	movs	r3, #1
 8007962:	633b      	str	r3, [r7, #48]	@ 0x30
 8007964:	e018      	b.n	8007998 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d003      	beq.n	8007974 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800796c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800796e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007972:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d003      	beq.n	8007982 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800797a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800797c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007980:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8007982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007984:	1d18      	adds	r0, r3, #4
 8007986:	68ba      	ldr	r2, [r7, #8]
 8007988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800798a:	4313      	orrs	r3, r2
 800798c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800798e:	4619      	mov	r1, r3
 8007990:	f001 fe58 	bl	8009644 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8007994:	2300      	movs	r3, #0
 8007996:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8007998:	f001 fc60 	bl	800925c <xTaskResumeAll>
 800799c:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800799e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d031      	beq.n	8007a08 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 80079a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d107      	bne.n	80079ba <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 80079aa:	4b1a      	ldr	r3, [pc, #104]	@ (8007a14 <xEventGroupWaitBits+0x1a0>)
 80079ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079b0:	601a      	str	r2, [r3, #0]
 80079b2:	f3bf 8f4f 	dsb	sy
 80079b6:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80079ba:	f002 fa51 	bl	8009e60 <uxTaskResetEventItemValue>
 80079be:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80079c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d11a      	bne.n	8007a00 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 80079ca:	f002 ff75 	bl	800a8b8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80079ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80079d4:	683a      	ldr	r2, [r7, #0]
 80079d6:	68b9      	ldr	r1, [r7, #8]
 80079d8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80079da:	f000 f8b6 	bl	8007b4a <prvTestWaitCondition>
 80079de:	4603      	mov	r3, r0
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d009      	beq.n	80079f8 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d006      	beq.n	80079f8 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80079ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	43db      	mvns	r3, r3
 80079f2:	401a      	ands	r2, r3
 80079f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079f6:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80079f8:	2301      	movs	r3, #1
 80079fa:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 80079fc:	f002 ff8e 	bl	800a91c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007a00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a02:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8007a08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3740      	adds	r7, #64	@ 0x40
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	bf00      	nop
 8007a14:	e000ed04 	.word	0xe000ed04

08007a18 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b08e      	sub	sp, #56	@ 0x38
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8007a22:	2300      	movs	r3, #0
 8007a24:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d10b      	bne.n	8007a4c <xEventGroupSetBits+0x34>
	__asm volatile
 8007a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a38:	f383 8811 	msr	BASEPRI, r3
 8007a3c:	f3bf 8f6f 	isb	sy
 8007a40:	f3bf 8f4f 	dsb	sy
 8007a44:	613b      	str	r3, [r7, #16]
}
 8007a46:	bf00      	nop
 8007a48:	bf00      	nop
 8007a4a:	e7fd      	b.n	8007a48 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a52:	d30b      	bcc.n	8007a6c <xEventGroupSetBits+0x54>
	__asm volatile
 8007a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a58:	f383 8811 	msr	BASEPRI, r3
 8007a5c:	f3bf 8f6f 	isb	sy
 8007a60:	f3bf 8f4f 	dsb	sy
 8007a64:	60fb      	str	r3, [r7, #12]
}
 8007a66:	bf00      	nop
 8007a68:	bf00      	nop
 8007a6a:	e7fd      	b.n	8007a68 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8007a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a6e:	3304      	adds	r3, #4
 8007a70:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a74:	3308      	adds	r3, #8
 8007a76:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8007a78:	f001 fbe2 	bl	8009240 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8007a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7e:	68db      	ldr	r3, [r3, #12]
 8007a80:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8007a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	431a      	orrs	r2, r3
 8007a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a8c:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8007a8e:	e03c      	b.n	8007b0a <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8007a90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8007a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8007aa0:	69bb      	ldr	r3, [r7, #24]
 8007aa2:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8007aa6:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007aa8:	69bb      	ldr	r3, [r7, #24]
 8007aaa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007aae:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d108      	bne.n	8007acc <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8007aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	69bb      	ldr	r3, [r7, #24]
 8007ac0:	4013      	ands	r3, r2
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d00b      	beq.n	8007ade <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007aca:	e008      	b.n	8007ade <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8007acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	69bb      	ldr	r3, [r7, #24]
 8007ad2:	4013      	ands	r3, r2
 8007ad4:	69ba      	ldr	r2, [r7, #24]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d101      	bne.n	8007ade <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8007ada:	2301      	movs	r3, #1
 8007adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8007ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d010      	beq.n	8007b06 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d003      	beq.n	8007af6 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8007aee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007af0:	69bb      	ldr	r3, [r7, #24]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8007af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007afe:	4619      	mov	r1, r3
 8007b00:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007b02:	f001 fe6d 	bl	80097e0 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8007b0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b0c:	6a3b      	ldr	r3, [r7, #32]
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d1be      	bne.n	8007a90 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b18:	43db      	mvns	r3, r3
 8007b1a:	401a      	ands	r2, r3
 8007b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1e:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8007b20:	f001 fb9c 	bl	800925c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8007b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b26:	681b      	ldr	r3, [r3, #0]
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3738      	adds	r7, #56	@ 0x38
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b082      	sub	sp, #8
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8007b3a:	6839      	ldr	r1, [r7, #0]
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f7ff ff6b 	bl	8007a18 <xEventGroupSetBits>
}
 8007b42:	bf00      	nop
 8007b44:	3708      	adds	r7, #8
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}

08007b4a <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8007b4a:	b480      	push	{r7}
 8007b4c:	b087      	sub	sp, #28
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	60f8      	str	r0, [r7, #12]
 8007b52:	60b9      	str	r1, [r7, #8]
 8007b54:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8007b56:	2300      	movs	r3, #0
 8007b58:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d107      	bne.n	8007b70 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8007b60:	68fa      	ldr	r2, [r7, #12]
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	4013      	ands	r3, r2
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d00a      	beq.n	8007b80 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	617b      	str	r3, [r7, #20]
 8007b6e:	e007      	b.n	8007b80 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8007b70:	68fa      	ldr	r2, [r7, #12]
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	4013      	ands	r3, r2
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d101      	bne.n	8007b80 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8007b80:	697b      	ldr	r3, [r7, #20]
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	371c      	adds	r7, #28
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr
	...

08007b90 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b086      	sub	sp, #24
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	60f8      	str	r0, [r7, #12]
 8007b98:	60b9      	str	r1, [r7, #8]
 8007b9a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	68ba      	ldr	r2, [r7, #8]
 8007ba0:	68f9      	ldr	r1, [r7, #12]
 8007ba2:	4804      	ldr	r0, [pc, #16]	@ (8007bb4 <xEventGroupSetBitsFromISR+0x24>)
 8007ba4:	f002 fd36 	bl	800a614 <xTimerPendFunctionCallFromISR>
 8007ba8:	6178      	str	r0, [r7, #20]

		return xReturn;
 8007baa:	697b      	ldr	r3, [r7, #20]
	}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3718      	adds	r7, #24
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}
 8007bb4:	08007b31 	.word	0x08007b31

08007bb8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b083      	sub	sp, #12
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f103 0208 	add.w	r2, r3, #8
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007bd0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f103 0208 	add.w	r2, r3, #8
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f103 0208 	add.w	r2, r3, #8
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2200      	movs	r2, #0
 8007bea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007bec:	bf00      	nop
 8007bee:	370c      	adds	r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr

08007bf8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007c06:	bf00      	nop
 8007c08:	370c      	adds	r7, #12
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr

08007c12 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c12:	b480      	push	{r7}
 8007c14:	b085      	sub	sp, #20
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
 8007c1a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	68fa      	ldr	r2, [r7, #12]
 8007c26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	689a      	ldr	r2, [r3, #8]
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	689b      	ldr	r3, [r3, #8]
 8007c34:	683a      	ldr	r2, [r7, #0]
 8007c36:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	683a      	ldr	r2, [r7, #0]
 8007c3c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	687a      	ldr	r2, [r7, #4]
 8007c42:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	1c5a      	adds	r2, r3, #1
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	601a      	str	r2, [r3, #0]
}
 8007c4e:	bf00      	nop
 8007c50:	3714      	adds	r7, #20
 8007c52:	46bd      	mov	sp, r7
 8007c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c58:	4770      	bx	lr

08007c5a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c5a:	b480      	push	{r7}
 8007c5c:	b085      	sub	sp, #20
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
 8007c62:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c70:	d103      	bne.n	8007c7a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	691b      	ldr	r3, [r3, #16]
 8007c76:	60fb      	str	r3, [r7, #12]
 8007c78:	e00c      	b.n	8007c94 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	3308      	adds	r3, #8
 8007c7e:	60fb      	str	r3, [r7, #12]
 8007c80:	e002      	b.n	8007c88 <vListInsert+0x2e>
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	60fb      	str	r3, [r7, #12]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	68ba      	ldr	r2, [r7, #8]
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d2f6      	bcs.n	8007c82 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	683a      	ldr	r2, [r7, #0]
 8007ca2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	68fa      	ldr	r2, [r7, #12]
 8007ca8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	683a      	ldr	r2, [r7, #0]
 8007cae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	687a      	ldr	r2, [r7, #4]
 8007cb4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	1c5a      	adds	r2, r3, #1
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	601a      	str	r2, [r3, #0]
}
 8007cc0:	bf00      	nop
 8007cc2:	3714      	adds	r7, #20
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b085      	sub	sp, #20
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	691b      	ldr	r3, [r3, #16]
 8007cd8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	687a      	ldr	r2, [r7, #4]
 8007ce0:	6892      	ldr	r2, [r2, #8]
 8007ce2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	687a      	ldr	r2, [r7, #4]
 8007cea:	6852      	ldr	r2, [r2, #4]
 8007cec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	687a      	ldr	r2, [r7, #4]
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d103      	bne.n	8007d00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	689a      	ldr	r2, [r3, #8]
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	1e5a      	subs	r2, r3, #1
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3714      	adds	r7, #20
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b084      	sub	sp, #16
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d10b      	bne.n	8007d4c <xQueueGenericReset+0x2c>
	__asm volatile
 8007d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d38:	f383 8811 	msr	BASEPRI, r3
 8007d3c:	f3bf 8f6f 	isb	sy
 8007d40:	f3bf 8f4f 	dsb	sy
 8007d44:	60bb      	str	r3, [r7, #8]
}
 8007d46:	bf00      	nop
 8007d48:	bf00      	nop
 8007d4a:	e7fd      	b.n	8007d48 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007d4c:	f002 fdb4 	bl	800a8b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d58:	68f9      	ldr	r1, [r7, #12]
 8007d5a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007d5c:	fb01 f303 	mul.w	r3, r1, r3
 8007d60:	441a      	add	r2, r3
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d7c:	3b01      	subs	r3, #1
 8007d7e:	68f9      	ldr	r1, [r7, #12]
 8007d80:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007d82:	fb01 f303 	mul.w	r3, r1, r3
 8007d86:	441a      	add	r2, r3
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	22ff      	movs	r2, #255	@ 0xff
 8007d90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	22ff      	movs	r2, #255	@ 0xff
 8007d98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d114      	bne.n	8007dcc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	691b      	ldr	r3, [r3, #16]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d01a      	beq.n	8007de0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	3310      	adds	r3, #16
 8007dae:	4618      	mov	r0, r3
 8007db0:	f001 fcb2 	bl	8009718 <xTaskRemoveFromEventList>
 8007db4:	4603      	mov	r3, r0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d012      	beq.n	8007de0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007dba:	4b0d      	ldr	r3, [pc, #52]	@ (8007df0 <xQueueGenericReset+0xd0>)
 8007dbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dc0:	601a      	str	r2, [r3, #0]
 8007dc2:	f3bf 8f4f 	dsb	sy
 8007dc6:	f3bf 8f6f 	isb	sy
 8007dca:	e009      	b.n	8007de0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	3310      	adds	r3, #16
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	f7ff fef1 	bl	8007bb8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	3324      	adds	r3, #36	@ 0x24
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f7ff feec 	bl	8007bb8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007de0:	f002 fd9c 	bl	800a91c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007de4:	2301      	movs	r3, #1
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3710      	adds	r7, #16
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}
 8007dee:	bf00      	nop
 8007df0:	e000ed04 	.word	0xe000ed04

08007df4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b08e      	sub	sp, #56	@ 0x38
 8007df8:	af02      	add	r7, sp, #8
 8007dfa:	60f8      	str	r0, [r7, #12]
 8007dfc:	60b9      	str	r1, [r7, #8]
 8007dfe:	607a      	str	r2, [r7, #4]
 8007e00:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d10b      	bne.n	8007e20 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e0c:	f383 8811 	msr	BASEPRI, r3
 8007e10:	f3bf 8f6f 	isb	sy
 8007e14:	f3bf 8f4f 	dsb	sy
 8007e18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007e1a:	bf00      	nop
 8007e1c:	bf00      	nop
 8007e1e:	e7fd      	b.n	8007e1c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d10b      	bne.n	8007e3e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e2a:	f383 8811 	msr	BASEPRI, r3
 8007e2e:	f3bf 8f6f 	isb	sy
 8007e32:	f3bf 8f4f 	dsb	sy
 8007e36:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007e38:	bf00      	nop
 8007e3a:	bf00      	nop
 8007e3c:	e7fd      	b.n	8007e3a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d002      	beq.n	8007e4a <xQueueGenericCreateStatic+0x56>
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d001      	beq.n	8007e4e <xQueueGenericCreateStatic+0x5a>
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e000      	b.n	8007e50 <xQueueGenericCreateStatic+0x5c>
 8007e4e:	2300      	movs	r3, #0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d10b      	bne.n	8007e6c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e58:	f383 8811 	msr	BASEPRI, r3
 8007e5c:	f3bf 8f6f 	isb	sy
 8007e60:	f3bf 8f4f 	dsb	sy
 8007e64:	623b      	str	r3, [r7, #32]
}
 8007e66:	bf00      	nop
 8007e68:	bf00      	nop
 8007e6a:	e7fd      	b.n	8007e68 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d102      	bne.n	8007e78 <xQueueGenericCreateStatic+0x84>
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d101      	bne.n	8007e7c <xQueueGenericCreateStatic+0x88>
 8007e78:	2301      	movs	r3, #1
 8007e7a:	e000      	b.n	8007e7e <xQueueGenericCreateStatic+0x8a>
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d10b      	bne.n	8007e9a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e86:	f383 8811 	msr	BASEPRI, r3
 8007e8a:	f3bf 8f6f 	isb	sy
 8007e8e:	f3bf 8f4f 	dsb	sy
 8007e92:	61fb      	str	r3, [r7, #28]
}
 8007e94:	bf00      	nop
 8007e96:	bf00      	nop
 8007e98:	e7fd      	b.n	8007e96 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007e9a:	2350      	movs	r3, #80	@ 0x50
 8007e9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	2b50      	cmp	r3, #80	@ 0x50
 8007ea2:	d00b      	beq.n	8007ebc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ea8:	f383 8811 	msr	BASEPRI, r3
 8007eac:	f3bf 8f6f 	isb	sy
 8007eb0:	f3bf 8f4f 	dsb	sy
 8007eb4:	61bb      	str	r3, [r7, #24]
}
 8007eb6:	bf00      	nop
 8007eb8:	bf00      	nop
 8007eba:	e7fd      	b.n	8007eb8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007ebc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d00d      	beq.n	8007ee4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eca:	2201      	movs	r2, #1
 8007ecc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007ed0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ed6:	9300      	str	r3, [sp, #0]
 8007ed8:	4613      	mov	r3, r2
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	68b9      	ldr	r1, [r7, #8]
 8007ede:	68f8      	ldr	r0, [r7, #12]
 8007ee0:	f000 f840 	bl	8007f64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3730      	adds	r7, #48	@ 0x30
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}

08007eee <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007eee:	b580      	push	{r7, lr}
 8007ef0:	b08a      	sub	sp, #40	@ 0x28
 8007ef2:	af02      	add	r7, sp, #8
 8007ef4:	60f8      	str	r0, [r7, #12]
 8007ef6:	60b9      	str	r1, [r7, #8]
 8007ef8:	4613      	mov	r3, r2
 8007efa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d10b      	bne.n	8007f1a <xQueueGenericCreate+0x2c>
	__asm volatile
 8007f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f06:	f383 8811 	msr	BASEPRI, r3
 8007f0a:	f3bf 8f6f 	isb	sy
 8007f0e:	f3bf 8f4f 	dsb	sy
 8007f12:	613b      	str	r3, [r7, #16]
}
 8007f14:	bf00      	nop
 8007f16:	bf00      	nop
 8007f18:	e7fd      	b.n	8007f16 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	68ba      	ldr	r2, [r7, #8]
 8007f1e:	fb02 f303 	mul.w	r3, r2, r3
 8007f22:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007f24:	69fb      	ldr	r3, [r7, #28]
 8007f26:	3350      	adds	r3, #80	@ 0x50
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f002 fde7 	bl	800aafc <pvPortMalloc>
 8007f2e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d011      	beq.n	8007f5a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	3350      	adds	r3, #80	@ 0x50
 8007f3e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007f40:	69bb      	ldr	r3, [r7, #24]
 8007f42:	2200      	movs	r2, #0
 8007f44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007f48:	79fa      	ldrb	r2, [r7, #7]
 8007f4a:	69bb      	ldr	r3, [r7, #24]
 8007f4c:	9300      	str	r3, [sp, #0]
 8007f4e:	4613      	mov	r3, r2
 8007f50:	697a      	ldr	r2, [r7, #20]
 8007f52:	68b9      	ldr	r1, [r7, #8]
 8007f54:	68f8      	ldr	r0, [r7, #12]
 8007f56:	f000 f805 	bl	8007f64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007f5a:	69bb      	ldr	r3, [r7, #24]
	}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3720      	adds	r7, #32
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b084      	sub	sp, #16
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
 8007f70:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d103      	bne.n	8007f80 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007f78:	69bb      	ldr	r3, [r7, #24]
 8007f7a:	69ba      	ldr	r2, [r7, #24]
 8007f7c:	601a      	str	r2, [r3, #0]
 8007f7e:	e002      	b.n	8007f86 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007f80:	69bb      	ldr	r3, [r7, #24]
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007f86:	69bb      	ldr	r3, [r7, #24]
 8007f88:	68fa      	ldr	r2, [r7, #12]
 8007f8a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007f8c:	69bb      	ldr	r3, [r7, #24]
 8007f8e:	68ba      	ldr	r2, [r7, #8]
 8007f90:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007f92:	2101      	movs	r1, #1
 8007f94:	69b8      	ldr	r0, [r7, #24]
 8007f96:	f7ff fec3 	bl	8007d20 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007f9a:	69bb      	ldr	r3, [r7, #24]
 8007f9c:	78fa      	ldrb	r2, [r7, #3]
 8007f9e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007fa2:	bf00      	nop
 8007fa4:	3710      	adds	r7, #16
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007faa:	b580      	push	{r7, lr}
 8007fac:	b08a      	sub	sp, #40	@ 0x28
 8007fae:	af02      	add	r7, sp, #8
 8007fb0:	60f8      	str	r0, [r7, #12]
 8007fb2:	60b9      	str	r1, [r7, #8]
 8007fb4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d10b      	bne.n	8007fd4 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fc0:	f383 8811 	msr	BASEPRI, r3
 8007fc4:	f3bf 8f6f 	isb	sy
 8007fc8:	f3bf 8f4f 	dsb	sy
 8007fcc:	61bb      	str	r3, [r7, #24]
}
 8007fce:	bf00      	nop
 8007fd0:	bf00      	nop
 8007fd2:	e7fd      	b.n	8007fd0 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007fd4:	68ba      	ldr	r2, [r7, #8]
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d90b      	bls.n	8007ff4 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe0:	f383 8811 	msr	BASEPRI, r3
 8007fe4:	f3bf 8f6f 	isb	sy
 8007fe8:	f3bf 8f4f 	dsb	sy
 8007fec:	617b      	str	r3, [r7, #20]
}
 8007fee:	bf00      	nop
 8007ff0:	bf00      	nop
 8007ff2:	e7fd      	b.n	8007ff0 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007ff4:	2302      	movs	r3, #2
 8007ff6:	9300      	str	r3, [sp, #0]
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	2100      	movs	r1, #0
 8007ffe:	68f8      	ldr	r0, [r7, #12]
 8008000:	f7ff fef8 	bl	8007df4 <xQueueGenericCreateStatic>
 8008004:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008006:	69fb      	ldr	r3, [r7, #28]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d002      	beq.n	8008012 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800800c:	69fb      	ldr	r3, [r7, #28]
 800800e:	68ba      	ldr	r2, [r7, #8]
 8008010:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008012:	69fb      	ldr	r3, [r7, #28]
	}
 8008014:	4618      	mov	r0, r3
 8008016:	3720      	adds	r7, #32
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}

0800801c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800801c:	b580      	push	{r7, lr}
 800801e:	b086      	sub	sp, #24
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d10b      	bne.n	8008044 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800802c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008030:	f383 8811 	msr	BASEPRI, r3
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	f3bf 8f4f 	dsb	sy
 800803c:	613b      	str	r3, [r7, #16]
}
 800803e:	bf00      	nop
 8008040:	bf00      	nop
 8008042:	e7fd      	b.n	8008040 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008044:	683a      	ldr	r2, [r7, #0]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	429a      	cmp	r2, r3
 800804a:	d90b      	bls.n	8008064 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800804c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008050:	f383 8811 	msr	BASEPRI, r3
 8008054:	f3bf 8f6f 	isb	sy
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	60fb      	str	r3, [r7, #12]
}
 800805e:	bf00      	nop
 8008060:	bf00      	nop
 8008062:	e7fd      	b.n	8008060 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008064:	2202      	movs	r2, #2
 8008066:	2100      	movs	r1, #0
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f7ff ff40 	bl	8007eee <xQueueGenericCreate>
 800806e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d002      	beq.n	800807c <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	683a      	ldr	r2, [r7, #0]
 800807a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800807c:	697b      	ldr	r3, [r7, #20]
	}
 800807e:	4618      	mov	r0, r3
 8008080:	3718      	adds	r7, #24
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
	...

08008088 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b08e      	sub	sp, #56	@ 0x38
 800808c:	af00      	add	r7, sp, #0
 800808e:	60f8      	str	r0, [r7, #12]
 8008090:	60b9      	str	r1, [r7, #8]
 8008092:	607a      	str	r2, [r7, #4]
 8008094:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008096:	2300      	movs	r3, #0
 8008098:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800809e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d10b      	bne.n	80080bc <xQueueGenericSend+0x34>
	__asm volatile
 80080a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a8:	f383 8811 	msr	BASEPRI, r3
 80080ac:	f3bf 8f6f 	isb	sy
 80080b0:	f3bf 8f4f 	dsb	sy
 80080b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80080b6:	bf00      	nop
 80080b8:	bf00      	nop
 80080ba:	e7fd      	b.n	80080b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d103      	bne.n	80080ca <xQueueGenericSend+0x42>
 80080c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d101      	bne.n	80080ce <xQueueGenericSend+0x46>
 80080ca:	2301      	movs	r3, #1
 80080cc:	e000      	b.n	80080d0 <xQueueGenericSend+0x48>
 80080ce:	2300      	movs	r3, #0
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d10b      	bne.n	80080ec <xQueueGenericSend+0x64>
	__asm volatile
 80080d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d8:	f383 8811 	msr	BASEPRI, r3
 80080dc:	f3bf 8f6f 	isb	sy
 80080e0:	f3bf 8f4f 	dsb	sy
 80080e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80080e6:	bf00      	nop
 80080e8:	bf00      	nop
 80080ea:	e7fd      	b.n	80080e8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	2b02      	cmp	r3, #2
 80080f0:	d103      	bne.n	80080fa <xQueueGenericSend+0x72>
 80080f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	d101      	bne.n	80080fe <xQueueGenericSend+0x76>
 80080fa:	2301      	movs	r3, #1
 80080fc:	e000      	b.n	8008100 <xQueueGenericSend+0x78>
 80080fe:	2300      	movs	r3, #0
 8008100:	2b00      	cmp	r3, #0
 8008102:	d10b      	bne.n	800811c <xQueueGenericSend+0x94>
	__asm volatile
 8008104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008108:	f383 8811 	msr	BASEPRI, r3
 800810c:	f3bf 8f6f 	isb	sy
 8008110:	f3bf 8f4f 	dsb	sy
 8008114:	623b      	str	r3, [r7, #32]
}
 8008116:	bf00      	nop
 8008118:	bf00      	nop
 800811a:	e7fd      	b.n	8008118 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800811c:	f001 fd26 	bl	8009b6c <xTaskGetSchedulerState>
 8008120:	4603      	mov	r3, r0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d102      	bne.n	800812c <xQueueGenericSend+0xa4>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d101      	bne.n	8008130 <xQueueGenericSend+0xa8>
 800812c:	2301      	movs	r3, #1
 800812e:	e000      	b.n	8008132 <xQueueGenericSend+0xaa>
 8008130:	2300      	movs	r3, #0
 8008132:	2b00      	cmp	r3, #0
 8008134:	d10b      	bne.n	800814e <xQueueGenericSend+0xc6>
	__asm volatile
 8008136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813a:	f383 8811 	msr	BASEPRI, r3
 800813e:	f3bf 8f6f 	isb	sy
 8008142:	f3bf 8f4f 	dsb	sy
 8008146:	61fb      	str	r3, [r7, #28]
}
 8008148:	bf00      	nop
 800814a:	bf00      	nop
 800814c:	e7fd      	b.n	800814a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800814e:	f002 fbb3 	bl	800a8b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008154:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800815a:	429a      	cmp	r2, r3
 800815c:	d302      	bcc.n	8008164 <xQueueGenericSend+0xdc>
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	2b02      	cmp	r3, #2
 8008162:	d129      	bne.n	80081b8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008164:	683a      	ldr	r2, [r7, #0]
 8008166:	68b9      	ldr	r1, [r7, #8]
 8008168:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800816a:	f000 fc6d 	bl	8008a48 <prvCopyDataToQueue>
 800816e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008174:	2b00      	cmp	r3, #0
 8008176:	d010      	beq.n	800819a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817a:	3324      	adds	r3, #36	@ 0x24
 800817c:	4618      	mov	r0, r3
 800817e:	f001 facb 	bl	8009718 <xTaskRemoveFromEventList>
 8008182:	4603      	mov	r3, r0
 8008184:	2b00      	cmp	r3, #0
 8008186:	d013      	beq.n	80081b0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008188:	4b3f      	ldr	r3, [pc, #252]	@ (8008288 <xQueueGenericSend+0x200>)
 800818a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800818e:	601a      	str	r2, [r3, #0]
 8008190:	f3bf 8f4f 	dsb	sy
 8008194:	f3bf 8f6f 	isb	sy
 8008198:	e00a      	b.n	80081b0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800819a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800819c:	2b00      	cmp	r3, #0
 800819e:	d007      	beq.n	80081b0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80081a0:	4b39      	ldr	r3, [pc, #228]	@ (8008288 <xQueueGenericSend+0x200>)
 80081a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081a6:	601a      	str	r2, [r3, #0]
 80081a8:	f3bf 8f4f 	dsb	sy
 80081ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80081b0:	f002 fbb4 	bl	800a91c <vPortExitCritical>
				return pdPASS;
 80081b4:	2301      	movs	r3, #1
 80081b6:	e063      	b.n	8008280 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d103      	bne.n	80081c6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80081be:	f002 fbad 	bl	800a91c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80081c2:	2300      	movs	r3, #0
 80081c4:	e05c      	b.n	8008280 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80081c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d106      	bne.n	80081da <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081cc:	f107 0314 	add.w	r3, r7, #20
 80081d0:	4618      	mov	r0, r3
 80081d2:	f001 fb69 	bl	80098a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081d6:	2301      	movs	r3, #1
 80081d8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081da:	f002 fb9f 	bl	800a91c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081de:	f001 f82f 	bl	8009240 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80081e2:	f002 fb69 	bl	800a8b8 <vPortEnterCritical>
 80081e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80081ec:	b25b      	sxtb	r3, r3
 80081ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80081f2:	d103      	bne.n	80081fc <xQueueGenericSend+0x174>
 80081f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f6:	2200      	movs	r2, #0
 80081f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008202:	b25b      	sxtb	r3, r3
 8008204:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008208:	d103      	bne.n	8008212 <xQueueGenericSend+0x18a>
 800820a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820c:	2200      	movs	r2, #0
 800820e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008212:	f002 fb83 	bl	800a91c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008216:	1d3a      	adds	r2, r7, #4
 8008218:	f107 0314 	add.w	r3, r7, #20
 800821c:	4611      	mov	r1, r2
 800821e:	4618      	mov	r0, r3
 8008220:	f001 fb58 	bl	80098d4 <xTaskCheckForTimeOut>
 8008224:	4603      	mov	r3, r0
 8008226:	2b00      	cmp	r3, #0
 8008228:	d124      	bne.n	8008274 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800822a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800822c:	f000 fd04 	bl	8008c38 <prvIsQueueFull>
 8008230:	4603      	mov	r3, r0
 8008232:	2b00      	cmp	r3, #0
 8008234:	d018      	beq.n	8008268 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008238:	3310      	adds	r3, #16
 800823a:	687a      	ldr	r2, [r7, #4]
 800823c:	4611      	mov	r1, r2
 800823e:	4618      	mov	r0, r3
 8008240:	f001 f9da 	bl	80095f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008244:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008246:	f000 fc8f 	bl	8008b68 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800824a:	f001 f807 	bl	800925c <xTaskResumeAll>
 800824e:	4603      	mov	r3, r0
 8008250:	2b00      	cmp	r3, #0
 8008252:	f47f af7c 	bne.w	800814e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008256:	4b0c      	ldr	r3, [pc, #48]	@ (8008288 <xQueueGenericSend+0x200>)
 8008258:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800825c:	601a      	str	r2, [r3, #0]
 800825e:	f3bf 8f4f 	dsb	sy
 8008262:	f3bf 8f6f 	isb	sy
 8008266:	e772      	b.n	800814e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008268:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800826a:	f000 fc7d 	bl	8008b68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800826e:	f000 fff5 	bl	800925c <xTaskResumeAll>
 8008272:	e76c      	b.n	800814e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008274:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008276:	f000 fc77 	bl	8008b68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800827a:	f000 ffef 	bl	800925c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800827e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008280:	4618      	mov	r0, r3
 8008282:	3738      	adds	r7, #56	@ 0x38
 8008284:	46bd      	mov	sp, r7
 8008286:	bd80      	pop	{r7, pc}
 8008288:	e000ed04 	.word	0xe000ed04

0800828c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b090      	sub	sp, #64	@ 0x40
 8008290:	af00      	add	r7, sp, #0
 8008292:	60f8      	str	r0, [r7, #12]
 8008294:	60b9      	str	r1, [r7, #8]
 8008296:	607a      	str	r2, [r7, #4]
 8008298:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800829e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d10b      	bne.n	80082bc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80082a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a8:	f383 8811 	msr	BASEPRI, r3
 80082ac:	f3bf 8f6f 	isb	sy
 80082b0:	f3bf 8f4f 	dsb	sy
 80082b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80082b6:	bf00      	nop
 80082b8:	bf00      	nop
 80082ba:	e7fd      	b.n	80082b8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d103      	bne.n	80082ca <xQueueGenericSendFromISR+0x3e>
 80082c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d101      	bne.n	80082ce <xQueueGenericSendFromISR+0x42>
 80082ca:	2301      	movs	r3, #1
 80082cc:	e000      	b.n	80082d0 <xQueueGenericSendFromISR+0x44>
 80082ce:	2300      	movs	r3, #0
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d10b      	bne.n	80082ec <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80082d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d8:	f383 8811 	msr	BASEPRI, r3
 80082dc:	f3bf 8f6f 	isb	sy
 80082e0:	f3bf 8f4f 	dsb	sy
 80082e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80082e6:	bf00      	nop
 80082e8:	bf00      	nop
 80082ea:	e7fd      	b.n	80082e8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	2b02      	cmp	r3, #2
 80082f0:	d103      	bne.n	80082fa <xQueueGenericSendFromISR+0x6e>
 80082f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	d101      	bne.n	80082fe <xQueueGenericSendFromISR+0x72>
 80082fa:	2301      	movs	r3, #1
 80082fc:	e000      	b.n	8008300 <xQueueGenericSendFromISR+0x74>
 80082fe:	2300      	movs	r3, #0
 8008300:	2b00      	cmp	r3, #0
 8008302:	d10b      	bne.n	800831c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008308:	f383 8811 	msr	BASEPRI, r3
 800830c:	f3bf 8f6f 	isb	sy
 8008310:	f3bf 8f4f 	dsb	sy
 8008314:	623b      	str	r3, [r7, #32]
}
 8008316:	bf00      	nop
 8008318:	bf00      	nop
 800831a:	e7fd      	b.n	8008318 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800831c:	f002 fbac 	bl	800aa78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008320:	f3ef 8211 	mrs	r2, BASEPRI
 8008324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008328:	f383 8811 	msr	BASEPRI, r3
 800832c:	f3bf 8f6f 	isb	sy
 8008330:	f3bf 8f4f 	dsb	sy
 8008334:	61fa      	str	r2, [r7, #28]
 8008336:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008338:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800833a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800833c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800833e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008344:	429a      	cmp	r2, r3
 8008346:	d302      	bcc.n	800834e <xQueueGenericSendFromISR+0xc2>
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	2b02      	cmp	r3, #2
 800834c:	d12f      	bne.n	80083ae <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800834e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008350:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008354:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800835a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800835c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800835e:	683a      	ldr	r2, [r7, #0]
 8008360:	68b9      	ldr	r1, [r7, #8]
 8008362:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008364:	f000 fb70 	bl	8008a48 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008368:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800836c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008370:	d112      	bne.n	8008398 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008376:	2b00      	cmp	r3, #0
 8008378:	d016      	beq.n	80083a8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800837a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800837c:	3324      	adds	r3, #36	@ 0x24
 800837e:	4618      	mov	r0, r3
 8008380:	f001 f9ca 	bl	8009718 <xTaskRemoveFromEventList>
 8008384:	4603      	mov	r3, r0
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00e      	beq.n	80083a8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d00b      	beq.n	80083a8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2201      	movs	r2, #1
 8008394:	601a      	str	r2, [r3, #0]
 8008396:	e007      	b.n	80083a8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008398:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800839c:	3301      	adds	r3, #1
 800839e:	b2db      	uxtb	r3, r3
 80083a0:	b25a      	sxtb	r2, r3
 80083a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80083a8:	2301      	movs	r3, #1
 80083aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80083ac:	e001      	b.n	80083b2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80083ae:	2300      	movs	r3, #0
 80083b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083b4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80083bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80083be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3740      	adds	r7, #64	@ 0x40
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b08e      	sub	sp, #56	@ 0x38
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80083d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d10b      	bne.n	80083f4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80083dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e0:	f383 8811 	msr	BASEPRI, r3
 80083e4:	f3bf 8f6f 	isb	sy
 80083e8:	f3bf 8f4f 	dsb	sy
 80083ec:	623b      	str	r3, [r7, #32]
}
 80083ee:	bf00      	nop
 80083f0:	bf00      	nop
 80083f2:	e7fd      	b.n	80083f0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80083f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d00b      	beq.n	8008414 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80083fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008400:	f383 8811 	msr	BASEPRI, r3
 8008404:	f3bf 8f6f 	isb	sy
 8008408:	f3bf 8f4f 	dsb	sy
 800840c:	61fb      	str	r3, [r7, #28]
}
 800840e:	bf00      	nop
 8008410:	bf00      	nop
 8008412:	e7fd      	b.n	8008410 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d103      	bne.n	8008424 <xQueueGiveFromISR+0x5c>
 800841c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800841e:	689b      	ldr	r3, [r3, #8]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d101      	bne.n	8008428 <xQueueGiveFromISR+0x60>
 8008424:	2301      	movs	r3, #1
 8008426:	e000      	b.n	800842a <xQueueGiveFromISR+0x62>
 8008428:	2300      	movs	r3, #0
 800842a:	2b00      	cmp	r3, #0
 800842c:	d10b      	bne.n	8008446 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800842e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008432:	f383 8811 	msr	BASEPRI, r3
 8008436:	f3bf 8f6f 	isb	sy
 800843a:	f3bf 8f4f 	dsb	sy
 800843e:	61bb      	str	r3, [r7, #24]
}
 8008440:	bf00      	nop
 8008442:	bf00      	nop
 8008444:	e7fd      	b.n	8008442 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008446:	f002 fb17 	bl	800aa78 <vPortValidateInterruptPriority>
	__asm volatile
 800844a:	f3ef 8211 	mrs	r2, BASEPRI
 800844e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008452:	f383 8811 	msr	BASEPRI, r3
 8008456:	f3bf 8f6f 	isb	sy
 800845a:	f3bf 8f4f 	dsb	sy
 800845e:	617a      	str	r2, [r7, #20]
 8008460:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008462:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008464:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800846a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800846c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008470:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008472:	429a      	cmp	r2, r3
 8008474:	d22b      	bcs.n	80084ce <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008478:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800847c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008482:	1c5a      	adds	r2, r3, #1
 8008484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008486:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008488:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800848c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008490:	d112      	bne.n	80084b8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008496:	2b00      	cmp	r3, #0
 8008498:	d016      	beq.n	80084c8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800849a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849c:	3324      	adds	r3, #36	@ 0x24
 800849e:	4618      	mov	r0, r3
 80084a0:	f001 f93a 	bl	8009718 <xTaskRemoveFromEventList>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d00e      	beq.n	80084c8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d00b      	beq.n	80084c8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	2201      	movs	r2, #1
 80084b4:	601a      	str	r2, [r3, #0]
 80084b6:	e007      	b.n	80084c8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80084b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084bc:	3301      	adds	r3, #1
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	b25a      	sxtb	r2, r3
 80084c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80084c8:	2301      	movs	r3, #1
 80084ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80084cc:	e001      	b.n	80084d2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80084ce:	2300      	movs	r3, #0
 80084d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80084d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084d4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f383 8811 	msr	BASEPRI, r3
}
 80084dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80084de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3738      	adds	r7, #56	@ 0x38
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}

080084e8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b08c      	sub	sp, #48	@ 0x30
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	60b9      	str	r1, [r7, #8]
 80084f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80084f4:	2300      	movs	r3, #0
 80084f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80084fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d10b      	bne.n	800851a <xQueueReceive+0x32>
	__asm volatile
 8008502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008506:	f383 8811 	msr	BASEPRI, r3
 800850a:	f3bf 8f6f 	isb	sy
 800850e:	f3bf 8f4f 	dsb	sy
 8008512:	623b      	str	r3, [r7, #32]
}
 8008514:	bf00      	nop
 8008516:	bf00      	nop
 8008518:	e7fd      	b.n	8008516 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d103      	bne.n	8008528 <xQueueReceive+0x40>
 8008520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008524:	2b00      	cmp	r3, #0
 8008526:	d101      	bne.n	800852c <xQueueReceive+0x44>
 8008528:	2301      	movs	r3, #1
 800852a:	e000      	b.n	800852e <xQueueReceive+0x46>
 800852c:	2300      	movs	r3, #0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d10b      	bne.n	800854a <xQueueReceive+0x62>
	__asm volatile
 8008532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008536:	f383 8811 	msr	BASEPRI, r3
 800853a:	f3bf 8f6f 	isb	sy
 800853e:	f3bf 8f4f 	dsb	sy
 8008542:	61fb      	str	r3, [r7, #28]
}
 8008544:	bf00      	nop
 8008546:	bf00      	nop
 8008548:	e7fd      	b.n	8008546 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800854a:	f001 fb0f 	bl	8009b6c <xTaskGetSchedulerState>
 800854e:	4603      	mov	r3, r0
 8008550:	2b00      	cmp	r3, #0
 8008552:	d102      	bne.n	800855a <xQueueReceive+0x72>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d101      	bne.n	800855e <xQueueReceive+0x76>
 800855a:	2301      	movs	r3, #1
 800855c:	e000      	b.n	8008560 <xQueueReceive+0x78>
 800855e:	2300      	movs	r3, #0
 8008560:	2b00      	cmp	r3, #0
 8008562:	d10b      	bne.n	800857c <xQueueReceive+0x94>
	__asm volatile
 8008564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008568:	f383 8811 	msr	BASEPRI, r3
 800856c:	f3bf 8f6f 	isb	sy
 8008570:	f3bf 8f4f 	dsb	sy
 8008574:	61bb      	str	r3, [r7, #24]
}
 8008576:	bf00      	nop
 8008578:	bf00      	nop
 800857a:	e7fd      	b.n	8008578 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800857c:	f002 f99c 	bl	800a8b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008584:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008588:	2b00      	cmp	r3, #0
 800858a:	d01f      	beq.n	80085cc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800858c:	68b9      	ldr	r1, [r7, #8]
 800858e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008590:	f000 fac4 	bl	8008b1c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008596:	1e5a      	subs	r2, r3, #1
 8008598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800859a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800859c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800859e:	691b      	ldr	r3, [r3, #16]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d00f      	beq.n	80085c4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80085a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085a6:	3310      	adds	r3, #16
 80085a8:	4618      	mov	r0, r3
 80085aa:	f001 f8b5 	bl	8009718 <xTaskRemoveFromEventList>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d007      	beq.n	80085c4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80085b4:	4b3c      	ldr	r3, [pc, #240]	@ (80086a8 <xQueueReceive+0x1c0>)
 80085b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085ba:	601a      	str	r2, [r3, #0]
 80085bc:	f3bf 8f4f 	dsb	sy
 80085c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80085c4:	f002 f9aa 	bl	800a91c <vPortExitCritical>
				return pdPASS;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e069      	b.n	80086a0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d103      	bne.n	80085da <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80085d2:	f002 f9a3 	bl	800a91c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80085d6:	2300      	movs	r3, #0
 80085d8:	e062      	b.n	80086a0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80085da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d106      	bne.n	80085ee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80085e0:	f107 0310 	add.w	r3, r7, #16
 80085e4:	4618      	mov	r0, r3
 80085e6:	f001 f95f 	bl	80098a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80085ea:	2301      	movs	r3, #1
 80085ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80085ee:	f002 f995 	bl	800a91c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80085f2:	f000 fe25 	bl	8009240 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80085f6:	f002 f95f 	bl	800a8b8 <vPortEnterCritical>
 80085fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008600:	b25b      	sxtb	r3, r3
 8008602:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008606:	d103      	bne.n	8008610 <xQueueReceive+0x128>
 8008608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800860a:	2200      	movs	r2, #0
 800860c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008612:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008616:	b25b      	sxtb	r3, r3
 8008618:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800861c:	d103      	bne.n	8008626 <xQueueReceive+0x13e>
 800861e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008620:	2200      	movs	r2, #0
 8008622:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008626:	f002 f979 	bl	800a91c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800862a:	1d3a      	adds	r2, r7, #4
 800862c:	f107 0310 	add.w	r3, r7, #16
 8008630:	4611      	mov	r1, r2
 8008632:	4618      	mov	r0, r3
 8008634:	f001 f94e 	bl	80098d4 <xTaskCheckForTimeOut>
 8008638:	4603      	mov	r3, r0
 800863a:	2b00      	cmp	r3, #0
 800863c:	d123      	bne.n	8008686 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800863e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008640:	f000 fae4 	bl	8008c0c <prvIsQueueEmpty>
 8008644:	4603      	mov	r3, r0
 8008646:	2b00      	cmp	r3, #0
 8008648:	d017      	beq.n	800867a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800864a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800864c:	3324      	adds	r3, #36	@ 0x24
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	4611      	mov	r1, r2
 8008652:	4618      	mov	r0, r3
 8008654:	f000 ffd0 	bl	80095f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008658:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800865a:	f000 fa85 	bl	8008b68 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800865e:	f000 fdfd 	bl	800925c <xTaskResumeAll>
 8008662:	4603      	mov	r3, r0
 8008664:	2b00      	cmp	r3, #0
 8008666:	d189      	bne.n	800857c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008668:	4b0f      	ldr	r3, [pc, #60]	@ (80086a8 <xQueueReceive+0x1c0>)
 800866a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800866e:	601a      	str	r2, [r3, #0]
 8008670:	f3bf 8f4f 	dsb	sy
 8008674:	f3bf 8f6f 	isb	sy
 8008678:	e780      	b.n	800857c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800867a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800867c:	f000 fa74 	bl	8008b68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008680:	f000 fdec 	bl	800925c <xTaskResumeAll>
 8008684:	e77a      	b.n	800857c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008686:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008688:	f000 fa6e 	bl	8008b68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800868c:	f000 fde6 	bl	800925c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008690:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008692:	f000 fabb 	bl	8008c0c <prvIsQueueEmpty>
 8008696:	4603      	mov	r3, r0
 8008698:	2b00      	cmp	r3, #0
 800869a:	f43f af6f 	beq.w	800857c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800869e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	3730      	adds	r7, #48	@ 0x30
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}
 80086a8:	e000ed04 	.word	0xe000ed04

080086ac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b08e      	sub	sp, #56	@ 0x38
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
 80086b4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80086b6:	2300      	movs	r3, #0
 80086b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80086be:	2300      	movs	r3, #0
 80086c0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80086c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d10b      	bne.n	80086e0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80086c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086cc:	f383 8811 	msr	BASEPRI, r3
 80086d0:	f3bf 8f6f 	isb	sy
 80086d4:	f3bf 8f4f 	dsb	sy
 80086d8:	623b      	str	r3, [r7, #32]
}
 80086da:	bf00      	nop
 80086dc:	bf00      	nop
 80086de:	e7fd      	b.n	80086dc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80086e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d00b      	beq.n	8008700 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80086e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ec:	f383 8811 	msr	BASEPRI, r3
 80086f0:	f3bf 8f6f 	isb	sy
 80086f4:	f3bf 8f4f 	dsb	sy
 80086f8:	61fb      	str	r3, [r7, #28]
}
 80086fa:	bf00      	nop
 80086fc:	bf00      	nop
 80086fe:	e7fd      	b.n	80086fc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008700:	f001 fa34 	bl	8009b6c <xTaskGetSchedulerState>
 8008704:	4603      	mov	r3, r0
 8008706:	2b00      	cmp	r3, #0
 8008708:	d102      	bne.n	8008710 <xQueueSemaphoreTake+0x64>
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d101      	bne.n	8008714 <xQueueSemaphoreTake+0x68>
 8008710:	2301      	movs	r3, #1
 8008712:	e000      	b.n	8008716 <xQueueSemaphoreTake+0x6a>
 8008714:	2300      	movs	r3, #0
 8008716:	2b00      	cmp	r3, #0
 8008718:	d10b      	bne.n	8008732 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800871a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800871e:	f383 8811 	msr	BASEPRI, r3
 8008722:	f3bf 8f6f 	isb	sy
 8008726:	f3bf 8f4f 	dsb	sy
 800872a:	61bb      	str	r3, [r7, #24]
}
 800872c:	bf00      	nop
 800872e:	bf00      	nop
 8008730:	e7fd      	b.n	800872e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008732:	f002 f8c1 	bl	800a8b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800873a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800873c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800873e:	2b00      	cmp	r3, #0
 8008740:	d024      	beq.n	800878c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008744:	1e5a      	subs	r2, r3, #1
 8008746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008748:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800874a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d104      	bne.n	800875c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008752:	f001 fb9d 	bl	8009e90 <pvTaskIncrementMutexHeldCount>
 8008756:	4602      	mov	r2, r0
 8008758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800875a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800875c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800875e:	691b      	ldr	r3, [r3, #16]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d00f      	beq.n	8008784 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008766:	3310      	adds	r3, #16
 8008768:	4618      	mov	r0, r3
 800876a:	f000 ffd5 	bl	8009718 <xTaskRemoveFromEventList>
 800876e:	4603      	mov	r3, r0
 8008770:	2b00      	cmp	r3, #0
 8008772:	d007      	beq.n	8008784 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008774:	4b54      	ldr	r3, [pc, #336]	@ (80088c8 <xQueueSemaphoreTake+0x21c>)
 8008776:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800877a:	601a      	str	r2, [r3, #0]
 800877c:	f3bf 8f4f 	dsb	sy
 8008780:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008784:	f002 f8ca 	bl	800a91c <vPortExitCritical>
				return pdPASS;
 8008788:	2301      	movs	r3, #1
 800878a:	e098      	b.n	80088be <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d112      	bne.n	80087b8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008794:	2b00      	cmp	r3, #0
 8008796:	d00b      	beq.n	80087b0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800879c:	f383 8811 	msr	BASEPRI, r3
 80087a0:	f3bf 8f6f 	isb	sy
 80087a4:	f3bf 8f4f 	dsb	sy
 80087a8:	617b      	str	r3, [r7, #20]
}
 80087aa:	bf00      	nop
 80087ac:	bf00      	nop
 80087ae:	e7fd      	b.n	80087ac <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80087b0:	f002 f8b4 	bl	800a91c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80087b4:	2300      	movs	r3, #0
 80087b6:	e082      	b.n	80088be <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80087b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d106      	bne.n	80087cc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80087be:	f107 030c 	add.w	r3, r7, #12
 80087c2:	4618      	mov	r0, r3
 80087c4:	f001 f870 	bl	80098a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80087c8:	2301      	movs	r3, #1
 80087ca:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80087cc:	f002 f8a6 	bl	800a91c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80087d0:	f000 fd36 	bl	8009240 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80087d4:	f002 f870 	bl	800a8b8 <vPortEnterCritical>
 80087d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80087de:	b25b      	sxtb	r3, r3
 80087e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087e4:	d103      	bne.n	80087ee <xQueueSemaphoreTake+0x142>
 80087e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087e8:	2200      	movs	r2, #0
 80087ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80087f4:	b25b      	sxtb	r3, r3
 80087f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087fa:	d103      	bne.n	8008804 <xQueueSemaphoreTake+0x158>
 80087fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087fe:	2200      	movs	r2, #0
 8008800:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008804:	f002 f88a 	bl	800a91c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008808:	463a      	mov	r2, r7
 800880a:	f107 030c 	add.w	r3, r7, #12
 800880e:	4611      	mov	r1, r2
 8008810:	4618      	mov	r0, r3
 8008812:	f001 f85f 	bl	80098d4 <xTaskCheckForTimeOut>
 8008816:	4603      	mov	r3, r0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d132      	bne.n	8008882 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800881c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800881e:	f000 f9f5 	bl	8008c0c <prvIsQueueEmpty>
 8008822:	4603      	mov	r3, r0
 8008824:	2b00      	cmp	r3, #0
 8008826:	d026      	beq.n	8008876 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d109      	bne.n	8008844 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008830:	f002 f842 	bl	800a8b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	4618      	mov	r0, r3
 800883a:	f001 f9b5 	bl	8009ba8 <xTaskPriorityInherit>
 800883e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008840:	f002 f86c 	bl	800a91c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008846:	3324      	adds	r3, #36	@ 0x24
 8008848:	683a      	ldr	r2, [r7, #0]
 800884a:	4611      	mov	r1, r2
 800884c:	4618      	mov	r0, r3
 800884e:	f000 fed3 	bl	80095f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008852:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008854:	f000 f988 	bl	8008b68 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008858:	f000 fd00 	bl	800925c <xTaskResumeAll>
 800885c:	4603      	mov	r3, r0
 800885e:	2b00      	cmp	r3, #0
 8008860:	f47f af67 	bne.w	8008732 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008864:	4b18      	ldr	r3, [pc, #96]	@ (80088c8 <xQueueSemaphoreTake+0x21c>)
 8008866:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800886a:	601a      	str	r2, [r3, #0]
 800886c:	f3bf 8f4f 	dsb	sy
 8008870:	f3bf 8f6f 	isb	sy
 8008874:	e75d      	b.n	8008732 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008876:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008878:	f000 f976 	bl	8008b68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800887c:	f000 fcee 	bl	800925c <xTaskResumeAll>
 8008880:	e757      	b.n	8008732 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008882:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008884:	f000 f970 	bl	8008b68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008888:	f000 fce8 	bl	800925c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800888c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800888e:	f000 f9bd 	bl	8008c0c <prvIsQueueEmpty>
 8008892:	4603      	mov	r3, r0
 8008894:	2b00      	cmp	r3, #0
 8008896:	f43f af4c 	beq.w	8008732 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800889a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00d      	beq.n	80088bc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80088a0:	f002 f80a 	bl	800a8b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80088a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80088a6:	f000 f8b7 	bl	8008a18 <prvGetDisinheritPriorityAfterTimeout>
 80088aa:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80088ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80088b2:	4618      	mov	r0, r3
 80088b4:	f001 fa50 	bl	8009d58 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80088b8:	f002 f830 	bl	800a91c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80088bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3738      	adds	r7, #56	@ 0x38
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	e000ed04 	.word	0xe000ed04

080088cc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b08e      	sub	sp, #56	@ 0x38
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	60f8      	str	r0, [r7, #12]
 80088d4:	60b9      	str	r1, [r7, #8]
 80088d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80088dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d10b      	bne.n	80088fa <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80088e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e6:	f383 8811 	msr	BASEPRI, r3
 80088ea:	f3bf 8f6f 	isb	sy
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	623b      	str	r3, [r7, #32]
}
 80088f4:	bf00      	nop
 80088f6:	bf00      	nop
 80088f8:	e7fd      	b.n	80088f6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d103      	bne.n	8008908 <xQueueReceiveFromISR+0x3c>
 8008900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008904:	2b00      	cmp	r3, #0
 8008906:	d101      	bne.n	800890c <xQueueReceiveFromISR+0x40>
 8008908:	2301      	movs	r3, #1
 800890a:	e000      	b.n	800890e <xQueueReceiveFromISR+0x42>
 800890c:	2300      	movs	r3, #0
 800890e:	2b00      	cmp	r3, #0
 8008910:	d10b      	bne.n	800892a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008916:	f383 8811 	msr	BASEPRI, r3
 800891a:	f3bf 8f6f 	isb	sy
 800891e:	f3bf 8f4f 	dsb	sy
 8008922:	61fb      	str	r3, [r7, #28]
}
 8008924:	bf00      	nop
 8008926:	bf00      	nop
 8008928:	e7fd      	b.n	8008926 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800892a:	f002 f8a5 	bl	800aa78 <vPortValidateInterruptPriority>
	__asm volatile
 800892e:	f3ef 8211 	mrs	r2, BASEPRI
 8008932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008936:	f383 8811 	msr	BASEPRI, r3
 800893a:	f3bf 8f6f 	isb	sy
 800893e:	f3bf 8f4f 	dsb	sy
 8008942:	61ba      	str	r2, [r7, #24]
 8008944:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008946:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008948:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800894a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800894c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800894e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008952:	2b00      	cmp	r3, #0
 8008954:	d02f      	beq.n	80089b6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008958:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800895c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008960:	68b9      	ldr	r1, [r7, #8]
 8008962:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008964:	f000 f8da 	bl	8008b1c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800896a:	1e5a      	subs	r2, r3, #1
 800896c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800896e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008970:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008974:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008978:	d112      	bne.n	80089a0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800897a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800897c:	691b      	ldr	r3, [r3, #16]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d016      	beq.n	80089b0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008984:	3310      	adds	r3, #16
 8008986:	4618      	mov	r0, r3
 8008988:	f000 fec6 	bl	8009718 <xTaskRemoveFromEventList>
 800898c:	4603      	mov	r3, r0
 800898e:	2b00      	cmp	r3, #0
 8008990:	d00e      	beq.n	80089b0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d00b      	beq.n	80089b0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2201      	movs	r2, #1
 800899c:	601a      	str	r2, [r3, #0]
 800899e:	e007      	b.n	80089b0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80089a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80089a4:	3301      	adds	r3, #1
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	b25a      	sxtb	r2, r3
 80089aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80089b0:	2301      	movs	r3, #1
 80089b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80089b4:	e001      	b.n	80089ba <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80089b6:	2300      	movs	r3, #0
 80089b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80089ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089bc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	f383 8811 	msr	BASEPRI, r3
}
 80089c4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80089c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3738      	adds	r7, #56	@ 0x38
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b084      	sub	sp, #16
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d10b      	bne.n	80089fa <vQueueDelete+0x2a>
	__asm volatile
 80089e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089e6:	f383 8811 	msr	BASEPRI, r3
 80089ea:	f3bf 8f6f 	isb	sy
 80089ee:	f3bf 8f4f 	dsb	sy
 80089f2:	60bb      	str	r3, [r7, #8]
}
 80089f4:	bf00      	nop
 80089f6:	bf00      	nop
 80089f8:	e7fd      	b.n	80089f6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80089fa:	68f8      	ldr	r0, [r7, #12]
 80089fc:	f000 f95e 	bl	8008cbc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d102      	bne.n	8008a10 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008a0a:	68f8      	ldr	r0, [r7, #12]
 8008a0c:	f002 f944 	bl	800ac98 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008a10:	bf00      	nop
 8008a12:	3710      	adds	r7, #16
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}

08008a18 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008a18:	b480      	push	{r7}
 8008a1a:	b085      	sub	sp, #20
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d006      	beq.n	8008a36 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008a32:	60fb      	str	r3, [r7, #12]
 8008a34:	e001      	b.n	8008a3a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008a36:	2300      	movs	r3, #0
 8008a38:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
	}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3714      	adds	r7, #20
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr

08008a48 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b086      	sub	sp, #24
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	60f8      	str	r0, [r7, #12]
 8008a50:	60b9      	str	r1, [r7, #8]
 8008a52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008a54:	2300      	movs	r3, #0
 8008a56:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a5c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d10d      	bne.n	8008a82 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d14d      	bne.n	8008b0a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	4618      	mov	r0, r3
 8008a74:	f001 f900 	bl	8009c78 <xTaskPriorityDisinherit>
 8008a78:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	609a      	str	r2, [r3, #8]
 8008a80:	e043      	b.n	8008b0a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d119      	bne.n	8008abc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6858      	ldr	r0, [r3, #4]
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a90:	461a      	mov	r2, r3
 8008a92:	68b9      	ldr	r1, [r7, #8]
 8008a94:	f003 f993 	bl	800bdbe <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	685a      	ldr	r2, [r3, #4]
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aa0:	441a      	add	r2, r3
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	685a      	ldr	r2, [r3, #4]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	689b      	ldr	r3, [r3, #8]
 8008aae:	429a      	cmp	r2, r3
 8008ab0:	d32b      	bcc.n	8008b0a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	605a      	str	r2, [r3, #4]
 8008aba:	e026      	b.n	8008b0a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	68d8      	ldr	r0, [r3, #12]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	68b9      	ldr	r1, [r7, #8]
 8008ac8:	f003 f979 	bl	800bdbe <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	68da      	ldr	r2, [r3, #12]
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ad4:	425b      	negs	r3, r3
 8008ad6:	441a      	add	r2, r3
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	68da      	ldr	r2, [r3, #12]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d207      	bcs.n	8008af8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	689a      	ldr	r2, [r3, #8]
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008af0:	425b      	negs	r3, r3
 8008af2:	441a      	add	r2, r3
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2b02      	cmp	r3, #2
 8008afc:	d105      	bne.n	8008b0a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d002      	beq.n	8008b0a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	3b01      	subs	r3, #1
 8008b08:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	1c5a      	adds	r2, r3, #1
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008b12:	697b      	ldr	r3, [r7, #20]
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3718      	adds	r7, #24
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b082      	sub	sp, #8
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
 8008b24:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d018      	beq.n	8008b60 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	68da      	ldr	r2, [r3, #12]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b36:	441a      	add	r2, r3
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	68da      	ldr	r2, [r3, #12]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d303      	bcc.n	8008b50 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681a      	ldr	r2, [r3, #0]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	68d9      	ldr	r1, [r3, #12]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b58:	461a      	mov	r2, r3
 8008b5a:	6838      	ldr	r0, [r7, #0]
 8008b5c:	f003 f92f 	bl	800bdbe <memcpy>
	}
}
 8008b60:	bf00      	nop
 8008b62:	3708      	adds	r7, #8
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}

08008b68 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b084      	sub	sp, #16
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008b70:	f001 fea2 	bl	800a8b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b7a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b7c:	e011      	b.n	8008ba2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d012      	beq.n	8008bac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	3324      	adds	r3, #36	@ 0x24
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f000 fdc4 	bl	8009718 <xTaskRemoveFromEventList>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d001      	beq.n	8008b9a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008b96:	f000 ff01 	bl	800999c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008b9a:	7bfb      	ldrb	r3, [r7, #15]
 8008b9c:	3b01      	subs	r3, #1
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	dce9      	bgt.n	8008b7e <prvUnlockQueue+0x16>
 8008baa:	e000      	b.n	8008bae <prvUnlockQueue+0x46>
					break;
 8008bac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	22ff      	movs	r2, #255	@ 0xff
 8008bb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008bb6:	f001 feb1 	bl	800a91c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008bba:	f001 fe7d 	bl	800a8b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008bc4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008bc6:	e011      	b.n	8008bec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	691b      	ldr	r3, [r3, #16]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d012      	beq.n	8008bf6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	3310      	adds	r3, #16
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f000 fd9f 	bl	8009718 <xTaskRemoveFromEventList>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d001      	beq.n	8008be4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008be0:	f000 fedc 	bl	800999c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008be4:	7bbb      	ldrb	r3, [r7, #14]
 8008be6:	3b01      	subs	r3, #1
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008bec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	dce9      	bgt.n	8008bc8 <prvUnlockQueue+0x60>
 8008bf4:	e000      	b.n	8008bf8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008bf6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	22ff      	movs	r2, #255	@ 0xff
 8008bfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008c00:	f001 fe8c 	bl	800a91c <vPortExitCritical>
}
 8008c04:	bf00      	nop
 8008c06:	3710      	adds	r7, #16
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}

08008c0c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b084      	sub	sp, #16
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008c14:	f001 fe50 	bl	800a8b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d102      	bne.n	8008c26 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008c20:	2301      	movs	r3, #1
 8008c22:	60fb      	str	r3, [r7, #12]
 8008c24:	e001      	b.n	8008c2a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008c26:	2300      	movs	r3, #0
 8008c28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c2a:	f001 fe77 	bl	800a91c <vPortExitCritical>

	return xReturn;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
}
 8008c30:	4618      	mov	r0, r3
 8008c32:	3710      	adds	r7, #16
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}

08008c38 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b084      	sub	sp, #16
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008c40:	f001 fe3a 	bl	800a8b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c4c:	429a      	cmp	r2, r3
 8008c4e:	d102      	bne.n	8008c56 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008c50:	2301      	movs	r3, #1
 8008c52:	60fb      	str	r3, [r7, #12]
 8008c54:	e001      	b.n	8008c5a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008c56:	2300      	movs	r3, #0
 8008c58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c5a:	f001 fe5f 	bl	800a91c <vPortExitCritical>

	return xReturn;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	3710      	adds	r7, #16
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}

08008c68 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008c68:	b480      	push	{r7}
 8008c6a:	b085      	sub	sp, #20
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c72:	2300      	movs	r3, #0
 8008c74:	60fb      	str	r3, [r7, #12]
 8008c76:	e014      	b.n	8008ca2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008c78:	4a0f      	ldr	r2, [pc, #60]	@ (8008cb8 <vQueueAddToRegistry+0x50>)
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d10b      	bne.n	8008c9c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008c84:	490c      	ldr	r1, [pc, #48]	@ (8008cb8 <vQueueAddToRegistry+0x50>)
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	683a      	ldr	r2, [r7, #0]
 8008c8a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8008cb8 <vQueueAddToRegistry+0x50>)
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	00db      	lsls	r3, r3, #3
 8008c94:	4413      	add	r3, r2
 8008c96:	687a      	ldr	r2, [r7, #4]
 8008c98:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008c9a:	e006      	b.n	8008caa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	60fb      	str	r3, [r7, #12]
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2b07      	cmp	r3, #7
 8008ca6:	d9e7      	bls.n	8008c78 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008ca8:	bf00      	nop
 8008caa:	bf00      	nop
 8008cac:	3714      	adds	r7, #20
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb4:	4770      	bx	lr
 8008cb6:	bf00      	nop
 8008cb8:	20001c70 	.word	0x20001c70

08008cbc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b085      	sub	sp, #20
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	60fb      	str	r3, [r7, #12]
 8008cc8:	e016      	b.n	8008cf8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008cca:	4a10      	ldr	r2, [pc, #64]	@ (8008d0c <vQueueUnregisterQueue+0x50>)
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	00db      	lsls	r3, r3, #3
 8008cd0:	4413      	add	r3, r2
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	d10b      	bne.n	8008cf2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008cda:	4a0c      	ldr	r2, [pc, #48]	@ (8008d0c <vQueueUnregisterQueue+0x50>)
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	2100      	movs	r1, #0
 8008ce0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008ce4:	4a09      	ldr	r2, [pc, #36]	@ (8008d0c <vQueueUnregisterQueue+0x50>)
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	00db      	lsls	r3, r3, #3
 8008cea:	4413      	add	r3, r2
 8008cec:	2200      	movs	r2, #0
 8008cee:	605a      	str	r2, [r3, #4]
				break;
 8008cf0:	e006      	b.n	8008d00 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	60fb      	str	r3, [r7, #12]
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	2b07      	cmp	r3, #7
 8008cfc:	d9e5      	bls.n	8008cca <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008cfe:	bf00      	nop
 8008d00:	bf00      	nop
 8008d02:	3714      	adds	r7, #20
 8008d04:	46bd      	mov	sp, r7
 8008d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0a:	4770      	bx	lr
 8008d0c:	20001c70 	.word	0x20001c70

08008d10 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b086      	sub	sp, #24
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	60f8      	str	r0, [r7, #12]
 8008d18:	60b9      	str	r1, [r7, #8]
 8008d1a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008d20:	f001 fdca 	bl	800a8b8 <vPortEnterCritical>
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d2a:	b25b      	sxtb	r3, r3
 8008d2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d30:	d103      	bne.n	8008d3a <vQueueWaitForMessageRestricted+0x2a>
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	2200      	movs	r2, #0
 8008d36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d40:	b25b      	sxtb	r3, r3
 8008d42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d46:	d103      	bne.n	8008d50 <vQueueWaitForMessageRestricted+0x40>
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d50:	f001 fde4 	bl	800a91c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d106      	bne.n	8008d6a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	3324      	adds	r3, #36	@ 0x24
 8008d60:	687a      	ldr	r2, [r7, #4]
 8008d62:	68b9      	ldr	r1, [r7, #8]
 8008d64:	4618      	mov	r0, r3
 8008d66:	f000 fcab 	bl	80096c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008d6a:	6978      	ldr	r0, [r7, #20]
 8008d6c:	f7ff fefc 	bl	8008b68 <prvUnlockQueue>
	}
 8008d70:	bf00      	nop
 8008d72:	3718      	adds	r7, #24
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b08e      	sub	sp, #56	@ 0x38
 8008d7c:	af04      	add	r7, sp, #16
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	60b9      	str	r1, [r7, #8]
 8008d82:	607a      	str	r2, [r7, #4]
 8008d84:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d10b      	bne.n	8008da4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d90:	f383 8811 	msr	BASEPRI, r3
 8008d94:	f3bf 8f6f 	isb	sy
 8008d98:	f3bf 8f4f 	dsb	sy
 8008d9c:	623b      	str	r3, [r7, #32]
}
 8008d9e:	bf00      	nop
 8008da0:	bf00      	nop
 8008da2:	e7fd      	b.n	8008da0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d10b      	bne.n	8008dc2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dae:	f383 8811 	msr	BASEPRI, r3
 8008db2:	f3bf 8f6f 	isb	sy
 8008db6:	f3bf 8f4f 	dsb	sy
 8008dba:	61fb      	str	r3, [r7, #28]
}
 8008dbc:	bf00      	nop
 8008dbe:	bf00      	nop
 8008dc0:	e7fd      	b.n	8008dbe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008dc2:	23a8      	movs	r3, #168	@ 0xa8
 8008dc4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	2ba8      	cmp	r3, #168	@ 0xa8
 8008dca:	d00b      	beq.n	8008de4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dd0:	f383 8811 	msr	BASEPRI, r3
 8008dd4:	f3bf 8f6f 	isb	sy
 8008dd8:	f3bf 8f4f 	dsb	sy
 8008ddc:	61bb      	str	r3, [r7, #24]
}
 8008dde:	bf00      	nop
 8008de0:	bf00      	nop
 8008de2:	e7fd      	b.n	8008de0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008de4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d01e      	beq.n	8008e2a <xTaskCreateStatic+0xb2>
 8008dec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d01b      	beq.n	8008e2a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008df4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008df8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008dfa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dfe:	2202      	movs	r2, #2
 8008e00:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008e04:	2300      	movs	r3, #0
 8008e06:	9303      	str	r3, [sp, #12]
 8008e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e0a:	9302      	str	r3, [sp, #8]
 8008e0c:	f107 0314 	add.w	r3, r7, #20
 8008e10:	9301      	str	r3, [sp, #4]
 8008e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e14:	9300      	str	r3, [sp, #0]
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	687a      	ldr	r2, [r7, #4]
 8008e1a:	68b9      	ldr	r1, [r7, #8]
 8008e1c:	68f8      	ldr	r0, [r7, #12]
 8008e1e:	f000 f851 	bl	8008ec4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008e22:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008e24:	f000 f8f6 	bl	8009014 <prvAddNewTaskToReadyList>
 8008e28:	e001      	b.n	8008e2e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008e2e:	697b      	ldr	r3, [r7, #20]
	}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3728      	adds	r7, #40	@ 0x28
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b08c      	sub	sp, #48	@ 0x30
 8008e3c:	af04      	add	r7, sp, #16
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	60b9      	str	r1, [r7, #8]
 8008e42:	603b      	str	r3, [r7, #0]
 8008e44:	4613      	mov	r3, r2
 8008e46:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008e48:	88fb      	ldrh	r3, [r7, #6]
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f001 fe55 	bl	800aafc <pvPortMalloc>
 8008e52:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d00e      	beq.n	8008e78 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008e5a:	20a8      	movs	r0, #168	@ 0xa8
 8008e5c:	f001 fe4e 	bl	800aafc <pvPortMalloc>
 8008e60:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d003      	beq.n	8008e70 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008e68:	69fb      	ldr	r3, [r7, #28]
 8008e6a:	697a      	ldr	r2, [r7, #20]
 8008e6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8008e6e:	e005      	b.n	8008e7c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008e70:	6978      	ldr	r0, [r7, #20]
 8008e72:	f001 ff11 	bl	800ac98 <vPortFree>
 8008e76:	e001      	b.n	8008e7c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008e7c:	69fb      	ldr	r3, [r7, #28]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d017      	beq.n	8008eb2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008e82:	69fb      	ldr	r3, [r7, #28]
 8008e84:	2200      	movs	r2, #0
 8008e86:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008e8a:	88fa      	ldrh	r2, [r7, #6]
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	9303      	str	r3, [sp, #12]
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	9302      	str	r3, [sp, #8]
 8008e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e96:	9301      	str	r3, [sp, #4]
 8008e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e9a:	9300      	str	r3, [sp, #0]
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	68b9      	ldr	r1, [r7, #8]
 8008ea0:	68f8      	ldr	r0, [r7, #12]
 8008ea2:	f000 f80f 	bl	8008ec4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ea6:	69f8      	ldr	r0, [r7, #28]
 8008ea8:	f000 f8b4 	bl	8009014 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008eac:	2301      	movs	r3, #1
 8008eae:	61bb      	str	r3, [r7, #24]
 8008eb0:	e002      	b.n	8008eb8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008eb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008eb6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008eb8:	69bb      	ldr	r3, [r7, #24]
	}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	3720      	adds	r7, #32
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	bd80      	pop	{r7, pc}
	...

08008ec4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b088      	sub	sp, #32
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	60f8      	str	r0, [r7, #12]
 8008ecc:	60b9      	str	r1, [r7, #8]
 8008ece:	607a      	str	r2, [r7, #4]
 8008ed0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	009b      	lsls	r3, r3, #2
 8008eda:	461a      	mov	r2, r3
 8008edc:	21a5      	movs	r1, #165	@ 0xa5
 8008ede:	f002 fe91 	bl	800bc04 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ee4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008eec:	3b01      	subs	r3, #1
 8008eee:	009b      	lsls	r3, r3, #2
 8008ef0:	4413      	add	r3, r2
 8008ef2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008ef4:	69bb      	ldr	r3, [r7, #24]
 8008ef6:	f023 0307 	bic.w	r3, r3, #7
 8008efa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008efc:	69bb      	ldr	r3, [r7, #24]
 8008efe:	f003 0307 	and.w	r3, r3, #7
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00b      	beq.n	8008f1e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f0a:	f383 8811 	msr	BASEPRI, r3
 8008f0e:	f3bf 8f6f 	isb	sy
 8008f12:	f3bf 8f4f 	dsb	sy
 8008f16:	617b      	str	r3, [r7, #20]
}
 8008f18:	bf00      	nop
 8008f1a:	bf00      	nop
 8008f1c:	e7fd      	b.n	8008f1a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d01f      	beq.n	8008f64 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f24:	2300      	movs	r3, #0
 8008f26:	61fb      	str	r3, [r7, #28]
 8008f28:	e012      	b.n	8008f50 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008f2a:	68ba      	ldr	r2, [r7, #8]
 8008f2c:	69fb      	ldr	r3, [r7, #28]
 8008f2e:	4413      	add	r3, r2
 8008f30:	7819      	ldrb	r1, [r3, #0]
 8008f32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f34:	69fb      	ldr	r3, [r7, #28]
 8008f36:	4413      	add	r3, r2
 8008f38:	3334      	adds	r3, #52	@ 0x34
 8008f3a:	460a      	mov	r2, r1
 8008f3c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008f3e:	68ba      	ldr	r2, [r7, #8]
 8008f40:	69fb      	ldr	r3, [r7, #28]
 8008f42:	4413      	add	r3, r2
 8008f44:	781b      	ldrb	r3, [r3, #0]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d006      	beq.n	8008f58 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f4a:	69fb      	ldr	r3, [r7, #28]
 8008f4c:	3301      	adds	r3, #1
 8008f4e:	61fb      	str	r3, [r7, #28]
 8008f50:	69fb      	ldr	r3, [r7, #28]
 8008f52:	2b0f      	cmp	r3, #15
 8008f54:	d9e9      	bls.n	8008f2a <prvInitialiseNewTask+0x66>
 8008f56:	e000      	b.n	8008f5a <prvInitialiseNewTask+0x96>
			{
				break;
 8008f58:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008f62:	e003      	b.n	8008f6c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f66:	2200      	movs	r2, #0
 8008f68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f6e:	2b37      	cmp	r3, #55	@ 0x37
 8008f70:	d901      	bls.n	8008f76 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008f72:	2337      	movs	r3, #55	@ 0x37
 8008f74:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f7a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f80:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f84:	2200      	movs	r2, #0
 8008f86:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8a:	3304      	adds	r3, #4
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f7fe fe33 	bl	8007bf8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f94:	3318      	adds	r3, #24
 8008f96:	4618      	mov	r0, r3
 8008f98:	f7fe fe2e 	bl	8007bf8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fa0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fa4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008faa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fb0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc4:	3354      	adds	r3, #84	@ 0x54
 8008fc6:	224c      	movs	r2, #76	@ 0x4c
 8008fc8:	2100      	movs	r1, #0
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f002 fe1a 	bl	800bc04 <memset>
 8008fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd2:	4a0d      	ldr	r2, [pc, #52]	@ (8009008 <prvInitialiseNewTask+0x144>)
 8008fd4:	659a      	str	r2, [r3, #88]	@ 0x58
 8008fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd8:	4a0c      	ldr	r2, [pc, #48]	@ (800900c <prvInitialiseNewTask+0x148>)
 8008fda:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fde:	4a0c      	ldr	r2, [pc, #48]	@ (8009010 <prvInitialiseNewTask+0x14c>)
 8008fe0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008fe2:	683a      	ldr	r2, [r7, #0]
 8008fe4:	68f9      	ldr	r1, [r7, #12]
 8008fe6:	69b8      	ldr	r0, [r7, #24]
 8008fe8:	f001 fb34 	bl	800a654 <pxPortInitialiseStack>
 8008fec:	4602      	mov	r2, r0
 8008fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d002      	beq.n	8008ffe <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ffa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ffc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ffe:	bf00      	nop
 8009000:	3720      	adds	r7, #32
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}
 8009006:	bf00      	nop
 8009008:	20005f04 	.word	0x20005f04
 800900c:	20005f6c 	.word	0x20005f6c
 8009010:	20005fd4 	.word	0x20005fd4

08009014 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b082      	sub	sp, #8
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800901c:	f001 fc4c 	bl	800a8b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009020:	4b2d      	ldr	r3, [pc, #180]	@ (80090d8 <prvAddNewTaskToReadyList+0xc4>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	3301      	adds	r3, #1
 8009026:	4a2c      	ldr	r2, [pc, #176]	@ (80090d8 <prvAddNewTaskToReadyList+0xc4>)
 8009028:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800902a:	4b2c      	ldr	r3, [pc, #176]	@ (80090dc <prvAddNewTaskToReadyList+0xc8>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d109      	bne.n	8009046 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009032:	4a2a      	ldr	r2, [pc, #168]	@ (80090dc <prvAddNewTaskToReadyList+0xc8>)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009038:	4b27      	ldr	r3, [pc, #156]	@ (80090d8 <prvAddNewTaskToReadyList+0xc4>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d110      	bne.n	8009062 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009040:	f000 fcd0 	bl	80099e4 <prvInitialiseTaskLists>
 8009044:	e00d      	b.n	8009062 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009046:	4b26      	ldr	r3, [pc, #152]	@ (80090e0 <prvAddNewTaskToReadyList+0xcc>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d109      	bne.n	8009062 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800904e:	4b23      	ldr	r3, [pc, #140]	@ (80090dc <prvAddNewTaskToReadyList+0xc8>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009058:	429a      	cmp	r2, r3
 800905a:	d802      	bhi.n	8009062 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800905c:	4a1f      	ldr	r2, [pc, #124]	@ (80090dc <prvAddNewTaskToReadyList+0xc8>)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009062:	4b20      	ldr	r3, [pc, #128]	@ (80090e4 <prvAddNewTaskToReadyList+0xd0>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	3301      	adds	r3, #1
 8009068:	4a1e      	ldr	r2, [pc, #120]	@ (80090e4 <prvAddNewTaskToReadyList+0xd0>)
 800906a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800906c:	4b1d      	ldr	r3, [pc, #116]	@ (80090e4 <prvAddNewTaskToReadyList+0xd0>)
 800906e:	681a      	ldr	r2, [r3, #0]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009078:	4b1b      	ldr	r3, [pc, #108]	@ (80090e8 <prvAddNewTaskToReadyList+0xd4>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	429a      	cmp	r2, r3
 800907e:	d903      	bls.n	8009088 <prvAddNewTaskToReadyList+0x74>
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009084:	4a18      	ldr	r2, [pc, #96]	@ (80090e8 <prvAddNewTaskToReadyList+0xd4>)
 8009086:	6013      	str	r3, [r2, #0]
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800908c:	4613      	mov	r3, r2
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	4413      	add	r3, r2
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	4a15      	ldr	r2, [pc, #84]	@ (80090ec <prvAddNewTaskToReadyList+0xd8>)
 8009096:	441a      	add	r2, r3
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	3304      	adds	r3, #4
 800909c:	4619      	mov	r1, r3
 800909e:	4610      	mov	r0, r2
 80090a0:	f7fe fdb7 	bl	8007c12 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80090a4:	f001 fc3a 	bl	800a91c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80090a8:	4b0d      	ldr	r3, [pc, #52]	@ (80090e0 <prvAddNewTaskToReadyList+0xcc>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d00e      	beq.n	80090ce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80090b0:	4b0a      	ldr	r3, [pc, #40]	@ (80090dc <prvAddNewTaskToReadyList+0xc8>)
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d207      	bcs.n	80090ce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80090be:	4b0c      	ldr	r3, [pc, #48]	@ (80090f0 <prvAddNewTaskToReadyList+0xdc>)
 80090c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090c4:	601a      	str	r2, [r3, #0]
 80090c6:	f3bf 8f4f 	dsb	sy
 80090ca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090ce:	bf00      	nop
 80090d0:	3708      	adds	r7, #8
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
 80090d6:	bf00      	nop
 80090d8:	20002184 	.word	0x20002184
 80090dc:	20001cb0 	.word	0x20001cb0
 80090e0:	20002190 	.word	0x20002190
 80090e4:	200021a0 	.word	0x200021a0
 80090e8:	2000218c 	.word	0x2000218c
 80090ec:	20001cb4 	.word	0x20001cb4
 80090f0:	e000ed04 	.word	0xe000ed04

080090f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b084      	sub	sp, #16
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80090fc:	2300      	movs	r3, #0
 80090fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d018      	beq.n	8009138 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009106:	4b14      	ldr	r3, [pc, #80]	@ (8009158 <vTaskDelay+0x64>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d00b      	beq.n	8009126 <vTaskDelay+0x32>
	__asm volatile
 800910e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009112:	f383 8811 	msr	BASEPRI, r3
 8009116:	f3bf 8f6f 	isb	sy
 800911a:	f3bf 8f4f 	dsb	sy
 800911e:	60bb      	str	r3, [r7, #8]
}
 8009120:	bf00      	nop
 8009122:	bf00      	nop
 8009124:	e7fd      	b.n	8009122 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009126:	f000 f88b 	bl	8009240 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800912a:	2100      	movs	r1, #0
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f000 fec3 	bl	8009eb8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009132:	f000 f893 	bl	800925c <xTaskResumeAll>
 8009136:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d107      	bne.n	800914e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800913e:	4b07      	ldr	r3, [pc, #28]	@ (800915c <vTaskDelay+0x68>)
 8009140:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009144:	601a      	str	r2, [r3, #0]
 8009146:	f3bf 8f4f 	dsb	sy
 800914a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800914e:	bf00      	nop
 8009150:	3710      	adds	r7, #16
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}
 8009156:	bf00      	nop
 8009158:	200021ac 	.word	0x200021ac
 800915c:	e000ed04 	.word	0xe000ed04

08009160 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b08a      	sub	sp, #40	@ 0x28
 8009164:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009166:	2300      	movs	r3, #0
 8009168:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800916a:	2300      	movs	r3, #0
 800916c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800916e:	463a      	mov	r2, r7
 8009170:	1d39      	adds	r1, r7, #4
 8009172:	f107 0308 	add.w	r3, r7, #8
 8009176:	4618      	mov	r0, r3
 8009178:	f7fe faf4 	bl	8007764 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800917c:	6839      	ldr	r1, [r7, #0]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	68ba      	ldr	r2, [r7, #8]
 8009182:	9202      	str	r2, [sp, #8]
 8009184:	9301      	str	r3, [sp, #4]
 8009186:	2300      	movs	r3, #0
 8009188:	9300      	str	r3, [sp, #0]
 800918a:	2300      	movs	r3, #0
 800918c:	460a      	mov	r2, r1
 800918e:	4924      	ldr	r1, [pc, #144]	@ (8009220 <vTaskStartScheduler+0xc0>)
 8009190:	4824      	ldr	r0, [pc, #144]	@ (8009224 <vTaskStartScheduler+0xc4>)
 8009192:	f7ff fdf1 	bl	8008d78 <xTaskCreateStatic>
 8009196:	4603      	mov	r3, r0
 8009198:	4a23      	ldr	r2, [pc, #140]	@ (8009228 <vTaskStartScheduler+0xc8>)
 800919a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800919c:	4b22      	ldr	r3, [pc, #136]	@ (8009228 <vTaskStartScheduler+0xc8>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d002      	beq.n	80091aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80091a4:	2301      	movs	r3, #1
 80091a6:	617b      	str	r3, [r7, #20]
 80091a8:	e001      	b.n	80091ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80091aa:	2300      	movs	r3, #0
 80091ac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	2b01      	cmp	r3, #1
 80091b2:	d102      	bne.n	80091ba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80091b4:	f000 fed4 	bl	8009f60 <xTimerCreateTimerTask>
 80091b8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d11b      	bne.n	80091f8 <vTaskStartScheduler+0x98>
	__asm volatile
 80091c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091c4:	f383 8811 	msr	BASEPRI, r3
 80091c8:	f3bf 8f6f 	isb	sy
 80091cc:	f3bf 8f4f 	dsb	sy
 80091d0:	613b      	str	r3, [r7, #16]
}
 80091d2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80091d4:	4b15      	ldr	r3, [pc, #84]	@ (800922c <vTaskStartScheduler+0xcc>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	3354      	adds	r3, #84	@ 0x54
 80091da:	4a15      	ldr	r2, [pc, #84]	@ (8009230 <vTaskStartScheduler+0xd0>)
 80091dc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80091de:	4b15      	ldr	r3, [pc, #84]	@ (8009234 <vTaskStartScheduler+0xd4>)
 80091e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80091e4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80091e6:	4b14      	ldr	r3, [pc, #80]	@ (8009238 <vTaskStartScheduler+0xd8>)
 80091e8:	2201      	movs	r2, #1
 80091ea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80091ec:	4b13      	ldr	r3, [pc, #76]	@ (800923c <vTaskStartScheduler+0xdc>)
 80091ee:	2200      	movs	r2, #0
 80091f0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80091f2:	f001 fabd 	bl	800a770 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80091f6:	e00f      	b.n	8009218 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80091fe:	d10b      	bne.n	8009218 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009204:	f383 8811 	msr	BASEPRI, r3
 8009208:	f3bf 8f6f 	isb	sy
 800920c:	f3bf 8f4f 	dsb	sy
 8009210:	60fb      	str	r3, [r7, #12]
}
 8009212:	bf00      	nop
 8009214:	bf00      	nop
 8009216:	e7fd      	b.n	8009214 <vTaskStartScheduler+0xb4>
}
 8009218:	bf00      	nop
 800921a:	3718      	adds	r7, #24
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}
 8009220:	0800ea44 	.word	0x0800ea44
 8009224:	080099b5 	.word	0x080099b5
 8009228:	200021a8 	.word	0x200021a8
 800922c:	20001cb0 	.word	0x20001cb0
 8009230:	2000001c 	.word	0x2000001c
 8009234:	200021a4 	.word	0x200021a4
 8009238:	20002190 	.word	0x20002190
 800923c:	20002188 	.word	0x20002188

08009240 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009240:	b480      	push	{r7}
 8009242:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009244:	4b04      	ldr	r3, [pc, #16]	@ (8009258 <vTaskSuspendAll+0x18>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	3301      	adds	r3, #1
 800924a:	4a03      	ldr	r2, [pc, #12]	@ (8009258 <vTaskSuspendAll+0x18>)
 800924c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800924e:	bf00      	nop
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr
 8009258:	200021ac 	.word	0x200021ac

0800925c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b084      	sub	sp, #16
 8009260:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009262:	2300      	movs	r3, #0
 8009264:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009266:	2300      	movs	r3, #0
 8009268:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800926a:	4b42      	ldr	r3, [pc, #264]	@ (8009374 <xTaskResumeAll+0x118>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d10b      	bne.n	800928a <xTaskResumeAll+0x2e>
	__asm volatile
 8009272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009276:	f383 8811 	msr	BASEPRI, r3
 800927a:	f3bf 8f6f 	isb	sy
 800927e:	f3bf 8f4f 	dsb	sy
 8009282:	603b      	str	r3, [r7, #0]
}
 8009284:	bf00      	nop
 8009286:	bf00      	nop
 8009288:	e7fd      	b.n	8009286 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800928a:	f001 fb15 	bl	800a8b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800928e:	4b39      	ldr	r3, [pc, #228]	@ (8009374 <xTaskResumeAll+0x118>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	3b01      	subs	r3, #1
 8009294:	4a37      	ldr	r2, [pc, #220]	@ (8009374 <xTaskResumeAll+0x118>)
 8009296:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009298:	4b36      	ldr	r3, [pc, #216]	@ (8009374 <xTaskResumeAll+0x118>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d162      	bne.n	8009366 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80092a0:	4b35      	ldr	r3, [pc, #212]	@ (8009378 <xTaskResumeAll+0x11c>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d05e      	beq.n	8009366 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80092a8:	e02f      	b.n	800930a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092aa:	4b34      	ldr	r3, [pc, #208]	@ (800937c <xTaskResumeAll+0x120>)
 80092ac:	68db      	ldr	r3, [r3, #12]
 80092ae:	68db      	ldr	r3, [r3, #12]
 80092b0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	3318      	adds	r3, #24
 80092b6:	4618      	mov	r0, r3
 80092b8:	f7fe fd08 	bl	8007ccc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	3304      	adds	r3, #4
 80092c0:	4618      	mov	r0, r3
 80092c2:	f7fe fd03 	bl	8007ccc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ca:	4b2d      	ldr	r3, [pc, #180]	@ (8009380 <xTaskResumeAll+0x124>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	429a      	cmp	r2, r3
 80092d0:	d903      	bls.n	80092da <xTaskResumeAll+0x7e>
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092d6:	4a2a      	ldr	r2, [pc, #168]	@ (8009380 <xTaskResumeAll+0x124>)
 80092d8:	6013      	str	r3, [r2, #0]
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092de:	4613      	mov	r3, r2
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	4413      	add	r3, r2
 80092e4:	009b      	lsls	r3, r3, #2
 80092e6:	4a27      	ldr	r2, [pc, #156]	@ (8009384 <xTaskResumeAll+0x128>)
 80092e8:	441a      	add	r2, r3
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	3304      	adds	r3, #4
 80092ee:	4619      	mov	r1, r3
 80092f0:	4610      	mov	r0, r2
 80092f2:	f7fe fc8e 	bl	8007c12 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092fa:	4b23      	ldr	r3, [pc, #140]	@ (8009388 <xTaskResumeAll+0x12c>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009300:	429a      	cmp	r2, r3
 8009302:	d302      	bcc.n	800930a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009304:	4b21      	ldr	r3, [pc, #132]	@ (800938c <xTaskResumeAll+0x130>)
 8009306:	2201      	movs	r2, #1
 8009308:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800930a:	4b1c      	ldr	r3, [pc, #112]	@ (800937c <xTaskResumeAll+0x120>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d1cb      	bne.n	80092aa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d001      	beq.n	800931c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009318:	f000 fc08 	bl	8009b2c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800931c:	4b1c      	ldr	r3, [pc, #112]	@ (8009390 <xTaskResumeAll+0x134>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d010      	beq.n	800934a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009328:	f000 f846 	bl	80093b8 <xTaskIncrementTick>
 800932c:	4603      	mov	r3, r0
 800932e:	2b00      	cmp	r3, #0
 8009330:	d002      	beq.n	8009338 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009332:	4b16      	ldr	r3, [pc, #88]	@ (800938c <xTaskResumeAll+0x130>)
 8009334:	2201      	movs	r2, #1
 8009336:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	3b01      	subs	r3, #1
 800933c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d1f1      	bne.n	8009328 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009344:	4b12      	ldr	r3, [pc, #72]	@ (8009390 <xTaskResumeAll+0x134>)
 8009346:	2200      	movs	r2, #0
 8009348:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800934a:	4b10      	ldr	r3, [pc, #64]	@ (800938c <xTaskResumeAll+0x130>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d009      	beq.n	8009366 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009352:	2301      	movs	r3, #1
 8009354:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009356:	4b0f      	ldr	r3, [pc, #60]	@ (8009394 <xTaskResumeAll+0x138>)
 8009358:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800935c:	601a      	str	r2, [r3, #0]
 800935e:	f3bf 8f4f 	dsb	sy
 8009362:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009366:	f001 fad9 	bl	800a91c <vPortExitCritical>

	return xAlreadyYielded;
 800936a:	68bb      	ldr	r3, [r7, #8]
}
 800936c:	4618      	mov	r0, r3
 800936e:	3710      	adds	r7, #16
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}
 8009374:	200021ac 	.word	0x200021ac
 8009378:	20002184 	.word	0x20002184
 800937c:	20002144 	.word	0x20002144
 8009380:	2000218c 	.word	0x2000218c
 8009384:	20001cb4 	.word	0x20001cb4
 8009388:	20001cb0 	.word	0x20001cb0
 800938c:	20002198 	.word	0x20002198
 8009390:	20002194 	.word	0x20002194
 8009394:	e000ed04 	.word	0xe000ed04

08009398 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009398:	b480      	push	{r7}
 800939a:	b083      	sub	sp, #12
 800939c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800939e:	4b05      	ldr	r3, [pc, #20]	@ (80093b4 <xTaskGetTickCount+0x1c>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80093a4:	687b      	ldr	r3, [r7, #4]
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	370c      	adds	r7, #12
 80093aa:	46bd      	mov	sp, r7
 80093ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b0:	4770      	bx	lr
 80093b2:	bf00      	nop
 80093b4:	20002188 	.word	0x20002188

080093b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b086      	sub	sp, #24
 80093bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80093be:	2300      	movs	r3, #0
 80093c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093c2:	4b4f      	ldr	r3, [pc, #316]	@ (8009500 <xTaskIncrementTick+0x148>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	f040 8090 	bne.w	80094ec <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80093cc:	4b4d      	ldr	r3, [pc, #308]	@ (8009504 <xTaskIncrementTick+0x14c>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	3301      	adds	r3, #1
 80093d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80093d4:	4a4b      	ldr	r2, [pc, #300]	@ (8009504 <xTaskIncrementTick+0x14c>)
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d121      	bne.n	8009424 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80093e0:	4b49      	ldr	r3, [pc, #292]	@ (8009508 <xTaskIncrementTick+0x150>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d00b      	beq.n	8009402 <xTaskIncrementTick+0x4a>
	__asm volatile
 80093ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ee:	f383 8811 	msr	BASEPRI, r3
 80093f2:	f3bf 8f6f 	isb	sy
 80093f6:	f3bf 8f4f 	dsb	sy
 80093fa:	603b      	str	r3, [r7, #0]
}
 80093fc:	bf00      	nop
 80093fe:	bf00      	nop
 8009400:	e7fd      	b.n	80093fe <xTaskIncrementTick+0x46>
 8009402:	4b41      	ldr	r3, [pc, #260]	@ (8009508 <xTaskIncrementTick+0x150>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	60fb      	str	r3, [r7, #12]
 8009408:	4b40      	ldr	r3, [pc, #256]	@ (800950c <xTaskIncrementTick+0x154>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a3e      	ldr	r2, [pc, #248]	@ (8009508 <xTaskIncrementTick+0x150>)
 800940e:	6013      	str	r3, [r2, #0]
 8009410:	4a3e      	ldr	r2, [pc, #248]	@ (800950c <xTaskIncrementTick+0x154>)
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	6013      	str	r3, [r2, #0]
 8009416:	4b3e      	ldr	r3, [pc, #248]	@ (8009510 <xTaskIncrementTick+0x158>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	3301      	adds	r3, #1
 800941c:	4a3c      	ldr	r2, [pc, #240]	@ (8009510 <xTaskIncrementTick+0x158>)
 800941e:	6013      	str	r3, [r2, #0]
 8009420:	f000 fb84 	bl	8009b2c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009424:	4b3b      	ldr	r3, [pc, #236]	@ (8009514 <xTaskIncrementTick+0x15c>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	693a      	ldr	r2, [r7, #16]
 800942a:	429a      	cmp	r2, r3
 800942c:	d349      	bcc.n	80094c2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800942e:	4b36      	ldr	r3, [pc, #216]	@ (8009508 <xTaskIncrementTick+0x150>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d104      	bne.n	8009442 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009438:	4b36      	ldr	r3, [pc, #216]	@ (8009514 <xTaskIncrementTick+0x15c>)
 800943a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800943e:	601a      	str	r2, [r3, #0]
					break;
 8009440:	e03f      	b.n	80094c2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009442:	4b31      	ldr	r3, [pc, #196]	@ (8009508 <xTaskIncrementTick+0x150>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	685b      	ldr	r3, [r3, #4]
 8009450:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009452:	693a      	ldr	r2, [r7, #16]
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	429a      	cmp	r2, r3
 8009458:	d203      	bcs.n	8009462 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800945a:	4a2e      	ldr	r2, [pc, #184]	@ (8009514 <xTaskIncrementTick+0x15c>)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009460:	e02f      	b.n	80094c2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	3304      	adds	r3, #4
 8009466:	4618      	mov	r0, r3
 8009468:	f7fe fc30 	bl	8007ccc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009470:	2b00      	cmp	r3, #0
 8009472:	d004      	beq.n	800947e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	3318      	adds	r3, #24
 8009478:	4618      	mov	r0, r3
 800947a:	f7fe fc27 	bl	8007ccc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009482:	4b25      	ldr	r3, [pc, #148]	@ (8009518 <xTaskIncrementTick+0x160>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	429a      	cmp	r2, r3
 8009488:	d903      	bls.n	8009492 <xTaskIncrementTick+0xda>
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800948e:	4a22      	ldr	r2, [pc, #136]	@ (8009518 <xTaskIncrementTick+0x160>)
 8009490:	6013      	str	r3, [r2, #0]
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009496:	4613      	mov	r3, r2
 8009498:	009b      	lsls	r3, r3, #2
 800949a:	4413      	add	r3, r2
 800949c:	009b      	lsls	r3, r3, #2
 800949e:	4a1f      	ldr	r2, [pc, #124]	@ (800951c <xTaskIncrementTick+0x164>)
 80094a0:	441a      	add	r2, r3
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	3304      	adds	r3, #4
 80094a6:	4619      	mov	r1, r3
 80094a8:	4610      	mov	r0, r2
 80094aa:	f7fe fbb2 	bl	8007c12 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094b2:	4b1b      	ldr	r3, [pc, #108]	@ (8009520 <xTaskIncrementTick+0x168>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d3b8      	bcc.n	800942e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80094bc:	2301      	movs	r3, #1
 80094be:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094c0:	e7b5      	b.n	800942e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80094c2:	4b17      	ldr	r3, [pc, #92]	@ (8009520 <xTaskIncrementTick+0x168>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094c8:	4914      	ldr	r1, [pc, #80]	@ (800951c <xTaskIncrementTick+0x164>)
 80094ca:	4613      	mov	r3, r2
 80094cc:	009b      	lsls	r3, r3, #2
 80094ce:	4413      	add	r3, r2
 80094d0:	009b      	lsls	r3, r3, #2
 80094d2:	440b      	add	r3, r1
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d901      	bls.n	80094de <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80094da:	2301      	movs	r3, #1
 80094dc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80094de:	4b11      	ldr	r3, [pc, #68]	@ (8009524 <xTaskIncrementTick+0x16c>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d007      	beq.n	80094f6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80094e6:	2301      	movs	r3, #1
 80094e8:	617b      	str	r3, [r7, #20]
 80094ea:	e004      	b.n	80094f6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80094ec:	4b0e      	ldr	r3, [pc, #56]	@ (8009528 <xTaskIncrementTick+0x170>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	3301      	adds	r3, #1
 80094f2:	4a0d      	ldr	r2, [pc, #52]	@ (8009528 <xTaskIncrementTick+0x170>)
 80094f4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80094f6:	697b      	ldr	r3, [r7, #20]
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	3718      	adds	r7, #24
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bd80      	pop	{r7, pc}
 8009500:	200021ac 	.word	0x200021ac
 8009504:	20002188 	.word	0x20002188
 8009508:	2000213c 	.word	0x2000213c
 800950c:	20002140 	.word	0x20002140
 8009510:	2000219c 	.word	0x2000219c
 8009514:	200021a4 	.word	0x200021a4
 8009518:	2000218c 	.word	0x2000218c
 800951c:	20001cb4 	.word	0x20001cb4
 8009520:	20001cb0 	.word	0x20001cb0
 8009524:	20002198 	.word	0x20002198
 8009528:	20002194 	.word	0x20002194

0800952c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800952c:	b480      	push	{r7}
 800952e:	b085      	sub	sp, #20
 8009530:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009532:	4b2b      	ldr	r3, [pc, #172]	@ (80095e0 <vTaskSwitchContext+0xb4>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d003      	beq.n	8009542 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800953a:	4b2a      	ldr	r3, [pc, #168]	@ (80095e4 <vTaskSwitchContext+0xb8>)
 800953c:	2201      	movs	r2, #1
 800953e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009540:	e047      	b.n	80095d2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009542:	4b28      	ldr	r3, [pc, #160]	@ (80095e4 <vTaskSwitchContext+0xb8>)
 8009544:	2200      	movs	r2, #0
 8009546:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009548:	4b27      	ldr	r3, [pc, #156]	@ (80095e8 <vTaskSwitchContext+0xbc>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	60fb      	str	r3, [r7, #12]
 800954e:	e011      	b.n	8009574 <vTaskSwitchContext+0x48>
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d10b      	bne.n	800956e <vTaskSwitchContext+0x42>
	__asm volatile
 8009556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800955a:	f383 8811 	msr	BASEPRI, r3
 800955e:	f3bf 8f6f 	isb	sy
 8009562:	f3bf 8f4f 	dsb	sy
 8009566:	607b      	str	r3, [r7, #4]
}
 8009568:	bf00      	nop
 800956a:	bf00      	nop
 800956c:	e7fd      	b.n	800956a <vTaskSwitchContext+0x3e>
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	3b01      	subs	r3, #1
 8009572:	60fb      	str	r3, [r7, #12]
 8009574:	491d      	ldr	r1, [pc, #116]	@ (80095ec <vTaskSwitchContext+0xc0>)
 8009576:	68fa      	ldr	r2, [r7, #12]
 8009578:	4613      	mov	r3, r2
 800957a:	009b      	lsls	r3, r3, #2
 800957c:	4413      	add	r3, r2
 800957e:	009b      	lsls	r3, r3, #2
 8009580:	440b      	add	r3, r1
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d0e3      	beq.n	8009550 <vTaskSwitchContext+0x24>
 8009588:	68fa      	ldr	r2, [r7, #12]
 800958a:	4613      	mov	r3, r2
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	4413      	add	r3, r2
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	4a16      	ldr	r2, [pc, #88]	@ (80095ec <vTaskSwitchContext+0xc0>)
 8009594:	4413      	add	r3, r2
 8009596:	60bb      	str	r3, [r7, #8]
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	685a      	ldr	r2, [r3, #4]
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	605a      	str	r2, [r3, #4]
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	685a      	ldr	r2, [r3, #4]
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	3308      	adds	r3, #8
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d104      	bne.n	80095b8 <vTaskSwitchContext+0x8c>
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	685a      	ldr	r2, [r3, #4]
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	605a      	str	r2, [r3, #4]
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	685b      	ldr	r3, [r3, #4]
 80095bc:	68db      	ldr	r3, [r3, #12]
 80095be:	4a0c      	ldr	r2, [pc, #48]	@ (80095f0 <vTaskSwitchContext+0xc4>)
 80095c0:	6013      	str	r3, [r2, #0]
 80095c2:	4a09      	ldr	r2, [pc, #36]	@ (80095e8 <vTaskSwitchContext+0xbc>)
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80095c8:	4b09      	ldr	r3, [pc, #36]	@ (80095f0 <vTaskSwitchContext+0xc4>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	3354      	adds	r3, #84	@ 0x54
 80095ce:	4a09      	ldr	r2, [pc, #36]	@ (80095f4 <vTaskSwitchContext+0xc8>)
 80095d0:	6013      	str	r3, [r2, #0]
}
 80095d2:	bf00      	nop
 80095d4:	3714      	adds	r7, #20
 80095d6:	46bd      	mov	sp, r7
 80095d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095dc:	4770      	bx	lr
 80095de:	bf00      	nop
 80095e0:	200021ac 	.word	0x200021ac
 80095e4:	20002198 	.word	0x20002198
 80095e8:	2000218c 	.word	0x2000218c
 80095ec:	20001cb4 	.word	0x20001cb4
 80095f0:	20001cb0 	.word	0x20001cb0
 80095f4:	2000001c 	.word	0x2000001c

080095f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b084      	sub	sp, #16
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d10b      	bne.n	8009620 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800960c:	f383 8811 	msr	BASEPRI, r3
 8009610:	f3bf 8f6f 	isb	sy
 8009614:	f3bf 8f4f 	dsb	sy
 8009618:	60fb      	str	r3, [r7, #12]
}
 800961a:	bf00      	nop
 800961c:	bf00      	nop
 800961e:	e7fd      	b.n	800961c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009620:	4b07      	ldr	r3, [pc, #28]	@ (8009640 <vTaskPlaceOnEventList+0x48>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	3318      	adds	r3, #24
 8009626:	4619      	mov	r1, r3
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f7fe fb16 	bl	8007c5a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800962e:	2101      	movs	r1, #1
 8009630:	6838      	ldr	r0, [r7, #0]
 8009632:	f000 fc41 	bl	8009eb8 <prvAddCurrentTaskToDelayedList>
}
 8009636:	bf00      	nop
 8009638:	3710      	adds	r7, #16
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}
 800963e:	bf00      	nop
 8009640:	20001cb0 	.word	0x20001cb0

08009644 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b086      	sub	sp, #24
 8009648:	af00      	add	r7, sp, #0
 800964a:	60f8      	str	r0, [r7, #12]
 800964c:	60b9      	str	r1, [r7, #8]
 800964e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d10b      	bne.n	800966e <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8009656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800965a:	f383 8811 	msr	BASEPRI, r3
 800965e:	f3bf 8f6f 	isb	sy
 8009662:	f3bf 8f4f 	dsb	sy
 8009666:	617b      	str	r3, [r7, #20]
}
 8009668:	bf00      	nop
 800966a:	bf00      	nop
 800966c:	e7fd      	b.n	800966a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800966e:	4b12      	ldr	r3, [pc, #72]	@ (80096b8 <vTaskPlaceOnUnorderedEventList+0x74>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d10b      	bne.n	800968e <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8009676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800967a:	f383 8811 	msr	BASEPRI, r3
 800967e:	f3bf 8f6f 	isb	sy
 8009682:	f3bf 8f4f 	dsb	sy
 8009686:	613b      	str	r3, [r7, #16]
}
 8009688:	bf00      	nop
 800968a:	bf00      	nop
 800968c:	e7fd      	b.n	800968a <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800968e:	4b0b      	ldr	r3, [pc, #44]	@ (80096bc <vTaskPlaceOnUnorderedEventList+0x78>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	68ba      	ldr	r2, [r7, #8]
 8009694:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8009698:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800969a:	4b08      	ldr	r3, [pc, #32]	@ (80096bc <vTaskPlaceOnUnorderedEventList+0x78>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	3318      	adds	r3, #24
 80096a0:	4619      	mov	r1, r3
 80096a2:	68f8      	ldr	r0, [r7, #12]
 80096a4:	f7fe fab5 	bl	8007c12 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80096a8:	2101      	movs	r1, #1
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f000 fc04 	bl	8009eb8 <prvAddCurrentTaskToDelayedList>
}
 80096b0:	bf00      	nop
 80096b2:	3718      	adds	r7, #24
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}
 80096b8:	200021ac 	.word	0x200021ac
 80096bc:	20001cb0 	.word	0x20001cb0

080096c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b086      	sub	sp, #24
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	60b9      	str	r1, [r7, #8]
 80096ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d10b      	bne.n	80096ea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80096d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096d6:	f383 8811 	msr	BASEPRI, r3
 80096da:	f3bf 8f6f 	isb	sy
 80096de:	f3bf 8f4f 	dsb	sy
 80096e2:	617b      	str	r3, [r7, #20]
}
 80096e4:	bf00      	nop
 80096e6:	bf00      	nop
 80096e8:	e7fd      	b.n	80096e6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80096ea:	4b0a      	ldr	r3, [pc, #40]	@ (8009714 <vTaskPlaceOnEventListRestricted+0x54>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	3318      	adds	r3, #24
 80096f0:	4619      	mov	r1, r3
 80096f2:	68f8      	ldr	r0, [r7, #12]
 80096f4:	f7fe fa8d 	bl	8007c12 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d002      	beq.n	8009704 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80096fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009702:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009704:	6879      	ldr	r1, [r7, #4]
 8009706:	68b8      	ldr	r0, [r7, #8]
 8009708:	f000 fbd6 	bl	8009eb8 <prvAddCurrentTaskToDelayedList>
	}
 800970c:	bf00      	nop
 800970e:	3718      	adds	r7, #24
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}
 8009714:	20001cb0 	.word	0x20001cb0

08009718 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b086      	sub	sp, #24
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	68db      	ldr	r3, [r3, #12]
 8009724:	68db      	ldr	r3, [r3, #12]
 8009726:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009728:	693b      	ldr	r3, [r7, #16]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d10b      	bne.n	8009746 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800972e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009732:	f383 8811 	msr	BASEPRI, r3
 8009736:	f3bf 8f6f 	isb	sy
 800973a:	f3bf 8f4f 	dsb	sy
 800973e:	60fb      	str	r3, [r7, #12]
}
 8009740:	bf00      	nop
 8009742:	bf00      	nop
 8009744:	e7fd      	b.n	8009742 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009746:	693b      	ldr	r3, [r7, #16]
 8009748:	3318      	adds	r3, #24
 800974a:	4618      	mov	r0, r3
 800974c:	f7fe fabe 	bl	8007ccc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009750:	4b1d      	ldr	r3, [pc, #116]	@ (80097c8 <xTaskRemoveFromEventList+0xb0>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d11d      	bne.n	8009794 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	3304      	adds	r3, #4
 800975c:	4618      	mov	r0, r3
 800975e:	f7fe fab5 	bl	8007ccc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009766:	4b19      	ldr	r3, [pc, #100]	@ (80097cc <xTaskRemoveFromEventList+0xb4>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	429a      	cmp	r2, r3
 800976c:	d903      	bls.n	8009776 <xTaskRemoveFromEventList+0x5e>
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009772:	4a16      	ldr	r2, [pc, #88]	@ (80097cc <xTaskRemoveFromEventList+0xb4>)
 8009774:	6013      	str	r3, [r2, #0]
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800977a:	4613      	mov	r3, r2
 800977c:	009b      	lsls	r3, r3, #2
 800977e:	4413      	add	r3, r2
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	4a13      	ldr	r2, [pc, #76]	@ (80097d0 <xTaskRemoveFromEventList+0xb8>)
 8009784:	441a      	add	r2, r3
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	3304      	adds	r3, #4
 800978a:	4619      	mov	r1, r3
 800978c:	4610      	mov	r0, r2
 800978e:	f7fe fa40 	bl	8007c12 <vListInsertEnd>
 8009792:	e005      	b.n	80097a0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	3318      	adds	r3, #24
 8009798:	4619      	mov	r1, r3
 800979a:	480e      	ldr	r0, [pc, #56]	@ (80097d4 <xTaskRemoveFromEventList+0xbc>)
 800979c:	f7fe fa39 	bl	8007c12 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097a4:	4b0c      	ldr	r3, [pc, #48]	@ (80097d8 <xTaskRemoveFromEventList+0xc0>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097aa:	429a      	cmp	r2, r3
 80097ac:	d905      	bls.n	80097ba <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80097ae:	2301      	movs	r3, #1
 80097b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80097b2:	4b0a      	ldr	r3, [pc, #40]	@ (80097dc <xTaskRemoveFromEventList+0xc4>)
 80097b4:	2201      	movs	r2, #1
 80097b6:	601a      	str	r2, [r3, #0]
 80097b8:	e001      	b.n	80097be <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80097ba:	2300      	movs	r3, #0
 80097bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80097be:	697b      	ldr	r3, [r7, #20]
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3718      	adds	r7, #24
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}
 80097c8:	200021ac 	.word	0x200021ac
 80097cc:	2000218c 	.word	0x2000218c
 80097d0:	20001cb4 	.word	0x20001cb4
 80097d4:	20002144 	.word	0x20002144
 80097d8:	20001cb0 	.word	0x20001cb0
 80097dc:	20002198 	.word	0x20002198

080097e0 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b086      	sub	sp, #24
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
 80097e8:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80097ea:	4b2a      	ldr	r3, [pc, #168]	@ (8009894 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d10b      	bne.n	800980a <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 80097f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097f6:	f383 8811 	msr	BASEPRI, r3
 80097fa:	f3bf 8f6f 	isb	sy
 80097fe:	f3bf 8f4f 	dsb	sy
 8009802:	613b      	str	r3, [r7, #16]
}
 8009804:	bf00      	nop
 8009806:	bf00      	nop
 8009808:	e7fd      	b.n	8009806 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	68db      	ldr	r3, [r3, #12]
 8009818:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d10b      	bne.n	8009838 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8009820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009824:	f383 8811 	msr	BASEPRI, r3
 8009828:	f3bf 8f6f 	isb	sy
 800982c:	f3bf 8f4f 	dsb	sy
 8009830:	60fb      	str	r3, [r7, #12]
}
 8009832:	bf00      	nop
 8009834:	bf00      	nop
 8009836:	e7fd      	b.n	8009834 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f7fe fa47 	bl	8007ccc <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	3304      	adds	r3, #4
 8009842:	4618      	mov	r0, r3
 8009844:	f7fe fa42 	bl	8007ccc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800984c:	4b12      	ldr	r3, [pc, #72]	@ (8009898 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	429a      	cmp	r2, r3
 8009852:	d903      	bls.n	800985c <vTaskRemoveFromUnorderedEventList+0x7c>
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009858:	4a0f      	ldr	r2, [pc, #60]	@ (8009898 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800985a:	6013      	str	r3, [r2, #0]
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009860:	4613      	mov	r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	4413      	add	r3, r2
 8009866:	009b      	lsls	r3, r3, #2
 8009868:	4a0c      	ldr	r2, [pc, #48]	@ (800989c <vTaskRemoveFromUnorderedEventList+0xbc>)
 800986a:	441a      	add	r2, r3
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	3304      	adds	r3, #4
 8009870:	4619      	mov	r1, r3
 8009872:	4610      	mov	r0, r2
 8009874:	f7fe f9cd 	bl	8007c12 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009878:	697b      	ldr	r3, [r7, #20]
 800987a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800987c:	4b08      	ldr	r3, [pc, #32]	@ (80098a0 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009882:	429a      	cmp	r2, r3
 8009884:	d902      	bls.n	800988c <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8009886:	4b07      	ldr	r3, [pc, #28]	@ (80098a4 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8009888:	2201      	movs	r2, #1
 800988a:	601a      	str	r2, [r3, #0]
	}
}
 800988c:	bf00      	nop
 800988e:	3718      	adds	r7, #24
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}
 8009894:	200021ac 	.word	0x200021ac
 8009898:	2000218c 	.word	0x2000218c
 800989c:	20001cb4 	.word	0x20001cb4
 80098a0:	20001cb0 	.word	0x20001cb0
 80098a4:	20002198 	.word	0x20002198

080098a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80098a8:	b480      	push	{r7}
 80098aa:	b083      	sub	sp, #12
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80098b0:	4b06      	ldr	r3, [pc, #24]	@ (80098cc <vTaskInternalSetTimeOutState+0x24>)
 80098b2:	681a      	ldr	r2, [r3, #0]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80098b8:	4b05      	ldr	r3, [pc, #20]	@ (80098d0 <vTaskInternalSetTimeOutState+0x28>)
 80098ba:	681a      	ldr	r2, [r3, #0]
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	605a      	str	r2, [r3, #4]
}
 80098c0:	bf00      	nop
 80098c2:	370c      	adds	r7, #12
 80098c4:	46bd      	mov	sp, r7
 80098c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ca:	4770      	bx	lr
 80098cc:	2000219c 	.word	0x2000219c
 80098d0:	20002188 	.word	0x20002188

080098d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b088      	sub	sp, #32
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d10b      	bne.n	80098fc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80098e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098e8:	f383 8811 	msr	BASEPRI, r3
 80098ec:	f3bf 8f6f 	isb	sy
 80098f0:	f3bf 8f4f 	dsb	sy
 80098f4:	613b      	str	r3, [r7, #16]
}
 80098f6:	bf00      	nop
 80098f8:	bf00      	nop
 80098fa:	e7fd      	b.n	80098f8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d10b      	bne.n	800991a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009906:	f383 8811 	msr	BASEPRI, r3
 800990a:	f3bf 8f6f 	isb	sy
 800990e:	f3bf 8f4f 	dsb	sy
 8009912:	60fb      	str	r3, [r7, #12]
}
 8009914:	bf00      	nop
 8009916:	bf00      	nop
 8009918:	e7fd      	b.n	8009916 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800991a:	f000 ffcd 	bl	800a8b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800991e:	4b1d      	ldr	r3, [pc, #116]	@ (8009994 <xTaskCheckForTimeOut+0xc0>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	69ba      	ldr	r2, [r7, #24]
 800992a:	1ad3      	subs	r3, r2, r3
 800992c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009936:	d102      	bne.n	800993e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009938:	2300      	movs	r3, #0
 800993a:	61fb      	str	r3, [r7, #28]
 800993c:	e023      	b.n	8009986 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681a      	ldr	r2, [r3, #0]
 8009942:	4b15      	ldr	r3, [pc, #84]	@ (8009998 <xTaskCheckForTimeOut+0xc4>)
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	429a      	cmp	r2, r3
 8009948:	d007      	beq.n	800995a <xTaskCheckForTimeOut+0x86>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	69ba      	ldr	r2, [r7, #24]
 8009950:	429a      	cmp	r2, r3
 8009952:	d302      	bcc.n	800995a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009954:	2301      	movs	r3, #1
 8009956:	61fb      	str	r3, [r7, #28]
 8009958:	e015      	b.n	8009986 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	697a      	ldr	r2, [r7, #20]
 8009960:	429a      	cmp	r2, r3
 8009962:	d20b      	bcs.n	800997c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	1ad2      	subs	r2, r2, r3
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f7ff ff99 	bl	80098a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009976:	2300      	movs	r3, #0
 8009978:	61fb      	str	r3, [r7, #28]
 800997a:	e004      	b.n	8009986 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	2200      	movs	r2, #0
 8009980:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009982:	2301      	movs	r3, #1
 8009984:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009986:	f000 ffc9 	bl	800a91c <vPortExitCritical>

	return xReturn;
 800998a:	69fb      	ldr	r3, [r7, #28]
}
 800998c:	4618      	mov	r0, r3
 800998e:	3720      	adds	r7, #32
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}
 8009994:	20002188 	.word	0x20002188
 8009998:	2000219c 	.word	0x2000219c

0800999c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800999c:	b480      	push	{r7}
 800999e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80099a0:	4b03      	ldr	r3, [pc, #12]	@ (80099b0 <vTaskMissedYield+0x14>)
 80099a2:	2201      	movs	r2, #1
 80099a4:	601a      	str	r2, [r3, #0]
}
 80099a6:	bf00      	nop
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr
 80099b0:	20002198 	.word	0x20002198

080099b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b082      	sub	sp, #8
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80099bc:	f000 f852 	bl	8009a64 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80099c0:	4b06      	ldr	r3, [pc, #24]	@ (80099dc <prvIdleTask+0x28>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	d9f9      	bls.n	80099bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80099c8:	4b05      	ldr	r3, [pc, #20]	@ (80099e0 <prvIdleTask+0x2c>)
 80099ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80099ce:	601a      	str	r2, [r3, #0]
 80099d0:	f3bf 8f4f 	dsb	sy
 80099d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80099d8:	e7f0      	b.n	80099bc <prvIdleTask+0x8>
 80099da:	bf00      	nop
 80099dc:	20001cb4 	.word	0x20001cb4
 80099e0:	e000ed04 	.word	0xe000ed04

080099e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b082      	sub	sp, #8
 80099e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80099ea:	2300      	movs	r3, #0
 80099ec:	607b      	str	r3, [r7, #4]
 80099ee:	e00c      	b.n	8009a0a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80099f0:	687a      	ldr	r2, [r7, #4]
 80099f2:	4613      	mov	r3, r2
 80099f4:	009b      	lsls	r3, r3, #2
 80099f6:	4413      	add	r3, r2
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	4a12      	ldr	r2, [pc, #72]	@ (8009a44 <prvInitialiseTaskLists+0x60>)
 80099fc:	4413      	add	r3, r2
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7fe f8da 	bl	8007bb8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	3301      	adds	r3, #1
 8009a08:	607b      	str	r3, [r7, #4]
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2b37      	cmp	r3, #55	@ 0x37
 8009a0e:	d9ef      	bls.n	80099f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009a10:	480d      	ldr	r0, [pc, #52]	@ (8009a48 <prvInitialiseTaskLists+0x64>)
 8009a12:	f7fe f8d1 	bl	8007bb8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009a16:	480d      	ldr	r0, [pc, #52]	@ (8009a4c <prvInitialiseTaskLists+0x68>)
 8009a18:	f7fe f8ce 	bl	8007bb8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009a1c:	480c      	ldr	r0, [pc, #48]	@ (8009a50 <prvInitialiseTaskLists+0x6c>)
 8009a1e:	f7fe f8cb 	bl	8007bb8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009a22:	480c      	ldr	r0, [pc, #48]	@ (8009a54 <prvInitialiseTaskLists+0x70>)
 8009a24:	f7fe f8c8 	bl	8007bb8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009a28:	480b      	ldr	r0, [pc, #44]	@ (8009a58 <prvInitialiseTaskLists+0x74>)
 8009a2a:	f7fe f8c5 	bl	8007bb8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8009a5c <prvInitialiseTaskLists+0x78>)
 8009a30:	4a05      	ldr	r2, [pc, #20]	@ (8009a48 <prvInitialiseTaskLists+0x64>)
 8009a32:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009a34:	4b0a      	ldr	r3, [pc, #40]	@ (8009a60 <prvInitialiseTaskLists+0x7c>)
 8009a36:	4a05      	ldr	r2, [pc, #20]	@ (8009a4c <prvInitialiseTaskLists+0x68>)
 8009a38:	601a      	str	r2, [r3, #0]
}
 8009a3a:	bf00      	nop
 8009a3c:	3708      	adds	r7, #8
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}
 8009a42:	bf00      	nop
 8009a44:	20001cb4 	.word	0x20001cb4
 8009a48:	20002114 	.word	0x20002114
 8009a4c:	20002128 	.word	0x20002128
 8009a50:	20002144 	.word	0x20002144
 8009a54:	20002158 	.word	0x20002158
 8009a58:	20002170 	.word	0x20002170
 8009a5c:	2000213c 	.word	0x2000213c
 8009a60:	20002140 	.word	0x20002140

08009a64 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b082      	sub	sp, #8
 8009a68:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a6a:	e019      	b.n	8009aa0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009a6c:	f000 ff24 	bl	800a8b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a70:	4b10      	ldr	r3, [pc, #64]	@ (8009ab4 <prvCheckTasksWaitingTermination+0x50>)
 8009a72:	68db      	ldr	r3, [r3, #12]
 8009a74:	68db      	ldr	r3, [r3, #12]
 8009a76:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	3304      	adds	r3, #4
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f7fe f925 	bl	8007ccc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009a82:	4b0d      	ldr	r3, [pc, #52]	@ (8009ab8 <prvCheckTasksWaitingTermination+0x54>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	3b01      	subs	r3, #1
 8009a88:	4a0b      	ldr	r2, [pc, #44]	@ (8009ab8 <prvCheckTasksWaitingTermination+0x54>)
 8009a8a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8009abc <prvCheckTasksWaitingTermination+0x58>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	3b01      	subs	r3, #1
 8009a92:	4a0a      	ldr	r2, [pc, #40]	@ (8009abc <prvCheckTasksWaitingTermination+0x58>)
 8009a94:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009a96:	f000 ff41 	bl	800a91c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 f810 	bl	8009ac0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009aa0:	4b06      	ldr	r3, [pc, #24]	@ (8009abc <prvCheckTasksWaitingTermination+0x58>)
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d1e1      	bne.n	8009a6c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009aa8:	bf00      	nop
 8009aaa:	bf00      	nop
 8009aac:	3708      	adds	r7, #8
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bd80      	pop	{r7, pc}
 8009ab2:	bf00      	nop
 8009ab4:	20002158 	.word	0x20002158
 8009ab8:	20002184 	.word	0x20002184
 8009abc:	2000216c 	.word	0x2000216c

08009ac0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b084      	sub	sp, #16
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	3354      	adds	r3, #84	@ 0x54
 8009acc:	4618      	mov	r0, r3
 8009ace:	f002 f8b5 	bl	800bc3c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d108      	bne.n	8009aee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f001 f8d9 	bl	800ac98 <vPortFree>
				vPortFree( pxTCB );
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f001 f8d6 	bl	800ac98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009aec:	e019      	b.n	8009b22 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009af4:	2b01      	cmp	r3, #1
 8009af6:	d103      	bne.n	8009b00 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f001 f8cd 	bl	800ac98 <vPortFree>
	}
 8009afe:	e010      	b.n	8009b22 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009b06:	2b02      	cmp	r3, #2
 8009b08:	d00b      	beq.n	8009b22 <prvDeleteTCB+0x62>
	__asm volatile
 8009b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b0e:	f383 8811 	msr	BASEPRI, r3
 8009b12:	f3bf 8f6f 	isb	sy
 8009b16:	f3bf 8f4f 	dsb	sy
 8009b1a:	60fb      	str	r3, [r7, #12]
}
 8009b1c:	bf00      	nop
 8009b1e:	bf00      	nop
 8009b20:	e7fd      	b.n	8009b1e <prvDeleteTCB+0x5e>
	}
 8009b22:	bf00      	nop
 8009b24:	3710      	adds	r7, #16
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}
	...

08009b2c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b32:	4b0c      	ldr	r3, [pc, #48]	@ (8009b64 <prvResetNextTaskUnblockTime+0x38>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d104      	bne.n	8009b46 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8009b68 <prvResetNextTaskUnblockTime+0x3c>)
 8009b3e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009b42:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009b44:	e008      	b.n	8009b58 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b46:	4b07      	ldr	r3, [pc, #28]	@ (8009b64 <prvResetNextTaskUnblockTime+0x38>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	68db      	ldr	r3, [r3, #12]
 8009b4c:	68db      	ldr	r3, [r3, #12]
 8009b4e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	685b      	ldr	r3, [r3, #4]
 8009b54:	4a04      	ldr	r2, [pc, #16]	@ (8009b68 <prvResetNextTaskUnblockTime+0x3c>)
 8009b56:	6013      	str	r3, [r2, #0]
}
 8009b58:	bf00      	nop
 8009b5a:	370c      	adds	r7, #12
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b62:	4770      	bx	lr
 8009b64:	2000213c 	.word	0x2000213c
 8009b68:	200021a4 	.word	0x200021a4

08009b6c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b083      	sub	sp, #12
 8009b70:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009b72:	4b0b      	ldr	r3, [pc, #44]	@ (8009ba0 <xTaskGetSchedulerState+0x34>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d102      	bne.n	8009b80 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	607b      	str	r3, [r7, #4]
 8009b7e:	e008      	b.n	8009b92 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b80:	4b08      	ldr	r3, [pc, #32]	@ (8009ba4 <xTaskGetSchedulerState+0x38>)
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d102      	bne.n	8009b8e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009b88:	2302      	movs	r3, #2
 8009b8a:	607b      	str	r3, [r7, #4]
 8009b8c:	e001      	b.n	8009b92 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009b92:	687b      	ldr	r3, [r7, #4]
	}
 8009b94:	4618      	mov	r0, r3
 8009b96:	370c      	adds	r7, #12
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr
 8009ba0:	20002190 	.word	0x20002190
 8009ba4:	200021ac 	.word	0x200021ac

08009ba8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b084      	sub	sp, #16
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d051      	beq.n	8009c62 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bc2:	4b2a      	ldr	r3, [pc, #168]	@ (8009c6c <xTaskPriorityInherit+0xc4>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc8:	429a      	cmp	r2, r3
 8009bca:	d241      	bcs.n	8009c50 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	699b      	ldr	r3, [r3, #24]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	db06      	blt.n	8009be2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bd4:	4b25      	ldr	r3, [pc, #148]	@ (8009c6c <xTaskPriorityInherit+0xc4>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bda:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	6959      	ldr	r1, [r3, #20]
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bea:	4613      	mov	r3, r2
 8009bec:	009b      	lsls	r3, r3, #2
 8009bee:	4413      	add	r3, r2
 8009bf0:	009b      	lsls	r3, r3, #2
 8009bf2:	4a1f      	ldr	r2, [pc, #124]	@ (8009c70 <xTaskPriorityInherit+0xc8>)
 8009bf4:	4413      	add	r3, r2
 8009bf6:	4299      	cmp	r1, r3
 8009bf8:	d122      	bne.n	8009c40 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	3304      	adds	r3, #4
 8009bfe:	4618      	mov	r0, r3
 8009c00:	f7fe f864 	bl	8007ccc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009c04:	4b19      	ldr	r3, [pc, #100]	@ (8009c6c <xTaskPriorityInherit+0xc4>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c12:	4b18      	ldr	r3, [pc, #96]	@ (8009c74 <xTaskPriorityInherit+0xcc>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d903      	bls.n	8009c22 <xTaskPriorityInherit+0x7a>
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c1e:	4a15      	ldr	r2, [pc, #84]	@ (8009c74 <xTaskPriorityInherit+0xcc>)
 8009c20:	6013      	str	r3, [r2, #0]
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c26:	4613      	mov	r3, r2
 8009c28:	009b      	lsls	r3, r3, #2
 8009c2a:	4413      	add	r3, r2
 8009c2c:	009b      	lsls	r3, r3, #2
 8009c2e:	4a10      	ldr	r2, [pc, #64]	@ (8009c70 <xTaskPriorityInherit+0xc8>)
 8009c30:	441a      	add	r2, r3
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	3304      	adds	r3, #4
 8009c36:	4619      	mov	r1, r3
 8009c38:	4610      	mov	r0, r2
 8009c3a:	f7fd ffea 	bl	8007c12 <vListInsertEnd>
 8009c3e:	e004      	b.n	8009c4a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009c40:	4b0a      	ldr	r3, [pc, #40]	@ (8009c6c <xTaskPriorityInherit+0xc4>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	60fb      	str	r3, [r7, #12]
 8009c4e:	e008      	b.n	8009c62 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009c54:	4b05      	ldr	r3, [pc, #20]	@ (8009c6c <xTaskPriorityInherit+0xc4>)
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c5a:	429a      	cmp	r2, r3
 8009c5c:	d201      	bcs.n	8009c62 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009c5e:	2301      	movs	r3, #1
 8009c60:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009c62:	68fb      	ldr	r3, [r7, #12]
	}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3710      	adds	r7, #16
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}
 8009c6c:	20001cb0 	.word	0x20001cb0
 8009c70:	20001cb4 	.word	0x20001cb4
 8009c74:	2000218c 	.word	0x2000218c

08009c78 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b086      	sub	sp, #24
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009c84:	2300      	movs	r3, #0
 8009c86:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d058      	beq.n	8009d40 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8009d4c <xTaskPriorityDisinherit+0xd4>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	693a      	ldr	r2, [r7, #16]
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d00b      	beq.n	8009cb0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c9c:	f383 8811 	msr	BASEPRI, r3
 8009ca0:	f3bf 8f6f 	isb	sy
 8009ca4:	f3bf 8f4f 	dsb	sy
 8009ca8:	60fb      	str	r3, [r7, #12]
}
 8009caa:	bf00      	nop
 8009cac:	bf00      	nop
 8009cae:	e7fd      	b.n	8009cac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d10b      	bne.n	8009cd0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cbc:	f383 8811 	msr	BASEPRI, r3
 8009cc0:	f3bf 8f6f 	isb	sy
 8009cc4:	f3bf 8f4f 	dsb	sy
 8009cc8:	60bb      	str	r3, [r7, #8]
}
 8009cca:	bf00      	nop
 8009ccc:	bf00      	nop
 8009cce:	e7fd      	b.n	8009ccc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009cd0:	693b      	ldr	r3, [r7, #16]
 8009cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cd4:	1e5a      	subs	r2, r3, #1
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ce2:	429a      	cmp	r2, r3
 8009ce4:	d02c      	beq.n	8009d40 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009ce6:	693b      	ldr	r3, [r7, #16]
 8009ce8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d128      	bne.n	8009d40 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	3304      	adds	r3, #4
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f7fd ffea 	bl	8007ccc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009cf8:	693b      	ldr	r3, [r7, #16]
 8009cfa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d00:	693b      	ldr	r3, [r7, #16]
 8009d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d04:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009d08:	693b      	ldr	r3, [r7, #16]
 8009d0a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d10:	4b0f      	ldr	r3, [pc, #60]	@ (8009d50 <xTaskPriorityDisinherit+0xd8>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	429a      	cmp	r2, r3
 8009d16:	d903      	bls.n	8009d20 <xTaskPriorityDisinherit+0xa8>
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d1c:	4a0c      	ldr	r2, [pc, #48]	@ (8009d50 <xTaskPriorityDisinherit+0xd8>)
 8009d1e:	6013      	str	r3, [r2, #0]
 8009d20:	693b      	ldr	r3, [r7, #16]
 8009d22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d24:	4613      	mov	r3, r2
 8009d26:	009b      	lsls	r3, r3, #2
 8009d28:	4413      	add	r3, r2
 8009d2a:	009b      	lsls	r3, r3, #2
 8009d2c:	4a09      	ldr	r2, [pc, #36]	@ (8009d54 <xTaskPriorityDisinherit+0xdc>)
 8009d2e:	441a      	add	r2, r3
 8009d30:	693b      	ldr	r3, [r7, #16]
 8009d32:	3304      	adds	r3, #4
 8009d34:	4619      	mov	r1, r3
 8009d36:	4610      	mov	r0, r2
 8009d38:	f7fd ff6b 	bl	8007c12 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009d40:	697b      	ldr	r3, [r7, #20]
	}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3718      	adds	r7, #24
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
 8009d4a:	bf00      	nop
 8009d4c:	20001cb0 	.word	0x20001cb0
 8009d50:	2000218c 	.word	0x2000218c
 8009d54:	20001cb4 	.word	0x20001cb4

08009d58 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b088      	sub	sp, #32
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009d66:	2301      	movs	r3, #1
 8009d68:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d06c      	beq.n	8009e4a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009d70:	69bb      	ldr	r3, [r7, #24]
 8009d72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d10b      	bne.n	8009d90 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d7c:	f383 8811 	msr	BASEPRI, r3
 8009d80:	f3bf 8f6f 	isb	sy
 8009d84:	f3bf 8f4f 	dsb	sy
 8009d88:	60fb      	str	r3, [r7, #12]
}
 8009d8a:	bf00      	nop
 8009d8c:	bf00      	nop
 8009d8e:	e7fd      	b.n	8009d8c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009d90:	69bb      	ldr	r3, [r7, #24]
 8009d92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d94:	683a      	ldr	r2, [r7, #0]
 8009d96:	429a      	cmp	r2, r3
 8009d98:	d902      	bls.n	8009da0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	61fb      	str	r3, [r7, #28]
 8009d9e:	e002      	b.n	8009da6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009da0:	69bb      	ldr	r3, [r7, #24]
 8009da2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009da4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009da6:	69bb      	ldr	r3, [r7, #24]
 8009da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009daa:	69fa      	ldr	r2, [r7, #28]
 8009dac:	429a      	cmp	r2, r3
 8009dae:	d04c      	beq.n	8009e4a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009db0:	69bb      	ldr	r3, [r7, #24]
 8009db2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009db4:	697a      	ldr	r2, [r7, #20]
 8009db6:	429a      	cmp	r2, r3
 8009db8:	d147      	bne.n	8009e4a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009dba:	4b26      	ldr	r3, [pc, #152]	@ (8009e54 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	69ba      	ldr	r2, [r7, #24]
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d10b      	bne.n	8009ddc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc8:	f383 8811 	msr	BASEPRI, r3
 8009dcc:	f3bf 8f6f 	isb	sy
 8009dd0:	f3bf 8f4f 	dsb	sy
 8009dd4:	60bb      	str	r3, [r7, #8]
}
 8009dd6:	bf00      	nop
 8009dd8:	bf00      	nop
 8009dda:	e7fd      	b.n	8009dd8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009ddc:	69bb      	ldr	r3, [r7, #24]
 8009dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009de0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009de2:	69bb      	ldr	r3, [r7, #24]
 8009de4:	69fa      	ldr	r2, [r7, #28]
 8009de6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009de8:	69bb      	ldr	r3, [r7, #24]
 8009dea:	699b      	ldr	r3, [r3, #24]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	db04      	blt.n	8009dfa <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009df0:	69fb      	ldr	r3, [r7, #28]
 8009df2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009df6:	69bb      	ldr	r3, [r7, #24]
 8009df8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009dfa:	69bb      	ldr	r3, [r7, #24]
 8009dfc:	6959      	ldr	r1, [r3, #20]
 8009dfe:	693a      	ldr	r2, [r7, #16]
 8009e00:	4613      	mov	r3, r2
 8009e02:	009b      	lsls	r3, r3, #2
 8009e04:	4413      	add	r3, r2
 8009e06:	009b      	lsls	r3, r3, #2
 8009e08:	4a13      	ldr	r2, [pc, #76]	@ (8009e58 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009e0a:	4413      	add	r3, r2
 8009e0c:	4299      	cmp	r1, r3
 8009e0e:	d11c      	bne.n	8009e4a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e10:	69bb      	ldr	r3, [r7, #24]
 8009e12:	3304      	adds	r3, #4
 8009e14:	4618      	mov	r0, r3
 8009e16:	f7fd ff59 	bl	8007ccc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009e1a:	69bb      	ldr	r3, [r7, #24]
 8009e1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e1e:	4b0f      	ldr	r3, [pc, #60]	@ (8009e5c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	429a      	cmp	r2, r3
 8009e24:	d903      	bls.n	8009e2e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009e26:	69bb      	ldr	r3, [r7, #24]
 8009e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8009e5c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009e2c:	6013      	str	r3, [r2, #0]
 8009e2e:	69bb      	ldr	r3, [r7, #24]
 8009e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e32:	4613      	mov	r3, r2
 8009e34:	009b      	lsls	r3, r3, #2
 8009e36:	4413      	add	r3, r2
 8009e38:	009b      	lsls	r3, r3, #2
 8009e3a:	4a07      	ldr	r2, [pc, #28]	@ (8009e58 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009e3c:	441a      	add	r2, r3
 8009e3e:	69bb      	ldr	r3, [r7, #24]
 8009e40:	3304      	adds	r3, #4
 8009e42:	4619      	mov	r1, r3
 8009e44:	4610      	mov	r0, r2
 8009e46:	f7fd fee4 	bl	8007c12 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e4a:	bf00      	nop
 8009e4c:	3720      	adds	r7, #32
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	20001cb0 	.word	0x20001cb0
 8009e58:	20001cb4 	.word	0x20001cb4
 8009e5c:	2000218c 	.word	0x2000218c

08009e60 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8009e60:	b480      	push	{r7}
 8009e62:	b083      	sub	sp, #12
 8009e64:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8009e66:	4b09      	ldr	r3, [pc, #36]	@ (8009e8c <uxTaskResetEventItemValue+0x2c>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	699b      	ldr	r3, [r3, #24]
 8009e6c:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e6e:	4b07      	ldr	r3, [pc, #28]	@ (8009e8c <uxTaskResetEventItemValue+0x2c>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e74:	4b05      	ldr	r3, [pc, #20]	@ (8009e8c <uxTaskResetEventItemValue+0x2c>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8009e7c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8009e7e:	687b      	ldr	r3, [r7, #4]
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	370c      	adds	r7, #12
 8009e84:	46bd      	mov	sp, r7
 8009e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8a:	4770      	bx	lr
 8009e8c:	20001cb0 	.word	0x20001cb0

08009e90 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009e90:	b480      	push	{r7}
 8009e92:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009e94:	4b07      	ldr	r3, [pc, #28]	@ (8009eb4 <pvTaskIncrementMutexHeldCount+0x24>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d004      	beq.n	8009ea6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009e9c:	4b05      	ldr	r3, [pc, #20]	@ (8009eb4 <pvTaskIncrementMutexHeldCount+0x24>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009ea2:	3201      	adds	r2, #1
 8009ea4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009ea6:	4b03      	ldr	r3, [pc, #12]	@ (8009eb4 <pvTaskIncrementMutexHeldCount+0x24>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
	}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	46bd      	mov	sp, r7
 8009eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb2:	4770      	bx	lr
 8009eb4:	20001cb0 	.word	0x20001cb0

08009eb8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009ec2:	4b21      	ldr	r3, [pc, #132]	@ (8009f48 <prvAddCurrentTaskToDelayedList+0x90>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ec8:	4b20      	ldr	r3, [pc, #128]	@ (8009f4c <prvAddCurrentTaskToDelayedList+0x94>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	3304      	adds	r3, #4
 8009ece:	4618      	mov	r0, r3
 8009ed0:	f7fd fefc 	bl	8007ccc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009eda:	d10a      	bne.n	8009ef2 <prvAddCurrentTaskToDelayedList+0x3a>
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d007      	beq.n	8009ef2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ee2:	4b1a      	ldr	r3, [pc, #104]	@ (8009f4c <prvAddCurrentTaskToDelayedList+0x94>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	3304      	adds	r3, #4
 8009ee8:	4619      	mov	r1, r3
 8009eea:	4819      	ldr	r0, [pc, #100]	@ (8009f50 <prvAddCurrentTaskToDelayedList+0x98>)
 8009eec:	f7fd fe91 	bl	8007c12 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009ef0:	e026      	b.n	8009f40 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009ef2:	68fa      	ldr	r2, [r7, #12]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	4413      	add	r3, r2
 8009ef8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009efa:	4b14      	ldr	r3, [pc, #80]	@ (8009f4c <prvAddCurrentTaskToDelayedList+0x94>)
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	68ba      	ldr	r2, [r7, #8]
 8009f00:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009f02:	68ba      	ldr	r2, [r7, #8]
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d209      	bcs.n	8009f1e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f0a:	4b12      	ldr	r3, [pc, #72]	@ (8009f54 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009f0c:	681a      	ldr	r2, [r3, #0]
 8009f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8009f4c <prvAddCurrentTaskToDelayedList+0x94>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	3304      	adds	r3, #4
 8009f14:	4619      	mov	r1, r3
 8009f16:	4610      	mov	r0, r2
 8009f18:	f7fd fe9f 	bl	8007c5a <vListInsert>
}
 8009f1c:	e010      	b.n	8009f40 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8009f58 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009f20:	681a      	ldr	r2, [r3, #0]
 8009f22:	4b0a      	ldr	r3, [pc, #40]	@ (8009f4c <prvAddCurrentTaskToDelayedList+0x94>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	3304      	adds	r3, #4
 8009f28:	4619      	mov	r1, r3
 8009f2a:	4610      	mov	r0, r2
 8009f2c:	f7fd fe95 	bl	8007c5a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009f30:	4b0a      	ldr	r3, [pc, #40]	@ (8009f5c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	68ba      	ldr	r2, [r7, #8]
 8009f36:	429a      	cmp	r2, r3
 8009f38:	d202      	bcs.n	8009f40 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009f3a:	4a08      	ldr	r2, [pc, #32]	@ (8009f5c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	6013      	str	r3, [r2, #0]
}
 8009f40:	bf00      	nop
 8009f42:	3710      	adds	r7, #16
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}
 8009f48:	20002188 	.word	0x20002188
 8009f4c:	20001cb0 	.word	0x20001cb0
 8009f50:	20002170 	.word	0x20002170
 8009f54:	20002140 	.word	0x20002140
 8009f58:	2000213c 	.word	0x2000213c
 8009f5c:	200021a4 	.word	0x200021a4

08009f60 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b08a      	sub	sp, #40	@ 0x28
 8009f64:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009f66:	2300      	movs	r3, #0
 8009f68:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009f6a:	f000 fb13 	bl	800a594 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8009fe4 <xTimerCreateTimerTask+0x84>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d021      	beq.n	8009fba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009f76:	2300      	movs	r3, #0
 8009f78:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009f7e:	1d3a      	adds	r2, r7, #4
 8009f80:	f107 0108 	add.w	r1, r7, #8
 8009f84:	f107 030c 	add.w	r3, r7, #12
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f7fd fc05 	bl	8007798 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009f8e:	6879      	ldr	r1, [r7, #4]
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	68fa      	ldr	r2, [r7, #12]
 8009f94:	9202      	str	r2, [sp, #8]
 8009f96:	9301      	str	r3, [sp, #4]
 8009f98:	2302      	movs	r3, #2
 8009f9a:	9300      	str	r3, [sp, #0]
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	460a      	mov	r2, r1
 8009fa0:	4911      	ldr	r1, [pc, #68]	@ (8009fe8 <xTimerCreateTimerTask+0x88>)
 8009fa2:	4812      	ldr	r0, [pc, #72]	@ (8009fec <xTimerCreateTimerTask+0x8c>)
 8009fa4:	f7fe fee8 	bl	8008d78 <xTaskCreateStatic>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	4a11      	ldr	r2, [pc, #68]	@ (8009ff0 <xTimerCreateTimerTask+0x90>)
 8009fac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009fae:	4b10      	ldr	r3, [pc, #64]	@ (8009ff0 <xTimerCreateTimerTask+0x90>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d001      	beq.n	8009fba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d10b      	bne.n	8009fd8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fc4:	f383 8811 	msr	BASEPRI, r3
 8009fc8:	f3bf 8f6f 	isb	sy
 8009fcc:	f3bf 8f4f 	dsb	sy
 8009fd0:	613b      	str	r3, [r7, #16]
}
 8009fd2:	bf00      	nop
 8009fd4:	bf00      	nop
 8009fd6:	e7fd      	b.n	8009fd4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009fd8:	697b      	ldr	r3, [r7, #20]
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3718      	adds	r7, #24
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	200021e0 	.word	0x200021e0
 8009fe8:	0800ea4c 	.word	0x0800ea4c
 8009fec:	0800a12d 	.word	0x0800a12d
 8009ff0:	200021e4 	.word	0x200021e4

08009ff4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b08a      	sub	sp, #40	@ 0x28
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	60f8      	str	r0, [r7, #12]
 8009ffc:	60b9      	str	r1, [r7, #8]
 8009ffe:	607a      	str	r2, [r7, #4]
 800a000:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a002:	2300      	movs	r3, #0
 800a004:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d10b      	bne.n	800a024 <xTimerGenericCommand+0x30>
	__asm volatile
 800a00c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a010:	f383 8811 	msr	BASEPRI, r3
 800a014:	f3bf 8f6f 	isb	sy
 800a018:	f3bf 8f4f 	dsb	sy
 800a01c:	623b      	str	r3, [r7, #32]
}
 800a01e:	bf00      	nop
 800a020:	bf00      	nop
 800a022:	e7fd      	b.n	800a020 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a024:	4b19      	ldr	r3, [pc, #100]	@ (800a08c <xTimerGenericCommand+0x98>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d02a      	beq.n	800a082 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	2b05      	cmp	r3, #5
 800a03c:	dc18      	bgt.n	800a070 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a03e:	f7ff fd95 	bl	8009b6c <xTaskGetSchedulerState>
 800a042:	4603      	mov	r3, r0
 800a044:	2b02      	cmp	r3, #2
 800a046:	d109      	bne.n	800a05c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a048:	4b10      	ldr	r3, [pc, #64]	@ (800a08c <xTimerGenericCommand+0x98>)
 800a04a:	6818      	ldr	r0, [r3, #0]
 800a04c:	f107 0110 	add.w	r1, r7, #16
 800a050:	2300      	movs	r3, #0
 800a052:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a054:	f7fe f818 	bl	8008088 <xQueueGenericSend>
 800a058:	6278      	str	r0, [r7, #36]	@ 0x24
 800a05a:	e012      	b.n	800a082 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a05c:	4b0b      	ldr	r3, [pc, #44]	@ (800a08c <xTimerGenericCommand+0x98>)
 800a05e:	6818      	ldr	r0, [r3, #0]
 800a060:	f107 0110 	add.w	r1, r7, #16
 800a064:	2300      	movs	r3, #0
 800a066:	2200      	movs	r2, #0
 800a068:	f7fe f80e 	bl	8008088 <xQueueGenericSend>
 800a06c:	6278      	str	r0, [r7, #36]	@ 0x24
 800a06e:	e008      	b.n	800a082 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a070:	4b06      	ldr	r3, [pc, #24]	@ (800a08c <xTimerGenericCommand+0x98>)
 800a072:	6818      	ldr	r0, [r3, #0]
 800a074:	f107 0110 	add.w	r1, r7, #16
 800a078:	2300      	movs	r3, #0
 800a07a:	683a      	ldr	r2, [r7, #0]
 800a07c:	f7fe f906 	bl	800828c <xQueueGenericSendFromISR>
 800a080:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a084:	4618      	mov	r0, r3
 800a086:	3728      	adds	r7, #40	@ 0x28
 800a088:	46bd      	mov	sp, r7
 800a08a:	bd80      	pop	{r7, pc}
 800a08c:	200021e0 	.word	0x200021e0

0800a090 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b088      	sub	sp, #32
 800a094:	af02      	add	r7, sp, #8
 800a096:	6078      	str	r0, [r7, #4]
 800a098:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a09a:	4b23      	ldr	r3, [pc, #140]	@ (800a128 <prvProcessExpiredTimer+0x98>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	68db      	ldr	r3, [r3, #12]
 800a0a0:	68db      	ldr	r3, [r3, #12]
 800a0a2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	3304      	adds	r3, #4
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f7fd fe0f 	bl	8007ccc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a0ae:	697b      	ldr	r3, [r7, #20]
 800a0b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0b4:	f003 0304 	and.w	r3, r3, #4
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d023      	beq.n	800a104 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	699a      	ldr	r2, [r3, #24]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	18d1      	adds	r1, r2, r3
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	683a      	ldr	r2, [r7, #0]
 800a0c8:	6978      	ldr	r0, [r7, #20]
 800a0ca:	f000 f8d5 	bl	800a278 <prvInsertTimerInActiveList>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d020      	beq.n	800a116 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	9300      	str	r3, [sp, #0]
 800a0d8:	2300      	movs	r3, #0
 800a0da:	687a      	ldr	r2, [r7, #4]
 800a0dc:	2100      	movs	r1, #0
 800a0de:	6978      	ldr	r0, [r7, #20]
 800a0e0:	f7ff ff88 	bl	8009ff4 <xTimerGenericCommand>
 800a0e4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d114      	bne.n	800a116 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a0ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0f0:	f383 8811 	msr	BASEPRI, r3
 800a0f4:	f3bf 8f6f 	isb	sy
 800a0f8:	f3bf 8f4f 	dsb	sy
 800a0fc:	60fb      	str	r3, [r7, #12]
}
 800a0fe:	bf00      	nop
 800a100:	bf00      	nop
 800a102:	e7fd      	b.n	800a100 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a104:	697b      	ldr	r3, [r7, #20]
 800a106:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a10a:	f023 0301 	bic.w	r3, r3, #1
 800a10e:	b2da      	uxtb	r2, r3
 800a110:	697b      	ldr	r3, [r7, #20]
 800a112:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	6a1b      	ldr	r3, [r3, #32]
 800a11a:	6978      	ldr	r0, [r7, #20]
 800a11c:	4798      	blx	r3
}
 800a11e:	bf00      	nop
 800a120:	3718      	adds	r7, #24
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}
 800a126:	bf00      	nop
 800a128:	200021d8 	.word	0x200021d8

0800a12c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b084      	sub	sp, #16
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a134:	f107 0308 	add.w	r3, r7, #8
 800a138:	4618      	mov	r0, r3
 800a13a:	f000 f859 	bl	800a1f0 <prvGetNextExpireTime>
 800a13e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	4619      	mov	r1, r3
 800a144:	68f8      	ldr	r0, [r7, #12]
 800a146:	f000 f805 	bl	800a154 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a14a:	f000 f8d7 	bl	800a2fc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a14e:	bf00      	nop
 800a150:	e7f0      	b.n	800a134 <prvTimerTask+0x8>
	...

0800a154 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b084      	sub	sp, #16
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
 800a15c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a15e:	f7ff f86f 	bl	8009240 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a162:	f107 0308 	add.w	r3, r7, #8
 800a166:	4618      	mov	r0, r3
 800a168:	f000 f866 	bl	800a238 <prvSampleTimeNow>
 800a16c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d130      	bne.n	800a1d6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d10a      	bne.n	800a190 <prvProcessTimerOrBlockTask+0x3c>
 800a17a:	687a      	ldr	r2, [r7, #4]
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	429a      	cmp	r2, r3
 800a180:	d806      	bhi.n	800a190 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a182:	f7ff f86b 	bl	800925c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a186:	68f9      	ldr	r1, [r7, #12]
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f7ff ff81 	bl	800a090 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a18e:	e024      	b.n	800a1da <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d008      	beq.n	800a1a8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a196:	4b13      	ldr	r3, [pc, #76]	@ (800a1e4 <prvProcessTimerOrBlockTask+0x90>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d101      	bne.n	800a1a4 <prvProcessTimerOrBlockTask+0x50>
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	e000      	b.n	800a1a6 <prvProcessTimerOrBlockTask+0x52>
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a1a8:	4b0f      	ldr	r3, [pc, #60]	@ (800a1e8 <prvProcessTimerOrBlockTask+0x94>)
 800a1aa:	6818      	ldr	r0, [r3, #0]
 800a1ac:	687a      	ldr	r2, [r7, #4]
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	1ad3      	subs	r3, r2, r3
 800a1b2:	683a      	ldr	r2, [r7, #0]
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	f7fe fdab 	bl	8008d10 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a1ba:	f7ff f84f 	bl	800925c <xTaskResumeAll>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d10a      	bne.n	800a1da <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a1c4:	4b09      	ldr	r3, [pc, #36]	@ (800a1ec <prvProcessTimerOrBlockTask+0x98>)
 800a1c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1ca:	601a      	str	r2, [r3, #0]
 800a1cc:	f3bf 8f4f 	dsb	sy
 800a1d0:	f3bf 8f6f 	isb	sy
}
 800a1d4:	e001      	b.n	800a1da <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a1d6:	f7ff f841 	bl	800925c <xTaskResumeAll>
}
 800a1da:	bf00      	nop
 800a1dc:	3710      	adds	r7, #16
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
 800a1e2:	bf00      	nop
 800a1e4:	200021dc 	.word	0x200021dc
 800a1e8:	200021e0 	.word	0x200021e0
 800a1ec:	e000ed04 	.word	0xe000ed04

0800a1f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b085      	sub	sp, #20
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a1f8:	4b0e      	ldr	r3, [pc, #56]	@ (800a234 <prvGetNextExpireTime+0x44>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d101      	bne.n	800a206 <prvGetNextExpireTime+0x16>
 800a202:	2201      	movs	r2, #1
 800a204:	e000      	b.n	800a208 <prvGetNextExpireTime+0x18>
 800a206:	2200      	movs	r2, #0
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d105      	bne.n	800a220 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a214:	4b07      	ldr	r3, [pc, #28]	@ (800a234 <prvGetNextExpireTime+0x44>)
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	68db      	ldr	r3, [r3, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	60fb      	str	r3, [r7, #12]
 800a21e:	e001      	b.n	800a224 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a220:	2300      	movs	r3, #0
 800a222:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a224:	68fb      	ldr	r3, [r7, #12]
}
 800a226:	4618      	mov	r0, r3
 800a228:	3714      	adds	r7, #20
 800a22a:	46bd      	mov	sp, r7
 800a22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a230:	4770      	bx	lr
 800a232:	bf00      	nop
 800a234:	200021d8 	.word	0x200021d8

0800a238 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a240:	f7ff f8aa 	bl	8009398 <xTaskGetTickCount>
 800a244:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a246:	4b0b      	ldr	r3, [pc, #44]	@ (800a274 <prvSampleTimeNow+0x3c>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	68fa      	ldr	r2, [r7, #12]
 800a24c:	429a      	cmp	r2, r3
 800a24e:	d205      	bcs.n	800a25c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a250:	f000 f93a 	bl	800a4c8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2201      	movs	r2, #1
 800a258:	601a      	str	r2, [r3, #0]
 800a25a:	e002      	b.n	800a262 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2200      	movs	r2, #0
 800a260:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a262:	4a04      	ldr	r2, [pc, #16]	@ (800a274 <prvSampleTimeNow+0x3c>)
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a268:	68fb      	ldr	r3, [r7, #12]
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3710      	adds	r7, #16
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}
 800a272:	bf00      	nop
 800a274:	200021e8 	.word	0x200021e8

0800a278 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b086      	sub	sp, #24
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	60f8      	str	r0, [r7, #12]
 800a280:	60b9      	str	r1, [r7, #8]
 800a282:	607a      	str	r2, [r7, #4]
 800a284:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a286:	2300      	movs	r3, #0
 800a288:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	68ba      	ldr	r2, [r7, #8]
 800a28e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	68fa      	ldr	r2, [r7, #12]
 800a294:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a296:	68ba      	ldr	r2, [r7, #8]
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	429a      	cmp	r2, r3
 800a29c:	d812      	bhi.n	800a2c4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a29e:	687a      	ldr	r2, [r7, #4]
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	1ad2      	subs	r2, r2, r3
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	699b      	ldr	r3, [r3, #24]
 800a2a8:	429a      	cmp	r2, r3
 800a2aa:	d302      	bcc.n	800a2b2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	617b      	str	r3, [r7, #20]
 800a2b0:	e01b      	b.n	800a2ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a2b2:	4b10      	ldr	r3, [pc, #64]	@ (800a2f4 <prvInsertTimerInActiveList+0x7c>)
 800a2b4:	681a      	ldr	r2, [r3, #0]
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	3304      	adds	r3, #4
 800a2ba:	4619      	mov	r1, r3
 800a2bc:	4610      	mov	r0, r2
 800a2be:	f7fd fccc 	bl	8007c5a <vListInsert>
 800a2c2:	e012      	b.n	800a2ea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a2c4:	687a      	ldr	r2, [r7, #4]
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d206      	bcs.n	800a2da <prvInsertTimerInActiveList+0x62>
 800a2cc:	68ba      	ldr	r2, [r7, #8]
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	429a      	cmp	r2, r3
 800a2d2:	d302      	bcc.n	800a2da <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	617b      	str	r3, [r7, #20]
 800a2d8:	e007      	b.n	800a2ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2da:	4b07      	ldr	r3, [pc, #28]	@ (800a2f8 <prvInsertTimerInActiveList+0x80>)
 800a2dc:	681a      	ldr	r2, [r3, #0]
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	3304      	adds	r3, #4
 800a2e2:	4619      	mov	r1, r3
 800a2e4:	4610      	mov	r0, r2
 800a2e6:	f7fd fcb8 	bl	8007c5a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a2ea:	697b      	ldr	r3, [r7, #20]
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3718      	adds	r7, #24
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}
 800a2f4:	200021dc 	.word	0x200021dc
 800a2f8:	200021d8 	.word	0x200021d8

0800a2fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b08e      	sub	sp, #56	@ 0x38
 800a300:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a302:	e0ce      	b.n	800a4a2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2b00      	cmp	r3, #0
 800a308:	da19      	bge.n	800a33e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a30a:	1d3b      	adds	r3, r7, #4
 800a30c:	3304      	adds	r3, #4
 800a30e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a312:	2b00      	cmp	r3, #0
 800a314:	d10b      	bne.n	800a32e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a31a:	f383 8811 	msr	BASEPRI, r3
 800a31e:	f3bf 8f6f 	isb	sy
 800a322:	f3bf 8f4f 	dsb	sy
 800a326:	61fb      	str	r3, [r7, #28]
}
 800a328:	bf00      	nop
 800a32a:	bf00      	nop
 800a32c:	e7fd      	b.n	800a32a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a32e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a334:	6850      	ldr	r0, [r2, #4]
 800a336:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a338:	6892      	ldr	r2, [r2, #8]
 800a33a:	4611      	mov	r1, r2
 800a33c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2b00      	cmp	r3, #0
 800a342:	f2c0 80ae 	blt.w	800a4a2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a34a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a34c:	695b      	ldr	r3, [r3, #20]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d004      	beq.n	800a35c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a354:	3304      	adds	r3, #4
 800a356:	4618      	mov	r0, r3
 800a358:	f7fd fcb8 	bl	8007ccc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a35c:	463b      	mov	r3, r7
 800a35e:	4618      	mov	r0, r3
 800a360:	f7ff ff6a 	bl	800a238 <prvSampleTimeNow>
 800a364:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2b09      	cmp	r3, #9
 800a36a:	f200 8097 	bhi.w	800a49c <prvProcessReceivedCommands+0x1a0>
 800a36e:	a201      	add	r2, pc, #4	@ (adr r2, 800a374 <prvProcessReceivedCommands+0x78>)
 800a370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a374:	0800a39d 	.word	0x0800a39d
 800a378:	0800a39d 	.word	0x0800a39d
 800a37c:	0800a39d 	.word	0x0800a39d
 800a380:	0800a413 	.word	0x0800a413
 800a384:	0800a427 	.word	0x0800a427
 800a388:	0800a473 	.word	0x0800a473
 800a38c:	0800a39d 	.word	0x0800a39d
 800a390:	0800a39d 	.word	0x0800a39d
 800a394:	0800a413 	.word	0x0800a413
 800a398:	0800a427 	.word	0x0800a427
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a39c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a39e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a3a2:	f043 0301 	orr.w	r3, r3, #1
 800a3a6:	b2da      	uxtb	r2, r3
 800a3a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a3ae:	68ba      	ldr	r2, [r7, #8]
 800a3b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3b2:	699b      	ldr	r3, [r3, #24]
 800a3b4:	18d1      	adds	r1, r2, r3
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a3ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3bc:	f7ff ff5c 	bl	800a278 <prvInsertTimerInActiveList>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d06c      	beq.n	800a4a0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a3c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3c8:	6a1b      	ldr	r3, [r3, #32]
 800a3ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3cc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a3ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a3d4:	f003 0304 	and.w	r3, r3, #4
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d061      	beq.n	800a4a0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a3dc:	68ba      	ldr	r2, [r7, #8]
 800a3de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3e0:	699b      	ldr	r3, [r3, #24]
 800a3e2:	441a      	add	r2, r3
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	9300      	str	r3, [sp, #0]
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	2100      	movs	r1, #0
 800a3ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3ee:	f7ff fe01 	bl	8009ff4 <xTimerGenericCommand>
 800a3f2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a3f4:	6a3b      	ldr	r3, [r7, #32]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d152      	bne.n	800a4a0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a3fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3fe:	f383 8811 	msr	BASEPRI, r3
 800a402:	f3bf 8f6f 	isb	sy
 800a406:	f3bf 8f4f 	dsb	sy
 800a40a:	61bb      	str	r3, [r7, #24]
}
 800a40c:	bf00      	nop
 800a40e:	bf00      	nop
 800a410:	e7fd      	b.n	800a40e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a414:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a418:	f023 0301 	bic.w	r3, r3, #1
 800a41c:	b2da      	uxtb	r2, r3
 800a41e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a420:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a424:	e03d      	b.n	800a4a2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a428:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a42c:	f043 0301 	orr.w	r3, r3, #1
 800a430:	b2da      	uxtb	r2, r3
 800a432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a434:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a438:	68ba      	ldr	r2, [r7, #8]
 800a43a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a43c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a43e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a440:	699b      	ldr	r3, [r3, #24]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d10b      	bne.n	800a45e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a44a:	f383 8811 	msr	BASEPRI, r3
 800a44e:	f3bf 8f6f 	isb	sy
 800a452:	f3bf 8f4f 	dsb	sy
 800a456:	617b      	str	r3, [r7, #20]
}
 800a458:	bf00      	nop
 800a45a:	bf00      	nop
 800a45c:	e7fd      	b.n	800a45a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a45e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a460:	699a      	ldr	r2, [r3, #24]
 800a462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a464:	18d1      	adds	r1, r2, r3
 800a466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a46a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a46c:	f7ff ff04 	bl	800a278 <prvInsertTimerInActiveList>
					break;
 800a470:	e017      	b.n	800a4a2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a474:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a478:	f003 0302 	and.w	r3, r3, #2
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d103      	bne.n	800a488 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a480:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a482:	f000 fc09 	bl	800ac98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a486:	e00c      	b.n	800a4a2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a48a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a48e:	f023 0301 	bic.w	r3, r3, #1
 800a492:	b2da      	uxtb	r2, r3
 800a494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a496:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a49a:	e002      	b.n	800a4a2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a49c:	bf00      	nop
 800a49e:	e000      	b.n	800a4a2 <prvProcessReceivedCommands+0x1a6>
					break;
 800a4a0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a4a2:	4b08      	ldr	r3, [pc, #32]	@ (800a4c4 <prvProcessReceivedCommands+0x1c8>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	1d39      	adds	r1, r7, #4
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f7fe f81c 	bl	80084e8 <xQueueReceive>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	f47f af26 	bne.w	800a304 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a4b8:	bf00      	nop
 800a4ba:	bf00      	nop
 800a4bc:	3730      	adds	r7, #48	@ 0x30
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}
 800a4c2:	bf00      	nop
 800a4c4:	200021e0 	.word	0x200021e0

0800a4c8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b088      	sub	sp, #32
 800a4cc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a4ce:	e049      	b.n	800a564 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a4d0:	4b2e      	ldr	r3, [pc, #184]	@ (800a58c <prvSwitchTimerLists+0xc4>)
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	68db      	ldr	r3, [r3, #12]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4da:	4b2c      	ldr	r3, [pc, #176]	@ (800a58c <prvSwitchTimerLists+0xc4>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	68db      	ldr	r3, [r3, #12]
 800a4e0:	68db      	ldr	r3, [r3, #12]
 800a4e2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	3304      	adds	r3, #4
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	f7fd fbef 	bl	8007ccc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	6a1b      	ldr	r3, [r3, #32]
 800a4f2:	68f8      	ldr	r0, [r7, #12]
 800a4f4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a4fc:	f003 0304 	and.w	r3, r3, #4
 800a500:	2b00      	cmp	r3, #0
 800a502:	d02f      	beq.n	800a564 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	699b      	ldr	r3, [r3, #24]
 800a508:	693a      	ldr	r2, [r7, #16]
 800a50a:	4413      	add	r3, r2
 800a50c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a50e:	68ba      	ldr	r2, [r7, #8]
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	429a      	cmp	r2, r3
 800a514:	d90e      	bls.n	800a534 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	68ba      	ldr	r2, [r7, #8]
 800a51a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	68fa      	ldr	r2, [r7, #12]
 800a520:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a522:	4b1a      	ldr	r3, [pc, #104]	@ (800a58c <prvSwitchTimerLists+0xc4>)
 800a524:	681a      	ldr	r2, [r3, #0]
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	3304      	adds	r3, #4
 800a52a:	4619      	mov	r1, r3
 800a52c:	4610      	mov	r0, r2
 800a52e:	f7fd fb94 	bl	8007c5a <vListInsert>
 800a532:	e017      	b.n	800a564 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a534:	2300      	movs	r3, #0
 800a536:	9300      	str	r3, [sp, #0]
 800a538:	2300      	movs	r3, #0
 800a53a:	693a      	ldr	r2, [r7, #16]
 800a53c:	2100      	movs	r1, #0
 800a53e:	68f8      	ldr	r0, [r7, #12]
 800a540:	f7ff fd58 	bl	8009ff4 <xTimerGenericCommand>
 800a544:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d10b      	bne.n	800a564 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a54c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a550:	f383 8811 	msr	BASEPRI, r3
 800a554:	f3bf 8f6f 	isb	sy
 800a558:	f3bf 8f4f 	dsb	sy
 800a55c:	603b      	str	r3, [r7, #0]
}
 800a55e:	bf00      	nop
 800a560:	bf00      	nop
 800a562:	e7fd      	b.n	800a560 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a564:	4b09      	ldr	r3, [pc, #36]	@ (800a58c <prvSwitchTimerLists+0xc4>)
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d1b0      	bne.n	800a4d0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a56e:	4b07      	ldr	r3, [pc, #28]	@ (800a58c <prvSwitchTimerLists+0xc4>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a574:	4b06      	ldr	r3, [pc, #24]	@ (800a590 <prvSwitchTimerLists+0xc8>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	4a04      	ldr	r2, [pc, #16]	@ (800a58c <prvSwitchTimerLists+0xc4>)
 800a57a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a57c:	4a04      	ldr	r2, [pc, #16]	@ (800a590 <prvSwitchTimerLists+0xc8>)
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	6013      	str	r3, [r2, #0]
}
 800a582:	bf00      	nop
 800a584:	3718      	adds	r7, #24
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}
 800a58a:	bf00      	nop
 800a58c:	200021d8 	.word	0x200021d8
 800a590:	200021dc 	.word	0x200021dc

0800a594 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b082      	sub	sp, #8
 800a598:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a59a:	f000 f98d 	bl	800a8b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a59e:	4b15      	ldr	r3, [pc, #84]	@ (800a5f4 <prvCheckForValidListAndQueue+0x60>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d120      	bne.n	800a5e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a5a6:	4814      	ldr	r0, [pc, #80]	@ (800a5f8 <prvCheckForValidListAndQueue+0x64>)
 800a5a8:	f7fd fb06 	bl	8007bb8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a5ac:	4813      	ldr	r0, [pc, #76]	@ (800a5fc <prvCheckForValidListAndQueue+0x68>)
 800a5ae:	f7fd fb03 	bl	8007bb8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a5b2:	4b13      	ldr	r3, [pc, #76]	@ (800a600 <prvCheckForValidListAndQueue+0x6c>)
 800a5b4:	4a10      	ldr	r2, [pc, #64]	@ (800a5f8 <prvCheckForValidListAndQueue+0x64>)
 800a5b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a5b8:	4b12      	ldr	r3, [pc, #72]	@ (800a604 <prvCheckForValidListAndQueue+0x70>)
 800a5ba:	4a10      	ldr	r2, [pc, #64]	@ (800a5fc <prvCheckForValidListAndQueue+0x68>)
 800a5bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a5be:	2300      	movs	r3, #0
 800a5c0:	9300      	str	r3, [sp, #0]
 800a5c2:	4b11      	ldr	r3, [pc, #68]	@ (800a608 <prvCheckForValidListAndQueue+0x74>)
 800a5c4:	4a11      	ldr	r2, [pc, #68]	@ (800a60c <prvCheckForValidListAndQueue+0x78>)
 800a5c6:	2110      	movs	r1, #16
 800a5c8:	200a      	movs	r0, #10
 800a5ca:	f7fd fc13 	bl	8007df4 <xQueueGenericCreateStatic>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	4a08      	ldr	r2, [pc, #32]	@ (800a5f4 <prvCheckForValidListAndQueue+0x60>)
 800a5d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a5d4:	4b07      	ldr	r3, [pc, #28]	@ (800a5f4 <prvCheckForValidListAndQueue+0x60>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d005      	beq.n	800a5e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a5dc:	4b05      	ldr	r3, [pc, #20]	@ (800a5f4 <prvCheckForValidListAndQueue+0x60>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	490b      	ldr	r1, [pc, #44]	@ (800a610 <prvCheckForValidListAndQueue+0x7c>)
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	f7fe fb40 	bl	8008c68 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a5e8:	f000 f998 	bl	800a91c <vPortExitCritical>
}
 800a5ec:	bf00      	nop
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
 800a5f2:	bf00      	nop
 800a5f4:	200021e0 	.word	0x200021e0
 800a5f8:	200021b0 	.word	0x200021b0
 800a5fc:	200021c4 	.word	0x200021c4
 800a600:	200021d8 	.word	0x200021d8
 800a604:	200021dc 	.word	0x200021dc
 800a608:	2000228c 	.word	0x2000228c
 800a60c:	200021ec 	.word	0x200021ec
 800a610:	0800ea54 	.word	0x0800ea54

0800a614 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a614:	b580      	push	{r7, lr}
 800a616:	b08a      	sub	sp, #40	@ 0x28
 800a618:	af00      	add	r7, sp, #0
 800a61a:	60f8      	str	r0, [r7, #12]
 800a61c:	60b9      	str	r1, [r7, #8]
 800a61e:	607a      	str	r2, [r7, #4]
 800a620:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800a622:	f06f 0301 	mvn.w	r3, #1
 800a626:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a634:	4b06      	ldr	r3, [pc, #24]	@ (800a650 <xTimerPendFunctionCallFromISR+0x3c>)
 800a636:	6818      	ldr	r0, [r3, #0]
 800a638:	f107 0114 	add.w	r1, r7, #20
 800a63c:	2300      	movs	r3, #0
 800a63e:	683a      	ldr	r2, [r7, #0]
 800a640:	f7fd fe24 	bl	800828c <xQueueGenericSendFromISR>
 800a644:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800a646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800a648:	4618      	mov	r0, r3
 800a64a:	3728      	adds	r7, #40	@ 0x28
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bd80      	pop	{r7, pc}
 800a650:	200021e0 	.word	0x200021e0

0800a654 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a654:	b480      	push	{r7}
 800a656:	b085      	sub	sp, #20
 800a658:	af00      	add	r7, sp, #0
 800a65a:	60f8      	str	r0, [r7, #12]
 800a65c:	60b9      	str	r1, [r7, #8]
 800a65e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	3b04      	subs	r3, #4
 800a664:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a66c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	3b04      	subs	r3, #4
 800a672:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	f023 0201 	bic.w	r2, r3, #1
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	3b04      	subs	r3, #4
 800a682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a684:	4a0c      	ldr	r2, [pc, #48]	@ (800a6b8 <pxPortInitialiseStack+0x64>)
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	3b14      	subs	r3, #20
 800a68e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a690:	687a      	ldr	r2, [r7, #4]
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	3b04      	subs	r3, #4
 800a69a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	f06f 0202 	mvn.w	r2, #2
 800a6a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	3b20      	subs	r3, #32
 800a6a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3714      	adds	r7, #20
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b6:	4770      	bx	lr
 800a6b8:	0800a6bd 	.word	0x0800a6bd

0800a6bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b085      	sub	sp, #20
 800a6c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a6c6:	4b13      	ldr	r3, [pc, #76]	@ (800a714 <prvTaskExitError+0x58>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a6ce:	d00b      	beq.n	800a6e8 <prvTaskExitError+0x2c>
	__asm volatile
 800a6d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6d4:	f383 8811 	msr	BASEPRI, r3
 800a6d8:	f3bf 8f6f 	isb	sy
 800a6dc:	f3bf 8f4f 	dsb	sy
 800a6e0:	60fb      	str	r3, [r7, #12]
}
 800a6e2:	bf00      	nop
 800a6e4:	bf00      	nop
 800a6e6:	e7fd      	b.n	800a6e4 <prvTaskExitError+0x28>
	__asm volatile
 800a6e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ec:	f383 8811 	msr	BASEPRI, r3
 800a6f0:	f3bf 8f6f 	isb	sy
 800a6f4:	f3bf 8f4f 	dsb	sy
 800a6f8:	60bb      	str	r3, [r7, #8]
}
 800a6fa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a6fc:	bf00      	nop
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d0fc      	beq.n	800a6fe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a704:	bf00      	nop
 800a706:	bf00      	nop
 800a708:	3714      	adds	r7, #20
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr
 800a712:	bf00      	nop
 800a714:	2000000c 	.word	0x2000000c
	...

0800a720 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a720:	4b07      	ldr	r3, [pc, #28]	@ (800a740 <pxCurrentTCBConst2>)
 800a722:	6819      	ldr	r1, [r3, #0]
 800a724:	6808      	ldr	r0, [r1, #0]
 800a726:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a72a:	f380 8809 	msr	PSP, r0
 800a72e:	f3bf 8f6f 	isb	sy
 800a732:	f04f 0000 	mov.w	r0, #0
 800a736:	f380 8811 	msr	BASEPRI, r0
 800a73a:	4770      	bx	lr
 800a73c:	f3af 8000 	nop.w

0800a740 <pxCurrentTCBConst2>:
 800a740:	20001cb0 	.word	0x20001cb0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a744:	bf00      	nop
 800a746:	bf00      	nop

0800a748 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a748:	4808      	ldr	r0, [pc, #32]	@ (800a76c <prvPortStartFirstTask+0x24>)
 800a74a:	6800      	ldr	r0, [r0, #0]
 800a74c:	6800      	ldr	r0, [r0, #0]
 800a74e:	f380 8808 	msr	MSP, r0
 800a752:	f04f 0000 	mov.w	r0, #0
 800a756:	f380 8814 	msr	CONTROL, r0
 800a75a:	b662      	cpsie	i
 800a75c:	b661      	cpsie	f
 800a75e:	f3bf 8f4f 	dsb	sy
 800a762:	f3bf 8f6f 	isb	sy
 800a766:	df00      	svc	0
 800a768:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a76a:	bf00      	nop
 800a76c:	e000ed08 	.word	0xe000ed08

0800a770 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b086      	sub	sp, #24
 800a774:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a776:	4b47      	ldr	r3, [pc, #284]	@ (800a894 <xPortStartScheduler+0x124>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	4a47      	ldr	r2, [pc, #284]	@ (800a898 <xPortStartScheduler+0x128>)
 800a77c:	4293      	cmp	r3, r2
 800a77e:	d10b      	bne.n	800a798 <xPortStartScheduler+0x28>
	__asm volatile
 800a780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a784:	f383 8811 	msr	BASEPRI, r3
 800a788:	f3bf 8f6f 	isb	sy
 800a78c:	f3bf 8f4f 	dsb	sy
 800a790:	60fb      	str	r3, [r7, #12]
}
 800a792:	bf00      	nop
 800a794:	bf00      	nop
 800a796:	e7fd      	b.n	800a794 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a798:	4b3e      	ldr	r3, [pc, #248]	@ (800a894 <xPortStartScheduler+0x124>)
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a3f      	ldr	r2, [pc, #252]	@ (800a89c <xPortStartScheduler+0x12c>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d10b      	bne.n	800a7ba <xPortStartScheduler+0x4a>
	__asm volatile
 800a7a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7a6:	f383 8811 	msr	BASEPRI, r3
 800a7aa:	f3bf 8f6f 	isb	sy
 800a7ae:	f3bf 8f4f 	dsb	sy
 800a7b2:	613b      	str	r3, [r7, #16]
}
 800a7b4:	bf00      	nop
 800a7b6:	bf00      	nop
 800a7b8:	e7fd      	b.n	800a7b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a7ba:	4b39      	ldr	r3, [pc, #228]	@ (800a8a0 <xPortStartScheduler+0x130>)
 800a7bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	781b      	ldrb	r3, [r3, #0]
 800a7c2:	b2db      	uxtb	r3, r3
 800a7c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a7c6:	697b      	ldr	r3, [r7, #20]
 800a7c8:	22ff      	movs	r2, #255	@ 0xff
 800a7ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a7cc:	697b      	ldr	r3, [r7, #20]
 800a7ce:	781b      	ldrb	r3, [r3, #0]
 800a7d0:	b2db      	uxtb	r3, r3
 800a7d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a7d4:	78fb      	ldrb	r3, [r7, #3]
 800a7d6:	b2db      	uxtb	r3, r3
 800a7d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a7dc:	b2da      	uxtb	r2, r3
 800a7de:	4b31      	ldr	r3, [pc, #196]	@ (800a8a4 <xPortStartScheduler+0x134>)
 800a7e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a7e2:	4b31      	ldr	r3, [pc, #196]	@ (800a8a8 <xPortStartScheduler+0x138>)
 800a7e4:	2207      	movs	r2, #7
 800a7e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a7e8:	e009      	b.n	800a7fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a7ea:	4b2f      	ldr	r3, [pc, #188]	@ (800a8a8 <xPortStartScheduler+0x138>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	3b01      	subs	r3, #1
 800a7f0:	4a2d      	ldr	r2, [pc, #180]	@ (800a8a8 <xPortStartScheduler+0x138>)
 800a7f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a7f4:	78fb      	ldrb	r3, [r7, #3]
 800a7f6:	b2db      	uxtb	r3, r3
 800a7f8:	005b      	lsls	r3, r3, #1
 800a7fa:	b2db      	uxtb	r3, r3
 800a7fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a7fe:	78fb      	ldrb	r3, [r7, #3]
 800a800:	b2db      	uxtb	r3, r3
 800a802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a806:	2b80      	cmp	r3, #128	@ 0x80
 800a808:	d0ef      	beq.n	800a7ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a80a:	4b27      	ldr	r3, [pc, #156]	@ (800a8a8 <xPortStartScheduler+0x138>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f1c3 0307 	rsb	r3, r3, #7
 800a812:	2b04      	cmp	r3, #4
 800a814:	d00b      	beq.n	800a82e <xPortStartScheduler+0xbe>
	__asm volatile
 800a816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a81a:	f383 8811 	msr	BASEPRI, r3
 800a81e:	f3bf 8f6f 	isb	sy
 800a822:	f3bf 8f4f 	dsb	sy
 800a826:	60bb      	str	r3, [r7, #8]
}
 800a828:	bf00      	nop
 800a82a:	bf00      	nop
 800a82c:	e7fd      	b.n	800a82a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a82e:	4b1e      	ldr	r3, [pc, #120]	@ (800a8a8 <xPortStartScheduler+0x138>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	021b      	lsls	r3, r3, #8
 800a834:	4a1c      	ldr	r2, [pc, #112]	@ (800a8a8 <xPortStartScheduler+0x138>)
 800a836:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a838:	4b1b      	ldr	r3, [pc, #108]	@ (800a8a8 <xPortStartScheduler+0x138>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a840:	4a19      	ldr	r2, [pc, #100]	@ (800a8a8 <xPortStartScheduler+0x138>)
 800a842:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	b2da      	uxtb	r2, r3
 800a848:	697b      	ldr	r3, [r7, #20]
 800a84a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a84c:	4b17      	ldr	r3, [pc, #92]	@ (800a8ac <xPortStartScheduler+0x13c>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	4a16      	ldr	r2, [pc, #88]	@ (800a8ac <xPortStartScheduler+0x13c>)
 800a852:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a856:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a858:	4b14      	ldr	r3, [pc, #80]	@ (800a8ac <xPortStartScheduler+0x13c>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	4a13      	ldr	r2, [pc, #76]	@ (800a8ac <xPortStartScheduler+0x13c>)
 800a85e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a862:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a864:	f000 f8da 	bl	800aa1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a868:	4b11      	ldr	r3, [pc, #68]	@ (800a8b0 <xPortStartScheduler+0x140>)
 800a86a:	2200      	movs	r2, #0
 800a86c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a86e:	f000 f8f9 	bl	800aa64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a872:	4b10      	ldr	r3, [pc, #64]	@ (800a8b4 <xPortStartScheduler+0x144>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	4a0f      	ldr	r2, [pc, #60]	@ (800a8b4 <xPortStartScheduler+0x144>)
 800a878:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a87c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a87e:	f7ff ff63 	bl	800a748 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a882:	f7fe fe53 	bl	800952c <vTaskSwitchContext>
	prvTaskExitError();
 800a886:	f7ff ff19 	bl	800a6bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a88a:	2300      	movs	r3, #0
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3718      	adds	r7, #24
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}
 800a894:	e000ed00 	.word	0xe000ed00
 800a898:	410fc271 	.word	0x410fc271
 800a89c:	410fc270 	.word	0x410fc270
 800a8a0:	e000e400 	.word	0xe000e400
 800a8a4:	200022dc 	.word	0x200022dc
 800a8a8:	200022e0 	.word	0x200022e0
 800a8ac:	e000ed20 	.word	0xe000ed20
 800a8b0:	2000000c 	.word	0x2000000c
 800a8b4:	e000ef34 	.word	0xe000ef34

0800a8b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b083      	sub	sp, #12
 800a8bc:	af00      	add	r7, sp, #0
	__asm volatile
 800a8be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8c2:	f383 8811 	msr	BASEPRI, r3
 800a8c6:	f3bf 8f6f 	isb	sy
 800a8ca:	f3bf 8f4f 	dsb	sy
 800a8ce:	607b      	str	r3, [r7, #4]
}
 800a8d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a8d2:	4b10      	ldr	r3, [pc, #64]	@ (800a914 <vPortEnterCritical+0x5c>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	4a0e      	ldr	r2, [pc, #56]	@ (800a914 <vPortEnterCritical+0x5c>)
 800a8da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a8dc:	4b0d      	ldr	r3, [pc, #52]	@ (800a914 <vPortEnterCritical+0x5c>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2b01      	cmp	r3, #1
 800a8e2:	d110      	bne.n	800a906 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a8e4:	4b0c      	ldr	r3, [pc, #48]	@ (800a918 <vPortEnterCritical+0x60>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	b2db      	uxtb	r3, r3
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d00b      	beq.n	800a906 <vPortEnterCritical+0x4e>
	__asm volatile
 800a8ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8f2:	f383 8811 	msr	BASEPRI, r3
 800a8f6:	f3bf 8f6f 	isb	sy
 800a8fa:	f3bf 8f4f 	dsb	sy
 800a8fe:	603b      	str	r3, [r7, #0]
}
 800a900:	bf00      	nop
 800a902:	bf00      	nop
 800a904:	e7fd      	b.n	800a902 <vPortEnterCritical+0x4a>
	}
}
 800a906:	bf00      	nop
 800a908:	370c      	adds	r7, #12
 800a90a:	46bd      	mov	sp, r7
 800a90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a910:	4770      	bx	lr
 800a912:	bf00      	nop
 800a914:	2000000c 	.word	0x2000000c
 800a918:	e000ed04 	.word	0xe000ed04

0800a91c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a91c:	b480      	push	{r7}
 800a91e:	b083      	sub	sp, #12
 800a920:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a922:	4b12      	ldr	r3, [pc, #72]	@ (800a96c <vPortExitCritical+0x50>)
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d10b      	bne.n	800a942 <vPortExitCritical+0x26>
	__asm volatile
 800a92a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a92e:	f383 8811 	msr	BASEPRI, r3
 800a932:	f3bf 8f6f 	isb	sy
 800a936:	f3bf 8f4f 	dsb	sy
 800a93a:	607b      	str	r3, [r7, #4]
}
 800a93c:	bf00      	nop
 800a93e:	bf00      	nop
 800a940:	e7fd      	b.n	800a93e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a942:	4b0a      	ldr	r3, [pc, #40]	@ (800a96c <vPortExitCritical+0x50>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	3b01      	subs	r3, #1
 800a948:	4a08      	ldr	r2, [pc, #32]	@ (800a96c <vPortExitCritical+0x50>)
 800a94a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a94c:	4b07      	ldr	r3, [pc, #28]	@ (800a96c <vPortExitCritical+0x50>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d105      	bne.n	800a960 <vPortExitCritical+0x44>
 800a954:	2300      	movs	r3, #0
 800a956:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	f383 8811 	msr	BASEPRI, r3
}
 800a95e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a960:	bf00      	nop
 800a962:	370c      	adds	r7, #12
 800a964:	46bd      	mov	sp, r7
 800a966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96a:	4770      	bx	lr
 800a96c:	2000000c 	.word	0x2000000c

0800a970 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a970:	f3ef 8009 	mrs	r0, PSP
 800a974:	f3bf 8f6f 	isb	sy
 800a978:	4b15      	ldr	r3, [pc, #84]	@ (800a9d0 <pxCurrentTCBConst>)
 800a97a:	681a      	ldr	r2, [r3, #0]
 800a97c:	f01e 0f10 	tst.w	lr, #16
 800a980:	bf08      	it	eq
 800a982:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a986:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a98a:	6010      	str	r0, [r2, #0]
 800a98c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a990:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a994:	f380 8811 	msr	BASEPRI, r0
 800a998:	f3bf 8f4f 	dsb	sy
 800a99c:	f3bf 8f6f 	isb	sy
 800a9a0:	f7fe fdc4 	bl	800952c <vTaskSwitchContext>
 800a9a4:	f04f 0000 	mov.w	r0, #0
 800a9a8:	f380 8811 	msr	BASEPRI, r0
 800a9ac:	bc09      	pop	{r0, r3}
 800a9ae:	6819      	ldr	r1, [r3, #0]
 800a9b0:	6808      	ldr	r0, [r1, #0]
 800a9b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9b6:	f01e 0f10 	tst.w	lr, #16
 800a9ba:	bf08      	it	eq
 800a9bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a9c0:	f380 8809 	msr	PSP, r0
 800a9c4:	f3bf 8f6f 	isb	sy
 800a9c8:	4770      	bx	lr
 800a9ca:	bf00      	nop
 800a9cc:	f3af 8000 	nop.w

0800a9d0 <pxCurrentTCBConst>:
 800a9d0:	20001cb0 	.word	0x20001cb0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a9d4:	bf00      	nop
 800a9d6:	bf00      	nop

0800a9d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b082      	sub	sp, #8
 800a9dc:	af00      	add	r7, sp, #0
	__asm volatile
 800a9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9e2:	f383 8811 	msr	BASEPRI, r3
 800a9e6:	f3bf 8f6f 	isb	sy
 800a9ea:	f3bf 8f4f 	dsb	sy
 800a9ee:	607b      	str	r3, [r7, #4]
}
 800a9f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a9f2:	f7fe fce1 	bl	80093b8 <xTaskIncrementTick>
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d003      	beq.n	800aa04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a9fc:	4b06      	ldr	r3, [pc, #24]	@ (800aa18 <xPortSysTickHandler+0x40>)
 800a9fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa02:	601a      	str	r2, [r3, #0]
 800aa04:	2300      	movs	r3, #0
 800aa06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	f383 8811 	msr	BASEPRI, r3
}
 800aa0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800aa10:	bf00      	nop
 800aa12:	3708      	adds	r7, #8
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}
 800aa18:	e000ed04 	.word	0xe000ed04

0800aa1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aa20:	4b0b      	ldr	r3, [pc, #44]	@ (800aa50 <vPortSetupTimerInterrupt+0x34>)
 800aa22:	2200      	movs	r2, #0
 800aa24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aa26:	4b0b      	ldr	r3, [pc, #44]	@ (800aa54 <vPortSetupTimerInterrupt+0x38>)
 800aa28:	2200      	movs	r2, #0
 800aa2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aa2c:	4b0a      	ldr	r3, [pc, #40]	@ (800aa58 <vPortSetupTimerInterrupt+0x3c>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	4a0a      	ldr	r2, [pc, #40]	@ (800aa5c <vPortSetupTimerInterrupt+0x40>)
 800aa32:	fba2 2303 	umull	r2, r3, r2, r3
 800aa36:	099b      	lsrs	r3, r3, #6
 800aa38:	4a09      	ldr	r2, [pc, #36]	@ (800aa60 <vPortSetupTimerInterrupt+0x44>)
 800aa3a:	3b01      	subs	r3, #1
 800aa3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800aa3e:	4b04      	ldr	r3, [pc, #16]	@ (800aa50 <vPortSetupTimerInterrupt+0x34>)
 800aa40:	2207      	movs	r2, #7
 800aa42:	601a      	str	r2, [r3, #0]
}
 800aa44:	bf00      	nop
 800aa46:	46bd      	mov	sp, r7
 800aa48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4c:	4770      	bx	lr
 800aa4e:	bf00      	nop
 800aa50:	e000e010 	.word	0xe000e010
 800aa54:	e000e018 	.word	0xe000e018
 800aa58:	20000000 	.word	0x20000000
 800aa5c:	10624dd3 	.word	0x10624dd3
 800aa60:	e000e014 	.word	0xe000e014

0800aa64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800aa64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800aa74 <vPortEnableVFP+0x10>
 800aa68:	6801      	ldr	r1, [r0, #0]
 800aa6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800aa6e:	6001      	str	r1, [r0, #0]
 800aa70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aa72:	bf00      	nop
 800aa74:	e000ed88 	.word	0xe000ed88

0800aa78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aa78:	b480      	push	{r7}
 800aa7a:	b085      	sub	sp, #20
 800aa7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aa7e:	f3ef 8305 	mrs	r3, IPSR
 800aa82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2b0f      	cmp	r3, #15
 800aa88:	d915      	bls.n	800aab6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800aa8a:	4a18      	ldr	r2, [pc, #96]	@ (800aaec <vPortValidateInterruptPriority+0x74>)
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	4413      	add	r3, r2
 800aa90:	781b      	ldrb	r3, [r3, #0]
 800aa92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800aa94:	4b16      	ldr	r3, [pc, #88]	@ (800aaf0 <vPortValidateInterruptPriority+0x78>)
 800aa96:	781b      	ldrb	r3, [r3, #0]
 800aa98:	7afa      	ldrb	r2, [r7, #11]
 800aa9a:	429a      	cmp	r2, r3
 800aa9c:	d20b      	bcs.n	800aab6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800aa9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa2:	f383 8811 	msr	BASEPRI, r3
 800aaa6:	f3bf 8f6f 	isb	sy
 800aaaa:	f3bf 8f4f 	dsb	sy
 800aaae:	607b      	str	r3, [r7, #4]
}
 800aab0:	bf00      	nop
 800aab2:	bf00      	nop
 800aab4:	e7fd      	b.n	800aab2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aab6:	4b0f      	ldr	r3, [pc, #60]	@ (800aaf4 <vPortValidateInterruptPriority+0x7c>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800aabe:	4b0e      	ldr	r3, [pc, #56]	@ (800aaf8 <vPortValidateInterruptPriority+0x80>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	429a      	cmp	r2, r3
 800aac4:	d90b      	bls.n	800aade <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800aac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaca:	f383 8811 	msr	BASEPRI, r3
 800aace:	f3bf 8f6f 	isb	sy
 800aad2:	f3bf 8f4f 	dsb	sy
 800aad6:	603b      	str	r3, [r7, #0]
}
 800aad8:	bf00      	nop
 800aada:	bf00      	nop
 800aadc:	e7fd      	b.n	800aada <vPortValidateInterruptPriority+0x62>
	}
 800aade:	bf00      	nop
 800aae0:	3714      	adds	r7, #20
 800aae2:	46bd      	mov	sp, r7
 800aae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae8:	4770      	bx	lr
 800aaea:	bf00      	nop
 800aaec:	e000e3f0 	.word	0xe000e3f0
 800aaf0:	200022dc 	.word	0x200022dc
 800aaf4:	e000ed0c 	.word	0xe000ed0c
 800aaf8:	200022e0 	.word	0x200022e0

0800aafc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b08a      	sub	sp, #40	@ 0x28
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ab04:	2300      	movs	r3, #0
 800ab06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ab08:	f7fe fb9a 	bl	8009240 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ab0c:	4b5c      	ldr	r3, [pc, #368]	@ (800ac80 <pvPortMalloc+0x184>)
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d101      	bne.n	800ab18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ab14:	f000 f924 	bl	800ad60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ab18:	4b5a      	ldr	r3, [pc, #360]	@ (800ac84 <pvPortMalloc+0x188>)
 800ab1a:	681a      	ldr	r2, [r3, #0]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	4013      	ands	r3, r2
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	f040 8095 	bne.w	800ac50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d01e      	beq.n	800ab6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ab2c:	2208      	movs	r2, #8
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	4413      	add	r3, r2
 800ab32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	f003 0307 	and.w	r3, r3, #7
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d015      	beq.n	800ab6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	f023 0307 	bic.w	r3, r3, #7
 800ab44:	3308      	adds	r3, #8
 800ab46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	f003 0307 	and.w	r3, r3, #7
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d00b      	beq.n	800ab6a <pvPortMalloc+0x6e>
	__asm volatile
 800ab52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab56:	f383 8811 	msr	BASEPRI, r3
 800ab5a:	f3bf 8f6f 	isb	sy
 800ab5e:	f3bf 8f4f 	dsb	sy
 800ab62:	617b      	str	r3, [r7, #20]
}
 800ab64:	bf00      	nop
 800ab66:	bf00      	nop
 800ab68:	e7fd      	b.n	800ab66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d06f      	beq.n	800ac50 <pvPortMalloc+0x154>
 800ab70:	4b45      	ldr	r3, [pc, #276]	@ (800ac88 <pvPortMalloc+0x18c>)
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	687a      	ldr	r2, [r7, #4]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d86a      	bhi.n	800ac50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ab7a:	4b44      	ldr	r3, [pc, #272]	@ (800ac8c <pvPortMalloc+0x190>)
 800ab7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ab7e:	4b43      	ldr	r3, [pc, #268]	@ (800ac8c <pvPortMalloc+0x190>)
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab84:	e004      	b.n	800ab90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ab86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ab8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab92:	685b      	ldr	r3, [r3, #4]
 800ab94:	687a      	ldr	r2, [r7, #4]
 800ab96:	429a      	cmp	r2, r3
 800ab98:	d903      	bls.n	800aba2 <pvPortMalloc+0xa6>
 800ab9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d1f1      	bne.n	800ab86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aba2:	4b37      	ldr	r3, [pc, #220]	@ (800ac80 <pvPortMalloc+0x184>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aba8:	429a      	cmp	r2, r3
 800abaa:	d051      	beq.n	800ac50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800abac:	6a3b      	ldr	r3, [r7, #32]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	2208      	movs	r2, #8
 800abb2:	4413      	add	r3, r2
 800abb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800abb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb8:	681a      	ldr	r2, [r3, #0]
 800abba:	6a3b      	ldr	r3, [r7, #32]
 800abbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800abbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc0:	685a      	ldr	r2, [r3, #4]
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	1ad2      	subs	r2, r2, r3
 800abc6:	2308      	movs	r3, #8
 800abc8:	005b      	lsls	r3, r3, #1
 800abca:	429a      	cmp	r2, r3
 800abcc:	d920      	bls.n	800ac10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800abce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	4413      	add	r3, r2
 800abd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800abd6:	69bb      	ldr	r3, [r7, #24]
 800abd8:	f003 0307 	and.w	r3, r3, #7
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d00b      	beq.n	800abf8 <pvPortMalloc+0xfc>
	__asm volatile
 800abe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abe4:	f383 8811 	msr	BASEPRI, r3
 800abe8:	f3bf 8f6f 	isb	sy
 800abec:	f3bf 8f4f 	dsb	sy
 800abf0:	613b      	str	r3, [r7, #16]
}
 800abf2:	bf00      	nop
 800abf4:	bf00      	nop
 800abf6:	e7fd      	b.n	800abf4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800abf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abfa:	685a      	ldr	r2, [r3, #4]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	1ad2      	subs	r2, r2, r3
 800ac00:	69bb      	ldr	r3, [r7, #24]
 800ac02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ac04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac06:	687a      	ldr	r2, [r7, #4]
 800ac08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ac0a:	69b8      	ldr	r0, [r7, #24]
 800ac0c:	f000 f90a 	bl	800ae24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ac10:	4b1d      	ldr	r3, [pc, #116]	@ (800ac88 <pvPortMalloc+0x18c>)
 800ac12:	681a      	ldr	r2, [r3, #0]
 800ac14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac16:	685b      	ldr	r3, [r3, #4]
 800ac18:	1ad3      	subs	r3, r2, r3
 800ac1a:	4a1b      	ldr	r2, [pc, #108]	@ (800ac88 <pvPortMalloc+0x18c>)
 800ac1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ac1e:	4b1a      	ldr	r3, [pc, #104]	@ (800ac88 <pvPortMalloc+0x18c>)
 800ac20:	681a      	ldr	r2, [r3, #0]
 800ac22:	4b1b      	ldr	r3, [pc, #108]	@ (800ac90 <pvPortMalloc+0x194>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	429a      	cmp	r2, r3
 800ac28:	d203      	bcs.n	800ac32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ac2a:	4b17      	ldr	r3, [pc, #92]	@ (800ac88 <pvPortMalloc+0x18c>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	4a18      	ldr	r2, [pc, #96]	@ (800ac90 <pvPortMalloc+0x194>)
 800ac30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ac32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac34:	685a      	ldr	r2, [r3, #4]
 800ac36:	4b13      	ldr	r3, [pc, #76]	@ (800ac84 <pvPortMalloc+0x188>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	431a      	orrs	r2, r3
 800ac3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ac40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac42:	2200      	movs	r2, #0
 800ac44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ac46:	4b13      	ldr	r3, [pc, #76]	@ (800ac94 <pvPortMalloc+0x198>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	3301      	adds	r3, #1
 800ac4c:	4a11      	ldr	r2, [pc, #68]	@ (800ac94 <pvPortMalloc+0x198>)
 800ac4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ac50:	f7fe fb04 	bl	800925c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac54:	69fb      	ldr	r3, [r7, #28]
 800ac56:	f003 0307 	and.w	r3, r3, #7
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d00b      	beq.n	800ac76 <pvPortMalloc+0x17a>
	__asm volatile
 800ac5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac62:	f383 8811 	msr	BASEPRI, r3
 800ac66:	f3bf 8f6f 	isb	sy
 800ac6a:	f3bf 8f4f 	dsb	sy
 800ac6e:	60fb      	str	r3, [r7, #12]
}
 800ac70:	bf00      	nop
 800ac72:	bf00      	nop
 800ac74:	e7fd      	b.n	800ac72 <pvPortMalloc+0x176>
	return pvReturn;
 800ac76:	69fb      	ldr	r3, [r7, #28]
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	3728      	adds	r7, #40	@ 0x28
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}
 800ac80:	20005eec 	.word	0x20005eec
 800ac84:	20005f00 	.word	0x20005f00
 800ac88:	20005ef0 	.word	0x20005ef0
 800ac8c:	20005ee4 	.word	0x20005ee4
 800ac90:	20005ef4 	.word	0x20005ef4
 800ac94:	20005ef8 	.word	0x20005ef8

0800ac98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b086      	sub	sp, #24
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d04f      	beq.n	800ad4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800acaa:	2308      	movs	r3, #8
 800acac:	425b      	negs	r3, r3
 800acae:	697a      	ldr	r2, [r7, #20]
 800acb0:	4413      	add	r3, r2
 800acb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800acb4:	697b      	ldr	r3, [r7, #20]
 800acb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800acb8:	693b      	ldr	r3, [r7, #16]
 800acba:	685a      	ldr	r2, [r3, #4]
 800acbc:	4b25      	ldr	r3, [pc, #148]	@ (800ad54 <vPortFree+0xbc>)
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	4013      	ands	r3, r2
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d10b      	bne.n	800acde <vPortFree+0x46>
	__asm volatile
 800acc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acca:	f383 8811 	msr	BASEPRI, r3
 800acce:	f3bf 8f6f 	isb	sy
 800acd2:	f3bf 8f4f 	dsb	sy
 800acd6:	60fb      	str	r3, [r7, #12]
}
 800acd8:	bf00      	nop
 800acda:	bf00      	nop
 800acdc:	e7fd      	b.n	800acda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800acde:	693b      	ldr	r3, [r7, #16]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d00b      	beq.n	800acfe <vPortFree+0x66>
	__asm volatile
 800ace6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acea:	f383 8811 	msr	BASEPRI, r3
 800acee:	f3bf 8f6f 	isb	sy
 800acf2:	f3bf 8f4f 	dsb	sy
 800acf6:	60bb      	str	r3, [r7, #8]
}
 800acf8:	bf00      	nop
 800acfa:	bf00      	nop
 800acfc:	e7fd      	b.n	800acfa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	685a      	ldr	r2, [r3, #4]
 800ad02:	4b14      	ldr	r3, [pc, #80]	@ (800ad54 <vPortFree+0xbc>)
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	4013      	ands	r3, r2
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d01e      	beq.n	800ad4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d11a      	bne.n	800ad4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	685a      	ldr	r2, [r3, #4]
 800ad18:	4b0e      	ldr	r3, [pc, #56]	@ (800ad54 <vPortFree+0xbc>)
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	43db      	mvns	r3, r3
 800ad1e:	401a      	ands	r2, r3
 800ad20:	693b      	ldr	r3, [r7, #16]
 800ad22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ad24:	f7fe fa8c 	bl	8009240 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ad28:	693b      	ldr	r3, [r7, #16]
 800ad2a:	685a      	ldr	r2, [r3, #4]
 800ad2c:	4b0a      	ldr	r3, [pc, #40]	@ (800ad58 <vPortFree+0xc0>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4413      	add	r3, r2
 800ad32:	4a09      	ldr	r2, [pc, #36]	@ (800ad58 <vPortFree+0xc0>)
 800ad34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ad36:	6938      	ldr	r0, [r7, #16]
 800ad38:	f000 f874 	bl	800ae24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ad3c:	4b07      	ldr	r3, [pc, #28]	@ (800ad5c <vPortFree+0xc4>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	3301      	adds	r3, #1
 800ad42:	4a06      	ldr	r2, [pc, #24]	@ (800ad5c <vPortFree+0xc4>)
 800ad44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ad46:	f7fe fa89 	bl	800925c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ad4a:	bf00      	nop
 800ad4c:	3718      	adds	r7, #24
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}
 800ad52:	bf00      	nop
 800ad54:	20005f00 	.word	0x20005f00
 800ad58:	20005ef0 	.word	0x20005ef0
 800ad5c:	20005efc 	.word	0x20005efc

0800ad60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ad60:	b480      	push	{r7}
 800ad62:	b085      	sub	sp, #20
 800ad64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ad66:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ad6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ad6c:	4b27      	ldr	r3, [pc, #156]	@ (800ae0c <prvHeapInit+0xac>)
 800ad6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	f003 0307 	and.w	r3, r3, #7
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d00c      	beq.n	800ad94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	3307      	adds	r3, #7
 800ad7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	f023 0307 	bic.w	r3, r3, #7
 800ad86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ad88:	68ba      	ldr	r2, [r7, #8]
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	1ad3      	subs	r3, r2, r3
 800ad8e:	4a1f      	ldr	r2, [pc, #124]	@ (800ae0c <prvHeapInit+0xac>)
 800ad90:	4413      	add	r3, r2
 800ad92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ad98:	4a1d      	ldr	r2, [pc, #116]	@ (800ae10 <prvHeapInit+0xb0>)
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ad9e:	4b1c      	ldr	r3, [pc, #112]	@ (800ae10 <prvHeapInit+0xb0>)
 800ada0:	2200      	movs	r2, #0
 800ada2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	68ba      	ldr	r2, [r7, #8]
 800ada8:	4413      	add	r3, r2
 800adaa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800adac:	2208      	movs	r2, #8
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	1a9b      	subs	r3, r3, r2
 800adb2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	f023 0307 	bic.w	r3, r3, #7
 800adba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	4a15      	ldr	r2, [pc, #84]	@ (800ae14 <prvHeapInit+0xb4>)
 800adc0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800adc2:	4b14      	ldr	r3, [pc, #80]	@ (800ae14 <prvHeapInit+0xb4>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	2200      	movs	r2, #0
 800adc8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800adca:	4b12      	ldr	r3, [pc, #72]	@ (800ae14 <prvHeapInit+0xb4>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	2200      	movs	r2, #0
 800add0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	68fa      	ldr	r2, [r7, #12]
 800adda:	1ad2      	subs	r2, r2, r3
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ade0:	4b0c      	ldr	r3, [pc, #48]	@ (800ae14 <prvHeapInit+0xb4>)
 800ade2:	681a      	ldr	r2, [r3, #0]
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	685b      	ldr	r3, [r3, #4]
 800adec:	4a0a      	ldr	r2, [pc, #40]	@ (800ae18 <prvHeapInit+0xb8>)
 800adee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	4a09      	ldr	r2, [pc, #36]	@ (800ae1c <prvHeapInit+0xbc>)
 800adf6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800adf8:	4b09      	ldr	r3, [pc, #36]	@ (800ae20 <prvHeapInit+0xc0>)
 800adfa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800adfe:	601a      	str	r2, [r3, #0]
}
 800ae00:	bf00      	nop
 800ae02:	3714      	adds	r7, #20
 800ae04:	46bd      	mov	sp, r7
 800ae06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0a:	4770      	bx	lr
 800ae0c:	200022e4 	.word	0x200022e4
 800ae10:	20005ee4 	.word	0x20005ee4
 800ae14:	20005eec 	.word	0x20005eec
 800ae18:	20005ef4 	.word	0x20005ef4
 800ae1c:	20005ef0 	.word	0x20005ef0
 800ae20:	20005f00 	.word	0x20005f00

0800ae24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ae24:	b480      	push	{r7}
 800ae26:	b085      	sub	sp, #20
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ae2c:	4b28      	ldr	r3, [pc, #160]	@ (800aed0 <prvInsertBlockIntoFreeList+0xac>)
 800ae2e:	60fb      	str	r3, [r7, #12]
 800ae30:	e002      	b.n	800ae38 <prvInsertBlockIntoFreeList+0x14>
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	60fb      	str	r3, [r7, #12]
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	687a      	ldr	r2, [r7, #4]
 800ae3e:	429a      	cmp	r2, r3
 800ae40:	d8f7      	bhi.n	800ae32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	685b      	ldr	r3, [r3, #4]
 800ae4a:	68ba      	ldr	r2, [r7, #8]
 800ae4c:	4413      	add	r3, r2
 800ae4e:	687a      	ldr	r2, [r7, #4]
 800ae50:	429a      	cmp	r2, r3
 800ae52:	d108      	bne.n	800ae66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	685a      	ldr	r2, [r3, #4]
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	685b      	ldr	r3, [r3, #4]
 800ae5c:	441a      	add	r2, r3
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	685b      	ldr	r3, [r3, #4]
 800ae6e:	68ba      	ldr	r2, [r7, #8]
 800ae70:	441a      	add	r2, r3
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	429a      	cmp	r2, r3
 800ae78:	d118      	bne.n	800aeac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681a      	ldr	r2, [r3, #0]
 800ae7e:	4b15      	ldr	r3, [pc, #84]	@ (800aed4 <prvInsertBlockIntoFreeList+0xb0>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	429a      	cmp	r2, r3
 800ae84:	d00d      	beq.n	800aea2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	685a      	ldr	r2, [r3, #4]
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	441a      	add	r2, r3
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	681a      	ldr	r2, [r3, #0]
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	601a      	str	r2, [r3, #0]
 800aea0:	e008      	b.n	800aeb4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aea2:	4b0c      	ldr	r3, [pc, #48]	@ (800aed4 <prvInsertBlockIntoFreeList+0xb0>)
 800aea4:	681a      	ldr	r2, [r3, #0]
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	601a      	str	r2, [r3, #0]
 800aeaa:	e003      	b.n	800aeb4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681a      	ldr	r2, [r3, #0]
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aeb4:	68fa      	ldr	r2, [r7, #12]
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	d002      	beq.n	800aec2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	687a      	ldr	r2, [r7, #4]
 800aec0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aec2:	bf00      	nop
 800aec4:	3714      	adds	r7, #20
 800aec6:	46bd      	mov	sp, r7
 800aec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aecc:	4770      	bx	lr
 800aece:	bf00      	nop
 800aed0:	20005ee4 	.word	0x20005ee4
 800aed4:	20005eec 	.word	0x20005eec

0800aed8 <__cvt>:
 800aed8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aedc:	ec57 6b10 	vmov	r6, r7, d0
 800aee0:	2f00      	cmp	r7, #0
 800aee2:	460c      	mov	r4, r1
 800aee4:	4619      	mov	r1, r3
 800aee6:	463b      	mov	r3, r7
 800aee8:	bfbb      	ittet	lt
 800aeea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800aeee:	461f      	movlt	r7, r3
 800aef0:	2300      	movge	r3, #0
 800aef2:	232d      	movlt	r3, #45	@ 0x2d
 800aef4:	700b      	strb	r3, [r1, #0]
 800aef6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aef8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800aefc:	4691      	mov	r9, r2
 800aefe:	f023 0820 	bic.w	r8, r3, #32
 800af02:	bfbc      	itt	lt
 800af04:	4632      	movlt	r2, r6
 800af06:	4616      	movlt	r6, r2
 800af08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800af0c:	d005      	beq.n	800af1a <__cvt+0x42>
 800af0e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800af12:	d100      	bne.n	800af16 <__cvt+0x3e>
 800af14:	3401      	adds	r4, #1
 800af16:	2102      	movs	r1, #2
 800af18:	e000      	b.n	800af1c <__cvt+0x44>
 800af1a:	2103      	movs	r1, #3
 800af1c:	ab03      	add	r3, sp, #12
 800af1e:	9301      	str	r3, [sp, #4]
 800af20:	ab02      	add	r3, sp, #8
 800af22:	9300      	str	r3, [sp, #0]
 800af24:	ec47 6b10 	vmov	d0, r6, r7
 800af28:	4653      	mov	r3, sl
 800af2a:	4622      	mov	r2, r4
 800af2c:	f000 ffe0 	bl	800bef0 <_dtoa_r>
 800af30:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800af34:	4605      	mov	r5, r0
 800af36:	d119      	bne.n	800af6c <__cvt+0x94>
 800af38:	f019 0f01 	tst.w	r9, #1
 800af3c:	d00e      	beq.n	800af5c <__cvt+0x84>
 800af3e:	eb00 0904 	add.w	r9, r0, r4
 800af42:	2200      	movs	r2, #0
 800af44:	2300      	movs	r3, #0
 800af46:	4630      	mov	r0, r6
 800af48:	4639      	mov	r1, r7
 800af4a:	f7f5 fddd 	bl	8000b08 <__aeabi_dcmpeq>
 800af4e:	b108      	cbz	r0, 800af54 <__cvt+0x7c>
 800af50:	f8cd 900c 	str.w	r9, [sp, #12]
 800af54:	2230      	movs	r2, #48	@ 0x30
 800af56:	9b03      	ldr	r3, [sp, #12]
 800af58:	454b      	cmp	r3, r9
 800af5a:	d31e      	bcc.n	800af9a <__cvt+0xc2>
 800af5c:	9b03      	ldr	r3, [sp, #12]
 800af5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af60:	1b5b      	subs	r3, r3, r5
 800af62:	4628      	mov	r0, r5
 800af64:	6013      	str	r3, [r2, #0]
 800af66:	b004      	add	sp, #16
 800af68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800af70:	eb00 0904 	add.w	r9, r0, r4
 800af74:	d1e5      	bne.n	800af42 <__cvt+0x6a>
 800af76:	7803      	ldrb	r3, [r0, #0]
 800af78:	2b30      	cmp	r3, #48	@ 0x30
 800af7a:	d10a      	bne.n	800af92 <__cvt+0xba>
 800af7c:	2200      	movs	r2, #0
 800af7e:	2300      	movs	r3, #0
 800af80:	4630      	mov	r0, r6
 800af82:	4639      	mov	r1, r7
 800af84:	f7f5 fdc0 	bl	8000b08 <__aeabi_dcmpeq>
 800af88:	b918      	cbnz	r0, 800af92 <__cvt+0xba>
 800af8a:	f1c4 0401 	rsb	r4, r4, #1
 800af8e:	f8ca 4000 	str.w	r4, [sl]
 800af92:	f8da 3000 	ldr.w	r3, [sl]
 800af96:	4499      	add	r9, r3
 800af98:	e7d3      	b.n	800af42 <__cvt+0x6a>
 800af9a:	1c59      	adds	r1, r3, #1
 800af9c:	9103      	str	r1, [sp, #12]
 800af9e:	701a      	strb	r2, [r3, #0]
 800afa0:	e7d9      	b.n	800af56 <__cvt+0x7e>

0800afa2 <__exponent>:
 800afa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800afa4:	2900      	cmp	r1, #0
 800afa6:	bfba      	itte	lt
 800afa8:	4249      	neglt	r1, r1
 800afaa:	232d      	movlt	r3, #45	@ 0x2d
 800afac:	232b      	movge	r3, #43	@ 0x2b
 800afae:	2909      	cmp	r1, #9
 800afb0:	7002      	strb	r2, [r0, #0]
 800afb2:	7043      	strb	r3, [r0, #1]
 800afb4:	dd29      	ble.n	800b00a <__exponent+0x68>
 800afb6:	f10d 0307 	add.w	r3, sp, #7
 800afba:	461d      	mov	r5, r3
 800afbc:	270a      	movs	r7, #10
 800afbe:	461a      	mov	r2, r3
 800afc0:	fbb1 f6f7 	udiv	r6, r1, r7
 800afc4:	fb07 1416 	mls	r4, r7, r6, r1
 800afc8:	3430      	adds	r4, #48	@ 0x30
 800afca:	f802 4c01 	strb.w	r4, [r2, #-1]
 800afce:	460c      	mov	r4, r1
 800afd0:	2c63      	cmp	r4, #99	@ 0x63
 800afd2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800afd6:	4631      	mov	r1, r6
 800afd8:	dcf1      	bgt.n	800afbe <__exponent+0x1c>
 800afda:	3130      	adds	r1, #48	@ 0x30
 800afdc:	1e94      	subs	r4, r2, #2
 800afde:	f803 1c01 	strb.w	r1, [r3, #-1]
 800afe2:	1c41      	adds	r1, r0, #1
 800afe4:	4623      	mov	r3, r4
 800afe6:	42ab      	cmp	r3, r5
 800afe8:	d30a      	bcc.n	800b000 <__exponent+0x5e>
 800afea:	f10d 0309 	add.w	r3, sp, #9
 800afee:	1a9b      	subs	r3, r3, r2
 800aff0:	42ac      	cmp	r4, r5
 800aff2:	bf88      	it	hi
 800aff4:	2300      	movhi	r3, #0
 800aff6:	3302      	adds	r3, #2
 800aff8:	4403      	add	r3, r0
 800affa:	1a18      	subs	r0, r3, r0
 800affc:	b003      	add	sp, #12
 800affe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b000:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b004:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b008:	e7ed      	b.n	800afe6 <__exponent+0x44>
 800b00a:	2330      	movs	r3, #48	@ 0x30
 800b00c:	3130      	adds	r1, #48	@ 0x30
 800b00e:	7083      	strb	r3, [r0, #2]
 800b010:	70c1      	strb	r1, [r0, #3]
 800b012:	1d03      	adds	r3, r0, #4
 800b014:	e7f1      	b.n	800affa <__exponent+0x58>
	...

0800b018 <_printf_float>:
 800b018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b01c:	b08d      	sub	sp, #52	@ 0x34
 800b01e:	460c      	mov	r4, r1
 800b020:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b024:	4616      	mov	r6, r2
 800b026:	461f      	mov	r7, r3
 800b028:	4605      	mov	r5, r0
 800b02a:	f000 fdf3 	bl	800bc14 <_localeconv_r>
 800b02e:	6803      	ldr	r3, [r0, #0]
 800b030:	9304      	str	r3, [sp, #16]
 800b032:	4618      	mov	r0, r3
 800b034:	f7f5 f93c 	bl	80002b0 <strlen>
 800b038:	2300      	movs	r3, #0
 800b03a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b03c:	f8d8 3000 	ldr.w	r3, [r8]
 800b040:	9005      	str	r0, [sp, #20]
 800b042:	3307      	adds	r3, #7
 800b044:	f023 0307 	bic.w	r3, r3, #7
 800b048:	f103 0208 	add.w	r2, r3, #8
 800b04c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b050:	f8d4 b000 	ldr.w	fp, [r4]
 800b054:	f8c8 2000 	str.w	r2, [r8]
 800b058:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b05c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b060:	9307      	str	r3, [sp, #28]
 800b062:	f8cd 8018 	str.w	r8, [sp, #24]
 800b066:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b06a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b06e:	4b9c      	ldr	r3, [pc, #624]	@ (800b2e0 <_printf_float+0x2c8>)
 800b070:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b074:	f7f5 fd7a 	bl	8000b6c <__aeabi_dcmpun>
 800b078:	bb70      	cbnz	r0, 800b0d8 <_printf_float+0xc0>
 800b07a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b07e:	4b98      	ldr	r3, [pc, #608]	@ (800b2e0 <_printf_float+0x2c8>)
 800b080:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b084:	f7f5 fd54 	bl	8000b30 <__aeabi_dcmple>
 800b088:	bb30      	cbnz	r0, 800b0d8 <_printf_float+0xc0>
 800b08a:	2200      	movs	r2, #0
 800b08c:	2300      	movs	r3, #0
 800b08e:	4640      	mov	r0, r8
 800b090:	4649      	mov	r1, r9
 800b092:	f7f5 fd43 	bl	8000b1c <__aeabi_dcmplt>
 800b096:	b110      	cbz	r0, 800b09e <_printf_float+0x86>
 800b098:	232d      	movs	r3, #45	@ 0x2d
 800b09a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b09e:	4a91      	ldr	r2, [pc, #580]	@ (800b2e4 <_printf_float+0x2cc>)
 800b0a0:	4b91      	ldr	r3, [pc, #580]	@ (800b2e8 <_printf_float+0x2d0>)
 800b0a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b0a6:	bf8c      	ite	hi
 800b0a8:	4690      	movhi	r8, r2
 800b0aa:	4698      	movls	r8, r3
 800b0ac:	2303      	movs	r3, #3
 800b0ae:	6123      	str	r3, [r4, #16]
 800b0b0:	f02b 0304 	bic.w	r3, fp, #4
 800b0b4:	6023      	str	r3, [r4, #0]
 800b0b6:	f04f 0900 	mov.w	r9, #0
 800b0ba:	9700      	str	r7, [sp, #0]
 800b0bc:	4633      	mov	r3, r6
 800b0be:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b0c0:	4621      	mov	r1, r4
 800b0c2:	4628      	mov	r0, r5
 800b0c4:	f000 f9d2 	bl	800b46c <_printf_common>
 800b0c8:	3001      	adds	r0, #1
 800b0ca:	f040 808d 	bne.w	800b1e8 <_printf_float+0x1d0>
 800b0ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b0d2:	b00d      	add	sp, #52	@ 0x34
 800b0d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0d8:	4642      	mov	r2, r8
 800b0da:	464b      	mov	r3, r9
 800b0dc:	4640      	mov	r0, r8
 800b0de:	4649      	mov	r1, r9
 800b0e0:	f7f5 fd44 	bl	8000b6c <__aeabi_dcmpun>
 800b0e4:	b140      	cbz	r0, 800b0f8 <_printf_float+0xe0>
 800b0e6:	464b      	mov	r3, r9
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	bfbc      	itt	lt
 800b0ec:	232d      	movlt	r3, #45	@ 0x2d
 800b0ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b0f2:	4a7e      	ldr	r2, [pc, #504]	@ (800b2ec <_printf_float+0x2d4>)
 800b0f4:	4b7e      	ldr	r3, [pc, #504]	@ (800b2f0 <_printf_float+0x2d8>)
 800b0f6:	e7d4      	b.n	800b0a2 <_printf_float+0x8a>
 800b0f8:	6863      	ldr	r3, [r4, #4]
 800b0fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b0fe:	9206      	str	r2, [sp, #24]
 800b100:	1c5a      	adds	r2, r3, #1
 800b102:	d13b      	bne.n	800b17c <_printf_float+0x164>
 800b104:	2306      	movs	r3, #6
 800b106:	6063      	str	r3, [r4, #4]
 800b108:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b10c:	2300      	movs	r3, #0
 800b10e:	6022      	str	r2, [r4, #0]
 800b110:	9303      	str	r3, [sp, #12]
 800b112:	ab0a      	add	r3, sp, #40	@ 0x28
 800b114:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b118:	ab09      	add	r3, sp, #36	@ 0x24
 800b11a:	9300      	str	r3, [sp, #0]
 800b11c:	6861      	ldr	r1, [r4, #4]
 800b11e:	ec49 8b10 	vmov	d0, r8, r9
 800b122:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b126:	4628      	mov	r0, r5
 800b128:	f7ff fed6 	bl	800aed8 <__cvt>
 800b12c:	9b06      	ldr	r3, [sp, #24]
 800b12e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b130:	2b47      	cmp	r3, #71	@ 0x47
 800b132:	4680      	mov	r8, r0
 800b134:	d129      	bne.n	800b18a <_printf_float+0x172>
 800b136:	1cc8      	adds	r0, r1, #3
 800b138:	db02      	blt.n	800b140 <_printf_float+0x128>
 800b13a:	6863      	ldr	r3, [r4, #4]
 800b13c:	4299      	cmp	r1, r3
 800b13e:	dd41      	ble.n	800b1c4 <_printf_float+0x1ac>
 800b140:	f1aa 0a02 	sub.w	sl, sl, #2
 800b144:	fa5f fa8a 	uxtb.w	sl, sl
 800b148:	3901      	subs	r1, #1
 800b14a:	4652      	mov	r2, sl
 800b14c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b150:	9109      	str	r1, [sp, #36]	@ 0x24
 800b152:	f7ff ff26 	bl	800afa2 <__exponent>
 800b156:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b158:	1813      	adds	r3, r2, r0
 800b15a:	2a01      	cmp	r2, #1
 800b15c:	4681      	mov	r9, r0
 800b15e:	6123      	str	r3, [r4, #16]
 800b160:	dc02      	bgt.n	800b168 <_printf_float+0x150>
 800b162:	6822      	ldr	r2, [r4, #0]
 800b164:	07d2      	lsls	r2, r2, #31
 800b166:	d501      	bpl.n	800b16c <_printf_float+0x154>
 800b168:	3301      	adds	r3, #1
 800b16a:	6123      	str	r3, [r4, #16]
 800b16c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b170:	2b00      	cmp	r3, #0
 800b172:	d0a2      	beq.n	800b0ba <_printf_float+0xa2>
 800b174:	232d      	movs	r3, #45	@ 0x2d
 800b176:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b17a:	e79e      	b.n	800b0ba <_printf_float+0xa2>
 800b17c:	9a06      	ldr	r2, [sp, #24]
 800b17e:	2a47      	cmp	r2, #71	@ 0x47
 800b180:	d1c2      	bne.n	800b108 <_printf_float+0xf0>
 800b182:	2b00      	cmp	r3, #0
 800b184:	d1c0      	bne.n	800b108 <_printf_float+0xf0>
 800b186:	2301      	movs	r3, #1
 800b188:	e7bd      	b.n	800b106 <_printf_float+0xee>
 800b18a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b18e:	d9db      	bls.n	800b148 <_printf_float+0x130>
 800b190:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b194:	d118      	bne.n	800b1c8 <_printf_float+0x1b0>
 800b196:	2900      	cmp	r1, #0
 800b198:	6863      	ldr	r3, [r4, #4]
 800b19a:	dd0b      	ble.n	800b1b4 <_printf_float+0x19c>
 800b19c:	6121      	str	r1, [r4, #16]
 800b19e:	b913      	cbnz	r3, 800b1a6 <_printf_float+0x18e>
 800b1a0:	6822      	ldr	r2, [r4, #0]
 800b1a2:	07d0      	lsls	r0, r2, #31
 800b1a4:	d502      	bpl.n	800b1ac <_printf_float+0x194>
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	440b      	add	r3, r1
 800b1aa:	6123      	str	r3, [r4, #16]
 800b1ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b1ae:	f04f 0900 	mov.w	r9, #0
 800b1b2:	e7db      	b.n	800b16c <_printf_float+0x154>
 800b1b4:	b913      	cbnz	r3, 800b1bc <_printf_float+0x1a4>
 800b1b6:	6822      	ldr	r2, [r4, #0]
 800b1b8:	07d2      	lsls	r2, r2, #31
 800b1ba:	d501      	bpl.n	800b1c0 <_printf_float+0x1a8>
 800b1bc:	3302      	adds	r3, #2
 800b1be:	e7f4      	b.n	800b1aa <_printf_float+0x192>
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	e7f2      	b.n	800b1aa <_printf_float+0x192>
 800b1c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b1c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1ca:	4299      	cmp	r1, r3
 800b1cc:	db05      	blt.n	800b1da <_printf_float+0x1c2>
 800b1ce:	6823      	ldr	r3, [r4, #0]
 800b1d0:	6121      	str	r1, [r4, #16]
 800b1d2:	07d8      	lsls	r0, r3, #31
 800b1d4:	d5ea      	bpl.n	800b1ac <_printf_float+0x194>
 800b1d6:	1c4b      	adds	r3, r1, #1
 800b1d8:	e7e7      	b.n	800b1aa <_printf_float+0x192>
 800b1da:	2900      	cmp	r1, #0
 800b1dc:	bfd4      	ite	le
 800b1de:	f1c1 0202 	rsble	r2, r1, #2
 800b1e2:	2201      	movgt	r2, #1
 800b1e4:	4413      	add	r3, r2
 800b1e6:	e7e0      	b.n	800b1aa <_printf_float+0x192>
 800b1e8:	6823      	ldr	r3, [r4, #0]
 800b1ea:	055a      	lsls	r2, r3, #21
 800b1ec:	d407      	bmi.n	800b1fe <_printf_float+0x1e6>
 800b1ee:	6923      	ldr	r3, [r4, #16]
 800b1f0:	4642      	mov	r2, r8
 800b1f2:	4631      	mov	r1, r6
 800b1f4:	4628      	mov	r0, r5
 800b1f6:	47b8      	blx	r7
 800b1f8:	3001      	adds	r0, #1
 800b1fa:	d12b      	bne.n	800b254 <_printf_float+0x23c>
 800b1fc:	e767      	b.n	800b0ce <_printf_float+0xb6>
 800b1fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b202:	f240 80dd 	bls.w	800b3c0 <_printf_float+0x3a8>
 800b206:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b20a:	2200      	movs	r2, #0
 800b20c:	2300      	movs	r3, #0
 800b20e:	f7f5 fc7b 	bl	8000b08 <__aeabi_dcmpeq>
 800b212:	2800      	cmp	r0, #0
 800b214:	d033      	beq.n	800b27e <_printf_float+0x266>
 800b216:	4a37      	ldr	r2, [pc, #220]	@ (800b2f4 <_printf_float+0x2dc>)
 800b218:	2301      	movs	r3, #1
 800b21a:	4631      	mov	r1, r6
 800b21c:	4628      	mov	r0, r5
 800b21e:	47b8      	blx	r7
 800b220:	3001      	adds	r0, #1
 800b222:	f43f af54 	beq.w	800b0ce <_printf_float+0xb6>
 800b226:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b22a:	4543      	cmp	r3, r8
 800b22c:	db02      	blt.n	800b234 <_printf_float+0x21c>
 800b22e:	6823      	ldr	r3, [r4, #0]
 800b230:	07d8      	lsls	r0, r3, #31
 800b232:	d50f      	bpl.n	800b254 <_printf_float+0x23c>
 800b234:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b238:	4631      	mov	r1, r6
 800b23a:	4628      	mov	r0, r5
 800b23c:	47b8      	blx	r7
 800b23e:	3001      	adds	r0, #1
 800b240:	f43f af45 	beq.w	800b0ce <_printf_float+0xb6>
 800b244:	f04f 0900 	mov.w	r9, #0
 800b248:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b24c:	f104 0a1a 	add.w	sl, r4, #26
 800b250:	45c8      	cmp	r8, r9
 800b252:	dc09      	bgt.n	800b268 <_printf_float+0x250>
 800b254:	6823      	ldr	r3, [r4, #0]
 800b256:	079b      	lsls	r3, r3, #30
 800b258:	f100 8103 	bmi.w	800b462 <_printf_float+0x44a>
 800b25c:	68e0      	ldr	r0, [r4, #12]
 800b25e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b260:	4298      	cmp	r0, r3
 800b262:	bfb8      	it	lt
 800b264:	4618      	movlt	r0, r3
 800b266:	e734      	b.n	800b0d2 <_printf_float+0xba>
 800b268:	2301      	movs	r3, #1
 800b26a:	4652      	mov	r2, sl
 800b26c:	4631      	mov	r1, r6
 800b26e:	4628      	mov	r0, r5
 800b270:	47b8      	blx	r7
 800b272:	3001      	adds	r0, #1
 800b274:	f43f af2b 	beq.w	800b0ce <_printf_float+0xb6>
 800b278:	f109 0901 	add.w	r9, r9, #1
 800b27c:	e7e8      	b.n	800b250 <_printf_float+0x238>
 800b27e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b280:	2b00      	cmp	r3, #0
 800b282:	dc39      	bgt.n	800b2f8 <_printf_float+0x2e0>
 800b284:	4a1b      	ldr	r2, [pc, #108]	@ (800b2f4 <_printf_float+0x2dc>)
 800b286:	2301      	movs	r3, #1
 800b288:	4631      	mov	r1, r6
 800b28a:	4628      	mov	r0, r5
 800b28c:	47b8      	blx	r7
 800b28e:	3001      	adds	r0, #1
 800b290:	f43f af1d 	beq.w	800b0ce <_printf_float+0xb6>
 800b294:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b298:	ea59 0303 	orrs.w	r3, r9, r3
 800b29c:	d102      	bne.n	800b2a4 <_printf_float+0x28c>
 800b29e:	6823      	ldr	r3, [r4, #0]
 800b2a0:	07d9      	lsls	r1, r3, #31
 800b2a2:	d5d7      	bpl.n	800b254 <_printf_float+0x23c>
 800b2a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2a8:	4631      	mov	r1, r6
 800b2aa:	4628      	mov	r0, r5
 800b2ac:	47b8      	blx	r7
 800b2ae:	3001      	adds	r0, #1
 800b2b0:	f43f af0d 	beq.w	800b0ce <_printf_float+0xb6>
 800b2b4:	f04f 0a00 	mov.w	sl, #0
 800b2b8:	f104 0b1a 	add.w	fp, r4, #26
 800b2bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2be:	425b      	negs	r3, r3
 800b2c0:	4553      	cmp	r3, sl
 800b2c2:	dc01      	bgt.n	800b2c8 <_printf_float+0x2b0>
 800b2c4:	464b      	mov	r3, r9
 800b2c6:	e793      	b.n	800b1f0 <_printf_float+0x1d8>
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	465a      	mov	r2, fp
 800b2cc:	4631      	mov	r1, r6
 800b2ce:	4628      	mov	r0, r5
 800b2d0:	47b8      	blx	r7
 800b2d2:	3001      	adds	r0, #1
 800b2d4:	f43f aefb 	beq.w	800b0ce <_printf_float+0xb6>
 800b2d8:	f10a 0a01 	add.w	sl, sl, #1
 800b2dc:	e7ee      	b.n	800b2bc <_printf_float+0x2a4>
 800b2de:	bf00      	nop
 800b2e0:	7fefffff 	.word	0x7fefffff
 800b2e4:	0800eb50 	.word	0x0800eb50
 800b2e8:	0800eb4c 	.word	0x0800eb4c
 800b2ec:	0800eb58 	.word	0x0800eb58
 800b2f0:	0800eb54 	.word	0x0800eb54
 800b2f4:	0800eb5c 	.word	0x0800eb5c
 800b2f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b2fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b2fe:	4553      	cmp	r3, sl
 800b300:	bfa8      	it	ge
 800b302:	4653      	movge	r3, sl
 800b304:	2b00      	cmp	r3, #0
 800b306:	4699      	mov	r9, r3
 800b308:	dc36      	bgt.n	800b378 <_printf_float+0x360>
 800b30a:	f04f 0b00 	mov.w	fp, #0
 800b30e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b312:	f104 021a 	add.w	r2, r4, #26
 800b316:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b318:	9306      	str	r3, [sp, #24]
 800b31a:	eba3 0309 	sub.w	r3, r3, r9
 800b31e:	455b      	cmp	r3, fp
 800b320:	dc31      	bgt.n	800b386 <_printf_float+0x36e>
 800b322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b324:	459a      	cmp	sl, r3
 800b326:	dc3a      	bgt.n	800b39e <_printf_float+0x386>
 800b328:	6823      	ldr	r3, [r4, #0]
 800b32a:	07da      	lsls	r2, r3, #31
 800b32c:	d437      	bmi.n	800b39e <_printf_float+0x386>
 800b32e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b330:	ebaa 0903 	sub.w	r9, sl, r3
 800b334:	9b06      	ldr	r3, [sp, #24]
 800b336:	ebaa 0303 	sub.w	r3, sl, r3
 800b33a:	4599      	cmp	r9, r3
 800b33c:	bfa8      	it	ge
 800b33e:	4699      	movge	r9, r3
 800b340:	f1b9 0f00 	cmp.w	r9, #0
 800b344:	dc33      	bgt.n	800b3ae <_printf_float+0x396>
 800b346:	f04f 0800 	mov.w	r8, #0
 800b34a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b34e:	f104 0b1a 	add.w	fp, r4, #26
 800b352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b354:	ebaa 0303 	sub.w	r3, sl, r3
 800b358:	eba3 0309 	sub.w	r3, r3, r9
 800b35c:	4543      	cmp	r3, r8
 800b35e:	f77f af79 	ble.w	800b254 <_printf_float+0x23c>
 800b362:	2301      	movs	r3, #1
 800b364:	465a      	mov	r2, fp
 800b366:	4631      	mov	r1, r6
 800b368:	4628      	mov	r0, r5
 800b36a:	47b8      	blx	r7
 800b36c:	3001      	adds	r0, #1
 800b36e:	f43f aeae 	beq.w	800b0ce <_printf_float+0xb6>
 800b372:	f108 0801 	add.w	r8, r8, #1
 800b376:	e7ec      	b.n	800b352 <_printf_float+0x33a>
 800b378:	4642      	mov	r2, r8
 800b37a:	4631      	mov	r1, r6
 800b37c:	4628      	mov	r0, r5
 800b37e:	47b8      	blx	r7
 800b380:	3001      	adds	r0, #1
 800b382:	d1c2      	bne.n	800b30a <_printf_float+0x2f2>
 800b384:	e6a3      	b.n	800b0ce <_printf_float+0xb6>
 800b386:	2301      	movs	r3, #1
 800b388:	4631      	mov	r1, r6
 800b38a:	4628      	mov	r0, r5
 800b38c:	9206      	str	r2, [sp, #24]
 800b38e:	47b8      	blx	r7
 800b390:	3001      	adds	r0, #1
 800b392:	f43f ae9c 	beq.w	800b0ce <_printf_float+0xb6>
 800b396:	9a06      	ldr	r2, [sp, #24]
 800b398:	f10b 0b01 	add.w	fp, fp, #1
 800b39c:	e7bb      	b.n	800b316 <_printf_float+0x2fe>
 800b39e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3a2:	4631      	mov	r1, r6
 800b3a4:	4628      	mov	r0, r5
 800b3a6:	47b8      	blx	r7
 800b3a8:	3001      	adds	r0, #1
 800b3aa:	d1c0      	bne.n	800b32e <_printf_float+0x316>
 800b3ac:	e68f      	b.n	800b0ce <_printf_float+0xb6>
 800b3ae:	9a06      	ldr	r2, [sp, #24]
 800b3b0:	464b      	mov	r3, r9
 800b3b2:	4442      	add	r2, r8
 800b3b4:	4631      	mov	r1, r6
 800b3b6:	4628      	mov	r0, r5
 800b3b8:	47b8      	blx	r7
 800b3ba:	3001      	adds	r0, #1
 800b3bc:	d1c3      	bne.n	800b346 <_printf_float+0x32e>
 800b3be:	e686      	b.n	800b0ce <_printf_float+0xb6>
 800b3c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b3c4:	f1ba 0f01 	cmp.w	sl, #1
 800b3c8:	dc01      	bgt.n	800b3ce <_printf_float+0x3b6>
 800b3ca:	07db      	lsls	r3, r3, #31
 800b3cc:	d536      	bpl.n	800b43c <_printf_float+0x424>
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	4642      	mov	r2, r8
 800b3d2:	4631      	mov	r1, r6
 800b3d4:	4628      	mov	r0, r5
 800b3d6:	47b8      	blx	r7
 800b3d8:	3001      	adds	r0, #1
 800b3da:	f43f ae78 	beq.w	800b0ce <_printf_float+0xb6>
 800b3de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3e2:	4631      	mov	r1, r6
 800b3e4:	4628      	mov	r0, r5
 800b3e6:	47b8      	blx	r7
 800b3e8:	3001      	adds	r0, #1
 800b3ea:	f43f ae70 	beq.w	800b0ce <_printf_float+0xb6>
 800b3ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b3fa:	f7f5 fb85 	bl	8000b08 <__aeabi_dcmpeq>
 800b3fe:	b9c0      	cbnz	r0, 800b432 <_printf_float+0x41a>
 800b400:	4653      	mov	r3, sl
 800b402:	f108 0201 	add.w	r2, r8, #1
 800b406:	4631      	mov	r1, r6
 800b408:	4628      	mov	r0, r5
 800b40a:	47b8      	blx	r7
 800b40c:	3001      	adds	r0, #1
 800b40e:	d10c      	bne.n	800b42a <_printf_float+0x412>
 800b410:	e65d      	b.n	800b0ce <_printf_float+0xb6>
 800b412:	2301      	movs	r3, #1
 800b414:	465a      	mov	r2, fp
 800b416:	4631      	mov	r1, r6
 800b418:	4628      	mov	r0, r5
 800b41a:	47b8      	blx	r7
 800b41c:	3001      	adds	r0, #1
 800b41e:	f43f ae56 	beq.w	800b0ce <_printf_float+0xb6>
 800b422:	f108 0801 	add.w	r8, r8, #1
 800b426:	45d0      	cmp	r8, sl
 800b428:	dbf3      	blt.n	800b412 <_printf_float+0x3fa>
 800b42a:	464b      	mov	r3, r9
 800b42c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b430:	e6df      	b.n	800b1f2 <_printf_float+0x1da>
 800b432:	f04f 0800 	mov.w	r8, #0
 800b436:	f104 0b1a 	add.w	fp, r4, #26
 800b43a:	e7f4      	b.n	800b426 <_printf_float+0x40e>
 800b43c:	2301      	movs	r3, #1
 800b43e:	4642      	mov	r2, r8
 800b440:	e7e1      	b.n	800b406 <_printf_float+0x3ee>
 800b442:	2301      	movs	r3, #1
 800b444:	464a      	mov	r2, r9
 800b446:	4631      	mov	r1, r6
 800b448:	4628      	mov	r0, r5
 800b44a:	47b8      	blx	r7
 800b44c:	3001      	adds	r0, #1
 800b44e:	f43f ae3e 	beq.w	800b0ce <_printf_float+0xb6>
 800b452:	f108 0801 	add.w	r8, r8, #1
 800b456:	68e3      	ldr	r3, [r4, #12]
 800b458:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b45a:	1a5b      	subs	r3, r3, r1
 800b45c:	4543      	cmp	r3, r8
 800b45e:	dcf0      	bgt.n	800b442 <_printf_float+0x42a>
 800b460:	e6fc      	b.n	800b25c <_printf_float+0x244>
 800b462:	f04f 0800 	mov.w	r8, #0
 800b466:	f104 0919 	add.w	r9, r4, #25
 800b46a:	e7f4      	b.n	800b456 <_printf_float+0x43e>

0800b46c <_printf_common>:
 800b46c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b470:	4616      	mov	r6, r2
 800b472:	4698      	mov	r8, r3
 800b474:	688a      	ldr	r2, [r1, #8]
 800b476:	690b      	ldr	r3, [r1, #16]
 800b478:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b47c:	4293      	cmp	r3, r2
 800b47e:	bfb8      	it	lt
 800b480:	4613      	movlt	r3, r2
 800b482:	6033      	str	r3, [r6, #0]
 800b484:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b488:	4607      	mov	r7, r0
 800b48a:	460c      	mov	r4, r1
 800b48c:	b10a      	cbz	r2, 800b492 <_printf_common+0x26>
 800b48e:	3301      	adds	r3, #1
 800b490:	6033      	str	r3, [r6, #0]
 800b492:	6823      	ldr	r3, [r4, #0]
 800b494:	0699      	lsls	r1, r3, #26
 800b496:	bf42      	ittt	mi
 800b498:	6833      	ldrmi	r3, [r6, #0]
 800b49a:	3302      	addmi	r3, #2
 800b49c:	6033      	strmi	r3, [r6, #0]
 800b49e:	6825      	ldr	r5, [r4, #0]
 800b4a0:	f015 0506 	ands.w	r5, r5, #6
 800b4a4:	d106      	bne.n	800b4b4 <_printf_common+0x48>
 800b4a6:	f104 0a19 	add.w	sl, r4, #25
 800b4aa:	68e3      	ldr	r3, [r4, #12]
 800b4ac:	6832      	ldr	r2, [r6, #0]
 800b4ae:	1a9b      	subs	r3, r3, r2
 800b4b0:	42ab      	cmp	r3, r5
 800b4b2:	dc26      	bgt.n	800b502 <_printf_common+0x96>
 800b4b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b4b8:	6822      	ldr	r2, [r4, #0]
 800b4ba:	3b00      	subs	r3, #0
 800b4bc:	bf18      	it	ne
 800b4be:	2301      	movne	r3, #1
 800b4c0:	0692      	lsls	r2, r2, #26
 800b4c2:	d42b      	bmi.n	800b51c <_printf_common+0xb0>
 800b4c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b4c8:	4641      	mov	r1, r8
 800b4ca:	4638      	mov	r0, r7
 800b4cc:	47c8      	blx	r9
 800b4ce:	3001      	adds	r0, #1
 800b4d0:	d01e      	beq.n	800b510 <_printf_common+0xa4>
 800b4d2:	6823      	ldr	r3, [r4, #0]
 800b4d4:	6922      	ldr	r2, [r4, #16]
 800b4d6:	f003 0306 	and.w	r3, r3, #6
 800b4da:	2b04      	cmp	r3, #4
 800b4dc:	bf02      	ittt	eq
 800b4de:	68e5      	ldreq	r5, [r4, #12]
 800b4e0:	6833      	ldreq	r3, [r6, #0]
 800b4e2:	1aed      	subeq	r5, r5, r3
 800b4e4:	68a3      	ldr	r3, [r4, #8]
 800b4e6:	bf0c      	ite	eq
 800b4e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b4ec:	2500      	movne	r5, #0
 800b4ee:	4293      	cmp	r3, r2
 800b4f0:	bfc4      	itt	gt
 800b4f2:	1a9b      	subgt	r3, r3, r2
 800b4f4:	18ed      	addgt	r5, r5, r3
 800b4f6:	2600      	movs	r6, #0
 800b4f8:	341a      	adds	r4, #26
 800b4fa:	42b5      	cmp	r5, r6
 800b4fc:	d11a      	bne.n	800b534 <_printf_common+0xc8>
 800b4fe:	2000      	movs	r0, #0
 800b500:	e008      	b.n	800b514 <_printf_common+0xa8>
 800b502:	2301      	movs	r3, #1
 800b504:	4652      	mov	r2, sl
 800b506:	4641      	mov	r1, r8
 800b508:	4638      	mov	r0, r7
 800b50a:	47c8      	blx	r9
 800b50c:	3001      	adds	r0, #1
 800b50e:	d103      	bne.n	800b518 <_printf_common+0xac>
 800b510:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b518:	3501      	adds	r5, #1
 800b51a:	e7c6      	b.n	800b4aa <_printf_common+0x3e>
 800b51c:	18e1      	adds	r1, r4, r3
 800b51e:	1c5a      	adds	r2, r3, #1
 800b520:	2030      	movs	r0, #48	@ 0x30
 800b522:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b526:	4422      	add	r2, r4
 800b528:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b52c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b530:	3302      	adds	r3, #2
 800b532:	e7c7      	b.n	800b4c4 <_printf_common+0x58>
 800b534:	2301      	movs	r3, #1
 800b536:	4622      	mov	r2, r4
 800b538:	4641      	mov	r1, r8
 800b53a:	4638      	mov	r0, r7
 800b53c:	47c8      	blx	r9
 800b53e:	3001      	adds	r0, #1
 800b540:	d0e6      	beq.n	800b510 <_printf_common+0xa4>
 800b542:	3601      	adds	r6, #1
 800b544:	e7d9      	b.n	800b4fa <_printf_common+0x8e>
	...

0800b548 <_printf_i>:
 800b548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b54c:	7e0f      	ldrb	r7, [r1, #24]
 800b54e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b550:	2f78      	cmp	r7, #120	@ 0x78
 800b552:	4691      	mov	r9, r2
 800b554:	4680      	mov	r8, r0
 800b556:	460c      	mov	r4, r1
 800b558:	469a      	mov	sl, r3
 800b55a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b55e:	d807      	bhi.n	800b570 <_printf_i+0x28>
 800b560:	2f62      	cmp	r7, #98	@ 0x62
 800b562:	d80a      	bhi.n	800b57a <_printf_i+0x32>
 800b564:	2f00      	cmp	r7, #0
 800b566:	f000 80d1 	beq.w	800b70c <_printf_i+0x1c4>
 800b56a:	2f58      	cmp	r7, #88	@ 0x58
 800b56c:	f000 80b8 	beq.w	800b6e0 <_printf_i+0x198>
 800b570:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b574:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b578:	e03a      	b.n	800b5f0 <_printf_i+0xa8>
 800b57a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b57e:	2b15      	cmp	r3, #21
 800b580:	d8f6      	bhi.n	800b570 <_printf_i+0x28>
 800b582:	a101      	add	r1, pc, #4	@ (adr r1, 800b588 <_printf_i+0x40>)
 800b584:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b588:	0800b5e1 	.word	0x0800b5e1
 800b58c:	0800b5f5 	.word	0x0800b5f5
 800b590:	0800b571 	.word	0x0800b571
 800b594:	0800b571 	.word	0x0800b571
 800b598:	0800b571 	.word	0x0800b571
 800b59c:	0800b571 	.word	0x0800b571
 800b5a0:	0800b5f5 	.word	0x0800b5f5
 800b5a4:	0800b571 	.word	0x0800b571
 800b5a8:	0800b571 	.word	0x0800b571
 800b5ac:	0800b571 	.word	0x0800b571
 800b5b0:	0800b571 	.word	0x0800b571
 800b5b4:	0800b6f3 	.word	0x0800b6f3
 800b5b8:	0800b61f 	.word	0x0800b61f
 800b5bc:	0800b6ad 	.word	0x0800b6ad
 800b5c0:	0800b571 	.word	0x0800b571
 800b5c4:	0800b571 	.word	0x0800b571
 800b5c8:	0800b715 	.word	0x0800b715
 800b5cc:	0800b571 	.word	0x0800b571
 800b5d0:	0800b61f 	.word	0x0800b61f
 800b5d4:	0800b571 	.word	0x0800b571
 800b5d8:	0800b571 	.word	0x0800b571
 800b5dc:	0800b6b5 	.word	0x0800b6b5
 800b5e0:	6833      	ldr	r3, [r6, #0]
 800b5e2:	1d1a      	adds	r2, r3, #4
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	6032      	str	r2, [r6, #0]
 800b5e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b5ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b5f0:	2301      	movs	r3, #1
 800b5f2:	e09c      	b.n	800b72e <_printf_i+0x1e6>
 800b5f4:	6833      	ldr	r3, [r6, #0]
 800b5f6:	6820      	ldr	r0, [r4, #0]
 800b5f8:	1d19      	adds	r1, r3, #4
 800b5fa:	6031      	str	r1, [r6, #0]
 800b5fc:	0606      	lsls	r6, r0, #24
 800b5fe:	d501      	bpl.n	800b604 <_printf_i+0xbc>
 800b600:	681d      	ldr	r5, [r3, #0]
 800b602:	e003      	b.n	800b60c <_printf_i+0xc4>
 800b604:	0645      	lsls	r5, r0, #25
 800b606:	d5fb      	bpl.n	800b600 <_printf_i+0xb8>
 800b608:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b60c:	2d00      	cmp	r5, #0
 800b60e:	da03      	bge.n	800b618 <_printf_i+0xd0>
 800b610:	232d      	movs	r3, #45	@ 0x2d
 800b612:	426d      	negs	r5, r5
 800b614:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b618:	4858      	ldr	r0, [pc, #352]	@ (800b77c <_printf_i+0x234>)
 800b61a:	230a      	movs	r3, #10
 800b61c:	e011      	b.n	800b642 <_printf_i+0xfa>
 800b61e:	6821      	ldr	r1, [r4, #0]
 800b620:	6833      	ldr	r3, [r6, #0]
 800b622:	0608      	lsls	r0, r1, #24
 800b624:	f853 5b04 	ldr.w	r5, [r3], #4
 800b628:	d402      	bmi.n	800b630 <_printf_i+0xe8>
 800b62a:	0649      	lsls	r1, r1, #25
 800b62c:	bf48      	it	mi
 800b62e:	b2ad      	uxthmi	r5, r5
 800b630:	2f6f      	cmp	r7, #111	@ 0x6f
 800b632:	4852      	ldr	r0, [pc, #328]	@ (800b77c <_printf_i+0x234>)
 800b634:	6033      	str	r3, [r6, #0]
 800b636:	bf14      	ite	ne
 800b638:	230a      	movne	r3, #10
 800b63a:	2308      	moveq	r3, #8
 800b63c:	2100      	movs	r1, #0
 800b63e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b642:	6866      	ldr	r6, [r4, #4]
 800b644:	60a6      	str	r6, [r4, #8]
 800b646:	2e00      	cmp	r6, #0
 800b648:	db05      	blt.n	800b656 <_printf_i+0x10e>
 800b64a:	6821      	ldr	r1, [r4, #0]
 800b64c:	432e      	orrs	r6, r5
 800b64e:	f021 0104 	bic.w	r1, r1, #4
 800b652:	6021      	str	r1, [r4, #0]
 800b654:	d04b      	beq.n	800b6ee <_printf_i+0x1a6>
 800b656:	4616      	mov	r6, r2
 800b658:	fbb5 f1f3 	udiv	r1, r5, r3
 800b65c:	fb03 5711 	mls	r7, r3, r1, r5
 800b660:	5dc7      	ldrb	r7, [r0, r7]
 800b662:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b666:	462f      	mov	r7, r5
 800b668:	42bb      	cmp	r3, r7
 800b66a:	460d      	mov	r5, r1
 800b66c:	d9f4      	bls.n	800b658 <_printf_i+0x110>
 800b66e:	2b08      	cmp	r3, #8
 800b670:	d10b      	bne.n	800b68a <_printf_i+0x142>
 800b672:	6823      	ldr	r3, [r4, #0]
 800b674:	07df      	lsls	r7, r3, #31
 800b676:	d508      	bpl.n	800b68a <_printf_i+0x142>
 800b678:	6923      	ldr	r3, [r4, #16]
 800b67a:	6861      	ldr	r1, [r4, #4]
 800b67c:	4299      	cmp	r1, r3
 800b67e:	bfde      	ittt	le
 800b680:	2330      	movle	r3, #48	@ 0x30
 800b682:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b686:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b68a:	1b92      	subs	r2, r2, r6
 800b68c:	6122      	str	r2, [r4, #16]
 800b68e:	f8cd a000 	str.w	sl, [sp]
 800b692:	464b      	mov	r3, r9
 800b694:	aa03      	add	r2, sp, #12
 800b696:	4621      	mov	r1, r4
 800b698:	4640      	mov	r0, r8
 800b69a:	f7ff fee7 	bl	800b46c <_printf_common>
 800b69e:	3001      	adds	r0, #1
 800b6a0:	d14a      	bne.n	800b738 <_printf_i+0x1f0>
 800b6a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b6a6:	b004      	add	sp, #16
 800b6a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6ac:	6823      	ldr	r3, [r4, #0]
 800b6ae:	f043 0320 	orr.w	r3, r3, #32
 800b6b2:	6023      	str	r3, [r4, #0]
 800b6b4:	4832      	ldr	r0, [pc, #200]	@ (800b780 <_printf_i+0x238>)
 800b6b6:	2778      	movs	r7, #120	@ 0x78
 800b6b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b6bc:	6823      	ldr	r3, [r4, #0]
 800b6be:	6831      	ldr	r1, [r6, #0]
 800b6c0:	061f      	lsls	r7, r3, #24
 800b6c2:	f851 5b04 	ldr.w	r5, [r1], #4
 800b6c6:	d402      	bmi.n	800b6ce <_printf_i+0x186>
 800b6c8:	065f      	lsls	r7, r3, #25
 800b6ca:	bf48      	it	mi
 800b6cc:	b2ad      	uxthmi	r5, r5
 800b6ce:	6031      	str	r1, [r6, #0]
 800b6d0:	07d9      	lsls	r1, r3, #31
 800b6d2:	bf44      	itt	mi
 800b6d4:	f043 0320 	orrmi.w	r3, r3, #32
 800b6d8:	6023      	strmi	r3, [r4, #0]
 800b6da:	b11d      	cbz	r5, 800b6e4 <_printf_i+0x19c>
 800b6dc:	2310      	movs	r3, #16
 800b6de:	e7ad      	b.n	800b63c <_printf_i+0xf4>
 800b6e0:	4826      	ldr	r0, [pc, #152]	@ (800b77c <_printf_i+0x234>)
 800b6e2:	e7e9      	b.n	800b6b8 <_printf_i+0x170>
 800b6e4:	6823      	ldr	r3, [r4, #0]
 800b6e6:	f023 0320 	bic.w	r3, r3, #32
 800b6ea:	6023      	str	r3, [r4, #0]
 800b6ec:	e7f6      	b.n	800b6dc <_printf_i+0x194>
 800b6ee:	4616      	mov	r6, r2
 800b6f0:	e7bd      	b.n	800b66e <_printf_i+0x126>
 800b6f2:	6833      	ldr	r3, [r6, #0]
 800b6f4:	6825      	ldr	r5, [r4, #0]
 800b6f6:	6961      	ldr	r1, [r4, #20]
 800b6f8:	1d18      	adds	r0, r3, #4
 800b6fa:	6030      	str	r0, [r6, #0]
 800b6fc:	062e      	lsls	r6, r5, #24
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	d501      	bpl.n	800b706 <_printf_i+0x1be>
 800b702:	6019      	str	r1, [r3, #0]
 800b704:	e002      	b.n	800b70c <_printf_i+0x1c4>
 800b706:	0668      	lsls	r0, r5, #25
 800b708:	d5fb      	bpl.n	800b702 <_printf_i+0x1ba>
 800b70a:	8019      	strh	r1, [r3, #0]
 800b70c:	2300      	movs	r3, #0
 800b70e:	6123      	str	r3, [r4, #16]
 800b710:	4616      	mov	r6, r2
 800b712:	e7bc      	b.n	800b68e <_printf_i+0x146>
 800b714:	6833      	ldr	r3, [r6, #0]
 800b716:	1d1a      	adds	r2, r3, #4
 800b718:	6032      	str	r2, [r6, #0]
 800b71a:	681e      	ldr	r6, [r3, #0]
 800b71c:	6862      	ldr	r2, [r4, #4]
 800b71e:	2100      	movs	r1, #0
 800b720:	4630      	mov	r0, r6
 800b722:	f7f4 fd75 	bl	8000210 <memchr>
 800b726:	b108      	cbz	r0, 800b72c <_printf_i+0x1e4>
 800b728:	1b80      	subs	r0, r0, r6
 800b72a:	6060      	str	r0, [r4, #4]
 800b72c:	6863      	ldr	r3, [r4, #4]
 800b72e:	6123      	str	r3, [r4, #16]
 800b730:	2300      	movs	r3, #0
 800b732:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b736:	e7aa      	b.n	800b68e <_printf_i+0x146>
 800b738:	6923      	ldr	r3, [r4, #16]
 800b73a:	4632      	mov	r2, r6
 800b73c:	4649      	mov	r1, r9
 800b73e:	4640      	mov	r0, r8
 800b740:	47d0      	blx	sl
 800b742:	3001      	adds	r0, #1
 800b744:	d0ad      	beq.n	800b6a2 <_printf_i+0x15a>
 800b746:	6823      	ldr	r3, [r4, #0]
 800b748:	079b      	lsls	r3, r3, #30
 800b74a:	d413      	bmi.n	800b774 <_printf_i+0x22c>
 800b74c:	68e0      	ldr	r0, [r4, #12]
 800b74e:	9b03      	ldr	r3, [sp, #12]
 800b750:	4298      	cmp	r0, r3
 800b752:	bfb8      	it	lt
 800b754:	4618      	movlt	r0, r3
 800b756:	e7a6      	b.n	800b6a6 <_printf_i+0x15e>
 800b758:	2301      	movs	r3, #1
 800b75a:	4632      	mov	r2, r6
 800b75c:	4649      	mov	r1, r9
 800b75e:	4640      	mov	r0, r8
 800b760:	47d0      	blx	sl
 800b762:	3001      	adds	r0, #1
 800b764:	d09d      	beq.n	800b6a2 <_printf_i+0x15a>
 800b766:	3501      	adds	r5, #1
 800b768:	68e3      	ldr	r3, [r4, #12]
 800b76a:	9903      	ldr	r1, [sp, #12]
 800b76c:	1a5b      	subs	r3, r3, r1
 800b76e:	42ab      	cmp	r3, r5
 800b770:	dcf2      	bgt.n	800b758 <_printf_i+0x210>
 800b772:	e7eb      	b.n	800b74c <_printf_i+0x204>
 800b774:	2500      	movs	r5, #0
 800b776:	f104 0619 	add.w	r6, r4, #25
 800b77a:	e7f5      	b.n	800b768 <_printf_i+0x220>
 800b77c:	0800eb5e 	.word	0x0800eb5e
 800b780:	0800eb6f 	.word	0x0800eb6f

0800b784 <std>:
 800b784:	2300      	movs	r3, #0
 800b786:	b510      	push	{r4, lr}
 800b788:	4604      	mov	r4, r0
 800b78a:	e9c0 3300 	strd	r3, r3, [r0]
 800b78e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b792:	6083      	str	r3, [r0, #8]
 800b794:	8181      	strh	r1, [r0, #12]
 800b796:	6643      	str	r3, [r0, #100]	@ 0x64
 800b798:	81c2      	strh	r2, [r0, #14]
 800b79a:	6183      	str	r3, [r0, #24]
 800b79c:	4619      	mov	r1, r3
 800b79e:	2208      	movs	r2, #8
 800b7a0:	305c      	adds	r0, #92	@ 0x5c
 800b7a2:	f000 fa2f 	bl	800bc04 <memset>
 800b7a6:	4b0d      	ldr	r3, [pc, #52]	@ (800b7dc <std+0x58>)
 800b7a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800b7aa:	4b0d      	ldr	r3, [pc, #52]	@ (800b7e0 <std+0x5c>)
 800b7ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b7ae:	4b0d      	ldr	r3, [pc, #52]	@ (800b7e4 <std+0x60>)
 800b7b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b7b2:	4b0d      	ldr	r3, [pc, #52]	@ (800b7e8 <std+0x64>)
 800b7b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800b7b6:	4b0d      	ldr	r3, [pc, #52]	@ (800b7ec <std+0x68>)
 800b7b8:	6224      	str	r4, [r4, #32]
 800b7ba:	429c      	cmp	r4, r3
 800b7bc:	d006      	beq.n	800b7cc <std+0x48>
 800b7be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b7c2:	4294      	cmp	r4, r2
 800b7c4:	d002      	beq.n	800b7cc <std+0x48>
 800b7c6:	33d0      	adds	r3, #208	@ 0xd0
 800b7c8:	429c      	cmp	r4, r3
 800b7ca:	d105      	bne.n	800b7d8 <std+0x54>
 800b7cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b7d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7d4:	f000 baf0 	b.w	800bdb8 <__retarget_lock_init_recursive>
 800b7d8:	bd10      	pop	{r4, pc}
 800b7da:	bf00      	nop
 800b7dc:	0800ba55 	.word	0x0800ba55
 800b7e0:	0800ba77 	.word	0x0800ba77
 800b7e4:	0800baaf 	.word	0x0800baaf
 800b7e8:	0800bad3 	.word	0x0800bad3
 800b7ec:	20005f04 	.word	0x20005f04

0800b7f0 <stdio_exit_handler>:
 800b7f0:	4a02      	ldr	r2, [pc, #8]	@ (800b7fc <stdio_exit_handler+0xc>)
 800b7f2:	4903      	ldr	r1, [pc, #12]	@ (800b800 <stdio_exit_handler+0x10>)
 800b7f4:	4803      	ldr	r0, [pc, #12]	@ (800b804 <stdio_exit_handler+0x14>)
 800b7f6:	f000 b869 	b.w	800b8cc <_fwalk_sglue>
 800b7fa:	bf00      	nop
 800b7fc:	20000010 	.word	0x20000010
 800b800:	0800d9c1 	.word	0x0800d9c1
 800b804:	20000020 	.word	0x20000020

0800b808 <cleanup_stdio>:
 800b808:	6841      	ldr	r1, [r0, #4]
 800b80a:	4b0c      	ldr	r3, [pc, #48]	@ (800b83c <cleanup_stdio+0x34>)
 800b80c:	4299      	cmp	r1, r3
 800b80e:	b510      	push	{r4, lr}
 800b810:	4604      	mov	r4, r0
 800b812:	d001      	beq.n	800b818 <cleanup_stdio+0x10>
 800b814:	f002 f8d4 	bl	800d9c0 <_fflush_r>
 800b818:	68a1      	ldr	r1, [r4, #8]
 800b81a:	4b09      	ldr	r3, [pc, #36]	@ (800b840 <cleanup_stdio+0x38>)
 800b81c:	4299      	cmp	r1, r3
 800b81e:	d002      	beq.n	800b826 <cleanup_stdio+0x1e>
 800b820:	4620      	mov	r0, r4
 800b822:	f002 f8cd 	bl	800d9c0 <_fflush_r>
 800b826:	68e1      	ldr	r1, [r4, #12]
 800b828:	4b06      	ldr	r3, [pc, #24]	@ (800b844 <cleanup_stdio+0x3c>)
 800b82a:	4299      	cmp	r1, r3
 800b82c:	d004      	beq.n	800b838 <cleanup_stdio+0x30>
 800b82e:	4620      	mov	r0, r4
 800b830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b834:	f002 b8c4 	b.w	800d9c0 <_fflush_r>
 800b838:	bd10      	pop	{r4, pc}
 800b83a:	bf00      	nop
 800b83c:	20005f04 	.word	0x20005f04
 800b840:	20005f6c 	.word	0x20005f6c
 800b844:	20005fd4 	.word	0x20005fd4

0800b848 <global_stdio_init.part.0>:
 800b848:	b510      	push	{r4, lr}
 800b84a:	4b0b      	ldr	r3, [pc, #44]	@ (800b878 <global_stdio_init.part.0+0x30>)
 800b84c:	4c0b      	ldr	r4, [pc, #44]	@ (800b87c <global_stdio_init.part.0+0x34>)
 800b84e:	4a0c      	ldr	r2, [pc, #48]	@ (800b880 <global_stdio_init.part.0+0x38>)
 800b850:	601a      	str	r2, [r3, #0]
 800b852:	4620      	mov	r0, r4
 800b854:	2200      	movs	r2, #0
 800b856:	2104      	movs	r1, #4
 800b858:	f7ff ff94 	bl	800b784 <std>
 800b85c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b860:	2201      	movs	r2, #1
 800b862:	2109      	movs	r1, #9
 800b864:	f7ff ff8e 	bl	800b784 <std>
 800b868:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b86c:	2202      	movs	r2, #2
 800b86e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b872:	2112      	movs	r1, #18
 800b874:	f7ff bf86 	b.w	800b784 <std>
 800b878:	2000603c 	.word	0x2000603c
 800b87c:	20005f04 	.word	0x20005f04
 800b880:	0800b7f1 	.word	0x0800b7f1

0800b884 <__sfp_lock_acquire>:
 800b884:	4801      	ldr	r0, [pc, #4]	@ (800b88c <__sfp_lock_acquire+0x8>)
 800b886:	f000 ba98 	b.w	800bdba <__retarget_lock_acquire_recursive>
 800b88a:	bf00      	nop
 800b88c:	20006045 	.word	0x20006045

0800b890 <__sfp_lock_release>:
 800b890:	4801      	ldr	r0, [pc, #4]	@ (800b898 <__sfp_lock_release+0x8>)
 800b892:	f000 ba93 	b.w	800bdbc <__retarget_lock_release_recursive>
 800b896:	bf00      	nop
 800b898:	20006045 	.word	0x20006045

0800b89c <__sinit>:
 800b89c:	b510      	push	{r4, lr}
 800b89e:	4604      	mov	r4, r0
 800b8a0:	f7ff fff0 	bl	800b884 <__sfp_lock_acquire>
 800b8a4:	6a23      	ldr	r3, [r4, #32]
 800b8a6:	b11b      	cbz	r3, 800b8b0 <__sinit+0x14>
 800b8a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8ac:	f7ff bff0 	b.w	800b890 <__sfp_lock_release>
 800b8b0:	4b04      	ldr	r3, [pc, #16]	@ (800b8c4 <__sinit+0x28>)
 800b8b2:	6223      	str	r3, [r4, #32]
 800b8b4:	4b04      	ldr	r3, [pc, #16]	@ (800b8c8 <__sinit+0x2c>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d1f5      	bne.n	800b8a8 <__sinit+0xc>
 800b8bc:	f7ff ffc4 	bl	800b848 <global_stdio_init.part.0>
 800b8c0:	e7f2      	b.n	800b8a8 <__sinit+0xc>
 800b8c2:	bf00      	nop
 800b8c4:	0800b809 	.word	0x0800b809
 800b8c8:	2000603c 	.word	0x2000603c

0800b8cc <_fwalk_sglue>:
 800b8cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8d0:	4607      	mov	r7, r0
 800b8d2:	4688      	mov	r8, r1
 800b8d4:	4614      	mov	r4, r2
 800b8d6:	2600      	movs	r6, #0
 800b8d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b8dc:	f1b9 0901 	subs.w	r9, r9, #1
 800b8e0:	d505      	bpl.n	800b8ee <_fwalk_sglue+0x22>
 800b8e2:	6824      	ldr	r4, [r4, #0]
 800b8e4:	2c00      	cmp	r4, #0
 800b8e6:	d1f7      	bne.n	800b8d8 <_fwalk_sglue+0xc>
 800b8e8:	4630      	mov	r0, r6
 800b8ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8ee:	89ab      	ldrh	r3, [r5, #12]
 800b8f0:	2b01      	cmp	r3, #1
 800b8f2:	d907      	bls.n	800b904 <_fwalk_sglue+0x38>
 800b8f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b8f8:	3301      	adds	r3, #1
 800b8fa:	d003      	beq.n	800b904 <_fwalk_sglue+0x38>
 800b8fc:	4629      	mov	r1, r5
 800b8fe:	4638      	mov	r0, r7
 800b900:	47c0      	blx	r8
 800b902:	4306      	orrs	r6, r0
 800b904:	3568      	adds	r5, #104	@ 0x68
 800b906:	e7e9      	b.n	800b8dc <_fwalk_sglue+0x10>

0800b908 <iprintf>:
 800b908:	b40f      	push	{r0, r1, r2, r3}
 800b90a:	b507      	push	{r0, r1, r2, lr}
 800b90c:	4906      	ldr	r1, [pc, #24]	@ (800b928 <iprintf+0x20>)
 800b90e:	ab04      	add	r3, sp, #16
 800b910:	6808      	ldr	r0, [r1, #0]
 800b912:	f853 2b04 	ldr.w	r2, [r3], #4
 800b916:	6881      	ldr	r1, [r0, #8]
 800b918:	9301      	str	r3, [sp, #4]
 800b91a:	f001 feb5 	bl	800d688 <_vfiprintf_r>
 800b91e:	b003      	add	sp, #12
 800b920:	f85d eb04 	ldr.w	lr, [sp], #4
 800b924:	b004      	add	sp, #16
 800b926:	4770      	bx	lr
 800b928:	2000001c 	.word	0x2000001c

0800b92c <_puts_r>:
 800b92c:	6a03      	ldr	r3, [r0, #32]
 800b92e:	b570      	push	{r4, r5, r6, lr}
 800b930:	6884      	ldr	r4, [r0, #8]
 800b932:	4605      	mov	r5, r0
 800b934:	460e      	mov	r6, r1
 800b936:	b90b      	cbnz	r3, 800b93c <_puts_r+0x10>
 800b938:	f7ff ffb0 	bl	800b89c <__sinit>
 800b93c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b93e:	07db      	lsls	r3, r3, #31
 800b940:	d405      	bmi.n	800b94e <_puts_r+0x22>
 800b942:	89a3      	ldrh	r3, [r4, #12]
 800b944:	0598      	lsls	r0, r3, #22
 800b946:	d402      	bmi.n	800b94e <_puts_r+0x22>
 800b948:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b94a:	f000 fa36 	bl	800bdba <__retarget_lock_acquire_recursive>
 800b94e:	89a3      	ldrh	r3, [r4, #12]
 800b950:	0719      	lsls	r1, r3, #28
 800b952:	d502      	bpl.n	800b95a <_puts_r+0x2e>
 800b954:	6923      	ldr	r3, [r4, #16]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d135      	bne.n	800b9c6 <_puts_r+0x9a>
 800b95a:	4621      	mov	r1, r4
 800b95c:	4628      	mov	r0, r5
 800b95e:	f000 f8fb 	bl	800bb58 <__swsetup_r>
 800b962:	b380      	cbz	r0, 800b9c6 <_puts_r+0x9a>
 800b964:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800b968:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b96a:	07da      	lsls	r2, r3, #31
 800b96c:	d405      	bmi.n	800b97a <_puts_r+0x4e>
 800b96e:	89a3      	ldrh	r3, [r4, #12]
 800b970:	059b      	lsls	r3, r3, #22
 800b972:	d402      	bmi.n	800b97a <_puts_r+0x4e>
 800b974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b976:	f000 fa21 	bl	800bdbc <__retarget_lock_release_recursive>
 800b97a:	4628      	mov	r0, r5
 800b97c:	bd70      	pop	{r4, r5, r6, pc}
 800b97e:	2b00      	cmp	r3, #0
 800b980:	da04      	bge.n	800b98c <_puts_r+0x60>
 800b982:	69a2      	ldr	r2, [r4, #24]
 800b984:	429a      	cmp	r2, r3
 800b986:	dc17      	bgt.n	800b9b8 <_puts_r+0x8c>
 800b988:	290a      	cmp	r1, #10
 800b98a:	d015      	beq.n	800b9b8 <_puts_r+0x8c>
 800b98c:	6823      	ldr	r3, [r4, #0]
 800b98e:	1c5a      	adds	r2, r3, #1
 800b990:	6022      	str	r2, [r4, #0]
 800b992:	7019      	strb	r1, [r3, #0]
 800b994:	68a3      	ldr	r3, [r4, #8]
 800b996:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b99a:	3b01      	subs	r3, #1
 800b99c:	60a3      	str	r3, [r4, #8]
 800b99e:	2900      	cmp	r1, #0
 800b9a0:	d1ed      	bne.n	800b97e <_puts_r+0x52>
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	da11      	bge.n	800b9ca <_puts_r+0x9e>
 800b9a6:	4622      	mov	r2, r4
 800b9a8:	210a      	movs	r1, #10
 800b9aa:	4628      	mov	r0, r5
 800b9ac:	f000 f895 	bl	800bada <__swbuf_r>
 800b9b0:	3001      	adds	r0, #1
 800b9b2:	d0d7      	beq.n	800b964 <_puts_r+0x38>
 800b9b4:	250a      	movs	r5, #10
 800b9b6:	e7d7      	b.n	800b968 <_puts_r+0x3c>
 800b9b8:	4622      	mov	r2, r4
 800b9ba:	4628      	mov	r0, r5
 800b9bc:	f000 f88d 	bl	800bada <__swbuf_r>
 800b9c0:	3001      	adds	r0, #1
 800b9c2:	d1e7      	bne.n	800b994 <_puts_r+0x68>
 800b9c4:	e7ce      	b.n	800b964 <_puts_r+0x38>
 800b9c6:	3e01      	subs	r6, #1
 800b9c8:	e7e4      	b.n	800b994 <_puts_r+0x68>
 800b9ca:	6823      	ldr	r3, [r4, #0]
 800b9cc:	1c5a      	adds	r2, r3, #1
 800b9ce:	6022      	str	r2, [r4, #0]
 800b9d0:	220a      	movs	r2, #10
 800b9d2:	701a      	strb	r2, [r3, #0]
 800b9d4:	e7ee      	b.n	800b9b4 <_puts_r+0x88>
	...

0800b9d8 <puts>:
 800b9d8:	4b02      	ldr	r3, [pc, #8]	@ (800b9e4 <puts+0xc>)
 800b9da:	4601      	mov	r1, r0
 800b9dc:	6818      	ldr	r0, [r3, #0]
 800b9de:	f7ff bfa5 	b.w	800b92c <_puts_r>
 800b9e2:	bf00      	nop
 800b9e4:	2000001c 	.word	0x2000001c

0800b9e8 <sniprintf>:
 800b9e8:	b40c      	push	{r2, r3}
 800b9ea:	b530      	push	{r4, r5, lr}
 800b9ec:	4b18      	ldr	r3, [pc, #96]	@ (800ba50 <sniprintf+0x68>)
 800b9ee:	1e0c      	subs	r4, r1, #0
 800b9f0:	681d      	ldr	r5, [r3, #0]
 800b9f2:	b09d      	sub	sp, #116	@ 0x74
 800b9f4:	da08      	bge.n	800ba08 <sniprintf+0x20>
 800b9f6:	238b      	movs	r3, #139	@ 0x8b
 800b9f8:	602b      	str	r3, [r5, #0]
 800b9fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b9fe:	b01d      	add	sp, #116	@ 0x74
 800ba00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ba04:	b002      	add	sp, #8
 800ba06:	4770      	bx	lr
 800ba08:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ba0c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ba10:	f04f 0300 	mov.w	r3, #0
 800ba14:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ba16:	bf14      	ite	ne
 800ba18:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ba1c:	4623      	moveq	r3, r4
 800ba1e:	9304      	str	r3, [sp, #16]
 800ba20:	9307      	str	r3, [sp, #28]
 800ba22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ba26:	9002      	str	r0, [sp, #8]
 800ba28:	9006      	str	r0, [sp, #24]
 800ba2a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ba2e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ba30:	ab21      	add	r3, sp, #132	@ 0x84
 800ba32:	a902      	add	r1, sp, #8
 800ba34:	4628      	mov	r0, r5
 800ba36:	9301      	str	r3, [sp, #4]
 800ba38:	f001 fd00 	bl	800d43c <_svfiprintf_r>
 800ba3c:	1c43      	adds	r3, r0, #1
 800ba3e:	bfbc      	itt	lt
 800ba40:	238b      	movlt	r3, #139	@ 0x8b
 800ba42:	602b      	strlt	r3, [r5, #0]
 800ba44:	2c00      	cmp	r4, #0
 800ba46:	d0da      	beq.n	800b9fe <sniprintf+0x16>
 800ba48:	9b02      	ldr	r3, [sp, #8]
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	701a      	strb	r2, [r3, #0]
 800ba4e:	e7d6      	b.n	800b9fe <sniprintf+0x16>
 800ba50:	2000001c 	.word	0x2000001c

0800ba54 <__sread>:
 800ba54:	b510      	push	{r4, lr}
 800ba56:	460c      	mov	r4, r1
 800ba58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba5c:	f000 f95e 	bl	800bd1c <_read_r>
 800ba60:	2800      	cmp	r0, #0
 800ba62:	bfab      	itete	ge
 800ba64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ba66:	89a3      	ldrhlt	r3, [r4, #12]
 800ba68:	181b      	addge	r3, r3, r0
 800ba6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ba6e:	bfac      	ite	ge
 800ba70:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ba72:	81a3      	strhlt	r3, [r4, #12]
 800ba74:	bd10      	pop	{r4, pc}

0800ba76 <__swrite>:
 800ba76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba7a:	461f      	mov	r7, r3
 800ba7c:	898b      	ldrh	r3, [r1, #12]
 800ba7e:	05db      	lsls	r3, r3, #23
 800ba80:	4605      	mov	r5, r0
 800ba82:	460c      	mov	r4, r1
 800ba84:	4616      	mov	r6, r2
 800ba86:	d505      	bpl.n	800ba94 <__swrite+0x1e>
 800ba88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba8c:	2302      	movs	r3, #2
 800ba8e:	2200      	movs	r2, #0
 800ba90:	f000 f932 	bl	800bcf8 <_lseek_r>
 800ba94:	89a3      	ldrh	r3, [r4, #12]
 800ba96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ba9e:	81a3      	strh	r3, [r4, #12]
 800baa0:	4632      	mov	r2, r6
 800baa2:	463b      	mov	r3, r7
 800baa4:	4628      	mov	r0, r5
 800baa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800baaa:	f000 b949 	b.w	800bd40 <_write_r>

0800baae <__sseek>:
 800baae:	b510      	push	{r4, lr}
 800bab0:	460c      	mov	r4, r1
 800bab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bab6:	f000 f91f 	bl	800bcf8 <_lseek_r>
 800baba:	1c43      	adds	r3, r0, #1
 800babc:	89a3      	ldrh	r3, [r4, #12]
 800babe:	bf15      	itete	ne
 800bac0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bac2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bac6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800baca:	81a3      	strheq	r3, [r4, #12]
 800bacc:	bf18      	it	ne
 800bace:	81a3      	strhne	r3, [r4, #12]
 800bad0:	bd10      	pop	{r4, pc}

0800bad2 <__sclose>:
 800bad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bad6:	f000 b8a1 	b.w	800bc1c <_close_r>

0800bada <__swbuf_r>:
 800bada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800badc:	460e      	mov	r6, r1
 800bade:	4614      	mov	r4, r2
 800bae0:	4605      	mov	r5, r0
 800bae2:	b118      	cbz	r0, 800baec <__swbuf_r+0x12>
 800bae4:	6a03      	ldr	r3, [r0, #32]
 800bae6:	b90b      	cbnz	r3, 800baec <__swbuf_r+0x12>
 800bae8:	f7ff fed8 	bl	800b89c <__sinit>
 800baec:	69a3      	ldr	r3, [r4, #24]
 800baee:	60a3      	str	r3, [r4, #8]
 800baf0:	89a3      	ldrh	r3, [r4, #12]
 800baf2:	071a      	lsls	r2, r3, #28
 800baf4:	d501      	bpl.n	800bafa <__swbuf_r+0x20>
 800baf6:	6923      	ldr	r3, [r4, #16]
 800baf8:	b943      	cbnz	r3, 800bb0c <__swbuf_r+0x32>
 800bafa:	4621      	mov	r1, r4
 800bafc:	4628      	mov	r0, r5
 800bafe:	f000 f82b 	bl	800bb58 <__swsetup_r>
 800bb02:	b118      	cbz	r0, 800bb0c <__swbuf_r+0x32>
 800bb04:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800bb08:	4638      	mov	r0, r7
 800bb0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb0c:	6823      	ldr	r3, [r4, #0]
 800bb0e:	6922      	ldr	r2, [r4, #16]
 800bb10:	1a98      	subs	r0, r3, r2
 800bb12:	6963      	ldr	r3, [r4, #20]
 800bb14:	b2f6      	uxtb	r6, r6
 800bb16:	4283      	cmp	r3, r0
 800bb18:	4637      	mov	r7, r6
 800bb1a:	dc05      	bgt.n	800bb28 <__swbuf_r+0x4e>
 800bb1c:	4621      	mov	r1, r4
 800bb1e:	4628      	mov	r0, r5
 800bb20:	f001 ff4e 	bl	800d9c0 <_fflush_r>
 800bb24:	2800      	cmp	r0, #0
 800bb26:	d1ed      	bne.n	800bb04 <__swbuf_r+0x2a>
 800bb28:	68a3      	ldr	r3, [r4, #8]
 800bb2a:	3b01      	subs	r3, #1
 800bb2c:	60a3      	str	r3, [r4, #8]
 800bb2e:	6823      	ldr	r3, [r4, #0]
 800bb30:	1c5a      	adds	r2, r3, #1
 800bb32:	6022      	str	r2, [r4, #0]
 800bb34:	701e      	strb	r6, [r3, #0]
 800bb36:	6962      	ldr	r2, [r4, #20]
 800bb38:	1c43      	adds	r3, r0, #1
 800bb3a:	429a      	cmp	r2, r3
 800bb3c:	d004      	beq.n	800bb48 <__swbuf_r+0x6e>
 800bb3e:	89a3      	ldrh	r3, [r4, #12]
 800bb40:	07db      	lsls	r3, r3, #31
 800bb42:	d5e1      	bpl.n	800bb08 <__swbuf_r+0x2e>
 800bb44:	2e0a      	cmp	r6, #10
 800bb46:	d1df      	bne.n	800bb08 <__swbuf_r+0x2e>
 800bb48:	4621      	mov	r1, r4
 800bb4a:	4628      	mov	r0, r5
 800bb4c:	f001 ff38 	bl	800d9c0 <_fflush_r>
 800bb50:	2800      	cmp	r0, #0
 800bb52:	d0d9      	beq.n	800bb08 <__swbuf_r+0x2e>
 800bb54:	e7d6      	b.n	800bb04 <__swbuf_r+0x2a>
	...

0800bb58 <__swsetup_r>:
 800bb58:	b538      	push	{r3, r4, r5, lr}
 800bb5a:	4b29      	ldr	r3, [pc, #164]	@ (800bc00 <__swsetup_r+0xa8>)
 800bb5c:	4605      	mov	r5, r0
 800bb5e:	6818      	ldr	r0, [r3, #0]
 800bb60:	460c      	mov	r4, r1
 800bb62:	b118      	cbz	r0, 800bb6c <__swsetup_r+0x14>
 800bb64:	6a03      	ldr	r3, [r0, #32]
 800bb66:	b90b      	cbnz	r3, 800bb6c <__swsetup_r+0x14>
 800bb68:	f7ff fe98 	bl	800b89c <__sinit>
 800bb6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb70:	0719      	lsls	r1, r3, #28
 800bb72:	d422      	bmi.n	800bbba <__swsetup_r+0x62>
 800bb74:	06da      	lsls	r2, r3, #27
 800bb76:	d407      	bmi.n	800bb88 <__swsetup_r+0x30>
 800bb78:	2209      	movs	r2, #9
 800bb7a:	602a      	str	r2, [r5, #0]
 800bb7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb80:	81a3      	strh	r3, [r4, #12]
 800bb82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb86:	e033      	b.n	800bbf0 <__swsetup_r+0x98>
 800bb88:	0758      	lsls	r0, r3, #29
 800bb8a:	d512      	bpl.n	800bbb2 <__swsetup_r+0x5a>
 800bb8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bb8e:	b141      	cbz	r1, 800bba2 <__swsetup_r+0x4a>
 800bb90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bb94:	4299      	cmp	r1, r3
 800bb96:	d002      	beq.n	800bb9e <__swsetup_r+0x46>
 800bb98:	4628      	mov	r0, r5
 800bb9a:	f000 ff79 	bl	800ca90 <_free_r>
 800bb9e:	2300      	movs	r3, #0
 800bba0:	6363      	str	r3, [r4, #52]	@ 0x34
 800bba2:	89a3      	ldrh	r3, [r4, #12]
 800bba4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bba8:	81a3      	strh	r3, [r4, #12]
 800bbaa:	2300      	movs	r3, #0
 800bbac:	6063      	str	r3, [r4, #4]
 800bbae:	6923      	ldr	r3, [r4, #16]
 800bbb0:	6023      	str	r3, [r4, #0]
 800bbb2:	89a3      	ldrh	r3, [r4, #12]
 800bbb4:	f043 0308 	orr.w	r3, r3, #8
 800bbb8:	81a3      	strh	r3, [r4, #12]
 800bbba:	6923      	ldr	r3, [r4, #16]
 800bbbc:	b94b      	cbnz	r3, 800bbd2 <__swsetup_r+0x7a>
 800bbbe:	89a3      	ldrh	r3, [r4, #12]
 800bbc0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bbc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbc8:	d003      	beq.n	800bbd2 <__swsetup_r+0x7a>
 800bbca:	4621      	mov	r1, r4
 800bbcc:	4628      	mov	r0, r5
 800bbce:	f001 ff45 	bl	800da5c <__smakebuf_r>
 800bbd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbd6:	f013 0201 	ands.w	r2, r3, #1
 800bbda:	d00a      	beq.n	800bbf2 <__swsetup_r+0x9a>
 800bbdc:	2200      	movs	r2, #0
 800bbde:	60a2      	str	r2, [r4, #8]
 800bbe0:	6962      	ldr	r2, [r4, #20]
 800bbe2:	4252      	negs	r2, r2
 800bbe4:	61a2      	str	r2, [r4, #24]
 800bbe6:	6922      	ldr	r2, [r4, #16]
 800bbe8:	b942      	cbnz	r2, 800bbfc <__swsetup_r+0xa4>
 800bbea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bbee:	d1c5      	bne.n	800bb7c <__swsetup_r+0x24>
 800bbf0:	bd38      	pop	{r3, r4, r5, pc}
 800bbf2:	0799      	lsls	r1, r3, #30
 800bbf4:	bf58      	it	pl
 800bbf6:	6962      	ldrpl	r2, [r4, #20]
 800bbf8:	60a2      	str	r2, [r4, #8]
 800bbfa:	e7f4      	b.n	800bbe6 <__swsetup_r+0x8e>
 800bbfc:	2000      	movs	r0, #0
 800bbfe:	e7f7      	b.n	800bbf0 <__swsetup_r+0x98>
 800bc00:	2000001c 	.word	0x2000001c

0800bc04 <memset>:
 800bc04:	4402      	add	r2, r0
 800bc06:	4603      	mov	r3, r0
 800bc08:	4293      	cmp	r3, r2
 800bc0a:	d100      	bne.n	800bc0e <memset+0xa>
 800bc0c:	4770      	bx	lr
 800bc0e:	f803 1b01 	strb.w	r1, [r3], #1
 800bc12:	e7f9      	b.n	800bc08 <memset+0x4>

0800bc14 <_localeconv_r>:
 800bc14:	4800      	ldr	r0, [pc, #0]	@ (800bc18 <_localeconv_r+0x4>)
 800bc16:	4770      	bx	lr
 800bc18:	2000015c 	.word	0x2000015c

0800bc1c <_close_r>:
 800bc1c:	b538      	push	{r3, r4, r5, lr}
 800bc1e:	4d06      	ldr	r5, [pc, #24]	@ (800bc38 <_close_r+0x1c>)
 800bc20:	2300      	movs	r3, #0
 800bc22:	4604      	mov	r4, r0
 800bc24:	4608      	mov	r0, r1
 800bc26:	602b      	str	r3, [r5, #0]
 800bc28:	f7f6 fa26 	bl	8002078 <_close>
 800bc2c:	1c43      	adds	r3, r0, #1
 800bc2e:	d102      	bne.n	800bc36 <_close_r+0x1a>
 800bc30:	682b      	ldr	r3, [r5, #0]
 800bc32:	b103      	cbz	r3, 800bc36 <_close_r+0x1a>
 800bc34:	6023      	str	r3, [r4, #0]
 800bc36:	bd38      	pop	{r3, r4, r5, pc}
 800bc38:	20006040 	.word	0x20006040

0800bc3c <_reclaim_reent>:
 800bc3c:	4b2d      	ldr	r3, [pc, #180]	@ (800bcf4 <_reclaim_reent+0xb8>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4283      	cmp	r3, r0
 800bc42:	b570      	push	{r4, r5, r6, lr}
 800bc44:	4604      	mov	r4, r0
 800bc46:	d053      	beq.n	800bcf0 <_reclaim_reent+0xb4>
 800bc48:	69c3      	ldr	r3, [r0, #28]
 800bc4a:	b31b      	cbz	r3, 800bc94 <_reclaim_reent+0x58>
 800bc4c:	68db      	ldr	r3, [r3, #12]
 800bc4e:	b163      	cbz	r3, 800bc6a <_reclaim_reent+0x2e>
 800bc50:	2500      	movs	r5, #0
 800bc52:	69e3      	ldr	r3, [r4, #28]
 800bc54:	68db      	ldr	r3, [r3, #12]
 800bc56:	5959      	ldr	r1, [r3, r5]
 800bc58:	b9b1      	cbnz	r1, 800bc88 <_reclaim_reent+0x4c>
 800bc5a:	3504      	adds	r5, #4
 800bc5c:	2d80      	cmp	r5, #128	@ 0x80
 800bc5e:	d1f8      	bne.n	800bc52 <_reclaim_reent+0x16>
 800bc60:	69e3      	ldr	r3, [r4, #28]
 800bc62:	4620      	mov	r0, r4
 800bc64:	68d9      	ldr	r1, [r3, #12]
 800bc66:	f000 ff13 	bl	800ca90 <_free_r>
 800bc6a:	69e3      	ldr	r3, [r4, #28]
 800bc6c:	6819      	ldr	r1, [r3, #0]
 800bc6e:	b111      	cbz	r1, 800bc76 <_reclaim_reent+0x3a>
 800bc70:	4620      	mov	r0, r4
 800bc72:	f000 ff0d 	bl	800ca90 <_free_r>
 800bc76:	69e3      	ldr	r3, [r4, #28]
 800bc78:	689d      	ldr	r5, [r3, #8]
 800bc7a:	b15d      	cbz	r5, 800bc94 <_reclaim_reent+0x58>
 800bc7c:	4629      	mov	r1, r5
 800bc7e:	4620      	mov	r0, r4
 800bc80:	682d      	ldr	r5, [r5, #0]
 800bc82:	f000 ff05 	bl	800ca90 <_free_r>
 800bc86:	e7f8      	b.n	800bc7a <_reclaim_reent+0x3e>
 800bc88:	680e      	ldr	r6, [r1, #0]
 800bc8a:	4620      	mov	r0, r4
 800bc8c:	f000 ff00 	bl	800ca90 <_free_r>
 800bc90:	4631      	mov	r1, r6
 800bc92:	e7e1      	b.n	800bc58 <_reclaim_reent+0x1c>
 800bc94:	6961      	ldr	r1, [r4, #20]
 800bc96:	b111      	cbz	r1, 800bc9e <_reclaim_reent+0x62>
 800bc98:	4620      	mov	r0, r4
 800bc9a:	f000 fef9 	bl	800ca90 <_free_r>
 800bc9e:	69e1      	ldr	r1, [r4, #28]
 800bca0:	b111      	cbz	r1, 800bca8 <_reclaim_reent+0x6c>
 800bca2:	4620      	mov	r0, r4
 800bca4:	f000 fef4 	bl	800ca90 <_free_r>
 800bca8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bcaa:	b111      	cbz	r1, 800bcb2 <_reclaim_reent+0x76>
 800bcac:	4620      	mov	r0, r4
 800bcae:	f000 feef 	bl	800ca90 <_free_r>
 800bcb2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bcb4:	b111      	cbz	r1, 800bcbc <_reclaim_reent+0x80>
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	f000 feea 	bl	800ca90 <_free_r>
 800bcbc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800bcbe:	b111      	cbz	r1, 800bcc6 <_reclaim_reent+0x8a>
 800bcc0:	4620      	mov	r0, r4
 800bcc2:	f000 fee5 	bl	800ca90 <_free_r>
 800bcc6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800bcc8:	b111      	cbz	r1, 800bcd0 <_reclaim_reent+0x94>
 800bcca:	4620      	mov	r0, r4
 800bccc:	f000 fee0 	bl	800ca90 <_free_r>
 800bcd0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bcd2:	b111      	cbz	r1, 800bcda <_reclaim_reent+0x9e>
 800bcd4:	4620      	mov	r0, r4
 800bcd6:	f000 fedb 	bl	800ca90 <_free_r>
 800bcda:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bcdc:	b111      	cbz	r1, 800bce4 <_reclaim_reent+0xa8>
 800bcde:	4620      	mov	r0, r4
 800bce0:	f000 fed6 	bl	800ca90 <_free_r>
 800bce4:	6a23      	ldr	r3, [r4, #32]
 800bce6:	b11b      	cbz	r3, 800bcf0 <_reclaim_reent+0xb4>
 800bce8:	4620      	mov	r0, r4
 800bcea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bcee:	4718      	bx	r3
 800bcf0:	bd70      	pop	{r4, r5, r6, pc}
 800bcf2:	bf00      	nop
 800bcf4:	2000001c 	.word	0x2000001c

0800bcf8 <_lseek_r>:
 800bcf8:	b538      	push	{r3, r4, r5, lr}
 800bcfa:	4d07      	ldr	r5, [pc, #28]	@ (800bd18 <_lseek_r+0x20>)
 800bcfc:	4604      	mov	r4, r0
 800bcfe:	4608      	mov	r0, r1
 800bd00:	4611      	mov	r1, r2
 800bd02:	2200      	movs	r2, #0
 800bd04:	602a      	str	r2, [r5, #0]
 800bd06:	461a      	mov	r2, r3
 800bd08:	f7f6 f9dd 	bl	80020c6 <_lseek>
 800bd0c:	1c43      	adds	r3, r0, #1
 800bd0e:	d102      	bne.n	800bd16 <_lseek_r+0x1e>
 800bd10:	682b      	ldr	r3, [r5, #0]
 800bd12:	b103      	cbz	r3, 800bd16 <_lseek_r+0x1e>
 800bd14:	6023      	str	r3, [r4, #0]
 800bd16:	bd38      	pop	{r3, r4, r5, pc}
 800bd18:	20006040 	.word	0x20006040

0800bd1c <_read_r>:
 800bd1c:	b538      	push	{r3, r4, r5, lr}
 800bd1e:	4d07      	ldr	r5, [pc, #28]	@ (800bd3c <_read_r+0x20>)
 800bd20:	4604      	mov	r4, r0
 800bd22:	4608      	mov	r0, r1
 800bd24:	4611      	mov	r1, r2
 800bd26:	2200      	movs	r2, #0
 800bd28:	602a      	str	r2, [r5, #0]
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	f7f6 f96b 	bl	8002006 <_read>
 800bd30:	1c43      	adds	r3, r0, #1
 800bd32:	d102      	bne.n	800bd3a <_read_r+0x1e>
 800bd34:	682b      	ldr	r3, [r5, #0]
 800bd36:	b103      	cbz	r3, 800bd3a <_read_r+0x1e>
 800bd38:	6023      	str	r3, [r4, #0]
 800bd3a:	bd38      	pop	{r3, r4, r5, pc}
 800bd3c:	20006040 	.word	0x20006040

0800bd40 <_write_r>:
 800bd40:	b538      	push	{r3, r4, r5, lr}
 800bd42:	4d07      	ldr	r5, [pc, #28]	@ (800bd60 <_write_r+0x20>)
 800bd44:	4604      	mov	r4, r0
 800bd46:	4608      	mov	r0, r1
 800bd48:	4611      	mov	r1, r2
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	602a      	str	r2, [r5, #0]
 800bd4e:	461a      	mov	r2, r3
 800bd50:	f7f6 f976 	bl	8002040 <_write>
 800bd54:	1c43      	adds	r3, r0, #1
 800bd56:	d102      	bne.n	800bd5e <_write_r+0x1e>
 800bd58:	682b      	ldr	r3, [r5, #0]
 800bd5a:	b103      	cbz	r3, 800bd5e <_write_r+0x1e>
 800bd5c:	6023      	str	r3, [r4, #0]
 800bd5e:	bd38      	pop	{r3, r4, r5, pc}
 800bd60:	20006040 	.word	0x20006040

0800bd64 <__errno>:
 800bd64:	4b01      	ldr	r3, [pc, #4]	@ (800bd6c <__errno+0x8>)
 800bd66:	6818      	ldr	r0, [r3, #0]
 800bd68:	4770      	bx	lr
 800bd6a:	bf00      	nop
 800bd6c:	2000001c 	.word	0x2000001c

0800bd70 <__libc_init_array>:
 800bd70:	b570      	push	{r4, r5, r6, lr}
 800bd72:	4d0d      	ldr	r5, [pc, #52]	@ (800bda8 <__libc_init_array+0x38>)
 800bd74:	4c0d      	ldr	r4, [pc, #52]	@ (800bdac <__libc_init_array+0x3c>)
 800bd76:	1b64      	subs	r4, r4, r5
 800bd78:	10a4      	asrs	r4, r4, #2
 800bd7a:	2600      	movs	r6, #0
 800bd7c:	42a6      	cmp	r6, r4
 800bd7e:	d109      	bne.n	800bd94 <__libc_init_array+0x24>
 800bd80:	4d0b      	ldr	r5, [pc, #44]	@ (800bdb0 <__libc_init_array+0x40>)
 800bd82:	4c0c      	ldr	r4, [pc, #48]	@ (800bdb4 <__libc_init_array+0x44>)
 800bd84:	f002 fd7a 	bl	800e87c <_init>
 800bd88:	1b64      	subs	r4, r4, r5
 800bd8a:	10a4      	asrs	r4, r4, #2
 800bd8c:	2600      	movs	r6, #0
 800bd8e:	42a6      	cmp	r6, r4
 800bd90:	d105      	bne.n	800bd9e <__libc_init_array+0x2e>
 800bd92:	bd70      	pop	{r4, r5, r6, pc}
 800bd94:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd98:	4798      	blx	r3
 800bd9a:	3601      	adds	r6, #1
 800bd9c:	e7ee      	b.n	800bd7c <__libc_init_array+0xc>
 800bd9e:	f855 3b04 	ldr.w	r3, [r5], #4
 800bda2:	4798      	blx	r3
 800bda4:	3601      	adds	r6, #1
 800bda6:	e7f2      	b.n	800bd8e <__libc_init_array+0x1e>
 800bda8:	0800f29c 	.word	0x0800f29c
 800bdac:	0800f29c 	.word	0x0800f29c
 800bdb0:	0800f29c 	.word	0x0800f29c
 800bdb4:	0800f2a0 	.word	0x0800f2a0

0800bdb8 <__retarget_lock_init_recursive>:
 800bdb8:	4770      	bx	lr

0800bdba <__retarget_lock_acquire_recursive>:
 800bdba:	4770      	bx	lr

0800bdbc <__retarget_lock_release_recursive>:
 800bdbc:	4770      	bx	lr

0800bdbe <memcpy>:
 800bdbe:	440a      	add	r2, r1
 800bdc0:	4291      	cmp	r1, r2
 800bdc2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800bdc6:	d100      	bne.n	800bdca <memcpy+0xc>
 800bdc8:	4770      	bx	lr
 800bdca:	b510      	push	{r4, lr}
 800bdcc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bdd0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bdd4:	4291      	cmp	r1, r2
 800bdd6:	d1f9      	bne.n	800bdcc <memcpy+0xe>
 800bdd8:	bd10      	pop	{r4, pc}

0800bdda <quorem>:
 800bdda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdde:	6903      	ldr	r3, [r0, #16]
 800bde0:	690c      	ldr	r4, [r1, #16]
 800bde2:	42a3      	cmp	r3, r4
 800bde4:	4607      	mov	r7, r0
 800bde6:	db7e      	blt.n	800bee6 <quorem+0x10c>
 800bde8:	3c01      	subs	r4, #1
 800bdea:	f101 0814 	add.w	r8, r1, #20
 800bdee:	00a3      	lsls	r3, r4, #2
 800bdf0:	f100 0514 	add.w	r5, r0, #20
 800bdf4:	9300      	str	r3, [sp, #0]
 800bdf6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bdfa:	9301      	str	r3, [sp, #4]
 800bdfc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800be00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be04:	3301      	adds	r3, #1
 800be06:	429a      	cmp	r2, r3
 800be08:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800be0c:	fbb2 f6f3 	udiv	r6, r2, r3
 800be10:	d32e      	bcc.n	800be70 <quorem+0x96>
 800be12:	f04f 0a00 	mov.w	sl, #0
 800be16:	46c4      	mov	ip, r8
 800be18:	46ae      	mov	lr, r5
 800be1a:	46d3      	mov	fp, sl
 800be1c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800be20:	b298      	uxth	r0, r3
 800be22:	fb06 a000 	mla	r0, r6, r0, sl
 800be26:	0c02      	lsrs	r2, r0, #16
 800be28:	0c1b      	lsrs	r3, r3, #16
 800be2a:	fb06 2303 	mla	r3, r6, r3, r2
 800be2e:	f8de 2000 	ldr.w	r2, [lr]
 800be32:	b280      	uxth	r0, r0
 800be34:	b292      	uxth	r2, r2
 800be36:	1a12      	subs	r2, r2, r0
 800be38:	445a      	add	r2, fp
 800be3a:	f8de 0000 	ldr.w	r0, [lr]
 800be3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800be42:	b29b      	uxth	r3, r3
 800be44:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800be48:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800be4c:	b292      	uxth	r2, r2
 800be4e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800be52:	45e1      	cmp	r9, ip
 800be54:	f84e 2b04 	str.w	r2, [lr], #4
 800be58:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800be5c:	d2de      	bcs.n	800be1c <quorem+0x42>
 800be5e:	9b00      	ldr	r3, [sp, #0]
 800be60:	58eb      	ldr	r3, [r5, r3]
 800be62:	b92b      	cbnz	r3, 800be70 <quorem+0x96>
 800be64:	9b01      	ldr	r3, [sp, #4]
 800be66:	3b04      	subs	r3, #4
 800be68:	429d      	cmp	r5, r3
 800be6a:	461a      	mov	r2, r3
 800be6c:	d32f      	bcc.n	800bece <quorem+0xf4>
 800be6e:	613c      	str	r4, [r7, #16]
 800be70:	4638      	mov	r0, r7
 800be72:	f001 f97f 	bl	800d174 <__mcmp>
 800be76:	2800      	cmp	r0, #0
 800be78:	db25      	blt.n	800bec6 <quorem+0xec>
 800be7a:	4629      	mov	r1, r5
 800be7c:	2000      	movs	r0, #0
 800be7e:	f858 2b04 	ldr.w	r2, [r8], #4
 800be82:	f8d1 c000 	ldr.w	ip, [r1]
 800be86:	fa1f fe82 	uxth.w	lr, r2
 800be8a:	fa1f f38c 	uxth.w	r3, ip
 800be8e:	eba3 030e 	sub.w	r3, r3, lr
 800be92:	4403      	add	r3, r0
 800be94:	0c12      	lsrs	r2, r2, #16
 800be96:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800be9a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800be9e:	b29b      	uxth	r3, r3
 800bea0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bea4:	45c1      	cmp	r9, r8
 800bea6:	f841 3b04 	str.w	r3, [r1], #4
 800beaa:	ea4f 4022 	mov.w	r0, r2, asr #16
 800beae:	d2e6      	bcs.n	800be7e <quorem+0xa4>
 800beb0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800beb4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800beb8:	b922      	cbnz	r2, 800bec4 <quorem+0xea>
 800beba:	3b04      	subs	r3, #4
 800bebc:	429d      	cmp	r5, r3
 800bebe:	461a      	mov	r2, r3
 800bec0:	d30b      	bcc.n	800beda <quorem+0x100>
 800bec2:	613c      	str	r4, [r7, #16]
 800bec4:	3601      	adds	r6, #1
 800bec6:	4630      	mov	r0, r6
 800bec8:	b003      	add	sp, #12
 800beca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bece:	6812      	ldr	r2, [r2, #0]
 800bed0:	3b04      	subs	r3, #4
 800bed2:	2a00      	cmp	r2, #0
 800bed4:	d1cb      	bne.n	800be6e <quorem+0x94>
 800bed6:	3c01      	subs	r4, #1
 800bed8:	e7c6      	b.n	800be68 <quorem+0x8e>
 800beda:	6812      	ldr	r2, [r2, #0]
 800bedc:	3b04      	subs	r3, #4
 800bede:	2a00      	cmp	r2, #0
 800bee0:	d1ef      	bne.n	800bec2 <quorem+0xe8>
 800bee2:	3c01      	subs	r4, #1
 800bee4:	e7ea      	b.n	800bebc <quorem+0xe2>
 800bee6:	2000      	movs	r0, #0
 800bee8:	e7ee      	b.n	800bec8 <quorem+0xee>
 800beea:	0000      	movs	r0, r0
 800beec:	0000      	movs	r0, r0
	...

0800bef0 <_dtoa_r>:
 800bef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bef4:	69c7      	ldr	r7, [r0, #28]
 800bef6:	b097      	sub	sp, #92	@ 0x5c
 800bef8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800befc:	ec55 4b10 	vmov	r4, r5, d0
 800bf00:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800bf02:	9107      	str	r1, [sp, #28]
 800bf04:	4681      	mov	r9, r0
 800bf06:	920c      	str	r2, [sp, #48]	@ 0x30
 800bf08:	9311      	str	r3, [sp, #68]	@ 0x44
 800bf0a:	b97f      	cbnz	r7, 800bf2c <_dtoa_r+0x3c>
 800bf0c:	2010      	movs	r0, #16
 800bf0e:	f000 fe09 	bl	800cb24 <malloc>
 800bf12:	4602      	mov	r2, r0
 800bf14:	f8c9 001c 	str.w	r0, [r9, #28]
 800bf18:	b920      	cbnz	r0, 800bf24 <_dtoa_r+0x34>
 800bf1a:	4ba9      	ldr	r3, [pc, #676]	@ (800c1c0 <_dtoa_r+0x2d0>)
 800bf1c:	21ef      	movs	r1, #239	@ 0xef
 800bf1e:	48a9      	ldr	r0, [pc, #676]	@ (800c1c4 <_dtoa_r+0x2d4>)
 800bf20:	f001 fe24 	bl	800db6c <__assert_func>
 800bf24:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bf28:	6007      	str	r7, [r0, #0]
 800bf2a:	60c7      	str	r7, [r0, #12]
 800bf2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bf30:	6819      	ldr	r1, [r3, #0]
 800bf32:	b159      	cbz	r1, 800bf4c <_dtoa_r+0x5c>
 800bf34:	685a      	ldr	r2, [r3, #4]
 800bf36:	604a      	str	r2, [r1, #4]
 800bf38:	2301      	movs	r3, #1
 800bf3a:	4093      	lsls	r3, r2
 800bf3c:	608b      	str	r3, [r1, #8]
 800bf3e:	4648      	mov	r0, r9
 800bf40:	f000 fee6 	bl	800cd10 <_Bfree>
 800bf44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bf48:	2200      	movs	r2, #0
 800bf4a:	601a      	str	r2, [r3, #0]
 800bf4c:	1e2b      	subs	r3, r5, #0
 800bf4e:	bfb9      	ittee	lt
 800bf50:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bf54:	9305      	strlt	r3, [sp, #20]
 800bf56:	2300      	movge	r3, #0
 800bf58:	6033      	strge	r3, [r6, #0]
 800bf5a:	9f05      	ldr	r7, [sp, #20]
 800bf5c:	4b9a      	ldr	r3, [pc, #616]	@ (800c1c8 <_dtoa_r+0x2d8>)
 800bf5e:	bfbc      	itt	lt
 800bf60:	2201      	movlt	r2, #1
 800bf62:	6032      	strlt	r2, [r6, #0]
 800bf64:	43bb      	bics	r3, r7
 800bf66:	d112      	bne.n	800bf8e <_dtoa_r+0x9e>
 800bf68:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bf6a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bf6e:	6013      	str	r3, [r2, #0]
 800bf70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bf74:	4323      	orrs	r3, r4
 800bf76:	f000 855a 	beq.w	800ca2e <_dtoa_r+0xb3e>
 800bf7a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf7c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c1dc <_dtoa_r+0x2ec>
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	f000 855c 	beq.w	800ca3e <_dtoa_r+0xb4e>
 800bf86:	f10a 0303 	add.w	r3, sl, #3
 800bf8a:	f000 bd56 	b.w	800ca3a <_dtoa_r+0xb4a>
 800bf8e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800bf92:	2200      	movs	r2, #0
 800bf94:	ec51 0b17 	vmov	r0, r1, d7
 800bf98:	2300      	movs	r3, #0
 800bf9a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800bf9e:	f7f4 fdb3 	bl	8000b08 <__aeabi_dcmpeq>
 800bfa2:	4680      	mov	r8, r0
 800bfa4:	b158      	cbz	r0, 800bfbe <_dtoa_r+0xce>
 800bfa6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bfa8:	2301      	movs	r3, #1
 800bfaa:	6013      	str	r3, [r2, #0]
 800bfac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bfae:	b113      	cbz	r3, 800bfb6 <_dtoa_r+0xc6>
 800bfb0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bfb2:	4b86      	ldr	r3, [pc, #536]	@ (800c1cc <_dtoa_r+0x2dc>)
 800bfb4:	6013      	str	r3, [r2, #0]
 800bfb6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c1e0 <_dtoa_r+0x2f0>
 800bfba:	f000 bd40 	b.w	800ca3e <_dtoa_r+0xb4e>
 800bfbe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800bfc2:	aa14      	add	r2, sp, #80	@ 0x50
 800bfc4:	a915      	add	r1, sp, #84	@ 0x54
 800bfc6:	4648      	mov	r0, r9
 800bfc8:	f001 f984 	bl	800d2d4 <__d2b>
 800bfcc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bfd0:	9002      	str	r0, [sp, #8]
 800bfd2:	2e00      	cmp	r6, #0
 800bfd4:	d078      	beq.n	800c0c8 <_dtoa_r+0x1d8>
 800bfd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bfd8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800bfdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bfe0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bfe4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bfe8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bfec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bff0:	4619      	mov	r1, r3
 800bff2:	2200      	movs	r2, #0
 800bff4:	4b76      	ldr	r3, [pc, #472]	@ (800c1d0 <_dtoa_r+0x2e0>)
 800bff6:	f7f4 f967 	bl	80002c8 <__aeabi_dsub>
 800bffa:	a36b      	add	r3, pc, #428	@ (adr r3, 800c1a8 <_dtoa_r+0x2b8>)
 800bffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c000:	f7f4 fb1a 	bl	8000638 <__aeabi_dmul>
 800c004:	a36a      	add	r3, pc, #424	@ (adr r3, 800c1b0 <_dtoa_r+0x2c0>)
 800c006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c00a:	f7f4 f95f 	bl	80002cc <__adddf3>
 800c00e:	4604      	mov	r4, r0
 800c010:	4630      	mov	r0, r6
 800c012:	460d      	mov	r5, r1
 800c014:	f7f4 faa6 	bl	8000564 <__aeabi_i2d>
 800c018:	a367      	add	r3, pc, #412	@ (adr r3, 800c1b8 <_dtoa_r+0x2c8>)
 800c01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c01e:	f7f4 fb0b 	bl	8000638 <__aeabi_dmul>
 800c022:	4602      	mov	r2, r0
 800c024:	460b      	mov	r3, r1
 800c026:	4620      	mov	r0, r4
 800c028:	4629      	mov	r1, r5
 800c02a:	f7f4 f94f 	bl	80002cc <__adddf3>
 800c02e:	4604      	mov	r4, r0
 800c030:	460d      	mov	r5, r1
 800c032:	f7f4 fdb1 	bl	8000b98 <__aeabi_d2iz>
 800c036:	2200      	movs	r2, #0
 800c038:	4607      	mov	r7, r0
 800c03a:	2300      	movs	r3, #0
 800c03c:	4620      	mov	r0, r4
 800c03e:	4629      	mov	r1, r5
 800c040:	f7f4 fd6c 	bl	8000b1c <__aeabi_dcmplt>
 800c044:	b140      	cbz	r0, 800c058 <_dtoa_r+0x168>
 800c046:	4638      	mov	r0, r7
 800c048:	f7f4 fa8c 	bl	8000564 <__aeabi_i2d>
 800c04c:	4622      	mov	r2, r4
 800c04e:	462b      	mov	r3, r5
 800c050:	f7f4 fd5a 	bl	8000b08 <__aeabi_dcmpeq>
 800c054:	b900      	cbnz	r0, 800c058 <_dtoa_r+0x168>
 800c056:	3f01      	subs	r7, #1
 800c058:	2f16      	cmp	r7, #22
 800c05a:	d852      	bhi.n	800c102 <_dtoa_r+0x212>
 800c05c:	4b5d      	ldr	r3, [pc, #372]	@ (800c1d4 <_dtoa_r+0x2e4>)
 800c05e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c066:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c06a:	f7f4 fd57 	bl	8000b1c <__aeabi_dcmplt>
 800c06e:	2800      	cmp	r0, #0
 800c070:	d049      	beq.n	800c106 <_dtoa_r+0x216>
 800c072:	3f01      	subs	r7, #1
 800c074:	2300      	movs	r3, #0
 800c076:	9310      	str	r3, [sp, #64]	@ 0x40
 800c078:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c07a:	1b9b      	subs	r3, r3, r6
 800c07c:	1e5a      	subs	r2, r3, #1
 800c07e:	bf45      	ittet	mi
 800c080:	f1c3 0301 	rsbmi	r3, r3, #1
 800c084:	9300      	strmi	r3, [sp, #0]
 800c086:	2300      	movpl	r3, #0
 800c088:	2300      	movmi	r3, #0
 800c08a:	9206      	str	r2, [sp, #24]
 800c08c:	bf54      	ite	pl
 800c08e:	9300      	strpl	r3, [sp, #0]
 800c090:	9306      	strmi	r3, [sp, #24]
 800c092:	2f00      	cmp	r7, #0
 800c094:	db39      	blt.n	800c10a <_dtoa_r+0x21a>
 800c096:	9b06      	ldr	r3, [sp, #24]
 800c098:	970d      	str	r7, [sp, #52]	@ 0x34
 800c09a:	443b      	add	r3, r7
 800c09c:	9306      	str	r3, [sp, #24]
 800c09e:	2300      	movs	r3, #0
 800c0a0:	9308      	str	r3, [sp, #32]
 800c0a2:	9b07      	ldr	r3, [sp, #28]
 800c0a4:	2b09      	cmp	r3, #9
 800c0a6:	d863      	bhi.n	800c170 <_dtoa_r+0x280>
 800c0a8:	2b05      	cmp	r3, #5
 800c0aa:	bfc4      	itt	gt
 800c0ac:	3b04      	subgt	r3, #4
 800c0ae:	9307      	strgt	r3, [sp, #28]
 800c0b0:	9b07      	ldr	r3, [sp, #28]
 800c0b2:	f1a3 0302 	sub.w	r3, r3, #2
 800c0b6:	bfcc      	ite	gt
 800c0b8:	2400      	movgt	r4, #0
 800c0ba:	2401      	movle	r4, #1
 800c0bc:	2b03      	cmp	r3, #3
 800c0be:	d863      	bhi.n	800c188 <_dtoa_r+0x298>
 800c0c0:	e8df f003 	tbb	[pc, r3]
 800c0c4:	2b375452 	.word	0x2b375452
 800c0c8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c0cc:	441e      	add	r6, r3
 800c0ce:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c0d2:	2b20      	cmp	r3, #32
 800c0d4:	bfc1      	itttt	gt
 800c0d6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c0da:	409f      	lslgt	r7, r3
 800c0dc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c0e0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c0e4:	bfd6      	itet	le
 800c0e6:	f1c3 0320 	rsble	r3, r3, #32
 800c0ea:	ea47 0003 	orrgt.w	r0, r7, r3
 800c0ee:	fa04 f003 	lslle.w	r0, r4, r3
 800c0f2:	f7f4 fa27 	bl	8000544 <__aeabi_ui2d>
 800c0f6:	2201      	movs	r2, #1
 800c0f8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c0fc:	3e01      	subs	r6, #1
 800c0fe:	9212      	str	r2, [sp, #72]	@ 0x48
 800c100:	e776      	b.n	800bff0 <_dtoa_r+0x100>
 800c102:	2301      	movs	r3, #1
 800c104:	e7b7      	b.n	800c076 <_dtoa_r+0x186>
 800c106:	9010      	str	r0, [sp, #64]	@ 0x40
 800c108:	e7b6      	b.n	800c078 <_dtoa_r+0x188>
 800c10a:	9b00      	ldr	r3, [sp, #0]
 800c10c:	1bdb      	subs	r3, r3, r7
 800c10e:	9300      	str	r3, [sp, #0]
 800c110:	427b      	negs	r3, r7
 800c112:	9308      	str	r3, [sp, #32]
 800c114:	2300      	movs	r3, #0
 800c116:	930d      	str	r3, [sp, #52]	@ 0x34
 800c118:	e7c3      	b.n	800c0a2 <_dtoa_r+0x1b2>
 800c11a:	2301      	movs	r3, #1
 800c11c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c11e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c120:	eb07 0b03 	add.w	fp, r7, r3
 800c124:	f10b 0301 	add.w	r3, fp, #1
 800c128:	2b01      	cmp	r3, #1
 800c12a:	9303      	str	r3, [sp, #12]
 800c12c:	bfb8      	it	lt
 800c12e:	2301      	movlt	r3, #1
 800c130:	e006      	b.n	800c140 <_dtoa_r+0x250>
 800c132:	2301      	movs	r3, #1
 800c134:	9309      	str	r3, [sp, #36]	@ 0x24
 800c136:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c138:	2b00      	cmp	r3, #0
 800c13a:	dd28      	ble.n	800c18e <_dtoa_r+0x29e>
 800c13c:	469b      	mov	fp, r3
 800c13e:	9303      	str	r3, [sp, #12]
 800c140:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c144:	2100      	movs	r1, #0
 800c146:	2204      	movs	r2, #4
 800c148:	f102 0514 	add.w	r5, r2, #20
 800c14c:	429d      	cmp	r5, r3
 800c14e:	d926      	bls.n	800c19e <_dtoa_r+0x2ae>
 800c150:	6041      	str	r1, [r0, #4]
 800c152:	4648      	mov	r0, r9
 800c154:	f000 fd9c 	bl	800cc90 <_Balloc>
 800c158:	4682      	mov	sl, r0
 800c15a:	2800      	cmp	r0, #0
 800c15c:	d142      	bne.n	800c1e4 <_dtoa_r+0x2f4>
 800c15e:	4b1e      	ldr	r3, [pc, #120]	@ (800c1d8 <_dtoa_r+0x2e8>)
 800c160:	4602      	mov	r2, r0
 800c162:	f240 11af 	movw	r1, #431	@ 0x1af
 800c166:	e6da      	b.n	800bf1e <_dtoa_r+0x2e>
 800c168:	2300      	movs	r3, #0
 800c16a:	e7e3      	b.n	800c134 <_dtoa_r+0x244>
 800c16c:	2300      	movs	r3, #0
 800c16e:	e7d5      	b.n	800c11c <_dtoa_r+0x22c>
 800c170:	2401      	movs	r4, #1
 800c172:	2300      	movs	r3, #0
 800c174:	9307      	str	r3, [sp, #28]
 800c176:	9409      	str	r4, [sp, #36]	@ 0x24
 800c178:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800c17c:	2200      	movs	r2, #0
 800c17e:	f8cd b00c 	str.w	fp, [sp, #12]
 800c182:	2312      	movs	r3, #18
 800c184:	920c      	str	r2, [sp, #48]	@ 0x30
 800c186:	e7db      	b.n	800c140 <_dtoa_r+0x250>
 800c188:	2301      	movs	r3, #1
 800c18a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c18c:	e7f4      	b.n	800c178 <_dtoa_r+0x288>
 800c18e:	f04f 0b01 	mov.w	fp, #1
 800c192:	f8cd b00c 	str.w	fp, [sp, #12]
 800c196:	465b      	mov	r3, fp
 800c198:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c19c:	e7d0      	b.n	800c140 <_dtoa_r+0x250>
 800c19e:	3101      	adds	r1, #1
 800c1a0:	0052      	lsls	r2, r2, #1
 800c1a2:	e7d1      	b.n	800c148 <_dtoa_r+0x258>
 800c1a4:	f3af 8000 	nop.w
 800c1a8:	636f4361 	.word	0x636f4361
 800c1ac:	3fd287a7 	.word	0x3fd287a7
 800c1b0:	8b60c8b3 	.word	0x8b60c8b3
 800c1b4:	3fc68a28 	.word	0x3fc68a28
 800c1b8:	509f79fb 	.word	0x509f79fb
 800c1bc:	3fd34413 	.word	0x3fd34413
 800c1c0:	0800eb8d 	.word	0x0800eb8d
 800c1c4:	0800eba4 	.word	0x0800eba4
 800c1c8:	7ff00000 	.word	0x7ff00000
 800c1cc:	0800eb5d 	.word	0x0800eb5d
 800c1d0:	3ff80000 	.word	0x3ff80000
 800c1d4:	0800ecf8 	.word	0x0800ecf8
 800c1d8:	0800ebfc 	.word	0x0800ebfc
 800c1dc:	0800eb89 	.word	0x0800eb89
 800c1e0:	0800eb5c 	.word	0x0800eb5c
 800c1e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c1e8:	6018      	str	r0, [r3, #0]
 800c1ea:	9b03      	ldr	r3, [sp, #12]
 800c1ec:	2b0e      	cmp	r3, #14
 800c1ee:	f200 80a1 	bhi.w	800c334 <_dtoa_r+0x444>
 800c1f2:	2c00      	cmp	r4, #0
 800c1f4:	f000 809e 	beq.w	800c334 <_dtoa_r+0x444>
 800c1f8:	2f00      	cmp	r7, #0
 800c1fa:	dd33      	ble.n	800c264 <_dtoa_r+0x374>
 800c1fc:	4b9c      	ldr	r3, [pc, #624]	@ (800c470 <_dtoa_r+0x580>)
 800c1fe:	f007 020f 	and.w	r2, r7, #15
 800c202:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c206:	ed93 7b00 	vldr	d7, [r3]
 800c20a:	05f8      	lsls	r0, r7, #23
 800c20c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c210:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c214:	d516      	bpl.n	800c244 <_dtoa_r+0x354>
 800c216:	4b97      	ldr	r3, [pc, #604]	@ (800c474 <_dtoa_r+0x584>)
 800c218:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c21c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c220:	f7f4 fb34 	bl	800088c <__aeabi_ddiv>
 800c224:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c228:	f004 040f 	and.w	r4, r4, #15
 800c22c:	2603      	movs	r6, #3
 800c22e:	4d91      	ldr	r5, [pc, #580]	@ (800c474 <_dtoa_r+0x584>)
 800c230:	b954      	cbnz	r4, 800c248 <_dtoa_r+0x358>
 800c232:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c236:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c23a:	f7f4 fb27 	bl	800088c <__aeabi_ddiv>
 800c23e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c242:	e028      	b.n	800c296 <_dtoa_r+0x3a6>
 800c244:	2602      	movs	r6, #2
 800c246:	e7f2      	b.n	800c22e <_dtoa_r+0x33e>
 800c248:	07e1      	lsls	r1, r4, #31
 800c24a:	d508      	bpl.n	800c25e <_dtoa_r+0x36e>
 800c24c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c250:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c254:	f7f4 f9f0 	bl	8000638 <__aeabi_dmul>
 800c258:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c25c:	3601      	adds	r6, #1
 800c25e:	1064      	asrs	r4, r4, #1
 800c260:	3508      	adds	r5, #8
 800c262:	e7e5      	b.n	800c230 <_dtoa_r+0x340>
 800c264:	f000 80af 	beq.w	800c3c6 <_dtoa_r+0x4d6>
 800c268:	427c      	negs	r4, r7
 800c26a:	4b81      	ldr	r3, [pc, #516]	@ (800c470 <_dtoa_r+0x580>)
 800c26c:	4d81      	ldr	r5, [pc, #516]	@ (800c474 <_dtoa_r+0x584>)
 800c26e:	f004 020f 	and.w	r2, r4, #15
 800c272:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c27a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c27e:	f7f4 f9db 	bl	8000638 <__aeabi_dmul>
 800c282:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c286:	1124      	asrs	r4, r4, #4
 800c288:	2300      	movs	r3, #0
 800c28a:	2602      	movs	r6, #2
 800c28c:	2c00      	cmp	r4, #0
 800c28e:	f040 808f 	bne.w	800c3b0 <_dtoa_r+0x4c0>
 800c292:	2b00      	cmp	r3, #0
 800c294:	d1d3      	bne.n	800c23e <_dtoa_r+0x34e>
 800c296:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c298:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	f000 8094 	beq.w	800c3ca <_dtoa_r+0x4da>
 800c2a2:	4b75      	ldr	r3, [pc, #468]	@ (800c478 <_dtoa_r+0x588>)
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	4620      	mov	r0, r4
 800c2a8:	4629      	mov	r1, r5
 800c2aa:	f7f4 fc37 	bl	8000b1c <__aeabi_dcmplt>
 800c2ae:	2800      	cmp	r0, #0
 800c2b0:	f000 808b 	beq.w	800c3ca <_dtoa_r+0x4da>
 800c2b4:	9b03      	ldr	r3, [sp, #12]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	f000 8087 	beq.w	800c3ca <_dtoa_r+0x4da>
 800c2bc:	f1bb 0f00 	cmp.w	fp, #0
 800c2c0:	dd34      	ble.n	800c32c <_dtoa_r+0x43c>
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	4b6d      	ldr	r3, [pc, #436]	@ (800c47c <_dtoa_r+0x58c>)
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	4629      	mov	r1, r5
 800c2ca:	f7f4 f9b5 	bl	8000638 <__aeabi_dmul>
 800c2ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c2d2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c2d6:	3601      	adds	r6, #1
 800c2d8:	465c      	mov	r4, fp
 800c2da:	4630      	mov	r0, r6
 800c2dc:	f7f4 f942 	bl	8000564 <__aeabi_i2d>
 800c2e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2e4:	f7f4 f9a8 	bl	8000638 <__aeabi_dmul>
 800c2e8:	4b65      	ldr	r3, [pc, #404]	@ (800c480 <_dtoa_r+0x590>)
 800c2ea:	2200      	movs	r2, #0
 800c2ec:	f7f3 ffee 	bl	80002cc <__adddf3>
 800c2f0:	4605      	mov	r5, r0
 800c2f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c2f6:	2c00      	cmp	r4, #0
 800c2f8:	d16a      	bne.n	800c3d0 <_dtoa_r+0x4e0>
 800c2fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2fe:	4b61      	ldr	r3, [pc, #388]	@ (800c484 <_dtoa_r+0x594>)
 800c300:	2200      	movs	r2, #0
 800c302:	f7f3 ffe1 	bl	80002c8 <__aeabi_dsub>
 800c306:	4602      	mov	r2, r0
 800c308:	460b      	mov	r3, r1
 800c30a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c30e:	462a      	mov	r2, r5
 800c310:	4633      	mov	r3, r6
 800c312:	f7f4 fc21 	bl	8000b58 <__aeabi_dcmpgt>
 800c316:	2800      	cmp	r0, #0
 800c318:	f040 8298 	bne.w	800c84c <_dtoa_r+0x95c>
 800c31c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c320:	462a      	mov	r2, r5
 800c322:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c326:	f7f4 fbf9 	bl	8000b1c <__aeabi_dcmplt>
 800c32a:	bb38      	cbnz	r0, 800c37c <_dtoa_r+0x48c>
 800c32c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c330:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c334:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c336:	2b00      	cmp	r3, #0
 800c338:	f2c0 8157 	blt.w	800c5ea <_dtoa_r+0x6fa>
 800c33c:	2f0e      	cmp	r7, #14
 800c33e:	f300 8154 	bgt.w	800c5ea <_dtoa_r+0x6fa>
 800c342:	4b4b      	ldr	r3, [pc, #300]	@ (800c470 <_dtoa_r+0x580>)
 800c344:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c348:	ed93 7b00 	vldr	d7, [r3]
 800c34c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c34e:	2b00      	cmp	r3, #0
 800c350:	ed8d 7b00 	vstr	d7, [sp]
 800c354:	f280 80e5 	bge.w	800c522 <_dtoa_r+0x632>
 800c358:	9b03      	ldr	r3, [sp, #12]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	f300 80e1 	bgt.w	800c522 <_dtoa_r+0x632>
 800c360:	d10c      	bne.n	800c37c <_dtoa_r+0x48c>
 800c362:	4b48      	ldr	r3, [pc, #288]	@ (800c484 <_dtoa_r+0x594>)
 800c364:	2200      	movs	r2, #0
 800c366:	ec51 0b17 	vmov	r0, r1, d7
 800c36a:	f7f4 f965 	bl	8000638 <__aeabi_dmul>
 800c36e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c372:	f7f4 fbe7 	bl	8000b44 <__aeabi_dcmpge>
 800c376:	2800      	cmp	r0, #0
 800c378:	f000 8266 	beq.w	800c848 <_dtoa_r+0x958>
 800c37c:	2400      	movs	r4, #0
 800c37e:	4625      	mov	r5, r4
 800c380:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c382:	4656      	mov	r6, sl
 800c384:	ea6f 0803 	mvn.w	r8, r3
 800c388:	2700      	movs	r7, #0
 800c38a:	4621      	mov	r1, r4
 800c38c:	4648      	mov	r0, r9
 800c38e:	f000 fcbf 	bl	800cd10 <_Bfree>
 800c392:	2d00      	cmp	r5, #0
 800c394:	f000 80bd 	beq.w	800c512 <_dtoa_r+0x622>
 800c398:	b12f      	cbz	r7, 800c3a6 <_dtoa_r+0x4b6>
 800c39a:	42af      	cmp	r7, r5
 800c39c:	d003      	beq.n	800c3a6 <_dtoa_r+0x4b6>
 800c39e:	4639      	mov	r1, r7
 800c3a0:	4648      	mov	r0, r9
 800c3a2:	f000 fcb5 	bl	800cd10 <_Bfree>
 800c3a6:	4629      	mov	r1, r5
 800c3a8:	4648      	mov	r0, r9
 800c3aa:	f000 fcb1 	bl	800cd10 <_Bfree>
 800c3ae:	e0b0      	b.n	800c512 <_dtoa_r+0x622>
 800c3b0:	07e2      	lsls	r2, r4, #31
 800c3b2:	d505      	bpl.n	800c3c0 <_dtoa_r+0x4d0>
 800c3b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c3b8:	f7f4 f93e 	bl	8000638 <__aeabi_dmul>
 800c3bc:	3601      	adds	r6, #1
 800c3be:	2301      	movs	r3, #1
 800c3c0:	1064      	asrs	r4, r4, #1
 800c3c2:	3508      	adds	r5, #8
 800c3c4:	e762      	b.n	800c28c <_dtoa_r+0x39c>
 800c3c6:	2602      	movs	r6, #2
 800c3c8:	e765      	b.n	800c296 <_dtoa_r+0x3a6>
 800c3ca:	9c03      	ldr	r4, [sp, #12]
 800c3cc:	46b8      	mov	r8, r7
 800c3ce:	e784      	b.n	800c2da <_dtoa_r+0x3ea>
 800c3d0:	4b27      	ldr	r3, [pc, #156]	@ (800c470 <_dtoa_r+0x580>)
 800c3d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c3d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c3d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c3dc:	4454      	add	r4, sl
 800c3de:	2900      	cmp	r1, #0
 800c3e0:	d054      	beq.n	800c48c <_dtoa_r+0x59c>
 800c3e2:	4929      	ldr	r1, [pc, #164]	@ (800c488 <_dtoa_r+0x598>)
 800c3e4:	2000      	movs	r0, #0
 800c3e6:	f7f4 fa51 	bl	800088c <__aeabi_ddiv>
 800c3ea:	4633      	mov	r3, r6
 800c3ec:	462a      	mov	r2, r5
 800c3ee:	f7f3 ff6b 	bl	80002c8 <__aeabi_dsub>
 800c3f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c3f6:	4656      	mov	r6, sl
 800c3f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3fc:	f7f4 fbcc 	bl	8000b98 <__aeabi_d2iz>
 800c400:	4605      	mov	r5, r0
 800c402:	f7f4 f8af 	bl	8000564 <__aeabi_i2d>
 800c406:	4602      	mov	r2, r0
 800c408:	460b      	mov	r3, r1
 800c40a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c40e:	f7f3 ff5b 	bl	80002c8 <__aeabi_dsub>
 800c412:	3530      	adds	r5, #48	@ 0x30
 800c414:	4602      	mov	r2, r0
 800c416:	460b      	mov	r3, r1
 800c418:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c41c:	f806 5b01 	strb.w	r5, [r6], #1
 800c420:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c424:	f7f4 fb7a 	bl	8000b1c <__aeabi_dcmplt>
 800c428:	2800      	cmp	r0, #0
 800c42a:	d172      	bne.n	800c512 <_dtoa_r+0x622>
 800c42c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c430:	4911      	ldr	r1, [pc, #68]	@ (800c478 <_dtoa_r+0x588>)
 800c432:	2000      	movs	r0, #0
 800c434:	f7f3 ff48 	bl	80002c8 <__aeabi_dsub>
 800c438:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c43c:	f7f4 fb6e 	bl	8000b1c <__aeabi_dcmplt>
 800c440:	2800      	cmp	r0, #0
 800c442:	f040 80b4 	bne.w	800c5ae <_dtoa_r+0x6be>
 800c446:	42a6      	cmp	r6, r4
 800c448:	f43f af70 	beq.w	800c32c <_dtoa_r+0x43c>
 800c44c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c450:	4b0a      	ldr	r3, [pc, #40]	@ (800c47c <_dtoa_r+0x58c>)
 800c452:	2200      	movs	r2, #0
 800c454:	f7f4 f8f0 	bl	8000638 <__aeabi_dmul>
 800c458:	4b08      	ldr	r3, [pc, #32]	@ (800c47c <_dtoa_r+0x58c>)
 800c45a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c45e:	2200      	movs	r2, #0
 800c460:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c464:	f7f4 f8e8 	bl	8000638 <__aeabi_dmul>
 800c468:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c46c:	e7c4      	b.n	800c3f8 <_dtoa_r+0x508>
 800c46e:	bf00      	nop
 800c470:	0800ecf8 	.word	0x0800ecf8
 800c474:	0800ecd0 	.word	0x0800ecd0
 800c478:	3ff00000 	.word	0x3ff00000
 800c47c:	40240000 	.word	0x40240000
 800c480:	401c0000 	.word	0x401c0000
 800c484:	40140000 	.word	0x40140000
 800c488:	3fe00000 	.word	0x3fe00000
 800c48c:	4631      	mov	r1, r6
 800c48e:	4628      	mov	r0, r5
 800c490:	f7f4 f8d2 	bl	8000638 <__aeabi_dmul>
 800c494:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c498:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c49a:	4656      	mov	r6, sl
 800c49c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4a0:	f7f4 fb7a 	bl	8000b98 <__aeabi_d2iz>
 800c4a4:	4605      	mov	r5, r0
 800c4a6:	f7f4 f85d 	bl	8000564 <__aeabi_i2d>
 800c4aa:	4602      	mov	r2, r0
 800c4ac:	460b      	mov	r3, r1
 800c4ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4b2:	f7f3 ff09 	bl	80002c8 <__aeabi_dsub>
 800c4b6:	3530      	adds	r5, #48	@ 0x30
 800c4b8:	f806 5b01 	strb.w	r5, [r6], #1
 800c4bc:	4602      	mov	r2, r0
 800c4be:	460b      	mov	r3, r1
 800c4c0:	42a6      	cmp	r6, r4
 800c4c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c4c6:	f04f 0200 	mov.w	r2, #0
 800c4ca:	d124      	bne.n	800c516 <_dtoa_r+0x626>
 800c4cc:	4baf      	ldr	r3, [pc, #700]	@ (800c78c <_dtoa_r+0x89c>)
 800c4ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c4d2:	f7f3 fefb 	bl	80002cc <__adddf3>
 800c4d6:	4602      	mov	r2, r0
 800c4d8:	460b      	mov	r3, r1
 800c4da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4de:	f7f4 fb3b 	bl	8000b58 <__aeabi_dcmpgt>
 800c4e2:	2800      	cmp	r0, #0
 800c4e4:	d163      	bne.n	800c5ae <_dtoa_r+0x6be>
 800c4e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c4ea:	49a8      	ldr	r1, [pc, #672]	@ (800c78c <_dtoa_r+0x89c>)
 800c4ec:	2000      	movs	r0, #0
 800c4ee:	f7f3 feeb 	bl	80002c8 <__aeabi_dsub>
 800c4f2:	4602      	mov	r2, r0
 800c4f4:	460b      	mov	r3, r1
 800c4f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4fa:	f7f4 fb0f 	bl	8000b1c <__aeabi_dcmplt>
 800c4fe:	2800      	cmp	r0, #0
 800c500:	f43f af14 	beq.w	800c32c <_dtoa_r+0x43c>
 800c504:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c506:	1e73      	subs	r3, r6, #1
 800c508:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c50a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c50e:	2b30      	cmp	r3, #48	@ 0x30
 800c510:	d0f8      	beq.n	800c504 <_dtoa_r+0x614>
 800c512:	4647      	mov	r7, r8
 800c514:	e03b      	b.n	800c58e <_dtoa_r+0x69e>
 800c516:	4b9e      	ldr	r3, [pc, #632]	@ (800c790 <_dtoa_r+0x8a0>)
 800c518:	f7f4 f88e 	bl	8000638 <__aeabi_dmul>
 800c51c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c520:	e7bc      	b.n	800c49c <_dtoa_r+0x5ac>
 800c522:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c526:	4656      	mov	r6, sl
 800c528:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c52c:	4620      	mov	r0, r4
 800c52e:	4629      	mov	r1, r5
 800c530:	f7f4 f9ac 	bl	800088c <__aeabi_ddiv>
 800c534:	f7f4 fb30 	bl	8000b98 <__aeabi_d2iz>
 800c538:	4680      	mov	r8, r0
 800c53a:	f7f4 f813 	bl	8000564 <__aeabi_i2d>
 800c53e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c542:	f7f4 f879 	bl	8000638 <__aeabi_dmul>
 800c546:	4602      	mov	r2, r0
 800c548:	460b      	mov	r3, r1
 800c54a:	4620      	mov	r0, r4
 800c54c:	4629      	mov	r1, r5
 800c54e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c552:	f7f3 feb9 	bl	80002c8 <__aeabi_dsub>
 800c556:	f806 4b01 	strb.w	r4, [r6], #1
 800c55a:	9d03      	ldr	r5, [sp, #12]
 800c55c:	eba6 040a 	sub.w	r4, r6, sl
 800c560:	42a5      	cmp	r5, r4
 800c562:	4602      	mov	r2, r0
 800c564:	460b      	mov	r3, r1
 800c566:	d133      	bne.n	800c5d0 <_dtoa_r+0x6e0>
 800c568:	f7f3 feb0 	bl	80002cc <__adddf3>
 800c56c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c570:	4604      	mov	r4, r0
 800c572:	460d      	mov	r5, r1
 800c574:	f7f4 faf0 	bl	8000b58 <__aeabi_dcmpgt>
 800c578:	b9c0      	cbnz	r0, 800c5ac <_dtoa_r+0x6bc>
 800c57a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c57e:	4620      	mov	r0, r4
 800c580:	4629      	mov	r1, r5
 800c582:	f7f4 fac1 	bl	8000b08 <__aeabi_dcmpeq>
 800c586:	b110      	cbz	r0, 800c58e <_dtoa_r+0x69e>
 800c588:	f018 0f01 	tst.w	r8, #1
 800c58c:	d10e      	bne.n	800c5ac <_dtoa_r+0x6bc>
 800c58e:	9902      	ldr	r1, [sp, #8]
 800c590:	4648      	mov	r0, r9
 800c592:	f000 fbbd 	bl	800cd10 <_Bfree>
 800c596:	2300      	movs	r3, #0
 800c598:	7033      	strb	r3, [r6, #0]
 800c59a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c59c:	3701      	adds	r7, #1
 800c59e:	601f      	str	r7, [r3, #0]
 800c5a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	f000 824b 	beq.w	800ca3e <_dtoa_r+0xb4e>
 800c5a8:	601e      	str	r6, [r3, #0]
 800c5aa:	e248      	b.n	800ca3e <_dtoa_r+0xb4e>
 800c5ac:	46b8      	mov	r8, r7
 800c5ae:	4633      	mov	r3, r6
 800c5b0:	461e      	mov	r6, r3
 800c5b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c5b6:	2a39      	cmp	r2, #57	@ 0x39
 800c5b8:	d106      	bne.n	800c5c8 <_dtoa_r+0x6d8>
 800c5ba:	459a      	cmp	sl, r3
 800c5bc:	d1f8      	bne.n	800c5b0 <_dtoa_r+0x6c0>
 800c5be:	2230      	movs	r2, #48	@ 0x30
 800c5c0:	f108 0801 	add.w	r8, r8, #1
 800c5c4:	f88a 2000 	strb.w	r2, [sl]
 800c5c8:	781a      	ldrb	r2, [r3, #0]
 800c5ca:	3201      	adds	r2, #1
 800c5cc:	701a      	strb	r2, [r3, #0]
 800c5ce:	e7a0      	b.n	800c512 <_dtoa_r+0x622>
 800c5d0:	4b6f      	ldr	r3, [pc, #444]	@ (800c790 <_dtoa_r+0x8a0>)
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	f7f4 f830 	bl	8000638 <__aeabi_dmul>
 800c5d8:	2200      	movs	r2, #0
 800c5da:	2300      	movs	r3, #0
 800c5dc:	4604      	mov	r4, r0
 800c5de:	460d      	mov	r5, r1
 800c5e0:	f7f4 fa92 	bl	8000b08 <__aeabi_dcmpeq>
 800c5e4:	2800      	cmp	r0, #0
 800c5e6:	d09f      	beq.n	800c528 <_dtoa_r+0x638>
 800c5e8:	e7d1      	b.n	800c58e <_dtoa_r+0x69e>
 800c5ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5ec:	2a00      	cmp	r2, #0
 800c5ee:	f000 80ea 	beq.w	800c7c6 <_dtoa_r+0x8d6>
 800c5f2:	9a07      	ldr	r2, [sp, #28]
 800c5f4:	2a01      	cmp	r2, #1
 800c5f6:	f300 80cd 	bgt.w	800c794 <_dtoa_r+0x8a4>
 800c5fa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c5fc:	2a00      	cmp	r2, #0
 800c5fe:	f000 80c1 	beq.w	800c784 <_dtoa_r+0x894>
 800c602:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c606:	9c08      	ldr	r4, [sp, #32]
 800c608:	9e00      	ldr	r6, [sp, #0]
 800c60a:	9a00      	ldr	r2, [sp, #0]
 800c60c:	441a      	add	r2, r3
 800c60e:	9200      	str	r2, [sp, #0]
 800c610:	9a06      	ldr	r2, [sp, #24]
 800c612:	2101      	movs	r1, #1
 800c614:	441a      	add	r2, r3
 800c616:	4648      	mov	r0, r9
 800c618:	9206      	str	r2, [sp, #24]
 800c61a:	f000 fc2d 	bl	800ce78 <__i2b>
 800c61e:	4605      	mov	r5, r0
 800c620:	b166      	cbz	r6, 800c63c <_dtoa_r+0x74c>
 800c622:	9b06      	ldr	r3, [sp, #24]
 800c624:	2b00      	cmp	r3, #0
 800c626:	dd09      	ble.n	800c63c <_dtoa_r+0x74c>
 800c628:	42b3      	cmp	r3, r6
 800c62a:	9a00      	ldr	r2, [sp, #0]
 800c62c:	bfa8      	it	ge
 800c62e:	4633      	movge	r3, r6
 800c630:	1ad2      	subs	r2, r2, r3
 800c632:	9200      	str	r2, [sp, #0]
 800c634:	9a06      	ldr	r2, [sp, #24]
 800c636:	1af6      	subs	r6, r6, r3
 800c638:	1ad3      	subs	r3, r2, r3
 800c63a:	9306      	str	r3, [sp, #24]
 800c63c:	9b08      	ldr	r3, [sp, #32]
 800c63e:	b30b      	cbz	r3, 800c684 <_dtoa_r+0x794>
 800c640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c642:	2b00      	cmp	r3, #0
 800c644:	f000 80c6 	beq.w	800c7d4 <_dtoa_r+0x8e4>
 800c648:	2c00      	cmp	r4, #0
 800c64a:	f000 80c0 	beq.w	800c7ce <_dtoa_r+0x8de>
 800c64e:	4629      	mov	r1, r5
 800c650:	4622      	mov	r2, r4
 800c652:	4648      	mov	r0, r9
 800c654:	f000 fcc8 	bl	800cfe8 <__pow5mult>
 800c658:	9a02      	ldr	r2, [sp, #8]
 800c65a:	4601      	mov	r1, r0
 800c65c:	4605      	mov	r5, r0
 800c65e:	4648      	mov	r0, r9
 800c660:	f000 fc20 	bl	800cea4 <__multiply>
 800c664:	9902      	ldr	r1, [sp, #8]
 800c666:	4680      	mov	r8, r0
 800c668:	4648      	mov	r0, r9
 800c66a:	f000 fb51 	bl	800cd10 <_Bfree>
 800c66e:	9b08      	ldr	r3, [sp, #32]
 800c670:	1b1b      	subs	r3, r3, r4
 800c672:	9308      	str	r3, [sp, #32]
 800c674:	f000 80b1 	beq.w	800c7da <_dtoa_r+0x8ea>
 800c678:	9a08      	ldr	r2, [sp, #32]
 800c67a:	4641      	mov	r1, r8
 800c67c:	4648      	mov	r0, r9
 800c67e:	f000 fcb3 	bl	800cfe8 <__pow5mult>
 800c682:	9002      	str	r0, [sp, #8]
 800c684:	2101      	movs	r1, #1
 800c686:	4648      	mov	r0, r9
 800c688:	f000 fbf6 	bl	800ce78 <__i2b>
 800c68c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c68e:	4604      	mov	r4, r0
 800c690:	2b00      	cmp	r3, #0
 800c692:	f000 81d8 	beq.w	800ca46 <_dtoa_r+0xb56>
 800c696:	461a      	mov	r2, r3
 800c698:	4601      	mov	r1, r0
 800c69a:	4648      	mov	r0, r9
 800c69c:	f000 fca4 	bl	800cfe8 <__pow5mult>
 800c6a0:	9b07      	ldr	r3, [sp, #28]
 800c6a2:	2b01      	cmp	r3, #1
 800c6a4:	4604      	mov	r4, r0
 800c6a6:	f300 809f 	bgt.w	800c7e8 <_dtoa_r+0x8f8>
 800c6aa:	9b04      	ldr	r3, [sp, #16]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	f040 8097 	bne.w	800c7e0 <_dtoa_r+0x8f0>
 800c6b2:	9b05      	ldr	r3, [sp, #20]
 800c6b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	f040 8093 	bne.w	800c7e4 <_dtoa_r+0x8f4>
 800c6be:	9b05      	ldr	r3, [sp, #20]
 800c6c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c6c4:	0d1b      	lsrs	r3, r3, #20
 800c6c6:	051b      	lsls	r3, r3, #20
 800c6c8:	b133      	cbz	r3, 800c6d8 <_dtoa_r+0x7e8>
 800c6ca:	9b00      	ldr	r3, [sp, #0]
 800c6cc:	3301      	adds	r3, #1
 800c6ce:	9300      	str	r3, [sp, #0]
 800c6d0:	9b06      	ldr	r3, [sp, #24]
 800c6d2:	3301      	adds	r3, #1
 800c6d4:	9306      	str	r3, [sp, #24]
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	9308      	str	r3, [sp, #32]
 800c6da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	f000 81b8 	beq.w	800ca52 <_dtoa_r+0xb62>
 800c6e2:	6923      	ldr	r3, [r4, #16]
 800c6e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c6e8:	6918      	ldr	r0, [r3, #16]
 800c6ea:	f000 fb79 	bl	800cde0 <__hi0bits>
 800c6ee:	f1c0 0020 	rsb	r0, r0, #32
 800c6f2:	9b06      	ldr	r3, [sp, #24]
 800c6f4:	4418      	add	r0, r3
 800c6f6:	f010 001f 	ands.w	r0, r0, #31
 800c6fa:	f000 8082 	beq.w	800c802 <_dtoa_r+0x912>
 800c6fe:	f1c0 0320 	rsb	r3, r0, #32
 800c702:	2b04      	cmp	r3, #4
 800c704:	dd73      	ble.n	800c7ee <_dtoa_r+0x8fe>
 800c706:	9b00      	ldr	r3, [sp, #0]
 800c708:	f1c0 001c 	rsb	r0, r0, #28
 800c70c:	4403      	add	r3, r0
 800c70e:	9300      	str	r3, [sp, #0]
 800c710:	9b06      	ldr	r3, [sp, #24]
 800c712:	4403      	add	r3, r0
 800c714:	4406      	add	r6, r0
 800c716:	9306      	str	r3, [sp, #24]
 800c718:	9b00      	ldr	r3, [sp, #0]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	dd05      	ble.n	800c72a <_dtoa_r+0x83a>
 800c71e:	9902      	ldr	r1, [sp, #8]
 800c720:	461a      	mov	r2, r3
 800c722:	4648      	mov	r0, r9
 800c724:	f000 fcba 	bl	800d09c <__lshift>
 800c728:	9002      	str	r0, [sp, #8]
 800c72a:	9b06      	ldr	r3, [sp, #24]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	dd05      	ble.n	800c73c <_dtoa_r+0x84c>
 800c730:	4621      	mov	r1, r4
 800c732:	461a      	mov	r2, r3
 800c734:	4648      	mov	r0, r9
 800c736:	f000 fcb1 	bl	800d09c <__lshift>
 800c73a:	4604      	mov	r4, r0
 800c73c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d061      	beq.n	800c806 <_dtoa_r+0x916>
 800c742:	9802      	ldr	r0, [sp, #8]
 800c744:	4621      	mov	r1, r4
 800c746:	f000 fd15 	bl	800d174 <__mcmp>
 800c74a:	2800      	cmp	r0, #0
 800c74c:	da5b      	bge.n	800c806 <_dtoa_r+0x916>
 800c74e:	2300      	movs	r3, #0
 800c750:	9902      	ldr	r1, [sp, #8]
 800c752:	220a      	movs	r2, #10
 800c754:	4648      	mov	r0, r9
 800c756:	f000 fafd 	bl	800cd54 <__multadd>
 800c75a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c75c:	9002      	str	r0, [sp, #8]
 800c75e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c762:	2b00      	cmp	r3, #0
 800c764:	f000 8177 	beq.w	800ca56 <_dtoa_r+0xb66>
 800c768:	4629      	mov	r1, r5
 800c76a:	2300      	movs	r3, #0
 800c76c:	220a      	movs	r2, #10
 800c76e:	4648      	mov	r0, r9
 800c770:	f000 faf0 	bl	800cd54 <__multadd>
 800c774:	f1bb 0f00 	cmp.w	fp, #0
 800c778:	4605      	mov	r5, r0
 800c77a:	dc6f      	bgt.n	800c85c <_dtoa_r+0x96c>
 800c77c:	9b07      	ldr	r3, [sp, #28]
 800c77e:	2b02      	cmp	r3, #2
 800c780:	dc49      	bgt.n	800c816 <_dtoa_r+0x926>
 800c782:	e06b      	b.n	800c85c <_dtoa_r+0x96c>
 800c784:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c786:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c78a:	e73c      	b.n	800c606 <_dtoa_r+0x716>
 800c78c:	3fe00000 	.word	0x3fe00000
 800c790:	40240000 	.word	0x40240000
 800c794:	9b03      	ldr	r3, [sp, #12]
 800c796:	1e5c      	subs	r4, r3, #1
 800c798:	9b08      	ldr	r3, [sp, #32]
 800c79a:	42a3      	cmp	r3, r4
 800c79c:	db09      	blt.n	800c7b2 <_dtoa_r+0x8c2>
 800c79e:	1b1c      	subs	r4, r3, r4
 800c7a0:	9b03      	ldr	r3, [sp, #12]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	f6bf af30 	bge.w	800c608 <_dtoa_r+0x718>
 800c7a8:	9b00      	ldr	r3, [sp, #0]
 800c7aa:	9a03      	ldr	r2, [sp, #12]
 800c7ac:	1a9e      	subs	r6, r3, r2
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	e72b      	b.n	800c60a <_dtoa_r+0x71a>
 800c7b2:	9b08      	ldr	r3, [sp, #32]
 800c7b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c7b6:	9408      	str	r4, [sp, #32]
 800c7b8:	1ae3      	subs	r3, r4, r3
 800c7ba:	441a      	add	r2, r3
 800c7bc:	9e00      	ldr	r6, [sp, #0]
 800c7be:	9b03      	ldr	r3, [sp, #12]
 800c7c0:	920d      	str	r2, [sp, #52]	@ 0x34
 800c7c2:	2400      	movs	r4, #0
 800c7c4:	e721      	b.n	800c60a <_dtoa_r+0x71a>
 800c7c6:	9c08      	ldr	r4, [sp, #32]
 800c7c8:	9e00      	ldr	r6, [sp, #0]
 800c7ca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c7cc:	e728      	b.n	800c620 <_dtoa_r+0x730>
 800c7ce:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c7d2:	e751      	b.n	800c678 <_dtoa_r+0x788>
 800c7d4:	9a08      	ldr	r2, [sp, #32]
 800c7d6:	9902      	ldr	r1, [sp, #8]
 800c7d8:	e750      	b.n	800c67c <_dtoa_r+0x78c>
 800c7da:	f8cd 8008 	str.w	r8, [sp, #8]
 800c7de:	e751      	b.n	800c684 <_dtoa_r+0x794>
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	e779      	b.n	800c6d8 <_dtoa_r+0x7e8>
 800c7e4:	9b04      	ldr	r3, [sp, #16]
 800c7e6:	e777      	b.n	800c6d8 <_dtoa_r+0x7e8>
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	9308      	str	r3, [sp, #32]
 800c7ec:	e779      	b.n	800c6e2 <_dtoa_r+0x7f2>
 800c7ee:	d093      	beq.n	800c718 <_dtoa_r+0x828>
 800c7f0:	9a00      	ldr	r2, [sp, #0]
 800c7f2:	331c      	adds	r3, #28
 800c7f4:	441a      	add	r2, r3
 800c7f6:	9200      	str	r2, [sp, #0]
 800c7f8:	9a06      	ldr	r2, [sp, #24]
 800c7fa:	441a      	add	r2, r3
 800c7fc:	441e      	add	r6, r3
 800c7fe:	9206      	str	r2, [sp, #24]
 800c800:	e78a      	b.n	800c718 <_dtoa_r+0x828>
 800c802:	4603      	mov	r3, r0
 800c804:	e7f4      	b.n	800c7f0 <_dtoa_r+0x900>
 800c806:	9b03      	ldr	r3, [sp, #12]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	46b8      	mov	r8, r7
 800c80c:	dc20      	bgt.n	800c850 <_dtoa_r+0x960>
 800c80e:	469b      	mov	fp, r3
 800c810:	9b07      	ldr	r3, [sp, #28]
 800c812:	2b02      	cmp	r3, #2
 800c814:	dd1e      	ble.n	800c854 <_dtoa_r+0x964>
 800c816:	f1bb 0f00 	cmp.w	fp, #0
 800c81a:	f47f adb1 	bne.w	800c380 <_dtoa_r+0x490>
 800c81e:	4621      	mov	r1, r4
 800c820:	465b      	mov	r3, fp
 800c822:	2205      	movs	r2, #5
 800c824:	4648      	mov	r0, r9
 800c826:	f000 fa95 	bl	800cd54 <__multadd>
 800c82a:	4601      	mov	r1, r0
 800c82c:	4604      	mov	r4, r0
 800c82e:	9802      	ldr	r0, [sp, #8]
 800c830:	f000 fca0 	bl	800d174 <__mcmp>
 800c834:	2800      	cmp	r0, #0
 800c836:	f77f ada3 	ble.w	800c380 <_dtoa_r+0x490>
 800c83a:	4656      	mov	r6, sl
 800c83c:	2331      	movs	r3, #49	@ 0x31
 800c83e:	f806 3b01 	strb.w	r3, [r6], #1
 800c842:	f108 0801 	add.w	r8, r8, #1
 800c846:	e59f      	b.n	800c388 <_dtoa_r+0x498>
 800c848:	9c03      	ldr	r4, [sp, #12]
 800c84a:	46b8      	mov	r8, r7
 800c84c:	4625      	mov	r5, r4
 800c84e:	e7f4      	b.n	800c83a <_dtoa_r+0x94a>
 800c850:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c854:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c856:	2b00      	cmp	r3, #0
 800c858:	f000 8101 	beq.w	800ca5e <_dtoa_r+0xb6e>
 800c85c:	2e00      	cmp	r6, #0
 800c85e:	dd05      	ble.n	800c86c <_dtoa_r+0x97c>
 800c860:	4629      	mov	r1, r5
 800c862:	4632      	mov	r2, r6
 800c864:	4648      	mov	r0, r9
 800c866:	f000 fc19 	bl	800d09c <__lshift>
 800c86a:	4605      	mov	r5, r0
 800c86c:	9b08      	ldr	r3, [sp, #32]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d05c      	beq.n	800c92c <_dtoa_r+0xa3c>
 800c872:	6869      	ldr	r1, [r5, #4]
 800c874:	4648      	mov	r0, r9
 800c876:	f000 fa0b 	bl	800cc90 <_Balloc>
 800c87a:	4606      	mov	r6, r0
 800c87c:	b928      	cbnz	r0, 800c88a <_dtoa_r+0x99a>
 800c87e:	4b82      	ldr	r3, [pc, #520]	@ (800ca88 <_dtoa_r+0xb98>)
 800c880:	4602      	mov	r2, r0
 800c882:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c886:	f7ff bb4a 	b.w	800bf1e <_dtoa_r+0x2e>
 800c88a:	692a      	ldr	r2, [r5, #16]
 800c88c:	3202      	adds	r2, #2
 800c88e:	0092      	lsls	r2, r2, #2
 800c890:	f105 010c 	add.w	r1, r5, #12
 800c894:	300c      	adds	r0, #12
 800c896:	f7ff fa92 	bl	800bdbe <memcpy>
 800c89a:	2201      	movs	r2, #1
 800c89c:	4631      	mov	r1, r6
 800c89e:	4648      	mov	r0, r9
 800c8a0:	f000 fbfc 	bl	800d09c <__lshift>
 800c8a4:	f10a 0301 	add.w	r3, sl, #1
 800c8a8:	9300      	str	r3, [sp, #0]
 800c8aa:	eb0a 030b 	add.w	r3, sl, fp
 800c8ae:	9308      	str	r3, [sp, #32]
 800c8b0:	9b04      	ldr	r3, [sp, #16]
 800c8b2:	f003 0301 	and.w	r3, r3, #1
 800c8b6:	462f      	mov	r7, r5
 800c8b8:	9306      	str	r3, [sp, #24]
 800c8ba:	4605      	mov	r5, r0
 800c8bc:	9b00      	ldr	r3, [sp, #0]
 800c8be:	9802      	ldr	r0, [sp, #8]
 800c8c0:	4621      	mov	r1, r4
 800c8c2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800c8c6:	f7ff fa88 	bl	800bdda <quorem>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	3330      	adds	r3, #48	@ 0x30
 800c8ce:	9003      	str	r0, [sp, #12]
 800c8d0:	4639      	mov	r1, r7
 800c8d2:	9802      	ldr	r0, [sp, #8]
 800c8d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8d6:	f000 fc4d 	bl	800d174 <__mcmp>
 800c8da:	462a      	mov	r2, r5
 800c8dc:	9004      	str	r0, [sp, #16]
 800c8de:	4621      	mov	r1, r4
 800c8e0:	4648      	mov	r0, r9
 800c8e2:	f000 fc63 	bl	800d1ac <__mdiff>
 800c8e6:	68c2      	ldr	r2, [r0, #12]
 800c8e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8ea:	4606      	mov	r6, r0
 800c8ec:	bb02      	cbnz	r2, 800c930 <_dtoa_r+0xa40>
 800c8ee:	4601      	mov	r1, r0
 800c8f0:	9802      	ldr	r0, [sp, #8]
 800c8f2:	f000 fc3f 	bl	800d174 <__mcmp>
 800c8f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8f8:	4602      	mov	r2, r0
 800c8fa:	4631      	mov	r1, r6
 800c8fc:	4648      	mov	r0, r9
 800c8fe:	920c      	str	r2, [sp, #48]	@ 0x30
 800c900:	9309      	str	r3, [sp, #36]	@ 0x24
 800c902:	f000 fa05 	bl	800cd10 <_Bfree>
 800c906:	9b07      	ldr	r3, [sp, #28]
 800c908:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c90a:	9e00      	ldr	r6, [sp, #0]
 800c90c:	ea42 0103 	orr.w	r1, r2, r3
 800c910:	9b06      	ldr	r3, [sp, #24]
 800c912:	4319      	orrs	r1, r3
 800c914:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c916:	d10d      	bne.n	800c934 <_dtoa_r+0xa44>
 800c918:	2b39      	cmp	r3, #57	@ 0x39
 800c91a:	d027      	beq.n	800c96c <_dtoa_r+0xa7c>
 800c91c:	9a04      	ldr	r2, [sp, #16]
 800c91e:	2a00      	cmp	r2, #0
 800c920:	dd01      	ble.n	800c926 <_dtoa_r+0xa36>
 800c922:	9b03      	ldr	r3, [sp, #12]
 800c924:	3331      	adds	r3, #49	@ 0x31
 800c926:	f88b 3000 	strb.w	r3, [fp]
 800c92a:	e52e      	b.n	800c38a <_dtoa_r+0x49a>
 800c92c:	4628      	mov	r0, r5
 800c92e:	e7b9      	b.n	800c8a4 <_dtoa_r+0x9b4>
 800c930:	2201      	movs	r2, #1
 800c932:	e7e2      	b.n	800c8fa <_dtoa_r+0xa0a>
 800c934:	9904      	ldr	r1, [sp, #16]
 800c936:	2900      	cmp	r1, #0
 800c938:	db04      	blt.n	800c944 <_dtoa_r+0xa54>
 800c93a:	9807      	ldr	r0, [sp, #28]
 800c93c:	4301      	orrs	r1, r0
 800c93e:	9806      	ldr	r0, [sp, #24]
 800c940:	4301      	orrs	r1, r0
 800c942:	d120      	bne.n	800c986 <_dtoa_r+0xa96>
 800c944:	2a00      	cmp	r2, #0
 800c946:	ddee      	ble.n	800c926 <_dtoa_r+0xa36>
 800c948:	9902      	ldr	r1, [sp, #8]
 800c94a:	9300      	str	r3, [sp, #0]
 800c94c:	2201      	movs	r2, #1
 800c94e:	4648      	mov	r0, r9
 800c950:	f000 fba4 	bl	800d09c <__lshift>
 800c954:	4621      	mov	r1, r4
 800c956:	9002      	str	r0, [sp, #8]
 800c958:	f000 fc0c 	bl	800d174 <__mcmp>
 800c95c:	2800      	cmp	r0, #0
 800c95e:	9b00      	ldr	r3, [sp, #0]
 800c960:	dc02      	bgt.n	800c968 <_dtoa_r+0xa78>
 800c962:	d1e0      	bne.n	800c926 <_dtoa_r+0xa36>
 800c964:	07da      	lsls	r2, r3, #31
 800c966:	d5de      	bpl.n	800c926 <_dtoa_r+0xa36>
 800c968:	2b39      	cmp	r3, #57	@ 0x39
 800c96a:	d1da      	bne.n	800c922 <_dtoa_r+0xa32>
 800c96c:	2339      	movs	r3, #57	@ 0x39
 800c96e:	f88b 3000 	strb.w	r3, [fp]
 800c972:	4633      	mov	r3, r6
 800c974:	461e      	mov	r6, r3
 800c976:	3b01      	subs	r3, #1
 800c978:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c97c:	2a39      	cmp	r2, #57	@ 0x39
 800c97e:	d04e      	beq.n	800ca1e <_dtoa_r+0xb2e>
 800c980:	3201      	adds	r2, #1
 800c982:	701a      	strb	r2, [r3, #0]
 800c984:	e501      	b.n	800c38a <_dtoa_r+0x49a>
 800c986:	2a00      	cmp	r2, #0
 800c988:	dd03      	ble.n	800c992 <_dtoa_r+0xaa2>
 800c98a:	2b39      	cmp	r3, #57	@ 0x39
 800c98c:	d0ee      	beq.n	800c96c <_dtoa_r+0xa7c>
 800c98e:	3301      	adds	r3, #1
 800c990:	e7c9      	b.n	800c926 <_dtoa_r+0xa36>
 800c992:	9a00      	ldr	r2, [sp, #0]
 800c994:	9908      	ldr	r1, [sp, #32]
 800c996:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c99a:	428a      	cmp	r2, r1
 800c99c:	d028      	beq.n	800c9f0 <_dtoa_r+0xb00>
 800c99e:	9902      	ldr	r1, [sp, #8]
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	220a      	movs	r2, #10
 800c9a4:	4648      	mov	r0, r9
 800c9a6:	f000 f9d5 	bl	800cd54 <__multadd>
 800c9aa:	42af      	cmp	r7, r5
 800c9ac:	9002      	str	r0, [sp, #8]
 800c9ae:	f04f 0300 	mov.w	r3, #0
 800c9b2:	f04f 020a 	mov.w	r2, #10
 800c9b6:	4639      	mov	r1, r7
 800c9b8:	4648      	mov	r0, r9
 800c9ba:	d107      	bne.n	800c9cc <_dtoa_r+0xadc>
 800c9bc:	f000 f9ca 	bl	800cd54 <__multadd>
 800c9c0:	4607      	mov	r7, r0
 800c9c2:	4605      	mov	r5, r0
 800c9c4:	9b00      	ldr	r3, [sp, #0]
 800c9c6:	3301      	adds	r3, #1
 800c9c8:	9300      	str	r3, [sp, #0]
 800c9ca:	e777      	b.n	800c8bc <_dtoa_r+0x9cc>
 800c9cc:	f000 f9c2 	bl	800cd54 <__multadd>
 800c9d0:	4629      	mov	r1, r5
 800c9d2:	4607      	mov	r7, r0
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	220a      	movs	r2, #10
 800c9d8:	4648      	mov	r0, r9
 800c9da:	f000 f9bb 	bl	800cd54 <__multadd>
 800c9de:	4605      	mov	r5, r0
 800c9e0:	e7f0      	b.n	800c9c4 <_dtoa_r+0xad4>
 800c9e2:	f1bb 0f00 	cmp.w	fp, #0
 800c9e6:	bfcc      	ite	gt
 800c9e8:	465e      	movgt	r6, fp
 800c9ea:	2601      	movle	r6, #1
 800c9ec:	4456      	add	r6, sl
 800c9ee:	2700      	movs	r7, #0
 800c9f0:	9902      	ldr	r1, [sp, #8]
 800c9f2:	9300      	str	r3, [sp, #0]
 800c9f4:	2201      	movs	r2, #1
 800c9f6:	4648      	mov	r0, r9
 800c9f8:	f000 fb50 	bl	800d09c <__lshift>
 800c9fc:	4621      	mov	r1, r4
 800c9fe:	9002      	str	r0, [sp, #8]
 800ca00:	f000 fbb8 	bl	800d174 <__mcmp>
 800ca04:	2800      	cmp	r0, #0
 800ca06:	dcb4      	bgt.n	800c972 <_dtoa_r+0xa82>
 800ca08:	d102      	bne.n	800ca10 <_dtoa_r+0xb20>
 800ca0a:	9b00      	ldr	r3, [sp, #0]
 800ca0c:	07db      	lsls	r3, r3, #31
 800ca0e:	d4b0      	bmi.n	800c972 <_dtoa_r+0xa82>
 800ca10:	4633      	mov	r3, r6
 800ca12:	461e      	mov	r6, r3
 800ca14:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ca18:	2a30      	cmp	r2, #48	@ 0x30
 800ca1a:	d0fa      	beq.n	800ca12 <_dtoa_r+0xb22>
 800ca1c:	e4b5      	b.n	800c38a <_dtoa_r+0x49a>
 800ca1e:	459a      	cmp	sl, r3
 800ca20:	d1a8      	bne.n	800c974 <_dtoa_r+0xa84>
 800ca22:	2331      	movs	r3, #49	@ 0x31
 800ca24:	f108 0801 	add.w	r8, r8, #1
 800ca28:	f88a 3000 	strb.w	r3, [sl]
 800ca2c:	e4ad      	b.n	800c38a <_dtoa_r+0x49a>
 800ca2e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ca30:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ca8c <_dtoa_r+0xb9c>
 800ca34:	b11b      	cbz	r3, 800ca3e <_dtoa_r+0xb4e>
 800ca36:	f10a 0308 	add.w	r3, sl, #8
 800ca3a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ca3c:	6013      	str	r3, [r2, #0]
 800ca3e:	4650      	mov	r0, sl
 800ca40:	b017      	add	sp, #92	@ 0x5c
 800ca42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca46:	9b07      	ldr	r3, [sp, #28]
 800ca48:	2b01      	cmp	r3, #1
 800ca4a:	f77f ae2e 	ble.w	800c6aa <_dtoa_r+0x7ba>
 800ca4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca50:	9308      	str	r3, [sp, #32]
 800ca52:	2001      	movs	r0, #1
 800ca54:	e64d      	b.n	800c6f2 <_dtoa_r+0x802>
 800ca56:	f1bb 0f00 	cmp.w	fp, #0
 800ca5a:	f77f aed9 	ble.w	800c810 <_dtoa_r+0x920>
 800ca5e:	4656      	mov	r6, sl
 800ca60:	9802      	ldr	r0, [sp, #8]
 800ca62:	4621      	mov	r1, r4
 800ca64:	f7ff f9b9 	bl	800bdda <quorem>
 800ca68:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ca6c:	f806 3b01 	strb.w	r3, [r6], #1
 800ca70:	eba6 020a 	sub.w	r2, r6, sl
 800ca74:	4593      	cmp	fp, r2
 800ca76:	ddb4      	ble.n	800c9e2 <_dtoa_r+0xaf2>
 800ca78:	9902      	ldr	r1, [sp, #8]
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	220a      	movs	r2, #10
 800ca7e:	4648      	mov	r0, r9
 800ca80:	f000 f968 	bl	800cd54 <__multadd>
 800ca84:	9002      	str	r0, [sp, #8]
 800ca86:	e7eb      	b.n	800ca60 <_dtoa_r+0xb70>
 800ca88:	0800ebfc 	.word	0x0800ebfc
 800ca8c:	0800eb80 	.word	0x0800eb80

0800ca90 <_free_r>:
 800ca90:	b538      	push	{r3, r4, r5, lr}
 800ca92:	4605      	mov	r5, r0
 800ca94:	2900      	cmp	r1, #0
 800ca96:	d041      	beq.n	800cb1c <_free_r+0x8c>
 800ca98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca9c:	1f0c      	subs	r4, r1, #4
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	bfb8      	it	lt
 800caa2:	18e4      	addlt	r4, r4, r3
 800caa4:	f000 f8e8 	bl	800cc78 <__malloc_lock>
 800caa8:	4a1d      	ldr	r2, [pc, #116]	@ (800cb20 <_free_r+0x90>)
 800caaa:	6813      	ldr	r3, [r2, #0]
 800caac:	b933      	cbnz	r3, 800cabc <_free_r+0x2c>
 800caae:	6063      	str	r3, [r4, #4]
 800cab0:	6014      	str	r4, [r2, #0]
 800cab2:	4628      	mov	r0, r5
 800cab4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cab8:	f000 b8e4 	b.w	800cc84 <__malloc_unlock>
 800cabc:	42a3      	cmp	r3, r4
 800cabe:	d908      	bls.n	800cad2 <_free_r+0x42>
 800cac0:	6820      	ldr	r0, [r4, #0]
 800cac2:	1821      	adds	r1, r4, r0
 800cac4:	428b      	cmp	r3, r1
 800cac6:	bf01      	itttt	eq
 800cac8:	6819      	ldreq	r1, [r3, #0]
 800caca:	685b      	ldreq	r3, [r3, #4]
 800cacc:	1809      	addeq	r1, r1, r0
 800cace:	6021      	streq	r1, [r4, #0]
 800cad0:	e7ed      	b.n	800caae <_free_r+0x1e>
 800cad2:	461a      	mov	r2, r3
 800cad4:	685b      	ldr	r3, [r3, #4]
 800cad6:	b10b      	cbz	r3, 800cadc <_free_r+0x4c>
 800cad8:	42a3      	cmp	r3, r4
 800cada:	d9fa      	bls.n	800cad2 <_free_r+0x42>
 800cadc:	6811      	ldr	r1, [r2, #0]
 800cade:	1850      	adds	r0, r2, r1
 800cae0:	42a0      	cmp	r0, r4
 800cae2:	d10b      	bne.n	800cafc <_free_r+0x6c>
 800cae4:	6820      	ldr	r0, [r4, #0]
 800cae6:	4401      	add	r1, r0
 800cae8:	1850      	adds	r0, r2, r1
 800caea:	4283      	cmp	r3, r0
 800caec:	6011      	str	r1, [r2, #0]
 800caee:	d1e0      	bne.n	800cab2 <_free_r+0x22>
 800caf0:	6818      	ldr	r0, [r3, #0]
 800caf2:	685b      	ldr	r3, [r3, #4]
 800caf4:	6053      	str	r3, [r2, #4]
 800caf6:	4408      	add	r0, r1
 800caf8:	6010      	str	r0, [r2, #0]
 800cafa:	e7da      	b.n	800cab2 <_free_r+0x22>
 800cafc:	d902      	bls.n	800cb04 <_free_r+0x74>
 800cafe:	230c      	movs	r3, #12
 800cb00:	602b      	str	r3, [r5, #0]
 800cb02:	e7d6      	b.n	800cab2 <_free_r+0x22>
 800cb04:	6820      	ldr	r0, [r4, #0]
 800cb06:	1821      	adds	r1, r4, r0
 800cb08:	428b      	cmp	r3, r1
 800cb0a:	bf04      	itt	eq
 800cb0c:	6819      	ldreq	r1, [r3, #0]
 800cb0e:	685b      	ldreq	r3, [r3, #4]
 800cb10:	6063      	str	r3, [r4, #4]
 800cb12:	bf04      	itt	eq
 800cb14:	1809      	addeq	r1, r1, r0
 800cb16:	6021      	streq	r1, [r4, #0]
 800cb18:	6054      	str	r4, [r2, #4]
 800cb1a:	e7ca      	b.n	800cab2 <_free_r+0x22>
 800cb1c:	bd38      	pop	{r3, r4, r5, pc}
 800cb1e:	bf00      	nop
 800cb20:	2000604c 	.word	0x2000604c

0800cb24 <malloc>:
 800cb24:	4b02      	ldr	r3, [pc, #8]	@ (800cb30 <malloc+0xc>)
 800cb26:	4601      	mov	r1, r0
 800cb28:	6818      	ldr	r0, [r3, #0]
 800cb2a:	f000 b825 	b.w	800cb78 <_malloc_r>
 800cb2e:	bf00      	nop
 800cb30:	2000001c 	.word	0x2000001c

0800cb34 <sbrk_aligned>:
 800cb34:	b570      	push	{r4, r5, r6, lr}
 800cb36:	4e0f      	ldr	r6, [pc, #60]	@ (800cb74 <sbrk_aligned+0x40>)
 800cb38:	460c      	mov	r4, r1
 800cb3a:	6831      	ldr	r1, [r6, #0]
 800cb3c:	4605      	mov	r5, r0
 800cb3e:	b911      	cbnz	r1, 800cb46 <sbrk_aligned+0x12>
 800cb40:	f001 f804 	bl	800db4c <_sbrk_r>
 800cb44:	6030      	str	r0, [r6, #0]
 800cb46:	4621      	mov	r1, r4
 800cb48:	4628      	mov	r0, r5
 800cb4a:	f000 ffff 	bl	800db4c <_sbrk_r>
 800cb4e:	1c43      	adds	r3, r0, #1
 800cb50:	d103      	bne.n	800cb5a <sbrk_aligned+0x26>
 800cb52:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800cb56:	4620      	mov	r0, r4
 800cb58:	bd70      	pop	{r4, r5, r6, pc}
 800cb5a:	1cc4      	adds	r4, r0, #3
 800cb5c:	f024 0403 	bic.w	r4, r4, #3
 800cb60:	42a0      	cmp	r0, r4
 800cb62:	d0f8      	beq.n	800cb56 <sbrk_aligned+0x22>
 800cb64:	1a21      	subs	r1, r4, r0
 800cb66:	4628      	mov	r0, r5
 800cb68:	f000 fff0 	bl	800db4c <_sbrk_r>
 800cb6c:	3001      	adds	r0, #1
 800cb6e:	d1f2      	bne.n	800cb56 <sbrk_aligned+0x22>
 800cb70:	e7ef      	b.n	800cb52 <sbrk_aligned+0x1e>
 800cb72:	bf00      	nop
 800cb74:	20006048 	.word	0x20006048

0800cb78 <_malloc_r>:
 800cb78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb7c:	1ccd      	adds	r5, r1, #3
 800cb7e:	f025 0503 	bic.w	r5, r5, #3
 800cb82:	3508      	adds	r5, #8
 800cb84:	2d0c      	cmp	r5, #12
 800cb86:	bf38      	it	cc
 800cb88:	250c      	movcc	r5, #12
 800cb8a:	2d00      	cmp	r5, #0
 800cb8c:	4606      	mov	r6, r0
 800cb8e:	db01      	blt.n	800cb94 <_malloc_r+0x1c>
 800cb90:	42a9      	cmp	r1, r5
 800cb92:	d904      	bls.n	800cb9e <_malloc_r+0x26>
 800cb94:	230c      	movs	r3, #12
 800cb96:	6033      	str	r3, [r6, #0]
 800cb98:	2000      	movs	r0, #0
 800cb9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cc74 <_malloc_r+0xfc>
 800cba2:	f000 f869 	bl	800cc78 <__malloc_lock>
 800cba6:	f8d8 3000 	ldr.w	r3, [r8]
 800cbaa:	461c      	mov	r4, r3
 800cbac:	bb44      	cbnz	r4, 800cc00 <_malloc_r+0x88>
 800cbae:	4629      	mov	r1, r5
 800cbb0:	4630      	mov	r0, r6
 800cbb2:	f7ff ffbf 	bl	800cb34 <sbrk_aligned>
 800cbb6:	1c43      	adds	r3, r0, #1
 800cbb8:	4604      	mov	r4, r0
 800cbba:	d158      	bne.n	800cc6e <_malloc_r+0xf6>
 800cbbc:	f8d8 4000 	ldr.w	r4, [r8]
 800cbc0:	4627      	mov	r7, r4
 800cbc2:	2f00      	cmp	r7, #0
 800cbc4:	d143      	bne.n	800cc4e <_malloc_r+0xd6>
 800cbc6:	2c00      	cmp	r4, #0
 800cbc8:	d04b      	beq.n	800cc62 <_malloc_r+0xea>
 800cbca:	6823      	ldr	r3, [r4, #0]
 800cbcc:	4639      	mov	r1, r7
 800cbce:	4630      	mov	r0, r6
 800cbd0:	eb04 0903 	add.w	r9, r4, r3
 800cbd4:	f000 ffba 	bl	800db4c <_sbrk_r>
 800cbd8:	4581      	cmp	r9, r0
 800cbda:	d142      	bne.n	800cc62 <_malloc_r+0xea>
 800cbdc:	6821      	ldr	r1, [r4, #0]
 800cbde:	1a6d      	subs	r5, r5, r1
 800cbe0:	4629      	mov	r1, r5
 800cbe2:	4630      	mov	r0, r6
 800cbe4:	f7ff ffa6 	bl	800cb34 <sbrk_aligned>
 800cbe8:	3001      	adds	r0, #1
 800cbea:	d03a      	beq.n	800cc62 <_malloc_r+0xea>
 800cbec:	6823      	ldr	r3, [r4, #0]
 800cbee:	442b      	add	r3, r5
 800cbf0:	6023      	str	r3, [r4, #0]
 800cbf2:	f8d8 3000 	ldr.w	r3, [r8]
 800cbf6:	685a      	ldr	r2, [r3, #4]
 800cbf8:	bb62      	cbnz	r2, 800cc54 <_malloc_r+0xdc>
 800cbfa:	f8c8 7000 	str.w	r7, [r8]
 800cbfe:	e00f      	b.n	800cc20 <_malloc_r+0xa8>
 800cc00:	6822      	ldr	r2, [r4, #0]
 800cc02:	1b52      	subs	r2, r2, r5
 800cc04:	d420      	bmi.n	800cc48 <_malloc_r+0xd0>
 800cc06:	2a0b      	cmp	r2, #11
 800cc08:	d917      	bls.n	800cc3a <_malloc_r+0xc2>
 800cc0a:	1961      	adds	r1, r4, r5
 800cc0c:	42a3      	cmp	r3, r4
 800cc0e:	6025      	str	r5, [r4, #0]
 800cc10:	bf18      	it	ne
 800cc12:	6059      	strne	r1, [r3, #4]
 800cc14:	6863      	ldr	r3, [r4, #4]
 800cc16:	bf08      	it	eq
 800cc18:	f8c8 1000 	streq.w	r1, [r8]
 800cc1c:	5162      	str	r2, [r4, r5]
 800cc1e:	604b      	str	r3, [r1, #4]
 800cc20:	4630      	mov	r0, r6
 800cc22:	f000 f82f 	bl	800cc84 <__malloc_unlock>
 800cc26:	f104 000b 	add.w	r0, r4, #11
 800cc2a:	1d23      	adds	r3, r4, #4
 800cc2c:	f020 0007 	bic.w	r0, r0, #7
 800cc30:	1ac2      	subs	r2, r0, r3
 800cc32:	bf1c      	itt	ne
 800cc34:	1a1b      	subne	r3, r3, r0
 800cc36:	50a3      	strne	r3, [r4, r2]
 800cc38:	e7af      	b.n	800cb9a <_malloc_r+0x22>
 800cc3a:	6862      	ldr	r2, [r4, #4]
 800cc3c:	42a3      	cmp	r3, r4
 800cc3e:	bf0c      	ite	eq
 800cc40:	f8c8 2000 	streq.w	r2, [r8]
 800cc44:	605a      	strne	r2, [r3, #4]
 800cc46:	e7eb      	b.n	800cc20 <_malloc_r+0xa8>
 800cc48:	4623      	mov	r3, r4
 800cc4a:	6864      	ldr	r4, [r4, #4]
 800cc4c:	e7ae      	b.n	800cbac <_malloc_r+0x34>
 800cc4e:	463c      	mov	r4, r7
 800cc50:	687f      	ldr	r7, [r7, #4]
 800cc52:	e7b6      	b.n	800cbc2 <_malloc_r+0x4a>
 800cc54:	461a      	mov	r2, r3
 800cc56:	685b      	ldr	r3, [r3, #4]
 800cc58:	42a3      	cmp	r3, r4
 800cc5a:	d1fb      	bne.n	800cc54 <_malloc_r+0xdc>
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	6053      	str	r3, [r2, #4]
 800cc60:	e7de      	b.n	800cc20 <_malloc_r+0xa8>
 800cc62:	230c      	movs	r3, #12
 800cc64:	6033      	str	r3, [r6, #0]
 800cc66:	4630      	mov	r0, r6
 800cc68:	f000 f80c 	bl	800cc84 <__malloc_unlock>
 800cc6c:	e794      	b.n	800cb98 <_malloc_r+0x20>
 800cc6e:	6005      	str	r5, [r0, #0]
 800cc70:	e7d6      	b.n	800cc20 <_malloc_r+0xa8>
 800cc72:	bf00      	nop
 800cc74:	2000604c 	.word	0x2000604c

0800cc78 <__malloc_lock>:
 800cc78:	4801      	ldr	r0, [pc, #4]	@ (800cc80 <__malloc_lock+0x8>)
 800cc7a:	f7ff b89e 	b.w	800bdba <__retarget_lock_acquire_recursive>
 800cc7e:	bf00      	nop
 800cc80:	20006044 	.word	0x20006044

0800cc84 <__malloc_unlock>:
 800cc84:	4801      	ldr	r0, [pc, #4]	@ (800cc8c <__malloc_unlock+0x8>)
 800cc86:	f7ff b899 	b.w	800bdbc <__retarget_lock_release_recursive>
 800cc8a:	bf00      	nop
 800cc8c:	20006044 	.word	0x20006044

0800cc90 <_Balloc>:
 800cc90:	b570      	push	{r4, r5, r6, lr}
 800cc92:	69c6      	ldr	r6, [r0, #28]
 800cc94:	4604      	mov	r4, r0
 800cc96:	460d      	mov	r5, r1
 800cc98:	b976      	cbnz	r6, 800ccb8 <_Balloc+0x28>
 800cc9a:	2010      	movs	r0, #16
 800cc9c:	f7ff ff42 	bl	800cb24 <malloc>
 800cca0:	4602      	mov	r2, r0
 800cca2:	61e0      	str	r0, [r4, #28]
 800cca4:	b920      	cbnz	r0, 800ccb0 <_Balloc+0x20>
 800cca6:	4b18      	ldr	r3, [pc, #96]	@ (800cd08 <_Balloc+0x78>)
 800cca8:	4818      	ldr	r0, [pc, #96]	@ (800cd0c <_Balloc+0x7c>)
 800ccaa:	216b      	movs	r1, #107	@ 0x6b
 800ccac:	f000 ff5e 	bl	800db6c <__assert_func>
 800ccb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ccb4:	6006      	str	r6, [r0, #0]
 800ccb6:	60c6      	str	r6, [r0, #12]
 800ccb8:	69e6      	ldr	r6, [r4, #28]
 800ccba:	68f3      	ldr	r3, [r6, #12]
 800ccbc:	b183      	cbz	r3, 800cce0 <_Balloc+0x50>
 800ccbe:	69e3      	ldr	r3, [r4, #28]
 800ccc0:	68db      	ldr	r3, [r3, #12]
 800ccc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ccc6:	b9b8      	cbnz	r0, 800ccf8 <_Balloc+0x68>
 800ccc8:	2101      	movs	r1, #1
 800ccca:	fa01 f605 	lsl.w	r6, r1, r5
 800ccce:	1d72      	adds	r2, r6, #5
 800ccd0:	0092      	lsls	r2, r2, #2
 800ccd2:	4620      	mov	r0, r4
 800ccd4:	f000 ff68 	bl	800dba8 <_calloc_r>
 800ccd8:	b160      	cbz	r0, 800ccf4 <_Balloc+0x64>
 800ccda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ccde:	e00e      	b.n	800ccfe <_Balloc+0x6e>
 800cce0:	2221      	movs	r2, #33	@ 0x21
 800cce2:	2104      	movs	r1, #4
 800cce4:	4620      	mov	r0, r4
 800cce6:	f000 ff5f 	bl	800dba8 <_calloc_r>
 800ccea:	69e3      	ldr	r3, [r4, #28]
 800ccec:	60f0      	str	r0, [r6, #12]
 800ccee:	68db      	ldr	r3, [r3, #12]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d1e4      	bne.n	800ccbe <_Balloc+0x2e>
 800ccf4:	2000      	movs	r0, #0
 800ccf6:	bd70      	pop	{r4, r5, r6, pc}
 800ccf8:	6802      	ldr	r2, [r0, #0]
 800ccfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ccfe:	2300      	movs	r3, #0
 800cd00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cd04:	e7f7      	b.n	800ccf6 <_Balloc+0x66>
 800cd06:	bf00      	nop
 800cd08:	0800eb8d 	.word	0x0800eb8d
 800cd0c:	0800ec0d 	.word	0x0800ec0d

0800cd10 <_Bfree>:
 800cd10:	b570      	push	{r4, r5, r6, lr}
 800cd12:	69c6      	ldr	r6, [r0, #28]
 800cd14:	4605      	mov	r5, r0
 800cd16:	460c      	mov	r4, r1
 800cd18:	b976      	cbnz	r6, 800cd38 <_Bfree+0x28>
 800cd1a:	2010      	movs	r0, #16
 800cd1c:	f7ff ff02 	bl	800cb24 <malloc>
 800cd20:	4602      	mov	r2, r0
 800cd22:	61e8      	str	r0, [r5, #28]
 800cd24:	b920      	cbnz	r0, 800cd30 <_Bfree+0x20>
 800cd26:	4b09      	ldr	r3, [pc, #36]	@ (800cd4c <_Bfree+0x3c>)
 800cd28:	4809      	ldr	r0, [pc, #36]	@ (800cd50 <_Bfree+0x40>)
 800cd2a:	218f      	movs	r1, #143	@ 0x8f
 800cd2c:	f000 ff1e 	bl	800db6c <__assert_func>
 800cd30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd34:	6006      	str	r6, [r0, #0]
 800cd36:	60c6      	str	r6, [r0, #12]
 800cd38:	b13c      	cbz	r4, 800cd4a <_Bfree+0x3a>
 800cd3a:	69eb      	ldr	r3, [r5, #28]
 800cd3c:	6862      	ldr	r2, [r4, #4]
 800cd3e:	68db      	ldr	r3, [r3, #12]
 800cd40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cd44:	6021      	str	r1, [r4, #0]
 800cd46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cd4a:	bd70      	pop	{r4, r5, r6, pc}
 800cd4c:	0800eb8d 	.word	0x0800eb8d
 800cd50:	0800ec0d 	.word	0x0800ec0d

0800cd54 <__multadd>:
 800cd54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd58:	690d      	ldr	r5, [r1, #16]
 800cd5a:	4607      	mov	r7, r0
 800cd5c:	460c      	mov	r4, r1
 800cd5e:	461e      	mov	r6, r3
 800cd60:	f101 0c14 	add.w	ip, r1, #20
 800cd64:	2000      	movs	r0, #0
 800cd66:	f8dc 3000 	ldr.w	r3, [ip]
 800cd6a:	b299      	uxth	r1, r3
 800cd6c:	fb02 6101 	mla	r1, r2, r1, r6
 800cd70:	0c1e      	lsrs	r6, r3, #16
 800cd72:	0c0b      	lsrs	r3, r1, #16
 800cd74:	fb02 3306 	mla	r3, r2, r6, r3
 800cd78:	b289      	uxth	r1, r1
 800cd7a:	3001      	adds	r0, #1
 800cd7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cd80:	4285      	cmp	r5, r0
 800cd82:	f84c 1b04 	str.w	r1, [ip], #4
 800cd86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cd8a:	dcec      	bgt.n	800cd66 <__multadd+0x12>
 800cd8c:	b30e      	cbz	r6, 800cdd2 <__multadd+0x7e>
 800cd8e:	68a3      	ldr	r3, [r4, #8]
 800cd90:	42ab      	cmp	r3, r5
 800cd92:	dc19      	bgt.n	800cdc8 <__multadd+0x74>
 800cd94:	6861      	ldr	r1, [r4, #4]
 800cd96:	4638      	mov	r0, r7
 800cd98:	3101      	adds	r1, #1
 800cd9a:	f7ff ff79 	bl	800cc90 <_Balloc>
 800cd9e:	4680      	mov	r8, r0
 800cda0:	b928      	cbnz	r0, 800cdae <__multadd+0x5a>
 800cda2:	4602      	mov	r2, r0
 800cda4:	4b0c      	ldr	r3, [pc, #48]	@ (800cdd8 <__multadd+0x84>)
 800cda6:	480d      	ldr	r0, [pc, #52]	@ (800cddc <__multadd+0x88>)
 800cda8:	21ba      	movs	r1, #186	@ 0xba
 800cdaa:	f000 fedf 	bl	800db6c <__assert_func>
 800cdae:	6922      	ldr	r2, [r4, #16]
 800cdb0:	3202      	adds	r2, #2
 800cdb2:	f104 010c 	add.w	r1, r4, #12
 800cdb6:	0092      	lsls	r2, r2, #2
 800cdb8:	300c      	adds	r0, #12
 800cdba:	f7ff f800 	bl	800bdbe <memcpy>
 800cdbe:	4621      	mov	r1, r4
 800cdc0:	4638      	mov	r0, r7
 800cdc2:	f7ff ffa5 	bl	800cd10 <_Bfree>
 800cdc6:	4644      	mov	r4, r8
 800cdc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cdcc:	3501      	adds	r5, #1
 800cdce:	615e      	str	r6, [r3, #20]
 800cdd0:	6125      	str	r5, [r4, #16]
 800cdd2:	4620      	mov	r0, r4
 800cdd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdd8:	0800ebfc 	.word	0x0800ebfc
 800cddc:	0800ec0d 	.word	0x0800ec0d

0800cde0 <__hi0bits>:
 800cde0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cde4:	4603      	mov	r3, r0
 800cde6:	bf36      	itet	cc
 800cde8:	0403      	lslcc	r3, r0, #16
 800cdea:	2000      	movcs	r0, #0
 800cdec:	2010      	movcc	r0, #16
 800cdee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cdf2:	bf3c      	itt	cc
 800cdf4:	021b      	lslcc	r3, r3, #8
 800cdf6:	3008      	addcc	r0, #8
 800cdf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cdfc:	bf3c      	itt	cc
 800cdfe:	011b      	lslcc	r3, r3, #4
 800ce00:	3004      	addcc	r0, #4
 800ce02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce06:	bf3c      	itt	cc
 800ce08:	009b      	lslcc	r3, r3, #2
 800ce0a:	3002      	addcc	r0, #2
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	db05      	blt.n	800ce1c <__hi0bits+0x3c>
 800ce10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ce14:	f100 0001 	add.w	r0, r0, #1
 800ce18:	bf08      	it	eq
 800ce1a:	2020      	moveq	r0, #32
 800ce1c:	4770      	bx	lr

0800ce1e <__lo0bits>:
 800ce1e:	6803      	ldr	r3, [r0, #0]
 800ce20:	4602      	mov	r2, r0
 800ce22:	f013 0007 	ands.w	r0, r3, #7
 800ce26:	d00b      	beq.n	800ce40 <__lo0bits+0x22>
 800ce28:	07d9      	lsls	r1, r3, #31
 800ce2a:	d421      	bmi.n	800ce70 <__lo0bits+0x52>
 800ce2c:	0798      	lsls	r0, r3, #30
 800ce2e:	bf49      	itett	mi
 800ce30:	085b      	lsrmi	r3, r3, #1
 800ce32:	089b      	lsrpl	r3, r3, #2
 800ce34:	2001      	movmi	r0, #1
 800ce36:	6013      	strmi	r3, [r2, #0]
 800ce38:	bf5c      	itt	pl
 800ce3a:	6013      	strpl	r3, [r2, #0]
 800ce3c:	2002      	movpl	r0, #2
 800ce3e:	4770      	bx	lr
 800ce40:	b299      	uxth	r1, r3
 800ce42:	b909      	cbnz	r1, 800ce48 <__lo0bits+0x2a>
 800ce44:	0c1b      	lsrs	r3, r3, #16
 800ce46:	2010      	movs	r0, #16
 800ce48:	b2d9      	uxtb	r1, r3
 800ce4a:	b909      	cbnz	r1, 800ce50 <__lo0bits+0x32>
 800ce4c:	3008      	adds	r0, #8
 800ce4e:	0a1b      	lsrs	r3, r3, #8
 800ce50:	0719      	lsls	r1, r3, #28
 800ce52:	bf04      	itt	eq
 800ce54:	091b      	lsreq	r3, r3, #4
 800ce56:	3004      	addeq	r0, #4
 800ce58:	0799      	lsls	r1, r3, #30
 800ce5a:	bf04      	itt	eq
 800ce5c:	089b      	lsreq	r3, r3, #2
 800ce5e:	3002      	addeq	r0, #2
 800ce60:	07d9      	lsls	r1, r3, #31
 800ce62:	d403      	bmi.n	800ce6c <__lo0bits+0x4e>
 800ce64:	085b      	lsrs	r3, r3, #1
 800ce66:	f100 0001 	add.w	r0, r0, #1
 800ce6a:	d003      	beq.n	800ce74 <__lo0bits+0x56>
 800ce6c:	6013      	str	r3, [r2, #0]
 800ce6e:	4770      	bx	lr
 800ce70:	2000      	movs	r0, #0
 800ce72:	4770      	bx	lr
 800ce74:	2020      	movs	r0, #32
 800ce76:	4770      	bx	lr

0800ce78 <__i2b>:
 800ce78:	b510      	push	{r4, lr}
 800ce7a:	460c      	mov	r4, r1
 800ce7c:	2101      	movs	r1, #1
 800ce7e:	f7ff ff07 	bl	800cc90 <_Balloc>
 800ce82:	4602      	mov	r2, r0
 800ce84:	b928      	cbnz	r0, 800ce92 <__i2b+0x1a>
 800ce86:	4b05      	ldr	r3, [pc, #20]	@ (800ce9c <__i2b+0x24>)
 800ce88:	4805      	ldr	r0, [pc, #20]	@ (800cea0 <__i2b+0x28>)
 800ce8a:	f240 1145 	movw	r1, #325	@ 0x145
 800ce8e:	f000 fe6d 	bl	800db6c <__assert_func>
 800ce92:	2301      	movs	r3, #1
 800ce94:	6144      	str	r4, [r0, #20]
 800ce96:	6103      	str	r3, [r0, #16]
 800ce98:	bd10      	pop	{r4, pc}
 800ce9a:	bf00      	nop
 800ce9c:	0800ebfc 	.word	0x0800ebfc
 800cea0:	0800ec0d 	.word	0x0800ec0d

0800cea4 <__multiply>:
 800cea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cea8:	4617      	mov	r7, r2
 800ceaa:	690a      	ldr	r2, [r1, #16]
 800ceac:	693b      	ldr	r3, [r7, #16]
 800ceae:	429a      	cmp	r2, r3
 800ceb0:	bfa8      	it	ge
 800ceb2:	463b      	movge	r3, r7
 800ceb4:	4689      	mov	r9, r1
 800ceb6:	bfa4      	itt	ge
 800ceb8:	460f      	movge	r7, r1
 800ceba:	4699      	movge	r9, r3
 800cebc:	693d      	ldr	r5, [r7, #16]
 800cebe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cec2:	68bb      	ldr	r3, [r7, #8]
 800cec4:	6879      	ldr	r1, [r7, #4]
 800cec6:	eb05 060a 	add.w	r6, r5, sl
 800ceca:	42b3      	cmp	r3, r6
 800cecc:	b085      	sub	sp, #20
 800cece:	bfb8      	it	lt
 800ced0:	3101      	addlt	r1, #1
 800ced2:	f7ff fedd 	bl	800cc90 <_Balloc>
 800ced6:	b930      	cbnz	r0, 800cee6 <__multiply+0x42>
 800ced8:	4602      	mov	r2, r0
 800ceda:	4b41      	ldr	r3, [pc, #260]	@ (800cfe0 <__multiply+0x13c>)
 800cedc:	4841      	ldr	r0, [pc, #260]	@ (800cfe4 <__multiply+0x140>)
 800cede:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cee2:	f000 fe43 	bl	800db6c <__assert_func>
 800cee6:	f100 0414 	add.w	r4, r0, #20
 800ceea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ceee:	4623      	mov	r3, r4
 800cef0:	2200      	movs	r2, #0
 800cef2:	4573      	cmp	r3, lr
 800cef4:	d320      	bcc.n	800cf38 <__multiply+0x94>
 800cef6:	f107 0814 	add.w	r8, r7, #20
 800cefa:	f109 0114 	add.w	r1, r9, #20
 800cefe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cf02:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cf06:	9302      	str	r3, [sp, #8]
 800cf08:	1beb      	subs	r3, r5, r7
 800cf0a:	3b15      	subs	r3, #21
 800cf0c:	f023 0303 	bic.w	r3, r3, #3
 800cf10:	3304      	adds	r3, #4
 800cf12:	3715      	adds	r7, #21
 800cf14:	42bd      	cmp	r5, r7
 800cf16:	bf38      	it	cc
 800cf18:	2304      	movcc	r3, #4
 800cf1a:	9301      	str	r3, [sp, #4]
 800cf1c:	9b02      	ldr	r3, [sp, #8]
 800cf1e:	9103      	str	r1, [sp, #12]
 800cf20:	428b      	cmp	r3, r1
 800cf22:	d80c      	bhi.n	800cf3e <__multiply+0x9a>
 800cf24:	2e00      	cmp	r6, #0
 800cf26:	dd03      	ble.n	800cf30 <__multiply+0x8c>
 800cf28:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d055      	beq.n	800cfdc <__multiply+0x138>
 800cf30:	6106      	str	r6, [r0, #16]
 800cf32:	b005      	add	sp, #20
 800cf34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf38:	f843 2b04 	str.w	r2, [r3], #4
 800cf3c:	e7d9      	b.n	800cef2 <__multiply+0x4e>
 800cf3e:	f8b1 a000 	ldrh.w	sl, [r1]
 800cf42:	f1ba 0f00 	cmp.w	sl, #0
 800cf46:	d01f      	beq.n	800cf88 <__multiply+0xe4>
 800cf48:	46c4      	mov	ip, r8
 800cf4a:	46a1      	mov	r9, r4
 800cf4c:	2700      	movs	r7, #0
 800cf4e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cf52:	f8d9 3000 	ldr.w	r3, [r9]
 800cf56:	fa1f fb82 	uxth.w	fp, r2
 800cf5a:	b29b      	uxth	r3, r3
 800cf5c:	fb0a 330b 	mla	r3, sl, fp, r3
 800cf60:	443b      	add	r3, r7
 800cf62:	f8d9 7000 	ldr.w	r7, [r9]
 800cf66:	0c12      	lsrs	r2, r2, #16
 800cf68:	0c3f      	lsrs	r7, r7, #16
 800cf6a:	fb0a 7202 	mla	r2, sl, r2, r7
 800cf6e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cf72:	b29b      	uxth	r3, r3
 800cf74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf78:	4565      	cmp	r5, ip
 800cf7a:	f849 3b04 	str.w	r3, [r9], #4
 800cf7e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cf82:	d8e4      	bhi.n	800cf4e <__multiply+0xaa>
 800cf84:	9b01      	ldr	r3, [sp, #4]
 800cf86:	50e7      	str	r7, [r4, r3]
 800cf88:	9b03      	ldr	r3, [sp, #12]
 800cf8a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cf8e:	3104      	adds	r1, #4
 800cf90:	f1b9 0f00 	cmp.w	r9, #0
 800cf94:	d020      	beq.n	800cfd8 <__multiply+0x134>
 800cf96:	6823      	ldr	r3, [r4, #0]
 800cf98:	4647      	mov	r7, r8
 800cf9a:	46a4      	mov	ip, r4
 800cf9c:	f04f 0a00 	mov.w	sl, #0
 800cfa0:	f8b7 b000 	ldrh.w	fp, [r7]
 800cfa4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cfa8:	fb09 220b 	mla	r2, r9, fp, r2
 800cfac:	4452      	add	r2, sl
 800cfae:	b29b      	uxth	r3, r3
 800cfb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cfb4:	f84c 3b04 	str.w	r3, [ip], #4
 800cfb8:	f857 3b04 	ldr.w	r3, [r7], #4
 800cfbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cfc0:	f8bc 3000 	ldrh.w	r3, [ip]
 800cfc4:	fb09 330a 	mla	r3, r9, sl, r3
 800cfc8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cfcc:	42bd      	cmp	r5, r7
 800cfce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cfd2:	d8e5      	bhi.n	800cfa0 <__multiply+0xfc>
 800cfd4:	9a01      	ldr	r2, [sp, #4]
 800cfd6:	50a3      	str	r3, [r4, r2]
 800cfd8:	3404      	adds	r4, #4
 800cfda:	e79f      	b.n	800cf1c <__multiply+0x78>
 800cfdc:	3e01      	subs	r6, #1
 800cfde:	e7a1      	b.n	800cf24 <__multiply+0x80>
 800cfe0:	0800ebfc 	.word	0x0800ebfc
 800cfe4:	0800ec0d 	.word	0x0800ec0d

0800cfe8 <__pow5mult>:
 800cfe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfec:	4615      	mov	r5, r2
 800cfee:	f012 0203 	ands.w	r2, r2, #3
 800cff2:	4607      	mov	r7, r0
 800cff4:	460e      	mov	r6, r1
 800cff6:	d007      	beq.n	800d008 <__pow5mult+0x20>
 800cff8:	4c25      	ldr	r4, [pc, #148]	@ (800d090 <__pow5mult+0xa8>)
 800cffa:	3a01      	subs	r2, #1
 800cffc:	2300      	movs	r3, #0
 800cffe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d002:	f7ff fea7 	bl	800cd54 <__multadd>
 800d006:	4606      	mov	r6, r0
 800d008:	10ad      	asrs	r5, r5, #2
 800d00a:	d03d      	beq.n	800d088 <__pow5mult+0xa0>
 800d00c:	69fc      	ldr	r4, [r7, #28]
 800d00e:	b97c      	cbnz	r4, 800d030 <__pow5mult+0x48>
 800d010:	2010      	movs	r0, #16
 800d012:	f7ff fd87 	bl	800cb24 <malloc>
 800d016:	4602      	mov	r2, r0
 800d018:	61f8      	str	r0, [r7, #28]
 800d01a:	b928      	cbnz	r0, 800d028 <__pow5mult+0x40>
 800d01c:	4b1d      	ldr	r3, [pc, #116]	@ (800d094 <__pow5mult+0xac>)
 800d01e:	481e      	ldr	r0, [pc, #120]	@ (800d098 <__pow5mult+0xb0>)
 800d020:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d024:	f000 fda2 	bl	800db6c <__assert_func>
 800d028:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d02c:	6004      	str	r4, [r0, #0]
 800d02e:	60c4      	str	r4, [r0, #12]
 800d030:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d034:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d038:	b94c      	cbnz	r4, 800d04e <__pow5mult+0x66>
 800d03a:	f240 2171 	movw	r1, #625	@ 0x271
 800d03e:	4638      	mov	r0, r7
 800d040:	f7ff ff1a 	bl	800ce78 <__i2b>
 800d044:	2300      	movs	r3, #0
 800d046:	f8c8 0008 	str.w	r0, [r8, #8]
 800d04a:	4604      	mov	r4, r0
 800d04c:	6003      	str	r3, [r0, #0]
 800d04e:	f04f 0900 	mov.w	r9, #0
 800d052:	07eb      	lsls	r3, r5, #31
 800d054:	d50a      	bpl.n	800d06c <__pow5mult+0x84>
 800d056:	4631      	mov	r1, r6
 800d058:	4622      	mov	r2, r4
 800d05a:	4638      	mov	r0, r7
 800d05c:	f7ff ff22 	bl	800cea4 <__multiply>
 800d060:	4631      	mov	r1, r6
 800d062:	4680      	mov	r8, r0
 800d064:	4638      	mov	r0, r7
 800d066:	f7ff fe53 	bl	800cd10 <_Bfree>
 800d06a:	4646      	mov	r6, r8
 800d06c:	106d      	asrs	r5, r5, #1
 800d06e:	d00b      	beq.n	800d088 <__pow5mult+0xa0>
 800d070:	6820      	ldr	r0, [r4, #0]
 800d072:	b938      	cbnz	r0, 800d084 <__pow5mult+0x9c>
 800d074:	4622      	mov	r2, r4
 800d076:	4621      	mov	r1, r4
 800d078:	4638      	mov	r0, r7
 800d07a:	f7ff ff13 	bl	800cea4 <__multiply>
 800d07e:	6020      	str	r0, [r4, #0]
 800d080:	f8c0 9000 	str.w	r9, [r0]
 800d084:	4604      	mov	r4, r0
 800d086:	e7e4      	b.n	800d052 <__pow5mult+0x6a>
 800d088:	4630      	mov	r0, r6
 800d08a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d08e:	bf00      	nop
 800d090:	0800ecc0 	.word	0x0800ecc0
 800d094:	0800eb8d 	.word	0x0800eb8d
 800d098:	0800ec0d 	.word	0x0800ec0d

0800d09c <__lshift>:
 800d09c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0a0:	460c      	mov	r4, r1
 800d0a2:	6849      	ldr	r1, [r1, #4]
 800d0a4:	6923      	ldr	r3, [r4, #16]
 800d0a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d0aa:	68a3      	ldr	r3, [r4, #8]
 800d0ac:	4607      	mov	r7, r0
 800d0ae:	4691      	mov	r9, r2
 800d0b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d0b4:	f108 0601 	add.w	r6, r8, #1
 800d0b8:	42b3      	cmp	r3, r6
 800d0ba:	db0b      	blt.n	800d0d4 <__lshift+0x38>
 800d0bc:	4638      	mov	r0, r7
 800d0be:	f7ff fde7 	bl	800cc90 <_Balloc>
 800d0c2:	4605      	mov	r5, r0
 800d0c4:	b948      	cbnz	r0, 800d0da <__lshift+0x3e>
 800d0c6:	4602      	mov	r2, r0
 800d0c8:	4b28      	ldr	r3, [pc, #160]	@ (800d16c <__lshift+0xd0>)
 800d0ca:	4829      	ldr	r0, [pc, #164]	@ (800d170 <__lshift+0xd4>)
 800d0cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d0d0:	f000 fd4c 	bl	800db6c <__assert_func>
 800d0d4:	3101      	adds	r1, #1
 800d0d6:	005b      	lsls	r3, r3, #1
 800d0d8:	e7ee      	b.n	800d0b8 <__lshift+0x1c>
 800d0da:	2300      	movs	r3, #0
 800d0dc:	f100 0114 	add.w	r1, r0, #20
 800d0e0:	f100 0210 	add.w	r2, r0, #16
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	4553      	cmp	r3, sl
 800d0e8:	db33      	blt.n	800d152 <__lshift+0xb6>
 800d0ea:	6920      	ldr	r0, [r4, #16]
 800d0ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d0f0:	f104 0314 	add.w	r3, r4, #20
 800d0f4:	f019 091f 	ands.w	r9, r9, #31
 800d0f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d0fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d100:	d02b      	beq.n	800d15a <__lshift+0xbe>
 800d102:	f1c9 0e20 	rsb	lr, r9, #32
 800d106:	468a      	mov	sl, r1
 800d108:	2200      	movs	r2, #0
 800d10a:	6818      	ldr	r0, [r3, #0]
 800d10c:	fa00 f009 	lsl.w	r0, r0, r9
 800d110:	4310      	orrs	r0, r2
 800d112:	f84a 0b04 	str.w	r0, [sl], #4
 800d116:	f853 2b04 	ldr.w	r2, [r3], #4
 800d11a:	459c      	cmp	ip, r3
 800d11c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d120:	d8f3      	bhi.n	800d10a <__lshift+0x6e>
 800d122:	ebac 0304 	sub.w	r3, ip, r4
 800d126:	3b15      	subs	r3, #21
 800d128:	f023 0303 	bic.w	r3, r3, #3
 800d12c:	3304      	adds	r3, #4
 800d12e:	f104 0015 	add.w	r0, r4, #21
 800d132:	4560      	cmp	r0, ip
 800d134:	bf88      	it	hi
 800d136:	2304      	movhi	r3, #4
 800d138:	50ca      	str	r2, [r1, r3]
 800d13a:	b10a      	cbz	r2, 800d140 <__lshift+0xa4>
 800d13c:	f108 0602 	add.w	r6, r8, #2
 800d140:	3e01      	subs	r6, #1
 800d142:	4638      	mov	r0, r7
 800d144:	612e      	str	r6, [r5, #16]
 800d146:	4621      	mov	r1, r4
 800d148:	f7ff fde2 	bl	800cd10 <_Bfree>
 800d14c:	4628      	mov	r0, r5
 800d14e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d152:	f842 0f04 	str.w	r0, [r2, #4]!
 800d156:	3301      	adds	r3, #1
 800d158:	e7c5      	b.n	800d0e6 <__lshift+0x4a>
 800d15a:	3904      	subs	r1, #4
 800d15c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d160:	f841 2f04 	str.w	r2, [r1, #4]!
 800d164:	459c      	cmp	ip, r3
 800d166:	d8f9      	bhi.n	800d15c <__lshift+0xc0>
 800d168:	e7ea      	b.n	800d140 <__lshift+0xa4>
 800d16a:	bf00      	nop
 800d16c:	0800ebfc 	.word	0x0800ebfc
 800d170:	0800ec0d 	.word	0x0800ec0d

0800d174 <__mcmp>:
 800d174:	690a      	ldr	r2, [r1, #16]
 800d176:	4603      	mov	r3, r0
 800d178:	6900      	ldr	r0, [r0, #16]
 800d17a:	1a80      	subs	r0, r0, r2
 800d17c:	b530      	push	{r4, r5, lr}
 800d17e:	d10e      	bne.n	800d19e <__mcmp+0x2a>
 800d180:	3314      	adds	r3, #20
 800d182:	3114      	adds	r1, #20
 800d184:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d188:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d18c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d190:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d194:	4295      	cmp	r5, r2
 800d196:	d003      	beq.n	800d1a0 <__mcmp+0x2c>
 800d198:	d205      	bcs.n	800d1a6 <__mcmp+0x32>
 800d19a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d19e:	bd30      	pop	{r4, r5, pc}
 800d1a0:	42a3      	cmp	r3, r4
 800d1a2:	d3f3      	bcc.n	800d18c <__mcmp+0x18>
 800d1a4:	e7fb      	b.n	800d19e <__mcmp+0x2a>
 800d1a6:	2001      	movs	r0, #1
 800d1a8:	e7f9      	b.n	800d19e <__mcmp+0x2a>
	...

0800d1ac <__mdiff>:
 800d1ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1b0:	4689      	mov	r9, r1
 800d1b2:	4606      	mov	r6, r0
 800d1b4:	4611      	mov	r1, r2
 800d1b6:	4648      	mov	r0, r9
 800d1b8:	4614      	mov	r4, r2
 800d1ba:	f7ff ffdb 	bl	800d174 <__mcmp>
 800d1be:	1e05      	subs	r5, r0, #0
 800d1c0:	d112      	bne.n	800d1e8 <__mdiff+0x3c>
 800d1c2:	4629      	mov	r1, r5
 800d1c4:	4630      	mov	r0, r6
 800d1c6:	f7ff fd63 	bl	800cc90 <_Balloc>
 800d1ca:	4602      	mov	r2, r0
 800d1cc:	b928      	cbnz	r0, 800d1da <__mdiff+0x2e>
 800d1ce:	4b3f      	ldr	r3, [pc, #252]	@ (800d2cc <__mdiff+0x120>)
 800d1d0:	f240 2137 	movw	r1, #567	@ 0x237
 800d1d4:	483e      	ldr	r0, [pc, #248]	@ (800d2d0 <__mdiff+0x124>)
 800d1d6:	f000 fcc9 	bl	800db6c <__assert_func>
 800d1da:	2301      	movs	r3, #1
 800d1dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d1e0:	4610      	mov	r0, r2
 800d1e2:	b003      	add	sp, #12
 800d1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1e8:	bfbc      	itt	lt
 800d1ea:	464b      	movlt	r3, r9
 800d1ec:	46a1      	movlt	r9, r4
 800d1ee:	4630      	mov	r0, r6
 800d1f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d1f4:	bfba      	itte	lt
 800d1f6:	461c      	movlt	r4, r3
 800d1f8:	2501      	movlt	r5, #1
 800d1fa:	2500      	movge	r5, #0
 800d1fc:	f7ff fd48 	bl	800cc90 <_Balloc>
 800d200:	4602      	mov	r2, r0
 800d202:	b918      	cbnz	r0, 800d20c <__mdiff+0x60>
 800d204:	4b31      	ldr	r3, [pc, #196]	@ (800d2cc <__mdiff+0x120>)
 800d206:	f240 2145 	movw	r1, #581	@ 0x245
 800d20a:	e7e3      	b.n	800d1d4 <__mdiff+0x28>
 800d20c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d210:	6926      	ldr	r6, [r4, #16]
 800d212:	60c5      	str	r5, [r0, #12]
 800d214:	f109 0310 	add.w	r3, r9, #16
 800d218:	f109 0514 	add.w	r5, r9, #20
 800d21c:	f104 0e14 	add.w	lr, r4, #20
 800d220:	f100 0b14 	add.w	fp, r0, #20
 800d224:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d228:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d22c:	9301      	str	r3, [sp, #4]
 800d22e:	46d9      	mov	r9, fp
 800d230:	f04f 0c00 	mov.w	ip, #0
 800d234:	9b01      	ldr	r3, [sp, #4]
 800d236:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d23a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d23e:	9301      	str	r3, [sp, #4]
 800d240:	fa1f f38a 	uxth.w	r3, sl
 800d244:	4619      	mov	r1, r3
 800d246:	b283      	uxth	r3, r0
 800d248:	1acb      	subs	r3, r1, r3
 800d24a:	0c00      	lsrs	r0, r0, #16
 800d24c:	4463      	add	r3, ip
 800d24e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d252:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d256:	b29b      	uxth	r3, r3
 800d258:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d25c:	4576      	cmp	r6, lr
 800d25e:	f849 3b04 	str.w	r3, [r9], #4
 800d262:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d266:	d8e5      	bhi.n	800d234 <__mdiff+0x88>
 800d268:	1b33      	subs	r3, r6, r4
 800d26a:	3b15      	subs	r3, #21
 800d26c:	f023 0303 	bic.w	r3, r3, #3
 800d270:	3415      	adds	r4, #21
 800d272:	3304      	adds	r3, #4
 800d274:	42a6      	cmp	r6, r4
 800d276:	bf38      	it	cc
 800d278:	2304      	movcc	r3, #4
 800d27a:	441d      	add	r5, r3
 800d27c:	445b      	add	r3, fp
 800d27e:	461e      	mov	r6, r3
 800d280:	462c      	mov	r4, r5
 800d282:	4544      	cmp	r4, r8
 800d284:	d30e      	bcc.n	800d2a4 <__mdiff+0xf8>
 800d286:	f108 0103 	add.w	r1, r8, #3
 800d28a:	1b49      	subs	r1, r1, r5
 800d28c:	f021 0103 	bic.w	r1, r1, #3
 800d290:	3d03      	subs	r5, #3
 800d292:	45a8      	cmp	r8, r5
 800d294:	bf38      	it	cc
 800d296:	2100      	movcc	r1, #0
 800d298:	440b      	add	r3, r1
 800d29a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d29e:	b191      	cbz	r1, 800d2c6 <__mdiff+0x11a>
 800d2a0:	6117      	str	r7, [r2, #16]
 800d2a2:	e79d      	b.n	800d1e0 <__mdiff+0x34>
 800d2a4:	f854 1b04 	ldr.w	r1, [r4], #4
 800d2a8:	46e6      	mov	lr, ip
 800d2aa:	0c08      	lsrs	r0, r1, #16
 800d2ac:	fa1c fc81 	uxtah	ip, ip, r1
 800d2b0:	4471      	add	r1, lr
 800d2b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d2b6:	b289      	uxth	r1, r1
 800d2b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d2bc:	f846 1b04 	str.w	r1, [r6], #4
 800d2c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d2c4:	e7dd      	b.n	800d282 <__mdiff+0xd6>
 800d2c6:	3f01      	subs	r7, #1
 800d2c8:	e7e7      	b.n	800d29a <__mdiff+0xee>
 800d2ca:	bf00      	nop
 800d2cc:	0800ebfc 	.word	0x0800ebfc
 800d2d0:	0800ec0d 	.word	0x0800ec0d

0800d2d4 <__d2b>:
 800d2d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d2d8:	460f      	mov	r7, r1
 800d2da:	2101      	movs	r1, #1
 800d2dc:	ec59 8b10 	vmov	r8, r9, d0
 800d2e0:	4616      	mov	r6, r2
 800d2e2:	f7ff fcd5 	bl	800cc90 <_Balloc>
 800d2e6:	4604      	mov	r4, r0
 800d2e8:	b930      	cbnz	r0, 800d2f8 <__d2b+0x24>
 800d2ea:	4602      	mov	r2, r0
 800d2ec:	4b23      	ldr	r3, [pc, #140]	@ (800d37c <__d2b+0xa8>)
 800d2ee:	4824      	ldr	r0, [pc, #144]	@ (800d380 <__d2b+0xac>)
 800d2f0:	f240 310f 	movw	r1, #783	@ 0x30f
 800d2f4:	f000 fc3a 	bl	800db6c <__assert_func>
 800d2f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d2fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d300:	b10d      	cbz	r5, 800d306 <__d2b+0x32>
 800d302:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d306:	9301      	str	r3, [sp, #4]
 800d308:	f1b8 0300 	subs.w	r3, r8, #0
 800d30c:	d023      	beq.n	800d356 <__d2b+0x82>
 800d30e:	4668      	mov	r0, sp
 800d310:	9300      	str	r3, [sp, #0]
 800d312:	f7ff fd84 	bl	800ce1e <__lo0bits>
 800d316:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d31a:	b1d0      	cbz	r0, 800d352 <__d2b+0x7e>
 800d31c:	f1c0 0320 	rsb	r3, r0, #32
 800d320:	fa02 f303 	lsl.w	r3, r2, r3
 800d324:	430b      	orrs	r3, r1
 800d326:	40c2      	lsrs	r2, r0
 800d328:	6163      	str	r3, [r4, #20]
 800d32a:	9201      	str	r2, [sp, #4]
 800d32c:	9b01      	ldr	r3, [sp, #4]
 800d32e:	61a3      	str	r3, [r4, #24]
 800d330:	2b00      	cmp	r3, #0
 800d332:	bf0c      	ite	eq
 800d334:	2201      	moveq	r2, #1
 800d336:	2202      	movne	r2, #2
 800d338:	6122      	str	r2, [r4, #16]
 800d33a:	b1a5      	cbz	r5, 800d366 <__d2b+0x92>
 800d33c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d340:	4405      	add	r5, r0
 800d342:	603d      	str	r5, [r7, #0]
 800d344:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d348:	6030      	str	r0, [r6, #0]
 800d34a:	4620      	mov	r0, r4
 800d34c:	b003      	add	sp, #12
 800d34e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d352:	6161      	str	r1, [r4, #20]
 800d354:	e7ea      	b.n	800d32c <__d2b+0x58>
 800d356:	a801      	add	r0, sp, #4
 800d358:	f7ff fd61 	bl	800ce1e <__lo0bits>
 800d35c:	9b01      	ldr	r3, [sp, #4]
 800d35e:	6163      	str	r3, [r4, #20]
 800d360:	3020      	adds	r0, #32
 800d362:	2201      	movs	r2, #1
 800d364:	e7e8      	b.n	800d338 <__d2b+0x64>
 800d366:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d36a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d36e:	6038      	str	r0, [r7, #0]
 800d370:	6918      	ldr	r0, [r3, #16]
 800d372:	f7ff fd35 	bl	800cde0 <__hi0bits>
 800d376:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d37a:	e7e5      	b.n	800d348 <__d2b+0x74>
 800d37c:	0800ebfc 	.word	0x0800ebfc
 800d380:	0800ec0d 	.word	0x0800ec0d

0800d384 <__ssputs_r>:
 800d384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d388:	688e      	ldr	r6, [r1, #8]
 800d38a:	461f      	mov	r7, r3
 800d38c:	42be      	cmp	r6, r7
 800d38e:	680b      	ldr	r3, [r1, #0]
 800d390:	4682      	mov	sl, r0
 800d392:	460c      	mov	r4, r1
 800d394:	4690      	mov	r8, r2
 800d396:	d82d      	bhi.n	800d3f4 <__ssputs_r+0x70>
 800d398:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d39c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d3a0:	d026      	beq.n	800d3f0 <__ssputs_r+0x6c>
 800d3a2:	6965      	ldr	r5, [r4, #20]
 800d3a4:	6909      	ldr	r1, [r1, #16]
 800d3a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d3aa:	eba3 0901 	sub.w	r9, r3, r1
 800d3ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d3b2:	1c7b      	adds	r3, r7, #1
 800d3b4:	444b      	add	r3, r9
 800d3b6:	106d      	asrs	r5, r5, #1
 800d3b8:	429d      	cmp	r5, r3
 800d3ba:	bf38      	it	cc
 800d3bc:	461d      	movcc	r5, r3
 800d3be:	0553      	lsls	r3, r2, #21
 800d3c0:	d527      	bpl.n	800d412 <__ssputs_r+0x8e>
 800d3c2:	4629      	mov	r1, r5
 800d3c4:	f7ff fbd8 	bl	800cb78 <_malloc_r>
 800d3c8:	4606      	mov	r6, r0
 800d3ca:	b360      	cbz	r0, 800d426 <__ssputs_r+0xa2>
 800d3cc:	6921      	ldr	r1, [r4, #16]
 800d3ce:	464a      	mov	r2, r9
 800d3d0:	f7fe fcf5 	bl	800bdbe <memcpy>
 800d3d4:	89a3      	ldrh	r3, [r4, #12]
 800d3d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d3da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3de:	81a3      	strh	r3, [r4, #12]
 800d3e0:	6126      	str	r6, [r4, #16]
 800d3e2:	6165      	str	r5, [r4, #20]
 800d3e4:	444e      	add	r6, r9
 800d3e6:	eba5 0509 	sub.w	r5, r5, r9
 800d3ea:	6026      	str	r6, [r4, #0]
 800d3ec:	60a5      	str	r5, [r4, #8]
 800d3ee:	463e      	mov	r6, r7
 800d3f0:	42be      	cmp	r6, r7
 800d3f2:	d900      	bls.n	800d3f6 <__ssputs_r+0x72>
 800d3f4:	463e      	mov	r6, r7
 800d3f6:	6820      	ldr	r0, [r4, #0]
 800d3f8:	4632      	mov	r2, r6
 800d3fa:	4641      	mov	r1, r8
 800d3fc:	f000 fb6a 	bl	800dad4 <memmove>
 800d400:	68a3      	ldr	r3, [r4, #8]
 800d402:	1b9b      	subs	r3, r3, r6
 800d404:	60a3      	str	r3, [r4, #8]
 800d406:	6823      	ldr	r3, [r4, #0]
 800d408:	4433      	add	r3, r6
 800d40a:	6023      	str	r3, [r4, #0]
 800d40c:	2000      	movs	r0, #0
 800d40e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d412:	462a      	mov	r2, r5
 800d414:	f000 fbee 	bl	800dbf4 <_realloc_r>
 800d418:	4606      	mov	r6, r0
 800d41a:	2800      	cmp	r0, #0
 800d41c:	d1e0      	bne.n	800d3e0 <__ssputs_r+0x5c>
 800d41e:	6921      	ldr	r1, [r4, #16]
 800d420:	4650      	mov	r0, sl
 800d422:	f7ff fb35 	bl	800ca90 <_free_r>
 800d426:	230c      	movs	r3, #12
 800d428:	f8ca 3000 	str.w	r3, [sl]
 800d42c:	89a3      	ldrh	r3, [r4, #12]
 800d42e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d432:	81a3      	strh	r3, [r4, #12]
 800d434:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d438:	e7e9      	b.n	800d40e <__ssputs_r+0x8a>
	...

0800d43c <_svfiprintf_r>:
 800d43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d440:	4698      	mov	r8, r3
 800d442:	898b      	ldrh	r3, [r1, #12]
 800d444:	061b      	lsls	r3, r3, #24
 800d446:	b09d      	sub	sp, #116	@ 0x74
 800d448:	4607      	mov	r7, r0
 800d44a:	460d      	mov	r5, r1
 800d44c:	4614      	mov	r4, r2
 800d44e:	d510      	bpl.n	800d472 <_svfiprintf_r+0x36>
 800d450:	690b      	ldr	r3, [r1, #16]
 800d452:	b973      	cbnz	r3, 800d472 <_svfiprintf_r+0x36>
 800d454:	2140      	movs	r1, #64	@ 0x40
 800d456:	f7ff fb8f 	bl	800cb78 <_malloc_r>
 800d45a:	6028      	str	r0, [r5, #0]
 800d45c:	6128      	str	r0, [r5, #16]
 800d45e:	b930      	cbnz	r0, 800d46e <_svfiprintf_r+0x32>
 800d460:	230c      	movs	r3, #12
 800d462:	603b      	str	r3, [r7, #0]
 800d464:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d468:	b01d      	add	sp, #116	@ 0x74
 800d46a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d46e:	2340      	movs	r3, #64	@ 0x40
 800d470:	616b      	str	r3, [r5, #20]
 800d472:	2300      	movs	r3, #0
 800d474:	9309      	str	r3, [sp, #36]	@ 0x24
 800d476:	2320      	movs	r3, #32
 800d478:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d47c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d480:	2330      	movs	r3, #48	@ 0x30
 800d482:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d620 <_svfiprintf_r+0x1e4>
 800d486:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d48a:	f04f 0901 	mov.w	r9, #1
 800d48e:	4623      	mov	r3, r4
 800d490:	469a      	mov	sl, r3
 800d492:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d496:	b10a      	cbz	r2, 800d49c <_svfiprintf_r+0x60>
 800d498:	2a25      	cmp	r2, #37	@ 0x25
 800d49a:	d1f9      	bne.n	800d490 <_svfiprintf_r+0x54>
 800d49c:	ebba 0b04 	subs.w	fp, sl, r4
 800d4a0:	d00b      	beq.n	800d4ba <_svfiprintf_r+0x7e>
 800d4a2:	465b      	mov	r3, fp
 800d4a4:	4622      	mov	r2, r4
 800d4a6:	4629      	mov	r1, r5
 800d4a8:	4638      	mov	r0, r7
 800d4aa:	f7ff ff6b 	bl	800d384 <__ssputs_r>
 800d4ae:	3001      	adds	r0, #1
 800d4b0:	f000 80a7 	beq.w	800d602 <_svfiprintf_r+0x1c6>
 800d4b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d4b6:	445a      	add	r2, fp
 800d4b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d4ba:	f89a 3000 	ldrb.w	r3, [sl]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	f000 809f 	beq.w	800d602 <_svfiprintf_r+0x1c6>
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d4ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d4ce:	f10a 0a01 	add.w	sl, sl, #1
 800d4d2:	9304      	str	r3, [sp, #16]
 800d4d4:	9307      	str	r3, [sp, #28]
 800d4d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d4da:	931a      	str	r3, [sp, #104]	@ 0x68
 800d4dc:	4654      	mov	r4, sl
 800d4de:	2205      	movs	r2, #5
 800d4e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4e4:	484e      	ldr	r0, [pc, #312]	@ (800d620 <_svfiprintf_r+0x1e4>)
 800d4e6:	f7f2 fe93 	bl	8000210 <memchr>
 800d4ea:	9a04      	ldr	r2, [sp, #16]
 800d4ec:	b9d8      	cbnz	r0, 800d526 <_svfiprintf_r+0xea>
 800d4ee:	06d0      	lsls	r0, r2, #27
 800d4f0:	bf44      	itt	mi
 800d4f2:	2320      	movmi	r3, #32
 800d4f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4f8:	0711      	lsls	r1, r2, #28
 800d4fa:	bf44      	itt	mi
 800d4fc:	232b      	movmi	r3, #43	@ 0x2b
 800d4fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d502:	f89a 3000 	ldrb.w	r3, [sl]
 800d506:	2b2a      	cmp	r3, #42	@ 0x2a
 800d508:	d015      	beq.n	800d536 <_svfiprintf_r+0xfa>
 800d50a:	9a07      	ldr	r2, [sp, #28]
 800d50c:	4654      	mov	r4, sl
 800d50e:	2000      	movs	r0, #0
 800d510:	f04f 0c0a 	mov.w	ip, #10
 800d514:	4621      	mov	r1, r4
 800d516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d51a:	3b30      	subs	r3, #48	@ 0x30
 800d51c:	2b09      	cmp	r3, #9
 800d51e:	d94b      	bls.n	800d5b8 <_svfiprintf_r+0x17c>
 800d520:	b1b0      	cbz	r0, 800d550 <_svfiprintf_r+0x114>
 800d522:	9207      	str	r2, [sp, #28]
 800d524:	e014      	b.n	800d550 <_svfiprintf_r+0x114>
 800d526:	eba0 0308 	sub.w	r3, r0, r8
 800d52a:	fa09 f303 	lsl.w	r3, r9, r3
 800d52e:	4313      	orrs	r3, r2
 800d530:	9304      	str	r3, [sp, #16]
 800d532:	46a2      	mov	sl, r4
 800d534:	e7d2      	b.n	800d4dc <_svfiprintf_r+0xa0>
 800d536:	9b03      	ldr	r3, [sp, #12]
 800d538:	1d19      	adds	r1, r3, #4
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	9103      	str	r1, [sp, #12]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	bfbb      	ittet	lt
 800d542:	425b      	neglt	r3, r3
 800d544:	f042 0202 	orrlt.w	r2, r2, #2
 800d548:	9307      	strge	r3, [sp, #28]
 800d54a:	9307      	strlt	r3, [sp, #28]
 800d54c:	bfb8      	it	lt
 800d54e:	9204      	strlt	r2, [sp, #16]
 800d550:	7823      	ldrb	r3, [r4, #0]
 800d552:	2b2e      	cmp	r3, #46	@ 0x2e
 800d554:	d10a      	bne.n	800d56c <_svfiprintf_r+0x130>
 800d556:	7863      	ldrb	r3, [r4, #1]
 800d558:	2b2a      	cmp	r3, #42	@ 0x2a
 800d55a:	d132      	bne.n	800d5c2 <_svfiprintf_r+0x186>
 800d55c:	9b03      	ldr	r3, [sp, #12]
 800d55e:	1d1a      	adds	r2, r3, #4
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	9203      	str	r2, [sp, #12]
 800d564:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d568:	3402      	adds	r4, #2
 800d56a:	9305      	str	r3, [sp, #20]
 800d56c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d630 <_svfiprintf_r+0x1f4>
 800d570:	7821      	ldrb	r1, [r4, #0]
 800d572:	2203      	movs	r2, #3
 800d574:	4650      	mov	r0, sl
 800d576:	f7f2 fe4b 	bl	8000210 <memchr>
 800d57a:	b138      	cbz	r0, 800d58c <_svfiprintf_r+0x150>
 800d57c:	9b04      	ldr	r3, [sp, #16]
 800d57e:	eba0 000a 	sub.w	r0, r0, sl
 800d582:	2240      	movs	r2, #64	@ 0x40
 800d584:	4082      	lsls	r2, r0
 800d586:	4313      	orrs	r3, r2
 800d588:	3401      	adds	r4, #1
 800d58a:	9304      	str	r3, [sp, #16]
 800d58c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d590:	4824      	ldr	r0, [pc, #144]	@ (800d624 <_svfiprintf_r+0x1e8>)
 800d592:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d596:	2206      	movs	r2, #6
 800d598:	f7f2 fe3a 	bl	8000210 <memchr>
 800d59c:	2800      	cmp	r0, #0
 800d59e:	d036      	beq.n	800d60e <_svfiprintf_r+0x1d2>
 800d5a0:	4b21      	ldr	r3, [pc, #132]	@ (800d628 <_svfiprintf_r+0x1ec>)
 800d5a2:	bb1b      	cbnz	r3, 800d5ec <_svfiprintf_r+0x1b0>
 800d5a4:	9b03      	ldr	r3, [sp, #12]
 800d5a6:	3307      	adds	r3, #7
 800d5a8:	f023 0307 	bic.w	r3, r3, #7
 800d5ac:	3308      	adds	r3, #8
 800d5ae:	9303      	str	r3, [sp, #12]
 800d5b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5b2:	4433      	add	r3, r6
 800d5b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5b6:	e76a      	b.n	800d48e <_svfiprintf_r+0x52>
 800d5b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d5bc:	460c      	mov	r4, r1
 800d5be:	2001      	movs	r0, #1
 800d5c0:	e7a8      	b.n	800d514 <_svfiprintf_r+0xd8>
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	3401      	adds	r4, #1
 800d5c6:	9305      	str	r3, [sp, #20]
 800d5c8:	4619      	mov	r1, r3
 800d5ca:	f04f 0c0a 	mov.w	ip, #10
 800d5ce:	4620      	mov	r0, r4
 800d5d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d5d4:	3a30      	subs	r2, #48	@ 0x30
 800d5d6:	2a09      	cmp	r2, #9
 800d5d8:	d903      	bls.n	800d5e2 <_svfiprintf_r+0x1a6>
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d0c6      	beq.n	800d56c <_svfiprintf_r+0x130>
 800d5de:	9105      	str	r1, [sp, #20]
 800d5e0:	e7c4      	b.n	800d56c <_svfiprintf_r+0x130>
 800d5e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d5e6:	4604      	mov	r4, r0
 800d5e8:	2301      	movs	r3, #1
 800d5ea:	e7f0      	b.n	800d5ce <_svfiprintf_r+0x192>
 800d5ec:	ab03      	add	r3, sp, #12
 800d5ee:	9300      	str	r3, [sp, #0]
 800d5f0:	462a      	mov	r2, r5
 800d5f2:	4b0e      	ldr	r3, [pc, #56]	@ (800d62c <_svfiprintf_r+0x1f0>)
 800d5f4:	a904      	add	r1, sp, #16
 800d5f6:	4638      	mov	r0, r7
 800d5f8:	f7fd fd0e 	bl	800b018 <_printf_float>
 800d5fc:	1c42      	adds	r2, r0, #1
 800d5fe:	4606      	mov	r6, r0
 800d600:	d1d6      	bne.n	800d5b0 <_svfiprintf_r+0x174>
 800d602:	89ab      	ldrh	r3, [r5, #12]
 800d604:	065b      	lsls	r3, r3, #25
 800d606:	f53f af2d 	bmi.w	800d464 <_svfiprintf_r+0x28>
 800d60a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d60c:	e72c      	b.n	800d468 <_svfiprintf_r+0x2c>
 800d60e:	ab03      	add	r3, sp, #12
 800d610:	9300      	str	r3, [sp, #0]
 800d612:	462a      	mov	r2, r5
 800d614:	4b05      	ldr	r3, [pc, #20]	@ (800d62c <_svfiprintf_r+0x1f0>)
 800d616:	a904      	add	r1, sp, #16
 800d618:	4638      	mov	r0, r7
 800d61a:	f7fd ff95 	bl	800b548 <_printf_i>
 800d61e:	e7ed      	b.n	800d5fc <_svfiprintf_r+0x1c0>
 800d620:	0800ec66 	.word	0x0800ec66
 800d624:	0800ec70 	.word	0x0800ec70
 800d628:	0800b019 	.word	0x0800b019
 800d62c:	0800d385 	.word	0x0800d385
 800d630:	0800ec6c 	.word	0x0800ec6c

0800d634 <__sfputc_r>:
 800d634:	6893      	ldr	r3, [r2, #8]
 800d636:	3b01      	subs	r3, #1
 800d638:	2b00      	cmp	r3, #0
 800d63a:	b410      	push	{r4}
 800d63c:	6093      	str	r3, [r2, #8]
 800d63e:	da08      	bge.n	800d652 <__sfputc_r+0x1e>
 800d640:	6994      	ldr	r4, [r2, #24]
 800d642:	42a3      	cmp	r3, r4
 800d644:	db01      	blt.n	800d64a <__sfputc_r+0x16>
 800d646:	290a      	cmp	r1, #10
 800d648:	d103      	bne.n	800d652 <__sfputc_r+0x1e>
 800d64a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d64e:	f7fe ba44 	b.w	800bada <__swbuf_r>
 800d652:	6813      	ldr	r3, [r2, #0]
 800d654:	1c58      	adds	r0, r3, #1
 800d656:	6010      	str	r0, [r2, #0]
 800d658:	7019      	strb	r1, [r3, #0]
 800d65a:	4608      	mov	r0, r1
 800d65c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d660:	4770      	bx	lr

0800d662 <__sfputs_r>:
 800d662:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d664:	4606      	mov	r6, r0
 800d666:	460f      	mov	r7, r1
 800d668:	4614      	mov	r4, r2
 800d66a:	18d5      	adds	r5, r2, r3
 800d66c:	42ac      	cmp	r4, r5
 800d66e:	d101      	bne.n	800d674 <__sfputs_r+0x12>
 800d670:	2000      	movs	r0, #0
 800d672:	e007      	b.n	800d684 <__sfputs_r+0x22>
 800d674:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d678:	463a      	mov	r2, r7
 800d67a:	4630      	mov	r0, r6
 800d67c:	f7ff ffda 	bl	800d634 <__sfputc_r>
 800d680:	1c43      	adds	r3, r0, #1
 800d682:	d1f3      	bne.n	800d66c <__sfputs_r+0xa>
 800d684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d688 <_vfiprintf_r>:
 800d688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d68c:	460d      	mov	r5, r1
 800d68e:	b09d      	sub	sp, #116	@ 0x74
 800d690:	4614      	mov	r4, r2
 800d692:	4698      	mov	r8, r3
 800d694:	4606      	mov	r6, r0
 800d696:	b118      	cbz	r0, 800d6a0 <_vfiprintf_r+0x18>
 800d698:	6a03      	ldr	r3, [r0, #32]
 800d69a:	b90b      	cbnz	r3, 800d6a0 <_vfiprintf_r+0x18>
 800d69c:	f7fe f8fe 	bl	800b89c <__sinit>
 800d6a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d6a2:	07d9      	lsls	r1, r3, #31
 800d6a4:	d405      	bmi.n	800d6b2 <_vfiprintf_r+0x2a>
 800d6a6:	89ab      	ldrh	r3, [r5, #12]
 800d6a8:	059a      	lsls	r2, r3, #22
 800d6aa:	d402      	bmi.n	800d6b2 <_vfiprintf_r+0x2a>
 800d6ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d6ae:	f7fe fb84 	bl	800bdba <__retarget_lock_acquire_recursive>
 800d6b2:	89ab      	ldrh	r3, [r5, #12]
 800d6b4:	071b      	lsls	r3, r3, #28
 800d6b6:	d501      	bpl.n	800d6bc <_vfiprintf_r+0x34>
 800d6b8:	692b      	ldr	r3, [r5, #16]
 800d6ba:	b99b      	cbnz	r3, 800d6e4 <_vfiprintf_r+0x5c>
 800d6bc:	4629      	mov	r1, r5
 800d6be:	4630      	mov	r0, r6
 800d6c0:	f7fe fa4a 	bl	800bb58 <__swsetup_r>
 800d6c4:	b170      	cbz	r0, 800d6e4 <_vfiprintf_r+0x5c>
 800d6c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d6c8:	07dc      	lsls	r4, r3, #31
 800d6ca:	d504      	bpl.n	800d6d6 <_vfiprintf_r+0x4e>
 800d6cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d6d0:	b01d      	add	sp, #116	@ 0x74
 800d6d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6d6:	89ab      	ldrh	r3, [r5, #12]
 800d6d8:	0598      	lsls	r0, r3, #22
 800d6da:	d4f7      	bmi.n	800d6cc <_vfiprintf_r+0x44>
 800d6dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d6de:	f7fe fb6d 	bl	800bdbc <__retarget_lock_release_recursive>
 800d6e2:	e7f3      	b.n	800d6cc <_vfiprintf_r+0x44>
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6e8:	2320      	movs	r3, #32
 800d6ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6f2:	2330      	movs	r3, #48	@ 0x30
 800d6f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d8a4 <_vfiprintf_r+0x21c>
 800d6f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6fc:	f04f 0901 	mov.w	r9, #1
 800d700:	4623      	mov	r3, r4
 800d702:	469a      	mov	sl, r3
 800d704:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d708:	b10a      	cbz	r2, 800d70e <_vfiprintf_r+0x86>
 800d70a:	2a25      	cmp	r2, #37	@ 0x25
 800d70c:	d1f9      	bne.n	800d702 <_vfiprintf_r+0x7a>
 800d70e:	ebba 0b04 	subs.w	fp, sl, r4
 800d712:	d00b      	beq.n	800d72c <_vfiprintf_r+0xa4>
 800d714:	465b      	mov	r3, fp
 800d716:	4622      	mov	r2, r4
 800d718:	4629      	mov	r1, r5
 800d71a:	4630      	mov	r0, r6
 800d71c:	f7ff ffa1 	bl	800d662 <__sfputs_r>
 800d720:	3001      	adds	r0, #1
 800d722:	f000 80a7 	beq.w	800d874 <_vfiprintf_r+0x1ec>
 800d726:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d728:	445a      	add	r2, fp
 800d72a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d72c:	f89a 3000 	ldrb.w	r3, [sl]
 800d730:	2b00      	cmp	r3, #0
 800d732:	f000 809f 	beq.w	800d874 <_vfiprintf_r+0x1ec>
 800d736:	2300      	movs	r3, #0
 800d738:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d73c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d740:	f10a 0a01 	add.w	sl, sl, #1
 800d744:	9304      	str	r3, [sp, #16]
 800d746:	9307      	str	r3, [sp, #28]
 800d748:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d74c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d74e:	4654      	mov	r4, sl
 800d750:	2205      	movs	r2, #5
 800d752:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d756:	4853      	ldr	r0, [pc, #332]	@ (800d8a4 <_vfiprintf_r+0x21c>)
 800d758:	f7f2 fd5a 	bl	8000210 <memchr>
 800d75c:	9a04      	ldr	r2, [sp, #16]
 800d75e:	b9d8      	cbnz	r0, 800d798 <_vfiprintf_r+0x110>
 800d760:	06d1      	lsls	r1, r2, #27
 800d762:	bf44      	itt	mi
 800d764:	2320      	movmi	r3, #32
 800d766:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d76a:	0713      	lsls	r3, r2, #28
 800d76c:	bf44      	itt	mi
 800d76e:	232b      	movmi	r3, #43	@ 0x2b
 800d770:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d774:	f89a 3000 	ldrb.w	r3, [sl]
 800d778:	2b2a      	cmp	r3, #42	@ 0x2a
 800d77a:	d015      	beq.n	800d7a8 <_vfiprintf_r+0x120>
 800d77c:	9a07      	ldr	r2, [sp, #28]
 800d77e:	4654      	mov	r4, sl
 800d780:	2000      	movs	r0, #0
 800d782:	f04f 0c0a 	mov.w	ip, #10
 800d786:	4621      	mov	r1, r4
 800d788:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d78c:	3b30      	subs	r3, #48	@ 0x30
 800d78e:	2b09      	cmp	r3, #9
 800d790:	d94b      	bls.n	800d82a <_vfiprintf_r+0x1a2>
 800d792:	b1b0      	cbz	r0, 800d7c2 <_vfiprintf_r+0x13a>
 800d794:	9207      	str	r2, [sp, #28]
 800d796:	e014      	b.n	800d7c2 <_vfiprintf_r+0x13a>
 800d798:	eba0 0308 	sub.w	r3, r0, r8
 800d79c:	fa09 f303 	lsl.w	r3, r9, r3
 800d7a0:	4313      	orrs	r3, r2
 800d7a2:	9304      	str	r3, [sp, #16]
 800d7a4:	46a2      	mov	sl, r4
 800d7a6:	e7d2      	b.n	800d74e <_vfiprintf_r+0xc6>
 800d7a8:	9b03      	ldr	r3, [sp, #12]
 800d7aa:	1d19      	adds	r1, r3, #4
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	9103      	str	r1, [sp, #12]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	bfbb      	ittet	lt
 800d7b4:	425b      	neglt	r3, r3
 800d7b6:	f042 0202 	orrlt.w	r2, r2, #2
 800d7ba:	9307      	strge	r3, [sp, #28]
 800d7bc:	9307      	strlt	r3, [sp, #28]
 800d7be:	bfb8      	it	lt
 800d7c0:	9204      	strlt	r2, [sp, #16]
 800d7c2:	7823      	ldrb	r3, [r4, #0]
 800d7c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800d7c6:	d10a      	bne.n	800d7de <_vfiprintf_r+0x156>
 800d7c8:	7863      	ldrb	r3, [r4, #1]
 800d7ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7cc:	d132      	bne.n	800d834 <_vfiprintf_r+0x1ac>
 800d7ce:	9b03      	ldr	r3, [sp, #12]
 800d7d0:	1d1a      	adds	r2, r3, #4
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	9203      	str	r2, [sp, #12]
 800d7d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d7da:	3402      	adds	r4, #2
 800d7dc:	9305      	str	r3, [sp, #20]
 800d7de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d8b4 <_vfiprintf_r+0x22c>
 800d7e2:	7821      	ldrb	r1, [r4, #0]
 800d7e4:	2203      	movs	r2, #3
 800d7e6:	4650      	mov	r0, sl
 800d7e8:	f7f2 fd12 	bl	8000210 <memchr>
 800d7ec:	b138      	cbz	r0, 800d7fe <_vfiprintf_r+0x176>
 800d7ee:	9b04      	ldr	r3, [sp, #16]
 800d7f0:	eba0 000a 	sub.w	r0, r0, sl
 800d7f4:	2240      	movs	r2, #64	@ 0x40
 800d7f6:	4082      	lsls	r2, r0
 800d7f8:	4313      	orrs	r3, r2
 800d7fa:	3401      	adds	r4, #1
 800d7fc:	9304      	str	r3, [sp, #16]
 800d7fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d802:	4829      	ldr	r0, [pc, #164]	@ (800d8a8 <_vfiprintf_r+0x220>)
 800d804:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d808:	2206      	movs	r2, #6
 800d80a:	f7f2 fd01 	bl	8000210 <memchr>
 800d80e:	2800      	cmp	r0, #0
 800d810:	d03f      	beq.n	800d892 <_vfiprintf_r+0x20a>
 800d812:	4b26      	ldr	r3, [pc, #152]	@ (800d8ac <_vfiprintf_r+0x224>)
 800d814:	bb1b      	cbnz	r3, 800d85e <_vfiprintf_r+0x1d6>
 800d816:	9b03      	ldr	r3, [sp, #12]
 800d818:	3307      	adds	r3, #7
 800d81a:	f023 0307 	bic.w	r3, r3, #7
 800d81e:	3308      	adds	r3, #8
 800d820:	9303      	str	r3, [sp, #12]
 800d822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d824:	443b      	add	r3, r7
 800d826:	9309      	str	r3, [sp, #36]	@ 0x24
 800d828:	e76a      	b.n	800d700 <_vfiprintf_r+0x78>
 800d82a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d82e:	460c      	mov	r4, r1
 800d830:	2001      	movs	r0, #1
 800d832:	e7a8      	b.n	800d786 <_vfiprintf_r+0xfe>
 800d834:	2300      	movs	r3, #0
 800d836:	3401      	adds	r4, #1
 800d838:	9305      	str	r3, [sp, #20]
 800d83a:	4619      	mov	r1, r3
 800d83c:	f04f 0c0a 	mov.w	ip, #10
 800d840:	4620      	mov	r0, r4
 800d842:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d846:	3a30      	subs	r2, #48	@ 0x30
 800d848:	2a09      	cmp	r2, #9
 800d84a:	d903      	bls.n	800d854 <_vfiprintf_r+0x1cc>
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d0c6      	beq.n	800d7de <_vfiprintf_r+0x156>
 800d850:	9105      	str	r1, [sp, #20]
 800d852:	e7c4      	b.n	800d7de <_vfiprintf_r+0x156>
 800d854:	fb0c 2101 	mla	r1, ip, r1, r2
 800d858:	4604      	mov	r4, r0
 800d85a:	2301      	movs	r3, #1
 800d85c:	e7f0      	b.n	800d840 <_vfiprintf_r+0x1b8>
 800d85e:	ab03      	add	r3, sp, #12
 800d860:	9300      	str	r3, [sp, #0]
 800d862:	462a      	mov	r2, r5
 800d864:	4b12      	ldr	r3, [pc, #72]	@ (800d8b0 <_vfiprintf_r+0x228>)
 800d866:	a904      	add	r1, sp, #16
 800d868:	4630      	mov	r0, r6
 800d86a:	f7fd fbd5 	bl	800b018 <_printf_float>
 800d86e:	4607      	mov	r7, r0
 800d870:	1c78      	adds	r0, r7, #1
 800d872:	d1d6      	bne.n	800d822 <_vfiprintf_r+0x19a>
 800d874:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d876:	07d9      	lsls	r1, r3, #31
 800d878:	d405      	bmi.n	800d886 <_vfiprintf_r+0x1fe>
 800d87a:	89ab      	ldrh	r3, [r5, #12]
 800d87c:	059a      	lsls	r2, r3, #22
 800d87e:	d402      	bmi.n	800d886 <_vfiprintf_r+0x1fe>
 800d880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d882:	f7fe fa9b 	bl	800bdbc <__retarget_lock_release_recursive>
 800d886:	89ab      	ldrh	r3, [r5, #12]
 800d888:	065b      	lsls	r3, r3, #25
 800d88a:	f53f af1f 	bmi.w	800d6cc <_vfiprintf_r+0x44>
 800d88e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d890:	e71e      	b.n	800d6d0 <_vfiprintf_r+0x48>
 800d892:	ab03      	add	r3, sp, #12
 800d894:	9300      	str	r3, [sp, #0]
 800d896:	462a      	mov	r2, r5
 800d898:	4b05      	ldr	r3, [pc, #20]	@ (800d8b0 <_vfiprintf_r+0x228>)
 800d89a:	a904      	add	r1, sp, #16
 800d89c:	4630      	mov	r0, r6
 800d89e:	f7fd fe53 	bl	800b548 <_printf_i>
 800d8a2:	e7e4      	b.n	800d86e <_vfiprintf_r+0x1e6>
 800d8a4:	0800ec66 	.word	0x0800ec66
 800d8a8:	0800ec70 	.word	0x0800ec70
 800d8ac:	0800b019 	.word	0x0800b019
 800d8b0:	0800d663 	.word	0x0800d663
 800d8b4:	0800ec6c 	.word	0x0800ec6c

0800d8b8 <__sflush_r>:
 800d8b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8c0:	0716      	lsls	r6, r2, #28
 800d8c2:	4605      	mov	r5, r0
 800d8c4:	460c      	mov	r4, r1
 800d8c6:	d454      	bmi.n	800d972 <__sflush_r+0xba>
 800d8c8:	684b      	ldr	r3, [r1, #4]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	dc02      	bgt.n	800d8d4 <__sflush_r+0x1c>
 800d8ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	dd48      	ble.n	800d966 <__sflush_r+0xae>
 800d8d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d8d6:	2e00      	cmp	r6, #0
 800d8d8:	d045      	beq.n	800d966 <__sflush_r+0xae>
 800d8da:	2300      	movs	r3, #0
 800d8dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d8e0:	682f      	ldr	r7, [r5, #0]
 800d8e2:	6a21      	ldr	r1, [r4, #32]
 800d8e4:	602b      	str	r3, [r5, #0]
 800d8e6:	d030      	beq.n	800d94a <__sflush_r+0x92>
 800d8e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d8ea:	89a3      	ldrh	r3, [r4, #12]
 800d8ec:	0759      	lsls	r1, r3, #29
 800d8ee:	d505      	bpl.n	800d8fc <__sflush_r+0x44>
 800d8f0:	6863      	ldr	r3, [r4, #4]
 800d8f2:	1ad2      	subs	r2, r2, r3
 800d8f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d8f6:	b10b      	cbz	r3, 800d8fc <__sflush_r+0x44>
 800d8f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d8fa:	1ad2      	subs	r2, r2, r3
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d900:	6a21      	ldr	r1, [r4, #32]
 800d902:	4628      	mov	r0, r5
 800d904:	47b0      	blx	r6
 800d906:	1c43      	adds	r3, r0, #1
 800d908:	89a3      	ldrh	r3, [r4, #12]
 800d90a:	d106      	bne.n	800d91a <__sflush_r+0x62>
 800d90c:	6829      	ldr	r1, [r5, #0]
 800d90e:	291d      	cmp	r1, #29
 800d910:	d82b      	bhi.n	800d96a <__sflush_r+0xb2>
 800d912:	4a2a      	ldr	r2, [pc, #168]	@ (800d9bc <__sflush_r+0x104>)
 800d914:	40ca      	lsrs	r2, r1
 800d916:	07d6      	lsls	r6, r2, #31
 800d918:	d527      	bpl.n	800d96a <__sflush_r+0xb2>
 800d91a:	2200      	movs	r2, #0
 800d91c:	6062      	str	r2, [r4, #4]
 800d91e:	04d9      	lsls	r1, r3, #19
 800d920:	6922      	ldr	r2, [r4, #16]
 800d922:	6022      	str	r2, [r4, #0]
 800d924:	d504      	bpl.n	800d930 <__sflush_r+0x78>
 800d926:	1c42      	adds	r2, r0, #1
 800d928:	d101      	bne.n	800d92e <__sflush_r+0x76>
 800d92a:	682b      	ldr	r3, [r5, #0]
 800d92c:	b903      	cbnz	r3, 800d930 <__sflush_r+0x78>
 800d92e:	6560      	str	r0, [r4, #84]	@ 0x54
 800d930:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d932:	602f      	str	r7, [r5, #0]
 800d934:	b1b9      	cbz	r1, 800d966 <__sflush_r+0xae>
 800d936:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d93a:	4299      	cmp	r1, r3
 800d93c:	d002      	beq.n	800d944 <__sflush_r+0x8c>
 800d93e:	4628      	mov	r0, r5
 800d940:	f7ff f8a6 	bl	800ca90 <_free_r>
 800d944:	2300      	movs	r3, #0
 800d946:	6363      	str	r3, [r4, #52]	@ 0x34
 800d948:	e00d      	b.n	800d966 <__sflush_r+0xae>
 800d94a:	2301      	movs	r3, #1
 800d94c:	4628      	mov	r0, r5
 800d94e:	47b0      	blx	r6
 800d950:	4602      	mov	r2, r0
 800d952:	1c50      	adds	r0, r2, #1
 800d954:	d1c9      	bne.n	800d8ea <__sflush_r+0x32>
 800d956:	682b      	ldr	r3, [r5, #0]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d0c6      	beq.n	800d8ea <__sflush_r+0x32>
 800d95c:	2b1d      	cmp	r3, #29
 800d95e:	d001      	beq.n	800d964 <__sflush_r+0xac>
 800d960:	2b16      	cmp	r3, #22
 800d962:	d11e      	bne.n	800d9a2 <__sflush_r+0xea>
 800d964:	602f      	str	r7, [r5, #0]
 800d966:	2000      	movs	r0, #0
 800d968:	e022      	b.n	800d9b0 <__sflush_r+0xf8>
 800d96a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d96e:	b21b      	sxth	r3, r3
 800d970:	e01b      	b.n	800d9aa <__sflush_r+0xf2>
 800d972:	690f      	ldr	r7, [r1, #16]
 800d974:	2f00      	cmp	r7, #0
 800d976:	d0f6      	beq.n	800d966 <__sflush_r+0xae>
 800d978:	0793      	lsls	r3, r2, #30
 800d97a:	680e      	ldr	r6, [r1, #0]
 800d97c:	bf08      	it	eq
 800d97e:	694b      	ldreq	r3, [r1, #20]
 800d980:	600f      	str	r7, [r1, #0]
 800d982:	bf18      	it	ne
 800d984:	2300      	movne	r3, #0
 800d986:	eba6 0807 	sub.w	r8, r6, r7
 800d98a:	608b      	str	r3, [r1, #8]
 800d98c:	f1b8 0f00 	cmp.w	r8, #0
 800d990:	dde9      	ble.n	800d966 <__sflush_r+0xae>
 800d992:	6a21      	ldr	r1, [r4, #32]
 800d994:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d996:	4643      	mov	r3, r8
 800d998:	463a      	mov	r2, r7
 800d99a:	4628      	mov	r0, r5
 800d99c:	47b0      	blx	r6
 800d99e:	2800      	cmp	r0, #0
 800d9a0:	dc08      	bgt.n	800d9b4 <__sflush_r+0xfc>
 800d9a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9aa:	81a3      	strh	r3, [r4, #12]
 800d9ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d9b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9b4:	4407      	add	r7, r0
 800d9b6:	eba8 0800 	sub.w	r8, r8, r0
 800d9ba:	e7e7      	b.n	800d98c <__sflush_r+0xd4>
 800d9bc:	20400001 	.word	0x20400001

0800d9c0 <_fflush_r>:
 800d9c0:	b538      	push	{r3, r4, r5, lr}
 800d9c2:	690b      	ldr	r3, [r1, #16]
 800d9c4:	4605      	mov	r5, r0
 800d9c6:	460c      	mov	r4, r1
 800d9c8:	b913      	cbnz	r3, 800d9d0 <_fflush_r+0x10>
 800d9ca:	2500      	movs	r5, #0
 800d9cc:	4628      	mov	r0, r5
 800d9ce:	bd38      	pop	{r3, r4, r5, pc}
 800d9d0:	b118      	cbz	r0, 800d9da <_fflush_r+0x1a>
 800d9d2:	6a03      	ldr	r3, [r0, #32]
 800d9d4:	b90b      	cbnz	r3, 800d9da <_fflush_r+0x1a>
 800d9d6:	f7fd ff61 	bl	800b89c <__sinit>
 800d9da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d0f3      	beq.n	800d9ca <_fflush_r+0xa>
 800d9e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d9e4:	07d0      	lsls	r0, r2, #31
 800d9e6:	d404      	bmi.n	800d9f2 <_fflush_r+0x32>
 800d9e8:	0599      	lsls	r1, r3, #22
 800d9ea:	d402      	bmi.n	800d9f2 <_fflush_r+0x32>
 800d9ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d9ee:	f7fe f9e4 	bl	800bdba <__retarget_lock_acquire_recursive>
 800d9f2:	4628      	mov	r0, r5
 800d9f4:	4621      	mov	r1, r4
 800d9f6:	f7ff ff5f 	bl	800d8b8 <__sflush_r>
 800d9fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d9fc:	07da      	lsls	r2, r3, #31
 800d9fe:	4605      	mov	r5, r0
 800da00:	d4e4      	bmi.n	800d9cc <_fflush_r+0xc>
 800da02:	89a3      	ldrh	r3, [r4, #12]
 800da04:	059b      	lsls	r3, r3, #22
 800da06:	d4e1      	bmi.n	800d9cc <_fflush_r+0xc>
 800da08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da0a:	f7fe f9d7 	bl	800bdbc <__retarget_lock_release_recursive>
 800da0e:	e7dd      	b.n	800d9cc <_fflush_r+0xc>

0800da10 <__swhatbuf_r>:
 800da10:	b570      	push	{r4, r5, r6, lr}
 800da12:	460c      	mov	r4, r1
 800da14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da18:	2900      	cmp	r1, #0
 800da1a:	b096      	sub	sp, #88	@ 0x58
 800da1c:	4615      	mov	r5, r2
 800da1e:	461e      	mov	r6, r3
 800da20:	da0d      	bge.n	800da3e <__swhatbuf_r+0x2e>
 800da22:	89a3      	ldrh	r3, [r4, #12]
 800da24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800da28:	f04f 0100 	mov.w	r1, #0
 800da2c:	bf14      	ite	ne
 800da2e:	2340      	movne	r3, #64	@ 0x40
 800da30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800da34:	2000      	movs	r0, #0
 800da36:	6031      	str	r1, [r6, #0]
 800da38:	602b      	str	r3, [r5, #0]
 800da3a:	b016      	add	sp, #88	@ 0x58
 800da3c:	bd70      	pop	{r4, r5, r6, pc}
 800da3e:	466a      	mov	r2, sp
 800da40:	f000 f862 	bl	800db08 <_fstat_r>
 800da44:	2800      	cmp	r0, #0
 800da46:	dbec      	blt.n	800da22 <__swhatbuf_r+0x12>
 800da48:	9901      	ldr	r1, [sp, #4]
 800da4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800da4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800da52:	4259      	negs	r1, r3
 800da54:	4159      	adcs	r1, r3
 800da56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da5a:	e7eb      	b.n	800da34 <__swhatbuf_r+0x24>

0800da5c <__smakebuf_r>:
 800da5c:	898b      	ldrh	r3, [r1, #12]
 800da5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da60:	079d      	lsls	r5, r3, #30
 800da62:	4606      	mov	r6, r0
 800da64:	460c      	mov	r4, r1
 800da66:	d507      	bpl.n	800da78 <__smakebuf_r+0x1c>
 800da68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800da6c:	6023      	str	r3, [r4, #0]
 800da6e:	6123      	str	r3, [r4, #16]
 800da70:	2301      	movs	r3, #1
 800da72:	6163      	str	r3, [r4, #20]
 800da74:	b003      	add	sp, #12
 800da76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da78:	ab01      	add	r3, sp, #4
 800da7a:	466a      	mov	r2, sp
 800da7c:	f7ff ffc8 	bl	800da10 <__swhatbuf_r>
 800da80:	9f00      	ldr	r7, [sp, #0]
 800da82:	4605      	mov	r5, r0
 800da84:	4639      	mov	r1, r7
 800da86:	4630      	mov	r0, r6
 800da88:	f7ff f876 	bl	800cb78 <_malloc_r>
 800da8c:	b948      	cbnz	r0, 800daa2 <__smakebuf_r+0x46>
 800da8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da92:	059a      	lsls	r2, r3, #22
 800da94:	d4ee      	bmi.n	800da74 <__smakebuf_r+0x18>
 800da96:	f023 0303 	bic.w	r3, r3, #3
 800da9a:	f043 0302 	orr.w	r3, r3, #2
 800da9e:	81a3      	strh	r3, [r4, #12]
 800daa0:	e7e2      	b.n	800da68 <__smakebuf_r+0xc>
 800daa2:	89a3      	ldrh	r3, [r4, #12]
 800daa4:	6020      	str	r0, [r4, #0]
 800daa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800daaa:	81a3      	strh	r3, [r4, #12]
 800daac:	9b01      	ldr	r3, [sp, #4]
 800daae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dab2:	b15b      	cbz	r3, 800dacc <__smakebuf_r+0x70>
 800dab4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dab8:	4630      	mov	r0, r6
 800daba:	f000 f837 	bl	800db2c <_isatty_r>
 800dabe:	b128      	cbz	r0, 800dacc <__smakebuf_r+0x70>
 800dac0:	89a3      	ldrh	r3, [r4, #12]
 800dac2:	f023 0303 	bic.w	r3, r3, #3
 800dac6:	f043 0301 	orr.w	r3, r3, #1
 800daca:	81a3      	strh	r3, [r4, #12]
 800dacc:	89a3      	ldrh	r3, [r4, #12]
 800dace:	431d      	orrs	r5, r3
 800dad0:	81a5      	strh	r5, [r4, #12]
 800dad2:	e7cf      	b.n	800da74 <__smakebuf_r+0x18>

0800dad4 <memmove>:
 800dad4:	4288      	cmp	r0, r1
 800dad6:	b510      	push	{r4, lr}
 800dad8:	eb01 0402 	add.w	r4, r1, r2
 800dadc:	d902      	bls.n	800dae4 <memmove+0x10>
 800dade:	4284      	cmp	r4, r0
 800dae0:	4623      	mov	r3, r4
 800dae2:	d807      	bhi.n	800daf4 <memmove+0x20>
 800dae4:	1e43      	subs	r3, r0, #1
 800dae6:	42a1      	cmp	r1, r4
 800dae8:	d008      	beq.n	800dafc <memmove+0x28>
 800daea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800daee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800daf2:	e7f8      	b.n	800dae6 <memmove+0x12>
 800daf4:	4402      	add	r2, r0
 800daf6:	4601      	mov	r1, r0
 800daf8:	428a      	cmp	r2, r1
 800dafa:	d100      	bne.n	800dafe <memmove+0x2a>
 800dafc:	bd10      	pop	{r4, pc}
 800dafe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db06:	e7f7      	b.n	800daf8 <memmove+0x24>

0800db08 <_fstat_r>:
 800db08:	b538      	push	{r3, r4, r5, lr}
 800db0a:	4d07      	ldr	r5, [pc, #28]	@ (800db28 <_fstat_r+0x20>)
 800db0c:	2300      	movs	r3, #0
 800db0e:	4604      	mov	r4, r0
 800db10:	4608      	mov	r0, r1
 800db12:	4611      	mov	r1, r2
 800db14:	602b      	str	r3, [r5, #0]
 800db16:	f7f4 fabb 	bl	8002090 <_fstat>
 800db1a:	1c43      	adds	r3, r0, #1
 800db1c:	d102      	bne.n	800db24 <_fstat_r+0x1c>
 800db1e:	682b      	ldr	r3, [r5, #0]
 800db20:	b103      	cbz	r3, 800db24 <_fstat_r+0x1c>
 800db22:	6023      	str	r3, [r4, #0]
 800db24:	bd38      	pop	{r3, r4, r5, pc}
 800db26:	bf00      	nop
 800db28:	20006040 	.word	0x20006040

0800db2c <_isatty_r>:
 800db2c:	b538      	push	{r3, r4, r5, lr}
 800db2e:	4d06      	ldr	r5, [pc, #24]	@ (800db48 <_isatty_r+0x1c>)
 800db30:	2300      	movs	r3, #0
 800db32:	4604      	mov	r4, r0
 800db34:	4608      	mov	r0, r1
 800db36:	602b      	str	r3, [r5, #0]
 800db38:	f7f4 faba 	bl	80020b0 <_isatty>
 800db3c:	1c43      	adds	r3, r0, #1
 800db3e:	d102      	bne.n	800db46 <_isatty_r+0x1a>
 800db40:	682b      	ldr	r3, [r5, #0]
 800db42:	b103      	cbz	r3, 800db46 <_isatty_r+0x1a>
 800db44:	6023      	str	r3, [r4, #0]
 800db46:	bd38      	pop	{r3, r4, r5, pc}
 800db48:	20006040 	.word	0x20006040

0800db4c <_sbrk_r>:
 800db4c:	b538      	push	{r3, r4, r5, lr}
 800db4e:	4d06      	ldr	r5, [pc, #24]	@ (800db68 <_sbrk_r+0x1c>)
 800db50:	2300      	movs	r3, #0
 800db52:	4604      	mov	r4, r0
 800db54:	4608      	mov	r0, r1
 800db56:	602b      	str	r3, [r5, #0]
 800db58:	f7f4 fac2 	bl	80020e0 <_sbrk>
 800db5c:	1c43      	adds	r3, r0, #1
 800db5e:	d102      	bne.n	800db66 <_sbrk_r+0x1a>
 800db60:	682b      	ldr	r3, [r5, #0]
 800db62:	b103      	cbz	r3, 800db66 <_sbrk_r+0x1a>
 800db64:	6023      	str	r3, [r4, #0]
 800db66:	bd38      	pop	{r3, r4, r5, pc}
 800db68:	20006040 	.word	0x20006040

0800db6c <__assert_func>:
 800db6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800db6e:	4614      	mov	r4, r2
 800db70:	461a      	mov	r2, r3
 800db72:	4b09      	ldr	r3, [pc, #36]	@ (800db98 <__assert_func+0x2c>)
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	4605      	mov	r5, r0
 800db78:	68d8      	ldr	r0, [r3, #12]
 800db7a:	b14c      	cbz	r4, 800db90 <__assert_func+0x24>
 800db7c:	4b07      	ldr	r3, [pc, #28]	@ (800db9c <__assert_func+0x30>)
 800db7e:	9100      	str	r1, [sp, #0]
 800db80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800db84:	4906      	ldr	r1, [pc, #24]	@ (800dba0 <__assert_func+0x34>)
 800db86:	462b      	mov	r3, r5
 800db88:	f000 f870 	bl	800dc6c <fiprintf>
 800db8c:	f000 f880 	bl	800dc90 <abort>
 800db90:	4b04      	ldr	r3, [pc, #16]	@ (800dba4 <__assert_func+0x38>)
 800db92:	461c      	mov	r4, r3
 800db94:	e7f3      	b.n	800db7e <__assert_func+0x12>
 800db96:	bf00      	nop
 800db98:	2000001c 	.word	0x2000001c
 800db9c:	0800ec81 	.word	0x0800ec81
 800dba0:	0800ec8e 	.word	0x0800ec8e
 800dba4:	0800ecbc 	.word	0x0800ecbc

0800dba8 <_calloc_r>:
 800dba8:	b570      	push	{r4, r5, r6, lr}
 800dbaa:	fba1 5402 	umull	r5, r4, r1, r2
 800dbae:	b934      	cbnz	r4, 800dbbe <_calloc_r+0x16>
 800dbb0:	4629      	mov	r1, r5
 800dbb2:	f7fe ffe1 	bl	800cb78 <_malloc_r>
 800dbb6:	4606      	mov	r6, r0
 800dbb8:	b928      	cbnz	r0, 800dbc6 <_calloc_r+0x1e>
 800dbba:	4630      	mov	r0, r6
 800dbbc:	bd70      	pop	{r4, r5, r6, pc}
 800dbbe:	220c      	movs	r2, #12
 800dbc0:	6002      	str	r2, [r0, #0]
 800dbc2:	2600      	movs	r6, #0
 800dbc4:	e7f9      	b.n	800dbba <_calloc_r+0x12>
 800dbc6:	462a      	mov	r2, r5
 800dbc8:	4621      	mov	r1, r4
 800dbca:	f7fe f81b 	bl	800bc04 <memset>
 800dbce:	e7f4      	b.n	800dbba <_calloc_r+0x12>

0800dbd0 <__ascii_mbtowc>:
 800dbd0:	b082      	sub	sp, #8
 800dbd2:	b901      	cbnz	r1, 800dbd6 <__ascii_mbtowc+0x6>
 800dbd4:	a901      	add	r1, sp, #4
 800dbd6:	b142      	cbz	r2, 800dbea <__ascii_mbtowc+0x1a>
 800dbd8:	b14b      	cbz	r3, 800dbee <__ascii_mbtowc+0x1e>
 800dbda:	7813      	ldrb	r3, [r2, #0]
 800dbdc:	600b      	str	r3, [r1, #0]
 800dbde:	7812      	ldrb	r2, [r2, #0]
 800dbe0:	1e10      	subs	r0, r2, #0
 800dbe2:	bf18      	it	ne
 800dbe4:	2001      	movne	r0, #1
 800dbe6:	b002      	add	sp, #8
 800dbe8:	4770      	bx	lr
 800dbea:	4610      	mov	r0, r2
 800dbec:	e7fb      	b.n	800dbe6 <__ascii_mbtowc+0x16>
 800dbee:	f06f 0001 	mvn.w	r0, #1
 800dbf2:	e7f8      	b.n	800dbe6 <__ascii_mbtowc+0x16>

0800dbf4 <_realloc_r>:
 800dbf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbf8:	4607      	mov	r7, r0
 800dbfa:	4614      	mov	r4, r2
 800dbfc:	460d      	mov	r5, r1
 800dbfe:	b921      	cbnz	r1, 800dc0a <_realloc_r+0x16>
 800dc00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dc04:	4611      	mov	r1, r2
 800dc06:	f7fe bfb7 	b.w	800cb78 <_malloc_r>
 800dc0a:	b92a      	cbnz	r2, 800dc18 <_realloc_r+0x24>
 800dc0c:	f7fe ff40 	bl	800ca90 <_free_r>
 800dc10:	4625      	mov	r5, r4
 800dc12:	4628      	mov	r0, r5
 800dc14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc18:	f000 f841 	bl	800dc9e <_malloc_usable_size_r>
 800dc1c:	4284      	cmp	r4, r0
 800dc1e:	4606      	mov	r6, r0
 800dc20:	d802      	bhi.n	800dc28 <_realloc_r+0x34>
 800dc22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dc26:	d8f4      	bhi.n	800dc12 <_realloc_r+0x1e>
 800dc28:	4621      	mov	r1, r4
 800dc2a:	4638      	mov	r0, r7
 800dc2c:	f7fe ffa4 	bl	800cb78 <_malloc_r>
 800dc30:	4680      	mov	r8, r0
 800dc32:	b908      	cbnz	r0, 800dc38 <_realloc_r+0x44>
 800dc34:	4645      	mov	r5, r8
 800dc36:	e7ec      	b.n	800dc12 <_realloc_r+0x1e>
 800dc38:	42b4      	cmp	r4, r6
 800dc3a:	4622      	mov	r2, r4
 800dc3c:	4629      	mov	r1, r5
 800dc3e:	bf28      	it	cs
 800dc40:	4632      	movcs	r2, r6
 800dc42:	f7fe f8bc 	bl	800bdbe <memcpy>
 800dc46:	4629      	mov	r1, r5
 800dc48:	4638      	mov	r0, r7
 800dc4a:	f7fe ff21 	bl	800ca90 <_free_r>
 800dc4e:	e7f1      	b.n	800dc34 <_realloc_r+0x40>

0800dc50 <__ascii_wctomb>:
 800dc50:	4603      	mov	r3, r0
 800dc52:	4608      	mov	r0, r1
 800dc54:	b141      	cbz	r1, 800dc68 <__ascii_wctomb+0x18>
 800dc56:	2aff      	cmp	r2, #255	@ 0xff
 800dc58:	d904      	bls.n	800dc64 <__ascii_wctomb+0x14>
 800dc5a:	228a      	movs	r2, #138	@ 0x8a
 800dc5c:	601a      	str	r2, [r3, #0]
 800dc5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dc62:	4770      	bx	lr
 800dc64:	700a      	strb	r2, [r1, #0]
 800dc66:	2001      	movs	r0, #1
 800dc68:	4770      	bx	lr
	...

0800dc6c <fiprintf>:
 800dc6c:	b40e      	push	{r1, r2, r3}
 800dc6e:	b503      	push	{r0, r1, lr}
 800dc70:	4601      	mov	r1, r0
 800dc72:	ab03      	add	r3, sp, #12
 800dc74:	4805      	ldr	r0, [pc, #20]	@ (800dc8c <fiprintf+0x20>)
 800dc76:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc7a:	6800      	ldr	r0, [r0, #0]
 800dc7c:	9301      	str	r3, [sp, #4]
 800dc7e:	f7ff fd03 	bl	800d688 <_vfiprintf_r>
 800dc82:	b002      	add	sp, #8
 800dc84:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc88:	b003      	add	sp, #12
 800dc8a:	4770      	bx	lr
 800dc8c:	2000001c 	.word	0x2000001c

0800dc90 <abort>:
 800dc90:	b508      	push	{r3, lr}
 800dc92:	2006      	movs	r0, #6
 800dc94:	f000 f834 	bl	800dd00 <raise>
 800dc98:	2001      	movs	r0, #1
 800dc9a:	f7f4 f9a9 	bl	8001ff0 <_exit>

0800dc9e <_malloc_usable_size_r>:
 800dc9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dca2:	1f18      	subs	r0, r3, #4
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	bfbc      	itt	lt
 800dca8:	580b      	ldrlt	r3, [r1, r0]
 800dcaa:	18c0      	addlt	r0, r0, r3
 800dcac:	4770      	bx	lr

0800dcae <_raise_r>:
 800dcae:	291f      	cmp	r1, #31
 800dcb0:	b538      	push	{r3, r4, r5, lr}
 800dcb2:	4605      	mov	r5, r0
 800dcb4:	460c      	mov	r4, r1
 800dcb6:	d904      	bls.n	800dcc2 <_raise_r+0x14>
 800dcb8:	2316      	movs	r3, #22
 800dcba:	6003      	str	r3, [r0, #0]
 800dcbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dcc0:	bd38      	pop	{r3, r4, r5, pc}
 800dcc2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dcc4:	b112      	cbz	r2, 800dccc <_raise_r+0x1e>
 800dcc6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dcca:	b94b      	cbnz	r3, 800dce0 <_raise_r+0x32>
 800dccc:	4628      	mov	r0, r5
 800dcce:	f000 f831 	bl	800dd34 <_getpid_r>
 800dcd2:	4622      	mov	r2, r4
 800dcd4:	4601      	mov	r1, r0
 800dcd6:	4628      	mov	r0, r5
 800dcd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dcdc:	f000 b818 	b.w	800dd10 <_kill_r>
 800dce0:	2b01      	cmp	r3, #1
 800dce2:	d00a      	beq.n	800dcfa <_raise_r+0x4c>
 800dce4:	1c59      	adds	r1, r3, #1
 800dce6:	d103      	bne.n	800dcf0 <_raise_r+0x42>
 800dce8:	2316      	movs	r3, #22
 800dcea:	6003      	str	r3, [r0, #0]
 800dcec:	2001      	movs	r0, #1
 800dcee:	e7e7      	b.n	800dcc0 <_raise_r+0x12>
 800dcf0:	2100      	movs	r1, #0
 800dcf2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dcf6:	4620      	mov	r0, r4
 800dcf8:	4798      	blx	r3
 800dcfa:	2000      	movs	r0, #0
 800dcfc:	e7e0      	b.n	800dcc0 <_raise_r+0x12>
	...

0800dd00 <raise>:
 800dd00:	4b02      	ldr	r3, [pc, #8]	@ (800dd0c <raise+0xc>)
 800dd02:	4601      	mov	r1, r0
 800dd04:	6818      	ldr	r0, [r3, #0]
 800dd06:	f7ff bfd2 	b.w	800dcae <_raise_r>
 800dd0a:	bf00      	nop
 800dd0c:	2000001c 	.word	0x2000001c

0800dd10 <_kill_r>:
 800dd10:	b538      	push	{r3, r4, r5, lr}
 800dd12:	4d07      	ldr	r5, [pc, #28]	@ (800dd30 <_kill_r+0x20>)
 800dd14:	2300      	movs	r3, #0
 800dd16:	4604      	mov	r4, r0
 800dd18:	4608      	mov	r0, r1
 800dd1a:	4611      	mov	r1, r2
 800dd1c:	602b      	str	r3, [r5, #0]
 800dd1e:	f7f4 f957 	bl	8001fd0 <_kill>
 800dd22:	1c43      	adds	r3, r0, #1
 800dd24:	d102      	bne.n	800dd2c <_kill_r+0x1c>
 800dd26:	682b      	ldr	r3, [r5, #0]
 800dd28:	b103      	cbz	r3, 800dd2c <_kill_r+0x1c>
 800dd2a:	6023      	str	r3, [r4, #0]
 800dd2c:	bd38      	pop	{r3, r4, r5, pc}
 800dd2e:	bf00      	nop
 800dd30:	20006040 	.word	0x20006040

0800dd34 <_getpid_r>:
 800dd34:	f7f4 b944 	b.w	8001fc0 <_getpid>

0800dd38 <cosf>:
 800dd38:	ee10 3a10 	vmov	r3, s0
 800dd3c:	b507      	push	{r0, r1, r2, lr}
 800dd3e:	4a1e      	ldr	r2, [pc, #120]	@ (800ddb8 <cosf+0x80>)
 800dd40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dd44:	4293      	cmp	r3, r2
 800dd46:	d806      	bhi.n	800dd56 <cosf+0x1e>
 800dd48:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800ddbc <cosf+0x84>
 800dd4c:	b003      	add	sp, #12
 800dd4e:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd52:	f000 b8a9 	b.w	800dea8 <__kernel_cosf>
 800dd56:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800dd5a:	d304      	bcc.n	800dd66 <cosf+0x2e>
 800dd5c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800dd60:	b003      	add	sp, #12
 800dd62:	f85d fb04 	ldr.w	pc, [sp], #4
 800dd66:	4668      	mov	r0, sp
 800dd68:	f000 f93e 	bl	800dfe8 <__ieee754_rem_pio2f>
 800dd6c:	f000 0003 	and.w	r0, r0, #3
 800dd70:	2801      	cmp	r0, #1
 800dd72:	d009      	beq.n	800dd88 <cosf+0x50>
 800dd74:	2802      	cmp	r0, #2
 800dd76:	d010      	beq.n	800dd9a <cosf+0x62>
 800dd78:	b9b0      	cbnz	r0, 800dda8 <cosf+0x70>
 800dd7a:	eddd 0a01 	vldr	s1, [sp, #4]
 800dd7e:	ed9d 0a00 	vldr	s0, [sp]
 800dd82:	f000 f891 	bl	800dea8 <__kernel_cosf>
 800dd86:	e7eb      	b.n	800dd60 <cosf+0x28>
 800dd88:	eddd 0a01 	vldr	s1, [sp, #4]
 800dd8c:	ed9d 0a00 	vldr	s0, [sp]
 800dd90:	f000 f8e2 	bl	800df58 <__kernel_sinf>
 800dd94:	eeb1 0a40 	vneg.f32	s0, s0
 800dd98:	e7e2      	b.n	800dd60 <cosf+0x28>
 800dd9a:	eddd 0a01 	vldr	s1, [sp, #4]
 800dd9e:	ed9d 0a00 	vldr	s0, [sp]
 800dda2:	f000 f881 	bl	800dea8 <__kernel_cosf>
 800dda6:	e7f5      	b.n	800dd94 <cosf+0x5c>
 800dda8:	eddd 0a01 	vldr	s1, [sp, #4]
 800ddac:	ed9d 0a00 	vldr	s0, [sp]
 800ddb0:	2001      	movs	r0, #1
 800ddb2:	f000 f8d1 	bl	800df58 <__kernel_sinf>
 800ddb6:	e7d3      	b.n	800dd60 <cosf+0x28>
 800ddb8:	3f490fd8 	.word	0x3f490fd8
 800ddbc:	00000000 	.word	0x00000000

0800ddc0 <sinf>:
 800ddc0:	ee10 3a10 	vmov	r3, s0
 800ddc4:	b507      	push	{r0, r1, r2, lr}
 800ddc6:	4a1f      	ldr	r2, [pc, #124]	@ (800de44 <sinf+0x84>)
 800ddc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ddcc:	4293      	cmp	r3, r2
 800ddce:	d807      	bhi.n	800dde0 <sinf+0x20>
 800ddd0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800de48 <sinf+0x88>
 800ddd4:	2000      	movs	r0, #0
 800ddd6:	b003      	add	sp, #12
 800ddd8:	f85d eb04 	ldr.w	lr, [sp], #4
 800dddc:	f000 b8bc 	b.w	800df58 <__kernel_sinf>
 800dde0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800dde4:	d304      	bcc.n	800ddf0 <sinf+0x30>
 800dde6:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ddea:	b003      	add	sp, #12
 800ddec:	f85d fb04 	ldr.w	pc, [sp], #4
 800ddf0:	4668      	mov	r0, sp
 800ddf2:	f000 f8f9 	bl	800dfe8 <__ieee754_rem_pio2f>
 800ddf6:	f000 0003 	and.w	r0, r0, #3
 800ddfa:	2801      	cmp	r0, #1
 800ddfc:	d00a      	beq.n	800de14 <sinf+0x54>
 800ddfe:	2802      	cmp	r0, #2
 800de00:	d00f      	beq.n	800de22 <sinf+0x62>
 800de02:	b9c0      	cbnz	r0, 800de36 <sinf+0x76>
 800de04:	eddd 0a01 	vldr	s1, [sp, #4]
 800de08:	ed9d 0a00 	vldr	s0, [sp]
 800de0c:	2001      	movs	r0, #1
 800de0e:	f000 f8a3 	bl	800df58 <__kernel_sinf>
 800de12:	e7ea      	b.n	800ddea <sinf+0x2a>
 800de14:	eddd 0a01 	vldr	s1, [sp, #4]
 800de18:	ed9d 0a00 	vldr	s0, [sp]
 800de1c:	f000 f844 	bl	800dea8 <__kernel_cosf>
 800de20:	e7e3      	b.n	800ddea <sinf+0x2a>
 800de22:	eddd 0a01 	vldr	s1, [sp, #4]
 800de26:	ed9d 0a00 	vldr	s0, [sp]
 800de2a:	2001      	movs	r0, #1
 800de2c:	f000 f894 	bl	800df58 <__kernel_sinf>
 800de30:	eeb1 0a40 	vneg.f32	s0, s0
 800de34:	e7d9      	b.n	800ddea <sinf+0x2a>
 800de36:	eddd 0a01 	vldr	s1, [sp, #4]
 800de3a:	ed9d 0a00 	vldr	s0, [sp]
 800de3e:	f000 f833 	bl	800dea8 <__kernel_cosf>
 800de42:	e7f5      	b.n	800de30 <sinf+0x70>
 800de44:	3f490fd8 	.word	0x3f490fd8
 800de48:	00000000 	.word	0x00000000

0800de4c <lroundf>:
 800de4c:	ee10 1a10 	vmov	r1, s0
 800de50:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800de54:	2900      	cmp	r1, #0
 800de56:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800de5a:	bfac      	ite	ge
 800de5c:	2001      	movge	r0, #1
 800de5e:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 800de62:	2a1e      	cmp	r2, #30
 800de64:	dc1a      	bgt.n	800de9c <lroundf+0x50>
 800de66:	2a00      	cmp	r2, #0
 800de68:	da03      	bge.n	800de72 <lroundf+0x26>
 800de6a:	3201      	adds	r2, #1
 800de6c:	bf18      	it	ne
 800de6e:	2000      	movne	r0, #0
 800de70:	4770      	bx	lr
 800de72:	2a16      	cmp	r2, #22
 800de74:	bfd8      	it	le
 800de76:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800de7a:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800de7e:	bfd8      	it	le
 800de80:	4113      	asrle	r3, r2
 800de82:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800de86:	bfcd      	iteet	gt
 800de88:	3b96      	subgt	r3, #150	@ 0x96
 800de8a:	185b      	addle	r3, r3, r1
 800de8c:	f1c2 0217 	rsble	r2, r2, #23
 800de90:	fa01 f303 	lslgt.w	r3, r1, r3
 800de94:	bfd8      	it	le
 800de96:	40d3      	lsrle	r3, r2
 800de98:	4358      	muls	r0, r3
 800de9a:	4770      	bx	lr
 800de9c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800dea0:	ee17 0a90 	vmov	r0, s15
 800dea4:	4770      	bx	lr
	...

0800dea8 <__kernel_cosf>:
 800dea8:	ee10 3a10 	vmov	r3, s0
 800deac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800deb0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800deb4:	eef0 6a40 	vmov.f32	s13, s0
 800deb8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800debc:	d204      	bcs.n	800dec8 <__kernel_cosf+0x20>
 800debe:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800dec2:	ee17 2a90 	vmov	r2, s15
 800dec6:	b342      	cbz	r2, 800df1a <__kernel_cosf+0x72>
 800dec8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800decc:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800df38 <__kernel_cosf+0x90>
 800ded0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800df3c <__kernel_cosf+0x94>
 800ded4:	4a1a      	ldr	r2, [pc, #104]	@ (800df40 <__kernel_cosf+0x98>)
 800ded6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800deda:	4293      	cmp	r3, r2
 800dedc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800df44 <__kernel_cosf+0x9c>
 800dee0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800dee4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800df48 <__kernel_cosf+0xa0>
 800dee8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800deec:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800df4c <__kernel_cosf+0xa4>
 800def0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800def4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800df50 <__kernel_cosf+0xa8>
 800def8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800defc:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800df00:	ee26 6a07 	vmul.f32	s12, s12, s14
 800df04:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800df08:	eee7 0a06 	vfma.f32	s1, s14, s12
 800df0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df10:	d804      	bhi.n	800df1c <__kernel_cosf+0x74>
 800df12:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800df16:	ee30 0a67 	vsub.f32	s0, s0, s15
 800df1a:	4770      	bx	lr
 800df1c:	4a0d      	ldr	r2, [pc, #52]	@ (800df54 <__kernel_cosf+0xac>)
 800df1e:	4293      	cmp	r3, r2
 800df20:	bf9a      	itte	ls
 800df22:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800df26:	ee07 3a10 	vmovls	s14, r3
 800df2a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800df2e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800df32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800df36:	e7ec      	b.n	800df12 <__kernel_cosf+0x6a>
 800df38:	ad47d74e 	.word	0xad47d74e
 800df3c:	310f74f6 	.word	0x310f74f6
 800df40:	3e999999 	.word	0x3e999999
 800df44:	b493f27c 	.word	0xb493f27c
 800df48:	37d00d01 	.word	0x37d00d01
 800df4c:	bab60b61 	.word	0xbab60b61
 800df50:	3d2aaaab 	.word	0x3d2aaaab
 800df54:	3f480000 	.word	0x3f480000

0800df58 <__kernel_sinf>:
 800df58:	ee10 3a10 	vmov	r3, s0
 800df5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800df60:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800df64:	d204      	bcs.n	800df70 <__kernel_sinf+0x18>
 800df66:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800df6a:	ee17 3a90 	vmov	r3, s15
 800df6e:	b35b      	cbz	r3, 800dfc8 <__kernel_sinf+0x70>
 800df70:	ee20 7a00 	vmul.f32	s14, s0, s0
 800df74:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800dfcc <__kernel_sinf+0x74>
 800df78:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800dfd0 <__kernel_sinf+0x78>
 800df7c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800df80:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800dfd4 <__kernel_sinf+0x7c>
 800df84:	eee6 7a07 	vfma.f32	s15, s12, s14
 800df88:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800dfd8 <__kernel_sinf+0x80>
 800df8c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800df90:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800dfdc <__kernel_sinf+0x84>
 800df94:	ee60 6a07 	vmul.f32	s13, s0, s14
 800df98:	eee6 7a07 	vfma.f32	s15, s12, s14
 800df9c:	b930      	cbnz	r0, 800dfac <__kernel_sinf+0x54>
 800df9e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800dfe0 <__kernel_sinf+0x88>
 800dfa2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800dfa6:	eea6 0a26 	vfma.f32	s0, s12, s13
 800dfaa:	4770      	bx	lr
 800dfac:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800dfb0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800dfb4:	eee0 7a86 	vfma.f32	s15, s1, s12
 800dfb8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800dfbc:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800dfe4 <__kernel_sinf+0x8c>
 800dfc0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800dfc4:	ee30 0a60 	vsub.f32	s0, s0, s1
 800dfc8:	4770      	bx	lr
 800dfca:	bf00      	nop
 800dfcc:	2f2ec9d3 	.word	0x2f2ec9d3
 800dfd0:	b2d72f34 	.word	0xb2d72f34
 800dfd4:	3638ef1b 	.word	0x3638ef1b
 800dfd8:	b9500d01 	.word	0xb9500d01
 800dfdc:	3c088889 	.word	0x3c088889
 800dfe0:	be2aaaab 	.word	0xbe2aaaab
 800dfe4:	3e2aaaab 	.word	0x3e2aaaab

0800dfe8 <__ieee754_rem_pio2f>:
 800dfe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dfea:	ee10 6a10 	vmov	r6, s0
 800dfee:	4b88      	ldr	r3, [pc, #544]	@ (800e210 <__ieee754_rem_pio2f+0x228>)
 800dff0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800dff4:	429d      	cmp	r5, r3
 800dff6:	b087      	sub	sp, #28
 800dff8:	4604      	mov	r4, r0
 800dffa:	d805      	bhi.n	800e008 <__ieee754_rem_pio2f+0x20>
 800dffc:	2300      	movs	r3, #0
 800dffe:	ed80 0a00 	vstr	s0, [r0]
 800e002:	6043      	str	r3, [r0, #4]
 800e004:	2000      	movs	r0, #0
 800e006:	e022      	b.n	800e04e <__ieee754_rem_pio2f+0x66>
 800e008:	4b82      	ldr	r3, [pc, #520]	@ (800e214 <__ieee754_rem_pio2f+0x22c>)
 800e00a:	429d      	cmp	r5, r3
 800e00c:	d83a      	bhi.n	800e084 <__ieee754_rem_pio2f+0x9c>
 800e00e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e012:	2e00      	cmp	r6, #0
 800e014:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800e218 <__ieee754_rem_pio2f+0x230>
 800e018:	4a80      	ldr	r2, [pc, #512]	@ (800e21c <__ieee754_rem_pio2f+0x234>)
 800e01a:	f023 030f 	bic.w	r3, r3, #15
 800e01e:	dd18      	ble.n	800e052 <__ieee754_rem_pio2f+0x6a>
 800e020:	4293      	cmp	r3, r2
 800e022:	ee70 7a47 	vsub.f32	s15, s0, s14
 800e026:	bf09      	itett	eq
 800e028:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800e220 <__ieee754_rem_pio2f+0x238>
 800e02c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800e224 <__ieee754_rem_pio2f+0x23c>
 800e030:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800e228 <__ieee754_rem_pio2f+0x240>
 800e034:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800e038:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800e03c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e040:	ed80 7a00 	vstr	s14, [r0]
 800e044:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e048:	edc0 7a01 	vstr	s15, [r0, #4]
 800e04c:	2001      	movs	r0, #1
 800e04e:	b007      	add	sp, #28
 800e050:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e052:	4293      	cmp	r3, r2
 800e054:	ee70 7a07 	vadd.f32	s15, s0, s14
 800e058:	bf09      	itett	eq
 800e05a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800e220 <__ieee754_rem_pio2f+0x238>
 800e05e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800e224 <__ieee754_rem_pio2f+0x23c>
 800e062:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800e228 <__ieee754_rem_pio2f+0x240>
 800e066:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800e06a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e06e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e072:	ed80 7a00 	vstr	s14, [r0]
 800e076:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e07a:	edc0 7a01 	vstr	s15, [r0, #4]
 800e07e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e082:	e7e4      	b.n	800e04e <__ieee754_rem_pio2f+0x66>
 800e084:	4b69      	ldr	r3, [pc, #420]	@ (800e22c <__ieee754_rem_pio2f+0x244>)
 800e086:	429d      	cmp	r5, r3
 800e088:	d873      	bhi.n	800e172 <__ieee754_rem_pio2f+0x18a>
 800e08a:	f000 f8dd 	bl	800e248 <fabsf>
 800e08e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800e230 <__ieee754_rem_pio2f+0x248>
 800e092:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e096:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e09a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e09e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e0a2:	ee17 0a90 	vmov	r0, s15
 800e0a6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e218 <__ieee754_rem_pio2f+0x230>
 800e0aa:	eea7 0a67 	vfms.f32	s0, s14, s15
 800e0ae:	281f      	cmp	r0, #31
 800e0b0:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e224 <__ieee754_rem_pio2f+0x23c>
 800e0b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e0b8:	eeb1 6a47 	vneg.f32	s12, s14
 800e0bc:	ee70 6a67 	vsub.f32	s13, s0, s15
 800e0c0:	ee16 1a90 	vmov	r1, s13
 800e0c4:	dc09      	bgt.n	800e0da <__ieee754_rem_pio2f+0xf2>
 800e0c6:	4a5b      	ldr	r2, [pc, #364]	@ (800e234 <__ieee754_rem_pio2f+0x24c>)
 800e0c8:	1e47      	subs	r7, r0, #1
 800e0ca:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e0ce:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800e0d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800e0d6:	4293      	cmp	r3, r2
 800e0d8:	d107      	bne.n	800e0ea <__ieee754_rem_pio2f+0x102>
 800e0da:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800e0de:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800e0e2:	2a08      	cmp	r2, #8
 800e0e4:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800e0e8:	dc14      	bgt.n	800e114 <__ieee754_rem_pio2f+0x12c>
 800e0ea:	6021      	str	r1, [r4, #0]
 800e0ec:	ed94 7a00 	vldr	s14, [r4]
 800e0f0:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e0f4:	2e00      	cmp	r6, #0
 800e0f6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e0fa:	ed84 0a01 	vstr	s0, [r4, #4]
 800e0fe:	daa6      	bge.n	800e04e <__ieee754_rem_pio2f+0x66>
 800e100:	eeb1 7a47 	vneg.f32	s14, s14
 800e104:	eeb1 0a40 	vneg.f32	s0, s0
 800e108:	ed84 7a00 	vstr	s14, [r4]
 800e10c:	ed84 0a01 	vstr	s0, [r4, #4]
 800e110:	4240      	negs	r0, r0
 800e112:	e79c      	b.n	800e04e <__ieee754_rem_pio2f+0x66>
 800e114:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800e220 <__ieee754_rem_pio2f+0x238>
 800e118:	eef0 6a40 	vmov.f32	s13, s0
 800e11c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e120:	ee70 7a66 	vsub.f32	s15, s0, s13
 800e124:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e128:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800e228 <__ieee754_rem_pio2f+0x240>
 800e12c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800e130:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800e134:	ee15 2a90 	vmov	r2, s11
 800e138:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800e13c:	1a5b      	subs	r3, r3, r1
 800e13e:	2b19      	cmp	r3, #25
 800e140:	dc04      	bgt.n	800e14c <__ieee754_rem_pio2f+0x164>
 800e142:	edc4 5a00 	vstr	s11, [r4]
 800e146:	eeb0 0a66 	vmov.f32	s0, s13
 800e14a:	e7cf      	b.n	800e0ec <__ieee754_rem_pio2f+0x104>
 800e14c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800e238 <__ieee754_rem_pio2f+0x250>
 800e150:	eeb0 0a66 	vmov.f32	s0, s13
 800e154:	eea6 0a25 	vfma.f32	s0, s12, s11
 800e158:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800e15c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800e23c <__ieee754_rem_pio2f+0x254>
 800e160:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e164:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800e168:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e16c:	ed84 7a00 	vstr	s14, [r4]
 800e170:	e7bc      	b.n	800e0ec <__ieee754_rem_pio2f+0x104>
 800e172:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800e176:	d306      	bcc.n	800e186 <__ieee754_rem_pio2f+0x19e>
 800e178:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e17c:	edc0 7a01 	vstr	s15, [r0, #4]
 800e180:	edc0 7a00 	vstr	s15, [r0]
 800e184:	e73e      	b.n	800e004 <__ieee754_rem_pio2f+0x1c>
 800e186:	15ea      	asrs	r2, r5, #23
 800e188:	3a86      	subs	r2, #134	@ 0x86
 800e18a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800e18e:	ee07 3a90 	vmov	s15, r3
 800e192:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e196:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800e240 <__ieee754_rem_pio2f+0x258>
 800e19a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e19e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e1a2:	ed8d 7a03 	vstr	s14, [sp, #12]
 800e1a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e1aa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e1ae:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e1b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e1b6:	ed8d 7a04 	vstr	s14, [sp, #16]
 800e1ba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e1be:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e1c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1c6:	edcd 7a05 	vstr	s15, [sp, #20]
 800e1ca:	d11e      	bne.n	800e20a <__ieee754_rem_pio2f+0x222>
 800e1cc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e1d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1d4:	bf0c      	ite	eq
 800e1d6:	2301      	moveq	r3, #1
 800e1d8:	2302      	movne	r3, #2
 800e1da:	491a      	ldr	r1, [pc, #104]	@ (800e244 <__ieee754_rem_pio2f+0x25c>)
 800e1dc:	9101      	str	r1, [sp, #4]
 800e1de:	2102      	movs	r1, #2
 800e1e0:	9100      	str	r1, [sp, #0]
 800e1e2:	a803      	add	r0, sp, #12
 800e1e4:	4621      	mov	r1, r4
 800e1e6:	f000 f837 	bl	800e258 <__kernel_rem_pio2f>
 800e1ea:	2e00      	cmp	r6, #0
 800e1ec:	f6bf af2f 	bge.w	800e04e <__ieee754_rem_pio2f+0x66>
 800e1f0:	edd4 7a00 	vldr	s15, [r4]
 800e1f4:	eef1 7a67 	vneg.f32	s15, s15
 800e1f8:	edc4 7a00 	vstr	s15, [r4]
 800e1fc:	edd4 7a01 	vldr	s15, [r4, #4]
 800e200:	eef1 7a67 	vneg.f32	s15, s15
 800e204:	edc4 7a01 	vstr	s15, [r4, #4]
 800e208:	e782      	b.n	800e110 <__ieee754_rem_pio2f+0x128>
 800e20a:	2303      	movs	r3, #3
 800e20c:	e7e5      	b.n	800e1da <__ieee754_rem_pio2f+0x1f2>
 800e20e:	bf00      	nop
 800e210:	3f490fd8 	.word	0x3f490fd8
 800e214:	4016cbe3 	.word	0x4016cbe3
 800e218:	3fc90f80 	.word	0x3fc90f80
 800e21c:	3fc90fd0 	.word	0x3fc90fd0
 800e220:	37354400 	.word	0x37354400
 800e224:	37354443 	.word	0x37354443
 800e228:	2e85a308 	.word	0x2e85a308
 800e22c:	43490f80 	.word	0x43490f80
 800e230:	3f22f984 	.word	0x3f22f984
 800e234:	0800eec4 	.word	0x0800eec4
 800e238:	2e85a300 	.word	0x2e85a300
 800e23c:	248d3132 	.word	0x248d3132
 800e240:	43800000 	.word	0x43800000
 800e244:	0800ef44 	.word	0x0800ef44

0800e248 <fabsf>:
 800e248:	ee10 3a10 	vmov	r3, s0
 800e24c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e250:	ee00 3a10 	vmov	s0, r3
 800e254:	4770      	bx	lr
	...

0800e258 <__kernel_rem_pio2f>:
 800e258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e25c:	ed2d 8b04 	vpush	{d8-d9}
 800e260:	b0d9      	sub	sp, #356	@ 0x164
 800e262:	4690      	mov	r8, r2
 800e264:	9001      	str	r0, [sp, #4]
 800e266:	4ab6      	ldr	r2, [pc, #728]	@ (800e540 <__kernel_rem_pio2f+0x2e8>)
 800e268:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800e26a:	f118 0f04 	cmn.w	r8, #4
 800e26e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800e272:	460f      	mov	r7, r1
 800e274:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800e278:	db26      	blt.n	800e2c8 <__kernel_rem_pio2f+0x70>
 800e27a:	f1b8 0203 	subs.w	r2, r8, #3
 800e27e:	bf48      	it	mi
 800e280:	f108 0204 	addmi.w	r2, r8, #4
 800e284:	10d2      	asrs	r2, r2, #3
 800e286:	1c55      	adds	r5, r2, #1
 800e288:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e28a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800e550 <__kernel_rem_pio2f+0x2f8>
 800e28e:	00e8      	lsls	r0, r5, #3
 800e290:	eba2 060b 	sub.w	r6, r2, fp
 800e294:	9002      	str	r0, [sp, #8]
 800e296:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800e29a:	eb0a 0c0b 	add.w	ip, sl, fp
 800e29e:	ac1c      	add	r4, sp, #112	@ 0x70
 800e2a0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800e2a4:	2000      	movs	r0, #0
 800e2a6:	4560      	cmp	r0, ip
 800e2a8:	dd10      	ble.n	800e2cc <__kernel_rem_pio2f+0x74>
 800e2aa:	a91c      	add	r1, sp, #112	@ 0x70
 800e2ac:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800e2b0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800e2b4:	2600      	movs	r6, #0
 800e2b6:	4556      	cmp	r6, sl
 800e2b8:	dc24      	bgt.n	800e304 <__kernel_rem_pio2f+0xac>
 800e2ba:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e2be:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800e550 <__kernel_rem_pio2f+0x2f8>
 800e2c2:	4684      	mov	ip, r0
 800e2c4:	2400      	movs	r4, #0
 800e2c6:	e016      	b.n	800e2f6 <__kernel_rem_pio2f+0x9e>
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	e7dc      	b.n	800e286 <__kernel_rem_pio2f+0x2e>
 800e2cc:	42c6      	cmn	r6, r0
 800e2ce:	bf5d      	ittte	pl
 800e2d0:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800e2d4:	ee07 1a90 	vmovpl	s15, r1
 800e2d8:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800e2dc:	eef0 7a47 	vmovmi.f32	s15, s14
 800e2e0:	ece4 7a01 	vstmia	r4!, {s15}
 800e2e4:	3001      	adds	r0, #1
 800e2e6:	e7de      	b.n	800e2a6 <__kernel_rem_pio2f+0x4e>
 800e2e8:	ecfe 6a01 	vldmia	lr!, {s13}
 800e2ec:	ed3c 7a01 	vldmdb	ip!, {s14}
 800e2f0:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e2f4:	3401      	adds	r4, #1
 800e2f6:	455c      	cmp	r4, fp
 800e2f8:	ddf6      	ble.n	800e2e8 <__kernel_rem_pio2f+0x90>
 800e2fa:	ece9 7a01 	vstmia	r9!, {s15}
 800e2fe:	3601      	adds	r6, #1
 800e300:	3004      	adds	r0, #4
 800e302:	e7d8      	b.n	800e2b6 <__kernel_rem_pio2f+0x5e>
 800e304:	a908      	add	r1, sp, #32
 800e306:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e30a:	9104      	str	r1, [sp, #16]
 800e30c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e30e:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800e54c <__kernel_rem_pio2f+0x2f4>
 800e312:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800e548 <__kernel_rem_pio2f+0x2f0>
 800e316:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800e31a:	9203      	str	r2, [sp, #12]
 800e31c:	4654      	mov	r4, sl
 800e31e:	00a2      	lsls	r2, r4, #2
 800e320:	9205      	str	r2, [sp, #20]
 800e322:	aa58      	add	r2, sp, #352	@ 0x160
 800e324:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800e328:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800e32c:	a944      	add	r1, sp, #272	@ 0x110
 800e32e:	aa08      	add	r2, sp, #32
 800e330:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800e334:	4694      	mov	ip, r2
 800e336:	4626      	mov	r6, r4
 800e338:	2e00      	cmp	r6, #0
 800e33a:	dc4c      	bgt.n	800e3d6 <__kernel_rem_pio2f+0x17e>
 800e33c:	4628      	mov	r0, r5
 800e33e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e342:	f000 f9f1 	bl	800e728 <scalbnf>
 800e346:	eeb0 8a40 	vmov.f32	s16, s0
 800e34a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800e34e:	ee28 0a00 	vmul.f32	s0, s16, s0
 800e352:	f000 fa4f 	bl	800e7f4 <floorf>
 800e356:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800e35a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800e35e:	2d00      	cmp	r5, #0
 800e360:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e364:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800e368:	ee17 9a90 	vmov	r9, s15
 800e36c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e370:	ee38 8a67 	vsub.f32	s16, s16, s15
 800e374:	dd41      	ble.n	800e3fa <__kernel_rem_pio2f+0x1a2>
 800e376:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800e37a:	a908      	add	r1, sp, #32
 800e37c:	f1c5 0e08 	rsb	lr, r5, #8
 800e380:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800e384:	fa46 f00e 	asr.w	r0, r6, lr
 800e388:	4481      	add	r9, r0
 800e38a:	fa00 f00e 	lsl.w	r0, r0, lr
 800e38e:	1a36      	subs	r6, r6, r0
 800e390:	f1c5 0007 	rsb	r0, r5, #7
 800e394:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800e398:	4106      	asrs	r6, r0
 800e39a:	2e00      	cmp	r6, #0
 800e39c:	dd3c      	ble.n	800e418 <__kernel_rem_pio2f+0x1c0>
 800e39e:	f04f 0e00 	mov.w	lr, #0
 800e3a2:	f109 0901 	add.w	r9, r9, #1
 800e3a6:	4670      	mov	r0, lr
 800e3a8:	4574      	cmp	r4, lr
 800e3aa:	dc68      	bgt.n	800e47e <__kernel_rem_pio2f+0x226>
 800e3ac:	2d00      	cmp	r5, #0
 800e3ae:	dd03      	ble.n	800e3b8 <__kernel_rem_pio2f+0x160>
 800e3b0:	2d01      	cmp	r5, #1
 800e3b2:	d074      	beq.n	800e49e <__kernel_rem_pio2f+0x246>
 800e3b4:	2d02      	cmp	r5, #2
 800e3b6:	d07d      	beq.n	800e4b4 <__kernel_rem_pio2f+0x25c>
 800e3b8:	2e02      	cmp	r6, #2
 800e3ba:	d12d      	bne.n	800e418 <__kernel_rem_pio2f+0x1c0>
 800e3bc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e3c0:	ee30 8a48 	vsub.f32	s16, s0, s16
 800e3c4:	b340      	cbz	r0, 800e418 <__kernel_rem_pio2f+0x1c0>
 800e3c6:	4628      	mov	r0, r5
 800e3c8:	9306      	str	r3, [sp, #24]
 800e3ca:	f000 f9ad 	bl	800e728 <scalbnf>
 800e3ce:	9b06      	ldr	r3, [sp, #24]
 800e3d0:	ee38 8a40 	vsub.f32	s16, s16, s0
 800e3d4:	e020      	b.n	800e418 <__kernel_rem_pio2f+0x1c0>
 800e3d6:	ee60 7a28 	vmul.f32	s15, s0, s17
 800e3da:	3e01      	subs	r6, #1
 800e3dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e3e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e3e4:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800e3e8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e3ec:	ecac 0a01 	vstmia	ip!, {s0}
 800e3f0:	ed30 0a01 	vldmdb	r0!, {s0}
 800e3f4:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e3f8:	e79e      	b.n	800e338 <__kernel_rem_pio2f+0xe0>
 800e3fa:	d105      	bne.n	800e408 <__kernel_rem_pio2f+0x1b0>
 800e3fc:	1e60      	subs	r0, r4, #1
 800e3fe:	a908      	add	r1, sp, #32
 800e400:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800e404:	11f6      	asrs	r6, r6, #7
 800e406:	e7c8      	b.n	800e39a <__kernel_rem_pio2f+0x142>
 800e408:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e40c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800e410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e414:	da31      	bge.n	800e47a <__kernel_rem_pio2f+0x222>
 800e416:	2600      	movs	r6, #0
 800e418:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e41c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e420:	f040 8098 	bne.w	800e554 <__kernel_rem_pio2f+0x2fc>
 800e424:	1e60      	subs	r0, r4, #1
 800e426:	2200      	movs	r2, #0
 800e428:	4550      	cmp	r0, sl
 800e42a:	da4b      	bge.n	800e4c4 <__kernel_rem_pio2f+0x26c>
 800e42c:	2a00      	cmp	r2, #0
 800e42e:	d065      	beq.n	800e4fc <__kernel_rem_pio2f+0x2a4>
 800e430:	3c01      	subs	r4, #1
 800e432:	ab08      	add	r3, sp, #32
 800e434:	3d08      	subs	r5, #8
 800e436:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d0f8      	beq.n	800e430 <__kernel_rem_pio2f+0x1d8>
 800e43e:	4628      	mov	r0, r5
 800e440:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e444:	f000 f970 	bl	800e728 <scalbnf>
 800e448:	1c63      	adds	r3, r4, #1
 800e44a:	aa44      	add	r2, sp, #272	@ 0x110
 800e44c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800e54c <__kernel_rem_pio2f+0x2f4>
 800e450:	0099      	lsls	r1, r3, #2
 800e452:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800e456:	4623      	mov	r3, r4
 800e458:	2b00      	cmp	r3, #0
 800e45a:	f280 80a9 	bge.w	800e5b0 <__kernel_rem_pio2f+0x358>
 800e45e:	4623      	mov	r3, r4
 800e460:	2b00      	cmp	r3, #0
 800e462:	f2c0 80c7 	blt.w	800e5f4 <__kernel_rem_pio2f+0x39c>
 800e466:	aa44      	add	r2, sp, #272	@ 0x110
 800e468:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800e46c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800e544 <__kernel_rem_pio2f+0x2ec>
 800e470:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800e550 <__kernel_rem_pio2f+0x2f8>
 800e474:	2000      	movs	r0, #0
 800e476:	1ae2      	subs	r2, r4, r3
 800e478:	e0b1      	b.n	800e5de <__kernel_rem_pio2f+0x386>
 800e47a:	2602      	movs	r6, #2
 800e47c:	e78f      	b.n	800e39e <__kernel_rem_pio2f+0x146>
 800e47e:	f852 1b04 	ldr.w	r1, [r2], #4
 800e482:	b948      	cbnz	r0, 800e498 <__kernel_rem_pio2f+0x240>
 800e484:	b121      	cbz	r1, 800e490 <__kernel_rem_pio2f+0x238>
 800e486:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800e48a:	f842 1c04 	str.w	r1, [r2, #-4]
 800e48e:	2101      	movs	r1, #1
 800e490:	f10e 0e01 	add.w	lr, lr, #1
 800e494:	4608      	mov	r0, r1
 800e496:	e787      	b.n	800e3a8 <__kernel_rem_pio2f+0x150>
 800e498:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800e49c:	e7f5      	b.n	800e48a <__kernel_rem_pio2f+0x232>
 800e49e:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800e4a2:	aa08      	add	r2, sp, #32
 800e4a4:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800e4a8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e4ac:	a908      	add	r1, sp, #32
 800e4ae:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800e4b2:	e781      	b.n	800e3b8 <__kernel_rem_pio2f+0x160>
 800e4b4:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800e4b8:	aa08      	add	r2, sp, #32
 800e4ba:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800e4be:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800e4c2:	e7f3      	b.n	800e4ac <__kernel_rem_pio2f+0x254>
 800e4c4:	a908      	add	r1, sp, #32
 800e4c6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800e4ca:	3801      	subs	r0, #1
 800e4cc:	430a      	orrs	r2, r1
 800e4ce:	e7ab      	b.n	800e428 <__kernel_rem_pio2f+0x1d0>
 800e4d0:	3201      	adds	r2, #1
 800e4d2:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800e4d6:	2e00      	cmp	r6, #0
 800e4d8:	d0fa      	beq.n	800e4d0 <__kernel_rem_pio2f+0x278>
 800e4da:	9905      	ldr	r1, [sp, #20]
 800e4dc:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800e4e0:	eb0d 0001 	add.w	r0, sp, r1
 800e4e4:	18e6      	adds	r6, r4, r3
 800e4e6:	a91c      	add	r1, sp, #112	@ 0x70
 800e4e8:	f104 0c01 	add.w	ip, r4, #1
 800e4ec:	384c      	subs	r0, #76	@ 0x4c
 800e4ee:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800e4f2:	4422      	add	r2, r4
 800e4f4:	4562      	cmp	r2, ip
 800e4f6:	da04      	bge.n	800e502 <__kernel_rem_pio2f+0x2aa>
 800e4f8:	4614      	mov	r4, r2
 800e4fa:	e710      	b.n	800e31e <__kernel_rem_pio2f+0xc6>
 800e4fc:	9804      	ldr	r0, [sp, #16]
 800e4fe:	2201      	movs	r2, #1
 800e500:	e7e7      	b.n	800e4d2 <__kernel_rem_pio2f+0x27a>
 800e502:	9903      	ldr	r1, [sp, #12]
 800e504:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e508:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800e50c:	9105      	str	r1, [sp, #20]
 800e50e:	ee07 1a90 	vmov	s15, r1
 800e512:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e516:	2400      	movs	r4, #0
 800e518:	ece6 7a01 	vstmia	r6!, {s15}
 800e51c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800e550 <__kernel_rem_pio2f+0x2f8>
 800e520:	46b1      	mov	r9, r6
 800e522:	455c      	cmp	r4, fp
 800e524:	dd04      	ble.n	800e530 <__kernel_rem_pio2f+0x2d8>
 800e526:	ece0 7a01 	vstmia	r0!, {s15}
 800e52a:	f10c 0c01 	add.w	ip, ip, #1
 800e52e:	e7e1      	b.n	800e4f4 <__kernel_rem_pio2f+0x29c>
 800e530:	ecfe 6a01 	vldmia	lr!, {s13}
 800e534:	ed39 7a01 	vldmdb	r9!, {s14}
 800e538:	3401      	adds	r4, #1
 800e53a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e53e:	e7f0      	b.n	800e522 <__kernel_rem_pio2f+0x2ca>
 800e540:	0800f288 	.word	0x0800f288
 800e544:	0800f25c 	.word	0x0800f25c
 800e548:	43800000 	.word	0x43800000
 800e54c:	3b800000 	.word	0x3b800000
 800e550:	00000000 	.word	0x00000000
 800e554:	9b02      	ldr	r3, [sp, #8]
 800e556:	eeb0 0a48 	vmov.f32	s0, s16
 800e55a:	eba3 0008 	sub.w	r0, r3, r8
 800e55e:	f000 f8e3 	bl	800e728 <scalbnf>
 800e562:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800e548 <__kernel_rem_pio2f+0x2f0>
 800e566:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800e56a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e56e:	db19      	blt.n	800e5a4 <__kernel_rem_pio2f+0x34c>
 800e570:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800e54c <__kernel_rem_pio2f+0x2f4>
 800e574:	ee60 7a27 	vmul.f32	s15, s0, s15
 800e578:	aa08      	add	r2, sp, #32
 800e57a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e57e:	3508      	adds	r5, #8
 800e580:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e584:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800e588:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e58c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e590:	ee10 3a10 	vmov	r3, s0
 800e594:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e598:	ee17 3a90 	vmov	r3, s15
 800e59c:	3401      	adds	r4, #1
 800e59e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e5a2:	e74c      	b.n	800e43e <__kernel_rem_pio2f+0x1e6>
 800e5a4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e5a8:	aa08      	add	r2, sp, #32
 800e5aa:	ee10 3a10 	vmov	r3, s0
 800e5ae:	e7f6      	b.n	800e59e <__kernel_rem_pio2f+0x346>
 800e5b0:	a808      	add	r0, sp, #32
 800e5b2:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800e5b6:	9001      	str	r0, [sp, #4]
 800e5b8:	ee07 0a90 	vmov	s15, r0
 800e5bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e5c0:	3b01      	subs	r3, #1
 800e5c2:	ee67 7a80 	vmul.f32	s15, s15, s0
 800e5c6:	ee20 0a07 	vmul.f32	s0, s0, s14
 800e5ca:	ed62 7a01 	vstmdb	r2!, {s15}
 800e5ce:	e743      	b.n	800e458 <__kernel_rem_pio2f+0x200>
 800e5d0:	ecfc 6a01 	vldmia	ip!, {s13}
 800e5d4:	ecb5 7a01 	vldmia	r5!, {s14}
 800e5d8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e5dc:	3001      	adds	r0, #1
 800e5de:	4550      	cmp	r0, sl
 800e5e0:	dc01      	bgt.n	800e5e6 <__kernel_rem_pio2f+0x38e>
 800e5e2:	4290      	cmp	r0, r2
 800e5e4:	ddf4      	ble.n	800e5d0 <__kernel_rem_pio2f+0x378>
 800e5e6:	a858      	add	r0, sp, #352	@ 0x160
 800e5e8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800e5ec:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800e5f0:	3b01      	subs	r3, #1
 800e5f2:	e735      	b.n	800e460 <__kernel_rem_pio2f+0x208>
 800e5f4:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e5f6:	2b02      	cmp	r3, #2
 800e5f8:	dc09      	bgt.n	800e60e <__kernel_rem_pio2f+0x3b6>
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	dc27      	bgt.n	800e64e <__kernel_rem_pio2f+0x3f6>
 800e5fe:	d040      	beq.n	800e682 <__kernel_rem_pio2f+0x42a>
 800e600:	f009 0007 	and.w	r0, r9, #7
 800e604:	b059      	add	sp, #356	@ 0x164
 800e606:	ecbd 8b04 	vpop	{d8-d9}
 800e60a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e60e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e610:	2b03      	cmp	r3, #3
 800e612:	d1f5      	bne.n	800e600 <__kernel_rem_pio2f+0x3a8>
 800e614:	aa30      	add	r2, sp, #192	@ 0xc0
 800e616:	1f0b      	subs	r3, r1, #4
 800e618:	4413      	add	r3, r2
 800e61a:	461a      	mov	r2, r3
 800e61c:	4620      	mov	r0, r4
 800e61e:	2800      	cmp	r0, #0
 800e620:	dc50      	bgt.n	800e6c4 <__kernel_rem_pio2f+0x46c>
 800e622:	4622      	mov	r2, r4
 800e624:	2a01      	cmp	r2, #1
 800e626:	dc5d      	bgt.n	800e6e4 <__kernel_rem_pio2f+0x48c>
 800e628:	ab30      	add	r3, sp, #192	@ 0xc0
 800e62a:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800e550 <__kernel_rem_pio2f+0x2f8>
 800e62e:	440b      	add	r3, r1
 800e630:	2c01      	cmp	r4, #1
 800e632:	dc67      	bgt.n	800e704 <__kernel_rem_pio2f+0x4ac>
 800e634:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800e638:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800e63c:	2e00      	cmp	r6, #0
 800e63e:	d167      	bne.n	800e710 <__kernel_rem_pio2f+0x4b8>
 800e640:	edc7 6a00 	vstr	s13, [r7]
 800e644:	ed87 7a01 	vstr	s14, [r7, #4]
 800e648:	edc7 7a02 	vstr	s15, [r7, #8]
 800e64c:	e7d8      	b.n	800e600 <__kernel_rem_pio2f+0x3a8>
 800e64e:	ab30      	add	r3, sp, #192	@ 0xc0
 800e650:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800e550 <__kernel_rem_pio2f+0x2f8>
 800e654:	440b      	add	r3, r1
 800e656:	4622      	mov	r2, r4
 800e658:	2a00      	cmp	r2, #0
 800e65a:	da24      	bge.n	800e6a6 <__kernel_rem_pio2f+0x44e>
 800e65c:	b34e      	cbz	r6, 800e6b2 <__kernel_rem_pio2f+0x45a>
 800e65e:	eef1 7a47 	vneg.f32	s15, s14
 800e662:	edc7 7a00 	vstr	s15, [r7]
 800e666:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800e66a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e66e:	aa31      	add	r2, sp, #196	@ 0xc4
 800e670:	2301      	movs	r3, #1
 800e672:	429c      	cmp	r4, r3
 800e674:	da20      	bge.n	800e6b8 <__kernel_rem_pio2f+0x460>
 800e676:	b10e      	cbz	r6, 800e67c <__kernel_rem_pio2f+0x424>
 800e678:	eef1 7a67 	vneg.f32	s15, s15
 800e67c:	edc7 7a01 	vstr	s15, [r7, #4]
 800e680:	e7be      	b.n	800e600 <__kernel_rem_pio2f+0x3a8>
 800e682:	ab30      	add	r3, sp, #192	@ 0xc0
 800e684:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800e550 <__kernel_rem_pio2f+0x2f8>
 800e688:	440b      	add	r3, r1
 800e68a:	2c00      	cmp	r4, #0
 800e68c:	da05      	bge.n	800e69a <__kernel_rem_pio2f+0x442>
 800e68e:	b10e      	cbz	r6, 800e694 <__kernel_rem_pio2f+0x43c>
 800e690:	eef1 7a67 	vneg.f32	s15, s15
 800e694:	edc7 7a00 	vstr	s15, [r7]
 800e698:	e7b2      	b.n	800e600 <__kernel_rem_pio2f+0x3a8>
 800e69a:	ed33 7a01 	vldmdb	r3!, {s14}
 800e69e:	3c01      	subs	r4, #1
 800e6a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e6a4:	e7f1      	b.n	800e68a <__kernel_rem_pio2f+0x432>
 800e6a6:	ed73 7a01 	vldmdb	r3!, {s15}
 800e6aa:	3a01      	subs	r2, #1
 800e6ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e6b0:	e7d2      	b.n	800e658 <__kernel_rem_pio2f+0x400>
 800e6b2:	eef0 7a47 	vmov.f32	s15, s14
 800e6b6:	e7d4      	b.n	800e662 <__kernel_rem_pio2f+0x40a>
 800e6b8:	ecb2 7a01 	vldmia	r2!, {s14}
 800e6bc:	3301      	adds	r3, #1
 800e6be:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e6c2:	e7d6      	b.n	800e672 <__kernel_rem_pio2f+0x41a>
 800e6c4:	ed72 7a01 	vldmdb	r2!, {s15}
 800e6c8:	edd2 6a01 	vldr	s13, [r2, #4]
 800e6cc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e6d0:	3801      	subs	r0, #1
 800e6d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e6d6:	ed82 7a00 	vstr	s14, [r2]
 800e6da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e6de:	edc2 7a01 	vstr	s15, [r2, #4]
 800e6e2:	e79c      	b.n	800e61e <__kernel_rem_pio2f+0x3c6>
 800e6e4:	ed73 7a01 	vldmdb	r3!, {s15}
 800e6e8:	edd3 6a01 	vldr	s13, [r3, #4]
 800e6ec:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e6f0:	3a01      	subs	r2, #1
 800e6f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e6f6:	ed83 7a00 	vstr	s14, [r3]
 800e6fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e6fe:	edc3 7a01 	vstr	s15, [r3, #4]
 800e702:	e78f      	b.n	800e624 <__kernel_rem_pio2f+0x3cc>
 800e704:	ed33 7a01 	vldmdb	r3!, {s14}
 800e708:	3c01      	subs	r4, #1
 800e70a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e70e:	e78f      	b.n	800e630 <__kernel_rem_pio2f+0x3d8>
 800e710:	eef1 6a66 	vneg.f32	s13, s13
 800e714:	eeb1 7a47 	vneg.f32	s14, s14
 800e718:	edc7 6a00 	vstr	s13, [r7]
 800e71c:	ed87 7a01 	vstr	s14, [r7, #4]
 800e720:	eef1 7a67 	vneg.f32	s15, s15
 800e724:	e790      	b.n	800e648 <__kernel_rem_pio2f+0x3f0>
 800e726:	bf00      	nop

0800e728 <scalbnf>:
 800e728:	ee10 3a10 	vmov	r3, s0
 800e72c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e730:	d02b      	beq.n	800e78a <scalbnf+0x62>
 800e732:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e736:	d302      	bcc.n	800e73e <scalbnf+0x16>
 800e738:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e73c:	4770      	bx	lr
 800e73e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800e742:	d123      	bne.n	800e78c <scalbnf+0x64>
 800e744:	4b24      	ldr	r3, [pc, #144]	@ (800e7d8 <scalbnf+0xb0>)
 800e746:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800e7dc <scalbnf+0xb4>
 800e74a:	4298      	cmp	r0, r3
 800e74c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e750:	db17      	blt.n	800e782 <scalbnf+0x5a>
 800e752:	ee10 3a10 	vmov	r3, s0
 800e756:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e75a:	3a19      	subs	r2, #25
 800e75c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800e760:	4288      	cmp	r0, r1
 800e762:	dd15      	ble.n	800e790 <scalbnf+0x68>
 800e764:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800e7e0 <scalbnf+0xb8>
 800e768:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800e7e4 <scalbnf+0xbc>
 800e76c:	ee10 3a10 	vmov	r3, s0
 800e770:	eeb0 7a67 	vmov.f32	s14, s15
 800e774:	2b00      	cmp	r3, #0
 800e776:	bfb8      	it	lt
 800e778:	eef0 7a66 	vmovlt.f32	s15, s13
 800e77c:	ee27 0a87 	vmul.f32	s0, s15, s14
 800e780:	4770      	bx	lr
 800e782:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e7e8 <scalbnf+0xc0>
 800e786:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e78a:	4770      	bx	lr
 800e78c:	0dd2      	lsrs	r2, r2, #23
 800e78e:	e7e5      	b.n	800e75c <scalbnf+0x34>
 800e790:	4410      	add	r0, r2
 800e792:	28fe      	cmp	r0, #254	@ 0xfe
 800e794:	dce6      	bgt.n	800e764 <scalbnf+0x3c>
 800e796:	2800      	cmp	r0, #0
 800e798:	dd06      	ble.n	800e7a8 <scalbnf+0x80>
 800e79a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e79e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e7a2:	ee00 3a10 	vmov	s0, r3
 800e7a6:	4770      	bx	lr
 800e7a8:	f110 0f16 	cmn.w	r0, #22
 800e7ac:	da09      	bge.n	800e7c2 <scalbnf+0x9a>
 800e7ae:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800e7e8 <scalbnf+0xc0>
 800e7b2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800e7ec <scalbnf+0xc4>
 800e7b6:	ee10 3a10 	vmov	r3, s0
 800e7ba:	eeb0 7a67 	vmov.f32	s14, s15
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	e7d9      	b.n	800e776 <scalbnf+0x4e>
 800e7c2:	3019      	adds	r0, #25
 800e7c4:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e7c8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e7cc:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e7f0 <scalbnf+0xc8>
 800e7d0:	ee07 3a90 	vmov	s15, r3
 800e7d4:	e7d7      	b.n	800e786 <scalbnf+0x5e>
 800e7d6:	bf00      	nop
 800e7d8:	ffff3cb0 	.word	0xffff3cb0
 800e7dc:	4c000000 	.word	0x4c000000
 800e7e0:	7149f2ca 	.word	0x7149f2ca
 800e7e4:	f149f2ca 	.word	0xf149f2ca
 800e7e8:	0da24260 	.word	0x0da24260
 800e7ec:	8da24260 	.word	0x8da24260
 800e7f0:	33000000 	.word	0x33000000

0800e7f4 <floorf>:
 800e7f4:	ee10 3a10 	vmov	r3, s0
 800e7f8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e7fc:	3a7f      	subs	r2, #127	@ 0x7f
 800e7fe:	2a16      	cmp	r2, #22
 800e800:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e804:	dc2b      	bgt.n	800e85e <floorf+0x6a>
 800e806:	2a00      	cmp	r2, #0
 800e808:	da12      	bge.n	800e830 <floorf+0x3c>
 800e80a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e870 <floorf+0x7c>
 800e80e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e812:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e81a:	dd06      	ble.n	800e82a <floorf+0x36>
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	da24      	bge.n	800e86a <floorf+0x76>
 800e820:	2900      	cmp	r1, #0
 800e822:	4b14      	ldr	r3, [pc, #80]	@ (800e874 <floorf+0x80>)
 800e824:	bf08      	it	eq
 800e826:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800e82a:	ee00 3a10 	vmov	s0, r3
 800e82e:	4770      	bx	lr
 800e830:	4911      	ldr	r1, [pc, #68]	@ (800e878 <floorf+0x84>)
 800e832:	4111      	asrs	r1, r2
 800e834:	420b      	tst	r3, r1
 800e836:	d0fa      	beq.n	800e82e <floorf+0x3a>
 800e838:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800e870 <floorf+0x7c>
 800e83c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e840:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e848:	ddef      	ble.n	800e82a <floorf+0x36>
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	bfbe      	ittt	lt
 800e84e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800e852:	fa40 f202 	asrlt.w	r2, r0, r2
 800e856:	189b      	addlt	r3, r3, r2
 800e858:	ea23 0301 	bic.w	r3, r3, r1
 800e85c:	e7e5      	b.n	800e82a <floorf+0x36>
 800e85e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e862:	d3e4      	bcc.n	800e82e <floorf+0x3a>
 800e864:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e868:	4770      	bx	lr
 800e86a:	2300      	movs	r3, #0
 800e86c:	e7dd      	b.n	800e82a <floorf+0x36>
 800e86e:	bf00      	nop
 800e870:	7149f2ca 	.word	0x7149f2ca
 800e874:	bf800000 	.word	0xbf800000
 800e878:	007fffff 	.word	0x007fffff

0800e87c <_init>:
 800e87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e87e:	bf00      	nop
 800e880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e882:	bc08      	pop	{r3}
 800e884:	469e      	mov	lr, r3
 800e886:	4770      	bx	lr

0800e888 <_fini>:
 800e888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e88a:	bf00      	nop
 800e88c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e88e:	bc08      	pop	{r3}
 800e890:	469e      	mov	lr, r3
 800e892:	4770      	bx	lr
