Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto e04462ccd2e84e33bb74d5532efe4017 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot pong_fsm_tb_behav xil_defaultlib.pong_fsm_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.env
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dsd_prj_pkg
Compiling architecture rtl of entity xil_defaultlib.pong_fsm [pong_fsm_default]
Compiling architecture tb of entity xil_defaultlib.pong_fsm_tb
Built simulation snapshot pong_fsm_tb_behav
