{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428706015477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428706015479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 15:46:55 2015 " "Processing started: Fri Apr 10 15:46:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428706015479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428706015479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ethernet_controller -c ethernet_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet_controller -c ethernet_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428706015479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1428706015853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet_controller " "Found entity 1: ethernet_controller" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428706015916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428706015916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defs.sv 1 0 " "Found 1 design units, including 0 entities, in source file defs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProtocolInfo (SystemVerilog) " "Found design unit 1: ProtocolInfo (SystemVerilog)" {  } { { "defs.sv" "" { Text "/home/jimi/git/verilog/ethernet/defs.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428706015917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428706015917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data dm9000a.sv(11) " "Verilog HDL Declaration information at dm9000a.sv(11): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1428706015918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm9000a.sv 1 1 " "Found 1 design units, including 1 entities, in source file dm9000a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm9000a " "Found entity 1: dm9000a" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428706015918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428706015918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet_controller " "Elaborating entity \"ethernet_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428706015972 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "packet ethernet_controller.sv(24) " "Verilog HDL warning at ethernet_controller.sv(24): object packet used but never assigned" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1428706015976 "|ethernet_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "place ethernet_controller.sv(30) " "Verilog HDL or VHDL warning at ethernet_controller.sv(30): object \"place\" assigned a value but never read" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428706015976 "|ethernet_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packet_state ethernet_controller.sv(31) " "Verilog HDL or VHDL warning at ethernet_controller.sv(31): object \"packet_state\" assigned a value but never read" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428706015976 "|ethernet_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ethernet_controller.sv(83) " "Verilog HDL assignment warning at ethernet_controller.sv(83): truncated value with size 32 to match size of target (16)" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428706015981 "|ethernet_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ethernet_controller.sv(90) " "Verilog HDL assignment warning at ethernet_controller.sv(90): truncated value with size 32 to match size of target (16)" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428706015982 "|ethernet_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ethernet_controller.sv(97) " "Verilog HDL assignment warning at ethernet_controller.sv(97): truncated value with size 32 to match size of target (16)" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428706015983 "|ethernet_controller"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ethernet_controller.sv(138) " "Verilog HDL warning at ethernet_controller.sv(138): converting signed shift amount to unsigned" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 138 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1428706015984 "|ethernet_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 ethernet_controller.sv(138) " "Verilog HDL assignment warning at ethernet_controller.sv(138): truncated value with size 48 to match size of target (16)" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428706015984 "|ethernet_controller"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ethernet_controller.sv(151) " "Verilog HDL warning at ethernet_controller.sv(151): converting signed shift amount to unsigned" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 151 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1428706015986 "|ethernet_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 ethernet_controller.sv(151) " "Verilog HDL assignment warning at ethernet_controller.sv(151): truncated value with size 48 to match size of target (16)" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428706015986 "|ethernet_controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ethernet_controller.sv(48) " "Verilog HDL Case Statement warning at ethernet_controller.sv(48): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 48 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1428706015987 "|ethernet_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm9000a dm9000a:DM9000A " "Elaborating entity \"dm9000a\" for hierarchy \"dm9000a:DM9000A\"" {  } { { "ethernet_controller.sv" "DM9000A" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428706016163 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_counter dm9000a.sv(28) " "Verilog HDL or VHDL warning at dm9000a.sv(28): object \"write_counter\" assigned a value but never read" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428706016164 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs dm9000a.sv(35) " "Verilog HDL or VHDL warning at dm9000a.sv(35): object \"cs\" assigned a value but never read" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428706016164 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "dm9000a.sv(153) " "Verilog HDL Case Statement warning at dm9000a.sv(153): can't check case statement for completeness because the case expression has too many possible states" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 153 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1428706016179 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst dm9000a.sv(152) " "Verilog HDL Always Construct warning at dm9000a.sv(152): inferring latch(es) for variable \"rst\", which holds its previous value in one or more paths through the always construct" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428706016181 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tick_counter dm9000a.sv(152) " "Verilog HDL Always Construct warning at dm9000a.sv(152): inferring latch(es) for variable \"tick_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428706016181 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_machine dm9000a.sv(152) " "Verilog HDL Always Construct warning at dm9000a.sv(152): inferring latch(es) for variable \"state_machine\", which holds its previous value in one or more paths through the always construct" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428706016182 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data dm9000a.sv(152) " "Verilog HDL Always Construct warning at dm9000a.sv(152): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428706016182 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd dm9000a.sv(152) " "Verilog HDL Always Construct warning at dm9000a.sv(152): inferring latch(es) for variable \"cmd\", which holds its previous value in one or more paths through the always construct" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428706016182 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd dm9000a.sv(152) " "Verilog HDL Always Construct warning at dm9000a.sv(152): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428706016182 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr dm9000a.sv(152) " "Verilog HDL Always Construct warning at dm9000a.sv(152): inferring latch(es) for variable \"wr\", which holds its previous value in one or more paths through the always construct" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428706016182 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_counter dm9000a.sv(152) " "Verilog HDL Always Construct warning at dm9000a.sv(152): inferring latch(es) for variable \"write_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428706016183 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_index dm9000a.sv(152) " "Verilog HDL Always Construct warning at dm9000a.sv(152): inferring latch(es) for variable \"data_index\", which holds its previous value in one or more paths through the always construct" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428706016183 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[0\] dm9000a.sv(152) " "Inferred latch for \"data_index\[0\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016194 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[1\] dm9000a.sv(152) " "Inferred latch for \"data_index\[1\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016194 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[2\] dm9000a.sv(152) " "Inferred latch for \"data_index\[2\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016194 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[3\] dm9000a.sv(152) " "Inferred latch for \"data_index\[3\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016194 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[4\] dm9000a.sv(152) " "Inferred latch for \"data_index\[4\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016194 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[5\] dm9000a.sv(152) " "Inferred latch for \"data_index\[5\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016194 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[6\] dm9000a.sv(152) " "Inferred latch for \"data_index\[6\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016194 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[7\] dm9000a.sv(152) " "Inferred latch for \"data_index\[7\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016194 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[8\] dm9000a.sv(152) " "Inferred latch for \"data_index\[8\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016194 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[9\] dm9000a.sv(152) " "Inferred latch for \"data_index\[9\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016194 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[10\] dm9000a.sv(152) " "Inferred latch for \"data_index\[10\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016195 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[11\] dm9000a.sv(152) " "Inferred latch for \"data_index\[11\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016195 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[12\] dm9000a.sv(152) " "Inferred latch for \"data_index\[12\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016195 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[13\] dm9000a.sv(152) " "Inferred latch for \"data_index\[13\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016195 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[14\] dm9000a.sv(152) " "Inferred latch for \"data_index\[14\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016195 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[15\] dm9000a.sv(152) " "Inferred latch for \"data_index\[15\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016195 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[16\] dm9000a.sv(152) " "Inferred latch for \"data_index\[16\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016195 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[17\] dm9000a.sv(152) " "Inferred latch for \"data_index\[17\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016195 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[18\] dm9000a.sv(152) " "Inferred latch for \"data_index\[18\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016195 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[19\] dm9000a.sv(152) " "Inferred latch for \"data_index\[19\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016195 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[20\] dm9000a.sv(152) " "Inferred latch for \"data_index\[20\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016196 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[21\] dm9000a.sv(152) " "Inferred latch for \"data_index\[21\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016196 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[22\] dm9000a.sv(152) " "Inferred latch for \"data_index\[22\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016196 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[23\] dm9000a.sv(152) " "Inferred latch for \"data_index\[23\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016196 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[24\] dm9000a.sv(152) " "Inferred latch for \"data_index\[24\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016196 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[25\] dm9000a.sv(152) " "Inferred latch for \"data_index\[25\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016196 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[26\] dm9000a.sv(152) " "Inferred latch for \"data_index\[26\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016196 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[27\] dm9000a.sv(152) " "Inferred latch for \"data_index\[27\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016196 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[28\] dm9000a.sv(152) " "Inferred latch for \"data_index\[28\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016196 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[29\] dm9000a.sv(152) " "Inferred latch for \"data_index\[29\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016196 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[30\] dm9000a.sv(152) " "Inferred latch for \"data_index\[30\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016197 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_index\[31\] dm9000a.sv(152) " "Inferred latch for \"data_index\[31\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016197 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[0\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[0\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016197 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[1\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[1\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016197 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[2\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[2\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016197 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[3\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[3\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016197 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[4\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[4\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016197 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[5\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[5\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016198 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[6\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[6\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016198 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[7\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[7\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016198 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[8\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[8\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016198 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[9\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[9\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016198 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[10\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[10\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016198 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[11\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[11\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016198 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[12\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[12\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016199 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[13\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[13\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016199 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[14\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[14\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016199 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[15\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[15\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016199 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[16\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[16\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016199 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[17\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[17\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016199 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[18\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[18\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016199 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[19\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[19\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016200 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[20\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[20\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016200 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[21\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[21\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016200 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[22\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[22\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016200 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[23\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[23\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016200 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[24\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[24\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016200 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[25\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[25\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016201 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[26\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[26\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016201 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[27\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[27\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016201 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[28\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[28\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016201 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[29\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[29\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016201 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[30\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[30\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016201 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_counter\[31\] dm9000a.sv(152) " "Inferred latch for \"write_counter\[31\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016201 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr dm9000a.sv(152) " "Inferred latch for \"wr\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016202 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd dm9000a.sv(152) " "Inferred latch for \"rd\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016202 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd dm9000a.sv(152) " "Inferred latch for \"cmd\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016203 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] dm9000a.sv(152) " "Inferred latch for \"data\[0\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016203 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] dm9000a.sv(152) " "Inferred latch for \"data\[1\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016203 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] dm9000a.sv(152) " "Inferred latch for \"data\[2\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016204 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] dm9000a.sv(152) " "Inferred latch for \"data\[3\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016204 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] dm9000a.sv(152) " "Inferred latch for \"data\[4\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016204 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] dm9000a.sv(152) " "Inferred latch for \"data\[5\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016205 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] dm9000a.sv(152) " "Inferred latch for \"data\[6\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016205 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] dm9000a.sv(152) " "Inferred latch for \"data\[7\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016205 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] dm9000a.sv(152) " "Inferred latch for \"data\[8\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016206 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] dm9000a.sv(152) " "Inferred latch for \"data\[9\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016206 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] dm9000a.sv(152) " "Inferred latch for \"data\[10\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016206 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] dm9000a.sv(152) " "Inferred latch for \"data\[11\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016206 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] dm9000a.sv(152) " "Inferred latch for \"data\[12\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016207 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] dm9000a.sv(152) " "Inferred latch for \"data\[13\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016207 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] dm9000a.sv(152) " "Inferred latch for \"data\[14\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016207 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] dm9000a.sv(152) " "Inferred latch for \"data\[15\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016207 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[0\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[0\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016208 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[1\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[1\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016208 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[2\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[2\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016208 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[3\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[3\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016208 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[4\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[4\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016208 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[5\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[5\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016208 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[6\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[6\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016208 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[7\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[7\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016208 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[8\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[8\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016209 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[9\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[9\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016209 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[10\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[10\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016209 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[11\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[11\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016209 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[12\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[12\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016209 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[13\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[13\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016209 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[14\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[14\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016209 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[15\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[15\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016209 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[16\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[16\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016210 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[17\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[17\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016210 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[18\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[18\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016210 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[19\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[19\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016210 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[20\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[20\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016210 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[21\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[21\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016210 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[22\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[22\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016210 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[23\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[23\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016210 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[24\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[24\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016210 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[25\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[25\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016211 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[26\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[26\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016211 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[27\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[27\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016211 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[28\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[28\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016211 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[29\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[29\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016211 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[30\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[30\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016211 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_machine\[31\] dm9000a.sv(152) " "Inferred latch for \"state_machine\[31\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016211 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[0\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[0\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016211 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[1\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[1\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016212 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[2\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[2\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016212 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[3\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[3\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016212 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[4\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[4\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016212 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[5\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[5\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016212 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[6\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[6\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016212 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[7\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[7\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016212 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[8\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[8\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016212 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[9\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[9\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016212 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[10\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[10\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016212 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[11\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[11\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016213 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[12\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[12\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016213 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[13\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[13\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016213 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[14\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[14\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016213 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[15\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[15\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016213 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[16\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[16\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016213 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[17\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[17\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016213 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[18\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[18\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016213 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[19\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[19\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016213 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[20\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[20\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016214 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[21\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[21\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016214 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[22\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[22\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016214 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[23\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[23\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016214 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[24\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[24\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016214 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[25\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[25\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016214 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[26\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[26\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016214 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[27\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[27\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016214 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[28\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[28\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016214 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[29\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[29\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016215 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[30\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[30\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016215 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[31\] dm9000a.sv(152) " "Inferred latch for \"tick_counter\[31\]\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016215 "|ethernet_controller|dm9000a:DM9000A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst dm9000a.sv(152) " "Inferred latch for \"rst\" at dm9000a.sv(152)" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428706016215 "|ethernet_controller|dm9000a:DM9000A"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[0\] " "Latch dm9000a:DM9000A\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018474 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[1\] " "Latch dm9000a:DM9000A\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[3\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[3\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018474 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[2\] " "Latch dm9000a:DM9000A\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[3\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[3\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018474 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[3\] " "Latch dm9000a:DM9000A\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[0\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[0\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018474 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[4\] " "Latch dm9000a:DM9000A\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018474 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[5\] " "Latch dm9000a:DM9000A\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018474 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[6\] " "Latch dm9000a:DM9000A\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018475 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[7\] " "Latch dm9000a:DM9000A\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018475 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[8\] " "Latch dm9000a:DM9000A\|data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[5\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[5\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018475 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[9\] " "Latch dm9000a:DM9000A\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[5\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[5\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018475 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[10\] " "Latch dm9000a:DM9000A\|data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[5\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[5\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018475 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[11\] " "Latch dm9000a:DM9000A\|data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[5\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[5\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018475 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[12\] " "Latch dm9000a:DM9000A\|data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[5\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[5\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018475 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[13\] " "Latch dm9000a:DM9000A\|data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[5\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[5\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018476 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[14\] " "Latch dm9000a:DM9000A\|data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[5\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[5\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018476 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data\[15\] " "Latch dm9000a:DM9000A\|data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[5\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[5\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018476 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|cmd " "Latch dm9000a:DM9000A\|cmd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[0\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[0\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018476 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|wr " "Latch dm9000a:DM9000A\|wr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|write_counter\[30\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|write_counter\[30\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018476 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|state_machine\[3\] " "Latch dm9000a:DM9000A\|state_machine\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018476 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|state_machine\[4\] " "Latch dm9000a:DM9000A\|state_machine\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[0\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[0\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018476 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|state_machine\[1\] " "Latch dm9000a:DM9000A\|state_machine\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[0\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[0\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018476 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|state_machine\[0\] " "Latch dm9000a:DM9000A\|state_machine\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[1\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[1\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018477 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|state_machine\[2\] " "Latch dm9000a:DM9000A\|state_machine\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[0\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[0\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018477 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data_index\[0\] " "Latch dm9000a:DM9000A\|data_index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[31\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[31\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018477 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|data_index\[5\] " "Latch dm9000a:DM9000A\|data_index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|data_index\[31\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|data_index\[31\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018477 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[30\] " "Latch dm9000a:DM9000A\|write_counter\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018477 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[29\] " "Latch dm9000a:DM9000A\|write_counter\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018477 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[28\] " "Latch dm9000a:DM9000A\|write_counter\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018477 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[27\] " "Latch dm9000a:DM9000A\|write_counter\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018477 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[26\] " "Latch dm9000a:DM9000A\|write_counter\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018478 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[25\] " "Latch dm9000a:DM9000A\|write_counter\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018478 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[24\] " "Latch dm9000a:DM9000A\|write_counter\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018478 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[23\] " "Latch dm9000a:DM9000A\|write_counter\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018478 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[22\] " "Latch dm9000a:DM9000A\|write_counter\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018478 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[21\] " "Latch dm9000a:DM9000A\|write_counter\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018478 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[20\] " "Latch dm9000a:DM9000A\|write_counter\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018478 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[19\] " "Latch dm9000a:DM9000A\|write_counter\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018478 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[18\] " "Latch dm9000a:DM9000A\|write_counter\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018479 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[17\] " "Latch dm9000a:DM9000A\|write_counter\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018479 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[16\] " "Latch dm9000a:DM9000A\|write_counter\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018479 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[15\] " "Latch dm9000a:DM9000A\|write_counter\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018479 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[14\] " "Latch dm9000a:DM9000A\|write_counter\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018479 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[13\] " "Latch dm9000a:DM9000A\|write_counter\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018479 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[12\] " "Latch dm9000a:DM9000A\|write_counter\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018479 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[11\] " "Latch dm9000a:DM9000A\|write_counter\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018480 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[10\] " "Latch dm9000a:DM9000A\|write_counter\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018480 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[9\] " "Latch dm9000a:DM9000A\|write_counter\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018480 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[8\] " "Latch dm9000a:DM9000A\|write_counter\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018480 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[7\] " "Latch dm9000a:DM9000A\|write_counter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018480 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[6\] " "Latch dm9000a:DM9000A\|write_counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018480 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[5\] " "Latch dm9000a:DM9000A\|write_counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018480 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[4\] " "Latch dm9000a:DM9000A\|write_counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018480 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[3\] " "Latch dm9000a:DM9000A\|write_counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018481 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[2\] " "Latch dm9000a:DM9000A\|write_counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018481 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[1\] " "Latch dm9000a:DM9000A\|write_counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018481 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[0\] " "Latch dm9000a:DM9000A\|write_counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018481 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|write_counter\[31\] " "Latch dm9000a:DM9000A\|write_counter\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|state_machine\[2\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|state_machine\[2\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018481 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[4\] " "Latch dm9000a:DM9000A\|tick_counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018481 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[5\] " "Latch dm9000a:DM9000A\|tick_counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018481 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[6\] " "Latch dm9000a:DM9000A\|tick_counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018482 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[7\] " "Latch dm9000a:DM9000A\|tick_counter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018482 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[8\] " "Latch dm9000a:DM9000A\|tick_counter\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018482 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[9\] " "Latch dm9000a:DM9000A\|tick_counter\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018482 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[10\] " "Latch dm9000a:DM9000A\|tick_counter\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018482 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[11\] " "Latch dm9000a:DM9000A\|tick_counter\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018482 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[12\] " "Latch dm9000a:DM9000A\|tick_counter\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018482 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[13\] " "Latch dm9000a:DM9000A\|tick_counter\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018483 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[14\] " "Latch dm9000a:DM9000A\|tick_counter\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018483 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[2\] " "Latch dm9000a:DM9000A\|tick_counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018483 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[15\] " "Latch dm9000a:DM9000A\|tick_counter\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018483 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[0\] " "Latch dm9000a:DM9000A\|tick_counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018483 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[16\] " "Latch dm9000a:DM9000A\|tick_counter\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018483 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[17\] " "Latch dm9000a:DM9000A\|tick_counter\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018483 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[3\] " "Latch dm9000a:DM9000A\|tick_counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018483 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[1\] " "Latch dm9000a:DM9000A\|tick_counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018484 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[18\] " "Latch dm9000a:DM9000A\|tick_counter\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018484 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[19\] " "Latch dm9000a:DM9000A\|tick_counter\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018484 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[20\] " "Latch dm9000a:DM9000A\|tick_counter\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018484 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[21\] " "Latch dm9000a:DM9000A\|tick_counter\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018484 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[22\] " "Latch dm9000a:DM9000A\|tick_counter\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018484 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[23\] " "Latch dm9000a:DM9000A\|tick_counter\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018484 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[24\] " "Latch dm9000a:DM9000A\|tick_counter\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018484 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[25\] " "Latch dm9000a:DM9000A\|tick_counter\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018485 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[26\] " "Latch dm9000a:DM9000A\|tick_counter\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018485 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[27\] " "Latch dm9000a:DM9000A\|tick_counter\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018485 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[28\] " "Latch dm9000a:DM9000A\|tick_counter\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018485 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[29\] " "Latch dm9000a:DM9000A\|tick_counter\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018485 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[30\] " "Latch dm9000a:DM9000A\|tick_counter\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018485 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dm9000a:DM9000A\|tick_counter\[31\] " "Latch dm9000a:DM9000A\|tick_counter\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dm9000a:DM9000A\|tick_counter\[4\] " "Ports D and ENA on the latch are fed by the same signal dm9000a:DM9000A\|tick_counter\[4\]" {  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428706018485 ""}  } { { "dm9000a.sv" "" { Text "/home/jimi/git/verilog/ethernet/dm9000a.sv" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428706018485 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428706018884 "|ethernet_controller|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N VCC " "Pin \"ENET_RD_N\" is stuck at VCC" {  } { { "ethernet_controller.sv" "" { Text "/home/jimi/git/verilog/ethernet/ethernet_controller.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428706018884 "|ethernet_controller|ENET_RD_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1428706018884 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jimi/git/verilog/ethernet/output_files/ethernet_controller.map.smsg " "Generated suppressed messages file /home/jimi/git/verilog/ethernet/output_files/ethernet_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1428706020480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1428706020667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428706020667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1744 " "Implemented 1744 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428706020805 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428706020805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1704 " "Implemented 1704 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428706020805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428706020805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 205 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 205 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428706020824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 15:47:00 2015 " "Processing ended: Fri Apr 10 15:47:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428706020824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428706020824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428706020824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428706020824 ""}
