\hypertarget{group__RCC__APB1LPENR__Bit__Positions}{}\doxysection{RCC\+\_\+\+APB1\+LPENR Bit Position Definitions}
\label{group__RCC__APB1LPENR__Bit__Positions}\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}


Bit position definitions for RCC\+\_\+\+APB1\+LPENR register.  


Collaboration diagram for RCC\+\_\+\+APB1\+LPENR Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__APB1LPENR__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga1f561f8bfc556b52335ec2a32ba81c44}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga9391d99885a0a6fbaf3447117ac0f7aa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga6f04aff278b72fbf6acbe0ad947b06ae}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}}~2
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}}~3
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga439a5998fd60c3375411c7db2129ac89}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gab7867dc2695855fa9084a13d06a4299f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga3b47fde44967a5a600a042398a9cf3c6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga9897d5f0033623a05997ca222d3a132b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}}~7
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gacd1af8912fedadb9edead5b31167a310}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga13f3db4ac67bf32c994364cc43f4fe8b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}}~11
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}}~14
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gae8acbff235a15b58d1be0f065cdb5472}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}}~15
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}}~17
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gae11baa29f4e6d122dabdd54c6b4be052}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}}~18
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga88fe1e9cf93caa4e02de35e92e55834d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}}~19
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga3de908135d9c9e74c598f7bf1e88fb34}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}}~20
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}}~21
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}}~22
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga5abf01e4149d71e8427eefcd2e429fe9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}}~23
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gafb93b42a94b988f4a03bed9ea78b4519}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}}~25
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga167ad9fc43674d6993a9550ac3b6e70f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN}}~26
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga274fa282ad1ff40b747644bf9360feb4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}}~28
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_gaf36a11e89644548702385d548f3f9ec4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}}~29
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga880ef558dbbf424fb90c409b04c48226}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART7\+LPEN}}~30
\item 
\#define \mbox{\hyperlink{group__RCC__APB1LPENR__Bit__Positions_ga97752f7c9da5bfb81da7f1724b5e3192}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART8\+LPEN}}~31
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for RCC\+\_\+\+APB1\+LPENR register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_gafb93b42a94b988f4a03bed9ea78b4519}\label{group__RCC__APB1LPENR__Bit__Positions_gafb93b42a94b988f4a03bed9ea78b4519}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_CAN1LPEN@{RCC\_APB1LPENR\_CAN1LPEN}}
\index{RCC\_APB1LPENR\_CAN1LPEN@{RCC\_APB1LPENR\_CAN1LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_CAN1LPEN}{RCC\_APB1LPENR\_CAN1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN~25}

CAN1 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga167ad9fc43674d6993a9550ac3b6e70f}\label{group__RCC__APB1LPENR__Bit__Positions_ga167ad9fc43674d6993a9550ac3b6e70f}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_CAN2LPEN@{RCC\_APB1LPENR\_CAN2LPEN}}
\index{RCC\_APB1LPENR\_CAN2LPEN@{RCC\_APB1LPENR\_CAN2LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_CAN2LPEN}{RCC\_APB1LPENR\_CAN2LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN~26}

CAN2 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_gaf36a11e89644548702385d548f3f9ec4}\label{group__RCC__APB1LPENR__Bit__Positions_gaf36a11e89644548702385d548f3f9ec4}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_DACLPEN@{RCC\_APB1LPENR\_DACLPEN}}
\index{RCC\_APB1LPENR\_DACLPEN@{RCC\_APB1LPENR\_DACLPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_DACLPEN}{RCC\_APB1LPENR\_DACLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN~29}

DAC Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga33286469d0a9b9fedbc2b60aa6cd7da7}\label{group__RCC__APB1LPENR__Bit__Positions_ga33286469d0a9b9fedbc2b60aa6cd7da7}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_I2C1LPEN@{RCC\_APB1LPENR\_I2C1LPEN}}
\index{RCC\_APB1LPENR\_I2C1LPEN@{RCC\_APB1LPENR\_I2C1LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_I2C1LPEN}{RCC\_APB1LPENR\_I2C1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN~21}

I2\+C1 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_gaf6a53d37df11a56412ae06f73626f637}\label{group__RCC__APB1LPENR__Bit__Positions_gaf6a53d37df11a56412ae06f73626f637}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_I2C2LPEN@{RCC\_APB1LPENR\_I2C2LPEN}}
\index{RCC\_APB1LPENR\_I2C2LPEN@{RCC\_APB1LPENR\_I2C2LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_I2C2LPEN}{RCC\_APB1LPENR\_I2C2LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN~22}

I2\+C2 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga5abf01e4149d71e8427eefcd2e429fe9}\label{group__RCC__APB1LPENR__Bit__Positions_ga5abf01e4149d71e8427eefcd2e429fe9}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_I2C3LPEN@{RCC\_APB1LPENR\_I2C3LPEN}}
\index{RCC\_APB1LPENR\_I2C3LPEN@{RCC\_APB1LPENR\_I2C3LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_I2C3LPEN}{RCC\_APB1LPENR\_I2C3LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN~23}

I2\+C3 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga274fa282ad1ff40b747644bf9360feb4}\label{group__RCC__APB1LPENR__Bit__Positions_ga274fa282ad1ff40b747644bf9360feb4}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_PWRLPEN@{RCC\_APB1LPENR\_PWRLPEN}}
\index{RCC\_APB1LPENR\_PWRLPEN@{RCC\_APB1LPENR\_PWRLPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_PWRLPEN}{RCC\_APB1LPENR\_PWRLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN~28}

Power Interface Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga41dcbf845448cbb1b75c0ad7e83b77cb}\label{group__RCC__APB1LPENR__Bit__Positions_ga41dcbf845448cbb1b75c0ad7e83b77cb}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_SPI2LPEN@{RCC\_APB1LPENR\_SPI2LPEN}}
\index{RCC\_APB1LPENR\_SPI2LPEN@{RCC\_APB1LPENR\_SPI2LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_SPI2LPEN}{RCC\_APB1LPENR\_SPI2LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN~14}

SPI2 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_gae8acbff235a15b58d1be0f065cdb5472}\label{group__RCC__APB1LPENR__Bit__Positions_gae8acbff235a15b58d1be0f065cdb5472}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_SPI3LPEN@{RCC\_APB1LPENR\_SPI3LPEN}}
\index{RCC\_APB1LPENR\_SPI3LPEN@{RCC\_APB1LPENR\_SPI3LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_SPI3LPEN}{RCC\_APB1LPENR\_SPI3LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN~15}

SPI3 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga3b47fde44967a5a600a042398a9cf3c6}\label{group__RCC__APB1LPENR__Bit__Positions_ga3b47fde44967a5a600a042398a9cf3c6}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_TIM12LPEN@{RCC\_APB1LPENR\_TIM12LPEN}}
\index{RCC\_APB1LPENR\_TIM12LPEN@{RCC\_APB1LPENR\_TIM12LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM12LPEN}{RCC\_APB1LPENR\_TIM12LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN~6}

TIM12 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga9897d5f0033623a05997ca222d3a132b}\label{group__RCC__APB1LPENR__Bit__Positions_ga9897d5f0033623a05997ca222d3a132b}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_TIM13LPEN@{RCC\_APB1LPENR\_TIM13LPEN}}
\index{RCC\_APB1LPENR\_TIM13LPEN@{RCC\_APB1LPENR\_TIM13LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM13LPEN}{RCC\_APB1LPENR\_TIM13LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN~7}

TIM13 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_gacd1af8912fedadb9edead5b31167a310}\label{group__RCC__APB1LPENR__Bit__Positions_gacd1af8912fedadb9edead5b31167a310}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_TIM14LPEN@{RCC\_APB1LPENR\_TIM14LPEN}}
\index{RCC\_APB1LPENR\_TIM14LPEN@{RCC\_APB1LPENR\_TIM14LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM14LPEN}{RCC\_APB1LPENR\_TIM14LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN~8}

TIM14 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga1f561f8bfc556b52335ec2a32ba81c44}\label{group__RCC__APB1LPENR__Bit__Positions_ga1f561f8bfc556b52335ec2a32ba81c44}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_TIM2LPEN@{RCC\_APB1LPENR\_TIM2LPEN}}
\index{RCC\_APB1LPENR\_TIM2LPEN@{RCC\_APB1LPENR\_TIM2LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM2LPEN}{RCC\_APB1LPENR\_TIM2LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN~0}

TIM2 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga9391d99885a0a6fbaf3447117ac0f7aa}\label{group__RCC__APB1LPENR__Bit__Positions_ga9391d99885a0a6fbaf3447117ac0f7aa}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_TIM3LPEN@{RCC\_APB1LPENR\_TIM3LPEN}}
\index{RCC\_APB1LPENR\_TIM3LPEN@{RCC\_APB1LPENR\_TIM3LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM3LPEN}{RCC\_APB1LPENR\_TIM3LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN~1}

TIM3 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga6f04aff278b72fbf6acbe0ad947b06ae}\label{group__RCC__APB1LPENR__Bit__Positions_ga6f04aff278b72fbf6acbe0ad947b06ae}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_TIM4LPEN@{RCC\_APB1LPENR\_TIM4LPEN}}
\index{RCC\_APB1LPENR\_TIM4LPEN@{RCC\_APB1LPENR\_TIM4LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM4LPEN}{RCC\_APB1LPENR\_TIM4LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN~2}

TIM4 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga5741a6c45b9de1d0c927beb87f399dd9}\label{group__RCC__APB1LPENR__Bit__Positions_ga5741a6c45b9de1d0c927beb87f399dd9}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_TIM5LPEN@{RCC\_APB1LPENR\_TIM5LPEN}}
\index{RCC\_APB1LPENR\_TIM5LPEN@{RCC\_APB1LPENR\_TIM5LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM5LPEN}{RCC\_APB1LPENR\_TIM5LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN~3}

TIM5 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga439a5998fd60c3375411c7db2129ac89}\label{group__RCC__APB1LPENR__Bit__Positions_ga439a5998fd60c3375411c7db2129ac89}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_TIM6LPEN@{RCC\_APB1LPENR\_TIM6LPEN}}
\index{RCC\_APB1LPENR\_TIM6LPEN@{RCC\_APB1LPENR\_TIM6LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM6LPEN}{RCC\_APB1LPENR\_TIM6LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN~4}

TIM6 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_gab7867dc2695855fa9084a13d06a4299f}\label{group__RCC__APB1LPENR__Bit__Positions_gab7867dc2695855fa9084a13d06a4299f}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_TIM7LPEN@{RCC\_APB1LPENR\_TIM7LPEN}}
\index{RCC\_APB1LPENR\_TIM7LPEN@{RCC\_APB1LPENR\_TIM7LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM7LPEN}{RCC\_APB1LPENR\_TIM7LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN~5}

TIM7 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga88fe1e9cf93caa4e02de35e92e55834d}\label{group__RCC__APB1LPENR__Bit__Positions_ga88fe1e9cf93caa4e02de35e92e55834d}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_UART4LPEN@{RCC\_APB1LPENR\_UART4LPEN}}
\index{RCC\_APB1LPENR\_UART4LPEN@{RCC\_APB1LPENR\_UART4LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_UART4LPEN}{RCC\_APB1LPENR\_UART4LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN~19}

UART4 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga3de908135d9c9e74c598f7bf1e88fb34}\label{group__RCC__APB1LPENR__Bit__Positions_ga3de908135d9c9e74c598f7bf1e88fb34}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_UART5LPEN@{RCC\_APB1LPENR\_UART5LPEN}}
\index{RCC\_APB1LPENR\_UART5LPEN@{RCC\_APB1LPENR\_UART5LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_UART5LPEN}{RCC\_APB1LPENR\_UART5LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN~20}

UART5 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga880ef558dbbf424fb90c409b04c48226}\label{group__RCC__APB1LPENR__Bit__Positions_ga880ef558dbbf424fb90c409b04c48226}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_UART7LPEN@{RCC\_APB1LPENR\_UART7LPEN}}
\index{RCC\_APB1LPENR\_UART7LPEN@{RCC\_APB1LPENR\_UART7LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_UART7LPEN}{RCC\_APB1LPENR\_UART7LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART7\+LPEN~30}

UART7 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga97752f7c9da5bfb81da7f1724b5e3192}\label{group__RCC__APB1LPENR__Bit__Positions_ga97752f7c9da5bfb81da7f1724b5e3192}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_UART8LPEN@{RCC\_APB1LPENR\_UART8LPEN}}
\index{RCC\_APB1LPENR\_UART8LPEN@{RCC\_APB1LPENR\_UART8LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_UART8LPEN}{RCC\_APB1LPENR\_UART8LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART8\+LPEN~31}

UART8 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga6055c39af369463e14d6ff2017043671}\label{group__RCC__APB1LPENR__Bit__Positions_ga6055c39af369463e14d6ff2017043671}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_USART2LPEN@{RCC\_APB1LPENR\_USART2LPEN}}
\index{RCC\_APB1LPENR\_USART2LPEN@{RCC\_APB1LPENR\_USART2LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_USART2LPEN}{RCC\_APB1LPENR\_USART2LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN~17}

USART2 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_gae11baa29f4e6d122dabdd54c6b4be052}\label{group__RCC__APB1LPENR__Bit__Positions_gae11baa29f4e6d122dabdd54c6b4be052}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_USART3LPEN@{RCC\_APB1LPENR\_USART3LPEN}}
\index{RCC\_APB1LPENR\_USART3LPEN@{RCC\_APB1LPENR\_USART3LPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_USART3LPEN}{RCC\_APB1LPENR\_USART3LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN~18}

USART3 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB1LPENR__Bit__Positions_ga13f3db4ac67bf32c994364cc43f4fe8b}\label{group__RCC__APB1LPENR__Bit__Positions_ga13f3db4ac67bf32c994364cc43f4fe8b}} 
\index{RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}!RCC\_APB1LPENR\_WWDGLPEN@{RCC\_APB1LPENR\_WWDGLPEN}}
\index{RCC\_APB1LPENR\_WWDGLPEN@{RCC\_APB1LPENR\_WWDGLPEN}!RCC\_APB1LPENR Bit Position Definitions@{RCC\_APB1LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1LPENR\_WWDGLPEN}{RCC\_APB1LPENR\_WWDGLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN~11}

WWDG Peripheral Clock in Low Power Mode Enable 