ProjectInfo:
  - ProjectName: CF191
    ProjectRoot: ./
    ProjectType: unknown
    ChiselMajorVersion: 3
    ChiselMinorVersion: 0
Registers:
  - RegName: CF19.0.0.reg
    Width: 64
    Index: 0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.1.reg
    Width: 64
    Index: 1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.2.reg
    Width: 64
    Index: 2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.3.reg
    Width: 64
    Index: 3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.4.reg
    Width: 64
    Index: 4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.5.reg
    Width: 64
    Index: 5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.6.reg
    Width: 64
    Index: 6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.7.reg
    Width: 64
    Index: 7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.8.reg
    Width: 64
    Index: 8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.9.reg
    Width: 64
    Index: 9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.10.reg
    Width: 64
    Index: 10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.11.reg
    Width: 64
    Index: 11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.12.reg
    Width: 64
    Index: 12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.13.reg
    Width: 64
    Index: 13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.14.reg
    Width: 64
    Index: 14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.15.reg
    Width: 64
    Index: 15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.16.reg
    Width: 64
    Index: 16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.17.reg
    Width: 64
    Index: 17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.18.reg
    Width: 64
    Index: 18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.19.reg
    Width: 64
    Index: 19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.20.reg
    Width: 64
    Index: 20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.21.reg
    Width: 64
    Index: 21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.22.reg
    Width: 64
    Index: 22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.23.reg
    Width: 64
    Index: 23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.24.reg
    Width: 64
    Index: 24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.25.reg
    Width: 64
    Index: 25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.26.reg
    Width: 64
    Index: 26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.27.reg
    Width: 64
    Index: 27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.28.reg
    Width: 64
    Index: 28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.29.reg
    Width: 64
    Index: 29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.30.reg
    Width: 64
    Index: 30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.31.reg
    Width: 64
    Index: 31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.32.reg
    Width: 64
    Index: 32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.33.reg
    Width: 64
    Index: 33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.34.reg
    Width: 64
    Index: 34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.35.reg
    Width: 64
    Index: 35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.36.reg
    Width: 64
    Index: 36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.37.reg
    Width: 64
    Index: 37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.38.reg
    Width: 64
    Index: 38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.39.reg
    Width: 64
    Index: 39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.40.reg
    Width: 64
    Index: 40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.41.reg
    Width: 64
    Index: 41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.42.reg
    Width: 64
    Index: 42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.43.reg
    Width: 64
    Index: 43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.44.reg
    Width: 64
    Index: 44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.45.reg
    Width: 64
    Index: 45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.46.reg
    Width: 64
    Index: 46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.47.reg
    Width: 64
    Index: 47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.48.reg
    Width: 64
    Index: 48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.49.reg
    Width: 64
    Index: 49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.50.reg
    Width: 64
    Index: 50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.51.reg
    Width: 64
    Index: 51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.52.reg
    Width: 64
    Index: 52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.53.reg
    Width: 64
    Index: 53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.54.reg
    Width: 64
    Index: 54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.55.reg
    Width: 64
    Index: 55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.56.reg
    Width: 64
    Index: 56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.57.reg
    Width: 64
    Index: 57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.58.reg
    Width: 64
    Index: 58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.59.reg
    Width: 64
    Index: 59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.60.reg
    Width: 64
    Index: 60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.61.reg
    Width: 64
    Index: 61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.62.reg
    Width: 64
    Index: 62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: CF19.0.63.reg
    Width: 64
    Index: 63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
RegClasses:
  - RegisterClassName: CF19.0.regclass
    Registers:
      - CF19.0.0.reg
      - CF19.0.1.reg
      - CF19.0.2.reg
      - CF19.0.3.reg
      - CF19.0.4.reg
      - CF19.0.5.reg
      - CF19.0.6.reg
      - CF19.0.7.reg
      - CF19.0.8.reg
      - CF19.0.9.reg
      - CF19.0.10.reg
      - CF19.0.11.reg
      - CF19.0.12.reg
      - CF19.0.13.reg
      - CF19.0.14.reg
      - CF19.0.15.reg
      - CF19.0.16.reg
      - CF19.0.17.reg
      - CF19.0.18.reg
      - CF19.0.19.reg
      - CF19.0.20.reg
      - CF19.0.21.reg
      - CF19.0.22.reg
      - CF19.0.23.reg
      - CF19.0.24.reg
      - CF19.0.25.reg
      - CF19.0.26.reg
      - CF19.0.27.reg
      - CF19.0.28.reg
      - CF19.0.29.reg
      - CF19.0.30.reg
      - CF19.0.31.reg
      - CF19.0.32.reg
      - CF19.0.33.reg
      - CF19.0.34.reg
      - CF19.0.35.reg
      - CF19.0.36.reg
      - CF19.0.37.reg
      - CF19.0.38.reg
      - CF19.0.39.reg
      - CF19.0.40.reg
      - CF19.0.41.reg
      - CF19.0.42.reg
      - CF19.0.43.reg
      - CF19.0.44.reg
      - CF19.0.45.reg
      - CF19.0.46.reg
      - CF19.0.47.reg
      - CF19.0.48.reg
      - CF19.0.49.reg
      - CF19.0.50.reg
      - CF19.0.51.reg
      - CF19.0.52.reg
      - CF19.0.53.reg
      - CF19.0.54.reg
      - CF19.0.55.reg
      - CF19.0.56.reg
      - CF19.0.57.reg
      - CF19.0.58.reg
      - CF19.0.59.reg
      - CF19.0.60.reg
      - CF19.0.61.reg
      - CF19.0.62.reg
      - CF19.0.63.reg
ISAs:
  - ISAName: CF19.0.isa
InstFormats:
  - InstFormatName: CF19.0.if
    ISA: CF19.0.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: CF19.0.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: CF19.0.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: CF19.0.regclass
Insts:
  - Inst: CF19.0.0.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 0
    Impl: RT = RA + RB
  - Inst: CF19.0.1.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA - RB
  - Inst: CF19.0.2.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA * RB
  - Inst: CF19.0.3.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA / RB
  - Inst: CF19.0.4.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA % RB
  - Inst: CF19.0.5.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA << 1
  - Inst: CF19.0.6.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.7.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.8.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
  - Inst: CF19.0.9.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA - RB
  - Inst: CF19.0.10.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA * RB
  - Inst: CF19.0.11.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA / RB
  - Inst: CF19.0.12.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA % RB
  - Inst: CF19.0.13.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA << 1
  - Inst: CF19.0.14.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.15.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.16.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
  - Inst: CF19.0.17.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA - RB
  - Inst: CF19.0.18.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA * RB
  - Inst: CF19.0.19.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA / RB
  - Inst: CF19.0.20.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA % RB
  - Inst: CF19.0.21.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA << 1
  - Inst: CF19.0.22.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.23.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.24.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
  - Inst: CF19.0.25.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA - RB
  - Inst: CF19.0.26.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA * RB
  - Inst: CF19.0.27.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA / RB
  - Inst: CF19.0.28.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA % RB
  - Inst: CF19.0.29.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA << 1
  - Inst: CF19.0.30.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.31.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.32.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
  - Inst: CF19.0.33.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA - RB
  - Inst: CF19.0.34.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA * RB
  - Inst: CF19.0.35.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA / RB
  - Inst: CF19.0.36.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA % RB
  - Inst: CF19.0.37.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA << 1
  - Inst: CF19.0.38.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.39.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.40.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
  - Inst: CF19.0.41.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA - RB
  - Inst: CF19.0.42.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA * RB
  - Inst: CF19.0.43.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA / RB
  - Inst: CF19.0.44.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA % RB
  - Inst: CF19.0.45.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA << 1
  - Inst: CF19.0.46.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.47.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.48.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
  - Inst: CF19.0.49.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA - RB
  - Inst: CF19.0.50.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA * RB
  - Inst: CF19.0.51.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA / RB
  - Inst: CF19.0.52.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA % RB
  - Inst: CF19.0.53.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA << 1
  - Inst: CF19.0.54.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.55.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = LOADELEM(RA,RB)
  - Inst: CF19.0.56.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
  - Inst: CF19.0.57.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA - RB
  - Inst: CF19.0.58.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA * RB
  - Inst: CF19.0.59.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA / RB
  - Inst: CF19.0.60.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA % RB
  - Inst: CF19.0.61.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA << 1
  - Inst: CF19.0.62.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + (RB << 1)
  - Inst: CF19.0.63.inst
    ISA: CF19.0.isa
    InstFormat: CF19.0.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = LOADELEM(RA,RB)
Caches:
  - Cache: CF19.core0.L1.cache
    Sets: 1
    Ways: 1
Comms:
  - Comm: CF19.comm
    Type: NOC
    Width: 64
    Endpoints:
      - CF19.0.core
      - CF19.0.mctrl
      - CF19.1.mctrl
      - CF19.2.mctrl
      - CF19.3.mctrl
MemoryControllers:
  - MemoryController: CF19.0.mctrl
    Ports: 2
  - MemoryController: CF19.1.mctrl
    Ports: 2
  - MemoryController: CF19.2.mctrl
    Ports: 2
  - MemoryController: CF19.3.mctrl
    Ports: 2
Cores:
  - Core: CF19.0.core
    ThreadUnits: 1
    Cache: CF19.core0.L1.cache
    ISA: CF19.0.isa
    RegisterClasses:
      - RegClass: CF19.0.regclass
Socs:
  - Soc: CF19.soc
    Cores:
      - Core: CF19.0.core
