==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 772.613 ; gain = 400.004 ; free physical = 229 ; free virtual = 8976
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 772.613 ; gain = 400.004 ; free physical = 229 ; free virtual = 8976
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 772.613 ; gain = 400.004 ; free physical = 206 ; free virtual = 8971
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_57_div9' into 'operator_int_57_div9' (test.cpp:7020) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (test.cpp:7036) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (test.cpp:7067) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (test.cpp:7069) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7011: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 772.613 ; gain = 400.004 ; free physical = 190 ; free virtual = 8954
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7008) in function 'int_57_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5212) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5213) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5214) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5215) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5216) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5217) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (test.cpp:7036) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (test.cpp:7067) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (test.cpp:7069) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7049:7) in function 'operator_double_div9'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7050:8) to (test.cpp:7068:3) in function 'operator_double_div9'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 141 ; free virtual = 8906
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:17 ; elapsed = 00:02:22 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 212 ; free virtual = 8979
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div9/in' to 'operator_double_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.43 seconds; current allocated memory: 390.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 390.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_57_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 391.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 391.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region operator_double_div9 since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 391.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 392.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_mux_646_1_1_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 393.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_57_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_57_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 394.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 396.912 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 229 ; free virtual = 8993
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div9.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:14:12 ; elapsed = 00:19:54 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2151 ; free virtual = 9993
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:14:12 ; elapsed = 00:19:54 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2152 ; free virtual = 9993
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:14:12 ; elapsed = 00:19:55 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2150 ; free virtual = 9993
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_57_div9' (test.cpp:591) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (test.cpp:617) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (test.cpp:646) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (test.cpp:651) automatically.
WARNING: [SYNCHK 200-23] test.cpp:594: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:14:13 ; elapsed = 00:19:55 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2138 ; free virtual = 9982
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_57_div9' (test.cpp:591) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div9' into 'operator_int_57_div9' (test.cpp:602) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (test.cpp:617) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (test.cpp:646) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (test.cpp:651) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:593:6) in function 'operator_double_div9'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:14:13 ; elapsed = 00:19:55 . Memory (MB): peak = 708.605 ; gain = 336.004 ; free physical = 2102 ; free virtual = 9948
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:14:13 ; elapsed = 00:19:55 . Memory (MB): peak = 709.211 ; gain = 336.609 ; free physical = 2097 ; free virtual = 9944
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div9/in' to 'operator_double_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:642) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 245.74 seconds; current allocated memory: 322.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 323.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div9' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_r3' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_q0' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_q1' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_shl_57ns_11ns_57_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_lshr_57ns_6ns_57_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 324.383 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:14:14 ; elapsed = 00:19:57 . Memory (MB): peak = 709.211 ; gain = 336.609 ; free physical = 2092 ; free virtual = 9941
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div9.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:13:54 ; elapsed = 00:18:19 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2162 ; free virtual = 9995
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:13:54 ; elapsed = 00:18:19 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2162 ; free virtual = 9995
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:13:55 ; elapsed = 00:18:20 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2162 ; free virtual = 9997
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_57_div9' (test.cpp:591) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (test.cpp:617) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (test.cpp:646) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (test.cpp:651) automatically.
WARNING: [SYNCHK 200-23] test.cpp:594: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:13:55 ; elapsed = 00:18:20 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2150 ; free virtual = 9986
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_57_div9' (test.cpp:591) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div9' into 'operator_int_57_div9' (test.cpp:602) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (test.cpp:617) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (test.cpp:646) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (test.cpp:651) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:593:6) in function 'operator_double_div9'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:13:55 ; elapsed = 00:18:20 . Memory (MB): peak = 708.609 ; gain = 336.004 ; free physical = 2113 ; free virtual = 9952
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:13:55 ; elapsed = 00:18:20 . Memory (MB): peak = 709.215 ; gain = 336.609 ; free physical = 2109 ; free virtual = 9948
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div9/in' to 'operator_double_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 220.38 seconds; current allocated memory: 321.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 321.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div9' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_r3' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_q0' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_q1' to 'operator_double_dg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 322.709 MB.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:57 ; elapsed = 00:18:22 . Memory (MB): peak = 709.215 ; gain = 336.609 ; free physical = 2106 ; free virtual = 9947
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div9.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:17:17 ; elapsed = 00:23:43 . Memory (MB): peak = 709.215 ; gain = 336.609 ; free physical = 2174 ; free virtual = 9785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:17:17 ; elapsed = 00:23:43 . Memory (MB): peak = 709.215 ; gain = 336.609 ; free physical = 2174 ; free virtual = 9785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:17:18 ; elapsed = 00:23:45 . Memory (MB): peak = 709.312 ; gain = 336.707 ; free physical = 2168 ; free virtual = 9783
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_57_div9' (test.cpp:591) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (test.cpp:617) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (test.cpp:646) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (test.cpp:651) automatically.
WARNING: [SYNCHK 200-23] test.cpp:594: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:17:18 ; elapsed = 00:23:45 . Memory (MB): peak = 709.312 ; gain = 336.707 ; free physical = 2160 ; free virtual = 9777
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_57_div9' (test.cpp:591) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div9' into 'operator_int_57_div9' (test.cpp:602) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (test.cpp:617) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (test.cpp:646) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (test.cpp:651) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:593:6) in function 'operator_double_div9'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:17:18 ; elapsed = 00:23:45 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2128 ; free virtual = 9748
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:17:18 ; elapsed = 00:23:45 . Memory (MB): peak = 837.215 ; gain = 464.609 ; free physical = 2124 ; free virtual = 9744
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div9/in' to 'operator_double_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:642) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 246.41 seconds; current allocated memory: 364.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 364.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div9' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_r3' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_q0' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_q1' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_shl_57ns_11ns_57_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_lshr_57ns_6ns_57_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 366.075 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:17:20 ; elapsed = 00:23:47 . Memory (MB): peak = 837.215 ; gain = 464.609 ; free physical = 2122 ; free virtual = 9755
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div9.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div2.5'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:14:17 ; elapsed = 00:24:59 . Memory (MB): peak = 709.191 ; gain = 336.586 ; free physical = 2175 ; free virtual = 9561
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:14:17 ; elapsed = 00:24:59 . Memory (MB): peak = 709.191 ; gain = 336.586 ; free physical = 2175 ; free virtual = 9561
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:14:18 ; elapsed = 00:25:00 . Memory (MB): peak = 709.324 ; gain = 336.719 ; free physical = 2174 ; free virtual = 9563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (test.cpp:865) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (test.cpp:894) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (test.cpp:899) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:14:18 ; elapsed = 00:25:01 . Memory (MB): peak = 709.324 ; gain = 336.719 ; free physical = 2170 ; free virtual = 9560
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (test.cpp:865) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (test.cpp:894) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (test.cpp:899) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:900:3) in function 'operator_double_div9'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:14:18 ; elapsed = 00:25:01 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2139 ; free virtual = 9530
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:14:18 ; elapsed = 00:25:01 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2125 ; free virtual = 9516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div9/in' to 'operator_double_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 260.27 seconds; current allocated memory: 385.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 385.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_57_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 386.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.53148ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret1', test.cpp:760) to 'lut_div9_chunk' (3.53 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 386.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:890) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 387.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 387.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 387.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_57_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_57_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 389.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div9' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_lshr_52ns_11ns_52_7_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div9_shl_57ns_11ns_57_7_1' to 'operator_double_dcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 392.079 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dcud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:14:21 ; elapsed = 00:25:04 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2118 ; free virtual = 9506
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div9.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
