 
****************************************
Report : qor
Design : ALU32
Version: O-2018.06-SP5-2
Date   : Tue Sep 17 19:16:24 2019
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:            1111.00
  Critical Path Length:      15551.35
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:        428
  Leaf Cell Count:               5583
  Buf/Inv Cell Count:            1668
  Buf Cell Count:                   0
  Inv Cell Count:                1668
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5583
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7658.582366
  Noncombinational Area:     0.000000
  Buf/Inv Area:           1168.499535
  Total Buffer Area:             0.00
  Total Inverter Area:        1168.50
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              7658.582366
  Design Area:            7658.582366


  Design Rules
  -----------------------------------
  Total Number of Nets:          6582
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: in-engr-rh01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    8.65
  Logic Optimization:                  0.27
  Mapping Optimization:                1.04
  -----------------------------------------
  Overall Compile Time:               10.43
  Overall Compile Wall Clock Time:    13.13

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
