// Seed: 1525860485
module module_0 (
    input  tri module_0,
    output wor id_1
);
  wire id_3;
  module_2(
      id_3, id_3, id_3
  );
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri id_2
);
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4
  ); id_6(
      .id_0(1), .id_1(), .id_2(), .id_3(id_1), .id_4(id_4), .id_5(1)
  );
  if (1'b0) assign id_4 = id_1;
  else wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
