$date
	Thu Jun 27 14:13:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! o_q_sync $end
$var wire 1 " o_q_async $end
$var reg 1 # i_clk $end
$var reg 1 $ i_d $end
$var reg 1 % i_rstn $end
$var reg 256 & vcd_file [255:0] $end
$var integer 32 ' i [31:0] $end
$var integer 32 ( j [31:0] $end
$scope module u_dff_async $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var wire 1 % i_rstn $end
$var reg 1 " o_q $end
$upscope $end
$scope module u_dff_sync $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var wire 1 % i_rstn $end
$var reg 1 ! o_q $end
$upscope $end
$scope task init $end
$upscope $end
$scope task resetReleaseAfterNCycles $end
$var reg 10 ) n [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 )
bx (
bx '
b101110001011110111011001100011011001000010111101100100011001100110011000101110011101100110001101100100 &
x%
0$
0#
x"
x!
$end
#5
0"
0!
1#
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
b110 (
b0 '
1%
#45
1#
#46
1$
#50
b10 (
b1 '
0#
#55
1"
1!
1#
#60
0#
b10 '
#62
0$
#65
0"
0!
1#
#70
0#
b101 (
b11 '
#75
1#
#80
0#
b1010 (
b100 '
#85
1#
#90
b100 (
b101 '
0#
#94
0%
1$
#95
1#
#100
0#
b1010 (
b110 '
#105
1#
#110
b1000 (
b111 '
0#
#115
1#
#118
0$
#120
b100 (
b1000 '
0#
#124
1$
#125
1#
#130
0#
b1001 '
#134
1%
#135
1"
1!
1#
#140
0#
b10 (
b1010 '
#142
0"
0%
0$
#145
0!
1#
#150
0#
b110 (
b1011 '
#155
1#
#156
1%
#160
b11 (
b1100 '
0#
#163
1$
#165
1"
1!
1#
#170
0#
b1 (
b1101 '
#175
1#
#180
0$
0#
b0 (
b1110 '
#185
0"
0!
1#
#190
0#
b100 (
b1111 '
#194
0%
1$
#195
1#
#200
0#
b10000 '
#204
0$
#205
1#
#210
0#
b1000 (
b10001 '
#215
1#
#218
1$
#220
b10010 '
0#
#225
1#
#228
1%
#230
b1001 (
b10011 '
0#
#235
1"
1!
1#
#239
0"
0%
0$
#240
b100 (
b10100 '
0#
#244
1%
#245
0!
1#
#250
0#
b10 (
b10101 '
#252
1$
#255
1"
1!
1#
#260
0#
b1 (
b10110 '
#261
0"
0%
0$
#265
0!
1#
#270
0#
b101 (
b10111 '
#275
1"
1!
1#
1%
1$
#280
0#
b111 (
b11000 '
#285
1#
#287
0$
#290
b1000 (
b11001 '
0#
#295
0"
0!
1#
#300
b11 (
b11010 '
0#
#305
1#
#310
0#
b1000 (
b11011 '
#315
1#
#318
0%
1$
#320
b100 (
b11100 '
0#
#325
1#
#330
0#
b101 (
b11101 '
#335
1#
0$
#340
0#
b10 (
b11110 '
#342
1$
#345
1#
#350
0#
b11111 '
#352
1%
#355
1"
1!
1#
#360
0#
b110 (
b100000 '
#365
1#
#370
b10 (
b100001 '
0#
#375
1#
#380
0#
b1 (
b100010 '
#381
0"
0%
0$
#385
0!
1#
#390
0#
b10 (
b100011 '
#395
1#
#400
0#
b1010 (
b100100 '
#405
1#
#410
b11 (
b100101 '
0#
1%
#413
1$
#415
1"
1!
1#
#420
0#
b10 (
b100110 '
#422
0$
#425
0"
0!
1#
#430
0#
b100 (
b100111 '
#434
0%
#435
1#
#440
0#
b110 (
b101000 '
#445
1#
#446
1$
#450
b10 (
b101001 '
0#
#452
1%
#455
1"
1!
1#
#460
0#
b1000 (
b101010 '
#465
1#
#468
0"
0%
0$
#470
b110 (
b101011 '
0#
#475
0!
1#
#476
1$
#480
b1010 (
b101100 '
0#
#485
1#
#490
b100 (
b101101 '
0#
1%
0$
#494
0%
#495
1#
#500
0#
b10 (
b101110 '
#505
1#
#510
0#
b1 (
b101111 '
#511
1$
#515
1#
#520
0#
b1000 (
b110000 '
#525
1#
#530
b1 (
b110001 '
0#
#531
1%
#535
1"
1!
1#
#540
0#
b110010 '
