<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;"
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0"
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">GFXSS_MIPIDSI_DWCMIPIDSI_Type Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p >DSI Registers (GFXSS_MIPIDSI_DWCMIPIDSI) </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2ba2bfa96f51ef05c45a5226fbbf9132"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a2ba2bfa96f51ef05c45a5226fbbf9132">VERSION</a></td></tr>
<tr class="separator:a2ba2bfa96f51ef05c45a5226fbbf9132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235b7d8f4e447cb07b5446ec7ea4da27"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a235b7d8f4e447cb07b5446ec7ea4da27">PWR_UP</a></td></tr>
<tr class="separator:a235b7d8f4e447cb07b5446ec7ea4da27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922f5722644ba8f10d02a93fd1163e2d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a922f5722644ba8f10d02a93fd1163e2d">CLKMGR_CFG</a></td></tr>
<tr class="separator:a922f5722644ba8f10d02a93fd1163e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04751e3add49955343c3c7bf576a9822"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a04751e3add49955343c3c7bf576a9822">DPI_VCID</a></td></tr>
<tr class="separator:a04751e3add49955343c3c7bf576a9822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1328ba90dadc33eacb12777ee3eb84"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a5b1328ba90dadc33eacb12777ee3eb84">DPI_COLOR_CODING</a></td></tr>
<tr class="separator:a5b1328ba90dadc33eacb12777ee3eb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734e9b8b7d8991f19535ff9daaa3c16b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a734e9b8b7d8991f19535ff9daaa3c16b">DPI_CFG_POL</a></td></tr>
<tr class="separator:a734e9b8b7d8991f19535ff9daaa3c16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab650cef3df4a42c91d28b502efcaa1e5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#ab650cef3df4a42c91d28b502efcaa1e5">DPI_LP_CMD_TIM</a></td></tr>
<tr class="separator:ab650cef3df4a42c91d28b502efcaa1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032926a358a4eb7398db8fa459db0617"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a032926a358a4eb7398db8fa459db0617">DBI_VCID</a></td></tr>
<tr class="separator:a032926a358a4eb7398db8fa459db0617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5088e8366899fc9303dfd3100adf7d5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#ab5088e8366899fc9303dfd3100adf7d5">DBI_CFG</a></td></tr>
<tr class="separator:ab5088e8366899fc9303dfd3100adf7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031879e654ab67b1bde4dc2591a0ec65"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a031879e654ab67b1bde4dc2591a0ec65">DBI_PARTITIONING_EN</a></td></tr>
<tr class="separator:a031879e654ab67b1bde4dc2591a0ec65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f3be21e4cd8463df8f51619dd46447"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#ac0f3be21e4cd8463df8f51619dd46447">DBI_CMDSIZE</a></td></tr>
<tr class="separator:ac0f3be21e4cd8463df8f51619dd46447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942e47cda919de699d74f14ee5a473c5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a942e47cda919de699d74f14ee5a473c5">PCKHDL_CFG</a></td></tr>
<tr class="separator:a942e47cda919de699d74f14ee5a473c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a4cbd47f696df68871af6572c50955"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a06a4cbd47f696df68871af6572c50955">GEN_VCID</a></td></tr>
<tr class="separator:a06a4cbd47f696df68871af6572c50955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54fd4dd77a4cb6ec5f6cdd573819b159"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a54fd4dd77a4cb6ec5f6cdd573819b159">MODE_CFG</a></td></tr>
<tr class="separator:a54fd4dd77a4cb6ec5f6cdd573819b159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a87c6009e84c66a9fd36a09a913621"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#ab7a87c6009e84c66a9fd36a09a913621">VID_MODE_CFG</a></td></tr>
<tr class="separator:ab7a87c6009e84c66a9fd36a09a913621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c05423c7f9b754cfa00aa63be3b20dd"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a1c05423c7f9b754cfa00aa63be3b20dd">VID_PKT_SIZE</a></td></tr>
<tr class="separator:a1c05423c7f9b754cfa00aa63be3b20dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413baea8e19aa39d2496b1825639e788"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a413baea8e19aa39d2496b1825639e788">VID_NUM_CHUNKS</a></td></tr>
<tr class="separator:a413baea8e19aa39d2496b1825639e788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f250e8a2c5cfe7f38f6818843b4cd2b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a1f250e8a2c5cfe7f38f6818843b4cd2b">VID_NULL_SIZE</a></td></tr>
<tr class="separator:a1f250e8a2c5cfe7f38f6818843b4cd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0492a98e37fe1f0044b05bd6434de2e2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a0492a98e37fe1f0044b05bd6434de2e2">VID_HSA_TIME</a></td></tr>
<tr class="separator:a0492a98e37fe1f0044b05bd6434de2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc5bccd1bfff7ec6e32da6cd86e0a35"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a2dc5bccd1bfff7ec6e32da6cd86e0a35">VID_HBP_TIME</a></td></tr>
<tr class="separator:a2dc5bccd1bfff7ec6e32da6cd86e0a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf54a201a76843c1b2ea2b7873598f6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#accf54a201a76843c1b2ea2b7873598f6">VID_HLINE_TIME</a></td></tr>
<tr class="separator:accf54a201a76843c1b2ea2b7873598f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18fc7922c658f48f3b728a499bcbedd7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a18fc7922c658f48f3b728a499bcbedd7">VID_VSA_LINES</a></td></tr>
<tr class="separator:a18fc7922c658f48f3b728a499bcbedd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c2d8f06f59f75ffa3b39c03c9e8ee2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a26c2d8f06f59f75ffa3b39c03c9e8ee2">VID_VBP_LINES</a></td></tr>
<tr class="separator:a26c2d8f06f59f75ffa3b39c03c9e8ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9388b298dfe1c1091c691394ceb04bf2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a9388b298dfe1c1091c691394ceb04bf2">VID_VFP_LINES</a></td></tr>
<tr class="separator:a9388b298dfe1c1091c691394ceb04bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa983a851cf12870713185cdda2889031"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#aa983a851cf12870713185cdda2889031">VID_VACTIVE_LINES</a></td></tr>
<tr class="separator:aa983a851cf12870713185cdda2889031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63aad8cdcf2f1985b1dc8b732453f95"><td class="memItemLeft" align="right" valign="top"><a id="aa63aad8cdcf2f1985b1dc8b732453f95" name="aa63aad8cdcf2f1985b1dc8b732453f95"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED</b></td></tr>
<tr class="separator:aa63aad8cdcf2f1985b1dc8b732453f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30736fa11db00ab1c0f0467cc50d8a13"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a30736fa11db00ab1c0f0467cc50d8a13">CMD_MODE_CFG</a></td></tr>
<tr class="separator:a30736fa11db00ab1c0f0467cc50d8a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe59bfbb453c5e26077492e3fceb3b5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#affe59bfbb453c5e26077492e3fceb3b5">GEN_HDR</a></td></tr>
<tr class="separator:affe59bfbb453c5e26077492e3fceb3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90ecb3d91344a91d53fcd1aceb7298f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#aa90ecb3d91344a91d53fcd1aceb7298f">GEN_PLD_DATA</a></td></tr>
<tr class="separator:aa90ecb3d91344a91d53fcd1aceb7298f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd11b91956e6b7ca54738a52128ca036"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#acd11b91956e6b7ca54738a52128ca036">CMD_PKT_STATUS</a></td></tr>
<tr class="separator:acd11b91956e6b7ca54738a52128ca036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94750b30df014d6d6bf45aedf8524b46"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a94750b30df014d6d6bf45aedf8524b46">TO_CNT_CFG</a></td></tr>
<tr class="separator:a94750b30df014d6d6bf45aedf8524b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac836e16f21d1e8ef53cffa2269fb6716"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#ac836e16f21d1e8ef53cffa2269fb6716">HS_RD_TO_CNT</a></td></tr>
<tr class="separator:ac836e16f21d1e8ef53cffa2269fb6716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a3ed6495438f7bf49628a7f860dfcc"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a61a3ed6495438f7bf49628a7f860dfcc">LP_RD_TO_CNT</a></td></tr>
<tr class="separator:a61a3ed6495438f7bf49628a7f860dfcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6862ce3a907b7624510b4ed033441a90"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a6862ce3a907b7624510b4ed033441a90">HS_WR_TO_CNT</a></td></tr>
<tr class="separator:a6862ce3a907b7624510b4ed033441a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e7f5a993cdfa14af0f756ace189c0d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a88e7f5a993cdfa14af0f756ace189c0d">LP_WR_TO_CNT</a></td></tr>
<tr class="separator:a88e7f5a993cdfa14af0f756ace189c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d97efcfbb7216a7deec602037131f1"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a37d97efcfbb7216a7deec602037131f1">BTA_TO_CNT</a></td></tr>
<tr class="separator:a37d97efcfbb7216a7deec602037131f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbea15199ee6c968298a63710427cde"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a9cbea15199ee6c968298a63710427cde">SDF_3D</a></td></tr>
<tr class="separator:a9cbea15199ee6c968298a63710427cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fca9e46a3efdcb1e5e4078754ec9f6f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a1fca9e46a3efdcb1e5e4078754ec9f6f">LPCLK_CTRL</a></td></tr>
<tr class="separator:a1fca9e46a3efdcb1e5e4078754ec9f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2570a83521ea977f43ed1356ffc6aab9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a2570a83521ea977f43ed1356ffc6aab9">PHY_TMR_LPCLK_CFG</a></td></tr>
<tr class="separator:a2570a83521ea977f43ed1356ffc6aab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a422720ba94f621f31f7877ca186f8c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a4a422720ba94f621f31f7877ca186f8c">PHY_TMR_CFG</a></td></tr>
<tr class="separator:a4a422720ba94f621f31f7877ca186f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a685c94c87d3d90ca764f1f5319f931f0"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a685c94c87d3d90ca764f1f5319f931f0">PHY_RSTZ</a></td></tr>
<tr class="separator:a685c94c87d3d90ca764f1f5319f931f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21545cf8d2e78e3f077b607309f80141"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a21545cf8d2e78e3f077b607309f80141">PHY_IF_CFG</a></td></tr>
<tr class="separator:a21545cf8d2e78e3f077b607309f80141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea2fbc3bcc7c880e05a03041562d90f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a1ea2fbc3bcc7c880e05a03041562d90f">PHY_ULPS_CTRL</a></td></tr>
<tr class="separator:a1ea2fbc3bcc7c880e05a03041562d90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4505e581b1770c4d5287236d594855e4"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a4505e581b1770c4d5287236d594855e4">PHY_TX_TRIGGERS</a></td></tr>
<tr class="separator:a4505e581b1770c4d5287236d594855e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682515f2189e32abf4f570c4c2129b3a"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a682515f2189e32abf4f570c4c2129b3a">PHY_STATUS</a></td></tr>
<tr class="separator:a682515f2189e32abf4f570c4c2129b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd20574c2c58bcee567b85a97f698e0"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#afdd20574c2c58bcee567b85a97f698e0">PHY_TST_CTRL0</a></td></tr>
<tr class="separator:afdd20574c2c58bcee567b85a97f698e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa078aec1fcf4f519012ea647fe183c50"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#aa078aec1fcf4f519012ea647fe183c50">PHY_TST_CTRL1</a></td></tr>
<tr class="separator:aa078aec1fcf4f519012ea647fe183c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2ebebd0649b3287f527710b05bd0d0"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a8a2ebebd0649b3287f527710b05bd0d0">INT_ST0</a></td></tr>
<tr class="separator:a8a2ebebd0649b3287f527710b05bd0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bbe0c6852f8e427aa67cec59860c12"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a54bbe0c6852f8e427aa67cec59860c12">INT_ST1</a></td></tr>
<tr class="separator:a54bbe0c6852f8e427aa67cec59860c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf62528f3361ae2d2deba531d46c10a6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#aaf62528f3361ae2d2deba531d46c10a6">INT_MSK0</a></td></tr>
<tr class="separator:aaf62528f3361ae2d2deba531d46c10a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e03172efb89000b0c360b4884582827"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a8e03172efb89000b0c360b4884582827">INT_MSK1</a></td></tr>
<tr class="separator:a8e03172efb89000b0c360b4884582827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f250ddcd82acf28e319ce522b4ddbd"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a93f250ddcd82acf28e319ce522b4ddbd">PHY_CAL</a></td></tr>
<tr class="separator:a93f250ddcd82acf28e319ce522b4ddbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9519dec226454f89a431b3fb4f11482"><td class="memItemLeft" align="right" valign="top"><a id="ad9519dec226454f89a431b3fb4f11482" name="ad9519dec226454f89a431b3fb4f11482"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [2]</td></tr>
<tr class="separator:ad9519dec226454f89a431b3fb4f11482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bf87e7ee5d9e6b4d9edac027ea6ca7c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a5bf87e7ee5d9e6b4d9edac027ea6ca7c">INT_FORCE0</a></td></tr>
<tr class="separator:a5bf87e7ee5d9e6b4d9edac027ea6ca7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219051518dbec4f9c99b794a3a229433"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a219051518dbec4f9c99b794a3a229433">INT_FORCE1</a></td></tr>
<tr class="separator:a219051518dbec4f9c99b794a3a229433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd794adac91b998635879a5f90d06031"><td class="memItemLeft" align="right" valign="top"><a id="acd794adac91b998635879a5f90d06031" name="acd794adac91b998635879a5f90d06031"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [4]</td></tr>
<tr class="separator:acd794adac91b998635879a5f90d06031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d0dc4c2b9f07b3f2cb278f57b2781d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a37d0dc4c2b9f07b3f2cb278f57b2781d">DSC_PARAMETER</a></td></tr>
<tr class="separator:a37d0dc4c2b9f07b3f2cb278f57b2781d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b6d4b8cf991033de659f2216bdc600"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a82b6d4b8cf991033de659f2216bdc600">PHY_TMR_RD_CFG</a></td></tr>
<tr class="separator:a82b6d4b8cf991033de659f2216bdc600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ba8caa73bc17a9e677603533c1def4"><td class="memItemLeft" align="right" valign="top"><a id="a75ba8caa73bc17a9e677603533c1def4" name="a75ba8caa73bc17a9e677603533c1def4"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [2]</td></tr>
<tr class="separator:a75ba8caa73bc17a9e677603533c1def4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc25e1a93a574eac1493745ee24ebbe9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#adc25e1a93a574eac1493745ee24ebbe9">VID_SHADOW_CTRL</a></td></tr>
<tr class="separator:adc25e1a93a574eac1493745ee24ebbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79fd1f2959185ea0d0bc11cb06891cb9"><td class="memItemLeft" align="right" valign="top"><a id="a79fd1f2959185ea0d0bc11cb06891cb9" name="a79fd1f2959185ea0d0bc11cb06891cb9"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [2]</td></tr>
<tr class="separator:a79fd1f2959185ea0d0bc11cb06891cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26bd3e5ffd830220b1b2650e2c750df"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#ae26bd3e5ffd830220b1b2650e2c750df">DPI_VCID_ACT</a></td></tr>
<tr class="separator:ae26bd3e5ffd830220b1b2650e2c750df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58d3652962acd70c55e6ab89a5160c5"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#aa58d3652962acd70c55e6ab89a5160c5">DPI_COLOR_CODING_ACT</a></td></tr>
<tr class="separator:aa58d3652962acd70c55e6ab89a5160c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8572c63acb281aee0ba331cd8c702ac0"><td class="memItemLeft" align="right" valign="top"><a id="a8572c63acb281aee0ba331cd8c702ac0" name="a8572c63acb281aee0ba331cd8c702ac0"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b></td></tr>
<tr class="separator:a8572c63acb281aee0ba331cd8c702ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6153b7e66dc0c412a5bd07eb6a8956"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#aef6153b7e66dc0c412a5bd07eb6a8956">DPI_LP_CMD_TIM_ACT</a></td></tr>
<tr class="separator:aef6153b7e66dc0c412a5bd07eb6a8956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae708231b5f22ac3fc0cf2212fcf878a0"><td class="memItemLeft" align="right" valign="top"><a id="ae708231b5f22ac3fc0cf2212fcf878a0" name="ae708231b5f22ac3fc0cf2212fcf878a0"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED6</b> [7]</td></tr>
<tr class="separator:ae708231b5f22ac3fc0cf2212fcf878a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3175c6126871f07594b90dfce0606454"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a3175c6126871f07594b90dfce0606454">VID_MODE_CFG_ACT</a></td></tr>
<tr class="separator:a3175c6126871f07594b90dfce0606454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec985e72a90470c075971018055e4c5c"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#aec985e72a90470c075971018055e4c5c">VID_PKT_SIZE_ACT</a></td></tr>
<tr class="separator:aec985e72a90470c075971018055e4c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d353538f391e44b2f54f9961815b4b"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a54d353538f391e44b2f54f9961815b4b">VID_NUM_CHUNKS_ACT</a></td></tr>
<tr class="separator:a54d353538f391e44b2f54f9961815b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2165dd5765ea4f4806652d54a3562f87"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a2165dd5765ea4f4806652d54a3562f87">VID_NULL_SIZE_ACT</a></td></tr>
<tr class="separator:a2165dd5765ea4f4806652d54a3562f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d633320fb57dfe2e6e418c9a981a67"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a86d633320fb57dfe2e6e418c9a981a67">VID_HSA_TIME_ACT</a></td></tr>
<tr class="separator:a86d633320fb57dfe2e6e418c9a981a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7393cb47e9f923b06e628af4733944a8"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a7393cb47e9f923b06e628af4733944a8">VID_HBP_TIME_ACT</a></td></tr>
<tr class="separator:a7393cb47e9f923b06e628af4733944a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab447f90ba212603f2633791c9c1272"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a7ab447f90ba212603f2633791c9c1272">VID_HLINE_TIME_ACT</a></td></tr>
<tr class="separator:a7ab447f90ba212603f2633791c9c1272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ece6639c1e7783106ca62a9a91222e0"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a0ece6639c1e7783106ca62a9a91222e0">VID_VSA_LINES_ACT</a></td></tr>
<tr class="separator:a0ece6639c1e7783106ca62a9a91222e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f96ab9fcdeabc5c91124d95e412d4a"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a06f96ab9fcdeabc5c91124d95e412d4a">VID_VBP_LINES_ACT</a></td></tr>
<tr class="separator:a06f96ab9fcdeabc5c91124d95e412d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cecec53aa08101ee2ec42b1e602f48"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#aa6cecec53aa08101ee2ec42b1e602f48">VID_VFP_LINES_ACT</a></td></tr>
<tr class="separator:aa6cecec53aa08101ee2ec42b1e602f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e359eeffb8caceee7480619c6b1a94"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a99e359eeffb8caceee7480619c6b1a94">VID_VACTIVE_LINES_ACT</a></td></tr>
<tr class="separator:a99e359eeffb8caceee7480619c6b1a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa925c62833c00a57652238a759d3d0ae"><td class="memItemLeft" align="right" valign="top"><a id="aa925c62833c00a57652238a759d3d0ae" name="aa925c62833c00a57652238a759d3d0ae"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED7</b></td></tr>
<tr class="separator:aa925c62833c00a57652238a759d3d0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90fdb1c4a3737976f7c94de7c02ce972"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a90fdb1c4a3737976f7c94de7c02ce972">VID_PKT_STATUS</a></td></tr>
<tr class="separator:a90fdb1c4a3737976f7c94de7c02ce972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a5bccd7859fdebd109b5d6c8b140635"><td class="memItemLeft" align="right" valign="top"><a id="a0a5bccd7859fdebd109b5d6c8b140635" name="a0a5bccd7859fdebd109b5d6c8b140635"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED8</b> [9]</td></tr>
<tr class="separator:a0a5bccd7859fdebd109b5d6c8b140635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0b2cdf2cd99c587f0a6cd14bcf3b9c"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__MIPIDSI__DWCMIPIDSI__Type.html#a7a0b2cdf2cd99c587f0a6cd14bcf3b9c">SDF_3D_ACT</a></td></tr>
<tr class="separator:a7a0b2cdf2cd99c587f0a6cd14bcf3b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f6f89e3652c2838aae8f0a77a60ddb"><td class="memItemLeft" align="right" valign="top"><a id="ae1f6f89e3652c2838aae8f0a77a60ddb" name="ae1f6f89e3652c2838aae8f0a77a60ddb"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED9</b> [923]</td></tr>
<tr class="separator:ae1f6f89e3652c2838aae8f0a77a60ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a2ba2bfa96f51ef05c45a5226fbbf9132" name="a2ba2bfa96f51ef05c45a5226fbbf9132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba2bfa96f51ef05c45a5226fbbf9132">&#9670;&nbsp;</a></span>VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000000 Contains the version of the DSI host controller. </p>

</div>
</div>
<a id="a235b7d8f4e447cb07b5446ec7ea4da27" name="a235b7d8f4e447cb07b5446ec7ea4da27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235b7d8f4e447cb07b5446ec7ea4da27">&#9670;&nbsp;</a></span>PWR_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PWR_UP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000004 Controls the power up of the controller. </p>

</div>
</div>
<a id="a922f5722644ba8f10d02a93fd1163e2d" name="a922f5722644ba8f10d02a93fd1163e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a922f5722644ba8f10d02a93fd1163e2d">&#9670;&nbsp;</a></span>CLKMGR_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::CLKMGR_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000008 Configures the factor for internal dividers to divide lanebyteclk for timeout purposes. </p>

</div>
</div>
<a id="a04751e3add49955343c3c7bf576a9822" name="a04751e3add49955343c3c7bf576a9822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04751e3add49955343c3c7bf576a9822">&#9670;&nbsp;</a></span>DPI_VCID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::DPI_VCID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000000C Configures the Virtual Channel ID for DPI traffic. </p>

</div>
</div>
<a id="a5b1328ba90dadc33eacb12777ee3eb84" name="a5b1328ba90dadc33eacb12777ee3eb84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1328ba90dadc33eacb12777ee3eb84">&#9670;&nbsp;</a></span>DPI_COLOR_CODING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::DPI_COLOR_CODING</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000010 Configures DPI color coding. </p>

</div>
</div>
<a id="a734e9b8b7d8991f19535ff9daaa3c16b" name="a734e9b8b7d8991f19535ff9daaa3c16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734e9b8b7d8991f19535ff9daaa3c16b">&#9670;&nbsp;</a></span>DPI_CFG_POL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::DPI_CFG_POL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000014 Configures the polarity of DPI signals. </p>

</div>
</div>
<a id="ab650cef3df4a42c91d28b502efcaa1e5" name="ab650cef3df4a42c91d28b502efcaa1e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab650cef3df4a42c91d28b502efcaa1e5">&#9670;&nbsp;</a></span>DPI_LP_CMD_TIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::DPI_LP_CMD_TIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000018 Configures the timing for low-power commands sent while in video mode. </p>

</div>
</div>
<a id="a032926a358a4eb7398db8fa459db0617" name="a032926a358a4eb7398db8fa459db0617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a032926a358a4eb7398db8fa459db0617">&#9670;&nbsp;</a></span>DBI_VCID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::DBI_VCID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000001C Configures Virtual Channel ID for DBI traffic. </p>

</div>
</div>
<a id="ab5088e8366899fc9303dfd3100adf7d5" name="ab5088e8366899fc9303dfd3100adf7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5088e8366899fc9303dfd3100adf7d5">&#9670;&nbsp;</a></span>DBI_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::DBI_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000020 Configures the bit width of pixels for DBI. </p>

</div>
</div>
<a id="a031879e654ab67b1bde4dc2591a0ec65" name="a031879e654ab67b1bde4dc2591a0ec65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031879e654ab67b1bde4dc2591a0ec65">&#9670;&nbsp;</a></span>DBI_PARTITIONING_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::DBI_PARTITIONING_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000024 Configures whether DWC_mipi_dsi_host is to partition DBI traffic automatically. </p>

</div>
</div>
<a id="ac0f3be21e4cd8463df8f51619dd46447" name="ac0f3be21e4cd8463df8f51619dd46447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f3be21e4cd8463df8f51619dd46447">&#9670;&nbsp;</a></span>DBI_CMDSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::DBI_CMDSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000028 Configures the command size and the size for automatic partitioning of DBI packets. </p>

</div>
</div>
<a id="a942e47cda919de699d74f14ee5a473c5" name="a942e47cda919de699d74f14ee5a473c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942e47cda919de699d74f14ee5a473c5">&#9670;&nbsp;</a></span>PCKHDL_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PCKHDL_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000002C Configures how EoTp, BTA, CRC and ECC are to be used, to meet peripherals characteristics </p>

</div>
</div>
<a id="a06a4cbd47f696df68871af6572c50955" name="a06a4cbd47f696df68871af6572c50955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a4cbd47f696df68871af6572c50955">&#9670;&nbsp;</a></span>GEN_VCID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::GEN_VCID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000030 Configures the Virtual Channel ID of READ responses to store and return to Generic interface. </p>

</div>
</div>
<a id="a54fd4dd77a4cb6ec5f6cdd573819b159" name="a54fd4dd77a4cb6ec5f6cdd573819b159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54fd4dd77a4cb6ec5f6cdd573819b159">&#9670;&nbsp;</a></span>MODE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::MODE_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000034 Configures the mode of operation between Video or Command Mode. (Commands can still be sent while in video mode.) </p>

</div>
</div>
<a id="ab7a87c6009e84c66a9fd36a09a913621" name="ab7a87c6009e84c66a9fd36a09a913621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7a87c6009e84c66a9fd36a09a913621">&#9670;&nbsp;</a></span>VID_MODE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_MODE_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000038 Configures several aspects of Video mode operation, the transmission mode, switching to low-power in the middle of a frame, enabling acknowledge and whether to send commands in low-power. </p>

</div>
</div>
<a id="a1c05423c7f9b754cfa00aa63be3b20dd" name="a1c05423c7f9b754cfa00aa63be3b20dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c05423c7f9b754cfa00aa63be3b20dd">&#9670;&nbsp;</a></span>VID_PKT_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_PKT_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000003C Configures the video packet size. </p>

</div>
</div>
<a id="a413baea8e19aa39d2496b1825639e788" name="a413baea8e19aa39d2496b1825639e788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413baea8e19aa39d2496b1825639e788">&#9670;&nbsp;</a></span>VID_NUM_CHUNKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_NUM_CHUNKS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000040 Configures the number of chunks to use. The data in each chunk has the size provided by VID_PKT_SIZE. </p>

</div>
</div>
<a id="a1f250e8a2c5cfe7f38f6818843b4cd2b" name="a1f250e8a2c5cfe7f38f6818843b4cd2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f250e8a2c5cfe7f38f6818843b4cd2b">&#9670;&nbsp;</a></span>VID_NULL_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_NULL_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000044 Configures the size of null packets. </p>

</div>
</div>
<a id="a0492a98e37fe1f0044b05bd6434de2e2" name="a0492a98e37fe1f0044b05bd6434de2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0492a98e37fe1f0044b05bd6434de2e2">&#9670;&nbsp;</a></span>VID_HSA_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_HSA_TIME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000048 Configures the video HSA time. </p>

</div>
</div>
<a id="a2dc5bccd1bfff7ec6e32da6cd86e0a35" name="a2dc5bccd1bfff7ec6e32da6cd86e0a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dc5bccd1bfff7ec6e32da6cd86e0a35">&#9670;&nbsp;</a></span>VID_HBP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_HBP_TIME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000004C Configures the video HBP time. </p>

</div>
</div>
<a id="accf54a201a76843c1b2ea2b7873598f6" name="accf54a201a76843c1b2ea2b7873598f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accf54a201a76843c1b2ea2b7873598f6">&#9670;&nbsp;</a></span>VID_HLINE_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_HLINE_TIME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000050 Configures the overall time for each video line. </p>

</div>
</div>
<a id="a18fc7922c658f48f3b728a499bcbedd7" name="a18fc7922c658f48f3b728a499bcbedd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18fc7922c658f48f3b728a499bcbedd7">&#9670;&nbsp;</a></span>VID_VSA_LINES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_VSA_LINES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000054 Configures the VSA period. </p>

</div>
</div>
<a id="a26c2d8f06f59f75ffa3b39c03c9e8ee2" name="a26c2d8f06f59f75ffa3b39c03c9e8ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c2d8f06f59f75ffa3b39c03c9e8ee2">&#9670;&nbsp;</a></span>VID_VBP_LINES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_VBP_LINES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000058 Configures the VBP period. </p>

</div>
</div>
<a id="a9388b298dfe1c1091c691394ceb04bf2" name="a9388b298dfe1c1091c691394ceb04bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9388b298dfe1c1091c691394ceb04bf2">&#9670;&nbsp;</a></span>VID_VFP_LINES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_VFP_LINES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000005C Configures the VFP period. </p>

</div>
</div>
<a id="aa983a851cf12870713185cdda2889031" name="aa983a851cf12870713185cdda2889031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa983a851cf12870713185cdda2889031">&#9670;&nbsp;</a></span>VID_VACTIVE_LINES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_VACTIVE_LINES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000060 Configures the vertical resolution of video. </p>

</div>
</div>
<a id="aa63aad8cdcf2f1985b1dc8b732453f95" name="aa63aad8cdcf2f1985b1dc8b732453f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa63aad8cdcf2f1985b1dc8b732453f95">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30736fa11db00ab1c0f0467cc50d8a13" name="a30736fa11db00ab1c0f0467cc50d8a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30736fa11db00ab1c0f0467cc50d8a13">&#9670;&nbsp;</a></span>CMD_MODE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::CMD_MODE_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000068 Configures several aspect of command mode operation, tearing effect, acknowledge for each packet and the speed mode to transmit each Data Type related to commands. </p>

</div>
</div>
<a id="affe59bfbb453c5e26077492e3fceb3b5" name="affe59bfbb453c5e26077492e3fceb3b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe59bfbb453c5e26077492e3fceb3b5">&#9670;&nbsp;</a></span>GEN_HDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::GEN_HDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000006C Sets the header for new packets sent using the Generic interface. </p>

</div>
</div>
<a id="aa90ecb3d91344a91d53fcd1aceb7298f" name="aa90ecb3d91344a91d53fcd1aceb7298f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90ecb3d91344a91d53fcd1aceb7298f">&#9670;&nbsp;</a></span>GEN_PLD_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::GEN_PLD_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000070 Sets the payload for packets sent using the Generic interface and, when read returns the contents of READ responses from the peripheral. </p>

</div>
</div>
<a id="acd11b91956e6b7ca54738a52128ca036" name="acd11b91956e6b7ca54738a52128ca036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd11b91956e6b7ca54738a52128ca036">&#9670;&nbsp;</a></span>CMD_PKT_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::CMD_PKT_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000074 Contains information about the status of FIFOs related to DBI and Generic interface. </p>

</div>
</div>
<a id="a94750b30df014d6d6bf45aedf8524b46" name="a94750b30df014d6d6bf45aedf8524b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94750b30df014d6d6bf45aedf8524b46">&#9670;&nbsp;</a></span>TO_CNT_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::TO_CNT_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000078 Configures counters that trigger timeout errors. These are used to warn the system of a failure, through an interrupt, and restart the controller in case of unexpected situations that cause deadlock conditions. </p>

</div>
</div>
<a id="ac836e16f21d1e8ef53cffa2269fb6716" name="ac836e16f21d1e8ef53cffa2269fb6716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac836e16f21d1e8ef53cffa2269fb6716">&#9670;&nbsp;</a></span>HS_RD_TO_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::HS_RD_TO_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000007C Configures the Peripheral Response timeout after high-speed Read operations. </p>

</div>
</div>
<a id="a61a3ed6495438f7bf49628a7f860dfcc" name="a61a3ed6495438f7bf49628a7f860dfcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61a3ed6495438f7bf49628a7f860dfcc">&#9670;&nbsp;</a></span>LP_RD_TO_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::LP_RD_TO_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000080 Configures the Peripheral Response timeout after low-power Read operations. </p>

</div>
</div>
<a id="a6862ce3a907b7624510b4ed033441a90" name="a6862ce3a907b7624510b4ed033441a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6862ce3a907b7624510b4ed033441a90">&#9670;&nbsp;</a></span>HS_WR_TO_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::HS_WR_TO_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000084 Configures the Peripheral Response timeout after high-speed Write operations. </p>

</div>
</div>
<a id="a88e7f5a993cdfa14af0f756ace189c0d" name="a88e7f5a993cdfa14af0f756ace189c0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88e7f5a993cdfa14af0f756ace189c0d">&#9670;&nbsp;</a></span>LP_WR_TO_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::LP_WR_TO_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000088 Configures the Peripheral Response timeout after low-power Write operations. </p>

</div>
</div>
<a id="a37d97efcfbb7216a7deec602037131f1" name="a37d97efcfbb7216a7deec602037131f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d97efcfbb7216a7deec602037131f1">&#9670;&nbsp;</a></span>BTA_TO_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::BTA_TO_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000008C Configures the Peripheral Response timeout after Bus Turnaround completion. </p>

</div>
</div>
<a id="a9cbea15199ee6c968298a63710427cde" name="a9cbea15199ee6c968298a63710427cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cbea15199ee6c968298a63710427cde">&#9670;&nbsp;</a></span>SDF_3D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::SDF_3D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000090 Stores 3D control information for VSS packets in video mode. </p>

</div>
</div>
<a id="a1fca9e46a3efdcb1e5e4078754ec9f6f" name="a1fca9e46a3efdcb1e5e4078754ec9f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fca9e46a3efdcb1e5e4078754ec9f6f">&#9670;&nbsp;</a></span>LPCLK_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::LPCLK_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000094 Configures the possibility for using non continuous clock in the clock lane. </p>

</div>
</div>
<a id="a2570a83521ea977f43ed1356ffc6aab9" name="a2570a83521ea977f43ed1356ffc6aab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2570a83521ea977f43ed1356ffc6aab9">&#9670;&nbsp;</a></span>PHY_TMR_LPCLK_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PHY_TMR_LPCLK_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000098 Sets the time that DWC_mipi_dsi_host assumes in calculations for the clock lane to switch between high-speed and low-power. </p>

</div>
</div>
<a id="a4a422720ba94f621f31f7877ca186f8c" name="a4a422720ba94f621f31f7877ca186f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a422720ba94f621f31f7877ca186f8c">&#9670;&nbsp;</a></span>PHY_TMR_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PHY_TMR_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000009C Sets the time that DWC_mipi_dsi_host assumes in calculations for the data lanes to switch between high-speed and low-power. </p>

</div>
</div>
<a id="a685c94c87d3d90ca764f1f5319f931f0" name="a685c94c87d3d90ca764f1f5319f931f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a685c94c87d3d90ca764f1f5319f931f0">&#9670;&nbsp;</a></span>PHY_RSTZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PHY_RSTZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000A0 Controls resets and the PLL of the D-PHY. </p>

</div>
</div>
<a id="a21545cf8d2e78e3f077b607309f80141" name="a21545cf8d2e78e3f077b607309f80141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21545cf8d2e78e3f077b607309f80141">&#9670;&nbsp;</a></span>PHY_IF_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PHY_IF_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000A4 Configures the number of active lanes and the minimum time to remain in stop state. </p>

</div>
</div>
<a id="a1ea2fbc3bcc7c880e05a03041562d90f" name="a1ea2fbc3bcc7c880e05a03041562d90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea2fbc3bcc7c880e05a03041562d90f">&#9670;&nbsp;</a></span>PHY_ULPS_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PHY_ULPS_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000A8 Configures entering and leaving ULPS in the D-PHY. </p>

</div>
</div>
<a id="a4505e581b1770c4d5287236d594855e4" name="a4505e581b1770c4d5287236d594855e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4505e581b1770c4d5287236d594855e4">&#9670;&nbsp;</a></span>PHY_TX_TRIGGERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PHY_TX_TRIGGERS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000AC Configures the pins that activate triggers in the D-PHY. </p>

</div>
</div>
<a id="a682515f2189e32abf4f570c4c2129b3a" name="a682515f2189e32abf4f570c4c2129b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682515f2189e32abf4f570c4c2129b3a">&#9670;&nbsp;</a></span>PHY_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PHY_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000B0 Contains information about the status of the D-PHY. </p>

</div>
</div>
<a id="afdd20574c2c58bcee567b85a97f698e0" name="afdd20574c2c58bcee567b85a97f698e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdd20574c2c58bcee567b85a97f698e0">&#9670;&nbsp;</a></span>PHY_TST_CTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PHY_TST_CTRL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000B4 Controls clock and clear pins of the D-PHY vendor specific interface. </p>

</div>
</div>
<a id="aa078aec1fcf4f519012ea647fe183c50" name="aa078aec1fcf4f519012ea647fe183c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa078aec1fcf4f519012ea647fe183c50">&#9670;&nbsp;</a></span>PHY_TST_CTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PHY_TST_CTRL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000B8 Controls data and enable pins of the D-PHY vendor specific interface. </p>

</div>
</div>
<a id="a8a2ebebd0649b3287f527710b05bd0d0" name="a8a2ebebd0649b3287f527710b05bd0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a2ebebd0649b3287f527710b05bd0d0">&#9670;&nbsp;</a></span>INT_ST0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::INT_ST0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000BC Contains the status of interrupt sources from acknowledge reports and the D-PHY. </p>

</div>
</div>
<a id="a54bbe0c6852f8e427aa67cec59860c12" name="a54bbe0c6852f8e427aa67cec59860c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54bbe0c6852f8e427aa67cec59860c12">&#9670;&nbsp;</a></span>INT_ST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::INT_ST1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000C0 Contains the status of interrupt sources related to timeouts, ECC, CRC, packet size, EoTp, Generic and DBI interfaces. </p>

</div>
</div>
<a id="aaf62528f3361ae2d2deba531d46c10a6" name="aaf62528f3361ae2d2deba531d46c10a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf62528f3361ae2d2deba531d46c10a6">&#9670;&nbsp;</a></span>INT_MSK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::INT_MSK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000C4 Configures masks for the sources of interrupts that affect the INT_ST0 register. Write 1 to un-mask each error report. </p>

</div>
</div>
<a id="a8e03172efb89000b0c360b4884582827" name="a8e03172efb89000b0c360b4884582827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e03172efb89000b0c360b4884582827">&#9670;&nbsp;</a></span>INT_MSK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::INT_MSK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000C8 Configures masks for the sources of interrupts that affect the INT_ST1 register. </p>

</div>
</div>
<a id="a93f250ddcd82acf28e319ce522b4ddbd" name="a93f250ddcd82acf28e319ce522b4ddbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f250ddcd82acf28e319ce522b4ddbd">&#9670;&nbsp;</a></span>PHY_CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PHY_CAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000CC Controls the skew calibration of D-PHY. </p>

</div>
</div>
<a id="ad9519dec226454f89a431b3fb4f11482" name="ad9519dec226454f89a431b3fb4f11482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9519dec226454f89a431b3fb4f11482">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bf87e7ee5d9e6b4d9edac027ea6ca7c" name="a5bf87e7ee5d9e6b4d9edac027ea6ca7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bf87e7ee5d9e6b4d9edac027ea6ca7c">&#9670;&nbsp;</a></span>INT_FORCE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::INT_FORCE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000D8 Forces interrupt that affect the INT_ST0 register. </p>

</div>
</div>
<a id="a219051518dbec4f9c99b794a3a229433" name="a219051518dbec4f9c99b794a3a229433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219051518dbec4f9c99b794a3a229433">&#9670;&nbsp;</a></span>INT_FORCE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::INT_FORCE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000DC Forces interrupts that affect the INT_ST1 register. </p>

</div>
</div>
<a id="acd794adac91b998635879a5f90d06031" name="acd794adac91b998635879a5f90d06031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd794adac91b998635879a5f90d06031">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::RESERVED2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37d0dc4c2b9f07b3f2cb278f57b2781d" name="a37d0dc4c2b9f07b3f2cb278f57b2781d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d0dc4c2b9f07b3f2cb278f57b2781d">&#9670;&nbsp;</a></span>DSC_PARAMETER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::DSC_PARAMETER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000F0 Configures Display Stream Compression. </p>

</div>
</div>
<a id="a82b6d4b8cf991033de659f2216bdc600" name="a82b6d4b8cf991033de659f2216bdc600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82b6d4b8cf991033de659f2216bdc600">&#9670;&nbsp;</a></span>PHY_TMR_RD_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::PHY_TMR_RD_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000F4 Configures times related to PHY to perform some operations in lane byte clock cycles. </p>

</div>
</div>
<a id="a75ba8caa73bc17a9e677603533c1def4" name="a75ba8caa73bc17a9e677603533c1def4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ba8caa73bc17a9e677603533c1def4">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::RESERVED3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc25e1a93a574eac1493745ee24ebbe9" name="adc25e1a93a574eac1493745ee24ebbe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc25e1a93a574eac1493745ee24ebbe9">&#9670;&nbsp;</a></span>VID_SHADOW_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_SHADOW_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000100 Controls dpi shadow feature </p>

</div>
</div>
<a id="a79fd1f2959185ea0d0bc11cb06891cb9" name="a79fd1f2959185ea0d0bc11cb06891cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79fd1f2959185ea0d0bc11cb06891cb9">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::RESERVED4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae26bd3e5ffd830220b1b2650e2c750df" name="ae26bd3e5ffd830220b1b2650e2c750df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26bd3e5ffd830220b1b2650e2c750df">&#9670;&nbsp;</a></span>DPI_VCID_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::DPI_VCID_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000010C Holds the value that controller is using for DPI_VCID. </p>

</div>
</div>
<a id="aa58d3652962acd70c55e6ab89a5160c5" name="aa58d3652962acd70c55e6ab89a5160c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa58d3652962acd70c55e6ab89a5160c5">&#9670;&nbsp;</a></span>DPI_COLOR_CODING_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::DPI_COLOR_CODING_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000110 Holds the value that controller is using for DPI_COLOR_CODING. </p>

</div>
</div>
<a id="a8572c63acb281aee0ba331cd8c702ac0" name="a8572c63acb281aee0ba331cd8c702ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8572c63acb281aee0ba331cd8c702ac0">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef6153b7e66dc0c412a5bd07eb6a8956" name="aef6153b7e66dc0c412a5bd07eb6a8956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef6153b7e66dc0c412a5bd07eb6a8956">&#9670;&nbsp;</a></span>DPI_LP_CMD_TIM_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::DPI_LP_CMD_TIM_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000118 Holds the value that controller is using for DPI_LP_CMD_TIM. </p>

</div>
</div>
<a id="ae708231b5f22ac3fc0cf2212fcf878a0" name="ae708231b5f22ac3fc0cf2212fcf878a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae708231b5f22ac3fc0cf2212fcf878a0">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::RESERVED6[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3175c6126871f07594b90dfce0606454" name="a3175c6126871f07594b90dfce0606454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3175c6126871f07594b90dfce0606454">&#9670;&nbsp;</a></span>VID_MODE_CFG_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_MODE_CFG_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000138 Holds the value that controller is using for VID_MODE_CFG. </p>

</div>
</div>
<a id="aec985e72a90470c075971018055e4c5c" name="aec985e72a90470c075971018055e4c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec985e72a90470c075971018055e4c5c">&#9670;&nbsp;</a></span>VID_PKT_SIZE_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_PKT_SIZE_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000013C Holds the value that controller is using for VID_PKT_SIZE. </p>

</div>
</div>
<a id="a54d353538f391e44b2f54f9961815b4b" name="a54d353538f391e44b2f54f9961815b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54d353538f391e44b2f54f9961815b4b">&#9670;&nbsp;</a></span>VID_NUM_CHUNKS_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_NUM_CHUNKS_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000140 This register holds the value that controller is using for VID_NUM_CHUNKS. </p>

</div>
</div>
<a id="a2165dd5765ea4f4806652d54a3562f87" name="a2165dd5765ea4f4806652d54a3562f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2165dd5765ea4f4806652d54a3562f87">&#9670;&nbsp;</a></span>VID_NULL_SIZE_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_NULL_SIZE_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000144 Holds the value that controller is using for VID_NULL_SIZE. </p>

</div>
</div>
<a id="a86d633320fb57dfe2e6e418c9a981a67" name="a86d633320fb57dfe2e6e418c9a981a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d633320fb57dfe2e6e418c9a981a67">&#9670;&nbsp;</a></span>VID_HSA_TIME_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_HSA_TIME_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000148 Holds the value that controller is using for VID_HSA_TIME. </p>

</div>
</div>
<a id="a7393cb47e9f923b06e628af4733944a8" name="a7393cb47e9f923b06e628af4733944a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7393cb47e9f923b06e628af4733944a8">&#9670;&nbsp;</a></span>VID_HBP_TIME_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_HBP_TIME_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000014C Holds the value that controller is using for VID_HBP_TIME. </p>

</div>
</div>
<a id="a7ab447f90ba212603f2633791c9c1272" name="a7ab447f90ba212603f2633791c9c1272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab447f90ba212603f2633791c9c1272">&#9670;&nbsp;</a></span>VID_HLINE_TIME_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_HLINE_TIME_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000150 Holds the value that controller is using for VID_HLINE_TIME. </p>

</div>
</div>
<a id="a0ece6639c1e7783106ca62a9a91222e0" name="a0ece6639c1e7783106ca62a9a91222e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ece6639c1e7783106ca62a9a91222e0">&#9670;&nbsp;</a></span>VID_VSA_LINES_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_VSA_LINES_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000154 Holds the value that controller is using for VID_VSA_LINES. </p>

</div>
</div>
<a id="a06f96ab9fcdeabc5c91124d95e412d4a" name="a06f96ab9fcdeabc5c91124d95e412d4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f96ab9fcdeabc5c91124d95e412d4a">&#9670;&nbsp;</a></span>VID_VBP_LINES_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_VBP_LINES_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000158 Holds the value that controller is using for VID_VBP_LINES. </p>

</div>
</div>
<a id="aa6cecec53aa08101ee2ec42b1e602f48" name="aa6cecec53aa08101ee2ec42b1e602f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6cecec53aa08101ee2ec42b1e602f48">&#9670;&nbsp;</a></span>VID_VFP_LINES_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_VFP_LINES_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000015C Holds the value that controller is using for VID_VFP_LINES. </p>

</div>
</div>
<a id="a99e359eeffb8caceee7480619c6b1a94" name="a99e359eeffb8caceee7480619c6b1a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e359eeffb8caceee7480619c6b1a94">&#9670;&nbsp;</a></span>VID_VACTIVE_LINES_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_VACTIVE_LINES_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000160 Holds the value that controller is using for VID_VACTIVE_LINES. </p>

</div>
</div>
<a id="aa925c62833c00a57652238a759d3d0ae" name="aa925c62833c00a57652238a759d3d0ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa925c62833c00a57652238a759d3d0ae">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90fdb1c4a3737976f7c94de7c02ce972" name="a90fdb1c4a3737976f7c94de7c02ce972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90fdb1c4a3737976f7c94de7c02ce972">&#9670;&nbsp;</a></span>VID_PKT_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::VID_PKT_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000168 Contains information about the status of FIFOs related to DPI and eDPI interfaces. </p>

</div>
</div>
<a id="a0a5bccd7859fdebd109b5d6c8b140635" name="a0a5bccd7859fdebd109b5d6c8b140635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a5bccd7859fdebd109b5d6c8b140635">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::RESERVED8[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a0b2cdf2cd99c587f0a6cd14bcf3b9c" name="a7a0b2cdf2cd99c587f0a6cd14bcf3b9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a0b2cdf2cd99c587f0a6cd14bcf3b9c">&#9670;&nbsp;</a></span>SDF_3D_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::SDF_3D_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000190 Holds the value that controller is using for SDF_3D. </p>

</div>
</div>
<a id="ae1f6f89e3652c2838aae8f0a77a60ddb" name="ae1f6f89e3652c2838aae8f0a77a60ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1f6f89e3652c2838aae8f0a77a60ddb">&#9670;&nbsp;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_MIPIDSI_DWCMIPIDSI_Type::RESERVED9[923]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
