
driver_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000387c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  08003b1c  08003b1c  00013b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ebc  08003ebc  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08003ebc  08003ebc  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ebc  08003ebc  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ebc  08003ebc  00013ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ec0  08003ec0  00013ec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  24000000  08003ec4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  24000064  08003f28  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000100  08003f28  00020100  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000076c0  00000000  00000000  00020092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014bd  00000000  00000000  00027752  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004e8  00000000  00000000  00028c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000468  00000000  00000000  000290f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b981  00000000  00000000  00029560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005374  00000000  00000000  00054ee1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f265c  00000000  00000000  0005a255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014c8b1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c90  00000000  00000000  0014c904  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000064 	.word	0x24000064
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08003b04 	.word	0x08003b04

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000068 	.word	0x24000068
 80002dc:	08003b04 	.word	0x08003b04

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <init_Bluetooh>:
char* get_number_of_slaved_can_be_scanned(short parameter);
void disconn_BLE(void);

//---------------------------------
void init_Bluetooh(USART_TypeDef *USARTx)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
	Bluetooh_USART = USARTx;
 8000398:	4a04      	ldr	r2, [pc, #16]	; (80003ac <init_Bluetooh+0x1c>)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	6013      	str	r3, [r2, #0]
}
 800039e:	bf00      	nop
 80003a0:	370c      	adds	r7, #12
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr
 80003aa:	bf00      	nop
 80003ac:	24000080 	.word	0x24000080

080003b0 <get_Version>:
	}
}
}

char* get_Version(void)
{
 80003b0:	b590      	push	{r4, r7, lr}
 80003b2:	b087      	sub	sp, #28
 80003b4:	af00      	add	r7, sp, #0
	systickDelayMs(100);
 80003b6:	2064      	movs	r0, #100	; 0x64
 80003b8:	f001 fca2 	bl	8001d00 <systickDelayMs>
	char* temp ;
	unsigned long size = 0 ;
 80003bc:	2300      	movs	r3, #0
 80003be:	607b      	str	r3, [r7, #4]
	char* cmd = "AT+VERSION\r\n";
 80003c0:	4b24      	ldr	r3, [pc, #144]	; (8000454 <get_Version+0xa4>)
 80003c2:	60fb      	str	r3, [r7, #12]
	short try_count = -1 ;
 80003c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80003c8:	827b      	strh	r3, [r7, #18]
	while(size <=2 ||(temp[0]=='E'&&temp[1]=='R') ){
 80003ca:	e025      	b.n	8000418 <get_Version+0x68>
		size = 0 ;
 80003cc:	2300      	movs	r3, #0
 80003ce:	607b      	str	r3, [r7, #4]
		uart_send_string(Bluetooh_USART, cmd, strlen(cmd));
 80003d0:	4b21      	ldr	r3, [pc, #132]	; (8000458 <get_Version+0xa8>)
 80003d2:	681c      	ldr	r4, [r3, #0]
 80003d4:	68f8      	ldr	r0, [r7, #12]
 80003d6:	f7ff ff83 	bl	80002e0 <strlen>
 80003da:	4603      	mov	r3, r0
 80003dc:	461a      	mov	r2, r3
 80003de:	68f9      	ldr	r1, [r7, #12]
 80003e0:	4620      	mov	r0, r4
 80003e2:	f001 feef 	bl	80021c4 <uart_send_string>
		systickDelayMs(100);
 80003e6:	2064      	movs	r0, #100	; 0x64
 80003e8:	f001 fc8a 	bl	8001d00 <systickDelayMs>
		temp = uart_get_buffer(Bluetooh_USART, &size);
 80003ec:	4b1a      	ldr	r3, [pc, #104]	; (8000458 <get_Version+0xa8>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	1d3a      	adds	r2, r7, #4
 80003f2:	4611      	mov	r1, r2
 80003f4:	4618      	mov	r0, r3
 80003f6:	f001 ff0c 	bl	8002212 <uart_get_buffer>
 80003fa:	6178      	str	r0, [r7, #20]
		try_count++ ;
 80003fc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000400:	b29b      	uxth	r3, r3
 8000402:	3301      	adds	r3, #1
 8000404:	b29b      	uxth	r3, r3
 8000406:	827b      	strh	r3, [r7, #18]
		if(try_count ==1000)
 8000408:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800040c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000410:	d102      	bne.n	8000418 <get_Version+0x68>
		{
			error("Get Version is failed");
 8000412:	4812      	ldr	r0, [pc, #72]	; (800045c <get_Version+0xac>)
 8000414:	f002 f94c 	bl	80026b0 <error>
	while(size <=2 ||(temp[0]=='E'&&temp[1]=='R') ){
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	2b02      	cmp	r3, #2
 800041c:	d9d6      	bls.n	80003cc <get_Version+0x1c>
 800041e:	697b      	ldr	r3, [r7, #20]
 8000420:	781b      	ldrb	r3, [r3, #0]
 8000422:	2b45      	cmp	r3, #69	; 0x45
 8000424:	d104      	bne.n	8000430 <get_Version+0x80>
 8000426:	697b      	ldr	r3, [r7, #20]
 8000428:	3301      	adds	r3, #1
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	2b52      	cmp	r3, #82	; 0x52
 800042e:	d0cd      	beq.n	80003cc <get_Version+0x1c>
		}
	}
	 char * token = strtok(temp, "\r\n");
 8000430:	490b      	ldr	r1, [pc, #44]	; (8000460 <get_Version+0xb0>)
 8000432:	6978      	ldr	r0, [r7, #20]
 8000434:	f002 fc0a 	bl	8002c4c <strtok>
 8000438:	60b8      	str	r0, [r7, #8]
		if(token == NULL)
 800043a:	68bb      	ldr	r3, [r7, #8]
 800043c:	2b00      	cmp	r3, #0
 800043e:	d103      	bne.n	8000448 <get_Version+0x98>
		 {
			 return get_Version();
 8000440:	f7ff ffb6 	bl	80003b0 <get_Version>
 8000444:	4603      	mov	r3, r0
 8000446:	e000      	b.n	800044a <get_Version+0x9a>
		 }else
		 {
			 return token ;
 8000448:	68bb      	ldr	r3, [r7, #8]
		 }
}
 800044a:	4618      	mov	r0, r3
 800044c:	371c      	adds	r7, #28
 800044e:	46bd      	mov	sp, r7
 8000450:	bd90      	pop	{r4, r7, pc}
 8000452:	bf00      	nop
 8000454:	08003c04 	.word	0x08003c04
 8000458:	24000080 	.word	0x24000080
 800045c:	08003c14 	.word	0x08003c14
 8000460:	08003b60 	.word	0x08003b60

08000464 <get_BLEAddr>:

char* get_BLEAddr(void)
{
 8000464:	b590      	push	{r4, r7, lr}
 8000466:	b087      	sub	sp, #28
 8000468:	af00      	add	r7, sp, #0
	systickDelayMs(100);
 800046a:	2064      	movs	r0, #100	; 0x64
 800046c:	f001 fc48 	bl	8001d00 <systickDelayMs>
	char* temp ;
	unsigned long size = 0 ;
 8000470:	2300      	movs	r3, #0
 8000472:	607b      	str	r3, [r7, #4]
	char* cmd = "AT+LADDR\r\n";
 8000474:	4b29      	ldr	r3, [pc, #164]	; (800051c <get_BLEAddr+0xb8>)
 8000476:	60fb      	str	r3, [r7, #12]
	short try_count = -1 ;
 8000478:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800047c:	827b      	strh	r3, [r7, #18]
	while(size <=2 ||(temp[0]=='E'&&temp[1]=='R') ){
 800047e:	e025      	b.n	80004cc <get_BLEAddr+0x68>
		size = 0 ;
 8000480:	2300      	movs	r3, #0
 8000482:	607b      	str	r3, [r7, #4]
		uart_send_string(Bluetooh_USART, cmd, strlen(cmd));
 8000484:	4b26      	ldr	r3, [pc, #152]	; (8000520 <get_BLEAddr+0xbc>)
 8000486:	681c      	ldr	r4, [r3, #0]
 8000488:	68f8      	ldr	r0, [r7, #12]
 800048a:	f7ff ff29 	bl	80002e0 <strlen>
 800048e:	4603      	mov	r3, r0
 8000490:	461a      	mov	r2, r3
 8000492:	68f9      	ldr	r1, [r7, #12]
 8000494:	4620      	mov	r0, r4
 8000496:	f001 fe95 	bl	80021c4 <uart_send_string>
		systickDelayMs(100);
 800049a:	2064      	movs	r0, #100	; 0x64
 800049c:	f001 fc30 	bl	8001d00 <systickDelayMs>
		temp = uart_get_buffer(Bluetooh_USART, &size);
 80004a0:	4b1f      	ldr	r3, [pc, #124]	; (8000520 <get_BLEAddr+0xbc>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	1d3a      	adds	r2, r7, #4
 80004a6:	4611      	mov	r1, r2
 80004a8:	4618      	mov	r0, r3
 80004aa:	f001 feb2 	bl	8002212 <uart_get_buffer>
 80004ae:	6178      	str	r0, [r7, #20]
		try_count++ ;
 80004b0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80004b4:	b29b      	uxth	r3, r3
 80004b6:	3301      	adds	r3, #1
 80004b8:	b29b      	uxth	r3, r3
 80004ba:	827b      	strh	r3, [r7, #18]
		if(try_count ==1000)
 80004bc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80004c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80004c4:	d102      	bne.n	80004cc <get_BLEAddr+0x68>
		{
			error("Get BLE ADDR is failed");
 80004c6:	4817      	ldr	r0, [pc, #92]	; (8000524 <get_BLEAddr+0xc0>)
 80004c8:	f002 f8f2 	bl	80026b0 <error>
	while(size <=2 ||(temp[0]=='E'&&temp[1]=='R') ){
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	2b02      	cmp	r3, #2
 80004d0:	d9d6      	bls.n	8000480 <get_BLEAddr+0x1c>
 80004d2:	697b      	ldr	r3, [r7, #20]
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	2b45      	cmp	r3, #69	; 0x45
 80004d8:	d104      	bne.n	80004e4 <get_BLEAddr+0x80>
 80004da:	697b      	ldr	r3, [r7, #20]
 80004dc:	3301      	adds	r3, #1
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	2b52      	cmp	r3, #82	; 0x52
 80004e2:	d0cd      	beq.n	8000480 <get_BLEAddr+0x1c>
		}
	}
	 char * token = strtok(temp, "\r\n");
 80004e4:	4910      	ldr	r1, [pc, #64]	; (8000528 <get_BLEAddr+0xc4>)
 80004e6:	6978      	ldr	r0, [r7, #20]
 80004e8:	f002 fbb0 	bl	8002c4c <strtok>
 80004ec:	60b8      	str	r0, [r7, #8]
	 token = strtok(token, "=");
 80004ee:	490f      	ldr	r1, [pc, #60]	; (800052c <get_BLEAddr+0xc8>)
 80004f0:	68b8      	ldr	r0, [r7, #8]
 80004f2:	f002 fbab 	bl	8002c4c <strtok>
 80004f6:	60b8      	str	r0, [r7, #8]
	 token = strtok(NULL," ");
 80004f8:	490d      	ldr	r1, [pc, #52]	; (8000530 <get_BLEAddr+0xcc>)
 80004fa:	2000      	movs	r0, #0
 80004fc:	f002 fba6 	bl	8002c4c <strtok>
 8000500:	60b8      	str	r0, [r7, #8]
		if(token == NULL)
 8000502:	68bb      	ldr	r3, [r7, #8]
 8000504:	2b00      	cmp	r3, #0
 8000506:	d103      	bne.n	8000510 <get_BLEAddr+0xac>
		 {
			 return get_BLEAddr();
 8000508:	f7ff ffac 	bl	8000464 <get_BLEAddr>
 800050c:	4603      	mov	r3, r0
 800050e:	e000      	b.n	8000512 <get_BLEAddr+0xae>
		 }else
		 {
			 return token ;
 8000510:	68bb      	ldr	r3, [r7, #8]
		 }
}
 8000512:	4618      	mov	r0, r3
 8000514:	371c      	adds	r7, #28
 8000516:	46bd      	mov	sp, r7
 8000518:	bd90      	pop	{r4, r7, pc}
 800051a:	bf00      	nop
 800051c:	08003c2c 	.word	0x08003c2c
 8000520:	24000080 	.word	0x24000080
 8000524:	08003c38 	.word	0x08003c38
 8000528:	08003b60 	.word	0x08003b60
 800052c:	08003b64 	.word	0x08003b64
 8000530:	08003b68 	.word	0x08003b68

08000534 <get_Name>:
char* get_Name(void)
{
 8000534:	b590      	push	{r4, r7, lr}
 8000536:	b087      	sub	sp, #28
 8000538:	af00      	add	r7, sp, #0
	systickDelayMs(100);
 800053a:	2064      	movs	r0, #100	; 0x64
 800053c:	f001 fbe0 	bl	8001d00 <systickDelayMs>
	char* temp ;
	unsigned long size = 0 ;
 8000540:	2300      	movs	r3, #0
 8000542:	607b      	str	r3, [r7, #4]
	char* cmd = "AT+NAME\r\n";
 8000544:	4b29      	ldr	r3, [pc, #164]	; (80005ec <get_Name+0xb8>)
 8000546:	60fb      	str	r3, [r7, #12]
	short try_count = -1 ;
 8000548:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800054c:	827b      	strh	r3, [r7, #18]
	while(size <=2 ||(temp[0]=='E'&&temp[1]=='R') ){
 800054e:	e025      	b.n	800059c <get_Name+0x68>
		size = 0 ;
 8000550:	2300      	movs	r3, #0
 8000552:	607b      	str	r3, [r7, #4]
		uart_send_string(Bluetooh_USART, cmd, strlen(cmd));
 8000554:	4b26      	ldr	r3, [pc, #152]	; (80005f0 <get_Name+0xbc>)
 8000556:	681c      	ldr	r4, [r3, #0]
 8000558:	68f8      	ldr	r0, [r7, #12]
 800055a:	f7ff fec1 	bl	80002e0 <strlen>
 800055e:	4603      	mov	r3, r0
 8000560:	461a      	mov	r2, r3
 8000562:	68f9      	ldr	r1, [r7, #12]
 8000564:	4620      	mov	r0, r4
 8000566:	f001 fe2d 	bl	80021c4 <uart_send_string>
		systickDelayMs(100);
 800056a:	2064      	movs	r0, #100	; 0x64
 800056c:	f001 fbc8 	bl	8001d00 <systickDelayMs>
		temp = uart_get_buffer(Bluetooh_USART, &size);
 8000570:	4b1f      	ldr	r3, [pc, #124]	; (80005f0 <get_Name+0xbc>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	1d3a      	adds	r2, r7, #4
 8000576:	4611      	mov	r1, r2
 8000578:	4618      	mov	r0, r3
 800057a:	f001 fe4a 	bl	8002212 <uart_get_buffer>
 800057e:	6178      	str	r0, [r7, #20]
		try_count++ ;
 8000580:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000584:	b29b      	uxth	r3, r3
 8000586:	3301      	adds	r3, #1
 8000588:	b29b      	uxth	r3, r3
 800058a:	827b      	strh	r3, [r7, #18]
		if(try_count ==1000)
 800058c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000590:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000594:	d102      	bne.n	800059c <get_Name+0x68>
		{
			error("Get NAME is failed");
 8000596:	4817      	ldr	r0, [pc, #92]	; (80005f4 <get_Name+0xc0>)
 8000598:	f002 f88a 	bl	80026b0 <error>
	while(size <=2 ||(temp[0]=='E'&&temp[1]=='R') ){
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	2b02      	cmp	r3, #2
 80005a0:	d9d6      	bls.n	8000550 <get_Name+0x1c>
 80005a2:	697b      	ldr	r3, [r7, #20]
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	2b45      	cmp	r3, #69	; 0x45
 80005a8:	d104      	bne.n	80005b4 <get_Name+0x80>
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	3301      	adds	r3, #1
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	2b52      	cmp	r3, #82	; 0x52
 80005b2:	d0cd      	beq.n	8000550 <get_Name+0x1c>
		}
	}
	 char * token = strtok(temp, "\r\n");
 80005b4:	4910      	ldr	r1, [pc, #64]	; (80005f8 <get_Name+0xc4>)
 80005b6:	6978      	ldr	r0, [r7, #20]
 80005b8:	f002 fb48 	bl	8002c4c <strtok>
 80005bc:	60b8      	str	r0, [r7, #8]
	 token = strtok(token, "=");
 80005be:	490f      	ldr	r1, [pc, #60]	; (80005fc <get_Name+0xc8>)
 80005c0:	68b8      	ldr	r0, [r7, #8]
 80005c2:	f002 fb43 	bl	8002c4c <strtok>
 80005c6:	60b8      	str	r0, [r7, #8]
	 token = strtok(NULL," ");
 80005c8:	490d      	ldr	r1, [pc, #52]	; (8000600 <get_Name+0xcc>)
 80005ca:	2000      	movs	r0, #0
 80005cc:	f002 fb3e 	bl	8002c4c <strtok>
 80005d0:	60b8      	str	r0, [r7, #8]
		if(token == NULL)
 80005d2:	68bb      	ldr	r3, [r7, #8]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d103      	bne.n	80005e0 <get_Name+0xac>
		 {
			 return get_Name();
 80005d8:	f7ff ffac 	bl	8000534 <get_Name>
 80005dc:	4603      	mov	r3, r0
 80005de:	e000      	b.n	80005e2 <get_Name+0xae>
		 }else
		 {
			 return token ;
 80005e0:	68bb      	ldr	r3, [r7, #8]
		 }
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	371c      	adds	r7, #28
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd90      	pop	{r4, r7, pc}
 80005ea:	bf00      	nop
 80005ec:	08003c50 	.word	0x08003c50
 80005f0:	24000080 	.word	0x24000080
 80005f4:	08003c5c 	.word	0x08003c5c
 80005f8:	08003b60 	.word	0x08003b60
 80005fc:	08003b64 	.word	0x08003b64
 8000600:	08003b68 	.word	0x08003b68

08000604 <set_Name>:
void set_Name(char* name)
{
 8000604:	b590      	push	{r4, r7, lr}
 8000606:	b089      	sub	sp, #36	; 0x24
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
	systickDelayMs(100);
 800060c:	2064      	movs	r0, #100	; 0x64
 800060e:	f001 fb77 	bl	8001d00 <systickDelayMs>
		char* temp ;
		unsigned long size = 0 ;
 8000612:	2300      	movs	r3, #0
 8000614:	60fb      	str	r3, [r7, #12]
		char* cmd = "AT+NAME";
 8000616:	4b31      	ldr	r3, [pc, #196]	; (80006dc <set_Name+0xd8>)
 8000618:	617b      	str	r3, [r7, #20]
		cmd = strcat(cmd,name);
 800061a:	6879      	ldr	r1, [r7, #4]
 800061c:	6978      	ldr	r0, [r7, #20]
 800061e:	f002 fb05 	bl	8002c2c <strcat>
 8000622:	6178      	str	r0, [r7, #20]
		cmd = strcat(cmd,"\r\n");
 8000624:	6978      	ldr	r0, [r7, #20]
 8000626:	f7ff fe5b 	bl	80002e0 <strlen>
 800062a:	4603      	mov	r3, r0
 800062c:	461a      	mov	r2, r3
 800062e:	697b      	ldr	r3, [r7, #20]
 8000630:	4413      	add	r3, r2
 8000632:	4a2b      	ldr	r2, [pc, #172]	; (80006e0 <set_Name+0xdc>)
 8000634:	8811      	ldrh	r1, [r2, #0]
 8000636:	7892      	ldrb	r2, [r2, #2]
 8000638:	8019      	strh	r1, [r3, #0]
 800063a:	709a      	strb	r2, [r3, #2]
		short try_count = -1 ;
 800063c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000640:	837b      	strh	r3, [r7, #26]
		while(size <=2 ||(temp[0]=='E'&&temp[1]=='R') ){
 8000642:	e026      	b.n	8000692 <set_Name+0x8e>
			size = 0 ;
 8000644:	2300      	movs	r3, #0
 8000646:	60fb      	str	r3, [r7, #12]
			uart_send_string(Bluetooh_USART, cmd, strlen(cmd));
 8000648:	4b26      	ldr	r3, [pc, #152]	; (80006e4 <set_Name+0xe0>)
 800064a:	681c      	ldr	r4, [r3, #0]
 800064c:	6978      	ldr	r0, [r7, #20]
 800064e:	f7ff fe47 	bl	80002e0 <strlen>
 8000652:	4603      	mov	r3, r0
 8000654:	461a      	mov	r2, r3
 8000656:	6979      	ldr	r1, [r7, #20]
 8000658:	4620      	mov	r0, r4
 800065a:	f001 fdb3 	bl	80021c4 <uart_send_string>
			systickDelayMs(100);
 800065e:	2064      	movs	r0, #100	; 0x64
 8000660:	f001 fb4e 	bl	8001d00 <systickDelayMs>
			temp = uart_get_buffer(Bluetooh_USART, &size);
 8000664:	4b1f      	ldr	r3, [pc, #124]	; (80006e4 <set_Name+0xe0>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	f107 020c 	add.w	r2, r7, #12
 800066c:	4611      	mov	r1, r2
 800066e:	4618      	mov	r0, r3
 8000670:	f001 fdcf 	bl	8002212 <uart_get_buffer>
 8000674:	61f8      	str	r0, [r7, #28]
			try_count++ ;
 8000676:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800067a:	b29b      	uxth	r3, r3
 800067c:	3301      	adds	r3, #1
 800067e:	b29b      	uxth	r3, r3
 8000680:	837b      	strh	r3, [r7, #26]
			if(try_count ==1000)
 8000682:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000686:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800068a:	d102      	bne.n	8000692 <set_Name+0x8e>
			{
				error("Get NAME is failed");
 800068c:	4816      	ldr	r0, [pc, #88]	; (80006e8 <set_Name+0xe4>)
 800068e:	f002 f80f 	bl	80026b0 <error>
		while(size <=2 ||(temp[0]=='E'&&temp[1]=='R') ){
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	2b02      	cmp	r3, #2
 8000696:	d9d5      	bls.n	8000644 <set_Name+0x40>
 8000698:	69fb      	ldr	r3, [r7, #28]
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2b45      	cmp	r3, #69	; 0x45
 800069e:	d104      	bne.n	80006aa <set_Name+0xa6>
 80006a0:	69fb      	ldr	r3, [r7, #28]
 80006a2:	3301      	adds	r3, #1
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	2b52      	cmp	r3, #82	; 0x52
 80006a8:	d0cc      	beq.n	8000644 <set_Name+0x40>
			}
		}
		 char * token = strtok(temp, "\r\n");
 80006aa:	490d      	ldr	r1, [pc, #52]	; (80006e0 <set_Name+0xdc>)
 80006ac:	69f8      	ldr	r0, [r7, #28]
 80006ae:	f002 facd 	bl	8002c4c <strtok>
 80006b2:	6138      	str	r0, [r7, #16]
		 token = strtok(token, "=");
 80006b4:	490d      	ldr	r1, [pc, #52]	; (80006ec <set_Name+0xe8>)
 80006b6:	6938      	ldr	r0, [r7, #16]
 80006b8:	f002 fac8 	bl	8002c4c <strtok>
 80006bc:	6138      	str	r0, [r7, #16]
		 token = strtok(NULL," ");
 80006be:	490c      	ldr	r1, [pc, #48]	; (80006f0 <set_Name+0xec>)
 80006c0:	2000      	movs	r0, #0
 80006c2:	f002 fac3 	bl	8002c4c <strtok>
 80006c6:	6138      	str	r0, [r7, #16]
			if(token == NULL)
 80006c8:	693b      	ldr	r3, [r7, #16]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d102      	bne.n	80006d4 <set_Name+0xd0>
			 {
				 return get_Name();
 80006ce:	f7ff ff31 	bl	8000534 <get_Name>
 80006d2:	e000      	b.n	80006d6 <set_Name+0xd2>
			 }else
			 {
				 return token ;
 80006d4:	bf00      	nop
			 }
}
 80006d6:	3724      	adds	r7, #36	; 0x24
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd90      	pop	{r4, r7, pc}
 80006dc:	08003c70 	.word	0x08003c70
 80006e0:	08003b60 	.word	0x08003b60
 80006e4:	24000080 	.word	0x24000080
 80006e8:	08003c5c 	.word	0x08003c5c
 80006ec:	08003b64 	.word	0x08003b64
 80006f0:	08003b68 	.word	0x08003b68

080006f4 <decimalToBinary>:

#define HSEON	(1U<<16) // HSE clock enable
#define HSERDY	(1U<<17) // HSE clock ready flag

long decimalToBinary(int decimalnum)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b087      	sub	sp, #28
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
    long binarynum = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	617b      	str	r3, [r7, #20]
    int rem, temp = 1;
 8000700:	2301      	movs	r3, #1
 8000702:	613b      	str	r3, [r7, #16]

    while (decimalnum!=0)
 8000704:	e019      	b.n	800073a <decimalToBinary+0x46>
    {
        rem = decimalnum%2;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	2b00      	cmp	r3, #0
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	bfb8      	it	lt
 8000710:	425b      	neglt	r3, r3
 8000712:	60fb      	str	r3, [r7, #12]
        decimalnum = decimalnum / 2;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2b00      	cmp	r3, #0
 8000718:	da00      	bge.n	800071c <decimalToBinary+0x28>
 800071a:	3301      	adds	r3, #1
 800071c:	105b      	asrs	r3, r3, #1
 800071e:	607b      	str	r3, [r7, #4]
        binarynum = binarynum + rem*temp;
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	693a      	ldr	r2, [r7, #16]
 8000724:	fb02 f303 	mul.w	r3, r2, r3
 8000728:	697a      	ldr	r2, [r7, #20]
 800072a:	4413      	add	r3, r2
 800072c:	617b      	str	r3, [r7, #20]
        temp = temp * 10;
 800072e:	693a      	ldr	r2, [r7, #16]
 8000730:	4613      	mov	r3, r2
 8000732:	009b      	lsls	r3, r3, #2
 8000734:	4413      	add	r3, r2
 8000736:	005b      	lsls	r3, r3, #1
 8000738:	613b      	str	r3, [r7, #16]
    while (decimalnum!=0)
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d1e2      	bne.n	8000706 <decimalToBinary+0x12>
    }
    return binarynum;
 8000740:	697b      	ldr	r3, [r7, #20]
}
 8000742:	4618      	mov	r0, r3
 8000744:	371c      	adds	r7, #28
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr
	...

08000750 <PLLSRC_Select>:
 * 2: HSE selected as PLL clock (hse_ck)
 * 3: No clock send to DIVMx divider and PLLs
 *
 */
void PLLSRC_Select(short select)
{
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	80fb      	strh	r3, [r7, #6]
	if(select== 0)
 800075a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d10c      	bne.n	800077c <PLLSRC_Select+0x2c>
	{
		RCC->PLLCKSELR &= ~(1U<<0);
 8000762:	4b20      	ldr	r3, [pc, #128]	; (80007e4 <PLLSRC_Select+0x94>)
 8000764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000766:	4a1f      	ldr	r2, [pc, #124]	; (80007e4 <PLLSRC_Select+0x94>)
 8000768:	f023 0301 	bic.w	r3, r3, #1
 800076c:	6293      	str	r3, [r2, #40]	; 0x28
		RCC->PLLCKSELR &= ~(1U<<1);
 800076e:	4b1d      	ldr	r3, [pc, #116]	; (80007e4 <PLLSRC_Select+0x94>)
 8000770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000772:	4a1c      	ldr	r2, [pc, #112]	; (80007e4 <PLLSRC_Select+0x94>)
 8000774:	f023 0302 	bic.w	r3, r3, #2
 8000778:	6293      	str	r3, [r2, #40]	; 0x28
	}else
	{
		RCC->PLLCKSELR |=  (1U<<0);
		RCC->PLLCKSELR |=  (1U<<1);
	}
}
 800077a:	e02d      	b.n	80007d8 <PLLSRC_Select+0x88>
	}else if(select ==1)
 800077c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000780:	2b01      	cmp	r3, #1
 8000782:	d10c      	bne.n	800079e <PLLSRC_Select+0x4e>
		RCC->PLLCKSELR |=  (1U<<0);
 8000784:	4b17      	ldr	r3, [pc, #92]	; (80007e4 <PLLSRC_Select+0x94>)
 8000786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000788:	4a16      	ldr	r2, [pc, #88]	; (80007e4 <PLLSRC_Select+0x94>)
 800078a:	f043 0301 	orr.w	r3, r3, #1
 800078e:	6293      	str	r3, [r2, #40]	; 0x28
		RCC->PLLCKSELR &= ~(1U<<1);
 8000790:	4b14      	ldr	r3, [pc, #80]	; (80007e4 <PLLSRC_Select+0x94>)
 8000792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000794:	4a13      	ldr	r2, [pc, #76]	; (80007e4 <PLLSRC_Select+0x94>)
 8000796:	f023 0302 	bic.w	r3, r3, #2
 800079a:	6293      	str	r3, [r2, #40]	; 0x28
}
 800079c:	e01c      	b.n	80007d8 <PLLSRC_Select+0x88>
	}else if(select == 2)
 800079e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007a2:	2b02      	cmp	r3, #2
 80007a4:	d10c      	bne.n	80007c0 <PLLSRC_Select+0x70>
		RCC->PLLCKSELR &= ~(1U<<0);
 80007a6:	4b0f      	ldr	r3, [pc, #60]	; (80007e4 <PLLSRC_Select+0x94>)
 80007a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007aa:	4a0e      	ldr	r2, [pc, #56]	; (80007e4 <PLLSRC_Select+0x94>)
 80007ac:	f023 0301 	bic.w	r3, r3, #1
 80007b0:	6293      	str	r3, [r2, #40]	; 0x28
		RCC->PLLCKSELR |=  (1U<<1);
 80007b2:	4b0c      	ldr	r3, [pc, #48]	; (80007e4 <PLLSRC_Select+0x94>)
 80007b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007b6:	4a0b      	ldr	r2, [pc, #44]	; (80007e4 <PLLSRC_Select+0x94>)
 80007b8:	f043 0302 	orr.w	r3, r3, #2
 80007bc:	6293      	str	r3, [r2, #40]	; 0x28
}
 80007be:	e00b      	b.n	80007d8 <PLLSRC_Select+0x88>
		RCC->PLLCKSELR |=  (1U<<0);
 80007c0:	4b08      	ldr	r3, [pc, #32]	; (80007e4 <PLLSRC_Select+0x94>)
 80007c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007c4:	4a07      	ldr	r2, [pc, #28]	; (80007e4 <PLLSRC_Select+0x94>)
 80007c6:	f043 0301 	orr.w	r3, r3, #1
 80007ca:	6293      	str	r3, [r2, #40]	; 0x28
		RCC->PLLCKSELR |=  (1U<<1);
 80007cc:	4b05      	ldr	r3, [pc, #20]	; (80007e4 <PLLSRC_Select+0x94>)
 80007ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007d0:	4a04      	ldr	r2, [pc, #16]	; (80007e4 <PLLSRC_Select+0x94>)
 80007d2:	f043 0302 	orr.w	r3, r3, #2
 80007d6:	6293      	str	r3, [r2, #40]	; 0x28
}
 80007d8:	bf00      	nop
 80007da:	370c      	adds	r7, #12
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr
 80007e4:	58024400 	.word	0x58024400

080007e8 <DIVM1>:
 * 32: division by 32 (default after reset)
 * ...
 * 63: division by 63
 */
void DIVM1(short prescaler)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b086      	sub	sp, #24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4603      	mov	r3, r0
 80007f0:	80fb      	strh	r3, [r7, #6]
	long temp = decimalToBinary(prescaler);
 80007f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff ff7c 	bl	80006f4 <decimalToBinary>
 80007fc:	6178      	str	r0, [r7, #20]
	for(int i = 4 ; i<10; i++)
 80007fe:	2304      	movs	r3, #4
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	e030      	b.n	8000866 <DIVM1+0x7e>
	{
		short s =  ( temp % 10);
 8000804:	697a      	ldr	r2, [r7, #20]
 8000806:	4b1c      	ldr	r3, [pc, #112]	; (8000878 <DIVM1+0x90>)
 8000808:	fb83 1302 	smull	r1, r3, r3, r2
 800080c:	1099      	asrs	r1, r3, #2
 800080e:	17d3      	asrs	r3, r2, #31
 8000810:	1ac9      	subs	r1, r1, r3
 8000812:	460b      	mov	r3, r1
 8000814:	009b      	lsls	r3, r3, #2
 8000816:	440b      	add	r3, r1
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	1ad1      	subs	r1, r2, r3
 800081c:	460b      	mov	r3, r1
 800081e:	81fb      	strh	r3, [r7, #14]
		if(s==1)
 8000820:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000824:	2b01      	cmp	r3, #1
 8000826:	d109      	bne.n	800083c <DIVM1+0x54>
		{
			RCC->PLLCKSELR |= (1U<<i);
 8000828:	4b14      	ldr	r3, [pc, #80]	; (800087c <DIVM1+0x94>)
 800082a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800082c:	2101      	movs	r1, #1
 800082e:	693b      	ldr	r3, [r7, #16]
 8000830:	fa01 f303 	lsl.w	r3, r1, r3
 8000834:	4911      	ldr	r1, [pc, #68]	; (800087c <DIVM1+0x94>)
 8000836:	4313      	orrs	r3, r2
 8000838:	628b      	str	r3, [r1, #40]	; 0x28
 800083a:	e009      	b.n	8000850 <DIVM1+0x68>
		}else
		{
			RCC->PLLCKSELR &= ~(1U<<i);
 800083c:	4b0f      	ldr	r3, [pc, #60]	; (800087c <DIVM1+0x94>)
 800083e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000840:	2101      	movs	r1, #1
 8000842:	693b      	ldr	r3, [r7, #16]
 8000844:	fa01 f303 	lsl.w	r3, r1, r3
 8000848:	43db      	mvns	r3, r3
 800084a:	490c      	ldr	r1, [pc, #48]	; (800087c <DIVM1+0x94>)
 800084c:	4013      	ands	r3, r2
 800084e:	628b      	str	r3, [r1, #40]	; 0x28
		}
		temp /= 10;
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	4a09      	ldr	r2, [pc, #36]	; (8000878 <DIVM1+0x90>)
 8000854:	fb82 1203 	smull	r1, r2, r2, r3
 8000858:	1092      	asrs	r2, r2, #2
 800085a:	17db      	asrs	r3, r3, #31
 800085c:	1ad3      	subs	r3, r2, r3
 800085e:	617b      	str	r3, [r7, #20]
	for(int i = 4 ; i<10; i++)
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	3301      	adds	r3, #1
 8000864:	613b      	str	r3, [r7, #16]
 8000866:	693b      	ldr	r3, [r7, #16]
 8000868:	2b09      	cmp	r3, #9
 800086a:	ddcb      	ble.n	8000804 <DIVM1+0x1c>
	}

}
 800086c:	bf00      	nop
 800086e:	bf00      	nop
 8000870:	3718      	adds	r7, #24
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	66666667 	.word	0x66666667
 800087c:	58024400 	.word	0x58024400

08000880 <SystemClockStatus>:
 * 2: HSE used as system clock (hse_ck)
 * 3: PLL1 used as system clock (pll1_p_ck)
 * others: Reserved
 */
void  SystemClockStatus(short CFGR)
{
 8000880:	b480      	push	{r7}
 8000882:	b085      	sub	sp, #20
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	80fb      	strh	r3, [r7, #6]
	RCC->CFGR &= ~(1U<<2);
 800088a:	4b50      	ldr	r3, [pc, #320]	; (80009cc <SystemClockStatus+0x14c>)
 800088c:	691b      	ldr	r3, [r3, #16]
 800088e:	4a4f      	ldr	r2, [pc, #316]	; (80009cc <SystemClockStatus+0x14c>)
 8000890:	f023 0304 	bic.w	r3, r3, #4
 8000894:	6113      	str	r3, [r2, #16]
	bool bit_0, bit_1;
	switch(CFGR)
 8000896:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800089a:	2b03      	cmp	r3, #3
 800089c:	d81e      	bhi.n	80008dc <SystemClockStatus+0x5c>
 800089e:	a201      	add	r2, pc, #4	; (adr r2, 80008a4 <SystemClockStatus+0x24>)
 80008a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008a4:	080008b5 	.word	0x080008b5
 80008a8:	080008bf 	.word	0x080008bf
 80008ac:	080008c9 	.word	0x080008c9
 80008b0:	080008d3 	.word	0x080008d3
	{
	case 0:
		bit_0 = 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	73fb      	strb	r3, [r7, #15]
		bit_1 = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	73bb      	strb	r3, [r7, #14]
		break;
 80008bc:	e013      	b.n	80008e6 <SystemClockStatus+0x66>
	case 1:
		bit_0 = 1;
 80008be:	2301      	movs	r3, #1
 80008c0:	73fb      	strb	r3, [r7, #15]
		bit_1 = 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	73bb      	strb	r3, [r7, #14]
		break;
 80008c6:	e00e      	b.n	80008e6 <SystemClockStatus+0x66>
	case 2:
		bit_0 = 0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	73fb      	strb	r3, [r7, #15]
		bit_1 = 1;
 80008cc:	2301      	movs	r3, #1
 80008ce:	73bb      	strb	r3, [r7, #14]
			break;
 80008d0:	e009      	b.n	80008e6 <SystemClockStatus+0x66>
	case 3:
		bit_0 = 1;
 80008d2:	2301      	movs	r3, #1
 80008d4:	73fb      	strb	r3, [r7, #15]
		bit_1 = 1;
 80008d6:	2301      	movs	r3, #1
 80008d8:	73bb      	strb	r3, [r7, #14]
			break;
 80008da:	e004      	b.n	80008e6 <SystemClockStatus+0x66>
	default:
		bit_0 = 0;
 80008dc:	2300      	movs	r3, #0
 80008de:	73fb      	strb	r3, [r7, #15]
		bit_1 = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	73bb      	strb	r3, [r7, #14]
			break;
 80008e4:	bf00      	nop

	}


	if(bit_0)
 80008e6:	7bfb      	ldrb	r3, [r7, #15]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d006      	beq.n	80008fa <SystemClockStatus+0x7a>
	{
		RCC-> CFGR |= (1U<<0);
 80008ec:	4b37      	ldr	r3, [pc, #220]	; (80009cc <SystemClockStatus+0x14c>)
 80008ee:	691b      	ldr	r3, [r3, #16]
 80008f0:	4a36      	ldr	r2, [pc, #216]	; (80009cc <SystemClockStatus+0x14c>)
 80008f2:	f043 0301 	orr.w	r3, r3, #1
 80008f6:	6113      	str	r3, [r2, #16]
 80008f8:	e005      	b.n	8000906 <SystemClockStatus+0x86>
	}else
	{
		RCC-> CFGR &= ~(1U<<0);
 80008fa:	4b34      	ldr	r3, [pc, #208]	; (80009cc <SystemClockStatus+0x14c>)
 80008fc:	691b      	ldr	r3, [r3, #16]
 80008fe:	4a33      	ldr	r2, [pc, #204]	; (80009cc <SystemClockStatus+0x14c>)
 8000900:	f023 0301 	bic.w	r3, r3, #1
 8000904:	6113      	str	r3, [r2, #16]

	}
	if(bit_1)
 8000906:	7bbb      	ldrb	r3, [r7, #14]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d006      	beq.n	800091a <SystemClockStatus+0x9a>
		{
			RCC-> CFGR |= (1U<<1);
 800090c:	4b2f      	ldr	r3, [pc, #188]	; (80009cc <SystemClockStatus+0x14c>)
 800090e:	691b      	ldr	r3, [r3, #16]
 8000910:	4a2e      	ldr	r2, [pc, #184]	; (80009cc <SystemClockStatus+0x14c>)
 8000912:	f043 0302 	orr.w	r3, r3, #2
 8000916:	6113      	str	r3, [r2, #16]
 8000918:	e005      	b.n	8000926 <SystemClockStatus+0xa6>
		}else
		{
			RCC-> CFGR &= ~(1U<<1);
 800091a:	4b2c      	ldr	r3, [pc, #176]	; (80009cc <SystemClockStatus+0x14c>)
 800091c:	691b      	ldr	r3, [r3, #16]
 800091e:	4a2b      	ldr	r2, [pc, #172]	; (80009cc <SystemClockStatus+0x14c>)
 8000920:	f023 0302 	bic.w	r3, r3, #2
 8000924:	6113      	str	r3, [r2, #16]

		}
		if(bit_1==0){
 8000926:	7bbb      	ldrb	r3, [r7, #14]
 8000928:	f083 0301 	eor.w	r3, r3, #1
 800092c:	b2db      	uxtb	r3, r3
 800092e:	2b00      	cmp	r3, #0
 8000930:	d024      	beq.n	800097c <SystemClockStatus+0xfc>
			if(bit_0==0)
 8000932:	7bfb      	ldrb	r3, [r7, #15]
 8000934:	f083 0301 	eor.w	r3, r3, #1
 8000938:	b2db      	uxtb	r3, r3
 800093a:	2b00      	cmp	r3, #0
 800093c:	d00f      	beq.n	800095e <SystemClockStatus+0xde>
			{
			    while (!(((((RCC->CFGR & (1U<<3))==bit_0) && ((RCC->CFGR & (1U<<4))==bit_1)))));
 800093e:	bf00      	nop
 8000940:	4b22      	ldr	r3, [pc, #136]	; (80009cc <SystemClockStatus+0x14c>)
 8000942:	691b      	ldr	r3, [r3, #16]
 8000944:	f003 0208 	and.w	r2, r3, #8
 8000948:	7bfb      	ldrb	r3, [r7, #15]
 800094a:	429a      	cmp	r2, r3
 800094c:	d1f8      	bne.n	8000940 <SystemClockStatus+0xc0>
 800094e:	4b1f      	ldr	r3, [pc, #124]	; (80009cc <SystemClockStatus+0x14c>)
 8000950:	691b      	ldr	r3, [r3, #16]
 8000952:	f003 0210 	and.w	r2, r3, #16
 8000956:	7bbb      	ldrb	r3, [r7, #14]
 8000958:	429a      	cmp	r2, r3
 800095a:	d1f1      	bne.n	8000940 <SystemClockStatus+0xc0>
						    while (!(((((RCC->CFGR & (1U<<3))==(1U<<3)) && ((RCC->CFGR & (1U<<4))==(1U<<4))))));

						}
		}

}
 800095c:	e030      	b.n	80009c0 <SystemClockStatus+0x140>
			    while (!(((((RCC->CFGR & (1U<<3))==(1U<<3)) && ((RCC->CFGR & (1U<<4))==bit_1)))));
 800095e:	bf00      	nop
 8000960:	4b1a      	ldr	r3, [pc, #104]	; (80009cc <SystemClockStatus+0x14c>)
 8000962:	691b      	ldr	r3, [r3, #16]
 8000964:	f003 0308 	and.w	r3, r3, #8
 8000968:	2b08      	cmp	r3, #8
 800096a:	d1f9      	bne.n	8000960 <SystemClockStatus+0xe0>
 800096c:	4b17      	ldr	r3, [pc, #92]	; (80009cc <SystemClockStatus+0x14c>)
 800096e:	691b      	ldr	r3, [r3, #16]
 8000970:	f003 0210 	and.w	r2, r3, #16
 8000974:	7bbb      	ldrb	r3, [r7, #14]
 8000976:	429a      	cmp	r2, r3
 8000978:	d1f2      	bne.n	8000960 <SystemClockStatus+0xe0>
}
 800097a:	e021      	b.n	80009c0 <SystemClockStatus+0x140>
			if(bit_0==0)
 800097c:	7bfb      	ldrb	r3, [r7, #15]
 800097e:	f083 0301 	eor.w	r3, r3, #1
 8000982:	b2db      	uxtb	r3, r3
 8000984:	2b00      	cmp	r3, #0
 8000986:	d00e      	beq.n	80009a6 <SystemClockStatus+0x126>
						    while (!(((((RCC->CFGR & (1U<<3))==bit_0) && ((RCC->CFGR & (1U<<4))==(1U<<4))))));
 8000988:	bf00      	nop
 800098a:	4b10      	ldr	r3, [pc, #64]	; (80009cc <SystemClockStatus+0x14c>)
 800098c:	691b      	ldr	r3, [r3, #16]
 800098e:	f003 0208 	and.w	r2, r3, #8
 8000992:	7bfb      	ldrb	r3, [r7, #15]
 8000994:	429a      	cmp	r2, r3
 8000996:	d1f8      	bne.n	800098a <SystemClockStatus+0x10a>
 8000998:	4b0c      	ldr	r3, [pc, #48]	; (80009cc <SystemClockStatus+0x14c>)
 800099a:	691b      	ldr	r3, [r3, #16]
 800099c:	f003 0310 	and.w	r3, r3, #16
 80009a0:	2b10      	cmp	r3, #16
 80009a2:	d1f2      	bne.n	800098a <SystemClockStatus+0x10a>
}
 80009a4:	e00c      	b.n	80009c0 <SystemClockStatus+0x140>
						    while (!(((((RCC->CFGR & (1U<<3))==(1U<<3)) && ((RCC->CFGR & (1U<<4))==(1U<<4))))));
 80009a6:	bf00      	nop
 80009a8:	4b08      	ldr	r3, [pc, #32]	; (80009cc <SystemClockStatus+0x14c>)
 80009aa:	691b      	ldr	r3, [r3, #16]
 80009ac:	f003 0308 	and.w	r3, r3, #8
 80009b0:	2b08      	cmp	r3, #8
 80009b2:	d1f9      	bne.n	80009a8 <SystemClockStatus+0x128>
 80009b4:	4b05      	ldr	r3, [pc, #20]	; (80009cc <SystemClockStatus+0x14c>)
 80009b6:	691b      	ldr	r3, [r3, #16]
 80009b8:	f003 0310 	and.w	r3, r3, #16
 80009bc:	2b10      	cmp	r3, #16
 80009be:	d1f3      	bne.n	80009a8 <SystemClockStatus+0x128>
}
 80009c0:	bf00      	nop
 80009c2:	3714      	adds	r7, #20
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr
 80009cc:	58024400 	.word	0x58024400

080009d0 <PLL1DIVR>:
 * 3: pll1_q_ck = vco1_ck / 4
 * ...
 * 127: pll1_q_ck = vco1_ck / 128
 */
void PLL1DIVR(uint8_t DIVN1, short DIVP1, short DIVQ1, short DIVR1)
{
 80009d0:	b590      	push	{r4, r7, lr}
 80009d2:	b089      	sub	sp, #36	; 0x24
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4604      	mov	r4, r0
 80009d8:	4608      	mov	r0, r1
 80009da:	4611      	mov	r1, r2
 80009dc:	461a      	mov	r2, r3
 80009de:	4623      	mov	r3, r4
 80009e0:	71fb      	strb	r3, [r7, #7]
 80009e2:	4603      	mov	r3, r0
 80009e4:	80bb      	strh	r3, [r7, #4]
 80009e6:	460b      	mov	r3, r1
 80009e8:	807b      	strh	r3, [r7, #2]
 80009ea:	4613      	mov	r3, r2
 80009ec:	803b      	strh	r3, [r7, #0]
	if(DIVN1<=0x1FF && DIVN1>=0x000){
	RCC->PLL1DIVR  = DIVN1  ;
 80009ee:	4a5f      	ldr	r2, [pc, #380]	; (8000b6c <PLL1DIVR+0x19c>)
 80009f0:	79fb      	ldrb	r3, [r7, #7]
 80009f2:	6313      	str	r3, [r2, #48]	; 0x30
	long temp = decimalToBinary(DIVP1);
 80009f4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff fe7b 	bl	80006f4 <decimalToBinary>
 80009fe:	61f8      	str	r0, [r7, #28]
		for(int i = 9 ; i<16; i++)
 8000a00:	2309      	movs	r3, #9
 8000a02:	61bb      	str	r3, [r7, #24]
 8000a04:	e030      	b.n	8000a68 <PLL1DIVR+0x98>
		{
			short s =  ( temp % 10);
 8000a06:	69fa      	ldr	r2, [r7, #28]
 8000a08:	4b59      	ldr	r3, [pc, #356]	; (8000b70 <PLL1DIVR+0x1a0>)
 8000a0a:	fb83 1302 	smull	r1, r3, r3, r2
 8000a0e:	1099      	asrs	r1, r3, #2
 8000a10:	17d3      	asrs	r3, r2, #31
 8000a12:	1ac9      	subs	r1, r1, r3
 8000a14:	460b      	mov	r3, r1
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	440b      	add	r3, r1
 8000a1a:	005b      	lsls	r3, r3, #1
 8000a1c:	1ad1      	subs	r1, r2, r3
 8000a1e:	460b      	mov	r3, r1
 8000a20:	817b      	strh	r3, [r7, #10]
			if(s==1)
 8000a22:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	d109      	bne.n	8000a3e <PLL1DIVR+0x6e>
			{
				RCC->PLL1DIVR |= (1U<<i);
 8000a2a:	4b50      	ldr	r3, [pc, #320]	; (8000b6c <PLL1DIVR+0x19c>)
 8000a2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a2e:	2101      	movs	r1, #1
 8000a30:	69bb      	ldr	r3, [r7, #24]
 8000a32:	fa01 f303 	lsl.w	r3, r1, r3
 8000a36:	494d      	ldr	r1, [pc, #308]	; (8000b6c <PLL1DIVR+0x19c>)
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	630b      	str	r3, [r1, #48]	; 0x30
 8000a3c:	e009      	b.n	8000a52 <PLL1DIVR+0x82>
			}else
			{
				RCC->PLL1DIVR &= ~(1U<<i);
 8000a3e:	4b4b      	ldr	r3, [pc, #300]	; (8000b6c <PLL1DIVR+0x19c>)
 8000a40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a42:	2101      	movs	r1, #1
 8000a44:	69bb      	ldr	r3, [r7, #24]
 8000a46:	fa01 f303 	lsl.w	r3, r1, r3
 8000a4a:	43db      	mvns	r3, r3
 8000a4c:	4947      	ldr	r1, [pc, #284]	; (8000b6c <PLL1DIVR+0x19c>)
 8000a4e:	4013      	ands	r3, r2
 8000a50:	630b      	str	r3, [r1, #48]	; 0x30
			}
			temp /= 10;
 8000a52:	69fb      	ldr	r3, [r7, #28]
 8000a54:	4a46      	ldr	r2, [pc, #280]	; (8000b70 <PLL1DIVR+0x1a0>)
 8000a56:	fb82 1203 	smull	r1, r2, r2, r3
 8000a5a:	1092      	asrs	r2, r2, #2
 8000a5c:	17db      	asrs	r3, r3, #31
 8000a5e:	1ad3      	subs	r3, r2, r3
 8000a60:	61fb      	str	r3, [r7, #28]
		for(int i = 9 ; i<16; i++)
 8000a62:	69bb      	ldr	r3, [r7, #24]
 8000a64:	3301      	adds	r3, #1
 8000a66:	61bb      	str	r3, [r7, #24]
 8000a68:	69bb      	ldr	r3, [r7, #24]
 8000a6a:	2b0f      	cmp	r3, #15
 8000a6c:	ddcb      	ble.n	8000a06 <PLL1DIVR+0x36>
		}
	temp = decimalToBinary(DIVQ1);
 8000a6e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000a72:	4618      	mov	r0, r3
 8000a74:	f7ff fe3e 	bl	80006f4 <decimalToBinary>
 8000a78:	61f8      	str	r0, [r7, #28]
		for(int i = 16; i<23; i++)
 8000a7a:	2310      	movs	r3, #16
 8000a7c:	617b      	str	r3, [r7, #20]
 8000a7e:	e030      	b.n	8000ae2 <PLL1DIVR+0x112>
		{
			short s =  ( temp % 10);
 8000a80:	69fa      	ldr	r2, [r7, #28]
 8000a82:	4b3b      	ldr	r3, [pc, #236]	; (8000b70 <PLL1DIVR+0x1a0>)
 8000a84:	fb83 1302 	smull	r1, r3, r3, r2
 8000a88:	1099      	asrs	r1, r3, #2
 8000a8a:	17d3      	asrs	r3, r2, #31
 8000a8c:	1ac9      	subs	r1, r1, r3
 8000a8e:	460b      	mov	r3, r1
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	440b      	add	r3, r1
 8000a94:	005b      	lsls	r3, r3, #1
 8000a96:	1ad1      	subs	r1, r2, r3
 8000a98:	460b      	mov	r3, r1
 8000a9a:	81bb      	strh	r3, [r7, #12]
			if(s==1)
 8000a9c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d109      	bne.n	8000ab8 <PLL1DIVR+0xe8>
			{
				RCC->PLL1DIVR |= (1U<<i);
 8000aa4:	4b31      	ldr	r3, [pc, #196]	; (8000b6c <PLL1DIVR+0x19c>)
 8000aa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000aa8:	2101      	movs	r1, #1
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab0:	492e      	ldr	r1, [pc, #184]	; (8000b6c <PLL1DIVR+0x19c>)
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	630b      	str	r3, [r1, #48]	; 0x30
 8000ab6:	e009      	b.n	8000acc <PLL1DIVR+0xfc>
			}else
			{
				RCC->PLL1DIVR &= ~(1U<<i);
 8000ab8:	4b2c      	ldr	r3, [pc, #176]	; (8000b6c <PLL1DIVR+0x19c>)
 8000aba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000abc:	2101      	movs	r1, #1
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ac4:	43db      	mvns	r3, r3
 8000ac6:	4929      	ldr	r1, [pc, #164]	; (8000b6c <PLL1DIVR+0x19c>)
 8000ac8:	4013      	ands	r3, r2
 8000aca:	630b      	str	r3, [r1, #48]	; 0x30
			}
			temp /= 10;
 8000acc:	69fb      	ldr	r3, [r7, #28]
 8000ace:	4a28      	ldr	r2, [pc, #160]	; (8000b70 <PLL1DIVR+0x1a0>)
 8000ad0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ad4:	1092      	asrs	r2, r2, #2
 8000ad6:	17db      	asrs	r3, r3, #31
 8000ad8:	1ad3      	subs	r3, r2, r3
 8000ada:	61fb      	str	r3, [r7, #28]
		for(int i = 16; i<23; i++)
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	3301      	adds	r3, #1
 8000ae0:	617b      	str	r3, [r7, #20]
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	2b16      	cmp	r3, #22
 8000ae6:	ddcb      	ble.n	8000a80 <PLL1DIVR+0xb0>
		}
	temp = decimalToBinary(DIVR1);
 8000ae8:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff fe01 	bl	80006f4 <decimalToBinary>
 8000af2:	61f8      	str	r0, [r7, #28]
		for(int i =24 ; i<31; i++)
 8000af4:	2318      	movs	r3, #24
 8000af6:	613b      	str	r3, [r7, #16]
 8000af8:	e030      	b.n	8000b5c <PLL1DIVR+0x18c>
		{
			short s =  ( temp % 10);
 8000afa:	69fa      	ldr	r2, [r7, #28]
 8000afc:	4b1c      	ldr	r3, [pc, #112]	; (8000b70 <PLL1DIVR+0x1a0>)
 8000afe:	fb83 1302 	smull	r1, r3, r3, r2
 8000b02:	1099      	asrs	r1, r3, #2
 8000b04:	17d3      	asrs	r3, r2, #31
 8000b06:	1ac9      	subs	r1, r1, r3
 8000b08:	460b      	mov	r3, r1
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	440b      	add	r3, r1
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	1ad1      	subs	r1, r2, r3
 8000b12:	460b      	mov	r3, r1
 8000b14:	81fb      	strh	r3, [r7, #14]
			if(s==1)
 8000b16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d109      	bne.n	8000b32 <PLL1DIVR+0x162>
			{
				RCC->PLL1DIVR |= (1U<<i);
 8000b1e:	4b13      	ldr	r3, [pc, #76]	; (8000b6c <PLL1DIVR+0x19c>)
 8000b20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b22:	2101      	movs	r1, #1
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2a:	4910      	ldr	r1, [pc, #64]	; (8000b6c <PLL1DIVR+0x19c>)
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	630b      	str	r3, [r1, #48]	; 0x30
 8000b30:	e009      	b.n	8000b46 <PLL1DIVR+0x176>
			}else
			{
				RCC->PLL1DIVR &= ~(1U<<i);
 8000b32:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <PLL1DIVR+0x19c>)
 8000b34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b36:	2101      	movs	r1, #1
 8000b38:	693b      	ldr	r3, [r7, #16]
 8000b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3e:	43db      	mvns	r3, r3
 8000b40:	490a      	ldr	r1, [pc, #40]	; (8000b6c <PLL1DIVR+0x19c>)
 8000b42:	4013      	ands	r3, r2
 8000b44:	630b      	str	r3, [r1, #48]	; 0x30
			}
			temp /= 10;
 8000b46:	69fb      	ldr	r3, [r7, #28]
 8000b48:	4a09      	ldr	r2, [pc, #36]	; (8000b70 <PLL1DIVR+0x1a0>)
 8000b4a:	fb82 1203 	smull	r1, r2, r2, r3
 8000b4e:	1092      	asrs	r2, r2, #2
 8000b50:	17db      	asrs	r3, r3, #31
 8000b52:	1ad3      	subs	r3, r2, r3
 8000b54:	61fb      	str	r3, [r7, #28]
		for(int i =24 ; i<31; i++)
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	613b      	str	r3, [r7, #16]
 8000b5c:	693b      	ldr	r3, [r7, #16]
 8000b5e:	2b1e      	cmp	r3, #30
 8000b60:	ddcb      	ble.n	8000afa <PLL1DIVR+0x12a>
	{
		//Wrong Configuration
		while(1);
	}

}
 8000b62:	bf00      	nop
 8000b64:	bf00      	nop
 8000b66:	3724      	adds	r7, #36	; 0x24
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd90      	pop	{r4, r7, pc}
 8000b6c:	58024400 	.word	0x58024400
 8000b70:	66666667 	.word	0x66666667

08000b74 <input_frequency_range>:
 *  1: The PLL1 input (ref1_ck) clock range frequency is between 2 and 4 MHz
 *  2: The PLL1 input (ref1_ck) clock range frequency is between 4 and 8 MHz
 *  3: The PLL1 input (ref1_ck) clock range frequency is between 8 and 16 MHz
 */
void input_frequency_range (short PLL1RGE)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	80fb      	strh	r3, [r7, #6]
	switch(PLL1RGE)
 8000b7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b82:	2b03      	cmp	r3, #3
 8000b84:	d83d      	bhi.n	8000c02 <input_frequency_range+0x8e>
 8000b86:	a201      	add	r2, pc, #4	; (adr r2, 8000b8c <input_frequency_range+0x18>)
 8000b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b8c:	08000b9d 	.word	0x08000b9d
 8000b90:	08000bb7 	.word	0x08000bb7
 8000b94:	08000bd1 	.word	0x08000bd1
 8000b98:	08000beb 	.word	0x08000beb
	{
	case 0 :
		RCC->PLLCFGR &= ~(1U<<2);
 8000b9c:	4b22      	ldr	r3, [pc, #136]	; (8000c28 <input_frequency_range+0xb4>)
 8000b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ba0:	4a21      	ldr	r2, [pc, #132]	; (8000c28 <input_frequency_range+0xb4>)
 8000ba2:	f023 0304 	bic.w	r3, r3, #4
 8000ba6:	62d3      	str	r3, [r2, #44]	; 0x2c
		RCC->PLLCFGR &= ~(1U<<3);
 8000ba8:	4b1f      	ldr	r3, [pc, #124]	; (8000c28 <input_frequency_range+0xb4>)
 8000baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bac:	4a1e      	ldr	r2, [pc, #120]	; (8000c28 <input_frequency_range+0xb4>)
 8000bae:	f023 0308 	bic.w	r3, r3, #8
 8000bb2:	62d3      	str	r3, [r2, #44]	; 0x2c
		break ;
 8000bb4:	e032      	b.n	8000c1c <input_frequency_range+0xa8>
	case 1 :
		RCC->PLLCFGR |= (1U<<2);
 8000bb6:	4b1c      	ldr	r3, [pc, #112]	; (8000c28 <input_frequency_range+0xb4>)
 8000bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bba:	4a1b      	ldr	r2, [pc, #108]	; (8000c28 <input_frequency_range+0xb4>)
 8000bbc:	f043 0304 	orr.w	r3, r3, #4
 8000bc0:	62d3      	str	r3, [r2, #44]	; 0x2c
		RCC->PLLCFGR &= ~(1U<<3);
 8000bc2:	4b19      	ldr	r3, [pc, #100]	; (8000c28 <input_frequency_range+0xb4>)
 8000bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bc6:	4a18      	ldr	r2, [pc, #96]	; (8000c28 <input_frequency_range+0xb4>)
 8000bc8:	f023 0308 	bic.w	r3, r3, #8
 8000bcc:	62d3      	str	r3, [r2, #44]	; 0x2c
		break;
 8000bce:	e025      	b.n	8000c1c <input_frequency_range+0xa8>
	case 2 :
		RCC->PLLCFGR |= (1U<<3);
 8000bd0:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <input_frequency_range+0xb4>)
 8000bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bd4:	4a14      	ldr	r2, [pc, #80]	; (8000c28 <input_frequency_range+0xb4>)
 8000bd6:	f043 0308 	orr.w	r3, r3, #8
 8000bda:	62d3      	str	r3, [r2, #44]	; 0x2c
		RCC->PLLCFGR &= ~(1U<<2);
 8000bdc:	4b12      	ldr	r3, [pc, #72]	; (8000c28 <input_frequency_range+0xb4>)
 8000bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be0:	4a11      	ldr	r2, [pc, #68]	; (8000c28 <input_frequency_range+0xb4>)
 8000be2:	f023 0304 	bic.w	r3, r3, #4
 8000be6:	62d3      	str	r3, [r2, #44]	; 0x2c
		break;
 8000be8:	e018      	b.n	8000c1c <input_frequency_range+0xa8>
	case 3 :
		RCC->PLLCFGR |= (1U<<3);
 8000bea:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <input_frequency_range+0xb4>)
 8000bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bee:	4a0e      	ldr	r2, [pc, #56]	; (8000c28 <input_frequency_range+0xb4>)
 8000bf0:	f043 0308 	orr.w	r3, r3, #8
 8000bf4:	62d3      	str	r3, [r2, #44]	; 0x2c
		RCC->PLLCFGR |= (1U<<2);
 8000bf6:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <input_frequency_range+0xb4>)
 8000bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bfa:	4a0b      	ldr	r2, [pc, #44]	; (8000c28 <input_frequency_range+0xb4>)
 8000bfc:	f043 0304 	orr.w	r3, r3, #4
 8000c00:	62d3      	str	r3, [r2, #44]	; 0x2c
	default:
		RCC->PLLCFGR &= ~(1U<<2);
 8000c02:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <input_frequency_range+0xb4>)
 8000c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c06:	4a08      	ldr	r2, [pc, #32]	; (8000c28 <input_frequency_range+0xb4>)
 8000c08:	f023 0304 	bic.w	r3, r3, #4
 8000c0c:	62d3      	str	r3, [r2, #44]	; 0x2c
		RCC->PLLCFGR &= ~(1U<<3);
 8000c0e:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <input_frequency_range+0xb4>)
 8000c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c12:	4a05      	ldr	r2, [pc, #20]	; (8000c28 <input_frequency_range+0xb4>)
 8000c14:	f023 0308 	bic.w	r3, r3, #8
 8000c18:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
 8000c1a:	bf00      	nop
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	58024400 	.word	0x58024400

08000c2c <PLL1VCOSEL>:
 * These bits must be written before enabling the PLL1.
 * 0: Wide VCO range: 192 to 836 MHz (default after reset)
 * 1: Medium VCO range: 150 to 420 MHz
 */
void PLL1VCOSEL(bool wideOrMedium)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	71fb      	strb	r3, [r7, #7]
	if(wideOrMedium)
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d006      	beq.n	8000c4a <PLL1VCOSEL+0x1e>
	{
		RCC->PLLCFGR |= (1U<<1);
 8000c3c:	4b09      	ldr	r3, [pc, #36]	; (8000c64 <PLL1VCOSEL+0x38>)
 8000c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c40:	4a08      	ldr	r2, [pc, #32]	; (8000c64 <PLL1VCOSEL+0x38>)
 8000c42:	f043 0302 	orr.w	r3, r3, #2
 8000c46:	62d3      	str	r3, [r2, #44]	; 0x2c
	}else
	{
		RCC->PLLCFGR &= ~(1U<<1);
	}
}
 8000c48:	e005      	b.n	8000c56 <PLL1VCOSEL+0x2a>
		RCC->PLLCFGR &= ~(1U<<1);
 8000c4a:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <PLL1VCOSEL+0x38>)
 8000c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c4e:	4a05      	ldr	r2, [pc, #20]	; (8000c64 <PLL1VCOSEL+0x38>)
 8000c50:	f023 0302 	bic.w	r3, r3, #2
 8000c54:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8000c56:	bf00      	nop
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	58024400 	.word	0x58024400

08000c68 <enable_PLL1_OutputDividers>:
void enable_PLL1_OutputDividers(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
	RCC ->PLLCFGR |= (1U<<16) ;
 8000c6c:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <enable_PLL1_OutputDividers+0x34>)
 8000c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c70:	4a0a      	ldr	r2, [pc, #40]	; (8000c9c <enable_PLL1_OutputDividers+0x34>)
 8000c72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c76:	62d3      	str	r3, [r2, #44]	; 0x2c
	RCC ->PLLCFGR |= (1U<<17) ;
 8000c78:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <enable_PLL1_OutputDividers+0x34>)
 8000c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c7c:	4a07      	ldr	r2, [pc, #28]	; (8000c9c <enable_PLL1_OutputDividers+0x34>)
 8000c7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c82:	62d3      	str	r3, [r2, #44]	; 0x2c
	RCC ->PLLCFGR |= (1U<<18) ;
 8000c84:	4b05      	ldr	r3, [pc, #20]	; (8000c9c <enable_PLL1_OutputDividers+0x34>)
 8000c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c88:	4a04      	ldr	r2, [pc, #16]	; (8000c9c <enable_PLL1_OutputDividers+0x34>)
 8000c8a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c8e:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8000c90:	bf00      	nop
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	58024400 	.word	0x58024400

08000ca0 <enable_PLL1_FractionalDivider>:
void enable_PLL1_FractionalDivider(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
	RCC ->PLLCFGR |= (1U<<0) ;
 8000ca4:	4b05      	ldr	r3, [pc, #20]	; (8000cbc <enable_PLL1_FractionalDivider+0x1c>)
 8000ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ca8:	4a04      	ldr	r2, [pc, #16]	; (8000cbc <enable_PLL1_FractionalDivider+0x1c>)
 8000caa:	f043 0301 	orr.w	r3, r3, #1
 8000cae:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	58024400 	.word	0x58024400

08000cc0 <StartPLL1>:
void StartPLL1(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
	RCC->CR |= (1U<<24); //Start PLL1
 8000cc4:	4b09      	ldr	r3, [pc, #36]	; (8000cec <StartPLL1+0x2c>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a08      	ldr	r2, [pc, #32]	; (8000cec <StartPLL1+0x2c>)
 8000cca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000cce:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR &(1U<<25))); //Wait until ON
 8000cd0:	bf00      	nop
 8000cd2:	4b06      	ldr	r3, [pc, #24]	; (8000cec <StartPLL1+0x2c>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d0f9      	beq.n	8000cd2 <StartPLL1+0x12>
}
 8000cde:	bf00      	nop
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	58024400 	.word	0x58024400

08000cf0 <D1CFGR_D1CPRE>:
 * 6: sys_ck divided by 128
 * 7: sys_ck divided by 256
 * 8: sys_ck divided by 512
 */
void D1CFGR_D1CPRE(short D1CPRE)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	80fb      	strh	r3, [r7, #6]
	switch(D1CPRE)
 8000cfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cfe:	2b08      	cmp	r3, #8
 8000d00:	f200 80f7 	bhi.w	8000ef2 <D1CFGR_D1CPRE+0x202>
 8000d04:	a201      	add	r2, pc, #4	; (adr r2, 8000d0c <D1CFGR_D1CPRE+0x1c>)
 8000d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d0a:	bf00      	nop
 8000d0c:	08000d31 	.word	0x08000d31
 8000d10:	08000d63 	.word	0x08000d63
 8000d14:	08000d95 	.word	0x08000d95
 8000d18:	08000dc7 	.word	0x08000dc7
 8000d1c:	08000df9 	.word	0x08000df9
 8000d20:	08000e2b 	.word	0x08000e2b
 8000d24:	08000e5d 	.word	0x08000e5d
 8000d28:	08000e8f 	.word	0x08000e8f
 8000d2c:	08000ec1 	.word	0x08000ec1
	{
	case 0 :
		RCC->D1CFGR &= ~(1U<<8);
 8000d30:	4b7f      	ldr	r3, [pc, #508]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	4a7e      	ldr	r2, [pc, #504]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d3a:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<9);
 8000d3c:	4b7c      	ldr	r3, [pc, #496]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	4a7b      	ldr	r2, [pc, #492]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d42:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000d46:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<10);
 8000d48:	4b79      	ldr	r3, [pc, #484]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	4a78      	ldr	r2, [pc, #480]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d4e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d52:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<11);
 8000d54:	4b76      	ldr	r3, [pc, #472]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	4a75      	ldr	r2, [pc, #468]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d5e:	6193      	str	r3, [r2, #24]
		break;
 8000d60:	e0e0      	b.n	8000f24 <D1CFGR_D1CPRE+0x234>
	case 1 :
		RCC->D1CFGR &= ~(1U<<8);
 8000d62:	4b73      	ldr	r3, [pc, #460]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d64:	699b      	ldr	r3, [r3, #24]
 8000d66:	4a72      	ldr	r2, [pc, #456]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d6c:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<9);
 8000d6e:	4b70      	ldr	r3, [pc, #448]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d70:	699b      	ldr	r3, [r3, #24]
 8000d72:	4a6f      	ldr	r2, [pc, #444]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000d78:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<10);
 8000d7a:	4b6d      	ldr	r3, [pc, #436]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d7c:	699b      	ldr	r3, [r3, #24]
 8000d7e:	4a6c      	ldr	r2, [pc, #432]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d80:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d84:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<11);
 8000d86:	4b6a      	ldr	r3, [pc, #424]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d88:	699b      	ldr	r3, [r3, #24]
 8000d8a:	4a69      	ldr	r2, [pc, #420]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d8c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d90:	6193      	str	r3, [r2, #24]
	    break;
 8000d92:	e0c7      	b.n	8000f24 <D1CFGR_D1CPRE+0x234>
	case 2:
		RCC->D1CFGR |= (1U<<8);
 8000d94:	4b66      	ldr	r3, [pc, #408]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	4a65      	ldr	r2, [pc, #404]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000d9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d9e:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<9);
 8000da0:	4b63      	ldr	r3, [pc, #396]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	4a62      	ldr	r2, [pc, #392]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000da6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000daa:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<10);
 8000dac:	4b60      	ldr	r3, [pc, #384]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	4a5f      	ldr	r2, [pc, #380]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000db2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000db6:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<11);
 8000db8:	4b5d      	ldr	r3, [pc, #372]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000dba:	699b      	ldr	r3, [r3, #24]
 8000dbc:	4a5c      	ldr	r2, [pc, #368]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000dbe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000dc2:	6193      	str	r3, [r2, #24]
	    break;
 8000dc4:	e0ae      	b.n	8000f24 <D1CFGR_D1CPRE+0x234>
	case 3:
		RCC->D1CFGR &= ~(1U<<8);
 8000dc6:	4b5a      	ldr	r3, [pc, #360]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000dc8:	699b      	ldr	r3, [r3, #24]
 8000dca:	4a59      	ldr	r2, [pc, #356]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000dcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000dd0:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<9);
 8000dd2:	4b57      	ldr	r3, [pc, #348]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000dd4:	699b      	ldr	r3, [r3, #24]
 8000dd6:	4a56      	ldr	r2, [pc, #344]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000dd8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ddc:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<10);
 8000dde:	4b54      	ldr	r3, [pc, #336]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000de0:	699b      	ldr	r3, [r3, #24]
 8000de2:	4a53      	ldr	r2, [pc, #332]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000de4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000de8:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<11);
 8000dea:	4b51      	ldr	r3, [pc, #324]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000dec:	699b      	ldr	r3, [r3, #24]
 8000dee:	4a50      	ldr	r2, [pc, #320]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000df0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000df4:	6193      	str	r3, [r2, #24]
	    break;
 8000df6:	e095      	b.n	8000f24 <D1CFGR_D1CPRE+0x234>
	case 4:
		RCC->D1CFGR |= (1U<<8);
 8000df8:	4b4d      	ldr	r3, [pc, #308]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	4a4c      	ldr	r2, [pc, #304]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000dfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e02:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<9);
 8000e04:	4b4a      	ldr	r3, [pc, #296]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e06:	699b      	ldr	r3, [r3, #24]
 8000e08:	4a49      	ldr	r2, [pc, #292]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e0e:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<10);
 8000e10:	4b47      	ldr	r3, [pc, #284]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e12:	699b      	ldr	r3, [r3, #24]
 8000e14:	4a46      	ldr	r2, [pc, #280]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000e1a:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<11);
 8000e1c:	4b44      	ldr	r3, [pc, #272]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e1e:	699b      	ldr	r3, [r3, #24]
 8000e20:	4a43      	ldr	r2, [pc, #268]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e22:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e26:	6193      	str	r3, [r2, #24]
		break;
 8000e28:	e07c      	b.n	8000f24 <D1CFGR_D1CPRE+0x234>
	case 5 :
		RCC->D1CFGR &= ~(1U<<8);
 8000e2a:	4b41      	ldr	r3, [pc, #260]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	4a40      	ldr	r2, [pc, #256]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e34:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<9);
 8000e36:	4b3e      	ldr	r3, [pc, #248]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e38:	699b      	ldr	r3, [r3, #24]
 8000e3a:	4a3d      	ldr	r2, [pc, #244]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000e40:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<10);
 8000e42:	4b3b      	ldr	r3, [pc, #236]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e44:	699b      	ldr	r3, [r3, #24]
 8000e46:	4a3a      	ldr	r2, [pc, #232]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e4c:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<11);
 8000e4e:	4b38      	ldr	r3, [pc, #224]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e50:	699b      	ldr	r3, [r3, #24]
 8000e52:	4a37      	ldr	r2, [pc, #220]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e54:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e58:	6193      	str	r3, [r2, #24]
		break;
 8000e5a:	e063      	b.n	8000f24 <D1CFGR_D1CPRE+0x234>
	case 6 :
		RCC->D1CFGR |= (1U<<8);
 8000e5c:	4b34      	ldr	r3, [pc, #208]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	4a33      	ldr	r2, [pc, #204]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e66:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<9);
 8000e68:	4b31      	ldr	r3, [pc, #196]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	4a30      	ldr	r2, [pc, #192]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e6e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000e72:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<10);
 8000e74:	4b2e      	ldr	r3, [pc, #184]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e76:	699b      	ldr	r3, [r3, #24]
 8000e78:	4a2d      	ldr	r2, [pc, #180]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e7e:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<11);
 8000e80:	4b2b      	ldr	r3, [pc, #172]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e82:	699b      	ldr	r3, [r3, #24]
 8000e84:	4a2a      	ldr	r2, [pc, #168]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e86:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e8a:	6193      	str	r3, [r2, #24]
		break;
 8000e8c:	e04a      	b.n	8000f24 <D1CFGR_D1CPRE+0x234>
	case 7 :
		RCC->D1CFGR &= ~(1U<<8);
 8000e8e:	4b28      	ldr	r3, [pc, #160]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e90:	699b      	ldr	r3, [r3, #24]
 8000e92:	4a27      	ldr	r2, [pc, #156]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e98:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<9);
 8000e9a:	4b25      	ldr	r3, [pc, #148]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000e9c:	699b      	ldr	r3, [r3, #24]
 8000e9e:	4a24      	ldr	r2, [pc, #144]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000ea0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ea4:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<10);
 8000ea6:	4b22      	ldr	r3, [pc, #136]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000ea8:	699b      	ldr	r3, [r3, #24]
 8000eaa:	4a21      	ldr	r2, [pc, #132]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000eac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eb0:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<11);
 8000eb2:	4b1f      	ldr	r3, [pc, #124]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000eb4:	699b      	ldr	r3, [r3, #24]
 8000eb6:	4a1e      	ldr	r2, [pc, #120]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000eb8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ebc:	6193      	str	r3, [r2, #24]
		break;
 8000ebe:	e031      	b.n	8000f24 <D1CFGR_D1CPRE+0x234>
	case 8 :
		RCC->D1CFGR |= (1U<<8);
 8000ec0:	4b1b      	ldr	r3, [pc, #108]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	4a1a      	ldr	r2, [pc, #104]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000ec6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eca:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<9);
 8000ecc:	4b18      	ldr	r3, [pc, #96]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000ece:	699b      	ldr	r3, [r3, #24]
 8000ed0:	4a17      	ldr	r2, [pc, #92]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000ed2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ed6:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<10);
 8000ed8:	4b15      	ldr	r3, [pc, #84]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	4a14      	ldr	r2, [pc, #80]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000ede:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ee2:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<11);
 8000ee4:	4b12      	ldr	r3, [pc, #72]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000ee6:	699b      	ldr	r3, [r3, #24]
 8000ee8:	4a11      	ldr	r2, [pc, #68]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000eea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000eee:	6193      	str	r3, [r2, #24]
		break;
 8000ef0:	e018      	b.n	8000f24 <D1CFGR_D1CPRE+0x234>
	default:
		RCC->D1CFGR &= ~(1U<<8);
 8000ef2:	4b0f      	ldr	r3, [pc, #60]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000ef4:	699b      	ldr	r3, [r3, #24]
 8000ef6:	4a0e      	ldr	r2, [pc, #56]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000ef8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000efc:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<9);
 8000efe:	4b0c      	ldr	r3, [pc, #48]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000f00:	699b      	ldr	r3, [r3, #24]
 8000f02:	4a0b      	ldr	r2, [pc, #44]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000f04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000f08:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<10);
 8000f0a:	4b09      	ldr	r3, [pc, #36]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000f0c:	699b      	ldr	r3, [r3, #24]
 8000f0e:	4a08      	ldr	r2, [pc, #32]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000f10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000f14:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<11);
 8000f16:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000f18:	699b      	ldr	r3, [r3, #24]
 8000f1a:	4a05      	ldr	r2, [pc, #20]	; (8000f30 <D1CFGR_D1CPRE+0x240>)
 8000f1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f20:	6193      	str	r3, [r2, #24]
		break;
 8000f22:	bf00      	nop
	}
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	58024400 	.word	0x58024400

08000f34 <D1CFGR_HPRE>:
 * Note: The clocks are divided by the new prescaler factor from1 to 16 periods of the slowest APB
 * clock among rcc_pclk[4:1] after HPRE update.
 * Note: Note also that rcc_hclk3 = rcc_aclk.
 */
void D1CFGR_HPRE(short HPRE)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80fb      	strh	r3, [r7, #6]
	switch(HPRE)
 8000f3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f42:	2b08      	cmp	r3, #8
 8000f44:	f200 80f7 	bhi.w	8001136 <D1CFGR_HPRE+0x202>
 8000f48:	a201      	add	r2, pc, #4	; (adr r2, 8000f50 <D1CFGR_HPRE+0x1c>)
 8000f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f4e:	bf00      	nop
 8000f50:	08000f75 	.word	0x08000f75
 8000f54:	08000fa7 	.word	0x08000fa7
 8000f58:	08000fd9 	.word	0x08000fd9
 8000f5c:	0800100b 	.word	0x0800100b
 8000f60:	0800103d 	.word	0x0800103d
 8000f64:	0800106f 	.word	0x0800106f
 8000f68:	080010a1 	.word	0x080010a1
 8000f6c:	080010d3 	.word	0x080010d3
 8000f70:	08001105 	.word	0x08001105
	{
	case 0 :
		RCC->D1CFGR &= ~(1U<<0);
 8000f74:	4b7f      	ldr	r3, [pc, #508]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000f76:	699b      	ldr	r3, [r3, #24]
 8000f78:	4a7e      	ldr	r2, [pc, #504]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000f7a:	f023 0301 	bic.w	r3, r3, #1
 8000f7e:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<1);
 8000f80:	4b7c      	ldr	r3, [pc, #496]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000f82:	699b      	ldr	r3, [r3, #24]
 8000f84:	4a7b      	ldr	r2, [pc, #492]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000f86:	f023 0302 	bic.w	r3, r3, #2
 8000f8a:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<2);
 8000f8c:	4b79      	ldr	r3, [pc, #484]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000f8e:	699b      	ldr	r3, [r3, #24]
 8000f90:	4a78      	ldr	r2, [pc, #480]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000f92:	f023 0304 	bic.w	r3, r3, #4
 8000f96:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<3);
 8000f98:	4b76      	ldr	r3, [pc, #472]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000f9a:	699b      	ldr	r3, [r3, #24]
 8000f9c:	4a75      	ldr	r2, [pc, #468]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000f9e:	f023 0308 	bic.w	r3, r3, #8
 8000fa2:	6193      	str	r3, [r2, #24]
		break;
 8000fa4:	e0e0      	b.n	8001168 <D1CFGR_HPRE+0x234>
	case 1 :
		RCC->D1CFGR &= ~(1U<<0);
 8000fa6:	4b73      	ldr	r3, [pc, #460]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000fa8:	699b      	ldr	r3, [r3, #24]
 8000faa:	4a72      	ldr	r2, [pc, #456]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000fac:	f023 0301 	bic.w	r3, r3, #1
 8000fb0:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<1);
 8000fb2:	4b70      	ldr	r3, [pc, #448]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000fb4:	699b      	ldr	r3, [r3, #24]
 8000fb6:	4a6f      	ldr	r2, [pc, #444]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000fb8:	f023 0302 	bic.w	r3, r3, #2
 8000fbc:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<2);
 8000fbe:	4b6d      	ldr	r3, [pc, #436]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	4a6c      	ldr	r2, [pc, #432]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000fc4:	f023 0304 	bic.w	r3, r3, #4
 8000fc8:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<3);
 8000fca:	4b6a      	ldr	r3, [pc, #424]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000fcc:	699b      	ldr	r3, [r3, #24]
 8000fce:	4a69      	ldr	r2, [pc, #420]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000fd0:	f043 0308 	orr.w	r3, r3, #8
 8000fd4:	6193      	str	r3, [r2, #24]
	    break;
 8000fd6:	e0c7      	b.n	8001168 <D1CFGR_HPRE+0x234>
	case 2:
		RCC->D1CFGR |= (1U<<0);
 8000fd8:	4b66      	ldr	r3, [pc, #408]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	4a65      	ldr	r2, [pc, #404]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000fde:	f043 0301 	orr.w	r3, r3, #1
 8000fe2:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<1);
 8000fe4:	4b63      	ldr	r3, [pc, #396]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	4a62      	ldr	r2, [pc, #392]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000fea:	f023 0302 	bic.w	r3, r3, #2
 8000fee:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<2);
 8000ff0:	4b60      	ldr	r3, [pc, #384]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000ff2:	699b      	ldr	r3, [r3, #24]
 8000ff4:	4a5f      	ldr	r2, [pc, #380]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000ff6:	f023 0304 	bic.w	r3, r3, #4
 8000ffa:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<3);
 8000ffc:	4b5d      	ldr	r3, [pc, #372]	; (8001174 <D1CFGR_HPRE+0x240>)
 8000ffe:	699b      	ldr	r3, [r3, #24]
 8001000:	4a5c      	ldr	r2, [pc, #368]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001002:	f043 0308 	orr.w	r3, r3, #8
 8001006:	6193      	str	r3, [r2, #24]
	    break;
 8001008:	e0ae      	b.n	8001168 <D1CFGR_HPRE+0x234>
	case 3:
		RCC->D1CFGR &= ~(1U<<0);
 800100a:	4b5a      	ldr	r3, [pc, #360]	; (8001174 <D1CFGR_HPRE+0x240>)
 800100c:	699b      	ldr	r3, [r3, #24]
 800100e:	4a59      	ldr	r2, [pc, #356]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001010:	f023 0301 	bic.w	r3, r3, #1
 8001014:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<1);
 8001016:	4b57      	ldr	r3, [pc, #348]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001018:	699b      	ldr	r3, [r3, #24]
 800101a:	4a56      	ldr	r2, [pc, #344]	; (8001174 <D1CFGR_HPRE+0x240>)
 800101c:	f043 0302 	orr.w	r3, r3, #2
 8001020:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<2);
 8001022:	4b54      	ldr	r3, [pc, #336]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001024:	699b      	ldr	r3, [r3, #24]
 8001026:	4a53      	ldr	r2, [pc, #332]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001028:	f023 0304 	bic.w	r3, r3, #4
 800102c:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<3);
 800102e:	4b51      	ldr	r3, [pc, #324]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001030:	699b      	ldr	r3, [r3, #24]
 8001032:	4a50      	ldr	r2, [pc, #320]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001034:	f043 0308 	orr.w	r3, r3, #8
 8001038:	6193      	str	r3, [r2, #24]
	    break;
 800103a:	e095      	b.n	8001168 <D1CFGR_HPRE+0x234>
	case 4:
		RCC->D1CFGR |= (1U<<0);
 800103c:	4b4d      	ldr	r3, [pc, #308]	; (8001174 <D1CFGR_HPRE+0x240>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	4a4c      	ldr	r2, [pc, #304]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001042:	f043 0301 	orr.w	r3, r3, #1
 8001046:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<1);
 8001048:	4b4a      	ldr	r3, [pc, #296]	; (8001174 <D1CFGR_HPRE+0x240>)
 800104a:	699b      	ldr	r3, [r3, #24]
 800104c:	4a49      	ldr	r2, [pc, #292]	; (8001174 <D1CFGR_HPRE+0x240>)
 800104e:	f043 0302 	orr.w	r3, r3, #2
 8001052:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<2);
 8001054:	4b47      	ldr	r3, [pc, #284]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001056:	699b      	ldr	r3, [r3, #24]
 8001058:	4a46      	ldr	r2, [pc, #280]	; (8001174 <D1CFGR_HPRE+0x240>)
 800105a:	f023 0304 	bic.w	r3, r3, #4
 800105e:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<3);
 8001060:	4b44      	ldr	r3, [pc, #272]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	4a43      	ldr	r2, [pc, #268]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001066:	f043 0308 	orr.w	r3, r3, #8
 800106a:	6193      	str	r3, [r2, #24]
		break;
 800106c:	e07c      	b.n	8001168 <D1CFGR_HPRE+0x234>
	case 5 :
		RCC->D1CFGR &= ~(1U<<0);
 800106e:	4b41      	ldr	r3, [pc, #260]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001070:	699b      	ldr	r3, [r3, #24]
 8001072:	4a40      	ldr	r2, [pc, #256]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001074:	f023 0301 	bic.w	r3, r3, #1
 8001078:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<1);
 800107a:	4b3e      	ldr	r3, [pc, #248]	; (8001174 <D1CFGR_HPRE+0x240>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	4a3d      	ldr	r2, [pc, #244]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001080:	f023 0302 	bic.w	r3, r3, #2
 8001084:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<2);
 8001086:	4b3b      	ldr	r3, [pc, #236]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	4a3a      	ldr	r2, [pc, #232]	; (8001174 <D1CFGR_HPRE+0x240>)
 800108c:	f043 0304 	orr.w	r3, r3, #4
 8001090:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<3);
 8001092:	4b38      	ldr	r3, [pc, #224]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001094:	699b      	ldr	r3, [r3, #24]
 8001096:	4a37      	ldr	r2, [pc, #220]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001098:	f043 0308 	orr.w	r3, r3, #8
 800109c:	6193      	str	r3, [r2, #24]
		break;
 800109e:	e063      	b.n	8001168 <D1CFGR_HPRE+0x234>
	case 6 :
		RCC->D1CFGR |= (1U<<0);
 80010a0:	4b34      	ldr	r3, [pc, #208]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	4a33      	ldr	r2, [pc, #204]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<1);
 80010ac:	4b31      	ldr	r3, [pc, #196]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	4a30      	ldr	r2, [pc, #192]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010b2:	f023 0302 	bic.w	r3, r3, #2
 80010b6:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<2);
 80010b8:	4b2e      	ldr	r3, [pc, #184]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	4a2d      	ldr	r2, [pc, #180]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010be:	f043 0304 	orr.w	r3, r3, #4
 80010c2:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<3);
 80010c4:	4b2b      	ldr	r3, [pc, #172]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010c6:	699b      	ldr	r3, [r3, #24]
 80010c8:	4a2a      	ldr	r2, [pc, #168]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010ca:	f043 0308 	orr.w	r3, r3, #8
 80010ce:	6193      	str	r3, [r2, #24]
		break;
 80010d0:	e04a      	b.n	8001168 <D1CFGR_HPRE+0x234>
	case 7 :
		RCC->D1CFGR &= ~(1U<<0);
 80010d2:	4b28      	ldr	r3, [pc, #160]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010d4:	699b      	ldr	r3, [r3, #24]
 80010d6:	4a27      	ldr	r2, [pc, #156]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010d8:	f023 0301 	bic.w	r3, r3, #1
 80010dc:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<1);
 80010de:	4b25      	ldr	r3, [pc, #148]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010e0:	699b      	ldr	r3, [r3, #24]
 80010e2:	4a24      	ldr	r2, [pc, #144]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010e4:	f043 0302 	orr.w	r3, r3, #2
 80010e8:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<2);
 80010ea:	4b22      	ldr	r3, [pc, #136]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010ec:	699b      	ldr	r3, [r3, #24]
 80010ee:	4a21      	ldr	r2, [pc, #132]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010f0:	f043 0304 	orr.w	r3, r3, #4
 80010f4:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<3);
 80010f6:	4b1f      	ldr	r3, [pc, #124]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010f8:	699b      	ldr	r3, [r3, #24]
 80010fa:	4a1e      	ldr	r2, [pc, #120]	; (8001174 <D1CFGR_HPRE+0x240>)
 80010fc:	f043 0308 	orr.w	r3, r3, #8
 8001100:	6193      	str	r3, [r2, #24]
		break;
 8001102:	e031      	b.n	8001168 <D1CFGR_HPRE+0x234>
	case 8 :
		RCC->D1CFGR |= (1U<<0);
 8001104:	4b1b      	ldr	r3, [pc, #108]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	4a1a      	ldr	r2, [pc, #104]	; (8001174 <D1CFGR_HPRE+0x240>)
 800110a:	f043 0301 	orr.w	r3, r3, #1
 800110e:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<1);
 8001110:	4b18      	ldr	r3, [pc, #96]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001112:	699b      	ldr	r3, [r3, #24]
 8001114:	4a17      	ldr	r2, [pc, #92]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001116:	f043 0302 	orr.w	r3, r3, #2
 800111a:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<2);
 800111c:	4b15      	ldr	r3, [pc, #84]	; (8001174 <D1CFGR_HPRE+0x240>)
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	4a14      	ldr	r2, [pc, #80]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001122:	f043 0304 	orr.w	r3, r3, #4
 8001126:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<3);
 8001128:	4b12      	ldr	r3, [pc, #72]	; (8001174 <D1CFGR_HPRE+0x240>)
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	4a11      	ldr	r2, [pc, #68]	; (8001174 <D1CFGR_HPRE+0x240>)
 800112e:	f043 0308 	orr.w	r3, r3, #8
 8001132:	6193      	str	r3, [r2, #24]
		break;
 8001134:	e018      	b.n	8001168 <D1CFGR_HPRE+0x234>
	default:
		RCC->D1CFGR &= ~(1U<<0);
 8001136:	4b0f      	ldr	r3, [pc, #60]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001138:	699b      	ldr	r3, [r3, #24]
 800113a:	4a0e      	ldr	r2, [pc, #56]	; (8001174 <D1CFGR_HPRE+0x240>)
 800113c:	f023 0301 	bic.w	r3, r3, #1
 8001140:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<1);
 8001142:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	4a0b      	ldr	r2, [pc, #44]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001148:	f023 0302 	bic.w	r3, r3, #2
 800114c:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<2);
 800114e:	4b09      	ldr	r3, [pc, #36]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001150:	699b      	ldr	r3, [r3, #24]
 8001152:	4a08      	ldr	r2, [pc, #32]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001154:	f023 0304 	bic.w	r3, r3, #4
 8001158:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<3);
 800115a:	4b06      	ldr	r3, [pc, #24]	; (8001174 <D1CFGR_HPRE+0x240>)
 800115c:	699b      	ldr	r3, [r3, #24]
 800115e:	4a05      	ldr	r2, [pc, #20]	; (8001174 <D1CFGR_HPRE+0x240>)
 8001160:	f023 0308 	bic.w	r3, r3, #8
 8001164:	6193      	str	r3, [r2, #24]
		break;
 8001166:	bf00      	nop
	}
}
 8001168:	bf00      	nop
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	58024400 	.word	0x58024400

08001178 <D1PPRE>:
 * 2: rcc_pclk3 = rcc_hclk3 / 4
 * 3: rcc_pclk3 = rcc_hclk3 / 8
 * 4: rcc_pclk3 = rcc_hclk3 / 16
 */
void D1PPRE(short D1PPRE)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	80fb      	strh	r3, [r7, #6]
	switch (D1PPRE)
 8001182:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001186:	2b04      	cmp	r3, #4
 8001188:	d867      	bhi.n	800125a <D1PPRE+0xe2>
 800118a:	a201      	add	r2, pc, #4	; (adr r2, 8001190 <D1PPRE+0x18>)
 800118c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001190:	080011a5 	.word	0x080011a5
 8001194:	080011cb 	.word	0x080011cb
 8001198:	080011ef 	.word	0x080011ef
 800119c:	08001213 	.word	0x08001213
 80011a0:	08001237 	.word	0x08001237
	{
	case 0 :
		RCC->D1CFGR &= ~(1U<<4);
 80011a4:	4b39      	ldr	r3, [pc, #228]	; (800128c <D1PPRE+0x114>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	4a38      	ldr	r2, [pc, #224]	; (800128c <D1PPRE+0x114>)
 80011aa:	f023 0310 	bic.w	r3, r3, #16
 80011ae:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<5);
 80011b0:	4b36      	ldr	r3, [pc, #216]	; (800128c <D1PPRE+0x114>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	4a35      	ldr	r2, [pc, #212]	; (800128c <D1PPRE+0x114>)
 80011b6:	f023 0320 	bic.w	r3, r3, #32
 80011ba:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<6);
 80011bc:	4b33      	ldr	r3, [pc, #204]	; (800128c <D1PPRE+0x114>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	4a32      	ldr	r2, [pc, #200]	; (800128c <D1PPRE+0x114>)
 80011c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011c6:	6193      	str	r3, [r2, #24]
		break;
 80011c8:	e05a      	b.n	8001280 <D1PPRE+0x108>
	case 1 :
		RCC->D1CFGR &= ~(1U<<4);
 80011ca:	4b30      	ldr	r3, [pc, #192]	; (800128c <D1PPRE+0x114>)
 80011cc:	699b      	ldr	r3, [r3, #24]
 80011ce:	4a2f      	ldr	r2, [pc, #188]	; (800128c <D1PPRE+0x114>)
 80011d0:	f023 0310 	bic.w	r3, r3, #16
 80011d4:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<5);
 80011d6:	4b2d      	ldr	r3, [pc, #180]	; (800128c <D1PPRE+0x114>)
 80011d8:	699b      	ldr	r3, [r3, #24]
 80011da:	4a2c      	ldr	r2, [pc, #176]	; (800128c <D1PPRE+0x114>)
 80011dc:	f023 0320 	bic.w	r3, r3, #32
 80011e0:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<6);
 80011e2:	4b2a      	ldr	r3, [pc, #168]	; (800128c <D1PPRE+0x114>)
 80011e4:	699b      	ldr	r3, [r3, #24]
 80011e6:	4a29      	ldr	r2, [pc, #164]	; (800128c <D1PPRE+0x114>)
 80011e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ec:	6193      	str	r3, [r2, #24]
	case 2 :
		RCC->D1CFGR |= (1U<<4);
 80011ee:	4b27      	ldr	r3, [pc, #156]	; (800128c <D1PPRE+0x114>)
 80011f0:	699b      	ldr	r3, [r3, #24]
 80011f2:	4a26      	ldr	r2, [pc, #152]	; (800128c <D1PPRE+0x114>)
 80011f4:	f043 0310 	orr.w	r3, r3, #16
 80011f8:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<5);
 80011fa:	4b24      	ldr	r3, [pc, #144]	; (800128c <D1PPRE+0x114>)
 80011fc:	699b      	ldr	r3, [r3, #24]
 80011fe:	4a23      	ldr	r2, [pc, #140]	; (800128c <D1PPRE+0x114>)
 8001200:	f023 0320 	bic.w	r3, r3, #32
 8001204:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<6);
 8001206:	4b21      	ldr	r3, [pc, #132]	; (800128c <D1PPRE+0x114>)
 8001208:	699b      	ldr	r3, [r3, #24]
 800120a:	4a20      	ldr	r2, [pc, #128]	; (800128c <D1PPRE+0x114>)
 800120c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001210:	6193      	str	r3, [r2, #24]
	case 3 :
		RCC->D1CFGR &= ~(1U<<4);
 8001212:	4b1e      	ldr	r3, [pc, #120]	; (800128c <D1PPRE+0x114>)
 8001214:	699b      	ldr	r3, [r3, #24]
 8001216:	4a1d      	ldr	r2, [pc, #116]	; (800128c <D1PPRE+0x114>)
 8001218:	f023 0310 	bic.w	r3, r3, #16
 800121c:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<5);
 800121e:	4b1b      	ldr	r3, [pc, #108]	; (800128c <D1PPRE+0x114>)
 8001220:	699b      	ldr	r3, [r3, #24]
 8001222:	4a1a      	ldr	r2, [pc, #104]	; (800128c <D1PPRE+0x114>)
 8001224:	f043 0320 	orr.w	r3, r3, #32
 8001228:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<6);
 800122a:	4b18      	ldr	r3, [pc, #96]	; (800128c <D1PPRE+0x114>)
 800122c:	699b      	ldr	r3, [r3, #24]
 800122e:	4a17      	ldr	r2, [pc, #92]	; (800128c <D1PPRE+0x114>)
 8001230:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001234:	6193      	str	r3, [r2, #24]
	case 4 :
		RCC->D1CFGR |= (1U<<4);
 8001236:	4b15      	ldr	r3, [pc, #84]	; (800128c <D1PPRE+0x114>)
 8001238:	699b      	ldr	r3, [r3, #24]
 800123a:	4a14      	ldr	r2, [pc, #80]	; (800128c <D1PPRE+0x114>)
 800123c:	f043 0310 	orr.w	r3, r3, #16
 8001240:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<5);
 8001242:	4b12      	ldr	r3, [pc, #72]	; (800128c <D1PPRE+0x114>)
 8001244:	699b      	ldr	r3, [r3, #24]
 8001246:	4a11      	ldr	r2, [pc, #68]	; (800128c <D1PPRE+0x114>)
 8001248:	f043 0320 	orr.w	r3, r3, #32
 800124c:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR |= (1U<<6);
 800124e:	4b0f      	ldr	r3, [pc, #60]	; (800128c <D1PPRE+0x114>)
 8001250:	699b      	ldr	r3, [r3, #24]
 8001252:	4a0e      	ldr	r2, [pc, #56]	; (800128c <D1PPRE+0x114>)
 8001254:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001258:	6193      	str	r3, [r2, #24]
	default:
		RCC->D1CFGR &= ~(1U<<4);
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <D1PPRE+0x114>)
 800125c:	699b      	ldr	r3, [r3, #24]
 800125e:	4a0b      	ldr	r2, [pc, #44]	; (800128c <D1PPRE+0x114>)
 8001260:	f023 0310 	bic.w	r3, r3, #16
 8001264:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<5);
 8001266:	4b09      	ldr	r3, [pc, #36]	; (800128c <D1PPRE+0x114>)
 8001268:	699b      	ldr	r3, [r3, #24]
 800126a:	4a08      	ldr	r2, [pc, #32]	; (800128c <D1PPRE+0x114>)
 800126c:	f023 0320 	bic.w	r3, r3, #32
 8001270:	6193      	str	r3, [r2, #24]
		RCC->D1CFGR &= ~(1U<<6);
 8001272:	4b06      	ldr	r3, [pc, #24]	; (800128c <D1PPRE+0x114>)
 8001274:	699b      	ldr	r3, [r3, #24]
 8001276:	4a05      	ldr	r2, [pc, #20]	; (800128c <D1PPRE+0x114>)
 8001278:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800127c:	6193      	str	r3, [r2, #24]
		break;
 800127e:	bf00      	nop
	}
}
 8001280:	bf00      	nop
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	58024400 	.word	0x58024400

08001290 <D2PPRE1>:
 *  3: rcc_pclk1 = rcc_hclk1 / 8
 *  4: rcc_pclk1 = rcc_hclk1 / 16
 *  Bits 3:0 Reserved, must be kept at reset value.
 */
void D2PPRE1(short D2PPRE1)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	80fb      	strh	r3, [r7, #6]
	switch (D2PPRE1)
 800129a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800129e:	2b04      	cmp	r3, #4
 80012a0:	d867      	bhi.n	8001372 <D2PPRE1+0xe2>
 80012a2:	a201      	add	r2, pc, #4	; (adr r2, 80012a8 <D2PPRE1+0x18>)
 80012a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a8:	080012bd 	.word	0x080012bd
 80012ac:	080012e3 	.word	0x080012e3
 80012b0:	08001307 	.word	0x08001307
 80012b4:	0800132b 	.word	0x0800132b
 80012b8:	0800134f 	.word	0x0800134f
	{
	case 0 :
		RCC->D2CFGR &= ~(1U<<4);
 80012bc:	4b39      	ldr	r3, [pc, #228]	; (80013a4 <D2PPRE1+0x114>)
 80012be:	69db      	ldr	r3, [r3, #28]
 80012c0:	4a38      	ldr	r2, [pc, #224]	; (80013a4 <D2PPRE1+0x114>)
 80012c2:	f023 0310 	bic.w	r3, r3, #16
 80012c6:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR &= ~(1U<<5);
 80012c8:	4b36      	ldr	r3, [pc, #216]	; (80013a4 <D2PPRE1+0x114>)
 80012ca:	69db      	ldr	r3, [r3, #28]
 80012cc:	4a35      	ldr	r2, [pc, #212]	; (80013a4 <D2PPRE1+0x114>)
 80012ce:	f023 0320 	bic.w	r3, r3, #32
 80012d2:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR &= ~(1U<<6);
 80012d4:	4b33      	ldr	r3, [pc, #204]	; (80013a4 <D2PPRE1+0x114>)
 80012d6:	69db      	ldr	r3, [r3, #28]
 80012d8:	4a32      	ldr	r2, [pc, #200]	; (80013a4 <D2PPRE1+0x114>)
 80012da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012de:	61d3      	str	r3, [r2, #28]
		break;
 80012e0:	e05a      	b.n	8001398 <D2PPRE1+0x108>
	case 1 :
		RCC->D2CFGR &= ~(1U<<4);
 80012e2:	4b30      	ldr	r3, [pc, #192]	; (80013a4 <D2PPRE1+0x114>)
 80012e4:	69db      	ldr	r3, [r3, #28]
 80012e6:	4a2f      	ldr	r2, [pc, #188]	; (80013a4 <D2PPRE1+0x114>)
 80012e8:	f023 0310 	bic.w	r3, r3, #16
 80012ec:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR &= ~(1U<<5);
 80012ee:	4b2d      	ldr	r3, [pc, #180]	; (80013a4 <D2PPRE1+0x114>)
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	4a2c      	ldr	r2, [pc, #176]	; (80013a4 <D2PPRE1+0x114>)
 80012f4:	f023 0320 	bic.w	r3, r3, #32
 80012f8:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR |= (1U<<6);
 80012fa:	4b2a      	ldr	r3, [pc, #168]	; (80013a4 <D2PPRE1+0x114>)
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	4a29      	ldr	r2, [pc, #164]	; (80013a4 <D2PPRE1+0x114>)
 8001300:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001304:	61d3      	str	r3, [r2, #28]
	case 2 :
		RCC->D2CFGR |= (1U<<4);
 8001306:	4b27      	ldr	r3, [pc, #156]	; (80013a4 <D2PPRE1+0x114>)
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	4a26      	ldr	r2, [pc, #152]	; (80013a4 <D2PPRE1+0x114>)
 800130c:	f043 0310 	orr.w	r3, r3, #16
 8001310:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR &= ~(1U<<5);
 8001312:	4b24      	ldr	r3, [pc, #144]	; (80013a4 <D2PPRE1+0x114>)
 8001314:	69db      	ldr	r3, [r3, #28]
 8001316:	4a23      	ldr	r2, [pc, #140]	; (80013a4 <D2PPRE1+0x114>)
 8001318:	f023 0320 	bic.w	r3, r3, #32
 800131c:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR |= (1U<<6);
 800131e:	4b21      	ldr	r3, [pc, #132]	; (80013a4 <D2PPRE1+0x114>)
 8001320:	69db      	ldr	r3, [r3, #28]
 8001322:	4a20      	ldr	r2, [pc, #128]	; (80013a4 <D2PPRE1+0x114>)
 8001324:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001328:	61d3      	str	r3, [r2, #28]
	case 3 :
		RCC->D2CFGR &= ~(1U<<4);
 800132a:	4b1e      	ldr	r3, [pc, #120]	; (80013a4 <D2PPRE1+0x114>)
 800132c:	69db      	ldr	r3, [r3, #28]
 800132e:	4a1d      	ldr	r2, [pc, #116]	; (80013a4 <D2PPRE1+0x114>)
 8001330:	f023 0310 	bic.w	r3, r3, #16
 8001334:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR |= (1U<<5);
 8001336:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <D2PPRE1+0x114>)
 8001338:	69db      	ldr	r3, [r3, #28]
 800133a:	4a1a      	ldr	r2, [pc, #104]	; (80013a4 <D2PPRE1+0x114>)
 800133c:	f043 0320 	orr.w	r3, r3, #32
 8001340:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR |= (1U<<6);
 8001342:	4b18      	ldr	r3, [pc, #96]	; (80013a4 <D2PPRE1+0x114>)
 8001344:	69db      	ldr	r3, [r3, #28]
 8001346:	4a17      	ldr	r2, [pc, #92]	; (80013a4 <D2PPRE1+0x114>)
 8001348:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800134c:	61d3      	str	r3, [r2, #28]
	case 4 :
		RCC->D2CFGR |= (1U<<4);
 800134e:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <D2PPRE1+0x114>)
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	4a14      	ldr	r2, [pc, #80]	; (80013a4 <D2PPRE1+0x114>)
 8001354:	f043 0310 	orr.w	r3, r3, #16
 8001358:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR |= (1U<<5);
 800135a:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <D2PPRE1+0x114>)
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	4a11      	ldr	r2, [pc, #68]	; (80013a4 <D2PPRE1+0x114>)
 8001360:	f043 0320 	orr.w	r3, r3, #32
 8001364:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR |= (1U<<6);
 8001366:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <D2PPRE1+0x114>)
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	4a0e      	ldr	r2, [pc, #56]	; (80013a4 <D2PPRE1+0x114>)
 800136c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001370:	61d3      	str	r3, [r2, #28]
	default:
		RCC->D2CFGR &= ~(1U<<4);
 8001372:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <D2PPRE1+0x114>)
 8001374:	69db      	ldr	r3, [r3, #28]
 8001376:	4a0b      	ldr	r2, [pc, #44]	; (80013a4 <D2PPRE1+0x114>)
 8001378:	f023 0310 	bic.w	r3, r3, #16
 800137c:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR &= ~(1U<<5);
 800137e:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <D2PPRE1+0x114>)
 8001380:	69db      	ldr	r3, [r3, #28]
 8001382:	4a08      	ldr	r2, [pc, #32]	; (80013a4 <D2PPRE1+0x114>)
 8001384:	f023 0320 	bic.w	r3, r3, #32
 8001388:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR &= ~(1U<<6);
 800138a:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <D2PPRE1+0x114>)
 800138c:	69db      	ldr	r3, [r3, #28]
 800138e:	4a05      	ldr	r2, [pc, #20]	; (80013a4 <D2PPRE1+0x114>)
 8001390:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001394:	61d3      	str	r3, [r2, #28]
		break;
 8001396:	bf00      	nop
	}
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	58024400 	.word	0x58024400

080013a8 <D3PPRE>:
110: rcc_pclk4 = rcc_hclk4 / 8
111: rcc_pclk4 = rcc_hclk4 / 16
Bits 3:0 Reserved, must be kept at reset value
 */
void D3PPRE(short D3PPRE)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	80fb      	strh	r3, [r7, #6]
	switch (D3PPRE)
 80013b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013b6:	2b04      	cmp	r3, #4
 80013b8:	d867      	bhi.n	800148a <D3PPRE+0xe2>
 80013ba:	a201      	add	r2, pc, #4	; (adr r2, 80013c0 <D3PPRE+0x18>)
 80013bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c0:	080013d5 	.word	0x080013d5
 80013c4:	080013fb 	.word	0x080013fb
 80013c8:	0800141f 	.word	0x0800141f
 80013cc:	08001443 	.word	0x08001443
 80013d0:	08001467 	.word	0x08001467
	{
	case 0 :
		RCC->D2CFGR &= ~(1U<<4);
 80013d4:	4b39      	ldr	r3, [pc, #228]	; (80014bc <D3PPRE+0x114>)
 80013d6:	69db      	ldr	r3, [r3, #28]
 80013d8:	4a38      	ldr	r2, [pc, #224]	; (80014bc <D3PPRE+0x114>)
 80013da:	f023 0310 	bic.w	r3, r3, #16
 80013de:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR &= ~(1U<<5);
 80013e0:	4b36      	ldr	r3, [pc, #216]	; (80014bc <D3PPRE+0x114>)
 80013e2:	69db      	ldr	r3, [r3, #28]
 80013e4:	4a35      	ldr	r2, [pc, #212]	; (80014bc <D3PPRE+0x114>)
 80013e6:	f023 0320 	bic.w	r3, r3, #32
 80013ea:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR &= ~(1U<<6);
 80013ec:	4b33      	ldr	r3, [pc, #204]	; (80014bc <D3PPRE+0x114>)
 80013ee:	69db      	ldr	r3, [r3, #28]
 80013f0:	4a32      	ldr	r2, [pc, #200]	; (80014bc <D3PPRE+0x114>)
 80013f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013f6:	61d3      	str	r3, [r2, #28]
		break;
 80013f8:	e05a      	b.n	80014b0 <D3PPRE+0x108>
	case 1 :
		RCC->D2CFGR &= ~(1U<<4);
 80013fa:	4b30      	ldr	r3, [pc, #192]	; (80014bc <D3PPRE+0x114>)
 80013fc:	69db      	ldr	r3, [r3, #28]
 80013fe:	4a2f      	ldr	r2, [pc, #188]	; (80014bc <D3PPRE+0x114>)
 8001400:	f023 0310 	bic.w	r3, r3, #16
 8001404:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR &= ~(1U<<5);
 8001406:	4b2d      	ldr	r3, [pc, #180]	; (80014bc <D3PPRE+0x114>)
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	4a2c      	ldr	r2, [pc, #176]	; (80014bc <D3PPRE+0x114>)
 800140c:	f023 0320 	bic.w	r3, r3, #32
 8001410:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR |= (1U<<6);
 8001412:	4b2a      	ldr	r3, [pc, #168]	; (80014bc <D3PPRE+0x114>)
 8001414:	69db      	ldr	r3, [r3, #28]
 8001416:	4a29      	ldr	r2, [pc, #164]	; (80014bc <D3PPRE+0x114>)
 8001418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800141c:	61d3      	str	r3, [r2, #28]
	case 2 :
		RCC->D2CFGR |= (1U<<4);
 800141e:	4b27      	ldr	r3, [pc, #156]	; (80014bc <D3PPRE+0x114>)
 8001420:	69db      	ldr	r3, [r3, #28]
 8001422:	4a26      	ldr	r2, [pc, #152]	; (80014bc <D3PPRE+0x114>)
 8001424:	f043 0310 	orr.w	r3, r3, #16
 8001428:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR &= ~(1U<<5);
 800142a:	4b24      	ldr	r3, [pc, #144]	; (80014bc <D3PPRE+0x114>)
 800142c:	69db      	ldr	r3, [r3, #28]
 800142e:	4a23      	ldr	r2, [pc, #140]	; (80014bc <D3PPRE+0x114>)
 8001430:	f023 0320 	bic.w	r3, r3, #32
 8001434:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR |= (1U<<6);
 8001436:	4b21      	ldr	r3, [pc, #132]	; (80014bc <D3PPRE+0x114>)
 8001438:	69db      	ldr	r3, [r3, #28]
 800143a:	4a20      	ldr	r2, [pc, #128]	; (80014bc <D3PPRE+0x114>)
 800143c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001440:	61d3      	str	r3, [r2, #28]
	case 3 :
		RCC->D2CFGR &= ~(1U<<4);
 8001442:	4b1e      	ldr	r3, [pc, #120]	; (80014bc <D3PPRE+0x114>)
 8001444:	69db      	ldr	r3, [r3, #28]
 8001446:	4a1d      	ldr	r2, [pc, #116]	; (80014bc <D3PPRE+0x114>)
 8001448:	f023 0310 	bic.w	r3, r3, #16
 800144c:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR |= (1U<<5);
 800144e:	4b1b      	ldr	r3, [pc, #108]	; (80014bc <D3PPRE+0x114>)
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	4a1a      	ldr	r2, [pc, #104]	; (80014bc <D3PPRE+0x114>)
 8001454:	f043 0320 	orr.w	r3, r3, #32
 8001458:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR |= (1U<<6);
 800145a:	4b18      	ldr	r3, [pc, #96]	; (80014bc <D3PPRE+0x114>)
 800145c:	69db      	ldr	r3, [r3, #28]
 800145e:	4a17      	ldr	r2, [pc, #92]	; (80014bc <D3PPRE+0x114>)
 8001460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001464:	61d3      	str	r3, [r2, #28]
	case 4 :
		RCC->D2CFGR |= (1U<<4);
 8001466:	4b15      	ldr	r3, [pc, #84]	; (80014bc <D3PPRE+0x114>)
 8001468:	69db      	ldr	r3, [r3, #28]
 800146a:	4a14      	ldr	r2, [pc, #80]	; (80014bc <D3PPRE+0x114>)
 800146c:	f043 0310 	orr.w	r3, r3, #16
 8001470:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR |= (1U<<5);
 8001472:	4b12      	ldr	r3, [pc, #72]	; (80014bc <D3PPRE+0x114>)
 8001474:	69db      	ldr	r3, [r3, #28]
 8001476:	4a11      	ldr	r2, [pc, #68]	; (80014bc <D3PPRE+0x114>)
 8001478:	f043 0320 	orr.w	r3, r3, #32
 800147c:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR |= (1U<<6);
 800147e:	4b0f      	ldr	r3, [pc, #60]	; (80014bc <D3PPRE+0x114>)
 8001480:	69db      	ldr	r3, [r3, #28]
 8001482:	4a0e      	ldr	r2, [pc, #56]	; (80014bc <D3PPRE+0x114>)
 8001484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001488:	61d3      	str	r3, [r2, #28]
	default:
		RCC->D2CFGR &= ~(1U<<4);
 800148a:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <D3PPRE+0x114>)
 800148c:	69db      	ldr	r3, [r3, #28]
 800148e:	4a0b      	ldr	r2, [pc, #44]	; (80014bc <D3PPRE+0x114>)
 8001490:	f023 0310 	bic.w	r3, r3, #16
 8001494:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR &= ~(1U<<5);
 8001496:	4b09      	ldr	r3, [pc, #36]	; (80014bc <D3PPRE+0x114>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	4a08      	ldr	r2, [pc, #32]	; (80014bc <D3PPRE+0x114>)
 800149c:	f023 0320 	bic.w	r3, r3, #32
 80014a0:	61d3      	str	r3, [r2, #28]
		RCC->D2CFGR &= ~(1U<<6);
 80014a2:	4b06      	ldr	r3, [pc, #24]	; (80014bc <D3PPRE+0x114>)
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	4a05      	ldr	r2, [pc, #20]	; (80014bc <D3PPRE+0x114>)
 80014a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80014ac:	61d3      	str	r3, [r2, #28]
		break;
 80014ae:	bf00      	nop
	}
}
 80014b0:	bf00      	nop
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	58024400 	.word	0x58024400

080014c0 <SysClockConfig>:
 * 		APB2 Timer Clocks: 240MHz
 * 		APB4 Peripheral Clocks: 120MHz
 * 		APB4 Timer Clocks: 240MHz
 */
void SysClockConfig(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
	RCC->CR |= HSEON; //Enable  the HSE Clock
 80014c4:	4b1d      	ldr	r3, [pc, #116]	; (800153c <SysClockConfig+0x7c>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a1c      	ldr	r2, [pc, #112]	; (800153c <SysClockConfig+0x7c>)
 80014ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ce:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & HSERDY)); //Wait until HSE is ready
 80014d0:	bf00      	nop
 80014d2:	4b1a      	ldr	r3, [pc, #104]	; (800153c <SysClockConfig+0x7c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d0f9      	beq.n	80014d2 <SysClockConfig+0x12>
	//PLLSRC Source Mux
	PLLSRC_Select(2);
 80014de:	2002      	movs	r0, #2
 80014e0:	f7ff f936 	bl	8000750 <PLLSRC_Select>
	//DIVM1 PPL1
	DIVM1(DIVM1_SC);
 80014e4:	2001      	movs	r0, #1
 80014e6:	f7ff f97f 	bl	80007e8 <DIVM1>
	PLL1DIVR(DIVN1_SC, DIVP1_SC, DIVQ1_SC, DIVR1_SC);
 80014ea:	2301      	movs	r3, #1
 80014ec:	2201      	movs	r2, #1
 80014ee:	2101      	movs	r1, #1
 80014f0:	2078      	movs	r0, #120	; 0x78
 80014f2:	f7ff fa6d 	bl	80009d0 <PLL1DIVR>
	input_frequency_range(2);
 80014f6:	2002      	movs	r0, #2
 80014f8:	f7ff fb3c 	bl	8000b74 <input_frequency_range>
	PLL1VCOSEL(0);
 80014fc:	2000      	movs	r0, #0
 80014fe:	f7ff fb95 	bl	8000c2c <PLL1VCOSEL>
	enable_PLL1_OutputDividers();
 8001502:	f7ff fbb1 	bl	8000c68 <enable_PLL1_OutputDividers>
	enable_PLL1_FractionalDivider();
 8001506:	f7ff fbcb 	bl	8000ca0 <enable_PLL1_FractionalDivider>
	StartPLL1();
 800150a:	f7ff fbd9 	bl	8000cc0 <StartPLL1>
	D1CFGR_HPRE(1);
 800150e:	2001      	movs	r0, #1
 8001510:	f7ff fd10 	bl	8000f34 <D1CFGR_HPRE>
	D1CFGR_D1CPRE(0);
 8001514:	2000      	movs	r0, #0
 8001516:	f7ff fbeb 	bl	8000cf0 <D1CFGR_D1CPRE>
	SystemClockStatus(3);
 800151a:	2003      	movs	r0, #3
 800151c:	f7ff f9b0 	bl	8000880 <SystemClockStatus>
	D1PPRE(1);
 8001520:	2001      	movs	r0, #1
 8001522:	f7ff fe29 	bl	8001178 <D1PPRE>
	D2PPRE1(1);
 8001526:	2001      	movs	r0, #1
 8001528:	f7ff feb2 	bl	8001290 <D2PPRE1>
	D2PPRE1(1);
 800152c:	2001      	movs	r0, #1
 800152e:	f7ff feaf 	bl	8001290 <D2PPRE1>
	D3PPRE(1);
 8001532:	2001      	movs	r0, #1
 8001534:	f7ff ff38 	bl	80013a8 <D3PPRE>
}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	58024400 	.word	0x58024400

08001540 <get_SYSCLK>:
unsigned long  get_SYSCLK()
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
	unsigned long SysClock =  8000000;
 8001546:	4b09      	ldr	r3, [pc, #36]	; (800156c <get_SYSCLK+0x2c>)
 8001548:	607b      	str	r3, [r7, #4]
	SysClock /= DIVM1_SC ;
	SysClock *= DIVN1_SC ;
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	4613      	mov	r3, r2
 800154e:	011b      	lsls	r3, r3, #4
 8001550:	1a9b      	subs	r3, r3, r2
 8001552:	00db      	lsls	r3, r3, #3
 8001554:	607b      	str	r3, [r7, #4]
	SysClock /= (DIVP1_SC+1) ;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	085b      	lsrs	r3, r3, #1
 800155a:	607b      	str	r3, [r7, #4]
	return SysClock;
 800155c:	687b      	ldr	r3, [r7, #4]
}
 800155e:	4618      	mov	r0, r3
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	007a1200 	.word	0x007a1200

08001570 <SysClockAfter_D1Prescaler>:
unsigned long SysClockAfter_D1Prescaler(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
	unsigned long SysClock = get_SYSCLK();
 8001576:	f7ff ffe3 	bl	8001540 <get_SYSCLK>
 800157a:	60f8      	str	r0, [r7, #12]
	unsigned long s = (unsigned long)pow((double)2,(double)D1CPRE_SC);
 800157c:	2301      	movs	r3, #1
 800157e:	60bb      	str	r3, [r7, #8]
	unsigned long x = SysClock/s;
 8001580:	68fa      	ldr	r2, [r7, #12]
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	fbb2 f3f3 	udiv	r3, r2, r3
 8001588:	607b      	str	r3, [r7, #4]
	SysClock =x ;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	60fb      	str	r3, [r7, #12]
	return SysClock;
 800158e:	68fb      	ldr	r3, [r7, #12]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3710      	adds	r7, #16
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <get_CPU1_Systick_Clock>:
{
	unsigned long SysClock =  SysClockAfter_D1Prescaler();
	return SysClock;
}
unsigned long  get_CPU1_Systick_Clock()
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
	unsigned long SysClock =  get_SYSCLK();
 800159e:	f7ff ffcf 	bl	8001540 <get_SYSCLK>
 80015a2:	6078      	str	r0, [r7, #4]
	return SysClock;
 80015a4:	687b      	ldr	r3, [r7, #4]
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <get_SysClock_AfterHPRE_Prescaler>:
unsigned long get_SysClock_AfterHPRE_Prescaler(void)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b084      	sub	sp, #16
 80015b2:	af00      	add	r7, sp, #0
	unsigned long SysClock = SysClockAfter_D1Prescaler();
 80015b4:	f7ff ffdc 	bl	8001570 <SysClockAfter_D1Prescaler>
 80015b8:	60f8      	str	r0, [r7, #12]
	unsigned long s = (unsigned long)pow((double)2,(double)HPRE_SC);
 80015ba:	2302      	movs	r3, #2
 80015bc:	60bb      	str	r3, [r7, #8]
		unsigned long x = SysClock/s;
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c6:	607b      	str	r3, [r7, #4]
		SysClock =x ;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	60fb      	str	r3, [r7, #12]
	return SysClock;
 80015cc:	68fb      	ldr	r3, [r7, #12]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <get_APB1_Preipheral_Clock>:
{
	unsigned long SysClock =  get_SysClock_AfterHPRE_Prescaler();
	return SysClock;
}
unsigned long get_APB1_Preipheral_Clock()
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b084      	sub	sp, #16
 80015da:	af00      	add	r7, sp, #0
	unsigned long SysClock =  get_SysClock_AfterHPRE_Prescaler();
 80015dc:	f7ff ffe7 	bl	80015ae <get_SysClock_AfterHPRE_Prescaler>
 80015e0:	60f8      	str	r0, [r7, #12]
	unsigned long s = (unsigned long)pow((double)2,(double)D2PPRE1_SC);
 80015e2:	2302      	movs	r3, #2
 80015e4:	60bb      	str	r3, [r7, #8]
		unsigned long x = SysClock/s;
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ee:	607b      	str	r3, [r7, #4]
		SysClock =x ;	return SysClock;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <get_APB2_Preipheral_Clock>:
			SysClock =x ;
	SysClock *= 2;
	return SysClock;
}
unsigned long get_APB2_Preipheral_Clock()
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b084      	sub	sp, #16
 8001602:	af00      	add	r7, sp, #0
	unsigned long SysClock =  get_SysClock_AfterHPRE_Prescaler();
 8001604:	f7ff ffd3 	bl	80015ae <get_SysClock_AfterHPRE_Prescaler>
 8001608:	60f8      	str	r0, [r7, #12]
	unsigned long s = (unsigned long)pow((double)2,(double)D2PPRE2_SC);
 800160a:	2302      	movs	r3, #2
 800160c:	60bb      	str	r3, [r7, #8]
		unsigned long x = SysClock/s;
 800160e:	68fa      	ldr	r2, [r7, #12]
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	fbb2 f3f3 	udiv	r3, r2, r3
 8001616:	607b      	str	r3, [r7, #4]
		SysClock =x ;	return SysClock;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
}
 800161e:	4618      	mov	r0, r3
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
	...

08001628 <enablePORT>:
#define GPIOJEN (1U<<9)
#define GPIOKEN (1U<<10)


void enablePORT(GPIO_TypeDef* Port)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
	if (Port==GPIOA) {
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4a75      	ldr	r2, [pc, #468]	; (8001808 <enablePORT+0x1e0>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d110      	bne.n	800165a <enablePORT+0x32>
		RCC->AHB4ENR |= GPIOAEN;
 8001638:	4b74      	ldr	r3, [pc, #464]	; (800180c <enablePORT+0x1e4>)
 800163a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800163e:	4a73      	ldr	r2, [pc, #460]	; (800180c <enablePORT+0x1e4>)
 8001640:	f043 0301 	orr.w	r3, r3, #1
 8001644:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
		//Making sure bit is changed
		while(!(RCC->AHB4ENR & GPIOAEN));
 8001648:	bf00      	nop
 800164a:	4b70      	ldr	r3, [pc, #448]	; (800180c <enablePORT+0x1e4>)
 800164c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001650:	f003 0301 	and.w	r3, r3, #1
 8001654:	2b00      	cmp	r3, #0
 8001656:	d0f8      	beq.n	800164a <enablePORT+0x22>
		while(!(RCC->AHB4ENR & GPIOKEN));

	}else
	{
	}
}
 8001658:	e0d0      	b.n	80017fc <enablePORT+0x1d4>
	} else if(Port==GPIOB) {
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a6c      	ldr	r2, [pc, #432]	; (8001810 <enablePORT+0x1e8>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d110      	bne.n	8001684 <enablePORT+0x5c>
		RCC->AHB4ENR |= GPIOBEN;
 8001662:	4b6a      	ldr	r3, [pc, #424]	; (800180c <enablePORT+0x1e4>)
 8001664:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001668:	4a68      	ldr	r2, [pc, #416]	; (800180c <enablePORT+0x1e4>)
 800166a:	f043 0302 	orr.w	r3, r3, #2
 800166e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
		while(!(RCC->AHB4ENR & GPIOBEN));
 8001672:	bf00      	nop
 8001674:	4b65      	ldr	r3, [pc, #404]	; (800180c <enablePORT+0x1e4>)
 8001676:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	2b00      	cmp	r3, #0
 8001680:	d0f8      	beq.n	8001674 <enablePORT+0x4c>
}
 8001682:	e0bb      	b.n	80017fc <enablePORT+0x1d4>
	}else if(Port==GPIOC) {
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	4a63      	ldr	r2, [pc, #396]	; (8001814 <enablePORT+0x1ec>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d110      	bne.n	80016ae <enablePORT+0x86>
		RCC->AHB4ENR |= GPIOCEN;
 800168c:	4b5f      	ldr	r3, [pc, #380]	; (800180c <enablePORT+0x1e4>)
 800168e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001692:	4a5e      	ldr	r2, [pc, #376]	; (800180c <enablePORT+0x1e4>)
 8001694:	f043 0304 	orr.w	r3, r3, #4
 8001698:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
		while(!(RCC->AHB4ENR & GPIOCEN));
 800169c:	bf00      	nop
 800169e:	4b5b      	ldr	r3, [pc, #364]	; (800180c <enablePORT+0x1e4>)
 80016a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016a4:	f003 0304 	and.w	r3, r3, #4
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d0f8      	beq.n	800169e <enablePORT+0x76>
}
 80016ac:	e0a6      	b.n	80017fc <enablePORT+0x1d4>
	}else if(Port==GPIOD) {
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a59      	ldr	r2, [pc, #356]	; (8001818 <enablePORT+0x1f0>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d110      	bne.n	80016d8 <enablePORT+0xb0>
		RCC->AHB4ENR |= GPIODEN;
 80016b6:	4b55      	ldr	r3, [pc, #340]	; (800180c <enablePORT+0x1e4>)
 80016b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016bc:	4a53      	ldr	r2, [pc, #332]	; (800180c <enablePORT+0x1e4>)
 80016be:	f043 0308 	orr.w	r3, r3, #8
 80016c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
		while(!(RCC->AHB4ENR & GPIODEN));
 80016c6:	bf00      	nop
 80016c8:	4b50      	ldr	r3, [pc, #320]	; (800180c <enablePORT+0x1e4>)
 80016ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016ce:	f003 0308 	and.w	r3, r3, #8
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0f8      	beq.n	80016c8 <enablePORT+0xa0>
}
 80016d6:	e091      	b.n	80017fc <enablePORT+0x1d4>
	}else if(Port==GPIOE) {
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4a50      	ldr	r2, [pc, #320]	; (800181c <enablePORT+0x1f4>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d110      	bne.n	8001702 <enablePORT+0xda>
		RCC->AHB4ENR |= GPIOEEN;
 80016e0:	4b4a      	ldr	r3, [pc, #296]	; (800180c <enablePORT+0x1e4>)
 80016e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016e6:	4a49      	ldr	r2, [pc, #292]	; (800180c <enablePORT+0x1e4>)
 80016e8:	f043 0310 	orr.w	r3, r3, #16
 80016ec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
		while(!(RCC->AHB4ENR & GPIOEEN));
 80016f0:	bf00      	nop
 80016f2:	4b46      	ldr	r3, [pc, #280]	; (800180c <enablePORT+0x1e4>)
 80016f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016f8:	f003 0310 	and.w	r3, r3, #16
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d0f8      	beq.n	80016f2 <enablePORT+0xca>
}
 8001700:	e07c      	b.n	80017fc <enablePORT+0x1d4>
	}else if(Port==GPIOF) {
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a46      	ldr	r2, [pc, #280]	; (8001820 <enablePORT+0x1f8>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d110      	bne.n	800172c <enablePORT+0x104>
		RCC->AHB4ENR |= GPIOFEN;
 800170a:	4b40      	ldr	r3, [pc, #256]	; (800180c <enablePORT+0x1e4>)
 800170c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001710:	4a3e      	ldr	r2, [pc, #248]	; (800180c <enablePORT+0x1e4>)
 8001712:	f043 0320 	orr.w	r3, r3, #32
 8001716:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
		while(!(RCC->AHB4ENR & GPIOFEN));
 800171a:	bf00      	nop
 800171c:	4b3b      	ldr	r3, [pc, #236]	; (800180c <enablePORT+0x1e4>)
 800171e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001722:	f003 0320 	and.w	r3, r3, #32
 8001726:	2b00      	cmp	r3, #0
 8001728:	d0f8      	beq.n	800171c <enablePORT+0xf4>
}
 800172a:	e067      	b.n	80017fc <enablePORT+0x1d4>
	}else if(Port==GPIOG) {
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	4a3d      	ldr	r2, [pc, #244]	; (8001824 <enablePORT+0x1fc>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d110      	bne.n	8001756 <enablePORT+0x12e>
		RCC->AHB4ENR |= GPIOGEN;
 8001734:	4b35      	ldr	r3, [pc, #212]	; (800180c <enablePORT+0x1e4>)
 8001736:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800173a:	4a34      	ldr	r2, [pc, #208]	; (800180c <enablePORT+0x1e4>)
 800173c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001740:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
		while(!(RCC->AHB4ENR & GPIOGEN));
 8001744:	bf00      	nop
 8001746:	4b31      	ldr	r3, [pc, #196]	; (800180c <enablePORT+0x1e4>)
 8001748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800174c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001750:	2b00      	cmp	r3, #0
 8001752:	d0f8      	beq.n	8001746 <enablePORT+0x11e>
}
 8001754:	e052      	b.n	80017fc <enablePORT+0x1d4>
	}else if(Port==GPIOH) {
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a33      	ldr	r2, [pc, #204]	; (8001828 <enablePORT+0x200>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d110      	bne.n	8001780 <enablePORT+0x158>
		RCC->AHB4ENR |= GPIOHEN;
 800175e:	4b2b      	ldr	r3, [pc, #172]	; (800180c <enablePORT+0x1e4>)
 8001760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001764:	4a29      	ldr	r2, [pc, #164]	; (800180c <enablePORT+0x1e4>)
 8001766:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800176a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
		while(!(RCC->AHB4ENR & GPIOHEN));
 800176e:	bf00      	nop
 8001770:	4b26      	ldr	r3, [pc, #152]	; (800180c <enablePORT+0x1e4>)
 8001772:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800177a:	2b00      	cmp	r3, #0
 800177c:	d0f8      	beq.n	8001770 <enablePORT+0x148>
}
 800177e:	e03d      	b.n	80017fc <enablePORT+0x1d4>
	}else if(Port==GPIOI) {
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	4a2a      	ldr	r2, [pc, #168]	; (800182c <enablePORT+0x204>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d110      	bne.n	80017aa <enablePORT+0x182>
		RCC->AHB4ENR |= GPIOIEN;
 8001788:	4b20      	ldr	r3, [pc, #128]	; (800180c <enablePORT+0x1e4>)
 800178a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800178e:	4a1f      	ldr	r2, [pc, #124]	; (800180c <enablePORT+0x1e4>)
 8001790:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001794:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
		while(!(RCC->AHB4ENR & GPIOIEN));
 8001798:	bf00      	nop
 800179a:	4b1c      	ldr	r3, [pc, #112]	; (800180c <enablePORT+0x1e4>)
 800179c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d0f8      	beq.n	800179a <enablePORT+0x172>
}
 80017a8:	e028      	b.n	80017fc <enablePORT+0x1d4>
	}else if(Port==GPIOJ) {
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a20      	ldr	r2, [pc, #128]	; (8001830 <enablePORT+0x208>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d110      	bne.n	80017d4 <enablePORT+0x1ac>
		RCC->AHB4ENR |= GPIOJEN;
 80017b2:	4b16      	ldr	r3, [pc, #88]	; (800180c <enablePORT+0x1e4>)
 80017b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017b8:	4a14      	ldr	r2, [pc, #80]	; (800180c <enablePORT+0x1e4>)
 80017ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
		while(!(RCC->AHB4ENR & GPIOJEN));
 80017c2:	bf00      	nop
 80017c4:	4b11      	ldr	r3, [pc, #68]	; (800180c <enablePORT+0x1e4>)
 80017c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d0f8      	beq.n	80017c4 <enablePORT+0x19c>
}
 80017d2:	e013      	b.n	80017fc <enablePORT+0x1d4>
	}else if(Port==GPIOK) {
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a17      	ldr	r2, [pc, #92]	; (8001834 <enablePORT+0x20c>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d10f      	bne.n	80017fc <enablePORT+0x1d4>
		RCC->AHB4ENR |= GPIOKEN;
 80017dc:	4b0b      	ldr	r3, [pc, #44]	; (800180c <enablePORT+0x1e4>)
 80017de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017e2:	4a0a      	ldr	r2, [pc, #40]	; (800180c <enablePORT+0x1e4>)
 80017e4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017e8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
		while(!(RCC->AHB4ENR & GPIOKEN));
 80017ec:	bf00      	nop
 80017ee:	4b07      	ldr	r3, [pc, #28]	; (800180c <enablePORT+0x1e4>)
 80017f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d0f8      	beq.n	80017ee <enablePORT+0x1c6>
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	58020000 	.word	0x58020000
 800180c:	58024400 	.word	0x58024400
 8001810:	58020400 	.word	0x58020400
 8001814:	58020800 	.word	0x58020800
 8001818:	58020c00 	.word	0x58020c00
 800181c:	58021000 	.word	0x58021000
 8001820:	58021400 	.word	0x58021400
 8001824:	58021800 	.word	0x58021800
 8001828:	58021c00 	.word	0x58021c00
 800182c:	58022000 	.word	0x58022000
 8001830:	58022400 	.word	0x58022400
 8001834:	58022800 	.word	0x58022800

08001838 <Set_GPIO_MODER>:
 * 2: Alternate function mode
 * 3: Analog mode (reset state)
 * Note : If type argument is entered wrong pin configuration is becomes Input mode
 * */
void Set_GPIO_MODER(GPIO_TypeDef* Port,short Pin,short type)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	460b      	mov	r3, r1
 8001842:	807b      	strh	r3, [r7, #2]
 8001844:	4613      	mov	r3, r2
 8001846:	803b      	strh	r3, [r7, #0]
	bool bit_0, bit_1 ;
	switch(type)
 8001848:	f9b7 3000 	ldrsh.w	r3, [r7]
 800184c:	2b03      	cmp	r3, #3
 800184e:	d81f      	bhi.n	8001890 <Set_GPIO_MODER+0x58>
 8001850:	a201      	add	r2, pc, #4	; (adr r2, 8001858 <Set_GPIO_MODER+0x20>)
 8001852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001856:	bf00      	nop
 8001858:	08001869 	.word	0x08001869
 800185c:	08001873 	.word	0x08001873
 8001860:	0800187d 	.word	0x0800187d
 8001864:	08001887 	.word	0x08001887
	{
	case 0 :
		bit_0 = false ;
 8001868:	2300      	movs	r3, #0
 800186a:	73fb      	strb	r3, [r7, #15]
		bit_1 = false ;
 800186c:	2300      	movs	r3, #0
 800186e:	73bb      	strb	r3, [r7, #14]
		break ;
 8001870:	e012      	b.n	8001898 <Set_GPIO_MODER+0x60>
	case 1 :
		bit_0 =  true ;
 8001872:	2301      	movs	r3, #1
 8001874:	73fb      	strb	r3, [r7, #15]
		bit_1 = false ;
 8001876:	2300      	movs	r3, #0
 8001878:	73bb      	strb	r3, [r7, #14]
		break;
 800187a:	e00d      	b.n	8001898 <Set_GPIO_MODER+0x60>
	case 2 :
		bit_0 = false ;
 800187c:	2300      	movs	r3, #0
 800187e:	73fb      	strb	r3, [r7, #15]
		bit_1 = true  ;
 8001880:	2301      	movs	r3, #1
 8001882:	73bb      	strb	r3, [r7, #14]
		break;
 8001884:	e008      	b.n	8001898 <Set_GPIO_MODER+0x60>
	case 3 :
		bit_0 = true ;
 8001886:	2301      	movs	r3, #1
 8001888:	73fb      	strb	r3, [r7, #15]
		bit_1 = true ;
 800188a:	2301      	movs	r3, #1
 800188c:	73bb      	strb	r3, [r7, #14]
		break;
 800188e:	e003      	b.n	8001898 <Set_GPIO_MODER+0x60>
	default:
		bit_0 = false;
 8001890:	2300      	movs	r3, #0
 8001892:	73fb      	strb	r3, [r7, #15]
		bit_1 = false;
 8001894:	2300      	movs	r3, #0
 8001896:	73bb      	strb	r3, [r7, #14]
	}
	if(bit_0)
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d00b      	beq.n	80018b6 <Set_GPIO_MODER+0x7e>
	{
		Port->MODER |= (1U<<(Pin*2));
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	2101      	movs	r1, #1
 80018aa:	fa01 f303 	lsl.w	r3, r1, r3
 80018ae:	431a      	orrs	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	e00b      	b.n	80018ce <Set_GPIO_MODER+0x96>
	}else
	{
		Port->MODER &= ~(1U<<((Pin*2)));
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	2101      	movs	r1, #1
 80018c2:	fa01 f303 	lsl.w	r3, r1, r3
 80018c6:	43db      	mvns	r3, r3
 80018c8:	401a      	ands	r2, r3
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	601a      	str	r2, [r3, #0]
	}
	if(bit_1)
 80018ce:	7bbb      	ldrb	r3, [r7, #14]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d00c      	beq.n	80018ee <Set_GPIO_MODER+0xb6>
	{
		Port->MODER |= (1U<<((Pin*2)+1));
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	3301      	adds	r3, #1
 80018e0:	2101      	movs	r1, #1
 80018e2:	fa01 f303 	lsl.w	r3, r1, r3
 80018e6:	431a      	orrs	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	601a      	str	r2, [r3, #0]
	}else
	{
		Port->MODER &= ~(1U<<((Pin*2)+1));
	}
}
 80018ec:	e00c      	b.n	8001908 <Set_GPIO_MODER+0xd0>
		Port->MODER &= ~(1U<<((Pin*2)+1));
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	3301      	adds	r3, #1
 80018fa:	2101      	movs	r1, #1
 80018fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001900:	43db      	mvns	r3, r3
 8001902:	401a      	ands	r2, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	601a      	str	r2, [r3, #0]
}
 8001908:	bf00      	nop
 800190a:	3714      	adds	r7, #20
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <Set_GPIO_BSRR>:
 * isReset Type : boolean{true(1), false(0)}
 * 0: No action on the corresponding ODRx bit
 * 1: Resets/Sets the corresponding ODRx bit
 */
void Set_GPIO_BSRR(GPIO_TypeDef* Port,short pin, bool isItReset)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	460b      	mov	r3, r1
 800191e:	807b      	strh	r3, [r7, #2]
 8001920:	4613      	mov	r3, r2
 8001922:	707b      	strb	r3, [r7, #1]
	if(isItReset)
 8001924:	787b      	ldrb	r3, [r7, #1]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d00b      	beq.n	8001942 <Set_GPIO_BSRR+0x2e>
	{
		Port->BSRR |= (1U<<(pin+16));
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	699a      	ldr	r2, [r3, #24]
 800192e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001932:	3310      	adds	r3, #16
 8001934:	2101      	movs	r1, #1
 8001936:	fa01 f303 	lsl.w	r3, r1, r3
 800193a:	431a      	orrs	r2, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	619a      	str	r2, [r3, #24]
	}else
	{
		Port->BSRR |= (1U<<(pin));
	}
}
 8001940:	e009      	b.n	8001956 <Set_GPIO_BSRR+0x42>
		Port->BSRR |= (1U<<(pin));
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	699a      	ldr	r2, [r3, #24]
 8001946:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800194a:	2101      	movs	r1, #1
 800194c:	fa01 f303 	lsl.w	r3, r1, r3
 8001950:	431a      	orrs	r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	619a      	str	r2, [r3, #24]
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
	...

08001964 <Set_GPIO_AFR>:
 *14: AF14
 *15: AF15
 * Note if Afx entered bigger than 15 AFx becomes AF0
 */
void Set_GPIO_AFR(GPIO_TypeDef* Port,short pin,short AFx)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	460b      	mov	r3, r1
 800196e:	807b      	strh	r3, [r7, #2]
 8001970:	4613      	mov	r3, r2
 8001972:	803b      	strh	r3, [r7, #0]
	bool bit_0,bit_1,bit_2,bit_3;
	switch(AFx)
 8001974:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001978:	2b0f      	cmp	r3, #15
 800197a:	f200 80b3 	bhi.w	8001ae4 <Set_GPIO_AFR+0x180>
 800197e:	a201      	add	r2, pc, #4	; (adr r2, 8001984 <Set_GPIO_AFR+0x20>)
 8001980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001984:	080019c5 	.word	0x080019c5
 8001988:	080019d7 	.word	0x080019d7
 800198c:	080019e9 	.word	0x080019e9
 8001990:	080019fb 	.word	0x080019fb
 8001994:	08001a0d 	.word	0x08001a0d
 8001998:	08001a1f 	.word	0x08001a1f
 800199c:	08001a31 	.word	0x08001a31
 80019a0:	08001a43 	.word	0x08001a43
 80019a4:	08001a55 	.word	0x08001a55
 80019a8:	08001a67 	.word	0x08001a67
 80019ac:	08001a79 	.word	0x08001a79
 80019b0:	08001a8b 	.word	0x08001a8b
 80019b4:	08001a9d 	.word	0x08001a9d
 80019b8:	08001aaf 	.word	0x08001aaf
 80019bc:	08001ac1 	.word	0x08001ac1
 80019c0:	08001ad3 	.word	0x08001ad3
	{
	case 0:
		bit_0 = false ;
 80019c4:	2300      	movs	r3, #0
 80019c6:	73fb      	strb	r3, [r7, #15]
		bit_1 = false ;
 80019c8:	2300      	movs	r3, #0
 80019ca:	73bb      	strb	r3, [r7, #14]
		bit_2 = false ;
 80019cc:	2300      	movs	r3, #0
 80019ce:	737b      	strb	r3, [r7, #13]
		bit_3 = false ;
 80019d0:	2300      	movs	r3, #0
 80019d2:	733b      	strb	r3, [r7, #12]
		break;
 80019d4:	e08f      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 1:
		bit_0 = true  ;
 80019d6:	2301      	movs	r3, #1
 80019d8:	73fb      	strb	r3, [r7, #15]
		bit_1 = false ;
 80019da:	2300      	movs	r3, #0
 80019dc:	73bb      	strb	r3, [r7, #14]
		bit_2 = false ;
 80019de:	2300      	movs	r3, #0
 80019e0:	737b      	strb	r3, [r7, #13]
		bit_3 = false ;
 80019e2:	2300      	movs	r3, #0
 80019e4:	733b      	strb	r3, [r7, #12]
		break;
 80019e6:	e086      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 2:
		bit_0 = false ;
 80019e8:	2300      	movs	r3, #0
 80019ea:	73fb      	strb	r3, [r7, #15]
		bit_1 = true  ;
 80019ec:	2301      	movs	r3, #1
 80019ee:	73bb      	strb	r3, [r7, #14]
		bit_2 = false ;
 80019f0:	2300      	movs	r3, #0
 80019f2:	737b      	strb	r3, [r7, #13]
		bit_3 = false ;
 80019f4:	2300      	movs	r3, #0
 80019f6:	733b      	strb	r3, [r7, #12]
		break;
 80019f8:	e07d      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 3:
		bit_0 = true  ;
 80019fa:	2301      	movs	r3, #1
 80019fc:	73fb      	strb	r3, [r7, #15]
		bit_1 = true  ;
 80019fe:	2301      	movs	r3, #1
 8001a00:	73bb      	strb	r3, [r7, #14]
		bit_2 = false ;
 8001a02:	2300      	movs	r3, #0
 8001a04:	737b      	strb	r3, [r7, #13]
		bit_3 = false ;
 8001a06:	2300      	movs	r3, #0
 8001a08:	733b      	strb	r3, [r7, #12]
		break;
 8001a0a:	e074      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 4:
		bit_0 = false ;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	73fb      	strb	r3, [r7, #15]
		bit_1 = false ;
 8001a10:	2300      	movs	r3, #0
 8001a12:	73bb      	strb	r3, [r7, #14]
		bit_2 = true  ;
 8001a14:	2301      	movs	r3, #1
 8001a16:	737b      	strb	r3, [r7, #13]
		bit_3 = false ;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	733b      	strb	r3, [r7, #12]
		break;
 8001a1c:	e06b      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 5:
		bit_0 = true  ;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	73fb      	strb	r3, [r7, #15]
		bit_1 = false ;
 8001a22:	2300      	movs	r3, #0
 8001a24:	73bb      	strb	r3, [r7, #14]
		bit_2 = true  ;
 8001a26:	2301      	movs	r3, #1
 8001a28:	737b      	strb	r3, [r7, #13]
		bit_3 = false ;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	733b      	strb	r3, [r7, #12]
		break;
 8001a2e:	e062      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 6:
		bit_0 = false  ;
 8001a30:	2300      	movs	r3, #0
 8001a32:	73fb      	strb	r3, [r7, #15]
		bit_1 = true ;
 8001a34:	2301      	movs	r3, #1
 8001a36:	73bb      	strb	r3, [r7, #14]
		bit_2 = true  ;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	737b      	strb	r3, [r7, #13]
		bit_3 = false ;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	733b      	strb	r3, [r7, #12]
		break;
 8001a40:	e059      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 7:
		bit_0 = true  ;
 8001a42:	2301      	movs	r3, #1
 8001a44:	73fb      	strb	r3, [r7, #15]
		bit_1 = true  ;
 8001a46:	2301      	movs	r3, #1
 8001a48:	73bb      	strb	r3, [r7, #14]
		bit_2 = true  ;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	737b      	strb	r3, [r7, #13]
		bit_3 = false ;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	733b      	strb	r3, [r7, #12]
		break;
 8001a52:	e050      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 8:
		bit_0 = false  ;
 8001a54:	2300      	movs	r3, #0
 8001a56:	73fb      	strb	r3, [r7, #15]
		bit_1 = false  ;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	73bb      	strb	r3, [r7, #14]
		bit_2 = false  ;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	737b      	strb	r3, [r7, #13]
		bit_3 = true ;
 8001a60:	2301      	movs	r3, #1
 8001a62:	733b      	strb	r3, [r7, #12]
		break;
 8001a64:	e047      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 9:
		bit_0 = true  ;
 8001a66:	2301      	movs	r3, #1
 8001a68:	73fb      	strb	r3, [r7, #15]
		bit_1 = false  ;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	73bb      	strb	r3, [r7, #14]
		bit_2 = false  ;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	737b      	strb	r3, [r7, #13]
		bit_3 = true ;
 8001a72:	2301      	movs	r3, #1
 8001a74:	733b      	strb	r3, [r7, #12]
		break;
 8001a76:	e03e      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 10:
		bit_0 = false  ;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	73fb      	strb	r3, [r7, #15]
		bit_1 = true   ;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	73bb      	strb	r3, [r7, #14]
		bit_2 = false  ;
 8001a80:	2300      	movs	r3, #0
 8001a82:	737b      	strb	r3, [r7, #13]
		bit_3 = true   ;
 8001a84:	2301      	movs	r3, #1
 8001a86:	733b      	strb	r3, [r7, #12]
		break;
 8001a88:	e035      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 11:
		bit_0 = true  ;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	73fb      	strb	r3, [r7, #15]
		bit_1 = true   ;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	73bb      	strb	r3, [r7, #14]
		bit_2 = false  ;
 8001a92:	2300      	movs	r3, #0
 8001a94:	737b      	strb	r3, [r7, #13]
		bit_3 = true   ;
 8001a96:	2301      	movs	r3, #1
 8001a98:	733b      	strb	r3, [r7, #12]
		break;
 8001a9a:	e02c      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 12:
		bit_0 = false  ;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	73fb      	strb	r3, [r7, #15]
		bit_1 = false  ;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	73bb      	strb	r3, [r7, #14]
		bit_2 = true  ;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	737b      	strb	r3, [r7, #13]
		bit_3 = true ;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	733b      	strb	r3, [r7, #12]
		break;
 8001aac:	e023      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 13:
		bit_0 = true  ;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	73fb      	strb	r3, [r7, #15]
		bit_1 = false  ;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	73bb      	strb	r3, [r7, #14]
		bit_2 = true  ;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	737b      	strb	r3, [r7, #13]
		bit_3 = true ;
 8001aba:	2301      	movs	r3, #1
 8001abc:	733b      	strb	r3, [r7, #12]
		break;
 8001abe:	e01a      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 14:
		bit_0 = false  ;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	73fb      	strb	r3, [r7, #15]
		bit_1 = true  ;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	73bb      	strb	r3, [r7, #14]
		bit_2 = true  ;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	737b      	strb	r3, [r7, #13]
		bit_3 = true ;
 8001acc:	2301      	movs	r3, #1
 8001ace:	733b      	strb	r3, [r7, #12]
		break;
 8001ad0:	e011      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	case 15:
		bit_0 = true;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	73fb      	strb	r3, [r7, #15]
		bit_1 = true  ;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	73bb      	strb	r3, [r7, #14]
		bit_2 = true  ;
 8001ada:	2301      	movs	r3, #1
 8001adc:	737b      	strb	r3, [r7, #13]
		bit_3 = true ;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	733b      	strb	r3, [r7, #12]
		break;
 8001ae2:	e008      	b.n	8001af6 <Set_GPIO_AFR+0x192>
	default:
		bit_0 = false ;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	73fb      	strb	r3, [r7, #15]
		bit_1 = false ;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	73bb      	strb	r3, [r7, #14]
		bit_2 = false ;
 8001aec:	2300      	movs	r3, #0
 8001aee:	737b      	strb	r3, [r7, #13]
		bit_3 = false ;
 8001af0:	2300      	movs	r3, #0
 8001af2:	733b      	strb	r3, [r7, #12]
		break;
 8001af4:	bf00      	nop

	}
	if(pin<8&& pin >-1)
 8001af6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001afa:	2b07      	cmp	r3, #7
 8001afc:	dc76      	bgt.n	8001bec <Set_GPIO_AFR+0x288>
 8001afe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	db72      	blt.n	8001bec <Set_GPIO_AFR+0x288>
	{
		if(bit_0)
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d00b      	beq.n	8001b24 <Set_GPIO_AFR+0x1c0>
		{
			Port->AFR[0] |= (1U<<((pin*4)));
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a1a      	ldr	r2, [r3, #32]
 8001b10:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	2101      	movs	r1, #1
 8001b18:	fa01 f303 	lsl.w	r3, r1, r3
 8001b1c:	431a      	orrs	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	621a      	str	r2, [r3, #32]
 8001b22:	e00b      	b.n	8001b3c <Set_GPIO_AFR+0x1d8>
		}else
		{
			Port->AFR[0] &= ~(1U<<((pin*4)));
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a1a      	ldr	r2, [r3, #32]
 8001b28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	2101      	movs	r1, #1
 8001b30:	fa01 f303 	lsl.w	r3, r1, r3
 8001b34:	43db      	mvns	r3, r3
 8001b36:	401a      	ands	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	621a      	str	r2, [r3, #32]
		}

		if(bit_1)
 8001b3c:	7bbb      	ldrb	r3, [r7, #14]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d00c      	beq.n	8001b5c <Set_GPIO_AFR+0x1f8>
		{
			Port->AFR[0] |= (1U<<((pin*4)+1));
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a1a      	ldr	r2, [r3, #32]
 8001b46:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	2101      	movs	r1, #1
 8001b50:	fa01 f303 	lsl.w	r3, r1, r3
 8001b54:	431a      	orrs	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	621a      	str	r2, [r3, #32]
 8001b5a:	e00c      	b.n	8001b76 <Set_GPIO_AFR+0x212>
		}else
		{
			Port->AFR[0] &= ~(1U<<((pin*4)+1));
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a1a      	ldr	r2, [r3, #32]
 8001b60:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	3301      	adds	r3, #1
 8001b68:	2101      	movs	r1, #1
 8001b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	401a      	ands	r2, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	621a      	str	r2, [r3, #32]
		}

		if(bit_2)
 8001b76:	7b7b      	ldrb	r3, [r7, #13]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d00c      	beq.n	8001b96 <Set_GPIO_AFR+0x232>
		{
			Port->AFR[0] |= (1U<<((pin*4)+2));
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6a1a      	ldr	r2, [r3, #32]
 8001b80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	3302      	adds	r3, #2
 8001b88:	2101      	movs	r1, #1
 8001b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b8e:	431a      	orrs	r2, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	621a      	str	r2, [r3, #32]
 8001b94:	e00c      	b.n	8001bb0 <Set_GPIO_AFR+0x24c>
		}else
		{
			Port->AFR[0] &= ~(1U<<((pin*4)+2));
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6a1a      	ldr	r2, [r3, #32]
 8001b9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	3302      	adds	r3, #2
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	401a      	ands	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	621a      	str	r2, [r3, #32]
		}
		if(bit_3)
 8001bb0:	7b3b      	ldrb	r3, [r7, #12]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d00c      	beq.n	8001bd0 <Set_GPIO_AFR+0x26c>
		{
			Port->AFR[0] |= (1U<<((pin*4)+3));
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a1a      	ldr	r2, [r3, #32]
 8001bba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	3303      	adds	r3, #3
 8001bc2:	2101      	movs	r1, #1
 8001bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc8:	431a      	orrs	r2, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	621a      	str	r2, [r3, #32]
		if(bit_3)
 8001bce:	e090      	b.n	8001cf2 <Set_GPIO_AFR+0x38e>
		}else
		{
			Port->AFR[0] &= ~(1U<<((pin*4)+3));
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a1a      	ldr	r2, [r3, #32]
 8001bd4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	3303      	adds	r3, #3
 8001bdc:	2101      	movs	r1, #1
 8001bde:	fa01 f303 	lsl.w	r3, r1, r3
 8001be2:	43db      	mvns	r3, r3
 8001be4:	401a      	ands	r2, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	621a      	str	r2, [r3, #32]
		if(bit_3)
 8001bea:	e082      	b.n	8001cf2 <Set_GPIO_AFR+0x38e>
		}
	}else if(pin>7 &&pin<16)
 8001bec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bf0:	2b07      	cmp	r3, #7
 8001bf2:	dd7e      	ble.n	8001cf2 <Set_GPIO_AFR+0x38e>
 8001bf4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bf8:	2b0f      	cmp	r3, #15
 8001bfa:	dc7a      	bgt.n	8001cf2 <Set_GPIO_AFR+0x38e>
	{
		if(bit_0)
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00c      	beq.n	8001c1c <Set_GPIO_AFR+0x2b8>
		{
			Port->AFR[1] |= (1U<<(((pin-8)*4)));
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c06:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c0a:	3b08      	subs	r3, #8
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	2101      	movs	r1, #1
 8001c10:	fa01 f303 	lsl.w	r3, r1, r3
 8001c14:	431a      	orrs	r2, r3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	625a      	str	r2, [r3, #36]	; 0x24
 8001c1a:	e00c      	b.n	8001c36 <Set_GPIO_AFR+0x2d2>
		}else
		{
			Port->AFR[1] &= ~(1U<<(((pin-8)*4)));
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c20:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c24:	3b08      	subs	r3, #8
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	2101      	movs	r1, #1
 8001c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	401a      	ands	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	625a      	str	r2, [r3, #36]	; 0x24
		}

		if(bit_1)
 8001c36:	7bbb      	ldrb	r3, [r7, #14]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d00d      	beq.n	8001c58 <Set_GPIO_AFR+0x2f4>
		{
			Port->AFR[1] |= (1U<<(((pin-8)*4)+1));
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c40:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c44:	3b08      	subs	r3, #8
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	3301      	adds	r3, #1
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c50:	431a      	orrs	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	625a      	str	r2, [r3, #36]	; 0x24
 8001c56:	e00d      	b.n	8001c74 <Set_GPIO_AFR+0x310>
		}else
		{
			Port->AFR[1] &= ~(1U<<(((pin-8)*4)+1));
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c5c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c60:	3b08      	subs	r3, #8
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	3301      	adds	r3, #1
 8001c66:	2101      	movs	r1, #1
 8001c68:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	401a      	ands	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	625a      	str	r2, [r3, #36]	; 0x24
		}

		if(bit_2)
 8001c74:	7b7b      	ldrb	r3, [r7, #13]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d00d      	beq.n	8001c96 <Set_GPIO_AFR+0x332>
		{
			Port->AFR[1] |= (1U<<(((pin-8)*4)+2));
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c7e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c82:	3b08      	subs	r3, #8
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	3302      	adds	r3, #2
 8001c88:	2101      	movs	r1, #1
 8001c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	625a      	str	r2, [r3, #36]	; 0x24
 8001c94:	e00d      	b.n	8001cb2 <Set_GPIO_AFR+0x34e>
		}else
		{
			Port->AFR[1] &= ~(1U<<(((pin-8)*4)+2));
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c9e:	3b08      	subs	r3, #8
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	3302      	adds	r3, #2
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8001caa:	43db      	mvns	r3, r3
 8001cac:	401a      	ands	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(bit_3)
 8001cb2:	7b3b      	ldrb	r3, [r7, #12]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d00d      	beq.n	8001cd4 <Set_GPIO_AFR+0x370>
		{
			Port->AFR[1] |= (1U<<(((pin-8)*4)+3));
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cbc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001cc0:	3b08      	subs	r3, #8
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	3303      	adds	r3, #3
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ccc:	431a      	orrs	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}else
	{

	}
}
 8001cd2:	e00e      	b.n	8001cf2 <Set_GPIO_AFR+0x38e>
			Port->AFR[1] &= ~(1U<<(((pin-8)*4)+3));
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cd8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001cdc:	3b08      	subs	r3, #8
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	3303      	adds	r3, #3
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	401a      	ands	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001cf0:	e7ff      	b.n	8001cf2 <Set_GPIO_AFR+0x38e>
 8001cf2:	bf00      	nop
 8001cf4:	3714      	adds	r7, #20
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop

08001d00 <systickDelayMs>:
#define CTRL_CLKSRC		 (1U<<2)
#define CTRL_COUNTFLAG	 (1U<<16)
#define SYSTICK_LOAD_VAL (get_CPU1_Systick_Clock()/1000)
//#define SYSTICK_LOAD_VAL (64000000/1000)
void systickDelayMs(int delay)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
	/*Configure systick*/
	/*Reload with number of clocks per millisecond*/
	SysTick->LOAD =SYSTICK_LOAD_VAL;
 8001d08:	f7ff fc46 	bl	8001598 <get_CPU1_Systick_Clock>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	4a12      	ldr	r2, [pc, #72]	; (8001d58 <systickDelayMs+0x58>)
 8001d10:	4912      	ldr	r1, [pc, #72]	; (8001d5c <systickDelayMs+0x5c>)
 8001d12:	fba1 1303 	umull	r1, r3, r1, r3
 8001d16:	099b      	lsrs	r3, r3, #6
 8001d18:	6053      	str	r3, [r2, #4]
	/*Clear systick current value register*/
	SysTick->VAL = 0 ;
 8001d1a:	4b0f      	ldr	r3, [pc, #60]	; (8001d58 <systickDelayMs+0x58>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	609a      	str	r2, [r3, #8]
	/*Enable systick and select clk src*/
	SysTick->CTRL = CTRL_ENABLE | CTRL_CLKSRC;
 8001d20:	4b0d      	ldr	r3, [pc, #52]	; (8001d58 <systickDelayMs+0x58>)
 8001d22:	2205      	movs	r2, #5
 8001d24:	601a      	str	r2, [r3, #0]

	for(int i = 0 ; i<delay ; i++)
 8001d26:	2300      	movs	r3, #0
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	e009      	b.n	8001d40 <systickDelayMs+0x40>
	{
		//Wait until CountFlag is set
		while((SysTick->CTRL & CTRL_COUNTFLAG) == 0 );
 8001d2c:	bf00      	nop
 8001d2e:	4b0a      	ldr	r3, [pc, #40]	; (8001d58 <systickDelayMs+0x58>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f9      	beq.n	8001d2e <systickDelayMs+0x2e>
	for(int i = 0 ; i<delay ; i++)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	dbf1      	blt.n	8001d2c <systickDelayMs+0x2c>
	}
	SysTick->CTRL = 0 ;
 8001d48:	4b03      	ldr	r3, [pc, #12]	; (8001d58 <systickDelayMs+0x58>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
}
 8001d4e:	bf00      	nop
 8001d50:	3710      	adds	r7, #16
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	e000e010 	.word	0xe000e010
 8001d5c:	10624dd3 	.word	0x10624dd3

08001d60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	db0b      	blt.n	8001d8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d72:	88fb      	ldrh	r3, [r7, #6]
 8001d74:	f003 021f 	and.w	r2, r3, #31
 8001d78:	4907      	ldr	r1, [pc, #28]	; (8001d98 <__NVIC_EnableIRQ+0x38>)
 8001d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d7e:	095b      	lsrs	r3, r3, #5
 8001d80:	2001      	movs	r0, #1
 8001d82:	fa00 f202 	lsl.w	r2, r0, r2
 8001d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e000e100 	.word	0xe000e100

08001d9c <Uart_init>:
 * Pin Pairs: || Tx || Rx || AFx
 * 				PE1	   PE0	 8
 * 				PJ8	   PJ9	 8
 */
void Uart_init(GPIO_TypeDef* GPIOx,USART_TypeDef *USARTx,short TxPin, short Rxpin, short Afx,unsigned long BaudRate,unsigned long size_of_buffer)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	4611      	mov	r1, r2
 8001da8:	461a      	mov	r2, r3
 8001daa:	460b      	mov	r3, r1
 8001dac:	80fb      	strh	r3, [r7, #6]
 8001dae:	4613      	mov	r3, r2
 8001db0:	80bb      	strh	r3, [r7, #4]
	 if(!(USARTx->CR1 & ENUE))
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d13f      	bne.n	8001e3e <Uart_init+0xa2>
	 	{
			ld3_init();
 8001dbe:	f000 fc9f 	bl	8002700 <ld3_init>
		 	selectedUART_enable(USARTx);
 8001dc2:	68b8      	ldr	r0, [r7, #8]
 8001dc4:	f000 f936 	bl	8002034 <selectedUART_enable>
	 		enablePORT(GPIOx);
 8001dc8:	68f8      	ldr	r0, [r7, #12]
 8001dca:	f7ff fc2d 	bl	8001628 <enablePORT>
	 		Set_GPIO_MODER(GPIOx, TxPin, 2);//TX
 8001dce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dd2:	2202      	movs	r2, #2
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	68f8      	ldr	r0, [r7, #12]
 8001dd8:	f7ff fd2e 	bl	8001838 <Set_GPIO_MODER>
	 		Set_GPIO_MODER(GPIOx, Rxpin, 2); //RX
 8001ddc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001de0:	2202      	movs	r2, #2
 8001de2:	4619      	mov	r1, r3
 8001de4:	68f8      	ldr	r0, [r7, #12]
 8001de6:	f7ff fd27 	bl	8001838 <Set_GPIO_MODER>
	 		Set_GPIO_AFR(GPIOx, TxPin, Afx);
 8001dea:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001dee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001df2:	4619      	mov	r1, r3
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	f7ff fdb5 	bl	8001964 <Set_GPIO_AFR>
	 		Set_GPIO_AFR(GPIOx, Rxpin, Afx);
 8001dfa:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001dfe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001e02:	4619      	mov	r1, r3
 8001e04:	68f8      	ldr	r0, [r7, #12]
 8001e06:	f7ff fdad 	bl	8001964 <Set_GPIO_AFR>
	 		USARTx->CR1 |= RXNEIE;
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f043 0220 	orr.w	r2, r3, #32
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	601a      	str	r2, [r3, #0]
	 		USARTx->CR3 |= (1U<<12); //disable ORE error
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	609a      	str	r2, [r3, #8]
	 		set_baudRate(USARTx, BaudRate);
 8001e22:	69f9      	ldr	r1, [r7, #28]
 8001e24:	68b8      	ldr	r0, [r7, #8]
 8001e26:	f000 f973 	bl	8002110 <set_baudRate>
	 		sampling_mode_and_FIFO(USARTx,false,false);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	68b8      	ldr	r0, [r7, #8]
 8001e30:	f000 f83c 	bl	8001eac <sampling_mode_and_FIFO>
	 		init_Buffer(USARTx, size_of_buffer);
 8001e34:	6a39      	ldr	r1, [r7, #32]
 8001e36:	68b8      	ldr	r0, [r7, #8]
 8001e38:	f000 fad2 	bl	80023e0 <init_Buffer>
 8001e3c:	e002      	b.n	8001e44 <Uart_init+0xa8>

	 	}else
	 	{
	 		//That UART is already defined
	 		error("UART is already defined");
 8001e3e:	480c      	ldr	r0, [pc, #48]	; (8001e70 <Uart_init+0xd4>)
 8001e40:	f000 fc36 	bl	80026b0 <error>
	 	}
		USARTx->CR1 |= ENUE;
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f043 0201 	orr.w	r2, r3, #1
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	601a      	str	r2, [r3, #0]
		USARTx->CR1 |= ENRE;
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f043 0204 	orr.w	r2, r3, #4
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	601a      	str	r2, [r3, #0]
		USARTx->CR1 |= ENTE;
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f043 0208 	orr.w	r2, r3, #8
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	601a      	str	r2, [r3, #0]
}
 8001e68:	bf00      	nop
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	08003cc0 	.word	0x08003cc0

08001e74 <get_PerihCLK>:


unsigned long get_PerihCLK(USART_TypeDef *USARTx)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
	if(USART1==USARTx || USART6 == USARTx)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a09      	ldr	r2, [pc, #36]	; (8001ea4 <get_PerihCLK+0x30>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d003      	beq.n	8001e8c <get_PerihCLK+0x18>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a08      	ldr	r2, [pc, #32]	; (8001ea8 <get_PerihCLK+0x34>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d103      	bne.n	8001e94 <get_PerihCLK+0x20>
	{
		return APB2_CLK;
 8001e8c:	f7ff fbb7 	bl	80015fe <get_APB2_Preipheral_Clock>
 8001e90:	4603      	mov	r3, r0
 8001e92:	e002      	b.n	8001e9a <get_PerihCLK+0x26>
	}else
	{
		return APB1_CLK;
 8001e94:	f7ff fb9f 	bl	80015d6 <get_APB1_Preipheral_Clock>
 8001e98:	4603      	mov	r3, r0
	}
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	40011000 	.word	0x40011000
 8001ea8:	40011400 	.word	0x40011400

08001eac <sampling_mode_and_FIFO>:


void sampling_mode_and_FIFO (USART_TypeDef *USARTx, bool isitoversamplingby16,bool isit_FIFO)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	70fb      	strb	r3, [r7, #3]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	70bb      	strb	r3, [r7, #2]
	if(isit_FIFO)
 8001ebc:	78bb      	ldrb	r3, [r7, #2]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d012      	beq.n	8001ee8 <sampling_mode_and_FIFO+0x3c>
		{
			USARTx->CR1 |= (1U<<29);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	601a      	str	r2, [r3, #0]
			if(!isitoversamplingby16)
 8001ece:	78fb      	ldrb	r3, [r7, #3]
 8001ed0:	f083 0301 	eor.w	r3, r3, #1
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d015      	beq.n	8001f06 <sampling_mode_and_FIFO+0x5a>
			{
				USARTx->CR1 |= (1U<<15);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	601a      	str	r2, [r3, #0]
			if(isitoversamplingby16)
			{
				USARTx->CR1 |= (1U<<15);
			}
		}
}
 8001ee6:	e00e      	b.n	8001f06 <sampling_mode_and_FIFO+0x5a>
			USARTx->CR1 &= ~(1U<<29);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	601a      	str	r2, [r3, #0]
			if(isitoversamplingby16)
 8001ef4:	78fb      	ldrb	r3, [r7, #3]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d005      	beq.n	8001f06 <sampling_mode_and_FIFO+0x5a>
				USARTx->CR1 |= (1U<<15);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	601a      	str	r2, [r3, #0]
}
 8001f06:	bf00      	nop
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
	...

08001f14 <enable_USART1>:


 void enable_USART1(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= ENRUSART1 ;
 8001f18:	4b06      	ldr	r3, [pc, #24]	; (8001f34 <enable_USART1+0x20>)
 8001f1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001f1e:	4a05      	ldr	r2, [pc, #20]	; (8001f34 <enable_USART1+0x20>)
 8001f20:	f043 0310 	orr.w	r3, r3, #16
 8001f24:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	58024400 	.word	0x58024400

08001f38 <enable_USART2>:
 void enable_USART2(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
	RCC->APB1LENR |= ENRUSART2 ;
 8001f3c:	4b06      	ldr	r3, [pc, #24]	; (8001f58 <enable_USART2+0x20>)
 8001f3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f42:	4a05      	ldr	r2, [pc, #20]	; (8001f58 <enable_USART2+0x20>)
 8001f44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f48:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
}
 8001f4c:	bf00      	nop
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	58024400 	.word	0x58024400

08001f5c <enable_USART3>:
 void enable_USART3(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
	RCC->APB1LENR |= ENRUSART3 ;
 8001f60:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <enable_USART3+0x20>)
 8001f62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f66:	4a05      	ldr	r2, [pc, #20]	; (8001f7c <enable_USART3+0x20>)
 8001f68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f6c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	58024400 	.word	0x58024400

08001f80 <enable_USART4>:
 void enable_USART4(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
	RCC->APB1LENR |= ENRUSART4 ;
 8001f84:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <enable_USART4+0x20>)
 8001f86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f8a:	4a05      	ldr	r2, [pc, #20]	; (8001fa0 <enable_USART4+0x20>)
 8001f8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001f90:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
}
 8001f94:	bf00      	nop
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	58024400 	.word	0x58024400

08001fa4 <enable_USART5>:
 void enable_USART5(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
	RCC->APB1LENR |= ENRUSART5 ;
 8001fa8:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <enable_USART5+0x20>)
 8001faa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001fae:	4a05      	ldr	r2, [pc, #20]	; (8001fc4 <enable_USART5+0x20>)
 8001fb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001fb4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	58024400 	.word	0x58024400

08001fc8 <enable_USART6>:
 void enable_USART6(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= ENRUSART6 ;
 8001fcc:	4b06      	ldr	r3, [pc, #24]	; (8001fe8 <enable_USART6+0x20>)
 8001fce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001fd2:	4a05      	ldr	r2, [pc, #20]	; (8001fe8 <enable_USART6+0x20>)
 8001fd4:	f043 0320 	orr.w	r3, r3, #32
 8001fd8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	58024400 	.word	0x58024400

08001fec <enable_USART7>:
 void enable_USART7(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= ENRUSART7 ;
 8001ff0:	4b06      	ldr	r3, [pc, #24]	; (800200c <enable_USART7+0x20>)
 8001ff2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001ff6:	4a05      	ldr	r2, [pc, #20]	; (800200c <enable_USART7+0x20>)
 8001ff8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001ffc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
}
 8002000:	bf00      	nop
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	58024400 	.word	0x58024400

08002010 <enable_USART8>:
 void enable_USART8(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= ENRUSART8 ;
 8002014:	4b06      	ldr	r3, [pc, #24]	; (8002030 <enable_USART8+0x20>)
 8002016:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800201a:	4a05      	ldr	r2, [pc, #20]	; (8002030 <enable_USART8+0x20>)
 800201c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002020:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	58024400 	.word	0x58024400

08002034 <selectedUART_enable>:


 void selectedUART_enable(USART_TypeDef* USART)
 {
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 	if(USART==USART1)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a2b      	ldr	r2, [pc, #172]	; (80020ec <selectedUART_enable+0xb8>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d105      	bne.n	8002050 <selectedUART_enable+0x1c>
 	{
 		NVIC_EnableIRQ(USART1_IRQn);
 8002044:	2025      	movs	r0, #37	; 0x25
 8002046:	f7ff fe8b 	bl	8001d60 <__NVIC_EnableIRQ>
 		enable_USART1();
 800204a:	f7ff ff63 	bl	8001f14 <enable_USART1>
 		enable_USART8();
 	}else {
 		//USART is do not exists
 		error("USART do not exists");
 	}
 }
 800204e:	e048      	b.n	80020e2 <selectedUART_enable+0xae>
 	}else if (USART==USART2)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a27      	ldr	r2, [pc, #156]	; (80020f0 <selectedUART_enable+0xbc>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d105      	bne.n	8002064 <selectedUART_enable+0x30>
 		NVIC_EnableIRQ(USART2_IRQn);
 8002058:	2026      	movs	r0, #38	; 0x26
 800205a:	f7ff fe81 	bl	8001d60 <__NVIC_EnableIRQ>
 		enable_USART2();
 800205e:	f7ff ff6b 	bl	8001f38 <enable_USART2>
 }
 8002062:	e03e      	b.n	80020e2 <selectedUART_enable+0xae>
 	}else if (USART==USART3)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a23      	ldr	r2, [pc, #140]	; (80020f4 <selectedUART_enable+0xc0>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d105      	bne.n	8002078 <selectedUART_enable+0x44>
 		NVIC_EnableIRQ(USART3_IRQn);
 800206c:	2027      	movs	r0, #39	; 0x27
 800206e:	f7ff fe77 	bl	8001d60 <__NVIC_EnableIRQ>
 		enable_USART3();
 8002072:	f7ff ff73 	bl	8001f5c <enable_USART3>
 }
 8002076:	e034      	b.n	80020e2 <selectedUART_enable+0xae>
 	}else if (USART==UART4)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a1f      	ldr	r2, [pc, #124]	; (80020f8 <selectedUART_enable+0xc4>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d105      	bne.n	800208c <selectedUART_enable+0x58>
 		NVIC_EnableIRQ(UART5_IRQn);
 8002080:	2035      	movs	r0, #53	; 0x35
 8002082:	f7ff fe6d 	bl	8001d60 <__NVIC_EnableIRQ>
 		enable_USART4();
 8002086:	f7ff ff7b 	bl	8001f80 <enable_USART4>
 }
 800208a:	e02a      	b.n	80020e2 <selectedUART_enable+0xae>
 	}else if (USART==UART5)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a1b      	ldr	r2, [pc, #108]	; (80020fc <selectedUART_enable+0xc8>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d105      	bne.n	80020a0 <selectedUART_enable+0x6c>
 		NVIC_EnableIRQ(UART5_IRQn);
 8002094:	2035      	movs	r0, #53	; 0x35
 8002096:	f7ff fe63 	bl	8001d60 <__NVIC_EnableIRQ>
 		enable_USART5();
 800209a:	f7ff ff83 	bl	8001fa4 <enable_USART5>
 }
 800209e:	e020      	b.n	80020e2 <selectedUART_enable+0xae>
 	}else if (USART==USART6)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a17      	ldr	r2, [pc, #92]	; (8002100 <selectedUART_enable+0xcc>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d105      	bne.n	80020b4 <selectedUART_enable+0x80>
 		NVIC_EnableIRQ(USART6_IRQn);
 80020a8:	2047      	movs	r0, #71	; 0x47
 80020aa:	f7ff fe59 	bl	8001d60 <__NVIC_EnableIRQ>
 		enable_USART6();
 80020ae:	f7ff ff8b 	bl	8001fc8 <enable_USART6>
 }
 80020b2:	e016      	b.n	80020e2 <selectedUART_enable+0xae>
 	}else if (USART==UART7)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a13      	ldr	r2, [pc, #76]	; (8002104 <selectedUART_enable+0xd0>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d105      	bne.n	80020c8 <selectedUART_enable+0x94>
 		NVIC_EnableIRQ(UART7_IRQn);
 80020bc:	2052      	movs	r0, #82	; 0x52
 80020be:	f7ff fe4f 	bl	8001d60 <__NVIC_EnableIRQ>
 		enable_USART7();
 80020c2:	f7ff ff93 	bl	8001fec <enable_USART7>
 }
 80020c6:	e00c      	b.n	80020e2 <selectedUART_enable+0xae>
 	}else if (USART==UART8)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a0f      	ldr	r2, [pc, #60]	; (8002108 <selectedUART_enable+0xd4>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d105      	bne.n	80020dc <selectedUART_enable+0xa8>
 		NVIC_EnableIRQ(UART8_IRQn);
 80020d0:	2053      	movs	r0, #83	; 0x53
 80020d2:	f7ff fe45 	bl	8001d60 <__NVIC_EnableIRQ>
 		enable_USART8();
 80020d6:	f7ff ff9b 	bl	8002010 <enable_USART8>
 }
 80020da:	e002      	b.n	80020e2 <selectedUART_enable+0xae>
 		error("USART do not exists");
 80020dc:	480b      	ldr	r0, [pc, #44]	; (800210c <selectedUART_enable+0xd8>)
 80020de:	f000 fae7 	bl	80026b0 <error>
 }
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	40011000 	.word	0x40011000
 80020f0:	40004400 	.word	0x40004400
 80020f4:	40004800 	.word	0x40004800
 80020f8:	40004c00 	.word	0x40004c00
 80020fc:	40005000 	.word	0x40005000
 8002100:	40011400 	.word	0x40011400
 8002104:	40007800 	.word	0x40007800
 8002108:	40007c00 	.word	0x40007c00
 800210c:	08003cd8 	.word	0x08003cd8

08002110 <set_baudRate>:
 void set_baudRate(USART_TypeDef* USART ,unsigned long baud_rate)
 {
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
	 uart_set_baudrate(USART, get_PerihCLK(USART), baud_rate);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7ff feaa 	bl	8001e74 <get_PerihCLK>
 8002120:	4603      	mov	r3, r0
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	4619      	mov	r1, r3
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 f804 	bl	8002134 <uart_set_baudrate>
 }
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <uart_set_baudrate>:
	  		return -99 ;
	  	}
 }

 static void uart_set_baudrate(USART_TypeDef *USARTx,uint32_t PerihCLK,uint32_t BaudRate)
 {
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
		if(((USARTx->CR1 & (1U<<15)) && !(USARTx->CR1 & (1U<<29)))||(!(USARTx->CR1 & (1U<<15)) && (USARTx->CR1 & (1U<<29))))
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d005      	beq.n	8002158 <uart_set_baudrate+0x24>
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00b      	beq.n	8002170 <uart_set_baudrate+0x3c>
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d10e      	bne.n	8002182 <uart_set_baudrate+0x4e>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d008      	beq.n	8002182 <uart_set_baudrate+0x4e>
		{
			USARTx->BRR = compute_uart_bd(PerihCLK,BaudRate);
 8002170:	6879      	ldr	r1, [r7, #4]
 8002172:	68b8      	ldr	r0, [r7, #8]
 8002174:	f000 f813 	bl	800219e <compute_uart_bd>
 8002178:	4603      	mov	r3, r0
 800217a:	461a      	mov	r2, r3
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	60da      	str	r2, [r3, #12]
 8002180:	e009      	b.n	8002196 <uart_set_baudrate+0x62>

		}else
		{
			USARTx->BRR = (compute_uart_bd(PerihCLK,BaudRate)*2);
 8002182:	6879      	ldr	r1, [r7, #4]
 8002184:	68b8      	ldr	r0, [r7, #8]
 8002186:	f000 f80a 	bl	800219e <compute_uart_bd>
 800218a:	4603      	mov	r3, r0
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	461a      	mov	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	60da      	str	r2, [r3, #12]

		}
 }
 8002194:	bf00      	nop
 8002196:	bf00      	nop
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <compute_uart_bd>:

 static uint16_t compute_uart_bd(uint32_t PerihCLK,uint32_t BaudRate)
 {
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
 80021a6:	6039      	str	r1, [r7, #0]
	 return ((PerihCLK + (BaudRate/2U))/BaudRate);
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	085a      	lsrs	r2, r3, #1
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	441a      	add	r2, r3
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b6:	b29b      	uxth	r3, r3
 }
 80021b8:	4618      	mov	r0, r3
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <uart_send_string>:
		//Write to transmit data register
		while(!(USART->ISR & ISR_TXE));
		USART->TDR = (ch & 0xFF);
 }
 void uart_send_string(USART_TypeDef* USART, char* string, int size)
 {
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
	 for(int i= 0 ; i<size ; i++)
 80021d0:	2300      	movs	r3, #0
 80021d2:	617b      	str	r3, [r7, #20]
 80021d4:	e014      	b.n	8002200 <uart_send_string+0x3c>
	 {
		 ld3_on();
 80021d6:	f000 fab9 	bl	800274c <ld3_on>
	 	while(!(USART->ISR & ISR_TXE));
 80021da:	bf00      	nop
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	69db      	ldr	r3, [r3, #28]
 80021e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0f9      	beq.n	80021dc <uart_send_string+0x18>
	 	USART->TDR = (string[i] & 0xFF );
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	68ba      	ldr	r2, [r7, #8]
 80021ec:	4413      	add	r3, r2
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	461a      	mov	r2, r3
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	629a      	str	r2, [r3, #40]	; 0x28
	 	ld3_off();
 80021f6:	f000 facd 	bl	8002794 <ld3_off>
	 for(int i= 0 ; i<size ; i++)
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	3301      	adds	r3, #1
 80021fe:	617b      	str	r3, [r7, #20]
 8002200:	697a      	ldr	r2, [r7, #20]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	429a      	cmp	r2, r3
 8002206:	dbe6      	blt.n	80021d6 <uart_send_string+0x12>
	 }
 }
 8002208:	bf00      	nop
 800220a:	bf00      	nop
 800220c:	3718      	adds	r7, #24
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <uart_get_buffer>:

 char* uart_get_buffer(USART_TypeDef* USART,unsigned long *Size)
 {
 8002212:	b580      	push	{r7, lr}
 8002214:	b086      	sub	sp, #24
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
 800221a:	6039      	str	r1, [r7, #0]
	 char* temp = malloc(sizeof(char)*get_current_loc_Buffer(USART));
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f000 f877 	bl	8002310 <get_current_loc_Buffer>
 8002222:	4603      	mov	r3, r0
 8002224:	4618      	mov	r0, r3
 8002226:	f000 fc37 	bl	8002a98 <malloc>
 800222a:	4603      	mov	r3, r0
 800222c:	613b      	str	r3, [r7, #16]
	 unsigned long temp_loc = get_current_loc_Buffer(USART);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f000 f86e 	bl	8002310 <get_current_loc_Buffer>
 8002234:	6178      	str	r0, [r7, #20]
	 *Size = get_current_loc_Buffer(USART) ;
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f000 f86a 	bl	8002310 <get_current_loc_Buffer>
 800223c:	4602      	mov	r2, r0
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	601a      	str	r2, [r3, #0]
	 while(get_current_loc_Buffer(USART)!=0)
 8002242:	e010      	b.n	8002266 <uart_get_buffer+0x54>
	 {
	 	char temp_uart_buffer_byte = uart_get_buffer_BYTE(USART);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f000 f81b 	bl	8002280 <uart_get_buffer_BYTE>
 800224a:	4603      	mov	r3, r0
 800224c:	73fb      	strb	r3, [r7, #15]
	 	if(temp_uart_buffer_byte!=255)
 800224e:	7bfb      	ldrb	r3, [r7, #15]
 8002250:	2bff      	cmp	r3, #255	; 0xff
 8002252:	d00f      	beq.n	8002274 <uart_get_buffer+0x62>
	 	{
			temp[temp_loc-1] =temp_uart_buffer_byte;
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	3b01      	subs	r3, #1
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	4413      	add	r3, r2
 800225c:	7bfa      	ldrb	r2, [r7, #15]
 800225e:	701a      	strb	r2, [r3, #0]
			temp_loc--;
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	3b01      	subs	r3, #1
 8002264:	617b      	str	r3, [r7, #20]
	 while(get_current_loc_Buffer(USART)!=0)
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f852 	bl	8002310 <get_current_loc_Buffer>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1e8      	bne.n	8002244 <uart_get_buffer+0x32>
 8002272:	e000      	b.n	8002276 <uart_get_buffer+0x64>
	 	}else
	 	{
	 		break ;
 8002274:	bf00      	nop
	 	}
	 }

	 return temp ;
 8002276:	693b      	ldr	r3, [r7, #16]
 }
 8002278:	4618      	mov	r0, r3
 800227a:	3718      	adds	r7, #24
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <uart_get_buffer_BYTE>:

 char uart_get_buffer_BYTE(USART_TypeDef* USART)
 {
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
	 unsigned long loc = get_current_loc_Buffer(USART);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f000 f841 	bl	8002310 <get_current_loc_Buffer>
 800228e:	6178      	str	r0, [r7, #20]
	 if(loc !=0)
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d014      	beq.n	80022c0 <uart_get_buffer_BYTE+0x40>
	 {
		 uint8_t* temp =  get_Buffer(USART);
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f000 f92a 	bl	80024f0 <get_Buffer>
 800229c:	6138      	str	r0, [r7, #16]
		 char temp_char = temp[loc-1];
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	3b01      	subs	r3, #1
 80022a2:	693a      	ldr	r2, [r7, #16]
 80022a4:	4413      	add	r3, r2
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	73fb      	strb	r3, [r7, #15]
		 temp[loc-1] = '\000';
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	3b01      	subs	r3, #1
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4413      	add	r3, r2
 80022b2:	2200      	movs	r2, #0
 80022b4:	701a      	strb	r2, [r3, #0]
		 decrease_Buffer(USART);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 f980 	bl	80025bc <decrease_Buffer>
		 return temp_char ;
 80022bc:	7bfb      	ldrb	r3, [r7, #15]
 80022be:	e000      	b.n	80022c2 <uart_get_buffer_BYTE+0x42>
	 }else
	 {
		 return 255 ;
 80022c0:	23ff      	movs	r3, #255	; 0xff
	 }
 }
 80022c2:	4618      	mov	r0, r3
 80022c4:	3718      	adds	r7, #24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
	...

080022cc <UART1_rx_interrupt>:

 void UART1_rx_interrupt(USART_TypeDef* USART)
 {
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
	 	 ld2_on();
 80022d4:	f000 fa2e 	bl	8002734 <ld2_on>
	 	 char key= USART->RDR;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022dc:	73fb      	strb	r3, [r7, #15]
	 	uint8_t *temp = UART1Buffer;
 80022de:	4b0a      	ldr	r3, [pc, #40]	; (8002308 <UART1_rx_interrupt+0x3c>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	60bb      	str	r3, [r7, #8]
	 	temp[current_loc_buffer_rx_UART1]=key ;
 80022e4:	4b09      	ldr	r3, [pc, #36]	; (800230c <UART1_rx_interrupt+0x40>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	68ba      	ldr	r2, [r7, #8]
 80022ea:	4413      	add	r3, r2
 80022ec:	7bfa      	ldrb	r2, [r7, #15]
 80022ee:	701a      	strb	r2, [r3, #0]
	 	current_loc_buffer_rx_UART1++;
 80022f0:	4b06      	ldr	r3, [pc, #24]	; (800230c <UART1_rx_interrupt+0x40>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	3301      	adds	r3, #1
 80022f6:	4a05      	ldr	r2, [pc, #20]	; (800230c <UART1_rx_interrupt+0x40>)
 80022f8:	6013      	str	r3, [r2, #0]
	 	ld3_off();
 80022fa:	f000 fa4b 	bl	8002794 <ld3_off>
 }
 80022fe:	bf00      	nop
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	240000bc 	.word	0x240000bc
 800230c:	24000084 	.word	0x24000084

08002310 <get_current_loc_Buffer>:
 unsigned long get_current_loc_Buffer (USART_TypeDef *USARTx)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
						if(USARTx == USART1)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a20      	ldr	r2, [pc, #128]	; (800239c <get_current_loc_Buffer+0x8c>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d102      	bne.n	8002326 <get_current_loc_Buffer+0x16>
						{
							return current_loc_buffer_rx_UART1  ;
 8002320:	4b1f      	ldr	r3, [pc, #124]	; (80023a0 <get_current_loc_Buffer+0x90>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	e035      	b.n	8002392 <get_current_loc_Buffer+0x82>
						}else if (USARTx == USART2)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a1e      	ldr	r2, [pc, #120]	; (80023a4 <get_current_loc_Buffer+0x94>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d102      	bne.n	8002334 <get_current_loc_Buffer+0x24>
						{
							return current_loc_buffer_rx_UART2 ;
 800232e:	4b1e      	ldr	r3, [pc, #120]	; (80023a8 <get_current_loc_Buffer+0x98>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	e02e      	b.n	8002392 <get_current_loc_Buffer+0x82>
						}else if (USARTx == USART3)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4a1d      	ldr	r2, [pc, #116]	; (80023ac <get_current_loc_Buffer+0x9c>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d102      	bne.n	8002342 <get_current_loc_Buffer+0x32>
						{
							return current_loc_buffer_rx_UART3 ;
 800233c:	4b1c      	ldr	r3, [pc, #112]	; (80023b0 <get_current_loc_Buffer+0xa0>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	e027      	b.n	8002392 <get_current_loc_Buffer+0x82>
						}else if (USARTx == UART4)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a1b      	ldr	r2, [pc, #108]	; (80023b4 <get_current_loc_Buffer+0xa4>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d102      	bne.n	8002350 <get_current_loc_Buffer+0x40>
						{
							return current_loc_buffer_rx_UART4;
 800234a:	4b1b      	ldr	r3, [pc, #108]	; (80023b8 <get_current_loc_Buffer+0xa8>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	e020      	b.n	8002392 <get_current_loc_Buffer+0x82>
						}else if(USARTx == UART5)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a1a      	ldr	r2, [pc, #104]	; (80023bc <get_current_loc_Buffer+0xac>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d102      	bne.n	800235e <get_current_loc_Buffer+0x4e>
						{
							return current_loc_buffer_rx_UART5;
 8002358:	4b19      	ldr	r3, [pc, #100]	; (80023c0 <get_current_loc_Buffer+0xb0>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	e019      	b.n	8002392 <get_current_loc_Buffer+0x82>

						}else if(USARTx == USART6)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a18      	ldr	r2, [pc, #96]	; (80023c4 <get_current_loc_Buffer+0xb4>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d102      	bne.n	800236c <get_current_loc_Buffer+0x5c>
						{
							return current_loc_buffer_rx_UART6;
 8002366:	4b18      	ldr	r3, [pc, #96]	; (80023c8 <get_current_loc_Buffer+0xb8>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	e012      	b.n	8002392 <get_current_loc_Buffer+0x82>
						}else if(USARTx == UART7)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4a17      	ldr	r2, [pc, #92]	; (80023cc <get_current_loc_Buffer+0xbc>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d102      	bne.n	800237a <get_current_loc_Buffer+0x6a>
						{
							return current_loc_buffer_rx_UART7 ;
 8002374:	4b16      	ldr	r3, [pc, #88]	; (80023d0 <get_current_loc_Buffer+0xc0>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	e00b      	b.n	8002392 <get_current_loc_Buffer+0x82>
						}else if(USARTx == UART8)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a15      	ldr	r2, [pc, #84]	; (80023d4 <get_current_loc_Buffer+0xc4>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d102      	bne.n	8002388 <get_current_loc_Buffer+0x78>
						{
							return current_loc_buffer_rx_UART8 ;
 8002382:	4b15      	ldr	r3, [pc, #84]	; (80023d8 <get_current_loc_Buffer+0xc8>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	e004      	b.n	8002392 <get_current_loc_Buffer+0x82>
						}else
						{
							error("USART is not Exists Current Loc Buffer");
 8002388:	4814      	ldr	r0, [pc, #80]	; (80023dc <get_current_loc_Buffer+0xcc>)
 800238a:	f000 f991 	bl	80026b0 <error>
							return -99 ;
 800238e:	f06f 0362 	mvn.w	r3, #98	; 0x62
						}
}
 8002392:	4618      	mov	r0, r3
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40011000 	.word	0x40011000
 80023a0:	24000084 	.word	0x24000084
 80023a4:	40004400 	.word	0x40004400
 80023a8:	24000088 	.word	0x24000088
 80023ac:	40004800 	.word	0x40004800
 80023b0:	2400008c 	.word	0x2400008c
 80023b4:	40004c00 	.word	0x40004c00
 80023b8:	24000090 	.word	0x24000090
 80023bc:	40005000 	.word	0x40005000
 80023c0:	24000094 	.word	0x24000094
 80023c4:	40011400 	.word	0x40011400
 80023c8:	24000098 	.word	0x24000098
 80023cc:	40007800 	.word	0x40007800
 80023d0:	2400009c 	.word	0x2400009c
 80023d4:	40007c00 	.word	0x40007c00
 80023d8:	240000a0 	.word	0x240000a0
 80023dc:	08003d14 	.word	0x08003d14

080023e0 <init_Buffer>:
void disable_UART(USART_TypeDef* USARTx)
 {
	 USARTx->CR1 &= ~ENUE;
 }
 void init_Buffer(USART_TypeDef* USARTx,unsigned long size)
 {
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
	 	 	 	 	 	 	 	 if(USARTx == USART1)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a30      	ldr	r2, [pc, #192]	; (80024b0 <init_Buffer+0xd0>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d107      	bne.n	8002402 <init_Buffer+0x22>
		 						{
		 							 UART1Buffer = malloc(sizeof(uint8_t)*size);
 80023f2:	6838      	ldr	r0, [r7, #0]
 80023f4:	f000 fb50 	bl	8002a98 <malloc>
 80023f8:	4603      	mov	r3, r0
 80023fa:	461a      	mov	r2, r3
 80023fc:	4b2d      	ldr	r3, [pc, #180]	; (80024b4 <init_Buffer+0xd4>)
 80023fe:	601a      	str	r2, [r3, #0]
		 							 UART7Buffer = malloc(sizeof(uint8_t)*size);
		 						}else if(USARTx == UART8)
		 						{
		 							 UART8Buffer = malloc(sizeof(uint8_t)*size);
		 						}
 }
 8002400:	e052      	b.n	80024a8 <init_Buffer+0xc8>
		 						}else if (USARTx == USART2)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a2c      	ldr	r2, [pc, #176]	; (80024b8 <init_Buffer+0xd8>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d107      	bne.n	800241a <init_Buffer+0x3a>
		 							 UART2Buffer = malloc(sizeof(uint8_t)*size);
 800240a:	6838      	ldr	r0, [r7, #0]
 800240c:	f000 fb44 	bl	8002a98 <malloc>
 8002410:	4603      	mov	r3, r0
 8002412:	461a      	mov	r2, r3
 8002414:	4b29      	ldr	r3, [pc, #164]	; (80024bc <init_Buffer+0xdc>)
 8002416:	601a      	str	r2, [r3, #0]
 }
 8002418:	e046      	b.n	80024a8 <init_Buffer+0xc8>
		 						}else if (USARTx == USART3)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a28      	ldr	r2, [pc, #160]	; (80024c0 <init_Buffer+0xe0>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d107      	bne.n	8002432 <init_Buffer+0x52>
		 							 UART3Buffer = malloc(sizeof(uint8_t)*size);
 8002422:	6838      	ldr	r0, [r7, #0]
 8002424:	f000 fb38 	bl	8002a98 <malloc>
 8002428:	4603      	mov	r3, r0
 800242a:	461a      	mov	r2, r3
 800242c:	4b25      	ldr	r3, [pc, #148]	; (80024c4 <init_Buffer+0xe4>)
 800242e:	601a      	str	r2, [r3, #0]
 }
 8002430:	e03a      	b.n	80024a8 <init_Buffer+0xc8>
		 						}else if (USARTx == UART4)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a24      	ldr	r2, [pc, #144]	; (80024c8 <init_Buffer+0xe8>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d107      	bne.n	800244a <init_Buffer+0x6a>
		 							 UART4Buffer = malloc(sizeof(uint8_t)*size);
 800243a:	6838      	ldr	r0, [r7, #0]
 800243c:	f000 fb2c 	bl	8002a98 <malloc>
 8002440:	4603      	mov	r3, r0
 8002442:	461a      	mov	r2, r3
 8002444:	4b21      	ldr	r3, [pc, #132]	; (80024cc <init_Buffer+0xec>)
 8002446:	601a      	str	r2, [r3, #0]
 }
 8002448:	e02e      	b.n	80024a8 <init_Buffer+0xc8>
		 						}else if(USARTx == UART5)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a20      	ldr	r2, [pc, #128]	; (80024d0 <init_Buffer+0xf0>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d107      	bne.n	8002462 <init_Buffer+0x82>
		 							 UART5Buffer = malloc(sizeof(uint8_t)*size);
 8002452:	6838      	ldr	r0, [r7, #0]
 8002454:	f000 fb20 	bl	8002a98 <malloc>
 8002458:	4603      	mov	r3, r0
 800245a:	461a      	mov	r2, r3
 800245c:	4b1d      	ldr	r3, [pc, #116]	; (80024d4 <init_Buffer+0xf4>)
 800245e:	601a      	str	r2, [r3, #0]
 }
 8002460:	e022      	b.n	80024a8 <init_Buffer+0xc8>
		 						}else if(USARTx == USART6)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a1c      	ldr	r2, [pc, #112]	; (80024d8 <init_Buffer+0xf8>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d107      	bne.n	800247a <init_Buffer+0x9a>
		 							 UART6Buffer = malloc(sizeof(uint8_t)*size);
 800246a:	6838      	ldr	r0, [r7, #0]
 800246c:	f000 fb14 	bl	8002a98 <malloc>
 8002470:	4603      	mov	r3, r0
 8002472:	461a      	mov	r2, r3
 8002474:	4b19      	ldr	r3, [pc, #100]	; (80024dc <init_Buffer+0xfc>)
 8002476:	601a      	str	r2, [r3, #0]
 }
 8002478:	e016      	b.n	80024a8 <init_Buffer+0xc8>
		 						}else if(USARTx == UART7)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a18      	ldr	r2, [pc, #96]	; (80024e0 <init_Buffer+0x100>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d107      	bne.n	8002492 <init_Buffer+0xb2>
		 							 UART7Buffer = malloc(sizeof(uint8_t)*size);
 8002482:	6838      	ldr	r0, [r7, #0]
 8002484:	f000 fb08 	bl	8002a98 <malloc>
 8002488:	4603      	mov	r3, r0
 800248a:	461a      	mov	r2, r3
 800248c:	4b15      	ldr	r3, [pc, #84]	; (80024e4 <init_Buffer+0x104>)
 800248e:	601a      	str	r2, [r3, #0]
 }
 8002490:	e00a      	b.n	80024a8 <init_Buffer+0xc8>
		 						}else if(USARTx == UART8)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a14      	ldr	r2, [pc, #80]	; (80024e8 <init_Buffer+0x108>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d106      	bne.n	80024a8 <init_Buffer+0xc8>
		 							 UART8Buffer = malloc(sizeof(uint8_t)*size);
 800249a:	6838      	ldr	r0, [r7, #0]
 800249c:	f000 fafc 	bl	8002a98 <malloc>
 80024a0:	4603      	mov	r3, r0
 80024a2:	461a      	mov	r2, r3
 80024a4:	4b11      	ldr	r3, [pc, #68]	; (80024ec <init_Buffer+0x10c>)
 80024a6:	601a      	str	r2, [r3, #0]
 }
 80024a8:	bf00      	nop
 80024aa:	3708      	adds	r7, #8
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40011000 	.word	0x40011000
 80024b4:	240000bc 	.word	0x240000bc
 80024b8:	40004400 	.word	0x40004400
 80024bc:	240000dc 	.word	0x240000dc
 80024c0:	40004800 	.word	0x40004800
 80024c4:	240000cc 	.word	0x240000cc
 80024c8:	40004c00 	.word	0x40004c00
 80024cc:	240000b0 	.word	0x240000b0
 80024d0:	40005000 	.word	0x40005000
 80024d4:	240000b4 	.word	0x240000b4
 80024d8:	40011400 	.word	0x40011400
 80024dc:	240000c0 	.word	0x240000c0
 80024e0:	40007800 	.word	0x40007800
 80024e4:	240000c8 	.word	0x240000c8
 80024e8:	40007c00 	.word	0x40007c00
 80024ec:	240000c4 	.word	0x240000c4

080024f0 <get_Buffer>:

 uint8_t* get_Buffer(USART_TypeDef* USARTx)
 {
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
	 	 	 	 	 	 	 	 if(USARTx == USART1)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a1f      	ldr	r2, [pc, #124]	; (8002578 <get_Buffer+0x88>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d102      	bne.n	8002506 <get_Buffer+0x16>
		 						{
		 							return  UART1Buffer;
 8002500:	4b1e      	ldr	r3, [pc, #120]	; (800257c <get_Buffer+0x8c>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	e034      	b.n	8002570 <get_Buffer+0x80>
		 						}else if (USARTx == USART2)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a1d      	ldr	r2, [pc, #116]	; (8002580 <get_Buffer+0x90>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d102      	bne.n	8002514 <get_Buffer+0x24>
		 						{
		 							return UART2Buffer ;
 800250e:	4b1d      	ldr	r3, [pc, #116]	; (8002584 <get_Buffer+0x94>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	e02d      	b.n	8002570 <get_Buffer+0x80>
		 						}else if (USARTx == USART3)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	4a1c      	ldr	r2, [pc, #112]	; (8002588 <get_Buffer+0x98>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d102      	bne.n	8002522 <get_Buffer+0x32>
		 						{
		 							return UART3Buffer ;
 800251c:	4b1b      	ldr	r3, [pc, #108]	; (800258c <get_Buffer+0x9c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	e026      	b.n	8002570 <get_Buffer+0x80>
		 						}else if (USARTx == UART4)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a1a      	ldr	r2, [pc, #104]	; (8002590 <get_Buffer+0xa0>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d102      	bne.n	8002530 <get_Buffer+0x40>
		 						{
		 							return UART4Buffer;
 800252a:	4b1a      	ldr	r3, [pc, #104]	; (8002594 <get_Buffer+0xa4>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	e01f      	b.n	8002570 <get_Buffer+0x80>
		 						}else if(USARTx == UART5)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a19      	ldr	r2, [pc, #100]	; (8002598 <get_Buffer+0xa8>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d102      	bne.n	800253e <get_Buffer+0x4e>
		 						{
		 							return UART5Buffer;
 8002538:	4b18      	ldr	r3, [pc, #96]	; (800259c <get_Buffer+0xac>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	e018      	b.n	8002570 <get_Buffer+0x80>

		 						}else if(USARTx == USART6)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a17      	ldr	r2, [pc, #92]	; (80025a0 <get_Buffer+0xb0>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d102      	bne.n	800254c <get_Buffer+0x5c>
		 						{
		 							return UART6Buffer;
 8002546:	4b17      	ldr	r3, [pc, #92]	; (80025a4 <get_Buffer+0xb4>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	e011      	b.n	8002570 <get_Buffer+0x80>
		 						}else if(USARTx == UART7)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4a16      	ldr	r2, [pc, #88]	; (80025a8 <get_Buffer+0xb8>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d102      	bne.n	800255a <get_Buffer+0x6a>
		 						{
		 							return UART7Buffer ;
 8002554:	4b15      	ldr	r3, [pc, #84]	; (80025ac <get_Buffer+0xbc>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	e00a      	b.n	8002570 <get_Buffer+0x80>
		 						}else if(USARTx == UART8)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a14      	ldr	r2, [pc, #80]	; (80025b0 <get_Buffer+0xc0>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d102      	bne.n	8002568 <get_Buffer+0x78>
		 						{
		 							return UART8Buffer ;
 8002562:	4b14      	ldr	r3, [pc, #80]	; (80025b4 <get_Buffer+0xc4>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	e003      	b.n	8002570 <get_Buffer+0x80>
		 						}else
		 						{
		 							error("Error in get_Buffer because of the USART");
 8002568:	4813      	ldr	r0, [pc, #76]	; (80025b8 <get_Buffer+0xc8>)
 800256a:	f000 f8a1 	bl	80026b0 <error>
		 							return NULL;
 800256e:	2300      	movs	r3, #0
		 						}
 }
 8002570:	4618      	mov	r0, r3
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	40011000 	.word	0x40011000
 800257c:	240000bc 	.word	0x240000bc
 8002580:	40004400 	.word	0x40004400
 8002584:	240000dc 	.word	0x240000dc
 8002588:	40004800 	.word	0x40004800
 800258c:	240000cc 	.word	0x240000cc
 8002590:	40004c00 	.word	0x40004c00
 8002594:	240000b0 	.word	0x240000b0
 8002598:	40005000 	.word	0x40005000
 800259c:	240000b4 	.word	0x240000b4
 80025a0:	40011400 	.word	0x40011400
 80025a4:	240000c0 	.word	0x240000c0
 80025a8:	40007800 	.word	0x40007800
 80025ac:	240000c8 	.word	0x240000c8
 80025b0:	40007c00 	.word	0x40007c00
 80025b4:	240000c4 	.word	0x240000c4
 80025b8:	08003d3c 	.word	0x08003d3c

080025bc <decrease_Buffer>:
			 						{
			 						 	 current_loc_buffer_rx_UART8++;
			 						}
 }
 void decrease_Buffer(USART_TypeDef* USARTx)
 {
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
	 	 	 	 	 	 	 	 	 if(USARTx == USART1)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	4a2a      	ldr	r2, [pc, #168]	; (8002670 <decrease_Buffer+0xb4>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d105      	bne.n	80025d8 <decrease_Buffer+0x1c>
			 						{
			 						 	 current_loc_buffer_rx_UART1--;
 80025cc:	4b29      	ldr	r3, [pc, #164]	; (8002674 <decrease_Buffer+0xb8>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	3b01      	subs	r3, #1
 80025d2:	4a28      	ldr	r2, [pc, #160]	; (8002674 <decrease_Buffer+0xb8>)
 80025d4:	6013      	str	r3, [r2, #0]
			 						 	 current_loc_buffer_rx_UART7--;
			 						}else if(USARTx == UART8)
			 						{
			 						 	 current_loc_buffer_rx_UART8--;
			 						}
 }
 80025d6:	e044      	b.n	8002662 <decrease_Buffer+0xa6>
			 						}else if (USARTx == USART2)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a27      	ldr	r2, [pc, #156]	; (8002678 <decrease_Buffer+0xbc>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d105      	bne.n	80025ec <decrease_Buffer+0x30>
			 						 	 current_loc_buffer_rx_UART2--;
 80025e0:	4b26      	ldr	r3, [pc, #152]	; (800267c <decrease_Buffer+0xc0>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	3b01      	subs	r3, #1
 80025e6:	4a25      	ldr	r2, [pc, #148]	; (800267c <decrease_Buffer+0xc0>)
 80025e8:	6013      	str	r3, [r2, #0]
 }
 80025ea:	e03a      	b.n	8002662 <decrease_Buffer+0xa6>
			 						}else if (USARTx == USART3)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a24      	ldr	r2, [pc, #144]	; (8002680 <decrease_Buffer+0xc4>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d105      	bne.n	8002600 <decrease_Buffer+0x44>
			 						 	 current_loc_buffer_rx_UART3--;
 80025f4:	4b23      	ldr	r3, [pc, #140]	; (8002684 <decrease_Buffer+0xc8>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	3b01      	subs	r3, #1
 80025fa:	4a22      	ldr	r2, [pc, #136]	; (8002684 <decrease_Buffer+0xc8>)
 80025fc:	6013      	str	r3, [r2, #0]
 }
 80025fe:	e030      	b.n	8002662 <decrease_Buffer+0xa6>
			 						}else if (USARTx == UART4)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	4a21      	ldr	r2, [pc, #132]	; (8002688 <decrease_Buffer+0xcc>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d105      	bne.n	8002614 <decrease_Buffer+0x58>
			 						 	 current_loc_buffer_rx_UART4--;
 8002608:	4b20      	ldr	r3, [pc, #128]	; (800268c <decrease_Buffer+0xd0>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	3b01      	subs	r3, #1
 800260e:	4a1f      	ldr	r2, [pc, #124]	; (800268c <decrease_Buffer+0xd0>)
 8002610:	6013      	str	r3, [r2, #0]
 }
 8002612:	e026      	b.n	8002662 <decrease_Buffer+0xa6>
			 						}else if(USARTx == UART5)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	4a1e      	ldr	r2, [pc, #120]	; (8002690 <decrease_Buffer+0xd4>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d105      	bne.n	8002628 <decrease_Buffer+0x6c>
			 						 	 current_loc_buffer_rx_UART5--;
 800261c:	4b1d      	ldr	r3, [pc, #116]	; (8002694 <decrease_Buffer+0xd8>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	3b01      	subs	r3, #1
 8002622:	4a1c      	ldr	r2, [pc, #112]	; (8002694 <decrease_Buffer+0xd8>)
 8002624:	6013      	str	r3, [r2, #0]
 }
 8002626:	e01c      	b.n	8002662 <decrease_Buffer+0xa6>
			 						}else if(USARTx == USART6)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a1b      	ldr	r2, [pc, #108]	; (8002698 <decrease_Buffer+0xdc>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d105      	bne.n	800263c <decrease_Buffer+0x80>
			 						 	 current_loc_buffer_rx_UART6--;
 8002630:	4b1a      	ldr	r3, [pc, #104]	; (800269c <decrease_Buffer+0xe0>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	3b01      	subs	r3, #1
 8002636:	4a19      	ldr	r2, [pc, #100]	; (800269c <decrease_Buffer+0xe0>)
 8002638:	6013      	str	r3, [r2, #0]
 }
 800263a:	e012      	b.n	8002662 <decrease_Buffer+0xa6>
			 						}else if(USARTx == UART7)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4a18      	ldr	r2, [pc, #96]	; (80026a0 <decrease_Buffer+0xe4>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d105      	bne.n	8002650 <decrease_Buffer+0x94>
			 						 	 current_loc_buffer_rx_UART7--;
 8002644:	4b17      	ldr	r3, [pc, #92]	; (80026a4 <decrease_Buffer+0xe8>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	3b01      	subs	r3, #1
 800264a:	4a16      	ldr	r2, [pc, #88]	; (80026a4 <decrease_Buffer+0xe8>)
 800264c:	6013      	str	r3, [r2, #0]
 }
 800264e:	e008      	b.n	8002662 <decrease_Buffer+0xa6>
			 						}else if(USARTx == UART8)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a15      	ldr	r2, [pc, #84]	; (80026a8 <decrease_Buffer+0xec>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d104      	bne.n	8002662 <decrease_Buffer+0xa6>
			 						 	 current_loc_buffer_rx_UART8--;
 8002658:	4b14      	ldr	r3, [pc, #80]	; (80026ac <decrease_Buffer+0xf0>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	3b01      	subs	r3, #1
 800265e:	4a13      	ldr	r2, [pc, #76]	; (80026ac <decrease_Buffer+0xf0>)
 8002660:	6013      	str	r3, [r2, #0]
 }
 8002662:	bf00      	nop
 8002664:	370c      	adds	r7, #12
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40011000 	.word	0x40011000
 8002674:	24000084 	.word	0x24000084
 8002678:	40004400 	.word	0x40004400
 800267c:	24000088 	.word	0x24000088
 8002680:	40004800 	.word	0x40004800
 8002684:	2400008c 	.word	0x2400008c
 8002688:	40004c00 	.word	0x40004c00
 800268c:	24000090 	.word	0x24000090
 8002690:	40005000 	.word	0x40005000
 8002694:	24000094 	.word	0x24000094
 8002698:	40011400 	.word	0x40011400
 800269c:	24000098 	.word	0x24000098
 80026a0:	40007800 	.word	0x40007800
 80026a4:	2400009c 	.word	0x2400009c
 80026a8:	40007c00 	.word	0x40007c00
 80026ac:	240000a0 	.word	0x240000a0

080026b0 <error>:


void error(char* ErrorName)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
	using_as_error_driver_UART(1000);
 80026b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80026bc:	f000 f876 	bl	80027ac <using_as_error_driver_UART>

}
 80026c0:	bf00      	nop
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <ld1_init>:
#include "stm32h745xx.h"
#include <stdbool.h>
void using_as_error_driver_UART(int long_ld1_ld2);

void ld1_init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
	enablePORT(GPIOB);
 80026cc:	4804      	ldr	r0, [pc, #16]	; (80026e0 <ld1_init+0x18>)
 80026ce:	f7fe ffab 	bl	8001628 <enablePORT>
	Set_GPIO_MODER(GPIOB, 0,1);
 80026d2:	2201      	movs	r2, #1
 80026d4:	2100      	movs	r1, #0
 80026d6:	4802      	ldr	r0, [pc, #8]	; (80026e0 <ld1_init+0x18>)
 80026d8:	f7ff f8ae 	bl	8001838 <Set_GPIO_MODER>
}
 80026dc:	bf00      	nop
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	58020400 	.word	0x58020400

080026e4 <ld2_init>:
void ld2_init(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
	enablePORT(GPIOE);
 80026e8:	4804      	ldr	r0, [pc, #16]	; (80026fc <ld2_init+0x18>)
 80026ea:	f7fe ff9d 	bl	8001628 <enablePORT>
	Set_GPIO_MODER(GPIOE, 1, 1);
 80026ee:	2201      	movs	r2, #1
 80026f0:	2101      	movs	r1, #1
 80026f2:	4802      	ldr	r0, [pc, #8]	; (80026fc <ld2_init+0x18>)
 80026f4:	f7ff f8a0 	bl	8001838 <Set_GPIO_MODER>
}
 80026f8:	bf00      	nop
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	58021000 	.word	0x58021000

08002700 <ld3_init>:
void ld3_init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
	enablePORT(GPIOB);
 8002704:	4804      	ldr	r0, [pc, #16]	; (8002718 <ld3_init+0x18>)
 8002706:	f7fe ff8f 	bl	8001628 <enablePORT>
	Set_GPIO_MODER(GPIOB, 14, 1);
 800270a:	2201      	movs	r2, #1
 800270c:	210e      	movs	r1, #14
 800270e:	4802      	ldr	r0, [pc, #8]	; (8002718 <ld3_init+0x18>)
 8002710:	f7ff f892 	bl	8001838 <Set_GPIO_MODER>
}
 8002714:	bf00      	nop
 8002716:	bd80      	pop	{r7, pc}
 8002718:	58020400 	.word	0x58020400

0800271c <ld1_on>:
void ld1_on(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
	Set_GPIO_BSRR(GPIOB, 0, false);
 8002720:	2200      	movs	r2, #0
 8002722:	2100      	movs	r1, #0
 8002724:	4802      	ldr	r0, [pc, #8]	; (8002730 <ld1_on+0x14>)
 8002726:	f7ff f8f5 	bl	8001914 <Set_GPIO_BSRR>
}
 800272a:	bf00      	nop
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	58020400 	.word	0x58020400

08002734 <ld2_on>:
void ld2_on(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
	Set_GPIO_BSRR(GPIOE, 1, false);
 8002738:	2200      	movs	r2, #0
 800273a:	2101      	movs	r1, #1
 800273c:	4802      	ldr	r0, [pc, #8]	; (8002748 <ld2_on+0x14>)
 800273e:	f7ff f8e9 	bl	8001914 <Set_GPIO_BSRR>
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	58021000 	.word	0x58021000

0800274c <ld3_on>:

void ld3_on(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
	Set_GPIO_BSRR(GPIOB, 14, false);
 8002750:	2200      	movs	r2, #0
 8002752:	210e      	movs	r1, #14
 8002754:	4802      	ldr	r0, [pc, #8]	; (8002760 <ld3_on+0x14>)
 8002756:	f7ff f8dd 	bl	8001914 <Set_GPIO_BSRR>
}
 800275a:	bf00      	nop
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	58020400 	.word	0x58020400

08002764 <ld1_off>:
void ld1_off(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
	Set_GPIO_BSRR(GPIOB, 0, true);
 8002768:	2201      	movs	r2, #1
 800276a:	2100      	movs	r1, #0
 800276c:	4802      	ldr	r0, [pc, #8]	; (8002778 <ld1_off+0x14>)
 800276e:	f7ff f8d1 	bl	8001914 <Set_GPIO_BSRR>
}
 8002772:	bf00      	nop
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	58020400 	.word	0x58020400

0800277c <ld2_off>:
void ld2_off(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
	Set_GPIO_BSRR(GPIOE, 1, true);
 8002780:	2201      	movs	r2, #1
 8002782:	2101      	movs	r1, #1
 8002784:	4802      	ldr	r0, [pc, #8]	; (8002790 <ld2_off+0x14>)
 8002786:	f7ff f8c5 	bl	8001914 <Set_GPIO_BSRR>
}
 800278a:	bf00      	nop
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	58021000 	.word	0x58021000

08002794 <ld3_off>:

void ld3_off(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
	Set_GPIO_BSRR(GPIOB, 14, true);
 8002798:	2201      	movs	r2, #1
 800279a:	210e      	movs	r1, #14
 800279c:	4802      	ldr	r0, [pc, #8]	; (80027a8 <ld3_off+0x14>)
 800279e:	f7ff f8b9 	bl	8001914 <Set_GPIO_BSRR>
}
 80027a2:	bf00      	nop
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	58020400 	.word	0x58020400

080027ac <using_as_error_driver_UART>:
void using_as_error_driver_UART(int long_ld1_ld2)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
	ld1_init();
 80027b4:	f7ff ff88 	bl	80026c8 <ld1_init>
	ld2_init();
 80027b8:	f7ff ff94 	bl	80026e4 <ld2_init>

	while(1)
	{
		ld1_on();
 80027bc:	f7ff ffae 	bl	800271c <ld1_on>
		ld2_on();
 80027c0:	f7ff ffb8 	bl	8002734 <ld2_on>
		systickDelayMs(long_ld1_ld2);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f7ff fa9b 	bl	8001d00 <systickDelayMs>
		ld2_off();
 80027ca:	f7ff ffd7 	bl	800277c <ld2_off>
		ld1_off();
 80027ce:	f7ff ffc9 	bl	8002764 <ld1_off>
		systickDelayMs(long_ld1_ld2);
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f7ff fa94 	bl	8001d00 <systickDelayMs>
	{
 80027d8:	e7f0      	b.n	80027bc <using_as_error_driver_UART+0x10>
	...

080027dc <main>:
unsigned long count;

void clear_arr(char* Buffer,int size);

int main(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b088      	sub	sp, #32
 80027e0:	af04      	add	r7, sp, #16

	SysClockConfig();
 80027e2:	f7fe fe6d 	bl	80014c0 <SysClockConfig>
	enablePORT(GPIOC);
 80027e6:	4813      	ldr	r0, [pc, #76]	; (8002834 <main+0x58>)
 80027e8:	f7fe ff1e 	bl	8001628 <enablePORT>
	Uart_init(GPIOB, USART1, 6, 7, 7, 9600, 1024);
 80027ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027f0:	9302      	str	r3, [sp, #8]
 80027f2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80027f6:	9301      	str	r3, [sp, #4]
 80027f8:	2307      	movs	r3, #7
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	2307      	movs	r3, #7
 80027fe:	2206      	movs	r2, #6
 8002800:	490d      	ldr	r1, [pc, #52]	; (8002838 <main+0x5c>)
 8002802:	480e      	ldr	r0, [pc, #56]	; (800283c <main+0x60>)
 8002804:	f7ff faca 	bl	8001d9c <Uart_init>
	init_Bluetooh(USART1);
 8002808:	480b      	ldr	r0, [pc, #44]	; (8002838 <main+0x5c>)
 800280a:	f7fd fdc1 	bl	8000390 <init_Bluetooh>
	char* version = get_Version();
 800280e:	f7fd fdcf 	bl	80003b0 <get_Version>
 8002812:	60f8      	str	r0, [r7, #12]
	char* addr = get_BLEAddr();
 8002814:	f7fd fe26 	bl	8000464 <get_BLEAddr>
 8002818:	60b8      	str	r0, [r7, #8]
	char* name = get_Name() ;
 800281a:	f7fd fe8b 	bl	8000534 <get_Name>
 800281e:	6078      	str	r0, [r7, #4]
	set_Name("Master");
 8002820:	4807      	ldr	r0, [pc, #28]	; (8002840 <main+0x64>)
 8002822:	f7fd feef 	bl	8000604 <set_Name>
	name = get_Name() ;
 8002826:	f7fd fe85 	bl	8000534 <get_Name>
 800282a:	6078      	str	r0, [r7, #4]
	while(1)
	{


		systickDelayMs(10);
 800282c:	200a      	movs	r0, #10
 800282e:	f7ff fa67 	bl	8001d00 <systickDelayMs>
 8002832:	e7fb      	b.n	800282c <main+0x50>
 8002834:	58020800 	.word	0x58020800
 8002838:	40011000 	.word	0x40011000
 800283c:	58020400 	.word	0x58020400
 8002840:	08003d68 	.word	0x08003d68

08002844 <USART1_IRQHandler>:
	}
	return 0 ;
}
void USART1_IRQHandler(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
	//Check if RXNE is set
	if((USART1->ISR & ISR_RXNE))
 8002848:	4b05      	ldr	r3, [pc, #20]	; (8002860 <USART1_IRQHandler+0x1c>)
 800284a:	69db      	ldr	r3, [r3, #28]
 800284c:	f003 0320 	and.w	r3, r3, #32
 8002850:	2b00      	cmp	r3, #0
 8002852:	d002      	beq.n	800285a <USART1_IRQHandler+0x16>
	{
		//Do Something
		UART1_rx_interrupt(USART1);
 8002854:	4802      	ldr	r0, [pc, #8]	; (8002860 <USART1_IRQHandler+0x1c>)
 8002856:	f7ff fd39 	bl	80022cc <UART1_rx_interrupt>
	}
}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	40011000 	.word	0x40011000

08002864 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
	return 1;
 8002868:	2301      	movs	r3, #1
}
 800286a:	4618      	mov	r0, r3
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <_kill>:

int _kill(int pid, int sig)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800287e:	f000 f8e1 	bl	8002a44 <__errno>
 8002882:	4603      	mov	r3, r0
 8002884:	2216      	movs	r2, #22
 8002886:	601a      	str	r2, [r3, #0]
	return -1;
 8002888:	f04f 33ff 	mov.w	r3, #4294967295
}
 800288c:	4618      	mov	r0, r3
 800288e:	3708      	adds	r7, #8
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <_exit>:

void _exit (int status)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800289c:	f04f 31ff 	mov.w	r1, #4294967295
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f7ff ffe7 	bl	8002874 <_kill>
	while (1) {}		/* Make sure we hang here */
 80028a6:	e7fe      	b.n	80028a6 <_exit+0x12>

080028a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028b4:	2300      	movs	r3, #0
 80028b6:	617b      	str	r3, [r7, #20]
 80028b8:	e00a      	b.n	80028d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80028ba:	f3af 8000 	nop.w
 80028be:	4601      	mov	r1, r0
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	1c5a      	adds	r2, r3, #1
 80028c4:	60ba      	str	r2, [r7, #8]
 80028c6:	b2ca      	uxtb	r2, r1
 80028c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	3301      	adds	r3, #1
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	697a      	ldr	r2, [r7, #20]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	dbf0      	blt.n	80028ba <_read+0x12>
	}

return len;
 80028d8:	687b      	ldr	r3, [r7, #4]
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3718      	adds	r7, #24
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b086      	sub	sp, #24
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	60f8      	str	r0, [r7, #12]
 80028ea:	60b9      	str	r1, [r7, #8]
 80028ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ee:	2300      	movs	r3, #0
 80028f0:	617b      	str	r3, [r7, #20]
 80028f2:	e009      	b.n	8002908 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	1c5a      	adds	r2, r3, #1
 80028f8:	60ba      	str	r2, [r7, #8]
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	3301      	adds	r3, #1
 8002906:	617b      	str	r3, [r7, #20]
 8002908:	697a      	ldr	r2, [r7, #20]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	429a      	cmp	r2, r3
 800290e:	dbf1      	blt.n	80028f4 <_write+0x12>
	}
	return len;
 8002910:	687b      	ldr	r3, [r7, #4]
}
 8002912:	4618      	mov	r0, r3
 8002914:	3718      	adds	r7, #24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <_close>:

int _close(int file)
{
 800291a:	b480      	push	{r7}
 800291c:	b083      	sub	sp, #12
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
	return -1;
 8002922:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002926:	4618      	mov	r0, r3
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002932:	b480      	push	{r7}
 8002934:	b083      	sub	sp, #12
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
 800293a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002942:	605a      	str	r2, [r3, #4]
	return 0;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <_isatty>:

int _isatty(int file)
{
 8002952:	b480      	push	{r7}
 8002954:	b083      	sub	sp, #12
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
	return 1;
 800295a:	2301      	movs	r3, #1
}
 800295c:	4618      	mov	r0, r3
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr

08002968 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002968:	b480      	push	{r7}
 800296a:	b085      	sub	sp, #20
 800296c:	af00      	add	r7, sp, #0
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	60b9      	str	r1, [r7, #8]
 8002972:	607a      	str	r2, [r7, #4]
	return 0;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3714      	adds	r7, #20
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
	...

08002984 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800298c:	4a14      	ldr	r2, [pc, #80]	; (80029e0 <_sbrk+0x5c>)
 800298e:	4b15      	ldr	r3, [pc, #84]	; (80029e4 <_sbrk+0x60>)
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002998:	4b13      	ldr	r3, [pc, #76]	; (80029e8 <_sbrk+0x64>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d102      	bne.n	80029a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029a0:	4b11      	ldr	r3, [pc, #68]	; (80029e8 <_sbrk+0x64>)
 80029a2:	4a12      	ldr	r2, [pc, #72]	; (80029ec <_sbrk+0x68>)
 80029a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029a6:	4b10      	ldr	r3, [pc, #64]	; (80029e8 <_sbrk+0x64>)
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4413      	add	r3, r2
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d207      	bcs.n	80029c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029b4:	f000 f846 	bl	8002a44 <__errno>
 80029b8:	4603      	mov	r3, r0
 80029ba:	220c      	movs	r2, #12
 80029bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029be:	f04f 33ff 	mov.w	r3, #4294967295
 80029c2:	e009      	b.n	80029d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029c4:	4b08      	ldr	r3, [pc, #32]	; (80029e8 <_sbrk+0x64>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029ca:	4b07      	ldr	r3, [pc, #28]	; (80029e8 <_sbrk+0x64>)
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4413      	add	r3, r2
 80029d2:	4a05      	ldr	r2, [pc, #20]	; (80029e8 <_sbrk+0x64>)
 80029d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029d6:	68fb      	ldr	r3, [r7, #12]
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3718      	adds	r7, #24
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	24080000 	.word	0x24080000
 80029e4:	00000400 	.word	0x00000400
 80029e8:	240000a4 	.word	0x240000a4
 80029ec:	24000100 	.word	0x24000100

080029f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80029f0:	480d      	ldr	r0, [pc, #52]	; (8002a28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80029f2:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80029f4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029f8:	480c      	ldr	r0, [pc, #48]	; (8002a2c <LoopForever+0x6>)
  ldr r1, =_edata
 80029fa:	490d      	ldr	r1, [pc, #52]	; (8002a30 <LoopForever+0xa>)
  ldr r2, =_sidata
 80029fc:	4a0d      	ldr	r2, [pc, #52]	; (8002a34 <LoopForever+0xe>)
  movs r3, #0
 80029fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a00:	e002      	b.n	8002a08 <LoopCopyDataInit>

08002a02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a06:	3304      	adds	r3, #4

08002a08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a0c:	d3f9      	bcc.n	8002a02 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a0e:	4a0a      	ldr	r2, [pc, #40]	; (8002a38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a10:	4c0a      	ldr	r4, [pc, #40]	; (8002a3c <LoopForever+0x16>)
  movs r3, #0
 8002a12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a14:	e001      	b.n	8002a1a <LoopFillZerobss>

08002a16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a18:	3204      	adds	r2, #4

08002a1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a1c:	d3fb      	bcc.n	8002a16 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002a1e:	f000 f817 	bl	8002a50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a22:	f7ff fedb 	bl	80027dc <main>

08002a26 <LoopForever>:

LoopForever:
    b LoopForever
 8002a26:	e7fe      	b.n	8002a26 <LoopForever>
  ldr   r0, =_estack
 8002a28:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002a2c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002a30:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 8002a34:	08003ec4 	.word	0x08003ec4
  ldr r2, =_sbss
 8002a38:	24000064 	.word	0x24000064
  ldr r4, =_ebss
 8002a3c:	24000100 	.word	0x24000100

08002a40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a40:	e7fe      	b.n	8002a40 <ADC1_2_IRQHandler>
	...

08002a44 <__errno>:
 8002a44:	4b01      	ldr	r3, [pc, #4]	; (8002a4c <__errno+0x8>)
 8002a46:	6818      	ldr	r0, [r3, #0]
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	24000000 	.word	0x24000000

08002a50 <__libc_init_array>:
 8002a50:	b570      	push	{r4, r5, r6, lr}
 8002a52:	4d0d      	ldr	r5, [pc, #52]	; (8002a88 <__libc_init_array+0x38>)
 8002a54:	4c0d      	ldr	r4, [pc, #52]	; (8002a8c <__libc_init_array+0x3c>)
 8002a56:	1b64      	subs	r4, r4, r5
 8002a58:	10a4      	asrs	r4, r4, #2
 8002a5a:	2600      	movs	r6, #0
 8002a5c:	42a6      	cmp	r6, r4
 8002a5e:	d109      	bne.n	8002a74 <__libc_init_array+0x24>
 8002a60:	4d0b      	ldr	r5, [pc, #44]	; (8002a90 <__libc_init_array+0x40>)
 8002a62:	4c0c      	ldr	r4, [pc, #48]	; (8002a94 <__libc_init_array+0x44>)
 8002a64:	f001 f84e 	bl	8003b04 <_init>
 8002a68:	1b64      	subs	r4, r4, r5
 8002a6a:	10a4      	asrs	r4, r4, #2
 8002a6c:	2600      	movs	r6, #0
 8002a6e:	42a6      	cmp	r6, r4
 8002a70:	d105      	bne.n	8002a7e <__libc_init_array+0x2e>
 8002a72:	bd70      	pop	{r4, r5, r6, pc}
 8002a74:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a78:	4798      	blx	r3
 8002a7a:	3601      	adds	r6, #1
 8002a7c:	e7ee      	b.n	8002a5c <__libc_init_array+0xc>
 8002a7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a82:	4798      	blx	r3
 8002a84:	3601      	adds	r6, #1
 8002a86:	e7f2      	b.n	8002a6e <__libc_init_array+0x1e>
 8002a88:	08003ebc 	.word	0x08003ebc
 8002a8c:	08003ebc 	.word	0x08003ebc
 8002a90:	08003ebc 	.word	0x08003ebc
 8002a94:	08003ec0 	.word	0x08003ec0

08002a98 <malloc>:
 8002a98:	4b02      	ldr	r3, [pc, #8]	; (8002aa4 <malloc+0xc>)
 8002a9a:	4601      	mov	r1, r0
 8002a9c:	6818      	ldr	r0, [r3, #0]
 8002a9e:	f000 b85b 	b.w	8002b58 <_malloc_r>
 8002aa2:	bf00      	nop
 8002aa4:	24000000 	.word	0x24000000

08002aa8 <memset>:
 8002aa8:	4402      	add	r2, r0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d100      	bne.n	8002ab2 <memset+0xa>
 8002ab0:	4770      	bx	lr
 8002ab2:	f803 1b01 	strb.w	r1, [r3], #1
 8002ab6:	e7f9      	b.n	8002aac <memset+0x4>

08002ab8 <_free_r>:
 8002ab8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002aba:	2900      	cmp	r1, #0
 8002abc:	d048      	beq.n	8002b50 <_free_r+0x98>
 8002abe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ac2:	9001      	str	r0, [sp, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	f1a1 0404 	sub.w	r4, r1, #4
 8002aca:	bfb8      	it	lt
 8002acc:	18e4      	addlt	r4, r4, r3
 8002ace:	f000 f949 	bl	8002d64 <__malloc_lock>
 8002ad2:	4a20      	ldr	r2, [pc, #128]	; (8002b54 <_free_r+0x9c>)
 8002ad4:	9801      	ldr	r0, [sp, #4]
 8002ad6:	6813      	ldr	r3, [r2, #0]
 8002ad8:	4615      	mov	r5, r2
 8002ada:	b933      	cbnz	r3, 8002aea <_free_r+0x32>
 8002adc:	6063      	str	r3, [r4, #4]
 8002ade:	6014      	str	r4, [r2, #0]
 8002ae0:	b003      	add	sp, #12
 8002ae2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002ae6:	f000 b943 	b.w	8002d70 <__malloc_unlock>
 8002aea:	42a3      	cmp	r3, r4
 8002aec:	d90b      	bls.n	8002b06 <_free_r+0x4e>
 8002aee:	6821      	ldr	r1, [r4, #0]
 8002af0:	1862      	adds	r2, r4, r1
 8002af2:	4293      	cmp	r3, r2
 8002af4:	bf04      	itt	eq
 8002af6:	681a      	ldreq	r2, [r3, #0]
 8002af8:	685b      	ldreq	r3, [r3, #4]
 8002afa:	6063      	str	r3, [r4, #4]
 8002afc:	bf04      	itt	eq
 8002afe:	1852      	addeq	r2, r2, r1
 8002b00:	6022      	streq	r2, [r4, #0]
 8002b02:	602c      	str	r4, [r5, #0]
 8002b04:	e7ec      	b.n	8002ae0 <_free_r+0x28>
 8002b06:	461a      	mov	r2, r3
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	b10b      	cbz	r3, 8002b10 <_free_r+0x58>
 8002b0c:	42a3      	cmp	r3, r4
 8002b0e:	d9fa      	bls.n	8002b06 <_free_r+0x4e>
 8002b10:	6811      	ldr	r1, [r2, #0]
 8002b12:	1855      	adds	r5, r2, r1
 8002b14:	42a5      	cmp	r5, r4
 8002b16:	d10b      	bne.n	8002b30 <_free_r+0x78>
 8002b18:	6824      	ldr	r4, [r4, #0]
 8002b1a:	4421      	add	r1, r4
 8002b1c:	1854      	adds	r4, r2, r1
 8002b1e:	42a3      	cmp	r3, r4
 8002b20:	6011      	str	r1, [r2, #0]
 8002b22:	d1dd      	bne.n	8002ae0 <_free_r+0x28>
 8002b24:	681c      	ldr	r4, [r3, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	6053      	str	r3, [r2, #4]
 8002b2a:	4421      	add	r1, r4
 8002b2c:	6011      	str	r1, [r2, #0]
 8002b2e:	e7d7      	b.n	8002ae0 <_free_r+0x28>
 8002b30:	d902      	bls.n	8002b38 <_free_r+0x80>
 8002b32:	230c      	movs	r3, #12
 8002b34:	6003      	str	r3, [r0, #0]
 8002b36:	e7d3      	b.n	8002ae0 <_free_r+0x28>
 8002b38:	6825      	ldr	r5, [r4, #0]
 8002b3a:	1961      	adds	r1, r4, r5
 8002b3c:	428b      	cmp	r3, r1
 8002b3e:	bf04      	itt	eq
 8002b40:	6819      	ldreq	r1, [r3, #0]
 8002b42:	685b      	ldreq	r3, [r3, #4]
 8002b44:	6063      	str	r3, [r4, #4]
 8002b46:	bf04      	itt	eq
 8002b48:	1949      	addeq	r1, r1, r5
 8002b4a:	6021      	streq	r1, [r4, #0]
 8002b4c:	6054      	str	r4, [r2, #4]
 8002b4e:	e7c7      	b.n	8002ae0 <_free_r+0x28>
 8002b50:	b003      	add	sp, #12
 8002b52:	bd30      	pop	{r4, r5, pc}
 8002b54:	240000a8 	.word	0x240000a8

08002b58 <_malloc_r>:
 8002b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b5a:	1ccd      	adds	r5, r1, #3
 8002b5c:	f025 0503 	bic.w	r5, r5, #3
 8002b60:	3508      	adds	r5, #8
 8002b62:	2d0c      	cmp	r5, #12
 8002b64:	bf38      	it	cc
 8002b66:	250c      	movcc	r5, #12
 8002b68:	2d00      	cmp	r5, #0
 8002b6a:	4606      	mov	r6, r0
 8002b6c:	db01      	blt.n	8002b72 <_malloc_r+0x1a>
 8002b6e:	42a9      	cmp	r1, r5
 8002b70:	d903      	bls.n	8002b7a <_malloc_r+0x22>
 8002b72:	230c      	movs	r3, #12
 8002b74:	6033      	str	r3, [r6, #0]
 8002b76:	2000      	movs	r0, #0
 8002b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b7a:	f000 f8f3 	bl	8002d64 <__malloc_lock>
 8002b7e:	4921      	ldr	r1, [pc, #132]	; (8002c04 <_malloc_r+0xac>)
 8002b80:	680a      	ldr	r2, [r1, #0]
 8002b82:	4614      	mov	r4, r2
 8002b84:	b99c      	cbnz	r4, 8002bae <_malloc_r+0x56>
 8002b86:	4f20      	ldr	r7, [pc, #128]	; (8002c08 <_malloc_r+0xb0>)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	b923      	cbnz	r3, 8002b96 <_malloc_r+0x3e>
 8002b8c:	4621      	mov	r1, r4
 8002b8e:	4630      	mov	r0, r6
 8002b90:	f000 f83c 	bl	8002c0c <_sbrk_r>
 8002b94:	6038      	str	r0, [r7, #0]
 8002b96:	4629      	mov	r1, r5
 8002b98:	4630      	mov	r0, r6
 8002b9a:	f000 f837 	bl	8002c0c <_sbrk_r>
 8002b9e:	1c43      	adds	r3, r0, #1
 8002ba0:	d123      	bne.n	8002bea <_malloc_r+0x92>
 8002ba2:	230c      	movs	r3, #12
 8002ba4:	6033      	str	r3, [r6, #0]
 8002ba6:	4630      	mov	r0, r6
 8002ba8:	f000 f8e2 	bl	8002d70 <__malloc_unlock>
 8002bac:	e7e3      	b.n	8002b76 <_malloc_r+0x1e>
 8002bae:	6823      	ldr	r3, [r4, #0]
 8002bb0:	1b5b      	subs	r3, r3, r5
 8002bb2:	d417      	bmi.n	8002be4 <_malloc_r+0x8c>
 8002bb4:	2b0b      	cmp	r3, #11
 8002bb6:	d903      	bls.n	8002bc0 <_malloc_r+0x68>
 8002bb8:	6023      	str	r3, [r4, #0]
 8002bba:	441c      	add	r4, r3
 8002bbc:	6025      	str	r5, [r4, #0]
 8002bbe:	e004      	b.n	8002bca <_malloc_r+0x72>
 8002bc0:	6863      	ldr	r3, [r4, #4]
 8002bc2:	42a2      	cmp	r2, r4
 8002bc4:	bf0c      	ite	eq
 8002bc6:	600b      	streq	r3, [r1, #0]
 8002bc8:	6053      	strne	r3, [r2, #4]
 8002bca:	4630      	mov	r0, r6
 8002bcc:	f000 f8d0 	bl	8002d70 <__malloc_unlock>
 8002bd0:	f104 000b 	add.w	r0, r4, #11
 8002bd4:	1d23      	adds	r3, r4, #4
 8002bd6:	f020 0007 	bic.w	r0, r0, #7
 8002bda:	1ac2      	subs	r2, r0, r3
 8002bdc:	d0cc      	beq.n	8002b78 <_malloc_r+0x20>
 8002bde:	1a1b      	subs	r3, r3, r0
 8002be0:	50a3      	str	r3, [r4, r2]
 8002be2:	e7c9      	b.n	8002b78 <_malloc_r+0x20>
 8002be4:	4622      	mov	r2, r4
 8002be6:	6864      	ldr	r4, [r4, #4]
 8002be8:	e7cc      	b.n	8002b84 <_malloc_r+0x2c>
 8002bea:	1cc4      	adds	r4, r0, #3
 8002bec:	f024 0403 	bic.w	r4, r4, #3
 8002bf0:	42a0      	cmp	r0, r4
 8002bf2:	d0e3      	beq.n	8002bbc <_malloc_r+0x64>
 8002bf4:	1a21      	subs	r1, r4, r0
 8002bf6:	4630      	mov	r0, r6
 8002bf8:	f000 f808 	bl	8002c0c <_sbrk_r>
 8002bfc:	3001      	adds	r0, #1
 8002bfe:	d1dd      	bne.n	8002bbc <_malloc_r+0x64>
 8002c00:	e7cf      	b.n	8002ba2 <_malloc_r+0x4a>
 8002c02:	bf00      	nop
 8002c04:	240000a8 	.word	0x240000a8
 8002c08:	240000ac 	.word	0x240000ac

08002c0c <_sbrk_r>:
 8002c0c:	b538      	push	{r3, r4, r5, lr}
 8002c0e:	4d06      	ldr	r5, [pc, #24]	; (8002c28 <_sbrk_r+0x1c>)
 8002c10:	2300      	movs	r3, #0
 8002c12:	4604      	mov	r4, r0
 8002c14:	4608      	mov	r0, r1
 8002c16:	602b      	str	r3, [r5, #0]
 8002c18:	f7ff feb4 	bl	8002984 <_sbrk>
 8002c1c:	1c43      	adds	r3, r0, #1
 8002c1e:	d102      	bne.n	8002c26 <_sbrk_r+0x1a>
 8002c20:	682b      	ldr	r3, [r5, #0]
 8002c22:	b103      	cbz	r3, 8002c26 <_sbrk_r+0x1a>
 8002c24:	6023      	str	r3, [r4, #0]
 8002c26:	bd38      	pop	{r3, r4, r5, pc}
 8002c28:	240000f0 	.word	0x240000f0

08002c2c <strcat>:
 8002c2c:	b510      	push	{r4, lr}
 8002c2e:	4602      	mov	r2, r0
 8002c30:	7814      	ldrb	r4, [r2, #0]
 8002c32:	4613      	mov	r3, r2
 8002c34:	3201      	adds	r2, #1
 8002c36:	2c00      	cmp	r4, #0
 8002c38:	d1fa      	bne.n	8002c30 <strcat+0x4>
 8002c3a:	3b01      	subs	r3, #1
 8002c3c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c40:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002c44:	2a00      	cmp	r2, #0
 8002c46:	d1f9      	bne.n	8002c3c <strcat+0x10>
 8002c48:	bd10      	pop	{r4, pc}
	...

08002c4c <strtok>:
 8002c4c:	4b16      	ldr	r3, [pc, #88]	; (8002ca8 <strtok+0x5c>)
 8002c4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002c50:	681e      	ldr	r6, [r3, #0]
 8002c52:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8002c54:	4605      	mov	r5, r0
 8002c56:	b9fc      	cbnz	r4, 8002c98 <strtok+0x4c>
 8002c58:	2050      	movs	r0, #80	; 0x50
 8002c5a:	9101      	str	r1, [sp, #4]
 8002c5c:	f7ff ff1c 	bl	8002a98 <malloc>
 8002c60:	9901      	ldr	r1, [sp, #4]
 8002c62:	65b0      	str	r0, [r6, #88]	; 0x58
 8002c64:	4602      	mov	r2, r0
 8002c66:	b920      	cbnz	r0, 8002c72 <strtok+0x26>
 8002c68:	4b10      	ldr	r3, [pc, #64]	; (8002cac <strtok+0x60>)
 8002c6a:	4811      	ldr	r0, [pc, #68]	; (8002cb0 <strtok+0x64>)
 8002c6c:	2157      	movs	r1, #87	; 0x57
 8002c6e:	f000 f849 	bl	8002d04 <__assert_func>
 8002c72:	e9c0 4400 	strd	r4, r4, [r0]
 8002c76:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8002c7a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8002c7e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8002c82:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8002c86:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8002c8a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8002c8e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8002c92:	6184      	str	r4, [r0, #24]
 8002c94:	7704      	strb	r4, [r0, #28]
 8002c96:	6244      	str	r4, [r0, #36]	; 0x24
 8002c98:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	4628      	mov	r0, r5
 8002c9e:	b002      	add	sp, #8
 8002ca0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002ca4:	f000 b806 	b.w	8002cb4 <__strtok_r>
 8002ca8:	24000000 	.word	0x24000000
 8002cac:	08003d74 	.word	0x08003d74
 8002cb0:	08003d8b 	.word	0x08003d8b

08002cb4 <__strtok_r>:
 8002cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cb6:	b908      	cbnz	r0, 8002cbc <__strtok_r+0x8>
 8002cb8:	6810      	ldr	r0, [r2, #0]
 8002cba:	b188      	cbz	r0, 8002ce0 <__strtok_r+0x2c>
 8002cbc:	4604      	mov	r4, r0
 8002cbe:	4620      	mov	r0, r4
 8002cc0:	f814 5b01 	ldrb.w	r5, [r4], #1
 8002cc4:	460f      	mov	r7, r1
 8002cc6:	f817 6b01 	ldrb.w	r6, [r7], #1
 8002cca:	b91e      	cbnz	r6, 8002cd4 <__strtok_r+0x20>
 8002ccc:	b965      	cbnz	r5, 8002ce8 <__strtok_r+0x34>
 8002cce:	6015      	str	r5, [r2, #0]
 8002cd0:	4628      	mov	r0, r5
 8002cd2:	e005      	b.n	8002ce0 <__strtok_r+0x2c>
 8002cd4:	42b5      	cmp	r5, r6
 8002cd6:	d1f6      	bne.n	8002cc6 <__strtok_r+0x12>
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1f0      	bne.n	8002cbe <__strtok_r+0xa>
 8002cdc:	6014      	str	r4, [r2, #0]
 8002cde:	7003      	strb	r3, [r0, #0]
 8002ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ce2:	461c      	mov	r4, r3
 8002ce4:	e00c      	b.n	8002d00 <__strtok_r+0x4c>
 8002ce6:	b915      	cbnz	r5, 8002cee <__strtok_r+0x3a>
 8002ce8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002cec:	460e      	mov	r6, r1
 8002cee:	f816 5b01 	ldrb.w	r5, [r6], #1
 8002cf2:	42ab      	cmp	r3, r5
 8002cf4:	d1f7      	bne.n	8002ce6 <__strtok_r+0x32>
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d0f3      	beq.n	8002ce2 <__strtok_r+0x2e>
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	f804 3c01 	strb.w	r3, [r4, #-1]
 8002d00:	6014      	str	r4, [r2, #0]
 8002d02:	e7ed      	b.n	8002ce0 <__strtok_r+0x2c>

08002d04 <__assert_func>:
 8002d04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002d06:	4614      	mov	r4, r2
 8002d08:	461a      	mov	r2, r3
 8002d0a:	4b09      	ldr	r3, [pc, #36]	; (8002d30 <__assert_func+0x2c>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4605      	mov	r5, r0
 8002d10:	68d8      	ldr	r0, [r3, #12]
 8002d12:	b14c      	cbz	r4, 8002d28 <__assert_func+0x24>
 8002d14:	4b07      	ldr	r3, [pc, #28]	; (8002d34 <__assert_func+0x30>)
 8002d16:	9100      	str	r1, [sp, #0]
 8002d18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002d1c:	4906      	ldr	r1, [pc, #24]	; (8002d38 <__assert_func+0x34>)
 8002d1e:	462b      	mov	r3, r5
 8002d20:	f000 f80e 	bl	8002d40 <fiprintf>
 8002d24:	f000 fbd8 	bl	80034d8 <abort>
 8002d28:	4b04      	ldr	r3, [pc, #16]	; (8002d3c <__assert_func+0x38>)
 8002d2a:	461c      	mov	r4, r3
 8002d2c:	e7f3      	b.n	8002d16 <__assert_func+0x12>
 8002d2e:	bf00      	nop
 8002d30:	24000000 	.word	0x24000000
 8002d34:	08003dec 	.word	0x08003dec
 8002d38:	08003df9 	.word	0x08003df9
 8002d3c:	08003e27 	.word	0x08003e27

08002d40 <fiprintf>:
 8002d40:	b40e      	push	{r1, r2, r3}
 8002d42:	b503      	push	{r0, r1, lr}
 8002d44:	4601      	mov	r1, r0
 8002d46:	ab03      	add	r3, sp, #12
 8002d48:	4805      	ldr	r0, [pc, #20]	; (8002d60 <fiprintf+0x20>)
 8002d4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002d4e:	6800      	ldr	r0, [r0, #0]
 8002d50:	9301      	str	r3, [sp, #4]
 8002d52:	f000 f83d 	bl	8002dd0 <_vfiprintf_r>
 8002d56:	b002      	add	sp, #8
 8002d58:	f85d eb04 	ldr.w	lr, [sp], #4
 8002d5c:	b003      	add	sp, #12
 8002d5e:	4770      	bx	lr
 8002d60:	24000000 	.word	0x24000000

08002d64 <__malloc_lock>:
 8002d64:	4801      	ldr	r0, [pc, #4]	; (8002d6c <__malloc_lock+0x8>)
 8002d66:	f000 bd77 	b.w	8003858 <__retarget_lock_acquire_recursive>
 8002d6a:	bf00      	nop
 8002d6c:	240000f8 	.word	0x240000f8

08002d70 <__malloc_unlock>:
 8002d70:	4801      	ldr	r0, [pc, #4]	; (8002d78 <__malloc_unlock+0x8>)
 8002d72:	f000 bd72 	b.w	800385a <__retarget_lock_release_recursive>
 8002d76:	bf00      	nop
 8002d78:	240000f8 	.word	0x240000f8

08002d7c <__sfputc_r>:
 8002d7c:	6893      	ldr	r3, [r2, #8]
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	b410      	push	{r4}
 8002d84:	6093      	str	r3, [r2, #8]
 8002d86:	da08      	bge.n	8002d9a <__sfputc_r+0x1e>
 8002d88:	6994      	ldr	r4, [r2, #24]
 8002d8a:	42a3      	cmp	r3, r4
 8002d8c:	db01      	blt.n	8002d92 <__sfputc_r+0x16>
 8002d8e:	290a      	cmp	r1, #10
 8002d90:	d103      	bne.n	8002d9a <__sfputc_r+0x1e>
 8002d92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d96:	f000 badf 	b.w	8003358 <__swbuf_r>
 8002d9a:	6813      	ldr	r3, [r2, #0]
 8002d9c:	1c58      	adds	r0, r3, #1
 8002d9e:	6010      	str	r0, [r2, #0]
 8002da0:	7019      	strb	r1, [r3, #0]
 8002da2:	4608      	mov	r0, r1
 8002da4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002da8:	4770      	bx	lr

08002daa <__sfputs_r>:
 8002daa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dac:	4606      	mov	r6, r0
 8002dae:	460f      	mov	r7, r1
 8002db0:	4614      	mov	r4, r2
 8002db2:	18d5      	adds	r5, r2, r3
 8002db4:	42ac      	cmp	r4, r5
 8002db6:	d101      	bne.n	8002dbc <__sfputs_r+0x12>
 8002db8:	2000      	movs	r0, #0
 8002dba:	e007      	b.n	8002dcc <__sfputs_r+0x22>
 8002dbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002dc0:	463a      	mov	r2, r7
 8002dc2:	4630      	mov	r0, r6
 8002dc4:	f7ff ffda 	bl	8002d7c <__sfputc_r>
 8002dc8:	1c43      	adds	r3, r0, #1
 8002dca:	d1f3      	bne.n	8002db4 <__sfputs_r+0xa>
 8002dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002dd0 <_vfiprintf_r>:
 8002dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dd4:	460d      	mov	r5, r1
 8002dd6:	b09d      	sub	sp, #116	; 0x74
 8002dd8:	4614      	mov	r4, r2
 8002dda:	4698      	mov	r8, r3
 8002ddc:	4606      	mov	r6, r0
 8002dde:	b118      	cbz	r0, 8002de8 <_vfiprintf_r+0x18>
 8002de0:	6983      	ldr	r3, [r0, #24]
 8002de2:	b90b      	cbnz	r3, 8002de8 <_vfiprintf_r+0x18>
 8002de4:	f000 fc9a 	bl	800371c <__sinit>
 8002de8:	4b89      	ldr	r3, [pc, #548]	; (8003010 <_vfiprintf_r+0x240>)
 8002dea:	429d      	cmp	r5, r3
 8002dec:	d11b      	bne.n	8002e26 <_vfiprintf_r+0x56>
 8002dee:	6875      	ldr	r5, [r6, #4]
 8002df0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002df2:	07d9      	lsls	r1, r3, #31
 8002df4:	d405      	bmi.n	8002e02 <_vfiprintf_r+0x32>
 8002df6:	89ab      	ldrh	r3, [r5, #12]
 8002df8:	059a      	lsls	r2, r3, #22
 8002dfa:	d402      	bmi.n	8002e02 <_vfiprintf_r+0x32>
 8002dfc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002dfe:	f000 fd2b 	bl	8003858 <__retarget_lock_acquire_recursive>
 8002e02:	89ab      	ldrh	r3, [r5, #12]
 8002e04:	071b      	lsls	r3, r3, #28
 8002e06:	d501      	bpl.n	8002e0c <_vfiprintf_r+0x3c>
 8002e08:	692b      	ldr	r3, [r5, #16]
 8002e0a:	b9eb      	cbnz	r3, 8002e48 <_vfiprintf_r+0x78>
 8002e0c:	4629      	mov	r1, r5
 8002e0e:	4630      	mov	r0, r6
 8002e10:	f000 faf4 	bl	80033fc <__swsetup_r>
 8002e14:	b1c0      	cbz	r0, 8002e48 <_vfiprintf_r+0x78>
 8002e16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e18:	07dc      	lsls	r4, r3, #31
 8002e1a:	d50e      	bpl.n	8002e3a <_vfiprintf_r+0x6a>
 8002e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e20:	b01d      	add	sp, #116	; 0x74
 8002e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e26:	4b7b      	ldr	r3, [pc, #492]	; (8003014 <_vfiprintf_r+0x244>)
 8002e28:	429d      	cmp	r5, r3
 8002e2a:	d101      	bne.n	8002e30 <_vfiprintf_r+0x60>
 8002e2c:	68b5      	ldr	r5, [r6, #8]
 8002e2e:	e7df      	b.n	8002df0 <_vfiprintf_r+0x20>
 8002e30:	4b79      	ldr	r3, [pc, #484]	; (8003018 <_vfiprintf_r+0x248>)
 8002e32:	429d      	cmp	r5, r3
 8002e34:	bf08      	it	eq
 8002e36:	68f5      	ldreq	r5, [r6, #12]
 8002e38:	e7da      	b.n	8002df0 <_vfiprintf_r+0x20>
 8002e3a:	89ab      	ldrh	r3, [r5, #12]
 8002e3c:	0598      	lsls	r0, r3, #22
 8002e3e:	d4ed      	bmi.n	8002e1c <_vfiprintf_r+0x4c>
 8002e40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e42:	f000 fd0a 	bl	800385a <__retarget_lock_release_recursive>
 8002e46:	e7e9      	b.n	8002e1c <_vfiprintf_r+0x4c>
 8002e48:	2300      	movs	r3, #0
 8002e4a:	9309      	str	r3, [sp, #36]	; 0x24
 8002e4c:	2320      	movs	r3, #32
 8002e4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e52:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e56:	2330      	movs	r3, #48	; 0x30
 8002e58:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800301c <_vfiprintf_r+0x24c>
 8002e5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e60:	f04f 0901 	mov.w	r9, #1
 8002e64:	4623      	mov	r3, r4
 8002e66:	469a      	mov	sl, r3
 8002e68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e6c:	b10a      	cbz	r2, 8002e72 <_vfiprintf_r+0xa2>
 8002e6e:	2a25      	cmp	r2, #37	; 0x25
 8002e70:	d1f9      	bne.n	8002e66 <_vfiprintf_r+0x96>
 8002e72:	ebba 0b04 	subs.w	fp, sl, r4
 8002e76:	d00b      	beq.n	8002e90 <_vfiprintf_r+0xc0>
 8002e78:	465b      	mov	r3, fp
 8002e7a:	4622      	mov	r2, r4
 8002e7c:	4629      	mov	r1, r5
 8002e7e:	4630      	mov	r0, r6
 8002e80:	f7ff ff93 	bl	8002daa <__sfputs_r>
 8002e84:	3001      	adds	r0, #1
 8002e86:	f000 80aa 	beq.w	8002fde <_vfiprintf_r+0x20e>
 8002e8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002e8c:	445a      	add	r2, fp
 8002e8e:	9209      	str	r2, [sp, #36]	; 0x24
 8002e90:	f89a 3000 	ldrb.w	r3, [sl]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 80a2 	beq.w	8002fde <_vfiprintf_r+0x20e>
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002ea0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ea4:	f10a 0a01 	add.w	sl, sl, #1
 8002ea8:	9304      	str	r3, [sp, #16]
 8002eaa:	9307      	str	r3, [sp, #28]
 8002eac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002eb0:	931a      	str	r3, [sp, #104]	; 0x68
 8002eb2:	4654      	mov	r4, sl
 8002eb4:	2205      	movs	r2, #5
 8002eb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002eba:	4858      	ldr	r0, [pc, #352]	; (800301c <_vfiprintf_r+0x24c>)
 8002ebc:	f7fd fa18 	bl	80002f0 <memchr>
 8002ec0:	9a04      	ldr	r2, [sp, #16]
 8002ec2:	b9d8      	cbnz	r0, 8002efc <_vfiprintf_r+0x12c>
 8002ec4:	06d1      	lsls	r1, r2, #27
 8002ec6:	bf44      	itt	mi
 8002ec8:	2320      	movmi	r3, #32
 8002eca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ece:	0713      	lsls	r3, r2, #28
 8002ed0:	bf44      	itt	mi
 8002ed2:	232b      	movmi	r3, #43	; 0x2b
 8002ed4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ed8:	f89a 3000 	ldrb.w	r3, [sl]
 8002edc:	2b2a      	cmp	r3, #42	; 0x2a
 8002ede:	d015      	beq.n	8002f0c <_vfiprintf_r+0x13c>
 8002ee0:	9a07      	ldr	r2, [sp, #28]
 8002ee2:	4654      	mov	r4, sl
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	f04f 0c0a 	mov.w	ip, #10
 8002eea:	4621      	mov	r1, r4
 8002eec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ef0:	3b30      	subs	r3, #48	; 0x30
 8002ef2:	2b09      	cmp	r3, #9
 8002ef4:	d94e      	bls.n	8002f94 <_vfiprintf_r+0x1c4>
 8002ef6:	b1b0      	cbz	r0, 8002f26 <_vfiprintf_r+0x156>
 8002ef8:	9207      	str	r2, [sp, #28]
 8002efa:	e014      	b.n	8002f26 <_vfiprintf_r+0x156>
 8002efc:	eba0 0308 	sub.w	r3, r0, r8
 8002f00:	fa09 f303 	lsl.w	r3, r9, r3
 8002f04:	4313      	orrs	r3, r2
 8002f06:	9304      	str	r3, [sp, #16]
 8002f08:	46a2      	mov	sl, r4
 8002f0a:	e7d2      	b.n	8002eb2 <_vfiprintf_r+0xe2>
 8002f0c:	9b03      	ldr	r3, [sp, #12]
 8002f0e:	1d19      	adds	r1, r3, #4
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	9103      	str	r1, [sp, #12]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	bfbb      	ittet	lt
 8002f18:	425b      	neglt	r3, r3
 8002f1a:	f042 0202 	orrlt.w	r2, r2, #2
 8002f1e:	9307      	strge	r3, [sp, #28]
 8002f20:	9307      	strlt	r3, [sp, #28]
 8002f22:	bfb8      	it	lt
 8002f24:	9204      	strlt	r2, [sp, #16]
 8002f26:	7823      	ldrb	r3, [r4, #0]
 8002f28:	2b2e      	cmp	r3, #46	; 0x2e
 8002f2a:	d10c      	bne.n	8002f46 <_vfiprintf_r+0x176>
 8002f2c:	7863      	ldrb	r3, [r4, #1]
 8002f2e:	2b2a      	cmp	r3, #42	; 0x2a
 8002f30:	d135      	bne.n	8002f9e <_vfiprintf_r+0x1ce>
 8002f32:	9b03      	ldr	r3, [sp, #12]
 8002f34:	1d1a      	adds	r2, r3, #4
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	9203      	str	r2, [sp, #12]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	bfb8      	it	lt
 8002f3e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002f42:	3402      	adds	r4, #2
 8002f44:	9305      	str	r3, [sp, #20]
 8002f46:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800302c <_vfiprintf_r+0x25c>
 8002f4a:	7821      	ldrb	r1, [r4, #0]
 8002f4c:	2203      	movs	r2, #3
 8002f4e:	4650      	mov	r0, sl
 8002f50:	f7fd f9ce 	bl	80002f0 <memchr>
 8002f54:	b140      	cbz	r0, 8002f68 <_vfiprintf_r+0x198>
 8002f56:	2340      	movs	r3, #64	; 0x40
 8002f58:	eba0 000a 	sub.w	r0, r0, sl
 8002f5c:	fa03 f000 	lsl.w	r0, r3, r0
 8002f60:	9b04      	ldr	r3, [sp, #16]
 8002f62:	4303      	orrs	r3, r0
 8002f64:	3401      	adds	r4, #1
 8002f66:	9304      	str	r3, [sp, #16]
 8002f68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f6c:	482c      	ldr	r0, [pc, #176]	; (8003020 <_vfiprintf_r+0x250>)
 8002f6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002f72:	2206      	movs	r2, #6
 8002f74:	f7fd f9bc 	bl	80002f0 <memchr>
 8002f78:	2800      	cmp	r0, #0
 8002f7a:	d03f      	beq.n	8002ffc <_vfiprintf_r+0x22c>
 8002f7c:	4b29      	ldr	r3, [pc, #164]	; (8003024 <_vfiprintf_r+0x254>)
 8002f7e:	bb1b      	cbnz	r3, 8002fc8 <_vfiprintf_r+0x1f8>
 8002f80:	9b03      	ldr	r3, [sp, #12]
 8002f82:	3307      	adds	r3, #7
 8002f84:	f023 0307 	bic.w	r3, r3, #7
 8002f88:	3308      	adds	r3, #8
 8002f8a:	9303      	str	r3, [sp, #12]
 8002f8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f8e:	443b      	add	r3, r7
 8002f90:	9309      	str	r3, [sp, #36]	; 0x24
 8002f92:	e767      	b.n	8002e64 <_vfiprintf_r+0x94>
 8002f94:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f98:	460c      	mov	r4, r1
 8002f9a:	2001      	movs	r0, #1
 8002f9c:	e7a5      	b.n	8002eea <_vfiprintf_r+0x11a>
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	3401      	adds	r4, #1
 8002fa2:	9305      	str	r3, [sp, #20]
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	f04f 0c0a 	mov.w	ip, #10
 8002faa:	4620      	mov	r0, r4
 8002fac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002fb0:	3a30      	subs	r2, #48	; 0x30
 8002fb2:	2a09      	cmp	r2, #9
 8002fb4:	d903      	bls.n	8002fbe <_vfiprintf_r+0x1ee>
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d0c5      	beq.n	8002f46 <_vfiprintf_r+0x176>
 8002fba:	9105      	str	r1, [sp, #20]
 8002fbc:	e7c3      	b.n	8002f46 <_vfiprintf_r+0x176>
 8002fbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8002fc2:	4604      	mov	r4, r0
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e7f0      	b.n	8002faa <_vfiprintf_r+0x1da>
 8002fc8:	ab03      	add	r3, sp, #12
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	462a      	mov	r2, r5
 8002fce:	4b16      	ldr	r3, [pc, #88]	; (8003028 <_vfiprintf_r+0x258>)
 8002fd0:	a904      	add	r1, sp, #16
 8002fd2:	4630      	mov	r0, r6
 8002fd4:	f3af 8000 	nop.w
 8002fd8:	4607      	mov	r7, r0
 8002fda:	1c78      	adds	r0, r7, #1
 8002fdc:	d1d6      	bne.n	8002f8c <_vfiprintf_r+0x1bc>
 8002fde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002fe0:	07d9      	lsls	r1, r3, #31
 8002fe2:	d405      	bmi.n	8002ff0 <_vfiprintf_r+0x220>
 8002fe4:	89ab      	ldrh	r3, [r5, #12]
 8002fe6:	059a      	lsls	r2, r3, #22
 8002fe8:	d402      	bmi.n	8002ff0 <_vfiprintf_r+0x220>
 8002fea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002fec:	f000 fc35 	bl	800385a <__retarget_lock_release_recursive>
 8002ff0:	89ab      	ldrh	r3, [r5, #12]
 8002ff2:	065b      	lsls	r3, r3, #25
 8002ff4:	f53f af12 	bmi.w	8002e1c <_vfiprintf_r+0x4c>
 8002ff8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002ffa:	e711      	b.n	8002e20 <_vfiprintf_r+0x50>
 8002ffc:	ab03      	add	r3, sp, #12
 8002ffe:	9300      	str	r3, [sp, #0]
 8003000:	462a      	mov	r2, r5
 8003002:	4b09      	ldr	r3, [pc, #36]	; (8003028 <_vfiprintf_r+0x258>)
 8003004:	a904      	add	r1, sp, #16
 8003006:	4630      	mov	r0, r6
 8003008:	f000 f880 	bl	800310c <_printf_i>
 800300c:	e7e4      	b.n	8002fd8 <_vfiprintf_r+0x208>
 800300e:	bf00      	nop
 8003010:	08003e7c 	.word	0x08003e7c
 8003014:	08003e9c 	.word	0x08003e9c
 8003018:	08003e5c 	.word	0x08003e5c
 800301c:	08003e28 	.word	0x08003e28
 8003020:	08003e32 	.word	0x08003e32
 8003024:	00000000 	.word	0x00000000
 8003028:	08002dab 	.word	0x08002dab
 800302c:	08003e2e 	.word	0x08003e2e

08003030 <_printf_common>:
 8003030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003034:	4616      	mov	r6, r2
 8003036:	4699      	mov	r9, r3
 8003038:	688a      	ldr	r2, [r1, #8]
 800303a:	690b      	ldr	r3, [r1, #16]
 800303c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003040:	4293      	cmp	r3, r2
 8003042:	bfb8      	it	lt
 8003044:	4613      	movlt	r3, r2
 8003046:	6033      	str	r3, [r6, #0]
 8003048:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800304c:	4607      	mov	r7, r0
 800304e:	460c      	mov	r4, r1
 8003050:	b10a      	cbz	r2, 8003056 <_printf_common+0x26>
 8003052:	3301      	adds	r3, #1
 8003054:	6033      	str	r3, [r6, #0]
 8003056:	6823      	ldr	r3, [r4, #0]
 8003058:	0699      	lsls	r1, r3, #26
 800305a:	bf42      	ittt	mi
 800305c:	6833      	ldrmi	r3, [r6, #0]
 800305e:	3302      	addmi	r3, #2
 8003060:	6033      	strmi	r3, [r6, #0]
 8003062:	6825      	ldr	r5, [r4, #0]
 8003064:	f015 0506 	ands.w	r5, r5, #6
 8003068:	d106      	bne.n	8003078 <_printf_common+0x48>
 800306a:	f104 0a19 	add.w	sl, r4, #25
 800306e:	68e3      	ldr	r3, [r4, #12]
 8003070:	6832      	ldr	r2, [r6, #0]
 8003072:	1a9b      	subs	r3, r3, r2
 8003074:	42ab      	cmp	r3, r5
 8003076:	dc26      	bgt.n	80030c6 <_printf_common+0x96>
 8003078:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800307c:	1e13      	subs	r3, r2, #0
 800307e:	6822      	ldr	r2, [r4, #0]
 8003080:	bf18      	it	ne
 8003082:	2301      	movne	r3, #1
 8003084:	0692      	lsls	r2, r2, #26
 8003086:	d42b      	bmi.n	80030e0 <_printf_common+0xb0>
 8003088:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800308c:	4649      	mov	r1, r9
 800308e:	4638      	mov	r0, r7
 8003090:	47c0      	blx	r8
 8003092:	3001      	adds	r0, #1
 8003094:	d01e      	beq.n	80030d4 <_printf_common+0xa4>
 8003096:	6823      	ldr	r3, [r4, #0]
 8003098:	68e5      	ldr	r5, [r4, #12]
 800309a:	6832      	ldr	r2, [r6, #0]
 800309c:	f003 0306 	and.w	r3, r3, #6
 80030a0:	2b04      	cmp	r3, #4
 80030a2:	bf08      	it	eq
 80030a4:	1aad      	subeq	r5, r5, r2
 80030a6:	68a3      	ldr	r3, [r4, #8]
 80030a8:	6922      	ldr	r2, [r4, #16]
 80030aa:	bf0c      	ite	eq
 80030ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030b0:	2500      	movne	r5, #0
 80030b2:	4293      	cmp	r3, r2
 80030b4:	bfc4      	itt	gt
 80030b6:	1a9b      	subgt	r3, r3, r2
 80030b8:	18ed      	addgt	r5, r5, r3
 80030ba:	2600      	movs	r6, #0
 80030bc:	341a      	adds	r4, #26
 80030be:	42b5      	cmp	r5, r6
 80030c0:	d11a      	bne.n	80030f8 <_printf_common+0xc8>
 80030c2:	2000      	movs	r0, #0
 80030c4:	e008      	b.n	80030d8 <_printf_common+0xa8>
 80030c6:	2301      	movs	r3, #1
 80030c8:	4652      	mov	r2, sl
 80030ca:	4649      	mov	r1, r9
 80030cc:	4638      	mov	r0, r7
 80030ce:	47c0      	blx	r8
 80030d0:	3001      	adds	r0, #1
 80030d2:	d103      	bne.n	80030dc <_printf_common+0xac>
 80030d4:	f04f 30ff 	mov.w	r0, #4294967295
 80030d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030dc:	3501      	adds	r5, #1
 80030de:	e7c6      	b.n	800306e <_printf_common+0x3e>
 80030e0:	18e1      	adds	r1, r4, r3
 80030e2:	1c5a      	adds	r2, r3, #1
 80030e4:	2030      	movs	r0, #48	; 0x30
 80030e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80030ea:	4422      	add	r2, r4
 80030ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80030f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80030f4:	3302      	adds	r3, #2
 80030f6:	e7c7      	b.n	8003088 <_printf_common+0x58>
 80030f8:	2301      	movs	r3, #1
 80030fa:	4622      	mov	r2, r4
 80030fc:	4649      	mov	r1, r9
 80030fe:	4638      	mov	r0, r7
 8003100:	47c0      	blx	r8
 8003102:	3001      	adds	r0, #1
 8003104:	d0e6      	beq.n	80030d4 <_printf_common+0xa4>
 8003106:	3601      	adds	r6, #1
 8003108:	e7d9      	b.n	80030be <_printf_common+0x8e>
	...

0800310c <_printf_i>:
 800310c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003110:	460c      	mov	r4, r1
 8003112:	4691      	mov	r9, r2
 8003114:	7e27      	ldrb	r7, [r4, #24]
 8003116:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003118:	2f78      	cmp	r7, #120	; 0x78
 800311a:	4680      	mov	r8, r0
 800311c:	469a      	mov	sl, r3
 800311e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003122:	d807      	bhi.n	8003134 <_printf_i+0x28>
 8003124:	2f62      	cmp	r7, #98	; 0x62
 8003126:	d80a      	bhi.n	800313e <_printf_i+0x32>
 8003128:	2f00      	cmp	r7, #0
 800312a:	f000 80d8 	beq.w	80032de <_printf_i+0x1d2>
 800312e:	2f58      	cmp	r7, #88	; 0x58
 8003130:	f000 80a3 	beq.w	800327a <_printf_i+0x16e>
 8003134:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003138:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800313c:	e03a      	b.n	80031b4 <_printf_i+0xa8>
 800313e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003142:	2b15      	cmp	r3, #21
 8003144:	d8f6      	bhi.n	8003134 <_printf_i+0x28>
 8003146:	a001      	add	r0, pc, #4	; (adr r0, 800314c <_printf_i+0x40>)
 8003148:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800314c:	080031a5 	.word	0x080031a5
 8003150:	080031b9 	.word	0x080031b9
 8003154:	08003135 	.word	0x08003135
 8003158:	08003135 	.word	0x08003135
 800315c:	08003135 	.word	0x08003135
 8003160:	08003135 	.word	0x08003135
 8003164:	080031b9 	.word	0x080031b9
 8003168:	08003135 	.word	0x08003135
 800316c:	08003135 	.word	0x08003135
 8003170:	08003135 	.word	0x08003135
 8003174:	08003135 	.word	0x08003135
 8003178:	080032c5 	.word	0x080032c5
 800317c:	080031e9 	.word	0x080031e9
 8003180:	080032a7 	.word	0x080032a7
 8003184:	08003135 	.word	0x08003135
 8003188:	08003135 	.word	0x08003135
 800318c:	080032e7 	.word	0x080032e7
 8003190:	08003135 	.word	0x08003135
 8003194:	080031e9 	.word	0x080031e9
 8003198:	08003135 	.word	0x08003135
 800319c:	08003135 	.word	0x08003135
 80031a0:	080032af 	.word	0x080032af
 80031a4:	680b      	ldr	r3, [r1, #0]
 80031a6:	1d1a      	adds	r2, r3, #4
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	600a      	str	r2, [r1, #0]
 80031ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80031b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80031b4:	2301      	movs	r3, #1
 80031b6:	e0a3      	b.n	8003300 <_printf_i+0x1f4>
 80031b8:	6825      	ldr	r5, [r4, #0]
 80031ba:	6808      	ldr	r0, [r1, #0]
 80031bc:	062e      	lsls	r6, r5, #24
 80031be:	f100 0304 	add.w	r3, r0, #4
 80031c2:	d50a      	bpl.n	80031da <_printf_i+0xce>
 80031c4:	6805      	ldr	r5, [r0, #0]
 80031c6:	600b      	str	r3, [r1, #0]
 80031c8:	2d00      	cmp	r5, #0
 80031ca:	da03      	bge.n	80031d4 <_printf_i+0xc8>
 80031cc:	232d      	movs	r3, #45	; 0x2d
 80031ce:	426d      	negs	r5, r5
 80031d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031d4:	485e      	ldr	r0, [pc, #376]	; (8003350 <_printf_i+0x244>)
 80031d6:	230a      	movs	r3, #10
 80031d8:	e019      	b.n	800320e <_printf_i+0x102>
 80031da:	f015 0f40 	tst.w	r5, #64	; 0x40
 80031de:	6805      	ldr	r5, [r0, #0]
 80031e0:	600b      	str	r3, [r1, #0]
 80031e2:	bf18      	it	ne
 80031e4:	b22d      	sxthne	r5, r5
 80031e6:	e7ef      	b.n	80031c8 <_printf_i+0xbc>
 80031e8:	680b      	ldr	r3, [r1, #0]
 80031ea:	6825      	ldr	r5, [r4, #0]
 80031ec:	1d18      	adds	r0, r3, #4
 80031ee:	6008      	str	r0, [r1, #0]
 80031f0:	0628      	lsls	r0, r5, #24
 80031f2:	d501      	bpl.n	80031f8 <_printf_i+0xec>
 80031f4:	681d      	ldr	r5, [r3, #0]
 80031f6:	e002      	b.n	80031fe <_printf_i+0xf2>
 80031f8:	0669      	lsls	r1, r5, #25
 80031fa:	d5fb      	bpl.n	80031f4 <_printf_i+0xe8>
 80031fc:	881d      	ldrh	r5, [r3, #0]
 80031fe:	4854      	ldr	r0, [pc, #336]	; (8003350 <_printf_i+0x244>)
 8003200:	2f6f      	cmp	r7, #111	; 0x6f
 8003202:	bf0c      	ite	eq
 8003204:	2308      	moveq	r3, #8
 8003206:	230a      	movne	r3, #10
 8003208:	2100      	movs	r1, #0
 800320a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800320e:	6866      	ldr	r6, [r4, #4]
 8003210:	60a6      	str	r6, [r4, #8]
 8003212:	2e00      	cmp	r6, #0
 8003214:	bfa2      	ittt	ge
 8003216:	6821      	ldrge	r1, [r4, #0]
 8003218:	f021 0104 	bicge.w	r1, r1, #4
 800321c:	6021      	strge	r1, [r4, #0]
 800321e:	b90d      	cbnz	r5, 8003224 <_printf_i+0x118>
 8003220:	2e00      	cmp	r6, #0
 8003222:	d04d      	beq.n	80032c0 <_printf_i+0x1b4>
 8003224:	4616      	mov	r6, r2
 8003226:	fbb5 f1f3 	udiv	r1, r5, r3
 800322a:	fb03 5711 	mls	r7, r3, r1, r5
 800322e:	5dc7      	ldrb	r7, [r0, r7]
 8003230:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003234:	462f      	mov	r7, r5
 8003236:	42bb      	cmp	r3, r7
 8003238:	460d      	mov	r5, r1
 800323a:	d9f4      	bls.n	8003226 <_printf_i+0x11a>
 800323c:	2b08      	cmp	r3, #8
 800323e:	d10b      	bne.n	8003258 <_printf_i+0x14c>
 8003240:	6823      	ldr	r3, [r4, #0]
 8003242:	07df      	lsls	r7, r3, #31
 8003244:	d508      	bpl.n	8003258 <_printf_i+0x14c>
 8003246:	6923      	ldr	r3, [r4, #16]
 8003248:	6861      	ldr	r1, [r4, #4]
 800324a:	4299      	cmp	r1, r3
 800324c:	bfde      	ittt	le
 800324e:	2330      	movle	r3, #48	; 0x30
 8003250:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003254:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003258:	1b92      	subs	r2, r2, r6
 800325a:	6122      	str	r2, [r4, #16]
 800325c:	f8cd a000 	str.w	sl, [sp]
 8003260:	464b      	mov	r3, r9
 8003262:	aa03      	add	r2, sp, #12
 8003264:	4621      	mov	r1, r4
 8003266:	4640      	mov	r0, r8
 8003268:	f7ff fee2 	bl	8003030 <_printf_common>
 800326c:	3001      	adds	r0, #1
 800326e:	d14c      	bne.n	800330a <_printf_i+0x1fe>
 8003270:	f04f 30ff 	mov.w	r0, #4294967295
 8003274:	b004      	add	sp, #16
 8003276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800327a:	4835      	ldr	r0, [pc, #212]	; (8003350 <_printf_i+0x244>)
 800327c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003280:	6823      	ldr	r3, [r4, #0]
 8003282:	680e      	ldr	r6, [r1, #0]
 8003284:	061f      	lsls	r7, r3, #24
 8003286:	f856 5b04 	ldr.w	r5, [r6], #4
 800328a:	600e      	str	r6, [r1, #0]
 800328c:	d514      	bpl.n	80032b8 <_printf_i+0x1ac>
 800328e:	07d9      	lsls	r1, r3, #31
 8003290:	bf44      	itt	mi
 8003292:	f043 0320 	orrmi.w	r3, r3, #32
 8003296:	6023      	strmi	r3, [r4, #0]
 8003298:	b91d      	cbnz	r5, 80032a2 <_printf_i+0x196>
 800329a:	6823      	ldr	r3, [r4, #0]
 800329c:	f023 0320 	bic.w	r3, r3, #32
 80032a0:	6023      	str	r3, [r4, #0]
 80032a2:	2310      	movs	r3, #16
 80032a4:	e7b0      	b.n	8003208 <_printf_i+0xfc>
 80032a6:	6823      	ldr	r3, [r4, #0]
 80032a8:	f043 0320 	orr.w	r3, r3, #32
 80032ac:	6023      	str	r3, [r4, #0]
 80032ae:	2378      	movs	r3, #120	; 0x78
 80032b0:	4828      	ldr	r0, [pc, #160]	; (8003354 <_printf_i+0x248>)
 80032b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80032b6:	e7e3      	b.n	8003280 <_printf_i+0x174>
 80032b8:	065e      	lsls	r6, r3, #25
 80032ba:	bf48      	it	mi
 80032bc:	b2ad      	uxthmi	r5, r5
 80032be:	e7e6      	b.n	800328e <_printf_i+0x182>
 80032c0:	4616      	mov	r6, r2
 80032c2:	e7bb      	b.n	800323c <_printf_i+0x130>
 80032c4:	680b      	ldr	r3, [r1, #0]
 80032c6:	6826      	ldr	r6, [r4, #0]
 80032c8:	6960      	ldr	r0, [r4, #20]
 80032ca:	1d1d      	adds	r5, r3, #4
 80032cc:	600d      	str	r5, [r1, #0]
 80032ce:	0635      	lsls	r5, r6, #24
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	d501      	bpl.n	80032d8 <_printf_i+0x1cc>
 80032d4:	6018      	str	r0, [r3, #0]
 80032d6:	e002      	b.n	80032de <_printf_i+0x1d2>
 80032d8:	0671      	lsls	r1, r6, #25
 80032da:	d5fb      	bpl.n	80032d4 <_printf_i+0x1c8>
 80032dc:	8018      	strh	r0, [r3, #0]
 80032de:	2300      	movs	r3, #0
 80032e0:	6123      	str	r3, [r4, #16]
 80032e2:	4616      	mov	r6, r2
 80032e4:	e7ba      	b.n	800325c <_printf_i+0x150>
 80032e6:	680b      	ldr	r3, [r1, #0]
 80032e8:	1d1a      	adds	r2, r3, #4
 80032ea:	600a      	str	r2, [r1, #0]
 80032ec:	681e      	ldr	r6, [r3, #0]
 80032ee:	6862      	ldr	r2, [r4, #4]
 80032f0:	2100      	movs	r1, #0
 80032f2:	4630      	mov	r0, r6
 80032f4:	f7fc fffc 	bl	80002f0 <memchr>
 80032f8:	b108      	cbz	r0, 80032fe <_printf_i+0x1f2>
 80032fa:	1b80      	subs	r0, r0, r6
 80032fc:	6060      	str	r0, [r4, #4]
 80032fe:	6863      	ldr	r3, [r4, #4]
 8003300:	6123      	str	r3, [r4, #16]
 8003302:	2300      	movs	r3, #0
 8003304:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003308:	e7a8      	b.n	800325c <_printf_i+0x150>
 800330a:	6923      	ldr	r3, [r4, #16]
 800330c:	4632      	mov	r2, r6
 800330e:	4649      	mov	r1, r9
 8003310:	4640      	mov	r0, r8
 8003312:	47d0      	blx	sl
 8003314:	3001      	adds	r0, #1
 8003316:	d0ab      	beq.n	8003270 <_printf_i+0x164>
 8003318:	6823      	ldr	r3, [r4, #0]
 800331a:	079b      	lsls	r3, r3, #30
 800331c:	d413      	bmi.n	8003346 <_printf_i+0x23a>
 800331e:	68e0      	ldr	r0, [r4, #12]
 8003320:	9b03      	ldr	r3, [sp, #12]
 8003322:	4298      	cmp	r0, r3
 8003324:	bfb8      	it	lt
 8003326:	4618      	movlt	r0, r3
 8003328:	e7a4      	b.n	8003274 <_printf_i+0x168>
 800332a:	2301      	movs	r3, #1
 800332c:	4632      	mov	r2, r6
 800332e:	4649      	mov	r1, r9
 8003330:	4640      	mov	r0, r8
 8003332:	47d0      	blx	sl
 8003334:	3001      	adds	r0, #1
 8003336:	d09b      	beq.n	8003270 <_printf_i+0x164>
 8003338:	3501      	adds	r5, #1
 800333a:	68e3      	ldr	r3, [r4, #12]
 800333c:	9903      	ldr	r1, [sp, #12]
 800333e:	1a5b      	subs	r3, r3, r1
 8003340:	42ab      	cmp	r3, r5
 8003342:	dcf2      	bgt.n	800332a <_printf_i+0x21e>
 8003344:	e7eb      	b.n	800331e <_printf_i+0x212>
 8003346:	2500      	movs	r5, #0
 8003348:	f104 0619 	add.w	r6, r4, #25
 800334c:	e7f5      	b.n	800333a <_printf_i+0x22e>
 800334e:	bf00      	nop
 8003350:	08003e39 	.word	0x08003e39
 8003354:	08003e4a 	.word	0x08003e4a

08003358 <__swbuf_r>:
 8003358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800335a:	460e      	mov	r6, r1
 800335c:	4614      	mov	r4, r2
 800335e:	4605      	mov	r5, r0
 8003360:	b118      	cbz	r0, 800336a <__swbuf_r+0x12>
 8003362:	6983      	ldr	r3, [r0, #24]
 8003364:	b90b      	cbnz	r3, 800336a <__swbuf_r+0x12>
 8003366:	f000 f9d9 	bl	800371c <__sinit>
 800336a:	4b21      	ldr	r3, [pc, #132]	; (80033f0 <__swbuf_r+0x98>)
 800336c:	429c      	cmp	r4, r3
 800336e:	d12b      	bne.n	80033c8 <__swbuf_r+0x70>
 8003370:	686c      	ldr	r4, [r5, #4]
 8003372:	69a3      	ldr	r3, [r4, #24]
 8003374:	60a3      	str	r3, [r4, #8]
 8003376:	89a3      	ldrh	r3, [r4, #12]
 8003378:	071a      	lsls	r2, r3, #28
 800337a:	d52f      	bpl.n	80033dc <__swbuf_r+0x84>
 800337c:	6923      	ldr	r3, [r4, #16]
 800337e:	b36b      	cbz	r3, 80033dc <__swbuf_r+0x84>
 8003380:	6923      	ldr	r3, [r4, #16]
 8003382:	6820      	ldr	r0, [r4, #0]
 8003384:	1ac0      	subs	r0, r0, r3
 8003386:	6963      	ldr	r3, [r4, #20]
 8003388:	b2f6      	uxtb	r6, r6
 800338a:	4283      	cmp	r3, r0
 800338c:	4637      	mov	r7, r6
 800338e:	dc04      	bgt.n	800339a <__swbuf_r+0x42>
 8003390:	4621      	mov	r1, r4
 8003392:	4628      	mov	r0, r5
 8003394:	f000 f92e 	bl	80035f4 <_fflush_r>
 8003398:	bb30      	cbnz	r0, 80033e8 <__swbuf_r+0x90>
 800339a:	68a3      	ldr	r3, [r4, #8]
 800339c:	3b01      	subs	r3, #1
 800339e:	60a3      	str	r3, [r4, #8]
 80033a0:	6823      	ldr	r3, [r4, #0]
 80033a2:	1c5a      	adds	r2, r3, #1
 80033a4:	6022      	str	r2, [r4, #0]
 80033a6:	701e      	strb	r6, [r3, #0]
 80033a8:	6963      	ldr	r3, [r4, #20]
 80033aa:	3001      	adds	r0, #1
 80033ac:	4283      	cmp	r3, r0
 80033ae:	d004      	beq.n	80033ba <__swbuf_r+0x62>
 80033b0:	89a3      	ldrh	r3, [r4, #12]
 80033b2:	07db      	lsls	r3, r3, #31
 80033b4:	d506      	bpl.n	80033c4 <__swbuf_r+0x6c>
 80033b6:	2e0a      	cmp	r6, #10
 80033b8:	d104      	bne.n	80033c4 <__swbuf_r+0x6c>
 80033ba:	4621      	mov	r1, r4
 80033bc:	4628      	mov	r0, r5
 80033be:	f000 f919 	bl	80035f4 <_fflush_r>
 80033c2:	b988      	cbnz	r0, 80033e8 <__swbuf_r+0x90>
 80033c4:	4638      	mov	r0, r7
 80033c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033c8:	4b0a      	ldr	r3, [pc, #40]	; (80033f4 <__swbuf_r+0x9c>)
 80033ca:	429c      	cmp	r4, r3
 80033cc:	d101      	bne.n	80033d2 <__swbuf_r+0x7a>
 80033ce:	68ac      	ldr	r4, [r5, #8]
 80033d0:	e7cf      	b.n	8003372 <__swbuf_r+0x1a>
 80033d2:	4b09      	ldr	r3, [pc, #36]	; (80033f8 <__swbuf_r+0xa0>)
 80033d4:	429c      	cmp	r4, r3
 80033d6:	bf08      	it	eq
 80033d8:	68ec      	ldreq	r4, [r5, #12]
 80033da:	e7ca      	b.n	8003372 <__swbuf_r+0x1a>
 80033dc:	4621      	mov	r1, r4
 80033de:	4628      	mov	r0, r5
 80033e0:	f000 f80c 	bl	80033fc <__swsetup_r>
 80033e4:	2800      	cmp	r0, #0
 80033e6:	d0cb      	beq.n	8003380 <__swbuf_r+0x28>
 80033e8:	f04f 37ff 	mov.w	r7, #4294967295
 80033ec:	e7ea      	b.n	80033c4 <__swbuf_r+0x6c>
 80033ee:	bf00      	nop
 80033f0:	08003e7c 	.word	0x08003e7c
 80033f4:	08003e9c 	.word	0x08003e9c
 80033f8:	08003e5c 	.word	0x08003e5c

080033fc <__swsetup_r>:
 80033fc:	4b32      	ldr	r3, [pc, #200]	; (80034c8 <__swsetup_r+0xcc>)
 80033fe:	b570      	push	{r4, r5, r6, lr}
 8003400:	681d      	ldr	r5, [r3, #0]
 8003402:	4606      	mov	r6, r0
 8003404:	460c      	mov	r4, r1
 8003406:	b125      	cbz	r5, 8003412 <__swsetup_r+0x16>
 8003408:	69ab      	ldr	r3, [r5, #24]
 800340a:	b913      	cbnz	r3, 8003412 <__swsetup_r+0x16>
 800340c:	4628      	mov	r0, r5
 800340e:	f000 f985 	bl	800371c <__sinit>
 8003412:	4b2e      	ldr	r3, [pc, #184]	; (80034cc <__swsetup_r+0xd0>)
 8003414:	429c      	cmp	r4, r3
 8003416:	d10f      	bne.n	8003438 <__swsetup_r+0x3c>
 8003418:	686c      	ldr	r4, [r5, #4]
 800341a:	89a3      	ldrh	r3, [r4, #12]
 800341c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003420:	0719      	lsls	r1, r3, #28
 8003422:	d42c      	bmi.n	800347e <__swsetup_r+0x82>
 8003424:	06dd      	lsls	r5, r3, #27
 8003426:	d411      	bmi.n	800344c <__swsetup_r+0x50>
 8003428:	2309      	movs	r3, #9
 800342a:	6033      	str	r3, [r6, #0]
 800342c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003430:	81a3      	strh	r3, [r4, #12]
 8003432:	f04f 30ff 	mov.w	r0, #4294967295
 8003436:	e03e      	b.n	80034b6 <__swsetup_r+0xba>
 8003438:	4b25      	ldr	r3, [pc, #148]	; (80034d0 <__swsetup_r+0xd4>)
 800343a:	429c      	cmp	r4, r3
 800343c:	d101      	bne.n	8003442 <__swsetup_r+0x46>
 800343e:	68ac      	ldr	r4, [r5, #8]
 8003440:	e7eb      	b.n	800341a <__swsetup_r+0x1e>
 8003442:	4b24      	ldr	r3, [pc, #144]	; (80034d4 <__swsetup_r+0xd8>)
 8003444:	429c      	cmp	r4, r3
 8003446:	bf08      	it	eq
 8003448:	68ec      	ldreq	r4, [r5, #12]
 800344a:	e7e6      	b.n	800341a <__swsetup_r+0x1e>
 800344c:	0758      	lsls	r0, r3, #29
 800344e:	d512      	bpl.n	8003476 <__swsetup_r+0x7a>
 8003450:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003452:	b141      	cbz	r1, 8003466 <__swsetup_r+0x6a>
 8003454:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003458:	4299      	cmp	r1, r3
 800345a:	d002      	beq.n	8003462 <__swsetup_r+0x66>
 800345c:	4630      	mov	r0, r6
 800345e:	f7ff fb2b 	bl	8002ab8 <_free_r>
 8003462:	2300      	movs	r3, #0
 8003464:	6363      	str	r3, [r4, #52]	; 0x34
 8003466:	89a3      	ldrh	r3, [r4, #12]
 8003468:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800346c:	81a3      	strh	r3, [r4, #12]
 800346e:	2300      	movs	r3, #0
 8003470:	6063      	str	r3, [r4, #4]
 8003472:	6923      	ldr	r3, [r4, #16]
 8003474:	6023      	str	r3, [r4, #0]
 8003476:	89a3      	ldrh	r3, [r4, #12]
 8003478:	f043 0308 	orr.w	r3, r3, #8
 800347c:	81a3      	strh	r3, [r4, #12]
 800347e:	6923      	ldr	r3, [r4, #16]
 8003480:	b94b      	cbnz	r3, 8003496 <__swsetup_r+0x9a>
 8003482:	89a3      	ldrh	r3, [r4, #12]
 8003484:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003488:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800348c:	d003      	beq.n	8003496 <__swsetup_r+0x9a>
 800348e:	4621      	mov	r1, r4
 8003490:	4630      	mov	r0, r6
 8003492:	f000 fa07 	bl	80038a4 <__smakebuf_r>
 8003496:	89a0      	ldrh	r0, [r4, #12]
 8003498:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800349c:	f010 0301 	ands.w	r3, r0, #1
 80034a0:	d00a      	beq.n	80034b8 <__swsetup_r+0xbc>
 80034a2:	2300      	movs	r3, #0
 80034a4:	60a3      	str	r3, [r4, #8]
 80034a6:	6963      	ldr	r3, [r4, #20]
 80034a8:	425b      	negs	r3, r3
 80034aa:	61a3      	str	r3, [r4, #24]
 80034ac:	6923      	ldr	r3, [r4, #16]
 80034ae:	b943      	cbnz	r3, 80034c2 <__swsetup_r+0xc6>
 80034b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80034b4:	d1ba      	bne.n	800342c <__swsetup_r+0x30>
 80034b6:	bd70      	pop	{r4, r5, r6, pc}
 80034b8:	0781      	lsls	r1, r0, #30
 80034ba:	bf58      	it	pl
 80034bc:	6963      	ldrpl	r3, [r4, #20]
 80034be:	60a3      	str	r3, [r4, #8]
 80034c0:	e7f4      	b.n	80034ac <__swsetup_r+0xb0>
 80034c2:	2000      	movs	r0, #0
 80034c4:	e7f7      	b.n	80034b6 <__swsetup_r+0xba>
 80034c6:	bf00      	nop
 80034c8:	24000000 	.word	0x24000000
 80034cc:	08003e7c 	.word	0x08003e7c
 80034d0:	08003e9c 	.word	0x08003e9c
 80034d4:	08003e5c 	.word	0x08003e5c

080034d8 <abort>:
 80034d8:	b508      	push	{r3, lr}
 80034da:	2006      	movs	r0, #6
 80034dc:	f000 fa4a 	bl	8003974 <raise>
 80034e0:	2001      	movs	r0, #1
 80034e2:	f7ff f9d7 	bl	8002894 <_exit>
	...

080034e8 <__sflush_r>:
 80034e8:	898a      	ldrh	r2, [r1, #12]
 80034ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034ee:	4605      	mov	r5, r0
 80034f0:	0710      	lsls	r0, r2, #28
 80034f2:	460c      	mov	r4, r1
 80034f4:	d458      	bmi.n	80035a8 <__sflush_r+0xc0>
 80034f6:	684b      	ldr	r3, [r1, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	dc05      	bgt.n	8003508 <__sflush_r+0x20>
 80034fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80034fe:	2b00      	cmp	r3, #0
 8003500:	dc02      	bgt.n	8003508 <__sflush_r+0x20>
 8003502:	2000      	movs	r0, #0
 8003504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003508:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800350a:	2e00      	cmp	r6, #0
 800350c:	d0f9      	beq.n	8003502 <__sflush_r+0x1a>
 800350e:	2300      	movs	r3, #0
 8003510:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003514:	682f      	ldr	r7, [r5, #0]
 8003516:	602b      	str	r3, [r5, #0]
 8003518:	d032      	beq.n	8003580 <__sflush_r+0x98>
 800351a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800351c:	89a3      	ldrh	r3, [r4, #12]
 800351e:	075a      	lsls	r2, r3, #29
 8003520:	d505      	bpl.n	800352e <__sflush_r+0x46>
 8003522:	6863      	ldr	r3, [r4, #4]
 8003524:	1ac0      	subs	r0, r0, r3
 8003526:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003528:	b10b      	cbz	r3, 800352e <__sflush_r+0x46>
 800352a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800352c:	1ac0      	subs	r0, r0, r3
 800352e:	2300      	movs	r3, #0
 8003530:	4602      	mov	r2, r0
 8003532:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003534:	6a21      	ldr	r1, [r4, #32]
 8003536:	4628      	mov	r0, r5
 8003538:	47b0      	blx	r6
 800353a:	1c43      	adds	r3, r0, #1
 800353c:	89a3      	ldrh	r3, [r4, #12]
 800353e:	d106      	bne.n	800354e <__sflush_r+0x66>
 8003540:	6829      	ldr	r1, [r5, #0]
 8003542:	291d      	cmp	r1, #29
 8003544:	d82c      	bhi.n	80035a0 <__sflush_r+0xb8>
 8003546:	4a2a      	ldr	r2, [pc, #168]	; (80035f0 <__sflush_r+0x108>)
 8003548:	40ca      	lsrs	r2, r1
 800354a:	07d6      	lsls	r6, r2, #31
 800354c:	d528      	bpl.n	80035a0 <__sflush_r+0xb8>
 800354e:	2200      	movs	r2, #0
 8003550:	6062      	str	r2, [r4, #4]
 8003552:	04d9      	lsls	r1, r3, #19
 8003554:	6922      	ldr	r2, [r4, #16]
 8003556:	6022      	str	r2, [r4, #0]
 8003558:	d504      	bpl.n	8003564 <__sflush_r+0x7c>
 800355a:	1c42      	adds	r2, r0, #1
 800355c:	d101      	bne.n	8003562 <__sflush_r+0x7a>
 800355e:	682b      	ldr	r3, [r5, #0]
 8003560:	b903      	cbnz	r3, 8003564 <__sflush_r+0x7c>
 8003562:	6560      	str	r0, [r4, #84]	; 0x54
 8003564:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003566:	602f      	str	r7, [r5, #0]
 8003568:	2900      	cmp	r1, #0
 800356a:	d0ca      	beq.n	8003502 <__sflush_r+0x1a>
 800356c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003570:	4299      	cmp	r1, r3
 8003572:	d002      	beq.n	800357a <__sflush_r+0x92>
 8003574:	4628      	mov	r0, r5
 8003576:	f7ff fa9f 	bl	8002ab8 <_free_r>
 800357a:	2000      	movs	r0, #0
 800357c:	6360      	str	r0, [r4, #52]	; 0x34
 800357e:	e7c1      	b.n	8003504 <__sflush_r+0x1c>
 8003580:	6a21      	ldr	r1, [r4, #32]
 8003582:	2301      	movs	r3, #1
 8003584:	4628      	mov	r0, r5
 8003586:	47b0      	blx	r6
 8003588:	1c41      	adds	r1, r0, #1
 800358a:	d1c7      	bne.n	800351c <__sflush_r+0x34>
 800358c:	682b      	ldr	r3, [r5, #0]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d0c4      	beq.n	800351c <__sflush_r+0x34>
 8003592:	2b1d      	cmp	r3, #29
 8003594:	d001      	beq.n	800359a <__sflush_r+0xb2>
 8003596:	2b16      	cmp	r3, #22
 8003598:	d101      	bne.n	800359e <__sflush_r+0xb6>
 800359a:	602f      	str	r7, [r5, #0]
 800359c:	e7b1      	b.n	8003502 <__sflush_r+0x1a>
 800359e:	89a3      	ldrh	r3, [r4, #12]
 80035a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035a4:	81a3      	strh	r3, [r4, #12]
 80035a6:	e7ad      	b.n	8003504 <__sflush_r+0x1c>
 80035a8:	690f      	ldr	r7, [r1, #16]
 80035aa:	2f00      	cmp	r7, #0
 80035ac:	d0a9      	beq.n	8003502 <__sflush_r+0x1a>
 80035ae:	0793      	lsls	r3, r2, #30
 80035b0:	680e      	ldr	r6, [r1, #0]
 80035b2:	bf08      	it	eq
 80035b4:	694b      	ldreq	r3, [r1, #20]
 80035b6:	600f      	str	r7, [r1, #0]
 80035b8:	bf18      	it	ne
 80035ba:	2300      	movne	r3, #0
 80035bc:	eba6 0807 	sub.w	r8, r6, r7
 80035c0:	608b      	str	r3, [r1, #8]
 80035c2:	f1b8 0f00 	cmp.w	r8, #0
 80035c6:	dd9c      	ble.n	8003502 <__sflush_r+0x1a>
 80035c8:	6a21      	ldr	r1, [r4, #32]
 80035ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80035cc:	4643      	mov	r3, r8
 80035ce:	463a      	mov	r2, r7
 80035d0:	4628      	mov	r0, r5
 80035d2:	47b0      	blx	r6
 80035d4:	2800      	cmp	r0, #0
 80035d6:	dc06      	bgt.n	80035e6 <__sflush_r+0xfe>
 80035d8:	89a3      	ldrh	r3, [r4, #12]
 80035da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035de:	81a3      	strh	r3, [r4, #12]
 80035e0:	f04f 30ff 	mov.w	r0, #4294967295
 80035e4:	e78e      	b.n	8003504 <__sflush_r+0x1c>
 80035e6:	4407      	add	r7, r0
 80035e8:	eba8 0800 	sub.w	r8, r8, r0
 80035ec:	e7e9      	b.n	80035c2 <__sflush_r+0xda>
 80035ee:	bf00      	nop
 80035f0:	20400001 	.word	0x20400001

080035f4 <_fflush_r>:
 80035f4:	b538      	push	{r3, r4, r5, lr}
 80035f6:	690b      	ldr	r3, [r1, #16]
 80035f8:	4605      	mov	r5, r0
 80035fa:	460c      	mov	r4, r1
 80035fc:	b913      	cbnz	r3, 8003604 <_fflush_r+0x10>
 80035fe:	2500      	movs	r5, #0
 8003600:	4628      	mov	r0, r5
 8003602:	bd38      	pop	{r3, r4, r5, pc}
 8003604:	b118      	cbz	r0, 800360e <_fflush_r+0x1a>
 8003606:	6983      	ldr	r3, [r0, #24]
 8003608:	b90b      	cbnz	r3, 800360e <_fflush_r+0x1a>
 800360a:	f000 f887 	bl	800371c <__sinit>
 800360e:	4b14      	ldr	r3, [pc, #80]	; (8003660 <_fflush_r+0x6c>)
 8003610:	429c      	cmp	r4, r3
 8003612:	d11b      	bne.n	800364c <_fflush_r+0x58>
 8003614:	686c      	ldr	r4, [r5, #4]
 8003616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d0ef      	beq.n	80035fe <_fflush_r+0xa>
 800361e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003620:	07d0      	lsls	r0, r2, #31
 8003622:	d404      	bmi.n	800362e <_fflush_r+0x3a>
 8003624:	0599      	lsls	r1, r3, #22
 8003626:	d402      	bmi.n	800362e <_fflush_r+0x3a>
 8003628:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800362a:	f000 f915 	bl	8003858 <__retarget_lock_acquire_recursive>
 800362e:	4628      	mov	r0, r5
 8003630:	4621      	mov	r1, r4
 8003632:	f7ff ff59 	bl	80034e8 <__sflush_r>
 8003636:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003638:	07da      	lsls	r2, r3, #31
 800363a:	4605      	mov	r5, r0
 800363c:	d4e0      	bmi.n	8003600 <_fflush_r+0xc>
 800363e:	89a3      	ldrh	r3, [r4, #12]
 8003640:	059b      	lsls	r3, r3, #22
 8003642:	d4dd      	bmi.n	8003600 <_fflush_r+0xc>
 8003644:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003646:	f000 f908 	bl	800385a <__retarget_lock_release_recursive>
 800364a:	e7d9      	b.n	8003600 <_fflush_r+0xc>
 800364c:	4b05      	ldr	r3, [pc, #20]	; (8003664 <_fflush_r+0x70>)
 800364e:	429c      	cmp	r4, r3
 8003650:	d101      	bne.n	8003656 <_fflush_r+0x62>
 8003652:	68ac      	ldr	r4, [r5, #8]
 8003654:	e7df      	b.n	8003616 <_fflush_r+0x22>
 8003656:	4b04      	ldr	r3, [pc, #16]	; (8003668 <_fflush_r+0x74>)
 8003658:	429c      	cmp	r4, r3
 800365a:	bf08      	it	eq
 800365c:	68ec      	ldreq	r4, [r5, #12]
 800365e:	e7da      	b.n	8003616 <_fflush_r+0x22>
 8003660:	08003e7c 	.word	0x08003e7c
 8003664:	08003e9c 	.word	0x08003e9c
 8003668:	08003e5c 	.word	0x08003e5c

0800366c <std>:
 800366c:	2300      	movs	r3, #0
 800366e:	b510      	push	{r4, lr}
 8003670:	4604      	mov	r4, r0
 8003672:	e9c0 3300 	strd	r3, r3, [r0]
 8003676:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800367a:	6083      	str	r3, [r0, #8]
 800367c:	8181      	strh	r1, [r0, #12]
 800367e:	6643      	str	r3, [r0, #100]	; 0x64
 8003680:	81c2      	strh	r2, [r0, #14]
 8003682:	6183      	str	r3, [r0, #24]
 8003684:	4619      	mov	r1, r3
 8003686:	2208      	movs	r2, #8
 8003688:	305c      	adds	r0, #92	; 0x5c
 800368a:	f7ff fa0d 	bl	8002aa8 <memset>
 800368e:	4b05      	ldr	r3, [pc, #20]	; (80036a4 <std+0x38>)
 8003690:	6263      	str	r3, [r4, #36]	; 0x24
 8003692:	4b05      	ldr	r3, [pc, #20]	; (80036a8 <std+0x3c>)
 8003694:	62a3      	str	r3, [r4, #40]	; 0x28
 8003696:	4b05      	ldr	r3, [pc, #20]	; (80036ac <std+0x40>)
 8003698:	62e3      	str	r3, [r4, #44]	; 0x2c
 800369a:	4b05      	ldr	r3, [pc, #20]	; (80036b0 <std+0x44>)
 800369c:	6224      	str	r4, [r4, #32]
 800369e:	6323      	str	r3, [r4, #48]	; 0x30
 80036a0:	bd10      	pop	{r4, pc}
 80036a2:	bf00      	nop
 80036a4:	080039ad 	.word	0x080039ad
 80036a8:	080039cf 	.word	0x080039cf
 80036ac:	08003a07 	.word	0x08003a07
 80036b0:	08003a2b 	.word	0x08003a2b

080036b4 <_cleanup_r>:
 80036b4:	4901      	ldr	r1, [pc, #4]	; (80036bc <_cleanup_r+0x8>)
 80036b6:	f000 b8af 	b.w	8003818 <_fwalk_reent>
 80036ba:	bf00      	nop
 80036bc:	080035f5 	.word	0x080035f5

080036c0 <__sfmoreglue>:
 80036c0:	b570      	push	{r4, r5, r6, lr}
 80036c2:	1e4a      	subs	r2, r1, #1
 80036c4:	2568      	movs	r5, #104	; 0x68
 80036c6:	4355      	muls	r5, r2
 80036c8:	460e      	mov	r6, r1
 80036ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80036ce:	f7ff fa43 	bl	8002b58 <_malloc_r>
 80036d2:	4604      	mov	r4, r0
 80036d4:	b140      	cbz	r0, 80036e8 <__sfmoreglue+0x28>
 80036d6:	2100      	movs	r1, #0
 80036d8:	e9c0 1600 	strd	r1, r6, [r0]
 80036dc:	300c      	adds	r0, #12
 80036de:	60a0      	str	r0, [r4, #8]
 80036e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80036e4:	f7ff f9e0 	bl	8002aa8 <memset>
 80036e8:	4620      	mov	r0, r4
 80036ea:	bd70      	pop	{r4, r5, r6, pc}

080036ec <__sfp_lock_acquire>:
 80036ec:	4801      	ldr	r0, [pc, #4]	; (80036f4 <__sfp_lock_acquire+0x8>)
 80036ee:	f000 b8b3 	b.w	8003858 <__retarget_lock_acquire_recursive>
 80036f2:	bf00      	nop
 80036f4:	240000fc 	.word	0x240000fc

080036f8 <__sfp_lock_release>:
 80036f8:	4801      	ldr	r0, [pc, #4]	; (8003700 <__sfp_lock_release+0x8>)
 80036fa:	f000 b8ae 	b.w	800385a <__retarget_lock_release_recursive>
 80036fe:	bf00      	nop
 8003700:	240000fc 	.word	0x240000fc

08003704 <__sinit_lock_acquire>:
 8003704:	4801      	ldr	r0, [pc, #4]	; (800370c <__sinit_lock_acquire+0x8>)
 8003706:	f000 b8a7 	b.w	8003858 <__retarget_lock_acquire_recursive>
 800370a:	bf00      	nop
 800370c:	240000f7 	.word	0x240000f7

08003710 <__sinit_lock_release>:
 8003710:	4801      	ldr	r0, [pc, #4]	; (8003718 <__sinit_lock_release+0x8>)
 8003712:	f000 b8a2 	b.w	800385a <__retarget_lock_release_recursive>
 8003716:	bf00      	nop
 8003718:	240000f7 	.word	0x240000f7

0800371c <__sinit>:
 800371c:	b510      	push	{r4, lr}
 800371e:	4604      	mov	r4, r0
 8003720:	f7ff fff0 	bl	8003704 <__sinit_lock_acquire>
 8003724:	69a3      	ldr	r3, [r4, #24]
 8003726:	b11b      	cbz	r3, 8003730 <__sinit+0x14>
 8003728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800372c:	f7ff bff0 	b.w	8003710 <__sinit_lock_release>
 8003730:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003734:	6523      	str	r3, [r4, #80]	; 0x50
 8003736:	4b13      	ldr	r3, [pc, #76]	; (8003784 <__sinit+0x68>)
 8003738:	4a13      	ldr	r2, [pc, #76]	; (8003788 <__sinit+0x6c>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	62a2      	str	r2, [r4, #40]	; 0x28
 800373e:	42a3      	cmp	r3, r4
 8003740:	bf04      	itt	eq
 8003742:	2301      	moveq	r3, #1
 8003744:	61a3      	streq	r3, [r4, #24]
 8003746:	4620      	mov	r0, r4
 8003748:	f000 f820 	bl	800378c <__sfp>
 800374c:	6060      	str	r0, [r4, #4]
 800374e:	4620      	mov	r0, r4
 8003750:	f000 f81c 	bl	800378c <__sfp>
 8003754:	60a0      	str	r0, [r4, #8]
 8003756:	4620      	mov	r0, r4
 8003758:	f000 f818 	bl	800378c <__sfp>
 800375c:	2200      	movs	r2, #0
 800375e:	60e0      	str	r0, [r4, #12]
 8003760:	2104      	movs	r1, #4
 8003762:	6860      	ldr	r0, [r4, #4]
 8003764:	f7ff ff82 	bl	800366c <std>
 8003768:	68a0      	ldr	r0, [r4, #8]
 800376a:	2201      	movs	r2, #1
 800376c:	2109      	movs	r1, #9
 800376e:	f7ff ff7d 	bl	800366c <std>
 8003772:	68e0      	ldr	r0, [r4, #12]
 8003774:	2202      	movs	r2, #2
 8003776:	2112      	movs	r1, #18
 8003778:	f7ff ff78 	bl	800366c <std>
 800377c:	2301      	movs	r3, #1
 800377e:	61a3      	str	r3, [r4, #24]
 8003780:	e7d2      	b.n	8003728 <__sinit+0xc>
 8003782:	bf00      	nop
 8003784:	08003d70 	.word	0x08003d70
 8003788:	080036b5 	.word	0x080036b5

0800378c <__sfp>:
 800378c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800378e:	4607      	mov	r7, r0
 8003790:	f7ff ffac 	bl	80036ec <__sfp_lock_acquire>
 8003794:	4b1e      	ldr	r3, [pc, #120]	; (8003810 <__sfp+0x84>)
 8003796:	681e      	ldr	r6, [r3, #0]
 8003798:	69b3      	ldr	r3, [r6, #24]
 800379a:	b913      	cbnz	r3, 80037a2 <__sfp+0x16>
 800379c:	4630      	mov	r0, r6
 800379e:	f7ff ffbd 	bl	800371c <__sinit>
 80037a2:	3648      	adds	r6, #72	; 0x48
 80037a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80037a8:	3b01      	subs	r3, #1
 80037aa:	d503      	bpl.n	80037b4 <__sfp+0x28>
 80037ac:	6833      	ldr	r3, [r6, #0]
 80037ae:	b30b      	cbz	r3, 80037f4 <__sfp+0x68>
 80037b0:	6836      	ldr	r6, [r6, #0]
 80037b2:	e7f7      	b.n	80037a4 <__sfp+0x18>
 80037b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80037b8:	b9d5      	cbnz	r5, 80037f0 <__sfp+0x64>
 80037ba:	4b16      	ldr	r3, [pc, #88]	; (8003814 <__sfp+0x88>)
 80037bc:	60e3      	str	r3, [r4, #12]
 80037be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80037c2:	6665      	str	r5, [r4, #100]	; 0x64
 80037c4:	f000 f847 	bl	8003856 <__retarget_lock_init_recursive>
 80037c8:	f7ff ff96 	bl	80036f8 <__sfp_lock_release>
 80037cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80037d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80037d4:	6025      	str	r5, [r4, #0]
 80037d6:	61a5      	str	r5, [r4, #24]
 80037d8:	2208      	movs	r2, #8
 80037da:	4629      	mov	r1, r5
 80037dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80037e0:	f7ff f962 	bl	8002aa8 <memset>
 80037e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80037e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80037ec:	4620      	mov	r0, r4
 80037ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037f0:	3468      	adds	r4, #104	; 0x68
 80037f2:	e7d9      	b.n	80037a8 <__sfp+0x1c>
 80037f4:	2104      	movs	r1, #4
 80037f6:	4638      	mov	r0, r7
 80037f8:	f7ff ff62 	bl	80036c0 <__sfmoreglue>
 80037fc:	4604      	mov	r4, r0
 80037fe:	6030      	str	r0, [r6, #0]
 8003800:	2800      	cmp	r0, #0
 8003802:	d1d5      	bne.n	80037b0 <__sfp+0x24>
 8003804:	f7ff ff78 	bl	80036f8 <__sfp_lock_release>
 8003808:	230c      	movs	r3, #12
 800380a:	603b      	str	r3, [r7, #0]
 800380c:	e7ee      	b.n	80037ec <__sfp+0x60>
 800380e:	bf00      	nop
 8003810:	08003d70 	.word	0x08003d70
 8003814:	ffff0001 	.word	0xffff0001

08003818 <_fwalk_reent>:
 8003818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800381c:	4606      	mov	r6, r0
 800381e:	4688      	mov	r8, r1
 8003820:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003824:	2700      	movs	r7, #0
 8003826:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800382a:	f1b9 0901 	subs.w	r9, r9, #1
 800382e:	d505      	bpl.n	800383c <_fwalk_reent+0x24>
 8003830:	6824      	ldr	r4, [r4, #0]
 8003832:	2c00      	cmp	r4, #0
 8003834:	d1f7      	bne.n	8003826 <_fwalk_reent+0xe>
 8003836:	4638      	mov	r0, r7
 8003838:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800383c:	89ab      	ldrh	r3, [r5, #12]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d907      	bls.n	8003852 <_fwalk_reent+0x3a>
 8003842:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003846:	3301      	adds	r3, #1
 8003848:	d003      	beq.n	8003852 <_fwalk_reent+0x3a>
 800384a:	4629      	mov	r1, r5
 800384c:	4630      	mov	r0, r6
 800384e:	47c0      	blx	r8
 8003850:	4307      	orrs	r7, r0
 8003852:	3568      	adds	r5, #104	; 0x68
 8003854:	e7e9      	b.n	800382a <_fwalk_reent+0x12>

08003856 <__retarget_lock_init_recursive>:
 8003856:	4770      	bx	lr

08003858 <__retarget_lock_acquire_recursive>:
 8003858:	4770      	bx	lr

0800385a <__retarget_lock_release_recursive>:
 800385a:	4770      	bx	lr

0800385c <__swhatbuf_r>:
 800385c:	b570      	push	{r4, r5, r6, lr}
 800385e:	460e      	mov	r6, r1
 8003860:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003864:	2900      	cmp	r1, #0
 8003866:	b096      	sub	sp, #88	; 0x58
 8003868:	4614      	mov	r4, r2
 800386a:	461d      	mov	r5, r3
 800386c:	da07      	bge.n	800387e <__swhatbuf_r+0x22>
 800386e:	2300      	movs	r3, #0
 8003870:	602b      	str	r3, [r5, #0]
 8003872:	89b3      	ldrh	r3, [r6, #12]
 8003874:	061a      	lsls	r2, r3, #24
 8003876:	d410      	bmi.n	800389a <__swhatbuf_r+0x3e>
 8003878:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800387c:	e00e      	b.n	800389c <__swhatbuf_r+0x40>
 800387e:	466a      	mov	r2, sp
 8003880:	f000 f8fa 	bl	8003a78 <_fstat_r>
 8003884:	2800      	cmp	r0, #0
 8003886:	dbf2      	blt.n	800386e <__swhatbuf_r+0x12>
 8003888:	9a01      	ldr	r2, [sp, #4]
 800388a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800388e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003892:	425a      	negs	r2, r3
 8003894:	415a      	adcs	r2, r3
 8003896:	602a      	str	r2, [r5, #0]
 8003898:	e7ee      	b.n	8003878 <__swhatbuf_r+0x1c>
 800389a:	2340      	movs	r3, #64	; 0x40
 800389c:	2000      	movs	r0, #0
 800389e:	6023      	str	r3, [r4, #0]
 80038a0:	b016      	add	sp, #88	; 0x58
 80038a2:	bd70      	pop	{r4, r5, r6, pc}

080038a4 <__smakebuf_r>:
 80038a4:	898b      	ldrh	r3, [r1, #12]
 80038a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80038a8:	079d      	lsls	r5, r3, #30
 80038aa:	4606      	mov	r6, r0
 80038ac:	460c      	mov	r4, r1
 80038ae:	d507      	bpl.n	80038c0 <__smakebuf_r+0x1c>
 80038b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80038b4:	6023      	str	r3, [r4, #0]
 80038b6:	6123      	str	r3, [r4, #16]
 80038b8:	2301      	movs	r3, #1
 80038ba:	6163      	str	r3, [r4, #20]
 80038bc:	b002      	add	sp, #8
 80038be:	bd70      	pop	{r4, r5, r6, pc}
 80038c0:	ab01      	add	r3, sp, #4
 80038c2:	466a      	mov	r2, sp
 80038c4:	f7ff ffca 	bl	800385c <__swhatbuf_r>
 80038c8:	9900      	ldr	r1, [sp, #0]
 80038ca:	4605      	mov	r5, r0
 80038cc:	4630      	mov	r0, r6
 80038ce:	f7ff f943 	bl	8002b58 <_malloc_r>
 80038d2:	b948      	cbnz	r0, 80038e8 <__smakebuf_r+0x44>
 80038d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038d8:	059a      	lsls	r2, r3, #22
 80038da:	d4ef      	bmi.n	80038bc <__smakebuf_r+0x18>
 80038dc:	f023 0303 	bic.w	r3, r3, #3
 80038e0:	f043 0302 	orr.w	r3, r3, #2
 80038e4:	81a3      	strh	r3, [r4, #12]
 80038e6:	e7e3      	b.n	80038b0 <__smakebuf_r+0xc>
 80038e8:	4b0d      	ldr	r3, [pc, #52]	; (8003920 <__smakebuf_r+0x7c>)
 80038ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80038ec:	89a3      	ldrh	r3, [r4, #12]
 80038ee:	6020      	str	r0, [r4, #0]
 80038f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038f4:	81a3      	strh	r3, [r4, #12]
 80038f6:	9b00      	ldr	r3, [sp, #0]
 80038f8:	6163      	str	r3, [r4, #20]
 80038fa:	9b01      	ldr	r3, [sp, #4]
 80038fc:	6120      	str	r0, [r4, #16]
 80038fe:	b15b      	cbz	r3, 8003918 <__smakebuf_r+0x74>
 8003900:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003904:	4630      	mov	r0, r6
 8003906:	f000 f8c9 	bl	8003a9c <_isatty_r>
 800390a:	b128      	cbz	r0, 8003918 <__smakebuf_r+0x74>
 800390c:	89a3      	ldrh	r3, [r4, #12]
 800390e:	f023 0303 	bic.w	r3, r3, #3
 8003912:	f043 0301 	orr.w	r3, r3, #1
 8003916:	81a3      	strh	r3, [r4, #12]
 8003918:	89a0      	ldrh	r0, [r4, #12]
 800391a:	4305      	orrs	r5, r0
 800391c:	81a5      	strh	r5, [r4, #12]
 800391e:	e7cd      	b.n	80038bc <__smakebuf_r+0x18>
 8003920:	080036b5 	.word	0x080036b5

08003924 <_raise_r>:
 8003924:	291f      	cmp	r1, #31
 8003926:	b538      	push	{r3, r4, r5, lr}
 8003928:	4604      	mov	r4, r0
 800392a:	460d      	mov	r5, r1
 800392c:	d904      	bls.n	8003938 <_raise_r+0x14>
 800392e:	2316      	movs	r3, #22
 8003930:	6003      	str	r3, [r0, #0]
 8003932:	f04f 30ff 	mov.w	r0, #4294967295
 8003936:	bd38      	pop	{r3, r4, r5, pc}
 8003938:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800393a:	b112      	cbz	r2, 8003942 <_raise_r+0x1e>
 800393c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003940:	b94b      	cbnz	r3, 8003956 <_raise_r+0x32>
 8003942:	4620      	mov	r0, r4
 8003944:	f000 f830 	bl	80039a8 <_getpid_r>
 8003948:	462a      	mov	r2, r5
 800394a:	4601      	mov	r1, r0
 800394c:	4620      	mov	r0, r4
 800394e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003952:	f000 b817 	b.w	8003984 <_kill_r>
 8003956:	2b01      	cmp	r3, #1
 8003958:	d00a      	beq.n	8003970 <_raise_r+0x4c>
 800395a:	1c59      	adds	r1, r3, #1
 800395c:	d103      	bne.n	8003966 <_raise_r+0x42>
 800395e:	2316      	movs	r3, #22
 8003960:	6003      	str	r3, [r0, #0]
 8003962:	2001      	movs	r0, #1
 8003964:	e7e7      	b.n	8003936 <_raise_r+0x12>
 8003966:	2400      	movs	r4, #0
 8003968:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800396c:	4628      	mov	r0, r5
 800396e:	4798      	blx	r3
 8003970:	2000      	movs	r0, #0
 8003972:	e7e0      	b.n	8003936 <_raise_r+0x12>

08003974 <raise>:
 8003974:	4b02      	ldr	r3, [pc, #8]	; (8003980 <raise+0xc>)
 8003976:	4601      	mov	r1, r0
 8003978:	6818      	ldr	r0, [r3, #0]
 800397a:	f7ff bfd3 	b.w	8003924 <_raise_r>
 800397e:	bf00      	nop
 8003980:	24000000 	.word	0x24000000

08003984 <_kill_r>:
 8003984:	b538      	push	{r3, r4, r5, lr}
 8003986:	4d07      	ldr	r5, [pc, #28]	; (80039a4 <_kill_r+0x20>)
 8003988:	2300      	movs	r3, #0
 800398a:	4604      	mov	r4, r0
 800398c:	4608      	mov	r0, r1
 800398e:	4611      	mov	r1, r2
 8003990:	602b      	str	r3, [r5, #0]
 8003992:	f7fe ff6f 	bl	8002874 <_kill>
 8003996:	1c43      	adds	r3, r0, #1
 8003998:	d102      	bne.n	80039a0 <_kill_r+0x1c>
 800399a:	682b      	ldr	r3, [r5, #0]
 800399c:	b103      	cbz	r3, 80039a0 <_kill_r+0x1c>
 800399e:	6023      	str	r3, [r4, #0]
 80039a0:	bd38      	pop	{r3, r4, r5, pc}
 80039a2:	bf00      	nop
 80039a4:	240000f0 	.word	0x240000f0

080039a8 <_getpid_r>:
 80039a8:	f7fe bf5c 	b.w	8002864 <_getpid>

080039ac <__sread>:
 80039ac:	b510      	push	{r4, lr}
 80039ae:	460c      	mov	r4, r1
 80039b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039b4:	f000 f894 	bl	8003ae0 <_read_r>
 80039b8:	2800      	cmp	r0, #0
 80039ba:	bfab      	itete	ge
 80039bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80039be:	89a3      	ldrhlt	r3, [r4, #12]
 80039c0:	181b      	addge	r3, r3, r0
 80039c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80039c6:	bfac      	ite	ge
 80039c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80039ca:	81a3      	strhlt	r3, [r4, #12]
 80039cc:	bd10      	pop	{r4, pc}

080039ce <__swrite>:
 80039ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039d2:	461f      	mov	r7, r3
 80039d4:	898b      	ldrh	r3, [r1, #12]
 80039d6:	05db      	lsls	r3, r3, #23
 80039d8:	4605      	mov	r5, r0
 80039da:	460c      	mov	r4, r1
 80039dc:	4616      	mov	r6, r2
 80039de:	d505      	bpl.n	80039ec <__swrite+0x1e>
 80039e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039e4:	2302      	movs	r3, #2
 80039e6:	2200      	movs	r2, #0
 80039e8:	f000 f868 	bl	8003abc <_lseek_r>
 80039ec:	89a3      	ldrh	r3, [r4, #12]
 80039ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80039f6:	81a3      	strh	r3, [r4, #12]
 80039f8:	4632      	mov	r2, r6
 80039fa:	463b      	mov	r3, r7
 80039fc:	4628      	mov	r0, r5
 80039fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a02:	f000 b817 	b.w	8003a34 <_write_r>

08003a06 <__sseek>:
 8003a06:	b510      	push	{r4, lr}
 8003a08:	460c      	mov	r4, r1
 8003a0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a0e:	f000 f855 	bl	8003abc <_lseek_r>
 8003a12:	1c43      	adds	r3, r0, #1
 8003a14:	89a3      	ldrh	r3, [r4, #12]
 8003a16:	bf15      	itete	ne
 8003a18:	6560      	strne	r0, [r4, #84]	; 0x54
 8003a1a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003a1e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003a22:	81a3      	strheq	r3, [r4, #12]
 8003a24:	bf18      	it	ne
 8003a26:	81a3      	strhne	r3, [r4, #12]
 8003a28:	bd10      	pop	{r4, pc}

08003a2a <__sclose>:
 8003a2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a2e:	f000 b813 	b.w	8003a58 <_close_r>
	...

08003a34 <_write_r>:
 8003a34:	b538      	push	{r3, r4, r5, lr}
 8003a36:	4d07      	ldr	r5, [pc, #28]	; (8003a54 <_write_r+0x20>)
 8003a38:	4604      	mov	r4, r0
 8003a3a:	4608      	mov	r0, r1
 8003a3c:	4611      	mov	r1, r2
 8003a3e:	2200      	movs	r2, #0
 8003a40:	602a      	str	r2, [r5, #0]
 8003a42:	461a      	mov	r2, r3
 8003a44:	f7fe ff4d 	bl	80028e2 <_write>
 8003a48:	1c43      	adds	r3, r0, #1
 8003a4a:	d102      	bne.n	8003a52 <_write_r+0x1e>
 8003a4c:	682b      	ldr	r3, [r5, #0]
 8003a4e:	b103      	cbz	r3, 8003a52 <_write_r+0x1e>
 8003a50:	6023      	str	r3, [r4, #0]
 8003a52:	bd38      	pop	{r3, r4, r5, pc}
 8003a54:	240000f0 	.word	0x240000f0

08003a58 <_close_r>:
 8003a58:	b538      	push	{r3, r4, r5, lr}
 8003a5a:	4d06      	ldr	r5, [pc, #24]	; (8003a74 <_close_r+0x1c>)
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	4604      	mov	r4, r0
 8003a60:	4608      	mov	r0, r1
 8003a62:	602b      	str	r3, [r5, #0]
 8003a64:	f7fe ff59 	bl	800291a <_close>
 8003a68:	1c43      	adds	r3, r0, #1
 8003a6a:	d102      	bne.n	8003a72 <_close_r+0x1a>
 8003a6c:	682b      	ldr	r3, [r5, #0]
 8003a6e:	b103      	cbz	r3, 8003a72 <_close_r+0x1a>
 8003a70:	6023      	str	r3, [r4, #0]
 8003a72:	bd38      	pop	{r3, r4, r5, pc}
 8003a74:	240000f0 	.word	0x240000f0

08003a78 <_fstat_r>:
 8003a78:	b538      	push	{r3, r4, r5, lr}
 8003a7a:	4d07      	ldr	r5, [pc, #28]	; (8003a98 <_fstat_r+0x20>)
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	4604      	mov	r4, r0
 8003a80:	4608      	mov	r0, r1
 8003a82:	4611      	mov	r1, r2
 8003a84:	602b      	str	r3, [r5, #0]
 8003a86:	f7fe ff54 	bl	8002932 <_fstat>
 8003a8a:	1c43      	adds	r3, r0, #1
 8003a8c:	d102      	bne.n	8003a94 <_fstat_r+0x1c>
 8003a8e:	682b      	ldr	r3, [r5, #0]
 8003a90:	b103      	cbz	r3, 8003a94 <_fstat_r+0x1c>
 8003a92:	6023      	str	r3, [r4, #0]
 8003a94:	bd38      	pop	{r3, r4, r5, pc}
 8003a96:	bf00      	nop
 8003a98:	240000f0 	.word	0x240000f0

08003a9c <_isatty_r>:
 8003a9c:	b538      	push	{r3, r4, r5, lr}
 8003a9e:	4d06      	ldr	r5, [pc, #24]	; (8003ab8 <_isatty_r+0x1c>)
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	4604      	mov	r4, r0
 8003aa4:	4608      	mov	r0, r1
 8003aa6:	602b      	str	r3, [r5, #0]
 8003aa8:	f7fe ff53 	bl	8002952 <_isatty>
 8003aac:	1c43      	adds	r3, r0, #1
 8003aae:	d102      	bne.n	8003ab6 <_isatty_r+0x1a>
 8003ab0:	682b      	ldr	r3, [r5, #0]
 8003ab2:	b103      	cbz	r3, 8003ab6 <_isatty_r+0x1a>
 8003ab4:	6023      	str	r3, [r4, #0]
 8003ab6:	bd38      	pop	{r3, r4, r5, pc}
 8003ab8:	240000f0 	.word	0x240000f0

08003abc <_lseek_r>:
 8003abc:	b538      	push	{r3, r4, r5, lr}
 8003abe:	4d07      	ldr	r5, [pc, #28]	; (8003adc <_lseek_r+0x20>)
 8003ac0:	4604      	mov	r4, r0
 8003ac2:	4608      	mov	r0, r1
 8003ac4:	4611      	mov	r1, r2
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	602a      	str	r2, [r5, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	f7fe ff4c 	bl	8002968 <_lseek>
 8003ad0:	1c43      	adds	r3, r0, #1
 8003ad2:	d102      	bne.n	8003ada <_lseek_r+0x1e>
 8003ad4:	682b      	ldr	r3, [r5, #0]
 8003ad6:	b103      	cbz	r3, 8003ada <_lseek_r+0x1e>
 8003ad8:	6023      	str	r3, [r4, #0]
 8003ada:	bd38      	pop	{r3, r4, r5, pc}
 8003adc:	240000f0 	.word	0x240000f0

08003ae0 <_read_r>:
 8003ae0:	b538      	push	{r3, r4, r5, lr}
 8003ae2:	4d07      	ldr	r5, [pc, #28]	; (8003b00 <_read_r+0x20>)
 8003ae4:	4604      	mov	r4, r0
 8003ae6:	4608      	mov	r0, r1
 8003ae8:	4611      	mov	r1, r2
 8003aea:	2200      	movs	r2, #0
 8003aec:	602a      	str	r2, [r5, #0]
 8003aee:	461a      	mov	r2, r3
 8003af0:	f7fe feda 	bl	80028a8 <_read>
 8003af4:	1c43      	adds	r3, r0, #1
 8003af6:	d102      	bne.n	8003afe <_read_r+0x1e>
 8003af8:	682b      	ldr	r3, [r5, #0]
 8003afa:	b103      	cbz	r3, 8003afe <_read_r+0x1e>
 8003afc:	6023      	str	r3, [r4, #0]
 8003afe:	bd38      	pop	{r3, r4, r5, pc}
 8003b00:	240000f0 	.word	0x240000f0

08003b04 <_init>:
 8003b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b06:	bf00      	nop
 8003b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b0a:	bc08      	pop	{r3}
 8003b0c:	469e      	mov	lr, r3
 8003b0e:	4770      	bx	lr

08003b10 <_fini>:
 8003b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b12:	bf00      	nop
 8003b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b16:	bc08      	pop	{r3}
 8003b18:	469e      	mov	lr, r3
 8003b1a:	4770      	bx	lr
