Running: C:\xilinix\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Fernando/Desktop/SimulacionesX/Contadorpulsos/TestCondificarADec_isim_beh.exe -prj C:/Users/Fernando/Desktop/SimulacionesX/Contadorpulsos/TestCondificarADec_beh.prj work.TestCondificarADec work.glbl 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Fernando/Desktop/SimulacionesX/Contadorpulsos/codifBin7segDec.v" into library work
Analyzing Verilog file "C:/Users/Fernando/Desktop/SimulacionesX/Contadorpulsos/TestCondificarADec.v" into library work
Analyzing Verilog file "C:/xilinix/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 116900 KB
Fuse CPU Usage: 358 ms
Compiling module codifBinDec
Compiling module TestCondificarADec
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Fernando/Desktop/SimulacionesX/Contadorpulsos/TestCondificarADec_isim_beh.exe
Fuse Memory Usage: 121364 KB
Fuse CPU Usage: 358 ms
