#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Oct 31 14:36:57 2022
# Process ID: 11273
# Current directory: /home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.runs/design_1_AXI_StreamCapture_0_0_synth_1
# Command line: vivado -log design_1_AXI_StreamCapture_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_StreamCapture_0_0.tcl
# Log file: /home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.runs/design_1_AXI_StreamCapture_0_0_synth_1/design_1_AXI_StreamCapture_0_0.vds
# Journal file: /home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.runs/design_1_AXI_StreamCapture_0_0_synth_1/vivado.jou
# Running On: mklab-ssd-2, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 6, Host memory: 15694 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/mklab/.Xilinx/Vivado/Vivado_init.tcl'
58 Beta devices matching pattern found, 0 enabled.
source design_1_AXI_StreamCapture_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mklab/workspace/KRIA-Motor-Control/vivado/src/ipRepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mklab/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_AXI_StreamCapture_0_0 -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11279
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3077.793 ; gain = 145.797 ; free physical = 4106 ; free virtual = 59865
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXI_StreamCapture_0_0' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_AXI_StreamCapture_0_0/synth/design_1_AXI_StreamCapture_0_0.vhd:98]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_BLOCK_SIZE bound to: 8192 - type: integer 
	Parameter C_USE_TRIG bound to: 0 - type: bool 
	Parameter C_DATA_SYNC_TRIG bound to: 0 - type: bool 
	Parameter C_PRETRIG bound to: 0 - type: bool 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'AXI_StreamCapture_v1_0' declared at '/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/2d05/hdl/AXI_StreamCapture_v1_0.vhd:20' bound to instance 'U0' of component 'AXI_StreamCapture_v1_0' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_AXI_StreamCapture_0_0/synth/design_1_AXI_StreamCapture_0_0.vhd:208]
INFO: [Synth 8-638] synthesizing module 'AXI_StreamCapture_v1_0' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/2d05/hdl/AXI_StreamCapture_v1_0.vhd:94]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'AXI_StreamCapture_v1_0_S_AXI' declared at '/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/2d05/hdl/AXI_StreamCapture_v1_0_S_AXI.vhd:20' bound to instance 'AXI_StreamCapture_v1_0_S_AXI_inst' of component 'AXI_StreamCapture_v1_0_S_AXI' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/2d05/hdl/AXI_StreamCapture_v1_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'AXI_StreamCapture_v1_0_S_AXI' [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/2d05/hdl/AXI_StreamCapture_v1_0_S_AXI.vhd:109]
INFO: [Synth 8-226] default block is never used [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/2d05/hdl/AXI_StreamCapture_v1_0_S_AXI.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'AXI_StreamCapture_v1_0_S_AXI' (1#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/2d05/hdl/AXI_StreamCapture_v1_0_S_AXI.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element pretrigger_count_reg was removed.  [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/2d05/hdl/AXI_StreamCapture_v1_0.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'AXI_StreamCapture_v1_0' (2#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/2d05/hdl/AXI_StreamCapture_v1_0.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXI_StreamCapture_0_0' (3#1) [/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_AXI_StreamCapture_0_0/synth/design_1_AXI_StreamCapture_0_0.vhd:98]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AXI_StreamCapture_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AXI_StreamCapture_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AXI_StreamCapture_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AXI_StreamCapture_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AXI_StreamCapture_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AXI_StreamCapture_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[31] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[30] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[29] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[28] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[27] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[26] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[25] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[24] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[23] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[22] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[21] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[20] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[19] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[18] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[17] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[16] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[15] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[14] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[13] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[12] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[11] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[10] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[9] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[8] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[7] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[6] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[5] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[4] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[3] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[2] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[1] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[0] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_ack in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_s2mm_sts_tkeep[3] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_s2mm_sts_tkeep[2] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_s2mm_sts_tkeep[1] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_s2mm_sts_tkeep[0] in module AXI_StreamCapture_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_s2mm_sts_tlast in module AXI_StreamCapture_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3137.730 ; gain = 205.734 ; free physical = 3855 ; free virtual = 59614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3152.574 ; gain = 220.578 ; free physical = 4715 ; free virtual = 60474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3152.574 ; gain = 220.578 ; free physical = 4715 ; free virtual = 60474
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3152.574 ; gain = 0.000 ; free physical = 4753 ; free virtual = 60512
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.418 ; gain = 0.000 ; free physical = 4706 ; free virtual = 60465
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3320.230 ; gain = 23.812 ; free physical = 4706 ; free virtual = 60465
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3320.230 ; gain = 388.234 ; free physical = 4757 ; free virtual = 60516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3320.230 ; gain = 388.234 ; free physical = 4757 ; free virtual = 60516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3320.230 ; gain = 388.234 ; free physical = 4760 ; free virtual = 60520
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'AXI_StreamCapture_v1_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                               00 |                              000
                  st_cmd |                               01 |                              010
                 st_send |                               10 |                              011
                 st_pend |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'AXI_StreamCapture_v1_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3320.230 ; gain = 388.234 ; free physical = 4753 ; free virtual = 60513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               23 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   6 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 3     
	   4 Input   23 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_tkeep[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_tkeep[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_tkeep[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_tkeep[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_tkeep[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_tkeep[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_tkeep[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_tkeep[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[71] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[70] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[69] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[68] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port m_axis_s2mm_cmd_tdata[23] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_StreamCapture_0_0 has port s_axis_s2mm_sts_tready driven by constant 1
WARNING: [Synth 8-7129] Port s_axis_s2mm_sts_tkeep[3] in module design_1_AXI_StreamCapture_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_s2mm_sts_tkeep[2] in module design_1_AXI_StreamCapture_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_s2mm_sts_tkeep[1] in module design_1_AXI_StreamCapture_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_s2mm_sts_tkeep[0] in module design_1_AXI_StreamCapture_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_s2mm_sts_tlast in module design_1_AXI_StreamCapture_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module design_1_AXI_StreamCapture_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module design_1_AXI_StreamCapture_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module design_1_AXI_StreamCapture_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module design_1_AXI_StreamCapture_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module design_1_AXI_StreamCapture_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module design_1_AXI_StreamCapture_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3320.230 ; gain = 388.234 ; free physical = 4733 ; free virtual = 60497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3686.246 ; gain = 754.250 ; free physical = 4172 ; free virtual = 59936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3686.246 ; gain = 754.250 ; free physical = 4172 ; free virtual = 59936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3714.293 ; gain = 782.297 ; free physical = 4165 ; free virtual = 59929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3714.293 ; gain = 782.297 ; free physical = 4164 ; free virtual = 59929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3714.293 ; gain = 782.297 ; free physical = 4164 ; free virtual = 59929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3714.293 ; gain = 782.297 ; free physical = 4164 ; free virtual = 59929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3714.293 ; gain = 782.297 ; free physical = 4164 ; free virtual = 59929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3714.293 ; gain = 782.297 ; free physical = 4164 ; free virtual = 59929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3714.293 ; gain = 782.297 ; free physical = 4164 ; free virtual = 59929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    15|
|2     |LUT1   |    54|
|3     |LUT2   |    19|
|4     |LUT3   |    46|
|5     |LUT4   |    52|
|6     |LUT5   |    26|
|7     |LUT6   |   102|
|8     |MUXF7  |    32|
|9     |FDRE   |   426|
|10    |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3714.293 ; gain = 782.297 ; free physical = 4164 ; free virtual = 59929
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3714.293 ; gain = 614.641 ; free physical = 4208 ; free virtual = 59972
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3714.301 ; gain = 782.297 ; free physical = 4208 ; free virtual = 59972
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3725.262 ; gain = 0.000 ; free physical = 4292 ; free virtual = 60056
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3777.090 ; gain = 0.000 ; free physical = 4231 ; free virtual = 59995
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b68a1042
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3777.090 ; gain = 931.094 ; free physical = 4430 ; free virtual = 60194
INFO: [Common 17-1381] The checkpoint '/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.runs/design_1_AXI_StreamCapture_0_0_synth_1/design_1_AXI_StreamCapture_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_StreamCapture_0_0, cache-ID = f52c28f36bb53303
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mklab/workspace/KRIA-Motor-Control/vivado/output/temp/vv/k26_foc.runs/design_1_AXI_StreamCapture_0_0_synth_1/design_1_AXI_StreamCapture_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_StreamCapture_0_0_utilization_synth.rpt -pb design_1_AXI_StreamCapture_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 14:37:33 2022...
