INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorge Reis/Documents/LabHLS_ReedSolomon/LabHLS_ReedSolomon.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorge Reis/Documents/LabHLS_ReedSolomon/LabHLS_ReedSolomon.srcs/sim_1/new/StateMachine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorge Reis/Documents/LabHLS_ReedSolomon/LabHLS_ReedSolomon.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
