#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 23 19:46:55 2022
# Process ID: 15608
# Current directory: d:/Project/FPGA/Design/TCL_project/Test/Soc_A9_test/prj/xilinx/Soc_A9_test.runs/synth_1
# Command line: vivado.exe -log zynq_default_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_default_wrapper.tcl
# Log file: d:/Project/FPGA/Design/TCL_project/Test/Soc_A9_test/prj/xilinx/Soc_A9_test.runs/synth_1/zynq_default_wrapper.vds
# Journal file: d:/Project/FPGA/Design/TCL_project/Test/Soc_A9_test/prj/xilinx/Soc_A9_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source zynq_default_wrapper.tcl -notrace
