Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat May 21 15:46:16 2016
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopAdder_timing_summary_routed.rpt -rpx TopAdder_timing_summary_routed.rpx
| Design       : TopAdder
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.418        0.000                      0                 1801        0.025        0.000                      0                 1801        4.500        0.000                       0                   990  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.418        0.000                      0                 1801        0.025        0.000                      0                 1801        4.500        0.000                       0                   990  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.580ns (18.765%)  route 2.511ns (81.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.713     1.713    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X61Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=20, routed)          1.702     3.871    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[1]
    SLICE_X93Y27         LUT6 (Prop_lut6_I1_O)        0.124     3.995 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.809     4.804    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.700    11.700    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.815    
                         clock uncertainty           -0.035    11.779    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     6.222    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.580ns (19.029%)  route 2.468ns (80.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.713     1.713    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X61Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=20, routed)          1.702     3.871    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[1]
    SLICE_X93Y27         LUT6 (Prop_lut6_I1_O)        0.124     3.995 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.766     4.761    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.700    11.700    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.815    
                         clock uncertainty           -0.035    11.779    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     6.222    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.580ns (18.846%)  route 2.498ns (81.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.715     1.715    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X59Y28         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     2.171 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=2, routed)           0.994     3.165    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[22]
    SLICE_X69Y28         LUT3 (Prop_lut3_I0_O)        0.124     3.289 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=2, routed)           1.504     4.793    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][22]
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.700    11.700    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.815    
                         clock uncertainty           -0.035    11.779    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -5.474     6.305    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.305    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.642ns (21.395%)  route 2.359ns (78.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.735     1.735    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X30Y30         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.518     2.253 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          1.531     3.784    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.124     3.908 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_20/O
                         net (fo=2, routed)           0.827     4.736    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][20]
    DSP48_X2Y10          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.571    11.571    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y10          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.686    
                         clock uncertainty           -0.035    11.650    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -5.342     6.308    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.308    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.718ns (22.980%)  route 2.407ns (77.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.717     1.717    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X60Y29         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.419     2.136 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=2, routed)           0.635     2.771    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[18]
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.299     3.070 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           1.771     4.842    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][18]
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.700    11.700    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.815    
                         clock uncertainty           -0.035    11.779    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -5.342     6.437    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.580ns (19.699%)  route 2.364ns (80.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.711     1.711    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X61Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     2.167 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=3, routed)           0.974     3.141    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[10]
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.265 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_30/O
                         net (fo=1, routed)           1.391     4.655    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][10]
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.700    11.700    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.815    
                         clock uncertainty           -0.035    11.779    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -5.474     6.305    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.305    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.642ns (23.010%)  route 2.148ns (76.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.735     1.735    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X30Y30         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.518     2.253 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          1.531     3.784    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.124     3.908 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_20/O
                         net (fo=2, routed)           0.617     4.525    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][20]
    DSP48_X2Y10          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.571    11.571    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y10          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.686    
                         clock uncertainty           -0.035    11.650    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -5.474     6.176    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.176    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.642ns (21.827%)  route 2.299ns (78.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.712     1.712    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X58Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.518     2.230 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          0.852     3.082    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X66Y25         LUT3 (Prop_lut3_I1_O)        0.124     3.206 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_38/O
                         net (fo=1, routed)           1.448     4.653    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][2]
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.700    11.700    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.815    
                         clock uncertainty           -0.035    11.779    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -5.474     6.305    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.305    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.716ns (24.377%)  route 2.221ns (75.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.711     1.711    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X59Y26         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.419     2.130 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=3, routed)           0.766     2.896    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]_0[13]
    SLICE_X64Y26         LUT3 (Prop_lut3_I2_O)        0.297     3.193 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_27/O
                         net (fo=1, routed)           1.456     4.648    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][13]
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.700    11.700    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.815    
                         clock uncertainty           -0.035    11.779    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -5.474     6.305    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.305    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.642ns (22.177%)  route 2.253ns (77.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.712     1.712    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X58Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.518     2.230 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          0.866     3.096    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.124     3.220 r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_37/O
                         net (fo=1, routed)           1.387     4.607    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][3]
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=991, unset)          1.700    11.700    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y11          DSP48E1                                      r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.815    
                         clock uncertainty           -0.035    11.779    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -5.474     6.305    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/TopAdder_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.305    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                  1.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.749%)  route 0.171ns (57.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.550     0.550    grp_TopAdder_addoperator_float_fu_118/ap_clk
    SLICE_X48Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.128     0.678 r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[27]/Q
                         net (fo=1, routed)           0.171     0.849    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/p_x_M_imag_load_reg_267[27]
    SLICE_X53Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.812     0.812    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/ap_clk
    SLICE_X53Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[27]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.017     0.824    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.749%)  route 0.171ns (57.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.547     0.547    grp_TopAdder_addoperator_float_fu_118/ap_clk
    SLICE_X48Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.128     0.675 r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[17]/Q
                         net (fo=1, routed)           0.171     0.846    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/p_x_M_imag_load_reg_267[17]
    SLICE_X52Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.808     0.808    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/ap_clk
    SLICE_X52Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[17]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.017     0.820    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.575%)  route 0.173ns (57.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.547     0.547    grp_TopAdder_addoperator_float_fu_118/ap_clk
    SLICE_X48Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.128     0.675 r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[11]/Q
                         net (fo=1, routed)           0.173     0.848    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/p_x_M_imag_load_reg_267[11]
    SLICE_X52Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.808     0.808    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/ap_clk
    SLICE_X52Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[11]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.016     0.819    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.183%)  route 0.219ns (60.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.547     0.547    grp_TopAdder_addoperator_float_fu_118/ap_clk
    SLICE_X48Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[10]/Q
                         net (fo=1, routed)           0.219     0.907    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/p_x_M_imag_load_reg_267[10]
    SLICE_X53Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.808     0.808    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/ap_clk
    SLICE_X53Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[10]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.070     0.873    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.374%)  route 0.217ns (60.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.547     0.547    grp_TopAdder_addoperator_float_fu_118/ap_clk
    SLICE_X48Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[16]/Q
                         net (fo=1, routed)           0.217     0.905    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/p_x_M_imag_load_reg_267[16]
    SLICE_X52Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.808     0.808    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/ap_clk
    SLICE_X52Y25         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[16]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.066     0.869    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.778%)  route 0.223ns (61.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.550     0.550    grp_TopAdder_addoperator_float_fu_118/ap_clk
    SLICE_X48Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[14]/Q
                         net (fo=1, routed)           0.223     0.914    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/p_x_M_imag_load_reg_267[14]
    SLICE_X52Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.812     0.812    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/ap_clk
    SLICE_X52Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[14]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X52Y27         FDRE (Hold_fdre_C_D)         0.070     0.877    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.194%)  route 0.219ns (60.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.551     0.551    grp_TopAdder_addoperator_float_fu_118/ap_clk
    SLICE_X44Y28         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[18]/Q
                         net (fo=1, routed)           0.219     0.911    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/p_x_M_imag_load_reg_267[18]
    SLICE_X50Y28         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.813     0.813    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/ap_clk
    SLICE_X50Y28         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[18]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.059     0.867    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.938%)  route 0.209ns (62.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.550     0.550    grp_TopAdder_addoperator_float_fu_118/ap_clk
    SLICE_X48Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.128     0.678 r  grp_TopAdder_addoperator_float_fu_118/p_x_M_imag_load_reg_267_reg[29]/Q
                         net (fo=1, routed)           0.209     0.887    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/p_x_M_imag_load_reg_267[29]
    SLICE_X52Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.812     0.812    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/ap_clk
    SLICE_X52Y27         FDRE                                         r  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[29]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X52Y27         FDRE (Hold_fdre_C_D)         0.019     0.826    grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 reg_163_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.480%)  route 0.169ns (54.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.574     0.574    ap_clk
    SLICE_X57Y30         FDRE                                         r  reg_163_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  reg_163_reg[26]/Q
                         net (fo=1, routed)           0.169     0.884    TopAdder_AXILiteS_s_axi_U/int_output_M_imag/reg_163_reg[31][26]
    RAMB36_X3Y6          RAMB36E1                                     r  TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.885     0.885    TopAdder_AXILiteS_s_axi_U/int_output_M_imag/ap_clk
    RAMB36_X3Y6          RAMB36E1                                     r  TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism             -0.234     0.651    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     0.806    TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 reg_163_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.573     0.573    ap_clk
    SLICE_X59Y29         FDRE                                         r  reg_163_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  reg_163_reg[16]/Q
                         net (fo=1, routed)           0.170     0.884    TopAdder_AXILiteS_s_axi_U/int_output_M_imag/reg_163_reg[31][16]
    RAMB36_X3Y6          RAMB36E1                                     r  TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=991, unset)          0.885     0.885    TopAdder_AXILiteS_s_axi_U/int_output_M_imag/ap_clk
    RAMB36_X3Y6          RAMB36E1                                     r  TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism             -0.234     0.651    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     0.806    TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4   TopAdder_AXILiteS_s_axi_U/int_input1_M_imag/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4   TopAdder_AXILiteS_s_axi_U/int_input1_M_imag/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6   TopAdder_AXILiteS_s_axi_U/int_input1_M_real/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6   TopAdder_AXILiteS_s_axi_U/int_input1_M_real/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   TopAdder_AXILiteS_s_axi_U/int_input2_M_imag/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   TopAdder_AXILiteS_s_axi_U/int_input2_M_imag/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   TopAdder_AXILiteS_s_axi_U/int_input2_M_real/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   TopAdder_AXILiteS_s_axi_U/int_input2_M_real/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6   TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6   TopAdder_AXILiteS_s_axi_U/int_output_M_imag/gen_write[1].mem_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y21  TopAdder_AXILiteS_s_axi_U/int_ap_done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y21  TopAdder_AXILiteS_s_axi_U/int_ap_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y21  TopAdder_AXILiteS_s_axi_U/int_auto_restart_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21  TopAdder_AXILiteS_s_axi_U/int_gie_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y28  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y32  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y32  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y25  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y25  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y25  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y27  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y27  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y32  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y32  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y32  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0/din0_buf1_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y27  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y27  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y27  grp_TopAdder_addoperator_float_fu_118/TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1/din0_buf1_reg[28]/C



