/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:23:04 2018
 *                 Full Compile MD5 Checksum  2ff608fe362eb86bea5ba570b815521f
 *                     (minus title and desc)
 *                 MD5 Checksum               f58b8ef6a7a1966baf956e0d7af563c5
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1859
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_PM_H__
#define BCHP_PM_H__

/***************************************************************************
 *PM - Peripheral Module Configuration
 ***************************************************************************/
#define BCHP_PM_CONFIG                           0x0040a200 /* [RW][32] PERIPHERAL MODULE CONFIGURATION REGISTER */
#define BCHP_PM_CLK_CTRL                         0x0040a204 /* [RW][32] UPG Clock control register */
#define BCHP_PM_RST_CTRL                         0x0040a208 /* [RW][32] UPG reset control register */

/***************************************************************************
 *CONFIG - PERIPHERAL MODULE CONFIGURATION REGISTER
 ***************************************************************************/
/* PM :: CONFIG :: reserved0 [31:22] */
#define BCHP_PM_CONFIG_reserved0_MASK                              0xffc00000
#define BCHP_PM_CONFIG_reserved0_SHIFT                             22

/* PM :: CONFIG :: nack_read_disable [21:21] */
#define BCHP_PM_CONFIG_nack_read_disable_MASK                      0x00200000
#define BCHP_PM_CONFIG_nack_read_disable_SHIFT                     21
#define BCHP_PM_CONFIG_nack_read_disable_DEFAULT                   0x00000000

/* PM :: CONFIG :: dvp_own [20:20] */
#define BCHP_PM_CONFIG_dvp_own_MASK                                0x00100000
#define BCHP_PM_CONFIG_dvp_own_SHIFT                               20
#define BCHP_PM_CONFIG_dvp_own_DEFAULT                             0x00000000

/* PM :: CONFIG :: select_iic_ctrl_slave_legacy [19:19] */
#define BCHP_PM_CONFIG_select_iic_ctrl_slave_legacy_MASK           0x00080000
#define BCHP_PM_CONFIG_select_iic_ctrl_slave_legacy_SHIFT          19
#define BCHP_PM_CONFIG_select_iic_ctrl_slave_legacy_DEFAULT        0x00000000

/* PM :: CONFIG :: uartc_sir_sel [18:17] */
#define BCHP_PM_CONFIG_uartc_sir_sel_MASK                          0x00060000
#define BCHP_PM_CONFIG_uartc_sir_sel_SHIFT                         17
#define BCHP_PM_CONFIG_uartc_sir_sel_DEFAULT                       0x00000000

/* PM :: CONFIG :: uartb_sir_sel [16:15] */
#define BCHP_PM_CONFIG_uartb_sir_sel_MASK                          0x00018000
#define BCHP_PM_CONFIG_uartb_sir_sel_SHIFT                         15
#define BCHP_PM_CONFIG_uartb_sir_sel_DEFAULT                       0x00000000

/* PM :: CONFIG :: uarta_sir_sel [14:13] */
#define BCHP_PM_CONFIG_uarta_sir_sel_MASK                          0x00006000
#define BCHP_PM_CONFIG_uarta_sir_sel_SHIFT                         13
#define BCHP_PM_CONFIG_uarta_sir_sel_DEFAULT                       0x00000000

/* PM :: CONFIG :: irb_out_sel [12:10] */
#define BCHP_PM_CONFIG_irb_out_sel_MASK                            0x00001c00
#define BCHP_PM_CONFIG_irb_out_sel_SHIFT                           10
#define BCHP_PM_CONFIG_irb_out_sel_DEFAULT                         0x00000000

/* PM :: CONFIG :: uart_dma_sw_init [09:09] */
#define BCHP_PM_CONFIG_uart_dma_sw_init_MASK                       0x00000200
#define BCHP_PM_CONFIG_uart_dma_sw_init_SHIFT                      9
#define BCHP_PM_CONFIG_uart_dma_sw_init_DEFAULT                    0x00000000

/* PM :: CONFIG :: uart_dma_sw_reset [08:08] */
#define BCHP_PM_CONFIG_uart_dma_sw_reset_MASK                      0x00000100
#define BCHP_PM_CONFIG_uart_dma_sw_reset_SHIFT                     8
#define BCHP_PM_CONFIG_uart_dma_sw_reset_DEFAULT                   0x00000000

/* PM :: CONFIG :: uartc_sw_reset [07:07] */
#define BCHP_PM_CONFIG_uartc_sw_reset_MASK                         0x00000080
#define BCHP_PM_CONFIG_uartc_sw_reset_SHIFT                        7
#define BCHP_PM_CONFIG_uartc_sw_reset_DEFAULT                      0x00000000

/* PM :: CONFIG :: uartb_sw_reset [06:06] */
#define BCHP_PM_CONFIG_uartb_sw_reset_MASK                         0x00000040
#define BCHP_PM_CONFIG_uartb_sw_reset_SHIFT                        6
#define BCHP_PM_CONFIG_uartb_sw_reset_DEFAULT                      0x00000000

/* PM :: CONFIG :: uarta_sw_reset [05:05] */
#define BCHP_PM_CONFIG_uarta_sw_reset_MASK                         0x00000020
#define BCHP_PM_CONFIG_uarta_sw_reset_SHIFT                        5
#define BCHP_PM_CONFIG_uarta_sw_reset_DEFAULT                      0x00000000

/* PM :: CONFIG :: uart_sw_reset [04:04] */
#define BCHP_PM_CONFIG_uart_sw_reset_MASK                          0x00000010
#define BCHP_PM_CONFIG_uart_sw_reset_SHIFT                         4
#define BCHP_PM_CONFIG_uart_sw_reset_DEFAULT                       0x00000000

/* PM :: CONFIG :: mcif0_sw_init [03:03] */
#define BCHP_PM_CONFIG_mcif0_sw_init_MASK                          0x00000008
#define BCHP_PM_CONFIG_mcif0_sw_init_SHIFT                         3
#define BCHP_PM_CONFIG_mcif0_sw_init_DEFAULT                       0x00000000

/* PM :: CONFIG :: mcif0_sw_reset [02:02] */
#define BCHP_PM_CONFIG_mcif0_sw_reset_MASK                         0x00000004
#define BCHP_PM_CONFIG_mcif0_sw_reset_SHIFT                        2
#define BCHP_PM_CONFIG_mcif0_sw_reset_DEFAULT                      0x00000000

/* PM :: CONFIG :: sc_late_sw_reset [01:01] */
#define BCHP_PM_CONFIG_sc_late_sw_reset_MASK                       0x00000002
#define BCHP_PM_CONFIG_sc_late_sw_reset_SHIFT                      1
#define BCHP_PM_CONFIG_sc_late_sw_reset_DEFAULT                    0x00000000

/* PM :: CONFIG :: sc_sw_reset [00:00] */
#define BCHP_PM_CONFIG_sc_sw_reset_MASK                            0x00000001
#define BCHP_PM_CONFIG_sc_sw_reset_SHIFT                           0
#define BCHP_PM_CONFIG_sc_sw_reset_DEFAULT                         0x00000000

/***************************************************************************
 *CLK_CTRL - UPG Clock control register
 ***************************************************************************/
/* PM :: CLK_CTRL :: reserved0 [31:10] */
#define BCHP_PM_CLK_CTRL_reserved0_MASK                            0xfffffc00
#define BCHP_PM_CLK_CTRL_reserved0_SHIFT                           10

/* PM :: CLK_CTRL :: mcif [09:09] */
#define BCHP_PM_CLK_CTRL_mcif_MASK                                 0x00000200
#define BCHP_PM_CLK_CTRL_mcif_SHIFT                                9
#define BCHP_PM_CLK_CTRL_mcif_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: tmon [08:08] */
#define BCHP_PM_CLK_CTRL_tmon_MASK                                 0x00000100
#define BCHP_PM_CLK_CTRL_tmon_SHIFT                                8
#define BCHP_PM_CLK_CTRL_tmon_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: irb [07:07] */
#define BCHP_PM_CLK_CTRL_irb_MASK                                  0x00000080
#define BCHP_PM_CLK_CTRL_irb_SHIFT                                 7
#define BCHP_PM_CLK_CTRL_irb_DEFAULT                               0x00000001

/* PM :: CLK_CTRL :: gpio [06:06] */
#define BCHP_PM_CLK_CTRL_gpio_MASK                                 0x00000040
#define BCHP_PM_CLK_CTRL_gpio_SHIFT                                6
#define BCHP_PM_CLK_CTRL_gpio_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: timers [05:05] */
#define BCHP_PM_CLK_CTRL_timers_MASK                               0x00000020
#define BCHP_PM_CLK_CTRL_timers_SHIFT                              5
#define BCHP_PM_CLK_CTRL_timers_DEFAULT                            0x00000001

/* PM :: CLK_CTRL :: pwmb [04:04] */
#define BCHP_PM_CLK_CTRL_pwmb_MASK                                 0x00000010
#define BCHP_PM_CLK_CTRL_pwmb_SHIFT                                4
#define BCHP_PM_CLK_CTRL_pwmb_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: pwma [03:03] */
#define BCHP_PM_CLK_CTRL_pwma_MASK                                 0x00000008
#define BCHP_PM_CLK_CTRL_pwma_SHIFT                                3
#define BCHP_PM_CLK_CTRL_pwma_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bsce [02:02] */
#define BCHP_PM_CLK_CTRL_bsce_MASK                                 0x00000004
#define BCHP_PM_CLK_CTRL_bsce_SHIFT                                2
#define BCHP_PM_CLK_CTRL_bsce_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bscd [01:01] */
#define BCHP_PM_CLK_CTRL_bscd_MASK                                 0x00000002
#define BCHP_PM_CLK_CTRL_bscd_SHIFT                                1
#define BCHP_PM_CLK_CTRL_bscd_DEFAULT                              0x00000001

/* PM :: CLK_CTRL :: bsca [00:00] */
#define BCHP_PM_CLK_CTRL_bsca_MASK                                 0x00000001
#define BCHP_PM_CLK_CTRL_bsca_SHIFT                                0
#define BCHP_PM_CLK_CTRL_bsca_DEFAULT                              0x00000001

/***************************************************************************
 *RST_CTRL - UPG reset control register
 ***************************************************************************/
/* PM :: RST_CTRL :: reserved0 [31:09] */
#define BCHP_PM_RST_CTRL_reserved0_MASK                            0xfffffe00
#define BCHP_PM_RST_CTRL_reserved0_SHIFT                           9

/* PM :: RST_CTRL :: tmon [08:08] */
#define BCHP_PM_RST_CTRL_tmon_MASK                                 0x00000100
#define BCHP_PM_RST_CTRL_tmon_SHIFT                                8
#define BCHP_PM_RST_CTRL_tmon_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: irb [07:07] */
#define BCHP_PM_RST_CTRL_irb_MASK                                  0x00000080
#define BCHP_PM_RST_CTRL_irb_SHIFT                                 7
#define BCHP_PM_RST_CTRL_irb_DEFAULT                               0x00000000

/* PM :: RST_CTRL :: gpio [06:06] */
#define BCHP_PM_RST_CTRL_gpio_MASK                                 0x00000040
#define BCHP_PM_RST_CTRL_gpio_SHIFT                                6
#define BCHP_PM_RST_CTRL_gpio_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: timers [05:05] */
#define BCHP_PM_RST_CTRL_timers_MASK                               0x00000020
#define BCHP_PM_RST_CTRL_timers_SHIFT                              5
#define BCHP_PM_RST_CTRL_timers_DEFAULT                            0x00000000

/* PM :: RST_CTRL :: pwmb [04:04] */
#define BCHP_PM_RST_CTRL_pwmb_MASK                                 0x00000010
#define BCHP_PM_RST_CTRL_pwmb_SHIFT                                4
#define BCHP_PM_RST_CTRL_pwmb_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: pwma [03:03] */
#define BCHP_PM_RST_CTRL_pwma_MASK                                 0x00000008
#define BCHP_PM_RST_CTRL_pwma_SHIFT                                3
#define BCHP_PM_RST_CTRL_pwma_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bsce [02:02] */
#define BCHP_PM_RST_CTRL_bsce_MASK                                 0x00000004
#define BCHP_PM_RST_CTRL_bsce_SHIFT                                2
#define BCHP_PM_RST_CTRL_bsce_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bscd [01:01] */
#define BCHP_PM_RST_CTRL_bscd_MASK                                 0x00000002
#define BCHP_PM_RST_CTRL_bscd_SHIFT                                1
#define BCHP_PM_RST_CTRL_bscd_DEFAULT                              0x00000000

/* PM :: RST_CTRL :: bsca [00:00] */
#define BCHP_PM_RST_CTRL_bsca_MASK                                 0x00000001
#define BCHP_PM_RST_CTRL_bsca_SHIFT                                0
#define BCHP_PM_RST_CTRL_bsca_DEFAULT                              0x00000000

#endif /* #ifndef BCHP_PM_H__ */

/* End of File */
