#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000018fc1d91560 .scope module, "PL_CPU_sim" "PL_CPU_sim" 2 45;
 .timescale 0 0;
v0000018fc1e217f0_0 .net "PC", 31 0, L_0000018fc1ea60b0;  1 drivers
v0000018fc1e1fdb0_0 .net "cycles_consumed", 31 0, v0000018fc1e207b0_0;  1 drivers
v0000018fc1e219d0_0 .var "input_clk", 0 0;
v0000018fc1e21890_0 .var "rst", 0 0;
S_0000018fc1b8db80 .scope module, "cpu" "CPU5STAGE" 2 50, 3 2 0, S_0000018fc1d91560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_0000018fc1d2d5d0 .param/l "handler_addr" 0 3 9, C4<00000000000000000000001111101000>;
L_0000018fc1d67c40 .functor NOR 1, v0000018fc1e219d0_0, v0000018fc1e132e0_0, C4<0>, C4<0>;
L_0000018fc1e81060 .functor NOT 1, L_0000018fc1d67c40, C4<0>, C4<0>, C4<0>;
L_0000018fc1e80dc0 .functor NOT 1, L_0000018fc1d67c40, C4<0>, C4<0>, C4<0>;
L_0000018fc1e30118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018fc1e81ae0 .functor OR 1, L_0000018fc1e30118, v0000018fc1e01e60_0, C4<0>, C4<0>;
L_0000018fc1ea5e10 .functor NOT 1, L_0000018fc1d67c40, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea5fd0 .functor NOT 1, L_0000018fc1d67c40, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea60b0 .functor BUFZ 32, v0000018fc1e0d020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1e30160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018fc1e12ca0_0 .net "EXCEP_EX_FLUSH", 0 0, L_0000018fc1e30160;  1 drivers
v0000018fc1e134c0_0 .net "EXCEP_ID_FLUSH", 0 0, L_0000018fc1e30118;  1 drivers
L_0000018fc1e300d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018fc1e125c0_0 .net "EXCEP_IF_FLUSH", 0 0, L_0000018fc1e300d0;  1 drivers
L_0000018fc1e301a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018fc1e12700_0 .net "EXCEP_MEM_FLUSH", 0 0, L_0000018fc1e301a8;  1 drivers
v0000018fc1e13740_0 .net "EX_INST", 31 0, v0000018fc1df6d20_0;  1 drivers
v0000018fc1e13880_0 .net "EX_Immed", 31 0, v0000018fc1df72c0_0;  1 drivers
v0000018fc1e13920_0 .net "EX_PC", 31 0, v0000018fc1df6a00_0;  1 drivers
v0000018fc1e1e370_0 .net "EX_PFC", 31 0, v0000018fc1df7860_0;  1 drivers
v0000018fc1e1df10_0 .net "EX_PFC_to_IF", 31 0, L_0000018fc1e964b0;  1 drivers
v0000018fc1e1e410_0 .net "EX_forward_to_B", 31 0, v0000018fc1df6c80_0;  1 drivers
v0000018fc1e1ecd0_0 .net "EX_is_beq", 0 0, v0000018fc1df6960_0;  1 drivers
v0000018fc1e1eaf0_0 .net "EX_is_bne", 0 0, v0000018fc1df66e0_0;  1 drivers
v0000018fc1e1eb90_0 .net "EX_is_jal", 0 0, v0000018fc1df7900_0;  1 drivers
v0000018fc1e1f450_0 .net "EX_is_jr", 0 0, v0000018fc1df6be0_0;  1 drivers
v0000018fc1e1e730_0 .net "EX_is_oper2_immed", 0 0, v0000018fc1df79a0_0;  1 drivers
v0000018fc1e1ed70_0 .net "EX_memread", 0 0, v0000018fc1df7360_0;  1 drivers
v0000018fc1e1f130_0 .net "EX_memwrite", 0 0, v0000018fc1df6dc0_0;  1 drivers
v0000018fc1e1ec30_0 .net "EX_opcode", 11 0, v0000018fc1df7400_0;  1 drivers
v0000018fc1e1f770_0 .net "EX_predicted", 0 0, v0000018fc1df6f00_0;  1 drivers
v0000018fc1e1ea50_0 .net "EX_rd_ind", 4 0, v0000018fc1df63c0_0;  1 drivers
v0000018fc1e1dab0_0 .net "EX_rd_indzero", 0 0, L_0000018fc1e1c890;  1 drivers
v0000018fc1e1e5f0_0 .net "EX_regwrite", 0 0, v0000018fc1df6460_0;  1 drivers
v0000018fc1e1dc90_0 .net "EX_rs1", 31 0, v0000018fc1df74a0_0;  1 drivers
v0000018fc1e1de70_0 .net "EX_rs1_ind", 4 0, v0000018fc1df7540_0;  1 drivers
v0000018fc1e1f950_0 .net "EX_rs2", 31 0, v0000018fc1df75e0_0;  1 drivers
v0000018fc1e1dd30_0 .net "EX_rs2_ind", 4 0, v0000018fc1df6500_0;  1 drivers
v0000018fc1e1d830_0 .net "ID_INST", 31 0, v0000018fc1dfdd60_0;  1 drivers
v0000018fc1e1e9b0_0 .net "ID_Immed", 31 0, v0000018fc1dfc5a0_0;  1 drivers
v0000018fc1e1e230_0 .net "ID_PC", 31 0, v0000018fc1dfe260_0;  1 drivers
v0000018fc1e1e4b0_0 .net "ID_PFC_to_EX", 31 0, L_0000018fc1e1c4d0;  1 drivers
v0000018fc1e1d8d0_0 .net "ID_PFC_to_IF", 31 0, L_0000018fc1e1d290;  1 drivers
v0000018fc1e1ee10_0 .net "ID_forward_to_B", 31 0, L_0000018fc1e1ca70;  1 drivers
v0000018fc1e1f810_0 .net "ID_is_beq", 0 0, L_0000018fc1e1c750;  1 drivers
v0000018fc1e1d510_0 .net "ID_is_bne", 0 0, L_0000018fc1e1bcb0;  1 drivers
v0000018fc1e1f8b0_0 .net "ID_is_j", 0 0, L_0000018fc1e1ce30;  1 drivers
v0000018fc1e1fbd0_0 .net "ID_is_jal", 0 0, L_0000018fc1e1b710;  1 drivers
v0000018fc1e1eeb0_0 .net "ID_is_jr", 0 0, L_0000018fc1e1b3f0;  1 drivers
v0000018fc1e1db50_0 .net "ID_is_oper2_immed", 0 0, L_0000018fc1e81840;  1 drivers
v0000018fc1e1d970_0 .net "ID_memread", 0 0, L_0000018fc1e1d150;  1 drivers
v0000018fc1e1e550_0 .net "ID_memwrite", 0 0, L_0000018fc1e1bd50;  1 drivers
v0000018fc1e1e910_0 .net "ID_opcode", 11 0, v0000018fc1e14460_0;  1 drivers
v0000018fc1e1e690_0 .net "ID_predicted", 0 0, L_0000018fc1e1ba30;  1 drivers
v0000018fc1e1f1d0_0 .net "ID_rd_ind", 4 0, v0000018fc1e141e0_0;  1 drivers
v0000018fc1e1ddd0_0 .net "ID_regwrite", 0 0, L_0000018fc1e1d0b0;  1 drivers
v0000018fc1e1f310_0 .net "ID_rs1", 31 0, v0000018fc1dfdb80_0;  1 drivers
v0000018fc1e1dfb0_0 .net "ID_rs1_ind", 4 0, v0000018fc1e14320_0;  1 drivers
v0000018fc1e1e050_0 .net "ID_rs2", 31 0, v0000018fc1dfe580_0;  1 drivers
v0000018fc1e1ef50_0 .net "ID_rs2_ind", 4 0, v0000018fc1e14280_0;  1 drivers
v0000018fc1e1e7d0_0 .net "IF_INST", 31 0, L_0000018fc1e814c0;  1 drivers
v0000018fc1e1d650_0 .net "IF_pc", 31 0, v0000018fc1e0d020_0;  1 drivers
v0000018fc1e1e0f0_0 .net "MEM_ALU_OUT", 31 0, v0000018fc1ddbf90_0;  1 drivers
v0000018fc1e1f9f0_0 .net "MEM_Data_mem_out", 31 0, v0000018fc1e12b60_0;  1 drivers
v0000018fc1e1eff0_0 .net "MEM_INST", 31 0, v0000018fc1ddc990_0;  1 drivers
v0000018fc1e1f3b0_0 .net "MEM_PC", 31 0, v0000018fc1ddca30_0;  1 drivers
v0000018fc1e1f090_0 .net "MEM_memread", 0 0, v0000018fc1ddb270_0;  1 drivers
v0000018fc1e1da10_0 .net "MEM_memwrite", 0 0, v0000018fc1dddd90_0;  1 drivers
v0000018fc1e1dbf0_0 .net "MEM_opcode", 11 0, v0000018fc1ddda70_0;  1 drivers
v0000018fc1e1e190_0 .net "MEM_rd_ind", 4 0, v0000018fc1ddd430_0;  1 drivers
v0000018fc1e1fc70_0 .net "MEM_rd_indzero", 0 0, v0000018fc1dde150_0;  1 drivers
v0000018fc1e1e2d0_0 .net "MEM_regwrite", 0 0, v0000018fc1ddd4d0_0;  1 drivers
v0000018fc1e1e870_0 .net "MEM_rs1_ind", 4 0, v0000018fc1ddea10_0;  1 drivers
v0000018fc1e1f270_0 .net "MEM_rs2", 31 0, v0000018fc1dde3d0_0;  1 drivers
v0000018fc1e1d5b0_0 .net "MEM_rs2_ind", 4 0, v0000018fc1ddd610_0;  1 drivers
v0000018fc1e1d6f0_0 .net "PC", 31 0, L_0000018fc1ea60b0;  alias, 1 drivers
v0000018fc1e1f4f0_0 .net "STALL_ID_FLUSH", 0 0, v0000018fc1e01e60_0;  1 drivers
v0000018fc1e1d790_0 .net "STALL_IF_FLUSH", 0 0, v0000018fc1e01f00_0;  1 drivers
v0000018fc1e1fa90_0 .net "WB_ALU_OUT", 31 0, v0000018fc1e13c40_0;  1 drivers
v0000018fc1e1f590_0 .net "WB_Data_mem_out", 31 0, v0000018fc1e11bc0_0;  1 drivers
v0000018fc1e1f630_0 .net "WB_INST", 31 0, v0000018fc1e12980_0;  1 drivers
v0000018fc1e1f6d0_0 .net "WB_PC", 31 0, v0000018fc1e131a0_0;  1 drivers
v0000018fc1e1fb30_0 .net "WB_memread", 0 0, v0000018fc1e12340_0;  1 drivers
v0000018fc1e21110_0 .net "WB_memwrite", 0 0, v0000018fc1e11a80_0;  1 drivers
v0000018fc1e22470_0 .net "WB_opcode", 11 0, v0000018fc1e12e80_0;  1 drivers
v0000018fc1e22150_0 .net "WB_rd_ind", 4 0, v0000018fc1e12480_0;  1 drivers
v0000018fc1e21930_0 .net "WB_rd_indzero", 0 0, v0000018fc1e12660_0;  1 drivers
v0000018fc1e21750_0 .net "WB_regwrite", 0 0, v0000018fc1e11760_0;  1 drivers
v0000018fc1e208f0_0 .net "WB_rs1_ind", 4 0, v0000018fc1e13600_0;  1 drivers
v0000018fc1e20cb0_0 .net "WB_rs2", 31 0, v0000018fc1e13240_0;  1 drivers
v0000018fc1e205d0_0 .net "WB_rs2_ind", 4 0, v0000018fc1e11da0_0;  1 drivers
v0000018fc1e21390_0 .net "Wrong_prediction", 0 0, L_0000018fc1ea5f60;  1 drivers
v0000018fc1e20670_0 .net "alu_out", 31 0, v0000018fc1def670_0;  1 drivers
v0000018fc1e21ed0_0 .net "alu_selA", 1 0, L_0000018fc1e1ff90;  1 drivers
v0000018fc1e214d0_0 .net "alu_selB", 1 0, L_0000018fc1e21bb0;  1 drivers
v0000018fc1e21cf0_0 .net "clk", 0 0, L_0000018fc1d67c40;  1 drivers
v0000018fc1e207b0_0 .var "cycles_consumed", 31 0;
L_0000018fc1e30088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018fc1e20e90_0 .net "exception_flag", 0 0, L_0000018fc1e30088;  1 drivers
o0000018fc1d9eef8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018fc1e1fe50_0 .net "forwarded_data", 31 0, o0000018fc1d9eef8;  0 drivers
v0000018fc1e20f30_0 .net "hlt", 0 0, v0000018fc1e132e0_0;  1 drivers
v0000018fc1e221f0_0 .net "if_id_write", 0 0, v0000018fc1e01be0_0;  1 drivers
v0000018fc1e21a70_0 .net "input_clk", 0 0, v0000018fc1e219d0_0;  1 drivers
v0000018fc1e20710_0 .net "is_branch_and_taken", 0 0, L_0000018fc1e80810;  1 drivers
v0000018fc1e20b70_0 .net "pc_src", 2 0, L_0000018fc1ea6120;  1 drivers
v0000018fc1e21c50_0 .net "pc_write", 0 0, v0000018fc1e01aa0_0;  1 drivers
v0000018fc1e1fd10_0 .net "rs2_out", 31 0, L_0000018fc1ea45f0;  1 drivers
v0000018fc1e20030_0 .net "rst", 0 0, v0000018fc1e21890_0;  1 drivers
v0000018fc1e21070_0 .net "store_rs2_forward", 1 0, L_0000018fc1e21250;  1 drivers
v0000018fc1e200d0_0 .net "wdata_to_reg_file", 31 0, L_0000018fc1ea64a0;  1 drivers
E_0000018fc1d2c7d0/0 .event negedge, v0000018fc1d7d820_0;
E_0000018fc1d2c7d0/1 .event posedge, v0000018fc1d7d6e0_0;
E_0000018fc1d2c7d0 .event/or E_0000018fc1d2c7d0/0, E_0000018fc1d2c7d0/1;
S_0000018fc1b80ba0 .scope module, "EDU" "exception_detect_unit" 3 38, 4 5 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_branch_and_taken";
    .port_info 1 /INPUT 1 "ID_is_j";
    .port_info 2 /INPUT 1 "ID_is_jal";
    .port_info 3 /INPUT 32 "ID_PFC_to_IF";
    .port_info 4 /INPUT 32 "EX_PFC_to_IF";
    .port_info 5 /OUTPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 1 "IF_FLUSH";
    .port_info 7 /OUTPUT 1 "ID_flush";
    .port_info 8 /OUTPUT 1 "EX_FLUSH";
    .port_info 9 /OUTPUT 1 "MEM_FLUSH";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "rst";
P_0000018fc1be03b0 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1be03e8 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1be0420 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1be0458 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1be0490 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1be04c8 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1be0500 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1be0538 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1be0570 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1be05a8 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1be05e0 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1be0618 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1be0650 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1be0688 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1be06c0 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1be06f8 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1be0730 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1be0768 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1be07a0 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1be07d8 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1be0810 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1be0848 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1be0880 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1be08b8 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1be08f0 .param/l "xori" 0 5 12, C4<001110000000>;
v0000018fc1d805f0_0 .net "EX_FLUSH", 0 0, L_0000018fc1e30160;  alias, 1 drivers
v0000018fc1d80190_0 .net "EX_PFC_to_IF", 31 0, L_0000018fc1e964b0;  alias, 1 drivers
v0000018fc1d7e9d0_0 .net "ID_PFC_to_IF", 31 0, L_0000018fc1e1d290;  alias, 1 drivers
v0000018fc1d7ec50_0 .net "ID_flush", 0 0, L_0000018fc1e30118;  alias, 1 drivers
v0000018fc1d7e680_0 .net "ID_is_j", 0 0, L_0000018fc1e1ce30;  alias, 1 drivers
v0000018fc1d7c920_0 .net "ID_is_jal", 0 0, L_0000018fc1e1b710;  alias, 1 drivers
v0000018fc1d7db40_0 .net "IF_FLUSH", 0 0, L_0000018fc1e300d0;  alias, 1 drivers
v0000018fc1d7d0a0_0 .net "MEM_FLUSH", 0 0, L_0000018fc1e301a8;  alias, 1 drivers
v0000018fc1d7d820_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1d7d1e0_0 .net "excep_flag", 0 0, L_0000018fc1e30088;  alias, 1 drivers
v0000018fc1d7cb00_0 .net "is_branch_and_taken", 0 0, L_0000018fc1e80810;  alias, 1 drivers
v0000018fc1d7d6e0_0 .net "rst", 0 0, v0000018fc1e21890_0;  alias, 1 drivers
S_0000018fc1b80d30 .scope module, "FA" "forwardA" 3 40, 6 2 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "id_ex_opcode";
    .port_info 1 /INPUT 5 "id_ex_rs1";
    .port_info 2 /INPUT 5 "id_ex_rs2";
    .port_info 3 /INPUT 1 "ex_mem_rdzero";
    .port_info 4 /INPUT 5 "ex_mem_rd";
    .port_info 5 /INPUT 1 "ex_mem_wr";
    .port_info 6 /INPUT 1 "mem_wb_rdzero";
    .port_info 7 /INPUT 5 "mem_wb_rd";
    .port_info 8 /INPUT 1 "mem_wb_wr";
    .port_info 9 /OUTPUT 2 "forwardA";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "is_jal";
P_0000018fc1bdf6a0 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1bdf6d8 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1bdf710 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1bdf748 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1bdf780 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1bdf7b8 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1bdf7f0 .param/l "bit_width" 0 6 6, +C4<00000000000000000000000000100000>;
P_0000018fc1bdf828 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1bdf860 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1bdf898 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1bdf8d0 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1bdf908 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1bdf940 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1bdf978 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1bdf9b0 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1bdf9e8 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1bdfa20 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1bdfa58 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1bdfa90 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1bdfac8 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1bdfb00 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1bdfb38 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1bdfb70 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1bdfba8 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1bdfbe0 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1bdfc18 .param/l "xori" 0 5 12, C4<001110000000>;
L_0000018fc1d67a10 .functor AND 1, v0000018fc1ddd4d0_0, v0000018fc1dde150_0, C4<1>, C4<1>;
L_0000018fc1d675b0 .functor AND 1, L_0000018fc1d67a10, L_0000018fc1e20fd0, C4<1>, C4<1>;
L_0000018fc1d67540 .functor AND 1, v0000018fc1e11760_0, v0000018fc1e12660_0, C4<1>, C4<1>;
L_0000018fc1d67930 .functor AND 1, L_0000018fc1d67540, L_0000018fc1e1fef0, C4<1>, C4<1>;
L_0000018fc1d680a0 .functor NOT 1, L_0000018fc1d675b0, C4<0>, C4<0>, C4<0>;
L_0000018fc1d681f0 .functor AND 1, L_0000018fc1d67930, L_0000018fc1d680a0, C4<1>, C4<1>;
L_0000018fc1d673f0 .functor OR 1, v0000018fc1df7900_0, L_0000018fc1d681f0, C4<0>, C4<0>;
L_0000018fc1d67e00 .functor OR 1, v0000018fc1df7900_0, L_0000018fc1d675b0, C4<0>, C4<0>;
v0000018fc1d7d960_0 .net *"_ivl_1", 0 0, L_0000018fc1d67a10;  1 drivers
v0000018fc1d7cc40_0 .net *"_ivl_14", 0 0, L_0000018fc1d680a0;  1 drivers
v0000018fc1d7df00_0 .net *"_ivl_17", 0 0, L_0000018fc1d681f0;  1 drivers
v0000018fc1d7e180_0 .net *"_ivl_19", 0 0, L_0000018fc1d673f0;  1 drivers
v0000018fc1d61520_0 .net *"_ivl_2", 0 0, L_0000018fc1e20fd0;  1 drivers
v0000018fc1d61840_0 .net *"_ivl_24", 0 0, L_0000018fc1d67e00;  1 drivers
v0000018fc1d60760_0 .net *"_ivl_7", 0 0, L_0000018fc1d67540;  1 drivers
v0000018fc1d60940_0 .net *"_ivl_8", 0 0, L_0000018fc1e1fef0;  1 drivers
v0000018fc1d61f20_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1d60b20_0 .net "ex_mem_rd", 4 0, v0000018fc1ddd430_0;  alias, 1 drivers
v0000018fc1d05570_0 .net "ex_mem_rdzero", 0 0, v0000018fc1dde150_0;  alias, 1 drivers
v0000018fc1d042b0_0 .net "ex_mem_wr", 0 0, v0000018fc1ddd4d0_0;  alias, 1 drivers
v0000018fc1d04530_0 .net "exhaz", 0 0, L_0000018fc1d675b0;  1 drivers
v0000018fc1d048f0_0 .net "forwardA", 1 0, L_0000018fc1e1ff90;  alias, 1 drivers
v0000018fc1d04a30_0 .net "id_ex_opcode", 11 0, v0000018fc1df7400_0;  alias, 1 drivers
v0000018fc1d1c8e0_0 .net "id_ex_rs1", 4 0, v0000018fc1df7540_0;  alias, 1 drivers
v0000018fc1d1e000_0 .net "id_ex_rs2", 4 0, v0000018fc1df6500_0;  alias, 1 drivers
v0000018fc1ddc030_0 .net "is_jal", 0 0, v0000018fc1df7900_0;  alias, 1 drivers
v0000018fc1ddb3b0_0 .net "mem_wb_rd", 4 0, v0000018fc1e12480_0;  alias, 1 drivers
v0000018fc1ddc350_0 .net "mem_wb_rdzero", 0 0, v0000018fc1e12660_0;  alias, 1 drivers
v0000018fc1ddcd50_0 .net "mem_wb_wr", 0 0, v0000018fc1e11760_0;  alias, 1 drivers
v0000018fc1ddb590_0 .net "memhaz", 0 0, L_0000018fc1d67930;  1 drivers
L_0000018fc1e20fd0 .cmp/eq 5, v0000018fc1ddd430_0, v0000018fc1df7540_0;
L_0000018fc1e1fef0 .cmp/eq 5, v0000018fc1e12480_0, v0000018fc1df7540_0;
L_0000018fc1e1ff90 .concat8 [ 1 1 0 0], L_0000018fc1d673f0, L_0000018fc1d67e00;
S_0000018fc1bdfc60 .scope module, "FB" "forwardB" 3 43, 7 2 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "id_ex_opcode";
    .port_info 1 /INPUT 5 "id_ex_rs1";
    .port_info 2 /INPUT 5 "id_ex_rs2";
    .port_info 3 /INPUT 1 "ex_mem_rdzero";
    .port_info 4 /INPUT 5 "ex_mem_rd";
    .port_info 5 /INPUT 1 "ex_mem_wr";
    .port_info 6 /INPUT 1 "mem_wb_rdzero";
    .port_info 7 /INPUT 5 "mem_wb_rd";
    .port_info 8 /INPUT 1 "mem_wb_wr";
    .port_info 9 /OUTPUT 2 "forwardB";
    .port_info 10 /INPUT 1 "is_oper2_immed";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 1 "is_jal";
P_0000018fc1ddebe0 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1ddec18 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1ddec50 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1ddec88 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1ddecc0 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1ddecf8 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1dded30 .param/l "bit_width" 0 7 6, +C4<00000000000000000000000000100000>;
P_0000018fc1dded68 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1ddeda0 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1ddedd8 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1ddee10 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1ddee48 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1ddee80 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1ddeeb8 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1ddeef0 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1ddef28 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1ddef60 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1ddef98 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1ddefd0 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1ddf008 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1ddf040 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1ddf078 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1ddf0b0 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1ddf0e8 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1ddf120 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1ddf158 .param/l "xori" 0 5 12, C4<001110000000>;
L_0000018fc1d674d0 .functor AND 1, v0000018fc1ddd4d0_0, v0000018fc1dde150_0, C4<1>, C4<1>;
L_0000018fc1d67620 .functor AND 1, L_0000018fc1d674d0, L_0000018fc1e21b10, C4<1>, C4<1>;
L_0000018fc1d67d90 .functor AND 1, v0000018fc1e11760_0, v0000018fc1e12660_0, C4<1>, C4<1>;
L_0000018fc1d68260 .functor AND 1, L_0000018fc1d67d90, L_0000018fc1e211b0, C4<1>, C4<1>;
L_0000018fc1d67690 .functor NOT 1, L_0000018fc1d67620, C4<0>, C4<0>, C4<0>;
L_0000018fc1d67700 .functor AND 1, L_0000018fc1d68260, L_0000018fc1d67690, C4<1>, C4<1>;
L_0000018fc1d67770 .functor OR 1, v0000018fc1df7900_0, L_0000018fc1d67700, C4<0>, C4<0>;
L_0000018fc1d67a80 .functor OR 1, v0000018fc1df7900_0, L_0000018fc1d67620, C4<0>, C4<0>;
L_0000018fc1d67af0 .functor NOT 1, v0000018fc1df79a0_0, C4<0>, C4<0>, C4<0>;
L_0000018fc1d67b60 .functor AND 1, L_0000018fc1d67a80, L_0000018fc1d67af0, C4<1>, C4<1>;
v0000018fc1ddcfd0_0 .net *"_ivl_1", 0 0, L_0000018fc1d674d0;  1 drivers
v0000018fc1ddc0d0_0 .net *"_ivl_14", 0 0, L_0000018fc1d67690;  1 drivers
v0000018fc1ddad70_0 .net *"_ivl_17", 0 0, L_0000018fc1d67700;  1 drivers
v0000018fc1ddaeb0_0 .net *"_ivl_19", 0 0, L_0000018fc1d67770;  1 drivers
v0000018fc1ddce90_0 .net *"_ivl_2", 0 0, L_0000018fc1e21b10;  1 drivers
v0000018fc1ddb450_0 .net *"_ivl_24", 0 0, L_0000018fc1d67a80;  1 drivers
v0000018fc1ddcad0_0 .net *"_ivl_25", 0 0, L_0000018fc1d67af0;  1 drivers
v0000018fc1ddc3f0_0 .net *"_ivl_28", 0 0, L_0000018fc1d67b60;  1 drivers
v0000018fc1ddbe50_0 .net *"_ivl_7", 0 0, L_0000018fc1d67d90;  1 drivers
v0000018fc1ddb630_0 .net *"_ivl_8", 0 0, L_0000018fc1e211b0;  1 drivers
v0000018fc1ddc210_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1ddb9f0_0 .net "ex_mem_rd", 4 0, v0000018fc1ddd430_0;  alias, 1 drivers
v0000018fc1ddb8b0_0 .net "ex_mem_rdzero", 0 0, v0000018fc1dde150_0;  alias, 1 drivers
v0000018fc1ddb6d0_0 .net "ex_mem_wr", 0 0, v0000018fc1ddd4d0_0;  alias, 1 drivers
v0000018fc1ddd2f0_0 .net "exhaz", 0 0, L_0000018fc1d67620;  1 drivers
v0000018fc1ddd110_0 .net "forwardB", 1 0, L_0000018fc1e21bb0;  alias, 1 drivers
v0000018fc1ddc170_0 .net "id_ex_opcode", 11 0, v0000018fc1df7400_0;  alias, 1 drivers
v0000018fc1ddc5d0_0 .net "id_ex_rs1", 4 0, v0000018fc1df7540_0;  alias, 1 drivers
v0000018fc1ddbbd0_0 .net "id_ex_rs2", 4 0, v0000018fc1df6500_0;  alias, 1 drivers
v0000018fc1ddcdf0_0 .net "is_jal", 0 0, v0000018fc1df7900_0;  alias, 1 drivers
v0000018fc1ddcf30_0 .net "is_oper2_immed", 0 0, v0000018fc1df79a0_0;  alias, 1 drivers
v0000018fc1ddcb70_0 .net "mem_wb_rd", 4 0, v0000018fc1e12480_0;  alias, 1 drivers
v0000018fc1ddc8f0_0 .net "mem_wb_rdzero", 0 0, v0000018fc1e12660_0;  alias, 1 drivers
v0000018fc1ddacd0_0 .net "mem_wb_wr", 0 0, v0000018fc1e11760_0;  alias, 1 drivers
v0000018fc1ddc2b0_0 .net "memhaz", 0 0, L_0000018fc1d68260;  1 drivers
L_0000018fc1e21b10 .cmp/eq 5, v0000018fc1ddd430_0, v0000018fc1df6500_0;
L_0000018fc1e211b0 .cmp/eq 5, v0000018fc1e12480_0, v0000018fc1df6500_0;
L_0000018fc1e21bb0 .concat8 [ 1 1 0 0], L_0000018fc1d67770, L_0000018fc1d67b60;
S_0000018fc1bdfdf0 .scope module, "FC" "forwardC" 3 46, 8 2 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "id_ex_opcode";
    .port_info 1 /INPUT 5 "id_ex_rs1";
    .port_info 2 /INPUT 5 "id_ex_rs2";
    .port_info 3 /INPUT 1 "ex_mem_rdzero";
    .port_info 4 /INPUT 5 "ex_mem_rd";
    .port_info 5 /INPUT 1 "ex_mem_wr";
    .port_info 6 /INPUT 1 "mem_wb_rdzero";
    .port_info 7 /INPUT 5 "mem_wb_rd";
    .port_info 8 /INPUT 1 "mem_wb_wr";
    .port_info 9 /OUTPUT 2 "store_rs2_forward";
    .port_info 10 /INPUT 1 "clk";
P_0000018fc1ddf1a0 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1ddf1d8 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1ddf210 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1ddf248 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1ddf280 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1ddf2b8 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1ddf2f0 .param/l "bit_width" 0 8 6, +C4<00000000000000000000000000100000>;
P_0000018fc1ddf328 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1ddf360 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1ddf398 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1ddf3d0 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1ddf408 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1ddf440 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1ddf478 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1ddf4b0 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1ddf4e8 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1ddf520 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1ddf558 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1ddf590 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1ddf5c8 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1ddf600 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1ddf638 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1ddf670 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1ddf6a8 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1ddf6e0 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1ddf718 .param/l "xori" 0 5 12, C4<001110000000>;
L_0000018fc1d67f50 .functor AND 1, v0000018fc1ddd4d0_0, v0000018fc1dde150_0, C4<1>, C4<1>;
L_0000018fc1d682d0 .functor AND 1, L_0000018fc1d67f50, L_0000018fc1e21d90, C4<1>, C4<1>;
L_0000018fc1d68340 .functor AND 1, v0000018fc1e11760_0, v0000018fc1e12660_0, C4<1>, C4<1>;
L_0000018fc1ced980 .functor AND 1, L_0000018fc1d68340, L_0000018fc1e212f0, C4<1>, C4<1>;
v0000018fc1ddcc10_0 .net *"_ivl_12", 0 0, L_0000018fc1d68340;  1 drivers
v0000018fc1ddc490_0 .net *"_ivl_13", 0 0, L_0000018fc1e212f0;  1 drivers
v0000018fc1ddd070_0 .net *"_ivl_16", 0 0, L_0000018fc1ced980;  1 drivers
v0000018fc1ddb1d0_0 .net *"_ivl_3", 0 0, L_0000018fc1d67f50;  1 drivers
v0000018fc1ddbd10_0 .net *"_ivl_4", 0 0, L_0000018fc1e21d90;  1 drivers
v0000018fc1ddb770_0 .net *"_ivl_7", 0 0, L_0000018fc1d682d0;  1 drivers
v0000018fc1ddd1b0_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1ddbc70_0 .net "ex_mem_rd", 4 0, v0000018fc1ddd430_0;  alias, 1 drivers
v0000018fc1ddaf50_0 .net "ex_mem_rdzero", 0 0, v0000018fc1dde150_0;  alias, 1 drivers
v0000018fc1ddc530_0 .net "ex_mem_wr", 0 0, v0000018fc1ddd4d0_0;  alias, 1 drivers
v0000018fc1ddb950_0 .net "id_ex_opcode", 11 0, v0000018fc1df7400_0;  alias, 1 drivers
v0000018fc1ddd250_0 .net "id_ex_rs1", 4 0, v0000018fc1df7540_0;  alias, 1 drivers
v0000018fc1ddb310_0 .net "id_ex_rs2", 4 0, v0000018fc1df6500_0;  alias, 1 drivers
v0000018fc1ddb810_0 .net "mem_wb_rd", 4 0, v0000018fc1e12480_0;  alias, 1 drivers
v0000018fc1ddac30_0 .net "mem_wb_rdzero", 0 0, v0000018fc1e12660_0;  alias, 1 drivers
v0000018fc1ddd390_0 .net "mem_wb_wr", 0 0, v0000018fc1e11760_0;  alias, 1 drivers
v0000018fc1ddc670_0 .net "store_rs2_forward", 1 0, L_0000018fc1e21250;  alias, 1 drivers
L_0000018fc1e21d90 .cmp/eq 5, v0000018fc1ddd430_0, v0000018fc1df6500_0;
L_0000018fc1e21250 .concat8 [ 1 1 0 0], L_0000018fc1d682d0, L_0000018fc1ced980;
L_0000018fc1e212f0 .cmp/eq 5, v0000018fc1e12480_0, v0000018fc1df6500_0;
S_0000018fc1be0930 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 91, 9 2 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 32 "EX_PC";
    .port_info 7 /INPUT 32 "EX_INST";
    .port_info 8 /INPUT 12 "EX_opcode";
    .port_info 9 /INPUT 1 "EX_memread";
    .port_info 10 /INPUT 1 "EX_memwrite";
    .port_info 11 /INPUT 1 "EX_regwrite";
    .port_info 12 /INPUT 1 "EX_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 15 /OUTPUT 32 "MEM_rs2";
    .port_info 16 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 17 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 18 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 19 /OUTPUT 5 "MEM_rd_ind";
    .port_info 20 /OUTPUT 32 "MEM_PC";
    .port_info 21 /OUTPUT 32 "MEM_INST";
    .port_info 22 /OUTPUT 12 "MEM_opcode";
    .port_info 23 /OUTPUT 1 "MEM_memread";
    .port_info 24 /OUTPUT 1 "MEM_memwrite";
    .port_info 25 /OUTPUT 1 "MEM_regwrite";
    .port_info 26 /INPUT 1 "rst";
v0000018fc1ddc710_0 .net "EX_ALU_OUT", 31 0, v0000018fc1def670_0;  alias, 1 drivers
v0000018fc1ddaff0_0 .net "EX_FLUSH", 0 0, L_0000018fc1e30160;  alias, 1 drivers
v0000018fc1ddae10_0 .net "EX_INST", 31 0, v0000018fc1df6d20_0;  alias, 1 drivers
v0000018fc1ddccb0_0 .net "EX_PC", 31 0, v0000018fc1df6a00_0;  alias, 1 drivers
v0000018fc1ddc7b0_0 .net "EX_memread", 0 0, v0000018fc1df7360_0;  alias, 1 drivers
v0000018fc1ddb130_0 .net "EX_memwrite", 0 0, v0000018fc1df6dc0_0;  alias, 1 drivers
v0000018fc1ddba90_0 .net "EX_opcode", 11 0, v0000018fc1df7400_0;  alias, 1 drivers
v0000018fc1ddc850_0 .net "EX_rd_ind", 4 0, v0000018fc1df63c0_0;  alias, 1 drivers
v0000018fc1ddb4f0_0 .net "EX_rd_indzero", 0 0, L_0000018fc1e1c890;  alias, 1 drivers
v0000018fc1ddbb30_0 .net "EX_regwrite", 0 0, v0000018fc1df6460_0;  alias, 1 drivers
v0000018fc1ddbef0_0 .net "EX_rs1_ind", 4 0, v0000018fc1df7540_0;  alias, 1 drivers
v0000018fc1ddb090_0 .net "EX_rs2", 31 0, L_0000018fc1ea45f0;  alias, 1 drivers
v0000018fc1ddbdb0_0 .net "EX_rs2_ind", 4 0, v0000018fc1df6500_0;  alias, 1 drivers
v0000018fc1ddbf90_0 .var "MEM_ALU_OUT", 31 0;
v0000018fc1ddc990_0 .var "MEM_INST", 31 0;
v0000018fc1ddca30_0 .var "MEM_PC", 31 0;
v0000018fc1ddb270_0 .var "MEM_memread", 0 0;
v0000018fc1dddd90_0 .var "MEM_memwrite", 0 0;
v0000018fc1ddda70_0 .var "MEM_opcode", 11 0;
v0000018fc1ddd430_0 .var "MEM_rd_ind", 4 0;
v0000018fc1dde150_0 .var "MEM_rd_indzero", 0 0;
v0000018fc1ddd4d0_0 .var "MEM_regwrite", 0 0;
v0000018fc1ddea10_0 .var "MEM_rs1_ind", 4 0;
v0000018fc1dde3d0_0 .var "MEM_rs2", 31 0;
v0000018fc1ddd610_0 .var "MEM_rs2_ind", 4 0;
v0000018fc1dde010_0 .net "clk", 0 0, L_0000018fc1ea5e10;  1 drivers
v0000018fc1ddd9d0_0 .net "rst", 0 0, v0000018fc1e21890_0;  alias, 1 drivers
E_0000018fc1d2cf90 .event posedge, v0000018fc1d7d6e0_0, v0000018fc1dde010_0;
S_0000018fc1b788a0 .scope module, "ex_stage" "EX_stage" 3 81, 10 1 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /OUTPUT 32 "EX_PFC_to_IF";
    .port_info 3 /INPUT 12 "opcode";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "rs1";
    .port_info 7 /INPUT 32 "EX_forward_to_B";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 2 "alu_selA";
    .port_info 11 /INPUT 2 "alu_selB";
    .port_info 12 /INPUT 2 "store_rs2_forward";
    .port_info 13 /INPUT 1 "reg_write";
    .port_info 14 /INPUT 1 "mem_read";
    .port_info 15 /INPUT 1 "mem_write";
    .port_info 16 /INPUT 32 "rs2_in";
    .port_info 17 /OUTPUT 32 "rs2_out";
    .port_info 18 /OUTPUT 32 "alu_out";
    .port_info 19 /INPUT 1 "predicted";
    .port_info 20 /OUTPUT 1 "Wrong_prediction";
    .port_info 21 /INPUT 1 "rst";
    .port_info 22 /INPUT 1 "is_beq";
    .port_info 23 /INPUT 1 "is_bne";
    .port_info 24 /INPUT 1 "is_jr";
    .port_info 25 /OUTPUT 1 "EX_rd_indzero";
    .port_info 26 /INPUT 5 "EX_rd_ind";
P_0000018fc1de1770 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1de17a8 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1de17e0 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1de1818 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1de1850 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1de1888 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1de18c0 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1de18f8 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1de1930 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1de1968 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1de19a0 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1de19d8 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1de1a10 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1de1a48 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1de1a80 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1de1ab8 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1de1af0 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1de1b28 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1de1b60 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1de1b98 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1de1bd0 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1de1c08 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1de1c40 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1de1c78 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1de1cb0 .param/l "xori" 0 5 12, C4<001110000000>;
L_0000018fc1ea66d0 .functor XOR 1, L_0000018fc1ea71c0, v0000018fc1df6f00_0, C4<0>, C4<0>;
L_0000018fc1ea5a90 .functor NOT 1, L_0000018fc1ea66d0, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea5ef0 .functor OR 1, v0000018fc1e21890_0, L_0000018fc1ea5a90, C4<0>, C4<0>;
L_0000018fc1ea6900 .functor NOT 1, L_0000018fc1ea5ef0, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea5f60 .functor OR 1, L_0000018fc1ea6900, v0000018fc1df6be0_0, C4<0>, C4<0>;
v0000018fc1df5060_0 .net "BranchDecision", 0 0, L_0000018fc1ea71c0;  1 drivers
v0000018fc1df5380_0 .net "CF", 0 0, v0000018fc1defad0_0;  1 drivers
v0000018fc1df57e0_0 .net "EX_PFC", 31 0, v0000018fc1df7860_0;  alias, 1 drivers
v0000018fc1df5920_0 .net "EX_PFC_to_IF", 31 0, L_0000018fc1e964b0;  alias, 1 drivers
v0000018fc1df4c00_0 .net "EX_forward_to_B", 31 0, v0000018fc1df6c80_0;  alias, 1 drivers
v0000018fc1df5a60_0 .net "EX_rd_ind", 4 0, v0000018fc1df63c0_0;  alias, 1 drivers
v0000018fc1df3c60_0 .net "EX_rd_indzero", 0 0, L_0000018fc1e1c890;  alias, 1 drivers
v0000018fc1df5ba0_0 .net "Wrong_prediction", 0 0, L_0000018fc1ea5f60;  alias, 1 drivers
v0000018fc1df4d40_0 .net "ZF", 0 0, L_0000018fc1ea4890;  1 drivers
v0000018fc1df4de0_0 .net *"_ivl_0", 31 0, L_0000018fc1e1bdf0;  1 drivers
v0000018fc1df4e80_0 .net *"_ivl_14", 0 0, L_0000018fc1ea66d0;  1 drivers
v0000018fc1df6000_0 .net *"_ivl_16", 0 0, L_0000018fc1ea5a90;  1 drivers
v0000018fc1df5c40_0 .net *"_ivl_19", 0 0, L_0000018fc1ea5ef0;  1 drivers
v0000018fc1df4f20_0 .net *"_ivl_20", 0 0, L_0000018fc1ea6900;  1 drivers
L_0000018fc1e30d78 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1df4fc0_0 .net *"_ivl_3", 26 0, L_0000018fc1e30d78;  1 drivers
L_0000018fc1e30dc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1df3da0_0 .net/2u *"_ivl_4", 31 0, L_0000018fc1e30dc0;  1 drivers
v0000018fc1df5100_0 .net "alu_op", 3 0, v0000018fc1def7b0_0;  1 drivers
v0000018fc1df5420_0 .net "alu_out", 31 0, v0000018fc1def670_0;  alias, 1 drivers
v0000018fc1df5e20_0 .net "alu_selA", 1 0, L_0000018fc1e1ff90;  alias, 1 drivers
v0000018fc1df56a0_0 .net "alu_selB", 1 0, L_0000018fc1e21bb0;  alias, 1 drivers
v0000018fc1df5d80_0 .net "ex_haz", 31 0, v0000018fc1ddbf90_0;  alias, 1 drivers
v0000018fc1df6140_0 .net "is_beq", 0 0, v0000018fc1df6960_0;  alias, 1 drivers
v0000018fc1df61e0_0 .net "is_bne", 0 0, v0000018fc1df66e0_0;  alias, 1 drivers
v0000018fc1df7680_0 .net "is_jr", 0 0, v0000018fc1df6be0_0;  alias, 1 drivers
v0000018fc1df6b40_0 .net "mem_haz", 31 0, L_0000018fc1ea64a0;  alias, 1 drivers
v0000018fc1df7040_0 .net "mem_read", 0 0, v0000018fc1df7360_0;  alias, 1 drivers
v0000018fc1df6fa0_0 .net "mem_write", 0 0, v0000018fc1df6dc0_0;  alias, 1 drivers
v0000018fc1df6e60_0 .net "opcode", 11 0, v0000018fc1df7400_0;  alias, 1 drivers
v0000018fc1df6320_0 .net "oper1", 31 0, L_0000018fc1ea4040;  1 drivers
v0000018fc1df7720_0 .net "oper2", 31 0, L_0000018fc1ea3b00;  1 drivers
v0000018fc1df77c0_0 .net "pc", 31 0, v0000018fc1df6a00_0;  alias, 1 drivers
v0000018fc1df65a0_0 .net "predicted", 0 0, v0000018fc1df6f00_0;  alias, 1 drivers
v0000018fc1df6aa0_0 .net "reg_write", 0 0, v0000018fc1df6460_0;  alias, 1 drivers
v0000018fc1df6780_0 .net "rs1", 31 0, v0000018fc1df74a0_0;  alias, 1 drivers
v0000018fc1df7220_0 .net "rs1_ind", 4 0, v0000018fc1df7540_0;  alias, 1 drivers
v0000018fc1df6820_0 .net "rs2_in", 31 0, v0000018fc1df75e0_0;  alias, 1 drivers
v0000018fc1df68c0_0 .net "rs2_ind", 4 0, v0000018fc1df6500_0;  alias, 1 drivers
v0000018fc1df70e0_0 .net "rs2_out", 31 0, L_0000018fc1ea45f0;  alias, 1 drivers
v0000018fc1df7180_0 .net "rst", 0 0, v0000018fc1e21890_0;  alias, 1 drivers
v0000018fc1df6640_0 .net "store_rs2_forward", 1 0, L_0000018fc1e21250;  alias, 1 drivers
L_0000018fc1e1bdf0 .concat [ 5 27 0 0], v0000018fc1df63c0_0, L_0000018fc1e30d78;
L_0000018fc1e1c890 .cmp/ne 32, L_0000018fc1e1bdf0, L_0000018fc1e30dc0;
L_0000018fc1e964b0 .functor MUXZ 32, v0000018fc1df7860_0, L_0000018fc1ea4040, v0000018fc1df6be0_0, C4<>;
S_0000018fc1b429c0 .scope module, "BDU" "BranchDecision" 10 35, 11 1 0, S_0000018fc1b788a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000018fc1ea5a20 .functor AND 1, v0000018fc1df6960_0, L_0000018fc1ea5150, C4<1>, C4<1>;
L_0000018fc1ea5da0 .functor NOT 1, L_0000018fc1ea5150, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea5e80 .functor AND 1, v0000018fc1df66e0_0, L_0000018fc1ea5da0, C4<1>, C4<1>;
L_0000018fc1ea71c0 .functor OR 1, L_0000018fc1ea5a20, L_0000018fc1ea5e80, C4<0>, C4<0>;
v0000018fc1dee8b0_0 .net "BranchDecision", 0 0, L_0000018fc1ea71c0;  alias, 1 drivers
v0000018fc1def210_0 .net *"_ivl_2", 0 0, L_0000018fc1ea5da0;  1 drivers
v0000018fc1defa30_0 .net "is_beq", 0 0, v0000018fc1df6960_0;  alias, 1 drivers
v0000018fc1def030_0 .net "is_beq_taken", 0 0, L_0000018fc1ea5a20;  1 drivers
v0000018fc1deea90_0 .net "is_bne", 0 0, v0000018fc1df66e0_0;  alias, 1 drivers
v0000018fc1deeef0_0 .net "is_bne_taken", 0 0, L_0000018fc1ea5e80;  1 drivers
v0000018fc1dedd70_0 .net "is_eq", 0 0, L_0000018fc1ea5150;  1 drivers
v0000018fc1def490_0 .net "oper1", 31 0, L_0000018fc1ea4040;  alias, 1 drivers
v0000018fc1dee310_0 .net "oper2", 31 0, L_0000018fc1ea3b00;  alias, 1 drivers
S_0000018fc1b42b50 .scope module, "cmp1" "compare_equal" 11 15, 12 2 0, S_0000018fc1b429c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000018fc1ea3860 .functor XOR 1, L_0000018fc1e97ef0, L_0000018fc1e96730, C4<0>, C4<0>;
L_0000018fc1ea3e10 .functor XOR 1, L_0000018fc1e973b0, L_0000018fc1e96cd0, C4<0>, C4<0>;
L_0000018fc1ea3b70 .functor XOR 1, L_0000018fc1e97270, L_0000018fc1e967d0, C4<0>, C4<0>;
L_0000018fc1ea3c50 .functor XOR 1, L_0000018fc1e97f90, L_0000018fc1e96870, C4<0>, C4<0>;
L_0000018fc1ea49e0 .functor XOR 1, L_0000018fc1e97450, L_0000018fc1e96d70, C4<0>, C4<0>;
L_0000018fc1ea4b30 .functor XOR 1, L_0000018fc1e97310, L_0000018fc1e96e10, C4<0>, C4<0>;
L_0000018fc1ea3f60 .functor XOR 1, L_0000018fc1e95b50, L_0000018fc1e95bf0, C4<0>, C4<0>;
L_0000018fc1ea3ef0 .functor XOR 1, L_0000018fc1e98170, L_0000018fc1e99b10, C4<0>, C4<0>;
L_0000018fc1ea42e0 .functor XOR 1, L_0000018fc1e99e30, L_0000018fc1e9a8d0, C4<0>, C4<0>;
L_0000018fc1ea3fd0 .functor XOR 1, L_0000018fc1e98710, L_0000018fc1e996b0, C4<0>, C4<0>;
L_0000018fc1ea4270 .functor XOR 1, L_0000018fc1e982b0, L_0000018fc1e98990, C4<0>, C4<0>;
L_0000018fc1ea4dd0 .functor XOR 1, L_0000018fc1e98a30, L_0000018fc1e985d0, C4<0>, C4<0>;
L_0000018fc1ea43c0 .functor XOR 1, L_0000018fc1e98210, L_0000018fc1e9a830, C4<0>, C4<0>;
L_0000018fc1ea4510 .functor XOR 1, L_0000018fc1e994d0, L_0000018fc1e99430, C4<0>, C4<0>;
L_0000018fc1ea4350 .functor XOR 1, L_0000018fc1e9a510, L_0000018fc1e9a1f0, C4<0>, C4<0>;
L_0000018fc1ea4430 .functor XOR 1, L_0000018fc1e983f0, L_0000018fc1e9a3d0, C4<0>, C4<0>;
L_0000018fc1ea4580 .functor XOR 1, L_0000018fc1e99890, L_0000018fc1e99390, C4<0>, C4<0>;
L_0000018fc1ea4660 .functor XOR 1, L_0000018fc1e98850, L_0000018fc1e98df0, C4<0>, C4<0>;
L_0000018fc1ea46d0 .functor XOR 1, L_0000018fc1e98ad0, L_0000018fc1e98490, C4<0>, C4<0>;
L_0000018fc1ea4740 .functor XOR 1, L_0000018fc1e98530, L_0000018fc1e98350, C4<0>, C4<0>;
L_0000018fc1ea47b0 .functor XOR 1, L_0000018fc1e991b0, L_0000018fc1e98b70, C4<0>, C4<0>;
L_0000018fc1ea4ba0 .functor XOR 1, L_0000018fc1e98d50, L_0000018fc1e99bb0, C4<0>, C4<0>;
L_0000018fc1ea4e40 .functor XOR 1, L_0000018fc1e98670, L_0000018fc1e99250, C4<0>, C4<0>;
L_0000018fc1ea4eb0 .functor XOR 1, L_0000018fc1e98c10, L_0000018fc1e99750, C4<0>, C4<0>;
L_0000018fc1ea4f20 .functor XOR 1, L_0000018fc1e9a5b0, L_0000018fc1e98fd0, C4<0>, C4<0>;
L_0000018fc1ea5000 .functor XOR 1, L_0000018fc1e987b0, L_0000018fc1e988f0, C4<0>, C4<0>;
L_0000018fc1ea52a0 .functor XOR 1, L_0000018fc1e99a70, L_0000018fc1e98f30, C4<0>, C4<0>;
L_0000018fc1ea50e0 .functor XOR 1, L_0000018fc1e98cb0, L_0000018fc1e99d90, C4<0>, C4<0>;
L_0000018fc1ea5070 .functor XOR 1, L_0000018fc1e98e90, L_0000018fc1e99110, C4<0>, C4<0>;
L_0000018fc1ea51c0 .functor XOR 1, L_0000018fc1e99070, L_0000018fc1e992f0, C4<0>, C4<0>;
L_0000018fc1ea5230 .functor XOR 1, L_0000018fc1e9a650, L_0000018fc1e99570, C4<0>, C4<0>;
L_0000018fc1ea4f90 .functor XOR 1, L_0000018fc1e99610, L_0000018fc1e997f0, C4<0>, C4<0>;
L_0000018fc1ea5150/0/0 .functor OR 1, L_0000018fc1e99930, L_0000018fc1e999d0, L_0000018fc1e99c50, L_0000018fc1e99cf0;
L_0000018fc1ea5150/0/4 .functor OR 1, L_0000018fc1e99ed0, L_0000018fc1e9a0b0, L_0000018fc1e9a010, L_0000018fc1e9a470;
L_0000018fc1ea5150/0/8 .functor OR 1, L_0000018fc1e9a150, L_0000018fc1e9a290, L_0000018fc1e9a330, L_0000018fc1e9a6f0;
L_0000018fc1ea5150/0/12 .functor OR 1, L_0000018fc1e9a790, L_0000018fc1e9add0, L_0000018fc1e9ad30, L_0000018fc1e9afb0;
L_0000018fc1ea5150/0/16 .functor OR 1, L_0000018fc1e9ae70, L_0000018fc1e9aa10, L_0000018fc1e9af10, L_0000018fc1e9aab0;
L_0000018fc1ea5150/0/20 .functor OR 1, L_0000018fc1e9a970, L_0000018fc1e9ab50, L_0000018fc1e9b050, L_0000018fc1e9abf0;
L_0000018fc1ea5150/0/24 .functor OR 1, L_0000018fc1e9ac90, L_0000018fc1e93f30, L_0000018fc1e93990, L_0000018fc1e935d0;
L_0000018fc1ea5150/0/28 .functor OR 1, L_0000018fc1e93a30, L_0000018fc1e93210, L_0000018fc1e932b0, L_0000018fc1e953d0;
L_0000018fc1ea5150/1/0 .functor OR 1, L_0000018fc1ea5150/0/0, L_0000018fc1ea5150/0/4, L_0000018fc1ea5150/0/8, L_0000018fc1ea5150/0/12;
L_0000018fc1ea5150/1/4 .functor OR 1, L_0000018fc1ea5150/0/16, L_0000018fc1ea5150/0/20, L_0000018fc1ea5150/0/24, L_0000018fc1ea5150/0/28;
L_0000018fc1ea5150 .functor NOR 1, L_0000018fc1ea5150/1/0, L_0000018fc1ea5150/1/4, C4<0>, C4<0>;
v0000018fc1ddd890_0 .net *"_ivl_0", 0 0, L_0000018fc1ea3860;  1 drivers
v0000018fc1ddd930_0 .net *"_ivl_101", 0 0, L_0000018fc1e99390;  1 drivers
v0000018fc1dde970_0 .net *"_ivl_102", 0 0, L_0000018fc1ea4660;  1 drivers
v0000018fc1dde830_0 .net *"_ivl_105", 0 0, L_0000018fc1e98850;  1 drivers
v0000018fc1ddeab0_0 .net *"_ivl_107", 0 0, L_0000018fc1e98df0;  1 drivers
v0000018fc1ddd6b0_0 .net *"_ivl_108", 0 0, L_0000018fc1ea46d0;  1 drivers
v0000018fc1ddd750_0 .net *"_ivl_11", 0 0, L_0000018fc1e96cd0;  1 drivers
v0000018fc1ddd7f0_0 .net *"_ivl_111", 0 0, L_0000018fc1e98ad0;  1 drivers
v0000018fc1ddd570_0 .net *"_ivl_113", 0 0, L_0000018fc1e98490;  1 drivers
v0000018fc1dddb10_0 .net *"_ivl_114", 0 0, L_0000018fc1ea4740;  1 drivers
v0000018fc1dde8d0_0 .net *"_ivl_117", 0 0, L_0000018fc1e98530;  1 drivers
v0000018fc1ddde30_0 .net *"_ivl_119", 0 0, L_0000018fc1e98350;  1 drivers
v0000018fc1ddded0_0 .net *"_ivl_12", 0 0, L_0000018fc1ea3b70;  1 drivers
v0000018fc1dde470_0 .net *"_ivl_120", 0 0, L_0000018fc1ea47b0;  1 drivers
v0000018fc1dde290_0 .net *"_ivl_123", 0 0, L_0000018fc1e991b0;  1 drivers
v0000018fc1dde650_0 .net *"_ivl_125", 0 0, L_0000018fc1e98b70;  1 drivers
v0000018fc1dddbb0_0 .net *"_ivl_126", 0 0, L_0000018fc1ea4ba0;  1 drivers
v0000018fc1dde510_0 .net *"_ivl_129", 0 0, L_0000018fc1e98d50;  1 drivers
v0000018fc1dddc50_0 .net *"_ivl_131", 0 0, L_0000018fc1e99bb0;  1 drivers
v0000018fc1dde5b0_0 .net *"_ivl_132", 0 0, L_0000018fc1ea4e40;  1 drivers
v0000018fc1dddcf0_0 .net *"_ivl_135", 0 0, L_0000018fc1e98670;  1 drivers
v0000018fc1dde6f0_0 .net *"_ivl_137", 0 0, L_0000018fc1e99250;  1 drivers
v0000018fc1dde790_0 .net *"_ivl_138", 0 0, L_0000018fc1ea4eb0;  1 drivers
v0000018fc1dddf70_0 .net *"_ivl_141", 0 0, L_0000018fc1e98c10;  1 drivers
v0000018fc1dde0b0_0 .net *"_ivl_143", 0 0, L_0000018fc1e99750;  1 drivers
v0000018fc1dde1f0_0 .net *"_ivl_144", 0 0, L_0000018fc1ea4f20;  1 drivers
v0000018fc1dde330_0 .net *"_ivl_147", 0 0, L_0000018fc1e9a5b0;  1 drivers
v0000018fc1deb980_0 .net *"_ivl_149", 0 0, L_0000018fc1e98fd0;  1 drivers
v0000018fc1debac0_0 .net *"_ivl_15", 0 0, L_0000018fc1e97270;  1 drivers
v0000018fc1debfc0_0 .net *"_ivl_150", 0 0, L_0000018fc1ea5000;  1 drivers
v0000018fc1debf20_0 .net *"_ivl_153", 0 0, L_0000018fc1e987b0;  1 drivers
v0000018fc1debb60_0 .net *"_ivl_155", 0 0, L_0000018fc1e988f0;  1 drivers
v0000018fc1dec100_0 .net *"_ivl_156", 0 0, L_0000018fc1ea52a0;  1 drivers
v0000018fc1de9ea0_0 .net *"_ivl_159", 0 0, L_0000018fc1e99a70;  1 drivers
v0000018fc1deaee0_0 .net *"_ivl_161", 0 0, L_0000018fc1e98f30;  1 drivers
v0000018fc1dec420_0 .net *"_ivl_162", 0 0, L_0000018fc1ea50e0;  1 drivers
v0000018fc1dec380_0 .net *"_ivl_165", 0 0, L_0000018fc1e98cb0;  1 drivers
v0000018fc1dec4c0_0 .net *"_ivl_167", 0 0, L_0000018fc1e99d90;  1 drivers
v0000018fc1de9d60_0 .net *"_ivl_168", 0 0, L_0000018fc1ea5070;  1 drivers
v0000018fc1deb0c0_0 .net *"_ivl_17", 0 0, L_0000018fc1e967d0;  1 drivers
v0000018fc1dea260_0 .net *"_ivl_171", 0 0, L_0000018fc1e98e90;  1 drivers
v0000018fc1dea120_0 .net *"_ivl_173", 0 0, L_0000018fc1e99110;  1 drivers
v0000018fc1deb7a0_0 .net *"_ivl_174", 0 0, L_0000018fc1ea51c0;  1 drivers
v0000018fc1dea760_0 .net *"_ivl_177", 0 0, L_0000018fc1e99070;  1 drivers
v0000018fc1de9f40_0 .net *"_ivl_179", 0 0, L_0000018fc1e992f0;  1 drivers
v0000018fc1deb840_0 .net *"_ivl_18", 0 0, L_0000018fc1ea3c50;  1 drivers
v0000018fc1deb8e0_0 .net *"_ivl_180", 0 0, L_0000018fc1ea5230;  1 drivers
v0000018fc1de9fe0_0 .net *"_ivl_183", 0 0, L_0000018fc1e9a650;  1 drivers
v0000018fc1dea8a0_0 .net *"_ivl_185", 0 0, L_0000018fc1e99570;  1 drivers
v0000018fc1deb200_0 .net *"_ivl_186", 0 0, L_0000018fc1ea4f90;  1 drivers
v0000018fc1dead00_0 .net *"_ivl_190", 0 0, L_0000018fc1e99610;  1 drivers
v0000018fc1dea800_0 .net *"_ivl_192", 0 0, L_0000018fc1e997f0;  1 drivers
v0000018fc1deaa80_0 .net *"_ivl_194", 0 0, L_0000018fc1e99930;  1 drivers
v0000018fc1deaf80_0 .net *"_ivl_196", 0 0, L_0000018fc1e999d0;  1 drivers
v0000018fc1dec1a0_0 .net *"_ivl_198", 0 0, L_0000018fc1e99c50;  1 drivers
v0000018fc1debe80_0 .net *"_ivl_200", 0 0, L_0000018fc1e99cf0;  1 drivers
v0000018fc1de9e00_0 .net *"_ivl_202", 0 0, L_0000018fc1e99ed0;  1 drivers
v0000018fc1dea6c0_0 .net *"_ivl_204", 0 0, L_0000018fc1e9a0b0;  1 drivers
v0000018fc1deada0_0 .net *"_ivl_206", 0 0, L_0000018fc1e9a010;  1 drivers
v0000018fc1dec060_0 .net *"_ivl_208", 0 0, L_0000018fc1e9a470;  1 drivers
v0000018fc1deb020_0 .net *"_ivl_21", 0 0, L_0000018fc1e97f90;  1 drivers
v0000018fc1dec240_0 .net *"_ivl_210", 0 0, L_0000018fc1e9a150;  1 drivers
v0000018fc1deb700_0 .net *"_ivl_212", 0 0, L_0000018fc1e9a290;  1 drivers
v0000018fc1dea580_0 .net *"_ivl_214", 0 0, L_0000018fc1e9a330;  1 drivers
v0000018fc1deb160_0 .net *"_ivl_216", 0 0, L_0000018fc1e9a6f0;  1 drivers
v0000018fc1deb2a0_0 .net *"_ivl_218", 0 0, L_0000018fc1e9a790;  1 drivers
v0000018fc1deabc0_0 .net *"_ivl_220", 0 0, L_0000018fc1e9add0;  1 drivers
v0000018fc1deb3e0_0 .net *"_ivl_222", 0 0, L_0000018fc1e9ad30;  1 drivers
v0000018fc1deba20_0 .net *"_ivl_224", 0 0, L_0000018fc1e9afb0;  1 drivers
v0000018fc1debc00_0 .net *"_ivl_226", 0 0, L_0000018fc1e9ae70;  1 drivers
v0000018fc1deb340_0 .net *"_ivl_228", 0 0, L_0000018fc1e9aa10;  1 drivers
v0000018fc1dec2e0_0 .net *"_ivl_23", 0 0, L_0000018fc1e96870;  1 drivers
v0000018fc1dea300_0 .net *"_ivl_230", 0 0, L_0000018fc1e9af10;  1 drivers
v0000018fc1dea4e0_0 .net *"_ivl_232", 0 0, L_0000018fc1e9aab0;  1 drivers
v0000018fc1deb660_0 .net *"_ivl_234", 0 0, L_0000018fc1e9a970;  1 drivers
v0000018fc1dea620_0 .net *"_ivl_236", 0 0, L_0000018fc1e9ab50;  1 drivers
v0000018fc1dea440_0 .net *"_ivl_238", 0 0, L_0000018fc1e9b050;  1 drivers
v0000018fc1deb480_0 .net *"_ivl_24", 0 0, L_0000018fc1ea49e0;  1 drivers
v0000018fc1deb520_0 .net *"_ivl_240", 0 0, L_0000018fc1e9abf0;  1 drivers
v0000018fc1dea080_0 .net *"_ivl_242", 0 0, L_0000018fc1e9ac90;  1 drivers
v0000018fc1dea1c0_0 .net *"_ivl_244", 0 0, L_0000018fc1e93f30;  1 drivers
v0000018fc1dea3a0_0 .net *"_ivl_246", 0 0, L_0000018fc1e93990;  1 drivers
v0000018fc1dea940_0 .net *"_ivl_248", 0 0, L_0000018fc1e935d0;  1 drivers
v0000018fc1dea9e0_0 .net *"_ivl_250", 0 0, L_0000018fc1e93a30;  1 drivers
v0000018fc1deb5c0_0 .net *"_ivl_252", 0 0, L_0000018fc1e93210;  1 drivers
v0000018fc1deae40_0 .net *"_ivl_254", 0 0, L_0000018fc1e932b0;  1 drivers
v0000018fc1deab20_0 .net *"_ivl_256", 0 0, L_0000018fc1e953d0;  1 drivers
v0000018fc1debde0_0 .net *"_ivl_27", 0 0, L_0000018fc1e97450;  1 drivers
v0000018fc1deac60_0 .net *"_ivl_29", 0 0, L_0000018fc1e96d70;  1 drivers
v0000018fc1debca0_0 .net *"_ivl_3", 0 0, L_0000018fc1e97ef0;  1 drivers
v0000018fc1debd40_0 .net *"_ivl_30", 0 0, L_0000018fc1ea4b30;  1 drivers
v0000018fc1deca60_0 .net *"_ivl_33", 0 0, L_0000018fc1e97310;  1 drivers
v0000018fc1ded8c0_0 .net *"_ivl_35", 0 0, L_0000018fc1e96e10;  1 drivers
v0000018fc1dec9c0_0 .net *"_ivl_36", 0 0, L_0000018fc1ea3f60;  1 drivers
v0000018fc1dedb40_0 .net *"_ivl_39", 0 0, L_0000018fc1e95b50;  1 drivers
v0000018fc1dec740_0 .net *"_ivl_41", 0 0, L_0000018fc1e95bf0;  1 drivers
v0000018fc1ded280_0 .net *"_ivl_42", 0 0, L_0000018fc1ea3ef0;  1 drivers
v0000018fc1ded1e0_0 .net *"_ivl_45", 0 0, L_0000018fc1e98170;  1 drivers
v0000018fc1dec920_0 .net *"_ivl_47", 0 0, L_0000018fc1e99b10;  1 drivers
v0000018fc1decba0_0 .net *"_ivl_48", 0 0, L_0000018fc1ea42e0;  1 drivers
v0000018fc1dedbe0_0 .net *"_ivl_5", 0 0, L_0000018fc1e96730;  1 drivers
v0000018fc1dec600_0 .net *"_ivl_51", 0 0, L_0000018fc1e99e30;  1 drivers
v0000018fc1decce0_0 .net *"_ivl_53", 0 0, L_0000018fc1e9a8d0;  1 drivers
v0000018fc1ded460_0 .net *"_ivl_54", 0 0, L_0000018fc1ea3fd0;  1 drivers
v0000018fc1dece20_0 .net *"_ivl_57", 0 0, L_0000018fc1e98710;  1 drivers
v0000018fc1ded0a0_0 .net *"_ivl_59", 0 0, L_0000018fc1e996b0;  1 drivers
v0000018fc1decd80_0 .net *"_ivl_6", 0 0, L_0000018fc1ea3e10;  1 drivers
v0000018fc1decc40_0 .net *"_ivl_60", 0 0, L_0000018fc1ea4270;  1 drivers
v0000018fc1dec560_0 .net *"_ivl_63", 0 0, L_0000018fc1e982b0;  1 drivers
v0000018fc1dec6a0_0 .net *"_ivl_65", 0 0, L_0000018fc1e98990;  1 drivers
v0000018fc1ded820_0 .net *"_ivl_66", 0 0, L_0000018fc1ea4dd0;  1 drivers
v0000018fc1decec0_0 .net *"_ivl_69", 0 0, L_0000018fc1e98a30;  1 drivers
v0000018fc1ded140_0 .net *"_ivl_71", 0 0, L_0000018fc1e985d0;  1 drivers
v0000018fc1ded500_0 .net *"_ivl_72", 0 0, L_0000018fc1ea43c0;  1 drivers
v0000018fc1ded320_0 .net *"_ivl_75", 0 0, L_0000018fc1e98210;  1 drivers
v0000018fc1decf60_0 .net *"_ivl_77", 0 0, L_0000018fc1e9a830;  1 drivers
v0000018fc1ded5a0_0 .net *"_ivl_78", 0 0, L_0000018fc1ea4510;  1 drivers
v0000018fc1ded000_0 .net *"_ivl_81", 0 0, L_0000018fc1e994d0;  1 drivers
v0000018fc1ded3c0_0 .net *"_ivl_83", 0 0, L_0000018fc1e99430;  1 drivers
v0000018fc1ded6e0_0 .net *"_ivl_84", 0 0, L_0000018fc1ea4350;  1 drivers
v0000018fc1dec7e0_0 .net *"_ivl_87", 0 0, L_0000018fc1e9a510;  1 drivers
v0000018fc1dedaa0_0 .net *"_ivl_89", 0 0, L_0000018fc1e9a1f0;  1 drivers
v0000018fc1ded640_0 .net *"_ivl_9", 0 0, L_0000018fc1e973b0;  1 drivers
v0000018fc1ded780_0 .net *"_ivl_90", 0 0, L_0000018fc1ea4430;  1 drivers
v0000018fc1decb00_0 .net *"_ivl_93", 0 0, L_0000018fc1e983f0;  1 drivers
v0000018fc1ded960_0 .net *"_ivl_95", 0 0, L_0000018fc1e9a3d0;  1 drivers
v0000018fc1dec880_0 .net *"_ivl_96", 0 0, L_0000018fc1ea4580;  1 drivers
v0000018fc1deda00_0 .net *"_ivl_99", 0 0, L_0000018fc1e99890;  1 drivers
v0000018fc1def2b0_0 .net "a", 31 0, L_0000018fc1ea4040;  alias, 1 drivers
v0000018fc1def530_0 .net "b", 31 0, L_0000018fc1ea3b00;  alias, 1 drivers
v0000018fc1def990_0 .net "out", 0 0, L_0000018fc1ea5150;  alias, 1 drivers
v0000018fc1def710_0 .net "temp", 31 0, L_0000018fc1e99f70;  1 drivers
L_0000018fc1e97ef0 .part L_0000018fc1ea4040, 0, 1;
L_0000018fc1e96730 .part L_0000018fc1ea3b00, 0, 1;
L_0000018fc1e973b0 .part L_0000018fc1ea4040, 1, 1;
L_0000018fc1e96cd0 .part L_0000018fc1ea3b00, 1, 1;
L_0000018fc1e97270 .part L_0000018fc1ea4040, 2, 1;
L_0000018fc1e967d0 .part L_0000018fc1ea3b00, 2, 1;
L_0000018fc1e97f90 .part L_0000018fc1ea4040, 3, 1;
L_0000018fc1e96870 .part L_0000018fc1ea3b00, 3, 1;
L_0000018fc1e97450 .part L_0000018fc1ea4040, 4, 1;
L_0000018fc1e96d70 .part L_0000018fc1ea3b00, 4, 1;
L_0000018fc1e97310 .part L_0000018fc1ea4040, 5, 1;
L_0000018fc1e96e10 .part L_0000018fc1ea3b00, 5, 1;
L_0000018fc1e95b50 .part L_0000018fc1ea4040, 6, 1;
L_0000018fc1e95bf0 .part L_0000018fc1ea3b00, 6, 1;
L_0000018fc1e98170 .part L_0000018fc1ea4040, 7, 1;
L_0000018fc1e99b10 .part L_0000018fc1ea3b00, 7, 1;
L_0000018fc1e99e30 .part L_0000018fc1ea4040, 8, 1;
L_0000018fc1e9a8d0 .part L_0000018fc1ea3b00, 8, 1;
L_0000018fc1e98710 .part L_0000018fc1ea4040, 9, 1;
L_0000018fc1e996b0 .part L_0000018fc1ea3b00, 9, 1;
L_0000018fc1e982b0 .part L_0000018fc1ea4040, 10, 1;
L_0000018fc1e98990 .part L_0000018fc1ea3b00, 10, 1;
L_0000018fc1e98a30 .part L_0000018fc1ea4040, 11, 1;
L_0000018fc1e985d0 .part L_0000018fc1ea3b00, 11, 1;
L_0000018fc1e98210 .part L_0000018fc1ea4040, 12, 1;
L_0000018fc1e9a830 .part L_0000018fc1ea3b00, 12, 1;
L_0000018fc1e994d0 .part L_0000018fc1ea4040, 13, 1;
L_0000018fc1e99430 .part L_0000018fc1ea3b00, 13, 1;
L_0000018fc1e9a510 .part L_0000018fc1ea4040, 14, 1;
L_0000018fc1e9a1f0 .part L_0000018fc1ea3b00, 14, 1;
L_0000018fc1e983f0 .part L_0000018fc1ea4040, 15, 1;
L_0000018fc1e9a3d0 .part L_0000018fc1ea3b00, 15, 1;
L_0000018fc1e99890 .part L_0000018fc1ea4040, 16, 1;
L_0000018fc1e99390 .part L_0000018fc1ea3b00, 16, 1;
L_0000018fc1e98850 .part L_0000018fc1ea4040, 17, 1;
L_0000018fc1e98df0 .part L_0000018fc1ea3b00, 17, 1;
L_0000018fc1e98ad0 .part L_0000018fc1ea4040, 18, 1;
L_0000018fc1e98490 .part L_0000018fc1ea3b00, 18, 1;
L_0000018fc1e98530 .part L_0000018fc1ea4040, 19, 1;
L_0000018fc1e98350 .part L_0000018fc1ea3b00, 19, 1;
L_0000018fc1e991b0 .part L_0000018fc1ea4040, 20, 1;
L_0000018fc1e98b70 .part L_0000018fc1ea3b00, 20, 1;
L_0000018fc1e98d50 .part L_0000018fc1ea4040, 21, 1;
L_0000018fc1e99bb0 .part L_0000018fc1ea3b00, 21, 1;
L_0000018fc1e98670 .part L_0000018fc1ea4040, 22, 1;
L_0000018fc1e99250 .part L_0000018fc1ea3b00, 22, 1;
L_0000018fc1e98c10 .part L_0000018fc1ea4040, 23, 1;
L_0000018fc1e99750 .part L_0000018fc1ea3b00, 23, 1;
L_0000018fc1e9a5b0 .part L_0000018fc1ea4040, 24, 1;
L_0000018fc1e98fd0 .part L_0000018fc1ea3b00, 24, 1;
L_0000018fc1e987b0 .part L_0000018fc1ea4040, 25, 1;
L_0000018fc1e988f0 .part L_0000018fc1ea3b00, 25, 1;
L_0000018fc1e99a70 .part L_0000018fc1ea4040, 26, 1;
L_0000018fc1e98f30 .part L_0000018fc1ea3b00, 26, 1;
L_0000018fc1e98cb0 .part L_0000018fc1ea4040, 27, 1;
L_0000018fc1e99d90 .part L_0000018fc1ea3b00, 27, 1;
L_0000018fc1e98e90 .part L_0000018fc1ea4040, 28, 1;
L_0000018fc1e99110 .part L_0000018fc1ea3b00, 28, 1;
L_0000018fc1e99070 .part L_0000018fc1ea4040, 29, 1;
L_0000018fc1e992f0 .part L_0000018fc1ea3b00, 29, 1;
L_0000018fc1e9a650 .part L_0000018fc1ea4040, 30, 1;
L_0000018fc1e99570 .part L_0000018fc1ea3b00, 30, 1;
LS_0000018fc1e99f70_0_0 .concat8 [ 1 1 1 1], L_0000018fc1ea3860, L_0000018fc1ea3e10, L_0000018fc1ea3b70, L_0000018fc1ea3c50;
LS_0000018fc1e99f70_0_4 .concat8 [ 1 1 1 1], L_0000018fc1ea49e0, L_0000018fc1ea4b30, L_0000018fc1ea3f60, L_0000018fc1ea3ef0;
LS_0000018fc1e99f70_0_8 .concat8 [ 1 1 1 1], L_0000018fc1ea42e0, L_0000018fc1ea3fd0, L_0000018fc1ea4270, L_0000018fc1ea4dd0;
LS_0000018fc1e99f70_0_12 .concat8 [ 1 1 1 1], L_0000018fc1ea43c0, L_0000018fc1ea4510, L_0000018fc1ea4350, L_0000018fc1ea4430;
LS_0000018fc1e99f70_0_16 .concat8 [ 1 1 1 1], L_0000018fc1ea4580, L_0000018fc1ea4660, L_0000018fc1ea46d0, L_0000018fc1ea4740;
LS_0000018fc1e99f70_0_20 .concat8 [ 1 1 1 1], L_0000018fc1ea47b0, L_0000018fc1ea4ba0, L_0000018fc1ea4e40, L_0000018fc1ea4eb0;
LS_0000018fc1e99f70_0_24 .concat8 [ 1 1 1 1], L_0000018fc1ea4f20, L_0000018fc1ea5000, L_0000018fc1ea52a0, L_0000018fc1ea50e0;
LS_0000018fc1e99f70_0_28 .concat8 [ 1 1 1 1], L_0000018fc1ea5070, L_0000018fc1ea51c0, L_0000018fc1ea5230, L_0000018fc1ea4f90;
LS_0000018fc1e99f70_1_0 .concat8 [ 4 4 4 4], LS_0000018fc1e99f70_0_0, LS_0000018fc1e99f70_0_4, LS_0000018fc1e99f70_0_8, LS_0000018fc1e99f70_0_12;
LS_0000018fc1e99f70_1_4 .concat8 [ 4 4 4 4], LS_0000018fc1e99f70_0_16, LS_0000018fc1e99f70_0_20, LS_0000018fc1e99f70_0_24, LS_0000018fc1e99f70_0_28;
L_0000018fc1e99f70 .concat8 [ 16 16 0 0], LS_0000018fc1e99f70_1_0, LS_0000018fc1e99f70_1_4;
L_0000018fc1e99610 .part L_0000018fc1ea4040, 31, 1;
L_0000018fc1e997f0 .part L_0000018fc1ea3b00, 31, 1;
L_0000018fc1e99930 .part L_0000018fc1e99f70, 0, 1;
L_0000018fc1e999d0 .part L_0000018fc1e99f70, 1, 1;
L_0000018fc1e99c50 .part L_0000018fc1e99f70, 2, 1;
L_0000018fc1e99cf0 .part L_0000018fc1e99f70, 3, 1;
L_0000018fc1e99ed0 .part L_0000018fc1e99f70, 4, 1;
L_0000018fc1e9a0b0 .part L_0000018fc1e99f70, 5, 1;
L_0000018fc1e9a010 .part L_0000018fc1e99f70, 6, 1;
L_0000018fc1e9a470 .part L_0000018fc1e99f70, 7, 1;
L_0000018fc1e9a150 .part L_0000018fc1e99f70, 8, 1;
L_0000018fc1e9a290 .part L_0000018fc1e99f70, 9, 1;
L_0000018fc1e9a330 .part L_0000018fc1e99f70, 10, 1;
L_0000018fc1e9a6f0 .part L_0000018fc1e99f70, 11, 1;
L_0000018fc1e9a790 .part L_0000018fc1e99f70, 12, 1;
L_0000018fc1e9add0 .part L_0000018fc1e99f70, 13, 1;
L_0000018fc1e9ad30 .part L_0000018fc1e99f70, 14, 1;
L_0000018fc1e9afb0 .part L_0000018fc1e99f70, 15, 1;
L_0000018fc1e9ae70 .part L_0000018fc1e99f70, 16, 1;
L_0000018fc1e9aa10 .part L_0000018fc1e99f70, 17, 1;
L_0000018fc1e9af10 .part L_0000018fc1e99f70, 18, 1;
L_0000018fc1e9aab0 .part L_0000018fc1e99f70, 19, 1;
L_0000018fc1e9a970 .part L_0000018fc1e99f70, 20, 1;
L_0000018fc1e9ab50 .part L_0000018fc1e99f70, 21, 1;
L_0000018fc1e9b050 .part L_0000018fc1e99f70, 22, 1;
L_0000018fc1e9abf0 .part L_0000018fc1e99f70, 23, 1;
L_0000018fc1e9ac90 .part L_0000018fc1e99f70, 24, 1;
L_0000018fc1e93f30 .part L_0000018fc1e99f70, 25, 1;
L_0000018fc1e93990 .part L_0000018fc1e99f70, 26, 1;
L_0000018fc1e935d0 .part L_0000018fc1e99f70, 27, 1;
L_0000018fc1e93a30 .part L_0000018fc1e99f70, 28, 1;
L_0000018fc1e93210 .part L_0000018fc1e99f70, 29, 1;
L_0000018fc1e932b0 .part L_0000018fc1e99f70, 30, 1;
L_0000018fc1e953d0 .part L_0000018fc1e99f70, 31, 1;
S_0000018fc1ba5990 .scope module, "alu" "ALU" 10 27, 13 1 0, S_0000018fc1b788a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000018fc1d2c910 .param/l "bit_width" 0 13 3, +C4<00000000000000000000000000100000>;
L_0000018fc1ea4890 .functor NOT 1, L_0000018fc1e97630, C4<0>, C4<0>, C4<0>;
v0000018fc1dedf50_0 .net "A", 31 0, L_0000018fc1ea4040;  alias, 1 drivers
v0000018fc1dee590_0 .net "ALUOP", 3 0, v0000018fc1def7b0_0;  alias, 1 drivers
v0000018fc1def0d0_0 .net "B", 31 0, L_0000018fc1ea3b00;  alias, 1 drivers
v0000018fc1defad0_0 .var "CF", 0 0;
v0000018fc1def3f0_0 .net "ZF", 0 0, L_0000018fc1ea4890;  alias, 1 drivers
v0000018fc1def850_0 .net *"_ivl_1", 0 0, L_0000018fc1e97630;  1 drivers
v0000018fc1def670_0 .var "res", 31 0;
E_0000018fc1d2d0d0 .event anyedge, v0000018fc1dee590_0, v0000018fc1def2b0_0, v0000018fc1def530_0, v0000018fc1defad0_0;
L_0000018fc1e97630 .reduce/or v0000018fc1def670_0;
S_0000018fc1ba5b20 .scope module, "alu_oper" "ALU_OPER" 10 29, 14 15 0, S_0000018fc1b788a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000018fc1df2530 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1df2568 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1df25a0 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1df25d8 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1df2610 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1df2648 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1df2680 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1df26b8 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1df26f0 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1df2728 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1df2760 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1df2798 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1df27d0 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1df2808 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1df2840 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1df2878 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1df28b0 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1df28e8 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1df2920 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1df2958 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1df2990 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1df29c8 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1df2a00 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1df2a38 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1df2a70 .param/l "xori" 0 5 12, C4<001110000000>;
v0000018fc1def7b0_0 .var "ALU_OP", 3 0;
v0000018fc1dee810_0 .net "opcode", 11 0, v0000018fc1df7400_0;  alias, 1 drivers
E_0000018fc1d2cdd0 .event anyedge, v0000018fc1d04a30_0;
S_0000018fc1ba7e30 .scope module, "alu_oper1" "MUX_4x1" 10 23, 15 11 0, S_0000018fc1b788a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000018fc1d2d250 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000018fc1e811b0 .functor NOT 1, L_0000018fc1e96910, C4<0>, C4<0>, C4<0>;
L_0000018fc1e81b50 .functor NOT 1, L_0000018fc1e980d0, C4<0>, C4<0>, C4<0>;
L_0000018fc1e81c30 .functor NOT 1, L_0000018fc1e96ff0, C4<0>, C4<0>, C4<0>;
L_0000018fc1e81fb0 .functor NOT 1, L_0000018fc1e97c70, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea3470 .functor AND 32, L_0000018fc1e80e30, v0000018fc1df74a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea4cf0 .functor AND 32, L_0000018fc1e81bc0, L_0000018fc1ea64a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea38d0 .functor OR 32, L_0000018fc1ea3470, L_0000018fc1ea4cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1ea3390 .functor AND 32, L_0000018fc1e81ca0, v0000018fc1ddbf90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea4d60 .functor OR 32, L_0000018fc1ea38d0, L_0000018fc1ea3390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1ea4a50 .functor AND 32, L_0000018fc1ea3be0, v0000018fc1df6a00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea4040 .functor OR 32, L_0000018fc1ea4d60, L_0000018fc1ea4a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018fc1dee630_0 .net *"_ivl_1", 0 0, L_0000018fc1e96910;  1 drivers
v0000018fc1def5d0_0 .net *"_ivl_13", 0 0, L_0000018fc1e96ff0;  1 drivers
v0000018fc1dee1d0_0 .net *"_ivl_14", 0 0, L_0000018fc1e81c30;  1 drivers
v0000018fc1df0110_0 .net *"_ivl_19", 0 0, L_0000018fc1e97d10;  1 drivers
v0000018fc1df04d0_0 .net *"_ivl_2", 0 0, L_0000018fc1e811b0;  1 drivers
v0000018fc1dedeb0_0 .net *"_ivl_23", 0 0, L_0000018fc1e962d0;  1 drivers
v0000018fc1defc10_0 .net *"_ivl_27", 0 0, L_0000018fc1e97c70;  1 drivers
v0000018fc1dee090_0 .net *"_ivl_28", 0 0, L_0000018fc1e81fb0;  1 drivers
v0000018fc1dee450_0 .net *"_ivl_33", 0 0, L_0000018fc1e96550;  1 drivers
v0000018fc1df01b0_0 .net *"_ivl_37", 0 0, L_0000018fc1e96a50;  1 drivers
v0000018fc1dee4f0_0 .net *"_ivl_40", 31 0, L_0000018fc1ea3470;  1 drivers
v0000018fc1defcb0_0 .net *"_ivl_42", 31 0, L_0000018fc1ea4cf0;  1 drivers
v0000018fc1defe90_0 .net *"_ivl_44", 31 0, L_0000018fc1ea38d0;  1 drivers
v0000018fc1deed10_0 .net *"_ivl_46", 31 0, L_0000018fc1ea3390;  1 drivers
v0000018fc1defd50_0 .net *"_ivl_48", 31 0, L_0000018fc1ea4d60;  1 drivers
v0000018fc1dee130_0 .net *"_ivl_50", 31 0, L_0000018fc1ea4a50;  1 drivers
v0000018fc1deff30_0 .net *"_ivl_7", 0 0, L_0000018fc1e980d0;  1 drivers
v0000018fc1df0430_0 .net *"_ivl_8", 0 0, L_0000018fc1e81b50;  1 drivers
v0000018fc1dee270_0 .net "ina", 31 0, v0000018fc1df74a0_0;  alias, 1 drivers
v0000018fc1df0250_0 .net "inb", 31 0, L_0000018fc1ea64a0;  alias, 1 drivers
v0000018fc1df02f0_0 .net "inc", 31 0, v0000018fc1ddbf90_0;  alias, 1 drivers
v0000018fc1dee6d0_0 .net "ind", 31 0, v0000018fc1df6a00_0;  alias, 1 drivers
v0000018fc1deec70_0 .net "out", 31 0, L_0000018fc1ea4040;  alias, 1 drivers
v0000018fc1def170_0 .net "s0", 31 0, L_0000018fc1e80e30;  1 drivers
v0000018fc1df0390_0 .net "s1", 31 0, L_0000018fc1e81bc0;  1 drivers
v0000018fc1dedff0_0 .net "s2", 31 0, L_0000018fc1e81ca0;  1 drivers
v0000018fc1dee3b0_0 .net "s3", 31 0, L_0000018fc1ea3be0;  1 drivers
v0000018fc1dee770_0 .net "sel", 1 0, L_0000018fc1e1ff90;  alias, 1 drivers
L_0000018fc1e96910 .part L_0000018fc1e1ff90, 1, 1;
LS_0000018fc1e96370_0_0 .concat [ 1 1 1 1], L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0;
LS_0000018fc1e96370_0_4 .concat [ 1 1 1 1], L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0;
LS_0000018fc1e96370_0_8 .concat [ 1 1 1 1], L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0;
LS_0000018fc1e96370_0_12 .concat [ 1 1 1 1], L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0;
LS_0000018fc1e96370_0_16 .concat [ 1 1 1 1], L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0;
LS_0000018fc1e96370_0_20 .concat [ 1 1 1 1], L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0;
LS_0000018fc1e96370_0_24 .concat [ 1 1 1 1], L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0;
LS_0000018fc1e96370_0_28 .concat [ 1 1 1 1], L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0, L_0000018fc1e811b0;
LS_0000018fc1e96370_1_0 .concat [ 4 4 4 4], LS_0000018fc1e96370_0_0, LS_0000018fc1e96370_0_4, LS_0000018fc1e96370_0_8, LS_0000018fc1e96370_0_12;
LS_0000018fc1e96370_1_4 .concat [ 4 4 4 4], LS_0000018fc1e96370_0_16, LS_0000018fc1e96370_0_20, LS_0000018fc1e96370_0_24, LS_0000018fc1e96370_0_28;
L_0000018fc1e96370 .concat [ 16 16 0 0], LS_0000018fc1e96370_1_0, LS_0000018fc1e96370_1_4;
L_0000018fc1e980d0 .part L_0000018fc1e1ff90, 0, 1;
LS_0000018fc1e96f50_0_0 .concat [ 1 1 1 1], L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50;
LS_0000018fc1e96f50_0_4 .concat [ 1 1 1 1], L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50;
LS_0000018fc1e96f50_0_8 .concat [ 1 1 1 1], L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50;
LS_0000018fc1e96f50_0_12 .concat [ 1 1 1 1], L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50;
LS_0000018fc1e96f50_0_16 .concat [ 1 1 1 1], L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50;
LS_0000018fc1e96f50_0_20 .concat [ 1 1 1 1], L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50;
LS_0000018fc1e96f50_0_24 .concat [ 1 1 1 1], L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50;
LS_0000018fc1e96f50_0_28 .concat [ 1 1 1 1], L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50, L_0000018fc1e81b50;
LS_0000018fc1e96f50_1_0 .concat [ 4 4 4 4], LS_0000018fc1e96f50_0_0, LS_0000018fc1e96f50_0_4, LS_0000018fc1e96f50_0_8, LS_0000018fc1e96f50_0_12;
LS_0000018fc1e96f50_1_4 .concat [ 4 4 4 4], LS_0000018fc1e96f50_0_16, LS_0000018fc1e96f50_0_20, LS_0000018fc1e96f50_0_24, LS_0000018fc1e96f50_0_28;
L_0000018fc1e96f50 .concat [ 16 16 0 0], LS_0000018fc1e96f50_1_0, LS_0000018fc1e96f50_1_4;
L_0000018fc1e96ff0 .part L_0000018fc1e1ff90, 1, 1;
LS_0000018fc1e974f0_0_0 .concat [ 1 1 1 1], L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30;
LS_0000018fc1e974f0_0_4 .concat [ 1 1 1 1], L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30;
LS_0000018fc1e974f0_0_8 .concat [ 1 1 1 1], L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30;
LS_0000018fc1e974f0_0_12 .concat [ 1 1 1 1], L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30;
LS_0000018fc1e974f0_0_16 .concat [ 1 1 1 1], L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30;
LS_0000018fc1e974f0_0_20 .concat [ 1 1 1 1], L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30;
LS_0000018fc1e974f0_0_24 .concat [ 1 1 1 1], L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30;
LS_0000018fc1e974f0_0_28 .concat [ 1 1 1 1], L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30, L_0000018fc1e81c30;
LS_0000018fc1e974f0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e974f0_0_0, LS_0000018fc1e974f0_0_4, LS_0000018fc1e974f0_0_8, LS_0000018fc1e974f0_0_12;
LS_0000018fc1e974f0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e974f0_0_16, LS_0000018fc1e974f0_0_20, LS_0000018fc1e974f0_0_24, LS_0000018fc1e974f0_0_28;
L_0000018fc1e974f0 .concat [ 16 16 0 0], LS_0000018fc1e974f0_1_0, LS_0000018fc1e974f0_1_4;
L_0000018fc1e97d10 .part L_0000018fc1e1ff90, 0, 1;
LS_0000018fc1e97090_0_0 .concat [ 1 1 1 1], L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10;
LS_0000018fc1e97090_0_4 .concat [ 1 1 1 1], L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10;
LS_0000018fc1e97090_0_8 .concat [ 1 1 1 1], L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10;
LS_0000018fc1e97090_0_12 .concat [ 1 1 1 1], L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10;
LS_0000018fc1e97090_0_16 .concat [ 1 1 1 1], L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10;
LS_0000018fc1e97090_0_20 .concat [ 1 1 1 1], L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10;
LS_0000018fc1e97090_0_24 .concat [ 1 1 1 1], L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10;
LS_0000018fc1e97090_0_28 .concat [ 1 1 1 1], L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10, L_0000018fc1e97d10;
LS_0000018fc1e97090_1_0 .concat [ 4 4 4 4], LS_0000018fc1e97090_0_0, LS_0000018fc1e97090_0_4, LS_0000018fc1e97090_0_8, LS_0000018fc1e97090_0_12;
LS_0000018fc1e97090_1_4 .concat [ 4 4 4 4], LS_0000018fc1e97090_0_16, LS_0000018fc1e97090_0_20, LS_0000018fc1e97090_0_24, LS_0000018fc1e97090_0_28;
L_0000018fc1e97090 .concat [ 16 16 0 0], LS_0000018fc1e97090_1_0, LS_0000018fc1e97090_1_4;
L_0000018fc1e962d0 .part L_0000018fc1e1ff90, 1, 1;
LS_0000018fc1e95d30_0_0 .concat [ 1 1 1 1], L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0;
LS_0000018fc1e95d30_0_4 .concat [ 1 1 1 1], L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0;
LS_0000018fc1e95d30_0_8 .concat [ 1 1 1 1], L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0;
LS_0000018fc1e95d30_0_12 .concat [ 1 1 1 1], L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0;
LS_0000018fc1e95d30_0_16 .concat [ 1 1 1 1], L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0;
LS_0000018fc1e95d30_0_20 .concat [ 1 1 1 1], L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0;
LS_0000018fc1e95d30_0_24 .concat [ 1 1 1 1], L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0;
LS_0000018fc1e95d30_0_28 .concat [ 1 1 1 1], L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0, L_0000018fc1e962d0;
LS_0000018fc1e95d30_1_0 .concat [ 4 4 4 4], LS_0000018fc1e95d30_0_0, LS_0000018fc1e95d30_0_4, LS_0000018fc1e95d30_0_8, LS_0000018fc1e95d30_0_12;
LS_0000018fc1e95d30_1_4 .concat [ 4 4 4 4], LS_0000018fc1e95d30_0_16, LS_0000018fc1e95d30_0_20, LS_0000018fc1e95d30_0_24, LS_0000018fc1e95d30_0_28;
L_0000018fc1e95d30 .concat [ 16 16 0 0], LS_0000018fc1e95d30_1_0, LS_0000018fc1e95d30_1_4;
L_0000018fc1e97c70 .part L_0000018fc1e1ff90, 0, 1;
LS_0000018fc1e95c90_0_0 .concat [ 1 1 1 1], L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0;
LS_0000018fc1e95c90_0_4 .concat [ 1 1 1 1], L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0;
LS_0000018fc1e95c90_0_8 .concat [ 1 1 1 1], L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0;
LS_0000018fc1e95c90_0_12 .concat [ 1 1 1 1], L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0;
LS_0000018fc1e95c90_0_16 .concat [ 1 1 1 1], L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0;
LS_0000018fc1e95c90_0_20 .concat [ 1 1 1 1], L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0;
LS_0000018fc1e95c90_0_24 .concat [ 1 1 1 1], L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0;
LS_0000018fc1e95c90_0_28 .concat [ 1 1 1 1], L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0, L_0000018fc1e81fb0;
LS_0000018fc1e95c90_1_0 .concat [ 4 4 4 4], LS_0000018fc1e95c90_0_0, LS_0000018fc1e95c90_0_4, LS_0000018fc1e95c90_0_8, LS_0000018fc1e95c90_0_12;
LS_0000018fc1e95c90_1_4 .concat [ 4 4 4 4], LS_0000018fc1e95c90_0_16, LS_0000018fc1e95c90_0_20, LS_0000018fc1e95c90_0_24, LS_0000018fc1e95c90_0_28;
L_0000018fc1e95c90 .concat [ 16 16 0 0], LS_0000018fc1e95c90_1_0, LS_0000018fc1e95c90_1_4;
L_0000018fc1e96550 .part L_0000018fc1e1ff90, 1, 1;
LS_0000018fc1e969b0_0_0 .concat [ 1 1 1 1], L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550;
LS_0000018fc1e969b0_0_4 .concat [ 1 1 1 1], L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550;
LS_0000018fc1e969b0_0_8 .concat [ 1 1 1 1], L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550;
LS_0000018fc1e969b0_0_12 .concat [ 1 1 1 1], L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550;
LS_0000018fc1e969b0_0_16 .concat [ 1 1 1 1], L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550;
LS_0000018fc1e969b0_0_20 .concat [ 1 1 1 1], L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550;
LS_0000018fc1e969b0_0_24 .concat [ 1 1 1 1], L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550;
LS_0000018fc1e969b0_0_28 .concat [ 1 1 1 1], L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550, L_0000018fc1e96550;
LS_0000018fc1e969b0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e969b0_0_0, LS_0000018fc1e969b0_0_4, LS_0000018fc1e969b0_0_8, LS_0000018fc1e969b0_0_12;
LS_0000018fc1e969b0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e969b0_0_16, LS_0000018fc1e969b0_0_20, LS_0000018fc1e969b0_0_24, LS_0000018fc1e969b0_0_28;
L_0000018fc1e969b0 .concat [ 16 16 0 0], LS_0000018fc1e969b0_1_0, LS_0000018fc1e969b0_1_4;
L_0000018fc1e96a50 .part L_0000018fc1e1ff90, 0, 1;
LS_0000018fc1e97a90_0_0 .concat [ 1 1 1 1], L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50;
LS_0000018fc1e97a90_0_4 .concat [ 1 1 1 1], L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50;
LS_0000018fc1e97a90_0_8 .concat [ 1 1 1 1], L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50;
LS_0000018fc1e97a90_0_12 .concat [ 1 1 1 1], L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50;
LS_0000018fc1e97a90_0_16 .concat [ 1 1 1 1], L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50;
LS_0000018fc1e97a90_0_20 .concat [ 1 1 1 1], L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50;
LS_0000018fc1e97a90_0_24 .concat [ 1 1 1 1], L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50;
LS_0000018fc1e97a90_0_28 .concat [ 1 1 1 1], L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50, L_0000018fc1e96a50;
LS_0000018fc1e97a90_1_0 .concat [ 4 4 4 4], LS_0000018fc1e97a90_0_0, LS_0000018fc1e97a90_0_4, LS_0000018fc1e97a90_0_8, LS_0000018fc1e97a90_0_12;
LS_0000018fc1e97a90_1_4 .concat [ 4 4 4 4], LS_0000018fc1e97a90_0_16, LS_0000018fc1e97a90_0_20, LS_0000018fc1e97a90_0_24, LS_0000018fc1e97a90_0_28;
L_0000018fc1e97a90 .concat [ 16 16 0 0], LS_0000018fc1e97a90_1_0, LS_0000018fc1e97a90_1_4;
S_0000018fc1ba7fc0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000018fc1ba7e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018fc1e80e30 .functor AND 32, L_0000018fc1e96370, L_0000018fc1e96f50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1deeb30_0 .net "in1", 31 0, L_0000018fc1e96370;  1 drivers
v0000018fc1defb70_0 .net "in2", 31 0, L_0000018fc1e96f50;  1 drivers
v0000018fc1deebd0_0 .net "out", 31 0, L_0000018fc1e80e30;  alias, 1 drivers
S_0000018fc1bd01a0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000018fc1ba7e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018fc1e81bc0 .functor AND 32, L_0000018fc1e974f0, L_0000018fc1e97090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1dede10_0 .net "in1", 31 0, L_0000018fc1e974f0;  1 drivers
v0000018fc1def350_0 .net "in2", 31 0, L_0000018fc1e97090;  1 drivers
v0000018fc1dee950_0 .net "out", 31 0, L_0000018fc1e81bc0;  alias, 1 drivers
S_0000018fc1bd0330 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000018fc1ba7e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018fc1e81ca0 .functor AND 32, L_0000018fc1e95d30, L_0000018fc1e95c90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1def8f0_0 .net "in1", 31 0, L_0000018fc1e95d30;  1 drivers
v0000018fc1deef90_0 .net "in2", 31 0, L_0000018fc1e95c90;  1 drivers
v0000018fc1deffd0_0 .net "out", 31 0, L_0000018fc1e81ca0;  alias, 1 drivers
S_0000018fc1df3140 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000018fc1ba7e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018fc1ea3be0 .functor AND 32, L_0000018fc1e969b0, L_0000018fc1e97a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1defdf0_0 .net "in1", 31 0, L_0000018fc1e969b0;  1 drivers
v0000018fc1df0070_0 .net "in2", 31 0, L_0000018fc1e97a90;  1 drivers
v0000018fc1dee9f0_0 .net "out", 31 0, L_0000018fc1ea3be0;  alias, 1 drivers
S_0000018fc1df2e20 .scope module, "alu_oper2" "MUX_4x1" 10 25, 15 11 0, S_0000018fc1b788a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000018fc1d2d110 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000018fc1ea37f0 .functor NOT 1, L_0000018fc1e976d0, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea4190 .functor NOT 1, L_0000018fc1e96c30, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea40b0 .functor NOT 1, L_0000018fc1e97bd0, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea3940 .functor NOT 1, L_0000018fc1e95ab0, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea3550 .functor AND 32, L_0000018fc1ea36a0, v0000018fc1df6c80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea4820 .functor AND 32, L_0000018fc1ea34e0, L_0000018fc1ea64a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea3da0 .functor OR 32, L_0000018fc1ea3550, L_0000018fc1ea4820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1ea39b0 .functor AND 32, L_0000018fc1ea35c0, v0000018fc1ddbf90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea3630 .functor OR 32, L_0000018fc1ea3da0, L_0000018fc1ea39b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1e30e08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea3d30 .functor AND 32, L_0000018fc1ea3400, L_0000018fc1e30e08, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea3b00 .functor OR 32, L_0000018fc1ea3630, L_0000018fc1ea3d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018fc1df0890_0 .net *"_ivl_1", 0 0, L_0000018fc1e976d0;  1 drivers
v0000018fc1df0570_0 .net *"_ivl_13", 0 0, L_0000018fc1e97bd0;  1 drivers
v0000018fc1df1b50_0 .net *"_ivl_14", 0 0, L_0000018fc1ea40b0;  1 drivers
v0000018fc1df06b0_0 .net *"_ivl_19", 0 0, L_0000018fc1e971d0;  1 drivers
v0000018fc1df1330_0 .net *"_ivl_2", 0 0, L_0000018fc1ea37f0;  1 drivers
v0000018fc1df0bb0_0 .net *"_ivl_23", 0 0, L_0000018fc1e95f10;  1 drivers
v0000018fc1df1010_0 .net *"_ivl_27", 0 0, L_0000018fc1e95ab0;  1 drivers
v0000018fc1df13d0_0 .net *"_ivl_28", 0 0, L_0000018fc1ea3940;  1 drivers
v0000018fc1df1830_0 .net *"_ivl_33", 0 0, L_0000018fc1e98030;  1 drivers
v0000018fc1df1510_0 .net *"_ivl_37", 0 0, L_0000018fc1e97590;  1 drivers
v0000018fc1df15b0_0 .net *"_ivl_40", 31 0, L_0000018fc1ea3550;  1 drivers
v0000018fc1df1970_0 .net *"_ivl_42", 31 0, L_0000018fc1ea4820;  1 drivers
v0000018fc1df0930_0 .net *"_ivl_44", 31 0, L_0000018fc1ea3da0;  1 drivers
v0000018fc1df09d0_0 .net *"_ivl_46", 31 0, L_0000018fc1ea39b0;  1 drivers
v0000018fc1df16f0_0 .net *"_ivl_48", 31 0, L_0000018fc1ea3630;  1 drivers
v0000018fc1df0b10_0 .net *"_ivl_50", 31 0, L_0000018fc1ea3d30;  1 drivers
v0000018fc1df0c50_0 .net *"_ivl_7", 0 0, L_0000018fc1e96c30;  1 drivers
v0000018fc1df0d90_0 .net *"_ivl_8", 0 0, L_0000018fc1ea4190;  1 drivers
v0000018fc1df0610_0 .net "ina", 31 0, v0000018fc1df6c80_0;  alias, 1 drivers
v0000018fc1df0cf0_0 .net "inb", 31 0, L_0000018fc1ea64a0;  alias, 1 drivers
v0000018fc1df0e30_0 .net "inc", 31 0, v0000018fc1ddbf90_0;  alias, 1 drivers
v0000018fc1df07f0_0 .net "ind", 31 0, L_0000018fc1e30e08;  1 drivers
v0000018fc1df0ed0_0 .net "out", 31 0, L_0000018fc1ea3b00;  alias, 1 drivers
v0000018fc1df1790_0 .net "s0", 31 0, L_0000018fc1ea36a0;  1 drivers
v0000018fc1df10b0_0 .net "s1", 31 0, L_0000018fc1ea34e0;  1 drivers
v0000018fc1df11f0_0 .net "s2", 31 0, L_0000018fc1ea35c0;  1 drivers
v0000018fc1df18d0_0 .net "s3", 31 0, L_0000018fc1ea3400;  1 drivers
v0000018fc1df43e0_0 .net "sel", 1 0, L_0000018fc1e21bb0;  alias, 1 drivers
L_0000018fc1e976d0 .part L_0000018fc1e21bb0, 1, 1;
LS_0000018fc1e97770_0_0 .concat [ 1 1 1 1], L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0;
LS_0000018fc1e97770_0_4 .concat [ 1 1 1 1], L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0;
LS_0000018fc1e97770_0_8 .concat [ 1 1 1 1], L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0;
LS_0000018fc1e97770_0_12 .concat [ 1 1 1 1], L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0;
LS_0000018fc1e97770_0_16 .concat [ 1 1 1 1], L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0;
LS_0000018fc1e97770_0_20 .concat [ 1 1 1 1], L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0;
LS_0000018fc1e97770_0_24 .concat [ 1 1 1 1], L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0;
LS_0000018fc1e97770_0_28 .concat [ 1 1 1 1], L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0, L_0000018fc1ea37f0;
LS_0000018fc1e97770_1_0 .concat [ 4 4 4 4], LS_0000018fc1e97770_0_0, LS_0000018fc1e97770_0_4, LS_0000018fc1e97770_0_8, LS_0000018fc1e97770_0_12;
LS_0000018fc1e97770_1_4 .concat [ 4 4 4 4], LS_0000018fc1e97770_0_16, LS_0000018fc1e97770_0_20, LS_0000018fc1e97770_0_24, LS_0000018fc1e97770_0_28;
L_0000018fc1e97770 .concat [ 16 16 0 0], LS_0000018fc1e97770_1_0, LS_0000018fc1e97770_1_4;
L_0000018fc1e96c30 .part L_0000018fc1e21bb0, 0, 1;
LS_0000018fc1e97130_0_0 .concat [ 1 1 1 1], L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190;
LS_0000018fc1e97130_0_4 .concat [ 1 1 1 1], L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190;
LS_0000018fc1e97130_0_8 .concat [ 1 1 1 1], L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190;
LS_0000018fc1e97130_0_12 .concat [ 1 1 1 1], L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190;
LS_0000018fc1e97130_0_16 .concat [ 1 1 1 1], L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190;
LS_0000018fc1e97130_0_20 .concat [ 1 1 1 1], L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190;
LS_0000018fc1e97130_0_24 .concat [ 1 1 1 1], L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190;
LS_0000018fc1e97130_0_28 .concat [ 1 1 1 1], L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190, L_0000018fc1ea4190;
LS_0000018fc1e97130_1_0 .concat [ 4 4 4 4], LS_0000018fc1e97130_0_0, LS_0000018fc1e97130_0_4, LS_0000018fc1e97130_0_8, LS_0000018fc1e97130_0_12;
LS_0000018fc1e97130_1_4 .concat [ 4 4 4 4], LS_0000018fc1e97130_0_16, LS_0000018fc1e97130_0_20, LS_0000018fc1e97130_0_24, LS_0000018fc1e97130_0_28;
L_0000018fc1e97130 .concat [ 16 16 0 0], LS_0000018fc1e97130_1_0, LS_0000018fc1e97130_1_4;
L_0000018fc1e97bd0 .part L_0000018fc1e21bb0, 1, 1;
LS_0000018fc1e97810_0_0 .concat [ 1 1 1 1], L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0;
LS_0000018fc1e97810_0_4 .concat [ 1 1 1 1], L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0;
LS_0000018fc1e97810_0_8 .concat [ 1 1 1 1], L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0;
LS_0000018fc1e97810_0_12 .concat [ 1 1 1 1], L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0;
LS_0000018fc1e97810_0_16 .concat [ 1 1 1 1], L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0;
LS_0000018fc1e97810_0_20 .concat [ 1 1 1 1], L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0;
LS_0000018fc1e97810_0_24 .concat [ 1 1 1 1], L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0;
LS_0000018fc1e97810_0_28 .concat [ 1 1 1 1], L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0, L_0000018fc1ea40b0;
LS_0000018fc1e97810_1_0 .concat [ 4 4 4 4], LS_0000018fc1e97810_0_0, LS_0000018fc1e97810_0_4, LS_0000018fc1e97810_0_8, LS_0000018fc1e97810_0_12;
LS_0000018fc1e97810_1_4 .concat [ 4 4 4 4], LS_0000018fc1e97810_0_16, LS_0000018fc1e97810_0_20, LS_0000018fc1e97810_0_24, LS_0000018fc1e97810_0_28;
L_0000018fc1e97810 .concat [ 16 16 0 0], LS_0000018fc1e97810_1_0, LS_0000018fc1e97810_1_4;
L_0000018fc1e971d0 .part L_0000018fc1e21bb0, 0, 1;
LS_0000018fc1e96af0_0_0 .concat [ 1 1 1 1], L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0;
LS_0000018fc1e96af0_0_4 .concat [ 1 1 1 1], L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0;
LS_0000018fc1e96af0_0_8 .concat [ 1 1 1 1], L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0;
LS_0000018fc1e96af0_0_12 .concat [ 1 1 1 1], L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0;
LS_0000018fc1e96af0_0_16 .concat [ 1 1 1 1], L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0;
LS_0000018fc1e96af0_0_20 .concat [ 1 1 1 1], L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0;
LS_0000018fc1e96af0_0_24 .concat [ 1 1 1 1], L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0;
LS_0000018fc1e96af0_0_28 .concat [ 1 1 1 1], L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0, L_0000018fc1e971d0;
LS_0000018fc1e96af0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e96af0_0_0, LS_0000018fc1e96af0_0_4, LS_0000018fc1e96af0_0_8, LS_0000018fc1e96af0_0_12;
LS_0000018fc1e96af0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e96af0_0_16, LS_0000018fc1e96af0_0_20, LS_0000018fc1e96af0_0_24, LS_0000018fc1e96af0_0_28;
L_0000018fc1e96af0 .concat [ 16 16 0 0], LS_0000018fc1e96af0_1_0, LS_0000018fc1e96af0_1_4;
L_0000018fc1e95f10 .part L_0000018fc1e21bb0, 1, 1;
LS_0000018fc1e96eb0_0_0 .concat [ 1 1 1 1], L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10;
LS_0000018fc1e96eb0_0_4 .concat [ 1 1 1 1], L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10;
LS_0000018fc1e96eb0_0_8 .concat [ 1 1 1 1], L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10;
LS_0000018fc1e96eb0_0_12 .concat [ 1 1 1 1], L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10;
LS_0000018fc1e96eb0_0_16 .concat [ 1 1 1 1], L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10;
LS_0000018fc1e96eb0_0_20 .concat [ 1 1 1 1], L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10;
LS_0000018fc1e96eb0_0_24 .concat [ 1 1 1 1], L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10;
LS_0000018fc1e96eb0_0_28 .concat [ 1 1 1 1], L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10, L_0000018fc1e95f10;
LS_0000018fc1e96eb0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e96eb0_0_0, LS_0000018fc1e96eb0_0_4, LS_0000018fc1e96eb0_0_8, LS_0000018fc1e96eb0_0_12;
LS_0000018fc1e96eb0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e96eb0_0_16, LS_0000018fc1e96eb0_0_20, LS_0000018fc1e96eb0_0_24, LS_0000018fc1e96eb0_0_28;
L_0000018fc1e96eb0 .concat [ 16 16 0 0], LS_0000018fc1e96eb0_1_0, LS_0000018fc1e96eb0_1_4;
L_0000018fc1e95ab0 .part L_0000018fc1e21bb0, 0, 1;
LS_0000018fc1e95dd0_0_0 .concat [ 1 1 1 1], L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940;
LS_0000018fc1e95dd0_0_4 .concat [ 1 1 1 1], L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940;
LS_0000018fc1e95dd0_0_8 .concat [ 1 1 1 1], L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940;
LS_0000018fc1e95dd0_0_12 .concat [ 1 1 1 1], L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940;
LS_0000018fc1e95dd0_0_16 .concat [ 1 1 1 1], L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940;
LS_0000018fc1e95dd0_0_20 .concat [ 1 1 1 1], L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940;
LS_0000018fc1e95dd0_0_24 .concat [ 1 1 1 1], L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940;
LS_0000018fc1e95dd0_0_28 .concat [ 1 1 1 1], L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940, L_0000018fc1ea3940;
LS_0000018fc1e95dd0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e95dd0_0_0, LS_0000018fc1e95dd0_0_4, LS_0000018fc1e95dd0_0_8, LS_0000018fc1e95dd0_0_12;
LS_0000018fc1e95dd0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e95dd0_0_16, LS_0000018fc1e95dd0_0_20, LS_0000018fc1e95dd0_0_24, LS_0000018fc1e95dd0_0_28;
L_0000018fc1e95dd0 .concat [ 16 16 0 0], LS_0000018fc1e95dd0_1_0, LS_0000018fc1e95dd0_1_4;
L_0000018fc1e98030 .part L_0000018fc1e21bb0, 1, 1;
LS_0000018fc1e95fb0_0_0 .concat [ 1 1 1 1], L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030;
LS_0000018fc1e95fb0_0_4 .concat [ 1 1 1 1], L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030;
LS_0000018fc1e95fb0_0_8 .concat [ 1 1 1 1], L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030;
LS_0000018fc1e95fb0_0_12 .concat [ 1 1 1 1], L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030;
LS_0000018fc1e95fb0_0_16 .concat [ 1 1 1 1], L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030;
LS_0000018fc1e95fb0_0_20 .concat [ 1 1 1 1], L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030;
LS_0000018fc1e95fb0_0_24 .concat [ 1 1 1 1], L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030;
LS_0000018fc1e95fb0_0_28 .concat [ 1 1 1 1], L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030, L_0000018fc1e98030;
LS_0000018fc1e95fb0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e95fb0_0_0, LS_0000018fc1e95fb0_0_4, LS_0000018fc1e95fb0_0_8, LS_0000018fc1e95fb0_0_12;
LS_0000018fc1e95fb0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e95fb0_0_16, LS_0000018fc1e95fb0_0_20, LS_0000018fc1e95fb0_0_24, LS_0000018fc1e95fb0_0_28;
L_0000018fc1e95fb0 .concat [ 16 16 0 0], LS_0000018fc1e95fb0_1_0, LS_0000018fc1e95fb0_1_4;
L_0000018fc1e97590 .part L_0000018fc1e21bb0, 0, 1;
LS_0000018fc1e960f0_0_0 .concat [ 1 1 1 1], L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590;
LS_0000018fc1e960f0_0_4 .concat [ 1 1 1 1], L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590;
LS_0000018fc1e960f0_0_8 .concat [ 1 1 1 1], L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590;
LS_0000018fc1e960f0_0_12 .concat [ 1 1 1 1], L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590;
LS_0000018fc1e960f0_0_16 .concat [ 1 1 1 1], L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590;
LS_0000018fc1e960f0_0_20 .concat [ 1 1 1 1], L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590;
LS_0000018fc1e960f0_0_24 .concat [ 1 1 1 1], L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590;
LS_0000018fc1e960f0_0_28 .concat [ 1 1 1 1], L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590, L_0000018fc1e97590;
LS_0000018fc1e960f0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e960f0_0_0, LS_0000018fc1e960f0_0_4, LS_0000018fc1e960f0_0_8, LS_0000018fc1e960f0_0_12;
LS_0000018fc1e960f0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e960f0_0_16, LS_0000018fc1e960f0_0_20, LS_0000018fc1e960f0_0_24, LS_0000018fc1e960f0_0_28;
L_0000018fc1e960f0 .concat [ 16 16 0 0], LS_0000018fc1e960f0_1_0, LS_0000018fc1e960f0_1_4;
S_0000018fc1df35f0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000018fc1df2e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018fc1ea36a0 .functor AND 32, L_0000018fc1e97770, L_0000018fc1e97130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1deedb0_0 .net "in1", 31 0, L_0000018fc1e97770;  1 drivers
v0000018fc1deee50_0 .net "in2", 31 0, L_0000018fc1e97130;  1 drivers
v0000018fc1df1bf0_0 .net "out", 31 0, L_0000018fc1ea36a0;  alias, 1 drivers
S_0000018fc1df2c90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000018fc1df2e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018fc1ea34e0 .functor AND 32, L_0000018fc1e97810, L_0000018fc1e96af0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1df1ab0_0 .net "in1", 31 0, L_0000018fc1e97810;  1 drivers
v0000018fc1df1a10_0 .net "in2", 31 0, L_0000018fc1e96af0;  1 drivers
v0000018fc1df1470_0 .net "out", 31 0, L_0000018fc1ea34e0;  alias, 1 drivers
S_0000018fc1df2fb0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000018fc1df2e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018fc1ea35c0 .functor AND 32, L_0000018fc1e96eb0, L_0000018fc1e95dd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1df1650_0 .net "in1", 31 0, L_0000018fc1e96eb0;  1 drivers
v0000018fc1df0750_0 .net "in2", 31 0, L_0000018fc1e95dd0;  1 drivers
v0000018fc1df1150_0 .net "out", 31 0, L_0000018fc1ea35c0;  alias, 1 drivers
S_0000018fc1df32d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000018fc1df2e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018fc1ea3400 .functor AND 32, L_0000018fc1e95fb0, L_0000018fc1e960f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1df0f70_0 .net "in1", 31 0, L_0000018fc1e95fb0;  1 drivers
v0000018fc1df1290_0 .net "in2", 31 0, L_0000018fc1e960f0;  1 drivers
v0000018fc1df0a70_0 .net "out", 31 0, L_0000018fc1ea3400;  alias, 1 drivers
S_0000018fc1df3460 .scope module, "store_rs2_mux" "MUX_4x1" 10 33, 15 11 0, S_0000018fc1b788a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000018fc1d2d810 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000018fc1ea3cc0 .functor NOT 1, L_0000018fc1e96410, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea44a0 .functor NOT 1, L_0000018fc1e96690, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea3a90 .functor NOT 1, L_0000018fc1e978b0, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea3e80 .functor NOT 1, L_0000018fc1e96190, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea4c80 .functor AND 32, L_0000018fc1ea4900, v0000018fc1df75e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea3710 .functor AND 32, L_0000018fc1ea4970, v0000018fc1ddbf90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea3a20 .functor OR 32, L_0000018fc1ea4c80, L_0000018fc1ea3710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1ea4c10 .functor AND 32, L_0000018fc1ea4ac0, L_0000018fc1ea64a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea4120 .functor OR 32, L_0000018fc1ea3a20, L_0000018fc1ea4c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1e30e50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea3780 .functor AND 32, L_0000018fc1ea4200, L_0000018fc1e30e50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea45f0 .functor OR 32, L_0000018fc1ea4120, L_0000018fc1ea3780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018fc1df4520_0 .net *"_ivl_1", 0 0, L_0000018fc1e96410;  1 drivers
v0000018fc1df4a20_0 .net *"_ivl_13", 0 0, L_0000018fc1e978b0;  1 drivers
v0000018fc1df4660_0 .net *"_ivl_14", 0 0, L_0000018fc1ea3a90;  1 drivers
v0000018fc1df4020_0 .net *"_ivl_19", 0 0, L_0000018fc1e95e70;  1 drivers
v0000018fc1df4340_0 .net *"_ivl_2", 0 0, L_0000018fc1ea3cc0;  1 drivers
v0000018fc1df51a0_0 .net *"_ivl_23", 0 0, L_0000018fc1e965f0;  1 drivers
v0000018fc1df3d00_0 .net *"_ivl_27", 0 0, L_0000018fc1e96190;  1 drivers
v0000018fc1df40c0_0 .net *"_ivl_28", 0 0, L_0000018fc1ea3e80;  1 drivers
v0000018fc1df3e40_0 .net *"_ivl_33", 0 0, L_0000018fc1e96230;  1 drivers
v0000018fc1df4700_0 .net *"_ivl_37", 0 0, L_0000018fc1e96b90;  1 drivers
v0000018fc1df3bc0_0 .net *"_ivl_40", 31 0, L_0000018fc1ea4c80;  1 drivers
v0000018fc1df3b20_0 .net *"_ivl_42", 31 0, L_0000018fc1ea3710;  1 drivers
v0000018fc1df5740_0 .net *"_ivl_44", 31 0, L_0000018fc1ea3a20;  1 drivers
v0000018fc1df47a0_0 .net *"_ivl_46", 31 0, L_0000018fc1ea4c10;  1 drivers
v0000018fc1df4ac0_0 .net *"_ivl_48", 31 0, L_0000018fc1ea4120;  1 drivers
v0000018fc1df4160_0 .net *"_ivl_50", 31 0, L_0000018fc1ea3780;  1 drivers
v0000018fc1df4840_0 .net *"_ivl_7", 0 0, L_0000018fc1e96690;  1 drivers
v0000018fc1df5ce0_0 .net *"_ivl_8", 0 0, L_0000018fc1ea44a0;  1 drivers
v0000018fc1df5880_0 .net "ina", 31 0, v0000018fc1df75e0_0;  alias, 1 drivers
v0000018fc1df5ec0_0 .net "inb", 31 0, v0000018fc1ddbf90_0;  alias, 1 drivers
v0000018fc1df4ca0_0 .net "inc", 31 0, L_0000018fc1ea64a0;  alias, 1 drivers
v0000018fc1df5600_0 .net "ind", 31 0, L_0000018fc1e30e50;  1 drivers
v0000018fc1df5f60_0 .net "out", 31 0, L_0000018fc1ea45f0;  alias, 1 drivers
v0000018fc1df5b00_0 .net "s0", 31 0, L_0000018fc1ea4900;  1 drivers
v0000018fc1df4b60_0 .net "s1", 31 0, L_0000018fc1ea4970;  1 drivers
v0000018fc1df4200_0 .net "s2", 31 0, L_0000018fc1ea4ac0;  1 drivers
v0000018fc1df42a0_0 .net "s3", 31 0, L_0000018fc1ea4200;  1 drivers
v0000018fc1df45c0_0 .net "sel", 1 0, L_0000018fc1e21250;  alias, 1 drivers
L_0000018fc1e96410 .part L_0000018fc1e21250, 1, 1;
LS_0000018fc1e95970_0_0 .concat [ 1 1 1 1], L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0;
LS_0000018fc1e95970_0_4 .concat [ 1 1 1 1], L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0;
LS_0000018fc1e95970_0_8 .concat [ 1 1 1 1], L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0;
LS_0000018fc1e95970_0_12 .concat [ 1 1 1 1], L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0;
LS_0000018fc1e95970_0_16 .concat [ 1 1 1 1], L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0;
LS_0000018fc1e95970_0_20 .concat [ 1 1 1 1], L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0;
LS_0000018fc1e95970_0_24 .concat [ 1 1 1 1], L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0;
LS_0000018fc1e95970_0_28 .concat [ 1 1 1 1], L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0, L_0000018fc1ea3cc0;
LS_0000018fc1e95970_1_0 .concat [ 4 4 4 4], LS_0000018fc1e95970_0_0, LS_0000018fc1e95970_0_4, LS_0000018fc1e95970_0_8, LS_0000018fc1e95970_0_12;
LS_0000018fc1e95970_1_4 .concat [ 4 4 4 4], LS_0000018fc1e95970_0_16, LS_0000018fc1e95970_0_20, LS_0000018fc1e95970_0_24, LS_0000018fc1e95970_0_28;
L_0000018fc1e95970 .concat [ 16 16 0 0], LS_0000018fc1e95970_1_0, LS_0000018fc1e95970_1_4;
L_0000018fc1e96690 .part L_0000018fc1e21250, 0, 1;
LS_0000018fc1e97db0_0_0 .concat [ 1 1 1 1], L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0;
LS_0000018fc1e97db0_0_4 .concat [ 1 1 1 1], L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0;
LS_0000018fc1e97db0_0_8 .concat [ 1 1 1 1], L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0;
LS_0000018fc1e97db0_0_12 .concat [ 1 1 1 1], L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0;
LS_0000018fc1e97db0_0_16 .concat [ 1 1 1 1], L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0;
LS_0000018fc1e97db0_0_20 .concat [ 1 1 1 1], L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0;
LS_0000018fc1e97db0_0_24 .concat [ 1 1 1 1], L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0;
LS_0000018fc1e97db0_0_28 .concat [ 1 1 1 1], L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0, L_0000018fc1ea44a0;
LS_0000018fc1e97db0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e97db0_0_0, LS_0000018fc1e97db0_0_4, LS_0000018fc1e97db0_0_8, LS_0000018fc1e97db0_0_12;
LS_0000018fc1e97db0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e97db0_0_16, LS_0000018fc1e97db0_0_20, LS_0000018fc1e97db0_0_24, LS_0000018fc1e97db0_0_28;
L_0000018fc1e97db0 .concat [ 16 16 0 0], LS_0000018fc1e97db0_1_0, LS_0000018fc1e97db0_1_4;
L_0000018fc1e978b0 .part L_0000018fc1e21250, 1, 1;
LS_0000018fc1e97950_0_0 .concat [ 1 1 1 1], L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90;
LS_0000018fc1e97950_0_4 .concat [ 1 1 1 1], L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90;
LS_0000018fc1e97950_0_8 .concat [ 1 1 1 1], L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90;
LS_0000018fc1e97950_0_12 .concat [ 1 1 1 1], L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90;
LS_0000018fc1e97950_0_16 .concat [ 1 1 1 1], L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90;
LS_0000018fc1e97950_0_20 .concat [ 1 1 1 1], L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90;
LS_0000018fc1e97950_0_24 .concat [ 1 1 1 1], L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90;
LS_0000018fc1e97950_0_28 .concat [ 1 1 1 1], L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90, L_0000018fc1ea3a90;
LS_0000018fc1e97950_1_0 .concat [ 4 4 4 4], LS_0000018fc1e97950_0_0, LS_0000018fc1e97950_0_4, LS_0000018fc1e97950_0_8, LS_0000018fc1e97950_0_12;
LS_0000018fc1e97950_1_4 .concat [ 4 4 4 4], LS_0000018fc1e97950_0_16, LS_0000018fc1e97950_0_20, LS_0000018fc1e97950_0_24, LS_0000018fc1e97950_0_28;
L_0000018fc1e97950 .concat [ 16 16 0 0], LS_0000018fc1e97950_1_0, LS_0000018fc1e97950_1_4;
L_0000018fc1e95e70 .part L_0000018fc1e21250, 0, 1;
LS_0000018fc1e96050_0_0 .concat [ 1 1 1 1], L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70;
LS_0000018fc1e96050_0_4 .concat [ 1 1 1 1], L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70;
LS_0000018fc1e96050_0_8 .concat [ 1 1 1 1], L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70;
LS_0000018fc1e96050_0_12 .concat [ 1 1 1 1], L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70;
LS_0000018fc1e96050_0_16 .concat [ 1 1 1 1], L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70;
LS_0000018fc1e96050_0_20 .concat [ 1 1 1 1], L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70;
LS_0000018fc1e96050_0_24 .concat [ 1 1 1 1], L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70;
LS_0000018fc1e96050_0_28 .concat [ 1 1 1 1], L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70, L_0000018fc1e95e70;
LS_0000018fc1e96050_1_0 .concat [ 4 4 4 4], LS_0000018fc1e96050_0_0, LS_0000018fc1e96050_0_4, LS_0000018fc1e96050_0_8, LS_0000018fc1e96050_0_12;
LS_0000018fc1e96050_1_4 .concat [ 4 4 4 4], LS_0000018fc1e96050_0_16, LS_0000018fc1e96050_0_20, LS_0000018fc1e96050_0_24, LS_0000018fc1e96050_0_28;
L_0000018fc1e96050 .concat [ 16 16 0 0], LS_0000018fc1e96050_1_0, LS_0000018fc1e96050_1_4;
L_0000018fc1e965f0 .part L_0000018fc1e21250, 1, 1;
LS_0000018fc1e97e50_0_0 .concat [ 1 1 1 1], L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0;
LS_0000018fc1e97e50_0_4 .concat [ 1 1 1 1], L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0;
LS_0000018fc1e97e50_0_8 .concat [ 1 1 1 1], L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0;
LS_0000018fc1e97e50_0_12 .concat [ 1 1 1 1], L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0;
LS_0000018fc1e97e50_0_16 .concat [ 1 1 1 1], L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0;
LS_0000018fc1e97e50_0_20 .concat [ 1 1 1 1], L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0;
LS_0000018fc1e97e50_0_24 .concat [ 1 1 1 1], L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0;
LS_0000018fc1e97e50_0_28 .concat [ 1 1 1 1], L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0, L_0000018fc1e965f0;
LS_0000018fc1e97e50_1_0 .concat [ 4 4 4 4], LS_0000018fc1e97e50_0_0, LS_0000018fc1e97e50_0_4, LS_0000018fc1e97e50_0_8, LS_0000018fc1e97e50_0_12;
LS_0000018fc1e97e50_1_4 .concat [ 4 4 4 4], LS_0000018fc1e97e50_0_16, LS_0000018fc1e97e50_0_20, LS_0000018fc1e97e50_0_24, LS_0000018fc1e97e50_0_28;
L_0000018fc1e97e50 .concat [ 16 16 0 0], LS_0000018fc1e97e50_1_0, LS_0000018fc1e97e50_1_4;
L_0000018fc1e96190 .part L_0000018fc1e21250, 0, 1;
LS_0000018fc1e95a10_0_0 .concat [ 1 1 1 1], L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80;
LS_0000018fc1e95a10_0_4 .concat [ 1 1 1 1], L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80;
LS_0000018fc1e95a10_0_8 .concat [ 1 1 1 1], L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80;
LS_0000018fc1e95a10_0_12 .concat [ 1 1 1 1], L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80;
LS_0000018fc1e95a10_0_16 .concat [ 1 1 1 1], L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80;
LS_0000018fc1e95a10_0_20 .concat [ 1 1 1 1], L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80;
LS_0000018fc1e95a10_0_24 .concat [ 1 1 1 1], L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80;
LS_0000018fc1e95a10_0_28 .concat [ 1 1 1 1], L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80, L_0000018fc1ea3e80;
LS_0000018fc1e95a10_1_0 .concat [ 4 4 4 4], LS_0000018fc1e95a10_0_0, LS_0000018fc1e95a10_0_4, LS_0000018fc1e95a10_0_8, LS_0000018fc1e95a10_0_12;
LS_0000018fc1e95a10_1_4 .concat [ 4 4 4 4], LS_0000018fc1e95a10_0_16, LS_0000018fc1e95a10_0_20, LS_0000018fc1e95a10_0_24, LS_0000018fc1e95a10_0_28;
L_0000018fc1e95a10 .concat [ 16 16 0 0], LS_0000018fc1e95a10_1_0, LS_0000018fc1e95a10_1_4;
L_0000018fc1e96230 .part L_0000018fc1e21250, 1, 1;
LS_0000018fc1e979f0_0_0 .concat [ 1 1 1 1], L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230;
LS_0000018fc1e979f0_0_4 .concat [ 1 1 1 1], L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230;
LS_0000018fc1e979f0_0_8 .concat [ 1 1 1 1], L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230;
LS_0000018fc1e979f0_0_12 .concat [ 1 1 1 1], L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230;
LS_0000018fc1e979f0_0_16 .concat [ 1 1 1 1], L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230;
LS_0000018fc1e979f0_0_20 .concat [ 1 1 1 1], L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230;
LS_0000018fc1e979f0_0_24 .concat [ 1 1 1 1], L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230;
LS_0000018fc1e979f0_0_28 .concat [ 1 1 1 1], L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230, L_0000018fc1e96230;
LS_0000018fc1e979f0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e979f0_0_0, LS_0000018fc1e979f0_0_4, LS_0000018fc1e979f0_0_8, LS_0000018fc1e979f0_0_12;
LS_0000018fc1e979f0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e979f0_0_16, LS_0000018fc1e979f0_0_20, LS_0000018fc1e979f0_0_24, LS_0000018fc1e979f0_0_28;
L_0000018fc1e979f0 .concat [ 16 16 0 0], LS_0000018fc1e979f0_1_0, LS_0000018fc1e979f0_1_4;
L_0000018fc1e96b90 .part L_0000018fc1e21250, 0, 1;
LS_0000018fc1e97b30_0_0 .concat [ 1 1 1 1], L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90;
LS_0000018fc1e97b30_0_4 .concat [ 1 1 1 1], L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90;
LS_0000018fc1e97b30_0_8 .concat [ 1 1 1 1], L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90;
LS_0000018fc1e97b30_0_12 .concat [ 1 1 1 1], L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90;
LS_0000018fc1e97b30_0_16 .concat [ 1 1 1 1], L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90;
LS_0000018fc1e97b30_0_20 .concat [ 1 1 1 1], L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90;
LS_0000018fc1e97b30_0_24 .concat [ 1 1 1 1], L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90;
LS_0000018fc1e97b30_0_28 .concat [ 1 1 1 1], L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90, L_0000018fc1e96b90;
LS_0000018fc1e97b30_1_0 .concat [ 4 4 4 4], LS_0000018fc1e97b30_0_0, LS_0000018fc1e97b30_0_4, LS_0000018fc1e97b30_0_8, LS_0000018fc1e97b30_0_12;
LS_0000018fc1e97b30_1_4 .concat [ 4 4 4 4], LS_0000018fc1e97b30_0_16, LS_0000018fc1e97b30_0_20, LS_0000018fc1e97b30_0_24, LS_0000018fc1e97b30_0_28;
L_0000018fc1e97b30 .concat [ 16 16 0 0], LS_0000018fc1e97b30_1_0, LS_0000018fc1e97b30_1_4;
S_0000018fc1df3780 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000018fc1df3460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018fc1ea4900 .functor AND 32, L_0000018fc1e95970, L_0000018fc1e97db0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1df3ee0_0 .net "in1", 31 0, L_0000018fc1e95970;  1 drivers
v0000018fc1df4480_0 .net "in2", 31 0, L_0000018fc1e97db0;  1 drivers
v0000018fc1df48e0_0 .net "out", 31 0, L_0000018fc1ea4900;  alias, 1 drivers
S_0000018fc1df2b00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000018fc1df3460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018fc1ea4970 .functor AND 32, L_0000018fc1e97950, L_0000018fc1e96050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1df4980_0 .net "in1", 31 0, L_0000018fc1e97950;  1 drivers
v0000018fc1df5240_0 .net "in2", 31 0, L_0000018fc1e96050;  1 drivers
v0000018fc1df3f80_0 .net "out", 31 0, L_0000018fc1ea4970;  alias, 1 drivers
S_0000018fc1df3910 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000018fc1df3460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018fc1ea4ac0 .functor AND 32, L_0000018fc1e97e50, L_0000018fc1e95a10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1df6280_0 .net "in1", 31 0, L_0000018fc1e97e50;  1 drivers
v0000018fc1df54c0_0 .net "in2", 31 0, L_0000018fc1e95a10;  1 drivers
v0000018fc1df5560_0 .net "out", 31 0, L_0000018fc1ea4ac0;  alias, 1 drivers
S_0000018fc1df95b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000018fc1df3460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018fc1ea4200 .functor AND 32, L_0000018fc1e979f0, L_0000018fc1e97b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1df52e0_0 .net "in1", 31 0, L_0000018fc1e979f0;  1 drivers
v0000018fc1df60a0_0 .net "in2", 31 0, L_0000018fc1e97b30;  1 drivers
v0000018fc1df59c0_0 .net "out", 31 0, L_0000018fc1ea4200;  alias, 1 drivers
S_0000018fc1df8ac0 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 71, 16 2 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /INPUT 32 "ID_PFC";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX_opcode";
    .port_info 23 /OUTPUT 5 "EX_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX_rs2_ind";
    .port_info 25 /OUTPUT 5 "EX_rd_ind";
    .port_info 26 /OUTPUT 32 "EX_PC";
    .port_info 27 /OUTPUT 32 "EX_INST";
    .port_info 28 /OUTPUT 32 "EX_Immed";
    .port_info 29 /OUTPUT 32 "EX_rs1";
    .port_info 30 /OUTPUT 32 "EX_rs2";
    .port_info 31 /OUTPUT 1 "EX_regwrite";
    .port_info 32 /OUTPUT 1 "EX_memread";
    .port_info 33 /OUTPUT 1 "EX_memwrite";
    .port_info 34 /OUTPUT 32 "EX_PFC";
    .port_info 35 /OUTPUT 1 "EX_predicted";
    .port_info 36 /OUTPUT 1 "EX_is_oper2_immed";
    .port_info 37 /INPUT 1 "rst";
    .port_info 38 /OUTPUT 1 "EX_is_beq";
    .port_info 39 /OUTPUT 1 "EX_is_bne";
    .port_info 40 /OUTPUT 1 "EX_is_jr";
    .port_info 41 /OUTPUT 1 "EX_is_jal";
    .port_info 42 /OUTPUT 32 "EX_forward_to_B";
P_0000018fc1df9ae0 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1df9b18 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1df9b50 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1df9b88 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1df9bc0 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1df9bf8 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1df9c30 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1df9c68 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1df9ca0 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1df9cd8 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1df9d10 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1df9d48 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1df9d80 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1df9db8 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1df9df0 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1df9e28 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1df9e60 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1df9e98 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1df9ed0 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1df9f08 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1df9f40 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1df9f78 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1df9fb0 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1df9fe8 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1dfa020 .param/l "xori" 0 5 12, C4<001110000000>;
v0000018fc1df6d20_0 .var "EX_INST", 31 0;
v0000018fc1df72c0_0 .var "EX_Immed", 31 0;
v0000018fc1df6a00_0 .var "EX_PC", 31 0;
v0000018fc1df7860_0 .var "EX_PFC", 31 0;
v0000018fc1df6c80_0 .var "EX_forward_to_B", 31 0;
v0000018fc1df6960_0 .var "EX_is_beq", 0 0;
v0000018fc1df66e0_0 .var "EX_is_bne", 0 0;
v0000018fc1df7900_0 .var "EX_is_jal", 0 0;
v0000018fc1df6be0_0 .var "EX_is_jr", 0 0;
v0000018fc1df79a0_0 .var "EX_is_oper2_immed", 0 0;
v0000018fc1df7360_0 .var "EX_memread", 0 0;
v0000018fc1df6dc0_0 .var "EX_memwrite", 0 0;
v0000018fc1df7400_0 .var "EX_opcode", 11 0;
v0000018fc1df6f00_0 .var "EX_predicted", 0 0;
v0000018fc1df63c0_0 .var "EX_rd_ind", 4 0;
v0000018fc1df6460_0 .var "EX_regwrite", 0 0;
v0000018fc1df74a0_0 .var "EX_rs1", 31 0;
v0000018fc1df7540_0 .var "EX_rs1_ind", 4 0;
v0000018fc1df75e0_0 .var "EX_rs2", 31 0;
v0000018fc1df6500_0 .var "EX_rs2_ind", 4 0;
v0000018fc1e013c0_0 .net "ID_FLUSH", 0 0, L_0000018fc1e81ae0;  1 drivers
v0000018fc1e016e0_0 .net "ID_INST", 31 0, v0000018fc1dfdd60_0;  alias, 1 drivers
v0000018fc1dff480_0 .net "ID_Immed", 31 0, v0000018fc1dfc5a0_0;  alias, 1 drivers
v0000018fc1dff3e0_0 .net "ID_PC", 31 0, v0000018fc1dfe260_0;  alias, 1 drivers
v0000018fc1e00f60_0 .net "ID_PFC", 31 0, L_0000018fc1e1c4d0;  alias, 1 drivers
v0000018fc1e004c0_0 .net "ID_forward_to_B", 31 0, L_0000018fc1e1ca70;  alias, 1 drivers
v0000018fc1e006a0_0 .net "ID_is_beq", 0 0, L_0000018fc1e1c750;  alias, 1 drivers
v0000018fc1e01500_0 .net "ID_is_bne", 0 0, L_0000018fc1e1bcb0;  alias, 1 drivers
v0000018fc1e00ce0_0 .net "ID_is_jal", 0 0, L_0000018fc1e1b710;  alias, 1 drivers
v0000018fc1e00b00_0 .net "ID_is_jr", 0 0, L_0000018fc1e1b3f0;  alias, 1 drivers
v0000018fc1dff200_0 .net "ID_is_oper2_immed", 0 0, L_0000018fc1e81840;  alias, 1 drivers
v0000018fc1e00060_0 .net "ID_memread", 0 0, L_0000018fc1e1d150;  alias, 1 drivers
v0000018fc1dff340_0 .net "ID_memwrite", 0 0, L_0000018fc1e1bd50;  alias, 1 drivers
v0000018fc1dffc00_0 .net "ID_opcode", 11 0, v0000018fc1e14460_0;  alias, 1 drivers
v0000018fc1e01780_0 .net "ID_predicted", 0 0, L_0000018fc1e1ba30;  alias, 1 drivers
v0000018fc1dff840_0 .net "ID_rd_ind", 4 0, v0000018fc1e141e0_0;  alias, 1 drivers
v0000018fc1e00880_0 .net "ID_regwrite", 0 0, L_0000018fc1e1d0b0;  alias, 1 drivers
v0000018fc1e010a0_0 .net "ID_rs1", 31 0, v0000018fc1dfdb80_0;  alias, 1 drivers
v0000018fc1e00600_0 .net "ID_rs1_ind", 4 0, v0000018fc1e14320_0;  alias, 1 drivers
v0000018fc1e00ec0_0 .net "ID_rs2", 31 0, v0000018fc1dfe580_0;  alias, 1 drivers
v0000018fc1e00ba0_0 .net "ID_rs2_ind", 4 0, v0000018fc1e14280_0;  alias, 1 drivers
v0000018fc1dff7a0_0 .net "clk", 0 0, L_0000018fc1e80dc0;  1 drivers
v0000018fc1e01820_0 .net "rst", 0 0, v0000018fc1e21890_0;  alias, 1 drivers
E_0000018fc1d2df90 .event posedge, v0000018fc1d7d6e0_0, v0000018fc1dff7a0_0;
S_0000018fc1df82f0 .scope module, "id_stage" "ID_stage" 3 62, 17 2 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /INPUT 1 "EX_memread";
    .port_info 5 /INPUT 32 "id_haz";
    .port_info 6 /INPUT 32 "ex_haz";
    .port_info 7 /INPUT 32 "mem_haz";
    .port_info 8 /INPUT 32 "wr_reg_data";
    .port_info 9 /INPUT 5 "rs1_ind";
    .port_info 10 /INPUT 5 "rs2_ind";
    .port_info 11 /INPUT 5 "id_ex_rd_ind";
    .port_info 12 /INPUT 5 "wr_reg_from_wb";
    .port_info 13 /OUTPUT 1 "id_ex_flush";
    .port_info 14 /INPUT 1 "Wrong_prediction";
    .port_info 15 /INPUT 1 "exception_flag";
    .port_info 16 /INPUT 1 "clk";
    .port_info 17 /OUTPUT 32 "PFC_to_IF";
    .port_info 18 /OUTPUT 32 "PFC_to_EX";
    .port_info 19 /OUTPUT 1 "predicted";
    .port_info 20 /OUTPUT 32 "rs1";
    .port_info 21 /OUTPUT 32 "rs2";
    .port_info 22 /OUTPUT 3 "pc_src";
    .port_info 23 /OUTPUT 1 "pc_write";
    .port_info 24 /OUTPUT 1 "if_id_write";
    .port_info 25 /OUTPUT 1 "if_id_flush";
    .port_info 26 /OUTPUT 32 "imm";
    .port_info 27 /INPUT 1 "reg_write_from_wb";
    .port_info 28 /OUTPUT 1 "reg_write";
    .port_info 29 /OUTPUT 1 "mem_read";
    .port_info 30 /OUTPUT 1 "mem_write";
    .port_info 31 /INPUT 1 "rst";
    .port_info 32 /OUTPUT 1 "is_oper2_immed";
    .port_info 33 /OUTPUT 1 "ID_is_beq";
    .port_info 34 /OUTPUT 1 "ID_is_bne";
    .port_info 35 /OUTPUT 1 "ID_is_jr";
    .port_info 36 /OUTPUT 1 "ID_is_jal";
    .port_info 37 /OUTPUT 1 "ID_is_j";
    .port_info 38 /OUTPUT 1 "is_branch_and_taken";
    .port_info 39 /OUTPUT 32 "forward_to_B";
P_0000018fc1e0a080 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1e0a0b8 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1e0a0f0 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1e0a128 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1e0a160 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1e0a198 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1e0a1d0 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1e0a208 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1e0a240 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1e0a278 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1e0a2b0 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1e0a2e8 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1e0a320 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1e0a358 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1e0a390 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1e0a3c8 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1e0a400 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1e0a438 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1e0a470 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1e0a4a8 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1e0a4e0 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1e0a518 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1e0a550 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1e0a588 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1e0a5c0 .param/l "xori" 0 5 12, C4<001110000000>;
L_0000018fc1e81e60 .functor OR 1, L_0000018fc1e1c750, L_0000018fc1e1bcb0, C4<0>, C4<0>;
L_0000018fc1e80810 .functor AND 1, L_0000018fc1e81e60, L_0000018fc1e1ba30, C4<1>, C4<1>;
v0000018fc1dfdf40_0 .net "EX_memread", 0 0, v0000018fc1df7360_0;  alias, 1 drivers
v0000018fc1dfd5e0_0 .net "EX_opcode", 11 0, v0000018fc1df7400_0;  alias, 1 drivers
v0000018fc1dfee40_0 .net "ID_is_beq", 0 0, L_0000018fc1e1c750;  alias, 1 drivers
v0000018fc1dfcfa0_0 .net "ID_is_bne", 0 0, L_0000018fc1e1bcb0;  alias, 1 drivers
v0000018fc1dff020_0 .net "ID_is_j", 0 0, L_0000018fc1e1ce30;  alias, 1 drivers
v0000018fc1dfebc0_0 .net "ID_is_jal", 0 0, L_0000018fc1e1b710;  alias, 1 drivers
v0000018fc1dfc960_0 .net "ID_is_jr", 0 0, L_0000018fc1e1b3f0;  alias, 1 drivers
v0000018fc1dfef80_0 .net "ID_opcode", 11 0, v0000018fc1e14460_0;  alias, 1 drivers
v0000018fc1dfe120_0 .net "PFC_to_EX", 31 0, L_0000018fc1e1c4d0;  alias, 1 drivers
v0000018fc1dfdcc0_0 .net "PFC_to_IF", 31 0, L_0000018fc1e1d290;  alias, 1 drivers
v0000018fc1dfd900_0 .net "Wrong_prediction", 0 0, L_0000018fc1ea5f60;  alias, 1 drivers
v0000018fc1dfe4e0_0 .net *"_ivl_11", 9 0, L_0000018fc1e1adb0;  1 drivers
v0000018fc1dfd040_0 .net *"_ivl_12", 9 0, L_0000018fc1e1b490;  1 drivers
v0000018fc1dfd360_0 .net *"_ivl_15", 9 0, L_0000018fc1e1b7b0;  1 drivers
v0000018fc1dfe9e0_0 .net *"_ivl_16", 9 0, L_0000018fc1e1be90;  1 drivers
v0000018fc1dfd860_0 .net *"_ivl_21", 9 0, L_0000018fc1e1cbb0;  1 drivers
v0000018fc1dfe440_0 .net *"_ivl_23", 9 0, L_0000018fc1e1b530;  1 drivers
v0000018fc1dfec60_0 .net *"_ivl_25", 9 0, L_0000018fc1e1aef0;  1 drivers
v0000018fc1dfd0e0_0 .net *"_ivl_26", 9 0, L_0000018fc1e1ae50;  1 drivers
v0000018fc1dfca00_0 .net *"_ivl_28", 9 0, L_0000018fc1e1b210;  1 drivers
v0000018fc1dfcc80_0 .net *"_ivl_3", 0 0, L_0000018fc1e81e60;  1 drivers
L_0000018fc1e303a0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfcdc0_0 .net/2s *"_ivl_33", 21 0, L_0000018fc1e303a0;  1 drivers
L_0000018fc1e303e8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfcd20_0 .net/2s *"_ivl_38", 21 0, L_0000018fc1e303e8;  1 drivers
v0000018fc1dfd680_0 .net *"_ivl_9", 9 0, L_0000018fc1e1c6b0;  1 drivers
v0000018fc1dfd720_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1dfd400_0 .net "ex_haz", 31 0, o0000018fc1d9eef8;  alias, 0 drivers
v0000018fc1dfcaa0_0 .net "exception_flag", 0 0, L_0000018fc1e30088;  alias, 1 drivers
v0000018fc1dfeda0_0 .net "forward_to_B", 31 0, L_0000018fc1e1ca70;  alias, 1 drivers
v0000018fc1dfcb40_0 .net "id_ex_flush", 0 0, v0000018fc1e01e60_0;  alias, 1 drivers
v0000018fc1dfdc20_0 .net "id_ex_rd_ind", 4 0, v0000018fc1df63c0_0;  alias, 1 drivers
v0000018fc1dfe300_0 .net "id_haz", 31 0, v0000018fc1def670_0;  alias, 1 drivers
v0000018fc1dfe620_0 .net "if_id_flush", 0 0, v0000018fc1e01f00_0;  alias, 1 drivers
v0000018fc1dfcf00_0 .net "if_id_write", 0 0, v0000018fc1e01be0_0;  alias, 1 drivers
v0000018fc1dfcbe0_0 .net "imm", 31 0, v0000018fc1dfc5a0_0;  alias, 1 drivers
v0000018fc1dfd9a0_0 .net "inst", 31 0, v0000018fc1dfdd60_0;  alias, 1 drivers
v0000018fc1dfe6c0_0 .net "is_branch_and_taken", 0 0, L_0000018fc1e80810;  alias, 1 drivers
v0000018fc1dfd180_0 .net "is_oper2_immed", 0 0, L_0000018fc1e81840;  alias, 1 drivers
v0000018fc1dfdfe0_0 .net "mem_haz", 31 0, L_0000018fc1ea64a0;  alias, 1 drivers
v0000018fc1dfed00_0 .net "mem_read", 0 0, L_0000018fc1e1d150;  alias, 1 drivers
v0000018fc1dfe760_0 .net "mem_write", 0 0, L_0000018fc1e1bd50;  alias, 1 drivers
v0000018fc1dfe3a0_0 .net "pc", 31 0, v0000018fc1dfe260_0;  alias, 1 drivers
v0000018fc1dfe800_0 .net "pc_src", 2 0, L_0000018fc1ea6120;  alias, 1 drivers
v0000018fc1dfd220_0 .net "pc_write", 0 0, v0000018fc1e01aa0_0;  alias, 1 drivers
v0000018fc1dfd4a0_0 .net "predicted", 0 0, L_0000018fc1e1ba30;  alias, 1 drivers
v0000018fc1dfd2c0_0 .net "reg_write", 0 0, L_0000018fc1e1d0b0;  alias, 1 drivers
v0000018fc1dfeee0_0 .net "reg_write_from_wb", 0 0, v0000018fc1e11760_0;  alias, 1 drivers
v0000018fc1dfd7c0_0 .net "rs1", 31 0, v0000018fc1dfdb80_0;  alias, 1 drivers
v0000018fc1dfe080_0 .net "rs1_ind", 4 0, v0000018fc1e14320_0;  alias, 1 drivers
v0000018fc1dfe8a0_0 .net "rs2", 31 0, v0000018fc1dfe580_0;  alias, 1 drivers
v0000018fc1dfe1c0_0 .net "rs2_ind", 4 0, v0000018fc1e14280_0;  alias, 1 drivers
v0000018fc1dfda40_0 .net "rst", 0 0, v0000018fc1e21890_0;  alias, 1 drivers
v0000018fc1dfea80_0 .net "wr_reg_data", 31 0, L_0000018fc1ea64a0;  alias, 1 drivers
v0000018fc1dfdae0_0 .net "wr_reg_from_wb", 4 0, v0000018fc1e12480_0;  alias, 1 drivers
L_0000018fc1e1ca70 .functor MUXZ 32, v0000018fc1dfe580_0, v0000018fc1dfc5a0_0, L_0000018fc1e81840, C4<>;
L_0000018fc1e1c6b0 .part v0000018fc1dfe260_0, 0, 10;
L_0000018fc1e1adb0 .part v0000018fc1dfc5a0_0, 0, 10;
L_0000018fc1e1b490 .arith/sum 10, L_0000018fc1e1c6b0, L_0000018fc1e1adb0;
L_0000018fc1e1b7b0 .part v0000018fc1dfc5a0_0, 0, 10;
L_0000018fc1e1be90 .functor MUXZ 10, L_0000018fc1e1b7b0, L_0000018fc1e1b490, L_0000018fc1e80810, C4<>;
L_0000018fc1e1cbb0 .part v0000018fc1dfe260_0, 0, 10;
L_0000018fc1e1b530 .part v0000018fc1dfe260_0, 0, 10;
L_0000018fc1e1aef0 .part v0000018fc1dfc5a0_0, 0, 10;
L_0000018fc1e1ae50 .arith/sum 10, L_0000018fc1e1b530, L_0000018fc1e1aef0;
L_0000018fc1e1b210 .functor MUXZ 10, L_0000018fc1e1ae50, L_0000018fc1e1cbb0, L_0000018fc1e80810, C4<>;
L_0000018fc1e1d290 .concat8 [ 10 22 0 0], L_0000018fc1e1be90, L_0000018fc1e303a0;
L_0000018fc1e1c4d0 .concat8 [ 10 22 0 0], L_0000018fc1e1b210, L_0000018fc1e303e8;
S_0000018fc1df8c50 .scope module, "BR" "BranchResolver" 17 41, 18 2 0, S_0000018fc1df82f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 1 "exception_flag";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /INPUT 1 "Wrong_prediction";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /INPUT 1 "clk";
P_0000018fc1e0a600 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1e0a638 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1e0a670 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1e0a6a8 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1e0a6e0 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1e0a718 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1e0a750 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1e0a788 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1e0a7c0 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1e0a7f8 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1e0a830 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1e0a868 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1e0a8a0 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1e0a8d8 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1e0a910 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1e0a948 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1e0a980 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1e0a9b8 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1e0a9f0 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1e0aa28 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1e0aa60 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1e0aa98 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1e0aad0 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1e0ab08 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1e0ab40 .param/l "xori" 0 5 12, C4<001110000000>;
L_0000018fc1e81610 .functor OR 1, L_0000018fc1e1ba30, L_0000018fc1e1cf70, C4<0>, C4<0>;
L_0000018fc1e81680 .functor OR 1, L_0000018fc1e81610, L_0000018fc1e1ccf0, C4<0>, C4<0>;
L_0000018fc1ea6120 .functor BUFT 3, L_0000018fc1e1b5d0, C4<000>, C4<000>, C4<000>;
v0000018fc1e007e0_0 .net "EX_opcode", 11 0, v0000018fc1df7400_0;  alias, 1 drivers
v0000018fc1e009c0_0 .net "ID_opcode", 11 0, v0000018fc1e14460_0;  alias, 1 drivers
v0000018fc1dffac0_0 .net "PC_src", 2 0, L_0000018fc1ea6120;  alias, 1 drivers
v0000018fc1dff5c0_0 .net "Wrong_prediction", 0 0, L_0000018fc1ea5f60;  alias, 1 drivers
L_0000018fc1e30670 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dff660_0 .net/2u *"_ivl_10", 11 0, L_0000018fc1e30670;  1 drivers
v0000018fc1e00a60_0 .net *"_ivl_12", 0 0, L_0000018fc1e1cf70;  1 drivers
v0000018fc1dff700_0 .net *"_ivl_15", 0 0, L_0000018fc1e81610;  1 drivers
L_0000018fc1e306b8 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1e00c40_0 .net/2u *"_ivl_16", 11 0, L_0000018fc1e306b8;  1 drivers
v0000018fc1e001a0_0 .net *"_ivl_18", 0 0, L_0000018fc1e1ccf0;  1 drivers
L_0000018fc1e30598 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000018fc1dffb60_0 .net/2u *"_ivl_2", 2 0, L_0000018fc1e30598;  1 drivers
v0000018fc1e01000_0 .net *"_ivl_21", 0 0, L_0000018fc1e81680;  1 drivers
L_0000018fc1e30700 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000018fc1dffca0_0 .net/2u *"_ivl_22", 2 0, L_0000018fc1e30700;  1 drivers
L_0000018fc1e30748 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000018fc1e011e0_0 .net/2u *"_ivl_24", 2 0, L_0000018fc1e30748;  1 drivers
v0000018fc1e00240_0 .net *"_ivl_26", 2 0, L_0000018fc1e1b170;  1 drivers
v0000018fc1e00e20_0 .net *"_ivl_28", 2 0, L_0000018fc1e1bb70;  1 drivers
v0000018fc1dffde0_0 .net *"_ivl_30", 2 0, L_0000018fc1e1b5d0;  1 drivers
L_0000018fc1e305e0 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1e01280_0 .net/2u *"_ivl_4", 11 0, L_0000018fc1e305e0;  1 drivers
v0000018fc1dffe80_0 .net *"_ivl_6", 0 0, L_0000018fc1e1c2f0;  1 drivers
L_0000018fc1e30628 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfffc0_0 .net/2u *"_ivl_8", 2 0, L_0000018fc1e30628;  1 drivers
v0000018fc1e002e0_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1e00380_0 .net "exception_flag", 0 0, L_0000018fc1e30088;  alias, 1 drivers
v0000018fc1e01960_0 .net "predicted", 0 0, L_0000018fc1e1ba30;  alias, 1 drivers
v0000018fc1e01fa0_0 .net "rst", 0 0, v0000018fc1e21890_0;  alias, 1 drivers
v0000018fc1e01b40_0 .net "state", 1 0, v0000018fc1dff8e0_0;  1 drivers
L_0000018fc1e1c2f0 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e305e0;
L_0000018fc1e1cf70 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30670;
L_0000018fc1e1ccf0 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e306b8;
L_0000018fc1e1b170 .functor MUXZ 3, L_0000018fc1e30748, L_0000018fc1e30700, L_0000018fc1e81680, C4<>;
L_0000018fc1e1bb70 .functor MUXZ 3, L_0000018fc1e1b170, L_0000018fc1e30628, L_0000018fc1e1c2f0, C4<>;
L_0000018fc1e1b5d0 .functor MUXZ 3, L_0000018fc1e1bb70, L_0000018fc1e30598, L_0000018fc1ea5f60, C4<>;
S_0000018fc1df9290 .scope module, "BPU" "BranchPredictor" 18 14, 19 1 0, S_0000018fc1df8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /INPUT 1 "Wrong_prediction";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 2 "state";
    .port_info 6 /INPUT 1 "clk";
P_0000018fc1e0ab80 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1e0abb8 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1e0abf0 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1e0ac28 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1e0ac60 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1e0ac98 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1e0acd0 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1e0ad08 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1e0ad40 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1e0ad78 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1e0adb0 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1e0ade8 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1e0ae20 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1e0ae58 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1e0ae90 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1e0aec8 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1e0af00 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1e0af38 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1e0af70 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1e0afa8 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1e0afe0 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1e0b018 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1e0b050 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1e0b088 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1e0b0c0 .param/l "xori" 0 5 12, C4<001110000000>;
L_0000018fc1e810d0 .functor OR 1, L_0000018fc1e1cc50, L_0000018fc1e1b990, C4<0>, C4<0>;
L_0000018fc1e81530 .functor OR 1, v0000018fc1e21890_0, L_0000018fc1e1bfd0, C4<0>, C4<0>;
L_0000018fc1e815a0 .functor OR 1, L_0000018fc1e1b2b0, L_0000018fc1e1c610, C4<0>, C4<0>;
v0000018fc1e00560_0 .net "EX_opcode", 11 0, v0000018fc1df7400_0;  alias, 1 drivers
v0000018fc1dff520_0 .net "ID_opcode", 11 0, v0000018fc1e14460_0;  alias, 1 drivers
v0000018fc1e01460_0 .net "Wrong_prediction", 0 0, L_0000018fc1ea5f60;  alias, 1 drivers
L_0000018fc1e30430 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dff0c0_0 .net/2u *"_ivl_0", 11 0, L_0000018fc1e30430;  1 drivers
v0000018fc1e01320_0 .net *"_ivl_11", 0 0, L_0000018fc1e1bfd0;  1 drivers
v0000018fc1dff160_0 .net *"_ivl_13", 0 0, L_0000018fc1e81530;  1 drivers
L_0000018fc1e304c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018fc1e00920_0 .net/2u *"_ivl_14", 0 0, L_0000018fc1e304c0;  1 drivers
L_0000018fc1e30508 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfff20_0 .net/2u *"_ivl_16", 1 0, L_0000018fc1e30508;  1 drivers
v0000018fc1e00420_0 .net *"_ivl_18", 0 0, L_0000018fc1e1b2b0;  1 drivers
v0000018fc1e00d80_0 .net *"_ivl_2", 0 0, L_0000018fc1e1cc50;  1 drivers
L_0000018fc1e30550 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000018fc1e00740_0 .net/2u *"_ivl_20", 1 0, L_0000018fc1e30550;  1 drivers
v0000018fc1dff980_0 .net *"_ivl_22", 0 0, L_0000018fc1e1c610;  1 drivers
v0000018fc1e015a0_0 .net *"_ivl_25", 0 0, L_0000018fc1e815a0;  1 drivers
L_0000018fc1e30478 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1e01140_0 .net/2u *"_ivl_4", 11 0, L_0000018fc1e30478;  1 drivers
v0000018fc1e00100_0 .net *"_ivl_6", 0 0, L_0000018fc1e1b990;  1 drivers
v0000018fc1dff2a0_0 .net *"_ivl_9", 0 0, L_0000018fc1e810d0;  1 drivers
v0000018fc1dffa20_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1e01640_0 .net "predicted", 0 0, L_0000018fc1e1ba30;  alias, 1 drivers
v0000018fc1dffd40_0 .net "rst", 0 0, v0000018fc1e21890_0;  alias, 1 drivers
v0000018fc1dff8e0_0 .var "state", 1 0;
E_0000018fc1d2d850 .event posedge, v0000018fc1d7d820_0, v0000018fc1d7d6e0_0;
L_0000018fc1e1cc50 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30430;
L_0000018fc1e1b990 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30478;
L_0000018fc1e1bfd0 .reduce/nor L_0000018fc1e810d0;
L_0000018fc1e1b2b0 .cmp/eq 2, v0000018fc1dff8e0_0, L_0000018fc1e30508;
L_0000018fc1e1c610 .cmp/eq 2, v0000018fc1dff8e0_0, L_0000018fc1e30550;
L_0000018fc1e1ba30 .functor MUXZ 1, L_0000018fc1e815a0, L_0000018fc1e304c0, L_0000018fc1e81530, C4<>;
S_0000018fc1df7b20 .scope module, "SDU" "StallDetectionUnit" 17 47, 20 5 0, S_0000018fc1df82f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "if_id_opcode";
    .port_info 2 /INPUT 1 "EX_memread";
    .port_info 3 /INPUT 5 "if_id_rs1";
    .port_info 4 /INPUT 5 "if_id_rs2";
    .port_info 5 /INPUT 5 "id_ex_rd";
    .port_info 6 /OUTPUT 1 "PC_Write";
    .port_info 7 /OUTPUT 1 "if_id_Write";
    .port_info 8 /OUTPUT 1 "if_id_flush";
    .port_info 9 /OUTPUT 1 "id_ex_flush";
P_0000018fc1e0b100 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1e0b138 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1e0b170 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1e0b1a8 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1e0b1e0 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1e0b218 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1e0b250 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1e0b288 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1e0b2c0 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1e0b2f8 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1e0b330 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1e0b368 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1e0b3a0 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1e0b3d8 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1e0b410 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1e0b448 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1e0b480 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1e0b4b8 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1e0b4f0 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1e0b528 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1e0b560 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1e0b598 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1e0b5d0 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1e0b608 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1e0b640 .param/l "xori" 0 5 12, C4<001110000000>;
v0000018fc1e01d20_0 .net "EX_memread", 0 0, v0000018fc1df7360_0;  alias, 1 drivers
v0000018fc1e01aa0_0 .var "PC_Write", 0 0;
v0000018fc1e01dc0_0 .net "Wrong_prediction", 0 0, L_0000018fc1ea5f60;  alias, 1 drivers
v0000018fc1e01e60_0 .var "id_ex_flush", 0 0;
v0000018fc1e018c0_0 .net "id_ex_rd", 4 0, v0000018fc1df63c0_0;  alias, 1 drivers
v0000018fc1e01be0_0 .var "if_id_Write", 0 0;
v0000018fc1e01f00_0 .var "if_id_flush", 0 0;
v0000018fc1e01c80_0 .net "if_id_opcode", 11 0, v0000018fc1e14460_0;  alias, 1 drivers
v0000018fc1e01a00_0 .net "if_id_rs1", 4 0, v0000018fc1e14320_0;  alias, 1 drivers
v0000018fc1dfb380_0 .net "if_id_rs2", 4 0, v0000018fc1e14280_0;  alias, 1 drivers
E_0000018fc1d2e090/0 .event anyedge, v0000018fc1df5ba0_0, v0000018fc1ddc7b0_0, v0000018fc1ddc850_0, v0000018fc1e00600_0;
E_0000018fc1d2e090/1 .event anyedge, v0000018fc1e00ba0_0, v0000018fc1dffc00_0;
E_0000018fc1d2e090 .event/or E_0000018fc1d2e090/0, E_0000018fc1d2e090/1;
S_0000018fc1df7cb0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000018fc1df82f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000018fc1e0b680 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1e0b6b8 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1e0b6f0 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1e0b728 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1e0b760 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1e0b798 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1e0b7d0 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1e0b808 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1e0b840 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1e0b878 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1e0b8b0 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1e0b8e8 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1e0b920 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1e0b958 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1e0b990 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1e0b9c8 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1e0ba00 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1e0ba38 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1e0ba70 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1e0baa8 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1e0bae0 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1e0bb18 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1e0bb50 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1e0bb88 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1e0bbc0 .param/l "xori" 0 5 12, C4<001110000000>;
L_0000018fc1e808f0 .functor OR 1, L_0000018fc1e1c1b0, L_0000018fc1e1d010, C4<0>, C4<0>;
L_0000018fc1e80b90 .functor OR 1, L_0000018fc1e808f0, L_0000018fc1e1c070, C4<0>, C4<0>;
L_0000018fc1e80880 .functor OR 1, L_0000018fc1e80b90, L_0000018fc1e1c250, C4<0>, C4<0>;
L_0000018fc1e80960 .functor OR 1, L_0000018fc1e80880, L_0000018fc1e1c390, C4<0>, C4<0>;
L_0000018fc1e81140 .functor OR 1, L_0000018fc1e80960, L_0000018fc1e1b670, C4<0>, C4<0>;
L_0000018fc1e80c00 .functor OR 1, L_0000018fc1e81140, L_0000018fc1e1af90, C4<0>, C4<0>;
L_0000018fc1e817d0 .functor OR 1, L_0000018fc1e80c00, L_0000018fc1e1d330, C4<0>, C4<0>;
L_0000018fc1e81840 .functor OR 1, L_0000018fc1e817d0, L_0000018fc1e1cd90, C4<0>, C4<0>;
L_0000018fc1e80c70 .functor OR 1, L_0000018fc1e1c110, L_0000018fc1e1c7f0, C4<0>, C4<0>;
L_0000018fc1e81f40 .functor OR 1, L_0000018fc1e80c70, L_0000018fc1e1b030, C4<0>, C4<0>;
L_0000018fc1e818b0 .functor OR 1, L_0000018fc1e81f40, L_0000018fc1e1bc10, C4<0>, C4<0>;
L_0000018fc1e80d50 .functor OR 1, L_0000018fc1e818b0, L_0000018fc1e1ced0, C4<0>, C4<0>;
L_0000018fc1e30790 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfaca0_0 .net/2u *"_ivl_0", 11 0, L_0000018fc1e30790;  1 drivers
L_0000018fc1e30820 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfaac0_0 .net/2u *"_ivl_10", 11 0, L_0000018fc1e30820;  1 drivers
L_0000018fc1e30ce8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfa520_0 .net/2u *"_ivl_102", 11 0, L_0000018fc1e30ce8;  1 drivers
L_0000018fc1e30d30 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfa840_0 .net/2u *"_ivl_106", 11 0, L_0000018fc1e30d30;  1 drivers
v0000018fc1dfb880_0 .net *"_ivl_12", 0 0, L_0000018fc1e1c070;  1 drivers
v0000018fc1dfab60_0 .net *"_ivl_15", 0 0, L_0000018fc1e80b90;  1 drivers
L_0000018fc1e30868 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfb600_0 .net/2u *"_ivl_16", 11 0, L_0000018fc1e30868;  1 drivers
v0000018fc1dfbec0_0 .net *"_ivl_18", 0 0, L_0000018fc1e1c250;  1 drivers
v0000018fc1dfb240_0 .net *"_ivl_2", 0 0, L_0000018fc1e1c1b0;  1 drivers
v0000018fc1dfc780_0 .net *"_ivl_21", 0 0, L_0000018fc1e80880;  1 drivers
L_0000018fc1e308b0 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfc0a0_0 .net/2u *"_ivl_22", 11 0, L_0000018fc1e308b0;  1 drivers
v0000018fc1dfae80_0 .net *"_ivl_24", 0 0, L_0000018fc1e1c390;  1 drivers
v0000018fc1dfb420_0 .net *"_ivl_27", 0 0, L_0000018fc1e80960;  1 drivers
L_0000018fc1e308f8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfa0c0_0 .net/2u *"_ivl_28", 11 0, L_0000018fc1e308f8;  1 drivers
v0000018fc1dfb4c0_0 .net *"_ivl_30", 0 0, L_0000018fc1e1b670;  1 drivers
v0000018fc1dfa480_0 .net *"_ivl_33", 0 0, L_0000018fc1e81140;  1 drivers
L_0000018fc1e30940 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfad40_0 .net/2u *"_ivl_34", 11 0, L_0000018fc1e30940;  1 drivers
v0000018fc1dfa8e0_0 .net *"_ivl_36", 0 0, L_0000018fc1e1af90;  1 drivers
v0000018fc1dfbba0_0 .net *"_ivl_39", 0 0, L_0000018fc1e80c00;  1 drivers
L_0000018fc1e307d8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfb6a0_0 .net/2u *"_ivl_4", 11 0, L_0000018fc1e307d8;  1 drivers
L_0000018fc1e30988 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfb920_0 .net/2u *"_ivl_40", 11 0, L_0000018fc1e30988;  1 drivers
v0000018fc1dfbce0_0 .net *"_ivl_42", 0 0, L_0000018fc1e1d330;  1 drivers
v0000018fc1dfba60_0 .net *"_ivl_45", 0 0, L_0000018fc1e817d0;  1 drivers
L_0000018fc1e309d0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfbe20_0 .net/2u *"_ivl_46", 11 0, L_0000018fc1e309d0;  1 drivers
v0000018fc1dfa700_0 .net *"_ivl_48", 0 0, L_0000018fc1e1cd90;  1 drivers
L_0000018fc1e30a18 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfac00_0 .net/2u *"_ivl_52", 11 0, L_0000018fc1e30a18;  1 drivers
L_0000018fc1e30a60 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfbf60_0 .net/2u *"_ivl_56", 11 0, L_0000018fc1e30a60;  1 drivers
v0000018fc1dfade0_0 .net *"_ivl_6", 0 0, L_0000018fc1e1d010;  1 drivers
L_0000018fc1e30aa8 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfc1e0_0 .net/2u *"_ivl_60", 11 0, L_0000018fc1e30aa8;  1 drivers
L_0000018fc1e30af0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfb560_0 .net/2u *"_ivl_64", 11 0, L_0000018fc1e30af0;  1 drivers
L_0000018fc1e30b38 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfb740_0 .net/2u *"_ivl_68", 11 0, L_0000018fc1e30b38;  1 drivers
L_0000018fc1e30b80 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfa160_0 .net/2u *"_ivl_72", 11 0, L_0000018fc1e30b80;  1 drivers
v0000018fc1dfb7e0_0 .net *"_ivl_74", 0 0, L_0000018fc1e1c110;  1 drivers
L_0000018fc1e30bc8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfa660_0 .net/2u *"_ivl_76", 11 0, L_0000018fc1e30bc8;  1 drivers
v0000018fc1dfc000_0 .net *"_ivl_78", 0 0, L_0000018fc1e1c7f0;  1 drivers
v0000018fc1dfaa20_0 .net *"_ivl_81", 0 0, L_0000018fc1e80c70;  1 drivers
L_0000018fc1e30c10 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfa200_0 .net/2u *"_ivl_82", 11 0, L_0000018fc1e30c10;  1 drivers
v0000018fc1dfaf20_0 .net *"_ivl_84", 0 0, L_0000018fc1e1b030;  1 drivers
v0000018fc1dfc460_0 .net *"_ivl_87", 0 0, L_0000018fc1e81f40;  1 drivers
L_0000018fc1e30c58 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfb2e0_0 .net/2u *"_ivl_88", 11 0, L_0000018fc1e30c58;  1 drivers
v0000018fc1dfc3c0_0 .net *"_ivl_9", 0 0, L_0000018fc1e808f0;  1 drivers
v0000018fc1dfb1a0_0 .net *"_ivl_90", 0 0, L_0000018fc1e1bc10;  1 drivers
v0000018fc1dfa2a0_0 .net *"_ivl_93", 0 0, L_0000018fc1e818b0;  1 drivers
L_0000018fc1e30ca0 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000018fc1dfa980_0 .net/2u *"_ivl_94", 11 0, L_0000018fc1e30ca0;  1 drivers
v0000018fc1dfb9c0_0 .net *"_ivl_96", 0 0, L_0000018fc1e1ced0;  1 drivers
v0000018fc1dfafc0_0 .net *"_ivl_99", 0 0, L_0000018fc1e80d50;  1 drivers
v0000018fc1dfc320_0 .net "is_beq", 0 0, L_0000018fc1e1c750;  alias, 1 drivers
v0000018fc1dfb060_0 .net "is_bne", 0 0, L_0000018fc1e1bcb0;  alias, 1 drivers
v0000018fc1dfbb00_0 .net "is_j", 0 0, L_0000018fc1e1ce30;  alias, 1 drivers
v0000018fc1dfbc40_0 .net "is_jal", 0 0, L_0000018fc1e1b710;  alias, 1 drivers
v0000018fc1dfbd80_0 .net "is_jr", 0 0, L_0000018fc1e1b3f0;  alias, 1 drivers
v0000018fc1dfa340_0 .net "is_oper2_immed", 0 0, L_0000018fc1e81840;  alias, 1 drivers
v0000018fc1dfc140_0 .net "memread", 0 0, L_0000018fc1e1d150;  alias, 1 drivers
v0000018fc1dfc280_0 .net "memwrite", 0 0, L_0000018fc1e1bd50;  alias, 1 drivers
v0000018fc1dfc500_0 .net "opcode", 11 0, v0000018fc1e14460_0;  alias, 1 drivers
v0000018fc1dfa5c0_0 .net "regwrite", 0 0, L_0000018fc1e1d0b0;  alias, 1 drivers
L_0000018fc1e1c1b0 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30790;
L_0000018fc1e1d010 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e307d8;
L_0000018fc1e1c070 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30820;
L_0000018fc1e1c250 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30868;
L_0000018fc1e1c390 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e308b0;
L_0000018fc1e1b670 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e308f8;
L_0000018fc1e1af90 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30940;
L_0000018fc1e1d330 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30988;
L_0000018fc1e1cd90 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e309d0;
L_0000018fc1e1c750 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30a18;
L_0000018fc1e1bcb0 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30a60;
L_0000018fc1e1b3f0 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30aa8;
L_0000018fc1e1b710 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30af0;
L_0000018fc1e1ce30 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30b38;
L_0000018fc1e1c110 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30b80;
L_0000018fc1e1c7f0 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30bc8;
L_0000018fc1e1b030 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30c10;
L_0000018fc1e1bc10 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30c58;
L_0000018fc1e1ced0 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30ca0;
L_0000018fc1e1d0b0 .reduce/nor L_0000018fc1e80d50;
L_0000018fc1e1d150 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30ce8;
L_0000018fc1e1bd50 .cmp/eq 12, v0000018fc1e14460_0, L_0000018fc1e30d30;
S_0000018fc1df8480 .scope module, "immed_gen" "Immed_Gen_unit" 17 29, 22 2 0, S_0000018fc1df82f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000018fc1e0bc00 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1e0bc38 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1e0bc70 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1e0bca8 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1e0bce0 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1e0bd18 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1e0bd50 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1e0bd88 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1e0bdc0 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1e0bdf8 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1e0be30 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1e0be68 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1e0bea0 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1e0bed8 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1e0bf10 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1e0bf48 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1e0bf80 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1e0bfb8 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1e0bff0 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1e0c028 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1e0c060 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1e0c098 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1e0c0d0 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1e0c108 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1e0c140 .param/l "xori" 0 5 12, C4<001110000000>;
v0000018fc1dfc5a0_0 .var "Immed", 31 0;
v0000018fc1dfc640_0 .net "Inst", 31 0, v0000018fc1dfdd60_0;  alias, 1 drivers
v0000018fc1dfc6e0_0 .net "opcode", 11 0, v0000018fc1e14460_0;  alias, 1 drivers
E_0000018fc1d2e490 .event anyedge, v0000018fc1dffc00_0, v0000018fc1e016e0_0;
S_0000018fc1df8de0 .scope module, "reg_file" "REG_FILE" 17 27, 23 2 0, S_0000018fc1df82f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_0000018fc1d2d710 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
v0000018fc1dfb100_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1dfa7a0_0 .var/i "i", 31 0;
v0000018fc1dfdb80_0 .var "rd_data1", 31 0;
v0000018fc1dfe580_0 .var "rd_data2", 31 0;
v0000018fc1dfdea0_0 .net "rd_reg1", 4 0, v0000018fc1e14320_0;  alias, 1 drivers
v0000018fc1dfc8c0_0 .net "rd_reg2", 4 0, v0000018fc1e14280_0;  alias, 1 drivers
v0000018fc1dfe940 .array "reg_file", 0 31, 31 0;
v0000018fc1dfce60_0 .net "reg_wr", 0 0, v0000018fc1e11760_0;  alias, 1 drivers
v0000018fc1dfeb20_0 .net "rst", 0 0, v0000018fc1e21890_0;  alias, 1 drivers
v0000018fc1dfde00_0 .net "wr_data", 31 0, L_0000018fc1ea64a0;  alias, 1 drivers
v0000018fc1dfd540_0 .net "wr_reg", 4 0, v0000018fc1e12480_0;  alias, 1 drivers
E_0000018fc1d2e690 .event posedge, v0000018fc1d7d820_0;
S_0000018fc1df8610 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 61, 23 61 0, S_0000018fc1df8de0;
 .timescale 0 0;
v0000018fc1dfa3e0_0 .var/i "i", 31 0;
S_0000018fc1df9420 .scope module, "if_id_buffer" "IF_ID_buffer" 3 59, 24 1 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000018fc1e0c180 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1e0c1b8 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1e0c1f0 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1e0c228 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1e0c260 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1e0c298 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1e0c2d0 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1e0c308 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1e0c340 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1e0c378 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1e0c3b0 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1e0c3e8 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1e0c420 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1e0c458 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1e0c490 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1e0c4c8 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1e0c500 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1e0c538 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1e0c570 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1e0c5a8 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1e0c5e0 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1e0c618 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1e0c650 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1e0c688 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1e0c6c0 .param/l "xori" 0 5 12, C4<001110000000>;
v0000018fc1dfdd60_0 .var "ID_INST", 31 0;
v0000018fc1dfe260_0 .var "ID_PC", 31 0;
v0000018fc1e14460_0 .var "ID_opcode", 11 0;
v0000018fc1e141e0_0 .var "ID_rd_ind", 4 0;
v0000018fc1e14320_0 .var "ID_rs1_ind", 4 0;
v0000018fc1e14280_0 .var "ID_rs2_ind", 4 0;
v0000018fc1e145a0_0 .net "IF_FLUSH", 0 0, v0000018fc1e01f00_0;  alias, 1 drivers
v0000018fc1e143c0_0 .net "IF_INST", 31 0, L_0000018fc1e814c0;  alias, 1 drivers
v0000018fc1e14500_0 .net "IF_PC", 31 0, v0000018fc1e0d020_0;  alias, 1 drivers
v0000018fc1e14640_0 .net "clk", 0 0, L_0000018fc1e81060;  1 drivers
v0000018fc1e14140_0 .net "if_id_Write", 0 0, v0000018fc1e01be0_0;  alias, 1 drivers
v0000018fc1e13f60_0 .net "rst", 0 0, v0000018fc1e21890_0;  alias, 1 drivers
E_0000018fc1d2de10 .event posedge, v0000018fc1d7d6e0_0, v0000018fc1e14640_0;
S_0000018fc1df8160 .scope module, "if_stage" "IF_stage" 3 54, 25 1 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /INPUT 3 "pc_src";
    .port_info 3 /INOUT 32 "inst_mem_in";
    .port_info 4 /INPUT 1 "pc_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "inst";
    .port_info 7 /INPUT 1 "rst";
P_0000018fc1d2e4d0 .param/l "handler_addr" 0 25 2, C4<00000000000000000000001111101000>;
v0000018fc1e10e00_0 .net "EX_PFC", 31 0, L_0000018fc1e964b0;  alias, 1 drivers
v0000018fc1e10ea0_0 .net "ID_PFC", 31 0, L_0000018fc1e1d290;  alias, 1 drivers
L_0000018fc1e30358 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018fc1e10fe0_0 .net/2u *"_ivl_8", 31 0, L_0000018fc1e30358;  1 drivers
v0000018fc1e11080_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1e0f1e0_0 .net "inst", 31 0, L_0000018fc1e814c0;  alias, 1 drivers
v0000018fc1e114e0_0 .net "inst_mem_in", 31 0, v0000018fc1e0d020_0;  alias, 1 drivers
v0000018fc1e11580_0 .net "pc_next", 31 0, L_0000018fc1e1cb10;  1 drivers
v0000018fc1e11d00_0 .net "pc_reg_in", 31 0, L_0000018fc1e82020;  1 drivers
v0000018fc1e12840_0 .net "pc_src", 2 0, L_0000018fc1ea6120;  alias, 1 drivers
v0000018fc1e120c0_0 .net "pc_write", 0 0, v0000018fc1e01aa0_0;  alias, 1 drivers
v0000018fc1e13060_0 .net "rst", 0 0, v0000018fc1e21890_0;  alias, 1 drivers
L_0000018fc1e1cb10 .arith/sum 32, v0000018fc1e0d020_0, L_0000018fc1e30358;
S_0000018fc1df87a0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000018fc1df8160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_PC";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "clk";
P_0000018fc1d2e150 .param/l "bit_width" 0 26 3, +C4<00000000000000000000000000100000>;
L_0000018fc1e814c0 .functor BUFZ 32, L_0000018fc1e1bad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018fc1e14000_0 .net "Data_Out", 31 0, L_0000018fc1e814c0;  alias, 1 drivers
v0000018fc1e140a0 .array "InstMem", 0 1023, 31 0;
v0000018fc1e0ece0_0 .net *"_ivl_0", 31 0, L_0000018fc1e1bad0;  1 drivers
v0000018fc1e0cc60_0 .net *"_ivl_3", 9 0, L_0000018fc1e1b8f0;  1 drivers
v0000018fc1e0c8a0_0 .net *"_ivl_4", 11 0, L_0000018fc1e1d470;  1 drivers
L_0000018fc1e30310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018fc1e0ee20_0 .net *"_ivl_7", 1 0, L_0000018fc1e30310;  1 drivers
v0000018fc1e0cd00_0 .net "addr", 31 0, v0000018fc1e0d020_0;  alias, 1 drivers
v0000018fc1e0db60_0 .net "addr_PC", 31 0, L_0000018fc1e82020;  alias, 1 drivers
v0000018fc1e0d7a0_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1e0cf80_0 .var/i "i", 31 0;
L_0000018fc1e1bad0 .array/port v0000018fc1e140a0, L_0000018fc1e1d470;
L_0000018fc1e1b8f0 .part v0000018fc1e0d020_0, 0, 10;
L_0000018fc1e1d470 .concat [ 10 2 0 0], L_0000018fc1e1b8f0, L_0000018fc1e30310;
S_0000018fc1df9740 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000018fc1df8160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000018fc1d2dd50 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000018fc1e0cb20_0 .net "DataIn", 31 0, L_0000018fc1e82020;  alias, 1 drivers
v0000018fc1e0d020_0 .var "DataOut", 31 0;
v0000018fc1e0d840_0 .net "PC_Write", 0 0, v0000018fc1e01aa0_0;  alias, 1 drivers
v0000018fc1e0d980_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1e0cda0_0 .net "rst", 0 0, v0000018fc1e21890_0;  alias, 1 drivers
S_0000018fc1df98d0 .scope module, "pc_src_mux" "MUX_8x1" 25 16, 28 11 0, S_0000018fc1df8160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000018fc1d2db10 .param/l "bit_with" 0 28 12, +C4<00000000000000000000000000100000>;
L_0000018fc1c008d0 .functor NOT 1, L_0000018fc1e202b0, C4<0>, C4<0>, C4<0>;
L_0000018fc1e82410 .functor NOT 1, L_0000018fc1e20ad0, C4<0>, C4<0>, C4<0>;
L_0000018fc1e823a0 .functor NOT 1, L_0000018fc1e20210, C4<0>, C4<0>, C4<0>;
L_0000018fc1e82170 .functor NOT 1, L_0000018fc1e20d50, C4<0>, C4<0>, C4<0>;
L_0000018fc1e822c0 .functor NOT 1, L_0000018fc1e203f0, C4<0>, C4<0>, C4<0>;
L_0000018fc1e82100 .functor NOT 1, L_0000018fc1e21e30, C4<0>, C4<0>, C4<0>;
L_0000018fc1e81d10 .functor NOT 1, L_0000018fc1e21610, C4<0>, C4<0>, C4<0>;
L_0000018fc1e80ce0 .functor NOT 1, L_0000018fc1e220b0, C4<0>, C4<0>, C4<0>;
L_0000018fc1e82090 .functor NOT 1, L_0000018fc1e225b0, C4<0>, C4<0>, C4<0>;
L_0000018fc1e80570 .functor NOT 1, L_0000018fc1e22510, C4<0>, C4<0>, C4<0>;
L_0000018fc1e807a0 .functor NOT 1, L_0000018fc1e22830, C4<0>, C4<0>, C4<0>;
L_0000018fc1e816f0 .functor NOT 1, L_0000018fc1e1c930, C4<0>, C4<0>, C4<0>;
L_0000018fc1e81760 .functor AND 32, L_0000018fc1cee080, L_0000018fc1e1cb10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e301f0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
L_0000018fc1e81450 .functor AND 32, L_0000018fc1e821e0, L_0000018fc1e301f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e80f10 .functor OR 32, L_0000018fc1e81760, L_0000018fc1e81450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1e81ed0 .functor AND 32, L_0000018fc1e80500, L_0000018fc1e1d290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e80f80 .functor OR 32, L_0000018fc1e80f10, L_0000018fc1e81ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1e81370 .functor AND 32, L_0000018fc1e80ea0, v0000018fc1e0d020_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e806c0 .functor OR 32, L_0000018fc1e80f80, L_0000018fc1e81370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1e80730 .functor AND 32, L_0000018fc1e81d80, L_0000018fc1e964b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e81290 .functor OR 32, L_0000018fc1e806c0, L_0000018fc1e80730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1e30238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000018fc1e80a40 .functor AND 32, L_0000018fc1e81920, L_0000018fc1e30238, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e81df0 .functor OR 32, L_0000018fc1e81290, L_0000018fc1e80a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1e30280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000018fc1e80ff0 .functor AND 32, L_0000018fc1e80650, L_0000018fc1e30280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e80b20 .functor OR 32, L_0000018fc1e81df0, L_0000018fc1e80ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018fc1e302c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000018fc1e813e0 .functor AND 32, L_0000018fc1e81220, L_0000018fc1e302c8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e82020 .functor OR 32, L_0000018fc1e80b20, L_0000018fc1e813e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018fc1e0eb00_0 .net *"_ivl_1", 0 0, L_0000018fc1e202b0;  1 drivers
v0000018fc1e0e100_0 .net *"_ivl_103", 0 0, L_0000018fc1e1c930;  1 drivers
v0000018fc1e0e1a0_0 .net *"_ivl_104", 0 0, L_0000018fc1e816f0;  1 drivers
v0000018fc1e0e4c0_0 .net *"_ivl_109", 0 0, L_0000018fc1e1ad10;  1 drivers
v0000018fc1e0e240_0 .net *"_ivl_113", 0 0, L_0000018fc1e1c9d0;  1 drivers
v0000018fc1e0e6a0_0 .net *"_ivl_117", 0 0, L_0000018fc1e1d3d0;  1 drivers
v0000018fc1e0e740_0 .net *"_ivl_120", 31 0, L_0000018fc1e81760;  1 drivers
v0000018fc1e0e7e0_0 .net *"_ivl_122", 31 0, L_0000018fc1e81450;  1 drivers
v0000018fc1e0eba0_0 .net *"_ivl_124", 31 0, L_0000018fc1e80f10;  1 drivers
v0000018fc1e0ec40_0 .net *"_ivl_126", 31 0, L_0000018fc1e81ed0;  1 drivers
v0000018fc1e0c760_0 .net *"_ivl_128", 31 0, L_0000018fc1e80f80;  1 drivers
v0000018fc1e10720_0 .net *"_ivl_13", 0 0, L_0000018fc1e20210;  1 drivers
v0000018fc1e10b80_0 .net *"_ivl_130", 31 0, L_0000018fc1e81370;  1 drivers
v0000018fc1e0faa0_0 .net *"_ivl_132", 31 0, L_0000018fc1e806c0;  1 drivers
v0000018fc1e0ef60_0 .net *"_ivl_134", 31 0, L_0000018fc1e80730;  1 drivers
v0000018fc1e107c0_0 .net *"_ivl_136", 31 0, L_0000018fc1e81290;  1 drivers
v0000018fc1e0f280_0 .net *"_ivl_138", 31 0, L_0000018fc1e80a40;  1 drivers
v0000018fc1e102c0_0 .net *"_ivl_14", 0 0, L_0000018fc1e823a0;  1 drivers
v0000018fc1e10540_0 .net *"_ivl_140", 31 0, L_0000018fc1e81df0;  1 drivers
v0000018fc1e0f640_0 .net *"_ivl_142", 31 0, L_0000018fc1e80ff0;  1 drivers
v0000018fc1e0fb40_0 .net *"_ivl_144", 31 0, L_0000018fc1e80b20;  1 drivers
v0000018fc1e11620_0 .net *"_ivl_146", 31 0, L_0000018fc1e813e0;  1 drivers
v0000018fc1e0f000_0 .net *"_ivl_19", 0 0, L_0000018fc1e20d50;  1 drivers
v0000018fc1e0f320_0 .net *"_ivl_2", 0 0, L_0000018fc1c008d0;  1 drivers
v0000018fc1e11260_0 .net *"_ivl_20", 0 0, L_0000018fc1e82170;  1 drivers
v0000018fc1e10ae0_0 .net *"_ivl_25", 0 0, L_0000018fc1e203f0;  1 drivers
v0000018fc1e10360_0 .net *"_ivl_26", 0 0, L_0000018fc1e822c0;  1 drivers
v0000018fc1e0fd20_0 .net *"_ivl_31", 0 0, L_0000018fc1e223d0;  1 drivers
v0000018fc1e0fbe0_0 .net *"_ivl_35", 0 0, L_0000018fc1e21e30;  1 drivers
v0000018fc1e0f0a0_0 .net *"_ivl_36", 0 0, L_0000018fc1e82100;  1 drivers
v0000018fc1e116c0_0 .net *"_ivl_41", 0 0, L_0000018fc1e21570;  1 drivers
v0000018fc1e10c20_0 .net *"_ivl_45", 0 0, L_0000018fc1e21610;  1 drivers
v0000018fc1e0fc80_0 .net *"_ivl_46", 0 0, L_0000018fc1e81d10;  1 drivers
v0000018fc1e0ff00_0 .net *"_ivl_51", 0 0, L_0000018fc1e220b0;  1 drivers
v0000018fc1e0f3c0_0 .net *"_ivl_52", 0 0, L_0000018fc1e80ce0;  1 drivers
v0000018fc1e0fdc0_0 .net *"_ivl_57", 0 0, L_0000018fc1e20990;  1 drivers
v0000018fc1e0f6e0_0 .net *"_ivl_61", 0 0, L_0000018fc1e20a30;  1 drivers
v0000018fc1e10860_0 .net *"_ivl_65", 0 0, L_0000018fc1e22330;  1 drivers
v0000018fc1e0fa00_0 .net *"_ivl_69", 0 0, L_0000018fc1e225b0;  1 drivers
v0000018fc1e100e0_0 .net *"_ivl_7", 0 0, L_0000018fc1e20ad0;  1 drivers
v0000018fc1e109a0_0 .net *"_ivl_70", 0 0, L_0000018fc1e82090;  1 drivers
v0000018fc1e113a0_0 .net *"_ivl_75", 0 0, L_0000018fc1e22510;  1 drivers
v0000018fc1e0f820_0 .net *"_ivl_76", 0 0, L_0000018fc1e80570;  1 drivers
v0000018fc1e0f960_0 .net *"_ivl_8", 0 0, L_0000018fc1e82410;  1 drivers
v0000018fc1e0f500_0 .net *"_ivl_81", 0 0, L_0000018fc1e22650;  1 drivers
v0000018fc1e0f460_0 .net *"_ivl_85", 0 0, L_0000018fc1e22830;  1 drivers
v0000018fc1e0f5a0_0 .net *"_ivl_86", 0 0, L_0000018fc1e807a0;  1 drivers
v0000018fc1e11440_0 .net *"_ivl_91", 0 0, L_0000018fc1e228d0;  1 drivers
v0000018fc1e0f780_0 .net *"_ivl_95", 0 0, L_0000018fc1e22bf0;  1 drivers
v0000018fc1e11120_0 .net *"_ivl_99", 0 0, L_0000018fc1e1d1f0;  1 drivers
v0000018fc1e0f140_0 .net "ina", 31 0, L_0000018fc1e1cb10;  alias, 1 drivers
v0000018fc1e0fe60_0 .net "inb", 31 0, L_0000018fc1e301f0;  1 drivers
v0000018fc1e10900_0 .net "inc", 31 0, L_0000018fc1e1d290;  alias, 1 drivers
v0000018fc1e0ffa0_0 .net "ind", 31 0, v0000018fc1e0d020_0;  alias, 1 drivers
v0000018fc1e0f8c0_0 .net "ine", 31 0, L_0000018fc1e964b0;  alias, 1 drivers
v0000018fc1e10cc0_0 .net "inf", 31 0, L_0000018fc1e30238;  1 drivers
v0000018fc1e10040_0 .net "ing", 31 0, L_0000018fc1e30280;  1 drivers
v0000018fc1e10a40_0 .net "inh", 31 0, L_0000018fc1e302c8;  1 drivers
v0000018fc1e10220_0 .net "out", 31 0, L_0000018fc1e82020;  alias, 1 drivers
v0000018fc1e111c0_0 .net "s0", 31 0, L_0000018fc1cee080;  1 drivers
v0000018fc1e10180_0 .net "s1", 31 0, L_0000018fc1e821e0;  1 drivers
v0000018fc1e10680_0 .net "s2", 31 0, L_0000018fc1e80500;  1 drivers
v0000018fc1e10400_0 .net "s3", 31 0, L_0000018fc1e80ea0;  1 drivers
v0000018fc1e104a0_0 .net "s4", 31 0, L_0000018fc1e81d80;  1 drivers
v0000018fc1e10d60_0 .net "s5", 31 0, L_0000018fc1e81920;  1 drivers
v0000018fc1e10f40_0 .net "s6", 31 0, L_0000018fc1e80650;  1 drivers
v0000018fc1e11300_0 .net "s7", 31 0, L_0000018fc1e81220;  1 drivers
v0000018fc1e105e0_0 .net "sel", 2 0, L_0000018fc1ea6120;  alias, 1 drivers
L_0000018fc1e202b0 .part L_0000018fc1ea6120, 2, 1;
LS_0000018fc1e20490_0_0 .concat [ 1 1 1 1], L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0;
LS_0000018fc1e20490_0_4 .concat [ 1 1 1 1], L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0;
LS_0000018fc1e20490_0_8 .concat [ 1 1 1 1], L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0;
LS_0000018fc1e20490_0_12 .concat [ 1 1 1 1], L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0;
LS_0000018fc1e20490_0_16 .concat [ 1 1 1 1], L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0;
LS_0000018fc1e20490_0_20 .concat [ 1 1 1 1], L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0;
LS_0000018fc1e20490_0_24 .concat [ 1 1 1 1], L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0;
LS_0000018fc1e20490_0_28 .concat [ 1 1 1 1], L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0, L_0000018fc1c008d0;
LS_0000018fc1e20490_1_0 .concat [ 4 4 4 4], LS_0000018fc1e20490_0_0, LS_0000018fc1e20490_0_4, LS_0000018fc1e20490_0_8, LS_0000018fc1e20490_0_12;
LS_0000018fc1e20490_1_4 .concat [ 4 4 4 4], LS_0000018fc1e20490_0_16, LS_0000018fc1e20490_0_20, LS_0000018fc1e20490_0_24, LS_0000018fc1e20490_0_28;
L_0000018fc1e20490 .concat [ 16 16 0 0], LS_0000018fc1e20490_1_0, LS_0000018fc1e20490_1_4;
L_0000018fc1e20ad0 .part L_0000018fc1ea6120, 1, 1;
LS_0000018fc1e20170_0_0 .concat [ 1 1 1 1], L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410;
LS_0000018fc1e20170_0_4 .concat [ 1 1 1 1], L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410;
LS_0000018fc1e20170_0_8 .concat [ 1 1 1 1], L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410;
LS_0000018fc1e20170_0_12 .concat [ 1 1 1 1], L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410;
LS_0000018fc1e20170_0_16 .concat [ 1 1 1 1], L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410;
LS_0000018fc1e20170_0_20 .concat [ 1 1 1 1], L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410;
LS_0000018fc1e20170_0_24 .concat [ 1 1 1 1], L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410;
LS_0000018fc1e20170_0_28 .concat [ 1 1 1 1], L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410, L_0000018fc1e82410;
LS_0000018fc1e20170_1_0 .concat [ 4 4 4 4], LS_0000018fc1e20170_0_0, LS_0000018fc1e20170_0_4, LS_0000018fc1e20170_0_8, LS_0000018fc1e20170_0_12;
LS_0000018fc1e20170_1_4 .concat [ 4 4 4 4], LS_0000018fc1e20170_0_16, LS_0000018fc1e20170_0_20, LS_0000018fc1e20170_0_24, LS_0000018fc1e20170_0_28;
L_0000018fc1e20170 .concat [ 16 16 0 0], LS_0000018fc1e20170_1_0, LS_0000018fc1e20170_1_4;
L_0000018fc1e20210 .part L_0000018fc1ea6120, 0, 1;
LS_0000018fc1e20350_0_0 .concat [ 1 1 1 1], L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0;
LS_0000018fc1e20350_0_4 .concat [ 1 1 1 1], L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0;
LS_0000018fc1e20350_0_8 .concat [ 1 1 1 1], L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0;
LS_0000018fc1e20350_0_12 .concat [ 1 1 1 1], L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0;
LS_0000018fc1e20350_0_16 .concat [ 1 1 1 1], L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0;
LS_0000018fc1e20350_0_20 .concat [ 1 1 1 1], L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0;
LS_0000018fc1e20350_0_24 .concat [ 1 1 1 1], L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0;
LS_0000018fc1e20350_0_28 .concat [ 1 1 1 1], L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0, L_0000018fc1e823a0;
LS_0000018fc1e20350_1_0 .concat [ 4 4 4 4], LS_0000018fc1e20350_0_0, LS_0000018fc1e20350_0_4, LS_0000018fc1e20350_0_8, LS_0000018fc1e20350_0_12;
LS_0000018fc1e20350_1_4 .concat [ 4 4 4 4], LS_0000018fc1e20350_0_16, LS_0000018fc1e20350_0_20, LS_0000018fc1e20350_0_24, LS_0000018fc1e20350_0_28;
L_0000018fc1e20350 .concat [ 16 16 0 0], LS_0000018fc1e20350_1_0, LS_0000018fc1e20350_1_4;
L_0000018fc1e20d50 .part L_0000018fc1ea6120, 2, 1;
LS_0000018fc1e21430_0_0 .concat [ 1 1 1 1], L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170;
LS_0000018fc1e21430_0_4 .concat [ 1 1 1 1], L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170;
LS_0000018fc1e21430_0_8 .concat [ 1 1 1 1], L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170;
LS_0000018fc1e21430_0_12 .concat [ 1 1 1 1], L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170;
LS_0000018fc1e21430_0_16 .concat [ 1 1 1 1], L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170;
LS_0000018fc1e21430_0_20 .concat [ 1 1 1 1], L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170;
LS_0000018fc1e21430_0_24 .concat [ 1 1 1 1], L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170;
LS_0000018fc1e21430_0_28 .concat [ 1 1 1 1], L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170, L_0000018fc1e82170;
LS_0000018fc1e21430_1_0 .concat [ 4 4 4 4], LS_0000018fc1e21430_0_0, LS_0000018fc1e21430_0_4, LS_0000018fc1e21430_0_8, LS_0000018fc1e21430_0_12;
LS_0000018fc1e21430_1_4 .concat [ 4 4 4 4], LS_0000018fc1e21430_0_16, LS_0000018fc1e21430_0_20, LS_0000018fc1e21430_0_24, LS_0000018fc1e21430_0_28;
L_0000018fc1e21430 .concat [ 16 16 0 0], LS_0000018fc1e21430_1_0, LS_0000018fc1e21430_1_4;
L_0000018fc1e203f0 .part L_0000018fc1ea6120, 1, 1;
LS_0000018fc1e20c10_0_0 .concat [ 1 1 1 1], L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0;
LS_0000018fc1e20c10_0_4 .concat [ 1 1 1 1], L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0;
LS_0000018fc1e20c10_0_8 .concat [ 1 1 1 1], L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0;
LS_0000018fc1e20c10_0_12 .concat [ 1 1 1 1], L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0;
LS_0000018fc1e20c10_0_16 .concat [ 1 1 1 1], L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0;
LS_0000018fc1e20c10_0_20 .concat [ 1 1 1 1], L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0;
LS_0000018fc1e20c10_0_24 .concat [ 1 1 1 1], L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0;
LS_0000018fc1e20c10_0_28 .concat [ 1 1 1 1], L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0, L_0000018fc1e822c0;
LS_0000018fc1e20c10_1_0 .concat [ 4 4 4 4], LS_0000018fc1e20c10_0_0, LS_0000018fc1e20c10_0_4, LS_0000018fc1e20c10_0_8, LS_0000018fc1e20c10_0_12;
LS_0000018fc1e20c10_1_4 .concat [ 4 4 4 4], LS_0000018fc1e20c10_0_16, LS_0000018fc1e20c10_0_20, LS_0000018fc1e20c10_0_24, LS_0000018fc1e20c10_0_28;
L_0000018fc1e20c10 .concat [ 16 16 0 0], LS_0000018fc1e20c10_1_0, LS_0000018fc1e20c10_1_4;
L_0000018fc1e223d0 .part L_0000018fc1ea6120, 0, 1;
LS_0000018fc1e20530_0_0 .concat [ 1 1 1 1], L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0;
LS_0000018fc1e20530_0_4 .concat [ 1 1 1 1], L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0;
LS_0000018fc1e20530_0_8 .concat [ 1 1 1 1], L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0;
LS_0000018fc1e20530_0_12 .concat [ 1 1 1 1], L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0;
LS_0000018fc1e20530_0_16 .concat [ 1 1 1 1], L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0;
LS_0000018fc1e20530_0_20 .concat [ 1 1 1 1], L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0;
LS_0000018fc1e20530_0_24 .concat [ 1 1 1 1], L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0;
LS_0000018fc1e20530_0_28 .concat [ 1 1 1 1], L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0, L_0000018fc1e223d0;
LS_0000018fc1e20530_1_0 .concat [ 4 4 4 4], LS_0000018fc1e20530_0_0, LS_0000018fc1e20530_0_4, LS_0000018fc1e20530_0_8, LS_0000018fc1e20530_0_12;
LS_0000018fc1e20530_1_4 .concat [ 4 4 4 4], LS_0000018fc1e20530_0_16, LS_0000018fc1e20530_0_20, LS_0000018fc1e20530_0_24, LS_0000018fc1e20530_0_28;
L_0000018fc1e20530 .concat [ 16 16 0 0], LS_0000018fc1e20530_1_0, LS_0000018fc1e20530_1_4;
L_0000018fc1e21e30 .part L_0000018fc1ea6120, 2, 1;
LS_0000018fc1e21f70_0_0 .concat [ 1 1 1 1], L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100;
LS_0000018fc1e21f70_0_4 .concat [ 1 1 1 1], L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100;
LS_0000018fc1e21f70_0_8 .concat [ 1 1 1 1], L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100;
LS_0000018fc1e21f70_0_12 .concat [ 1 1 1 1], L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100;
LS_0000018fc1e21f70_0_16 .concat [ 1 1 1 1], L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100;
LS_0000018fc1e21f70_0_20 .concat [ 1 1 1 1], L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100;
LS_0000018fc1e21f70_0_24 .concat [ 1 1 1 1], L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100;
LS_0000018fc1e21f70_0_28 .concat [ 1 1 1 1], L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100, L_0000018fc1e82100;
LS_0000018fc1e21f70_1_0 .concat [ 4 4 4 4], LS_0000018fc1e21f70_0_0, LS_0000018fc1e21f70_0_4, LS_0000018fc1e21f70_0_8, LS_0000018fc1e21f70_0_12;
LS_0000018fc1e21f70_1_4 .concat [ 4 4 4 4], LS_0000018fc1e21f70_0_16, LS_0000018fc1e21f70_0_20, LS_0000018fc1e21f70_0_24, LS_0000018fc1e21f70_0_28;
L_0000018fc1e21f70 .concat [ 16 16 0 0], LS_0000018fc1e21f70_1_0, LS_0000018fc1e21f70_1_4;
L_0000018fc1e21570 .part L_0000018fc1ea6120, 1, 1;
LS_0000018fc1e22010_0_0 .concat [ 1 1 1 1], L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570;
LS_0000018fc1e22010_0_4 .concat [ 1 1 1 1], L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570;
LS_0000018fc1e22010_0_8 .concat [ 1 1 1 1], L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570;
LS_0000018fc1e22010_0_12 .concat [ 1 1 1 1], L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570;
LS_0000018fc1e22010_0_16 .concat [ 1 1 1 1], L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570;
LS_0000018fc1e22010_0_20 .concat [ 1 1 1 1], L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570;
LS_0000018fc1e22010_0_24 .concat [ 1 1 1 1], L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570;
LS_0000018fc1e22010_0_28 .concat [ 1 1 1 1], L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570, L_0000018fc1e21570;
LS_0000018fc1e22010_1_0 .concat [ 4 4 4 4], LS_0000018fc1e22010_0_0, LS_0000018fc1e22010_0_4, LS_0000018fc1e22010_0_8, LS_0000018fc1e22010_0_12;
LS_0000018fc1e22010_1_4 .concat [ 4 4 4 4], LS_0000018fc1e22010_0_16, LS_0000018fc1e22010_0_20, LS_0000018fc1e22010_0_24, LS_0000018fc1e22010_0_28;
L_0000018fc1e22010 .concat [ 16 16 0 0], LS_0000018fc1e22010_1_0, LS_0000018fc1e22010_1_4;
L_0000018fc1e21610 .part L_0000018fc1ea6120, 0, 1;
LS_0000018fc1e20df0_0_0 .concat [ 1 1 1 1], L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10;
LS_0000018fc1e20df0_0_4 .concat [ 1 1 1 1], L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10;
LS_0000018fc1e20df0_0_8 .concat [ 1 1 1 1], L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10;
LS_0000018fc1e20df0_0_12 .concat [ 1 1 1 1], L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10;
LS_0000018fc1e20df0_0_16 .concat [ 1 1 1 1], L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10;
LS_0000018fc1e20df0_0_20 .concat [ 1 1 1 1], L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10;
LS_0000018fc1e20df0_0_24 .concat [ 1 1 1 1], L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10;
LS_0000018fc1e20df0_0_28 .concat [ 1 1 1 1], L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10, L_0000018fc1e81d10;
LS_0000018fc1e20df0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e20df0_0_0, LS_0000018fc1e20df0_0_4, LS_0000018fc1e20df0_0_8, LS_0000018fc1e20df0_0_12;
LS_0000018fc1e20df0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e20df0_0_16, LS_0000018fc1e20df0_0_20, LS_0000018fc1e20df0_0_24, LS_0000018fc1e20df0_0_28;
L_0000018fc1e20df0 .concat [ 16 16 0 0], LS_0000018fc1e20df0_1_0, LS_0000018fc1e20df0_1_4;
L_0000018fc1e220b0 .part L_0000018fc1ea6120, 2, 1;
LS_0000018fc1e20850_0_0 .concat [ 1 1 1 1], L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0;
LS_0000018fc1e20850_0_4 .concat [ 1 1 1 1], L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0;
LS_0000018fc1e20850_0_8 .concat [ 1 1 1 1], L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0;
LS_0000018fc1e20850_0_12 .concat [ 1 1 1 1], L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0;
LS_0000018fc1e20850_0_16 .concat [ 1 1 1 1], L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0;
LS_0000018fc1e20850_0_20 .concat [ 1 1 1 1], L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0;
LS_0000018fc1e20850_0_24 .concat [ 1 1 1 1], L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0;
LS_0000018fc1e20850_0_28 .concat [ 1 1 1 1], L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0, L_0000018fc1e80ce0;
LS_0000018fc1e20850_1_0 .concat [ 4 4 4 4], LS_0000018fc1e20850_0_0, LS_0000018fc1e20850_0_4, LS_0000018fc1e20850_0_8, LS_0000018fc1e20850_0_12;
LS_0000018fc1e20850_1_4 .concat [ 4 4 4 4], LS_0000018fc1e20850_0_16, LS_0000018fc1e20850_0_20, LS_0000018fc1e20850_0_24, LS_0000018fc1e20850_0_28;
L_0000018fc1e20850 .concat [ 16 16 0 0], LS_0000018fc1e20850_1_0, LS_0000018fc1e20850_1_4;
L_0000018fc1e20990 .part L_0000018fc1ea6120, 1, 1;
LS_0000018fc1e216b0_0_0 .concat [ 1 1 1 1], L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990;
LS_0000018fc1e216b0_0_4 .concat [ 1 1 1 1], L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990;
LS_0000018fc1e216b0_0_8 .concat [ 1 1 1 1], L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990;
LS_0000018fc1e216b0_0_12 .concat [ 1 1 1 1], L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990;
LS_0000018fc1e216b0_0_16 .concat [ 1 1 1 1], L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990;
LS_0000018fc1e216b0_0_20 .concat [ 1 1 1 1], L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990;
LS_0000018fc1e216b0_0_24 .concat [ 1 1 1 1], L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990;
LS_0000018fc1e216b0_0_28 .concat [ 1 1 1 1], L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990, L_0000018fc1e20990;
LS_0000018fc1e216b0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e216b0_0_0, LS_0000018fc1e216b0_0_4, LS_0000018fc1e216b0_0_8, LS_0000018fc1e216b0_0_12;
LS_0000018fc1e216b0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e216b0_0_16, LS_0000018fc1e216b0_0_20, LS_0000018fc1e216b0_0_24, LS_0000018fc1e216b0_0_28;
L_0000018fc1e216b0 .concat [ 16 16 0 0], LS_0000018fc1e216b0_1_0, LS_0000018fc1e216b0_1_4;
L_0000018fc1e20a30 .part L_0000018fc1ea6120, 0, 1;
LS_0000018fc1e22290_0_0 .concat [ 1 1 1 1], L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30;
LS_0000018fc1e22290_0_4 .concat [ 1 1 1 1], L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30;
LS_0000018fc1e22290_0_8 .concat [ 1 1 1 1], L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30;
LS_0000018fc1e22290_0_12 .concat [ 1 1 1 1], L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30;
LS_0000018fc1e22290_0_16 .concat [ 1 1 1 1], L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30;
LS_0000018fc1e22290_0_20 .concat [ 1 1 1 1], L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30;
LS_0000018fc1e22290_0_24 .concat [ 1 1 1 1], L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30;
LS_0000018fc1e22290_0_28 .concat [ 1 1 1 1], L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30, L_0000018fc1e20a30;
LS_0000018fc1e22290_1_0 .concat [ 4 4 4 4], LS_0000018fc1e22290_0_0, LS_0000018fc1e22290_0_4, LS_0000018fc1e22290_0_8, LS_0000018fc1e22290_0_12;
LS_0000018fc1e22290_1_4 .concat [ 4 4 4 4], LS_0000018fc1e22290_0_16, LS_0000018fc1e22290_0_20, LS_0000018fc1e22290_0_24, LS_0000018fc1e22290_0_28;
L_0000018fc1e22290 .concat [ 16 16 0 0], LS_0000018fc1e22290_1_0, LS_0000018fc1e22290_1_4;
L_0000018fc1e22330 .part L_0000018fc1ea6120, 2, 1;
LS_0000018fc1e22970_0_0 .concat [ 1 1 1 1], L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330;
LS_0000018fc1e22970_0_4 .concat [ 1 1 1 1], L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330;
LS_0000018fc1e22970_0_8 .concat [ 1 1 1 1], L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330;
LS_0000018fc1e22970_0_12 .concat [ 1 1 1 1], L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330;
LS_0000018fc1e22970_0_16 .concat [ 1 1 1 1], L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330;
LS_0000018fc1e22970_0_20 .concat [ 1 1 1 1], L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330;
LS_0000018fc1e22970_0_24 .concat [ 1 1 1 1], L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330;
LS_0000018fc1e22970_0_28 .concat [ 1 1 1 1], L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330, L_0000018fc1e22330;
LS_0000018fc1e22970_1_0 .concat [ 4 4 4 4], LS_0000018fc1e22970_0_0, LS_0000018fc1e22970_0_4, LS_0000018fc1e22970_0_8, LS_0000018fc1e22970_0_12;
LS_0000018fc1e22970_1_4 .concat [ 4 4 4 4], LS_0000018fc1e22970_0_16, LS_0000018fc1e22970_0_20, LS_0000018fc1e22970_0_24, LS_0000018fc1e22970_0_28;
L_0000018fc1e22970 .concat [ 16 16 0 0], LS_0000018fc1e22970_1_0, LS_0000018fc1e22970_1_4;
L_0000018fc1e225b0 .part L_0000018fc1ea6120, 1, 1;
LS_0000018fc1e226f0_0_0 .concat [ 1 1 1 1], L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090;
LS_0000018fc1e226f0_0_4 .concat [ 1 1 1 1], L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090;
LS_0000018fc1e226f0_0_8 .concat [ 1 1 1 1], L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090;
LS_0000018fc1e226f0_0_12 .concat [ 1 1 1 1], L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090;
LS_0000018fc1e226f0_0_16 .concat [ 1 1 1 1], L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090;
LS_0000018fc1e226f0_0_20 .concat [ 1 1 1 1], L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090;
LS_0000018fc1e226f0_0_24 .concat [ 1 1 1 1], L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090;
LS_0000018fc1e226f0_0_28 .concat [ 1 1 1 1], L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090, L_0000018fc1e82090;
LS_0000018fc1e226f0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e226f0_0_0, LS_0000018fc1e226f0_0_4, LS_0000018fc1e226f0_0_8, LS_0000018fc1e226f0_0_12;
LS_0000018fc1e226f0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e226f0_0_16, LS_0000018fc1e226f0_0_20, LS_0000018fc1e226f0_0_24, LS_0000018fc1e226f0_0_28;
L_0000018fc1e226f0 .concat [ 16 16 0 0], LS_0000018fc1e226f0_1_0, LS_0000018fc1e226f0_1_4;
L_0000018fc1e22510 .part L_0000018fc1ea6120, 0, 1;
LS_0000018fc1e22ab0_0_0 .concat [ 1 1 1 1], L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570;
LS_0000018fc1e22ab0_0_4 .concat [ 1 1 1 1], L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570;
LS_0000018fc1e22ab0_0_8 .concat [ 1 1 1 1], L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570;
LS_0000018fc1e22ab0_0_12 .concat [ 1 1 1 1], L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570;
LS_0000018fc1e22ab0_0_16 .concat [ 1 1 1 1], L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570;
LS_0000018fc1e22ab0_0_20 .concat [ 1 1 1 1], L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570;
LS_0000018fc1e22ab0_0_24 .concat [ 1 1 1 1], L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570;
LS_0000018fc1e22ab0_0_28 .concat [ 1 1 1 1], L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570, L_0000018fc1e80570;
LS_0000018fc1e22ab0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e22ab0_0_0, LS_0000018fc1e22ab0_0_4, LS_0000018fc1e22ab0_0_8, LS_0000018fc1e22ab0_0_12;
LS_0000018fc1e22ab0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e22ab0_0_16, LS_0000018fc1e22ab0_0_20, LS_0000018fc1e22ab0_0_24, LS_0000018fc1e22ab0_0_28;
L_0000018fc1e22ab0 .concat [ 16 16 0 0], LS_0000018fc1e22ab0_1_0, LS_0000018fc1e22ab0_1_4;
L_0000018fc1e22650 .part L_0000018fc1ea6120, 2, 1;
LS_0000018fc1e22790_0_0 .concat [ 1 1 1 1], L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650;
LS_0000018fc1e22790_0_4 .concat [ 1 1 1 1], L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650;
LS_0000018fc1e22790_0_8 .concat [ 1 1 1 1], L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650;
LS_0000018fc1e22790_0_12 .concat [ 1 1 1 1], L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650;
LS_0000018fc1e22790_0_16 .concat [ 1 1 1 1], L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650;
LS_0000018fc1e22790_0_20 .concat [ 1 1 1 1], L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650;
LS_0000018fc1e22790_0_24 .concat [ 1 1 1 1], L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650;
LS_0000018fc1e22790_0_28 .concat [ 1 1 1 1], L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650, L_0000018fc1e22650;
LS_0000018fc1e22790_1_0 .concat [ 4 4 4 4], LS_0000018fc1e22790_0_0, LS_0000018fc1e22790_0_4, LS_0000018fc1e22790_0_8, LS_0000018fc1e22790_0_12;
LS_0000018fc1e22790_1_4 .concat [ 4 4 4 4], LS_0000018fc1e22790_0_16, LS_0000018fc1e22790_0_20, LS_0000018fc1e22790_0_24, LS_0000018fc1e22790_0_28;
L_0000018fc1e22790 .concat [ 16 16 0 0], LS_0000018fc1e22790_1_0, LS_0000018fc1e22790_1_4;
L_0000018fc1e22830 .part L_0000018fc1ea6120, 1, 1;
LS_0000018fc1e22a10_0_0 .concat [ 1 1 1 1], L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0;
LS_0000018fc1e22a10_0_4 .concat [ 1 1 1 1], L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0;
LS_0000018fc1e22a10_0_8 .concat [ 1 1 1 1], L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0;
LS_0000018fc1e22a10_0_12 .concat [ 1 1 1 1], L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0;
LS_0000018fc1e22a10_0_16 .concat [ 1 1 1 1], L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0;
LS_0000018fc1e22a10_0_20 .concat [ 1 1 1 1], L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0;
LS_0000018fc1e22a10_0_24 .concat [ 1 1 1 1], L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0;
LS_0000018fc1e22a10_0_28 .concat [ 1 1 1 1], L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0, L_0000018fc1e807a0;
LS_0000018fc1e22a10_1_0 .concat [ 4 4 4 4], LS_0000018fc1e22a10_0_0, LS_0000018fc1e22a10_0_4, LS_0000018fc1e22a10_0_8, LS_0000018fc1e22a10_0_12;
LS_0000018fc1e22a10_1_4 .concat [ 4 4 4 4], LS_0000018fc1e22a10_0_16, LS_0000018fc1e22a10_0_20, LS_0000018fc1e22a10_0_24, LS_0000018fc1e22a10_0_28;
L_0000018fc1e22a10 .concat [ 16 16 0 0], LS_0000018fc1e22a10_1_0, LS_0000018fc1e22a10_1_4;
L_0000018fc1e228d0 .part L_0000018fc1ea6120, 0, 1;
LS_0000018fc1e22b50_0_0 .concat [ 1 1 1 1], L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0;
LS_0000018fc1e22b50_0_4 .concat [ 1 1 1 1], L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0;
LS_0000018fc1e22b50_0_8 .concat [ 1 1 1 1], L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0;
LS_0000018fc1e22b50_0_12 .concat [ 1 1 1 1], L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0;
LS_0000018fc1e22b50_0_16 .concat [ 1 1 1 1], L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0;
LS_0000018fc1e22b50_0_20 .concat [ 1 1 1 1], L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0;
LS_0000018fc1e22b50_0_24 .concat [ 1 1 1 1], L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0;
LS_0000018fc1e22b50_0_28 .concat [ 1 1 1 1], L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0, L_0000018fc1e228d0;
LS_0000018fc1e22b50_1_0 .concat [ 4 4 4 4], LS_0000018fc1e22b50_0_0, LS_0000018fc1e22b50_0_4, LS_0000018fc1e22b50_0_8, LS_0000018fc1e22b50_0_12;
LS_0000018fc1e22b50_1_4 .concat [ 4 4 4 4], LS_0000018fc1e22b50_0_16, LS_0000018fc1e22b50_0_20, LS_0000018fc1e22b50_0_24, LS_0000018fc1e22b50_0_28;
L_0000018fc1e22b50 .concat [ 16 16 0 0], LS_0000018fc1e22b50_1_0, LS_0000018fc1e22b50_1_4;
L_0000018fc1e22bf0 .part L_0000018fc1ea6120, 2, 1;
LS_0000018fc1e1b0d0_0_0 .concat [ 1 1 1 1], L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0;
LS_0000018fc1e1b0d0_0_4 .concat [ 1 1 1 1], L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0;
LS_0000018fc1e1b0d0_0_8 .concat [ 1 1 1 1], L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0;
LS_0000018fc1e1b0d0_0_12 .concat [ 1 1 1 1], L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0;
LS_0000018fc1e1b0d0_0_16 .concat [ 1 1 1 1], L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0;
LS_0000018fc1e1b0d0_0_20 .concat [ 1 1 1 1], L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0;
LS_0000018fc1e1b0d0_0_24 .concat [ 1 1 1 1], L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0;
LS_0000018fc1e1b0d0_0_28 .concat [ 1 1 1 1], L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0, L_0000018fc1e22bf0;
LS_0000018fc1e1b0d0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e1b0d0_0_0, LS_0000018fc1e1b0d0_0_4, LS_0000018fc1e1b0d0_0_8, LS_0000018fc1e1b0d0_0_12;
LS_0000018fc1e1b0d0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e1b0d0_0_16, LS_0000018fc1e1b0d0_0_20, LS_0000018fc1e1b0d0_0_24, LS_0000018fc1e1b0d0_0_28;
L_0000018fc1e1b0d0 .concat [ 16 16 0 0], LS_0000018fc1e1b0d0_1_0, LS_0000018fc1e1b0d0_1_4;
L_0000018fc1e1d1f0 .part L_0000018fc1ea6120, 1, 1;
LS_0000018fc1e1bf30_0_0 .concat [ 1 1 1 1], L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0;
LS_0000018fc1e1bf30_0_4 .concat [ 1 1 1 1], L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0;
LS_0000018fc1e1bf30_0_8 .concat [ 1 1 1 1], L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0;
LS_0000018fc1e1bf30_0_12 .concat [ 1 1 1 1], L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0;
LS_0000018fc1e1bf30_0_16 .concat [ 1 1 1 1], L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0;
LS_0000018fc1e1bf30_0_20 .concat [ 1 1 1 1], L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0;
LS_0000018fc1e1bf30_0_24 .concat [ 1 1 1 1], L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0;
LS_0000018fc1e1bf30_0_28 .concat [ 1 1 1 1], L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0, L_0000018fc1e1d1f0;
LS_0000018fc1e1bf30_1_0 .concat [ 4 4 4 4], LS_0000018fc1e1bf30_0_0, LS_0000018fc1e1bf30_0_4, LS_0000018fc1e1bf30_0_8, LS_0000018fc1e1bf30_0_12;
LS_0000018fc1e1bf30_1_4 .concat [ 4 4 4 4], LS_0000018fc1e1bf30_0_16, LS_0000018fc1e1bf30_0_20, LS_0000018fc1e1bf30_0_24, LS_0000018fc1e1bf30_0_28;
L_0000018fc1e1bf30 .concat [ 16 16 0 0], LS_0000018fc1e1bf30_1_0, LS_0000018fc1e1bf30_1_4;
L_0000018fc1e1c930 .part L_0000018fc1ea6120, 0, 1;
LS_0000018fc1e1b350_0_0 .concat [ 1 1 1 1], L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0;
LS_0000018fc1e1b350_0_4 .concat [ 1 1 1 1], L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0;
LS_0000018fc1e1b350_0_8 .concat [ 1 1 1 1], L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0;
LS_0000018fc1e1b350_0_12 .concat [ 1 1 1 1], L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0;
LS_0000018fc1e1b350_0_16 .concat [ 1 1 1 1], L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0;
LS_0000018fc1e1b350_0_20 .concat [ 1 1 1 1], L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0;
LS_0000018fc1e1b350_0_24 .concat [ 1 1 1 1], L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0;
LS_0000018fc1e1b350_0_28 .concat [ 1 1 1 1], L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0, L_0000018fc1e816f0;
LS_0000018fc1e1b350_1_0 .concat [ 4 4 4 4], LS_0000018fc1e1b350_0_0, LS_0000018fc1e1b350_0_4, LS_0000018fc1e1b350_0_8, LS_0000018fc1e1b350_0_12;
LS_0000018fc1e1b350_1_4 .concat [ 4 4 4 4], LS_0000018fc1e1b350_0_16, LS_0000018fc1e1b350_0_20, LS_0000018fc1e1b350_0_24, LS_0000018fc1e1b350_0_28;
L_0000018fc1e1b350 .concat [ 16 16 0 0], LS_0000018fc1e1b350_1_0, LS_0000018fc1e1b350_1_4;
L_0000018fc1e1ad10 .part L_0000018fc1ea6120, 2, 1;
LS_0000018fc1e1c430_0_0 .concat [ 1 1 1 1], L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10;
LS_0000018fc1e1c430_0_4 .concat [ 1 1 1 1], L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10;
LS_0000018fc1e1c430_0_8 .concat [ 1 1 1 1], L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10;
LS_0000018fc1e1c430_0_12 .concat [ 1 1 1 1], L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10;
LS_0000018fc1e1c430_0_16 .concat [ 1 1 1 1], L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10;
LS_0000018fc1e1c430_0_20 .concat [ 1 1 1 1], L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10;
LS_0000018fc1e1c430_0_24 .concat [ 1 1 1 1], L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10;
LS_0000018fc1e1c430_0_28 .concat [ 1 1 1 1], L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10, L_0000018fc1e1ad10;
LS_0000018fc1e1c430_1_0 .concat [ 4 4 4 4], LS_0000018fc1e1c430_0_0, LS_0000018fc1e1c430_0_4, LS_0000018fc1e1c430_0_8, LS_0000018fc1e1c430_0_12;
LS_0000018fc1e1c430_1_4 .concat [ 4 4 4 4], LS_0000018fc1e1c430_0_16, LS_0000018fc1e1c430_0_20, LS_0000018fc1e1c430_0_24, LS_0000018fc1e1c430_0_28;
L_0000018fc1e1c430 .concat [ 16 16 0 0], LS_0000018fc1e1c430_1_0, LS_0000018fc1e1c430_1_4;
L_0000018fc1e1c9d0 .part L_0000018fc1ea6120, 1, 1;
LS_0000018fc1e1c570_0_0 .concat [ 1 1 1 1], L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0;
LS_0000018fc1e1c570_0_4 .concat [ 1 1 1 1], L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0;
LS_0000018fc1e1c570_0_8 .concat [ 1 1 1 1], L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0;
LS_0000018fc1e1c570_0_12 .concat [ 1 1 1 1], L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0;
LS_0000018fc1e1c570_0_16 .concat [ 1 1 1 1], L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0;
LS_0000018fc1e1c570_0_20 .concat [ 1 1 1 1], L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0;
LS_0000018fc1e1c570_0_24 .concat [ 1 1 1 1], L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0;
LS_0000018fc1e1c570_0_28 .concat [ 1 1 1 1], L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0, L_0000018fc1e1c9d0;
LS_0000018fc1e1c570_1_0 .concat [ 4 4 4 4], LS_0000018fc1e1c570_0_0, LS_0000018fc1e1c570_0_4, LS_0000018fc1e1c570_0_8, LS_0000018fc1e1c570_0_12;
LS_0000018fc1e1c570_1_4 .concat [ 4 4 4 4], LS_0000018fc1e1c570_0_16, LS_0000018fc1e1c570_0_20, LS_0000018fc1e1c570_0_24, LS_0000018fc1e1c570_0_28;
L_0000018fc1e1c570 .concat [ 16 16 0 0], LS_0000018fc1e1c570_1_0, LS_0000018fc1e1c570_1_4;
L_0000018fc1e1d3d0 .part L_0000018fc1ea6120, 0, 1;
LS_0000018fc1e1b850_0_0 .concat [ 1 1 1 1], L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0;
LS_0000018fc1e1b850_0_4 .concat [ 1 1 1 1], L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0;
LS_0000018fc1e1b850_0_8 .concat [ 1 1 1 1], L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0;
LS_0000018fc1e1b850_0_12 .concat [ 1 1 1 1], L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0;
LS_0000018fc1e1b850_0_16 .concat [ 1 1 1 1], L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0;
LS_0000018fc1e1b850_0_20 .concat [ 1 1 1 1], L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0;
LS_0000018fc1e1b850_0_24 .concat [ 1 1 1 1], L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0;
LS_0000018fc1e1b850_0_28 .concat [ 1 1 1 1], L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0, L_0000018fc1e1d3d0;
LS_0000018fc1e1b850_1_0 .concat [ 4 4 4 4], LS_0000018fc1e1b850_0_0, LS_0000018fc1e1b850_0_4, LS_0000018fc1e1b850_0_8, LS_0000018fc1e1b850_0_12;
LS_0000018fc1e1b850_1_4 .concat [ 4 4 4 4], LS_0000018fc1e1b850_0_16, LS_0000018fc1e1b850_0_20, LS_0000018fc1e1b850_0_24, LS_0000018fc1e1b850_0_28;
L_0000018fc1e1b850 .concat [ 16 16 0 0], LS_0000018fc1e1b850_1_0, LS_0000018fc1e1b850_1_4;
S_0000018fc1df8930 .scope module, "sel0" "BITWISEand3" 28 23, 28 2 0, S_0000018fc1df98d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
L_0000018fc1cedd00 .functor AND 32, L_0000018fc1e20490, L_0000018fc1e20170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1cee080 .functor AND 32, L_0000018fc1cedd00, L_0000018fc1e20350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1e0ea60_0 .net *"_ivl_0", 31 0, L_0000018fc1cedd00;  1 drivers
v0000018fc1e0e560_0 .net "in1", 31 0, L_0000018fc1e20490;  1 drivers
v0000018fc1e0ca80_0 .net "in2", 31 0, L_0000018fc1e20170;  1 drivers
v0000018fc1e0d2a0_0 .net "in3", 31 0, L_0000018fc1e20350;  1 drivers
v0000018fc1e0c800_0 .net "out", 31 0, L_0000018fc1cee080;  alias, 1 drivers
S_0000018fc1df8f70 .scope module, "sel1" "BITWISEand3" 28 24, 28 2 0, S_0000018fc1df98d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
L_0000018fc1e82330 .functor AND 32, L_0000018fc1e21430, L_0000018fc1e20c10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e821e0 .functor AND 32, L_0000018fc1e82330, L_0000018fc1e20530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1e0e380_0 .net *"_ivl_0", 31 0, L_0000018fc1e82330;  1 drivers
v0000018fc1e0e600_0 .net "in1", 31 0, L_0000018fc1e21430;  1 drivers
v0000018fc1e0cee0_0 .net "in2", 31 0, L_0000018fc1e20c10;  1 drivers
v0000018fc1e0d700_0 .net "in3", 31 0, L_0000018fc1e20530;  1 drivers
v0000018fc1e0e2e0_0 .net "out", 31 0, L_0000018fc1e821e0;  alias, 1 drivers
S_0000018fc1df7e40 .scope module, "sel2" "BITWISEand3" 28 25, 28 2 0, S_0000018fc1df98d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
L_0000018fc1e82250 .functor AND 32, L_0000018fc1e21f70, L_0000018fc1e22010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e80500 .functor AND 32, L_0000018fc1e82250, L_0000018fc1e20df0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1e0da20_0 .net *"_ivl_0", 31 0, L_0000018fc1e82250;  1 drivers
v0000018fc1e0cbc0_0 .net "in1", 31 0, L_0000018fc1e21f70;  1 drivers
v0000018fc1e0ce40_0 .net "in2", 31 0, L_0000018fc1e22010;  1 drivers
v0000018fc1e0d0c0_0 .net "in3", 31 0, L_0000018fc1e20df0;  1 drivers
v0000018fc1e0d160_0 .net "out", 31 0, L_0000018fc1e80500;  alias, 1 drivers
S_0000018fc1df7fd0 .scope module, "sel3" "BITWISEand3" 28 26, 28 2 0, S_0000018fc1df98d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
L_0000018fc1e80ab0 .functor AND 32, L_0000018fc1e20850, L_0000018fc1e216b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e80ea0 .functor AND 32, L_0000018fc1e80ab0, L_0000018fc1e22290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1e0d200_0 .net *"_ivl_0", 31 0, L_0000018fc1e80ab0;  1 drivers
v0000018fc1e0d520_0 .net "in1", 31 0, L_0000018fc1e20850;  1 drivers
v0000018fc1e0e420_0 .net "in2", 31 0, L_0000018fc1e216b0;  1 drivers
v0000018fc1e0dd40_0 .net "in3", 31 0, L_0000018fc1e22290;  1 drivers
v0000018fc1e0d5c0_0 .net "out", 31 0, L_0000018fc1e80ea0;  alias, 1 drivers
S_0000018fc1df9100 .scope module, "sel4" "BITWISEand3" 28 27, 28 2 0, S_0000018fc1df98d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
L_0000018fc1e81300 .functor AND 32, L_0000018fc1e22970, L_0000018fc1e226f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e81d80 .functor AND 32, L_0000018fc1e81300, L_0000018fc1e22ab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1e0ed80_0 .net *"_ivl_0", 31 0, L_0000018fc1e81300;  1 drivers
v0000018fc1e0e880_0 .net "in1", 31 0, L_0000018fc1e22970;  1 drivers
v0000018fc1e0d340_0 .net "in2", 31 0, L_0000018fc1e226f0;  1 drivers
v0000018fc1e0c940_0 .net "in3", 31 0, L_0000018fc1e22ab0;  1 drivers
v0000018fc1e0d8e0_0 .net "out", 31 0, L_0000018fc1e81d80;  alias, 1 drivers
S_0000018fc1e15ed0 .scope module, "sel5" "BITWISEand3" 28 28, 28 2 0, S_0000018fc1df98d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
L_0000018fc1e805e0 .functor AND 32, L_0000018fc1e22790, L_0000018fc1e22a10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e81920 .functor AND 32, L_0000018fc1e805e0, L_0000018fc1e22b50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1e0d3e0_0 .net *"_ivl_0", 31 0, L_0000018fc1e805e0;  1 drivers
v0000018fc1e0d480_0 .net "in1", 31 0, L_0000018fc1e22790;  1 drivers
v0000018fc1e0d660_0 .net "in2", 31 0, L_0000018fc1e22a10;  1 drivers
v0000018fc1e0e920_0 .net "in3", 31 0, L_0000018fc1e22b50;  1 drivers
v0000018fc1e0eec0_0 .net "out", 31 0, L_0000018fc1e81920;  alias, 1 drivers
S_0000018fc1e15250 .scope module, "sel6" "BITWISEand3" 28 29, 28 2 0, S_0000018fc1df98d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
L_0000018fc1e81990 .functor AND 32, L_0000018fc1e1b0d0, L_0000018fc1e1bf30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e80650 .functor AND 32, L_0000018fc1e81990, L_0000018fc1e1b350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1e0dac0_0 .net *"_ivl_0", 31 0, L_0000018fc1e81990;  1 drivers
v0000018fc1e0dc00_0 .net "in1", 31 0, L_0000018fc1e1b0d0;  1 drivers
v0000018fc1e0e9c0_0 .net "in2", 31 0, L_0000018fc1e1bf30;  1 drivers
v0000018fc1e0dca0_0 .net "in3", 31 0, L_0000018fc1e1b350;  1 drivers
v0000018fc1e0dde0_0 .net "out", 31 0, L_0000018fc1e80650;  alias, 1 drivers
S_0000018fc1e14760 .scope module, "sel7" "BITWISEand3" 28 30, 28 2 0, S_0000018fc1df98d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
L_0000018fc1e809d0 .functor AND 32, L_0000018fc1e1c430, L_0000018fc1e1c570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1e81220 .functor AND 32, L_0000018fc1e809d0, L_0000018fc1e1b850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018fc1e0dfc0_0 .net *"_ivl_0", 31 0, L_0000018fc1e809d0;  1 drivers
v0000018fc1e0de80_0 .net "in1", 31 0, L_0000018fc1e1c430;  1 drivers
v0000018fc1e0df20_0 .net "in2", 31 0, L_0000018fc1e1c570;  1 drivers
v0000018fc1e0e060_0 .net "in3", 31 0, L_0000018fc1e1b850;  1 drivers
v0000018fc1e0c9e0_0 .net "out", 31 0, L_0000018fc1e81220;  alias, 1 drivers
S_0000018fc1e153e0 .scope module, "mem_stage" "MEM_stage" 3 96, 29 3 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /INPUT 1 "clk";
v0000018fc1e118a0_0 .net "addr", 31 0, v0000018fc1ddbf90_0;  alias, 1 drivers
v0000018fc1e119e0_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1e13a60_0 .net "mem_out", 31 0, v0000018fc1e12b60_0;  alias, 1 drivers
v0000018fc1e13b00_0 .net "mem_read", 0 0, v0000018fc1ddb270_0;  alias, 1 drivers
v0000018fc1e13e20_0 .net "mem_write", 0 0, v0000018fc1dddd90_0;  alias, 1 drivers
v0000018fc1e11b20_0 .net "reg_write", 0 0, v0000018fc1ddd4d0_0;  alias, 1 drivers
v0000018fc1e11c60_0 .net "wdata", 31 0, v0000018fc1dde3d0_0;  alias, 1 drivers
S_0000018fc1e16060 .scope module, "data_mem" "DM" 29 11, 30 1 0, S_0000018fc1e153e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_0000018fc1d2e0d0 .param/l "bit_width" 0 30 3, +C4<00000000000000000000000000100000>;
v0000018fc1e139c0 .array "DataMem", 1023 0, 31 0;
v0000018fc1e12fc0_0 .net "Data_In", 31 0, v0000018fc1dde3d0_0;  alias, 1 drivers
v0000018fc1e12b60_0 .var "Data_Out", 31 0;
v0000018fc1e12a20_0 .net "WR", 0 0, v0000018fc1dddd90_0;  alias, 1 drivers
v0000018fc1e11f80_0 .net "addr", 31 0, v0000018fc1ddbf90_0;  alias, 1 drivers
v0000018fc1e13560_0 .net "clk", 0 0, L_0000018fc1d67c40;  alias, 1 drivers
v0000018fc1e12020_0 .var/i "i", 31 0;
S_0000018fc1e161f0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 102, 31 2 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 32 "MEM_PC";
    .port_info 8 /INPUT 32 "MEM_INST";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /INPUT 1 "MEM_memread";
    .port_info 11 /INPUT 1 "MEM_memwrite";
    .port_info 12 /INPUT 1 "MEM_regwrite";
    .port_info 13 /INPUT 1 "MEM_FLUSH";
    .port_info 14 /INPUT 1 "clk";
    .port_info 15 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 16 /OUTPUT 32 "WB_rs2";
    .port_info 17 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 18 /OUTPUT 5 "WB_rs1_ind";
    .port_info 19 /OUTPUT 5 "WB_rs2_ind";
    .port_info 20 /OUTPUT 1 "WB_rd_indzero";
    .port_info 21 /OUTPUT 5 "WB_rd_ind";
    .port_info 22 /OUTPUT 32 "WB_PC";
    .port_info 23 /OUTPUT 32 "WB_INST";
    .port_info 24 /OUTPUT 12 "WB_opcode";
    .port_info 25 /OUTPUT 1 "WB_memread";
    .port_info 26 /OUTPUT 1 "WB_memwrite";
    .port_info 27 /OUTPUT 1 "WB_regwrite";
    .port_info 28 /OUTPUT 1 "hlt";
    .port_info 29 /INPUT 1 "rst";
P_0000018fc1e1a730 .param/l "add" 0 5 6, C4<000000100000>;
P_0000018fc1e1a768 .param/l "addi" 0 5 11, C4<001000000000>;
P_0000018fc1e1a7a0 .param/l "addu" 0 5 6, C4<000000100001>;
P_0000018fc1e1a7d8 .param/l "and_" 0 5 6, C4<000000100100>;
P_0000018fc1e1a810 .param/l "andi" 0 5 11, C4<001100000000>;
P_0000018fc1e1a848 .param/l "beq" 0 5 16, C4<000100000000>;
P_0000018fc1e1a880 .param/l "bne" 0 5 16, C4<000101000000>;
P_0000018fc1e1a8b8 .param/l "hlt_inst" 0 5 22, C4<111111000000>;
P_0000018fc1e1a8f0 .param/l "j" 0 5 19, C4<000010000000>;
P_0000018fc1e1a928 .param/l "jal" 0 5 19, C4<000011000000>;
P_0000018fc1e1a960 .param/l "jr" 0 5 8, C4<000000001000>;
P_0000018fc1e1a998 .param/l "lw" 0 5 13, C4<100011000000>;
P_0000018fc1e1a9d0 .param/l "nor_" 0 5 7, C4<000000100111>;
P_0000018fc1e1aa08 .param/l "or_" 0 5 6, C4<000000100101>;
P_0000018fc1e1aa40 .param/l "ori" 0 5 12, C4<001101000000>;
P_0000018fc1e1aa78 .param/l "sgt" 0 5 8, C4<000000101011>;
P_0000018fc1e1aab0 .param/l "sll" 0 5 7, C4<000000000000>;
P_0000018fc1e1aae8 .param/l "slt" 0 5 8, C4<000000101010>;
P_0000018fc1e1ab20 .param/l "slti" 0 5 14, C4<001010000000>;
P_0000018fc1e1ab58 .param/l "srl" 0 5 7, C4<000000000010>;
P_0000018fc1e1ab90 .param/l "sub" 0 5 6, C4<000000100010>;
P_0000018fc1e1abc8 .param/l "subu" 0 5 6, C4<000000100011>;
P_0000018fc1e1ac00 .param/l "sw" 0 5 13, C4<101011000000>;
P_0000018fc1e1ac38 .param/l "xor_" 0 5 7, C4<000000100110>;
P_0000018fc1e1ac70 .param/l "xori" 0 5 12, C4<001110000000>;
v0000018fc1e128e0_0 .net "MEM_ALU_OUT", 31 0, v0000018fc1ddbf90_0;  alias, 1 drivers
v0000018fc1e13ba0_0 .net "MEM_Data_mem_out", 31 0, v0000018fc1e12b60_0;  alias, 1 drivers
v0000018fc1e122a0_0 .net "MEM_FLUSH", 0 0, L_0000018fc1e301a8;  alias, 1 drivers
v0000018fc1e12f20_0 .net "MEM_INST", 31 0, v0000018fc1ddc990_0;  alias, 1 drivers
v0000018fc1e11940_0 .net "MEM_PC", 31 0, v0000018fc1ddca30_0;  alias, 1 drivers
v0000018fc1e12160_0 .net "MEM_memread", 0 0, v0000018fc1ddb270_0;  alias, 1 drivers
v0000018fc1e12d40_0 .net "MEM_memwrite", 0 0, v0000018fc1dddd90_0;  alias, 1 drivers
v0000018fc1e12200_0 .net "MEM_opcode", 11 0, v0000018fc1ddda70_0;  alias, 1 drivers
v0000018fc1e127a0_0 .net "MEM_rd_ind", 4 0, v0000018fc1ddd430_0;  alias, 1 drivers
v0000018fc1e12de0_0 .net "MEM_rd_indzero", 0 0, v0000018fc1dde150_0;  alias, 1 drivers
v0000018fc1e136a0_0 .net "MEM_regwrite", 0 0, v0000018fc1ddd4d0_0;  alias, 1 drivers
v0000018fc1e12ac0_0 .net "MEM_rs1_ind", 4 0, v0000018fc1ddea10_0;  alias, 1 drivers
v0000018fc1e13100_0 .net "MEM_rs2", 31 0, v0000018fc1dde3d0_0;  alias, 1 drivers
v0000018fc1e137e0_0 .net "MEM_rs2_ind", 4 0, v0000018fc1ddd610_0;  alias, 1 drivers
v0000018fc1e13c40_0 .var "WB_ALU_OUT", 31 0;
v0000018fc1e11bc0_0 .var "WB_Data_mem_out", 31 0;
v0000018fc1e12980_0 .var "WB_INST", 31 0;
v0000018fc1e131a0_0 .var "WB_PC", 31 0;
v0000018fc1e12340_0 .var "WB_memread", 0 0;
v0000018fc1e11a80_0 .var "WB_memwrite", 0 0;
v0000018fc1e12e80_0 .var "WB_opcode", 11 0;
v0000018fc1e12480_0 .var "WB_rd_ind", 4 0;
v0000018fc1e12660_0 .var "WB_rd_indzero", 0 0;
v0000018fc1e11760_0 .var "WB_regwrite", 0 0;
v0000018fc1e13600_0 .var "WB_rs1_ind", 4 0;
v0000018fc1e13240_0 .var "WB_rs2", 31 0;
v0000018fc1e11da0_0 .var "WB_rs2_ind", 4 0;
v0000018fc1e13ce0_0 .net "clk", 0 0, L_0000018fc1ea5fd0;  1 drivers
v0000018fc1e132e0_0 .var "hlt", 0 0;
v0000018fc1e11e40_0 .net "rst", 0 0, v0000018fc1e21890_0;  alias, 1 drivers
E_0000018fc1d2d8d0 .event posedge, v0000018fc1e13ce0_0;
S_0000018fc1e16380 .scope module, "wb_stage" "WB_stage" 3 107, 32 3 0, S_0000018fc1b8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
L_0000018fc1ea7150 .functor AND 32, v0000018fc1e11bc0_0, L_0000018fc1e95650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea5b70 .functor NOT 1, v0000018fc1e12340_0, C4<0>, C4<0>, C4<0>;
L_0000018fc1ea6040 .functor AND 32, v0000018fc1e13c40_0, L_0000018fc1e93fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018fc1ea64a0 .functor OR 32, L_0000018fc1ea7150, L_0000018fc1ea6040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018fc1e13380_0 .net *"_ivl_0", 31 0, L_0000018fc1e95650;  1 drivers
v0000018fc1e13420_0 .net *"_ivl_2", 31 0, L_0000018fc1ea7150;  1 drivers
v0000018fc1e13ec0_0 .net *"_ivl_4", 0 0, L_0000018fc1ea5b70;  1 drivers
v0000018fc1e123e0_0 .net *"_ivl_6", 31 0, L_0000018fc1e93fd0;  1 drivers
v0000018fc1e12c00_0 .net *"_ivl_8", 31 0, L_0000018fc1ea6040;  1 drivers
v0000018fc1e11800_0 .net "alu_out", 31 0, v0000018fc1e13c40_0;  alias, 1 drivers
v0000018fc1e11ee0_0 .net "mem_out", 31 0, v0000018fc1e11bc0_0;  alias, 1 drivers
v0000018fc1e13d80_0 .net "mem_read", 0 0, v0000018fc1e12340_0;  alias, 1 drivers
v0000018fc1e12520_0 .net "wdata_to_reg_file", 31 0, L_0000018fc1ea64a0;  alias, 1 drivers
LS_0000018fc1e95650_0_0 .concat [ 1 1 1 1], v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0;
LS_0000018fc1e95650_0_4 .concat [ 1 1 1 1], v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0;
LS_0000018fc1e95650_0_8 .concat [ 1 1 1 1], v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0;
LS_0000018fc1e95650_0_12 .concat [ 1 1 1 1], v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0;
LS_0000018fc1e95650_0_16 .concat [ 1 1 1 1], v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0;
LS_0000018fc1e95650_0_20 .concat [ 1 1 1 1], v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0;
LS_0000018fc1e95650_0_24 .concat [ 1 1 1 1], v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0;
LS_0000018fc1e95650_0_28 .concat [ 1 1 1 1], v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0, v0000018fc1e12340_0;
LS_0000018fc1e95650_1_0 .concat [ 4 4 4 4], LS_0000018fc1e95650_0_0, LS_0000018fc1e95650_0_4, LS_0000018fc1e95650_0_8, LS_0000018fc1e95650_0_12;
LS_0000018fc1e95650_1_4 .concat [ 4 4 4 4], LS_0000018fc1e95650_0_16, LS_0000018fc1e95650_0_20, LS_0000018fc1e95650_0_24, LS_0000018fc1e95650_0_28;
L_0000018fc1e95650 .concat [ 16 16 0 0], LS_0000018fc1e95650_1_0, LS_0000018fc1e95650_1_4;
LS_0000018fc1e93fd0_0_0 .concat [ 1 1 1 1], L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70;
LS_0000018fc1e93fd0_0_4 .concat [ 1 1 1 1], L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70;
LS_0000018fc1e93fd0_0_8 .concat [ 1 1 1 1], L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70;
LS_0000018fc1e93fd0_0_12 .concat [ 1 1 1 1], L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70;
LS_0000018fc1e93fd0_0_16 .concat [ 1 1 1 1], L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70;
LS_0000018fc1e93fd0_0_20 .concat [ 1 1 1 1], L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70;
LS_0000018fc1e93fd0_0_24 .concat [ 1 1 1 1], L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70;
LS_0000018fc1e93fd0_0_28 .concat [ 1 1 1 1], L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70, L_0000018fc1ea5b70;
LS_0000018fc1e93fd0_1_0 .concat [ 4 4 4 4], LS_0000018fc1e93fd0_0_0, LS_0000018fc1e93fd0_0_4, LS_0000018fc1e93fd0_0_8, LS_0000018fc1e93fd0_0_12;
LS_0000018fc1e93fd0_1_4 .concat [ 4 4 4 4], LS_0000018fc1e93fd0_0_16, LS_0000018fc1e93fd0_0_20, LS_0000018fc1e93fd0_0_24, LS_0000018fc1e93fd0_0_28;
L_0000018fc1e93fd0 .concat [ 16 16 0 0], LS_0000018fc1e93fd0_1_0, LS_0000018fc1e93fd0_1_4;
    .scope S_0000018fc1df9740;
T_0 ;
    %wait E_0000018fc1d2d850;
    %load/vec4 v0000018fc1e0cda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018fc1e0d020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018fc1e0d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000018fc1e0cb20_0;
    %assign/vec4 v0000018fc1e0d020_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018fc1df87a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018fc1e0cf80_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000018fc1e0cf80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018fc1e0cf80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %load/vec4 v0000018fc1e0cf80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018fc1e0cf80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e140a0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000018fc1df9420;
T_2 ;
    %wait E_0000018fc1d2de10;
    %load/vec4 v0000018fc1e13f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018fc1e14460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018fc1e14320_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018fc1e14280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018fc1e141e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018fc1dfdd60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018fc1dfe260_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018fc1e14140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000018fc1e145a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000018fc1e143c0_0;
    %assign/vec4 v0000018fc1dfdd60_0, 0;
    %load/vec4 v0000018fc1e14500_0;
    %assign/vec4 v0000018fc1dfe260_0, 0;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000018fc1e14460_0, 0;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000018fc1e14280_0, 0;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000018fc1e141e0_0, 0;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.10;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000018fc1e14320_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000018fc1e14320_0, 0;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %assign/vec4 v0000018fc1e14460_0, 0;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000018fc1e14320_0, 0;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000018fc1e14280_0, 0;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000018fc1e141e0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0000018fc1e143c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000018fc1e141e0_0, 0;
T_2.12 ;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000018fc1e14460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018fc1e14320_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018fc1e14280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018fc1e141e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018fc1dfdd60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018fc1dfe260_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018fc1df8de0;
T_3 ;
    %wait E_0000018fc1d2d850;
    %load/vec4 v0000018fc1dfeb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018fc1dfa7a0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000018fc1dfa7a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018fc1dfa7a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1dfe940, 0, 4;
    %load/vec4 v0000018fc1dfa7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018fc1dfa7a0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018fc1dfd540_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000018fc1dfce60_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000018fc1dfde00_0;
    %load/vec4 v0000018fc1dfd540_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1dfe940, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1dfe940, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018fc1df8de0;
T_4 ;
    %wait E_0000018fc1d2e690;
    %load/vec4 v0000018fc1dfd540_0;
    %load/vec4 v0000018fc1dfdea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000018fc1dfd540_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000018fc1dfce60_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000018fc1dfde00_0;
    %assign/vec4 v0000018fc1dfdb80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018fc1dfdea0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000018fc1dfe940, 4;
    %assign/vec4 v0000018fc1dfdb80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018fc1df8de0;
T_5 ;
    %wait E_0000018fc1d2e690;
    %load/vec4 v0000018fc1dfd540_0;
    %load/vec4 v0000018fc1dfc8c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000018fc1dfd540_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000018fc1dfce60_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000018fc1dfde00_0;
    %assign/vec4 v0000018fc1dfe580_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018fc1dfc8c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000018fc1dfe940, 4;
    %assign/vec4 v0000018fc1dfe580_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000018fc1df8de0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 60 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000018fc1df8610;
    %jmp t_0;
    .scope S_0000018fc1df8610;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018fc1dfa3e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000018fc1dfa3e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000018fc1dfa3e0_0;
    %ix/getv/s 4, v0000018fc1dfa3e0_0;
    %load/vec4a v0000018fc1dfe940, 4;
    %ix/getv/s 4, v0000018fc1dfa3e0_0;
    %load/vec4a v0000018fc1dfe940, 4;
    %vpi_call 23 62 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000018fc1dfa3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018fc1dfa3e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000018fc1df8de0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000018fc1df8480;
T_7 ;
    %wait E_0000018fc1d2e490;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018fc1dfc5a0_0, 0, 32;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018fc1dfc640_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000018fc1dfc5a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000018fc1dfc6e0_0;
    %parti/s 6, 6, 4;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_7.3, 4;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.8;
    %jmp/1 T_7.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.7;
    %jmp/0xz  T_7.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018fc1dfc640_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000018fc1dfc5a0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 128, 0, 12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 192, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018fc1dfc640_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000018fc1dfc5a0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.18;
    %jmp/1 T_7.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.17;
    %jmp/1 T_7.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.16;
    %jmp/1 T_7.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.15;
    %jmp/1 T_7.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018fc1dfc6e0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.14;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0000018fc1dfc640_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000018fc1dfc640_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000018fc1dfc5a0_0, 0;
T_7.12 ;
T_7.10 ;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000018fc1df9290;
T_8 ;
    %wait E_0000018fc1d2d850;
    %load/vec4 v0000018fc1dffd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018fc1dff8e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000018fc1e00560_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018fc1e00560_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000018fc1dff8e0_0;
    %load/vec4 v0000018fc1e01460_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018fc1dff8e0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018fc1dff8e0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018fc1dff8e0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000018fc1dff8e0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018fc1dff8e0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018fc1dff8e0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018fc1df7b20;
T_9 ;
    %wait E_0000018fc1d2e090;
    %load/vec4 v0000018fc1e01dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fc1e01aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fc1e01be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fc1e01f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fc1e01e60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000018fc1e01d20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.5, 10;
    %load/vec4 v0000018fc1e018c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0000018fc1e01a00_0;
    %load/vec4 v0000018fc1e018c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_9.6, 4;
    %load/vec4 v0000018fc1dfb380_0;
    %load/vec4 v0000018fc1e018c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.6;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fc1e01aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fc1e01be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fc1e01f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fc1e01e60_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000018fc1e01c80_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_9.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fc1e01aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fc1e01be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fc1e01f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fc1e01e60_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fc1e01aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018fc1e01be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fc1e01f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fc1e01e60_0, 0;
T_9.8 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000018fc1df8ac0;
T_10 ;
    %wait E_0000018fc1d2df90;
    %load/vec4 v0000018fc1e01820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 228;
    %split/vec4 32;
    %assign/vec4 v0000018fc1df6c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df7900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df6be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df79a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df6f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df6dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df7360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df6460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1df75e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1df74a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1df72c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1df6d20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1df6a00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1df63c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1df6500_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1df7540_0, 0;
    %assign/vec4 v0000018fc1df7400_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018fc1e013c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000018fc1dffc00_0;
    %assign/vec4 v0000018fc1df7400_0, 0;
    %load/vec4 v0000018fc1e00600_0;
    %assign/vec4 v0000018fc1df7540_0, 0;
    %load/vec4 v0000018fc1e00ba0_0;
    %assign/vec4 v0000018fc1df6500_0, 0;
    %load/vec4 v0000018fc1dff840_0;
    %assign/vec4 v0000018fc1df63c0_0, 0;
    %load/vec4 v0000018fc1dff3e0_0;
    %assign/vec4 v0000018fc1df6a00_0, 0;
    %load/vec4 v0000018fc1e016e0_0;
    %assign/vec4 v0000018fc1df6d20_0, 0;
    %load/vec4 v0000018fc1dff480_0;
    %assign/vec4 v0000018fc1df72c0_0, 0;
    %load/vec4 v0000018fc1e010a0_0;
    %assign/vec4 v0000018fc1df74a0_0, 0;
    %load/vec4 v0000018fc1e00ec0_0;
    %assign/vec4 v0000018fc1df75e0_0, 0;
    %load/vec4 v0000018fc1e00880_0;
    %assign/vec4 v0000018fc1df6460_0, 0;
    %load/vec4 v0000018fc1e00060_0;
    %assign/vec4 v0000018fc1df7360_0, 0;
    %load/vec4 v0000018fc1dff340_0;
    %assign/vec4 v0000018fc1df6dc0_0, 0;
    %load/vec4 v0000018fc1e00f60_0;
    %assign/vec4 v0000018fc1df7860_0, 0;
    %load/vec4 v0000018fc1e01780_0;
    %assign/vec4 v0000018fc1df6f00_0, 0;
    %load/vec4 v0000018fc1dff200_0;
    %assign/vec4 v0000018fc1df79a0_0, 0;
    %load/vec4 v0000018fc1e006a0_0;
    %assign/vec4 v0000018fc1df6960_0, 0;
    %load/vec4 v0000018fc1e01500_0;
    %assign/vec4 v0000018fc1df66e0_0, 0;
    %load/vec4 v0000018fc1e00b00_0;
    %assign/vec4 v0000018fc1df6be0_0, 0;
    %load/vec4 v0000018fc1e00ce0_0;
    %assign/vec4 v0000018fc1df7900_0, 0;
    %load/vec4 v0000018fc1e004c0_0;
    %assign/vec4 v0000018fc1df6c80_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 228;
    %split/vec4 32;
    %assign/vec4 v0000018fc1df6c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df7900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df6be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df79a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df6f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df6dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df7360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1df6460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1df75e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1df74a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1df72c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1df6d20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1df6a00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1df63c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1df6500_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1df7540_0, 0;
    %assign/vec4 v0000018fc1df7400_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018fc1ba5990;
T_11 ;
    %wait E_0000018fc1d2d0d0;
    %load/vec4 v0000018fc1dee590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.0 ;
    %load/vec4 v0000018fc1dedf50_0;
    %pad/u 33;
    %load/vec4 v0000018fc1def0d0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000018fc1def670_0, 0;
    %assign/vec4 v0000018fc1defad0_0, 0;
    %jmp T_11.10;
T_11.1 ;
    %load/vec4 v0000018fc1dedf50_0;
    %pad/u 33;
    %load/vec4 v0000018fc1def0d0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000018fc1def670_0, 0;
    %assign/vec4 v0000018fc1defad0_0, 0;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0000018fc1dedf50_0;
    %pad/u 33;
    %load/vec4 v0000018fc1def0d0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000018fc1def670_0, 0;
    %assign/vec4 v0000018fc1defad0_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0000018fc1dedf50_0;
    %pad/u 33;
    %load/vec4 v0000018fc1def0d0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000018fc1def670_0, 0;
    %assign/vec4 v0000018fc1defad0_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0000018fc1dedf50_0;
    %pad/u 33;
    %load/vec4 v0000018fc1def0d0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000018fc1def670_0, 0;
    %assign/vec4 v0000018fc1defad0_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0000018fc1dedf50_0;
    %pad/u 33;
    %load/vec4 v0000018fc1def0d0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000018fc1def670_0, 0;
    %assign/vec4 v0000018fc1defad0_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0000018fc1def0d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_11.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %load/vec4 v0000018fc1defad0_0;
    %load/vec4 v0000018fc1def0d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000018fc1dedf50_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000018fc1def0d0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000018fc1def0d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %assign/vec4 v0000018fc1defad0_0, 0;
    %load/vec4 v0000018fc1dedf50_0;
    %ix/getv 4, v0000018fc1def0d0_0;
    %shiftl 4;
    %assign/vec4 v0000018fc1def670_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0000018fc1def0d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_11.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.14, 8;
T_11.13 ; End of true expr.
    %load/vec4 v0000018fc1defad0_0;
    %load/vec4 v0000018fc1def0d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000018fc1dedf50_0;
    %load/vec4 v0000018fc1def0d0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000018fc1def0d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_11.14, 8;
 ; End of false expr.
    %blend;
T_11.14;
    %assign/vec4 v0000018fc1defad0_0, 0;
    %load/vec4 v0000018fc1dedf50_0;
    %ix/getv 4, v0000018fc1def0d0_0;
    %shiftr 4;
    %assign/vec4 v0000018fc1def670_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fc1defad0_0, 0;
    %load/vec4 v0000018fc1dedf50_0;
    %load/vec4 v0000018fc1def0d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.16, 8;
T_11.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.16, 8;
 ; End of false expr.
    %blend;
T_11.16;
    %assign/vec4 v0000018fc1def670_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fc1defad0_0, 0;
    %load/vec4 v0000018fc1def0d0_0;
    %load/vec4 v0000018fc1dedf50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.18, 8;
T_11.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.18, 8;
 ; End of false expr.
    %blend;
T_11.18;
    %assign/vec4 v0000018fc1def670_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000018fc1ba5b20;
T_12 ;
    %wait E_0000018fc1d2cdd0;
    %load/vec4 v0000018fc1dee810_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %jmp T_12.22;
T_12.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000018fc1def7b0_0, 0;
    %jmp T_12.22;
T_12.22 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000018fc1be0930;
T_13 ;
    %wait E_0000018fc1d2cf90;
    %load/vec4 v0000018fc1ddd9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 159;
    %split/vec4 1;
    %assign/vec4 v0000018fc1dde150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1ddd4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1dddd90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1ddb270_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000018fc1ddda70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1ddd430_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1ddd610_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1ddea10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1dde3d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1ddc990_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1ddca30_0, 0;
    %assign/vec4 v0000018fc1ddbf90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000018fc1ddaff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000018fc1ddc710_0;
    %assign/vec4 v0000018fc1ddbf90_0, 0;
    %load/vec4 v0000018fc1ddb090_0;
    %assign/vec4 v0000018fc1dde3d0_0, 0;
    %load/vec4 v0000018fc1ddbef0_0;
    %assign/vec4 v0000018fc1ddea10_0, 0;
    %load/vec4 v0000018fc1ddbdb0_0;
    %assign/vec4 v0000018fc1ddd610_0, 0;
    %load/vec4 v0000018fc1ddc850_0;
    %assign/vec4 v0000018fc1ddd430_0, 0;
    %load/vec4 v0000018fc1ddba90_0;
    %assign/vec4 v0000018fc1ddda70_0, 0;
    %load/vec4 v0000018fc1ddc7b0_0;
    %assign/vec4 v0000018fc1ddb270_0, 0;
    %load/vec4 v0000018fc1ddb130_0;
    %assign/vec4 v0000018fc1dddd90_0, 0;
    %load/vec4 v0000018fc1ddbb30_0;
    %assign/vec4 v0000018fc1ddd4d0_0, 0;
    %load/vec4 v0000018fc1ddccb0_0;
    %assign/vec4 v0000018fc1ddca30_0, 0;
    %load/vec4 v0000018fc1ddae10_0;
    %assign/vec4 v0000018fc1ddc990_0, 0;
    %load/vec4 v0000018fc1ddb4f0_0;
    %assign/vec4 v0000018fc1dde150_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 159;
    %split/vec4 1;
    %assign/vec4 v0000018fc1dde150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1ddd4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1dddd90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1ddb270_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000018fc1ddda70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1ddd430_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1ddd610_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1ddea10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1dde3d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1ddc990_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1ddca30_0, 0;
    %assign/vec4 v0000018fc1ddbf90_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000018fc1e16060;
T_14 ;
    %wait E_0000018fc1d2e690;
    %load/vec4 v0000018fc1e12a20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000018fc1e12fc0_0;
    %load/vec4 v0000018fc1e11f80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018fc1e139c0, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000018fc1e16060;
T_15 ;
    %wait E_0000018fc1d2e690;
    %load/vec4 v0000018fc1e11f80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018fc1e139c0, 4;
    %assign/vec4 v0000018fc1e12b60_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0000018fc1e16060;
T_16 ;
    %end;
    .thread T_16;
    .scope S_0000018fc1e16060;
T_17 ;
    %delay 200004, 0;
    %vpi_call 30 42 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018fc1e12020_0, 0, 32;
T_17.0 ;
    %load/vec4 v0000018fc1e12020_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_17.1, 5;
    %ix/getv/s 4, v0000018fc1e12020_0;
    %load/vec4a v0000018fc1e139c0, 4;
    %vpi_call 30 44 "$display", "Mem[%d] = %d", &PV<v0000018fc1e12020_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000018fc1e12020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018fc1e12020_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0000018fc1e161f0;
T_18 ;
    %wait E_0000018fc1d2d8d0;
    %pushi/vec4 0, 0, 192;
    %split/vec4 1;
    %assign/vec4 v0000018fc1e12660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1e132e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1e11760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1e11a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018fc1e12340_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000018fc1e12e80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1e12480_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1e11da0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018fc1e13600_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1e11bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1e13240_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1e12980_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018fc1e131a0_0, 0;
    %assign/vec4 v0000018fc1e13c40_0, 0;
    %load/vec4 v0000018fc1e122a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000018fc1e128e0_0;
    %assign/vec4 v0000018fc1e13c40_0, 0;
    %load/vec4 v0000018fc1e13100_0;
    %assign/vec4 v0000018fc1e13240_0, 0;
    %load/vec4 v0000018fc1e13ba0_0;
    %assign/vec4 v0000018fc1e11bc0_0, 0;
    %load/vec4 v0000018fc1e12ac0_0;
    %assign/vec4 v0000018fc1e13600_0, 0;
    %load/vec4 v0000018fc1e137e0_0;
    %assign/vec4 v0000018fc1e11da0_0, 0;
    %load/vec4 v0000018fc1e127a0_0;
    %assign/vec4 v0000018fc1e12480_0, 0;
    %load/vec4 v0000018fc1e12200_0;
    %assign/vec4 v0000018fc1e12e80_0, 0;
    %load/vec4 v0000018fc1e12160_0;
    %assign/vec4 v0000018fc1e12340_0, 0;
    %load/vec4 v0000018fc1e12d40_0;
    %assign/vec4 v0000018fc1e11a80_0, 0;
    %load/vec4 v0000018fc1e136a0_0;
    %assign/vec4 v0000018fc1e11760_0, 0;
    %load/vec4 v0000018fc1e11940_0;
    %assign/vec4 v0000018fc1e131a0_0, 0;
    %load/vec4 v0000018fc1e12f20_0;
    %assign/vec4 v0000018fc1e12980_0, 0;
    %load/vec4 v0000018fc1e12de0_0;
    %assign/vec4 v0000018fc1e12660_0, 0;
    %load/vec4 v0000018fc1e12200_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %assign/vec4 v0000018fc1e132e0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000018fc1b8db80;
T_19 ;
    %wait E_0000018fc1d2c7d0;
    %load/vec4 v0000018fc1e20030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018fc1e207b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000018fc1e207b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018fc1e207b0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000018fc1d91560;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fc1e219d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fc1e21890_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0000018fc1d91560;
T_21 ;
    %delay 1, 0;
    %load/vec4 v0000018fc1e219d0_0;
    %inv;
    %assign/vec4 v0000018fc1e219d0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0000018fc1d91560;
T_22 ;
    %vpi_call 2 56 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018fc1e21890_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fc1e21890_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000018fc1e1fdb0_0;
    %addi 1, 0, 32;
    %vpi_call 2 71 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PL_CPU_FPGA/PL_CPU_FPGA/PL_CPU_sim.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//CPU5STAGE.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//exception_detect_unit.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//opcodes.txt";
    "../PL_CPU_FPGA/PL_CPU_FPGA//forwardA.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//forwardB.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//forwardC.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//EX_MEM_buffer.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//EX_stage.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//BranchDecision.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//CompareEqual.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//ALU.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//ALU_OPER.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//MUX_4x1.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//ID_EX_buffer.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//ID_stage.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//BranchResolver.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//BranchPredictor.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//StallDetectionUnit.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//control_unit.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//Immed_Gen_unit.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//REG_FILE.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//IF_ID_buffer.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//IF_stage.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//IM.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//PC_register.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//MUX_8x1.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//MEM_stage.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//DM.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//MEM_WB_buffer.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//WB_stage.v";
