<?xml version="1.0" encoding="UTF-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xd" xd:fcnName="mmult_accel" xd:type="hls_adapter" xd:adapterCompRef="mmult_accel_if" xd:clockId="1" xd:componentRef="mmult_accel" xd:initiationInterval="1179" xd:clockPeriod="5.950000" xd:sequential="true" xd:hostMachine="64">
  <xd:controlReg xd:name="control" xd:busInterfaceRef="ap_ctrl" xd:portInterfaceType="acc_handshake" xd:type="axis_acc_adapter" xd:offset="0x28" xd:bufferDepth="16" xd:dataWidth="4"/>
  <xd:arg xd:name="in_A" xd:swRootName="in_A" xd:direction="in" xd:busInterfaceRef="in_A" xd:hwName="in_A" xd:portInterfaceType="fifo" xd:arraySize="256" xd:dataWidth="32" xd:mode="master" xd:index="0" xd:instanceRef="mmult_accel_if" xd:bufferDepth="1024"/>
  <xd:arg xd:name="in_B" xd:swRootName="in_B" xd:direction="in" xd:busInterfaceRef="in_B" xd:hwName="in_B" xd:portInterfaceType="fifo" xd:arraySize="256" xd:dataWidth="32" xd:mode="master" xd:index="1" xd:instanceRef="mmult_accel_if" xd:bufferDepth="1024"/>
  <xd:arg xd:name="out_C" xd:swRootName="out_C" xd:direction="out" xd:busInterfaceRef="out_C" xd:hwName="out_C" xd:portInterfaceType="fifo" xd:arraySize="256" xd:dataWidth="32" xd:mode="master" xd:index="0" xd:instanceRef="mmult_accel_if" xd:bufferDepth="1024"/>
  <xd:latencyEstimates xd:best-case="1178" xd:worst-case="1178" xd:average-case="1178"/>
  <xd:resourceEstimates xd:LUT="8220" xd:FF="6049" xd:BRAM="16" xd:DSP="40"/>
</xd:acceleratorMap>
