{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685242870361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685242870366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 20:01:10 2023 " "Processing started: Sat May 27 20:01:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685242870366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242870366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242870366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685242870795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685242870795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242879542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242879542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242879622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242879622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242879692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242879692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242879760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242879760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242879850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242879850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242879952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242879952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242880015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242880015 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Basic_Organ_Solution Basic_Organ_Solution.v(40) " "Verilog Module Declaration warning at Basic_Organ_Solution.v(40): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Basic_Organ_Solution\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 40 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_organ_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_organ_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_Organ_Solution " "Found entity 1: Basic_Organ_Solution" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242880015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242880015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "counter COUNTER Clk_divider.sv(4) " "Verilog HDL Declaration information at Clk_divider.sv(4): object \"counter\" differs only in case from object \"COUNTER\" in the same scope" {  } { { "Clk_divider.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Clk_divider.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685242880019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_divider " "Found entity 1: Clk_divider" {  } { { "Clk_divider.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242880019 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "Clk_divider.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Clk_divider.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242880019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242880019 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LED_light.sv(31) " "Verilog HDL warning at LED_light.sv(31): extended using \"x\" or \"z\"" {  } { { "LED_light.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/LED_light.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1685242880020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_light.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_light " "Found entity 1: LED_light" {  } { { "LED_light.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/LED_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242880020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242880020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "note_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file note_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 note_selector " "Found entity 1: note_selector" {  } { { "note_selector.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/note_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242880020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242880020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Basic_Organ_Solution " "Elaborating entity \"Basic_Organ_Solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685242880080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.v(384) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(384): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685242880096 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.v(442) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(442): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685242880096 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(457) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(457): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685242880096 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(458) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(458): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685242880096 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(459) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(459): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685242880096 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(460) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(460): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685242880096 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(461) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(461): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685242880096 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(462) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(462): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685242880096 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Basic_Organ_Solution.v(50) " "Output port \"LEDR\[9..8\]\" at Basic_Organ_Solution.v(50) has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685242880100 "|Basic_Organ_Solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "note_selector note_selector:Note " "Elaborating entity \"note_selector\" for hierarchy \"note_selector:Note\"" {  } { { "Basic_Organ_Solution.v" "Note" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 note_selector.sv(194) " "Verilog HDL assignment warning at note_selector.sv(194): truncated value with size 32 to match size of target (24)" {  } { { "note_selector.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/note_selector.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685242880131 "|Basic_Organ_Solution|note_selector:Note"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_divider note_selector:Note\|Clk_divider:Gen_Do1 " "Elaborating entity \"Clk_divider\" for hierarchy \"note_selector:Note\|Clk_divider:Gen_Do1\"" {  } { { "note_selector.sv" "Gen_Do1" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/note_selector.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880140 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_Not Clk_divider.sv(3) " "Output port \"outclk_Not\" at Clk_divider.sv(3) has no driver" {  } { { "Clk_divider.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Clk_divider.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685242880140 "|Basic_Organ_Solution|note_selector:Note|Clk_divider:Gen_Do1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter note_selector:Note\|Clk_divider:Gen_Do1\|Counter:COUNTER " "Elaborating entity \"Counter\" for hierarchy \"note_selector:Note\|Clk_divider:Gen_Do1\|Counter:COUNTER\"" {  } { { "Clk_divider.sv" "COUNTER" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Clk_divider.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_light LED_light:LEDS " "Elaborating entity \"LED_light\" for hierarchy \"LED_light:LEDS\"" {  } { { "Basic_Organ_Solution.v" "LEDS" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880162 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync.v 1 1 " "Using design file doublesync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242880202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685242880202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:user_scope_enable_sync1 " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:user_scope_enable_sync1\"" {  } { { "Basic_Organ_Solution.v" "user_scope_enable_sync1" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880202 ""}
{ "Warning" "WSGN_SEARCH_FILE" "scope_capture.v 1 1 " "Using design file scope_capture.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/scope_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242880224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685242880224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scope_capture scope_capture:LCD_scope_channelA " "Elaborating entity \"scope_capture\" for hierarchy \"scope_capture:LCD_scope_channelA\"" {  } { { "Basic_Organ_Solution.v" "LCD_scope_channelA" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880224 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_scope_encapsulated_pacoblaze_wrapper.v 1 1 " "Using design file lcd_scope_encapsulated_pacoblaze_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242880255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685242880255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze_wrapper LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze_wrapper\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\"" {  } { { "Basic_Organ_Solution.v" "LCD_LED_scope" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\"" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "LCD_Scope_Encapsulated_pacoblaze_inst" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "Basic_Organ_Solution.v" "make_speedup_pulse" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "Basic_Organ_Solution.v" "speed_reg_control_inst" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "Basic_Organ_Solution.v" "SevenSegmentDisplayDecoder_inst0" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "Basic_Organ_Solution.v" "interface_actual_audio_data_right" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "Basic_Organ_Solution.v" "audio_control" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242880644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uee4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uee4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uee4 " "Found entity 1: altsyncram_uee4" {  } { { "db/altsyncram_uee4.tdf" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/altsyncram_uee4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242883841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242883841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242884143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242884143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242884232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242884232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qai " "Found entity 1: cntr_qai" {  } { { "db/cntr_qai.tdf" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/cntr_qai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242884391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242884391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242884441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242884441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242884512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242884512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242884591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242884591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242884641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242884641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242884695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242884695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242884740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242884740 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242885365 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685242885560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.27.20:01:29 Progress: Loading sld59a4f0a5/alt_sld_fab_wrapper_hw.tcl " "2023.05.27.20:01:29 Progress: Loading sld59a4f0a5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242889545 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242892682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242892822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242898130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242898254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242898402 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242898581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242898601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242898601 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685242899343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld59a4f0a5/alt_sld_fab.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/ip/sld59a4f0a5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242899731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242899731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242899850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242899850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242899916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242899916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242900023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242900023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242900178 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242900178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242900178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685242900295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242900295 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1685242902112 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685242903365 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685242903461 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1685242903461 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[9\] VCC pin " "The pin \"GPIO_0\[9\]\" is fed by VCC" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1685242903461 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1685242903461 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242903510 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685242903510 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685242903510 "|Basic_Organ_Solution|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685242903510 "|Basic_Organ_Solution|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685242903510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242903654 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ScopeChannelASignal " "Logic cell \"ScopeChannelASignal\"" {  } { { "Basic_Organ_Solution.v" "ScopeChannelASignal" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 257 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242904153 ""} { "Info" "ISCL_SCL_CELL_NAME" "ScopeChannelBSignal " "Logic cell \"ScopeChannelBSignal\"" {  } { { "Basic_Organ_Solution.v" "ScopeChannelBSignal" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 258 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242904153 ""} { "Info" "ISCL_SCL_CELL_NAME" "scope_clk " "Logic cell \"scope_clk\"" {  } { { "Basic_Organ_Solution.v" "scope_clk" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 233 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242904153 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1685242904153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.map.smsg " "Generated suppressed messages file D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242904499 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 613 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 613 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1685242906851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685242907039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685242907039 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "40 " "Optimize away 40 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242907587 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1685242907587 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242908082 "|Basic_Organ_Solution|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242908082 "|Basic_Organ_Solution|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242908082 "|Basic_Organ_Solution|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242908082 "|Basic_Organ_Solution|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242908082 "|Basic_Organ_Solution|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685242908082 "|Basic_Organ_Solution|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685242908082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7235 " "Implemented 7235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685242908100 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685242908100 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "76 " "Implemented 76 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685242908100 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6775 " "Implemented 6775 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685242908100 ""} { "Info" "ICUT_CUT_TM_RAMS" "308 " "Implemented 308 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685242908100 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685242908100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685242908152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 20:01:48 2023 " "Processing ended: Sat May 27 20:01:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685242908152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685242908152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685242908152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685242908152 ""}
