<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › prm-regbits-24xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>prm-regbits-24xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ARCH_ARM_MACH_OMAP2_PRM_REGBITS_24XX_H</span>
<span class="cp">#define __ARCH_ARM_MACH_OMAP2_PRM_REGBITS_24XX_H</span>

<span class="cm">/*</span>
<span class="cm"> * OMAP24XX Power/Reset Management register bits</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2007 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Written by Paul Walmsley</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;prm2xxx_3xxx.h&quot;</span>

<span class="cm">/* Bits shared between registers */</span>

<span class="cm">/* PRCM_IRQSTATUS_MPU, PM_IRQSTATUS_DSP, PRCM_IRQSTATUS_IVA shared bits */</span>
<span class="cp">#define OMAP24XX_VOLTTRANS_ST_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_WKUP2_ST_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_WKUP1_ST_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* PRCM_IRQENABLE_MPU, PM_IRQENABLE_DSP, PRCM_IRQENABLE_IVA shared bits */</span>
<span class="cp">#define OMAP24XX_VOLTTRANS_EN_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP24XX_WKUP2_EN_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_WKUP1_EN_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* PM_WKDEP_GFX, PM_WKDEP_MPU, PM_WKDEP_DSP, PM_WKDEP_MDM shared bits */</span>
<span class="cp">#define OMAP24XX_EN_MPU_SHIFT				1</span>
<span class="cp">#define OMAP24XX_EN_MPU_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_EN_CORE_SHIFT 				0</span>
<span class="cp">#define OMAP24XX_EN_CORE_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * PM_PWSTCTRL_MPU, PM_PWSTCTRL_GFX, PM_PWSTCTRL_DSP, PM_PWSTCTRL_MDM</span>
<span class="cm"> * shared bits</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP24XX_MEMONSTATE_SHIFT			10</span>
<span class="cp">#define OMAP24XX_MEMONSTATE_MASK			(0x3 &lt;&lt; 10)</span>
<span class="cp">#define OMAP24XX_MEMRETSTATE_MASK			(1 &lt;&lt; 3)</span>

<span class="cm">/* PM_PWSTCTRL_GFX, PM_PWSTCTRL_DSP, PM_PWSTCTRL_MDM shared bits */</span>
<span class="cp">#define OMAP24XX_FORCESTATE_MASK			(1 &lt;&lt; 18)</span>

<span class="cm">/*</span>
<span class="cm"> * PM_PWSTST_CORE, PM_PWSTST_GFX, PM_PWSTST_MPU, PM_PWSTST_DSP,</span>
<span class="cm"> * PM_PWSTST_MDM shared bits</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP24XX_CLKACTIVITY_MASK			(1 &lt;&lt; 19)</span>

<span class="cm">/* PM_PWSTST_MPU, PM_PWSTST_CORE, PM_PWSTST_DSP shared bits */</span>
<span class="cp">#define OMAP24XX_LASTSTATEENTERED_SHIFT			4</span>
<span class="cp">#define OMAP24XX_LASTSTATEENTERED_MASK			(0x3 &lt;&lt; 4)</span>

<span class="cm">/* PM_PWSTST_MPU and PM_PWSTST_DSP shared bits */</span>
<span class="cp">#define OMAP2430_MEMSTATEST_SHIFT			10</span>
<span class="cp">#define OMAP2430_MEMSTATEST_MASK			(0x3 &lt;&lt; 10)</span>

<span class="cm">/* PM_PWSTST_GFX, PM_PWSTST_DSP, PM_PWSTST_MDM shared bits */</span>
<span class="cp">#define OMAP24XX_POWERSTATEST_SHIFT			0</span>
<span class="cp">#define OMAP24XX_POWERSTATEST_MASK			(0x3 &lt;&lt; 0)</span>


<span class="cm">/* Bits specific to each register */</span>

<span class="cm">/* PRCM_REVISION */</span>
<span class="cp">#define OMAP24XX_REV_SHIFT				0</span>
<span class="cp">#define OMAP24XX_REV_MASK				(0xff &lt;&lt; 0)</span>

<span class="cm">/* PRCM_SYSCONFIG */</span>
<span class="cp">#define OMAP24XX_AUTOIDLE_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* PRCM_IRQSTATUS_MPU specific bits */</span>
<span class="cp">#define OMAP2430_DPLL_RECAL_ST_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP24XX_TRANSITION_ST_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_EVGENOFF_ST_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_EVGENON_ST_MASK			(1 &lt;&lt; 3)</span>

<span class="cm">/* PRCM_IRQENABLE_MPU specific bits */</span>
<span class="cp">#define OMAP2430_DPLL_RECAL_EN_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP24XX_TRANSITION_EN_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_EVGENOFF_EN_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_EVGENON_EN_MASK			(1 &lt;&lt; 3)</span>

<span class="cm">/* PRCM_VOLTCTRL */</span>
<span class="cp">#define OMAP24XX_AUTO_EXTVOLT_MASK			(1 &lt;&lt; 15)</span>
<span class="cp">#define OMAP24XX_FORCE_EXTVOLT_MASK			(1 &lt;&lt; 14)</span>
<span class="cp">#define OMAP24XX_SETOFF_LEVEL_SHIFT			12</span>
<span class="cp">#define OMAP24XX_SETOFF_LEVEL_MASK			(0x3 &lt;&lt; 12)</span>
<span class="cp">#define OMAP24XX_MEMRETCTRL_MASK			(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP24XX_SETRET_LEVEL_SHIFT			6</span>
<span class="cp">#define OMAP24XX_SETRET_LEVEL_MASK			(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP24XX_VOLT_LEVEL_SHIFT			0</span>
<span class="cp">#define OMAP24XX_VOLT_LEVEL_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* PRCM_VOLTST */</span>
<span class="cp">#define OMAP24XX_ST_VOLTLEVEL_SHIFT			0</span>
<span class="cp">#define OMAP24XX_ST_VOLTLEVEL_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* PRCM_CLKSRC_CTRL specific bits */</span>

<span class="cm">/* PRCM_CLKOUT_CTRL */</span>
<span class="cp">#define OMAP2420_CLKOUT2_EN_SHIFT			15</span>
<span class="cp">#define OMAP2420_CLKOUT2_EN_MASK			(1 &lt;&lt; 15)</span>
<span class="cp">#define OMAP2420_CLKOUT2_DIV_SHIFT			11</span>
<span class="cp">#define OMAP2420_CLKOUT2_DIV_MASK			(0x7 &lt;&lt; 11)</span>
<span class="cp">#define OMAP2420_CLKOUT2_SOURCE_SHIFT			8</span>
<span class="cp">#define OMAP2420_CLKOUT2_SOURCE_MASK			(0x3 &lt;&lt; 8)</span>
<span class="cp">#define OMAP24XX_CLKOUT_EN_SHIFT			7</span>
<span class="cp">#define OMAP24XX_CLKOUT_EN_MASK				(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP24XX_CLKOUT_DIV_SHIFT			3</span>
<span class="cp">#define OMAP24XX_CLKOUT_DIV_MASK			(0x7 &lt;&lt; 3)</span>
<span class="cp">#define OMAP24XX_CLKOUT_SOURCE_SHIFT			0</span>
<span class="cp">#define OMAP24XX_CLKOUT_SOURCE_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* PRCM_CLKEMUL_CTRL */</span>
<span class="cp">#define OMAP24XX_EMULATION_EN_SHIFT			0</span>
<span class="cp">#define OMAP24XX_EMULATION_EN_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* PRCM_CLKCFG_CTRL */</span>
<span class="cp">#define OMAP24XX_VALID_CONFIG_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* PRCM_CLKCFG_STATUS */</span>
<span class="cp">#define OMAP24XX_CONFIG_STATUS_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* PRCM_VOLTSETUP specific bits */</span>

<span class="cm">/* PRCM_CLKSSETUP specific bits */</span>

<span class="cm">/* PRCM_POLCTRL */</span>
<span class="cp">#define OMAP2420_CLKOUT2_POL_MASK			(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP24XX_CLKOUT_POL_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP24XX_CLKREQ_POL_MASK			(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP2430_USE_POWEROK_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP2430_POWEROK_POL_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_EXTVOL_POL_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* RM_RSTST_MPU specific bits */</span>
<span class="cm">/* 2430 calls GLOBALWMPU_RST &quot;GLOBALWARM_RST&quot; instead */</span>

<span class="cm">/* PM_WKDEP_MPU specific bits */</span>
<span class="cp">#define OMAP2430_PM_WKDEP_MPU_EN_MDM_SHIFT		5</span>
<span class="cp">#define OMAP2430_PM_WKDEP_MPU_EN_MDM_MASK		(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_PM_WKDEP_MPU_EN_DSP_SHIFT		2</span>
<span class="cp">#define OMAP24XX_PM_WKDEP_MPU_EN_DSP_MASK		(1 &lt;&lt; 2)</span>

<span class="cm">/* PM_EVGENCTRL_MPU specific bits */</span>

<span class="cm">/* PM_EVEGENONTIM_MPU specific bits */</span>

<span class="cm">/* PM_EVEGENOFFTIM_MPU specific bits */</span>

<span class="cm">/* PM_PWSTCTRL_MPU specific bits */</span>
<span class="cp">#define OMAP2430_FORCESTATE_MASK			(1 &lt;&lt; 18)</span>

<span class="cm">/* PM_PWSTST_MPU specific bits */</span>
<span class="cm">/* INTRANSITION, CLKACTIVITY, POWERSTATE, MEMSTATEST are 2430 only */</span>

<span class="cm">/* PM_WKEN1_CORE specific bits */</span>

<span class="cm">/* PM_WKEN2_CORE specific bits */</span>

<span class="cm">/* PM_WKST1_CORE specific bits*/</span>

<span class="cm">/* PM_WKST2_CORE specific bits */</span>

<span class="cm">/* PM_WKDEP_CORE specific bits*/</span>
<span class="cp">#define OMAP2430_PM_WKDEP_CORE_EN_MDM_MASK		(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_PM_WKDEP_CORE_EN_GFX_MASK		(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP24XX_PM_WKDEP_CORE_EN_DSP_MASK		(1 &lt;&lt; 2)</span>

<span class="cm">/* PM_PWSTCTRL_CORE specific bits */</span>
<span class="cp">#define OMAP24XX_MEMORYCHANGE_MASK			(1 &lt;&lt; 20)</span>
<span class="cp">#define OMAP24XX_MEM3ONSTATE_SHIFT			14</span>
<span class="cp">#define OMAP24XX_MEM3ONSTATE_MASK			(0x3 &lt;&lt; 14)</span>
<span class="cp">#define OMAP24XX_MEM2ONSTATE_SHIFT			12</span>
<span class="cp">#define OMAP24XX_MEM2ONSTATE_MASK			(0x3 &lt;&lt; 12)</span>
<span class="cp">#define OMAP24XX_MEM1ONSTATE_SHIFT			10</span>
<span class="cp">#define OMAP24XX_MEM1ONSTATE_MASK			(0x3 &lt;&lt; 10)</span>
<span class="cp">#define OMAP24XX_MEM3RETSTATE_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_MEM2RETSTATE_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_MEM1RETSTATE_MASK			(1 &lt;&lt; 3)</span>

<span class="cm">/* PM_PWSTST_CORE specific bits */</span>
<span class="cp">#define OMAP24XX_MEM3STATEST_SHIFT			14</span>
<span class="cp">#define OMAP24XX_MEM3STATEST_MASK			(0x3 &lt;&lt; 14)</span>
<span class="cp">#define OMAP24XX_MEM2STATEST_SHIFT			12</span>
<span class="cp">#define OMAP24XX_MEM2STATEST_MASK			(0x3 &lt;&lt; 12)</span>
<span class="cp">#define OMAP24XX_MEM1STATEST_SHIFT			10</span>
<span class="cp">#define OMAP24XX_MEM1STATEST_MASK			(0x3 &lt;&lt; 10)</span>

<span class="cm">/* RM_RSTCTRL_GFX */</span>
<span class="cp">#define OMAP24XX_GFX_RST_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* RM_RSTST_GFX specific bits */</span>
<span class="cp">#define OMAP24XX_GFX_SW_RST_MASK			(1 &lt;&lt; 4)</span>

<span class="cm">/* PM_PWSTCTRL_GFX specific bits */</span>

<span class="cm">/* PM_WKDEP_GFX specific bits */</span>
<span class="cm">/* 2430 often calls EN_WAKEUP &quot;EN_WKUP&quot; */</span>

<span class="cm">/* RM_RSTCTRL_WKUP specific bits */</span>

<span class="cm">/* RM_RSTTIME_WKUP specific bits */</span>

<span class="cm">/* RM_RSTST_WKUP specific bits */</span>
<span class="cm">/* 2430 calls EXTWMPU_RST &quot;EXTWARM_RST&quot; and GLOBALWMPU_RST &quot;GLOBALWARM_RST&quot; */</span>
<span class="cp">#define OMAP24XX_EXTWMPU_RST_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP24XX_SECU_WD_RST_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_MPU_WD_RST_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP24XX_SECU_VIOL_RST_MASK			(1 &lt;&lt; 3)</span>

<span class="cm">/* PM_WKEN_WKUP specific bits */</span>

<span class="cm">/* PM_WKST_WKUP specific bits */</span>

<span class="cm">/* RM_RSTCTRL_DSP */</span>
<span class="cp">#define OMAP2420_RST_IVA_MASK				(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP24XX_RST2_DSP_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP24XX_RST1_DSP_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* RM_RSTST_DSP specific bits */</span>
<span class="cm">/* 2430 calls GLOBALWMPU_RST &quot;GLOBALWARM_RST&quot; */</span>
<span class="cp">#define OMAP2420_IVA_SW_RST_MASK			(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP24XX_DSP_SW_RST2_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP24XX_DSP_SW_RST1_MASK			(1 &lt;&lt; 4)</span>

<span class="cm">/* PM_WKDEP_DSP specific bits */</span>

<span class="cm">/* PM_PWSTCTRL_DSP specific bits */</span>
<span class="cm">/* 2430 only: MEMONSTATE, MEMRETSTATE */</span>
<span class="cp">#define OMAP2420_MEMIONSTATE_SHIFT			12</span>
<span class="cp">#define OMAP2420_MEMIONSTATE_MASK			(0x3 &lt;&lt; 12)</span>
<span class="cp">#define OMAP2420_MEMIRETSTATE_MASK			(1 &lt;&lt; 4)</span>

<span class="cm">/* PM_PWSTST_DSP specific bits */</span>
<span class="cm">/* MEMSTATEST is 2430 only */</span>
<span class="cp">#define OMAP2420_MEMISTATEST_SHIFT			12</span>
<span class="cp">#define OMAP2420_MEMISTATEST_MASK			(0x3 &lt;&lt; 12)</span>

<span class="cm">/* PRCM_IRQSTATUS_DSP specific bits */</span>

<span class="cm">/* PRCM_IRQENABLE_DSP specific bits */</span>

<span class="cm">/* RM_RSTCTRL_MDM */</span>
<span class="cm">/* 2430 only */</span>
<span class="cp">#define OMAP2430_PWRON1_MDM_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP2430_RST1_MDM_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* RM_RSTST_MDM specific bits */</span>
<span class="cm">/* 2430 only */</span>
<span class="cp">#define OMAP2430_MDM_SECU_VIOL_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP2430_MDM_SW_PWRON1_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP2430_MDM_SW_RST1_MASK			(1 &lt;&lt; 4)</span>

<span class="cm">/* PM_WKEN_MDM */</span>
<span class="cm">/* 2430 only */</span>
<span class="cp">#define OMAP2430_PM_WKEN_MDM_EN_MDM_MASK		(1 &lt;&lt; 0)</span>

<span class="cm">/* PM_WKST_MDM specific bits */</span>
<span class="cm">/* 2430 only */</span>

<span class="cm">/* PM_WKDEP_MDM specific bits */</span>
<span class="cm">/* 2430 only */</span>

<span class="cm">/* PM_PWSTCTRL_MDM specific bits */</span>
<span class="cm">/* 2430 only */</span>
<span class="cp">#define OMAP2430_KILLDOMAINWKUP_MASK			(1 &lt;&lt; 19)</span>

<span class="cm">/* PM_PWSTST_MDM specific bits */</span>
<span class="cm">/* 2430 only */</span>

<span class="cm">/* PRCM_IRQSTATUS_IVA */</span>
<span class="cm">/* 2420 only */</span>

<span class="cm">/* PRCM_IRQENABLE_IVA */</span>
<span class="cm">/* 2420 only */</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
