{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 23:07:03 2017 " "Info: Processing started: Fri Nov 03 23:07:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RCA8_bit -c RCA8_bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RCA8_bit -c RCA8_bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cin overflow 15.766 ns Longest " "Info: Longest tpd from source pin \"cin\" to destination pin \"overflow\" is 15.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cin 1 PIN PIN_V2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 8; PIN Node = 'cin'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "Csc21100_8bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_8bit_add_sub.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.247 ns) + CELL(0.271 ns) 7.370 ns Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder0\|cout~0 2 COMB LCCOMB_X33_Y4_N2 2 " "Info: 2: + IC(6.247 ns) + CELL(0.271 ns) = 7.370 ns; Loc. = LCCOMB_X33_Y4_N2; Fanout = 2; COMB Node = 'Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder0\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.518 ns" { cin Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder0|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 7.767 ns Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder1\|cout~0 3 COMB LCCOMB_X33_Y4_N14 2 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 7.767 ns; Loc. = LCCOMB_X33_Y4_N14; Fanout = 2; COMB Node = 'Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder1\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder0|cout~0 Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder1|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.271 ns) 8.310 ns Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder2\|cout~0 4 COMB LCCOMB_X33_Y4_N26 3 " "Info: 4: + IC(0.272 ns) + CELL(0.271 ns) = 8.310 ns; Loc. = LCCOMB_X33_Y4_N26; Fanout = 3; COMB Node = 'Csc21100_4bit_add_sub:Csc_Bit_Adder0\|add_sub:Csc_Bit_Adder2\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder1|cout~0 Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder2|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 8.719 ns Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder0\|cout~1 5 COMB LCCOMB_X33_Y4_N4 2 " "Info: 5: + IC(0.259 ns) + CELL(0.150 ns) = 8.719 ns; Loc. = LCCOMB_X33_Y4_N4; Fanout = 2; COMB Node = 'Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder0\|cout~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder2|cout~0 Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~1 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.420 ns) 9.406 ns Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder1\|cout~0 6 COMB LCCOMB_X33_Y4_N8 2 " "Info: 6: + IC(0.267 ns) + CELL(0.420 ns) = 9.406 ns; Loc. = LCCOMB_X33_Y4_N8; Fanout = 2; COMB Node = 'Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder1\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~1 Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.420 ns) 10.096 ns Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder2\|cout~0 7 COMB LCCOMB_X33_Y4_N28 2 " "Info: 7: + IC(0.270 ns) + CELL(0.420 ns) = 10.096 ns; Loc. = LCCOMB_X33_Y4_N28; Fanout = 2; COMB Node = 'Csc21100_4bit_add_sub:Csc_Bit_Adder1\|add_sub:Csc_Bit_Adder2\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|cout~0 Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 10.700 ns Csc21100_4bit_add_sub:Csc_Bit_Adder1\|overflow 8 COMB LCCOMB_X34_Y4_N24 1 " "Info: 8: + IC(0.454 ns) + CELL(0.150 ns) = 10.700 ns; Loc. = LCCOMB_X34_Y4_N24; Fanout = 1; COMB Node = 'Csc21100_4bit_add_sub:Csc_Bit_Adder1\|overflow'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|cout~0 Csc21100_4bit_add_sub:Csc_Bit_Adder1|overflow } "NODE_NAME" } } { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_4bit_add_sub.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.258 ns) + CELL(2.808 ns) 15.766 ns overflow 9 PIN PIN_AE22 0 " "Info: 9: + IC(2.258 ns) + CELL(2.808 ns) = 15.766 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'overflow'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.066 ns" { Csc21100_4bit_add_sub:Csc_Bit_Adder1|overflow overflow } "NODE_NAME" } } { "Csc21100_8bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Csc21100_8bit_add_sub.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.492 ns ( 34.83 % ) " "Info: Total cell delay = 5.492 ns ( 34.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.274 ns ( 65.17 % ) " "Info: Total interconnect delay = 10.274 ns ( 65.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.766 ns" { cin Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder0|cout~0 Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder1|cout~0 Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder2|cout~0 Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~1 Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|cout~0 Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|cout~0 Csc21100_4bit_add_sub:Csc_Bit_Adder1|overflow overflow } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.766 ns" { cin {} cin~combout {} Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder0|cout~0 {} Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder1|cout~0 {} Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder2|cout~0 {} Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~1 {} Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|cout~0 {} Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|cout~0 {} Csc21100_4bit_add_sub:Csc_Bit_Adder1|overflow {} overflow {} } { 0.000ns 0.000ns 6.247ns 0.247ns 0.272ns 0.259ns 0.267ns 0.270ns 0.454ns 2.258ns } { 0.000ns 0.852ns 0.271ns 0.150ns 0.271ns 0.150ns 0.420ns 0.420ns 0.150ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 23:07:03 2017 " "Info: Processing ended: Fri Nov 03 23:07:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
