// Seed: 2714276523
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wand id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5;
  assign id_3 = id_5 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output tri0 id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = -1'd0;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_5
  );
endmodule
