Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Mon Jan 30 18:20:10 2023
| Host              : adx-pc running 64-bit Ubuntu 22.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bae_io_top_timing_summary_routed.rpt -pb bae_io_top_timing_summary_routed.pb -rpx bae_io_top_timing_summary_routed.rpx -warn_on_violation
| Design            : bae_io_top
| Device            : xcvm1802-vsva2197
| Speed File        : -2MP  PRODUCTION 2.10 2022-05-19
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           
AVAL-344  Warning           Design_needs_USER_RAM_AVERAGE_ACTIVITY_set          1           
CLKC-72   Advisory          Substitute PLL for MMCME5 check                     1           
CLKC-75   Advisory          MMCME5 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.464        0.000                      0                 6203        0.030        0.000                      0                 6203        4.000        0.000                       0                  2674  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_iro                                                  {0.000 1.250}        2.500           400.000         
clk_pl_0                                                 {0.000 5.000}        10.000          100.000         
design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkout1_primitive                                      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                                   4.620        0.000                       0                     1  
design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clk_in1                                                                                                                                                    4.609        0.000                       0                     1  
  clkout1_primitive                                            6.464        0.000                      0                 6203        0.030        0.000                      0                 6203        4.000        0.000                       0                  2672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                clkout1_primitive  
(none)             clkout1_primitive  clkout1_primitive  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                clkout1_primitive  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFG_PS/I  n/a            0.934         10.000      9.066      BUFG_PS_X0Y6  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Low Pulse Width   Slow    BUFG_PS/I  n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Low Pulse Width   Fast    BUFG_PS/I  n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Slow    BUFG_PS/I  n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Fast    BUFG_PS/I  n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clk_in1
  To Clock:  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clk_in1 }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME5/CLKIN1  n/a            0.934         10.000      9.066      MMCM_X1Y0  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y0  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X1Y0  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X1Y0  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X1Y0  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X1Y0  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        6.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.024ns (30.197%)  route 2.367ns (69.803%))
  Logic Levels:           10  (LOOKAHEAD8=2 LUT2=1 LUT4=1 LUT6=5 LUTCY1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 13.328 - 10.000 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.052ns (routing 0.671ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.595ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.052     3.838    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X86Y101        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.930 r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/Q
                         net (fo=41, routed)          0.323     4.253    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/Q[4]
    SLICE_X85Y95         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     4.377 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/wr_tc_config_o_INST_0_i_1/O
                         net (fo=12, routed)          0.379     4.756    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/opcode_reg[4]
    SLICE_X89Y98         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.029     4.785 f  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/FSM_onehot_state_rd_wr[2]_i_14/O
                         net (fo=21, routed)          0.396     5.181    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg_n_35
    SLICE_X95Y99         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.121     5.302 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_24/O
                         net (fo=7, routed)           0.226     5.528    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_24_n_0
    SLICE_X92Y98         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.119     5.647 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_41/O
                         net (fo=7, routed)           0.181     5.828    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_41_n_0
    SLICE_X92Y99         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.878 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_51/O
                         net (fo=2, routed)           0.288     6.166    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_51_n_0
    SLICE_X95Y100        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.082     6.248 r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_37/O
                         net (fo=4, routed)           0.247     6.495    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg_i_20/I2
    SLICE_X93Y100        LUTCY1 (Prop_G5LUT_SLICEM_I2_PROP)
                                                      0.116     6.611 r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg_i_20/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     6.613    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg_i_20_n_3
    SLICE_X93Y100        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.124     6.737 r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg_i_5/COUTH
                         net (fo=3, routed)           0.002     6.739    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg_i_5_n_3
    SLICE_X93Y101        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.779 r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg_i_4/COUTH
                         net (fo=1, routed)           0.259     7.038    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp1
    SLICE_X90Y100        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.127     7.165 r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_1/O
                         net (fo=1, routed)           0.064     7.229    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_1_n_0
    SLICE_X90Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.835    13.328    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X90Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg/C
                         clock pessimism              0.429    13.757    
                         clock uncertainty           -0.072    13.685    
    SLICE_X90Y100        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    13.693    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.813ns (24.819%)  route 2.463ns (75.181%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns = ( 13.313 - 10.000 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.052ns (routing 0.671ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.595ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.052     3.838    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X86Y101        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.930 r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/Q
                         net (fo=41, routed)          0.323     4.253    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/Q[4]
    SLICE_X85Y95         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     4.377 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/wr_tc_config_o_INST_0_i_1/O
                         net (fo=12, routed)          0.398     4.775    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg_n_36
    SLICE_X93Y98         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.088     4.863 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.244     5.107    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X95Y98         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.096     5.203 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.296     5.499    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X92Y99         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.092     5.591 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.399     5.990    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X94Y100        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.085     6.075 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     6.114    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X94Y100        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     6.262 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.348     6.610    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X89Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.088     6.698 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.415     7.113    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X77Y98         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.820    13.313    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X77Y98         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[3]/C
                         clock pessimism              0.429    13.742    
                         clock uncertainty           -0.072    13.670    
    SLICE_X77Y98         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.090    13.580    axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.580    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.813ns (24.819%)  route 2.463ns (75.181%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns = ( 13.313 - 10.000 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.052ns (routing 0.671ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.595ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.052     3.838    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X86Y101        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.930 r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/Q
                         net (fo=41, routed)          0.323     4.253    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/Q[4]
    SLICE_X85Y95         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     4.377 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/wr_tc_config_o_INST_0_i_1/O
                         net (fo=12, routed)          0.398     4.775    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg_n_36
    SLICE_X93Y98         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.088     4.863 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.244     5.107    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X95Y98         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.096     5.203 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.296     5.499    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X92Y99         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.092     5.591 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.399     5.990    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X94Y100        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.085     6.075 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     6.114    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X94Y100        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     6.262 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.348     6.610    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X89Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.088     6.698 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.415     7.113    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X77Y98         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.820    13.313    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X77Y98         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[4]/C
                         clock pessimism              0.429    13.742    
                         clock uncertainty           -0.072    13.670    
    SLICE_X77Y98         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.090    13.580    axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.580    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.813ns (24.834%)  route 2.461ns (75.166%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns = ( 13.313 - 10.000 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.052ns (routing 0.671ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.595ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.052     3.838    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X86Y101        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.930 r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/Q
                         net (fo=41, routed)          0.323     4.253    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/Q[4]
    SLICE_X85Y95         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     4.377 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/wr_tc_config_o_INST_0_i_1/O
                         net (fo=12, routed)          0.398     4.775    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg_n_36
    SLICE_X93Y98         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.088     4.863 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.244     5.107    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X95Y98         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.096     5.203 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.296     5.499    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X92Y99         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.092     5.591 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.399     5.990    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X94Y100        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.085     6.075 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     6.114    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X94Y100        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     6.262 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.348     6.610    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X89Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.088     6.698 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.413     7.111    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X77Y98         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.820    13.313    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X77Y98         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[2]/C
                         clock pessimism              0.429    13.742    
                         clock uncertainty           -0.072    13.670    
    SLICE_X77Y98         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.089    13.581    axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.813ns (24.858%)  route 2.458ns (75.142%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns = ( 13.313 - 10.000 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.052ns (routing 0.671ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.595ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.052     3.838    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X86Y101        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.930 r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/Q
                         net (fo=41, routed)          0.323     4.253    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/Q[4]
    SLICE_X85Y95         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     4.377 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/wr_tc_config_o_INST_0_i_1/O
                         net (fo=12, routed)          0.398     4.775    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg_n_36
    SLICE_X93Y98         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.088     4.863 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.244     5.107    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X95Y98         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.096     5.203 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.296     5.499    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X92Y99         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.092     5.591 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.399     5.990    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X94Y100        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.085     6.075 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     6.114    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X94Y100        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     6.262 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.348     6.610    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X89Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.088     6.698 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.410     7.108    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X77Y98         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.820    13.313    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X77Y98         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[0]/C
                         clock pessimism              0.429    13.742    
                         clock uncertainty           -0.072    13.670    
    SLICE_X77Y98         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.087    13.583    axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.813ns (24.858%)  route 2.458ns (75.142%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns = ( 13.313 - 10.000 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.052ns (routing 0.671ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.595ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.052     3.838    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X86Y101        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.930 r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/Q
                         net (fo=41, routed)          0.323     4.253    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/Q[4]
    SLICE_X85Y95         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     4.377 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/wr_tc_config_o_INST_0_i_1/O
                         net (fo=12, routed)          0.398     4.775    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg_n_36
    SLICE_X93Y98         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.088     4.863 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.244     5.107    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X95Y98         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.096     5.203 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.296     5.499    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X92Y99         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.092     5.591 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.399     5.990    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X94Y100        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.085     6.075 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     6.114    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X94Y100        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     6.262 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.348     6.610    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X89Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.088     6.698 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.410     7.108    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X77Y98         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.820    13.313    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X77Y98         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[1]/C
                         clock pessimism              0.429    13.742    
                         clock uncertainty           -0.072    13.670    
    SLICE_X77Y98         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.087    13.583    axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.742ns (23.320%)  route 2.440ns (76.680%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 13.319 - 10.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.671ns, distribution 1.397ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.595ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.068     3.854    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X88Y99         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     3.944 r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[5]/Q
                         net (fo=42, routed)          0.352     4.296    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/Q[5]
    SLICE_X85Y95         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.055     4.351 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/wr_tc_config_o_INST_0_i_1/O
                         net (fo=12, routed)          0.398     4.749    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg_n_36
    SLICE_X93Y98         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.088     4.837 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.244     5.081    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X95Y98         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.096     5.177 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.296     5.473    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X92Y99         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.092     5.565 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.399     5.964    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X94Y100        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.085     6.049 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     6.088    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X94Y100        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     6.236 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.348     6.584    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X89Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.088     6.672 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.364     7.036    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X85Y95         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.826    13.319    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X85Y95         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[0]/C
                         clock pessimism              0.429    13.748    
                         clock uncertainty           -0.072    13.676    
    SLICE_X85Y95         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.087    13.589    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.742ns (23.320%)  route 2.440ns (76.680%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 13.319 - 10.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.671ns, distribution 1.397ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.595ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.068     3.854    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X88Y99         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     3.944 r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[5]/Q
                         net (fo=42, routed)          0.352     4.296    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/Q[5]
    SLICE_X85Y95         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.055     4.351 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/wr_tc_config_o_INST_0_i_1/O
                         net (fo=12, routed)          0.398     4.749    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg_n_36
    SLICE_X93Y98         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.088     4.837 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.244     5.081    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X95Y98         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.096     5.177 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.296     5.473    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X92Y99         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.092     5.565 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.399     5.964    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X94Y100        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.085     6.049 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     6.088    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X94Y100        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     6.236 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.348     6.584    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X89Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.088     6.672 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.364     7.036    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X85Y95         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.826    13.319    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X85Y95         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[1]/C
                         clock pessimism              0.429    13.748    
                         clock uncertainty           -0.072    13.676    
    SLICE_X85Y95         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.087    13.589    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.742ns (23.543%)  route 2.410ns (76.457%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 13.328 - 10.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.671ns, distribution 1.397ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.595ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.068     3.854    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X88Y99         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     3.944 r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[5]/Q
                         net (fo=42, routed)          0.352     4.296    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/Q[5]
    SLICE_X85Y95         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.055     4.351 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/wr_tc_config_o_INST_0_i_1/O
                         net (fo=12, routed)          0.398     4.749    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg_n_36
    SLICE_X93Y98         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.088     4.837 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.244     5.081    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X95Y98         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.096     5.177 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.296     5.473    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X92Y99         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.092     5.565 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.399     5.964    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X94Y100        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.085     6.049 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     6.088    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X94Y100        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     6.236 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.348     6.584    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X89Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.088     6.672 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.334     7.006    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X84Y96         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.835    13.328    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X84Y96         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[3]/C
                         clock pessimism              0.429    13.757    
                         clock uncertainty           -0.072    13.685    
    SLICE_X84Y96         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.089    13.596    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.742ns (23.561%)  route 2.407ns (76.439%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 13.327 - 10.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.671ns, distribution 1.397ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.595ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.068     3.854    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X88Y99         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     3.944 r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[5]/Q
                         net (fo=42, routed)          0.352     4.296    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/Q[5]
    SLICE_X85Y95         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.055     4.351 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/wr_tc_config_o_INST_0_i_1/O
                         net (fo=12, routed)          0.398     4.749    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg_n_36
    SLICE_X93Y98         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.088     4.837 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.244     5.081    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X95Y98         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.096     5.177 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.296     5.473    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X92Y99         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.092     5.565 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.399     5.964    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X94Y100        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.085     6.049 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     6.088    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X94Y100        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     6.236 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.348     6.584    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X89Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.088     6.672 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.332     7.004    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X86Y96         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.834    13.327    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X86Y96         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[5]/C
                         clock pessimism              0.429    13.756    
                         clock uncertainty           -0.072    13.684    
    SLICE_X86Y96         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.090    13.594    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  6.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_cap_ctrl/inst/scnt_cmp_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.070ns (35.000%)  route 0.130ns (65.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.302ns (routing 0.420ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.506ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.302     2.275    axis_ila_0_i/inst/cc_axis_mu0/inst/clk
    SLICE_X96Y90         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y90         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     2.325 r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/Q
                         net (fo=1, routed)           0.106     2.431    axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/MU_EQ.drive_o6_reg
    SLICE_X96Y92         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.020     2.451 r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/match_out_INST_0/O
                         net (fo=1, routed)           0.024     2.475    axis_ila_0_i/inst/axis_cap_ctrl/inst/scnt_eq_trig_pos
    SLICE_X96Y92         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/scnt_cmp_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.524     2.793    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X96Y92         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/scnt_cmp_q_reg/C
                         clock pessimism             -0.382     2.411    
    SLICE_X96Y92         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     2.446    axis_ila_0_i/inst/axis_cap_ctrl/inst/scnt_cmp_q_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.049ns (31.410%)  route 0.107ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.297ns (routing 0.420ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.506ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.297     2.270    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X86Y89         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     2.319 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.107     2.426    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_wire[37]
    SLICE_X88Y89         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.518     2.787    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X88Y89         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[37]/C
                         clock pessimism             -0.427     2.360    
    SLICE_X88Y89         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     2.395    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/scnt_cmp_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_8/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.059ns (29.910%)  route 0.138ns (70.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.302ns (routing 0.420ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.506ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.302     2.275    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X96Y92         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/scnt_cmp_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y92         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     2.325 f  axis_ila_0_i/inst/axis_cap_ctrl/inst/scnt_cmp_q_reg/Q
                         net (fo=4, routed)           0.114     2.440    axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_8/scnt_cmp_q
    SLICE_X99Y91         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.009     2.449 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_8/FSM_onehot_state[2]_i_1__1/O
                         net (fo=1, routed)           0.024     2.473    axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_8/FSM_onehot_state[2]_i_1__1_n_0
    SLICE_X99Y91         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_8/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.517     2.786    axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_8/ila_clk
    SLICE_X99Y91         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_8/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.382     2.404    
    SLICE_X99Y91         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     2.438    axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_8/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Net Delay (Source):      1.265ns (routing 0.420ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.506ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.265     2.238    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X89Y97         SRL16E                                       r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y97         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.352 r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/Q
                         net (fo=1, routed)           0.016     2.368    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2_n_0
    SLICE_X89Y97         FDRE                                         r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.516     2.785    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X89Y97         FDRE                                         r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[3]/C
                         clock pessimism             -0.489     2.295    
    SLICE_X89Y97         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     2.330    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Net Delay (Source):      1.267ns (routing 0.420ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.506ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.267     2.240    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X97Y96         SRL16E                                       r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.354 r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/Q
                         net (fo=1, routed)           0.016     2.370    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2_n_0
    SLICE_X97Y96         FDRE                                         r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.513     2.782    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X97Y96         FDRE                                         r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[3]/C
                         clock pessimism             -0.485     2.297    
    SLICE_X97Y96         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     2.332    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[301]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_C_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (29.071%)  route 0.120ns (70.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.289ns (routing 0.420ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.506ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.289     2.262    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_ACLK
    SLICE_X79Y92         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[301]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y92         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.311 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[301]/Q
                         net (fo=3, routed)           0.120     2.431    axis_ila_0_i/inst/axis_ila_intf/inst/trigger_pos_readback[45]
    SLICE_X81Y92         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_C_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.513     2.782    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X81Y92         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_C_reg[13]/C
                         clock pessimism             -0.427     2.355    
    SLICE_X81Y92         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.035     2.390    axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_C_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[298]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_C_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.049ns (22.962%)  route 0.164ns (77.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.289ns (routing 0.420ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.506ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.289     2.262    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_ACLK
    SLICE_X79Y92         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[298]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y92         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.311 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[298]/Q
                         net (fo=3, routed)           0.164     2.476    axis_ila_0_i/inst/axis_ila_intf/inst/trigger_pos_readback[42]
    SLICE_X77Y90         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_C_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.509     2.778    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X77Y90         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_C_reg[10]/C
                         clock pessimism             -0.382     2.396    
    SLICE_X77Y90         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     2.431    axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_C_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/arm_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/arm_t_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.050ns (22.988%)  route 0.168ns (77.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.293ns (routing 0.420ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.506ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.293     2.266    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X91Y92         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/arm_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     2.316 r  axis_ila_0_i/inst/axis_ila_intf/inst/arm_s_reg/Q
                         net (fo=3, routed)           0.168     2.484    axis_ila_0_i/inst/axis_ila_intf/inst/arm_s
    SLICE_X89Y91         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/arm_t_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.514     2.783    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X89Y91         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/arm_t_dly_reg/C
                         clock pessimism             -0.382     2.401    
    SLICE_X89Y91         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.035     2.436    axis_ila_0_i/inst/axis_ila_intf/inst/arm_t_dly_reg
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.918%)  route 0.175ns (78.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.294ns (routing 0.420ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.506ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.294     2.267    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_ACLK
    SLICE_X89Y93         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.316 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[100]/Q
                         net (fo=3, routed)           0.175     2.491    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_in[100]
    SLICE_X88Y89         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.518     2.787    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X88Y89         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[100]/C
                         clock pessimism             -0.382     2.405    
    SLICE_X88Y89         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.035     2.440    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[100]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/tc_axis_mu0/inst/FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.083ns (35.747%)  route 0.149ns (64.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.293ns (routing 0.420ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.506ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.293     2.266    axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_clk
    SLICE_X91Y91         FDRE                                         r  axis_ila_0_i/inst/tc_axis_mu0/inst/FSM_sequential_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.315 r  axis_ila_0_i/inst/tc_axis_mu0/inst/FSM_sequential_next_state_reg[1]/Q
                         net (fo=7, routed)           0.134     2.450    axis_ila_0_i/inst/tc_axis_mu0/inst/next_state[1]
    SLICE_X92Y92         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.034     2.484 r  axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_data_i_1/O
                         net (fo=1, routed)           0.015     2.499    axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_data_i_1_n_0
    SLICE_X92Y92         FDRE                                         r  axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.522     2.791    axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_clk
    SLICE_X92Y92         FDRE                                         r  axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_data_reg/C
                         clock pessimism             -0.382     2.409    
    SLICE_X92Y92         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     2.444    axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_data_reg
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NSU512/CLK  n/a            2.000         10.000      8.000      NOC_NSU512_X0Y2  design_1_wrapper_i/design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X89Y97     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X97Y96     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X95Y90     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X97Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X97Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X93Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[1].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X93Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[1].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X95Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[2].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X95Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[2].l1_cfglut/S2/CLK
Low Pulse Width   Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X0Y2  design_1_wrapper_i/design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X0Y2  design_1_wrapper_i/design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X89Y97     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X89Y97     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X97Y96     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X97Y96     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X95Y90     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X95Y90     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X97Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S1/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X97Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S1/CLK
High Pulse Width  Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X0Y2  design_1_wrapper_i/design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X0Y2  design_1_wrapper_i/design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X89Y97     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X89Y97     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X97Y96     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X97Y96     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X95Y90     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X95Y90     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X97Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S1/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X97Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S1/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.569ns  (logic 0.119ns (7.584%)  route 1.450ns (92.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.822ns (routing 0.595ns, distribution 1.227ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=1, routed)           1.398     1.398    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X76Y113        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.119     1.517 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.052     1.569    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X76Y113        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.822     3.315    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X76Y113        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.055ns (5.876%)  route 0.881ns (94.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.511ns (routing 0.506ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=1, routed)           0.857     0.857    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X76Y113        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.055     0.912 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.024     0.936    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X76Y113        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.511     2.780    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X76Y113        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[2].l1_cfglut/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.469ns  (logic 0.784ns (53.370%)  route 0.685ns (46.630%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT2=1 LUTCY1=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.671ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.595ns, distribution 1.235ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.000     3.786    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[2].l1_cfglut/CLK
    SLICE_X95Y88         SRLC32E                                      r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[2].l1_cfglut/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y88         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.173 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[2].l1_cfglut/S1/Q
                         net (fo=2, routed)           0.379     4.552    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_6/I2
    SLICE_X94Y88         LUTCY1 (Prop_G5LUT_SLICEL_I2_PROP)
                                                      0.112     4.664 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_6/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     4.665    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/PROP_net_14
    SLICE_X94Y88         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123     4.788 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.789    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X94Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     4.831 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.237     5.068    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_2
    SLICE_X95Y90         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.120     5.188 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.067     5.255    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X95Y90         FDRE                                         r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.830     3.323    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/clk
    SLICE_X95Y90         FDRE                                         r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.345ns  (logic 0.091ns (6.764%)  route 1.254ns (93.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.671ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.595ns, distribution 1.239ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.085     3.871    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X72Y114        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.962 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=634, routed)         1.254     5.216    axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst
    SLICE_X94Y95         FDCE                                         f  axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.834     3.327    axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/dest_clk
    SLICE_X94Y95         FDCE                                         r  axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.345ns  (logic 0.091ns (6.764%)  route 1.254ns (93.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.671ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.595ns, distribution 1.239ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.085     3.871    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X72Y114        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.962 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=634, routed)         1.254     5.216    axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst
    SLICE_X94Y95         FDCE                                         f  axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.834     3.327    axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/dest_clk
    SLICE_X94Y95         FDCE                                         r  axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.757ns  (logic 0.472ns (62.351%)  route 0.285ns (37.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.671ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.595ns, distribution 1.249ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.008     3.794    axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_srl/CLK
    SLICE_X93Y90         SRLC32E                                      r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y90         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.181 r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.221     4.402    axis_ila_0_i/inst/cc_axis_mu0/inst/drive_o6
    SLICE_X96Y90         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.085     4.487 r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_i_1/O
                         net (fo=1, routed)           0.064     4.551    axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_i_1_n_0
    SLICE_X96Y90         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.844     3.337    axis_ila_0_i/inst/cc_axis_mu0/inst/clk
    SLICE_X96Y90         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.737ns  (logic 0.472ns (64.043%)  route 0.265ns (35.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.671ns, distribution 1.334ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.595ns, distribution 1.245ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.005     3.791    axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_srl/CLK
    SLICE_X91Y89         SRLC32E                                      r  axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.178 r  axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.194     4.372    axis_ila_0_i/inst/cc_axis_mu3/inst/drive_o6
    SLICE_X92Y91         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.085     4.457 r  axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_o6_reg_i_1/O
                         net (fo=1, routed)           0.071     4.528    axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_o6_reg_i_1_n_0
    SLICE_X92Y91         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.840     3.333    axis_ila_0_i/inst/cc_axis_mu3/inst/clk
    SLICE_X92Y91         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.729ns  (logic 0.505ns (69.273%)  route 0.224ns (30.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.671ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.595ns, distribution 1.245ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.007     3.793    axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_srl/CLK
    SLICE_X93Y92         SRLC32E                                      r  axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y92         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.180 r  axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.166     4.346    axis_ila_0_i/inst/cc_axis_mu2/inst/drive_o6
    SLICE_X92Y91         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.118     4.464 r  axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_i_1/O
                         net (fo=1, routed)           0.058     4.522    axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_i_1_n_0
    SLICE_X92Y91         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.840     3.333    axis_ila_0_i/inst/cc_axis_mu2/inst/clk
    SLICE_X92Y91         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.680ns  (logic 0.474ns (69.706%)  route 0.206ns (30.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 0.671ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.595ns, distribution 1.242ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.003     3.789    axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/CLK
    SLICE_X99Y94         SRLC32E                                      r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y94         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.176 r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.148     4.324    axis_ila_0_i/inst/cc_axis_mu1/inst/drive_o6
    SLICE_X100Y94        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.087     4.411 r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_i_1/O
                         net (fo=1, routed)           0.058     4.469    axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_i_1_n_0
    SLICE_X100Y94        FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.837     3.330    axis_ila_0_i/inst/cc_axis_mu1/inst/clk
    SLICE_X100Y94        FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.093ns (15.551%)  route 0.505ns (84.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.671ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.595ns, distribution 1.242ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.075     3.861    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X96Y92         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y92         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     3.954 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/Q
                         net (fo=10, routed)          0.505     4.459    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[6]
    SLICE_X88Y93         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.837     3.330    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X88Y93         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.599ns  (logic 0.091ns (15.197%)  route 0.508ns (84.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.671ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.595ns, distribution 1.232ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.069     3.855    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X90Y90         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y90         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.091     3.946 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[7]/Q
                         net (fo=6, routed)           0.508     4.454    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[7]
    SLICE_X85Y89         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.827     3.320    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X85Y89         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.596ns  (logic 0.092ns (15.432%)  route 0.504ns (84.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.671ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.595ns, distribution 1.239ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.069     3.855    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X90Y90         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y90         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.947 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/Q
                         net (fo=5, routed)           0.504     4.451    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[8]
    SLICE_X80Y91         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.834     3.327    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X80Y91         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.265ns (routing 0.420ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.506ns, distribution 1.008ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.265     2.238    axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_clk
    SLICE_X95Y91         SRLC32E                                      r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y91         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.352 r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/Q
                         net (fo=1, routed)           0.016     2.368    axis_ila_0_i/inst/tc_axis_mu0/inst/drive_o6
    SLICE_X95Y91         FDRE                                         r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.514     2.783    axis_ila_0_i/inst/tc_axis_mu0/inst/clk
    SLICE_X95Y91         FDRE                                         r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/last.l1_last_cfglut/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/match_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.420ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.506ns, distribution 1.009ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.266     2.239    axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/cfg_clk
    SLICE_X93Y91         SRLC32E                                      r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/last.l1_last_cfglut/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y91         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.353 r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/last.l1_last_cfglut/Q
                         net (fo=1, routed)           0.016     2.369    axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/o6_o
    SLICE_X93Y91         FDRE                                         r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/match_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.515     2.784    axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/clk
    SLICE_X93Y91         FDRE                                         r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/match_dout_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.620%)  route 0.150ns (75.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.420ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.506ns, distribution 1.012ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.299     2.272    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X92Y94         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     2.321 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.150     2.471    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X93Y94         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.518     2.787    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X93Y94         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.050ns (25.111%)  route 0.149ns (74.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.420ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.506ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.299     2.272    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X94Y94         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.322 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/Q
                         net (fo=2, routed)           0.149     2.472    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X94Y94         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.522     2.791    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X94Y94         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.617%)  route 0.158ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.420ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.506ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.302     2.275    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X96Y92         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.324 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/Q
                         net (fo=9, routed)           0.158     2.483    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[7]
    SLICE_X98Y92         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.524     2.793    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X98Y92         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.050ns (23.077%)  route 0.167ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.420ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.506ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.299     2.272    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X94Y90         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     2.322 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[2]/Q
                         net (fo=8, routed)           0.167     2.489    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[2]
    SLICE_X87Y89         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.512     2.781    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X87Y89         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.050ns (23.027%)  route 0.167ns (76.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.420ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.506ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.299     2.272    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X94Y92         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y92         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     2.322 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/Q
                         net (fo=10, routed)          0.167     2.490    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[3]
    SLICE_X94Y93         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.522     2.791    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X94Y93         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.149ns (56.654%)  route 0.114ns (43.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.420ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.506ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.266     2.239    axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/CLK
    SLICE_X99Y94         SRLC32E                                      r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y94         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.353 r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.090     2.443    axis_ila_0_i/inst/cc_axis_mu1/inst/drive_o6
    SLICE_X100Y94        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.035     2.478 r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_i_1/O
                         net (fo=1, routed)           0.024     2.502    axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_i_1_n_0
    SLICE_X100Y94        FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.512     2.781    axis_ila_0_i/inst/cc_axis_mu1/inst/clk
    SLICE_X100Y94        FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.049ns (20.650%)  route 0.188ns (79.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.420ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.506ns, distribution 1.009ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.298     2.271    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X90Y90         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.049     2.320 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[0]/Q
                         net (fo=10, routed)          0.188     2.509    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[0]
    SLICE_X93Y91         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.515     2.784    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X93Y91         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.050ns (21.277%)  route 0.185ns (78.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.420ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.506ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.302     2.275    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X96Y90         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y90         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     2.325 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/done_reg/Q
                         net (fo=2, routed)           0.185     2.510    axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/src_in
    SLICE_X96Y89         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.522     2.791    axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/dest_clk
    SLICE_X96Y89         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.949ns  (logic 0.393ns (41.412%)  route 0.556ns (58.588%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.807ns (routing 0.595ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.136     0.136 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTF
                         net (fo=2, routed)           0.009     0.145    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X84Y125        LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.054     0.199 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.017     0.216    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/I4
    SLICE_X84Y125        LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.064     0.280 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.269     0.549    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[10]
    SLICE_X83Y123        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.139     0.688 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]_i_1/O
                         net (fo=1, routed)           0.261     0.949    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[10]
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.807     3.300    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[3]_i_2/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.725ns  (logic 0.375ns (51.724%)  route 0.350ns (48.276%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.807ns (routing 0.595ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[3]_i_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.039    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[3]_i_2_n_0
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     0.281 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTH
                         net (fo=3, routed)           0.002     0.283    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_3/I4
    SLICE_X84Y126        LUTCY1 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.056     0.339 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_3/LUTCY1_INST/O
                         net (fo=1, routed)           0.253     0.592    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[11]
    SLICE_X83Y123        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.077     0.669 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[11]_i_2/O
                         net (fo=1, routed)           0.056     0.725    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[11]
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.807     3.300    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.363ns (51.344%)  route 0.344ns (48.656%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.807ns (routing 0.595ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.113     0.113 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTD
                         net (fo=2, routed)           0.011     0.124    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X84Y125        LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.058     0.182 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.021     0.203    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/I4
    SLICE_X84Y125        LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.065     0.268 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.265     0.533    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[8]
    SLICE_X83Y123        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.127     0.660 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]_i_1/O
                         net (fo=1, routed)           0.047     0.707    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[8]
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.807     3.300    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.670ns  (logic 0.300ns (44.776%)  route 0.370ns (55.224%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.807ns (routing 0.595ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.054     0.054 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTB
                         net (fo=2, routed)           0.011     0.065    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X84Y125        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.053     0.118 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.020     0.138    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/I4
    SLICE_X84Y125        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.065     0.203 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.268     0.471    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[6]
    SLICE_X83Y123        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.128     0.599 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]_i_1/O
                         net (fo=1, routed)           0.071     0.670    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[6]
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.807     3.300    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_2/LUTCY2_INST/GE
                            (internal pin)
  Destination:            axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.628ns  (logic 0.289ns (46.019%)  route 0.339ns (53.981%))
  Logic Levels:           3  (LOOKAHEAD8=2 LUT2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.830ns (routing 0.595ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y88         LUTCY2                       0.000     0.000 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     0.034    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/GE_net_10
    SLICE_X94Y88         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.127     0.161 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     0.162    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X94Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     0.204 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.237     0.441    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_2
    SLICE_X95Y90         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.120     0.561 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.067     0.628    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X95Y90         FDRE                                         r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.830     3.323    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/clk
    SLICE_X95Y90         FDRE                                         r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.289ns (47.769%)  route 0.316ns (52.231%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.807ns (routing 0.595ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.136     0.136 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTF
                         net (fo=2, routed)           0.009     0.145    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X84Y125        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     0.203 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.262     0.465    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[9]
    SLICE_X83Y123        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.095     0.560 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]_i_1/O
                         net (fo=1, routed)           0.045     0.605    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[9]
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.807     3.300    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.574ns  (logic 0.256ns (44.599%)  route 0.318ns (55.401%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.813ns (routing 0.595ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.113     0.113 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTD
                         net (fo=2, routed)           0.011     0.124    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X84Y125        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.063     0.187 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.261     0.448    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[7]
    SLICE_X86Y124        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     0.528 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]_i_1/O
                         net (fo=1, routed)           0.046     0.574    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[7]
    SLICE_X86Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.813     3.306    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X86Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.540ns  (logic 0.201ns (37.222%)  route 0.339ns (62.778%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.813ns (routing 0.595ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.054     0.054 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTB
                         net (fo=2, routed)           0.011     0.065    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X84Y125        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     0.124 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.271     0.395    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[5]
    SLICE_X86Y124        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.088     0.483 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]_i_1/O
                         net (fo=1, routed)           0.057     0.540    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[5]
    SLICE_X86Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.813     3.306    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X86Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.082ns (30.597%)  route 0.186ns (69.403%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.499ns (routing 0.506ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X84Y125        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.159     0.208    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[5]
    SLICE_X86Y124        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     0.244 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]_i_1/O
                         net (fo=1, routed)           0.024     0.268    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[5]
    SLICE_X86Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.499     2.768    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X86Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_3/LUTCY2_INST/GE
                            (internal pin)
  Destination:            axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.139ns (48.944%)  route 0.145ns (51.056%))
  Logic Levels:           3  (LOOKAHEAD8=2 LUT2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.514ns (routing 0.506ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y88         LUTCY2                       0.000     0.000 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_3/LUTCY2_INST/GE
                         net (fo=1, routed)           0.003     0.003    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/GE_net_11
    SLICE_X94Y88         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GED_COUTH)
                                                      0.065     0.068 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     0.069    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X94Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.021     0.090 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.125     0.215    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_2
    SLICE_X95Y90         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     0.268 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.016     0.284    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X95Y90         FDRE                                         r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.514     2.783    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/clk
    SLICE_X95Y90         FDRE                                         r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.110ns (37.931%)  route 0.180ns (62.069%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.499ns (routing 0.506ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.040     0.040 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTD
                         net (fo=2, routed)           0.003     0.043    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X84Y125        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.029     0.072 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.154     0.226    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[7]
    SLICE_X86Y124        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.041     0.267 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]_i_1/O
                         net (fo=1, routed)           0.023     0.290    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[7]
    SLICE_X86Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.499     2.768    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X86Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.131ns (42.395%)  route 0.178ns (57.605%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.499ns (routing 0.506ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.055     0.055 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTF
                         net (fo=2, routed)           0.002     0.057    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X84Y125        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.029     0.086 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.154     0.240    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[9]
    SLICE_X83Y123        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.047     0.287 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]_i_1/O
                         net (fo=1, routed)           0.022     0.309    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[9]
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.499     2.768    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.131ns (41.325%)  route 0.186ns (58.675%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.499ns (routing 0.506ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X84Y125        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.023     0.044 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.052    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/I4
    SLICE_X84Y125        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.031     0.083 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.158     0.241    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[6]
    SLICE_X83Y123        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.059     0.300 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]_i_1/O
                         net (fo=1, routed)           0.017     0.317    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[6]
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.499     2.768    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.154ns (44.898%)  route 0.189ns (55.102%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.499ns (routing 0.506ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.040     0.040 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTD
                         net (fo=2, routed)           0.003     0.043    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X84Y125        LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.025     0.068 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.006     0.074    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/I4
    SLICE_X84Y125        LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.031     0.105 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.156     0.261    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[8]
    SLICE_X83Y123        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.058     0.319 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]_i_1/O
                         net (fo=1, routed)           0.024     0.343    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[8]
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.499     2.768    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[3]_i_2/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.174ns (49.714%)  route 0.176ns (50.286%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.499ns (routing 0.506ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[3]_i_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.007     0.007    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[3]_i_2_n_0
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.112     0.119 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTH
                         net (fo=3, routed)           0.001     0.120    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_3/I4
    SLICE_X84Y126        LUTCY1 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.030     0.150 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_3/LUTCY1_INST/O
                         net (fo=1, routed)           0.144     0.294    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[11]
    SLICE_X83Y123        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     0.326 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[11]_i_2/O
                         net (fo=1, routed)           0.024     0.350    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[11]
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.499     2.768    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.175ns (37.155%)  route 0.296ns (62.845%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.499ns (routing 0.506ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X84Y125        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.055     0.055 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTF
                         net (fo=2, routed)           0.002     0.057    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X84Y125        LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.024     0.081 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.006     0.087    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/I4
    SLICE_X84Y125        LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.031     0.118 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.156     0.274    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[10]
    SLICE_X83Y123        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.065     0.339 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]_i_1/O
                         net (fo=1, routed)           0.132     0.471    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[10]
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.499     2.768    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y123        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/C





