Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/gts_inst.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/hps_subsys/gts_inst --family="Agilex 5" --part=A5ED065BB32AE5SR0
Info: gts_inst: "Transforming system: gts_inst"
Info: gts_inst: "Naming system components in system: gts_inst"
Info: gts_inst: "Processing generation queue"
Info: gts_inst: "Generating: gts_inst"
Info: gts_inst: "Generating: gts_inst_intel_srcss_gts_200_bg3co7q"
Info: gts_inst: Done "gts_inst" with 2 modules, 6 files
Info: Finished: Create HDL design files for synthesis
