#--(C) Copyright 2020 - 2021 Xilinx, Inc. 
#--Copyright (C) 2022, Advanced Micro Devices, Inc 
#--SPDX-License-Identifier: Apache-2.0
*************************************************************************
Vivado Project Creation
	- Open Vivado 2022.1
        - Browse to ug1305-embedded-design-tutorial/vck190/pl/pl_hsdp
	- In the Tcl Console, type the following command
			/> source build.tcl
	- Vivado® tool will recreate the provided block design and create a RTL top wrapper.
	- In the Flow Navigator pane on the left-hand side under Program and Debug, click Generate Device Image.