# invert_and_threshold SmartHLS Module

This is the Track 1 SmartHLS source module.

Key files:

- `config.tcl`
- `Makefile`
- `Makefile.user`
- `main_variations/main.fifo.cpp`

Generated integration/RTL source is stored in `../../fpga-source/`.
