+------------------------------------------------------------------------+
; QoR Summary                                                            ;
+-------------------------------------+----------------------------------+
; Logic Utilization (in ALMs)         ; 68,742.0 / 222,400 (30.9 %)      ;
; Total Combinational ALUTs           ; 100301                           ;
; Total Registers                     ; 220741                           ;
; Total DSP Blocks                    ; 570 / 846 (67.4 %)               ;
; Total Block Memory Bits             ; 24,732,932 / 32,993,280 (75.0 %) ;
; Total RAM Blocks                    ; 1,279 / 1,611 (79.4 %)           ;
; Total MLABs                         ; 345.0                            ;
; AI Suite IP Fmax                    ; 314.27 MHz                       ;
; Actual AI Suite IPs Clock Frequency ; 313.89 MHz                       ;
+-------------------------------------+----------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+----------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; Entity Name                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+----------------------------------------------------------------------------------+
; top                                                                                                               ; 99320               ; 162042        ; 570        ; 24732964          ; Total                                                                            ;
; Total non AI Suite IPs                                                                                            ; 25439 (26%)         ; 26676 (16%)   ; 0 (0%)     ; 8976 (0%)         ; Total non AI Suite IPs                                                           ;
; Total AI Suite IPs                                                                                                ; 73881 (74%)         ; 135366 (84%)  ; 570 (100%) ; 24723988 (100%)   ; Total AI Suite IPs                                                               ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 73881 (100%)        ; 135366 (100%) ; 570 (100%) ; 24723988 (100%)   ; dla_top_wrapper_32x32_i5x1_fp16_sb40960_poolk4_actk32_prelu_clamp_softmaxk1_AGX5 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 73881 (100%)        ; 135366 (100%) ; 570 (100%) ; 24723988 (100%)   ; dla_top                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 4398 (6%)           ; 6349 (5%)     ; 16 (3%)    ; 262144 (1%)       ; dla_aux_activation_top                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 58 (0%)             ; 591 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_config_decoder                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 4339 (6%)           ; 5749 (4%)     ; 16 (3%)    ; 262144 (1%)       ; dla_aux_activation_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 920 (1%)            ; 1519 (1%)     ; 0 (0%)     ; 160768 (1%)       ; dla_config_network                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 64 (0%)             ; 68 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)     ; 8704 (0%)         ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 628 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network_node                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5747 (8%)           ; 12074 (9%)    ; 0 (0%)     ; 625152 (3%)       ; dla_dma                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 889 (1%)            ; 1696 (1%)     ; 0 (0%)     ; 95744 (0%)        ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1177 (2%)           ; 3352 (2%)     ; 0 (0%)     ; 147968 (1%)       ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 940 (1%)            ; 2783 (2%)     ; 0 (0%)     ; 147968 (1%)       ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 952 (1%)            ; 1251 (1%)     ; 0 (0%)     ; 33280 (0%)        ; dla_dma_csr                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1699 (2%)           ; 2880 (2%)     ; 0 (0%)     ; 200192 (1%)       ; dla_dma_writer                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 86 (0%)             ; 105 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 512 (0%)      ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5326 (7%)           ; 5875 (4%)     ; 0 (0%)     ; 65536 (0%)        ; dla_interface_profiling_counters                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 65536 (0%)        ; altera_syncram                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 45508 (62%)         ; 85285 (63%)   ; 544 (95%)  ; 23111188 (93%)    ; dla_pe_array_system                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 4 (0%)              ; 4 (0%)        ; 0 (0%)     ; 1556 (0%)         ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 82 (0%)       ; 0 (0%)     ; 524288 (2%)       ; dla_exit_fifo                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 8517 (12%)          ; 13291 (10%)   ; 0 (0%)     ; 15933440 (64%)    ; dla_input_feeder                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 36640 (50%)         ; 57588 (43%)   ; 544 (95%)  ; 0 (0%)            ; dla_pe_array                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 104 (0%)            ; 14169 (10%)   ; 0 (0%)     ; 6651904 (27%)     ; dla_filter_bias_scale_scratchpad                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 173 (0%)            ; 151 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 3625 (5%)           ; 6290 (5%)     ; 0 (0%)     ; 425984 (2%)       ; dla_aux_pool_top                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 178 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 3619 (5%)           ; 6103 (5%)     ; 0 (0%)     ; 425984 (2%)       ; dla_aux_pool_group                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 812 (1%)            ; 2430 (2%)     ; 10 (2%)    ; 73216 (0%)        ; dla_aux_softmax_top                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 807 (1%)            ; 2370 (2%)     ; 10 (2%)    ; 73216 (0%)        ; dla_aux_softmax_group                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 974 (1%)            ; 1549 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 74 (0%)             ; 657 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 1025 (1%)           ; 1551 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 33 (0%)             ; 585 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 517 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 5293 (7%)           ; 10431 (8%)    ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                          ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+----------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+-------------+----------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs           ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks       ; Entity Name                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+-------------+----------------------------------------------------------------------------------+
; top                                                                                                               ; 68742.0        ; 100301              ; 220741        ; 570        ; 24732932          ; 345.0        ; 1279        ; Total                                                                            ;
; Total non AI Suite IPs                                                                                            ; 13471.5 (20%)  ; 25617 (26%)         ; 44495 (20%)   ; 0 (0%)     ; 8944 (0%)         ; 1.0 (0%)     ; 10 (1%)     ; Total non AI Suite IPs                                                           ;
; Total AI Suite IPs                                                                                                ; 55270.5 (80%)  ; 74684 (74%)         ; 176246 (80%)  ; 570 (100%) ; 24723988 (100%)   ; 344.0 (100%) ; 1269 (99%)  ; Total AI Suite IPs                                                               ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 55270.5 (100%) ; 74684 (100%)        ; 176246 (100%) ; 570 (100%) ; 24723988 (100%)   ; 344.0 (100%) ; 1269 (100%) ; dla_top_wrapper_32x32_i5x1_fp16_sb40960_poolk4_actk32_prelu_clamp_softmaxk1_AGX5 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 55270.5 (100%) ; 74684 (100%)        ; 176246 (100%) ; 570 (100%) ; 24723988 (100%)   ; 344.0 (100%) ; 1269 (100%) ; dla_top                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 2950.6 (5%)    ; 4552 (6%)           ; 12749 (7%)    ; 16 (3%)    ; 262144 (1%)       ; 28.0 (8%)    ; 13 (1%)     ; dla_aux_activation_top                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 176.7 (0%)     ; 67 (0%)             ; 603 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_activation_config_decoder                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 2771.6 (5%)    ; 4484 (6%)           ; 12120 (7%)    ; 16 (3%)    ; 262144 (1%)       ; 28.0 (8%)    ; 13 (1%)     ; dla_aux_activation_group                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.3 (0%)       ; 1 (0%)              ; 26 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.0 (0%)       ; 0 (0%)              ; 8 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0.8 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.9 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.0 (0%)       ; 1 (0%)              ; 43 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1.7 (0%)       ; 1 (0%)              ; 27 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.6 (0%)       ; 1 (0%)              ; 8 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.8 (0%)       ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.1 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.8 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.7 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 694.0 (1%)     ; 933 (1%)            ; 1784 (1%)     ; 0 (0%)     ; 160768 (1%)       ; 0.0 (0%)     ; 12 (1%)     ; dla_config_network                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 42.8 (0%)      ; 65 (0%)             ; 116 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 38.7 (0%)      ; 64 (0%)             ; 85 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 38.2 (0%)      ; 65 (0%)             ; 88 (0%)       ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 38.0 (0%)      ; 64 (0%)             ; 82 (0%)       ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 42.5 (0%)      ; 73 (0%)             ; 95 (0%)       ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 38.6 (0%)      ; 64 (0%)             ; 91 (0%)       ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 39.7 (0%)      ; 65 (0%)             ; 102 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 40.9 (0%)      ; 72 (0%)             ; 90 (0%)       ; 0 (0%)     ; 8704 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 39.5 (0%)      ; 63 (0%)             ; 88 (0%)       ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 82.1 (0%)      ; 105 (0%)            ; 175 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 81.8 (0%)      ; 107 (0%)            ; 172 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 85.2 (0%)      ; 105 (0%)            ; 169 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 318.1 (1%)     ; 64 (0%)             ; 333 (0%)      ; 0 (0%)     ; 0 (0%)            ; 26.0 (8%)    ; 0 (0%)      ; dla_acl_dcfifo                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.6 (0%)      ; 41 (0%)             ; 103 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.6 (0%)      ; 39 (0%)             ; 65 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network_node                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 24.1 (0%)      ; 41 (0%)             ; 49 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 7.7 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 7.2 (0%)       ; 13 (0%)             ; 16 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 7.8 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0.8 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_cdc_reset_async                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5387.6 (10%)   ; 5746 (8%)           ; 11840 (7%)    ; 0 (0%)     ; 625152 (3%)       ; 111.0 (32%)  ; 39 (3%)     ; dla_dma                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 750.8 (1%)     ; 889 (1%)            ; 1852 (1%)     ; 0 (0%)     ; 95744 (0%)        ; 7.0 (2%)     ; 6 (0%)      ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1361.7 (2%)    ; 1176 (2%)           ; 2742 (2%)     ; 0 (0%)     ; 147968 (1%)       ; 42.0 (12%)   ; 9 (1%)      ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 1105.7 (2%)    ; 947 (1%)            ; 2273 (1%)     ; 0 (0%)     ; 147968 (1%)       ; 36.0 (10%)   ; 9 (1%)      ; dla_dma_reader                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 711.5 (1%)     ; 953 (1%)            ; 1337 (1%)     ; 0 (0%)     ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)      ; dla_dma_csr                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1386.0 (3%)    ; 1691 (2%)           ; 3520 (2%)     ; 0 (0%)     ; 200192 (1%)       ; 20.0 (6%)    ; 13 (1%)     ; dla_dma_writer                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 68.1 (0%)      ; 86 (0%)             ; 108 (0%)      ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)      ; dla_dma_read_arb                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 260.0 (0%)     ; 0 (0%)              ; 201 (0%)      ; 0 (0%)     ; 0 (0%)            ; 26.0 (8%)    ; 0 (0%)      ; altdpram                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.0 (0%)      ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.4 (0%)       ; 7 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.3 (0%)       ; 7 (0%)              ; 11 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.2 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3641.8 (7%)    ; 5335 (7%)           ; 7995 (5%)     ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; dla_interface_profiling_counters                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 5 (0%)        ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; altera_syncram                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 34214.2 (62%)  ; 46206 (62%)         ; 110921 (63%)  ; 544 (95%)  ; 23111188 (93%)    ; 171.0 (50%)  ; 1168 (92%)  ; dla_pe_array_system                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.1 (0%)       ; 4 (0%)              ; 5 (0%)        ; 0 (0%)     ; 1556 (0%)         ; 0.0 (0%)     ; 10 (1%)     ; dla_delay                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 41.7 (0%)      ; 68 (0%)             ; 200 (0%)      ; 0 (0%)     ; 524288 (2%)       ; 0.0 (0%)     ; 26 (2%)     ; dla_exit_fifo                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 6667.5 (12%)   ; 8526 (11%)          ; 21183 (12%)   ; 0 (0%)     ; 15933440 (64%)    ; 53.0 (15%)   ; 780 (61%)   ; dla_input_feeder                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 24183.0 (44%)  ; 37296 (50%)         ; 74840 (42%)   ; 544 (95%)  ; 0 (0%)            ; 118.0 (34%)  ; 0 (0%)      ; dla_pe_array                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 3177.7 (6%)    ; 104 (0%)            ; 14358 (8%)    ; 0 (0%)     ; 6651904 (27%)     ; 0.0 (0%)     ; 352 (28%)   ; dla_filter_bias_scale_scratchpad                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 142.7 (0%)     ; 207 (0%)            ; 335 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_sequencer                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 2892.7 (5%)    ; 3623 (5%)           ; 8537 (5%)     ; 0 (0%)     ; 425984 (2%)       ; 0.0 (0%)     ; 26 (2%)     ; dla_aux_pool_top                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 32.9 (0%)      ; 6 (0%)              ; 151 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_pool_config_decoder                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 2858.1 (5%)    ; 3617 (5%)           ; 8379 (5%)     ; 0 (0%)     ; 425984 (2%)       ; 0.0 (0%)     ; 26 (2%)     ; dla_aux_pool_group                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 665.2 (1%)     ; 726 (1%)            ; 2464 (1%)     ; 10 (2%)    ; 73216 (0%)        ; 8.0 (2%)     ; 7 (1%)      ; dla_aux_softmax_top                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 9.1 (0%)       ; 3 (0%)              ; 54 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 654.4 (1%)     ; 722 (1%)            ; 2383 (1%)     ; 10 (2%)    ; 73216 (0%)        ; 8.0 (2%)     ; 7 (1%)      ; dla_aux_softmax_group                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 500.6 (1%)     ; 975 (1%)            ; 1561 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 168.0 (0%)     ; 74 (0%)             ; 880 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 509.0 (1%)     ; 1027 (1%)           ; 1601 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 151.1 (0%)     ; 33 (0%)             ; 671 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 255.8 (0%)     ; 516 (1%)            ; 1031 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.2 (0%)      ; 68 (0%)             ; 166 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 252.3 (0%)     ; 516 (1%)            ; 1047 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 9.7 (0%)       ; 20 (0%)             ; 36 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 257.0 (0%)     ; 515 (1%)            ; 1335 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 255.2 (0%)     ; 515 (1%)            ; 1584 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 251.0 (0%)     ; 515 (1%)            ; 1329 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 252.5 (0%)     ; 515 (1%)            ; 1301 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 519.2 (1%)     ; 516 (1%)            ; 1421 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 283.3 (1%)     ; 516 (1%)            ; 1354 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 390.2 (1%)     ; 517 (1%)            ; 1784 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 291.2 (1%)     ; 516 (1%)            ; 1269 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 254.6 (0%)     ; 516 (1%)            ; 1189 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 254.2 (0%)     ; 516 (1%)            ; 1475 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 3117.9 (6%)    ; 5308 (7%)           ; 14758 (8%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 20.7 (0%)      ; 8 (0%)              ; 94 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar_config_handler                                                          ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+-------------+----------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Clocks                                                                               ;
+------------+-------------------------------------------+----------------------+------+
; Fmax       ; Clock Name                                ; Corner Delay Model   ; Note ;
+------------+-------------------------------------------+----------------------+------+
; 19.85 MHz  ; altera_reserved_tck                       ; Slow fix6 100C Model ;      ;
; 176.52 MHz ; pd|jtag_pll_0|altera_iopll_inst_outclk0   ; Slow fix6 0C Model   ;      ;
; 219.25 MHz ; pd|emif_0|emif_io96b_ddr4comp_0_0_usr_clk ; Slow fix6 0C Model   ;      ;
; 314.27 MHz ; pd|dla_pll_0|altera_iopll_inst_outclk0    ; Slow fix6a 0C Model  ;      ;
+------------+-------------------------------------------+----------------------+------+
