Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Mar  9 16:57:37 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clock_generator0/binary_counter0/q_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart_module0/uart_rx0/rx_busy_signal_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_module0/uart_tx0/running_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.868        0.000                      0                    9        0.324        0.000                      0                    9        1.619        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
clk_in_hw  {0.000 5.000}        10.000          100.000         
  CLKFBIN  {0.000 40.000}       80.000          12.500          
  clk      {0.000 2.119}        4.238           235.938         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_hw                                                                                                                                                       3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      20.000        0.000                       0                     2  
  clk               0.868        0.000                      0                    9        0.324        0.000                      0                    9        1.619        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_hw
  To Clock:  clk_in_hw

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_hw
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_hw }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 clock_generator0/binary_counter0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.238ns  (clk rise@4.238ns - clk rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.923ns (28.584%)  route 2.306ns (71.416%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.711ns = ( 9.949 - 4.238 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.563     6.191    clock_generator0/binary_counter0/clk
    SLICE_X16Y47         FDRE                                         r  clock_generator0/binary_counter0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.456     6.647 r  clock_generator0/binary_counter0/q_reg[8]/Q
                         net (fo=1, routed)           0.585     7.232    CLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.328 r  CLK_IN_BUFG_inst/O
                         net (fo=34, routed)          1.722     9.049    clock_generator0/binary_counter0/CLK
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     9.420 r  clock_generator0/binary_counter0/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.420    clock_generator0/binary_counter0/q_reg[8]_i_1_n_7
    SLICE_X16Y47         FDRE                                         r  clock_generator0/binary_counter0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.238     4.238 r  
    L5                                                0.000     4.238 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     4.238    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     5.607 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.145     6.753    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.836 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     8.414    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.505 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.444     9.949    clock_generator0/binary_counter0/clk
    SLICE_X16Y47         FDRE                                         r  clock_generator0/binary_counter0/q_reg[8]/C
                         clock pessimism              0.480    10.430    
                         clock uncertainty           -0.203    10.226    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.062    10.288    clock_generator0/binary_counter0/q_reg[8]
  -------------------------------------------------------------------
                         required time                         10.288    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 clock_generator0/binary_counter0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.238ns  (clk rise@4.238ns - clk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.464ns (66.823%)  route 0.727ns (33.177%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 9.948 - 4.238 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.562     6.190    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     6.646 r  clock_generator0/binary_counter0/q_reg[1]/Q
                         net (fo=1, routed)           0.727     7.373    clock_generator0/binary_counter0/q_reg_n_0_[1]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.047 r  clock_generator0/binary_counter0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.047    clock_generator0/binary_counter0/q_reg[0]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.381 r  clock_generator0/binary_counter0/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.381    clock_generator0/binary_counter0/q_reg[4]_i_1_n_6
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.238     4.238 r  
    L5                                                0.000     4.238 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     4.238    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     5.607 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.145     6.753    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.836 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     8.414    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.505 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.443     9.948    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[5]/C
                         clock pessimism              0.455    10.404    
                         clock uncertainty           -0.203    10.200    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.062    10.262    clock_generator0/binary_counter0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 clock_generator0/binary_counter0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.238ns  (clk rise@4.238ns - clk rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.443ns (66.502%)  route 0.727ns (33.498%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 9.948 - 4.238 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.562     6.190    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     6.646 r  clock_generator0/binary_counter0/q_reg[1]/Q
                         net (fo=1, routed)           0.727     7.373    clock_generator0/binary_counter0/q_reg_n_0_[1]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.047 r  clock_generator0/binary_counter0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.047    clock_generator0/binary_counter0/q_reg[0]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.360 r  clock_generator0/binary_counter0/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.360    clock_generator0/binary_counter0/q_reg[4]_i_1_n_4
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.238     4.238 r  
    L5                                                0.000     4.238 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     4.238    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     5.607 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.145     6.753    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.836 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     8.414    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.505 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.443     9.948    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[7]/C
                         clock pessimism              0.455    10.404    
                         clock uncertainty           -0.203    10.200    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.062    10.262    clock_generator0/binary_counter0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 clock_generator0/binary_counter0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.238ns  (clk rise@4.238ns - clk rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.369ns (65.320%)  route 0.727ns (34.680%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 9.948 - 4.238 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.562     6.190    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     6.646 r  clock_generator0/binary_counter0/q_reg[1]/Q
                         net (fo=1, routed)           0.727     7.373    clock_generator0/binary_counter0/q_reg_n_0_[1]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.047 r  clock_generator0/binary_counter0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.047    clock_generator0/binary_counter0/q_reg[0]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.286 r  clock_generator0/binary_counter0/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.286    clock_generator0/binary_counter0/q_reg[4]_i_1_n_5
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.238     4.238 r  
    L5                                                0.000     4.238 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     4.238    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     5.607 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.145     6.753    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.836 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     8.414    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.505 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.443     9.948    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[6]/C
                         clock pessimism              0.455    10.404    
                         clock uncertainty           -0.203    10.200    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.062    10.262    clock_generator0/binary_counter0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 clock_generator0/binary_counter0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.238ns  (clk rise@4.238ns - clk rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 1.353ns (65.053%)  route 0.727ns (34.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 9.948 - 4.238 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.562     6.190    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     6.646 r  clock_generator0/binary_counter0/q_reg[1]/Q
                         net (fo=1, routed)           0.727     7.373    clock_generator0/binary_counter0/q_reg_n_0_[1]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.047 r  clock_generator0/binary_counter0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.047    clock_generator0/binary_counter0/q_reg[0]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.270 r  clock_generator0/binary_counter0/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.270    clock_generator0/binary_counter0/q_reg[4]_i_1_n_7
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.238     4.238 r  
    L5                                                0.000     4.238 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     4.238    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     5.607 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.145     6.753    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.836 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     8.414    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.505 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.443     9.948    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[4]/C
                         clock pessimism              0.455    10.404    
                         clock uncertainty           -0.203    10.200    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.062    10.262    clock_generator0/binary_counter0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 clock_generator0/binary_counter0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.238ns  (clk rise@4.238ns - clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.220ns (62.665%)  route 0.727ns (37.335%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 9.948 - 4.238 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.562     6.190    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     6.646 r  clock_generator0/binary_counter0/q_reg[1]/Q
                         net (fo=1, routed)           0.727     7.373    clock_generator0/binary_counter0/q_reg_n_0_[1]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     8.137 r  clock_generator0/binary_counter0/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.137    clock_generator0/binary_counter0/q_reg[0]_i_1_n_4
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.238     4.238 r  
    L5                                                0.000     4.238 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     4.238    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     5.607 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.145     6.753    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.836 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     8.414    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.505 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.443     9.948    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[3]/C
                         clock pessimism              0.480    10.429    
                         clock uncertainty           -0.203    10.225    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.062    10.287    clock_generator0/binary_counter0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 clock_generator0/binary_counter0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.238ns  (clk rise@4.238ns - clk rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 1.160ns (61.478%)  route 0.727ns (38.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 9.948 - 4.238 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.562     6.190    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     6.646 r  clock_generator0/binary_counter0/q_reg[1]/Q
                         net (fo=1, routed)           0.727     7.373    clock_generator0/binary_counter0/q_reg_n_0_[1]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     8.077 r  clock_generator0/binary_counter0/q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.077    clock_generator0/binary_counter0/q_reg[0]_i_1_n_5
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.238     4.238 r  
    L5                                                0.000     4.238 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     4.238    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     5.607 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.145     6.753    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.836 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     8.414    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.505 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.443     9.948    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[2]/C
                         clock pessimism              0.480    10.429    
                         clock uncertainty           -0.203    10.225    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.062    10.287    clock_generator0/binary_counter0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 clock_generator0/binary_counter0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.238ns  (clk rise@4.238ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.807ns (52.613%)  route 0.727ns (47.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 9.948 - 4.238 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.562     6.190    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     6.646 r  clock_generator0/binary_counter0/q_reg[1]/Q
                         net (fo=1, routed)           0.727     7.373    clock_generator0/binary_counter0/q_reg_n_0_[1]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     7.724 r  clock_generator0/binary_counter0/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.724    clock_generator0/binary_counter0/q_reg[0]_i_1_n_6
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.238     4.238 r  
    L5                                                0.000     4.238 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     4.238    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     5.607 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.145     6.753    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.836 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     8.414    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.505 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.443     9.948    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[1]/C
                         clock pessimism              0.480    10.429    
                         clock uncertainty           -0.203    10.225    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.062    10.287    clock_generator0/binary_counter0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 clock_generator0/binary_counter0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.238ns  (clk rise@4.238ns - clk rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.827ns (61.873%)  route 0.510ns (38.127%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 9.948 - 4.238 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.562     6.190    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     6.646 f  clock_generator0/binary_counter0/q_reg[0]/Q
                         net (fo=1, routed)           0.510     7.156    clock_generator0/binary_counter0/q_reg_n_0_[0]
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.280 r  clock_generator0/binary_counter0/q[0]_i_2/O
                         net (fo=1, routed)           0.000     7.280    clock_generator0/binary_counter0/q[0]_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.527 r  clock_generator0/binary_counter0/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.527    clock_generator0/binary_counter0/q_reg[0]_i_1_n_7
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.238     4.238 r  
    L5                                                0.000     4.238 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     4.238    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     5.607 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.145     6.753    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.836 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578     8.414    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.505 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           1.443     9.948    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[0]/C
                         clock pessimism              0.480    10.429    
                         clock uncertainty           -0.203    10.225    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.062    10.287    clock_generator0/binary_counter0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  2.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clock_generator0/binary_counter0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.560     1.839    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     1.980 f  clock_generator0/binary_counter0/q_reg[0]/Q
                         net (fo=1, routed)           0.173     2.153    clock_generator0/binary_counter0/q_reg_n_0_[0]
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.198 r  clock_generator0/binary_counter0/q[0]_i_2/O
                         net (fo=1, routed)           0.000     2.198    clock_generator0/binary_counter0/q[0]_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.268 r  clock_generator0/binary_counter0/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.268    clock_generator0/binary_counter0/q_reg[0]_i_1_n_7
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.831     2.446    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[0]/C
                         clock pessimism             -0.607     1.839    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.105     1.944    clock_generator0/binary_counter0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock_generator0/binary_counter0/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.560     1.839    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  clock_generator0/binary_counter0/q_reg[3]/Q
                         net (fo=1, routed)           0.183     2.163    clock_generator0/binary_counter0/q_reg_n_0_[3]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.271 r  clock_generator0/binary_counter0/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.271    clock_generator0/binary_counter0/q_reg[0]_i_1_n_4
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.831     2.446    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[3]/C
                         clock pessimism             -0.607     1.839    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.105     1.944    clock_generator0/binary_counter0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock_generator0/binary_counter0/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.560     1.839    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  clock_generator0/binary_counter0/q_reg[4]/Q
                         net (fo=1, routed)           0.176     2.157    clock_generator0/binary_counter0/q_reg_n_0_[4]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.272 r  clock_generator0/binary_counter0/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.272    clock_generator0/binary_counter0/q_reg[4]_i_1_n_7
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.831     2.446    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[4]/C
                         clock pessimism             -0.607     1.839    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.105     1.944    clock_generator0/binary_counter0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clock_generator0/binary_counter0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.560     1.839    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     1.980 f  clock_generator0/binary_counter0/q_reg[0]/Q
                         net (fo=1, routed)           0.173     2.153    clock_generator0/binary_counter0/q_reg_n_0_[0]
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.198 r  clock_generator0/binary_counter0/q[0]_i_2/O
                         net (fo=1, routed)           0.000     2.198    clock_generator0/binary_counter0/q[0]_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.304 r  clock_generator0/binary_counter0/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.304    clock_generator0/binary_counter0/q_reg[0]_i_1_n_6
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.831     2.446    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[1]/C
                         clock pessimism             -0.607     1.839    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.105     1.944    clock_generator0/binary_counter0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clock_generator0/binary_counter0/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.560     1.839    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  clock_generator0/binary_counter0/q_reg[4]/Q
                         net (fo=1, routed)           0.176     2.157    clock_generator0/binary_counter0/q_reg_n_0_[4]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.308 r  clock_generator0/binary_counter0/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.308    clock_generator0/binary_counter0/q_reg[4]_i_1_n_6
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.831     2.446    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[5]/C
                         clock pessimism             -0.607     1.839    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.105     1.944    clock_generator0/binary_counter0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 clock_generator0/binary_counter0/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.249ns (52.216%)  route 0.228ns (47.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.560     1.839    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  clock_generator0/binary_counter0/q_reg[7]/Q
                         net (fo=1, routed)           0.228     2.208    clock_generator0/binary_counter0/q_reg_n_0_[7]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.316 r  clock_generator0/binary_counter0/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.316    clock_generator0/binary_counter0/q_reg[4]_i_1_n_4
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.831     2.446    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[7]/C
                         clock pessimism             -0.607     1.839    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.105     1.944    clock_generator0/binary_counter0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 clock_generator0/binary_counter0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.560     1.839    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     1.980 f  clock_generator0/binary_counter0/q_reg[0]/Q
                         net (fo=1, routed)           0.173     2.153    clock_generator0/binary_counter0/q_reg_n_0_[0]
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.198 r  clock_generator0/binary_counter0/q[0]_i_2/O
                         net (fo=1, routed)           0.000     2.198    clock_generator0/binary_counter0/q[0]_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.344 r  clock_generator0/binary_counter0/q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.344    clock_generator0/binary_counter0/q_reg[0]_i_1_n_5
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.831     2.446    clock_generator0/binary_counter0/clk
    SLICE_X16Y45         FDRE                                         r  clock_generator0/binary_counter0/q_reg[2]/C
                         clock pessimism             -0.607     1.839    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.105     1.944    clock_generator0/binary_counter0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 clock_generator0/binary_counter0/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.332ns (65.297%)  route 0.176ns (34.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.560     1.839    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  clock_generator0/binary_counter0/q_reg[4]/Q
                         net (fo=1, routed)           0.176     2.157    clock_generator0/binary_counter0/q_reg_n_0_[4]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.348 r  clock_generator0/binary_counter0/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.348    clock_generator0/binary_counter0/q_reg[4]_i_1_n_5
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.831     2.446    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[6]/C
                         clock pessimism             -0.607     1.839    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.105     1.944    clock_generator0/binary_counter0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 clock_generator0/binary_counter0/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Destination:            clock_generator0/binary_counter0/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.119ns period=4.238ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.392ns (68.960%)  route 0.176ns (31.040%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.560     1.839    clock_generator0/binary_counter0/clk
    SLICE_X16Y46         FDRE                                         r  clock_generator0/binary_counter0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  clock_generator0/binary_counter0/q_reg[4]/Q
                         net (fo=1, routed)           0.176     2.157    clock_generator0/binary_counter0/q_reg_n_0_[4]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.354 r  clock_generator0/binary_counter0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.354    clock_generator0/binary_counter0/q_reg[4]_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.408 r  clock_generator0/binary_counter0/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.408    clock_generator0/binary_counter0/q_reg[8]_i_1_n_7
    SLICE_X16Y47         FDRE                                         r  clock_generator0/binary_counter0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    clock_generator0/clock_module_TE02770/clk_in_hw_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clock_generator0/clock_module_TE02770/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clock_generator0/clock_module_TE02770/clk_BUFG_inst/O
                         net (fo=9, routed)           0.832     2.447    clock_generator0/binary_counter0/clk
    SLICE_X16Y47         FDRE                                         r  clock_generator0/binary_counter0/q_reg[8]/C
                         clock pessimism             -0.591     1.856    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.105     1.961    clock_generator0/binary_counter0/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.119 }
Period(ns):         4.238
Sources:            { clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.238       2.083      BUFGCTRL_X0Y1    clock_generator0/clock_module_TE02770/clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.238       2.989      MMCME2_ADV_X1Y0  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.238       3.238      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.238       3.238      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.238       3.238      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.238       3.238      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.238       3.238      SLICE_X16Y46     clock_generator0/binary_counter0/q_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.238       3.238      SLICE_X16Y46     clock_generator0/binary_counter0/q_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.238       3.238      SLICE_X16Y46     clock_generator0/binary_counter0/q_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.238       3.238      SLICE_X16Y46     clock_generator0/binary_counter0/q_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.238       209.122    MMCME2_ADV_X1Y0  clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y46     clock_generator0/binary_counter0/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y46     clock_generator0/binary_counter0/q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y45     clock_generator0/binary_counter0/q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y46     clock_generator0/binary_counter0/q_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.119       1.619      SLICE_X16Y46     clock_generator0/binary_counter0/q_reg[4]/C



