timestamp=1569010460332

[~A]
E:/GIT/my_projects/FPGA/Verilog/microSD_ActiveHDL/microSD/microSD/src/microSD.v=0*4059*4866
LastVerilogToplevel=microSD_tb
ModifyID=92
Version=74
e:/GIT/my_projects/FPGA/Verilog/microSD_ActiveHDL/microSD/microSD/src/microSD.v=0*26495*27398
e:/GIT/my_projects/FPGA/Verilog/microSD_ActiveHDL/microSD/microSD/src/microSD.v_microSD_tb.v=0*218917*220266

[$root]
A/$root=22|||1*426581
BinI32/$root=3*363540
SLP=3*363644
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c921613724ed352cf066606059b310e075385

[microSD]
A/microSD=22|./../src/microSD.v|1|1*426955
BinI32/microSD=3*363712
R=./../src/microSD.v|1
SLP=3*365353
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|69115ed33f8263668252cb8bdef22ad826527262ddaa47cb266f3a3c4d9b973a1227d93f12ee1ebe22a391d13ae543f4

[microSD_tb]
A/microSD_tb=22|./../src/microSD_tb.v|4|1*429631
BinI32/microSD_tb=3*366608
R=./../src/microSD_tb.v|4
SLP=3*367646
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|d1d491d749a8c37ede91686d7622777e8a64d9024ff498befc7c0fb121207ba884b036a3c921eeb928cb8cab321f06ec

[~MFT]
0=7|0microSD.mgf|220266|161091
1=6|1microSD.mgf|429631|426581
3=12|3microSD.mgf|367646|363540

[~U]
$root=12|0*218297|
microSD=12|0*218479|
microSD_tb=12|0*218750||0x10
