#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a06980 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a06b10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19f62d0 .functor NOT 1, L_0x1a75840, C4<0>, C4<0>, C4<0>;
L_0x1a750f0 .functor XOR 2, L_0x1a75550, L_0x1a755f0, C4<00>, C4<00>;
L_0x1a75730 .functor XOR 2, L_0x1a750f0, L_0x1a75690, C4<00>, C4<00>;
v0x1a69520_0 .net *"_ivl_10", 1 0, L_0x1a75690;  1 drivers
v0x1a69620_0 .net *"_ivl_12", 1 0, L_0x1a75730;  1 drivers
v0x1a69700_0 .net *"_ivl_2", 1 0, L_0x1a754b0;  1 drivers
v0x1a697c0_0 .net *"_ivl_4", 1 0, L_0x1a75550;  1 drivers
v0x1a698a0_0 .net *"_ivl_6", 1 0, L_0x1a755f0;  1 drivers
v0x1a699d0_0 .net *"_ivl_8", 1 0, L_0x1a750f0;  1 drivers
v0x1a69ab0_0 .net "a", 0 0, v0x1a61a80_0;  1 drivers
v0x1a69b50_0 .net "b", 0 0, v0x1a61b20_0;  1 drivers
v0x1a69bf0_0 .net "c", 0 0, v0x1a61bc0_0;  1 drivers
v0x1a69c90_0 .var "clk", 0 0;
v0x1a69d30_0 .net "d", 0 0, v0x1a61d00_0;  1 drivers
v0x1a69dd0_0 .net "out_pos_dut", 0 0, L_0x1a75320;  1 drivers
v0x1a69e70_0 .net "out_pos_ref", 0 0, L_0x1a6b3a0;  1 drivers
v0x1a69f10_0 .net "out_sop_dut", 0 0, L_0x1a6fdf0;  1 drivers
v0x1a69fb0_0 .net "out_sop_ref", 0 0, L_0x1a3c230;  1 drivers
v0x1a6a050_0 .var/2u "stats1", 223 0;
v0x1a6a0f0_0 .var/2u "strobe", 0 0;
v0x1a6a190_0 .net "tb_match", 0 0, L_0x1a75840;  1 drivers
v0x1a6a260_0 .net "tb_mismatch", 0 0, L_0x19f62d0;  1 drivers
v0x1a6a300_0 .net "wavedrom_enable", 0 0, v0x1a61fd0_0;  1 drivers
v0x1a6a3d0_0 .net "wavedrom_title", 511 0, v0x1a62070_0;  1 drivers
L_0x1a754b0 .concat [ 1 1 0 0], L_0x1a6b3a0, L_0x1a3c230;
L_0x1a75550 .concat [ 1 1 0 0], L_0x1a6b3a0, L_0x1a3c230;
L_0x1a755f0 .concat [ 1 1 0 0], L_0x1a75320, L_0x1a6fdf0;
L_0x1a75690 .concat [ 1 1 0 0], L_0x1a6b3a0, L_0x1a3c230;
L_0x1a75840 .cmp/eeq 2, L_0x1a754b0, L_0x1a75730;
S_0x1a06ca0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a06b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19f66b0 .functor AND 1, v0x1a61bc0_0, v0x1a61d00_0, C4<1>, C4<1>;
L_0x19f6a90 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x19f6e70 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x19f70f0 .functor AND 1, L_0x19f6a90, L_0x19f6e70, C4<1>, C4<1>;
L_0x1a11620 .functor AND 1, L_0x19f70f0, v0x1a61bc0_0, C4<1>, C4<1>;
L_0x1a3c230 .functor OR 1, L_0x19f66b0, L_0x1a11620, C4<0>, C4<0>;
L_0x1a6a820 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x1a6a890 .functor OR 1, L_0x1a6a820, v0x1a61d00_0, C4<0>, C4<0>;
L_0x1a6a9a0 .functor AND 1, v0x1a61bc0_0, L_0x1a6a890, C4<1>, C4<1>;
L_0x1a6aa60 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a6ab30 .functor OR 1, L_0x1a6aa60, v0x1a61b20_0, C4<0>, C4<0>;
L_0x1a6aba0 .functor AND 1, L_0x1a6a9a0, L_0x1a6ab30, C4<1>, C4<1>;
L_0x1a6ad20 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x1a6ad90 .functor OR 1, L_0x1a6ad20, v0x1a61d00_0, C4<0>, C4<0>;
L_0x1a6acb0 .functor AND 1, v0x1a61bc0_0, L_0x1a6ad90, C4<1>, C4<1>;
L_0x1a6af20 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a6b020 .functor OR 1, L_0x1a6af20, v0x1a61d00_0, C4<0>, C4<0>;
L_0x1a6b0e0 .functor AND 1, L_0x1a6acb0, L_0x1a6b020, C4<1>, C4<1>;
L_0x1a6b290 .functor XNOR 1, L_0x1a6aba0, L_0x1a6b0e0, C4<0>, C4<0>;
v0x19f5c00_0 .net *"_ivl_0", 0 0, L_0x19f66b0;  1 drivers
v0x19f6000_0 .net *"_ivl_12", 0 0, L_0x1a6a820;  1 drivers
v0x19f63e0_0 .net *"_ivl_14", 0 0, L_0x1a6a890;  1 drivers
v0x19f67c0_0 .net *"_ivl_16", 0 0, L_0x1a6a9a0;  1 drivers
v0x19f6ba0_0 .net *"_ivl_18", 0 0, L_0x1a6aa60;  1 drivers
v0x19f6f80_0 .net *"_ivl_2", 0 0, L_0x19f6a90;  1 drivers
v0x19f7200_0 .net *"_ivl_20", 0 0, L_0x1a6ab30;  1 drivers
v0x1a5fff0_0 .net *"_ivl_24", 0 0, L_0x1a6ad20;  1 drivers
v0x1a600d0_0 .net *"_ivl_26", 0 0, L_0x1a6ad90;  1 drivers
v0x1a601b0_0 .net *"_ivl_28", 0 0, L_0x1a6acb0;  1 drivers
v0x1a60290_0 .net *"_ivl_30", 0 0, L_0x1a6af20;  1 drivers
v0x1a60370_0 .net *"_ivl_32", 0 0, L_0x1a6b020;  1 drivers
v0x1a60450_0 .net *"_ivl_36", 0 0, L_0x1a6b290;  1 drivers
L_0x7fd25f391018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a60510_0 .net *"_ivl_38", 0 0, L_0x7fd25f391018;  1 drivers
v0x1a605f0_0 .net *"_ivl_4", 0 0, L_0x19f6e70;  1 drivers
v0x1a606d0_0 .net *"_ivl_6", 0 0, L_0x19f70f0;  1 drivers
v0x1a607b0_0 .net *"_ivl_8", 0 0, L_0x1a11620;  1 drivers
v0x1a60890_0 .net "a", 0 0, v0x1a61a80_0;  alias, 1 drivers
v0x1a60950_0 .net "b", 0 0, v0x1a61b20_0;  alias, 1 drivers
v0x1a60a10_0 .net "c", 0 0, v0x1a61bc0_0;  alias, 1 drivers
v0x1a60ad0_0 .net "d", 0 0, v0x1a61d00_0;  alias, 1 drivers
v0x1a60b90_0 .net "out_pos", 0 0, L_0x1a6b3a0;  alias, 1 drivers
v0x1a60c50_0 .net "out_sop", 0 0, L_0x1a3c230;  alias, 1 drivers
v0x1a60d10_0 .net "pos0", 0 0, L_0x1a6aba0;  1 drivers
v0x1a60dd0_0 .net "pos1", 0 0, L_0x1a6b0e0;  1 drivers
L_0x1a6b3a0 .functor MUXZ 1, L_0x7fd25f391018, L_0x1a6aba0, L_0x1a6b290, C4<>;
S_0x1a60f50 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a06b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a61a80_0 .var "a", 0 0;
v0x1a61b20_0 .var "b", 0 0;
v0x1a61bc0_0 .var "c", 0 0;
v0x1a61c60_0 .net "clk", 0 0, v0x1a69c90_0;  1 drivers
v0x1a61d00_0 .var "d", 0 0;
v0x1a61df0_0 .var/2u "fail", 0 0;
v0x1a61e90_0 .var/2u "fail1", 0 0;
v0x1a61f30_0 .net "tb_match", 0 0, L_0x1a75840;  alias, 1 drivers
v0x1a61fd0_0 .var "wavedrom_enable", 0 0;
v0x1a62070_0 .var "wavedrom_title", 511 0;
E_0x1a052f0/0 .event negedge, v0x1a61c60_0;
E_0x1a052f0/1 .event posedge, v0x1a61c60_0;
E_0x1a052f0 .event/or E_0x1a052f0/0, E_0x1a052f0/1;
S_0x1a61280 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a60f50;
 .timescale -12 -12;
v0x1a614c0_0 .var/2s "i", 31 0;
E_0x1a05190 .event posedge, v0x1a61c60_0;
S_0x1a615c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a60f50;
 .timescale -12 -12;
v0x1a617c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a618a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a60f50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a62250 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a06b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a6b550 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a6b5e0 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x1a6b780 .functor AND 1, L_0x1a6b550, L_0x1a6b5e0, C4<1>, C4<1>;
L_0x1a6b890 .functor NOT 1, v0x1a61bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6ba40 .functor AND 1, L_0x1a6b780, L_0x1a6b890, C4<1>, C4<1>;
L_0x1a6bb50 .functor NOT 1, v0x1a61d00_0, C4<0>, C4<0>, C4<0>;
L_0x1a6bd10 .functor AND 1, L_0x1a6ba40, L_0x1a6bb50, C4<1>, C4<1>;
L_0x1a6be20 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a6bff0 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x1a6c060 .functor AND 1, L_0x1a6be20, L_0x1a6bff0, C4<1>, C4<1>;
L_0x1a6c1d0 .functor AND 1, L_0x1a6c060, v0x1a61bc0_0, C4<1>, C4<1>;
L_0x1a6c240 .functor NOT 1, v0x1a61d00_0, C4<0>, C4<0>, C4<0>;
L_0x1a6c320 .functor AND 1, L_0x1a6c1d0, L_0x1a6c240, C4<1>, C4<1>;
L_0x1a6c430 .functor OR 1, L_0x1a6bd10, L_0x1a6c320, C4<0>, C4<0>;
L_0x1a6c2b0 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a6c5c0 .functor AND 1, L_0x1a6c2b0, v0x1a61b20_0, C4<1>, C4<1>;
L_0x1a6c710 .functor NOT 1, v0x1a61bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6c780 .functor AND 1, L_0x1a6c5c0, L_0x1a6c710, C4<1>, C4<1>;
L_0x1a6c930 .functor NOT 1, v0x1a61d00_0, C4<0>, C4<0>, C4<0>;
L_0x1a6c9a0 .functor AND 1, L_0x1a6c780, L_0x1a6c930, C4<1>, C4<1>;
L_0x1a6cb60 .functor OR 1, L_0x1a6c430, L_0x1a6c9a0, C4<0>, C4<0>;
L_0x1a6cc70 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a6cda0 .functor AND 1, L_0x1a6cc70, v0x1a61b20_0, C4<1>, C4<1>;
L_0x1a6ce60 .functor AND 1, L_0x1a6cda0, v0x1a61bc0_0, C4<1>, C4<1>;
L_0x1a6cff0 .functor NOT 1, v0x1a61d00_0, C4<0>, C4<0>, C4<0>;
L_0x1a6d060 .functor AND 1, L_0x1a6ce60, L_0x1a6cff0, C4<1>, C4<1>;
L_0x1a6d250 .functor OR 1, L_0x1a6cb60, L_0x1a6d060, C4<0>, C4<0>;
L_0x1a6d360 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a6d4c0 .functor AND 1, L_0x1a6d360, v0x1a61b20_0, C4<1>, C4<1>;
L_0x1a6d580 .functor AND 1, L_0x1a6d4c0, v0x1a61bc0_0, C4<1>, C4<1>;
L_0x1a6d740 .functor AND 1, L_0x1a6d580, v0x1a61d00_0, C4<1>, C4<1>;
L_0x1a6d800 .functor OR 1, L_0x1a6d250, L_0x1a6d740, C4<0>, C4<0>;
L_0x1a6da20 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x1a6da90 .functor AND 1, v0x1a61a80_0, L_0x1a6da20, C4<1>, C4<1>;
L_0x1a6dc70 .functor NOT 1, v0x1a61bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6dce0 .functor AND 1, L_0x1a6da90, L_0x1a6dc70, C4<1>, C4<1>;
L_0x1a6df20 .functor NOT 1, v0x1a61d00_0, C4<0>, C4<0>, C4<0>;
L_0x1a6df90 .functor AND 1, L_0x1a6dce0, L_0x1a6df20, C4<1>, C4<1>;
L_0x1a6ddf0 .functor OR 1, L_0x1a6d800, L_0x1a6df90, C4<0>, C4<0>;
L_0x1a6e1e0 .functor AND 1, v0x1a61a80_0, v0x1a61b20_0, C4<1>, C4<1>;
L_0x1a6e3a0 .functor NOT 1, v0x1a61bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6e410 .functor AND 1, L_0x1a6e1e0, L_0x1a6e3a0, C4<1>, C4<1>;
L_0x1a6e680 .functor NOT 1, v0x1a61d00_0, C4<0>, C4<0>, C4<0>;
L_0x1a6e6f0 .functor AND 1, L_0x1a6e410, L_0x1a6e680, C4<1>, C4<1>;
L_0x1a6e970 .functor OR 1, L_0x1a6ddf0, L_0x1a6e6f0, C4<0>, C4<0>;
L_0x1a6ea80 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x1a6ec70 .functor AND 1, v0x1a61a80_0, L_0x1a6ea80, C4<1>, C4<1>;
L_0x1a6ed30 .functor NOT 1, v0x1a61bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6ef30 .functor AND 1, L_0x1a6ec70, L_0x1a6ed30, C4<1>, C4<1>;
L_0x1a6f040 .functor AND 1, L_0x1a6ef30, v0x1a61d00_0, C4<1>, C4<1>;
L_0x1a6f2a0 .functor OR 1, L_0x1a6e970, L_0x1a6f040, C4<0>, C4<0>;
L_0x1a6f3b0 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x1a6f5d0 .functor AND 1, v0x1a61a80_0, L_0x1a6f3b0, C4<1>, C4<1>;
L_0x1a6f690 .functor AND 1, L_0x1a6f5d0, v0x1a61bc0_0, C4<1>, C4<1>;
L_0x1a6fb20 .functor AND 1, L_0x1a6f690, v0x1a61d00_0, C4<1>, C4<1>;
L_0x1a6fdf0 .functor OR 1, L_0x1a6f2a0, L_0x1a6fb20, C4<0>, C4<0>;
L_0x1a70120 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a70580 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x1a70870 .functor NOT 1, v0x1a61d00_0, C4<0>, C4<0>, C4<0>;
L_0x1a70b10 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a71030 .functor NOT 1, v0x1a61bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a711e0 .functor NOT 1, v0x1a61d00_0, C4<0>, C4<0>, C4<0>;
L_0x1a71590 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a71890 .functor NOT 1, v0x1a61bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a71950 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a71c70 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x1a722f0 .functor NOT 1, v0x1a61bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a72530 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x1a72be0 .functor NOT 1, v0x1a61bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a72d50 .functor NOT 1, v0x1a61d00_0, C4<0>, C4<0>, C4<0>;
L_0x1a73140 .functor NOT 1, v0x1a61bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a73660 .functor NOT 1, v0x1a61d00_0, C4<0>, C4<0>, C4<0>;
L_0x1a73a60 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a73cf0 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x1a74060 .functor NOT 1, v0x1a61a80_0, C4<0>, C4<0>, C4<0>;
L_0x1a74680 .functor NOT 1, v0x1a61b20_0, C4<0>, C4<0>, C4<0>;
L_0x1a74a00 .functor NOT 1, v0x1a61bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1a74cc0 .functor NOT 1, v0x1a61d00_0, C4<0>, C4<0>, C4<0>;
v0x1a62410_0 .net *"_ivl_0", 0 0, L_0x1a6b550;  1 drivers
v0x1a624f0_0 .net *"_ivl_10", 0 0, L_0x1a6bb50;  1 drivers
v0x1a625d0_0 .net *"_ivl_100", 0 0, L_0x1a6f2a0;  1 drivers
v0x1a626c0_0 .net *"_ivl_102", 0 0, L_0x1a6f3b0;  1 drivers
v0x1a627a0_0 .net *"_ivl_104", 0 0, L_0x1a6f5d0;  1 drivers
v0x1a628d0_0 .net *"_ivl_106", 0 0, L_0x1a6f690;  1 drivers
v0x1a629b0_0 .net *"_ivl_108", 0 0, L_0x1a6fb20;  1 drivers
v0x1a62a90_0 .net *"_ivl_112", 0 0, L_0x1a6c890;  1 drivers
v0x1a62b70_0 .net *"_ivl_114", 0 0, L_0x1a703a0;  1 drivers
v0x1a62ce0_0 .net *"_ivl_116", 0 0, L_0x1a70490;  1 drivers
v0x1a62dc0_0 .net *"_ivl_118", 0 0, L_0x1a70120;  1 drivers
v0x1a62ea0_0 .net *"_ivl_12", 0 0, L_0x1a6bd10;  1 drivers
v0x1a62f80_0 .net *"_ivl_120", 0 0, L_0x1a70580;  1 drivers
v0x1a63060_0 .net *"_ivl_122", 0 0, L_0x1a707d0;  1 drivers
v0x1a63140_0 .net *"_ivl_124", 0 0, L_0x1a70980;  1 drivers
v0x1a63220_0 .net *"_ivl_126", 0 0, L_0x1a70870;  1 drivers
v0x1a63300_0 .net *"_ivl_128", 0 0, L_0x1a70a70;  1 drivers
v0x1a634f0_0 .net *"_ivl_131", 0 0, L_0x1a70c60;  1 drivers
v0x1a635d0_0 .net *"_ivl_132", 0 0, L_0x1a70b10;  1 drivers
v0x1a636b0_0 .net *"_ivl_134", 0 0, L_0x1a70f90;  1 drivers
v0x1a63790_0 .net *"_ivl_136", 0 0, L_0x1a71030;  1 drivers
v0x1a63870_0 .net *"_ivl_138", 0 0, L_0x1a71140;  1 drivers
v0x1a63950_0 .net *"_ivl_14", 0 0, L_0x1a6be20;  1 drivers
v0x1a63a30_0 .net *"_ivl_140", 0 0, L_0x1a711e0;  1 drivers
v0x1a63b10_0 .net *"_ivl_142", 0 0, L_0x1a714f0;  1 drivers
v0x1a63bf0_0 .net *"_ivl_145", 0 0, L_0x1a71700;  1 drivers
v0x1a63cd0_0 .net *"_ivl_146", 0 0, L_0x1a71590;  1 drivers
v0x1a63db0_0 .net *"_ivl_148", 0 0, L_0x1a717f0;  1 drivers
v0x1a63e90_0 .net *"_ivl_150", 0 0, L_0x1a71890;  1 drivers
v0x1a63f70_0 .net *"_ivl_152", 0 0, L_0x1a71bd0;  1 drivers
v0x1a64050_0 .net *"_ivl_154", 0 0, L_0x1a71d80;  1 drivers
v0x1a64130_0 .net *"_ivl_157", 0 0, L_0x1a71ef0;  1 drivers
v0x1a64210_0 .net *"_ivl_158", 0 0, L_0x1a71950;  1 drivers
v0x1a64500_0 .net *"_ivl_16", 0 0, L_0x1a6bff0;  1 drivers
v0x1a645e0_0 .net *"_ivl_160", 0 0, L_0x1a71c70;  1 drivers
v0x1a646c0_0 .net *"_ivl_162", 0 0, L_0x1a72250;  1 drivers
v0x1a647a0_0 .net *"_ivl_164", 0 0, L_0x1a722f0;  1 drivers
v0x1a64880_0 .net *"_ivl_166", 0 0, L_0x1a72490;  1 drivers
v0x1a64960_0 .net *"_ivl_168", 0 0, L_0x1a72640;  1 drivers
v0x1a64a40_0 .net *"_ivl_171", 0 0, L_0x1a727d0;  1 drivers
v0x1a64b20_0 .net *"_ivl_172", 0 0, L_0x1a72530;  1 drivers
v0x1a64c00_0 .net *"_ivl_174", 0 0, L_0x1a72b40;  1 drivers
v0x1a64ce0_0 .net *"_ivl_176", 0 0, L_0x1a72be0;  1 drivers
v0x1a64dc0_0 .net *"_ivl_178", 0 0, L_0x1a72730;  1 drivers
v0x1a64ea0_0 .net *"_ivl_18", 0 0, L_0x1a6c060;  1 drivers
v0x1a64f80_0 .net *"_ivl_180", 0 0, L_0x1a72d50;  1 drivers
v0x1a65060_0 .net *"_ivl_182", 0 0, L_0x1a730a0;  1 drivers
v0x1a65140_0 .net *"_ivl_185", 0 0, L_0x1a73310;  1 drivers
v0x1a65220_0 .net *"_ivl_186", 0 0, L_0x1a73450;  1 drivers
v0x1a65300_0 .net *"_ivl_188", 0 0, L_0x1a73140;  1 drivers
v0x1a653e0_0 .net *"_ivl_190", 0 0, L_0x1a735c0;  1 drivers
v0x1a654c0_0 .net *"_ivl_192", 0 0, L_0x1a73660;  1 drivers
v0x1a655a0_0 .net *"_ivl_194", 0 0, L_0x1a739c0;  1 drivers
v0x1a65680_0 .net *"_ivl_197", 0 0, L_0x1a734f0;  1 drivers
v0x1a65760_0 .net *"_ivl_198", 0 0, L_0x1a73a60;  1 drivers
v0x1a65840_0 .net *"_ivl_2", 0 0, L_0x1a6b5e0;  1 drivers
v0x1a65920_0 .net *"_ivl_20", 0 0, L_0x1a6c1d0;  1 drivers
v0x1a65a00_0 .net *"_ivl_200", 0 0, L_0x1a73cf0;  1 drivers
v0x1a65ae0_0 .net *"_ivl_202", 0 0, L_0x1a73fc0;  1 drivers
v0x1a65bc0_0 .net *"_ivl_204", 0 0, L_0x1a74260;  1 drivers
v0x1a65ca0_0 .net *"_ivl_206", 0 0, L_0x1a74350;  1 drivers
v0x1a65d80_0 .net *"_ivl_209", 0 0, L_0x1a74540;  1 drivers
v0x1a65e60_0 .net *"_ivl_210", 0 0, L_0x1a74060;  1 drivers
v0x1a65f40_0 .net *"_ivl_212", 0 0, L_0x1a74680;  1 drivers
v0x1a66020_0 .net *"_ivl_214", 0 0, L_0x1a74960;  1 drivers
v0x1a66510_0 .net *"_ivl_216", 0 0, L_0x1a74a00;  1 drivers
v0x1a665f0_0 .net *"_ivl_218", 0 0, L_0x1a74c20;  1 drivers
v0x1a666d0_0 .net *"_ivl_22", 0 0, L_0x1a6c240;  1 drivers
v0x1a667b0_0 .net *"_ivl_220", 0 0, L_0x1a74cc0;  1 drivers
v0x1a66890_0 .net *"_ivl_222", 0 0, L_0x1a75050;  1 drivers
v0x1a66970_0 .net *"_ivl_24", 0 0, L_0x1a6c320;  1 drivers
v0x1a66a50_0 .net *"_ivl_26", 0 0, L_0x1a6c430;  1 drivers
v0x1a66b30_0 .net *"_ivl_28", 0 0, L_0x1a6c2b0;  1 drivers
v0x1a66c10_0 .net *"_ivl_30", 0 0, L_0x1a6c5c0;  1 drivers
v0x1a66cf0_0 .net *"_ivl_32", 0 0, L_0x1a6c710;  1 drivers
v0x1a66dd0_0 .net *"_ivl_34", 0 0, L_0x1a6c780;  1 drivers
v0x1a66eb0_0 .net *"_ivl_36", 0 0, L_0x1a6c930;  1 drivers
v0x1a66f90_0 .net *"_ivl_38", 0 0, L_0x1a6c9a0;  1 drivers
v0x1a67070_0 .net *"_ivl_4", 0 0, L_0x1a6b780;  1 drivers
v0x1a67150_0 .net *"_ivl_40", 0 0, L_0x1a6cb60;  1 drivers
v0x1a67230_0 .net *"_ivl_42", 0 0, L_0x1a6cc70;  1 drivers
v0x1a67310_0 .net *"_ivl_44", 0 0, L_0x1a6cda0;  1 drivers
v0x1a673f0_0 .net *"_ivl_46", 0 0, L_0x1a6ce60;  1 drivers
v0x1a674d0_0 .net *"_ivl_48", 0 0, L_0x1a6cff0;  1 drivers
v0x1a675b0_0 .net *"_ivl_50", 0 0, L_0x1a6d060;  1 drivers
v0x1a67690_0 .net *"_ivl_52", 0 0, L_0x1a6d250;  1 drivers
v0x1a67770_0 .net *"_ivl_54", 0 0, L_0x1a6d360;  1 drivers
v0x1a67850_0 .net *"_ivl_56", 0 0, L_0x1a6d4c0;  1 drivers
v0x1a67930_0 .net *"_ivl_58", 0 0, L_0x1a6d580;  1 drivers
v0x1a67a10_0 .net *"_ivl_6", 0 0, L_0x1a6b890;  1 drivers
v0x1a67af0_0 .net *"_ivl_60", 0 0, L_0x1a6d740;  1 drivers
v0x1a67bd0_0 .net *"_ivl_62", 0 0, L_0x1a6d800;  1 drivers
v0x1a67cb0_0 .net *"_ivl_64", 0 0, L_0x1a6da20;  1 drivers
v0x1a67d90_0 .net *"_ivl_66", 0 0, L_0x1a6da90;  1 drivers
v0x1a67e70_0 .net *"_ivl_68", 0 0, L_0x1a6dc70;  1 drivers
v0x1a67f50_0 .net *"_ivl_70", 0 0, L_0x1a6dce0;  1 drivers
v0x1a68030_0 .net *"_ivl_72", 0 0, L_0x1a6df20;  1 drivers
v0x1a68110_0 .net *"_ivl_74", 0 0, L_0x1a6df90;  1 drivers
v0x1a681f0_0 .net *"_ivl_76", 0 0, L_0x1a6ddf0;  1 drivers
v0x1a682d0_0 .net *"_ivl_78", 0 0, L_0x1a6e1e0;  1 drivers
v0x1a683b0_0 .net *"_ivl_8", 0 0, L_0x1a6ba40;  1 drivers
v0x1a68490_0 .net *"_ivl_80", 0 0, L_0x1a6e3a0;  1 drivers
v0x1a68570_0 .net *"_ivl_82", 0 0, L_0x1a6e410;  1 drivers
v0x1a68650_0 .net *"_ivl_84", 0 0, L_0x1a6e680;  1 drivers
v0x1a68730_0 .net *"_ivl_86", 0 0, L_0x1a6e6f0;  1 drivers
v0x1a68810_0 .net *"_ivl_88", 0 0, L_0x1a6e970;  1 drivers
v0x1a688f0_0 .net *"_ivl_90", 0 0, L_0x1a6ea80;  1 drivers
v0x1a689d0_0 .net *"_ivl_92", 0 0, L_0x1a6ec70;  1 drivers
v0x1a68ab0_0 .net *"_ivl_94", 0 0, L_0x1a6ed30;  1 drivers
v0x1a68b90_0 .net *"_ivl_96", 0 0, L_0x1a6ef30;  1 drivers
v0x1a68c70_0 .net *"_ivl_98", 0 0, L_0x1a6f040;  1 drivers
v0x1a68d50_0 .net "a", 0 0, v0x1a61a80_0;  alias, 1 drivers
v0x1a68df0_0 .net "b", 0 0, v0x1a61b20_0;  alias, 1 drivers
v0x1a68ee0_0 .net "c", 0 0, v0x1a61bc0_0;  alias, 1 drivers
v0x1a68fd0_0 .net "d", 0 0, v0x1a61d00_0;  alias, 1 drivers
v0x1a690c0_0 .net "out_pos", 0 0, L_0x1a75320;  alias, 1 drivers
v0x1a69180_0 .net "out_sop", 0 0, L_0x1a6fdf0;  alias, 1 drivers
L_0x1a6c890 .arith/sum 1, v0x1a61a80_0, v0x1a61b20_0;
L_0x1a703a0 .arith/sum 1, L_0x1a6c890, v0x1a61bc0_0;
L_0x1a70490 .arith/sum 1, L_0x1a703a0, v0x1a61d00_0;
L_0x1a707d0 .arith/sum 1, L_0x1a70120, L_0x1a70580;
L_0x1a70980 .arith/sum 1, L_0x1a707d0, v0x1a61bc0_0;
L_0x1a70a70 .arith/sum 1, L_0x1a70980, L_0x1a70870;
L_0x1a70c60 .arith/mult 1, L_0x1a70490, L_0x1a70a70;
L_0x1a70f90 .arith/sum 1, L_0x1a70b10, v0x1a61b20_0;
L_0x1a71140 .arith/sum 1, L_0x1a70f90, L_0x1a71030;
L_0x1a714f0 .arith/sum 1, L_0x1a71140, L_0x1a711e0;
L_0x1a71700 .arith/mult 1, L_0x1a70c60, L_0x1a714f0;
L_0x1a717f0 .arith/sum 1, L_0x1a71590, v0x1a61b20_0;
L_0x1a71bd0 .arith/sum 1, L_0x1a717f0, L_0x1a71890;
L_0x1a71d80 .arith/sum 1, L_0x1a71bd0, v0x1a61d00_0;
L_0x1a71ef0 .arith/mult 1, L_0x1a71700, L_0x1a71d80;
L_0x1a72250 .arith/sum 1, L_0x1a71950, L_0x1a71c70;
L_0x1a72490 .arith/sum 1, L_0x1a72250, L_0x1a722f0;
L_0x1a72640 .arith/sum 1, L_0x1a72490, v0x1a61d00_0;
L_0x1a727d0 .arith/mult 1, L_0x1a71ef0, L_0x1a72640;
L_0x1a72b40 .arith/sum 1, v0x1a61a80_0, L_0x1a72530;
L_0x1a72730 .arith/sum 1, L_0x1a72b40, L_0x1a72be0;
L_0x1a730a0 .arith/sum 1, L_0x1a72730, L_0x1a72d50;
L_0x1a73310 .arith/mult 1, L_0x1a727d0, L_0x1a730a0;
L_0x1a73450 .arith/sum 1, v0x1a61a80_0, v0x1a61b20_0;
L_0x1a735c0 .arith/sum 1, L_0x1a73450, L_0x1a73140;
L_0x1a739c0 .arith/sum 1, L_0x1a735c0, L_0x1a73660;
L_0x1a734f0 .arith/mult 1, L_0x1a73310, L_0x1a739c0;
L_0x1a73fc0 .arith/sum 1, L_0x1a73a60, L_0x1a73cf0;
L_0x1a74260 .arith/sum 1, L_0x1a73fc0, v0x1a61bc0_0;
L_0x1a74350 .arith/sum 1, L_0x1a74260, v0x1a61d00_0;
L_0x1a74540 .arith/mult 1, L_0x1a734f0, L_0x1a74350;
L_0x1a74960 .arith/sum 1, L_0x1a74060, L_0x1a74680;
L_0x1a74c20 .arith/sum 1, L_0x1a74960, L_0x1a74a00;
L_0x1a75050 .arith/sum 1, L_0x1a74c20, L_0x1a74cc0;
L_0x1a75320 .arith/mult 1, L_0x1a74540, L_0x1a75050;
S_0x1a69300 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a06b10;
 .timescale -12 -12;
E_0x19eb9f0 .event anyedge, v0x1a6a0f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a6a0f0_0;
    %nor/r;
    %assign/vec4 v0x1a6a0f0_0, 0;
    %wait E_0x19eb9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a60f50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a61df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a61e90_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a60f50;
T_4 ;
    %wait E_0x1a052f0;
    %load/vec4 v0x1a61f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a61df0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a60f50;
T_5 ;
    %wait E_0x1a05190;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %wait E_0x1a05190;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %wait E_0x1a05190;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %wait E_0x1a05190;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %wait E_0x1a05190;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %wait E_0x1a05190;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %wait E_0x1a05190;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %wait E_0x1a05190;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %wait E_0x1a05190;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %wait E_0x1a05190;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %wait E_0x1a05190;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %wait E_0x1a05190;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %wait E_0x1a05190;
    %load/vec4 v0x1a61df0_0;
    %store/vec4 v0x1a61e90_0, 0, 1;
    %fork t_1, S_0x1a61280;
    %jmp t_0;
    .scope S_0x1a61280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a614c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a614c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a05190;
    %load/vec4 v0x1a614c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a614c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a614c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a60f50;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a052f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a61d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a61b20_0, 0;
    %assign/vec4 v0x1a61a80_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a61df0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a61e90_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a06b10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a69c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6a0f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a06b10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a69c90_0;
    %inv;
    %store/vec4 v0x1a69c90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a06b10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a61c60_0, v0x1a6a260_0, v0x1a69ab0_0, v0x1a69b50_0, v0x1a69bf0_0, v0x1a69d30_0, v0x1a69fb0_0, v0x1a69f10_0, v0x1a69e70_0, v0x1a69dd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a06b10;
T_9 ;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a06b10;
T_10 ;
    %wait E_0x1a052f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a6a050_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6a050_0, 4, 32;
    %load/vec4 v0x1a6a190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6a050_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a6a050_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6a050_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a69fb0_0;
    %load/vec4 v0x1a69fb0_0;
    %load/vec4 v0x1a69f10_0;
    %xor;
    %load/vec4 v0x1a69fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6a050_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6a050_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a69e70_0;
    %load/vec4 v0x1a69e70_0;
    %load/vec4 v0x1a69dd0_0;
    %xor;
    %load/vec4 v0x1a69e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6a050_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a6a050_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6a050_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter9/response4/top_module.sv";
