TimeQuest Timing Analyzer report for AP9
Tue Feb 28 00:40:10 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'
 13. Slow 1200mV 85C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'
 22. Slow 1200mV 0C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'
 30. Fast 1200mV 0C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; AP9                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                           ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; Clock Name                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                     ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; clock_divider:clock_manager_dut|reg1Mhz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clock_manager_dut|reg1Mhz } ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                            ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 215.52 MHz ; 215.52 MHz      ; clock_divider:clock_manager_dut|reg1Mhz ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                              ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -3.640 ; -293.726      ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                              ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; 0.502 ; 0.000         ;
+-----------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -1.285 ; -125.930      ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                               ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.640 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.081     ; 4.557      ;
; -3.430 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.322      ;
; -3.430 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.322      ;
; -3.430 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.322      ;
; -3.430 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.322      ;
; -3.430 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.322      ;
; -3.430 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.322      ;
; -3.430 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.322      ;
; -3.430 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.322      ;
; -3.430 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.322      ;
; -3.418 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.081     ; 4.335      ;
; -3.360 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.081     ; 4.277      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.311 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.627      ;
; -3.309 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.081     ; 4.226      ;
; -3.300 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.361      ; 4.659      ;
; -3.300 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.361      ; 4.659      ;
; -3.300 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.361      ; 4.659      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.264 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.580      ;
; -3.251 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.361      ; 4.610      ;
; -3.251 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.361      ; 4.610      ;
; -3.251 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.361      ; 4.610      ;
; -3.200 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.104     ; 4.094      ;
; -3.195 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.087      ;
; -3.195 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.087      ;
; -3.195 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.087      ;
; -3.195 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.087      ;
; -3.195 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.087      ;
; -3.195 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.087      ;
; -3.195 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.087      ;
; -3.195 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.087      ;
; -3.195 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.087      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.182 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.498      ;
; -3.171 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.361      ; 4.530      ;
; -3.171 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.361      ; 4.530      ;
; -3.171 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.361      ; 4.530      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.150 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.318      ; 4.466      ;
; -3.141 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.081     ; 4.058      ;
; -3.140 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[4]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.081     ; 4.057      ;
; -3.140 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[2]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.081     ; 4.057      ;
; -3.140 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.081     ; 4.057      ;
; -3.138 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.081     ; 4.055      ;
; -3.138 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.081     ; 4.055      ;
; -3.137 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.361      ; 4.496      ;
; -3.137 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.361      ; 4.496      ;
; -3.137 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.361      ; 4.496      ;
; -3.135 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[10]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.234      ; 4.367      ;
; -3.135 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][10]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.234      ; 4.367      ;
; -3.135 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[11]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.234      ; 4.367      ;
; -3.135 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.234      ; 4.367      ;
; -3.135 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|IR[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.027      ;
; -3.135 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|IR[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.027      ;
; -3.135 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|IR[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.106     ; 4.027      ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                             ;
+-------+----------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.502 ; cpu_v:cpu_v_dut|END[14]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.130      ; 0.818      ;
; 0.503 ; cpu_v:cpu_v_dut|END[3]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.130      ; 0.819      ;
; 0.503 ; cpu_v:cpu_v_dut|END[2]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.130      ; 0.819      ;
; 0.588 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.320      ;
; 0.589 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.321      ;
; 0.591 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.323      ;
; 0.592 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.324      ;
; 0.638 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[3]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.922      ;
; 0.638 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[5]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.922      ;
; 0.638 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.922      ;
; 0.639 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[1]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.923      ;
; 0.639 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.923      ;
; 0.640 ; cpu_v:cpu_v_dut|PC[15]                 ; cpu_v:cpu_v_dut|PC[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[6]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.924      ;
; 0.641 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.925      ;
; 0.643 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.927      ;
; 0.643 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[4]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.927      ;
; 0.644 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.928      ;
; 0.665 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[0]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.949      ;
; 0.765 ; cpu_v:cpu_v_dut|Rn[5][8]               ; cpu_v:cpu_v_dut|data_debug[8]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.049      ;
; 0.765 ; cpu_v:cpu_v_dut|Rn[5][8]               ; cpu_v:cpu_v_dut|Rn[5][8]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.049      ;
; 0.766 ; cpu_v:cpu_v_dut|Rn[5][4]               ; cpu_v:cpu_v_dut|data_debug[4]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.048      ;
; 0.771 ; cpu_v:cpu_v_dut|Rn[5][4]               ; cpu_v:cpu_v_dut|Rn[5][4]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.053      ;
; 0.815 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.134      ;
; 0.825 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.557      ;
; 0.833 ; cpu_v:cpu_v_dut|END[10]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.105      ; 1.124      ;
; 0.837 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.156      ;
; 0.845 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.164      ;
; 0.848 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.580      ;
; 0.850 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.582      ;
; 0.851 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.583      ;
; 0.865 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.597      ;
; 0.866 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.598      ;
; 0.866 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.598      ;
; 0.866 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.185      ;
; 0.868 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.600      ;
; 0.870 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.546      ; 1.602      ;
; 0.871 ; cpu_v:cpu_v_dut|END[12]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.559      ; 1.616      ;
; 0.889 ; cpu_v:cpu_v_dut|Rn[5][6]               ; cpu_v:cpu_v_dut|Rn[5][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.171      ;
; 0.890 ; cpu_v:cpu_v_dut|Rn[5][6]               ; cpu_v:cpu_v_dut|data_debug[6]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.172      ;
; 0.892 ; cpu_v:cpu_v_dut|Rn[5][7]               ; cpu_v:cpu_v_dut|data_debug[7]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.174      ;
; 0.892 ; cpu_v:cpu_v_dut|Rn[5][1]               ; cpu_v:cpu_v_dut|data_debug[1]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.174      ;
; 0.893 ; cpu_v:cpu_v_dut|Rn[5][10]              ; cpu_v:cpu_v_dut|data_debug[10]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.095      ; 1.174      ;
; 0.893 ; cpu_v:cpu_v_dut|Rn[5][10]              ; cpu_v:cpu_v_dut|Rn[5][10]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.095      ; 1.174      ;
; 0.893 ; cpu_v:cpu_v_dut|Rn[5][7]               ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.175      ;
; 0.893 ; cpu_v:cpu_v_dut|Rn[5][1]               ; cpu_v:cpu_v_dut|Rn[5][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.175      ;
; 0.903 ; cpu_v:cpu_v_dut|Rn[5][13]              ; cpu_v:cpu_v_dut|Rn[5][13]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.170      ;
; 0.904 ; cpu_v:cpu_v_dut|Rn[5][13]              ; cpu_v:cpu_v_dut|data_debug[13]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.171      ;
; 0.904 ; cpu_v:cpu_v_dut|Rn[5][12]              ; cpu_v:cpu_v_dut|data_debug[12]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.171      ;
; 0.906 ; cpu_v:cpu_v_dut|Rn[5][12]              ; cpu_v:cpu_v_dut|Rn[5][12]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.173      ;
; 0.908 ; cpu_v:cpu_v_dut|Rn[5][14]              ; cpu_v:cpu_v_dut|data_debug[14]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.175      ;
; 0.911 ; cpu_v:cpu_v_dut|Rn[5][14]              ; cpu_v:cpu_v_dut|Rn[5][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.178      ;
; 0.944 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.263      ;
; 0.949 ; cpu_v:cpu_v_dut|END[11]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.105      ; 1.240      ;
; 0.956 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[6]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.240      ;
; 0.956 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.240      ;
; 0.956 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[4]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.240      ;
; 0.956 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.240      ;
; 0.957 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.241      ;
; 0.958 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.242      ;
; 0.958 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.242      ;
; 0.967 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.251      ;
; 0.969 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[1]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.253      ;
; 0.970 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[3]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.254      ;
; 0.970 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[5]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.254      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.255      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.255      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.255      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.255      ;
; 0.972 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.256      ;
; 0.974 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.258      ;
; 0.975 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[6]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.259      ;
; 0.975 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[4]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.259      ;
; 0.976 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.260      ;
; 0.976 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.260      ;
; 0.976 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.260      ;
; 0.982 ; cpu_v:cpu_v_dut|END[0]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.105      ; 1.273      ;
; 1.002 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.169      ; 1.357      ;
; 1.002 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.321      ;
; 1.004 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.169      ; 1.359      ;
; 1.005 ; cpu_v:cpu_v_dut|END[5]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.105      ; 1.296      ;
; 1.006 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.169      ; 1.361      ;
; 1.007 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.169      ; 1.362      ;
; 1.014 ; cpu_v:cpu_v_dut|END[6]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.105      ; 1.305      ;
; 1.015 ; cpu_v:cpu_v_dut|Rn[5][2]               ; cpu_v:cpu_v_dut|data_debug[2]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.297      ;
; 1.017 ; cpu_v:cpu_v_dut|Rn[5][2]               ; cpu_v:cpu_v_dut|Rn[5][2]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.299      ;
; 1.019 ; cpu_v:cpu_v_dut|Rn[5][9]               ; cpu_v:cpu_v_dut|data_debug[9]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.303      ;
; 1.020 ; cpu_v:cpu_v_dut|Rn[5][3]               ; cpu_v:cpu_v_dut|data_debug[3]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.302      ;
; 1.021 ; cpu_v:cpu_v_dut|Rn[5][9]               ; cpu_v:cpu_v_dut|Rn[5][9]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.305      ;
; 1.021 ; cpu_v:cpu_v_dut|Rn[5][0]               ; cpu_v:cpu_v_dut|data_debug[0]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.303      ;
; 1.022 ; cpu_v:cpu_v_dut|Rn[5][11]              ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.095      ; 1.303      ;
; 1.022 ; cpu_v:cpu_v_dut|Rn[5][3]               ; cpu_v:cpu_v_dut|Rn[5][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.304      ;
; 1.023 ; cpu_v:cpu_v_dut|Rn[5][0]               ; cpu_v:cpu_v_dut|Rn[5][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 1.305      ;
; 1.024 ; cpu_v:cpu_v_dut|Rn[5][11]              ; cpu_v:cpu_v_dut|data_debug[11]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.095      ; 1.305      ;
; 1.027 ; cpu_v:cpu_v_dut|Rn[5][15]              ; cpu_v:cpu_v_dut|data_debug[15]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.294      ;
; 1.030 ; cpu_v:cpu_v_dut|Rn[5][15]              ; cpu_v:cpu_v_dut|Rn[5][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.297      ;
+-------+----------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                             ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 235.24 MHz ; 235.24 MHz      ; clock_divider:clock_manager_dut|reg1Mhz ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                               ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -3.251 ; -261.272      ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                               ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; 0.458 ; 0.000         ;
+-----------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                 ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -1.285 ; -125.930      ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.251 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.177      ;
; -3.075 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.979      ;
; -3.075 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.979      ;
; -3.075 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.979      ;
; -3.075 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.979      ;
; -3.075 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.979      ;
; -3.075 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.979      ;
; -3.075 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.979      ;
; -3.075 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.979      ;
; -3.075 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.979      ;
; -2.997 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 3.923      ;
; -2.974 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 3.900      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.912 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.203      ;
; -2.904 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.334      ; 4.237      ;
; -2.904 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.334      ; 4.237      ;
; -2.904 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.334      ; 4.237      ;
; -2.901 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 3.827      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.861 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.152      ;
; -2.858 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.092     ; 3.765      ;
; -2.841 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.334      ; 4.174      ;
; -2.841 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.334      ; 4.174      ;
; -2.841 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.334      ; 4.174      ;
; -2.836 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[10]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.213      ; 4.048      ;
; -2.836 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][10]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.213      ; 4.048      ;
; -2.836 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[11]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.213      ; 4.048      ;
; -2.836 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.213      ; 4.048      ;
; -2.823 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[6]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.227      ; 4.049      ;
; -2.823 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.227      ; 4.049      ;
; -2.823 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[7]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.227      ; 4.049      ;
; -2.823 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.227      ; 4.049      ;
; -2.805 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 3.731      ;
; -2.804 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[4]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 3.730      ;
; -2.804 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[2]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 3.730      ;
; -2.804 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 3.730      ;
; -2.802 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 3.728      ;
; -2.802 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 3.728      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.799 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.090      ;
; -2.795 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.699      ;
; -2.795 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.699      ;
; -2.795 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.699      ;
; -2.795 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.699      ;
; -2.795 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.699      ;
; -2.795 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.699      ;
; -2.795 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.699      ;
; -2.795 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.699      ;
; -2.795 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.699      ;
; -2.791 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.334      ; 4.124      ;
; -2.791 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.334      ; 4.124      ;
; -2.791 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.334      ; 4.124      ;
; -2.776 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.092     ; 3.683      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|IR[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.669      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|IR[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.669      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|IR[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.669      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|IR[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.669      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|IR[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.669      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|IR[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.669      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|IR[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.669      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|IR[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.669      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|IR[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.095     ; 3.669      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.056      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.056      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.056      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.056      ;
; -2.765 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 4.056      ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                              ;
+-------+----------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.458 ; cpu_v:cpu_v_dut|END[14]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.120      ; 0.749      ;
; 0.459 ; cpu_v:cpu_v_dut|END[3]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.120      ; 0.750      ;
; 0.459 ; cpu_v:cpu_v_dut|END[2]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.120      ; 0.750      ;
; 0.543 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.210      ;
; 0.545 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.212      ;
; 0.546 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.213      ;
; 0.547 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.214      ;
; 0.583 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[3]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.842      ;
; 0.583 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[5]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.842      ;
; 0.583 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.842      ;
; 0.584 ; cpu_v:cpu_v_dut|PC[15]                 ; cpu_v:cpu_v_dut|PC[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.843      ;
; 0.584 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.843      ;
; 0.585 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[1]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.844      ;
; 0.585 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[6]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.844      ;
; 0.587 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.846      ;
; 0.587 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.846      ;
; 0.588 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.847      ;
; 0.588 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[4]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.847      ;
; 0.588 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.847      ;
; 0.589 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.848      ;
; 0.589 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.848      ;
; 0.589 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.848      ;
; 0.608 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[0]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.867      ;
; 0.708 ; cpu_v:cpu_v_dut|Rn[5][4]               ; cpu_v:cpu_v_dut|data_debug[4]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.087      ; 0.966      ;
; 0.709 ; cpu_v:cpu_v_dut|Rn[5][8]               ; cpu_v:cpu_v_dut|data_debug[8]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.087      ; 0.967      ;
; 0.709 ; cpu_v:cpu_v_dut|Rn[5][8]               ; cpu_v:cpu_v_dut|Rn[5][8]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.087      ; 0.967      ;
; 0.713 ; cpu_v:cpu_v_dut|Rn[5][4]               ; cpu_v:cpu_v_dut|Rn[5][4]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.087      ; 0.971      ;
; 0.736 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.116      ; 1.023      ;
; 0.750 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.116      ; 1.037      ;
; 0.751 ; cpu_v:cpu_v_dut|END[10]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.012      ;
; 0.757 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.116      ; 1.044      ;
; 0.766 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.433      ;
; 0.777 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.116      ; 1.064      ;
; 0.788 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.455      ;
; 0.790 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.457      ;
; 0.791 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.458      ;
; 0.796 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.463      ;
; 0.797 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.464      ;
; 0.798 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.465      ;
; 0.799 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.466      ;
; 0.801 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.496      ; 1.468      ;
; 0.812 ; cpu_v:cpu_v_dut|END[12]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.509      ; 1.492      ;
; 0.820 ; cpu_v:cpu_v_dut|Rn[5][6]               ; cpu_v:cpu_v_dut|Rn[5][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.085      ; 1.076      ;
; 0.821 ; cpu_v:cpu_v_dut|Rn[5][10]              ; cpu_v:cpu_v_dut|Rn[5][10]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.085      ; 1.077      ;
; 0.821 ; cpu_v:cpu_v_dut|Rn[5][6]               ; cpu_v:cpu_v_dut|data_debug[6]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.085      ; 1.077      ;
; 0.822 ; cpu_v:cpu_v_dut|Rn[5][10]              ; cpu_v:cpu_v_dut|data_debug[10]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.085      ; 1.078      ;
; 0.822 ; cpu_v:cpu_v_dut|Rn[5][7]               ; cpu_v:cpu_v_dut|data_debug[7]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.085      ; 1.078      ;
; 0.822 ; cpu_v:cpu_v_dut|Rn[5][1]               ; cpu_v:cpu_v_dut|data_debug[1]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.086      ; 1.079      ;
; 0.823 ; cpu_v:cpu_v_dut|Rn[5][1]               ; cpu_v:cpu_v_dut|Rn[5][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.086      ; 1.080      ;
; 0.824 ; cpu_v:cpu_v_dut|Rn[5][7]               ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.085      ; 1.080      ;
; 0.831 ; cpu_v:cpu_v_dut|Rn[5][13]              ; cpu_v:cpu_v_dut|Rn[5][13]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.072      ; 1.074      ;
; 0.832 ; cpu_v:cpu_v_dut|Rn[5][13]              ; cpu_v:cpu_v_dut|data_debug[13]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.072      ; 1.075      ;
; 0.833 ; cpu_v:cpu_v_dut|Rn[5][12]              ; cpu_v:cpu_v_dut|data_debug[12]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.072      ; 1.076      ;
; 0.835 ; cpu_v:cpu_v_dut|Rn[5][12]              ; cpu_v:cpu_v_dut|Rn[5][12]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.072      ; 1.078      ;
; 0.837 ; cpu_v:cpu_v_dut|Rn[5][14]              ; cpu_v:cpu_v_dut|data_debug[14]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.072      ; 1.080      ;
; 0.840 ; cpu_v:cpu_v_dut|Rn[5][14]              ; cpu_v:cpu_v_dut|Rn[5][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.072      ; 1.083      ;
; 0.869 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[6]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.128      ;
; 0.869 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[4]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.128      ;
; 0.869 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.128      ;
; 0.870 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.129      ;
; 0.872 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.131      ;
; 0.873 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.132      ;
; 0.874 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.133      ;
; 0.874 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.133      ;
; 0.875 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[1]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.134      ;
; 0.875 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.116      ; 1.162      ;
; 0.876 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[3]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.135      ;
; 0.876 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[5]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.135      ;
; 0.876 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.135      ;
; 0.877 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.136      ;
; 0.877 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.136      ;
; 0.877 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.136      ;
; 0.883 ; cpu_v:cpu_v_dut|END[11]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.144      ;
; 0.884 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.143      ;
; 0.886 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.145      ;
; 0.887 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[6]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.146      ;
; 0.887 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[4]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.146      ;
; 0.888 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.147      ;
; 0.888 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.147      ;
; 0.888 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 1.147      ;
; 0.893 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.116      ; 1.180      ;
; 0.904 ; cpu_v:cpu_v_dut|END[0]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.165      ;
; 0.922 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.116      ; 1.209      ;
; 0.924 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.152      ; 1.247      ;
; 0.925 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.152      ; 1.248      ;
; 0.927 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.152      ; 1.250      ;
; 0.928 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.152      ; 1.251      ;
; 0.929 ; cpu_v:cpu_v_dut|END[5]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.190      ;
; 0.932 ; cpu_v:cpu_v_dut|Rn[5][2]               ; cpu_v:cpu_v_dut|data_debug[2]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.086      ; 1.189      ;
; 0.934 ; cpu_v:cpu_v_dut|Rn[5][2]               ; cpu_v:cpu_v_dut|Rn[5][2]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.086      ; 1.191      ;
; 0.935 ; cpu_v:cpu_v_dut|Rn[5][3]               ; cpu_v:cpu_v_dut|data_debug[3]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.086      ; 1.192      ;
; 0.936 ; cpu_v:cpu_v_dut|Rn[5][9]               ; cpu_v:cpu_v_dut|data_debug[9]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.087      ; 1.194      ;
; 0.937 ; cpu_v:cpu_v_dut|Rn[5][0]               ; cpu_v:cpu_v_dut|data_debug[0]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.086      ; 1.194      ;
; 0.938 ; cpu_v:cpu_v_dut|Rn[5][11]              ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.085      ; 1.194      ;
; 0.938 ; cpu_v:cpu_v_dut|Rn[5][9]               ; cpu_v:cpu_v_dut|Rn[5][9]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.087      ; 1.196      ;
; 0.938 ; cpu_v:cpu_v_dut|Rn[5][3]               ; cpu_v:cpu_v_dut|Rn[5][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.086      ; 1.195      ;
; 0.939 ; cpu_v:cpu_v_dut|Rn[5][0]               ; cpu_v:cpu_v_dut|Rn[5][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.086      ; 1.196      ;
; 0.939 ; cpu_v:cpu_v_dut|END[6]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.200      ;
; 0.940 ; cpu_v:cpu_v_dut|Rn[5][11]              ; cpu_v:cpu_v_dut|data_debug[11]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.085      ; 1.196      ;
; 0.943 ; cpu_v:cpu_v_dut|Rn[5][15]              ; cpu_v:cpu_v_dut|data_debug[15]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.072      ; 1.186      ;
+-------+----------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                               ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -1.213 ; -92.740       ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                               ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; 0.223 ; 0.000         ;
+-----------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                 ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -1.000 ; -98.000       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.213 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 2.158      ;
; -1.136 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 2.065      ;
; -1.136 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 2.065      ;
; -1.136 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 2.065      ;
; -1.136 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 2.065      ;
; -1.136 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 2.065      ;
; -1.136 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 2.065      ;
; -1.136 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 2.065      ;
; -1.136 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 2.065      ;
; -1.136 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|IR[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 2.065      ;
; -1.120 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 2.065      ;
; -1.105 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|data_debug[10]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.068      ; 2.160      ;
; -1.105 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|Rn[5][10]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.068      ; 2.160      ;
; -1.105 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|data_debug[11]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.068      ; 2.160      ;
; -1.105 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.068      ; 2.160      ;
; -1.092 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|data_debug[6]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.081      ; 2.160      ;
; -1.092 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|Rn[5][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.081      ; 2.160      ;
; -1.092 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|data_debug[7]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.081      ; 2.160      ;
; -1.092 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.081      ; 2.160      ;
; -1.074 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[10]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.068      ; 2.129      ;
; -1.074 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][10]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.068      ; 2.129      ;
; -1.074 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[11]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.068      ; 2.129      ;
; -1.074 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.068      ; 2.129      ;
; -1.061 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[6]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.081      ; 2.129      ;
; -1.061 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.081      ; 2.129      ;
; -1.061 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[7]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.081      ; 2.129      ;
; -1.061 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.081      ; 2.129      ;
; -1.061 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.162      ; 2.210      ;
; -1.061 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.162      ; 2.210      ;
; -1.061 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.162      ; 2.210      ;
; -1.056 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 2.001      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.053 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.183      ;
; -1.052 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|data_debug[0]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.122      ;
; -1.052 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|Rn[5][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.122      ;
; -1.052 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|data_debug[1]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.122      ;
; -1.052 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|Rn[5][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.122      ;
; -1.052 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|data_debug[2]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.122      ;
; -1.052 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|Rn[5][2]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.122      ;
; -1.052 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|data_debug[3]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.122      ;
; -1.052 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|Rn[5][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.122      ;
; -1.052 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.162      ; 2.201      ;
; -1.052 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.162      ; 2.201      ;
; -1.052 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.162      ; 2.201      ;
; -1.050 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 1.995      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.048 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.143      ; 2.178      ;
; -1.027 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 1.956      ;
; -1.027 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 1.956      ;
; -1.027 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 1.956      ;
; -1.027 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 1.956      ;
; -1.027 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 1.956      ;
; -1.027 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 1.956      ;
; -1.027 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 1.956      ;
; -1.027 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 1.956      ;
; -1.027 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.058     ; 1.956      ;
; -1.021 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[0]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.091      ;
; -1.021 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.091      ;
; -1.021 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[1]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.091      ;
; -1.021 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.091      ;
; -1.021 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[2]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.091      ;
; -1.021 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][2]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.091      ;
; -1.021 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|data_debug[3]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.091      ;
; -1.021 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|Rn[5][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.083      ; 2.091      ;
; -1.016 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 1.961      ;
; -1.015 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[4]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 1.960      ;
; -1.015 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[2]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 1.960      ;
; -1.015 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 1.960      ;
; -1.011 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 1.956      ;
; -1.011 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|stage[0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 1.956      ;
; -1.008 ; cpu_v:cpu_v_dut|IR[14]   ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.056     ; 1.939      ;
; -0.996 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.162      ; 2.145      ;
; -0.996 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.162      ; 2.145      ;
; -0.996 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.162      ; 2.145      ;
; -0.992 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.162      ; 2.141      ;
; -0.992 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.162      ; 2.141      ;
; -0.992 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.162      ; 2.141      ;
; -0.987 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|data_debug[10]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.068      ; 2.042      ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                              ;
+-------+----------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.223 ; cpu_v:cpu_v_dut|END[14]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.065      ; 0.372      ;
; 0.224 ; cpu_v:cpu_v_dut|END[3]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.065      ; 0.373      ;
; 0.224 ; cpu_v:cpu_v_dut|END[2]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.065      ; 0.373      ;
; 0.261 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.610      ;
; 0.262 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.611      ;
; 0.263 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.612      ;
; 0.264 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.613      ;
; 0.290 ; cpu_v:cpu_v_dut|PC[15]                 ; cpu_v:cpu_v_dut|PC[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.424      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[1]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[3]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[5]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.292 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[6]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.426      ;
; 0.293 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[4]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.427      ;
; 0.294 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.428      ;
; 0.294 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.428      ;
; 0.303 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[0]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.437      ;
; 0.336 ; cpu_v:cpu_v_dut|Rn[5][8]               ; cpu_v:cpu_v_dut|data_debug[8]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.470      ;
; 0.336 ; cpu_v:cpu_v_dut|Rn[5][8]               ; cpu_v:cpu_v_dut|Rn[5][8]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.470      ;
; 0.337 ; cpu_v:cpu_v_dut|Rn[5][4]               ; cpu_v:cpu_v_dut|data_debug[4]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.049      ; 0.470      ;
; 0.342 ; cpu_v:cpu_v_dut|Rn[5][4]               ; cpu_v:cpu_v_dut|Rn[5][4]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.049      ; 0.475      ;
; 0.363 ; cpu_v:cpu_v_dut|END[10]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.061      ; 0.508      ;
; 0.364 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.071      ; 0.519      ;
; 0.367 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.071      ; 0.522      ;
; 0.371 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.720      ;
; 0.375 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.071      ; 0.530      ;
; 0.376 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.071      ; 0.531      ;
; 0.382 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.731      ;
; 0.384 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.733      ;
; 0.385 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.734      ;
; 0.392 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.741      ;
; 0.393 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.742      ;
; 0.393 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.742      ;
; 0.395 ; cpu_v:cpu_v_dut|END[12]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.274      ; 0.753      ;
; 0.395 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.744      ;
; 0.396 ; cpu_v:cpu_v_dut|Rn[5][6]               ; cpu_v:cpu_v_dut|Rn[5][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.528      ;
; 0.397 ; cpu_v:cpu_v_dut|Rn[5][10]              ; cpu_v:cpu_v_dut|data_debug[10]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.529      ;
; 0.397 ; cpu_v:cpu_v_dut|Rn[5][10]              ; cpu_v:cpu_v_dut|Rn[5][10]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.529      ;
; 0.397 ; cpu_v:cpu_v_dut|Rn[5][7]               ; cpu_v:cpu_v_dut|data_debug[7]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.529      ;
; 0.397 ; cpu_v:cpu_v_dut|Rn[5][6]               ; cpu_v:cpu_v_dut|data_debug[6]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.529      ;
; 0.397 ; cpu_v:cpu_v_dut|Rn[5][1]               ; cpu_v:cpu_v_dut|data_debug[1]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.529      ;
; 0.397 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.265      ; 0.746      ;
; 0.398 ; cpu_v:cpu_v_dut|Rn[5][7]               ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.530      ;
; 0.398 ; cpu_v:cpu_v_dut|Rn[5][1]               ; cpu_v:cpu_v_dut|Rn[5][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.530      ;
; 0.402 ; cpu_v:cpu_v_dut|Rn[5][13]              ; cpu_v:cpu_v_dut|Rn[5][13]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.528      ;
; 0.403 ; cpu_v:cpu_v_dut|Rn[5][12]              ; cpu_v:cpu_v_dut|data_debug[12]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.529      ;
; 0.404 ; cpu_v:cpu_v_dut|Rn[5][13]              ; cpu_v:cpu_v_dut|data_debug[13]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.530      ;
; 0.405 ; cpu_v:cpu_v_dut|Rn[5][12]              ; cpu_v:cpu_v_dut|Rn[5][12]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.531      ;
; 0.408 ; cpu_v:cpu_v_dut|Rn[5][14]              ; cpu_v:cpu_v_dut|data_debug[14]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.534      ;
; 0.410 ; cpu_v:cpu_v_dut|Rn[5][14]              ; cpu_v:cpu_v_dut|Rn[5][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.536      ;
; 0.424 ; cpu_v:cpu_v_dut|END[11]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.061      ; 0.569      ;
; 0.425 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.071      ; 0.580      ;
; 0.433 ; cpu_v:cpu_v_dut|END[0]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.061      ; 0.578      ;
; 0.438 ; cpu_v:cpu_v_dut|END[5]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.061      ; 0.583      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[6]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[4]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.441 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.575      ;
; 0.441 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.575      ;
; 0.445 ; cpu_v:cpu_v_dut|END[6]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.061      ; 0.590      ;
; 0.450 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[1]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.584      ;
; 0.450 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.584      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.585      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[3]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.585      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[5]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.585      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.585      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.071      ; 0.606      ;
; 0.452 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.586      ;
; 0.452 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.586      ;
; 0.453 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.587      ;
; 0.453 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.587      ;
; 0.454 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[6]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[4]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.588      ;
; 0.455 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.589      ;
; 0.455 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.589      ;
; 0.456 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.086      ; 0.626      ;
; 0.457 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.086      ; 0.627      ;
; 0.458 ; cpu_v:cpu_v_dut|Rn[5][2]               ; cpu_v:cpu_v_dut|data_debug[2]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.590      ;
; 0.459 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.086      ; 0.629      ;
; 0.460 ; cpu_v:cpu_v_dut|Rn[5][9]               ; cpu_v:cpu_v_dut|data_debug[9]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.594      ;
; 0.460 ; cpu_v:cpu_v_dut|Rn[5][3]               ; cpu_v:cpu_v_dut|data_debug[3]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.592      ;
; 0.460 ; cpu_v:cpu_v_dut|Rn[5][2]               ; cpu_v:cpu_v_dut|Rn[5][2]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.592      ;
; 0.460 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.086      ; 0.630      ;
; 0.461 ; cpu_v:cpu_v_dut|Rn[5][9]               ; cpu_v:cpu_v_dut|Rn[5][9]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.595      ;
; 0.461 ; cpu_v:cpu_v_dut|Rn[5][0]               ; cpu_v:cpu_v_dut|data_debug[0]       ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.593      ;
; 0.462 ; cpu_v:cpu_v_dut|Rn[5][11]              ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.594      ;
; 0.462 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.071      ; 0.617      ;
; 0.463 ; cpu_v:cpu_v_dut|Rn[5][11]              ; cpu_v:cpu_v_dut|data_debug[11]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.595      ;
; 0.463 ; cpu_v:cpu_v_dut|Rn[5][3]               ; cpu_v:cpu_v_dut|Rn[5][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.595      ;
; 0.463 ; cpu_v:cpu_v_dut|Rn[5][0]               ; cpu_v:cpu_v_dut|Rn[5][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.048      ; 0.595      ;
; 0.464 ; cpu_v:cpu_v_dut|Rn[5][15]              ; cpu_v:cpu_v_dut|data_debug[15]      ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.590      ;
+-------+----------------------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                         ; -3.640   ; 0.223 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clock_manager_dut|reg1Mhz ; -3.640   ; 0.223 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                          ; -293.726 ; 0.0   ; 0.0      ; 0.0     ; -125.93             ;
;  clock_divider:clock_manager_dut|reg1Mhz ; -293.726 ; 0.000 ; N/A      ; N/A     ; -125.930            ;
+------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                  ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clock__50Mhz         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_clock_50Mhz     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_clock_25Mhz     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_clock_1Mhz      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_clock_1KHz      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock__50Mhz         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; wire_clock_50Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; wire_clock_25Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; wire_clock_1Mhz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; wire_clock_1KHz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; wire_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; data_debug[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; data_debug[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; data_debug[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock__50Mhz         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; wire_clock_50Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; wire_clock_25Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; wire_clock_1Mhz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; wire_clock_1KHz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; wire_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; data_debug[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; data_debug[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; data_debug[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock__50Mhz         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; wire_clock_50Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; wire_clock_25Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; wire_clock_1Mhz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; wire_clock_1KHz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; wire_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_debug[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_debug[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; data_debug[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 3517     ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 3517     ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 211   ; 211  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                   ;
+-----------------------------------------+-----------------------------------------+------+-------------+
; Target                                  ; Clock                                   ; Type ; Status      ;
+-----------------------------------------+-----------------------------------------+------+-------------+
; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; Base ; Constrained ;
+-----------------------------------------+-----------------------------------------+------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; bus_RAM_ADDRESS[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_1KHz      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_1Mhz      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_25Mhz     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; bus_RAM_ADDRESS[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_1KHz      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_1Mhz      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_25Mhz     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Feb 28 00:40:07 2017
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:clock_manager_dut|reg1Mhz clock_divider:clock_manager_dut|reg1Mhz
Warning (332125): Found combinational loop of 2 nodes File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_gen.v Line: 3
    Warning (332126): Node "clock_gen_dut|clk_out~0|combout"
    Warning (332126): Node "clock_gen_dut|clk_out~0|datac"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.640
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.640            -293.726 clock_divider:clock_manager_dut|reg1Mhz 
Info (332146): Worst-case hold slack is 0.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.502               0.000 clock_divider:clock_manager_dut|reg1Mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285            -125.930 clock_divider:clock_manager_dut|reg1Mhz 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.251            -261.272 clock_divider:clock_manager_dut|reg1Mhz 
Info (332146): Worst-case hold slack is 0.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.458               0.000 clock_divider:clock_manager_dut|reg1Mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285            -125.930 clock_divider:clock_manager_dut|reg1Mhz 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.213             -92.740 clock_divider:clock_manager_dut|reg1Mhz 
Info (332146): Worst-case hold slack is 0.223
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.223               0.000 clock_divider:clock_manager_dut|reg1Mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -98.000 clock_divider:clock_manager_dut|reg1Mhz 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 905 megabytes
    Info: Processing ended: Tue Feb 28 00:40:10 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


