#include "memory_bus.h"
#include "cart.h"
#include "cart_type.h"
#include "timer.h"
#include "interrupts.h"
#include <stdio.h>

uint8_t memory[MEMORY_SIZE];
uint8_t eram[ERAM_SIZE];

uint16_t rom_bank_number = 0;
uint16_t ram_bank_number = 0;
bool ram_enabled = false;
bool rom_ram_mode_select = false;

uint8_t memory_bus_read(const uint16_t addr)
{
	if (addr >= 0x0000 && addr <= 0x3FFF) // Read from ROM bank 00
	{
		return cartridge_data[addr];
	}

	const cart_type_info& cart_info = cart_type_data[cartridge_header->cartridge_type];

	if (addr >= 0x4000 && addr <= 0x7FFF) // Read from ROM bank 01~NN
	{
		if (cart_info.type == CART_TYPE::NO_MBC)
		{
			return cartridge_data[addr]; // For no MBC cartridges
		}
		else if (cart_info.type == CART_TYPE::MBC1)
		{
			const uint16_t ROM_BANK_SIZE = 0x4000; // 16k per ROM bank
			uint8_t rom_bank = rom_bank_number > 0 ? rom_bank_number : 1;
			const uint32_t offset = ROM_BANK_SIZE * (rom_bank - 1);
			return cartridge_data[offset + addr];
		}
	}
	if (addr >= 0x8000 && addr <= 0x9FFF) // VRAM
	{
		return memory[addr];
	}
	if (addr >= 0xA000 && addr <= 0xBFFF) // External RAM
	{
		if (cart_info.type == CART_TYPE::NO_MBC)
		{
			const uint16_t eram_address = (addr - 0xA000);
			return eram[eram_address];
		}
		else if (cart_info.type == CART_TYPE::MBC1)
		{
			const uint16_t bank_offset = ram_bank_number * 0x2000;
			const uint16_t eram_address = (addr - 0xA000) + bank_offset;
			return eram[eram_address];
		}
	}
	if (addr >= 0xC000 && addr <= 0xCFFF) // Work RAM 1
	{
		return memory[addr];
	}
	if (addr >= 0xD000 && addr <= 0xDFFF) // Work RAM 2
	{
		return memory[addr];
	}
	if (addr >= 0xE000 && addr <= 0xFDFF) // Echo RAM (Mirror of C000-DDFF)
	{
		return memory[addr - 0x2000];
	}
	if (addr >= 0xFE00 && addr <= 0xFE9F) // Object Attribute Memory (sprite attribute table)
	{
		// TODO: If PPU mode == 2 return 0xFF
		return memory[addr];
	}
	if (addr >= 0xFEA0 && addr <= 0xFEFF) // Unused memory area
	{
		// TODO: return 0xFF if PPU is in mode 3
		return 0x00;
	}
	if (addr >= 0xFF00 && addr <= 0xFF7F) // I/O registers
	{
		return memory[addr];
	}
	if (addr >= 0xFF80 && addr <= 0xFFFE) // High RAM
	{
		return memory[addr];
	}
	if (addr >= 0xFFFF) // Interrupt Enable register
	{
		return memory[addr];
	}

	return 0xFF;
}

void memory_bus_write(const uint16_t addr, const uint8_t value)
{
	const cart_type_info& cart_info = cart_type_data[cartridge_header->cartridge_type];
	if (cart_info.type == CART_TYPE::MBC1)
	{
		if (addr >= 0x0000 && addr <= 0x1FFF) // RAM Enable
		{
			ram_enabled = (value & 0xF0) == 0x0A;
		}
		if (addr >= 0x2000 && addr <= 0x3FFF)
		{
			rom_bank_number = value & 0b00011111; // This is a 5-bit register
			const uint32_t rom_size = 32 * (1 << cartridge_header->rom_size);
			const uint8_t number_of_rom_banks = rom_size / 16;
			rom_bank_number = rom_bank_number % number_of_rom_banks;
		}
		if (addr >= 0x4000 && addr <= 0x5FFF)
		{
			if (rom_ram_mode_select)
			{
				ram_bank_number = value & 0b00000011; // This is a 2-bit register
			}
			else
			{
				rom_bank_number = (rom_bank_number & 0b00011111) | ((value & 0b00000011) << 5);
			}
		}
		if (addr >= 0x6000 && addr <= 0x7FFF)
		{
			rom_ram_mode_select = value & 1; // This is a 1-bit register
		}
	}


	if (addr >= 0x8000 && addr <= 0x9FFF) // VRAM
	{
		// TODO: If PPU is in mode 3 the cpu cannot access VRAM
		memory[addr] = value;
	}
	if (addr >= 0xA000 && addr <= 0xBFFF) // ERAM
	{
		if (cart_info.type == CART_TYPE::NO_MBC)
		{
			eram[addr - 0xA000] = value;
		}
		else if (cart_info.type == CART_TYPE::MBC1)
		{
			const uint16_t RAM_BANK_SIZE = 0x2000; // 8k per ROM bank
			const uint32_t offset = RAM_BANK_SIZE * ram_bank_number;
			const uint16_t eram_address = offset + (addr - 0xA000);
			eram[eram_address] = value;
		}

	}
	if (addr >= 0xC000 && addr <= 0xCFFF) // WRAM 1
	{
		memory[addr] = value;
	}
	if (addr >= 0xD000 && addr <= 0xDFFF) // WRAM 2
	{
		memory[addr] = value;
	}
	if (addr >= 0xE000 && addr <= 0xFDFF) // Echo RAM
	{
		memory[addr - 0x2000] = value;
	}
	if (addr >= 0xFE00 && addr <= 0xFE9F) // OAM Data
	{
		// TODO: If PPU is in mode 2 or 3 the CPU cannot access OAM
		memory[addr] = value;
	}
	if (addr >= 0xFEA0 && addr <= 0xFEFF) // Unused memory area
	{
		// All writes here are ignored
	}
	if (addr >= 0xFF00 && addr <= 0xFF7F) // I/O registers
	{
		if (addr == 0xFF02 && value == 0x81) // Blargg tests serial output
		{
			char c = memory[0xFF01];
			printf("%c", c);
		}
		else if (addr == 0xFF04) // Timer DIV
		{
			timer_on_div_write(value);
		}
		else if (addr == 0xFF07) // Timer control
		{
			memory[addr] = value & 0b00000111;
		}
		else if (addr == 0xFF0F)
		{
			interrupt_flag_write(value);
		}
		else if (addr == 0xFF46) // OAM DMA
		{
			uint16_t source_addr = (value * 0x100);
			const uint16_t dest = 0xFE00;
			for (uint8_t i = 0; i < 160; i++)
			{
				memory[dest + i] = memory_bus_read(source_addr + i);
			}
		}
		else
		{
			memory[addr] = value;
		}
	}
	if (addr >= 0xFF80 && addr <= 0xFFFE) // HRAM
	{
		memory[addr] = value;
	}
	if (addr == 0xFFFF) // Interrupt Enable
	{
		interrupt_enable_write(value);
	}
}