# Development and Optimization of a Custom Multi-Task Cascaded CNN for Efficient Edge Face Detection

A lightweight and optimized face detection system based on MTCNN architecture, designed for real-time deployment on resource-constrained edge devices and FPGAs.

## üìã Project Overview

This project develops a customized Multi-Task Cascaded Convolutional Neural Network (MTCNN) optimized for efficient face detection on edge computing platforms. The system addresses the challenge of deploying high-accuracy face detection models on hardware-constrained devices while maintaining real-time performance.

## üéØ Key Objectives

- **Architectural Optimization**: Redesign MTCNN with reduced parameters while maintaining accuracy
- **Edge Deployment**: Enable real-time face detection on FPGA and ARM-based systems
- **Model Compression**: Implement quantization-aware training and advanced compression techniques
- **Hardware Efficiency**: Optimize for deployment on Kria KV260 FPGA platform

## üèóÔ∏è System Architecture

The system implements a three-stage cascaded CNN architecture:

```
Input Image ‚Üí [P-Net] ‚Üí [R-Net] ‚Üí [O-Net] ‚Üí Face Detection + Landmarks
               ‚Üì         ‚Üì         ‚Üì
           Proposals   Refinement  Final Output
```

### Network Components

- **P-Net (Proposal Network)**: Generates initial face candidates from image pyramid
- **R-Net (Refinement Network)**: Filters false positives and refines bounding boxes  
- **O-Net (Output Network)**: Produces final detection results and facial landmarks

## üöÄ Key Features

### Custom Optimizations
- **Depthwise Separable Convolutions**: Replace standard convolutions to reduce computational cost
- **Squeeze-and-Excitation (SE) Blocks**: Maintain accuracy while reducing model complexity
- **Quantization-Aware Training (QAT)**: Enable INT8 inference for faster edge deployment
- **Image Pyramid Optimization**: Adjusted scaling factor (0.707) for improved efficiency

### Performance Achievements
- **60% Parameter Reduction**: From 495,850 to 197,202 parameters
- **2√ó Speed Improvement**: Compared to original MTCNN
- **96.3% Average Precision**: On WIDER-FACE dataset (vs 97.8% original)
- **Real-time Performance**: 30 FPS on Kria KV260 FPGA platform

## üõ†Ô∏è Technical Implementation

### Model Architecture Details

#### Customized P-Net
- Input: 12√ó12√ó3 images
- Reduced from 10‚Üí8 filters in first layer
- Integrated SE blocks for feature enhancement
- Parameters: 1,846 (vs 6,632 original)

#### Customized R-Net  
- Input: 24√ó24√ó3 images
- Depthwise separable convolutions
- Reduced filter counts while maintaining accuracy
- Parameters: 79,174 (vs 100,178 original)

#### Customized O-Net
- Input: 48√ó48√ó3 images
- Enhanced feature extraction with SE blocks
- Optimized fully connected layers
- Parameters: 116,182 (vs 389,040 original)

### Quantization Strategy
- **Post-Training Quantization (PTQ)**: Static and dynamic quantization
- **INT8 Deployment**: Reduced memory footprint and faster inference
- **FBGEMM Backend**: Optimized for x86 CPU deployment
- **QNNPACK Support**: ARM-based device compatibility

## üìä Performance Results

### Accuracy Comparison
| Network | Original Accuracy | Optimized Accuracy | Parameter Reduction |
|---------|------------------|-------------------|-------------------|
| P-Net   | 98.7%           | 95.17%            | 72.2%            |
| R-Net   | 99.1%           | 91.7%             | 21.0%            |
| O-Net   | 99.4%           | 94.8%             | 70.1%            |

### Hardware Performance
| Platform | FPS | Power Consumption | Model Size |
|----------|-----|------------------|------------|
| Kria KV260 FPGA | 30 | ~1.1W | 290 KB |
| ARM Cortex-A53 | 20-25 | ~2.4W | 290 KB |
| Intel i7 CPU | 50+ | N/A | 290 KB |

### Comparison with Other Methods
| Method | Accuracy | FPS (CPU) | Model Size | Real-time Edge |
|--------|----------|-----------|------------|---------------|
| Haar Cascade | ~72% | 25 | Small | ‚úì |
| DLIB HOG | ~82% | ~20 | Medium | ‚úì |
| Original MTCNN | 98.8% | 15 | 6.7 MB | ‚úó |
| **Our Method** | **96.3%** | **30+** | **290 KB** | **‚úì** |


## üéØ Applications

- **Security Systems**: Real-time surveillance and access control
- **Mobile Devices**: Face detection for photography and AR
- **Automotive**: Driver monitoring and attention detection
- **IoT Devices**: Smart home and retail analytics
- **Healthcare**: Patient monitoring and elderly care

## üìà Benchmarking

### Robustness Testing
| Condition | Original MTCNN | Our Method | Improvement |
|-----------|---------------|------------|-------------|
| Partial Occlusion | 91% | 89% | Minimal loss |
| Varying Illumination | 95% | 93% | Minimal loss |
| Extreme Poses | 87% | 84% | Acceptable trade-off |
| Low Resolution | 78% | 75% | Maintained performance |

### Edge Device Deployment
- **Kria KV260**: 30 FPS, 1.1W power consumption
- **Raspberry Pi 4**: 15 FPS, efficient deployment
- **Jetson Nano**: 25 FPS, GPU acceleration support

## üîÆ Future Enhancements

### Planned Features
- **WiFi Connectivity**: Remote monitoring capabilities
- **Mobile App Integration**: Real-time face detection on smartphones
- **Advanced Timer Functions**: Scheduled detection operations
- **Voice Control**: Hands-free operation
- **Energy Monitoring**: Power consumption optimization

### Technical Improvements
- **Enhanced Quantization**: Mixed-precision deployment
- **Model Distillation**: Further size reduction
- **Dynamic Scaling**: Adaptive performance based on hardware
- **Multi-face Tracking**: Temporal consistency across frames

## üìö Academic Context

This project was developed as part of the Computer Engineering Technology program at Ho Chi Minh City University of Technology and Education, demonstrating:

- **Deep Learning Optimization**: Advanced model compression techniques
- **Edge Computing**: Practical deployment considerations
- **Hardware-Software Co-design**: FPGA acceleration strategies
- **Computer Vision**: Real-world application development

## üèÜ Key Contributions

1. **Novel Architecture**: Custom MTCNN with SE blocks and depthwise separable convolutions
2. **Quantization Strategy**: Comprehensive QAT implementation for edge deployment
3. **Hardware Optimization**: Efficient FPGA deployment achieving real-time performance
4. **Benchmark Results**: Extensive evaluation on standard face detection datasets

## üë• Team

- **Students**: Phan Minh Duc (21119303), Nguyen Le Ngoc Tram (21119322)
- **Supervisor**: Dr. Pham Van Khoa
- **Institution**: Ho Chi Minh City University of Technology and Education

## üìÑ License

This project is developed for educational and research purposes. Commercial use requires proper attribution and licensing agreements.

## üôè Acknowledgments

We thank the Faculty of International Education and Dr. Pham Van Khoa for guidance and support. Special appreciation to colleagues who provided valuable feedback throughout the development process.

---

*For detailed technical documentation, training procedures, and deployment guides, please refer to the complete thesis document and source code in this repository.*
