// Master file for 8500-Node IEEE Test Feeder Case
// Unbalanced Load Case

Clear
Set DefaultBaseFrequency=60

New Circuit.IEEE8500u  

! Make the source stiff with small impedance
~ pu=1.05  r1=0  x1=0.001  r0=0  x0=0.001  

Redirect  LineCodes2.DSS
Redirect  Triplex_Linecodes.dss

Redirect  Lines.dss
Redirect  Transformers.dss
//Redirect  LoadXfmrs.dss    ! Load Transformers
Redirect  LoadXfmrCodes.dss  ! Referencing XfmrCodes
Redirect  Triplex_Lines.DSS
Redirect  UnbalancedLoads.dss
Redirect  Capacitors.dss
Redirect  CapControls.DSS
Redirect  Regulators.dss

! Let DSS estimate the voltage bases
Set voltagebases=[115, 12.47,  0.48, 0.208]
Calcvoltagebases     ! This also establishes the bus list

! Load in bus coordintes now that bus list is established
Buscoords  Buscoords.dss

