[2025-09-17 17:24:33] START suite=cs trace=classification_phase3_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2324550 heartbeat IPC: 4.302 cumulative IPC: 4.302 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4782724 heartbeat IPC: 4.068 cumulative IPC: 4.182 (Simulation time: 00 hr 00 min 59 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4782724 cumulative IPC: 4.182 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4782724 cumulative IPC: 4.182 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 11909366 heartbeat IPC: 1.403 cumulative IPC: 1.403 (Simulation time: 00 hr 01 min 51 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 20229412 heartbeat IPC: 1.202 cumulative IPC: 1.295 (Simulation time: 00 hr 02 min 47 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 29254607 heartbeat IPC: 1.108 cumulative IPC: 1.226 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 38533906 heartbeat IPC: 1.078 cumulative IPC: 1.185 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 48195262 heartbeat IPC: 1.035 cumulative IPC: 1.152 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 58833511 heartbeat IPC: 0.94 cumulative IPC: 1.11 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 69657578 heartbeat IPC: 0.9239 cumulative IPC: 1.079 (Simulation time: 00 hr 07 min 59 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000010 cycles: 80636740 heartbeat IPC: 0.9108 cumulative IPC: 1.055 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 90230503 heartbeat IPC: 1.042 cumulative IPC: 1.053 (Simulation time: 00 hr 09 min 57 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 95768910 cumulative IPC: 1.044 (Simulation time: 00 hr 11 min 02 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 95768910 cumulative IPC: 1.044 (Simulation time: 00 hr 11 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.044 instructions: 100000000 cycles: 95768910
CPU 0 Branch Prediction Accuracy: 99.91% MPKI: 0.00366 Average ROB Occupancy at Mispredict: 3.015e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00103
BRANCH_INDIRECT: 0.00184
BRANCH_CONDITIONAL: 0.00079
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 364052
LQ_STALL: 5567
SQ_STALL: 245584


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 168.32176
REPLAY_LOAD: 76.81028
NON_REPLAY_LOAD: 10.586862

== Total ==
ADDR_TRANS: 72715
REPLAY_LOAD: 58299
NON_REPLAY_LOAD: 233038

== Counts ==
ADDR_TRANS: 432
REPLAY_LOAD: 759
NON_REPLAY_LOAD: 22012

cpu0->cpu0_STLB TOTAL        ACCESS:     521445 HIT:     365863 MISS:     155582 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     521445 HIT:     365863 MISS:     155582 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 94.28 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1159637 HIT:     480773 MISS:     678864 MSHR_MERGE:      11626
cpu0->cpu0_L2C LOAD         ACCESS:     609570 HIT:     246810 MISS:     362760 MSHR_MERGE:        758
cpu0->cpu0_L2C RFO          ACCESS:      30520 HIT:      12082 MISS:      18438 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     133519 HIT:      78781 MISS:      54738 MSHR_MERGE:      10867
cpu0->cpu0_L2C WRITE        ACCESS:      44450 HIT:      44073 MISS:        377 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     341578 HIT:      99027 MISS:     242551 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      96466 ISSUED:      96453 USEFUL:      18790 USELESS:      10468
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.11 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5968707 HIT:    5953629 MISS:      15078 MSHR_MERGE:       5205
cpu0->cpu0_L1I LOAD         ACCESS:    5968707 HIT:    5953629 MISS:      15078 MSHR_MERGE:       5205
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 65.45 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11026830 HIT:    9699885 MISS:    1326945 MSHR_MERGE:     318080
cpu0->cpu0_L1D LOAD         ACCESS:    8904562 HIT:    8115688 MISS:     788874 MSHR_MERGE:     189177
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     183895 HIT:     137166 MISS:      46729 MSHR_MERGE:       9659
cpu0->cpu0_L1D WRITE        ACCESS:    1577122 HIT:    1427912 MISS:     149210 MSHR_MERGE:     118690
cpu0->cpu0_L1D TRANSLATION  ACCESS:     361251 HIT:      19119 MISS:     342132 MSHR_MERGE:        554
cpu0->cpu0_L1D PREFETCH REQUESTED:     194532 ISSUED:     183895 USEFUL:      21074 USELESS:      15626
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 33.15 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4928067 HIT:    4924848 MISS:       3219 MSHR_MERGE:       1983
cpu0->cpu0_ITLB LOAD         ACCESS:    4928067 HIT:    4924848 MISS:       3219 MSHR_MERGE:       1983
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 138.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10438045 HIT:    9775247 MISS:     662798 MSHR_MERGE:     142589
cpu0->cpu0_DTLB LOAD         ACCESS:   10438045 HIT:    9775247 MISS:     662798 MSHR_MERGE:     142589
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 32.01 cycles
cpu0->LLC TOTAL        ACCESS:     696841 HIT:     621332 MISS:      75509 MSHR_MERGE:        161
cpu0->LLC LOAD         ACCESS:     362002 HIT:     330104 MISS:      31898 MSHR_MERGE:         70
cpu0->LLC RFO          ACCESS:      18437 HIT:       1811 MISS:      16626 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      43871 HIT:      36187 MISS:       7684 MSHR_MERGE:         91
cpu0->LLC WRITE        ACCESS:      29980 HIT:      29957 MISS:         23 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     242551 HIT:     223273 MISS:      19278 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 95.02 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5295
  ROW_BUFFER_MISS:      70024
  AVG DBUS CONGESTED CYCLE: 5.921
Channel 0 WQ ROW_BUFFER_HIT:       4044
  ROW_BUFFER_MISS:      21165
  FULL:          0
Channel 0 REFRESHES ISSUED:       7981

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       252039        79916        78533         4884
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          801        10481        28797         2666
  STLB miss resolved @ L2C                0         1945        45973        92488         5188
  STLB miss resolved @ LLC                0         2500        47239       199536         6845
  STLB miss resolved @ MEM                0          159         1945        10108        12555

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                484           35          402          402          299
---------------------------------------------------------------
  STLB miss resolved @ L1D                3            0            3          120          109
  STLB miss resolved @ L2C                4            0            4           26           22
  STLB miss resolved @ LLC               24            3           17          537          205
  STLB miss resolved @ MEM               16            5           21          345          528
[2025-09-17 17:35:36] END   suite=cs trace=classification_phase3_core0 (rc=0)
