
---------- Begin Simulation Statistics ----------
final_tick                               123934766000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158279                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423620                       # Number of bytes of host memory used
host_op_rate                                   307782                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   126.29                       # Real time elapsed on the host
host_tick_rate                              981362386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19988809                       # Number of instructions simulated
sim_ops                                      38869265                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123935                       # Number of seconds simulated
sim_ticks                                123934766000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               65                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             31                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              31                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     65                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9988809                       # Number of instructions committed
system.cpu0.committedOps                     19423429                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             24.814723                       # CPI: cycles per instruction
system.cpu0.discardedOps                      6682137                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1501790                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2038                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                   10491048                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        40492                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      214913415                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.040299                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4144616                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          183                       # TLB misses on write requests
system.cpu0.numCycles                       247869532                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                8725033     44.92%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.01%     46.69% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite        10355019     53.31%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                19423429                       # Class of committed instruction
system.cpu0.tickCycles                       32956117                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     19445836                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             24.786953                       # CPI: cycles per instruction
system.cpu1.discardedOps                      6690127                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1503394                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2011                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   10503865                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        40541                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      214875487                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.040344                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4149522                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          188                       # TLB misses on write requests
system.cpu1.numCycles                       247869532                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                8734625     44.92%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.01%     46.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite        10367834     53.32%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                19445836                       # Class of committed instruction
system.cpu1.tickCycles                       32994045                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2601399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5203856                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2651764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1651                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5303592                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1651                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10779                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2590917                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10482                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2591678                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2591678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10779                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7806313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7806313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7806313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    332375936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    332375936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               332375936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2602457                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2602457    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2602457                       # Request fanout histogram
system.membus.reqLayer4.occupancy         16803127500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              13.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13492529750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4135709                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4135709                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4135709                       # number of overall hits
system.cpu0.icache.overall_hits::total        4135709                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8864                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8864                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8864                       # number of overall misses
system.cpu0.icache.overall_misses::total         8864                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    293605000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    293605000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    293605000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    293605000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4144573                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4144573                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4144573                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4144573                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002139                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002139                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002139                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002139                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 33123.307762                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 33123.307762                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 33123.307762                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 33123.307762                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8848                       # number of writebacks
system.cpu0.icache.writebacks::total             8848                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8864                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8864                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8864                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8864                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    284741000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    284741000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    284741000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    284741000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002139                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002139                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002139                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002139                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 32123.307762                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 32123.307762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 32123.307762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 32123.307762                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8848                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4135709                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4135709                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8864                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8864                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    293605000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    293605000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4144573                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4144573                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002139                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002139                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 33123.307762                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 33123.307762                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8864                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8864                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    284741000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    284741000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002139                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002139                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 32123.307762                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 32123.307762                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999888                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4144573                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8864                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           467.573669                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999888                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         33165448                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        33165448                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      9353466                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9353466                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      9353466                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9353466                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2614027                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2614027                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2614027                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2614027                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 224058546000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 224058546000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 224058546000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 224058546000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11967493                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11967493                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11967493                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11967493                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.218427                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.218427                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.218427                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.218427                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85713.937155                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85713.937155                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85713.937155                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85713.937155                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1302216                       # number of writebacks
system.cpu0.dcache.writebacks::total          1302216                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1297789                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1297789                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1297789                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1297789                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1316238                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1316238                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1316238                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1316238                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 110789089000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 110789089000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 110789089000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 110789089000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.109984                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.109984                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.109984                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.109984                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84171.015424                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84171.015424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84171.015424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84171.015424                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1316221                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1482849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1482849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16410                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16410                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    531231000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    531231000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1499259                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1499259                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010945                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010945                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32372.394881                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32372.394881                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          306                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    499254500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    499254500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.010741                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010741                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 31001.893939                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31001.893939                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7870617                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7870617                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2597617                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2597617                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 223527315000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 223527315000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10468234                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10468234                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.248143                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.248143                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86050.913202                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86050.913202                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1297483                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1297483                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1300134                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1300134                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 110289834500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 110289834500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.124198                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.124198                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84829.590258                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84829.590258                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999895                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10669703                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1316237                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.106217                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999895                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         97056181                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        97056181                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4140587                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4140587                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4140587                       # number of overall hits
system.cpu1.icache.overall_hits::total        4140587                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8892                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8892                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8892                       # number of overall misses
system.cpu1.icache.overall_misses::total         8892                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    227634000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    227634000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    227634000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    227634000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4149479                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4149479                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4149479                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4149479                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002143                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002143                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25599.865047                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25599.865047                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25599.865047                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25599.865047                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8876                       # number of writebacks
system.cpu1.icache.writebacks::total             8876                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8892                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8892                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8892                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8892                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    218742000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    218742000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    218742000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    218742000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002143                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002143                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002143                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002143                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24599.865047                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24599.865047                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24599.865047                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24599.865047                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8876                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4140587                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4140587                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8892                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8892                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    227634000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    227634000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4149479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4149479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25599.865047                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25599.865047                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8892                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8892                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    218742000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    218742000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24599.865047                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24599.865047                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999883                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4149479                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8892                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           466.653059                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999883                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33204724                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33204724                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9364692                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9364692                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9364692                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9364692                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2617191                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2617191                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2617191                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2617191                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 224216605500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 224216605500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 224216605500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 224216605500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11981883                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11981883                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11981883                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11981883                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.218429                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.218429                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.218429                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.218429                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85670.707831                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85670.707831                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85670.707831                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85670.707831                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1304097                       # number of writebacks
system.cpu1.dcache.writebacks::total          1304097                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1299356                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1299356                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1299356                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1299356                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1317835                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1317835                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1317835                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1317835                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 110811512000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 110811512000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 110811512000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 110811512000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.109986                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.109986                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.109986                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.109986                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84086.028979                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84086.028979                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84086.028979                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84086.028979                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1317819                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1484453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1484453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16405                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16405                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    416569000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    416569000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1500858                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1500858                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010930                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010930                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25392.807071                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25392.807071                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16102                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16102                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    387654500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    387654500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.010729                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010729                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24074.928580                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24074.928580                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7880239                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7880239                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2600786                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2600786                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 223800036500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 223800036500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.248142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.248142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 86050.923259                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86050.923259                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1299053                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1299053                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1301733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1301733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110423857500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110423857500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84828.346135                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84828.346135                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999891                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10682527                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1317835                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.106119                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999891                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         97172899                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        97172899                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6449                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               16928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18629                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49371                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6449                       # number of overall hits
system.l2.overall_hits::.cpu0.data              16928                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7365                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18629                       # number of overall hits
system.l2.overall_hits::total                   49371                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2415                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1299309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1527                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1299206                       # number of demand (read+write) misses
system.l2.demand_misses::total                2602457                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2415                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1299309                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1527                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1299206                       # number of overall misses
system.l2.overall_misses::total               2602457                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    197885000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 108562542000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    123942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 108568363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     217452732000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    197885000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 108562542000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    123942000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 108568363000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    217452732000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8864                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1316237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8892                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1317835                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2651828                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8864                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1316237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8892                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1317835                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2651828                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.272450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.987139                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.171727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.985864                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.981382                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.272450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.987139                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.171727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.985864                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.981382                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81939.958592                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83554.059889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81166.994106                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83565.164416                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83556.705068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81939.958592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83554.059889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81166.994106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83565.164416                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83556.705068                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2590917                       # number of writebacks
system.l2.writebacks::total                   2590917                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1299309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1299206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2602457                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1299309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1299206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2602457                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    173735000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  95569452000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    108672000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  95576303000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 191428162000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    173735000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  95569452000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    108672000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  95576303000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 191428162000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.272450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.987139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.171727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.985864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.981382                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.272450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.987139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.171727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.985864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.981382                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71939.958592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73554.059889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71166.994106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73565.164416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73556.705068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71939.958592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73554.059889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71166.994106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73565.164416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73556.705068                       # average overall mshr miss latency
system.l2.replacements                        2602267                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2606313                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2606313                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2606313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2606313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        17724                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            17724                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        17724                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        17724                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          783                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           783                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5033                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10188                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1295100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1296578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2591678                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 108213185000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108347244500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  216560429500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1300133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1301733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2601866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.996129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.996040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83555.852830                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83564.000392                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83559.928934                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1295100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1296578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2591678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  95262185000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  95381464500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 190643649500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.996129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.996040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73555.852830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73564.000392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73559.928934                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6449                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    197885000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    123942000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    321827000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8864                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8892                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.272450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.171727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.222009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81939.958592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81166.994106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81640.537798                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2415                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    173735000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    108672000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    282407000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.272450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.171727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.222009                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71939.958592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71166.994106                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71640.537798                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        11895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         4209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    349357000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    221118500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    570475500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.261364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.163210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.212290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83002.375861                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84139.459665                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83439.447126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         4209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2628                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6837                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    307267000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    194838500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    502105500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.261364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.163210                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.212290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73002.375861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74139.459665                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73439.447126                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.748244                       # Cycle average of tags in use
system.l2.tags.total_refs                     5302809                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2603291                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.036964                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.922175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.289448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      127.436701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.665678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      866.434243                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.124450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.846127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999754                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45032027                       # Number of tag accesses
system.l2.tags.data_accesses                 45032027                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        154560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83155776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         97728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83149184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          166557248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       154560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        97728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        252288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    165818688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       165818688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1299309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1299206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2602457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2590917                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2590917                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1247108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        670964078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           788544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        670910889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1343910618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1247108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       788544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2035652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1337951354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1337951354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1337951354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1247108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       670964078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          788544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       670910889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2681861972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2590884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1299177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1299196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000323577750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       161478                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       161478                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7369369                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2434954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2602457                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2590917                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2602457                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2590917                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    33                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            162991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            163037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            162862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            162886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            162520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            162309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            162273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            162212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            162339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            162219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           162850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           162691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           162715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           163019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           162776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            161806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            161983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            161920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            162103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            161950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            161954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            161953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            161770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            161819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            161730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           161847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           161962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           162034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           162157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           161952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           161922                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35154614000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13011575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             83948020250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13508.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32258.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2410528                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2419553                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2602457                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2590917                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1431961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1169534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 162937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 190510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 166439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 164330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 165102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 168948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 165844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 205710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 165471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 165247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 184081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 161478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 161478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 161478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       363094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    915.361598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   830.627043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.663957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8425      2.32%      2.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11394      3.14%      5.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10208      2.81%      8.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6924      1.91%     10.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8764      2.41%     12.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7778      2.14%     14.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8476      2.33%     17.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8914      2.46%     19.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       292211     80.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       363094                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       161478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.115576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.063866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.988601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         161367     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            53      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            18      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           11      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        161478                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       161478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.044675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.426476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           159673     98.88%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.01%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              109      0.07%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      0.03%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1352      0.84%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              288      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        161478                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166548160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               165815168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               166557248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            165818688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1343.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1337.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1343.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1337.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  123934749000                       # Total gap between requests
system.mem_ctrls.avgGap                      23864.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       154560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     83147328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        97728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83148544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    165815168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1247107.692122483160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 670895913.096733450890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 788543.869925893145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 670905724.710046291351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1337922952.144033670425                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1299309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1299206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2590917                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     74640750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41906570500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     46052000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41920757000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3138600391750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30907.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32252.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30158.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32266.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1211385.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1294382040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            687972780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9290746500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6762108060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9783224880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      45550508040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9232627680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82601569980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        666.492322                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  23139834500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4138420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  96656511500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1298123400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            689968950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9289782600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6762191580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9783224880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45545242950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9237061440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82605595800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        666.524805                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23152529500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4138420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  96643816500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             49962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5197230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        17724                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39077                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2601866                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2601866                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17756                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32206                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3948695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3953489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7955420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1133568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    167580992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1137152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    167803648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              337655360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2602267                       # Total snoops (count)
system.tol2bus.snoopTraffic                 165818688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5254095                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000314                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017724                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5252444     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1651      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5254095                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5275833000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1976793418                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13348977                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1974393923                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13349390                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 123934766000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
