Task 0 ( 0/192, 0/6 ) is bound to cpu[s] 0 on host a30n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 1 ( 1/192, 1/6 ) is bound to cpu[s] 4 on host a30n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 10 ( 10/192, 4/6 ) is bound to cpu[s] 92 on host c07n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 100 ( 100/192, 4/6 ) is bound to cpu[s] 92 on host c09n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 101 ( 101/192, 5/6 ) is bound to cpu[s] 96 on host c09n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 102 ( 102/192, 0/6 ) is bound to cpu[s] 0 on host c09n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 103 ( 103/192, 1/6 ) is bound to cpu[s] 4 on host c09n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 104 ( 104/192, 2/6 ) is bound to cpu[s] 8 on host c09n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 105 ( 105/192, 3/6 ) is bound to cpu[s] 88 on host c09n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 106 ( 106/192, 4/6 ) is bound to cpu[s] 92 on host c09n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 107 ( 107/192, 5/6 ) is bound to cpu[s] 96 on host c09n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 108 ( 108/192, 0/6 ) is bound to cpu[s] 0 on host c09n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 109 ( 109/192, 1/6 ) is bound to cpu[s] 4 on host c09n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 11 ( 11/192, 5/6 ) is bound to cpu[s] 96 on host c07n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 110 ( 110/192, 2/6 ) is bound to cpu[s] 8 on host c09n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 111 ( 111/192, 3/6 ) is bound to cpu[s] 88 on host c09n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 112 ( 112/192, 4/6 ) is bound to cpu[s] 92 on host c09n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 113 ( 113/192, 5/6 ) is bound to cpu[s] 96 on host c09n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 114 ( 114/192, 0/6 ) is bound to cpu[s] 0 on host c09n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 115 ( 115/192, 1/6 ) is bound to cpu[s] 4 on host c09n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 116 ( 116/192, 2/6 ) is bound to cpu[s] 8 on host c09n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 117 ( 117/192, 3/6 ) is bound to cpu[s] 88 on host c09n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 118 ( 118/192, 4/6 ) is bound to cpu[s] 92 on host c09n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 119 ( 119/192, 5/6 ) is bound to cpu[s] 96 on host c09n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 12 ( 12/192, 0/6 ) is bound to cpu[s] 0 on host c07n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 120 ( 120/192, 0/6 ) is bound to cpu[s] 0 on host c09n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 121 ( 121/192, 1/6 ) is bound to cpu[s] 4 on host c09n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 122 ( 122/192, 2/6 ) is bound to cpu[s] 8 on host c09n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 123 ( 123/192, 3/6 ) is bound to cpu[s] 88 on host c09n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 124 ( 124/192, 4/6 ) is bound to cpu[s] 92 on host c09n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 125 ( 125/192, 5/6 ) is bound to cpu[s] 96 on host c09n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 126 ( 126/192, 0/6 ) is bound to cpu[s] 0 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 127 ( 127/192, 1/6 ) is bound to cpu[s] 4 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 128 ( 128/192, 2/6 ) is bound to cpu[s] 8 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 129 ( 129/192, 3/6 ) is bound to cpu[s] 88 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 13 ( 13/192, 1/6 ) is bound to cpu[s] 4 on host c07n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 130 ( 130/192, 4/6 ) is bound to cpu[s] 92 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 131 ( 131/192, 5/6 ) is bound to cpu[s] 96 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 132 ( 132/192, 0/6 ) is bound to cpu[s] 0 on host c09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 133 ( 133/192, 1/6 ) is bound to cpu[s] 4 on host c09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 134 ( 134/192, 2/6 ) is bound to cpu[s] 8 on host c09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 135 ( 135/192, 3/6 ) is bound to cpu[s] 88 on host c09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 136 ( 136/192, 4/6 ) is bound to cpu[s] 92 on host c09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 137 ( 137/192, 5/6 ) is bound to cpu[s] 96 on host c09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 138 ( 138/192, 0/6 ) is bound to cpu[s] 0 on host c09n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 139 ( 139/192, 1/6 ) is bound to cpu[s] 4 on host c09n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 14 ( 14/192, 2/6 ) is bound to cpu[s] 8 on host c07n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 140 ( 140/192, 2/6 ) is bound to cpu[s] 8 on host c09n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 141 ( 141/192, 3/6 ) is bound to cpu[s] 88 on host c09n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 142 ( 142/192, 4/6 ) is bound to cpu[s] 92 on host c09n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 143 ( 143/192, 5/6 ) is bound to cpu[s] 96 on host c09n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 144 ( 144/192, 0/6 ) is bound to cpu[s] 0 on host c09n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 145 ( 145/192, 1/6 ) is bound to cpu[s] 4 on host c09n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 146 ( 146/192, 2/6 ) is bound to cpu[s] 8 on host c09n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 147 ( 147/192, 3/6 ) is bound to cpu[s] 88 on host c09n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 148 ( 148/192, 4/6 ) is bound to cpu[s] 92 on host c09n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 149 ( 149/192, 5/6 ) is bound to cpu[s] 96 on host c09n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 15 ( 15/192, 3/6 ) is bound to cpu[s] 88 on host c07n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 150 ( 150/192, 0/6 ) is bound to cpu[s] 0 on host c09n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 151 ( 151/192, 1/6 ) is bound to cpu[s] 4 on host c09n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 152 ( 152/192, 2/6 ) is bound to cpu[s] 8 on host c09n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 153 ( 153/192, 3/6 ) is bound to cpu[s] 88 on host c09n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 154 ( 154/192, 4/6 ) is bound to cpu[s] 92 on host c09n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 155 ( 155/192, 5/6 ) is bound to cpu[s] 96 on host c09n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 156 ( 156/192, 0/6 ) is bound to cpu[s] 0 on host c10n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 157 ( 157/192, 1/6 ) is bound to cpu[s] 4 on host c10n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 158 ( 158/192, 2/6 ) is bound to cpu[s] 8 on host c10n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 159 ( 159/192, 3/6 ) is bound to cpu[s] 88 on host c10n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 16 ( 16/192, 4/6 ) is bound to cpu[s] 92 on host c07n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 160 ( 160/192, 4/6 ) is bound to cpu[s] 92 on host c10n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 161 ( 161/192, 5/6 ) is bound to cpu[s] 96 on host c10n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 162 ( 162/192, 0/6 ) is bound to cpu[s] 0 on host c10n02 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 163 ( 163/192, 1/6 ) is bound to cpu[s] 4 on host c10n02 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 164 ( 164/192, 2/6 ) is bound to cpu[s] 8 on host c10n02 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 165 ( 165/192, 3/6 ) is bound to cpu[s] 88 on host c10n02 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 166 ( 166/192, 4/6 ) is bound to cpu[s] 92 on host c10n02 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 167 ( 167/192, 5/6 ) is bound to cpu[s] 96 on host c10n02 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 168 ( 168/192, 0/6 ) is bound to cpu[s] 0 on host c10n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 169 ( 169/192, 1/6 ) is bound to cpu[s] 4 on host c10n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 17 ( 17/192, 5/6 ) is bound to cpu[s] 96 on host c07n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 170 ( 170/192, 2/6 ) is bound to cpu[s] 8 on host c10n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 171 ( 171/192, 3/6 ) is bound to cpu[s] 88 on host c10n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 172 ( 172/192, 4/6 ) is bound to cpu[s] 92 on host c10n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 173 ( 173/192, 5/6 ) is bound to cpu[s] 96 on host c10n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 174 ( 174/192, 0/6 ) is bound to cpu[s] 0 on host c10n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 175 ( 175/192, 1/6 ) is bound to cpu[s] 4 on host c10n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 176 ( 176/192, 2/6 ) is bound to cpu[s] 8 on host c10n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 177 ( 177/192, 3/6 ) is bound to cpu[s] 88 on host c10n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 178 ( 178/192, 4/6 ) is bound to cpu[s] 92 on host c10n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 179 ( 179/192, 5/6 ) is bound to cpu[s] 96 on host c10n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 18 ( 18/192, 0/6 ) is bound to cpu[s] 0 on host c07n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 180 ( 180/192, 0/6 ) is bound to cpu[s] 0 on host c10n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 181 ( 181/192, 1/6 ) is bound to cpu[s] 4 on host c10n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 182 ( 182/192, 2/6 ) is bound to cpu[s] 8 on host c10n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 183 ( 183/192, 3/6 ) is bound to cpu[s] 88 on host c10n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 184 ( 184/192, 4/6 ) is bound to cpu[s] 92 on host c10n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 185 ( 185/192, 5/6 ) is bound to cpu[s] 96 on host c10n05 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 186 ( 186/192, 0/6 ) is bound to cpu[s] 0 on host c10n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 187 ( 187/192, 1/6 ) is bound to cpu[s] 4 on host c10n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 188 ( 188/192, 2/6 ) is bound to cpu[s] 8 on host c10n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 189 ( 189/192, 3/6 ) is bound to cpu[s] 88 on host c10n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 19 ( 19/192, 1/6 ) is bound to cpu[s] 4 on host c07n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 190 ( 190/192, 4/6 ) is bound to cpu[s] 92 on host c10n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 191 ( 191/192, 5/6 ) is bound to cpu[s] 96 on host c10n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 2 ( 2/192, 2/6 ) is bound to cpu[s] 8 on host a30n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 20 ( 20/192, 2/6 ) is bound to cpu[s] 8 on host c07n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 21 ( 21/192, 3/6 ) is bound to cpu[s] 88 on host c07n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 22 ( 22/192, 4/6 ) is bound to cpu[s] 92 on host c07n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 23 ( 23/192, 5/6 ) is bound to cpu[s] 96 on host c07n06 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 24 ( 24/192, 0/6 ) is bound to cpu[s] 0 on host c07n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 25 ( 25/192, 1/6 ) is bound to cpu[s] 4 on host c07n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 26 ( 26/192, 2/6 ) is bound to cpu[s] 8 on host c07n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 27 ( 27/192, 3/6 ) is bound to cpu[s] 88 on host c07n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 28 ( 28/192, 4/6 ) is bound to cpu[s] 92 on host c07n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 29 ( 29/192, 5/6 ) is bound to cpu[s] 96 on host c07n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 3 ( 3/192, 3/6 ) is bound to cpu[s] 88 on host a30n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 30 ( 30/192, 0/6 ) is bound to cpu[s] 0 on host c07n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 31 ( 31/192, 1/6 ) is bound to cpu[s] 4 on host c07n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 32 ( 32/192, 2/6 ) is bound to cpu[s] 8 on host c07n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 33 ( 33/192, 3/6 ) is bound to cpu[s] 88 on host c07n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 34 ( 34/192, 4/6 ) is bound to cpu[s] 92 on host c07n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 35 ( 35/192, 5/6 ) is bound to cpu[s] 96 on host c07n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 36 ( 36/192, 0/6 ) is bound to cpu[s] 0 on host c07n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 37 ( 37/192, 1/6 ) is bound to cpu[s] 4 on host c07n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 38 ( 38/192, 2/6 ) is bound to cpu[s] 8 on host c07n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 39 ( 39/192, 3/6 ) is bound to cpu[s] 88 on host c07n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 4 ( 4/192, 4/6 ) is bound to cpu[s] 92 on host a30n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 40 ( 40/192, 4/6 ) is bound to cpu[s] 92 on host c07n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 41 ( 41/192, 5/6 ) is bound to cpu[s] 96 on host c07n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 42 ( 42/192, 0/6 ) is bound to cpu[s] 0 on host c07n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 43 ( 43/192, 1/6 ) is bound to cpu[s] 4 on host c07n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 44 ( 44/192, 2/6 ) is bound to cpu[s] 8 on host c07n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 45 ( 45/192, 3/6 ) is bound to cpu[s] 88 on host c07n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 46 ( 46/192, 4/6 ) is bound to cpu[s] 92 on host c07n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 47 ( 47/192, 5/6 ) is bound to cpu[s] 96 on host c07n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 48 ( 48/192, 0/6 ) is bound to cpu[s] 0 on host c07n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 49 ( 49/192, 1/6 ) is bound to cpu[s] 4 on host c07n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 5 ( 5/192, 5/6 ) is bound to cpu[s] 96 on host a30n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 50 ( 50/192, 2/6 ) is bound to cpu[s] 8 on host c07n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 51 ( 51/192, 3/6 ) is bound to cpu[s] 88 on host c07n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 52 ( 52/192, 4/6 ) is bound to cpu[s] 92 on host c07n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 53 ( 53/192, 5/6 ) is bound to cpu[s] 96 on host c07n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 54 ( 54/192, 0/6 ) is bound to cpu[s] 0 on host c07n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 55 ( 55/192, 1/6 ) is bound to cpu[s] 4 on host c07n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 56 ( 56/192, 2/6 ) is bound to cpu[s] 8 on host c07n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 57 ( 57/192, 3/6 ) is bound to cpu[s] 88 on host c07n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 58 ( 58/192, 4/6 ) is bound to cpu[s] 92 on host c07n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 59 ( 59/192, 5/6 ) is bound to cpu[s] 96 on host c07n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 6 ( 6/192, 0/6 ) is bound to cpu[s] 0 on host c07n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 60 ( 60/192, 0/6 ) is bound to cpu[s] 0 on host c07n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 61 ( 61/192, 1/6 ) is bound to cpu[s] 4 on host c07n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 62 ( 62/192, 2/6 ) is bound to cpu[s] 8 on host c07n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 63 ( 63/192, 3/6 ) is bound to cpu[s] 88 on host c07n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 64 ( 64/192, 4/6 ) is bound to cpu[s] 92 on host c07n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 65 ( 65/192, 5/6 ) is bound to cpu[s] 96 on host c07n13 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 66 ( 66/192, 0/6 ) is bound to cpu[s] 0 on host c07n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 67 ( 67/192, 1/6 ) is bound to cpu[s] 4 on host c07n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 68 ( 68/192, 2/6 ) is bound to cpu[s] 8 on host c07n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 69 ( 69/192, 3/6 ) is bound to cpu[s] 88 on host c07n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 7 ( 7/192, 1/6 ) is bound to cpu[s] 4 on host c07n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 70 ( 70/192, 4/6 ) is bound to cpu[s] 92 on host c07n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 71 ( 71/192, 5/6 ) is bound to cpu[s] 96 on host c07n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 72 ( 72/192, 0/6 ) is bound to cpu[s] 0 on host c07n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 73 ( 73/192, 1/6 ) is bound to cpu[s] 4 on host c07n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 74 ( 74/192, 2/6 ) is bound to cpu[s] 8 on host c07n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 75 ( 75/192, 3/6 ) is bound to cpu[s] 88 on host c07n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 76 ( 76/192, 4/6 ) is bound to cpu[s] 92 on host c07n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 77 ( 77/192, 5/6 ) is bound to cpu[s] 96 on host c07n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 78 ( 78/192, 0/6 ) is bound to cpu[s] 0 on host c07n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 79 ( 79/192, 1/6 ) is bound to cpu[s] 4 on host c07n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 8 ( 8/192, 2/6 ) is bound to cpu[s] 8 on host c07n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 80 ( 80/192, 2/6 ) is bound to cpu[s] 8 on host c07n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 81 ( 81/192, 3/6 ) is bound to cpu[s] 88 on host c07n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 82 ( 82/192, 4/6 ) is bound to cpu[s] 92 on host c07n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 83 ( 83/192, 5/6 ) is bound to cpu[s] 96 on host c07n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 84 ( 84/192, 0/6 ) is bound to cpu[s] 0 on host c09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 85 ( 85/192, 1/6 ) is bound to cpu[s] 4 on host c09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 86 ( 86/192, 2/6 ) is bound to cpu[s] 8 on host c09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 87 ( 87/192, 3/6 ) is bound to cpu[s] 88 on host c09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 88 ( 88/192, 4/6 ) is bound to cpu[s] 92 on host c09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 89 ( 89/192, 5/6 ) is bound to cpu[s] 96 on host c09n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 9 ( 9/192, 3/6 ) is bound to cpu[s] 88 on host c07n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 90 ( 90/192, 0/6 ) is bound to cpu[s] 0 on host c09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 91 ( 91/192, 1/6 ) is bound to cpu[s] 4 on host c09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 92 ( 92/192, 2/6 ) is bound to cpu[s] 8 on host c09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 93 ( 93/192, 3/6 ) is bound to cpu[s] 88 on host c09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 94 ( 94/192, 4/6 ) is bound to cpu[s] 92 on host c09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 95 ( 95/192, 5/6 ) is bound to cpu[s] 96 on host c09n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 96 ( 96/192, 0/6 ) is bound to cpu[s] 0 on host c09n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 97 ( 97/192, 1/6 ) is bound to cpu[s] 4 on host c09n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 98 ( 98/192, 2/6 ) is bound to cpu[s] 8 on host c09n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 99 ( 99/192, 3/6 ) is bound to cpu[s] 88 on host c09n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
