<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/WorkDir/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_params.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(94,1-94,26) (VERI-1199) parameter declaration becomes local in csi2_4to1_1 with formal parameter declaration list
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(98,1-98,51) (VERI-1199) parameter declaration becomes local in csi2_4to1_1 with formal parameter declaration list
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(100,1-100,41) (VERI-1199) parameter declaration becomes local in csi2_4to1_1 with formal parameter declaration list
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(102,1-102,41) (VERI-1199) parameter declaration becomes local in csi2_4to1_1 with formal parameter declaration list
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(104,1-104,47) (VERI-1199) parameter declaration becomes local in csi2_4to1_1 with formal parameter declaration list
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(107,1-107,36) (VERI-1199) parameter declaration becomes local in csi2_4to1_1 with formal parameter declaration list
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(110,1-110,46) (VERI-1199) parameter declaration becomes local in csi2_4to1_1 with formal parameter declaration list
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(114,1-114,42) (VERI-1199) parameter declaration becomes local in csi2_4to1_1 with formal parameter declaration list
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(117,1-117,42) (VERI-1199) parameter declaration becomes local in csi2_4to1_1 with formal parameter declaration list
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(120,1-120,37) (VERI-1199) parameter declaration becomes local in csi2_4to1_1 with formal parameter declaration list
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(123,1-123,36) (VERI-1199) parameter declaration becomes local in csi2_4to1_1 with formal parameter declaration list
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v(122,1-122,46) (VERI-1199) parameter declaration becomes local in csi2_4to1_1_csi2_2_csi2_ip with formal parameter declaration list
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v(123,1-123,46) (VERI-1199) parameter declaration becomes local in csi2_4to1_1_csi2_2_csi2_ip with formal parameter declaration list
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_cmos_2_dphy_ip.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_muxer.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_arbiter_fsm_bb.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_capture_ctrl_bb.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dci_wrapper_bb.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_rx_wrap_bb.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_hdr_buffer_bb.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_line_buffer_bb.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_pkt_header_csi2_2bg_bb.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_rx_global_ctrl_bb.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_tinit_count_bb.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_tx_byte_data_gen_bb.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_tx_global_operation_bb.v
(VERI-1482) Analyzing Verilog file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.vhd
(VHDL-1481) Analyzing VHDL file C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/RTL/FaceCam.vhd
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/RTL/FaceCam.vhd(5,13-5,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/RTL/FaceCam.vhd(7,8-7,15) (VHDL-1012) analyzing entity facecam
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/RTL/FaceCam.vhd(36,14-36,17) (VHDL-1010) analyzing architecture rtl
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/RTL/FaceCam.vhd(7,8-7,15) (VHDL-1067) elaborating FaceCam(RTL)
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/RTL/FaceCam.vhd(86,5-92,7) (VHDL-1399) going to verilog side to elaborate module OSCI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(1035,8-1035,12) (VERI-1018) compiling module OSCI_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(1035,1-1039,10) (VERI-9000) elaborating module 'OSCI_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/RTL/FaceCam.vhd(86,5-92,7) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/RTL/FaceCam.vhd(96,5-120,7) (VHDL-1399) going to verilog side to elaborate module csi2_4to1
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1.v(11,8-11,17) (VERI-1018) compiling module csi2_4to1_uniq_1
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1.v(11,1-55,10) (VERI-9000) elaborating module 'csi2_4to1_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(8,1-282,10) (VERI-9000) elaborating module 'csi2_4to1_1_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v(20,1-822,10) (VERI-9000) elaborating module 'csi2_4to1_1_csi2_2_csi2_ip_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_2'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v(8,1-404,10) (VERI-9000) elaborating module 'csi2_4to1_1_dphy_2_cmos_ip_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v(8,1-404,10) (VERI-9000) elaborating module 'csi2_4to1_1_dphy_2_cmos_ip_uniq_2'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v(8,1-404,10) (VERI-9000) elaborating module 'csi2_4to1_1_dphy_2_cmos_ip_uniq_3'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v(8,1-404,10) (VERI-9000) elaborating module 'csi2_4to1_1_dphy_2_cmos_ip_uniq_4'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_muxer.v(8,1-72,10) (VERI-9000) elaborating module 'csi2_4to1_1_muxer_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_muxer.v(8,1-72,10) (VERI-9000) elaborating module 'csi2_4to1_1_muxer_uniq_2'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_cmos_2_dphy_ip.v(9,1-365,10) (VERI-9000) elaborating module 'csi2_4to1_1_cmos_2_dphy_ip_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_3'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_4'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_5'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1.v(11,1-55,10) (VERI-9000) elaborating module 'csi2_4to1_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(8,1-282,10) (VERI-9000) elaborating module 'csi2_4to1_1_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v(20,1-822,10) (VERI-9000) elaborating module 'csi2_4to1_1_csi2_2_csi2_ip_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_2'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v(8,1-404,10) (VERI-9000) elaborating module 'csi2_4to1_1_dphy_2_cmos_ip_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v(8,1-404,10) (VERI-9000) elaborating module 'csi2_4to1_1_dphy_2_cmos_ip_uniq_2'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v(8,1-404,10) (VERI-9000) elaborating module 'csi2_4to1_1_dphy_2_cmos_ip_uniq_3'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v(8,1-404,10) (VERI-9000) elaborating module 'csi2_4to1_1_dphy_2_cmos_ip_uniq_4'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_muxer.v(8,1-72,10) (VERI-9000) elaborating module 'csi2_4to1_1_muxer_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_muxer.v(8,1-72,10) (VERI-9000) elaborating module 'csi2_4to1_1_muxer_uniq_2'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_cmos_2_dphy_ip.v(9,1-365,10) (VERI-9000) elaborating module 'csi2_4to1_1_cmos_2_dphy_ip_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_3'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_4'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_5'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/RTL/FaceCam.vhd(96,5-120,7) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(1035,1-1039,10) (VERI-9000) elaborating module 'OSCI_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1.v(11,1-55,10) (VERI-9000) elaborating module 'csi2_4to1_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(8,1-282,10) (VERI-9000) elaborating module 'csi2_4to1_1_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v(20,1-822,10) (VERI-9000) elaborating module 'csi2_4to1_1_csi2_2_csi2_ip_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_2'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v(8,1-404,10) (VERI-9000) elaborating module 'csi2_4to1_1_dphy_2_cmos_ip_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v(8,1-404,10) (VERI-9000) elaborating module 'csi2_4to1_1_dphy_2_cmos_ip_uniq_2'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v(8,1-404,10) (VERI-9000) elaborating module 'csi2_4to1_1_dphy_2_cmos_ip_uniq_3'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_dphy_2_cmos_ip.v(8,1-404,10) (VERI-9000) elaborating module 'csi2_4to1_1_dphy_2_cmos_ip_uniq_4'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_muxer.v(8,1-72,10) (VERI-9000) elaborating module 'csi2_4to1_1_muxer_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_muxer.v(8,1-72,10) (VERI-9000) elaborating module 'csi2_4to1_1_muxer_uniq_2'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_cmos_2_dphy_ip.v(9,1-365,10) (VERI-9000) elaborating module 'csi2_4to1_1_cmos_2_dphy_ip_uniq_1'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_3'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_4'
INFO - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_synchronizer.v(8,1-28,10) (VERI-9000) elaborating module 'csi2_4to1_1_synchronizer_uniq_5'
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1.v(198,1-274,3) (VERI-1927) port debug_cnt remains unconnected for this instance
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v(358,1-387,3) (VERI-1927) port d0_p_io remains unconnected for this instance
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v(405,1-434,3) (VERI-1927) port d0_p_io remains unconnected for this instance
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v(489,1-520,3) (VERI-1927) port d2c_payload_en_i remains unconnected for this instance
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v(550,1-582,3) (VERI-1927) port d0_p_io remains unconnected for this instance
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v(601,1-630,3) (VERI-1927) port d0_p_io remains unconnected for this instance
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v(687,1-706,3) (VERI-1927) port rd_counter remains unconnected for this instance
WARNING - C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_4to1_1_csi2_2_csi2_ip.v(773,1-811,4) (VERI-1927) port hs_clk_gate_en_o remains unconnected for this instance
Done: design load finished with (0) errors, and (22) warnings

</PRE></BODY></HTML>