{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698947522863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698947522863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  2 13:52:02 2023 " "Processing started: Thu Nov  2 13:52:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698947522863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947522863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947522864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698947523543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698947523544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_fixed.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_fixed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_fixed " "Found design unit 1: ads_fixed" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553200 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_fixed-body " "Found design unit 2: ads_fixed-body" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947553200 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting \"end\", or a declaration statement ads_complex.vhd(132) " "VHDL syntax error at ads_complex.vhd(132) near text \"is\";  expecting \"end\", or a declaration statement" {  } { { "ads_complex.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947553202 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\", or a declaration statement ads_complex.vhd(134) " "VHDL syntax error at ads_complex.vhd(134) near text \"begin\";  expecting \"end\", or a declaration statement" {  } { { "ads_complex.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd" 134 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947553202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_complex.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ads_complex.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947553202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_data " "Found design unit 1: vga_data" {  } { { "vga_data.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553203 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_data-body " "Found design unit 2: vga_data-body" {  } { { "vga_data.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947553203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_fsm-fsm " "Found design unit 1: vga_fsm-fsm" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553205 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_fsm " "Found entity 1: vga_fsm" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947553205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_test-test_fixture " "Found design unit 1: vga_test-test_fixture" {  } { { "vga_test.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553206 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947553206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_ads.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project2_ads.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2_ads-top_arch " "Found design unit 1: project2_ads-top_arch" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553207 ""} { "Info" "ISGN_ENTITY_NAME" "1 project2_ads " "Found entity 1: project2_ads" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947553207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file project2_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2_pkg " "Found design unit 1: project2_pkg" {  } { { "project2_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947553207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandelbrot_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mandelbrot_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandelbrot_stage-behavior " "Found design unit 1: mandelbrot_stage-behavior" {  } { { "mandelbrot_stage.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553213 ""} { "Info" "ISGN_ENTITY_NAME" "1 mandelbrot_stage " "Found entity 1: mandelbrot_stage" {  } { { "mandelbrot_stage.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698947553213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947553213 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698947553535 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  2 13:52:33 2023 " "Processing ended: Thu Nov  2 13:52:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698947553535 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698947553535 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698947553535 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698947553535 ""}
