
AMS_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef4c  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d8  0800f0d8  0800f0d8  000100d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f8b0  0800f8b0  00011390  2**0
                  CONTENTS
  4 .ARM          00000008  0800f8b0  0800f8b0  000108b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f8b8  0800f8b8  00011390  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f8b8  0800f8b8  000108b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f8bc  0800f8bc  000108bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000390  20000000  0800f8c0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ac8  20000390  0800fc50  00011390  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001e58  0800fc50  00011e58  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00011390  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a851  00000000  00000000  000113b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a53  00000000  00000000  0002bc0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001760  00000000  00000000  00030660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011c5  00000000  00000000  00031dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024037  00000000  00000000  00032f85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e9f2  00000000  00000000  00056fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c5626  00000000  00000000  000759ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013afd4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007198  00000000  00000000  0013b018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  001421b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000390 	.word	0x20000390
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800f0bc 	.word	0x0800f0bc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000394 	.word	0x20000394
 80001c4:	0800f0bc 	.word	0x0800f0bc

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f000 b968 	b.w	8000ec8 <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	9d08      	ldr	r5, [sp, #32]
 8000c16:	460c      	mov	r4, r1
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d14e      	bne.n	8000cba <__udivmoddi4+0xaa>
 8000c1c:	4694      	mov	ip, r2
 8000c1e:	458c      	cmp	ip, r1
 8000c20:	4686      	mov	lr, r0
 8000c22:	fab2 f282 	clz	r2, r2
 8000c26:	d962      	bls.n	8000cee <__udivmoddi4+0xde>
 8000c28:	b14a      	cbz	r2, 8000c3e <__udivmoddi4+0x2e>
 8000c2a:	f1c2 0320 	rsb	r3, r2, #32
 8000c2e:	4091      	lsls	r1, r2
 8000c30:	fa20 f303 	lsr.w	r3, r0, r3
 8000c34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c38:	4319      	orrs	r1, r3
 8000c3a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c42:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c46:	fb07 1114 	mls	r1, r7, r4, r1
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c56:	fb04 f106 	mul.w	r1, r4, r6
 8000c5a:	4299      	cmp	r1, r3
 8000c5c:	d90a      	bls.n	8000c74 <__udivmoddi4+0x64>
 8000c5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c62:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c66:	f080 8110 	bcs.w	8000e8a <__udivmoddi4+0x27a>
 8000c6a:	4299      	cmp	r1, r3
 8000c6c:	f240 810d 	bls.w	8000e8a <__udivmoddi4+0x27a>
 8000c70:	3c02      	subs	r4, #2
 8000c72:	4463      	add	r3, ip
 8000c74:	1a59      	subs	r1, r3, r1
 8000c76:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c7a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c7e:	fb00 f606 	mul.w	r6, r0, r6
 8000c82:	fa1f f38e 	uxth.w	r3, lr
 8000c86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8a:	429e      	cmp	r6, r3
 8000c8c:	d90a      	bls.n	8000ca4 <__udivmoddi4+0x94>
 8000c8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c92:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c96:	f080 80fa 	bcs.w	8000e8e <__udivmoddi4+0x27e>
 8000c9a:	429e      	cmp	r6, r3
 8000c9c:	f240 80f7 	bls.w	8000e8e <__udivmoddi4+0x27e>
 8000ca0:	4463      	add	r3, ip
 8000ca2:	3802      	subs	r0, #2
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	1b9b      	subs	r3, r3, r6
 8000ca8:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cac:	b11d      	cbz	r5, 8000cb6 <__udivmoddi4+0xa6>
 8000cae:	40d3      	lsrs	r3, r2
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	428b      	cmp	r3, r1
 8000cbc:	d905      	bls.n	8000cca <__udivmoddi4+0xba>
 8000cbe:	b10d      	cbz	r5, 8000cc4 <__udivmoddi4+0xb4>
 8000cc0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	4608      	mov	r0, r1
 8000cc8:	e7f5      	b.n	8000cb6 <__udivmoddi4+0xa6>
 8000cca:	fab3 f183 	clz	r1, r3
 8000cce:	2900      	cmp	r1, #0
 8000cd0:	d146      	bne.n	8000d60 <__udivmoddi4+0x150>
 8000cd2:	42a3      	cmp	r3, r4
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xcc>
 8000cd6:	4290      	cmp	r0, r2
 8000cd8:	f0c0 80ee 	bcc.w	8000eb8 <__udivmoddi4+0x2a8>
 8000cdc:	1a86      	subs	r6, r0, r2
 8000cde:	eb64 0303 	sbc.w	r3, r4, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	2d00      	cmp	r5, #0
 8000ce6:	d0e6      	beq.n	8000cb6 <__udivmoddi4+0xa6>
 8000ce8:	e9c5 6300 	strd	r6, r3, [r5]
 8000cec:	e7e3      	b.n	8000cb6 <__udivmoddi4+0xa6>
 8000cee:	2a00      	cmp	r2, #0
 8000cf0:	f040 808f 	bne.w	8000e12 <__udivmoddi4+0x202>
 8000cf4:	eba1 040c 	sub.w	r4, r1, ip
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfe:	fa1f f78c 	uxth.w	r7, ip
 8000d02:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d06:	fb08 4416 	mls	r4, r8, r6, r4
 8000d0a:	fb07 f006 	mul.w	r0, r7, r6
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	4298      	cmp	r0, r3
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x11c>
 8000d1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x11a>
 8000d24:	4298      	cmp	r0, r3
 8000d26:	f200 80cb 	bhi.w	8000ec0 <__udivmoddi4+0x2b0>
 8000d2a:	4626      	mov	r6, r4
 8000d2c:	1a1c      	subs	r4, r3, r0
 8000d2e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d32:	fb08 4410 	mls	r4, r8, r0, r4
 8000d36:	fb00 f707 	mul.w	r7, r0, r7
 8000d3a:	fa1f f38e 	uxth.w	r3, lr
 8000d3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d42:	429f      	cmp	r7, r3
 8000d44:	d908      	bls.n	8000d58 <__udivmoddi4+0x148>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d4e:	d202      	bcs.n	8000d56 <__udivmoddi4+0x146>
 8000d50:	429f      	cmp	r7, r3
 8000d52:	f200 80ae 	bhi.w	8000eb2 <__udivmoddi4+0x2a2>
 8000d56:	4620      	mov	r0, r4
 8000d58:	1bdb      	subs	r3, r3, r7
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	e7a5      	b.n	8000cac <__udivmoddi4+0x9c>
 8000d60:	f1c1 0720 	rsb	r7, r1, #32
 8000d64:	408b      	lsls	r3, r1
 8000d66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d6e:	fa24 f607 	lsr.w	r6, r4, r7
 8000d72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d76:	fbb6 f8f9 	udiv	r8, r6, r9
 8000d7a:	fa1f fe8c 	uxth.w	lr, ip
 8000d7e:	fb09 6618 	mls	r6, r9, r8, r6
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	408c      	lsls	r4, r1
 8000d88:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d90:	431c      	orrs	r4, r3
 8000d92:	0c23      	lsrs	r3, r4, #16
 8000d94:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d98:	4298      	cmp	r0, r3
 8000d9a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x1a6>
 8000da0:	eb1c 0303 	adds.w	r3, ip, r3
 8000da4:	f108 36ff 	add.w	r6, r8, #4294967295
 8000da8:	f080 8081 	bcs.w	8000eae <__udivmoddi4+0x29e>
 8000dac:	4298      	cmp	r0, r3
 8000dae:	d97e      	bls.n	8000eae <__udivmoddi4+0x29e>
 8000db0:	f1a8 0802 	sub.w	r8, r8, #2
 8000db4:	4463      	add	r3, ip
 8000db6:	1a1e      	subs	r6, r3, r0
 8000db8:	fbb6 f3f9 	udiv	r3, r6, r9
 8000dbc:	fb09 6613 	mls	r6, r9, r3, r6
 8000dc0:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dc4:	b2a4      	uxth	r4, r4
 8000dc6:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000dca:	45a6      	cmp	lr, r4
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x1d0>
 8000dce:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd2:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dd6:	d266      	bcs.n	8000ea6 <__udivmoddi4+0x296>
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d964      	bls.n	8000ea6 <__udivmoddi4+0x296>
 8000ddc:	3b02      	subs	r3, #2
 8000dde:	4464      	add	r4, ip
 8000de0:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000de4:	fba0 8302 	umull	r8, r3, r0, r2
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	429c      	cmp	r4, r3
 8000dee:	46c6      	mov	lr, r8
 8000df0:	461e      	mov	r6, r3
 8000df2:	d350      	bcc.n	8000e96 <__udivmoddi4+0x286>
 8000df4:	d04d      	beq.n	8000e92 <__udivmoddi4+0x282>
 8000df6:	b155      	cbz	r5, 8000e0e <__udivmoddi4+0x1fe>
 8000df8:	ebba 030e 	subs.w	r3, sl, lr
 8000dfc:	eb64 0406 	sbc.w	r4, r4, r6
 8000e00:	fa04 f707 	lsl.w	r7, r4, r7
 8000e04:	40cb      	lsrs	r3, r1
 8000e06:	431f      	orrs	r7, r3
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	e9c5 7400 	strd	r7, r4, [r5]
 8000e0e:	2100      	movs	r1, #0
 8000e10:	e751      	b.n	8000cb6 <__udivmoddi4+0xa6>
 8000e12:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e16:	f1c2 0320 	rsb	r3, r2, #32
 8000e1a:	40d9      	lsrs	r1, r3
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa20 f303 	lsr.w	r3, r0, r3
 8000e24:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e28:	fbb1 f0f8 	udiv	r0, r1, r8
 8000e2c:	fb08 1110 	mls	r1, r8, r0, r1
 8000e30:	4094      	lsls	r4, r2
 8000e32:	431c      	orrs	r4, r3
 8000e34:	fa1f f78c 	uxth.w	r7, ip
 8000e38:	0c23      	lsrs	r3, r4, #16
 8000e3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3e:	fb00 f107 	mul.w	r1, r0, r7
 8000e42:	4299      	cmp	r1, r3
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x248>
 8000e46:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e4e:	d22c      	bcs.n	8000eaa <__udivmoddi4+0x29a>
 8000e50:	4299      	cmp	r1, r3
 8000e52:	d92a      	bls.n	8000eaa <__udivmoddi4+0x29a>
 8000e54:	3802      	subs	r0, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1a5b      	subs	r3, r3, r1
 8000e5a:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e5e:	fb08 3311 	mls	r3, r8, r1, r3
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e68:	fb01 f307 	mul.w	r3, r1, r7
 8000e6c:	42a3      	cmp	r3, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x272>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e78:	d213      	bcs.n	8000ea2 <__udivmoddi4+0x292>
 8000e7a:	42a3      	cmp	r3, r4
 8000e7c:	d911      	bls.n	8000ea2 <__udivmoddi4+0x292>
 8000e7e:	3902      	subs	r1, #2
 8000e80:	4464      	add	r4, ip
 8000e82:	1ae4      	subs	r4, r4, r3
 8000e84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e88:	e73b      	b.n	8000d02 <__udivmoddi4+0xf2>
 8000e8a:	4604      	mov	r4, r0
 8000e8c:	e6f2      	b.n	8000c74 <__udivmoddi4+0x64>
 8000e8e:	4608      	mov	r0, r1
 8000e90:	e708      	b.n	8000ca4 <__udivmoddi4+0x94>
 8000e92:	45c2      	cmp	sl, r8
 8000e94:	d2af      	bcs.n	8000df6 <__udivmoddi4+0x1e6>
 8000e96:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e9a:	eb63 060c 	sbc.w	r6, r3, ip
 8000e9e:	3801      	subs	r0, #1
 8000ea0:	e7a9      	b.n	8000df6 <__udivmoddi4+0x1e6>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	e7ed      	b.n	8000e82 <__udivmoddi4+0x272>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	e79a      	b.n	8000de0 <__udivmoddi4+0x1d0>
 8000eaa:	4630      	mov	r0, r6
 8000eac:	e7d4      	b.n	8000e58 <__udivmoddi4+0x248>
 8000eae:	46b0      	mov	r8, r6
 8000eb0:	e781      	b.n	8000db6 <__udivmoddi4+0x1a6>
 8000eb2:	4463      	add	r3, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e74f      	b.n	8000d58 <__udivmoddi4+0x148>
 8000eb8:	4606      	mov	r6, r0
 8000eba:	4623      	mov	r3, r4
 8000ebc:	4608      	mov	r0, r1
 8000ebe:	e711      	b.n	8000ce4 <__udivmoddi4+0xd4>
 8000ec0:	3e02      	subs	r6, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	e732      	b.n	8000d2c <__udivmoddi4+0x11c>
 8000ec6:	bf00      	nop

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <spi_write_array>:
 * @param len length of the data array
 * @param data pointer to the data array
 */

static inline void spi_write_array(uint8_t len, uint8_t data[])
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	6039      	str	r1, [r7, #0]
 8000ed6:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi3, data, len, HAL_MAX_DELAY);
 8000ed8:	79fb      	ldrb	r3, [r7, #7]
 8000eda:	b29a      	uxth	r2, r3
 8000edc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee0:	6839      	ldr	r1, [r7, #0]
 8000ee2:	4803      	ldr	r0, [pc, #12]	@ (8000ef0 <spi_write_array+0x24>)
 8000ee4:	f006 f807 	bl	8006ef6 <HAL_SPI_Transmit>
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	20000a50 	.word	0x20000a50

08000ef4 <spi_write_read>:
 * @param tx_len length of the data array to be transmitted
 * @param rx_data pointer to the data array to be received
 * @param rx_len length of the data array to be received
 */
static inline void spi_write_read(uint8_t tx_Data[], uint8_t tx_len, uint8_t *rx_data, uint8_t rx_len)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	607a      	str	r2, [r7, #4]
 8000efe:	461a      	mov	r2, r3
 8000f00:	460b      	mov	r3, r1
 8000f02:	72fb      	strb	r3, [r7, #11]
 8000f04:	4613      	mov	r3, r2
 8000f06:	72bb      	strb	r3, [r7, #10]
  HAL_SPI_Transmit(&hspi3, tx_Data, tx_len, HAL_MAX_DELAY);
 8000f08:	7afb      	ldrb	r3, [r7, #11]
 8000f0a:	b29a      	uxth	r2, r3
 8000f0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f10:	68f9      	ldr	r1, [r7, #12]
 8000f12:	4807      	ldr	r0, [pc, #28]	@ (8000f30 <spi_write_read+0x3c>)
 8000f14:	f005 ffef 	bl	8006ef6 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3, rx_data, rx_len, HAL_MAX_DELAY);
 8000f18:	7abb      	ldrb	r3, [r7, #10]
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f20:	6879      	ldr	r1, [r7, #4]
 8000f22:	4803      	ldr	r0, [pc, #12]	@ (8000f30 <spi_write_read+0x3c>)
 8000f24:	f006 f92a 	bl	800717c <HAL_SPI_Receive>

}
 8000f28:	bf00      	nop
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000a50 	.word	0x20000a50

08000f34 <LTC6811_initialize>:
uint8_t wakeup = 0x00;

/*@brief Initializes all command variables
 */
void LTC6811_initialize()
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af02      	add	r7, sp, #8
  set_adc(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_SC);
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	2300      	movs	r3, #0
 8000f40:	2200      	movs	r2, #0
 8000f42:	2100      	movs	r1, #0
 8000f44:	2002      	movs	r0, #2
 8000f46:	f000 f81f 	bl	8000f88 <set_adc>
  //set_selftest(MD_NORMAL, ST_1);
}
 8000f4a:	bf00      	nop
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <wakeup_idle>:

void wakeup_idle()
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000f54:	2200      	movs	r2, #0
 8000f56:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f5a:	4808      	ldr	r0, [pc, #32]	@ (8000f7c <wakeup_idle+0x2c>)
 8000f5c:	f004 f8cf 	bl	80050fe <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000f60:	2301      	movs	r3, #1
 8000f62:	2201      	movs	r2, #1
 8000f64:	4906      	ldr	r1, [pc, #24]	@ (8000f80 <wakeup_idle+0x30>)
 8000f66:	4807      	ldr	r0, [pc, #28]	@ (8000f84 <wakeup_idle+0x34>)
 8000f68:	f005 ffc5 	bl	8006ef6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f72:	4802      	ldr	r0, [pc, #8]	@ (8000f7c <wakeup_idle+0x2c>)
 8000f74:	f004 f8c3 	bl	80050fe <HAL_GPIO_WritePin>
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40020000 	.word	0x40020000
 8000f80:	200003b2 	.word	0x200003b2
 8000f84:	20000a50 	.word	0x20000a50

08000f88 <set_adc>:
			|-----------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
			|ADCV:	    |   0   |   1   | MD[1] | MD[2] |   1   |   1   |  DCP  |   0   | CH[2] | CH[1] | CH[0] |
			|ADAX:	    |   1   |   0   | MD[1] | MD[2] |   1   |   1   |  DCP  |   0   | CHG[2]| CHG[1]| CHG[0]|
 ******************************************************************************************************************/
void set_adc(uint8_t MD, uint8_t DCP, uint8_t CH, uint8_t CHG, uint8_t CHST)
{
 8000f88:	b490      	push	{r4, r7}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4604      	mov	r4, r0
 8000f90:	4608      	mov	r0, r1
 8000f92:	4611      	mov	r1, r2
 8000f94:	461a      	mov	r2, r3
 8000f96:	4623      	mov	r3, r4
 8000f98:	71fb      	strb	r3, [r7, #7]
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71bb      	strb	r3, [r7, #6]
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	717b      	strb	r3, [r7, #5]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	713b      	strb	r3, [r7, #4]
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	105b      	asrs	r3, r3, #1
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	f003 0301 	and.w	r3, r3, #1
 8000fb0:	73fb      	strb	r3, [r7, #15]
  ADCV[0] = md_bits | 0x02;
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	f043 0302 	orr.w	r3, r3, #2
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	4b18      	ldr	r3, [pc, #96]	@ (800101c <set_adc+0x94>)
 8000fbc:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	01db      	lsls	r3, r3, #7
 8000fc2:	73fb      	strb	r3, [r7, #15]
  ADCV[1] = md_bits | 0x60 | (DCP << 4) | CH;
 8000fc4:	79bb      	ldrb	r3, [r7, #6]
 8000fc6:	011b      	lsls	r3, r3, #4
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	b2da      	uxtb	r2, r3
 8000fd0:	797b      	ldrb	r3, [r7, #5]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000fda:	b2da      	uxtb	r2, r3
 8000fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800101c <set_adc+0x94>)
 8000fde:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	105b      	asrs	r3, r3, #1
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	73fb      	strb	r3, [r7, #15]
  ADAX[0] = md_bits | 0x04;
 8000fec:	7bfb      	ldrb	r3, [r7, #15]
 8000fee:	f043 0304 	orr.w	r3, r3, #4
 8000ff2:	b2da      	uxtb	r2, r3
 8000ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8001020 <set_adc+0x98>)
 8000ff6:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	01db      	lsls	r3, r3, #7
 8000ffc:	73fb      	strb	r3, [r7, #15]
  ADAX[1] = md_bits | 0x60 | CHG;
 8000ffe:	7bfa      	ldrb	r2, [r7, #15]
 8001000:	793b      	ldrb	r3, [r7, #4]
 8001002:	4313      	orrs	r3, r2
 8001004:	b2db      	uxtb	r3, r3
 8001006:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800100a:	b2da      	uxtb	r2, r3
 800100c:	4b04      	ldr	r3, [pc, #16]	@ (8001020 <set_adc+0x98>)
 800100e:	705a      	strb	r2, [r3, #1]
  md_bits = (MD & 0x02) >> 1;
  ADSTAT[0] = md_bits | 0x04;
  md_bits = (MD & 0x01) << 7;
  ADSTAT[1] = md_bits | 0x68 | CHST;
  */
}
 8001010:	bf00      	nop
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bc90      	pop	{r4, r7}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	200003ac 	.word	0x200003ac
 8001020:	200003b0 	.word	0x200003b0

08001024 <LTC6811_adcv>:
 | CH     | Determines which cell channels are converted |
 | DCP    | Determines if Discharge is Permitted	     |

***********************************************************************************************/
void LTC6811_adcv()
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;
	//1
	cmd[0] = ADCV[0];
 800102a:	4b1b      	ldr	r3, [pc, #108]	@ (8001098 <LTC6811_adcv+0x74>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADCV[1];
 8001030:	4b19      	ldr	r3, [pc, #100]	@ (8001098 <LTC6811_adcv+0x74>)
 8001032:	785b      	ldrb	r3, [r3, #1]
 8001034:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, ADCV);
 8001036:	4918      	ldr	r1, [pc, #96]	@ (8001098 <LTC6811_adcv+0x74>)
 8001038:	2002      	movs	r0, #2
 800103a:	f000 fb31 	bl	80016a0 <pec15_calc>
 800103e:	4603      	mov	r3, r0
 8001040:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 8001042:	88fb      	ldrh	r3, [r7, #6]
 8001044:	0a1b      	lsrs	r3, r3, #8
 8001046:	b29b      	uxth	r3, r3
 8001048:	b2db      	uxtb	r3, r3
 800104a:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 800104c:	88fb      	ldrh	r3, [r7, #6]
 800104e:	b2db      	uxtb	r3, r3
 8001050:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 8001052:	f7ff ff7d 	bl	8000f50 <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001056:	2200      	movs	r2, #0
 8001058:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800105c:	480f      	ldr	r0, [pc, #60]	@ (800109c <LTC6811_adcv+0x78>)
 800105e:	f004 f84e 	bl	80050fe <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 8001062:	463b      	mov	r3, r7
 8001064:	4619      	mov	r1, r3
 8001066:	2004      	movs	r0, #4
 8001068:	f7ff ff30 	bl	8000ecc <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 800106c:	2201      	movs	r2, #1
 800106e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001072:	480a      	ldr	r0, [pc, #40]	@ (800109c <LTC6811_adcv+0x78>)
 8001074:	f004 f843 	bl	80050fe <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8001078:	2301      	movs	r3, #1
 800107a:	2201      	movs	r2, #1
 800107c:	4908      	ldr	r1, [pc, #32]	@ (80010a0 <LTC6811_adcv+0x7c>)
 800107e:	4809      	ldr	r0, [pc, #36]	@ (80010a4 <LTC6811_adcv+0x80>)
 8001080:	f005 ff39 	bl	8006ef6 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8001084:	2301      	movs	r3, #1
 8001086:	2201      	movs	r2, #1
 8001088:	4905      	ldr	r1, [pc, #20]	@ (80010a0 <LTC6811_adcv+0x7c>)
 800108a:	4806      	ldr	r0, [pc, #24]	@ (80010a4 <LTC6811_adcv+0x80>)
 800108c:	f005 ff33 	bl	8006ef6 <HAL_SPI_Transmit>
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	200003ac 	.word	0x200003ac
 800109c:	40020000 	.word	0x40020000
 80010a0:	200003b2 	.word	0x200003b2
 80010a4:	20000a50 	.word	0x20000a50

080010a8 <LTC6811_adax>:
 | MD     | Determines the filter corner of the ADC      |
 | CHG    | Determines which GPIO channels are converted |

*********************************************************************************************************/
void LTC6811_adax()
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;

	//1
	cmd[0] = ADAX[0];
 80010ae:	4b1b      	ldr	r3, [pc, #108]	@ (800111c <LTC6811_adax+0x74>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADAX[1];
 80010b4:	4b19      	ldr	r3, [pc, #100]	@ (800111c <LTC6811_adax+0x74>)
 80010b6:	785b      	ldrb	r3, [r3, #1]
 80010b8:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, ADAX);
 80010ba:	4918      	ldr	r1, [pc, #96]	@ (800111c <LTC6811_adax+0x74>)
 80010bc:	2002      	movs	r0, #2
 80010be:	f000 faef 	bl	80016a0 <pec15_calc>
 80010c2:	4603      	mov	r3, r0
 80010c4:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 80010c6:	88fb      	ldrh	r3, [r7, #6]
 80010c8:	0a1b      	lsrs	r3, r3, #8
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 80010d0:	88fb      	ldrh	r3, [r7, #6]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 80010d6:	f7ff ff3b 	bl	8000f50 <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010e0:	480f      	ldr	r0, [pc, #60]	@ (8001120 <LTC6811_adax+0x78>)
 80010e2:	f004 f80c 	bl	80050fe <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 80010e6:	463b      	mov	r3, r7
 80010e8:	4619      	mov	r1, r3
 80010ea:	2004      	movs	r0, #4
 80010ec:	f7ff feee 	bl	8000ecc <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80010f0:	2201      	movs	r2, #1
 80010f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010f6:	480a      	ldr	r0, [pc, #40]	@ (8001120 <LTC6811_adax+0x78>)
 80010f8:	f004 f801 	bl	80050fe <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 80010fc:	2301      	movs	r3, #1
 80010fe:	2201      	movs	r2, #1
 8001100:	4908      	ldr	r1, [pc, #32]	@ (8001124 <LTC6811_adax+0x7c>)
 8001102:	4809      	ldr	r0, [pc, #36]	@ (8001128 <LTC6811_adax+0x80>)
 8001104:	f005 fef7 	bl	8006ef6 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8001108:	2301      	movs	r3, #1
 800110a:	2201      	movs	r2, #1
 800110c:	4905      	ldr	r1, [pc, #20]	@ (8001124 <LTC6811_adax+0x7c>)
 800110e:	4806      	ldr	r0, [pc, #24]	@ (8001128 <LTC6811_adax+0x80>)
 8001110:	f005 fef1 	bl	8006ef6 <HAL_SPI_Transmit>
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	200003b0 	.word	0x200003b0
 8001120:	40020000 	.word	0x40020000
 8001124:	200003b2 	.word	0x200003b2
 8001128:	20000a50 	.word	0x20000a50

0800112c <LTC6811_wrcfg>:


void LTC6811_wrcfg(uint8_t config [][6])

{
 800112c:	b580      	push	{r7, lr}
 800112e:	b09e      	sub	sp, #120	@ 0x78
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
	uint16_t temp_pec;
	uint8_t current_ic;
	uint8_t WRCFG_index = 4;
 8001134:	2304      	movs	r3, #4
 8001136:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

	uint8_t WRCFG[CMD_LEN];

	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 800113a:	2300      	movs	r3, #0
 800113c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001140:	e052      	b.n	80011e8 <LTC6811_wrcfg+0xbc>
	{
		for(uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001142:	2300      	movs	r3, #0
 8001144:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 8001148:	e01b      	b.n	8001182 <LTC6811_wrcfg+0x56>
		{
			WRCFG[WRCFG_index] = config[current_ic][current_byte];
 800114a:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 800114e:	4613      	mov	r3, r2
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	4413      	add	r3, r2
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	461a      	mov	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	1899      	adds	r1, r3, r2
 800115c:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 8001160:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001164:	5c8a      	ldrb	r2, [r1, r2]
 8001166:	3378      	adds	r3, #120	@ 0x78
 8001168:	443b      	add	r3, r7
 800116a:	f803 2c6c 	strb.w	r2, [r3, #-108]
			WRCFG_index++;
 800116e:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001172:	3301      	adds	r3, #1
 8001174:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
		for(uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001178:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 800117c:	3301      	adds	r3, #1
 800117e:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 8001182:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8001186:	2b05      	cmp	r3, #5
 8001188:	d9df      	bls.n	800114a <LTC6811_wrcfg+0x1e>
		}

		temp_pec = (uint16_t)pec15_calc(BYTES_IN_REG, &config[current_ic][0]);
 800118a:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 800118e:	4613      	mov	r3, r2
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	4413      	add	r3, r2
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	461a      	mov	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4413      	add	r3, r2
 800119c:	4619      	mov	r1, r3
 800119e:	2006      	movs	r0, #6
 80011a0:	f000 fa7e 	bl	80016a0 <pec15_calc>
 80011a4:	4603      	mov	r3, r0
 80011a6:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		WRCFG[WRCFG_index] = (uint8_t)(temp_pec >> 8);
 80011aa:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80011ae:	0a1b      	lsrs	r3, r3, #8
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80011b6:	b2d2      	uxtb	r2, r2
 80011b8:	3378      	adds	r3, #120	@ 0x78
 80011ba:	443b      	add	r3, r7
 80011bc:	f803 2c6c 	strb.w	r2, [r3, #-108]
		WRCFG[WRCFG_index + 1] = (uint8_t)temp_pec;
 80011c0:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80011c4:	3301      	adds	r3, #1
 80011c6:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 80011ca:	b2d2      	uxtb	r2, r2
 80011cc:	3378      	adds	r3, #120	@ 0x78
 80011ce:	443b      	add	r3, r7
 80011d0:	f803 2c6c 	strb.w	r2, [r3, #-108]
		WRCFG_index += 2;
 80011d4:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80011d8:	3302      	adds	r3, #2
 80011da:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 80011de:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80011e2:	3301      	adds	r3, #1
 80011e4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80011e8:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80011ec:	2b0b      	cmp	r3, #11
 80011ee:	d9a8      	bls.n	8001142 <LTC6811_wrcfg+0x16>
	}

	wakeup_idle();
 80011f0:	f7ff feae 	bl	8000f50 <wakeup_idle>

	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 80011f4:	2300      	movs	r3, #0
 80011f6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80011fa:	e049      	b.n	8001290 <LTC6811_wrcfg+0x164>
	{
	    WRCFG[0] = 0x80 + (current_ic << 3); //Setting address
 80011fc:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001200:	00db      	lsls	r3, r3, #3
 8001202:	b2db      	uxtb	r3, r3
 8001204:	3b80      	subs	r3, #128	@ 0x80
 8001206:	b2db      	uxtb	r3, r3
 8001208:	733b      	strb	r3, [r7, #12]
	    WRCFG[1] = 0x01;
 800120a:	2301      	movs	r3, #1
 800120c:	737b      	strb	r3, [r7, #13]
	    temp_pec = pec15_calc(2, WRCFG);
 800120e:	f107 030c 	add.w	r3, r7, #12
 8001212:	4619      	mov	r1, r3
 8001214:	2002      	movs	r0, #2
 8001216:	f000 fa43 	bl	80016a0 <pec15_calc>
 800121a:	4603      	mov	r3, r0
 800121c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	    WRCFG[2] = (uint8_t)(temp_pec >> 8);
 8001220:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001224:	0a1b      	lsrs	r3, r3, #8
 8001226:	b29b      	uxth	r3, r3
 8001228:	b2db      	uxtb	r3, r3
 800122a:	73bb      	strb	r3, [r7, #14]
	    WRCFG[3] = (uint8_t)(temp_pec);
 800122c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001230:	b2db      	uxtb	r3, r3
 8001232:	73fb      	strb	r3, [r7, #15]
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001234:	2200      	movs	r2, #0
 8001236:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800123a:	481a      	ldr	r0, [pc, #104]	@ (80012a4 <LTC6811_wrcfg+0x178>)
 800123c:	f003 ff5f 	bl	80050fe <HAL_GPIO_WritePin>
		spi_write_array(4, WRCFG);
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	4619      	mov	r1, r3
 8001246:	2004      	movs	r0, #4
 8001248:	f7ff fe40 	bl	8000ecc <spi_write_array>
		spi_write_array(8, &WRCFG[4 + (8 * current_ic)]);
 800124c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001250:	00db      	lsls	r3, r3, #3
 8001252:	3304      	adds	r3, #4
 8001254:	f107 020c 	add.w	r2, r7, #12
 8001258:	4413      	add	r3, r2
 800125a:	4619      	mov	r1, r3
 800125c:	2008      	movs	r0, #8
 800125e:	f7ff fe35 	bl	8000ecc <spi_write_array>
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001262:	2201      	movs	r2, #1
 8001264:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001268:	480e      	ldr	r0, [pc, #56]	@ (80012a4 <LTC6811_wrcfg+0x178>)
 800126a:	f003 ff48 	bl	80050fe <HAL_GPIO_WritePin>


		HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 800126e:	2301      	movs	r3, #1
 8001270:	2201      	movs	r2, #1
 8001272:	490d      	ldr	r1, [pc, #52]	@ (80012a8 <LTC6811_wrcfg+0x17c>)
 8001274:	480d      	ldr	r0, [pc, #52]	@ (80012ac <LTC6811_wrcfg+0x180>)
 8001276:	f005 fe3e 	bl	8006ef6 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 800127a:	2301      	movs	r3, #1
 800127c:	2201      	movs	r2, #1
 800127e:	490a      	ldr	r1, [pc, #40]	@ (80012a8 <LTC6811_wrcfg+0x17c>)
 8001280:	480a      	ldr	r0, [pc, #40]	@ (80012ac <LTC6811_wrcfg+0x180>)
 8001282:	f005 fe38 	bl	8006ef6 <HAL_SPI_Transmit>
	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 8001286:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800128a:	3301      	adds	r3, #1
 800128c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001290:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001294:	2b0b      	cmp	r3, #11
 8001296:	d9b1      	bls.n	80011fc <LTC6811_wrcfg+0xd0>

	}
}
 8001298:	bf00      	nop
 800129a:	bf00      	nop
 800129c:	3778      	adds	r7, #120	@ 0x78
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40020000 	.word	0x40020000
 80012a8:	200003b2 	.word	0x200003b2
 80012ac:	20000a50 	.word	0x20000a50

080012b0 <LTC6811_rdcv>:
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
}
*/

uint8_t LTC6811_rdcv(uint8_t reg, uint16_t cell_codes[][12])
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b09e      	sub	sp, #120	@ 0x78
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	6039      	str	r1, [r7, #0]
 80012ba:	71fb      	strb	r3, [r7, #7]
	uint8_t pec_error = 0; //pec Error wenn -1
 80012bc:	2300      	movs	r3, #0
 80012be:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = 0;
 80012c2:	2300      	movs	r3, #0
 80012c4:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

	uint8_t cell_data[NUM_RX_BYT * NUM_STACK];

	for(uint8_t cell_reg = 1; cell_reg < 5; cell_reg++)	//executes once for each of the LTC6804 cell voltage registers
 80012c8:	2301      	movs	r3, #1
 80012ca:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 80012ce:	e085      	b.n	80013dc <LTC6811_rdcv+0x12c>
	{
		data_counter = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
		LTC6811_rdcv_reg(cell_reg, cell_data);
 80012d6:	f107 020c 	add.w	r2, r7, #12
 80012da:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80012de:	4611      	mov	r1, r2
 80012e0:	4618      	mov	r0, r3
 80012e2:	f000 f887 	bl	80013f4 <LTC6811_rdcv_reg>

		for(uint8_t current_ic = 0; current_ic < NUM_STACK; current_ic++)	// executes for every LTC6804 in the stack.
 80012e6:	2300      	movs	r3, #0
 80012e8:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
 80012ec:	e06d      	b.n	80013ca <LTC6811_rdcv+0x11a>
		{
			 // current_ic is used as an IC counter
			for(uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 80012ee:	2300      	movs	r3, #0
 80012f0:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80012f4:	e033      	b.n	800135e <LTC6811_rdcv+0xae>
			{
				uint16_t parsed_cell = cell_data[data_counter] | (cell_data[data_counter + 1] << 8);
 80012f6:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80012fa:	3378      	adds	r3, #120	@ 0x78
 80012fc:	443b      	add	r3, r7
 80012fe:	f813 3c6c 	ldrb.w	r3, [r3, #-108]
 8001302:	b21a      	sxth	r2, r3
 8001304:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001308:	3301      	adds	r3, #1
 800130a:	3378      	adds	r3, #120	@ 0x78
 800130c:	443b      	add	r3, r7
 800130e:	f813 3c6c 	ldrb.w	r3, [r3, #-108]
 8001312:	021b      	lsls	r3, r3, #8
 8001314:	b21b      	sxth	r3, r3
 8001316:	4313      	orrs	r3, r2
 8001318:	b21b      	sxth	r3, r3
 800131a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
				cell_codes[current_ic][current_cell + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 800131e:	f897 2074 	ldrb.w	r2, [r7, #116]	@ 0x74
 8001322:	4613      	mov	r3, r2
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	4413      	add	r3, r2
 8001328:	00db      	lsls	r3, r3, #3
 800132a:	461a      	mov	r2, r3
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	1899      	adds	r1, r3, r2
 8001330:	f897 0073 	ldrb.w	r0, [r7, #115]	@ 0x73
 8001334:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8001338:	1e5a      	subs	r2, r3, #1
 800133a:	4613      	mov	r3, r2
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	4413      	add	r3, r2
 8001340:	4403      	add	r3, r0
 8001342:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8001346:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				data_counter = data_counter + 2;
 800134a:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800134e:	3302      	adds	r3, #2
 8001350:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
			for(uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 8001354:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001358:	3301      	adds	r3, #1
 800135a:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800135e:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001362:	2b02      	cmp	r3, #2
 8001364:	d9c7      	bls.n	80012f6 <LTC6811_rdcv+0x46>
			}
			received_pec = (cell_data[data_counter] << 8) + cell_data[data_counter + 1];
 8001366:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800136a:	3378      	adds	r3, #120	@ 0x78
 800136c:	443b      	add	r3, r7
 800136e:	f813 3c6c 	ldrb.w	r3, [r3, #-108]
 8001372:	021b      	lsls	r3, r3, #8
 8001374:	b29b      	uxth	r3, r3
 8001376:	f897 2076 	ldrb.w	r2, [r7, #118]	@ 0x76
 800137a:	3201      	adds	r2, #1
 800137c:	3278      	adds	r2, #120	@ 0x78
 800137e:	443a      	add	r2, r7
 8001380:	f812 2c6c 	ldrb.w	r2, [r2, #-108]
 8001384:	4413      	add	r3, r2
 8001386:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
			data_pec = pec15_calc(BYTES_IN_REG, &cell_data[current_ic * NUM_RX_BYT]);
 800138a:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	f107 020c 	add.w	r2, r7, #12
 8001394:	4413      	add	r3, r2
 8001396:	4619      	mov	r1, r3
 8001398:	2006      	movs	r0, #6
 800139a:	f000 f981 	bl	80016a0 <pec15_calc>
 800139e:	4603      	mov	r3, r0
 80013a0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
			if (received_pec != data_pec)
 80013a4:	f8b7 2070 	ldrh.w	r2, [r7, #112]	@ 0x70
 80013a8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d002      	beq.n	80013b6 <LTC6811_rdcv+0x106>
			{
			  pec_error = -1;
 80013b0:	23ff      	movs	r3, #255	@ 0xff
 80013b2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			}
			data_counter = data_counter + 2;
 80013b6:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80013ba:	3302      	adds	r3, #2
 80013bc:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
		for(uint8_t current_ic = 0; current_ic < NUM_STACK; current_ic++)	// executes for every LTC6804 in the stack.
 80013c0:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80013c4:	3301      	adds	r3, #1
 80013c6:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
 80013ca:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80013ce:	2b0b      	cmp	r3, #11
 80013d0:	d98d      	bls.n	80012ee <LTC6811_rdcv+0x3e>
	for(uint8_t cell_reg = 1; cell_reg < 5; cell_reg++)	//executes once for each of the LTC6804 cell voltage registers
 80013d2:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80013d6:	3301      	adds	r3, #1
 80013d8:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 80013dc:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80013e0:	2b04      	cmp	r3, #4
 80013e2:	f67f af75 	bls.w	80012d0 <LTC6811_rdcv+0x20>
		}
	}
	return(pec_error);
 80013e6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3778      	adds	r7, #120	@ 0x78
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
	...

080013f4 <LTC6811_rdcv_reg>:

void LTC6811_rdcv_reg(uint8_t reg, uint8_t *data)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	6039      	str	r1, [r7, #0]
 80013fe:	71fb      	strb	r3, [r7, #7]
	uint8_t RDCV[4];
	uint16_t temp_pec;

	switch(reg){
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	3b01      	subs	r3, #1
 8001404:	2b03      	cmp	r3, #3
 8001406:	d817      	bhi.n	8001438 <LTC6811_rdcv_reg+0x44>
 8001408:	a201      	add	r2, pc, #4	@ (adr r2, 8001410 <LTC6811_rdcv_reg+0x1c>)
 800140a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800140e:	bf00      	nop
 8001410:	08001421 	.word	0x08001421
 8001414:	08001427 	.word	0x08001427
 8001418:	0800142d 	.word	0x0800142d
 800141c:	08001433 	.word	0x08001433
		case 1: RDCV[1] = 0x04; break;
 8001420:	2304      	movs	r3, #4
 8001422:	727b      	strb	r3, [r7, #9]
 8001424:	e008      	b.n	8001438 <LTC6811_rdcv_reg+0x44>
		case 2: RDCV[1] = 0x06; break;
 8001426:	2306      	movs	r3, #6
 8001428:	727b      	strb	r3, [r7, #9]
 800142a:	e005      	b.n	8001438 <LTC6811_rdcv_reg+0x44>
		case 3: RDCV[1] = 0x08; break;
 800142c:	2308      	movs	r3, #8
 800142e:	727b      	strb	r3, [r7, #9]
 8001430:	e002      	b.n	8001438 <LTC6811_rdcv_reg+0x44>
		case 4: RDCV[1] = 0x0a; break;
 8001432:	230a      	movs	r3, #10
 8001434:	727b      	strb	r3, [r7, #9]
 8001436:	bf00      	nop
	}

	wakeup_idle();
 8001438:	f7ff fd8a 	bl	8000f50 <wakeup_idle>

    //Register A-D = reg 1-4
    for(uint8_t current_ic = 0; current_ic < NUM_STACK; current_ic++)
 800143c:	2300      	movs	r3, #0
 800143e:	73fb      	strb	r3, [r7, #15]
 8001440:	e02f      	b.n	80014a2 <LTC6811_rdcv_reg+0xae>
    {
    	RDCV[0] = 0x80 + (current_ic << 3);
 8001442:	7bfb      	ldrb	r3, [r7, #15]
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	b2db      	uxtb	r3, r3
 8001448:	3b80      	subs	r3, #128	@ 0x80
 800144a:	b2db      	uxtb	r3, r3
 800144c:	723b      	strb	r3, [r7, #8]
        temp_pec = pec15_calc(2, RDCV);
 800144e:	f107 0308 	add.w	r3, r7, #8
 8001452:	4619      	mov	r1, r3
 8001454:	2002      	movs	r0, #2
 8001456:	f000 f923 	bl	80016a0 <pec15_calc>
 800145a:	4603      	mov	r3, r0
 800145c:	81bb      	strh	r3, [r7, #12]
        RDCV[2] = (uint8_t)(temp_pec >> 8);
 800145e:	89bb      	ldrh	r3, [r7, #12]
 8001460:	0a1b      	lsrs	r3, r3, #8
 8001462:	b29b      	uxth	r3, r3
 8001464:	b2db      	uxtb	r3, r3
 8001466:	72bb      	strb	r3, [r7, #10]
        RDCV[3] = (uint8_t)(temp_pec);
 8001468:	89bb      	ldrh	r3, [r7, #12]
 800146a:	b2db      	uxtb	r3, r3
 800146c:	72fb      	strb	r3, [r7, #11]
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001474:	480f      	ldr	r0, [pc, #60]	@ (80014b4 <LTC6811_rdcv_reg+0xc0>)
 8001476:	f003 fe42 	bl	80050fe <HAL_GPIO_WritePin>
        spi_write_read(RDCV, 4, &data[current_ic * 8], 8);
 800147a:	7bfb      	ldrb	r3, [r7, #15]
 800147c:	00db      	lsls	r3, r3, #3
 800147e:	461a      	mov	r2, r3
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	441a      	add	r2, r3
 8001484:	f107 0008 	add.w	r0, r7, #8
 8001488:	2308      	movs	r3, #8
 800148a:	2104      	movs	r1, #4
 800148c:	f7ff fd32 	bl	8000ef4 <spi_write_read>
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001490:	2201      	movs	r2, #1
 8001492:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001496:	4807      	ldr	r0, [pc, #28]	@ (80014b4 <LTC6811_rdcv_reg+0xc0>)
 8001498:	f003 fe31 	bl	80050fe <HAL_GPIO_WritePin>
    for(uint8_t current_ic = 0; current_ic < NUM_STACK; current_ic++)
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	3301      	adds	r3, #1
 80014a0:	73fb      	strb	r3, [r7, #15]
 80014a2:	7bfb      	ldrb	r3, [r7, #15]
 80014a4:	2b0b      	cmp	r3, #11
 80014a6:	d9cc      	bls.n	8001442 <LTC6811_rdcv_reg+0x4e>
    }
}
 80014a8:	bf00      	nop
 80014aa:	bf00      	nop
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40020000 	.word	0x40020000

080014b8 <LTC6811_rdaux>:

int8_t LTC6811_rdaux(uint8_t reg, uint16_t aux_codes[][6])
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b09e      	sub	sp, #120	@ 0x78
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	6039      	str	r1, [r7, #0]
 80014c2:	71fb      	strb	r3, [r7, #7]
	uint8_t pec_error = 0; //pec Error wenn -1
 80014c4:	2300      	movs	r3, #0
 80014c6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

	uint8_t aux_data[NUM_RX_BYT * NUM_STACK];

	for(uint8_t aux_reg = 1; aux_reg < AUX_IN_REG; aux_reg++)	//executes once for each of the LTC6804 cell voltage registers
 80014d0:	2301      	movs	r3, #1
 80014d2:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 80014d6:	e085      	b.n	80015e4 <LTC6811_rdaux+0x12c>
	{
		data_counter = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
		LTC6811_rdaux_reg(aux_reg, aux_data);
 80014de:	f107 020c 	add.w	r2, r7, #12
 80014e2:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80014e6:	4611      	mov	r1, r2
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 f887 	bl	80015fc <LTC6811_rdaux_reg>

		for(uint8_t current_ic = 0; current_ic < NUM_STACK; current_ic++)	// executes for every LTC6804 in the stack.
 80014ee:	2300      	movs	r3, #0
 80014f0:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
 80014f4:	e06d      	b.n	80015d2 <LTC6811_rdaux+0x11a>
		{
			 // current_ic is used as an IC counter
			for(uint8_t current_cell = 0; current_cell < AUX_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 80014f6:	2300      	movs	r3, #0
 80014f8:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80014fc:	e033      	b.n	8001566 <LTC6811_rdaux+0xae>
			{
				uint16_t parsed_cell = aux_data[data_counter] | (aux_data[data_counter + 1] << 8);
 80014fe:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001502:	3378      	adds	r3, #120	@ 0x78
 8001504:	443b      	add	r3, r7
 8001506:	f813 3c6c 	ldrb.w	r3, [r3, #-108]
 800150a:	b21a      	sxth	r2, r3
 800150c:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001510:	3301      	adds	r3, #1
 8001512:	3378      	adds	r3, #120	@ 0x78
 8001514:	443b      	add	r3, r7
 8001516:	f813 3c6c 	ldrb.w	r3, [r3, #-108]
 800151a:	021b      	lsls	r3, r3, #8
 800151c:	b21b      	sxth	r3, r3
 800151e:	4313      	orrs	r3, r2
 8001520:	b21b      	sxth	r3, r3
 8001522:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
				aux_codes[current_ic][current_cell + ((aux_reg - 1) * AUX_IN_REG)] = parsed_cell;
 8001526:	f897 2074 	ldrb.w	r2, [r7, #116]	@ 0x74
 800152a:	4613      	mov	r3, r2
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	4413      	add	r3, r2
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	461a      	mov	r2, r3
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	1899      	adds	r1, r3, r2
 8001538:	f897 0073 	ldrb.w	r0, [r7, #115]	@ 0x73
 800153c:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8001540:	1e5a      	subs	r2, r3, #1
 8001542:	4613      	mov	r3, r2
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	4413      	add	r3, r2
 8001548:	4403      	add	r3, r0
 800154a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800154e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				data_counter += 2;
 8001552:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001556:	3302      	adds	r3, #2
 8001558:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
			for(uint8_t current_cell = 0; current_cell < AUX_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 800155c:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001560:	3301      	adds	r3, #1
 8001562:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8001566:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800156a:	2b02      	cmp	r3, #2
 800156c:	d9c7      	bls.n	80014fe <LTC6811_rdaux+0x46>
			}
			received_pec = (aux_data[data_counter] << 8) + aux_data[data_counter + 1];
 800156e:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001572:	3378      	adds	r3, #120	@ 0x78
 8001574:	443b      	add	r3, r7
 8001576:	f813 3c6c 	ldrb.w	r3, [r3, #-108]
 800157a:	021b      	lsls	r3, r3, #8
 800157c:	b29b      	uxth	r3, r3
 800157e:	f897 2076 	ldrb.w	r2, [r7, #118]	@ 0x76
 8001582:	3201      	adds	r2, #1
 8001584:	3278      	adds	r2, #120	@ 0x78
 8001586:	443a      	add	r2, r7
 8001588:	f812 2c6c 	ldrb.w	r2, [r2, #-108]
 800158c:	4413      	add	r3, r2
 800158e:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
			data_pec = pec15_calc(BYTES_IN_REG, &aux_data[current_ic * NUM_RX_BYT]);
 8001592:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	f107 020c 	add.w	r2, r7, #12
 800159c:	4413      	add	r3, r2
 800159e:	4619      	mov	r1, r3
 80015a0:	2006      	movs	r0, #6
 80015a2:	f000 f87d 	bl	80016a0 <pec15_calc>
 80015a6:	4603      	mov	r3, r0
 80015a8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
			if (received_pec != data_pec)
 80015ac:	f8b7 2070 	ldrh.w	r2, [r7, #112]	@ 0x70
 80015b0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d002      	beq.n	80015be <LTC6811_rdaux+0x106>
			{
			  pec_error = -1;
 80015b8:	23ff      	movs	r3, #255	@ 0xff
 80015ba:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			}
			data_counter += 2;
 80015be:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80015c2:	3302      	adds	r3, #2
 80015c4:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
		for(uint8_t current_ic = 0; current_ic < NUM_STACK; current_ic++)	// executes for every LTC6804 in the stack.
 80015c8:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80015cc:	3301      	adds	r3, #1
 80015ce:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
 80015d2:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80015d6:	2b0b      	cmp	r3, #11
 80015d8:	d98d      	bls.n	80014f6 <LTC6811_rdaux+0x3e>
	for(uint8_t aux_reg = 1; aux_reg < AUX_IN_REG; aux_reg++)	//executes once for each of the LTC6804 cell voltage registers
 80015da:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80015de:	3301      	adds	r3, #1
 80015e0:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 80015e4:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	f67f af75 	bls.w	80014d8 <LTC6811_rdaux+0x20>
		}
	}
	return(pec_error);
 80015ee:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3778      	adds	r7, #120	@ 0x78
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
	...

080015fc <LTC6811_rdaux_reg>:

void LTC6811_rdaux_reg(uint8_t reg, uint8_t *data)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	6039      	str	r1, [r7, #0]
 8001606:	71fb      	strb	r3, [r7, #7]
	uint8_t RDAUX[4];
	uint16_t temp_pec;

	switch(reg){
 8001608:	79fb      	ldrb	r3, [r7, #7]
 800160a:	2b01      	cmp	r3, #1
 800160c:	d002      	beq.n	8001614 <LTC6811_rdaux_reg+0x18>
 800160e:	2b02      	cmp	r3, #2
 8001610:	d003      	beq.n	800161a <LTC6811_rdaux_reg+0x1e>
 8001612:	e005      	b.n	8001620 <LTC6811_rdaux_reg+0x24>
		case 1: RDAUX[1] = 0xC; break;
 8001614:	230c      	movs	r3, #12
 8001616:	727b      	strb	r3, [r7, #9]
 8001618:	e002      	b.n	8001620 <LTC6811_rdaux_reg+0x24>
		case 2: RDAUX[1] = 0xE; break;
 800161a:	230e      	movs	r3, #14
 800161c:	727b      	strb	r3, [r7, #9]
 800161e:	bf00      	nop
	}

	wakeup_idle();
 8001620:	f7ff fc96 	bl	8000f50 <wakeup_idle>

    //Register A-D = reg 1-4
    for(uint8_t current_ic = 0; current_ic < NUM_STACK; current_ic++)
 8001624:	2300      	movs	r3, #0
 8001626:	73fb      	strb	r3, [r7, #15]
 8001628:	e02f      	b.n	800168a <LTC6811_rdaux_reg+0x8e>
    {
    	RDAUX[0] = 0x80 + (current_ic << 3);
 800162a:	7bfb      	ldrb	r3, [r7, #15]
 800162c:	00db      	lsls	r3, r3, #3
 800162e:	b2db      	uxtb	r3, r3
 8001630:	3b80      	subs	r3, #128	@ 0x80
 8001632:	b2db      	uxtb	r3, r3
 8001634:	723b      	strb	r3, [r7, #8]
        temp_pec = pec15_calc(2, RDAUX);
 8001636:	f107 0308 	add.w	r3, r7, #8
 800163a:	4619      	mov	r1, r3
 800163c:	2002      	movs	r0, #2
 800163e:	f000 f82f 	bl	80016a0 <pec15_calc>
 8001642:	4603      	mov	r3, r0
 8001644:	81bb      	strh	r3, [r7, #12]
        RDAUX[2] = (uint8_t)(temp_pec >> 8);
 8001646:	89bb      	ldrh	r3, [r7, #12]
 8001648:	0a1b      	lsrs	r3, r3, #8
 800164a:	b29b      	uxth	r3, r3
 800164c:	b2db      	uxtb	r3, r3
 800164e:	72bb      	strb	r3, [r7, #10]
        RDAUX[3] = (uint8_t)(temp_pec);
 8001650:	89bb      	ldrh	r3, [r7, #12]
 8001652:	b2db      	uxtb	r3, r3
 8001654:	72fb      	strb	r3, [r7, #11]
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001656:	2200      	movs	r2, #0
 8001658:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800165c:	480f      	ldr	r0, [pc, #60]	@ (800169c <LTC6811_rdaux_reg+0xa0>)
 800165e:	f003 fd4e 	bl	80050fe <HAL_GPIO_WritePin>
        spi_write_read(RDAUX, 4, &data[current_ic * 8], 8);
 8001662:	7bfb      	ldrb	r3, [r7, #15]
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	461a      	mov	r2, r3
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	441a      	add	r2, r3
 800166c:	f107 0008 	add.w	r0, r7, #8
 8001670:	2308      	movs	r3, #8
 8001672:	2104      	movs	r1, #4
 8001674:	f7ff fc3e 	bl	8000ef4 <spi_write_read>
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001678:	2201      	movs	r2, #1
 800167a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800167e:	4807      	ldr	r0, [pc, #28]	@ (800169c <LTC6811_rdaux_reg+0xa0>)
 8001680:	f003 fd3d 	bl	80050fe <HAL_GPIO_WritePin>
    for(uint8_t current_ic = 0; current_ic < NUM_STACK; current_ic++)
 8001684:	7bfb      	ldrb	r3, [r7, #15]
 8001686:	3301      	adds	r3, #1
 8001688:	73fb      	strb	r3, [r7, #15]
 800168a:	7bfb      	ldrb	r3, [r7, #15]
 800168c:	2b0b      	cmp	r3, #11
 800168e:	d9cc      	bls.n	800162a <LTC6811_rdaux_reg+0x2e>
    }
}
 8001690:	bf00      	nop
 8001692:	bf00      	nop
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40020000 	.word	0x40020000

080016a0 <pec15_calc>:
}
*/

//char *data uint8_t *data , uint8_t len
uint16_t pec15_calc(uint8_t len, uint8_t *data)
 {
 80016a0:	b480      	push	{r7}
 80016a2:	b087      	sub	sp, #28
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	6039      	str	r1, [r7, #0]
 80016aa:	71fb      	strb	r3, [r7, #7]
 uint16_t remainder, address;

 remainder = 16;//PEC seed
 80016ac:	2310      	movs	r3, #16
 80016ae:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 80016b0:	2300      	movs	r3, #0
 80016b2:	613b      	str	r3, [r7, #16]
 80016b4:	e017      	b.n	80016e6 <pec15_calc+0x46>
 {
 address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 80016b6:	8afb      	ldrh	r3, [r7, #22]
 80016b8:	09db      	lsrs	r3, r3, #7
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	6839      	ldr	r1, [r7, #0]
 80016c0:	440a      	add	r2, r1
 80016c2:	7812      	ldrb	r2, [r2, #0]
 80016c4:	4053      	eors	r3, r2
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	81fb      	strh	r3, [r7, #14]
 remainder = (remainder << 8 ) ^ pec15Table[address];
 80016cc:	8afb      	ldrh	r3, [r7, #22]
 80016ce:	021b      	lsls	r3, r3, #8
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	89fb      	ldrh	r3, [r7, #14]
 80016d4:	490a      	ldr	r1, [pc, #40]	@ (8001700 <pec15_calc+0x60>)
 80016d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	4053      	eors	r3, r2
 80016de:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	3301      	adds	r3, #1
 80016e4:	613b      	str	r3, [r7, #16]
 80016e6:	79fb      	ldrb	r3, [r7, #7]
 80016e8:	693a      	ldr	r2, [r7, #16]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	dbe3      	blt.n	80016b6 <pec15_calc+0x16>
 }
 return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 80016ee:	8afb      	ldrh	r3, [r7, #22]
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	b29b      	uxth	r3, r3
 }
 80016f4:	4618      	mov	r0, r3
 80016f6:	371c      	adds	r7, #28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	0800f12c 	.word	0x0800f12c

08001704 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800170a:	463b      	mov	r3, r7
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001716:	4b21      	ldr	r3, [pc, #132]	@ (800179c <MX_ADC1_Init+0x98>)
 8001718:	4a21      	ldr	r2, [pc, #132]	@ (80017a0 <MX_ADC1_Init+0x9c>)
 800171a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800171c:	4b1f      	ldr	r3, [pc, #124]	@ (800179c <MX_ADC1_Init+0x98>)
 800171e:	2200      	movs	r2, #0
 8001720:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001722:	4b1e      	ldr	r3, [pc, #120]	@ (800179c <MX_ADC1_Init+0x98>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001728:	4b1c      	ldr	r3, [pc, #112]	@ (800179c <MX_ADC1_Init+0x98>)
 800172a:	2200      	movs	r2, #0
 800172c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800172e:	4b1b      	ldr	r3, [pc, #108]	@ (800179c <MX_ADC1_Init+0x98>)
 8001730:	2200      	movs	r2, #0
 8001732:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001734:	4b19      	ldr	r3, [pc, #100]	@ (800179c <MX_ADC1_Init+0x98>)
 8001736:	2200      	movs	r2, #0
 8001738:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800173c:	4b17      	ldr	r3, [pc, #92]	@ (800179c <MX_ADC1_Init+0x98>)
 800173e:	2200      	movs	r2, #0
 8001740:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001742:	4b16      	ldr	r3, [pc, #88]	@ (800179c <MX_ADC1_Init+0x98>)
 8001744:	4a17      	ldr	r2, [pc, #92]	@ (80017a4 <MX_ADC1_Init+0xa0>)
 8001746:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001748:	4b14      	ldr	r3, [pc, #80]	@ (800179c <MX_ADC1_Init+0x98>)
 800174a:	2200      	movs	r2, #0
 800174c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800174e:	4b13      	ldr	r3, [pc, #76]	@ (800179c <MX_ADC1_Init+0x98>)
 8001750:	2201      	movs	r2, #1
 8001752:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001754:	4b11      	ldr	r3, [pc, #68]	@ (800179c <MX_ADC1_Init+0x98>)
 8001756:	2200      	movs	r2, #0
 8001758:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800175c:	4b0f      	ldr	r3, [pc, #60]	@ (800179c <MX_ADC1_Init+0x98>)
 800175e:	2201      	movs	r2, #1
 8001760:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001762:	480e      	ldr	r0, [pc, #56]	@ (800179c <MX_ADC1_Init+0x98>)
 8001764:	f001 ffd4 	bl	8003710 <HAL_ADC_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800176e:	f001 fbec 	bl	8002f4a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001772:	230a      	movs	r3, #10
 8001774:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001776:	2301      	movs	r3, #1
 8001778:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800177a:	2300      	movs	r3, #0
 800177c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800177e:	463b      	mov	r3, r7
 8001780:	4619      	mov	r1, r3
 8001782:	4806      	ldr	r0, [pc, #24]	@ (800179c <MX_ADC1_Init+0x98>)
 8001784:	f002 f97a 	bl	8003a7c <HAL_ADC_ConfigChannel>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800178e:	f001 fbdc 	bl	8002f4a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001792:	bf00      	nop
 8001794:	3710      	adds	r7, #16
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	200003b4 	.word	0x200003b4
 80017a0:	40012000 	.word	0x40012000
 80017a4:	0f000001 	.word	0x0f000001

080017a8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017ae:	463b      	mov	r3, r7
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80017ba:	4b21      	ldr	r3, [pc, #132]	@ (8001840 <MX_ADC2_Init+0x98>)
 80017bc:	4a21      	ldr	r2, [pc, #132]	@ (8001844 <MX_ADC2_Init+0x9c>)
 80017be:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80017c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001840 <MX_ADC2_Init+0x98>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80017c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001840 <MX_ADC2_Init+0x98>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80017cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001840 <MX_ADC2_Init+0x98>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80017d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001840 <MX_ADC2_Init+0x98>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80017d8:	4b19      	ldr	r3, [pc, #100]	@ (8001840 <MX_ADC2_Init+0x98>)
 80017da:	2200      	movs	r2, #0
 80017dc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017e0:	4b17      	ldr	r3, [pc, #92]	@ (8001840 <MX_ADC2_Init+0x98>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017e6:	4b16      	ldr	r3, [pc, #88]	@ (8001840 <MX_ADC2_Init+0x98>)
 80017e8:	4a17      	ldr	r2, [pc, #92]	@ (8001848 <MX_ADC2_Init+0xa0>)
 80017ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017ec:	4b14      	ldr	r3, [pc, #80]	@ (8001840 <MX_ADC2_Init+0x98>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80017f2:	4b13      	ldr	r3, [pc, #76]	@ (8001840 <MX_ADC2_Init+0x98>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80017f8:	4b11      	ldr	r3, [pc, #68]	@ (8001840 <MX_ADC2_Init+0x98>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001800:	4b0f      	ldr	r3, [pc, #60]	@ (8001840 <MX_ADC2_Init+0x98>)
 8001802:	2201      	movs	r2, #1
 8001804:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001806:	480e      	ldr	r0, [pc, #56]	@ (8001840 <MX_ADC2_Init+0x98>)
 8001808:	f001 ff82 	bl	8003710 <HAL_ADC_Init>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001812:	f001 fb9a 	bl	8002f4a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001816:	230b      	movs	r3, #11
 8001818:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800181a:	2301      	movs	r3, #1
 800181c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800181e:	2300      	movs	r3, #0
 8001820:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001822:	463b      	mov	r3, r7
 8001824:	4619      	mov	r1, r3
 8001826:	4806      	ldr	r0, [pc, #24]	@ (8001840 <MX_ADC2_Init+0x98>)
 8001828:	f002 f928 	bl	8003a7c <HAL_ADC_ConfigChannel>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001832:	f001 fb8a 	bl	8002f4a <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001836:	bf00      	nop
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	200003fc 	.word	0x200003fc
 8001844:	40012100 	.word	0x40012100
 8001848:	0f000001 	.word	0x0f000001

0800184c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b08c      	sub	sp, #48	@ 0x30
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001854:	f107 031c 	add.w	r3, r7, #28
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
 8001862:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a2e      	ldr	r2, [pc, #184]	@ (8001924 <HAL_ADC_MspInit+0xd8>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d128      	bne.n	80018c0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	61bb      	str	r3, [r7, #24]
 8001872:	4b2d      	ldr	r3, [pc, #180]	@ (8001928 <HAL_ADC_MspInit+0xdc>)
 8001874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001876:	4a2c      	ldr	r2, [pc, #176]	@ (8001928 <HAL_ADC_MspInit+0xdc>)
 8001878:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800187c:	6453      	str	r3, [r2, #68]	@ 0x44
 800187e:	4b2a      	ldr	r3, [pc, #168]	@ (8001928 <HAL_ADC_MspInit+0xdc>)
 8001880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001882:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001886:	61bb      	str	r3, [r7, #24]
 8001888:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	617b      	str	r3, [r7, #20]
 800188e:	4b26      	ldr	r3, [pc, #152]	@ (8001928 <HAL_ADC_MspInit+0xdc>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a25      	ldr	r2, [pc, #148]	@ (8001928 <HAL_ADC_MspInit+0xdc>)
 8001894:	f043 0304 	orr.w	r3, r3, #4
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b23      	ldr	r3, [pc, #140]	@ (8001928 <HAL_ADC_MspInit+0xdc>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f003 0304 	and.w	r3, r3, #4
 80018a2:	617b      	str	r3, [r7, #20]
 80018a4:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018a6:	2301      	movs	r3, #1
 80018a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018aa:	2303      	movs	r3, #3
 80018ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b2:	f107 031c 	add.w	r3, r7, #28
 80018b6:	4619      	mov	r1, r3
 80018b8:	481c      	ldr	r0, [pc, #112]	@ (800192c <HAL_ADC_MspInit+0xe0>)
 80018ba:	f003 fa6b 	bl	8004d94 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80018be:	e02c      	b.n	800191a <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a1a      	ldr	r2, [pc, #104]	@ (8001930 <HAL_ADC_MspInit+0xe4>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d127      	bne.n	800191a <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	613b      	str	r3, [r7, #16]
 80018ce:	4b16      	ldr	r3, [pc, #88]	@ (8001928 <HAL_ADC_MspInit+0xdc>)
 80018d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d2:	4a15      	ldr	r2, [pc, #84]	@ (8001928 <HAL_ADC_MspInit+0xdc>)
 80018d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80018da:	4b13      	ldr	r3, [pc, #76]	@ (8001928 <HAL_ADC_MspInit+0xdc>)
 80018dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	60fb      	str	r3, [r7, #12]
 80018ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001928 <HAL_ADC_MspInit+0xdc>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001928 <HAL_ADC_MspInit+0xdc>)
 80018f0:	f043 0304 	orr.w	r3, r3, #4
 80018f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001928 <HAL_ADC_MspInit+0xdc>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	f003 0304 	and.w	r3, r3, #4
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001902:	2302      	movs	r3, #2
 8001904:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001906:	2303      	movs	r3, #3
 8001908:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800190e:	f107 031c 	add.w	r3, r7, #28
 8001912:	4619      	mov	r1, r3
 8001914:	4805      	ldr	r0, [pc, #20]	@ (800192c <HAL_ADC_MspInit+0xe0>)
 8001916:	f003 fa3d 	bl	8004d94 <HAL_GPIO_Init>
}
 800191a:	bf00      	nop
 800191c:	3730      	adds	r7, #48	@ 0x30
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40012000 	.word	0x40012000
 8001928:	40023800 	.word	0x40023800
 800192c:	40020800 	.word	0x40020800
 8001930:	40012100 	.word	0x40012100
 8001934:	00000000 	.word	0x00000000

08001938 <ADC_TS_Voltage>:
uint16_t adc_vehic_volt;
uint16_t diff_volt;
uint8_t pre = 0;

uint8_t ADC_TS_Voltage(uint16_t MAX_TS_VOLTAGE, uint16_t MIN_TS_VOLTAGE)
{
 8001938:	b5b0      	push	{r4, r5, r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	460a      	mov	r2, r1
 8001942:	80fb      	strh	r3, [r7, #6]
 8001944:	4613      	mov	r3, r2
 8001946:	80bb      	strh	r3, [r7, #4]
	//Vehicle side
	HAL_ADC_Start(&hadc1);
 8001948:	4853      	ldr	r0, [pc, #332]	@ (8001a98 <ADC_TS_Voltage+0x160>)
 800194a:	f001 ff25 	bl	8003798 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100); // poll for conversion
 800194e:	2164      	movs	r1, #100	@ 0x64
 8001950:	4851      	ldr	r0, [pc, #324]	@ (8001a98 <ADC_TS_Voltage+0x160>)
 8001952:	f002 f803 	bl	800395c <HAL_ADC_PollForConversion>
	raw_adc_vehic_volt = HAL_ADC_GetValue(&hadc1); // get the adc value
 8001956:	4850      	ldr	r0, [pc, #320]	@ (8001a98 <ADC_TS_Voltage+0x160>)
 8001958:	f002 f884 	bl	8003a64 <HAL_ADC_GetValue>
 800195c:	4603      	mov	r3, r0
 800195e:	b29a      	uxth	r2, r3
 8001960:	4b4e      	ldr	r3, [pc, #312]	@ (8001a9c <ADC_TS_Voltage+0x164>)
 8001962:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1); // stop adc
 8001964:	484c      	ldr	r0, [pc, #304]	@ (8001a98 <ADC_TS_Voltage+0x160>)
 8001966:	f001 ffc7 	bl	80038f8 <HAL_ADC_Stop>
	//Accu side
	HAL_ADC_Start(&hadc2);
 800196a:	484d      	ldr	r0, [pc, #308]	@ (8001aa0 <ADC_TS_Voltage+0x168>)
 800196c:	f001 ff14 	bl	8003798 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100); // poll for conversion
 8001970:	2164      	movs	r1, #100	@ 0x64
 8001972:	484b      	ldr	r0, [pc, #300]	@ (8001aa0 <ADC_TS_Voltage+0x168>)
 8001974:	f001 fff2 	bl	800395c <HAL_ADC_PollForConversion>
	raw_adc_accu_volt = HAL_ADC_GetValue(&hadc2); // get the adc value
 8001978:	4849      	ldr	r0, [pc, #292]	@ (8001aa0 <ADC_TS_Voltage+0x168>)
 800197a:	f002 f873 	bl	8003a64 <HAL_ADC_GetValue>
 800197e:	4603      	mov	r3, r0
 8001980:	b29a      	uxth	r2, r3
 8001982:	4b48      	ldr	r3, [pc, #288]	@ (8001aa4 <ADC_TS_Voltage+0x16c>)
 8001984:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc2); // stop adc
 8001986:	4846      	ldr	r0, [pc, #280]	@ (8001aa0 <ADC_TS_Voltage+0x168>)
 8001988:	f001 ffb6 	bl	80038f8 <HAL_ADC_Stop>

	adc_accu_volt = (3.3/4095.0)* raw_adc_accu_volt * 175.5;
 800198c:	4b45      	ldr	r3, [pc, #276]	@ (8001aa4 <ADC_TS_Voltage+0x16c>)
 800198e:	881b      	ldrh	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f7fe fd73 	bl	800047c <__aeabi_i2d>
 8001996:	a33a      	add	r3, pc, #232	@ (adr r3, 8001a80 <ADC_TS_Voltage+0x148>)
 8001998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199c:	f7fe fdd8 	bl	8000550 <__aeabi_dmul>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4610      	mov	r0, r2
 80019a6:	4619      	mov	r1, r3
 80019a8:	a337      	add	r3, pc, #220	@ (adr r3, 8001a88 <ADC_TS_Voltage+0x150>)
 80019aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ae:	f7fe fdcf 	bl	8000550 <__aeabi_dmul>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4610      	mov	r0, r2
 80019b8:	4619      	mov	r1, r3
 80019ba:	f7ff f8a1 	bl	8000b00 <__aeabi_d2uiz>
 80019be:	4603      	mov	r3, r0
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	4b39      	ldr	r3, [pc, #228]	@ (8001aa8 <ADC_TS_Voltage+0x170>)
 80019c4:	801a      	strh	r2, [r3, #0]
	adc_vehic_volt = (3.3/4095.0)* raw_adc_vehic_volt * 175.5;
 80019c6:	4b35      	ldr	r3, [pc, #212]	@ (8001a9c <ADC_TS_Voltage+0x164>)
 80019c8:	881b      	ldrh	r3, [r3, #0]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7fe fd56 	bl	800047c <__aeabi_i2d>
 80019d0:	a32b      	add	r3, pc, #172	@ (adr r3, 8001a80 <ADC_TS_Voltage+0x148>)
 80019d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d6:	f7fe fdbb 	bl	8000550 <__aeabi_dmul>
 80019da:	4602      	mov	r2, r0
 80019dc:	460b      	mov	r3, r1
 80019de:	4610      	mov	r0, r2
 80019e0:	4619      	mov	r1, r3
 80019e2:	a329      	add	r3, pc, #164	@ (adr r3, 8001a88 <ADC_TS_Voltage+0x150>)
 80019e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e8:	f7fe fdb2 	bl	8000550 <__aeabi_dmul>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4610      	mov	r0, r2
 80019f2:	4619      	mov	r1, r3
 80019f4:	f7ff f884 	bl	8000b00 <__aeabi_d2uiz>
 80019f8:	4603      	mov	r3, r0
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	4b2b      	ldr	r3, [pc, #172]	@ (8001aac <ADC_TS_Voltage+0x174>)
 80019fe:	801a      	strh	r2, [r3, #0]
	diff_volt = adc_accu_volt - adc_vehic_volt;
 8001a00:	4b29      	ldr	r3, [pc, #164]	@ (8001aa8 <ADC_TS_Voltage+0x170>)
 8001a02:	881a      	ldrh	r2, [r3, #0]
 8001a04:	4b29      	ldr	r3, [pc, #164]	@ (8001aac <ADC_TS_Voltage+0x174>)
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	b29a      	uxth	r2, r3
 8001a0c:	4b28      	ldr	r3, [pc, #160]	@ (8001ab0 <ADC_TS_Voltage+0x178>)
 8001a0e:	801a      	strh	r2, [r3, #0]

	if(adc_accu_volt - adc_vehic_volt < 1) diff_volt = 0;
 8001a10:	4b25      	ldr	r3, [pc, #148]	@ (8001aa8 <ADC_TS_Voltage+0x170>)
 8001a12:	881b      	ldrh	r3, [r3, #0]
 8001a14:	461a      	mov	r2, r3
 8001a16:	4b25      	ldr	r3, [pc, #148]	@ (8001aac <ADC_TS_Voltage+0x174>)
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	dc02      	bgt.n	8001a26 <ADC_TS_Voltage+0xee>
 8001a20:	4b23      	ldr	r3, [pc, #140]	@ (8001ab0 <ADC_TS_Voltage+0x178>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	801a      	strh	r2, [r3, #0]

	if(diff_volt <= 0.1 * MAX_TS_VOLTAGE && MIN_TS_VOLTAGE < adc_accu_volt)
 8001a26:	4b22      	ldr	r3, [pc, #136]	@ (8001ab0 <ADC_TS_Voltage+0x178>)
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7fe fd26 	bl	800047c <__aeabi_i2d>
 8001a30:	4604      	mov	r4, r0
 8001a32:	460d      	mov	r5, r1
 8001a34:	88fb      	ldrh	r3, [r7, #6]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7fe fd20 	bl	800047c <__aeabi_i2d>
 8001a3c:	a314      	add	r3, pc, #80	@ (adr r3, 8001a90 <ADC_TS_Voltage+0x158>)
 8001a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a42:	f7fe fd85 	bl	8000550 <__aeabi_dmul>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4620      	mov	r0, r4
 8001a4c:	4629      	mov	r1, r5
 8001a4e:	f7fe fffb 	bl	8000a48 <__aeabi_dcmple>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d008      	beq.n	8001a6a <ADC_TS_Voltage+0x132>
 8001a58:	4b13      	ldr	r3, [pc, #76]	@ (8001aa8 <ADC_TS_Voltage+0x170>)
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	88ba      	ldrh	r2, [r7, #4]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d203      	bcs.n	8001a6a <ADC_TS_Voltage+0x132>
		pre = 1;
 8001a62:	4b14      	ldr	r3, [pc, #80]	@ (8001ab4 <ADC_TS_Voltage+0x17c>)
 8001a64:	2201      	movs	r2, #1
 8001a66:	701a      	strb	r2, [r3, #0]
 8001a68:	e002      	b.n	8001a70 <ADC_TS_Voltage+0x138>
	else
		pre = 0;
 8001a6a:	4b12      	ldr	r3, [pc, #72]	@ (8001ab4 <ADC_TS_Voltage+0x17c>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	701a      	strb	r2, [r3, #0]

	return pre;
 8001a70:	4b10      	ldr	r3, [pc, #64]	@ (8001ab4 <ADC_TS_Voltage+0x17c>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a7c:	f3af 8000 	nop.w
 8001a80:	e734d9b4 	.word	0xe734d9b4
 8001a84:	3f4a680c 	.word	0x3f4a680c
 8001a88:	00000000 	.word	0x00000000
 8001a8c:	4065f000 	.word	0x4065f000
 8001a90:	9999999a 	.word	0x9999999a
 8001a94:	3fb99999 	.word	0x3fb99999
 8001a98:	200003b4 	.word	0x200003b4
 8001a9c:	20000448 	.word	0x20000448
 8001aa0:	200003fc 	.word	0x200003fc
 8001aa4:	20000444 	.word	0x20000444
 8001aa8:	20000446 	.word	0x20000446
 8001aac:	2000044a 	.word	0x2000044a
 8001ab0:	2000044c 	.word	0x2000044c
 8001ab4:	2000044e 	.word	0x2000044e

08001ab8 <HAL_TIM_PeriodElapsedCallback>:
/* 1 ms interrupt
 * HLCK 96 MHz
 * APB1 48 MHz
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	CAN_interrupt();
 8001ac0:	f000 fb36 	bl	8002130 <CAN_interrupt>
}
 8001ac4:	bf00      	nop
 8001ac6:	3708      	adds	r7, #8
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001acc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ace:	b089      	sub	sp, #36	@ 0x24
 8001ad0:	af06      	add	r7, sp, #24
 8001ad2:	6078      	str	r0, [r7, #4]
    CAN_RX(hcan1);
 8001ad4:	4e0f      	ldr	r6, [pc, #60]	@ (8001b14 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001ad6:	466d      	mov	r5, sp
 8001ad8:	f106 0410 	add.w	r4, r6, #16
 8001adc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ade:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ae0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ae4:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ae8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001aec:	f000 fd96 	bl	800261c <CAN_RX>
    CAN_RX_IVT(hcan2);
 8001af0:	4e09      	ldr	r6, [pc, #36]	@ (8001b18 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001af2:	466d      	mov	r5, sp
 8001af4:	f106 0410 	add.w	r4, r6, #16
 8001af8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001afa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001afc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b00:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b04:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b08:	f000 fe26 	bl	8002758 <CAN_RX_IVT>
}
 8001b0c:	bf00      	nop
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b14:	200009f8 	.word	0x200009f8
 8001b18:	20000a20 	.word	0x20000a20
 8001b1c:	00000000 	.word	0x00000000

08001b20 <HAL_TIM_IC_CaptureCallback>:


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b20:	b5b0      	push	{r4, r5, r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // If the interrupt is triggered by channel 1
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	7f1b      	ldrb	r3, [r3, #28]
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d136      	bne.n	8001b9e <HAL_TIM_IC_CaptureCallback+0x7e>
	{
		// Read the IC value
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001b30:	2104      	movs	r1, #4
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f006 fc8c 	bl	8008450 <HAL_TIM_ReadCapturedValue>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	4a2f      	ldr	r2, [pc, #188]	@ (8001bf8 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001b3c:	6013      	str	r3, [r2, #0]

		if (ICValue != 0)
 8001b3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001bf8 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d02b      	beq.n	8001b9e <HAL_TIM_IC_CaptureCallback+0x7e>
		{
			// calculate the Duty Cycle
			Duty = 100 - (HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) * 100.0)/ICValue;
 8001b46:	2100      	movs	r1, #0
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f006 fc81 	bl	8008450 <HAL_TIM_ReadCapturedValue>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7fe fc83 	bl	800045c <__aeabi_ui2d>
 8001b56:	f04f 0200 	mov.w	r2, #0
 8001b5a:	4b28      	ldr	r3, [pc, #160]	@ (8001bfc <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001b5c:	f7fe fcf8 	bl	8000550 <__aeabi_dmul>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4614      	mov	r4, r2
 8001b66:	461d      	mov	r5, r3
 8001b68:	4b23      	ldr	r3, [pc, #140]	@ (8001bf8 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7fe fc75 	bl	800045c <__aeabi_ui2d>
 8001b72:	4602      	mov	r2, r0
 8001b74:	460b      	mov	r3, r1
 8001b76:	4620      	mov	r0, r4
 8001b78:	4629      	mov	r1, r5
 8001b7a:	f7fe fe13 	bl	80007a4 <__aeabi_ddiv>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	f04f 0000 	mov.w	r0, #0
 8001b86:	491d      	ldr	r1, [pc, #116]	@ (8001bfc <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001b88:	f7fe fb2a 	bl	80001e0 <__aeabi_dsub>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4610      	mov	r0, r2
 8001b92:	4619      	mov	r1, r3
 8001b94:	f7fe ffd4 	bl	8000b40 <__aeabi_d2f>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	4a19      	ldr	r2, [pc, #100]	@ (8001c00 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8001b9c:	6013      	str	r3, [r2, #0]

		}
	}

	imdStatValue = (90.0*1200)/(Duty-5.0) - 1200;		//R_F = (90% * 1200kOhm)/(duty[%] - 5%) - 1200kOhm
 8001b9e:	4b18      	ldr	r3, [pc, #96]	@ (8001c00 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7fe fc7c 	bl	80004a0 <__aeabi_f2d>
 8001ba8:	f04f 0200 	mov.w	r2, #0
 8001bac:	4b15      	ldr	r3, [pc, #84]	@ (8001c04 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8001bae:	f7fe fb17 	bl	80001e0 <__aeabi_dsub>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	a10e      	add	r1, pc, #56	@ (adr r1, 8001bf0 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001bb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001bbc:	f7fe fdf2 	bl	80007a4 <__aeabi_ddiv>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4610      	mov	r0, r2
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	4b0e      	ldr	r3, [pc, #56]	@ (8001c08 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8001bce:	f7fe fb07 	bl	80001e0 <__aeabi_dsub>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	4610      	mov	r0, r2
 8001bd8:	4619      	mov	r1, r3
 8001bda:	f7fe ff91 	bl	8000b00 <__aeabi_d2uiz>
 8001bde:	4603      	mov	r3, r0
 8001be0:	b29a      	uxth	r2, r3
 8001be2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <HAL_TIM_IC_CaptureCallback+0xec>)
 8001be4:	801a      	strh	r2, [r3, #0]
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bdb0      	pop	{r4, r5, r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	00000000 	.word	0x00000000
 8001bf4:	40fa5e00 	.word	0x40fa5e00
 8001bf8:	20000458 	.word	0x20000458
 8001bfc:	40590000 	.word	0x40590000
 8001c00:	2000045c 	.word	0x2000045c
 8001c04:	40140000 	.word	0x40140000
 8001c08:	4092c000 	.word	0x4092c000
 8001c0c:	20000460 	.word	0x20000460

08001c10 <BMS_init>:

void BMS_init()
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
	LTC6811_initialize();
 8001c14:	f7ff f98e 	bl	8000f34 <LTC6811_initialize>
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <BMS>:

void BMS()		// Battery Management System function for main loop.
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
	uint8_t pec = 0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	713b      	strb	r3, [r7, #4]
	static uint8_t selTemp = 0;
	//uint16_t VOV = MAX_VOLTAGE/16;					// Formeln aus Datenblatt S.65
	//uint16_t VUV = (MIN_VOLTAGE/16)-1;

	//precharge = 1 when complete and 0 when still charging
	precharge = ADC_TS_Voltage(MAX_TS_VOLTAGE, MIN_TS_VOLTAGE);
 8001c26:	f240 1157 	movw	r1, #343	@ 0x157
 8001c2a:	f240 202a 	movw	r0, #554	@ 0x22a
 8001c2e:	f7ff fe83 	bl	8001938 <ADC_TS_Voltage>
 8001c32:	4603      	mov	r3, r0
 8001c34:	461a      	mov	r2, r3
 8001c36:	4b88      	ldr	r3, [pc, #544]	@ (8001e58 <BMS+0x23c>)
 8001c38:	701a      	strb	r2, [r3, #0]

	for (uint8_t i = 0; i < NUM_STACK; i++)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	71fb      	strb	r3, [r7, #7]
 8001c3e:	e0bc      	b.n	8001dba <BMS+0x19e>
		cfg[i][4] = 0x00 | OV_flag[i];
		cfg[i][5] = 0x00 | (OV_flag[i]>>8);

*/
		//Balancing without flags
		cfg[i][0] = 0x3C | ((selTemp << 6) & 0xC0);		//cfg : Databytes in config register of the LTC6811
 8001c40:	4b86      	ldr	r3, [pc, #536]	@ (8001e5c <BMS+0x240>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	019b      	lsls	r3, r3, #6
 8001c46:	b25b      	sxtb	r3, r3
 8001c48:	f043 033c 	orr.w	r3, r3, #60	@ 0x3c
 8001c4c:	b25b      	sxtb	r3, r3
 8001c4e:	79fa      	ldrb	r2, [r7, #7]
 8001c50:	b2d8      	uxtb	r0, r3
 8001c52:	4983      	ldr	r1, [pc, #524]	@ (8001e60 <BMS+0x244>)
 8001c54:	4613      	mov	r3, r2
 8001c56:	005b      	lsls	r3, r3, #1
 8001c58:	4413      	add	r3, r2
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	440b      	add	r3, r1
 8001c5e:	4602      	mov	r2, r0
 8001c60:	701a      	strb	r2, [r3, #0]
		cfg[i][1] = 0x00;
 8001c62:	79fa      	ldrb	r2, [r7, #7]
 8001c64:	497e      	ldr	r1, [pc, #504]	@ (8001e60 <BMS+0x244>)
 8001c66:	4613      	mov	r3, r2
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	4413      	add	r3, r2
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	440b      	add	r3, r1
 8001c70:	3301      	adds	r3, #1
 8001c72:	2200      	movs	r2, #0
 8001c74:	701a      	strb	r2, [r3, #0]
		cfg[i][2] = 0x00;
 8001c76:	79fa      	ldrb	r2, [r7, #7]
 8001c78:	4979      	ldr	r1, [pc, #484]	@ (8001e60 <BMS+0x244>)
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	4413      	add	r3, r2
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	440b      	add	r3, r1
 8001c84:	3302      	adds	r3, #2
 8001c86:	2200      	movs	r2, #0
 8001c88:	701a      	strb	r2, [r3, #0]
		cfg[i][3] = 0x00;
 8001c8a:	79fa      	ldrb	r2, [r7, #7]
 8001c8c:	4974      	ldr	r1, [pc, #464]	@ (8001e60 <BMS+0x244>)
 8001c8e:	4613      	mov	r3, r2
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4413      	add	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	440b      	add	r3, r1
 8001c98:	3303      	adds	r3, #3
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	701a      	strb	r2, [r3, #0]
		cfg[i][4] = 0x00;
 8001c9e:	79fa      	ldrb	r2, [r7, #7]
 8001ca0:	496f      	ldr	r1, [pc, #444]	@ (8001e60 <BMS+0x244>)
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	4413      	add	r3, r2
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	440b      	add	r3, r1
 8001cac:	3304      	adds	r3, #4
 8001cae:	2200      	movs	r2, #0
 8001cb0:	701a      	strb	r2, [r3, #0]
		cfg[i][5] = 0x00;
 8001cb2:	79fa      	ldrb	r2, [r7, #7]
 8001cb4:	496a      	ldr	r1, [pc, #424]	@ (8001e60 <BMS+0x244>)
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	4413      	add	r3, r2
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	440b      	add	r3, r1
 8001cc0:	3305      	adds	r3, #5
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	701a      	strb	r2, [r3, #0]

		if(charging == 1)
 8001cc6:	4b67      	ldr	r3, [pc, #412]	@ (8001e64 <BMS+0x248>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d172      	bne.n	8001db4 <BMS+0x198>
		{
			if(selTemp < 3)
 8001cce:	4b63      	ldr	r3, [pc, #396]	@ (8001e5c <BMS+0x240>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d86e      	bhi.n	8001db4 <BMS+0x198>
			{
				for(uint8_t j = 0; j < 8; j++)
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	71bb      	strb	r3, [r7, #6]
 8001cda:	e030      	b.n	8001d3e <BMS+0x122>
				{
					if(cellVoltages[i * NUM_STACK + j] - MAX_VOLTAGE > balanceMargin)cfg[i][4] |= 1 << j;
 8001cdc:	79fa      	ldrb	r2, [r7, #7]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	4413      	add	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	79bb      	ldrb	r3, [r7, #6]
 8001cea:	4413      	add	r3, r2
 8001cec:	4a5e      	ldr	r2, [pc, #376]	@ (8001e68 <BMS+0x24c>)
 8001cee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001cf2:	f5a3 4324 	sub.w	r3, r3, #41984	@ 0xa400
 8001cf6:	3b10      	subs	r3, #16
 8001cf8:	4a5c      	ldr	r2, [pc, #368]	@ (8001e6c <BMS+0x250>)
 8001cfa:	8812      	ldrh	r2, [r2, #0]
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	dd1b      	ble.n	8001d38 <BMS+0x11c>
 8001d00:	79fa      	ldrb	r2, [r7, #7]
 8001d02:	4957      	ldr	r1, [pc, #348]	@ (8001e60 <BMS+0x244>)
 8001d04:	4613      	mov	r3, r2
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	4413      	add	r3, r2
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	440b      	add	r3, r1
 8001d0e:	3304      	adds	r3, #4
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	b25a      	sxtb	r2, r3
 8001d14:	79bb      	ldrb	r3, [r7, #6]
 8001d16:	2101      	movs	r1, #1
 8001d18:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1c:	b25b      	sxtb	r3, r3
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	b25b      	sxtb	r3, r3
 8001d22:	79fa      	ldrb	r2, [r7, #7]
 8001d24:	b2d8      	uxtb	r0, r3
 8001d26:	494e      	ldr	r1, [pc, #312]	@ (8001e60 <BMS+0x244>)
 8001d28:	4613      	mov	r3, r2
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	4413      	add	r3, r2
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	440b      	add	r3, r1
 8001d32:	3304      	adds	r3, #4
 8001d34:	4602      	mov	r2, r0
 8001d36:	701a      	strb	r2, [r3, #0]
				for(uint8_t j = 0; j < 8; j++)
 8001d38:	79bb      	ldrb	r3, [r7, #6]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	71bb      	strb	r3, [r7, #6]
 8001d3e:	79bb      	ldrb	r3, [r7, #6]
 8001d40:	2b07      	cmp	r3, #7
 8001d42:	d9cb      	bls.n	8001cdc <BMS+0xc0>
				}
				for(uint8_t j = 0; j < 3; j++)
 8001d44:	2300      	movs	r3, #0
 8001d46:	717b      	strb	r3, [r7, #5]
 8001d48:	e031      	b.n	8001dae <BMS+0x192>
				{
					if(cellVoltages[i * NUM_STACK + j + 8] - MAX_VOLTAGE > balanceMargin)cfg[i][5] |= 1 << j;
 8001d4a:	79fa      	ldrb	r2, [r7, #7]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	4413      	add	r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	461a      	mov	r2, r3
 8001d56:	797b      	ldrb	r3, [r7, #5]
 8001d58:	4413      	add	r3, r2
 8001d5a:	3308      	adds	r3, #8
 8001d5c:	4a42      	ldr	r2, [pc, #264]	@ (8001e68 <BMS+0x24c>)
 8001d5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d62:	f5a3 4324 	sub.w	r3, r3, #41984	@ 0xa400
 8001d66:	3b10      	subs	r3, #16
 8001d68:	4a40      	ldr	r2, [pc, #256]	@ (8001e6c <BMS+0x250>)
 8001d6a:	8812      	ldrh	r2, [r2, #0]
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	dd1b      	ble.n	8001da8 <BMS+0x18c>
 8001d70:	79fa      	ldrb	r2, [r7, #7]
 8001d72:	493b      	ldr	r1, [pc, #236]	@ (8001e60 <BMS+0x244>)
 8001d74:	4613      	mov	r3, r2
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	4413      	add	r3, r2
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	440b      	add	r3, r1
 8001d7e:	3305      	adds	r3, #5
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	b25a      	sxtb	r2, r3
 8001d84:	797b      	ldrb	r3, [r7, #5]
 8001d86:	2101      	movs	r1, #1
 8001d88:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8c:	b25b      	sxtb	r3, r3
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	b25b      	sxtb	r3, r3
 8001d92:	79fa      	ldrb	r2, [r7, #7]
 8001d94:	b2d8      	uxtb	r0, r3
 8001d96:	4932      	ldr	r1, [pc, #200]	@ (8001e60 <BMS+0x244>)
 8001d98:	4613      	mov	r3, r2
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	4413      	add	r3, r2
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	440b      	add	r3, r1
 8001da2:	3305      	adds	r3, #5
 8001da4:	4602      	mov	r2, r0
 8001da6:	701a      	strb	r2, [r3, #0]
				for(uint8_t j = 0; j < 3; j++)
 8001da8:	797b      	ldrb	r3, [r7, #5]
 8001daa:	3301      	adds	r3, #1
 8001dac:	717b      	strb	r3, [r7, #5]
 8001dae:	797b      	ldrb	r3, [r7, #5]
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d9ca      	bls.n	8001d4a <BMS+0x12e>
	for (uint8_t i = 0; i < NUM_STACK; i++)
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	3301      	adds	r3, #1
 8001db8:	71fb      	strb	r3, [r7, #7]
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	2b0b      	cmp	r3, #11
 8001dbe:	f67f af3f 	bls.w	8001c40 <BMS+0x24>
	/*
	LTC6811_clrstat();
	HAL_Delay(3);
*/

	LTC6811_wrcfg((uint8_t(*)[6])cfg);		// Write config
 8001dc2:	4827      	ldr	r0, [pc, #156]	@ (8001e60 <BMS+0x244>)
 8001dc4:	f7ff f9b2 	bl	800112c <LTC6811_wrcfg>
	HAL_Delay(3);
 8001dc8:	2003      	movs	r0, #3
 8001dca:	f001 fc7d 	bl	80036c8 <HAL_Delay>

	//wakeup_idle();									// read config
	//LTC6811_rdcfg();
	//HAL_Delay(3);

	LTC6811_adcv();										// measure voltages
 8001dce:	f7ff f929 	bl	8001024 <LTC6811_adcv>
	HAL_Delay(3);
 8001dd2:	2003      	movs	r0, #3
 8001dd4:	f001 fc78 	bl	80036c8 <HAL_Delay>

	pec += LTC6811_rdcv(0, (uint16_t(*)[12])cellVoltages);	//read voltages
 8001dd8:	4923      	ldr	r1, [pc, #140]	@ (8001e68 <BMS+0x24c>)
 8001dda:	2000      	movs	r0, #0
 8001ddc:	f7ff fa68 	bl	80012b0 <LTC6811_rdcv>
 8001de0:	4603      	mov	r3, r0
 8001de2:	461a      	mov	r2, r3
 8001de4:	793b      	ldrb	r3, [r7, #4]
 8001de6:	4413      	add	r3, r2
 8001de8:	713b      	strb	r3, [r7, #4]
	HAL_Delay(3);
 8001dea:	2003      	movs	r0, #3
 8001dec:	f001 fc6c 	bl	80036c8 <HAL_Delay>

	LTC6811_adax();										// measure 3 celltemp
 8001df0:	f7ff f95a 	bl	80010a8 <LTC6811_adax>
	HAL_Delay(3);
 8001df4:	2003      	movs	r0, #3
 8001df6:	f001 fc67 	bl	80036c8 <HAL_Delay>

	pec += LTC6811_rdaux(0, (uint16_t(*)[6])slaveGPIOs);	// read celltemp
 8001dfa:	491d      	ldr	r1, [pc, #116]	@ (8001e70 <BMS+0x254>)
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	f7ff fb5b 	bl	80014b8 <LTC6811_rdaux>
 8001e02:	4603      	mov	r3, r0
 8001e04:	b2da      	uxtb	r2, r3
 8001e06:	793b      	ldrb	r3, [r7, #4]
 8001e08:	4413      	add	r3, r2
 8001e0a:	713b      	strb	r3, [r7, #4]
	HAL_Delay(3);
 8001e0c:	2003      	movs	r0, #3
 8001e0e:	f001 fc5b 	bl	80036c8 <HAL_Delay>

	//pec += LTC6811_rdstatb(NUM_STACK, OV_flag, UV_flag, r_statb);
	//HAL_Delay(3);


	convertVoltage();
 8001e12:	f000 f82f 	bl	8001e74 <convertVoltage>

	convertTemperature(selTemp);
 8001e16:	4b11      	ldr	r3, [pc, #68]	@ (8001e5c <BMS+0x240>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f000 f9f6 	bl	800220c <convertTemperature>

	checkIMD();
 8001e20:	f000 fb18 	bl	8002454 <checkIMD>

	wakeup_idle();
	LTC6811_rdstat();
*/

	if (selTemp < 3)		// Variable for cycling the multiplexers for temp measurement.
 8001e24:	4b0d      	ldr	r3, [pc, #52]	@ (8001e5c <BMS+0x240>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d806      	bhi.n	8001e3a <BMS+0x21e>
	{
		selTemp++;
 8001e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e5c <BMS+0x240>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	3301      	adds	r3, #1
 8001e32:	b2da      	uxtb	r2, r3
 8001e34:	4b09      	ldr	r3, [pc, #36]	@ (8001e5c <BMS+0x240>)
 8001e36:	701a      	strb	r2, [r3, #0]
 8001e38:	e002      	b.n	8001e40 <BMS+0x224>
	}
	else
		selTemp = 0;
 8001e3a:	4b08      	ldr	r3, [pc, #32]	@ (8001e5c <BMS+0x240>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	701a      	strb	r2, [r3, #0]

	can_put_data();
 8001e40:	f000 fc3e 	bl	80026c0 <can_put_data>

	send_usb();
 8001e44:	f000 fb58 	bl	80024f8 <send_usb>

	HAL_Delay(100);
 8001e48:	2064      	movs	r0, #100	@ 0x64
 8001e4a:	f001 fc3d 	bl	80036c8 <HAL_Delay>
}
 8001e4e:	bf00      	nop
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	2000044f 	.word	0x2000044f
 8001e5c:	200009e0 	.word	0x200009e0
 8001e60:	20000584 	.word	0x20000584
 8001e64:	200009f4 	.word	0x200009f4
 8001e68:	20000464 	.word	0x20000464
 8001e6c:	20000000 	.word	0x20000000
 8001e70:	200005cc 	.word	0x200005cc

08001e74 <convertVoltage>:

void convertVoltage()		//convert and sort Voltages
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
	uint8_t volt_error_set = 0;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	71fb      	strb	r3, [r7, #7]
	ts_volt_can = 0;
 8001e7e:	4b6b      	ldr	r3, [pc, #428]	@ (800202c <convertVoltage+0x1b8>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < NUM_CELLS; i++)
 8001e84:	2300      	movs	r3, #0
 8001e86:	71bb      	strb	r3, [r7, #6]
 8001e88:	e048      	b.n	8001f1c <convertVoltage+0xa8>
	{
		usb_voltages[i] = cellVoltages[i]/1000;
 8001e8a:	79bb      	ldrb	r3, [r7, #6]
 8001e8c:	4a68      	ldr	r2, [pc, #416]	@ (8002030 <convertVoltage+0x1bc>)
 8001e8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e92:	4a68      	ldr	r2, [pc, #416]	@ (8002034 <convertVoltage+0x1c0>)
 8001e94:	fba2 2303 	umull	r2, r3, r2, r3
 8001e98:	099b      	lsrs	r3, r3, #6
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	79bb      	ldrb	r3, [r7, #6]
 8001e9e:	b2d1      	uxtb	r1, r2
 8001ea0:	4a65      	ldr	r2, [pc, #404]	@ (8002038 <convertVoltage+0x1c4>)
 8001ea2:	54d1      	strb	r1, [r2, r3]
		if(((cellVoltages[i] < MIN_VOLTAGE || cellVoltages[i] > MAX_VOLTAGE) && (i+1)%12 != 0) && volt_error_set == 0)
 8001ea4:	79bb      	ldrb	r3, [r7, #6]
 8001ea6:	4a62      	ldr	r2, [pc, #392]	@ (8002030 <convertVoltage+0x1bc>)
 8001ea8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001eac:	f246 528f 	movw	r2, #25999	@ 0x658f
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d907      	bls.n	8001ec4 <convertVoltage+0x50>
 8001eb4:	79bb      	ldrb	r3, [r7, #6]
 8001eb6:	4a5e      	ldr	r2, [pc, #376]	@ (8002030 <convertVoltage+0x1bc>)
 8001eb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ebc:	f24a 4210 	movw	r2, #42000	@ 0xa410
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d919      	bls.n	8001ef8 <convertVoltage+0x84>
 8001ec4:	79bb      	ldrb	r3, [r7, #6]
 8001ec6:	1c59      	adds	r1, r3, #1
 8001ec8:	4b5c      	ldr	r3, [pc, #368]	@ (800203c <convertVoltage+0x1c8>)
 8001eca:	fb83 2301 	smull	r2, r3, r3, r1
 8001ece:	105a      	asrs	r2, r3, #1
 8001ed0:	17cb      	asrs	r3, r1, #31
 8001ed2:	1ad2      	subs	r2, r2, r3
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	4413      	add	r3, r2
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	1aca      	subs	r2, r1, r3
 8001ede:	2a00      	cmp	r2, #0
 8001ee0:	d00a      	beq.n	8001ef8 <convertVoltage+0x84>
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d107      	bne.n	8001ef8 <convertVoltage+0x84>
		{
			volt_error_set = 1;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	71fb      	strb	r3, [r7, #7]
			volt_stamp++;
 8001eec:	4b54      	ldr	r3, [pc, #336]	@ (8002040 <convertVoltage+0x1cc>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	4b52      	ldr	r3, [pc, #328]	@ (8002040 <convertVoltage+0x1cc>)
 8001ef6:	701a      	strb	r2, [r3, #0]
		}
		ts_volt_can = ts_volt_can + cellVoltages[i]/100;
 8001ef8:	79bb      	ldrb	r3, [r7, #6]
 8001efa:	4a4d      	ldr	r2, [pc, #308]	@ (8002030 <convertVoltage+0x1bc>)
 8001efc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f00:	4a50      	ldr	r2, [pc, #320]	@ (8002044 <convertVoltage+0x1d0>)
 8001f02:	fba2 2303 	umull	r2, r3, r2, r3
 8001f06:	095b      	lsrs	r3, r3, #5
 8001f08:	b29a      	uxth	r2, r3
 8001f0a:	4b48      	ldr	r3, [pc, #288]	@ (800202c <convertVoltage+0x1b8>)
 8001f0c:	881b      	ldrh	r3, [r3, #0]
 8001f0e:	4413      	add	r3, r2
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	4b46      	ldr	r3, [pc, #280]	@ (800202c <convertVoltage+0x1b8>)
 8001f14:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < NUM_CELLS; i++)
 8001f16:	79bb      	ldrb	r3, [r7, #6]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	71bb      	strb	r3, [r7, #6]
 8001f1c:	79bb      	ldrb	r3, [r7, #6]
 8001f1e:	2b8f      	cmp	r3, #143	@ 0x8f
 8001f20:	d9b3      	bls.n	8001e8a <convertVoltage+0x16>
	}

	if(volt_error_set == 0)
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d102      	bne.n	8001f2e <convertVoltage+0xba>
	{
		volt_stamp = 0;
 8001f28:	4b45      	ldr	r3, [pc, #276]	@ (8002040 <convertVoltage+0x1cc>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	701a      	strb	r2, [r3, #0]
	}

	if(volt_stamp > error_max)
 8001f2e:	4b44      	ldr	r3, [pc, #272]	@ (8002040 <convertVoltage+0x1cc>)
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2b05      	cmp	r3, #5
 8001f34:	d919      	bls.n	8001f6a <convertVoltage+0xf6>
	{
		AMS_ERROR = 1;
 8001f36:	4b44      	ldr	r3, [pc, #272]	@ (8002048 <convertVoltage+0x1d4>)
 8001f38:	2201      	movs	r2, #1
 8001f3a:	701a      	strb	r2, [r3, #0]
		ts_on = 0;
 8001f3c:	4b43      	ldr	r3, [pc, #268]	@ (800204c <convertVoltage+0x1d8>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	701a      	strb	r2, [r3, #0]
		ts_start = 0;
 8001f42:	4b43      	ldr	r3, [pc, #268]	@ (8002050 <convertVoltage+0x1dc>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f4e:	4841      	ldr	r0, [pc, #260]	@ (8002054 <convertVoltage+0x1e0>)
 8001f50:	f003 f8d5 	bl	80050fe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIR_P_SW_GPIO_Port, AIR_P_SW_Pin, GPIO_PIN_RESET);
 8001f54:	2200      	movs	r2, #0
 8001f56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f5a:	483f      	ldr	r0, [pc, #252]	@ (8002058 <convertVoltage+0x1e4>)
 8001f5c:	f003 f8cf 	bl	80050fe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, SC_OPEN_Pin, GPIO_PIN_RESET);
 8001f60:	2200      	movs	r2, #0
 8001f62:	2180      	movs	r1, #128	@ 0x80
 8001f64:	483d      	ldr	r0, [pc, #244]	@ (800205c <convertVoltage+0x1e8>)
 8001f66:	f003 f8ca 	bl	80050fe <HAL_GPIO_WritePin>
	}


	uint16_t cell_max = cellVoltages[0];
 8001f6a:	4b31      	ldr	r3, [pc, #196]	@ (8002030 <convertVoltage+0x1bc>)
 8001f6c:	881b      	ldrh	r3, [r3, #0]
 8001f6e:	80bb      	strh	r3, [r7, #4]
	uint16_t cell_min = cellVoltages[0];
 8001f70:	4b2f      	ldr	r3, [pc, #188]	@ (8002030 <convertVoltage+0x1bc>)
 8001f72:	881b      	ldrh	r3, [r3, #0]
 8001f74:	807b      	strh	r3, [r7, #2]
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001f76:	2300      	movs	r3, #0
 8001f78:	707b      	strb	r3, [r7, #1]
 8001f7a:	e03c      	b.n	8001ff6 <convertVoltage+0x182>
	{
		for(uint8_t i = 0; i < NUM_CELLS_STACK; i++)
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	703b      	strb	r3, [r7, #0]
 8001f80:	e033      	b.n	8001fea <convertVoltage+0x176>
		{
			if(cellVoltages[i + k * 12] > cell_max) cell_max = cellVoltages[i + k * 12];
 8001f82:	7839      	ldrb	r1, [r7, #0]
 8001f84:	787a      	ldrb	r2, [r7, #1]
 8001f86:	4613      	mov	r3, r2
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	4413      	add	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	440b      	add	r3, r1
 8001f90:	4a27      	ldr	r2, [pc, #156]	@ (8002030 <convertVoltage+0x1bc>)
 8001f92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f96:	88ba      	ldrh	r2, [r7, #4]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d20b      	bcs.n	8001fb4 <convertVoltage+0x140>
 8001f9c:	7839      	ldrb	r1, [r7, #0]
 8001f9e:	787a      	ldrb	r2, [r7, #1]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	4413      	add	r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	440b      	add	r3, r1
 8001faa:	4a21      	ldr	r2, [pc, #132]	@ (8002030 <convertVoltage+0x1bc>)
 8001fac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fb0:	80bb      	strh	r3, [r7, #4]
 8001fb2:	e017      	b.n	8001fe4 <convertVoltage+0x170>
			else if(cellVoltages[i + k * 12] < cell_min) cell_min = cellVoltages[i + k * 12];
 8001fb4:	7839      	ldrb	r1, [r7, #0]
 8001fb6:	787a      	ldrb	r2, [r7, #1]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	4413      	add	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	4a1b      	ldr	r2, [pc, #108]	@ (8002030 <convertVoltage+0x1bc>)
 8001fc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fc8:	887a      	ldrh	r2, [r7, #2]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d90a      	bls.n	8001fe4 <convertVoltage+0x170>
 8001fce:	7839      	ldrb	r1, [r7, #0]
 8001fd0:	787a      	ldrb	r2, [r7, #1]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	4413      	add	r3, r2
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	440b      	add	r3, r1
 8001fdc:	4a14      	ldr	r2, [pc, #80]	@ (8002030 <convertVoltage+0x1bc>)
 8001fde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fe2:	807b      	strh	r3, [r7, #2]
		for(uint8_t i = 0; i < NUM_CELLS_STACK; i++)
 8001fe4:	783b      	ldrb	r3, [r7, #0]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	703b      	strb	r3, [r7, #0]
 8001fea:	783b      	ldrb	r3, [r7, #0]
 8001fec:	2b0b      	cmp	r3, #11
 8001fee:	d9c8      	bls.n	8001f82 <convertVoltage+0x10e>
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001ff0:	787b      	ldrb	r3, [r7, #1]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	707b      	strb	r3, [r7, #1]
 8001ff6:	787b      	ldrb	r3, [r7, #1]
 8001ff8:	2b0b      	cmp	r3, #11
 8001ffa:	d9bf      	bls.n	8001f7c <convertVoltage+0x108>
		}
	}

	AMS1_databytes[0] = cell_min;
 8001ffc:	887b      	ldrh	r3, [r7, #2]
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	4b17      	ldr	r3, [pc, #92]	@ (8002060 <convertVoltage+0x1ec>)
 8002002:	701a      	strb	r2, [r3, #0]
	AMS1_databytes[1] = (cell_min >> 8);
 8002004:	887b      	ldrh	r3, [r7, #2]
 8002006:	0a1b      	lsrs	r3, r3, #8
 8002008:	b29b      	uxth	r3, r3
 800200a:	b2da      	uxtb	r2, r3
 800200c:	4b14      	ldr	r3, [pc, #80]	@ (8002060 <convertVoltage+0x1ec>)
 800200e:	705a      	strb	r2, [r3, #1]
	AMS1_databytes[2] = cell_max;
 8002010:	88bb      	ldrh	r3, [r7, #4]
 8002012:	b2da      	uxtb	r2, r3
 8002014:	4b12      	ldr	r3, [pc, #72]	@ (8002060 <convertVoltage+0x1ec>)
 8002016:	709a      	strb	r2, [r3, #2]
	AMS1_databytes[3] = (cell_max >> 8);
 8002018:	88bb      	ldrh	r3, [r7, #4]
 800201a:	0a1b      	lsrs	r3, r3, #8
 800201c:	b29b      	uxth	r3, r3
 800201e:	b2da      	uxtb	r2, r3
 8002020:	4b0f      	ldr	r3, [pc, #60]	@ (8002060 <convertVoltage+0x1ec>)
 8002022:	70da      	strb	r2, [r3, #3]
}
 8002024:	bf00      	nop
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	20000450 	.word	0x20000450
 8002030:	20000464 	.word	0x20000464
 8002034:	10624dd3 	.word	0x10624dd3
 8002038:	200008a0 	.word	0x200008a0
 800203c:	2aaaaaab 	.word	0x2aaaaaab
 8002040:	20000452 	.word	0x20000452
 8002044:	51eb851f 	.word	0x51eb851f
 8002048:	20000456 	.word	0x20000456
 800204c:	200009f2 	.word	0x200009f2
 8002050:	200009f3 	.word	0x200009f3
 8002054:	40020400 	.word	0x40020400
 8002058:	40020800 	.word	0x40020800
 800205c:	40020000 	.word	0x40020000
 8002060:	200009c8 	.word	0x200009c8
 8002064:	00000000 	.word	0x00000000

08002068 <calculateTemperature>:


uint16_t calculateTemperature(uint16_t voltageCode, uint16_t referenceCode)		//convert temp
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	460a      	mov	r2, r1
 8002072:	80fb      	strh	r3, [r7, #6]
 8002074:	4613      	mov	r3, r2
 8002076:	80bb      	strh	r3, [r7, #4]
	if(referenceCode - voltageCode != 0)
 8002078:	88ba      	ldrh	r2, [r7, #4]
 800207a:	88fb      	ldrh	r3, [r7, #6]
 800207c:	429a      	cmp	r2, r3
 800207e:	d03e      	beq.n	80020fe <calculateTemperature+0x96>
	{
		uint32_t convert_R = (voltageCode * 100000)/(referenceCode - voltageCode);
 8002080:	88fb      	ldrh	r3, [r7, #6]
 8002082:	4a29      	ldr	r2, [pc, #164]	@ (8002128 <calculateTemperature+0xc0>)
 8002084:	fb03 f202 	mul.w	r2, r3, r2
 8002088:	88b9      	ldrh	r1, [r7, #4]
 800208a:	88fb      	ldrh	r3, [r7, #6]
 800208c:	1acb      	subs	r3, r1, r3
 800208e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002092:	60fb      	str	r3, [r7, #12]
		return 1000.0 / ((1.0 / 298.15) - (log(10000.0 / convert_R) / 3435.0)) - 273150.0;
 8002094:	68f8      	ldr	r0, [r7, #12]
 8002096:	f7fe f9e1 	bl	800045c <__aeabi_ui2d>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	a11a      	add	r1, pc, #104	@ (adr r1, 8002108 <calculateTemperature+0xa0>)
 80020a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80020a4:	f7fe fb7e 	bl	80007a4 <__aeabi_ddiv>
 80020a8:	4602      	mov	r2, r0
 80020aa:	460b      	mov	r3, r1
 80020ac:	4610      	mov	r0, r2
 80020ae:	4619      	mov	r1, r3
 80020b0:	f00c fe1a 	bl	800ece8 <log>
 80020b4:	a316      	add	r3, pc, #88	@ (adr r3, 8002110 <calculateTemperature+0xa8>)
 80020b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ba:	f7fe fb73 	bl	80007a4 <__aeabi_ddiv>
 80020be:	4602      	mov	r2, r0
 80020c0:	460b      	mov	r3, r1
 80020c2:	a115      	add	r1, pc, #84	@ (adr r1, 8002118 <calculateTemperature+0xb0>)
 80020c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80020c8:	f7fe f88a 	bl	80001e0 <__aeabi_dsub>
 80020cc:	4602      	mov	r2, r0
 80020ce:	460b      	mov	r3, r1
 80020d0:	f04f 0000 	mov.w	r0, #0
 80020d4:	4915      	ldr	r1, [pc, #84]	@ (800212c <calculateTemperature+0xc4>)
 80020d6:	f7fe fb65 	bl	80007a4 <__aeabi_ddiv>
 80020da:	4602      	mov	r2, r0
 80020dc:	460b      	mov	r3, r1
 80020de:	4610      	mov	r0, r2
 80020e0:	4619      	mov	r1, r3
 80020e2:	a30f      	add	r3, pc, #60	@ (adr r3, 8002120 <calculateTemperature+0xb8>)
 80020e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e8:	f7fe f87a 	bl	80001e0 <__aeabi_dsub>
 80020ec:	4602      	mov	r2, r0
 80020ee:	460b      	mov	r3, r1
 80020f0:	4610      	mov	r0, r2
 80020f2:	4619      	mov	r1, r3
 80020f4:	f7fe fd04 	bl	8000b00 <__aeabi_d2uiz>
 80020f8:	4603      	mov	r3, r0
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	e000      	b.n	8002100 <calculateTemperature+0x98>
	}
	else
		return 0x00;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3710      	adds	r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	00000000 	.word	0x00000000
 800210c:	40c38800 	.word	0x40c38800
 8002110:	00000000 	.word	0x00000000
 8002114:	40aad600 	.word	0x40aad600
 8002118:	dcb5db83 	.word	0xdcb5db83
 800211c:	3f6b79e1 	.word	0x3f6b79e1
 8002120:	00000000 	.word	0x00000000
 8002124:	4110abf8 	.word	0x4110abf8
 8002128:	000186a0 	.word	0x000186a0
 800212c:	408f4000 	.word	0x408f4000

08002130 <CAN_interrupt>:

void CAN_interrupt()
{
 8002130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002134:	b086      	sub	sp, #24
 8002136:	af00      	add	r7, sp, #0

	if (HAL_GetTick()>= last20 + 20)
 8002138:	f001 fabc 	bl	80036b4 <HAL_GetTick>
 800213c:	4603      	mov	r3, r0
 800213e:	2200      	movs	r2, #0
 8002140:	613b      	str	r3, [r7, #16]
 8002142:	617a      	str	r2, [r7, #20]
 8002144:	4b2a      	ldr	r3, [pc, #168]	@ (80021f0 <CAN_interrupt+0xc0>)
 8002146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800214a:	f112 0814 	adds.w	r8, r2, #20
 800214e:	f143 0900 	adc.w	r9, r3, #0
 8002152:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002156:	4611      	mov	r1, r2
 8002158:	4541      	cmp	r1, r8
 800215a:	eb73 0309 	sbcs.w	r3, r3, r9
 800215e:	d319      	bcc.n	8002194 <CAN_interrupt+0x64>
	{

		AMS0_databytes[6] |= (precharge << 4);
 8002160:	4b24      	ldr	r3, [pc, #144]	@ (80021f4 <CAN_interrupt+0xc4>)
 8002162:	799b      	ldrb	r3, [r3, #6]
 8002164:	b25a      	sxtb	r2, r3
 8002166:	4b24      	ldr	r3, [pc, #144]	@ (80021f8 <CAN_interrupt+0xc8>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	011b      	lsls	r3, r3, #4
 800216c:	b25b      	sxtb	r3, r3
 800216e:	4313      	orrs	r3, r2
 8002170:	b25b      	sxtb	r3, r3
 8002172:	b2da      	uxtb	r2, r3
 8002174:	4b1f      	ldr	r3, [pc, #124]	@ (80021f4 <CAN_interrupt+0xc4>)
 8002176:	719a      	strb	r2, [r3, #6]

		CAN_50(AMS0_databytes);
 8002178:	481e      	ldr	r0, [pc, #120]	@ (80021f4 <CAN_interrupt+0xc4>)
 800217a:	f000 fb29 	bl	80027d0 <CAN_50>
		last20 = HAL_GetTick();
 800217e:	f001 fa99 	bl	80036b4 <HAL_GetTick>
 8002182:	4603      	mov	r3, r0
 8002184:	2200      	movs	r2, #0
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	60fa      	str	r2, [r7, #12]
 800218a:	4b19      	ldr	r3, [pc, #100]	@ (80021f0 <CAN_interrupt+0xc0>)
 800218c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002190:	e9c3 1200 	strd	r1, r2, [r3]

	}
	if (HAL_GetTick()>= last100 + 100)
 8002194:	f001 fa8e 	bl	80036b4 <HAL_GetTick>
 8002198:	4603      	mov	r3, r0
 800219a:	2200      	movs	r2, #0
 800219c:	469a      	mov	sl, r3
 800219e:	4693      	mov	fp, r2
 80021a0:	4b16      	ldr	r3, [pc, #88]	@ (80021fc <CAN_interrupt+0xcc>)
 80021a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a6:	f112 0464 	adds.w	r4, r2, #100	@ 0x64
 80021aa:	f143 0500 	adc.w	r5, r3, #0
 80021ae:	45a2      	cmp	sl, r4
 80021b0:	eb7b 0305 	sbcs.w	r3, fp, r5
 80021b4:	d316      	bcc.n	80021e4 <CAN_interrupt+0xb4>
	{
		CAN_10(AMS1_databytes);
 80021b6:	4812      	ldr	r0, [pc, #72]	@ (8002200 <CAN_interrupt+0xd0>)
 80021b8:	f000 fb5e 	bl	8002878 <CAN_10>

		HAL_GPIO_TogglePin(GPIOA, WDI_Pin);		// toggle watchdog
 80021bc:	2110      	movs	r1, #16
 80021be:	4811      	ldr	r0, [pc, #68]	@ (8002204 <CAN_interrupt+0xd4>)
 80021c0:	f002 ffb5 	bl	800512e <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOC, LED_GN_Pin);	// toggle LED
 80021c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80021c8:	480f      	ldr	r0, [pc, #60]	@ (8002208 <CAN_interrupt+0xd8>)
 80021ca:	f002 ffb0 	bl	800512e <HAL_GPIO_TogglePin>
		last100 = HAL_GetTick();
 80021ce:	f001 fa71 	bl	80036b4 <HAL_GetTick>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2200      	movs	r2, #0
 80021d6:	603b      	str	r3, [r7, #0]
 80021d8:	607a      	str	r2, [r7, #4]
 80021da:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <CAN_interrupt+0xcc>)
 80021dc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80021e0:	e9c3 1200 	strd	r1, r2, [r3]
	}
}
 80021e4:	bf00      	nop
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021ee:	bf00      	nop
 80021f0:	200009d0 	.word	0x200009d0
 80021f4:	200009c0 	.word	0x200009c0
 80021f8:	2000044f 	.word	0x2000044f
 80021fc:	200009d8 	.word	0x200009d8
 8002200:	200009c8 	.word	0x200009c8
 8002204:	40020000 	.word	0x40020000
 8002208:	40020800 	.word	0x40020800

0800220c <convertTemperature>:


void convertTemperature(uint8_t selTemp)		// sort temp
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b088      	sub	sp, #32
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
	uint8_t temp_error_set = 0;
 8002216:	2300      	movs	r3, #0
 8002218:	77fb      	strb	r3, [r7, #31]


	uint8_t indexOffset[12] = {9, 4, 11, 7, 6, 1, 0, 3, 10, 2, 5, 8};
 800221a:	4a81      	ldr	r2, [pc, #516]	@ (8002420 <convertTemperature+0x214>)
 800221c:	f107 0308 	add.w	r3, r7, #8
 8002220:	ca07      	ldmia	r2, {r0, r1, r2}
 8002222:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8002226:	2300      	movs	r3, #0
 8002228:	77bb      	strb	r3, [r7, #30]
 800222a:	e057      	b.n	80022dc <convertTemperature+0xd0>
	{
			for(uint8_t j = 0; j < 3; j++)
 800222c:	2300      	movs	r3, #0
 800222e:	777b      	strb	r3, [r7, #29]
 8002230:	e04e      	b.n	80022d0 <convertTemperature+0xc4>
			{
				uint16_t curr_temp = calculateTemperature(slaveGPIOs[j + k * 6], slaveGPIOs[5 + k * NUM_GPIO_STACK]);
 8002232:	7f79      	ldrb	r1, [r7, #29]
 8002234:	7fba      	ldrb	r2, [r7, #30]
 8002236:	4613      	mov	r3, r2
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	4413      	add	r3, r2
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	440b      	add	r3, r1
 8002240:	4a78      	ldr	r2, [pc, #480]	@ (8002424 <convertTemperature+0x218>)
 8002242:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8002246:	7fba      	ldrb	r2, [r7, #30]
 8002248:	4613      	mov	r3, r2
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	4413      	add	r3, r2
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	3305      	adds	r3, #5
 8002252:	4a74      	ldr	r2, [pc, #464]	@ (8002424 <convertTemperature+0x218>)
 8002254:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002258:	4619      	mov	r1, r3
 800225a:	f7ff ff05 	bl	8002068 <calculateTemperature>
 800225e:	4603      	mov	r3, r0
 8002260:	82bb      	strh	r3, [r7, #20]
				temperature[k * NUM_CELLS_STACK + indexOffset[j + selTemp * 3]] = curr_temp;
 8002262:	7fba      	ldrb	r2, [r7, #30]
 8002264:	4613      	mov	r3, r2
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	4413      	add	r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	4618      	mov	r0, r3
 800226e:	7f79      	ldrb	r1, [r7, #29]
 8002270:	79fa      	ldrb	r2, [r7, #7]
 8002272:	4613      	mov	r3, r2
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	4413      	add	r3, r2
 8002278:	440b      	add	r3, r1
 800227a:	3320      	adds	r3, #32
 800227c:	443b      	add	r3, r7
 800227e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002282:	4403      	add	r3, r0
 8002284:	4968      	ldr	r1, [pc, #416]	@ (8002428 <convertTemperature+0x21c>)
 8002286:	8aba      	ldrh	r2, [r7, #20]
 8002288:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]


				if((curr_temp < MIN_Temp || curr_temp > MAX_Temp) && indexOffset[j + selTemp * 3] != 11 && temp_error_set == 0)
 800228c:	8abb      	ldrh	r3, [r7, #20]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d004      	beq.n	800229c <convertTemperature+0x90>
 8002292:	8abb      	ldrh	r3, [r7, #20]
 8002294:	f24e 42f3 	movw	r2, #58611	@ 0xe4f3
 8002298:	4293      	cmp	r3, r2
 800229a:	d916      	bls.n	80022ca <convertTemperature+0xbe>
 800229c:	7f79      	ldrb	r1, [r7, #29]
 800229e:	79fa      	ldrb	r2, [r7, #7]
 80022a0:	4613      	mov	r3, r2
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	4413      	add	r3, r2
 80022a6:	440b      	add	r3, r1
 80022a8:	3320      	adds	r3, #32
 80022aa:	443b      	add	r3, r7
 80022ac:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80022b0:	2b0b      	cmp	r3, #11
 80022b2:	d00a      	beq.n	80022ca <convertTemperature+0xbe>
 80022b4:	7ffb      	ldrb	r3, [r7, #31]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d107      	bne.n	80022ca <convertTemperature+0xbe>
				{
					temp_error_set = 1;
 80022ba:	2301      	movs	r3, #1
 80022bc:	77fb      	strb	r3, [r7, #31]
					temp_stamp++;
 80022be:	4b5b      	ldr	r3, [pc, #364]	@ (800242c <convertTemperature+0x220>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	3301      	adds	r3, #1
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	4b59      	ldr	r3, [pc, #356]	@ (800242c <convertTemperature+0x220>)
 80022c8:	701a      	strb	r2, [r3, #0]
			for(uint8_t j = 0; j < 3; j++)
 80022ca:	7f7b      	ldrb	r3, [r7, #29]
 80022cc:	3301      	adds	r3, #1
 80022ce:	777b      	strb	r3, [r7, #29]
 80022d0:	7f7b      	ldrb	r3, [r7, #29]
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d9ad      	bls.n	8002232 <convertTemperature+0x26>
	for(uint8_t k = 0; k < NUM_STACK; k++)
 80022d6:	7fbb      	ldrb	r3, [r7, #30]
 80022d8:	3301      	adds	r3, #1
 80022da:	77bb      	strb	r3, [r7, #30]
 80022dc:	7fbb      	ldrb	r3, [r7, #30]
 80022de:	2b0b      	cmp	r3, #11
 80022e0:	d9a4      	bls.n	800222c <convertTemperature+0x20>
				}
			}
	}

	if(temp_error_set == 0)
 80022e2:	7ffb      	ldrb	r3, [r7, #31]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d102      	bne.n	80022ee <convertTemperature+0xe2>
	{
		temp_stamp = 0;
 80022e8:	4b50      	ldr	r3, [pc, #320]	@ (800242c <convertTemperature+0x220>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	701a      	strb	r2, [r3, #0]
	}

	if(temp_stamp > error_max)
 80022ee:	4b4f      	ldr	r3, [pc, #316]	@ (800242c <convertTemperature+0x220>)
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	2b05      	cmp	r3, #5
 80022f4:	d919      	bls.n	800232a <convertTemperature+0x11e>
	{
		AMS_ERROR = 1;
 80022f6:	4b4e      	ldr	r3, [pc, #312]	@ (8002430 <convertTemperature+0x224>)
 80022f8:	2201      	movs	r2, #1
 80022fa:	701a      	strb	r2, [r3, #0]
		ts_on = 0;
 80022fc:	4b4d      	ldr	r3, [pc, #308]	@ (8002434 <convertTemperature+0x228>)
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
		ts_start = 0;
 8002302:	4b4d      	ldr	r3, [pc, #308]	@ (8002438 <convertTemperature+0x22c>)
 8002304:	2200      	movs	r2, #0
 8002306:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);
 8002308:	2200      	movs	r2, #0
 800230a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800230e:	484b      	ldr	r0, [pc, #300]	@ (800243c <convertTemperature+0x230>)
 8002310:	f002 fef5 	bl	80050fe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIR_P_SW_GPIO_Port, AIR_P_SW_Pin, GPIO_PIN_RESET);
 8002314:	2200      	movs	r2, #0
 8002316:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800231a:	4849      	ldr	r0, [pc, #292]	@ (8002440 <convertTemperature+0x234>)
 800231c:	f002 feef 	bl	80050fe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, SC_OPEN_Pin, GPIO_PIN_RESET);
 8002320:	2200      	movs	r2, #0
 8002322:	2180      	movs	r1, #128	@ 0x80
 8002324:	4847      	ldr	r0, [pc, #284]	@ (8002444 <convertTemperature+0x238>)
 8002326:	f002 feea 	bl	80050fe <HAL_GPIO_WritePin>
	}

		//USB STUFF
	if(selTemp == 3)
 800232a:	79fb      	ldrb	r3, [r7, #7]
 800232c:	2b03      	cmp	r3, #3
 800232e:	d172      	bne.n	8002416 <convertTemperature+0x20a>
	{
		for(uint8_t i = 0; i < NUM_CELLS; i++)
 8002330:	2300      	movs	r3, #0
 8002332:	773b      	strb	r3, [r7, #28]
 8002334:	e00f      	b.n	8002356 <convertTemperature+0x14a>
		{
			usb_temperatures[i] = temperature[i]/1000;
 8002336:	7f3b      	ldrb	r3, [r7, #28]
 8002338:	4a3b      	ldr	r2, [pc, #236]	@ (8002428 <convertTemperature+0x21c>)
 800233a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800233e:	4a42      	ldr	r2, [pc, #264]	@ (8002448 <convertTemperature+0x23c>)
 8002340:	fba2 2303 	umull	r2, r3, r2, r3
 8002344:	099b      	lsrs	r3, r3, #6
 8002346:	b29a      	uxth	r2, r3
 8002348:	7f3b      	ldrb	r3, [r7, #28]
 800234a:	b2d1      	uxtb	r1, r2
 800234c:	4a3f      	ldr	r2, [pc, #252]	@ (800244c <convertTemperature+0x240>)
 800234e:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i < NUM_CELLS; i++)
 8002350:	7f3b      	ldrb	r3, [r7, #28]
 8002352:	3301      	adds	r3, #1
 8002354:	773b      	strb	r3, [r7, #28]
 8002356:	7f3b      	ldrb	r3, [r7, #28]
 8002358:	2b8f      	cmp	r3, #143	@ 0x8f
 800235a:	d9ec      	bls.n	8002336 <convertTemperature+0x12a>
		}
		//CAN stuff
		uint16_t temp_min = temperature[0];
 800235c:	4b32      	ldr	r3, [pc, #200]	@ (8002428 <convertTemperature+0x21c>)
 800235e:	881b      	ldrh	r3, [r3, #0]
 8002360:	837b      	strh	r3, [r7, #26]
			uint16_t temp_max = temperature[0];
 8002362:	4b31      	ldr	r3, [pc, #196]	@ (8002428 <convertTemperature+0x21c>)
 8002364:	881b      	ldrh	r3, [r3, #0]
 8002366:	833b      	strh	r3, [r7, #24]
		for(uint8_t k = 0; k < NUM_STACK; k++)
 8002368:	2300      	movs	r3, #0
 800236a:	75fb      	strb	r3, [r7, #23]
 800236c:	e050      	b.n	8002410 <convertTemperature+0x204>
			{
				for(uint8_t i = 0; i < NUM_CELLS_STACK; i++)
 800236e:	2300      	movs	r3, #0
 8002370:	75bb      	strb	r3, [r7, #22]
 8002372:	e033      	b.n	80023dc <convertTemperature+0x1d0>
				{
					if(temperature[i + k * 12] > temp_max) temp_max = temperature[i + k * 12];
 8002374:	7db9      	ldrb	r1, [r7, #22]
 8002376:	7dfa      	ldrb	r2, [r7, #23]
 8002378:	4613      	mov	r3, r2
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	4413      	add	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	440b      	add	r3, r1
 8002382:	4a29      	ldr	r2, [pc, #164]	@ (8002428 <convertTemperature+0x21c>)
 8002384:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002388:	8b3a      	ldrh	r2, [r7, #24]
 800238a:	429a      	cmp	r2, r3
 800238c:	d20b      	bcs.n	80023a6 <convertTemperature+0x19a>
 800238e:	7db9      	ldrb	r1, [r7, #22]
 8002390:	7dfa      	ldrb	r2, [r7, #23]
 8002392:	4613      	mov	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	4413      	add	r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	440b      	add	r3, r1
 800239c:	4a22      	ldr	r2, [pc, #136]	@ (8002428 <convertTemperature+0x21c>)
 800239e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023a2:	833b      	strh	r3, [r7, #24]
 80023a4:	e017      	b.n	80023d6 <convertTemperature+0x1ca>
					else if(temperature[i + k * 12] < temp_min) temp_min = temperature[i + k * 12];
 80023a6:	7db9      	ldrb	r1, [r7, #22]
 80023a8:	7dfa      	ldrb	r2, [r7, #23]
 80023aa:	4613      	mov	r3, r2
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	4413      	add	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	440b      	add	r3, r1
 80023b4:	4a1c      	ldr	r2, [pc, #112]	@ (8002428 <convertTemperature+0x21c>)
 80023b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023ba:	8b7a      	ldrh	r2, [r7, #26]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d90a      	bls.n	80023d6 <convertTemperature+0x1ca>
 80023c0:	7db9      	ldrb	r1, [r7, #22]
 80023c2:	7dfa      	ldrb	r2, [r7, #23]
 80023c4:	4613      	mov	r3, r2
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	4413      	add	r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	440b      	add	r3, r1
 80023ce:	4a16      	ldr	r2, [pc, #88]	@ (8002428 <convertTemperature+0x21c>)
 80023d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023d4:	837b      	strh	r3, [r7, #26]
				for(uint8_t i = 0; i < NUM_CELLS_STACK; i++)
 80023d6:	7dbb      	ldrb	r3, [r7, #22]
 80023d8:	3301      	adds	r3, #1
 80023da:	75bb      	strb	r3, [r7, #22]
 80023dc:	7dbb      	ldrb	r3, [r7, #22]
 80023de:	2b0b      	cmp	r3, #11
 80023e0:	d9c8      	bls.n	8002374 <convertTemperature+0x168>
				}

				AMS1_databytes[4] = temp_min;
 80023e2:	8b7b      	ldrh	r3, [r7, #26]
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002450 <convertTemperature+0x244>)
 80023e8:	711a      	strb	r2, [r3, #4]
				AMS1_databytes[5] = (temp_min >> 8);
 80023ea:	8b7b      	ldrh	r3, [r7, #26]
 80023ec:	0a1b      	lsrs	r3, r3, #8
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	4b17      	ldr	r3, [pc, #92]	@ (8002450 <convertTemperature+0x244>)
 80023f4:	715a      	strb	r2, [r3, #5]
				AMS1_databytes[6] = temp_max;
 80023f6:	8b3b      	ldrh	r3, [r7, #24]
 80023f8:	b2da      	uxtb	r2, r3
 80023fa:	4b15      	ldr	r3, [pc, #84]	@ (8002450 <convertTemperature+0x244>)
 80023fc:	719a      	strb	r2, [r3, #6]
				AMS1_databytes[7] = (temp_max >> 8);
 80023fe:	8b3b      	ldrh	r3, [r7, #24]
 8002400:	0a1b      	lsrs	r3, r3, #8
 8002402:	b29b      	uxth	r3, r3
 8002404:	b2da      	uxtb	r2, r3
 8002406:	4b12      	ldr	r3, [pc, #72]	@ (8002450 <convertTemperature+0x244>)
 8002408:	71da      	strb	r2, [r3, #7]
		for(uint8_t k = 0; k < NUM_STACK; k++)
 800240a:	7dfb      	ldrb	r3, [r7, #23]
 800240c:	3301      	adds	r3, #1
 800240e:	75fb      	strb	r3, [r7, #23]
 8002410:	7dfb      	ldrb	r3, [r7, #23]
 8002412:	2b0b      	cmp	r3, #11
 8002414:	d9ab      	bls.n	800236e <convertTemperature+0x162>
			}
	}
}
 8002416:	bf00      	nop
 8002418:	3720      	adds	r7, #32
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	0800f0d8 	.word	0x0800f0d8
 8002424:	200005cc 	.word	0x200005cc
 8002428:	2000065c 	.word	0x2000065c
 800242c:	20000453 	.word	0x20000453
 8002430:	20000456 	.word	0x20000456
 8002434:	200009f2 	.word	0x200009f2
 8002438:	200009f3 	.word	0x200009f3
 800243c:	40020400 	.word	0x40020400
 8002440:	40020800 	.word	0x40020800
 8002444:	40020000 	.word	0x40020000
 8002448:	10624dd3 	.word	0x10624dd3
 800244c:	20000930 	.word	0x20000930
 8002450:	200009c8 	.word	0x200009c8

08002454 <checkIMD>:

void checkIMD()
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
	uint8_t imd_error_set = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	71fb      	strb	r3, [r7, #7]

	if(imdStatValue < MIN_IMD_RES && imd_error_set == 0 && imdStatValue != 0)
 800245e:	4b1e      	ldr	r3, [pc, #120]	@ (80024d8 <checkIMD+0x84>)
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002466:	d20e      	bcs.n	8002486 <checkIMD+0x32>
 8002468:	79fb      	ldrb	r3, [r7, #7]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d10b      	bne.n	8002486 <checkIMD+0x32>
 800246e:	4b1a      	ldr	r3, [pc, #104]	@ (80024d8 <checkIMD+0x84>)
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d007      	beq.n	8002486 <checkIMD+0x32>
	{
		imd_error_set = 1;
 8002476:	2301      	movs	r3, #1
 8002478:	71fb      	strb	r3, [r7, #7]
		imd_stamp++;
 800247a:	4b18      	ldr	r3, [pc, #96]	@ (80024dc <checkIMD+0x88>)
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	3301      	adds	r3, #1
 8002480:	b2da      	uxtb	r2, r3
 8002482:	4b16      	ldr	r3, [pc, #88]	@ (80024dc <checkIMD+0x88>)
 8002484:	701a      	strb	r2, [r3, #0]
	}

	if(imd_error_set == 0)
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d102      	bne.n	8002492 <checkIMD+0x3e>
	{
		imd_stamp = 0;
 800248c:	4b13      	ldr	r3, [pc, #76]	@ (80024dc <checkIMD+0x88>)
 800248e:	2200      	movs	r2, #0
 8002490:	701a      	strb	r2, [r3, #0]
	}

	if(imd_stamp > error_max)
 8002492:	4b12      	ldr	r3, [pc, #72]	@ (80024dc <checkIMD+0x88>)
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	2b05      	cmp	r3, #5
 8002498:	d919      	bls.n	80024ce <checkIMD+0x7a>
	{
		IMD_ERROR = 1;
 800249a:	4b11      	ldr	r3, [pc, #68]	@ (80024e0 <checkIMD+0x8c>)
 800249c:	2201      	movs	r2, #1
 800249e:	701a      	strb	r2, [r3, #0]
		ts_on = 0;
 80024a0:	4b10      	ldr	r3, [pc, #64]	@ (80024e4 <checkIMD+0x90>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	701a      	strb	r2, [r3, #0]
		ts_start = 0;
 80024a6:	4b10      	ldr	r3, [pc, #64]	@ (80024e8 <checkIMD+0x94>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);
 80024ac:	2200      	movs	r2, #0
 80024ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80024b2:	480e      	ldr	r0, [pc, #56]	@ (80024ec <checkIMD+0x98>)
 80024b4:	f002 fe23 	bl	80050fe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIR_P_SW_GPIO_Port, AIR_P_SW_Pin, GPIO_PIN_RESET);
 80024b8:	2200      	movs	r2, #0
 80024ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024be:	480c      	ldr	r0, [pc, #48]	@ (80024f0 <checkIMD+0x9c>)
 80024c0:	f002 fe1d 	bl	80050fe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, SC_OPEN_Pin, GPIO_PIN_RESET);
 80024c4:	2200      	movs	r2, #0
 80024c6:	2180      	movs	r1, #128	@ 0x80
 80024c8:	480a      	ldr	r0, [pc, #40]	@ (80024f4 <checkIMD+0xa0>)
 80024ca:	f002 fe18 	bl	80050fe <HAL_GPIO_WritePin>
	}
}
 80024ce:	bf00      	nop
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000460 	.word	0x20000460
 80024dc:	20000454 	.word	0x20000454
 80024e0:	20000455 	.word	0x20000455
 80024e4:	200009f2 	.word	0x200009f2
 80024e8:	200009f3 	.word	0x200009f3
 80024ec:	40020400 	.word	0x40020400
 80024f0:	40020800 	.word	0x40020800
 80024f4:	40020000 	.word	0x40020000

080024f8 <send_usb>:

void send_usb()
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
	usb_data[NUM_CELLS * 2] = 0xff;
 80024fe:	4b11      	ldr	r3, [pc, #68]	@ (8002544 <send_usb+0x4c>)
 8002500:	22ff      	movs	r2, #255	@ 0xff
 8002502:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
	for(uint8_t i = 0; i < NUM_CELLS; i++)
 8002506:	2300      	movs	r3, #0
 8002508:	71fb      	strb	r3, [r7, #7]
 800250a:	e00f      	b.n	800252c <send_usb+0x34>
	{
		usb_data[i] = usb_voltages[i];
 800250c:	79fa      	ldrb	r2, [r7, #7]
 800250e:	79fb      	ldrb	r3, [r7, #7]
 8002510:	490d      	ldr	r1, [pc, #52]	@ (8002548 <send_usb+0x50>)
 8002512:	5c89      	ldrb	r1, [r1, r2]
 8002514:	4a0b      	ldr	r2, [pc, #44]	@ (8002544 <send_usb+0x4c>)
 8002516:	54d1      	strb	r1, [r2, r3]
		usb_data[NUM_CELLS + i] = usb_temperatures[i];
 8002518:	79fa      	ldrb	r2, [r7, #7]
 800251a:	79fb      	ldrb	r3, [r7, #7]
 800251c:	3390      	adds	r3, #144	@ 0x90
 800251e:	490b      	ldr	r1, [pc, #44]	@ (800254c <send_usb+0x54>)
 8002520:	5c89      	ldrb	r1, [r1, r2]
 8002522:	4a08      	ldr	r2, [pc, #32]	@ (8002544 <send_usb+0x4c>)
 8002524:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < NUM_CELLS; i++)
 8002526:	79fb      	ldrb	r3, [r7, #7]
 8002528:	3301      	adds	r3, #1
 800252a:	71fb      	strb	r3, [r7, #7]
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	2b8f      	cmp	r3, #143	@ 0x8f
 8002530:	d9ec      	bls.n	800250c <send_usb+0x14>
	}

	CDC_Transmit_FS(usb_data, NUM_CELLS * 2 + 1);
 8002532:	f240 1121 	movw	r1, #289	@ 0x121
 8002536:	4803      	ldr	r0, [pc, #12]	@ (8002544 <send_usb+0x4c>)
 8002538:	f009 fb02 	bl	800bb40 <CDC_Transmit_FS>
}
 800253c:	bf00      	nop
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	2000077c 	.word	0x2000077c
 8002548:	200008a0 	.word	0x200008a0
 800254c:	20000930 	.word	0x20000930

08002550 <CAN_TX>:
CAN_TxHeaderTypeDef test_header = {0x069, 0 , CAN_ID_STD, CAN_RTR_DATA, 8};


	// transmit CAN Message
void CAN_TX(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 8002550:	b084      	sub	sp, #16
 8002552:	b5b0      	push	{r4, r5, r7, lr}
 8002554:	b090      	sub	sp, #64	@ 0x40
 8002556:	af0e      	add	r7, sp, #56	@ 0x38
 8002558:	f107 0418 	add.w	r4, r7, #24
 800255c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 8002560:	1d3b      	adds	r3, r7, #4
 8002562:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8002566:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002568:	f107 0018 	add.w	r0, r7, #24
 800256c:	f001 fecc 	bl	8004308 <HAL_CAN_AddTxMessage>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d018      	beq.n	80025a8 <CAN_TX+0x58>
	{
		CAN_TX(hcan, TxHeader, TxData);		//retry when failed
 8002576:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002578:	930c      	str	r3, [sp, #48]	@ 0x30
 800257a:	ad06      	add	r5, sp, #24
 800257c:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8002580:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002582:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002584:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002588:	e885 0003 	stmia.w	r5, {r0, r1}
 800258c:	466d      	mov	r5, sp
 800258e:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002592:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002594:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002596:	e894 0003 	ldmia.w	r4, {r0, r1}
 800259a:	e885 0003 	stmia.w	r5, {r0, r1}
 800259e:	f107 0318 	add.w	r3, r7, #24
 80025a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025a4:	f7ff ffd4 	bl	8002550 <CAN_TX>
	}
}
 80025a8:	bf00      	nop
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80025b2:	b004      	add	sp, #16
 80025b4:	4770      	bx	lr

080025b6 <CAN_TX_IVT>:

void CAN_TX_IVT(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 80025b6:	b084      	sub	sp, #16
 80025b8:	b5b0      	push	{r4, r5, r7, lr}
 80025ba:	b090      	sub	sp, #64	@ 0x40
 80025bc:	af0e      	add	r7, sp, #56	@ 0x38
 80025be:	f107 0418 	add.w	r4, r7, #24
 80025c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox2;
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox2) != HAL_OK)
 80025c6:	1d3b      	adds	r3, r7, #4
 80025c8:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80025cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80025ce:	f107 0018 	add.w	r0, r7, #24
 80025d2:	f001 fe99 	bl	8004308 <HAL_CAN_AddTxMessage>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d018      	beq.n	800260e <CAN_TX_IVT+0x58>
	{
		CAN_TX_IVT(hcan, TxHeader, TxData);		//retry when failed
 80025dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025de:	930c      	str	r3, [sp, #48]	@ 0x30
 80025e0:	ad06      	add	r5, sp, #24
 80025e2:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 80025e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025ea:	e894 0003 	ldmia.w	r4, {r0, r1}
 80025ee:	e885 0003 	stmia.w	r5, {r0, r1}
 80025f2:	466d      	mov	r5, sp
 80025f4:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80025f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025fc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002600:	e885 0003 	stmia.w	r5, {r0, r1}
 8002604:	f107 0318 	add.w	r3, r7, #24
 8002608:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800260a:	f7ff ffd4 	bl	80025b6 <CAN_TX_IVT>
	}
}
 800260e:	bf00      	nop
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002618:	b004      	add	sp, #16
 800261a:	4770      	bx	lr

0800261c <CAN_RX>:

	// receive CAN Message
void CAN_RX(CAN_HandleTypeDef hcan)
{
 800261c:	b084      	sub	sp, #16
 800261e:	b580      	push	{r7, lr}
 8002620:	b08a      	sub	sp, #40	@ 0x28
 8002622:	af00      	add	r7, sp, #0
 8002624:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8002628:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];


	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 800262c:	1d3b      	adds	r3, r7, #4
 800262e:	f107 020c 	add.w	r2, r7, #12
 8002632:	2100      	movs	r1, #0
 8002634:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8002638:	f001 ff35 	bl	80044a6 <HAL_CAN_GetRxMessage>
	{

	}

	if( RxHeader.StdId == 0x500)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002642:	d12b      	bne.n	800269c <CAN_RX+0x80>
	{
		if(RxData[0] == 1)
 8002644:	793b      	ldrb	r3, [r7, #4]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d108      	bne.n	800265c <CAN_RX+0x40>
		{

			HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_SET);
 800264a:	2201      	movs	r2, #1
 800264c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002650:	4816      	ldr	r0, [pc, #88]	@ (80026ac <CAN_RX+0x90>)
 8002652:	f002 fd54 	bl	80050fe <HAL_GPIO_WritePin>
			ts_on = 1;
 8002656:	4b16      	ldr	r3, [pc, #88]	@ (80026b0 <CAN_RX+0x94>)
 8002658:	2201      	movs	r2, #1
 800265a:	701a      	strb	r2, [r3, #0]

		}
		if(ts_on)							// verhindert das Drcken in falscher Reihenfolge
 800265c:	4b14      	ldr	r3, [pc, #80]	@ (80026b0 <CAN_RX+0x94>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d006      	beq.n	8002672 <CAN_RX+0x56>
		{

			if(RxData[1] == 1)
 8002664:	797b      	ldrb	r3, [r7, #5]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d106      	bne.n	8002678 <CAN_RX+0x5c>
				{
					ts_start = 1;
 800266a:	4b12      	ldr	r3, [pc, #72]	@ (80026b4 <CAN_RX+0x98>)
 800266c:	2201      	movs	r2, #1
 800266e:	701a      	strb	r2, [r3, #0]
 8002670:	e002      	b.n	8002678 <CAN_RX+0x5c>
				}
		}
		else
		{
			ts_start = 0;
 8002672:	4b10      	ldr	r3, [pc, #64]	@ (80026b4 <CAN_RX+0x98>)
 8002674:	2200      	movs	r2, #0
 8002676:	701a      	strb	r2, [r3, #0]
		}

		if(RxData[7] == 1)
 8002678:	7afb      	ldrb	r3, [r7, #11]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d10e      	bne.n	800269c <CAN_RX+0x80>
		{
			charging = 1;
 800267e:	4b0e      	ldr	r3, [pc, #56]	@ (80026b8 <CAN_RX+0x9c>)
 8002680:	2201      	movs	r2, #1
 8002682:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_SET);
 8002684:	2201      	movs	r2, #1
 8002686:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800268a:	4808      	ldr	r0, [pc, #32]	@ (80026ac <CAN_RX+0x90>)
 800268c:	f002 fd37 	bl	80050fe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, AIR_P_SW_Pin, GPIO_PIN_SET);
 8002690:	2201      	movs	r2, #1
 8002692:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002696:	4809      	ldr	r0, [pc, #36]	@ (80026bc <CAN_RX+0xa0>)
 8002698:	f002 fd31 	bl	80050fe <HAL_GPIO_WritePin>
		}
		//AMS0_databytes[6]|= (ts_ready << 3);
	}
	// hier kann man weitere Nachrichten zum Empfangen hinzufgen
}
 800269c:	bf00      	nop
 800269e:	3728      	adds	r7, #40	@ 0x28
 80026a0:	46bd      	mov	sp, r7
 80026a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80026a6:	b004      	add	sp, #16
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	40020400 	.word	0x40020400
 80026b0:	200009f2 	.word	0x200009f2
 80026b4:	200009f3 	.word	0x200009f3
 80026b8:	200009f4 	.word	0x200009f4
 80026bc:	40020800 	.word	0x40020800

080026c0 <can_put_data>:


void can_put_data()
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
	AMS0_databytes[0] = ts_volt_can;
 80026c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002738 <can_put_data+0x78>)
 80026c6:	881b      	ldrh	r3, [r3, #0]
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	4b1c      	ldr	r3, [pc, #112]	@ (800273c <can_put_data+0x7c>)
 80026cc:	701a      	strb	r2, [r3, #0]
	AMS0_databytes[1] = (ts_volt_can >> 8);
 80026ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002738 <can_put_data+0x78>)
 80026d0:	881b      	ldrh	r3, [r3, #0]
 80026d2:	0a1b      	lsrs	r3, r3, #8
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	4b18      	ldr	r3, [pc, #96]	@ (800273c <can_put_data+0x7c>)
 80026da:	705a      	strb	r2, [r3, #1]
	AMS0_databytes[2] = current;
 80026dc:	4b18      	ldr	r3, [pc, #96]	@ (8002740 <can_put_data+0x80>)
 80026de:	881b      	ldrh	r3, [r3, #0]
 80026e0:	b2da      	uxtb	r2, r3
 80026e2:	4b16      	ldr	r3, [pc, #88]	@ (800273c <can_put_data+0x7c>)
 80026e4:	709a      	strb	r2, [r3, #2]
	AMS0_databytes[3] = (current >> 8);
 80026e6:	4b16      	ldr	r3, [pc, #88]	@ (8002740 <can_put_data+0x80>)
 80026e8:	881b      	ldrh	r3, [r3, #0]
 80026ea:	0a1b      	lsrs	r3, r3, #8
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	4b12      	ldr	r3, [pc, #72]	@ (800273c <can_put_data+0x7c>)
 80026f2:	70da      	strb	r2, [r3, #3]
	AMS0_databytes[6] =  0  | (ts_ready << 3) | (precharge << 4) | (IMD_ERROR << 6) | (AMS_ERROR << 7);
 80026f4:	4b13      	ldr	r3, [pc, #76]	@ (8002744 <can_put_data+0x84>)
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	00db      	lsls	r3, r3, #3
 80026fa:	b25a      	sxtb	r2, r3
 80026fc:	4b12      	ldr	r3, [pc, #72]	@ (8002748 <can_put_data+0x88>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	011b      	lsls	r3, r3, #4
 8002702:	b25b      	sxtb	r3, r3
 8002704:	4313      	orrs	r3, r2
 8002706:	b25a      	sxtb	r2, r3
 8002708:	4b10      	ldr	r3, [pc, #64]	@ (800274c <can_put_data+0x8c>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	019b      	lsls	r3, r3, #6
 800270e:	b25b      	sxtb	r3, r3
 8002710:	4313      	orrs	r3, r2
 8002712:	b25a      	sxtb	r2, r3
 8002714:	4b0e      	ldr	r3, [pc, #56]	@ (8002750 <can_put_data+0x90>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	01db      	lsls	r3, r3, #7
 800271a:	b25b      	sxtb	r3, r3
 800271c:	4313      	orrs	r3, r2
 800271e:	b25b      	sxtb	r3, r3
 8002720:	b2da      	uxtb	r2, r3
 8002722:	4b06      	ldr	r3, [pc, #24]	@ (800273c <can_put_data+0x7c>)
 8002724:	719a      	strb	r2, [r3, #6]
	AMS0_databytes[7] = ams_status;
 8002726:	4b0b      	ldr	r3, [pc, #44]	@ (8002754 <can_put_data+0x94>)
 8002728:	781a      	ldrb	r2, [r3, #0]
 800272a:	4b04      	ldr	r3, [pc, #16]	@ (800273c <can_put_data+0x7c>)
 800272c:	71da      	strb	r2, [r3, #7]
}
 800272e:	bf00      	nop
 8002730:	46bd      	mov	sp, r7
 8002732:	bc80      	pop	{r7}
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	20000450 	.word	0x20000450
 800273c:	200009c0 	.word	0x200009c0
 8002740:	200009f0 	.word	0x200009f0
 8002744:	20000a4c 	.word	0x20000a4c
 8002748:	2000044f 	.word	0x2000044f
 800274c:	20000455 	.word	0x20000455
 8002750:	20000456 	.word	0x20000456
 8002754:	200009f5 	.word	0x200009f5

08002758 <CAN_RX_IVT>:

void CAN_RX_IVT(CAN_HandleTypeDef hcan)
{
 8002758:	b084      	sub	sp, #16
 800275a:	b580      	push	{r7, lr}
 800275c:	b08a      	sub	sp, #40	@ 0x28
 800275e:	af00      	add	r7, sp, #0
 8002760:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8002764:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[6];

	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8002768:	1d3b      	adds	r3, r7, #4
 800276a:	f107 020c 	add.w	r2, r7, #12
 800276e:	2100      	movs	r1, #0
 8002770:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8002774:	f001 fe97 	bl	80044a6 <HAL_CAN_GetRxMessage>
	{

	}
	current_data = 0;
 8002778:	4b12      	ldr	r3, [pc, #72]	@ (80027c4 <CAN_RX_IVT+0x6c>)
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]

	if(RxHeader.StdId == 0x521)
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f240 5221 	movw	r2, #1313	@ 0x521
 8002784:	4293      	cmp	r3, r2
 8002786:	d116      	bne.n	80027b6 <CAN_RX_IVT+0x5e>
	{
		current_data = RxData[5] | (RxData[4] << (1*8)) | (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 8002788:	7a7b      	ldrb	r3, [r7, #9]
 800278a:	461a      	mov	r2, r3
 800278c:	7a3b      	ldrb	r3, [r7, #8]
 800278e:	021b      	lsls	r3, r3, #8
 8002790:	431a      	orrs	r2, r3
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	041b      	lsls	r3, r3, #16
 8002796:	431a      	orrs	r2, r3
 8002798:	79bb      	ldrb	r3, [r7, #6]
 800279a:	061b      	lsls	r3, r3, #24
 800279c:	4313      	orrs	r3, r2
 800279e:	461a      	mov	r2, r3
 80027a0:	4b08      	ldr	r3, [pc, #32]	@ (80027c4 <CAN_RX_IVT+0x6c>)
 80027a2:	601a      	str	r2, [r3, #0]
		current = current_data/100;
 80027a4:	4b07      	ldr	r3, [pc, #28]	@ (80027c4 <CAN_RX_IVT+0x6c>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a07      	ldr	r2, [pc, #28]	@ (80027c8 <CAN_RX_IVT+0x70>)
 80027aa:	fba2 2303 	umull	r2, r3, r2, r3
 80027ae:	095b      	lsrs	r3, r3, #5
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <CAN_RX_IVT+0x74>)
 80027b4:	801a      	strh	r2, [r3, #0]
	}

}
 80027b6:	bf00      	nop
 80027b8:	3728      	adds	r7, #40	@ 0x28
 80027ba:	46bd      	mov	sp, r7
 80027bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80027c0:	b004      	add	sp, #16
 80027c2:	4770      	bx	lr
 80027c4:	200009ec 	.word	0x200009ec
 80027c8:	51eb851f 	.word	0x51eb851f
 80027cc:	200009f0 	.word	0x200009f0

080027d0 <CAN_50>:

void CAN_50(uint8_t precharge_data[])		// CAN Messages transmitted with 50 Hz
{
 80027d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027d2:	b091      	sub	sp, #68	@ 0x44
 80027d4:	af0e      	add	r7, sp, #56	@ 0x38
 80027d6:	6078      	str	r0, [r7, #4]

	CAN_TX(hcan1, AMS0_header, precharge_data);
 80027d8:	4e21      	ldr	r6, [pc, #132]	@ (8002860 <CAN_50+0x90>)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	930c      	str	r3, [sp, #48]	@ 0x30
 80027de:	4b21      	ldr	r3, [pc, #132]	@ (8002864 <CAN_50+0x94>)
 80027e0:	ac06      	add	r4, sp, #24
 80027e2:	461d      	mov	r5, r3
 80027e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027e8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80027ec:	e884 0003 	stmia.w	r4, {r0, r1}
 80027f0:	466d      	mov	r5, sp
 80027f2:	f106 0410 	add.w	r4, r6, #16
 80027f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80027fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8002802:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002806:	f7ff fea3 	bl	8002550 <CAN_TX>
	CAN_TX_IVT(hcan2,test_header, test);
 800280a:	4e17      	ldr	r6, [pc, #92]	@ (8002868 <CAN_50+0x98>)
 800280c:	4b17      	ldr	r3, [pc, #92]	@ (800286c <CAN_50+0x9c>)
 800280e:	930c      	str	r3, [sp, #48]	@ 0x30
 8002810:	4b17      	ldr	r3, [pc, #92]	@ (8002870 <CAN_50+0xa0>)
 8002812:	ac06      	add	r4, sp, #24
 8002814:	461d      	mov	r5, r3
 8002816:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002818:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800281a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800281e:	e884 0003 	stmia.w	r4, {r0, r1}
 8002822:	466d      	mov	r5, sp
 8002824:	f106 0410 	add.w	r4, r6, #16
 8002828:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800282a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800282c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002830:	e885 0003 	stmia.w	r5, {r0, r1}
 8002834:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002838:	f7ff febd 	bl	80025b6 <CAN_TX_IVT>

	ams_status++;
 800283c:	4b0d      	ldr	r3, [pc, #52]	@ (8002874 <CAN_50+0xa4>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	3301      	adds	r3, #1
 8002842:	b2da      	uxtb	r2, r3
 8002844:	4b0b      	ldr	r3, [pc, #44]	@ (8002874 <CAN_50+0xa4>)
 8002846:	701a      	strb	r2, [r3, #0]

	if(ams_status == 255)
 8002848:	4b0a      	ldr	r3, [pc, #40]	@ (8002874 <CAN_50+0xa4>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2bff      	cmp	r3, #255	@ 0xff
 800284e:	d102      	bne.n	8002856 <CAN_50+0x86>
	{
		ams_status = 0;
 8002850:	4b08      	ldr	r3, [pc, #32]	@ (8002874 <CAN_50+0xa4>)
 8002852:	2200      	movs	r2, #0
 8002854:	701a      	strb	r2, [r3, #0]
	}
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800285e:	bf00      	nop
 8002860:	200009f8 	.word	0x200009f8
 8002864:	20000004 	.word	0x20000004
 8002868:	20000a20 	.word	0x20000a20
 800286c:	200009e4 	.word	0x200009e4
 8002870:	20000034 	.word	0x20000034
 8002874:	200009f5 	.word	0x200009f5

08002878 <CAN_10>:

void CAN_10(uint8_t bms_data[])		// CAN Messages transmitted with 10 Hz
{
 8002878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800287a:	b091      	sub	sp, #68	@ 0x44
 800287c:	af0e      	add	r7, sp, #56	@ 0x38
 800287e:	6078      	str	r0, [r7, #4]
	CAN_TX(hcan1, AMS1_header, bms_data);
 8002880:	4e0f      	ldr	r6, [pc, #60]	@ (80028c0 <CAN_10+0x48>)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	930c      	str	r3, [sp, #48]	@ 0x30
 8002886:	4b0f      	ldr	r3, [pc, #60]	@ (80028c4 <CAN_10+0x4c>)
 8002888:	ac06      	add	r4, sp, #24
 800288a:	461d      	mov	r5, r3
 800288c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800288e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002890:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002894:	e884 0003 	stmia.w	r4, {r0, r1}
 8002898:	466d      	mov	r5, sp
 800289a:	f106 0410 	add.w	r4, r6, #16
 800289e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028a2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80028a6:	e885 0003 	stmia.w	r5, {r0, r1}
 80028aa:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80028ae:	f7ff fe4f 	bl	8002550 <CAN_TX>

	 get_ts_ready();
 80028b2:	f000 f97d 	bl	8002bb0 <get_ts_ready>
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028be:	bf00      	nop
 80028c0:	200009f8 	.word	0x200009f8
 80028c4:	2000001c 	.word	0x2000001c

080028c8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08a      	sub	sp, #40	@ 0x28
 80028cc:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80028ce:	4b26      	ldr	r3, [pc, #152]	@ (8002968 <MX_CAN1_Init+0xa0>)
 80028d0:	4a26      	ldr	r2, [pc, #152]	@ (800296c <MX_CAN1_Init+0xa4>)
 80028d2:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 80028d4:	4b24      	ldr	r3, [pc, #144]	@ (8002968 <MX_CAN1_Init+0xa0>)
 80028d6:	2204      	movs	r2, #4
 80028d8:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80028da:	4b23      	ldr	r3, [pc, #140]	@ (8002968 <MX_CAN1_Init+0xa0>)
 80028dc:	2200      	movs	r2, #0
 80028de:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80028e0:	4b21      	ldr	r3, [pc, #132]	@ (8002968 <MX_CAN1_Init+0xa0>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80028e6:	4b20      	ldr	r3, [pc, #128]	@ (8002968 <MX_CAN1_Init+0xa0>)
 80028e8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80028ec:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80028ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002968 <MX_CAN1_Init+0xa0>)
 80028f0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80028f4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80028f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002968 <MX_CAN1_Init+0xa0>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80028fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002968 <MX_CAN1_Init+0xa0>)
 80028fe:	2200      	movs	r2, #0
 8002900:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002902:	4b19      	ldr	r3, [pc, #100]	@ (8002968 <MX_CAN1_Init+0xa0>)
 8002904:	2200      	movs	r2, #0
 8002906:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002908:	4b17      	ldr	r3, [pc, #92]	@ (8002968 <MX_CAN1_Init+0xa0>)
 800290a:	2200      	movs	r2, #0
 800290c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800290e:	4b16      	ldr	r3, [pc, #88]	@ (8002968 <MX_CAN1_Init+0xa0>)
 8002910:	2200      	movs	r2, #0
 8002912:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002914:	4b14      	ldr	r3, [pc, #80]	@ (8002968 <MX_CAN1_Init+0xa0>)
 8002916:	2200      	movs	r2, #0
 8002918:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800291a:	4813      	ldr	r0, [pc, #76]	@ (8002968 <MX_CAN1_Init+0xa0>)
 800291c:	f001 fad4 	bl	8003ec8 <HAL_CAN_Init>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8002926:	f000 fb10 	bl	8002f4a <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 800292a:	2301      	movs	r3, #1
 800292c:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 0;  // which filter bank to use from the assigned ones
 800292e:	2300      	movs	r3, #0
 8002930:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002932:	2300      	movs	r3, #0
 8002934:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x500<<5;
 8002936:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800293a:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 800293c:	2300      	movs	r3, #0
 800293e:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x7FF<<5;
 8002940:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002944:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 8002946:	2300      	movs	r3, #0
 8002948:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800294a:	2300      	movs	r3, #0
 800294c:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800294e:	2301      	movs	r3, #1
 8002950:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8002952:	230e      	movs	r3, #14
 8002954:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8002956:	463b      	mov	r3, r7
 8002958:	4619      	mov	r1, r3
 800295a:	4803      	ldr	r0, [pc, #12]	@ (8002968 <MX_CAN1_Init+0xa0>)
 800295c:	f001 fbb0 	bl	80040c0 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8002960:	bf00      	nop
 8002962:	3728      	adds	r7, #40	@ 0x28
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	200009f8 	.word	0x200009f8
 800296c:	40006400 	.word	0x40006400

08002970 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b08a      	sub	sp, #40	@ 0x28
 8002974:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8002976:	4b26      	ldr	r3, [pc, #152]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 8002978:	4a26      	ldr	r2, [pc, #152]	@ (8002a14 <MX_CAN2_Init+0xa4>)
 800297a:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 8;
 800297c:	4b24      	ldr	r3, [pc, #144]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 800297e:	2208      	movs	r2, #8
 8002980:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002982:	4b23      	ldr	r3, [pc, #140]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 8002984:	2200      	movs	r2, #0
 8002986:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002988:	4b21      	ldr	r3, [pc, #132]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 800298a:	2200      	movs	r2, #0
 800298c:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 800298e:	4b20      	ldr	r3, [pc, #128]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 8002990:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002994:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002996:	4b1e      	ldr	r3, [pc, #120]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 8002998:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800299c:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800299e:	4b1c      	ldr	r3, [pc, #112]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80029a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80029aa:	4b19      	ldr	r3, [pc, #100]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80029b0:	4b17      	ldr	r3, [pc, #92]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80029b6:	4b16      	ldr	r3, [pc, #88]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80029bc:	4b14      	ldr	r3, [pc, #80]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 80029be:	2200      	movs	r2, #0
 80029c0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80029c2:	4813      	ldr	r0, [pc, #76]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 80029c4:	f001 fa80 	bl	8003ec8 <HAL_CAN_Init>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <MX_CAN2_Init+0x62>
  {
    Error_Handler();
 80029ce:	f000 fabc 	bl	8002f4a <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  CAN_FilterTypeDef canfilterconfig_ivt;

  canfilterconfig_ivt.FilterActivation = CAN_FILTER_ENABLE;
 80029d2:	2301      	movs	r3, #1
 80029d4:	623b      	str	r3, [r7, #32]
  canfilterconfig_ivt.FilterBank = 14;  // which filter bank to use from the assigned ones
 80029d6:	230e      	movs	r3, #14
 80029d8:	617b      	str	r3, [r7, #20]
  canfilterconfig_ivt.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80029da:	2300      	movs	r3, #0
 80029dc:	613b      	str	r3, [r7, #16]
  canfilterconfig_ivt.FilterIdHigh = 0x521<<5;
 80029de:	f24a 4320 	movw	r3, #42016	@ 0xa420
 80029e2:	603b      	str	r3, [r7, #0]
  canfilterconfig_ivt.FilterIdLow = 0;
 80029e4:	2300      	movs	r3, #0
 80029e6:	607b      	str	r3, [r7, #4]
  canfilterconfig_ivt.FilterMaskIdHigh = 0x7FF<<5;
 80029e8:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80029ec:	60bb      	str	r3, [r7, #8]
  canfilterconfig_ivt.FilterMaskIdLow = 0x0000;
 80029ee:	2300      	movs	r3, #0
 80029f0:	60fb      	str	r3, [r7, #12]
  canfilterconfig_ivt.FilterMode = CAN_FILTERMODE_IDMASK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	61bb      	str	r3, [r7, #24]
  canfilterconfig_ivt.FilterScale = CAN_FILTERSCALE_32BIT;
 80029f6:	2301      	movs	r3, #1
 80029f8:	61fb      	str	r3, [r7, #28]
  canfilterconfig_ivt.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 80029fa:	230e      	movs	r3, #14
 80029fc:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt);
 80029fe:	463b      	mov	r3, r7
 8002a00:	4619      	mov	r1, r3
 8002a02:	4803      	ldr	r0, [pc, #12]	@ (8002a10 <MX_CAN2_Init+0xa0>)
 8002a04:	f001 fb5c 	bl	80040c0 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN2_Init 2 */

}
 8002a08:	bf00      	nop
 8002a0a:	3728      	adds	r7, #40	@ 0x28
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20000a20 	.word	0x20000a20
 8002a14:	40006800 	.word	0x40006800

08002a18 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b08c      	sub	sp, #48	@ 0x30
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a20:	f107 031c 	add.w	r3, r7, #28
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
 8002a2c:	60da      	str	r2, [r3, #12]
 8002a2e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a53      	ldr	r2, [pc, #332]	@ (8002b84 <HAL_CAN_MspInit+0x16c>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d146      	bne.n	8002ac8 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002a3a:	4b53      	ldr	r3, [pc, #332]	@ (8002b88 <HAL_CAN_MspInit+0x170>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	4a51      	ldr	r2, [pc, #324]	@ (8002b88 <HAL_CAN_MspInit+0x170>)
 8002a42:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002a44:	4b50      	ldr	r3, [pc, #320]	@ (8002b88 <HAL_CAN_MspInit+0x170>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d10d      	bne.n	8002a68 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	61bb      	str	r3, [r7, #24]
 8002a50:	4b4e      	ldr	r3, [pc, #312]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a54:	4a4d      	ldr	r2, [pc, #308]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002a56:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a5c:	4b4b      	ldr	r3, [pc, #300]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a64:	61bb      	str	r3, [r7, #24]
 8002a66:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a68:	2300      	movs	r3, #0
 8002a6a:	617b      	str	r3, [r7, #20]
 8002a6c:	4b47      	ldr	r3, [pc, #284]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a70:	4a46      	ldr	r2, [pc, #280]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002a72:	f043 0302 	orr.w	r3, r3, #2
 8002a76:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a78:	4b44      	ldr	r3, [pc, #272]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7c:	f003 0302 	and.w	r3, r3, #2
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a84:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002a88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a92:	2303      	movs	r3, #3
 8002a94:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002a96:	2309      	movs	r3, #9
 8002a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a9a:	f107 031c 	add.w	r3, r7, #28
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	483b      	ldr	r0, [pc, #236]	@ (8002b90 <HAL_CAN_MspInit+0x178>)
 8002aa2:	f002 f977 	bl	8004d94 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	2013      	movs	r0, #19
 8002aac:	f002 f93b 	bl	8004d26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002ab0:	2013      	movs	r0, #19
 8002ab2:	f002 f954 	bl	8004d5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	2100      	movs	r1, #0
 8002aba:	2014      	movs	r0, #20
 8002abc:	f002 f933 	bl	8004d26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002ac0:	2014      	movs	r0, #20
 8002ac2:	f002 f94c 	bl	8004d5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8002ac6:	e058      	b.n	8002b7a <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a31      	ldr	r2, [pc, #196]	@ (8002b94 <HAL_CAN_MspInit+0x17c>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d153      	bne.n	8002b7a <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	613b      	str	r3, [r7, #16]
 8002ad6:	4b2d      	ldr	r3, [pc, #180]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ada:	4a2c      	ldr	r2, [pc, #176]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002adc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002ae0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ae2:	4b2a      	ldr	r3, [pc, #168]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002aea:	613b      	str	r3, [r7, #16]
 8002aec:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002aee:	4b26      	ldr	r3, [pc, #152]	@ (8002b88 <HAL_CAN_MspInit+0x170>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	3301      	adds	r3, #1
 8002af4:	4a24      	ldr	r2, [pc, #144]	@ (8002b88 <HAL_CAN_MspInit+0x170>)
 8002af6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002af8:	4b23      	ldr	r3, [pc, #140]	@ (8002b88 <HAL_CAN_MspInit+0x170>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d10d      	bne.n	8002b1c <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002b00:	2300      	movs	r3, #0
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	4b21      	ldr	r3, [pc, #132]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b08:	4a20      	ldr	r2, [pc, #128]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002b0a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b10:	4b1e      	ldr	r3, [pc, #120]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b18:	60fb      	str	r3, [r7, #12]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	60bb      	str	r3, [r7, #8]
 8002b20:	4b1a      	ldr	r3, [pc, #104]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b24:	4a19      	ldr	r2, [pc, #100]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002b26:	f043 0302 	orr.w	r3, r3, #2
 8002b2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b2c:	4b17      	ldr	r3, [pc, #92]	@ (8002b8c <HAL_CAN_MspInit+0x174>)
 8002b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	60bb      	str	r3, [r7, #8]
 8002b36:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002b38:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002b3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b3e:	2302      	movs	r3, #2
 8002b40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b42:	2300      	movs	r3, #0
 8002b44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b46:	2303      	movs	r3, #3
 8002b48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002b4a:	2309      	movs	r3, #9
 8002b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b4e:	f107 031c 	add.w	r3, r7, #28
 8002b52:	4619      	mov	r1, r3
 8002b54:	480e      	ldr	r0, [pc, #56]	@ (8002b90 <HAL_CAN_MspInit+0x178>)
 8002b56:	f002 f91d 	bl	8004d94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	203f      	movs	r0, #63	@ 0x3f
 8002b60:	f002 f8e1 	bl	8004d26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8002b64:	203f      	movs	r0, #63	@ 0x3f
 8002b66:	f002 f8fa 	bl	8004d5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	2040      	movs	r0, #64	@ 0x40
 8002b70:	f002 f8d9 	bl	8004d26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8002b74:	2040      	movs	r0, #64	@ 0x40
 8002b76:	f002 f8f2 	bl	8004d5e <HAL_NVIC_EnableIRQ>
}
 8002b7a:	bf00      	nop
 8002b7c:	3730      	adds	r7, #48	@ 0x30
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	40006400 	.word	0x40006400
 8002b88:	20000a48 	.word	0x20000a48
 8002b8c:	40023800 	.word	0x40023800
 8002b90:	40020400 	.word	0x40020400
 8002b94:	40006800 	.word	0x40006800

08002b98 <read_sdc>:
	HAL_GPIO_WritePin(SC_OPEN_GPIO_Port, SC_OPEN_Pin, GPIO_PIN_SET);

}

uint8_t read_sdc()
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
	// returns 1 if closed
	// returns 0 if open
	return HAL_GPIO_ReadPin(GPIOC, AIR_N_INT_Pin);
 8002b9c:	2180      	movs	r1, #128	@ 0x80
 8002b9e:	4803      	ldr	r0, [pc, #12]	@ (8002bac <read_sdc+0x14>)
 8002ba0:	f002 fa96 	bl	80050d0 <HAL_GPIO_ReadPin>
 8002ba4:	4603      	mov	r3, r0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	40020800 	.word	0x40020800

08002bb0 <get_ts_ready>:
*/

	 return AIR_OK;
}
void get_ts_ready()
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0


	if(read_sdc())//&& precharge)
 8002bb4:	f7ff fff0 	bl	8002b98 <read_sdc>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d020      	beq.n	8002c00 <get_ts_ready+0x50>
	{

		if(ts_on)
 8002bbe:	4b21      	ldr	r3, [pc, #132]	@ (8002c44 <get_ts_ready+0x94>)
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d03b      	beq.n	8002c3e <get_ts_ready+0x8e>
		{

			 HAL_GPIO_WritePin(GPIOC, LED_YW_Pin, GPIO_PIN_RESET);
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002bcc:	481e      	ldr	r0, [pc, #120]	@ (8002c48 <get_ts_ready+0x98>)
 8002bce:	f002 fa96 	bl	80050fe <HAL_GPIO_WritePin>

			 if(ts_start)
 8002bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8002c4c <get_ts_ready+0x9c>)
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d031      	beq.n	8002c3e <get_ts_ready+0x8e>
			 		{
				 sc_closed  = 1;
 8002bda:	4b1d      	ldr	r3, [pc, #116]	@ (8002c50 <get_ts_ready+0xa0>)
 8002bdc:	2201      	movs	r2, #1
 8002bde:	701a      	strb	r2, [r3, #0]
				 ts_ready = 1;
 8002be0:	4b1c      	ldr	r3, [pc, #112]	@ (8002c54 <get_ts_ready+0xa4>)
 8002be2:	2201      	movs	r2, #1
 8002be4:	701a      	strb	r2, [r3, #0]
			 			 HAL_GPIO_WritePin(GPIOC, AIR_P_SW_Pin, GPIO_PIN_SET);
 8002be6:	2201      	movs	r2, #1
 8002be8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002bec:	4816      	ldr	r0, [pc, #88]	@ (8002c48 <get_ts_ready+0x98>)
 8002bee:	f002 fa86 	bl	80050fe <HAL_GPIO_WritePin>
			 			HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_RESET);
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002bf8:	4813      	ldr	r0, [pc, #76]	@ (8002c48 <get_ts_ready+0x98>)
 8002bfa:	f002 fa80 	bl	80050fe <HAL_GPIO_WritePin>
			//HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);


	}

}
 8002bfe:	e01e      	b.n	8002c3e <get_ts_ready+0x8e>
		ts_ready = 0;
 8002c00:	4b14      	ldr	r3, [pc, #80]	@ (8002c54 <get_ts_ready+0xa4>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	701a      	strb	r2, [r3, #0]
		ts_on = 0;
 8002c06:	4b0f      	ldr	r3, [pc, #60]	@ (8002c44 <get_ts_ready+0x94>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	701a      	strb	r2, [r3, #0]
			if (sc_closed ==1)
 8002c0c:	4b10      	ldr	r3, [pc, #64]	@ (8002c50 <get_ts_ready+0xa0>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d114      	bne.n	8002c3e <get_ts_ready+0x8e>
				ts_on = 0;
 8002c14:	4b0b      	ldr	r3, [pc, #44]	@ (8002c44 <get_ts_ready+0x94>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	701a      	strb	r2, [r3, #0]
				ts_start = 0;
 8002c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002c4c <get_ts_ready+0x9c>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);
 8002c20:	2200      	movs	r2, #0
 8002c22:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002c26:	480c      	ldr	r0, [pc, #48]	@ (8002c58 <get_ts_ready+0xa8>)
 8002c28:	f002 fa69 	bl	80050fe <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(AIR_P_SW_GPIO_Port, AIR_P_SW_Pin, GPIO_PIN_RESET);
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c32:	4805      	ldr	r0, [pc, #20]	@ (8002c48 <get_ts_ready+0x98>)
 8002c34:	f002 fa63 	bl	80050fe <HAL_GPIO_WritePin>
				sc_closed = 0;
 8002c38:	4b05      	ldr	r3, [pc, #20]	@ (8002c50 <get_ts_ready+0xa0>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	701a      	strb	r2, [r3, #0]
}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	200009f2 	.word	0x200009f2
 8002c48:	40020800 	.word	0x40020800
 8002c4c:	200009f3 	.word	0x200009f3
 8002c50:	20000a4d 	.word	0x20000a4d
 8002c54:	20000a4c 	.word	0x20000a4c
 8002c58:	40020400 	.word	0x40020400

08002c5c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b08a      	sub	sp, #40	@ 0x28
 8002c60:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c62:	f107 0314 	add.w	r3, r7, #20
 8002c66:	2200      	movs	r2, #0
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	605a      	str	r2, [r3, #4]
 8002c6c:	609a      	str	r2, [r3, #8]
 8002c6e:	60da      	str	r2, [r3, #12]
 8002c70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c72:	2300      	movs	r3, #0
 8002c74:	613b      	str	r3, [r7, #16]
 8002c76:	4b68      	ldr	r3, [pc, #416]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7a:	4a67      	ldr	r2, [pc, #412]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002c7c:	f043 0304 	orr.w	r3, r3, #4
 8002c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c82:	4b65      	ldr	r3, [pc, #404]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c86:	f003 0304 	and.w	r3, r3, #4
 8002c8a:	613b      	str	r3, [r7, #16]
 8002c8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60fb      	str	r3, [r7, #12]
 8002c92:	4b61      	ldr	r3, [pc, #388]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c96:	4a60      	ldr	r2, [pc, #384]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002c98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c9e:	4b5e      	ldr	r3, [pc, #376]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ca6:	60fb      	str	r3, [r7, #12]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002caa:	2300      	movs	r3, #0
 8002cac:	60bb      	str	r3, [r7, #8]
 8002cae:	4b5a      	ldr	r3, [pc, #360]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb2:	4a59      	ldr	r2, [pc, #356]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002cb4:	f043 0301 	orr.w	r3, r3, #1
 8002cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cba:	4b57      	ldr	r3, [pc, #348]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	60bb      	str	r3, [r7, #8]
 8002cc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	607b      	str	r3, [r7, #4]
 8002cca:	4b53      	ldr	r3, [pc, #332]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cce:	4a52      	ldr	r2, [pc, #328]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002cd0:	f043 0302 	orr.w	r3, r3, #2
 8002cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cd6:	4b50      	ldr	r3, [pc, #320]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	607b      	str	r3, [r7, #4]
 8002ce0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	603b      	str	r3, [r7, #0]
 8002ce6:	4b4c      	ldr	r3, [pc, #304]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cea:	4a4b      	ldr	r2, [pc, #300]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002cec:	f043 0308 	orr.w	r3, r3, #8
 8002cf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cf2:	4b49      	ldr	r3, [pc, #292]	@ (8002e18 <MX_GPIO_Init+0x1bc>)
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf6:	f003 0308 	and.w	r3, r3, #8
 8002cfa:	603b      	str	r3, [r7, #0]
 8002cfc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_SET);
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8002d04:	4845      	ldr	r0, [pc, #276]	@ (8002e1c <MX_GPIO_Init+0x1c0>)
 8002d06:	f002 f9fa 	bl	80050fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WDI_GPIO_Port, WDI_Pin, GPIO_PIN_RESET);
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	2110      	movs	r1, #16
 8002d0e:	4844      	ldr	r0, [pc, #272]	@ (8002e20 <MX_GPIO_Init+0x1c4>)
 8002d10:	f002 f9f5 	bl	80050fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SC_OPEN_Pin|SPI3_CS_Pin, GPIO_PIN_SET);
 8002d14:	2201      	movs	r2, #1
 8002d16:	f248 0180 	movw	r1, #32896	@ 0x8080
 8002d1a:	4841      	ldr	r0, [pc, #260]	@ (8002e20 <MX_GPIO_Init+0x1c4>)
 8002d1c:	f002 f9ef 	bl	80050fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);
 8002d20:	2200      	movs	r2, #0
 8002d22:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d26:	483f      	ldr	r0, [pc, #252]	@ (8002e24 <MX_GPIO_Init+0x1c8>)
 8002d28:	f002 f9e9 	bl	80050fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AIR_P_SW_GPIO_Port, AIR_P_SW_Pin, GPIO_PIN_RESET);
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002d32:	483a      	ldr	r0, [pc, #232]	@ (8002e1c <MX_GPIO_Init+0x1c0>)
 8002d34:	f002 f9e3 	bl	80050fe <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin|AIR_P_SW_Pin;
 8002d38:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8002d3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d42:	2300      	movs	r3, #0
 8002d44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d46:	2300      	movs	r3, #0
 8002d48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d4a:	f107 0314 	add.w	r3, r7, #20
 8002d4e:	4619      	mov	r1, r3
 8002d50:	4832      	ldr	r0, [pc, #200]	@ (8002e1c <MX_GPIO_Init+0x1c0>)
 8002d52:	f002 f81f 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = WDI_Pin|SC_OPEN_Pin;
 8002d56:	2390      	movs	r3, #144	@ 0x90
 8002d58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d62:	2300      	movs	r3, #0
 8002d64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d66:	f107 0314 	add.w	r3, r7, #20
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	482c      	ldr	r0, [pc, #176]	@ (8002e20 <MX_GPIO_Init+0x1c4>)
 8002d6e:	f002 f811 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IMD_SAFE_Pin|SC_OPENING_Pin;
 8002d72:	2360      	movs	r3, #96	@ 0x60
 8002d74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d76:	2300      	movs	r3, #0
 8002d78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7e:	f107 0314 	add.w	r3, r7, #20
 8002d82:	4619      	mov	r1, r3
 8002d84:	4826      	ldr	r0, [pc, #152]	@ (8002e20 <MX_GPIO_Init+0x1c4>)
 8002d86:	f002 f805 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = SC_CLOSING_Pin|SC_STATE_Pin|AIR_N_ACT_Pin|AIR_N_INT_Pin;
 8002d8a:	23f0      	movs	r3, #240	@ 0xf0
 8002d8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d92:	2300      	movs	r3, #0
 8002d94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d96:	f107 0314 	add.w	r3, r7, #20
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	481f      	ldr	r0, [pc, #124]	@ (8002e1c <MX_GPIO_Init+0x1c0>)
 8002d9e:	f001 fff9 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TS_ACTIVATE_Pin;
 8002da2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002da6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002da8:	2301      	movs	r3, #1
 8002daa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dac:	2300      	movs	r3, #0
 8002dae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db0:	2300      	movs	r3, #0
 8002db2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TS_ACTIVATE_GPIO_Port, &GPIO_InitStruct);
 8002db4:	f107 0314 	add.w	r3, r7, #20
 8002db8:	4619      	mov	r1, r3
 8002dba:	481a      	ldr	r0, [pc, #104]	@ (8002e24 <MX_GPIO_Init+0x1c8>)
 8002dbc:	f001 ffea 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DANGER_V_Pin|AIR_P_ACT_Pin|AIR_P_INT_Pin;
 8002dc0:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 8002dc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dce:	f107 0314 	add.w	r3, r7, #20
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	4813      	ldr	r0, [pc, #76]	@ (8002e24 <MX_GPIO_Init+0x1c8>)
 8002dd6:	f001 ffdd 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8002dda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002de0:	2301      	movs	r3, #1
 8002de2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de4:	2300      	movs	r3, #0
 8002de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002de8:	2303      	movs	r3, #3
 8002dea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8002dec:	f107 0314 	add.w	r3, r7, #20
 8002df0:	4619      	mov	r1, r3
 8002df2:	480b      	ldr	r0, [pc, #44]	@ (8002e20 <MX_GPIO_Init+0x1c4>)
 8002df4:	f001 ffce 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PCHRG_ACT_Pin;
 8002df8:	2304      	movs	r3, #4
 8002dfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e00:	2300      	movs	r3, #0
 8002e02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PCHRG_ACT_GPIO_Port, &GPIO_InitStruct);
 8002e04:	f107 0314 	add.w	r3, r7, #20
 8002e08:	4619      	mov	r1, r3
 8002e0a:	4807      	ldr	r0, [pc, #28]	@ (8002e28 <MX_GPIO_Init+0x1cc>)
 8002e0c:	f001 ffc2 	bl	8004d94 <HAL_GPIO_Init>

}
 8002e10:	bf00      	nop
 8002e12:	3728      	adds	r7, #40	@ 0x28
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40023800 	.word	0x40023800
 8002e1c:	40020800 	.word	0x40020800
 8002e20:	40020000 	.word	0x40020000
 8002e24:	40020400 	.word	0x40020400
 8002e28:	40020c00 	.word	0x40020c00

08002e2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e30:	f000 fbdc 	bl	80035ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e34:	f000 f842 	bl	8002ebc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e38:	f7ff ff10 	bl	8002c5c <MX_GPIO_Init>
  MX_SPI3_Init();
 8002e3c:	f000 f88c 	bl	8002f58 <MX_SPI3_Init>
  MX_TIM2_Init();
 8002e40:	f000 fa68 	bl	8003314 <MX_TIM2_Init>
  MX_CAN1_Init();
 8002e44:	f7ff fd40 	bl	80028c8 <MX_CAN1_Init>
  MX_CAN2_Init();
 8002e48:	f7ff fd92 	bl	8002970 <MX_CAN2_Init>
  MX_USB_DEVICE_Init();
 8002e4c:	f008 fdba 	bl	800b9c4 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8002e50:	f7fe fc58 	bl	8001704 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002e54:	f7fe fca8 	bl	80017a8 <MX_ADC2_Init>
  MX_TIM9_Init();
 8002e58:	f000 faa8 	bl	80033ac <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  // Start timer
  HAL_TIM_Base_Start_IT(&htim2);
 8002e5c:	4813      	ldr	r0, [pc, #76]	@ (8002eac <main+0x80>)
 8002e5e:	f004 fd7f 	bl	8007960 <HAL_TIM_Base_Start_IT>
  HAL_CAN_Start(&hcan1);
 8002e62:	4813      	ldr	r0, [pc, #76]	@ (8002eb0 <main+0x84>)
 8002e64:	f001 fa0c 	bl	8004280 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 8002e68:	4812      	ldr	r0, [pc, #72]	@ (8002eb4 <main+0x88>)
 8002e6a:	f001 fa09 	bl	8004280 <HAL_CAN_Start>
  BMS_init();
 8002e6e:	f7fe fecf 	bl	8001c10 <BMS_init>

    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8002e72:	2102      	movs	r1, #2
 8002e74:	480e      	ldr	r0, [pc, #56]	@ (8002eb0 <main+0x84>)
 8002e76:	f001 fc37 	bl	80046e8 <HAL_CAN_ActivateNotification>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <main+0x58>
    {
  	  Error_Handler();
 8002e80:	f000 f863 	bl	8002f4a <Error_Handler>
    }

    if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8002e84:	2102      	movs	r1, #2
 8002e86:	480b      	ldr	r0, [pc, #44]	@ (8002eb4 <main+0x88>)
 8002e88:	f001 fc2e 	bl	80046e8 <HAL_CAN_ActivateNotification>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <main+0x6a>
    {
  	  Error_Handler();
 8002e92:	f000 f85a 	bl	8002f4a <Error_Handler>
    }

	//Start input-capture for IMD PWM signal
    HAL_TIM_IC_Start_IT(&htim9, TIM_CHANNEL_2);   // main channel
 8002e96:	2104      	movs	r1, #4
 8002e98:	4807      	ldr	r0, [pc, #28]	@ (8002eb8 <main+0x8c>)
 8002e9a:	f004 ff03 	bl	8007ca4 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start(&htim9, TIM_CHANNEL_1);   // indirect channel
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	4805      	ldr	r0, [pc, #20]	@ (8002eb8 <main+0x8c>)
 8002ea2:	f004 fe23 	bl	8007aec <HAL_TIM_IC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 BMS();
 8002ea6:	f7fe feb9 	bl	8001c1c <BMS>
 8002eaa:	e7fc      	b.n	8002ea6 <main+0x7a>
 8002eac:	20000aac 	.word	0x20000aac
 8002eb0:	200009f8 	.word	0x200009f8
 8002eb4:	20000a20 	.word	0x20000a20
 8002eb8:	20000af4 	.word	0x20000af4

08002ebc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b092      	sub	sp, #72	@ 0x48
 8002ec0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ec2:	f107 0318 	add.w	r3, r7, #24
 8002ec6:	2230      	movs	r2, #48	@ 0x30
 8002ec8:	2100      	movs	r1, #0
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f00a f897 	bl	800cffe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ed0:	1d3b      	adds	r3, r7, #4
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	601a      	str	r2, [r3, #0]
 8002ed6:	605a      	str	r2, [r3, #4]
 8002ed8:	609a      	str	r2, [r3, #8]
 8002eda:	60da      	str	r2, [r3, #12]
 8002edc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ede:	2302      	movs	r3, #2
 8002ee0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ee6:	2310      	movs	r3, #16
 8002ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002eea:	2302      	movs	r3, #2
 8002eec:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002ef2:	2308      	movs	r3, #8
 8002ef4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002ef6:	23c0      	movs	r3, #192	@ 0xc0
 8002ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002efa:	2304      	movs	r3, #4
 8002efc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002efe:	2308      	movs	r3, #8
 8002f00:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f02:	f107 0318 	add.w	r3, r7, #24
 8002f06:	4618      	mov	r0, r3
 8002f08:	f003 fb5c 	bl	80065c4 <HAL_RCC_OscConfig>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8002f12:	f000 f81a 	bl	8002f4a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f16:	230f      	movs	r3, #15
 8002f18:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002f22:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002f26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002f28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f2c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002f2e:	1d3b      	adds	r3, r7, #4
 8002f30:	2103      	movs	r1, #3
 8002f32:	4618      	mov	r0, r3
 8002f34:	f003 fd9a 	bl	8006a6c <HAL_RCC_ClockConfig>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8002f3e:	f000 f804 	bl	8002f4a <Error_Handler>
  }
}
 8002f42:	bf00      	nop
 8002f44:	3748      	adds	r7, #72	@ 0x48
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f4e:	b672      	cpsid	i
}
 8002f50:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f52:	bf00      	nop
 8002f54:	e7fd      	b.n	8002f52 <Error_Handler+0x8>
	...

08002f58 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002f5c:	4b17      	ldr	r3, [pc, #92]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002f5e:	4a18      	ldr	r2, [pc, #96]	@ (8002fc0 <MX_SPI3_Init+0x68>)
 8002f60:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002f62:	4b16      	ldr	r3, [pc, #88]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002f64:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002f68:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002f6a:	4b14      	ldr	r3, [pc, #80]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f70:	4b12      	ldr	r3, [pc, #72]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f76:	4b11      	ldr	r3, [pc, #68]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002f82:	4b0e      	ldr	r3, [pc, #56]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002f84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f88:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002f8c:	2220      	movs	r2, #32
 8002f8e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f90:	4b0a      	ldr	r3, [pc, #40]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f96:	4b09      	ldr	r3, [pc, #36]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f9c:	4b07      	ldr	r3, [pc, #28]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002fa2:	4b06      	ldr	r3, [pc, #24]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002fa4:	220a      	movs	r2, #10
 8002fa6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002fa8:	4804      	ldr	r0, [pc, #16]	@ (8002fbc <MX_SPI3_Init+0x64>)
 8002faa:	f003 ff1b 	bl	8006de4 <HAL_SPI_Init>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002fb4:	f7ff ffc9 	bl	8002f4a <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002fb8:	bf00      	nop
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	20000a50 	.word	0x20000a50
 8002fc0:	40003c00 	.word	0x40003c00

08002fc4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b08a      	sub	sp, #40	@ 0x28
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fcc:	f107 0314 	add.w	r3, r7, #20
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	605a      	str	r2, [r3, #4]
 8002fd6:	609a      	str	r2, [r3, #8]
 8002fd8:	60da      	str	r2, [r3, #12]
 8002fda:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a19      	ldr	r2, [pc, #100]	@ (8003048 <HAL_SPI_MspInit+0x84>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d12c      	bne.n	8003040 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	613b      	str	r3, [r7, #16]
 8002fea:	4b18      	ldr	r3, [pc, #96]	@ (800304c <HAL_SPI_MspInit+0x88>)
 8002fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fee:	4a17      	ldr	r2, [pc, #92]	@ (800304c <HAL_SPI_MspInit+0x88>)
 8002ff0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ff4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ff6:	4b15      	ldr	r3, [pc, #84]	@ (800304c <HAL_SPI_MspInit+0x88>)
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ffe:	613b      	str	r3, [r7, #16]
 8003000:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003002:	2300      	movs	r3, #0
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	4b11      	ldr	r3, [pc, #68]	@ (800304c <HAL_SPI_MspInit+0x88>)
 8003008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300a:	4a10      	ldr	r2, [pc, #64]	@ (800304c <HAL_SPI_MspInit+0x88>)
 800300c:	f043 0304 	orr.w	r3, r3, #4
 8003010:	6313      	str	r3, [r2, #48]	@ 0x30
 8003012:	4b0e      	ldr	r3, [pc, #56]	@ (800304c <HAL_SPI_MspInit+0x88>)
 8003014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003016:	f003 0304 	and.w	r3, r3, #4
 800301a:	60fb      	str	r3, [r7, #12]
 800301c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800301e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8003022:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003024:	2302      	movs	r3, #2
 8003026:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003028:	2300      	movs	r3, #0
 800302a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800302c:	2303      	movs	r3, #3
 800302e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003030:	2306      	movs	r3, #6
 8003032:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003034:	f107 0314 	add.w	r3, r7, #20
 8003038:	4619      	mov	r1, r3
 800303a:	4805      	ldr	r0, [pc, #20]	@ (8003050 <HAL_SPI_MspInit+0x8c>)
 800303c:	f001 feaa 	bl	8004d94 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8003040:	bf00      	nop
 8003042:	3728      	adds	r7, #40	@ 0x28
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	40003c00 	.word	0x40003c00
 800304c:	40023800 	.word	0x40023800
 8003050:	40020800 	.word	0x40020800

08003054 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800305a:	2300      	movs	r3, #0
 800305c:	607b      	str	r3, [r7, #4]
 800305e:	4b0f      	ldr	r3, [pc, #60]	@ (800309c <HAL_MspInit+0x48>)
 8003060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003062:	4a0e      	ldr	r2, [pc, #56]	@ (800309c <HAL_MspInit+0x48>)
 8003064:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003068:	6453      	str	r3, [r2, #68]	@ 0x44
 800306a:	4b0c      	ldr	r3, [pc, #48]	@ (800309c <HAL_MspInit+0x48>)
 800306c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800306e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003072:	607b      	str	r3, [r7, #4]
 8003074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003076:	2300      	movs	r3, #0
 8003078:	603b      	str	r3, [r7, #0]
 800307a:	4b08      	ldr	r3, [pc, #32]	@ (800309c <HAL_MspInit+0x48>)
 800307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307e:	4a07      	ldr	r2, [pc, #28]	@ (800309c <HAL_MspInit+0x48>)
 8003080:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003084:	6413      	str	r3, [r2, #64]	@ 0x40
 8003086:	4b05      	ldr	r3, [pc, #20]	@ (800309c <HAL_MspInit+0x48>)
 8003088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800308e:	603b      	str	r3, [r7, #0]
 8003090:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	bc80      	pop	{r7}
 800309a:	4770      	bx	lr
 800309c:	40023800 	.word	0x40023800

080030a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030a4:	bf00      	nop
 80030a6:	e7fd      	b.n	80030a4 <NMI_Handler+0x4>

080030a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030ac:	bf00      	nop
 80030ae:	e7fd      	b.n	80030ac <HardFault_Handler+0x4>

080030b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030b4:	bf00      	nop
 80030b6:	e7fd      	b.n	80030b4 <MemManage_Handler+0x4>

080030b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030bc:	bf00      	nop
 80030be:	e7fd      	b.n	80030bc <BusFault_Handler+0x4>

080030c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030c4:	bf00      	nop
 80030c6:	e7fd      	b.n	80030c4 <UsageFault_Handler+0x4>

080030c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030cc:	bf00      	nop
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bc80      	pop	{r7}
 80030d2:	4770      	bx	lr

080030d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030d8:	bf00      	nop
 80030da:	46bd      	mov	sp, r7
 80030dc:	bc80      	pop	{r7}
 80030de:	4770      	bx	lr

080030e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030e4:	bf00      	nop
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr

080030ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030f0:	f000 face 	bl	8003690 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030f4:	bf00      	nop
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80030fc:	4802      	ldr	r0, [pc, #8]	@ (8003108 <CAN1_TX_IRQHandler+0x10>)
 80030fe:	f001 fb18 	bl	8004732 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8003102:	bf00      	nop
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	200009f8 	.word	0x200009f8

0800310c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003110:	4802      	ldr	r0, [pc, #8]	@ (800311c <CAN1_RX0_IRQHandler+0x10>)
 8003112:	f001 fb0e 	bl	8004732 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003116:	bf00      	nop
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	200009f8 	.word	0x200009f8

08003120 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8003124:	4802      	ldr	r0, [pc, #8]	@ (8003130 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8003126:	f004 fee5 	bl	8007ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800312a:	bf00      	nop
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	20000af4 	.word	0x20000af4

08003134 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003138:	4802      	ldr	r0, [pc, #8]	@ (8003144 <TIM2_IRQHandler+0x10>)
 800313a:	f004 fedb 	bl	8007ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800313e:	bf00      	nop
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	20000aac 	.word	0x20000aac

08003148 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800314c:	4802      	ldr	r0, [pc, #8]	@ (8003158 <CAN2_TX_IRQHandler+0x10>)
 800314e:	f001 faf0 	bl	8004732 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8003152:	bf00      	nop
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	20000a20 	.word	0x20000a20

0800315c <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8003160:	4802      	ldr	r0, [pc, #8]	@ (800316c <CAN2_RX0_IRQHandler+0x10>)
 8003162:	f001 fae6 	bl	8004732 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8003166:	bf00      	nop
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	20000a20 	.word	0x20000a20

08003170 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003174:	4802      	ldr	r0, [pc, #8]	@ (8003180 <OTG_FS_IRQHandler+0x10>)
 8003176:	f002 f932 	bl	80053de <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20001808 	.word	0x20001808

08003184 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
  return 1;
 8003188:	2301      	movs	r3, #1
}
 800318a:	4618      	mov	r0, r3
 800318c:	46bd      	mov	sp, r7
 800318e:	bc80      	pop	{r7}
 8003190:	4770      	bx	lr

08003192 <_kill>:

int _kill(int pid, int sig)
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b082      	sub	sp, #8
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
 800319a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800319c:	f009 ff92 	bl	800d0c4 <__errno>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2216      	movs	r2, #22
 80031a4:	601a      	str	r2, [r3, #0]
  return -1;
 80031a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3708      	adds	r7, #8
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <_exit>:

void _exit (int status)
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b082      	sub	sp, #8
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80031ba:	f04f 31ff 	mov.w	r1, #4294967295
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f7ff ffe7 	bl	8003192 <_kill>
  while (1) {}    /* Make sure we hang here */
 80031c4:	bf00      	nop
 80031c6:	e7fd      	b.n	80031c4 <_exit+0x12>

080031c8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b086      	sub	sp, #24
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	60b9      	str	r1, [r7, #8]
 80031d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031d4:	2300      	movs	r3, #0
 80031d6:	617b      	str	r3, [r7, #20]
 80031d8:	e00a      	b.n	80031f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031da:	f3af 8000 	nop.w
 80031de:	4601      	mov	r1, r0
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	1c5a      	adds	r2, r3, #1
 80031e4:	60ba      	str	r2, [r7, #8]
 80031e6:	b2ca      	uxtb	r2, r1
 80031e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	3301      	adds	r3, #1
 80031ee:	617b      	str	r3, [r7, #20]
 80031f0:	697a      	ldr	r2, [r7, #20]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	dbf0      	blt.n	80031da <_read+0x12>
  }

  return len;
 80031f8:	687b      	ldr	r3, [r7, #4]
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3718      	adds	r7, #24
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}

08003202 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003202:	b580      	push	{r7, lr}
 8003204:	b086      	sub	sp, #24
 8003206:	af00      	add	r7, sp, #0
 8003208:	60f8      	str	r0, [r7, #12]
 800320a:	60b9      	str	r1, [r7, #8]
 800320c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800320e:	2300      	movs	r3, #0
 8003210:	617b      	str	r3, [r7, #20]
 8003212:	e009      	b.n	8003228 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	1c5a      	adds	r2, r3, #1
 8003218:	60ba      	str	r2, [r7, #8]
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	4618      	mov	r0, r3
 800321e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	3301      	adds	r3, #1
 8003226:	617b      	str	r3, [r7, #20]
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	429a      	cmp	r2, r3
 800322e:	dbf1      	blt.n	8003214 <_write+0x12>
    //ITM_SendChar(*ptr++); //Diese Zeile kann gelscht werden wenn kein printf ber SWV mehr gewollt ist
  }
  return len;
 8003230:	687b      	ldr	r3, [r7, #4]
}
 8003232:	4618      	mov	r0, r3
 8003234:	3718      	adds	r7, #24
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}

0800323a <_close>:

int _close(int file)
{
 800323a:	b480      	push	{r7}
 800323c:	b083      	sub	sp, #12
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003242:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003246:	4618      	mov	r0, r3
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	bc80      	pop	{r7}
 800324e:	4770      	bx	lr

08003250 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003260:	605a      	str	r2, [r3, #4]
  return 0;
 8003262:	2300      	movs	r3, #0
}
 8003264:	4618      	mov	r0, r3
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	bc80      	pop	{r7}
 800326c:	4770      	bx	lr

0800326e <_isatty>:

int _isatty(int file)
{
 800326e:	b480      	push	{r7}
 8003270:	b083      	sub	sp, #12
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003276:	2301      	movs	r3, #1
}
 8003278:	4618      	mov	r0, r3
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	bc80      	pop	{r7}
 8003280:	4770      	bx	lr

08003282 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003282:	b480      	push	{r7}
 8003284:	b085      	sub	sp, #20
 8003286:	af00      	add	r7, sp, #0
 8003288:	60f8      	str	r0, [r7, #12]
 800328a:	60b9      	str	r1, [r7, #8]
 800328c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	3714      	adds	r7, #20
 8003294:	46bd      	mov	sp, r7
 8003296:	bc80      	pop	{r7}
 8003298:	4770      	bx	lr
	...

0800329c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b086      	sub	sp, #24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032a4:	4a14      	ldr	r2, [pc, #80]	@ (80032f8 <_sbrk+0x5c>)
 80032a6:	4b15      	ldr	r3, [pc, #84]	@ (80032fc <_sbrk+0x60>)
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032b0:	4b13      	ldr	r3, [pc, #76]	@ (8003300 <_sbrk+0x64>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d102      	bne.n	80032be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032b8:	4b11      	ldr	r3, [pc, #68]	@ (8003300 <_sbrk+0x64>)
 80032ba:	4a12      	ldr	r2, [pc, #72]	@ (8003304 <_sbrk+0x68>)
 80032bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032be:	4b10      	ldr	r3, [pc, #64]	@ (8003300 <_sbrk+0x64>)
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4413      	add	r3, r2
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d207      	bcs.n	80032dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032cc:	f009 fefa 	bl	800d0c4 <__errno>
 80032d0:	4603      	mov	r3, r0
 80032d2:	220c      	movs	r2, #12
 80032d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032d6:	f04f 33ff 	mov.w	r3, #4294967295
 80032da:	e009      	b.n	80032f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032dc:	4b08      	ldr	r3, [pc, #32]	@ (8003300 <_sbrk+0x64>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032e2:	4b07      	ldr	r3, [pc, #28]	@ (8003300 <_sbrk+0x64>)
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4413      	add	r3, r2
 80032ea:	4a05      	ldr	r2, [pc, #20]	@ (8003300 <_sbrk+0x64>)
 80032ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032ee:	68fb      	ldr	r3, [r7, #12]
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	2000c000 	.word	0x2000c000
 80032fc:	00000400 	.word	0x00000400
 8003300:	20000aa8 	.word	0x20000aa8
 8003304:	20001e58 	.word	0x20001e58

08003308 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800330c:	bf00      	nop
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr

08003314 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b086      	sub	sp, #24
 8003318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800331a:	f107 0308 	add.w	r3, r7, #8
 800331e:	2200      	movs	r2, #0
 8003320:	601a      	str	r2, [r3, #0]
 8003322:	605a      	str	r2, [r3, #4]
 8003324:	609a      	str	r2, [r3, #8]
 8003326:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003328:	463b      	mov	r3, r7
 800332a:	2200      	movs	r2, #0
 800332c:	601a      	str	r2, [r3, #0]
 800332e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003330:	4b1d      	ldr	r3, [pc, #116]	@ (80033a8 <MX_TIM2_Init+0x94>)
 8003332:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003336:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 8003338:	4b1b      	ldr	r3, [pc, #108]	@ (80033a8 <MX_TIM2_Init+0x94>)
 800333a:	222f      	movs	r2, #47	@ 0x2f
 800333c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800333e:	4b1a      	ldr	r3, [pc, #104]	@ (80033a8 <MX_TIM2_Init+0x94>)
 8003340:	2200      	movs	r2, #0
 8003342:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8003344:	4b18      	ldr	r3, [pc, #96]	@ (80033a8 <MX_TIM2_Init+0x94>)
 8003346:	f242 7210 	movw	r2, #10000	@ 0x2710
 800334a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800334c:	4b16      	ldr	r3, [pc, #88]	@ (80033a8 <MX_TIM2_Init+0x94>)
 800334e:	2200      	movs	r2, #0
 8003350:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003352:	4b15      	ldr	r3, [pc, #84]	@ (80033a8 <MX_TIM2_Init+0x94>)
 8003354:	2200      	movs	r2, #0
 8003356:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003358:	4813      	ldr	r0, [pc, #76]	@ (80033a8 <MX_TIM2_Init+0x94>)
 800335a:	f004 fab2 	bl	80078c2 <HAL_TIM_Base_Init>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003364:	f7ff fdf1 	bl	8002f4a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003368:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800336c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800336e:	f107 0308 	add.w	r3, r7, #8
 8003372:	4619      	mov	r1, r3
 8003374:	480c      	ldr	r0, [pc, #48]	@ (80033a8 <MX_TIM2_Init+0x94>)
 8003376:	f004 ff61 	bl	800823c <HAL_TIM_ConfigClockSource>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003380:	f7ff fde3 	bl	8002f4a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003384:	2300      	movs	r3, #0
 8003386:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003388:	2300      	movs	r3, #0
 800338a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800338c:	463b      	mov	r3, r7
 800338e:	4619      	mov	r1, r3
 8003390:	4805      	ldr	r0, [pc, #20]	@ (80033a8 <MX_TIM2_Init+0x94>)
 8003392:	f005 fbcd 	bl	8008b30 <HAL_TIMEx_MasterConfigSynchronization>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800339c:	f7ff fdd5 	bl	8002f4a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80033a0:	bf00      	nop
 80033a2:	3718      	adds	r7, #24
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	20000aac 	.word	0x20000aac

080033ac <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b08e      	sub	sp, #56	@ 0x38
 80033b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80033b6:	2200      	movs	r2, #0
 80033b8:	601a      	str	r2, [r3, #0]
 80033ba:	605a      	str	r2, [r3, #4]
 80033bc:	609a      	str	r2, [r3, #8]
 80033be:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80033c0:	f107 0314 	add.w	r3, r7, #20
 80033c4:	2200      	movs	r2, #0
 80033c6:	601a      	str	r2, [r3, #0]
 80033c8:	605a      	str	r2, [r3, #4]
 80033ca:	609a      	str	r2, [r3, #8]
 80033cc:	60da      	str	r2, [r3, #12]
 80033ce:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80033d0:	1d3b      	adds	r3, r7, #4
 80033d2:	2200      	movs	r2, #0
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	605a      	str	r2, [r3, #4]
 80033d8:	609a      	str	r2, [r3, #8]
 80033da:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80033dc:	4b36      	ldr	r3, [pc, #216]	@ (80034b8 <MX_TIM9_Init+0x10c>)
 80033de:	4a37      	ldr	r2, [pc, #220]	@ (80034bc <MX_TIM9_Init+0x110>)
 80033e0:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 24000;
 80033e2:	4b35      	ldr	r3, [pc, #212]	@ (80034b8 <MX_TIM9_Init+0x10c>)
 80033e4:	f645 52c0 	movw	r2, #24000	@ 0x5dc0
 80033e8:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033ea:	4b33      	ldr	r3, [pc, #204]	@ (80034b8 <MX_TIM9_Init+0x10c>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 80033f0:	4b31      	ldr	r3, [pc, #196]	@ (80034b8 <MX_TIM9_Init+0x10c>)
 80033f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033f6:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033f8:	4b2f      	ldr	r3, [pc, #188]	@ (80034b8 <MX_TIM9_Init+0x10c>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033fe:	4b2e      	ldr	r3, [pc, #184]	@ (80034b8 <MX_TIM9_Init+0x10c>)
 8003400:	2200      	movs	r2, #0
 8003402:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003404:	482c      	ldr	r0, [pc, #176]	@ (80034b8 <MX_TIM9_Init+0x10c>)
 8003406:	f004 fa5c 	bl	80078c2 <HAL_TIM_Base_Init>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <MX_TIM9_Init+0x68>
  {
    Error_Handler();
 8003410:	f7ff fd9b 	bl	8002f4a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003414:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003418:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800341a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800341e:	4619      	mov	r1, r3
 8003420:	4825      	ldr	r0, [pc, #148]	@ (80034b8 <MX_TIM9_Init+0x10c>)
 8003422:	f004 ff0b 	bl	800823c <HAL_TIM_ConfigClockSource>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d001      	beq.n	8003430 <MX_TIM9_Init+0x84>
  {
    Error_Handler();
 800342c:	f7ff fd8d 	bl	8002f4a <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8003430:	4821      	ldr	r0, [pc, #132]	@ (80034b8 <MX_TIM9_Init+0x10c>)
 8003432:	f004 fb03 	bl	8007a3c <HAL_TIM_IC_Init>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d001      	beq.n	8003440 <MX_TIM9_Init+0x94>
  {
    Error_Handler();
 800343c:	f7ff fd85 	bl	8002f4a <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8003440:	2304      	movs	r3, #4
 8003442:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8003444:	2360      	movs	r3, #96	@ 0x60
 8003446:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003448:	2302      	movs	r3, #2
 800344a:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800344c:	2300      	movs	r3, #0
 800344e:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 8003450:	2300      	movs	r3, #0
 8003452:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 8003454:	f107 0314 	add.w	r3, r7, #20
 8003458:	4619      	mov	r1, r3
 800345a:	4817      	ldr	r0, [pc, #92]	@ (80034b8 <MX_TIM9_Init+0x10c>)
 800345c:	f004 ffb5 	bl	80083ca <HAL_TIM_SlaveConfigSynchro>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <MX_TIM9_Init+0xbe>
  {
    Error_Handler();
 8003466:	f7ff fd70 	bl	8002f4a <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800346a:	2300      	movs	r3, #0
 800346c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800346e:	2302      	movs	r3, #2
 8003470:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003472:	2300      	movs	r3, #0
 8003474:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8003476:	2300      	movs	r3, #0
 8003478:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800347a:	1d3b      	adds	r3, r7, #4
 800347c:	2200      	movs	r2, #0
 800347e:	4619      	mov	r1, r3
 8003480:	480d      	ldr	r0, [pc, #52]	@ (80034b8 <MX_TIM9_Init+0x10c>)
 8003482:	f004 fe3f 	bl	8008104 <HAL_TIM_IC_ConfigChannel>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d001      	beq.n	8003490 <MX_TIM9_Init+0xe4>
  {
    Error_Handler();
 800348c:	f7ff fd5d 	bl	8002f4a <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003490:	2302      	movs	r3, #2
 8003492:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003494:	2301      	movs	r3, #1
 8003496:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003498:	1d3b      	adds	r3, r7, #4
 800349a:	2204      	movs	r2, #4
 800349c:	4619      	mov	r1, r3
 800349e:	4806      	ldr	r0, [pc, #24]	@ (80034b8 <MX_TIM9_Init+0x10c>)
 80034a0:	f004 fe30 	bl	8008104 <HAL_TIM_IC_ConfigChannel>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <MX_TIM9_Init+0x102>
  {
    Error_Handler();
 80034aa:	f7ff fd4e 	bl	8002f4a <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80034ae:	bf00      	nop
 80034b0:	3738      	adds	r7, #56	@ 0x38
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	20000af4 	.word	0x20000af4
 80034bc:	40014000 	.word	0x40014000

080034c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08a      	sub	sp, #40	@ 0x28
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c8:	f107 0314 	add.w	r3, r7, #20
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	609a      	str	r2, [r3, #8]
 80034d4:	60da      	str	r2, [r3, #12]
 80034d6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034e0:	d116      	bne.n	8003510 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80034e2:	2300      	movs	r3, #0
 80034e4:	613b      	str	r3, [r7, #16]
 80034e6:	4b29      	ldr	r3, [pc, #164]	@ (800358c <HAL_TIM_Base_MspInit+0xcc>)
 80034e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ea:	4a28      	ldr	r2, [pc, #160]	@ (800358c <HAL_TIM_Base_MspInit+0xcc>)
 80034ec:	f043 0301 	orr.w	r3, r3, #1
 80034f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80034f2:	4b26      	ldr	r3, [pc, #152]	@ (800358c <HAL_TIM_Base_MspInit+0xcc>)
 80034f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	613b      	str	r3, [r7, #16]
 80034fc:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80034fe:	2200      	movs	r2, #0
 8003500:	2100      	movs	r1, #0
 8003502:	201c      	movs	r0, #28
 8003504:	f001 fc0f 	bl	8004d26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003508:	201c      	movs	r0, #28
 800350a:	f001 fc28 	bl	8004d5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 800350e:	e038      	b.n	8003582 <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM9)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a1e      	ldr	r2, [pc, #120]	@ (8003590 <HAL_TIM_Base_MspInit+0xd0>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d133      	bne.n	8003582 <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800351a:	2300      	movs	r3, #0
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	4b1b      	ldr	r3, [pc, #108]	@ (800358c <HAL_TIM_Base_MspInit+0xcc>)
 8003520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003522:	4a1a      	ldr	r2, [pc, #104]	@ (800358c <HAL_TIM_Base_MspInit+0xcc>)
 8003524:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003528:	6453      	str	r3, [r2, #68]	@ 0x44
 800352a:	4b18      	ldr	r3, [pc, #96]	@ (800358c <HAL_TIM_Base_MspInit+0xcc>)
 800352c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800352e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003532:	60fb      	str	r3, [r7, #12]
 8003534:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003536:	2300      	movs	r3, #0
 8003538:	60bb      	str	r3, [r7, #8]
 800353a:	4b14      	ldr	r3, [pc, #80]	@ (800358c <HAL_TIM_Base_MspInit+0xcc>)
 800353c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353e:	4a13      	ldr	r2, [pc, #76]	@ (800358c <HAL_TIM_Base_MspInit+0xcc>)
 8003540:	f043 0301 	orr.w	r3, r3, #1
 8003544:	6313      	str	r3, [r2, #48]	@ 0x30
 8003546:	4b11      	ldr	r3, [pc, #68]	@ (800358c <HAL_TIM_Base_MspInit+0xcc>)
 8003548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	60bb      	str	r3, [r7, #8]
 8003550:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003552:	2308      	movs	r3, #8
 8003554:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003556:	2302      	movs	r3, #2
 8003558:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800355a:	2300      	movs	r3, #0
 800355c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800355e:	2300      	movs	r3, #0
 8003560:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8003562:	2303      	movs	r3, #3
 8003564:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003566:	f107 0314 	add.w	r3, r7, #20
 800356a:	4619      	mov	r1, r3
 800356c:	4809      	ldr	r0, [pc, #36]	@ (8003594 <HAL_TIM_Base_MspInit+0xd4>)
 800356e:	f001 fc11 	bl	8004d94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003572:	2200      	movs	r2, #0
 8003574:	2100      	movs	r1, #0
 8003576:	2018      	movs	r0, #24
 8003578:	f001 fbd5 	bl	8004d26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800357c:	2018      	movs	r0, #24
 800357e:	f001 fbee 	bl	8004d5e <HAL_NVIC_EnableIRQ>
}
 8003582:	bf00      	nop
 8003584:	3728      	adds	r7, #40	@ 0x28
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	40023800 	.word	0x40023800
 8003590:	40014000 	.word	0x40014000
 8003594:	40020000 	.word	0x40020000

08003598 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003598:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80035d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 800359c:	f7ff feb4 	bl	8003308 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035a0:	480c      	ldr	r0, [pc, #48]	@ (80035d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80035a2:	490d      	ldr	r1, [pc, #52]	@ (80035d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80035a4:	4a0d      	ldr	r2, [pc, #52]	@ (80035dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80035a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035a8:	e002      	b.n	80035b0 <LoopCopyDataInit>

080035aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035ae:	3304      	adds	r3, #4

080035b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035b4:	d3f9      	bcc.n	80035aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035b6:	4a0a      	ldr	r2, [pc, #40]	@ (80035e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80035b8:	4c0a      	ldr	r4, [pc, #40]	@ (80035e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80035ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035bc:	e001      	b.n	80035c2 <LoopFillZerobss>

080035be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035c0:	3204      	adds	r2, #4

080035c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035c4:	d3fb      	bcc.n	80035be <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80035c6:	f009 fd83 	bl	800d0d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035ca:	f7ff fc2f 	bl	8002e2c <main>
  bx  lr    
 80035ce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80035d0:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80035d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035d8:	20000390 	.word	0x20000390
  ldr r2, =_sidata
 80035dc:	0800f8c0 	.word	0x0800f8c0
  ldr r2, =_sbss
 80035e0:	20000390 	.word	0x20000390
  ldr r4, =_ebss
 80035e4:	20001e58 	.word	0x20001e58

080035e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035e8:	e7fe      	b.n	80035e8 <ADC_IRQHandler>
	...

080035ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035f0:	4b0e      	ldr	r3, [pc, #56]	@ (800362c <HAL_Init+0x40>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a0d      	ldr	r2, [pc, #52]	@ (800362c <HAL_Init+0x40>)
 80035f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80035fc:	4b0b      	ldr	r3, [pc, #44]	@ (800362c <HAL_Init+0x40>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a0a      	ldr	r2, [pc, #40]	@ (800362c <HAL_Init+0x40>)
 8003602:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003606:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003608:	4b08      	ldr	r3, [pc, #32]	@ (800362c <HAL_Init+0x40>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a07      	ldr	r2, [pc, #28]	@ (800362c <HAL_Init+0x40>)
 800360e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003612:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003614:	2003      	movs	r0, #3
 8003616:	f001 fb7b 	bl	8004d10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800361a:	200f      	movs	r0, #15
 800361c:	f000 f808 	bl	8003630 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003620:	f7ff fd18 	bl	8003054 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	40023c00 	.word	0x40023c00

08003630 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003638:	4b12      	ldr	r3, [pc, #72]	@ (8003684 <HAL_InitTick+0x54>)
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	4b12      	ldr	r3, [pc, #72]	@ (8003688 <HAL_InitTick+0x58>)
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	4619      	mov	r1, r3
 8003642:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003646:	fbb3 f3f1 	udiv	r3, r3, r1
 800364a:	fbb2 f3f3 	udiv	r3, r2, r3
 800364e:	4618      	mov	r0, r3
 8003650:	f001 fb93 	bl	8004d7a <HAL_SYSTICK_Config>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e00e      	b.n	800367c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2b0f      	cmp	r3, #15
 8003662:	d80a      	bhi.n	800367a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003664:	2200      	movs	r2, #0
 8003666:	6879      	ldr	r1, [r7, #4]
 8003668:	f04f 30ff 	mov.w	r0, #4294967295
 800366c:	f001 fb5b 	bl	8004d26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003670:	4a06      	ldr	r2, [pc, #24]	@ (800368c <HAL_InitTick+0x5c>)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003676:	2300      	movs	r3, #0
 8003678:	e000      	b.n	800367c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
}
 800367c:	4618      	mov	r0, r3
 800367e:	3708      	adds	r7, #8
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	2000004c 	.word	0x2000004c
 8003688:	20000054 	.word	0x20000054
 800368c:	20000050 	.word	0x20000050

08003690 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003694:	4b05      	ldr	r3, [pc, #20]	@ (80036ac <HAL_IncTick+0x1c>)
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	461a      	mov	r2, r3
 800369a:	4b05      	ldr	r3, [pc, #20]	@ (80036b0 <HAL_IncTick+0x20>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4413      	add	r3, r2
 80036a0:	4a03      	ldr	r2, [pc, #12]	@ (80036b0 <HAL_IncTick+0x20>)
 80036a2:	6013      	str	r3, [r2, #0]
}
 80036a4:	bf00      	nop
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bc80      	pop	{r7}
 80036aa:	4770      	bx	lr
 80036ac:	20000054 	.word	0x20000054
 80036b0:	20000b3c 	.word	0x20000b3c

080036b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0
  return uwTick;
 80036b8:	4b02      	ldr	r3, [pc, #8]	@ (80036c4 <HAL_GetTick+0x10>)
 80036ba:	681b      	ldr	r3, [r3, #0]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc80      	pop	{r7}
 80036c2:	4770      	bx	lr
 80036c4:	20000b3c 	.word	0x20000b3c

080036c8 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036d0:	f7ff fff0 	bl	80036b4 <HAL_GetTick>
 80036d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036e0:	d005      	beq.n	80036ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036e2:	4b0a      	ldr	r3, [pc, #40]	@ (800370c <HAL_Delay+0x44>)
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	461a      	mov	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4413      	add	r3, r2
 80036ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80036ee:	bf00      	nop
 80036f0:	f7ff ffe0 	bl	80036b4 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d8f7      	bhi.n	80036f0 <HAL_Delay+0x28>
  {
  }
}
 8003700:	bf00      	nop
 8003702:	bf00      	nop
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	20000054 	.word	0x20000054

08003710 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003718:	2300      	movs	r3, #0
 800371a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e033      	b.n	800378e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372a:	2b00      	cmp	r3, #0
 800372c:	d109      	bne.n	8003742 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7fe f88c 	bl	800184c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003746:	f003 0310 	and.w	r3, r3, #16
 800374a:	2b00      	cmp	r3, #0
 800374c:	d118      	bne.n	8003780 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003752:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003756:	f023 0302 	bic.w	r3, r3, #2
 800375a:	f043 0202 	orr.w	r2, r3, #2
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 faaa 	bl	8003cbc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003772:	f023 0303 	bic.w	r3, r3, #3
 8003776:	f043 0201 	orr.w	r2, r3, #1
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	641a      	str	r2, [r3, #64]	@ 0x40
 800377e:	e001      	b.n	8003784 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800378c:	7bfb      	ldrb	r3, [r7, #15]
}
 800378e:	4618      	mov	r0, r3
 8003790:	3710      	adds	r7, #16
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
	...

08003798 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80037a0:	2300      	movs	r3, #0
 80037a2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d101      	bne.n	80037b2 <HAL_ADC_Start+0x1a>
 80037ae:	2302      	movs	r3, #2
 80037b0:	e095      	b.n	80038de <HAL_ADC_Start+0x146>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f003 0301 	and.w	r3, r3, #1
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d018      	beq.n	80037fa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0201 	orr.w	r2, r2, #1
 80037d6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80037d8:	4b43      	ldr	r3, [pc, #268]	@ (80038e8 <HAL_ADC_Start+0x150>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a43      	ldr	r2, [pc, #268]	@ (80038ec <HAL_ADC_Start+0x154>)
 80037de:	fba2 2303 	umull	r2, r3, r2, r3
 80037e2:	0c9a      	lsrs	r2, r3, #18
 80037e4:	4613      	mov	r3, r2
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	4413      	add	r3, r2
 80037ea:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 80037ec:	e002      	b.n	80037f4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	3b01      	subs	r3, #1
 80037f2:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f9      	bne.n	80037ee <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f003 0301 	and.w	r3, r3, #1
 8003804:	2b01      	cmp	r3, #1
 8003806:	d15d      	bne.n	80038c4 <HAL_ADC_Start+0x12c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003810:	f023 0301 	bic.w	r3, r3, #1
 8003814:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003826:	2b00      	cmp	r3, #0
 8003828:	d007      	beq.n	800383a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003832:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003842:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003846:	d106      	bne.n	8003856 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800384c:	f023 0206 	bic.w	r2, r3, #6
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	645a      	str	r2, [r3, #68]	@ 0x44
 8003854:	e002      	b.n	800385c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800386c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800386e:	4b20      	ldr	r3, [pc, #128]	@ (80038f0 <HAL_ADC_Start+0x158>)
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f003 031f 	and.w	r3, r3, #31
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10f      	bne.n	800389a <HAL_ADC_Start+0x102>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d129      	bne.n	80038dc <HAL_ADC_Start+0x144>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	689a      	ldr	r2, [r3, #8]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003896:	609a      	str	r2, [r3, #8]
 8003898:	e020      	b.n	80038dc <HAL_ADC_Start+0x144>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a15      	ldr	r2, [pc, #84]	@ (80038f4 <HAL_ADC_Start+0x15c>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d11b      	bne.n	80038dc <HAL_ADC_Start+0x144>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d114      	bne.n	80038dc <HAL_ADC_Start+0x144>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689a      	ldr	r2, [r3, #8]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80038c0:	609a      	str	r2, [r3, #8]
 80038c2:	e00b      	b.n	80038dc <HAL_ADC_Start+0x144>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c8:	f043 0210 	orr.w	r2, r3, #16
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d4:	f043 0201 	orr.w	r2, r3, #1
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3714      	adds	r7, #20
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bc80      	pop	{r7}
 80038e6:	4770      	bx	lr
 80038e8:	2000004c 	.word	0x2000004c
 80038ec:	431bde83 	.word	0x431bde83
 80038f0:	40012300 	.word	0x40012300
 80038f4:	40012000 	.word	0x40012000

080038f8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003906:	2b01      	cmp	r3, #1
 8003908:	d101      	bne.n	800390e <HAL_ADC_Stop+0x16>
 800390a:	2302      	movs	r3, #2
 800390c:	e021      	b.n	8003952 <HAL_ADC_Stop+0x5a>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	689a      	ldr	r2, [r3, #8]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 0201 	bic.w	r2, r2, #1
 8003924:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f003 0301 	and.w	r3, r3, #1
 8003930:	2b00      	cmp	r3, #0
 8003932:	d109      	bne.n	8003948 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003938:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800393c:	f023 0301 	bic.w	r3, r3, #1
 8003940:	f043 0201 	orr.w	r2, r3, #1
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	bc80      	pop	{r7}
 800395a:	4770      	bx	lr

0800395c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003966:	2300      	movs	r3, #0
 8003968:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003974:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003978:	d113      	bne.n	80039a2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003984:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003988:	d10b      	bne.n	80039a2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398e:	f043 0220 	orr.w	r2, r3, #32
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e05c      	b.n	8003a5c <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80039a2:	f7ff fe87 	bl	80036b4 <HAL_GetTick>
 80039a6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80039a8:	e01a      	b.n	80039e0 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b0:	d016      	beq.n	80039e0 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d007      	beq.n	80039c8 <HAL_ADC_PollForConversion+0x6c>
 80039b8:	f7ff fe7c 	bl	80036b4 <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	683a      	ldr	r2, [r7, #0]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d20b      	bcs.n	80039e0 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039cc:	f043 0204 	orr.w	r2, r3, #4
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e03d      	b.n	8003a5c <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d1dd      	bne.n	80039aa <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f06f 0212 	mvn.w	r2, #18
 80039f6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F2, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d123      	bne.n	8003a5a <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d11f      	bne.n	8003a5a <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a20:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d006      	beq.n	8003a36 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d111      	bne.n	8003a5a <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d105      	bne.n	8003a5a <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a52:	f043 0201 	orr.w	r2, r3, #1
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bc80      	pop	{r7}
 8003a7a:	4770      	bx	lr

08003a7c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b085      	sub	sp, #20
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003a86:	2300      	movs	r3, #0
 8003a88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d101      	bne.n	8003a98 <HAL_ADC_ConfigChannel+0x1c>
 8003a94:	2302      	movs	r3, #2
 8003a96:	e103      	b.n	8003ca0 <HAL_ADC_ConfigChannel+0x224>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2b09      	cmp	r3, #9
 8003aa6:	d925      	bls.n	8003af4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68d9      	ldr	r1, [r3, #12]
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	005b      	lsls	r3, r3, #1
 8003aba:	4413      	add	r3, r2
 8003abc:	3b1e      	subs	r3, #30
 8003abe:	2207      	movs	r2, #7
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	43da      	mvns	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	400a      	ands	r2, r1
 8003acc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	68d9      	ldr	r1, [r3, #12]
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	4618      	mov	r0, r3
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	4403      	add	r3, r0
 8003ae6:	3b1e      	subs	r3, #30
 8003ae8:	409a      	lsls	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	60da      	str	r2, [r3, #12]
 8003af2:	e022      	b.n	8003b3a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	6919      	ldr	r1, [r3, #16]
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	461a      	mov	r2, r3
 8003b02:	4613      	mov	r3, r2
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	4413      	add	r3, r2
 8003b08:	2207      	movs	r2, #7
 8003b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0e:	43da      	mvns	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	400a      	ands	r2, r1
 8003b16:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	6919      	ldr	r1, [r3, #16]
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	689a      	ldr	r2, [r3, #8]
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	4618      	mov	r0, r3
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	4403      	add	r3, r0
 8003b30:	409a      	lsls	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	430a      	orrs	r2, r1
 8003b38:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b06      	cmp	r3, #6
 8003b40:	d824      	bhi.n	8003b8c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685a      	ldr	r2, [r3, #4]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	3b05      	subs	r3, #5
 8003b54:	221f      	movs	r2, #31
 8003b56:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5a:	43da      	mvns	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	400a      	ands	r2, r1
 8003b62:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	4618      	mov	r0, r3
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	4613      	mov	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	3b05      	subs	r3, #5
 8003b7e:	fa00 f203 	lsl.w	r2, r0, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	430a      	orrs	r2, r1
 8003b88:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b8a:	e04c      	b.n	8003c26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	2b0c      	cmp	r3, #12
 8003b92:	d824      	bhi.n	8003bde <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	685a      	ldr	r2, [r3, #4]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	4413      	add	r3, r2
 8003ba4:	3b23      	subs	r3, #35	@ 0x23
 8003ba6:	221f      	movs	r2, #31
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	43da      	mvns	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	400a      	ands	r2, r1
 8003bb4:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685a      	ldr	r2, [r3, #4]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	4413      	add	r3, r2
 8003bce:	3b23      	subs	r3, #35	@ 0x23
 8003bd0:	fa00 f203 	lsl.w	r2, r0, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	631a      	str	r2, [r3, #48]	@ 0x30
 8003bdc:	e023      	b.n	8003c26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	4613      	mov	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	4413      	add	r3, r2
 8003bee:	3b41      	subs	r3, #65	@ 0x41
 8003bf0:	221f      	movs	r2, #31
 8003bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf6:	43da      	mvns	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	400a      	ands	r2, r1
 8003bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685a      	ldr	r2, [r3, #4]
 8003c12:	4613      	mov	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4413      	add	r3, r2
 8003c18:	3b41      	subs	r3, #65	@ 0x41
 8003c1a:	fa00 f203 	lsl.w	r2, r0, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	430a      	orrs	r2, r1
 8003c24:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a20      	ldr	r2, [pc, #128]	@ (8003cac <HAL_ADC_ConfigChannel+0x230>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d109      	bne.n	8003c44 <HAL_ADC_ConfigChannel+0x1c8>
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2b12      	cmp	r3, #18
 8003c36:	d105      	bne.n	8003c44 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003c38:	4b1d      	ldr	r3, [pc, #116]	@ (8003cb0 <HAL_ADC_ConfigChannel+0x234>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	4a1c      	ldr	r2, [pc, #112]	@ (8003cb0 <HAL_ADC_ConfigChannel+0x234>)
 8003c3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003c42:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a18      	ldr	r2, [pc, #96]	@ (8003cac <HAL_ADC_ConfigChannel+0x230>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d123      	bne.n	8003c96 <HAL_ADC_ConfigChannel+0x21a>
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2b10      	cmp	r3, #16
 8003c54:	d003      	beq.n	8003c5e <HAL_ADC_ConfigChannel+0x1e2>
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b11      	cmp	r3, #17
 8003c5c:	d11b      	bne.n	8003c96 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003c5e:	4b14      	ldr	r3, [pc, #80]	@ (8003cb0 <HAL_ADC_ConfigChannel+0x234>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	4a13      	ldr	r2, [pc, #76]	@ (8003cb0 <HAL_ADC_ConfigChannel+0x234>)
 8003c64:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c68:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2b10      	cmp	r3, #16
 8003c70:	d111      	bne.n	8003c96 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c72:	4b10      	ldr	r3, [pc, #64]	@ (8003cb4 <HAL_ADC_ConfigChannel+0x238>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a10      	ldr	r2, [pc, #64]	@ (8003cb8 <HAL_ADC_ConfigChannel+0x23c>)
 8003c78:	fba2 2303 	umull	r2, r3, r2, r3
 8003c7c:	0c9a      	lsrs	r2, r3, #18
 8003c7e:	4613      	mov	r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	4413      	add	r3, r2
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003c88:	e002      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f9      	bne.n	8003c8a <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3714      	adds	r7, #20
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bc80      	pop	{r7}
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	40012000 	.word	0x40012000
 8003cb0:	40012300 	.word	0x40012300
 8003cb4:	2000004c 	.word	0x2000004c
 8003cb8:	431bde83 	.word	0x431bde83

08003cbc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b085      	sub	sp, #20
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003cc4:	4b7e      	ldr	r3, [pc, #504]	@ (8003ec0 <ADC_Init+0x204>)
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	4a7d      	ldr	r2, [pc, #500]	@ (8003ec0 <ADC_Init+0x204>)
 8003cca:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003cce:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003cd0:	4b7b      	ldr	r3, [pc, #492]	@ (8003ec0 <ADC_Init+0x204>)
 8003cd2:	685a      	ldr	r2, [r3, #4]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	4979      	ldr	r1, [pc, #484]	@ (8003ec0 <ADC_Init+0x204>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003cec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6859      	ldr	r1, [r3, #4]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	691b      	ldr	r3, [r3, #16]
 8003cf8:	021a      	lsls	r2, r3, #8
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003d10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	6859      	ldr	r1, [r3, #4]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	430a      	orrs	r2, r1
 8003d22:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d32:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	6899      	ldr	r1, [r3, #8]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	68da      	ldr	r2, [r3, #12]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	430a      	orrs	r2, r1
 8003d44:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d4a:	4a5e      	ldr	r2, [pc, #376]	@ (8003ec4 <ADC_Init+0x208>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d022      	beq.n	8003d96 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	689a      	ldr	r2, [r3, #8]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003d5e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	6899      	ldr	r1, [r3, #8]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	689a      	ldr	r2, [r3, #8]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003d80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	6899      	ldr	r1, [r3, #8]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	430a      	orrs	r2, r1
 8003d92:	609a      	str	r2, [r3, #8]
 8003d94:	e00f      	b.n	8003db6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	689a      	ldr	r2, [r3, #8]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003da4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003db4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f022 0202 	bic.w	r2, r2, #2
 8003dc4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	6899      	ldr	r1, [r3, #8]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	7e1b      	ldrb	r3, [r3, #24]
 8003dd0:	005a      	lsls	r2, r3, #1
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d027      	beq.n	8003e34 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	685a      	ldr	r2, [r3, #4]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003df2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	685a      	ldr	r2, [r3, #4]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003e02:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8003e0e:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e10:	68fa      	ldr	r2, [r7, #12]
 8003e12:	fa92 f2a2 	rbit	r2, r2
 8003e16:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003e18:	68ba      	ldr	r2, [r7, #8]
 8003e1a:	fab2 f282 	clz	r2, r2
 8003e1e:	b2d2      	uxtb	r2, r2
 8003e20:	fa03 f102 	lsl.w	r1, r3, r2
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	605a      	str	r2, [r3, #4]
 8003e32:	e007      	b.n	8003e44 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e42:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003e52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	051a      	lsls	r2, r3, #20
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	430a      	orrs	r2, r1
 8003e68:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003e78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	6899      	ldr	r1, [r3, #8]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003e86:	025a      	lsls	r2, r3, #9
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689a      	ldr	r2, [r3, #8]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6899      	ldr	r1, [r3, #8]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	695b      	ldr	r3, [r3, #20]
 8003eaa:	029a      	lsls	r2, r3, #10
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	609a      	str	r2, [r3, #8]
}
 8003eb4:	bf00      	nop
 8003eb6:	3714      	adds	r7, #20
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bc80      	pop	{r7}
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	40012300 	.word	0x40012300
 8003ec4:	0f000001 	.word	0x0f000001

08003ec8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d101      	bne.n	8003eda <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e0ed      	b.n	80040b6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d102      	bne.n	8003eec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f7fe fd96 	bl	8002a18 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f042 0201 	orr.w	r2, r2, #1
 8003efa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003efc:	f7ff fbda 	bl	80036b4 <HAL_GetTick>
 8003f00:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003f02:	e012      	b.n	8003f2a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003f04:	f7ff fbd6 	bl	80036b4 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b0a      	cmp	r3, #10
 8003f10:	d90b      	bls.n	8003f2a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f16:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2205      	movs	r2, #5
 8003f22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e0c5      	b.n	80040b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d0e5      	beq.n	8003f04 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f022 0202 	bic.w	r2, r2, #2
 8003f46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f48:	f7ff fbb4 	bl	80036b4 <HAL_GetTick>
 8003f4c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003f4e:	e012      	b.n	8003f76 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003f50:	f7ff fbb0 	bl	80036b4 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	2b0a      	cmp	r3, #10
 8003f5c:	d90b      	bls.n	8003f76 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f62:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2205      	movs	r2, #5
 8003f6e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e09f      	b.n	80040b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1e5      	bne.n	8003f50 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	7e1b      	ldrb	r3, [r3, #24]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d108      	bne.n	8003f9e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003f9a:	601a      	str	r2, [r3, #0]
 8003f9c:	e007      	b.n	8003fae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003fac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	7e5b      	ldrb	r3, [r3, #25]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d108      	bne.n	8003fc8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	e007      	b.n	8003fd8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fd6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	7e9b      	ldrb	r3, [r3, #26]
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d108      	bne.n	8003ff2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f042 0220 	orr.w	r2, r2, #32
 8003fee:	601a      	str	r2, [r3, #0]
 8003ff0:	e007      	b.n	8004002 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f022 0220 	bic.w	r2, r2, #32
 8004000:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	7edb      	ldrb	r3, [r3, #27]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d108      	bne.n	800401c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0210 	bic.w	r2, r2, #16
 8004018:	601a      	str	r2, [r3, #0]
 800401a:	e007      	b.n	800402c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f042 0210 	orr.w	r2, r2, #16
 800402a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	7f1b      	ldrb	r3, [r3, #28]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d108      	bne.n	8004046 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f042 0208 	orr.w	r2, r2, #8
 8004042:	601a      	str	r2, [r3, #0]
 8004044:	e007      	b.n	8004056 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f022 0208 	bic.w	r2, r2, #8
 8004054:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	7f5b      	ldrb	r3, [r3, #29]
 800405a:	2b01      	cmp	r3, #1
 800405c:	d108      	bne.n	8004070 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f042 0204 	orr.w	r2, r2, #4
 800406c:	601a      	str	r2, [r3, #0]
 800406e:	e007      	b.n	8004080 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0204 	bic.w	r2, r2, #4
 800407e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689a      	ldr	r2, [r3, #8]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	431a      	orrs	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	431a      	orrs	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	695b      	ldr	r3, [r3, #20]
 8004094:	ea42 0103 	orr.w	r1, r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	1e5a      	subs	r2, r3, #1
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	430a      	orrs	r2, r1
 80040a4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
	...

080040c0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b087      	sub	sp, #28
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040d6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80040d8:	7cfb      	ldrb	r3, [r7, #19]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d003      	beq.n	80040e6 <HAL_CAN_ConfigFilter+0x26>
 80040de:	7cfb      	ldrb	r3, [r7, #19]
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	f040 80be 	bne.w	8004262 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80040e6:	4b65      	ldr	r3, [pc, #404]	@ (800427c <HAL_CAN_ConfigFilter+0x1bc>)
 80040e8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80040f0:	f043 0201 	orr.w	r2, r3, #1
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004100:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004114:	021b      	lsls	r3, r3, #8
 8004116:	431a      	orrs	r2, r3
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	f003 031f 	and.w	r3, r3, #31
 8004126:	2201      	movs	r2, #1
 8004128:	fa02 f303 	lsl.w	r3, r2, r3
 800412c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	43db      	mvns	r3, r3
 8004138:	401a      	ands	r2, r3
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	69db      	ldr	r3, [r3, #28]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d123      	bne.n	8004190 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	43db      	mvns	r3, r3
 8004152:	401a      	ands	r2, r3
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004166:	683a      	ldr	r2, [r7, #0]
 8004168:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800416a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	3248      	adds	r2, #72	@ 0x48
 8004170:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004184:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004186:	6979      	ldr	r1, [r7, #20]
 8004188:	3348      	adds	r3, #72	@ 0x48
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	440b      	add	r3, r1
 800418e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	69db      	ldr	r3, [r3, #28]
 8004194:	2b01      	cmp	r3, #1
 8004196:	d122      	bne.n	80041de <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	431a      	orrs	r2, r3
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80041b4:	683a      	ldr	r2, [r7, #0]
 80041b6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80041b8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	3248      	adds	r2, #72	@ 0x48
 80041be:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80041d2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80041d4:	6979      	ldr	r1, [r7, #20]
 80041d6:	3348      	adds	r3, #72	@ 0x48
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	440b      	add	r3, r1
 80041dc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d109      	bne.n	80041fa <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	43db      	mvns	r3, r3
 80041f0:	401a      	ands	r2, r3
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80041f8:	e007      	b.n	800420a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	431a      	orrs	r2, r3
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	691b      	ldr	r3, [r3, #16]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d109      	bne.n	8004226 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	43db      	mvns	r3, r3
 800421c:	401a      	ands	r2, r3
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8004224:	e007      	b.n	8004236 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	431a      	orrs	r2, r3
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	2b01      	cmp	r3, #1
 800423c:	d107      	bne.n	800424e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	431a      	orrs	r2, r3
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004254:	f023 0201 	bic.w	r2, r3, #1
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800425e:	2300      	movs	r3, #0
 8004260:	e006      	b.n	8004270 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004266:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
  }
}
 8004270:	4618      	mov	r0, r3
 8004272:	371c      	adds	r7, #28
 8004274:	46bd      	mov	sp, r7
 8004276:	bc80      	pop	{r7}
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	40006400 	.word	0x40006400

08004280 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b084      	sub	sp, #16
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b01      	cmp	r3, #1
 8004292:	d12e      	bne.n	80042f2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2202      	movs	r2, #2
 8004298:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f022 0201 	bic.w	r2, r2, #1
 80042aa:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80042ac:	f7ff fa02 	bl	80036b4 <HAL_GetTick>
 80042b0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80042b2:	e012      	b.n	80042da <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80042b4:	f7ff f9fe 	bl	80036b4 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b0a      	cmp	r3, #10
 80042c0:	d90b      	bls.n	80042da <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2205      	movs	r2, #5
 80042d2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e012      	b.n	8004300 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1e5      	bne.n	80042b4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80042ee:	2300      	movs	r3, #0
 80042f0:	e006      	b.n	8004300 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
  }
}
 8004300:	4618      	mov	r0, r3
 8004302:	3710      	adds	r7, #16
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}

08004308 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004308:	b480      	push	{r7}
 800430a:	b089      	sub	sp, #36	@ 0x24
 800430c:	af00      	add	r7, sp, #0
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	607a      	str	r2, [r7, #4]
 8004314:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f893 3020 	ldrb.w	r3, [r3, #32]
 800431c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004326:	7ffb      	ldrb	r3, [r7, #31]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d003      	beq.n	8004334 <HAL_CAN_AddTxMessage+0x2c>
 800432c:	7ffb      	ldrb	r3, [r7, #31]
 800432e:	2b02      	cmp	r3, #2
 8004330:	f040 80ad 	bne.w	800448e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10a      	bne.n	8004354 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004344:	2b00      	cmp	r3, #0
 8004346:	d105      	bne.n	8004354 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800434e:	2b00      	cmp	r3, #0
 8004350:	f000 8095 	beq.w	800447e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	0e1b      	lsrs	r3, r3, #24
 8004358:	f003 0303 	and.w	r3, r3, #3
 800435c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800435e:	2201      	movs	r2, #1
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	409a      	lsls	r2, r3
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d10d      	bne.n	800438c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800437a:	68f9      	ldr	r1, [r7, #12]
 800437c:	6809      	ldr	r1, [r1, #0]
 800437e:	431a      	orrs	r2, r3
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	3318      	adds	r3, #24
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	440b      	add	r3, r1
 8004388:	601a      	str	r2, [r3, #0]
 800438a:	e00f      	b.n	80043ac <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004396:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800439c:	68f9      	ldr	r1, [r7, #12]
 800439e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80043a0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	3318      	adds	r3, #24
 80043a6:	011b      	lsls	r3, r3, #4
 80043a8:	440b      	add	r3, r1
 80043aa:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6819      	ldr	r1, [r3, #0]
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	691a      	ldr	r2, [r3, #16]
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	3318      	adds	r3, #24
 80043b8:	011b      	lsls	r3, r3, #4
 80043ba:	440b      	add	r3, r1
 80043bc:	3304      	adds	r3, #4
 80043be:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	7d1b      	ldrb	r3, [r3, #20]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d111      	bne.n	80043ec <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	3318      	adds	r3, #24
 80043d0:	011b      	lsls	r3, r3, #4
 80043d2:	4413      	add	r3, r2
 80043d4:	3304      	adds	r3, #4
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68fa      	ldr	r2, [r7, #12]
 80043da:	6811      	ldr	r1, [r2, #0]
 80043dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	3318      	adds	r3, #24
 80043e4:	011b      	lsls	r3, r3, #4
 80043e6:	440b      	add	r3, r1
 80043e8:	3304      	adds	r3, #4
 80043ea:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	3307      	adds	r3, #7
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	061a      	lsls	r2, r3, #24
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	3306      	adds	r3, #6
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	041b      	lsls	r3, r3, #16
 80043fc:	431a      	orrs	r2, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	3305      	adds	r3, #5
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	021b      	lsls	r3, r3, #8
 8004406:	4313      	orrs	r3, r2
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	3204      	adds	r2, #4
 800440c:	7812      	ldrb	r2, [r2, #0]
 800440e:	4610      	mov	r0, r2
 8004410:	68fa      	ldr	r2, [r7, #12]
 8004412:	6811      	ldr	r1, [r2, #0]
 8004414:	ea43 0200 	orr.w	r2, r3, r0
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	011b      	lsls	r3, r3, #4
 800441c:	440b      	add	r3, r1
 800441e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004422:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	3303      	adds	r3, #3
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	061a      	lsls	r2, r3, #24
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	3302      	adds	r3, #2
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	041b      	lsls	r3, r3, #16
 8004434:	431a      	orrs	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	3301      	adds	r3, #1
 800443a:	781b      	ldrb	r3, [r3, #0]
 800443c:	021b      	lsls	r3, r3, #8
 800443e:	4313      	orrs	r3, r2
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	7812      	ldrb	r2, [r2, #0]
 8004444:	4610      	mov	r0, r2
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	6811      	ldr	r1, [r2, #0]
 800444a:	ea43 0200 	orr.w	r2, r3, r0
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	011b      	lsls	r3, r3, #4
 8004452:	440b      	add	r3, r1
 8004454:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8004458:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	3318      	adds	r3, #24
 8004462:	011b      	lsls	r3, r3, #4
 8004464:	4413      	add	r3, r2
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68fa      	ldr	r2, [r7, #12]
 800446a:	6811      	ldr	r1, [r2, #0]
 800446c:	f043 0201 	orr.w	r2, r3, #1
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	3318      	adds	r3, #24
 8004474:	011b      	lsls	r3, r3, #4
 8004476:	440b      	add	r3, r1
 8004478:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800447a:	2300      	movs	r3, #0
 800447c:	e00e      	b.n	800449c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004482:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e006      	b.n	800449c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004492:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
  }
}
 800449c:	4618      	mov	r0, r3
 800449e:	3724      	adds	r7, #36	@ 0x24
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bc80      	pop	{r7}
 80044a4:	4770      	bx	lr

080044a6 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80044a6:	b480      	push	{r7}
 80044a8:	b087      	sub	sp, #28
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	60f8      	str	r0, [r7, #12]
 80044ae:	60b9      	str	r1, [r7, #8]
 80044b0:	607a      	str	r2, [r7, #4]
 80044b2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044ba:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80044bc:	7dfb      	ldrb	r3, [r7, #23]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d003      	beq.n	80044ca <HAL_CAN_GetRxMessage+0x24>
 80044c2:	7dfb      	ldrb	r3, [r7, #23]
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	f040 8103 	bne.w	80046d0 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d10e      	bne.n	80044ee <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	f003 0303 	and.w	r3, r3, #3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d116      	bne.n	800450c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e0f7      	b.n	80046de <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	f003 0303 	and.w	r3, r3, #3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d107      	bne.n	800450c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004500:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e0e8      	b.n	80046de <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	331b      	adds	r3, #27
 8004514:	011b      	lsls	r3, r3, #4
 8004516:	4413      	add	r3, r2
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0204 	and.w	r2, r3, #4
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d10c      	bne.n	8004544 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	331b      	adds	r3, #27
 8004532:	011b      	lsls	r3, r3, #4
 8004534:	4413      	add	r3, r2
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	0d5b      	lsrs	r3, r3, #21
 800453a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	601a      	str	r2, [r3, #0]
 8004542:	e00b      	b.n	800455c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	331b      	adds	r3, #27
 800454c:	011b      	lsls	r3, r3, #4
 800454e:	4413      	add	r3, r2
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	08db      	lsrs	r3, r3, #3
 8004554:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	331b      	adds	r3, #27
 8004564:	011b      	lsls	r3, r3, #4
 8004566:	4413      	add	r3, r2
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0202 	and.w	r2, r3, #2
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	331b      	adds	r3, #27
 800457a:	011b      	lsls	r3, r3, #4
 800457c:	4413      	add	r3, r2
 800457e:	3304      	adds	r3, #4
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0308 	and.w	r3, r3, #8
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2208      	movs	r2, #8
 800458e:	611a      	str	r2, [r3, #16]
 8004590:	e00b      	b.n	80045aa <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	331b      	adds	r3, #27
 800459a:	011b      	lsls	r3, r3, #4
 800459c:	4413      	add	r3, r2
 800459e:	3304      	adds	r3, #4
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 020f 	and.w	r2, r3, #15
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	331b      	adds	r3, #27
 80045b2:	011b      	lsls	r3, r3, #4
 80045b4:	4413      	add	r3, r2
 80045b6:	3304      	adds	r3, #4
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	0a1b      	lsrs	r3, r3, #8
 80045bc:	b2da      	uxtb	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	331b      	adds	r3, #27
 80045ca:	011b      	lsls	r3, r3, #4
 80045cc:	4413      	add	r3, r2
 80045ce:	3304      	adds	r3, #4
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	0c1b      	lsrs	r3, r3, #16
 80045d4:	b29a      	uxth	r2, r3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	011b      	lsls	r3, r3, #4
 80045e2:	4413      	add	r3, r2
 80045e4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	b2da      	uxtb	r2, r3
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	011b      	lsls	r3, r3, #4
 80045f8:	4413      	add	r3, r2
 80045fa:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	0a1a      	lsrs	r2, r3, #8
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	3301      	adds	r3, #1
 8004606:	b2d2      	uxtb	r2, r2
 8004608:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	011b      	lsls	r3, r3, #4
 8004612:	4413      	add	r3, r2
 8004614:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	0c1a      	lsrs	r2, r3, #16
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	3302      	adds	r3, #2
 8004620:	b2d2      	uxtb	r2, r2
 8004622:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	4413      	add	r3, r2
 800462e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	0e1a      	lsrs	r2, r3, #24
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	3303      	adds	r3, #3
 800463a:	b2d2      	uxtb	r2, r2
 800463c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	011b      	lsls	r3, r3, #4
 8004646:	4413      	add	r3, r2
 8004648:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	3304      	adds	r3, #4
 8004652:	b2d2      	uxtb	r2, r2
 8004654:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	011b      	lsls	r3, r3, #4
 800465e:	4413      	add	r3, r2
 8004660:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	0a1a      	lsrs	r2, r3, #8
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	3305      	adds	r3, #5
 800466c:	b2d2      	uxtb	r2, r2
 800466e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	011b      	lsls	r3, r3, #4
 8004678:	4413      	add	r3, r2
 800467a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	0c1a      	lsrs	r2, r3, #16
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	3306      	adds	r3, #6
 8004686:	b2d2      	uxtb	r2, r2
 8004688:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	011b      	lsls	r3, r3, #4
 8004692:	4413      	add	r3, r2
 8004694:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	0e1a      	lsrs	r2, r3, #24
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	3307      	adds	r3, #7
 80046a0:	b2d2      	uxtb	r2, r2
 80046a2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d108      	bne.n	80046bc <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68da      	ldr	r2, [r3, #12]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f042 0220 	orr.w	r2, r2, #32
 80046b8:	60da      	str	r2, [r3, #12]
 80046ba:	e007      	b.n	80046cc <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	691a      	ldr	r2, [r3, #16]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f042 0220 	orr.w	r2, r2, #32
 80046ca:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80046cc:	2300      	movs	r3, #0
 80046ce:	e006      	b.n	80046de <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
  }
}
 80046de:	4618      	mov	r0, r3
 80046e0:	371c      	adds	r7, #28
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bc80      	pop	{r7}
 80046e6:	4770      	bx	lr

080046e8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046f8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80046fa:	7bfb      	ldrb	r3, [r7, #15]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d002      	beq.n	8004706 <HAL_CAN_ActivateNotification+0x1e>
 8004700:	7bfb      	ldrb	r3, [r7, #15]
 8004702:	2b02      	cmp	r3, #2
 8004704:	d109      	bne.n	800471a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6959      	ldr	r1, [r3, #20]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004716:	2300      	movs	r3, #0
 8004718:	e006      	b.n	8004728 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
  }
}
 8004728:	4618      	mov	r0, r3
 800472a:	3714      	adds	r7, #20
 800472c:	46bd      	mov	sp, r7
 800472e:	bc80      	pop	{r7}
 8004730:	4770      	bx	lr

08004732 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b08a      	sub	sp, #40	@ 0x28
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800473a:	2300      	movs	r3, #0
 800473c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	691b      	ldr	r3, [r3, #16]
 8004764:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800476e:	6a3b      	ldr	r3, [r7, #32]
 8004770:	f003 0301 	and.w	r3, r3, #1
 8004774:	2b00      	cmp	r3, #0
 8004776:	d07c      	beq.n	8004872 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b00      	cmp	r3, #0
 8004780:	d023      	beq.n	80047ca <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	2201      	movs	r2, #1
 8004788:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	f003 0302 	and.w	r3, r3, #2
 8004790:	2b00      	cmp	r3, #0
 8004792:	d003      	beq.n	800479c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 f983 	bl	8004aa0 <HAL_CAN_TxMailbox0CompleteCallback>
 800479a:	e016      	b.n	80047ca <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	f003 0304 	and.w	r3, r3, #4
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d004      	beq.n	80047b0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80047a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80047ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80047ae:	e00c      	b.n	80047ca <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	f003 0308 	and.w	r3, r3, #8
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d004      	beq.n	80047c4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80047ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80047c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80047c2:	e002      	b.n	80047ca <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 f986 	bl	8004ad6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d024      	beq.n	800481e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047dc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d003      	beq.n	80047f0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f000 f962 	bl	8004ab2 <HAL_CAN_TxMailbox1CompleteCallback>
 80047ee:	e016      	b.n	800481e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d004      	beq.n	8004804 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80047fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004800:	627b      	str	r3, [r7, #36]	@ 0x24
 8004802:	e00c      	b.n	800481e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800480a:	2b00      	cmp	r3, #0
 800480c:	d004      	beq.n	8004818 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800480e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004810:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004814:	627b      	str	r3, [r7, #36]	@ 0x24
 8004816:	e002      	b.n	800481e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 f965 	bl	8004ae8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004824:	2b00      	cmp	r3, #0
 8004826:	d024      	beq.n	8004872 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004830:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004832:	69bb      	ldr	r3, [r7, #24]
 8004834:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d003      	beq.n	8004844 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 f941 	bl	8004ac4 <HAL_CAN_TxMailbox2CompleteCallback>
 8004842:	e016      	b.n	8004872 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d004      	beq.n	8004858 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800484e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004850:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004854:	627b      	str	r3, [r7, #36]	@ 0x24
 8004856:	e00c      	b.n	8004872 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d004      	beq.n	800486c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004868:	627b      	str	r3, [r7, #36]	@ 0x24
 800486a:	e002      	b.n	8004872 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f000 f944 	bl	8004afa <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004872:	6a3b      	ldr	r3, [r7, #32]
 8004874:	f003 0308 	and.w	r3, r3, #8
 8004878:	2b00      	cmp	r3, #0
 800487a:	d00c      	beq.n	8004896 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	f003 0310 	and.w	r3, r3, #16
 8004882:	2b00      	cmp	r3, #0
 8004884:	d007      	beq.n	8004896 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004888:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800488c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2210      	movs	r2, #16
 8004894:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004896:	6a3b      	ldr	r3, [r7, #32]
 8004898:	f003 0304 	and.w	r3, r3, #4
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00b      	beq.n	80048b8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	f003 0308 	and.w	r3, r3, #8
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d006      	beq.n	80048b8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2208      	movs	r2, #8
 80048b0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f000 f92a 	bl	8004b0c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80048b8:	6a3b      	ldr	r3, [r7, #32]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d009      	beq.n	80048d6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	f003 0303 	and.w	r3, r3, #3
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d002      	beq.n	80048d6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f7fd f8fb 	bl	8001acc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80048d6:	6a3b      	ldr	r3, [r7, #32]
 80048d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d00c      	beq.n	80048fa <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	f003 0310 	and.w	r3, r3, #16
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d007      	beq.n	80048fa <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80048ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80048f0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2210      	movs	r2, #16
 80048f8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80048fa:	6a3b      	ldr	r3, [r7, #32]
 80048fc:	f003 0320 	and.w	r3, r3, #32
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00b      	beq.n	800491c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	f003 0308 	and.w	r3, r3, #8
 800490a:	2b00      	cmp	r3, #0
 800490c:	d006      	beq.n	800491c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	2208      	movs	r2, #8
 8004914:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 f90a 	bl	8004b30 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800491c:	6a3b      	ldr	r3, [r7, #32]
 800491e:	f003 0310 	and.w	r3, r3, #16
 8004922:	2b00      	cmp	r3, #0
 8004924:	d009      	beq.n	800493a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	f003 0303 	and.w	r3, r3, #3
 8004930:	2b00      	cmp	r3, #0
 8004932:	d002      	beq.n	800493a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 f8f2 	bl	8004b1e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800493a:	6a3b      	ldr	r3, [r7, #32]
 800493c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00b      	beq.n	800495c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	f003 0310 	and.w	r3, r3, #16
 800494a:	2b00      	cmp	r3, #0
 800494c:	d006      	beq.n	800495c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2210      	movs	r2, #16
 8004954:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f000 f8f3 	bl	8004b42 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800495c:	6a3b      	ldr	r3, [r7, #32]
 800495e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00b      	beq.n	800497e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	f003 0308 	and.w	r3, r3, #8
 800496c:	2b00      	cmp	r3, #0
 800496e:	d006      	beq.n	800497e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2208      	movs	r2, #8
 8004976:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 f8eb 	bl	8004b54 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800497e:	6a3b      	ldr	r3, [r7, #32]
 8004980:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d07b      	beq.n	8004a80 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	f003 0304 	and.w	r3, r3, #4
 800498e:	2b00      	cmp	r3, #0
 8004990:	d072      	beq.n	8004a78 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004992:	6a3b      	ldr	r3, [r7, #32]
 8004994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004998:	2b00      	cmp	r3, #0
 800499a:	d008      	beq.n	80049ae <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d003      	beq.n	80049ae <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80049a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a8:	f043 0301 	orr.w	r3, r3, #1
 80049ac:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80049ae:	6a3b      	ldr	r3, [r7, #32]
 80049b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d008      	beq.n	80049ca <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80049c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c4:	f043 0302 	orr.w	r3, r3, #2
 80049c8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80049ca:	6a3b      	ldr	r3, [r7, #32]
 80049cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d008      	beq.n	80049e6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d003      	beq.n	80049e6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80049de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e0:	f043 0304 	orr.w	r3, r3, #4
 80049e4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80049e6:	6a3b      	ldr	r3, [r7, #32]
 80049e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d043      	beq.n	8004a78 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d03e      	beq.n	8004a78 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a00:	2b60      	cmp	r3, #96	@ 0x60
 8004a02:	d02b      	beq.n	8004a5c <HAL_CAN_IRQHandler+0x32a>
 8004a04:	2b60      	cmp	r3, #96	@ 0x60
 8004a06:	d82e      	bhi.n	8004a66 <HAL_CAN_IRQHandler+0x334>
 8004a08:	2b50      	cmp	r3, #80	@ 0x50
 8004a0a:	d022      	beq.n	8004a52 <HAL_CAN_IRQHandler+0x320>
 8004a0c:	2b50      	cmp	r3, #80	@ 0x50
 8004a0e:	d82a      	bhi.n	8004a66 <HAL_CAN_IRQHandler+0x334>
 8004a10:	2b40      	cmp	r3, #64	@ 0x40
 8004a12:	d019      	beq.n	8004a48 <HAL_CAN_IRQHandler+0x316>
 8004a14:	2b40      	cmp	r3, #64	@ 0x40
 8004a16:	d826      	bhi.n	8004a66 <HAL_CAN_IRQHandler+0x334>
 8004a18:	2b30      	cmp	r3, #48	@ 0x30
 8004a1a:	d010      	beq.n	8004a3e <HAL_CAN_IRQHandler+0x30c>
 8004a1c:	2b30      	cmp	r3, #48	@ 0x30
 8004a1e:	d822      	bhi.n	8004a66 <HAL_CAN_IRQHandler+0x334>
 8004a20:	2b10      	cmp	r3, #16
 8004a22:	d002      	beq.n	8004a2a <HAL_CAN_IRQHandler+0x2f8>
 8004a24:	2b20      	cmp	r3, #32
 8004a26:	d005      	beq.n	8004a34 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004a28:	e01d      	b.n	8004a66 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a2c:	f043 0308 	orr.w	r3, r3, #8
 8004a30:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004a32:	e019      	b.n	8004a68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a36:	f043 0310 	orr.w	r3, r3, #16
 8004a3a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004a3c:	e014      	b.n	8004a68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a40:	f043 0320 	orr.w	r3, r3, #32
 8004a44:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004a46:	e00f      	b.n	8004a68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a4e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004a50:	e00a      	b.n	8004a68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a58:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004a5a:	e005      	b.n	8004a68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a62:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004a64:	e000      	b.n	8004a68 <HAL_CAN_IRQHandler+0x336>
            break;
 8004a66:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	699a      	ldr	r2, [r3, #24]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004a76:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2204      	movs	r2, #4
 8004a7e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d008      	beq.n	8004a98 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f000 f867 	bl	8004b66 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004a98:	bf00      	nop
 8004a9a:	3728      	adds	r7, #40	@ 0x28
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bc80      	pop	{r7}
 8004ab0:	4770      	bx	lr

08004ab2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004ab2:	b480      	push	{r7}
 8004ab4:	b083      	sub	sp, #12
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004aba:	bf00      	nop
 8004abc:	370c      	adds	r7, #12
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bc80      	pop	{r7}
 8004ac2:	4770      	bx	lr

08004ac4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004acc:	bf00      	nop
 8004ace:	370c      	adds	r7, #12
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bc80      	pop	{r7}
 8004ad4:	4770      	bx	lr

08004ad6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004ad6:	b480      	push	{r7}
 8004ad8:	b083      	sub	sp, #12
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004ade:	bf00      	nop
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bc80      	pop	{r7}
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bc80      	pop	{r7}
 8004af8:	4770      	bx	lr

08004afa <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004afa:	b480      	push	{r7}
 8004afc:	b083      	sub	sp, #12
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004b02:	bf00      	nop
 8004b04:	370c      	adds	r7, #12
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bc80      	pop	{r7}
 8004b0a:	4770      	bx	lr

08004b0c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bc80      	pop	{r7}
 8004b1c:	4770      	bx	lr

08004b1e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b083      	sub	sp, #12
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004b26:	bf00      	nop
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bc80      	pop	{r7}
 8004b2e:	4770      	bx	lr

08004b30 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bc80      	pop	{r7}
 8004b40:	4770      	bx	lr

08004b42 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b083      	sub	sp, #12
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004b4a:	bf00      	nop
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bc80      	pop	{r7}
 8004b52:	4770      	bx	lr

08004b54 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bc80      	pop	{r7}
 8004b64:	4770      	bx	lr

08004b66 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b083      	sub	sp, #12
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004b6e:	bf00      	nop
 8004b70:	370c      	adds	r7, #12
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bc80      	pop	{r7}
 8004b76:	4770      	bx	lr

08004b78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b085      	sub	sp, #20
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b88:	4b0c      	ldr	r3, [pc, #48]	@ (8004bbc <__NVIC_SetPriorityGrouping+0x44>)
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b8e:	68ba      	ldr	r2, [r7, #8]
 8004b90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004b94:	4013      	ands	r3, r2
 8004b96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ba0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004ba4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ba8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004baa:	4a04      	ldr	r2, [pc, #16]	@ (8004bbc <__NVIC_SetPriorityGrouping+0x44>)
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	60d3      	str	r3, [r2, #12]
}
 8004bb0:	bf00      	nop
 8004bb2:	3714      	adds	r7, #20
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bc80      	pop	{r7}
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	e000ed00 	.word	0xe000ed00

08004bc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004bc4:	4b04      	ldr	r3, [pc, #16]	@ (8004bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	0a1b      	lsrs	r3, r3, #8
 8004bca:	f003 0307 	and.w	r3, r3, #7
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bc80      	pop	{r7}
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	e000ed00 	.word	0xe000ed00

08004bdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	4603      	mov	r3, r0
 8004be4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	db0b      	blt.n	8004c06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bee:	79fb      	ldrb	r3, [r7, #7]
 8004bf0:	f003 021f 	and.w	r2, r3, #31
 8004bf4:	4906      	ldr	r1, [pc, #24]	@ (8004c10 <__NVIC_EnableIRQ+0x34>)
 8004bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bfa:	095b      	lsrs	r3, r3, #5
 8004bfc:	2001      	movs	r0, #1
 8004bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8004c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004c06:	bf00      	nop
 8004c08:	370c      	adds	r7, #12
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bc80      	pop	{r7}
 8004c0e:	4770      	bx	lr
 8004c10:	e000e100 	.word	0xe000e100

08004c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	6039      	str	r1, [r7, #0]
 8004c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	db0a      	blt.n	8004c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	b2da      	uxtb	r2, r3
 8004c2c:	490c      	ldr	r1, [pc, #48]	@ (8004c60 <__NVIC_SetPriority+0x4c>)
 8004c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c32:	0112      	lsls	r2, r2, #4
 8004c34:	b2d2      	uxtb	r2, r2
 8004c36:	440b      	add	r3, r1
 8004c38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c3c:	e00a      	b.n	8004c54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	b2da      	uxtb	r2, r3
 8004c42:	4908      	ldr	r1, [pc, #32]	@ (8004c64 <__NVIC_SetPriority+0x50>)
 8004c44:	79fb      	ldrb	r3, [r7, #7]
 8004c46:	f003 030f 	and.w	r3, r3, #15
 8004c4a:	3b04      	subs	r3, #4
 8004c4c:	0112      	lsls	r2, r2, #4
 8004c4e:	b2d2      	uxtb	r2, r2
 8004c50:	440b      	add	r3, r1
 8004c52:	761a      	strb	r2, [r3, #24]
}
 8004c54:	bf00      	nop
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bc80      	pop	{r7}
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	e000e100 	.word	0xe000e100
 8004c64:	e000ed00 	.word	0xe000ed00

08004c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b089      	sub	sp, #36	@ 0x24
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f003 0307 	and.w	r3, r3, #7
 8004c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	f1c3 0307 	rsb	r3, r3, #7
 8004c82:	2b04      	cmp	r3, #4
 8004c84:	bf28      	it	cs
 8004c86:	2304      	movcs	r3, #4
 8004c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	3304      	adds	r3, #4
 8004c8e:	2b06      	cmp	r3, #6
 8004c90:	d902      	bls.n	8004c98 <NVIC_EncodePriority+0x30>
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	3b03      	subs	r3, #3
 8004c96:	e000      	b.n	8004c9a <NVIC_EncodePriority+0x32>
 8004c98:	2300      	movs	r3, #0
 8004c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8004ca0:	69bb      	ldr	r3, [r7, #24]
 8004ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca6:	43da      	mvns	r2, r3
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	401a      	ands	r2, r3
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8004cba:	43d9      	mvns	r1, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cc0:	4313      	orrs	r3, r2
         );
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3724      	adds	r7, #36	@ 0x24
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bc80      	pop	{r7}
 8004cca:	4770      	bx	lr

08004ccc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b082      	sub	sp, #8
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004cdc:	d301      	bcc.n	8004ce2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e00f      	b.n	8004d02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8004d0c <SysTick_Config+0x40>)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004cea:	210f      	movs	r1, #15
 8004cec:	f04f 30ff 	mov.w	r0, #4294967295
 8004cf0:	f7ff ff90 	bl	8004c14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004cf4:	4b05      	ldr	r3, [pc, #20]	@ (8004d0c <SysTick_Config+0x40>)
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004cfa:	4b04      	ldr	r3, [pc, #16]	@ (8004d0c <SysTick_Config+0x40>)
 8004cfc:	2207      	movs	r2, #7
 8004cfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3708      	adds	r7, #8
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	e000e010 	.word	0xe000e010

08004d10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f7ff ff2d 	bl	8004b78 <__NVIC_SetPriorityGrouping>
}
 8004d1e:	bf00      	nop
 8004d20:	3708      	adds	r7, #8
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b086      	sub	sp, #24
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	60b9      	str	r1, [r7, #8]
 8004d30:	607a      	str	r2, [r7, #4]
 8004d32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004d34:	2300      	movs	r3, #0
 8004d36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004d38:	f7ff ff42 	bl	8004bc0 <__NVIC_GetPriorityGrouping>
 8004d3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	68b9      	ldr	r1, [r7, #8]
 8004d42:	6978      	ldr	r0, [r7, #20]
 8004d44:	f7ff ff90 	bl	8004c68 <NVIC_EncodePriority>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d4e:	4611      	mov	r1, r2
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7ff ff5f 	bl	8004c14 <__NVIC_SetPriority>
}
 8004d56:	bf00      	nop
 8004d58:	3718      	adds	r7, #24
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}

08004d5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d5e:	b580      	push	{r7, lr}
 8004d60:	b082      	sub	sp, #8
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	4603      	mov	r3, r0
 8004d66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f7ff ff35 	bl	8004bdc <__NVIC_EnableIRQ>
}
 8004d72:	bf00      	nop
 8004d74:	3708      	adds	r7, #8
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b082      	sub	sp, #8
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f7ff ffa2 	bl	8004ccc <SysTick_Config>
 8004d88:	4603      	mov	r3, r0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3708      	adds	r7, #8
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
	...

08004d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b087      	sub	sp, #28
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004da2:	e16f      	b.n	8005084 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	2101      	movs	r1, #1
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	fa01 f303 	lsl.w	r3, r1, r3
 8004db0:	4013      	ands	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f000 8161 	beq.w	800507e <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f003 0303 	and.w	r3, r3, #3
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d005      	beq.n	8004dd4 <HAL_GPIO_Init+0x40>
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f003 0303 	and.w	r3, r3, #3
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d130      	bne.n	8004e36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	005b      	lsls	r3, r3, #1
 8004dde:	2203      	movs	r2, #3
 8004de0:	fa02 f303 	lsl.w	r3, r2, r3
 8004de4:	43db      	mvns	r3, r3
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	4013      	ands	r3, r2
 8004dea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	68da      	ldr	r2, [r3, #12]
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	005b      	lsls	r3, r3, #1
 8004df4:	fa02 f303 	lsl.w	r3, r2, r3
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	693a      	ldr	r2, [r7, #16]
 8004e02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e12:	43db      	mvns	r3, r3
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	4013      	ands	r3, r2
 8004e18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	091b      	lsrs	r3, r3, #4
 8004e20:	f003 0201 	and.w	r2, r3, #1
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2a:	693a      	ldr	r2, [r7, #16]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f003 0303 	and.w	r3, r3, #3
 8004e3e:	2b03      	cmp	r3, #3
 8004e40:	d017      	beq.n	8004e72 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	2203      	movs	r2, #3
 8004e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e52:	43db      	mvns	r3, r3
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	4013      	ands	r3, r2
 8004e58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	689a      	ldr	r2, [r3, #8]
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	fa02 f303 	lsl.w	r3, r2, r3
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f003 0303 	and.w	r3, r3, #3
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d123      	bne.n	8004ec6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	08da      	lsrs	r2, r3, #3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	3208      	adds	r2, #8
 8004e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	f003 0307 	and.w	r3, r3, #7
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	220f      	movs	r2, #15
 8004e96:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9a:	43db      	mvns	r3, r3
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	691a      	ldr	r2, [r3, #16]
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f003 0307 	and.w	r3, r3, #7
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb2:	693a      	ldr	r2, [r7, #16]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	08da      	lsrs	r2, r3, #3
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	3208      	adds	r2, #8
 8004ec0:	6939      	ldr	r1, [r7, #16]
 8004ec2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	005b      	lsls	r3, r3, #1
 8004ed0:	2203      	movs	r2, #3
 8004ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed6:	43db      	mvns	r3, r3
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	4013      	ands	r3, r2
 8004edc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f003 0203 	and.w	r2, r3, #3
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	fa02 f303 	lsl.w	r3, r2, r3
 8004eee:	693a      	ldr	r2, [r7, #16]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	693a      	ldr	r2, [r7, #16]
 8004ef8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	f000 80bb 	beq.w	800507e <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f08:	2300      	movs	r3, #0
 8004f0a:	60bb      	str	r3, [r7, #8]
 8004f0c:	4b64      	ldr	r3, [pc, #400]	@ (80050a0 <HAL_GPIO_Init+0x30c>)
 8004f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f10:	4a63      	ldr	r2, [pc, #396]	@ (80050a0 <HAL_GPIO_Init+0x30c>)
 8004f12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f16:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f18:	4b61      	ldr	r3, [pc, #388]	@ (80050a0 <HAL_GPIO_Init+0x30c>)
 8004f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f20:	60bb      	str	r3, [r7, #8]
 8004f22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004f24:	4a5f      	ldr	r2, [pc, #380]	@ (80050a4 <HAL_GPIO_Init+0x310>)
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	089b      	lsrs	r3, r3, #2
 8004f2a:	3302      	adds	r3, #2
 8004f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	f003 0303 	and.w	r3, r3, #3
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	220f      	movs	r2, #15
 8004f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f40:	43db      	mvns	r3, r3
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	4013      	ands	r3, r2
 8004f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a57      	ldr	r2, [pc, #348]	@ (80050a8 <HAL_GPIO_Init+0x314>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d031      	beq.n	8004fb4 <HAL_GPIO_Init+0x220>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a56      	ldr	r2, [pc, #344]	@ (80050ac <HAL_GPIO_Init+0x318>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d02b      	beq.n	8004fb0 <HAL_GPIO_Init+0x21c>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a55      	ldr	r2, [pc, #340]	@ (80050b0 <HAL_GPIO_Init+0x31c>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d025      	beq.n	8004fac <HAL_GPIO_Init+0x218>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a54      	ldr	r2, [pc, #336]	@ (80050b4 <HAL_GPIO_Init+0x320>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d01f      	beq.n	8004fa8 <HAL_GPIO_Init+0x214>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a53      	ldr	r2, [pc, #332]	@ (80050b8 <HAL_GPIO_Init+0x324>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d019      	beq.n	8004fa4 <HAL_GPIO_Init+0x210>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a52      	ldr	r2, [pc, #328]	@ (80050bc <HAL_GPIO_Init+0x328>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d013      	beq.n	8004fa0 <HAL_GPIO_Init+0x20c>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a51      	ldr	r2, [pc, #324]	@ (80050c0 <HAL_GPIO_Init+0x32c>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d00d      	beq.n	8004f9c <HAL_GPIO_Init+0x208>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a50      	ldr	r2, [pc, #320]	@ (80050c4 <HAL_GPIO_Init+0x330>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d007      	beq.n	8004f98 <HAL_GPIO_Init+0x204>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a4f      	ldr	r2, [pc, #316]	@ (80050c8 <HAL_GPIO_Init+0x334>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d101      	bne.n	8004f94 <HAL_GPIO_Init+0x200>
 8004f90:	2308      	movs	r3, #8
 8004f92:	e010      	b.n	8004fb6 <HAL_GPIO_Init+0x222>
 8004f94:	2309      	movs	r3, #9
 8004f96:	e00e      	b.n	8004fb6 <HAL_GPIO_Init+0x222>
 8004f98:	2307      	movs	r3, #7
 8004f9a:	e00c      	b.n	8004fb6 <HAL_GPIO_Init+0x222>
 8004f9c:	2306      	movs	r3, #6
 8004f9e:	e00a      	b.n	8004fb6 <HAL_GPIO_Init+0x222>
 8004fa0:	2305      	movs	r3, #5
 8004fa2:	e008      	b.n	8004fb6 <HAL_GPIO_Init+0x222>
 8004fa4:	2304      	movs	r3, #4
 8004fa6:	e006      	b.n	8004fb6 <HAL_GPIO_Init+0x222>
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e004      	b.n	8004fb6 <HAL_GPIO_Init+0x222>
 8004fac:	2302      	movs	r3, #2
 8004fae:	e002      	b.n	8004fb6 <HAL_GPIO_Init+0x222>
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e000      	b.n	8004fb6 <HAL_GPIO_Init+0x222>
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	f002 0203 	and.w	r2, r2, #3
 8004fbc:	0092      	lsls	r2, r2, #2
 8004fbe:	4093      	lsls	r3, r2
 8004fc0:	461a      	mov	r2, r3
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004fc8:	4936      	ldr	r1, [pc, #216]	@ (80050a4 <HAL_GPIO_Init+0x310>)
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	089b      	lsrs	r3, r3, #2
 8004fce:	3302      	adds	r3, #2
 8004fd0:	693a      	ldr	r2, [r7, #16]
 8004fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fd6:	4b3d      	ldr	r3, [pc, #244]	@ (80050cc <HAL_GPIO_Init+0x338>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	43db      	mvns	r3, r3
 8004fe0:	693a      	ldr	r2, [r7, #16]
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d003      	beq.n	8004ffa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004ff2:	693a      	ldr	r2, [r7, #16]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004ffa:	4a34      	ldr	r2, [pc, #208]	@ (80050cc <HAL_GPIO_Init+0x338>)
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005000:	4b32      	ldr	r3, [pc, #200]	@ (80050cc <HAL_GPIO_Init+0x338>)
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	43db      	mvns	r3, r3
 800500a:	693a      	ldr	r2, [r7, #16]
 800500c:	4013      	ands	r3, r2
 800500e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d003      	beq.n	8005024 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	4313      	orrs	r3, r2
 8005022:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005024:	4a29      	ldr	r2, [pc, #164]	@ (80050cc <HAL_GPIO_Init+0x338>)
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800502a:	4b28      	ldr	r3, [pc, #160]	@ (80050cc <HAL_GPIO_Init+0x338>)
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	43db      	mvns	r3, r3
 8005034:	693a      	ldr	r2, [r7, #16]
 8005036:	4013      	ands	r3, r2
 8005038:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d003      	beq.n	800504e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005046:	693a      	ldr	r2, [r7, #16]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800504e:	4a1f      	ldr	r2, [pc, #124]	@ (80050cc <HAL_GPIO_Init+0x338>)
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005054:	4b1d      	ldr	r3, [pc, #116]	@ (80050cc <HAL_GPIO_Init+0x338>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	43db      	mvns	r3, r3
 800505e:	693a      	ldr	r2, [r7, #16]
 8005060:	4013      	ands	r3, r2
 8005062:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d003      	beq.n	8005078 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8005070:	693a      	ldr	r2, [r7, #16]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	4313      	orrs	r3, r2
 8005076:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005078:	4a14      	ldr	r2, [pc, #80]	@ (80050cc <HAL_GPIO_Init+0x338>)
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	3301      	adds	r3, #1
 8005082:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	fa22 f303 	lsr.w	r3, r2, r3
 800508e:	2b00      	cmp	r3, #0
 8005090:	f47f ae88 	bne.w	8004da4 <HAL_GPIO_Init+0x10>
  }
}
 8005094:	bf00      	nop
 8005096:	bf00      	nop
 8005098:	371c      	adds	r7, #28
 800509a:	46bd      	mov	sp, r7
 800509c:	bc80      	pop	{r7}
 800509e:	4770      	bx	lr
 80050a0:	40023800 	.word	0x40023800
 80050a4:	40013800 	.word	0x40013800
 80050a8:	40020000 	.word	0x40020000
 80050ac:	40020400 	.word	0x40020400
 80050b0:	40020800 	.word	0x40020800
 80050b4:	40020c00 	.word	0x40020c00
 80050b8:	40021000 	.word	0x40021000
 80050bc:	40021400 	.word	0x40021400
 80050c0:	40021800 	.word	0x40021800
 80050c4:	40021c00 	.word	0x40021c00
 80050c8:	40022000 	.word	0x40022000
 80050cc:	40013c00 	.word	0x40013c00

080050d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b085      	sub	sp, #20
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	460b      	mov	r3, r1
 80050da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	887b      	ldrh	r3, [r7, #2]
 80050e2:	4013      	ands	r3, r2
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d002      	beq.n	80050ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80050e8:	2301      	movs	r3, #1
 80050ea:	73fb      	strb	r3, [r7, #15]
 80050ec:	e001      	b.n	80050f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80050ee:	2300      	movs	r3, #0
 80050f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80050f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3714      	adds	r7, #20
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bc80      	pop	{r7}
 80050fc:	4770      	bx	lr

080050fe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050fe:	b480      	push	{r7}
 8005100:	b083      	sub	sp, #12
 8005102:	af00      	add	r7, sp, #0
 8005104:	6078      	str	r0, [r7, #4]
 8005106:	460b      	mov	r3, r1
 8005108:	807b      	strh	r3, [r7, #2]
 800510a:	4613      	mov	r3, r2
 800510c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800510e:	787b      	ldrb	r3, [r7, #1]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d003      	beq.n	800511c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005114:	887a      	ldrh	r2, [r7, #2]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800511a:	e003      	b.n	8005124 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800511c:	887b      	ldrh	r3, [r7, #2]
 800511e:	041a      	lsls	r2, r3, #16
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	619a      	str	r2, [r3, #24]
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	bc80      	pop	{r7}
 800512c:	4770      	bx	lr

0800512e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800512e:	b480      	push	{r7}
 8005130:	b085      	sub	sp, #20
 8005132:	af00      	add	r7, sp, #0
 8005134:	6078      	str	r0, [r7, #4]
 8005136:	460b      	mov	r3, r1
 8005138:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005140:	887a      	ldrh	r2, [r7, #2]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	4013      	ands	r3, r2
 8005146:	041a      	lsls	r2, r3, #16
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	43d9      	mvns	r1, r3
 800514c:	887b      	ldrh	r3, [r7, #2]
 800514e:	400b      	ands	r3, r1
 8005150:	431a      	orrs	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	619a      	str	r2, [r3, #24]
}
 8005156:	bf00      	nop
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	bc80      	pop	{r7}
 800515e:	4770      	bx	lr

08005160 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005160:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005162:	b08f      	sub	sp, #60	@ 0x3c
 8005164:	af0a      	add	r7, sp, #40	@ 0x28
 8005166:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d101      	bne.n	8005172 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e10f      	b.n	8005392 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d106      	bne.n	8005192 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f006 fe0b 	bl	800bda8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2203      	movs	r2, #3
 8005196:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800519e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d102      	bne.n	80051ac <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4618      	mov	r0, r3
 80051b2:	f003 fe53 	bl	8008e5c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	603b      	str	r3, [r7, #0]
 80051bc:	687e      	ldr	r6, [r7, #4]
 80051be:	466d      	mov	r5, sp
 80051c0:	f106 0410 	add.w	r4, r6, #16
 80051c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80051c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80051c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80051ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80051cc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80051d0:	e885 0003 	stmia.w	r5, {r0, r1}
 80051d4:	1d33      	adds	r3, r6, #4
 80051d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051d8:	6838      	ldr	r0, [r7, #0]
 80051da:	f003 fd35 	bl	8008c48 <USB_CoreInit>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d005      	beq.n	80051f0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2202      	movs	r2, #2
 80051e8:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e0d0      	b.n	8005392 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2100      	movs	r1, #0
 80051f6:	4618      	mov	r0, r3
 80051f8:	f003 fe40 	bl	8008e7c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051fc:	2300      	movs	r3, #0
 80051fe:	73fb      	strb	r3, [r7, #15]
 8005200:	e04a      	b.n	8005298 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005202:	7bfa      	ldrb	r2, [r7, #15]
 8005204:	6879      	ldr	r1, [r7, #4]
 8005206:	4613      	mov	r3, r2
 8005208:	00db      	lsls	r3, r3, #3
 800520a:	4413      	add	r3, r2
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	440b      	add	r3, r1
 8005210:	333d      	adds	r3, #61	@ 0x3d
 8005212:	2201      	movs	r2, #1
 8005214:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005216:	7bfa      	ldrb	r2, [r7, #15]
 8005218:	6879      	ldr	r1, [r7, #4]
 800521a:	4613      	mov	r3, r2
 800521c:	00db      	lsls	r3, r3, #3
 800521e:	4413      	add	r3, r2
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	440b      	add	r3, r1
 8005224:	333c      	adds	r3, #60	@ 0x3c
 8005226:	7bfa      	ldrb	r2, [r7, #15]
 8005228:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800522a:	7bfa      	ldrb	r2, [r7, #15]
 800522c:	7bfb      	ldrb	r3, [r7, #15]
 800522e:	b298      	uxth	r0, r3
 8005230:	6879      	ldr	r1, [r7, #4]
 8005232:	4613      	mov	r3, r2
 8005234:	00db      	lsls	r3, r3, #3
 8005236:	4413      	add	r3, r2
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	440b      	add	r3, r1
 800523c:	3356      	adds	r3, #86	@ 0x56
 800523e:	4602      	mov	r2, r0
 8005240:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005242:	7bfa      	ldrb	r2, [r7, #15]
 8005244:	6879      	ldr	r1, [r7, #4]
 8005246:	4613      	mov	r3, r2
 8005248:	00db      	lsls	r3, r3, #3
 800524a:	4413      	add	r3, r2
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	440b      	add	r3, r1
 8005250:	3340      	adds	r3, #64	@ 0x40
 8005252:	2200      	movs	r2, #0
 8005254:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005256:	7bfa      	ldrb	r2, [r7, #15]
 8005258:	6879      	ldr	r1, [r7, #4]
 800525a:	4613      	mov	r3, r2
 800525c:	00db      	lsls	r3, r3, #3
 800525e:	4413      	add	r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	440b      	add	r3, r1
 8005264:	3344      	adds	r3, #68	@ 0x44
 8005266:	2200      	movs	r2, #0
 8005268:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800526a:	7bfa      	ldrb	r2, [r7, #15]
 800526c:	6879      	ldr	r1, [r7, #4]
 800526e:	4613      	mov	r3, r2
 8005270:	00db      	lsls	r3, r3, #3
 8005272:	4413      	add	r3, r2
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	440b      	add	r3, r1
 8005278:	3348      	adds	r3, #72	@ 0x48
 800527a:	2200      	movs	r2, #0
 800527c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800527e:	7bfa      	ldrb	r2, [r7, #15]
 8005280:	6879      	ldr	r1, [r7, #4]
 8005282:	4613      	mov	r3, r2
 8005284:	00db      	lsls	r3, r3, #3
 8005286:	4413      	add	r3, r2
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	440b      	add	r3, r1
 800528c:	334c      	adds	r3, #76	@ 0x4c
 800528e:	2200      	movs	r2, #0
 8005290:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005292:	7bfb      	ldrb	r3, [r7, #15]
 8005294:	3301      	adds	r3, #1
 8005296:	73fb      	strb	r3, [r7, #15]
 8005298:	7bfa      	ldrb	r2, [r7, #15]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d3af      	bcc.n	8005202 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052a2:	2300      	movs	r3, #0
 80052a4:	73fb      	strb	r3, [r7, #15]
 80052a6:	e044      	b.n	8005332 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80052a8:	7bfa      	ldrb	r2, [r7, #15]
 80052aa:	6879      	ldr	r1, [r7, #4]
 80052ac:	4613      	mov	r3, r2
 80052ae:	00db      	lsls	r3, r3, #3
 80052b0:	4413      	add	r3, r2
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	440b      	add	r3, r1
 80052b6:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 80052ba:	2200      	movs	r2, #0
 80052bc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80052be:	7bfa      	ldrb	r2, [r7, #15]
 80052c0:	6879      	ldr	r1, [r7, #4]
 80052c2:	4613      	mov	r3, r2
 80052c4:	00db      	lsls	r3, r3, #3
 80052c6:	4413      	add	r3, r2
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	440b      	add	r3, r1
 80052cc:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 80052d0:	7bfa      	ldrb	r2, [r7, #15]
 80052d2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80052d4:	7bfa      	ldrb	r2, [r7, #15]
 80052d6:	6879      	ldr	r1, [r7, #4]
 80052d8:	4613      	mov	r3, r2
 80052da:	00db      	lsls	r3, r3, #3
 80052dc:	4413      	add	r3, r2
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	440b      	add	r3, r1
 80052e2:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80052e6:	2200      	movs	r2, #0
 80052e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80052ea:	7bfa      	ldrb	r2, [r7, #15]
 80052ec:	6879      	ldr	r1, [r7, #4]
 80052ee:	4613      	mov	r3, r2
 80052f0:	00db      	lsls	r3, r3, #3
 80052f2:	4413      	add	r3, r2
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	440b      	add	r3, r1
 80052f8:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 80052fc:	2200      	movs	r2, #0
 80052fe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005300:	7bfa      	ldrb	r2, [r7, #15]
 8005302:	6879      	ldr	r1, [r7, #4]
 8005304:	4613      	mov	r3, r2
 8005306:	00db      	lsls	r3, r3, #3
 8005308:	4413      	add	r3, r2
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	440b      	add	r3, r1
 800530e:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005316:	7bfa      	ldrb	r2, [r7, #15]
 8005318:	6879      	ldr	r1, [r7, #4]
 800531a:	4613      	mov	r3, r2
 800531c:	00db      	lsls	r3, r3, #3
 800531e:	4413      	add	r3, r2
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	440b      	add	r3, r1
 8005324:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8005328:	2200      	movs	r2, #0
 800532a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800532c:	7bfb      	ldrb	r3, [r7, #15]
 800532e:	3301      	adds	r3, #1
 8005330:	73fb      	strb	r3, [r7, #15]
 8005332:	7bfa      	ldrb	r2, [r7, #15]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	429a      	cmp	r2, r3
 800533a:	d3b5      	bcc.n	80052a8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	603b      	str	r3, [r7, #0]
 8005342:	687e      	ldr	r6, [r7, #4]
 8005344:	466d      	mov	r5, sp
 8005346:	f106 0410 	add.w	r4, r6, #16
 800534a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800534c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800534e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005350:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005352:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005356:	e885 0003 	stmia.w	r5, {r0, r1}
 800535a:	1d33      	adds	r3, r6, #4
 800535c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800535e:	6838      	ldr	r0, [r7, #0]
 8005360:	f003 fdd8 	bl	8008f14 <USB_DevInit>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d005      	beq.n	8005376 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2202      	movs	r2, #2
 800536e:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e00d      	b.n	8005392 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4618      	mov	r0, r3
 800538c:	f004 fe0a 	bl	8009fa4 <USB_DevDisconnect>

  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3714      	adds	r7, #20
 8005396:	46bd      	mov	sp, r7
 8005398:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800539a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800539a:	b580      	push	{r7, lr}
 800539c:	b082      	sub	sp, #8
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d101      	bne.n	80053b0 <HAL_PCD_Start+0x16>
 80053ac:	2302      	movs	r3, #2
 80053ae:	e012      	b.n	80053d6 <HAL_PCD_Start+0x3c>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4618      	mov	r0, r3
 80053be:	f003 fd3d 	bl	8008e3c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f004 fdcc 	bl	8009f64 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3708      	adds	r7, #8
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}

080053de <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80053de:	b590      	push	{r4, r7, lr}
 80053e0:	b08d      	sub	sp, #52	@ 0x34
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ec:	6a3b      	ldr	r3, [r7, #32]
 80053ee:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4618      	mov	r0, r3
 80053f6:	f004 fe83 	bl	800a100 <USB_GetMode>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	f040 847c 	bne.w	8005cfa <HAL_PCD_IRQHandler+0x91c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4618      	mov	r0, r3
 8005408:	f004 fdec 	bl	8009fe4 <USB_ReadInterrupts>
 800540c:	4603      	mov	r3, r0
 800540e:	2b00      	cmp	r3, #0
 8005410:	f000 8472 	beq.w	8005cf8 <HAL_PCD_IRQHandler+0x91a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	0a1b      	lsrs	r3, r3, #8
 800541e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4618      	mov	r0, r3
 800542e:	f004 fdd9 	bl	8009fe4 <USB_ReadInterrupts>
 8005432:	4603      	mov	r3, r0
 8005434:	f003 0302 	and.w	r3, r3, #2
 8005438:	2b02      	cmp	r3, #2
 800543a:	d107      	bne.n	800544c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	695a      	ldr	r2, [r3, #20]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f002 0202 	and.w	r2, r2, #2
 800544a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4618      	mov	r0, r3
 8005452:	f004 fdc7 	bl	8009fe4 <USB_ReadInterrupts>
 8005456:	4603      	mov	r3, r0
 8005458:	f003 0310 	and.w	r3, r3, #16
 800545c:	2b10      	cmp	r3, #16
 800545e:	d161      	bne.n	8005524 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	699a      	ldr	r2, [r3, #24]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f022 0210 	bic.w	r2, r2, #16
 800546e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	6a1b      	ldr	r3, [r3, #32]
 8005474:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	f003 020f 	and.w	r2, r3, #15
 800547c:	4613      	mov	r3, r2
 800547e:	00db      	lsls	r3, r3, #3
 8005480:	4413      	add	r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	4413      	add	r3, r2
 800548c:	3304      	adds	r3, #4
 800548e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005490:	69bb      	ldr	r3, [r7, #24]
 8005492:	0c5b      	lsrs	r3, r3, #17
 8005494:	f003 030f 	and.w	r3, r3, #15
 8005498:	2b02      	cmp	r3, #2
 800549a:	d124      	bne.n	80054e6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800549c:	69ba      	ldr	r2, [r7, #24]
 800549e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80054a2:	4013      	ands	r3, r2
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d035      	beq.n	8005514 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	091b      	lsrs	r3, r3, #4
 80054b0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80054b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054b6:	b29b      	uxth	r3, r3
 80054b8:	461a      	mov	r2, r3
 80054ba:	6a38      	ldr	r0, [r7, #32]
 80054bc:	f004 fc04 	bl	8009cc8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	68da      	ldr	r2, [r3, #12]
 80054c4:	69bb      	ldr	r3, [r7, #24]
 80054c6:	091b      	lsrs	r3, r3, #4
 80054c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054cc:	441a      	add	r2, r3
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	695a      	ldr	r2, [r3, #20]
 80054d6:	69bb      	ldr	r3, [r7, #24]
 80054d8:	091b      	lsrs	r3, r3, #4
 80054da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054de:	441a      	add	r2, r3
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	615a      	str	r2, [r3, #20]
 80054e4:	e016      	b.n	8005514 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	0c5b      	lsrs	r3, r3, #17
 80054ea:	f003 030f 	and.w	r3, r3, #15
 80054ee:	2b06      	cmp	r3, #6
 80054f0:	d110      	bne.n	8005514 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80054f8:	2208      	movs	r2, #8
 80054fa:	4619      	mov	r1, r3
 80054fc:	6a38      	ldr	r0, [r7, #32]
 80054fe:	f004 fbe3 	bl	8009cc8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	695a      	ldr	r2, [r3, #20]
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	091b      	lsrs	r3, r3, #4
 800550a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800550e:	441a      	add	r2, r3
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	699a      	ldr	r2, [r3, #24]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f042 0210 	orr.w	r2, r2, #16
 8005522:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4618      	mov	r0, r3
 800552a:	f004 fd5b 	bl	8009fe4 <USB_ReadInterrupts>
 800552e:	4603      	mov	r3, r0
 8005530:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005534:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005538:	f040 80a7 	bne.w	800568a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800553c:	2300      	movs	r3, #0
 800553e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4618      	mov	r0, r3
 8005546:	f004 fd5f 	bl	800a008 <USB_ReadDevAllOutEpInterrupt>
 800554a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800554c:	e099      	b.n	8005682 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800554e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 808e 	beq.w	8005676 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005560:	b2d2      	uxtb	r2, r2
 8005562:	4611      	mov	r1, r2
 8005564:	4618      	mov	r0, r3
 8005566:	f004 fd81 	bl	800a06c <USB_ReadDevOutEPInterrupt>
 800556a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	f003 0301 	and.w	r3, r3, #1
 8005572:	2b00      	cmp	r3, #0
 8005574:	d00c      	beq.n	8005590 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005578:	015a      	lsls	r2, r3, #5
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	4413      	add	r3, r2
 800557e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005582:	461a      	mov	r2, r3
 8005584:	2301      	movs	r3, #1
 8005586:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005588:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 fe96 	bl	80062bc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	f003 0308 	and.w	r3, r3, #8
 8005596:	2b00      	cmp	r3, #0
 8005598:	d00c      	beq.n	80055b4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800559a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559c:	015a      	lsls	r2, r3, #5
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	4413      	add	r3, r2
 80055a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055a6:	461a      	mov	r2, r3
 80055a8:	2308      	movs	r3, #8
 80055aa:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80055ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 ff6c 	bl	800648c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	f003 0310 	and.w	r3, r3, #16
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d008      	beq.n	80055d0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80055be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c0:	015a      	lsls	r2, r3, #5
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	4413      	add	r3, r2
 80055c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055ca:	461a      	mov	r2, r3
 80055cc:	2310      	movs	r3, #16
 80055ce:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f003 0302 	and.w	r3, r3, #2
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d030      	beq.n	800563c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80055da:	6a3b      	ldr	r3, [r7, #32]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055e2:	2b80      	cmp	r3, #128	@ 0x80
 80055e4:	d109      	bne.n	80055fa <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	69fa      	ldr	r2, [r7, #28]
 80055f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80055f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80055f8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80055fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055fc:	4613      	mov	r3, r2
 80055fe:	00db      	lsls	r3, r3, #3
 8005600:	4413      	add	r3, r2
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	4413      	add	r3, r2
 800560c:	3304      	adds	r3, #4
 800560e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	78db      	ldrb	r3, [r3, #3]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d108      	bne.n	800562a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	2200      	movs	r2, #0
 800561c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800561e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005620:	b2db      	uxtb	r3, r3
 8005622:	4619      	mov	r1, r3
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f006 fcd3 	bl	800bfd0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800562a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800562c:	015a      	lsls	r2, r3, #5
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	4413      	add	r3, r2
 8005632:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005636:	461a      	mov	r2, r3
 8005638:	2302      	movs	r3, #2
 800563a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	f003 0320 	and.w	r3, r3, #32
 8005642:	2b00      	cmp	r3, #0
 8005644:	d008      	beq.n	8005658 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005648:	015a      	lsls	r2, r3, #5
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	4413      	add	r3, r2
 800564e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005652:	461a      	mov	r2, r3
 8005654:	2320      	movs	r3, #32
 8005656:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d009      	beq.n	8005676 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005664:	015a      	lsls	r2, r3, #5
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	4413      	add	r3, r2
 800566a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800566e:	461a      	mov	r2, r3
 8005670:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005674:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005678:	3301      	adds	r3, #1
 800567a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800567c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800567e:	085b      	lsrs	r3, r3, #1
 8005680:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005684:	2b00      	cmp	r3, #0
 8005686:	f47f af62 	bne.w	800554e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4618      	mov	r0, r3
 8005690:	f004 fca8 	bl	8009fe4 <USB_ReadInterrupts>
 8005694:	4603      	mov	r3, r0
 8005696:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800569a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800569e:	f040 80db 	bne.w	8005858 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4618      	mov	r0, r3
 80056a8:	f004 fcc7 	bl	800a03a <USB_ReadDevAllInEpInterrupt>
 80056ac:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80056ae:	2300      	movs	r3, #0
 80056b0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80056b2:	e0cd      	b.n	8005850 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80056b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	f000 80c2 	beq.w	8005844 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056c6:	b2d2      	uxtb	r2, r2
 80056c8:	4611      	mov	r1, r2
 80056ca:	4618      	mov	r0, r3
 80056cc:	f004 fceb 	bl	800a0a6 <USB_ReadDevInEPInterrupt>
 80056d0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	f003 0301 	and.w	r3, r3, #1
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d057      	beq.n	800578c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80056dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056de:	f003 030f 	and.w	r3, r3, #15
 80056e2:	2201      	movs	r2, #1
 80056e4:	fa02 f303 	lsl.w	r3, r2, r3
 80056e8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	43db      	mvns	r3, r3
 80056f6:	69f9      	ldr	r1, [r7, #28]
 80056f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056fc:	4013      	ands	r3, r2
 80056fe:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005702:	015a      	lsls	r2, r3, #5
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	4413      	add	r3, r2
 8005708:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800570c:	461a      	mov	r2, r3
 800570e:	2301      	movs	r3, #1
 8005710:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d132      	bne.n	8005780 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800571a:	6879      	ldr	r1, [r7, #4]
 800571c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800571e:	4613      	mov	r3, r2
 8005720:	00db      	lsls	r3, r3, #3
 8005722:	4413      	add	r3, r2
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	440b      	add	r3, r1
 8005728:	3348      	adds	r3, #72	@ 0x48
 800572a:	6819      	ldr	r1, [r3, #0]
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005730:	4613      	mov	r3, r2
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	4413      	add	r3, r2
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	4403      	add	r3, r0
 800573a:	3344      	adds	r3, #68	@ 0x44
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4419      	add	r1, r3
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005744:	4613      	mov	r3, r2
 8005746:	00db      	lsls	r3, r3, #3
 8005748:	4413      	add	r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	4403      	add	r3, r0
 800574e:	3348      	adds	r3, #72	@ 0x48
 8005750:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005754:	2b00      	cmp	r3, #0
 8005756:	d113      	bne.n	8005780 <HAL_PCD_IRQHandler+0x3a2>
 8005758:	6879      	ldr	r1, [r7, #4]
 800575a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800575c:	4613      	mov	r3, r2
 800575e:	00db      	lsls	r3, r3, #3
 8005760:	4413      	add	r3, r2
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	440b      	add	r3, r1
 8005766:	334c      	adds	r3, #76	@ 0x4c
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d108      	bne.n	8005780 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6818      	ldr	r0, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005778:	461a      	mov	r2, r3
 800577a:	2101      	movs	r1, #1
 800577c:	f004 fcf0 	bl	800a160 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005782:	b2db      	uxtb	r3, r3
 8005784:	4619      	mov	r1, r3
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f006 fb9d 	bl	800bec6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	f003 0308 	and.w	r3, r3, #8
 8005792:	2b00      	cmp	r3, #0
 8005794:	d008      	beq.n	80057a8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005798:	015a      	lsls	r2, r3, #5
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	4413      	add	r3, r2
 800579e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057a2:	461a      	mov	r2, r3
 80057a4:	2308      	movs	r3, #8
 80057a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	f003 0310 	and.w	r3, r3, #16
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d008      	beq.n	80057c4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80057b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b4:	015a      	lsls	r2, r3, #5
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	4413      	add	r3, r2
 80057ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057be:	461a      	mov	r2, r3
 80057c0:	2310      	movs	r3, #16
 80057c2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d008      	beq.n	80057e0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80057ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d0:	015a      	lsls	r2, r3, #5
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	4413      	add	r3, r2
 80057d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057da:	461a      	mov	r2, r3
 80057dc:	2340      	movs	r3, #64	@ 0x40
 80057de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d023      	beq.n	8005832 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80057ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80057ec:	6a38      	ldr	r0, [r7, #32]
 80057ee:	f003 fceb 	bl	80091c8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80057f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057f4:	4613      	mov	r3, r2
 80057f6:	00db      	lsls	r3, r3, #3
 80057f8:	4413      	add	r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	3338      	adds	r3, #56	@ 0x38
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	4413      	add	r3, r2
 8005802:	3304      	adds	r3, #4
 8005804:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	78db      	ldrb	r3, [r3, #3]
 800580a:	2b01      	cmp	r3, #1
 800580c:	d108      	bne.n	8005820 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	2200      	movs	r2, #0
 8005812:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005816:	b2db      	uxtb	r3, r3
 8005818:	4619      	mov	r1, r3
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f006 fbea 	bl	800bff4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005822:	015a      	lsls	r2, r3, #5
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	4413      	add	r3, r2
 8005828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800582c:	461a      	mov	r2, r3
 800582e:	2302      	movs	r3, #2
 8005830:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005838:	2b00      	cmp	r3, #0
 800583a:	d003      	beq.n	8005844 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800583c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f000 fcae 	bl	80061a0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005846:	3301      	adds	r3, #1
 8005848:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800584a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800584c:	085b      	lsrs	r3, r3, #1
 800584e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005852:	2b00      	cmp	r3, #0
 8005854:	f47f af2e 	bne.w	80056b4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4618      	mov	r0, r3
 800585e:	f004 fbc1 	bl	8009fe4 <USB_ReadInterrupts>
 8005862:	4603      	mov	r3, r0
 8005864:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005868:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800586c:	d114      	bne.n	8005898 <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	69fa      	ldr	r2, [r7, #28]
 8005878:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800587c:	f023 0301 	bic.w	r3, r3, #1
 8005880:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f006 fb96 	bl	800bfb4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	695a      	ldr	r2, [r3, #20]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005896:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4618      	mov	r0, r3
 800589e:	f004 fba1 	bl	8009fe4 <USB_ReadInterrupts>
 80058a2:	4603      	mov	r3, r0
 80058a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058ac:	d112      	bne.n	80058d4 <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f003 0301 	and.w	r3, r3, #1
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d102      	bne.n	80058c4 <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f006 fb52 	bl	800bf68 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	695a      	ldr	r2, [r3, #20]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80058d2:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4618      	mov	r0, r3
 80058da:	f004 fb83 	bl	8009fe4 <USB_ReadInterrupts>
 80058de:	4603      	mov	r3, r0
 80058e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058e8:	f040 80b7 	bne.w	8005a5a <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	69fa      	ldr	r2, [r7, #28]
 80058f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058fa:	f023 0301 	bic.w	r3, r3, #1
 80058fe:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2110      	movs	r1, #16
 8005906:	4618      	mov	r0, r3
 8005908:	f003 fc5e 	bl	80091c8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800590c:	2300      	movs	r3, #0
 800590e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005910:	e046      	b.n	80059a0 <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005914:	015a      	lsls	r2, r3, #5
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	4413      	add	r3, r2
 800591a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800591e:	461a      	mov	r2, r3
 8005920:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005924:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005928:	015a      	lsls	r2, r3, #5
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	4413      	add	r3, r2
 800592e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005936:	0151      	lsls	r1, r2, #5
 8005938:	69fa      	ldr	r2, [r7, #28]
 800593a:	440a      	add	r2, r1
 800593c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005940:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005944:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005948:	015a      	lsls	r2, r3, #5
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	4413      	add	r3, r2
 800594e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005952:	461a      	mov	r2, r3
 8005954:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005958:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800595a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800595c:	015a      	lsls	r2, r3, #5
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	4413      	add	r3, r2
 8005962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800596a:	0151      	lsls	r1, r2, #5
 800596c:	69fa      	ldr	r2, [r7, #28]
 800596e:	440a      	add	r2, r1
 8005970:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005974:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005978:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800597a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800597c:	015a      	lsls	r2, r3, #5
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	4413      	add	r3, r2
 8005982:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800598a:	0151      	lsls	r1, r2, #5
 800598c:	69fa      	ldr	r2, [r7, #28]
 800598e:	440a      	add	r2, r1
 8005990:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005994:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005998:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800599a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800599c:	3301      	adds	r3, #1
 800599e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d3b3      	bcc.n	8005912 <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059b0:	69db      	ldr	r3, [r3, #28]
 80059b2:	69fa      	ldr	r2, [r7, #28]
 80059b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059b8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80059bc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d016      	beq.n	80059f4 <HAL_PCD_IRQHandler+0x616>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059d0:	69fa      	ldr	r2, [r7, #28]
 80059d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059d6:	f043 030b 	orr.w	r3, r3, #11
 80059da:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059e6:	69fa      	ldr	r2, [r7, #28]
 80059e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059ec:	f043 030b 	orr.w	r3, r3, #11
 80059f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80059f2:	e015      	b.n	8005a20 <HAL_PCD_IRQHandler+0x642>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059fa:	695b      	ldr	r3, [r3, #20]
 80059fc:	69fa      	ldr	r2, [r7, #28]
 80059fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a02:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005a06:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005a0a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	69fa      	ldr	r2, [r7, #28]
 8005a16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a1a:	f043 030b 	orr.w	r3, r3, #11
 8005a1e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005a20:	69fb      	ldr	r3, [r7, #28]
 8005a22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	69fa      	ldr	r2, [r7, #28]
 8005a2a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a2e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005a32:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6818      	ldr	r0, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005a44:	461a      	mov	r2, r3
 8005a46:	f004 fb8b 	bl	800a160 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	695a      	ldr	r2, [r3, #20]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005a58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f004 fac0 	bl	8009fe4 <USB_ReadInterrupts>
 8005a64:	4603      	mov	r3, r0
 8005a66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a6e:	d124      	bne.n	8005aba <HAL_PCD_IRQHandler+0x6dc>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4618      	mov	r0, r3
 8005a76:	f004 fb50 	bl	800a11a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f003 fc1e 	bl	80092c0 <USB_GetDevSpeed>
 8005a84:	4603      	mov	r3, r0
 8005a86:	461a      	mov	r2, r3
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681c      	ldr	r4, [r3, #0]
 8005a90:	f001 f99e 	bl	8006dd0 <HAL_RCC_GetHCLKFreq>
 8005a94:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	f003 f92a 	bl	8008cf8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f006 fa36 	bl	800bf16 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	695a      	ldr	r2, [r3, #20]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005ab8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f004 fa90 	bl	8009fe4 <USB_ReadInterrupts>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	f003 0308 	and.w	r3, r3, #8
 8005aca:	2b08      	cmp	r3, #8
 8005acc:	d10a      	bne.n	8005ae4 <HAL_PCD_IRQHandler+0x706>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f006 fa13 	bl	800befa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	695a      	ldr	r2, [r3, #20]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f002 0208 	and.w	r2, r2, #8
 8005ae2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f004 fa7b 	bl	8009fe4 <USB_ReadInterrupts>
 8005aee:	4603      	mov	r3, r0
 8005af0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af4:	2b80      	cmp	r3, #128	@ 0x80
 8005af6:	d122      	bne.n	8005b3e <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005af8:	6a3b      	ldr	r3, [r7, #32]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b00:	6a3b      	ldr	r3, [r7, #32]
 8005b02:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b04:	2301      	movs	r3, #1
 8005b06:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b08:	e014      	b.n	8005b34 <HAL_PCD_IRQHandler+0x756>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005b0a:	6879      	ldr	r1, [r7, #4]
 8005b0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b0e:	4613      	mov	r3, r2
 8005b10:	00db      	lsls	r3, r3, #3
 8005b12:	4413      	add	r3, r2
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	440b      	add	r3, r1
 8005b18:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d105      	bne.n	8005b2e <HAL_PCD_IRQHandler+0x750>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	4619      	mov	r1, r3
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f000 fb08 	bl	800613e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b30:	3301      	adds	r3, #1
 8005b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d3e5      	bcc.n	8005b0a <HAL_PCD_IRQHandler+0x72c>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4618      	mov	r0, r3
 8005b44:	f004 fa4e 	bl	8009fe4 <USB_ReadInterrupts>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b52:	d13b      	bne.n	8005bcc <HAL_PCD_IRQHandler+0x7ee>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b54:	2301      	movs	r3, #1
 8005b56:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b58:	e02b      	b.n	8005bb2 <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5c:	015a      	lsls	r2, r3, #5
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	4413      	add	r3, r2
 8005b62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005b6a:	6879      	ldr	r1, [r7, #4]
 8005b6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b6e:	4613      	mov	r3, r2
 8005b70:	00db      	lsls	r3, r3, #3
 8005b72:	4413      	add	r3, r2
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	440b      	add	r3, r1
 8005b78:	3340      	adds	r3, #64	@ 0x40
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d115      	bne.n	8005bac <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005b80:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	da12      	bge.n	8005bac <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005b86:	6879      	ldr	r1, [r7, #4]
 8005b88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	00db      	lsls	r3, r3, #3
 8005b8e:	4413      	add	r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	440b      	add	r3, r1
 8005b94:	333f      	adds	r3, #63	@ 0x3f
 8005b96:	2201      	movs	r2, #1
 8005b98:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 fac9 	bl	800613e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bae:	3301      	adds	r3, #1
 8005bb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d3ce      	bcc.n	8005b5a <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	695a      	ldr	r2, [r3, #20]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005bca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f004 fa07 	bl	8009fe4 <USB_ReadInterrupts>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005bdc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005be0:	d155      	bne.n	8005c8e <HAL_PCD_IRQHandler+0x8b0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005be2:	2301      	movs	r3, #1
 8005be4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005be6:	e045      	b.n	8005c74 <HAL_PCD_IRQHandler+0x896>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bea:	015a      	lsls	r2, r3, #5
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	4413      	add	r3, r2
 8005bf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005bf8:	6879      	ldr	r1, [r7, #4]
 8005bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	00db      	lsls	r3, r3, #3
 8005c00:	4413      	add	r3, r2
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	440b      	add	r3, r1
 8005c06:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8005c0a:	781b      	ldrb	r3, [r3, #0]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d12e      	bne.n	8005c6e <HAL_PCD_IRQHandler+0x890>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005c10:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	da2b      	bge.n	8005c6e <HAL_PCD_IRQHandler+0x890>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 8005c22:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d121      	bne.n	8005c6e <HAL_PCD_IRQHandler+0x890>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005c2a:	6879      	ldr	r1, [r7, #4]
 8005c2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c2e:	4613      	mov	r3, r2
 8005c30:	00db      	lsls	r3, r3, #3
 8005c32:	4413      	add	r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	440b      	add	r3, r1
 8005c38:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005c40:	6a3b      	ldr	r3, [r7, #32]
 8005c42:	699b      	ldr	r3, [r3, #24]
 8005c44:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c48:	6a3b      	ldr	r3, [r7, #32]
 8005c4a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005c4c:	6a3b      	ldr	r3, [r7, #32]
 8005c4e:	695b      	ldr	r3, [r3, #20]
 8005c50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d10a      	bne.n	8005c6e <HAL_PCD_IRQHandler+0x890>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	69fa      	ldr	r2, [r7, #28]
 8005c62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005c6a:	6053      	str	r3, [r2, #4]
            break;
 8005c6c:	e007      	b.n	8005c7e <HAL_PCD_IRQHandler+0x8a0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c70:	3301      	adds	r3, #1
 8005c72:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d3b4      	bcc.n	8005be8 <HAL_PCD_IRQHandler+0x80a>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	695a      	ldr	r2, [r3, #20]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005c8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f004 f9a6 	bl	8009fe4 <USB_ReadInterrupts>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005c9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ca2:	d10a      	bne.n	8005cba <HAL_PCD_IRQHandler+0x8dc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f006 f9b7 	bl	800c018 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	695a      	ldr	r2, [r3, #20]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005cb8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f004 f990 	bl	8009fe4 <USB_ReadInterrupts>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	f003 0304 	and.w	r3, r3, #4
 8005cca:	2b04      	cmp	r3, #4
 8005ccc:	d115      	bne.n	8005cfa <HAL_PCD_IRQHandler+0x91c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	f003 0304 	and.w	r3, r3, #4
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d002      	beq.n	8005ce6 <HAL_PCD_IRQHandler+0x908>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f006 f9a7 	bl	800c034 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	6859      	ldr	r1, [r3, #4]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	69ba      	ldr	r2, [r7, #24]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	605a      	str	r2, [r3, #4]
 8005cf6:	e000      	b.n	8005cfa <HAL_PCD_IRQHandler+0x91c>
      return;
 8005cf8:	bf00      	nop
    }
  }
}
 8005cfa:	3734      	adds	r7, #52	@ 0x34
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd90      	pop	{r4, r7, pc}

08005d00 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b082      	sub	sp, #8
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	460b      	mov	r3, r1
 8005d0a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d101      	bne.n	8005d1a <HAL_PCD_SetAddress+0x1a>
 8005d16:	2302      	movs	r3, #2
 8005d18:	e013      	b.n	8005d42 <HAL_PCD_SetAddress+0x42>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	78fa      	ldrb	r2, [r7, #3]
 8005d26:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	78fa      	ldrb	r2, [r7, #3]
 8005d30:	4611      	mov	r1, r2
 8005d32:	4618      	mov	r0, r3
 8005d34:	f004 f8f1 	bl	8009f1a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3708      	adds	r7, #8
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005d4a:	b580      	push	{r7, lr}
 8005d4c:	b084      	sub	sp, #16
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
 8005d52:	4608      	mov	r0, r1
 8005d54:	4611      	mov	r1, r2
 8005d56:	461a      	mov	r2, r3
 8005d58:	4603      	mov	r3, r0
 8005d5a:	70fb      	strb	r3, [r7, #3]
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	803b      	strh	r3, [r7, #0]
 8005d60:	4613      	mov	r3, r2
 8005d62:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005d64:	2300      	movs	r3, #0
 8005d66:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005d68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	da0f      	bge.n	8005d90 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d70:	78fb      	ldrb	r3, [r7, #3]
 8005d72:	f003 020f 	and.w	r2, r3, #15
 8005d76:	4613      	mov	r3, r2
 8005d78:	00db      	lsls	r3, r3, #3
 8005d7a:	4413      	add	r3, r2
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	3338      	adds	r3, #56	@ 0x38
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	4413      	add	r3, r2
 8005d84:	3304      	adds	r3, #4
 8005d86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	705a      	strb	r2, [r3, #1]
 8005d8e:	e00f      	b.n	8005db0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d90:	78fb      	ldrb	r3, [r7, #3]
 8005d92:	f003 020f 	and.w	r2, r3, #15
 8005d96:	4613      	mov	r3, r2
 8005d98:	00db      	lsls	r3, r3, #3
 8005d9a:	4413      	add	r3, r2
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	4413      	add	r3, r2
 8005da6:	3304      	adds	r3, #4
 8005da8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2200      	movs	r2, #0
 8005dae:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005db0:	78fb      	ldrb	r3, [r7, #3]
 8005db2:	f003 030f 	and.w	r3, r3, #15
 8005db6:	b2da      	uxtb	r2, r3
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005dbc:	883a      	ldrh	r2, [r7, #0]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	78ba      	ldrb	r2, [r7, #2]
 8005dc6:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	785b      	ldrb	r3, [r3, #1]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d004      	beq.n	8005dda <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	781b      	ldrb	r3, [r3, #0]
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005dda:	78bb      	ldrb	r3, [r7, #2]
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d102      	bne.n	8005de6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d101      	bne.n	8005df4 <HAL_PCD_EP_Open+0xaa>
 8005df0:	2302      	movs	r3, #2
 8005df2:	e00e      	b.n	8005e12 <HAL_PCD_EP_Open+0xc8>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68f9      	ldr	r1, [r7, #12]
 8005e02:	4618      	mov	r0, r3
 8005e04:	f003 fa80 	bl	8009308 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 8005e10:	7afb      	ldrb	r3, [r7, #11]
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3710      	adds	r7, #16
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}

08005e1a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e1a:	b580      	push	{r7, lr}
 8005e1c:	b084      	sub	sp, #16
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
 8005e22:	460b      	mov	r3, r1
 8005e24:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005e26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	da0f      	bge.n	8005e4e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e2e:	78fb      	ldrb	r3, [r7, #3]
 8005e30:	f003 020f 	and.w	r2, r3, #15
 8005e34:	4613      	mov	r3, r2
 8005e36:	00db      	lsls	r3, r3, #3
 8005e38:	4413      	add	r3, r2
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	3338      	adds	r3, #56	@ 0x38
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	4413      	add	r3, r2
 8005e42:	3304      	adds	r3, #4
 8005e44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	705a      	strb	r2, [r3, #1]
 8005e4c:	e00f      	b.n	8005e6e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e4e:	78fb      	ldrb	r3, [r7, #3]
 8005e50:	f003 020f 	and.w	r2, r3, #15
 8005e54:	4613      	mov	r3, r2
 8005e56:	00db      	lsls	r3, r3, #3
 8005e58:	4413      	add	r3, r2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	4413      	add	r3, r2
 8005e64:	3304      	adds	r3, #4
 8005e66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e6e:	78fb      	ldrb	r3, [r7, #3]
 8005e70:	f003 030f 	and.w	r3, r3, #15
 8005e74:	b2da      	uxtb	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d101      	bne.n	8005e88 <HAL_PCD_EP_Close+0x6e>
 8005e84:	2302      	movs	r3, #2
 8005e86:	e00e      	b.n	8005ea6 <HAL_PCD_EP_Close+0x8c>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	68f9      	ldr	r1, [r7, #12]
 8005e96:	4618      	mov	r0, r3
 8005e98:	f003 fabc 	bl	8009414 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3710      	adds	r7, #16
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}

08005eae <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005eae:	b580      	push	{r7, lr}
 8005eb0:	b086      	sub	sp, #24
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	60f8      	str	r0, [r7, #12]
 8005eb6:	607a      	str	r2, [r7, #4]
 8005eb8:	603b      	str	r3, [r7, #0]
 8005eba:	460b      	mov	r3, r1
 8005ebc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ebe:	7afb      	ldrb	r3, [r7, #11]
 8005ec0:	f003 020f 	and.w	r2, r3, #15
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	00db      	lsls	r3, r3, #3
 8005ec8:	4413      	add	r3, r2
 8005eca:	009b      	lsls	r3, r3, #2
 8005ecc:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	3304      	adds	r3, #4
 8005ed6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	687a      	ldr	r2, [r7, #4]
 8005edc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	683a      	ldr	r2, [r7, #0]
 8005ee2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	2200      	movs	r2, #0
 8005eee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ef0:	7afb      	ldrb	r3, [r7, #11]
 8005ef2:	f003 030f 	and.w	r3, r3, #15
 8005ef6:	b2da      	uxtb	r2, r3
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d102      	bne.n	8005f0a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6818      	ldr	r0, [r3, #0]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	461a      	mov	r2, r3
 8005f16:	6979      	ldr	r1, [r7, #20]
 8005f18:	f003 fb58 	bl	80095cc <USB_EPStartXfer>

  return HAL_OK;
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3718      	adds	r7, #24
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}

08005f26 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005f26:	b480      	push	{r7}
 8005f28:	b083      	sub	sp, #12
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	6078      	str	r0, [r7, #4]
 8005f2e:	460b      	mov	r3, r1
 8005f30:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005f32:	78fb      	ldrb	r3, [r7, #3]
 8005f34:	f003 020f 	and.w	r2, r3, #15
 8005f38:	6879      	ldr	r1, [r7, #4]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	00db      	lsls	r3, r3, #3
 8005f3e:	4413      	add	r3, r2
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	440b      	add	r3, r1
 8005f44:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8005f48:	681b      	ldr	r3, [r3, #0]
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	370c      	adds	r7, #12
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bc80      	pop	{r7}
 8005f52:	4770      	bx	lr

08005f54 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b086      	sub	sp, #24
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	607a      	str	r2, [r7, #4]
 8005f5e:	603b      	str	r3, [r7, #0]
 8005f60:	460b      	mov	r3, r1
 8005f62:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f64:	7afb      	ldrb	r3, [r7, #11]
 8005f66:	f003 020f 	and.w	r2, r3, #15
 8005f6a:	4613      	mov	r3, r2
 8005f6c:	00db      	lsls	r3, r3, #3
 8005f6e:	4413      	add	r3, r2
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	3338      	adds	r3, #56	@ 0x38
 8005f74:	68fa      	ldr	r2, [r7, #12]
 8005f76:	4413      	add	r3, r2
 8005f78:	3304      	adds	r3, #4
 8005f7a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	683a      	ldr	r2, [r7, #0]
 8005f86:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	2201      	movs	r2, #1
 8005f92:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f94:	7afb      	ldrb	r3, [r7, #11]
 8005f96:	f003 030f 	and.w	r3, r3, #15
 8005f9a:	b2da      	uxtb	r2, r3
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d102      	bne.n	8005fae <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6818      	ldr	r0, [r3, #0]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	461a      	mov	r2, r3
 8005fba:	6979      	ldr	r1, [r7, #20]
 8005fbc:	f003 fb06 	bl	80095cc <USB_EPStartXfer>

  return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3718      	adds	r7, #24
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}

08005fca <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b084      	sub	sp, #16
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
 8005fd2:	460b      	mov	r3, r1
 8005fd4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005fd6:	78fb      	ldrb	r3, [r7, #3]
 8005fd8:	f003 020f 	and.w	r2, r3, #15
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d901      	bls.n	8005fe8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e050      	b.n	800608a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005fe8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	da0f      	bge.n	8006010 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ff0:	78fb      	ldrb	r3, [r7, #3]
 8005ff2:	f003 020f 	and.w	r2, r3, #15
 8005ff6:	4613      	mov	r3, r2
 8005ff8:	00db      	lsls	r3, r3, #3
 8005ffa:	4413      	add	r3, r2
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	3338      	adds	r3, #56	@ 0x38
 8006000:	687a      	ldr	r2, [r7, #4]
 8006002:	4413      	add	r3, r2
 8006004:	3304      	adds	r3, #4
 8006006:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2201      	movs	r2, #1
 800600c:	705a      	strb	r2, [r3, #1]
 800600e:	e00d      	b.n	800602c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006010:	78fa      	ldrb	r2, [r7, #3]
 8006012:	4613      	mov	r3, r2
 8006014:	00db      	lsls	r3, r3, #3
 8006016:	4413      	add	r3, r2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	4413      	add	r3, r2
 8006022:	3304      	adds	r3, #4
 8006024:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2201      	movs	r2, #1
 8006030:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006032:	78fb      	ldrb	r3, [r7, #3]
 8006034:	f003 030f 	and.w	r3, r3, #15
 8006038:	b2da      	uxtb	r2, r3
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8006044:	2b01      	cmp	r3, #1
 8006046:	d101      	bne.n	800604c <HAL_PCD_EP_SetStall+0x82>
 8006048:	2302      	movs	r3, #2
 800604a:	e01e      	b.n	800608a <HAL_PCD_EP_SetStall+0xc0>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68f9      	ldr	r1, [r7, #12]
 800605a:	4618      	mov	r0, r3
 800605c:	f003 fe8b 	bl	8009d76 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006060:	78fb      	ldrb	r3, [r7, #3]
 8006062:	f003 030f 	and.w	r3, r3, #15
 8006066:	2b00      	cmp	r3, #0
 8006068:	d10a      	bne.n	8006080 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6818      	ldr	r0, [r3, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	b2d9      	uxtb	r1, r3
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800607a:	461a      	mov	r2, r3
 800607c:	f004 f870 	bl	800a160 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3710      	adds	r7, #16
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}

08006092 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006092:	b580      	push	{r7, lr}
 8006094:	b084      	sub	sp, #16
 8006096:	af00      	add	r7, sp, #0
 8006098:	6078      	str	r0, [r7, #4]
 800609a:	460b      	mov	r3, r1
 800609c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800609e:	78fb      	ldrb	r3, [r7, #3]
 80060a0:	f003 020f 	and.w	r2, r3, #15
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d901      	bls.n	80060b0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	e042      	b.n	8006136 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80060b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	da0f      	bge.n	80060d8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060b8:	78fb      	ldrb	r3, [r7, #3]
 80060ba:	f003 020f 	and.w	r2, r3, #15
 80060be:	4613      	mov	r3, r2
 80060c0:	00db      	lsls	r3, r3, #3
 80060c2:	4413      	add	r3, r2
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	3338      	adds	r3, #56	@ 0x38
 80060c8:	687a      	ldr	r2, [r7, #4]
 80060ca:	4413      	add	r3, r2
 80060cc:	3304      	adds	r3, #4
 80060ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2201      	movs	r2, #1
 80060d4:	705a      	strb	r2, [r3, #1]
 80060d6:	e00f      	b.n	80060f8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80060d8:	78fb      	ldrb	r3, [r7, #3]
 80060da:	f003 020f 	and.w	r2, r3, #15
 80060de:	4613      	mov	r3, r2
 80060e0:	00db      	lsls	r3, r3, #3
 80060e2:	4413      	add	r3, r2
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	4413      	add	r3, r2
 80060ee:	3304      	adds	r3, #4
 80060f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80060fe:	78fb      	ldrb	r3, [r7, #3]
 8006100:	f003 030f 	and.w	r3, r3, #15
 8006104:	b2da      	uxtb	r2, r3
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8006110:	2b01      	cmp	r3, #1
 8006112:	d101      	bne.n	8006118 <HAL_PCD_EP_ClrStall+0x86>
 8006114:	2302      	movs	r3, #2
 8006116:	e00e      	b.n	8006136 <HAL_PCD_EP_ClrStall+0xa4>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	68f9      	ldr	r1, [r7, #12]
 8006126:	4618      	mov	r0, r3
 8006128:	f003 fe92 	bl	8009e50 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8006134:	2300      	movs	r3, #0
}
 8006136:	4618      	mov	r0, r3
 8006138:	3710      	adds	r7, #16
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}

0800613e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800613e:	b580      	push	{r7, lr}
 8006140:	b084      	sub	sp, #16
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
 8006146:	460b      	mov	r3, r1
 8006148:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800614a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800614e:	2b00      	cmp	r3, #0
 8006150:	da0c      	bge.n	800616c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006152:	78fb      	ldrb	r3, [r7, #3]
 8006154:	f003 020f 	and.w	r2, r3, #15
 8006158:	4613      	mov	r3, r2
 800615a:	00db      	lsls	r3, r3, #3
 800615c:	4413      	add	r3, r2
 800615e:	009b      	lsls	r3, r3, #2
 8006160:	3338      	adds	r3, #56	@ 0x38
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	4413      	add	r3, r2
 8006166:	3304      	adds	r3, #4
 8006168:	60fb      	str	r3, [r7, #12]
 800616a:	e00c      	b.n	8006186 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800616c:	78fb      	ldrb	r3, [r7, #3]
 800616e:	f003 020f 	and.w	r2, r3, #15
 8006172:	4613      	mov	r3, r2
 8006174:	00db      	lsls	r3, r3, #3
 8006176:	4413      	add	r3, r2
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	4413      	add	r3, r2
 8006182:	3304      	adds	r3, #4
 8006184:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68f9      	ldr	r1, [r7, #12]
 800618c:	4618      	mov	r0, r3
 800618e:	f003 fcb5 	bl	8009afc <USB_EPStopXfer>
 8006192:	4603      	mov	r3, r0
 8006194:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006196:	7afb      	ldrb	r3, [r7, #11]
}
 8006198:	4618      	mov	r0, r3
 800619a:	3710      	adds	r7, #16
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b08a      	sub	sp, #40	@ 0x28
 80061a4:	af02      	add	r7, sp, #8
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80061b4:	683a      	ldr	r2, [r7, #0]
 80061b6:	4613      	mov	r3, r2
 80061b8:	00db      	lsls	r3, r3, #3
 80061ba:	4413      	add	r3, r2
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	3338      	adds	r3, #56	@ 0x38
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	4413      	add	r3, r2
 80061c4:	3304      	adds	r3, #4
 80061c6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	695a      	ldr	r2, [r3, #20]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	691b      	ldr	r3, [r3, #16]
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d901      	bls.n	80061d8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e06c      	b.n	80062b2 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	691a      	ldr	r2, [r3, #16]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	695b      	ldr	r3, [r3, #20]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	69fa      	ldr	r2, [r7, #28]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d902      	bls.n	80061f4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80061f4:	69fb      	ldr	r3, [r7, #28]
 80061f6:	3303      	adds	r3, #3
 80061f8:	089b      	lsrs	r3, r3, #2
 80061fa:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80061fc:	e02b      	b.n	8006256 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	691a      	ldr	r2, [r3, #16]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	1ad3      	subs	r3, r2, r3
 8006208:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	69fa      	ldr	r2, [r7, #28]
 8006210:	429a      	cmp	r2, r3
 8006212:	d902      	bls.n	800621a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800621a:	69fb      	ldr	r3, [r7, #28]
 800621c:	3303      	adds	r3, #3
 800621e:	089b      	lsrs	r3, r3, #2
 8006220:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	68d9      	ldr	r1, [r3, #12]
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	b2da      	uxtb	r2, r3
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006232:	b2db      	uxtb	r3, r3
 8006234:	9300      	str	r3, [sp, #0]
 8006236:	4603      	mov	r3, r0
 8006238:	6978      	ldr	r0, [r7, #20]
 800623a:	f003 fd08 	bl	8009c4e <USB_WritePacket>

    ep->xfer_buff  += len;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	68da      	ldr	r2, [r3, #12]
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	441a      	add	r2, r3
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	695a      	ldr	r2, [r3, #20]
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	441a      	add	r2, r3
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	015a      	lsls	r2, r3, #5
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	4413      	add	r3, r2
 800625e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006266:	69ba      	ldr	r2, [r7, #24]
 8006268:	429a      	cmp	r2, r3
 800626a:	d809      	bhi.n	8006280 <PCD_WriteEmptyTxFifo+0xe0>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	695a      	ldr	r2, [r3, #20]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006274:	429a      	cmp	r2, r3
 8006276:	d203      	bcs.n	8006280 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d1be      	bne.n	80061fe <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	691a      	ldr	r2, [r3, #16]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	695b      	ldr	r3, [r3, #20]
 8006288:	429a      	cmp	r2, r3
 800628a:	d811      	bhi.n	80062b0 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	f003 030f 	and.w	r3, r3, #15
 8006292:	2201      	movs	r2, #1
 8006294:	fa02 f303 	lsl.w	r3, r2, r3
 8006298:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	43db      	mvns	r3, r3
 80062a6:	6939      	ldr	r1, [r7, #16]
 80062a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062ac:	4013      	ands	r3, r2
 80062ae:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3720      	adds	r7, #32
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
	...

080062bc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b088      	sub	sp, #32
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	333c      	adds	r3, #60	@ 0x3c
 80062d4:	3304      	adds	r3, #4
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	015a      	lsls	r2, r3, #5
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	4413      	add	r3, r2
 80062e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d17b      	bne.n	80063ea <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	f003 0308 	and.w	r3, r3, #8
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d015      	beq.n	8006328 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	4a61      	ldr	r2, [pc, #388]	@ (8006484 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006300:	4293      	cmp	r3, r2
 8006302:	f240 80b9 	bls.w	8006478 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 80b3 	beq.w	8006478 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	015a      	lsls	r2, r3, #5
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	4413      	add	r3, r2
 800631a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800631e:	461a      	mov	r2, r3
 8006320:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006324:	6093      	str	r3, [r2, #8]
 8006326:	e0a7      	b.n	8006478 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	f003 0320 	and.w	r3, r3, #32
 800632e:	2b00      	cmp	r3, #0
 8006330:	d009      	beq.n	8006346 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	015a      	lsls	r2, r3, #5
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	4413      	add	r3, r2
 800633a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800633e:	461a      	mov	r2, r3
 8006340:	2320      	movs	r3, #32
 8006342:	6093      	str	r3, [r2, #8]
 8006344:	e098      	b.n	8006478 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800634c:	2b00      	cmp	r3, #0
 800634e:	f040 8093 	bne.w	8006478 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	4a4b      	ldr	r2, [pc, #300]	@ (8006484 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d90f      	bls.n	800637a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00a      	beq.n	800637a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	015a      	lsls	r2, r3, #5
 8006368:	69bb      	ldr	r3, [r7, #24]
 800636a:	4413      	add	r3, r2
 800636c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006370:	461a      	mov	r2, r3
 8006372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006376:	6093      	str	r3, [r2, #8]
 8006378:	e07e      	b.n	8006478 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800637a:	683a      	ldr	r2, [r7, #0]
 800637c:	4613      	mov	r3, r2
 800637e:	00db      	lsls	r3, r3, #3
 8006380:	4413      	add	r3, r2
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006388:	687a      	ldr	r2, [r7, #4]
 800638a:	4413      	add	r3, r2
 800638c:	3304      	adds	r3, #4
 800638e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6a1a      	ldr	r2, [r3, #32]
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	0159      	lsls	r1, r3, #5
 8006398:	69bb      	ldr	r3, [r7, #24]
 800639a:	440b      	add	r3, r1
 800639c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063a6:	1ad2      	subs	r2, r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d114      	bne.n	80063dc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	691b      	ldr	r3, [r3, #16]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d109      	bne.n	80063ce <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6818      	ldr	r0, [r3, #0]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80063c4:	461a      	mov	r2, r3
 80063c6:	2101      	movs	r1, #1
 80063c8:	f003 feca 	bl	800a160 <USB_EP0_OutStart>
 80063cc:	e006      	b.n	80063dc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	68da      	ldr	r2, [r3, #12]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	695b      	ldr	r3, [r3, #20]
 80063d6:	441a      	add	r2, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	4619      	mov	r1, r3
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f005 fd54 	bl	800be90 <HAL_PCD_DataOutStageCallback>
 80063e8:	e046      	b.n	8006478 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	4a26      	ldr	r2, [pc, #152]	@ (8006488 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d124      	bne.n	800643c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d00a      	beq.n	8006412 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	015a      	lsls	r2, r3, #5
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	4413      	add	r3, r2
 8006404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006408:	461a      	mov	r2, r3
 800640a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800640e:	6093      	str	r3, [r2, #8]
 8006410:	e032      	b.n	8006478 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	f003 0320 	and.w	r3, r3, #32
 8006418:	2b00      	cmp	r3, #0
 800641a:	d008      	beq.n	800642e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	015a      	lsls	r2, r3, #5
 8006420:	69bb      	ldr	r3, [r7, #24]
 8006422:	4413      	add	r3, r2
 8006424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006428:	461a      	mov	r2, r3
 800642a:	2320      	movs	r3, #32
 800642c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	b2db      	uxtb	r3, r3
 8006432:	4619      	mov	r1, r3
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f005 fd2b 	bl	800be90 <HAL_PCD_DataOutStageCallback>
 800643a:	e01d      	b.n	8006478 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d114      	bne.n	800646c <PCD_EP_OutXfrComplete_int+0x1b0>
 8006442:	6879      	ldr	r1, [r7, #4]
 8006444:	683a      	ldr	r2, [r7, #0]
 8006446:	4613      	mov	r3, r2
 8006448:	00db      	lsls	r3, r3, #3
 800644a:	4413      	add	r3, r2
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	440b      	add	r3, r1
 8006450:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d108      	bne.n	800646c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6818      	ldr	r0, [r3, #0]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006464:	461a      	mov	r2, r3
 8006466:	2100      	movs	r1, #0
 8006468:	f003 fe7a 	bl	800a160 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	b2db      	uxtb	r3, r3
 8006470:	4619      	mov	r1, r3
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f005 fd0c 	bl	800be90 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3720      	adds	r7, #32
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	4f54300a 	.word	0x4f54300a
 8006488:	4f54310a 	.word	0x4f54310a

0800648c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b086      	sub	sp, #24
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	333c      	adds	r3, #60	@ 0x3c
 80064a4:	3304      	adds	r3, #4
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	015a      	lsls	r2, r3, #5
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	4413      	add	r3, r2
 80064b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	4a15      	ldr	r2, [pc, #84]	@ (8006514 <PCD_EP_OutSetupPacket_int+0x88>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d90e      	bls.n	80064e0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d009      	beq.n	80064e0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	015a      	lsls	r2, r3, #5
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	4413      	add	r3, r2
 80064d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064d8:	461a      	mov	r2, r3
 80064da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064de:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f005 fcc3 	bl	800be6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	4a0a      	ldr	r2, [pc, #40]	@ (8006514 <PCD_EP_OutSetupPacket_int+0x88>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d90c      	bls.n	8006508 <PCD_EP_OutSetupPacket_int+0x7c>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d108      	bne.n	8006508 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6818      	ldr	r0, [r3, #0]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006500:	461a      	mov	r2, r3
 8006502:	2101      	movs	r1, #1
 8006504:	f003 fe2c 	bl	800a160 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3718      	adds	r7, #24
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	4f54300a 	.word	0x4f54300a

08006518 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	460b      	mov	r3, r1
 8006522:	70fb      	strb	r3, [r7, #3]
 8006524:	4613      	mov	r3, r2
 8006526:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800652e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006530:	78fb      	ldrb	r3, [r7, #3]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d107      	bne.n	8006546 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006536:	883b      	ldrh	r3, [r7, #0]
 8006538:	0419      	lsls	r1, r3, #16
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68ba      	ldr	r2, [r7, #8]
 8006540:	430a      	orrs	r2, r1
 8006542:	629a      	str	r2, [r3, #40]	@ 0x28
 8006544:	e028      	b.n	8006598 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800654c:	0c1b      	lsrs	r3, r3, #16
 800654e:	68ba      	ldr	r2, [r7, #8]
 8006550:	4413      	add	r3, r2
 8006552:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006554:	2300      	movs	r3, #0
 8006556:	73fb      	strb	r3, [r7, #15]
 8006558:	e00d      	b.n	8006576 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	7bfb      	ldrb	r3, [r7, #15]
 8006560:	3340      	adds	r3, #64	@ 0x40
 8006562:	009b      	lsls	r3, r3, #2
 8006564:	4413      	add	r3, r2
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	0c1b      	lsrs	r3, r3, #16
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	4413      	add	r3, r2
 800656e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006570:	7bfb      	ldrb	r3, [r7, #15]
 8006572:	3301      	adds	r3, #1
 8006574:	73fb      	strb	r3, [r7, #15]
 8006576:	7bfa      	ldrb	r2, [r7, #15]
 8006578:	78fb      	ldrb	r3, [r7, #3]
 800657a:	3b01      	subs	r3, #1
 800657c:	429a      	cmp	r2, r3
 800657e:	d3ec      	bcc.n	800655a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006580:	883b      	ldrh	r3, [r7, #0]
 8006582:	0418      	lsls	r0, r3, #16
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6819      	ldr	r1, [r3, #0]
 8006588:	78fb      	ldrb	r3, [r7, #3]
 800658a:	3b01      	subs	r3, #1
 800658c:	68ba      	ldr	r2, [r7, #8]
 800658e:	4302      	orrs	r2, r0
 8006590:	3340      	adds	r3, #64	@ 0x40
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	440b      	add	r3, r1
 8006596:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006598:	2300      	movs	r3, #0
}
 800659a:	4618      	mov	r0, r3
 800659c:	3714      	adds	r7, #20
 800659e:	46bd      	mov	sp, r7
 80065a0:	bc80      	pop	{r7}
 80065a2:	4770      	bx	lr

080065a4 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	460b      	mov	r3, r1
 80065ae:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	887a      	ldrh	r2, [r7, #2]
 80065b6:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	370c      	adds	r7, #12
 80065be:	46bd      	mov	sp, r7
 80065c0:	bc80      	pop	{r7}
 80065c2:	4770      	bx	lr

080065c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b08a      	sub	sp, #40	@ 0x28
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d101      	bne.n	80065d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e23b      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0301 	and.w	r3, r3, #1
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d050      	beq.n	8006684 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80065e2:	4b9e      	ldr	r3, [pc, #632]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f003 030c 	and.w	r3, r3, #12
 80065ea:	2b04      	cmp	r3, #4
 80065ec:	d00c      	beq.n	8006608 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80065ee:	4b9b      	ldr	r3, [pc, #620]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80065f6:	2b08      	cmp	r3, #8
 80065f8:	d112      	bne.n	8006620 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80065fa:	4b98      	ldr	r3, [pc, #608]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006602:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006606:	d10b      	bne.n	8006620 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006608:	4b94      	ldr	r3, [pc, #592]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006610:	2b00      	cmp	r3, #0
 8006612:	d036      	beq.n	8006682 <HAL_RCC_OscConfig+0xbe>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d132      	bne.n	8006682 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e216      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685a      	ldr	r2, [r3, #4]
 8006624:	4b8e      	ldr	r3, [pc, #568]	@ (8006860 <HAL_RCC_OscConfig+0x29c>)
 8006626:	b2d2      	uxtb	r2, r2
 8006628:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d013      	beq.n	800665a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006632:	f7fd f83f 	bl	80036b4 <HAL_GetTick>
 8006636:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006638:	e008      	b.n	800664c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800663a:	f7fd f83b 	bl	80036b4 <HAL_GetTick>
 800663e:	4602      	mov	r2, r0
 8006640:	6a3b      	ldr	r3, [r7, #32]
 8006642:	1ad3      	subs	r3, r2, r3
 8006644:	2b64      	cmp	r3, #100	@ 0x64
 8006646:	d901      	bls.n	800664c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8006648:	2303      	movs	r3, #3
 800664a:	e200      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800664c:	4b83      	ldr	r3, [pc, #524]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006654:	2b00      	cmp	r3, #0
 8006656:	d0f0      	beq.n	800663a <HAL_RCC_OscConfig+0x76>
 8006658:	e014      	b.n	8006684 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800665a:	f7fd f82b 	bl	80036b4 <HAL_GetTick>
 800665e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006660:	e008      	b.n	8006674 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006662:	f7fd f827 	bl	80036b4 <HAL_GetTick>
 8006666:	4602      	mov	r2, r0
 8006668:	6a3b      	ldr	r3, [r7, #32]
 800666a:	1ad3      	subs	r3, r2, r3
 800666c:	2b64      	cmp	r3, #100	@ 0x64
 800666e:	d901      	bls.n	8006674 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8006670:	2303      	movs	r3, #3
 8006672:	e1ec      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006674:	4b79      	ldr	r3, [pc, #484]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1f0      	bne.n	8006662 <HAL_RCC_OscConfig+0x9e>
 8006680:	e000      	b.n	8006684 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006682:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f003 0302 	and.w	r3, r3, #2
 800668c:	2b00      	cmp	r3, #0
 800668e:	d077      	beq.n	8006780 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006690:	4b72      	ldr	r3, [pc, #456]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 8006692:	689b      	ldr	r3, [r3, #8]
 8006694:	f003 030c 	and.w	r3, r3, #12
 8006698:	2b00      	cmp	r3, #0
 800669a:	d00b      	beq.n	80066b4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800669c:	4b6f      	ldr	r3, [pc, #444]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80066a4:	2b08      	cmp	r3, #8
 80066a6:	d126      	bne.n	80066f6 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066a8:	4b6c      	ldr	r3, [pc, #432]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d120      	bne.n	80066f6 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066b4:	4b69      	ldr	r3, [pc, #420]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d005      	beq.n	80066cc <HAL_RCC_OscConfig+0x108>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d001      	beq.n	80066cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80066c8:	2301      	movs	r3, #1
 80066ca:	e1c0      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066cc:	4b63      	ldr	r3, [pc, #396]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	21f8      	movs	r1, #248	@ 0xf8
 80066da:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066dc:	69b9      	ldr	r1, [r7, #24]
 80066de:	fa91 f1a1 	rbit	r1, r1
 80066e2:	6179      	str	r1, [r7, #20]
  return result;
 80066e4:	6979      	ldr	r1, [r7, #20]
 80066e6:	fab1 f181 	clz	r1, r1
 80066ea:	b2c9      	uxtb	r1, r1
 80066ec:	408b      	lsls	r3, r1
 80066ee:	495b      	ldr	r1, [pc, #364]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 80066f0:	4313      	orrs	r3, r2
 80066f2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066f4:	e044      	b.n	8006780 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d02a      	beq.n	8006754 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066fe:	4b59      	ldr	r3, [pc, #356]	@ (8006864 <HAL_RCC_OscConfig+0x2a0>)
 8006700:	2201      	movs	r2, #1
 8006702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006704:	f7fc ffd6 	bl	80036b4 <HAL_GetTick>
 8006708:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800670a:	e008      	b.n	800671e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800670c:	f7fc ffd2 	bl	80036b4 <HAL_GetTick>
 8006710:	4602      	mov	r2, r0
 8006712:	6a3b      	ldr	r3, [r7, #32]
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	2b02      	cmp	r3, #2
 8006718:	d901      	bls.n	800671e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800671a:	2303      	movs	r3, #3
 800671c:	e197      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800671e:	4b4f      	ldr	r3, [pc, #316]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f003 0302 	and.w	r3, r3, #2
 8006726:	2b00      	cmp	r3, #0
 8006728:	d0f0      	beq.n	800670c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800672a:	4b4c      	ldr	r3, [pc, #304]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	21f8      	movs	r1, #248	@ 0xf8
 8006738:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800673a:	6939      	ldr	r1, [r7, #16]
 800673c:	fa91 f1a1 	rbit	r1, r1
 8006740:	60f9      	str	r1, [r7, #12]
  return result;
 8006742:	68f9      	ldr	r1, [r7, #12]
 8006744:	fab1 f181 	clz	r1, r1
 8006748:	b2c9      	uxtb	r1, r1
 800674a:	408b      	lsls	r3, r1
 800674c:	4943      	ldr	r1, [pc, #268]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 800674e:	4313      	orrs	r3, r2
 8006750:	600b      	str	r3, [r1, #0]
 8006752:	e015      	b.n	8006780 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006754:	4b43      	ldr	r3, [pc, #268]	@ (8006864 <HAL_RCC_OscConfig+0x2a0>)
 8006756:	2200      	movs	r2, #0
 8006758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800675a:	f7fc ffab 	bl	80036b4 <HAL_GetTick>
 800675e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006760:	e008      	b.n	8006774 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006762:	f7fc ffa7 	bl	80036b4 <HAL_GetTick>
 8006766:	4602      	mov	r2, r0
 8006768:	6a3b      	ldr	r3, [r7, #32]
 800676a:	1ad3      	subs	r3, r2, r3
 800676c:	2b02      	cmp	r3, #2
 800676e:	d901      	bls.n	8006774 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8006770:	2303      	movs	r3, #3
 8006772:	e16c      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006774:	4b39      	ldr	r3, [pc, #228]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f003 0302 	and.w	r3, r3, #2
 800677c:	2b00      	cmp	r3, #0
 800677e:	d1f0      	bne.n	8006762 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f003 0308 	and.w	r3, r3, #8
 8006788:	2b00      	cmp	r3, #0
 800678a:	d030      	beq.n	80067ee <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	695b      	ldr	r3, [r3, #20]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d016      	beq.n	80067c2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006794:	4b34      	ldr	r3, [pc, #208]	@ (8006868 <HAL_RCC_OscConfig+0x2a4>)
 8006796:	2201      	movs	r2, #1
 8006798:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800679a:	f7fc ff8b 	bl	80036b4 <HAL_GetTick>
 800679e:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067a0:	e008      	b.n	80067b4 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80067a2:	f7fc ff87 	bl	80036b4 <HAL_GetTick>
 80067a6:	4602      	mov	r2, r0
 80067a8:	6a3b      	ldr	r3, [r7, #32]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	d901      	bls.n	80067b4 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	e14c      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067b4:	4b29      	ldr	r3, [pc, #164]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 80067b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067b8:	f003 0302 	and.w	r3, r3, #2
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d0f0      	beq.n	80067a2 <HAL_RCC_OscConfig+0x1de>
 80067c0:	e015      	b.n	80067ee <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067c2:	4b29      	ldr	r3, [pc, #164]	@ (8006868 <HAL_RCC_OscConfig+0x2a4>)
 80067c4:	2200      	movs	r2, #0
 80067c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067c8:	f7fc ff74 	bl	80036b4 <HAL_GetTick>
 80067cc:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067ce:	e008      	b.n	80067e2 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80067d0:	f7fc ff70 	bl	80036b4 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	6a3b      	ldr	r3, [r7, #32]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d901      	bls.n	80067e2 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e135      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067e2:	4b1e      	ldr	r3, [pc, #120]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 80067e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067e6:	f003 0302 	and.w	r3, r3, #2
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1f0      	bne.n	80067d0 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0304 	and.w	r3, r3, #4
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	f000 8087 	beq.w	800690a <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067fc:	2300      	movs	r3, #0
 80067fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006802:	4b16      	ldr	r3, [pc, #88]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 8006804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d110      	bne.n	8006830 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800680e:	2300      	movs	r3, #0
 8006810:	60bb      	str	r3, [r7, #8]
 8006812:	4b12      	ldr	r3, [pc, #72]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 8006814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006816:	4a11      	ldr	r2, [pc, #68]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 8006818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800681c:	6413      	str	r3, [r2, #64]	@ 0x40
 800681e:	4b0f      	ldr	r3, [pc, #60]	@ (800685c <HAL_RCC_OscConfig+0x298>)
 8006820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006826:	60bb      	str	r3, [r7, #8]
 8006828:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800682a:	2301      	movs	r3, #1
 800682c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006830:	4b0e      	ldr	r3, [pc, #56]	@ (800686c <HAL_RCC_OscConfig+0x2a8>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a0d      	ldr	r2, [pc, #52]	@ (800686c <HAL_RCC_OscConfig+0x2a8>)
 8006836:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800683a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800683c:	4b0b      	ldr	r3, [pc, #44]	@ (800686c <HAL_RCC_OscConfig+0x2a8>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006844:	2b00      	cmp	r3, #0
 8006846:	d122      	bne.n	800688e <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006848:	4b08      	ldr	r3, [pc, #32]	@ (800686c <HAL_RCC_OscConfig+0x2a8>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a07      	ldr	r2, [pc, #28]	@ (800686c <HAL_RCC_OscConfig+0x2a8>)
 800684e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006852:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006854:	f7fc ff2e 	bl	80036b4 <HAL_GetTick>
 8006858:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800685a:	e012      	b.n	8006882 <HAL_RCC_OscConfig+0x2be>
 800685c:	40023800 	.word	0x40023800
 8006860:	40023802 	.word	0x40023802
 8006864:	42470000 	.word	0x42470000
 8006868:	42470e80 	.word	0x42470e80
 800686c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006870:	f7fc ff20 	bl	80036b4 <HAL_GetTick>
 8006874:	4602      	mov	r2, r0
 8006876:	6a3b      	ldr	r3, [r7, #32]
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	2b02      	cmp	r3, #2
 800687c:	d901      	bls.n	8006882 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e0e5      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006882:	4b75      	ldr	r3, [pc, #468]	@ (8006a58 <HAL_RCC_OscConfig+0x494>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800688a:	2b00      	cmp	r3, #0
 800688c:	d0f0      	beq.n	8006870 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	689a      	ldr	r2, [r3, #8]
 8006892:	4b72      	ldr	r3, [pc, #456]	@ (8006a5c <HAL_RCC_OscConfig+0x498>)
 8006894:	b2d2      	uxtb	r2, r2
 8006896:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d015      	beq.n	80068cc <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068a0:	f7fc ff08 	bl	80036b4 <HAL_GetTick>
 80068a4:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068a6:	e00a      	b.n	80068be <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068a8:	f7fc ff04 	bl	80036b4 <HAL_GetTick>
 80068ac:	4602      	mov	r2, r0
 80068ae:	6a3b      	ldr	r3, [r7, #32]
 80068b0:	1ad3      	subs	r3, r2, r3
 80068b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d901      	bls.n	80068be <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80068ba:	2303      	movs	r3, #3
 80068bc:	e0c7      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068be:	4b68      	ldr	r3, [pc, #416]	@ (8006a60 <HAL_RCC_OscConfig+0x49c>)
 80068c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068c2:	f003 0302 	and.w	r3, r3, #2
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d0ee      	beq.n	80068a8 <HAL_RCC_OscConfig+0x2e4>
 80068ca:	e014      	b.n	80068f6 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068cc:	f7fc fef2 	bl	80036b4 <HAL_GetTick>
 80068d0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068d2:	e00a      	b.n	80068ea <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068d4:	f7fc feee 	bl	80036b4 <HAL_GetTick>
 80068d8:	4602      	mov	r2, r0
 80068da:	6a3b      	ldr	r3, [r7, #32]
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d901      	bls.n	80068ea <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e0b1      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068ea:	4b5d      	ldr	r3, [pc, #372]	@ (8006a60 <HAL_RCC_OscConfig+0x49c>)
 80068ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068ee:	f003 0302 	and.w	r3, r3, #2
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d1ee      	bne.n	80068d4 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d105      	bne.n	800690a <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068fe:	4b58      	ldr	r3, [pc, #352]	@ (8006a60 <HAL_RCC_OscConfig+0x49c>)
 8006900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006902:	4a57      	ldr	r2, [pc, #348]	@ (8006a60 <HAL_RCC_OscConfig+0x49c>)
 8006904:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006908:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	699b      	ldr	r3, [r3, #24]
 800690e:	2b00      	cmp	r3, #0
 8006910:	f000 809c 	beq.w	8006a4c <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006914:	4b52      	ldr	r3, [pc, #328]	@ (8006a60 <HAL_RCC_OscConfig+0x49c>)
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	f003 030c 	and.w	r3, r3, #12
 800691c:	2b08      	cmp	r3, #8
 800691e:	d061      	beq.n	80069e4 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	2b02      	cmp	r3, #2
 8006926:	d146      	bne.n	80069b6 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006928:	4b4e      	ldr	r3, [pc, #312]	@ (8006a64 <HAL_RCC_OscConfig+0x4a0>)
 800692a:	2200      	movs	r2, #0
 800692c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800692e:	f7fc fec1 	bl	80036b4 <HAL_GetTick>
 8006932:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006934:	e008      	b.n	8006948 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006936:	f7fc febd 	bl	80036b4 <HAL_GetTick>
 800693a:	4602      	mov	r2, r0
 800693c:	6a3b      	ldr	r3, [r7, #32]
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	2b64      	cmp	r3, #100	@ 0x64
 8006942:	d901      	bls.n	8006948 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8006944:	2303      	movs	r3, #3
 8006946:	e082      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006948:	4b45      	ldr	r3, [pc, #276]	@ (8006a60 <HAL_RCC_OscConfig+0x49c>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006950:	2b00      	cmp	r3, #0
 8006952:	d1f0      	bne.n	8006936 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006954:	4b42      	ldr	r3, [pc, #264]	@ (8006a60 <HAL_RCC_OscConfig+0x49c>)
 8006956:	685a      	ldr	r2, [r3, #4]
 8006958:	4b43      	ldr	r3, [pc, #268]	@ (8006a68 <HAL_RCC_OscConfig+0x4a4>)
 800695a:	4013      	ands	r3, r2
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	69d1      	ldr	r1, [r2, #28]
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	6a12      	ldr	r2, [r2, #32]
 8006964:	4311      	orrs	r1, r2
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800696a:	0192      	lsls	r2, r2, #6
 800696c:	4311      	orrs	r1, r2
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006972:	0612      	lsls	r2, r2, #24
 8006974:	4311      	orrs	r1, r2
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800697a:	0852      	lsrs	r2, r2, #1
 800697c:	3a01      	subs	r2, #1
 800697e:	0412      	lsls	r2, r2, #16
 8006980:	430a      	orrs	r2, r1
 8006982:	4937      	ldr	r1, [pc, #220]	@ (8006a60 <HAL_RCC_OscConfig+0x49c>)
 8006984:	4313      	orrs	r3, r2
 8006986:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006988:	4b36      	ldr	r3, [pc, #216]	@ (8006a64 <HAL_RCC_OscConfig+0x4a0>)
 800698a:	2201      	movs	r2, #1
 800698c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800698e:	f7fc fe91 	bl	80036b4 <HAL_GetTick>
 8006992:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006994:	e008      	b.n	80069a8 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006996:	f7fc fe8d 	bl	80036b4 <HAL_GetTick>
 800699a:	4602      	mov	r2, r0
 800699c:	6a3b      	ldr	r3, [r7, #32]
 800699e:	1ad3      	subs	r3, r2, r3
 80069a0:	2b64      	cmp	r3, #100	@ 0x64
 80069a2:	d901      	bls.n	80069a8 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80069a4:	2303      	movs	r3, #3
 80069a6:	e052      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069a8:	4b2d      	ldr	r3, [pc, #180]	@ (8006a60 <HAL_RCC_OscConfig+0x49c>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d0f0      	beq.n	8006996 <HAL_RCC_OscConfig+0x3d2>
 80069b4:	e04a      	b.n	8006a4c <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069b6:	4b2b      	ldr	r3, [pc, #172]	@ (8006a64 <HAL_RCC_OscConfig+0x4a0>)
 80069b8:	2200      	movs	r2, #0
 80069ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069bc:	f7fc fe7a 	bl	80036b4 <HAL_GetTick>
 80069c0:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069c2:	e008      	b.n	80069d6 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069c4:	f7fc fe76 	bl	80036b4 <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	6a3b      	ldr	r3, [r7, #32]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	2b64      	cmp	r3, #100	@ 0x64
 80069d0:	d901      	bls.n	80069d6 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e03b      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069d6:	4b22      	ldr	r3, [pc, #136]	@ (8006a60 <HAL_RCC_OscConfig+0x49c>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1f0      	bne.n	80069c4 <HAL_RCC_OscConfig+0x400>
 80069e2:	e033      	b.n	8006a4c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	699b      	ldr	r3, [r3, #24]
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d101      	bne.n	80069f0 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	e02e      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80069f0:	4b1b      	ldr	r3, [pc, #108]	@ (8006a60 <HAL_RCC_OscConfig+0x49c>)
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069f6:	69fb      	ldr	r3, [r7, #28]
 80069f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	69db      	ldr	r3, [r3, #28]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d121      	bne.n	8006a48 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d11a      	bne.n	8006a48 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a12:	69fa      	ldr	r2, [r7, #28]
 8006a14:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006a18:	4013      	ands	r3, r2
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006a1e:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d111      	bne.n	8006a48 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a24:	69fb      	ldr	r3, [r7, #28]
 8006a26:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a2e:	085b      	lsrs	r3, r3, #1
 8006a30:	3b01      	subs	r3, #1
 8006a32:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d107      	bne.n	8006a48 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006a38:	69fb      	ldr	r3, [r7, #28]
 8006a3a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a42:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d001      	beq.n	8006a4c <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e000      	b.n	8006a4e <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3728      	adds	r7, #40	@ 0x28
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop
 8006a58:	40007000 	.word	0x40007000
 8006a5c:	40023870 	.word	0x40023870
 8006a60:	40023800 	.word	0x40023800
 8006a64:	42470060 	.word	0x42470060
 8006a68:	f0bc8000 	.word	0xf0bc8000

08006a6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b086      	sub	sp, #24
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d101      	bne.n	8006a80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	e0d2      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a80:	4b6b      	ldr	r3, [pc, #428]	@ (8006c30 <HAL_RCC_ClockConfig+0x1c4>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 030f 	and.w	r3, r3, #15
 8006a88:	683a      	ldr	r2, [r7, #0]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d90c      	bls.n	8006aa8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a8e:	4b68      	ldr	r3, [pc, #416]	@ (8006c30 <HAL_RCC_ClockConfig+0x1c4>)
 8006a90:	683a      	ldr	r2, [r7, #0]
 8006a92:	b2d2      	uxtb	r2, r2
 8006a94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a96:	4b66      	ldr	r3, [pc, #408]	@ (8006c30 <HAL_RCC_ClockConfig+0x1c4>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 030f 	and.w	r3, r3, #15
 8006a9e:	683a      	ldr	r2, [r7, #0]
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d001      	beq.n	8006aa8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e0be      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 0302 	and.w	r3, r3, #2
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d020      	beq.n	8006af6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0304 	and.w	r3, r3, #4
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d005      	beq.n	8006acc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ac0:	4b5c      	ldr	r3, [pc, #368]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	4a5b      	ldr	r2, [pc, #364]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006ac6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006aca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 0308 	and.w	r3, r3, #8
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d005      	beq.n	8006ae4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8006ad8:	4b56      	ldr	r3, [pc, #344]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	4a55      	ldr	r2, [pc, #340]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006ade:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006ae2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ae4:	4b53      	ldr	r3, [pc, #332]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	4950      	ldr	r1, [pc, #320]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006af2:	4313      	orrs	r3, r2
 8006af4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f003 0301 	and.w	r3, r3, #1
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d040      	beq.n	8006b84 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d107      	bne.n	8006b1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b0a:	4b4a      	ldr	r3, [pc, #296]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d115      	bne.n	8006b42 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	e085      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	d107      	bne.n	8006b32 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b22:	4b44      	ldr	r3, [pc, #272]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d109      	bne.n	8006b42 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e079      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b32:	4b40      	ldr	r3, [pc, #256]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 0302 	and.w	r3, r3, #2
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d101      	bne.n	8006b42 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e071      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b42:	4b3c      	ldr	r3, [pc, #240]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f023 0203 	bic.w	r2, r3, #3
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	4939      	ldr	r1, [pc, #228]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006b50:	4313      	orrs	r3, r2
 8006b52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b54:	f7fc fdae 	bl	80036b4 <HAL_GetTick>
 8006b58:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b5a:	e00a      	b.n	8006b72 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b5c:	f7fc fdaa 	bl	80036b4 <HAL_GetTick>
 8006b60:	4602      	mov	r2, r0
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	1ad3      	subs	r3, r2, r3
 8006b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d901      	bls.n	8006b72 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	e059      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b72:	4b30      	ldr	r3, [pc, #192]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	f003 020c 	and.w	r2, r3, #12
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d1eb      	bne.n	8006b5c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b84:	4b2a      	ldr	r3, [pc, #168]	@ (8006c30 <HAL_RCC_ClockConfig+0x1c4>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 030f 	and.w	r3, r3, #15
 8006b8c:	683a      	ldr	r2, [r7, #0]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d20c      	bcs.n	8006bac <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b92:	4b27      	ldr	r3, [pc, #156]	@ (8006c30 <HAL_RCC_ClockConfig+0x1c4>)
 8006b94:	683a      	ldr	r2, [r7, #0]
 8006b96:	b2d2      	uxtb	r2, r2
 8006b98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b9a:	4b25      	ldr	r3, [pc, #148]	@ (8006c30 <HAL_RCC_ClockConfig+0x1c4>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 030f 	and.w	r3, r3, #15
 8006ba2:	683a      	ldr	r2, [r7, #0]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d001      	beq.n	8006bac <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e03c      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0304 	and.w	r3, r3, #4
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d008      	beq.n	8006bca <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006bb8:	4b1e      	ldr	r3, [pc, #120]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	68db      	ldr	r3, [r3, #12]
 8006bc4:	491b      	ldr	r1, [pc, #108]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 0308 	and.w	r3, r3, #8
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d009      	beq.n	8006bea <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006bd6:	4b17      	ldr	r3, [pc, #92]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	691b      	ldr	r3, [r3, #16]
 8006be2:	00db      	lsls	r3, r3, #3
 8006be4:	4913      	ldr	r1, [pc, #76]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006be6:	4313      	orrs	r3, r2
 8006be8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006bea:	f000 f82b 	bl	8006c44 <HAL_RCC_GetSysClockFreq>
 8006bee:	4601      	mov	r1, r0
 8006bf0:	4b10      	ldr	r3, [pc, #64]	@ (8006c34 <HAL_RCC_ClockConfig+0x1c8>)
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006bf8:	22f0      	movs	r2, #240	@ 0xf0
 8006bfa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bfc:	693a      	ldr	r2, [r7, #16]
 8006bfe:	fa92 f2a2 	rbit	r2, r2
 8006c02:	60fa      	str	r2, [r7, #12]
  return result;
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	fab2 f282 	clz	r2, r2
 8006c0a:	b2d2      	uxtb	r2, r2
 8006c0c:	40d3      	lsrs	r3, r2
 8006c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8006c38 <HAL_RCC_ClockConfig+0x1cc>)
 8006c10:	5cd3      	ldrb	r3, [r2, r3]
 8006c12:	fa21 f303 	lsr.w	r3, r1, r3
 8006c16:	4a09      	ldr	r2, [pc, #36]	@ (8006c3c <HAL_RCC_ClockConfig+0x1d0>)
 8006c18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006c1a:	4b09      	ldr	r3, [pc, #36]	@ (8006c40 <HAL_RCC_ClockConfig+0x1d4>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f7fc fd06 	bl	8003630 <HAL_InitTick>

  return HAL_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3718      	adds	r7, #24
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	40023c00 	.word	0x40023c00
 8006c34:	40023800 	.word	0x40023800
 8006c38:	0800f52c 	.word	0x0800f52c
 8006c3c:	2000004c 	.word	0x2000004c
 8006c40:	20000050 	.word	0x20000050

08006c44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c48:	b090      	sub	sp, #64	@ 0x40
 8006c4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c50:	2300      	movs	r3, #0
 8006c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c54:	2300      	movs	r3, #0
 8006c56:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c5c:	4b59      	ldr	r3, [pc, #356]	@ (8006dc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f003 030c 	and.w	r3, r3, #12
 8006c64:	2b08      	cmp	r3, #8
 8006c66:	d00d      	beq.n	8006c84 <HAL_RCC_GetSysClockFreq+0x40>
 8006c68:	2b08      	cmp	r3, #8
 8006c6a:	f200 80a2 	bhi.w	8006db2 <HAL_RCC_GetSysClockFreq+0x16e>
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d002      	beq.n	8006c78 <HAL_RCC_GetSysClockFreq+0x34>
 8006c72:	2b04      	cmp	r3, #4
 8006c74:	d003      	beq.n	8006c7e <HAL_RCC_GetSysClockFreq+0x3a>
 8006c76:	e09c      	b.n	8006db2 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c78:	4b53      	ldr	r3, [pc, #332]	@ (8006dc8 <HAL_RCC_GetSysClockFreq+0x184>)
 8006c7a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8006c7c:	e09c      	b.n	8006db8 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c7e:	4b53      	ldr	r3, [pc, #332]	@ (8006dcc <HAL_RCC_GetSysClockFreq+0x188>)
 8006c80:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006c82:	e099      	b.n	8006db8 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c84:	4b4f      	ldr	r3, [pc, #316]	@ (8006dc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c8c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c8e:	4b4d      	ldr	r3, [pc, #308]	@ (8006dc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d027      	beq.n	8006cea <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c9a:	4b4a      	ldr	r3, [pc, #296]	@ (8006dc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	099b      	lsrs	r3, r3, #6
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	623b      	str	r3, [r7, #32]
 8006ca4:	627a      	str	r2, [r7, #36]	@ 0x24
 8006ca6:	6a3b      	ldr	r3, [r7, #32]
 8006ca8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006cac:	2100      	movs	r1, #0
 8006cae:	4b47      	ldr	r3, [pc, #284]	@ (8006dcc <HAL_RCC_GetSysClockFreq+0x188>)
 8006cb0:	fb03 f201 	mul.w	r2, r3, r1
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	fb00 f303 	mul.w	r3, r0, r3
 8006cba:	4413      	add	r3, r2
 8006cbc:	4a43      	ldr	r2, [pc, #268]	@ (8006dcc <HAL_RCC_GetSysClockFreq+0x188>)
 8006cbe:	fba0 2102 	umull	r2, r1, r0, r2
 8006cc2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006cc4:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006cc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cc8:	4413      	add	r3, r2
 8006cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cce:	2200      	movs	r2, #0
 8006cd0:	61bb      	str	r3, [r7, #24]
 8006cd2:	61fa      	str	r2, [r7, #28]
 8006cd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cd8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006cdc:	f7f9 ff80 	bl	8000be0 <__aeabi_uldivmod>
 8006ce0:	4602      	mov	r2, r0
 8006ce2:	460b      	mov	r3, r1
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ce8:	e055      	b.n	8006d96 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cea:	4b36      	ldr	r3, [pc, #216]	@ (8006dc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	099b      	lsrs	r3, r3, #6
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	613b      	str	r3, [r7, #16]
 8006cf4:	617a      	str	r2, [r7, #20]
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006cfc:	f04f 0b00 	mov.w	fp, #0
 8006d00:	4652      	mov	r2, sl
 8006d02:	465b      	mov	r3, fp
 8006d04:	f04f 0000 	mov.w	r0, #0
 8006d08:	f04f 0100 	mov.w	r1, #0
 8006d0c:	0159      	lsls	r1, r3, #5
 8006d0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d12:	0150      	lsls	r0, r2, #5
 8006d14:	4602      	mov	r2, r0
 8006d16:	460b      	mov	r3, r1
 8006d18:	ebb2 080a 	subs.w	r8, r2, sl
 8006d1c:	eb63 090b 	sbc.w	r9, r3, fp
 8006d20:	f04f 0200 	mov.w	r2, #0
 8006d24:	f04f 0300 	mov.w	r3, #0
 8006d28:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006d2c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006d30:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006d34:	ebb2 0408 	subs.w	r4, r2, r8
 8006d38:	eb63 0509 	sbc.w	r5, r3, r9
 8006d3c:	f04f 0200 	mov.w	r2, #0
 8006d40:	f04f 0300 	mov.w	r3, #0
 8006d44:	00eb      	lsls	r3, r5, #3
 8006d46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d4a:	00e2      	lsls	r2, r4, #3
 8006d4c:	4614      	mov	r4, r2
 8006d4e:	461d      	mov	r5, r3
 8006d50:	eb14 030a 	adds.w	r3, r4, sl
 8006d54:	603b      	str	r3, [r7, #0]
 8006d56:	eb45 030b 	adc.w	r3, r5, fp
 8006d5a:	607b      	str	r3, [r7, #4]
 8006d5c:	f04f 0200 	mov.w	r2, #0
 8006d60:	f04f 0300 	mov.w	r3, #0
 8006d64:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006d68:	4629      	mov	r1, r5
 8006d6a:	028b      	lsls	r3, r1, #10
 8006d6c:	4620      	mov	r0, r4
 8006d6e:	4629      	mov	r1, r5
 8006d70:	4604      	mov	r4, r0
 8006d72:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8006d76:	4601      	mov	r1, r0
 8006d78:	028a      	lsls	r2, r1, #10
 8006d7a:	4610      	mov	r0, r2
 8006d7c:	4619      	mov	r1, r3
 8006d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d80:	2200      	movs	r2, #0
 8006d82:	60bb      	str	r3, [r7, #8]
 8006d84:	60fa      	str	r2, [r7, #12]
 8006d86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d8a:	f7f9 ff29 	bl	8000be0 <__aeabi_uldivmod>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	460b      	mov	r3, r1
 8006d92:	4613      	mov	r3, r2
 8006d94:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006d96:	4b0b      	ldr	r3, [pc, #44]	@ (8006dc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	0c1b      	lsrs	r3, r3, #16
 8006d9c:	f003 0303 	and.w	r3, r3, #3
 8006da0:	3301      	adds	r3, #1
 8006da2:	005b      	lsls	r3, r3, #1
 8006da4:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8006da6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dae:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006db0:	e002      	b.n	8006db8 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006db2:	4b05      	ldr	r3, [pc, #20]	@ (8006dc8 <HAL_RCC_GetSysClockFreq+0x184>)
 8006db4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006db6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3740      	adds	r7, #64	@ 0x40
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006dc4:	40023800 	.word	0x40023800
 8006dc8:	00f42400 	.word	0x00f42400
 8006dcc:	017d7840 	.word	0x017d7840

08006dd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006dd4:	4b02      	ldr	r3, [pc, #8]	@ (8006de0 <HAL_RCC_GetHCLKFreq+0x10>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bc80      	pop	{r7}
 8006dde:	4770      	bx	lr
 8006de0:	2000004c 	.word	0x2000004c

08006de4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b082      	sub	sp, #8
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d101      	bne.n	8006df6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	e07b      	b.n	8006eee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d108      	bne.n	8006e10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e06:	d009      	beq.n	8006e1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	61da      	str	r2, [r3, #28]
 8006e0e:	e005      	b.n	8006e1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006e28:	b2db      	uxtb	r3, r3
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d106      	bne.n	8006e3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f7fc f8c4 	bl	8002fc4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2202      	movs	r2, #2
 8006e40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e52:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006e64:	431a      	orrs	r2, r3
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e6e:	431a      	orrs	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	691b      	ldr	r3, [r3, #16]
 8006e74:	f003 0302 	and.w	r3, r3, #2
 8006e78:	431a      	orrs	r2, r3
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	695b      	ldr	r3, [r3, #20]
 8006e7e:	f003 0301 	and.w	r3, r3, #1
 8006e82:	431a      	orrs	r2, r3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	699b      	ldr	r3, [r3, #24]
 8006e88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e8c:	431a      	orrs	r2, r3
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	69db      	ldr	r3, [r3, #28]
 8006e92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e96:	431a      	orrs	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6a1b      	ldr	r3, [r3, #32]
 8006e9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ea0:	ea42 0103 	orr.w	r1, r2, r3
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ea8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	699b      	ldr	r3, [r3, #24]
 8006eb8:	0c1b      	lsrs	r3, r3, #16
 8006eba:	f003 0104 	and.w	r1, r3, #4
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ec2:	f003 0210 	and.w	r2, r3, #16
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	430a      	orrs	r2, r1
 8006ecc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	69da      	ldr	r2, [r3, #28]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006edc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3708      	adds	r7, #8
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}

08006ef6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ef6:	b580      	push	{r7, lr}
 8006ef8:	b088      	sub	sp, #32
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	60f8      	str	r0, [r7, #12]
 8006efe:	60b9      	str	r1, [r7, #8]
 8006f00:	603b      	str	r3, [r7, #0]
 8006f02:	4613      	mov	r3, r2
 8006f04:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006f06:	2300      	movs	r3, #0
 8006f08:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d101      	bne.n	8006f18 <HAL_SPI_Transmit+0x22>
 8006f14:	2302      	movs	r3, #2
 8006f16:	e12d      	b.n	8007174 <HAL_SPI_Transmit+0x27e>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f20:	f7fc fbc8 	bl	80036b4 <HAL_GetTick>
 8006f24:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006f26:	88fb      	ldrh	r3, [r7, #6]
 8006f28:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d002      	beq.n	8006f3c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006f36:	2302      	movs	r3, #2
 8006f38:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006f3a:	e116      	b.n	800716a <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d002      	beq.n	8006f48 <HAL_SPI_Transmit+0x52>
 8006f42:	88fb      	ldrh	r3, [r7, #6]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d102      	bne.n	8006f4e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006f4c:	e10d      	b.n	800716a <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2203      	movs	r2, #3
 8006f52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	68ba      	ldr	r2, [r7, #8]
 8006f60:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	88fa      	ldrh	r2, [r7, #6]
 8006f66:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	88fa      	ldrh	r2, [r7, #6]
 8006f6c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f94:	d10f      	bne.n	8006fb6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fa4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006fb4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fc0:	2b40      	cmp	r3, #64	@ 0x40
 8006fc2:	d007      	beq.n	8006fd4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fd2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	68db      	ldr	r3, [r3, #12]
 8006fd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fdc:	d14f      	bne.n	800707e <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <HAL_SPI_Transmit+0xf6>
 8006fe6:	8afb      	ldrh	r3, [r7, #22]
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d142      	bne.n	8007072 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ff0:	881a      	ldrh	r2, [r3, #0]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ffc:	1c9a      	adds	r2, r3, #2
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007006:	b29b      	uxth	r3, r3
 8007008:	3b01      	subs	r3, #1
 800700a:	b29a      	uxth	r2, r3
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007010:	e02f      	b.n	8007072 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	f003 0302 	and.w	r3, r3, #2
 800701c:	2b02      	cmp	r3, #2
 800701e:	d112      	bne.n	8007046 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007024:	881a      	ldrh	r2, [r3, #0]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007030:	1c9a      	adds	r2, r3, #2
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800703a:	b29b      	uxth	r3, r3
 800703c:	3b01      	subs	r3, #1
 800703e:	b29a      	uxth	r2, r3
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007044:	e015      	b.n	8007072 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007046:	f7fc fb35 	bl	80036b4 <HAL_GetTick>
 800704a:	4602      	mov	r2, r0
 800704c:	69bb      	ldr	r3, [r7, #24]
 800704e:	1ad3      	subs	r3, r2, r3
 8007050:	683a      	ldr	r2, [r7, #0]
 8007052:	429a      	cmp	r2, r3
 8007054:	d803      	bhi.n	800705e <HAL_SPI_Transmit+0x168>
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800705c:	d102      	bne.n	8007064 <HAL_SPI_Transmit+0x16e>
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d106      	bne.n	8007072 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8007064:	2303      	movs	r3, #3
 8007066:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8007070:	e07b      	b.n	800716a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007076:	b29b      	uxth	r3, r3
 8007078:	2b00      	cmp	r3, #0
 800707a:	d1ca      	bne.n	8007012 <HAL_SPI_Transmit+0x11c>
 800707c:	e050      	b.n	8007120 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d002      	beq.n	800708c <HAL_SPI_Transmit+0x196>
 8007086:	8afb      	ldrh	r3, [r7, #22]
 8007088:	2b01      	cmp	r3, #1
 800708a:	d144      	bne.n	8007116 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	330c      	adds	r3, #12
 8007096:	7812      	ldrb	r2, [r2, #0]
 8007098:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800709e:	1c5a      	adds	r2, r3, #1
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	3b01      	subs	r3, #1
 80070ac:	b29a      	uxth	r2, r3
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80070b2:	e030      	b.n	8007116 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	f003 0302 	and.w	r3, r3, #2
 80070be:	2b02      	cmp	r3, #2
 80070c0:	d113      	bne.n	80070ea <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	330c      	adds	r3, #12
 80070cc:	7812      	ldrb	r2, [r2, #0]
 80070ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070d4:	1c5a      	adds	r2, r3, #1
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070de:	b29b      	uxth	r3, r3
 80070e0:	3b01      	subs	r3, #1
 80070e2:	b29a      	uxth	r2, r3
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80070e8:	e015      	b.n	8007116 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80070ea:	f7fc fae3 	bl	80036b4 <HAL_GetTick>
 80070ee:	4602      	mov	r2, r0
 80070f0:	69bb      	ldr	r3, [r7, #24]
 80070f2:	1ad3      	subs	r3, r2, r3
 80070f4:	683a      	ldr	r2, [r7, #0]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d803      	bhi.n	8007102 <HAL_SPI_Transmit+0x20c>
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007100:	d102      	bne.n	8007108 <HAL_SPI_Transmit+0x212>
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d106      	bne.n	8007116 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8007108:	2303      	movs	r3, #3
 800710a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8007114:	e029      	b.n	800716a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800711a:	b29b      	uxth	r3, r3
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1c9      	bne.n	80070b4 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007120:	69ba      	ldr	r2, [r7, #24]
 8007122:	6839      	ldr	r1, [r7, #0]
 8007124:	68f8      	ldr	r0, [r7, #12]
 8007126:	f000 fbae 	bl	8007886 <SPI_EndRxTxTransaction>
 800712a:	4603      	mov	r3, r0
 800712c:	2b00      	cmp	r3, #0
 800712e:	d002      	beq.n	8007136 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2220      	movs	r2, #32
 8007134:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d10a      	bne.n	8007154 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800713e:	2300      	movs	r3, #0
 8007140:	613b      	str	r3, [r7, #16]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	613b      	str	r3, [r7, #16]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	613b      	str	r3, [r7, #16]
 8007152:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007158:	2b00      	cmp	r3, #0
 800715a:	d002      	beq.n	8007162 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	77fb      	strb	r3, [r7, #31]
 8007160:	e003      	b.n	800716a <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2201      	movs	r2, #1
 8007166:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2200      	movs	r2, #0
 800716e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007172:	7ffb      	ldrb	r3, [r7, #31]
}
 8007174:	4618      	mov	r0, r3
 8007176:	3720      	adds	r7, #32
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}

0800717c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b088      	sub	sp, #32
 8007180:	af02      	add	r7, sp, #8
 8007182:	60f8      	str	r0, [r7, #12]
 8007184:	60b9      	str	r1, [r7, #8]
 8007186:	603b      	str	r3, [r7, #0]
 8007188:	4613      	mov	r3, r2
 800718a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800718c:	2300      	movs	r3, #0
 800718e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007196:	b2db      	uxtb	r3, r3
 8007198:	2b01      	cmp	r3, #1
 800719a:	d002      	beq.n	80071a2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800719c:	2302      	movs	r3, #2
 800719e:	75fb      	strb	r3, [r7, #23]
    goto error;
 80071a0:	e0fb      	b.n	800739a <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071aa:	d112      	bne.n	80071d2 <HAL_SPI_Receive+0x56>
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10e      	bne.n	80071d2 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2204      	movs	r2, #4
 80071b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80071bc:	88fa      	ldrh	r2, [r7, #6]
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	9300      	str	r3, [sp, #0]
 80071c2:	4613      	mov	r3, r2
 80071c4:	68ba      	ldr	r2, [r7, #8]
 80071c6:	68b9      	ldr	r1, [r7, #8]
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f000 f8ef 	bl	80073ac <HAL_SPI_TransmitReceive>
 80071ce:	4603      	mov	r3, r0
 80071d0:	e0e8      	b.n	80073a4 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d101      	bne.n	80071e0 <HAL_SPI_Receive+0x64>
 80071dc:	2302      	movs	r3, #2
 80071de:	e0e1      	b.n	80073a4 <HAL_SPI_Receive+0x228>
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2201      	movs	r2, #1
 80071e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80071e8:	f7fc fa64 	bl	80036b4 <HAL_GetTick>
 80071ec:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d002      	beq.n	80071fa <HAL_SPI_Receive+0x7e>
 80071f4:	88fb      	ldrh	r3, [r7, #6]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d102      	bne.n	8007200 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80071fe:	e0cc      	b.n	800739a <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2204      	movs	r2, #4
 8007204:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	68ba      	ldr	r2, [r7, #8]
 8007212:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	88fa      	ldrh	r2, [r7, #6]
 8007218:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	88fa      	ldrh	r2, [r7, #6]
 800721e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2200      	movs	r2, #0
 800722a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2200      	movs	r2, #0
 8007230:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2200      	movs	r2, #0
 8007236:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007246:	d10f      	bne.n	8007268 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007256:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007266:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007272:	2b40      	cmp	r3, #64	@ 0x40
 8007274:	d007      	beq.n	8007286 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	681a      	ldr	r2, [r3, #0]
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007284:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d16a      	bne.n	8007364 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800728e:	e032      	b.n	80072f6 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	f003 0301 	and.w	r3, r3, #1
 800729a:	2b01      	cmp	r3, #1
 800729c:	d115      	bne.n	80072ca <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f103 020c 	add.w	r2, r3, #12
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072aa:	7812      	ldrb	r2, [r2, #0]
 80072ac:	b2d2      	uxtb	r2, r2
 80072ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072b4:	1c5a      	adds	r2, r3, #1
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072be:	b29b      	uxth	r3, r3
 80072c0:	3b01      	subs	r3, #1
 80072c2:	b29a      	uxth	r2, r3
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80072c8:	e015      	b.n	80072f6 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80072ca:	f7fc f9f3 	bl	80036b4 <HAL_GetTick>
 80072ce:	4602      	mov	r2, r0
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	1ad3      	subs	r3, r2, r3
 80072d4:	683a      	ldr	r2, [r7, #0]
 80072d6:	429a      	cmp	r2, r3
 80072d8:	d803      	bhi.n	80072e2 <HAL_SPI_Receive+0x166>
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072e0:	d102      	bne.n	80072e8 <HAL_SPI_Receive+0x16c>
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d106      	bne.n	80072f6 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80072e8:	2303      	movs	r3, #3
 80072ea:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80072f4:	e051      	b.n	800739a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d1c7      	bne.n	8007290 <HAL_SPI_Receive+0x114>
 8007300:	e035      	b.n	800736e <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	f003 0301 	and.w	r3, r3, #1
 800730c:	2b01      	cmp	r3, #1
 800730e:	d113      	bne.n	8007338 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	68da      	ldr	r2, [r3, #12]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800731a:	b292      	uxth	r2, r2
 800731c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007322:	1c9a      	adds	r2, r3, #2
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800732c:	b29b      	uxth	r3, r3
 800732e:	3b01      	subs	r3, #1
 8007330:	b29a      	uxth	r2, r3
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007336:	e015      	b.n	8007364 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007338:	f7fc f9bc 	bl	80036b4 <HAL_GetTick>
 800733c:	4602      	mov	r2, r0
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	1ad3      	subs	r3, r2, r3
 8007342:	683a      	ldr	r2, [r7, #0]
 8007344:	429a      	cmp	r2, r3
 8007346:	d803      	bhi.n	8007350 <HAL_SPI_Receive+0x1d4>
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800734e:	d102      	bne.n	8007356 <HAL_SPI_Receive+0x1da>
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d106      	bne.n	8007364 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8007356:	2303      	movs	r3, #3
 8007358:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2201      	movs	r2, #1
 800735e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8007362:	e01a      	b.n	800739a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007368:	b29b      	uxth	r3, r3
 800736a:	2b00      	cmp	r3, #0
 800736c:	d1c9      	bne.n	8007302 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800736e:	693a      	ldr	r2, [r7, #16]
 8007370:	6839      	ldr	r1, [r7, #0]
 8007372:	68f8      	ldr	r0, [r7, #12]
 8007374:	f000 fa52 	bl	800781c <SPI_EndRxTransaction>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d002      	beq.n	8007384 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2220      	movs	r2, #32
 8007382:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007388:	2b00      	cmp	r3, #0
 800738a:	d002      	beq.n	8007392 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	75fb      	strb	r3, [r7, #23]
 8007390:	e003      	b.n	800739a <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2201      	movs	r2, #1
 8007396:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2200      	movs	r2, #0
 800739e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80073a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3718      	adds	r7, #24
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}

080073ac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b08c      	sub	sp, #48	@ 0x30
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	60f8      	str	r0, [r7, #12]
 80073b4:	60b9      	str	r1, [r7, #8]
 80073b6:	607a      	str	r2, [r7, #4]
 80073b8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80073ba:	2301      	movs	r3, #1
 80073bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80073be:	2300      	movs	r3, #0
 80073c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d101      	bne.n	80073d2 <HAL_SPI_TransmitReceive+0x26>
 80073ce:	2302      	movs	r3, #2
 80073d0:	e198      	b.n	8007704 <HAL_SPI_TransmitReceive+0x358>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073da:	f7fc f96b 	bl	80036b4 <HAL_GetTick>
 80073de:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80073e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80073f0:	887b      	ldrh	r3, [r7, #2]
 80073f2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80073f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d00f      	beq.n	800741c <HAL_SPI_TransmitReceive+0x70>
 80073fc:	69fb      	ldr	r3, [r7, #28]
 80073fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007402:	d107      	bne.n	8007414 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d103      	bne.n	8007414 <HAL_SPI_TransmitReceive+0x68>
 800740c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007410:	2b04      	cmp	r3, #4
 8007412:	d003      	beq.n	800741c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007414:	2302      	movs	r3, #2
 8007416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800741a:	e16d      	b.n	80076f8 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d005      	beq.n	800742e <HAL_SPI_TransmitReceive+0x82>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d002      	beq.n	800742e <HAL_SPI_TransmitReceive+0x82>
 8007428:	887b      	ldrh	r3, [r7, #2]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d103      	bne.n	8007436 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800742e:	2301      	movs	r3, #1
 8007430:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8007434:	e160      	b.n	80076f8 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800743c:	b2db      	uxtb	r3, r3
 800743e:	2b04      	cmp	r3, #4
 8007440:	d003      	beq.n	800744a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2205      	movs	r2, #5
 8007446:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2200      	movs	r2, #0
 800744e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	887a      	ldrh	r2, [r7, #2]
 800745a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	887a      	ldrh	r2, [r7, #2]
 8007460:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	68ba      	ldr	r2, [r7, #8]
 8007466:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	887a      	ldrh	r2, [r7, #2]
 800746c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	887a      	ldrh	r2, [r7, #2]
 8007472:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2200      	movs	r2, #0
 8007478:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2200      	movs	r2, #0
 800747e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800748a:	2b40      	cmp	r3, #64	@ 0x40
 800748c:	d007      	beq.n	800749e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800749c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	68db      	ldr	r3, [r3, #12]
 80074a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074a6:	d17c      	bne.n	80075a2 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d002      	beq.n	80074b6 <HAL_SPI_TransmitReceive+0x10a>
 80074b0:	8b7b      	ldrh	r3, [r7, #26]
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d16a      	bne.n	800758c <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074ba:	881a      	ldrh	r2, [r3, #0]
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074c6:	1c9a      	adds	r2, r3, #2
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	3b01      	subs	r3, #1
 80074d4:	b29a      	uxth	r2, r3
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074da:	e057      	b.n	800758c <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	f003 0302 	and.w	r3, r3, #2
 80074e6:	2b02      	cmp	r3, #2
 80074e8:	d11b      	bne.n	8007522 <HAL_SPI_TransmitReceive+0x176>
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074ee:	b29b      	uxth	r3, r3
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d016      	beq.n	8007522 <HAL_SPI_TransmitReceive+0x176>
 80074f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d113      	bne.n	8007522 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074fe:	881a      	ldrh	r2, [r3, #0]
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800750a:	1c9a      	adds	r2, r3, #2
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007514:	b29b      	uxth	r3, r3
 8007516:	3b01      	subs	r3, #1
 8007518:	b29a      	uxth	r2, r3
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800751e:	2300      	movs	r3, #0
 8007520:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	f003 0301 	and.w	r3, r3, #1
 800752c:	2b01      	cmp	r3, #1
 800752e:	d119      	bne.n	8007564 <HAL_SPI_TransmitReceive+0x1b8>
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007534:	b29b      	uxth	r3, r3
 8007536:	2b00      	cmp	r3, #0
 8007538:	d014      	beq.n	8007564 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	68da      	ldr	r2, [r3, #12]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007544:	b292      	uxth	r2, r2
 8007546:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800754c:	1c9a      	adds	r2, r3, #2
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007556:	b29b      	uxth	r3, r3
 8007558:	3b01      	subs	r3, #1
 800755a:	b29a      	uxth	r2, r3
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007560:	2301      	movs	r3, #1
 8007562:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007564:	f7fc f8a6 	bl	80036b4 <HAL_GetTick>
 8007568:	4602      	mov	r2, r0
 800756a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800756c:	1ad3      	subs	r3, r2, r3
 800756e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007570:	429a      	cmp	r2, r3
 8007572:	d80b      	bhi.n	800758c <HAL_SPI_TransmitReceive+0x1e0>
 8007574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800757a:	d007      	beq.n	800758c <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800757c:	2303      	movs	r3, #3
 800757e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2201      	movs	r2, #1
 8007586:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800758a:	e0b5      	b.n	80076f8 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007590:	b29b      	uxth	r3, r3
 8007592:	2b00      	cmp	r3, #0
 8007594:	d1a2      	bne.n	80074dc <HAL_SPI_TransmitReceive+0x130>
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800759a:	b29b      	uxth	r3, r3
 800759c:	2b00      	cmp	r3, #0
 800759e:	d19d      	bne.n	80074dc <HAL_SPI_TransmitReceive+0x130>
 80075a0:	e080      	b.n	80076a4 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d002      	beq.n	80075b0 <HAL_SPI_TransmitReceive+0x204>
 80075aa:	8b7b      	ldrh	r3, [r7, #26]
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d16f      	bne.n	8007690 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	330c      	adds	r3, #12
 80075ba:	7812      	ldrb	r2, [r2, #0]
 80075bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075c2:	1c5a      	adds	r2, r3, #1
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	3b01      	subs	r3, #1
 80075d0:	b29a      	uxth	r2, r3
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80075d6:	e05b      	b.n	8007690 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	f003 0302 	and.w	r3, r3, #2
 80075e2:	2b02      	cmp	r3, #2
 80075e4:	d11c      	bne.n	8007620 <HAL_SPI_TransmitReceive+0x274>
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d017      	beq.n	8007620 <HAL_SPI_TransmitReceive+0x274>
 80075f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d114      	bne.n	8007620 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	330c      	adds	r3, #12
 8007600:	7812      	ldrb	r2, [r2, #0]
 8007602:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007608:	1c5a      	adds	r2, r3, #1
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007612:	b29b      	uxth	r3, r3
 8007614:	3b01      	subs	r3, #1
 8007616:	b29a      	uxth	r2, r3
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800761c:	2300      	movs	r3, #0
 800761e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	689b      	ldr	r3, [r3, #8]
 8007626:	f003 0301 	and.w	r3, r3, #1
 800762a:	2b01      	cmp	r3, #1
 800762c:	d119      	bne.n	8007662 <HAL_SPI_TransmitReceive+0x2b6>
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007632:	b29b      	uxth	r3, r3
 8007634:	2b00      	cmp	r3, #0
 8007636:	d014      	beq.n	8007662 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68da      	ldr	r2, [r3, #12]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007642:	b2d2      	uxtb	r2, r2
 8007644:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800764a:	1c5a      	adds	r2, r3, #1
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007654:	b29b      	uxth	r3, r3
 8007656:	3b01      	subs	r3, #1
 8007658:	b29a      	uxth	r2, r3
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800765e:	2301      	movs	r3, #1
 8007660:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007662:	f7fc f827 	bl	80036b4 <HAL_GetTick>
 8007666:	4602      	mov	r2, r0
 8007668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766a:	1ad3      	subs	r3, r2, r3
 800766c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800766e:	429a      	cmp	r2, r3
 8007670:	d803      	bhi.n	800767a <HAL_SPI_TransmitReceive+0x2ce>
 8007672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007678:	d102      	bne.n	8007680 <HAL_SPI_TransmitReceive+0x2d4>
 800767a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800767c:	2b00      	cmp	r3, #0
 800767e:	d107      	bne.n	8007690 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8007680:	2303      	movs	r3, #3
 8007682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2201      	movs	r2, #1
 800768a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800768e:	e033      	b.n	80076f8 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007694:	b29b      	uxth	r3, r3
 8007696:	2b00      	cmp	r3, #0
 8007698:	d19e      	bne.n	80075d8 <HAL_SPI_TransmitReceive+0x22c>
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800769e:	b29b      	uxth	r3, r3
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d199      	bne.n	80075d8 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80076a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076a6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f000 f8ec 	bl	8007886 <SPI_EndRxTxTransaction>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d006      	beq.n	80076c2 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2220      	movs	r2, #32
 80076be:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80076c0:	e01a      	b.n	80076f8 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10a      	bne.n	80076e0 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076ca:	2300      	movs	r3, #0
 80076cc:	617b      	str	r3, [r7, #20]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	617b      	str	r3, [r7, #20]
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	617b      	str	r3, [r7, #20]
 80076de:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d003      	beq.n	80076f0 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076ee:	e003      	b.n	80076f8 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2200      	movs	r2, #0
 80076fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007700:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8007704:	4618      	mov	r0, r3
 8007706:	3730      	adds	r7, #48	@ 0x30
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b088      	sub	sp, #32
 8007710:	af00      	add	r7, sp, #0
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	603b      	str	r3, [r7, #0]
 8007718:	4613      	mov	r3, r2
 800771a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800771c:	f7fb ffca 	bl	80036b4 <HAL_GetTick>
 8007720:	4602      	mov	r2, r0
 8007722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007724:	1a9b      	subs	r3, r3, r2
 8007726:	683a      	ldr	r2, [r7, #0]
 8007728:	4413      	add	r3, r2
 800772a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800772c:	f7fb ffc2 	bl	80036b4 <HAL_GetTick>
 8007730:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007732:	4b39      	ldr	r3, [pc, #228]	@ (8007818 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	015b      	lsls	r3, r3, #5
 8007738:	0d1b      	lsrs	r3, r3, #20
 800773a:	69fa      	ldr	r2, [r7, #28]
 800773c:	fb02 f303 	mul.w	r3, r2, r3
 8007740:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007742:	e054      	b.n	80077ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800774a:	d050      	beq.n	80077ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800774c:	f7fb ffb2 	bl	80036b4 <HAL_GetTick>
 8007750:	4602      	mov	r2, r0
 8007752:	69bb      	ldr	r3, [r7, #24]
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	69fa      	ldr	r2, [r7, #28]
 8007758:	429a      	cmp	r2, r3
 800775a:	d902      	bls.n	8007762 <SPI_WaitFlagStateUntilTimeout+0x56>
 800775c:	69fb      	ldr	r3, [r7, #28]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d13d      	bne.n	80077de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	685a      	ldr	r2, [r3, #4]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007770:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800777a:	d111      	bne.n	80077a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007784:	d004      	beq.n	8007790 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800778e:	d107      	bne.n	80077a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800779e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077a8:	d10f      	bne.n	80077ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80077b8:	601a      	str	r2, [r3, #0]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80077c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2201      	movs	r2, #1
 80077ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2200      	movs	r2, #0
 80077d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80077da:	2303      	movs	r3, #3
 80077dc:	e017      	b.n	800780e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d101      	bne.n	80077e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80077e4:	2300      	movs	r3, #0
 80077e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	3b01      	subs	r3, #1
 80077ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	689a      	ldr	r2, [r3, #8]
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	4013      	ands	r3, r2
 80077f8:	68ba      	ldr	r2, [r7, #8]
 80077fa:	429a      	cmp	r2, r3
 80077fc:	bf0c      	ite	eq
 80077fe:	2301      	moveq	r3, #1
 8007800:	2300      	movne	r3, #0
 8007802:	b2db      	uxtb	r3, r3
 8007804:	461a      	mov	r2, r3
 8007806:	79fb      	ldrb	r3, [r7, #7]
 8007808:	429a      	cmp	r2, r3
 800780a:	d19b      	bne.n	8007744 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800780c:	2300      	movs	r3, #0
}
 800780e:	4618      	mov	r0, r3
 8007810:	3720      	adds	r7, #32
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}
 8007816:	bf00      	nop
 8007818:	2000004c 	.word	0x2000004c

0800781c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b086      	sub	sp, #24
 8007820:	af02      	add	r7, sp, #8
 8007822:	60f8      	str	r0, [r7, #12]
 8007824:	60b9      	str	r1, [r7, #8]
 8007826:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007830:	d111      	bne.n	8007856 <SPI_EndRxTransaction+0x3a>
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800783a:	d004      	beq.n	8007846 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007844:	d107      	bne.n	8007856 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007854:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	9300      	str	r3, [sp, #0]
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	2200      	movs	r2, #0
 800785e:	2180      	movs	r1, #128	@ 0x80
 8007860:	68f8      	ldr	r0, [r7, #12]
 8007862:	f7ff ff53 	bl	800770c <SPI_WaitFlagStateUntilTimeout>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d007      	beq.n	800787c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007870:	f043 0220 	orr.w	r2, r3, #32
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007878:	2303      	movs	r3, #3
 800787a:	e000      	b.n	800787e <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 800787c:	2300      	movs	r3, #0
}
 800787e:	4618      	mov	r0, r3
 8007880:	3710      	adds	r7, #16
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}

08007886 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007886:	b580      	push	{r7, lr}
 8007888:	b086      	sub	sp, #24
 800788a:	af02      	add	r7, sp, #8
 800788c:	60f8      	str	r0, [r7, #12]
 800788e:	60b9      	str	r1, [r7, #8]
 8007890:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	9300      	str	r3, [sp, #0]
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	2200      	movs	r2, #0
 800789a:	2180      	movs	r1, #128	@ 0x80
 800789c:	68f8      	ldr	r0, [r7, #12]
 800789e:	f7ff ff35 	bl	800770c <SPI_WaitFlagStateUntilTimeout>
 80078a2:	4603      	mov	r3, r0
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d007      	beq.n	80078b8 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ac:	f043 0220 	orr.w	r2, r3, #32
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80078b4:	2303      	movs	r3, #3
 80078b6:	e000      	b.n	80078ba <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80078b8:	2300      	movs	r3, #0
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3710      	adds	r7, #16
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}

080078c2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80078c2:	b580      	push	{r7, lr}
 80078c4:	b082      	sub	sp, #8
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d101      	bne.n	80078d4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	e041      	b.n	8007958 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d106      	bne.n	80078ee <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f7fb fde9 	bl	80034c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2202      	movs	r2, #2
 80078f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	3304      	adds	r3, #4
 80078fe:	4619      	mov	r1, r3
 8007900:	4610      	mov	r0, r2
 8007902:	f000 fe05 	bl	8008510 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2201      	movs	r2, #1
 800790a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2201      	movs	r2, #1
 8007912:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2201      	movs	r2, #1
 800791a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2201      	movs	r2, #1
 8007922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2201      	movs	r2, #1
 800792a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2201      	movs	r2, #1
 8007932:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2201      	movs	r2, #1
 800793a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2201      	movs	r2, #1
 8007942:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2201      	movs	r2, #1
 800794a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2201      	movs	r2, #1
 8007952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007956:	2300      	movs	r3, #0
}
 8007958:	4618      	mov	r0, r3
 800795a:	3708      	adds	r7, #8
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}

08007960 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007960:	b480      	push	{r7}
 8007962:	b085      	sub	sp, #20
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800796e:	b2db      	uxtb	r3, r3
 8007970:	2b01      	cmp	r3, #1
 8007972:	d001      	beq.n	8007978 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007974:	2301      	movs	r3, #1
 8007976:	e04e      	b.n	8007a16 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2202      	movs	r2, #2
 800797c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	68da      	ldr	r2, [r3, #12]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f042 0201 	orr.w	r2, r2, #1
 800798e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a22      	ldr	r2, [pc, #136]	@ (8007a20 <HAL_TIM_Base_Start_IT+0xc0>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d022      	beq.n	80079e0 <HAL_TIM_Base_Start_IT+0x80>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079a2:	d01d      	beq.n	80079e0 <HAL_TIM_Base_Start_IT+0x80>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4a1e      	ldr	r2, [pc, #120]	@ (8007a24 <HAL_TIM_Base_Start_IT+0xc4>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d018      	beq.n	80079e0 <HAL_TIM_Base_Start_IT+0x80>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4a1d      	ldr	r2, [pc, #116]	@ (8007a28 <HAL_TIM_Base_Start_IT+0xc8>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d013      	beq.n	80079e0 <HAL_TIM_Base_Start_IT+0x80>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a1b      	ldr	r2, [pc, #108]	@ (8007a2c <HAL_TIM_Base_Start_IT+0xcc>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d00e      	beq.n	80079e0 <HAL_TIM_Base_Start_IT+0x80>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a1a      	ldr	r2, [pc, #104]	@ (8007a30 <HAL_TIM_Base_Start_IT+0xd0>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d009      	beq.n	80079e0 <HAL_TIM_Base_Start_IT+0x80>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a18      	ldr	r2, [pc, #96]	@ (8007a34 <HAL_TIM_Base_Start_IT+0xd4>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d004      	beq.n	80079e0 <HAL_TIM_Base_Start_IT+0x80>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a17      	ldr	r2, [pc, #92]	@ (8007a38 <HAL_TIM_Base_Start_IT+0xd8>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d111      	bne.n	8007a04 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	f003 0307 	and.w	r3, r3, #7
 80079ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2b06      	cmp	r3, #6
 80079f0:	d010      	beq.n	8007a14 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f042 0201 	orr.w	r2, r2, #1
 8007a00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a02:	e007      	b.n	8007a14 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f042 0201 	orr.w	r2, r2, #1
 8007a12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a14:	2300      	movs	r3, #0
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3714      	adds	r7, #20
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bc80      	pop	{r7}
 8007a1e:	4770      	bx	lr
 8007a20:	40010000 	.word	0x40010000
 8007a24:	40000400 	.word	0x40000400
 8007a28:	40000800 	.word	0x40000800
 8007a2c:	40000c00 	.word	0x40000c00
 8007a30:	40010400 	.word	0x40010400
 8007a34:	40014000 	.word	0x40014000
 8007a38:	40001800 	.word	0x40001800

08007a3c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b082      	sub	sp, #8
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d101      	bne.n	8007a4e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e041      	b.n	8007ad2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d106      	bne.n	8007a68 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 f839 	bl	8007ada <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2202      	movs	r2, #2
 8007a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	3304      	adds	r3, #4
 8007a78:	4619      	mov	r1, r3
 8007a7a:	4610      	mov	r0, r2
 8007a7c:	f000 fd48 	bl	8008510 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2201      	movs	r2, #1
 8007abc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2201      	movs	r2, #1
 8007acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3708      	adds	r7, #8
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}

08007ada <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007ada:	b480      	push	{r7}
 8007adc:	b083      	sub	sp, #12
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007ae2:	bf00      	nop
 8007ae4:	370c      	adds	r7, #12
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bc80      	pop	{r7}
 8007aea:	4770      	bx	lr

08007aec <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d104      	bne.n	8007b06 <HAL_TIM_IC_Start+0x1a>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007b02:	b2db      	uxtb	r3, r3
 8007b04:	e013      	b.n	8007b2e <HAL_TIM_IC_Start+0x42>
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	2b04      	cmp	r3, #4
 8007b0a:	d104      	bne.n	8007b16 <HAL_TIM_IC_Start+0x2a>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	e00b      	b.n	8007b2e <HAL_TIM_IC_Start+0x42>
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	2b08      	cmp	r3, #8
 8007b1a:	d104      	bne.n	8007b26 <HAL_TIM_IC_Start+0x3a>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	e003      	b.n	8007b2e <HAL_TIM_IC_Start+0x42>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d104      	bne.n	8007b40 <HAL_TIM_IC_Start+0x54>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	e013      	b.n	8007b68 <HAL_TIM_IC_Start+0x7c>
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	2b04      	cmp	r3, #4
 8007b44:	d104      	bne.n	8007b50 <HAL_TIM_IC_Start+0x64>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	e00b      	b.n	8007b68 <HAL_TIM_IC_Start+0x7c>
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	2b08      	cmp	r3, #8
 8007b54:	d104      	bne.n	8007b60 <HAL_TIM_IC_Start+0x74>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	e003      	b.n	8007b68 <HAL_TIM_IC_Start+0x7c>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b66:	b2db      	uxtb	r3, r3
 8007b68:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007b6a:	7bfb      	ldrb	r3, [r7, #15]
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d102      	bne.n	8007b76 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007b70:	7bbb      	ldrb	r3, [r7, #14]
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d001      	beq.n	8007b7a <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8007b76:	2301      	movs	r3, #1
 8007b78:	e081      	b.n	8007c7e <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d104      	bne.n	8007b8a <HAL_TIM_IC_Start+0x9e>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2202      	movs	r2, #2
 8007b84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b88:	e013      	b.n	8007bb2 <HAL_TIM_IC_Start+0xc6>
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	2b04      	cmp	r3, #4
 8007b8e:	d104      	bne.n	8007b9a <HAL_TIM_IC_Start+0xae>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2202      	movs	r2, #2
 8007b94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b98:	e00b      	b.n	8007bb2 <HAL_TIM_IC_Start+0xc6>
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	2b08      	cmp	r3, #8
 8007b9e:	d104      	bne.n	8007baa <HAL_TIM_IC_Start+0xbe>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2202      	movs	r2, #2
 8007ba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ba8:	e003      	b.n	8007bb2 <HAL_TIM_IC_Start+0xc6>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2202      	movs	r2, #2
 8007bae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d104      	bne.n	8007bc2 <HAL_TIM_IC_Start+0xd6>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2202      	movs	r2, #2
 8007bbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007bc0:	e013      	b.n	8007bea <HAL_TIM_IC_Start+0xfe>
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	2b04      	cmp	r3, #4
 8007bc6:	d104      	bne.n	8007bd2 <HAL_TIM_IC_Start+0xe6>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2202      	movs	r2, #2
 8007bcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007bd0:	e00b      	b.n	8007bea <HAL_TIM_IC_Start+0xfe>
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	2b08      	cmp	r3, #8
 8007bd6:	d104      	bne.n	8007be2 <HAL_TIM_IC_Start+0xf6>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2202      	movs	r2, #2
 8007bdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007be0:	e003      	b.n	8007bea <HAL_TIM_IC_Start+0xfe>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2202      	movs	r2, #2
 8007be6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	6839      	ldr	r1, [r7, #0]
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f000 ff77 	bl	8008ae6 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a22      	ldr	r2, [pc, #136]	@ (8007c88 <HAL_TIM_IC_Start+0x19c>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d022      	beq.n	8007c48 <HAL_TIM_IC_Start+0x15c>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c0a:	d01d      	beq.n	8007c48 <HAL_TIM_IC_Start+0x15c>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4a1e      	ldr	r2, [pc, #120]	@ (8007c8c <HAL_TIM_IC_Start+0x1a0>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d018      	beq.n	8007c48 <HAL_TIM_IC_Start+0x15c>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a1d      	ldr	r2, [pc, #116]	@ (8007c90 <HAL_TIM_IC_Start+0x1a4>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d013      	beq.n	8007c48 <HAL_TIM_IC_Start+0x15c>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a1b      	ldr	r2, [pc, #108]	@ (8007c94 <HAL_TIM_IC_Start+0x1a8>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d00e      	beq.n	8007c48 <HAL_TIM_IC_Start+0x15c>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4a1a      	ldr	r2, [pc, #104]	@ (8007c98 <HAL_TIM_IC_Start+0x1ac>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d009      	beq.n	8007c48 <HAL_TIM_IC_Start+0x15c>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	4a18      	ldr	r2, [pc, #96]	@ (8007c9c <HAL_TIM_IC_Start+0x1b0>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d004      	beq.n	8007c48 <HAL_TIM_IC_Start+0x15c>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a17      	ldr	r2, [pc, #92]	@ (8007ca0 <HAL_TIM_IC_Start+0x1b4>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d111      	bne.n	8007c6c <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	f003 0307 	and.w	r3, r3, #7
 8007c52:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	2b06      	cmp	r3, #6
 8007c58:	d010      	beq.n	8007c7c <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f042 0201 	orr.w	r2, r2, #1
 8007c68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c6a:	e007      	b.n	8007c7c <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	681a      	ldr	r2, [r3, #0]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f042 0201 	orr.w	r2, r2, #1
 8007c7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3710      	adds	r7, #16
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	40010000 	.word	0x40010000
 8007c8c:	40000400 	.word	0x40000400
 8007c90:	40000800 	.word	0x40000800
 8007c94:	40000c00 	.word	0x40000c00
 8007c98:	40010400 	.word	0x40010400
 8007c9c:	40014000 	.word	0x40014000
 8007ca0:	40001800 	.word	0x40001800

08007ca4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
 8007cac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d104      	bne.n	8007cc2 <HAL_TIM_IC_Start_IT+0x1e>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	e013      	b.n	8007cea <HAL_TIM_IC_Start_IT+0x46>
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	2b04      	cmp	r3, #4
 8007cc6:	d104      	bne.n	8007cd2 <HAL_TIM_IC_Start_IT+0x2e>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007cce:	b2db      	uxtb	r3, r3
 8007cd0:	e00b      	b.n	8007cea <HAL_TIM_IC_Start_IT+0x46>
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	2b08      	cmp	r3, #8
 8007cd6:	d104      	bne.n	8007ce2 <HAL_TIM_IC_Start_IT+0x3e>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	e003      	b.n	8007cea <HAL_TIM_IC_Start_IT+0x46>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d104      	bne.n	8007cfc <HAL_TIM_IC_Start_IT+0x58>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	e013      	b.n	8007d24 <HAL_TIM_IC_Start_IT+0x80>
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	2b04      	cmp	r3, #4
 8007d00:	d104      	bne.n	8007d0c <HAL_TIM_IC_Start_IT+0x68>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	e00b      	b.n	8007d24 <HAL_TIM_IC_Start_IT+0x80>
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	2b08      	cmp	r3, #8
 8007d10:	d104      	bne.n	8007d1c <HAL_TIM_IC_Start_IT+0x78>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	e003      	b.n	8007d24 <HAL_TIM_IC_Start_IT+0x80>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d26:	7bbb      	ldrb	r3, [r7, #14]
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d102      	bne.n	8007d32 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d2c:	7b7b      	ldrb	r3, [r7, #13]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d001      	beq.n	8007d36 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	e0cc      	b.n	8007ed0 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d104      	bne.n	8007d46 <HAL_TIM_IC_Start_IT+0xa2>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2202      	movs	r2, #2
 8007d40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d44:	e013      	b.n	8007d6e <HAL_TIM_IC_Start_IT+0xca>
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	2b04      	cmp	r3, #4
 8007d4a:	d104      	bne.n	8007d56 <HAL_TIM_IC_Start_IT+0xb2>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2202      	movs	r2, #2
 8007d50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d54:	e00b      	b.n	8007d6e <HAL_TIM_IC_Start_IT+0xca>
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	2b08      	cmp	r3, #8
 8007d5a:	d104      	bne.n	8007d66 <HAL_TIM_IC_Start_IT+0xc2>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2202      	movs	r2, #2
 8007d60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d64:	e003      	b.n	8007d6e <HAL_TIM_IC_Start_IT+0xca>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2202      	movs	r2, #2
 8007d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d104      	bne.n	8007d7e <HAL_TIM_IC_Start_IT+0xda>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2202      	movs	r2, #2
 8007d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d7c:	e013      	b.n	8007da6 <HAL_TIM_IC_Start_IT+0x102>
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	2b04      	cmp	r3, #4
 8007d82:	d104      	bne.n	8007d8e <HAL_TIM_IC_Start_IT+0xea>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2202      	movs	r2, #2
 8007d88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d8c:	e00b      	b.n	8007da6 <HAL_TIM_IC_Start_IT+0x102>
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	2b08      	cmp	r3, #8
 8007d92:	d104      	bne.n	8007d9e <HAL_TIM_IC_Start_IT+0xfa>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2202      	movs	r2, #2
 8007d98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d9c:	e003      	b.n	8007da6 <HAL_TIM_IC_Start_IT+0x102>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2202      	movs	r2, #2
 8007da2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	2b0c      	cmp	r3, #12
 8007daa:	d841      	bhi.n	8007e30 <HAL_TIM_IC_Start_IT+0x18c>
 8007dac:	a201      	add	r2, pc, #4	@ (adr r2, 8007db4 <HAL_TIM_IC_Start_IT+0x110>)
 8007dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db2:	bf00      	nop
 8007db4:	08007de9 	.word	0x08007de9
 8007db8:	08007e31 	.word	0x08007e31
 8007dbc:	08007e31 	.word	0x08007e31
 8007dc0:	08007e31 	.word	0x08007e31
 8007dc4:	08007dfb 	.word	0x08007dfb
 8007dc8:	08007e31 	.word	0x08007e31
 8007dcc:	08007e31 	.word	0x08007e31
 8007dd0:	08007e31 	.word	0x08007e31
 8007dd4:	08007e0d 	.word	0x08007e0d
 8007dd8:	08007e31 	.word	0x08007e31
 8007ddc:	08007e31 	.word	0x08007e31
 8007de0:	08007e31 	.word	0x08007e31
 8007de4:	08007e1f 	.word	0x08007e1f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	68da      	ldr	r2, [r3, #12]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f042 0202 	orr.w	r2, r2, #2
 8007df6:	60da      	str	r2, [r3, #12]
      break;
 8007df8:	e01d      	b.n	8007e36 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68da      	ldr	r2, [r3, #12]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f042 0204 	orr.w	r2, r2, #4
 8007e08:	60da      	str	r2, [r3, #12]
      break;
 8007e0a:	e014      	b.n	8007e36 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	68da      	ldr	r2, [r3, #12]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f042 0208 	orr.w	r2, r2, #8
 8007e1a:	60da      	str	r2, [r3, #12]
      break;
 8007e1c:	e00b      	b.n	8007e36 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	68da      	ldr	r2, [r3, #12]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f042 0210 	orr.w	r2, r2, #16
 8007e2c:	60da      	str	r2, [r3, #12]
      break;
 8007e2e:	e002      	b.n	8007e36 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007e30:	2301      	movs	r3, #1
 8007e32:	73fb      	strb	r3, [r7, #15]
      break;
 8007e34:	bf00      	nop
  }

  if (status == HAL_OK)
 8007e36:	7bfb      	ldrb	r3, [r7, #15]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d148      	bne.n	8007ece <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2201      	movs	r2, #1
 8007e42:	6839      	ldr	r1, [r7, #0]
 8007e44:	4618      	mov	r0, r3
 8007e46:	f000 fe4e 	bl	8008ae6 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a22      	ldr	r2, [pc, #136]	@ (8007ed8 <HAL_TIM_IC_Start_IT+0x234>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d022      	beq.n	8007e9a <HAL_TIM_IC_Start_IT+0x1f6>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e5c:	d01d      	beq.n	8007e9a <HAL_TIM_IC_Start_IT+0x1f6>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a1e      	ldr	r2, [pc, #120]	@ (8007edc <HAL_TIM_IC_Start_IT+0x238>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d018      	beq.n	8007e9a <HAL_TIM_IC_Start_IT+0x1f6>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a1c      	ldr	r2, [pc, #112]	@ (8007ee0 <HAL_TIM_IC_Start_IT+0x23c>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d013      	beq.n	8007e9a <HAL_TIM_IC_Start_IT+0x1f6>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a1b      	ldr	r2, [pc, #108]	@ (8007ee4 <HAL_TIM_IC_Start_IT+0x240>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d00e      	beq.n	8007e9a <HAL_TIM_IC_Start_IT+0x1f6>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a19      	ldr	r2, [pc, #100]	@ (8007ee8 <HAL_TIM_IC_Start_IT+0x244>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d009      	beq.n	8007e9a <HAL_TIM_IC_Start_IT+0x1f6>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a18      	ldr	r2, [pc, #96]	@ (8007eec <HAL_TIM_IC_Start_IT+0x248>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d004      	beq.n	8007e9a <HAL_TIM_IC_Start_IT+0x1f6>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a16      	ldr	r2, [pc, #88]	@ (8007ef0 <HAL_TIM_IC_Start_IT+0x24c>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d111      	bne.n	8007ebe <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	f003 0307 	and.w	r3, r3, #7
 8007ea4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	2b06      	cmp	r3, #6
 8007eaa:	d010      	beq.n	8007ece <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f042 0201 	orr.w	r2, r2, #1
 8007eba:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ebc:	e007      	b.n	8007ece <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f042 0201 	orr.w	r2, r2, #1
 8007ecc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3710      	adds	r7, #16
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}
 8007ed8:	40010000 	.word	0x40010000
 8007edc:	40000400 	.word	0x40000400
 8007ee0:	40000800 	.word	0x40000800
 8007ee4:	40000c00 	.word	0x40000c00
 8007ee8:	40010400 	.word	0x40010400
 8007eec:	40014000 	.word	0x40014000
 8007ef0:	40001800 	.word	0x40001800

08007ef4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b082      	sub	sp, #8
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	691b      	ldr	r3, [r3, #16]
 8007f02:	f003 0302 	and.w	r3, r3, #2
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d122      	bne.n	8007f50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	68db      	ldr	r3, [r3, #12]
 8007f10:	f003 0302 	and.w	r3, r3, #2
 8007f14:	2b02      	cmp	r3, #2
 8007f16:	d11b      	bne.n	8007f50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f06f 0202 	mvn.w	r2, #2
 8007f20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2201      	movs	r2, #1
 8007f26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	699b      	ldr	r3, [r3, #24]
 8007f2e:	f003 0303 	and.w	r3, r3, #3
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d003      	beq.n	8007f3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f7f9 fdf2 	bl	8001b20 <HAL_TIM_IC_CaptureCallback>
 8007f3c:	e005      	b.n	8007f4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f000 faca 	bl	80084d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f000 fad0 	bl	80084ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	691b      	ldr	r3, [r3, #16]
 8007f56:	f003 0304 	and.w	r3, r3, #4
 8007f5a:	2b04      	cmp	r3, #4
 8007f5c:	d122      	bne.n	8007fa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	f003 0304 	and.w	r3, r3, #4
 8007f68:	2b04      	cmp	r3, #4
 8007f6a:	d11b      	bne.n	8007fa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f06f 0204 	mvn.w	r2, #4
 8007f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2202      	movs	r2, #2
 8007f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	699b      	ldr	r3, [r3, #24]
 8007f82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d003      	beq.n	8007f92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f7f9 fdc8 	bl	8001b20 <HAL_TIM_IC_CaptureCallback>
 8007f90:	e005      	b.n	8007f9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 faa0 	bl	80084d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 faa6 	bl	80084ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	f003 0308 	and.w	r3, r3, #8
 8007fae:	2b08      	cmp	r3, #8
 8007fb0:	d122      	bne.n	8007ff8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68db      	ldr	r3, [r3, #12]
 8007fb8:	f003 0308 	and.w	r3, r3, #8
 8007fbc:	2b08      	cmp	r3, #8
 8007fbe:	d11b      	bne.n	8007ff8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f06f 0208 	mvn.w	r2, #8
 8007fc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2204      	movs	r2, #4
 8007fce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	69db      	ldr	r3, [r3, #28]
 8007fd6:	f003 0303 	and.w	r3, r3, #3
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d003      	beq.n	8007fe6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f7f9 fd9e 	bl	8001b20 <HAL_TIM_IC_CaptureCallback>
 8007fe4:	e005      	b.n	8007ff2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 fa76 	bl	80084d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f000 fa7c 	bl	80084ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	691b      	ldr	r3, [r3, #16]
 8007ffe:	f003 0310 	and.w	r3, r3, #16
 8008002:	2b10      	cmp	r3, #16
 8008004:	d122      	bne.n	800804c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	f003 0310 	and.w	r3, r3, #16
 8008010:	2b10      	cmp	r3, #16
 8008012:	d11b      	bne.n	800804c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f06f 0210 	mvn.w	r2, #16
 800801c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2208      	movs	r2, #8
 8008022:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	69db      	ldr	r3, [r3, #28]
 800802a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800802e:	2b00      	cmp	r3, #0
 8008030:	d003      	beq.n	800803a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f7f9 fd74 	bl	8001b20 <HAL_TIM_IC_CaptureCallback>
 8008038:	e005      	b.n	8008046 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f000 fa4c 	bl	80084d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f000 fa52 	bl	80084ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2200      	movs	r2, #0
 800804a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	691b      	ldr	r3, [r3, #16]
 8008052:	f003 0301 	and.w	r3, r3, #1
 8008056:	2b01      	cmp	r3, #1
 8008058:	d10e      	bne.n	8008078 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	f003 0301 	and.w	r3, r3, #1
 8008064:	2b01      	cmp	r3, #1
 8008066:	d107      	bne.n	8008078 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f06f 0201 	mvn.w	r2, #1
 8008070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f7f9 fd20 	bl	8001ab8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008082:	2b80      	cmp	r3, #128	@ 0x80
 8008084:	d10e      	bne.n	80080a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008090:	2b80      	cmp	r3, #128	@ 0x80
 8008092:	d107      	bne.n	80080a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800809c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 fdc9 	bl	8008c36 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080ae:	2b40      	cmp	r3, #64	@ 0x40
 80080b0:	d10e      	bne.n	80080d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	68db      	ldr	r3, [r3, #12]
 80080b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080bc:	2b40      	cmp	r3, #64	@ 0x40
 80080be:	d107      	bne.n	80080d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80080c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f000 fa16 	bl	80084fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	f003 0320 	and.w	r3, r3, #32
 80080da:	2b20      	cmp	r3, #32
 80080dc:	d10e      	bne.n	80080fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	f003 0320 	and.w	r3, r3, #32
 80080e8:	2b20      	cmp	r3, #32
 80080ea:	d107      	bne.n	80080fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f06f 0220 	mvn.w	r2, #32
 80080f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 fd94 	bl	8008c24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80080fc:	bf00      	nop
 80080fe:	3708      	adds	r7, #8
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}

08008104 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b086      	sub	sp, #24
 8008108:	af00      	add	r7, sp, #0
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008110:	2300      	movs	r3, #0
 8008112:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800811a:	2b01      	cmp	r3, #1
 800811c:	d101      	bne.n	8008122 <HAL_TIM_IC_ConfigChannel+0x1e>
 800811e:	2302      	movs	r3, #2
 8008120:	e088      	b.n	8008234 <HAL_TIM_IC_ConfigChannel+0x130>
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2201      	movs	r2, #1
 8008126:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d11b      	bne.n	8008168 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008140:	f000 fb16 	bl	8008770 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	699a      	ldr	r2, [r3, #24]
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f022 020c 	bic.w	r2, r2, #12
 8008152:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	6999      	ldr	r1, [r3, #24]
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	689a      	ldr	r2, [r3, #8]
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	430a      	orrs	r2, r1
 8008164:	619a      	str	r2, [r3, #24]
 8008166:	e060      	b.n	800822a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2b04      	cmp	r3, #4
 800816c:	d11c      	bne.n	80081a8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800817e:	f000 fb97 	bl	80088b0 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	699a      	ldr	r2, [r3, #24]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008190:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	6999      	ldr	r1, [r3, #24]
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	021a      	lsls	r2, r3, #8
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	430a      	orrs	r2, r1
 80081a4:	619a      	str	r2, [r3, #24]
 80081a6:	e040      	b.n	800822a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2b08      	cmp	r3, #8
 80081ac:	d11b      	bne.n	80081e6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80081be:	f000 fbe2 	bl	8008986 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	69da      	ldr	r2, [r3, #28]
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f022 020c 	bic.w	r2, r2, #12
 80081d0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	69d9      	ldr	r1, [r3, #28]
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	689a      	ldr	r2, [r3, #8]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	430a      	orrs	r2, r1
 80081e2:	61da      	str	r2, [r3, #28]
 80081e4:	e021      	b.n	800822a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2b0c      	cmp	r3, #12
 80081ea:	d11c      	bne.n	8008226 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80081fc:	f000 fbfe 	bl	80089fc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	69da      	ldr	r2, [r3, #28]
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800820e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	69d9      	ldr	r1, [r3, #28]
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	021a      	lsls	r2, r3, #8
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	430a      	orrs	r2, r1
 8008222:	61da      	str	r2, [r3, #28]
 8008224:	e001      	b.n	800822a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2200      	movs	r2, #0
 800822e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008232:	7dfb      	ldrb	r3, [r7, #23]
}
 8008234:	4618      	mov	r0, r3
 8008236:	3718      	adds	r7, #24
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}

0800823c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008246:	2300      	movs	r3, #0
 8008248:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008250:	2b01      	cmp	r3, #1
 8008252:	d101      	bne.n	8008258 <HAL_TIM_ConfigClockSource+0x1c>
 8008254:	2302      	movs	r3, #2
 8008256:	e0b4      	b.n	80083c2 <HAL_TIM_ConfigClockSource+0x186>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2201      	movs	r2, #1
 800825c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2202      	movs	r2, #2
 8008264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	689b      	ldr	r3, [r3, #8]
 800826e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008276:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800827e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	68ba      	ldr	r2, [r7, #8]
 8008286:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008290:	d03e      	beq.n	8008310 <HAL_TIM_ConfigClockSource+0xd4>
 8008292:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008296:	f200 8087 	bhi.w	80083a8 <HAL_TIM_ConfigClockSource+0x16c>
 800829a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800829e:	f000 8086 	beq.w	80083ae <HAL_TIM_ConfigClockSource+0x172>
 80082a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082a6:	d87f      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x16c>
 80082a8:	2b70      	cmp	r3, #112	@ 0x70
 80082aa:	d01a      	beq.n	80082e2 <HAL_TIM_ConfigClockSource+0xa6>
 80082ac:	2b70      	cmp	r3, #112	@ 0x70
 80082ae:	d87b      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x16c>
 80082b0:	2b60      	cmp	r3, #96	@ 0x60
 80082b2:	d050      	beq.n	8008356 <HAL_TIM_ConfigClockSource+0x11a>
 80082b4:	2b60      	cmp	r3, #96	@ 0x60
 80082b6:	d877      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x16c>
 80082b8:	2b50      	cmp	r3, #80	@ 0x50
 80082ba:	d03c      	beq.n	8008336 <HAL_TIM_ConfigClockSource+0xfa>
 80082bc:	2b50      	cmp	r3, #80	@ 0x50
 80082be:	d873      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x16c>
 80082c0:	2b40      	cmp	r3, #64	@ 0x40
 80082c2:	d058      	beq.n	8008376 <HAL_TIM_ConfigClockSource+0x13a>
 80082c4:	2b40      	cmp	r3, #64	@ 0x40
 80082c6:	d86f      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x16c>
 80082c8:	2b30      	cmp	r3, #48	@ 0x30
 80082ca:	d064      	beq.n	8008396 <HAL_TIM_ConfigClockSource+0x15a>
 80082cc:	2b30      	cmp	r3, #48	@ 0x30
 80082ce:	d86b      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x16c>
 80082d0:	2b20      	cmp	r3, #32
 80082d2:	d060      	beq.n	8008396 <HAL_TIM_ConfigClockSource+0x15a>
 80082d4:	2b20      	cmp	r3, #32
 80082d6:	d867      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x16c>
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d05c      	beq.n	8008396 <HAL_TIM_ConfigClockSource+0x15a>
 80082dc:	2b10      	cmp	r3, #16
 80082de:	d05a      	beq.n	8008396 <HAL_TIM_ConfigClockSource+0x15a>
 80082e0:	e062      	b.n	80083a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80082f2:	f000 fbd9 	bl	8008aa8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008304:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	68ba      	ldr	r2, [r7, #8]
 800830c:	609a      	str	r2, [r3, #8]
      break;
 800830e:	e04f      	b.n	80083b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008320:	f000 fbc2 	bl	8008aa8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	689a      	ldr	r2, [r3, #8]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008332:	609a      	str	r2, [r3, #8]
      break;
 8008334:	e03c      	b.n	80083b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008342:	461a      	mov	r2, r3
 8008344:	f000 fa86 	bl	8008854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2150      	movs	r1, #80	@ 0x50
 800834e:	4618      	mov	r0, r3
 8008350:	f000 fb90 	bl	8008a74 <TIM_ITRx_SetConfig>
      break;
 8008354:	e02c      	b.n	80083b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008362:	461a      	mov	r2, r3
 8008364:	f000 fae0 	bl	8008928 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	2160      	movs	r1, #96	@ 0x60
 800836e:	4618      	mov	r0, r3
 8008370:	f000 fb80 	bl	8008a74 <TIM_ITRx_SetConfig>
      break;
 8008374:	e01c      	b.n	80083b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008382:	461a      	mov	r2, r3
 8008384:	f000 fa66 	bl	8008854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	2140      	movs	r1, #64	@ 0x40
 800838e:	4618      	mov	r0, r3
 8008390:	f000 fb70 	bl	8008a74 <TIM_ITRx_SetConfig>
      break;
 8008394:	e00c      	b.n	80083b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681a      	ldr	r2, [r3, #0]
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4619      	mov	r1, r3
 80083a0:	4610      	mov	r0, r2
 80083a2:	f000 fb67 	bl	8008a74 <TIM_ITRx_SetConfig>
      break;
 80083a6:	e003      	b.n	80083b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80083a8:	2301      	movs	r3, #1
 80083aa:	73fb      	strb	r3, [r7, #15]
      break;
 80083ac:	e000      	b.n	80083b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80083ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2201      	movs	r2, #1
 80083b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80083c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3710      	adds	r7, #16
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}

080083ca <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b082      	sub	sp, #8
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
 80083d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d101      	bne.n	80083e2 <HAL_TIM_SlaveConfigSynchro+0x18>
 80083de:	2302      	movs	r3, #2
 80083e0:	e031      	b.n	8008446 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2201      	movs	r2, #1
 80083e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2202      	movs	r2, #2
 80083ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80083f2:	6839      	ldr	r1, [r7, #0]
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f000 f929 	bl	800864c <TIM_SlaveTimer_SetConfig>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d009      	beq.n	8008414 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2201      	movs	r2, #1
 8008404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8008410:	2301      	movs	r3, #1
 8008412:	e018      	b.n	8008446 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	68da      	ldr	r2, [r3, #12]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008422:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	68da      	ldr	r2, [r3, #12]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008432:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008444:	2300      	movs	r3, #0
}
 8008446:	4618      	mov	r0, r3
 8008448:	3708      	adds	r7, #8
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
	...

08008450 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008450:	b480      	push	{r7}
 8008452:	b085      	sub	sp, #20
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800845a:	2300      	movs	r3, #0
 800845c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	2b0c      	cmp	r3, #12
 8008462:	d831      	bhi.n	80084c8 <HAL_TIM_ReadCapturedValue+0x78>
 8008464:	a201      	add	r2, pc, #4	@ (adr r2, 800846c <HAL_TIM_ReadCapturedValue+0x1c>)
 8008466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800846a:	bf00      	nop
 800846c:	080084a1 	.word	0x080084a1
 8008470:	080084c9 	.word	0x080084c9
 8008474:	080084c9 	.word	0x080084c9
 8008478:	080084c9 	.word	0x080084c9
 800847c:	080084ab 	.word	0x080084ab
 8008480:	080084c9 	.word	0x080084c9
 8008484:	080084c9 	.word	0x080084c9
 8008488:	080084c9 	.word	0x080084c9
 800848c:	080084b5 	.word	0x080084b5
 8008490:	080084c9 	.word	0x080084c9
 8008494:	080084c9 	.word	0x080084c9
 8008498:	080084c9 	.word	0x080084c9
 800849c:	080084bf 	.word	0x080084bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084a6:	60fb      	str	r3, [r7, #12]

      break;
 80084a8:	e00f      	b.n	80084ca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084b0:	60fb      	str	r3, [r7, #12]

      break;
 80084b2:	e00a      	b.n	80084ca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084ba:	60fb      	str	r3, [r7, #12]

      break;
 80084bc:	e005      	b.n	80084ca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084c4:	60fb      	str	r3, [r7, #12]

      break;
 80084c6:	e000      	b.n	80084ca <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80084c8:	bf00      	nop
  }

  return tmpreg;
 80084ca:	68fb      	ldr	r3, [r7, #12]
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3714      	adds	r7, #20
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bc80      	pop	{r7}
 80084d4:	4770      	bx	lr
 80084d6:	bf00      	nop

080084d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084d8:	b480      	push	{r7}
 80084da:	b083      	sub	sp, #12
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084e0:	bf00      	nop
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bc80      	pop	{r7}
 80084e8:	4770      	bx	lr

080084ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80084ea:	b480      	push	{r7}
 80084ec:	b083      	sub	sp, #12
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80084f2:	bf00      	nop
 80084f4:	370c      	adds	r7, #12
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bc80      	pop	{r7}
 80084fa:	4770      	bx	lr

080084fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008504:	bf00      	nop
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	bc80      	pop	{r7}
 800850c:	4770      	bx	lr
	...

08008510 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008510:	b480      	push	{r7}
 8008512:	b085      	sub	sp, #20
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	4a3f      	ldr	r2, [pc, #252]	@ (8008620 <TIM_Base_SetConfig+0x110>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d013      	beq.n	8008550 <TIM_Base_SetConfig+0x40>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800852e:	d00f      	beq.n	8008550 <TIM_Base_SetConfig+0x40>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	4a3c      	ldr	r2, [pc, #240]	@ (8008624 <TIM_Base_SetConfig+0x114>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d00b      	beq.n	8008550 <TIM_Base_SetConfig+0x40>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	4a3b      	ldr	r2, [pc, #236]	@ (8008628 <TIM_Base_SetConfig+0x118>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d007      	beq.n	8008550 <TIM_Base_SetConfig+0x40>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	4a3a      	ldr	r2, [pc, #232]	@ (800862c <TIM_Base_SetConfig+0x11c>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d003      	beq.n	8008550 <TIM_Base_SetConfig+0x40>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	4a39      	ldr	r2, [pc, #228]	@ (8008630 <TIM_Base_SetConfig+0x120>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d108      	bne.n	8008562 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008556:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	68fa      	ldr	r2, [r7, #12]
 800855e:	4313      	orrs	r3, r2
 8008560:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	4a2e      	ldr	r2, [pc, #184]	@ (8008620 <TIM_Base_SetConfig+0x110>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d02b      	beq.n	80085c2 <TIM_Base_SetConfig+0xb2>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008570:	d027      	beq.n	80085c2 <TIM_Base_SetConfig+0xb2>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	4a2b      	ldr	r2, [pc, #172]	@ (8008624 <TIM_Base_SetConfig+0x114>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d023      	beq.n	80085c2 <TIM_Base_SetConfig+0xb2>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	4a2a      	ldr	r2, [pc, #168]	@ (8008628 <TIM_Base_SetConfig+0x118>)
 800857e:	4293      	cmp	r3, r2
 8008580:	d01f      	beq.n	80085c2 <TIM_Base_SetConfig+0xb2>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	4a29      	ldr	r2, [pc, #164]	@ (800862c <TIM_Base_SetConfig+0x11c>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d01b      	beq.n	80085c2 <TIM_Base_SetConfig+0xb2>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	4a28      	ldr	r2, [pc, #160]	@ (8008630 <TIM_Base_SetConfig+0x120>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d017      	beq.n	80085c2 <TIM_Base_SetConfig+0xb2>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	4a27      	ldr	r2, [pc, #156]	@ (8008634 <TIM_Base_SetConfig+0x124>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d013      	beq.n	80085c2 <TIM_Base_SetConfig+0xb2>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	4a26      	ldr	r2, [pc, #152]	@ (8008638 <TIM_Base_SetConfig+0x128>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d00f      	beq.n	80085c2 <TIM_Base_SetConfig+0xb2>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	4a25      	ldr	r2, [pc, #148]	@ (800863c <TIM_Base_SetConfig+0x12c>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d00b      	beq.n	80085c2 <TIM_Base_SetConfig+0xb2>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4a24      	ldr	r2, [pc, #144]	@ (8008640 <TIM_Base_SetConfig+0x130>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d007      	beq.n	80085c2 <TIM_Base_SetConfig+0xb2>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4a23      	ldr	r2, [pc, #140]	@ (8008644 <TIM_Base_SetConfig+0x134>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d003      	beq.n	80085c2 <TIM_Base_SetConfig+0xb2>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	4a22      	ldr	r2, [pc, #136]	@ (8008648 <TIM_Base_SetConfig+0x138>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d108      	bne.n	80085d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	68db      	ldr	r3, [r3, #12]
 80085ce:	68fa      	ldr	r2, [r7, #12]
 80085d0:	4313      	orrs	r3, r2
 80085d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	695b      	ldr	r3, [r3, #20]
 80085de:	4313      	orrs	r3, r2
 80085e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	68fa      	ldr	r2, [r7, #12]
 80085e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	689a      	ldr	r2, [r3, #8]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	681a      	ldr	r2, [r3, #0]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4a09      	ldr	r2, [pc, #36]	@ (8008620 <TIM_Base_SetConfig+0x110>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d003      	beq.n	8008608 <TIM_Base_SetConfig+0xf8>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	4a0b      	ldr	r2, [pc, #44]	@ (8008630 <TIM_Base_SetConfig+0x120>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d103      	bne.n	8008610 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	691a      	ldr	r2, [r3, #16]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	615a      	str	r2, [r3, #20]
}
 8008616:	bf00      	nop
 8008618:	3714      	adds	r7, #20
 800861a:	46bd      	mov	sp, r7
 800861c:	bc80      	pop	{r7}
 800861e:	4770      	bx	lr
 8008620:	40010000 	.word	0x40010000
 8008624:	40000400 	.word	0x40000400
 8008628:	40000800 	.word	0x40000800
 800862c:	40000c00 	.word	0x40000c00
 8008630:	40010400 	.word	0x40010400
 8008634:	40014000 	.word	0x40014000
 8008638:	40014400 	.word	0x40014400
 800863c:	40014800 	.word	0x40014800
 8008640:	40001800 	.word	0x40001800
 8008644:	40001c00 	.word	0x40001c00
 8008648:	40002000 	.word	0x40002000

0800864c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b086      	sub	sp, #24
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008656:	2300      	movs	r3, #0
 8008658:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008668:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	693a      	ldr	r2, [r7, #16]
 8008670:	4313      	orrs	r3, r2
 8008672:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	f023 0307 	bic.w	r3, r3, #7
 800867a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	693a      	ldr	r2, [r7, #16]
 8008682:	4313      	orrs	r3, r2
 8008684:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	693a      	ldr	r2, [r7, #16]
 800868c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	2b70      	cmp	r3, #112	@ 0x70
 8008694:	d01a      	beq.n	80086cc <TIM_SlaveTimer_SetConfig+0x80>
 8008696:	2b70      	cmp	r3, #112	@ 0x70
 8008698:	d860      	bhi.n	800875c <TIM_SlaveTimer_SetConfig+0x110>
 800869a:	2b60      	cmp	r3, #96	@ 0x60
 800869c:	d054      	beq.n	8008748 <TIM_SlaveTimer_SetConfig+0xfc>
 800869e:	2b60      	cmp	r3, #96	@ 0x60
 80086a0:	d85c      	bhi.n	800875c <TIM_SlaveTimer_SetConfig+0x110>
 80086a2:	2b50      	cmp	r3, #80	@ 0x50
 80086a4:	d046      	beq.n	8008734 <TIM_SlaveTimer_SetConfig+0xe8>
 80086a6:	2b50      	cmp	r3, #80	@ 0x50
 80086a8:	d858      	bhi.n	800875c <TIM_SlaveTimer_SetConfig+0x110>
 80086aa:	2b40      	cmp	r3, #64	@ 0x40
 80086ac:	d019      	beq.n	80086e2 <TIM_SlaveTimer_SetConfig+0x96>
 80086ae:	2b40      	cmp	r3, #64	@ 0x40
 80086b0:	d854      	bhi.n	800875c <TIM_SlaveTimer_SetConfig+0x110>
 80086b2:	2b30      	cmp	r3, #48	@ 0x30
 80086b4:	d055      	beq.n	8008762 <TIM_SlaveTimer_SetConfig+0x116>
 80086b6:	2b30      	cmp	r3, #48	@ 0x30
 80086b8:	d850      	bhi.n	800875c <TIM_SlaveTimer_SetConfig+0x110>
 80086ba:	2b20      	cmp	r3, #32
 80086bc:	d051      	beq.n	8008762 <TIM_SlaveTimer_SetConfig+0x116>
 80086be:	2b20      	cmp	r3, #32
 80086c0:	d84c      	bhi.n	800875c <TIM_SlaveTimer_SetConfig+0x110>
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d04d      	beq.n	8008762 <TIM_SlaveTimer_SetConfig+0x116>
 80086c6:	2b10      	cmp	r3, #16
 80086c8:	d04b      	beq.n	8008762 <TIM_SlaveTimer_SetConfig+0x116>
 80086ca:	e047      	b.n	800875c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80086dc:	f000 f9e4 	bl	8008aa8 <TIM_ETR_SetConfig>
      break;
 80086e0:	e040      	b.n	8008764 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	2b05      	cmp	r3, #5
 80086e8:	d101      	bne.n	80086ee <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80086ea:	2301      	movs	r3, #1
 80086ec:	e03b      	b.n	8008766 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	6a1b      	ldr	r3, [r3, #32]
 80086f4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	6a1a      	ldr	r2, [r3, #32]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f022 0201 	bic.w	r2, r2, #1
 8008704:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	699b      	ldr	r3, [r3, #24]
 800870c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008714:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	691b      	ldr	r3, [r3, #16]
 800871a:	011b      	lsls	r3, r3, #4
 800871c:	68ba      	ldr	r2, [r7, #8]
 800871e:	4313      	orrs	r3, r2
 8008720:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	68ba      	ldr	r2, [r7, #8]
 8008728:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	68fa      	ldr	r2, [r7, #12]
 8008730:	621a      	str	r2, [r3, #32]
      break;
 8008732:	e017      	b.n	8008764 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008740:	461a      	mov	r2, r3
 8008742:	f000 f887 	bl	8008854 <TIM_TI1_ConfigInputStage>
      break;
 8008746:	e00d      	b.n	8008764 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008754:	461a      	mov	r2, r3
 8008756:	f000 f8e7 	bl	8008928 <TIM_TI2_ConfigInputStage>
      break;
 800875a:	e003      	b.n	8008764 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	75fb      	strb	r3, [r7, #23]
      break;
 8008760:	e000      	b.n	8008764 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8008762:	bf00      	nop
  }

  return status;
 8008764:	7dfb      	ldrb	r3, [r7, #23]
}
 8008766:	4618      	mov	r0, r3
 8008768:	3718      	adds	r7, #24
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}
	...

08008770 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008770:	b480      	push	{r7}
 8008772:	b087      	sub	sp, #28
 8008774:	af00      	add	r7, sp, #0
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	60b9      	str	r1, [r7, #8]
 800877a:	607a      	str	r2, [r7, #4]
 800877c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	6a1b      	ldr	r3, [r3, #32]
 8008782:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6a1b      	ldr	r3, [r3, #32]
 8008788:	f023 0201 	bic.w	r2, r3, #1
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	699b      	ldr	r3, [r3, #24]
 8008794:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	4a27      	ldr	r2, [pc, #156]	@ (8008838 <TIM_TI1_SetConfig+0xc8>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d01b      	beq.n	80087d6 <TIM_TI1_SetConfig+0x66>
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087a4:	d017      	beq.n	80087d6 <TIM_TI1_SetConfig+0x66>
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	4a24      	ldr	r2, [pc, #144]	@ (800883c <TIM_TI1_SetConfig+0xcc>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d013      	beq.n	80087d6 <TIM_TI1_SetConfig+0x66>
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	4a23      	ldr	r2, [pc, #140]	@ (8008840 <TIM_TI1_SetConfig+0xd0>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d00f      	beq.n	80087d6 <TIM_TI1_SetConfig+0x66>
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	4a22      	ldr	r2, [pc, #136]	@ (8008844 <TIM_TI1_SetConfig+0xd4>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d00b      	beq.n	80087d6 <TIM_TI1_SetConfig+0x66>
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	4a21      	ldr	r2, [pc, #132]	@ (8008848 <TIM_TI1_SetConfig+0xd8>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d007      	beq.n	80087d6 <TIM_TI1_SetConfig+0x66>
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	4a20      	ldr	r2, [pc, #128]	@ (800884c <TIM_TI1_SetConfig+0xdc>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d003      	beq.n	80087d6 <TIM_TI1_SetConfig+0x66>
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	4a1f      	ldr	r2, [pc, #124]	@ (8008850 <TIM_TI1_SetConfig+0xe0>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d101      	bne.n	80087da <TIM_TI1_SetConfig+0x6a>
 80087d6:	2301      	movs	r3, #1
 80087d8:	e000      	b.n	80087dc <TIM_TI1_SetConfig+0x6c>
 80087da:	2300      	movs	r3, #0
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d008      	beq.n	80087f2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	f023 0303 	bic.w	r3, r3, #3
 80087e6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80087e8:	697a      	ldr	r2, [r7, #20]
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	4313      	orrs	r3, r2
 80087ee:	617b      	str	r3, [r7, #20]
 80087f0:	e003      	b.n	80087fa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	f043 0301 	orr.w	r3, r3, #1
 80087f8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008800:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	011b      	lsls	r3, r3, #4
 8008806:	b2db      	uxtb	r3, r3
 8008808:	697a      	ldr	r2, [r7, #20]
 800880a:	4313      	orrs	r3, r2
 800880c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	f023 030a 	bic.w	r3, r3, #10
 8008814:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	f003 030a 	and.w	r3, r3, #10
 800881c:	693a      	ldr	r2, [r7, #16]
 800881e:	4313      	orrs	r3, r2
 8008820:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	697a      	ldr	r2, [r7, #20]
 8008826:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	693a      	ldr	r2, [r7, #16]
 800882c:	621a      	str	r2, [r3, #32]
}
 800882e:	bf00      	nop
 8008830:	371c      	adds	r7, #28
 8008832:	46bd      	mov	sp, r7
 8008834:	bc80      	pop	{r7}
 8008836:	4770      	bx	lr
 8008838:	40010000 	.word	0x40010000
 800883c:	40000400 	.word	0x40000400
 8008840:	40000800 	.word	0x40000800
 8008844:	40000c00 	.word	0x40000c00
 8008848:	40010400 	.word	0x40010400
 800884c:	40014000 	.word	0x40014000
 8008850:	40001800 	.word	0x40001800

08008854 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008854:	b480      	push	{r7}
 8008856:	b087      	sub	sp, #28
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	6a1b      	ldr	r3, [r3, #32]
 8008864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	6a1b      	ldr	r3, [r3, #32]
 800886a:	f023 0201 	bic.w	r2, r3, #1
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	699b      	ldr	r3, [r3, #24]
 8008876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008878:	693b      	ldr	r3, [r7, #16]
 800887a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800887e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	011b      	lsls	r3, r3, #4
 8008884:	693a      	ldr	r2, [r7, #16]
 8008886:	4313      	orrs	r3, r2
 8008888:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800888a:	697b      	ldr	r3, [r7, #20]
 800888c:	f023 030a 	bic.w	r3, r3, #10
 8008890:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008892:	697a      	ldr	r2, [r7, #20]
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	4313      	orrs	r3, r2
 8008898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	693a      	ldr	r2, [r7, #16]
 800889e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	697a      	ldr	r2, [r7, #20]
 80088a4:	621a      	str	r2, [r3, #32]
}
 80088a6:	bf00      	nop
 80088a8:	371c      	adds	r7, #28
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bc80      	pop	{r7}
 80088ae:	4770      	bx	lr

080088b0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b087      	sub	sp, #28
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	60b9      	str	r1, [r7, #8]
 80088ba:	607a      	str	r2, [r7, #4]
 80088bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6a1b      	ldr	r3, [r3, #32]
 80088c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	6a1b      	ldr	r3, [r3, #32]
 80088c8:	f023 0210 	bic.w	r2, r3, #16
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	699b      	ldr	r3, [r3, #24]
 80088d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80088dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	021b      	lsls	r3, r3, #8
 80088e2:	693a      	ldr	r2, [r7, #16]
 80088e4:	4313      	orrs	r3, r2
 80088e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80088ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	031b      	lsls	r3, r3, #12
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	693a      	ldr	r2, [r7, #16]
 80088f8:	4313      	orrs	r3, r2
 80088fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008902:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	011b      	lsls	r3, r3, #4
 8008908:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800890c:	697a      	ldr	r2, [r7, #20]
 800890e:	4313      	orrs	r3, r2
 8008910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	693a      	ldr	r2, [r7, #16]
 8008916:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	697a      	ldr	r2, [r7, #20]
 800891c:	621a      	str	r2, [r3, #32]
}
 800891e:	bf00      	nop
 8008920:	371c      	adds	r7, #28
 8008922:	46bd      	mov	sp, r7
 8008924:	bc80      	pop	{r7}
 8008926:	4770      	bx	lr

08008928 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008928:	b480      	push	{r7}
 800892a:	b087      	sub	sp, #28
 800892c:	af00      	add	r7, sp, #0
 800892e:	60f8      	str	r0, [r7, #12]
 8008930:	60b9      	str	r1, [r7, #8]
 8008932:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	6a1b      	ldr	r3, [r3, #32]
 8008938:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	6a1b      	ldr	r3, [r3, #32]
 800893e:	f023 0210 	bic.w	r2, r3, #16
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	699b      	ldr	r3, [r3, #24]
 800894a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008952:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	031b      	lsls	r3, r3, #12
 8008958:	693a      	ldr	r2, [r7, #16]
 800895a:	4313      	orrs	r3, r2
 800895c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008964:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	011b      	lsls	r3, r3, #4
 800896a:	697a      	ldr	r2, [r7, #20]
 800896c:	4313      	orrs	r3, r2
 800896e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	693a      	ldr	r2, [r7, #16]
 8008974:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	697a      	ldr	r2, [r7, #20]
 800897a:	621a      	str	r2, [r3, #32]
}
 800897c:	bf00      	nop
 800897e:	371c      	adds	r7, #28
 8008980:	46bd      	mov	sp, r7
 8008982:	bc80      	pop	{r7}
 8008984:	4770      	bx	lr

08008986 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008986:	b480      	push	{r7}
 8008988:	b087      	sub	sp, #28
 800898a:	af00      	add	r7, sp, #0
 800898c:	60f8      	str	r0, [r7, #12]
 800898e:	60b9      	str	r1, [r7, #8]
 8008990:	607a      	str	r2, [r7, #4]
 8008992:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	6a1b      	ldr	r3, [r3, #32]
 8008998:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	6a1b      	ldr	r3, [r3, #32]
 800899e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	69db      	ldr	r3, [r3, #28]
 80089aa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	f023 0303 	bic.w	r3, r3, #3
 80089b2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80089b4:	693a      	ldr	r2, [r7, #16]
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	4313      	orrs	r3, r2
 80089ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80089c2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	011b      	lsls	r3, r3, #4
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	693a      	ldr	r2, [r7, #16]
 80089cc:	4313      	orrs	r3, r2
 80089ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80089d6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	021b      	lsls	r3, r3, #8
 80089dc:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80089e0:	697a      	ldr	r2, [r7, #20]
 80089e2:	4313      	orrs	r3, r2
 80089e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	693a      	ldr	r2, [r7, #16]
 80089ea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	697a      	ldr	r2, [r7, #20]
 80089f0:	621a      	str	r2, [r3, #32]
}
 80089f2:	bf00      	nop
 80089f4:	371c      	adds	r7, #28
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bc80      	pop	{r7}
 80089fa:	4770      	bx	lr

080089fc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b087      	sub	sp, #28
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	60f8      	str	r0, [r7, #12]
 8008a04:	60b9      	str	r1, [r7, #8]
 8008a06:	607a      	str	r2, [r7, #4]
 8008a08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	6a1b      	ldr	r3, [r3, #32]
 8008a0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6a1b      	ldr	r3, [r3, #32]
 8008a14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	69db      	ldr	r3, [r3, #28]
 8008a20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a28:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	021b      	lsls	r3, r3, #8
 8008a2e:	693a      	ldr	r2, [r7, #16]
 8008a30:	4313      	orrs	r3, r2
 8008a32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008a3a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	031b      	lsls	r3, r3, #12
 8008a40:	b29b      	uxth	r3, r3
 8008a42:	693a      	ldr	r2, [r7, #16]
 8008a44:	4313      	orrs	r3, r2
 8008a46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008a4e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	031b      	lsls	r3, r3, #12
 8008a54:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008a58:	697a      	ldr	r2, [r7, #20]
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	693a      	ldr	r2, [r7, #16]
 8008a62:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	697a      	ldr	r2, [r7, #20]
 8008a68:	621a      	str	r2, [r3, #32]
}
 8008a6a:	bf00      	nop
 8008a6c:	371c      	adds	r7, #28
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bc80      	pop	{r7}
 8008a72:	4770      	bx	lr

08008a74 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b085      	sub	sp, #20
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	689b      	ldr	r3, [r3, #8]
 8008a82:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a8a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008a8c:	683a      	ldr	r2, [r7, #0]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	4313      	orrs	r3, r2
 8008a92:	f043 0307 	orr.w	r3, r3, #7
 8008a96:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	68fa      	ldr	r2, [r7, #12]
 8008a9c:	609a      	str	r2, [r3, #8]
}
 8008a9e:	bf00      	nop
 8008aa0:	3714      	adds	r7, #20
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bc80      	pop	{r7}
 8008aa6:	4770      	bx	lr

08008aa8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b087      	sub	sp, #28
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	60f8      	str	r0, [r7, #12]
 8008ab0:	60b9      	str	r1, [r7, #8]
 8008ab2:	607a      	str	r2, [r7, #4]
 8008ab4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	689b      	ldr	r3, [r3, #8]
 8008aba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008ac2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	021a      	lsls	r2, r3, #8
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	431a      	orrs	r2, r3
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	4313      	orrs	r3, r2
 8008ad0:	697a      	ldr	r2, [r7, #20]
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	697a      	ldr	r2, [r7, #20]
 8008ada:	609a      	str	r2, [r3, #8]
}
 8008adc:	bf00      	nop
 8008ade:	371c      	adds	r7, #28
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bc80      	pop	{r7}
 8008ae4:	4770      	bx	lr

08008ae6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008ae6:	b480      	push	{r7}
 8008ae8:	b087      	sub	sp, #28
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	60f8      	str	r0, [r7, #12]
 8008aee:	60b9      	str	r1, [r7, #8]
 8008af0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	f003 031f 	and.w	r3, r3, #31
 8008af8:	2201      	movs	r2, #1
 8008afa:	fa02 f303 	lsl.w	r3, r2, r3
 8008afe:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	6a1a      	ldr	r2, [r3, #32]
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	43db      	mvns	r3, r3
 8008b08:	401a      	ands	r2, r3
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	6a1a      	ldr	r2, [r3, #32]
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	f003 031f 	and.w	r3, r3, #31
 8008b18:	6879      	ldr	r1, [r7, #4]
 8008b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8008b1e:	431a      	orrs	r2, r3
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	621a      	str	r2, [r3, #32]
}
 8008b24:	bf00      	nop
 8008b26:	371c      	adds	r7, #28
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bc80      	pop	{r7}
 8008b2c:	4770      	bx	lr
	...

08008b30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008b30:	b480      	push	{r7}
 8008b32:	b085      	sub	sp, #20
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
 8008b38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d101      	bne.n	8008b48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008b44:	2302      	movs	r3, #2
 8008b46:	e05a      	b.n	8008bfe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2202      	movs	r2, #2
 8008b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	689b      	ldr	r3, [r3, #8]
 8008b66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	68fa      	ldr	r2, [r7, #12]
 8008b76:	4313      	orrs	r3, r2
 8008b78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	68fa      	ldr	r2, [r7, #12]
 8008b80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a20      	ldr	r2, [pc, #128]	@ (8008c08 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d022      	beq.n	8008bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b94:	d01d      	beq.n	8008bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a1c      	ldr	r2, [pc, #112]	@ (8008c0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d018      	beq.n	8008bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a1a      	ldr	r2, [pc, #104]	@ (8008c10 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d013      	beq.n	8008bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a19      	ldr	r2, [pc, #100]	@ (8008c14 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d00e      	beq.n	8008bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	4a17      	ldr	r2, [pc, #92]	@ (8008c18 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d009      	beq.n	8008bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a16      	ldr	r2, [pc, #88]	@ (8008c1c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d004      	beq.n	8008bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a14      	ldr	r2, [pc, #80]	@ (8008c20 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d10c      	bne.n	8008bec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008bd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	68ba      	ldr	r2, [r7, #8]
 8008be0:	4313      	orrs	r3, r2
 8008be2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	68ba      	ldr	r2, [r7, #8]
 8008bea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3714      	adds	r7, #20
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bc80      	pop	{r7}
 8008c06:	4770      	bx	lr
 8008c08:	40010000 	.word	0x40010000
 8008c0c:	40000400 	.word	0x40000400
 8008c10:	40000800 	.word	0x40000800
 8008c14:	40000c00 	.word	0x40000c00
 8008c18:	40010400 	.word	0x40010400
 8008c1c:	40014000 	.word	0x40014000
 8008c20:	40001800 	.word	0x40001800

08008c24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b083      	sub	sp, #12
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008c2c:	bf00      	nop
 8008c2e:	370c      	adds	r7, #12
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bc80      	pop	{r7}
 8008c34:	4770      	bx	lr

08008c36 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008c36:	b480      	push	{r7}
 8008c38:	b083      	sub	sp, #12
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008c3e:	bf00      	nop
 8008c40:	370c      	adds	r7, #12
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bc80      	pop	{r7}
 8008c46:	4770      	bx	lr

08008c48 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008c48:	b084      	sub	sp, #16
 8008c4a:	b580      	push	{r7, lr}
 8008c4c:	b084      	sub	sp, #16
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	6078      	str	r0, [r7, #4]
 8008c52:	f107 001c 	add.w	r0, r7, #28
 8008c56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d122      	bne.n	8008ca6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c64:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	68db      	ldr	r3, [r3, #12]
 8008c70:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008c74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c78:	687a      	ldr	r2, [r7, #4]
 8008c7a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	68db      	ldr	r3, [r3, #12]
 8008c80:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008c88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c8a:	2b01      	cmp	r3, #1
 8008c8c:	d105      	bne.n	8008c9a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	68db      	ldr	r3, [r3, #12]
 8008c92:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f001 fabc 	bl	800a218 <USB_CoreReset>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	73fb      	strb	r3, [r7, #15]
 8008ca4:	e010      	b.n	8008cc8 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	68db      	ldr	r3, [r3, #12]
 8008caa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f001 fab0 	bl	800a218 <USB_CoreReset>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cc0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8008cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cca:	2b01      	cmp	r3, #1
 8008ccc:	d10b      	bne.n	8008ce6 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	f043 0206 	orr.w	r2, r3, #6
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	689b      	ldr	r3, [r3, #8]
 8008cde:	f043 0220 	orr.w	r2, r3, #32
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	3710      	adds	r7, #16
 8008cec:	46bd      	mov	sp, r7
 8008cee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008cf2:	b004      	add	sp, #16
 8008cf4:	4770      	bx	lr
	...

08008cf8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b087      	sub	sp, #28
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	60f8      	str	r0, [r7, #12]
 8008d00:	60b9      	str	r1, [r7, #8]
 8008d02:	4613      	mov	r3, r2
 8008d04:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008d06:	79fb      	ldrb	r3, [r7, #7]
 8008d08:	2b02      	cmp	r3, #2
 8008d0a:	d165      	bne.n	8008dd8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	4a41      	ldr	r2, [pc, #260]	@ (8008e14 <USB_SetTurnaroundTime+0x11c>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d906      	bls.n	8008d22 <USB_SetTurnaroundTime+0x2a>
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	4a40      	ldr	r2, [pc, #256]	@ (8008e18 <USB_SetTurnaroundTime+0x120>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d202      	bcs.n	8008d22 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008d1c:	230f      	movs	r3, #15
 8008d1e:	617b      	str	r3, [r7, #20]
 8008d20:	e062      	b.n	8008de8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	4a3c      	ldr	r2, [pc, #240]	@ (8008e18 <USB_SetTurnaroundTime+0x120>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d306      	bcc.n	8008d38 <USB_SetTurnaroundTime+0x40>
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	4a3b      	ldr	r2, [pc, #236]	@ (8008e1c <USB_SetTurnaroundTime+0x124>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d202      	bcs.n	8008d38 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008d32:	230e      	movs	r3, #14
 8008d34:	617b      	str	r3, [r7, #20]
 8008d36:	e057      	b.n	8008de8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	4a38      	ldr	r2, [pc, #224]	@ (8008e1c <USB_SetTurnaroundTime+0x124>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d306      	bcc.n	8008d4e <USB_SetTurnaroundTime+0x56>
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	4a37      	ldr	r2, [pc, #220]	@ (8008e20 <USB_SetTurnaroundTime+0x128>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d202      	bcs.n	8008d4e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008d48:	230d      	movs	r3, #13
 8008d4a:	617b      	str	r3, [r7, #20]
 8008d4c:	e04c      	b.n	8008de8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	4a33      	ldr	r2, [pc, #204]	@ (8008e20 <USB_SetTurnaroundTime+0x128>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d306      	bcc.n	8008d64 <USB_SetTurnaroundTime+0x6c>
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	4a32      	ldr	r2, [pc, #200]	@ (8008e24 <USB_SetTurnaroundTime+0x12c>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d802      	bhi.n	8008d64 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008d5e:	230c      	movs	r3, #12
 8008d60:	617b      	str	r3, [r7, #20]
 8008d62:	e041      	b.n	8008de8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	4a2f      	ldr	r2, [pc, #188]	@ (8008e24 <USB_SetTurnaroundTime+0x12c>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d906      	bls.n	8008d7a <USB_SetTurnaroundTime+0x82>
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	4a2e      	ldr	r2, [pc, #184]	@ (8008e28 <USB_SetTurnaroundTime+0x130>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d802      	bhi.n	8008d7a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008d74:	230b      	movs	r3, #11
 8008d76:	617b      	str	r3, [r7, #20]
 8008d78:	e036      	b.n	8008de8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	4a2a      	ldr	r2, [pc, #168]	@ (8008e28 <USB_SetTurnaroundTime+0x130>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d906      	bls.n	8008d90 <USB_SetTurnaroundTime+0x98>
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	4a29      	ldr	r2, [pc, #164]	@ (8008e2c <USB_SetTurnaroundTime+0x134>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d802      	bhi.n	8008d90 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008d8a:	230a      	movs	r3, #10
 8008d8c:	617b      	str	r3, [r7, #20]
 8008d8e:	e02b      	b.n	8008de8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	4a26      	ldr	r2, [pc, #152]	@ (8008e2c <USB_SetTurnaroundTime+0x134>)
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d906      	bls.n	8008da6 <USB_SetTurnaroundTime+0xae>
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	4a25      	ldr	r2, [pc, #148]	@ (8008e30 <USB_SetTurnaroundTime+0x138>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d202      	bcs.n	8008da6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008da0:	2309      	movs	r3, #9
 8008da2:	617b      	str	r3, [r7, #20]
 8008da4:	e020      	b.n	8008de8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	4a21      	ldr	r2, [pc, #132]	@ (8008e30 <USB_SetTurnaroundTime+0x138>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d306      	bcc.n	8008dbc <USB_SetTurnaroundTime+0xc4>
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	4a20      	ldr	r2, [pc, #128]	@ (8008e34 <USB_SetTurnaroundTime+0x13c>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d802      	bhi.n	8008dbc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008db6:	2308      	movs	r3, #8
 8008db8:	617b      	str	r3, [r7, #20]
 8008dba:	e015      	b.n	8008de8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	4a1d      	ldr	r2, [pc, #116]	@ (8008e34 <USB_SetTurnaroundTime+0x13c>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d906      	bls.n	8008dd2 <USB_SetTurnaroundTime+0xda>
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	4a1c      	ldr	r2, [pc, #112]	@ (8008e38 <USB_SetTurnaroundTime+0x140>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d202      	bcs.n	8008dd2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008dcc:	2307      	movs	r3, #7
 8008dce:	617b      	str	r3, [r7, #20]
 8008dd0:	e00a      	b.n	8008de8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008dd2:	2306      	movs	r3, #6
 8008dd4:	617b      	str	r3, [r7, #20]
 8008dd6:	e007      	b.n	8008de8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008dd8:	79fb      	ldrb	r3, [r7, #7]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d102      	bne.n	8008de4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008dde:	2309      	movs	r3, #9
 8008de0:	617b      	str	r3, [r7, #20]
 8008de2:	e001      	b.n	8008de8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008de4:	2309      	movs	r3, #9
 8008de6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	68db      	ldr	r3, [r3, #12]
 8008dec:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	68da      	ldr	r2, [r3, #12]
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	029b      	lsls	r3, r3, #10
 8008dfc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008e00:	431a      	orrs	r2, r3
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008e06:	2300      	movs	r3, #0
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	371c      	adds	r7, #28
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bc80      	pop	{r7}
 8008e10:	4770      	bx	lr
 8008e12:	bf00      	nop
 8008e14:	00d8acbf 	.word	0x00d8acbf
 8008e18:	00e4e1c0 	.word	0x00e4e1c0
 8008e1c:	00f42400 	.word	0x00f42400
 8008e20:	01067380 	.word	0x01067380
 8008e24:	011a499f 	.word	0x011a499f
 8008e28:	01312cff 	.word	0x01312cff
 8008e2c:	014ca43f 	.word	0x014ca43f
 8008e30:	016e3600 	.word	0x016e3600
 8008e34:	01a6ab1f 	.word	0x01a6ab1f
 8008e38:	01e84800 	.word	0x01e84800

08008e3c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b083      	sub	sp, #12
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	689b      	ldr	r3, [r3, #8]
 8008e48:	f043 0201 	orr.w	r2, r3, #1
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008e50:	2300      	movs	r3, #0
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	370c      	adds	r7, #12
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bc80      	pop	{r7}
 8008e5a:	4770      	bx	lr

08008e5c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b083      	sub	sp, #12
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	689b      	ldr	r3, [r3, #8]
 8008e68:	f023 0201 	bic.w	r2, r3, #1
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008e70:	2300      	movs	r3, #0
}
 8008e72:	4618      	mov	r0, r3
 8008e74:	370c      	adds	r7, #12
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bc80      	pop	{r7}
 8008e7a:	4770      	bx	lr

08008e7c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b084      	sub	sp, #16
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
 8008e84:	460b      	mov	r3, r1
 8008e86:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008e98:	78fb      	ldrb	r3, [r7, #3]
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d115      	bne.n	8008eca <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	68db      	ldr	r3, [r3, #12]
 8008ea2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008eaa:	2001      	movs	r0, #1
 8008eac:	f7fa fc0c 	bl	80036c8 <HAL_Delay>
      ms++;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f001 f922 	bl	800a100 <USB_GetMode>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d01e      	beq.n	8008f00 <USB_SetCurrentMode+0x84>
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2b31      	cmp	r3, #49	@ 0x31
 8008ec6:	d9f0      	bls.n	8008eaa <USB_SetCurrentMode+0x2e>
 8008ec8:	e01a      	b.n	8008f00 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008eca:	78fb      	ldrb	r3, [r7, #3]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d115      	bne.n	8008efc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	68db      	ldr	r3, [r3, #12]
 8008ed4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008edc:	2001      	movs	r0, #1
 8008ede:	f7fa fbf3 	bl	80036c8 <HAL_Delay>
      ms++;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f001 f909 	bl	800a100 <USB_GetMode>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d005      	beq.n	8008f00 <USB_SetCurrentMode+0x84>
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2b31      	cmp	r3, #49	@ 0x31
 8008ef8:	d9f0      	bls.n	8008edc <USB_SetCurrentMode+0x60>
 8008efa:	e001      	b.n	8008f00 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008efc:	2301      	movs	r3, #1
 8008efe:	e005      	b.n	8008f0c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2b32      	cmp	r3, #50	@ 0x32
 8008f04:	d101      	bne.n	8008f0a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008f06:	2301      	movs	r3, #1
 8008f08:	e000      	b.n	8008f0c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008f0a:	2300      	movs	r3, #0
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3710      	adds	r7, #16
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008f14:	b084      	sub	sp, #16
 8008f16:	b580      	push	{r7, lr}
 8008f18:	b086      	sub	sp, #24
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	6078      	str	r0, [r7, #4]
 8008f1e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008f22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008f26:	2300      	movs	r3, #0
 8008f28:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008f2e:	2300      	movs	r3, #0
 8008f30:	613b      	str	r3, [r7, #16]
 8008f32:	e009      	b.n	8008f48 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008f34:	687a      	ldr	r2, [r7, #4]
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	3340      	adds	r3, #64	@ 0x40
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	4413      	add	r3, r2
 8008f3e:	2200      	movs	r2, #0
 8008f40:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	3301      	adds	r3, #1
 8008f46:	613b      	str	r3, [r7, #16]
 8008f48:	693b      	ldr	r3, [r7, #16]
 8008f4a:	2b0e      	cmp	r3, #14
 8008f4c:	d9f2      	bls.n	8008f34 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008f4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d11c      	bne.n	8008f8e <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	68fa      	ldr	r2, [r7, #12]
 8008f5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008f62:	f043 0302 	orr.w	r3, r3, #2
 8008f66:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f6c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f78:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f84:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	639a      	str	r2, [r3, #56]	@ 0x38
 8008f8c:	e00b      	b.n	8008fa6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f92:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f9e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008fac:	461a      	mov	r2, r3
 8008fae:	2300      	movs	r3, #0
 8008fb0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb4:	2b01      	cmp	r3, #1
 8008fb6:	d10c      	bne.n	8008fd2 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d104      	bne.n	8008fc8 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008fbe:	2100      	movs	r1, #0
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 f965 	bl	8009290 <USB_SetDevSpeed>
 8008fc6:	e008      	b.n	8008fda <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008fc8:	2101      	movs	r1, #1
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 f960 	bl	8009290 <USB_SetDevSpeed>
 8008fd0:	e003      	b.n	8008fda <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008fd2:	2103      	movs	r1, #3
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f000 f95b 	bl	8009290 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008fda:	2110      	movs	r1, #16
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	f000 f8f3 	bl	80091c8 <USB_FlushTxFifo>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d001      	beq.n	8008fec <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f000 f91f 	bl	8009230 <USB_FlushRxFifo>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d001      	beq.n	8008ffc <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009002:	461a      	mov	r2, r3
 8009004:	2300      	movs	r3, #0
 8009006:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800900e:	461a      	mov	r2, r3
 8009010:	2300      	movs	r3, #0
 8009012:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800901a:	461a      	mov	r2, r3
 800901c:	2300      	movs	r3, #0
 800901e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009020:	2300      	movs	r3, #0
 8009022:	613b      	str	r3, [r7, #16]
 8009024:	e043      	b.n	80090ae <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	015a      	lsls	r2, r3, #5
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	4413      	add	r3, r2
 800902e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009038:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800903c:	d118      	bne.n	8009070 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d10a      	bne.n	800905a <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	015a      	lsls	r2, r3, #5
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	4413      	add	r3, r2
 800904c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009050:	461a      	mov	r2, r3
 8009052:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009056:	6013      	str	r3, [r2, #0]
 8009058:	e013      	b.n	8009082 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	015a      	lsls	r2, r3, #5
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	4413      	add	r3, r2
 8009062:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009066:	461a      	mov	r2, r3
 8009068:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800906c:	6013      	str	r3, [r2, #0]
 800906e:	e008      	b.n	8009082 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	015a      	lsls	r2, r3, #5
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	4413      	add	r3, r2
 8009078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800907c:	461a      	mov	r2, r3
 800907e:	2300      	movs	r3, #0
 8009080:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	015a      	lsls	r2, r3, #5
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	4413      	add	r3, r2
 800908a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800908e:	461a      	mov	r2, r3
 8009090:	2300      	movs	r3, #0
 8009092:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	015a      	lsls	r2, r3, #5
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	4413      	add	r3, r2
 800909c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090a0:	461a      	mov	r2, r3
 80090a2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80090a6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	3301      	adds	r3, #1
 80090ac:	613b      	str	r3, [r7, #16]
 80090ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b0:	693a      	ldr	r2, [r7, #16]
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d3b7      	bcc.n	8009026 <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80090b6:	2300      	movs	r3, #0
 80090b8:	613b      	str	r3, [r7, #16]
 80090ba:	e043      	b.n	8009144 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	015a      	lsls	r2, r3, #5
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	4413      	add	r3, r2
 80090c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090d2:	d118      	bne.n	8009106 <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d10a      	bne.n	80090f0 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	015a      	lsls	r2, r3, #5
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	4413      	add	r3, r2
 80090e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090e6:	461a      	mov	r2, r3
 80090e8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80090ec:	6013      	str	r3, [r2, #0]
 80090ee:	e013      	b.n	8009118 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	015a      	lsls	r2, r3, #5
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	4413      	add	r3, r2
 80090f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090fc:	461a      	mov	r2, r3
 80090fe:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009102:	6013      	str	r3, [r2, #0]
 8009104:	e008      	b.n	8009118 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	015a      	lsls	r2, r3, #5
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	4413      	add	r3, r2
 800910e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009112:	461a      	mov	r2, r3
 8009114:	2300      	movs	r3, #0
 8009116:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	015a      	lsls	r2, r3, #5
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	4413      	add	r3, r2
 8009120:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009124:	461a      	mov	r2, r3
 8009126:	2300      	movs	r3, #0
 8009128:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	015a      	lsls	r2, r3, #5
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	4413      	add	r3, r2
 8009132:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009136:	461a      	mov	r2, r3
 8009138:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800913c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	3301      	adds	r3, #1
 8009142:	613b      	str	r3, [r7, #16]
 8009144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009146:	693a      	ldr	r2, [r7, #16]
 8009148:	429a      	cmp	r2, r3
 800914a:	d3b7      	bcc.n	80090bc <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009152:	691b      	ldr	r3, [r3, #16]
 8009154:	68fa      	ldr	r2, [r7, #12]
 8009156:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800915a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800915e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800916c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800916e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009170:	2b00      	cmp	r3, #0
 8009172:	d105      	bne.n	8009180 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	699b      	ldr	r3, [r3, #24]
 8009178:	f043 0210 	orr.w	r2, r3, #16
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	699a      	ldr	r2, [r3, #24]
 8009184:	4b0f      	ldr	r3, [pc, #60]	@ (80091c4 <USB_DevInit+0x2b0>)
 8009186:	4313      	orrs	r3, r2
 8009188:	687a      	ldr	r2, [r7, #4]
 800918a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800918c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800918e:	2b00      	cmp	r3, #0
 8009190:	d005      	beq.n	800919e <USB_DevInit+0x28a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	699b      	ldr	r3, [r3, #24]
 8009196:	f043 0208 	orr.w	r2, r3, #8
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800919e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d107      	bne.n	80091b4 <USB_DevInit+0x2a0>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	699b      	ldr	r3, [r3, #24]
 80091a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80091ac:	f043 0304 	orr.w	r3, r3, #4
 80091b0:	687a      	ldr	r2, [r7, #4]
 80091b2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80091b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3718      	adds	r7, #24
 80091ba:	46bd      	mov	sp, r7
 80091bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80091c0:	b004      	add	sp, #16
 80091c2:	4770      	bx	lr
 80091c4:	803c3800 	.word	0x803c3800

080091c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b085      	sub	sp, #20
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80091d2:	2300      	movs	r3, #0
 80091d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	3301      	adds	r3, #1
 80091da:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	4a13      	ldr	r2, [pc, #76]	@ (800922c <USB_FlushTxFifo+0x64>)
 80091e0:	4293      	cmp	r3, r2
 80091e2:	d901      	bls.n	80091e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80091e4:	2303      	movs	r3, #3
 80091e6:	e01b      	b.n	8009220 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	691b      	ldr	r3, [r3, #16]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	daf2      	bge.n	80091d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80091f0:	2300      	movs	r3, #0
 80091f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	019b      	lsls	r3, r3, #6
 80091f8:	f043 0220 	orr.w	r2, r3, #32
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	3301      	adds	r3, #1
 8009204:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	4a08      	ldr	r2, [pc, #32]	@ (800922c <USB_FlushTxFifo+0x64>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d901      	bls.n	8009212 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800920e:	2303      	movs	r3, #3
 8009210:	e006      	b.n	8009220 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	691b      	ldr	r3, [r3, #16]
 8009216:	f003 0320 	and.w	r3, r3, #32
 800921a:	2b20      	cmp	r3, #32
 800921c:	d0f0      	beq.n	8009200 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800921e:	2300      	movs	r3, #0
}
 8009220:	4618      	mov	r0, r3
 8009222:	3714      	adds	r7, #20
 8009224:	46bd      	mov	sp, r7
 8009226:	bc80      	pop	{r7}
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop
 800922c:	00030d40 	.word	0x00030d40

08009230 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009230:	b480      	push	{r7}
 8009232:	b085      	sub	sp, #20
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009238:	2300      	movs	r3, #0
 800923a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	3301      	adds	r3, #1
 8009240:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	4a11      	ldr	r2, [pc, #68]	@ (800928c <USB_FlushRxFifo+0x5c>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d901      	bls.n	800924e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800924a:	2303      	movs	r3, #3
 800924c:	e018      	b.n	8009280 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	691b      	ldr	r3, [r3, #16]
 8009252:	2b00      	cmp	r3, #0
 8009254:	daf2      	bge.n	800923c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009256:	2300      	movs	r3, #0
 8009258:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2210      	movs	r2, #16
 800925e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	3301      	adds	r3, #1
 8009264:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	4a08      	ldr	r2, [pc, #32]	@ (800928c <USB_FlushRxFifo+0x5c>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d901      	bls.n	8009272 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800926e:	2303      	movs	r3, #3
 8009270:	e006      	b.n	8009280 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	691b      	ldr	r3, [r3, #16]
 8009276:	f003 0310 	and.w	r3, r3, #16
 800927a:	2b10      	cmp	r3, #16
 800927c:	d0f0      	beq.n	8009260 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800927e:	2300      	movs	r3, #0
}
 8009280:	4618      	mov	r0, r3
 8009282:	3714      	adds	r7, #20
 8009284:	46bd      	mov	sp, r7
 8009286:	bc80      	pop	{r7}
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	00030d40 	.word	0x00030d40

08009290 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009290:	b480      	push	{r7}
 8009292:	b085      	sub	sp, #20
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
 8009298:	460b      	mov	r3, r1
 800929a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092a6:	681a      	ldr	r2, [r3, #0]
 80092a8:	78fb      	ldrb	r3, [r7, #3]
 80092aa:	68f9      	ldr	r1, [r7, #12]
 80092ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80092b0:	4313      	orrs	r3, r2
 80092b2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80092b4:	2300      	movs	r3, #0
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3714      	adds	r7, #20
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bc80      	pop	{r7}
 80092be:	4770      	bx	lr

080092c0 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80092c0:	b480      	push	{r7}
 80092c2:	b087      	sub	sp, #28
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	f003 0306 	and.w	r3, r3, #6
 80092d8:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d102      	bne.n	80092e6 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80092e0:	2300      	movs	r3, #0
 80092e2:	75fb      	strb	r3, [r7, #23]
 80092e4:	e00a      	b.n	80092fc <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2b02      	cmp	r3, #2
 80092ea:	d002      	beq.n	80092f2 <USB_GetDevSpeed+0x32>
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2b06      	cmp	r3, #6
 80092f0:	d102      	bne.n	80092f8 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80092f2:	2302      	movs	r3, #2
 80092f4:	75fb      	strb	r3, [r7, #23]
 80092f6:	e001      	b.n	80092fc <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80092f8:	230f      	movs	r3, #15
 80092fa:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80092fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80092fe:	4618      	mov	r0, r3
 8009300:	371c      	adds	r7, #28
 8009302:	46bd      	mov	sp, r7
 8009304:	bc80      	pop	{r7}
 8009306:	4770      	bx	lr

08009308 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009308:	b480      	push	{r7}
 800930a:	b085      	sub	sp, #20
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	781b      	ldrb	r3, [r3, #0]
 800931a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	785b      	ldrb	r3, [r3, #1]
 8009320:	2b01      	cmp	r3, #1
 8009322:	d13a      	bne.n	800939a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800932a:	69da      	ldr	r2, [r3, #28]
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	781b      	ldrb	r3, [r3, #0]
 8009330:	f003 030f 	and.w	r3, r3, #15
 8009334:	2101      	movs	r1, #1
 8009336:	fa01 f303 	lsl.w	r3, r1, r3
 800933a:	b29b      	uxth	r3, r3
 800933c:	68f9      	ldr	r1, [r7, #12]
 800933e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009342:	4313      	orrs	r3, r2
 8009344:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	015a      	lsls	r2, r3, #5
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	4413      	add	r3, r2
 800934e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009358:	2b00      	cmp	r3, #0
 800935a:	d155      	bne.n	8009408 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	015a      	lsls	r2, r3, #5
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	4413      	add	r3, r2
 8009364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009368:	681a      	ldr	r2, [r3, #0]
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	689b      	ldr	r3, [r3, #8]
 800936e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	791b      	ldrb	r3, [r3, #4]
 8009376:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009378:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	059b      	lsls	r3, r3, #22
 800937e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009380:	4313      	orrs	r3, r2
 8009382:	68ba      	ldr	r2, [r7, #8]
 8009384:	0151      	lsls	r1, r2, #5
 8009386:	68fa      	ldr	r2, [r7, #12]
 8009388:	440a      	add	r2, r1
 800938a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800938e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009392:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009396:	6013      	str	r3, [r2, #0]
 8009398:	e036      	b.n	8009408 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093a0:	69da      	ldr	r2, [r3, #28]
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	f003 030f 	and.w	r3, r3, #15
 80093aa:	2101      	movs	r1, #1
 80093ac:	fa01 f303 	lsl.w	r3, r1, r3
 80093b0:	041b      	lsls	r3, r3, #16
 80093b2:	68f9      	ldr	r1, [r7, #12]
 80093b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80093b8:	4313      	orrs	r3, r2
 80093ba:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	015a      	lsls	r2, r3, #5
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	4413      	add	r3, r2
 80093c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d11a      	bne.n	8009408 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	015a      	lsls	r2, r3, #5
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	4413      	add	r3, r2
 80093da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093de:	681a      	ldr	r2, [r3, #0]
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	689b      	ldr	r3, [r3, #8]
 80093e4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	791b      	ldrb	r3, [r3, #4]
 80093ec:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80093ee:	430b      	orrs	r3, r1
 80093f0:	4313      	orrs	r3, r2
 80093f2:	68ba      	ldr	r2, [r7, #8]
 80093f4:	0151      	lsls	r1, r2, #5
 80093f6:	68fa      	ldr	r2, [r7, #12]
 80093f8:	440a      	add	r2, r1
 80093fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009402:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009406:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009408:	2300      	movs	r3, #0
}
 800940a:	4618      	mov	r0, r3
 800940c:	3714      	adds	r7, #20
 800940e:	46bd      	mov	sp, r7
 8009410:	bc80      	pop	{r7}
 8009412:	4770      	bx	lr

08009414 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009414:	b480      	push	{r7}
 8009416:	b085      	sub	sp, #20
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	785b      	ldrb	r3, [r3, #1]
 800942c:	2b01      	cmp	r3, #1
 800942e:	d161      	bne.n	80094f4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	015a      	lsls	r2, r3, #5
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	4413      	add	r3, r2
 8009438:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009442:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009446:	d11f      	bne.n	8009488 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	015a      	lsls	r2, r3, #5
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	4413      	add	r3, r2
 8009450:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	68ba      	ldr	r2, [r7, #8]
 8009458:	0151      	lsls	r1, r2, #5
 800945a:	68fa      	ldr	r2, [r7, #12]
 800945c:	440a      	add	r2, r1
 800945e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009462:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009466:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	015a      	lsls	r2, r3, #5
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	4413      	add	r3, r2
 8009470:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	68ba      	ldr	r2, [r7, #8]
 8009478:	0151      	lsls	r1, r2, #5
 800947a:	68fa      	ldr	r2, [r7, #12]
 800947c:	440a      	add	r2, r1
 800947e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009482:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009486:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800948e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	781b      	ldrb	r3, [r3, #0]
 8009494:	f003 030f 	and.w	r3, r3, #15
 8009498:	2101      	movs	r1, #1
 800949a:	fa01 f303 	lsl.w	r3, r1, r3
 800949e:	b29b      	uxth	r3, r3
 80094a0:	43db      	mvns	r3, r3
 80094a2:	68f9      	ldr	r1, [r7, #12]
 80094a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80094a8:	4013      	ands	r3, r2
 80094aa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094b2:	69da      	ldr	r2, [r3, #28]
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	781b      	ldrb	r3, [r3, #0]
 80094b8:	f003 030f 	and.w	r3, r3, #15
 80094bc:	2101      	movs	r1, #1
 80094be:	fa01 f303 	lsl.w	r3, r1, r3
 80094c2:	b29b      	uxth	r3, r3
 80094c4:	43db      	mvns	r3, r3
 80094c6:	68f9      	ldr	r1, [r7, #12]
 80094c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80094cc:	4013      	ands	r3, r2
 80094ce:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	015a      	lsls	r2, r3, #5
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	4413      	add	r3, r2
 80094d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094dc:	681a      	ldr	r2, [r3, #0]
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	0159      	lsls	r1, r3, #5
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	440b      	add	r3, r1
 80094e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094ea:	4619      	mov	r1, r3
 80094ec:	4b35      	ldr	r3, [pc, #212]	@ (80095c4 <USB_DeactivateEndpoint+0x1b0>)
 80094ee:	4013      	ands	r3, r2
 80094f0:	600b      	str	r3, [r1, #0]
 80094f2:	e060      	b.n	80095b6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	015a      	lsls	r2, r3, #5
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	4413      	add	r3, r2
 80094fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009506:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800950a:	d11f      	bne.n	800954c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	015a      	lsls	r2, r3, #5
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	4413      	add	r3, r2
 8009514:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	68ba      	ldr	r2, [r7, #8]
 800951c:	0151      	lsls	r1, r2, #5
 800951e:	68fa      	ldr	r2, [r7, #12]
 8009520:	440a      	add	r2, r1
 8009522:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009526:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800952a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	015a      	lsls	r2, r3, #5
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	4413      	add	r3, r2
 8009534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	68ba      	ldr	r2, [r7, #8]
 800953c:	0151      	lsls	r1, r2, #5
 800953e:	68fa      	ldr	r2, [r7, #12]
 8009540:	440a      	add	r2, r1
 8009542:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009546:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800954a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009552:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	781b      	ldrb	r3, [r3, #0]
 8009558:	f003 030f 	and.w	r3, r3, #15
 800955c:	2101      	movs	r1, #1
 800955e:	fa01 f303 	lsl.w	r3, r1, r3
 8009562:	041b      	lsls	r3, r3, #16
 8009564:	43db      	mvns	r3, r3
 8009566:	68f9      	ldr	r1, [r7, #12]
 8009568:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800956c:	4013      	ands	r3, r2
 800956e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009576:	69da      	ldr	r2, [r3, #28]
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	781b      	ldrb	r3, [r3, #0]
 800957c:	f003 030f 	and.w	r3, r3, #15
 8009580:	2101      	movs	r1, #1
 8009582:	fa01 f303 	lsl.w	r3, r1, r3
 8009586:	041b      	lsls	r3, r3, #16
 8009588:	43db      	mvns	r3, r3
 800958a:	68f9      	ldr	r1, [r7, #12]
 800958c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009590:	4013      	ands	r3, r2
 8009592:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	015a      	lsls	r2, r3, #5
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	4413      	add	r3, r2
 800959c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095a0:	681a      	ldr	r2, [r3, #0]
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	0159      	lsls	r1, r3, #5
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	440b      	add	r3, r1
 80095aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095ae:	4619      	mov	r1, r3
 80095b0:	4b05      	ldr	r3, [pc, #20]	@ (80095c8 <USB_DeactivateEndpoint+0x1b4>)
 80095b2:	4013      	ands	r3, r2
 80095b4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80095b6:	2300      	movs	r3, #0
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3714      	adds	r7, #20
 80095bc:	46bd      	mov	sp, r7
 80095be:	bc80      	pop	{r7}
 80095c0:	4770      	bx	lr
 80095c2:	bf00      	nop
 80095c4:	ec337800 	.word	0xec337800
 80095c8:	eff37800 	.word	0xeff37800

080095cc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b08a      	sub	sp, #40	@ 0x28
 80095d0:	af02      	add	r7, sp, #8
 80095d2:	60f8      	str	r0, [r7, #12]
 80095d4:	60b9      	str	r1, [r7, #8]
 80095d6:	4613      	mov	r3, r2
 80095d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	785b      	ldrb	r3, [r3, #1]
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	f040 817a 	bne.w	80098e2 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	691b      	ldr	r3, [r3, #16]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d132      	bne.n	800965c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80095f6:	69bb      	ldr	r3, [r7, #24]
 80095f8:	015a      	lsls	r2, r3, #5
 80095fa:	69fb      	ldr	r3, [r7, #28]
 80095fc:	4413      	add	r3, r2
 80095fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009602:	691b      	ldr	r3, [r3, #16]
 8009604:	69ba      	ldr	r2, [r7, #24]
 8009606:	0151      	lsls	r1, r2, #5
 8009608:	69fa      	ldr	r2, [r7, #28]
 800960a:	440a      	add	r2, r1
 800960c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009610:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009614:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009618:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800961a:	69bb      	ldr	r3, [r7, #24]
 800961c:	015a      	lsls	r2, r3, #5
 800961e:	69fb      	ldr	r3, [r7, #28]
 8009620:	4413      	add	r3, r2
 8009622:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009626:	691b      	ldr	r3, [r3, #16]
 8009628:	69ba      	ldr	r2, [r7, #24]
 800962a:	0151      	lsls	r1, r2, #5
 800962c:	69fa      	ldr	r2, [r7, #28]
 800962e:	440a      	add	r2, r1
 8009630:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009634:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009638:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	015a      	lsls	r2, r3, #5
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	4413      	add	r3, r2
 8009642:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009646:	691b      	ldr	r3, [r3, #16]
 8009648:	69ba      	ldr	r2, [r7, #24]
 800964a:	0151      	lsls	r1, r2, #5
 800964c:	69fa      	ldr	r2, [r7, #28]
 800964e:	440a      	add	r2, r1
 8009650:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009654:	0cdb      	lsrs	r3, r3, #19
 8009656:	04db      	lsls	r3, r3, #19
 8009658:	6113      	str	r3, [r2, #16]
 800965a:	e092      	b.n	8009782 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	015a      	lsls	r2, r3, #5
 8009660:	69fb      	ldr	r3, [r7, #28]
 8009662:	4413      	add	r3, r2
 8009664:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009668:	691b      	ldr	r3, [r3, #16]
 800966a:	69ba      	ldr	r2, [r7, #24]
 800966c:	0151      	lsls	r1, r2, #5
 800966e:	69fa      	ldr	r2, [r7, #28]
 8009670:	440a      	add	r2, r1
 8009672:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009676:	0cdb      	lsrs	r3, r3, #19
 8009678:	04db      	lsls	r3, r3, #19
 800967a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800967c:	69bb      	ldr	r3, [r7, #24]
 800967e:	015a      	lsls	r2, r3, #5
 8009680:	69fb      	ldr	r3, [r7, #28]
 8009682:	4413      	add	r3, r2
 8009684:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009688:	691b      	ldr	r3, [r3, #16]
 800968a:	69ba      	ldr	r2, [r7, #24]
 800968c:	0151      	lsls	r1, r2, #5
 800968e:	69fa      	ldr	r2, [r7, #28]
 8009690:	440a      	add	r2, r1
 8009692:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009696:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800969a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800969e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80096a0:	69bb      	ldr	r3, [r7, #24]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d11a      	bne.n	80096dc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	691a      	ldr	r2, [r3, #16]
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	689b      	ldr	r3, [r3, #8]
 80096ae:	429a      	cmp	r2, r3
 80096b0:	d903      	bls.n	80096ba <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	689a      	ldr	r2, [r3, #8]
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80096ba:	69bb      	ldr	r3, [r7, #24]
 80096bc:	015a      	lsls	r2, r3, #5
 80096be:	69fb      	ldr	r3, [r7, #28]
 80096c0:	4413      	add	r3, r2
 80096c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096c6:	691b      	ldr	r3, [r3, #16]
 80096c8:	69ba      	ldr	r2, [r7, #24]
 80096ca:	0151      	lsls	r1, r2, #5
 80096cc:	69fa      	ldr	r2, [r7, #28]
 80096ce:	440a      	add	r2, r1
 80096d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80096d8:	6113      	str	r3, [r2, #16]
 80096da:	e01b      	b.n	8009714 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80096dc:	69bb      	ldr	r3, [r7, #24]
 80096de:	015a      	lsls	r2, r3, #5
 80096e0:	69fb      	ldr	r3, [r7, #28]
 80096e2:	4413      	add	r3, r2
 80096e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096e8:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	6919      	ldr	r1, [r3, #16]
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	689b      	ldr	r3, [r3, #8]
 80096f2:	440b      	add	r3, r1
 80096f4:	1e59      	subs	r1, r3, #1
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	689b      	ldr	r3, [r3, #8]
 80096fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80096fe:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009700:	4ba2      	ldr	r3, [pc, #648]	@ (800998c <USB_EPStartXfer+0x3c0>)
 8009702:	400b      	ands	r3, r1
 8009704:	69b9      	ldr	r1, [r7, #24]
 8009706:	0148      	lsls	r0, r1, #5
 8009708:	69f9      	ldr	r1, [r7, #28]
 800970a:	4401      	add	r1, r0
 800970c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009710:	4313      	orrs	r3, r2
 8009712:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009714:	69bb      	ldr	r3, [r7, #24]
 8009716:	015a      	lsls	r2, r3, #5
 8009718:	69fb      	ldr	r3, [r7, #28]
 800971a:	4413      	add	r3, r2
 800971c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009720:	691a      	ldr	r2, [r3, #16]
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	691b      	ldr	r3, [r3, #16]
 8009726:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800972a:	69b9      	ldr	r1, [r7, #24]
 800972c:	0148      	lsls	r0, r1, #5
 800972e:	69f9      	ldr	r1, [r7, #28]
 8009730:	4401      	add	r1, r0
 8009732:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009736:	4313      	orrs	r3, r2
 8009738:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	791b      	ldrb	r3, [r3, #4]
 800973e:	2b01      	cmp	r3, #1
 8009740:	d11f      	bne.n	8009782 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009742:	69bb      	ldr	r3, [r7, #24]
 8009744:	015a      	lsls	r2, r3, #5
 8009746:	69fb      	ldr	r3, [r7, #28]
 8009748:	4413      	add	r3, r2
 800974a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800974e:	691b      	ldr	r3, [r3, #16]
 8009750:	69ba      	ldr	r2, [r7, #24]
 8009752:	0151      	lsls	r1, r2, #5
 8009754:	69fa      	ldr	r2, [r7, #28]
 8009756:	440a      	add	r2, r1
 8009758:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800975c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009760:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009762:	69bb      	ldr	r3, [r7, #24]
 8009764:	015a      	lsls	r2, r3, #5
 8009766:	69fb      	ldr	r3, [r7, #28]
 8009768:	4413      	add	r3, r2
 800976a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800976e:	691b      	ldr	r3, [r3, #16]
 8009770:	69ba      	ldr	r2, [r7, #24]
 8009772:	0151      	lsls	r1, r2, #5
 8009774:	69fa      	ldr	r2, [r7, #28]
 8009776:	440a      	add	r2, r1
 8009778:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800977c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009780:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8009782:	79fb      	ldrb	r3, [r7, #7]
 8009784:	2b01      	cmp	r3, #1
 8009786:	d14b      	bne.n	8009820 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	69db      	ldr	r3, [r3, #28]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d009      	beq.n	80097a4 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009790:	69bb      	ldr	r3, [r7, #24]
 8009792:	015a      	lsls	r2, r3, #5
 8009794:	69fb      	ldr	r3, [r7, #28]
 8009796:	4413      	add	r3, r2
 8009798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800979c:	461a      	mov	r2, r3
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	69db      	ldr	r3, [r3, #28]
 80097a2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	791b      	ldrb	r3, [r3, #4]
 80097a8:	2b01      	cmp	r3, #1
 80097aa:	d128      	bne.n	80097fe <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80097ac:	69fb      	ldr	r3, [r7, #28]
 80097ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097b2:	689b      	ldr	r3, [r3, #8]
 80097b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d110      	bne.n	80097de <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80097bc:	69bb      	ldr	r3, [r7, #24]
 80097be:	015a      	lsls	r2, r3, #5
 80097c0:	69fb      	ldr	r3, [r7, #28]
 80097c2:	4413      	add	r3, r2
 80097c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	69ba      	ldr	r2, [r7, #24]
 80097cc:	0151      	lsls	r1, r2, #5
 80097ce:	69fa      	ldr	r2, [r7, #28]
 80097d0:	440a      	add	r2, r1
 80097d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097d6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80097da:	6013      	str	r3, [r2, #0]
 80097dc:	e00f      	b.n	80097fe <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80097de:	69bb      	ldr	r3, [r7, #24]
 80097e0:	015a      	lsls	r2, r3, #5
 80097e2:	69fb      	ldr	r3, [r7, #28]
 80097e4:	4413      	add	r3, r2
 80097e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	69ba      	ldr	r2, [r7, #24]
 80097ee:	0151      	lsls	r1, r2, #5
 80097f0:	69fa      	ldr	r2, [r7, #28]
 80097f2:	440a      	add	r2, r1
 80097f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097fc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80097fe:	69bb      	ldr	r3, [r7, #24]
 8009800:	015a      	lsls	r2, r3, #5
 8009802:	69fb      	ldr	r3, [r7, #28]
 8009804:	4413      	add	r3, r2
 8009806:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	69ba      	ldr	r2, [r7, #24]
 800980e:	0151      	lsls	r1, r2, #5
 8009810:	69fa      	ldr	r2, [r7, #28]
 8009812:	440a      	add	r2, r1
 8009814:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009818:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800981c:	6013      	str	r3, [r2, #0]
 800981e:	e165      	b.n	8009aec <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009820:	69bb      	ldr	r3, [r7, #24]
 8009822:	015a      	lsls	r2, r3, #5
 8009824:	69fb      	ldr	r3, [r7, #28]
 8009826:	4413      	add	r3, r2
 8009828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	69ba      	ldr	r2, [r7, #24]
 8009830:	0151      	lsls	r1, r2, #5
 8009832:	69fa      	ldr	r2, [r7, #28]
 8009834:	440a      	add	r2, r1
 8009836:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800983a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800983e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	791b      	ldrb	r3, [r3, #4]
 8009844:	2b01      	cmp	r3, #1
 8009846:	d015      	beq.n	8009874 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	691b      	ldr	r3, [r3, #16]
 800984c:	2b00      	cmp	r3, #0
 800984e:	f000 814d 	beq.w	8009aec <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009852:	69fb      	ldr	r3, [r7, #28]
 8009854:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009858:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	781b      	ldrb	r3, [r3, #0]
 800985e:	f003 030f 	and.w	r3, r3, #15
 8009862:	2101      	movs	r1, #1
 8009864:	fa01 f303 	lsl.w	r3, r1, r3
 8009868:	69f9      	ldr	r1, [r7, #28]
 800986a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800986e:	4313      	orrs	r3, r2
 8009870:	634b      	str	r3, [r1, #52]	@ 0x34
 8009872:	e13b      	b.n	8009aec <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009874:	69fb      	ldr	r3, [r7, #28]
 8009876:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800987a:	689b      	ldr	r3, [r3, #8]
 800987c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009880:	2b00      	cmp	r3, #0
 8009882:	d110      	bne.n	80098a6 <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009884:	69bb      	ldr	r3, [r7, #24]
 8009886:	015a      	lsls	r2, r3, #5
 8009888:	69fb      	ldr	r3, [r7, #28]
 800988a:	4413      	add	r3, r2
 800988c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	69ba      	ldr	r2, [r7, #24]
 8009894:	0151      	lsls	r1, r2, #5
 8009896:	69fa      	ldr	r2, [r7, #28]
 8009898:	440a      	add	r2, r1
 800989a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800989e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80098a2:	6013      	str	r3, [r2, #0]
 80098a4:	e00f      	b.n	80098c6 <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	015a      	lsls	r2, r3, #5
 80098aa:	69fb      	ldr	r3, [r7, #28]
 80098ac:	4413      	add	r3, r2
 80098ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	69ba      	ldr	r2, [r7, #24]
 80098b6:	0151      	lsls	r1, r2, #5
 80098b8:	69fa      	ldr	r2, [r7, #28]
 80098ba:	440a      	add	r2, r1
 80098bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80098c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098c4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	68d9      	ldr	r1, [r3, #12]
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	781a      	ldrb	r2, [r3, #0]
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	691b      	ldr	r3, [r3, #16]
 80098d2:	b298      	uxth	r0, r3
 80098d4:	79fb      	ldrb	r3, [r7, #7]
 80098d6:	9300      	str	r3, [sp, #0]
 80098d8:	4603      	mov	r3, r0
 80098da:	68f8      	ldr	r0, [r7, #12]
 80098dc:	f000 f9b7 	bl	8009c4e <USB_WritePacket>
 80098e0:	e104      	b.n	8009aec <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80098e2:	69bb      	ldr	r3, [r7, #24]
 80098e4:	015a      	lsls	r2, r3, #5
 80098e6:	69fb      	ldr	r3, [r7, #28]
 80098e8:	4413      	add	r3, r2
 80098ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	69ba      	ldr	r2, [r7, #24]
 80098f2:	0151      	lsls	r1, r2, #5
 80098f4:	69fa      	ldr	r2, [r7, #28]
 80098f6:	440a      	add	r2, r1
 80098f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098fc:	0cdb      	lsrs	r3, r3, #19
 80098fe:	04db      	lsls	r3, r3, #19
 8009900:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009902:	69bb      	ldr	r3, [r7, #24]
 8009904:	015a      	lsls	r2, r3, #5
 8009906:	69fb      	ldr	r3, [r7, #28]
 8009908:	4413      	add	r3, r2
 800990a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800990e:	691b      	ldr	r3, [r3, #16]
 8009910:	69ba      	ldr	r2, [r7, #24]
 8009912:	0151      	lsls	r1, r2, #5
 8009914:	69fa      	ldr	r2, [r7, #28]
 8009916:	440a      	add	r2, r1
 8009918:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800991c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009920:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009924:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009926:	69bb      	ldr	r3, [r7, #24]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d131      	bne.n	8009990 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	691b      	ldr	r3, [r3, #16]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d003      	beq.n	800993c <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	689a      	ldr	r2, [r3, #8]
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	689a      	ldr	r2, [r3, #8]
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009944:	69bb      	ldr	r3, [r7, #24]
 8009946:	015a      	lsls	r2, r3, #5
 8009948:	69fb      	ldr	r3, [r7, #28]
 800994a:	4413      	add	r3, r2
 800994c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009950:	691a      	ldr	r2, [r3, #16]
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	6a1b      	ldr	r3, [r3, #32]
 8009956:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800995a:	69b9      	ldr	r1, [r7, #24]
 800995c:	0148      	lsls	r0, r1, #5
 800995e:	69f9      	ldr	r1, [r7, #28]
 8009960:	4401      	add	r1, r0
 8009962:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009966:	4313      	orrs	r3, r2
 8009968:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	015a      	lsls	r2, r3, #5
 800996e:	69fb      	ldr	r3, [r7, #28]
 8009970:	4413      	add	r3, r2
 8009972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009976:	691b      	ldr	r3, [r3, #16]
 8009978:	69ba      	ldr	r2, [r7, #24]
 800997a:	0151      	lsls	r1, r2, #5
 800997c:	69fa      	ldr	r2, [r7, #28]
 800997e:	440a      	add	r2, r1
 8009980:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009984:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009988:	6113      	str	r3, [r2, #16]
 800998a:	e061      	b.n	8009a50 <USB_EPStartXfer+0x484>
 800998c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	691b      	ldr	r3, [r3, #16]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d123      	bne.n	80099e0 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009998:	69bb      	ldr	r3, [r7, #24]
 800999a:	015a      	lsls	r2, r3, #5
 800999c:	69fb      	ldr	r3, [r7, #28]
 800999e:	4413      	add	r3, r2
 80099a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099a4:	691a      	ldr	r2, [r3, #16]
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	689b      	ldr	r3, [r3, #8]
 80099aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099ae:	69b9      	ldr	r1, [r7, #24]
 80099b0:	0148      	lsls	r0, r1, #5
 80099b2:	69f9      	ldr	r1, [r7, #28]
 80099b4:	4401      	add	r1, r0
 80099b6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80099ba:	4313      	orrs	r3, r2
 80099bc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80099be:	69bb      	ldr	r3, [r7, #24]
 80099c0:	015a      	lsls	r2, r3, #5
 80099c2:	69fb      	ldr	r3, [r7, #28]
 80099c4:	4413      	add	r3, r2
 80099c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099ca:	691b      	ldr	r3, [r3, #16]
 80099cc:	69ba      	ldr	r2, [r7, #24]
 80099ce:	0151      	lsls	r1, r2, #5
 80099d0:	69fa      	ldr	r2, [r7, #28]
 80099d2:	440a      	add	r2, r1
 80099d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80099dc:	6113      	str	r3, [r2, #16]
 80099de:	e037      	b.n	8009a50 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	691a      	ldr	r2, [r3, #16]
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	689b      	ldr	r3, [r3, #8]
 80099e8:	4413      	add	r3, r2
 80099ea:	1e5a      	subs	r2, r3, #1
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	689b      	ldr	r3, [r3, #8]
 80099f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80099f4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	689b      	ldr	r3, [r3, #8]
 80099fa:	8afa      	ldrh	r2, [r7, #22]
 80099fc:	fb03 f202 	mul.w	r2, r3, r2
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009a04:	69bb      	ldr	r3, [r7, #24]
 8009a06:	015a      	lsls	r2, r3, #5
 8009a08:	69fb      	ldr	r3, [r7, #28]
 8009a0a:	4413      	add	r3, r2
 8009a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a10:	691a      	ldr	r2, [r3, #16]
 8009a12:	8afb      	ldrh	r3, [r7, #22]
 8009a14:	04d9      	lsls	r1, r3, #19
 8009a16:	4b38      	ldr	r3, [pc, #224]	@ (8009af8 <USB_EPStartXfer+0x52c>)
 8009a18:	400b      	ands	r3, r1
 8009a1a:	69b9      	ldr	r1, [r7, #24]
 8009a1c:	0148      	lsls	r0, r1, #5
 8009a1e:	69f9      	ldr	r1, [r7, #28]
 8009a20:	4401      	add	r1, r0
 8009a22:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009a26:	4313      	orrs	r3, r2
 8009a28:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009a2a:	69bb      	ldr	r3, [r7, #24]
 8009a2c:	015a      	lsls	r2, r3, #5
 8009a2e:	69fb      	ldr	r3, [r7, #28]
 8009a30:	4413      	add	r3, r2
 8009a32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a36:	691a      	ldr	r2, [r3, #16]
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	6a1b      	ldr	r3, [r3, #32]
 8009a3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a40:	69b9      	ldr	r1, [r7, #24]
 8009a42:	0148      	lsls	r0, r1, #5
 8009a44:	69f9      	ldr	r1, [r7, #28]
 8009a46:	4401      	add	r1, r0
 8009a48:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009a50:	79fb      	ldrb	r3, [r7, #7]
 8009a52:	2b01      	cmp	r3, #1
 8009a54:	d10d      	bne.n	8009a72 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	68db      	ldr	r3, [r3, #12]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d009      	beq.n	8009a72 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	68d9      	ldr	r1, [r3, #12]
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	015a      	lsls	r2, r3, #5
 8009a66:	69fb      	ldr	r3, [r7, #28]
 8009a68:	4413      	add	r3, r2
 8009a6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a6e:	460a      	mov	r2, r1
 8009a70:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009a72:	68bb      	ldr	r3, [r7, #8]
 8009a74:	791b      	ldrb	r3, [r3, #4]
 8009a76:	2b01      	cmp	r3, #1
 8009a78:	d128      	bne.n	8009acc <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009a7a:	69fb      	ldr	r3, [r7, #28]
 8009a7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a80:	689b      	ldr	r3, [r3, #8]
 8009a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d110      	bne.n	8009aac <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009a8a:	69bb      	ldr	r3, [r7, #24]
 8009a8c:	015a      	lsls	r2, r3, #5
 8009a8e:	69fb      	ldr	r3, [r7, #28]
 8009a90:	4413      	add	r3, r2
 8009a92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	69ba      	ldr	r2, [r7, #24]
 8009a9a:	0151      	lsls	r1, r2, #5
 8009a9c:	69fa      	ldr	r2, [r7, #28]
 8009a9e:	440a      	add	r2, r1
 8009aa0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009aa4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009aa8:	6013      	str	r3, [r2, #0]
 8009aaa:	e00f      	b.n	8009acc <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009aac:	69bb      	ldr	r3, [r7, #24]
 8009aae:	015a      	lsls	r2, r3, #5
 8009ab0:	69fb      	ldr	r3, [r7, #28]
 8009ab2:	4413      	add	r3, r2
 8009ab4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	69ba      	ldr	r2, [r7, #24]
 8009abc:	0151      	lsls	r1, r2, #5
 8009abe:	69fa      	ldr	r2, [r7, #28]
 8009ac0:	440a      	add	r2, r1
 8009ac2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ac6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009aca:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	015a      	lsls	r2, r3, #5
 8009ad0:	69fb      	ldr	r3, [r7, #28]
 8009ad2:	4413      	add	r3, r2
 8009ad4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	69ba      	ldr	r2, [r7, #24]
 8009adc:	0151      	lsls	r1, r2, #5
 8009ade:	69fa      	ldr	r2, [r7, #28]
 8009ae0:	440a      	add	r2, r1
 8009ae2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ae6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009aea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009aec:	2300      	movs	r3, #0
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3720      	adds	r7, #32
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}
 8009af6:	bf00      	nop
 8009af8:	1ff80000 	.word	0x1ff80000

08009afc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b087      	sub	sp, #28
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009b06:	2300      	movs	r3, #0
 8009b08:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	785b      	ldrb	r3, [r3, #1]
 8009b16:	2b01      	cmp	r3, #1
 8009b18:	d14a      	bne.n	8009bb0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	781b      	ldrb	r3, [r3, #0]
 8009b1e:	015a      	lsls	r2, r3, #5
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	4413      	add	r3, r2
 8009b24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009b2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b32:	f040 8086 	bne.w	8009c42 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	781b      	ldrb	r3, [r3, #0]
 8009b3a:	015a      	lsls	r2, r3, #5
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	4413      	add	r3, r2
 8009b40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	683a      	ldr	r2, [r7, #0]
 8009b48:	7812      	ldrb	r2, [r2, #0]
 8009b4a:	0151      	lsls	r1, r2, #5
 8009b4c:	693a      	ldr	r2, [r7, #16]
 8009b4e:	440a      	add	r2, r1
 8009b50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b54:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009b58:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	781b      	ldrb	r3, [r3, #0]
 8009b5e:	015a      	lsls	r2, r3, #5
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	4413      	add	r3, r2
 8009b64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	683a      	ldr	r2, [r7, #0]
 8009b6c:	7812      	ldrb	r2, [r2, #0]
 8009b6e:	0151      	lsls	r1, r2, #5
 8009b70:	693a      	ldr	r2, [r7, #16]
 8009b72:	440a      	add	r2, r1
 8009b74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009b7c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	3301      	adds	r3, #1
 8009b82:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d902      	bls.n	8009b94 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	75fb      	strb	r3, [r7, #23]
          break;
 8009b92:	e056      	b.n	8009c42 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	781b      	ldrb	r3, [r3, #0]
 8009b98:	015a      	lsls	r2, r3, #5
 8009b9a:	693b      	ldr	r3, [r7, #16]
 8009b9c:	4413      	add	r3, r2
 8009b9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009ba8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009bac:	d0e7      	beq.n	8009b7e <USB_EPStopXfer+0x82>
 8009bae:	e048      	b.n	8009c42 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	781b      	ldrb	r3, [r3, #0]
 8009bb4:	015a      	lsls	r2, r3, #5
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	4413      	add	r3, r2
 8009bba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009bc4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009bc8:	d13b      	bne.n	8009c42 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	781b      	ldrb	r3, [r3, #0]
 8009bce:	015a      	lsls	r2, r3, #5
 8009bd0:	693b      	ldr	r3, [r7, #16]
 8009bd2:	4413      	add	r3, r2
 8009bd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	683a      	ldr	r2, [r7, #0]
 8009bdc:	7812      	ldrb	r2, [r2, #0]
 8009bde:	0151      	lsls	r1, r2, #5
 8009be0:	693a      	ldr	r2, [r7, #16]
 8009be2:	440a      	add	r2, r1
 8009be4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009be8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009bec:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	781b      	ldrb	r3, [r3, #0]
 8009bf2:	015a      	lsls	r2, r3, #5
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	4413      	add	r3, r2
 8009bf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	683a      	ldr	r2, [r7, #0]
 8009c00:	7812      	ldrb	r2, [r2, #0]
 8009c02:	0151      	lsls	r1, r2, #5
 8009c04:	693a      	ldr	r2, [r7, #16]
 8009c06:	440a      	add	r2, r1
 8009c08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009c0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009c10:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	3301      	adds	r3, #1
 8009c16:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d902      	bls.n	8009c28 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009c22:	2301      	movs	r3, #1
 8009c24:	75fb      	strb	r3, [r7, #23]
          break;
 8009c26:	e00c      	b.n	8009c42 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	781b      	ldrb	r3, [r3, #0]
 8009c2c:	015a      	lsls	r2, r3, #5
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	4413      	add	r3, r2
 8009c32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009c3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009c40:	d0e7      	beq.n	8009c12 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009c42:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	371c      	adds	r7, #28
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bc80      	pop	{r7}
 8009c4c:	4770      	bx	lr

08009c4e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009c4e:	b480      	push	{r7}
 8009c50:	b089      	sub	sp, #36	@ 0x24
 8009c52:	af00      	add	r7, sp, #0
 8009c54:	60f8      	str	r0, [r7, #12]
 8009c56:	60b9      	str	r1, [r7, #8]
 8009c58:	4611      	mov	r1, r2
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	460b      	mov	r3, r1
 8009c5e:	71fb      	strb	r3, [r7, #7]
 8009c60:	4613      	mov	r3, r2
 8009c62:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009c6c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d123      	bne.n	8009cbc <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009c74:	88bb      	ldrh	r3, [r7, #4]
 8009c76:	3303      	adds	r3, #3
 8009c78:	089b      	lsrs	r3, r3, #2
 8009c7a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	61bb      	str	r3, [r7, #24]
 8009c80:	e018      	b.n	8009cb4 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009c82:	79fb      	ldrb	r3, [r7, #7]
 8009c84:	031a      	lsls	r2, r3, #12
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	4413      	add	r3, r2
 8009c8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c8e:	461a      	mov	r2, r3
 8009c90:	69fb      	ldr	r3, [r7, #28]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009c96:	69fb      	ldr	r3, [r7, #28]
 8009c98:	3301      	adds	r3, #1
 8009c9a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009c9c:	69fb      	ldr	r3, [r7, #28]
 8009c9e:	3301      	adds	r3, #1
 8009ca0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009ca2:	69fb      	ldr	r3, [r7, #28]
 8009ca4:	3301      	adds	r3, #1
 8009ca6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009ca8:	69fb      	ldr	r3, [r7, #28]
 8009caa:	3301      	adds	r3, #1
 8009cac:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009cae:	69bb      	ldr	r3, [r7, #24]
 8009cb0:	3301      	adds	r3, #1
 8009cb2:	61bb      	str	r3, [r7, #24]
 8009cb4:	69ba      	ldr	r2, [r7, #24]
 8009cb6:	693b      	ldr	r3, [r7, #16]
 8009cb8:	429a      	cmp	r2, r3
 8009cba:	d3e2      	bcc.n	8009c82 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009cbc:	2300      	movs	r3, #0
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3724      	adds	r7, #36	@ 0x24
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bc80      	pop	{r7}
 8009cc6:	4770      	bx	lr

08009cc8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b08b      	sub	sp, #44	@ 0x2c
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009cde:	88fb      	ldrh	r3, [r7, #6]
 8009ce0:	089b      	lsrs	r3, r3, #2
 8009ce2:	b29b      	uxth	r3, r3
 8009ce4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009ce6:	88fb      	ldrh	r3, [r7, #6]
 8009ce8:	f003 0303 	and.w	r3, r3, #3
 8009cec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009cee:	2300      	movs	r3, #0
 8009cf0:	623b      	str	r3, [r7, #32]
 8009cf2:	e014      	b.n	8009d1e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009cf4:	69bb      	ldr	r3, [r7, #24]
 8009cf6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cfe:	601a      	str	r2, [r3, #0]
    pDest++;
 8009d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d02:	3301      	adds	r3, #1
 8009d04:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d08:	3301      	adds	r3, #1
 8009d0a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d0e:	3301      	adds	r3, #1
 8009d10:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d14:	3301      	adds	r3, #1
 8009d16:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009d18:	6a3b      	ldr	r3, [r7, #32]
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	623b      	str	r3, [r7, #32]
 8009d1e:	6a3a      	ldr	r2, [r7, #32]
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	429a      	cmp	r2, r3
 8009d24:	d3e6      	bcc.n	8009cf4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009d26:	8bfb      	ldrh	r3, [r7, #30]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d01e      	beq.n	8009d6a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009d30:	69bb      	ldr	r3, [r7, #24]
 8009d32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009d36:	461a      	mov	r2, r3
 8009d38:	f107 0310 	add.w	r3, r7, #16
 8009d3c:	6812      	ldr	r2, [r2, #0]
 8009d3e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009d40:	693a      	ldr	r2, [r7, #16]
 8009d42:	6a3b      	ldr	r3, [r7, #32]
 8009d44:	b2db      	uxtb	r3, r3
 8009d46:	00db      	lsls	r3, r3, #3
 8009d48:	fa22 f303 	lsr.w	r3, r2, r3
 8009d4c:	b2da      	uxtb	r2, r3
 8009d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d50:	701a      	strb	r2, [r3, #0]
      i++;
 8009d52:	6a3b      	ldr	r3, [r7, #32]
 8009d54:	3301      	adds	r3, #1
 8009d56:	623b      	str	r3, [r7, #32]
      pDest++;
 8009d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d5a:	3301      	adds	r3, #1
 8009d5c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009d5e:	8bfb      	ldrh	r3, [r7, #30]
 8009d60:	3b01      	subs	r3, #1
 8009d62:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009d64:	8bfb      	ldrh	r3, [r7, #30]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d1ea      	bne.n	8009d40 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	372c      	adds	r7, #44	@ 0x2c
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bc80      	pop	{r7}
 8009d74:	4770      	bx	lr

08009d76 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009d76:	b480      	push	{r7}
 8009d78:	b085      	sub	sp, #20
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
 8009d7e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	781b      	ldrb	r3, [r3, #0]
 8009d88:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	785b      	ldrb	r3, [r3, #1]
 8009d8e:	2b01      	cmp	r3, #1
 8009d90:	d12c      	bne.n	8009dec <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	015a      	lsls	r2, r3, #5
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	4413      	add	r3, r2
 8009d9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	db12      	blt.n	8009dca <USB_EPSetStall+0x54>
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d00f      	beq.n	8009dca <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009daa:	68bb      	ldr	r3, [r7, #8]
 8009dac:	015a      	lsls	r2, r3, #5
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	4413      	add	r3, r2
 8009db2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	68ba      	ldr	r2, [r7, #8]
 8009dba:	0151      	lsls	r1, r2, #5
 8009dbc:	68fa      	ldr	r2, [r7, #12]
 8009dbe:	440a      	add	r2, r1
 8009dc0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009dc4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009dc8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	015a      	lsls	r2, r3, #5
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	4413      	add	r3, r2
 8009dd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	68ba      	ldr	r2, [r7, #8]
 8009dda:	0151      	lsls	r1, r2, #5
 8009ddc:	68fa      	ldr	r2, [r7, #12]
 8009dde:	440a      	add	r2, r1
 8009de0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009de4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009de8:	6013      	str	r3, [r2, #0]
 8009dea:	e02b      	b.n	8009e44 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	015a      	lsls	r2, r3, #5
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	4413      	add	r3, r2
 8009df4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	db12      	blt.n	8009e24 <USB_EPSetStall+0xae>
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d00f      	beq.n	8009e24 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	015a      	lsls	r2, r3, #5
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	4413      	add	r3, r2
 8009e0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	68ba      	ldr	r2, [r7, #8]
 8009e14:	0151      	lsls	r1, r2, #5
 8009e16:	68fa      	ldr	r2, [r7, #12]
 8009e18:	440a      	add	r2, r1
 8009e1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e1e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009e22:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	015a      	lsls	r2, r3, #5
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	4413      	add	r3, r2
 8009e2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	68ba      	ldr	r2, [r7, #8]
 8009e34:	0151      	lsls	r1, r2, #5
 8009e36:	68fa      	ldr	r2, [r7, #12]
 8009e38:	440a      	add	r2, r1
 8009e3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e3e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009e42:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009e44:	2300      	movs	r3, #0
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3714      	adds	r7, #20
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bc80      	pop	{r7}
 8009e4e:	4770      	bx	lr

08009e50 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009e50:	b480      	push	{r7}
 8009e52:	b085      	sub	sp, #20
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
 8009e58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	781b      	ldrb	r3, [r3, #0]
 8009e62:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	785b      	ldrb	r3, [r3, #1]
 8009e68:	2b01      	cmp	r3, #1
 8009e6a:	d128      	bne.n	8009ebe <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	015a      	lsls	r2, r3, #5
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	4413      	add	r3, r2
 8009e74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	68ba      	ldr	r2, [r7, #8]
 8009e7c:	0151      	lsls	r1, r2, #5
 8009e7e:	68fa      	ldr	r2, [r7, #12]
 8009e80:	440a      	add	r2, r1
 8009e82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e86:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009e8a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	791b      	ldrb	r3, [r3, #4]
 8009e90:	2b03      	cmp	r3, #3
 8009e92:	d003      	beq.n	8009e9c <USB_EPClearStall+0x4c>
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	791b      	ldrb	r3, [r3, #4]
 8009e98:	2b02      	cmp	r3, #2
 8009e9a:	d138      	bne.n	8009f0e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	015a      	lsls	r2, r3, #5
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	4413      	add	r3, r2
 8009ea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	68ba      	ldr	r2, [r7, #8]
 8009eac:	0151      	lsls	r1, r2, #5
 8009eae:	68fa      	ldr	r2, [r7, #12]
 8009eb0:	440a      	add	r2, r1
 8009eb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009eb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009eba:	6013      	str	r3, [r2, #0]
 8009ebc:	e027      	b.n	8009f0e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	015a      	lsls	r2, r3, #5
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	4413      	add	r3, r2
 8009ec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	68ba      	ldr	r2, [r7, #8]
 8009ece:	0151      	lsls	r1, r2, #5
 8009ed0:	68fa      	ldr	r2, [r7, #12]
 8009ed2:	440a      	add	r2, r1
 8009ed4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ed8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009edc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	791b      	ldrb	r3, [r3, #4]
 8009ee2:	2b03      	cmp	r3, #3
 8009ee4:	d003      	beq.n	8009eee <USB_EPClearStall+0x9e>
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	791b      	ldrb	r3, [r3, #4]
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	d10f      	bne.n	8009f0e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	015a      	lsls	r2, r3, #5
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	4413      	add	r3, r2
 8009ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	68ba      	ldr	r2, [r7, #8]
 8009efe:	0151      	lsls	r1, r2, #5
 8009f00:	68fa      	ldr	r2, [r7, #12]
 8009f02:	440a      	add	r2, r1
 8009f04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f0c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009f0e:	2300      	movs	r3, #0
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3714      	adds	r7, #20
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bc80      	pop	{r7}
 8009f18:	4770      	bx	lr

08009f1a <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009f1a:	b480      	push	{r7}
 8009f1c:	b085      	sub	sp, #20
 8009f1e:	af00      	add	r7, sp, #0
 8009f20:	6078      	str	r0, [r7, #4]
 8009f22:	460b      	mov	r3, r1
 8009f24:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	68fa      	ldr	r2, [r7, #12]
 8009f34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f38:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009f3c:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f44:	681a      	ldr	r2, [r3, #0]
 8009f46:	78fb      	ldrb	r3, [r7, #3]
 8009f48:	011b      	lsls	r3, r3, #4
 8009f4a:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009f4e:	68f9      	ldr	r1, [r7, #12]
 8009f50:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009f54:	4313      	orrs	r3, r2
 8009f56:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009f58:	2300      	movs	r3, #0
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3714      	adds	r7, #20
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bc80      	pop	{r7}
 8009f62:	4770      	bx	lr

08009f64 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b085      	sub	sp, #20
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	68fa      	ldr	r2, [r7, #12]
 8009f7a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009f7e:	f023 0303 	bic.w	r3, r3, #3
 8009f82:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f8a:	685b      	ldr	r3, [r3, #4]
 8009f8c:	68fa      	ldr	r2, [r7, #12]
 8009f8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f92:	f023 0302 	bic.w	r3, r3, #2
 8009f96:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009f98:	2300      	movs	r3, #0
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3714      	adds	r7, #20
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bc80      	pop	{r7}
 8009fa2:	4770      	bx	lr

08009fa4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009fa4:	b480      	push	{r7}
 8009fa6:	b085      	sub	sp, #20
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	68fa      	ldr	r2, [r7, #12]
 8009fba:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009fbe:	f023 0303 	bic.w	r3, r3, #3
 8009fc2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	68fa      	ldr	r2, [r7, #12]
 8009fce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009fd2:	f043 0302 	orr.w	r3, r3, #2
 8009fd6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009fd8:	2300      	movs	r3, #0
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3714      	adds	r7, #20
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bc80      	pop	{r7}
 8009fe2:	4770      	bx	lr

08009fe4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b085      	sub	sp, #20
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	695b      	ldr	r3, [r3, #20]
 8009ff0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	699b      	ldr	r3, [r3, #24]
 8009ff6:	68fa      	ldr	r2, [r7, #12]
 8009ff8:	4013      	ands	r3, r2
 8009ffa:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3714      	adds	r7, #20
 800a002:	46bd      	mov	sp, r7
 800a004:	bc80      	pop	{r7}
 800a006:	4770      	bx	lr

0800a008 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a008:	b480      	push	{r7}
 800a00a:	b085      	sub	sp, #20
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a01a:	699b      	ldr	r3, [r3, #24]
 800a01c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a024:	69db      	ldr	r3, [r3, #28]
 800a026:	68ba      	ldr	r2, [r7, #8]
 800a028:	4013      	ands	r3, r2
 800a02a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	0c1b      	lsrs	r3, r3, #16
}
 800a030:	4618      	mov	r0, r3
 800a032:	3714      	adds	r7, #20
 800a034:	46bd      	mov	sp, r7
 800a036:	bc80      	pop	{r7}
 800a038:	4770      	bx	lr

0800a03a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a03a:	b480      	push	{r7}
 800a03c:	b085      	sub	sp, #20
 800a03e:	af00      	add	r7, sp, #0
 800a040:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a04c:	699b      	ldr	r3, [r3, #24]
 800a04e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a056:	69db      	ldr	r3, [r3, #28]
 800a058:	68ba      	ldr	r2, [r7, #8]
 800a05a:	4013      	ands	r3, r2
 800a05c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	b29b      	uxth	r3, r3
}
 800a062:	4618      	mov	r0, r3
 800a064:	3714      	adds	r7, #20
 800a066:	46bd      	mov	sp, r7
 800a068:	bc80      	pop	{r7}
 800a06a:	4770      	bx	lr

0800a06c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b085      	sub	sp, #20
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
 800a074:	460b      	mov	r3, r1
 800a076:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a07c:	78fb      	ldrb	r3, [r7, #3]
 800a07e:	015a      	lsls	r2, r3, #5
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	4413      	add	r3, r2
 800a084:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a088:	689b      	ldr	r3, [r3, #8]
 800a08a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a092:	695b      	ldr	r3, [r3, #20]
 800a094:	68ba      	ldr	r2, [r7, #8]
 800a096:	4013      	ands	r3, r2
 800a098:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a09a:	68bb      	ldr	r3, [r7, #8]
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3714      	adds	r7, #20
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bc80      	pop	{r7}
 800a0a4:	4770      	bx	lr

0800a0a6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a0a6:	b480      	push	{r7}
 800a0a8:	b087      	sub	sp, #28
 800a0aa:	af00      	add	r7, sp, #0
 800a0ac:	6078      	str	r0, [r7, #4]
 800a0ae:	460b      	mov	r3, r1
 800a0b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0bc:	691b      	ldr	r3, [r3, #16]
 800a0be:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0c8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a0ca:	78fb      	ldrb	r3, [r7, #3]
 800a0cc:	f003 030f 	and.w	r3, r3, #15
 800a0d0:	68fa      	ldr	r2, [r7, #12]
 800a0d2:	fa22 f303 	lsr.w	r3, r2, r3
 800a0d6:	01db      	lsls	r3, r3, #7
 800a0d8:	b2db      	uxtb	r3, r3
 800a0da:	693a      	ldr	r2, [r7, #16]
 800a0dc:	4313      	orrs	r3, r2
 800a0de:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a0e0:	78fb      	ldrb	r3, [r7, #3]
 800a0e2:	015a      	lsls	r2, r3, #5
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	4413      	add	r3, r2
 800a0e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0ec:	689b      	ldr	r3, [r3, #8]
 800a0ee:	693a      	ldr	r2, [r7, #16]
 800a0f0:	4013      	ands	r3, r2
 800a0f2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a0f4:	68bb      	ldr	r3, [r7, #8]
}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	371c      	adds	r7, #28
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bc80      	pop	{r7}
 800a0fe:	4770      	bx	lr

0800a100 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a100:	b480      	push	{r7}
 800a102:	b083      	sub	sp, #12
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	695b      	ldr	r3, [r3, #20]
 800a10c:	f003 0301 	and.w	r3, r3, #1
}
 800a110:	4618      	mov	r0, r3
 800a112:	370c      	adds	r7, #12
 800a114:	46bd      	mov	sp, r7
 800a116:	bc80      	pop	{r7}
 800a118:	4770      	bx	lr

0800a11a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a11a:	b480      	push	{r7}
 800a11c:	b085      	sub	sp, #20
 800a11e:	af00      	add	r7, sp, #0
 800a120:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	68fa      	ldr	r2, [r7, #12]
 800a130:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a134:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a138:	f023 0307 	bic.w	r3, r3, #7
 800a13c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a144:	685b      	ldr	r3, [r3, #4]
 800a146:	68fa      	ldr	r2, [r7, #12]
 800a148:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a14c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a150:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a152:	2300      	movs	r3, #0
}
 800a154:	4618      	mov	r0, r3
 800a156:	3714      	adds	r7, #20
 800a158:	46bd      	mov	sp, r7
 800a15a:	bc80      	pop	{r7}
 800a15c:	4770      	bx	lr
	...

0800a160 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a160:	b480      	push	{r7}
 800a162:	b087      	sub	sp, #28
 800a164:	af00      	add	r7, sp, #0
 800a166:	60f8      	str	r0, [r7, #12]
 800a168:	460b      	mov	r3, r1
 800a16a:	607a      	str	r2, [r7, #4]
 800a16c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	333c      	adds	r3, #60	@ 0x3c
 800a176:	3304      	adds	r3, #4
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	4a25      	ldr	r2, [pc, #148]	@ (800a214 <USB_EP0_OutStart+0xb4>)
 800a180:	4293      	cmp	r3, r2
 800a182:	d90a      	bls.n	800a19a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a190:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a194:	d101      	bne.n	800a19a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a196:	2300      	movs	r3, #0
 800a198:	e037      	b.n	800a20a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a1a6:	697b      	ldr	r3, [r7, #20]
 800a1a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1ac:	691b      	ldr	r3, [r3, #16]
 800a1ae:	697a      	ldr	r2, [r7, #20]
 800a1b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a1b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1c0:	691b      	ldr	r3, [r3, #16]
 800a1c2:	697a      	ldr	r2, [r7, #20]
 800a1c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1c8:	f043 0318 	orr.w	r3, r3, #24
 800a1cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1d4:	691b      	ldr	r3, [r3, #16]
 800a1d6:	697a      	ldr	r2, [r7, #20]
 800a1d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1dc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a1e0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a1e2:	7afb      	ldrb	r3, [r7, #11]
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	d10f      	bne.n	800a208 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a1f4:	697b      	ldr	r3, [r7, #20]
 800a1f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	697a      	ldr	r2, [r7, #20]
 800a1fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a202:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a206:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a208:	2300      	movs	r3, #0
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	371c      	adds	r7, #28
 800a20e:	46bd      	mov	sp, r7
 800a210:	bc80      	pop	{r7}
 800a212:	4770      	bx	lr
 800a214:	4f54300a 	.word	0x4f54300a

0800a218 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a218:	b480      	push	{r7}
 800a21a:	b085      	sub	sp, #20
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a220:	2300      	movs	r3, #0
 800a222:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	3301      	adds	r3, #1
 800a228:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	4a12      	ldr	r2, [pc, #72]	@ (800a278 <USB_CoreReset+0x60>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d901      	bls.n	800a236 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a232:	2303      	movs	r3, #3
 800a234:	e01b      	b.n	800a26e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	691b      	ldr	r3, [r3, #16]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	daf2      	bge.n	800a224 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a23e:	2300      	movs	r3, #0
 800a240:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	691b      	ldr	r3, [r3, #16]
 800a246:	f043 0201 	orr.w	r2, r3, #1
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	3301      	adds	r3, #1
 800a252:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	4a08      	ldr	r2, [pc, #32]	@ (800a278 <USB_CoreReset+0x60>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d901      	bls.n	800a260 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a25c:	2303      	movs	r3, #3
 800a25e:	e006      	b.n	800a26e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	691b      	ldr	r3, [r3, #16]
 800a264:	f003 0301 	and.w	r3, r3, #1
 800a268:	2b01      	cmp	r3, #1
 800a26a:	d0f0      	beq.n	800a24e <USB_CoreReset+0x36>

  return HAL_OK;
 800a26c:	2300      	movs	r3, #0
}
 800a26e:	4618      	mov	r0, r3
 800a270:	3714      	adds	r7, #20
 800a272:	46bd      	mov	sp, r7
 800a274:	bc80      	pop	{r7}
 800a276:	4770      	bx	lr
 800a278:	00030d40 	.word	0x00030d40

0800a27c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b084      	sub	sp, #16
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
 800a284:	460b      	mov	r3, r1
 800a286:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a288:	2300      	movs	r3, #0
 800a28a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	7c1b      	ldrb	r3, [r3, #16]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d115      	bne.n	800a2c0 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a294:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a298:	2202      	movs	r2, #2
 800a29a:	2181      	movs	r1, #129	@ 0x81
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f001 ff3c 	bl	800c11a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2201      	movs	r2, #1
 800a2a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a2a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a2ac:	2202      	movs	r2, #2
 800a2ae:	2101      	movs	r1, #1
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f001 ff32 	bl	800c11a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 800a2be:	e012      	b.n	800a2e6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a2c0:	2340      	movs	r3, #64	@ 0x40
 800a2c2:	2202      	movs	r2, #2
 800a2c4:	2181      	movs	r1, #129	@ 0x81
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f001 ff27 	bl	800c11a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a2d2:	2340      	movs	r3, #64	@ 0x40
 800a2d4:	2202      	movs	r2, #2
 800a2d6:	2101      	movs	r1, #1
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f001 ff1e 	bl	800c11a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2201      	movs	r2, #1
 800a2e2:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a2e6:	2308      	movs	r3, #8
 800a2e8:	2203      	movs	r2, #3
 800a2ea:	2182      	movs	r1, #130	@ 0x82
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	f001 ff14 	bl	800c11a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2201      	movs	r2, #1
 800a2f6:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a2f8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a2fc:	f002 f860 	bl	800c3c0 <malloc>
 800a300:	4603      	mov	r3, r0
 800a302:	461a      	mov	r2, r3
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a310:	2b00      	cmp	r3, #0
 800a312:	d102      	bne.n	800a31a <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 800a314:	2301      	movs	r3, #1
 800a316:	73fb      	strb	r3, [r7, #15]
 800a318:	e026      	b.n	800a368 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a320:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800a32c:	68bb      	ldr	r3, [r7, #8]
 800a32e:	2200      	movs	r2, #0
 800a330:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	2200      	movs	r2, #0
 800a338:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	7c1b      	ldrb	r3, [r3, #16]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d109      	bne.n	800a358 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a34a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a34e:	2101      	movs	r1, #1
 800a350:	6878      	ldr	r0, [r7, #4]
 800a352:	f001 ffd2 	bl	800c2fa <USBD_LL_PrepareReceive>
 800a356:	e007      	b.n	800a368 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a35e:	2340      	movs	r3, #64	@ 0x40
 800a360:	2101      	movs	r1, #1
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f001 ffc9 	bl	800c2fa <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800a368:	7bfb      	ldrb	r3, [r7, #15]
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3710      	adds	r7, #16
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}

0800a372 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a372:	b580      	push	{r7, lr}
 800a374:	b084      	sub	sp, #16
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
 800a37a:	460b      	mov	r3, r1
 800a37c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a37e:	2300      	movs	r3, #0
 800a380:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a382:	2181      	movs	r1, #129	@ 0x81
 800a384:	6878      	ldr	r0, [r7, #4]
 800a386:	f001 feee 	bl	800c166 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2200      	movs	r2, #0
 800a38e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a390:	2101      	movs	r1, #1
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f001 fee7 	bl	800c166 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2200      	movs	r2, #0
 800a39c:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a3a0:	2182      	movs	r1, #130	@ 0x82
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f001 fedf 	bl	800c166 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d00e      	beq.n	800a3d6 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	f002 f801 	bl	800c3d0 <free>
    pdev->pClassData = NULL;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 800a3d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3710      	adds	r7, #16
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b086      	sub	sp, #24
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
 800a3e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3f0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	781b      	ldrb	r3, [r3, #0]
 800a402:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a406:	2b00      	cmp	r3, #0
 800a408:	d039      	beq.n	800a47e <USBD_CDC_Setup+0x9e>
 800a40a:	2b20      	cmp	r3, #32
 800a40c:	d17f      	bne.n	800a50e <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	88db      	ldrh	r3, [r3, #6]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d029      	beq.n	800a46a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	781b      	ldrb	r3, [r3, #0]
 800a41a:	b25b      	sxtb	r3, r3
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	da11      	bge.n	800a444 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a426:	689b      	ldr	r3, [r3, #8]
 800a428:	683a      	ldr	r2, [r7, #0]
 800a42a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800a42c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a42e:	683a      	ldr	r2, [r7, #0]
 800a430:	88d2      	ldrh	r2, [r2, #6]
 800a432:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a434:	6939      	ldr	r1, [r7, #16]
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	88db      	ldrh	r3, [r3, #6]
 800a43a:	461a      	mov	r2, r3
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f001 fa3d 	bl	800b8bc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800a442:	e06b      	b.n	800a51c <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	785a      	ldrb	r2, [r3, #1]
 800a448:	693b      	ldr	r3, [r7, #16]
 800a44a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	88db      	ldrh	r3, [r3, #6]
 800a452:	b2da      	uxtb	r2, r3
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a45a:	6939      	ldr	r1, [r7, #16]
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	88db      	ldrh	r3, [r3, #6]
 800a460:	461a      	mov	r2, r3
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	f001 fa58 	bl	800b918 <USBD_CtlPrepareRx>
      break;
 800a468:	e058      	b.n	800a51c <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a470:	689b      	ldr	r3, [r3, #8]
 800a472:	683a      	ldr	r2, [r7, #0]
 800a474:	7850      	ldrb	r0, [r2, #1]
 800a476:	2200      	movs	r2, #0
 800a478:	6839      	ldr	r1, [r7, #0]
 800a47a:	4798      	blx	r3
      break;
 800a47c:	e04e      	b.n	800a51c <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	785b      	ldrb	r3, [r3, #1]
 800a482:	2b0b      	cmp	r3, #11
 800a484:	d02e      	beq.n	800a4e4 <USBD_CDC_Setup+0x104>
 800a486:	2b0b      	cmp	r3, #11
 800a488:	dc38      	bgt.n	800a4fc <USBD_CDC_Setup+0x11c>
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d002      	beq.n	800a494 <USBD_CDC_Setup+0xb4>
 800a48e:	2b0a      	cmp	r3, #10
 800a490:	d014      	beq.n	800a4bc <USBD_CDC_Setup+0xdc>
 800a492:	e033      	b.n	800a4fc <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a49a:	2b03      	cmp	r3, #3
 800a49c:	d107      	bne.n	800a4ae <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a49e:	f107 030c 	add.w	r3, r7, #12
 800a4a2:	2202      	movs	r2, #2
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f001 fa08 	bl	800b8bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a4ac:	e02e      	b.n	800a50c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a4ae:	6839      	ldr	r1, [r7, #0]
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f001 f999 	bl	800b7e8 <USBD_CtlError>
            ret = USBD_FAIL;
 800a4b6:	2302      	movs	r3, #2
 800a4b8:	75fb      	strb	r3, [r7, #23]
          break;
 800a4ba:	e027      	b.n	800a50c <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4c2:	2b03      	cmp	r3, #3
 800a4c4:	d107      	bne.n	800a4d6 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800a4c6:	f107 030f 	add.w	r3, r7, #15
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	4619      	mov	r1, r3
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f001 f9f4 	bl	800b8bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a4d4:	e01a      	b.n	800a50c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a4d6:	6839      	ldr	r1, [r7, #0]
 800a4d8:	6878      	ldr	r0, [r7, #4]
 800a4da:	f001 f985 	bl	800b7e8 <USBD_CtlError>
            ret = USBD_FAIL;
 800a4de:	2302      	movs	r3, #2
 800a4e0:	75fb      	strb	r3, [r7, #23]
          break;
 800a4e2:	e013      	b.n	800a50c <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4ea:	2b03      	cmp	r3, #3
 800a4ec:	d00d      	beq.n	800a50a <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800a4ee:	6839      	ldr	r1, [r7, #0]
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f001 f979 	bl	800b7e8 <USBD_CtlError>
            ret = USBD_FAIL;
 800a4f6:	2302      	movs	r3, #2
 800a4f8:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a4fa:	e006      	b.n	800a50a <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800a4fc:	6839      	ldr	r1, [r7, #0]
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f001 f972 	bl	800b7e8 <USBD_CtlError>
          ret = USBD_FAIL;
 800a504:	2302      	movs	r3, #2
 800a506:	75fb      	strb	r3, [r7, #23]
          break;
 800a508:	e000      	b.n	800a50c <USBD_CDC_Setup+0x12c>
          break;
 800a50a:	bf00      	nop
      }
      break;
 800a50c:	e006      	b.n	800a51c <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a50e:	6839      	ldr	r1, [r7, #0]
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f001 f969 	bl	800b7e8 <USBD_CtlError>
      ret = USBD_FAIL;
 800a516:	2302      	movs	r3, #2
 800a518:	75fb      	strb	r3, [r7, #23]
      break;
 800a51a:	bf00      	nop
  }

  return ret;
 800a51c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a51e:	4618      	mov	r0, r3
 800a520:	3718      	adds	r7, #24
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}

0800a526 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a526:	b580      	push	{r7, lr}
 800a528:	b084      	sub	sp, #16
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	6078      	str	r0, [r7, #4]
 800a52e:	460b      	mov	r3, r1
 800a530:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a538:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a540:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d03a      	beq.n	800a5c2 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a54c:	78fa      	ldrb	r2, [r7, #3]
 800a54e:	6879      	ldr	r1, [r7, #4]
 800a550:	4613      	mov	r3, r2
 800a552:	009b      	lsls	r3, r3, #2
 800a554:	4413      	add	r3, r2
 800a556:	009b      	lsls	r3, r3, #2
 800a558:	440b      	add	r3, r1
 800a55a:	331c      	adds	r3, #28
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d029      	beq.n	800a5b6 <USBD_CDC_DataIn+0x90>
 800a562:	78fa      	ldrb	r2, [r7, #3]
 800a564:	6879      	ldr	r1, [r7, #4]
 800a566:	4613      	mov	r3, r2
 800a568:	009b      	lsls	r3, r3, #2
 800a56a:	4413      	add	r3, r2
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	440b      	add	r3, r1
 800a570:	331c      	adds	r3, #28
 800a572:	681a      	ldr	r2, [r3, #0]
 800a574:	78f9      	ldrb	r1, [r7, #3]
 800a576:	68b8      	ldr	r0, [r7, #8]
 800a578:	460b      	mov	r3, r1
 800a57a:	00db      	lsls	r3, r3, #3
 800a57c:	440b      	add	r3, r1
 800a57e:	009b      	lsls	r3, r3, #2
 800a580:	4403      	add	r3, r0
 800a582:	3344      	adds	r3, #68	@ 0x44
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	fbb2 f1f3 	udiv	r1, r2, r3
 800a58a:	fb01 f303 	mul.w	r3, r1, r3
 800a58e:	1ad3      	subs	r3, r2, r3
 800a590:	2b00      	cmp	r3, #0
 800a592:	d110      	bne.n	800a5b6 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a594:	78fa      	ldrb	r2, [r7, #3]
 800a596:	6879      	ldr	r1, [r7, #4]
 800a598:	4613      	mov	r3, r2
 800a59a:	009b      	lsls	r3, r3, #2
 800a59c:	4413      	add	r3, r2
 800a59e:	009b      	lsls	r3, r3, #2
 800a5a0:	440b      	add	r3, r1
 800a5a2:	331c      	adds	r3, #28
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a5a8:	78f9      	ldrb	r1, [r7, #3]
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f001 fe80 	bl	800c2b4 <USBD_LL_Transmit>
 800a5b4:	e003      	b.n	800a5be <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 800a5be:	2300      	movs	r3, #0
 800a5c0:	e000      	b.n	800a5c4 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a5c2:	2302      	movs	r3, #2
  }
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3710      	adds	r7, #16
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b084      	sub	sp, #16
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	460b      	mov	r3, r1
 800a5d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5de:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a5e0:	78fb      	ldrb	r3, [r7, #3]
 800a5e2:	4619      	mov	r1, r3
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f001 feab 	bl	800c340 <USBD_LL_GetRxDataSize>
 800a5ea:	4602      	mov	r2, r0
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d00d      	beq.n	800a618 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a602:	68db      	ldr	r3, [r3, #12]
 800a604:	68fa      	ldr	r2, [r7, #12]
 800a606:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a60a:	68fa      	ldr	r2, [r7, #12]
 800a60c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a610:	4611      	mov	r1, r2
 800a612:	4798      	blx	r3

    return USBD_OK;
 800a614:	2300      	movs	r3, #0
 800a616:	e000      	b.n	800a61a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a618:	2302      	movs	r3, #2
  }
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3710      	adds	r7, #16
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}

0800a622 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a622:	b580      	push	{r7, lr}
 800a624:	b084      	sub	sp, #16
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a630:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d014      	beq.n	800a666 <USBD_CDC_EP0_RxReady+0x44>
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a642:	2bff      	cmp	r3, #255	@ 0xff
 800a644:	d00f      	beq.n	800a666 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a64c:	689b      	ldr	r3, [r3, #8]
 800a64e:	68fa      	ldr	r2, [r7, #12]
 800a650:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a654:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a656:	68fa      	ldr	r2, [r7, #12]
 800a658:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a65c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	22ff      	movs	r2, #255	@ 0xff
 800a662:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 800a666:	2300      	movs	r3, #0
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3710      	adds	r7, #16
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}

0800a670 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a670:	b480      	push	{r7}
 800a672:	b083      	sub	sp, #12
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2243      	movs	r2, #67	@ 0x43
 800a67c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a67e:	4b03      	ldr	r3, [pc, #12]	@ (800a68c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a680:	4618      	mov	r0, r3
 800a682:	370c      	adds	r7, #12
 800a684:	46bd      	mov	sp, r7
 800a686:	bc80      	pop	{r7}
 800a688:	4770      	bx	lr
 800a68a:	bf00      	nop
 800a68c:	200000e0 	.word	0x200000e0

0800a690 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a690:	b480      	push	{r7}
 800a692:	b083      	sub	sp, #12
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2243      	movs	r2, #67	@ 0x43
 800a69c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a69e:	4b03      	ldr	r3, [pc, #12]	@ (800a6ac <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	370c      	adds	r7, #12
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bc80      	pop	{r7}
 800a6a8:	4770      	bx	lr
 800a6aa:	bf00      	nop
 800a6ac:	2000009c 	.word	0x2000009c

0800a6b0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b083      	sub	sp, #12
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2243      	movs	r2, #67	@ 0x43
 800a6bc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a6be:	4b03      	ldr	r3, [pc, #12]	@ (800a6cc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	370c      	adds	r7, #12
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bc80      	pop	{r7}
 800a6c8:	4770      	bx	lr
 800a6ca:	bf00      	nop
 800a6cc:	20000124 	.word	0x20000124

0800a6d0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a6d0:	b480      	push	{r7}
 800a6d2:	b083      	sub	sp, #12
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	220a      	movs	r2, #10
 800a6dc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a6de:	4b03      	ldr	r3, [pc, #12]	@ (800a6ec <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	370c      	adds	r7, #12
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bc80      	pop	{r7}
 800a6e8:	4770      	bx	lr
 800a6ea:	bf00      	nop
 800a6ec:	20000058 	.word	0x20000058

0800a6f0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b085      	sub	sp, #20
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
 800a6f8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a6fa:	2302      	movs	r3, #2
 800a6fc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d005      	beq.n	800a710 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	683a      	ldr	r2, [r7, #0]
 800a708:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 800a70c:	2300      	movs	r3, #0
 800a70e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a710:	7bfb      	ldrb	r3, [r7, #15]
}
 800a712:	4618      	mov	r0, r3
 800a714:	3714      	adds	r7, #20
 800a716:	46bd      	mov	sp, r7
 800a718:	bc80      	pop	{r7}
 800a71a:	4770      	bx	lr

0800a71c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a71c:	b480      	push	{r7}
 800a71e:	b087      	sub	sp, #28
 800a720:	af00      	add	r7, sp, #0
 800a722:	60f8      	str	r0, [r7, #12]
 800a724:	60b9      	str	r1, [r7, #8]
 800a726:	4613      	mov	r3, r2
 800a728:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a730:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	68ba      	ldr	r2, [r7, #8]
 800a736:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a73a:	88fa      	ldrh	r2, [r7, #6]
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 800a742:	2300      	movs	r3, #0
}
 800a744:	4618      	mov	r0, r3
 800a746:	371c      	adds	r7, #28
 800a748:	46bd      	mov	sp, r7
 800a74a:	bc80      	pop	{r7}
 800a74c:	4770      	bx	lr

0800a74e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a74e:	b480      	push	{r7}
 800a750:	b085      	sub	sp, #20
 800a752:	af00      	add	r7, sp, #0
 800a754:	6078      	str	r0, [r7, #4]
 800a756:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a75e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	683a      	ldr	r2, [r7, #0]
 800a764:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 800a768:	2300      	movs	r3, #0
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	3714      	adds	r7, #20
 800a76e:	46bd      	mov	sp, r7
 800a770:	bc80      	pop	{r7}
 800a772:	4770      	bx	lr

0800a774 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a782:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d01c      	beq.n	800a7c8 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a794:	2b00      	cmp	r3, #0
 800a796:	d115      	bne.n	800a7c4 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	2201      	movs	r2, #1
 800a79c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a7b6:	b29b      	uxth	r3, r3
 800a7b8:	2181      	movs	r1, #129	@ 0x81
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f001 fd7a 	bl	800c2b4 <USBD_LL_Transmit>

      return USBD_OK;
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	e002      	b.n	800a7ca <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	e000      	b.n	800a7ca <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800a7c8:	2302      	movs	r3, #2
  }
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	3710      	adds	r7, #16
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}

0800a7d2 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a7d2:	b580      	push	{r7, lr}
 800a7d4:	b084      	sub	sp, #16
 800a7d6:	af00      	add	r7, sp, #0
 800a7d8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a7e0:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d017      	beq.n	800a81c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	7c1b      	ldrb	r3, [r3, #16]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d109      	bne.n	800a808 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a7fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a7fe:	2101      	movs	r1, #1
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f001 fd7a 	bl	800c2fa <USBD_LL_PrepareReceive>
 800a806:	e007      	b.n	800a818 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a80e:	2340      	movs	r3, #64	@ 0x40
 800a810:	2101      	movs	r1, #1
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f001 fd71 	bl	800c2fa <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a818:	2300      	movs	r3, #0
 800a81a:	e000      	b.n	800a81e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a81c:	2302      	movs	r3, #2
  }
}
 800a81e:	4618      	mov	r0, r3
 800a820:	3710      	adds	r7, #16
 800a822:	46bd      	mov	sp, r7
 800a824:	bd80      	pop	{r7, pc}

0800a826 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a826:	b580      	push	{r7, lr}
 800a828:	b084      	sub	sp, #16
 800a82a:	af00      	add	r7, sp, #0
 800a82c:	60f8      	str	r0, [r7, #12]
 800a82e:	60b9      	str	r1, [r7, #8]
 800a830:	4613      	mov	r3, r2
 800a832:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d101      	bne.n	800a83e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a83a:	2302      	movs	r3, #2
 800a83c:	e01a      	b.n	800a874 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a844:	2b00      	cmp	r3, #0
 800a846:	d003      	beq.n	800a850 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	2200      	movs	r2, #0
 800a84c:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d003      	beq.n	800a85e <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	68ba      	ldr	r2, [r7, #8]
 800a85a:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	2201      	movs	r2, #1
 800a862:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	79fa      	ldrb	r2, [r7, #7]
 800a86a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a86c:	68f8      	ldr	r0, [r7, #12]
 800a86e:	f001 fbef 	bl	800c050 <USBD_LL_Init>

  return USBD_OK;
 800a872:	2300      	movs	r3, #0
}
 800a874:	4618      	mov	r0, r3
 800a876:	3710      	adds	r7, #16
 800a878:	46bd      	mov	sp, r7
 800a87a:	bd80      	pop	{r7, pc}

0800a87c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b085      	sub	sp, #20
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
 800a884:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a886:	2300      	movs	r3, #0
 800a888:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d006      	beq.n	800a89e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	683a      	ldr	r2, [r7, #0]
 800a894:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 800a898:	2300      	movs	r3, #0
 800a89a:	73fb      	strb	r3, [r7, #15]
 800a89c:	e001      	b.n	800a8a2 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a89e:	2302      	movs	r3, #2
 800a8a0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a8a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3714      	adds	r7, #20
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bc80      	pop	{r7}
 800a8ac:	4770      	bx	lr

0800a8ae <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a8ae:	b580      	push	{r7, lr}
 800a8b0:	b082      	sub	sp, #8
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f001 fc14 	bl	800c0e4 <USBD_LL_Start>

  return USBD_OK;
 800a8bc:	2300      	movs	r3, #0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3708      	adds	r7, #8
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}

0800a8c6 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a8c6:	b480      	push	{r7}
 800a8c8:	b083      	sub	sp, #12
 800a8ca:	af00      	add	r7, sp, #0
 800a8cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a8ce:	2300      	movs	r3, #0
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	370c      	adds	r7, #12
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bc80      	pop	{r7}
 800a8d8:	4770      	bx	lr

0800a8da <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a8da:	b580      	push	{r7, lr}
 800a8dc:	b084      	sub	sp, #16
 800a8de:	af00      	add	r7, sp, #0
 800a8e0:	6078      	str	r0, [r7, #4]
 800a8e2:	460b      	mov	r3, r1
 800a8e4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a8e6:	2302      	movs	r3, #2
 800a8e8:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d00c      	beq.n	800a90e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	78fa      	ldrb	r2, [r7, #3]
 800a8fe:	4611      	mov	r1, r2
 800a900:	6878      	ldr	r0, [r7, #4]
 800a902:	4798      	blx	r3
 800a904:	4603      	mov	r3, r0
 800a906:	2b00      	cmp	r3, #0
 800a908:	d101      	bne.n	800a90e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a90a:	2300      	movs	r3, #0
 800a90c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a90e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a910:	4618      	mov	r0, r3
 800a912:	3710      	adds	r7, #16
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}

0800a918 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b082      	sub	sp, #8
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
 800a920:	460b      	mov	r3, r1
 800a922:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	78fa      	ldrb	r2, [r7, #3]
 800a92e:	4611      	mov	r1, r2
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	4798      	blx	r3

  return USBD_OK;
 800a934:	2300      	movs	r3, #0
}
 800a936:	4618      	mov	r0, r3
 800a938:	3708      	adds	r7, #8
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}

0800a93e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a93e:	b580      	push	{r7, lr}
 800a940:	b082      	sub	sp, #8
 800a942:	af00      	add	r7, sp, #0
 800a944:	6078      	str	r0, [r7, #4]
 800a946:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a94e:	6839      	ldr	r1, [r7, #0]
 800a950:	4618      	mov	r0, r3
 800a952:	f000 ff10 	bl	800b776 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2201      	movs	r2, #1
 800a95a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a964:	461a      	mov	r2, r3
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800a972:	f003 031f 	and.w	r3, r3, #31
 800a976:	2b02      	cmp	r3, #2
 800a978:	d016      	beq.n	800a9a8 <USBD_LL_SetupStage+0x6a>
 800a97a:	2b02      	cmp	r3, #2
 800a97c:	d81c      	bhi.n	800a9b8 <USBD_LL_SetupStage+0x7a>
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d002      	beq.n	800a988 <USBD_LL_SetupStage+0x4a>
 800a982:	2b01      	cmp	r3, #1
 800a984:	d008      	beq.n	800a998 <USBD_LL_SetupStage+0x5a>
 800a986:	e017      	b.n	800a9b8 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a98e:	4619      	mov	r1, r3
 800a990:	6878      	ldr	r0, [r7, #4]
 800a992:	f000 fa03 	bl	800ad9c <USBD_StdDevReq>
      break;
 800a996:	e01a      	b.n	800a9ce <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a99e:	4619      	mov	r1, r3
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f000 fa65 	bl	800ae70 <USBD_StdItfReq>
      break;
 800a9a6:	e012      	b.n	800a9ce <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a9ae:	4619      	mov	r1, r3
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	f000 faa5 	bl	800af00 <USBD_StdEPReq>
      break;
 800a9b6:	e00a      	b.n	800a9ce <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800a9be:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	4619      	mov	r1, r3
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f001 fbec 	bl	800c1a4 <USBD_LL_StallEP>
      break;
 800a9cc:	bf00      	nop
  }

  return USBD_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3708      	adds	r7, #8
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}

0800a9d8 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b086      	sub	sp, #24
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	60f8      	str	r0, [r7, #12]
 800a9e0:	460b      	mov	r3, r1
 800a9e2:	607a      	str	r2, [r7, #4]
 800a9e4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a9e6:	7afb      	ldrb	r3, [r7, #11]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d14b      	bne.n	800aa84 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a9f2:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a9fa:	2b03      	cmp	r3, #3
 800a9fc:	d134      	bne.n	800aa68 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	68da      	ldr	r2, [r3, #12]
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	691b      	ldr	r3, [r3, #16]
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d919      	bls.n	800aa3e <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	68da      	ldr	r2, [r3, #12]
 800aa0e:	697b      	ldr	r3, [r7, #20]
 800aa10:	691b      	ldr	r3, [r3, #16]
 800aa12:	1ad2      	subs	r2, r2, r3
 800aa14:	697b      	ldr	r3, [r7, #20]
 800aa16:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aa18:	697b      	ldr	r3, [r7, #20]
 800aa1a:	68da      	ldr	r2, [r3, #12]
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d203      	bcs.n	800aa2c <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800aa28:	b29b      	uxth	r3, r3
 800aa2a:	e002      	b.n	800aa32 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aa2c:	697b      	ldr	r3, [r7, #20]
 800aa2e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800aa30:	b29b      	uxth	r3, r3
 800aa32:	461a      	mov	r2, r3
 800aa34:	6879      	ldr	r1, [r7, #4]
 800aa36:	68f8      	ldr	r0, [r7, #12]
 800aa38:	f000 ff8c 	bl	800b954 <USBD_CtlContinueRx>
 800aa3c:	e038      	b.n	800aab0 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa44:	691b      	ldr	r3, [r3, #16]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d00a      	beq.n	800aa60 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aa50:	2b03      	cmp	r3, #3
 800aa52:	d105      	bne.n	800aa60 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa5a:	691b      	ldr	r3, [r3, #16]
 800aa5c:	68f8      	ldr	r0, [r7, #12]
 800aa5e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800aa60:	68f8      	ldr	r0, [r7, #12]
 800aa62:	f000 ff89 	bl	800b978 <USBD_CtlSendStatus>
 800aa66:	e023      	b.n	800aab0 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aa6e:	2b05      	cmp	r3, #5
 800aa70:	d11e      	bne.n	800aab0 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	2200      	movs	r2, #0
 800aa76:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 800aa7a:	2100      	movs	r1, #0
 800aa7c:	68f8      	ldr	r0, [r7, #12]
 800aa7e:	f001 fb91 	bl	800c1a4 <USBD_LL_StallEP>
 800aa82:	e015      	b.n	800aab0 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa8a:	699b      	ldr	r3, [r3, #24]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d00d      	beq.n	800aaac <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800aa96:	2b03      	cmp	r3, #3
 800aa98:	d108      	bne.n	800aaac <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aaa0:	699b      	ldr	r3, [r3, #24]
 800aaa2:	7afa      	ldrb	r2, [r7, #11]
 800aaa4:	4611      	mov	r1, r2
 800aaa6:	68f8      	ldr	r0, [r7, #12]
 800aaa8:	4798      	blx	r3
 800aaaa:	e001      	b.n	800aab0 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800aaac:	2302      	movs	r3, #2
 800aaae:	e000      	b.n	800aab2 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800aab0:	2300      	movs	r3, #0
}
 800aab2:	4618      	mov	r0, r3
 800aab4:	3718      	adds	r7, #24
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bd80      	pop	{r7, pc}

0800aaba <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aaba:	b580      	push	{r7, lr}
 800aabc:	b086      	sub	sp, #24
 800aabe:	af00      	add	r7, sp, #0
 800aac0:	60f8      	str	r0, [r7, #12]
 800aac2:	460b      	mov	r3, r1
 800aac4:	607a      	str	r2, [r7, #4]
 800aac6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800aac8:	7afb      	ldrb	r3, [r7, #11]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d17f      	bne.n	800abce <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	3314      	adds	r3, #20
 800aad2:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aada:	2b02      	cmp	r3, #2
 800aadc:	d15c      	bne.n	800ab98 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	68da      	ldr	r2, [r3, #12]
 800aae2:	697b      	ldr	r3, [r7, #20]
 800aae4:	691b      	ldr	r3, [r3, #16]
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d915      	bls.n	800ab16 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800aaea:	697b      	ldr	r3, [r7, #20]
 800aaec:	68da      	ldr	r2, [r3, #12]
 800aaee:	697b      	ldr	r3, [r7, #20]
 800aaf0:	691b      	ldr	r3, [r3, #16]
 800aaf2:	1ad2      	subs	r2, r2, r3
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	68db      	ldr	r3, [r3, #12]
 800aafc:	b29b      	uxth	r3, r3
 800aafe:	461a      	mov	r2, r3
 800ab00:	6879      	ldr	r1, [r7, #4]
 800ab02:	68f8      	ldr	r0, [r7, #12]
 800ab04:	f000 fef6 	bl	800b8f4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab08:	2300      	movs	r3, #0
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	2100      	movs	r1, #0
 800ab0e:	68f8      	ldr	r0, [r7, #12]
 800ab10:	f001 fbf3 	bl	800c2fa <USBD_LL_PrepareReceive>
 800ab14:	e04e      	b.n	800abb4 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	689b      	ldr	r3, [r3, #8]
 800ab1a:	697a      	ldr	r2, [r7, #20]
 800ab1c:	6912      	ldr	r2, [r2, #16]
 800ab1e:	fbb3 f1f2 	udiv	r1, r3, r2
 800ab22:	fb01 f202 	mul.w	r2, r1, r2
 800ab26:	1a9b      	subs	r3, r3, r2
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d11c      	bne.n	800ab66 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800ab2c:	697b      	ldr	r3, [r7, #20]
 800ab2e:	689a      	ldr	r2, [r3, #8]
 800ab30:	697b      	ldr	r3, [r7, #20]
 800ab32:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ab34:	429a      	cmp	r2, r3
 800ab36:	d316      	bcc.n	800ab66 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	689a      	ldr	r2, [r3, #8]
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ab42:	429a      	cmp	r2, r3
 800ab44:	d20f      	bcs.n	800ab66 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ab46:	2200      	movs	r2, #0
 800ab48:	2100      	movs	r1, #0
 800ab4a:	68f8      	ldr	r0, [r7, #12]
 800ab4c:	f000 fed2 	bl	800b8f4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	2200      	movs	r2, #0
 800ab54:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab58:	2300      	movs	r3, #0
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	2100      	movs	r1, #0
 800ab5e:	68f8      	ldr	r0, [r7, #12]
 800ab60:	f001 fbcb 	bl	800c2fa <USBD_LL_PrepareReceive>
 800ab64:	e026      	b.n	800abb4 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab6c:	68db      	ldr	r3, [r3, #12]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d00a      	beq.n	800ab88 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ab78:	2b03      	cmp	r3, #3
 800ab7a:	d105      	bne.n	800ab88 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab82:	68db      	ldr	r3, [r3, #12]
 800ab84:	68f8      	ldr	r0, [r7, #12]
 800ab86:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800ab88:	2180      	movs	r1, #128	@ 0x80
 800ab8a:	68f8      	ldr	r0, [r7, #12]
 800ab8c:	f001 fb0a 	bl	800c1a4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800ab90:	68f8      	ldr	r0, [r7, #12]
 800ab92:	f000 ff04 	bl	800b99e <USBD_CtlReceiveStatus>
 800ab96:	e00d      	b.n	800abb4 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ab9e:	2b04      	cmp	r3, #4
 800aba0:	d004      	beq.n	800abac <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d103      	bne.n	800abb4 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800abac:	2180      	movs	r1, #128	@ 0x80
 800abae:	68f8      	ldr	r0, [r7, #12]
 800abb0:	f001 faf8 	bl	800c1a4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800abba:	2b01      	cmp	r3, #1
 800abbc:	d11d      	bne.n	800abfa <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800abbe:	68f8      	ldr	r0, [r7, #12]
 800abc0:	f7ff fe81 	bl	800a8c6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	2200      	movs	r2, #0
 800abc8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800abcc:	e015      	b.n	800abfa <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abd4:	695b      	ldr	r3, [r3, #20]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d00d      	beq.n	800abf6 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800abe0:	2b03      	cmp	r3, #3
 800abe2:	d108      	bne.n	800abf6 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abea:	695b      	ldr	r3, [r3, #20]
 800abec:	7afa      	ldrb	r2, [r7, #11]
 800abee:	4611      	mov	r1, r2
 800abf0:	68f8      	ldr	r0, [r7, #12]
 800abf2:	4798      	blx	r3
 800abf4:	e001      	b.n	800abfa <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800abf6:	2302      	movs	r3, #2
 800abf8:	e000      	b.n	800abfc <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800abfa:	2300      	movs	r3, #0
}
 800abfc:	4618      	mov	r0, r3
 800abfe:	3718      	adds	r7, #24
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bd80      	pop	{r7, pc}

0800ac04 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b082      	sub	sp, #8
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac0c:	2340      	movs	r3, #64	@ 0x40
 800ac0e:	2200      	movs	r2, #0
 800ac10:	2100      	movs	r1, #0
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f001 fa81 	bl	800c11a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2201      	movs	r2, #1
 800ac1c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2240      	movs	r2, #64	@ 0x40
 800ac24:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac28:	2340      	movs	r3, #64	@ 0x40
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	2180      	movs	r1, #128	@ 0x80
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f001 fa73 	bl	800c11a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2201      	movs	r2, #1
 800ac38:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	2240      	movs	r2, #64	@ 0x40
 800ac3e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2201      	movs	r2, #1
 800ac44:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2200      	movs	r2, #0
 800ac54:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d009      	beq.n	800ac7c <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	687a      	ldr	r2, [r7, #4]
 800ac72:	6852      	ldr	r2, [r2, #4]
 800ac74:	b2d2      	uxtb	r2, r2
 800ac76:	4611      	mov	r1, r2
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	4798      	blx	r3
  }

  return USBD_OK;
 800ac7c:	2300      	movs	r3, #0
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	3708      	adds	r7, #8
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}

0800ac86 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ac86:	b480      	push	{r7}
 800ac88:	b083      	sub	sp, #12
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	6078      	str	r0, [r7, #4]
 800ac8e:	460b      	mov	r3, r1
 800ac90:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	78fa      	ldrb	r2, [r7, #3]
 800ac96:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ac98:	2300      	movs	r3, #0
}
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	370c      	adds	r7, #12
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bc80      	pop	{r7}
 800aca2:	4770      	bx	lr

0800aca4 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800aca4:	b480      	push	{r7}
 800aca6:	b083      	sub	sp, #12
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2204      	movs	r2, #4
 800acbc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800acc0:	2300      	movs	r3, #0
}
 800acc2:	4618      	mov	r0, r3
 800acc4:	370c      	adds	r7, #12
 800acc6:	46bd      	mov	sp, r7
 800acc8:	bc80      	pop	{r7}
 800acca:	4770      	bx	lr

0800accc <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800accc:	b480      	push	{r7}
 800acce:	b083      	sub	sp, #12
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acda:	2b04      	cmp	r3, #4
 800acdc:	d105      	bne.n	800acea <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800acea:	2300      	movs	r3, #0
}
 800acec:	4618      	mov	r0, r3
 800acee:	370c      	adds	r7, #12
 800acf0:	46bd      	mov	sp, r7
 800acf2:	bc80      	pop	{r7}
 800acf4:	4770      	bx	lr

0800acf6 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800acf6:	b580      	push	{r7, lr}
 800acf8:	b082      	sub	sp, #8
 800acfa:	af00      	add	r7, sp, #0
 800acfc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad04:	2b03      	cmp	r3, #3
 800ad06:	d10b      	bne.n	800ad20 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad0e:	69db      	ldr	r3, [r3, #28]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d005      	beq.n	800ad20 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad1a:	69db      	ldr	r3, [r3, #28]
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ad20:	2300      	movs	r3, #0
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	3708      	adds	r7, #8
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}

0800ad2a <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ad2a:	b480      	push	{r7}
 800ad2c:	b083      	sub	sp, #12
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	6078      	str	r0, [r7, #4]
 800ad32:	460b      	mov	r3, r1
 800ad34:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ad36:	2300      	movs	r3, #0
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	370c      	adds	r7, #12
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bc80      	pop	{r7}
 800ad40:	4770      	bx	lr

0800ad42 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ad42:	b480      	push	{r7}
 800ad44:	b083      	sub	sp, #12
 800ad46:	af00      	add	r7, sp, #0
 800ad48:	6078      	str	r0, [r7, #4]
 800ad4a:	460b      	mov	r3, r1
 800ad4c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ad4e:	2300      	movs	r3, #0
}
 800ad50:	4618      	mov	r0, r3
 800ad52:	370c      	adds	r7, #12
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bc80      	pop	{r7}
 800ad58:	4770      	bx	lr

0800ad5a <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ad5a:	b480      	push	{r7}
 800ad5c:	b083      	sub	sp, #12
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ad62:	2300      	movs	r3, #0
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	370c      	adds	r7, #12
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bc80      	pop	{r7}
 800ad6c:	4770      	bx	lr

0800ad6e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ad6e:	b580      	push	{r7, lr}
 800ad70:	b082      	sub	sp, #8
 800ad72:	af00      	add	r7, sp, #0
 800ad74:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2201      	movs	r2, #1
 800ad7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad84:	685b      	ldr	r3, [r3, #4]
 800ad86:	687a      	ldr	r2, [r7, #4]
 800ad88:	6852      	ldr	r2, [r2, #4]
 800ad8a:	b2d2      	uxtb	r2, r2
 800ad8c:	4611      	mov	r1, r2
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	4798      	blx	r3

  return USBD_OK;
 800ad92:	2300      	movs	r3, #0
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3708      	adds	r7, #8
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b084      	sub	sp, #16
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
 800ada4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ada6:	2300      	movs	r3, #0
 800ada8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	781b      	ldrb	r3, [r3, #0]
 800adae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800adb2:	2b40      	cmp	r3, #64	@ 0x40
 800adb4:	d005      	beq.n	800adc2 <USBD_StdDevReq+0x26>
 800adb6:	2b40      	cmp	r3, #64	@ 0x40
 800adb8:	d84f      	bhi.n	800ae5a <USBD_StdDevReq+0xbe>
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d009      	beq.n	800add2 <USBD_StdDevReq+0x36>
 800adbe:	2b20      	cmp	r3, #32
 800adc0:	d14b      	bne.n	800ae5a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adc8:	689b      	ldr	r3, [r3, #8]
 800adca:	6839      	ldr	r1, [r7, #0]
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	4798      	blx	r3
      break;
 800add0:	e048      	b.n	800ae64 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	785b      	ldrb	r3, [r3, #1]
 800add6:	2b09      	cmp	r3, #9
 800add8:	d839      	bhi.n	800ae4e <USBD_StdDevReq+0xb2>
 800adda:	a201      	add	r2, pc, #4	@ (adr r2, 800ade0 <USBD_StdDevReq+0x44>)
 800addc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ade0:	0800ae31 	.word	0x0800ae31
 800ade4:	0800ae45 	.word	0x0800ae45
 800ade8:	0800ae4f 	.word	0x0800ae4f
 800adec:	0800ae3b 	.word	0x0800ae3b
 800adf0:	0800ae4f 	.word	0x0800ae4f
 800adf4:	0800ae13 	.word	0x0800ae13
 800adf8:	0800ae09 	.word	0x0800ae09
 800adfc:	0800ae4f 	.word	0x0800ae4f
 800ae00:	0800ae27 	.word	0x0800ae27
 800ae04:	0800ae1d 	.word	0x0800ae1d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ae08:	6839      	ldr	r1, [r7, #0]
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f000 f9dc 	bl	800b1c8 <USBD_GetDescriptor>
          break;
 800ae10:	e022      	b.n	800ae58 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ae12:	6839      	ldr	r1, [r7, #0]
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f000 fb3f 	bl	800b498 <USBD_SetAddress>
          break;
 800ae1a:	e01d      	b.n	800ae58 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800ae1c:	6839      	ldr	r1, [r7, #0]
 800ae1e:	6878      	ldr	r0, [r7, #4]
 800ae20:	f000 fb7e 	bl	800b520 <USBD_SetConfig>
          break;
 800ae24:	e018      	b.n	800ae58 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ae26:	6839      	ldr	r1, [r7, #0]
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f000 fc07 	bl	800b63c <USBD_GetConfig>
          break;
 800ae2e:	e013      	b.n	800ae58 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ae30:	6839      	ldr	r1, [r7, #0]
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 fc37 	bl	800b6a6 <USBD_GetStatus>
          break;
 800ae38:	e00e      	b.n	800ae58 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ae3a:	6839      	ldr	r1, [r7, #0]
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f000 fc65 	bl	800b70c <USBD_SetFeature>
          break;
 800ae42:	e009      	b.n	800ae58 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ae44:	6839      	ldr	r1, [r7, #0]
 800ae46:	6878      	ldr	r0, [r7, #4]
 800ae48:	f000 fc74 	bl	800b734 <USBD_ClrFeature>
          break;
 800ae4c:	e004      	b.n	800ae58 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800ae4e:	6839      	ldr	r1, [r7, #0]
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f000 fcc9 	bl	800b7e8 <USBD_CtlError>
          break;
 800ae56:	bf00      	nop
      }
      break;
 800ae58:	e004      	b.n	800ae64 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800ae5a:	6839      	ldr	r1, [r7, #0]
 800ae5c:	6878      	ldr	r0, [r7, #4]
 800ae5e:	f000 fcc3 	bl	800b7e8 <USBD_CtlError>
      break;
 800ae62:	bf00      	nop
  }

  return ret;
 800ae64:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3710      	adds	r7, #16
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
 800ae6e:	bf00      	nop

0800ae70 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b084      	sub	sp, #16
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
 800ae78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	781b      	ldrb	r3, [r3, #0]
 800ae82:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ae86:	2b40      	cmp	r3, #64	@ 0x40
 800ae88:	d005      	beq.n	800ae96 <USBD_StdItfReq+0x26>
 800ae8a:	2b40      	cmp	r3, #64	@ 0x40
 800ae8c:	d82e      	bhi.n	800aeec <USBD_StdItfReq+0x7c>
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d001      	beq.n	800ae96 <USBD_StdItfReq+0x26>
 800ae92:	2b20      	cmp	r3, #32
 800ae94:	d12a      	bne.n	800aeec <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae9c:	3b01      	subs	r3, #1
 800ae9e:	2b02      	cmp	r3, #2
 800aea0:	d81d      	bhi.n	800aede <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	889b      	ldrh	r3, [r3, #4]
 800aea6:	b2db      	uxtb	r3, r3
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d813      	bhi.n	800aed4 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aeb2:	689b      	ldr	r3, [r3, #8]
 800aeb4:	6839      	ldr	r1, [r7, #0]
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	4798      	blx	r3
 800aeba:	4603      	mov	r3, r0
 800aebc:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	88db      	ldrh	r3, [r3, #6]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d110      	bne.n	800aee8 <USBD_StdItfReq+0x78>
 800aec6:	7bfb      	ldrb	r3, [r7, #15]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d10d      	bne.n	800aee8 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f000 fd53 	bl	800b978 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aed2:	e009      	b.n	800aee8 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800aed4:	6839      	ldr	r1, [r7, #0]
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 fc86 	bl	800b7e8 <USBD_CtlError>
          break;
 800aedc:	e004      	b.n	800aee8 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800aede:	6839      	ldr	r1, [r7, #0]
 800aee0:	6878      	ldr	r0, [r7, #4]
 800aee2:	f000 fc81 	bl	800b7e8 <USBD_CtlError>
          break;
 800aee6:	e000      	b.n	800aeea <USBD_StdItfReq+0x7a>
          break;
 800aee8:	bf00      	nop
      }
      break;
 800aeea:	e004      	b.n	800aef6 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800aeec:	6839      	ldr	r1, [r7, #0]
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f000 fc7a 	bl	800b7e8 <USBD_CtlError>
      break;
 800aef4:	bf00      	nop
  }

  return USBD_OK;
 800aef6:	2300      	movs	r3, #0
}
 800aef8:	4618      	mov	r0, r3
 800aefa:	3710      	adds	r7, #16
 800aefc:	46bd      	mov	sp, r7
 800aefe:	bd80      	pop	{r7, pc}

0800af00 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b084      	sub	sp, #16
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
 800af08:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800af0a:	2300      	movs	r3, #0
 800af0c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	889b      	ldrh	r3, [r3, #4]
 800af12:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	781b      	ldrb	r3, [r3, #0]
 800af18:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800af1c:	2b40      	cmp	r3, #64	@ 0x40
 800af1e:	d007      	beq.n	800af30 <USBD_StdEPReq+0x30>
 800af20:	2b40      	cmp	r3, #64	@ 0x40
 800af22:	f200 8146 	bhi.w	800b1b2 <USBD_StdEPReq+0x2b2>
 800af26:	2b00      	cmp	r3, #0
 800af28:	d00a      	beq.n	800af40 <USBD_StdEPReq+0x40>
 800af2a:	2b20      	cmp	r3, #32
 800af2c:	f040 8141 	bne.w	800b1b2 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af36:	689b      	ldr	r3, [r3, #8]
 800af38:	6839      	ldr	r1, [r7, #0]
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	4798      	blx	r3
      break;
 800af3e:	e13d      	b.n	800b1bc <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	781b      	ldrb	r3, [r3, #0]
 800af44:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800af48:	2b20      	cmp	r3, #32
 800af4a:	d10a      	bne.n	800af62 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af52:	689b      	ldr	r3, [r3, #8]
 800af54:	6839      	ldr	r1, [r7, #0]
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	4798      	blx	r3
 800af5a:	4603      	mov	r3, r0
 800af5c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800af5e:	7bfb      	ldrb	r3, [r7, #15]
 800af60:	e12d      	b.n	800b1be <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	785b      	ldrb	r3, [r3, #1]
 800af66:	2b03      	cmp	r3, #3
 800af68:	d007      	beq.n	800af7a <USBD_StdEPReq+0x7a>
 800af6a:	2b03      	cmp	r3, #3
 800af6c:	f300 811b 	bgt.w	800b1a6 <USBD_StdEPReq+0x2a6>
 800af70:	2b00      	cmp	r3, #0
 800af72:	d072      	beq.n	800b05a <USBD_StdEPReq+0x15a>
 800af74:	2b01      	cmp	r3, #1
 800af76:	d03a      	beq.n	800afee <USBD_StdEPReq+0xee>
 800af78:	e115      	b.n	800b1a6 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af80:	2b02      	cmp	r3, #2
 800af82:	d002      	beq.n	800af8a <USBD_StdEPReq+0x8a>
 800af84:	2b03      	cmp	r3, #3
 800af86:	d015      	beq.n	800afb4 <USBD_StdEPReq+0xb4>
 800af88:	e02b      	b.n	800afe2 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af8a:	7bbb      	ldrb	r3, [r7, #14]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d00c      	beq.n	800afaa <USBD_StdEPReq+0xaa>
 800af90:	7bbb      	ldrb	r3, [r7, #14]
 800af92:	2b80      	cmp	r3, #128	@ 0x80
 800af94:	d009      	beq.n	800afaa <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800af96:	7bbb      	ldrb	r3, [r7, #14]
 800af98:	4619      	mov	r1, r3
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f001 f902 	bl	800c1a4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800afa0:	2180      	movs	r1, #128	@ 0x80
 800afa2:	6878      	ldr	r0, [r7, #4]
 800afa4:	f001 f8fe 	bl	800c1a4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800afa8:	e020      	b.n	800afec <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800afaa:	6839      	ldr	r1, [r7, #0]
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 fc1b 	bl	800b7e8 <USBD_CtlError>
              break;
 800afb2:	e01b      	b.n	800afec <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	885b      	ldrh	r3, [r3, #2]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d10e      	bne.n	800afda <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800afbc:	7bbb      	ldrb	r3, [r7, #14]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d00b      	beq.n	800afda <USBD_StdEPReq+0xda>
 800afc2:	7bbb      	ldrb	r3, [r7, #14]
 800afc4:	2b80      	cmp	r3, #128	@ 0x80
 800afc6:	d008      	beq.n	800afda <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	88db      	ldrh	r3, [r3, #6]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d104      	bne.n	800afda <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800afd0:	7bbb      	ldrb	r3, [r7, #14]
 800afd2:	4619      	mov	r1, r3
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f001 f8e5 	bl	800c1a4 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800afda:	6878      	ldr	r0, [r7, #4]
 800afdc:	f000 fccc 	bl	800b978 <USBD_CtlSendStatus>

              break;
 800afe0:	e004      	b.n	800afec <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800afe2:	6839      	ldr	r1, [r7, #0]
 800afe4:	6878      	ldr	r0, [r7, #4]
 800afe6:	f000 fbff 	bl	800b7e8 <USBD_CtlError>
              break;
 800afea:	bf00      	nop
          }
          break;
 800afec:	e0e0      	b.n	800b1b0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aff4:	2b02      	cmp	r3, #2
 800aff6:	d002      	beq.n	800affe <USBD_StdEPReq+0xfe>
 800aff8:	2b03      	cmp	r3, #3
 800affa:	d015      	beq.n	800b028 <USBD_StdEPReq+0x128>
 800affc:	e026      	b.n	800b04c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800affe:	7bbb      	ldrb	r3, [r7, #14]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d00c      	beq.n	800b01e <USBD_StdEPReq+0x11e>
 800b004:	7bbb      	ldrb	r3, [r7, #14]
 800b006:	2b80      	cmp	r3, #128	@ 0x80
 800b008:	d009      	beq.n	800b01e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b00a:	7bbb      	ldrb	r3, [r7, #14]
 800b00c:	4619      	mov	r1, r3
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f001 f8c8 	bl	800c1a4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b014:	2180      	movs	r1, #128	@ 0x80
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f001 f8c4 	bl	800c1a4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b01c:	e01c      	b.n	800b058 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800b01e:	6839      	ldr	r1, [r7, #0]
 800b020:	6878      	ldr	r0, [r7, #4]
 800b022:	f000 fbe1 	bl	800b7e8 <USBD_CtlError>
              break;
 800b026:	e017      	b.n	800b058 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	885b      	ldrh	r3, [r3, #2]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d112      	bne.n	800b056 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b030:	7bbb      	ldrb	r3, [r7, #14]
 800b032:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b036:	2b00      	cmp	r3, #0
 800b038:	d004      	beq.n	800b044 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800b03a:	7bbb      	ldrb	r3, [r7, #14]
 800b03c:	4619      	mov	r1, r3
 800b03e:	6878      	ldr	r0, [r7, #4]
 800b040:	f001 f8cf 	bl	800c1e2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f000 fc97 	bl	800b978 <USBD_CtlSendStatus>
              }
              break;
 800b04a:	e004      	b.n	800b056 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800b04c:	6839      	ldr	r1, [r7, #0]
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f000 fbca 	bl	800b7e8 <USBD_CtlError>
              break;
 800b054:	e000      	b.n	800b058 <USBD_StdEPReq+0x158>
              break;
 800b056:	bf00      	nop
          }
          break;
 800b058:	e0aa      	b.n	800b1b0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b060:	2b02      	cmp	r3, #2
 800b062:	d002      	beq.n	800b06a <USBD_StdEPReq+0x16a>
 800b064:	2b03      	cmp	r3, #3
 800b066:	d032      	beq.n	800b0ce <USBD_StdEPReq+0x1ce>
 800b068:	e097      	b.n	800b19a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b06a:	7bbb      	ldrb	r3, [r7, #14]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d007      	beq.n	800b080 <USBD_StdEPReq+0x180>
 800b070:	7bbb      	ldrb	r3, [r7, #14]
 800b072:	2b80      	cmp	r3, #128	@ 0x80
 800b074:	d004      	beq.n	800b080 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800b076:	6839      	ldr	r1, [r7, #0]
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f000 fbb5 	bl	800b7e8 <USBD_CtlError>
                break;
 800b07e:	e091      	b.n	800b1a4 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b080:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b084:	2b00      	cmp	r3, #0
 800b086:	da0b      	bge.n	800b0a0 <USBD_StdEPReq+0x1a0>
 800b088:	7bbb      	ldrb	r3, [r7, #14]
 800b08a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b08e:	4613      	mov	r3, r2
 800b090:	009b      	lsls	r3, r3, #2
 800b092:	4413      	add	r3, r2
 800b094:	009b      	lsls	r3, r3, #2
 800b096:	3310      	adds	r3, #16
 800b098:	687a      	ldr	r2, [r7, #4]
 800b09a:	4413      	add	r3, r2
 800b09c:	3304      	adds	r3, #4
 800b09e:	e00b      	b.n	800b0b8 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b0a0:	7bbb      	ldrb	r3, [r7, #14]
 800b0a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b0a6:	4613      	mov	r3, r2
 800b0a8:	009b      	lsls	r3, r3, #2
 800b0aa:	4413      	add	r3, r2
 800b0ac:	009b      	lsls	r3, r3, #2
 800b0ae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b0b2:	687a      	ldr	r2, [r7, #4]
 800b0b4:	4413      	add	r3, r2
 800b0b6:	3304      	adds	r3, #4
 800b0b8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	2200      	movs	r2, #0
 800b0be:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	2202      	movs	r2, #2
 800b0c4:	4619      	mov	r1, r3
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f000 fbf8 	bl	800b8bc <USBD_CtlSendData>
              break;
 800b0cc:	e06a      	b.n	800b1a4 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b0ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	da11      	bge.n	800b0fa <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b0d6:	7bbb      	ldrb	r3, [r7, #14]
 800b0d8:	f003 020f 	and.w	r2, r3, #15
 800b0dc:	6879      	ldr	r1, [r7, #4]
 800b0de:	4613      	mov	r3, r2
 800b0e0:	009b      	lsls	r3, r3, #2
 800b0e2:	4413      	add	r3, r2
 800b0e4:	009b      	lsls	r3, r3, #2
 800b0e6:	440b      	add	r3, r1
 800b0e8:	3318      	adds	r3, #24
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d117      	bne.n	800b120 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800b0f0:	6839      	ldr	r1, [r7, #0]
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f000 fb78 	bl	800b7e8 <USBD_CtlError>
                  break;
 800b0f8:	e054      	b.n	800b1a4 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b0fa:	7bbb      	ldrb	r3, [r7, #14]
 800b0fc:	f003 020f 	and.w	r2, r3, #15
 800b100:	6879      	ldr	r1, [r7, #4]
 800b102:	4613      	mov	r3, r2
 800b104:	009b      	lsls	r3, r3, #2
 800b106:	4413      	add	r3, r2
 800b108:	009b      	lsls	r3, r3, #2
 800b10a:	440b      	add	r3, r1
 800b10c:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d104      	bne.n	800b120 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800b116:	6839      	ldr	r1, [r7, #0]
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f000 fb65 	bl	800b7e8 <USBD_CtlError>
                  break;
 800b11e:	e041      	b.n	800b1a4 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b120:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b124:	2b00      	cmp	r3, #0
 800b126:	da0b      	bge.n	800b140 <USBD_StdEPReq+0x240>
 800b128:	7bbb      	ldrb	r3, [r7, #14]
 800b12a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b12e:	4613      	mov	r3, r2
 800b130:	009b      	lsls	r3, r3, #2
 800b132:	4413      	add	r3, r2
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	3310      	adds	r3, #16
 800b138:	687a      	ldr	r2, [r7, #4]
 800b13a:	4413      	add	r3, r2
 800b13c:	3304      	adds	r3, #4
 800b13e:	e00b      	b.n	800b158 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b140:	7bbb      	ldrb	r3, [r7, #14]
 800b142:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b146:	4613      	mov	r3, r2
 800b148:	009b      	lsls	r3, r3, #2
 800b14a:	4413      	add	r3, r2
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b152:	687a      	ldr	r2, [r7, #4]
 800b154:	4413      	add	r3, r2
 800b156:	3304      	adds	r3, #4
 800b158:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b15a:	7bbb      	ldrb	r3, [r7, #14]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d002      	beq.n	800b166 <USBD_StdEPReq+0x266>
 800b160:	7bbb      	ldrb	r3, [r7, #14]
 800b162:	2b80      	cmp	r3, #128	@ 0x80
 800b164:	d103      	bne.n	800b16e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	2200      	movs	r2, #0
 800b16a:	601a      	str	r2, [r3, #0]
 800b16c:	e00e      	b.n	800b18c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800b16e:	7bbb      	ldrb	r3, [r7, #14]
 800b170:	4619      	mov	r1, r3
 800b172:	6878      	ldr	r0, [r7, #4]
 800b174:	f001 f854 	bl	800c220 <USBD_LL_IsStallEP>
 800b178:	4603      	mov	r3, r0
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d003      	beq.n	800b186 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	2201      	movs	r2, #1
 800b182:	601a      	str	r2, [r3, #0]
 800b184:	e002      	b.n	800b18c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	2200      	movs	r2, #0
 800b18a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b18c:	68bb      	ldr	r3, [r7, #8]
 800b18e:	2202      	movs	r2, #2
 800b190:	4619      	mov	r1, r3
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f000 fb92 	bl	800b8bc <USBD_CtlSendData>
              break;
 800b198:	e004      	b.n	800b1a4 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800b19a:	6839      	ldr	r1, [r7, #0]
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f000 fb23 	bl	800b7e8 <USBD_CtlError>
              break;
 800b1a2:	bf00      	nop
          }
          break;
 800b1a4:	e004      	b.n	800b1b0 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800b1a6:	6839      	ldr	r1, [r7, #0]
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f000 fb1d 	bl	800b7e8 <USBD_CtlError>
          break;
 800b1ae:	bf00      	nop
      }
      break;
 800b1b0:	e004      	b.n	800b1bc <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800b1b2:	6839      	ldr	r1, [r7, #0]
 800b1b4:	6878      	ldr	r0, [r7, #4]
 800b1b6:	f000 fb17 	bl	800b7e8 <USBD_CtlError>
      break;
 800b1ba:	bf00      	nop
  }

  return ret;
 800b1bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3710      	adds	r7, #16
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}
	...

0800b1c8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b084      	sub	sp, #16
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
 800b1d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	885b      	ldrh	r3, [r3, #2]
 800b1e2:	0a1b      	lsrs	r3, r3, #8
 800b1e4:	b29b      	uxth	r3, r3
 800b1e6:	3b01      	subs	r3, #1
 800b1e8:	2b06      	cmp	r3, #6
 800b1ea:	f200 8128 	bhi.w	800b43e <USBD_GetDescriptor+0x276>
 800b1ee:	a201      	add	r2, pc, #4	@ (adr r2, 800b1f4 <USBD_GetDescriptor+0x2c>)
 800b1f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1f4:	0800b211 	.word	0x0800b211
 800b1f8:	0800b229 	.word	0x0800b229
 800b1fc:	0800b269 	.word	0x0800b269
 800b200:	0800b43f 	.word	0x0800b43f
 800b204:	0800b43f 	.word	0x0800b43f
 800b208:	0800b3df 	.word	0x0800b3df
 800b20c:	0800b40b 	.word	0x0800b40b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	687a      	ldr	r2, [r7, #4]
 800b21a:	7c12      	ldrb	r2, [r2, #16]
 800b21c:	f107 0108 	add.w	r1, r7, #8
 800b220:	4610      	mov	r0, r2
 800b222:	4798      	blx	r3
 800b224:	60f8      	str	r0, [r7, #12]
      break;
 800b226:	e112      	b.n	800b44e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	7c1b      	ldrb	r3, [r3, #16]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d10d      	bne.n	800b24c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b238:	f107 0208 	add.w	r2, r7, #8
 800b23c:	4610      	mov	r0, r2
 800b23e:	4798      	blx	r3
 800b240:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	3301      	adds	r3, #1
 800b246:	2202      	movs	r2, #2
 800b248:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b24a:	e100      	b.n	800b44e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b254:	f107 0208 	add.w	r2, r7, #8
 800b258:	4610      	mov	r0, r2
 800b25a:	4798      	blx	r3
 800b25c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	3301      	adds	r3, #1
 800b262:	2202      	movs	r2, #2
 800b264:	701a      	strb	r2, [r3, #0]
      break;
 800b266:	e0f2      	b.n	800b44e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	885b      	ldrh	r3, [r3, #2]
 800b26c:	b2db      	uxtb	r3, r3
 800b26e:	2b05      	cmp	r3, #5
 800b270:	f200 80ac 	bhi.w	800b3cc <USBD_GetDescriptor+0x204>
 800b274:	a201      	add	r2, pc, #4	@ (adr r2, 800b27c <USBD_GetDescriptor+0xb4>)
 800b276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b27a:	bf00      	nop
 800b27c:	0800b295 	.word	0x0800b295
 800b280:	0800b2c9 	.word	0x0800b2c9
 800b284:	0800b2fd 	.word	0x0800b2fd
 800b288:	0800b331 	.word	0x0800b331
 800b28c:	0800b365 	.word	0x0800b365
 800b290:	0800b399 	.word	0x0800b399
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b29a:	685b      	ldr	r3, [r3, #4]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d00b      	beq.n	800b2b8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b2a6:	685b      	ldr	r3, [r3, #4]
 800b2a8:	687a      	ldr	r2, [r7, #4]
 800b2aa:	7c12      	ldrb	r2, [r2, #16]
 800b2ac:	f107 0108 	add.w	r1, r7, #8
 800b2b0:	4610      	mov	r0, r2
 800b2b2:	4798      	blx	r3
 800b2b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2b6:	e091      	b.n	800b3dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b2b8:	6839      	ldr	r1, [r7, #0]
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f000 fa94 	bl	800b7e8 <USBD_CtlError>
            err++;
 800b2c0:	7afb      	ldrb	r3, [r7, #11]
 800b2c2:	3301      	adds	r3, #1
 800b2c4:	72fb      	strb	r3, [r7, #11]
          break;
 800b2c6:	e089      	b.n	800b3dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b2ce:	689b      	ldr	r3, [r3, #8]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d00b      	beq.n	800b2ec <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b2da:	689b      	ldr	r3, [r3, #8]
 800b2dc:	687a      	ldr	r2, [r7, #4]
 800b2de:	7c12      	ldrb	r2, [r2, #16]
 800b2e0:	f107 0108 	add.w	r1, r7, #8
 800b2e4:	4610      	mov	r0, r2
 800b2e6:	4798      	blx	r3
 800b2e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2ea:	e077      	b.n	800b3dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b2ec:	6839      	ldr	r1, [r7, #0]
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f000 fa7a 	bl	800b7e8 <USBD_CtlError>
            err++;
 800b2f4:	7afb      	ldrb	r3, [r7, #11]
 800b2f6:	3301      	adds	r3, #1
 800b2f8:	72fb      	strb	r3, [r7, #11]
          break;
 800b2fa:	e06f      	b.n	800b3dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b302:	68db      	ldr	r3, [r3, #12]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d00b      	beq.n	800b320 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b30e:	68db      	ldr	r3, [r3, #12]
 800b310:	687a      	ldr	r2, [r7, #4]
 800b312:	7c12      	ldrb	r2, [r2, #16]
 800b314:	f107 0108 	add.w	r1, r7, #8
 800b318:	4610      	mov	r0, r2
 800b31a:	4798      	blx	r3
 800b31c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b31e:	e05d      	b.n	800b3dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b320:	6839      	ldr	r1, [r7, #0]
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f000 fa60 	bl	800b7e8 <USBD_CtlError>
            err++;
 800b328:	7afb      	ldrb	r3, [r7, #11]
 800b32a:	3301      	adds	r3, #1
 800b32c:	72fb      	strb	r3, [r7, #11]
          break;
 800b32e:	e055      	b.n	800b3dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b336:	691b      	ldr	r3, [r3, #16]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d00b      	beq.n	800b354 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b342:	691b      	ldr	r3, [r3, #16]
 800b344:	687a      	ldr	r2, [r7, #4]
 800b346:	7c12      	ldrb	r2, [r2, #16]
 800b348:	f107 0108 	add.w	r1, r7, #8
 800b34c:	4610      	mov	r0, r2
 800b34e:	4798      	blx	r3
 800b350:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b352:	e043      	b.n	800b3dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b354:	6839      	ldr	r1, [r7, #0]
 800b356:	6878      	ldr	r0, [r7, #4]
 800b358:	f000 fa46 	bl	800b7e8 <USBD_CtlError>
            err++;
 800b35c:	7afb      	ldrb	r3, [r7, #11]
 800b35e:	3301      	adds	r3, #1
 800b360:	72fb      	strb	r3, [r7, #11]
          break;
 800b362:	e03b      	b.n	800b3dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b36a:	695b      	ldr	r3, [r3, #20]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d00b      	beq.n	800b388 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b376:	695b      	ldr	r3, [r3, #20]
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	7c12      	ldrb	r2, [r2, #16]
 800b37c:	f107 0108 	add.w	r1, r7, #8
 800b380:	4610      	mov	r0, r2
 800b382:	4798      	blx	r3
 800b384:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b386:	e029      	b.n	800b3dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b388:	6839      	ldr	r1, [r7, #0]
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f000 fa2c 	bl	800b7e8 <USBD_CtlError>
            err++;
 800b390:	7afb      	ldrb	r3, [r7, #11]
 800b392:	3301      	adds	r3, #1
 800b394:	72fb      	strb	r3, [r7, #11]
          break;
 800b396:	e021      	b.n	800b3dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b39e:	699b      	ldr	r3, [r3, #24]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d00b      	beq.n	800b3bc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b3aa:	699b      	ldr	r3, [r3, #24]
 800b3ac:	687a      	ldr	r2, [r7, #4]
 800b3ae:	7c12      	ldrb	r2, [r2, #16]
 800b3b0:	f107 0108 	add.w	r1, r7, #8
 800b3b4:	4610      	mov	r0, r2
 800b3b6:	4798      	blx	r3
 800b3b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b3ba:	e00f      	b.n	800b3dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b3bc:	6839      	ldr	r1, [r7, #0]
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f000 fa12 	bl	800b7e8 <USBD_CtlError>
            err++;
 800b3c4:	7afb      	ldrb	r3, [r7, #11]
 800b3c6:	3301      	adds	r3, #1
 800b3c8:	72fb      	strb	r3, [r7, #11]
          break;
 800b3ca:	e007      	b.n	800b3dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800b3cc:	6839      	ldr	r1, [r7, #0]
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f000 fa0a 	bl	800b7e8 <USBD_CtlError>
          err++;
 800b3d4:	7afb      	ldrb	r3, [r7, #11]
 800b3d6:	3301      	adds	r3, #1
 800b3d8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800b3da:	e038      	b.n	800b44e <USBD_GetDescriptor+0x286>
 800b3dc:	e037      	b.n	800b44e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	7c1b      	ldrb	r3, [r3, #16]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d109      	bne.n	800b3fa <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3ee:	f107 0208 	add.w	r2, r7, #8
 800b3f2:	4610      	mov	r0, r2
 800b3f4:	4798      	blx	r3
 800b3f6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b3f8:	e029      	b.n	800b44e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b3fa:	6839      	ldr	r1, [r7, #0]
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f000 f9f3 	bl	800b7e8 <USBD_CtlError>
        err++;
 800b402:	7afb      	ldrb	r3, [r7, #11]
 800b404:	3301      	adds	r3, #1
 800b406:	72fb      	strb	r3, [r7, #11]
      break;
 800b408:	e021      	b.n	800b44e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	7c1b      	ldrb	r3, [r3, #16]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d10d      	bne.n	800b42e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b41a:	f107 0208 	add.w	r2, r7, #8
 800b41e:	4610      	mov	r0, r2
 800b420:	4798      	blx	r3
 800b422:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	3301      	adds	r3, #1
 800b428:	2207      	movs	r2, #7
 800b42a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b42c:	e00f      	b.n	800b44e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b42e:	6839      	ldr	r1, [r7, #0]
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f000 f9d9 	bl	800b7e8 <USBD_CtlError>
        err++;
 800b436:	7afb      	ldrb	r3, [r7, #11]
 800b438:	3301      	adds	r3, #1
 800b43a:	72fb      	strb	r3, [r7, #11]
      break;
 800b43c:	e007      	b.n	800b44e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b43e:	6839      	ldr	r1, [r7, #0]
 800b440:	6878      	ldr	r0, [r7, #4]
 800b442:	f000 f9d1 	bl	800b7e8 <USBD_CtlError>
      err++;
 800b446:	7afb      	ldrb	r3, [r7, #11]
 800b448:	3301      	adds	r3, #1
 800b44a:	72fb      	strb	r3, [r7, #11]
      break;
 800b44c:	bf00      	nop
  }

  if (err != 0U)
 800b44e:	7afb      	ldrb	r3, [r7, #11]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d11c      	bne.n	800b48e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b454:	893b      	ldrh	r3, [r7, #8]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d011      	beq.n	800b47e <USBD_GetDescriptor+0x2b6>
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	88db      	ldrh	r3, [r3, #6]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d00d      	beq.n	800b47e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	88da      	ldrh	r2, [r3, #6]
 800b466:	893b      	ldrh	r3, [r7, #8]
 800b468:	4293      	cmp	r3, r2
 800b46a:	bf28      	it	cs
 800b46c:	4613      	movcs	r3, r2
 800b46e:	b29b      	uxth	r3, r3
 800b470:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b472:	893b      	ldrh	r3, [r7, #8]
 800b474:	461a      	mov	r2, r3
 800b476:	68f9      	ldr	r1, [r7, #12]
 800b478:	6878      	ldr	r0, [r7, #4]
 800b47a:	f000 fa1f 	bl	800b8bc <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	88db      	ldrh	r3, [r3, #6]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d104      	bne.n	800b490 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f000 fa76 	bl	800b978 <USBD_CtlSendStatus>
 800b48c:	e000      	b.n	800b490 <USBD_GetDescriptor+0x2c8>
    return;
 800b48e:	bf00      	nop
    }
  }
}
 800b490:	3710      	adds	r7, #16
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}
 800b496:	bf00      	nop

0800b498 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b084      	sub	sp, #16
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	889b      	ldrh	r3, [r3, #4]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d130      	bne.n	800b50c <USBD_SetAddress+0x74>
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	88db      	ldrh	r3, [r3, #6]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d12c      	bne.n	800b50c <USBD_SetAddress+0x74>
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	885b      	ldrh	r3, [r3, #2]
 800b4b6:	2b7f      	cmp	r3, #127	@ 0x7f
 800b4b8:	d828      	bhi.n	800b50c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	885b      	ldrh	r3, [r3, #2]
 800b4be:	b2db      	uxtb	r3, r3
 800b4c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4c4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4cc:	2b03      	cmp	r3, #3
 800b4ce:	d104      	bne.n	800b4da <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b4d0:	6839      	ldr	r1, [r7, #0]
 800b4d2:	6878      	ldr	r0, [r7, #4]
 800b4d4:	f000 f988 	bl	800b7e8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4d8:	e01d      	b.n	800b516 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	7bfa      	ldrb	r2, [r7, #15]
 800b4de:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b4e2:	7bfb      	ldrb	r3, [r7, #15]
 800b4e4:	4619      	mov	r1, r3
 800b4e6:	6878      	ldr	r0, [r7, #4]
 800b4e8:	f000 fec5 	bl	800c276 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	f000 fa43 	bl	800b978 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b4f2:	7bfb      	ldrb	r3, [r7, #15]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d004      	beq.n	800b502 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2202      	movs	r2, #2
 800b4fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b500:	e009      	b.n	800b516 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2201      	movs	r2, #1
 800b506:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b50a:	e004      	b.n	800b516 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b50c:	6839      	ldr	r1, [r7, #0]
 800b50e:	6878      	ldr	r0, [r7, #4]
 800b510:	f000 f96a 	bl	800b7e8 <USBD_CtlError>
  }
}
 800b514:	bf00      	nop
 800b516:	bf00      	nop
 800b518:	3710      	adds	r7, #16
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}
	...

0800b520 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b082      	sub	sp, #8
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
 800b528:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	885b      	ldrh	r3, [r3, #2]
 800b52e:	b2da      	uxtb	r2, r3
 800b530:	4b41      	ldr	r3, [pc, #260]	@ (800b638 <USBD_SetConfig+0x118>)
 800b532:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b534:	4b40      	ldr	r3, [pc, #256]	@ (800b638 <USBD_SetConfig+0x118>)
 800b536:	781b      	ldrb	r3, [r3, #0]
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d904      	bls.n	800b546 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b53c:	6839      	ldr	r1, [r7, #0]
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f000 f952 	bl	800b7e8 <USBD_CtlError>
 800b544:	e075      	b.n	800b632 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b54c:	2b02      	cmp	r3, #2
 800b54e:	d002      	beq.n	800b556 <USBD_SetConfig+0x36>
 800b550:	2b03      	cmp	r3, #3
 800b552:	d023      	beq.n	800b59c <USBD_SetConfig+0x7c>
 800b554:	e062      	b.n	800b61c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b556:	4b38      	ldr	r3, [pc, #224]	@ (800b638 <USBD_SetConfig+0x118>)
 800b558:	781b      	ldrb	r3, [r3, #0]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d01a      	beq.n	800b594 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b55e:	4b36      	ldr	r3, [pc, #216]	@ (800b638 <USBD_SetConfig+0x118>)
 800b560:	781b      	ldrb	r3, [r3, #0]
 800b562:	461a      	mov	r2, r3
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2203      	movs	r2, #3
 800b56c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b570:	4b31      	ldr	r3, [pc, #196]	@ (800b638 <USBD_SetConfig+0x118>)
 800b572:	781b      	ldrb	r3, [r3, #0]
 800b574:	4619      	mov	r1, r3
 800b576:	6878      	ldr	r0, [r7, #4]
 800b578:	f7ff f9af 	bl	800a8da <USBD_SetClassConfig>
 800b57c:	4603      	mov	r3, r0
 800b57e:	2b02      	cmp	r3, #2
 800b580:	d104      	bne.n	800b58c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b582:	6839      	ldr	r1, [r7, #0]
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f000 f92f 	bl	800b7e8 <USBD_CtlError>
            return;
 800b58a:	e052      	b.n	800b632 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b58c:	6878      	ldr	r0, [r7, #4]
 800b58e:	f000 f9f3 	bl	800b978 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b592:	e04e      	b.n	800b632 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b594:	6878      	ldr	r0, [r7, #4]
 800b596:	f000 f9ef 	bl	800b978 <USBD_CtlSendStatus>
        break;
 800b59a:	e04a      	b.n	800b632 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b59c:	4b26      	ldr	r3, [pc, #152]	@ (800b638 <USBD_SetConfig+0x118>)
 800b59e:	781b      	ldrb	r3, [r3, #0]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d112      	bne.n	800b5ca <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2202      	movs	r2, #2
 800b5a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800b5ac:	4b22      	ldr	r3, [pc, #136]	@ (800b638 <USBD_SetConfig+0x118>)
 800b5ae:	781b      	ldrb	r3, [r3, #0]
 800b5b0:	461a      	mov	r2, r3
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b5b6:	4b20      	ldr	r3, [pc, #128]	@ (800b638 <USBD_SetConfig+0x118>)
 800b5b8:	781b      	ldrb	r3, [r3, #0]
 800b5ba:	4619      	mov	r1, r3
 800b5bc:	6878      	ldr	r0, [r7, #4]
 800b5be:	f7ff f9ab 	bl	800a918 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b5c2:	6878      	ldr	r0, [r7, #4]
 800b5c4:	f000 f9d8 	bl	800b978 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b5c8:	e033      	b.n	800b632 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b5ca:	4b1b      	ldr	r3, [pc, #108]	@ (800b638 <USBD_SetConfig+0x118>)
 800b5cc:	781b      	ldrb	r3, [r3, #0]
 800b5ce:	461a      	mov	r2, r3
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	685b      	ldr	r3, [r3, #4]
 800b5d4:	429a      	cmp	r2, r3
 800b5d6:	d01d      	beq.n	800b614 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	685b      	ldr	r3, [r3, #4]
 800b5dc:	b2db      	uxtb	r3, r3
 800b5de:	4619      	mov	r1, r3
 800b5e0:	6878      	ldr	r0, [r7, #4]
 800b5e2:	f7ff f999 	bl	800a918 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b5e6:	4b14      	ldr	r3, [pc, #80]	@ (800b638 <USBD_SetConfig+0x118>)
 800b5e8:	781b      	ldrb	r3, [r3, #0]
 800b5ea:	461a      	mov	r2, r3
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b5f0:	4b11      	ldr	r3, [pc, #68]	@ (800b638 <USBD_SetConfig+0x118>)
 800b5f2:	781b      	ldrb	r3, [r3, #0]
 800b5f4:	4619      	mov	r1, r3
 800b5f6:	6878      	ldr	r0, [r7, #4]
 800b5f8:	f7ff f96f 	bl	800a8da <USBD_SetClassConfig>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	2b02      	cmp	r3, #2
 800b600:	d104      	bne.n	800b60c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b602:	6839      	ldr	r1, [r7, #0]
 800b604:	6878      	ldr	r0, [r7, #4]
 800b606:	f000 f8ef 	bl	800b7e8 <USBD_CtlError>
            return;
 800b60a:	e012      	b.n	800b632 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f000 f9b3 	bl	800b978 <USBD_CtlSendStatus>
        break;
 800b612:	e00e      	b.n	800b632 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b614:	6878      	ldr	r0, [r7, #4]
 800b616:	f000 f9af 	bl	800b978 <USBD_CtlSendStatus>
        break;
 800b61a:	e00a      	b.n	800b632 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b61c:	6839      	ldr	r1, [r7, #0]
 800b61e:	6878      	ldr	r0, [r7, #4]
 800b620:	f000 f8e2 	bl	800b7e8 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b624:	4b04      	ldr	r3, [pc, #16]	@ (800b638 <USBD_SetConfig+0x118>)
 800b626:	781b      	ldrb	r3, [r3, #0]
 800b628:	4619      	mov	r1, r3
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	f7ff f974 	bl	800a918 <USBD_ClrClassConfig>
        break;
 800b630:	bf00      	nop
    }
  }
}
 800b632:	3708      	adds	r7, #8
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}
 800b638:	20000b40 	.word	0x20000b40

0800b63c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b082      	sub	sp, #8
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
 800b644:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	88db      	ldrh	r3, [r3, #6]
 800b64a:	2b01      	cmp	r3, #1
 800b64c:	d004      	beq.n	800b658 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b64e:	6839      	ldr	r1, [r7, #0]
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	f000 f8c9 	bl	800b7e8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b656:	e022      	b.n	800b69e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b65e:	2b02      	cmp	r3, #2
 800b660:	dc02      	bgt.n	800b668 <USBD_GetConfig+0x2c>
 800b662:	2b00      	cmp	r3, #0
 800b664:	dc03      	bgt.n	800b66e <USBD_GetConfig+0x32>
 800b666:	e015      	b.n	800b694 <USBD_GetConfig+0x58>
 800b668:	2b03      	cmp	r3, #3
 800b66a:	d00b      	beq.n	800b684 <USBD_GetConfig+0x48>
 800b66c:	e012      	b.n	800b694 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2200      	movs	r2, #0
 800b672:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	3308      	adds	r3, #8
 800b678:	2201      	movs	r2, #1
 800b67a:	4619      	mov	r1, r3
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	f000 f91d 	bl	800b8bc <USBD_CtlSendData>
        break;
 800b682:	e00c      	b.n	800b69e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	3304      	adds	r3, #4
 800b688:	2201      	movs	r2, #1
 800b68a:	4619      	mov	r1, r3
 800b68c:	6878      	ldr	r0, [r7, #4]
 800b68e:	f000 f915 	bl	800b8bc <USBD_CtlSendData>
        break;
 800b692:	e004      	b.n	800b69e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b694:	6839      	ldr	r1, [r7, #0]
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f000 f8a6 	bl	800b7e8 <USBD_CtlError>
        break;
 800b69c:	bf00      	nop
}
 800b69e:	bf00      	nop
 800b6a0:	3708      	adds	r7, #8
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}

0800b6a6 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6a6:	b580      	push	{r7, lr}
 800b6a8:	b082      	sub	sp, #8
 800b6aa:	af00      	add	r7, sp, #0
 800b6ac:	6078      	str	r0, [r7, #4]
 800b6ae:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6b6:	3b01      	subs	r3, #1
 800b6b8:	2b02      	cmp	r3, #2
 800b6ba:	d81e      	bhi.n	800b6fa <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	88db      	ldrh	r3, [r3, #6]
 800b6c0:	2b02      	cmp	r3, #2
 800b6c2:	d004      	beq.n	800b6ce <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b6c4:	6839      	ldr	r1, [r7, #0]
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f000 f88e 	bl	800b7e8 <USBD_CtlError>
        break;
 800b6cc:	e01a      	b.n	800b704 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2201      	movs	r2, #1
 800b6d2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d005      	beq.n	800b6ea <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	68db      	ldr	r3, [r3, #12]
 800b6e2:	f043 0202 	orr.w	r2, r3, #2
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	330c      	adds	r3, #12
 800b6ee:	2202      	movs	r2, #2
 800b6f0:	4619      	mov	r1, r3
 800b6f2:	6878      	ldr	r0, [r7, #4]
 800b6f4:	f000 f8e2 	bl	800b8bc <USBD_CtlSendData>
      break;
 800b6f8:	e004      	b.n	800b704 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b6fa:	6839      	ldr	r1, [r7, #0]
 800b6fc:	6878      	ldr	r0, [r7, #4]
 800b6fe:	f000 f873 	bl	800b7e8 <USBD_CtlError>
      break;
 800b702:	bf00      	nop
  }
}
 800b704:	bf00      	nop
 800b706:	3708      	adds	r7, #8
 800b708:	46bd      	mov	sp, r7
 800b70a:	bd80      	pop	{r7, pc}

0800b70c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b082      	sub	sp, #8
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
 800b714:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b716:	683b      	ldr	r3, [r7, #0]
 800b718:	885b      	ldrh	r3, [r3, #2]
 800b71a:	2b01      	cmp	r3, #1
 800b71c:	d106      	bne.n	800b72c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	2201      	movs	r2, #1
 800b722:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	f000 f926 	bl	800b978 <USBD_CtlSendStatus>
  }
}
 800b72c:	bf00      	nop
 800b72e:	3708      	adds	r7, #8
 800b730:	46bd      	mov	sp, r7
 800b732:	bd80      	pop	{r7, pc}

0800b734 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	b082      	sub	sp, #8
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
 800b73c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b744:	3b01      	subs	r3, #1
 800b746:	2b02      	cmp	r3, #2
 800b748:	d80b      	bhi.n	800b762 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	885b      	ldrh	r3, [r3, #2]
 800b74e:	2b01      	cmp	r3, #1
 800b750:	d10c      	bne.n	800b76c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2200      	movs	r2, #0
 800b756:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f000 f90c 	bl	800b978 <USBD_CtlSendStatus>
      }
      break;
 800b760:	e004      	b.n	800b76c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b762:	6839      	ldr	r1, [r7, #0]
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f000 f83f 	bl	800b7e8 <USBD_CtlError>
      break;
 800b76a:	e000      	b.n	800b76e <USBD_ClrFeature+0x3a>
      break;
 800b76c:	bf00      	nop
  }
}
 800b76e:	bf00      	nop
 800b770:	3708      	adds	r7, #8
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}

0800b776 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b776:	b480      	push	{r7}
 800b778:	b083      	sub	sp, #12
 800b77a:	af00      	add	r7, sp, #0
 800b77c:	6078      	str	r0, [r7, #4]
 800b77e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	781a      	ldrb	r2, [r3, #0]
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	785a      	ldrb	r2, [r3, #1]
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	3302      	adds	r3, #2
 800b794:	781b      	ldrb	r3, [r3, #0]
 800b796:	461a      	mov	r2, r3
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	3303      	adds	r3, #3
 800b79c:	781b      	ldrb	r3, [r3, #0]
 800b79e:	021b      	lsls	r3, r3, #8
 800b7a0:	b29b      	uxth	r3, r3
 800b7a2:	4413      	add	r3, r2
 800b7a4:	b29a      	uxth	r2, r3
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b7aa:	683b      	ldr	r3, [r7, #0]
 800b7ac:	3304      	adds	r3, #4
 800b7ae:	781b      	ldrb	r3, [r3, #0]
 800b7b0:	461a      	mov	r2, r3
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	3305      	adds	r3, #5
 800b7b6:	781b      	ldrb	r3, [r3, #0]
 800b7b8:	021b      	lsls	r3, r3, #8
 800b7ba:	b29b      	uxth	r3, r3
 800b7bc:	4413      	add	r3, r2
 800b7be:	b29a      	uxth	r2, r3
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	3306      	adds	r3, #6
 800b7c8:	781b      	ldrb	r3, [r3, #0]
 800b7ca:	461a      	mov	r2, r3
 800b7cc:	683b      	ldr	r3, [r7, #0]
 800b7ce:	3307      	adds	r3, #7
 800b7d0:	781b      	ldrb	r3, [r3, #0]
 800b7d2:	021b      	lsls	r3, r3, #8
 800b7d4:	b29b      	uxth	r3, r3
 800b7d6:	4413      	add	r3, r2
 800b7d8:	b29a      	uxth	r2, r3
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	80da      	strh	r2, [r3, #6]

}
 800b7de:	bf00      	nop
 800b7e0:	370c      	adds	r7, #12
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bc80      	pop	{r7}
 800b7e6:	4770      	bx	lr

0800b7e8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b082      	sub	sp, #8
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
 800b7f0:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b7f2:	2180      	movs	r1, #128	@ 0x80
 800b7f4:	6878      	ldr	r0, [r7, #4]
 800b7f6:	f000 fcd5 	bl	800c1a4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b7fa:	2100      	movs	r1, #0
 800b7fc:	6878      	ldr	r0, [r7, #4]
 800b7fe:	f000 fcd1 	bl	800c1a4 <USBD_LL_StallEP>
}
 800b802:	bf00      	nop
 800b804:	3708      	adds	r7, #8
 800b806:	46bd      	mov	sp, r7
 800b808:	bd80      	pop	{r7, pc}

0800b80a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b80a:	b580      	push	{r7, lr}
 800b80c:	b086      	sub	sp, #24
 800b80e:	af00      	add	r7, sp, #0
 800b810:	60f8      	str	r0, [r7, #12]
 800b812:	60b9      	str	r1, [r7, #8]
 800b814:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b816:	2300      	movs	r3, #0
 800b818:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d032      	beq.n	800b886 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b820:	68f8      	ldr	r0, [r7, #12]
 800b822:	f000 f834 	bl	800b88e <USBD_GetLen>
 800b826:	4603      	mov	r3, r0
 800b828:	3301      	adds	r3, #1
 800b82a:	b29b      	uxth	r3, r3
 800b82c:	005b      	lsls	r3, r3, #1
 800b82e:	b29a      	uxth	r2, r3
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b834:	7dfb      	ldrb	r3, [r7, #23]
 800b836:	1c5a      	adds	r2, r3, #1
 800b838:	75fa      	strb	r2, [r7, #23]
 800b83a:	461a      	mov	r2, r3
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	4413      	add	r3, r2
 800b840:	687a      	ldr	r2, [r7, #4]
 800b842:	7812      	ldrb	r2, [r2, #0]
 800b844:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b846:	7dfb      	ldrb	r3, [r7, #23]
 800b848:	1c5a      	adds	r2, r3, #1
 800b84a:	75fa      	strb	r2, [r7, #23]
 800b84c:	461a      	mov	r2, r3
 800b84e:	68bb      	ldr	r3, [r7, #8]
 800b850:	4413      	add	r3, r2
 800b852:	2203      	movs	r2, #3
 800b854:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b856:	e012      	b.n	800b87e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	1c5a      	adds	r2, r3, #1
 800b85c:	60fa      	str	r2, [r7, #12]
 800b85e:	7dfa      	ldrb	r2, [r7, #23]
 800b860:	1c51      	adds	r1, r2, #1
 800b862:	75f9      	strb	r1, [r7, #23]
 800b864:	4611      	mov	r1, r2
 800b866:	68ba      	ldr	r2, [r7, #8]
 800b868:	440a      	add	r2, r1
 800b86a:	781b      	ldrb	r3, [r3, #0]
 800b86c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b86e:	7dfb      	ldrb	r3, [r7, #23]
 800b870:	1c5a      	adds	r2, r3, #1
 800b872:	75fa      	strb	r2, [r7, #23]
 800b874:	461a      	mov	r2, r3
 800b876:	68bb      	ldr	r3, [r7, #8]
 800b878:	4413      	add	r3, r2
 800b87a:	2200      	movs	r2, #0
 800b87c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	781b      	ldrb	r3, [r3, #0]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d1e8      	bne.n	800b858 <USBD_GetString+0x4e>
    }
  }
}
 800b886:	bf00      	nop
 800b888:	3718      	adds	r7, #24
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}

0800b88e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b88e:	b480      	push	{r7}
 800b890:	b085      	sub	sp, #20
 800b892:	af00      	add	r7, sp, #0
 800b894:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b896:	2300      	movs	r3, #0
 800b898:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b89a:	e005      	b.n	800b8a8 <USBD_GetLen+0x1a>
  {
    len++;
 800b89c:	7bfb      	ldrb	r3, [r7, #15]
 800b89e:	3301      	adds	r3, #1
 800b8a0:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	3301      	adds	r3, #1
 800b8a6:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	781b      	ldrb	r3, [r3, #0]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d1f5      	bne.n	800b89c <USBD_GetLen+0xe>
  }

  return len;
 800b8b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	3714      	adds	r7, #20
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	bc80      	pop	{r7}
 800b8ba:	4770      	bx	lr

0800b8bc <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b084      	sub	sp, #16
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	60f8      	str	r0, [r7, #12]
 800b8c4:	60b9      	str	r1, [r7, #8]
 800b8c6:	4613      	mov	r3, r2
 800b8c8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	2202      	movs	r2, #2
 800b8ce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b8d2:	88fa      	ldrh	r2, [r7, #6]
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b8d8:	88fa      	ldrh	r2, [r7, #6]
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b8de:	88fb      	ldrh	r3, [r7, #6]
 800b8e0:	68ba      	ldr	r2, [r7, #8]
 800b8e2:	2100      	movs	r1, #0
 800b8e4:	68f8      	ldr	r0, [r7, #12]
 800b8e6:	f000 fce5 	bl	800c2b4 <USBD_LL_Transmit>

  return USBD_OK;
 800b8ea:	2300      	movs	r3, #0
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	3710      	adds	r7, #16
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	bd80      	pop	{r7, pc}

0800b8f4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b084      	sub	sp, #16
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	60f8      	str	r0, [r7, #12]
 800b8fc:	60b9      	str	r1, [r7, #8]
 800b8fe:	4613      	mov	r3, r2
 800b900:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b902:	88fb      	ldrh	r3, [r7, #6]
 800b904:	68ba      	ldr	r2, [r7, #8]
 800b906:	2100      	movs	r1, #0
 800b908:	68f8      	ldr	r0, [r7, #12]
 800b90a:	f000 fcd3 	bl	800c2b4 <USBD_LL_Transmit>

  return USBD_OK;
 800b90e:	2300      	movs	r3, #0
}
 800b910:	4618      	mov	r0, r3
 800b912:	3710      	adds	r7, #16
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}

0800b918 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b084      	sub	sp, #16
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	60f8      	str	r0, [r7, #12]
 800b920:	60b9      	str	r1, [r7, #8]
 800b922:	4613      	mov	r3, r2
 800b924:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	2203      	movs	r2, #3
 800b92a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b92e:	88fa      	ldrh	r2, [r7, #6]
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b936:	88fa      	ldrh	r2, [r7, #6]
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b93e:	88fb      	ldrh	r3, [r7, #6]
 800b940:	68ba      	ldr	r2, [r7, #8]
 800b942:	2100      	movs	r1, #0
 800b944:	68f8      	ldr	r0, [r7, #12]
 800b946:	f000 fcd8 	bl	800c2fa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b94a:	2300      	movs	r3, #0
}
 800b94c:	4618      	mov	r0, r3
 800b94e:	3710      	adds	r7, #16
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}

0800b954 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b084      	sub	sp, #16
 800b958:	af00      	add	r7, sp, #0
 800b95a:	60f8      	str	r0, [r7, #12]
 800b95c:	60b9      	str	r1, [r7, #8]
 800b95e:	4613      	mov	r3, r2
 800b960:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b962:	88fb      	ldrh	r3, [r7, #6]
 800b964:	68ba      	ldr	r2, [r7, #8]
 800b966:	2100      	movs	r1, #0
 800b968:	68f8      	ldr	r0, [r7, #12]
 800b96a:	f000 fcc6 	bl	800c2fa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b96e:	2300      	movs	r3, #0
}
 800b970:	4618      	mov	r0, r3
 800b972:	3710      	adds	r7, #16
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}

0800b978 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b082      	sub	sp, #8
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2204      	movs	r2, #4
 800b984:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b988:	2300      	movs	r3, #0
 800b98a:	2200      	movs	r2, #0
 800b98c:	2100      	movs	r1, #0
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f000 fc90 	bl	800c2b4 <USBD_LL_Transmit>

  return USBD_OK;
 800b994:	2300      	movs	r3, #0
}
 800b996:	4618      	mov	r0, r3
 800b998:	3708      	adds	r7, #8
 800b99a:	46bd      	mov	sp, r7
 800b99c:	bd80      	pop	{r7, pc}

0800b99e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b99e:	b580      	push	{r7, lr}
 800b9a0:	b082      	sub	sp, #8
 800b9a2:	af00      	add	r7, sp, #0
 800b9a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	2205      	movs	r2, #5
 800b9aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	2100      	movs	r1, #0
 800b9b4:	6878      	ldr	r0, [r7, #4]
 800b9b6:	f000 fca0 	bl	800c2fa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b9ba:	2300      	movs	r3, #0
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3708      	adds	r7, #8
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}

0800b9c4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	4912      	ldr	r1, [pc, #72]	@ (800ba14 <MX_USB_DEVICE_Init+0x50>)
 800b9cc:	4812      	ldr	r0, [pc, #72]	@ (800ba18 <MX_USB_DEVICE_Init+0x54>)
 800b9ce:	f7fe ff2a 	bl	800a826 <USBD_Init>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d001      	beq.n	800b9dc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b9d8:	f7f7 fab7 	bl	8002f4a <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b9dc:	490f      	ldr	r1, [pc, #60]	@ (800ba1c <MX_USB_DEVICE_Init+0x58>)
 800b9de:	480e      	ldr	r0, [pc, #56]	@ (800ba18 <MX_USB_DEVICE_Init+0x54>)
 800b9e0:	f7fe ff4c 	bl	800a87c <USBD_RegisterClass>
 800b9e4:	4603      	mov	r3, r0
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d001      	beq.n	800b9ee <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b9ea:	f7f7 faae 	bl	8002f4a <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b9ee:	490c      	ldr	r1, [pc, #48]	@ (800ba20 <MX_USB_DEVICE_Init+0x5c>)
 800b9f0:	4809      	ldr	r0, [pc, #36]	@ (800ba18 <MX_USB_DEVICE_Init+0x54>)
 800b9f2:	f7fe fe7d 	bl	800a6f0 <USBD_CDC_RegisterInterface>
 800b9f6:	4603      	mov	r3, r0
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d001      	beq.n	800ba00 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b9fc:	f7f7 faa5 	bl	8002f4a <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ba00:	4805      	ldr	r0, [pc, #20]	@ (800ba18 <MX_USB_DEVICE_Init+0x54>)
 800ba02:	f7fe ff54 	bl	800a8ae <USBD_Start>
 800ba06:	4603      	mov	r3, r0
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d001      	beq.n	800ba10 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ba0c:	f7f7 fa9d 	bl	8002f4a <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ba10:	bf00      	nop
 800ba12:	bd80      	pop	{r7, pc}
 800ba14:	20000178 	.word	0x20000178
 800ba18:	20000b44 	.word	0x20000b44
 800ba1c:	20000064 	.word	0x20000064
 800ba20:	20000168 	.word	0x20000168

0800ba24 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ba28:	2200      	movs	r2, #0
 800ba2a:	4905      	ldr	r1, [pc, #20]	@ (800ba40 <CDC_Init_FS+0x1c>)
 800ba2c:	4805      	ldr	r0, [pc, #20]	@ (800ba44 <CDC_Init_FS+0x20>)
 800ba2e:	f7fe fe75 	bl	800a71c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ba32:	4905      	ldr	r1, [pc, #20]	@ (800ba48 <CDC_Init_FS+0x24>)
 800ba34:	4803      	ldr	r0, [pc, #12]	@ (800ba44 <CDC_Init_FS+0x20>)
 800ba36:	f7fe fe8a 	bl	800a74e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ba3a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	bd80      	pop	{r7, pc}
 800ba40:	20001208 	.word	0x20001208
 800ba44:	20000b44 	.word	0x20000b44
 800ba48:	20000e08 	.word	0x20000e08

0800ba4c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ba4c:	b480      	push	{r7}
 800ba4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ba50:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ba52:	4618      	mov	r0, r3
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bc80      	pop	{r7}
 800ba58:	4770      	bx	lr
	...

0800ba5c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ba5c:	b480      	push	{r7}
 800ba5e:	b083      	sub	sp, #12
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	4603      	mov	r3, r0
 800ba64:	6039      	str	r1, [r7, #0]
 800ba66:	71fb      	strb	r3, [r7, #7]
 800ba68:	4613      	mov	r3, r2
 800ba6a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ba6c:	79fb      	ldrb	r3, [r7, #7]
 800ba6e:	2b23      	cmp	r3, #35	@ 0x23
 800ba70:	d84a      	bhi.n	800bb08 <CDC_Control_FS+0xac>
 800ba72:	a201      	add	r2, pc, #4	@ (adr r2, 800ba78 <CDC_Control_FS+0x1c>)
 800ba74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba78:	0800bb09 	.word	0x0800bb09
 800ba7c:	0800bb09 	.word	0x0800bb09
 800ba80:	0800bb09 	.word	0x0800bb09
 800ba84:	0800bb09 	.word	0x0800bb09
 800ba88:	0800bb09 	.word	0x0800bb09
 800ba8c:	0800bb09 	.word	0x0800bb09
 800ba90:	0800bb09 	.word	0x0800bb09
 800ba94:	0800bb09 	.word	0x0800bb09
 800ba98:	0800bb09 	.word	0x0800bb09
 800ba9c:	0800bb09 	.word	0x0800bb09
 800baa0:	0800bb09 	.word	0x0800bb09
 800baa4:	0800bb09 	.word	0x0800bb09
 800baa8:	0800bb09 	.word	0x0800bb09
 800baac:	0800bb09 	.word	0x0800bb09
 800bab0:	0800bb09 	.word	0x0800bb09
 800bab4:	0800bb09 	.word	0x0800bb09
 800bab8:	0800bb09 	.word	0x0800bb09
 800babc:	0800bb09 	.word	0x0800bb09
 800bac0:	0800bb09 	.word	0x0800bb09
 800bac4:	0800bb09 	.word	0x0800bb09
 800bac8:	0800bb09 	.word	0x0800bb09
 800bacc:	0800bb09 	.word	0x0800bb09
 800bad0:	0800bb09 	.word	0x0800bb09
 800bad4:	0800bb09 	.word	0x0800bb09
 800bad8:	0800bb09 	.word	0x0800bb09
 800badc:	0800bb09 	.word	0x0800bb09
 800bae0:	0800bb09 	.word	0x0800bb09
 800bae4:	0800bb09 	.word	0x0800bb09
 800bae8:	0800bb09 	.word	0x0800bb09
 800baec:	0800bb09 	.word	0x0800bb09
 800baf0:	0800bb09 	.word	0x0800bb09
 800baf4:	0800bb09 	.word	0x0800bb09
 800baf8:	0800bb09 	.word	0x0800bb09
 800bafc:	0800bb09 	.word	0x0800bb09
 800bb00:	0800bb09 	.word	0x0800bb09
 800bb04:	0800bb09 	.word	0x0800bb09
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bb08:	bf00      	nop
  }

  return (USBD_OK);
 800bb0a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	370c      	adds	r7, #12
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bc80      	pop	{r7}
 800bb14:	4770      	bx	lr
 800bb16:	bf00      	nop

0800bb18 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b082      	sub	sp, #8
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
 800bb20:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bb22:	6879      	ldr	r1, [r7, #4]
 800bb24:	4805      	ldr	r0, [pc, #20]	@ (800bb3c <CDC_Receive_FS+0x24>)
 800bb26:	f7fe fe12 	bl	800a74e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bb2a:	4804      	ldr	r0, [pc, #16]	@ (800bb3c <CDC_Receive_FS+0x24>)
 800bb2c:	f7fe fe51 	bl	800a7d2 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800bb30:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	3708      	adds	r7, #8
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bd80      	pop	{r7, pc}
 800bb3a:	bf00      	nop
 800bb3c:	20000b44 	.word	0x20000b44

0800bb40 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b084      	sub	sp, #16
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
 800bb48:	460b      	mov	r3, r1
 800bb4a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800bb50:	4b0d      	ldr	r3, [pc, #52]	@ (800bb88 <CDC_Transmit_FS+0x48>)
 800bb52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb56:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d001      	beq.n	800bb66 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800bb62:	2301      	movs	r3, #1
 800bb64:	e00b      	b.n	800bb7e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800bb66:	887b      	ldrh	r3, [r7, #2]
 800bb68:	461a      	mov	r2, r3
 800bb6a:	6879      	ldr	r1, [r7, #4]
 800bb6c:	4806      	ldr	r0, [pc, #24]	@ (800bb88 <CDC_Transmit_FS+0x48>)
 800bb6e:	f7fe fdd5 	bl	800a71c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bb72:	4805      	ldr	r0, [pc, #20]	@ (800bb88 <CDC_Transmit_FS+0x48>)
 800bb74:	f7fe fdfe 	bl	800a774 <USBD_CDC_TransmitPacket>
 800bb78:	4603      	mov	r3, r0
 800bb7a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800bb7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb7e:	4618      	mov	r0, r3
 800bb80:	3710      	adds	r7, #16
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
 800bb86:	bf00      	nop
 800bb88:	20000b44 	.word	0x20000b44

0800bb8c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	b083      	sub	sp, #12
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	4603      	mov	r3, r0
 800bb94:	6039      	str	r1, [r7, #0]
 800bb96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	2212      	movs	r2, #18
 800bb9c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800bb9e:	4b03      	ldr	r3, [pc, #12]	@ (800bbac <USBD_FS_DeviceDescriptor+0x20>)
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	370c      	adds	r7, #12
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bc80      	pop	{r7}
 800bba8:	4770      	bx	lr
 800bbaa:	bf00      	nop
 800bbac:	20000194 	.word	0x20000194

0800bbb0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bbb0:	b480      	push	{r7}
 800bbb2:	b083      	sub	sp, #12
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	6039      	str	r1, [r7, #0]
 800bbba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	2204      	movs	r2, #4
 800bbc0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bbc2:	4b03      	ldr	r3, [pc, #12]	@ (800bbd0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	370c      	adds	r7, #12
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bc80      	pop	{r7}
 800bbcc:	4770      	bx	lr
 800bbce:	bf00      	nop
 800bbd0:	200001a8 	.word	0x200001a8

0800bbd4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b082      	sub	sp, #8
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	4603      	mov	r3, r0
 800bbdc:	6039      	str	r1, [r7, #0]
 800bbde:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bbe0:	79fb      	ldrb	r3, [r7, #7]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d105      	bne.n	800bbf2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bbe6:	683a      	ldr	r2, [r7, #0]
 800bbe8:	4907      	ldr	r1, [pc, #28]	@ (800bc08 <USBD_FS_ProductStrDescriptor+0x34>)
 800bbea:	4808      	ldr	r0, [pc, #32]	@ (800bc0c <USBD_FS_ProductStrDescriptor+0x38>)
 800bbec:	f7ff fe0d 	bl	800b80a <USBD_GetString>
 800bbf0:	e004      	b.n	800bbfc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bbf2:	683a      	ldr	r2, [r7, #0]
 800bbf4:	4904      	ldr	r1, [pc, #16]	@ (800bc08 <USBD_FS_ProductStrDescriptor+0x34>)
 800bbf6:	4805      	ldr	r0, [pc, #20]	@ (800bc0c <USBD_FS_ProductStrDescriptor+0x38>)
 800bbf8:	f7ff fe07 	bl	800b80a <USBD_GetString>
  }
  return USBD_StrDesc;
 800bbfc:	4b02      	ldr	r3, [pc, #8]	@ (800bc08 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bbfe:	4618      	mov	r0, r3
 800bc00:	3708      	adds	r7, #8
 800bc02:	46bd      	mov	sp, r7
 800bc04:	bd80      	pop	{r7, pc}
 800bc06:	bf00      	nop
 800bc08:	20001608 	.word	0x20001608
 800bc0c:	0800f0e4 	.word	0x0800f0e4

0800bc10 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b082      	sub	sp, #8
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	4603      	mov	r3, r0
 800bc18:	6039      	str	r1, [r7, #0]
 800bc1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bc1c:	683a      	ldr	r2, [r7, #0]
 800bc1e:	4904      	ldr	r1, [pc, #16]	@ (800bc30 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bc20:	4804      	ldr	r0, [pc, #16]	@ (800bc34 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bc22:	f7ff fdf2 	bl	800b80a <USBD_GetString>
  return USBD_StrDesc;
 800bc26:	4b02      	ldr	r3, [pc, #8]	@ (800bc30 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bc28:	4618      	mov	r0, r3
 800bc2a:	3708      	adds	r7, #8
 800bc2c:	46bd      	mov	sp, r7
 800bc2e:	bd80      	pop	{r7, pc}
 800bc30:	20001608 	.word	0x20001608
 800bc34:	0800f0fc 	.word	0x0800f0fc

0800bc38 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b082      	sub	sp, #8
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	4603      	mov	r3, r0
 800bc40:	6039      	str	r1, [r7, #0]
 800bc42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bc44:	683b      	ldr	r3, [r7, #0]
 800bc46:	221a      	movs	r2, #26
 800bc48:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bc4a:	f000 f843 	bl	800bcd4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bc4e:	4b02      	ldr	r3, [pc, #8]	@ (800bc58 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bc50:	4618      	mov	r0, r3
 800bc52:	3708      	adds	r7, #8
 800bc54:	46bd      	mov	sp, r7
 800bc56:	bd80      	pop	{r7, pc}
 800bc58:	200001ac 	.word	0x200001ac

0800bc5c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc5c:	b580      	push	{r7, lr}
 800bc5e:	b082      	sub	sp, #8
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	4603      	mov	r3, r0
 800bc64:	6039      	str	r1, [r7, #0]
 800bc66:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bc68:	79fb      	ldrb	r3, [r7, #7]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d105      	bne.n	800bc7a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bc6e:	683a      	ldr	r2, [r7, #0]
 800bc70:	4907      	ldr	r1, [pc, #28]	@ (800bc90 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bc72:	4808      	ldr	r0, [pc, #32]	@ (800bc94 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bc74:	f7ff fdc9 	bl	800b80a <USBD_GetString>
 800bc78:	e004      	b.n	800bc84 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bc7a:	683a      	ldr	r2, [r7, #0]
 800bc7c:	4904      	ldr	r1, [pc, #16]	@ (800bc90 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bc7e:	4805      	ldr	r0, [pc, #20]	@ (800bc94 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bc80:	f7ff fdc3 	bl	800b80a <USBD_GetString>
  }
  return USBD_StrDesc;
 800bc84:	4b02      	ldr	r3, [pc, #8]	@ (800bc90 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bc86:	4618      	mov	r0, r3
 800bc88:	3708      	adds	r7, #8
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	bd80      	pop	{r7, pc}
 800bc8e:	bf00      	nop
 800bc90:	20001608 	.word	0x20001608
 800bc94:	0800f110 	.word	0x0800f110

0800bc98 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc98:	b580      	push	{r7, lr}
 800bc9a:	b082      	sub	sp, #8
 800bc9c:	af00      	add	r7, sp, #0
 800bc9e:	4603      	mov	r3, r0
 800bca0:	6039      	str	r1, [r7, #0]
 800bca2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bca4:	79fb      	ldrb	r3, [r7, #7]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d105      	bne.n	800bcb6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bcaa:	683a      	ldr	r2, [r7, #0]
 800bcac:	4907      	ldr	r1, [pc, #28]	@ (800bccc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bcae:	4808      	ldr	r0, [pc, #32]	@ (800bcd0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bcb0:	f7ff fdab 	bl	800b80a <USBD_GetString>
 800bcb4:	e004      	b.n	800bcc0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bcb6:	683a      	ldr	r2, [r7, #0]
 800bcb8:	4904      	ldr	r1, [pc, #16]	@ (800bccc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bcba:	4805      	ldr	r0, [pc, #20]	@ (800bcd0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bcbc:	f7ff fda5 	bl	800b80a <USBD_GetString>
  }
  return USBD_StrDesc;
 800bcc0:	4b02      	ldr	r3, [pc, #8]	@ (800bccc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	3708      	adds	r7, #8
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	bd80      	pop	{r7, pc}
 800bcca:	bf00      	nop
 800bccc:	20001608 	.word	0x20001608
 800bcd0:	0800f11c 	.word	0x0800f11c

0800bcd4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b084      	sub	sp, #16
 800bcd8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bcda:	4b0f      	ldr	r3, [pc, #60]	@ (800bd18 <Get_SerialNum+0x44>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bce0:	4b0e      	ldr	r3, [pc, #56]	@ (800bd1c <Get_SerialNum+0x48>)
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bce6:	4b0e      	ldr	r3, [pc, #56]	@ (800bd20 <Get_SerialNum+0x4c>)
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bcec:	68fa      	ldr	r2, [r7, #12]
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	4413      	add	r3, r2
 800bcf2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d009      	beq.n	800bd0e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bcfa:	2208      	movs	r2, #8
 800bcfc:	4909      	ldr	r1, [pc, #36]	@ (800bd24 <Get_SerialNum+0x50>)
 800bcfe:	68f8      	ldr	r0, [r7, #12]
 800bd00:	f000 f814 	bl	800bd2c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bd04:	2204      	movs	r2, #4
 800bd06:	4908      	ldr	r1, [pc, #32]	@ (800bd28 <Get_SerialNum+0x54>)
 800bd08:	68b8      	ldr	r0, [r7, #8]
 800bd0a:	f000 f80f 	bl	800bd2c <IntToUnicode>
  }
}
 800bd0e:	bf00      	nop
 800bd10:	3710      	adds	r7, #16
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bd80      	pop	{r7, pc}
 800bd16:	bf00      	nop
 800bd18:	1fff7a10 	.word	0x1fff7a10
 800bd1c:	1fff7a14 	.word	0x1fff7a14
 800bd20:	1fff7a18 	.word	0x1fff7a18
 800bd24:	200001ae 	.word	0x200001ae
 800bd28:	200001be 	.word	0x200001be

0800bd2c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b087      	sub	sp, #28
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	60f8      	str	r0, [r7, #12]
 800bd34:	60b9      	str	r1, [r7, #8]
 800bd36:	4613      	mov	r3, r2
 800bd38:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bd3e:	2300      	movs	r3, #0
 800bd40:	75fb      	strb	r3, [r7, #23]
 800bd42:	e027      	b.n	800bd94 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	0f1b      	lsrs	r3, r3, #28
 800bd48:	2b09      	cmp	r3, #9
 800bd4a:	d80b      	bhi.n	800bd64 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	0f1b      	lsrs	r3, r3, #28
 800bd50:	b2da      	uxtb	r2, r3
 800bd52:	7dfb      	ldrb	r3, [r7, #23]
 800bd54:	005b      	lsls	r3, r3, #1
 800bd56:	4619      	mov	r1, r3
 800bd58:	68bb      	ldr	r3, [r7, #8]
 800bd5a:	440b      	add	r3, r1
 800bd5c:	3230      	adds	r2, #48	@ 0x30
 800bd5e:	b2d2      	uxtb	r2, r2
 800bd60:	701a      	strb	r2, [r3, #0]
 800bd62:	e00a      	b.n	800bd7a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	0f1b      	lsrs	r3, r3, #28
 800bd68:	b2da      	uxtb	r2, r3
 800bd6a:	7dfb      	ldrb	r3, [r7, #23]
 800bd6c:	005b      	lsls	r3, r3, #1
 800bd6e:	4619      	mov	r1, r3
 800bd70:	68bb      	ldr	r3, [r7, #8]
 800bd72:	440b      	add	r3, r1
 800bd74:	3237      	adds	r2, #55	@ 0x37
 800bd76:	b2d2      	uxtb	r2, r2
 800bd78:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	011b      	lsls	r3, r3, #4
 800bd7e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bd80:	7dfb      	ldrb	r3, [r7, #23]
 800bd82:	005b      	lsls	r3, r3, #1
 800bd84:	3301      	adds	r3, #1
 800bd86:	68ba      	ldr	r2, [r7, #8]
 800bd88:	4413      	add	r3, r2
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bd8e:	7dfb      	ldrb	r3, [r7, #23]
 800bd90:	3301      	adds	r3, #1
 800bd92:	75fb      	strb	r3, [r7, #23]
 800bd94:	7dfa      	ldrb	r2, [r7, #23]
 800bd96:	79fb      	ldrb	r3, [r7, #7]
 800bd98:	429a      	cmp	r2, r3
 800bd9a:	d3d3      	bcc.n	800bd44 <IntToUnicode+0x18>
  }
}
 800bd9c:	bf00      	nop
 800bd9e:	bf00      	nop
 800bda0:	371c      	adds	r7, #28
 800bda2:	46bd      	mov	sp, r7
 800bda4:	bc80      	pop	{r7}
 800bda6:	4770      	bx	lr

0800bda8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b08a      	sub	sp, #40	@ 0x28
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bdb0:	f107 0314 	add.w	r3, r7, #20
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	601a      	str	r2, [r3, #0]
 800bdb8:	605a      	str	r2, [r3, #4]
 800bdba:	609a      	str	r2, [r3, #8]
 800bdbc:	60da      	str	r2, [r3, #12]
 800bdbe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bdc8:	d147      	bne.n	800be5a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bdca:	2300      	movs	r3, #0
 800bdcc:	613b      	str	r3, [r7, #16]
 800bdce:	4b25      	ldr	r3, [pc, #148]	@ (800be64 <HAL_PCD_MspInit+0xbc>)
 800bdd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdd2:	4a24      	ldr	r2, [pc, #144]	@ (800be64 <HAL_PCD_MspInit+0xbc>)
 800bdd4:	f043 0301 	orr.w	r3, r3, #1
 800bdd8:	6313      	str	r3, [r2, #48]	@ 0x30
 800bdda:	4b22      	ldr	r3, [pc, #136]	@ (800be64 <HAL_PCD_MspInit+0xbc>)
 800bddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdde:	f003 0301 	and.w	r3, r3, #1
 800bde2:	613b      	str	r3, [r7, #16]
 800bde4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800bde6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bdea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bdec:	2300      	movs	r3, #0
 800bdee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bdf4:	f107 0314 	add.w	r3, r7, #20
 800bdf8:	4619      	mov	r1, r3
 800bdfa:	481b      	ldr	r0, [pc, #108]	@ (800be68 <HAL_PCD_MspInit+0xc0>)
 800bdfc:	f7f8 ffca 	bl	8004d94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800be00:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800be04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800be06:	2302      	movs	r3, #2
 800be08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be0a:	2300      	movs	r3, #0
 800be0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800be0e:	2303      	movs	r3, #3
 800be10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800be12:	230a      	movs	r3, #10
 800be14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800be16:	f107 0314 	add.w	r3, r7, #20
 800be1a:	4619      	mov	r1, r3
 800be1c:	4812      	ldr	r0, [pc, #72]	@ (800be68 <HAL_PCD_MspInit+0xc0>)
 800be1e:	f7f8 ffb9 	bl	8004d94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800be22:	4b10      	ldr	r3, [pc, #64]	@ (800be64 <HAL_PCD_MspInit+0xbc>)
 800be24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be26:	4a0f      	ldr	r2, [pc, #60]	@ (800be64 <HAL_PCD_MspInit+0xbc>)
 800be28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be2c:	6353      	str	r3, [r2, #52]	@ 0x34
 800be2e:	2300      	movs	r3, #0
 800be30:	60fb      	str	r3, [r7, #12]
 800be32:	4b0c      	ldr	r3, [pc, #48]	@ (800be64 <HAL_PCD_MspInit+0xbc>)
 800be34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be36:	4a0b      	ldr	r2, [pc, #44]	@ (800be64 <HAL_PCD_MspInit+0xbc>)
 800be38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800be3c:	6453      	str	r3, [r2, #68]	@ 0x44
 800be3e:	4b09      	ldr	r3, [pc, #36]	@ (800be64 <HAL_PCD_MspInit+0xbc>)
 800be40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800be46:	60fb      	str	r3, [r7, #12]
 800be48:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800be4a:	2200      	movs	r2, #0
 800be4c:	2100      	movs	r1, #0
 800be4e:	2043      	movs	r0, #67	@ 0x43
 800be50:	f7f8 ff69 	bl	8004d26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800be54:	2043      	movs	r0, #67	@ 0x43
 800be56:	f7f8 ff82 	bl	8004d5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800be5a:	bf00      	nop
 800be5c:	3728      	adds	r7, #40	@ 0x28
 800be5e:	46bd      	mov	sp, r7
 800be60:	bd80      	pop	{r7, pc}
 800be62:	bf00      	nop
 800be64:	40023800 	.word	0x40023800
 800be68:	40020000 	.word	0x40020000

0800be6c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b082      	sub	sp, #8
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8d3 2500 	ldr.w	r2, [r3, #1280]	@ 0x500
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800be80:	4619      	mov	r1, r3
 800be82:	4610      	mov	r0, r2
 800be84:	f7fe fd5b 	bl	800a93e <USBD_LL_SetupStage>
}
 800be88:	bf00      	nop
 800be8a:	3708      	adds	r7, #8
 800be8c:	46bd      	mov	sp, r7
 800be8e:	bd80      	pop	{r7, pc}

0800be90 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be90:	b580      	push	{r7, lr}
 800be92:	b082      	sub	sp, #8
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
 800be98:	460b      	mov	r3, r1
 800be9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	f8d3 0500 	ldr.w	r0, [r3, #1280]	@ 0x500
 800bea2:	78fa      	ldrb	r2, [r7, #3]
 800bea4:	6879      	ldr	r1, [r7, #4]
 800bea6:	4613      	mov	r3, r2
 800bea8:	00db      	lsls	r3, r3, #3
 800beaa:	4413      	add	r3, r2
 800beac:	009b      	lsls	r3, r3, #2
 800beae:	440b      	add	r3, r1
 800beb0:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800beb4:	681a      	ldr	r2, [r3, #0]
 800beb6:	78fb      	ldrb	r3, [r7, #3]
 800beb8:	4619      	mov	r1, r3
 800beba:	f7fe fd8d 	bl	800a9d8 <USBD_LL_DataOutStage>
}
 800bebe:	bf00      	nop
 800bec0:	3708      	adds	r7, #8
 800bec2:	46bd      	mov	sp, r7
 800bec4:	bd80      	pop	{r7, pc}

0800bec6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bec6:	b580      	push	{r7, lr}
 800bec8:	b082      	sub	sp, #8
 800beca:	af00      	add	r7, sp, #0
 800becc:	6078      	str	r0, [r7, #4]
 800bece:	460b      	mov	r3, r1
 800bed0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	f8d3 0500 	ldr.w	r0, [r3, #1280]	@ 0x500
 800bed8:	78fa      	ldrb	r2, [r7, #3]
 800beda:	6879      	ldr	r1, [r7, #4]
 800bedc:	4613      	mov	r3, r2
 800bede:	00db      	lsls	r3, r3, #3
 800bee0:	4413      	add	r3, r2
 800bee2:	009b      	lsls	r3, r3, #2
 800bee4:	440b      	add	r3, r1
 800bee6:	3348      	adds	r3, #72	@ 0x48
 800bee8:	681a      	ldr	r2, [r3, #0]
 800beea:	78fb      	ldrb	r3, [r7, #3]
 800beec:	4619      	mov	r1, r3
 800beee:	f7fe fde4 	bl	800aaba <USBD_LL_DataInStage>
}
 800bef2:	bf00      	nop
 800bef4:	3708      	adds	r7, #8
 800bef6:	46bd      	mov	sp, r7
 800bef8:	bd80      	pop	{r7, pc}

0800befa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800befa:	b580      	push	{r7, lr}
 800befc:	b082      	sub	sp, #8
 800befe:	af00      	add	r7, sp, #0
 800bf00:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f7fe fef4 	bl	800acf6 <USBD_LL_SOF>
}
 800bf0e:	bf00      	nop
 800bf10:	3708      	adds	r7, #8
 800bf12:	46bd      	mov	sp, r7
 800bf14:	bd80      	pop	{r7, pc}

0800bf16 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bf16:	b580      	push	{r7, lr}
 800bf18:	b084      	sub	sp, #16
 800bf1a:	af00      	add	r7, sp, #0
 800bf1c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bf1e:	2301      	movs	r3, #1
 800bf20:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	691b      	ldr	r3, [r3, #16]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d102      	bne.n	800bf30 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	73fb      	strb	r3, [r7, #15]
 800bf2e:	e008      	b.n	800bf42 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	691b      	ldr	r3, [r3, #16]
 800bf34:	2b02      	cmp	r3, #2
 800bf36:	d102      	bne.n	800bf3e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bf38:	2301      	movs	r3, #1
 800bf3a:	73fb      	strb	r3, [r7, #15]
 800bf3c:	e001      	b.n	800bf42 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bf3e:	f7f7 f804 	bl	8002f4a <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800bf48:	7bfa      	ldrb	r2, [r7, #15]
 800bf4a:	4611      	mov	r1, r2
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	f7fe fe9a 	bl	800ac86 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800bf58:	4618      	mov	r0, r3
 800bf5a:	f7fe fe53 	bl	800ac04 <USBD_LL_Reset>
}
 800bf5e:	bf00      	nop
 800bf60:	3710      	adds	r7, #16
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}
	...

0800bf68 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b082      	sub	sp, #8
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800bf76:	4618      	mov	r0, r3
 800bf78:	f7fe fe94 	bl	800aca4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	687a      	ldr	r2, [r7, #4]
 800bf88:	6812      	ldr	r2, [r2, #0]
 800bf8a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bf8e:	f043 0301 	orr.w	r3, r3, #1
 800bf92:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	6a1b      	ldr	r3, [r3, #32]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d005      	beq.n	800bfa8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bf9c:	4b04      	ldr	r3, [pc, #16]	@ (800bfb0 <HAL_PCD_SuspendCallback+0x48>)
 800bf9e:	691b      	ldr	r3, [r3, #16]
 800bfa0:	4a03      	ldr	r2, [pc, #12]	@ (800bfb0 <HAL_PCD_SuspendCallback+0x48>)
 800bfa2:	f043 0306 	orr.w	r3, r3, #6
 800bfa6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bfa8:	bf00      	nop
 800bfaa:	3708      	adds	r7, #8
 800bfac:	46bd      	mov	sp, r7
 800bfae:	bd80      	pop	{r7, pc}
 800bfb0:	e000ed00 	.word	0xe000ed00

0800bfb4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b082      	sub	sp, #8
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	f7fe fe82 	bl	800accc <USBD_LL_Resume>
}
 800bfc8:	bf00      	nop
 800bfca:	3708      	adds	r7, #8
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	bd80      	pop	{r7, pc}

0800bfd0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b082      	sub	sp, #8
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
 800bfd8:	460b      	mov	r3, r1
 800bfda:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800bfe2:	78fa      	ldrb	r2, [r7, #3]
 800bfe4:	4611      	mov	r1, r2
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f7fe feab 	bl	800ad42 <USBD_LL_IsoOUTIncomplete>
}
 800bfec:	bf00      	nop
 800bfee:	3708      	adds	r7, #8
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}

0800bff4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b082      	sub	sp, #8
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
 800bffc:	460b      	mov	r3, r1
 800bffe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800c006:	78fa      	ldrb	r2, [r7, #3]
 800c008:	4611      	mov	r1, r2
 800c00a:	4618      	mov	r0, r3
 800c00c:	f7fe fe8d 	bl	800ad2a <USBD_LL_IsoINIncomplete>
}
 800c010:	bf00      	nop
 800c012:	3708      	adds	r7, #8
 800c014:	46bd      	mov	sp, r7
 800c016:	bd80      	pop	{r7, pc}

0800c018 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b082      	sub	sp, #8
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800c026:	4618      	mov	r0, r3
 800c028:	f7fe fe97 	bl	800ad5a <USBD_LL_DevConnected>
}
 800c02c:	bf00      	nop
 800c02e:	3708      	adds	r7, #8
 800c030:	46bd      	mov	sp, r7
 800c032:	bd80      	pop	{r7, pc}

0800c034 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c034:	b580      	push	{r7, lr}
 800c036:	b082      	sub	sp, #8
 800c038:	af00      	add	r7, sp, #0
 800c03a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800c042:	4618      	mov	r0, r3
 800c044:	f7fe fe93 	bl	800ad6e <USBD_LL_DevDisconnected>
}
 800c048:	bf00      	nop
 800c04a:	3708      	adds	r7, #8
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bd80      	pop	{r7, pc}

0800c050 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b082      	sub	sp, #8
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	781b      	ldrb	r3, [r3, #0]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d139      	bne.n	800c0d4 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c060:	4a1f      	ldr	r2, [pc, #124]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f8c2 3500 	str.w	r3, [r2, #1280]	@ 0x500
  pdev->pData = &hpcd_USB_OTG_FS;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	4a1d      	ldr	r2, [pc, #116]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c06c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c070:	4b1b      	ldr	r3, [pc, #108]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c072:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c076:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c078:	4b19      	ldr	r3, [pc, #100]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c07a:	2204      	movs	r2, #4
 800c07c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c07e:	4b18      	ldr	r3, [pc, #96]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c080:	2202      	movs	r2, #2
 800c082:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c084:	4b16      	ldr	r3, [pc, #88]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c086:	2200      	movs	r2, #0
 800c088:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c08a:	4b15      	ldr	r3, [pc, #84]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c08c:	2202      	movs	r2, #2
 800c08e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c090:	4b13      	ldr	r3, [pc, #76]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c092:	2200      	movs	r2, #0
 800c094:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c096:	4b12      	ldr	r3, [pc, #72]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c098:	2200      	movs	r2, #0
 800c09a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800c09c:	4b10      	ldr	r3, [pc, #64]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c09e:	2201      	movs	r2, #1
 800c0a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c0a2:	4b0f      	ldr	r3, [pc, #60]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c0a8:	480d      	ldr	r0, [pc, #52]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c0aa:	f7f9 f859 	bl	8005160 <HAL_PCD_Init>
 800c0ae:	4603      	mov	r3, r0
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d001      	beq.n	800c0b8 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800c0b4:	f7f6 ff49 	bl	8002f4a <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c0b8:	2180      	movs	r1, #128	@ 0x80
 800c0ba:	4809      	ldr	r0, [pc, #36]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c0bc:	f7fa fa72 	bl	80065a4 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c0c0:	2240      	movs	r2, #64	@ 0x40
 800c0c2:	2100      	movs	r1, #0
 800c0c4:	4806      	ldr	r0, [pc, #24]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c0c6:	f7fa fa27 	bl	8006518 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c0ca:	2280      	movs	r2, #128	@ 0x80
 800c0cc:	2101      	movs	r1, #1
 800c0ce:	4804      	ldr	r0, [pc, #16]	@ (800c0e0 <USBD_LL_Init+0x90>)
 800c0d0:	f7fa fa22 	bl	8006518 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c0d4:	2300      	movs	r3, #0
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	3708      	adds	r7, #8
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bd80      	pop	{r7, pc}
 800c0de:	bf00      	nop
 800c0e0:	20001808 	.word	0x20001808

0800c0e4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b084      	sub	sp, #16
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f7f9 f94d 	bl	800539a <HAL_PCD_Start>
 800c100:	4603      	mov	r3, r0
 800c102:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c104:	7bfb      	ldrb	r3, [r7, #15]
 800c106:	4618      	mov	r0, r3
 800c108:	f000 f92e 	bl	800c368 <USBD_Get_USB_Status>
 800c10c:	4603      	mov	r3, r0
 800c10e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c110:	7bbb      	ldrb	r3, [r7, #14]
}
 800c112:	4618      	mov	r0, r3
 800c114:	3710      	adds	r7, #16
 800c116:	46bd      	mov	sp, r7
 800c118:	bd80      	pop	{r7, pc}

0800c11a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c11a:	b580      	push	{r7, lr}
 800c11c:	b084      	sub	sp, #16
 800c11e:	af00      	add	r7, sp, #0
 800c120:	6078      	str	r0, [r7, #4]
 800c122:	4608      	mov	r0, r1
 800c124:	4611      	mov	r1, r2
 800c126:	461a      	mov	r2, r3
 800c128:	4603      	mov	r3, r0
 800c12a:	70fb      	strb	r3, [r7, #3]
 800c12c:	460b      	mov	r3, r1
 800c12e:	70bb      	strb	r3, [r7, #2]
 800c130:	4613      	mov	r3, r2
 800c132:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c134:	2300      	movs	r3, #0
 800c136:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c138:	2300      	movs	r3, #0
 800c13a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800c142:	78bb      	ldrb	r3, [r7, #2]
 800c144:	883a      	ldrh	r2, [r7, #0]
 800c146:	78f9      	ldrb	r1, [r7, #3]
 800c148:	f7f9 fdff 	bl	8005d4a <HAL_PCD_EP_Open>
 800c14c:	4603      	mov	r3, r0
 800c14e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c150:	7bfb      	ldrb	r3, [r7, #15]
 800c152:	4618      	mov	r0, r3
 800c154:	f000 f908 	bl	800c368 <USBD_Get_USB_Status>
 800c158:	4603      	mov	r3, r0
 800c15a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c15c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c15e:	4618      	mov	r0, r3
 800c160:	3710      	adds	r7, #16
 800c162:	46bd      	mov	sp, r7
 800c164:	bd80      	pop	{r7, pc}

0800c166 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c166:	b580      	push	{r7, lr}
 800c168:	b084      	sub	sp, #16
 800c16a:	af00      	add	r7, sp, #0
 800c16c:	6078      	str	r0, [r7, #4]
 800c16e:	460b      	mov	r3, r1
 800c170:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c172:	2300      	movs	r3, #0
 800c174:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c176:	2300      	movs	r3, #0
 800c178:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c180:	78fa      	ldrb	r2, [r7, #3]
 800c182:	4611      	mov	r1, r2
 800c184:	4618      	mov	r0, r3
 800c186:	f7f9 fe48 	bl	8005e1a <HAL_PCD_EP_Close>
 800c18a:	4603      	mov	r3, r0
 800c18c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c18e:	7bfb      	ldrb	r3, [r7, #15]
 800c190:	4618      	mov	r0, r3
 800c192:	f000 f8e9 	bl	800c368 <USBD_Get_USB_Status>
 800c196:	4603      	mov	r3, r0
 800c198:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c19a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c19c:	4618      	mov	r0, r3
 800c19e:	3710      	adds	r7, #16
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	bd80      	pop	{r7, pc}

0800c1a4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b084      	sub	sp, #16
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
 800c1ac:	460b      	mov	r3, r1
 800c1ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c1be:	78fa      	ldrb	r2, [r7, #3]
 800c1c0:	4611      	mov	r1, r2
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	f7f9 ff01 	bl	8005fca <HAL_PCD_EP_SetStall>
 800c1c8:	4603      	mov	r3, r0
 800c1ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c1cc:	7bfb      	ldrb	r3, [r7, #15]
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f000 f8ca 	bl	800c368 <USBD_Get_USB_Status>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c1d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3710      	adds	r7, #16
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	bd80      	pop	{r7, pc}

0800c1e2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c1e2:	b580      	push	{r7, lr}
 800c1e4:	b084      	sub	sp, #16
 800c1e6:	af00      	add	r7, sp, #0
 800c1e8:	6078      	str	r0, [r7, #4]
 800c1ea:	460b      	mov	r3, r1
 800c1ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c1fc:	78fa      	ldrb	r2, [r7, #3]
 800c1fe:	4611      	mov	r1, r2
 800c200:	4618      	mov	r0, r3
 800c202:	f7f9 ff46 	bl	8006092 <HAL_PCD_EP_ClrStall>
 800c206:	4603      	mov	r3, r0
 800c208:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c20a:	7bfb      	ldrb	r3, [r7, #15]
 800c20c:	4618      	mov	r0, r3
 800c20e:	f000 f8ab 	bl	800c368 <USBD_Get_USB_Status>
 800c212:	4603      	mov	r3, r0
 800c214:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c216:	7bbb      	ldrb	r3, [r7, #14]
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3710      	adds	r7, #16
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}

0800c220 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c220:	b480      	push	{r7}
 800c222:	b085      	sub	sp, #20
 800c224:	af00      	add	r7, sp, #0
 800c226:	6078      	str	r0, [r7, #4]
 800c228:	460b      	mov	r3, r1
 800c22a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c232:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c234:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	da0b      	bge.n	800c254 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c23c:	78fb      	ldrb	r3, [r7, #3]
 800c23e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c242:	68f9      	ldr	r1, [r7, #12]
 800c244:	4613      	mov	r3, r2
 800c246:	00db      	lsls	r3, r3, #3
 800c248:	4413      	add	r3, r2
 800c24a:	009b      	lsls	r3, r3, #2
 800c24c:	440b      	add	r3, r1
 800c24e:	333e      	adds	r3, #62	@ 0x3e
 800c250:	781b      	ldrb	r3, [r3, #0]
 800c252:	e00b      	b.n	800c26c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c254:	78fb      	ldrb	r3, [r7, #3]
 800c256:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c25a:	68f9      	ldr	r1, [r7, #12]
 800c25c:	4613      	mov	r3, r2
 800c25e:	00db      	lsls	r3, r3, #3
 800c260:	4413      	add	r3, r2
 800c262:	009b      	lsls	r3, r3, #2
 800c264:	440b      	add	r3, r1
 800c266:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800c26a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c26c:	4618      	mov	r0, r3
 800c26e:	3714      	adds	r7, #20
 800c270:	46bd      	mov	sp, r7
 800c272:	bc80      	pop	{r7}
 800c274:	4770      	bx	lr

0800c276 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c276:	b580      	push	{r7, lr}
 800c278:	b084      	sub	sp, #16
 800c27a:	af00      	add	r7, sp, #0
 800c27c:	6078      	str	r0, [r7, #4]
 800c27e:	460b      	mov	r3, r1
 800c280:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c282:	2300      	movs	r3, #0
 800c284:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c286:	2300      	movs	r3, #0
 800c288:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c290:	78fa      	ldrb	r2, [r7, #3]
 800c292:	4611      	mov	r1, r2
 800c294:	4618      	mov	r0, r3
 800c296:	f7f9 fd33 	bl	8005d00 <HAL_PCD_SetAddress>
 800c29a:	4603      	mov	r3, r0
 800c29c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c29e:	7bfb      	ldrb	r3, [r7, #15]
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	f000 f861 	bl	800c368 <USBD_Get_USB_Status>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c2aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	3710      	adds	r7, #16
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bd80      	pop	{r7, pc}

0800c2b4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b086      	sub	sp, #24
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	60f8      	str	r0, [r7, #12]
 800c2bc:	607a      	str	r2, [r7, #4]
 800c2be:	461a      	mov	r2, r3
 800c2c0:	460b      	mov	r3, r1
 800c2c2:	72fb      	strb	r3, [r7, #11]
 800c2c4:	4613      	mov	r3, r2
 800c2c6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800c2d6:	893b      	ldrh	r3, [r7, #8]
 800c2d8:	7af9      	ldrb	r1, [r7, #11]
 800c2da:	687a      	ldr	r2, [r7, #4]
 800c2dc:	f7f9 fe3a 	bl	8005f54 <HAL_PCD_EP_Transmit>
 800c2e0:	4603      	mov	r3, r0
 800c2e2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c2e4:	7dfb      	ldrb	r3, [r7, #23]
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f000 f83e 	bl	800c368 <USBD_Get_USB_Status>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c2f0:	7dbb      	ldrb	r3, [r7, #22]
}
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	3718      	adds	r7, #24
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	bd80      	pop	{r7, pc}

0800c2fa <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c2fa:	b580      	push	{r7, lr}
 800c2fc:	b086      	sub	sp, #24
 800c2fe:	af00      	add	r7, sp, #0
 800c300:	60f8      	str	r0, [r7, #12]
 800c302:	607a      	str	r2, [r7, #4]
 800c304:	461a      	mov	r2, r3
 800c306:	460b      	mov	r3, r1
 800c308:	72fb      	strb	r3, [r7, #11]
 800c30a:	4613      	mov	r3, r2
 800c30c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c30e:	2300      	movs	r3, #0
 800c310:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c312:	2300      	movs	r3, #0
 800c314:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800c31c:	893b      	ldrh	r3, [r7, #8]
 800c31e:	7af9      	ldrb	r1, [r7, #11]
 800c320:	687a      	ldr	r2, [r7, #4]
 800c322:	f7f9 fdc4 	bl	8005eae <HAL_PCD_EP_Receive>
 800c326:	4603      	mov	r3, r0
 800c328:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c32a:	7dfb      	ldrb	r3, [r7, #23]
 800c32c:	4618      	mov	r0, r3
 800c32e:	f000 f81b 	bl	800c368 <USBD_Get_USB_Status>
 800c332:	4603      	mov	r3, r0
 800c334:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c336:	7dbb      	ldrb	r3, [r7, #22]
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3718      	adds	r7, #24
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}

0800c340 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	b082      	sub	sp, #8
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
 800c348:	460b      	mov	r3, r1
 800c34a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c352:	78fa      	ldrb	r2, [r7, #3]
 800c354:	4611      	mov	r1, r2
 800c356:	4618      	mov	r0, r3
 800c358:	f7f9 fde5 	bl	8005f26 <HAL_PCD_EP_GetRxCount>
 800c35c:	4603      	mov	r3, r0
}
 800c35e:	4618      	mov	r0, r3
 800c360:	3708      	adds	r7, #8
 800c362:	46bd      	mov	sp, r7
 800c364:	bd80      	pop	{r7, pc}
	...

0800c368 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c368:	b480      	push	{r7}
 800c36a:	b085      	sub	sp, #20
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	4603      	mov	r3, r0
 800c370:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c372:	2300      	movs	r3, #0
 800c374:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c376:	79fb      	ldrb	r3, [r7, #7]
 800c378:	2b03      	cmp	r3, #3
 800c37a:	d817      	bhi.n	800c3ac <USBD_Get_USB_Status+0x44>
 800c37c:	a201      	add	r2, pc, #4	@ (adr r2, 800c384 <USBD_Get_USB_Status+0x1c>)
 800c37e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c382:	bf00      	nop
 800c384:	0800c395 	.word	0x0800c395
 800c388:	0800c39b 	.word	0x0800c39b
 800c38c:	0800c3a1 	.word	0x0800c3a1
 800c390:	0800c3a7 	.word	0x0800c3a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c394:	2300      	movs	r3, #0
 800c396:	73fb      	strb	r3, [r7, #15]
    break;
 800c398:	e00b      	b.n	800c3b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c39a:	2302      	movs	r3, #2
 800c39c:	73fb      	strb	r3, [r7, #15]
    break;
 800c39e:	e008      	b.n	800c3b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c3a0:	2301      	movs	r3, #1
 800c3a2:	73fb      	strb	r3, [r7, #15]
    break;
 800c3a4:	e005      	b.n	800c3b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c3a6:	2302      	movs	r3, #2
 800c3a8:	73fb      	strb	r3, [r7, #15]
    break;
 800c3aa:	e002      	b.n	800c3b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c3ac:	2302      	movs	r3, #2
 800c3ae:	73fb      	strb	r3, [r7, #15]
    break;
 800c3b0:	bf00      	nop
  }
  return usb_status;
 800c3b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	3714      	adds	r7, #20
 800c3b8:	46bd      	mov	sp, r7
 800c3ba:	bc80      	pop	{r7}
 800c3bc:	4770      	bx	lr
 800c3be:	bf00      	nop

0800c3c0 <malloc>:
 800c3c0:	4b02      	ldr	r3, [pc, #8]	@ (800c3cc <malloc+0xc>)
 800c3c2:	4601      	mov	r1, r0
 800c3c4:	6818      	ldr	r0, [r3, #0]
 800c3c6:	f000 b82d 	b.w	800c424 <_malloc_r>
 800c3ca:	bf00      	nop
 800c3cc:	200001d4 	.word	0x200001d4

0800c3d0 <free>:
 800c3d0:	4b02      	ldr	r3, [pc, #8]	@ (800c3dc <free+0xc>)
 800c3d2:	4601      	mov	r1, r0
 800c3d4:	6818      	ldr	r0, [r3, #0]
 800c3d6:	f001 bd03 	b.w	800dde0 <_free_r>
 800c3da:	bf00      	nop
 800c3dc:	200001d4 	.word	0x200001d4

0800c3e0 <sbrk_aligned>:
 800c3e0:	b570      	push	{r4, r5, r6, lr}
 800c3e2:	4e0f      	ldr	r6, [pc, #60]	@ (800c420 <sbrk_aligned+0x40>)
 800c3e4:	460c      	mov	r4, r1
 800c3e6:	6831      	ldr	r1, [r6, #0]
 800c3e8:	4605      	mov	r5, r0
 800c3ea:	b911      	cbnz	r1, 800c3f2 <sbrk_aligned+0x12>
 800c3ec:	f000 fe48 	bl	800d080 <_sbrk_r>
 800c3f0:	6030      	str	r0, [r6, #0]
 800c3f2:	4621      	mov	r1, r4
 800c3f4:	4628      	mov	r0, r5
 800c3f6:	f000 fe43 	bl	800d080 <_sbrk_r>
 800c3fa:	1c43      	adds	r3, r0, #1
 800c3fc:	d103      	bne.n	800c406 <sbrk_aligned+0x26>
 800c3fe:	f04f 34ff 	mov.w	r4, #4294967295
 800c402:	4620      	mov	r0, r4
 800c404:	bd70      	pop	{r4, r5, r6, pc}
 800c406:	1cc4      	adds	r4, r0, #3
 800c408:	f024 0403 	bic.w	r4, r4, #3
 800c40c:	42a0      	cmp	r0, r4
 800c40e:	d0f8      	beq.n	800c402 <sbrk_aligned+0x22>
 800c410:	1a21      	subs	r1, r4, r0
 800c412:	4628      	mov	r0, r5
 800c414:	f000 fe34 	bl	800d080 <_sbrk_r>
 800c418:	3001      	adds	r0, #1
 800c41a:	d1f2      	bne.n	800c402 <sbrk_aligned+0x22>
 800c41c:	e7ef      	b.n	800c3fe <sbrk_aligned+0x1e>
 800c41e:	bf00      	nop
 800c420:	20001d0c 	.word	0x20001d0c

0800c424 <_malloc_r>:
 800c424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c428:	1ccd      	adds	r5, r1, #3
 800c42a:	f025 0503 	bic.w	r5, r5, #3
 800c42e:	3508      	adds	r5, #8
 800c430:	2d0c      	cmp	r5, #12
 800c432:	bf38      	it	cc
 800c434:	250c      	movcc	r5, #12
 800c436:	2d00      	cmp	r5, #0
 800c438:	4606      	mov	r6, r0
 800c43a:	db01      	blt.n	800c440 <_malloc_r+0x1c>
 800c43c:	42a9      	cmp	r1, r5
 800c43e:	d904      	bls.n	800c44a <_malloc_r+0x26>
 800c440:	230c      	movs	r3, #12
 800c442:	6033      	str	r3, [r6, #0]
 800c444:	2000      	movs	r0, #0
 800c446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c44a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c520 <_malloc_r+0xfc>
 800c44e:	f000 f869 	bl	800c524 <__malloc_lock>
 800c452:	f8d8 3000 	ldr.w	r3, [r8]
 800c456:	461c      	mov	r4, r3
 800c458:	bb44      	cbnz	r4, 800c4ac <_malloc_r+0x88>
 800c45a:	4629      	mov	r1, r5
 800c45c:	4630      	mov	r0, r6
 800c45e:	f7ff ffbf 	bl	800c3e0 <sbrk_aligned>
 800c462:	1c43      	adds	r3, r0, #1
 800c464:	4604      	mov	r4, r0
 800c466:	d158      	bne.n	800c51a <_malloc_r+0xf6>
 800c468:	f8d8 4000 	ldr.w	r4, [r8]
 800c46c:	4627      	mov	r7, r4
 800c46e:	2f00      	cmp	r7, #0
 800c470:	d143      	bne.n	800c4fa <_malloc_r+0xd6>
 800c472:	2c00      	cmp	r4, #0
 800c474:	d04b      	beq.n	800c50e <_malloc_r+0xea>
 800c476:	6823      	ldr	r3, [r4, #0]
 800c478:	4639      	mov	r1, r7
 800c47a:	4630      	mov	r0, r6
 800c47c:	eb04 0903 	add.w	r9, r4, r3
 800c480:	f000 fdfe 	bl	800d080 <_sbrk_r>
 800c484:	4581      	cmp	r9, r0
 800c486:	d142      	bne.n	800c50e <_malloc_r+0xea>
 800c488:	6821      	ldr	r1, [r4, #0]
 800c48a:	4630      	mov	r0, r6
 800c48c:	1a6d      	subs	r5, r5, r1
 800c48e:	4629      	mov	r1, r5
 800c490:	f7ff ffa6 	bl	800c3e0 <sbrk_aligned>
 800c494:	3001      	adds	r0, #1
 800c496:	d03a      	beq.n	800c50e <_malloc_r+0xea>
 800c498:	6823      	ldr	r3, [r4, #0]
 800c49a:	442b      	add	r3, r5
 800c49c:	6023      	str	r3, [r4, #0]
 800c49e:	f8d8 3000 	ldr.w	r3, [r8]
 800c4a2:	685a      	ldr	r2, [r3, #4]
 800c4a4:	bb62      	cbnz	r2, 800c500 <_malloc_r+0xdc>
 800c4a6:	f8c8 7000 	str.w	r7, [r8]
 800c4aa:	e00f      	b.n	800c4cc <_malloc_r+0xa8>
 800c4ac:	6822      	ldr	r2, [r4, #0]
 800c4ae:	1b52      	subs	r2, r2, r5
 800c4b0:	d420      	bmi.n	800c4f4 <_malloc_r+0xd0>
 800c4b2:	2a0b      	cmp	r2, #11
 800c4b4:	d917      	bls.n	800c4e6 <_malloc_r+0xc2>
 800c4b6:	1961      	adds	r1, r4, r5
 800c4b8:	42a3      	cmp	r3, r4
 800c4ba:	6025      	str	r5, [r4, #0]
 800c4bc:	bf18      	it	ne
 800c4be:	6059      	strne	r1, [r3, #4]
 800c4c0:	6863      	ldr	r3, [r4, #4]
 800c4c2:	bf08      	it	eq
 800c4c4:	f8c8 1000 	streq.w	r1, [r8]
 800c4c8:	5162      	str	r2, [r4, r5]
 800c4ca:	604b      	str	r3, [r1, #4]
 800c4cc:	4630      	mov	r0, r6
 800c4ce:	f000 f82f 	bl	800c530 <__malloc_unlock>
 800c4d2:	f104 000b 	add.w	r0, r4, #11
 800c4d6:	1d23      	adds	r3, r4, #4
 800c4d8:	f020 0007 	bic.w	r0, r0, #7
 800c4dc:	1ac2      	subs	r2, r0, r3
 800c4de:	bf1c      	itt	ne
 800c4e0:	1a1b      	subne	r3, r3, r0
 800c4e2:	50a3      	strne	r3, [r4, r2]
 800c4e4:	e7af      	b.n	800c446 <_malloc_r+0x22>
 800c4e6:	6862      	ldr	r2, [r4, #4]
 800c4e8:	42a3      	cmp	r3, r4
 800c4ea:	bf0c      	ite	eq
 800c4ec:	f8c8 2000 	streq.w	r2, [r8]
 800c4f0:	605a      	strne	r2, [r3, #4]
 800c4f2:	e7eb      	b.n	800c4cc <_malloc_r+0xa8>
 800c4f4:	4623      	mov	r3, r4
 800c4f6:	6864      	ldr	r4, [r4, #4]
 800c4f8:	e7ae      	b.n	800c458 <_malloc_r+0x34>
 800c4fa:	463c      	mov	r4, r7
 800c4fc:	687f      	ldr	r7, [r7, #4]
 800c4fe:	e7b6      	b.n	800c46e <_malloc_r+0x4a>
 800c500:	461a      	mov	r2, r3
 800c502:	685b      	ldr	r3, [r3, #4]
 800c504:	42a3      	cmp	r3, r4
 800c506:	d1fb      	bne.n	800c500 <_malloc_r+0xdc>
 800c508:	2300      	movs	r3, #0
 800c50a:	6053      	str	r3, [r2, #4]
 800c50c:	e7de      	b.n	800c4cc <_malloc_r+0xa8>
 800c50e:	230c      	movs	r3, #12
 800c510:	4630      	mov	r0, r6
 800c512:	6033      	str	r3, [r6, #0]
 800c514:	f000 f80c 	bl	800c530 <__malloc_unlock>
 800c518:	e794      	b.n	800c444 <_malloc_r+0x20>
 800c51a:	6005      	str	r5, [r0, #0]
 800c51c:	e7d6      	b.n	800c4cc <_malloc_r+0xa8>
 800c51e:	bf00      	nop
 800c520:	20001d10 	.word	0x20001d10

0800c524 <__malloc_lock>:
 800c524:	4801      	ldr	r0, [pc, #4]	@ (800c52c <__malloc_lock+0x8>)
 800c526:	f000 bdf8 	b.w	800d11a <__retarget_lock_acquire_recursive>
 800c52a:	bf00      	nop
 800c52c:	20001e54 	.word	0x20001e54

0800c530 <__malloc_unlock>:
 800c530:	4801      	ldr	r0, [pc, #4]	@ (800c538 <__malloc_unlock+0x8>)
 800c532:	f000 bdf3 	b.w	800d11c <__retarget_lock_release_recursive>
 800c536:	bf00      	nop
 800c538:	20001e54 	.word	0x20001e54

0800c53c <__cvt>:
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c542:	461d      	mov	r5, r3
 800c544:	bfbb      	ittet	lt
 800c546:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800c54a:	461d      	movlt	r5, r3
 800c54c:	2300      	movge	r3, #0
 800c54e:	232d      	movlt	r3, #45	@ 0x2d
 800c550:	b088      	sub	sp, #32
 800c552:	4614      	mov	r4, r2
 800c554:	bfb8      	it	lt
 800c556:	4614      	movlt	r4, r2
 800c558:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c55a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800c55c:	7013      	strb	r3, [r2, #0]
 800c55e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c560:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800c564:	f023 0820 	bic.w	r8, r3, #32
 800c568:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c56c:	d005      	beq.n	800c57a <__cvt+0x3e>
 800c56e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c572:	d100      	bne.n	800c576 <__cvt+0x3a>
 800c574:	3601      	adds	r6, #1
 800c576:	2302      	movs	r3, #2
 800c578:	e000      	b.n	800c57c <__cvt+0x40>
 800c57a:	2303      	movs	r3, #3
 800c57c:	aa07      	add	r2, sp, #28
 800c57e:	9204      	str	r2, [sp, #16]
 800c580:	aa06      	add	r2, sp, #24
 800c582:	e9cd a202 	strd	sl, r2, [sp, #8]
 800c586:	e9cd 3600 	strd	r3, r6, [sp]
 800c58a:	4622      	mov	r2, r4
 800c58c:	462b      	mov	r3, r5
 800c58e:	f000 fe5f 	bl	800d250 <_dtoa_r>
 800c592:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c596:	4607      	mov	r7, r0
 800c598:	d119      	bne.n	800c5ce <__cvt+0x92>
 800c59a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c59c:	07db      	lsls	r3, r3, #31
 800c59e:	d50e      	bpl.n	800c5be <__cvt+0x82>
 800c5a0:	eb00 0906 	add.w	r9, r0, r6
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	4620      	mov	r0, r4
 800c5aa:	4629      	mov	r1, r5
 800c5ac:	f7f4 fa38 	bl	8000a20 <__aeabi_dcmpeq>
 800c5b0:	b108      	cbz	r0, 800c5b6 <__cvt+0x7a>
 800c5b2:	f8cd 901c 	str.w	r9, [sp, #28]
 800c5b6:	2230      	movs	r2, #48	@ 0x30
 800c5b8:	9b07      	ldr	r3, [sp, #28]
 800c5ba:	454b      	cmp	r3, r9
 800c5bc:	d31e      	bcc.n	800c5fc <__cvt+0xc0>
 800c5be:	4638      	mov	r0, r7
 800c5c0:	9b07      	ldr	r3, [sp, #28]
 800c5c2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c5c4:	1bdb      	subs	r3, r3, r7
 800c5c6:	6013      	str	r3, [r2, #0]
 800c5c8:	b008      	add	sp, #32
 800c5ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5ce:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c5d2:	eb00 0906 	add.w	r9, r0, r6
 800c5d6:	d1e5      	bne.n	800c5a4 <__cvt+0x68>
 800c5d8:	7803      	ldrb	r3, [r0, #0]
 800c5da:	2b30      	cmp	r3, #48	@ 0x30
 800c5dc:	d10a      	bne.n	800c5f4 <__cvt+0xb8>
 800c5de:	2200      	movs	r2, #0
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	4620      	mov	r0, r4
 800c5e4:	4629      	mov	r1, r5
 800c5e6:	f7f4 fa1b 	bl	8000a20 <__aeabi_dcmpeq>
 800c5ea:	b918      	cbnz	r0, 800c5f4 <__cvt+0xb8>
 800c5ec:	f1c6 0601 	rsb	r6, r6, #1
 800c5f0:	f8ca 6000 	str.w	r6, [sl]
 800c5f4:	f8da 3000 	ldr.w	r3, [sl]
 800c5f8:	4499      	add	r9, r3
 800c5fa:	e7d3      	b.n	800c5a4 <__cvt+0x68>
 800c5fc:	1c59      	adds	r1, r3, #1
 800c5fe:	9107      	str	r1, [sp, #28]
 800c600:	701a      	strb	r2, [r3, #0]
 800c602:	e7d9      	b.n	800c5b8 <__cvt+0x7c>

0800c604 <__exponent>:
 800c604:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c606:	2900      	cmp	r1, #0
 800c608:	bfb6      	itet	lt
 800c60a:	232d      	movlt	r3, #45	@ 0x2d
 800c60c:	232b      	movge	r3, #43	@ 0x2b
 800c60e:	4249      	neglt	r1, r1
 800c610:	2909      	cmp	r1, #9
 800c612:	7002      	strb	r2, [r0, #0]
 800c614:	7043      	strb	r3, [r0, #1]
 800c616:	dd29      	ble.n	800c66c <__exponent+0x68>
 800c618:	f10d 0307 	add.w	r3, sp, #7
 800c61c:	461d      	mov	r5, r3
 800c61e:	270a      	movs	r7, #10
 800c620:	fbb1 f6f7 	udiv	r6, r1, r7
 800c624:	461a      	mov	r2, r3
 800c626:	fb07 1416 	mls	r4, r7, r6, r1
 800c62a:	3430      	adds	r4, #48	@ 0x30
 800c62c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c630:	460c      	mov	r4, r1
 800c632:	2c63      	cmp	r4, #99	@ 0x63
 800c634:	4631      	mov	r1, r6
 800c636:	f103 33ff 	add.w	r3, r3, #4294967295
 800c63a:	dcf1      	bgt.n	800c620 <__exponent+0x1c>
 800c63c:	3130      	adds	r1, #48	@ 0x30
 800c63e:	1e94      	subs	r4, r2, #2
 800c640:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c644:	4623      	mov	r3, r4
 800c646:	1c41      	adds	r1, r0, #1
 800c648:	42ab      	cmp	r3, r5
 800c64a:	d30a      	bcc.n	800c662 <__exponent+0x5e>
 800c64c:	f10d 0309 	add.w	r3, sp, #9
 800c650:	1a9b      	subs	r3, r3, r2
 800c652:	42ac      	cmp	r4, r5
 800c654:	bf88      	it	hi
 800c656:	2300      	movhi	r3, #0
 800c658:	3302      	adds	r3, #2
 800c65a:	4403      	add	r3, r0
 800c65c:	1a18      	subs	r0, r3, r0
 800c65e:	b003      	add	sp, #12
 800c660:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c662:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c666:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c66a:	e7ed      	b.n	800c648 <__exponent+0x44>
 800c66c:	2330      	movs	r3, #48	@ 0x30
 800c66e:	3130      	adds	r1, #48	@ 0x30
 800c670:	7083      	strb	r3, [r0, #2]
 800c672:	70c1      	strb	r1, [r0, #3]
 800c674:	1d03      	adds	r3, r0, #4
 800c676:	e7f1      	b.n	800c65c <__exponent+0x58>

0800c678 <_printf_float>:
 800c678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c67c:	b091      	sub	sp, #68	@ 0x44
 800c67e:	460c      	mov	r4, r1
 800c680:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800c684:	4616      	mov	r6, r2
 800c686:	461f      	mov	r7, r3
 800c688:	4605      	mov	r5, r0
 800c68a:	f000 fcc1 	bl	800d010 <_localeconv_r>
 800c68e:	6803      	ldr	r3, [r0, #0]
 800c690:	4618      	mov	r0, r3
 800c692:	9308      	str	r3, [sp, #32]
 800c694:	f7f3 fd98 	bl	80001c8 <strlen>
 800c698:	2300      	movs	r3, #0
 800c69a:	930e      	str	r3, [sp, #56]	@ 0x38
 800c69c:	f8d8 3000 	ldr.w	r3, [r8]
 800c6a0:	9009      	str	r0, [sp, #36]	@ 0x24
 800c6a2:	3307      	adds	r3, #7
 800c6a4:	f023 0307 	bic.w	r3, r3, #7
 800c6a8:	f103 0208 	add.w	r2, r3, #8
 800c6ac:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c6b0:	f8d4 b000 	ldr.w	fp, [r4]
 800c6b4:	f8c8 2000 	str.w	r2, [r8]
 800c6b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c6bc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c6c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c6c2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c6c6:	f04f 32ff 	mov.w	r2, #4294967295
 800c6ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c6ce:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c6d2:	4b9c      	ldr	r3, [pc, #624]	@ (800c944 <_printf_float+0x2cc>)
 800c6d4:	f7f4 f9d6 	bl	8000a84 <__aeabi_dcmpun>
 800c6d8:	bb70      	cbnz	r0, 800c738 <_printf_float+0xc0>
 800c6da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c6de:	f04f 32ff 	mov.w	r2, #4294967295
 800c6e2:	4b98      	ldr	r3, [pc, #608]	@ (800c944 <_printf_float+0x2cc>)
 800c6e4:	f7f4 f9b0 	bl	8000a48 <__aeabi_dcmple>
 800c6e8:	bb30      	cbnz	r0, 800c738 <_printf_float+0xc0>
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	4640      	mov	r0, r8
 800c6f0:	4649      	mov	r1, r9
 800c6f2:	f7f4 f99f 	bl	8000a34 <__aeabi_dcmplt>
 800c6f6:	b110      	cbz	r0, 800c6fe <_printf_float+0x86>
 800c6f8:	232d      	movs	r3, #45	@ 0x2d
 800c6fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6fe:	4a92      	ldr	r2, [pc, #584]	@ (800c948 <_printf_float+0x2d0>)
 800c700:	4b92      	ldr	r3, [pc, #584]	@ (800c94c <_printf_float+0x2d4>)
 800c702:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c706:	bf94      	ite	ls
 800c708:	4690      	movls	r8, r2
 800c70a:	4698      	movhi	r8, r3
 800c70c:	2303      	movs	r3, #3
 800c70e:	f04f 0900 	mov.w	r9, #0
 800c712:	6123      	str	r3, [r4, #16]
 800c714:	f02b 0304 	bic.w	r3, fp, #4
 800c718:	6023      	str	r3, [r4, #0]
 800c71a:	4633      	mov	r3, r6
 800c71c:	4621      	mov	r1, r4
 800c71e:	4628      	mov	r0, r5
 800c720:	9700      	str	r7, [sp, #0]
 800c722:	aa0f      	add	r2, sp, #60	@ 0x3c
 800c724:	f000 f9d4 	bl	800cad0 <_printf_common>
 800c728:	3001      	adds	r0, #1
 800c72a:	f040 8090 	bne.w	800c84e <_printf_float+0x1d6>
 800c72e:	f04f 30ff 	mov.w	r0, #4294967295
 800c732:	b011      	add	sp, #68	@ 0x44
 800c734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c738:	4642      	mov	r2, r8
 800c73a:	464b      	mov	r3, r9
 800c73c:	4640      	mov	r0, r8
 800c73e:	4649      	mov	r1, r9
 800c740:	f7f4 f9a0 	bl	8000a84 <__aeabi_dcmpun>
 800c744:	b148      	cbz	r0, 800c75a <_printf_float+0xe2>
 800c746:	464b      	mov	r3, r9
 800c748:	2b00      	cmp	r3, #0
 800c74a:	bfb8      	it	lt
 800c74c:	232d      	movlt	r3, #45	@ 0x2d
 800c74e:	4a80      	ldr	r2, [pc, #512]	@ (800c950 <_printf_float+0x2d8>)
 800c750:	bfb8      	it	lt
 800c752:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c756:	4b7f      	ldr	r3, [pc, #508]	@ (800c954 <_printf_float+0x2dc>)
 800c758:	e7d3      	b.n	800c702 <_printf_float+0x8a>
 800c75a:	6863      	ldr	r3, [r4, #4]
 800c75c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800c760:	1c5a      	adds	r2, r3, #1
 800c762:	d13f      	bne.n	800c7e4 <_printf_float+0x16c>
 800c764:	2306      	movs	r3, #6
 800c766:	6063      	str	r3, [r4, #4]
 800c768:	2200      	movs	r2, #0
 800c76a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800c76e:	6023      	str	r3, [r4, #0]
 800c770:	9206      	str	r2, [sp, #24]
 800c772:	aa0e      	add	r2, sp, #56	@ 0x38
 800c774:	e9cd a204 	strd	sl, r2, [sp, #16]
 800c778:	aa0d      	add	r2, sp, #52	@ 0x34
 800c77a:	9203      	str	r2, [sp, #12]
 800c77c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800c780:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c784:	6863      	ldr	r3, [r4, #4]
 800c786:	4642      	mov	r2, r8
 800c788:	9300      	str	r3, [sp, #0]
 800c78a:	4628      	mov	r0, r5
 800c78c:	464b      	mov	r3, r9
 800c78e:	910a      	str	r1, [sp, #40]	@ 0x28
 800c790:	f7ff fed4 	bl	800c53c <__cvt>
 800c794:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c796:	4680      	mov	r8, r0
 800c798:	2947      	cmp	r1, #71	@ 0x47
 800c79a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c79c:	d128      	bne.n	800c7f0 <_printf_float+0x178>
 800c79e:	1cc8      	adds	r0, r1, #3
 800c7a0:	db02      	blt.n	800c7a8 <_printf_float+0x130>
 800c7a2:	6863      	ldr	r3, [r4, #4]
 800c7a4:	4299      	cmp	r1, r3
 800c7a6:	dd40      	ble.n	800c82a <_printf_float+0x1b2>
 800c7a8:	f1aa 0a02 	sub.w	sl, sl, #2
 800c7ac:	fa5f fa8a 	uxtb.w	sl, sl
 800c7b0:	4652      	mov	r2, sl
 800c7b2:	3901      	subs	r1, #1
 800c7b4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c7b8:	910d      	str	r1, [sp, #52]	@ 0x34
 800c7ba:	f7ff ff23 	bl	800c604 <__exponent>
 800c7be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7c0:	4681      	mov	r9, r0
 800c7c2:	1813      	adds	r3, r2, r0
 800c7c4:	2a01      	cmp	r2, #1
 800c7c6:	6123      	str	r3, [r4, #16]
 800c7c8:	dc02      	bgt.n	800c7d0 <_printf_float+0x158>
 800c7ca:	6822      	ldr	r2, [r4, #0]
 800c7cc:	07d2      	lsls	r2, r2, #31
 800c7ce:	d501      	bpl.n	800c7d4 <_printf_float+0x15c>
 800c7d0:	3301      	adds	r3, #1
 800c7d2:	6123      	str	r3, [r4, #16]
 800c7d4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d09e      	beq.n	800c71a <_printf_float+0xa2>
 800c7dc:	232d      	movs	r3, #45	@ 0x2d
 800c7de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7e2:	e79a      	b.n	800c71a <_printf_float+0xa2>
 800c7e4:	2947      	cmp	r1, #71	@ 0x47
 800c7e6:	d1bf      	bne.n	800c768 <_printf_float+0xf0>
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d1bd      	bne.n	800c768 <_printf_float+0xf0>
 800c7ec:	2301      	movs	r3, #1
 800c7ee:	e7ba      	b.n	800c766 <_printf_float+0xee>
 800c7f0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c7f4:	d9dc      	bls.n	800c7b0 <_printf_float+0x138>
 800c7f6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c7fa:	d118      	bne.n	800c82e <_printf_float+0x1b6>
 800c7fc:	2900      	cmp	r1, #0
 800c7fe:	6863      	ldr	r3, [r4, #4]
 800c800:	dd0b      	ble.n	800c81a <_printf_float+0x1a2>
 800c802:	6121      	str	r1, [r4, #16]
 800c804:	b913      	cbnz	r3, 800c80c <_printf_float+0x194>
 800c806:	6822      	ldr	r2, [r4, #0]
 800c808:	07d0      	lsls	r0, r2, #31
 800c80a:	d502      	bpl.n	800c812 <_printf_float+0x19a>
 800c80c:	3301      	adds	r3, #1
 800c80e:	440b      	add	r3, r1
 800c810:	6123      	str	r3, [r4, #16]
 800c812:	f04f 0900 	mov.w	r9, #0
 800c816:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c818:	e7dc      	b.n	800c7d4 <_printf_float+0x15c>
 800c81a:	b913      	cbnz	r3, 800c822 <_printf_float+0x1aa>
 800c81c:	6822      	ldr	r2, [r4, #0]
 800c81e:	07d2      	lsls	r2, r2, #31
 800c820:	d501      	bpl.n	800c826 <_printf_float+0x1ae>
 800c822:	3302      	adds	r3, #2
 800c824:	e7f4      	b.n	800c810 <_printf_float+0x198>
 800c826:	2301      	movs	r3, #1
 800c828:	e7f2      	b.n	800c810 <_printf_float+0x198>
 800c82a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c82e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c830:	4299      	cmp	r1, r3
 800c832:	db05      	blt.n	800c840 <_printf_float+0x1c8>
 800c834:	6823      	ldr	r3, [r4, #0]
 800c836:	6121      	str	r1, [r4, #16]
 800c838:	07d8      	lsls	r0, r3, #31
 800c83a:	d5ea      	bpl.n	800c812 <_printf_float+0x19a>
 800c83c:	1c4b      	adds	r3, r1, #1
 800c83e:	e7e7      	b.n	800c810 <_printf_float+0x198>
 800c840:	2900      	cmp	r1, #0
 800c842:	bfcc      	ite	gt
 800c844:	2201      	movgt	r2, #1
 800c846:	f1c1 0202 	rsble	r2, r1, #2
 800c84a:	4413      	add	r3, r2
 800c84c:	e7e0      	b.n	800c810 <_printf_float+0x198>
 800c84e:	6823      	ldr	r3, [r4, #0]
 800c850:	055a      	lsls	r2, r3, #21
 800c852:	d407      	bmi.n	800c864 <_printf_float+0x1ec>
 800c854:	6923      	ldr	r3, [r4, #16]
 800c856:	4642      	mov	r2, r8
 800c858:	4631      	mov	r1, r6
 800c85a:	4628      	mov	r0, r5
 800c85c:	47b8      	blx	r7
 800c85e:	3001      	adds	r0, #1
 800c860:	d12b      	bne.n	800c8ba <_printf_float+0x242>
 800c862:	e764      	b.n	800c72e <_printf_float+0xb6>
 800c864:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c868:	f240 80dc 	bls.w	800ca24 <_printf_float+0x3ac>
 800c86c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c870:	2200      	movs	r2, #0
 800c872:	2300      	movs	r3, #0
 800c874:	f7f4 f8d4 	bl	8000a20 <__aeabi_dcmpeq>
 800c878:	2800      	cmp	r0, #0
 800c87a:	d033      	beq.n	800c8e4 <_printf_float+0x26c>
 800c87c:	2301      	movs	r3, #1
 800c87e:	4631      	mov	r1, r6
 800c880:	4628      	mov	r0, r5
 800c882:	4a35      	ldr	r2, [pc, #212]	@ (800c958 <_printf_float+0x2e0>)
 800c884:	47b8      	blx	r7
 800c886:	3001      	adds	r0, #1
 800c888:	f43f af51 	beq.w	800c72e <_printf_float+0xb6>
 800c88c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800c890:	4543      	cmp	r3, r8
 800c892:	db02      	blt.n	800c89a <_printf_float+0x222>
 800c894:	6823      	ldr	r3, [r4, #0]
 800c896:	07d8      	lsls	r0, r3, #31
 800c898:	d50f      	bpl.n	800c8ba <_printf_float+0x242>
 800c89a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c89e:	4631      	mov	r1, r6
 800c8a0:	4628      	mov	r0, r5
 800c8a2:	47b8      	blx	r7
 800c8a4:	3001      	adds	r0, #1
 800c8a6:	f43f af42 	beq.w	800c72e <_printf_float+0xb6>
 800c8aa:	f04f 0900 	mov.w	r9, #0
 800c8ae:	f108 38ff 	add.w	r8, r8, #4294967295
 800c8b2:	f104 0a1a 	add.w	sl, r4, #26
 800c8b6:	45c8      	cmp	r8, r9
 800c8b8:	dc09      	bgt.n	800c8ce <_printf_float+0x256>
 800c8ba:	6823      	ldr	r3, [r4, #0]
 800c8bc:	079b      	lsls	r3, r3, #30
 800c8be:	f100 8102 	bmi.w	800cac6 <_printf_float+0x44e>
 800c8c2:	68e0      	ldr	r0, [r4, #12]
 800c8c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8c6:	4298      	cmp	r0, r3
 800c8c8:	bfb8      	it	lt
 800c8ca:	4618      	movlt	r0, r3
 800c8cc:	e731      	b.n	800c732 <_printf_float+0xba>
 800c8ce:	2301      	movs	r3, #1
 800c8d0:	4652      	mov	r2, sl
 800c8d2:	4631      	mov	r1, r6
 800c8d4:	4628      	mov	r0, r5
 800c8d6:	47b8      	blx	r7
 800c8d8:	3001      	adds	r0, #1
 800c8da:	f43f af28 	beq.w	800c72e <_printf_float+0xb6>
 800c8de:	f109 0901 	add.w	r9, r9, #1
 800c8e2:	e7e8      	b.n	800c8b6 <_printf_float+0x23e>
 800c8e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	dc38      	bgt.n	800c95c <_printf_float+0x2e4>
 800c8ea:	2301      	movs	r3, #1
 800c8ec:	4631      	mov	r1, r6
 800c8ee:	4628      	mov	r0, r5
 800c8f0:	4a19      	ldr	r2, [pc, #100]	@ (800c958 <_printf_float+0x2e0>)
 800c8f2:	47b8      	blx	r7
 800c8f4:	3001      	adds	r0, #1
 800c8f6:	f43f af1a 	beq.w	800c72e <_printf_float+0xb6>
 800c8fa:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800c8fe:	ea59 0303 	orrs.w	r3, r9, r3
 800c902:	d102      	bne.n	800c90a <_printf_float+0x292>
 800c904:	6823      	ldr	r3, [r4, #0]
 800c906:	07d9      	lsls	r1, r3, #31
 800c908:	d5d7      	bpl.n	800c8ba <_printf_float+0x242>
 800c90a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c90e:	4631      	mov	r1, r6
 800c910:	4628      	mov	r0, r5
 800c912:	47b8      	blx	r7
 800c914:	3001      	adds	r0, #1
 800c916:	f43f af0a 	beq.w	800c72e <_printf_float+0xb6>
 800c91a:	f04f 0a00 	mov.w	sl, #0
 800c91e:	f104 0b1a 	add.w	fp, r4, #26
 800c922:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c924:	425b      	negs	r3, r3
 800c926:	4553      	cmp	r3, sl
 800c928:	dc01      	bgt.n	800c92e <_printf_float+0x2b6>
 800c92a:	464b      	mov	r3, r9
 800c92c:	e793      	b.n	800c856 <_printf_float+0x1de>
 800c92e:	2301      	movs	r3, #1
 800c930:	465a      	mov	r2, fp
 800c932:	4631      	mov	r1, r6
 800c934:	4628      	mov	r0, r5
 800c936:	47b8      	blx	r7
 800c938:	3001      	adds	r0, #1
 800c93a:	f43f aef8 	beq.w	800c72e <_printf_float+0xb6>
 800c93e:	f10a 0a01 	add.w	sl, sl, #1
 800c942:	e7ee      	b.n	800c922 <_printf_float+0x2aa>
 800c944:	7fefffff 	.word	0x7fefffff
 800c948:	0800f53c 	.word	0x0800f53c
 800c94c:	0800f540 	.word	0x0800f540
 800c950:	0800f544 	.word	0x0800f544
 800c954:	0800f548 	.word	0x0800f548
 800c958:	0800f54c 	.word	0x0800f54c
 800c95c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c95e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800c962:	4553      	cmp	r3, sl
 800c964:	bfa8      	it	ge
 800c966:	4653      	movge	r3, sl
 800c968:	2b00      	cmp	r3, #0
 800c96a:	4699      	mov	r9, r3
 800c96c:	dc36      	bgt.n	800c9dc <_printf_float+0x364>
 800c96e:	f04f 0b00 	mov.w	fp, #0
 800c972:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c976:	f104 021a 	add.w	r2, r4, #26
 800c97a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c97c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c97e:	eba3 0309 	sub.w	r3, r3, r9
 800c982:	455b      	cmp	r3, fp
 800c984:	dc31      	bgt.n	800c9ea <_printf_float+0x372>
 800c986:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c988:	459a      	cmp	sl, r3
 800c98a:	dc3a      	bgt.n	800ca02 <_printf_float+0x38a>
 800c98c:	6823      	ldr	r3, [r4, #0]
 800c98e:	07da      	lsls	r2, r3, #31
 800c990:	d437      	bmi.n	800ca02 <_printf_float+0x38a>
 800c992:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c994:	ebaa 0903 	sub.w	r9, sl, r3
 800c998:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c99a:	ebaa 0303 	sub.w	r3, sl, r3
 800c99e:	4599      	cmp	r9, r3
 800c9a0:	bfa8      	it	ge
 800c9a2:	4699      	movge	r9, r3
 800c9a4:	f1b9 0f00 	cmp.w	r9, #0
 800c9a8:	dc33      	bgt.n	800ca12 <_printf_float+0x39a>
 800c9aa:	f04f 0800 	mov.w	r8, #0
 800c9ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c9b2:	f104 0b1a 	add.w	fp, r4, #26
 800c9b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c9b8:	ebaa 0303 	sub.w	r3, sl, r3
 800c9bc:	eba3 0309 	sub.w	r3, r3, r9
 800c9c0:	4543      	cmp	r3, r8
 800c9c2:	f77f af7a 	ble.w	800c8ba <_printf_float+0x242>
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	465a      	mov	r2, fp
 800c9ca:	4631      	mov	r1, r6
 800c9cc:	4628      	mov	r0, r5
 800c9ce:	47b8      	blx	r7
 800c9d0:	3001      	adds	r0, #1
 800c9d2:	f43f aeac 	beq.w	800c72e <_printf_float+0xb6>
 800c9d6:	f108 0801 	add.w	r8, r8, #1
 800c9da:	e7ec      	b.n	800c9b6 <_printf_float+0x33e>
 800c9dc:	4642      	mov	r2, r8
 800c9de:	4631      	mov	r1, r6
 800c9e0:	4628      	mov	r0, r5
 800c9e2:	47b8      	blx	r7
 800c9e4:	3001      	adds	r0, #1
 800c9e6:	d1c2      	bne.n	800c96e <_printf_float+0x2f6>
 800c9e8:	e6a1      	b.n	800c72e <_printf_float+0xb6>
 800c9ea:	2301      	movs	r3, #1
 800c9ec:	4631      	mov	r1, r6
 800c9ee:	4628      	mov	r0, r5
 800c9f0:	920a      	str	r2, [sp, #40]	@ 0x28
 800c9f2:	47b8      	blx	r7
 800c9f4:	3001      	adds	r0, #1
 800c9f6:	f43f ae9a 	beq.w	800c72e <_printf_float+0xb6>
 800c9fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c9fc:	f10b 0b01 	add.w	fp, fp, #1
 800ca00:	e7bb      	b.n	800c97a <_printf_float+0x302>
 800ca02:	4631      	mov	r1, r6
 800ca04:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ca08:	4628      	mov	r0, r5
 800ca0a:	47b8      	blx	r7
 800ca0c:	3001      	adds	r0, #1
 800ca0e:	d1c0      	bne.n	800c992 <_printf_float+0x31a>
 800ca10:	e68d      	b.n	800c72e <_printf_float+0xb6>
 800ca12:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca14:	464b      	mov	r3, r9
 800ca16:	4631      	mov	r1, r6
 800ca18:	4628      	mov	r0, r5
 800ca1a:	4442      	add	r2, r8
 800ca1c:	47b8      	blx	r7
 800ca1e:	3001      	adds	r0, #1
 800ca20:	d1c3      	bne.n	800c9aa <_printf_float+0x332>
 800ca22:	e684      	b.n	800c72e <_printf_float+0xb6>
 800ca24:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800ca28:	f1ba 0f01 	cmp.w	sl, #1
 800ca2c:	dc01      	bgt.n	800ca32 <_printf_float+0x3ba>
 800ca2e:	07db      	lsls	r3, r3, #31
 800ca30:	d536      	bpl.n	800caa0 <_printf_float+0x428>
 800ca32:	2301      	movs	r3, #1
 800ca34:	4642      	mov	r2, r8
 800ca36:	4631      	mov	r1, r6
 800ca38:	4628      	mov	r0, r5
 800ca3a:	47b8      	blx	r7
 800ca3c:	3001      	adds	r0, #1
 800ca3e:	f43f ae76 	beq.w	800c72e <_printf_float+0xb6>
 800ca42:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ca46:	4631      	mov	r1, r6
 800ca48:	4628      	mov	r0, r5
 800ca4a:	47b8      	blx	r7
 800ca4c:	3001      	adds	r0, #1
 800ca4e:	f43f ae6e 	beq.w	800c72e <_printf_float+0xb6>
 800ca52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ca56:	2200      	movs	r2, #0
 800ca58:	2300      	movs	r3, #0
 800ca5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ca5e:	f7f3 ffdf 	bl	8000a20 <__aeabi_dcmpeq>
 800ca62:	b9c0      	cbnz	r0, 800ca96 <_printf_float+0x41e>
 800ca64:	4653      	mov	r3, sl
 800ca66:	f108 0201 	add.w	r2, r8, #1
 800ca6a:	4631      	mov	r1, r6
 800ca6c:	4628      	mov	r0, r5
 800ca6e:	47b8      	blx	r7
 800ca70:	3001      	adds	r0, #1
 800ca72:	d10c      	bne.n	800ca8e <_printf_float+0x416>
 800ca74:	e65b      	b.n	800c72e <_printf_float+0xb6>
 800ca76:	2301      	movs	r3, #1
 800ca78:	465a      	mov	r2, fp
 800ca7a:	4631      	mov	r1, r6
 800ca7c:	4628      	mov	r0, r5
 800ca7e:	47b8      	blx	r7
 800ca80:	3001      	adds	r0, #1
 800ca82:	f43f ae54 	beq.w	800c72e <_printf_float+0xb6>
 800ca86:	f108 0801 	add.w	r8, r8, #1
 800ca8a:	45d0      	cmp	r8, sl
 800ca8c:	dbf3      	blt.n	800ca76 <_printf_float+0x3fe>
 800ca8e:	464b      	mov	r3, r9
 800ca90:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ca94:	e6e0      	b.n	800c858 <_printf_float+0x1e0>
 800ca96:	f04f 0800 	mov.w	r8, #0
 800ca9a:	f104 0b1a 	add.w	fp, r4, #26
 800ca9e:	e7f4      	b.n	800ca8a <_printf_float+0x412>
 800caa0:	2301      	movs	r3, #1
 800caa2:	4642      	mov	r2, r8
 800caa4:	e7e1      	b.n	800ca6a <_printf_float+0x3f2>
 800caa6:	2301      	movs	r3, #1
 800caa8:	464a      	mov	r2, r9
 800caaa:	4631      	mov	r1, r6
 800caac:	4628      	mov	r0, r5
 800caae:	47b8      	blx	r7
 800cab0:	3001      	adds	r0, #1
 800cab2:	f43f ae3c 	beq.w	800c72e <_printf_float+0xb6>
 800cab6:	f108 0801 	add.w	r8, r8, #1
 800caba:	68e3      	ldr	r3, [r4, #12]
 800cabc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cabe:	1a5b      	subs	r3, r3, r1
 800cac0:	4543      	cmp	r3, r8
 800cac2:	dcf0      	bgt.n	800caa6 <_printf_float+0x42e>
 800cac4:	e6fd      	b.n	800c8c2 <_printf_float+0x24a>
 800cac6:	f04f 0800 	mov.w	r8, #0
 800caca:	f104 0919 	add.w	r9, r4, #25
 800cace:	e7f4      	b.n	800caba <_printf_float+0x442>

0800cad0 <_printf_common>:
 800cad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cad4:	4616      	mov	r6, r2
 800cad6:	4698      	mov	r8, r3
 800cad8:	688a      	ldr	r2, [r1, #8]
 800cada:	690b      	ldr	r3, [r1, #16]
 800cadc:	4607      	mov	r7, r0
 800cade:	4293      	cmp	r3, r2
 800cae0:	bfb8      	it	lt
 800cae2:	4613      	movlt	r3, r2
 800cae4:	6033      	str	r3, [r6, #0]
 800cae6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800caea:	460c      	mov	r4, r1
 800caec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800caf0:	b10a      	cbz	r2, 800caf6 <_printf_common+0x26>
 800caf2:	3301      	adds	r3, #1
 800caf4:	6033      	str	r3, [r6, #0]
 800caf6:	6823      	ldr	r3, [r4, #0]
 800caf8:	0699      	lsls	r1, r3, #26
 800cafa:	bf42      	ittt	mi
 800cafc:	6833      	ldrmi	r3, [r6, #0]
 800cafe:	3302      	addmi	r3, #2
 800cb00:	6033      	strmi	r3, [r6, #0]
 800cb02:	6825      	ldr	r5, [r4, #0]
 800cb04:	f015 0506 	ands.w	r5, r5, #6
 800cb08:	d106      	bne.n	800cb18 <_printf_common+0x48>
 800cb0a:	f104 0a19 	add.w	sl, r4, #25
 800cb0e:	68e3      	ldr	r3, [r4, #12]
 800cb10:	6832      	ldr	r2, [r6, #0]
 800cb12:	1a9b      	subs	r3, r3, r2
 800cb14:	42ab      	cmp	r3, r5
 800cb16:	dc2b      	bgt.n	800cb70 <_printf_common+0xa0>
 800cb18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cb1c:	6822      	ldr	r2, [r4, #0]
 800cb1e:	3b00      	subs	r3, #0
 800cb20:	bf18      	it	ne
 800cb22:	2301      	movne	r3, #1
 800cb24:	0692      	lsls	r2, r2, #26
 800cb26:	d430      	bmi.n	800cb8a <_printf_common+0xba>
 800cb28:	4641      	mov	r1, r8
 800cb2a:	4638      	mov	r0, r7
 800cb2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cb30:	47c8      	blx	r9
 800cb32:	3001      	adds	r0, #1
 800cb34:	d023      	beq.n	800cb7e <_printf_common+0xae>
 800cb36:	6823      	ldr	r3, [r4, #0]
 800cb38:	6922      	ldr	r2, [r4, #16]
 800cb3a:	f003 0306 	and.w	r3, r3, #6
 800cb3e:	2b04      	cmp	r3, #4
 800cb40:	bf14      	ite	ne
 800cb42:	2500      	movne	r5, #0
 800cb44:	6833      	ldreq	r3, [r6, #0]
 800cb46:	f04f 0600 	mov.w	r6, #0
 800cb4a:	bf08      	it	eq
 800cb4c:	68e5      	ldreq	r5, [r4, #12]
 800cb4e:	f104 041a 	add.w	r4, r4, #26
 800cb52:	bf08      	it	eq
 800cb54:	1aed      	subeq	r5, r5, r3
 800cb56:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800cb5a:	bf08      	it	eq
 800cb5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cb60:	4293      	cmp	r3, r2
 800cb62:	bfc4      	itt	gt
 800cb64:	1a9b      	subgt	r3, r3, r2
 800cb66:	18ed      	addgt	r5, r5, r3
 800cb68:	42b5      	cmp	r5, r6
 800cb6a:	d11a      	bne.n	800cba2 <_printf_common+0xd2>
 800cb6c:	2000      	movs	r0, #0
 800cb6e:	e008      	b.n	800cb82 <_printf_common+0xb2>
 800cb70:	2301      	movs	r3, #1
 800cb72:	4652      	mov	r2, sl
 800cb74:	4641      	mov	r1, r8
 800cb76:	4638      	mov	r0, r7
 800cb78:	47c8      	blx	r9
 800cb7a:	3001      	adds	r0, #1
 800cb7c:	d103      	bne.n	800cb86 <_printf_common+0xb6>
 800cb7e:	f04f 30ff 	mov.w	r0, #4294967295
 800cb82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb86:	3501      	adds	r5, #1
 800cb88:	e7c1      	b.n	800cb0e <_printf_common+0x3e>
 800cb8a:	2030      	movs	r0, #48	@ 0x30
 800cb8c:	18e1      	adds	r1, r4, r3
 800cb8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cb92:	1c5a      	adds	r2, r3, #1
 800cb94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cb98:	4422      	add	r2, r4
 800cb9a:	3302      	adds	r3, #2
 800cb9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cba0:	e7c2      	b.n	800cb28 <_printf_common+0x58>
 800cba2:	2301      	movs	r3, #1
 800cba4:	4622      	mov	r2, r4
 800cba6:	4641      	mov	r1, r8
 800cba8:	4638      	mov	r0, r7
 800cbaa:	47c8      	blx	r9
 800cbac:	3001      	adds	r0, #1
 800cbae:	d0e6      	beq.n	800cb7e <_printf_common+0xae>
 800cbb0:	3601      	adds	r6, #1
 800cbb2:	e7d9      	b.n	800cb68 <_printf_common+0x98>

0800cbb4 <_printf_i>:
 800cbb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cbb8:	7e0f      	ldrb	r7, [r1, #24]
 800cbba:	4691      	mov	r9, r2
 800cbbc:	2f78      	cmp	r7, #120	@ 0x78
 800cbbe:	4680      	mov	r8, r0
 800cbc0:	460c      	mov	r4, r1
 800cbc2:	469a      	mov	sl, r3
 800cbc4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cbc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cbca:	d807      	bhi.n	800cbdc <_printf_i+0x28>
 800cbcc:	2f62      	cmp	r7, #98	@ 0x62
 800cbce:	d80a      	bhi.n	800cbe6 <_printf_i+0x32>
 800cbd0:	2f00      	cmp	r7, #0
 800cbd2:	f000 80d3 	beq.w	800cd7c <_printf_i+0x1c8>
 800cbd6:	2f58      	cmp	r7, #88	@ 0x58
 800cbd8:	f000 80ba 	beq.w	800cd50 <_printf_i+0x19c>
 800cbdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cbe0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cbe4:	e03a      	b.n	800cc5c <_printf_i+0xa8>
 800cbe6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cbea:	2b15      	cmp	r3, #21
 800cbec:	d8f6      	bhi.n	800cbdc <_printf_i+0x28>
 800cbee:	a101      	add	r1, pc, #4	@ (adr r1, 800cbf4 <_printf_i+0x40>)
 800cbf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cbf4:	0800cc4d 	.word	0x0800cc4d
 800cbf8:	0800cc61 	.word	0x0800cc61
 800cbfc:	0800cbdd 	.word	0x0800cbdd
 800cc00:	0800cbdd 	.word	0x0800cbdd
 800cc04:	0800cbdd 	.word	0x0800cbdd
 800cc08:	0800cbdd 	.word	0x0800cbdd
 800cc0c:	0800cc61 	.word	0x0800cc61
 800cc10:	0800cbdd 	.word	0x0800cbdd
 800cc14:	0800cbdd 	.word	0x0800cbdd
 800cc18:	0800cbdd 	.word	0x0800cbdd
 800cc1c:	0800cbdd 	.word	0x0800cbdd
 800cc20:	0800cd63 	.word	0x0800cd63
 800cc24:	0800cc8b 	.word	0x0800cc8b
 800cc28:	0800cd1d 	.word	0x0800cd1d
 800cc2c:	0800cbdd 	.word	0x0800cbdd
 800cc30:	0800cbdd 	.word	0x0800cbdd
 800cc34:	0800cd85 	.word	0x0800cd85
 800cc38:	0800cbdd 	.word	0x0800cbdd
 800cc3c:	0800cc8b 	.word	0x0800cc8b
 800cc40:	0800cbdd 	.word	0x0800cbdd
 800cc44:	0800cbdd 	.word	0x0800cbdd
 800cc48:	0800cd25 	.word	0x0800cd25
 800cc4c:	6833      	ldr	r3, [r6, #0]
 800cc4e:	1d1a      	adds	r2, r3, #4
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	6032      	str	r2, [r6, #0]
 800cc54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cc58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cc5c:	2301      	movs	r3, #1
 800cc5e:	e09e      	b.n	800cd9e <_printf_i+0x1ea>
 800cc60:	6833      	ldr	r3, [r6, #0]
 800cc62:	6820      	ldr	r0, [r4, #0]
 800cc64:	1d19      	adds	r1, r3, #4
 800cc66:	6031      	str	r1, [r6, #0]
 800cc68:	0606      	lsls	r6, r0, #24
 800cc6a:	d501      	bpl.n	800cc70 <_printf_i+0xbc>
 800cc6c:	681d      	ldr	r5, [r3, #0]
 800cc6e:	e003      	b.n	800cc78 <_printf_i+0xc4>
 800cc70:	0645      	lsls	r5, r0, #25
 800cc72:	d5fb      	bpl.n	800cc6c <_printf_i+0xb8>
 800cc74:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cc78:	2d00      	cmp	r5, #0
 800cc7a:	da03      	bge.n	800cc84 <_printf_i+0xd0>
 800cc7c:	232d      	movs	r3, #45	@ 0x2d
 800cc7e:	426d      	negs	r5, r5
 800cc80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc84:	230a      	movs	r3, #10
 800cc86:	4859      	ldr	r0, [pc, #356]	@ (800cdec <_printf_i+0x238>)
 800cc88:	e011      	b.n	800ccae <_printf_i+0xfa>
 800cc8a:	6821      	ldr	r1, [r4, #0]
 800cc8c:	6833      	ldr	r3, [r6, #0]
 800cc8e:	0608      	lsls	r0, r1, #24
 800cc90:	f853 5b04 	ldr.w	r5, [r3], #4
 800cc94:	d402      	bmi.n	800cc9c <_printf_i+0xe8>
 800cc96:	0649      	lsls	r1, r1, #25
 800cc98:	bf48      	it	mi
 800cc9a:	b2ad      	uxthmi	r5, r5
 800cc9c:	2f6f      	cmp	r7, #111	@ 0x6f
 800cc9e:	6033      	str	r3, [r6, #0]
 800cca0:	bf14      	ite	ne
 800cca2:	230a      	movne	r3, #10
 800cca4:	2308      	moveq	r3, #8
 800cca6:	4851      	ldr	r0, [pc, #324]	@ (800cdec <_printf_i+0x238>)
 800cca8:	2100      	movs	r1, #0
 800ccaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ccae:	6866      	ldr	r6, [r4, #4]
 800ccb0:	2e00      	cmp	r6, #0
 800ccb2:	bfa8      	it	ge
 800ccb4:	6821      	ldrge	r1, [r4, #0]
 800ccb6:	60a6      	str	r6, [r4, #8]
 800ccb8:	bfa4      	itt	ge
 800ccba:	f021 0104 	bicge.w	r1, r1, #4
 800ccbe:	6021      	strge	r1, [r4, #0]
 800ccc0:	b90d      	cbnz	r5, 800ccc6 <_printf_i+0x112>
 800ccc2:	2e00      	cmp	r6, #0
 800ccc4:	d04b      	beq.n	800cd5e <_printf_i+0x1aa>
 800ccc6:	4616      	mov	r6, r2
 800ccc8:	fbb5 f1f3 	udiv	r1, r5, r3
 800cccc:	fb03 5711 	mls	r7, r3, r1, r5
 800ccd0:	5dc7      	ldrb	r7, [r0, r7]
 800ccd2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ccd6:	462f      	mov	r7, r5
 800ccd8:	42bb      	cmp	r3, r7
 800ccda:	460d      	mov	r5, r1
 800ccdc:	d9f4      	bls.n	800ccc8 <_printf_i+0x114>
 800ccde:	2b08      	cmp	r3, #8
 800cce0:	d10b      	bne.n	800ccfa <_printf_i+0x146>
 800cce2:	6823      	ldr	r3, [r4, #0]
 800cce4:	07df      	lsls	r7, r3, #31
 800cce6:	d508      	bpl.n	800ccfa <_printf_i+0x146>
 800cce8:	6923      	ldr	r3, [r4, #16]
 800ccea:	6861      	ldr	r1, [r4, #4]
 800ccec:	4299      	cmp	r1, r3
 800ccee:	bfde      	ittt	le
 800ccf0:	2330      	movle	r3, #48	@ 0x30
 800ccf2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ccf6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ccfa:	1b92      	subs	r2, r2, r6
 800ccfc:	6122      	str	r2, [r4, #16]
 800ccfe:	464b      	mov	r3, r9
 800cd00:	4621      	mov	r1, r4
 800cd02:	4640      	mov	r0, r8
 800cd04:	f8cd a000 	str.w	sl, [sp]
 800cd08:	aa03      	add	r2, sp, #12
 800cd0a:	f7ff fee1 	bl	800cad0 <_printf_common>
 800cd0e:	3001      	adds	r0, #1
 800cd10:	d14a      	bne.n	800cda8 <_printf_i+0x1f4>
 800cd12:	f04f 30ff 	mov.w	r0, #4294967295
 800cd16:	b004      	add	sp, #16
 800cd18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd1c:	6823      	ldr	r3, [r4, #0]
 800cd1e:	f043 0320 	orr.w	r3, r3, #32
 800cd22:	6023      	str	r3, [r4, #0]
 800cd24:	2778      	movs	r7, #120	@ 0x78
 800cd26:	4832      	ldr	r0, [pc, #200]	@ (800cdf0 <_printf_i+0x23c>)
 800cd28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cd2c:	6823      	ldr	r3, [r4, #0]
 800cd2e:	6831      	ldr	r1, [r6, #0]
 800cd30:	061f      	lsls	r7, r3, #24
 800cd32:	f851 5b04 	ldr.w	r5, [r1], #4
 800cd36:	d402      	bmi.n	800cd3e <_printf_i+0x18a>
 800cd38:	065f      	lsls	r7, r3, #25
 800cd3a:	bf48      	it	mi
 800cd3c:	b2ad      	uxthmi	r5, r5
 800cd3e:	6031      	str	r1, [r6, #0]
 800cd40:	07d9      	lsls	r1, r3, #31
 800cd42:	bf44      	itt	mi
 800cd44:	f043 0320 	orrmi.w	r3, r3, #32
 800cd48:	6023      	strmi	r3, [r4, #0]
 800cd4a:	b11d      	cbz	r5, 800cd54 <_printf_i+0x1a0>
 800cd4c:	2310      	movs	r3, #16
 800cd4e:	e7ab      	b.n	800cca8 <_printf_i+0xf4>
 800cd50:	4826      	ldr	r0, [pc, #152]	@ (800cdec <_printf_i+0x238>)
 800cd52:	e7e9      	b.n	800cd28 <_printf_i+0x174>
 800cd54:	6823      	ldr	r3, [r4, #0]
 800cd56:	f023 0320 	bic.w	r3, r3, #32
 800cd5a:	6023      	str	r3, [r4, #0]
 800cd5c:	e7f6      	b.n	800cd4c <_printf_i+0x198>
 800cd5e:	4616      	mov	r6, r2
 800cd60:	e7bd      	b.n	800ccde <_printf_i+0x12a>
 800cd62:	6833      	ldr	r3, [r6, #0]
 800cd64:	6825      	ldr	r5, [r4, #0]
 800cd66:	1d18      	adds	r0, r3, #4
 800cd68:	6961      	ldr	r1, [r4, #20]
 800cd6a:	6030      	str	r0, [r6, #0]
 800cd6c:	062e      	lsls	r6, r5, #24
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	d501      	bpl.n	800cd76 <_printf_i+0x1c2>
 800cd72:	6019      	str	r1, [r3, #0]
 800cd74:	e002      	b.n	800cd7c <_printf_i+0x1c8>
 800cd76:	0668      	lsls	r0, r5, #25
 800cd78:	d5fb      	bpl.n	800cd72 <_printf_i+0x1be>
 800cd7a:	8019      	strh	r1, [r3, #0]
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	4616      	mov	r6, r2
 800cd80:	6123      	str	r3, [r4, #16]
 800cd82:	e7bc      	b.n	800ccfe <_printf_i+0x14a>
 800cd84:	6833      	ldr	r3, [r6, #0]
 800cd86:	2100      	movs	r1, #0
 800cd88:	1d1a      	adds	r2, r3, #4
 800cd8a:	6032      	str	r2, [r6, #0]
 800cd8c:	681e      	ldr	r6, [r3, #0]
 800cd8e:	6862      	ldr	r2, [r4, #4]
 800cd90:	4630      	mov	r0, r6
 800cd92:	f000 f9c4 	bl	800d11e <memchr>
 800cd96:	b108      	cbz	r0, 800cd9c <_printf_i+0x1e8>
 800cd98:	1b80      	subs	r0, r0, r6
 800cd9a:	6060      	str	r0, [r4, #4]
 800cd9c:	6863      	ldr	r3, [r4, #4]
 800cd9e:	6123      	str	r3, [r4, #16]
 800cda0:	2300      	movs	r3, #0
 800cda2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cda6:	e7aa      	b.n	800ccfe <_printf_i+0x14a>
 800cda8:	4632      	mov	r2, r6
 800cdaa:	4649      	mov	r1, r9
 800cdac:	4640      	mov	r0, r8
 800cdae:	6923      	ldr	r3, [r4, #16]
 800cdb0:	47d0      	blx	sl
 800cdb2:	3001      	adds	r0, #1
 800cdb4:	d0ad      	beq.n	800cd12 <_printf_i+0x15e>
 800cdb6:	6823      	ldr	r3, [r4, #0]
 800cdb8:	079b      	lsls	r3, r3, #30
 800cdba:	d413      	bmi.n	800cde4 <_printf_i+0x230>
 800cdbc:	68e0      	ldr	r0, [r4, #12]
 800cdbe:	9b03      	ldr	r3, [sp, #12]
 800cdc0:	4298      	cmp	r0, r3
 800cdc2:	bfb8      	it	lt
 800cdc4:	4618      	movlt	r0, r3
 800cdc6:	e7a6      	b.n	800cd16 <_printf_i+0x162>
 800cdc8:	2301      	movs	r3, #1
 800cdca:	4632      	mov	r2, r6
 800cdcc:	4649      	mov	r1, r9
 800cdce:	4640      	mov	r0, r8
 800cdd0:	47d0      	blx	sl
 800cdd2:	3001      	adds	r0, #1
 800cdd4:	d09d      	beq.n	800cd12 <_printf_i+0x15e>
 800cdd6:	3501      	adds	r5, #1
 800cdd8:	68e3      	ldr	r3, [r4, #12]
 800cdda:	9903      	ldr	r1, [sp, #12]
 800cddc:	1a5b      	subs	r3, r3, r1
 800cdde:	42ab      	cmp	r3, r5
 800cde0:	dcf2      	bgt.n	800cdc8 <_printf_i+0x214>
 800cde2:	e7eb      	b.n	800cdbc <_printf_i+0x208>
 800cde4:	2500      	movs	r5, #0
 800cde6:	f104 0619 	add.w	r6, r4, #25
 800cdea:	e7f5      	b.n	800cdd8 <_printf_i+0x224>
 800cdec:	0800f54e 	.word	0x0800f54e
 800cdf0:	0800f55f 	.word	0x0800f55f

0800cdf4 <std>:
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	b510      	push	{r4, lr}
 800cdf8:	4604      	mov	r4, r0
 800cdfa:	e9c0 3300 	strd	r3, r3, [r0]
 800cdfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ce02:	6083      	str	r3, [r0, #8]
 800ce04:	8181      	strh	r1, [r0, #12]
 800ce06:	6643      	str	r3, [r0, #100]	@ 0x64
 800ce08:	81c2      	strh	r2, [r0, #14]
 800ce0a:	6183      	str	r3, [r0, #24]
 800ce0c:	4619      	mov	r1, r3
 800ce0e:	2208      	movs	r2, #8
 800ce10:	305c      	adds	r0, #92	@ 0x5c
 800ce12:	f000 f8f4 	bl	800cffe <memset>
 800ce16:	4b0d      	ldr	r3, [pc, #52]	@ (800ce4c <std+0x58>)
 800ce18:	6224      	str	r4, [r4, #32]
 800ce1a:	6263      	str	r3, [r4, #36]	@ 0x24
 800ce1c:	4b0c      	ldr	r3, [pc, #48]	@ (800ce50 <std+0x5c>)
 800ce1e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ce20:	4b0c      	ldr	r3, [pc, #48]	@ (800ce54 <std+0x60>)
 800ce22:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ce24:	4b0c      	ldr	r3, [pc, #48]	@ (800ce58 <std+0x64>)
 800ce26:	6323      	str	r3, [r4, #48]	@ 0x30
 800ce28:	4b0c      	ldr	r3, [pc, #48]	@ (800ce5c <std+0x68>)
 800ce2a:	429c      	cmp	r4, r3
 800ce2c:	d006      	beq.n	800ce3c <std+0x48>
 800ce2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ce32:	4294      	cmp	r4, r2
 800ce34:	d002      	beq.n	800ce3c <std+0x48>
 800ce36:	33d0      	adds	r3, #208	@ 0xd0
 800ce38:	429c      	cmp	r4, r3
 800ce3a:	d105      	bne.n	800ce48 <std+0x54>
 800ce3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ce40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce44:	f000 b968 	b.w	800d118 <__retarget_lock_init_recursive>
 800ce48:	bd10      	pop	{r4, pc}
 800ce4a:	bf00      	nop
 800ce4c:	0800cf79 	.word	0x0800cf79
 800ce50:	0800cf9b 	.word	0x0800cf9b
 800ce54:	0800cfd3 	.word	0x0800cfd3
 800ce58:	0800cff7 	.word	0x0800cff7
 800ce5c:	20001d14 	.word	0x20001d14

0800ce60 <stdio_exit_handler>:
 800ce60:	4a02      	ldr	r2, [pc, #8]	@ (800ce6c <stdio_exit_handler+0xc>)
 800ce62:	4903      	ldr	r1, [pc, #12]	@ (800ce70 <stdio_exit_handler+0x10>)
 800ce64:	4803      	ldr	r0, [pc, #12]	@ (800ce74 <stdio_exit_handler+0x14>)
 800ce66:	f000 b869 	b.w	800cf3c <_fwalk_sglue>
 800ce6a:	bf00      	nop
 800ce6c:	200001c8 	.word	0x200001c8
 800ce70:	0800e671 	.word	0x0800e671
 800ce74:	200001d8 	.word	0x200001d8

0800ce78 <cleanup_stdio>:
 800ce78:	6841      	ldr	r1, [r0, #4]
 800ce7a:	4b0c      	ldr	r3, [pc, #48]	@ (800ceac <cleanup_stdio+0x34>)
 800ce7c:	b510      	push	{r4, lr}
 800ce7e:	4299      	cmp	r1, r3
 800ce80:	4604      	mov	r4, r0
 800ce82:	d001      	beq.n	800ce88 <cleanup_stdio+0x10>
 800ce84:	f001 fbf4 	bl	800e670 <_fflush_r>
 800ce88:	68a1      	ldr	r1, [r4, #8]
 800ce8a:	4b09      	ldr	r3, [pc, #36]	@ (800ceb0 <cleanup_stdio+0x38>)
 800ce8c:	4299      	cmp	r1, r3
 800ce8e:	d002      	beq.n	800ce96 <cleanup_stdio+0x1e>
 800ce90:	4620      	mov	r0, r4
 800ce92:	f001 fbed 	bl	800e670 <_fflush_r>
 800ce96:	68e1      	ldr	r1, [r4, #12]
 800ce98:	4b06      	ldr	r3, [pc, #24]	@ (800ceb4 <cleanup_stdio+0x3c>)
 800ce9a:	4299      	cmp	r1, r3
 800ce9c:	d004      	beq.n	800cea8 <cleanup_stdio+0x30>
 800ce9e:	4620      	mov	r0, r4
 800cea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cea4:	f001 bbe4 	b.w	800e670 <_fflush_r>
 800cea8:	bd10      	pop	{r4, pc}
 800ceaa:	bf00      	nop
 800ceac:	20001d14 	.word	0x20001d14
 800ceb0:	20001d7c 	.word	0x20001d7c
 800ceb4:	20001de4 	.word	0x20001de4

0800ceb8 <global_stdio_init.part.0>:
 800ceb8:	b510      	push	{r4, lr}
 800ceba:	4b0b      	ldr	r3, [pc, #44]	@ (800cee8 <global_stdio_init.part.0+0x30>)
 800cebc:	4c0b      	ldr	r4, [pc, #44]	@ (800ceec <global_stdio_init.part.0+0x34>)
 800cebe:	4a0c      	ldr	r2, [pc, #48]	@ (800cef0 <global_stdio_init.part.0+0x38>)
 800cec0:	4620      	mov	r0, r4
 800cec2:	601a      	str	r2, [r3, #0]
 800cec4:	2104      	movs	r1, #4
 800cec6:	2200      	movs	r2, #0
 800cec8:	f7ff ff94 	bl	800cdf4 <std>
 800cecc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ced0:	2201      	movs	r2, #1
 800ced2:	2109      	movs	r1, #9
 800ced4:	f7ff ff8e 	bl	800cdf4 <std>
 800ced8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cedc:	2202      	movs	r2, #2
 800cede:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cee2:	2112      	movs	r1, #18
 800cee4:	f7ff bf86 	b.w	800cdf4 <std>
 800cee8:	20001e4c 	.word	0x20001e4c
 800ceec:	20001d14 	.word	0x20001d14
 800cef0:	0800ce61 	.word	0x0800ce61

0800cef4 <__sfp_lock_acquire>:
 800cef4:	4801      	ldr	r0, [pc, #4]	@ (800cefc <__sfp_lock_acquire+0x8>)
 800cef6:	f000 b910 	b.w	800d11a <__retarget_lock_acquire_recursive>
 800cefa:	bf00      	nop
 800cefc:	20001e55 	.word	0x20001e55

0800cf00 <__sfp_lock_release>:
 800cf00:	4801      	ldr	r0, [pc, #4]	@ (800cf08 <__sfp_lock_release+0x8>)
 800cf02:	f000 b90b 	b.w	800d11c <__retarget_lock_release_recursive>
 800cf06:	bf00      	nop
 800cf08:	20001e55 	.word	0x20001e55

0800cf0c <__sinit>:
 800cf0c:	b510      	push	{r4, lr}
 800cf0e:	4604      	mov	r4, r0
 800cf10:	f7ff fff0 	bl	800cef4 <__sfp_lock_acquire>
 800cf14:	6a23      	ldr	r3, [r4, #32]
 800cf16:	b11b      	cbz	r3, 800cf20 <__sinit+0x14>
 800cf18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf1c:	f7ff bff0 	b.w	800cf00 <__sfp_lock_release>
 800cf20:	4b04      	ldr	r3, [pc, #16]	@ (800cf34 <__sinit+0x28>)
 800cf22:	6223      	str	r3, [r4, #32]
 800cf24:	4b04      	ldr	r3, [pc, #16]	@ (800cf38 <__sinit+0x2c>)
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d1f5      	bne.n	800cf18 <__sinit+0xc>
 800cf2c:	f7ff ffc4 	bl	800ceb8 <global_stdio_init.part.0>
 800cf30:	e7f2      	b.n	800cf18 <__sinit+0xc>
 800cf32:	bf00      	nop
 800cf34:	0800ce79 	.word	0x0800ce79
 800cf38:	20001e4c 	.word	0x20001e4c

0800cf3c <_fwalk_sglue>:
 800cf3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf40:	4607      	mov	r7, r0
 800cf42:	4688      	mov	r8, r1
 800cf44:	4614      	mov	r4, r2
 800cf46:	2600      	movs	r6, #0
 800cf48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cf4c:	f1b9 0901 	subs.w	r9, r9, #1
 800cf50:	d505      	bpl.n	800cf5e <_fwalk_sglue+0x22>
 800cf52:	6824      	ldr	r4, [r4, #0]
 800cf54:	2c00      	cmp	r4, #0
 800cf56:	d1f7      	bne.n	800cf48 <_fwalk_sglue+0xc>
 800cf58:	4630      	mov	r0, r6
 800cf5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf5e:	89ab      	ldrh	r3, [r5, #12]
 800cf60:	2b01      	cmp	r3, #1
 800cf62:	d907      	bls.n	800cf74 <_fwalk_sglue+0x38>
 800cf64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cf68:	3301      	adds	r3, #1
 800cf6a:	d003      	beq.n	800cf74 <_fwalk_sglue+0x38>
 800cf6c:	4629      	mov	r1, r5
 800cf6e:	4638      	mov	r0, r7
 800cf70:	47c0      	blx	r8
 800cf72:	4306      	orrs	r6, r0
 800cf74:	3568      	adds	r5, #104	@ 0x68
 800cf76:	e7e9      	b.n	800cf4c <_fwalk_sglue+0x10>

0800cf78 <__sread>:
 800cf78:	b510      	push	{r4, lr}
 800cf7a:	460c      	mov	r4, r1
 800cf7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf80:	f000 f86c 	bl	800d05c <_read_r>
 800cf84:	2800      	cmp	r0, #0
 800cf86:	bfab      	itete	ge
 800cf88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cf8a:	89a3      	ldrhlt	r3, [r4, #12]
 800cf8c:	181b      	addge	r3, r3, r0
 800cf8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cf92:	bfac      	ite	ge
 800cf94:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cf96:	81a3      	strhlt	r3, [r4, #12]
 800cf98:	bd10      	pop	{r4, pc}

0800cf9a <__swrite>:
 800cf9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf9e:	461f      	mov	r7, r3
 800cfa0:	898b      	ldrh	r3, [r1, #12]
 800cfa2:	4605      	mov	r5, r0
 800cfa4:	05db      	lsls	r3, r3, #23
 800cfa6:	460c      	mov	r4, r1
 800cfa8:	4616      	mov	r6, r2
 800cfaa:	d505      	bpl.n	800cfb8 <__swrite+0x1e>
 800cfac:	2302      	movs	r3, #2
 800cfae:	2200      	movs	r2, #0
 800cfb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfb4:	f000 f840 	bl	800d038 <_lseek_r>
 800cfb8:	89a3      	ldrh	r3, [r4, #12]
 800cfba:	4632      	mov	r2, r6
 800cfbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cfc0:	81a3      	strh	r3, [r4, #12]
 800cfc2:	4628      	mov	r0, r5
 800cfc4:	463b      	mov	r3, r7
 800cfc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cfca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cfce:	f000 b867 	b.w	800d0a0 <_write_r>

0800cfd2 <__sseek>:
 800cfd2:	b510      	push	{r4, lr}
 800cfd4:	460c      	mov	r4, r1
 800cfd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfda:	f000 f82d 	bl	800d038 <_lseek_r>
 800cfde:	1c43      	adds	r3, r0, #1
 800cfe0:	89a3      	ldrh	r3, [r4, #12]
 800cfe2:	bf15      	itete	ne
 800cfe4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cfe6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cfea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cfee:	81a3      	strheq	r3, [r4, #12]
 800cff0:	bf18      	it	ne
 800cff2:	81a3      	strhne	r3, [r4, #12]
 800cff4:	bd10      	pop	{r4, pc}

0800cff6 <__sclose>:
 800cff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cffa:	f000 b80d 	b.w	800d018 <_close_r>

0800cffe <memset>:
 800cffe:	4603      	mov	r3, r0
 800d000:	4402      	add	r2, r0
 800d002:	4293      	cmp	r3, r2
 800d004:	d100      	bne.n	800d008 <memset+0xa>
 800d006:	4770      	bx	lr
 800d008:	f803 1b01 	strb.w	r1, [r3], #1
 800d00c:	e7f9      	b.n	800d002 <memset+0x4>
	...

0800d010 <_localeconv_r>:
 800d010:	4800      	ldr	r0, [pc, #0]	@ (800d014 <_localeconv_r+0x4>)
 800d012:	4770      	bx	lr
 800d014:	20000314 	.word	0x20000314

0800d018 <_close_r>:
 800d018:	b538      	push	{r3, r4, r5, lr}
 800d01a:	2300      	movs	r3, #0
 800d01c:	4d05      	ldr	r5, [pc, #20]	@ (800d034 <_close_r+0x1c>)
 800d01e:	4604      	mov	r4, r0
 800d020:	4608      	mov	r0, r1
 800d022:	602b      	str	r3, [r5, #0]
 800d024:	f7f6 f909 	bl	800323a <_close>
 800d028:	1c43      	adds	r3, r0, #1
 800d02a:	d102      	bne.n	800d032 <_close_r+0x1a>
 800d02c:	682b      	ldr	r3, [r5, #0]
 800d02e:	b103      	cbz	r3, 800d032 <_close_r+0x1a>
 800d030:	6023      	str	r3, [r4, #0]
 800d032:	bd38      	pop	{r3, r4, r5, pc}
 800d034:	20001e50 	.word	0x20001e50

0800d038 <_lseek_r>:
 800d038:	b538      	push	{r3, r4, r5, lr}
 800d03a:	4604      	mov	r4, r0
 800d03c:	4608      	mov	r0, r1
 800d03e:	4611      	mov	r1, r2
 800d040:	2200      	movs	r2, #0
 800d042:	4d05      	ldr	r5, [pc, #20]	@ (800d058 <_lseek_r+0x20>)
 800d044:	602a      	str	r2, [r5, #0]
 800d046:	461a      	mov	r2, r3
 800d048:	f7f6 f91b 	bl	8003282 <_lseek>
 800d04c:	1c43      	adds	r3, r0, #1
 800d04e:	d102      	bne.n	800d056 <_lseek_r+0x1e>
 800d050:	682b      	ldr	r3, [r5, #0]
 800d052:	b103      	cbz	r3, 800d056 <_lseek_r+0x1e>
 800d054:	6023      	str	r3, [r4, #0]
 800d056:	bd38      	pop	{r3, r4, r5, pc}
 800d058:	20001e50 	.word	0x20001e50

0800d05c <_read_r>:
 800d05c:	b538      	push	{r3, r4, r5, lr}
 800d05e:	4604      	mov	r4, r0
 800d060:	4608      	mov	r0, r1
 800d062:	4611      	mov	r1, r2
 800d064:	2200      	movs	r2, #0
 800d066:	4d05      	ldr	r5, [pc, #20]	@ (800d07c <_read_r+0x20>)
 800d068:	602a      	str	r2, [r5, #0]
 800d06a:	461a      	mov	r2, r3
 800d06c:	f7f6 f8ac 	bl	80031c8 <_read>
 800d070:	1c43      	adds	r3, r0, #1
 800d072:	d102      	bne.n	800d07a <_read_r+0x1e>
 800d074:	682b      	ldr	r3, [r5, #0]
 800d076:	b103      	cbz	r3, 800d07a <_read_r+0x1e>
 800d078:	6023      	str	r3, [r4, #0]
 800d07a:	bd38      	pop	{r3, r4, r5, pc}
 800d07c:	20001e50 	.word	0x20001e50

0800d080 <_sbrk_r>:
 800d080:	b538      	push	{r3, r4, r5, lr}
 800d082:	2300      	movs	r3, #0
 800d084:	4d05      	ldr	r5, [pc, #20]	@ (800d09c <_sbrk_r+0x1c>)
 800d086:	4604      	mov	r4, r0
 800d088:	4608      	mov	r0, r1
 800d08a:	602b      	str	r3, [r5, #0]
 800d08c:	f7f6 f906 	bl	800329c <_sbrk>
 800d090:	1c43      	adds	r3, r0, #1
 800d092:	d102      	bne.n	800d09a <_sbrk_r+0x1a>
 800d094:	682b      	ldr	r3, [r5, #0]
 800d096:	b103      	cbz	r3, 800d09a <_sbrk_r+0x1a>
 800d098:	6023      	str	r3, [r4, #0]
 800d09a:	bd38      	pop	{r3, r4, r5, pc}
 800d09c:	20001e50 	.word	0x20001e50

0800d0a0 <_write_r>:
 800d0a0:	b538      	push	{r3, r4, r5, lr}
 800d0a2:	4604      	mov	r4, r0
 800d0a4:	4608      	mov	r0, r1
 800d0a6:	4611      	mov	r1, r2
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	4d05      	ldr	r5, [pc, #20]	@ (800d0c0 <_write_r+0x20>)
 800d0ac:	602a      	str	r2, [r5, #0]
 800d0ae:	461a      	mov	r2, r3
 800d0b0:	f7f6 f8a7 	bl	8003202 <_write>
 800d0b4:	1c43      	adds	r3, r0, #1
 800d0b6:	d102      	bne.n	800d0be <_write_r+0x1e>
 800d0b8:	682b      	ldr	r3, [r5, #0]
 800d0ba:	b103      	cbz	r3, 800d0be <_write_r+0x1e>
 800d0bc:	6023      	str	r3, [r4, #0]
 800d0be:	bd38      	pop	{r3, r4, r5, pc}
 800d0c0:	20001e50 	.word	0x20001e50

0800d0c4 <__errno>:
 800d0c4:	4b01      	ldr	r3, [pc, #4]	@ (800d0cc <__errno+0x8>)
 800d0c6:	6818      	ldr	r0, [r3, #0]
 800d0c8:	4770      	bx	lr
 800d0ca:	bf00      	nop
 800d0cc:	200001d4 	.word	0x200001d4

0800d0d0 <__libc_init_array>:
 800d0d0:	b570      	push	{r4, r5, r6, lr}
 800d0d2:	2600      	movs	r6, #0
 800d0d4:	4d0c      	ldr	r5, [pc, #48]	@ (800d108 <__libc_init_array+0x38>)
 800d0d6:	4c0d      	ldr	r4, [pc, #52]	@ (800d10c <__libc_init_array+0x3c>)
 800d0d8:	1b64      	subs	r4, r4, r5
 800d0da:	10a4      	asrs	r4, r4, #2
 800d0dc:	42a6      	cmp	r6, r4
 800d0de:	d109      	bne.n	800d0f4 <__libc_init_array+0x24>
 800d0e0:	f001 ffec 	bl	800f0bc <_init>
 800d0e4:	2600      	movs	r6, #0
 800d0e6:	4d0a      	ldr	r5, [pc, #40]	@ (800d110 <__libc_init_array+0x40>)
 800d0e8:	4c0a      	ldr	r4, [pc, #40]	@ (800d114 <__libc_init_array+0x44>)
 800d0ea:	1b64      	subs	r4, r4, r5
 800d0ec:	10a4      	asrs	r4, r4, #2
 800d0ee:	42a6      	cmp	r6, r4
 800d0f0:	d105      	bne.n	800d0fe <__libc_init_array+0x2e>
 800d0f2:	bd70      	pop	{r4, r5, r6, pc}
 800d0f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0f8:	4798      	blx	r3
 800d0fa:	3601      	adds	r6, #1
 800d0fc:	e7ee      	b.n	800d0dc <__libc_init_array+0xc>
 800d0fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800d102:	4798      	blx	r3
 800d104:	3601      	adds	r6, #1
 800d106:	e7f2      	b.n	800d0ee <__libc_init_array+0x1e>
 800d108:	0800f8b8 	.word	0x0800f8b8
 800d10c:	0800f8b8 	.word	0x0800f8b8
 800d110:	0800f8b8 	.word	0x0800f8b8
 800d114:	0800f8bc 	.word	0x0800f8bc

0800d118 <__retarget_lock_init_recursive>:
 800d118:	4770      	bx	lr

0800d11a <__retarget_lock_acquire_recursive>:
 800d11a:	4770      	bx	lr

0800d11c <__retarget_lock_release_recursive>:
 800d11c:	4770      	bx	lr

0800d11e <memchr>:
 800d11e:	4603      	mov	r3, r0
 800d120:	b510      	push	{r4, lr}
 800d122:	b2c9      	uxtb	r1, r1
 800d124:	4402      	add	r2, r0
 800d126:	4293      	cmp	r3, r2
 800d128:	4618      	mov	r0, r3
 800d12a:	d101      	bne.n	800d130 <memchr+0x12>
 800d12c:	2000      	movs	r0, #0
 800d12e:	e003      	b.n	800d138 <memchr+0x1a>
 800d130:	7804      	ldrb	r4, [r0, #0]
 800d132:	3301      	adds	r3, #1
 800d134:	428c      	cmp	r4, r1
 800d136:	d1f6      	bne.n	800d126 <memchr+0x8>
 800d138:	bd10      	pop	{r4, pc}

0800d13a <quorem>:
 800d13a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d13e:	6903      	ldr	r3, [r0, #16]
 800d140:	690c      	ldr	r4, [r1, #16]
 800d142:	4607      	mov	r7, r0
 800d144:	42a3      	cmp	r3, r4
 800d146:	db7e      	blt.n	800d246 <quorem+0x10c>
 800d148:	3c01      	subs	r4, #1
 800d14a:	00a3      	lsls	r3, r4, #2
 800d14c:	f100 0514 	add.w	r5, r0, #20
 800d150:	f101 0814 	add.w	r8, r1, #20
 800d154:	9300      	str	r3, [sp, #0]
 800d156:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d15a:	9301      	str	r3, [sp, #4]
 800d15c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d160:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d164:	3301      	adds	r3, #1
 800d166:	429a      	cmp	r2, r3
 800d168:	fbb2 f6f3 	udiv	r6, r2, r3
 800d16c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d170:	d32e      	bcc.n	800d1d0 <quorem+0x96>
 800d172:	f04f 0a00 	mov.w	sl, #0
 800d176:	46c4      	mov	ip, r8
 800d178:	46ae      	mov	lr, r5
 800d17a:	46d3      	mov	fp, sl
 800d17c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d180:	b298      	uxth	r0, r3
 800d182:	fb06 a000 	mla	r0, r6, r0, sl
 800d186:	0c1b      	lsrs	r3, r3, #16
 800d188:	0c02      	lsrs	r2, r0, #16
 800d18a:	fb06 2303 	mla	r3, r6, r3, r2
 800d18e:	f8de 2000 	ldr.w	r2, [lr]
 800d192:	b280      	uxth	r0, r0
 800d194:	b292      	uxth	r2, r2
 800d196:	1a12      	subs	r2, r2, r0
 800d198:	445a      	add	r2, fp
 800d19a:	f8de 0000 	ldr.w	r0, [lr]
 800d19e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d1a2:	b29b      	uxth	r3, r3
 800d1a4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d1a8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d1ac:	b292      	uxth	r2, r2
 800d1ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d1b2:	45e1      	cmp	r9, ip
 800d1b4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d1b8:	f84e 2b04 	str.w	r2, [lr], #4
 800d1bc:	d2de      	bcs.n	800d17c <quorem+0x42>
 800d1be:	9b00      	ldr	r3, [sp, #0]
 800d1c0:	58eb      	ldr	r3, [r5, r3]
 800d1c2:	b92b      	cbnz	r3, 800d1d0 <quorem+0x96>
 800d1c4:	9b01      	ldr	r3, [sp, #4]
 800d1c6:	3b04      	subs	r3, #4
 800d1c8:	429d      	cmp	r5, r3
 800d1ca:	461a      	mov	r2, r3
 800d1cc:	d32f      	bcc.n	800d22e <quorem+0xf4>
 800d1ce:	613c      	str	r4, [r7, #16]
 800d1d0:	4638      	mov	r0, r7
 800d1d2:	f001 f8c5 	bl	800e360 <__mcmp>
 800d1d6:	2800      	cmp	r0, #0
 800d1d8:	db25      	blt.n	800d226 <quorem+0xec>
 800d1da:	4629      	mov	r1, r5
 800d1dc:	2000      	movs	r0, #0
 800d1de:	f858 2b04 	ldr.w	r2, [r8], #4
 800d1e2:	f8d1 c000 	ldr.w	ip, [r1]
 800d1e6:	fa1f fe82 	uxth.w	lr, r2
 800d1ea:	fa1f f38c 	uxth.w	r3, ip
 800d1ee:	eba3 030e 	sub.w	r3, r3, lr
 800d1f2:	4403      	add	r3, r0
 800d1f4:	0c12      	lsrs	r2, r2, #16
 800d1f6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d1fa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d1fe:	b29b      	uxth	r3, r3
 800d200:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d204:	45c1      	cmp	r9, r8
 800d206:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d20a:	f841 3b04 	str.w	r3, [r1], #4
 800d20e:	d2e6      	bcs.n	800d1de <quorem+0xa4>
 800d210:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d214:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d218:	b922      	cbnz	r2, 800d224 <quorem+0xea>
 800d21a:	3b04      	subs	r3, #4
 800d21c:	429d      	cmp	r5, r3
 800d21e:	461a      	mov	r2, r3
 800d220:	d30b      	bcc.n	800d23a <quorem+0x100>
 800d222:	613c      	str	r4, [r7, #16]
 800d224:	3601      	adds	r6, #1
 800d226:	4630      	mov	r0, r6
 800d228:	b003      	add	sp, #12
 800d22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d22e:	6812      	ldr	r2, [r2, #0]
 800d230:	3b04      	subs	r3, #4
 800d232:	2a00      	cmp	r2, #0
 800d234:	d1cb      	bne.n	800d1ce <quorem+0x94>
 800d236:	3c01      	subs	r4, #1
 800d238:	e7c6      	b.n	800d1c8 <quorem+0x8e>
 800d23a:	6812      	ldr	r2, [r2, #0]
 800d23c:	3b04      	subs	r3, #4
 800d23e:	2a00      	cmp	r2, #0
 800d240:	d1ef      	bne.n	800d222 <quorem+0xe8>
 800d242:	3c01      	subs	r4, #1
 800d244:	e7ea      	b.n	800d21c <quorem+0xe2>
 800d246:	2000      	movs	r0, #0
 800d248:	e7ee      	b.n	800d228 <quorem+0xee>
 800d24a:	0000      	movs	r0, r0
 800d24c:	0000      	movs	r0, r0
	...

0800d250 <_dtoa_r>:
 800d250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d254:	4614      	mov	r4, r2
 800d256:	461d      	mov	r5, r3
 800d258:	69c7      	ldr	r7, [r0, #28]
 800d25a:	b097      	sub	sp, #92	@ 0x5c
 800d25c:	4683      	mov	fp, r0
 800d25e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d262:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800d264:	b97f      	cbnz	r7, 800d286 <_dtoa_r+0x36>
 800d266:	2010      	movs	r0, #16
 800d268:	f7ff f8aa 	bl	800c3c0 <malloc>
 800d26c:	4602      	mov	r2, r0
 800d26e:	f8cb 001c 	str.w	r0, [fp, #28]
 800d272:	b920      	cbnz	r0, 800d27e <_dtoa_r+0x2e>
 800d274:	21ef      	movs	r1, #239	@ 0xef
 800d276:	4ba8      	ldr	r3, [pc, #672]	@ (800d518 <_dtoa_r+0x2c8>)
 800d278:	48a8      	ldr	r0, [pc, #672]	@ (800d51c <_dtoa_r+0x2cc>)
 800d27a:	f001 fa2f 	bl	800e6dc <__assert_func>
 800d27e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d282:	6007      	str	r7, [r0, #0]
 800d284:	60c7      	str	r7, [r0, #12]
 800d286:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d28a:	6819      	ldr	r1, [r3, #0]
 800d28c:	b159      	cbz	r1, 800d2a6 <_dtoa_r+0x56>
 800d28e:	685a      	ldr	r2, [r3, #4]
 800d290:	2301      	movs	r3, #1
 800d292:	4093      	lsls	r3, r2
 800d294:	604a      	str	r2, [r1, #4]
 800d296:	608b      	str	r3, [r1, #8]
 800d298:	4658      	mov	r0, fp
 800d29a:	f000 fe29 	bl	800def0 <_Bfree>
 800d29e:	2200      	movs	r2, #0
 800d2a0:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d2a4:	601a      	str	r2, [r3, #0]
 800d2a6:	1e2b      	subs	r3, r5, #0
 800d2a8:	bfaf      	iteee	ge
 800d2aa:	2300      	movge	r3, #0
 800d2ac:	2201      	movlt	r2, #1
 800d2ae:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d2b2:	9303      	strlt	r3, [sp, #12]
 800d2b4:	bfa8      	it	ge
 800d2b6:	6033      	strge	r3, [r6, #0]
 800d2b8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800d2bc:	4b98      	ldr	r3, [pc, #608]	@ (800d520 <_dtoa_r+0x2d0>)
 800d2be:	bfb8      	it	lt
 800d2c0:	6032      	strlt	r2, [r6, #0]
 800d2c2:	ea33 0308 	bics.w	r3, r3, r8
 800d2c6:	d112      	bne.n	800d2ee <_dtoa_r+0x9e>
 800d2c8:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d2cc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d2ce:	6013      	str	r3, [r2, #0]
 800d2d0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800d2d4:	4323      	orrs	r3, r4
 800d2d6:	f000 8550 	beq.w	800dd7a <_dtoa_r+0xb2a>
 800d2da:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d2dc:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800d524 <_dtoa_r+0x2d4>
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	f000 8552 	beq.w	800dd8a <_dtoa_r+0xb3a>
 800d2e6:	f10a 0303 	add.w	r3, sl, #3
 800d2ea:	f000 bd4c 	b.w	800dd86 <_dtoa_r+0xb36>
 800d2ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d2f2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d2f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	f7f3 fb8f 	bl	8000a20 <__aeabi_dcmpeq>
 800d302:	4607      	mov	r7, r0
 800d304:	b158      	cbz	r0, 800d31e <_dtoa_r+0xce>
 800d306:	2301      	movs	r3, #1
 800d308:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d30a:	6013      	str	r3, [r2, #0]
 800d30c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d30e:	b113      	cbz	r3, 800d316 <_dtoa_r+0xc6>
 800d310:	4b85      	ldr	r3, [pc, #532]	@ (800d528 <_dtoa_r+0x2d8>)
 800d312:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d314:	6013      	str	r3, [r2, #0]
 800d316:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800d52c <_dtoa_r+0x2dc>
 800d31a:	f000 bd36 	b.w	800dd8a <_dtoa_r+0xb3a>
 800d31e:	ab14      	add	r3, sp, #80	@ 0x50
 800d320:	9301      	str	r3, [sp, #4]
 800d322:	ab15      	add	r3, sp, #84	@ 0x54
 800d324:	9300      	str	r3, [sp, #0]
 800d326:	4658      	mov	r0, fp
 800d328:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d32c:	f001 f8c8 	bl	800e4c0 <__d2b>
 800d330:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800d334:	4681      	mov	r9, r0
 800d336:	2e00      	cmp	r6, #0
 800d338:	d077      	beq.n	800d42a <_dtoa_r+0x1da>
 800d33a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d33e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d340:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d344:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d348:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d34c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d350:	9712      	str	r7, [sp, #72]	@ 0x48
 800d352:	4619      	mov	r1, r3
 800d354:	2200      	movs	r2, #0
 800d356:	4b76      	ldr	r3, [pc, #472]	@ (800d530 <_dtoa_r+0x2e0>)
 800d358:	f7f2 ff42 	bl	80001e0 <__aeabi_dsub>
 800d35c:	a368      	add	r3, pc, #416	@ (adr r3, 800d500 <_dtoa_r+0x2b0>)
 800d35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d362:	f7f3 f8f5 	bl	8000550 <__aeabi_dmul>
 800d366:	a368      	add	r3, pc, #416	@ (adr r3, 800d508 <_dtoa_r+0x2b8>)
 800d368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d36c:	f7f2 ff3a 	bl	80001e4 <__adddf3>
 800d370:	4604      	mov	r4, r0
 800d372:	4630      	mov	r0, r6
 800d374:	460d      	mov	r5, r1
 800d376:	f7f3 f881 	bl	800047c <__aeabi_i2d>
 800d37a:	a365      	add	r3, pc, #404	@ (adr r3, 800d510 <_dtoa_r+0x2c0>)
 800d37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d380:	f7f3 f8e6 	bl	8000550 <__aeabi_dmul>
 800d384:	4602      	mov	r2, r0
 800d386:	460b      	mov	r3, r1
 800d388:	4620      	mov	r0, r4
 800d38a:	4629      	mov	r1, r5
 800d38c:	f7f2 ff2a 	bl	80001e4 <__adddf3>
 800d390:	4604      	mov	r4, r0
 800d392:	460d      	mov	r5, r1
 800d394:	f7f3 fb8c 	bl	8000ab0 <__aeabi_d2iz>
 800d398:	2200      	movs	r2, #0
 800d39a:	4607      	mov	r7, r0
 800d39c:	2300      	movs	r3, #0
 800d39e:	4620      	mov	r0, r4
 800d3a0:	4629      	mov	r1, r5
 800d3a2:	f7f3 fb47 	bl	8000a34 <__aeabi_dcmplt>
 800d3a6:	b140      	cbz	r0, 800d3ba <_dtoa_r+0x16a>
 800d3a8:	4638      	mov	r0, r7
 800d3aa:	f7f3 f867 	bl	800047c <__aeabi_i2d>
 800d3ae:	4622      	mov	r2, r4
 800d3b0:	462b      	mov	r3, r5
 800d3b2:	f7f3 fb35 	bl	8000a20 <__aeabi_dcmpeq>
 800d3b6:	b900      	cbnz	r0, 800d3ba <_dtoa_r+0x16a>
 800d3b8:	3f01      	subs	r7, #1
 800d3ba:	2f16      	cmp	r7, #22
 800d3bc:	d853      	bhi.n	800d466 <_dtoa_r+0x216>
 800d3be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d3c2:	4b5c      	ldr	r3, [pc, #368]	@ (800d534 <_dtoa_r+0x2e4>)
 800d3c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3cc:	f7f3 fb32 	bl	8000a34 <__aeabi_dcmplt>
 800d3d0:	2800      	cmp	r0, #0
 800d3d2:	d04a      	beq.n	800d46a <_dtoa_r+0x21a>
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	3f01      	subs	r7, #1
 800d3d8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d3da:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d3dc:	1b9b      	subs	r3, r3, r6
 800d3de:	1e5a      	subs	r2, r3, #1
 800d3e0:	bf46      	itte	mi
 800d3e2:	f1c3 0801 	rsbmi	r8, r3, #1
 800d3e6:	2300      	movmi	r3, #0
 800d3e8:	f04f 0800 	movpl.w	r8, #0
 800d3ec:	9209      	str	r2, [sp, #36]	@ 0x24
 800d3ee:	bf48      	it	mi
 800d3f0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800d3f2:	2f00      	cmp	r7, #0
 800d3f4:	db3b      	blt.n	800d46e <_dtoa_r+0x21e>
 800d3f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3f8:	970e      	str	r7, [sp, #56]	@ 0x38
 800d3fa:	443b      	add	r3, r7
 800d3fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3fe:	2300      	movs	r3, #0
 800d400:	930a      	str	r3, [sp, #40]	@ 0x28
 800d402:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d404:	2b09      	cmp	r3, #9
 800d406:	d866      	bhi.n	800d4d6 <_dtoa_r+0x286>
 800d408:	2b05      	cmp	r3, #5
 800d40a:	bfc4      	itt	gt
 800d40c:	3b04      	subgt	r3, #4
 800d40e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800d410:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d412:	bfc8      	it	gt
 800d414:	2400      	movgt	r4, #0
 800d416:	f1a3 0302 	sub.w	r3, r3, #2
 800d41a:	bfd8      	it	le
 800d41c:	2401      	movle	r4, #1
 800d41e:	2b03      	cmp	r3, #3
 800d420:	d864      	bhi.n	800d4ec <_dtoa_r+0x29c>
 800d422:	e8df f003 	tbb	[pc, r3]
 800d426:	382b      	.short	0x382b
 800d428:	5636      	.short	0x5636
 800d42a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d42e:	441e      	add	r6, r3
 800d430:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d434:	2b20      	cmp	r3, #32
 800d436:	bfc1      	itttt	gt
 800d438:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d43c:	fa08 f803 	lslgt.w	r8, r8, r3
 800d440:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d444:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d448:	bfd6      	itet	le
 800d44a:	f1c3 0320 	rsble	r3, r3, #32
 800d44e:	ea48 0003 	orrgt.w	r0, r8, r3
 800d452:	fa04 f003 	lslle.w	r0, r4, r3
 800d456:	f7f3 f801 	bl	800045c <__aeabi_ui2d>
 800d45a:	2201      	movs	r2, #1
 800d45c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d460:	3e01      	subs	r6, #1
 800d462:	9212      	str	r2, [sp, #72]	@ 0x48
 800d464:	e775      	b.n	800d352 <_dtoa_r+0x102>
 800d466:	2301      	movs	r3, #1
 800d468:	e7b6      	b.n	800d3d8 <_dtoa_r+0x188>
 800d46a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d46c:	e7b5      	b.n	800d3da <_dtoa_r+0x18a>
 800d46e:	427b      	negs	r3, r7
 800d470:	930a      	str	r3, [sp, #40]	@ 0x28
 800d472:	2300      	movs	r3, #0
 800d474:	eba8 0807 	sub.w	r8, r8, r7
 800d478:	930e      	str	r3, [sp, #56]	@ 0x38
 800d47a:	e7c2      	b.n	800d402 <_dtoa_r+0x1b2>
 800d47c:	2300      	movs	r3, #0
 800d47e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d480:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d482:	2b00      	cmp	r3, #0
 800d484:	dc35      	bgt.n	800d4f2 <_dtoa_r+0x2a2>
 800d486:	2301      	movs	r3, #1
 800d488:	461a      	mov	r2, r3
 800d48a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800d48e:	9221      	str	r2, [sp, #132]	@ 0x84
 800d490:	e00b      	b.n	800d4aa <_dtoa_r+0x25a>
 800d492:	2301      	movs	r3, #1
 800d494:	e7f3      	b.n	800d47e <_dtoa_r+0x22e>
 800d496:	2300      	movs	r3, #0
 800d498:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d49a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d49c:	18fb      	adds	r3, r7, r3
 800d49e:	9308      	str	r3, [sp, #32]
 800d4a0:	3301      	adds	r3, #1
 800d4a2:	2b01      	cmp	r3, #1
 800d4a4:	9307      	str	r3, [sp, #28]
 800d4a6:	bfb8      	it	lt
 800d4a8:	2301      	movlt	r3, #1
 800d4aa:	2100      	movs	r1, #0
 800d4ac:	2204      	movs	r2, #4
 800d4ae:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d4b2:	f102 0514 	add.w	r5, r2, #20
 800d4b6:	429d      	cmp	r5, r3
 800d4b8:	d91f      	bls.n	800d4fa <_dtoa_r+0x2aa>
 800d4ba:	6041      	str	r1, [r0, #4]
 800d4bc:	4658      	mov	r0, fp
 800d4be:	f000 fcd7 	bl	800de70 <_Balloc>
 800d4c2:	4682      	mov	sl, r0
 800d4c4:	2800      	cmp	r0, #0
 800d4c6:	d139      	bne.n	800d53c <_dtoa_r+0x2ec>
 800d4c8:	4602      	mov	r2, r0
 800d4ca:	f240 11af 	movw	r1, #431	@ 0x1af
 800d4ce:	4b1a      	ldr	r3, [pc, #104]	@ (800d538 <_dtoa_r+0x2e8>)
 800d4d0:	e6d2      	b.n	800d278 <_dtoa_r+0x28>
 800d4d2:	2301      	movs	r3, #1
 800d4d4:	e7e0      	b.n	800d498 <_dtoa_r+0x248>
 800d4d6:	2401      	movs	r4, #1
 800d4d8:	2300      	movs	r3, #0
 800d4da:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d4dc:	9320      	str	r3, [sp, #128]	@ 0x80
 800d4de:	f04f 33ff 	mov.w	r3, #4294967295
 800d4e2:	2200      	movs	r2, #0
 800d4e4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800d4e8:	2312      	movs	r3, #18
 800d4ea:	e7d0      	b.n	800d48e <_dtoa_r+0x23e>
 800d4ec:	2301      	movs	r3, #1
 800d4ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d4f0:	e7f5      	b.n	800d4de <_dtoa_r+0x28e>
 800d4f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d4f4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800d4f8:	e7d7      	b.n	800d4aa <_dtoa_r+0x25a>
 800d4fa:	3101      	adds	r1, #1
 800d4fc:	0052      	lsls	r2, r2, #1
 800d4fe:	e7d8      	b.n	800d4b2 <_dtoa_r+0x262>
 800d500:	636f4361 	.word	0x636f4361
 800d504:	3fd287a7 	.word	0x3fd287a7
 800d508:	8b60c8b3 	.word	0x8b60c8b3
 800d50c:	3fc68a28 	.word	0x3fc68a28
 800d510:	509f79fb 	.word	0x509f79fb
 800d514:	3fd34413 	.word	0x3fd34413
 800d518:	0800f57d 	.word	0x0800f57d
 800d51c:	0800f594 	.word	0x0800f594
 800d520:	7ff00000 	.word	0x7ff00000
 800d524:	0800f579 	.word	0x0800f579
 800d528:	0800f54d 	.word	0x0800f54d
 800d52c:	0800f54c 	.word	0x0800f54c
 800d530:	3ff80000 	.word	0x3ff80000
 800d534:	0800f690 	.word	0x0800f690
 800d538:	0800f5ec 	.word	0x0800f5ec
 800d53c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d540:	6018      	str	r0, [r3, #0]
 800d542:	9b07      	ldr	r3, [sp, #28]
 800d544:	2b0e      	cmp	r3, #14
 800d546:	f200 80a4 	bhi.w	800d692 <_dtoa_r+0x442>
 800d54a:	2c00      	cmp	r4, #0
 800d54c:	f000 80a1 	beq.w	800d692 <_dtoa_r+0x442>
 800d550:	2f00      	cmp	r7, #0
 800d552:	dd33      	ble.n	800d5bc <_dtoa_r+0x36c>
 800d554:	4b86      	ldr	r3, [pc, #536]	@ (800d770 <_dtoa_r+0x520>)
 800d556:	f007 020f 	and.w	r2, r7, #15
 800d55a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d55e:	05f8      	lsls	r0, r7, #23
 800d560:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d564:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d568:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d56c:	d516      	bpl.n	800d59c <_dtoa_r+0x34c>
 800d56e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d572:	4b80      	ldr	r3, [pc, #512]	@ (800d774 <_dtoa_r+0x524>)
 800d574:	2603      	movs	r6, #3
 800d576:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d57a:	f7f3 f913 	bl	80007a4 <__aeabi_ddiv>
 800d57e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d582:	f004 040f 	and.w	r4, r4, #15
 800d586:	4d7b      	ldr	r5, [pc, #492]	@ (800d774 <_dtoa_r+0x524>)
 800d588:	b954      	cbnz	r4, 800d5a0 <_dtoa_r+0x350>
 800d58a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d58e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d592:	f7f3 f907 	bl	80007a4 <__aeabi_ddiv>
 800d596:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d59a:	e028      	b.n	800d5ee <_dtoa_r+0x39e>
 800d59c:	2602      	movs	r6, #2
 800d59e:	e7f2      	b.n	800d586 <_dtoa_r+0x336>
 800d5a0:	07e1      	lsls	r1, r4, #31
 800d5a2:	d508      	bpl.n	800d5b6 <_dtoa_r+0x366>
 800d5a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d5a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d5ac:	f7f2 ffd0 	bl	8000550 <__aeabi_dmul>
 800d5b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d5b4:	3601      	adds	r6, #1
 800d5b6:	1064      	asrs	r4, r4, #1
 800d5b8:	3508      	adds	r5, #8
 800d5ba:	e7e5      	b.n	800d588 <_dtoa_r+0x338>
 800d5bc:	f000 80d2 	beq.w	800d764 <_dtoa_r+0x514>
 800d5c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d5c4:	427c      	negs	r4, r7
 800d5c6:	4b6a      	ldr	r3, [pc, #424]	@ (800d770 <_dtoa_r+0x520>)
 800d5c8:	f004 020f 	and.w	r2, r4, #15
 800d5cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5d4:	f7f2 ffbc 	bl	8000550 <__aeabi_dmul>
 800d5d8:	2602      	movs	r6, #2
 800d5da:	2300      	movs	r3, #0
 800d5dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d5e0:	4d64      	ldr	r5, [pc, #400]	@ (800d774 <_dtoa_r+0x524>)
 800d5e2:	1124      	asrs	r4, r4, #4
 800d5e4:	2c00      	cmp	r4, #0
 800d5e6:	f040 80b2 	bne.w	800d74e <_dtoa_r+0x4fe>
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d1d3      	bne.n	800d596 <_dtoa_r+0x346>
 800d5ee:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d5f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	f000 80b7 	beq.w	800d768 <_dtoa_r+0x518>
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	4620      	mov	r0, r4
 800d5fe:	4629      	mov	r1, r5
 800d600:	4b5d      	ldr	r3, [pc, #372]	@ (800d778 <_dtoa_r+0x528>)
 800d602:	f7f3 fa17 	bl	8000a34 <__aeabi_dcmplt>
 800d606:	2800      	cmp	r0, #0
 800d608:	f000 80ae 	beq.w	800d768 <_dtoa_r+0x518>
 800d60c:	9b07      	ldr	r3, [sp, #28]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	f000 80aa 	beq.w	800d768 <_dtoa_r+0x518>
 800d614:	9b08      	ldr	r3, [sp, #32]
 800d616:	2b00      	cmp	r3, #0
 800d618:	dd37      	ble.n	800d68a <_dtoa_r+0x43a>
 800d61a:	1e7b      	subs	r3, r7, #1
 800d61c:	4620      	mov	r0, r4
 800d61e:	9304      	str	r3, [sp, #16]
 800d620:	2200      	movs	r2, #0
 800d622:	4629      	mov	r1, r5
 800d624:	4b55      	ldr	r3, [pc, #340]	@ (800d77c <_dtoa_r+0x52c>)
 800d626:	f7f2 ff93 	bl	8000550 <__aeabi_dmul>
 800d62a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d62e:	9c08      	ldr	r4, [sp, #32]
 800d630:	3601      	adds	r6, #1
 800d632:	4630      	mov	r0, r6
 800d634:	f7f2 ff22 	bl	800047c <__aeabi_i2d>
 800d638:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d63c:	f7f2 ff88 	bl	8000550 <__aeabi_dmul>
 800d640:	2200      	movs	r2, #0
 800d642:	4b4f      	ldr	r3, [pc, #316]	@ (800d780 <_dtoa_r+0x530>)
 800d644:	f7f2 fdce 	bl	80001e4 <__adddf3>
 800d648:	4605      	mov	r5, r0
 800d64a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d64e:	2c00      	cmp	r4, #0
 800d650:	f040 809a 	bne.w	800d788 <_dtoa_r+0x538>
 800d654:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d658:	2200      	movs	r2, #0
 800d65a:	4b4a      	ldr	r3, [pc, #296]	@ (800d784 <_dtoa_r+0x534>)
 800d65c:	f7f2 fdc0 	bl	80001e0 <__aeabi_dsub>
 800d660:	4602      	mov	r2, r0
 800d662:	460b      	mov	r3, r1
 800d664:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d668:	462a      	mov	r2, r5
 800d66a:	4633      	mov	r3, r6
 800d66c:	f7f3 fa00 	bl	8000a70 <__aeabi_dcmpgt>
 800d670:	2800      	cmp	r0, #0
 800d672:	f040 828e 	bne.w	800db92 <_dtoa_r+0x942>
 800d676:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d67a:	462a      	mov	r2, r5
 800d67c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d680:	f7f3 f9d8 	bl	8000a34 <__aeabi_dcmplt>
 800d684:	2800      	cmp	r0, #0
 800d686:	f040 8127 	bne.w	800d8d8 <_dtoa_r+0x688>
 800d68a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d68e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d692:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d694:	2b00      	cmp	r3, #0
 800d696:	f2c0 8163 	blt.w	800d960 <_dtoa_r+0x710>
 800d69a:	2f0e      	cmp	r7, #14
 800d69c:	f300 8160 	bgt.w	800d960 <_dtoa_r+0x710>
 800d6a0:	4b33      	ldr	r3, [pc, #204]	@ (800d770 <_dtoa_r+0x520>)
 800d6a2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d6a6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d6aa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d6ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	da03      	bge.n	800d6bc <_dtoa_r+0x46c>
 800d6b4:	9b07      	ldr	r3, [sp, #28]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	f340 8100 	ble.w	800d8bc <_dtoa_r+0x66c>
 800d6bc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d6c0:	4656      	mov	r6, sl
 800d6c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d6c6:	4620      	mov	r0, r4
 800d6c8:	4629      	mov	r1, r5
 800d6ca:	f7f3 f86b 	bl	80007a4 <__aeabi_ddiv>
 800d6ce:	f7f3 f9ef 	bl	8000ab0 <__aeabi_d2iz>
 800d6d2:	4680      	mov	r8, r0
 800d6d4:	f7f2 fed2 	bl	800047c <__aeabi_i2d>
 800d6d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d6dc:	f7f2 ff38 	bl	8000550 <__aeabi_dmul>
 800d6e0:	4602      	mov	r2, r0
 800d6e2:	460b      	mov	r3, r1
 800d6e4:	4620      	mov	r0, r4
 800d6e6:	4629      	mov	r1, r5
 800d6e8:	f7f2 fd7a 	bl	80001e0 <__aeabi_dsub>
 800d6ec:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d6f0:	9d07      	ldr	r5, [sp, #28]
 800d6f2:	f806 4b01 	strb.w	r4, [r6], #1
 800d6f6:	eba6 040a 	sub.w	r4, r6, sl
 800d6fa:	42a5      	cmp	r5, r4
 800d6fc:	4602      	mov	r2, r0
 800d6fe:	460b      	mov	r3, r1
 800d700:	f040 8116 	bne.w	800d930 <_dtoa_r+0x6e0>
 800d704:	f7f2 fd6e 	bl	80001e4 <__adddf3>
 800d708:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d70c:	4604      	mov	r4, r0
 800d70e:	460d      	mov	r5, r1
 800d710:	f7f3 f9ae 	bl	8000a70 <__aeabi_dcmpgt>
 800d714:	2800      	cmp	r0, #0
 800d716:	f040 80f8 	bne.w	800d90a <_dtoa_r+0x6ba>
 800d71a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d71e:	4620      	mov	r0, r4
 800d720:	4629      	mov	r1, r5
 800d722:	f7f3 f97d 	bl	8000a20 <__aeabi_dcmpeq>
 800d726:	b118      	cbz	r0, 800d730 <_dtoa_r+0x4e0>
 800d728:	f018 0f01 	tst.w	r8, #1
 800d72c:	f040 80ed 	bne.w	800d90a <_dtoa_r+0x6ba>
 800d730:	4649      	mov	r1, r9
 800d732:	4658      	mov	r0, fp
 800d734:	f000 fbdc 	bl	800def0 <_Bfree>
 800d738:	2300      	movs	r3, #0
 800d73a:	7033      	strb	r3, [r6, #0]
 800d73c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d73e:	3701      	adds	r7, #1
 800d740:	601f      	str	r7, [r3, #0]
 800d742:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d744:	2b00      	cmp	r3, #0
 800d746:	f000 8320 	beq.w	800dd8a <_dtoa_r+0xb3a>
 800d74a:	601e      	str	r6, [r3, #0]
 800d74c:	e31d      	b.n	800dd8a <_dtoa_r+0xb3a>
 800d74e:	07e2      	lsls	r2, r4, #31
 800d750:	d505      	bpl.n	800d75e <_dtoa_r+0x50e>
 800d752:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d756:	f7f2 fefb 	bl	8000550 <__aeabi_dmul>
 800d75a:	2301      	movs	r3, #1
 800d75c:	3601      	adds	r6, #1
 800d75e:	1064      	asrs	r4, r4, #1
 800d760:	3508      	adds	r5, #8
 800d762:	e73f      	b.n	800d5e4 <_dtoa_r+0x394>
 800d764:	2602      	movs	r6, #2
 800d766:	e742      	b.n	800d5ee <_dtoa_r+0x39e>
 800d768:	9c07      	ldr	r4, [sp, #28]
 800d76a:	9704      	str	r7, [sp, #16]
 800d76c:	e761      	b.n	800d632 <_dtoa_r+0x3e2>
 800d76e:	bf00      	nop
 800d770:	0800f690 	.word	0x0800f690
 800d774:	0800f668 	.word	0x0800f668
 800d778:	3ff00000 	.word	0x3ff00000
 800d77c:	40240000 	.word	0x40240000
 800d780:	401c0000 	.word	0x401c0000
 800d784:	40140000 	.word	0x40140000
 800d788:	4b70      	ldr	r3, [pc, #448]	@ (800d94c <_dtoa_r+0x6fc>)
 800d78a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d78c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d790:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d794:	4454      	add	r4, sl
 800d796:	2900      	cmp	r1, #0
 800d798:	d045      	beq.n	800d826 <_dtoa_r+0x5d6>
 800d79a:	2000      	movs	r0, #0
 800d79c:	496c      	ldr	r1, [pc, #432]	@ (800d950 <_dtoa_r+0x700>)
 800d79e:	f7f3 f801 	bl	80007a4 <__aeabi_ddiv>
 800d7a2:	4633      	mov	r3, r6
 800d7a4:	462a      	mov	r2, r5
 800d7a6:	f7f2 fd1b 	bl	80001e0 <__aeabi_dsub>
 800d7aa:	4656      	mov	r6, sl
 800d7ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d7b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d7b4:	f7f3 f97c 	bl	8000ab0 <__aeabi_d2iz>
 800d7b8:	4605      	mov	r5, r0
 800d7ba:	f7f2 fe5f 	bl	800047c <__aeabi_i2d>
 800d7be:	4602      	mov	r2, r0
 800d7c0:	460b      	mov	r3, r1
 800d7c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d7c6:	f7f2 fd0b 	bl	80001e0 <__aeabi_dsub>
 800d7ca:	4602      	mov	r2, r0
 800d7cc:	460b      	mov	r3, r1
 800d7ce:	3530      	adds	r5, #48	@ 0x30
 800d7d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d7d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d7d8:	f806 5b01 	strb.w	r5, [r6], #1
 800d7dc:	f7f3 f92a 	bl	8000a34 <__aeabi_dcmplt>
 800d7e0:	2800      	cmp	r0, #0
 800d7e2:	d163      	bne.n	800d8ac <_dtoa_r+0x65c>
 800d7e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d7e8:	2000      	movs	r0, #0
 800d7ea:	495a      	ldr	r1, [pc, #360]	@ (800d954 <_dtoa_r+0x704>)
 800d7ec:	f7f2 fcf8 	bl	80001e0 <__aeabi_dsub>
 800d7f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d7f4:	f7f3 f91e 	bl	8000a34 <__aeabi_dcmplt>
 800d7f8:	2800      	cmp	r0, #0
 800d7fa:	f040 8087 	bne.w	800d90c <_dtoa_r+0x6bc>
 800d7fe:	42a6      	cmp	r6, r4
 800d800:	f43f af43 	beq.w	800d68a <_dtoa_r+0x43a>
 800d804:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d808:	2200      	movs	r2, #0
 800d80a:	4b53      	ldr	r3, [pc, #332]	@ (800d958 <_dtoa_r+0x708>)
 800d80c:	f7f2 fea0 	bl	8000550 <__aeabi_dmul>
 800d810:	2200      	movs	r2, #0
 800d812:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d816:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d81a:	4b4f      	ldr	r3, [pc, #316]	@ (800d958 <_dtoa_r+0x708>)
 800d81c:	f7f2 fe98 	bl	8000550 <__aeabi_dmul>
 800d820:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d824:	e7c4      	b.n	800d7b0 <_dtoa_r+0x560>
 800d826:	4631      	mov	r1, r6
 800d828:	4628      	mov	r0, r5
 800d82a:	f7f2 fe91 	bl	8000550 <__aeabi_dmul>
 800d82e:	4656      	mov	r6, sl
 800d830:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d834:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d836:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d83a:	f7f3 f939 	bl	8000ab0 <__aeabi_d2iz>
 800d83e:	4605      	mov	r5, r0
 800d840:	f7f2 fe1c 	bl	800047c <__aeabi_i2d>
 800d844:	4602      	mov	r2, r0
 800d846:	460b      	mov	r3, r1
 800d848:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d84c:	f7f2 fcc8 	bl	80001e0 <__aeabi_dsub>
 800d850:	4602      	mov	r2, r0
 800d852:	460b      	mov	r3, r1
 800d854:	3530      	adds	r5, #48	@ 0x30
 800d856:	f806 5b01 	strb.w	r5, [r6], #1
 800d85a:	42a6      	cmp	r6, r4
 800d85c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d860:	f04f 0200 	mov.w	r2, #0
 800d864:	d124      	bne.n	800d8b0 <_dtoa_r+0x660>
 800d866:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d86a:	4b39      	ldr	r3, [pc, #228]	@ (800d950 <_dtoa_r+0x700>)
 800d86c:	f7f2 fcba 	bl	80001e4 <__adddf3>
 800d870:	4602      	mov	r2, r0
 800d872:	460b      	mov	r3, r1
 800d874:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d878:	f7f3 f8fa 	bl	8000a70 <__aeabi_dcmpgt>
 800d87c:	2800      	cmp	r0, #0
 800d87e:	d145      	bne.n	800d90c <_dtoa_r+0x6bc>
 800d880:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d884:	2000      	movs	r0, #0
 800d886:	4932      	ldr	r1, [pc, #200]	@ (800d950 <_dtoa_r+0x700>)
 800d888:	f7f2 fcaa 	bl	80001e0 <__aeabi_dsub>
 800d88c:	4602      	mov	r2, r0
 800d88e:	460b      	mov	r3, r1
 800d890:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d894:	f7f3 f8ce 	bl	8000a34 <__aeabi_dcmplt>
 800d898:	2800      	cmp	r0, #0
 800d89a:	f43f aef6 	beq.w	800d68a <_dtoa_r+0x43a>
 800d89e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d8a0:	1e73      	subs	r3, r6, #1
 800d8a2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d8a4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d8a8:	2b30      	cmp	r3, #48	@ 0x30
 800d8aa:	d0f8      	beq.n	800d89e <_dtoa_r+0x64e>
 800d8ac:	9f04      	ldr	r7, [sp, #16]
 800d8ae:	e73f      	b.n	800d730 <_dtoa_r+0x4e0>
 800d8b0:	4b29      	ldr	r3, [pc, #164]	@ (800d958 <_dtoa_r+0x708>)
 800d8b2:	f7f2 fe4d 	bl	8000550 <__aeabi_dmul>
 800d8b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8ba:	e7bc      	b.n	800d836 <_dtoa_r+0x5e6>
 800d8bc:	d10c      	bne.n	800d8d8 <_dtoa_r+0x688>
 800d8be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	4b25      	ldr	r3, [pc, #148]	@ (800d95c <_dtoa_r+0x70c>)
 800d8c6:	f7f2 fe43 	bl	8000550 <__aeabi_dmul>
 800d8ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d8ce:	f7f3 f8c5 	bl	8000a5c <__aeabi_dcmpge>
 800d8d2:	2800      	cmp	r0, #0
 800d8d4:	f000 815b 	beq.w	800db8e <_dtoa_r+0x93e>
 800d8d8:	2400      	movs	r4, #0
 800d8da:	4625      	mov	r5, r4
 800d8dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d8de:	4656      	mov	r6, sl
 800d8e0:	43db      	mvns	r3, r3
 800d8e2:	9304      	str	r3, [sp, #16]
 800d8e4:	2700      	movs	r7, #0
 800d8e6:	4621      	mov	r1, r4
 800d8e8:	4658      	mov	r0, fp
 800d8ea:	f000 fb01 	bl	800def0 <_Bfree>
 800d8ee:	2d00      	cmp	r5, #0
 800d8f0:	d0dc      	beq.n	800d8ac <_dtoa_r+0x65c>
 800d8f2:	b12f      	cbz	r7, 800d900 <_dtoa_r+0x6b0>
 800d8f4:	42af      	cmp	r7, r5
 800d8f6:	d003      	beq.n	800d900 <_dtoa_r+0x6b0>
 800d8f8:	4639      	mov	r1, r7
 800d8fa:	4658      	mov	r0, fp
 800d8fc:	f000 faf8 	bl	800def0 <_Bfree>
 800d900:	4629      	mov	r1, r5
 800d902:	4658      	mov	r0, fp
 800d904:	f000 faf4 	bl	800def0 <_Bfree>
 800d908:	e7d0      	b.n	800d8ac <_dtoa_r+0x65c>
 800d90a:	9704      	str	r7, [sp, #16]
 800d90c:	4633      	mov	r3, r6
 800d90e:	461e      	mov	r6, r3
 800d910:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d914:	2a39      	cmp	r2, #57	@ 0x39
 800d916:	d107      	bne.n	800d928 <_dtoa_r+0x6d8>
 800d918:	459a      	cmp	sl, r3
 800d91a:	d1f8      	bne.n	800d90e <_dtoa_r+0x6be>
 800d91c:	9a04      	ldr	r2, [sp, #16]
 800d91e:	3201      	adds	r2, #1
 800d920:	9204      	str	r2, [sp, #16]
 800d922:	2230      	movs	r2, #48	@ 0x30
 800d924:	f88a 2000 	strb.w	r2, [sl]
 800d928:	781a      	ldrb	r2, [r3, #0]
 800d92a:	3201      	adds	r2, #1
 800d92c:	701a      	strb	r2, [r3, #0]
 800d92e:	e7bd      	b.n	800d8ac <_dtoa_r+0x65c>
 800d930:	2200      	movs	r2, #0
 800d932:	4b09      	ldr	r3, [pc, #36]	@ (800d958 <_dtoa_r+0x708>)
 800d934:	f7f2 fe0c 	bl	8000550 <__aeabi_dmul>
 800d938:	2200      	movs	r2, #0
 800d93a:	2300      	movs	r3, #0
 800d93c:	4604      	mov	r4, r0
 800d93e:	460d      	mov	r5, r1
 800d940:	f7f3 f86e 	bl	8000a20 <__aeabi_dcmpeq>
 800d944:	2800      	cmp	r0, #0
 800d946:	f43f aebc 	beq.w	800d6c2 <_dtoa_r+0x472>
 800d94a:	e6f1      	b.n	800d730 <_dtoa_r+0x4e0>
 800d94c:	0800f690 	.word	0x0800f690
 800d950:	3fe00000 	.word	0x3fe00000
 800d954:	3ff00000 	.word	0x3ff00000
 800d958:	40240000 	.word	0x40240000
 800d95c:	40140000 	.word	0x40140000
 800d960:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d962:	2a00      	cmp	r2, #0
 800d964:	f000 80db 	beq.w	800db1e <_dtoa_r+0x8ce>
 800d968:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d96a:	2a01      	cmp	r2, #1
 800d96c:	f300 80bf 	bgt.w	800daee <_dtoa_r+0x89e>
 800d970:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d972:	2a00      	cmp	r2, #0
 800d974:	f000 80b7 	beq.w	800dae6 <_dtoa_r+0x896>
 800d978:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d97c:	4646      	mov	r6, r8
 800d97e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d980:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d982:	2101      	movs	r1, #1
 800d984:	441a      	add	r2, r3
 800d986:	4658      	mov	r0, fp
 800d988:	4498      	add	r8, r3
 800d98a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d98c:	f000 fb64 	bl	800e058 <__i2b>
 800d990:	4605      	mov	r5, r0
 800d992:	b15e      	cbz	r6, 800d9ac <_dtoa_r+0x75c>
 800d994:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d996:	2b00      	cmp	r3, #0
 800d998:	dd08      	ble.n	800d9ac <_dtoa_r+0x75c>
 800d99a:	42b3      	cmp	r3, r6
 800d99c:	bfa8      	it	ge
 800d99e:	4633      	movge	r3, r6
 800d9a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9a2:	eba8 0803 	sub.w	r8, r8, r3
 800d9a6:	1af6      	subs	r6, r6, r3
 800d9a8:	1ad3      	subs	r3, r2, r3
 800d9aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d9ae:	b1f3      	cbz	r3, 800d9ee <_dtoa_r+0x79e>
 800d9b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	f000 80b7 	beq.w	800db26 <_dtoa_r+0x8d6>
 800d9b8:	b18c      	cbz	r4, 800d9de <_dtoa_r+0x78e>
 800d9ba:	4629      	mov	r1, r5
 800d9bc:	4622      	mov	r2, r4
 800d9be:	4658      	mov	r0, fp
 800d9c0:	f000 fc08 	bl	800e1d4 <__pow5mult>
 800d9c4:	464a      	mov	r2, r9
 800d9c6:	4601      	mov	r1, r0
 800d9c8:	4605      	mov	r5, r0
 800d9ca:	4658      	mov	r0, fp
 800d9cc:	f000 fb5a 	bl	800e084 <__multiply>
 800d9d0:	4649      	mov	r1, r9
 800d9d2:	9004      	str	r0, [sp, #16]
 800d9d4:	4658      	mov	r0, fp
 800d9d6:	f000 fa8b 	bl	800def0 <_Bfree>
 800d9da:	9b04      	ldr	r3, [sp, #16]
 800d9dc:	4699      	mov	r9, r3
 800d9de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d9e0:	1b1a      	subs	r2, r3, r4
 800d9e2:	d004      	beq.n	800d9ee <_dtoa_r+0x79e>
 800d9e4:	4649      	mov	r1, r9
 800d9e6:	4658      	mov	r0, fp
 800d9e8:	f000 fbf4 	bl	800e1d4 <__pow5mult>
 800d9ec:	4681      	mov	r9, r0
 800d9ee:	2101      	movs	r1, #1
 800d9f0:	4658      	mov	r0, fp
 800d9f2:	f000 fb31 	bl	800e058 <__i2b>
 800d9f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d9f8:	4604      	mov	r4, r0
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	f000 81c9 	beq.w	800dd92 <_dtoa_r+0xb42>
 800da00:	461a      	mov	r2, r3
 800da02:	4601      	mov	r1, r0
 800da04:	4658      	mov	r0, fp
 800da06:	f000 fbe5 	bl	800e1d4 <__pow5mult>
 800da0a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800da0c:	4604      	mov	r4, r0
 800da0e:	2b01      	cmp	r3, #1
 800da10:	f300 808f 	bgt.w	800db32 <_dtoa_r+0x8e2>
 800da14:	9b02      	ldr	r3, [sp, #8]
 800da16:	2b00      	cmp	r3, #0
 800da18:	f040 8087 	bne.w	800db2a <_dtoa_r+0x8da>
 800da1c:	9b03      	ldr	r3, [sp, #12]
 800da1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da22:	2b00      	cmp	r3, #0
 800da24:	f040 8083 	bne.w	800db2e <_dtoa_r+0x8de>
 800da28:	9b03      	ldr	r3, [sp, #12]
 800da2a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800da2e:	0d1b      	lsrs	r3, r3, #20
 800da30:	051b      	lsls	r3, r3, #20
 800da32:	b12b      	cbz	r3, 800da40 <_dtoa_r+0x7f0>
 800da34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da36:	f108 0801 	add.w	r8, r8, #1
 800da3a:	3301      	adds	r3, #1
 800da3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800da3e:	2301      	movs	r3, #1
 800da40:	930a      	str	r3, [sp, #40]	@ 0x28
 800da42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da44:	2b00      	cmp	r3, #0
 800da46:	f000 81aa 	beq.w	800dd9e <_dtoa_r+0xb4e>
 800da4a:	6923      	ldr	r3, [r4, #16]
 800da4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800da50:	6918      	ldr	r0, [r3, #16]
 800da52:	f000 fab5 	bl	800dfc0 <__hi0bits>
 800da56:	f1c0 0020 	rsb	r0, r0, #32
 800da5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da5c:	4418      	add	r0, r3
 800da5e:	f010 001f 	ands.w	r0, r0, #31
 800da62:	d071      	beq.n	800db48 <_dtoa_r+0x8f8>
 800da64:	f1c0 0320 	rsb	r3, r0, #32
 800da68:	2b04      	cmp	r3, #4
 800da6a:	dd65      	ble.n	800db38 <_dtoa_r+0x8e8>
 800da6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da6e:	f1c0 001c 	rsb	r0, r0, #28
 800da72:	4403      	add	r3, r0
 800da74:	4480      	add	r8, r0
 800da76:	4406      	add	r6, r0
 800da78:	9309      	str	r3, [sp, #36]	@ 0x24
 800da7a:	f1b8 0f00 	cmp.w	r8, #0
 800da7e:	dd05      	ble.n	800da8c <_dtoa_r+0x83c>
 800da80:	4649      	mov	r1, r9
 800da82:	4642      	mov	r2, r8
 800da84:	4658      	mov	r0, fp
 800da86:	f000 fbff 	bl	800e288 <__lshift>
 800da8a:	4681      	mov	r9, r0
 800da8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da8e:	2b00      	cmp	r3, #0
 800da90:	dd05      	ble.n	800da9e <_dtoa_r+0x84e>
 800da92:	4621      	mov	r1, r4
 800da94:	461a      	mov	r2, r3
 800da96:	4658      	mov	r0, fp
 800da98:	f000 fbf6 	bl	800e288 <__lshift>
 800da9c:	4604      	mov	r4, r0
 800da9e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d053      	beq.n	800db4c <_dtoa_r+0x8fc>
 800daa4:	4621      	mov	r1, r4
 800daa6:	4648      	mov	r0, r9
 800daa8:	f000 fc5a 	bl	800e360 <__mcmp>
 800daac:	2800      	cmp	r0, #0
 800daae:	da4d      	bge.n	800db4c <_dtoa_r+0x8fc>
 800dab0:	1e7b      	subs	r3, r7, #1
 800dab2:	4649      	mov	r1, r9
 800dab4:	9304      	str	r3, [sp, #16]
 800dab6:	220a      	movs	r2, #10
 800dab8:	2300      	movs	r3, #0
 800daba:	4658      	mov	r0, fp
 800dabc:	f000 fa3a 	bl	800df34 <__multadd>
 800dac0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dac2:	4681      	mov	r9, r0
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	f000 816c 	beq.w	800dda2 <_dtoa_r+0xb52>
 800daca:	2300      	movs	r3, #0
 800dacc:	4629      	mov	r1, r5
 800dace:	220a      	movs	r2, #10
 800dad0:	4658      	mov	r0, fp
 800dad2:	f000 fa2f 	bl	800df34 <__multadd>
 800dad6:	9b08      	ldr	r3, [sp, #32]
 800dad8:	4605      	mov	r5, r0
 800dada:	2b00      	cmp	r3, #0
 800dadc:	dc61      	bgt.n	800dba2 <_dtoa_r+0x952>
 800dade:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800dae0:	2b02      	cmp	r3, #2
 800dae2:	dc3b      	bgt.n	800db5c <_dtoa_r+0x90c>
 800dae4:	e05d      	b.n	800dba2 <_dtoa_r+0x952>
 800dae6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dae8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800daec:	e746      	b.n	800d97c <_dtoa_r+0x72c>
 800daee:	9b07      	ldr	r3, [sp, #28]
 800daf0:	1e5c      	subs	r4, r3, #1
 800daf2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800daf4:	42a3      	cmp	r3, r4
 800daf6:	bfbf      	itttt	lt
 800daf8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800dafa:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800dafc:	1ae3      	sublt	r3, r4, r3
 800dafe:	18d2      	addlt	r2, r2, r3
 800db00:	bfa8      	it	ge
 800db02:	1b1c      	subge	r4, r3, r4
 800db04:	9b07      	ldr	r3, [sp, #28]
 800db06:	bfbe      	ittt	lt
 800db08:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800db0a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800db0c:	2400      	movlt	r4, #0
 800db0e:	2b00      	cmp	r3, #0
 800db10:	bfb5      	itete	lt
 800db12:	eba8 0603 	sublt.w	r6, r8, r3
 800db16:	4646      	movge	r6, r8
 800db18:	2300      	movlt	r3, #0
 800db1a:	9b07      	ldrge	r3, [sp, #28]
 800db1c:	e730      	b.n	800d980 <_dtoa_r+0x730>
 800db1e:	4646      	mov	r6, r8
 800db20:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800db22:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800db24:	e735      	b.n	800d992 <_dtoa_r+0x742>
 800db26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800db28:	e75c      	b.n	800d9e4 <_dtoa_r+0x794>
 800db2a:	2300      	movs	r3, #0
 800db2c:	e788      	b.n	800da40 <_dtoa_r+0x7f0>
 800db2e:	9b02      	ldr	r3, [sp, #8]
 800db30:	e786      	b.n	800da40 <_dtoa_r+0x7f0>
 800db32:	2300      	movs	r3, #0
 800db34:	930a      	str	r3, [sp, #40]	@ 0x28
 800db36:	e788      	b.n	800da4a <_dtoa_r+0x7fa>
 800db38:	d09f      	beq.n	800da7a <_dtoa_r+0x82a>
 800db3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800db3c:	331c      	adds	r3, #28
 800db3e:	441a      	add	r2, r3
 800db40:	4498      	add	r8, r3
 800db42:	441e      	add	r6, r3
 800db44:	9209      	str	r2, [sp, #36]	@ 0x24
 800db46:	e798      	b.n	800da7a <_dtoa_r+0x82a>
 800db48:	4603      	mov	r3, r0
 800db4a:	e7f6      	b.n	800db3a <_dtoa_r+0x8ea>
 800db4c:	9b07      	ldr	r3, [sp, #28]
 800db4e:	9704      	str	r7, [sp, #16]
 800db50:	2b00      	cmp	r3, #0
 800db52:	dc20      	bgt.n	800db96 <_dtoa_r+0x946>
 800db54:	9308      	str	r3, [sp, #32]
 800db56:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800db58:	2b02      	cmp	r3, #2
 800db5a:	dd1e      	ble.n	800db9a <_dtoa_r+0x94a>
 800db5c:	9b08      	ldr	r3, [sp, #32]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	f47f aebc 	bne.w	800d8dc <_dtoa_r+0x68c>
 800db64:	4621      	mov	r1, r4
 800db66:	2205      	movs	r2, #5
 800db68:	4658      	mov	r0, fp
 800db6a:	f000 f9e3 	bl	800df34 <__multadd>
 800db6e:	4601      	mov	r1, r0
 800db70:	4604      	mov	r4, r0
 800db72:	4648      	mov	r0, r9
 800db74:	f000 fbf4 	bl	800e360 <__mcmp>
 800db78:	2800      	cmp	r0, #0
 800db7a:	f77f aeaf 	ble.w	800d8dc <_dtoa_r+0x68c>
 800db7e:	2331      	movs	r3, #49	@ 0x31
 800db80:	4656      	mov	r6, sl
 800db82:	f806 3b01 	strb.w	r3, [r6], #1
 800db86:	9b04      	ldr	r3, [sp, #16]
 800db88:	3301      	adds	r3, #1
 800db8a:	9304      	str	r3, [sp, #16]
 800db8c:	e6aa      	b.n	800d8e4 <_dtoa_r+0x694>
 800db8e:	9c07      	ldr	r4, [sp, #28]
 800db90:	9704      	str	r7, [sp, #16]
 800db92:	4625      	mov	r5, r4
 800db94:	e7f3      	b.n	800db7e <_dtoa_r+0x92e>
 800db96:	9b07      	ldr	r3, [sp, #28]
 800db98:	9308      	str	r3, [sp, #32]
 800db9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	f000 8104 	beq.w	800ddaa <_dtoa_r+0xb5a>
 800dba2:	2e00      	cmp	r6, #0
 800dba4:	dd05      	ble.n	800dbb2 <_dtoa_r+0x962>
 800dba6:	4629      	mov	r1, r5
 800dba8:	4632      	mov	r2, r6
 800dbaa:	4658      	mov	r0, fp
 800dbac:	f000 fb6c 	bl	800e288 <__lshift>
 800dbb0:	4605      	mov	r5, r0
 800dbb2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d05a      	beq.n	800dc6e <_dtoa_r+0xa1e>
 800dbb8:	4658      	mov	r0, fp
 800dbba:	6869      	ldr	r1, [r5, #4]
 800dbbc:	f000 f958 	bl	800de70 <_Balloc>
 800dbc0:	4606      	mov	r6, r0
 800dbc2:	b928      	cbnz	r0, 800dbd0 <_dtoa_r+0x980>
 800dbc4:	4602      	mov	r2, r0
 800dbc6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dbca:	4b83      	ldr	r3, [pc, #524]	@ (800ddd8 <_dtoa_r+0xb88>)
 800dbcc:	f7ff bb54 	b.w	800d278 <_dtoa_r+0x28>
 800dbd0:	692a      	ldr	r2, [r5, #16]
 800dbd2:	f105 010c 	add.w	r1, r5, #12
 800dbd6:	3202      	adds	r2, #2
 800dbd8:	0092      	lsls	r2, r2, #2
 800dbda:	300c      	adds	r0, #12
 800dbdc:	f000 fd70 	bl	800e6c0 <memcpy>
 800dbe0:	2201      	movs	r2, #1
 800dbe2:	4631      	mov	r1, r6
 800dbe4:	4658      	mov	r0, fp
 800dbe6:	f000 fb4f 	bl	800e288 <__lshift>
 800dbea:	462f      	mov	r7, r5
 800dbec:	4605      	mov	r5, r0
 800dbee:	f10a 0301 	add.w	r3, sl, #1
 800dbf2:	9307      	str	r3, [sp, #28]
 800dbf4:	9b08      	ldr	r3, [sp, #32]
 800dbf6:	4453      	add	r3, sl
 800dbf8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dbfa:	9b02      	ldr	r3, [sp, #8]
 800dbfc:	f003 0301 	and.w	r3, r3, #1
 800dc00:	930a      	str	r3, [sp, #40]	@ 0x28
 800dc02:	9b07      	ldr	r3, [sp, #28]
 800dc04:	4621      	mov	r1, r4
 800dc06:	3b01      	subs	r3, #1
 800dc08:	4648      	mov	r0, r9
 800dc0a:	9302      	str	r3, [sp, #8]
 800dc0c:	f7ff fa95 	bl	800d13a <quorem>
 800dc10:	4639      	mov	r1, r7
 800dc12:	9008      	str	r0, [sp, #32]
 800dc14:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800dc18:	4648      	mov	r0, r9
 800dc1a:	f000 fba1 	bl	800e360 <__mcmp>
 800dc1e:	462a      	mov	r2, r5
 800dc20:	9009      	str	r0, [sp, #36]	@ 0x24
 800dc22:	4621      	mov	r1, r4
 800dc24:	4658      	mov	r0, fp
 800dc26:	f000 fbb7 	bl	800e398 <__mdiff>
 800dc2a:	68c2      	ldr	r2, [r0, #12]
 800dc2c:	4606      	mov	r6, r0
 800dc2e:	bb02      	cbnz	r2, 800dc72 <_dtoa_r+0xa22>
 800dc30:	4601      	mov	r1, r0
 800dc32:	4648      	mov	r0, r9
 800dc34:	f000 fb94 	bl	800e360 <__mcmp>
 800dc38:	4602      	mov	r2, r0
 800dc3a:	4631      	mov	r1, r6
 800dc3c:	4658      	mov	r0, fp
 800dc3e:	920c      	str	r2, [sp, #48]	@ 0x30
 800dc40:	f000 f956 	bl	800def0 <_Bfree>
 800dc44:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800dc46:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dc48:	9e07      	ldr	r6, [sp, #28]
 800dc4a:	ea43 0102 	orr.w	r1, r3, r2
 800dc4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc50:	4319      	orrs	r1, r3
 800dc52:	d110      	bne.n	800dc76 <_dtoa_r+0xa26>
 800dc54:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dc58:	d029      	beq.n	800dcae <_dtoa_r+0xa5e>
 800dc5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	dd02      	ble.n	800dc66 <_dtoa_r+0xa16>
 800dc60:	9b08      	ldr	r3, [sp, #32]
 800dc62:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800dc66:	9b02      	ldr	r3, [sp, #8]
 800dc68:	f883 8000 	strb.w	r8, [r3]
 800dc6c:	e63b      	b.n	800d8e6 <_dtoa_r+0x696>
 800dc6e:	4628      	mov	r0, r5
 800dc70:	e7bb      	b.n	800dbea <_dtoa_r+0x99a>
 800dc72:	2201      	movs	r2, #1
 800dc74:	e7e1      	b.n	800dc3a <_dtoa_r+0x9ea>
 800dc76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	db04      	blt.n	800dc86 <_dtoa_r+0xa36>
 800dc7c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800dc7e:	430b      	orrs	r3, r1
 800dc80:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dc82:	430b      	orrs	r3, r1
 800dc84:	d120      	bne.n	800dcc8 <_dtoa_r+0xa78>
 800dc86:	2a00      	cmp	r2, #0
 800dc88:	dded      	ble.n	800dc66 <_dtoa_r+0xa16>
 800dc8a:	4649      	mov	r1, r9
 800dc8c:	2201      	movs	r2, #1
 800dc8e:	4658      	mov	r0, fp
 800dc90:	f000 fafa 	bl	800e288 <__lshift>
 800dc94:	4621      	mov	r1, r4
 800dc96:	4681      	mov	r9, r0
 800dc98:	f000 fb62 	bl	800e360 <__mcmp>
 800dc9c:	2800      	cmp	r0, #0
 800dc9e:	dc03      	bgt.n	800dca8 <_dtoa_r+0xa58>
 800dca0:	d1e1      	bne.n	800dc66 <_dtoa_r+0xa16>
 800dca2:	f018 0f01 	tst.w	r8, #1
 800dca6:	d0de      	beq.n	800dc66 <_dtoa_r+0xa16>
 800dca8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dcac:	d1d8      	bne.n	800dc60 <_dtoa_r+0xa10>
 800dcae:	2339      	movs	r3, #57	@ 0x39
 800dcb0:	9a02      	ldr	r2, [sp, #8]
 800dcb2:	7013      	strb	r3, [r2, #0]
 800dcb4:	4633      	mov	r3, r6
 800dcb6:	461e      	mov	r6, r3
 800dcb8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dcbc:	3b01      	subs	r3, #1
 800dcbe:	2a39      	cmp	r2, #57	@ 0x39
 800dcc0:	d052      	beq.n	800dd68 <_dtoa_r+0xb18>
 800dcc2:	3201      	adds	r2, #1
 800dcc4:	701a      	strb	r2, [r3, #0]
 800dcc6:	e60e      	b.n	800d8e6 <_dtoa_r+0x696>
 800dcc8:	2a00      	cmp	r2, #0
 800dcca:	dd07      	ble.n	800dcdc <_dtoa_r+0xa8c>
 800dccc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dcd0:	d0ed      	beq.n	800dcae <_dtoa_r+0xa5e>
 800dcd2:	9a02      	ldr	r2, [sp, #8]
 800dcd4:	f108 0301 	add.w	r3, r8, #1
 800dcd8:	7013      	strb	r3, [r2, #0]
 800dcda:	e604      	b.n	800d8e6 <_dtoa_r+0x696>
 800dcdc:	9b07      	ldr	r3, [sp, #28]
 800dcde:	9a07      	ldr	r2, [sp, #28]
 800dce0:	f803 8c01 	strb.w	r8, [r3, #-1]
 800dce4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dce6:	4293      	cmp	r3, r2
 800dce8:	d028      	beq.n	800dd3c <_dtoa_r+0xaec>
 800dcea:	4649      	mov	r1, r9
 800dcec:	2300      	movs	r3, #0
 800dcee:	220a      	movs	r2, #10
 800dcf0:	4658      	mov	r0, fp
 800dcf2:	f000 f91f 	bl	800df34 <__multadd>
 800dcf6:	42af      	cmp	r7, r5
 800dcf8:	4681      	mov	r9, r0
 800dcfa:	f04f 0300 	mov.w	r3, #0
 800dcfe:	f04f 020a 	mov.w	r2, #10
 800dd02:	4639      	mov	r1, r7
 800dd04:	4658      	mov	r0, fp
 800dd06:	d107      	bne.n	800dd18 <_dtoa_r+0xac8>
 800dd08:	f000 f914 	bl	800df34 <__multadd>
 800dd0c:	4607      	mov	r7, r0
 800dd0e:	4605      	mov	r5, r0
 800dd10:	9b07      	ldr	r3, [sp, #28]
 800dd12:	3301      	adds	r3, #1
 800dd14:	9307      	str	r3, [sp, #28]
 800dd16:	e774      	b.n	800dc02 <_dtoa_r+0x9b2>
 800dd18:	f000 f90c 	bl	800df34 <__multadd>
 800dd1c:	4629      	mov	r1, r5
 800dd1e:	4607      	mov	r7, r0
 800dd20:	2300      	movs	r3, #0
 800dd22:	220a      	movs	r2, #10
 800dd24:	4658      	mov	r0, fp
 800dd26:	f000 f905 	bl	800df34 <__multadd>
 800dd2a:	4605      	mov	r5, r0
 800dd2c:	e7f0      	b.n	800dd10 <_dtoa_r+0xac0>
 800dd2e:	9b08      	ldr	r3, [sp, #32]
 800dd30:	2700      	movs	r7, #0
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	bfcc      	ite	gt
 800dd36:	461e      	movgt	r6, r3
 800dd38:	2601      	movle	r6, #1
 800dd3a:	4456      	add	r6, sl
 800dd3c:	4649      	mov	r1, r9
 800dd3e:	2201      	movs	r2, #1
 800dd40:	4658      	mov	r0, fp
 800dd42:	f000 faa1 	bl	800e288 <__lshift>
 800dd46:	4621      	mov	r1, r4
 800dd48:	4681      	mov	r9, r0
 800dd4a:	f000 fb09 	bl	800e360 <__mcmp>
 800dd4e:	2800      	cmp	r0, #0
 800dd50:	dcb0      	bgt.n	800dcb4 <_dtoa_r+0xa64>
 800dd52:	d102      	bne.n	800dd5a <_dtoa_r+0xb0a>
 800dd54:	f018 0f01 	tst.w	r8, #1
 800dd58:	d1ac      	bne.n	800dcb4 <_dtoa_r+0xa64>
 800dd5a:	4633      	mov	r3, r6
 800dd5c:	461e      	mov	r6, r3
 800dd5e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dd62:	2a30      	cmp	r2, #48	@ 0x30
 800dd64:	d0fa      	beq.n	800dd5c <_dtoa_r+0xb0c>
 800dd66:	e5be      	b.n	800d8e6 <_dtoa_r+0x696>
 800dd68:	459a      	cmp	sl, r3
 800dd6a:	d1a4      	bne.n	800dcb6 <_dtoa_r+0xa66>
 800dd6c:	9b04      	ldr	r3, [sp, #16]
 800dd6e:	3301      	adds	r3, #1
 800dd70:	9304      	str	r3, [sp, #16]
 800dd72:	2331      	movs	r3, #49	@ 0x31
 800dd74:	f88a 3000 	strb.w	r3, [sl]
 800dd78:	e5b5      	b.n	800d8e6 <_dtoa_r+0x696>
 800dd7a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800dd7c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800dddc <_dtoa_r+0xb8c>
 800dd80:	b11b      	cbz	r3, 800dd8a <_dtoa_r+0xb3a>
 800dd82:	f10a 0308 	add.w	r3, sl, #8
 800dd86:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800dd88:	6013      	str	r3, [r2, #0]
 800dd8a:	4650      	mov	r0, sl
 800dd8c:	b017      	add	sp, #92	@ 0x5c
 800dd8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800dd94:	2b01      	cmp	r3, #1
 800dd96:	f77f ae3d 	ble.w	800da14 <_dtoa_r+0x7c4>
 800dd9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd9c:	930a      	str	r3, [sp, #40]	@ 0x28
 800dd9e:	2001      	movs	r0, #1
 800dda0:	e65b      	b.n	800da5a <_dtoa_r+0x80a>
 800dda2:	9b08      	ldr	r3, [sp, #32]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	f77f aed6 	ble.w	800db56 <_dtoa_r+0x906>
 800ddaa:	4656      	mov	r6, sl
 800ddac:	4621      	mov	r1, r4
 800ddae:	4648      	mov	r0, r9
 800ddb0:	f7ff f9c3 	bl	800d13a <quorem>
 800ddb4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ddb8:	9b08      	ldr	r3, [sp, #32]
 800ddba:	f806 8b01 	strb.w	r8, [r6], #1
 800ddbe:	eba6 020a 	sub.w	r2, r6, sl
 800ddc2:	4293      	cmp	r3, r2
 800ddc4:	ddb3      	ble.n	800dd2e <_dtoa_r+0xade>
 800ddc6:	4649      	mov	r1, r9
 800ddc8:	2300      	movs	r3, #0
 800ddca:	220a      	movs	r2, #10
 800ddcc:	4658      	mov	r0, fp
 800ddce:	f000 f8b1 	bl	800df34 <__multadd>
 800ddd2:	4681      	mov	r9, r0
 800ddd4:	e7ea      	b.n	800ddac <_dtoa_r+0xb5c>
 800ddd6:	bf00      	nop
 800ddd8:	0800f5ec 	.word	0x0800f5ec
 800dddc:	0800f570 	.word	0x0800f570

0800dde0 <_free_r>:
 800dde0:	b538      	push	{r3, r4, r5, lr}
 800dde2:	4605      	mov	r5, r0
 800dde4:	2900      	cmp	r1, #0
 800dde6:	d040      	beq.n	800de6a <_free_r+0x8a>
 800dde8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ddec:	1f0c      	subs	r4, r1, #4
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	bfb8      	it	lt
 800ddf2:	18e4      	addlt	r4, r4, r3
 800ddf4:	f7fe fb96 	bl	800c524 <__malloc_lock>
 800ddf8:	4a1c      	ldr	r2, [pc, #112]	@ (800de6c <_free_r+0x8c>)
 800ddfa:	6813      	ldr	r3, [r2, #0]
 800ddfc:	b933      	cbnz	r3, 800de0c <_free_r+0x2c>
 800ddfe:	6063      	str	r3, [r4, #4]
 800de00:	6014      	str	r4, [r2, #0]
 800de02:	4628      	mov	r0, r5
 800de04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de08:	f7fe bb92 	b.w	800c530 <__malloc_unlock>
 800de0c:	42a3      	cmp	r3, r4
 800de0e:	d908      	bls.n	800de22 <_free_r+0x42>
 800de10:	6820      	ldr	r0, [r4, #0]
 800de12:	1821      	adds	r1, r4, r0
 800de14:	428b      	cmp	r3, r1
 800de16:	bf01      	itttt	eq
 800de18:	6819      	ldreq	r1, [r3, #0]
 800de1a:	685b      	ldreq	r3, [r3, #4]
 800de1c:	1809      	addeq	r1, r1, r0
 800de1e:	6021      	streq	r1, [r4, #0]
 800de20:	e7ed      	b.n	800ddfe <_free_r+0x1e>
 800de22:	461a      	mov	r2, r3
 800de24:	685b      	ldr	r3, [r3, #4]
 800de26:	b10b      	cbz	r3, 800de2c <_free_r+0x4c>
 800de28:	42a3      	cmp	r3, r4
 800de2a:	d9fa      	bls.n	800de22 <_free_r+0x42>
 800de2c:	6811      	ldr	r1, [r2, #0]
 800de2e:	1850      	adds	r0, r2, r1
 800de30:	42a0      	cmp	r0, r4
 800de32:	d10b      	bne.n	800de4c <_free_r+0x6c>
 800de34:	6820      	ldr	r0, [r4, #0]
 800de36:	4401      	add	r1, r0
 800de38:	1850      	adds	r0, r2, r1
 800de3a:	4283      	cmp	r3, r0
 800de3c:	6011      	str	r1, [r2, #0]
 800de3e:	d1e0      	bne.n	800de02 <_free_r+0x22>
 800de40:	6818      	ldr	r0, [r3, #0]
 800de42:	685b      	ldr	r3, [r3, #4]
 800de44:	4408      	add	r0, r1
 800de46:	6010      	str	r0, [r2, #0]
 800de48:	6053      	str	r3, [r2, #4]
 800de4a:	e7da      	b.n	800de02 <_free_r+0x22>
 800de4c:	d902      	bls.n	800de54 <_free_r+0x74>
 800de4e:	230c      	movs	r3, #12
 800de50:	602b      	str	r3, [r5, #0]
 800de52:	e7d6      	b.n	800de02 <_free_r+0x22>
 800de54:	6820      	ldr	r0, [r4, #0]
 800de56:	1821      	adds	r1, r4, r0
 800de58:	428b      	cmp	r3, r1
 800de5a:	bf01      	itttt	eq
 800de5c:	6819      	ldreq	r1, [r3, #0]
 800de5e:	685b      	ldreq	r3, [r3, #4]
 800de60:	1809      	addeq	r1, r1, r0
 800de62:	6021      	streq	r1, [r4, #0]
 800de64:	6063      	str	r3, [r4, #4]
 800de66:	6054      	str	r4, [r2, #4]
 800de68:	e7cb      	b.n	800de02 <_free_r+0x22>
 800de6a:	bd38      	pop	{r3, r4, r5, pc}
 800de6c:	20001d10 	.word	0x20001d10

0800de70 <_Balloc>:
 800de70:	b570      	push	{r4, r5, r6, lr}
 800de72:	69c6      	ldr	r6, [r0, #28]
 800de74:	4604      	mov	r4, r0
 800de76:	460d      	mov	r5, r1
 800de78:	b976      	cbnz	r6, 800de98 <_Balloc+0x28>
 800de7a:	2010      	movs	r0, #16
 800de7c:	f7fe faa0 	bl	800c3c0 <malloc>
 800de80:	4602      	mov	r2, r0
 800de82:	61e0      	str	r0, [r4, #28]
 800de84:	b920      	cbnz	r0, 800de90 <_Balloc+0x20>
 800de86:	216b      	movs	r1, #107	@ 0x6b
 800de88:	4b17      	ldr	r3, [pc, #92]	@ (800dee8 <_Balloc+0x78>)
 800de8a:	4818      	ldr	r0, [pc, #96]	@ (800deec <_Balloc+0x7c>)
 800de8c:	f000 fc26 	bl	800e6dc <__assert_func>
 800de90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800de94:	6006      	str	r6, [r0, #0]
 800de96:	60c6      	str	r6, [r0, #12]
 800de98:	69e6      	ldr	r6, [r4, #28]
 800de9a:	68f3      	ldr	r3, [r6, #12]
 800de9c:	b183      	cbz	r3, 800dec0 <_Balloc+0x50>
 800de9e:	69e3      	ldr	r3, [r4, #28]
 800dea0:	68db      	ldr	r3, [r3, #12]
 800dea2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dea6:	b9b8      	cbnz	r0, 800ded8 <_Balloc+0x68>
 800dea8:	2101      	movs	r1, #1
 800deaa:	fa01 f605 	lsl.w	r6, r1, r5
 800deae:	1d72      	adds	r2, r6, #5
 800deb0:	4620      	mov	r0, r4
 800deb2:	0092      	lsls	r2, r2, #2
 800deb4:	f000 fc30 	bl	800e718 <_calloc_r>
 800deb8:	b160      	cbz	r0, 800ded4 <_Balloc+0x64>
 800deba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800debe:	e00e      	b.n	800dede <_Balloc+0x6e>
 800dec0:	2221      	movs	r2, #33	@ 0x21
 800dec2:	2104      	movs	r1, #4
 800dec4:	4620      	mov	r0, r4
 800dec6:	f000 fc27 	bl	800e718 <_calloc_r>
 800deca:	69e3      	ldr	r3, [r4, #28]
 800decc:	60f0      	str	r0, [r6, #12]
 800dece:	68db      	ldr	r3, [r3, #12]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d1e4      	bne.n	800de9e <_Balloc+0x2e>
 800ded4:	2000      	movs	r0, #0
 800ded6:	bd70      	pop	{r4, r5, r6, pc}
 800ded8:	6802      	ldr	r2, [r0, #0]
 800deda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dede:	2300      	movs	r3, #0
 800dee0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dee4:	e7f7      	b.n	800ded6 <_Balloc+0x66>
 800dee6:	bf00      	nop
 800dee8:	0800f57d 	.word	0x0800f57d
 800deec:	0800f5fd 	.word	0x0800f5fd

0800def0 <_Bfree>:
 800def0:	b570      	push	{r4, r5, r6, lr}
 800def2:	69c6      	ldr	r6, [r0, #28]
 800def4:	4605      	mov	r5, r0
 800def6:	460c      	mov	r4, r1
 800def8:	b976      	cbnz	r6, 800df18 <_Bfree+0x28>
 800defa:	2010      	movs	r0, #16
 800defc:	f7fe fa60 	bl	800c3c0 <malloc>
 800df00:	4602      	mov	r2, r0
 800df02:	61e8      	str	r0, [r5, #28]
 800df04:	b920      	cbnz	r0, 800df10 <_Bfree+0x20>
 800df06:	218f      	movs	r1, #143	@ 0x8f
 800df08:	4b08      	ldr	r3, [pc, #32]	@ (800df2c <_Bfree+0x3c>)
 800df0a:	4809      	ldr	r0, [pc, #36]	@ (800df30 <_Bfree+0x40>)
 800df0c:	f000 fbe6 	bl	800e6dc <__assert_func>
 800df10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df14:	6006      	str	r6, [r0, #0]
 800df16:	60c6      	str	r6, [r0, #12]
 800df18:	b13c      	cbz	r4, 800df2a <_Bfree+0x3a>
 800df1a:	69eb      	ldr	r3, [r5, #28]
 800df1c:	6862      	ldr	r2, [r4, #4]
 800df1e:	68db      	ldr	r3, [r3, #12]
 800df20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800df24:	6021      	str	r1, [r4, #0]
 800df26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800df2a:	bd70      	pop	{r4, r5, r6, pc}
 800df2c:	0800f57d 	.word	0x0800f57d
 800df30:	0800f5fd 	.word	0x0800f5fd

0800df34 <__multadd>:
 800df34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df38:	4607      	mov	r7, r0
 800df3a:	460c      	mov	r4, r1
 800df3c:	461e      	mov	r6, r3
 800df3e:	2000      	movs	r0, #0
 800df40:	690d      	ldr	r5, [r1, #16]
 800df42:	f101 0c14 	add.w	ip, r1, #20
 800df46:	f8dc 3000 	ldr.w	r3, [ip]
 800df4a:	3001      	adds	r0, #1
 800df4c:	b299      	uxth	r1, r3
 800df4e:	fb02 6101 	mla	r1, r2, r1, r6
 800df52:	0c1e      	lsrs	r6, r3, #16
 800df54:	0c0b      	lsrs	r3, r1, #16
 800df56:	fb02 3306 	mla	r3, r2, r6, r3
 800df5a:	b289      	uxth	r1, r1
 800df5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800df60:	4285      	cmp	r5, r0
 800df62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800df66:	f84c 1b04 	str.w	r1, [ip], #4
 800df6a:	dcec      	bgt.n	800df46 <__multadd+0x12>
 800df6c:	b30e      	cbz	r6, 800dfb2 <__multadd+0x7e>
 800df6e:	68a3      	ldr	r3, [r4, #8]
 800df70:	42ab      	cmp	r3, r5
 800df72:	dc19      	bgt.n	800dfa8 <__multadd+0x74>
 800df74:	6861      	ldr	r1, [r4, #4]
 800df76:	4638      	mov	r0, r7
 800df78:	3101      	adds	r1, #1
 800df7a:	f7ff ff79 	bl	800de70 <_Balloc>
 800df7e:	4680      	mov	r8, r0
 800df80:	b928      	cbnz	r0, 800df8e <__multadd+0x5a>
 800df82:	4602      	mov	r2, r0
 800df84:	21ba      	movs	r1, #186	@ 0xba
 800df86:	4b0c      	ldr	r3, [pc, #48]	@ (800dfb8 <__multadd+0x84>)
 800df88:	480c      	ldr	r0, [pc, #48]	@ (800dfbc <__multadd+0x88>)
 800df8a:	f000 fba7 	bl	800e6dc <__assert_func>
 800df8e:	6922      	ldr	r2, [r4, #16]
 800df90:	f104 010c 	add.w	r1, r4, #12
 800df94:	3202      	adds	r2, #2
 800df96:	0092      	lsls	r2, r2, #2
 800df98:	300c      	adds	r0, #12
 800df9a:	f000 fb91 	bl	800e6c0 <memcpy>
 800df9e:	4621      	mov	r1, r4
 800dfa0:	4638      	mov	r0, r7
 800dfa2:	f7ff ffa5 	bl	800def0 <_Bfree>
 800dfa6:	4644      	mov	r4, r8
 800dfa8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dfac:	3501      	adds	r5, #1
 800dfae:	615e      	str	r6, [r3, #20]
 800dfb0:	6125      	str	r5, [r4, #16]
 800dfb2:	4620      	mov	r0, r4
 800dfb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfb8:	0800f5ec 	.word	0x0800f5ec
 800dfbc:	0800f5fd 	.word	0x0800f5fd

0800dfc0 <__hi0bits>:
 800dfc0:	4603      	mov	r3, r0
 800dfc2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dfc6:	bf3a      	itte	cc
 800dfc8:	0403      	lslcc	r3, r0, #16
 800dfca:	2010      	movcc	r0, #16
 800dfcc:	2000      	movcs	r0, #0
 800dfce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dfd2:	bf3c      	itt	cc
 800dfd4:	021b      	lslcc	r3, r3, #8
 800dfd6:	3008      	addcc	r0, #8
 800dfd8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dfdc:	bf3c      	itt	cc
 800dfde:	011b      	lslcc	r3, r3, #4
 800dfe0:	3004      	addcc	r0, #4
 800dfe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfe6:	bf3c      	itt	cc
 800dfe8:	009b      	lslcc	r3, r3, #2
 800dfea:	3002      	addcc	r0, #2
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	db05      	blt.n	800dffc <__hi0bits+0x3c>
 800dff0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800dff4:	f100 0001 	add.w	r0, r0, #1
 800dff8:	bf08      	it	eq
 800dffa:	2020      	moveq	r0, #32
 800dffc:	4770      	bx	lr

0800dffe <__lo0bits>:
 800dffe:	6803      	ldr	r3, [r0, #0]
 800e000:	4602      	mov	r2, r0
 800e002:	f013 0007 	ands.w	r0, r3, #7
 800e006:	d00b      	beq.n	800e020 <__lo0bits+0x22>
 800e008:	07d9      	lsls	r1, r3, #31
 800e00a:	d421      	bmi.n	800e050 <__lo0bits+0x52>
 800e00c:	0798      	lsls	r0, r3, #30
 800e00e:	bf49      	itett	mi
 800e010:	085b      	lsrmi	r3, r3, #1
 800e012:	089b      	lsrpl	r3, r3, #2
 800e014:	2001      	movmi	r0, #1
 800e016:	6013      	strmi	r3, [r2, #0]
 800e018:	bf5c      	itt	pl
 800e01a:	2002      	movpl	r0, #2
 800e01c:	6013      	strpl	r3, [r2, #0]
 800e01e:	4770      	bx	lr
 800e020:	b299      	uxth	r1, r3
 800e022:	b909      	cbnz	r1, 800e028 <__lo0bits+0x2a>
 800e024:	2010      	movs	r0, #16
 800e026:	0c1b      	lsrs	r3, r3, #16
 800e028:	b2d9      	uxtb	r1, r3
 800e02a:	b909      	cbnz	r1, 800e030 <__lo0bits+0x32>
 800e02c:	3008      	adds	r0, #8
 800e02e:	0a1b      	lsrs	r3, r3, #8
 800e030:	0719      	lsls	r1, r3, #28
 800e032:	bf04      	itt	eq
 800e034:	091b      	lsreq	r3, r3, #4
 800e036:	3004      	addeq	r0, #4
 800e038:	0799      	lsls	r1, r3, #30
 800e03a:	bf04      	itt	eq
 800e03c:	089b      	lsreq	r3, r3, #2
 800e03e:	3002      	addeq	r0, #2
 800e040:	07d9      	lsls	r1, r3, #31
 800e042:	d403      	bmi.n	800e04c <__lo0bits+0x4e>
 800e044:	085b      	lsrs	r3, r3, #1
 800e046:	f100 0001 	add.w	r0, r0, #1
 800e04a:	d003      	beq.n	800e054 <__lo0bits+0x56>
 800e04c:	6013      	str	r3, [r2, #0]
 800e04e:	4770      	bx	lr
 800e050:	2000      	movs	r0, #0
 800e052:	4770      	bx	lr
 800e054:	2020      	movs	r0, #32
 800e056:	4770      	bx	lr

0800e058 <__i2b>:
 800e058:	b510      	push	{r4, lr}
 800e05a:	460c      	mov	r4, r1
 800e05c:	2101      	movs	r1, #1
 800e05e:	f7ff ff07 	bl	800de70 <_Balloc>
 800e062:	4602      	mov	r2, r0
 800e064:	b928      	cbnz	r0, 800e072 <__i2b+0x1a>
 800e066:	f240 1145 	movw	r1, #325	@ 0x145
 800e06a:	4b04      	ldr	r3, [pc, #16]	@ (800e07c <__i2b+0x24>)
 800e06c:	4804      	ldr	r0, [pc, #16]	@ (800e080 <__i2b+0x28>)
 800e06e:	f000 fb35 	bl	800e6dc <__assert_func>
 800e072:	2301      	movs	r3, #1
 800e074:	6144      	str	r4, [r0, #20]
 800e076:	6103      	str	r3, [r0, #16]
 800e078:	bd10      	pop	{r4, pc}
 800e07a:	bf00      	nop
 800e07c:	0800f5ec 	.word	0x0800f5ec
 800e080:	0800f5fd 	.word	0x0800f5fd

0800e084 <__multiply>:
 800e084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e088:	4614      	mov	r4, r2
 800e08a:	690a      	ldr	r2, [r1, #16]
 800e08c:	6923      	ldr	r3, [r4, #16]
 800e08e:	460f      	mov	r7, r1
 800e090:	429a      	cmp	r2, r3
 800e092:	bfa2      	ittt	ge
 800e094:	4623      	movge	r3, r4
 800e096:	460c      	movge	r4, r1
 800e098:	461f      	movge	r7, r3
 800e09a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e09e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e0a2:	68a3      	ldr	r3, [r4, #8]
 800e0a4:	6861      	ldr	r1, [r4, #4]
 800e0a6:	eb0a 0609 	add.w	r6, sl, r9
 800e0aa:	42b3      	cmp	r3, r6
 800e0ac:	b085      	sub	sp, #20
 800e0ae:	bfb8      	it	lt
 800e0b0:	3101      	addlt	r1, #1
 800e0b2:	f7ff fedd 	bl	800de70 <_Balloc>
 800e0b6:	b930      	cbnz	r0, 800e0c6 <__multiply+0x42>
 800e0b8:	4602      	mov	r2, r0
 800e0ba:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e0be:	4b43      	ldr	r3, [pc, #268]	@ (800e1cc <__multiply+0x148>)
 800e0c0:	4843      	ldr	r0, [pc, #268]	@ (800e1d0 <__multiply+0x14c>)
 800e0c2:	f000 fb0b 	bl	800e6dc <__assert_func>
 800e0c6:	f100 0514 	add.w	r5, r0, #20
 800e0ca:	462b      	mov	r3, r5
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e0d2:	4543      	cmp	r3, r8
 800e0d4:	d321      	bcc.n	800e11a <__multiply+0x96>
 800e0d6:	f107 0114 	add.w	r1, r7, #20
 800e0da:	f104 0214 	add.w	r2, r4, #20
 800e0de:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e0e2:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e0e6:	9302      	str	r3, [sp, #8]
 800e0e8:	1b13      	subs	r3, r2, r4
 800e0ea:	3b15      	subs	r3, #21
 800e0ec:	f023 0303 	bic.w	r3, r3, #3
 800e0f0:	3304      	adds	r3, #4
 800e0f2:	f104 0715 	add.w	r7, r4, #21
 800e0f6:	42ba      	cmp	r2, r7
 800e0f8:	bf38      	it	cc
 800e0fa:	2304      	movcc	r3, #4
 800e0fc:	9301      	str	r3, [sp, #4]
 800e0fe:	9b02      	ldr	r3, [sp, #8]
 800e100:	9103      	str	r1, [sp, #12]
 800e102:	428b      	cmp	r3, r1
 800e104:	d80c      	bhi.n	800e120 <__multiply+0x9c>
 800e106:	2e00      	cmp	r6, #0
 800e108:	dd03      	ble.n	800e112 <__multiply+0x8e>
 800e10a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d05a      	beq.n	800e1c8 <__multiply+0x144>
 800e112:	6106      	str	r6, [r0, #16]
 800e114:	b005      	add	sp, #20
 800e116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e11a:	f843 2b04 	str.w	r2, [r3], #4
 800e11e:	e7d8      	b.n	800e0d2 <__multiply+0x4e>
 800e120:	f8b1 a000 	ldrh.w	sl, [r1]
 800e124:	f1ba 0f00 	cmp.w	sl, #0
 800e128:	d023      	beq.n	800e172 <__multiply+0xee>
 800e12a:	46a9      	mov	r9, r5
 800e12c:	f04f 0c00 	mov.w	ip, #0
 800e130:	f104 0e14 	add.w	lr, r4, #20
 800e134:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e138:	f8d9 3000 	ldr.w	r3, [r9]
 800e13c:	fa1f fb87 	uxth.w	fp, r7
 800e140:	b29b      	uxth	r3, r3
 800e142:	fb0a 330b 	mla	r3, sl, fp, r3
 800e146:	4463      	add	r3, ip
 800e148:	f8d9 c000 	ldr.w	ip, [r9]
 800e14c:	0c3f      	lsrs	r7, r7, #16
 800e14e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800e152:	fb0a c707 	mla	r7, sl, r7, ip
 800e156:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e15a:	b29b      	uxth	r3, r3
 800e15c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e160:	4572      	cmp	r2, lr
 800e162:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e166:	f849 3b04 	str.w	r3, [r9], #4
 800e16a:	d8e3      	bhi.n	800e134 <__multiply+0xb0>
 800e16c:	9b01      	ldr	r3, [sp, #4]
 800e16e:	f845 c003 	str.w	ip, [r5, r3]
 800e172:	9b03      	ldr	r3, [sp, #12]
 800e174:	3104      	adds	r1, #4
 800e176:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e17a:	f1b9 0f00 	cmp.w	r9, #0
 800e17e:	d021      	beq.n	800e1c4 <__multiply+0x140>
 800e180:	46ae      	mov	lr, r5
 800e182:	f04f 0a00 	mov.w	sl, #0
 800e186:	682b      	ldr	r3, [r5, #0]
 800e188:	f104 0c14 	add.w	ip, r4, #20
 800e18c:	f8bc b000 	ldrh.w	fp, [ip]
 800e190:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e194:	b29b      	uxth	r3, r3
 800e196:	fb09 770b 	mla	r7, r9, fp, r7
 800e19a:	4457      	add	r7, sl
 800e19c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e1a0:	f84e 3b04 	str.w	r3, [lr], #4
 800e1a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e1a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e1ac:	f8be 3000 	ldrh.w	r3, [lr]
 800e1b0:	4562      	cmp	r2, ip
 800e1b2:	fb09 330a 	mla	r3, r9, sl, r3
 800e1b6:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e1ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e1be:	d8e5      	bhi.n	800e18c <__multiply+0x108>
 800e1c0:	9f01      	ldr	r7, [sp, #4]
 800e1c2:	51eb      	str	r3, [r5, r7]
 800e1c4:	3504      	adds	r5, #4
 800e1c6:	e79a      	b.n	800e0fe <__multiply+0x7a>
 800e1c8:	3e01      	subs	r6, #1
 800e1ca:	e79c      	b.n	800e106 <__multiply+0x82>
 800e1cc:	0800f5ec 	.word	0x0800f5ec
 800e1d0:	0800f5fd 	.word	0x0800f5fd

0800e1d4 <__pow5mult>:
 800e1d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1d8:	4615      	mov	r5, r2
 800e1da:	f012 0203 	ands.w	r2, r2, #3
 800e1de:	4607      	mov	r7, r0
 800e1e0:	460e      	mov	r6, r1
 800e1e2:	d007      	beq.n	800e1f4 <__pow5mult+0x20>
 800e1e4:	4c25      	ldr	r4, [pc, #148]	@ (800e27c <__pow5mult+0xa8>)
 800e1e6:	3a01      	subs	r2, #1
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e1ee:	f7ff fea1 	bl	800df34 <__multadd>
 800e1f2:	4606      	mov	r6, r0
 800e1f4:	10ad      	asrs	r5, r5, #2
 800e1f6:	d03d      	beq.n	800e274 <__pow5mult+0xa0>
 800e1f8:	69fc      	ldr	r4, [r7, #28]
 800e1fa:	b97c      	cbnz	r4, 800e21c <__pow5mult+0x48>
 800e1fc:	2010      	movs	r0, #16
 800e1fe:	f7fe f8df 	bl	800c3c0 <malloc>
 800e202:	4602      	mov	r2, r0
 800e204:	61f8      	str	r0, [r7, #28]
 800e206:	b928      	cbnz	r0, 800e214 <__pow5mult+0x40>
 800e208:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e20c:	4b1c      	ldr	r3, [pc, #112]	@ (800e280 <__pow5mult+0xac>)
 800e20e:	481d      	ldr	r0, [pc, #116]	@ (800e284 <__pow5mult+0xb0>)
 800e210:	f000 fa64 	bl	800e6dc <__assert_func>
 800e214:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e218:	6004      	str	r4, [r0, #0]
 800e21a:	60c4      	str	r4, [r0, #12]
 800e21c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e220:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e224:	b94c      	cbnz	r4, 800e23a <__pow5mult+0x66>
 800e226:	f240 2171 	movw	r1, #625	@ 0x271
 800e22a:	4638      	mov	r0, r7
 800e22c:	f7ff ff14 	bl	800e058 <__i2b>
 800e230:	2300      	movs	r3, #0
 800e232:	4604      	mov	r4, r0
 800e234:	f8c8 0008 	str.w	r0, [r8, #8]
 800e238:	6003      	str	r3, [r0, #0]
 800e23a:	f04f 0900 	mov.w	r9, #0
 800e23e:	07eb      	lsls	r3, r5, #31
 800e240:	d50a      	bpl.n	800e258 <__pow5mult+0x84>
 800e242:	4631      	mov	r1, r6
 800e244:	4622      	mov	r2, r4
 800e246:	4638      	mov	r0, r7
 800e248:	f7ff ff1c 	bl	800e084 <__multiply>
 800e24c:	4680      	mov	r8, r0
 800e24e:	4631      	mov	r1, r6
 800e250:	4638      	mov	r0, r7
 800e252:	f7ff fe4d 	bl	800def0 <_Bfree>
 800e256:	4646      	mov	r6, r8
 800e258:	106d      	asrs	r5, r5, #1
 800e25a:	d00b      	beq.n	800e274 <__pow5mult+0xa0>
 800e25c:	6820      	ldr	r0, [r4, #0]
 800e25e:	b938      	cbnz	r0, 800e270 <__pow5mult+0x9c>
 800e260:	4622      	mov	r2, r4
 800e262:	4621      	mov	r1, r4
 800e264:	4638      	mov	r0, r7
 800e266:	f7ff ff0d 	bl	800e084 <__multiply>
 800e26a:	6020      	str	r0, [r4, #0]
 800e26c:	f8c0 9000 	str.w	r9, [r0]
 800e270:	4604      	mov	r4, r0
 800e272:	e7e4      	b.n	800e23e <__pow5mult+0x6a>
 800e274:	4630      	mov	r0, r6
 800e276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e27a:	bf00      	nop
 800e27c:	0800f658 	.word	0x0800f658
 800e280:	0800f57d 	.word	0x0800f57d
 800e284:	0800f5fd 	.word	0x0800f5fd

0800e288 <__lshift>:
 800e288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e28c:	460c      	mov	r4, r1
 800e28e:	4607      	mov	r7, r0
 800e290:	4691      	mov	r9, r2
 800e292:	6923      	ldr	r3, [r4, #16]
 800e294:	6849      	ldr	r1, [r1, #4]
 800e296:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e29a:	68a3      	ldr	r3, [r4, #8]
 800e29c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e2a0:	f108 0601 	add.w	r6, r8, #1
 800e2a4:	42b3      	cmp	r3, r6
 800e2a6:	db0b      	blt.n	800e2c0 <__lshift+0x38>
 800e2a8:	4638      	mov	r0, r7
 800e2aa:	f7ff fde1 	bl	800de70 <_Balloc>
 800e2ae:	4605      	mov	r5, r0
 800e2b0:	b948      	cbnz	r0, 800e2c6 <__lshift+0x3e>
 800e2b2:	4602      	mov	r2, r0
 800e2b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e2b8:	4b27      	ldr	r3, [pc, #156]	@ (800e358 <__lshift+0xd0>)
 800e2ba:	4828      	ldr	r0, [pc, #160]	@ (800e35c <__lshift+0xd4>)
 800e2bc:	f000 fa0e 	bl	800e6dc <__assert_func>
 800e2c0:	3101      	adds	r1, #1
 800e2c2:	005b      	lsls	r3, r3, #1
 800e2c4:	e7ee      	b.n	800e2a4 <__lshift+0x1c>
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	f100 0114 	add.w	r1, r0, #20
 800e2cc:	f100 0210 	add.w	r2, r0, #16
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	4553      	cmp	r3, sl
 800e2d4:	db33      	blt.n	800e33e <__lshift+0xb6>
 800e2d6:	6920      	ldr	r0, [r4, #16]
 800e2d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e2dc:	f104 0314 	add.w	r3, r4, #20
 800e2e0:	f019 091f 	ands.w	r9, r9, #31
 800e2e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e2e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e2ec:	d02b      	beq.n	800e346 <__lshift+0xbe>
 800e2ee:	468a      	mov	sl, r1
 800e2f0:	2200      	movs	r2, #0
 800e2f2:	f1c9 0e20 	rsb	lr, r9, #32
 800e2f6:	6818      	ldr	r0, [r3, #0]
 800e2f8:	fa00 f009 	lsl.w	r0, r0, r9
 800e2fc:	4310      	orrs	r0, r2
 800e2fe:	f84a 0b04 	str.w	r0, [sl], #4
 800e302:	f853 2b04 	ldr.w	r2, [r3], #4
 800e306:	459c      	cmp	ip, r3
 800e308:	fa22 f20e 	lsr.w	r2, r2, lr
 800e30c:	d8f3      	bhi.n	800e2f6 <__lshift+0x6e>
 800e30e:	ebac 0304 	sub.w	r3, ip, r4
 800e312:	3b15      	subs	r3, #21
 800e314:	f023 0303 	bic.w	r3, r3, #3
 800e318:	3304      	adds	r3, #4
 800e31a:	f104 0015 	add.w	r0, r4, #21
 800e31e:	4584      	cmp	ip, r0
 800e320:	bf38      	it	cc
 800e322:	2304      	movcc	r3, #4
 800e324:	50ca      	str	r2, [r1, r3]
 800e326:	b10a      	cbz	r2, 800e32c <__lshift+0xa4>
 800e328:	f108 0602 	add.w	r6, r8, #2
 800e32c:	3e01      	subs	r6, #1
 800e32e:	4638      	mov	r0, r7
 800e330:	4621      	mov	r1, r4
 800e332:	612e      	str	r6, [r5, #16]
 800e334:	f7ff fddc 	bl	800def0 <_Bfree>
 800e338:	4628      	mov	r0, r5
 800e33a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e33e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e342:	3301      	adds	r3, #1
 800e344:	e7c5      	b.n	800e2d2 <__lshift+0x4a>
 800e346:	3904      	subs	r1, #4
 800e348:	f853 2b04 	ldr.w	r2, [r3], #4
 800e34c:	459c      	cmp	ip, r3
 800e34e:	f841 2f04 	str.w	r2, [r1, #4]!
 800e352:	d8f9      	bhi.n	800e348 <__lshift+0xc0>
 800e354:	e7ea      	b.n	800e32c <__lshift+0xa4>
 800e356:	bf00      	nop
 800e358:	0800f5ec 	.word	0x0800f5ec
 800e35c:	0800f5fd 	.word	0x0800f5fd

0800e360 <__mcmp>:
 800e360:	4603      	mov	r3, r0
 800e362:	690a      	ldr	r2, [r1, #16]
 800e364:	6900      	ldr	r0, [r0, #16]
 800e366:	b530      	push	{r4, r5, lr}
 800e368:	1a80      	subs	r0, r0, r2
 800e36a:	d10e      	bne.n	800e38a <__mcmp+0x2a>
 800e36c:	3314      	adds	r3, #20
 800e36e:	3114      	adds	r1, #20
 800e370:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e374:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e378:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e37c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e380:	4295      	cmp	r5, r2
 800e382:	d003      	beq.n	800e38c <__mcmp+0x2c>
 800e384:	d205      	bcs.n	800e392 <__mcmp+0x32>
 800e386:	f04f 30ff 	mov.w	r0, #4294967295
 800e38a:	bd30      	pop	{r4, r5, pc}
 800e38c:	42a3      	cmp	r3, r4
 800e38e:	d3f3      	bcc.n	800e378 <__mcmp+0x18>
 800e390:	e7fb      	b.n	800e38a <__mcmp+0x2a>
 800e392:	2001      	movs	r0, #1
 800e394:	e7f9      	b.n	800e38a <__mcmp+0x2a>
	...

0800e398 <__mdiff>:
 800e398:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e39c:	4689      	mov	r9, r1
 800e39e:	4606      	mov	r6, r0
 800e3a0:	4611      	mov	r1, r2
 800e3a2:	4648      	mov	r0, r9
 800e3a4:	4614      	mov	r4, r2
 800e3a6:	f7ff ffdb 	bl	800e360 <__mcmp>
 800e3aa:	1e05      	subs	r5, r0, #0
 800e3ac:	d112      	bne.n	800e3d4 <__mdiff+0x3c>
 800e3ae:	4629      	mov	r1, r5
 800e3b0:	4630      	mov	r0, r6
 800e3b2:	f7ff fd5d 	bl	800de70 <_Balloc>
 800e3b6:	4602      	mov	r2, r0
 800e3b8:	b928      	cbnz	r0, 800e3c6 <__mdiff+0x2e>
 800e3ba:	f240 2137 	movw	r1, #567	@ 0x237
 800e3be:	4b3e      	ldr	r3, [pc, #248]	@ (800e4b8 <__mdiff+0x120>)
 800e3c0:	483e      	ldr	r0, [pc, #248]	@ (800e4bc <__mdiff+0x124>)
 800e3c2:	f000 f98b 	bl	800e6dc <__assert_func>
 800e3c6:	2301      	movs	r3, #1
 800e3c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e3cc:	4610      	mov	r0, r2
 800e3ce:	b003      	add	sp, #12
 800e3d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3d4:	bfbc      	itt	lt
 800e3d6:	464b      	movlt	r3, r9
 800e3d8:	46a1      	movlt	r9, r4
 800e3da:	4630      	mov	r0, r6
 800e3dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e3e0:	bfba      	itte	lt
 800e3e2:	461c      	movlt	r4, r3
 800e3e4:	2501      	movlt	r5, #1
 800e3e6:	2500      	movge	r5, #0
 800e3e8:	f7ff fd42 	bl	800de70 <_Balloc>
 800e3ec:	4602      	mov	r2, r0
 800e3ee:	b918      	cbnz	r0, 800e3f8 <__mdiff+0x60>
 800e3f0:	f240 2145 	movw	r1, #581	@ 0x245
 800e3f4:	4b30      	ldr	r3, [pc, #192]	@ (800e4b8 <__mdiff+0x120>)
 800e3f6:	e7e3      	b.n	800e3c0 <__mdiff+0x28>
 800e3f8:	f100 0b14 	add.w	fp, r0, #20
 800e3fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e400:	f109 0310 	add.w	r3, r9, #16
 800e404:	60c5      	str	r5, [r0, #12]
 800e406:	f04f 0c00 	mov.w	ip, #0
 800e40a:	f109 0514 	add.w	r5, r9, #20
 800e40e:	46d9      	mov	r9, fp
 800e410:	6926      	ldr	r6, [r4, #16]
 800e412:	f104 0e14 	add.w	lr, r4, #20
 800e416:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e41a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e41e:	9301      	str	r3, [sp, #4]
 800e420:	9b01      	ldr	r3, [sp, #4]
 800e422:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e426:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e42a:	b281      	uxth	r1, r0
 800e42c:	9301      	str	r3, [sp, #4]
 800e42e:	fa1f f38a 	uxth.w	r3, sl
 800e432:	1a5b      	subs	r3, r3, r1
 800e434:	0c00      	lsrs	r0, r0, #16
 800e436:	4463      	add	r3, ip
 800e438:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e43c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e440:	b29b      	uxth	r3, r3
 800e442:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e446:	4576      	cmp	r6, lr
 800e448:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e44c:	f849 3b04 	str.w	r3, [r9], #4
 800e450:	d8e6      	bhi.n	800e420 <__mdiff+0x88>
 800e452:	1b33      	subs	r3, r6, r4
 800e454:	3b15      	subs	r3, #21
 800e456:	f023 0303 	bic.w	r3, r3, #3
 800e45a:	3415      	adds	r4, #21
 800e45c:	3304      	adds	r3, #4
 800e45e:	42a6      	cmp	r6, r4
 800e460:	bf38      	it	cc
 800e462:	2304      	movcc	r3, #4
 800e464:	441d      	add	r5, r3
 800e466:	445b      	add	r3, fp
 800e468:	461e      	mov	r6, r3
 800e46a:	462c      	mov	r4, r5
 800e46c:	4544      	cmp	r4, r8
 800e46e:	d30e      	bcc.n	800e48e <__mdiff+0xf6>
 800e470:	f108 0103 	add.w	r1, r8, #3
 800e474:	1b49      	subs	r1, r1, r5
 800e476:	f021 0103 	bic.w	r1, r1, #3
 800e47a:	3d03      	subs	r5, #3
 800e47c:	45a8      	cmp	r8, r5
 800e47e:	bf38      	it	cc
 800e480:	2100      	movcc	r1, #0
 800e482:	440b      	add	r3, r1
 800e484:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e488:	b199      	cbz	r1, 800e4b2 <__mdiff+0x11a>
 800e48a:	6117      	str	r7, [r2, #16]
 800e48c:	e79e      	b.n	800e3cc <__mdiff+0x34>
 800e48e:	46e6      	mov	lr, ip
 800e490:	f854 1b04 	ldr.w	r1, [r4], #4
 800e494:	fa1f fc81 	uxth.w	ip, r1
 800e498:	44f4      	add	ip, lr
 800e49a:	0c08      	lsrs	r0, r1, #16
 800e49c:	4471      	add	r1, lr
 800e49e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e4a2:	b289      	uxth	r1, r1
 800e4a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e4a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e4ac:	f846 1b04 	str.w	r1, [r6], #4
 800e4b0:	e7dc      	b.n	800e46c <__mdiff+0xd4>
 800e4b2:	3f01      	subs	r7, #1
 800e4b4:	e7e6      	b.n	800e484 <__mdiff+0xec>
 800e4b6:	bf00      	nop
 800e4b8:	0800f5ec 	.word	0x0800f5ec
 800e4bc:	0800f5fd 	.word	0x0800f5fd

0800e4c0 <__d2b>:
 800e4c0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800e4c4:	2101      	movs	r1, #1
 800e4c6:	4690      	mov	r8, r2
 800e4c8:	4699      	mov	r9, r3
 800e4ca:	9e08      	ldr	r6, [sp, #32]
 800e4cc:	f7ff fcd0 	bl	800de70 <_Balloc>
 800e4d0:	4604      	mov	r4, r0
 800e4d2:	b930      	cbnz	r0, 800e4e2 <__d2b+0x22>
 800e4d4:	4602      	mov	r2, r0
 800e4d6:	f240 310f 	movw	r1, #783	@ 0x30f
 800e4da:	4b23      	ldr	r3, [pc, #140]	@ (800e568 <__d2b+0xa8>)
 800e4dc:	4823      	ldr	r0, [pc, #140]	@ (800e56c <__d2b+0xac>)
 800e4de:	f000 f8fd 	bl	800e6dc <__assert_func>
 800e4e2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e4e6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e4ea:	b10d      	cbz	r5, 800e4f0 <__d2b+0x30>
 800e4ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e4f0:	9301      	str	r3, [sp, #4]
 800e4f2:	f1b8 0300 	subs.w	r3, r8, #0
 800e4f6:	d024      	beq.n	800e542 <__d2b+0x82>
 800e4f8:	4668      	mov	r0, sp
 800e4fa:	9300      	str	r3, [sp, #0]
 800e4fc:	f7ff fd7f 	bl	800dffe <__lo0bits>
 800e500:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e504:	b1d8      	cbz	r0, 800e53e <__d2b+0x7e>
 800e506:	f1c0 0320 	rsb	r3, r0, #32
 800e50a:	fa02 f303 	lsl.w	r3, r2, r3
 800e50e:	430b      	orrs	r3, r1
 800e510:	40c2      	lsrs	r2, r0
 800e512:	6163      	str	r3, [r4, #20]
 800e514:	9201      	str	r2, [sp, #4]
 800e516:	9b01      	ldr	r3, [sp, #4]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	bf0c      	ite	eq
 800e51c:	2201      	moveq	r2, #1
 800e51e:	2202      	movne	r2, #2
 800e520:	61a3      	str	r3, [r4, #24]
 800e522:	6122      	str	r2, [r4, #16]
 800e524:	b1ad      	cbz	r5, 800e552 <__d2b+0x92>
 800e526:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e52a:	4405      	add	r5, r0
 800e52c:	6035      	str	r5, [r6, #0]
 800e52e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e532:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e534:	6018      	str	r0, [r3, #0]
 800e536:	4620      	mov	r0, r4
 800e538:	b002      	add	sp, #8
 800e53a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800e53e:	6161      	str	r1, [r4, #20]
 800e540:	e7e9      	b.n	800e516 <__d2b+0x56>
 800e542:	a801      	add	r0, sp, #4
 800e544:	f7ff fd5b 	bl	800dffe <__lo0bits>
 800e548:	9b01      	ldr	r3, [sp, #4]
 800e54a:	2201      	movs	r2, #1
 800e54c:	6163      	str	r3, [r4, #20]
 800e54e:	3020      	adds	r0, #32
 800e550:	e7e7      	b.n	800e522 <__d2b+0x62>
 800e552:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e556:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e55a:	6030      	str	r0, [r6, #0]
 800e55c:	6918      	ldr	r0, [r3, #16]
 800e55e:	f7ff fd2f 	bl	800dfc0 <__hi0bits>
 800e562:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e566:	e7e4      	b.n	800e532 <__d2b+0x72>
 800e568:	0800f5ec 	.word	0x0800f5ec
 800e56c:	0800f5fd 	.word	0x0800f5fd

0800e570 <__sflush_r>:
 800e570:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e576:	0716      	lsls	r6, r2, #28
 800e578:	4605      	mov	r5, r0
 800e57a:	460c      	mov	r4, r1
 800e57c:	d454      	bmi.n	800e628 <__sflush_r+0xb8>
 800e57e:	684b      	ldr	r3, [r1, #4]
 800e580:	2b00      	cmp	r3, #0
 800e582:	dc02      	bgt.n	800e58a <__sflush_r+0x1a>
 800e584:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e586:	2b00      	cmp	r3, #0
 800e588:	dd48      	ble.n	800e61c <__sflush_r+0xac>
 800e58a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e58c:	2e00      	cmp	r6, #0
 800e58e:	d045      	beq.n	800e61c <__sflush_r+0xac>
 800e590:	2300      	movs	r3, #0
 800e592:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e596:	682f      	ldr	r7, [r5, #0]
 800e598:	6a21      	ldr	r1, [r4, #32]
 800e59a:	602b      	str	r3, [r5, #0]
 800e59c:	d030      	beq.n	800e600 <__sflush_r+0x90>
 800e59e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e5a0:	89a3      	ldrh	r3, [r4, #12]
 800e5a2:	0759      	lsls	r1, r3, #29
 800e5a4:	d505      	bpl.n	800e5b2 <__sflush_r+0x42>
 800e5a6:	6863      	ldr	r3, [r4, #4]
 800e5a8:	1ad2      	subs	r2, r2, r3
 800e5aa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e5ac:	b10b      	cbz	r3, 800e5b2 <__sflush_r+0x42>
 800e5ae:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e5b0:	1ad2      	subs	r2, r2, r3
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	4628      	mov	r0, r5
 800e5b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e5b8:	6a21      	ldr	r1, [r4, #32]
 800e5ba:	47b0      	blx	r6
 800e5bc:	1c43      	adds	r3, r0, #1
 800e5be:	89a3      	ldrh	r3, [r4, #12]
 800e5c0:	d106      	bne.n	800e5d0 <__sflush_r+0x60>
 800e5c2:	6829      	ldr	r1, [r5, #0]
 800e5c4:	291d      	cmp	r1, #29
 800e5c6:	d82b      	bhi.n	800e620 <__sflush_r+0xb0>
 800e5c8:	4a28      	ldr	r2, [pc, #160]	@ (800e66c <__sflush_r+0xfc>)
 800e5ca:	410a      	asrs	r2, r1
 800e5cc:	07d6      	lsls	r6, r2, #31
 800e5ce:	d427      	bmi.n	800e620 <__sflush_r+0xb0>
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	6062      	str	r2, [r4, #4]
 800e5d4:	6922      	ldr	r2, [r4, #16]
 800e5d6:	04d9      	lsls	r1, r3, #19
 800e5d8:	6022      	str	r2, [r4, #0]
 800e5da:	d504      	bpl.n	800e5e6 <__sflush_r+0x76>
 800e5dc:	1c42      	adds	r2, r0, #1
 800e5de:	d101      	bne.n	800e5e4 <__sflush_r+0x74>
 800e5e0:	682b      	ldr	r3, [r5, #0]
 800e5e2:	b903      	cbnz	r3, 800e5e6 <__sflush_r+0x76>
 800e5e4:	6560      	str	r0, [r4, #84]	@ 0x54
 800e5e6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e5e8:	602f      	str	r7, [r5, #0]
 800e5ea:	b1b9      	cbz	r1, 800e61c <__sflush_r+0xac>
 800e5ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e5f0:	4299      	cmp	r1, r3
 800e5f2:	d002      	beq.n	800e5fa <__sflush_r+0x8a>
 800e5f4:	4628      	mov	r0, r5
 800e5f6:	f7ff fbf3 	bl	800dde0 <_free_r>
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	6363      	str	r3, [r4, #52]	@ 0x34
 800e5fe:	e00d      	b.n	800e61c <__sflush_r+0xac>
 800e600:	2301      	movs	r3, #1
 800e602:	4628      	mov	r0, r5
 800e604:	47b0      	blx	r6
 800e606:	4602      	mov	r2, r0
 800e608:	1c50      	adds	r0, r2, #1
 800e60a:	d1c9      	bne.n	800e5a0 <__sflush_r+0x30>
 800e60c:	682b      	ldr	r3, [r5, #0]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d0c6      	beq.n	800e5a0 <__sflush_r+0x30>
 800e612:	2b1d      	cmp	r3, #29
 800e614:	d001      	beq.n	800e61a <__sflush_r+0xaa>
 800e616:	2b16      	cmp	r3, #22
 800e618:	d11d      	bne.n	800e656 <__sflush_r+0xe6>
 800e61a:	602f      	str	r7, [r5, #0]
 800e61c:	2000      	movs	r0, #0
 800e61e:	e021      	b.n	800e664 <__sflush_r+0xf4>
 800e620:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e624:	b21b      	sxth	r3, r3
 800e626:	e01a      	b.n	800e65e <__sflush_r+0xee>
 800e628:	690f      	ldr	r7, [r1, #16]
 800e62a:	2f00      	cmp	r7, #0
 800e62c:	d0f6      	beq.n	800e61c <__sflush_r+0xac>
 800e62e:	0793      	lsls	r3, r2, #30
 800e630:	bf18      	it	ne
 800e632:	2300      	movne	r3, #0
 800e634:	680e      	ldr	r6, [r1, #0]
 800e636:	bf08      	it	eq
 800e638:	694b      	ldreq	r3, [r1, #20]
 800e63a:	1bf6      	subs	r6, r6, r7
 800e63c:	600f      	str	r7, [r1, #0]
 800e63e:	608b      	str	r3, [r1, #8]
 800e640:	2e00      	cmp	r6, #0
 800e642:	ddeb      	ble.n	800e61c <__sflush_r+0xac>
 800e644:	4633      	mov	r3, r6
 800e646:	463a      	mov	r2, r7
 800e648:	4628      	mov	r0, r5
 800e64a:	6a21      	ldr	r1, [r4, #32]
 800e64c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800e650:	47e0      	blx	ip
 800e652:	2800      	cmp	r0, #0
 800e654:	dc07      	bgt.n	800e666 <__sflush_r+0xf6>
 800e656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e65a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e65e:	f04f 30ff 	mov.w	r0, #4294967295
 800e662:	81a3      	strh	r3, [r4, #12]
 800e664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e666:	4407      	add	r7, r0
 800e668:	1a36      	subs	r6, r6, r0
 800e66a:	e7e9      	b.n	800e640 <__sflush_r+0xd0>
 800e66c:	dfbffffe 	.word	0xdfbffffe

0800e670 <_fflush_r>:
 800e670:	b538      	push	{r3, r4, r5, lr}
 800e672:	690b      	ldr	r3, [r1, #16]
 800e674:	4605      	mov	r5, r0
 800e676:	460c      	mov	r4, r1
 800e678:	b913      	cbnz	r3, 800e680 <_fflush_r+0x10>
 800e67a:	2500      	movs	r5, #0
 800e67c:	4628      	mov	r0, r5
 800e67e:	bd38      	pop	{r3, r4, r5, pc}
 800e680:	b118      	cbz	r0, 800e68a <_fflush_r+0x1a>
 800e682:	6a03      	ldr	r3, [r0, #32]
 800e684:	b90b      	cbnz	r3, 800e68a <_fflush_r+0x1a>
 800e686:	f7fe fc41 	bl	800cf0c <__sinit>
 800e68a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d0f3      	beq.n	800e67a <_fflush_r+0xa>
 800e692:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e694:	07d0      	lsls	r0, r2, #31
 800e696:	d404      	bmi.n	800e6a2 <_fflush_r+0x32>
 800e698:	0599      	lsls	r1, r3, #22
 800e69a:	d402      	bmi.n	800e6a2 <_fflush_r+0x32>
 800e69c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e69e:	f7fe fd3c 	bl	800d11a <__retarget_lock_acquire_recursive>
 800e6a2:	4628      	mov	r0, r5
 800e6a4:	4621      	mov	r1, r4
 800e6a6:	f7ff ff63 	bl	800e570 <__sflush_r>
 800e6aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e6ac:	4605      	mov	r5, r0
 800e6ae:	07da      	lsls	r2, r3, #31
 800e6b0:	d4e4      	bmi.n	800e67c <_fflush_r+0xc>
 800e6b2:	89a3      	ldrh	r3, [r4, #12]
 800e6b4:	059b      	lsls	r3, r3, #22
 800e6b6:	d4e1      	bmi.n	800e67c <_fflush_r+0xc>
 800e6b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e6ba:	f7fe fd2f 	bl	800d11c <__retarget_lock_release_recursive>
 800e6be:	e7dd      	b.n	800e67c <_fflush_r+0xc>

0800e6c0 <memcpy>:
 800e6c0:	440a      	add	r2, r1
 800e6c2:	4291      	cmp	r1, r2
 800e6c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800e6c8:	d100      	bne.n	800e6cc <memcpy+0xc>
 800e6ca:	4770      	bx	lr
 800e6cc:	b510      	push	{r4, lr}
 800e6ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e6d2:	4291      	cmp	r1, r2
 800e6d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e6d8:	d1f9      	bne.n	800e6ce <memcpy+0xe>
 800e6da:	bd10      	pop	{r4, pc}

0800e6dc <__assert_func>:
 800e6dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e6de:	4614      	mov	r4, r2
 800e6e0:	461a      	mov	r2, r3
 800e6e2:	4b09      	ldr	r3, [pc, #36]	@ (800e708 <__assert_func+0x2c>)
 800e6e4:	4605      	mov	r5, r0
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	68d8      	ldr	r0, [r3, #12]
 800e6ea:	b954      	cbnz	r4, 800e702 <__assert_func+0x26>
 800e6ec:	4b07      	ldr	r3, [pc, #28]	@ (800e70c <__assert_func+0x30>)
 800e6ee:	461c      	mov	r4, r3
 800e6f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e6f4:	9100      	str	r1, [sp, #0]
 800e6f6:	462b      	mov	r3, r5
 800e6f8:	4905      	ldr	r1, [pc, #20]	@ (800e710 <__assert_func+0x34>)
 800e6fa:	f000 f841 	bl	800e780 <fiprintf>
 800e6fe:	f000 f851 	bl	800e7a4 <abort>
 800e702:	4b04      	ldr	r3, [pc, #16]	@ (800e714 <__assert_func+0x38>)
 800e704:	e7f4      	b.n	800e6f0 <__assert_func+0x14>
 800e706:	bf00      	nop
 800e708:	200001d4 	.word	0x200001d4
 800e70c:	0800f79d 	.word	0x0800f79d
 800e710:	0800f76f 	.word	0x0800f76f
 800e714:	0800f762 	.word	0x0800f762

0800e718 <_calloc_r>:
 800e718:	b570      	push	{r4, r5, r6, lr}
 800e71a:	fba1 5402 	umull	r5, r4, r1, r2
 800e71e:	b93c      	cbnz	r4, 800e730 <_calloc_r+0x18>
 800e720:	4629      	mov	r1, r5
 800e722:	f7fd fe7f 	bl	800c424 <_malloc_r>
 800e726:	4606      	mov	r6, r0
 800e728:	b928      	cbnz	r0, 800e736 <_calloc_r+0x1e>
 800e72a:	2600      	movs	r6, #0
 800e72c:	4630      	mov	r0, r6
 800e72e:	bd70      	pop	{r4, r5, r6, pc}
 800e730:	220c      	movs	r2, #12
 800e732:	6002      	str	r2, [r0, #0]
 800e734:	e7f9      	b.n	800e72a <_calloc_r+0x12>
 800e736:	462a      	mov	r2, r5
 800e738:	4621      	mov	r1, r4
 800e73a:	f7fe fc60 	bl	800cffe <memset>
 800e73e:	e7f5      	b.n	800e72c <_calloc_r+0x14>

0800e740 <__ascii_mbtowc>:
 800e740:	b082      	sub	sp, #8
 800e742:	b901      	cbnz	r1, 800e746 <__ascii_mbtowc+0x6>
 800e744:	a901      	add	r1, sp, #4
 800e746:	b142      	cbz	r2, 800e75a <__ascii_mbtowc+0x1a>
 800e748:	b14b      	cbz	r3, 800e75e <__ascii_mbtowc+0x1e>
 800e74a:	7813      	ldrb	r3, [r2, #0]
 800e74c:	600b      	str	r3, [r1, #0]
 800e74e:	7812      	ldrb	r2, [r2, #0]
 800e750:	1e10      	subs	r0, r2, #0
 800e752:	bf18      	it	ne
 800e754:	2001      	movne	r0, #1
 800e756:	b002      	add	sp, #8
 800e758:	4770      	bx	lr
 800e75a:	4610      	mov	r0, r2
 800e75c:	e7fb      	b.n	800e756 <__ascii_mbtowc+0x16>
 800e75e:	f06f 0001 	mvn.w	r0, #1
 800e762:	e7f8      	b.n	800e756 <__ascii_mbtowc+0x16>

0800e764 <__ascii_wctomb>:
 800e764:	4603      	mov	r3, r0
 800e766:	4608      	mov	r0, r1
 800e768:	b141      	cbz	r1, 800e77c <__ascii_wctomb+0x18>
 800e76a:	2aff      	cmp	r2, #255	@ 0xff
 800e76c:	d904      	bls.n	800e778 <__ascii_wctomb+0x14>
 800e76e:	228a      	movs	r2, #138	@ 0x8a
 800e770:	f04f 30ff 	mov.w	r0, #4294967295
 800e774:	601a      	str	r2, [r3, #0]
 800e776:	4770      	bx	lr
 800e778:	2001      	movs	r0, #1
 800e77a:	700a      	strb	r2, [r1, #0]
 800e77c:	4770      	bx	lr
	...

0800e780 <fiprintf>:
 800e780:	b40e      	push	{r1, r2, r3}
 800e782:	b503      	push	{r0, r1, lr}
 800e784:	4601      	mov	r1, r0
 800e786:	ab03      	add	r3, sp, #12
 800e788:	4805      	ldr	r0, [pc, #20]	@ (800e7a0 <fiprintf+0x20>)
 800e78a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e78e:	6800      	ldr	r0, [r0, #0]
 800e790:	9301      	str	r3, [sp, #4]
 800e792:	f000 f835 	bl	800e800 <_vfiprintf_r>
 800e796:	b002      	add	sp, #8
 800e798:	f85d eb04 	ldr.w	lr, [sp], #4
 800e79c:	b003      	add	sp, #12
 800e79e:	4770      	bx	lr
 800e7a0:	200001d4 	.word	0x200001d4

0800e7a4 <abort>:
 800e7a4:	2006      	movs	r0, #6
 800e7a6:	b508      	push	{r3, lr}
 800e7a8:	f000 f9fe 	bl	800eba8 <raise>
 800e7ac:	2001      	movs	r0, #1
 800e7ae:	f7f4 fd00 	bl	80031b2 <_exit>

0800e7b2 <__sfputc_r>:
 800e7b2:	6893      	ldr	r3, [r2, #8]
 800e7b4:	b410      	push	{r4}
 800e7b6:	3b01      	subs	r3, #1
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	6093      	str	r3, [r2, #8]
 800e7bc:	da07      	bge.n	800e7ce <__sfputc_r+0x1c>
 800e7be:	6994      	ldr	r4, [r2, #24]
 800e7c0:	42a3      	cmp	r3, r4
 800e7c2:	db01      	blt.n	800e7c8 <__sfputc_r+0x16>
 800e7c4:	290a      	cmp	r1, #10
 800e7c6:	d102      	bne.n	800e7ce <__sfputc_r+0x1c>
 800e7c8:	bc10      	pop	{r4}
 800e7ca:	f000 b931 	b.w	800ea30 <__swbuf_r>
 800e7ce:	6813      	ldr	r3, [r2, #0]
 800e7d0:	1c58      	adds	r0, r3, #1
 800e7d2:	6010      	str	r0, [r2, #0]
 800e7d4:	7019      	strb	r1, [r3, #0]
 800e7d6:	4608      	mov	r0, r1
 800e7d8:	bc10      	pop	{r4}
 800e7da:	4770      	bx	lr

0800e7dc <__sfputs_r>:
 800e7dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7de:	4606      	mov	r6, r0
 800e7e0:	460f      	mov	r7, r1
 800e7e2:	4614      	mov	r4, r2
 800e7e4:	18d5      	adds	r5, r2, r3
 800e7e6:	42ac      	cmp	r4, r5
 800e7e8:	d101      	bne.n	800e7ee <__sfputs_r+0x12>
 800e7ea:	2000      	movs	r0, #0
 800e7ec:	e007      	b.n	800e7fe <__sfputs_r+0x22>
 800e7ee:	463a      	mov	r2, r7
 800e7f0:	4630      	mov	r0, r6
 800e7f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7f6:	f7ff ffdc 	bl	800e7b2 <__sfputc_r>
 800e7fa:	1c43      	adds	r3, r0, #1
 800e7fc:	d1f3      	bne.n	800e7e6 <__sfputs_r+0xa>
 800e7fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e800 <_vfiprintf_r>:
 800e800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e804:	460d      	mov	r5, r1
 800e806:	4614      	mov	r4, r2
 800e808:	4698      	mov	r8, r3
 800e80a:	4606      	mov	r6, r0
 800e80c:	b09d      	sub	sp, #116	@ 0x74
 800e80e:	b118      	cbz	r0, 800e818 <_vfiprintf_r+0x18>
 800e810:	6a03      	ldr	r3, [r0, #32]
 800e812:	b90b      	cbnz	r3, 800e818 <_vfiprintf_r+0x18>
 800e814:	f7fe fb7a 	bl	800cf0c <__sinit>
 800e818:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e81a:	07d9      	lsls	r1, r3, #31
 800e81c:	d405      	bmi.n	800e82a <_vfiprintf_r+0x2a>
 800e81e:	89ab      	ldrh	r3, [r5, #12]
 800e820:	059a      	lsls	r2, r3, #22
 800e822:	d402      	bmi.n	800e82a <_vfiprintf_r+0x2a>
 800e824:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e826:	f7fe fc78 	bl	800d11a <__retarget_lock_acquire_recursive>
 800e82a:	89ab      	ldrh	r3, [r5, #12]
 800e82c:	071b      	lsls	r3, r3, #28
 800e82e:	d501      	bpl.n	800e834 <_vfiprintf_r+0x34>
 800e830:	692b      	ldr	r3, [r5, #16]
 800e832:	b99b      	cbnz	r3, 800e85c <_vfiprintf_r+0x5c>
 800e834:	4629      	mov	r1, r5
 800e836:	4630      	mov	r0, r6
 800e838:	f000 f938 	bl	800eaac <__swsetup_r>
 800e83c:	b170      	cbz	r0, 800e85c <_vfiprintf_r+0x5c>
 800e83e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e840:	07dc      	lsls	r4, r3, #31
 800e842:	d504      	bpl.n	800e84e <_vfiprintf_r+0x4e>
 800e844:	f04f 30ff 	mov.w	r0, #4294967295
 800e848:	b01d      	add	sp, #116	@ 0x74
 800e84a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e84e:	89ab      	ldrh	r3, [r5, #12]
 800e850:	0598      	lsls	r0, r3, #22
 800e852:	d4f7      	bmi.n	800e844 <_vfiprintf_r+0x44>
 800e854:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e856:	f7fe fc61 	bl	800d11c <__retarget_lock_release_recursive>
 800e85a:	e7f3      	b.n	800e844 <_vfiprintf_r+0x44>
 800e85c:	2300      	movs	r3, #0
 800e85e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e860:	2320      	movs	r3, #32
 800e862:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e866:	2330      	movs	r3, #48	@ 0x30
 800e868:	f04f 0901 	mov.w	r9, #1
 800e86c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e870:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800ea1c <_vfiprintf_r+0x21c>
 800e874:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e878:	4623      	mov	r3, r4
 800e87a:	469a      	mov	sl, r3
 800e87c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e880:	b10a      	cbz	r2, 800e886 <_vfiprintf_r+0x86>
 800e882:	2a25      	cmp	r2, #37	@ 0x25
 800e884:	d1f9      	bne.n	800e87a <_vfiprintf_r+0x7a>
 800e886:	ebba 0b04 	subs.w	fp, sl, r4
 800e88a:	d00b      	beq.n	800e8a4 <_vfiprintf_r+0xa4>
 800e88c:	465b      	mov	r3, fp
 800e88e:	4622      	mov	r2, r4
 800e890:	4629      	mov	r1, r5
 800e892:	4630      	mov	r0, r6
 800e894:	f7ff ffa2 	bl	800e7dc <__sfputs_r>
 800e898:	3001      	adds	r0, #1
 800e89a:	f000 80a7 	beq.w	800e9ec <_vfiprintf_r+0x1ec>
 800e89e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e8a0:	445a      	add	r2, fp
 800e8a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e8a4:	f89a 3000 	ldrb.w	r3, [sl]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	f000 809f 	beq.w	800e9ec <_vfiprintf_r+0x1ec>
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	f04f 32ff 	mov.w	r2, #4294967295
 800e8b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8b8:	f10a 0a01 	add.w	sl, sl, #1
 800e8bc:	9304      	str	r3, [sp, #16]
 800e8be:	9307      	str	r3, [sp, #28]
 800e8c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e8c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800e8c6:	4654      	mov	r4, sl
 800e8c8:	2205      	movs	r2, #5
 800e8ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8ce:	4853      	ldr	r0, [pc, #332]	@ (800ea1c <_vfiprintf_r+0x21c>)
 800e8d0:	f7fe fc25 	bl	800d11e <memchr>
 800e8d4:	9a04      	ldr	r2, [sp, #16]
 800e8d6:	b9d8      	cbnz	r0, 800e910 <_vfiprintf_r+0x110>
 800e8d8:	06d1      	lsls	r1, r2, #27
 800e8da:	bf44      	itt	mi
 800e8dc:	2320      	movmi	r3, #32
 800e8de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8e2:	0713      	lsls	r3, r2, #28
 800e8e4:	bf44      	itt	mi
 800e8e6:	232b      	movmi	r3, #43	@ 0x2b
 800e8e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8ec:	f89a 3000 	ldrb.w	r3, [sl]
 800e8f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8f2:	d015      	beq.n	800e920 <_vfiprintf_r+0x120>
 800e8f4:	4654      	mov	r4, sl
 800e8f6:	2000      	movs	r0, #0
 800e8f8:	f04f 0c0a 	mov.w	ip, #10
 800e8fc:	9a07      	ldr	r2, [sp, #28]
 800e8fe:	4621      	mov	r1, r4
 800e900:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e904:	3b30      	subs	r3, #48	@ 0x30
 800e906:	2b09      	cmp	r3, #9
 800e908:	d94b      	bls.n	800e9a2 <_vfiprintf_r+0x1a2>
 800e90a:	b1b0      	cbz	r0, 800e93a <_vfiprintf_r+0x13a>
 800e90c:	9207      	str	r2, [sp, #28]
 800e90e:	e014      	b.n	800e93a <_vfiprintf_r+0x13a>
 800e910:	eba0 0308 	sub.w	r3, r0, r8
 800e914:	fa09 f303 	lsl.w	r3, r9, r3
 800e918:	4313      	orrs	r3, r2
 800e91a:	46a2      	mov	sl, r4
 800e91c:	9304      	str	r3, [sp, #16]
 800e91e:	e7d2      	b.n	800e8c6 <_vfiprintf_r+0xc6>
 800e920:	9b03      	ldr	r3, [sp, #12]
 800e922:	1d19      	adds	r1, r3, #4
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	9103      	str	r1, [sp, #12]
 800e928:	2b00      	cmp	r3, #0
 800e92a:	bfbb      	ittet	lt
 800e92c:	425b      	neglt	r3, r3
 800e92e:	f042 0202 	orrlt.w	r2, r2, #2
 800e932:	9307      	strge	r3, [sp, #28]
 800e934:	9307      	strlt	r3, [sp, #28]
 800e936:	bfb8      	it	lt
 800e938:	9204      	strlt	r2, [sp, #16]
 800e93a:	7823      	ldrb	r3, [r4, #0]
 800e93c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e93e:	d10a      	bne.n	800e956 <_vfiprintf_r+0x156>
 800e940:	7863      	ldrb	r3, [r4, #1]
 800e942:	2b2a      	cmp	r3, #42	@ 0x2a
 800e944:	d132      	bne.n	800e9ac <_vfiprintf_r+0x1ac>
 800e946:	9b03      	ldr	r3, [sp, #12]
 800e948:	3402      	adds	r4, #2
 800e94a:	1d1a      	adds	r2, r3, #4
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	9203      	str	r2, [sp, #12]
 800e950:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e954:	9305      	str	r3, [sp, #20]
 800e956:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800ea20 <_vfiprintf_r+0x220>
 800e95a:	2203      	movs	r2, #3
 800e95c:	4650      	mov	r0, sl
 800e95e:	7821      	ldrb	r1, [r4, #0]
 800e960:	f7fe fbdd 	bl	800d11e <memchr>
 800e964:	b138      	cbz	r0, 800e976 <_vfiprintf_r+0x176>
 800e966:	2240      	movs	r2, #64	@ 0x40
 800e968:	9b04      	ldr	r3, [sp, #16]
 800e96a:	eba0 000a 	sub.w	r0, r0, sl
 800e96e:	4082      	lsls	r2, r0
 800e970:	4313      	orrs	r3, r2
 800e972:	3401      	adds	r4, #1
 800e974:	9304      	str	r3, [sp, #16]
 800e976:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e97a:	2206      	movs	r2, #6
 800e97c:	4829      	ldr	r0, [pc, #164]	@ (800ea24 <_vfiprintf_r+0x224>)
 800e97e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e982:	f7fe fbcc 	bl	800d11e <memchr>
 800e986:	2800      	cmp	r0, #0
 800e988:	d03f      	beq.n	800ea0a <_vfiprintf_r+0x20a>
 800e98a:	4b27      	ldr	r3, [pc, #156]	@ (800ea28 <_vfiprintf_r+0x228>)
 800e98c:	bb1b      	cbnz	r3, 800e9d6 <_vfiprintf_r+0x1d6>
 800e98e:	9b03      	ldr	r3, [sp, #12]
 800e990:	3307      	adds	r3, #7
 800e992:	f023 0307 	bic.w	r3, r3, #7
 800e996:	3308      	adds	r3, #8
 800e998:	9303      	str	r3, [sp, #12]
 800e99a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e99c:	443b      	add	r3, r7
 800e99e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9a0:	e76a      	b.n	800e878 <_vfiprintf_r+0x78>
 800e9a2:	460c      	mov	r4, r1
 800e9a4:	2001      	movs	r0, #1
 800e9a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e9aa:	e7a8      	b.n	800e8fe <_vfiprintf_r+0xfe>
 800e9ac:	2300      	movs	r3, #0
 800e9ae:	f04f 0c0a 	mov.w	ip, #10
 800e9b2:	4619      	mov	r1, r3
 800e9b4:	3401      	adds	r4, #1
 800e9b6:	9305      	str	r3, [sp, #20]
 800e9b8:	4620      	mov	r0, r4
 800e9ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e9be:	3a30      	subs	r2, #48	@ 0x30
 800e9c0:	2a09      	cmp	r2, #9
 800e9c2:	d903      	bls.n	800e9cc <_vfiprintf_r+0x1cc>
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d0c6      	beq.n	800e956 <_vfiprintf_r+0x156>
 800e9c8:	9105      	str	r1, [sp, #20]
 800e9ca:	e7c4      	b.n	800e956 <_vfiprintf_r+0x156>
 800e9cc:	4604      	mov	r4, r0
 800e9ce:	2301      	movs	r3, #1
 800e9d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e9d4:	e7f0      	b.n	800e9b8 <_vfiprintf_r+0x1b8>
 800e9d6:	ab03      	add	r3, sp, #12
 800e9d8:	9300      	str	r3, [sp, #0]
 800e9da:	462a      	mov	r2, r5
 800e9dc:	4630      	mov	r0, r6
 800e9de:	4b13      	ldr	r3, [pc, #76]	@ (800ea2c <_vfiprintf_r+0x22c>)
 800e9e0:	a904      	add	r1, sp, #16
 800e9e2:	f7fd fe49 	bl	800c678 <_printf_float>
 800e9e6:	4607      	mov	r7, r0
 800e9e8:	1c78      	adds	r0, r7, #1
 800e9ea:	d1d6      	bne.n	800e99a <_vfiprintf_r+0x19a>
 800e9ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e9ee:	07d9      	lsls	r1, r3, #31
 800e9f0:	d405      	bmi.n	800e9fe <_vfiprintf_r+0x1fe>
 800e9f2:	89ab      	ldrh	r3, [r5, #12]
 800e9f4:	059a      	lsls	r2, r3, #22
 800e9f6:	d402      	bmi.n	800e9fe <_vfiprintf_r+0x1fe>
 800e9f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e9fa:	f7fe fb8f 	bl	800d11c <__retarget_lock_release_recursive>
 800e9fe:	89ab      	ldrh	r3, [r5, #12]
 800ea00:	065b      	lsls	r3, r3, #25
 800ea02:	f53f af1f 	bmi.w	800e844 <_vfiprintf_r+0x44>
 800ea06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ea08:	e71e      	b.n	800e848 <_vfiprintf_r+0x48>
 800ea0a:	ab03      	add	r3, sp, #12
 800ea0c:	9300      	str	r3, [sp, #0]
 800ea0e:	462a      	mov	r2, r5
 800ea10:	4630      	mov	r0, r6
 800ea12:	4b06      	ldr	r3, [pc, #24]	@ (800ea2c <_vfiprintf_r+0x22c>)
 800ea14:	a904      	add	r1, sp, #16
 800ea16:	f7fe f8cd 	bl	800cbb4 <_printf_i>
 800ea1a:	e7e4      	b.n	800e9e6 <_vfiprintf_r+0x1e6>
 800ea1c:	0800f89f 	.word	0x0800f89f
 800ea20:	0800f8a5 	.word	0x0800f8a5
 800ea24:	0800f8a9 	.word	0x0800f8a9
 800ea28:	0800c679 	.word	0x0800c679
 800ea2c:	0800e7dd 	.word	0x0800e7dd

0800ea30 <__swbuf_r>:
 800ea30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea32:	460e      	mov	r6, r1
 800ea34:	4614      	mov	r4, r2
 800ea36:	4605      	mov	r5, r0
 800ea38:	b118      	cbz	r0, 800ea42 <__swbuf_r+0x12>
 800ea3a:	6a03      	ldr	r3, [r0, #32]
 800ea3c:	b90b      	cbnz	r3, 800ea42 <__swbuf_r+0x12>
 800ea3e:	f7fe fa65 	bl	800cf0c <__sinit>
 800ea42:	69a3      	ldr	r3, [r4, #24]
 800ea44:	60a3      	str	r3, [r4, #8]
 800ea46:	89a3      	ldrh	r3, [r4, #12]
 800ea48:	071a      	lsls	r2, r3, #28
 800ea4a:	d501      	bpl.n	800ea50 <__swbuf_r+0x20>
 800ea4c:	6923      	ldr	r3, [r4, #16]
 800ea4e:	b943      	cbnz	r3, 800ea62 <__swbuf_r+0x32>
 800ea50:	4621      	mov	r1, r4
 800ea52:	4628      	mov	r0, r5
 800ea54:	f000 f82a 	bl	800eaac <__swsetup_r>
 800ea58:	b118      	cbz	r0, 800ea62 <__swbuf_r+0x32>
 800ea5a:	f04f 37ff 	mov.w	r7, #4294967295
 800ea5e:	4638      	mov	r0, r7
 800ea60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea62:	6823      	ldr	r3, [r4, #0]
 800ea64:	6922      	ldr	r2, [r4, #16]
 800ea66:	b2f6      	uxtb	r6, r6
 800ea68:	1a98      	subs	r0, r3, r2
 800ea6a:	6963      	ldr	r3, [r4, #20]
 800ea6c:	4637      	mov	r7, r6
 800ea6e:	4283      	cmp	r3, r0
 800ea70:	dc05      	bgt.n	800ea7e <__swbuf_r+0x4e>
 800ea72:	4621      	mov	r1, r4
 800ea74:	4628      	mov	r0, r5
 800ea76:	f7ff fdfb 	bl	800e670 <_fflush_r>
 800ea7a:	2800      	cmp	r0, #0
 800ea7c:	d1ed      	bne.n	800ea5a <__swbuf_r+0x2a>
 800ea7e:	68a3      	ldr	r3, [r4, #8]
 800ea80:	3b01      	subs	r3, #1
 800ea82:	60a3      	str	r3, [r4, #8]
 800ea84:	6823      	ldr	r3, [r4, #0]
 800ea86:	1c5a      	adds	r2, r3, #1
 800ea88:	6022      	str	r2, [r4, #0]
 800ea8a:	701e      	strb	r6, [r3, #0]
 800ea8c:	6962      	ldr	r2, [r4, #20]
 800ea8e:	1c43      	adds	r3, r0, #1
 800ea90:	429a      	cmp	r2, r3
 800ea92:	d004      	beq.n	800ea9e <__swbuf_r+0x6e>
 800ea94:	89a3      	ldrh	r3, [r4, #12]
 800ea96:	07db      	lsls	r3, r3, #31
 800ea98:	d5e1      	bpl.n	800ea5e <__swbuf_r+0x2e>
 800ea9a:	2e0a      	cmp	r6, #10
 800ea9c:	d1df      	bne.n	800ea5e <__swbuf_r+0x2e>
 800ea9e:	4621      	mov	r1, r4
 800eaa0:	4628      	mov	r0, r5
 800eaa2:	f7ff fde5 	bl	800e670 <_fflush_r>
 800eaa6:	2800      	cmp	r0, #0
 800eaa8:	d0d9      	beq.n	800ea5e <__swbuf_r+0x2e>
 800eaaa:	e7d6      	b.n	800ea5a <__swbuf_r+0x2a>

0800eaac <__swsetup_r>:
 800eaac:	b538      	push	{r3, r4, r5, lr}
 800eaae:	4b29      	ldr	r3, [pc, #164]	@ (800eb54 <__swsetup_r+0xa8>)
 800eab0:	4605      	mov	r5, r0
 800eab2:	6818      	ldr	r0, [r3, #0]
 800eab4:	460c      	mov	r4, r1
 800eab6:	b118      	cbz	r0, 800eac0 <__swsetup_r+0x14>
 800eab8:	6a03      	ldr	r3, [r0, #32]
 800eaba:	b90b      	cbnz	r3, 800eac0 <__swsetup_r+0x14>
 800eabc:	f7fe fa26 	bl	800cf0c <__sinit>
 800eac0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eac4:	0719      	lsls	r1, r3, #28
 800eac6:	d422      	bmi.n	800eb0e <__swsetup_r+0x62>
 800eac8:	06da      	lsls	r2, r3, #27
 800eaca:	d407      	bmi.n	800eadc <__swsetup_r+0x30>
 800eacc:	2209      	movs	r2, #9
 800eace:	602a      	str	r2, [r5, #0]
 800ead0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ead4:	f04f 30ff 	mov.w	r0, #4294967295
 800ead8:	81a3      	strh	r3, [r4, #12]
 800eada:	e033      	b.n	800eb44 <__swsetup_r+0x98>
 800eadc:	0758      	lsls	r0, r3, #29
 800eade:	d512      	bpl.n	800eb06 <__swsetup_r+0x5a>
 800eae0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eae2:	b141      	cbz	r1, 800eaf6 <__swsetup_r+0x4a>
 800eae4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eae8:	4299      	cmp	r1, r3
 800eaea:	d002      	beq.n	800eaf2 <__swsetup_r+0x46>
 800eaec:	4628      	mov	r0, r5
 800eaee:	f7ff f977 	bl	800dde0 <_free_r>
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	6363      	str	r3, [r4, #52]	@ 0x34
 800eaf6:	89a3      	ldrh	r3, [r4, #12]
 800eaf8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800eafc:	81a3      	strh	r3, [r4, #12]
 800eafe:	2300      	movs	r3, #0
 800eb00:	6063      	str	r3, [r4, #4]
 800eb02:	6923      	ldr	r3, [r4, #16]
 800eb04:	6023      	str	r3, [r4, #0]
 800eb06:	89a3      	ldrh	r3, [r4, #12]
 800eb08:	f043 0308 	orr.w	r3, r3, #8
 800eb0c:	81a3      	strh	r3, [r4, #12]
 800eb0e:	6923      	ldr	r3, [r4, #16]
 800eb10:	b94b      	cbnz	r3, 800eb26 <__swsetup_r+0x7a>
 800eb12:	89a3      	ldrh	r3, [r4, #12]
 800eb14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800eb18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eb1c:	d003      	beq.n	800eb26 <__swsetup_r+0x7a>
 800eb1e:	4621      	mov	r1, r4
 800eb20:	4628      	mov	r0, r5
 800eb22:	f000 f882 	bl	800ec2a <__smakebuf_r>
 800eb26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb2a:	f013 0201 	ands.w	r2, r3, #1
 800eb2e:	d00a      	beq.n	800eb46 <__swsetup_r+0x9a>
 800eb30:	2200      	movs	r2, #0
 800eb32:	60a2      	str	r2, [r4, #8]
 800eb34:	6962      	ldr	r2, [r4, #20]
 800eb36:	4252      	negs	r2, r2
 800eb38:	61a2      	str	r2, [r4, #24]
 800eb3a:	6922      	ldr	r2, [r4, #16]
 800eb3c:	b942      	cbnz	r2, 800eb50 <__swsetup_r+0xa4>
 800eb3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800eb42:	d1c5      	bne.n	800ead0 <__swsetup_r+0x24>
 800eb44:	bd38      	pop	{r3, r4, r5, pc}
 800eb46:	0799      	lsls	r1, r3, #30
 800eb48:	bf58      	it	pl
 800eb4a:	6962      	ldrpl	r2, [r4, #20]
 800eb4c:	60a2      	str	r2, [r4, #8]
 800eb4e:	e7f4      	b.n	800eb3a <__swsetup_r+0x8e>
 800eb50:	2000      	movs	r0, #0
 800eb52:	e7f7      	b.n	800eb44 <__swsetup_r+0x98>
 800eb54:	200001d4 	.word	0x200001d4

0800eb58 <_raise_r>:
 800eb58:	291f      	cmp	r1, #31
 800eb5a:	b538      	push	{r3, r4, r5, lr}
 800eb5c:	4605      	mov	r5, r0
 800eb5e:	460c      	mov	r4, r1
 800eb60:	d904      	bls.n	800eb6c <_raise_r+0x14>
 800eb62:	2316      	movs	r3, #22
 800eb64:	6003      	str	r3, [r0, #0]
 800eb66:	f04f 30ff 	mov.w	r0, #4294967295
 800eb6a:	bd38      	pop	{r3, r4, r5, pc}
 800eb6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800eb6e:	b112      	cbz	r2, 800eb76 <_raise_r+0x1e>
 800eb70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eb74:	b94b      	cbnz	r3, 800eb8a <_raise_r+0x32>
 800eb76:	4628      	mov	r0, r5
 800eb78:	f000 f830 	bl	800ebdc <_getpid_r>
 800eb7c:	4622      	mov	r2, r4
 800eb7e:	4601      	mov	r1, r0
 800eb80:	4628      	mov	r0, r5
 800eb82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eb86:	f000 b817 	b.w	800ebb8 <_kill_r>
 800eb8a:	2b01      	cmp	r3, #1
 800eb8c:	d00a      	beq.n	800eba4 <_raise_r+0x4c>
 800eb8e:	1c59      	adds	r1, r3, #1
 800eb90:	d103      	bne.n	800eb9a <_raise_r+0x42>
 800eb92:	2316      	movs	r3, #22
 800eb94:	6003      	str	r3, [r0, #0]
 800eb96:	2001      	movs	r0, #1
 800eb98:	e7e7      	b.n	800eb6a <_raise_r+0x12>
 800eb9a:	2100      	movs	r1, #0
 800eb9c:	4620      	mov	r0, r4
 800eb9e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800eba2:	4798      	blx	r3
 800eba4:	2000      	movs	r0, #0
 800eba6:	e7e0      	b.n	800eb6a <_raise_r+0x12>

0800eba8 <raise>:
 800eba8:	4b02      	ldr	r3, [pc, #8]	@ (800ebb4 <raise+0xc>)
 800ebaa:	4601      	mov	r1, r0
 800ebac:	6818      	ldr	r0, [r3, #0]
 800ebae:	f7ff bfd3 	b.w	800eb58 <_raise_r>
 800ebb2:	bf00      	nop
 800ebb4:	200001d4 	.word	0x200001d4

0800ebb8 <_kill_r>:
 800ebb8:	b538      	push	{r3, r4, r5, lr}
 800ebba:	2300      	movs	r3, #0
 800ebbc:	4d06      	ldr	r5, [pc, #24]	@ (800ebd8 <_kill_r+0x20>)
 800ebbe:	4604      	mov	r4, r0
 800ebc0:	4608      	mov	r0, r1
 800ebc2:	4611      	mov	r1, r2
 800ebc4:	602b      	str	r3, [r5, #0]
 800ebc6:	f7f4 fae4 	bl	8003192 <_kill>
 800ebca:	1c43      	adds	r3, r0, #1
 800ebcc:	d102      	bne.n	800ebd4 <_kill_r+0x1c>
 800ebce:	682b      	ldr	r3, [r5, #0]
 800ebd0:	b103      	cbz	r3, 800ebd4 <_kill_r+0x1c>
 800ebd2:	6023      	str	r3, [r4, #0]
 800ebd4:	bd38      	pop	{r3, r4, r5, pc}
 800ebd6:	bf00      	nop
 800ebd8:	20001e50 	.word	0x20001e50

0800ebdc <_getpid_r>:
 800ebdc:	f7f4 bad2 	b.w	8003184 <_getpid>

0800ebe0 <__swhatbuf_r>:
 800ebe0:	b570      	push	{r4, r5, r6, lr}
 800ebe2:	460c      	mov	r4, r1
 800ebe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebe8:	4615      	mov	r5, r2
 800ebea:	2900      	cmp	r1, #0
 800ebec:	461e      	mov	r6, r3
 800ebee:	b096      	sub	sp, #88	@ 0x58
 800ebf0:	da0c      	bge.n	800ec0c <__swhatbuf_r+0x2c>
 800ebf2:	89a3      	ldrh	r3, [r4, #12]
 800ebf4:	2100      	movs	r1, #0
 800ebf6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ebfa:	bf14      	ite	ne
 800ebfc:	2340      	movne	r3, #64	@ 0x40
 800ebfe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ec02:	2000      	movs	r0, #0
 800ec04:	6031      	str	r1, [r6, #0]
 800ec06:	602b      	str	r3, [r5, #0]
 800ec08:	b016      	add	sp, #88	@ 0x58
 800ec0a:	bd70      	pop	{r4, r5, r6, pc}
 800ec0c:	466a      	mov	r2, sp
 800ec0e:	f000 f849 	bl	800eca4 <_fstat_r>
 800ec12:	2800      	cmp	r0, #0
 800ec14:	dbed      	blt.n	800ebf2 <__swhatbuf_r+0x12>
 800ec16:	9901      	ldr	r1, [sp, #4]
 800ec18:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ec1c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ec20:	4259      	negs	r1, r3
 800ec22:	4159      	adcs	r1, r3
 800ec24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ec28:	e7eb      	b.n	800ec02 <__swhatbuf_r+0x22>

0800ec2a <__smakebuf_r>:
 800ec2a:	898b      	ldrh	r3, [r1, #12]
 800ec2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ec2e:	079d      	lsls	r5, r3, #30
 800ec30:	4606      	mov	r6, r0
 800ec32:	460c      	mov	r4, r1
 800ec34:	d507      	bpl.n	800ec46 <__smakebuf_r+0x1c>
 800ec36:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ec3a:	6023      	str	r3, [r4, #0]
 800ec3c:	6123      	str	r3, [r4, #16]
 800ec3e:	2301      	movs	r3, #1
 800ec40:	6163      	str	r3, [r4, #20]
 800ec42:	b003      	add	sp, #12
 800ec44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec46:	466a      	mov	r2, sp
 800ec48:	ab01      	add	r3, sp, #4
 800ec4a:	f7ff ffc9 	bl	800ebe0 <__swhatbuf_r>
 800ec4e:	9f00      	ldr	r7, [sp, #0]
 800ec50:	4605      	mov	r5, r0
 800ec52:	4639      	mov	r1, r7
 800ec54:	4630      	mov	r0, r6
 800ec56:	f7fd fbe5 	bl	800c424 <_malloc_r>
 800ec5a:	b948      	cbnz	r0, 800ec70 <__smakebuf_r+0x46>
 800ec5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec60:	059a      	lsls	r2, r3, #22
 800ec62:	d4ee      	bmi.n	800ec42 <__smakebuf_r+0x18>
 800ec64:	f023 0303 	bic.w	r3, r3, #3
 800ec68:	f043 0302 	orr.w	r3, r3, #2
 800ec6c:	81a3      	strh	r3, [r4, #12]
 800ec6e:	e7e2      	b.n	800ec36 <__smakebuf_r+0xc>
 800ec70:	89a3      	ldrh	r3, [r4, #12]
 800ec72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ec76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec7a:	81a3      	strh	r3, [r4, #12]
 800ec7c:	9b01      	ldr	r3, [sp, #4]
 800ec7e:	6020      	str	r0, [r4, #0]
 800ec80:	b15b      	cbz	r3, 800ec9a <__smakebuf_r+0x70>
 800ec82:	4630      	mov	r0, r6
 800ec84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec88:	f000 f81e 	bl	800ecc8 <_isatty_r>
 800ec8c:	b128      	cbz	r0, 800ec9a <__smakebuf_r+0x70>
 800ec8e:	89a3      	ldrh	r3, [r4, #12]
 800ec90:	f023 0303 	bic.w	r3, r3, #3
 800ec94:	f043 0301 	orr.w	r3, r3, #1
 800ec98:	81a3      	strh	r3, [r4, #12]
 800ec9a:	89a3      	ldrh	r3, [r4, #12]
 800ec9c:	431d      	orrs	r5, r3
 800ec9e:	81a5      	strh	r5, [r4, #12]
 800eca0:	e7cf      	b.n	800ec42 <__smakebuf_r+0x18>
	...

0800eca4 <_fstat_r>:
 800eca4:	b538      	push	{r3, r4, r5, lr}
 800eca6:	2300      	movs	r3, #0
 800eca8:	4d06      	ldr	r5, [pc, #24]	@ (800ecc4 <_fstat_r+0x20>)
 800ecaa:	4604      	mov	r4, r0
 800ecac:	4608      	mov	r0, r1
 800ecae:	4611      	mov	r1, r2
 800ecb0:	602b      	str	r3, [r5, #0]
 800ecb2:	f7f4 facd 	bl	8003250 <_fstat>
 800ecb6:	1c43      	adds	r3, r0, #1
 800ecb8:	d102      	bne.n	800ecc0 <_fstat_r+0x1c>
 800ecba:	682b      	ldr	r3, [r5, #0]
 800ecbc:	b103      	cbz	r3, 800ecc0 <_fstat_r+0x1c>
 800ecbe:	6023      	str	r3, [r4, #0]
 800ecc0:	bd38      	pop	{r3, r4, r5, pc}
 800ecc2:	bf00      	nop
 800ecc4:	20001e50 	.word	0x20001e50

0800ecc8 <_isatty_r>:
 800ecc8:	b538      	push	{r3, r4, r5, lr}
 800ecca:	2300      	movs	r3, #0
 800eccc:	4d05      	ldr	r5, [pc, #20]	@ (800ece4 <_isatty_r+0x1c>)
 800ecce:	4604      	mov	r4, r0
 800ecd0:	4608      	mov	r0, r1
 800ecd2:	602b      	str	r3, [r5, #0]
 800ecd4:	f7f4 facb 	bl	800326e <_isatty>
 800ecd8:	1c43      	adds	r3, r0, #1
 800ecda:	d102      	bne.n	800ece2 <_isatty_r+0x1a>
 800ecdc:	682b      	ldr	r3, [r5, #0]
 800ecde:	b103      	cbz	r3, 800ece2 <_isatty_r+0x1a>
 800ece0:	6023      	str	r3, [r4, #0]
 800ece2:	bd38      	pop	{r3, r4, r5, pc}
 800ece4:	20001e50 	.word	0x20001e50

0800ece8 <log>:
 800ece8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecea:	4604      	mov	r4, r0
 800ecec:	460d      	mov	r5, r1
 800ecee:	f000 f833 	bl	800ed58 <__ieee754_log>
 800ecf2:	4622      	mov	r2, r4
 800ecf4:	4606      	mov	r6, r0
 800ecf6:	460f      	mov	r7, r1
 800ecf8:	462b      	mov	r3, r5
 800ecfa:	4620      	mov	r0, r4
 800ecfc:	4629      	mov	r1, r5
 800ecfe:	f7f1 fec1 	bl	8000a84 <__aeabi_dcmpun>
 800ed02:	b998      	cbnz	r0, 800ed2c <log+0x44>
 800ed04:	2200      	movs	r2, #0
 800ed06:	2300      	movs	r3, #0
 800ed08:	4620      	mov	r0, r4
 800ed0a:	4629      	mov	r1, r5
 800ed0c:	f7f1 feb0 	bl	8000a70 <__aeabi_dcmpgt>
 800ed10:	b960      	cbnz	r0, 800ed2c <log+0x44>
 800ed12:	2200      	movs	r2, #0
 800ed14:	2300      	movs	r3, #0
 800ed16:	4620      	mov	r0, r4
 800ed18:	4629      	mov	r1, r5
 800ed1a:	f7f1 fe81 	bl	8000a20 <__aeabi_dcmpeq>
 800ed1e:	b140      	cbz	r0, 800ed32 <log+0x4a>
 800ed20:	f7fe f9d0 	bl	800d0c4 <__errno>
 800ed24:	2322      	movs	r3, #34	@ 0x22
 800ed26:	2600      	movs	r6, #0
 800ed28:	4f06      	ldr	r7, [pc, #24]	@ (800ed44 <log+0x5c>)
 800ed2a:	6003      	str	r3, [r0, #0]
 800ed2c:	4630      	mov	r0, r6
 800ed2e:	4639      	mov	r1, r7
 800ed30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed32:	f7fe f9c7 	bl	800d0c4 <__errno>
 800ed36:	2321      	movs	r3, #33	@ 0x21
 800ed38:	6003      	str	r3, [r0, #0]
 800ed3a:	4803      	ldr	r0, [pc, #12]	@ (800ed48 <log+0x60>)
 800ed3c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ed40:	f000 b804 	b.w	800ed4c <nan>
 800ed44:	fff00000 	.word	0xfff00000
 800ed48:	0800f79d 	.word	0x0800f79d

0800ed4c <nan>:
 800ed4c:	2000      	movs	r0, #0
 800ed4e:	4901      	ldr	r1, [pc, #4]	@ (800ed54 <nan+0x8>)
 800ed50:	4770      	bx	lr
 800ed52:	bf00      	nop
 800ed54:	7ff80000 	.word	0x7ff80000

0800ed58 <__ieee754_log>:
 800ed58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed5c:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800ed60:	4602      	mov	r2, r0
 800ed62:	460b      	mov	r3, r1
 800ed64:	460d      	mov	r5, r1
 800ed66:	b087      	sub	sp, #28
 800ed68:	da24      	bge.n	800edb4 <__ieee754_log+0x5c>
 800ed6a:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800ed6e:	4304      	orrs	r4, r0
 800ed70:	d108      	bne.n	800ed84 <__ieee754_log+0x2c>
 800ed72:	2200      	movs	r2, #0
 800ed74:	2300      	movs	r3, #0
 800ed76:	2000      	movs	r0, #0
 800ed78:	49cb      	ldr	r1, [pc, #812]	@ (800f0a8 <__ieee754_log+0x350>)
 800ed7a:	f7f1 fd13 	bl	80007a4 <__aeabi_ddiv>
 800ed7e:	b007      	add	sp, #28
 800ed80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed84:	2900      	cmp	r1, #0
 800ed86:	da04      	bge.n	800ed92 <__ieee754_log+0x3a>
 800ed88:	f7f1 fa2a 	bl	80001e0 <__aeabi_dsub>
 800ed8c:	2200      	movs	r2, #0
 800ed8e:	2300      	movs	r3, #0
 800ed90:	e7f3      	b.n	800ed7a <__ieee754_log+0x22>
 800ed92:	2200      	movs	r2, #0
 800ed94:	4bc5      	ldr	r3, [pc, #788]	@ (800f0ac <__ieee754_log+0x354>)
 800ed96:	f7f1 fbdb 	bl	8000550 <__aeabi_dmul>
 800ed9a:	460b      	mov	r3, r1
 800ed9c:	460d      	mov	r5, r1
 800ed9e:	4602      	mov	r2, r0
 800eda0:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 800eda4:	48c2      	ldr	r0, [pc, #776]	@ (800f0b0 <__ieee754_log+0x358>)
 800eda6:	4285      	cmp	r5, r0
 800eda8:	dd06      	ble.n	800edb8 <__ieee754_log+0x60>
 800edaa:	4610      	mov	r0, r2
 800edac:	4619      	mov	r1, r3
 800edae:	f7f1 fa19 	bl	80001e4 <__adddf3>
 800edb2:	e7e4      	b.n	800ed7e <__ieee754_log+0x26>
 800edb4:	2100      	movs	r1, #0
 800edb6:	e7f5      	b.n	800eda4 <__ieee754_log+0x4c>
 800edb8:	152c      	asrs	r4, r5, #20
 800edba:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800edbe:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800edc2:	440c      	add	r4, r1
 800edc4:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 800edc8:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 800edcc:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 800edd0:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 800edd4:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 800edd8:	ea41 0305 	orr.w	r3, r1, r5
 800eddc:	4610      	mov	r0, r2
 800edde:	4619      	mov	r1, r3
 800ede0:	2200      	movs	r2, #0
 800ede2:	4bb4      	ldr	r3, [pc, #720]	@ (800f0b4 <__ieee754_log+0x35c>)
 800ede4:	f7f1 f9fc 	bl	80001e0 <__aeabi_dsub>
 800ede8:	1cab      	adds	r3, r5, #2
 800edea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800edee:	2b02      	cmp	r3, #2
 800edf0:	4682      	mov	sl, r0
 800edf2:	468b      	mov	fp, r1
 800edf4:	f04f 0200 	mov.w	r2, #0
 800edf8:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 800edfc:	dc53      	bgt.n	800eea6 <__ieee754_log+0x14e>
 800edfe:	2300      	movs	r3, #0
 800ee00:	f7f1 fe0e 	bl	8000a20 <__aeabi_dcmpeq>
 800ee04:	b1d0      	cbz	r0, 800ee3c <__ieee754_log+0xe4>
 800ee06:	2c00      	cmp	r4, #0
 800ee08:	f000 8120 	beq.w	800f04c <__ieee754_log+0x2f4>
 800ee0c:	4620      	mov	r0, r4
 800ee0e:	f7f1 fb35 	bl	800047c <__aeabi_i2d>
 800ee12:	a391      	add	r3, pc, #580	@ (adr r3, 800f058 <__ieee754_log+0x300>)
 800ee14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee18:	4606      	mov	r6, r0
 800ee1a:	460f      	mov	r7, r1
 800ee1c:	f7f1 fb98 	bl	8000550 <__aeabi_dmul>
 800ee20:	a38f      	add	r3, pc, #572	@ (adr r3, 800f060 <__ieee754_log+0x308>)
 800ee22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee26:	4604      	mov	r4, r0
 800ee28:	460d      	mov	r5, r1
 800ee2a:	4630      	mov	r0, r6
 800ee2c:	4639      	mov	r1, r7
 800ee2e:	f7f1 fb8f 	bl	8000550 <__aeabi_dmul>
 800ee32:	4602      	mov	r2, r0
 800ee34:	460b      	mov	r3, r1
 800ee36:	4620      	mov	r0, r4
 800ee38:	4629      	mov	r1, r5
 800ee3a:	e7b8      	b.n	800edae <__ieee754_log+0x56>
 800ee3c:	a38a      	add	r3, pc, #552	@ (adr r3, 800f068 <__ieee754_log+0x310>)
 800ee3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee42:	4650      	mov	r0, sl
 800ee44:	4659      	mov	r1, fp
 800ee46:	f7f1 fb83 	bl	8000550 <__aeabi_dmul>
 800ee4a:	4602      	mov	r2, r0
 800ee4c:	460b      	mov	r3, r1
 800ee4e:	2000      	movs	r0, #0
 800ee50:	4999      	ldr	r1, [pc, #612]	@ (800f0b8 <__ieee754_log+0x360>)
 800ee52:	f7f1 f9c5 	bl	80001e0 <__aeabi_dsub>
 800ee56:	4652      	mov	r2, sl
 800ee58:	4606      	mov	r6, r0
 800ee5a:	460f      	mov	r7, r1
 800ee5c:	465b      	mov	r3, fp
 800ee5e:	4650      	mov	r0, sl
 800ee60:	4659      	mov	r1, fp
 800ee62:	f7f1 fb75 	bl	8000550 <__aeabi_dmul>
 800ee66:	4602      	mov	r2, r0
 800ee68:	460b      	mov	r3, r1
 800ee6a:	4630      	mov	r0, r6
 800ee6c:	4639      	mov	r1, r7
 800ee6e:	f7f1 fb6f 	bl	8000550 <__aeabi_dmul>
 800ee72:	4606      	mov	r6, r0
 800ee74:	460f      	mov	r7, r1
 800ee76:	b914      	cbnz	r4, 800ee7e <__ieee754_log+0x126>
 800ee78:	4632      	mov	r2, r6
 800ee7a:	463b      	mov	r3, r7
 800ee7c:	e0a0      	b.n	800efc0 <__ieee754_log+0x268>
 800ee7e:	4620      	mov	r0, r4
 800ee80:	f7f1 fafc 	bl	800047c <__aeabi_i2d>
 800ee84:	a374      	add	r3, pc, #464	@ (adr r3, 800f058 <__ieee754_log+0x300>)
 800ee86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee8a:	4680      	mov	r8, r0
 800ee8c:	4689      	mov	r9, r1
 800ee8e:	f7f1 fb5f 	bl	8000550 <__aeabi_dmul>
 800ee92:	a373      	add	r3, pc, #460	@ (adr r3, 800f060 <__ieee754_log+0x308>)
 800ee94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee98:	4604      	mov	r4, r0
 800ee9a:	460d      	mov	r5, r1
 800ee9c:	4640      	mov	r0, r8
 800ee9e:	4649      	mov	r1, r9
 800eea0:	f7f1 fb56 	bl	8000550 <__aeabi_dmul>
 800eea4:	e0a5      	b.n	800eff2 <__ieee754_log+0x29a>
 800eea6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800eeaa:	f7f1 f99b 	bl	80001e4 <__adddf3>
 800eeae:	4602      	mov	r2, r0
 800eeb0:	460b      	mov	r3, r1
 800eeb2:	4650      	mov	r0, sl
 800eeb4:	4659      	mov	r1, fp
 800eeb6:	f7f1 fc75 	bl	80007a4 <__aeabi_ddiv>
 800eeba:	e9cd 0100 	strd	r0, r1, [sp]
 800eebe:	4620      	mov	r0, r4
 800eec0:	f7f1 fadc 	bl	800047c <__aeabi_i2d>
 800eec4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eec8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eecc:	4610      	mov	r0, r2
 800eece:	4619      	mov	r1, r3
 800eed0:	f7f1 fb3e 	bl	8000550 <__aeabi_dmul>
 800eed4:	4602      	mov	r2, r0
 800eed6:	460b      	mov	r3, r1
 800eed8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800eedc:	f7f1 fb38 	bl	8000550 <__aeabi_dmul>
 800eee0:	a363      	add	r3, pc, #396	@ (adr r3, 800f070 <__ieee754_log+0x318>)
 800eee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee6:	4680      	mov	r8, r0
 800eee8:	4689      	mov	r9, r1
 800eeea:	f7f1 fb31 	bl	8000550 <__aeabi_dmul>
 800eeee:	a362      	add	r3, pc, #392	@ (adr r3, 800f078 <__ieee754_log+0x320>)
 800eef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eef4:	f7f1 f976 	bl	80001e4 <__adddf3>
 800eef8:	4642      	mov	r2, r8
 800eefa:	464b      	mov	r3, r9
 800eefc:	f7f1 fb28 	bl	8000550 <__aeabi_dmul>
 800ef00:	a35f      	add	r3, pc, #380	@ (adr r3, 800f080 <__ieee754_log+0x328>)
 800ef02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef06:	f7f1 f96d 	bl	80001e4 <__adddf3>
 800ef0a:	4642      	mov	r2, r8
 800ef0c:	464b      	mov	r3, r9
 800ef0e:	f7f1 fb1f 	bl	8000550 <__aeabi_dmul>
 800ef12:	a35d      	add	r3, pc, #372	@ (adr r3, 800f088 <__ieee754_log+0x330>)
 800ef14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef18:	f7f1 f964 	bl	80001e4 <__adddf3>
 800ef1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef20:	f7f1 fb16 	bl	8000550 <__aeabi_dmul>
 800ef24:	a35a      	add	r3, pc, #360	@ (adr r3, 800f090 <__ieee754_log+0x338>)
 800ef26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ef2e:	4640      	mov	r0, r8
 800ef30:	4649      	mov	r1, r9
 800ef32:	f7f1 fb0d 	bl	8000550 <__aeabi_dmul>
 800ef36:	a358      	add	r3, pc, #352	@ (adr r3, 800f098 <__ieee754_log+0x340>)
 800ef38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef3c:	f7f1 f952 	bl	80001e4 <__adddf3>
 800ef40:	4642      	mov	r2, r8
 800ef42:	464b      	mov	r3, r9
 800ef44:	f7f1 fb04 	bl	8000550 <__aeabi_dmul>
 800ef48:	a355      	add	r3, pc, #340	@ (adr r3, 800f0a0 <__ieee754_log+0x348>)
 800ef4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef4e:	f7f1 f949 	bl	80001e4 <__adddf3>
 800ef52:	4642      	mov	r2, r8
 800ef54:	464b      	mov	r3, r9
 800ef56:	f7f1 fafb 	bl	8000550 <__aeabi_dmul>
 800ef5a:	4602      	mov	r2, r0
 800ef5c:	460b      	mov	r3, r1
 800ef5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef62:	f7f1 f93f 	bl	80001e4 <__adddf3>
 800ef66:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800ef6a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800ef6e:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800ef72:	3551      	adds	r5, #81	@ 0x51
 800ef74:	4335      	orrs	r5, r6
 800ef76:	2d00      	cmp	r5, #0
 800ef78:	4680      	mov	r8, r0
 800ef7a:	4689      	mov	r9, r1
 800ef7c:	dd48      	ble.n	800f010 <__ieee754_log+0x2b8>
 800ef7e:	2200      	movs	r2, #0
 800ef80:	4b4d      	ldr	r3, [pc, #308]	@ (800f0b8 <__ieee754_log+0x360>)
 800ef82:	4650      	mov	r0, sl
 800ef84:	4659      	mov	r1, fp
 800ef86:	f7f1 fae3 	bl	8000550 <__aeabi_dmul>
 800ef8a:	4652      	mov	r2, sl
 800ef8c:	465b      	mov	r3, fp
 800ef8e:	f7f1 fadf 	bl	8000550 <__aeabi_dmul>
 800ef92:	4602      	mov	r2, r0
 800ef94:	460b      	mov	r3, r1
 800ef96:	4606      	mov	r6, r0
 800ef98:	460f      	mov	r7, r1
 800ef9a:	4640      	mov	r0, r8
 800ef9c:	4649      	mov	r1, r9
 800ef9e:	f7f1 f921 	bl	80001e4 <__adddf3>
 800efa2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800efa6:	f7f1 fad3 	bl	8000550 <__aeabi_dmul>
 800efaa:	4680      	mov	r8, r0
 800efac:	4689      	mov	r9, r1
 800efae:	b964      	cbnz	r4, 800efca <__ieee754_log+0x272>
 800efb0:	4602      	mov	r2, r0
 800efb2:	460b      	mov	r3, r1
 800efb4:	4630      	mov	r0, r6
 800efb6:	4639      	mov	r1, r7
 800efb8:	f7f1 f912 	bl	80001e0 <__aeabi_dsub>
 800efbc:	4602      	mov	r2, r0
 800efbe:	460b      	mov	r3, r1
 800efc0:	4650      	mov	r0, sl
 800efc2:	4659      	mov	r1, fp
 800efc4:	f7f1 f90c 	bl	80001e0 <__aeabi_dsub>
 800efc8:	e6d9      	b.n	800ed7e <__ieee754_log+0x26>
 800efca:	a323      	add	r3, pc, #140	@ (adr r3, 800f058 <__ieee754_log+0x300>)
 800efcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800efd4:	f7f1 fabc 	bl	8000550 <__aeabi_dmul>
 800efd8:	a321      	add	r3, pc, #132	@ (adr r3, 800f060 <__ieee754_log+0x308>)
 800efda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efde:	4604      	mov	r4, r0
 800efe0:	460d      	mov	r5, r1
 800efe2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800efe6:	f7f1 fab3 	bl	8000550 <__aeabi_dmul>
 800efea:	4642      	mov	r2, r8
 800efec:	464b      	mov	r3, r9
 800efee:	f7f1 f8f9 	bl	80001e4 <__adddf3>
 800eff2:	4602      	mov	r2, r0
 800eff4:	460b      	mov	r3, r1
 800eff6:	4630      	mov	r0, r6
 800eff8:	4639      	mov	r1, r7
 800effa:	f7f1 f8f1 	bl	80001e0 <__aeabi_dsub>
 800effe:	4652      	mov	r2, sl
 800f000:	465b      	mov	r3, fp
 800f002:	f7f1 f8ed 	bl	80001e0 <__aeabi_dsub>
 800f006:	4602      	mov	r2, r0
 800f008:	460b      	mov	r3, r1
 800f00a:	4620      	mov	r0, r4
 800f00c:	4629      	mov	r1, r5
 800f00e:	e7d9      	b.n	800efc4 <__ieee754_log+0x26c>
 800f010:	4602      	mov	r2, r0
 800f012:	460b      	mov	r3, r1
 800f014:	4650      	mov	r0, sl
 800f016:	4659      	mov	r1, fp
 800f018:	f7f1 f8e2 	bl	80001e0 <__aeabi_dsub>
 800f01c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f020:	f7f1 fa96 	bl	8000550 <__aeabi_dmul>
 800f024:	4606      	mov	r6, r0
 800f026:	460f      	mov	r7, r1
 800f028:	2c00      	cmp	r4, #0
 800f02a:	f43f af25 	beq.w	800ee78 <__ieee754_log+0x120>
 800f02e:	a30a      	add	r3, pc, #40	@ (adr r3, 800f058 <__ieee754_log+0x300>)
 800f030:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f034:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f038:	f7f1 fa8a 	bl	8000550 <__aeabi_dmul>
 800f03c:	a308      	add	r3, pc, #32	@ (adr r3, 800f060 <__ieee754_log+0x308>)
 800f03e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f042:	4604      	mov	r4, r0
 800f044:	460d      	mov	r5, r1
 800f046:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f04a:	e729      	b.n	800eea0 <__ieee754_log+0x148>
 800f04c:	2000      	movs	r0, #0
 800f04e:	2100      	movs	r1, #0
 800f050:	e695      	b.n	800ed7e <__ieee754_log+0x26>
 800f052:	bf00      	nop
 800f054:	f3af 8000 	nop.w
 800f058:	fee00000 	.word	0xfee00000
 800f05c:	3fe62e42 	.word	0x3fe62e42
 800f060:	35793c76 	.word	0x35793c76
 800f064:	3dea39ef 	.word	0x3dea39ef
 800f068:	55555555 	.word	0x55555555
 800f06c:	3fd55555 	.word	0x3fd55555
 800f070:	df3e5244 	.word	0xdf3e5244
 800f074:	3fc2f112 	.word	0x3fc2f112
 800f078:	96cb03de 	.word	0x96cb03de
 800f07c:	3fc74664 	.word	0x3fc74664
 800f080:	94229359 	.word	0x94229359
 800f084:	3fd24924 	.word	0x3fd24924
 800f088:	55555593 	.word	0x55555593
 800f08c:	3fe55555 	.word	0x3fe55555
 800f090:	d078c69f 	.word	0xd078c69f
 800f094:	3fc39a09 	.word	0x3fc39a09
 800f098:	1d8e78af 	.word	0x1d8e78af
 800f09c:	3fcc71c5 	.word	0x3fcc71c5
 800f0a0:	9997fa04 	.word	0x9997fa04
 800f0a4:	3fd99999 	.word	0x3fd99999
 800f0a8:	c3500000 	.word	0xc3500000
 800f0ac:	43500000 	.word	0x43500000
 800f0b0:	7fefffff 	.word	0x7fefffff
 800f0b4:	3ff00000 	.word	0x3ff00000
 800f0b8:	3fe00000 	.word	0x3fe00000

0800f0bc <_init>:
 800f0bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0be:	bf00      	nop
 800f0c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0c2:	bc08      	pop	{r3}
 800f0c4:	469e      	mov	lr, r3
 800f0c6:	4770      	bx	lr

0800f0c8 <_fini>:
 800f0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0ca:	bf00      	nop
 800f0cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0ce:	bc08      	pop	{r3}
 800f0d0:	469e      	mov	lr, r3
 800f0d2:	4770      	bx	lr
