INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/AC_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/AC_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC_Design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/ADDER_AND_LOGIC_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_AND_LOGIC_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/AR_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/AR_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR_Design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/ASIGNMENTAT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASIGNMENTAT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/COMMON_BUS_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMMON_BUS_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/DR_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/DR_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR_Design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/HEAD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HEAD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/IR_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/IR_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_Design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/MULTIPLEXER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTIPLEXER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/PC_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/RAM_256_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_256_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/RAM_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/SEQ_COUNTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEQ_COUNTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sources_1/new/SEQ_COUNTER_CLR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEQ_COUNTER_CLR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/X/Desktop/FINALLLLLLLLLLLLLLL/MANOOOOOOOOOOOO/MANOOOOOOOOOOOO.srcs/sim_1/new/HEAD_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HEAD_TB
