vendor_name = ModelSim
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/AND_GATE.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/OR_GATE.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/OR_GATE.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/AND_GATE.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/XOR_GATE.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/XOR_GATE.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/MUX_GATES.bdf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/MUX_GATES.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/MUX2T1_8.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/MUX2T1_8.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/HALF_ADDER.bdf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/HALF_ADDER.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/FULL_ADDER_1.bdf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/ADDITION.bdf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/ADDITION.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/ADDITION_BUS.bdf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/ADDITION_BUS.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/ALU.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/ALU.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/SR_LATCH.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/SR_LATCH.vwf
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/D_LATCH.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/DFF_8.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/DFF_8.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Joel/Projects/Continued-Learning/Embedded-Electronics-Bootcamp/VHDL/db/GATES.cbx.xml
design_name = DFF_8
instance = comp, \Q[0]~output\, Q[0]~output, DFF_8, 1
instance = comp, \Q[1]~output\, Q[1]~output, DFF_8, 1
instance = comp, \Q[2]~output\, Q[2]~output, DFF_8, 1
instance = comp, \Q[3]~output\, Q[3]~output, DFF_8, 1
instance = comp, \Q[4]~output\, Q[4]~output, DFF_8, 1
instance = comp, \Q[5]~output\, Q[5]~output, DFF_8, 1
instance = comp, \Q[6]~output\, Q[6]~output, DFF_8, 1
instance = comp, \Q[7]~output\, Q[7]~output, DFF_8, 1
instance = comp, \CLK~input\, CLK~input, DFF_8, 1
instance = comp, \CLK~inputCLKENA0\, CLK~inputCLKENA0, DFF_8, 1
instance = comp, \D[0]~input\, D[0]~input, DFF_8, 1
instance = comp, \RST~input\, RST~input, DFF_8, 1
instance = comp, \Q[0]~reg0\, Q[0]~reg0, DFF_8, 1
instance = comp, \D[1]~input\, D[1]~input, DFF_8, 1
instance = comp, \Q[1]~reg0\, Q[1]~reg0, DFF_8, 1
instance = comp, \D[2]~input\, D[2]~input, DFF_8, 1
instance = comp, \Q[2]~reg0\, Q[2]~reg0, DFF_8, 1
instance = comp, \D[3]~input\, D[3]~input, DFF_8, 1
instance = comp, \Q[3]~reg0feeder\, Q[3]~reg0feeder, DFF_8, 1
instance = comp, \Q[3]~reg0\, Q[3]~reg0, DFF_8, 1
instance = comp, \D[4]~input\, D[4]~input, DFF_8, 1
instance = comp, \Q[4]~reg0\, Q[4]~reg0, DFF_8, 1
instance = comp, \D[5]~input\, D[5]~input, DFF_8, 1
instance = comp, \Q[5]~reg0feeder\, Q[5]~reg0feeder, DFF_8, 1
instance = comp, \Q[5]~reg0\, Q[5]~reg0, DFF_8, 1
instance = comp, \D[6]~input\, D[6]~input, DFF_8, 1
instance = comp, \Q[6]~reg0feeder\, Q[6]~reg0feeder, DFF_8, 1
instance = comp, \Q[6]~reg0\, Q[6]~reg0, DFF_8, 1
instance = comp, \D[7]~input\, D[7]~input, DFF_8, 1
instance = comp, \Q[7]~reg0\, Q[7]~reg0, DFF_8, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, DFF_8, 1
