# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap igloo C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/igloo 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:38:21 on Sep 07,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SPI_Master
# -- Compiling architecture RTL of SPI_Master
# End time: 15:38:21 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:38:21 on Sep 07,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SPI_Master_CS
# -- Compiling architecture RTL of SPI_Master_CS
# -- Loading entity SPI_Master
# End time: 15:38:21 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:38:21 on Sep 07,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO
# -- Compiling architecture DEF_ARCH of FIFO
# End time: 15:38:21 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:38:21 on Sep 07,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_RHD64.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Controller_RHD64
# -- Compiling architecture RTL of Controller_RHD64
# -- Loading entity FIFO
# End time: 15:38:21 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:38:21 on Sep 07,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Controller_tb
# -- Compiling architecture sim of Controller_tb
# -- Loading entity Controller_RHD64
# End time: 15:38:21 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L igloo -L presynth -t 1ps presynth.Controller_tb 
# Start time: 15:38:21 on Sep 07,2023
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading presynth.controller_tb(sim)
# Loading presynth.controller_rhd64(rtl)
# Loading presynth.spi_master_cs(rtl)
# Loading presynth.spi_master(rtl)
# Loading presynth.fifo(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading igloo.vtables
# Loading igloo.or2(vital_act)
# Loading igloo.nand2a(vital_act)
# Loading igloo.nand2(vital_act)
# Loading igloo.inv(vital_act)
# Loading igloo.and2(vital_act)
# Loading igloo.fifo4k18(vital_act)
# Loading igloo.gnd(vital_act)
# Loading igloo.vcc(vital_act)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: david  Hostname: DESKTOP-I7V5QPQ  ProcessID: 4532
#           Attempting to use alternate WLF file "./wlftnhhikk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnhhikk
# ** Note: Sent out 0xC1C2, Received 0xC1C2
#    Time: 4561770 ps  Iteration: 2  Instance: /controller_tb
# ** Note:  and 0xC1C2
#    Time: 4561770 ps  Iteration: 2  Instance: /controller_tb
# ** Note: Received 0x00000000
#    Time: 4645090 ps  Iteration: 0  Instance: /controller_tb
# ** Note: Sent out 0xADBC, Received 0xADBC
#    Time: 9019390 ps  Iteration: 2  Instance: /controller_tb
# ** Note:  and 0xADBC
#    Time: 9019390 ps  Iteration: 2  Instance: /controller_tb
# ** Note: Sent out 0xA1A2, Received 0xA1A2
#    Time: 13393690 ps  Iteration: 2  Instance: /controller_tb
# ** Note:  and 0xA1A2
#    Time: 13393690 ps  Iteration: 2  Instance: /controller_tb
# ** Note: Received 0xC1C2C1C2
#    Time: 13477010 ps  Iteration: 0  Instance: /controller_tb
# ** Note: Received 0xADBCADBC
#    Time: 13935270 ps  Iteration: 0  Instance: /controller_tb
# ** Failure: Test Complete
#    Time: 18935270 ps  Iteration: 0  Process: /controller_tb/Testing File: C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd
# Break in Process Testing at C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd line 137
# End time: 15:48:49 on Sep 07,2023, Elapsed time: 0:10:28
# Errors: 0, Warnings: 2
