// Seed: 1485260199
module module_0;
  id_2(
      .id_0(1), .id_1(id_3), .id_2(1'h0)
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output uwire id_3,
    output tri0  id_4,
    input  tri1  id_5,
    output tri0  id_6,
    input  uwire id_7
);
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
