// Seed: 2812167971
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output tri1 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri1 id_5
);
  assign id_3 = id_0;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4
);
  wire id_6;
  id_8(
      .id_0(id_6 < id_1), .id_1
  ); module_0(
      id_0, id_1, id_3, id_3, id_2, id_0
  );
  assign id_7 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_7 = id_2 >>> id_6 ? 1 < 1 : id_2 == 1'b0;
  wire id_12;
endmodule
