<stg><name>dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<19,9,5,3,0>,config8_mult></name>


<trans_list>

<trans id="198" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
entry:0 %br_ln135 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split.i_ifconv, i1 1, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
rewind_header:38 %w_index21 = phi i7 0, void %entry, i7 %w_index, void %MultLoop.split.i_ifconv, i7 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="w_index21"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %w8, i64 666, i64 38, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:1 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:2 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:3 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:4 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:5 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:7 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:9 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:10 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131 = load i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:11 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_262 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_262"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:12 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_263 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_263"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:13 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_264 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_264"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:14 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_265 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_265"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:15 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_266 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_266"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_267 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_267"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:17 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_268 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_268"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:18 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_269 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_269"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:19 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_270 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_270"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_271 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_271"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:21 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_272 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_272"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:22 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_273 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_273"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:23 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_274 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_274"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:24 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_275 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_275"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:25 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_276 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_276"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:26 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_277 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_277"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:27 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_278 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_278"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:28 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_279 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_279"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:29 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_280 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_280"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:30 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_281 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_281"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:31 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_282 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_282"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:32 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_283 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_283"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:33 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_284 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_284"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:34 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_285 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_285"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:35 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_286 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_286"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6">
<![CDATA[
rewind_init:36 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287 = load i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:37 %br_ln135 = br void %MultLoop.split.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="7">
<![CDATA[
MultLoop.split.i_ifconv:36 %zext_ln135 = zext i7 %w_index21

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
MultLoop.split.i_ifconv:41 %outidx_33_addr = getelementptr i1 %outidx_33, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="outidx_33_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="7">
<![CDATA[
MultLoop.split.i_ifconv:42 %out_index = load i7 %outidx_33_addr

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
MultLoop.split.i_ifconv:44 %w8_addr = getelementptr i17 %w8, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="w8_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="7">
<![CDATA[
MultLoop.split.i_ifconv:45 %w8_load = load i7 %w8_addr

]]></Node>
<StgValue><ssdm name="w8_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
MultLoop.split.i_ifconv:96 %w_index = add i7 %w_index21, i7 1

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
MultLoop.split.i_ifconv:97 %icmp_ln135 = icmp_eq  i7 %w_index21, i7 71

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:98 %br_ln135 = br i1 %icmp_ln135, void %rewind_header, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit:7 %br_ln0 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:1 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_288 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_288"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:2 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_289 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_289"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:3 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_290 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_290"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:4 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_291 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_291"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:5 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_292 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_292"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_293 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_293"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:7 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_294 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_294"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_295 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_295"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:9 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_296 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_296"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:10 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_297 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_297"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:11 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_298 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_298"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:12 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_299 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_299"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:13 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_300 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_300"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:14 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_301 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_301"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:15 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_302 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_302"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_303 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_303"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:17 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_304 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_304"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:18 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_305 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_305"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:19 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_306 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_306"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_307 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_307"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:21 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_308 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_308"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:22 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_309 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_309"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:23 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_310 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_310"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:24 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_311 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_311"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:25 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_312 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_312"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:26 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_313 = phi i6 0, void %entry, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_313"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:27 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:28 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:29 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:30 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:31 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:32 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:33 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:34 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:35 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:36 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_141 = phi i6 0, void %entry, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121, void %MultLoop.split.i_ifconv, i6 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_141"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:37 %in_index22 = phi i32 0, void %entry, i32 %in_index, void %MultLoop.split.i_ifconv, i32 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="in_index22"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0" op_4_bw="19" op_5_bw="0">
<![CDATA[
rewind_header:39 %acc20 = phi i19 0, void %entry, i19 %acc_16, void %MultLoop.split.i_ifconv, i19 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="acc20"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0" op_4_bw="19" op_5_bw="0">
<![CDATA[
rewind_header:40 %acc_718 = phi i19 0, void %entry, i19 %acc_17, void %MultLoop.split.i_ifconv, i19 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="acc_718"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0" op_4_bw="19" op_5_bw="0">
<![CDATA[
rewind_header:41 %acc_816 = phi i19 0, void %entry, i19 %acc_18, void %MultLoop.split.i_ifconv, i19 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="acc_816"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0" op_4_bw="19" op_5_bw="0">
<![CDATA[
rewind_header:42 %acc_914 = phi i19 0, void %entry, i19 %acc_19, void %MultLoop.split.i_ifconv, i19 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="acc_914"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0" op_4_bw="19" op_5_bw="0">
<![CDATA[
rewind_header:43 %acc_1012 = phi i19 0, void %entry, i19 %acc_20, void %MultLoop.split.i_ifconv, i19 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="acc_1012"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0" op_4_bw="19" op_5_bw="0">
<![CDATA[
rewind_header:44 %acc_1110 = phi i19 0, void %entry, i19 %acc_21, void %MultLoop.split.i_ifconv, i19 0, void %dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit

]]></Node>
<StgValue><ssdm name="acc_1110"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:45 %br_ln0 = br i1 %do_init, void %MultLoop.split.i_ifconv, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:0 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_288, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:1 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_286, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_289, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:2 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_285, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_290, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:3 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_284, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_291, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:4 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_283, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_292, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:5 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_282, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_293, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_281, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_294, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:7 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_280, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_295, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_279, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_296, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:9 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_278, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_297, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:10 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_277, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_298, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:11 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_276, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_299, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:12 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_275, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_300, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:13 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_274, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_301, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:14 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_273, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_302, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:15 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_272, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_303, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_271, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_304, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:17 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_270, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_305, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:18 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_269, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_306, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:19 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_268, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_307, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_267, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_308, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:21 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_266, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_309, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:22 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_265, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_310, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:23 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_264, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_311, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:24 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_263, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_312, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:25 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261 = phi i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_262, void %rewind_init, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_313, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:26 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_132, void %rewind_header

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:27 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_133, void %rewind_header

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:28 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_134, void %rewind_header

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:29 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_135, void %rewind_header

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:30 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_136, void %rewind_header

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:31 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_137, void %rewind_header

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:32 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_138, void %rewind_header

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:33 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_139, void %rewind_header

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:34 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_140, void %rewind_header

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:35 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121 = phi i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_122, void %rewind_init, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_141, void %rewind_header

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="32">
<![CDATA[
MultLoop.split.i_ifconv:37 %trunc_ln135 = trunc i32 %in_index22

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:38 %specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MultLoop.split.i_ifconv:39 %speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln110"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
MultLoop.split.i_ifconv:40 %specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="7">
<![CDATA[
MultLoop.split.i_ifconv:42 %out_index = load i7 %outidx_33_addr

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6" op_31_bw="6" op_32_bw="6" op_33_bw="6" op_34_bw="6" op_35_bw="6" op_36_bw="6" op_37_bw="6" op_38_bw="6" op_39_bw="6" op_40_bw="6" op_41_bw="6" op_42_bw="6" op_43_bw="6" op_44_bw="6" op_45_bw="6" op_46_bw="6" op_47_bw="6" op_48_bw="6" op_49_bw="6" op_50_bw="6" op_51_bw="6" op_52_bw="6" op_53_bw="6" op_54_bw="6" op_55_bw="6" op_56_bw="6" op_57_bw="6" op_58_bw="6" op_59_bw="6" op_60_bw="6" op_61_bw="6" op_62_bw="6" op_63_bw="6" op_64_bw="6" op_65_bw="6" op_66_bw="6" op_67_bw="6" op_68_bw="6" op_69_bw="6" op_70_bw="6" op_71_bw="6" op_72_bw="6" op_73_bw="6" op_74_bw="6">
<![CDATA[
MultLoop.split.i_ifconv:43 %a = sparsemux i6 @_ssdm_op_SparseMux.ap_auto.36i6.i6.i6, i6 0, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_121, i6 1, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120, i6 2, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119, i6 3, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118, i6 4, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117, i6 5, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116, i6 6, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115, i6 7, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114, i6 8, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113, i6 9, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112, i6 10, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261, i6 11, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260, i6 12, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259, i6 13, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258, i6 14, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257, i6 15, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256, i6 16, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255, i6 17, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254, i6 18, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253, i6 19, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252, i6 20, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251, i6 21, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250, i6 22, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249, i6 23, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248, i6 24, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247, i6 25, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246, i6 26, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245, i6 27, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244, i6 28, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243, i6 29, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242, i6 30, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241, i6 31, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240, i6 32, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239, i6 33, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238, i6 34, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237, i6 35, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236, i6 0, i6 %trunc_ln135

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="7">
<![CDATA[
MultLoop.split.i_ifconv:45 %w8_load = load i7 %w8_addr

]]></Node>
<StgValue><ssdm name="w8_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="17">
<![CDATA[
MultLoop.split.i_ifconv:46 %w = trunc i17 %w8_load

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="6">
<![CDATA[
MultLoop.split.i_ifconv:47 %zext_ln73 = zext i6 %a

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="6">
<![CDATA[
MultLoop.split.i_ifconv:48 %zext_ln73_11 = zext i6 %a

]]></Node>
<StgValue><ssdm name="zext_ln73_11"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="6">
<![CDATA[
MultLoop.split.i_ifconv:49 %sext_ln73 = sext i6 %w

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
MultLoop.split.i_ifconv:50 %mul_ln73 = mul i12 %sext_ln73, i12 %zext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:51 %select_ln144 = select i1 %out_index, i19 %acc_718, i19 %acc20

]]></Node>
<StgValue><ssdm name="select_ln144"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="20" op_0_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:52 %sext_ln144 = sext i19 %select_ln144

]]></Node>
<StgValue><ssdm name="sext_ln144"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="20" op_0_bw="12">
<![CDATA[
MultLoop.split.i_ifconv:53 %sext_ln144_2 = sext i12 %mul_ln73

]]></Node>
<StgValue><ssdm name="sext_ln144_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
MultLoop.split.i_ifconv:54 %add_ln144 = add i20 %sext_ln144, i20 %sext_ln144_2

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
MultLoop.split.i_ifconv:55 %icmp_ln144 = icmp_eq  i20 %add_ln144, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:56 %select_ln144_5 = select i1 %out_index, i19 0, i19 %acc_718

]]></Node>
<StgValue><ssdm name="select_ln144_5"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:57 %select_ln144_6 = select i1 %out_index, i19 %acc20, i19 0

]]></Node>
<StgValue><ssdm name="select_ln144_6"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:58 %acc_12 = select i1 %icmp_ln144, i19 %select_ln144_5, i19 %acc_718

]]></Node>
<StgValue><ssdm name="acc_12"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:59 %acc_11 = select i1 %icmp_ln144, i19 %select_ln144_6, i19 %acc20

]]></Node>
<StgValue><ssdm name="acc_11"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="19" op_0_bw="20">
<![CDATA[
MultLoop.split.i_ifconv:60 %trunc_ln144 = trunc i20 %add_ln144

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
MultLoop.split.i_ifconv:61 %w_12 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %w8_load, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="w_12"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="6">
<![CDATA[
MultLoop.split.i_ifconv:62 %sext_ln73_14 = sext i6 %w_12

]]></Node>
<StgValue><ssdm name="sext_ln73_14"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
MultLoop.split.i_ifconv:63 %mul_ln73_14 = mul i12 %sext_ln73_14, i12 %zext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73_14"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:64 %select_ln144_9 = select i1 %out_index, i19 %acc_914, i19 %acc_816

]]></Node>
<StgValue><ssdm name="select_ln144_9"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:65 %acc_17 = select i1 %out_index, i19 %trunc_ln144, i19 %acc_12

]]></Node>
<StgValue><ssdm name="acc_17"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:66 %acc_16 = select i1 %out_index, i19 %acc_11, i19 %trunc_ln144

]]></Node>
<StgValue><ssdm name="acc_16"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="20" op_0_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:67 %sext_ln144_3 = sext i19 %select_ln144_9

]]></Node>
<StgValue><ssdm name="sext_ln144_3"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="20" op_0_bw="12">
<![CDATA[
MultLoop.split.i_ifconv:68 %sext_ln144_4 = sext i12 %mul_ln73_14

]]></Node>
<StgValue><ssdm name="sext_ln144_4"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
MultLoop.split.i_ifconv:69 %add_ln144_1 = add i20 %sext_ln144_3, i20 %sext_ln144_4

]]></Node>
<StgValue><ssdm name="add_ln144_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
MultLoop.split.i_ifconv:70 %icmp_ln144_1 = icmp_eq  i20 %add_ln144_1, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:71 %select_ln144_12 = select i1 %out_index, i19 0, i19 %acc_914

]]></Node>
<StgValue><ssdm name="select_ln144_12"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:72 %select_ln144_13 = select i1 %out_index, i19 %acc_816, i19 0

]]></Node>
<StgValue><ssdm name="select_ln144_13"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:73 %acc_13 = select i1 %icmp_ln144_1, i19 %select_ln144_12, i19 %acc_914

]]></Node>
<StgValue><ssdm name="acc_13"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:74 %acc = select i1 %icmp_ln144_1, i19 %select_ln144_13, i19 %acc_816

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="19" op_0_bw="20">
<![CDATA[
MultLoop.split.i_ifconv:75 %trunc_ln144_1 = trunc i20 %add_ln144_1

]]></Node>
<StgValue><ssdm name="trunc_ln144_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
MultLoop.split.i_ifconv:76 %tmp = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %w8_load, i32 12, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="5">
<![CDATA[
MultLoop.split.i_ifconv:77 %sext_ln73_15 = sext i5 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln73_15"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
MultLoop.split.i_ifconv:78 %mul_ln73_15 = mul i11 %zext_ln73_11, i11 %sext_ln73_15

]]></Node>
<StgValue><ssdm name="mul_ln73_15"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:79 %select_ln144_14 = select i1 %out_index, i19 %acc_1110, i19 %acc_1012

]]></Node>
<StgValue><ssdm name="select_ln144_14"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:80 %acc_19 = select i1 %out_index, i19 %trunc_ln144_1, i19 %acc_13

]]></Node>
<StgValue><ssdm name="acc_19"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:81 %acc_18 = select i1 %out_index, i19 %acc, i19 %trunc_ln144_1

]]></Node>
<StgValue><ssdm name="acc_18"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="20" op_0_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:82 %sext_ln144_5 = sext i19 %select_ln144_14

]]></Node>
<StgValue><ssdm name="sext_ln144_5"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="20" op_0_bw="11">
<![CDATA[
MultLoop.split.i_ifconv:83 %sext_ln144_6 = sext i11 %mul_ln73_15

]]></Node>
<StgValue><ssdm name="sext_ln144_6"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
MultLoop.split.i_ifconv:84 %add_ln144_2 = add i20 %sext_ln144_5, i20 %sext_ln144_6

]]></Node>
<StgValue><ssdm name="add_ln144_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
MultLoop.split.i_ifconv:85 %icmp_ln144_2 = icmp_eq  i20 %add_ln144_2, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_2"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:86 %select_ln144_17 = select i1 %out_index, i19 0, i19 %acc_1110

]]></Node>
<StgValue><ssdm name="select_ln144_17"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:87 %select_ln144_18 = select i1 %out_index, i19 %acc_1012, i19 0

]]></Node>
<StgValue><ssdm name="select_ln144_18"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:88 %acc_15 = select i1 %icmp_ln144_2, i19 %select_ln144_17, i19 %acc_1110

]]></Node>
<StgValue><ssdm name="acc_15"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:89 %acc_14 = select i1 %icmp_ln144_2, i19 %select_ln144_18, i19 %acc_1012

]]></Node>
<StgValue><ssdm name="acc_14"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="19" op_0_bw="20">
<![CDATA[
MultLoop.split.i_ifconv:90 %trunc_ln144_2 = trunc i20 %add_ln144_2

]]></Node>
<StgValue><ssdm name="trunc_ln144_2"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:91 %acc_21 = select i1 %out_index, i19 %trunc_ln144_2, i19 %acc_15

]]></Node>
<StgValue><ssdm name="acc_21"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
MultLoop.split.i_ifconv:92 %acc_20 = select i1 %out_index, i19 %acc_14, i19 %trunc_ln144_2

]]></Node>
<StgValue><ssdm name="acc_20"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
MultLoop.split.i_ifconv:93 %in_index_2 = add i32 %in_index22, i32 1

]]></Node>
<StgValue><ssdm name="in_index_2"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
MultLoop.split.i_ifconv:94 %icmp_ln154 = icmp_sgt  i32 %in_index_2, i32 35

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
MultLoop.split.i_ifconv:95 %in_index = select i1 %icmp_ln154, i32 0, i32 %in_index_2

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="114" op_0_bw="114" op_1_bw="19">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit:0 %mrv_i = insertvalue i114 <undef>, i19 %acc_16

]]></Node>
<StgValue><ssdm name="mrv_i"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="114" op_0_bw="114" op_1_bw="19">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit:1 %mrv_1_i = insertvalue i114 %mrv_i, i19 %acc_17

]]></Node>
<StgValue><ssdm name="mrv_1_i"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="114" op_0_bw="114" op_1_bw="19">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit:2 %mrv_2_i = insertvalue i114 %mrv_1_i, i19 %acc_18

]]></Node>
<StgValue><ssdm name="mrv_2_i"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="114" op_0_bw="114" op_1_bw="19">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit:3 %mrv_3_i = insertvalue i114 %mrv_2_i, i19 %acc_19

]]></Node>
<StgValue><ssdm name="mrv_3_i"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="114" op_0_bw="114" op_1_bw="19">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit:4 %mrv_4_i = insertvalue i114 %mrv_3_i, i19 %acc_20

]]></Node>
<StgValue><ssdm name="mrv_4_i"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="114" op_0_bw="114" op_1_bw="19">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit:5 %mrv_5_i = insertvalue i114 %mrv_4_i, i19 %acc_21

]]></Node>
<StgValue><ssdm name="mrv_5_i"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="114">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config8_mult>.exit:6 %return_ln166 = return void @_ssdm_op_Return, i114 %mrv_5_i

]]></Node>
<StgValue><ssdm name="return_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
