% $Id: 20041108.tex 353 2004-11-12 00:21:25Z conall $

\documentclass[a4paper,12pt]{article}
\usepackage{amssymb}
\usepackage{pstricks}
\usepackage{ulem}
\usepackage[all]{xy}
\usepackage[gate,ic,box,basic]{circ}

\setlength{\parindent}{0mm}
\setlength{\parskip}{7.5mm}

\begin{document}

\title{Course 3BA4: Computer Architecture II - VLSI Design \\ Lecture Notes \\ $14^{th}$ February 2005}

\maketitle

\begin{figure}[ht]

\input 20050214-CMOS-net1

\end{figure}

\begin{figure}[ht]

\xy<1cm,0cm>:
(0,0)     ; (7,0) **\dir{-} ,
(0.5,0)   ; (0.5,-1) **\dir{-} ;
(0.5,-1)  ; (2.5,-1) **\dir{-} ;
(2.5,-1)  ; (2.5,1.5) **\dir{-} ;
(2.5,1.5) ; (4.5,1.5) **\dir{-} ;
(4.5,1.5) ; (4.5,-1) **\dir{-} ;
(4.5,-1)  ; (6.5,-1) **\dir{-} ;
(6.5,-1)  ; (6.5,0) **\dir{-} ,
%
(2.5,0.75) ; (4.5,0.75) **\dir{-} ,
%
\POS (1.5,-0.5) *+!{p+} ,
\POS (3.5,-0.5) *+!{n} ,
\POS (5.5,-0.5) *+!{p+} ,
\POS (3.5,1)    *+!{Gate} ,
\POS (3.5,0.25) *+!{Oxide}
\endxy

\caption{$PMOS$ (Early Chip)}

\end{figure}


\begin{figure}[ht]

\xy<1cm,0cm>:
(0,0)     ; (7,0) **\dir{-} ,
(0.5,0)   ; (0.5,-1) **\dir{-} ;
(0.5,-1)  ; (2.5,-1) **\dir{-} ;
(2.5,-1)  ; (2.5,1.5) **\dir{-} ;
(2.5,1.5) ; (4.5,1.5) **\dir{-} ;
(4.5,1.5) ; (4.5,-1) **\dir{-} ;
(4.5,-1)  ; (6.5,-1) **\dir{-} ;
(6.5,-1)  ; (6.5,0) **\dir{-} ,
%
(2.5,0.75) ; (4.5,0.75) **\dir{-} ,
%
\POS (1.5,-0.5) *+!{n+} ,
\POS (3.5,-0.5) *+!{p} ,
\POS (5.5,-0.5) *+!{n+} ,
\POS (3.5,1)    *+!{Gate} ,
\POS (3.5,0.25) *+!{Oxide}
\endxy

\caption{$NMOS$ ($~$ $80s$)}

\end{figure}

\begin{figure}[ht]

\begin{tabular}{lll}
\input 20050214-CMOS-net2	&	&	\input 20050214-CMOS-net3	\\
\multicolumn{3}{}{ \input 20050214-XYPic-Gate1 } \\
\end{tabular}

\end{figure}

$N-Well$ - Standard technology in the $90$s.

Not to good in the $00$s (sub micron) - Can't get decent speed/devices
too far apart.

New approach - Shallow Trench Isolation (STI)

Silicon Dioxide insulation between $N-Wells$ and $P-Wells$

\begin{figure}[ht]

\xy<1cm,0cm>:
% Horizontal
(0,0) ; (5,0) **\dir{-} ,
% Curve
(1.5,0) ; (3,0) **\crv{(0.5,-3)&(4.5,-3)} ,
% Labels
\POS (0.5,-0.5) *+!{p++} ,
\POS (0.75,-1.5) *+!{p+} ,
\POS (1,-2.5) *+!{p} ,
\POS (1.25,-3) *+!{p-} ,
\POS (2.5,-3.5) *+!{Neutral} ,
\POS (3.25,-3) *+!{n-} ,
\POS (3.5,-2.5) *+!{n} ,
\POS (3.75,-1.5) *+!{n+} ,
\POS (4,-0.5) *+!{n++} ,
\POS (2.5,-1.25) *+!{SiO_{2}} ,
\endxy

\end{figure}

\begin{figure}[ht]

% Incomplete

\xy<1cm,0cm>:
(0,0) ; (5,-3) *\frm{-} ,
(2,1) ; (3,-4) *\frm{-}
\endxy

\end{figure}

\begin{figure}[ht]

% Incomplete

\xy<1cm,0cm>:
(0,0) ; (2,4) *\frm{-} ,
(4,0) ; (4,4) *\frm{-} ,
(1,1) ; (3,3) *\frm{-} ,
(1.25,1.25) ; (2.75,2.75) *\frm{-} ,
\endxy

\end{figure}

Polysilicon - polycrystalline silicon

\begin{figure}[ht]

% Incomplete

\xy<1cm,0cm>:
(0,0) ; (5,-3) *\frm{-} ,
(2,1) ; (3,-4) *\frm{-}
\endxy

\caption{Self Aligning Polisilicon Gate}

\end{figure}


\end{document}
