[2025-09-18 07:39:13] START suite=qualcomm_srv trace=srv122_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv122_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2601295 heartbeat IPC: 3.844 cumulative IPC: 3.844 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5052626 heartbeat IPC: 4.079 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5052626 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5052626 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14088770 heartbeat IPC: 1.107 cumulative IPC: 1.107 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23077148 heartbeat IPC: 1.113 cumulative IPC: 1.11 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 32199243 heartbeat IPC: 1.096 cumulative IPC: 1.105 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 41242751 heartbeat IPC: 1.106 cumulative IPC: 1.105 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 50373402 heartbeat IPC: 1.095 cumulative IPC: 1.103 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 59384622 heartbeat IPC: 1.11 cumulative IPC: 1.104 (Simulation time: 00 hr 08 min 14 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 68342427 heartbeat IPC: 1.116 cumulative IPC: 1.106 (Simulation time: 00 hr 09 min 19 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 77371761 heartbeat IPC: 1.108 cumulative IPC: 1.106 (Simulation time: 00 hr 10 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv122_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000023 cycles: 86395375 heartbeat IPC: 1.108 cumulative IPC: 1.106 (Simulation time: 00 hr 11 min 31 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90345136 cumulative IPC: 1.107 (Simulation time: 00 hr 12 min 35 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90345136 cumulative IPC: 1.107 (Simulation time: 00 hr 12 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv122_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.107 instructions: 100000000 cycles: 90345136
CPU 0 Branch Prediction Accuracy: 91.02% MPKI: 15.82 Average ROB Occupancy at Mispredict: 26.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3703
BRANCH_INDIRECT: 0.4159
BRANCH_CONDITIONAL: 12.92
BRANCH_DIRECT_CALL: 0.9028
BRANCH_INDIRECT_CALL: 0.6007
BRANCH_RETURN: 0.6106


====Backend Stall Breakdown====
ROB_STALL: 33598
LQ_STALL: 0
SQ_STALL: 499477


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 95.175
REPLAY_LOAD: 46.017857
NON_REPLAY_LOAD: 10.527659

== Total ==
ADDR_TRANS: 3807
REPLAY_LOAD: 2577
NON_REPLAY_LOAD: 27214

== Counts ==
ADDR_TRANS: 40
REPLAY_LOAD: 56
NON_REPLAY_LOAD: 2585

cpu0->cpu0_STLB TOTAL        ACCESS:    1868248 HIT:    1864360 MISS:       3888 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1868248 HIT:    1864360 MISS:       3888 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 244.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8646222 HIT:    7520324 MISS:    1125898 MSHR_MERGE:      53130
cpu0->cpu0_L2C LOAD         ACCESS:    6803104 HIT:    5914736 MISS:     888368 MSHR_MERGE:       5715
cpu0->cpu0_L2C RFO          ACCESS:     555464 HIT:     423961 MISS:     131503 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     278621 HIT:     192392 MISS:      86229 MSHR_MERGE:      47415
cpu0->cpu0_L2C WRITE        ACCESS:    1001972 HIT:     988742 MISS:      13230 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7061 HIT:        493 MISS:       6568 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     211700 ISSUED:     186101 USEFUL:       8151 USELESS:       9377
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.15 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15020968 HIT:    8010424 MISS:    7010544 MSHR_MERGE:    1667525
cpu0->cpu0_L1I LOAD         ACCESS:   15020968 HIT:    8010424 MISS:    7010544 MSHR_MERGE:    1667525
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30868728 HIT:   27176800 MISS:    3691928 MSHR_MERGE:    1567726
cpu0->cpu0_L1D LOAD         ACCESS:   17050427 HIT:   15202783 MISS:    1847644 MSHR_MERGE:     387558
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     478144 HIT:     297379 MISS:     180765 MSHR_MERGE:      79179
cpu0->cpu0_L1D WRITE        ACCESS:   13332292 HIT:   11675916 MISS:    1656376 MSHR_MERGE:    1100907
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7865 HIT:        722 MISS:       7143 MSHR_MERGE:         82
cpu0->cpu0_L1D PREFETCH REQUESTED:     640679 ISSUED:     478144 USEFUL:      23161 USELESS:      46003
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.45 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12460742 HIT:   10539514 MISS:    1921228 MSHR_MERGE:     964089
cpu0->cpu0_ITLB LOAD         ACCESS:   12460742 HIT:   10539514 MISS:    1921228 MSHR_MERGE:     964089
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.07 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28813742 HIT:   27591850 MISS:    1221892 MSHR_MERGE:     310783
cpu0->cpu0_DTLB LOAD         ACCESS:   28813742 HIT:   27591850 MISS:    1221892 MSHR_MERGE:     310783
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.972 cycles
cpu0->LLC TOTAL        ACCESS:    1273580 HIT:    1219310 MISS:      54270 MSHR_MERGE:       1470
cpu0->LLC LOAD         ACCESS:     882653 HIT:     865917 MISS:      16736 MSHR_MERGE:        133
cpu0->LLC RFO          ACCESS:     131503 HIT:     108893 MISS:      22610 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      38814 HIT:      27861 MISS:      10953 MSHR_MERGE:       1337
cpu0->LLC WRITE        ACCESS:     214042 HIT:     213876 MISS:        166 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6568 HIT:       2763 MISS:       3805 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2711
  ROW_BUFFER_MISS:      49923
  AVG DBUS CONGESTED CYCLE: 3.401
Channel 0 WQ ROW_BUFFER_HIT:        659
  ROW_BUFFER_MISS:      18235
  FULL:          0
Channel 0 REFRESHES ISSUED:       7528

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       507645       434675        87590         2181
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           77          391          223
  STLB miss resolved @ L2C                0           85           76          275           75
  STLB miss resolved @ LLC                0          119          207         1432          578
  STLB miss resolved @ MEM                0            0          272         2202         2096

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             166060        46992      1268510       143872          263
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           62           75           17
  STLB miss resolved @ L2C                0           22           73           22            6
  STLB miss resolved @ LLC                0           71          216          326           45
  STLB miss resolved @ MEM                0            0           63          163           71
[2025-09-18 07:51:49] END   suite=qualcomm_srv trace=srv122_ap (rc=0)
