Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 27 14:36:54 2023
| Host         : woosh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    12          
TIMING-18  Warning           Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (336)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (336)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.539        0.000                      0                   59        0.218        0.000                      0                   59        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.539        0.000                      0                   59        0.218        0.000                      0                   59        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 1.048ns (17.868%)  route 4.817ns (82.132%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.968     6.511    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.635 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     7.042    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.599    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.273    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.397 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.105    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.201 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.752    10.952    T1/SR[0]
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    T1/clock_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.429    14.491    T1/state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 1.048ns (17.868%)  route 4.817ns (82.132%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.968     6.511    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.635 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     7.042    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.599    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.273    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.397 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.105    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.201 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.752    10.952    T1/SR[0]
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    T1/clock_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.429    14.491    T1/state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 1.048ns (17.868%)  route 4.817ns (82.132%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.968     6.511    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.635 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     7.042    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.599    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.273    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.397 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.105    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.201 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.752    10.952    T1/SR[0]
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    T1/clock_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  T1/state_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y53         FDRE (Setup_fdre_C_R)       -0.429    14.491    T1/state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 1.048ns (17.865%)  route 4.818ns (82.135%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.968     6.511    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.635 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     7.042    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.599    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.273    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.397 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.105    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.201 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.953    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[13]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[13]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 1.048ns (17.865%)  route 4.818ns (82.135%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.968     6.511    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.635 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     7.042    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.599    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.273    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.397 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.105    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.201 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.953    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[14]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[14]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 1.048ns (17.865%)  route 4.818ns (82.135%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.968     6.511    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.635 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     7.042    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.599    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.273    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.397 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.105    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.201 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.953    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[15]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 1.048ns (17.865%)  route 4.818ns (82.135%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.968     6.511    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.635 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     7.042    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.599    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.273    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.397 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.105    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.201 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.953    T1/SR[0]
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[16]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 1.048ns (17.865%)  route 4.818ns (82.135%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.968     6.511    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.635 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     7.042    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.599    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.273    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.397 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.105    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.201 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.953    T1/SR[0]
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[17]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[17]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 1.048ns (17.865%)  route 4.818ns (82.135%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.968     6.511    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.635 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     7.042    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.599    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.273    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.397 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.105    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.201 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.953    T1/SR[0]
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[18]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[18]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 T1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 1.048ns (17.865%)  route 4.818ns (82.135%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  T1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  T1/state_reg[3]/Q
                         net (fo=2, routed)           0.968     6.511    T1/state_reg_n_1_[3]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.635 f  T1/n_0_1_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.407     7.042    T1/n_0_1_BUFG_inst_i_7_n_1
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.166 f  T1/n_0_1_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.433     7.599    T1/n_0_1_BUFG_inst_i_6_n_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  T1/n_0_1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.551     8.273    T1/n_0_1_BUFG_inst_i_3_n_1
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.397 r  T1/n_0_1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.707     9.105    n_0_1_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.201 r  n_0_1_BUFG_inst/O
                         net (fo=40, routed)          1.753    10.953    T1/SR[0]
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[19]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    T1/state_reg[19]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  3.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 T1/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.394ns (66.808%)  route 0.196ns (33.192%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[8]/Q
                         net (fo=2, routed)           0.195     1.783    T1/state_reg_n_1_[8]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  T1/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    T1/state0_carry__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.983    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  T1/state0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.037    T1/state0_carry__2_n_8
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 T1/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.405ns (67.416%)  route 0.196ns (32.584%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[8]/Q
                         net (fo=2, routed)           0.195     1.783    T1/state_reg_n_1_[8]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  T1/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    T1/state0_carry__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.983    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  T1/state0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.048    T1/state0_carry__2_n_6
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 T1/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.430ns (68.718%)  route 0.196ns (31.282%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[8]/Q
                         net (fo=2, routed)           0.195     1.783    T1/state_reg_n_1_[8]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  T1/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    T1/state0_carry__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.983    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.073 r  T1/state0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.073    T1/state0_carry__2_n_7
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 T1/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.430ns (68.718%)  route 0.196ns (31.282%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[8]/Q
                         net (fo=2, routed)           0.195     1.783    T1/state_reg_n_1_[8]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  T1/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    T1/state0_carry__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.983    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.073 r  T1/state0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.073    T1/state0_carry__2_n_5
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 T1/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.433ns (68.867%)  route 0.196ns (31.133%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[8]/Q
                         net (fo=2, routed)           0.195     1.783    T1/state_reg_n_1_[8]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  T1/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    T1/state0_carry__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.983    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.022 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.022    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.076 r  T1/state0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.076    T1/state0_carry__3_n_8
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 T1/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.444ns (69.402%)  route 0.196ns (30.598%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[8]/Q
                         net (fo=2, routed)           0.195     1.783    T1/state_reg_n_1_[8]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  T1/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    T1/state0_carry__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.983    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.022 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.022    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.087 r  T1/state0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.087    T1/state0_carry__3_n_6
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 T1/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.469ns (70.553%)  route 0.196ns (29.447%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[8]/Q
                         net (fo=2, routed)           0.195     1.783    T1/state_reg_n_1_[8]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  T1/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    T1/state0_carry__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.983    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.022 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.022    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.112 r  T1/state0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.112    T1/state0_carry__3_n_7
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 T1/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.469ns (70.553%)  route 0.196ns (29.447%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[8]/Q
                         net (fo=2, routed)           0.195     1.783    T1/state_reg_n_1_[8]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  T1/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    T1/state0_carry__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.983    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.022 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.022    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.112 r  T1/state0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.112    T1/state0_carry__3_n_5
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  T1/state_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 T1/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.472ns (70.685%)  route 0.196ns (29.315%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[8]/Q
                         net (fo=2, routed)           0.195     1.783    T1/state_reg_n_1_[8]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  T1/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    T1/state0_carry__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.983    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.022 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.022    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.061 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.061    T1/state0_carry__3_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.115 r  T1/state0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.115    T1/state0_carry__4_n_8
    SLICE_X36Y52         FDRE                                         r  T1/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  T1/state_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 T1/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.483ns (71.160%)  route 0.196ns (28.840%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/state_reg[8]/Q
                         net (fo=2, routed)           0.195     1.783    T1/state_reg_n_1_[8]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  T1/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    T1/state0_carry__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  T1/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.983    T1/state0_carry__1_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.022 r  T1/state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.022    T1/state0_carry__2_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.061 r  T1/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.061    T1/state0_carry__3_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.126 r  T1/state0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.126    T1/state0_carry__4_n_6
    SLICE_X36Y52         FDRE                                         r  T1/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    T1/clock_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  T1/state_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    T1/state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   T1/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   T1/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   T1/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   T1/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   T1/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   T1/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   T1/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   T1/state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y51   T1/state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   T1/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   T1/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   T1/state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   T1/state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   T1/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   T1/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   T1/state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   T1/state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   T1/state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.154ns  (logic 4.810ns (47.376%)  route 5.343ns (52.624%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=11, routed)          1.077     1.496    T1/third_reg_n_1_[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.327     1.823 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.822     2.645    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.352     2.997 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.444     6.441    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    10.154 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.154    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.153ns  (logic 4.603ns (45.340%)  route 5.550ns (54.660%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=11, routed)          1.077     1.496    T1/third_reg_n_1_[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.327     1.823 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.846     2.669    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.326     2.995 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.627     6.622    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.153 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.153    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 4.836ns (48.377%)  route 5.160ns (51.623%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=11, routed)          1.077     1.496    T1/third_reg_n_1_[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.327     1.823 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833     2.656    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.352     3.008 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.250     6.258    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738     9.996 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.996    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.930ns  (logic 4.824ns (48.577%)  route 5.107ns (51.423%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=11, routed)          1.077     1.496    T1/third_reg_n_1_[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.327     1.823 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.626     2.449    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.355     2.804 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.404     6.208    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723     9.930 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.930    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.721ns  (logic 4.601ns (47.334%)  route 5.119ns (52.666%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=11, routed)          1.077     1.496    T1/third_reg_n_1_[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.327     1.823 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.822     2.645    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.326     2.971 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.220     6.191    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.721 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.721    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.716ns  (logic 4.583ns (47.165%)  route 5.134ns (52.835%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=11, routed)          1.077     1.496    T1/third_reg_n_1_[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.327     1.823 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833     2.656    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.326     2.982 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.223     6.206    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.716 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.716    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.561ns  (logic 4.607ns (48.187%)  route 4.954ns (51.813%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=11, routed)          1.077     1.496    T1/third_reg_n_1_[2]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.327     1.823 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.626     2.449    T1/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.326     2.775 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.251     6.026    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.561 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.561    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.131ns  (logic 1.415ns (27.579%)  route 3.716ns (72.421%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE                         0.000     0.000 r  T1/second_reg[3]/C
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  T1/second_reg[3]/Q
                         net (fo=10, routed)          1.197     1.653    T1/second[3]
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.154     1.807 r  T1/second[3]_i_7/O
                         net (fo=1, routed)           0.810     2.617    T1/tffu/second_reg[3]_1
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.327     2.944 r  T1/tffu/second[3]_i_2/O
                         net (fo=5, routed)           0.851     3.795    T1/tffu/second[3]_i_2_n_1
    SLICE_X40Y50         LUT5 (Prop_lut5_I4_O)        0.152     3.947 r  T1/tffu/second[0]_i_3/O
                         net (fo=1, routed)           0.858     4.805    T1/tffu/second[0]_i_3_n_1
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.326     5.131 r  T1/tffu/second[0]_i_1/O
                         net (fo=1, routed)           0.000     5.131    T1/second__0[0]
    SLICE_X41Y50         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.964ns  (logic 1.118ns (22.523%)  route 3.846ns (77.477%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=11, routed)          1.106     1.525    T1/third_reg_n_1_[2]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.299     1.824 f  T1/second[1]_i_7/O
                         net (fo=2, routed)           0.995     2.819    T1/tffd/second_reg[0]_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     2.943 r  T1/tffd/second[1]_i_3/O
                         net (fo=4, routed)           0.906     3.849    T1/tffu/second_reg[0]_2
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.973 r  T1/tffu/first[3]_i_5/O
                         net (fo=6, routed)           0.839     4.812    T1/tffu/first[3]_i_5_n_1
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.152     4.964 r  T1/tffu/third[2]_i_1/O
                         net (fo=1, routed)           0.000     4.964    T1/third[2]
    SLICE_X41Y51         FDRE                                         r  T1/third_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.949ns  (logic 1.090ns (22.025%)  route 3.859ns (77.975%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[2]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/third_reg[2]/Q
                         net (fo=11, routed)          1.106     1.525    T1/third_reg_n_1_[2]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.299     1.824 f  T1/second[1]_i_7/O
                         net (fo=2, routed)           0.995     2.819    T1/tffd/second_reg[0]_1
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     2.943 r  T1/tffd/second[1]_i_3/O
                         net (fo=4, routed)           0.906     3.849    T1/tffu/second_reg[0]_2
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.973 r  T1/tffu/first[3]_i_5/O
                         net (fo=6, routed)           0.852     4.825    T1/tffu/first[3]_i_5_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.949 r  T1/tffu/third[3]_i_1/O
                         net (fo=1, routed)           0.000     4.949    T1/third[3]
    SLICE_X39Y50         FDRE                                         r  T1/third_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/first_reg[0]/Q
                         net (fo=13, routed)          0.123     0.264    T1/tffd/Q[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.309 r  T1/tffd/first[1]_i_1/O
                         net (fo=1, routed)           0.000     0.309    T1/first_0[1]
    SLICE_X38Y50         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.231ns (42.120%)  route 0.317ns (57.880%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/first_reg[0]/Q
                         net (fo=13, routed)          0.198     0.339    T1/tffd/Q[0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.384 r  T1/tffd/first[3]_i_7/O
                         net (fo=2, routed)           0.120     0.503    T1/tffu/first_reg[2]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.548 r  T1/tffu/first[3]_i_1/O
                         net (fo=1, routed)           0.000     0.548    T1/first_0[3]
    SLICE_X39Y51         FDRE                                         r  T1/first_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.231ns (41.856%)  route 0.321ns (58.144%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[0]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[0]/Q
                         net (fo=11, routed)          0.182     0.323    T1/tffu/Q[0]
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.045     0.368 r  T1/tffu/third[1]_i_3/O
                         net (fo=1, routed)           0.139     0.507    T1/tffu/third[1]_i_3_n_1
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.045     0.552 r  T1/tffu/third[1]_i_1/O
                         net (fo=1, routed)           0.000     0.552    T1/third[1]
    SLICE_X41Y51         FDRE                                         r  T1/third_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.231ns (37.823%)  route 0.380ns (62.177%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[0]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[0]/Q
                         net (fo=11, routed)          0.179     0.320    T1/tffu/Q[0]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  T1/tffu/first[3]_i_2/O
                         net (fo=7, routed)           0.201     0.566    T1/tffu/first[3]_i_2_n_1
    SLICE_X41Y51         LUT5 (Prop_lut5_I1_O)        0.045     0.611 r  T1/tffu/third[0]_i_1/O
                         net (fo=1, routed)           0.000     0.611    T1/third[0]
    SLICE_X41Y51         FDRE                                         r  T1/third_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.234ns (38.127%)  route 0.380ns (61.873%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[0]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[0]/Q
                         net (fo=11, routed)          0.179     0.320    T1/tffu/Q[0]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  T1/tffu/first[3]_i_2/O
                         net (fo=7, routed)           0.201     0.566    T1/tffu/first[3]_i_2_n_1
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.048     0.614 r  T1/tffu/third[2]_i_1/O
                         net (fo=1, routed)           0.000     0.614    T1/third[2]
    SLICE_X41Y51         FDRE                                         r  T1/third_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.231ns (36.040%)  route 0.410ns (63.960%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE                         0.000     0.000 r  T1/second_reg[2]/C
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/second_reg[2]/Q
                         net (fo=11, routed)          0.233     0.374    T1/tffu/first[3]_i_2_0[2]
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.419 r  T1/tffu/second[3]_i_2/O
                         net (fo=5, routed)           0.177     0.596    T1/tffu/second[3]_i_2_n_1
    SLICE_X41Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.641 r  T1/tffu/second[3]_i_1/O
                         net (fo=1, routed)           0.000     0.641    T1/second__0[3]
    SLICE_X41Y50         FDRE                                         r  T1/second_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.276ns (43.023%)  route 0.366ns (56.977%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE                         0.000     0.000 r  T1/second_reg[3]/C
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/second_reg[3]/Q
                         net (fo=10, routed)          0.160     0.301    T1/tffd/second[3]_i_3[3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.346 r  T1/tffd/first[3]_i_13/O
                         net (fo=1, routed)           0.059     0.405    T1/tffu/first_reg[3]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.450 r  T1/tffu/first[3]_i_5/O
                         net (fo=6, routed)           0.146     0.597    T1/tffu/first[3]_i_5_n_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.642 r  T1/tffu/first[0]_i_1/O
                         net (fo=1, routed)           0.000     0.642    T1/first_0[0]
    SLICE_X39Y50         FDRE                                         r  T1/first_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.231ns (34.830%)  route 0.432ns (65.170%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE                         0.000     0.000 r  T1/second_reg[1]/C
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  T1/second_reg[1]/Q
                         net (fo=12, routed)          0.305     0.446    T1/tffd/second[3]_i_3[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.491 r  T1/tffd/second[1]_i_4/O
                         net (fo=4, routed)           0.127     0.618    T1/tffu/second_reg[0]_1
    SLICE_X41Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.663 r  T1/tffu/second[1]_i_1/O
                         net (fo=1, routed)           0.000     0.663    T1/second__0[1]
    SLICE_X41Y48         FDRE                                         r  T1/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.276ns (40.993%)  route 0.397ns (59.007%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/first_reg[0]/Q
                         net (fo=13, routed)          0.127     0.268    T1/tffd/Q[0]
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.313 r  T1/tffd/first[1]_i_2/O
                         net (fo=2, routed)           0.065     0.377    T1/tffu/second_reg[0]_4
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.422 r  T1/tffu/second[1]_i_2/O
                         net (fo=4, routed)           0.206     0.628    T1/tffu/Q_reg_1
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.673 r  T1/tffu/second[0]_i_1/O
                         net (fo=1, routed)           0.000     0.673    T1/second__0[0]
    SLICE_X41Y50         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.231ns (33.864%)  route 0.451ns (66.136%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  T1/third_reg[0]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[0]/Q
                         net (fo=11, routed)          0.179     0.320    T1/tffu/Q[0]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.365 f  T1/tffu/first[3]_i_2/O
                         net (fo=7, routed)           0.272     0.637    T1/tffu/first[3]_i_2_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.045     0.682 r  T1/tffu/third[3]_i_1/O
                         net (fo=1, routed)           0.000     0.682    T1/third[3]
    SLICE_X39Y50         FDRE                                         r  T1/third_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.470ns  (logic 4.674ns (44.645%)  route 5.796ns (55.355%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.329     6.860    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.152     7.012 f  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.022     8.035    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.354     8.389 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.444    11.833    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    15.545 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.545    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.298ns  (logic 4.700ns (45.634%)  route 5.599ns (54.366%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.329     6.860    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.152     7.012 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.020     8.032    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.354     8.386 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.250    11.636    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    15.373 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.373    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.246ns  (logic 4.687ns (45.743%)  route 5.559ns (54.257%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.329     6.860    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.152     7.012 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.826     7.838    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.356     8.194 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.404    11.598    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    15.321 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.321    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.093ns  (logic 4.471ns (44.301%)  route 5.622ns (55.699%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.332     6.863    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.152     7.015 r  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.663     7.678    T1/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.332     8.010 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.627    11.637    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.168 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.168    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 4.463ns (44.475%)  route 5.572ns (55.525%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.329     6.860    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.152     7.012 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.022     8.035    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.326     8.361 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.220    11.581    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.110 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.110    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.017ns  (logic 4.445ns (44.372%)  route 5.572ns (55.628%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.329     6.860    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.152     7.012 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.020     8.032    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.326     8.358 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.223    11.581    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.092 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.092    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.876ns  (logic 4.469ns (45.254%)  route 5.406ns (54.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.329     6.860    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.152     7.012 f  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.826     7.838    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.326     8.164 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.251    11.415    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.950 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.950    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.477ns  (logic 4.090ns (48.251%)  route 4.387ns (51.749%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.332     6.863    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.987 r  T1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.055    10.042    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.552 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.552    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.413ns  (logic 4.079ns (48.488%)  route 4.333ns (51.512%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  T1/state_reg[15]/Q
                         net (fo=10, routed)          1.329     6.860    T1/state_reg_n_1_[15]
    SLICE_X40Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.984 r  T1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.004     9.988    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.487 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.487    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.254ns  (logic 4.103ns (49.709%)  route 4.151ns (50.291%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    T1/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          0.971     6.501    T1/state_reg_n_1_[15]
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  T1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.180     9.806    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.329 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.329    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/tffd/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.246ns (39.586%)  route 0.375ns (60.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffd/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  T1/tffd/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  T1/tffd/Q_reg/Q
                         net (fo=11, routed)          0.375     1.971    T1/tffd/Q_reg_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.098     2.069 r  T1/tffd/first[1]_i_1/O
                         net (fo=1, routed)           0.000     2.069    T1/first_0[1]
    SLICE_X38Y50         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.231ns (35.963%)  route 0.411ns (64.037%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    T1/tffu/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.249     1.835    T1/tffu/Q_reg_0
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.880 r  T1/tffu/second[3]_i_3/O
                         net (fo=3, routed)           0.162     2.043    T1/tffu/second[3]_i_3_n_1
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.045     2.088 r  T1/tffu/second[1]_i_1/O
                         net (fo=1, routed)           0.000     2.088    T1/second__0[1]
    SLICE_X41Y48         FDRE                                         r  T1/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.231ns (35.907%)  route 0.412ns (64.093%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    T1/tffu/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.249     1.835    T1/tffu/Q_reg_0
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.880 r  T1/tffu/second[3]_i_3/O
                         net (fo=3, routed)           0.163     2.044    T1/tffu/second[3]_i_3_n_1
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.045     2.089 r  T1/tffu/second[2]_i_1/O
                         net (fo=1, routed)           0.000     2.089    T1/second__0[2]
    SLICE_X41Y48         FDRE                                         r  T1/second_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.231ns (35.613%)  route 0.418ns (64.387%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    T1/tffu/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.249     1.835    T1/tffu/Q_reg_0
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.880 r  T1/tffu/second[3]_i_3/O
                         net (fo=3, routed)           0.169     2.049    T1/tffu/second[3]_i_3_n_1
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.094 r  T1/tffu/second[3]_i_1/O
                         net (fo=1, routed)           0.000     2.094    T1/second__0[3]
    SLICE_X41Y50         FDRE                                         r  T1/second_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.339ns (52.052%)  route 0.312ns (47.948%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    T1/tffu/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.170     1.756    T1/tffu/Q_reg_0
    SLICE_X42Y50         MUXF7 (Prop_muxf7_S_O)       0.090     1.846 r  T1/tffu/first_reg[3]_i_4/O
                         net (fo=7, routed)           0.143     1.988    T1/tffu/first_reg[3]_i_4_n_1
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.108     2.096 r  T1/tffu/third[3]_i_1/O
                         net (fo=1, routed)           0.000     2.096    T1/third[3]
    SLICE_X39Y50         FDRE                                         r  T1/third_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.231ns (34.377%)  route 0.441ns (65.623%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    T1/tffu/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.321     1.907    T1/tffd/first_reg[1]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.952 r  T1/tffd/first[3]_i_7/O
                         net (fo=2, routed)           0.120     2.072    T1/tffu/first_reg[2]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.045     2.117 r  T1/tffu/first[3]_i_1/O
                         net (fo=1, routed)           0.000     2.117    T1/first_0[3]
    SLICE_X39Y51         FDRE                                         r  T1/first_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.231ns (33.572%)  route 0.457ns (66.428%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    T1/tffu/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.251     1.837    T1/tffu/Q_reg_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.882 r  T1/tffu/second[1]_i_2/O
                         net (fo=4, routed)           0.206     2.088    T1/tffu/Q_reg_1
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.133 r  T1/tffu/second[0]_i_1/O
                         net (fo=1, routed)           0.000     2.133    T1/second__0[0]
    SLICE_X41Y50         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffc/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.209ns (29.773%)  route 0.493ns (70.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    T1/tffc/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  T1/tffc/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffc/Q_reg/Q
                         net (fo=5, routed)           0.493     2.104    T1/tffu/first_reg[0]_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  T1/tffu/first[0]_i_1/O
                         net (fo=1, routed)           0.000     2.149    T1/first_0[0]
    SLICE_X39Y50         FDRE                                         r  T1/first_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.290ns (40.205%)  route 0.431ns (59.795%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    T1/tffu/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.221     1.807    T1/tffu/Q_reg_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I2_O)        0.042     1.849 r  T1/tffu/third[1]_i_2/O
                         net (fo=2, routed)           0.210     2.060    T1/tffu/third[1]_i_2_n_1
    SLICE_X41Y51         LUT5 (Prop_lut5_I0_O)        0.107     2.167 r  T1/tffu/third[0]_i_1/O
                         net (fo=1, routed)           0.000     2.167    T1/third[0]
    SLICE_X41Y51         FDRE                                         r  T1/third_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffu/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.290ns (40.205%)  route 0.431ns (59.795%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    T1/tffu/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  T1/tffu/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/tffu/Q_reg/Q
                         net (fo=24, routed)          0.221     1.807    T1/tffu/Q_reg_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I2_O)        0.042     1.849 r  T1/tffu/third[1]_i_2/O
                         net (fo=2, routed)           0.210     2.060    T1/tffu/third[1]_i_2_n_1
    SLICE_X41Y51         LUT5 (Prop_lut5_I0_O)        0.107     2.167 r  T1/tffu/third[1]_i_1/O
                         net (fo=1, routed)           0.000     2.167    T1/third[1]
    SLICE_X41Y51         FDRE                                         r  T1/third_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            T1/tffd/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.121ns  (logic 1.602ns (31.294%)  route 3.518ns (68.706%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           3.182     4.635    T1/tffd/btnD_IBUF
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.150     4.785 r  T1/tffd/Q_i_1__1/O
                         net (fo=1, routed)           0.336     5.121    T1/tffd/Q_i_1__1_n_1
    SLICE_X38Y49         FDRE                                         r  T1/tffd/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446     4.787    T1/tffd/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  T1/tffd/Q_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            T1/tffc/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.083ns  (logic 1.565ns (30.794%)  route 3.518ns (69.206%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           3.518     4.959    T1/tffc/btnC_IBUF
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.083 r  T1/tffc/Q_i_1/O
                         net (fo=1, routed)           0.000     5.083    T1/tffc/Q_i_1_n_1
    SLICE_X38Y49         FDRE                                         r  T1/tffc/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446     4.787    T1/tffc/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  T1/tffc/Q_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            T1/tffu/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.561ns  (logic 1.578ns (34.595%)  route 2.983ns (65.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.983     4.437    T1/tffu/btnU_IBUF
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.561 r  T1/tffu/Q_i_1__0/O
                         net (fo=1, routed)           0.000     4.561    T1/tffu/Q_i_1__0_n_1
    SLICE_X40Y51         FDRE                                         r  T1/tffu/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438     4.779    T1/tffu/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  T1/tffu/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            T1/tffu/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.267ns (16.295%)  route 1.371ns (83.705%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.371     1.593    T1/tffu/btnU_IBUF
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.638 r  T1/tffu/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.638    T1/tffu/Q_i_1__0_n_1
    SLICE_X40Y51         FDRE                                         r  T1/tffu/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    T1/tffu/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  T1/tffu/Q_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            T1/tffd/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.757ns  (logic 0.264ns (15.003%)  route 1.493ns (84.997%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.598    T1/tffd/btnD_IBUF
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.043     1.641 r  T1/tffd/Q_i_1__1/O
                         net (fo=1, routed)           0.116     1.757    T1/tffd/Q_i_1__1_n_1
    SLICE_X38Y49         FDRE                                         r  T1/tffd/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.833     1.960    T1/tffd/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  T1/tffd/Q_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            T1/tffc/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.804ns  (logic 0.255ns (14.106%)  route 1.550ns (85.894%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.550     1.759    T1/tffc/btnC_IBUF
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.804 r  T1/tffc/Q_i_1/O
                         net (fo=1, routed)           0.000     1.804    T1/tffc/Q_i_1_n_1
    SLICE_X38Y49         FDRE                                         r  T1/tffc/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.833     1.960    T1/tffc/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  T1/tffc/Q_reg/C





