#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 14 14:25:12 2021
# Process ID: 11476
# Current directory: C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2420 C:\embedded\new_vivado_project\cortex_m3_2a-20210219T164022Z-001\cortex_m3_2a\hardware\m3_for_arty_a7\m3_for_arty_a7\m3_for_arty_a7.xpr
# Log file: C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/vivado.log
# Journal file: C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/embedded/xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 731.652 ; gain = 133.145
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/embedded/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_m3_for_arty' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/bram_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/qspi_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/sfdp.vmf'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/qspi_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/sfdp.vmf'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/wave_daplink.do'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/wave_no_daplink.do'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_m3_for_arty_vlog.prj"
"xvhdl --incr --relax -prj tb_m3_for_arty_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 745.336 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
"xelab -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconcat_v2_1_3 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L axi_protocol_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_m3_for_arty_behav xil_defaultlib.tb_m3_for_arty xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/embedded/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconcat_v2_1_3 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L axi_protocol_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_m3_for_arty_behav xil_defaultlib.tb_m3_for_arty xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:1175]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:1179]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 745.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_m3_for_arty_behav -key {Behavioral:sim_1:Functional:tb_m3_for_arty} -tclbatch {tb_m3_for_arty.tcl} -protoinst "protoinst_files/m3_for_arty_a7.protoinst" -view {C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/m3_for_arty_a7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//Cortex_M3_0/CM3_SYS_AXI3
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg
source tb_m3_for_arty.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_m3_for_arty.DUT.m3_for_arty_a7_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 766.527 ; gain = 21.191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_m3_for_arty_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:01:05 . Memory (MB): peak = 766.527 ; gain = 21.191
run all
run: Time (s): cpu = 00:08:49 ; elapsed = 01:38:09 . Memory (MB): peak = 780.934 ; gain = 11.535
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 791.039 ; gain = 1.512
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/embedded/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_m3_for_arty' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/bram_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/qspi_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/sfdp.vmf'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/qspi_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/sfdp.vmf'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/wave_daplink.do'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/wave_no_daplink.do'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_m3_for_arty_vlog.prj"
"xvhdl --incr --relax -prj tb_m3_for_arty_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
"xelab -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconcat_v2_1_3 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L axi_protocol_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_m3_for_arty_behav xil_defaultlib.tb_m3_for_arty xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/embedded/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconcat_v2_1_3 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L axi_protocol_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_m3_for_arty_behav xil_defaultlib.tb_m3_for_arty xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:1175]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:1179]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 791.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_m3_for_arty_behav -key {Behavioral:sim_1:Functional:tb_m3_for_arty} -tclbatch {tb_m3_for_arty.tcl} -protoinst "protoinst_files/m3_for_arty_a7.protoinst" -view {C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/m3_for_arty_a7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//Cortex_M3_0/CM3_SYS_AXI3
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg
source tb_m3_for_arty.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_m3_for_arty.DUT.m3_for_arty_a7_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 795.148 ; gain = 4.109
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_m3_for_arty_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 795.148 ; gain = 4.109
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 795.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/embedded/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_m3_for_arty' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/bram_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/qspi_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/sfdp.vmf'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/qspi_a7.hex'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/sfdp.vmf'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/wave_daplink.do'
INFO: [SIM-utils-43] Exported 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim/wave_no_daplink.do'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_m3_for_arty_vlog.prj"
"xvhdl --incr --relax -prj tb_m3_for_arty_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
"xelab -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconcat_v2_1_3 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L axi_protocol_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_m3_for_arty_behav xil_defaultlib.tb_m3_for_arty xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/embedded/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 77819a256541433f8004e1f4f878ad6e --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_6 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L xlconcat_v2_1_3 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L axi_protocol_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_m3_for_arty_behav xil_defaultlib.tb_m3_for_arty xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:1175]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/sim/m3_for_arty_a7.v:1179]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 795.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_m3_for_arty_behav -key {Behavioral:sim_1:Functional:tb_m3_for_arty} -tclbatch {tb_m3_for_arty.tcl} -protoinst "protoinst_files/m3_for_arty_a7.protoinst" -view {C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/m3_for_arty_a7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//Cortex_M3_0/CM3_SYS_AXI3
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_gpio_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_m3_for_arty/DUT/m3_for_arty_a7_i//axi_interconnect_0/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg
source tb_m3_for_arty.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_m3_for_arty.DUT.m3_for_arty_a7_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 795.234 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_m3_for_arty_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 795.234 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:51 ; elapsed = 00:51:50 . Memory (MB): peak = 804.387 ; gain = 7.957
open_bd_design {C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd}
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_base
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - i_inv_dbgresetn
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - i_inv_sysresetn1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- Arm.com:CortexM:CORTEXM3_AXI:1.1 - Cortex_M3_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <m3_for_arty_a7> from BD file <C:/embedded/new_vivado_project/cortex_m3_2a-20210219T164022Z-001/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 895.719 ; gain = 74.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 14 19:52:47 2021...
