vendor_name = ModelSim
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/Timer_FSM.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/Timer_FSM.vwf
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/db/TimerDemo.cbx.xml
design_name = Timer_FSM
instance = comp, \time_exp~output\, time_exp~output, Timer_FSM, 1
instance = comp, \reset~input\, reset~input, Timer_FSM, 1
instance = comp, \clk~input\, clk~input, Timer_FSM, 1
instance = comp, \timer_en~input\, timer_en~input, Timer_FSM, 1
instance = comp, \new_time~input\, new_time~input, Timer_FSM, 1
instance = comp, \time_value[0]~input\, time_value[0]~input, Timer_FSM, 1
instance = comp, \time_value[1]~input\, time_value[1]~input, Timer_FSM, 1
instance = comp, \time_value[2]~input\, time_value[2]~input, Timer_FSM, 1
instance = comp, \time_value[3]~input\, time_value[3]~input, Timer_FSM, 1
