;redcode
;assert 1
	SPL 0, 202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL -107, @-21
	SLT 11, 24
	CMP @121, 103
	SUB <0, 0
	SUB -7, <-420
	MOV -1, <-120
	SUB -7, <-420
	CMP 12, @10
	SUB #72, @200
	SUB @121, 103
	SPL <0, 90
	SUB @127, 100
	CMP <0, @2
	ADD <0, 0
	SUB 0, 32
	SPL 110, 240
	SUB @121, 103
	CMP @127, 100
	SPL 110, 240
	SUB -7, <-420
	SUB @127, 100
	SLT 12, @10
	SLT 12, @10
	CMP 270, 1
	SUB #12, @201
	CMP 270, 1
	SUB <0, 0
	SUB -7, <-420
	SUB @-121, 106
	CMP @127, 100
	CMP -7, <-420
	ADD 210, 60
	ADD 270, 0
	ADD -1, -20
	ADD 12, @10
	ADD 270, 0
	JMN <121, 103
	SUB #12, @201
	SUB @121, 106
	SPL <0, 90
	SPL <0, 90
	SPL <0, 90
	SPL <0, 90
	SUB -7, <-420
