#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Jul 13 12:27:19 2020
# Process ID: 21948
# Current directory: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_AXI_Read_Write_1_0_0/design_1_AXI_Read_Write_1_0_0.dcp' for cell 'design_1_i/AXI_Read_Write_1_0'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.dcp' for cell 'design_1_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp'
Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 545.652 ; gain = 301.922
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.952 . Memory (MB): peak = 557.352 ; gain = 11.699
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 17d756817

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bea77085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.421 . Memory (MB): peak = 1047.930 ; gain = 0.004

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 596 cells.
Phase 2 Constant propagation | Checksum: 1d8367af1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1047.930 ; gain = 0.004

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 686 unconnected nets.
INFO: [Opt 31-11] Eliminated 433 unconnected cells.
Phase 3 Sweep | Checksum: 12fcfc779

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1047.930 ; gain = 0.004

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 15ff21ad3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1047.930 ; gain = 0.004

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1047.930 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15ff21ad3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1047.930 ; gain = 0.004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15ff21ad3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1047.930 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1047.930 ; gain = 502.277
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1047.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1047.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1047.930 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4527a490

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: f441a7e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: f441a7e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1064.836 ; gain = 16.906
Phase 1 Placer Initialization | Checksum: f441a7e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 642ca5f7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 642ca5f7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d7c3d76a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20c57da8d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20c57da8d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15489ad2d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1940e30de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: bd978d73

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: bd978d73

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.836 ; gain = 16.906
Phase 3 Detail Placement | Checksum: bd978d73

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.363. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e71807ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.836 ; gain = 16.906
Phase 4.1 Post Commit Optimization | Checksum: e71807ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e71807ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e71807ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.836 ; gain = 16.906

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 153f625c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1064.836 ; gain = 16.906
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153f625c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1064.836 ; gain = 16.906
Ending Placer Task | Checksum: e271e1cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1064.836 ; gain = 16.906
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1064.836 ; gain = 16.906
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.400 . Memory (MB): peak = 1064.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1064.836 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1064.836 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1064.836 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 289ed405 ConstDB: 0 ShapeSum: b9d30dc7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c6f9a159

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c6f9a159

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c6f9a159

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c6f9a159

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1200.184 ; gain = 135.348
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ea9215bd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1200.184 ; gain = 135.348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.443  | TNS=0.000  | WHS=-0.181 | THS=-33.428|

Phase 2 Router Initialization | Checksum: 1e923dc4e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e4992346

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: e00e14c3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.604  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2226c7d42

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 192e2a98c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.604  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2024640af

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348
Phase 4 Rip-up And Reroute | Checksum: 2024640af

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2024640af

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2024640af

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348
Phase 5 Delay and Skew Optimization | Checksum: 2024640af

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f006a1ba

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.719  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2249acdb4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348
Phase 6 Post Hold Fix | Checksum: 2249acdb4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.159884 %
  Global Horizontal Routing Utilization  = 0.198952 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24108f600

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24108f600

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d074ba6f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 1200.184 ; gain = 135.348

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.719  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d074ba6f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 1200.184 ; gain = 135.348
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 1200.184 ; gain = 135.348

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1200.184 ; gain = 135.348
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.490 . Memory (MB): peak = 1200.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Mon Jul 13 12:29:11 2020...
