--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ada/Documents/SUTD/Term4/compstruc/fpga/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd
mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 185640 paths analyzed, 1752 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.527ns.
--------------------------------------------------------------------------------
Slack:                  10.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_userX_q_4 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.481ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.332 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_userX_q_4 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.DQ       Tcko                  0.430   M_userX_q[4]
                                                       M_userX_q_4
    SLICE_X5Y32.A4       net (fanout=6)        1.016   M_userX_q[4]
    SLICE_X5Y32.A        Tilo                  0.259   N10
                                                       r_button_M_userX_q[10]_AND_1085_o_SW0
    SLICE_X7Y35.B1       net (fanout=1)        0.971   N10
    SLICE_X7Y35.B        Tilo                  0.259   M_alu_a[8]
                                                       r_button_M_userX_q[10]_AND_1085_o
    SLICE_X7Y34.D5       net (fanout=7)        1.225   r_button_M_userX_q[10]_AND_1085_o
    SLICE_X7Y34.D        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a1011
    SLICE_X7Y34.A5       net (fanout=8)        1.045   Mmux_M_alu_a101
    SLICE_X7Y34.A        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a81
    SLICE_X6Y34.BX       net (fanout=2)        0.932   M_alu_a[6]
    SLICE_X6Y34.CMUX     Taxc                  0.340   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y32.C3       net (fanout=1)        1.068   alu/add/over[7]
    SLICE_X8Y32.DMUX     Topcd                 0.567   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A311
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.481ns (2.487ns logic, 6.994ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  10.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.458ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X7Y34.C4       net (fanout=19)       1.058   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X7Y34.C        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a141_SW17
    SLICE_X7Y34.A2       net (fanout=2)        0.548   N66
    SLICE_X7Y34.A        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a81
    SLICE_X6Y34.BX       net (fanout=2)        0.932   M_alu_a[6]
    SLICE_X6Y34.CMUX     Taxc                  0.340   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y32.C3       net (fanout=1)        1.068   alu/add/over[7]
    SLICE_X8Y32.DMUX     Topcd                 0.567   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A311
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.458ns (2.458ns logic, 7.000ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  10.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_userX_q_4 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.450ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.332 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_userX_q_4 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.DQ       Tcko                  0.430   M_userX_q[4]
                                                       M_userX_q_4
    SLICE_X5Y32.A4       net (fanout=6)        1.016   M_userX_q[4]
    SLICE_X5Y32.A        Tilo                  0.259   N10
                                                       r_button_M_userX_q[10]_AND_1085_o_SW0
    SLICE_X7Y35.B1       net (fanout=1)        0.971   N10
    SLICE_X7Y35.B        Tilo                  0.259   M_alu_a[8]
                                                       r_button_M_userX_q[10]_AND_1085_o
    SLICE_X7Y34.D5       net (fanout=7)        1.225   r_button_M_userX_q[10]_AND_1085_o
    SLICE_X7Y34.D        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a1011
    SLICE_X7Y34.A5       net (fanout=8)        1.045   Mmux_M_alu_a101
    SLICE_X7Y34.A        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a81
    SLICE_X6Y34.BX       net (fanout=2)        0.932   M_alu_a[6]
    SLICE_X6Y34.CMUX     Taxc                  0.340   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y32.C3       net (fanout=1)        1.068   alu/add/over[7]
    SLICE_X8Y32.DMUX     Topcd                 0.536   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A3111
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.450ns (2.456ns logic, 6.994ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  10.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.427ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X7Y34.C4       net (fanout=19)       1.058   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X7Y34.C        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a141_SW17
    SLICE_X7Y34.A2       net (fanout=2)        0.548   N66
    SLICE_X7Y34.A        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a81
    SLICE_X6Y34.BX       net (fanout=2)        0.932   M_alu_a[6]
    SLICE_X6Y34.CMUX     Taxc                  0.340   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y32.C3       net (fanout=1)        1.068   alu/add/over[7]
    SLICE_X8Y32.DMUX     Topcd                 0.536   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A3111
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.427ns (2.427ns logic, 7.000ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  10.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_userX_q_4 (FF)
  Destination:          M_userX_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.332 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_userX_q_4 to M_userX_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.DQ       Tcko                  0.430   M_userX_q[4]
                                                       M_userX_q_4
    SLICE_X5Y32.A4       net (fanout=6)        1.016   M_userX_q[4]
    SLICE_X5Y32.A        Tilo                  0.259   N10
                                                       r_button_M_userX_q[10]_AND_1085_o_SW0
    SLICE_X7Y35.B1       net (fanout=1)        0.971   N10
    SLICE_X7Y35.B        Tilo                  0.259   M_alu_a[8]
                                                       r_button_M_userX_q[10]_AND_1085_o
    SLICE_X7Y34.D5       net (fanout=7)        1.225   r_button_M_userX_q[10]_AND_1085_o
    SLICE_X7Y34.D        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a1011
    SLICE_X7Y34.A5       net (fanout=8)        1.045   Mmux_M_alu_a101
    SLICE_X7Y34.A        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a81
    SLICE_X6Y34.BX       net (fanout=2)        0.932   M_alu_a[6]
    SLICE_X6Y34.CMUX     Taxc                  0.340   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y32.C3       net (fanout=1)        1.068   alu/add/over[7]
    SLICE_X8Y32.CMUX     Topcc                 0.495   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A3111
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.CX       net (fanout=1)        0.741   M_alu_aluOUT[7]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_7
    -------------------------------------------------  ---------------------------
    Total                                      9.413ns (2.415ns logic, 6.998ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  10.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.390ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X7Y34.C4       net (fanout=19)       1.058   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X7Y34.C        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a141_SW17
    SLICE_X7Y34.A2       net (fanout=2)        0.548   N66
    SLICE_X7Y34.A        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a81
    SLICE_X6Y34.BX       net (fanout=2)        0.932   M_alu_a[6]
    SLICE_X6Y34.CMUX     Taxc                  0.340   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y32.C3       net (fanout=1)        1.068   alu/add/over[7]
    SLICE_X8Y32.CMUX     Topcc                 0.495   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A3111
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.CX       net (fanout=1)        0.741   M_alu_aluOUT[7]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_7
    -------------------------------------------------  ---------------------------
    Total                                      9.390ns (2.386ns logic, 7.004ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  10.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.375ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X9Y33.C3       net (fanout=19)       0.826   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X9Y33.C        Tilo                  0.259   N45
                                                       Mmux_M_alu_a141_SW3
    SLICE_X9Y33.B4       net (fanout=2)        0.357   N45
    SLICE_X9Y33.B        Tilo                  0.259   N45
                                                       Mmux_M_alu_a41
    SLICE_X6Y33.BX       net (fanout=2)        0.932   M_alu_a[2]
    SLICE_X6Y33.DMUX     Tbxd                  0.368   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.343   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A281
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.375ns (2.582ns logic, 6.793ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  10.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_userX_q_2 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.370ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.332 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_userX_q_2 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.BQ       Tcko                  0.430   M_userX_q[4]
                                                       M_userX_q_2
    SLICE_X5Y32.A3       net (fanout=5)        0.905   M_userX_q[2]
    SLICE_X5Y32.A        Tilo                  0.259   N10
                                                       r_button_M_userX_q[10]_AND_1085_o_SW0
    SLICE_X7Y35.B1       net (fanout=1)        0.971   N10
    SLICE_X7Y35.B        Tilo                  0.259   M_alu_a[8]
                                                       r_button_M_userX_q[10]_AND_1085_o
    SLICE_X7Y34.D5       net (fanout=7)        1.225   r_button_M_userX_q[10]_AND_1085_o
    SLICE_X7Y34.D        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a1011
    SLICE_X7Y34.A5       net (fanout=8)        1.045   Mmux_M_alu_a101
    SLICE_X7Y34.A        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a81
    SLICE_X6Y34.BX       net (fanout=2)        0.932   M_alu_a[6]
    SLICE_X6Y34.CMUX     Taxc                  0.340   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y32.C3       net (fanout=1)        1.068   alu/add/over[7]
    SLICE_X8Y32.DMUX     Topcd                 0.567   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A311
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.370ns (2.487ns logic, 6.883ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  10.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.366ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X9Y33.C3       net (fanout=19)       0.826   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X9Y33.C        Tilo                  0.259   N45
                                                       Mmux_M_alu_a141_SW3
    SLICE_X9Y33.B4       net (fanout=2)        0.357   N45
    SLICE_X9Y33.B        Tilo                  0.259   N45
                                                       Mmux_M_alu_a41
    SLICE_X6Y33.BX       net (fanout=2)        0.932   M_alu_a[2]
    SLICE_X6Y33.DMUX     Tbxd                  0.368   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.343   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A281
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.BMUX     Tcinb                 0.310   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.BX       net (fanout=1)        0.738   M_alu_aluOUT[6]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.366ns (2.572ns logic, 6.794ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  10.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.365ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X4Y33.C1       net (fanout=19)       1.104   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X4Y33.C        Tilo                  0.255   N42
                                                       Mmux_M_alu_a141_SW1
    SLICE_X4Y33.B4       net (fanout=1)        0.309   N42
    SLICE_X4Y33.B        Tilo                  0.254   N42
                                                       Mmux_M_alu_a31
    SLICE_X6Y33.AX       net (fanout=2)        0.614   M_alu_a[1]
    SLICE_X6Y33.DMUX     Taxd                  0.455   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.343   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A281
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.365ns (2.660ns logic, 6.705ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.356ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X4Y33.C1       net (fanout=19)       1.104   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X4Y33.C        Tilo                  0.255   N42
                                                       Mmux_M_alu_a141_SW1
    SLICE_X4Y33.B4       net (fanout=1)        0.309   N42
    SLICE_X4Y33.B        Tilo                  0.254   N42
                                                       Mmux_M_alu_a31
    SLICE_X6Y33.AX       net (fanout=2)        0.614   M_alu_a[1]
    SLICE_X6Y33.DMUX     Taxd                  0.455   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.343   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A281
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.BMUX     Tcinb                 0.310   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.BX       net (fanout=1)        0.738   M_alu_aluOUT[6]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.356ns (2.650ns logic, 6.706ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  10.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.344ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X9Y33.C3       net (fanout=19)       0.826   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X9Y33.C        Tilo                  0.259   N45
                                                       Mmux_M_alu_a141_SW3
    SLICE_X9Y33.B4       net (fanout=2)        0.357   N45
    SLICE_X9Y33.B        Tilo                  0.259   N45
                                                       Mmux_M_alu_a41
    SLICE_X6Y33.BX       net (fanout=2)        0.932   M_alu_a[2]
    SLICE_X6Y33.DMUX     Tbxd                  0.368   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.312   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.344ns (2.551ns logic, 6.793ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  10.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_userX_q_2 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.339ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.332 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_userX_q_2 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.BQ       Tcko                  0.430   M_userX_q[4]
                                                       M_userX_q_2
    SLICE_X5Y32.A3       net (fanout=5)        0.905   M_userX_q[2]
    SLICE_X5Y32.A        Tilo                  0.259   N10
                                                       r_button_M_userX_q[10]_AND_1085_o_SW0
    SLICE_X7Y35.B1       net (fanout=1)        0.971   N10
    SLICE_X7Y35.B        Tilo                  0.259   M_alu_a[8]
                                                       r_button_M_userX_q[10]_AND_1085_o
    SLICE_X7Y34.D5       net (fanout=7)        1.225   r_button_M_userX_q[10]_AND_1085_o
    SLICE_X7Y34.D        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a1011
    SLICE_X7Y34.A5       net (fanout=8)        1.045   Mmux_M_alu_a101
    SLICE_X7Y34.A        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a81
    SLICE_X6Y34.BX       net (fanout=2)        0.932   M_alu_a[6]
    SLICE_X6Y34.CMUX     Taxc                  0.340   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y32.C3       net (fanout=1)        1.068   alu/add/over[7]
    SLICE_X8Y32.DMUX     Topcd                 0.536   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A3111
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.339ns (2.456ns logic, 6.883ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  10.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.338ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X9Y33.C3       net (fanout=19)       0.826   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X9Y33.C        Tilo                  0.259   N45
                                                       Mmux_M_alu_a141_SW3
    SLICE_X9Y33.B4       net (fanout=2)        0.357   N45
    SLICE_X9Y33.B        Tilo                  0.259   N45
                                                       Mmux_M_alu_a41
    SLICE_X6Y33.BX       net (fanout=2)        0.932   M_alu_a[2]
    SLICE_X6Y33.DMUX     Tbxd                  0.368   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.343   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A281
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.CMUX     Tcinc                 0.279   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.CX       net (fanout=1)        0.741   M_alu_aluOUT[7]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_7
    -------------------------------------------------  ---------------------------
    Total                                      9.338ns (2.541ns logic, 6.797ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  10.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.335ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X9Y33.C3       net (fanout=19)       0.826   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X9Y33.C        Tilo                  0.259   N45
                                                       Mmux_M_alu_a141_SW3
    SLICE_X9Y33.B4       net (fanout=2)        0.357   N45
    SLICE_X9Y33.B        Tilo                  0.259   N45
                                                       Mmux_M_alu_a41
    SLICE_X6Y33.BX       net (fanout=2)        0.932   M_alu_a[2]
    SLICE_X6Y33.DMUX     Tbxd                  0.368   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.312   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.BMUX     Tcinb                 0.310   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.BX       net (fanout=1)        0.738   M_alu_aluOUT[6]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.335ns (2.541ns logic, 6.794ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  10.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.334ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X4Y33.C1       net (fanout=19)       1.104   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X4Y33.C        Tilo                  0.255   N42
                                                       Mmux_M_alu_a141_SW1
    SLICE_X4Y33.B4       net (fanout=1)        0.309   N42
    SLICE_X4Y33.B        Tilo                  0.254   N42
                                                       Mmux_M_alu_a31
    SLICE_X6Y33.AX       net (fanout=2)        0.614   M_alu_a[1]
    SLICE_X6Y33.DMUX     Taxd                  0.455   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.312   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.334ns (2.629ns logic, 6.705ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  10.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.328ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X4Y33.C1       net (fanout=19)       1.104   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X4Y33.C        Tilo                  0.255   N42
                                                       Mmux_M_alu_a141_SW1
    SLICE_X4Y33.B4       net (fanout=1)        0.309   N42
    SLICE_X4Y33.B        Tilo                  0.254   N42
                                                       Mmux_M_alu_a31
    SLICE_X6Y33.AX       net (fanout=2)        0.614   M_alu_a[1]
    SLICE_X6Y33.DMUX     Taxd                  0.455   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.343   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A281
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.CMUX     Tcinc                 0.279   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.CX       net (fanout=1)        0.741   M_alu_aluOUT[7]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_7
    -------------------------------------------------  ---------------------------
    Total                                      9.328ns (2.619ns logic, 6.709ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  10.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.325ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X4Y33.C1       net (fanout=19)       1.104   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X4Y33.C        Tilo                  0.255   N42
                                                       Mmux_M_alu_a141_SW1
    SLICE_X4Y33.B4       net (fanout=1)        0.309   N42
    SLICE_X4Y33.B        Tilo                  0.254   N42
                                                       Mmux_M_alu_a31
    SLICE_X6Y33.AX       net (fanout=2)        0.614   M_alu_a[1]
    SLICE_X6Y33.DMUX     Taxd                  0.455   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.312   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.BMUX     Tcinb                 0.310   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.BX       net (fanout=1)        0.738   M_alu_aluOUT[6]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.325ns (2.619ns logic, 6.706ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  10.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.313ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X9Y33.C3       net (fanout=19)       0.826   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X9Y33.C        Tilo                  0.259   N45
                                                       Mmux_M_alu_a141_SW3
    SLICE_X9Y33.B4       net (fanout=2)        0.357   N45
    SLICE_X9Y33.B        Tilo                  0.259   N45
                                                       Mmux_M_alu_a41
    SLICE_X6Y33.BX       net (fanout=2)        0.932   M_alu_a[2]
    SLICE_X6Y33.DMUX     Tbxd                  0.368   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.343   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A281
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.AMUX     Tcina                 0.220   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.AX       net (fanout=1)        0.775   M_alu_aluOUT[5]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.313ns (2.482ns logic, 6.831ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  10.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.307ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X9Y33.C3       net (fanout=19)       0.826   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X9Y33.C        Tilo                  0.259   N45
                                                       Mmux_M_alu_a141_SW3
    SLICE_X9Y33.B4       net (fanout=2)        0.357   N45
    SLICE_X9Y33.B        Tilo                  0.259   N45
                                                       Mmux_M_alu_a41
    SLICE_X6Y33.BX       net (fanout=2)        0.932   M_alu_a[2]
    SLICE_X6Y33.DMUX     Tbxd                  0.368   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.312   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.CMUX     Tcinc                 0.279   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.CX       net (fanout=1)        0.741   M_alu_aluOUT[7]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_7
    -------------------------------------------------  ---------------------------
    Total                                      9.307ns (2.510ns logic, 6.797ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  10.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_userX_q_2 (FF)
  Destination:          M_userX_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.302ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.332 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_userX_q_2 to M_userX_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.BQ       Tcko                  0.430   M_userX_q[4]
                                                       M_userX_q_2
    SLICE_X5Y32.A3       net (fanout=5)        0.905   M_userX_q[2]
    SLICE_X5Y32.A        Tilo                  0.259   N10
                                                       r_button_M_userX_q[10]_AND_1085_o_SW0
    SLICE_X7Y35.B1       net (fanout=1)        0.971   N10
    SLICE_X7Y35.B        Tilo                  0.259   M_alu_a[8]
                                                       r_button_M_userX_q[10]_AND_1085_o
    SLICE_X7Y34.D5       net (fanout=7)        1.225   r_button_M_userX_q[10]_AND_1085_o
    SLICE_X7Y34.D        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a1011
    SLICE_X7Y34.A5       net (fanout=8)        1.045   Mmux_M_alu_a101
    SLICE_X7Y34.A        Tilo                  0.259   Mmux_M_alu_a101
                                                       Mmux_M_alu_a81
    SLICE_X6Y34.BX       net (fanout=2)        0.932   M_alu_a[6]
    SLICE_X6Y34.CMUX     Taxc                  0.340   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y32.C3       net (fanout=1)        1.068   alu/add/over[7]
    SLICE_X8Y32.CMUX     Topcc                 0.495   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A3111
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.CX       net (fanout=1)        0.741   M_alu_aluOUT[7]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_7
    -------------------------------------------------  ---------------------------
    Total                                      9.302ns (2.415ns logic, 6.887ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  10.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.303ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X4Y33.C1       net (fanout=19)       1.104   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X4Y33.C        Tilo                  0.255   N42
                                                       Mmux_M_alu_a141_SW1
    SLICE_X4Y33.B4       net (fanout=1)        0.309   N42
    SLICE_X4Y33.B        Tilo                  0.254   N42
                                                       Mmux_M_alu_a31
    SLICE_X6Y33.AX       net (fanout=2)        0.614   M_alu_a[1]
    SLICE_X6Y33.DMUX     Taxd                  0.455   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.343   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A281
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.AMUX     Tcina                 0.220   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.AX       net (fanout=1)        0.775   M_alu_aluOUT[5]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.303ns (2.560ns logic, 6.743ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  10.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.297ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X9Y33.C3       net (fanout=19)       0.826   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X9Y33.C        Tilo                  0.259   N45
                                                       Mmux_M_alu_a141_SW3
    SLICE_X9Y33.B4       net (fanout=2)        0.357   N45
    SLICE_X9Y33.B        Tilo                  0.259   N45
                                                       Mmux_M_alu_a41
    SLICE_X6Y33.BX       net (fanout=2)        0.932   M_alu_a[2]
    SLICE_X6Y33.CMUX     Taxc                  0.340   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.C1       net (fanout=1)        1.091   alu/add/over[3]
    SLICE_X8Y31.COUT     Topcyc                0.351   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A271
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.297ns (2.562ns logic, 6.735ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  10.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.297ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X4Y33.C1       net (fanout=19)       1.104   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X4Y33.C        Tilo                  0.255   N42
                                                       Mmux_M_alu_a141_SW1
    SLICE_X4Y33.B4       net (fanout=1)        0.309   N42
    SLICE_X4Y33.B        Tilo                  0.254   N42
                                                       Mmux_M_alu_a31
    SLICE_X6Y33.AX       net (fanout=2)        0.614   M_alu_a[1]
    SLICE_X6Y33.DMUX     Taxd                  0.455   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.312   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.CMUX     Tcinc                 0.279   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.CX       net (fanout=1)        0.741   M_alu_aluOUT[7]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_7
    -------------------------------------------------  ---------------------------
    Total                                      9.297ns (2.588ns logic, 6.709ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  10.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.293ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X9Y33.C3       net (fanout=19)       0.826   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X9Y33.C        Tilo                  0.259   N45
                                                       Mmux_M_alu_a141_SW3
    SLICE_X9Y33.B4       net (fanout=2)        0.357   N45
    SLICE_X9Y33.B        Tilo                  0.259   N45
                                                       Mmux_M_alu_a41
    SLICE_X6Y33.BX       net (fanout=2)        0.932   M_alu_a[2]
    SLICE_X6Y33.COUT     Tbxcy                 0.197   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   alu/add/Msub_over_cy[4]
    SLICE_X6Y34.BMUX     Tcinb                 0.277   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y32.B1       net (fanout=1)        1.061   alu/add/over[6]
    SLICE_X8Y32.DMUX     Topbd                 0.695   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A3011
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.293ns (2.720ns logic, 6.573ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  10.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.288ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X9Y33.C3       net (fanout=19)       0.826   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X9Y33.C        Tilo                  0.259   N45
                                                       Mmux_M_alu_a141_SW3
    SLICE_X9Y33.B4       net (fanout=2)        0.357   N45
    SLICE_X9Y33.B        Tilo                  0.259   N45
                                                       Mmux_M_alu_a41
    SLICE_X6Y33.BX       net (fanout=2)        0.932   M_alu_a[2]
    SLICE_X6Y33.CMUX     Taxc                  0.340   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.C1       net (fanout=1)        1.091   alu/add/over[3]
    SLICE_X8Y31.COUT     Topcyc                0.351   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A271
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.BMUX     Tcinb                 0.310   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.BX       net (fanout=1)        0.738   M_alu_aluOUT[6]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.288ns (2.552ns logic, 6.736ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  10.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.282ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X9Y33.C3       net (fanout=19)       0.826   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X9Y33.C        Tilo                  0.259   N45
                                                       Mmux_M_alu_a141_SW3
    SLICE_X9Y33.B4       net (fanout=2)        0.357   N45
    SLICE_X9Y33.B        Tilo                  0.259   N45
                                                       Mmux_M_alu_a41
    SLICE_X6Y33.BX       net (fanout=2)        0.932   M_alu_a[2]
    SLICE_X6Y33.DMUX     Tbxd                  0.368   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.312   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.AMUX     Tcina                 0.220   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.AX       net (fanout=1)        0.775   M_alu_aluOUT[5]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.282ns (2.451ns logic, 6.831ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  10.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.280ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X4Y33.C1       net (fanout=19)       1.104   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X4Y33.C        Tilo                  0.255   N42
                                                       Mmux_M_alu_a141_SW1
    SLICE_X4Y33.B4       net (fanout=1)        0.309   N42
    SLICE_X4Y33.B        Tilo                  0.254   N42
                                                       Mmux_M_alu_a31
    SLICE_X6Y33.AX       net (fanout=2)        0.614   M_alu_a[1]
    SLICE_X6Y33.COUT     Taxcy                 0.281   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   alu/add/Msub_over_cy[4]
    SLICE_X6Y34.BMUX     Tcinb                 0.277   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y32.B1       net (fanout=1)        1.061   alu/add/over[6]
    SLICE_X8Y32.DMUX     Topbd                 0.695   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A3011
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.280ns (2.795ns logic, 6.485ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  10.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.274ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X9Y33.C3       net (fanout=19)       0.826   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X9Y33.C        Tilo                  0.259   N45
                                                       Mmux_M_alu_a141_SW3
    SLICE_X9Y33.B4       net (fanout=2)        0.357   N45
    SLICE_X9Y33.B        Tilo                  0.259   N45
                                                       Mmux_M_alu_a41
    SLICE_X6Y33.BX       net (fanout=2)        0.932   M_alu_a[2]
    SLICE_X6Y33.CMUX     Taxc                  0.340   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.C1       net (fanout=1)        1.091   alu/add/over[3]
    SLICE_X8Y31.COUT     Topcyc                0.328   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2711
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.DX       net (fanout=1)        0.737   M_alu_aluOUT[8]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.274ns (2.539ns logic, 6.735ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  10.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_5 (FF)
  Destination:          M_userX_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.272ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_5 to M_userX_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_scheduler_q[10]
                                                       M_scheduler_q_5
    SLICE_X10Y33.D6      net (fanout=3)        1.478   M_scheduler_q[5]
    SLICE_X10Y33.D       Tilo                  0.235   M_scheduler_q[2]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A2       net (fanout=1)        1.179   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out112
    SLICE_X8Y36.A        Tilo                  0.254   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X4Y33.C1       net (fanout=19)       1.104   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X4Y33.C        Tilo                  0.255   N42
                                                       Mmux_M_alu_a141_SW1
    SLICE_X4Y33.B4       net (fanout=1)        0.309   N42
    SLICE_X4Y33.B        Tilo                  0.254   N42
                                                       Mmux_M_alu_a31
    SLICE_X6Y33.AX       net (fanout=2)        0.614   M_alu_a[1]
    SLICE_X6Y33.DMUX     Taxd                  0.455   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y31.D1       net (fanout=1)        1.149   alu/add/over[4]
    SLICE_X8Y31.COUT     Topcyd                0.312   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y32.AMUX     Tcina                 0.220   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X7Y32.AX       net (fanout=1)        0.775   M_alu_aluOUT[5]
    SLICE_X7Y32.CLK      Tdick                 0.114   M_userX_q[8]
                                                       M_userX_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (2.529ns logic, 6.743ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: led_0_OBUF/CLK0
  Logical resource: edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X0Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_3/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_0/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_3/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_1/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_3/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_2/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_3/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_3/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_7/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_4/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_7/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_5/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_7/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_6/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_7/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_7/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_11/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_8/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_11/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_9/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_11/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_10/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_11/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_11/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_15/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_12/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_15/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_13/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_15/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_14/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_15/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_15/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_19/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_16/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_19/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_17/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_19/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_18/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_difficultyLevel_q_19/CLK
  Logical resource: enemyChar/M_difficultyLevel_q_19/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[3]/CLK
  Logical resource: M_pixel_q_0/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[3]/CLK
  Logical resource: M_pixel_q_1/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[3]/CLK
  Logical resource: M_pixel_q_2/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[3]/CLK
  Logical resource: M_pixel_q_3/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[7]/CLK
  Logical resource: M_pixel_q_4/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[7]/CLK
  Logical resource: M_pixel_q_5/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[7]/CLK
  Logical resource: M_pixel_q_6/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[7]/CLK
  Logical resource: M_pixel_q_7/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.527|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 185640 paths, 0 nets, and 1888 connections

Design statistics:
   Minimum period:   9.527ns{1}   (Maximum frequency: 104.965MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec  6 00:03:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



