// Seed: 4139517944
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output wor id_2,
    input wand id_3,
    output tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply1 id_7
);
  assign id_2 = id_1;
  assign id_4 = id_5;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    output supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input tri id_9
);
  logic [1 : 1 'b0] id_11;
  logic id_12;
  parameter id_13 = -1;
  assign id_11 = -1 === id_11;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_5,
      id_2,
      id_9,
      id_7,
      id_9
  );
  assign modCall_1.id_5 = 0;
endmodule
