Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Fri Feb  8 14:59:07 2019
| Host              : della2.princeton.edu running 64-bit Springdale Linux release 7.6 (Verona)
| Command           : report_timing -cell WRAPPER_INST/CL -delay_type max -max_paths 10 -sort_by group -input_pins -file /home/gchirkov/tank/aws-fpga/hdk/cl/examples/cl_dram_dma/build/reports/19_02_08-110554.postroute_design_timing_max.rpt
| Design            : top_sp
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[392]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.167ns (4.855%)  route 3.273ns (95.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 6.617 - 3.749 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.171ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.155ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.317     2.460    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X47Y151        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y151        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/Q
                         net (fo=208, routed)         3.224     5.762    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2
    SLICE_X52Y201                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[392]_i_1/I2
    SLICE_X52Y201        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.851 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[392]_i_1/O
                         net (fo=1, routed)           0.049     5.900    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[392]
    SLICE_X52Y201        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[392]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.162     6.617    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X52Y201        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[392]/C
                         clock pessimism             -0.547     6.070                     
                         clock uncertainty           -0.069     6.001                     
    SLICE_X52Y201        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.026    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[392]
  -------------------------------------------------------------------
                         required time                          6.026                     
                         arrival time                          -5.900                     
  -------------------------------------------------------------------
                         slack                                  0.126                     

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ge_4_addr_bits.buf_rd_addr_r_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.079ns (2.328%)  route 3.315ns (97.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 7.083 - 3.749 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.854ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.777ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.942     3.030    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X122Y735       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X122Y735       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.109 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/Q
                         net (fo=580, routed)         3.315     6.424    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/wrQ_reg[1][8][0]
    SLICE_X123Y710       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ge_4_addr_bits.buf_rd_addr_r_reg[1]_rep__0/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.683     7.083    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/input_rst_mmcm_reg
    SLICE_X123Y710       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ge_4_addr_bits.buf_rd_addr_r_reg[1]_rep__0/C
                         clock pessimism             -0.487     6.596                     
                         clock uncertainty           -0.069     6.528                     
    SLICE_X123Y710       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.553    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ge_4_addr_bits.buf_rd_addr_r_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          6.553                     
                         arrival time                          -6.424                     
  -------------------------------------------------------------------
                         slack                                  0.129                     

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[450]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.305ns (9.096%)  route 3.048ns (90.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 6.526 - 3.749 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.171ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.155ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.302     2.445    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/input_rst_mmcm_reg
    RAMB18_X4Y58         RAMB18E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X4Y58         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     2.660 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[5]
                         net (fo=82, routed)          2.990     5.650    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in7_in
    SLICE_X56Y199                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[450]_i_1/I2
    SLICE_X56Y199        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     5.740 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[450]_i_1/O
                         net (fo=1, routed)           0.058     5.798    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_127
    SLICE_X56Y199        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[450]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.071     6.526    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X56Y199        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[450]/C
                         clock pessimism             -0.547     5.979                     
                         clock uncertainty           -0.069     5.910                     
    SLICE_X56Y199        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.935    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[450]
  -------------------------------------------------------------------
                         required time                          5.935                     
                         arrival time                          -5.798                     
  -------------------------------------------------------------------
                         slack                                  0.137                     

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[403]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.078ns (2.347%)  route 3.245ns (97.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 6.617 - 3.749 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.171ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.155ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.317     2.460    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X47Y151        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y151        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.538 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/Q
                         net (fo=208, routed)         3.245     5.783    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2
    SLICE_X53Y203        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[403]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.162     6.617    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X53Y203        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[403]/C
                         clock pessimism             -0.547     6.070                     
                         clock uncertainty           -0.069     6.001                     
    SLICE_X53Y203        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     5.927    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[403]
  -------------------------------------------------------------------
                         required time                          5.927                     
                         arrival time                          -5.783                     
  -------------------------------------------------------------------
                         slack                                  0.144                     

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[411]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.078ns (2.347%)  route 3.245ns (97.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 6.617 - 3.749 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.171ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.155ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.317     2.460    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X47Y151        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y151        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.538 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/Q
                         net (fo=208, routed)         3.245     5.783    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2
    SLICE_X53Y203        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[411]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.162     6.617    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X53Y203        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[411]/C
                         clock pessimism             -0.547     6.070                     
                         clock uncertainty           -0.069     6.001                     
    SLICE_X53Y203        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     5.927    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[411]
  -------------------------------------------------------------------
                         required time                          5.927                     
                         arrival time                          -5.783                     
  -------------------------------------------------------------------
                         slack                                  0.144                     

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[467]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.078ns (2.347%)  route 3.245ns (97.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 6.617 - 3.749 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.171ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.155ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.317     2.460    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X47Y151        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y151        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.538 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/Q
                         net (fo=208, routed)         3.245     5.783    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2
    SLICE_X53Y203        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[467]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.162     6.617    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X53Y203        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[467]/C
                         clock pessimism             -0.547     6.070                     
                         clock uncertainty           -0.069     6.001                     
    SLICE_X53Y203        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     5.927    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[467]
  -------------------------------------------------------------------
                         required time                          5.927                     
                         arrival time                          -5.783                     
  -------------------------------------------------------------------
                         slack                                  0.144                     

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[475]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.078ns (2.347%)  route 3.245ns (97.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 6.617 - 3.749 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.171ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.155ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.317     2.460    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X47Y151        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y151        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.538 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/Q
                         net (fo=208, routed)         3.245     5.783    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2
    SLICE_X53Y203        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[475]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.162     6.617    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X53Y203        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[475]/C
                         clock pessimism             -0.547     6.070                     
                         clock uncertainty           -0.069     6.001                     
    SLICE_X53Y203        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074     5.927    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[475]
  -------------------------------------------------------------------
                         required time                          5.927                     
                         arrival time                          -5.783                     
  -------------------------------------------------------------------
                         slack                                  0.144                     

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.174ns (5.098%)  route 3.239ns (94.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 6.617 - 3.749 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.171ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.155ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.317     2.460    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X47Y151        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y151        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/Q
                         net (fo=208, routed)         3.224     5.762    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2
    SLICE_X52Y201                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[393]_i_1/I2
    SLICE_X52Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     5.858 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[393]_i_1/O
                         net (fo=1, routed)           0.015     5.873    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[393]
    SLICE_X52Y201        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[393]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.162     6.617    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X52Y201        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[393]/C
                         clock pessimism             -0.547     6.070                     
                         clock uncertainty           -0.069     6.001                     
    SLICE_X52Y201        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.026    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[393]
  -------------------------------------------------------------------
                         required time                          6.026                     
                         arrival time                          -5.873                     
  -------------------------------------------------------------------
                         slack                                  0.153                     

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[412]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.128ns (3.762%)  route 3.274ns (96.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 6.617 - 3.749 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.171ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.155ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.317     2.460    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X47Y151        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y151        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/Q
                         net (fo=208, routed)         3.224     5.762    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2
    SLICE_X52Y201                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[412]_i_1/I2
    SLICE_X52Y201        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.812 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[412]_i_1/O
                         net (fo=1, routed)           0.050     5.862    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[412]
    SLICE_X52Y201        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[412]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.162     6.617    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X52Y201        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[412]/C
                         clock pessimism             -0.547     6.070                     
                         clock uncertainty           -0.069     6.001                     
    SLICE_X52Y201        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.026    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[412]
  -------------------------------------------------------------------
                         required time                          6.026                     
                         arrival time                          -5.862                     
  -------------------------------------------------------------------
                         slack                                  0.164                     

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ge_4_addr_bits.buf_rd_addr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.079ns (2.357%)  route 3.273ns (97.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 7.083 - 3.749 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.942ns (routing 0.854ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.777ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.942     3.030    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X122Y735       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X122Y735       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.109 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/Q
                         net (fo=580, routed)         3.273     6.382    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/wrQ_reg[1][8][0]
    SLICE_X122Y708       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ge_4_addr_bits.buf_rd_addr_r_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.683     7.083    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/input_rst_mmcm_reg
    SLICE_X122Y708       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ge_4_addr_bits.buf_rd_addr_r_reg[1]/C
                         clock pessimism             -0.487     6.596                     
                         clock uncertainty           -0.069     6.528                     
    SLICE_X122Y708       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.553    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_buf/ge_4_addr_bits.buf_rd_addr_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.553                     
                         arrival time                          -6.382                     
  -------------------------------------------------------------------
                         slack                                  0.171                     

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[464]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.176ns (5.184%)  route 3.219ns (94.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 6.617 - 3.749 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.171ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.155ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.317     2.460    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X47Y151        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y151        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_reg_replica_2/Q
                         net (fo=208, routed)         3.170     5.708    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2
    SLICE_X52Y201                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[464]_i_1/I2
    SLICE_X52Y201        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     5.806 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[464]_i_1/O
                         net (fo=1, routed)           0.049     5.855    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[464]
    SLICE_X52Y201        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[464]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.162     6.617    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X52Y201        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[464]/C
                         clock pessimism             -0.547     6.070                     
                         clock uncertainty           -0.069     6.001                     
    SLICE_X52Y201        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.026    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[464]
  -------------------------------------------------------------------
                         required time                          6.026                     
                         arrival time                          -5.855                     
  -------------------------------------------------------------------
                         slack                                  0.171                     

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[458]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.311ns (9.370%)  route 3.008ns (90.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 6.526 - 3.749 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.171ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.155ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.302     2.445    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/input_rst_mmcm_reg
    RAMB18_X4Y58         RAMB18E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X4Y58         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     2.660 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[5]
                         net (fo=82, routed)          2.990     5.650    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in7_in
    SLICE_X56Y199                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[458]_i_1/I2
    SLICE_X56Y199        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.096     5.746 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[458]_i_1/O
                         net (fo=1, routed)           0.018     5.764    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_119
    SLICE_X56Y199        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[458]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.071     6.526    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X56Y199        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[458]/C
                         clock pessimism             -0.547     5.979                     
                         clock uncertainty           -0.069     5.910                     
    SLICE_X56Y199        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.935    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[458]
  -------------------------------------------------------------------
                         required time                          5.935                     
                         arrival time                          -5.764                     
  -------------------------------------------------------------------
                         slack                                  0.171                     

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
                            (rising edge-triggered cell RXTX_BITSLICE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[450]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.655ns (20.279%)  route 2.575ns (79.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 7.276 - 3.749 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.130ns (routing 0.871ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.793ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.130     3.340    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/div_clk
    BITSLICE_RX_TX_X0Y373
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
  -------------------------------------------------------------------    ----------------------------------
    BITSLICE_RX_TX_X0Y373
                         RXTX_BITSLICE (Prop_RXTX_BITSLICE_BITSLICE_RX_TX_FIFO_RD_CLK_Q[2])
                                                      0.655     3.995 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/Q[2]
                         net (fo=2, routed)           2.575     6.570    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[109]_0[450]
    SLICE_X65Y537        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[450]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.753     7.276    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X65Y537        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[450]/C
                         clock pessimism             -0.487     6.790                     
                         clock uncertainty           -0.069     6.721                     
    SLICE_X65Y537        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.746    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[450]
  -------------------------------------------------------------------
                         required time                          6.746                     
                         arrival time                          -6.570                     
  -------------------------------------------------------------------
                         slack                                  0.176                     

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.079ns (2.408%)  route 3.202ns (97.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.690ns = ( 7.438 - 3.749 ) 
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 0.871ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.793ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.146     3.356    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X53Y533        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y533        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/Q
                         net (fo=806, routed)         3.202     6.637    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1
    SLICE_X53Y564        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[41]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.915     7.438    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X53Y564        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[41]/C
                         clock pessimism             -0.479     6.960                     
                         clock uncertainty           -0.069     6.891                     
    SLICE_X53Y564        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     6.817    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[41]
  -------------------------------------------------------------------
                         required time                          6.817                     
                         arrival time                          -6.637                     
  -------------------------------------------------------------------
                         slack                                  0.180                     

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.079ns (2.410%)  route 3.199ns (97.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 7.437 - 3.749 ) 
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 0.871ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.793ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.146     3.356    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X53Y533        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y533        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/Q
                         net (fo=806, routed)         3.199     6.634    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1
    SLICE_X53Y564        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[25]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.914     7.437    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X53Y564        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[25]/C
                         clock pessimism             -0.479     6.959                     
                         clock uncertainty           -0.069     6.890                     
    SLICE_X53Y564        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074     6.816    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[25]
  -------------------------------------------------------------------
                         required time                          6.816                     
                         arrival time                          -6.634                     
  -------------------------------------------------------------------
                         slack                                  0.182                     

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.079ns (2.410%)  route 3.199ns (97.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 7.437 - 3.749 ) 
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 0.871ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.793ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.146     3.356    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X53Y533        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y533        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/Q
                         net (fo=806, routed)         3.199     6.634    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1
    SLICE_X53Y564        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[29]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.914     7.437    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X53Y564        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[29]/C
                         clock pessimism             -0.479     6.959                     
                         clock uncertainty           -0.069     6.890                     
    SLICE_X53Y564        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074     6.816    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[29]
  -------------------------------------------------------------------
                         required time                          6.816                     
                         arrival time                          -6.634                     
  -------------------------------------------------------------------
                         slack                                  0.182                     

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.079ns (2.410%)  route 3.199ns (97.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 7.437 - 3.749 ) 
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 0.871ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.793ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.146     3.356    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X53Y533        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y533        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1_reg/Q
                         net (fo=806, routed)         3.199     6.634    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1
    SLICE_X53Y564        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[35]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.914     7.437    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X53Y564        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[35]/C
                         clock pessimism             -0.479     6.959                     
                         clock uncertainty           -0.069     6.890                     
    SLICE_X53Y564        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074     6.816    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[35]
  -------------------------------------------------------------------
                         required time                          6.816                     
                         arrival time                          -6.634                     
  -------------------------------------------------------------------
                         slack                                  0.182                     

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.080ns (2.491%)  route 3.131ns (97.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 7.118 - 3.749 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.854ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.777ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.006     3.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X112Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y780       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.174 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         3.131     6.305    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/wrDataVal_reg
    SLICE_X115Y716       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[13]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.718     7.118    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X115Y716       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[13]/C
                         clock pessimism             -0.487     6.631                     
                         clock uncertainty           -0.069     6.563                     
    SLICE_X115Y716       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     6.489    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.489                     
                         arrival time                          -6.305                     
  -------------------------------------------------------------------
                         slack                                  0.184                     

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.080ns (2.491%)  route 3.131ns (97.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 7.118 - 3.749 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.854ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.777ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.006     3.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X112Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y780       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.174 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         3.131     6.305    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/wrDataVal_reg
    SLICE_X115Y716       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[9]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.718     7.118    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X115Y716       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[9]/C
                         clock pessimism             -0.487     6.631                     
                         clock uncertainty           -0.069     6.563                     
    SLICE_X115Y716       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     6.489    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.489                     
                         arrival time                          -6.305                     
  -------------------------------------------------------------------
                         slack                                  0.184                     

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.080ns (2.491%)  route 3.131ns (97.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 7.118 - 3.749 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.854ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.777ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.006     3.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X112Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y780       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.174 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         3.131     6.305    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/wrDataVal_reg
    SLICE_X115Y716       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[12]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.718     7.118    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X115Y716       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[12]/C
                         clock pessimism             -0.487     6.631                     
                         clock uncertainty           -0.069     6.563                     
    SLICE_X115Y716       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     6.489    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.489                     
                         arrival time                          -6.305                     
  -------------------------------------------------------------------
                         slack                                  0.184                     

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.080ns (2.491%)  route 3.131ns (97.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 7.118 - 3.749 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.854ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.777ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.006     3.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X112Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y780       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.174 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         3.131     6.305    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/wrDataVal_reg
    SLICE_X115Y716       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[8]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.718     7.118    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X115Y716       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[8]/C
                         clock pessimism             -0.487     6.631                     
                         clock uncertainty           -0.069     6.563                     
    SLICE_X115Y716       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     6.489    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.489                     
                         arrival time                          -6.305                     
  -------------------------------------------------------------------
                         slack                                  0.184                     

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.130ns (3.927%)  route 3.180ns (96.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 7.128 - 3.749 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.854ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.777ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.006     3.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X112Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y780       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.174 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         3.131     6.305    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/wrDataVal
    SLICE_X114Y716                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg[4]_i_1__51/I4
    SLICE_X114Y716       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     6.355 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg[4]_i_1__51/O
                         net (fo=1, routed)           0.049     6.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg[4]_i_1__51_n_0
    SLICE_X114Y716       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.728     7.128    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X114Y716       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]/C
                         clock pessimism             -0.487     6.641                     
                         clock uncertainty           -0.069     6.573                     
    SLICE_X114Y716       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.598    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.598                     
                         arrival time                          -6.404                     
  -------------------------------------------------------------------
                         slack                                  0.194                     

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.079ns (2.414%)  route 3.194ns (97.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 7.301 - 3.749 ) 
    Source Clock Delay      (SCD):    3.216ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.871ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.793ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.006     3.216    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X56Y412        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y412        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=610, routed)         3.194     6.489    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/ADDRH1
    SLICE_X60Y414        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMA/WADR1
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.778     7.301    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/WCLK
    SLICE_X60Y414        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMA/CLK
                         clock pessimism             -0.435     6.866                     
                         clock uncertainty           -0.069     6.797                     
    SLICE_X60Y414        RAMD32 (Setup_A5LUT_SLICEM_CLK_WADR1)
                                                     -0.114     6.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMA
  -------------------------------------------------------------------
                         required time                          6.683                     
                         arrival time                          -6.489                     
  -------------------------------------------------------------------
                         slack                                  0.194                     

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.079ns (2.414%)  route 3.194ns (97.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 7.301 - 3.749 ) 
    Source Clock Delay      (SCD):    3.216ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.871ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.793ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.006     3.216    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X56Y412        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y412        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=610, routed)         3.194     6.489    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/ADDRH1
    SLICE_X60Y414        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMA_D1/WADR1
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.778     7.301    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/WCLK
    SLICE_X60Y414        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMA_D1/CLK
                         clock pessimism             -0.435     6.866                     
                         clock uncertainty           -0.069     6.797                     
    SLICE_X60Y414        RAMD32 (Setup_A6LUT_SLICEM_CLK_WADR1)
                                                     -0.114     6.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMA_D1
  -------------------------------------------------------------------
                         required time                          6.683                     
                         arrival time                          -6.489                     
  -------------------------------------------------------------------
                         slack                                  0.194                     

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.079ns (2.414%)  route 3.194ns (97.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 7.301 - 3.749 ) 
    Source Clock Delay      (SCD):    3.216ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.871ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.793ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.006     3.216    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X56Y412        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y412        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=610, routed)         3.194     6.489    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/ADDRH1
    SLICE_X60Y414        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMB/WADR1
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.778     7.301    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/WCLK
    SLICE_X60Y414        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMB/CLK
                         clock pessimism             -0.435     6.866                     
                         clock uncertainty           -0.069     6.797                     
    SLICE_X60Y414        RAMD32 (Setup_B5LUT_SLICEM_CLK_WADR1)
                                                     -0.114     6.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMB
  -------------------------------------------------------------------
                         required time                          6.683                     
                         arrival time                          -6.489                     
  -------------------------------------------------------------------
                         slack                                  0.194                     

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.079ns (2.414%)  route 3.194ns (97.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 7.301 - 3.749 ) 
    Source Clock Delay      (SCD):    3.216ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.871ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.793ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.006     3.216    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X56Y412        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y412        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=610, routed)         3.194     6.489    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/ADDRH1
    SLICE_X60Y414        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMB_D1/WADR1
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.778     7.301    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/WCLK
    SLICE_X60Y414        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMB_D1/CLK
                         clock pessimism             -0.435     6.866                     
                         clock uncertainty           -0.069     6.797                     
    SLICE_X60Y414        RAMD32 (Setup_B6LUT_SLICEM_CLK_WADR1)
                                                     -0.114     6.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMB_D1
  -------------------------------------------------------------------
                         required time                          6.683                     
                         arrival time                          -6.489                     
  -------------------------------------------------------------------
                         slack                                  0.194                     

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.079ns (2.414%)  route 3.194ns (97.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 7.301 - 3.749 ) 
    Source Clock Delay      (SCD):    3.216ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.871ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.793ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.006     3.216    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X56Y412        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y412        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=610, routed)         3.194     6.489    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/ADDRH1
    SLICE_X60Y414        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMC/WADR1
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.778     7.301    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/WCLK
    SLICE_X60Y414        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMC/CLK
                         clock pessimism             -0.435     6.866                     
                         clock uncertainty           -0.069     6.797                     
    SLICE_X60Y414        RAMD32 (Setup_C5LUT_SLICEM_CLK_WADR1)
                                                     -0.114     6.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_210_215/RAMC
  -------------------------------------------------------------------
                         required time                          6.683                     
                         arrival time                          -6.489                     
  -------------------------------------------------------------------
                         slack                                  0.194                     

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.080ns (2.517%)  route 3.099ns (97.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 7.126 - 3.749 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.854ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.777ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.006     3.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X112Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y780       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.174 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         3.099     6.273    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/wrDataVal_reg
    SLICE_X112Y715       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[10]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.726     7.126    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X112Y715       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[10]/C
                         clock pessimism             -0.487     6.639                     
                         clock uncertainty           -0.069     6.571                     
    SLICE_X112Y715       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     6.497    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.497                     
                         arrival time                          -6.273                     
  -------------------------------------------------------------------
                         slack                                  0.224                     

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.080ns (2.517%)  route 3.099ns (97.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 7.126 - 3.749 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.854ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.777ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.006     3.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X112Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y780       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.174 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         3.099     6.273    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/wrDataVal_reg
    SLICE_X112Y715       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[11]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.726     7.126    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X112Y715       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[11]/C
                         clock pessimism             -0.487     6.639                     
                         clock uncertainty           -0.069     6.571                     
    SLICE_X112Y715       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     6.497    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.497                     
                         arrival time                          -6.273                     
  -------------------------------------------------------------------
                         slack                                  0.224                     

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.080ns (2.517%)  route 3.099ns (97.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 7.126 - 3.749 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.854ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.777ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.006     3.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X112Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y780       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.174 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg/Q
                         net (fo=864, routed)         3.099     6.273    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/wrDataVal_reg
    SLICE_X112Y715       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.726     7.126    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X112Y715       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]/C
                         clock pessimism             -0.487     6.639                     
                         clock uncertainty           -0.069     6.571                     
    SLICE_X112Y715       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     6.497    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.497                     
                         arrival time                          -6.273                     
  -------------------------------------------------------------------
                         slack                                  0.224                     

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/in_q_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.079ns (2.502%)  route 3.079ns (97.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 6.545 - 3.749 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.155ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.292     2.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/c0_ddr4_ui_clk
    SLICE_X77Y266        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X77Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.514 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         3.079     5.593    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/c0_ddr4_ui_clk_sync_rst
    SLICE_X80Y150        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/in_q_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.090     6.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/CLK
    SLICE_X80Y150        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/in_q_reg[1]/C
                         clock pessimism             -0.547     5.998                     
                         clock uncertainty           -0.069     5.929                     
    SLICE_X80Y150        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.863    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/in_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.863                     
                         arrival time                          -5.593                     
  -------------------------------------------------------------------
                         slack                                  0.270                     

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/sync_out_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.079ns (2.502%)  route 3.079ns (97.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 6.545 - 3.749 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.155ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.292     2.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/c0_ddr4_ui_clk
    SLICE_X77Y266        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X77Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.514 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         3.079     5.593    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/c0_ddr4_ui_clk_sync_rst
    SLICE_X80Y150        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/sync_out_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.090     6.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/CLK
    SLICE_X80Y150        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/sync_out_reg[1]/C
                         clock pessimism             -0.547     5.998                     
                         clock uncertainty           -0.069     5.929                     
    SLICE_X80Y150        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     5.863    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/sync_out_reg[1]
  -------------------------------------------------------------------
                         required time                          5.863                     
                         arrival time                          -5.593                     
  -------------------------------------------------------------------
                         slack                                  0.270                     

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.131ns (4.033%)  route 3.117ns (95.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 7.386 - 3.749 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.175ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.638ns
    Common Clock Delay      (CCD):    2.474ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.949ns (routing 0.854ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.777ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.949     3.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/c0_ddr4_ui_clk
    SLICE_X112Y660       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y660       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.117 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/Q
                         net (fo=4, routed)           1.968     5.085    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/c0_ddr4_ui_clk_sync_rst
    SLR Crossing[2->1]   
    SLICE_X81Y575                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/I0
    SLICE_X81Y575        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.136 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/O
                         net (fo=4, routed)           1.149     6.285    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/div_clk_rst_r1_reg
    SLR Crossing[1->2]   
    SLICE_X80Y633        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.986     7.386    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X80Y633        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/C
                         clock pessimism             -0.483     6.903                     
                         inter-SLR compensation      -0.175     6.729                     
                         clock uncertainty           -0.069     6.660                     
    SLICE_X80Y633        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     6.594    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.594                     
                         arrival time                          -6.285                     
  -------------------------------------------------------------------
                         slack                                  0.309                     

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.131ns (4.033%)  route 3.117ns (95.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 7.386 - 3.749 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.175ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.638ns
    Common Clock Delay      (CCD):    2.474ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.949ns (routing 0.854ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.777ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.949     3.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/c0_ddr4_ui_clk
    SLICE_X112Y660       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y660       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.117 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/Q
                         net (fo=4, routed)           1.968     5.085    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/c0_ddr4_ui_clk_sync_rst
    SLR Crossing[2->1]   
    SLICE_X81Y575                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/I0
    SLICE_X81Y575        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.136 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/O
                         net (fo=4, routed)           1.149     6.285    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/div_clk_rst_r1_reg
    SLR Crossing[1->2]   
    SLICE_X80Y633        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.986     7.386    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X80Y633        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
                         clock pessimism             -0.483     6.903                     
                         inter-SLR compensation      -0.175     6.729                     
                         clock uncertainty           -0.069     6.660                     
    SLICE_X80Y633        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066     6.594    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.594                     
                         arrival time                          -6.285                     
  -------------------------------------------------------------------
                         slack                                  0.309                     

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/sync_out_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.079ns (2.585%)  route 2.977ns (97.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 6.549 - 3.749 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.155ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.292     2.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/c0_ddr4_ui_clk
    SLICE_X77Y266        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X77Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.514 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         2.977     5.491    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/c0_ddr4_ui_clk_sync_rst
    SLICE_X81Y151        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/sync_out_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.094     6.549    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/CLK
    SLICE_X81Y151        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/sync_out_reg[4]/C
                         clock pessimism             -0.547     6.002                     
                         clock uncertainty           -0.069     5.933                     
    SLICE_X81Y151        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.867    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/sync_out_reg[4]
  -------------------------------------------------------------------
                         required time                          5.867                     
                         arrival time                          -5.491                     
  -------------------------------------------------------------------
                         slack                                  0.376                     

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/in_q_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.079ns (2.600%)  route 2.960ns (97.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 6.558 - 3.749 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.155ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.292     2.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/c0_ddr4_ui_clk
    SLICE_X77Y266        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X77Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.514 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         2.960     5.474    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/c0_ddr4_ui_clk_sync_rst
    SLICE_X80Y148        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/in_q_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.103     6.558    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/CLK
    SLICE_X80Y148        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/in_q_reg[3]/C
                         clock pessimism             -0.547     6.011                     
                         clock uncertainty           -0.069     5.942                     
    SLICE_X80Y148        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.876    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/in_q_reg[3]
  -------------------------------------------------------------------
                         required time                          5.876                     
                         arrival time                          -5.474                     
  -------------------------------------------------------------------
                         slack                                  0.402                     

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/sync_out_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.079ns (2.600%)  route 2.960ns (97.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 6.558 - 3.749 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.155ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.292     2.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/c0_ddr4_ui_clk
    SLICE_X77Y266        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X77Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.514 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         2.960     5.474    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/c0_ddr4_ui_clk_sync_rst
    SLICE_X80Y148        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/sync_out_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.103     6.558    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/CLK
    SLICE_X80Y148        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/sync_out_reg[3]/C
                         clock pessimism             -0.547     6.011                     
                         clock uncertainty           -0.069     5.942                     
    SLICE_X80Y148        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     5.876    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/sync_out_reg[3]
  -------------------------------------------------------------------
                         required time                          5.876                     
                         arrival time                          -5.474                     
  -------------------------------------------------------------------
                         slack                                  0.402                     

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        3.251ns  (logic 0.131ns (4.030%)  route 3.120ns (95.970%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y660                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
    SLICE_X112Y660       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/Q
                         net (fo=4, routed)           1.968     2.048    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/c0_ddr4_ui_clk_sync_rst
    SLR Crossing[2->1]   
    SLICE_X81Y575                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/I0
    SLICE_X81Y575        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     2.099 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/O
                         net (fo=4, routed)           1.152     3.251    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/div_clk_rst_r1_reg
    SLR Crossing[1->2]   
    SLICE_X80Y633        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X80Y633        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     3.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683                     
                         arrival time                          -3.251                     
  -------------------------------------------------------------------
                         slack                                  0.432                     

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        3.251ns  (logic 0.131ns (4.030%)  route 3.120ns (95.970%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y660                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
    SLICE_X112Y660       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/Q
                         net (fo=4, routed)           1.968     2.048    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/c0_ddr4_ui_clk_sync_rst
    SLR Crossing[2->1]   
    SLICE_X81Y575                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/I0
    SLICE_X81Y575        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     2.099 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/O
                         net (fo=4, routed)           1.152     3.251    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/div_clk_rst_r1_reg
    SLR Crossing[1->2]   
    SLICE_X80Y633        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X80Y633        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     3.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683                     
                         arrival time                          -3.251                     
  -------------------------------------------------------------------
                         slack                                  0.432                     

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.152ns (5.028%)  route 2.871ns (94.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 6.614 - 3.749 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.082ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.866ns
    Common Clock Delay      (CCD):    2.316ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.292     2.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/c0_ddr4_ui_clk
    SLICE_X77Y266        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X77Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.514 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         1.380     3.894    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/div_clk_rst_r1_reg_0
    SLR Crossing[0->1]   
    SLICE_X77Y357                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/I0
    SLICE_X77Y357        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.967 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/O
                         net (fo=4, routed)           1.491     5.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/div_clk_rst_r1_reg
    SLR Crossing[1->0]   
    SLICE_X84Y283        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.159     6.614    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X84Y283        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/C
                         clock pessimism             -0.489     6.125                     
                         inter-SLR compensation      -0.082     6.043                     
                         clock uncertainty           -0.069     5.974                     
    SLICE_X84Y283        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.908    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.908                     
                         arrival time                          -5.458                     
  -------------------------------------------------------------------
                         slack                                  0.450                     

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.152ns (5.028%)  route 2.871ns (94.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 6.614 - 3.749 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.082ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.866ns
    Common Clock Delay      (CCD):    2.316ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.155ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.292     2.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/c0_ddr4_ui_clk
    SLICE_X77Y266        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X77Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.514 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         1.380     3.894    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/div_clk_rst_r1_reg_0
    SLR Crossing[0->1]   
    SLICE_X77Y357                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/I0
    SLICE_X77Y357        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.967 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/O
                         net (fo=4, routed)           1.491     5.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/div_clk_rst_r1_reg
    SLR Crossing[1->0]   
    SLICE_X84Y283        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.159     6.614    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X84Y283        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
                         clock pessimism             -0.489     6.125                     
                         inter-SLR compensation      -0.082     6.043                     
                         clock uncertainty           -0.069     5.974                     
    SLICE_X84Y283        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     5.908    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]
  -------------------------------------------------------------------
                         required time                          5.908                     
                         arrival time                          -5.458                     
  -------------------------------------------------------------------
                         slack                                  0.450                     

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/in_q_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.079ns (2.704%)  route 2.843ns (97.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 6.554 - 3.749 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.171ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.155ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.292     2.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/c0_ddr4_ui_clk
    SLICE_X77Y266        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X77Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.514 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         2.843     5.357    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/c0_ddr4_ui_clk_sync_rst
    SLICE_X84Y151        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/in_q_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.099     6.554    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/CLK
    SLICE_X84Y151        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/in_q_reg[4]/C
                         clock pessimism             -0.547     6.007                     
                         clock uncertainty           -0.069     5.938                     
    SLICE_X84Y151        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.872    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_TO_DDR_SYNC/in_q_reg[4]
  -------------------------------------------------------------------
                         required time                          5.872                     
                         arrival time                          -5.357                     
  -------------------------------------------------------------------
                         slack                                  0.515                     

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.080ns (4.251%)  route 1.802ns (95.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 6.608 - 3.749 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.145ns (routing 0.871ns, distribution 1.274ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.145     3.355    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X50Y524        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y524        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                         net (fo=9, routed)           1.802     5.237    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.102     6.427    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y57
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.608 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.117                     
                         clock uncertainty           -0.191     5.927                     
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     5.759    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.759                     
                         arrival time                          -5.237                     
  -------------------------------------------------------------------
                         slack                                  0.522                     

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.079ns (3.604%)  route 2.113ns (96.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 6.636 - 3.749 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.996ns (routing 0.871ns, distribution 1.125ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.996     3.206    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X59Y523        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y523        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           2.113     5.398    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.103     6.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y56
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     6.554 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     6.636 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.145                     
                         clock uncertainty           -0.191     5.955                     
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                     -0.018     5.937    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.937                     
                         arrival time                          -5.398                     
  -------------------------------------------------------------------
                         slack                                  0.539                     

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.079ns (4.220%)  route 1.793ns (95.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 6.620 - 3.749 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.119ns (routing 0.871ns, distribution 1.248ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.119     3.329    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y515        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y515        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=9, routed)           1.793     5.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.103     6.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y56
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.545 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.620 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.129                     
                         clock uncertainty           -0.191     5.939                     
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     5.799    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.799                     
                         arrival time                          -5.201                     
  -------------------------------------------------------------------
                         slack                                  0.598                     

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.081ns (4.180%)  route 1.857ns (95.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 5.793 - 3.749 ) 
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.174ns (routing 0.171ns, distribution 1.003ns)
  Clock Net Delay (Destination): 0.091ns (routing 0.083ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.174     2.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X55Y159        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y159        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.398 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                         net (fo=9, routed)           1.857     4.255    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.883     6.338    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.521 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.091     5.612    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.718 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.793 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.246                     
                         clock uncertainty           -0.191     5.055                     
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     4.887    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.887                     
                         arrival time                          -4.255                     
  -------------------------------------------------------------------
                         slack                                  0.632                     

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.079ns (3.576%)  route 2.130ns (96.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 5.950 - 3.749 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.172ns (routing 0.171ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.172     2.315    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X55Y172        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y172        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.394 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           2.130     4.524    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y55 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.883     6.338    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.521 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     5.618    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y8
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.735 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.810 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     5.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.950    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y55 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.403                     
                         clock uncertainty           -0.191     5.212                     
    BITSLICE_RX_TX_X0Y55 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.053     5.159    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.159                     
                         arrival time                          -4.524                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.079ns (4.081%)  route 1.857ns (95.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 6.469 - 3.749 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.006ns (routing 0.854ns, distribution 1.152ns)
  Clock Net Delay (Destination): 0.100ns (routing 0.089ns, distribution 0.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.006     3.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X112Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y780       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.173 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=9, routed)           1.857     5.030    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X1Y90
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.100     6.277    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y90
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y90
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.394 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y90
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.978                     
                         clock uncertainty           -0.191     5.787                     
    BITSLICE_CONTROL_X1Y90
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.672    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.672                     
                         arrival time                          -5.030                     
  -------------------------------------------------------------------
                         slack                                  0.643                     

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.079ns (4.345%)  route 1.739ns (95.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 6.617 - 3.749 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.119ns (routing 0.871ns, distribution 1.248ns)
  Clock Net Delay (Destination): 0.100ns (routing 0.089ns, distribution 0.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.119     3.329    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y515        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y515        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=9, routed)           1.739     5.147    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.100     6.425    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y58
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.542 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.617 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.126                     
                         clock uncertainty           -0.191     5.936                     
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     5.796    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.796                     
                         arrival time                          -5.147                     
  -------------------------------------------------------------------
                         slack                                  0.649                     

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.080ns (4.556%)  route 1.676ns (95.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 6.611 - 3.749 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.145ns (routing 0.871ns, distribution 1.274ns)
  Clock Net Delay (Destination): 0.105ns (routing 0.089ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.145     3.355    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X50Y524        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y524        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                         net (fo=9, routed)           1.676     5.111    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    BITSLICE_CONTROL_X0Y63
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.105     6.430    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y63
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y63
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.536 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y63
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.611 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.120                     
                         clock uncertainty           -0.191     5.930                     
    BITSLICE_CONTROL_X0Y63
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     5.762    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.762                     
                         arrival time                          -5.111                     
  -------------------------------------------------------------------
                         slack                                  0.651                     

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.078ns (3.588%)  route 2.096ns (96.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 5.949 - 3.749 ) 
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.207ns (routing 0.171ns, distribution 1.036ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.207     2.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X56Y177        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y177        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           2.096     4.524    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y67 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.883     6.338    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.521 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.094     5.615    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y10
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.807 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     5.936 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     5.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y67 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.402                     
                         clock uncertainty           -0.191     5.211                     
    BITSLICE_RX_TX_X0Y67 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.035     5.176    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.176                     
                         arrival time                          -4.524                     
  -------------------------------------------------------------------
                         slack                                  0.652                     

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.079ns (4.291%)  route 1.762ns (95.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 6.620 - 3.749 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.119ns (routing 0.871ns, distribution 1.248ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.119     3.329    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y515        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y515        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=9, routed)           1.762     5.170    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.103     6.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y56
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.545 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.620 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.129                     
                         clock uncertainty           -0.191     5.939                     
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.824    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.824                     
                         arrival time                          -5.170                     
  -------------------------------------------------------------------
                         slack                                  0.654                     

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.079ns (3.865%)  route 1.965ns (96.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 6.469 - 3.749 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.945ns (routing 0.854ns, distribution 1.091ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.945     3.033    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X130Y739       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y739       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.112 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                         net (fo=1, routed)           1.965     5.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.102     6.279    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y89
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     6.391 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     6.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.978                     
                         clock uncertainty           -0.191     5.787                     
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                     -0.049     5.738    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.738                     
                         arrival time                          -5.077                     
  -------------------------------------------------------------------
                         slack                                  0.662                     

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.080ns (4.614%)  route 1.654ns (95.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 6.603 - 3.749 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.145ns (routing 0.871ns, distribution 1.274ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.089ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.145     3.355    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X50Y524        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y524        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                         net (fo=9, routed)           1.654     5.089    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    BITSLICE_CONTROL_X0Y59
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.097     6.422    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y59
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y59
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.528 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y59
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.603 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.112                     
                         clock uncertainty           -0.191     5.922                     
    BITSLICE_CONTROL_X0Y59
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     5.754    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.754                     
                         arrival time                          -5.089                     
  -------------------------------------------------------------------
                         slack                                  0.665                     

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.079ns (3.831%)  route 1.983ns (96.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 6.469 - 3.749 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.925ns (routing 0.854ns, distribution 1.071ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.925     3.013    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X128Y742       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X128Y742       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.092 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.983     5.075    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.102     6.279    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y89
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     6.391 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     6.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.978                     
                         clock uncertainty           -0.191     5.787                     
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                     -0.047     5.740    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.740                     
                         arrival time                          -5.075                     
  -------------------------------------------------------------------
                         slack                                  0.666                     

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.079ns (3.588%)  route 2.123ns (96.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 6.652 - 3.749 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.967ns (routing 0.854ns, distribution 1.113ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.967     3.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X115Y744       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X115Y744       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.134 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.123     5.257    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X1Y710
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     6.334    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y109
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.515 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.639 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.013     6.652    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y710
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.173                     
                         clock uncertainty           -0.191     5.982                     
    BITSLICE_RX_TX_X1Y710
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.054     5.928    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.928                     
                         arrival time                          -5.257                     
  -------------------------------------------------------------------
                         slack                                  0.672                     

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.079ns (3.707%)  route 2.052ns (96.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 5.950 - 3.749 ) 
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.173ns (routing 0.171ns, distribution 1.002ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.173     2.316    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X55Y173        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y173        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.395 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.052     4.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y55 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.883     6.338    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.521 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     5.618    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y8
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.735 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.810 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     5.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.950    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y55 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.403                     
                         clock uncertainty           -0.191     5.212                     
    BITSLICE_RX_TX_X0Y55 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.084     5.128    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.128                     
                         arrival time                          -4.447                     
  -------------------------------------------------------------------
                         slack                                  0.681                     

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.079ns (3.919%)  route 1.937ns (96.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 6.799 - 3.749 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.159ns (routing 0.871ns, distribution 1.288ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.159     3.369    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X54Y491        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y491        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.448 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           1.937     5.385    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X0Y492
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.091     6.477    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y75
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y75
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.583 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y75
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.658 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y75
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     6.784 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.799    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y492
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.320                     
                         clock uncertainty           -0.191     6.130                     
    BITSLICE_RX_TX_X0Y492
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.060     6.070    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.070                     
                         arrival time                          -5.385                     
  -------------------------------------------------------------------
                         slack                                  0.685                     

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.079ns (3.950%)  route 1.921ns (96.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 6.749 - 3.749 ) 
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.146ns (routing 0.871ns, distribution 1.275ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.146     3.356    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X54Y483        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y483        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.921     5.356    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y375
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     6.427    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y57
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.608 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     6.734 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y7 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y375
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.491     6.258                     
                         clock uncertainty           -0.191     6.068                     
    BITSLICE_RX_TX_X0Y375
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.018     6.050    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.050                     
                         arrival time                          -5.356                     
  -------------------------------------------------------------------
                         slack                                  0.694                     

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.079ns (3.671%)  route 2.073ns (96.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 5.932 - 3.749 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.198ns (routing 0.171ns, distribution 1.027ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.198     2.341    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X57Y171        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y171        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.420 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           2.073     4.493    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y87 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.883     6.338    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.521 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     5.617    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.723 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.798 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     5.920 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.932    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y87 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.385                     
                         clock uncertainty           -0.191     5.194                     
    BITSLICE_RX_TX_X0Y87 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.006     5.188    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.188                     
                         arrival time                          -4.493                     
  -------------------------------------------------------------------
                         slack                                  0.695                     

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.079ns (4.014%)  route 1.889ns (95.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 6.620 - 3.749 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.001ns (routing 0.871ns, distribution 1.130ns)
  Clock Net Delay (Destination): 0.105ns (routing 0.089ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.001     3.211    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X63Y535        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y535        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.290 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.889     5.179    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    BITSLICE_CONTROL_X0Y63
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.105     6.430    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y63
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y63
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     6.542 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y63
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     6.620 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.129                     
                         clock uncertainty           -0.191     5.939                     
    BITSLICE_CONTROL_X0Y63
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                     -0.062     5.877    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.877                     
                         arrival time                          -5.179                     
  -------------------------------------------------------------------
                         slack                                  0.698                     

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.078ns (3.846%)  route 1.950ns (96.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 6.469 - 3.749 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.928ns (routing 0.854ns, distribution 1.074ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.928     3.016    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X127Y749       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X127Y749       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.094 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.950     5.044    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.102     6.279    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y89
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     6.391 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     6.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.978                     
                         clock uncertainty           -0.191     5.787                     
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                     -0.045     5.742    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.742                     
                         arrival time                          -5.044                     
  -------------------------------------------------------------------
                         slack                                  0.699                     

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.078ns (3.585%)  route 2.098ns (96.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 5.956 - 3.749 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.184ns (routing 0.171ns, distribution 1.013ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.184     2.327    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X56Y173        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y173        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.405 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.098     4.503    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.883     6.338    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.521 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     5.618    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y8
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.735 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.810 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.131     5.941 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.015     5.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.409                     
                         clock uncertainty           -0.191     5.218                     
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.011     5.207    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.207                     
                         arrival time                          -4.503                     
  -------------------------------------------------------------------
                         slack                                  0.704                     

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.179ns (7.752%)  route 2.130ns (92.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns = ( 5.108 - 3.332 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.171ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.226     2.148    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X130Y661       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y661       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.229 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.857     4.086    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X112Y760                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X112Y760       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.184 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.273     4.457    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X112Y762       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.003     5.108    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y762       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.165     5.273                     
                         clock uncertainty           -0.035     5.237                     
    SLICE_X112Y762       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     5.163    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          5.163                     
                         arrival time                          -4.457                     
  -------------------------------------------------------------------
                         slack                                  0.707                     

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.179ns (7.752%)  route 2.130ns (92.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns = ( 5.108 - 3.332 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.171ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.226     2.148    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X130Y661       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y661       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.229 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.857     4.086    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X112Y760                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X112Y760       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.184 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.273     4.457    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X112Y762       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.003     5.108    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y762       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.165     5.273                     
                         clock uncertainty           -0.035     5.237                     
    SLICE_X112Y762       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     5.163    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          5.163                     
                         arrival time                          -4.457                     
  -------------------------------------------------------------------
                         slack                                  0.707                     

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.179ns (7.752%)  route 2.130ns (92.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns = ( 5.108 - 3.332 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.171ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.226     2.148    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X130Y661       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y661       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.229 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.857     4.086    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X112Y760                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X112Y760       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.184 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.273     4.457    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X112Y762       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.003     5.108    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y762       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.165     5.273                     
                         clock uncertainty           -0.035     5.237                     
    SLICE_X112Y762       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     5.163    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                          5.163                     
                         arrival time                          -4.457                     
  -------------------------------------------------------------------
                         slack                                  0.707                     

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.079ns (4.156%)  route 1.822ns (95.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 6.633 - 3.749 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.112ns (routing 0.871ns, distribution 1.241ns)
  Clock Net Delay (Destination): 0.100ns (routing 0.089ns, distribution 0.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.112     3.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X54Y513        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y513        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.401 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           1.822     5.223    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.100     6.425    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y58
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     6.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     6.633 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.142                     
                         clock uncertainty           -0.191     5.952                     
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                     -0.018     5.934    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.934                     
                         arrival time                          -5.223                     
  -------------------------------------------------------------------
                         slack                                  0.711                     

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.079ns (4.310%)  route 1.754ns (95.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns = ( 6.671 - 3.749 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.119ns (routing 0.871ns, distribution 1.248ns)
  Clock Net Delay (Destination): 0.093ns (routing 0.083ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.119     3.329    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y515        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y515        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=9, routed)           1.754     5.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y9 (CLOCK_ROOT)    net (fo=8, routed)           0.093     6.479    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y76
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.596 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.671 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.479     6.192                     
                         clock uncertainty           -0.191     6.002                     
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.887    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.887                     
                         arrival time                          -5.162                     
  -------------------------------------------------------------------
                         slack                                  0.725                     

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.078ns (4.021%)  route 1.862ns (95.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 5.947 - 3.749 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.311ns (routing 0.171ns, distribution 1.140ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.311     2.454    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X53Y176        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y176        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.532 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           1.862     4.394    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y69 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.883     6.338    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.521 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.094     5.615    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y10
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.807 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.127     5.934 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     5.947    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y69 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.400                     
                         clock uncertainty           -0.191     5.209                     
    BITSLICE_RX_TX_X0Y69 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.084     5.125    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.125                     
                         arrival time                          -4.394                     
  -------------------------------------------------------------------
                         slack                                  0.731                     

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.079ns (4.496%)  route 1.678ns (95.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 6.666 - 3.749 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.130ns (routing 0.871ns, distribution 1.259ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.130     3.340    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X53Y524        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y524        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.419 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=9, routed)           1.678     5.097    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y9 (CLOCK_ROOT)    net (fo=8, routed)           0.099     6.485    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y79
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.591 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.666 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.479     6.187                     
                         clock uncertainty           -0.191     5.997                     
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.153     5.844    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.844                     
                         arrival time                          -5.097                     
  -------------------------------------------------------------------
                         slack                                  0.747                     

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.079ns (4.182%)  route 1.810ns (95.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 6.469 - 3.749 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.994ns (routing 0.854ns, distribution 1.140ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.994     3.082    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X120Y775       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X120Y775       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.810     4.971    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    BITSLICE_CONTROL_X1Y93
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.102     6.279    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y93
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y93
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     6.391 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y93
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     6.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.978                     
                         clock uncertainty           -0.191     5.787                     
    BITSLICE_CONTROL_X1Y93
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                     -0.062     5.725    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.725                     
                         arrival time                          -4.971                     
  -------------------------------------------------------------------
                         slack                                  0.755                     

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.079ns (4.266%)  route 1.773ns (95.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 6.472 - 3.749 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.032ns (routing 0.854ns, distribution 1.178ns)
  Clock Net Delay (Destination): 0.105ns (routing 0.089ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.032     3.120    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X114Y786       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y786       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.199 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.773     4.972    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    BITSLICE_CONTROL_X1Y95
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.105     6.282    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y95
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y95
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     6.394 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y95
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     6.472 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.981                     
                         clock uncertainty           -0.191     5.790                     
    BITSLICE_CONTROL_X1Y95
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                     -0.062     5.728    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.728                     
                         arrival time                          -4.972                     
  -------------------------------------------------------------------
                         slack                                  0.757                     

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.076ns (3.736%)  route 1.958ns (96.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 5.949 - 3.749 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.204ns (routing 0.171ns, distribution 1.033ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.204     2.347    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X56Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y174        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.423 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.958     4.381    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y67 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.883     6.338    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.521 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.094     5.615    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y10
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.807 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     5.936 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     5.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y67 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.402                     
                         clock uncertainty           -0.191     5.211                     
    BITSLICE_RX_TX_X0Y67 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.071     5.140    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.140                     
                         arrival time                          -4.381                     
  -------------------------------------------------------------------
                         slack                                  0.759                     

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.078ns (3.730%)  route 2.013ns (96.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 5.947 - 3.749 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.206ns (routing 0.171ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.206     2.349    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X56Y175        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y175        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.427 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.013     4.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y69 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.883     6.338    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.521 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.094     5.615    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y10
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.807 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.127     5.934 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     5.947    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y69 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.400                     
                         clock uncertainty           -0.191     5.209                     
    BITSLICE_RX_TX_X0Y69 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.008     5.201    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.201                     
                         arrival time                          -4.440                     
  -------------------------------------------------------------------
                         slack                                  0.761                     

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.179ns (7.927%)  route 2.079ns (92.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 5.113 - 3.332 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.171ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.155ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.226     2.148    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X130Y661       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y661       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.229 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.857     4.086    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X112Y760                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X112Y760       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.184 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.222     4.406    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X112Y760       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.008     5.113    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y760       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.165     5.278                     
                         clock uncertainty           -0.035     5.242                     
    SLICE_X112Y760       FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074     5.168    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          5.168                     
                         arrival time                          -4.406                     
  -------------------------------------------------------------------
                         slack                                  0.763                     

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.079ns (4.066%)  route 1.864ns (95.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 6.795 - 3.749 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.152ns (routing 0.871ns, distribution 1.281ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.152     3.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X53Y499        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y499        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.441 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           1.864     5.305    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y489
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.091     6.477    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y75
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y75
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.583 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y75
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.658 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y75
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.782 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.795    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y489
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.316                     
                         clock uncertainty           -0.191     6.126                     
    BITSLICE_RX_TX_X0Y489
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.054     6.072    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.072                     
                         arrival time                          -5.305                     
  -------------------------------------------------------------------
                         slack                                  0.767                     

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.079ns (4.064%)  route 1.865ns (95.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 5.950 - 3.749 ) 
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.307ns (routing 0.171ns, distribution 1.136ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.307     2.450    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X54Y172        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y172        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.529 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           1.865     4.394    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X0Y55 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.883     6.338    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.521 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     5.618    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y8
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.735 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.810 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     5.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     5.950    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y55 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.403                     
                         clock uncertainty           -0.191     5.212                     
    BITSLICE_RX_TX_X0Y55 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.050     5.162    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.162                     
                         arrival time                          -4.394                     
  -------------------------------------------------------------------
                         slack                                  0.768                     

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.079ns (3.921%)  route 1.936ns (96.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 6.597 - 3.749 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.976ns (routing 0.854ns, distribution 1.122ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.976     3.064    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X115Y741       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X115Y741       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           1.936     5.079    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X1Y580
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     6.279    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y89
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.385 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.460 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.584 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y11 (CLOCK_ROOT)   net (fo=1, routed)           0.013     6.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y580
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.491     6.106                     
                         clock uncertainty           -0.191     5.915                     
    BITSLICE_RX_TX_X1Y580
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.054     5.861    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.861                     
                         arrival time                          -5.079                     
  -------------------------------------------------------------------
                         slack                                  0.783                     

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.078ns (4.561%)  route 1.632ns (95.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 6.651 - 3.749 ) 
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.153ns (routing 0.871ns, distribution 1.282ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.153     3.363    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X53Y483        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y483        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.441 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.632     5.073    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y69
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y8 (CLOCK_ROOT)    net (fo=8, routed)           0.102     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y69
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y69
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.576 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y69
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.651 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.436     6.215                     
                         clock uncertainty           -0.191     6.024                     
    BITSLICE_CONTROL_X0Y69
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     5.856    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.856                     
                         arrival time                          -5.073                     
  -------------------------------------------------------------------
                         slack                                  0.783                     

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.079ns (4.623%)  route 1.630ns (95.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.915ns = ( 6.663 - 3.749 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.130ns (routing 0.871ns, distribution 1.259ns)
  Clock Net Delay (Destination): 0.096ns (routing 0.083ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.130     3.340    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X53Y524        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y524        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.419 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=9, routed)           1.630     5.049    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y9 (CLOCK_ROOT)    net (fo=8, routed)           0.096     6.482    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y77
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.588 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.663 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.479     6.184                     
                         clock uncertainty           -0.191     5.994                     
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.153     5.841    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.841                     
                         arrival time                          -5.049                     
  -------------------------------------------------------------------
                         slack                                  0.792                     

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.079ns (4.112%)  route 1.842ns (95.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 6.803 - 3.749 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.154ns (routing 0.871ns, distribution 1.283ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.154     3.364    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X52Y497        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y497        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.443 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           1.842     5.285    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y515
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.485    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y79
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.591 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.666 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.790 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.803    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y515
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.324                     
                         clock uncertainty           -0.191     6.134                     
    BITSLICE_RX_TX_X0Y515
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.054     6.080    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.080                     
                         arrival time                          -5.285                     
  -------------------------------------------------------------------
                         slack                                  0.795                     

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.078ns (4.044%)  route 1.851ns (95.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 5.847 - 3.749 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.215ns (routing 0.171ns, distribution 1.044ns)
  Clock Net Delay (Destination): 0.094ns (routing 0.083ns, distribution 0.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.215     2.358    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X62Y140        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y140        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.436 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.851     4.287    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.907     6.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.545 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.094     5.639    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y26
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     5.765 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     5.847 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.300                     
                         clock uncertainty           -0.191     5.109                     
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                     -0.027     5.082    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.082                     
                         arrival time                          -4.287                     
  -------------------------------------------------------------------
                         slack                                  0.795                     

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.076ns (4.473%)  route 1.623ns (95.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 6.666 - 3.749 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.130ns (routing 0.871ns, distribution 1.259ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.130     3.340    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X53Y524        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y524        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.416 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=9, routed)           1.623     5.039    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y9 (CLOCK_ROOT)    net (fo=8, routed)           0.099     6.485    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y79
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.591 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.666 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.479     6.187                     
                         clock uncertainty           -0.191     5.997                     
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     5.839    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.839                     
                         arrival time                          -5.039                     
  -------------------------------------------------------------------
                         slack                                  0.800                     

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.080ns (4.662%)  route 1.636ns (95.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 6.473 - 3.749 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.044ns (routing 0.854ns, distribution 1.190ns)
  Clock Net Delay (Destination): 0.104ns (routing 0.089ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.044     3.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X113Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y780       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.212 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=9, routed)           1.636     4.848    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X1Y94
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.104     6.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y94
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y94
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.398 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y94
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.473 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.982                     
                         clock uncertainty           -0.191     5.791                     
    BITSLICE_CONTROL_X1Y94
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.144     5.647    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.647                     
                         arrival time                          -4.848                     
  -------------------------------------------------------------------
                         slack                                  0.800                     

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.079ns (3.932%)  route 1.930ns (96.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 6.612 - 3.749 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.948ns (routing 0.854ns, distribution 1.094ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.948     3.036    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X122Y724       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X122Y724       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.115 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.930     5.045    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y576
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.103     6.280    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y88
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.397 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.472 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.127     6.599 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y11 (CLOCK_ROOT)   net (fo=1, routed)           0.013     6.612    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y576
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.491     6.121                     
                         clock uncertainty           -0.191     5.930                     
    BITSLICE_RX_TX_X1Y576
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.085     5.845    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.845                     
                         arrival time                          -5.045                     
  -------------------------------------------------------------------
                         slack                                  0.801                     

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.079ns (4.119%)  route 1.839ns (95.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 6.488 - 3.749 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.968ns (routing 0.854ns, distribution 1.114ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.968     3.056    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X120Y751       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X120Y751       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.135 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.839     4.974    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.103     6.280    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y88
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     6.406 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     6.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.997                     
                         clock uncertainty           -0.191     5.806                     
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                     -0.027     5.779    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.779                     
                         arrival time                          -4.974                     
  -------------------------------------------------------------------
                         slack                                  0.806                     

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.079ns (4.145%)  route 1.827ns (95.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 6.801 - 3.749 ) 
    Source Clock Delay      (SCD):    3.374ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.164ns (routing 0.871ns, distribution 1.293ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.164     3.374    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X52Y491        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y491        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.453 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           1.827     5.280    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y504
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     6.482    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y77
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.588 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.663 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     6.788 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.801    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y504
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.322                     
                         clock uncertainty           -0.191     6.132                     
    BITSLICE_RX_TX_X0Y504
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.045     6.087    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.087                     
                         arrival time                          -5.280                     
  -------------------------------------------------------------------
                         slack                                  0.807                     

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.079ns (4.145%)  route 1.827ns (95.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 6.817 - 3.749 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.159ns (routing 0.871ns, distribution 1.288ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.159     3.369    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X51Y497        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X51Y497        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.448 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.827     5.275    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y499
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.093     6.479    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y76
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.596 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.671 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.131     6.802 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.817    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y499
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.338                     
                         clock uncertainty           -0.191     6.148                     
    BITSLICE_RX_TX_X0Y499
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.064     6.084    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.084                     
                         arrival time                          -5.275                     
  -------------------------------------------------------------------
                         slack                                  0.809                     

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.077ns (3.979%)  route 1.858ns (96.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 6.817 - 3.749 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.148ns (routing 0.871ns, distribution 1.277ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.148     3.358    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X53Y533        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y533        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           1.858     5.293    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y470
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     6.483    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y72
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y72
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.600 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y72
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.675 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y72
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     6.804 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.817    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y470
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.338                     
                         clock uncertainty           -0.191     6.148                     
    BITSLICE_RX_TX_X0Y470
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.046     6.102    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.102                     
                         arrival time                          -5.293                     
  -------------------------------------------------------------------
                         slack                                  0.809                     

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        2.850ns  (logic 0.152ns (5.333%)  route 2.698ns (94.667%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X77Y266                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
    SLICE_X77Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         1.380     1.459    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/div_clk_rst_r1_reg_0
    SLR Crossing[0->1]   
    SLICE_X77Y357                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/I0
    SLICE_X77Y357        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     1.532 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/O
                         net (fo=4, routed)           1.318     2.850    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/div_clk_rst_r1_reg
    SLR Crossing[1->0]   
    SLICE_X81Y284        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X81Y284        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     3.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683                     
                         arrival time                          -2.850                     
  -------------------------------------------------------------------
                         slack                                  0.833                     

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        2.850ns  (logic 0.152ns (5.333%)  route 2.698ns (94.667%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X77Y266                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
    SLICE_X77Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         1.380     1.459    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/div_clk_rst_r1_reg_0
    SLR Crossing[0->1]   
    SLICE_X77Y357                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/I0
    SLICE_X77Y357        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     1.532 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/O
                         net (fo=4, routed)           1.318     2.850    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/div_clk_rst_r1_reg
    SLR Crossing[1->0]   
    SLICE_X81Y284        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X81Y284        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     3.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683                     
                         arrival time                          -2.850                     
  -------------------------------------------------------------------
                         slack                                  0.833                     

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.079ns (4.791%)  route 1.570ns (95.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 5.825 - 3.749 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.293ns (routing 0.171ns, distribution 1.122ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.293     2.436    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y159        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y159        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.515 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=9, routed)           1.570     4.085    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.907     6.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.545 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.099     5.644    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y31
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.750 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.825 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.278                     
                         clock uncertainty           -0.191     5.087                     
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     4.929    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.929                     
                         arrival time                          -4.085                     
  -------------------------------------------------------------------
                         slack                                  0.844                     

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.079ns (4.140%)  route 1.829ns (95.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 5.816 - 3.749 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.193ns (routing 0.171ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.098ns (routing 0.083ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.193     2.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X58Y128        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X58Y128        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.415 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.829     4.244    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.872     6.327    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.510 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.098     5.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     5.734 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     5.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.497     5.319                     
                         clock uncertainty           -0.191     5.129                     
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                     -0.027     5.102    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.102                     
                         arrival time                          -4.244                     
  -------------------------------------------------------------------
                         slack                                  0.857                     

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.081ns (3.953%)  route 1.968ns (96.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 6.788 - 3.749 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.978ns (routing 0.871ns, distribution 1.107ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.978     3.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X71Y532        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X71Y532        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.269 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][5]/Q
                         net (fo=2, routed)           1.968     5.237    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_CKE[5]
    BITSLICE_RX_TX_X0Y424
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y65
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.576 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.651 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.775 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.788    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y424
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.349                     
                         clock uncertainty           -0.191     6.158                     
    BITSLICE_RX_TX_X0Y424
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.054     6.104    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.104                     
                         arrival time                          -5.237                     
  -------------------------------------------------------------------
                         slack                                  0.867                     

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.081ns (4.579%)  route 1.688ns (95.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 6.518 - 3.749 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.006ns (routing 0.854ns, distribution 1.152ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.006     3.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X112Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y780       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.175 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=9, routed)           1.688     4.863    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y13 (CLOCK_ROOT)   net (fo=8, routed)           0.099     6.337    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y111
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.443 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.518 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.436     6.082                     
                         clock uncertainty           -0.191     5.891                     
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     5.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.733                     
                         arrival time                          -4.863                     
  -------------------------------------------------------------------
                         slack                                  0.870                     

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.078ns (4.654%)  route 1.598ns (95.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 6.659 - 3.749 ) 
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.153ns (routing 0.871ns, distribution 1.282ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.089ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.153     3.363    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X53Y483        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y483        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.441 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.598     5.039    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y68
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y8 (CLOCK_ROOT)    net (fo=8, routed)           0.099     6.467    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y68
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y68
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.584 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y68
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.659 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.436     6.223                     
                         clock uncertainty           -0.191     6.032                     
    BITSLICE_CONTROL_X0Y68
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.917    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.917                     
                         arrival time                          -5.039                     
  -------------------------------------------------------------------
                         slack                                  0.878                     

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.078ns (4.281%)  route 1.744ns (95.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 5.834 - 3.749 ) 
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.201ns (routing 0.171ns, distribution 1.030ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.201     2.344    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X56Y165        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y165        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.422 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.744     4.166    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.907     6.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.545 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.099     5.644    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y31
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     5.756 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     5.834 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.287                     
                         clock uncertainty           -0.191     5.096                     
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                     -0.047     5.049    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.049                     
                         arrival time                          -4.166                     
  -------------------------------------------------------------------
                         slack                                  0.883                     

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.079ns (4.360%)  route 1.733ns (95.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 6.509 - 3.749 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.979ns (routing 0.854ns, distribution 1.125ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.083ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.979     3.067    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X112Y758       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y758       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.146 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.733     4.879    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.097     6.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y96
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.434 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.439     6.070                     
                         clock uncertainty           -0.191     5.879                     
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.764    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.764                     
                         arrival time                          -4.879                     
  -------------------------------------------------------------------
                         slack                                  0.885                     

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_main_a0 rise@8.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.428ns (6.431%)  route 6.227ns (93.569%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 13.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.223ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.935ns
    Common Clock Delay      (CCD):    4.449ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.817ns (routing 0.453ns, distribution 2.364ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.412ns, distribution 2.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.935    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y181                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=165221, routed)      2.817     5.780    boundary       WRAPPER_INST/CL/CL_OCL_SLV/clk_main_a0
    SLR Crossing[1->0]   
    SLICE_X106Y227       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     5.861 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/Q
                         net (fo=9, routed)           0.372     6.233    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg_n_0_[9]
    SLICE_X105Y236                                                    r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_tst_wr[15]_i_2/I2
    SLICE_X105Y236       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     6.366 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_tst_wr[15]_i_2/O
                         net (fo=52, routed)          3.188     9.554    reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_req_wr_addr_reg[9]
    SLR Crossing[0->1]   
    SLICE_X94Y428                                                     r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_rdata[2]_i_3/I2
    SLICE_X94Y428        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     9.590 r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_rdata[2]_i_3/O
                         net (fo=1, routed)           2.292    11.882    reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_D/pipe_reg[3][2]_0
    SLR Crossing[1->0]   
    SLICE_X103Y255                                                    r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_D/slv_rdata[2]_i_2/I4
    SLICE_X103Y255       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    11.971 r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_D/slv_rdata[2]_i_2/O
                         net (fo=1, routed)           0.326    12.297    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/pipe_reg[3][2]
    SLICE_X106Y249                                                    r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[2]_i_1/I0
    SLICE_X106Y249       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089    12.386 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[2]_i_1/O
                         net (fo=1, routed)           0.049    12.435    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[2]_i_1_n_0
    SLICE_X106Y249       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078     8.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    10.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.392    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y181                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=165221, routed)      2.519    13.935    boundary       WRAPPER_INST/CL/CL_OCL_SLV/clk_main_a0
    SLR Crossing[1->0]   
    SLICE_X106Y249       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[2]/C
                         clock pessimism             -0.351    13.584                     
                         inter-SLR compensation      -0.223    13.361                     
                         clock uncertainty           -0.058    13.303                     
    SLICE_X106Y249       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.328    reconfigurable   WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         13.328                     
                         arrival time                         -12.435                     
  -------------------------------------------------------------------
                         slack                                  0.893                     

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.315ns (14.536%)  route 1.852ns (85.464%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 6.190 - 3.332 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.321ns (routing 0.958ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.871ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.321     3.353    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X55Y414        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y414        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.432 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.122     3.554    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X55Y414                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I3
    SLICE_X55Y414        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.700 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.056     3.756    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X55Y414                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_i_1/I3
    SLICE_X55Y414        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     3.846 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           1.674     5.520    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X48Y522        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          1.973     6.190    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X48Y522        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.234     6.424                     
                         clock uncertainty           -0.035     6.389                     
    SLICE_X48Y522        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.414    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                          6.414                     
                         arrival time                          -5.520                     
  -------------------------------------------------------------------
                         slack                                  0.894                     

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_main_a0 rise@8.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 0.408ns (6.146%)  route 6.231ns (93.855%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 13.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.223ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.936ns
    Common Clock Delay      (CCD):    4.449ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.817ns (routing 0.453ns, distribution 2.364ns)
  Clock Net Delay (Destination): 2.520ns (routing 0.412ns, distribution 2.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.935    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y181                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=165221, routed)      2.817     5.780    boundary       WRAPPER_INST/CL/CL_OCL_SLV/clk_main_a0
    SLR Crossing[1->0]   
    SLICE_X106Y227       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     5.861 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/Q
                         net (fo=9, routed)           0.372     6.233    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg_n_0_[9]
    SLICE_X105Y236                                                    r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_tst_wr[15]_i_2/I2
    SLICE_X105Y236       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     6.366 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_tst_wr[15]_i_2/O
                         net (fo=52, routed)          3.199     9.565    reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_req_wr_addr_reg[9]
    SLR Crossing[0->1]   
    SLICE_X94Y429                                                     r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_rdata[12]_i_3/I2
    SLICE_X94Y429        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.687 r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_rdata[12]_i_3/O
                         net (fo=1, routed)           2.328    12.015    reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_D/pipe_reg[3][12]_0
    SLR Crossing[1->0]   
    SLICE_X103Y248                                                    r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_D/slv_rdata[12]_i_2/I4
    SLICE_X103Y248       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.051 r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_D/slv_rdata[12]_i_2/O
                         net (fo=1, routed)           0.283    12.334    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/pipe_reg[3][12]
    SLICE_X106Y245                                                    r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[12]_i_1/I0
    SLICE_X106Y245       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    12.370 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[12]_i_1/O
                         net (fo=1, routed)           0.049    12.419    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[12]_i_1_n_0
    SLICE_X106Y245       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078     8.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    10.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.392    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y181                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=165221, routed)      2.520    13.936    boundary       WRAPPER_INST/CL/CL_OCL_SLV/clk_main_a0
    SLR Crossing[1->0]   
    SLICE_X106Y245       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[12]/C
                         clock pessimism             -0.351    13.585                     
                         inter-SLR compensation      -0.223    13.362                     
                         clock uncertainty           -0.058    13.304                     
    SLICE_X106Y245       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.329    reconfigurable   WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         13.329                     
                         arrival time                         -12.419                     
  -------------------------------------------------------------------
                         slack                                  0.910                     

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_main_a0 rise@8.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 0.633ns (9.529%)  route 6.010ns (90.471%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 13.943 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.224ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.943ns
    Common Clock Delay      (CCD):    4.449ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.817ns (routing 0.453ns, distribution 2.364ns)
  Clock Net Delay (Destination): 2.527ns (routing 0.412ns, distribution 2.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.935    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y181                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=165221, routed)      2.817     5.780    boundary       WRAPPER_INST/CL/CL_OCL_SLV/clk_main_a0
    SLR Crossing[1->0]   
    SLICE_X106Y227       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     5.861 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/Q
                         net (fo=9, routed)           0.372     6.233    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg_n_0_[9]
    SLICE_X105Y236                                                    r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_tst_wr[15]_i_2/I2
    SLICE_X105Y236       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     6.366 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_tst_wr[15]_i_2/O
                         net (fo=52, routed)          3.350     9.716    reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_req_wr_addr_reg[9]
    SLR Crossing[0->1]   
    SLICE_X101Y429                                                    r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_rdata[15]_i_3/I2
    SLICE_X101Y429       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     9.839 r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_rdata[15]_i_3/O
                         net (fo=1, routed)           2.008    11.847    reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_D/pipe_reg[3][15]_0
    SLR Crossing[1->0]   
    SLICE_X103Y258                                                    r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_D/slv_rdata[15]_i_2/I4
    SLICE_X103Y258       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    11.997 r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_D/slv_rdata[15]_i_2/O
                         net (fo=1, routed)           0.231    12.228    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/pipe_reg[3][15]
    SLICE_X105Y254                                                    r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[15]_i_1/I0
    SLICE_X105Y254       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    12.374 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[15]_i_1/O
                         net (fo=1, routed)           0.049    12.423    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[15]_i_1_n_0
    SLICE_X105Y254       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078     8.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    10.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.392    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y181                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=165221, routed)      2.527    13.943    boundary       WRAPPER_INST/CL/CL_OCL_SLV/clk_main_a0
    SLR Crossing[1->0]   
    SLICE_X105Y254       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[15]/C
                         clock pessimism             -0.351    13.592                     
                         inter-SLR compensation      -0.224    13.368                     
                         clock uncertainty           -0.058    13.310                     
    SLICE_X105Y254       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.335    reconfigurable   WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         13.335                     
                         arrival time                         -12.423                     
  -------------------------------------------------------------------
                         slack                                  0.912                     

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.286ns (13.522%)  route 1.829ns (86.478%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 6.159 - 3.332 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.316ns (routing 0.958ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.871ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.316     3.348    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X55Y414        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y414        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.428 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           0.278     3.706    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X55Y414                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/I2
    SLICE_X55Y414        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.138     3.844 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.600     4.444    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X55Y414                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/I3
    SLICE_X55Y414        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     4.512 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.951     5.463    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X54Y446        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          1.942     6.159    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X54Y446        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.238     6.397                     
                         clock uncertainty           -0.035     6.362                     
    SLICE_X54Y446        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.387    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                          6.387                     
                         arrival time                          -5.463                     
  -------------------------------------------------------------------
                         slack                                  0.924                     

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.079ns (4.644%)  route 1.622ns (95.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 6.497 - 3.749 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.979ns (routing 0.854ns, distribution 1.125ns)
  Clock Net Delay (Destination): 0.096ns (routing 0.083ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.979     3.067    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X112Y758       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y758       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.146 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.622     4.768    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.096     6.316    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y97
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.422 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.497 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.439     6.058                     
                         clock uncertainty           -0.191     5.867                     
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     5.699    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.699                     
                         arrival time                          -4.768                     
  -------------------------------------------------------------------
                         slack                                  0.931                     

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.081ns (3.883%)  route 2.005ns (96.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 5.111 - 3.332 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.171ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.155ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.226     2.148    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X130Y661       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y661       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.229 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           2.005     4.234    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X112Y760       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.006     5.111    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y760       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.165     5.276                     
                         clock uncertainty           -0.035     5.240                     
    SLICE_X112Y760       FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.074     5.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          5.166                     
                         arrival time                          -4.234                     
  -------------------------------------------------------------------
                         slack                                  0.933                     

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.081ns (3.883%)  route 2.005ns (96.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 5.111 - 3.332 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.171ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.155ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.226     2.148    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X130Y661       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y661       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.229 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           2.005     4.234    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X112Y760       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.006     5.111    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y760       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.165     5.276                     
                         clock uncertainty           -0.035     5.240                     
    SLICE_X112Y760       FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.074     5.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                          5.166                     
                         arrival time                          -4.234                     
  -------------------------------------------------------------------
                         slack                                  0.933                     

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.081ns (3.883%)  route 2.005ns (96.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 5.111 - 3.332 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.171ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.155ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.226     2.148    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X130Y661       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y661       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.229 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           2.005     4.234    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X112Y760       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.006     5.111    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y760       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.165     5.276                     
                         clock uncertainty           -0.035     5.240                     
    SLICE_X112Y760       FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     5.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                          5.166                     
                         arrival time                          -4.234                     
  -------------------------------------------------------------------
                         slack                                  0.933                     

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_FROM_DDR_SYNC/in_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        2.839ns  (logic 0.079ns (2.783%)  route 2.760ns (97.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X77Y266                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
    SLICE_X77Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         2.760     2.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_FROM_DDR_SYNC/c0_ddr4_ui_clk_sync_rst
    SLICE_X89Y148        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_FROM_DDR_SYNC/in_q_reg[33]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X89Y148        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.774    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].SAVE_RST_FROM_DDR_SYNC/in_q_reg[33]
  -------------------------------------------------------------------
                         required time                          3.774                     
                         arrival time                          -2.839                     
  -------------------------------------------------------------------
                         slack                                  0.935                     

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.079ns (4.871%)  route 1.543ns (95.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 5.825 - 3.749 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.293ns (routing 0.171ns, distribution 1.122ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.293     2.436    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y159        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y159        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.515 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=9, routed)           1.543     4.058    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.907     6.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.545 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.099     5.644    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y31
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.750 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.825 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.278                     
                         clock uncertainty           -0.191     5.087                     
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.093     4.994    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.994                     
                         arrival time                          -4.058                     
  -------------------------------------------------------------------
                         slack                                  0.936                     

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.081ns (4.145%)  route 1.873ns (95.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 6.788 - 3.749 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.978ns (routing 0.871ns, distribution 1.107ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.978     3.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X71Y532        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X71Y532        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.269 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][1]/Q
                         net (fo=2, routed)           1.873     5.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_CKE[1]
    BITSLICE_RX_TX_X0Y424
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y65
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.576 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.651 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.775 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.788    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y424
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.349                     
                         clock uncertainty           -0.191     6.158                     
    BITSLICE_RX_TX_X0Y424
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.076     6.082    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.082                     
                         arrival time                          -5.142                     
  -------------------------------------------------------------------
                         slack                                  0.940                     

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.078ns (4.803%)  route 1.546ns (95.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 6.651 - 3.749 ) 
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.153ns (routing 0.871ns, distribution 1.282ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.153     3.363    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X53Y483        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y483        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.441 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.546     4.987    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y69
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y8 (CLOCK_ROOT)    net (fo=8, routed)           0.102     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y69
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y69
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.576 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y69
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.651 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.436     6.215                     
                         clock uncertainty           -0.191     6.024                     
    BITSLICE_CONTROL_X0Y69
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.093     5.931    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.931                     
                         arrival time                          -4.987                     
  -------------------------------------------------------------------
                         slack                                  0.944                     

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CS_n_dly_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.081ns (4.169%)  route 1.862ns (95.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 6.637 - 3.749 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.964ns (routing 0.854ns, distribution 1.110ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.964     3.052    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X118Y753       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CS_n_dly_reg[1][1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X118Y753       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.133 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CS_n_dly_reg[1][1]/Q
                         net (fo=1, routed)           1.862     4.995    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq7[1]
    BITSLICE_RX_TX_X1Y631
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     6.316    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y97
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.422 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.497 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.125     6.622 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.015     6.637    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y631
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.198                     
                         clock uncertainty           -0.191     6.007                     
    BITSLICE_RX_TX_X1Y631
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.056     5.951    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.951                     
                         arrival time                          -4.995                     
  -------------------------------------------------------------------
                         slack                                  0.956                     

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.079ns (5.016%)  route 1.496ns (94.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 5.799 - 3.749 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.280ns (routing 0.171ns, distribution 1.109ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.083ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.280     2.423    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X54Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y154        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.502 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.496     3.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.872     6.327    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.510 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.097     5.607    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.724 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.799 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.494     5.305                     
                         clock uncertainty           -0.191     5.114                     
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     4.958    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.958                     
                         arrival time                          -3.998                     
  -------------------------------------------------------------------
                         slack                                  0.960                     

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_main_a0 rise@8.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.521ns (7.917%)  route 6.060ns (92.083%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 13.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.225ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.948ns
    Common Clock Delay      (CCD):    4.449ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.817ns (routing 0.453ns, distribution 2.364ns)
  Clock Net Delay (Destination): 2.532ns (routing 0.412ns, distribution 2.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.935    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y181                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=165221, routed)      2.817     5.780    boundary       WRAPPER_INST/CL/CL_OCL_SLV/clk_main_a0
    SLR Crossing[1->0]   
    SLICE_X106Y227       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     5.861 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/Q
                         net (fo=9, routed)           0.372     6.233    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg_n_0_[9]
    SLICE_X105Y236                                                    r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_tst_wr[15]_i_2/I2
    SLICE_X105Y236       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     6.366 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_tst_wr[15]_i_2/O
                         net (fo=52, routed)          3.066     9.432    reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_req_wr_addr_reg[9]
    SLR Crossing[0->1]   
    SLICE_X97Y429                                                     r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_rdata[8]_i_3/I2
    SLICE_X97Y429        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     9.555 r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_rdata[8]_i_3/O
                         net (fo=1, routed)           2.326    11.881    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/pipe_reg[3][8]
    SLR Crossing[1->0]   
    SLICE_X103Y242                                                    r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[8]_i_2/I5
    SLICE_X103Y242       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149    12.030 f  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[8]_i_2/O
                         net (fo=1, routed)           0.246    12.276    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[8]_i_2_n_0
    SLICE_X105Y241                                                    f  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[8]_i_1/I2
    SLICE_X105Y241       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    12.311 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[8]_i_1/O
                         net (fo=1, routed)           0.050    12.361    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[8]_i_1_n_0
    SLICE_X105Y241       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078     8.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    10.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.392    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y181                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=165221, routed)      2.532    13.948    boundary       WRAPPER_INST/CL/CL_OCL_SLV/clk_main_a0
    SLR Crossing[1->0]   
    SLICE_X105Y241       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[8]/C
                         clock pessimism             -0.351    13.597                     
                         inter-SLR compensation      -0.225    13.372                     
                         clock uncertainty           -0.058    13.314                     
    SLICE_X105Y241       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.339    reconfigurable   WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.339                     
                         arrival time                         -12.361                     
  -------------------------------------------------------------------
                         slack                                  0.978                     

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.077ns (4.672%)  route 1.571ns (95.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 6.528 - 3.749 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.044ns (routing 0.854ns, distribution 1.190ns)
  Clock Net Delay (Destination): 0.098ns (routing 0.083ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.044     3.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X113Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y780       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.209 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=9, routed)           1.571     4.780    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X1Y110
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y13 (CLOCK_ROOT)   net (fo=8, routed)           0.098     6.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y110
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y110
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.453 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y110
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.528 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.436     6.092                     
                         clock uncertainty           -0.191     5.901                     
    BITSLICE_CONTROL_X1Y110
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     5.761    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.761                     
                         arrival time                          -4.780                     
  -------------------------------------------------------------------
                         slack                                  0.981                     

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.079ns (5.061%)  route 1.482ns (94.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 5.799 - 3.749 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.280ns (routing 0.171ns, distribution 1.109ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.083ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.280     2.423    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X54Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y154        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.502 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.482     3.984    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.872     6.327    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.510 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.097     5.607    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.724 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.799 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.494     5.305                     
                         clock uncertainty           -0.191     5.114                     
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.144     4.970    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.970                     
                         arrival time                          -3.984                     
  -------------------------------------------------------------------
                         slack                                  0.986                     

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.079ns (4.039%)  route 1.877ns (95.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 6.788 - 3.749 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.978ns (routing 0.871ns, distribution 1.107ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       1.978     3.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X71Y532        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X71Y532        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.267 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][6]/Q
                         net (fo=2, routed)           1.877     5.144    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_CKE[6]
    BITSLICE_RX_TX_X0Y424
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y65
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.576 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.651 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.775 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.788    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y424
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.349                     
                         clock uncertainty           -0.191     6.158                     
    BITSLICE_RX_TX_X0Y424
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.026     6.132    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.132                     
                         arrival time                          -5.144                     
  -------------------------------------------------------------------
                         slack                                  0.988                     

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.079ns (4.180%)  route 1.811ns (95.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 6.655 - 3.749 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.998ns (routing 0.854ns, distribution 1.144ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.998     3.086    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X118Y774       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X118Y774       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.165 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           1.811     4.976    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X1Y723
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.337    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y111
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.443 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.518 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.642 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.013     6.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y723
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.176                     
                         clock uncertainty           -0.191     5.985                     
    BITSLICE_RX_TX_X1Y723
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.021     5.964    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.964                     
                         arrival time                          -4.976                     
  -------------------------------------------------------------------
                         slack                                  0.989                     

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.081ns (4.930%)  route 1.562ns (95.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 6.515 - 3.749 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.006ns (routing 0.854ns, distribution 1.152ns)
  Clock Net Delay (Destination): 0.096ns (routing 0.083ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.006     3.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X112Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y780       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.175 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=9, routed)           1.562     4.737    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y13 (CLOCK_ROOT)   net (fo=8, routed)           0.096     6.334    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y109
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.515 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.436     6.079                     
                         clock uncertainty           -0.191     5.888                     
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     5.730    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.730                     
                         arrival time                          -4.737                     
  -------------------------------------------------------------------
                         slack                                  0.993                     

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_main_a0 rise@8.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.465ns (7.080%)  route 6.103ns (92.920%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 13.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.226ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.953ns
    Common Clock Delay      (CCD):    4.449ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.817ns (routing 0.453ns, distribution 2.364ns)
  Clock Net Delay (Destination): 2.537ns (routing 0.412ns, distribution 2.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.935    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y181                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=165221, routed)      2.817     5.780    boundary       WRAPPER_INST/CL/CL_OCL_SLV/clk_main_a0
    SLR Crossing[1->0]   
    SLICE_X106Y227       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y227       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     5.861 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg[9]/Q
                         net (fo=9, routed)           0.372     6.233    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_req_rd_addr_reg_n_0_[9]
    SLICE_X105Y236                                                    r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_tst_wr[15]_i_2/I2
    SLICE_X105Y236       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     6.366 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_tst_wr[15]_i_2/O
                         net (fo=52, routed)          3.203     9.569    reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_req_wr_addr_reg[9]
    SLR Crossing[0->1]   
    SLICE_X94Y429                                                     r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_rdata[24]_i_3/I2
    SLICE_X94Y429        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     9.620 r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/PIPE_CFG_ACK_DDR_C/slv_rdata[24]_i_3/O
                         net (fo=1, routed)           2.204    11.824    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/pipe_reg[3][24]
    SLR Crossing[1->0]   
    SLICE_X103Y259                                                    r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[24]_i_2/I5
    SLICE_X103Y259       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149    11.973 f  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[24]_i_2/O
                         net (fo=1, routed)           0.273    12.246    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[24]_i_2_n_0
    SLICE_X103Y247                                                    f  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[24]_i_1/I2
    SLICE_X103Y247       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    12.297 r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[24]_i_1/O
                         net (fo=1, routed)           0.051    12.348    reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata[24]_i_1_n_0
    SLICE_X103Y247       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078     8.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    10.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.392    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y181                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=165221, routed)      2.537    13.953    boundary       WRAPPER_INST/CL/CL_OCL_SLV/clk_main_a0
    SLR Crossing[1->0]   
    SLICE_X103Y247       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[24]/C
                         clock pessimism             -0.351    13.602                     
                         inter-SLR compensation      -0.226    13.376                     
                         clock uncertainty           -0.058    13.318                     
    SLICE_X103Y247       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025    13.343    reconfigurable   WRAPPER_INST/CL/CL_OCL_SLV/slv_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         13.343                     
                         arrival time                         -12.348                     
  -------------------------------------------------------------------
                         slack                                  0.995                     

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.079ns (4.451%)  route 1.696ns (95.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 6.806 - 3.749 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.148ns (routing 0.871ns, distribution 1.277ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.148     3.358    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X54Y503        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y503        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.437 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           1.696     5.133    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y457
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.104     6.472    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y70
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.589 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.664 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     6.793 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.806    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y457
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.436     6.370                     
                         clock uncertainty           -0.191     6.179                     
    BITSLICE_RX_TX_X0Y457
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.035     6.144    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.144                     
                         arrival time                          -5.133                     
  -------------------------------------------------------------------
                         slack                                  1.011                     

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.078ns (4.909%)  route 1.511ns (95.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 6.524 - 3.749 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.044ns (routing 0.854ns, distribution 1.190ns)
  Clock Net Delay (Destination): 0.094ns (routing 0.083ns, distribution 0.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.044     3.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X113Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y780       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.511     4.721    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y13 (CLOCK_ROOT)   net (fo=8, routed)           0.094     6.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y106
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.449 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.524 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.436     6.088                     
                         clock uncertainty           -0.191     5.897                     
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.741    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.741                     
                         arrival time                          -4.721                     
  -------------------------------------------------------------------
                         slack                                  1.020                     

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.079ns (4.910%)  route 1.530ns (95.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.083ns = ( 5.831 - 3.749 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.155ns (routing 0.171ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.094ns (routing 0.083ns, distribution 0.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.155     2.298    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X55Y158        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y158        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.377 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.530     3.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.907     6.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.545 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.094     5.639    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y26
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.756 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.831 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.284                     
                         clock uncertainty           -0.191     5.093                     
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     4.937    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.937                     
                         arrival time                          -3.907                     
  -------------------------------------------------------------------
                         slack                                  1.030                     

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.079ns (4.561%)  route 1.653ns (95.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 5.847 - 3.749 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.172ns (routing 0.171ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.094ns (routing 0.083ns, distribution 0.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.172     2.315    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X55Y163        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y163        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.394 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.653     4.047    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.907     6.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.545 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.094     5.639    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y26
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     5.765 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     5.847 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.300                     
                         clock uncertainty           -0.191     5.109                     
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                     -0.027     5.082    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.082                     
                         arrival time                          -4.047                     
  -------------------------------------------------------------------
                         slack                                  1.035                     

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.078ns (5.402%)  route 1.366ns (94.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 6.646 - 3.749 ) 
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.153ns (routing 0.871ns, distribution 1.282ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.089ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.153     3.363    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X53Y483        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y483        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.441 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.366     4.807    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y67
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y8 (CLOCK_ROOT)    net (fo=8, routed)           0.097     6.465    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y67
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y67
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.571 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y67
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.646 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.436     6.210                     
                         clock uncertainty           -0.191     6.019                     
    BITSLICE_CONTROL_X0Y67
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     5.851    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.851                     
                         arrival time                          -4.807                     
  -------------------------------------------------------------------
                         slack                                  1.044                     

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.078ns (5.310%)  route 1.391ns (94.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 6.659 - 3.749 ) 
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.153ns (routing 0.871ns, distribution 1.282ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.089ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.153     3.363    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X53Y483        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y483        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.441 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.391     4.832    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y68
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y8 (CLOCK_ROOT)    net (fo=8, routed)           0.099     6.467    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y68
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y68
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.584 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y68
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.659 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.436     6.223                     
                         clock uncertainty           -0.191     6.032                     
    BITSLICE_CONTROL_X0Y68
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.876    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.876                     
                         arrival time                          -4.832                     
  -------------------------------------------------------------------
                         slack                                  1.044                     

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CS_n_dly_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.079ns (4.280%)  route 1.767ns (95.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 6.786 - 3.749 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.030ns (routing 0.871ns, distribution 1.159ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31648, routed)       2.030     3.240    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y527        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CS_n_dly_reg[1][4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y527        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.319 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CS_n_dly_reg[1][4]/Q
                         net (fo=1, routed)           1.767     5.086    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq7[4]
    BITSLICE_RX_TX_X0Y436
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31648, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     6.465    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y67
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y67
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.571 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y67
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.646 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y67
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.125     6.771 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.786    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y436
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.347                     
                         clock uncertainty           -0.191     6.156                     
    BITSLICE_RX_TX_X0Y436
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.026     6.130    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.130                     
                         arrival time                          -5.086                     
  -------------------------------------------------------------------
                         slack                                  1.044                     

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.079ns (4.355%)  route 1.735ns (95.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 6.644 - 3.749 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.990ns (routing 0.854ns, distribution 1.136ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.990     3.078    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X118Y767       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X118Y767       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.157 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.735     4.892    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y698
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.091     6.329    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y107
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.510 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     6.632 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.012     6.644    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y698
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.165                     
                         clock uncertainty           -0.191     5.974                     
    BITSLICE_RX_TX_X1Y698
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.028     5.946    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.946                     
                         arrival time                          -4.892                     
  -------------------------------------------------------------------
                         slack                                  1.055                     

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.076ns (4.535%)  route 1.600ns (95.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 5.834 - 3.749 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.170ns (routing 0.171ns, distribution 0.999ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.170     2.313    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X56Y158        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y158        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.600     3.989    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.907     6.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.545 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.099     5.644    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y31
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     5.756 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     5.834 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.287                     
                         clock uncertainty           -0.191     5.096                     
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                     -0.045     5.051    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.051                     
                         arrival time                          -3.989                     
  -------------------------------------------------------------------
                         slack                                  1.062                     

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.079ns (5.452%)  route 1.370ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 5.787 - 3.749 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.280ns (routing 0.171ns, distribution 1.109ns)
  Clock Net Delay (Destination): 0.096ns (routing 0.083ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.280     2.423    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X54Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y154        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.502 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.370     3.872    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.872     6.327    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.510 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.096     5.606    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.712 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.494     5.293                     
                         clock uncertainty           -0.191     5.102                     
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     4.934    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.934                     
                         arrival time                          -3.872                     
  -------------------------------------------------------------------
                         slack                                  1.062                     

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.081ns (5.660%)  route 1.350ns (94.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 5.825 - 3.749 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.293ns (routing 0.171ns, distribution 1.122ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.293     2.436    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y159        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y159        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.517 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=9, routed)           1.350     3.867    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.907     6.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.545 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.099     5.644    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y31
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.750 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.825 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.278                     
                         clock uncertainty           -0.191     5.087                     
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.153     4.934    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.934                     
                         arrival time                          -3.867                     
  -------------------------------------------------------------------
                         slack                                  1.067                     

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.080ns (5.369%)  route 1.410ns (94.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 6.510 - 3.749 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.044ns (routing 0.854ns, distribution 1.190ns)
  Clock Net Delay (Destination): 0.098ns (routing 0.083ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.044     3.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X113Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y780       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.212 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=9, routed)           1.410     4.622    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.098     6.318    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.510 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.487     6.024                     
                         clock uncertainty           -0.191     5.833                     
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.144     5.689    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.689                     
                         arrival time                          -4.622                     
  -------------------------------------------------------------------
                         slack                                  1.067                     

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.078ns (4.899%)  route 1.514ns (95.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 5.826 - 3.749 ) 
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.234ns (routing 0.171ns, distribution 1.063ns)
  Clock Net Delay (Destination): 0.091ns (routing 0.083ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.234     2.377    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X60Y139        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y139        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.514     3.969    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.907     6.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.545 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.091     5.636    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y27
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     5.748 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     5.826 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.279                     
                         clock uncertainty           -0.191     5.088                     
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                     -0.047     5.041    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.041                     
                         arrival time                          -3.969                     
  -------------------------------------------------------------------
                         slack                                  1.072                     

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.079ns (4.345%)  route 1.739ns (95.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 6.649 - 3.749 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.016ns (routing 0.854ns, distribution 1.162ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.016     3.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X120Y781       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X120Y781       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.183 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           1.739     4.922    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X1Y685
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     6.334    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y105
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y105
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y105
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.515 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y105
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     6.637 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.012     6.649    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y685
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.436     6.213                     
                         clock uncertainty           -0.191     6.022                     
    BITSLICE_RX_TX_X1Y685
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.006     6.016    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.016                     
                         arrival time                          -4.922                     
  -------------------------------------------------------------------
                         slack                                  1.094                     

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.079ns (5.180%)  route 1.446ns (94.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 6.492 - 3.749 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.979ns (routing 0.854ns, distribution 1.125ns)
  Clock Net Delay (Destination): 0.091ns (routing 0.083ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.979     3.067    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X112Y758       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y758       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.146 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.446     4.592    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.091     6.311    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y99
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.417 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.492 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.439     6.053                     
                         clock uncertainty           -0.191     5.862                     
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     5.694    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.694                     
                         arrival time                          -4.592                     
  -------------------------------------------------------------------
                         slack                                  1.102                     

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.079ns (4.384%)  route 1.723ns (95.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 6.652 - 3.749 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.002ns (routing 0.854ns, distribution 1.148ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.002     3.090    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X115Y789       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X115Y789       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.169 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.723     4.892    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y724
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.337    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y111
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.443 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.518 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     6.640 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.012     6.652    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y724
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.436     6.216                     
                         clock uncertainty           -0.191     6.025                     
    BITSLICE_RX_TX_X1Y724
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.018     6.007    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.007                     
                         arrival time                          -4.892                     
  -------------------------------------------------------------------
                         slack                                  1.115                     

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.079ns (5.639%)  route 1.322ns (94.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 5.787 - 3.749 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.280ns (routing 0.171ns, distribution 1.109ns)
  Clock Net Delay (Destination): 0.096ns (routing 0.083ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.280     2.423    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X54Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y154        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.502 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.322     3.824    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.872     6.327    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.510 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.096     5.606    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.712 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.494     5.293                     
                         clock uncertainty           -0.191     5.102                     
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.153     4.949    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.949                     
                         arrival time                          -3.824                     
  -------------------------------------------------------------------
                         slack                                  1.125                     

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.079ns (5.494%)  route 1.359ns (94.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 5.799 - 3.749 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.280ns (routing 0.171ns, distribution 1.109ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.083ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.280     2.423    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X54Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y154        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.502 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.359     3.861    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.872     6.327    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.510 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.097     5.607    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.724 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.799 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.494     5.305                     
                         clock uncertainty           -0.191     5.114                     
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     4.999    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.999                     
                         arrival time                          -3.861                     
  -------------------------------------------------------------------
                         slack                                  1.138                     

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.079ns (5.080%)  route 1.476ns (94.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 6.506 - 3.749 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.979ns (routing 0.854ns, distribution 1.125ns)
  Clock Net Delay (Destination): 0.094ns (routing 0.083ns, distribution 0.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.979     3.067    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X112Y758       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y758       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.146 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.476     4.622    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.094     6.314    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y98
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.431 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.506 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.439     6.067                     
                         clock uncertainty           -0.191     5.876                     
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.761    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.761                     
                         arrival time                          -4.622                     
  -------------------------------------------------------------------
                         slack                                  1.139                     

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.079ns (4.577%)  route 1.647ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 5.935 - 3.749 ) 
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.202ns (routing 0.171ns, distribution 1.031ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.202     2.345    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X64Y151        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y151        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.424 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][2]/Q
                         net (fo=2, routed)           1.647     4.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_CKE[2]
    BITSLICE_RX_TX_X0Y134
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.872     6.327    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.510 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.093     5.603    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.720 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.795 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.127     5.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     5.935    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y134
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.497     5.438                     
                         clock uncertainty           -0.191     5.248                     
    BITSLICE_RX_TX_X0Y134
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.033     5.215    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.215                     
                         arrival time                          -4.071                     
  -------------------------------------------------------------------
                         slack                                  1.143                     

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.079ns (5.655%)  route 1.318ns (94.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 5.799 - 3.749 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.280ns (routing 0.171ns, distribution 1.109ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.083ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.280     2.423    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X54Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.502 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=6, routed)           1.318     3.820    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.872     6.327    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.510 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.097     5.607    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.724 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.799 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.494     5.305                     
                         clock uncertainty           -0.191     5.114                     
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     4.974    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.974                     
                         arrival time                          -3.820                     
  -------------------------------------------------------------------
                         slack                                  1.154                     

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.081ns (5.484%)  route 1.396ns (94.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 6.510 - 3.749 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.006ns (routing 0.854ns, distribution 1.152ns)
  Clock Net Delay (Destination): 0.091ns (routing 0.083ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.006     3.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X112Y780       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y780       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.175 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=9, routed)           1.396     4.571    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y13 (CLOCK_ROOT)   net (fo=8, routed)           0.091     6.329    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y107
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.510 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.436     6.074                     
                         clock uncertainty           -0.191     5.883                     
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     5.725    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.725                     
                         arrival time                          -4.571                     
  -------------------------------------------------------------------
                         slack                                  1.154                     

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.080ns (5.281%)  route 1.435ns (94.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 5.800 - 3.749 ) 
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.174ns (routing 0.171ns, distribution 1.003ns)
  Clock Net Delay (Destination): 0.098ns (routing 0.083ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.174     2.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X55Y159        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y159        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.397 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=9, routed)           1.435     3.832    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.872     6.327    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.510 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.098     5.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.725 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.800 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.497     5.303                     
                         clock uncertainty           -0.191     5.113                     
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     4.998    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.998                     
                         arrival time                          -3.832                     
  -------------------------------------------------------------------
                         slack                                  1.165                     

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.079ns (5.603%)  route 1.331ns (94.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 5.787 - 3.749 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.280ns (routing 0.171ns, distribution 1.109ns)
  Clock Net Delay (Destination): 0.096ns (routing 0.083ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.280     2.423    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X54Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y154        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.502 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.331     3.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.872     6.327    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.510 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.096     5.606    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.712 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.494     5.293                     
                         clock uncertainty           -0.191     5.102                     
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.093     5.009    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.009                     
                         arrival time                          -3.833                     
  -------------------------------------------------------------------
                         slack                                  1.176                     

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.079ns (6.021%)  route 1.233ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 5.822 - 3.749 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.293ns (routing 0.171ns, distribution 1.122ns)
  Clock Net Delay (Destination): 0.096ns (routing 0.083ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31642, routed)       1.293     2.436    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y159        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y159        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.515 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=9, routed)           1.233     3.748    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31642, routed)       0.907     6.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.545 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.096     5.641    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y29
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.747 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.822 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.275                     
                         clock uncertainty           -0.191     5.084                     
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     4.926    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.926                     
                         arrival time                          -3.748                     
  -------------------------------------------------------------------
                         slack                                  1.178                     

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.076ns (4.486%)  route 1.618ns (95.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 6.651 - 3.749 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.993ns (routing 0.854ns, distribution 1.139ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.993     3.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X113Y753       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[1][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y753       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.157 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[1][0]/Q
                         net (fo=1, routed)           1.618     4.775    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq1[0]
    BITSLICE_RX_TX_X1Y625
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     6.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y96
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.434 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.127     6.636 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.015     6.651    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y625
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.212                     
                         clock uncertainty           -0.191     6.021                     
    BITSLICE_RX_TX_X1Y625
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.065     5.956    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.956                     
                         arrival time                          -4.775                     
  -------------------------------------------------------------------
                         slack                                  1.181                     

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.079ns (4.669%)  route 1.613ns (95.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 6.632 - 3.749 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.986ns (routing 0.854ns, distribution 1.132ns)
  Clock Net Delay (Destination): 0.014ns (routing 0.014ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.986     3.074    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X120Y743       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X120Y743       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.153 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][3]/Q
                         net (fo=2, routed)           1.613     4.766    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[3]
    BITSLICE_RX_TX_X1Y624
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     6.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y96
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.434 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.109     6.618 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.014     6.632    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y624
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.193                     
                         clock uncertainty           -0.191     6.002                     
    BITSLICE_RX_TX_X1Y624
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.037     5.965    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.965                     
                         arrival time                          -4.766                     
  -------------------------------------------------------------------
                         slack                                  1.199                     

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.079ns (5.204%)  route 1.439ns (94.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 6.526 - 3.749 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.016ns (routing 0.854ns, distribution 1.162ns)
  Clock Net Delay (Destination): 0.098ns (routing 0.083ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       2.016     3.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X114Y815       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y815       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.183 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.439     4.622    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.098     6.318    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     6.444 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     6.526 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.487     6.040                     
                         clock uncertainty           -0.191     5.849                     
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                     -0.027     5.822    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.822                     
                         arrival time                          -4.622                     
  -------------------------------------------------------------------
                         slack                                  1.200                     

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.079ns (4.655%)  route 1.618ns (95.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 6.632 - 3.749 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.926ns (routing 0.854ns, distribution 1.072ns)
  Clock Net Delay (Destination): 0.014ns (routing 0.014ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31649, routed)       1.926     3.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X122Y744       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X122Y744       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.093 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][1]/Q
                         net (fo=2, routed)           1.618     4.711    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[1]
    BITSLICE_RX_TX_X1Y624
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31649, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     6.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y96
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.434 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.109     6.618 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.014     6.632    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y624
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.193                     
                         clock uncertainty           -0.191     6.002                     
    BITSLICE_RX_TX_X1Y624
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.049     5.953    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.953                     
                         arrival time                          -4.711                     
  -------------------------------------------------------------------
                         slack                                  1.243                     

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.204ns (12.863%)  route 1.382ns (87.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 6.283 - 3.332 ) 
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.958ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.066ns (routing 0.871ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.407     3.439    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X76Y351        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X76Y351        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.519 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.112     4.631    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X55Y413                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X55Y413        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.755 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.270     5.025    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X57Y414        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.066     6.283    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X57Y414        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.256     6.539                     
                         clock uncertainty           -0.035     6.504                     
    SLICE_X57Y414        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     6.430    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          6.430                     
                         arrival time                          -5.025                     
  -------------------------------------------------------------------
                         slack                                  1.405                     

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.204ns (13.019%)  route 1.363ns (86.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 6.284 - 3.332 ) 
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.958ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.871ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.407     3.439    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X76Y351        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X76Y351        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.519 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.112     4.631    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X55Y413                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X55Y413        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.755 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.251     5.006    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X55Y414        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.067     6.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X55Y414        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.256     6.540                     
                         clock uncertainty           -0.035     6.505                     
    SLICE_X55Y414        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     6.431    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          6.431                     
                         arrival time                          -5.006                     
  -------------------------------------------------------------------
                         slack                                  1.425                     

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.204ns (13.019%)  route 1.363ns (86.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 6.284 - 3.332 ) 
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.958ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.871ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.407     3.439    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X76Y351        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X76Y351        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.519 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.112     4.631    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X55Y413                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X55Y413        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.755 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.251     5.006    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X55Y414        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.067     6.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X55Y414        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.256     6.540                     
                         clock uncertainty           -0.035     6.505                     
    SLICE_X55Y414        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     6.431    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                          6.431                     
                         arrival time                          -5.006                     
  -------------------------------------------------------------------
                         slack                                  1.425                     

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.204ns (13.019%)  route 1.363ns (86.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 6.284 - 3.332 ) 
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.958ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.871ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.407     3.439    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X76Y351        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X76Y351        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.519 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.112     4.631    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X55Y413                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X55Y413        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.755 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.251     5.006    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X55Y414        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.067     6.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X55Y414        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.256     6.540                     
                         clock uncertainty           -0.035     6.505                     
    SLICE_X55Y414        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     6.431    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          6.431                     
                         arrival time                          -5.006                     
  -------------------------------------------------------------------
                         slack                                  1.425                     

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[11]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.080ns (1.368%)  route 5.766ns (98.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 10.284 - 7.497 ) 
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.171ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.326     2.486    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X48Y127        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[187]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y127        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.566 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[187]/Q
                         net (fo=24, routed)          5.766     8.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2riu_wr_data_reg[191][11]
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[11]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.068    10.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                         clock pessimism             -0.542     9.741                     
                         clock uncertainty           -0.076     9.665                     
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_WR_DATA[11])
                                                      0.189     9.854    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          9.854                     
                         arrival time                          -8.332                     
  -------------------------------------------------------------------
                         slack                                  1.522                     

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[11]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.080ns (1.368%)  route 5.767ns (98.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 10.284 - 7.497 ) 
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.171ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.326     2.486    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X48Y127        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[187]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y127        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.566 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[187]/Q
                         net (fo=24, routed)          5.767     8.333    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2riu_wr_data_reg[191][11]
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[11]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.068    10.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                         clock pessimism             -0.542     9.741                     
                         clock uncertainty           -0.076     9.665                     
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_WR_DATA[11])
                                                      0.221     9.886    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          9.886                     
                         arrival time                          -8.333                     
  -------------------------------------------------------------------
                         slack                                  1.553                     

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 0.631ns (11.043%)  route 5.083ns (88.957%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 10.333 - 7.497 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.171ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.155ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.296     2.456    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X54Y117        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.537 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=73, routed)          0.885     3.422    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]
    SLICE_X55Y124                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I1
    SLICE_X55Y124        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=6, routed)           0.447     3.991    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X54Y123                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/I3
    SLICE_X54Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.090 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.289     4.379    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3_n_0
    SLICE_X53Y125                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I2
    SLICE_X53Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          1.775     6.306    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X55Y196                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2/I4
    SLICE_X55Y196        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     6.395 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2/O
                         net (fo=1, routed)           1.637     8.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2_n_0
    SLICE_X54Y131                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/I0
    SLICE_X54Y131        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     8.120 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/O
                         net (fo=1, routed)           0.050     8.170    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1_n_0
    SLICE_X54Y131        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.117    10.333    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X54Y131        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/C
                         clock pessimism             -0.542     9.790                     
                         clock uncertainty           -0.076     9.714                     
    SLICE_X54Y131        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.739    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          9.739                     
                         arrival time                          -8.170                     
  -------------------------------------------------------------------
                         slack                                  1.569                     

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.628ns (11.468%)  route 4.848ns (88.532%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.324 - 7.497 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.171ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.155ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.296     2.456    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X54Y117        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.537 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=73, routed)          0.885     3.422    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]
    SLICE_X55Y124                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I1
    SLICE_X55Y124        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=6, routed)           0.447     3.991    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X54Y123                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/I3
    SLICE_X54Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.090 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.289     4.379    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3_n_0
    SLICE_X53Y125                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I2
    SLICE_X53Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          1.931     6.462    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X57Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2/I4
    SLICE_X57Y194        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     6.513 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2/O
                         net (fo=1, routed)           1.246     7.759    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2_n_0
    SLICE_X54Y137                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1/I0
    SLICE_X54Y137        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     7.882 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1/O
                         net (fo=1, routed)           0.050     7.932    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1_n_0
    SLICE_X54Y137        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.108    10.324    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X54Y137        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/C
                         clock pessimism             -0.542     9.781                     
                         clock uncertainty           -0.076     9.705                     
    SLICE_X54Y137        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.730    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.730                     
                         arrival time                          -7.932                     
  -------------------------------------------------------------------
                         slack                                  1.798                     

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.080ns (6.826%)  route 1.092ns (93.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 6.286 - 3.332 ) 
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.958ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.871ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.407     3.439    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X76Y351        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X76Y351        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.519 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.092     4.611    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X55Y414        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.069     6.286    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X55Y414        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.256     6.542                     
                         clock uncertainty           -0.035     6.507                     
    SLICE_X55Y414        FDSE (Setup_GFF_SLICEL_C_S)
                                                     -0.074     6.433    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          6.433                     
                         arrival time                          -4.611                     
  -------------------------------------------------------------------
                         slack                                  1.822                     

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.080ns (6.826%)  route 1.092ns (93.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 6.286 - 3.332 ) 
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.958ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.871ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.407     3.439    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X76Y351        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X76Y351        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.519 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.092     4.611    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X55Y414        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.069     6.286    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X55Y414        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.256     6.542                     
                         clock uncertainty           -0.035     6.507                     
    SLICE_X55Y414        FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.074     6.433    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                          6.433                     
                         arrival time                          -4.611                     
  -------------------------------------------------------------------
                         slack                                  1.822                     

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.080ns (6.826%)  route 1.092ns (93.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 6.286 - 3.332 ) 
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.958ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.871ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.407     3.439    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X76Y351        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X76Y351        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.519 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.092     4.611    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X55Y414        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.069     6.286    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X55Y414        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.256     6.542                     
                         clock uncertainty           -0.035     6.507                     
    SLICE_X55Y414        FDSE (Setup_HFF2_SLICEL_C_S)
                                                     -0.074     6.433    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                          6.433                     
                         arrival time                          -4.611                     
  -------------------------------------------------------------------
                         slack                                  1.822                     

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.130ns (8.886%)  route 1.333ns (91.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 4.934 - 3.332 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.001ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.756     1.733    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X57Y135        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y135        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.812 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.712     2.524    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X53Y133                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_i_1/I0
    SLICE_X53Y133        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.575 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                         net (fo=1, routed)           0.621     3.196    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg0
    SLICE_X48Y126        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.774     4.934    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X48Y126        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                         clock pessimism              0.170     5.104                     
                         clock uncertainty           -0.035     5.069                     
    SLICE_X48Y126        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     5.094    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg
  -------------------------------------------------------------------
                         required time                          5.094                     
                         arrival time                          -3.196                     
  -------------------------------------------------------------------
                         slack                                  1.897                     

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.180ns (12.632%)  route 1.245ns (87.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 4.936 - 3.332 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.001ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.756     1.733    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X57Y135        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y135        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.812 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.771     2.583    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X53Y133                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/I1
    SLICE_X53Y133        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     2.684 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, routed)           0.474     3.158    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    SLICE_X46Y128        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.776     4.936    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X46Y128        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism              0.170     5.106                     
                         clock uncertainty           -0.035     5.071                     
    SLICE_X46Y128        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     5.096    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                          5.096                     
                         arrival time                          -3.158                     
  -------------------------------------------------------------------
                         slack                                  1.937                     

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.328ns (26.032%)  route 0.932ns (73.968%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 4.819 - 3.332 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.744ns (routing 0.001ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.744     1.721    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X57Y161        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y161        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.801 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.201     2.002    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X56Y161                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I1
    SLICE_X56Y161        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.127 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.118     2.245    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X56Y160                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_i_1/I3
    SLICE_X56Y160        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     2.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.613     2.981    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X57Y135        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.659     4.819    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X57Y135        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.168     4.987                     
                         clock uncertainty           -0.035     4.951                     
    SLICE_X57Y135        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.976    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                          4.976                     
                         arrival time                          -2.981                     
  -------------------------------------------------------------------
                         slack                                  1.995                     

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.266ns (20.717%)  route 1.018ns (79.283%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 5.104 - 3.332 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.171ns, distribution 0.978ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.155ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.149     2.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y762       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y762       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.151 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.671     2.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X112Y762                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I1
    SLICE_X112Y762       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.910 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.099     3.009    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X112Y760                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/I3
    SLICE_X112Y760       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     3.107 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.248     3.355    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X112Y758       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          0.999     5.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y758       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.269     5.373                     
                         clock uncertainty           -0.035     5.338                     
    SLICE_X112Y758       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.363    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                          5.363                     
                         arrival time                          -3.355                     
  -------------------------------------------------------------------
                         slack                                  2.008                     

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.750ns (14.256%)  route 4.511ns (85.744%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.323 - 7.497 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.171ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.155ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.296     2.456    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X54Y117        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.537 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=73, routed)          0.885     3.422    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]
    SLICE_X55Y124                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I1
    SLICE_X55Y124        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=6, routed)           0.447     3.991    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X54Y123                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/I3
    SLICE_X54Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.090 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.289     4.379    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3_n_0
    SLICE_X53Y125                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I2
    SLICE_X53Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          1.849     6.380    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X55Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2/I4
    SLICE_X55Y194        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.530 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2/O
                         net (fo=1, routed)           0.991     7.521    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2_n_0
    SLICE_X54Y133                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1/I0
    SLICE_X54Y133        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     7.667 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1/O
                         net (fo=1, routed)           0.050     7.717    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1_n_0
    SLICE_X54Y133        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.107    10.323    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X54Y133        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/C
                         clock pessimism             -0.542     9.780                     
                         clock uncertainty           -0.076     9.704                     
    SLICE_X54Y133        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.729    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.729                     
                         arrival time                          -7.717                     
  -------------------------------------------------------------------
                         slack                                  2.012                     

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.131ns (12.731%)  route 0.898ns (87.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 4.821 - 3.332 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.824ns (routing 0.001ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.001ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.824     1.801    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X87Y156        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y156        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.881 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.627     2.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X56Y160                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X56Y160        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.559 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.271     2.830    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X56Y160        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.661     4.821    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X56Y160        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.168     4.988                     
                         clock uncertainty           -0.035     4.953                     
    SLICE_X56Y160        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     4.879    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          4.879                     
                         arrival time                          -2.830                     
  -------------------------------------------------------------------
                         slack                                  2.049                     

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.515ns (10.955%)  route 4.186ns (89.045%))
  Logic Levels:           7  (CARRY8=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 11.055 - 7.497 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 0.841ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.762ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.131     3.358    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X36Y535        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y535        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.437 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.118     4.555    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X42Y532                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I1
    SLICE_X42Y532        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     4.679 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.014     4.693    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_28
    SLICE_X42Y532                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/S[4]
    SLICE_X42Y532        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.849 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.875    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X42Y533                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    SLICE_X42Y533        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.890 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.916    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X42Y534                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    SLICE_X42Y534        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.931 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.957    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X42Y535                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    SLICE_X42Y535        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.972 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/LO
    SLICE_X42Y536                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CI
    SLICE_X42Y536        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.074 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/O[1]
                         net (fo=18, routed)          1.236     6.310    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/LMB_ABus[2]
    SLICE_X48Y528                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/BRAM_WEN_A[3]_INST_0/I0
    SLICE_X48Y528        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     6.345 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/BRAM_WEN_A[3]_INST_0/O
                         net (fo=16, routed)          1.714     8.059    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y108        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        1.771    11.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y108        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.473    10.582                     
                         clock uncertainty           -0.076    10.506                     
    RAMB36_X4Y108        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.112    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.112                     
                         arrival time                          -8.059                     
  -------------------------------------------------------------------
                         slack                                  2.053                     

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.131ns (13.009%)  route 0.876ns (86.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 4.810 - 3.332 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.824ns (routing 0.001ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.824     1.801    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X87Y156        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y156        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.881 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.627     2.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X56Y160                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X56Y160        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.559 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.249     2.808    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X57Y161        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.650     4.810    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X57Y161        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.168     4.977                     
                         clock uncertainty           -0.035     4.942                     
    SLICE_X57Y161        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     4.868    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          4.868                     
                         arrival time                          -2.808                     
  -------------------------------------------------------------------
                         slack                                  2.060                     

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.131ns (13.009%)  route 0.876ns (86.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 4.810 - 3.332 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.824ns (routing 0.001ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.824     1.801    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X87Y156        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y156        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.881 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.627     2.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X56Y160                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X56Y160        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.559 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.249     2.808    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X57Y161        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.650     4.810    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X57Y161        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.168     4.977                     
                         clock uncertainty           -0.035     4.942                     
    SLICE_X57Y161        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     4.868    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          4.868                     
                         arrival time                          -2.808                     
  -------------------------------------------------------------------
                         slack                                  2.060                     

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.131ns (13.009%)  route 0.876ns (86.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 4.810 - 3.332 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.824ns (routing 0.001ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.824     1.801    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X87Y156        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y156        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.881 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.627     2.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X56Y160                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X56Y160        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.559 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.249     2.808    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X57Y161        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.650     4.810    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X57Y161        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.168     4.977                     
                         clock uncertainty           -0.035     4.942                     
    SLICE_X57Y161        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     4.868    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                          4.868                     
                         arrival time                          -2.808                     
  -------------------------------------------------------------------
                         slack                                  2.060                     

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.178ns (14.971%)  route 1.011ns (85.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 5.114 - 3.332 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.171ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.155ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.149     2.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y762       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y762       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.151 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.671     2.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X112Y762                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/I0
    SLICE_X112Y762       LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     2.920 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.340     3.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X112Y771       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.009     5.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y771       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.269     5.383                     
                         clock uncertainty           -0.035     5.348                     
    SLICE_X112Y771       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.373    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                          5.373                     
                         arrival time                          -3.260                     
  -------------------------------------------------------------------
                         slack                                  2.113                     

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 0.582ns (11.308%)  route 4.565ns (88.692%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.324 - 7.497 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.171ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.155ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.296     2.456    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X54Y117        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.537 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=73, routed)          0.885     3.422    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]
    SLICE_X55Y124                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I1
    SLICE_X55Y124        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=6, routed)           0.447     3.991    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X54Y123                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/I3
    SLICE_X54Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.090 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.289     4.379    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3_n_0
    SLICE_X53Y125                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I2
    SLICE_X53Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          1.833     6.364    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X56Y191                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2/I4
    SLICE_X56Y191        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     6.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2/O
                         net (fo=1, routed)           1.060     7.463    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2_n_0
    SLICE_X54Y134                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1/I0
    SLICE_X54Y134        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     7.552 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1/O
                         net (fo=1, routed)           0.051     7.603    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1_n_0
    SLICE_X54Y134        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.108    10.324    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X54Y134        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/C
                         clock pessimism             -0.542     9.781                     
                         clock uncertainty           -0.076     9.705                     
    SLICE_X54Y134        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     9.730    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]
  -------------------------------------------------------------------
                         required time                          9.730                     
                         arrival time                          -7.603                     
  -------------------------------------------------------------------
                         slack                                  2.127                     

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.314ns (27.448%)  route 0.830ns (72.552%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 5.111 - 3.332 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.171ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.155ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.149     2.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y762       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y762       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.151 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.671     2.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X112Y762                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I1
    SLICE_X112Y762       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.910 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.109     3.019    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X112Y760                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/I2
    SLICE_X112Y760       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.165 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.050     3.215    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X112Y760       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.006     5.111    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y760       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.269     5.380                     
                         clock uncertainty           -0.035     5.345                     
    SLICE_X112Y760       FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.370    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          5.370                     
                         arrival time                          -3.215                     
  -------------------------------------------------------------------
                         slack                                  2.155                     

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.504ns (10.774%)  route 4.174ns (89.226%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 11.036 - 7.497 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 0.841ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.762ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.131     3.358    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X36Y535        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y535        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.437 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.028     4.465    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_ALU_Op_reg[0][1]
    SLICE_X42Y532                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_subtract_op/I2
    SLICE_X42Y532        LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     4.628 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_subtract_op/O
                         net (fo=1, routed)           0.000     4.628    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/DI
    SLICE_X42Y532                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/DI[0]
    SLICE_X42Y532        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[3])
                                                      0.121     4.749 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[3]
                         net (fo=28, routed)          0.326     5.075    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][2]
    SLICE_X39Y534                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/I0
    SLICE_X39Y534        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     5.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=25, routed)          2.820     8.036    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X4Y106        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        1.752    11.036    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y106        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.422    10.614                     
                         clock uncertainty           -0.076    10.538                     
    RAMB36_X4Y106        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.341    10.197    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.197                     
                         arrival time                          -8.036                     
  -------------------------------------------------------------------
                         slack                                  2.161                     

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.653ns (12.776%)  route 4.458ns (87.224%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.324 - 7.497 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.171ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.155ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.296     2.456    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X54Y117        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.537 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=73, routed)          0.885     3.422    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]
    SLICE_X55Y124                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I1
    SLICE_X55Y124        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=6, routed)           0.447     3.991    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X54Y123                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/I3
    SLICE_X54Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.090 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.289     4.379    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3_n_0
    SLICE_X53Y125                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I2
    SLICE_X53Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          1.795     6.326    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X55Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_2/I4
    SLICE_X55Y194        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     6.475 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_2/O
                         net (fo=1, routed)           0.993     7.468    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_2_n_0
    SLICE_X54Y137                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_1/I0
    SLICE_X54Y137        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     7.518 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_1/O
                         net (fo=1, routed)           0.049     7.567    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_1_n_0
    SLICE_X54Y137        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.108    10.324    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X54Y137        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[1]/C
                         clock pessimism             -0.542     9.781                     
                         clock uncertainty           -0.076     9.705                     
    SLICE_X54Y137        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.730    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.730                     
                         arrival time                          -7.567                     
  -------------------------------------------------------------------
                         slack                                  2.163                     

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.660ns (13.989%)  route 4.058ns (86.011%))
  Logic Levels:           4  (CARRY8=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 11.059 - 7.497 ) 
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.105ns (routing 0.841ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.762ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.105     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X37Y538        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y538        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.412 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/Q
                         net (fo=78, routed)          1.105     4.517    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/if_missed_fetch
    SLICE_X43Y534                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_i_1__154/I0
    SLICE_X43Y534        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     4.642 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_i_1__154/O
                         net (fo=1, routed)           0.013     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/if_valid
    SLICE_X43Y534                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[0]
    SLICE_X43Y534        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.847 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.873    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[23].MUXCY_XOR_I/if_pc_reg[24]
    SLICE_X43Y535                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[23].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    SLICE_X43Y535        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     4.976 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[23].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.407     5.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[17]
    SLICE_X41Y536                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/I2
    SLICE_X41Y536        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.160     5.543 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=25, routed)          2.507     8.050    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X4Y108        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        1.775    11.059    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y108        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.473    10.586                     
                         clock uncertainty           -0.076    10.510                     
    RAMB36_X4Y108        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    10.220    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.220                     
                         arrival time                          -8.050                     
  -------------------------------------------------------------------
                         slack                                  2.170                     

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.242ns (21.782%)  route 0.869ns (78.218%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 4.817 - 3.332 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.764ns (routing 0.001ns, distribution 0.763ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.764     1.741    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X56Y160        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y160        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.819 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.195     2.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X56Y160                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/I0
    SLICE_X56Y160        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     2.082 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.180     2.262    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X56Y161                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/I3
    SLICE_X56Y161        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.096     2.358 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.494     2.852    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X57Y168        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.657     4.817    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X57Y168        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.217     5.034                     
                         clock uncertainty           -0.035     4.999                     
    SLICE_X57Y168        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.024    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                          5.024                     
                         arrival time                          -2.852                     
  -------------------------------------------------------------------
                         slack                                  2.171                     

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.176ns (17.391%)  route 0.836ns (82.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 6.194 - 3.332 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 0.958ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.871ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          2.204     3.236    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X48Y522        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y522        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.315 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.232     3.547    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X48Y532                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/I1
    SLICE_X48Y532        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.644 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, routed)           0.604     4.248    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    SLICE_X46Y574        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=17, routed)          1.977     6.194    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X46Y574        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism              0.242     6.436                     
                         clock uncertainty           -0.035     6.401                     
    SLICE_X46Y574        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.426    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                          6.426                     
                         arrival time                          -4.248                     
  -------------------------------------------------------------------
                         slack                                  2.178                     

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.617ns (12.218%)  route 4.433ns (87.782%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.607ns = ( 11.104 - 7.497 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.841ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.762ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.112     3.339    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X42Y541        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X42Y541        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.418 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=69, routed)          0.556     3.974    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]
    SLICE_X43Y549                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_14/I4
    SLICE_X43Y549        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.062 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_14/O
                         net (fo=2, routed)           0.087     4.149    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_14_n_0
    SLICE_X43Y548                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/I0
    SLICE_X43Y548        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.200 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.071     4.271    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X43Y548                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/I4
    SLICE_X43Y548        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     4.421 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.142     4.563    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X43Y545                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/I5
    SLICE_X43Y545        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     4.686 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          2.297     6.983    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_0
    SLICE_X55Y449                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_2/I4
    SLICE_X55Y449        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     7.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_2/O
                         net (fo=1, routed)           1.221     8.293    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_2_n_0
    SLICE_X53Y525                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1/I0
    SLICE_X53Y525        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.330 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1/O
                         net (fo=1, routed)           0.059     8.389    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1_n_0
    SLICE_X53Y525        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        1.820    11.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X53Y525        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/C
                         clock pessimism             -0.473    10.631                     
                         clock uncertainty           -0.076    10.555                     
    SLICE_X53Y525        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    10.580    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         10.580                     
                         arrival time                          -8.389                     
  -------------------------------------------------------------------
                         slack                                  2.191                     

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.563ns (11.162%)  route 4.481ns (88.838%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 11.106 - 7.497 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.841ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.762ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.112     3.339    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X42Y541        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X42Y541        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.418 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=69, routed)          0.556     3.974    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]
    SLICE_X43Y549                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_14/I4
    SLICE_X43Y549        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.062 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_14/O
                         net (fo=2, routed)           0.087     4.149    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_14_n_0
    SLICE_X43Y548                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/I0
    SLICE_X43Y548        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.200 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.071     4.271    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X43Y548                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/I4
    SLICE_X43Y548        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     4.421 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.142     4.563    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X43Y545                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/I5
    SLICE_X43Y545        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     4.686 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          2.201     6.887    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_0
    SLICE_X56Y439                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2/I4
    SLICE_X56Y439        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.924 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2/O
                         net (fo=1, routed)           1.376     8.300    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2_n_0
    SLICE_X54Y524                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/I0
    SLICE_X54Y524        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.335 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/O
                         net (fo=1, routed)           0.048     8.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1_n_0
    SLICE_X54Y524        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        1.822    11.106    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X54Y524        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/C
                         clock pessimism             -0.473    10.633                     
                         clock uncertainty           -0.076    10.557                     
    SLICE_X54Y524        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    10.582    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]
  -------------------------------------------------------------------
                         required time                         10.582                     
                         arrival time                          -8.383                     
  -------------------------------------------------------------------
                         slack                                  2.199                     

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.578ns (11.391%)  route 4.496ns (88.609%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.329 - 7.497 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.171ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.155ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.296     2.456    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X54Y117        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.537 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=73, routed)          0.885     3.422    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]
    SLICE_X55Y124                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I1
    SLICE_X55Y124        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=6, routed)           0.447     3.991    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X54Y123                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/I3
    SLICE_X54Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.090 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.289     4.379    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3_n_0
    SLICE_X53Y125                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I2
    SLICE_X53Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          1.727     6.258    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X55Y196                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2/I4
    SLICE_X55Y196        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     6.294 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2/O
                         net (fo=1, routed)           1.076     7.370    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2_n_0
    SLICE_X53Y136                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/I0
    SLICE_X53Y136        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/O
                         net (fo=1, routed)           0.072     7.530    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1_n_0
    SLICE_X53Y136        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.113    10.329    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X53Y136        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/C
                         clock pessimism             -0.542     9.786                     
                         clock uncertainty           -0.076     9.710                     
    SLICE_X53Y136        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.735    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]
  -------------------------------------------------------------------
                         required time                          9.735                     
                         arrival time                          -7.530                     
  -------------------------------------------------------------------
                         slack                                  2.205                     

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.504ns (10.968%)  route 4.091ns (89.032%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 11.059 - 7.497 ) 
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 0.841ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.762ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.131     3.358    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X36Y535        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y535        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.437 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.028     4.465    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_ALU_Op_reg[0][1]
    SLICE_X42Y532                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_subtract_op/I2
    SLICE_X42Y532        LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     4.628 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_subtract_op/O
                         net (fo=1, routed)           0.000     4.628    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/DI
    SLICE_X42Y532                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/DI[0]
    SLICE_X42Y532        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[3])
                                                      0.121     4.749 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[3]
                         net (fo=28, routed)          0.326     5.075    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][2]
    SLICE_X39Y534                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/I0
    SLICE_X39Y534        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     5.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=25, routed)          2.737     7.953    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X4Y108        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        1.775    11.059    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y108        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.473    10.586                     
                         clock uncertainty           -0.076    10.510                     
    RAMB36_X4Y108        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    10.163    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.163                     
                         arrival time                          -7.953                     
  -------------------------------------------------------------------
                         slack                                  2.210                     

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.662ns (12.854%)  route 4.488ns (87.146%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 10.854 - 7.497 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.835ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.758ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.904     3.009    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y739       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X133Y739       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.085 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=26, routed)          1.029     4.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[0]
    SLICE_X128Y751                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14/I1
    SLICE_X128Y751       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14/O
                         net (fo=1, routed)           0.047     4.285    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14_n_0
    SLICE_X128Y751                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/I5
    SLICE_X128Y751       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     4.408 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.201     4.609    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X128Y751                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/I2
    SLICE_X128Y751       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     4.732 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.086     4.818    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X128Y750                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/I0
    SLICE_X128Y750       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.908 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.717     6.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]_0
    SLICE_X112Y808                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2/I2
    SLICE_X112Y808       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.715 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2/O
                         net (fo=1, routed)           1.359     8.074    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2_n_0
    SLICE_X112Y748                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1/I0
    SLICE_X112Y748       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     8.110 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1/O
                         net (fo=1, routed)           0.049     8.159    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1_n_0
    SLICE_X112Y748       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.693    10.854    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y748       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/C
                         clock pessimism             -0.428    10.426                     
                         clock uncertainty           -0.076    10.350                     
    SLICE_X112Y748       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.375    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]
  -------------------------------------------------------------------
                         required time                         10.375                     
                         arrival time                          -8.159                     
  -------------------------------------------------------------------
                         slack                                  2.216                     

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.700ns (13.845%)  route 4.356ns (86.155%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 10.333 - 7.497 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.171ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.155ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.296     2.456    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X54Y117        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.537 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=73, routed)          0.885     3.422    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]
    SLICE_X55Y124                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I1
    SLICE_X55Y124        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=6, routed)           0.447     3.991    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X54Y123                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/I3
    SLICE_X54Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.090 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.289     4.379    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3_n_0
    SLICE_X53Y125                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I2
    SLICE_X53Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          1.794     6.325    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X55Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_2/I4
    SLICE_X55Y194        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     6.473 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_2/O
                         net (fo=1, routed)           0.893     7.366    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_2_n_0
    SLICE_X54Y131                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1/I0
    SLICE_X54Y131        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     7.464 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1/O
                         net (fo=1, routed)           0.048     7.512    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1_n_0
    SLICE_X54Y131        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.117    10.333    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X54Y131        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/C
                         clock pessimism             -0.542     9.790                     
                         clock uncertainty           -0.076     9.714                     
    SLICE_X54Y131        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     9.739    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.739                     
                         arrival time                          -7.512                     
  -------------------------------------------------------------------
                         slack                                  2.227                     

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.080ns (9.512%)  route 0.761ns (90.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 4.820 - 3.332 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.824ns (routing 0.001ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.001ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.824     1.801    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X87Y156        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y156        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.881 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.761     2.642    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X56Y160        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.660     4.820    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X56Y160        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.168     4.987                     
                         clock uncertainty           -0.035     4.952                     
    SLICE_X56Y160        FDSE (Setup_GFF_SLICEM_C_S)
                                                     -0.074     4.878    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          4.878                     
                         arrival time                          -2.642                     
  -------------------------------------------------------------------
                         slack                                  2.236                     

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.080ns (9.512%)  route 0.761ns (90.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 4.820 - 3.332 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.824ns (routing 0.001ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.001ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.824     1.801    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X87Y156        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X87Y156        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.881 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.761     2.642    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X56Y160        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.660     4.820    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X56Y160        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.168     4.987                     
                         clock uncertainty           -0.035     4.952                     
    SLICE_X56Y160        FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.074     4.878    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                          4.878                     
                         arrival time                          -2.642                     
  -------------------------------------------------------------------
                         slack                                  2.236                     

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 0.633ns (12.921%)  route 4.266ns (87.079%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.230 - 7.497 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.171ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.155ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.296     2.456    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X54Y117        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.537 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=73, routed)          0.885     3.422    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]
    SLICE_X55Y124                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I1
    SLICE_X55Y124        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=6, routed)           0.447     3.991    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X54Y123                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/I3
    SLICE_X54Y123        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.090 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.289     4.379    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3_n_0
    SLICE_X53Y125                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I2
    SLICE_X53Y125        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          1.940     6.471    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X56Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_2/I4
    SLICE_X56Y194        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     6.561 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_2/O
                         net (fo=1, routed)           0.656     7.217    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_2_n_0
    SLICE_X55Y130                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_1/I0
    SLICE_X55Y130        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     7.306 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_1/O
                         net (fo=1, routed)           0.049     7.355    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_1_n_0
    SLICE_X55Y130        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.014    10.230    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X55Y130        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]/C
                         clock pessimism             -0.542     9.687                     
                         clock uncertainty           -0.076     9.611                     
    SLICE_X55Y130        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.636    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.636                     
                         arrival time                          -7.355                     
  -------------------------------------------------------------------
                         slack                                  2.281                     

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.636ns (12.522%)  route 4.443ns (87.478%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 10.854 - 7.497 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.835ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.758ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.904     3.009    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y739       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X133Y739       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.085 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=26, routed)          1.029     4.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[0]
    SLICE_X128Y751                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14/I1
    SLICE_X128Y751       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14/O
                         net (fo=1, routed)           0.047     4.285    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14_n_0
    SLICE_X128Y751                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/I5
    SLICE_X128Y751       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     4.408 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.201     4.609    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X128Y751                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/I2
    SLICE_X128Y751       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     4.732 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.086     4.818    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X128Y750                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/I0
    SLICE_X128Y750       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.908 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.716     6.624    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]_0
    SLICE_X112Y808                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2/I2
    SLICE_X112Y808       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     6.674 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2/O
                         net (fo=1, routed)           1.315     7.989    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2_n_0
    SLICE_X112Y748                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1/I0
    SLICE_X112Y748       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     8.039 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1/O
                         net (fo=1, routed)           0.049     8.088    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1_n_0
    SLICE_X112Y748       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.693    10.854    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y748       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/C
                         clock pessimism             -0.428    10.426                     
                         clock uncertainty           -0.076    10.350                     
    SLICE_X112Y748       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.375    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]
  -------------------------------------------------------------------
                         required time                         10.375                     
                         arrival time                          -8.088                     
  -------------------------------------------------------------------
                         slack                                  2.287                     

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.651ns (13.406%)  route 4.205ns (86.594%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.607ns = ( 11.104 - 7.497 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.841ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.762ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.112     3.339    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X42Y541        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X42Y541        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.418 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=69, routed)          0.556     3.974    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]
    SLICE_X43Y549                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_14/I4
    SLICE_X43Y549        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.062 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_14/O
                         net (fo=2, routed)           0.087     4.149    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_14_n_0
    SLICE_X43Y548                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/I0
    SLICE_X43Y548        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.200 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.071     4.271    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X43Y548                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/I4
    SLICE_X43Y548        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     4.421 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.142     4.563    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X43Y545                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/I5
    SLICE_X43Y545        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     4.686 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          2.202     6.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_0
    SLICE_X56Y439                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_2/I4
    SLICE_X56Y439        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     6.925 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_2/O
                         net (fo=1, routed)           1.081     8.006    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_2_n_0
    SLICE_X53Y525                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_1/I0
    SLICE_X53Y525        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     8.129 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_1/O
                         net (fo=1, routed)           0.066     8.195    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[3]_i_1_n_0
    SLICE_X53Y525        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        1.820    11.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X53Y525        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]/C
                         clock pessimism             -0.473    10.631                     
                         clock uncertainty           -0.076    10.555                     
    SLICE_X53Y525        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    10.580    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         10.580                     
                         arrival time                          -8.195                     
  -------------------------------------------------------------------
                         slack                                  2.385                     

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.632ns (13.082%)  route 4.199ns (86.918%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.607ns = ( 11.104 - 7.497 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.841ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.762ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.112     3.339    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X42Y541        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X42Y541        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.418 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=69, routed)          0.556     3.974    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]
    SLICE_X43Y549                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_14/I4
    SLICE_X43Y549        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.062 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_14/O
                         net (fo=2, routed)           0.087     4.149    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_14_n_0
    SLICE_X43Y548                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/I0
    SLICE_X43Y548        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.200 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.071     4.271    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X43Y548                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/I4
    SLICE_X43Y548        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     4.421 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.142     4.563    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X43Y545                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/I5
    SLICE_X43Y545        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     4.686 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          1.744     6.430    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_0
    SLICE_X54Y452                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2/I4
    SLICE_X54Y452        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.520 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2/O
                         net (fo=1, routed)           1.527     8.047    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2_n_0
    SLICE_X53Y525                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1/I0
    SLICE_X53Y525        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     8.098 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1/O
                         net (fo=1, routed)           0.072     8.170    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1_n_0
    SLICE_X53Y525        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        1.820    11.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X53Y525        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/C
                         clock pessimism             -0.473    10.631                     
                         clock uncertainty           -0.076    10.555                     
    SLICE_X53Y525        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    10.580    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.580                     
                         arrival time                          -8.170                     
  -------------------------------------------------------------------
                         slack                                  2.410                     

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.660ns (14.795%)  route 3.801ns (85.205%))
  Logic Levels:           4  (CARRY8=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 11.036 - 7.497 ) 
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.105ns (routing 0.841ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.762ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.105     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X37Y538        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y538        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.412 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/Q
                         net (fo=78, routed)          1.105     4.517    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/if_missed_fetch
    SLICE_X43Y534                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_i_1__154/I0
    SLICE_X43Y534        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     4.642 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_i_1__154/O
                         net (fo=1, routed)           0.013     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/if_valid
    SLICE_X43Y534                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[0]
    SLICE_X43Y534        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.847 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.873    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[23].MUXCY_XOR_I/if_pc_reg[24]
    SLICE_X43Y535                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[23].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    SLICE_X43Y535        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     4.976 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[23].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.407     5.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[17]
    SLICE_X41Y536                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/I2
    SLICE_X41Y536        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.160     5.543 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=25, routed)          2.250     7.793    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X4Y106        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        1.752    11.036    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y106        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.422    10.614                     
                         clock uncertainty           -0.076    10.538                     
    RAMB36_X4Y106        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    10.209    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.209                     
                         arrival time                          -7.793                     
  -------------------------------------------------------------------
                         slack                                  2.416                     

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.613ns (13.720%)  route 3.855ns (86.280%))
  Logic Levels:           3  (CARRY8=1 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 11.036 - 7.497 ) 
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.105ns (routing 0.841ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.762ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.105     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X37Y538        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y538        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.412 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/Q
                         net (fo=78, routed)          1.105     4.517    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/if_missed_fetch
    SLICE_X43Y534                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_i_1__154/I0
    SLICE_X43Y534        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     4.642 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_i_1__154/O
                         net (fo=1, routed)           0.013     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/if_valid
    SLICE_X43Y534                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/S[0]
    SLICE_X43Y534        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     4.896 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.331     5.227    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[24]
    SLICE_X41Y536                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/I2
    SLICE_X41Y536        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.167     5.394 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=25, routed)          2.406     7.800    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X4Y106        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        1.752    11.036    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y106        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.422    10.614                     
                         clock uncertainty           -0.076    10.538                     
    RAMB36_X4Y106        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    10.253    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.253                     
                         arrival time                          -7.800                     
  -------------------------------------------------------------------
                         slack                                  2.453                     

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.599ns (12.239%)  route 4.295ns (87.761%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 10.866 - 7.497 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.835ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.758ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.878     2.983    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X131Y743       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X131Y743       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.061 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=35, routed)          0.819     3.880    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X130Y750                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_20/I5
    SLICE_X130Y750       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     3.969 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.044     4.013    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_20_n_0
    SLICE_X130Y750                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/I1
    SLICE_X130Y750       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.064 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.288     4.352    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X128Y743                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_6/I3
    SLICE_X128Y743       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     4.499 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.147     4.646    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_6_n_0
    SLICE_X128Y745                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/I5
    SLICE_X128Y745       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.696 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          2.359     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]_1
    SLICE_X112Y806                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_2/I4
    SLICE_X112Y806       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     7.151 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_2/O
                         net (fo=1, routed)           0.588     7.739    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_2_n_0
    SLICE_X112Y743                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1/I0
    SLICE_X112Y743       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1/O
                         net (fo=1, routed)           0.050     7.877    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1_n_0
    SLICE_X112Y743       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.705    10.866    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y743       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/C
                         clock pessimism             -0.428    10.438                     
                         clock uncertainty           -0.076    10.362                     
    SLICE_X112Y743       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.387    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         10.387                     
                         arrival time                          -7.877                     
  -------------------------------------------------------------------
                         slack                                  2.510                     

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.709ns (15.470%)  route 3.874ns (84.530%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 10.869 - 7.497 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.835ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.758ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.904     3.009    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y739       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X133Y739       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.085 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=26, routed)          1.029     4.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[0]
    SLICE_X128Y751                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14/I1
    SLICE_X128Y751       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14/O
                         net (fo=1, routed)           0.047     4.285    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14_n_0
    SLICE_X128Y751                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/I5
    SLICE_X128Y751       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     4.408 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.201     4.609    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X128Y751                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/I2
    SLICE_X128Y751       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     4.732 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.086     4.818    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X128Y750                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/I0
    SLICE_X128Y750       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.908 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.814     6.722    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]_0
    SLICE_X112Y804                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2/I2
    SLICE_X112Y804       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     6.773 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2/O
                         net (fo=1, routed)           0.648     7.421    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2_n_0
    SLICE_X112Y740                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/I0
    SLICE_X112Y740       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     7.543 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/O
                         net (fo=1, routed)           0.049     7.592    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1_n_0
    SLICE_X112Y740       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.708    10.869    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y740       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/C
                         clock pessimism             -0.428    10.441                     
                         clock uncertainty           -0.076    10.365                     
    SLICE_X112Y740       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.390    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         10.390                     
                         arrival time                          -7.592                     
  -------------------------------------------------------------------
                         slack                                  2.798                     

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 0.660ns (14.464%)  route 3.903ns (85.536%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 10.854 - 7.497 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.835ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.758ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.904     3.009    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y739       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X133Y739       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.085 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=26, routed)          1.029     4.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[0]
    SLICE_X128Y751                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14/I1
    SLICE_X128Y751       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14/O
                         net (fo=1, routed)           0.047     4.285    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14_n_0
    SLICE_X128Y751                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/I5
    SLICE_X128Y751       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     4.408 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.201     4.609    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X128Y751                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/I2
    SLICE_X128Y751       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     4.732 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.086     4.818    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X128Y750                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/I0
    SLICE_X128Y750       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.908 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.772     6.680    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]_0
    SLICE_X112Y806                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_2/I2
    SLICE_X112Y806       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     6.769 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_2/O
                         net (fo=1, routed)           0.720     7.489    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_2_n_0
    SLICE_X112Y748                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_1/I0
    SLICE_X112Y748       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     7.524 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_1/O
                         net (fo=1, routed)           0.048     7.572    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_1_n_0
    SLICE_X112Y748       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.693    10.854    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y748       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/C
                         clock pessimism             -0.428    10.426                     
                         clock uncertainty           -0.076    10.350                     
    SLICE_X112Y748       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    10.375    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]
  -------------------------------------------------------------------
                         required time                         10.375                     
                         arrival time                          -7.572                     
  -------------------------------------------------------------------
                         slack                                  2.803                     

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.450ns (10.936%)  route 3.665ns (89.064%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 10.827 - 7.497 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.835ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.758ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.902     3.007    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/LMB_Clk
    SLICE_X133Y730       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X133Y730       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.087 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.155     3.242    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Rdy
    SLICE_X133Y730                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Ready_INST_0/I0
    SLICE_X133Y730       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.330 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.929     4.259    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/Sl_Ready[0]
    SLICE_X140Y732                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_Ready_INST_0/I0
    SLICE_X140Y732       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     4.355 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_Ready_INST_0/O
                         net (fo=80, routed)          1.196     5.551    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/IReady
    SLICE_X134Y745                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I_AS_INST_0/I4
    SLICE_X134Y745       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.587 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=27, routed)          0.794     6.381    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb
    SLICE_X141Y707                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2__13/I1
    SLICE_X141Y707       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     6.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2__13/O
                         net (fo=1, routed)           0.591     7.122    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X9Y142        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.666    10.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y142        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.482    10.345                     
                         clock uncertainty           -0.076    10.269                     
    RAMB36_X9Y142        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     9.927    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.927                     
                         arrival time                          -7.122                     
  -------------------------------------------------------------------
                         slack                                  2.805                     

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.447ns (10.842%)  route 3.676ns (89.158%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 10.859 - 7.497 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.835ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.758ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.902     3.007    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/LMB_Clk
    SLICE_X133Y730       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X133Y730       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.087 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.155     3.242    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Rdy
    SLICE_X133Y730                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Ready_INST_0/I0
    SLICE_X133Y730       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.330 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.929     4.259    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/Sl_Ready[0]
    SLICE_X140Y732                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_Ready_INST_0/I0
    SLICE_X140Y732       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     4.355 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_Ready_INST_0/O
                         net (fo=80, routed)          1.196     5.551    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/IReady
    SLICE_X134Y745                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I_AS_INST_0/I4
    SLICE_X134Y745       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.587 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=27, routed)          0.599     6.186    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb
    SLICE_X128Y738                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2__2/I1
    SLICE_X128Y738       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     6.333 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2__2/O
                         net (fo=1, routed)           0.797     7.130    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X8Y143        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.698    10.859    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y143        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.482    10.377                     
                         clock uncertainty           -0.076    10.301                     
    RAMB36_X8Y143        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     9.959    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.959                     
                         arrival time                          -7.130                     
  -------------------------------------------------------------------
                         slack                                  2.829                     

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.636ns (14.003%)  route 3.906ns (85.997%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 10.867 - 7.497 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.835ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.758ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.904     3.009    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y739       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X133Y739       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.085 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=26, routed)          1.029     4.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[0]
    SLICE_X128Y751                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14/I1
    SLICE_X128Y751       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14/O
                         net (fo=1, routed)           0.047     4.285    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_14_n_0
    SLICE_X128Y751                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/I5
    SLICE_X128Y751       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     4.408 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.201     4.609    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X128Y751                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/I2
    SLICE_X128Y751       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     4.732 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.086     4.818    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X128Y750                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/I0
    SLICE_X128Y750       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.908 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.773     6.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]_0
    SLICE_X112Y806                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_2/I2
    SLICE_X112Y806       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     6.731 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_2/O
                         net (fo=1, routed)           0.720     7.451    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_2_n_0
    SLICE_X112Y742                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1/I0
    SLICE_X112Y742       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     7.501 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1/O
                         net (fo=1, routed)           0.050     7.551    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1_n_0
    SLICE_X112Y742       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.706    10.867    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y742       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/C
                         clock pessimism             -0.428    10.439                     
                         clock uncertainty           -0.076    10.363                     
    SLICE_X112Y742       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.388    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         10.388                     
                         arrival time                          -7.551                     
  -------------------------------------------------------------------
                         slack                                  2.837                     

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.388ns (9.568%)  route 3.667ns (90.432%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 10.822 - 7.497 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.835ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.758ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.902     3.007    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/LMB_Clk
    SLICE_X133Y730       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X133Y730       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.087 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.155     3.242    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Rdy
    SLICE_X133Y730                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Ready_INST_0/I0
    SLICE_X133Y730       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.330 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.929     4.259    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/Sl_Ready[0]
    SLICE_X140Y732                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_Ready_INST_0/I0
    SLICE_X140Y732       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     4.355 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_Ready_INST_0/O
                         net (fo=80, routed)          1.196     5.551    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/IReady
    SLICE_X134Y745                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I_AS_INST_0/I4
    SLICE_X134Y745       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.587 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=27, routed)          0.953     6.540    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    SLICE_X141Y704                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2__0/I1
    SLICE_X141Y704       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     6.628 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2__0/O
                         net (fo=1, routed)           0.434     7.062    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X9Y140        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.661    10.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y140        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.482    10.340                     
                         clock uncertainty           -0.076    10.264                     
    RAMB36_X9Y140        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     9.922    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.922                     
                         arrival time                          -7.062                     
  -------------------------------------------------------------------
                         slack                                  2.860                     

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.351ns (8.671%)  route 3.697ns (91.329%))
  Logic Levels:           4  (LUT2=3 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 10.817 - 7.497 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.835ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.758ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.902     3.007    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/LMB_Clk
    SLICE_X133Y730       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X133Y730       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.087 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.155     3.242    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Rdy
    SLICE_X133Y730                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Ready_INST_0/I0
    SLICE_X133Y730       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.330 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.929     4.259    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/Sl_Ready[0]
    SLICE_X140Y732                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_Ready_INST_0/I0
    SLICE_X140Y732       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     4.355 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/LMB_Ready_INST_0/O
                         net (fo=80, routed)          1.196     5.551    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/IReady
    SLICE_X134Y745                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I_AS_INST_0/I4
    SLICE_X134Y745       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.587 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=27, routed)          0.985     6.572    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X141Y699                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2__12/I1
    SLICE_X141Y699       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     6.623 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2__12/O
                         net (fo=1, routed)           0.432     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X9Y139        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.656    10.817    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y139        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.482    10.335                     
                         clock uncertainty           -0.076    10.259                     
    RAMB36_X9Y139        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     9.917    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.917                     
                         arrival time                          -7.055                     
  -------------------------------------------------------------------
                         slack                                  2.862                     

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (drck fall@16.000ns - drck rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 0.902ns (9.596%)  route 8.498ns (90.404%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 19.242 - 16.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.126ns (routing 0.017ns, distribution 1.109ns)
  Clock Net Delay (Destination): 0.631ns (routing 0.013ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.651     2.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.945 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
    X5Y8 (CLOCK_ROOT)    net (fo=532, routed)         1.126     4.071    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/tck_i_reg
    SLICE_X144Y424       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y424       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.150 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/Q
                         net (fo=4, routed)           1.617     5.767    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[1]
    SLICE_X144Y424                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/I3
    SLICE_X144Y424       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     5.915 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=19, routed)          0.413     6.328    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/REG_O_reg[5]_0
    SLICE_X145Y420                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/I0
    SLICE_X145Y420       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.417 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          1.784     8.201    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X143Y359                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/I0
    SLICE_X143Y359       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     8.236 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=69, routed)          2.291    10.527    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X105Y360                                                    r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/I1
    SLICE_X105Y360       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    10.624 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.040    10.664    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
    SLICE_X105Y360                                                    r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/I0
    SLICE_X105Y360       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    10.754 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           1.992    12.746    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X144Y418                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/I5
    SLICE_X144Y418       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150    12.896 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.245    13.141    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X144Y424                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/I1
    SLICE_X144Y424       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    13.289 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.086    13.375    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/sh_reg_reg[0]
    SLICE_X144Y423                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/I2
    SLICE_X144Y423       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066    13.441 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.030    13.471    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck fall edge)      16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    16.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.361    18.553    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    18.611 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
    X5Y8 (CLOCK_ROOT)    net (fo=532, routed)         0.631    19.242    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tck_i_reg
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.641    19.883                     
                         clock uncertainty           -0.246    19.636                     
    SLICE_X144Y423       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    19.661    static           static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         19.661                     
                         arrival time                         -13.471                     
  -------------------------------------------------------------------
                         slack                                  6.190                     

Slack (MET) :             7.270ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.755ns  (logic 0.081ns (10.728%)  route 0.674ns (89.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X67Y488                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X67Y488        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.674     0.755    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X64Y489        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X64Y489        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.755                     
  -------------------------------------------------------------------
                         slack                                  7.270                     

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.668ns  (logic 0.078ns (11.677%)  route 0.590ns (88.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y489                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X64Y489        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.590     0.668    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X73Y493        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X73Y493        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.668                     
  -------------------------------------------------------------------
                         slack                                  7.357                     

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.661ns  (logic 0.076ns (11.498%)  route 0.585ns (88.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y489                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X64Y489        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.585     0.661    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X73Y493        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X73Y493        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.661                     
  -------------------------------------------------------------------
                         slack                                  7.364                     

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.595ns  (logic 0.076ns (12.773%)  route 0.519ns (87.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y489                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X64Y489        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.519     0.595    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X73Y490        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X73Y490        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.595                     
  -------------------------------------------------------------------
                         slack                                  7.430                     

Slack (MET) :             7.570ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.455ns  (logic 0.079ns (17.363%)  route 0.376ns (82.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y465                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X65Y465        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.376     0.455    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X61Y465        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X61Y465        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.455                     
  -------------------------------------------------------------------
                         slack                                  7.570                     

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.432ns  (logic 0.080ns (18.519%)  route 0.352ns (81.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y465                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X65Y465        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.352     0.432    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X61Y465        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X61Y465        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.432                     
  -------------------------------------------------------------------
                         slack                                  7.593                     

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.423ns  (logic 0.077ns (18.203%)  route 0.346ns (81.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X68Y461                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X68Y461        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.346     0.423    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X68Y461        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X68Y461        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.423                     
  -------------------------------------------------------------------
                         slack                                  7.602                     

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.385ns  (logic 0.078ns (20.260%)  route 0.307ns (79.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X68Y461                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X68Y461        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.307     0.385    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X68Y461        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X68Y461        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.385                     
  -------------------------------------------------------------------
                         slack                                  7.640                     

Slack (MET) :             9.247ns  (required time - arrival time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (drck rise@32.000ns - drck fall@16.000ns)
  Data Path Delay:        6.396ns  (logic 0.545ns (8.521%)  route 5.851ns (91.479%))
  Logic Levels:           5  (LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 35.332 - 32.000 ) 
    Source Clock Delay      (SCD):    4.009ns = ( 20.009 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.064ns (routing 0.017ns, distribution 1.047ns)
  Clock Net Delay (Destination): 0.721ns (routing 0.013ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck fall edge)      16.000    16.000 f                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085    16.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.651    18.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    18.945 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
    X5Y8 (CLOCK_ROOT)    net (fo=532, routed)         1.064    20.009    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tck_i_reg
    SLICE_X144Y420       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y420       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    20.087 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.112    20.199    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O
    SLICE_X145Y420                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/I1
    SLICE_X145Y420       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    20.348 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          1.784    22.132    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X143Y359                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/I0
    SLICE_X143Y359       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    22.167 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=69, routed)          2.291    24.458    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X105Y360                                                    r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/I1
    SLICE_X105Y360       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    24.555 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.040    24.595    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
    SLICE_X105Y360                                                    r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/I0
    SLICE_X105Y360       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    24.685 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           1.609    26.294    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X143Y388                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3/I2
    SLICE_X143Y388       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    26.390 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3/O
                         net (fo=1, routed)           0.015    26.405    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3_n_0
    SLICE_X143Y388       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck rise edge)      32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    32.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.361    34.553    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    34.611 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
    X5Y8 (CLOCK_ROOT)    net (fo=532, routed)         0.721    35.332    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X143Y388       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.541    35.873                     
                         clock uncertainty           -0.246    35.627                     
    SLICE_X143Y388       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    35.652    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         35.652                     
                         arrival time                         -26.405                     
  -------------------------------------------------------------------
                         slack                                  9.247                     

Slack (MET) :             10.170ns  (required time - arrival time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (tck rise@32.000ns - drck fall@16.000ns)
  Data Path Delay:        7.043ns  (logic 0.505ns (7.170%)  route 6.538ns (92.830%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns = ( 38.010 - 32.000 ) 
    Source Clock Delay      (SCD):    4.009ns = ( 20.009 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.767ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.010ns
    Common Clock Delay      (CCD):    0.896ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.064ns (routing 0.017ns, distribution 1.047ns)
  Clock Net Delay (Destination): 2.762ns (routing 0.441ns, distribution 2.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck fall edge)      16.000    16.000 f                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085    16.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.651    18.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    18.945 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
    X5Y8 (CLOCK_ROOT)    net (fo=532, routed)         1.064    20.009    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tck_i_reg
    SLICE_X144Y420       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y420       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    20.087 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.112    20.199    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O
    SLICE_X145Y420                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/I1
    SLICE_X145Y420       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    20.348 f  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          1.711    22.059    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X142Y360                                                    f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I5
    SLICE_X142Y360       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101    22.160 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.200    26.360    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/shift
    SLICE_X78Y445                                                     f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    SLICE_X78Y445        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    26.471 f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.275    26.746    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X79Y443                                                     f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    SLICE_X79Y443        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066    26.812 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.240    27.052    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X78Y443        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    32.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.762    38.010    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLR Crossing[0->1]   
    SLICE_X78Y443        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.099    38.109                     
                         inter-SLR compensation      -0.767    37.342                     
                         clock uncertainty           -0.046    37.296                     
    SLICE_X78Y443        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    37.222    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.222                     
                         arrival time                         -27.052                     
  -------------------------------------------------------------------
                         slack                                 10.170                     

Slack (MET) :             10.170ns  (required time - arrival time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (tck rise@32.000ns - drck fall@16.000ns)
  Data Path Delay:        7.043ns  (logic 0.505ns (7.170%)  route 6.538ns (92.830%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns = ( 38.010 - 32.000 ) 
    Source Clock Delay      (SCD):    4.009ns = ( 20.009 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.767ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.010ns
    Common Clock Delay      (CCD):    0.896ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.064ns (routing 0.017ns, distribution 1.047ns)
  Clock Net Delay (Destination): 2.762ns (routing 0.441ns, distribution 2.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck fall edge)      16.000    16.000 f                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085    16.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.651    18.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    18.945 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
    X5Y8 (CLOCK_ROOT)    net (fo=532, routed)         1.064    20.009    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tck_i_reg
    SLICE_X144Y420       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y420       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    20.087 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.112    20.199    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O
    SLICE_X145Y420                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/I1
    SLICE_X145Y420       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    20.348 f  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          1.711    22.059    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X142Y360                                                    f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I5
    SLICE_X142Y360       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101    22.160 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.200    26.360    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/shift
    SLICE_X78Y445                                                     f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    SLICE_X78Y445        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    26.471 f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.275    26.746    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X79Y443                                                     f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    SLICE_X79Y443        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066    26.812 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.240    27.052    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X78Y443        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    32.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.762    38.010    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLR Crossing[0->1]   
    SLICE_X78Y443        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.099    38.109                     
                         inter-SLR compensation      -0.767    37.342                     
                         clock uncertainty           -0.046    37.296                     
    SLICE_X78Y443        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    37.222    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.222                     
                         arrival time                         -27.052                     
  -------------------------------------------------------------------
                         slack                                 10.170                     

Slack (MET) :             11.492ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.508ns  (logic 0.081ns (15.945%)  route 0.427ns (84.055%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X126Y660                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X126Y660       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.427     0.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X129Y661       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X129Y661       FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.508                     
  -------------------------------------------------------------------
                         slack                                 11.492                     

Slack (MET) :             11.572ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.428ns  (logic 0.076ns (17.757%)  route 0.352ns (82.243%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y144                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X84Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.352     0.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X83Y144        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X83Y144        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.428                     
  -------------------------------------------------------------------
                         slack                                 11.572                     

Slack (MET) :             11.610ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X125Y660                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X125Y660       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.311     0.390    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X125Y660       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X125Y660       FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.390                     
  -------------------------------------------------------------------
                         slack                                 11.610                     

Slack (MET) :             11.627ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.373ns  (logic 0.081ns (21.716%)  route 0.292ns (78.284%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X82Y537                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X82Y537        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.292     0.373    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X82Y537        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X82Y537        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.373                     
  -------------------------------------------------------------------
                         slack                                 11.627                     

Slack (MET) :             11.627ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.373ns  (logic 0.081ns (21.716%)  route 0.292ns (78.284%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X82Y538                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X82Y538        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.292     0.373    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X82Y538        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X82Y538        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.373                     
  -------------------------------------------------------------------
                         slack                                 11.627                     

Slack (MET) :             11.646ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_extra_a1 rise@16.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.334ns (8.225%)  route 3.727ns (91.775%))
  Logic Levels:           3  (CARRY8=2 SRL16E=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.122ns = ( 22.122 - 16.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.006ns (routing 0.462ns, distribution 2.544ns)
  Clock Net Delay (Destination): 2.701ns (routing 0.420ns, distribution 2.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.941    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.969 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         3.006     5.975    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/clk_extra_a1
    SLICE_X55Y533        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y533        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     6.056 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           1.943     7.999    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/I2
    SLICE_X56Y530                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/A2
    SLICE_X56Y530        SRL16E (Prop_A5LUT_SLICEM_A2_Q)
                                                      0.100     8.099 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           1.168     9.267    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_4
    SLICE_X56Y531                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/DI[4]
    SLICE_X56Y531        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     9.360 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     9.386    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X56Y532                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CI
    SLICE_X56Y532        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     9.446 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.590    10.036    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X65Y548        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    16.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    18.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    19.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    19.397    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.421 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.701    22.122    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/clk_extra_a1
    SLICE_X65Y548        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism             -0.402    21.720                     
                         clock uncertainty           -0.063    21.657                     
    SLICE_X65Y548        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    21.682    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         21.682                     
                         arrival time                         -10.036                     
  -------------------------------------------------------------------
                         slack                                 11.646                     

Slack (MET) :             11.660ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.340ns  (logic 0.078ns (22.941%)  route 0.262ns (77.059%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y146                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X84Y146        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.262     0.340    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X84Y147        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X84Y147        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.340                     
  -------------------------------------------------------------------
                         slack                                 11.660                     

Slack (MET) :             11.662ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.338ns  (logic 0.079ns (23.373%)  route 0.259ns (76.627%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X126Y660                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X126Y660       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.259     0.338    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X128Y660       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X128Y660       FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.338                     
  -------------------------------------------------------------------
                         slack                                 11.662                     

Slack (MET) :             11.668ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.332ns  (logic 0.079ns (23.795%)  route 0.253ns (76.205%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y144                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X84Y144        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.253     0.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X83Y144        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X83Y144        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.332                     
  -------------------------------------------------------------------
                         slack                                 11.668                     

Slack (MET) :             11.682ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.318ns  (logic 0.079ns (24.843%)  route 0.239ns (75.157%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X81Y538                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X81Y538        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.239     0.318    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X81Y538        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X81Y538        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.318                     
  -------------------------------------------------------------------
                         slack                                 11.682                     

Slack (MET) :             11.687ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.313ns  (logic 0.076ns (24.281%)  route 0.237ns (75.719%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X80Y538                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X80Y538        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.237     0.313    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X80Y538        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X80Y538        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.313                     
  -------------------------------------------------------------------
                         slack                                 11.687                     

Slack (MET) :             11.743ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/vi_cnt_ge_watermark_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_extra_a1 rise@16.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.464ns (37.567%)  route 2.433ns (62.433%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.231ns = ( 22.231 - 16.000 ) 
    Source Clock Delay      (SCD):    6.143ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.174ns (routing 0.462ns, distribution 2.712ns)
  Clock Net Delay (Destination): 2.810ns (routing 0.420ns, distribution 2.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.941    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.969 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         3.174     6.143    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X41Y482        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y482        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.223 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/Q
                         net (fo=14, routed)          0.538     6.761    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[1]
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/I2
    SLICE_X42Y482        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     6.814 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/O
                         net (fo=1, routed)           0.013     6.827    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11_n_0
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/S[0]
    SLICE_X42Y482        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.186     7.013 f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          0.162     7.175    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg4
    SLICE_X41Y481                                                     f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/I2
    SLICE_X41Y481        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.299 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/O
                         net (fo=2, routed)           0.761     8.060    reconfigurable WRAPPER_INST/CL/CL_VIO/p_0_in1_in[2]
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/I0
    SLICE_X41Y481        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     8.208 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/O
                         net (fo=1, routed)           0.009     8.217    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8_n_0
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/S[1]
    SLICE_X41Y481        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.187     8.404 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/CO[3]
                         net (fo=2, routed)           0.362     8.766    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg5
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/I1
    SLICE_X46Y474        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     8.816 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/O
                         net (fo=1, routed)           0.009     8.825    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3_n_0
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/S[0]
    SLICE_X46Y474        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     9.063 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/O[5]
                         net (fo=2, routed)           0.231     9.294    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2_n_10
    SLICE_X43Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_ge_watermark_i_29/I0
    SLICE_X43Y474        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     9.384 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_ge_watermark_i_29/O
                         net (fo=2, routed)           0.294     9.678    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_ge_watermark_i_29_n_0
    SLICE_X44Y478                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_ge_watermark_i_15/I2
    SLICE_X44Y478        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     9.824 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_ge_watermark_i_15/O
                         net (fo=1, routed)           0.010     9.834    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_ge_watermark_i_15_n_0
    SLICE_X44Y478                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_ge_watermark_reg_i_1/S[2]
    SLICE_X44Y478        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     9.996 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_ge_watermark_reg_i_1/CO[7]
                         net (fo=1, routed)           0.044    10.040    reconfigurable WRAPPER_INST/CL/CL_VIO/p_0_in__0
    SLICE_X44Y478        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_ge_watermark_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    16.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    18.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    19.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    19.397    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.421 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.810    22.231    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X44Y478        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_ge_watermark_reg/C
                         clock pessimism             -0.410    21.821                     
                         clock uncertainty           -0.063    21.758                     
    SLICE_X44Y478        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    21.783    reconfigurable   WRAPPER_INST/CL/CL_VIO/vi_cnt_ge_watermark_reg
  -------------------------------------------------------------------
                         required time                         21.783                     
                         arrival time                         -10.040                     
  -------------------------------------------------------------------
                         slack                                 11.743                     

Slack (MET) :             12.237ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_extra_a1 rise@16.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 1.198ns (35.184%)  route 2.207ns (64.816%))
  Logic Levels:           9  (CARRY8=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.233ns = ( 22.233 - 16.000 ) 
    Source Clock Delay      (SCD):    6.143ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.174ns (routing 0.462ns, distribution 2.712ns)
  Clock Net Delay (Destination): 2.812ns (routing 0.420ns, distribution 2.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.941    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.969 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         3.174     6.143    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X41Y482        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y482        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.223 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/Q
                         net (fo=14, routed)          0.538     6.761    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[1]
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/I2
    SLICE_X42Y482        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     6.814 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/O
                         net (fo=1, routed)           0.013     6.827    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11_n_0
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/S[0]
    SLICE_X42Y482        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.186     7.013 f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          0.162     7.175    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg4
    SLICE_X41Y481                                                     f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/I2
    SLICE_X41Y481        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.299 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/O
                         net (fo=2, routed)           0.761     8.060    reconfigurable WRAPPER_INST/CL/CL_VIO/p_0_in1_in[2]
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/I0
    SLICE_X41Y481        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     8.208 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/O
                         net (fo=1, routed)           0.009     8.217    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8_n_0
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/S[1]
    SLICE_X41Y481        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.187     8.404 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/CO[3]
                         net (fo=2, routed)           0.362     8.766    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg5
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/I1
    SLICE_X46Y474        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     8.816 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/O
                         net (fo=1, routed)           0.009     8.825    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3_n_0
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/S[0]
    SLICE_X46Y474        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.015 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.041    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2_n_0
    SLICE_X46Y475                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2/CI
    SLICE_X46Y475        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.097 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.279     9.376    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2_n_15
    SLICE_X44Y473                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[8]_i_1/I2
    SLICE_X44Y473        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     9.500 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[8]_i_1/O
                         net (fo=1, routed)           0.048     9.548    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[8]_i_1_n_0
    SLICE_X44Y473        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    16.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    18.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    19.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    19.397    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.421 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.812    22.233    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X44Y473        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[8]/C
                         clock pessimism             -0.410    21.823                     
                         clock uncertainty           -0.063    21.760                     
    SLICE_X44Y473        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    21.785    reconfigurable   WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.785                     
                         arrival time                          -9.548                     
  -------------------------------------------------------------------
                         slack                                 12.237                     

Slack (MET) :             12.281ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_extra_a1 rise@16.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 1.280ns (38.073%)  route 2.082ns (61.927%))
  Logic Levels:           9  (CARRY8=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.234ns = ( 22.234 - 16.000 ) 
    Source Clock Delay      (SCD):    6.143ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.174ns (routing 0.462ns, distribution 2.712ns)
  Clock Net Delay (Destination): 2.813ns (routing 0.420ns, distribution 2.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.941    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.969 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         3.174     6.143    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X41Y482        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y482        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.223 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/Q
                         net (fo=14, routed)          0.538     6.761    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[1]
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/I2
    SLICE_X42Y482        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     6.814 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/O
                         net (fo=1, routed)           0.013     6.827    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11_n_0
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/S[0]
    SLICE_X42Y482        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.186     7.013 f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          0.162     7.175    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg4
    SLICE_X41Y481                                                     f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/I2
    SLICE_X41Y481        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.299 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/O
                         net (fo=2, routed)           0.761     8.060    reconfigurable WRAPPER_INST/CL/CL_VIO/p_0_in1_in[2]
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/I0
    SLICE_X41Y481        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     8.208 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/O
                         net (fo=1, routed)           0.009     8.217    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8_n_0
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/S[1]
    SLICE_X41Y481        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.187     8.404 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/CO[3]
                         net (fo=2, routed)           0.362     8.766    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg5
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/I1
    SLICE_X46Y474        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     8.816 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/O
                         net (fo=1, routed)           0.009     8.825    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3_n_0
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/S[0]
    SLICE_X46Y474        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.015 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.041    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2_n_0
    SLICE_X46Y475                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2/CI
    SLICE_X46Y475        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     9.157 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2/O[5]
                         net (fo=2, routed)           0.152     9.309    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2_n_10
    SLICE_X44Y475                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[13]_i_1/I2
    SLICE_X44Y475        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     9.455 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[13]_i_1/O
                         net (fo=1, routed)           0.050     9.505    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[13]_i_1_n_0
    SLICE_X44Y475        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    16.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    18.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    19.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    19.397    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.421 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.813    22.234    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X44Y475        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[13]/C
                         clock pessimism             -0.410    21.824                     
                         clock uncertainty           -0.063    21.761                     
    SLICE_X44Y475        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    21.786    reconfigurable   WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         21.786                     
                         arrival time                          -9.505                     
  -------------------------------------------------------------------
                         slack                                 12.281                     

Slack (MET) :             12.294ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_extra_a1 rise@16.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.182ns (35.200%)  route 2.176ns (64.800%))
  Logic Levels:           9  (CARRY8=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.243ns = ( 22.243 - 16.000 ) 
    Source Clock Delay      (SCD):    6.143ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.174ns (routing 0.462ns, distribution 2.712ns)
  Clock Net Delay (Destination): 2.822ns (routing 0.420ns, distribution 2.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.941    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.969 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         3.174     6.143    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X41Y482        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y482        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.223 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/Q
                         net (fo=14, routed)          0.538     6.761    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[1]
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/I2
    SLICE_X42Y482        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     6.814 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/O
                         net (fo=1, routed)           0.013     6.827    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11_n_0
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/S[0]
    SLICE_X42Y482        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.186     7.013 f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          0.162     7.175    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg4
    SLICE_X41Y481                                                     f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/I2
    SLICE_X41Y481        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.299 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/O
                         net (fo=2, routed)           0.761     8.060    reconfigurable WRAPPER_INST/CL/CL_VIO/p_0_in1_in[2]
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/I0
    SLICE_X41Y481        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     8.208 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/O
                         net (fo=1, routed)           0.009     8.217    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8_n_0
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/S[1]
    SLICE_X41Y481        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.187     8.404 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/CO[3]
                         net (fo=2, routed)           0.362     8.766    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg5
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/I1
    SLICE_X46Y474        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     8.816 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/O
                         net (fo=1, routed)           0.009     8.825    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3_n_0
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/S[0]
    SLICE_X46Y474        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.015 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.041    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2_n_0
    SLICE_X46Y475                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2/CI
    SLICE_X46Y475        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     9.117 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.224     9.341    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2_n_14
    SLICE_X45Y478                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[9]_i_1/I2
    SLICE_X45Y478        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     9.429 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[9]_i_1/O
                         net (fo=1, routed)           0.072     9.501    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[9]_i_1_n_0
    SLICE_X45Y478        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    16.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    18.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    19.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    19.397    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.421 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.822    22.243    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X45Y478        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[9]/C
                         clock pessimism             -0.410    21.833                     
                         clock uncertainty           -0.063    21.770                     
    SLICE_X45Y478        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    21.795    reconfigurable   WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.795                     
                         arrival time                          -9.501                     
  -------------------------------------------------------------------
                         slack                                 12.294                     

Slack (MET) :             12.301ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_extra_a1 rise@16.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 1.226ns (36.718%)  route 2.113ns (63.282%))
  Logic Levels:           9  (CARRY8=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.231ns = ( 22.231 - 16.000 ) 
    Source Clock Delay      (SCD):    6.143ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.174ns (routing 0.462ns, distribution 2.712ns)
  Clock Net Delay (Destination): 2.810ns (routing 0.420ns, distribution 2.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.941    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.969 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         3.174     6.143    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X41Y482        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y482        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.223 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/Q
                         net (fo=14, routed)          0.538     6.761    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[1]
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/I2
    SLICE_X42Y482        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     6.814 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/O
                         net (fo=1, routed)           0.013     6.827    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11_n_0
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/S[0]
    SLICE_X42Y482        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.186     7.013 f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          0.162     7.175    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg4
    SLICE_X41Y481                                                     f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/I2
    SLICE_X41Y481        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.299 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/O
                         net (fo=2, routed)           0.761     8.060    reconfigurable WRAPPER_INST/CL/CL_VIO/p_0_in1_in[2]
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/I0
    SLICE_X41Y481        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     8.208 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/O
                         net (fo=1, routed)           0.009     8.217    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8_n_0
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/S[1]
    SLICE_X41Y481        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.187     8.404 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/CO[3]
                         net (fo=2, routed)           0.362     8.766    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg5
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/I1
    SLICE_X46Y474        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     8.816 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/O
                         net (fo=1, routed)           0.009     8.825    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3_n_0
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/S[0]
    SLICE_X46Y474        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.015 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.041    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2_n_0
    SLICE_X46Y475                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2/CI
    SLICE_X46Y475        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     9.127 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2/O[4]
                         net (fo=2, routed)           0.184     9.311    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2_n_11
    SLICE_X46Y477                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[12]_i_1/I2
    SLICE_X46Y477        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.433 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[12]_i_1/O
                         net (fo=1, routed)           0.049     9.482    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[12]_i_1_n_0
    SLICE_X46Y477        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    16.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    18.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    19.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    19.397    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.421 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.810    22.231    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X46Y477        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[12]/C
                         clock pessimism             -0.410    21.821                     
                         clock uncertainty           -0.063    21.758                     
    SLICE_X46Y477        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    21.783    reconfigurable   WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         21.783                     
                         arrival time                          -9.482                     
  -------------------------------------------------------------------
                         slack                                 12.301                     

Slack (MET) :             12.359ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_extra_a1 rise@16.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 1.180ns (35.943%)  route 2.103ns (64.057%))
  Logic Levels:           8  (CARRY8=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.233ns = ( 22.233 - 16.000 ) 
    Source Clock Delay      (SCD):    6.143ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.174ns (routing 0.462ns, distribution 2.712ns)
  Clock Net Delay (Destination): 2.812ns (routing 0.420ns, distribution 2.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.941    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.969 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         3.174     6.143    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X41Y482        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y482        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.223 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/Q
                         net (fo=14, routed)          0.538     6.761    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[1]
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/I2
    SLICE_X42Y482        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     6.814 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/O
                         net (fo=1, routed)           0.013     6.827    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11_n_0
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/S[0]
    SLICE_X42Y482        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.186     7.013 f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          0.162     7.175    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg4
    SLICE_X41Y481                                                     f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/I2
    SLICE_X41Y481        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.299 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/O
                         net (fo=2, routed)           0.761     8.060    reconfigurable WRAPPER_INST/CL/CL_VIO/p_0_in1_in[2]
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/I0
    SLICE_X41Y481        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     8.208 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/O
                         net (fo=1, routed)           0.009     8.217    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8_n_0
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/S[1]
    SLICE_X41Y481        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.187     8.404 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/CO[3]
                         net (fo=2, routed)           0.362     8.766    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg5
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/I1
    SLICE_X46Y474        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     8.816 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/O
                         net (fo=1, routed)           0.009     8.825    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3_n_0
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/S[0]
    SLICE_X46Y474        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     9.029 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/O[4]
                         net (fo=2, routed)           0.200     9.229    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2_n_11
    SLICE_X44Y473                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[4]_i_1/I2
    SLICE_X44Y473        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     9.377 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[4]_i_1/O
                         net (fo=1, routed)           0.049     9.426    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[4]_i_1_n_0
    SLICE_X44Y473        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    16.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    18.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    19.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    19.397    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.421 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.812    22.233    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X44Y473        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[4]/C
                         clock pessimism             -0.410    21.823                     
                         clock uncertainty           -0.063    21.760                     
    SLICE_X44Y473        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    21.785    reconfigurable   WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.785                     
                         arrival time                          -9.426                     
  -------------------------------------------------------------------
                         slack                                 12.359                     

Slack (MET) :             12.364ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_extra_a1 rise@16.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.192ns (36.176%)  route 2.103ns (63.824%))
  Logic Levels:           8  (CARRY8=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.250ns = ( 22.250 - 16.000 ) 
    Source Clock Delay      (SCD):    6.143ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.174ns (routing 0.462ns, distribution 2.712ns)
  Clock Net Delay (Destination): 2.829ns (routing 0.420ns, distribution 2.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.941    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.969 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         3.174     6.143    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X41Y482        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y482        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.223 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/Q
                         net (fo=14, routed)          0.538     6.761    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[1]
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/I2
    SLICE_X42Y482        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     6.814 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/O
                         net (fo=1, routed)           0.013     6.827    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11_n_0
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/S[0]
    SLICE_X42Y482        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.186     7.013 f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          0.162     7.175    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg4
    SLICE_X41Y481                                                     f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/I2
    SLICE_X41Y481        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.299 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/O
                         net (fo=2, routed)           0.761     8.060    reconfigurable WRAPPER_INST/CL/CL_VIO/p_0_in1_in[2]
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/I0
    SLICE_X41Y481        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     8.208 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/O
                         net (fo=1, routed)           0.009     8.217    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8_n_0
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/S[1]
    SLICE_X41Y481        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.187     8.404 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/CO[3]
                         net (fo=2, routed)           0.362     8.766    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg5
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/I1
    SLICE_X46Y474        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     8.816 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/O
                         net (fo=1, routed)           0.009     8.825    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3_n_0
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/S[0]
    SLICE_X46Y474        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.239     9.064 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/O[7]
                         net (fo=2, routed)           0.190     9.254    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2_n_8
    SLICE_X43Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_1/I2
    SLICE_X43Y474        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     9.379 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_1/O
                         net (fo=1, routed)           0.059     9.438    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_1_n_0
    SLICE_X43Y474        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    16.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    18.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    19.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    19.397    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.421 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.829    22.250    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X43Y474        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]/C
                         clock pessimism             -0.410    21.840                     
                         clock uncertainty           -0.063    21.777                     
    SLICE_X43Y474        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    21.802    reconfigurable   WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.802                     
                         arrival time                          -9.438                     
  -------------------------------------------------------------------
                         slack                                 12.364                     

Slack (MET) :             12.365ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_extra_a1 rise@16.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.207ns (36.821%)  route 2.071ns (63.179%))
  Logic Levels:           9  (CARRY8=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.234ns = ( 22.234 - 16.000 ) 
    Source Clock Delay      (SCD):    6.143ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.174ns (routing 0.462ns, distribution 2.712ns)
  Clock Net Delay (Destination): 2.813ns (routing 0.420ns, distribution 2.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.941    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.969 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         3.174     6.143    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X41Y482        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y482        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.223 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[1]/Q
                         net (fo=14, routed)          0.538     6.761    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[1]
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/I2
    SLICE_X42Y482        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     6.814 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11/O
                         net (fo=1, routed)           0.013     6.827    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt[7]_i_11_n_0
    SLICE_X42Y482                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/S[0]
    SLICE_X42Y482        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.186     7.013 f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          0.162     7.175    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_cnt_reg4
    SLICE_X41Y481                                                     f  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/I2
    SLICE_X41Y481        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.299 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_14/O
                         net (fo=2, routed)           0.761     8.060    reconfigurable WRAPPER_INST/CL/CL_VIO/p_0_in1_in[2]
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/I0
    SLICE_X41Y481        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     8.208 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8/O
                         net (fo=1, routed)           0.009     8.217    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_i_8_n_0
    SLICE_X41Y481                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/S[1]
    SLICE_X41Y481        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.187     8.404 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_tick_reg_i_1/CO[3]
                         net (fo=2, routed)           0.362     8.766    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg5
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/I1
    SLICE_X46Y474        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     8.816 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3/O
                         net (fo=1, routed)           0.009     8.825    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[7]_i_3_n_0
    SLICE_X46Y474                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/S[0]
    SLICE_X46Y474        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.015 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.041    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[7]_i_2_n_0
    SLICE_X46Y475                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2/CI
    SLICE_X46Y475        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     9.108 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.142     9.250    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[15]_i_2_n_13
    SLICE_X44Y475                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[10]_i_1/I2
    SLICE_X44Y475        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.372 r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[10]_i_1/O
                         net (fo=1, routed)           0.049     9.421    reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt[10]_i_1_n_0
    SLICE_X44Y475        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    16.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    18.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    19.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    19.397    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.421 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.813    22.234    boundary       WRAPPER_INST/CL/CL_VIO/clk_extra_a1
    SLICE_X44Y475        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[10]/C
                         clock pessimism             -0.410    21.824                     
                         clock uncertainty           -0.063    21.761                     
    SLICE_X44Y475        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    21.786    reconfigurable   WRAPPER_INST/CL/CL_VIO/vi_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.786                     
                         arrival time                          -9.421                     
  -------------------------------------------------------------------
                         slack                                 12.365                     

Slack (MET) :             12.383ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_extra_a1 rise@16.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.378ns (11.253%)  route 2.981ns (88.747%))
  Logic Levels:           3  (CARRY8=2 SRLC32E=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 22.135 - 16.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 0.462ns, distribution 2.678ns)
  Clock Net Delay (Destination): 2.714ns (routing 0.420ns, distribution 2.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.085     0.085    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.602     2.817    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.941    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.969 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         3.140     6.109    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk_extra_a1
    SLICE_X53Y480        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y480        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     6.188 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/Q
                         net (fo=3, routed)           1.314     7.502    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/I0
    SLICE_X53Y479                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/A[0]
    SLICE_X53Y479        SRLC32E (Prop_D6LUT_SLICEM_A[0]_Q)
                                                      0.122     7.624 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.871     8.495    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X56Y479                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/S[7]
    SLICE_X56Y479        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     8.612 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     8.638    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X56Y480                                                     r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CI
    SLICE_X56Y480        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     8.698 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.770     9.468    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X58Y530        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=8, routed)           0.078    16.078    static         static_sh/pcie_inst/inst/gt_txoutclk[0]
    BUFG_GT_X1Y212                                                    r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=149525, routed)      2.355    18.547    boundary       WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y7                                                         r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    19.177 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    19.397    reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_kernel_clks_clkwiz_sys_clk_0
    BUFGCE_X1Y183                                                     r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.421 r  reconfigurable WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.714    22.135    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/clk_extra_a1
    SLICE_X58Y530        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism             -0.246    21.889                     
                         clock uncertainty           -0.063    21.826                     
    SLICE_X58Y530        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    21.851    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         21.851                     
                         arrival time                          -9.468                     
  -------------------------------------------------------------------
                         slack                                 12.383                     




