// Seed: 2088821174
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input logic id_5
);
  assign id_2 = id_0[1 : 1];
endmodule
`timescale 1ps / 1ps
