14:39
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 15 16:36:36 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

ERROR - synthesis: verilog/coms.v(143): syntax error near +. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 15 16:36:57 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

ERROR - synthesis: verilog/coms.v(168): syntax error near +. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 15 16:38:38 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

ERROR - synthesis: verilog/coms.v(236): syntax error near +. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 15 16:38:50 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

ERROR - synthesis: verilog/coms.v(171): tx2_crc is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 15 16:39:12 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

ERROR - synthesis: verilog/coms.v(183): tx2_active is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 15 16:39:43 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(124): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(185): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(87): expression size 32 truncated to fit in target size 9. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(28): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(35): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(42): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(49): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to output.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/TinyFPGA_B.v(34): net tx2_o does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(34): net tx2_enable does not have a driver. VDB-1002
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net tx2_o. Patching with GND.
######## Missing driver on net tx2_enable. Patching with GND.
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(253): Register \c0/data_out_frame[0]__i168 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(253): Register \c0/data_out_frame[0]__i32 is stuck at One. VDB-5014
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 477 of 7680 (6 % )
SB_CARRY => 697
SB_DFF => 334
SB_DFFE => 72
SB_DFFSR => 2
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 17
SB_LUT4 => 1755
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 477
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : quad_counter0/n1573, loads : 63
  Net : c0/n31, loads : 40
  Net : c0/byte_transmit_counter_0, loads : 36
  Net : c0/rx/rx_data_ready, loads : 35
  Net : c0/FRAME_MATCHER.state_1, loads : 34
  Net : c0/FRAME_MATCHER.i_31__N_552, loads : 34
  Net : c0/n981, loads : 33
  Net : control/n37, loads : 32
  Net : quad_counter0/count_enable, loads : 31
  Net : quad_counter0/n19041, loads : 31
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    9.159 MHz|    69 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 199.008  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.166  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx2_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_9_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i5:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1755
    Number of DFFs      	:	477
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	697
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	32
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	39
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1795
    Number of DFFs      	:	470
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	882

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	410
        LUT, DFF and CARRY	:	60
    Combinational LogicCells
        Only LUT         	:	689
        CARRY Only       	:	186
        LUT with CARRY   	:	636
    LogicCells                  :	1981/7680
    PLBs                        :	282/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	18/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 58.7 (sec)

Final Design Statistics
    Number of LUTs      	:	1795
    Number of DFFs      	:	470
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	882
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1981/7680
    PLBs                        :	363/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	18/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 14.08 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 67.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 7052
used logic cells: 1981
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 3345 
I1212: Iteration  1 :  1096 unrouted : 5 seconds
I1212: Iteration  2 :   170 unrouted : 4 seconds
I1212: Iteration  3 :    51 unrouted : 4 seconds
I1212: Iteration  4 :     2 unrouted : 4 seconds
I1212: Iteration  5 :     0 unrouted : 4 seconds
I1215: Routing is successful
Routing time: 22
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 34 seconds
 total           357564K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio 
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 12 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 15 16:56:17 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(112): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(113): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(116): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(117): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(183): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(87): expression size 32 truncated to fit in target size 9. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(28): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(35): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(42): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(49): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(102): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(110): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(102): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(110): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to output.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(7): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(251): Register \c0/data_out_frame[0]__i168 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(251): Register \c0/data_out_frame[0]__i32 is stuck at One. VDB-5014
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 477 of 7680 (6 % )
SB_CARRY => 697
SB_DFF => 334
SB_DFFE => 72
SB_DFFSR => 2
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1755
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 477
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : quad_counter0/n1571, loads : 63
  Net : c0/n31, loads : 40
  Net : c0/byte_transmit_counter_0, loads : 36
  Net : c0/rx/rx_data_ready, loads : 35
  Net : c0/FRAME_MATCHER.state_1, loads : 34
  Net : c0/FRAME_MATCHER.i_31__N_552, loads : 34
  Net : c0/n979, loads : 33
  Net : control/n37, loads : 32
  Net : quad_counter0/count_enable, loads : 31
  Net : quad_counter0/n19039, loads : 31
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    9.159 MHz|    69 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 199.000  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.718  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_9_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i5:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1755
    Number of DFFs      	:	477
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	697
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	32
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	39
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1795
    Number of DFFs      	:	470
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	882

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	410
        LUT, DFF and CARRY	:	60
    Combinational LogicCells
        Only LUT         	:	689
        CARRY Only       	:	186
        LUT with CARRY   	:	636
    LogicCells                  :	1981/7680
    PLBs                        :	282/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 59.4 (sec)

Final Design Statistics
    Number of LUTs      	:	1795
    Number of DFFs      	:	470
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	882
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1981/7680
    PLBs                        :	363/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 14.08 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 68.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 7052
used logic cells: 1981
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 7052
used logic cells: 1981
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 2559 
I1212: Iteration  1 :   537 unrouted : 4 seconds
I1212: Iteration  2 :   110 unrouted : 1 seconds
I1212: Iteration  3 :    47 unrouted : 0 seconds
I1212: Iteration  4 :    38 unrouted : 0 seconds
I1212: Iteration  5 :    32 unrouted : 0 seconds
I1212: Iteration  6 :    17 unrouted : 0 seconds
I1212: Iteration  7 :    14 unrouted : 0 seconds
I1212: Iteration  8 :     6 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           351440K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 15 17:02:39 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(112): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(113): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(116): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(117): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(183): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(87): expression size 32 truncated to fit in target size 9. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(28): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(35): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(42): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(49): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(102): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(110): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(102): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(110): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to output.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(7): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(251): Register \c0/data_out_frame[0]__i168 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(251): Register \c0/data_out_frame[0]__i32 is stuck at One. VDB-5014
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 451 of 7680 (5 % )
SB_CARRY => 672
SB_DFF => 306
SB_DFFE => 74
SB_DFFSR => 2
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1719
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 451
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : quad_counter0/n1542, loads : 63
  Net : c0/n31_adj_1828, loads : 40
  Net : c0/byte_transmit_counter_0, loads : 36
  Net : c0/rx/rx_data_ready, loads : 35
  Net : c0/FRAME_MATCHER.i_31__N_526, loads : 35
  Net : c0/n950, loads : 34
  Net : control/n37, loads : 32
  Net : c0/n1385, loads : 31
  Net : quad_counter0/count_enable, loads : 31
  Net : quad_counter0/n17269, loads : 31
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    9.159 MHz|    69 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 198.719  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.155  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_9_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i8:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1719
    Number of DFFs      	:	451
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	672
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	32
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	40
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1760
    Number of DFFs      	:	445
    Number of DFFs packed to IO	:	6
    Number of Carrys    	:	857

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	410
        LUT, DFF and CARRY	:	35
    Combinational LogicCells
        Only LUT         	:	679
        CARRY Only       	:	186
        LUT with CARRY   	:	636
    LogicCells                  :	1946/7680
    PLBs                        :	280/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.7 (sec)

Phase 6
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 15 17:03:26 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(112): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(113): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(116): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(117): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(183): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(87): expression size 32 truncated to fit in target size 9. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(28): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(35): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(42): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(49): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(102): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(110): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(102): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(110): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to output.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(7): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(251): Register \c0/data_out_frame[0]__i168 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(251): Register \c0/data_out_frame[0]__i32 is stuck at One. VDB-5014
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 451 of 7680 (5 % )
SB_CARRY => 672
SB_DFF => 305
SB_DFFE => 75
SB_DFFSR => 2
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1720
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 451
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : quad_counter0/n1542, loads : 63
  Net : c0/n31, loads : 40
  Net : c0/byte_transmit_counter_0, loads : 36
  Net : c0/rx/rx_data_ready, loads : 35
  Net : c0/FRAME_MATCHER.i_31__N_526, loads : 34
  Net : control/n37, loads : 32
  Net : c0/n1385, loads : 31
  Net : quad_counter0/count_enable, loads : 31
  Net : quad_counter0/n17390, loads : 31
  Net : quad_counter0/n17391, loads : 31
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    9.159 MHz|    69 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 198.766  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.211  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_9_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i14:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1720
    Number of DFFs      	:	451
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	672
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	32
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	41
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1762
    Number of DFFs      	:	445
    Number of DFFs packed to IO	:	6
    Number of Carrys    	:	857

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	410
        LUT, DFF and CARRY	:	35
    Combinational LogicCells
        Only LUT         	:	681
        CARRY Only       	:	186
        LUT with CARRY   	:	636
    LogicCells                  :	1948/7680
    PLBs                        :	281/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 70.1 (sec)

Final Design Statistics
    Number of LUTs      	:	1762
    Number of DFFs      	:	445
    Number of DFFs packed to IO	:	6
    Number of Carrys    	:	857
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1948/7680
    PLBs                        :	371/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 14.53 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 78.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6806
used logic cells: 1948
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 6806
used logic cells: 1948
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 2503 
I1212: Iteration  1 :   555 unrouted : 3 seconds
I1212: Iteration  2 :   116 unrouted : 2 seconds
I1212: Iteration  3 :    49 unrouted : 0 seconds
I1212: Iteration  4 :    39 unrouted : 0 seconds
I1212: Iteration  5 :    22 unrouted : 0 seconds
I1212: Iteration  6 :    20 unrouted : 0 seconds
I1212: Iteration  7 :    12 unrouted : 0 seconds
I1212: Iteration  8 :     8 unrouted : 0 seconds
I1212: Iteration  9 :     8 unrouted : 0 seconds
I1212: Iteration 10 :     8 unrouted : 0 seconds
I1212: Iteration 11 :     8 unrouted : 0 seconds
I1212: Iteration 12 :     8 unrouted : 1 seconds
I1212: Iteration 13 :     8 unrouted : 0 seconds
I1212: Iteration 14 :     8 unrouted : 0 seconds
I1212: Iteration 15 :     8 unrouted : 0 seconds
I1212: Iteration 16 :     8 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           351104K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 15 17:09:26 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(112): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(113): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(116): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(117): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(185): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(87): expression size 32 truncated to fit in target size 9. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(28): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(35): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(42): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(49): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(102): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(110): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(102): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(110): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to output.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(7): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(253): Register \c0/data_out_frame[0]__i168 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(253): Register \c0/data_out_frame[0]__i32 is stuck at One. VDB-5014
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 452 of 7680 (5 % )
SB_CARRY => 672
SB_DFF => 309
SB_DFFE => 72
SB_DFFSR => 2
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1721
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 452
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : quad_counter0/n1543, loads : 63
  Net : c0/n31, loads : 40
  Net : c0/byte_transmit_counter_0, loads : 36
  Net : c0/FRAME_MATCHER.i_31__N_526, loads : 34
  Net : c0/n951, loads : 34
  Net : c0/rx/rx_data_ready, loads : 33
  Net : control/n37, loads : 32
  Net : c0/n1386, loads : 31
  Net : quad_counter0/count_enable, loads : 31
  Net : quad_counter0/n17666, loads : 31
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    9.159 MHz|    69 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 198.762  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.259  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_9_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i15:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1721
    Number of DFFs      	:	452
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	672
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	7
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	32
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	42
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1764
    Number of DFFs      	:	446
    Number of DFFs packed to IO	:	6
    Number of Carrys    	:	857

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	411
        LUT, DFF and CARRY	:	35
    Combinational LogicCells
        Only LUT         	:	682
        CARRY Only       	:	186
        LUT with CARRY   	:	636
    LogicCells                  :	1950/7680
    PLBs                        :	281/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 68.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1764
    Number of DFFs      	:	446
    Number of DFFs packed to IO	:	6
    Number of Carrys    	:	857
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1950/7680
    PLBs                        :	360/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 13.94 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 76.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 6986
used logic cells: 1950
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6986
used logic cells: 1950
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 2505 
I1212: Iteration  1 :   588 unrouted : 3 seconds
I1212: Iteration  2 :   134 unrouted : 1 seconds
I1212: Iteration  3 :    60 unrouted : 1 seconds
I1212: Iteration  4 :    36 unrouted : 0 seconds
I1212: Iteration  5 :    27 unrouted : 0 seconds
I1212: Iteration  6 :    17 unrouted : 0 seconds
I1212: Iteration  7 :    10 unrouted : 0 seconds
I1212: Iteration  8 :    10 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           351160K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 15 17:20:38 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(112): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(113): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(116): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(117): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(87): expression size 32 truncated to fit in target size 9. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(28): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(35): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(42): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(49): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(102): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(110): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(102): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(110): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to output.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(7): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(256): Register \c0/data_out_frame[0]__i168 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(256): Register \c0/data_out_frame[0]__i32 is stuck at One. VDB-5014
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 452 of 7680 (5 % )
SB_CARRY => 672
SB_DFF => 314
SB_DFFE => 68
SB_DFFSR => 2
SB_DFFSS => 68
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1728
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 452
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : quad_counter0/n1543, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 35
  Net : c0/rx/rx_data_ready, loads : 33
  Net : control/n37, loads : 32
  Net : c0/n951, loads : 32
  Net : c0/n3261, loads : 31
  Net : c0/n1386, loads : 31
  Net : quad_counter0/count_enable, loads : 31
  Net : quad_counter0/n18102, loads : 31
  Net : c0/FRAME_MATCHER.state_2, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    9.159 MHz|    69 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 198.789  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.232  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_9_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1728
    Number of DFFs      	:	452
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	672
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	7
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	32
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	42
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1771
    Number of DFFs      	:	446
    Number of DFFs packed to IO	:	6
    Number of Carrys    	:	857

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	411
        LUT, DFF and CARRY	:	35
    Combinational LogicCells
        Only LUT         	:	689
        CARRY Only       	:	186
        LUT with CARRY   	:	636
    LogicCells                  :	1957/7680
    PLBs                        :	283/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 59.1 (sec)

Final Design Statistics
    Number of LUTs      	:	1771
    Number of DFFs      	:	446
    Number of DFFs packed to IO	:	6
    Number of Carrys    	:	857
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1957/7680
    PLBs                        :	356/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 13.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 68.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 7528
used logic cells: 1957
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 7528
used logic cells: 1957
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 2509 
I1212: Iteration  1 :   573 unrouted : 5 seconds
I1212: Iteration  2 :   144 unrouted : 2 seconds
I1212: Iteration  3 :    73 unrouted : 1 seconds
I1212: Iteration  4 :    45 unrouted : 0 seconds
I1212: Iteration  5 :    20 unrouted : 0 seconds
I1212: Iteration  6 :    19 unrouted : 0 seconds
I1212: Iteration  7 :    15 unrouted : 0 seconds
I1212: Iteration  8 :    11 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 9
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 21 seconds
 total           351184K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 15 17:24:02 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(112): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(113): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(116): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(117): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(87): expression size 32 truncated to fit in target size 9. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(28): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(35): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(42): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: quad.v(49): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(102): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(110): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(84): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(102): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(110): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to output.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(7): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(254): Register \c0/data_out_frame[0]__i11 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 463 of 7680 (6 % )
SB_CARRY => 672
SB_DFF => 333
SB_DFFE => 65
SB_DFFESR => 3
SB_DFFSR => 2
SB_DFFSS => 60
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1716
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 463
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : quad_counter0/n1540, loads : 63
  Net : c0/FRAME_MATCHER.state_31_N_658_2, loads : 56
  Net : c0/n7607, loads : 54
  Net : c0/n952, loads : 34
  Net : c0/byte_transmit_counter_0, loads : 34
  Net : c0/rx/rx_data_ready, loads : 33
  Net : control/n37, loads : 32
  Net : c0/n1385, loads : 32
  Net : quad_counter0/count_enable, loads : 31
  Net : c0/n16777, loads : 31
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    9.159 MHz|    69 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 198.750  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.438  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_9_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter_i0_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_frame_0___i136:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter_i0_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_frame_0___i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter_i0_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter_i0_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_frame_0___i134:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_frame_0___i135:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter_i0_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter_i0_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter_i0_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.a_delay_counter__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal quad_counter0.b_delay_counter__i7:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1716
    Number of DFFs      	:	463
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	672
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	7
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	32
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	42
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	1759
    Number of DFFs      	:	457
    Number of DFFs packed to IO	:	6
    Number of Carrys    	:	857

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	422
        LUT, DFF and CARRY	:	35
    Combinational LogicCells
        Only LUT         	:	666
        CARRY Only       	:	186
        LUT with CARRY   	:	636
    LogicCells                  :	1945/7680
    PLBs                        :	270/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.3 (sec)

Phase 6
