// Seed: 229917042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd54
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output tri1 id_2;
  inout wire id_1;
  genvar id_4;
  assign id_4 = -1 == id_4;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_1,
      id_1,
      id_4,
      id_2,
      id_4
  );
  logic [id_3 : id_3] id_5 = id_5;
  assign id_2 = 1;
endmodule
