#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-357-g734f2a076)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555557359cb0 .scope module, "profileCi_tb" "profileCi_tb" 2 3;
 .timescale -12 -12;
v0x55555739e1b0_0 .var "busIdle", 0 0;
v0x55555739e2a0_0 .var "cIn", 7 0;
v0x55555739e370_0 .var "clock", 0 0;
v0x55555739e440_0 .net "done", 0 0, L_0x5555573b0660;  1 drivers
v0x55555739e510_0 .var "reset", 0 0;
v0x55555739e5b0_0 .net "result", 31 0, L_0x5555573b07f0;  1 drivers
v0x55555739e680_0 .var "stall", 0 0;
v0x55555739e750_0 .var "start", 0 0;
v0x55555739e820_0 .var "valueA", 31 0;
v0x55555739e980_0 .var "valueB", 31 0;
E_0x55555736f420 .event negedge, v0x55555737a7b0_0;
E_0x55555736ef30 .event negedge, v0x55555739da50_0;
S_0x55555735f860 .scope module, "dut" "profileCi" 2 14, 3 1 0, S_0x555557359cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 1 "busIdle";
    .port_info 5 /INPUT 32 "valueA";
    .port_info 6 /INPUT 32 "valueB";
    .port_info 7 /INPUT 8 "cIn";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 32 "result";
P_0x5555573596e0 .param/l "customId" 0 3 1, C4<00111110>;
L_0x55555737a660 .functor OR 1, v0x55555739e510_0, L_0x55555739ea50, C4<0>, C4<0>;
L_0x55555737ac10 .functor AND 1, v0x55555739e750_0, L_0x55555739eb80, C4<1>, C4<1>;
L_0x55555737b0c0 .functor OR 1, v0x55555739e510_0, L_0x55555739ed10, C4<0>, C4<0>;
L_0x555557378840 .functor AND 1, v0x55555739e680_0, L_0x55555739ee00, C4<1>, C4<1>;
L_0x55555735e6b0 .functor OR 1, v0x55555739e510_0, L_0x55555739f010, C4<0>, C4<0>;
L_0x55555735c820 .functor AND 1, v0x55555739e1b0_0, L_0x55555739f170, C4<1>, C4<1>;
L_0x55555735a990 .functor OR 1, v0x55555739e510_0, L_0x55555739f330, C4<0>, C4<0>;
L_0x55555739f540 .functor AND 1, v0x55555739e750_0, L_0x55555739f450, C4<1>, C4<1>;
L_0x7f6ded23b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55555739f840 .functor XNOR 1, v0x55555739e750_0, L_0x7f6ded23b180, C4<0>, C4<0>;
L_0x55555739f8b0 .functor OR 1, L_0x55555739f700, L_0x55555739f840, C4<0>, C4<0>;
L_0x7f6ded23b330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5555573afd20 .functor XNOR 1, v0x55555739e750_0, L_0x7f6ded23b330, C4<0>, C4<0>;
L_0x5555573b0bc0 .functor OR 1, L_0x5555573b09d0, L_0x5555573afd20, C4<0>, C4<0>;
v0x55555739b830_0 .net *"_ivl_1", 0 0, L_0x55555739ea50;  1 drivers
v0x55555739b930_0 .net *"_ivl_11", 0 0, L_0x55555739ed10;  1 drivers
v0x55555739ba10_0 .net *"_ivl_15", 0 0, L_0x55555739ee00;  1 drivers
v0x55555739bad0_0 .net *"_ivl_21", 0 0, L_0x55555739f010;  1 drivers
v0x55555739bbb0_0 .net *"_ivl_25", 0 0, L_0x55555739f170;  1 drivers
v0x55555739bce0_0 .net *"_ivl_31", 0 0, L_0x55555739f330;  1 drivers
v0x55555739bdc0_0 .net *"_ivl_35", 0 0, L_0x55555739f450;  1 drivers
L_0x7f6ded23b138 .functor BUFT 1, C4<00111110>, C4<0>, C4<0>, C4<0>;
v0x55555739bea0_0 .net/2u *"_ivl_40", 7 0, L_0x7f6ded23b138;  1 drivers
v0x55555739bf80_0 .net *"_ivl_42", 0 0, L_0x55555739f700;  1 drivers
v0x55555739c040_0 .net/2u *"_ivl_44", 0 0, L_0x7f6ded23b180;  1 drivers
v0x55555739c120_0 .net *"_ivl_46", 0 0, L_0x55555739f840;  1 drivers
v0x55555739c1e0_0 .net *"_ivl_49", 0 0, L_0x55555739f8b0;  1 drivers
v0x55555739c2a0_0 .net *"_ivl_5", 0 0, L_0x55555739eb80;  1 drivers
L_0x7f6ded23b1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555739c380_0 .net/2u *"_ivl_50", 31 0, L_0x7f6ded23b1c8;  1 drivers
v0x55555739c460_0 .net *"_ivl_53", 1 0, L_0x5555573afa30;  1 drivers
L_0x7f6ded23b210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555739c540_0 .net/2u *"_ivl_54", 1 0, L_0x7f6ded23b210;  1 drivers
v0x55555739c620_0 .net *"_ivl_56", 0 0, L_0x5555573afb60;  1 drivers
v0x55555739c6e0_0 .net *"_ivl_59", 1 0, L_0x5555573afc80;  1 drivers
L_0x7f6ded23b258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55555739c7c0_0 .net/2u *"_ivl_60", 1 0, L_0x7f6ded23b258;  1 drivers
v0x55555739c8a0_0 .net *"_ivl_62", 0 0, L_0x5555573afe20;  1 drivers
v0x55555739c960_0 .net *"_ivl_65", 1 0, L_0x5555573aff40;  1 drivers
L_0x7f6ded23b2a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55555739ca40_0 .net/2u *"_ivl_66", 1 0, L_0x7f6ded23b2a0;  1 drivers
v0x55555739cb20_0 .net *"_ivl_68", 0 0, L_0x5555573b00f0;  1 drivers
v0x55555739cbe0_0 .net *"_ivl_70", 31 0, L_0x5555573b0210;  1 drivers
v0x55555739ccc0_0 .net *"_ivl_72", 31 0, L_0x5555573b0430;  1 drivers
v0x55555739cda0_0 .net *"_ivl_74", 31 0, L_0x5555573b05c0;  1 drivers
L_0x7f6ded23b2e8 .functor BUFT 1, C4<00111110>, C4<0>, C4<0>, C4<0>;
v0x55555739ce80_0 .net/2u *"_ivl_78", 7 0, L_0x7f6ded23b2e8;  1 drivers
v0x55555739cf60_0 .net *"_ivl_80", 0 0, L_0x5555573b09d0;  1 drivers
v0x55555739d020_0 .net/2u *"_ivl_82", 0 0, L_0x7f6ded23b330;  1 drivers
v0x55555739d100_0 .net *"_ivl_84", 0 0, L_0x5555573afd20;  1 drivers
v0x55555739d1c0_0 .net *"_ivl_87", 0 0, L_0x5555573b0bc0;  1 drivers
L_0x7f6ded23b378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555739d280_0 .net/2u *"_ivl_88", 0 0, L_0x7f6ded23b378;  1 drivers
L_0x7f6ded23b3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555739d360_0 .net/2u *"_ivl_90", 0 0, L_0x7f6ded23b3c0;  1 drivers
v0x55555739d440_0 .net "busIdle", 0 0, v0x55555739e1b0_0;  1 drivers
v0x55555739d500_0 .net "cIn", 7 0, v0x55555739e2a0_0;  1 drivers
v0x55555739d5e0_0 .net "clock", 0 0, v0x55555739e370_0;  1 drivers
v0x55555739d680_0 .net "counterValue0", 31 0, v0x55555737ad60_0;  1 drivers
v0x55555739d740_0 .net "counterValue1", 31 0, v0x55555735aae0_0;  1 drivers
v0x55555739d810_0 .net "counterValue2", 31 0, v0x55555739ac00_0;  1 drivers
v0x55555739d8e0_0 .net "counterValue3", 31 0, v0x55555739b410_0;  1 drivers
v0x55555739d9b0_0 .net "done", 0 0, L_0x5555573b0660;  alias, 1 drivers
v0x55555739da50_0 .net "reset", 0 0, v0x55555739e510_0;  1 drivers
v0x55555739db10_0 .net "result", 31 0, L_0x5555573b07f0;  alias, 1 drivers
v0x55555739dbf0_0 .var "stableB", 31 0;
v0x55555739dcd0_0 .net "stall", 0 0, v0x55555739e680_0;  1 drivers
v0x55555739dd90_0 .net "start", 0 0, v0x55555739e750_0;  1 drivers
v0x55555739de50_0 .net "valueA", 31 0, v0x55555739e820_0;  1 drivers
v0x55555739df30_0 .net "valueB", 31 0, v0x55555739e980_0;  1 drivers
L_0x55555739ea50 .part v0x55555739dbf0_0, 8, 1;
L_0x55555739eb80 .part v0x55555739dbf0_0, 0, 1;
L_0x55555739ed10 .part v0x55555739dbf0_0, 9, 1;
L_0x55555739ee00 .part v0x55555739dbf0_0, 1, 1;
L_0x55555739f010 .part v0x55555739dbf0_0, 10, 1;
L_0x55555739f170 .part v0x55555739dbf0_0, 2, 1;
L_0x55555739f330 .part v0x55555739dbf0_0, 11, 1;
L_0x55555739f450 .part v0x55555739dbf0_0, 3, 1;
L_0x55555739f700 .cmp/ne 8, v0x55555739e2a0_0, L_0x7f6ded23b138;
L_0x5555573afa30 .part v0x55555739e820_0, 0, 2;
L_0x5555573afb60 .cmp/eq 2, L_0x5555573afa30, L_0x7f6ded23b210;
L_0x5555573afc80 .part v0x55555739e820_0, 0, 2;
L_0x5555573afe20 .cmp/eq 2, L_0x5555573afc80, L_0x7f6ded23b258;
L_0x5555573aff40 .part v0x55555739e820_0, 0, 2;
L_0x5555573b00f0 .cmp/eq 2, L_0x5555573aff40, L_0x7f6ded23b2a0;
L_0x5555573b0210 .functor MUXZ 32, v0x55555739b410_0, v0x55555739ac00_0, L_0x5555573b00f0, C4<>;
L_0x5555573b0430 .functor MUXZ 32, L_0x5555573b0210, v0x55555735aae0_0, L_0x5555573afe20, C4<>;
L_0x5555573b05c0 .functor MUXZ 32, L_0x5555573b0430, v0x55555737ad60_0, L_0x5555573afb60, C4<>;
L_0x5555573b07f0 .functor MUXZ 32, L_0x5555573b05c0, L_0x7f6ded23b1c8, L_0x55555739f8b0, C4<>;
L_0x5555573b09d0 .cmp/ne 8, v0x55555739e2a0_0, L_0x7f6ded23b2e8;
L_0x5555573b0660 .functor MUXZ 1, L_0x7f6ded23b3c0, L_0x7f6ded23b378, L_0x5555573b0bc0, C4<>;
S_0x55555735f130 .scope module, "counter0" "counter" 3 17, 4 1 0, S_0x55555735f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 32 "counterValue";
P_0x555557371810 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x55555737a7b0_0 .net "clock", 0 0, v0x55555739e370_0;  alias, 1 drivers
v0x55555737ad60_0 .var "counterValue", 31 0;
L_0x7f6ded23b018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555737b210_0 .net "direction", 0 0, L_0x7f6ded23b018;  1 drivers
v0x555557378950_0 .net "enable", 0 0, L_0x55555737ac10;  1 drivers
v0x55555735e800_0 .net "reset", 0 0, L_0x55555737a660;  1 drivers
E_0x55555736ecd0 .event posedge, v0x55555737a7b0_0;
S_0x55555739a0d0 .scope module, "counter1" "counter" 3 25, 4 1 0, S_0x55555735f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 32 "counterValue";
P_0x55555739a2d0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x55555735c970_0 .net "clock", 0 0, v0x55555739e370_0;  alias, 1 drivers
v0x55555735aae0_0 .var "counterValue", 31 0;
L_0x7f6ded23b060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555739a440_0 .net "direction", 0 0, L_0x7f6ded23b060;  1 drivers
v0x55555739a510_0 .net "enable", 0 0, L_0x555557378840;  1 drivers
v0x55555739a5d0_0 .net "reset", 0 0, L_0x55555737b0c0;  1 drivers
S_0x55555739a780 .scope module, "counter2" "counter" 3 33, 4 1 0, S_0x55555735f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 32 "counterValue";
P_0x55555739a960 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x55555739ab10_0 .net "clock", 0 0, v0x55555739e370_0;  alias, 1 drivers
v0x55555739ac00_0 .var "counterValue", 31 0;
L_0x7f6ded23b0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555739ace0_0 .net "direction", 0 0, L_0x7f6ded23b0a8;  1 drivers
v0x55555739ad80_0 .net "enable", 0 0, L_0x55555735c820;  1 drivers
v0x55555739ae40_0 .net "reset", 0 0, L_0x55555735e6b0;  1 drivers
S_0x55555739aff0 .scope module, "counter3" "counter" 3 41, 4 1 0, S_0x55555735f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 32 "counterValue";
P_0x55555739b1d0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x55555739b350_0 .net "clock", 0 0, v0x55555739e370_0;  alias, 1 drivers
v0x55555739b410_0 .var "counterValue", 31 0;
L_0x7f6ded23b0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555739b4f0_0 .net "direction", 0 0, L_0x7f6ded23b0f0;  1 drivers
v0x55555739b5c0_0 .net "enable", 0 0, L_0x55555739f540;  1 drivers
v0x55555739b680_0 .net "reset", 0 0, L_0x55555735a990;  1 drivers
    .scope S_0x55555735f130;
T_0 ;
    %wait E_0x55555736ecd0;
    %load/vec4 v0x55555735e800_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x555557378950_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x55555737ad60_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x55555737b210_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_0.4, 10;
    %load/vec4 v0x55555737ad60_0;
    %addi 1, 0, 32;
    %jmp/1 T_0.5, 10;
T_0.4 ; End of true expr.
    %load/vec4 v0x55555737ad60_0;
    %subi 1, 0, 32;
    %jmp/0 T_0.5, 10;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x55555737ad60_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55555739a0d0;
T_1 ;
    %wait E_0x55555736ecd0;
    %load/vec4 v0x55555739a5d0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x55555739a510_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x55555735aae0_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x55555739a440_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_1.4, 10;
    %load/vec4 v0x55555735aae0_0;
    %addi 1, 0, 32;
    %jmp/1 T_1.5, 10;
T_1.4 ; End of true expr.
    %load/vec4 v0x55555735aae0_0;
    %subi 1, 0, 32;
    %jmp/0 T_1.5, 10;
 ; End of false expr.
    %blend;
T_1.5;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x55555735aae0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55555739a780;
T_2 ;
    %wait E_0x55555736ecd0;
    %load/vec4 v0x55555739ae40_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x55555739ad80_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x55555739ac00_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x55555739ace0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_2.4, 10;
    %load/vec4 v0x55555739ac00_0;
    %addi 1, 0, 32;
    %jmp/1 T_2.5, 10;
T_2.4 ; End of true expr.
    %load/vec4 v0x55555739ac00_0;
    %subi 1, 0, 32;
    %jmp/0 T_2.5, 10;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x55555739ac00_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55555739aff0;
T_3 ;
    %wait E_0x55555736ecd0;
    %load/vec4 v0x55555739b680_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x55555739b5c0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x55555739b410_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x55555739b4f0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_3.4, 10;
    %load/vec4 v0x55555739b410_0;
    %addi 1, 0, 32;
    %jmp/1 T_3.5, 10;
T_3.4 ; End of true expr.
    %load/vec4 v0x55555739b410_0;
    %subi 1, 0, 32;
    %jmp/0 T_3.5, 10;
 ; End of false expr.
    %blend;
T_3.5;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x55555739b410_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55555735f860;
T_4 ;
    %wait E_0x55555736ecd0;
    %load/vec4 v0x55555739d500_0;
    %cmpi/e 62, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v0x55555739dd90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55555739df30_0;
    %assign/vec4 v0x55555739dbf0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555557359cb0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555739e510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555739e370_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x55555739e370_0;
    %inv;
    %store/vec4 v0x55555739e370_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555739e510_0, 0, 1;
T_5.2 ;
    %delay 5, 0;
    %load/vec4 v0x55555739e370_0;
    %inv;
    %store/vec4 v0x55555739e370_0, 0, 1;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .thread T_5;
    .scope S_0x555557359cb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555739e1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555739e680_0, 0, 1;
    %pushi/vec4 62, 0, 8;
    %store/vec4 v0x55555739e2a0_0, 0, 8;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x55555739e980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555739e820_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555739e750_0, 0, 1;
    %wait E_0x55555736ef30;
    %pushi/vec4 4, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555736f420;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555739e1b0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555736f420;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555739e680_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55555739e820_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_6.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.5, 5;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555736f420;
    %jmp T_6.4;
T_6.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555739e820_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_6.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.7, 5;
    %jmp/1 T_6.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555736f420;
    %jmp T_6.6;
T_6.7 ;
    %pop/vec4 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x55555739e2a0_0, 0, 8;
    %pushi/vec4 10, 0, 32;
T_6.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.9, 5;
    %jmp/1 T_6.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555736f420;
    %jmp T_6.8;
T_6.9 ;
    %pop/vec4 1;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x555557359cb0;
T_7 ;
    %vpi_call 2 88 "$dumpfile", "profileCi.vcd" {0 0 0};
    %vpi_call 2 89 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55555735f860 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "profileCi_tb.v";
    "profileCi.v";
    "counter.v";
