
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//server_032.champsimtrace.xz
.xz
NUM_OF_IPS_IN_CRITICAL_IP_TRAINING: 64
NUM_OF_CRITICAL_IP_TRAINING_TABLE_WAYS: 2
NUM_OF_CRITICAL_IP_TRAINING_TABLE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_WAYS: 4
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
L1D has LRU replacement policy
Bingo PHT WAYS: 16 and PHT_SIZE: 16384
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000002 cycles: 2876641 heartbeat IPC: 3.47628 cumulative IPC: 3.47628 (Simulation time: 0 hr 3 min 4 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5750849 heartbeat IPC: 3.47922 cumulative IPC: 3.47775 (Simulation time: 0 hr 5 min 45 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8623611 heartbeat IPC: 3.48097 cumulative IPC: 3.47882 (Simulation time: 0 hr 8 min 23 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11498042 heartbeat IPC: 3.47895 cumulative IPC: 3.47885 (Simulation time: 0 hr 10 min 36 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 14371879 heartbeat IPC: 3.47967 cumulative IPC: 3.47902 (Simulation time: 0 hr 12 min 43 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 14371879 (Simulation time: 0 hr 12 min 43 sec) 

% increase in all ip prefetch 401.031
% increase in all ip prefetch 0.479037
Heartbeat CPU 0 instructions: 60000000 cycles: 30092757 heartbeat IPC: 0.636097 cumulative IPC: 0.636097 (Simulation time: 0 hr 15 min 14 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 45779403 heartbeat IPC: 0.637485 cumulative IPC: 0.63679 (Simulation time: 0 hr 17 min 42 sec) 
*** Reached end of trace for Core: 0 Repeating trace: ../IPC-traces//server_032.champsimtrace.xz
Heartbeat CPU 0 instructions: 80000003 cycles: 61445596 heartbeat IPC: 0.638317 cumulative IPC: 0.637298 (Simulation time: 0 hr 20 min 9 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 77022631 heartbeat IPC: 0.641971 cumulative IPC: 0.63846 (Simulation time: 0 hr 22 min 38 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 92613407 heartbeat IPC: 0.641405 cumulative IPC: 0.639047 (Simulation time: 0 hr 25 min 21 sec) 
Finished CPU 0 instructions: 50000003 cycles: 78241542 cumulative IPC: 0.639047 (Simulation time: 0 hr 25 min 21 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.639047 instructions: 50000003 cycles: 78241542

CPU 0 Average Load ROB stall cycles: 1.87116e+07
CPU 0 Fraction of times ROB stalled by Loads: 34.9488
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.79043e+08
Issued all: 27827824
Issued LT all: 22019352
rob_not_full_when_issued_lt_all: 21997295
Issued LT one: 17043044
rob_not_full_when_issued_lt_one: 17025967
critical_ip_candidate_identification_operations: 6880642
critical_ip_candidate_identification_operation_per_cycle: 0.087941
 Total stall cycles: 66009662
 Total load stall cycles: 184195483702638
Unique Load IPs: 8589
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 8151
Threshold modification factor: -1
Max PIST entries: 64
Min PIST entries: 0
Avg PIST entries: 32
Trouble in retire width: 0.893599
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 3440321
Total Freq all stalling IPs: 3440321
Critical_IP_Detector_Accuracy_70: -nan
Critical_IP_Detector_Accuracy_80: -nan
Critical_IP_Detector_Accuracy_90: -nan
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0
stat_90_percent_critical_ip_stalls_freq: 3096700
stat_90_percent_non_critical_ip_stalls_freq: 343621
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 42.2554
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 33.4946
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 2476085
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 735773
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 174009
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 36256
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 10838
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 4016
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 3344
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: 50.0022 num IPs:  524
percent55: 55.0027 num IPs: 719
percent60: 60.0017 num IPs: 916
percent65: 65.02 num IPs: 1114
percent70: 70.0129 num IPs: 1311
percent75: 75.0247 num IPs: 1509
percent80: 80.0113 num IPs: 1708
percent85: 85.003 num IPs: 1912
percent90: 90.011 num IPs: 2130
Critical_ROB_Stalls_Percent_0_Bucket_0: 1066773
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 1409312
Critical_ROB_Stalls_Percent_0_Bucket_1: 467662
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 268111
Critical_ROB_Stalls_Percent_0_Bucket_2: 136364
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 37645
Critical_ROB_Stalls_Percent_0_Bucket_3: 32922
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 3334
Critical_ROB_Stalls_Percent_0_Bucket_4: 10209
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 629
Critical_ROB_Stalls_Percent_0_Bucket_5: 3484
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 532
Critical_ROB_Stalls_Percent_0_Bucket_6: 2821
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 523
Critical_ROB_Stalls_Percent_1_Bucket_0: 1194392
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 1281693
Critical_ROB_Stalls_Percent_1_Bucket_1: 503253
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 232520
Critical_ROB_Stalls_Percent_1_Bucket_2: 144690
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 29319
Critical_ROB_Stalls_Percent_1_Bucket_3: 33422
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 2834
Critical_ROB_Stalls_Percent_1_Bucket_4: 10209
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 629
Critical_ROB_Stalls_Percent_1_Bucket_5: 3484
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 532
Critical_ROB_Stalls_Percent_1_Bucket_6: 2821
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 523
Critical_ROB_Stalls_Percent_2_Bucket_0: 1309691
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 1166394
Critical_ROB_Stalls_Percent_2_Bucket_1: 553222
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 182551
Critical_ROB_Stalls_Percent_2_Bucket_2: 151256
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 22753
Critical_ROB_Stalls_Percent_2_Bucket_3: 33569
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 2687
Critical_ROB_Stalls_Percent_2_Bucket_4: 10209
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 629
Critical_ROB_Stalls_Percent_2_Bucket_5: 3484
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 532
Critical_ROB_Stalls_Percent_2_Bucket_6: 2821
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 523
Critical_ROB_Stalls_Percent_3_Bucket_0: 1452321
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 1023764
Critical_ROB_Stalls_Percent_3_Bucket_1: 581033
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 154740
Critical_ROB_Stalls_Percent_3_Bucket_2: 153469
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 20540
Critical_ROB_Stalls_Percent_3_Bucket_3: 33569
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 2687
Critical_ROB_Stalls_Percent_3_Bucket_4: 10209
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 629
Critical_ROB_Stalls_Percent_3_Bucket_5: 3484
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 532
Critical_ROB_Stalls_Percent_3_Bucket_6: 2823
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 521
Critical_ROB_Stalls_Percent_4_Bucket_0: 1590577
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 885508
Critical_ROB_Stalls_Percent_4_Bucket_1: 612018
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 123755
Critical_ROB_Stalls_Percent_4_Bucket_2: 156011
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 17998
Critical_ROB_Stalls_Percent_4_Bucket_3: 33570
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 2686
Critical_ROB_Stalls_Percent_4_Bucket_4: 10209
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 629
Critical_ROB_Stalls_Percent_4_Bucket_5: 3484
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 532
Critical_ROB_Stalls_Percent_4_Bucket_6: 2823
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 521
Critical_ROB_Stalls_Percent_5_Bucket_0: 1742281
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 733804
Critical_ROB_Stalls_Percent_5_Bucket_1: 630585
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 105188
Critical_ROB_Stalls_Percent_5_Bucket_2: 158166
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 15843
Critical_ROB_Stalls_Percent_5_Bucket_3: 33570
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 2686
Critical_ROB_Stalls_Percent_5_Bucket_4: 10209
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 629
Critical_ROB_Stalls_Percent_5_Bucket_5: 3484
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 532
Critical_ROB_Stalls_Percent_5_Bucket_6: 2823
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 521
Critical_ROB_Stalls_Percent_6_Bucket_0: 1893772
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 582313
Critical_ROB_Stalls_Percent_6_Bucket_1: 647434
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 88339
Critical_ROB_Stalls_Percent_6_Bucket_2: 160661
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 13348
Critical_ROB_Stalls_Percent_6_Bucket_3: 34205
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 2051
Critical_ROB_Stalls_Percent_6_Bucket_4: 10299
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 539
Critical_ROB_Stalls_Percent_6_Bucket_5: 3484
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 532
Critical_ROB_Stalls_Percent_6_Bucket_6: 2823
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 521
Critical_ROB_Stalls_Percent_7_Bucket_0: 2043883
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 432202
Critical_ROB_Stalls_Percent_7_Bucket_1: 666560
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 69213
Critical_ROB_Stalls_Percent_7_Bucket_2: 162902
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 11107
Critical_ROB_Stalls_Percent_7_Bucket_3: 34458
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 1798
Critical_ROB_Stalls_Percent_7_Bucket_4: 10300
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 538
Critical_ROB_Stalls_Percent_7_Bucket_5: 3484
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 532
Critical_ROB_Stalls_Percent_7_Bucket_6: 2823
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 521
Critical_ROB_Stalls_Percent_8_Bucket_0: 2199067
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 277018
Critical_ROB_Stalls_Percent_8_Bucket_1: 682253
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 53520
Critical_ROB_Stalls_Percent_8_Bucket_2: 164271
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 9738
Critical_ROB_Stalls_Percent_8_Bucket_3: 34474
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 1782
Critical_ROB_Stalls_Percent_8_Bucket_4: 10312
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 526
Critical_ROB_Stalls_Percent_8_Bucket_5: 3500
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 516
Critical_ROB_Stalls_Percent_8_Bucket_6: 2823
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 521
Average ROB occupancy Load Stall Begin: 33.1991
Average ROB occupancy Load Stall End: 41.3804
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 2749038
 ROB Load Stall End Bucket Count 0: 2476085
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 529133
 ROB Load Stall End Bucket Count 1: 735773
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 118244
 ROB Load Stall End Bucket Count 2: 174009
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 28319
 ROB Load Stall End Bucket Count 3: 36256
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 9638
 ROB Load Stall End Bucket Count 4: 10838
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 3570
 ROB Load Stall End Bucket Count 5: 4016
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 2379
 ROB Load Stall End Bucket Count 6: 3344
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 2495636
PIST Read Accesses: 1247818
PIST Tag Write Accesses: 2495636
PIST Write Accesses: 1247818
Criticality detector called times: 3440321
Max global_stall_cycles_count: 1953192
Threshold Modified: 1 times, factor: -1
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 128
CIC Tag Read Accesses: 85625080
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   10431091  HIT:    9674442  MISS:     756649  HIT %:    92.7462  MISS %:    7.25379   MPKI: 15.133
ITLB LOAD TRANSLATION ACCESS:    8195118  HIT:    8146878  MISS:      48240  HIT %:    99.4114  MISS %:   0.588643   MPKI: 0.9648
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:    2235973  HIT:    1527564  MISS:     708409  HIT %:    68.3176  MISS %:    31.6824   MPKI: 14.1682
ITLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     599922  USELESS:     108491
ITLB USEFUL LOAD PREFETCHES:     599922 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:     599922 LATE PREFETCHES: 2 DROPPED PREFETCHES: 6981
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 54.1123 cycles
ITLB RQ	ACCESS:   16053926	FORWARD:          0	MERGED:    5576811	TO_CACHE:   10477115

DTLB TOTAL     ACCESS:   11652641  HIT:   11142042  MISS:     510599  HIT %:    95.6182  MISS %:    4.38183   MPKI: 10.212
DTLB LOAD TRANSLATION ACCESS:   11652641  HIT:   11142042  MISS:     510599  HIT %:    95.6182  MISS %:    4.38183   MPKI: 10.212
DTLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.05292 cycles
DTLB RQ	ACCESS:   15260093	FORWARD:          0	MERGED:    3585671	TO_CACHE:   11674422

STLB TOTAL     ACCESS:    1267248  HIT:    1266944  MISS:        304  HIT %:     99.976  MISS %:   0.023989   MPKI: 0.00608
STLB LOAD TRANSLATION ACCESS:     558837  HIT:     558533  MISS:        304  HIT %:    99.9456  MISS %:  0.0543987   MPKI: 0.00608
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     708411  HIT:     708411  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 6981
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 28.9145 cycles
STLB RQ	ACCESS:    1274229	FORWARD:          0	MERGED:          0	TO_CACHE:    1274229

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   14764542  HIT:   13629427  MISS:    1135115  HIT %:    92.3119  MISS %:    7.68812   MPKI: 22.7023
L1D LOAD      ACCESS:    8069751  HIT:    7234028  MISS:     835723  HIT %:    89.6438  MISS %:    10.3562   MPKI: 16.7145
L1D RFO       ACCESS:    6694791  HIT:    6395399  MISS:     299392  HIT %:     95.528  MISS %:    4.47201   MPKI: 5.98784
L1Dprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 17.0577 cycles
L1D RQ	ACCESS:   11480166	FORWARD:          0	MERGED:    3220157	TO_CACHE:    8098745
L1D WQ	ACCESS:    7236333	FORWARD:     161264	MERGED:      74985	TO_CACHE:    7161348

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   15980709  HIT:   11634521  MISS:    4346188  HIT %:    72.8035  MISS %:    27.1965   MPKI: 86.9238
L1I LOAD      ACCESS:    9751659  HIT:    9722623  MISS:      29036  HIT %:    99.7022  MISS %:   0.297754   MPKI: 0.58072
L1I PREFETCH  ACCESS:    6229050  HIT:    1911898  MISS:    4317152  HIT %:    30.6933  MISS %:    69.3067   MPKI: 86.343
L1Iprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: inf
L1I PREFETCH  REQUESTED:    6416668  ISSUED:    6413180  USEFUL:    3250952  USELESS:    1066205
L1I USEFUL LOAD PREFETCHES:    3250952 PREFETCH ISSUED TO LOWER LEVEL:    4330835  ACCURACY: 75.0652
L1I TIMELY PREFETCHES:    3250952 LATE PREFETCHES: 13604 DROPPED PREFETCHES: 16582
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 4330835 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 168948 cycles
L1I RQ	ACCESS:   13690131	FORWARD:          0	MERGED:    3933199	TO_CACHE:    9756932
L1I PQ	ACCESS:    6413180	FORWARD:          0	MERGED:     116186	TO_CACHE:    6296994

BTB TOTAL     ACCESS:    5868586  HIT:    3860324  MISS:    2008262  HIT %:    65.7795  MISS %:    34.2205   MPKI: 40.1652
BTB BRANCH_DIRECT_JUMP	ACCESS:     508368  HIT:     346588  MISS:     161780
BTB BRANCH_INDIRECT	ACCESS:     180051  HIT:     143281  MISS:      36770
BTB BRANCH_CONDITIONAL	ACCESS:    2594502  HIT:    2045018  MISS:     549484
BTB BRANCH_DIRECT_CALL	ACCESS:    1086730  HIT:     694535  MISS:     392195
BTB BRANCH_INDIRECT_CALL	ACCESS:     206109  HIT:     130934  MISS:      75175
BTB BRANCH_RETURN	ACCESS:    1292826  HIT:     499968  MISS:     792858
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    6093610  HIT:    5834696  MISS:     258914  HIT %:    95.7511  MISS %:    4.24894   MPKI: 5.17828
L2C LOAD      ACCESS:     851106  HIT:     792819  MISS:      58287  HIT %:    93.1516  MISS %:    6.84838   MPKI: 1.16574
L2C DATA LOAD MPKI: 1.1613
L2C INSTRUCTION LOAD MPKI: 0.00444
L2C RFO       ACCESS:     299392  HIT:     294190  MISS:       5202  HIT %:    98.2625  MISS %:    1.73752   MPKI: 0.10404
L2C PREFETCH  ACCESS:    4347258  HIT:    4157705  MISS:     189553  HIT %:    95.6397  MISS %:    4.36029   MPKI: 3.79106
L2C DATA PREFETCH MPKI: 0.02756
L2C INSTRUCTION PREFETCH MPKI: 3.7635
L2C WRITEBACK ACCESS:     588569  HIT:     582752  MISS:       5817  HIT %:    99.0117  MISS %:   0.988329   MPKI: 0.11634
L2C LOAD TRANSLATION ACCESS:        304  HIT:        249  MISS:         55  HIT %:    81.9079  MISS %:    18.0921   MPKI: 0.0011
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2Cprefetch_cycle_count: 5957 prefetches_per_prefetch_cycle: 2.78815
L2C PREFETCH  REQUESTED:      16609  ISSUED:      16609  USEFUL:        531  USELESS:     188885
L2C USEFUL LOAD PREFETCHES:        531 PREFETCH ISSUED TO LOWER LEVEL:     189591  ACCURACY: 0.280077
L2C TIMELY PREFETCHES:        531 LATE PREFETCHES: 38 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 1416 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 31.2208 cycles
L2C RQ	ACCESS:    1157832	FORWARD:          0	MERGED:          0	TO_CACHE:    1157783
L2C WQ	ACCESS:     588569	FORWARD:         49	MERGED:          0	TO_CACHE:     588569
L2C PQ	ACCESS:    4347365	FORWARD:          0	MERGED:          0	TO_CACHE:    4347365

L2C Instructions Evicting Data 37453
L2C Translations Evicting Data 54
L2C Data Evicting Data 31976
L2C Instructions Evicting Instructions 150943
L2C Translations Evicting Instructions 1
L2C Data Evicting Instructions 32608
L2C Instructions Evicting Translations 1
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 61
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     262779  HIT:     259202  MISS:       3577  HIT %:    98.6388  MISS %:    1.36122   MPKI: 0.07154
LLC LOAD      ACCESS:      58249  HIT:      55211  MISS:       3038  HIT %:    94.7845  MISS %:    5.21554   MPKI: 0.06076
LLC RFO       ACCESS:       5202  HIT:       5201  MISS:          1  HIT %:    99.9808  MISS %:  0.0192234   MPKI: 2e-05
LLC PREFETCH  ACCESS:     189591  HIT:     189062  MISS:        529  HIT %:     99.721  MISS %:   0.279022   MPKI: 0.01058
LLC WRITEBACK ACCESS:       9682  HIT:       9677  MISS:          5  HIT %:    99.9484  MISS %:  0.0516422   MPKI: 0.0001
LLC LOAD TRANSLATION ACCESS:         55  HIT:         51  MISS:          4  HIT %:    92.7273  MISS %:    7.27273   MPKI: 8e-05
LLCprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        165  USELESS:         16
LLC USEFUL LOAD PREFETCHES:        165 PREFETCH ISSUED TO LOWER LEVEL:        529  ACCURACY: 31.1909
LLC TIMELY PREFETCHES:        165 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 137.308 cycles
LLC RQ	ACCESS:      63506	FORWARD:          0	MERGED:          0	TO_CACHE:      63506
LLC WQ	ACCESS:       9682	FORWARD:          0	MERGED:          0	TO_CACHE:       9682
LLC PQ	ACCESS:     189591	FORWARD:          0	MERGED:          0	TO_CACHE:     189591

LLC Dense regions hint to LLC: 0

RAW hits: 1155263
Loads Generated: 12635430
Loads sent to L1D: 11480166
Stores Generated: 7236320
Stores sent to L1D: 7236333
Major fault: 0 Minor fault: 1263
Allocated PAGES: 1263
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats
total_pref_operate_instances_l2: 4146457
dynamic_config_counter_instances_l2_1: 834638
dynamic_config_counter_instances_l2_2: 193721
dynamic_config_counter_instances_l2_3: 320965
dynamic_config_counter_instances_l2_4: 743572
dynamic_config_counter_instances_l2_5: 2053561
[Bingo] PHT Access: 10727
[Bingo] PHT Hit PC+Addr: 5668
[Bingo] PHT Hit PC+Offs: 450
[Bingo] PHT Miss: 4609
[Bingo] Prefetch PC+Addr: 0
[Bingo] Prefetch PC+Offs: 0
[Bingo] Useful PC+Addr: 0
[Bingo] Useful PC+Offs: 0
[Bingo] Useless PC+Addr: 0
[Bingo] Useless PC+Offs: 0
[Bingo] L1 Prefetch per Region: 0
[Bingo] L2 Prefetch per Region: 4.02321
[Bingo] L3 Prefetch per Region: 0
[Bingo] No Prefetch per Region: 27.9768
[Bingo] Number of Voters Mean: 2.77111
[Bingo] Number of Voters SD: 2.9471
PHT read accesses: 21060
PHT write accesses: 5383
AT read accesses: 23210
AT write accesses: 27824
FT read accesses: 16373
FT write accesses: 10727
PS read accesses: 12279
PS write accesses: 6118
PHT tag read accesses: 177492
PHT tag write accesses: 11051
AT tag read accesses: 4926221
AT tag write accesses: 28543
FT tag read accesses: 4786058
FT tag write accesses: 21699
PS tag read accesses: 739323
PS tag write accesses: 18390

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1454  ROW_BUFFER_MISS:       2118
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          6  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 77909014
0banks busy for write cycles: 6
1banks busy for read cycles: 301680
1banks busy for write cycles: 1574
2banks busy for read cycles: 20045
2banks busy for write cycles: 0
3banks busy for read cycles: 3431
3banks busy for write cycles: 0
4banks busy for read cycles: 1349
4banks busy for write cycles: 0
5banks busy for read cycles: 508
5banks busy for write cycles: 0
6banks busy for read cycles: 172
6banks busy for write cycles: 0
7banks busy for read cycles: 740
7banks busy for write cycles: 0
8banks busy for read cycles: 3024
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.8762% MPKI: 0.2296 Average ROB Occupancy at Mispredict: 88.0399
Branch types
NOT_BRANCH: 40725940 81.4519%
BRANCH_DIRECT_JUMP: 508368 1.01674%
BRANCH_INDIRECT: 180051 0.360102%
BRANCH_CONDITIONAL: 5999625 11.9992%
BRANCH_DIRECT_CALL: 1086730 2.17346%
BRANCH_INDIRECT_CALL: 206109 0.412218%
BRANCH_RETURN: 1292826 2.58565%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 1263
