#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Apr 02 10:18:51 2021
# Process ID: 8396
# Current directory: E:/source/source/platform
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8140 E:\source\source\platform\platform.xpr
# Log file: E:/source/source/platform/vivado.log
# Journal file: E:/source/source/platform\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/source/source/platform/platform.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Caiyujie/Desktop/gongkaike/platform' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'platform.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/source/source/hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_Pool_0_0
design_1_Conv_0_0
design_1_processing_system7_0_0
design_1_xbar_1
design_1_rst_processing_system7_0_100M_0
design_1_auto_us_0
design_1_auto_pc_1
design_1_auto_pc_2
design_1_auto_us_1

open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 924.184 ; gain = 219.211
launch_sdk -workspace E:/source/source/platform/platform.sdk -hwspec E:/source/source/platform/platform.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/source/source/platform/platform.sdk -hwspec E:/source/source/platform/platform.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace E:/source/source/platform/platform.sdk -hwspec E:/source/source/platform/platform.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/source/source/platform/platform.sdk -hwspec E:/source/source/platform/platform.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace E:/source/source/platform/platform.sdk -hwspec E:/source/source/platform/platform.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/source/source/platform/platform.sdk -hwspec E:/source/source/platform/platform.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace E:/source/source/platform/platform.sdk -hwspec E:/source/source/platform/platform.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/source/source/platform/platform.sdk -hwspec E:/source/source/platform/platform.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {E:/source/source/platform/platform.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:hls:Pool:1.0 - Pool_0
Adding cell -- xilinx.com:hls:Conv:1.0 - Conv_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file <E:/source/source/platform/platform.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets Pool_0_m_axi_gmem] [get_bd_cells axi_mem_intercon_1]
delete_bd_objs [get_bd_intf_nets Conv_0_m_axi_gmem] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells Conv_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_cells Pool_0]
delete_bd_objs [get_bd_nets rst_processing_system7_0_100M_interconnect_aresetn] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_cells rst_processing_system7_0_100M]
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 02 16:39:38 2021...
