digraph "CFG for '_Z10accumulatePfS_i' function" {
	label="CFG for '_Z10accumulatePfS_i' function";

	Node0x636e490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %4, %10\l  %12 = add i32 %11, %5\l  %13 = icmp sgt i32 %2, 1\l  br i1 %13, label %14, label %17\l|{<s0>T|<s1>F}}"];
	Node0x636e490:s0 -> Node0x636e670;
	Node0x636e490:s1 -> Node0x6370420;
	Node0x636e670 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%14:\l14:                                               \l  %15 = sext i32 %12 to i64\l  %16 = getelementptr inbounds float, float addrspace(1)* %0, i64 %15\l  br label %19\l}"];
	Node0x636e670 -> Node0x636fda0;
	Node0x6370420 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%17:\l17:                                               \l  %18 = icmp eq i32 %12, 0\l  br i1 %18, label %32, label %34\l|{<s0>T|<s1>F}}"];
	Node0x6370420:s0 -> Node0x6370880;
	Node0x6370420:s1 -> Node0x63708d0;
	Node0x636fda0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = phi i32 [ %2, %14 ], [ %21, %30 ]\l  %21 = lshr i32 %20, 1\l  %22 = icmp slt i32 %12, %21\l  br i1 %22, label %23, label %30\l|{<s0>T|<s1>F}}"];
	Node0x636fda0:s0 -> Node0x6370ca0;
	Node0x636fda0:s1 -> Node0x6370a40;
	Node0x6370ca0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%23:\l23:                                               \l  %24 = load float, float addrspace(1)* %16, align 4, !tbaa !7\l  %25 = add nsw i32 %21, %12\l  %26 = sext i32 %25 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %0, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !7\l  %29 = fadd contract float %24, %28\l  store float %29, float addrspace(1)* %16, align 4, !tbaa !7\l  br label %30\l}"];
	Node0x6370ca0 -> Node0x6370a40;
	Node0x6370a40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %31 = icmp ult i32 %20, 4\l  br i1 %31, label %17, label %19, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x6370a40:s0 -> Node0x6370420;
	Node0x6370a40:s1 -> Node0x636fda0;
	Node0x6370880 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%32:\l32:                                               \l  %33 = load float, float addrspace(1)* %0, align 4, !tbaa !7\l  store float %33, float addrspace(1)* %1, align 4, !tbaa !7\l  br label %34\l}"];
	Node0x6370880 -> Node0x63708d0;
	Node0x63708d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%34:\l34:                                               \l  ret void\l}"];
}
