<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterBankEmitter.cpp source code [llvm/llvm/utils/TableGen/RegisterBankEmitter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/utils/TableGen/RegisterBankEmitter.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>utils</a>/<a href='./'>TableGen</a>/<a href='RegisterBankEmitter.cpp.html'>RegisterBankEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegisterBankEmitter.cpp - Generate a Register Bank Desc. -*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This tablegen backend is responsible for emitting a description of a target</i></td></tr>
<tr><th id="10">10</th><td><i>// register bank for a code generator.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/TableGen/Error.h.html">"llvm/TableGen/Error.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/TableGen/Record.h.html">"llvm/TableGen/Record.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/TableGen/TableGenBackend.h.html">"llvm/TableGen/TableGenBackend.h"</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="CodeGenHwModes.h.html">"CodeGenHwModes.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="CodeGenRegisters.h.html">"CodeGenRegisters.h"</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "register-bank-emitter"</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> {</td></tr>
<tr><th id="28">28</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterBank" title='(anonymous namespace)::RegisterBank' data-ref="(anonymousnamespace)::RegisterBank">RegisterBank</dfn> {</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RegisterBank::RegisterClassesTy">/// A vector of register classes that are included in the register bank.</i></td></tr>
<tr><th id="31">31</th><td>  <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *&gt; <dfn class="tu typedef" id="(anonymousnamespace)::RegisterBank::RegisterClassesTy" title='(anonymous namespace)::RegisterBank::RegisterClassesTy' data-type='std::vector&lt;const CodeGenRegisterClass *&gt;' data-ref="(anonymousnamespace)::RegisterBank::RegisterClassesTy">RegisterClassesTy</dfn>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>private</b>:</td></tr>
<tr><th id="34">34</th><td>  <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RegisterBank::TheDef" title='(anonymous namespace)::RegisterBank::TheDef' data-type='const llvm::Record &amp;' data-ref="(anonymousnamespace)::RegisterBank::TheDef">TheDef</dfn>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RegisterBank::RCs">/// The register classes that are covered by the register bank.</i></td></tr>
<tr><th id="37">37</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegisterBank::RegisterClassesTy" title='(anonymous namespace)::RegisterBank::RegisterClassesTy' data-type='std::vector&lt;const CodeGenRegisterClass *&gt;' data-ref="(anonymousnamespace)::RegisterBank::RegisterClassesTy">RegisterClassesTy</a> <dfn class="tu decl" id="(anonymousnamespace)::RegisterBank::RCs" title='(anonymous namespace)::RegisterBank::RCs' data-type='RegisterClassesTy' data-ref="(anonymousnamespace)::RegisterBank::RCs">RCs</dfn>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize">/// The register class with the largest register size.</i></td></tr>
<tr><th id="40">40</th><td>  <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize" title='(anonymous namespace)::RegisterBank::RCWithLargestRegsSize' data-type='const llvm::CodeGenRegisterClass *' data-ref="(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize">RCWithLargestRegsSize</dfn>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>public</b>:</td></tr>
<tr><th id="43">43</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegisterBankC1ERKN4llvm6RecordE" title='(anonymous namespace)::RegisterBank::RegisterBank' data-type='void (anonymous namespace)::RegisterBank::RegisterBank(const llvm::Record &amp; TheDef)' data-ref="_ZN12_GLOBAL__N_112RegisterBankC1ERKN4llvm6RecordE">RegisterBank</dfn>(<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> &amp;<dfn class="local col1 decl" id="1TheDef" title='TheDef' data-type='const llvm::Record &amp;' data-ref="1TheDef">TheDef</dfn>)</td></tr>
<tr><th id="44">44</th><td>      : <a class="tu member" href="#(anonymousnamespace)::RegisterBank::TheDef" title='(anonymous namespace)::RegisterBank::TheDef' data-use='w' data-ref="(anonymousnamespace)::RegisterBank::TheDef">TheDef</a>(<a class="local col1 ref" href="#1TheDef" title='TheDef' data-ref="1TheDef">TheDef</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCs" title='(anonymous namespace)::RegisterBank::RCs' data-use='w' data-ref="(anonymousnamespace)::RegisterBank::RCs">RCs</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev">(</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize" title='(anonymous namespace)::RegisterBank::RCWithLargestRegsSize' data-use='w' data-ref="(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize">RCWithLargestRegsSize</a>(<b>nullptr</b>) {}</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegisterBank7getNameEv">/// Get the human-readable name for the bank.</i></td></tr>
<tr><th id="47">47</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegisterBank7getNameEv" title='(anonymous namespace)::RegisterBank::getName' data-type='llvm::StringRef (anonymous namespace)::RegisterBank::getName() const' data-ref="_ZNK12_GLOBAL__N_112RegisterBank7getNameEv">getName</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegisterBank::TheDef" title='(anonymous namespace)::RegisterBank::TheDef' data-use='m' data-ref="(anonymousnamespace)::RegisterBank::TheDef">TheDef</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Name"</q>); }</td></tr>
<tr><th id="48">48</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegisterBank17getEnumeratorNameEv">/// Get the name of the enumerator in the ID enumeration.</i></td></tr>
<tr><th id="49">49</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegisterBank17getEnumeratorNameEv" title='(anonymous namespace)::RegisterBank::getEnumeratorName' data-type='std::string (anonymous namespace)::RegisterBank::getEnumeratorName() const' data-ref="_ZNK12_GLOBAL__N_112RegisterBank17getEnumeratorNameEv">getEnumeratorName</dfn>() <em>const</em> { <b>return</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterBank::TheDef" title='(anonymous namespace)::RegisterBank::TheDef' data-use='m' data-ref="(anonymousnamespace)::RegisterBank::TheDef">TheDef</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_9StringRefEPKc" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_9StringRefEPKc">+</a> <q>"ID"</q>).<a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>(); }</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegisterBank20getCoverageArrayNameEv">/// Get the name of the array holding the register class coverage data;</i></td></tr>
<tr><th id="52">52</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegisterBank20getCoverageArrayNameEv" title='(anonymous namespace)::RegisterBank::getCoverageArrayName' data-type='std::string (anonymous namespace)::RegisterBank::getCoverageArrayName() const' data-ref="_ZNK12_GLOBAL__N_112RegisterBank20getCoverageArrayNameEv">getCoverageArrayName</dfn>() <em>const</em> {</td></tr>
<tr><th id="53">53</th><td>    <b>return</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterBank::TheDef" title='(anonymous namespace)::RegisterBank::TheDef' data-use='m' data-ref="(anonymousnamespace)::RegisterBank::TheDef">TheDef</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_9StringRefEPKc" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_9StringRefEPKc">+</a> <q>"CoverageData"</q>).<a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>();</td></tr>
<tr><th id="54">54</th><td>  }</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegisterBank18getInstanceVarNameEv">/// Get the name of the global instance variable.</i></td></tr>
<tr><th id="57">57</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegisterBank18getInstanceVarNameEv" title='(anonymous namespace)::RegisterBank::getInstanceVarName' data-type='llvm::StringRef (anonymous namespace)::RegisterBank::getInstanceVarName() const' data-ref="_ZNK12_GLOBAL__N_112RegisterBank18getInstanceVarNameEv">getInstanceVarName</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegisterBank::TheDef" title='(anonymous namespace)::RegisterBank::TheDef' data-use='m' data-ref="(anonymousnamespace)::RegisterBank::TheDef">TheDef</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>(); }</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> &amp;<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegisterBank6getDefEv" title='(anonymous namespace)::RegisterBank::getDef' data-type='const llvm::Record &amp; (anonymous namespace)::RegisterBank::getDef() const' data-ref="_ZNK12_GLOBAL__N_112RegisterBank6getDefEv">getDef</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegisterBank::TheDef" title='(anonymous namespace)::RegisterBank::TheDef' data-use='a' data-ref="(anonymousnamespace)::RegisterBank::TheDef">TheDef</a>; }</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegisterBank36getExplictlySpecifiedRegisterClassesERN4llvm14CodeGenRegBankE">/// Get the register classes listed in the RegisterBank.RegisterClasses field.</i></td></tr>
<tr><th id="62">62</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *&gt;</td></tr>
<tr><th id="63">63</th><td>  <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegisterBank36getExplictlySpecifiedRegisterClassesERN4llvm14CodeGenRegBankE" title='(anonymous namespace)::RegisterBank::getExplictlySpecifiedRegisterClasses' data-type='std::vector&lt;const CodeGenRegisterClass *&gt; (anonymous namespace)::RegisterBank::getExplictlySpecifiedRegisterClasses(llvm::CodeGenRegBank &amp; RegisterClassHierarchy) const' data-ref="_ZNK12_GLOBAL__N_112RegisterBank36getExplictlySpecifiedRegisterClassesERN4llvm14CodeGenRegBankE">getExplictlySpecifiedRegisterClasses</dfn>(</td></tr>
<tr><th id="64">64</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col2 decl" id="2RegisterClassHierarchy" title='RegisterClassHierarchy' data-type='llvm::CodeGenRegBank &amp;' data-ref="2RegisterClassHierarchy">RegisterClassHierarchy</dfn>) <em>const</em> {</td></tr>
<tr><th id="65">65</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col3 decl" id="3RCs" title='RCs' data-type='std::vector&lt;const CodeGenRegisterClass *&gt;' data-ref="3RCs">RCs</dfn>;</td></tr>
<tr><th id="66">66</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="4RCDef" title='RCDef' data-type='llvm::Record *const &amp;' data-ref="4RCDef">RCDef</dfn> : <a class="tu member" href="#_ZNK12_GLOBAL__N_112RegisterBank6getDefEv" title='(anonymous namespace)::RegisterBank::getDef' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank6getDefEv">getDef</a>().<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClasses"</q>))</td></tr>
<tr><th id="67">67</th><td>      <a class="local col3 ref" href="#3RCs" title='RCs' data-ref="3RCs">RCs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col2 ref" href="#2RegisterClassHierarchy" title='RegisterClassHierarchy' data-ref="2RegisterClassHierarchy">RegisterClassHierarchy</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank11getRegClassEPNS_6RecordE" title='llvm::CodeGenRegBank::getRegClass' data-ref="_ZN4llvm14CodeGenRegBank11getRegClassEPNS_6RecordE">getRegClass</a>(<a class="local col4 ref" href="#4RCDef" title='RCDef' data-ref="4RCDef">RCDef</a>));</td></tr>
<tr><th id="68">68</th><td>    <b>return</b> <a class="local col3 ref" href="#3RCs" title='RCs' data-ref="3RCs">RCs</a>;</td></tr>
<tr><th id="69">69</th><td>  }</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_112RegisterBank16addRegisterClassEPKN4llvm20CodeGenRegisterClassE">/// Add a register class to the bank without duplicates.</i></td></tr>
<tr><th id="72">72</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegisterBank16addRegisterClassEPKN4llvm20CodeGenRegisterClassE" title='(anonymous namespace)::RegisterBank::addRegisterClass' data-type='void (anonymous namespace)::RegisterBank::addRegisterClass(const llvm::CodeGenRegisterClass * RC)' data-ref="_ZN12_GLOBAL__N_112RegisterBank16addRegisterClassEPKN4llvm20CodeGenRegisterClassE">addRegisterClass</dfn>(<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col5 decl" id="5RC" title='RC' data-type='const llvm::CodeGenRegisterClass *' data-ref="5RC">RC</dfn>) {</td></tr>
<tr><th id="73">73</th><td>    <b>if</b> (<span class="namespace">std::</span><a class="tu ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt7find_ifT_S_T0_" title='std::find_if' data-use='c' data-ref="_ZSt7find_ifT_S_T0_">find_if</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCs" title='(anonymous namespace)::RegisterBank::RCs' data-use='m' data-ref="(anonymousnamespace)::RegisterBank::RCs">RCs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCs" title='(anonymous namespace)::RegisterBank::RCs' data-use='m' data-ref="(anonymousnamespace)::RegisterBank::RCs">RCs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="74">74</th><td>                     [&amp;RC](<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col6 decl" id="6X" title='X' data-type='const llvm::CodeGenRegisterClass *' data-ref="6X">X</dfn>) {</td></tr>
<tr><th id="75">75</th><td>                       <b>return</b> <a class="local col6 ref" href="#6X" title='X' data-ref="6X">X</a> == <a class="local col5 ref" href="#5RC" title='RC' data-ref="5RC">RC</a>;</td></tr>
<tr><th id="76">76</th><td>                     }) <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCs" title='(anonymous namespace)::RegisterBank::RCs' data-use='m' data-ref="(anonymousnamespace)::RegisterBank::RCs">RCs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>())</td></tr>
<tr><th id="77">77</th><td>      <b>return</b>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <i>// FIXME? We really want the register size rather than the spill size</i></td></tr>
<tr><th id="80">80</th><td><i>    //        since the spill size may be bigger on some targets with</i></td></tr>
<tr><th id="81">81</th><td><i>    //        limited load/store instructions. However, we don't store the</i></td></tr>
<tr><th id="82">82</th><td><i>    //        register size anywhere (we could sum the sizes of the subregisters</i></td></tr>
<tr><th id="83">83</th><td><i>    //        but there may be additional bits too) and we can't derive it from</i></td></tr>
<tr><th id="84">84</th><td><i>    //        the VT's reliably due to Untyped.</i></td></tr>
<tr><th id="85">85</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize" title='(anonymous namespace)::RegisterBank::RCWithLargestRegsSize' data-use='r' data-ref="(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize">RCWithLargestRegsSize</a> == <b>nullptr</b>)</td></tr>
<tr><th id="86">86</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize" title='(anonymous namespace)::RegisterBank::RCWithLargestRegsSize' data-use='w' data-ref="(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize">RCWithLargestRegsSize</a> = <a class="local col5 ref" href="#5RC" title='RC' data-ref="5RC">RC</a>;</td></tr>
<tr><th id="87">87</th><td>    <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize" title='(anonymous namespace)::RegisterBank::RCWithLargestRegsSize' data-use='r' data-ref="(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize">RCWithLargestRegsSize</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm12InfoByHwMode3getEj" title='llvm::InfoByHwMode::get' data-ref="_ZNK4llvm12InfoByHwMode3getEj">get</a>(<a class="enum" href="InfoByHwMode.h.html#llvm::DefaultMode" title='llvm::DefaultMode' data-ref="llvm::DefaultMode">DefaultMode</a>).<a class="ref" href="InfoByHwMode.h.html#llvm::RegSizeInfo::SpillSize" title='llvm::RegSizeInfo::SpillSize' data-ref="llvm::RegSizeInfo::SpillSize">SpillSize</a> &lt;</td></tr>
<tr><th id="88">88</th><td>             <a class="local col5 ref" href="#5RC" title='RC' data-ref="5RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm12InfoByHwMode3getEj" title='llvm::InfoByHwMode::get' data-ref="_ZNK4llvm12InfoByHwMode3getEj">get</a>(<a class="enum" href="InfoByHwMode.h.html#llvm::DefaultMode" title='llvm::DefaultMode' data-ref="llvm::DefaultMode">DefaultMode</a>).<a class="ref" href="InfoByHwMode.h.html#llvm::RegSizeInfo::SpillSize" title='llvm::RegSizeInfo::SpillSize' data-ref="llvm::RegSizeInfo::SpillSize">SpillSize</a>)</td></tr>
<tr><th id="89">89</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize" title='(anonymous namespace)::RegisterBank::RCWithLargestRegsSize' data-use='w' data-ref="(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize">RCWithLargestRegsSize</a> = <a class="local col5 ref" href="#5RC" title='RC' data-ref="5RC">RC</a>;</td></tr>
<tr><th id="90">90</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RCWithLargestRegsSize &amp;&amp; &quot;RC was nullptr?&quot;) ? void (0) : __assert_fail (&quot;RCWithLargestRegsSize &amp;&amp; \&quot;RC was nullptr?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RegisterBankEmitter.cpp&quot;, 90, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize" title='(anonymous namespace)::RegisterBank::RCWithLargestRegsSize' data-use='r' data-ref="(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize">RCWithLargestRegsSize</a> &amp;&amp; <q>"RC was nullptr?"</q>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCs" title='(anonymous namespace)::RegisterBank::RCs' data-use='m' data-ref="(anonymousnamespace)::RegisterBank::RCs">RCs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector12emplace_backEDpOT_" title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOT_">emplace_back</a>(<span class='refarg'><a class="local col5 ref" href="#5RC" title='RC' data-ref="5RC">RC</a></span>);</td></tr>
<tr><th id="93">93</th><td>  }</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegisterBank24getRCWithLargestRegsSizeEv" title='(anonymous namespace)::RegisterBank::getRCWithLargestRegsSize' data-type='const llvm::CodeGenRegisterClass * (anonymous namespace)::RegisterBank::getRCWithLargestRegsSize() const' data-ref="_ZNK12_GLOBAL__N_112RegisterBank24getRCWithLargestRegsSizeEv">getRCWithLargestRegsSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize" title='(anonymous namespace)::RegisterBank::RCWithLargestRegsSize' data-use='r' data-ref="(anonymousnamespace)::RegisterBank::RCWithLargestRegsSize">RCWithLargestRegsSize</a>;</td></tr>
<tr><th id="97">97</th><td>  }</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<b>typename</b> <a class="tu typedef" href="#(anonymousnamespace)::RegisterBank::RegisterClassesTy" title='(anonymous namespace)::RegisterBank::RegisterClassesTy' data-type='std::vector&lt;const CodeGenRegisterClass *&gt;' data-ref="(anonymousnamespace)::RegisterBank::RegisterClassesTy">RegisterClassesTy</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{constllvm::CodeGenRegisterClass*,std::allocator{constllvm::CodeGenRegisterClass*}}::const_iterator" title='std::vector&lt;const llvm::CodeGenRegisterClass *, std::allocator&lt;const llvm::CodeGenRegisterClass *&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;const CodeGenRegisterClass *, allocator&lt;const CodeGenRegisterClass *&gt; &gt; &gt;' data-ref="std::vector{constllvm::CodeGenRegisterClass*,std::allocator{constllvm::CodeGenRegisterClass*}}::const_iterator">const_iterator</a>&gt;</td></tr>
<tr><th id="100">100</th><td>  <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegisterBank16register_classesEv" title='(anonymous namespace)::RegisterBank::register_classes' data-type='iterator_range&lt;typename RegisterClassesTy::const_iterator&gt; (anonymous namespace)::RegisterBank::register_classes() const' data-ref="_ZNK12_GLOBAL__N_112RegisterBank16register_classesEv">register_classes</dfn>() <em>const</em> {</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCs" title='(anonymous namespace)::RegisterBank::RCs' data-use='m' data-ref="(anonymousnamespace)::RegisterBank::RCs">RCs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::RegisterBank::RCs" title='(anonymous namespace)::RegisterBank::RCs' data-use='m' data-ref="(anonymousnamespace)::RegisterBank::RCs">RCs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>());</td></tr>
<tr><th id="102">102</th><td>  }</td></tr>
<tr><th id="103">103</th><td>};</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterBankEmitter" title='(anonymous namespace)::RegisterBankEmitter' data-ref="(anonymousnamespace)::RegisterBankEmitter">RegisterBankEmitter</dfn> {</td></tr>
<tr><th id="106">106</th><td><b>private</b>:</td></tr>
<tr><th id="107">107</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RegisterBankEmitter::Records" title='(anonymous namespace)::RegisterBankEmitter::Records' data-type='llvm::RecordKeeper &amp;' data-ref="(anonymousnamespace)::RegisterBankEmitter::Records">Records</dfn>;</td></tr>
<tr><th id="108">108</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> <dfn class="tu decl" id="(anonymousnamespace)::RegisterBankEmitter::RegisterClassHierarchy" title='(anonymous namespace)::RegisterBankEmitter::RegisterClassHierarchy' data-type='llvm::CodeGenRegBank' data-ref="(anonymousnamespace)::RegisterBankEmitter::RegisterClassHierarchy">RegisterClassHierarchy</dfn>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterBankEmitter10emitHeaderERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE" title='(anonymous namespace)::RegisterBankEmitter::emitHeader' data-type='void (anonymous namespace)::RegisterBankEmitter::emitHeader(llvm::raw_ostream &amp; OS, const llvm::StringRef TargetName, const std::vector&lt;RegisterBank&gt; &amp; Banks)' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitter10emitHeaderERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE">emitHeader</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="7OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="7OS">OS</dfn>, <em>const</em> <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="8TargetName" title='TargetName' data-type='const llvm::StringRef' data-ref="8TargetName">TargetName</dfn>,</td></tr>
<tr><th id="111">111</th><td>                  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterBank" title='(anonymous namespace)::RegisterBank' data-ref="(anonymousnamespace)::RegisterBank">RegisterBank</a>&gt; &amp;<dfn class="local col9 decl" id="9Banks" title='Banks' data-type='const std::vector&lt;RegisterBank&gt; &amp;' data-ref="9Banks">Banks</dfn>);</td></tr>
<tr><th id="112">112</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterBankEmitter23emitBaseClassDefinitionERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE" title='(anonymous namespace)::RegisterBankEmitter::emitBaseClassDefinition' data-type='void (anonymous namespace)::RegisterBankEmitter::emitBaseClassDefinition(llvm::raw_ostream &amp; OS, const llvm::StringRef TargetName, const std::vector&lt;RegisterBank&gt; &amp; Banks)' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitter23emitBaseClassDefinitionERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE">emitBaseClassDefinition</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="10OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="10OS">OS</dfn>, <em>const</em> <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="11TargetName" title='TargetName' data-type='const llvm::StringRef' data-ref="11TargetName">TargetName</dfn>,</td></tr>
<tr><th id="113">113</th><td>                               <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterBank" title='(anonymous namespace)::RegisterBank' data-ref="(anonymousnamespace)::RegisterBank">RegisterBank</a>&gt; &amp;<dfn class="local col2 decl" id="12Banks" title='Banks' data-type='const std::vector&lt;RegisterBank&gt; &amp;' data-ref="12Banks">Banks</dfn>);</td></tr>
<tr><th id="114">114</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterBankEmitter27emitBaseClassImplementationERN4llvm11raw_ostreamENS1_9StringRefERSt6vectorINS_12RegisterBankESaIS6_EE" title='(anonymous namespace)::RegisterBankEmitter::emitBaseClassImplementation' data-type='void (anonymous namespace)::RegisterBankEmitter::emitBaseClassImplementation(llvm::raw_ostream &amp; OS, const llvm::StringRef TargetName, std::vector&lt;RegisterBank&gt; &amp; Banks)' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitter27emitBaseClassImplementationERN4llvm11raw_ostreamENS1_9StringRefERSt6vectorINS_12RegisterBankESaIS6_EE">emitBaseClassImplementation</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="13OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="13OS">OS</dfn>, <em>const</em> <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="14TargetName" title='TargetName' data-type='const llvm::StringRef' data-ref="14TargetName">TargetName</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                   <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterBank" title='(anonymous namespace)::RegisterBank' data-ref="(anonymousnamespace)::RegisterBank">RegisterBank</a>&gt; &amp;<dfn class="local col5 decl" id="15Banks" title='Banks' data-type='std::vector&lt;RegisterBank&gt; &amp;' data-ref="15Banks">Banks</dfn>);</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><b>public</b>:</td></tr>
<tr><th id="118">118</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterBankEmitterC1ERN4llvm12RecordKeeperE" title='(anonymous namespace)::RegisterBankEmitter::RegisterBankEmitter' data-type='void (anonymous namespace)::RegisterBankEmitter::RegisterBankEmitter(llvm::RecordKeeper &amp; R)' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitterC1ERN4llvm12RecordKeeperE">RegisterBankEmitter</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="local col6 decl" id="16R" title='R' data-type='llvm::RecordKeeper &amp;' data-ref="16R">R</dfn>)</td></tr>
<tr><th id="119">119</th><td>      : <a class="tu member" href="#(anonymousnamespace)::RegisterBankEmitter::Records" title='(anonymous namespace)::RegisterBankEmitter::Records' data-use='w' data-ref="(anonymousnamespace)::RegisterBankEmitter::Records">Records</a>(<a class="local col6 ref" href="#16R" title='R' data-ref="16R">R</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterBankEmitter::RegisterClassHierarchy" title='(anonymous namespace)::RegisterBankEmitter::RegisterClassHierarchy' data-use='w' data-ref="(anonymousnamespace)::RegisterBankEmitter::RegisterClassHierarchy">RegisterClassHierarchy</a><a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE" title='llvm::CodeGenRegBank::CodeGenRegBank' data-ref="_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE">(</a><a class="tu member" href="#(anonymousnamespace)::RegisterBankEmitter::Records" title='(anonymous namespace)::RegisterBankEmitter::Records' data-use='a' data-ref="(anonymousnamespace)::RegisterBankEmitter::Records">Records</a>, <a class="type" href="CodeGenHwModes.h.html#llvm::CodeGenHwModes" title='llvm::CodeGenHwModes' data-ref="llvm::CodeGenHwModes">CodeGenHwModes</a><a class="ref" href="CodeGenHwModes.h.html#_ZN4llvm14CodeGenHwModesC1ERNS_12RecordKeeperE" title='llvm::CodeGenHwModes::CodeGenHwModes' data-ref="_ZN4llvm14CodeGenHwModesC1ERNS_12RecordKeeperE">(</a><a class="local col6 ref" href="#16R" title='R' data-ref="16R">R</a>)) {}</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119RegisterBankEmitter3runERN4llvm11raw_ostreamE" title='(anonymous namespace)::RegisterBankEmitter::run' data-type='void (anonymous namespace)::RegisterBankEmitter::run(llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitter3runERN4llvm11raw_ostreamE">run</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="17OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="17OS">OS</dfn>);</td></tr>
<tr><th id="122">122</th><td>};</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegisterBankEmitter10emitHeaderERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE">/// Emit code to declare the ID enumeration and external global instance</i></td></tr>
<tr><th id="127">127</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegisterBankEmitter10emitHeaderERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE">/// variables.</i></td></tr>
<tr><th id="128">128</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterBankEmitter" title='(anonymous namespace)::RegisterBankEmitter' data-ref="(anonymousnamespace)::RegisterBankEmitter">RegisterBankEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterBankEmitter10emitHeaderERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE" title='(anonymous namespace)::RegisterBankEmitter::emitHeader' data-type='void (anonymous namespace)::RegisterBankEmitter::emitHeader(llvm::raw_ostream &amp; OS, const llvm::StringRef TargetName, const std::vector&lt;RegisterBank&gt; &amp; Banks)' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitter10emitHeaderERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE">emitHeader</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="18OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="18OS">OS</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                     <em>const</em> <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="19TargetName" title='TargetName' data-type='const llvm::StringRef' data-ref="19TargetName">TargetName</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                     <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterBank" title='(anonymous namespace)::RegisterBank' data-ref="(anonymousnamespace)::RegisterBank">RegisterBank</a>&gt; &amp;<dfn class="local col0 decl" id="20Banks" title='Banks' data-type='const std::vector&lt;RegisterBank&gt; &amp;' data-ref="20Banks">Banks</dfn>) {</td></tr>
<tr><th id="131">131</th><td>  <i>// &lt;Target&gt;RegisterBankInfo.h</i></td></tr>
<tr><th id="132">132</th><td>  <a class="local col8 ref" href="#18OS" title='OS' data-ref="18OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace llvm {\n"</q></td></tr>
<tr><th id="133">133</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#19TargetName" title='TargetName' data-ref="19TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {\n"</q></td></tr>
<tr><th id="134">134</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"enum {\n"</q>;</td></tr>
<tr><th id="135">135</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="21Bank" title='Bank' data-type='const (anonymous namespace)::RegisterBank &amp;' data-ref="21Bank">Bank</dfn> : <a class="local col0 ref" href="#20Banks" title='Banks' data-ref="20Banks">Banks</a>)</td></tr>
<tr><th id="136">136</th><td>    <a class="local col8 ref" href="#18OS" title='OS' data-ref="18OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#21Bank" title='Bank' data-ref="21Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank17getEnumeratorNameEv" title='(anonymous namespace)::RegisterBank::getEnumeratorName' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank17getEnumeratorNameEv">getEnumeratorName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n"</q>;</td></tr>
<tr><th id="137">137</th><td>  <a class="local col8 ref" href="#18OS" title='OS' data-ref="18OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  NumRegisterBanks,\n"</q></td></tr>
<tr><th id="138">138</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q></td></tr>
<tr><th id="139">139</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#19TargetName" title='TargetName' data-ref="19TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q></td></tr>
<tr><th id="140">140</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace llvm\n"</q>;</td></tr>
<tr><th id="141">141</th><td>}</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegisterBankEmitter23emitBaseClassDefinitionERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE">/// Emit declarations of the &lt;Target&gt;GenRegisterBankInfo class.</i></td></tr>
<tr><th id="144">144</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterBankEmitter" title='(anonymous namespace)::RegisterBankEmitter' data-ref="(anonymousnamespace)::RegisterBankEmitter">RegisterBankEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterBankEmitter23emitBaseClassDefinitionERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE" title='(anonymous namespace)::RegisterBankEmitter::emitBaseClassDefinition' data-type='void (anonymous namespace)::RegisterBankEmitter::emitBaseClassDefinition(llvm::raw_ostream &amp; OS, const llvm::StringRef TargetName, const std::vector&lt;RegisterBank&gt; &amp; Banks)' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitter23emitBaseClassDefinitionERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE">emitBaseClassDefinition</dfn>(</td></tr>
<tr><th id="145">145</th><td>    <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="22OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="22OS">OS</dfn>, <em>const</em> <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="23TargetName" title='TargetName' data-type='const llvm::StringRef' data-ref="23TargetName">TargetName</dfn>,</td></tr>
<tr><th id="146">146</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterBank" title='(anonymous namespace)::RegisterBank' data-ref="(anonymousnamespace)::RegisterBank">RegisterBank</a>&gt; &amp;<dfn class="local col4 decl" id="24Banks" title='Banks' data-type='const std::vector&lt;RegisterBank&gt; &amp;' data-ref="24Banks">Banks</dfn>) {</td></tr>
<tr><th id="147">147</th><td>  <a class="local col2 ref" href="#22OS" title='OS' data-ref="22OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"private:\n"</q></td></tr>
<tr><th id="148">148</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  static RegisterBank *RegBanks[];\n\n"</q></td></tr>
<tr><th id="149">149</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"protected:\n"</q></td></tr>
<tr><th id="150">150</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col3 ref" href="#23TargetName" title='TargetName' data-ref="23TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"GenRegisterBankInfo();\n"</q></td></tr>
<tr><th id="151">151</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="152">152</th><td>}</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">/// Visit each register class belonging to the given register bank.</i></td></tr>
<tr><th id="155">155</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">///</i></td></tr>
<tr><th id="156">156</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">/// A class belongs to the bank iff any of these apply:</i></td></tr>
<tr><th id="157">157</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">/// * It is explicitly specified</i></td></tr>
<tr><th id="158">158</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">/// * It is a subclass of a class that is a member.</i></td></tr>
<tr><th id="159">159</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">/// * It is a class containing subregisters of the registers of a class that</i></td></tr>
<tr><th id="160">160</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">///   is a member. This is known as a subreg-class.</i></td></tr>
<tr><th id="161">161</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">///</i></td></tr>
<tr><th id="162">162</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">/// This function must be called for each explicitly specified register class.</i></td></tr>
<tr><th id="163">163</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">///</i></td></tr>
<tr><th id="164">164</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">/// <span class="command">\param</span> <span class="arg">RC</span> The register class to search.</i></td></tr>
<tr><th id="165">165</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">/// <span class="command">\param</span> <span class="arg">Kind</span> A debug string containing the path the visitor took to reach RC.</i></td></tr>
<tr><th id="166">166</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">/// <span class="command">\param</span> <span class="arg">VisitFn</span> The action to take for each class visited. It may be called</i></td></tr>
<tr><th id="167">167</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">///                multiple times for a given class if there are multiple paths</i></td></tr>
<tr><th id="168">168</th><td><i class="doc" data-doc="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">///                to the class.</i></td></tr>
<tr><th id="169">169</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE" title='visitRegisterBankClasses' data-type='void visitRegisterBankClasses(llvm::CodeGenRegBank &amp; RegisterClassHierarchy, const llvm::CodeGenRegisterClass * RC, const llvm::Twine Kind, std::function&lt;void (const CodeGenRegisterClass *, StringRef)&gt; VisitFn, SmallPtrSetImpl&lt;const llvm::CodeGenRegisterClass *&gt; &amp; VisitedRCs)' data-ref="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">visitRegisterBankClasses</dfn>(</td></tr>
<tr><th id="170">170</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col5 decl" id="25RegisterClassHierarchy" title='RegisterClassHierarchy' data-type='llvm::CodeGenRegBank &amp;' data-ref="25RegisterClassHierarchy">RegisterClassHierarchy</dfn>, <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col6 decl" id="26RC" title='RC' data-type='const llvm::CodeGenRegisterClass *' data-ref="26RC">RC</dfn>,</td></tr>
<tr><th id="171">171</th><td>    <em>const</em> <a class="type" href="../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a> <dfn class="local col7 decl" id="27Kind" title='Kind' data-type='const llvm::Twine' data-ref="27Kind">Kind</dfn>,</td></tr>
<tr><th id="172">172</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/std_function.h.html#std::function" title='std::function' data-ref="std::function">function</a>&lt;<em>void</em>(<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *, <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>)&gt; <dfn class="local col8 decl" id="28VisitFn" title='VisitFn' data-type='std::function&lt;void (const CodeGenRegisterClass *, StringRef)&gt;' data-ref="28VisitFn">VisitFn</dfn>,</td></tr>
<tr><th id="173">173</th><td>    <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *&gt; &amp;<dfn class="local col9 decl" id="29VisitedRCs" title='VisitedRCs' data-type='SmallPtrSetImpl&lt;const llvm::CodeGenRegisterClass *&gt; &amp;' data-ref="29VisitedRCs">VisitedRCs</dfn>) {</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Make sure we only visit each class once to avoid infinite loops.</i></td></tr>
<tr><th id="176">176</th><td>  <b>if</b> (<a class="local col9 ref" href="#29VisitedRCs" title='VisitedRCs' data-ref="29VisitedRCs">VisitedRCs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>))</td></tr>
<tr><th id="177">177</th><td>    <b>return</b>;</td></tr>
<tr><th id="178">178</th><td>  <a class="local col9 ref" href="#29VisitedRCs" title='VisitedRCs' data-ref="29VisitedRCs">VisitedRCs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>);</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i>// Visit each explicitly named class.</i></td></tr>
<tr><th id="181">181</th><td>  <a class="local col8 ref" href="#28VisitFn" title='VisitFn' data-ref="28VisitFn">VisitFn</a><a class="ref" href="../../../../include/c++/7/bits/std_function.h.html#_ZNKSt8functionIFT_DpT0_EEclES2_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_">(<a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col7 ref" href="#27Kind" title='Kind' data-ref="27Kind">Kind</a>.<a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>())</a>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="30PossibleSubclass" title='PossibleSubclass' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="30PossibleSubclass">PossibleSubclass</dfn> : <a class="local col5 ref" href="#25RegisterClassHierarchy" title='RegisterClassHierarchy' data-ref="25RegisterClassHierarchy">RegisterClassHierarchy</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>()) {</td></tr>
<tr><th id="184">184</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col1 decl" id="31TmpKind" title='TmpKind' data-type='std::string' data-ref="31TmpKind">TmpKind</dfn> =</td></tr>
<tr><th id="185">185</th><td>        (<a class="type" href="../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKS0_" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKS0_">(</a><a class="local col7 ref" href="#27Kind" title='Kind' data-ref="27Kind">Kind</a>) <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" ("</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col0 ref" href="#30PossibleSubclass" title='PossibleSubclass' data-ref="30PossibleSubclass">PossibleSubclass</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>")"</q>).<a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>();</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>    <i>// Visit each subclass of an explicitly named class.</i></td></tr>
<tr><th id="188">188</th><td>    <b>if</b> (<a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a> != &amp;<a class="local col0 ref" href="#30PossibleSubclass" title='PossibleSubclass' data-ref="30PossibleSubclass">PossibleSubclass</a> &amp;&amp; <a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_" title='llvm::CodeGenRegisterClass::hasSubClass' data-ref="_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_">hasSubClass</a>(&amp;<a class="local col0 ref" href="#30PossibleSubclass" title='PossibleSubclass' data-ref="30PossibleSubclass">PossibleSubclass</a>))</td></tr>
<tr><th id="189">189</th><td>      <a class="tu ref" href="#_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE" title='visitRegisterBankClasses' data-use='c' data-ref="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">visitRegisterBankClasses</a>(<span class='refarg'><a class="local col5 ref" href="#25RegisterClassHierarchy" title='RegisterClassHierarchy' data-ref="25RegisterClassHierarchy">RegisterClassHierarchy</a></span>, &amp;<a class="local col0 ref" href="#30PossibleSubclass" title='PossibleSubclass' data-ref="30PossibleSubclass">PossibleSubclass</a>,</td></tr>
<tr><th id="190">190</th><td>                               <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col1 ref" href="#31TmpKind" title='TmpKind' data-ref="31TmpKind">TmpKind</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>" "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_">+</a> <a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>" subclass"</q>,</td></tr>
<tr><th id="191">191</th><td>                               <a class="ref fake" href="../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ERKS_IS3_E" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ERKS_IS3_E"></a><a class="local col8 ref" href="#28VisitFn" title='VisitFn' data-ref="28VisitFn">VisitFn</a>, <span class='refarg'><a class="local col9 ref" href="#29VisitedRCs" title='VisitedRCs' data-ref="29VisitedRCs">VisitedRCs</a></span>);</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>    <i>// Visit each class that contains only subregisters of RC with a common</i></td></tr>
<tr><th id="194">194</th><td><i>    // subregister-index.</i></td></tr>
<tr><th id="195">195</th><td><i>    //</i></td></tr>
<tr><th id="196">196</th><td><i>    // More precisely, PossibleSubclass is a subreg-class iff Reg:SubIdx is in</i></td></tr>
<tr><th id="197">197</th><td><i>    // PossibleSubclass for all registers Reg from RC using any</i></td></tr>
<tr><th id="198">198</th><td><i>    // subregister-index SubReg</i></td></tr>
<tr><th id="199">199</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="32SubIdx" title='SubIdx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="32SubIdx">SubIdx</dfn> : <a class="local col5 ref" href="#25RegisterClassHierarchy" title='RegisterClassHierarchy' data-ref="25RegisterClassHierarchy">RegisterClassHierarchy</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv" title='llvm::CodeGenRegBank::getSubRegIndices' data-ref="_ZNK4llvm14CodeGenRegBank16getSubRegIndicesEv">getSubRegIndices</a>()) {</td></tr>
<tr><th id="200">200</th><td>      <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col3 decl" id="33BV" title='BV' data-type='llvm::BitVector' data-ref="33BV">BV</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col5 ref" href="#25RegisterClassHierarchy" title='RegisterClassHierarchy' data-ref="25RegisterClassHierarchy">RegisterClassHierarchy</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>());</td></tr>
<tr><th id="201">201</th><td>      <a class="local col0 ref" href="#30PossibleSubclass" title='PossibleSubclass' data-ref="30PossibleSubclass">PossibleSubclass</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE" title='llvm::CodeGenRegisterClass::getSuperRegClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE">getSuperRegClasses</a>(&amp;<a class="local col2 ref" href="#32SubIdx" title='SubIdx' data-ref="32SubIdx">SubIdx</a>, <span class='refarg'><a class="local col3 ref" href="#33BV" title='BV' data-ref="33BV">BV</a></span>);</td></tr>
<tr><th id="202">202</th><td>      <b>if</b> (<a class="local col3 ref" href="#33BV" title='BV' data-ref="33BV">BV</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>)) {</td></tr>
<tr><th id="203">203</th><td>        <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col4 decl" id="34TmpKind2" title='TmpKind2' data-type='std::string' data-ref="34TmpKind2">TmpKind2</dfn> = (<a class="type" href="../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col1 ref" href="#31TmpKind" title='TmpKind' data-ref="31TmpKind">TmpKind</a>) <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="204">204</th><td>                                <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" class-with-subregs: "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col6 ref" href="#26RC" title='RC' data-ref="26RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>())</td></tr>
<tr><th id="205">205</th><td>                                   .<a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>();</td></tr>
<tr><th id="206">206</th><td>        <a class="local col8 ref" href="#28VisitFn" title='VisitFn' data-ref="28VisitFn">VisitFn</a><a class="ref" href="../../../../include/c++/7/bits/std_function.h.html#_ZNKSt8functionIFT_DpT0_EEclES2_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_">(&amp;<a class="local col0 ref" href="#30PossibleSubclass" title='PossibleSubclass' data-ref="30PossibleSubclass">PossibleSubclass</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col4 ref" href="#34TmpKind2" title='TmpKind2' data-ref="34TmpKind2">TmpKind2</a>)</a>;</td></tr>
<tr><th id="207">207</th><td>      }</td></tr>
<tr><th id="208">208</th><td>    }</td></tr>
<tr><th id="209">209</th><td>  }</td></tr>
<tr><th id="210">210</th><td>}</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterBankEmitter" title='(anonymous namespace)::RegisterBankEmitter' data-ref="(anonymousnamespace)::RegisterBankEmitter">RegisterBankEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterBankEmitter27emitBaseClassImplementationERN4llvm11raw_ostreamENS1_9StringRefERSt6vectorINS_12RegisterBankESaIS6_EE" title='(anonymous namespace)::RegisterBankEmitter::emitBaseClassImplementation' data-type='void (anonymous namespace)::RegisterBankEmitter::emitBaseClassImplementation(llvm::raw_ostream &amp; OS, llvm::StringRef TargetName, std::vector&lt;RegisterBank&gt; &amp; Banks)' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitter27emitBaseClassImplementationERN4llvm11raw_ostreamENS1_9StringRefERSt6vectorINS_12RegisterBankESaIS6_EE">emitBaseClassImplementation</dfn>(</td></tr>
<tr><th id="213">213</th><td>    <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="35OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="35OS">OS</dfn>, <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="36TargetName" title='TargetName' data-type='llvm::StringRef' data-ref="36TargetName">TargetName</dfn>,</td></tr>
<tr><th id="214">214</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterBank" title='(anonymous namespace)::RegisterBank' data-ref="(anonymousnamespace)::RegisterBank">RegisterBank</a>&gt; &amp;<dfn class="local col7 decl" id="37Banks" title='Banks' data-type='std::vector&lt;RegisterBank&gt; &amp;' data-ref="37Banks">Banks</dfn>) {</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace llvm {\n"</q></td></tr>
<tr><th id="217">217</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36TargetName" title='TargetName' data-ref="36TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {\n"</q>;</td></tr>
<tr><th id="218">218</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="38Bank" title='Bank' data-type='const (anonymous namespace)::RegisterBank &amp;' data-ref="38Bank">Bank</dfn> : <a class="local col7 ref" href="#37Banks" title='Banks' data-ref="37Banks">Banks</a>) {</td></tr>
<tr><th id="219">219</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *&gt;&gt; <dfn class="local col9 decl" id="39RCsGroupedByWord" title='RCsGroupedByWord' data-type='std::vector&lt;std::vector&lt;const CodeGenRegisterClass *&gt; &gt;' data-ref="39RCsGroupedByWord">RCsGroupedByWord</dfn><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT0_">(</a></td></tr>
<tr><th id="220">220</th><td>        (<a class="tu member" href="#(anonymousnamespace)::RegisterBankEmitter::RegisterClassHierarchy" title='(anonymous namespace)::RegisterBankEmitter::RegisterClassHierarchy' data-use='m' data-ref="(anonymousnamespace)::RegisterBankEmitter::RegisterClassHierarchy">RegisterClassHierarchy</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>() + <var>31</var>) / <var>32</var>);</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="40RC" title='RC' data-type='const llvm::CodeGenRegisterClass *const &amp;' data-ref="40RC">RC</dfn> : <a class="local col8 ref" href="#38Bank" title='Bank' data-ref="38Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank16register_classesEv" title='(anonymous namespace)::RegisterBank::register_classes' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank16register_classesEv">register_classes</a>())</td></tr>
<tr><th id="223">223</th><td>      <a class="local col9 ref" href="#39RCsGroupedByWord" title='RCsGroupedByWord' data-ref="39RCsGroupedByWord">RCsGroupedByWord</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a> / <var>32</var>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC">RC</a>);</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>    <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const uint32_t "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col8 ref" href="#38Bank" title='Bank' data-ref="38Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank20getCoverageArrayNameEv" title='(anonymous namespace)::RegisterBank::getCoverageArrayName' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank20getCoverageArrayNameEv">getCoverageArrayName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[] = {\n"</q>;</td></tr>
<tr><th id="226">226</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="41LowestIdxInWord" title='LowestIdxInWord' data-type='unsigned int' data-ref="41LowestIdxInWord">LowestIdxInWord</dfn> = <var>0</var>;</td></tr>
<tr><th id="227">227</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="42RCs" title='RCs' data-type='const std::vector&lt;const llvm::CodeGenRegisterClass *, std::allocator&lt;const llvm::CodeGenRegisterClass *&gt; &gt; &amp;' data-ref="42RCs">RCs</dfn> : <a class="local col9 ref" href="#39RCsGroupedByWord" title='RCsGroupedByWord' data-ref="39RCsGroupedByWord">RCsGroupedByWord</a>) {</td></tr>
<tr><th id="228">228</th><td>      <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    // "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#41LowestIdxInWord" title='LowestIdxInWord' data-ref="41LowestIdxInWord">LowestIdxInWord</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (<a class="local col1 ref" href="#41LowestIdxInWord" title='LowestIdxInWord' data-ref="41LowestIdxInWord">LowestIdxInWord</a> + <var>31</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="229">229</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="43RC" title='RC' data-type='const llvm::CodeGenRegisterClass *const &amp;' data-ref="43RC">RC</dfn> : <a class="local col2 ref" href="#42RCs" title='RCs' data-ref="42RCs">RCs</a>) {</td></tr>
<tr><th id="230">230</th><td>        <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col4 decl" id="44QualifiedRegClassID" title='QualifiedRegClassID' data-type='std::string' data-ref="44QualifiedRegClassID">QualifiedRegClassID</dfn> =</td></tr>
<tr><th id="231">231</th><td>            (<a class="type" href="../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE">(</a><a class="local col3 ref" href="#43RC" title='RC' data-ref="43RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Namespace" title='llvm::CodeGenRegisterClass::Namespace' data-ref="llvm::CodeGenRegisterClass::Namespace">Namespace</a>) <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"::"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col3 ref" href="#43RC" title='RC' data-ref="43RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"RegClassID"</q>).<a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>();</td></tr>
<tr><th id="232">232</th><td>        <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    (1u &lt;&lt; ("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col4 ref" href="#44QualifiedRegClassID" title='QualifiedRegClassID' data-ref="44QualifiedRegClassID">QualifiedRegClassID</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" - "</q></td></tr>
<tr><th id="233">233</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#41LowestIdxInWord" title='LowestIdxInWord' data-ref="41LowestIdxInWord">LowestIdxInWord</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")) |\n"</q>;</td></tr>
<tr><th id="234">234</th><td>      }</td></tr>
<tr><th id="235">235</th><td>      <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    0,\n"</q>;</td></tr>
<tr><th id="236">236</th><td>      <a class="local col1 ref" href="#41LowestIdxInWord" title='LowestIdxInWord' data-ref="41LowestIdxInWord">LowestIdxInWord</a> += <var>32</var>;</td></tr>
<tr><th id="237">237</th><td>    }</td></tr>
<tr><th id="238">238</th><td>    <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n"</q>;</td></tr>
<tr><th id="239">239</th><td>  }</td></tr>
<tr><th id="240">240</th><td>  <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="45Bank" title='Bank' data-type='const (anonymous namespace)::RegisterBank &amp;' data-ref="45Bank">Bank</dfn> : <a class="local col7 ref" href="#37Banks" title='Banks' data-ref="37Banks">Banks</a>) {</td></tr>
<tr><th id="243">243</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col6 decl" id="46QualifiedBankID" title='QualifiedBankID' data-type='std::string' data-ref="46QualifiedBankID">QualifiedBankID</dfn> =</td></tr>
<tr><th id="244">244</th><td>        (<a class="local col6 ref" href="#36TargetName" title='TargetName' data-ref="36TargetName">TargetName</a> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_9StringRefEPKc" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_9StringRefEPKc">+</a> <q>"::"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col5 ref" href="#45Bank" title='Bank' data-ref="45Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank17getEnumeratorNameEv" title='(anonymous namespace)::RegisterBank::getEnumeratorName' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank17getEnumeratorNameEv">getEnumeratorName</a>()).<a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>();</td></tr>
<tr><th id="245">245</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> &amp;<dfn class="local col7 decl" id="47RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="47RC">RC</dfn> = *<a class="local col5 ref" href="#45Bank" title='Bank' data-ref="45Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank24getRCWithLargestRegsSizeEv" title='(anonymous namespace)::RegisterBank::getRCWithLargestRegsSize' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank24getRCWithLargestRegsSizeEv">getRCWithLargestRegsSize</a>();</td></tr>
<tr><th id="246">246</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="48Size" title='Size' data-type='unsigned int' data-ref="48Size">Size</dfn> = <a class="local col7 ref" href="#47RC" title='RC' data-ref="47RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm12InfoByHwMode3getEj" title='llvm::InfoByHwMode::get' data-ref="_ZNK4llvm12InfoByHwMode3getEj">get</a>(<a class="enum" href="InfoByHwMode.h.html#llvm::DefaultMode" title='llvm::DefaultMode' data-ref="llvm::DefaultMode">DefaultMode</a>).<a class="ref" href="InfoByHwMode.h.html#llvm::RegSizeInfo::SpillSize" title='llvm::RegSizeInfo::SpillSize' data-ref="llvm::RegSizeInfo::SpillSize">SpillSize</a>;</td></tr>
<tr><th id="247">247</th><td>    <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegisterBank "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#45Bank" title='Bank' data-ref="45Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank18getInstanceVarNameEv" title='(anonymous namespace)::RegisterBank::getInstanceVarName' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank18getInstanceVarNameEv">getInstanceVarName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(/* ID */ "</q></td></tr>
<tr><th id="248">248</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#46QualifiedBankID" title='QualifiedBankID' data-ref="46QualifiedBankID">QualifiedBankID</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", /* Name */ \""</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#45Bank" title='Bank' data-ref="45Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank7getNameEv" title='(anonymous namespace)::RegisterBank::getName' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank7getNameEv">getName</a>()</td></tr>
<tr><th id="249">249</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\", /* Size */ "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#48Size" title='Size' data-ref="48Size">Size</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q></td></tr>
<tr><th id="250">250</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/* CoveredRegClasses */ "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col5 ref" href="#45Bank" title='Bank' data-ref="45Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank20getCoverageArrayNameEv" title='(anonymous namespace)::RegisterBank::getCoverageArrayName' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank20getCoverageArrayNameEv">getCoverageArrayName</a>()</td></tr>
<tr><th id="251">251</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", /* NumRegClasses */ "</q></td></tr>
<tr><th id="252">252</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegisterBankEmitter::RegisterClassHierarchy" title='(anonymous namespace)::RegisterBankEmitter::RegisterClassHierarchy' data-use='m' data-ref="(anonymousnamespace)::RegisterBankEmitter::RegisterClassHierarchy">RegisterClassHierarchy</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>");\n"</q>;</td></tr>
<tr><th id="253">253</th><td>  }</td></tr>
<tr><th id="254">254</th><td>  <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36TargetName" title='TargetName' data-ref="36TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q></td></tr>
<tr><th id="255">255</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegisterBank *"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36TargetName" title='TargetName' data-ref="36TargetName">TargetName</a></td></tr>
<tr><th id="258">258</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"GenRegisterBankInfo::RegBanks[] = {\n"</q>;</td></tr>
<tr><th id="259">259</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="49Bank" title='Bank' data-type='const (anonymous namespace)::RegisterBank &amp;' data-ref="49Bank">Bank</dfn> : <a class="local col7 ref" href="#37Banks" title='Banks' data-ref="37Banks">Banks</a>)</td></tr>
<tr><th id="260">260</th><td>    <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    &amp;"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36TargetName" title='TargetName' data-ref="36TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col9 ref" href="#49Bank" title='Bank' data-ref="49Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank18getInstanceVarNameEv" title='(anonymous namespace)::RegisterBank::getInstanceVarName' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank18getInstanceVarNameEv">getInstanceVarName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",\n"</q>;</td></tr>
<tr><th id="261">261</th><td>  <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <a class="local col5 ref" href="#35OS" title='OS' data-ref="35OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36TargetName" title='TargetName' data-ref="36TargetName">TargetName</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"GenRegisterBankInfo::"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36TargetName" title='TargetName' data-ref="36TargetName">TargetName</a></td></tr>
<tr><th id="264">264</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"GenRegisterBankInfo()\n"</q></td></tr>
<tr><th id="265">265</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    : RegisterBankInfo(RegBanks, "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36TargetName" title='TargetName' data-ref="36TargetName">TargetName</a></td></tr>
<tr><th id="266">266</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"::NumRegisterBanks) {\n"</q></td></tr>
<tr><th id="267">267</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  // Assert that RegBank indices match their ID's\n"</q></td></tr>
<tr><th id="268">268</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#ifndef NDEBUG\n"</q></td></tr>
<tr><th id="269">269</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  unsigned Index = 0;\n"</q></td></tr>
<tr><th id="270">270</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  for (const auto &amp;RB : RegBanks)\n"</q></td></tr>
<tr><th id="271">271</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    assert(Index++ == RB-&gt;getID() &amp;&amp; \"Index != ID\");\n"</q></td></tr>
<tr><th id="272">272</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#endif // NDEBUG\n"</q></td></tr>
<tr><th id="273">273</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n"</q></td></tr>
<tr><th id="274">274</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // end namespace llvm\n"</q>;</td></tr>
<tr><th id="275">275</th><td>}</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterBankEmitter" title='(anonymous namespace)::RegisterBankEmitter' data-ref="(anonymousnamespace)::RegisterBankEmitter">RegisterBankEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegisterBankEmitter3runERN4llvm11raw_ostreamE" title='(anonymous namespace)::RegisterBankEmitter::run' data-type='void (anonymous namespace)::RegisterBankEmitter::run(llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitter3runERN4llvm11raw_ostreamE">run</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="50OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="50OS">OS</dfn>) {</td></tr>
<tr><th id="278">278</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col1 decl" id="51Targets" title='Targets' data-type='std::vector&lt;Record *&gt;' data-ref="51Targets">Targets</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterBankEmitter::Records" title='(anonymous namespace)::RegisterBankEmitter::Records' data-use='m' data-ref="(anonymousnamespace)::RegisterBankEmitter::Records">Records</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE" title='llvm::RecordKeeper::getAllDerivedDefinitions' data-ref="_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE">getAllDerivedDefinitions</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Target"</q>);</td></tr>
<tr><th id="279">279</th><td>  <b>if</b> (<a class="local col1 ref" href="#51Targets" title='Targets' data-ref="51Targets">Targets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="280">280</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorERKNS_5TwineE">PrintFatalError</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"ERROR: Too many or too few subclasses of Target defined!"</q>);</td></tr>
<tr><th id="281">281</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="52TargetName" title='TargetName' data-type='llvm::StringRef' data-ref="52TargetName">TargetName</dfn> = <a class="local col1 ref" href="#51Targets" title='Targets' data-ref="51Targets">Targets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>();</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterBank" title='(anonymous namespace)::RegisterBank' data-ref="(anonymousnamespace)::RegisterBank">RegisterBank</a>&gt; <a class="tu ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-use='c' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col3 decl" id="53Banks" title='Banks' data-type='std::vector&lt;RegisterBank&gt;' data-ref="53Banks">Banks</dfn>;</td></tr>
<tr><th id="284">284</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="54V" title='V' data-type='llvm::Record *const &amp;' data-ref="54V">V</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegisterBankEmitter::Records" title='(anonymous namespace)::RegisterBankEmitter::Records' data-use='m' data-ref="(anonymousnamespace)::RegisterBankEmitter::Records">Records</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE" title='llvm::RecordKeeper::getAllDerivedDefinitions' data-ref="_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE">getAllDerivedDefinitions</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterBank"</q>)) {</td></tr>
<tr><th id="285">285</th><td>    <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col5 decl" id="55VisitedRCs" title='VisitedRCs' data-type='SmallPtrSet&lt;const llvm::CodeGenRegisterClass *, 8&gt;' data-ref="55VisitedRCs">VisitedRCs</dfn>;</td></tr>
<tr><th id="286">286</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterBank" title='(anonymous namespace)::RegisterBank' data-ref="(anonymousnamespace)::RegisterBank">RegisterBank</a> <dfn class="local col6 decl" id="56Bank" title='Bank' data-type='(anonymous namespace)::RegisterBank' data-ref="56Bank">Bank</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_112RegisterBankC1ERKN4llvm6RecordE" title='(anonymous namespace)::RegisterBank::RegisterBank' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegisterBankC1ERKN4llvm6RecordE">(</a>*<a class="local col4 ref" href="#54V" title='V' data-ref="54V">V</a>);</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>    <b>for</b> (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col7 decl" id="57RC" title='RC' data-type='const llvm::CodeGenRegisterClass *' data-ref="57RC">RC</dfn> :</td></tr>
<tr><th id="289">289</th><td>         <a class="local col6 ref" href="#56Bank" title='Bank' data-ref="56Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank36getExplictlySpecifiedRegisterClassesERN4llvm14CodeGenRegBankE" title='(anonymous namespace)::RegisterBank::getExplictlySpecifiedRegisterClasses' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank36getExplictlySpecifiedRegisterClassesERN4llvm14CodeGenRegBankE">getExplictlySpecifiedRegisterClasses</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterBankEmitter::RegisterClassHierarchy" title='(anonymous namespace)::RegisterBankEmitter::RegisterClassHierarchy' data-use='a' data-ref="(anonymousnamespace)::RegisterBankEmitter::RegisterClassHierarchy">RegisterClassHierarchy</a></span>)) {</td></tr>
<tr><th id="290">290</th><td>      <a class="tu ref" href="#_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE" title='visitRegisterBankClasses' data-use='c' data-ref="_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE">visitRegisterBankClasses</a>(</td></tr>
<tr><th id="291">291</th><td>          <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterBankEmitter::RegisterClassHierarchy" title='(anonymous namespace)::RegisterBankEmitter::RegisterClassHierarchy' data-use='a' data-ref="(anonymousnamespace)::RegisterBankEmitter::RegisterClassHierarchy">RegisterClassHierarchy</a></span>, <a class="local col7 ref" href="#57RC" title='RC' data-ref="57RC">RC</a>, <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"explicit"</q>,</td></tr>
<tr><th id="292">292</th><td>          <a class="ref fake" href="../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[&amp;Bank](<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col8 decl" id="58RC" title='RC' data-type='const llvm::CodeGenRegisterClass *' data-ref="58RC">RC</dfn>, <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="59Kind" title='Kind' data-type='llvm::StringRef' data-ref="59Kind">Kind</dfn>) {</td></tr>
<tr><th id="293">293</th><td>            <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;register-bank-emitter&quot;)) { dbgs() &lt;&lt; &quot;Added &quot; &lt;&lt; RC-&gt;getName() &lt;&lt; &quot;(&quot; &lt;&lt; Kind &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="294">294</th><td>                       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Added "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col8 ref" href="#58RC" title='RC' data-ref="58RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#59Kind" title='Kind' data-ref="59Kind">Kind</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="295">295</th><td>            <a class="local col6 ref" href="#56Bank" title='Bank' data-ref="56Bank">Bank</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_112RegisterBank16addRegisterClassEPKN4llvm20CodeGenRegisterClassE" title='(anonymous namespace)::RegisterBank::addRegisterClass' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegisterBank16addRegisterClassEPKN4llvm20CodeGenRegisterClassE">addRegisterClass</a>(<a class="local col8 ref" href="#58RC" title='RC' data-ref="58RC">RC</a>);</td></tr>
<tr><th id="296">296</th><td>          },</td></tr>
<tr><th id="297">297</th><td>          <span class='refarg'><a class="local col5 ref" href="#55VisitedRCs" title='VisitedRCs' data-ref="55VisitedRCs">VisitedRCs</a></span>);</td></tr>
<tr><th id="298">298</th><td>    }</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>    <a class="local col3 ref" href="#53Banks" title='Banks' data-ref="53Banks">Banks</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#56Bank" title='Bank' data-ref="56Bank">Bank</a>);</td></tr>
<tr><th id="301">301</th><td>  }</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <i>// Warn about ambiguous MIR caused by register bank/class name clashes.</i></td></tr>
<tr><th id="304">304</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="60Class" title='Class' data-type='llvm::Record *const &amp;' data-ref="60Class">Class</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegisterBankEmitter::Records" title='(anonymous namespace)::RegisterBankEmitter::Records' data-use='m' data-ref="(anonymousnamespace)::RegisterBankEmitter::Records">Records</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE" title='llvm::RecordKeeper::getAllDerivedDefinitions' data-ref="_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE">getAllDerivedDefinitions</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>)) {</td></tr>
<tr><th id="305">305</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="61Bank" title='Bank' data-type='const (anonymous namespace)::RegisterBank &amp;' data-ref="61Bank">Bank</dfn> : <a class="local col3 ref" href="#53Banks" title='Banks' data-ref="53Banks">Banks</a>) {</td></tr>
<tr><th id="306">306</th><td>      <b>if</b> (<a class="local col1 ref" href="#61Bank" title='Bank' data-ref="61Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank7getNameEv" title='(anonymous namespace)::RegisterBank::getName' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5lowerEv" title='llvm::StringRef::lower' data-ref="_ZNK4llvm9StringRef5lowerEv">lower</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZSteqRKNSt7__cxx1112basic_stringIT_St11char_traitsIS1_ESaIS1_EEES7_" title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_St11char_traitsIS1_ESaIS1_EEES7_">==</a> <a class="local col0 ref" href="#60Class" title='Class' data-ref="60Class">Class</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5lowerEv" title='llvm::StringRef::lower' data-ref="_ZNK4llvm9StringRef5lowerEv">lower</a>()) {</td></tr>
<tr><th id="307">307</th><td>        <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm12PrintWarningENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintWarning' data-ref="_ZN4llvm12PrintWarningENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintWarning</a>(<a class="local col1 ref" href="#61Bank" title='Bank' data-ref="61Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank6getDefEv" title='(anonymous namespace)::RegisterBank::getDef' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank6getDefEv">getDef</a>().<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"Register bank names should be "</q></td></tr>
<tr><th id="308">308</th><td>                                             <q>"distinct from register classes "</q></td></tr>
<tr><th id="309">309</th><td>                                             <q>"to avoid ambiguous MIR"</q>);</td></tr>
<tr><th id="310">310</th><td>        <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm9PrintNoteENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintNote' data-ref="_ZN4llvm9PrintNoteENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintNote</a>(<a class="local col1 ref" href="#61Bank" title='Bank' data-ref="61Bank">Bank</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterBank6getDefEv" title='(anonymous namespace)::RegisterBank::getDef' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterBank6getDefEv">getDef</a>().<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"RegisterBank was declared here"</q>);</td></tr>
<tr><th id="311">311</th><td>        <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm9PrintNoteENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintNote' data-ref="_ZN4llvm9PrintNoteENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintNote</a>(<a class="local col0 ref" href="#60Class" title='Class' data-ref="60Class">Class</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"RegisterClass was declared here"</q>);</td></tr>
<tr><th id="312">312</th><td>      }</td></tr>
<tr><th id="313">313</th><td>    }</td></tr>
<tr><th id="314">314</th><td>  }</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <a class="ref" href="../../include/llvm/TableGen/TableGenBackend.h.html#_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE" title='llvm::emitSourceFileHeader' data-ref="_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE">emitSourceFileHeader</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Register Bank Source Fragments"</q>, <span class='refarg'><a class="local col0 ref" href="#50OS" title='OS' data-ref="50OS">OS</a></span>);</td></tr>
<tr><th id="317">317</th><td>  <a class="local col0 ref" href="#50OS" title='OS' data-ref="50OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#ifdef GET_REGBANK_DECLARATIONS\n"</q></td></tr>
<tr><th id="318">318</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#undef GET_REGBANK_DECLARATIONS\n"</q>;</td></tr>
<tr><th id="319">319</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterBankEmitter10emitHeaderERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE" title='(anonymous namespace)::RegisterBankEmitter::emitHeader' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitter10emitHeaderERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE">emitHeader</a>(<span class='refarg'><a class="local col0 ref" href="#50OS" title='OS' data-ref="50OS">OS</a></span>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#52TargetName" title='TargetName' data-ref="52TargetName">TargetName</a>, <a class="local col3 ref" href="#53Banks" title='Banks' data-ref="53Banks">Banks</a>);</td></tr>
<tr><th id="320">320</th><td>  <a class="local col0 ref" href="#50OS" title='OS' data-ref="50OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#endif // GET_REGBANK_DECLARATIONS\n\n"</q></td></tr>
<tr><th id="321">321</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#ifdef GET_TARGET_REGBANK_CLASS\n"</q></td></tr>
<tr><th id="322">322</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#undef GET_TARGET_REGBANK_CLASS\n"</q>;</td></tr>
<tr><th id="323">323</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterBankEmitter23emitBaseClassDefinitionERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE" title='(anonymous namespace)::RegisterBankEmitter::emitBaseClassDefinition' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitter23emitBaseClassDefinitionERN4llvm11raw_ostreamENS1_9StringRefERKSt6vectorINS_12RegisterBankESaIS6_EE">emitBaseClassDefinition</a>(<span class='refarg'><a class="local col0 ref" href="#50OS" title='OS' data-ref="50OS">OS</a></span>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#52TargetName" title='TargetName' data-ref="52TargetName">TargetName</a>, <a class="local col3 ref" href="#53Banks" title='Banks' data-ref="53Banks">Banks</a>);</td></tr>
<tr><th id="324">324</th><td>  <a class="local col0 ref" href="#50OS" title='OS' data-ref="50OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#endif // GET_TARGET_REGBANK_CLASS\n\n"</q></td></tr>
<tr><th id="325">325</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#ifdef GET_TARGET_REGBANK_IMPL\n"</q></td></tr>
<tr><th id="326">326</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#undef GET_TARGET_REGBANK_IMPL\n"</q>;</td></tr>
<tr><th id="327">327</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119RegisterBankEmitter27emitBaseClassImplementationERN4llvm11raw_ostreamENS1_9StringRefERSt6vectorINS_12RegisterBankESaIS6_EE" title='(anonymous namespace)::RegisterBankEmitter::emitBaseClassImplementation' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitter27emitBaseClassImplementationERN4llvm11raw_ostreamENS1_9StringRefERSt6vectorINS_12RegisterBankESaIS6_EE">emitBaseClassImplementation</a>(<span class='refarg'><a class="local col0 ref" href="#50OS" title='OS' data-ref="50OS">OS</a></span>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#52TargetName" title='TargetName' data-ref="52TargetName">TargetName</a>, <span class='refarg'><a class="local col3 ref" href="#53Banks" title='Banks' data-ref="53Banks">Banks</a></span>);</td></tr>
<tr><th id="328">328</th><td>  <a class="local col0 ref" href="#50OS" title='OS' data-ref="50OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#endif // GET_TARGET_REGBANK_IMPL\n"</q>;</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><em>void</em> <dfn class="decl def" id="_ZN4llvm16EmitRegisterBankERNS_12RecordKeeperERNS_11raw_ostreamE" title='llvm::EmitRegisterBank' data-ref="_ZN4llvm16EmitRegisterBankERNS_12RecordKeeperERNS_11raw_ostreamE">EmitRegisterBank</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="local col2 decl" id="62RK" title='RK' data-type='llvm::RecordKeeper &amp;' data-ref="62RK">RK</dfn>, <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="63OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="63OS">OS</dfn>) {</td></tr>
<tr><th id="334">334</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterBankEmitter" title='(anonymous namespace)::RegisterBankEmitter' data-ref="(anonymousnamespace)::RegisterBankEmitter">RegisterBankEmitter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119RegisterBankEmitterC1ERN4llvm12RecordKeeperE" title='(anonymous namespace)::RegisterBankEmitter::RegisterBankEmitter' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitterC1ERN4llvm12RecordKeeperE">(</a><a class="local col2 ref" href="#62RK" title='RK' data-ref="62RK">RK</a>).<a class="tu ref" href="#_ZN12_GLOBAL__N_119RegisterBankEmitter3runERN4llvm11raw_ostreamE" title='(anonymous namespace)::RegisterBankEmitter::run' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegisterBankEmitter3runERN4llvm11raw_ostreamE">run</a>(<span class='refarg'><a class="local col3 ref" href="#63OS" title='OS' data-ref="63OS">OS</a></span>);</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="338">338</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
