
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: STC159L01

Implementation : synthesis

# Written on Tue Mar 24 13:25:56 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\designer\top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



Constraints with issues
***********************

set_multicycle_path -setup_only 2 -from [get_cells { DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select* }]
	@E::"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":67:0:67:0|Parameter "-setup_only"  is not valid.
	@E::"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":67:0:67:0|param { value } must be defined
	@N::"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":67:0:67:0|Constraint will be disabled.



Clock Summary
*************

          Start                                                                           Requested     Requested     Clock                          Clock                   Clock
Level     Clock                                                                           Frequency     Period        Type                           Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK_0                                                                       50.0 MHz      20.000        declared                       default_clkgroup        1    
1 .         CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                               111.1 MHz     9.000         generated (from REF_CLK_0)     group_404_68            13663
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT1                                              166.7 MHz     6.000         generated (from REF_CLK_0)     group_404_69            15083
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT2                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup        55   
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT3                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup        2    
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT0                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup        0    
                                                                                                                                                                                  
0 -       System                                                                          100.0 MHz     10.000        system                         system_clkgroup         0    
                                                                                                                                                                                  
0 -       TCK                                                                             30.0 MHz      33.330        declared                       default_clkgroup        0    
                                                                                                                                                                                  
0 -       COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock                                  100.0 MHz     10.000        inferred                       Inferred_clkgroup_7     363  
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     100.0 MHz     10.000        inferred                       Inferred_clkgroup_6     26   
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     10.000        inferred                       Inferred_clkgroup_3     10   
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     10.000        inferred                       Inferred_clkgroup_0     10   
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           100.0 MHz     10.000        inferred                       Inferred_clkgroup_5     9    
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           100.0 MHz     10.000        inferred                       Inferred_clkgroup_2     9    
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     10.000        inferred                       Inferred_clkgroup_4     1    
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     10.000        inferred                       Inferred_clkgroup_1     1    
==================================================================================================================================================================================


Clock Load Summary
******************

                                                                                Clock     Source                                                                                     Clock Pin                                                                                                                                                                   Non-clock Pin     Non-clock Pin                                                            
Clock                                                                           Load      Pin                                                                                        Seq Example                                                                                                                                                                 Seq Example       Comb Example                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK_0                                                                       1         REF_CLK_0(port)                                                                            CCC_0_0.CCC_0_0.pll_inst_0.REF_CLK_0                                                                                                                                        -                 -                                                                        
CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                                 13663     CCC_0_0.CCC_0_0.pll_inst_0.OUT0(PLL)                                                       AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.rdptr[3:0].C     -                 CCC_0_0.CCC_0_0.clkint_0.I(BUFG)                                         
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  15083     DDR3_0_0.CCC_0.pll_inst_0.OUT1(PLL)                                                        AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.rdPtr_s2[2:0].C                                                            -                 DDR3_0_0.CCC_0.clkint_4.I(BUFG)                                          
DDR3_0_0/CCC_0/pll_inst_0/OUT2                                                  55        DDR3_0_0.CCC_0.pll_inst_0.OUT2(PLL)                                                        DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.HS_IO_CLK[0]                                                                                                           -                 DDR3_0_0.CCC_0.hs_io_clk_11.A(HS_IO_CLK)                                 
DDR3_0_0/CCC_0/pll_inst_0/OUT3                                                  2         DDR3_0_0.CCC_0.pll_inst_0.OUT3(PLL)                                                        DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.HS_IO_CLK[1]                                                                                                                   -                 DDR3_0_0.CCC_0.hs_io_clk_15.A(HS_IO_CLK)                                 
DDR3_0_0/CCC_0/pll_inst_0/OUT0                                                  0         DDR3_0_0.CCC_0.pll_inst_0.OUT0(PLL)                                                        -                                                                                                                                                                           -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
System                                                                          0         -                                                                                          -                                                                                                                                                                           -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
TCK                                                                             0         TCK(port)                                                                                  -                                                                                                                                                                           -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock                                  363       COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.pauselow.C                                                                                                    -                 COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.TGT_TCK_GLB.I(BUFG)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     26        DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.TX_DQS_270(LANECTRL)                  DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0.TX_DQS_270                                                                                                                           -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 10        DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                              DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0.TX_DQS                                                                                                               -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 10        DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                              DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0.TX_DQS                                                                                                               -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           9         DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RX_DQS_90[0](LANECTRL)                        DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.RX_DQS_90[0]                                                                                                                   -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           9         DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RX_DQS_90[0](LANECTRL)                        DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.RX_DQS_90[0]                                                                                                                   -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             1         DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.TX_DQS_270                                                                                                                     -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             1         DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.TX_DQS_270                                                                                                                     -                 -                                                                        
============================================================================================================================================================================================================================================================================================================================================================================================================================================================
