
*** Running vivado
    with args -log i2s_receiver_0_exdes.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2s_receiver_0_exdes.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source i2s_receiver_0_exdes.tcl -notrace
Command: synth_design -top i2s_receiver_0_exdes -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 921.727 ; gain = 233.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'i2s_receiver_0_exdes' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/i2s_receiver_0_exdes.v:54]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/synth_1/.Xil/Vivado-1608-FERNAN-LAPTOP/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-6157] synthesizing module 'exdes_axis_chk' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/exdes_axis_chk.sv:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/exdes_axis_chk.sv:107]
WARNING: [Synth 8-6014] Unused sequential element DataChk_ChannelCounter_reg was removed.  [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/exdes_axis_chk.sv:91]
WARNING: [Synth 8-6014] Unused sequential element DataChk_RcvdSampleValues_reg was removed. 
INFO: [Synth 8-6155] done synthesizing module 'exdes_axis_chk' (1#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/exdes_axis_chk.sv:52]
INFO: [Synth 8-6157] synthesizing module 'exdes_axis_gen' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/exdes_axis_gen.sv:52]
WARNING: [Synth 8-6014] Unused sequential element DataGen_AesOut_reg was removed.  [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/exdes_axis_gen.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'exdes_axis_gen' (2#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/exdes_axis_gen.sv:52]
INFO: [Synth 8-638] synthesizing module 'axi_traffic_gen_1' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/synth_1/.Xil/Vivado-1608-FERNAN-LAPTOP/realtime/axi_traffic_gen_1_stub.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'i2s_receiver_0' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/synth_1/.Xil/Vivado-1608-FERNAN-LAPTOP/realtime/i2s_receiver_0_stub.vhdl:41]
INFO: [Synth 8-638] synthesizing module 'axi_traffic_gen_0' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/synth_1/.Xil/Vivado-1608-FERNAN-LAPTOP/realtime/axi_traffic_gen_0_stub.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'i2s_transmitter_1' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/synth_1/.Xil/Vivado-1608-FERNAN-LAPTOP/realtime/i2s_transmitter_1_stub.vhdl:41]
INFO: [Synth 8-6155] done synthesizing module 'i2s_receiver_0_exdes' (3#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/i2s_receiver_0_exdes.v:54]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[31]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[30]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[29]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[28]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[3]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[2]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[1]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[0]
WARNING: [Synth 8-3331] design i2s_receiver_0_exdes has unconnected port axi_reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 998.793 ; gain = 310.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 998.793 ; gain = 310.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 998.793 ; gain = 310.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 998.793 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0/i2s_receiver_0_in_context.xdc] for cell 'i2s_receiver_0'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0/i2s_receiver_0_in_context.xdc] for cell 'i2s_receiver_0'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLOCK_GEN_INST1'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLOCK_GEN_INST1'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/i2s_transmitter_1/i2s_transmitter_1/i2s_transmitter_1_in_context.xdc] for cell 'i2s_transmitter_0'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/i2s_transmitter_1/i2s_transmitter_1/i2s_transmitter_1_in_context.xdc] for cell 'i2s_transmitter_0'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_1/axi_traffic_gen_1/axi_traffic_gen_1_in_context.xdc] for cell 'ATG1'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_1/axi_traffic_gen_1/axi_traffic_gen_1_in_context.xdc] for cell 'ATG1'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/axi_traffic_gen_0/axi_traffic_gen_0_in_context.xdc] for cell 'ATG2'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/axi_traffic_gen_0/axi_traffic_gen_0_in_context.xdc] for cell 'ATG2'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1089.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1089.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1089.195 ; gain = 400.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1089.195 ; gain = 400.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mclk_p. (constraint file  c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mclk_p. (constraint file  c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for i2s_receiver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLOCK_GEN_INST1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i2s_transmitter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ATG1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ATG2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1089.195 ; gain = 400.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1089.195 ; gain = 400.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 49    
	   5 Input     24 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module exdes_axis_chk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 48    
	   2 Input      1 Bit        Muxes := 1     
Module exdes_axis_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[31]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[30]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[29]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[28]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[3]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[2]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[1]
WARNING: [Synth 8-3331] design exdes_axis_chk has unconnected port s_axis_audio_tdata[0]
WARNING: [Synth 8-3331] design i2s_receiver_0_exdes has unconnected port axi_reset
INFO: [Synth 8-3886] merging instance 'generator_1/nAxis_TData_reg[2]' (FDE) to 'generator_1/nAxis_TData_reg[3]'
INFO: [Synth 8-3886] merging instance 'generator_1/nAxis_TData_reg[3]' (FDE) to 'generator_1/nAxis_TData_reg[28]'
INFO: [Synth 8-3886] merging instance 'generator_1/nAxis_TData_reg[28]' (FDE) to 'generator_1/nAxis_TData_reg[29]'
INFO: [Synth 8-3886] merging instance 'generator_1/nAxis_TData_reg[29]' (FDE) to 'generator_1/nAxis_TData_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\generator_1/nAxis_TData_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1089.195 ; gain = 400.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1089.195 ; gain = 400.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1140.742 ; gain = 452.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1141.812 ; gain = 453.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1141.812 ; gain = 453.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1141.812 ; gain = 453.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1141.812 ; gain = 453.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1141.812 ; gain = 453.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1141.812 ; gain = 453.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1141.812 ; gain = 453.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |axi_traffic_gen_1 |         1|
|3     |i2s_receiver_0    |         1|
|4     |axi_traffic_gen_0 |         1|
|5     |i2s_transmitter_1 |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |axi_traffic_gen_0_bbox_3 |     1|
|2     |axi_traffic_gen_1_bbox_1 |     1|
|3     |clk_wiz_0_bbox_0         |     1|
|4     |i2s_receiver_0_bbox_2    |     1|
|5     |i2s_transmitter_1_bbox_4 |     1|
|6     |CARRY4                   |    29|
|7     |LUT1                     |    75|
|8     |LUT2                     |    54|
|9     |LUT3                     |    36|
|10    |LUT4                     |    17|
|11    |LUT5                     |     7|
|12    |LUT6                     |   370|
|13    |MUXF7                    |    12|
|14    |MUXF8                    |     2|
|15    |FDRE                     |   280|
|16    |IBUF                     |     4|
|17    |OBUF                     |    13|
+------+-------------------------+------+

Report Instance Areas: 
+------+--------------+---------------+------+
|      |Instance      |Module         |Cells |
+------+--------------+---------------+------+
|1     |top           |               |  1310|
|2     |  checker_1   |exdes_axis_chk |   641|
|3     |  generator_1 |exdes_axis_gen |   240|
+------+--------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1141.812 ; gain = 453.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1141.812 ; gain = 362.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1141.812 ; gain = 453.125
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1153.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1153.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1153.684 ; gain = 741.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1153.684 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/synth_1/i2s_receiver_0_exdes.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2s_receiver_0_exdes_utilization_synth.rpt -pb i2s_receiver_0_exdes_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 15:43:26 2022...
