{"vcs1":{"timestamp_begin":1759118308.164730401, "rt":0.93, "ut":0.59, "st":0.21}}
{"vcselab":{"timestamp_begin":1759118309.194809710, "rt":0.46, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1759118309.733885313, "rt":0.28, "ut":0.15, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759118307.106259600}
{"VCS_COMP_START_TIME": 1759118307.106259600}
{"VCS_COMP_END_TIME": 1759118311.016025757}
{"VCS_USER_OPTIONS": "-file sym_links/sim_no_path.include +v2k -R +lint=all -sverilog -full64 -kdb +incdir+sym_links -timescale=1ns/10ps -debug_acc+pp+dmptf -debug_region+cell+encrypt -cm line+tgl+cond+branch+fsm+assert -debug_access+all -l simulation.log +vpdfile+./simulation.vpd +fsdb+./simulation.fsdb +dumpvars +define+SIM=1+VCS=1 +testname="}
{"vcs1": {"peak_mem": 492628}}
{"vcselab": {"peak_mem": 196100}}
