{:input (genetic.representation/genetic-representation "../distilledmedium/57583.B7F6051A.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_24, wire1_28, wire2_32, wire3_36, wire4_40, wire5_44, wire6_25_29_33_37_41_45, wire7_23, wire8_27, wire9_31, wire10_35, wire11_39, wire12_43);\n  wire \\:missing_edge ;\n  input wire0_24;\n  wire wire0_24;\n  output wire10_35;\n  wire wire10_35;\n  output wire11_39;\n  wire wire11_39;\n  output wire12_43;\n  wire wire12_43;\n  wire wire13;\n  wire wire14;\n  wire wire15;\n  wire wire16_22;\n  wire wire16_24;\n  wire wire16_25;\n  wire wire17_26;\n  wire wire17_28;\n  wire wire17_29;\n  wire wire18_30;\n  wire wire18_32;\n  wire wire18_33;\n  wire wire19_34;\n  wire wire19_36;\n  wire wire19_37;\n  input wire1_28;\n  wire wire1_28;\n  wire wire20_38;\n  wire wire20_40;\n  wire wire20_41;\n  wire wire21_42;\n  wire wire21_44;\n  wire wire21_45;\n  wire wire22_23;\n  wire wire26_27;\n  input wire2_32;\n  wire wire2_32;\n  wire wire30_31;\n  wire wire34_35;\n  wire wire38_39;\n  input wire3_36;\n  wire wire3_36;\n  wire wire42_43;\n  input wire4_40;\n  wire wire4_40;\n  input wire5_44;\n  wire wire5_44;\n  input wire6_25_29_33_37_41_45;\n  wire wire6_25_29_33_37_41_45;\n  output wire7_23;\n  wire wire7_23;\n  output wire8_27;\n  wire wire8_27;\n  output wire9_31;\n  wire wire9_31;\n  assign wire16_22 = 4'h8 >> { wire16_25, wire16_24 };\n  assign wire17_26 = 4'h8 >> { wire17_29, wire17_28 };\n  assign wire18_30 = 4'h8 >> { wire18_33, wire18_32 };\n  assign wire19_34 = 4'h8 >> { wire19_37, wire19_36 };\n  assign wire20_38 = 4'h8 >> { wire20_41, wire20_40 };\n  assign wire21_42 = 4'h8 >> { wire21_45, wire21_44 };\n  assign wire13 = 1'h0;\n  assign wire14 = 1'h1;\n  assign wire15 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire21_45 = wire6_25_29_33_37_41_45;\n  assign wire21_44 = wire5_44;\n  assign wire12_43 = wire42_43;\n  assign wire42_43 = wire21_42;\n  assign wire20_41 = wire6_25_29_33_37_41_45;\n  assign wire20_40 = wire4_40;\n  assign wire11_39 = wire38_39;\n  assign wire38_39 = wire20_38;\n  assign wire19_37 = wire6_25_29_33_37_41_45;\n  assign wire19_36 = wire3_36;\n  assign wire10_35 = wire34_35;\n  assign wire34_35 = wire19_34;\n  assign wire18_33 = wire6_25_29_33_37_41_45;\n  assign wire18_32 = wire2_32;\n  assign wire9_31 = wire30_31;\n  assign wire30_31 = wire18_30;\n  assign wire17_29 = wire6_25_29_33_37_41_45;\n  assign wire17_28 = wire1_28;\n  assign wire8_27 = wire26_27;\n  assign wire26_27 = wire17_26;\n  assign wire16_25 = wire6_25_29_33_37_41_45;\n  assign wire16_24 = wire0_24;\n  assign wire7_23 = wire22_23;\n  assign wire22_23 = wire16_22;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:3.1-92.10\" *)\nmodule postsynth(wire0_24, wire1_28, wire2_32, wire3_36, wire4_40, wire5_44, wire6_25_29_33_37_41_45, wire7_23, wire8_27, wire9_31, wire10_35, wire11_39, wire12_43);\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:5.9-5.17\" *)\n  input wire0_24;\n  wire wire0_24;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:7.10-7.19\" *)\n  output wire10_35;\n  wire wire10_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:9.10-9.19\" *)\n  output wire11_39;\n  wire wire11_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:11.10-11.19\" *)\n  output wire12_43;\n  wire wire12_43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:13.8-13.14\" *)\n  wire wire13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:14.8-14.14\" *)\n  wire wire14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:15.8-15.14\" *)\n  wire wire15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:16.8-16.17\" *)\n  wire wire16_22;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:17.8-17.17\" *)\n  wire wire16_24;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:18.8-18.17\" *)\n  wire wire16_25;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:19.8-19.17\" *)\n  wire wire17_26;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:20.8-20.17\" *)\n  wire wire17_28;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:21.8-21.17\" *)\n  wire wire17_29;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:22.8-22.17\" *)\n  wire wire18_30;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:23.8-23.17\" *)\n  wire wire18_32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:24.8-24.17\" *)\n  wire wire18_33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:25.8-25.17\" *)\n  wire wire19_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:26.8-26.17\" *)\n  wire wire19_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:27.8-27.17\" *)\n  wire wire19_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:28.9-28.17\" *)\n  input wire1_28;\n  wire wire1_28;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:30.8-30.17\" *)\n  wire wire20_38;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:31.8-31.17\" *)\n  wire wire20_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:32.8-32.17\" *)\n  wire wire20_41;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:33.8-33.17\" *)\n  wire wire21_42;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:34.8-34.17\" *)\n  wire wire21_44;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:35.8-35.17\" *)\n  wire wire21_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:36.8-36.17\" *)\n  wire wire22_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:37.8-37.17\" *)\n  wire wire26_27;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:38.9-38.17\" *)\n  input wire2_32;\n  wire wire2_32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:40.8-40.17\" *)\n  wire wire30_31;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:41.8-41.17\" *)\n  wire wire34_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:42.8-42.17\" *)\n  wire wire38_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:43.9-43.17\" *)\n  input wire3_36;\n  wire wire3_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:45.8-45.17\" *)\n  wire wire42_43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:46.9-46.17\" *)\n  input wire4_40;\n  wire wire4_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:48.9-48.17\" *)\n  input wire5_44;\n  wire wire5_44;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:50.9-50.32\" *)\n  input wire6_25_29_33_37_41_45;\n  wire wire6_25_29_33_37_41_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:52.10-52.18\" *)\n  output wire7_23;\n  wire wire7_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:54.10-54.18\" *)\n  output wire8_27;\n  wire wire8_27;\n  (* src = \"/dev/shm/fuzzmount37B880B5/15F87848.v:56.10-56.18\" *)\n  output wire9_31;\n  wire wire9_31;\n  assign wire7_23 = wire6_25_29_33_37_41_45 & wire0_24;\n  assign wire8_27 = wire1_28 & wire6_25_29_33_37_41_45;\n  assign wire9_31 = wire2_32 & wire6_25_29_33_37_41_45;\n  assign wire10_35 = wire3_36 & wire6_25_29_33_37_41_45;\n  assign wire11_39 = wire4_40 & wire6_25_29_33_37_41_45;\n  assign wire12_43 = wire5_44 & wire6_25_29_33_37_41_45;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13 = 1'h0;\n  assign wire14 = 1'h1;\n  assign wire15 = 1'h0;\n  assign wire16_22 = wire7_23;\n  assign wire16_24 = wire0_24;\n  assign wire16_25 = wire6_25_29_33_37_41_45;\n  assign wire17_26 = wire8_27;\n  assign wire17_28 = wire1_28;\n  assign wire17_29 = wire6_25_29_33_37_41_45;\n  assign wire18_30 = wire9_31;\n  assign wire18_32 = wire2_32;\n  assign wire18_33 = wire6_25_29_33_37_41_45;\n  assign wire19_34 = wire10_35;\n  assign wire19_36 = wire3_36;\n  assign wire19_37 = wire6_25_29_33_37_41_45;\n  assign wire20_38 = wire11_39;\n  assign wire20_40 = wire4_40;\n  assign wire20_41 = wire6_25_29_33_37_41_45;\n  assign wire21_42 = wire12_43;\n  assign wire21_44 = wire5_44;\n  assign wire21_45 = wire6_25_29_33_37_41_45;\n  assign wire22_23 = wire7_23;\n  assign wire26_27 = wire8_27;\n  assign wire30_31 = wire9_31;\n  assign wire34_35 = wire10_35;\n  assign wire38_39 = wire11_39;\n  assign wire42_43 = wire12_43;\nendmodule\n", :proof {:exit 1, :out "", :err "Traceback (most recent call last):\n  File \"../SymbiYosys/sbysrc/sby.py\", line 22, in <module>\n    from sby_core import SbyConfig, SbyTask, SbyAbort, process_filename\n  File \"/vagrant/SymbiYosys/sbysrc/sby_core.py\", line 26, in <module>\n    from sby_design import SbyProperty, SbyModule, design_hierarchy\n  File \"/vagrant/SymbiYosys/sbysrc/sby_design.py\", line 21, in <module>\n    from dataclasses import dataclass, field\nModuleNotFoundError: No module named 'dataclasses'\n"}}}