Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Sep  2 15:17:11 2023
| Host         : LAPTOP-BH29KTF0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 1608 register/latch pins with no clock driven by root clock pin: CPUTop/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3938 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.893        0.000                      0                   59        0.269        0.000                      0                   59        3.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
u_clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz      {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz      {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz            3.893        0.000                      0                   59        0.269        0.000                      0                   59        7.192        0.000                       0                    38  
  clkfbout_clk_wiz                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_clk_wiz/inst/clk_in1
  To Clock:  u_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 v_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            reg_red_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        11.269ns  (logic 1.932ns (17.144%)  route 9.337ns (82.856%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 12.517 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.618    -2.352    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.896 f  v_Location_reg[1]/Q
                         net (fo=18, routed)          1.540    -0.356    v_Location_reg_n_0_[1]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.152    -0.204 r  reg_red[3]_i_50/O
                         net (fo=1, routed)           0.807     0.603    reg_red[3]_i_50_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.332     0.935 f  reg_red[3]_i_21/O
                         net (fo=9, routed)           1.419     2.354    CPUTop/DataMemory/reg_red[3]_i_110_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.478 f  CPUTop/DataMemory/reg_red[3]_i_120/O
                         net (fo=2, routed)           0.972     3.450    CPUTop/DataMemory/reg_red[3]_i_120_n_0
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.574 f  CPUTop/DataMemory/reg_red[3]_i_110/O
                         net (fo=2, routed)           0.740     4.314    CPUTop/DataMemory/reg_red[3]_i_110_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.438 r  CPUTop/DataMemory/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.611     5.049    CPUTop/DataMemory/reg_red[3]_i_90_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.173 r  CPUTop/DataMemory/reg_red[3]_i_64/O
                         net (fo=3, routed)           0.459     5.631    CPUTop/DataMemory/reg_red[3]_i_64_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.755 f  CPUTop/DataMemory/reg_red[3]_i_66/O
                         net (fo=2, routed)           0.440     6.195    CPUTop/DataMemory/reg_red[3]_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.319 f  CPUTop/DataMemory/reg_red[3]_i_26/O
                         net (fo=2, routed)           0.433     6.752    CPUTop/DataMemory/reg_red[3]_i_26_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.876 r  CPUTop/DataMemory/reg_red[3]_i_11/O
                         net (fo=1, routed)           0.430     7.306    CPUTop/DataMemory/reg_red[3]_i_11_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.430 r  CPUTop/DataMemory/reg_red[3]_i_2/O
                         net (fo=12, routed)          1.487     8.917    reg_blue[3]
    SLICE_X65Y37         FDRE                                         r  reg_red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.515    12.517    clk_vga
    SLICE_X65Y37         FDRE                                         r  reg_red_reg[3]_lopt_replica_6/C
                         clock pessimism              0.507    13.024    
                         clock uncertainty           -0.132    12.891    
    SLICE_X65Y37         FDRE (Setup_fdre_C_D)       -0.081    12.810    reg_red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 v_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            reg_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        11.269ns  (logic 1.932ns (17.144%)  route 9.337ns (82.856%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 12.518 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.618    -2.352    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.896 f  v_Location_reg[1]/Q
                         net (fo=18, routed)          1.540    -0.356    v_Location_reg_n_0_[1]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.152    -0.204 r  reg_red[3]_i_50/O
                         net (fo=1, routed)           0.807     0.603    reg_red[3]_i_50_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.332     0.935 f  reg_red[3]_i_21/O
                         net (fo=9, routed)           1.419     2.354    CPUTop/DataMemory/reg_red[3]_i_110_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.478 f  CPUTop/DataMemory/reg_red[3]_i_120/O
                         net (fo=2, routed)           0.972     3.450    CPUTop/DataMemory/reg_red[3]_i_120_n_0
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.574 f  CPUTop/DataMemory/reg_red[3]_i_110/O
                         net (fo=2, routed)           0.740     4.314    CPUTop/DataMemory/reg_red[3]_i_110_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.438 r  CPUTop/DataMemory/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.611     5.049    CPUTop/DataMemory/reg_red[3]_i_90_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.173 r  CPUTop/DataMemory/reg_red[3]_i_64/O
                         net (fo=3, routed)           0.459     5.631    CPUTop/DataMemory/reg_red[3]_i_64_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.755 f  CPUTop/DataMemory/reg_red[3]_i_66/O
                         net (fo=2, routed)           0.440     6.195    CPUTop/DataMemory/reg_red[3]_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.319 f  CPUTop/DataMemory/reg_red[3]_i_26/O
                         net (fo=2, routed)           0.433     6.752    CPUTop/DataMemory/reg_red[3]_i_26_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.876 r  CPUTop/DataMemory/reg_red[3]_i_11/O
                         net (fo=1, routed)           0.430     7.306    CPUTop/DataMemory/reg_red[3]_i_11_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.430 r  CPUTop/DataMemory/reg_red[3]_i_2/O
                         net (fo=12, routed)          1.487     8.917    reg_blue[3]
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.516    12.518    clk_vga
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]/C
                         clock pessimism              0.507    13.025    
                         clock uncertainty           -0.132    12.892    
    SLICE_X65Y38         FDRE (Setup_fdre_C_D)       -0.075    12.817    reg_red_reg[3]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 v_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            reg_red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        11.269ns  (logic 1.932ns (17.144%)  route 9.337ns (82.856%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 12.518 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.618    -2.352    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.896 f  v_Location_reg[1]/Q
                         net (fo=18, routed)          1.540    -0.356    v_Location_reg_n_0_[1]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.152    -0.204 r  reg_red[3]_i_50/O
                         net (fo=1, routed)           0.807     0.603    reg_red[3]_i_50_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.332     0.935 f  reg_red[3]_i_21/O
                         net (fo=9, routed)           1.419     2.354    CPUTop/DataMemory/reg_red[3]_i_110_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.478 f  CPUTop/DataMemory/reg_red[3]_i_120/O
                         net (fo=2, routed)           0.972     3.450    CPUTop/DataMemory/reg_red[3]_i_120_n_0
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.574 f  CPUTop/DataMemory/reg_red[3]_i_110/O
                         net (fo=2, routed)           0.740     4.314    CPUTop/DataMemory/reg_red[3]_i_110_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.438 r  CPUTop/DataMemory/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.611     5.049    CPUTop/DataMemory/reg_red[3]_i_90_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.173 r  CPUTop/DataMemory/reg_red[3]_i_64/O
                         net (fo=3, routed)           0.459     5.631    CPUTop/DataMemory/reg_red[3]_i_64_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.755 f  CPUTop/DataMemory/reg_red[3]_i_66/O
                         net (fo=2, routed)           0.440     6.195    CPUTop/DataMemory/reg_red[3]_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.319 f  CPUTop/DataMemory/reg_red[3]_i_26/O
                         net (fo=2, routed)           0.433     6.752    CPUTop/DataMemory/reg_red[3]_i_26_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.876 r  CPUTop/DataMemory/reg_red[3]_i_11/O
                         net (fo=1, routed)           0.430     7.306    CPUTop/DataMemory/reg_red[3]_i_11_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.430 r  CPUTop/DataMemory/reg_red[3]_i_2/O
                         net (fo=12, routed)          1.487     8.917    reg_blue[3]
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.516    12.518    clk_vga
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.507    13.025    
                         clock uncertainty           -0.132    12.892    
    SLICE_X65Y38         FDRE (Setup_fdre_C_D)       -0.063    12.829    reg_red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 v_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            reg_red_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        11.269ns  (logic 1.932ns (17.144%)  route 9.337ns (82.856%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 12.517 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.618    -2.352    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.896 f  v_Location_reg[1]/Q
                         net (fo=18, routed)          1.540    -0.356    v_Location_reg_n_0_[1]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.152    -0.204 r  reg_red[3]_i_50/O
                         net (fo=1, routed)           0.807     0.603    reg_red[3]_i_50_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.332     0.935 f  reg_red[3]_i_21/O
                         net (fo=9, routed)           1.419     2.354    CPUTop/DataMemory/reg_red[3]_i_110_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.478 f  CPUTop/DataMemory/reg_red[3]_i_120/O
                         net (fo=2, routed)           0.972     3.450    CPUTop/DataMemory/reg_red[3]_i_120_n_0
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.574 f  CPUTop/DataMemory/reg_red[3]_i_110/O
                         net (fo=2, routed)           0.740     4.314    CPUTop/DataMemory/reg_red[3]_i_110_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.438 r  CPUTop/DataMemory/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.611     5.049    CPUTop/DataMemory/reg_red[3]_i_90_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.173 r  CPUTop/DataMemory/reg_red[3]_i_64/O
                         net (fo=3, routed)           0.459     5.631    CPUTop/DataMemory/reg_red[3]_i_64_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.755 f  CPUTop/DataMemory/reg_red[3]_i_66/O
                         net (fo=2, routed)           0.440     6.195    CPUTop/DataMemory/reg_red[3]_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.319 f  CPUTop/DataMemory/reg_red[3]_i_26/O
                         net (fo=2, routed)           0.433     6.752    CPUTop/DataMemory/reg_red[3]_i_26_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.876 r  CPUTop/DataMemory/reg_red[3]_i_11/O
                         net (fo=1, routed)           0.430     7.306    CPUTop/DataMemory/reg_red[3]_i_11_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.430 r  CPUTop/DataMemory/reg_red[3]_i_2/O
                         net (fo=12, routed)          1.487     8.917    reg_blue[3]
    SLICE_X65Y37         FDRE                                         r  reg_red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.515    12.517    clk_vga
    SLICE_X65Y37         FDRE                                         r  reg_red_reg[3]_lopt_replica_7/C
                         clock pessimism              0.507    13.024    
                         clock uncertainty           -0.132    12.891    
    SLICE_X65Y37         FDRE (Setup_fdre_C_D)       -0.061    12.830    reg_red_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 v_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            reg_red_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        11.220ns  (logic 1.932ns (17.220%)  route 9.288ns (82.780%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 12.518 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.618    -2.352    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.896 f  v_Location_reg[1]/Q
                         net (fo=18, routed)          1.540    -0.356    v_Location_reg_n_0_[1]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.152    -0.204 r  reg_red[3]_i_50/O
                         net (fo=1, routed)           0.807     0.603    reg_red[3]_i_50_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.332     0.935 f  reg_red[3]_i_21/O
                         net (fo=9, routed)           1.419     2.354    CPUTop/DataMemory/reg_red[3]_i_110_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.478 f  CPUTop/DataMemory/reg_red[3]_i_120/O
                         net (fo=2, routed)           0.972     3.450    CPUTop/DataMemory/reg_red[3]_i_120_n_0
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.574 f  CPUTop/DataMemory/reg_red[3]_i_110/O
                         net (fo=2, routed)           0.740     4.314    CPUTop/DataMemory/reg_red[3]_i_110_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.438 r  CPUTop/DataMemory/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.611     5.049    CPUTop/DataMemory/reg_red[3]_i_90_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.173 r  CPUTop/DataMemory/reg_red[3]_i_64/O
                         net (fo=3, routed)           0.459     5.631    CPUTop/DataMemory/reg_red[3]_i_64_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.755 f  CPUTop/DataMemory/reg_red[3]_i_66/O
                         net (fo=2, routed)           0.440     6.195    CPUTop/DataMemory/reg_red[3]_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.319 f  CPUTop/DataMemory/reg_red[3]_i_26/O
                         net (fo=2, routed)           0.433     6.752    CPUTop/DataMemory/reg_red[3]_i_26_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.876 r  CPUTop/DataMemory/reg_red[3]_i_11/O
                         net (fo=1, routed)           0.430     7.306    CPUTop/DataMemory/reg_red[3]_i_11_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.430 r  CPUTop/DataMemory/reg_red[3]_i_2/O
                         net (fo=12, routed)          1.438     8.868    reg_blue[3]
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.516    12.518    clk_vga
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]_lopt_replica_11/C
                         clock pessimism              0.507    13.025    
                         clock uncertainty           -0.132    12.892    
    SLICE_X65Y38         FDRE (Setup_fdre_C_D)       -0.066    12.826    reg_red_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 v_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            reg_red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        11.195ns  (logic 1.932ns (17.257%)  route 9.263ns (82.743%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 12.518 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.618    -2.352    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.896 f  v_Location_reg[1]/Q
                         net (fo=18, routed)          1.540    -0.356    v_Location_reg_n_0_[1]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.152    -0.204 r  reg_red[3]_i_50/O
                         net (fo=1, routed)           0.807     0.603    reg_red[3]_i_50_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.332     0.935 f  reg_red[3]_i_21/O
                         net (fo=9, routed)           1.419     2.354    CPUTop/DataMemory/reg_red[3]_i_110_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.478 f  CPUTop/DataMemory/reg_red[3]_i_120/O
                         net (fo=2, routed)           0.972     3.450    CPUTop/DataMemory/reg_red[3]_i_120_n_0
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.574 f  CPUTop/DataMemory/reg_red[3]_i_110/O
                         net (fo=2, routed)           0.740     4.314    CPUTop/DataMemory/reg_red[3]_i_110_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.438 r  CPUTop/DataMemory/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.611     5.049    CPUTop/DataMemory/reg_red[3]_i_90_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.173 r  CPUTop/DataMemory/reg_red[3]_i_64/O
                         net (fo=3, routed)           0.459     5.631    CPUTop/DataMemory/reg_red[3]_i_64_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.755 f  CPUTop/DataMemory/reg_red[3]_i_66/O
                         net (fo=2, routed)           0.440     6.195    CPUTop/DataMemory/reg_red[3]_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.319 f  CPUTop/DataMemory/reg_red[3]_i_26/O
                         net (fo=2, routed)           0.433     6.752    CPUTop/DataMemory/reg_red[3]_i_26_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.876 r  CPUTop/DataMemory/reg_red[3]_i_11/O
                         net (fo=1, routed)           0.430     7.306    CPUTop/DataMemory/reg_red[3]_i_11_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.430 r  CPUTop/DataMemory/reg_red[3]_i_2/O
                         net (fo=12, routed)          1.414     8.843    reg_blue[3]
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.516    12.518    clk_vga
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]_lopt_replica/C
                         clock pessimism              0.507    13.025    
                         clock uncertainty           -0.132    12.892    
    SLICE_X65Y38         FDRE (Setup_fdre_C_D)       -0.089    12.803    reg_red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 v_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            reg_red_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        11.212ns  (logic 1.932ns (17.231%)  route 9.280ns (82.769%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 12.517 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.618    -2.352    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.896 f  v_Location_reg[1]/Q
                         net (fo=18, routed)          1.540    -0.356    v_Location_reg_n_0_[1]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.152    -0.204 r  reg_red[3]_i_50/O
                         net (fo=1, routed)           0.807     0.603    reg_red[3]_i_50_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.332     0.935 f  reg_red[3]_i_21/O
                         net (fo=9, routed)           1.419     2.354    CPUTop/DataMemory/reg_red[3]_i_110_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.478 f  CPUTop/DataMemory/reg_red[3]_i_120/O
                         net (fo=2, routed)           0.972     3.450    CPUTop/DataMemory/reg_red[3]_i_120_n_0
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.574 f  CPUTop/DataMemory/reg_red[3]_i_110/O
                         net (fo=2, routed)           0.740     4.314    CPUTop/DataMemory/reg_red[3]_i_110_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.438 r  CPUTop/DataMemory/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.611     5.049    CPUTop/DataMemory/reg_red[3]_i_90_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.173 r  CPUTop/DataMemory/reg_red[3]_i_64/O
                         net (fo=3, routed)           0.459     5.631    CPUTop/DataMemory/reg_red[3]_i_64_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.755 f  CPUTop/DataMemory/reg_red[3]_i_66/O
                         net (fo=2, routed)           0.440     6.195    CPUTop/DataMemory/reg_red[3]_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.319 f  CPUTop/DataMemory/reg_red[3]_i_26/O
                         net (fo=2, routed)           0.433     6.752    CPUTop/DataMemory/reg_red[3]_i_26_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.876 r  CPUTop/DataMemory/reg_red[3]_i_11/O
                         net (fo=1, routed)           0.430     7.306    CPUTop/DataMemory/reg_red[3]_i_11_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.430 r  CPUTop/DataMemory/reg_red[3]_i_2/O
                         net (fo=12, routed)          1.431     8.860    reg_blue[3]
    SLICE_X65Y37         FDRE                                         r  reg_red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.515    12.517    clk_vga
    SLICE_X65Y37         FDRE                                         r  reg_red_reg[3]_lopt_replica_5/C
                         clock pessimism              0.507    13.024    
                         clock uncertainty           -0.132    12.891    
    SLICE_X65Y37         FDRE (Setup_fdre_C_D)       -0.067    12.824    reg_red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 v_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            reg_red_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        11.220ns  (logic 1.932ns (17.220%)  route 9.288ns (82.780%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 12.518 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.618    -2.352    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.896 f  v_Location_reg[1]/Q
                         net (fo=18, routed)          1.540    -0.356    v_Location_reg_n_0_[1]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.152    -0.204 r  reg_red[3]_i_50/O
                         net (fo=1, routed)           0.807     0.603    reg_red[3]_i_50_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.332     0.935 f  reg_red[3]_i_21/O
                         net (fo=9, routed)           1.419     2.354    CPUTop/DataMemory/reg_red[3]_i_110_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.478 f  CPUTop/DataMemory/reg_red[3]_i_120/O
                         net (fo=2, routed)           0.972     3.450    CPUTop/DataMemory/reg_red[3]_i_120_n_0
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.574 f  CPUTop/DataMemory/reg_red[3]_i_110/O
                         net (fo=2, routed)           0.740     4.314    CPUTop/DataMemory/reg_red[3]_i_110_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.438 r  CPUTop/DataMemory/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.611     5.049    CPUTop/DataMemory/reg_red[3]_i_90_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.173 r  CPUTop/DataMemory/reg_red[3]_i_64/O
                         net (fo=3, routed)           0.459     5.631    CPUTop/DataMemory/reg_red[3]_i_64_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.755 f  CPUTop/DataMemory/reg_red[3]_i_66/O
                         net (fo=2, routed)           0.440     6.195    CPUTop/DataMemory/reg_red[3]_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.319 f  CPUTop/DataMemory/reg_red[3]_i_26/O
                         net (fo=2, routed)           0.433     6.752    CPUTop/DataMemory/reg_red[3]_i_26_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.876 r  CPUTop/DataMemory/reg_red[3]_i_11/O
                         net (fo=1, routed)           0.430     7.306    CPUTop/DataMemory/reg_red[3]_i_11_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.430 r  CPUTop/DataMemory/reg_red[3]_i_2/O
                         net (fo=12, routed)          1.438     8.868    reg_blue[3]
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.516    12.518    clk_vga
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]_lopt_replica_9/C
                         clock pessimism              0.507    13.025    
                         clock uncertainty           -0.132    12.892    
    SLICE_X65Y38         FDRE (Setup_fdre_C_D)       -0.054    12.838    reg_red_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 v_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            reg_red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        11.195ns  (logic 1.932ns (17.257%)  route 9.263ns (82.743%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 12.518 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.618    -2.352    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.896 f  v_Location_reg[1]/Q
                         net (fo=18, routed)          1.540    -0.356    v_Location_reg_n_0_[1]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.152    -0.204 r  reg_red[3]_i_50/O
                         net (fo=1, routed)           0.807     0.603    reg_red[3]_i_50_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.332     0.935 f  reg_red[3]_i_21/O
                         net (fo=9, routed)           1.419     2.354    CPUTop/DataMemory/reg_red[3]_i_110_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.478 f  CPUTop/DataMemory/reg_red[3]_i_120/O
                         net (fo=2, routed)           0.972     3.450    CPUTop/DataMemory/reg_red[3]_i_120_n_0
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.574 f  CPUTop/DataMemory/reg_red[3]_i_110/O
                         net (fo=2, routed)           0.740     4.314    CPUTop/DataMemory/reg_red[3]_i_110_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.438 r  CPUTop/DataMemory/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.611     5.049    CPUTop/DataMemory/reg_red[3]_i_90_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.173 r  CPUTop/DataMemory/reg_red[3]_i_64/O
                         net (fo=3, routed)           0.459     5.631    CPUTop/DataMemory/reg_red[3]_i_64_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.755 f  CPUTop/DataMemory/reg_red[3]_i_66/O
                         net (fo=2, routed)           0.440     6.195    CPUTop/DataMemory/reg_red[3]_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.319 f  CPUTop/DataMemory/reg_red[3]_i_26/O
                         net (fo=2, routed)           0.433     6.752    CPUTop/DataMemory/reg_red[3]_i_26_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.876 r  CPUTop/DataMemory/reg_red[3]_i_11/O
                         net (fo=1, routed)           0.430     7.306    CPUTop/DataMemory/reg_red[3]_i_11_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.430 r  CPUTop/DataMemory/reg_red[3]_i_2/O
                         net (fo=12, routed)          1.414     8.843    reg_blue[3]
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.516    12.518    clk_vga
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.507    13.025    
                         clock uncertainty           -0.132    12.892    
    SLICE_X65Y38         FDRE (Setup_fdre_C_D)       -0.077    12.815    reg_red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 v_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            reg_red_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz rise@15.385ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        11.195ns  (logic 1.932ns (17.257%)  route 9.263ns (82.743%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 12.518 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.618    -2.352    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.896 f  v_Location_reg[1]/Q
                         net (fo=18, routed)          1.540    -0.356    v_Location_reg_n_0_[1]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.152    -0.204 r  reg_red[3]_i_50/O
                         net (fo=1, routed)           0.807     0.603    reg_red[3]_i_50_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.332     0.935 f  reg_red[3]_i_21/O
                         net (fo=9, routed)           1.419     2.354    CPUTop/DataMemory/reg_red[3]_i_110_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124     2.478 f  CPUTop/DataMemory/reg_red[3]_i_120/O
                         net (fo=2, routed)           0.972     3.450    CPUTop/DataMemory/reg_red[3]_i_120_n_0
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     3.574 f  CPUTop/DataMemory/reg_red[3]_i_110/O
                         net (fo=2, routed)           0.740     4.314    CPUTop/DataMemory/reg_red[3]_i_110_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.438 r  CPUTop/DataMemory/reg_red[3]_i_90/O
                         net (fo=3, routed)           0.611     5.049    CPUTop/DataMemory/reg_red[3]_i_90_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.173 r  CPUTop/DataMemory/reg_red[3]_i_64/O
                         net (fo=3, routed)           0.459     5.631    CPUTop/DataMemory/reg_red[3]_i_64_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.755 f  CPUTop/DataMemory/reg_red[3]_i_66/O
                         net (fo=2, routed)           0.440     6.195    CPUTop/DataMemory/reg_red[3]_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.319 f  CPUTop/DataMemory/reg_red[3]_i_26/O
                         net (fo=2, routed)           0.433     6.752    CPUTop/DataMemory/reg_red[3]_i_26_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.876 r  CPUTop/DataMemory/reg_red[3]_i_11/O
                         net (fo=1, routed)           0.430     7.306    CPUTop/DataMemory/reg_red[3]_i_11_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.430 r  CPUTop/DataMemory/reg_red[3]_i_2/O
                         net (fo=12, routed)          1.414     8.843    reg_blue[3]
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     15.385    15.385 r  
    T5                   IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    16.547    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.001 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.516    12.518    clk_vga
    SLICE_X65Y38         FDRE                                         r  reg_red_reg[3]_lopt_replica_10/C
                         clock pessimism              0.507    13.025    
                         clock uncertainty           -0.132    12.892    
    SLICE_X65Y38         FDRE (Setup_fdre_C_D)       -0.069    12.823    reg_red_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  3.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 v_Location_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            v_Location_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.936%)  route 0.237ns (56.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.582    -0.826    clk_vga
    SLICE_X63Y24         FDRE                                         r  v_Location_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  v_Location_reg[3]/Q
                         net (fo=19, routed)          0.237    -0.447    v_Location_reg_n_0_[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.045    -0.402 r  v_Location[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.402    v_Location[4]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  v_Location_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -1.254    clk_vga
    SLICE_X64Y25         FDRE                                         r  v_Location_reg[4]/C
                         clock pessimism              0.462    -0.792    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.120    -0.672    v_Location_reg[4]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 v_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            v_Location_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.037%)  route 0.215ns (53.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.582    -0.826    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  v_Location_reg[1]/Q
                         net (fo=18, routed)          0.215    -0.470    v_Location_reg_n_0_[1]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.042    -0.428 r  v_Location[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.428    v_Location[2]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -1.254    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[2]/C
                         clock pessimism              0.428    -0.826    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.107    -0.719    v_Location_reg[2]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 h_Location_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            h_Location_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.004%)  route 0.218ns (53.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.584    -0.824    clk_vga
    SLICE_X59Y22         FDRE                                         r  h_Location_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.683 r  h_Location_reg[5]/Q
                         net (fo=38, routed)          0.218    -0.464    h_Location_reg_n_0_[5]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.419 r  h_Location[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.419    h_Location[6]
    SLICE_X58Y22         FDRE                                         r  h_Location_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.851    -1.253    clk_vga
    SLICE_X58Y22         FDRE                                         r  h_Location_reg[6]/C
                         clock pessimism              0.442    -0.811    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.091    -0.720    h_Location_reg[6]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 v_Location_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            v_Location_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.338%)  route 0.207ns (52.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.583    -0.825    clk_vga
    SLICE_X62Y26         FDRE                                         r  v_Location_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  v_Location_reg[9]/Q
                         net (fo=7, routed)           0.207    -0.477    v_Location_reg_n_0_[9]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.432 r  v_Location[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.432    v_Location[10]_i_2_n_0
    SLICE_X62Y26         FDRE                                         r  v_Location_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.851    -1.253    clk_vga
    SLICE_X62Y26         FDRE                                         r  v_Location_reg[10]/C
                         clock pessimism              0.428    -0.825    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.092    -0.733    v_Location_reg[10]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 v_Location_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            v_Location_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.441%)  route 0.215ns (53.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.582    -0.826    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  v_Location_reg[1]/Q
                         net (fo=18, routed)          0.215    -0.470    v_Location_reg_n_0_[1]
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.045    -0.425 r  v_Location[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.425    v_Location[1]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -1.254    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[1]/C
                         clock pessimism              0.428    -0.826    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.091    -0.735    v_Location_reg[1]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 h_Location_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            h_Location_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.186%)  route 0.217ns (53.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.584    -0.824    clk_vga
    SLICE_X59Y22         FDRE                                         r  h_Location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.683 f  h_Location_reg[0]/Q
                         net (fo=13, routed)          0.217    -0.466    h_Location_reg_n_0_[0]
    SLICE_X59Y22         LUT1 (Prop_lut1_I0_O)        0.045    -0.421 r  h_Location[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.421    h_Location[0]
    SLICE_X59Y22         FDRE                                         r  h_Location_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.851    -1.253    clk_vga
    SLICE_X59Y22         FDRE                                         r  h_Location_reg[0]/C
                         clock pessimism              0.429    -0.824    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.092    -0.732    h_Location_reg[0]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 h_Location_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            h_Location_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.072%)  route 0.218ns (53.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.584    -0.824    clk_vga
    SLICE_X59Y22         FDRE                                         r  h_Location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.683 r  h_Location_reg[0]/Q
                         net (fo=13, routed)          0.218    -0.465    h_Location_reg_n_0_[0]
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.420 r  h_Location[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.420    h_Location[5]
    SLICE_X59Y22         FDRE                                         r  h_Location_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.851    -1.253    clk_vga
    SLICE_X59Y22         FDRE                                         r  h_Location_reg[5]/C
                         clock pessimism              0.429    -0.824    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.092    -0.732    h_Location_reg[5]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 v_Location_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            v_Location_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.058%)  route 0.218ns (53.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.583    -0.825    clk_vga
    SLICE_X62Y26         FDRE                                         r  v_Location_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  v_Location_reg[9]/Q
                         net (fo=7, routed)           0.218    -0.466    v_Location_reg_n_0_[9]
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.421 r  v_Location[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.421    v_Location[9]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  v_Location_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.851    -1.253    clk_vga
    SLICE_X62Y26         FDRE                                         r  v_Location_reg[9]/C
                         clock pessimism              0.428    -0.825    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.091    -0.734    v_Location_reg[9]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 v_Location_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            v_Location_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.322%)  route 0.224ns (54.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.582    -0.826    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  v_Location_reg[8]/Q
                         net (fo=13, routed)          0.224    -0.460    v_Location_reg_n_0_[8]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.415 r  v_Location[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.415    v_Location[8]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -1.254    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[8]/C
                         clock pessimism              0.428    -0.826    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.092    -0.734    v_Location_reg[8]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 v_Location_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            v_Location_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.184ns (40.852%)  route 0.266ns (59.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.582    -0.826    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  v_Location_reg[7]/Q
                         net (fo=12, routed)          0.266    -0.418    v_Location_reg_n_0_[7]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.043    -0.375 r  v_Location[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    v_Location[7]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    T5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -1.254    clk_vga
    SLICE_X63Y25         FDRE                                         r  v_Location_reg[7]/C
                         clock pessimism              0.428    -0.826    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.104    -0.722    v_Location_reg[7]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.346    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X59Y22     h_Location_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X58Y22     h_Location_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X58Y23     h_Location_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X56Y22     h_Location_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X57Y23     h_Location_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X59Y22     h_Location_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X59Y22     h_Location_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X58Y22     h_Location_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y22     h_Location_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y22     h_Location_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y22     h_Location_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y22     h_Location_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y22     h_Location_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y22     h_Location_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y26     h_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y38     reg_red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y38     reg_red_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y38     reg_red_reg[3]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y22     h_Location_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y22     h_Location_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y22     h_Location_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y22     h_Location_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y23     h_Location_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y23     h_Location_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y22     h_Location_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y22     h_Location_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y23     h_Location_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y23     h_Location_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



