#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Aug 24 09:39:09 2022
# Process ID: 8200
# Current directory: C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.runs/synth_1
# Command line: vivado.exe -log top_level_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_module.tcl
# Log file: C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.runs/synth_1/top_level_module.vds
# Journal file: C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.runs/synth_1\vivado.jou
# Running On: A00080135, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16844 MB
#-----------------------------------------------------------
source top_level_module.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/utils_1/imports/synth_1/top_level_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/utils_1/imports/synth_1/top_level_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level_module -part xc7a75tfgg484-1 -fanout_limit 2000 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1704
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'xpm_cdc_async_rst' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15399]
INFO: [Synth 8-9937] previous definition of design element 'xpm_cdc_async_rst' is here [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1258]
WARNING: [Synth 8-9719] macro 'DDR3_INIT_CALIB_COMPLETE' redefined [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ep_defines.v:184]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:37]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:38]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:39]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:40]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:41]
WARNING: [Synth 8-6901] identifier 'ep40trig' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:175]
WARNING: [Synth 8-6901] identifier 'init_calib_complete' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:301]
WARNING: [Synth 8-6901] identifier 'pipe_in_full' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:302]
WARNING: [Synth 8-6901] identifier 'pipe_in_empty' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:303]
WARNING: [Synth 8-6901] identifier 'pipe_in2_full' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:304]
WARNING: [Synth 8-6901] identifier 'pipe_in2_empty' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:305]
WARNING: [Synth 8-6901] identifier 'pipe_out_full' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:306]
WARNING: [Synth 8-6901] identifier 'pipe_out_empty' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:307]
WARNING: [Synth 8-6901] identifier 'pipe_out2_full' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:308]
WARNING: [Synth 8-6901] identifier 'pipe_out2_empty' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:309]
WARNING: [Synth 8-6901] identifier 'adc_data_cnt' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:310]
WARNING: [Synth 8-6901] identifier 'adc_ddr_wr_en' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:800]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:812]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:812]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:813]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:813]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:814]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:814]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:815]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:815]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:816]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:816]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:818]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:818]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:819]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:819]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:820]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:820]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:821]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:821]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:822]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:822]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:824]
WARNING: [Synth 8-6901] identifier 'intan_results' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:824]
WARNING: [Synth 8-6901] identifier 'load' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/WbSignal_converter.v:117]
WARNING: [Synth 8-6901] identifier 'read_cmd' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/WbSignal_converter.v:118]
WARNING: [Synth 8-6901] identifier 'read_cmd' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/WbSignal_converter.v:119]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:43]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:45]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:46]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:80]
WARNING: [Synth 8-6901] identifier 'spi_load' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:92]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:93]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:96]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:103]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:104]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:105]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:106]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:107]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:108]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:109]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:110]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:111]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:112]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:113]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:114]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:115]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:116]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:117]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'read_fifo_to_spi_cmd' with formal parameter declaration list [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:118]
WARNING: [Synth 8-6901] identifier 'spi_load' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:197]
WARNING: [Synth 8-6901] identifier 'spi_load' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:202]
WARNING: [Synth 8-6901] identifier 'spi_load' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:207]
WARNING: [Synth 8-6901] identifier 'spi_load' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:211]
WARNING: [Synth 8-6901] identifier 'spi_load' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:215]
WARNING: [Synth 8-6901] identifier 'm_out' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/dsp_filters/mlhdlc_biquad_fixpt_folded.v:184]
WARNING: [Synth 8-6901] identifier 'm_out' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/dsp_filters/mlhdlc_biquad_fixpt_folded.v:188]
WARNING: [Synth 8-6901] identifier 'm_out' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/dsp_filters/mlhdlc_biquad_fixpt_folded.v:194]
WARNING: [Synth 8-6901] identifier 'm_out' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/dsp_filters/mlhdlc_biquad_fixpt_folded.v:204]
WARNING: [Synth 8-6901] identifier 'm_out' is used before its declaration [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/dsp_filters/mlhdlc_biquad_fixpt_folded.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1295.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_module' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:43]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71234]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71234]
INFO: [Synth 8-6157] synthesizing module 'AD7961' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218]
INFO: [Synth 8-6155] done synthesizing module 'AD7961' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:69]
INFO: [Synth 8-6157] synthesizing module 'GND' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:28815]
INFO: [Synth 8-6155] done synthesizing module 'GND' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:28815]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6157] synthesizing module 'mux8to1_33wide' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/mux8to1_33wide.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mux8to1_33wide' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/mux8to1_33wide.v:28]
WARNING: [Synth 8-689] width (32) of port connection 'dataout' does not match port width (33) of module 'mux8to1_33wide' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:923]
WARNING: [Synth 8-324] index 32 out of range [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:926]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'adc_dat_i' does not match port width (24) of module 'read_fifo_to_spi_cmd' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:134]
INFO: [Synth 8-6157] synthesizing module 'realTimeLPF_readwrite_coeff' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/realTimeLPF_readwrite_coeff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'realTimeLPF_readwrite_coeff' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/realTimeLPF_readwrite_coeff.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-8200-A00080135/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-8200-A00080135/realtime/blk_mem_gen_0_stub.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:160]
INFO: [Synth 8-6157] synthesizing module 'Butter_pipelined' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/dsp_filters/Butter_pipelined.v:55]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-8200-A00080135/realtime/mult_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-8200-A00080135/realtime/mult_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Butter_pipelined' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/dsp_filters/Butter_pipelined.v:55]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_gen_1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-8200-A00080135/realtime/mult_gen_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_1' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-8200-A00080135/realtime/mult_gen_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
INFO: [Synth 8-6157] synthesizing module 'hbexec' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/hbexec.v:74]
INFO: [Synth 8-6155] done synthesizing module 'hbexec' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/hbexec.v:74]
INFO: [Synth 8-6157] synthesizing module 'spi_top' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_top.v:45]
INFO: [Synth 8-6157] synthesizing module 'spi_clgen' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_clgen.v:44]
INFO: [Synth 8-6155] done synthesizing module 'spi_clgen' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_clgen.v:44]
INFO: [Synth 8-6157] synthesizing module 'spi_shift' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:44]
INFO: [Synth 8-6155] done synthesizing module 'spi_shift' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:44]
INFO: [Synth 8-6155] done synthesizing module 'spi_top' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_top.v:45]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-7071] port 'coeff_debug_out1' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7071] port 'coeff_debug_out2' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7071] port 'filter_out_modified' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7071] port 'filter_data_i' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7071] port 'data_rdy_0_filt' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7071] port 'downsample_en' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7071] port 'sum_en' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7023] instance 'spi_fifo1' of module 'spi_fifo_driven' has 26 connections declared, but only 19 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-689] width (32) of port connection 'dataout' does not match port width (33) of module 'mux8to1_33wide' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:923]
WARNING: [Synth 8-324] index 32 out of range [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:926]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized0' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'adc_dat_i' does not match port width (24) of module 'read_fifo_to_spi_cmd__parameterized0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:134]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:160]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized0' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized0' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-7071] port 'coeff_debug_out1' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7071] port 'coeff_debug_out2' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7071] port 'filter_out_modified' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7071] port 'filter_data_i' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7071] port 'data_rdy_0_filt' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7071] port 'downsample_en' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7071] port 'sum_en' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
WARNING: [Synth 8-7023] instance 'spi_fifo1' of module 'spi_fifo_driven' has 26 connections declared, but only 19 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:928]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 45 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized1' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'adc_dat_i' does not match port width (24) of module 'read_fifo_to_spi_cmd__parameterized1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:134]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:160]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized1' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized1' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-689] width (33) of port connection 'data_i' does not match port width (32) of module 'spi_fifo_driven__parameterized1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1026]
WARNING: [Synth 8-689] width (32) of port connection 'dac_val_out' does not match port width (24) of module 'spi_fifo_driven__parameterized1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1040]
WARNING: [Synth 8-689] width (33) of port connection 'filter_data_i' does not match port width (32) of module 'spi_fifo_driven__parameterized1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1042]
WARNING: [Synth 8-7071] port 'filter_out_modified' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
WARNING: [Synth 8-7023] instance 'spi_fifo0' of module 'spi_fifo_driven' has 26 connections declared, but only 25 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized2' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 65 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized2' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized2' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'adc_dat_i' does not match port width (24) of module 'read_fifo_to_spi_cmd__parameterized2' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:134]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:160]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized2' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized2' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized2' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-689] width (33) of port connection 'data_i' does not match port width (32) of module 'spi_fifo_driven__parameterized2' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1026]
WARNING: [Synth 8-689] width (32) of port connection 'dac_val_out' does not match port width (24) of module 'spi_fifo_driven__parameterized2' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1040]
WARNING: [Synth 8-689] width (33) of port connection 'filter_data_i' does not match port width (32) of module 'spi_fifo_driven__parameterized2' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1042]
WARNING: [Synth 8-7071] port 'filter_out_modified' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
WARNING: [Synth 8-7023] instance 'spi_fifo0' of module 'spi_fifo_driven' has 26 connections declared, but only 25 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized3' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 85 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized3' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized3' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'adc_dat_i' does not match port width (24) of module 'read_fifo_to_spi_cmd__parameterized3' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:134]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:160]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized3' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized3' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized3' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-689] width (33) of port connection 'data_i' does not match port width (32) of module 'spi_fifo_driven__parameterized3' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1026]
WARNING: [Synth 8-689] width (32) of port connection 'dac_val_out' does not match port width (24) of module 'spi_fifo_driven__parameterized3' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1040]
WARNING: [Synth 8-689] width (33) of port connection 'filter_data_i' does not match port width (32) of module 'spi_fifo_driven__parameterized3' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1042]
WARNING: [Synth 8-7071] port 'filter_out_modified' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
WARNING: [Synth 8-7023] instance 'spi_fifo0' of module 'spi_fifo_driven' has 26 connections declared, but only 25 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized4' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 105 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized4' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 105 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized4' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'adc_dat_i' does not match port width (24) of module 'read_fifo_to_spi_cmd__parameterized4' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:134]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:160]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized4' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 105 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized4' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized4' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-689] width (33) of port connection 'data_i' does not match port width (32) of module 'spi_fifo_driven__parameterized4' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1026]
WARNING: [Synth 8-689] width (32) of port connection 'dac_val_out' does not match port width (24) of module 'spi_fifo_driven__parameterized4' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1040]
WARNING: [Synth 8-689] width (33) of port connection 'filter_data_i' does not match port width (32) of module 'spi_fifo_driven__parameterized4' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1042]
WARNING: [Synth 8-7071] port 'filter_out_modified' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
WARNING: [Synth 8-7023] instance 'spi_fifo0' of module 'spi_fifo_driven' has 26 connections declared, but only 25 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized5' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 125 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized5' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 125 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized5' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'adc_dat_i' does not match port width (24) of module 'read_fifo_to_spi_cmd__parameterized5' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:134]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:160]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized5' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 125 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized5' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized5' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-689] width (33) of port connection 'data_i' does not match port width (32) of module 'spi_fifo_driven__parameterized5' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1026]
WARNING: [Synth 8-689] width (32) of port connection 'dac_val_out' does not match port width (24) of module 'spi_fifo_driven__parameterized5' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1040]
WARNING: [Synth 8-689] width (33) of port connection 'filter_data_i' does not match port width (32) of module 'spi_fifo_driven__parameterized5' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1042]
WARNING: [Synth 8-7071] port 'filter_out_modified' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
WARNING: [Synth 8-7023] instance 'spi_fifo0' of module 'spi_fifo_driven' has 26 connections declared, but only 25 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven__parameterized6' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
	Parameter ADDR bound to: 145 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd__parameterized6' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter ADDR bound to: 145 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd__parameterized6' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'adc_dat_i' does not match port width (24) of module 'read_fifo_to_spi_cmd__parameterized6' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:134]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:160]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_scale__parameterized6' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
	Parameter ADDR bound to: 145 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_scale__parameterized6' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:25]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven__parameterized6' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
WARNING: [Synth 8-689] width (33) of port connection 'data_i' does not match port width (32) of module 'spi_fifo_driven__parameterized6' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1026]
WARNING: [Synth 8-689] width (32) of port connection 'dac_val_out' does not match port width (24) of module 'spi_fifo_driven__parameterized6' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1040]
WARNING: [Synth 8-689] width (33) of port connection 'filter_data_i' does not match port width (32) of module 'spi_fifo_driven__parameterized6' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1042]
WARNING: [Synth 8-7071] port 'filter_out_modified' of module 'spi_fifo_driven' is unconnected for instance 'spi_fifo0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
WARNING: [Synth 8-7023] instance 'spi_fifo0' of module 'spi_fifo_driven' has 26 connections declared, but only 25 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1022]
INFO: [Synth 8-6157] synthesizing module 'i2cController' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController.v:54]
INFO: [Synth 8-6157] synthesizing module 'okDRAM64X8D' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/okDRAM64X8D.v:21]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:98539]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:98539]
INFO: [Synth 8-6155] done synthesizing module 'okDRAM64X8D' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/okDRAM64X8D.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux_8to1' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/mux8to1.v:26]
INFO: [Synth 8-6155] done synthesizing module 'mux_8to1' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/mux8to1.v:26]
INFO: [Synth 8-6157] synthesizing module 'i2cTokenizer' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:34]
	Parameter CLOCK_STRETCH_SUPPORT bound to: 1 - type: integer 
	Parameter CLOCK_DIVIDER bound to: 16'b0000000111110100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:189]
INFO: [Synth 8-6155] done synthesizing module 'i2cTokenizer' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController.v:216]
INFO: [Synth 8-6155] done synthesizing module 'i2cController' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController.v:54]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1089]
WARNING: [Synth 8-7071] port 'i2c_sclk_pull_up' of module 'i2cController' is unconnected for instance 'i2c_controller_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1080]
WARNING: [Synth 8-7071] port 'i2c_sdat_pull_up' of module 'i2cController' is unconnected for instance 'i2c_controller_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1080]
WARNING: [Synth 8-7023] instance 'i2c_controller_0' of module 'i2cController' has 14 connections declared, but only 12 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1080]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1089]
WARNING: [Synth 8-7071] port 'i2c_sclk_pull_up' of module 'i2cController' is unconnected for instance 'i2c_controller_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1080]
WARNING: [Synth 8-7071] port 'i2c_sdat_pull_up' of module 'i2cController' is unconnected for instance 'i2c_controller_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1080]
WARNING: [Synth 8-7023] instance 'i2c_controller_0' of module 'i2cController' has 14 connections declared, but only 12 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1080]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1089]
WARNING: [Synth 8-7071] port 'i2c_sclk_pull_up' of module 'i2cController' is unconnected for instance 'i2c_controller_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1080]
WARNING: [Synth 8-7071] port 'i2c_sdat_pull_up' of module 'i2cController' is unconnected for instance 'i2c_controller_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1080]
WARNING: [Synth 8-7023] instance 'i2c_controller_0' of module 'i2cController' has 14 connections declared, but only 12 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1080]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1089]
WARNING: [Synth 8-7071] port 'i2c_sclk_pull_up' of module 'i2cController' is unconnected for instance 'i2c_controller_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1080]
WARNING: [Synth 8-7071] port 'i2c_sdat_pull_up' of module 'i2cController' is unconnected for instance 'i2c_controller_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1080]
WARNING: [Synth 8-7023] instance 'i2c_controller_0' of module 'i2cController' has 14 connections declared, but only 12 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1080]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55701]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55701]
WARNING: [Synth 8-6104] Input port 'd_sdo_io' has an internal driver [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:149]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-8200-A00080135/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-8200-A00080135/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'okWireOR' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:119]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'okWireOR' (0#1) [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:119]
INFO: [Synth 8-6157] synthesizing module 'okHost' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55687]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55687]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63629]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 9.920000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 54.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63629]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT1' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'PWRDWN' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
WARNING: [Synth 8-7023] instance 'mmcm0' of module 'MMCME2_BASE' has 18 connections declared, but only 6 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:109689]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:109689]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27972]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27972]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1486]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1486]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27776]
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27776]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27620]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27620]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:102852]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:102852]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27776]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27776]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:26095]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:26095]
INFO: [Synth 8-6157] synthesizing module 'FDCE__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27620]
INFO: [Synth 8-6155] done synthesizing module 'FDCE__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27620]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27776]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27776]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62904]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'dna' of module 'okHost' is unconnected for instance 'okHI' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:232]
WARNING: [Synth 8-7071] port 'dna_valid' of module 'okHost' is unconnected for instance 'okHI' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:232]
WARNING: [Synth 8-7023] instance 'okHI' of module 'okHost' has 9 connections declared, but only 7 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:232]
	Parameter ADDR bound to: 8'b00000000 
	Parameter ADDR bound to: 8'b00000000 
	Parameter ADDR bound to: 1 - type: integer 
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_ADS8686' is unconnected for instance 'ads8686_fifo' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:421]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_ADS8686' is unconnected for instance 'ads8686_fifo' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:421]
WARNING: [Synth 8-7023] instance 'ads8686_fifo' of module 'fifo_ADS8686' has 12 connections declared, but only 10 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:421]
WARNING: [Synth 8-689] width (30) of port connection 'app_addr' does not match port width (29) of module 'ddr3_256_32' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:649]
WARNING: [Synth 8-7071] port 'device_temp' of module 'ddr3_256_32' is unconnected for instance 'u_ddr3_256_32' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:630]
WARNING: [Synth 8-7023] instance 'u_ddr3_256_32' of module 'ddr3_256_32' has 38 connections declared, but only 37 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:630]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:143]
WARNING: [Synth 8-689] width (8) of port connection 'wr_data_count' does not match port width (9) of module 'fifo_w128_512_r256_256' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:861]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_w128_512_r256_256' is unconnected for instance 'adc_to_ddr_fifo' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:849]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_w128_512_r256_256' is unconnected for instance 'adc_to_ddr_fifo' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:849]
WARNING: [Synth 8-7023] instance 'adc_to_ddr_fifo' of module 'fifo_w128_512_r256_256' has 14 connections declared, but only 12 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:849]
WARNING: [Synth 8-689] width (8) of port connection 'rd_data_count' does not match port width (9) of module 'fifo_w256_256_r128_512' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:876]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_w256_256_r128_512' is unconnected for instance 'ddr_to_dac_fifo_ddr' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:865]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_w256_256_r128_512' is unconnected for instance 'ddr_to_dac_fifo_ddr' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:865]
WARNING: [Synth 8-7023] instance 'ddr_to_dac_fifo_ddr' of module 'fifo_w256_256_r128_512' has 14 connections declared, but only 12 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:865]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1115]
WARNING: [Synth 8-7071] port 'i2c_sdat_pull_up' of module 'i2cTokenizer' is unconnected for instance 'tok' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController_wPipe.v:165]
WARNING: [Synth 8-7071] port 'i2c_sclk_pull_up' of module 'i2cTokenizer' is unconnected for instance 'tok' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController_wPipe.v:165]
WARNING: [Synth 8-7023] instance 'tok' of module 'i2cTokenizer' has 15 connections declared, but only 13 given [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController_wPipe.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController_wPipe.v:233]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController_wPipe' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1150]
WARNING: [Synth 8-689] width (1) of port connection 'ep_trigger' does not match port width (32) of module 'okTriggerIn' [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1186]
INFO: [Synth 8-226] default block is never used [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1202]
INFO: [Synth 8-226] default block is never used [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1213]
WARNING: [Synth 8-6014] Unused sequential element done_reg was removed.  [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/dsp_filters/Butter_pipelined.v:247]
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:47]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:48]
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized0 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:47]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized0 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:48]
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized1 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:47]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized1 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:48]
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized2 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:47]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized2 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:48]
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized3 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:47]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized3 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:48]
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized4 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:47]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized4 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:48]
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized5 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:47]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized5 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:48]
WARNING: [Synth 8-6014] Unused sequential element cmd_sum_rdy_reg was removed.  [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_scale.v:134]
WARNING: [Synth 8-3848] Net coeff_debug_out1 in module/entity spi_fifo_driven__parameterized6 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:47]
WARNING: [Synth 8-3848] Net coeff_debug_out2 in module/entity spi_fifo_driven__parameterized6 does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:48]
WARNING: [Synth 8-3848] Net fifo_empty in module/entity i2cController_wPipe does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController_wPipe.v:74]
WARNING: [Synth 8-3848] Net adc_fifo_full in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:165]
WARNING: [Synth 8-3848] Net adc_fifo_halffull in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:166]
WARNING: [Synth 8-3848] Net adc_fifo_empty in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:167]
WARNING: [Synth 8-3848] Net d_sdo in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:148]
WARNING: [Synth 8-3848] Net adc_val_reg[0] in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:455]
WARNING: [Synth 8-3848] Net adc_valid_pulse[0] in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:454]
WARNING: [Synth 8-3848] Net adc_val_reg[1] in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:455]
WARNING: [Synth 8-3848] Net adc_valid_pulse[1] in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:454]
WARNING: [Synth 8-3848] Net adc_val_reg[2] in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:455]
WARNING: [Synth 8-3848] Net adc_valid_pulse[2] in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:454]
WARNING: [Synth 8-3848] Net adc_val_reg[3] in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:455]
WARNING: [Synth 8-3848] Net adc_valid_pulse[3] in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:454]
WARNING: [Synth 8-3848] Net fpga_test_looped_wo in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:1180]
WARNING: [Synth 8-3848] Net hostinterrupt in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:341]
WARNING: [Synth 8-3848] Net debug_fifo_status in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:329]
WARNING: [Synth 8-3848] Net adc_timing_pll_locked in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:325]
WARNING: [Synth 8-3848] Net adc_pipe_ep_datain[3] in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:161]
WARNING: [Synth 8-3848] Net adc_pipe_ep_datain[2] in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:161]
WARNING: [Synth 8-3848] Net adc_pipe_ep_datain[1] in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:161]
WARNING: [Synth 8-3848] Net adc_pipe_ep_datain[0] in module/entity top_level_module does not have driver. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:161]
WARNING: [Synth 8-3917] design top_level_module has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level_module has port ds_sdo[1] driven by constant 1
WARNING: [Synth 8-3917] design top_level_module has port ds_sdo[0] driven by constant 1
WARNING: [Synth 8-7129] Port okHE[112] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[111] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[110] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[109] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[108] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[107] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[106] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[105] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[104] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[103] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[102] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[101] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[100] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[99] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[98] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[97] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[96] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[95] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[94] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[93] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[92] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[91] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[90] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[89] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[88] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[87] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[86] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[85] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[84] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[83] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[82] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[81] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[80] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[79] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[78] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[77] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[76] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[75] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[74] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[73] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[72] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[71] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[70] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[69] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[68] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[67] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[66] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[65] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[64] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[63] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[62] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[61] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[60] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[59] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[58] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[57] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[56] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[55] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[54] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[53] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[52] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[51] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[50] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[49] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[48] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[47] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[46] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[45] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[43] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[42] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[31] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[30] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[29] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[28] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[27] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[26] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[25] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[24] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[23] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[22] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[21] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[20] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[19] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[18] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[17] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[16] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[15] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[14] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[13] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[12] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[11] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[10] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[9] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[8] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[7] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[6] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[5] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[4] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[3] in module okWireOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[2] in module okWireOut is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1379.590 ; gain = 84.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1379.590 ; gain = 84.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1379.590 ; gain = 84.383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1379.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 263 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'adc_pll'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'adc_pll'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128_in_context.xdc] for cell 'fg_pipein_fifo'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128_in_context.xdc] for cell 'fg_pipein_fifo'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w256_256_r128_512/fifo_w256_256_r128_512/fifo_w256_256_r128_512_in_context.xdc] for cell 'ddr_to_dac_fifo_ddr'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w256_256_r128_512/fifo_w256_256_r128_512/fifo_w256_256_r128_512_in_context.xdc] for cell 'ddr_to_dac_fifo_ddr'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/u_Butterworth_0/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/u_Butterworth_0/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/u_Butterworth_0/mult2'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/u_Butterworth_0/mult2'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_ADS8686/fifo_ADS8686/fifo_ADS8686_in_context.xdc] for cell 'ads8686_fifo'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_ADS8686/fifo_ADS8686/fifo_ADS8686_in_context.xdc] for cell 'ads8686_fifo'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024_in_context.xdc] for cell 'okPipeOut_fifo_ddr2'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024_in_context.xdc] for cell 'okPipeOut_fifo_ddr2'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w128_512_r256_256/fifo_w128_512_r256_256/fifo_w128_512_r256_256_in_context.xdc] for cell 'adc_to_ddr_fifo'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w128_512_r256_256/fifo_w128_512_r256_256/fifo_w128_512_r256_256_in_context.xdc] for cell 'adc_to_ddr_fifo'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_i2c_pipe/fifo_i2c_pipe/fifo_i2c_pipe_in_context.xdc] for cell 'i2c_controller_5/i2c_fifo'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_i2c_pipe/fifo_i2c_pipe/fifo_i2c_pipe_in_context.xdc] for cell 'i2c_controller_5/i2c_fifo'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc] for cell 'u_ddr3_256_32'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc] for cell 'u_ddr3_256_32'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac80508_gen[0].spi_fifo1/u_dat_scale/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac80508_gen[1].spi_fifo1/u_dat_scale/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/u_dat_scale/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/u_dat_scale/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/u_dat_scale/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/u_dat_scale/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/u_dat_scale/mult1'
Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/u_dat_scale/mult1'
Finished Parsing XDC File [c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/u_dat_scale/mult1'
Parsing XDC File [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:71]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:72]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:98]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:115]
WARNING: [Vivado 12-508] No pins matched 'u_ddr3_256_32/u_ddr3_256_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:778]
Finished Parsing XDC File [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1518.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 96 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1518.254 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adc_to_ddr_fifo' at clock pin 'wr_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ads8686_fifo' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr_to_dac_fifo_ddr' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fg_pipein_fifo' at clock pin 'wr_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'okPipeOut_fifo_ddr2' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac80508_gen[0].spi_fifo1/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac80508_gen[0].spi_fifo1/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac80508_gen[1].spi_fifo1/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac80508_gen[1].spi_fifo1/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac80508_gen[1].spi_fifo1/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac80508_gen[1].spi_fifo1/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[0].spi_fifo0/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[0].spi_fifo0/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[0].spi_fifo0/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[0].spi_fifo0/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[1].spi_fifo0/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[1].spi_fifo0/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[1].spi_fifo0/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[1].spi_fifo0/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[2].spi_fifo0/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[2].spi_fifo0/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[2].spi_fifo0/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[2].spi_fifo0/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[3].spi_fifo0/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[3].spi_fifo0/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[3].spi_fifo0/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[3].spi_fifo0/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[4].spi_fifo0/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[4].spi_fifo0/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[4].spi_fifo0/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[4].spi_fifo0/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[5].spi_fifo0/realTime_LPF_coeff_BRAM' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[5].spi_fifo0/u_Butterworth_0/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[5].spi_fifo0/u_Butterworth_0/mult2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dac_ad5453_gen[5].spi_fifo0/u_dat_scale/mult1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i2c_controller_5/i2c_fifo' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1518.254 ; gain = 223.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1518.254 ; gain = 223.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 141).
Applied set_property KEEP_HIERARCHY = SOFT for adc_pll. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fg_pipein_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ddr_to_dac_fifo_ddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac80508_gen[0].spi_fifo1 /u_Butterworth_0/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac80508_gen[1].spi_fifo1 /u_Butterworth_0/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[0].spi_fifo0 /u_Butterworth_0/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[1].spi_fifo0 /u_Butterworth_0/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[2].spi_fifo0 /u_Butterworth_0/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[3].spi_fifo0 /u_Butterworth_0/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[4].spi_fifo0 /u_Butterworth_0/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[5].spi_fifo0 /u_Butterworth_0/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac80508_gen[0].spi_fifo1 /u_Butterworth_0/mult2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac80508_gen[1].spi_fifo1 /u_Butterworth_0/mult2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[0].spi_fifo0 /u_Butterworth_0/mult2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[1].spi_fifo0 /u_Butterworth_0/mult2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[2].spi_fifo0 /u_Butterworth_0/mult2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[3].spi_fifo0 /u_Butterworth_0/mult2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[4].spi_fifo0 /u_Butterworth_0/mult2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[5].spi_fifo0 /u_Butterworth_0/mult2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ads8686_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for okPipeOut_fifo_ddr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for adc_to_ddr_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2c_controller_5/i2c_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_ddr3_256_32. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac80508_gen[0].spi_fifo1 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac80508_gen[1].spi_fifo1 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[0].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[1].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[2].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[3].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[4].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[5].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac80508_gen[0].spi_fifo1 /u_dat_scale/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac80508_gen[1].spi_fifo1 /u_dat_scale/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[0].spi_fifo0 /u_dat_scale/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[1].spi_fifo0 /u_dat_scale/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[2].spi_fifo0 /u_dat_scale/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[3].spi_fifo0 /u_dat_scale/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[4].spi_fifo0 /u_dat_scale/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \dac_ad5453_gen[5].spi_fifo0 /u_dat_scale/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for okHI/core0/core0/\a0/cb0 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1518.254 ; gain = 223.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1518.254 ; gain = 223.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1518.254 ; gain = 223.047
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'serial_present_state_reg' in module 'AD7961'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'realTimeLPF_readwrite_coeff'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2cTokenizer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2cController'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'WbSignal_converter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr3_test'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2cController_wPipe'
INFO: [Synth 8-802] inferred FSM for state register 'fpga_test_po_state_reg' in module 'top_level_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
       SERIAL_IDLE_STATE |                              001 |                              001
       SERIAL_READ_STATE |                              010 |                              010
       SERIAL_DONE_STATE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'serial_present_state_reg' in module 'AD7961'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00000 |                            10010
                   CHECK |                            00001 |                            10011
                      S1 |                            00010 |                            00000
                      S2 |                            00011 |                            00001
                      S3 |                            00100 |                            00010
                      S4 |                            00101 |                            00011
                      S5 |                            00110 |                            00100
                      S6 |                            00111 |                            00101
                      S7 |                            01000 |                            00111
                      S8 |                            01001 |                            01000
                      S9 |                            01010 |                            01001
                     S10 |                            01011 |                            01010
                     S11 |                            01100 |                            01011
                     S12 |                            01101 |                            01100
                     S13 |                            01110 |                            01101
                     S14 |                            01111 |                            01111
                     S15 |                            10000 |                            10000
                     S16 |                            10001 |                            10001
                     S17 |                            10010 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'realTimeLPF_readwrite_coeff'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                            00000 | 00000000000000000000000000000000
                s_start0 |                            00001 | 00000000000000000000000000001010
                s_start1 |                            00010 | 00000000000000000000000000001011
                s_start2 |                            00011 | 00000000000000000000000000001100
                s_start3 |                            00100 | 00000000000000000000000000001101
                s_start4 |                            00101 | 00000000000000000000000000001110
                 s_stop0 |                            00110 | 00000000000000000000000000101000
                 s_stop1 |                            00111 | 00000000000000000000000000101001
                 s_stop2 |                            01000 | 00000000000000000000000000101010
                 s_stop3 |                            01001 | 00000000000000000000000000101011
                s_write0 |                            01010 | 00000000000000000000000000010100
                s_write1 |                            01011 | 00000000000000000000000000010101
                s_write2 |                            01100 | 00000000000000000000000000010110
                s_write3 |                            01101 | 00000000000000000000000000010111
                 s_read0 |                            01110 | 00000000000000000000000000011110
                 s_read1 |                            01111 | 00000000000000000000000000011111
                 s_read2 |                            10000 | 00000000000000000000000000100000
                 s_read3 |                            10001 | 00000000000000000000000000100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2cTokenizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                             0000 | 00000000000000000000000000000000
   s_get_preamble_length |                             0001 | 00000000000000000000000000001010
   s_get_preamble_starts |                             0010 | 00000000000000000000000000001011
    s_get_preamble_stops |                             0011 | 00000000000000000000000000001100
    s_get_payload_length |                             0100 | 00000000000000000000000000001101
        s_preamble_start |                             0101 | 00000000000000000000000000010100
    s_preamble_startwait |                             0110 | 00000000000000000000000000010101
           s_preamble_tx |                             0111 | 00000000000000000000000000010110
       s_preamble_txwait |                             1000 | 00000000000000000000000000010111
s_preamble_startstopwait |                             1001 | 00000000000000000000000000011000
         s_preamble_next |                             1010 | 00000000000000000000000000011001
               s_payload |                             1011 | 00000000000000000000000000011110
          s_payload_wait |                             1100 | 00000000000000000000000000011111
          s_payload_stop |                             1101 | 00000000000000000000000000100000
      s_payload_stopwait |                             1110 | 00000000000000000000000000100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2cController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                    0000000000001 |                            00000
                      S1 |                    0000000000010 |                            00001
                      S2 |                    0000000000100 |                            00010
                      S3 |                    0000000001000 |                            00011
                      S4 |                    0000000010000 |                            01111
                    read |                    0000000100000 |                            00100
                   read1 |                    0000001000000 |                            00101
                   read2 |                    0000010000000 |                            00110
                   read3 |                    0000100000000 |                            00111
                   read4 |                    0001000000000 |                            01000
                   read5 |                    0010000000000 |                            01001
                   read6 |                    0100000000000 |                            01010
                   read7 |                    1000000000000 |                            01011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'WbSignal_converter'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'ddr3_test', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  s_idle | 00000000000000000000000000000000 | 00000000000000000000000000000000
               s_write_0 | 00000000000000000000000000001010 | 00000000000000000000000000001010
               s_write_1 | 00000000000000000000000000001011 | 00000000000000000000000000001011
               s_write_2 | 00000000000000000000000000001100 | 00000000000000000000000000001100
               s_write_3 | 00000000000000000000000000001101 | 00000000000000000000000000001101
               s_write_4 | 00000000000000000000000000001110 | 00000000000000000000000000001110
                s_read_0 | 00000000000000000000000000010100 | 00000000000000000000000000010100
                s_read_1 | 00000000000000000000000000010101 | 00000000000000000000000000010101
                s_read_2 | 00000000000000000000000000010110 | 00000000000000000000000000010110
              s_write2_0 | 00000000000000000000000000011110 | 00000000000000000000000000011110
              s_write2_1 | 00000000000000000000000000011111 | 00000000000000000000000000011111
              s_write2_2 | 00000000000000000000000000100000 | 00000000000000000000000000100000
              s_write2_3 | 00000000000000000000000000100001 | 00000000000000000000000000100001
              s_write2_4 | 00000000000000000000000000100010 | 00000000000000000000000000100010
               s_read2_0 | 00000000000000000000000000101000 | 00000000000000000000000000101000
               s_read2_1 | 00000000000000000000000000101001 | 00000000000000000000000000101001
               s_read2_2 | 00000000000000000000000000101010 | 00000000000000000000000000101010
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                             0000 | 00000000000000000000000000000000
   s_get_preamble_length |                             0001 | 00000000000000000000000000001010
   s_get_preamble_starts |                             0010 | 00000000000000000000000000001011
    s_get_preamble_stops |                             0011 | 00000000000000000000000000001100
    s_get_payload_length |                             0100 | 00000000000000000000000000001101
        s_preamble_start |                             0101 | 00000000000000000000000000010100
    s_preamble_startwait |                             0110 | 00000000000000000000000000010101
           s_preamble_tx |                             0111 | 00000000000000000000000000010110
       s_preamble_txwait |                             1000 | 00000000000000000000000000010111
s_preamble_startstopwait |                             1001 | 00000000000000000000000000011000
         s_preamble_next |                             1010 | 00000000000000000000000000011001
               s_payload |                             1011 | 00000000000000000000000000011110
          s_payload_wait |                             1100 | 00000000000000000000000000011111
          s_payload_stop |                             1101 | 00000000000000000000000000100000
      s_payload_stopwait |                             1110 | 00000000000000000000000000100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2cController_wPipe'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fpga_test_po_state_reg' using encoding 'one-hot' in module 'top_level_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1518.254 ; gain = 223.047
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top_level_module has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level_module has port ds_sdo[1] driven by constant 1
WARNING: [Synth 8-3917] design top_level_module has port ds_sdo[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[31]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[30]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[29]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[28]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[27]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[26]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[25]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[24]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[31]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[30]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[29]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[28]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[27]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[26]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[25]' (FDE) to 'dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /\data_converter_0/cmd_word_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /\Wishbone_Master_0/o_wb_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /\Wishbone_Master_0/inc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[0].spi_fifo0 /i_2/\Wishbone_Master_0/o_wb_addr_reg[29] )
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[30]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[31]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[30]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[31]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_trigger_reg[0]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_trigger_reg[14]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_trigger_reg[16]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_trigger_reg[17]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_trigger_reg[19]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_trigger_reg[20]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_trigger_reg[21]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_trigger_reg[22]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_trigger_reg[2]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_trigger_reg[31]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_trigger_reg[6]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_trigger_reg[7]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (eptrig_reg[0]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (eptrig_reg[14]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (eptrig_reg[16]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (eptrig_reg[17]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (eptrig_reg[19]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (eptrig_reg[20]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (eptrig_reg[21]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (eptrig_reg[22]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (eptrig_reg[2]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (eptrig_reg[31]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (eptrig_reg[6]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (eptrig_reg[7]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff0_reg[0]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff0_reg[14]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff0_reg[16]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff0_reg[17]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff0_reg[19]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff0_reg[20]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff0_reg[21]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff0_reg[22]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff0_reg[2]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff0_reg[31]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff0_reg[6]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff0_reg[7]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff1_reg[0]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff1_reg[14]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff1_reg[16]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff1_reg[17]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff1_reg[19]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff1_reg[20]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff1_reg[21]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff1_reg[22]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff1_reg[2]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff1_reg[31]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff1_reg[6]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (trigff1_reg[7]) is unused and will be removed from module okTriggerIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[0]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[10]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[11]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[12]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[21]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[26]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[27]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[28]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[29]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[30]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[31]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[5]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[6]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[7]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[8]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[9]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[0]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[10]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[11]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[12]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[13]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[14]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[21]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[26]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[27]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[28]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[29]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[30]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[31]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[5]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[6]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[7]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[8]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[9]) is unused and will be removed from module okWireIn__2.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn__3.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn__3.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[15]) is unused and will be removed from module okWireIn__3.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[16]) is unused and will be removed from module okWireIn__3.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[17]) is unused and will be removed from module okWireIn__3.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[18]) is unused and will be removed from module okWireIn__3.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[19]) is unused and will be removed from module okWireIn__3.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[1]) is unused and will be removed from module okWireIn__3.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[25]) is unused and will be removed from module okWireIn__3.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[26]) is unused and will be removed from module okWireIn__3.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[27]) is unused and will be removed from module okWireIn__3.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[28]) is unused and will be removed from module okWireIn__3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[31]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[30]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[29]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[28]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[27]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[26]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[25]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[24]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[31]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[30]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[29]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[28]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[27]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[26]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[25]' (FDE) to 'dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-5544] ROM "read_en2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_en2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'uut/CONVERT/cmd_word_reg[31]' (FDE) to 'uut/CONVERT/cmd_word_reg[30]'
INFO: [Synth 8-3886] merging instance 'uut/Wishbone_Master/o_wb_data_reg[31]' (FDE) to 'uut/Wishbone_Master/o_wb_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[0]' (FDE) to 'fpga_test_static_po_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[1]' (FDE) to 'fpga_test_static_po_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[2]' (FDE) to 'fpga_test_static_po_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[3]' (FDE) to 'fpga_test_static_po_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[4]' (FDE) to 'fpga_test_static_po_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[5]' (FDE) to 'fpga_test_static_po_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[6]' (FDE) to 'fpga_test_static_po_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[7]' (FDE) to 'fpga_test_static_po_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[8]' (FDE) to 'fpga_test_static_po_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[9]' (FDE) to 'fpga_test_static_po_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[10]' (FDE) to 'fpga_test_static_po_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[11]' (FDE) to 'fpga_test_static_po_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[12]' (FDE) to 'fpga_test_static_po_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[13]' (FDE) to 'fpga_test_static_po_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[14]' (FDE) to 'fpga_test_static_po_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[15]' (FDE) to 'fpga_test_static_po_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[16]' (FDE) to 'fpga_test_static_po_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[18]' (FDE) to 'fpga_test_static_po_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[19]' (FDE) to 'fpga_test_static_po_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[20]' (FDE) to 'fpga_test_static_po_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[21]' (FDE) to 'fpga_test_static_po_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[22]' (FDE) to 'fpga_test_static_po_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[23]' (FDE) to 'fpga_test_static_po_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[24]' (FDE) to 'fpga_test_static_po_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[25]' (FDE) to 'fpga_test_static_po_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[26]' (FDE) to 'fpga_test_static_po_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[27]' (FDE) to 'fpga_test_static_po_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'fpga_test_static_po_data_reg[29]' (FDE) to 'fpga_test_static_po_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[31]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[30]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[29]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[28]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[27]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[26]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[25]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[24]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[31]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[30]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[29]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[28]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[27]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[26]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[25]' (FDE) to 'dac_ad5453_gen[1].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_ad5453_gen[1].spi_fifo0 /\data_converter_0/cmd_word_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_to_0/\ep_trigger0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigOut60/\ep_trigger0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo1/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_wo_2/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_wo_0/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo1/\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_wo_2/\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo08/\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo1/\wirehold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_wo_2/\wirehold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpga_test_wo_0/\wirehold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wo09/\wirehold_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[31]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[30]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[29]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[28]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[27]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[26]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[25]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[24]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[31]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[30]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[29]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[28]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[27]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[26]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[25]' (FDE) to 'dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[0]' (FDRE) to 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[1]' (FDRE) to 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[2]' (FDRE) to 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[3]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[3]' (FDRE) to 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[4]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[4]' (FDRE) to 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[5]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[5]' (FDRE) to 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[6]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[6]' (FDRE) to 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[7]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[7]' (FDRE) to 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[8]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[8]' (FDRE) to 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[9]'
INFO: [Synth 8-3886] merging instance 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[9]' (FDRE) to 'dac80508_gen[0].spi_fifo1/u_Butterworth_0/input_register_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:30 . Memory (MB): peak = 1518.254 ; gain = 223.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:45 . Memory (MB): peak = 1518.254 ; gain = 223.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:03:12 . Memory (MB): peak = 1613.582 ; gain = 318.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `AD7961__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `AD7961__GC0' done


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst' done


INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0' done


INFO: [Synth 8-5816] Retiming module `okCore`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okCore' done


INFO: [Synth 8-5816] Retiming module `okCoreHarness`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okCoreHarness' done


INFO: [Synth 8-5816] Retiming module `okHost__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okHost__GC0' done


INFO: [Synth 8-5816] Retiming module `top_level_module__GCB1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `top_level_module__GCB1' done


INFO: [Synth 8-5816] Retiming module `okPipeOut__5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okPipeOut__5' done


INFO: [Synth 8-5816] Retiming module `okPipeOut__6`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okPipeOut__6' done


INFO: [Synth 8-5816] Retiming module `okPipeOut`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okPipeOut' done


INFO: [Synth 8-5816] Retiming module `top_level_module__GCB4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `top_level_module__GCB4' done


INFO: [Synth 8-5816] Retiming module `okWireOut`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut' done


INFO: [Synth 8-5816] Retiming module `top_level_module__GCB5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `top_level_module__GCB5' done


INFO: [Synth 8-5816] Retiming module `top_level_module`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `top_level_module' done


INFO: [Synth 8-5816] Retiming module `okWireIn__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireIn__1' done


INFO: [Synth 8-5816] Retiming module `okTriggerIn__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okTriggerIn__1' done


INFO: [Synth 8-5816] Retiming module `okWireIn__2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireIn__2' done


INFO: [Synth 8-5816] Retiming module `okWireIn__3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireIn__3' done


INFO: [Synth 8-5816] Retiming module `okWireIn__4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireIn__4' done


INFO: [Synth 8-5816] Retiming module `okWireIn__5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireIn__5' done


INFO: [Synth 8-5816] Retiming module `okWireIn__6`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireIn__6' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5816] Retiming module `okWireOut__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__1' done


INFO: [Synth 8-5816] Retiming module `okTriggerOut__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okTriggerOut__1' done


INFO: [Synth 8-5816] Retiming module `okWireOut__2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__2' done


INFO: [Synth 8-5816] Retiming module `okWireOut__3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__3' done


INFO: [Synth 8-5816] Retiming module `okWireIn__14`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireIn__14' done


INFO: [Synth 8-5816] Retiming module `okWireOut__4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__4' done


INFO: [Synth 8-5816] Retiming module `okWireOut__5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__5' done


INFO: [Synth 8-5816] Retiming module `okWireOut__6`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__6' done


INFO: [Synth 8-5816] Retiming module `okWireOut__7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__7' done


INFO: [Synth 8-5816] Retiming module `okWireOut__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__8' done


INFO: [Synth 8-5816] Retiming module `okWireOut__9`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__9' done


INFO: [Synth 8-5816] Retiming module `okBTPipeOut__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okBTPipeOut__1' done


INFO: [Synth 8-5816] Retiming module `okBTPipeOut`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okBTPipeOut' done


INFO: [Synth 8-5816] Retiming module `okBTPipeIn`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okBTPipeIn' done


INFO: [Synth 8-5816] Retiming module `okWireOut__10`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__10' done


INFO: [Synth 8-5816] Retiming module `okWireOut__11`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__11' done


INFO: [Synth 8-5816] Retiming module `okRegisterBridge`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okRegisterBridge' done


INFO: [Synth 8-5816] Retiming module `okTriggerOut`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okTriggerOut' done


INFO: [Synth 8-5816] Retiming module `okWireOut__12`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__12' done


INFO: [Synth 8-5816] Retiming module `okWireOut__13`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__13' done


INFO: [Synth 8-5816] Retiming module `okWireOut__14`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireOut__14' done


INFO: [Synth 8-5816] Retiming module `okWireIn__15`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireIn__15' done


INFO: [Synth 8-5816] Retiming module `okWireIn__16`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireIn__16' done


INFO: [Synth 8-5816] Retiming module `okWireIn__17`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireIn__17' done


INFO: [Synth 8-5816] Retiming module `okWireIn__18`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireIn__18' done


INFO: [Synth 8-5816] Retiming module `okWireIn`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okWireIn' done


INFO: [Synth 8-5816] Retiming module `okPipeOut__4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `okPipeOut__4' done


INFO: [Synth 8-5816] Retiming module `top_level_module__GCB3_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `top_level_module__GCB3_tempName' done


INFO: [Synth 8-5816] Retiming module `top_level_module`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `top_level_module' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:48 ; elapsed = 00:04:13 . Memory (MB): peak = 1626.660 ; gain = 331.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:05 ; elapsed = 00:04:32 . Memory (MB): peak = 1633.324 ; gain = 338.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:06 ; elapsed = 00:04:33 . Memory (MB): peak = 1633.324 ; gain = 338.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:16 ; elapsed = 00:04:44 . Memory (MB): peak = 1633.324 ; gain = 338.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:16 ; elapsed = 00:04:44 . Memory (MB): peak = 1633.324 ; gain = 338.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:19 ; elapsed = 00:04:47 . Memory (MB): peak = 1633.324 ; gain = 338.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:19 ; elapsed = 00:04:47 . Memory (MB): peak = 1633.324 ; gain = 338.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |fifo_ADS8686           |         1|
|2     |fifo_w256_128_r32_1024 |         1|
|3     |fifo_w256_256_r128_512 |         1|
|4     |fifo_w128_512_r256_256 |         1|
|5     |fifo_w32_1024_r256_128 |         1|
|6     |ddr3_256_32            |         1|
|7     |clk_wiz_0              |         1|
|8     |blk_mem_gen_0          |         8|
|9     |mult_gen_0             |        16|
|10    |mult_gen_1             |         8|
|11    |fifo_i2c_pipe          |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen        |     1|
|2     |blk_mem_gen_0      |     7|
|9     |clk_wiz            |     1|
|10    |ddr3_256           |     1|
|11    |fifo_ADS8686       |     1|
|12    |fifo_i2c_pipe      |     1|
|13    |fifo_w128_512_r256 |     1|
|14    |fifo_w256_128_r32  |     1|
|15    |fifo_w256_256_r128 |     1|
|16    |fifo_w32_1024_r256 |     1|
|17    |mult_gen           |     1|
|18    |mult_gen_0         |    15|
|33    |mult_gen           |     1|
|34    |mult_gen_1         |     7|
|41    |BUFG               |     8|
|42    |CARRY4             |  1791|
|43    |DNA_PORT           |     1|
|44    |LUT1               |  2582|
|45    |LUT2               |  4515|
|46    |LUT3               |  1359|
|47    |LUT4               |  3195|
|48    |LUT5               |  1884|
|49    |LUT6               |  7193|
|51    |MMCME2_BASE        |     1|
|52    |MUXF7              |   315|
|53    |RAM128X1S          |     8|
|54    |RAM32M             |     4|
|55    |RAM64X1D           |    96|
|56    |RAMB18E1           |     2|
|58    |RAMB36E1           |     1|
|59    |FDCE               |  1440|
|60    |FDPE               |   189|
|61    |FDRE               | 23916|
|62    |FDSE               |    53|
|63    |IBUF               |     9|
|64    |IBUFDS             |     8|
|65    |IBUFG              |     1|
|66    |IBUFGDS            |     1|
|67    |IOBUF              |    45|
|68    |OBUF               |    72|
|69    |OBUFDS             |    12|
|70    |OBUFT              |     1|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:19 ; elapsed = 00:04:47 . Memory (MB): peak = 1633.324 ; gain = 338.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 556 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:46 ; elapsed = 00:04:33 . Memory (MB): peak = 1633.324 ; gain = 199.453
Synthesis Optimization Complete : Time (s): cpu = 00:03:19 ; elapsed = 00:04:49 . Memory (MB): peak = 1633.324 ; gain = 338.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.841 . Memory (MB): peak = 1633.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2335 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1672.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 45 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 96 instances

Synth Design complete, checksum: 43a11d3c
INFO: [Common 17-83] Releasing license: Synthesis
578 Infos, 493 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:37 ; elapsed = 00:05:08 . Memory (MB): peak = 1672.730 ; gain = 377.523
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/lopr5624/orserstim/fpga_XEM7310/fpga_XEM7310.runs/synth_1/top_level_module.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_level_module_utilization_synth.rpt -pb top_level_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 24 09:44:41 2022...
