// Seed: 2037217403
module module_0;
  assign id_1 = id_1;
  assign id_2 = id_1;
  supply0 id_3;
  integer id_4 = id_4 && 1;
  always if (-1) @(posedge 1);
  assign id_3 = -1;
endmodule
module module_1;
  wire id_1 = id_1, id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    output tri id_1,
    id_4,
    input tri1 id_2
);
  wire id_5;
  wire id_6;
  assign id_4 = id_4;
  wire id_7;
  id_8(
      1, id_2, id_1 == -1 & id_0
  );
  wire id_9;
  module_0 modCall_1 ();
  wire id_10;
endmodule
