# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab6_AXI_Stream.srcs/sources_1/ip/FP_recp/sim/FP_recp.vhd" \
"../../../../Lab6_AXI_Stream.srcs/sources_1/ip/FP_Log/sim/FP_Log.vhd" \

# Do not sort compile order
nosort
