{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567495067882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567495067887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  3 12:47:46 2019 " "Processing started: Tue Sep  3 12:47:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567495067887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567495067887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off E9_Demux -c E9_Demux " "Command: quartus_map --read_settings_files=on --write_settings_files=off E9_Demux -c E9_Demux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567495067887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567495068035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "E9_Demux.v 1 1 " "Found 1 design units, including 1 entities, in source file E9_Demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 E9_Demux " "Found entity 1: E9_Demux" {  } { { "E9_Demux.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab9/E9_Demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567495068101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567495068101 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sn E9_Demux.v(6) " "Verilog HDL error at E9_Demux.v(6): object \"sn\" is not declared" {  } { { "E9_Demux.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab9/E9_Demux.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1567495068101 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sn E9_Demux.v(7) " "Verilog HDL error at E9_Demux.v(7): object \"sn\" is not declared" {  } { { "E9_Demux.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab9/E9_Demux.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1567495068101 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sn E9_Demux.v(8) " "Verilog HDL error at E9_Demux.v(8): object \"sn\" is not declared" {  } { { "E9_Demux.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab9/E9_Demux.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1567495068101 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sn E9_Demux.v(10) " "Verilog HDL error at E9_Demux.v(10): object \"sn\" is not declared" {  } { { "E9_Demux.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab9/E9_Demux.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1567495068101 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sn E9_Demux.v(11) " "Verilog HDL error at E9_Demux.v(11): object \"sn\" is not declared" {  } { { "E9_Demux.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab9/E9_Demux.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1567495068101 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sn E9_Demux.v(12) " "Verilog HDL error at E9_Demux.v(12): object \"sn\" is not declared" {  } { { "E9_Demux.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab9/E9_Demux.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1567495068101 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sn E9_Demux.v(13) " "Verilog HDL error at E9_Demux.v(13): object \"sn\" is not declared" {  } { { "E9_Demux.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab9/E9_Demux.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1567495068101 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sn E9_Demux.v(14) " "Verilog HDL error at E9_Demux.v(14): object \"sn\" is not declared" {  } { { "E9_Demux.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab9/E9_Demux.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1567495068101 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sn E9_Demux.v(15) " "Verilog HDL error at E9_Demux.v(15): object \"sn\" is not declared" {  } { { "E9_Demux.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab9/E9_Demux.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1567495068102 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sn E9_Demux.v(16) " "Verilog HDL error at E9_Demux.v(16): object \"sn\" is not declared" {  } { { "E9_Demux.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments/Lab9/E9_Demux.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1567495068102 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567495068148 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep  3 12:47:48 2019 " "Processing ended: Tue Sep  3 12:47:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567495068148 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567495068148 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567495068148 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567495068148 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 0 s " "Quartus II Full Compilation was unsuccessful. 12 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567495068717 ""}
