// Seed: 4196998251
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1
);
  type_0 id_2 (id_1);
  logic id_3, id_4;
endmodule
`define pp_2 0
