Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Projects/HardWareProject/Hardware1_9733_9775/ifstage_tb_isim_beh.exe -prj /home/ise/Projects/HardWareProject/Hardware1_9733_9775/ifstage_tb_beh.prj work.ifstage_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/rom.v" into library work
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/PCregister.v" into library work
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/mux2to1.v" into library work
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ifstage.v" into library work
Analyzing Verilog file "/home/ise/Projects/HardWareProject/Hardware1_9733_9775/ifstage_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94928 KB
Fuse CPU Usage: 940 ms
Compiling module mux2to1
Compiling module PCregister
Compiling module rom
Compiling module ifstage
Compiling module ifstage_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable /home/ise/Projects/HardWareProject/Hardware1_9733_9775/ifstage_tb_isim_beh.exe
Fuse Memory Usage: 98056 KB
Fuse CPU Usage: 980 ms
GCC CPU Usage: 300 ms
