<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="duration_timer_tb.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab4_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab4_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab4_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab4_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab4_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab4_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab4_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab4_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab4_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab4_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab4_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab4_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab4_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab4_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab4_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab4_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab4_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab4_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab4_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab4_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab4_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab4_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab4_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab4_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab4_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab4_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab4_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab4_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab4_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab4_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab4_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab4_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab4_top_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="lab4_top_tb.fdo"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab4_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mcu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mcu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mcu.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="mcu_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="music_player.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="music_player.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="music_player.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="music_player.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="music_player_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="note_player_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="sine_reader_tb.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="song_reader.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="song_reader.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="song_reader.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="song_reader_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="song_rom.fdo"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1351305104" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1351305104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351487978" xil_pn:in_ck="6841099472525841134" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1351487978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ac97_if.v"/>
      <outfile xil_pn:name="beat_generator.v"/>
      <outfile xil_pn:name="brute_force_synchronizer.v"/>
      <outfile xil_pn:name="button_press_unit.v"/>
      <outfile xil_pn:name="codec_conditioner.v"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="duration_timer.v"/>
      <outfile xil_pn:name="duration_timer_tb.v"/>
      <outfile xil_pn:name="ff_lib.v"/>
      <outfile xil_pn:name="frequency_rom.v"/>
      <outfile xil_pn:name="lab4_top.v"/>
      <outfile xil_pn:name="lab4_top_tb.v"/>
      <outfile xil_pn:name="mcu.v"/>
      <outfile xil_pn:name="mcu_tb.v"/>
      <outfile xil_pn:name="music_player.v"/>
      <outfile xil_pn:name="music_player_tb.v"/>
      <outfile xil_pn:name="note_player.v"/>
      <outfile xil_pn:name="note_player_tb.v"/>
      <outfile xil_pn:name="one_pulse.v"/>
      <outfile xil_pn:name="sine_reader.v"/>
      <outfile xil_pn:name="sine_reader_tb.v"/>
      <outfile xil_pn:name="sine_rom.v"/>
      <outfile xil_pn:name="song_reader.v"/>
      <outfile xil_pn:name="song_reader_tb.v"/>
      <outfile xil_pn:name="song_rom.v"/>
    </transform>
    <transform xil_pn:end_ts="1351487990" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8154721421563241205" xil_pn:start_ts="1351487990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351487990" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="785941655438081891" xil_pn:start_ts="1351487990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351305104" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1904690387550387103" xil_pn:start_ts="1351305104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351487978" xil_pn:in_ck="6841099472525841134" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1351487978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ac97_if.v"/>
      <outfile xil_pn:name="beat_generator.v"/>
      <outfile xil_pn:name="brute_force_synchronizer.v"/>
      <outfile xil_pn:name="button_press_unit.v"/>
      <outfile xil_pn:name="codec_conditioner.v"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="duration_timer.v"/>
      <outfile xil_pn:name="duration_timer_tb.v"/>
      <outfile xil_pn:name="ff_lib.v"/>
      <outfile xil_pn:name="frequency_rom.v"/>
      <outfile xil_pn:name="lab4_top.v"/>
      <outfile xil_pn:name="lab4_top_tb.v"/>
      <outfile xil_pn:name="mcu.v"/>
      <outfile xil_pn:name="mcu_tb.v"/>
      <outfile xil_pn:name="music_player.v"/>
      <outfile xil_pn:name="music_player_tb.v"/>
      <outfile xil_pn:name="note_player.v"/>
      <outfile xil_pn:name="note_player_tb.v"/>
      <outfile xil_pn:name="one_pulse.v"/>
      <outfile xil_pn:name="sine_reader.v"/>
      <outfile xil_pn:name="sine_reader_tb.v"/>
      <outfile xil_pn:name="sine_rom.v"/>
      <outfile xil_pn:name="song_reader.v"/>
      <outfile xil_pn:name="song_reader_tb.v"/>
      <outfile xil_pn:name="song_rom.v"/>
    </transform>
    <transform xil_pn:end_ts="1351487991" xil_pn:in_ck="6841099472525841134" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-6309039778665167184" xil_pn:start_ts="1351487990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="song_reader_tb.fdo"/>
    </transform>
    <transform xil_pn:end_ts="1351485224" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1351485224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351485224" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6204585464414154138" xil_pn:start_ts="1351485224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351485224" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1904690387550387103" xil_pn:start_ts="1351485224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351485224" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1351485224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351485224" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5186055222567206164" xil_pn:start_ts="1351485224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351485224" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1351485224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351485224" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6881275188856160939" xil_pn:start_ts="1351485224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351488091" xil_pn:in_ck="-948855998280634810" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-7723204210137850073" xil_pn:start_ts="1351488076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab4_top.lso"/>
      <outfile xil_pn:name="lab4_top.ngc"/>
      <outfile xil_pn:name="lab4_top.ngr"/>
      <outfile xil_pn:name="lab4_top.prj"/>
      <outfile xil_pn:name="lab4_top.stx"/>
      <outfile xil_pn:name="lab4_top.syr"/>
      <outfile xil_pn:name="lab4_top.xst"/>
      <outfile xil_pn:name="lab4_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1351485236" xil_pn:in_ck="5611736326813690593" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893872735013271" xil_pn:start_ts="1351485236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351488096" xil_pn:in_ck="-6753716826062006268" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7422844281912774806" xil_pn:start_ts="1351488091">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab4_top.bld"/>
      <outfile xil_pn:name="lab4_top.ngd"/>
      <outfile xil_pn:name="lab4_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1351488140" xil_pn:in_ck="1265639580123169405" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="6733564432430981316" xil_pn:start_ts="1351488096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab4_top.pcf"/>
      <outfile xil_pn:name="lab4_top_map.map"/>
      <outfile xil_pn:name="lab4_top_map.mrp"/>
      <outfile xil_pn:name="lab4_top_map.ncd"/>
      <outfile xil_pn:name="lab4_top_map.ngm"/>
      <outfile xil_pn:name="lab4_top_map.xrpt"/>
      <outfile xil_pn:name="lab4_top_summary.xml"/>
      <outfile xil_pn:name="lab4_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1351488195" xil_pn:in_ck="-4619164085820123242" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4097515898943074650" xil_pn:start_ts="1351488140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab4_top.ncd"/>
      <outfile xil_pn:name="lab4_top.pad"/>
      <outfile xil_pn:name="lab4_top.par"/>
      <outfile xil_pn:name="lab4_top.ptwx"/>
      <outfile xil_pn:name="lab4_top.unroutes"/>
      <outfile xil_pn:name="lab4_top.xpi"/>
      <outfile xil_pn:name="lab4_top_pad.csv"/>
      <outfile xil_pn:name="lab4_top_pad.txt"/>
      <outfile xil_pn:name="lab4_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1351488227" xil_pn:in_ck="5611736326813682968" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="714238716667002246" xil_pn:start_ts="1351488195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab4_top.bgn"/>
      <outfile xil_pn:name="lab4_top.bit"/>
      <outfile xil_pn:name="lab4_top.drc"/>
      <outfile xil_pn:name="lab4_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1351488414" xil_pn:in_ck="5611736326813670114" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7814804799388247210" xil_pn:start_ts="1351488413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351488195" xil_pn:in_ck="2465152490843773945" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1351488179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab4_top.twr"/>
      <outfile xil_pn:name="lab4_top.twx"/>
    </transform>
  </transforms>

</generated_project>
