`timescale 1ns / 1ps
module testbenchlab3;
    reg x;
    reg clk;
    reg clrn;
    wire a,b,c,d,e,f,g;
    initial begin
    clk <= 1;
    clrn <= 1'b0;
    x <= 1'b1;
    end
    
    initial
    #1 clrn<=1'b1;
    
    initial
    #17 x <= 1'b0;

    always begin
    #1 clk<=~clk;
    end
    
    wire [2:0] q;
    wire [2:0] ns;
    
    dff_3 dff(ns, clk, clrn, q);
    statemachine sm(x, q, a, b, c, d, e, f, g, ns);
endmodule
