* D:\General Data\Files\Projects\1) Major Projects\SOAR PMB REV 2\Code\SOAR_PMB_Rev_2\SPICE SIMS\Switching Logic.asc
* Generated by LTspice 24.1.4 for Windows.
V§UMBILICAL N012 0 PULSE(0 48 0 400m 20m 100m 5 1)
V§BATT_1 N011 0 PULSE(0 16.8 20m 100m 500u 500m 5 1)
V§BATT_2 N009 0 PULSE(0 16.8 0 20u 0.1 10 11 1)
R1 UMBILICAL Umbilical_comparator 10000
R2 Umbilical_comparator 0 20000
A2 Umbilical_gate_control_signal 0 0 0 N019 0 BATT_1_gate_control_signal 0 OR Vhigh = 5, Td = 33n
A4 Umbilical_gate_control_signal 0 N021 0 N024 0 BATT_2_gate_control_signal 0 OR Vhigh = 5, Td = 200n
A5 N019 0 0 0 0 N021 0 0 BUF Vhigh = 5
C1 N010 0 500nf
C2 N008 0 500n
A7 BATT_2_comparator LOGIC_POWER 0 0 0 N024 0 0 SCHMITT Trise=1u, Vhigh = 5, Vt = 0.1, Vh = 0.05
A8 BATT_1_comparator LOGIC_POWER 0 0 0 N019 0 0 SCHMITT Trise=1u, Vhigh = 5, Vt = 0.1, Vh = 0.05
A9 Umbilical_comparator LOGIC_POWER 0 0 0 0 Umbilical_gate_control_signal 0 SCHMITT Trise=1u, Vhigh = 5, Vt = 0.1, Vh = 0.05, Td = 10n
R8 Umbilical_comparator N008 10000
B§UMBILICAL_Noise UMBILICAL N012 V=white(2e4*time) / 13
BATT_1_Noise BATT_1 N011 V=white(2e4*time) / 13
BATT_2_Noise BATT_2 N009 V=white(2e4*time) / 13
R3 BATT_1 BATT_1_comparator 10000
R4 BATT_1_comparator 0 20000
C3 N014 0 500n
R5 BATT_1_comparator N014 10000
R6 BATT_2 BATT_2_comparator 10000
R12 BATT_2_comparator 0 20000
C4 N018 0 250n
R13 BATT_2_comparator N018 5000
C7 N028 0 1n
C8 LOGIC_POWER 0 4.7µ Rser=1.5m
X§U1 LDO_POWER LOGIC_POWER LDO_POWER N028 LOGIC_POWER 0 ADM7170-5.0
R9 N010 0 10000
A3 N002 N004 0 0 0 N005 0 0 SCHMITT Trise=1u, Vhigh = 5, Vt = 0.1, Vh = 0.05, Vlow = -10
R16 N001 N002 10000
R17 N002 0 9000
R18 N003 N004 5000
R19 N004 0 20000
C9 N004 0 1µ
M1 N007 N005 LOGIC_POWER LOGIC_POWER PMOS
C10 N005 0 1p
A6 Umbilical_gate_signal BATT_1_gate_signal BATT_2_gate_signal 0 0 0 N001 0 AND Vhigh = 2
D5 N007 BATT_2_gate_signal D
D6 N007 BATT_1_gate_signal D
D7 N007 Umbilical_gate_signal D
R20 N007 0 15000
R21 N005 0 1000
D11 N001 N003 D
D3 N013 N010 D
R14 BATT_1_gate_control_signal BATT_1 10000
R24 BATT_2_gate_control_signal BATT_2 10000
D1 UMBILICAL LDO_POWER D
D2 BATT_1 LDO_POWER D
D4 BATT_2 LDO_POWER D
D10 N020 N016 BZX84C8V2L
V1 N015 0 48
R25 N016 N015 10000
Q1 N020 N022 0 0 NPN
V2 N023 0 PULSE(0 5 0.2 10u 10u 0.2)
R26 N023 N022 1000
C11 N017 0 25n
R27 N017 0 10000
R28 N017 N016 1000
R29 N022 0 10000
R30 N006 NC_18 220
C12 N006 0 25n
R31 N006 0 10000
R7 N025 UMBILICAL_GATE 1000
C5 UMBILICAL_GATE 0 10n
D8 N026 N025 BZX84C8V2L
Q2 N026 N027 0 0 NPN
R15 Umbilical_gate_control_signal N027 1000
R22 N027 0 10000
R11 N025 UMBILICAL 5000
R32 UMBILICAL UMBILICAL_GATE 10e5
.model D D
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.mos
.tran 1
* Something with small voltage drop to fully act as a high side switch
* Extra pull up resistors so the gate wont be floating if it is disconected somehow
* Diodes to get a gradual turn on (for delaying purposes)
* .tran 1
* Need to switch all the output signals to not invert the signal
.lib ADM7170-5.0.sub
.backanno
.end
