`timescale 1 ns / 1 ps
module soc_interconnect (
    input  logic        clk,
    input  logic        resetn,
    input  logic        mem_valid,
    input  logic        mem_instr,
    output logic        mem_ready,
    input  logic [31:0] mem_addr,
    input  logic [31:0] mem_wdata,
    input  logic [ 3:0] mem_wstrb,
    output logic [31:0] mem_rdata,
    output logic        ram_valid,
    input  logic        ram_ready,
    input  logic [31:0] ram_rdata,
    output logic        uart_valid,
    input  logic        uart_ready,
    input  logic [31:0] uart_rdata,
    output logic        img_bram_valid,
    input  logic        img_bram_ready,
    input  logic [31:0] img_bram_rdata,
    output logic        out_bram_valid,
    input  logic        out_bram_ready,
    input  logic [31:0] out_bram_rdata,
    output logic        mac_ctrl_valid,
    input  logic        mac_ctrl_ready,
    input  logic [31:0] mac_ctrl_rdata,
    output logic        gpio_valid,
    input  logic        gpio_ready,
    input  logic [31:0] gpio_rdata,
    output logic        class_weight_valid
);
    logic sel_ram;
    logic sel_uart;
    logic sel_img_bram;
    logic sel_out_bram;
    logic sel_mac_ctrl;
    logic sel_gpio;
    logic sel_class_weight;
    assign sel_ram      = (mem_addr[31:28] == 4'h0); // Selects RAM
    assign sel_uart     = (mem_addr[31:28] == 4'h1); // Selects UART
    assign sel_img_bram = (mem_addr[31:28] == 4'h2); // Selects Image Port
    assign sel_out_bram = (mem_addr[31:28] == 4'h3); // Selects Result
    assign sel_mac_ctrl = (mem_addr[31:28] == 4'h4); // Selects Convolution Control
    assign sel_gpio     = (mem_addr[31:28] == 4'h5); // Selects GPIO
    assign sel_class_weight = (mem_addr[31:28] == 4'h6); // Selects Dense Weights
    assign ram_valid      = mem_valid & sel_ram;
    assign uart_valid     = mem_valid & sel_uart;
    assign img_bram_valid = mem_valid & sel_img_bram;
    assign out_bram_valid = mem_valid & sel_out_bram;
    assign mac_ctrl_valid = mem_valid & sel_mac_ctrl;
    assign gpio_valid     = mem_valid & sel_gpio;
    assign class_weight_valid = mem_valid & sel_class_weight;
    always_comb begin
        mem_ready = 1'b0;
        if (sel_ram)      mem_ready = ram_ready;
        if (sel_uart)     mem_ready = uart_ready;
        if (sel_img_bram) mem_ready = img_bram_ready;
        if (sel_out_bram) mem_ready = out_bram_ready;
        if (sel_mac_ctrl) mem_ready = mac_ctrl_ready;
        if (sel_gpio)     mem_ready = gpio_ready;
        if (sel_class_weight) mem_ready = 1'b1;
    end
    always_comb begin
        mem_rdata = 32'h0;
        if (sel_ram)      mem_rdata = ram_rdata;
        if (sel_uart)     mem_rdata = uart_rdata;
        if (sel_img_bram) mem_rdata = img_bram_rdata;
        if (sel_out_bram) mem_rdata = out_bram_rdata;
        if (sel_mac_ctrl) mem_rdata = mac_ctrl_rdata;
        if (sel_gpio)     mem_rdata = gpio_rdata;
    end
endmodule
