<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='325' ll='327' type='unsigned int llvm::TargetRegisterInfo::getSpillAlignment(const llvm::TargetRegisterClass &amp; RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='323'>/// Return the minimum required alignment in bytes for a spill slot for
  /// a register of this class.</doc>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='435' u='c' c='_ZL27assignCalleeSavedSpillSlotsRN4llvm15MachineFunctionERKNS_9BitVectorERjS5_'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='257' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='468' u='c' c='_ZN4llvm12RegScavenger5spillEjRKNS_19TargetRegisterClassEiNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='96' u='c' c='_ZN4llvm10VirtRegMap15createSpillSlotEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='2138' u='c' c='_ZNK4llvm20AArch64FrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='2025' u='c' c='_ZNK4llvm16ARMFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1531' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='881' u='c' c='_ZNK4llvm16HexagonInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis2711428'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='947' u='c' c='_ZNK4llvm16HexagonInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis5447488'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMachineFunction.cpp' l='317' u='c' c='_ZN4llvm16MipsFunctionInfo14createISRRegFIEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsMachineFunction.cpp' l='340' u='c' c='_ZN4llvm16MipsFunctionInfo20getMoveF64ViaSpillFIEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='967' u='c' c='_ZNK4llvm19MipsSEFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='998' u='c' c='_ZNK4llvm19MipsSEFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2027' u='c' c='_ZNK4llvm16X86FrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreFrameLowering.cpp' l='585' u='c' c='_ZNK4llvm18XCoreFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreMachineFunctionInfo.cpp' l='46' u='c' c='_ZN4llvm17XCoreFunctionInfo17createLRSpillSlotERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreMachineFunctionInfo.cpp' l='60' u='c' c='_ZN4llvm17XCoreFunctionInfo17createFPSpillSlotERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreMachineFunctionInfo.cpp' l='73' u='c' c='_ZN4llvm17XCoreFunctionInfo17createEHSpillSlotERNS_15MachineFunctionE'/>
