<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: SCU_GENERAL_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structSCU__GENERAL__TypeDef.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SCU_GENERAL_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>System Control Unit (SCU_GENERAL)  
 <a href="structSCU__GENERAL__TypeDef.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8b9675dd7136397c914bbe583389a525"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a8b9675dd7136397c914bbe583389a525">ID</a></td></tr>
<tr class="separator:a8b9675dd7136397c914bbe583389a525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984a941145944b516d07dfa27f1a93c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a984a941145944b516d07dfa27f1a93c9">IDCHIP</a></td></tr>
<tr class="separator:a984a941145944b516d07dfa27f1a93c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac056635fb54232ff8a417e22d93ed843"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#ac056635fb54232ff8a417e22d93ed843">IDMANUF</a></td></tr>
<tr class="separator:ac056635fb54232ff8a417e22d93ed843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7685e1507b063ba485f82afa13c47c61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a7685e1507b063ba485f82afa13c47c61">RESERVED</a></td></tr>
<tr class="separator:a7685e1507b063ba485f82afa13c47c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676749c0d0bd476281f37255da767717"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a676749c0d0bd476281f37255da767717">STCON</a></td></tr>
<tr class="separator:a676749c0d0bd476281f37255da767717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d87326480c4a703ee6de5262b84fa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a49d87326480c4a703ee6de5262b84fa6">RESERVED1</a> [6]</td></tr>
<tr class="separator:a49d87326480c4a703ee6de5262b84fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024a1d418c1d629114bc2f3d92065439"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a024a1d418c1d629114bc2f3d92065439">GPR</a> [2]</td></tr>
<tr class="separator:a024a1d418c1d629114bc2f3d92065439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32cfa43baeb2e28bcefc28e33449cd34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a32cfa43baeb2e28bcefc28e33449cd34">RESERVED2</a> [6]</td></tr>
<tr class="separator:a32cfa43baeb2e28bcefc28e33449cd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1947c4b33547891ea01c37fcc5d5eb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#ab1947c4b33547891ea01c37fcc5d5eb7">CCUCON</a></td></tr>
<tr class="separator:ab1947c4b33547891ea01c37fcc5d5eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55814c110a9c74482d5ad6bbe1bc64e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a55814c110a9c74482d5ad6bbe1bc64e4">RESERVED3</a> [15]</td></tr>
<tr class="separator:a55814c110a9c74482d5ad6bbe1bc64e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa20f95c042a98e9f81d76afe34137c2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#aa20f95c042a98e9f81d76afe34137c2e">DTSCON</a></td></tr>
<tr class="separator:aa20f95c042a98e9f81d76afe34137c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074d568c493799712d0da4f4eee5dcc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a074d568c493799712d0da4f4eee5dcc6">DTSSTAT</a></td></tr>
<tr class="separator:a074d568c493799712d0da4f4eee5dcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953ced6e030adbe2990d1dcf061ddfe5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a953ced6e030adbe2990d1dcf061ddfe5">RESERVED4</a> [2]</td></tr>
<tr class="separator:a953ced6e030adbe2990d1dcf061ddfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a213e2f33912b3f32041c703e6a409863"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a213e2f33912b3f32041c703e6a409863">SDMMCDEL</a></td></tr>
<tr class="separator:a213e2f33912b3f32041c703e6a409863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08941349fa27428a5865dc0119d255e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#ab08941349fa27428a5865dc0119d255e">GORCEN</a> [2]</td></tr>
<tr class="separator:ab08941349fa27428a5865dc0119d255e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbfc4f122d9fc009240c32bd3fb3e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#abdbfc4f122d9fc009240c32bd3fb3e75">RESERVED5</a> [7]</td></tr>
<tr class="separator:abdbfc4f122d9fc009240c32bd3fb3e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1ec30ff4f985c6dd54b931b82d80aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a2f1ec30ff4f985c6dd54b931b82d80aa">MIRRSTS</a></td></tr>
<tr class="separator:a2f1ec30ff4f985c6dd54b931b82d80aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29713b083efd80586b324381e4b48664"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a29713b083efd80586b324381e4b48664">RMACR</a></td></tr>
<tr class="separator:a29713b083efd80586b324381e4b48664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640600f2d6a8f1aea99af1bc0b7daeb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__GENERAL__TypeDef.html#a640600f2d6a8f1aea99af1bc0b7daeb8">RMDATA</a></td></tr>
<tr class="separator:a640600f2d6a8f1aea99af1bc0b7daeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01003">1003</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ab1947c4b33547891ea01c37fcc5d5eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1947c4b33547891ea01c37fcc5d5eb7">&#9670;&nbsp;</a></span>CCUCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_GENERAL_TypeDef::CCUCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000404C) CCU Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01012">1012</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa20f95c042a98e9f81d76afe34137c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa20f95c042a98e9f81d76afe34137c2e">&#9670;&nbsp;</a></span>DTSCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_GENERAL_TypeDef::DTSCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000408C) Die Temperature Sensor Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01014">1014</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a074d568c493799712d0da4f4eee5dcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074d568c493799712d0da4f4eee5dcc6">&#9670;&nbsp;</a></span>DTSSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_GENERAL_TypeDef::DTSSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004090) Die Temperature Sensor Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01015">1015</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab08941349fa27428a5865dc0119d255e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab08941349fa27428a5865dc0119d255e">&#9670;&nbsp;</a></span>GORCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_GENERAL_TypeDef::GORCEN[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x500040A0) Out of Range Comparator Enable Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01018">1018</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a024a1d418c1d629114bc2f3d92065439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024a1d418c1d629114bc2f3d92065439">&#9670;&nbsp;</a></span>GPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_GENERAL_TypeDef::GPR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000402C) General Purpose Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01010">1010</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a8b9675dd7136397c914bbe583389a525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b9675dd7136397c914bbe583389a525">&#9670;&nbsp;</a></span>ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_GENERAL_TypeDef::ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50004000) SCU_GENERAL Structure <br  />
 (@ 0x50004000) SCU Module ID Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01004">1004</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a984a941145944b516d07dfa27f1a93c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a984a941145944b516d07dfa27f1a93c9">&#9670;&nbsp;</a></span>IDCHIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_GENERAL_TypeDef::IDCHIP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004004) Chip ID Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01005">1005</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac056635fb54232ff8a417e22d93ed843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac056635fb54232ff8a417e22d93ed843">&#9670;&nbsp;</a></span>IDMANUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_GENERAL_TypeDef::IDMANUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004008) Manufactory ID Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01006">1006</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2f1ec30ff4f985c6dd54b931b82d80aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f1ec30ff4f985c6dd54b931b82d80aa">&#9670;&nbsp;</a></span>MIRRSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_GENERAL_TypeDef::MIRRSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x500040C4) Mirror Write Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01020">1020</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7685e1507b063ba485f82afa13c47c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7685e1507b063ba485f82afa13c47c61">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_GENERAL_TypeDef::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01007">1007</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a49d87326480c4a703ee6de5262b84fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d87326480c4a703ee6de5262b84fa6">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_GENERAL_TypeDef::RESERVED1[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01009">1009</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a32cfa43baeb2e28bcefc28e33449cd34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32cfa43baeb2e28bcefc28e33449cd34">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_GENERAL_TypeDef::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01011">1011</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a55814c110a9c74482d5ad6bbe1bc64e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55814c110a9c74482d5ad6bbe1bc64e4">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_GENERAL_TypeDef::RESERVED3[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01013">1013</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a953ced6e030adbe2990d1dcf061ddfe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a953ced6e030adbe2990d1dcf061ddfe5">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_GENERAL_TypeDef::RESERVED4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01016">1016</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="abdbfc4f122d9fc009240c32bd3fb3e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbfc4f122d9fc009240c32bd3fb3e75">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_GENERAL_TypeDef::RESERVED5[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01019">1019</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a29713b083efd80586b324381e4b48664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29713b083efd80586b324381e4b48664">&#9670;&nbsp;</a></span>RMACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_GENERAL_TypeDef::RMACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x500040C8) Retention Memory Access Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01021">1021</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a640600f2d6a8f1aea99af1bc0b7daeb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640600f2d6a8f1aea99af1bc0b7daeb8">&#9670;&nbsp;</a></span>RMDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_GENERAL_TypeDef::RMDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x500040CC) Retention Memory Access Data Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01022">1022</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a213e2f33912b3f32041c703e6a409863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a213e2f33912b3f32041c703e6a409863">&#9670;&nbsp;</a></span>SDMMCDEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_GENERAL_TypeDef::SDMMCDEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000409C) SD-MMC Delay Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01017">1017</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a676749c0d0bd476281f37255da767717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676749c0d0bd476281f37255da767717">&#9670;&nbsp;</a></span>STCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_GENERAL_TypeDef::STCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004010) Startup Configuration Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01008">1008</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
