;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Control_control_decode : 
  module Control_control_decode : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip R_type : UInt<1>, flip Load : UInt<1>, flip S_type : UInt<1>, flip SB_type : UInt<1>, flip I_type : UInt<1>, flip JALR : UInt<1>, flip JAL : UInt<1>, flip LUI : UInt<1>, flip AUIPC : UInt<1>, RegWrite : UInt<1>, MemWrite : UInt<1>, branch : UInt<1>, MemtoReg : UInt<1>, operand_A_sel : UInt<2>, operand_B_sel : UInt<1>, ALUoperation : UInt<3>, extend_sel : UInt<2>, Next_pc : UInt<2>}
    
    node _T = eq(io.R_type, UInt<1>("h01")) @[Control_control_decode.scala 33:32]
    when _T : @[Control_control_decode.scala 33:40]
      io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 34:37]
      io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 35:37]
      io.branch <= UInt<1>("h00") @[Control_control_decode.scala 36:35]
      io.MemtoReg <= UInt<1>("h01") @[Control_control_decode.scala 37:37]
      io.operand_A_sel <= UInt<1>("h00") @[Control_control_decode.scala 38:42]
      io.operand_B_sel <= UInt<1>("h00") @[Control_control_decode.scala 39:42]
      io.ALUoperation <= UInt<1>("h00") @[Control_control_decode.scala 40:41]
      io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 41:39]
      io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 42:36]
      skip @[Control_control_decode.scala 33:40]
    else : @[Control_control_decode.scala 43:44]
      node _T_1 = eq(io.Load, UInt<1>("h01")) @[Control_control_decode.scala 43:36]
      when _T_1 : @[Control_control_decode.scala 43:44]
        io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 44:37]
        io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 45:37]
        io.branch <= UInt<1>("h00") @[Control_control_decode.scala 46:35]
        io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 47:37]
        io.operand_A_sel <= UInt<1>("h00") @[Control_control_decode.scala 48:42]
        io.operand_B_sel <= UInt<1>("h01") @[Control_control_decode.scala 49:42]
        io.ALUoperation <= UInt<3>("h04") @[Control_control_decode.scala 50:41]
        io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 51:39]
        io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 52:36]
        skip @[Control_control_decode.scala 43:44]
      else : @[Control_control_decode.scala 53:46]
        node _T_2 = eq(io.S_type, UInt<1>("h01")) @[Control_control_decode.scala 53:38]
        when _T_2 : @[Control_control_decode.scala 53:46]
          io.RegWrite <= UInt<1>("h00") @[Control_control_decode.scala 54:37]
          io.MemWrite <= UInt<1>("h01") @[Control_control_decode.scala 55:37]
          io.branch <= UInt<1>("h00") @[Control_control_decode.scala 56:35]
          io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 57:37]
          io.operand_A_sel <= UInt<1>("h00") @[Control_control_decode.scala 58:42]
          io.operand_B_sel <= UInt<1>("h01") @[Control_control_decode.scala 59:42]
          io.ALUoperation <= UInt<3>("h05") @[Control_control_decode.scala 60:41]
          io.extend_sel <= UInt<2>("h02") @[Control_control_decode.scala 61:39]
          io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 62:36]
          skip @[Control_control_decode.scala 53:46]
        else : @[Control_control_decode.scala 63:47]
          node _T_3 = eq(io.SB_type, UInt<1>("h01")) @[Control_control_decode.scala 63:39]
          when _T_3 : @[Control_control_decode.scala 63:47]
            io.RegWrite <= UInt<1>("h00") @[Control_control_decode.scala 64:37]
            io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 65:37]
            io.branch <= UInt<1>("h01") @[Control_control_decode.scala 66:35]
            io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 67:37]
            io.operand_A_sel <= UInt<1>("h00") @[Control_control_decode.scala 68:42]
            io.operand_B_sel <= UInt<1>("h00") @[Control_control_decode.scala 69:42]
            io.ALUoperation <= UInt<2>("h02") @[Control_control_decode.scala 70:41]
            io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 71:39]
            io.Next_pc <= UInt<1>("h01") @[Control_control_decode.scala 72:36]
            skip @[Control_control_decode.scala 63:47]
          else : @[Control_control_decode.scala 73:46]
            node _T_4 = eq(io.I_type, UInt<1>("h01")) @[Control_control_decode.scala 73:38]
            when _T_4 : @[Control_control_decode.scala 73:46]
              io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 74:37]
              io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 75:37]
              io.branch <= UInt<1>("h00") @[Control_control_decode.scala 76:35]
              io.MemtoReg <= UInt<1>("h01") @[Control_control_decode.scala 77:37]
              io.operand_A_sel <= UInt<1>("h00") @[Control_control_decode.scala 78:42]
              io.operand_B_sel <= UInt<1>("h01") @[Control_control_decode.scala 79:42]
              io.ALUoperation <= UInt<1>("h01") @[Control_control_decode.scala 80:41]
              io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 81:39]
              io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 82:36]
              skip @[Control_control_decode.scala 73:46]
            else : @[Control_control_decode.scala 83:44]
              node _T_5 = eq(io.JALR, UInt<1>("h01")) @[Control_control_decode.scala 83:36]
              when _T_5 : @[Control_control_decode.scala 83:44]
                io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 84:37]
                io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 85:37]
                io.branch <= UInt<1>("h00") @[Control_control_decode.scala 86:35]
                io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 87:37]
                io.operand_A_sel <= UInt<2>("h02") @[Control_control_decode.scala 88:42]
                io.operand_B_sel <= UInt<1>("h00") @[Control_control_decode.scala 89:42]
                io.ALUoperation <= UInt<2>("h03") @[Control_control_decode.scala 90:41]
                io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 91:39]
                io.Next_pc <= UInt<2>("h03") @[Control_control_decode.scala 92:36]
                skip @[Control_control_decode.scala 83:44]
              else : @[Control_control_decode.scala 93:43]
                node _T_6 = eq(io.JAL, UInt<1>("h01")) @[Control_control_decode.scala 93:35]
                when _T_6 : @[Control_control_decode.scala 93:43]
                  io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 94:37]
                  io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 95:37]
                  io.branch <= UInt<1>("h00") @[Control_control_decode.scala 96:35]
                  io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 97:37]
                  io.operand_A_sel <= UInt<2>("h02") @[Control_control_decode.scala 98:42]
                  io.operand_B_sel <= UInt<1>("h00") @[Control_control_decode.scala 99:42]
                  io.ALUoperation <= UInt<2>("h03") @[Control_control_decode.scala 100:41]
                  io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 101:39]
                  io.Next_pc <= UInt<2>("h02") @[Control_control_decode.scala 102:36]
                  skip @[Control_control_decode.scala 93:43]
                else : @[Control_control_decode.scala 103:43]
                  node _T_7 = eq(io.LUI, UInt<1>("h01")) @[Control_control_decode.scala 103:35]
                  when _T_7 : @[Control_control_decode.scala 103:43]
                    io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 104:37]
                    io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 105:37]
                    io.branch <= UInt<1>("h00") @[Control_control_decode.scala 106:35]
                    io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 107:37]
                    io.operand_A_sel <= UInt<2>("h03") @[Control_control_decode.scala 108:42]
                    io.operand_B_sel <= UInt<1>("h01") @[Control_control_decode.scala 109:42]
                    io.ALUoperation <= UInt<3>("h06") @[Control_control_decode.scala 110:41]
                    io.extend_sel <= UInt<1>("h01") @[Control_control_decode.scala 111:39]
                    io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 112:36]
                    skip @[Control_control_decode.scala 103:43]
                  else : @[Control_control_decode.scala 113:45]
                    node _T_8 = eq(io.AUIPC, UInt<1>("h01")) @[Control_control_decode.scala 113:37]
                    when _T_8 : @[Control_control_decode.scala 113:45]
                      io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 114:37]
                      io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 115:37]
                      io.branch <= UInt<1>("h00") @[Control_control_decode.scala 116:35]
                      io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 117:37]
                      io.operand_A_sel <= UInt<2>("h02") @[Control_control_decode.scala 118:42]
                      io.operand_B_sel <= UInt<1>("h00") @[Control_control_decode.scala 119:42]
                      io.ALUoperation <= UInt<3>("h06") @[Control_control_decode.scala 120:41]
                      io.extend_sel <= UInt<2>("h02") @[Control_control_decode.scala 121:39]
                      io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 122:36]
                      skip @[Control_control_decode.scala 113:45]
                    else : @[Control_control_decode.scala 123:28]
                      io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 124:37]
                      io.branch <= UInt<1>("h00") @[Control_control_decode.scala 125:35]
                      io.RegWrite <= UInt<1>("h00") @[Control_control_decode.scala 126:37]
                      io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 127:37]
                      io.ALUoperation <= UInt<1>("h00") @[Control_control_decode.scala 128:41]
                      io.operand_A_sel <= UInt<1>("h00") @[Control_control_decode.scala 129:42]
                      io.operand_B_sel <= UInt<1>("h00") @[Control_control_decode.scala 130:42]
                      io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 131:39]
                      io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 132:36]
                      skip @[Control_control_decode.scala 123:28]
    
