;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @121, 103
	MOV 4, 18
	JMZ 40, 180
	SUB 4, 18
	MOV 4, 18
	JMN @4, 46
	DAT #400, #800
	SUB 4, 18
	SLT -207, <-120
	JMZ -1, @-26
	SUB -0, @4
	MOV 4, 18
	ADD #4, 46
	JMP <-0, 4
	JMP 0, #2
	SPL @0, #3
	JMZ -1, @-26
	SUB @-120, <-100
	MOV 4, 18
	SUB @121, 103
	SUB @121, 106
	SPL <300, 96
	SUB @-127, 100
	SUB @-127, 107
	SUB @-127, 107
	SPL <300, 96
	ADD 210, 60
	JMZ -1, @-26
	MOV 4, 18
	MOV 4, 18
	SUB @121, 103
	JMZ -1, @-26
	MOV 4, 18
	SUB @121, 103
	SUB -0, @4
	SLT 5, <-35
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <802
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
