Verilator Tree Dump (format 0x3900) from <e1579> to <e1722>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561b70c0 <e1120> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0x5555561b8b60 <e1388> {c1ai}  MultiFunctionShiftRegister_NegEdge_8Bit -> MultiFunctionShiftRegister_NegEdge_8Bit [scopep=0x5555561b2010]
    1:2: VAR 0x5555561b73d0 <e1124> {c2al} @dt=0x5555561aecd0@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b7770 <e1129> {c3al} @dt=0x5555561aecd0@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b7b10 <e1135> {c4ar} @dt=0x55555619a650@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b7eb0 <e1141> {c5ar} @dt=0x55555619b6d0@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561bd530 <e1435> {c2al} @dt=0x5555561aecd0@(G/w1)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__clk [VSTATIC]  PORT
    1:2: VAR 0x5555561bd6b0 <e570> {c3al} @dt=0x5555561aecd0@(G/w1)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__inp [VSTATIC]  PORT
    1:2: VAR 0x5555561bd830 <e578> {c4ar} @dt=0x55555619a650@(G/w3)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__sel [VSTATIC]  PORT
    1:2: VAR 0x5555561bd9b0 <e586> {c5ar} @dt=0x55555619b6d0@(G/w8)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__D [VSTATIC]  PORT
    1:2: VAR 0x5555561bdb30 <e962> {c6aw} @dt=0x55555619b6d0@(G/w8)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__Q [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561b8c70 <e1582#> {c1ai}
    1:2:2: SCOPE 0x5555561b2010 <e1580#> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561b70c0]
    1:2:2:1: VARSCOPE 0x5555561b2110 <e1584#> {c2al} @dt=0x5555561aecd0@(G/w1)  TOP->clk -> VAR 0x5555561b73d0 <e1124> {c2al} @dt=0x5555561aecd0@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b21f0 <e1587#> {c3al} @dt=0x5555561aecd0@(G/w1)  TOP->inp -> VAR 0x5555561b7770 <e1129> {c3al} @dt=0x5555561aecd0@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b22d0 <e1590#> {c4ar} @dt=0x55555619a650@(G/w3)  TOP->sel -> VAR 0x5555561b7b10 <e1135> {c4ar} @dt=0x55555619a650@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b23b0 <e1593#> {c5ar} @dt=0x55555619b6d0@(G/w8)  TOP->D -> VAR 0x5555561b7eb0 <e1141> {c5ar} @dt=0x55555619b6d0@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b3350 <e1603#> {c2al} @dt=0x5555561aecd0@(G/w1)  TOP->MultiFunctionShiftRegister_NegEdge_8Bit__DOT__clk -> VAR 0x5555561bd530 <e1435> {c2al} @dt=0x5555561aecd0@(G/w1)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__clk [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b3430 <e1606#> {c3al} @dt=0x5555561aecd0@(G/w1)  TOP->MultiFunctionShiftRegister_NegEdge_8Bit__DOT__inp -> VAR 0x5555561bd6b0 <e570> {c3al} @dt=0x5555561aecd0@(G/w1)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__inp [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b3510 <e1609#> {c4ar} @dt=0x55555619a650@(G/w3)  TOP->MultiFunctionShiftRegister_NegEdge_8Bit__DOT__sel -> VAR 0x5555561bd830 <e578> {c4ar} @dt=0x55555619a650@(G/w3)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__sel [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b3630 <e1612#> {c5ar} @dt=0x55555619b6d0@(G/w8)  TOP->MultiFunctionShiftRegister_NegEdge_8Bit__DOT__D -> VAR 0x5555561bd9b0 <e586> {c5ar} @dt=0x55555619b6d0@(G/w8)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__D [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b3750 <e1615#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->MultiFunctionShiftRegister_NegEdge_8Bit__DOT__Q -> VAR 0x5555561bdb30 <e962> {c6aw} @dt=0x55555619b6d0@(G/w8)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__Q [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b2570 <e1397> {c2al} @dt=0x5555561aecd0@(G/w1)
    1:2:2:2:1: VARREF 0x5555561b8a40 <e1394> {c2al} @dt=0x5555561aecd0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561b2110 <e1584#> {c2al} @dt=0x5555561aecd0@(G/w1)  TOP->clk -> VAR 0x5555561b73d0 <e1124> {c2al} @dt=0x5555561aecd0@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b2630 <e1395> {c2al} @dt=0x5555561aecd0@(G/w1)  clk [LV] => VARSCOPE 0x5555561b3350 <e1603#> {c2al} @dt=0x5555561aecd0@(G/w1)  TOP->MultiFunctionShiftRegister_NegEdge_8Bit__DOT__clk -> VAR 0x5555561bd530 <e1435> {c2al} @dt=0x5555561aecd0@(G/w1)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__clk [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b2750 <e1597#> {c3al} @dt=0x5555561aecd0@(G/w1)
    1:2:2:2:1: VARREF 0x5555561b2810 <e1403> {c3al} @dt=0x5555561aecd0@(G/w1)  inp [RV] <- VARSCOPE 0x5555561b21f0 <e1587#> {c3al} @dt=0x5555561aecd0@(G/w1)  TOP->inp -> VAR 0x5555561b7770 <e1129> {c3al} @dt=0x5555561aecd0@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b2930 <e1404> {c3al} @dt=0x5555561aecd0@(G/w1)  inp [LV] => VARSCOPE 0x5555561b3430 <e1606#> {c3al} @dt=0x5555561aecd0@(G/w1)  TOP->MultiFunctionShiftRegister_NegEdge_8Bit__DOT__inp -> VAR 0x5555561bd6b0 <e570> {c3al} @dt=0x5555561aecd0@(G/w1)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__inp [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b2a50 <e1598#> {c4ar} @dt=0x55555619a650@(G/w3)
    1:2:2:2:1: VARREF 0x5555561b2b10 <e1412> {c4ar} @dt=0x55555619a650@(G/w3)  sel [RV] <- VARSCOPE 0x5555561b22d0 <e1590#> {c4ar} @dt=0x55555619a650@(G/w3)  TOP->sel -> VAR 0x5555561b7b10 <e1135> {c4ar} @dt=0x55555619a650@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b2c30 <e1413> {c4ar} @dt=0x55555619a650@(G/w3)  sel [LV] => VARSCOPE 0x5555561b3510 <e1609#> {c4ar} @dt=0x55555619a650@(G/w3)  TOP->MultiFunctionShiftRegister_NegEdge_8Bit__DOT__sel -> VAR 0x5555561bd830 <e578> {c4ar} @dt=0x55555619a650@(G/w3)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__sel [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b2d50 <e1599#> {c5ar} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:1: VARREF 0x5555561b2e10 <e1421> {c5ar} @dt=0x55555619b6d0@(G/w8)  D [RV] <- VARSCOPE 0x5555561b23b0 <e1593#> {c5ar} @dt=0x55555619b6d0@(G/w8)  TOP->D -> VAR 0x5555561b7eb0 <e1141> {c5ar} @dt=0x55555619b6d0@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b2f30 <e1422> {c5ar} @dt=0x55555619b6d0@(G/w8)  D [LV] => VARSCOPE 0x5555561b3630 <e1612#> {c5ar} @dt=0x55555619b6d0@(G/w8)  TOP->MultiFunctionShiftRegister_NegEdge_8Bit__DOT__D -> VAR 0x5555561bd9b0 <e586> {c5ar} @dt=0x55555619b6d0@(G/w8)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__D [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b3050 <e1600#> {c6aw} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:1: VARREF 0x5555561b3110 <e1430> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [RV] <- VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b3230 <e1431> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [LV] => VARSCOPE 0x5555561b3750 <e1615#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->MultiFunctionShiftRegister_NegEdge_8Bit__DOT__Q -> VAR 0x5555561bdb30 <e962> {c6aw} @dt=0x55555619b6d0@(G/w8)  MultiFunctionShiftRegister_NegEdge_8Bit__DOT__Q [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x5555561b3870 <e1616#> {c8af}
    1:2:2:2:1: SENTREE 0x5555561b3930 <e409> {c8am}
    1:2:2:2:1:1: SENITEM 0x5555561b39f0 <e104> {c8ao} [NEG]
    1:2:2:2:1:1:1: VARREF 0x5555561b3ab0 <e595> {c8aw} @dt=0x5555561aecd0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561b2110 <e1584#> {c2al} @dt=0x5555561aecd0@(G/w1)  TOP->clk -> VAR 0x5555561b73d0 <e1124> {c2al} @dt=0x5555561aecd0@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: CASE 0x5555561b3bd0 <e1179> {c10aj}
    1:2:2:2:2:1: VARREF 0x5555561b3ca0 <e596> {c10ao} @dt=0x55555619a650@(G/w3)  sel [RV] <- VARSCOPE 0x5555561b22d0 <e1590#> {c4ar} @dt=0x55555619a650@(G/w3)  TOP->sel -> VAR 0x5555561b7b10 <e1135> {c4ar} @dt=0x55555619a650@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x5555561b3dc0 <e125> {c11at}
    1:2:2:2:2:2:1: CONST 0x5555561b3e80 <e963> {c11an} @dt=0x55555619a650@(G/w3)  3'h0
    1:2:2:2:2:2:2: ASSIGNDLY 0x5555561b3fc0 <e966> {c11ax} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1: CONST 0x5555561b4080 <e964> {c11ba} @dt=0x55555619b6d0@(G/w8)  8'h0
    1:2:2:2:2:2:2:2: VARREF 0x5555561b41c0 <e965> {c11av} @dt=0x55555619b6d0@(G/w8)  Q [LV] => VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x5555561b42e0 <e138> {c12at}
    1:2:2:2:2:2:1: CONST 0x5555561b43a0 <e967> {c12an} @dt=0x55555619a650@(G/w3)  3'h1
    1:2:2:2:2:2:2: ASSIGNDLY 0x5555561b44e0 <e969> {c12ax} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1: VARREF 0x5555561b45a0 <e601> {c12ba} @dt=0x55555619b6d0@(G/w8)  D [RV] <- VARSCOPE 0x5555561b23b0 <e1593#> {c5ar} @dt=0x55555619b6d0@(G/w8)  TOP->D -> VAR 0x5555561b7eb0 <e1141> {c5ar} @dt=0x55555619b6d0@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2: VARREF 0x5555561cb640 <e968> {c12av} @dt=0x55555619b6d0@(G/w8)  Q [LV] => VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x5555561cb760 <e160> {c13at}
    1:2:2:2:2:2:1: CONST 0x5555561cb820 <e970> {c13an} @dt=0x55555619a650@(G/w3)  3'h2
    1:2:2:2:2:2:2: ASSIGNDLY 0x5555561cb960 <e983> {c13ax} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1: SHIFTR 0x5555561cba20 <e981> {c13bc} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1:1: VARREF 0x5555561cbae0 <e971> {c13ba} @dt=0x55555619b6d0@(G/w8)  Q [RV] <- VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:2: CONST 0x5555561cbc00 <e980> {c13bf} @dt=0x5555561b5830@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2: VARREF 0x5555561cbd40 <e982> {c13av} @dt=0x55555619b6d0@(G/w8)  Q [LV] => VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x5555561cbe60 <e182> {c14at}
    1:2:2:2:2:2:1: CONST 0x5555561cbf20 <e984> {c14an} @dt=0x55555619a650@(G/w3)  3'h3
    1:2:2:2:2:2:2: ASSIGNDLY 0x5555561cc060 <e998> {c14ax} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1: SHIFTL 0x5555561cc120 <e996> {c14bc} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1:1: VARREF 0x5555561cc1e0 <e985> {c14ba} @dt=0x55555619b6d0@(G/w8)  Q [RV] <- VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:2: CONST 0x5555561cc300 <e995> {c14bf} @dt=0x5555561b5830@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2: VARREF 0x5555561cc440 <e997> {c14av} @dt=0x55555619b6d0@(G/w8)  Q [LV] => VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x5555561cc560 <e236> {c15at}
    1:2:2:2:2:2:1: CONST 0x5555561cc620 <e999> {c15an} @dt=0x55555619a650@(G/w3)  3'h4
    1:2:2:2:2:2:2: ASSIGNDLY 0x5555561cc760 <e1026> {c15ax} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1: CONCAT 0x5555561cc820 <e1155> {c15bf} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1:1: SEL 0x5555561cc8e0 <e1010> {c15bc} @dt=0x5555561aecd0@(G/w1) decl[7:0]]
    1:2:2:2:2:2:2:1:1:1: VARREF 0x5555561cc9b0 <e1000> {c15bb} @dt=0x55555619b6d0@(G/w8)  Q [RV] <- VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:2: CONST 0x5555561ccad0 <e658> {c15bd} @dt=0x5555561af420@(G/sw3)  3'h7
    1:2:2:2:2:2:2:1:1:3: CONST 0x5555561ccc10 <e1009> {c15bc} @dt=0x5555561b5c70@(G/w32)  32'h1
    1:2:2:2:2:2:2:1:2: SEL 0x5555561ccd50 <e678> {c15bi} @dt=0x5555561afa60@(G/w7) decl[7:0]]
    1:2:2:2:2:2:2:1:2:1: VARREF 0x5555561cce20 <e1011> {c15bh} @dt=0x55555619b6d0@(G/w8)  Q [RV] <- VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:2:2: CONST 0x5555561ccf40 <e697> {c15bl} @dt=0x5555561af420@(G/sw3)  3'h1
    1:2:2:2:2:2:2:1:2:3: CONST 0x5555561cd080 <e1021> {c15bj} @dt=0x5555561b5c70@(G/w32)  32'h7
    1:2:2:2:2:2:2:2: VARREF 0x5555561cd1c0 <e1025> {c15av} @dt=0x55555619b6d0@(G/w8)  Q [LV] => VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x5555561cd2e0 <e283> {c16at}
    1:2:2:2:2:2:1: CONST 0x5555561cd3a0 <e1027> {c16an} @dt=0x55555619a650@(G/w3)  3'h5
    1:2:2:2:2:2:2: ASSIGNDLY 0x5555561cd4e0 <e1043> {c16ax} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1: CONCAT 0x5555561cd5a0 <e1161> {c16be} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1:1: VARREF 0x5555561cd660 <e710> {c16bb} @dt=0x5555561aecd0@(G/w1)  inp [RV] <- VARSCOPE 0x5555561b21f0 <e1587#> {c3al} @dt=0x5555561aecd0@(G/w1)  TOP->inp -> VAR 0x5555561b7770 <e1129> {c3al} @dt=0x5555561aecd0@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:2: SEL 0x5555561cd780 <e732> {c16bh} @dt=0x5555561afa60@(G/w7) decl[7:0]]
    1:2:2:2:2:2:2:1:2:1: VARREF 0x5555561cd850 <e1028> {c16bg} @dt=0x55555619b6d0@(G/w8)  Q [RV] <- VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:2:2: CONST 0x5555561cd970 <e751> {c16bk} @dt=0x5555561af420@(G/sw3)  3'h1
    1:2:2:2:2:2:2:1:2:3: CONST 0x5555561cdab0 <e1038> {c16bi} @dt=0x5555561b5c70@(G/w32)  32'h7
    1:2:2:2:2:2:2:2: VARREF 0x5555561cdbf0 <e1042> {c16av} @dt=0x55555619b6d0@(G/w8)  Q [LV] => VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x5555561cdd10 <e339> {c17at}
    1:2:2:2:2:2:1: CONST 0x5555561cddd0 <e1044> {c17an} @dt=0x55555619a650@(G/w3)  3'h6
    1:2:2:2:2:2:2: ASSIGNDLY 0x5555561cdf10 <e1072> {c17ax} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1: CONCAT 0x5555561cdfd0 <e1167> {c17bf} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1:1: SEL 0x5555561ce090 <e1056> {c17bc} @dt=0x5555561aecd0@(G/w1) decl[7:0]]
    1:2:2:2:2:2:2:1:1:1: VARREF 0x5555561ce160 <e1045> {c17bb} @dt=0x55555619b6d0@(G/w8)  Q [RV] <- VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:2: CONST 0x5555561ce280 <e801> {c17bd} @dt=0x5555561af420@(G/sw3)  3'h0
    1:2:2:2:2:2:2:1:1:3: CONST 0x5555561ce3c0 <e1055> {c17bc} @dt=0x5555561b5c70@(G/w32)  32'h1
    1:2:2:2:2:2:2:1:2: SEL 0x5555561ce500 <e823> {c17bi} @dt=0x5555561afa60@(G/w7) decl[7:0]]
    1:2:2:2:2:2:2:1:2:1: VARREF 0x5555561ce5d0 <e1057> {c17bh} @dt=0x55555619b6d0@(G/w8)  Q [RV] <- VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:2:2: CONST 0x5555561ce6f0 <e842> {c17bl} @dt=0x5555561af420@(G/sw3)  3'h1
    1:2:2:2:2:2:2:1:2:3: CONST 0x5555561ce830 <e1067> {c17bj} @dt=0x5555561b5c70@(G/w32)  32'h7
    1:2:2:2:2:2:2:2: VARREF 0x5555561ce970 <e1071> {c17av} @dt=0x55555619b6d0@(G/w8)  Q [LV] => VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x5555561cea90 <e395> {c18at}
    1:2:2:2:2:2:1: CONST 0x5555561ceb50 <e1073> {c18an} @dt=0x55555619a650@(G/w3)  3'h7
    1:2:2:2:2:2:2: ASSIGNDLY 0x5555561cec90 <e1101> {c18ax} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1: CONCAT 0x5555561ced50 <e1173> {c18bh} @dt=0x55555619b6d0@(G/w8)
    1:2:2:2:2:2:2:1:1: SEL 0x5555561cee10 <e876> {c18bc} @dt=0x5555561afa60@(G/w7) decl[7:0]]
    1:2:2:2:2:2:2:1:1:1: VARREF 0x5555561ceee0 <e1074> {c18bb} @dt=0x55555619b6d0@(G/w8)  Q [RV] <- VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:2: CONST 0x5555561cf000 <e895> {c18bf} @dt=0x5555561af420@(G/sw3)  3'h0
    1:2:2:2:2:2:2:1:1:3: CONST 0x5555561cf140 <e1084> {c18bd} @dt=0x5555561b5c70@(G/w32)  32'h7
    1:2:2:2:2:2:2:1:2: SEL 0x5555561cf280 <e1096> {c18bk} @dt=0x5555561aecd0@(G/w1) decl[7:0]]
    1:2:2:2:2:2:2:1:2:1: VARREF 0x5555561cf350 <e1085> {c18bj} @dt=0x55555619b6d0@(G/w8)  Q [RV] <- VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:2:2: CONST 0x5555561cf470 <e933> {c18bl} @dt=0x5555561af420@(G/sw3)  3'h7
    1:2:2:2:2:2:2:1:2:3: CONST 0x5555561cf5b0 <e1095> {c18bk} @dt=0x5555561b5c70@(G/w32)  32'h1
    1:2:2:2:2:2:2:2: VARREF 0x5555561cf6f0 <e1100> {c18av} @dt=0x55555619b6d0@(G/w8)  Q [LV] => VARSCOPE 0x5555561b2490 <e1596#> {c6aw} @dt=0x55555619b6d0@(G/w8)  TOP->Q -> VAR 0x5555561b8250 <e1147> {c6aw} @dt=0x55555619b6d0@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561aecd0 <e561> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55555619a650 <e577> {c4al} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x5555561af420 <e649> {c15bc} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x5555561afa60 <e675> {c15bi} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
		detailed  ->  BASICDTYPE 0x55555619b6d0 <e585> {c5al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x5555561b5c70 <e1004> {c15bc} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561b5830 <e975> {c13bf} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561aecd0 <e561> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619a650 <e577> {c4al} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55555619b6d0 <e585> {c5al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555561af420 <e649> {c15bc} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561afa60 <e675> {c15bi} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
    3:1: BASICDTYPE 0x5555561b5830 <e975> {c13bf} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561b5c70 <e1004> {c15bc} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
