
01_lis3dsh_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007888  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08007a18  08007a18  00017a18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e1c  08007e1c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007e1c  08007e1c  00017e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e24  08007e24  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e24  08007e24  00017e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e28  08007e28  00017e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007e2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  200001dc  08008008  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000314  08008008  00020314  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fddd  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fe3  00000000  00000000  0002ffe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e90  00000000  00000000  00031fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000db8  00000000  00000000  00032e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000227e6  00000000  00000000  00033c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001059a  00000000  00000000  000563fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf8eb  00000000  00000000  00066998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00136283  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f0c  00000000  00000000  001362d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007a00 	.word	0x08007a00

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08007a00 	.word	0x08007a00

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <LIS3DSH_Read_reg>:
 */
t_e_lis3dsh_error LIS3DSH_Read_reg(SPI_HandleTypeDef *hspi,
								   uint8_t reg_addr,
								   uint8_t *dataR,
								   uint8_t size)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	607a      	str	r2, [r7, #4]
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	460b      	mov	r3, r1
 8000eba:	72fb      	strb	r3, [r7, #11]
 8000ebc:	4613      	mov	r3, r2
 8000ebe:	72bb      	strb	r3, [r7, #10]
	dataR[0] = 0x80 | reg_addr;
 8000ec0:	7afb      	ldrb	r3, [r7, #11]
 8000ec2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	701a      	strb	r2, [r3, #0]

	SPI_CS_ENABLE(l_s_gpio_config);
 8000ecc:	4b14      	ldr	r3, [pc, #80]	; (8000f20 <LIS3DSH_Read_reg+0x74>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a13      	ldr	r2, [pc, #76]	; (8000f20 <LIS3DSH_Read_reg+0x74>)
 8000ed2:	8891      	ldrh	r1, [r2, #4]
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f001 fb7c 	bl	80025d4 <HAL_GPIO_WritePin>
	if(HAL_SPI_Receive(hspi, dataR, size, 10) == HAL_OK)
 8000edc:	7abb      	ldrb	r3, [r7, #10]
 8000ede:	b29a      	uxth	r2, r3
 8000ee0:	230a      	movs	r3, #10
 8000ee2:	6879      	ldr	r1, [r7, #4]
 8000ee4:	68f8      	ldr	r0, [r7, #12]
 8000ee6:	f002 fa04 	bl	80032f2 <HAL_SPI_Receive>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d109      	bne.n	8000f04 <LIS3DSH_Read_reg+0x58>
	{
		SPI_CS_DISABLE(l_s_gpio_config);
 8000ef0:	4b0b      	ldr	r3, [pc, #44]	; (8000f20 <LIS3DSH_Read_reg+0x74>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a0a      	ldr	r2, [pc, #40]	; (8000f20 <LIS3DSH_Read_reg+0x74>)
 8000ef6:	8891      	ldrh	r1, [r2, #4]
 8000ef8:	2201      	movs	r2, #1
 8000efa:	4618      	mov	r0, r3
 8000efc:	f001 fb6a 	bl	80025d4 <HAL_GPIO_WritePin>
		return LIS3DSH_OK;
 8000f00:	2300      	movs	r3, #0
 8000f02:	e008      	b.n	8000f16 <LIS3DSH_Read_reg+0x6a>
	}
	SPI_CS_DISABLE(l_s_gpio_config);
 8000f04:	4b06      	ldr	r3, [pc, #24]	; (8000f20 <LIS3DSH_Read_reg+0x74>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a05      	ldr	r2, [pc, #20]	; (8000f20 <LIS3DSH_Read_reg+0x74>)
 8000f0a:	8891      	ldrh	r1, [r2, #4]
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f001 fb60 	bl	80025d4 <HAL_GPIO_WritePin>

	return LIS3DSH_READ_ERROR;
 8000f14:	2303      	movs	r3, #3
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3710      	adds	r7, #16
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	200001f8 	.word	0x200001f8

08000f24 <LIS3DSH_Write_reg>:
 */
t_e_lis3dsh_error LIS3DSH_Write_reg(SPI_HandleTypeDef *hspi,
									uint8_t reg_addr,
									uint8_t *dataW,
									uint8_t size)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	607a      	str	r2, [r7, #4]
 8000f2e:	461a      	mov	r2, r3
 8000f30:	460b      	mov	r3, r1
 8000f32:	72fb      	strb	r3, [r7, #11]
 8000f34:	4613      	mov	r3, r2
 8000f36:	72bb      	strb	r3, [r7, #10]
	dataW[0] = 0xEF & reg_addr;
 8000f38:	7afb      	ldrb	r3, [r7, #11]
 8000f3a:	f023 0310 	bic.w	r3, r3, #16
 8000f3e:	b2da      	uxtb	r2, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	701a      	strb	r2, [r3, #0]
	uint8_t dataR[] = {0x00, 0x00};
 8000f44:	2300      	movs	r3, #0
 8000f46:	82bb      	strh	r3, [r7, #20]

	SPI_CS_ENABLE(l_s_gpio_config);
 8000f48:	4b1c      	ldr	r3, [pc, #112]	; (8000fbc <LIS3DSH_Write_reg+0x98>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a1b      	ldr	r2, [pc, #108]	; (8000fbc <LIS3DSH_Write_reg+0x98>)
 8000f4e:	8891      	ldrh	r1, [r2, #4]
 8000f50:	2200      	movs	r2, #0
 8000f52:	4618      	mov	r0, r3
 8000f54:	f001 fb3e 	bl	80025d4 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(hspi, dataW, size, 10) == HAL_OK)
 8000f58:	7abb      	ldrb	r3, [r7, #10]
 8000f5a:	b29a      	uxth	r2, r3
 8000f5c:	230a      	movs	r3, #10
 8000f5e:	6879      	ldr	r1, [r7, #4]
 8000f60:	68f8      	ldr	r0, [r7, #12]
 8000f62:	f002 f88a 	bl	800307a <HAL_SPI_Transmit>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d119      	bne.n	8000fa0 <LIS3DSH_Write_reg+0x7c>
	{
		SPI_CS_DISABLE(l_s_gpio_config);
 8000f6c:	4b13      	ldr	r3, [pc, #76]	; (8000fbc <LIS3DSH_Write_reg+0x98>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a12      	ldr	r2, [pc, #72]	; (8000fbc <LIS3DSH_Write_reg+0x98>)
 8000f72:	8891      	ldrh	r1, [r2, #4]
 8000f74:	2201      	movs	r2, #1
 8000f76:	4618      	mov	r0, r3
 8000f78:	f001 fb2c 	bl	80025d4 <HAL_GPIO_WritePin>
		if(LIS3DSH_Read_reg(hspi, reg_addr, dataR, 2) == LIS3DSH_OK)
 8000f7c:	f107 0214 	add.w	r2, r7, #20
 8000f80:	7af9      	ldrb	r1, [r7, #11]
 8000f82:	2302      	movs	r3, #2
 8000f84:	68f8      	ldr	r0, [r7, #12]
 8000f86:	f7ff ff91 	bl	8000eac <LIS3DSH_Read_reg>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d107      	bne.n	8000fa0 <LIS3DSH_Write_reg+0x7c>
		{
			if(dataR[1] == dataW[1])
 8000f90:	7d7a      	ldrb	r2, [r7, #21]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3301      	adds	r3, #1
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d101      	bne.n	8000fa0 <LIS3DSH_Write_reg+0x7c>
			{
				return LIS3DSH_OK;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	e008      	b.n	8000fb2 <LIS3DSH_Write_reg+0x8e>
			}
		}
	}

	SPI_CS_DISABLE(l_s_gpio_config);
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <LIS3DSH_Write_reg+0x98>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a05      	ldr	r2, [pc, #20]	; (8000fbc <LIS3DSH_Write_reg+0x98>)
 8000fa6:	8891      	ldrh	r1, [r2, #4]
 8000fa8:	2201      	movs	r2, #1
 8000faa:	4618      	mov	r0, r3
 8000fac:	f001 fb12 	bl	80025d4 <HAL_GPIO_WritePin>

	return LIS3DSH_WRITE_ERROR;
 8000fb0:	2304      	movs	r3, #4
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3718      	adds	r7, #24
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200001f8 	.word	0x200001f8

08000fc0 <LIS3DSH_Init>:
 */
t_e_lis3dsh_error LIS3DSH_Init(SPI_HandleTypeDef *hspi,
							   GPIO_TypeDef *GPIO_Port,
							   uint16_t GPIO_Pin,
							   t_s_lis3dsh_init *init_struct)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	603b      	str	r3, [r7, #0]
 8000fcc:	4613      	mov	r3, r2
 8000fce:	80fb      	strh	r3, [r7, #6]
	uint8_t l_reg_val[] = {0x00, 0x00};
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	82bb      	strh	r3, [r7, #20]

	/* Configuring GPIO (CS) */
	l_s_gpio_config.GPIO_Port = GPIO_Port;
 8000fd4:	4a83      	ldr	r2, [pc, #524]	; (80011e4 <LIS3DSH_Init+0x224>)
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	6013      	str	r3, [r2, #0]
	l_s_gpio_config.GPIO_Pin = GPIO_Pin;
 8000fda:	4a82      	ldr	r2, [pc, #520]	; (80011e4 <LIS3DSH_Init+0x224>)
 8000fdc:	88fb      	ldrh	r3, [r7, #6]
 8000fde:	8093      	strh	r3, [r2, #4]

	SPI_CS_DISABLE(l_s_gpio_config);
 8000fe0:	4b80      	ldr	r3, [pc, #512]	; (80011e4 <LIS3DSH_Init+0x224>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a7f      	ldr	r2, [pc, #508]	; (80011e4 <LIS3DSH_Init+0x224>)
 8000fe6:	8891      	ldrh	r1, [r2, #4]
 8000fe8:	2201      	movs	r2, #1
 8000fea:	4618      	mov	r0, r3
 8000fec:	f001 faf2 	bl	80025d4 <HAL_GPIO_WritePin>

	/* Sending dummy word on the SPI to avoid bugs */
	LIS3DSH_Read_reg(hspi, 0x00, l_reg_val, 2);
 8000ff0:	f107 0214 	add.w	r2, r7, #20
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	68f8      	ldr	r0, [r7, #12]
 8000ffa:	f7ff ff57 	bl	8000eac <LIS3DSH_Read_reg>

	/* Configuring CTRL_REG5 */
	l_reg_val[1] = (init_struct->full_scale & 0x38) \
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	785b      	ldrb	r3, [r3, #1]
 8001002:	b25b      	sxtb	r3, r3
 8001004:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001008:	b25a      	sxtb	r2, r3
				 | (init_struct->SPI_Mode & 0x01);
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	b25b      	sxtb	r3, r3
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	b25b      	sxtb	r3, r3
 8001016:	4313      	orrs	r3, r2
 8001018:	b25b      	sxtb	r3, r3
 800101a:	b2db      	uxtb	r3, r3
	l_reg_val[1] = (init_struct->full_scale & 0x38) \
 800101c:	757b      	strb	r3, [r7, #21]

	if(LIS3DSH_Write_reg(hspi, LIS3DSH_REG_CTRL_REG5_ADDR, l_reg_val, 2) != LIS3DSH_OK)
 800101e:	f107 0214 	add.w	r2, r7, #20
 8001022:	2302      	movs	r3, #2
 8001024:	2124      	movs	r1, #36	; 0x24
 8001026:	68f8      	ldr	r0, [r7, #12]
 8001028:	f7ff ff7c 	bl	8000f24 <LIS3DSH_Write_reg>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <LIS3DSH_Init+0x76>
	{
		return LIS3DSH_INIT_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e0d1      	b.n	80011da <LIS3DSH_Init+0x21a>
	}

	/* Configuring CTRL_REG3 */
	if(init_struct->int_struct != 0x00)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d038      	beq.n	80010b0 <LIS3DSH_Init+0xf0>
	{
		l_reg_val[1] = (init_struct->int_struct->dataReadyEnable & 0x80) \
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	b25b      	sxtb	r3, r3
 8001046:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800104a:	b25a      	sxtb	r2, r3
					 | (init_struct->int_struct->polarity & 0x40) 		 \
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	785b      	ldrb	r3, [r3, #1]
 8001052:	b25b      	sxtb	r3, r3
 8001054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001058:	b25b      	sxtb	r3, r3
 800105a:	4313      	orrs	r3, r2
 800105c:	b25a      	sxtb	r2, r3
					 | (init_struct->int_struct->latching & 0x20) 		 \
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	789b      	ldrb	r3, [r3, #2]
 8001064:	b25b      	sxtb	r3, r3
 8001066:	f003 0320 	and.w	r3, r3, #32
 800106a:	b25b      	sxtb	r3, r3
 800106c:	4313      	orrs	r3, r2
 800106e:	b25a      	sxtb	r2, r3
					 | (init_struct->int_struct->int2_enable & 0x10) 	 \
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	791b      	ldrb	r3, [r3, #4]
 8001076:	b25b      	sxtb	r3, r3
 8001078:	f003 0310 	and.w	r3, r3, #16
 800107c:	b25b      	sxtb	r3, r3
 800107e:	4313      	orrs	r3, r2
 8001080:	b25a      	sxtb	r2, r3
					 | (init_struct->int_struct->int1_enable & 0x08);
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	78db      	ldrb	r3, [r3, #3]
 8001088:	b25b      	sxtb	r3, r3
 800108a:	f003 0308 	and.w	r3, r3, #8
 800108e:	b25b      	sxtb	r3, r3
 8001090:	4313      	orrs	r3, r2
 8001092:	b25b      	sxtb	r3, r3
 8001094:	b2db      	uxtb	r3, r3
		l_reg_val[1] = (init_struct->int_struct->dataReadyEnable & 0x80) \
 8001096:	757b      	strb	r3, [r7, #21]

		if(LIS3DSH_Write_reg(hspi, LIS3DSH_REG_CTRL_REG3_ADDR, l_reg_val, 2) != LIS3DSH_OK)
 8001098:	f107 0214 	add.w	r2, r7, #20
 800109c:	2302      	movs	r3, #2
 800109e:	2123      	movs	r1, #35	; 0x23
 80010a0:	68f8      	ldr	r0, [r7, #12]
 80010a2:	f7ff ff3f 	bl	8000f24 <LIS3DSH_Write_reg>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <LIS3DSH_Init+0xf0>
		{
			return LIS3DSH_INIT_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e094      	b.n	80011da <LIS3DSH_Init+0x21a>
		}
	}

	/* Configuring CTRL_REG4 */
	l_reg_val[1] = (init_struct->dataRate & 0xF0) 	\
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	78db      	ldrb	r3, [r3, #3]
 80010b4:	b25b      	sxtb	r3, r3
 80010b6:	f023 030f 	bic.w	r3, r3, #15
 80010ba:	b25a      	sxtb	r2, r3
				 | (init_struct->dataUpdate & 0x08) \
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	789b      	ldrb	r3, [r3, #2]
 80010c0:	b25b      	sxtb	r3, r3
 80010c2:	f003 0308 	and.w	r3, r3, #8
 80010c6:	b25b      	sxtb	r3, r3
 80010c8:	4313      	orrs	r3, r2
 80010ca:	b25a      	sxtb	r2, r3
				 | (init_struct->z_enable & 0x04) 	\
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	791b      	ldrb	r3, [r3, #4]
 80010d0:	b25b      	sxtb	r3, r3
 80010d2:	f003 0304 	and.w	r3, r3, #4
 80010d6:	b25b      	sxtb	r3, r3
 80010d8:	4313      	orrs	r3, r2
 80010da:	b25a      	sxtb	r2, r3
				 | (init_struct->y_enable & 0x02) 	\
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	795b      	ldrb	r3, [r3, #5]
 80010e0:	b25b      	sxtb	r3, r3
 80010e2:	f003 0302 	and.w	r3, r3, #2
 80010e6:	b25b      	sxtb	r3, r3
 80010e8:	4313      	orrs	r3, r2
 80010ea:	b25a      	sxtb	r2, r3
				 | (init_struct->x_enable & 0x01);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	799b      	ldrb	r3, [r3, #6]
 80010f0:	b25b      	sxtb	r3, r3
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	b25b      	sxtb	r3, r3
 80010f8:	4313      	orrs	r3, r2
 80010fa:	b25b      	sxtb	r3, r3
 80010fc:	b2db      	uxtb	r3, r3
	l_reg_val[1] = (init_struct->dataRate & 0xF0) 	\
 80010fe:	757b      	strb	r3, [r7, #21]

	if(LIS3DSH_Write_reg(hspi, LIS3DSH_REG_CTRL_REG4_ADDR, l_reg_val, 2) != LIS3DSH_OK)
 8001100:	f107 0214 	add.w	r2, r7, #20
 8001104:	2302      	movs	r3, #2
 8001106:	2120      	movs	r1, #32
 8001108:	68f8      	ldr	r0, [r7, #12]
 800110a:	f7ff ff0b 	bl	8000f24 <LIS3DSH_Write_reg>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <LIS3DSH_Init+0x158>
	{
		return LIS3DSH_INIT_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	e060      	b.n	80011da <LIS3DSH_Init+0x21a>
	}

	/* switching the caliber to fit the right accelerations values */
	switch(init_struct->full_scale)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	785b      	ldrb	r3, [r3, #1]
 800111c:	2b20      	cmp	r3, #32
 800111e:	d859      	bhi.n	80011d4 <LIS3DSH_Init+0x214>
 8001120:	a201      	add	r2, pc, #4	; (adr r2, 8001128 <LIS3DSH_Init+0x168>)
 8001122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001126:	bf00      	nop
 8001128:	080011ad 	.word	0x080011ad
 800112c:	080011d5 	.word	0x080011d5
 8001130:	080011d5 	.word	0x080011d5
 8001134:	080011d5 	.word	0x080011d5
 8001138:	080011d5 	.word	0x080011d5
 800113c:	080011d5 	.word	0x080011d5
 8001140:	080011d5 	.word	0x080011d5
 8001144:	080011d5 	.word	0x080011d5
 8001148:	080011b5 	.word	0x080011b5
 800114c:	080011d5 	.word	0x080011d5
 8001150:	080011d5 	.word	0x080011d5
 8001154:	080011d5 	.word	0x080011d5
 8001158:	080011d5 	.word	0x080011d5
 800115c:	080011d5 	.word	0x080011d5
 8001160:	080011d5 	.word	0x080011d5
 8001164:	080011d5 	.word	0x080011d5
 8001168:	080011bd 	.word	0x080011bd
 800116c:	080011d5 	.word	0x080011d5
 8001170:	080011d5 	.word	0x080011d5
 8001174:	080011d5 	.word	0x080011d5
 8001178:	080011d5 	.word	0x080011d5
 800117c:	080011d5 	.word	0x080011d5
 8001180:	080011d5 	.word	0x080011d5
 8001184:	080011d5 	.word	0x080011d5
 8001188:	080011c5 	.word	0x080011c5
 800118c:	080011d5 	.word	0x080011d5
 8001190:	080011d5 	.word	0x080011d5
 8001194:	080011d5 	.word	0x080011d5
 8001198:	080011d5 	.word	0x080011d5
 800119c:	080011d5 	.word	0x080011d5
 80011a0:	080011d5 	.word	0x080011d5
 80011a4:	080011d5 	.word	0x080011d5
 80011a8:	080011cd 	.word	0x080011cd
	{
	case LIS3DSH_CTRL_REG5_FSCALE_2:
		l_v_calibre = 2;
 80011ac:	4b0e      	ldr	r3, [pc, #56]	; (80011e8 <LIS3DSH_Init+0x228>)
 80011ae:	2202      	movs	r2, #2
 80011b0:	701a      	strb	r2, [r3, #0]
		break;
 80011b2:	e011      	b.n	80011d8 <LIS3DSH_Init+0x218>
	case LIS3DSH_CTRL_REG5_FSCALE_4:
		l_v_calibre = 4;
 80011b4:	4b0c      	ldr	r3, [pc, #48]	; (80011e8 <LIS3DSH_Init+0x228>)
 80011b6:	2204      	movs	r2, #4
 80011b8:	701a      	strb	r2, [r3, #0]
		break;
 80011ba:	e00d      	b.n	80011d8 <LIS3DSH_Init+0x218>
	case LIS3DSH_CTRL_REG5_FSCALE_6:
		l_v_calibre = 6;
 80011bc:	4b0a      	ldr	r3, [pc, #40]	; (80011e8 <LIS3DSH_Init+0x228>)
 80011be:	2206      	movs	r2, #6
 80011c0:	701a      	strb	r2, [r3, #0]
		break;
 80011c2:	e009      	b.n	80011d8 <LIS3DSH_Init+0x218>
	case LIS3DSH_CTRL_REG5_FSCALE_8:
		l_v_calibre = 8;
 80011c4:	4b08      	ldr	r3, [pc, #32]	; (80011e8 <LIS3DSH_Init+0x228>)
 80011c6:	2208      	movs	r2, #8
 80011c8:	701a      	strb	r2, [r3, #0]
		break;
 80011ca:	e005      	b.n	80011d8 <LIS3DSH_Init+0x218>
	case LIS3DSH_CTRL_REG5_FSCALE_16:
		l_v_calibre = 16;
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <LIS3DSH_Init+0x228>)
 80011ce:	2210      	movs	r2, #16
 80011d0:	701a      	strb	r2, [r3, #0]
		break;
 80011d2:	e001      	b.n	80011d8 <LIS3DSH_Init+0x218>
	default:
		return LIS3DSH_SCALE_ERROR;
 80011d4:	2302      	movs	r3, #2
 80011d6:	e000      	b.n	80011da <LIS3DSH_Init+0x21a>
	}

	return LIS3DSH_OK;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3718      	adds	r7, #24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200001f8 	.word	0x200001f8
 80011e8:	20000200 	.word	0x20000200

080011ec <LIS3DSH_Get_axis>:
 *
 * @retval : t_e_lis3dsh_error - returns the error code if any, or a no error
 */
t_e_lis3dsh_error LIS3DSH_Get_axis(SPI_HandleTypeDef *hspi,
								   	int16_t *axis)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
	uint8_t dataR[3] = {0x00, 0x00, 0x00};
 80011f6:	4a27      	ldr	r2, [pc, #156]	; (8001294 <LIS3DSH_Get_axis+0xa8>)
 80011f8:	f107 030c 	add.w	r3, r7, #12
 80011fc:	6812      	ldr	r2, [r2, #0]
 80011fe:	4611      	mov	r1, r2
 8001200:	8019      	strh	r1, [r3, #0]
 8001202:	3302      	adds	r3, #2
 8001204:	0c12      	lsrs	r2, r2, #16
 8001206:	701a      	strb	r2, [r3, #0]

	if(LIS3DSH_Read_reg(hspi, LIS3DSH_REG_OUT_X_ADDR, dataR, 3) != LIS3DSH_OK)
 8001208:	f107 020c 	add.w	r2, r7, #12
 800120c:	2303      	movs	r3, #3
 800120e:	2128      	movs	r1, #40	; 0x28
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff fe4b 	bl	8000eac <LIS3DSH_Read_reg>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <LIS3DSH_Get_axis+0x34>
	{
		return LIS3DSH_GET_AXIS_X_ERROR;
 800121c:	2305      	movs	r3, #5
 800121e:	e035      	b.n	800128c <LIS3DSH_Get_axis+0xa0>
	}
	axis[0] = dataR[1] | dataR[2] << 8;
 8001220:	7b7b      	ldrb	r3, [r7, #13]
 8001222:	b21a      	sxth	r2, r3
 8001224:	7bbb      	ldrb	r3, [r7, #14]
 8001226:	021b      	lsls	r3, r3, #8
 8001228:	b21b      	sxth	r3, r3
 800122a:	4313      	orrs	r3, r2
 800122c:	b21a      	sxth	r2, r3
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	801a      	strh	r2, [r3, #0]

	if(LIS3DSH_Read_reg(hspi, LIS3DSH_REG_OUT_Y_ADDR, dataR, 3) != LIS3DSH_OK)
 8001232:	f107 020c 	add.w	r2, r7, #12
 8001236:	2303      	movs	r3, #3
 8001238:	212a      	movs	r1, #42	; 0x2a
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff fe36 	bl	8000eac <LIS3DSH_Read_reg>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <LIS3DSH_Get_axis+0x5e>
	{
		return LIS3DSH_GET_AXIS_Y_ERROR;
 8001246:	2306      	movs	r3, #6
 8001248:	e020      	b.n	800128c <LIS3DSH_Get_axis+0xa0>
	}
	axis[1] = dataR[1] | dataR[2] << 8;
 800124a:	7b7b      	ldrb	r3, [r7, #13]
 800124c:	b219      	sxth	r1, r3
 800124e:	7bbb      	ldrb	r3, [r7, #14]
 8001250:	021b      	lsls	r3, r3, #8
 8001252:	b21a      	sxth	r2, r3
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	3302      	adds	r3, #2
 8001258:	430a      	orrs	r2, r1
 800125a:	b212      	sxth	r2, r2
 800125c:	801a      	strh	r2, [r3, #0]

	if(LIS3DSH_Read_reg(hspi, LIS3DSH_REG_OUT_Z_ADDR, dataR, 3) != LIS3DSH_OK)
 800125e:	f107 020c 	add.w	r2, r7, #12
 8001262:	2303      	movs	r3, #3
 8001264:	212c      	movs	r1, #44	; 0x2c
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f7ff fe20 	bl	8000eac <LIS3DSH_Read_reg>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <LIS3DSH_Get_axis+0x8a>
	{
		return LIS3DSH_GET_AXIS_Z_ERROR;
 8001272:	2307      	movs	r3, #7
 8001274:	e00a      	b.n	800128c <LIS3DSH_Get_axis+0xa0>
	}
	axis[2] = dataR[1] | dataR[2] << 8;
 8001276:	7b7b      	ldrb	r3, [r7, #13]
 8001278:	b219      	sxth	r1, r3
 800127a:	7bbb      	ldrb	r3, [r7, #14]
 800127c:	021b      	lsls	r3, r3, #8
 800127e:	b21a      	sxth	r2, r3
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	3304      	adds	r3, #4
 8001284:	430a      	orrs	r2, r1
 8001286:	b212      	sxth	r2, r2
 8001288:	801a      	strh	r2, [r3, #0]

	return LIS3DSH_OK;
 800128a:	2300      	movs	r3, #0
}
 800128c:	4618      	mov	r0, r3
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	08007a18 	.word	0x08007a18

08001298 <LIS3DSH_Get_accelerations>:
 *
 * @retval : t_e_lis3dsh_error - returns the error code if any, or a no error
 */
t_e_lis3dsh_error LIS3DSH_Get_accelerations(SPI_HandleTypeDef *hspi,
		   	   	   	   	   	   	   	   	    float *accelerations)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
	int16_t 			l_a_axis[3] = {0x00, 0x00, 0x00};
 80012a2:	2300      	movs	r3, #0
 80012a4:	813b      	strh	r3, [r7, #8]
 80012a6:	2300      	movs	r3, #0
 80012a8:	817b      	strh	r3, [r7, #10]
 80012aa:	2300      	movs	r3, #0
 80012ac:	81bb      	strh	r3, [r7, #12]
	t_e_lis3dsh_error 	l_e_error;

	l_e_error = LIS3DSH_Get_axis(hspi, l_a_axis);
 80012ae:	f107 0308 	add.w	r3, r7, #8
 80012b2:	4619      	mov	r1, r3
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f7ff ff99 	bl	80011ec <LIS3DSH_Get_axis>
 80012ba:	4603      	mov	r3, r0
 80012bc:	73bb      	strb	r3, [r7, #14]

	if(l_e_error != LIS3DSH_OK)
 80012be:	7bbb      	ldrb	r3, [r7, #14]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <LIS3DSH_Get_accelerations+0x30>
	{
		return	l_e_error;
 80012c4:	7bbb      	ldrb	r3, [r7, #14]
 80012c6:	e02a      	b.n	800131e <LIS3DSH_Get_accelerations+0x86>
	}

	for(uint8_t i = 0; i < 3; i++)
 80012c8:	2300      	movs	r3, #0
 80012ca:	73fb      	strb	r3, [r7, #15]
 80012cc:	e023      	b.n	8001316 <LIS3DSH_Get_accelerations+0x7e>
	{
		accelerations[i] = LIS3DSH_EARTH_GRAVITY * ((float)l_a_axis[i] / (32768 / l_v_calibre));
 80012ce:	7bfb      	ldrb	r3, [r7, #15]
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	3310      	adds	r3, #16
 80012d4:	443b      	add	r3, r7
 80012d6:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 80012da:	ee07 3a90 	vmov	s15, r3
 80012de:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012e2:	4b11      	ldr	r3, [pc, #68]	; (8001328 <LIS3DSH_Get_accelerations+0x90>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	461a      	mov	r2, r3
 80012e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80012f0:	ee07 3a90 	vmov	s15, r3
 80012f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	683a      	ldr	r2, [r7, #0]
 8001302:	4413      	add	r3, r2
 8001304:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800132c <LIS3DSH_Get_accelerations+0x94>
 8001308:	ee67 7a87 	vmul.f32	s15, s15, s14
 800130c:	edc3 7a00 	vstr	s15, [r3]
	for(uint8_t i = 0; i < 3; i++)
 8001310:	7bfb      	ldrb	r3, [r7, #15]
 8001312:	3301      	adds	r3, #1
 8001314:	73fb      	strb	r3, [r7, #15]
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	2b02      	cmp	r3, #2
 800131a:	d9d8      	bls.n	80012ce <LIS3DSH_Get_accelerations+0x36>
	}

	return l_e_error;
 800131c:	7bbb      	ldrb	r3, [r7, #14]
}
 800131e:	4618      	mov	r0, r3
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	20000200 	.word	0x20000200
 800132c:	c11cf5c3 	.word	0xc11cf5c3

08001330 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001330:	b5b0      	push	{r4, r5, r7, lr}
 8001332:	b0ca      	sub	sp, #296	; 0x128
 8001334:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint8_t str_uart_msg[SERIAL_MAX_MSG_SIZE] = "";
 8001336:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800133a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	3304      	adds	r3, #4
 8001344:	22fc      	movs	r2, #252	; 0xfc
 8001346:	2100      	movs	r1, #0
 8001348:	4618      	mov	r0, r3
 800134a:	f003 fc6d 	bl	8004c28 <memset>
	uint16_t msg_size = 0;
 800134e:	2300      	movs	r3, #0
 8001350:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e
	uint8_t l_v_init_try = 0;
 8001354:	2300      	movs	r3, #0
 8001356:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d

	int16_t l_a_axis[3] = {0x00, 0x00, 0x00};
 800135a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800135e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001362:	2200      	movs	r2, #0
 8001364:	801a      	strh	r2, [r3, #0]
 8001366:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800136a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800136e:	2200      	movs	r2, #0
 8001370:	805a      	strh	r2, [r3, #2]
 8001372:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001376:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800137a:	2200      	movs	r2, #0
 800137c:	809a      	strh	r2, [r3, #4]
	float l_a_accelerations[3] = {0.0f, 0.0f, 0.0f};
 800137e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001382:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001386:	f04f 0200 	mov.w	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001390:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001394:	f04f 0200 	mov.w	r2, #0
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800139e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	609a      	str	r2, [r3, #8]

	uint16_t l_v_offset = 200;
 80013a8:	23c8      	movs	r3, #200	; 0xc8
 80013aa:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ae:	f000 fdcd 	bl	8001f4c <HAL_Init>

  /* USER CODE BEGIN Init */
	HAL_Delay(100);
 80013b2:	2064      	movs	r0, #100	; 0x64
 80013b4:	f000 fe3c 	bl	8002030 <HAL_Delay>

	l_s_lis3dsh_interrupt.dataReadyEnable = LIS3DSH_CTRL_REG3_DR_EN;
 80013b8:	4bab      	ldr	r3, [pc, #684]	; (8001668 <main+0x338>)
 80013ba:	2280      	movs	r2, #128	; 0x80
 80013bc:	701a      	strb	r2, [r3, #0]
	l_s_lis3dsh_interrupt.int1_enable = LIS3DSH_CTRL_REG3_INT1_EN;
 80013be:	4baa      	ldr	r3, [pc, #680]	; (8001668 <main+0x338>)
 80013c0:	2208      	movs	r2, #8
 80013c2:	70da      	strb	r2, [r3, #3]
	l_s_lis3dsh_interrupt.latching = LIS3DSH_CTRL_REG3_IEL_LATCH;
 80013c4:	4ba8      	ldr	r3, [pc, #672]	; (8001668 <main+0x338>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	709a      	strb	r2, [r3, #2]
	l_s_lis3dsh_interrupt.polarity = LIS3DSH_CTRL_REG3_IEA_HIGH;
 80013ca:	4ba7      	ldr	r3, [pc, #668]	; (8001668 <main+0x338>)
 80013cc:	2240      	movs	r2, #64	; 0x40
 80013ce:	705a      	strb	r2, [r3, #1]

	l_s_lis3dsh_init.SPI_Mode = LIS3DSH_CTRL_REG5_SIM_4WIRE;
 80013d0:	4ba6      	ldr	r3, [pc, #664]	; (800166c <main+0x33c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	701a      	strb	r2, [r3, #0]
	l_s_lis3dsh_init.dataRate = LIS3DSH_CTRL_REG4_ODR_100;
 80013d6:	4ba5      	ldr	r3, [pc, #660]	; (800166c <main+0x33c>)
 80013d8:	2260      	movs	r2, #96	; 0x60
 80013da:	70da      	strb	r2, [r3, #3]
	l_s_lis3dsh_init.dataUpdate = LIS3DSH_CTRL_REG4_BDU_EN;
 80013dc:	4ba3      	ldr	r3, [pc, #652]	; (800166c <main+0x33c>)
 80013de:	2208      	movs	r2, #8
 80013e0:	709a      	strb	r2, [r3, #2]
	l_s_lis3dsh_init.full_scale = LIS3DSH_CTRL_REG5_FSCALE_2;
 80013e2:	4ba2      	ldr	r3, [pc, #648]	; (800166c <main+0x33c>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	705a      	strb	r2, [r3, #1]
	l_s_lis3dsh_init.x_enable = LIS3DSH_CTRL_REG4_XEN_EN;
 80013e8:	4ba0      	ldr	r3, [pc, #640]	; (800166c <main+0x33c>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	719a      	strb	r2, [r3, #6]
	l_s_lis3dsh_init.y_enable = LIS3DSH_CTRL_REG4_YEN_EN;
 80013ee:	4b9f      	ldr	r3, [pc, #636]	; (800166c <main+0x33c>)
 80013f0:	2202      	movs	r2, #2
 80013f2:	715a      	strb	r2, [r3, #5]
	l_s_lis3dsh_init.z_enable = LIS3DSH_CTRL_REG4_ZEN_EN;
 80013f4:	4b9d      	ldr	r3, [pc, #628]	; (800166c <main+0x33c>)
 80013f6:	2204      	movs	r2, #4
 80013f8:	711a      	strb	r2, [r3, #4]
	l_s_lis3dsh_init.int_struct = &l_s_lis3dsh_interrupt;
 80013fa:	4b9c      	ldr	r3, [pc, #624]	; (800166c <main+0x33c>)
 80013fc:	4a9a      	ldr	r2, [pc, #616]	; (8001668 <main+0x338>)
 80013fe:	609a      	str	r2, [r3, #8]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001400:	f000 f948 	bl	8001694 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001404:	f000 fa96 	bl	8001934 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001408:	f000 f9ba 	bl	8001780 <MX_SPI1_Init>
  MX_TIM4_Init();
 800140c:	f000 f9ee 	bl	80017ec <MX_TIM4_Init>
  MX_UART4_Init();
 8001410:	f000 fa66 	bl	80018e0 <MX_UART4_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001414:	f000 f9a8 	bl	8001768 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001418:	2100      	movs	r1, #0
 800141a:	4895      	ldr	r0, [pc, #596]	; (8001670 <main+0x340>)
 800141c:	f002 fb9c 	bl	8003b58 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001420:	2104      	movs	r1, #4
 8001422:	4893      	ldr	r0, [pc, #588]	; (8001670 <main+0x340>)
 8001424:	f002 fb98 	bl	8003b58 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001428:	2108      	movs	r1, #8
 800142a:	4891      	ldr	r0, [pc, #580]	; (8001670 <main+0x340>)
 800142c:	f002 fb94 	bl	8003b58 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001430:	210c      	movs	r1, #12
 8001432:	488f      	ldr	r0, [pc, #572]	; (8001670 <main+0x340>)
 8001434:	f002 fb90 	bl	8003b58 <HAL_TIM_PWM_Start>

	do{
		l_e_error = LIS3DSH_Init(&hspi1, GPIOE, GPIO_PIN_3, &l_s_lis3dsh_init);
 8001438:	4b8c      	ldr	r3, [pc, #560]	; (800166c <main+0x33c>)
 800143a:	2208      	movs	r2, #8
 800143c:	498d      	ldr	r1, [pc, #564]	; (8001674 <main+0x344>)
 800143e:	488e      	ldr	r0, [pc, #568]	; (8001678 <main+0x348>)
 8001440:	f7ff fdbe 	bl	8000fc0 <LIS3DSH_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	461a      	mov	r2, r3
 8001448:	4b8c      	ldr	r3, [pc, #560]	; (800167c <main+0x34c>)
 800144a:	701a      	strb	r2, [r3, #0]
	}while(l_e_error != LIS3DSH_OK && l_v_init_try < 3);
 800144c:	4b8b      	ldr	r3, [pc, #556]	; (800167c <main+0x34c>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d003      	beq.n	800145c <main+0x12c>
 8001454:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
 8001458:	2b02      	cmp	r3, #2
 800145a:	d9ed      	bls.n	8001438 <main+0x108>

	if(l_e_error != LIS3DSH_OK)
 800145c:	4b87      	ldr	r3, [pc, #540]	; (800167c <main+0x34c>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d007      	beq.n	8001474 <main+0x144>
	{
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 8399); // If init KO, light RED LED ON.
 8001464:	4b82      	ldr	r3, [pc, #520]	; (8001670 <main+0x340>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800146c:	63da      	str	r2, [r3, #60]	; 0x3c
		return l_e_error;
 800146e:	4b83      	ldr	r3, [pc, #524]	; (800167c <main+0x34c>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	e0f4      	b.n	800165e <main+0x32e>
	}

	l_e_axis_ready = FALSE;
 8001474:	4b82      	ldr	r3, [pc, #520]	; (8001680 <main+0x350>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 800147a:	4b7d      	ldr	r3, [pc, #500]	; (8001670 <main+0x340>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2200      	movs	r2, #0
 8001480:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 8001482:	4b7b      	ldr	r3, [pc, #492]	; (8001670 <main+0x340>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2200      	movs	r2, #0
 8001488:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 800148a:	4b79      	ldr	r3, [pc, #484]	; (8001670 <main+0x340>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2200      	movs	r2, #0
 8001490:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8001492:	4b77      	ldr	r3, [pc, #476]	; (8001670 <main+0x340>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2200      	movs	r2, #0
 8001498:	641a      	str	r2, [r3, #64]	; 0x40

		if(l_e_axis_ready == TRUE)
 800149a:	4b79      	ldr	r3, [pc, #484]	; (8001680 <main+0x350>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	f040 80d9 	bne.w	8001656 <main+0x326>
		{
			LIS3DSH_Get_axis(&hspi1, l_a_axis);
 80014a4:	f107 0310 	add.w	r3, r7, #16
 80014a8:	4619      	mov	r1, r3
 80014aa:	4873      	ldr	r0, [pc, #460]	; (8001678 <main+0x348>)
 80014ac:	f7ff fe9e 	bl	80011ec <LIS3DSH_Get_axis>
			LIS3DSH_Get_accelerations(&hspi1, l_a_accelerations);
 80014b0:	1d3b      	adds	r3, r7, #4
 80014b2:	4619      	mov	r1, r3
 80014b4:	4870      	ldr	r0, [pc, #448]	; (8001678 <main+0x348>)
 80014b6:	f7ff feef 	bl	8001298 <LIS3DSH_Get_accelerations>

			if(l_a_axis[0] > l_v_offset)
 80014ba:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80014be:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80014c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c6:	461a      	mov	r2, r3
 80014c8:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 80014cc:	429a      	cmp	r2, r3
 80014ce:	dd19      	ble.n	8001504 <main+0x1d4>
			{
				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, ((float)l_a_axis[0] / 16384) * 6299);
 80014d0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80014d4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80014d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014dc:	ee07 3a90 	vmov	s15, r3
 80014e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014e4:	eddf 6a67 	vldr	s13, [pc, #412]	; 8001684 <main+0x354>
 80014e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014ec:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8001688 <main+0x358>
 80014f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014f4:	4b5e      	ldr	r3, [pc, #376]	; (8001670 <main+0x340>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014fc:	ee17 2a90 	vmov	r2, s15
 8001500:	63da      	str	r2, [r3, #60]	; 0x3c
 8001502:	e025      	b.n	8001550 <main+0x220>
			}
			else if(l_a_axis[0] < -l_v_offset)
 8001504:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001508:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800150c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001510:	461a      	mov	r2, r3
 8001512:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 8001516:	425b      	negs	r3, r3
 8001518:	429a      	cmp	r2, r3
 800151a:	da19      	bge.n	8001550 <main+0x220>
			{
				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, ((float)-l_a_axis[0] / 16384) * 6299);
 800151c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001520:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001524:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001528:	425b      	negs	r3, r3
 800152a:	ee07 3a90 	vmov	s15, r3
 800152e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001532:	eddf 6a54 	vldr	s13, [pc, #336]	; 8001684 <main+0x354>
 8001536:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800153a:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001688 <main+0x358>
 800153e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001542:	4b4b      	ldr	r3, [pc, #300]	; (8001670 <main+0x340>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800154a:	ee17 2a90 	vmov	r2, s15
 800154e:	635a      	str	r2, [r3, #52]	; 0x34
			}

			if(l_a_axis[1] > l_v_offset)
 8001550:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001554:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001558:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800155c:	461a      	mov	r2, r3
 800155e:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 8001562:	429a      	cmp	r2, r3
 8001564:	dd19      	ble.n	800159a <main+0x26a>
			{
				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, ((float)l_a_axis[1] / 16384) * 6299);
 8001566:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800156a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800156e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001572:	ee07 3a90 	vmov	s15, r3
 8001576:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800157a:	eddf 6a42 	vldr	s13, [pc, #264]	; 8001684 <main+0x354>
 800157e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001582:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001688 <main+0x358>
 8001586:	ee67 7a87 	vmul.f32	s15, s15, s14
 800158a:	4b39      	ldr	r3, [pc, #228]	; (8001670 <main+0x340>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001592:	ee17 2a90 	vmov	r2, s15
 8001596:	639a      	str	r2, [r3, #56]	; 0x38
 8001598:	e025      	b.n	80015e6 <main+0x2b6>
			}
			else if(l_a_axis[1] < -l_v_offset)
 800159a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800159e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80015a2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015a6:	461a      	mov	r2, r3
 80015a8:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 80015ac:	425b      	negs	r3, r3
 80015ae:	429a      	cmp	r2, r3
 80015b0:	da19      	bge.n	80015e6 <main+0x2b6>
			{
				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, ((float)-l_a_axis[1] / 16384) * 6299);
 80015b2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80015b6:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80015ba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015be:	425b      	negs	r3, r3
 80015c0:	ee07 3a90 	vmov	s15, r3
 80015c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015c8:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8001684 <main+0x354>
 80015cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015d0:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001688 <main+0x358>
 80015d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015d8:	4b25      	ldr	r3, [pc, #148]	; (8001670 <main+0x340>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015e0:	ee17 2a90 	vmov	r2, s15
 80015e4:	641a      	str	r2, [r3, #64]	; 0x40
			}

			l_e_axis_ready = FALSE;
 80015e6:	4b26      	ldr	r3, [pc, #152]	; (8001680 <main+0x350>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	701a      	strb	r2, [r3, #0]

			sprintf(str_uart_msg, "s;x=%f;y=%f\r\n", l_a_accelerations[0], l_a_accelerations[1]);
 80015ec:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80015f0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7fe ffa6 	bl	8000548 <__aeabi_f2d>
 80015fc:	4604      	mov	r4, r0
 80015fe:	460d      	mov	r5, r1
 8001600:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001604:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	4618      	mov	r0, r3
 800160c:	f7fe ff9c 	bl	8000548 <__aeabi_f2d>
 8001610:	4602      	mov	r2, r0
 8001612:	460b      	mov	r3, r1
 8001614:	f107 0018 	add.w	r0, r7, #24
 8001618:	e9cd 2300 	strd	r2, r3, [sp]
 800161c:	4622      	mov	r2, r4
 800161e:	462b      	mov	r3, r5
 8001620:	491a      	ldr	r1, [pc, #104]	; (800168c <main+0x35c>)
 8001622:	f003 ff73 	bl	800550c <siprintf>
			msg_size = strlen(str_uart_msg) + 1;
 8001626:	f107 0318 	add.w	r3, r7, #24
 800162a:	4618      	mov	r0, r3
 800162c:	f7fe fdd0 	bl	80001d0 <strlen>
 8001630:	4603      	mov	r3, r0
 8001632:	b29b      	uxth	r3, r3
 8001634:	3301      	adds	r3, #1
 8001636:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e

			serial_send_string(&huart4, &str_uart_msg[0], msg_size);
 800163a:	f8b7 211e 	ldrh.w	r2, [r7, #286]	; 0x11e
 800163e:	f107 0318 	add.w	r3, r7, #24
 8001642:	4619      	mov	r1, r3
 8001644:	4812      	ldr	r0, [pc, #72]	; (8001690 <main+0x360>)
 8001646:	f000 fa24 	bl	8001a92 <serial_send_string>

			str_uart_msg[0] = '\0';
 800164a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800164e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]
		}

		HAL_Delay(10);
 8001656:	200a      	movs	r0, #10
 8001658:	f000 fcea 	bl	8002030 <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 800165c:	e70d      	b.n	800147a <main+0x14a>
	}
  /* USER CODE END 3 */
}
 800165e:	4618      	mov	r0, r3
 8001660:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8001664:	46bd      	mov	sp, r7
 8001666:	bdb0      	pop	{r4, r5, r7, pc}
 8001668:	200002f4 	.word	0x200002f4
 800166c:	200002e8 	.word	0x200002e8
 8001670:	2000025c 	.word	0x2000025c
 8001674:	40021000 	.word	0x40021000
 8001678:	20000204 	.word	0x20000204
 800167c:	200002f9 	.word	0x200002f9
 8001680:	200002fa 	.word	0x200002fa
 8001684:	46800000 	.word	0x46800000
 8001688:	45c4d800 	.word	0x45c4d800
 800168c:	08007a1c 	.word	0x08007a1c
 8001690:	200002a4 	.word	0x200002a4

08001694 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b094      	sub	sp, #80	; 0x50
 8001698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800169a:	f107 0320 	add.w	r3, r7, #32
 800169e:	2230      	movs	r2, #48	; 0x30
 80016a0:	2100      	movs	r1, #0
 80016a2:	4618      	mov	r0, r3
 80016a4:	f003 fac0 	bl	8004c28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016a8:	f107 030c 	add.w	r3, r7, #12
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]
 80016b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b8:	2300      	movs	r3, #0
 80016ba:	60bb      	str	r3, [r7, #8]
 80016bc:	4b28      	ldr	r3, [pc, #160]	; (8001760 <SystemClock_Config+0xcc>)
 80016be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c0:	4a27      	ldr	r2, [pc, #156]	; (8001760 <SystemClock_Config+0xcc>)
 80016c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016c6:	6413      	str	r3, [r2, #64]	; 0x40
 80016c8:	4b25      	ldr	r3, [pc, #148]	; (8001760 <SystemClock_Config+0xcc>)
 80016ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016d0:	60bb      	str	r3, [r7, #8]
 80016d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016d4:	2300      	movs	r3, #0
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	4b22      	ldr	r3, [pc, #136]	; (8001764 <SystemClock_Config+0xd0>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a21      	ldr	r2, [pc, #132]	; (8001764 <SystemClock_Config+0xd0>)
 80016de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016e2:	6013      	str	r3, [r2, #0]
 80016e4:	4b1f      	ldr	r3, [pc, #124]	; (8001764 <SystemClock_Config+0xd0>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016ec:	607b      	str	r3, [r7, #4]
 80016ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016f0:	2301      	movs	r3, #1
 80016f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016fa:	2302      	movs	r3, #2
 80016fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001702:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001704:	2308      	movs	r3, #8
 8001706:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001708:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800170c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800170e:	2302      	movs	r3, #2
 8001710:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001712:	2307      	movs	r3, #7
 8001714:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001716:	f107 0320 	add.w	r3, r7, #32
 800171a:	4618      	mov	r0, r3
 800171c:	f000 ff8c 	bl	8002638 <HAL_RCC_OscConfig>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001726:	f000 f9af 	bl	8001a88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800172a:	230f      	movs	r3, #15
 800172c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800172e:	2302      	movs	r3, #2
 8001730:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001732:	2300      	movs	r3, #0
 8001734:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001736:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800173a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800173c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001740:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001742:	f107 030c 	add.w	r3, r7, #12
 8001746:	2105      	movs	r1, #5
 8001748:	4618      	mov	r0, r3
 800174a:	f001 f9ed 	bl	8002b28 <HAL_RCC_ClockConfig>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001754:	f000 f998 	bl	8001a88 <Error_Handler>
  }
}
 8001758:	bf00      	nop
 800175a:	3750      	adds	r7, #80	; 0x50
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40023800 	.word	0x40023800
 8001764:	40007000 	.word	0x40007000

08001768 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* EXTI0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800176c:	2200      	movs	r2, #0
 800176e:	2100      	movs	r1, #0
 8001770:	2006      	movs	r0, #6
 8001772:	f000 fd5c 	bl	800222e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001776:	2006      	movs	r0, #6
 8001778:	f000 fd75 	bl	8002266 <HAL_NVIC_EnableIRQ>
}
 800177c:	bf00      	nop
 800177e:	bd80      	pop	{r7, pc}

08001780 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001784:	4b17      	ldr	r3, [pc, #92]	; (80017e4 <MX_SPI1_Init+0x64>)
 8001786:	4a18      	ldr	r2, [pc, #96]	; (80017e8 <MX_SPI1_Init+0x68>)
 8001788:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800178a:	4b16      	ldr	r3, [pc, #88]	; (80017e4 <MX_SPI1_Init+0x64>)
 800178c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001790:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001792:	4b14      	ldr	r3, [pc, #80]	; (80017e4 <MX_SPI1_Init+0x64>)
 8001794:	2200      	movs	r2, #0
 8001796:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001798:	4b12      	ldr	r3, [pc, #72]	; (80017e4 <MX_SPI1_Init+0x64>)
 800179a:	2200      	movs	r2, #0
 800179c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800179e:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017a0:	2202      	movs	r2, #2
 80017a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80017a4:	4b0f      	ldr	r3, [pc, #60]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017aa:	4b0e      	ldr	r3, [pc, #56]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80017b2:	4b0c      	ldr	r3, [pc, #48]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017b4:	2228      	movs	r2, #40	; 0x28
 80017b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017b8:	4b0a      	ldr	r3, [pc, #40]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017be:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017c4:	4b07      	ldr	r3, [pc, #28]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017ca:	4b06      	ldr	r3, [pc, #24]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017cc:	220a      	movs	r2, #10
 80017ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017d0:	4804      	ldr	r0, [pc, #16]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017d2:	f001 fbc9 	bl	8002f68 <HAL_SPI_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017dc:	f000 f954 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017e0:	bf00      	nop
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20000204 	.word	0x20000204
 80017e8:	40013000 	.word	0x40013000

080017ec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08a      	sub	sp, #40	; 0x28
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017f2:	f107 0320 	add.w	r3, r7, #32
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017fc:	1d3b      	adds	r3, r7, #4
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	609a      	str	r2, [r3, #8]
 8001806:	60da      	str	r2, [r3, #12]
 8001808:	611a      	str	r2, [r3, #16]
 800180a:	615a      	str	r2, [r3, #20]
 800180c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800180e:	4b32      	ldr	r3, [pc, #200]	; (80018d8 <MX_TIM4_Init+0xec>)
 8001810:	4a32      	ldr	r2, [pc, #200]	; (80018dc <MX_TIM4_Init+0xf0>)
 8001812:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001814:	4b30      	ldr	r3, [pc, #192]	; (80018d8 <MX_TIM4_Init+0xec>)
 8001816:	2200      	movs	r2, #0
 8001818:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800181a:	4b2f      	ldr	r3, [pc, #188]	; (80018d8 <MX_TIM4_Init+0xec>)
 800181c:	2200      	movs	r2, #0
 800181e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8399;
 8001820:	4b2d      	ldr	r3, [pc, #180]	; (80018d8 <MX_TIM4_Init+0xec>)
 8001822:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001826:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001828:	4b2b      	ldr	r3, [pc, #172]	; (80018d8 <MX_TIM4_Init+0xec>)
 800182a:	2200      	movs	r2, #0
 800182c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182e:	4b2a      	ldr	r3, [pc, #168]	; (80018d8 <MX_TIM4_Init+0xec>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001834:	4828      	ldr	r0, [pc, #160]	; (80018d8 <MX_TIM4_Init+0xec>)
 8001836:	f002 f93f 	bl	8003ab8 <HAL_TIM_PWM_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001840:	f000 f922 	bl	8001a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001844:	2300      	movs	r3, #0
 8001846:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001848:	2300      	movs	r3, #0
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800184c:	f107 0320 	add.w	r3, r7, #32
 8001850:	4619      	mov	r1, r3
 8001852:	4821      	ldr	r0, [pc, #132]	; (80018d8 <MX_TIM4_Init+0xec>)
 8001854:	f002 fd80 	bl	8004358 <HAL_TIMEx_MasterConfigSynchronization>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800185e:	f000 f913 	bl	8001a88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001862:	2360      	movs	r3, #96	; 0x60
 8001864:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001866:	2300      	movs	r3, #0
 8001868:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	2200      	movs	r2, #0
 8001876:	4619      	mov	r1, r3
 8001878:	4817      	ldr	r0, [pc, #92]	; (80018d8 <MX_TIM4_Init+0xec>)
 800187a:	f002 fa35 	bl	8003ce8 <HAL_TIM_PWM_ConfigChannel>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001884:	f000 f900 	bl	8001a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001888:	1d3b      	adds	r3, r7, #4
 800188a:	2204      	movs	r2, #4
 800188c:	4619      	mov	r1, r3
 800188e:	4812      	ldr	r0, [pc, #72]	; (80018d8 <MX_TIM4_Init+0xec>)
 8001890:	f002 fa2a 	bl	8003ce8 <HAL_TIM_PWM_ConfigChannel>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800189a:	f000 f8f5 	bl	8001a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800189e:	1d3b      	adds	r3, r7, #4
 80018a0:	2208      	movs	r2, #8
 80018a2:	4619      	mov	r1, r3
 80018a4:	480c      	ldr	r0, [pc, #48]	; (80018d8 <MX_TIM4_Init+0xec>)
 80018a6:	f002 fa1f 	bl	8003ce8 <HAL_TIM_PWM_ConfigChannel>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_TIM4_Init+0xc8>
  {
    Error_Handler();
 80018b0:	f000 f8ea 	bl	8001a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80018b4:	1d3b      	adds	r3, r7, #4
 80018b6:	220c      	movs	r2, #12
 80018b8:	4619      	mov	r1, r3
 80018ba:	4807      	ldr	r0, [pc, #28]	; (80018d8 <MX_TIM4_Init+0xec>)
 80018bc:	f002 fa14 	bl	8003ce8 <HAL_TIM_PWM_ConfigChannel>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 80018c6:	f000 f8df 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80018ca:	4803      	ldr	r0, [pc, #12]	; (80018d8 <MX_TIM4_Init+0xec>)
 80018cc:	f000 f986 	bl	8001bdc <HAL_TIM_MspPostInit>

}
 80018d0:	bf00      	nop
 80018d2:	3728      	adds	r7, #40	; 0x28
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	2000025c 	.word	0x2000025c
 80018dc:	40000800 	.word	0x40000800

080018e0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80018e4:	4b11      	ldr	r3, [pc, #68]	; (800192c <MX_UART4_Init+0x4c>)
 80018e6:	4a12      	ldr	r2, [pc, #72]	; (8001930 <MX_UART4_Init+0x50>)
 80018e8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80018ea:	4b10      	ldr	r3, [pc, #64]	; (800192c <MX_UART4_Init+0x4c>)
 80018ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018f0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80018f2:	4b0e      	ldr	r3, [pc, #56]	; (800192c <MX_UART4_Init+0x4c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80018f8:	4b0c      	ldr	r3, [pc, #48]	; (800192c <MX_UART4_Init+0x4c>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80018fe:	4b0b      	ldr	r3, [pc, #44]	; (800192c <MX_UART4_Init+0x4c>)
 8001900:	2200      	movs	r2, #0
 8001902:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX;
 8001904:	4b09      	ldr	r3, [pc, #36]	; (800192c <MX_UART4_Init+0x4c>)
 8001906:	2208      	movs	r2, #8
 8001908:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800190a:	4b08      	ldr	r3, [pc, #32]	; (800192c <MX_UART4_Init+0x4c>)
 800190c:	2200      	movs	r2, #0
 800190e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001910:	4b06      	ldr	r3, [pc, #24]	; (800192c <MX_UART4_Init+0x4c>)
 8001912:	2200      	movs	r2, #0
 8001914:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001916:	4805      	ldr	r0, [pc, #20]	; (800192c <MX_UART4_Init+0x4c>)
 8001918:	f002 fd9a 	bl	8004450 <HAL_UART_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001922:	f000 f8b1 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	200002a4 	.word	0x200002a4
 8001930:	40004c00 	.word	0x40004c00

08001934 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08c      	sub	sp, #48	; 0x30
 8001938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193a:	f107 031c 	add.w	r3, r7, #28
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
 8001946:	60da      	str	r2, [r3, #12]
 8001948:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	61bb      	str	r3, [r7, #24]
 800194e:	4b41      	ldr	r3, [pc, #260]	; (8001a54 <MX_GPIO_Init+0x120>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	4a40      	ldr	r2, [pc, #256]	; (8001a54 <MX_GPIO_Init+0x120>)
 8001954:	f043 0310 	orr.w	r3, r3, #16
 8001958:	6313      	str	r3, [r2, #48]	; 0x30
 800195a:	4b3e      	ldr	r3, [pc, #248]	; (8001a54 <MX_GPIO_Init+0x120>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	f003 0310 	and.w	r3, r3, #16
 8001962:	61bb      	str	r3, [r7, #24]
 8001964:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	617b      	str	r3, [r7, #20]
 800196a:	4b3a      	ldr	r3, [pc, #232]	; (8001a54 <MX_GPIO_Init+0x120>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	4a39      	ldr	r2, [pc, #228]	; (8001a54 <MX_GPIO_Init+0x120>)
 8001970:	f043 0304 	orr.w	r3, r3, #4
 8001974:	6313      	str	r3, [r2, #48]	; 0x30
 8001976:	4b37      	ldr	r3, [pc, #220]	; (8001a54 <MX_GPIO_Init+0x120>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	f003 0304 	and.w	r3, r3, #4
 800197e:	617b      	str	r3, [r7, #20]
 8001980:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b33      	ldr	r3, [pc, #204]	; (8001a54 <MX_GPIO_Init+0x120>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	4a32      	ldr	r2, [pc, #200]	; (8001a54 <MX_GPIO_Init+0x120>)
 800198c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001990:	6313      	str	r3, [r2, #48]	; 0x30
 8001992:	4b30      	ldr	r3, [pc, #192]	; (8001a54 <MX_GPIO_Init+0x120>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	4b2c      	ldr	r3, [pc, #176]	; (8001a54 <MX_GPIO_Init+0x120>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a2b      	ldr	r2, [pc, #172]	; (8001a54 <MX_GPIO_Init+0x120>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b29      	ldr	r3, [pc, #164]	; (8001a54 <MX_GPIO_Init+0x120>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	60bb      	str	r3, [r7, #8]
 80019be:	4b25      	ldr	r3, [pc, #148]	; (8001a54 <MX_GPIO_Init+0x120>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	4a24      	ldr	r2, [pc, #144]	; (8001a54 <MX_GPIO_Init+0x120>)
 80019c4:	f043 0302 	orr.w	r3, r3, #2
 80019c8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ca:	4b22      	ldr	r3, [pc, #136]	; (8001a54 <MX_GPIO_Init+0x120>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	607b      	str	r3, [r7, #4]
 80019da:	4b1e      	ldr	r3, [pc, #120]	; (8001a54 <MX_GPIO_Init+0x120>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	4a1d      	ldr	r2, [pc, #116]	; (8001a54 <MX_GPIO_Init+0x120>)
 80019e0:	f043 0308 	orr.w	r3, r3, #8
 80019e4:	6313      	str	r3, [r2, #48]	; 0x30
 80019e6:	4b1b      	ldr	r3, [pc, #108]	; (8001a54 <MX_GPIO_Init+0x120>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LIS3DSH_CS_GPIO_Port, LIS3DSH_CS_Pin, GPIO_PIN_RESET);
 80019f2:	2200      	movs	r2, #0
 80019f4:	2108      	movs	r1, #8
 80019f6:	4818      	ldr	r0, [pc, #96]	; (8001a58 <MX_GPIO_Init+0x124>)
 80019f8:	f000 fdec 	bl	80025d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LIS3DSH_CS_Pin */
  GPIO_InitStruct.Pin = LIS3DSH_CS_Pin;
 80019fc:	2308      	movs	r3, #8
 80019fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a00:	2301      	movs	r3, #1
 8001a02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LIS3DSH_CS_GPIO_Port, &GPIO_InitStruct);
 8001a0c:	f107 031c 	add.w	r3, r7, #28
 8001a10:	4619      	mov	r1, r3
 8001a12:	4811      	ldr	r0, [pc, #68]	; (8001a58 <MX_GPIO_Init+0x124>)
 8001a14:	f000 fc42 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001a18:	2304      	movs	r3, #4
 8001a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001a24:	f107 031c 	add.w	r3, r7, #28
 8001a28:	4619      	mov	r1, r3
 8001a2a:	480c      	ldr	r0, [pc, #48]	; (8001a5c <MX_GPIO_Init+0x128>)
 8001a2c:	f000 fc36 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : LIS3DSH_INT1_Pin */
  GPIO_InitStruct.Pin = LIS3DSH_INT1_Pin;
 8001a30:	2301      	movs	r3, #1
 8001a32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a34:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001a38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LIS3DSH_INT1_GPIO_Port, &GPIO_InitStruct);
 8001a3e:	f107 031c 	add.w	r3, r7, #28
 8001a42:	4619      	mov	r1, r3
 8001a44:	4804      	ldr	r0, [pc, #16]	; (8001a58 <MX_GPIO_Init+0x124>)
 8001a46:	f000 fc29 	bl	800229c <HAL_GPIO_Init>

}
 8001a4a:	bf00      	nop
 8001a4c:	3730      	adds	r7, #48	; 0x30
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40023800 	.word	0x40023800
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	40020400 	.word	0x40020400

08001a60 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_0)
 8001a6a:	88fb      	ldrh	r3, [r7, #6]
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d102      	bne.n	8001a76 <HAL_GPIO_EXTI_Callback+0x16>
	{
		l_e_axis_ready = TRUE;
 8001a70:	4b04      	ldr	r3, [pc, #16]	; (8001a84 <HAL_GPIO_EXTI_Callback+0x24>)
 8001a72:	2201      	movs	r2, #1
 8001a74:	701a      	strb	r2, [r3, #0]
	}
}
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	200002fa 	.word	0x200002fa

08001a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a8c:	b672      	cpsid	i
}
 8001a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001a90:	e7fe      	b.n	8001a90 <Error_Handler+0x8>

08001a92 <serial_send_string>:

	return result;
}

void serial_send_string(UART_HandleTypeDef* huart, uint8_t* string, uint16_t size)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b084      	sub	sp, #16
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	60f8      	str	r0, [r7, #12]
 8001a9a:	60b9      	str	r1, [r7, #8]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit(huart, string, size, 10000);
 8001aa0:	88fa      	ldrh	r2, [r7, #6]
 8001aa2:	f242 7310 	movw	r3, #10000	; 0x2710
 8001aa6:	68b9      	ldr	r1, [r7, #8]
 8001aa8:	68f8      	ldr	r0, [r7, #12]
 8001aaa:	f002 fd1e 	bl	80044ea <HAL_UART_Transmit>
}
 8001aae:	bf00      	nop
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	607b      	str	r3, [r7, #4]
 8001ac2:	4b10      	ldr	r3, [pc, #64]	; (8001b04 <HAL_MspInit+0x4c>)
 8001ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac6:	4a0f      	ldr	r2, [pc, #60]	; (8001b04 <HAL_MspInit+0x4c>)
 8001ac8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001acc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ace:	4b0d      	ldr	r3, [pc, #52]	; (8001b04 <HAL_MspInit+0x4c>)
 8001ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	603b      	str	r3, [r7, #0]
 8001ade:	4b09      	ldr	r3, [pc, #36]	; (8001b04 <HAL_MspInit+0x4c>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	4a08      	ldr	r2, [pc, #32]	; (8001b04 <HAL_MspInit+0x4c>)
 8001ae4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aea:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <HAL_MspInit+0x4c>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af2:	603b      	str	r3, [r7, #0]
 8001af4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001af6:	2007      	movs	r0, #7
 8001af8:	f000 fb8e 	bl	8002218 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40023800 	.word	0x40023800

08001b08 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08a      	sub	sp, #40	; 0x28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a19      	ldr	r2, [pc, #100]	; (8001b8c <HAL_SPI_MspInit+0x84>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d12b      	bne.n	8001b82 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
 8001b2e:	4b18      	ldr	r3, [pc, #96]	; (8001b90 <HAL_SPI_MspInit+0x88>)
 8001b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b32:	4a17      	ldr	r2, [pc, #92]	; (8001b90 <HAL_SPI_MspInit+0x88>)
 8001b34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b38:	6453      	str	r3, [r2, #68]	; 0x44
 8001b3a:	4b15      	ldr	r3, [pc, #84]	; (8001b90 <HAL_SPI_MspInit+0x88>)
 8001b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <HAL_SPI_MspInit+0x88>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4e:	4a10      	ldr	r2, [pc, #64]	; (8001b90 <HAL_SPI_MspInit+0x88>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6313      	str	r3, [r2, #48]	; 0x30
 8001b56:	4b0e      	ldr	r3, [pc, #56]	; (8001b90 <HAL_SPI_MspInit+0x88>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001b62:	23e0      	movs	r3, #224	; 0xe0
 8001b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	2302      	movs	r3, #2
 8001b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b72:	2305      	movs	r3, #5
 8001b74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4805      	ldr	r0, [pc, #20]	; (8001b94 <HAL_SPI_MspInit+0x8c>)
 8001b7e:	f000 fb8d 	bl	800229c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001b82:	bf00      	nop
 8001b84:	3728      	adds	r7, #40	; 0x28
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40013000 	.word	0x40013000
 8001b90:	40023800 	.word	0x40023800
 8001b94:	40020000 	.word	0x40020000

08001b98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a0b      	ldr	r2, [pc, #44]	; (8001bd4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d10d      	bne.n	8001bc6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	4b0a      	ldr	r3, [pc, #40]	; (8001bd8 <HAL_TIM_PWM_MspInit+0x40>)
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb2:	4a09      	ldr	r2, [pc, #36]	; (8001bd8 <HAL_TIM_PWM_MspInit+0x40>)
 8001bb4:	f043 0304 	orr.w	r3, r3, #4
 8001bb8:	6413      	str	r3, [r2, #64]	; 0x40
 8001bba:	4b07      	ldr	r3, [pc, #28]	; (8001bd8 <HAL_TIM_PWM_MspInit+0x40>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbe:	f003 0304 	and.w	r3, r3, #4
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001bc6:	bf00      	nop
 8001bc8:	3714      	adds	r7, #20
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	40000800 	.word	0x40000800
 8001bd8:	40023800 	.word	0x40023800

08001bdc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b088      	sub	sp, #32
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 030c 	add.w	r3, r7, #12
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a12      	ldr	r2, [pc, #72]	; (8001c44 <HAL_TIM_MspPostInit+0x68>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d11e      	bne.n	8001c3c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60bb      	str	r3, [r7, #8]
 8001c02:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <HAL_TIM_MspPostInit+0x6c>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	4a10      	ldr	r2, [pc, #64]	; (8001c48 <HAL_TIM_MspPostInit+0x6c>)
 8001c08:	f043 0308 	orr.w	r3, r3, #8
 8001c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	; (8001c48 <HAL_TIM_MspPostInit+0x6c>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	f003 0308 	and.w	r3, r3, #8
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = LD4_GREEN_Pin|LD3_ORANGE_Pin|LD5_RED_Pin|LD6_BLUE_Pin;
 8001c1a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001c1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c20:	2302      	movs	r3, #2
 8001c22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c30:	f107 030c 	add.w	r3, r7, #12
 8001c34:	4619      	mov	r1, r3
 8001c36:	4805      	ldr	r0, [pc, #20]	; (8001c4c <HAL_TIM_MspPostInit+0x70>)
 8001c38:	f000 fb30 	bl	800229c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001c3c:	bf00      	nop
 8001c3e:	3720      	adds	r7, #32
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40000800 	.word	0x40000800
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	40020c00 	.word	0x40020c00

08001c50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08a      	sub	sp, #40	; 0x28
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a19      	ldr	r2, [pc, #100]	; (8001cd4 <HAL_UART_MspInit+0x84>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d12b      	bne.n	8001cca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	4b18      	ldr	r3, [pc, #96]	; (8001cd8 <HAL_UART_MspInit+0x88>)
 8001c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7a:	4a17      	ldr	r2, [pc, #92]	; (8001cd8 <HAL_UART_MspInit+0x88>)
 8001c7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001c80:	6413      	str	r3, [r2, #64]	; 0x40
 8001c82:	4b15      	ldr	r3, [pc, #84]	; (8001cd8 <HAL_UART_MspInit+0x88>)
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c8a:	613b      	str	r3, [r7, #16]
 8001c8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <HAL_UART_MspInit+0x88>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c96:	4a10      	ldr	r2, [pc, #64]	; (8001cd8 <HAL_UART_MspInit+0x88>)
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9e:	4b0e      	ldr	r3, [pc, #56]	; (8001cd8 <HAL_UART_MspInit+0x88>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001caa:	2303      	movs	r3, #3
 8001cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cae:	2302      	movs	r3, #2
 8001cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001cba:	2308      	movs	r3, #8
 8001cbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cbe:	f107 0314 	add.w	r3, r7, #20
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4805      	ldr	r0, [pc, #20]	; (8001cdc <HAL_UART_MspInit+0x8c>)
 8001cc6:	f000 fae9 	bl	800229c <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001cca:	bf00      	nop
 8001ccc:	3728      	adds	r7, #40	; 0x28
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40004c00 	.word	0x40004c00
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40020000 	.word	0x40020000

08001ce0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ce4:	e7fe      	b.n	8001ce4 <NMI_Handler+0x4>

08001ce6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cea:	e7fe      	b.n	8001cea <HardFault_Handler+0x4>

08001cec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cf0:	e7fe      	b.n	8001cf0 <MemManage_Handler+0x4>

08001cf2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cf6:	e7fe      	b.n	8001cf6 <BusFault_Handler+0x4>

08001cf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cfc:	e7fe      	b.n	8001cfc <UsageFault_Handler+0x4>

08001cfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr

08001d1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d2c:	f000 f960 	bl	8001ff0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d30:	bf00      	nop
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LIS3DSH_INT1_Pin);
 8001d38:	2001      	movs	r0, #1
 8001d3a:	f000 fc65 	bl	8002608 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d42:	b480      	push	{r7}
 8001d44:	af00      	add	r7, sp, #0
	return 1;
 8001d46:	2301      	movs	r3, #1
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <_kill>:

int _kill(int pid, int sig)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
 8001d5a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d5c:	f002 ff3a 	bl	8004bd4 <__errno>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2216      	movs	r2, #22
 8001d64:	601a      	str	r2, [r3, #0]
	return -1;
 8001d66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <_exit>:

void _exit (int status)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b082      	sub	sp, #8
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d7a:	f04f 31ff 	mov.w	r1, #4294967295
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f7ff ffe7 	bl	8001d52 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d84:	e7fe      	b.n	8001d84 <_exit+0x12>

08001d86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b086      	sub	sp, #24
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	60f8      	str	r0, [r7, #12]
 8001d8e:	60b9      	str	r1, [r7, #8]
 8001d90:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d92:	2300      	movs	r3, #0
 8001d94:	617b      	str	r3, [r7, #20]
 8001d96:	e00a      	b.n	8001dae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d98:	f3af 8000 	nop.w
 8001d9c:	4601      	mov	r1, r0
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	1c5a      	adds	r2, r3, #1
 8001da2:	60ba      	str	r2, [r7, #8]
 8001da4:	b2ca      	uxtb	r2, r1
 8001da6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	3301      	adds	r3, #1
 8001dac:	617b      	str	r3, [r7, #20]
 8001dae:	697a      	ldr	r2, [r7, #20]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	dbf0      	blt.n	8001d98 <_read+0x12>
	}

return len;
 8001db6:	687b      	ldr	r3, [r7, #4]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dcc:	2300      	movs	r3, #0
 8001dce:	617b      	str	r3, [r7, #20]
 8001dd0:	e009      	b.n	8001de6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	1c5a      	adds	r2, r3, #1
 8001dd6:	60ba      	str	r2, [r7, #8]
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	3301      	adds	r3, #1
 8001de4:	617b      	str	r3, [r7, #20]
 8001de6:	697a      	ldr	r2, [r7, #20]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	dbf1      	blt.n	8001dd2 <_write+0x12>
	}
	return len;
 8001dee:	687b      	ldr	r3, [r7, #4]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3718      	adds	r7, #24
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <_close>:

int _close(int file)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
	return -1;
 8001e00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e20:	605a      	str	r2, [r3, #4]
	return 0;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <_isatty>:

int _isatty(int file)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
	return 1;
 8001e38:	2301      	movs	r3, #1
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b085      	sub	sp, #20
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	60f8      	str	r0, [r7, #12]
 8001e4e:	60b9      	str	r1, [r7, #8]
 8001e50:	607a      	str	r2, [r7, #4]
	return 0;
 8001e52:	2300      	movs	r3, #0
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e68:	4a14      	ldr	r2, [pc, #80]	; (8001ebc <_sbrk+0x5c>)
 8001e6a:	4b15      	ldr	r3, [pc, #84]	; (8001ec0 <_sbrk+0x60>)
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e74:	4b13      	ldr	r3, [pc, #76]	; (8001ec4 <_sbrk+0x64>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d102      	bne.n	8001e82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e7c:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <_sbrk+0x64>)
 8001e7e:	4a12      	ldr	r2, [pc, #72]	; (8001ec8 <_sbrk+0x68>)
 8001e80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e82:	4b10      	ldr	r3, [pc, #64]	; (8001ec4 <_sbrk+0x64>)
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4413      	add	r3, r2
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d207      	bcs.n	8001ea0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e90:	f002 fea0 	bl	8004bd4 <__errno>
 8001e94:	4603      	mov	r3, r0
 8001e96:	220c      	movs	r2, #12
 8001e98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e9e:	e009      	b.n	8001eb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ea0:	4b08      	ldr	r3, [pc, #32]	; (8001ec4 <_sbrk+0x64>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ea6:	4b07      	ldr	r3, [pc, #28]	; (8001ec4 <_sbrk+0x64>)
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4413      	add	r3, r2
 8001eae:	4a05      	ldr	r2, [pc, #20]	; (8001ec4 <_sbrk+0x64>)
 8001eb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3718      	adds	r7, #24
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20020000 	.word	0x20020000
 8001ec0:	00000400 	.word	0x00000400
 8001ec4:	200002fc 	.word	0x200002fc
 8001ec8:	20000318 	.word	0x20000318

08001ecc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ed0:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <SystemInit+0x28>)
 8001ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ed6:	4a07      	ldr	r2, [pc, #28]	; (8001ef4 <SystemInit+0x28>)
 8001ed8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001edc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ee0:	4b04      	ldr	r3, [pc, #16]	; (8001ef4 <SystemInit+0x28>)
 8001ee2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ee6:	609a      	str	r2, [r3, #8]
#endif
}
 8001ee8:	bf00      	nop
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	e000ed00 	.word	0xe000ed00

08001ef8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ef8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f30 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001efc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001efe:	e003      	b.n	8001f08 <LoopCopyDataInit>

08001f00 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001f00:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001f02:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001f04:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001f06:	3104      	adds	r1, #4

08001f08 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001f08:	480b      	ldr	r0, [pc, #44]	; (8001f38 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001f0a:	4b0c      	ldr	r3, [pc, #48]	; (8001f3c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001f0c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001f0e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001f10:	d3f6      	bcc.n	8001f00 <CopyDataInit>
  ldr  r2, =_sbss
 8001f12:	4a0b      	ldr	r2, [pc, #44]	; (8001f40 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001f14:	e002      	b.n	8001f1c <LoopFillZerobss>

08001f16 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001f16:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f18:	f842 3b04 	str.w	r3, [r2], #4

08001f1c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f1c:	4b09      	ldr	r3, [pc, #36]	; (8001f44 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001f1e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001f20:	d3f9      	bcc.n	8001f16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f22:	f7ff ffd3 	bl	8001ecc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f26:	f002 fe5b 	bl	8004be0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f2a:	f7ff fa01 	bl	8001330 <main>
  bx  lr    
 8001f2e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f30:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001f34:	08007e2c 	.word	0x08007e2c
  ldr  r0, =_sdata
 8001f38:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001f3c:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8001f40:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8001f44:	20000314 	.word	0x20000314

08001f48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f48:	e7fe      	b.n	8001f48 <ADC_IRQHandler>
	...

08001f4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f50:	4b0e      	ldr	r3, [pc, #56]	; (8001f8c <HAL_Init+0x40>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a0d      	ldr	r2, [pc, #52]	; (8001f8c <HAL_Init+0x40>)
 8001f56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <HAL_Init+0x40>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a0a      	ldr	r2, [pc, #40]	; (8001f8c <HAL_Init+0x40>)
 8001f62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f68:	4b08      	ldr	r3, [pc, #32]	; (8001f8c <HAL_Init+0x40>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a07      	ldr	r2, [pc, #28]	; (8001f8c <HAL_Init+0x40>)
 8001f6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f74:	2003      	movs	r0, #3
 8001f76:	f000 f94f 	bl	8002218 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f7a:	2000      	movs	r0, #0
 8001f7c:	f000 f808 	bl	8001f90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f80:	f7ff fd9a 	bl	8001ab8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40023c00 	.word	0x40023c00

08001f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f98:	4b12      	ldr	r3, [pc, #72]	; (8001fe4 <HAL_InitTick+0x54>)
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <HAL_InitTick+0x58>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f000 f967 	bl	8002282 <HAL_SYSTICK_Config>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e00e      	b.n	8001fdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2b0f      	cmp	r3, #15
 8001fc2:	d80a      	bhi.n	8001fda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	6879      	ldr	r1, [r7, #4]
 8001fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fcc:	f000 f92f 	bl	800222e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fd0:	4a06      	ldr	r2, [pc, #24]	; (8001fec <HAL_InitTick+0x5c>)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	e000      	b.n	8001fdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	20000000 	.word	0x20000000
 8001fe8:	20000008 	.word	0x20000008
 8001fec:	20000004 	.word	0x20000004

08001ff0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ff4:	4b06      	ldr	r3, [pc, #24]	; (8002010 <HAL_IncTick+0x20>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	4b06      	ldr	r3, [pc, #24]	; (8002014 <HAL_IncTick+0x24>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4413      	add	r3, r2
 8002000:	4a04      	ldr	r2, [pc, #16]	; (8002014 <HAL_IncTick+0x24>)
 8002002:	6013      	str	r3, [r2, #0]
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	20000008 	.word	0x20000008
 8002014:	20000300 	.word	0x20000300

08002018 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  return uwTick;
 800201c:	4b03      	ldr	r3, [pc, #12]	; (800202c <HAL_GetTick+0x14>)
 800201e:	681b      	ldr	r3, [r3, #0]
}
 8002020:	4618      	mov	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	20000300 	.word	0x20000300

08002030 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002038:	f7ff ffee 	bl	8002018 <HAL_GetTick>
 800203c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002048:	d005      	beq.n	8002056 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <HAL_Delay+0x44>)
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	461a      	mov	r2, r3
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	4413      	add	r3, r2
 8002054:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002056:	bf00      	nop
 8002058:	f7ff ffde 	bl	8002018 <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	68fa      	ldr	r2, [r7, #12]
 8002064:	429a      	cmp	r2, r3
 8002066:	d8f7      	bhi.n	8002058 <HAL_Delay+0x28>
  {
  }
}
 8002068:	bf00      	nop
 800206a:	bf00      	nop
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20000008 	.word	0x20000008

08002078 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002088:	4b0c      	ldr	r3, [pc, #48]	; (80020bc <__NVIC_SetPriorityGrouping+0x44>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800208e:	68ba      	ldr	r2, [r7, #8]
 8002090:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002094:	4013      	ands	r3, r2
 8002096:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020aa:	4a04      	ldr	r2, [pc, #16]	; (80020bc <__NVIC_SetPriorityGrouping+0x44>)
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	60d3      	str	r3, [r2, #12]
}
 80020b0:	bf00      	nop
 80020b2:	3714      	adds	r7, #20
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020c4:	4b04      	ldr	r3, [pc, #16]	; (80020d8 <__NVIC_GetPriorityGrouping+0x18>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	0a1b      	lsrs	r3, r3, #8
 80020ca:	f003 0307 	and.w	r3, r3, #7
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	e000ed00 	.word	0xe000ed00

080020dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	db0b      	blt.n	8002106 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	f003 021f 	and.w	r2, r3, #31
 80020f4:	4907      	ldr	r1, [pc, #28]	; (8002114 <__NVIC_EnableIRQ+0x38>)
 80020f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fa:	095b      	lsrs	r3, r3, #5
 80020fc:	2001      	movs	r0, #1
 80020fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	e000e100 	.word	0xe000e100

08002118 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	6039      	str	r1, [r7, #0]
 8002122:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002128:	2b00      	cmp	r3, #0
 800212a:	db0a      	blt.n	8002142 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	b2da      	uxtb	r2, r3
 8002130:	490c      	ldr	r1, [pc, #48]	; (8002164 <__NVIC_SetPriority+0x4c>)
 8002132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002136:	0112      	lsls	r2, r2, #4
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	440b      	add	r3, r1
 800213c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002140:	e00a      	b.n	8002158 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	b2da      	uxtb	r2, r3
 8002146:	4908      	ldr	r1, [pc, #32]	; (8002168 <__NVIC_SetPriority+0x50>)
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	3b04      	subs	r3, #4
 8002150:	0112      	lsls	r2, r2, #4
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	440b      	add	r3, r1
 8002156:	761a      	strb	r2, [r3, #24]
}
 8002158:	bf00      	nop
 800215a:	370c      	adds	r7, #12
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	e000e100 	.word	0xe000e100
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800216c:	b480      	push	{r7}
 800216e:	b089      	sub	sp, #36	; 0x24
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f003 0307 	and.w	r3, r3, #7
 800217e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	f1c3 0307 	rsb	r3, r3, #7
 8002186:	2b04      	cmp	r3, #4
 8002188:	bf28      	it	cs
 800218a:	2304      	movcs	r3, #4
 800218c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	3304      	adds	r3, #4
 8002192:	2b06      	cmp	r3, #6
 8002194:	d902      	bls.n	800219c <NVIC_EncodePriority+0x30>
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	3b03      	subs	r3, #3
 800219a:	e000      	b.n	800219e <NVIC_EncodePriority+0x32>
 800219c:	2300      	movs	r3, #0
 800219e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a0:	f04f 32ff 	mov.w	r2, #4294967295
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43da      	mvns	r2, r3
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	401a      	ands	r2, r3
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021b4:	f04f 31ff 	mov.w	r1, #4294967295
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	fa01 f303 	lsl.w	r3, r1, r3
 80021be:	43d9      	mvns	r1, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c4:	4313      	orrs	r3, r2
         );
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3724      	adds	r7, #36	; 0x24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
	...

080021d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	3b01      	subs	r3, #1
 80021e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021e4:	d301      	bcc.n	80021ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021e6:	2301      	movs	r3, #1
 80021e8:	e00f      	b.n	800220a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ea:	4a0a      	ldr	r2, [pc, #40]	; (8002214 <SysTick_Config+0x40>)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021f2:	210f      	movs	r1, #15
 80021f4:	f04f 30ff 	mov.w	r0, #4294967295
 80021f8:	f7ff ff8e 	bl	8002118 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021fc:	4b05      	ldr	r3, [pc, #20]	; (8002214 <SysTick_Config+0x40>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002202:	4b04      	ldr	r3, [pc, #16]	; (8002214 <SysTick_Config+0x40>)
 8002204:	2207      	movs	r2, #7
 8002206:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	e000e010 	.word	0xe000e010

08002218 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f7ff ff29 	bl	8002078 <__NVIC_SetPriorityGrouping>
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800222e:	b580      	push	{r7, lr}
 8002230:	b086      	sub	sp, #24
 8002232:	af00      	add	r7, sp, #0
 8002234:	4603      	mov	r3, r0
 8002236:	60b9      	str	r1, [r7, #8]
 8002238:	607a      	str	r2, [r7, #4]
 800223a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800223c:	2300      	movs	r3, #0
 800223e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002240:	f7ff ff3e 	bl	80020c0 <__NVIC_GetPriorityGrouping>
 8002244:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	68b9      	ldr	r1, [r7, #8]
 800224a:	6978      	ldr	r0, [r7, #20]
 800224c:	f7ff ff8e 	bl	800216c <NVIC_EncodePriority>
 8002250:	4602      	mov	r2, r0
 8002252:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002256:	4611      	mov	r1, r2
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ff5d 	bl	8002118 <__NVIC_SetPriority>
}
 800225e:	bf00      	nop
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b082      	sub	sp, #8
 800226a:	af00      	add	r7, sp, #0
 800226c:	4603      	mov	r3, r0
 800226e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff31 	bl	80020dc <__NVIC_EnableIRQ>
}
 800227a:	bf00      	nop
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7ff ffa2 	bl	80021d4 <SysTick_Config>
 8002290:	4603      	mov	r3, r0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
	...

0800229c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800229c:	b480      	push	{r7}
 800229e:	b089      	sub	sp, #36	; 0x24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022aa:	2300      	movs	r3, #0
 80022ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	e16b      	b.n	8002590 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022b8:	2201      	movs	r2, #1
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	4013      	ands	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	f040 815a 	bne.w	800258a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f003 0303 	and.w	r3, r3, #3
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d005      	beq.n	80022ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d130      	bne.n	8002350 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	2203      	movs	r2, #3
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4013      	ands	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	68da      	ldr	r2, [r3, #12]
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4313      	orrs	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002324:	2201      	movs	r2, #1
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	091b      	lsrs	r3, r3, #4
 800233a:	f003 0201 	and.w	r2, r3, #1
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 0303 	and.w	r3, r3, #3
 8002358:	2b03      	cmp	r3, #3
 800235a:	d017      	beq.n	800238c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	2203      	movs	r2, #3
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4013      	ands	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4313      	orrs	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f003 0303 	and.w	r3, r3, #3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d123      	bne.n	80023e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	08da      	lsrs	r2, r3, #3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3208      	adds	r2, #8
 80023a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	220f      	movs	r2, #15
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	43db      	mvns	r3, r3
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4013      	ands	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	691a      	ldr	r2, [r3, #16]
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	08da      	lsrs	r2, r3, #3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	3208      	adds	r2, #8
 80023da:	69b9      	ldr	r1, [r7, #24]
 80023dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	2203      	movs	r2, #3
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	43db      	mvns	r3, r3
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	4013      	ands	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 0203 	and.w	r2, r3, #3
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	4313      	orrs	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800241c:	2b00      	cmp	r3, #0
 800241e:	f000 80b4 	beq.w	800258a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002422:	2300      	movs	r3, #0
 8002424:	60fb      	str	r3, [r7, #12]
 8002426:	4b60      	ldr	r3, [pc, #384]	; (80025a8 <HAL_GPIO_Init+0x30c>)
 8002428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242a:	4a5f      	ldr	r2, [pc, #380]	; (80025a8 <HAL_GPIO_Init+0x30c>)
 800242c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002430:	6453      	str	r3, [r2, #68]	; 0x44
 8002432:	4b5d      	ldr	r3, [pc, #372]	; (80025a8 <HAL_GPIO_Init+0x30c>)
 8002434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002436:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800243e:	4a5b      	ldr	r2, [pc, #364]	; (80025ac <HAL_GPIO_Init+0x310>)
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	089b      	lsrs	r3, r3, #2
 8002444:	3302      	adds	r3, #2
 8002446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800244a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f003 0303 	and.w	r3, r3, #3
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	220f      	movs	r2, #15
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43db      	mvns	r3, r3
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	4013      	ands	r3, r2
 8002460:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a52      	ldr	r2, [pc, #328]	; (80025b0 <HAL_GPIO_Init+0x314>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d02b      	beq.n	80024c2 <HAL_GPIO_Init+0x226>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a51      	ldr	r2, [pc, #324]	; (80025b4 <HAL_GPIO_Init+0x318>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d025      	beq.n	80024be <HAL_GPIO_Init+0x222>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a50      	ldr	r2, [pc, #320]	; (80025b8 <HAL_GPIO_Init+0x31c>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d01f      	beq.n	80024ba <HAL_GPIO_Init+0x21e>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a4f      	ldr	r2, [pc, #316]	; (80025bc <HAL_GPIO_Init+0x320>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d019      	beq.n	80024b6 <HAL_GPIO_Init+0x21a>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a4e      	ldr	r2, [pc, #312]	; (80025c0 <HAL_GPIO_Init+0x324>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d013      	beq.n	80024b2 <HAL_GPIO_Init+0x216>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a4d      	ldr	r2, [pc, #308]	; (80025c4 <HAL_GPIO_Init+0x328>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d00d      	beq.n	80024ae <HAL_GPIO_Init+0x212>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a4c      	ldr	r2, [pc, #304]	; (80025c8 <HAL_GPIO_Init+0x32c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d007      	beq.n	80024aa <HAL_GPIO_Init+0x20e>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a4b      	ldr	r2, [pc, #300]	; (80025cc <HAL_GPIO_Init+0x330>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d101      	bne.n	80024a6 <HAL_GPIO_Init+0x20a>
 80024a2:	2307      	movs	r3, #7
 80024a4:	e00e      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024a6:	2308      	movs	r3, #8
 80024a8:	e00c      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024aa:	2306      	movs	r3, #6
 80024ac:	e00a      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024ae:	2305      	movs	r3, #5
 80024b0:	e008      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024b2:	2304      	movs	r3, #4
 80024b4:	e006      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024b6:	2303      	movs	r3, #3
 80024b8:	e004      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024ba:	2302      	movs	r3, #2
 80024bc:	e002      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024be:	2301      	movs	r3, #1
 80024c0:	e000      	b.n	80024c4 <HAL_GPIO_Init+0x228>
 80024c2:	2300      	movs	r3, #0
 80024c4:	69fa      	ldr	r2, [r7, #28]
 80024c6:	f002 0203 	and.w	r2, r2, #3
 80024ca:	0092      	lsls	r2, r2, #2
 80024cc:	4093      	lsls	r3, r2
 80024ce:	69ba      	ldr	r2, [r7, #24]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024d4:	4935      	ldr	r1, [pc, #212]	; (80025ac <HAL_GPIO_Init+0x310>)
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	089b      	lsrs	r3, r3, #2
 80024da:	3302      	adds	r3, #2
 80024dc:	69ba      	ldr	r2, [r7, #24]
 80024de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024e2:	4b3b      	ldr	r3, [pc, #236]	; (80025d0 <HAL_GPIO_Init+0x334>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	43db      	mvns	r3, r3
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	4013      	ands	r3, r2
 80024f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d003      	beq.n	8002506 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80024fe:	69ba      	ldr	r2, [r7, #24]
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	4313      	orrs	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002506:	4a32      	ldr	r2, [pc, #200]	; (80025d0 <HAL_GPIO_Init+0x334>)
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800250c:	4b30      	ldr	r3, [pc, #192]	; (80025d0 <HAL_GPIO_Init+0x334>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	43db      	mvns	r3, r3
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	4013      	ands	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d003      	beq.n	8002530 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002528:	69ba      	ldr	r2, [r7, #24]
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	4313      	orrs	r3, r2
 800252e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002530:	4a27      	ldr	r2, [pc, #156]	; (80025d0 <HAL_GPIO_Init+0x334>)
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002536:	4b26      	ldr	r3, [pc, #152]	; (80025d0 <HAL_GPIO_Init+0x334>)
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	43db      	mvns	r3, r3
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	4013      	ands	r3, r2
 8002544:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d003      	beq.n	800255a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	4313      	orrs	r3, r2
 8002558:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800255a:	4a1d      	ldr	r2, [pc, #116]	; (80025d0 <HAL_GPIO_Init+0x334>)
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002560:	4b1b      	ldr	r3, [pc, #108]	; (80025d0 <HAL_GPIO_Init+0x334>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	43db      	mvns	r3, r3
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	4013      	ands	r3, r2
 800256e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d003      	beq.n	8002584 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	4313      	orrs	r3, r2
 8002582:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002584:	4a12      	ldr	r2, [pc, #72]	; (80025d0 <HAL_GPIO_Init+0x334>)
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	3301      	adds	r3, #1
 800258e:	61fb      	str	r3, [r7, #28]
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	2b0f      	cmp	r3, #15
 8002594:	f67f ae90 	bls.w	80022b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002598:	bf00      	nop
 800259a:	bf00      	nop
 800259c:	3724      	adds	r7, #36	; 0x24
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	40023800 	.word	0x40023800
 80025ac:	40013800 	.word	0x40013800
 80025b0:	40020000 	.word	0x40020000
 80025b4:	40020400 	.word	0x40020400
 80025b8:	40020800 	.word	0x40020800
 80025bc:	40020c00 	.word	0x40020c00
 80025c0:	40021000 	.word	0x40021000
 80025c4:	40021400 	.word	0x40021400
 80025c8:	40021800 	.word	0x40021800
 80025cc:	40021c00 	.word	0x40021c00
 80025d0:	40013c00 	.word	0x40013c00

080025d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	460b      	mov	r3, r1
 80025de:	807b      	strh	r3, [r7, #2]
 80025e0:	4613      	mov	r3, r2
 80025e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025e4:	787b      	ldrb	r3, [r7, #1]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025ea:	887a      	ldrh	r2, [r7, #2]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025f0:	e003      	b.n	80025fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025f2:	887b      	ldrh	r3, [r7, #2]
 80025f4:	041a      	lsls	r2, r3, #16
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	619a      	str	r2, [r3, #24]
}
 80025fa:	bf00      	nop
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
	...

08002608 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002612:	4b08      	ldr	r3, [pc, #32]	; (8002634 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002614:	695a      	ldr	r2, [r3, #20]
 8002616:	88fb      	ldrh	r3, [r7, #6]
 8002618:	4013      	ands	r3, r2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d006      	beq.n	800262c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800261e:	4a05      	ldr	r2, [pc, #20]	; (8002634 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002620:	88fb      	ldrh	r3, [r7, #6]
 8002622:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002624:	88fb      	ldrh	r3, [r7, #6]
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff fa1a 	bl	8001a60 <HAL_GPIO_EXTI_Callback>
  }
}
 800262c:	bf00      	nop
 800262e:	3708      	adds	r7, #8
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	40013c00 	.word	0x40013c00

08002638 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e267      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d075      	beq.n	8002742 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002656:	4b88      	ldr	r3, [pc, #544]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 030c 	and.w	r3, r3, #12
 800265e:	2b04      	cmp	r3, #4
 8002660:	d00c      	beq.n	800267c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002662:	4b85      	ldr	r3, [pc, #532]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800266a:	2b08      	cmp	r3, #8
 800266c:	d112      	bne.n	8002694 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800266e:	4b82      	ldr	r3, [pc, #520]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002676:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800267a:	d10b      	bne.n	8002694 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800267c:	4b7e      	ldr	r3, [pc, #504]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d05b      	beq.n	8002740 <HAL_RCC_OscConfig+0x108>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d157      	bne.n	8002740 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e242      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800269c:	d106      	bne.n	80026ac <HAL_RCC_OscConfig+0x74>
 800269e:	4b76      	ldr	r3, [pc, #472]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a75      	ldr	r2, [pc, #468]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a8:	6013      	str	r3, [r2, #0]
 80026aa:	e01d      	b.n	80026e8 <HAL_RCC_OscConfig+0xb0>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026b4:	d10c      	bne.n	80026d0 <HAL_RCC_OscConfig+0x98>
 80026b6:	4b70      	ldr	r3, [pc, #448]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a6f      	ldr	r2, [pc, #444]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026c0:	6013      	str	r3, [r2, #0]
 80026c2:	4b6d      	ldr	r3, [pc, #436]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a6c      	ldr	r2, [pc, #432]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026cc:	6013      	str	r3, [r2, #0]
 80026ce:	e00b      	b.n	80026e8 <HAL_RCC_OscConfig+0xb0>
 80026d0:	4b69      	ldr	r3, [pc, #420]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a68      	ldr	r2, [pc, #416]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026da:	6013      	str	r3, [r2, #0]
 80026dc:	4b66      	ldr	r3, [pc, #408]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a65      	ldr	r2, [pc, #404]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d013      	beq.n	8002718 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f0:	f7ff fc92 	bl	8002018 <HAL_GetTick>
 80026f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026f8:	f7ff fc8e 	bl	8002018 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b64      	cmp	r3, #100	; 0x64
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e207      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800270a:	4b5b      	ldr	r3, [pc, #364]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d0f0      	beq.n	80026f8 <HAL_RCC_OscConfig+0xc0>
 8002716:	e014      	b.n	8002742 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002718:	f7ff fc7e 	bl	8002018 <HAL_GetTick>
 800271c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002720:	f7ff fc7a 	bl	8002018 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b64      	cmp	r3, #100	; 0x64
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e1f3      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002732:	4b51      	ldr	r3, [pc, #324]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1f0      	bne.n	8002720 <HAL_RCC_OscConfig+0xe8>
 800273e:	e000      	b.n	8002742 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d063      	beq.n	8002816 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800274e:	4b4a      	ldr	r3, [pc, #296]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 030c 	and.w	r3, r3, #12
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00b      	beq.n	8002772 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800275a:	4b47      	ldr	r3, [pc, #284]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002762:	2b08      	cmp	r3, #8
 8002764:	d11c      	bne.n	80027a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002766:	4b44      	ldr	r3, [pc, #272]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d116      	bne.n	80027a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002772:	4b41      	ldr	r3, [pc, #260]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0302 	and.w	r3, r3, #2
 800277a:	2b00      	cmp	r3, #0
 800277c:	d005      	beq.n	800278a <HAL_RCC_OscConfig+0x152>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d001      	beq.n	800278a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e1c7      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800278a:	4b3b      	ldr	r3, [pc, #236]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	00db      	lsls	r3, r3, #3
 8002798:	4937      	ldr	r1, [pc, #220]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800279a:	4313      	orrs	r3, r2
 800279c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800279e:	e03a      	b.n	8002816 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d020      	beq.n	80027ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027a8:	4b34      	ldr	r3, [pc, #208]	; (800287c <HAL_RCC_OscConfig+0x244>)
 80027aa:	2201      	movs	r2, #1
 80027ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ae:	f7ff fc33 	bl	8002018 <HAL_GetTick>
 80027b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027b4:	e008      	b.n	80027c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027b6:	f7ff fc2f 	bl	8002018 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e1a8      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027c8:	4b2b      	ldr	r3, [pc, #172]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0f0      	beq.n	80027b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027d4:	4b28      	ldr	r3, [pc, #160]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	00db      	lsls	r3, r3, #3
 80027e2:	4925      	ldr	r1, [pc, #148]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	600b      	str	r3, [r1, #0]
 80027e8:	e015      	b.n	8002816 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027ea:	4b24      	ldr	r3, [pc, #144]	; (800287c <HAL_RCC_OscConfig+0x244>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f0:	f7ff fc12 	bl	8002018 <HAL_GetTick>
 80027f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027f6:	e008      	b.n	800280a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027f8:	f7ff fc0e 	bl	8002018 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	2b02      	cmp	r3, #2
 8002804:	d901      	bls.n	800280a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e187      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800280a:	4b1b      	ldr	r3, [pc, #108]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1f0      	bne.n	80027f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0308 	and.w	r3, r3, #8
 800281e:	2b00      	cmp	r3, #0
 8002820:	d036      	beq.n	8002890 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d016      	beq.n	8002858 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800282a:	4b15      	ldr	r3, [pc, #84]	; (8002880 <HAL_RCC_OscConfig+0x248>)
 800282c:	2201      	movs	r2, #1
 800282e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002830:	f7ff fbf2 	bl	8002018 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002838:	f7ff fbee 	bl	8002018 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e167      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800284a:	4b0b      	ldr	r3, [pc, #44]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800284c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d0f0      	beq.n	8002838 <HAL_RCC_OscConfig+0x200>
 8002856:	e01b      	b.n	8002890 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002858:	4b09      	ldr	r3, [pc, #36]	; (8002880 <HAL_RCC_OscConfig+0x248>)
 800285a:	2200      	movs	r2, #0
 800285c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800285e:	f7ff fbdb 	bl	8002018 <HAL_GetTick>
 8002862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002864:	e00e      	b.n	8002884 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002866:	f7ff fbd7 	bl	8002018 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d907      	bls.n	8002884 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e150      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
 8002878:	40023800 	.word	0x40023800
 800287c:	42470000 	.word	0x42470000
 8002880:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002884:	4b88      	ldr	r3, [pc, #544]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002886:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1ea      	bne.n	8002866 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	2b00      	cmp	r3, #0
 800289a:	f000 8097 	beq.w	80029cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800289e:	2300      	movs	r3, #0
 80028a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028a2:	4b81      	ldr	r3, [pc, #516]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10f      	bne.n	80028ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	60bb      	str	r3, [r7, #8]
 80028b2:	4b7d      	ldr	r3, [pc, #500]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80028b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b6:	4a7c      	ldr	r2, [pc, #496]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80028b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028bc:	6413      	str	r3, [r2, #64]	; 0x40
 80028be:	4b7a      	ldr	r3, [pc, #488]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028ca:	2301      	movs	r3, #1
 80028cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ce:	4b77      	ldr	r3, [pc, #476]	; (8002aac <HAL_RCC_OscConfig+0x474>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d118      	bne.n	800290c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028da:	4b74      	ldr	r3, [pc, #464]	; (8002aac <HAL_RCC_OscConfig+0x474>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a73      	ldr	r2, [pc, #460]	; (8002aac <HAL_RCC_OscConfig+0x474>)
 80028e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028e6:	f7ff fb97 	bl	8002018 <HAL_GetTick>
 80028ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ec:	e008      	b.n	8002900 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ee:	f7ff fb93 	bl	8002018 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e10c      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002900:	4b6a      	ldr	r3, [pc, #424]	; (8002aac <HAL_RCC_OscConfig+0x474>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0f0      	beq.n	80028ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d106      	bne.n	8002922 <HAL_RCC_OscConfig+0x2ea>
 8002914:	4b64      	ldr	r3, [pc, #400]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002916:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002918:	4a63      	ldr	r2, [pc, #396]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 800291a:	f043 0301 	orr.w	r3, r3, #1
 800291e:	6713      	str	r3, [r2, #112]	; 0x70
 8002920:	e01c      	b.n	800295c <HAL_RCC_OscConfig+0x324>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	2b05      	cmp	r3, #5
 8002928:	d10c      	bne.n	8002944 <HAL_RCC_OscConfig+0x30c>
 800292a:	4b5f      	ldr	r3, [pc, #380]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 800292c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800292e:	4a5e      	ldr	r2, [pc, #376]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002930:	f043 0304 	orr.w	r3, r3, #4
 8002934:	6713      	str	r3, [r2, #112]	; 0x70
 8002936:	4b5c      	ldr	r3, [pc, #368]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800293a:	4a5b      	ldr	r2, [pc, #364]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	6713      	str	r3, [r2, #112]	; 0x70
 8002942:	e00b      	b.n	800295c <HAL_RCC_OscConfig+0x324>
 8002944:	4b58      	ldr	r3, [pc, #352]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002948:	4a57      	ldr	r2, [pc, #348]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 800294a:	f023 0301 	bic.w	r3, r3, #1
 800294e:	6713      	str	r3, [r2, #112]	; 0x70
 8002950:	4b55      	ldr	r3, [pc, #340]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002954:	4a54      	ldr	r2, [pc, #336]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002956:	f023 0304 	bic.w	r3, r3, #4
 800295a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d015      	beq.n	8002990 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002964:	f7ff fb58 	bl	8002018 <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800296a:	e00a      	b.n	8002982 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800296c:	f7ff fb54 	bl	8002018 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	f241 3288 	movw	r2, #5000	; 0x1388
 800297a:	4293      	cmp	r3, r2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e0cb      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002982:	4b49      	ldr	r3, [pc, #292]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d0ee      	beq.n	800296c <HAL_RCC_OscConfig+0x334>
 800298e:	e014      	b.n	80029ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002990:	f7ff fb42 	bl	8002018 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002996:	e00a      	b.n	80029ae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002998:	f7ff fb3e 	bl	8002018 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e0b5      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029ae:	4b3e      	ldr	r3, [pc, #248]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80029b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1ee      	bne.n	8002998 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029ba:	7dfb      	ldrb	r3, [r7, #23]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d105      	bne.n	80029cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029c0:	4b39      	ldr	r3, [pc, #228]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	4a38      	ldr	r2, [pc, #224]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80029c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029ca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f000 80a1 	beq.w	8002b18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029d6:	4b34      	ldr	r3, [pc, #208]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f003 030c 	and.w	r3, r3, #12
 80029de:	2b08      	cmp	r3, #8
 80029e0:	d05c      	beq.n	8002a9c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d141      	bne.n	8002a6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ea:	4b31      	ldr	r3, [pc, #196]	; (8002ab0 <HAL_RCC_OscConfig+0x478>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f0:	f7ff fb12 	bl	8002018 <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029f8:	f7ff fb0e 	bl	8002018 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e087      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a0a:	4b27      	ldr	r3, [pc, #156]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f0      	bne.n	80029f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	69da      	ldr	r2, [r3, #28]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	431a      	orrs	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a24:	019b      	lsls	r3, r3, #6
 8002a26:	431a      	orrs	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2c:	085b      	lsrs	r3, r3, #1
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	041b      	lsls	r3, r3, #16
 8002a32:	431a      	orrs	r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a38:	061b      	lsls	r3, r3, #24
 8002a3a:	491b      	ldr	r1, [pc, #108]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a40:	4b1b      	ldr	r3, [pc, #108]	; (8002ab0 <HAL_RCC_OscConfig+0x478>)
 8002a42:	2201      	movs	r2, #1
 8002a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a46:	f7ff fae7 	bl	8002018 <HAL_GetTick>
 8002a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a4c:	e008      	b.n	8002a60 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a4e:	f7ff fae3 	bl	8002018 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d901      	bls.n	8002a60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e05c      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a60:	4b11      	ldr	r3, [pc, #68]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d0f0      	beq.n	8002a4e <HAL_RCC_OscConfig+0x416>
 8002a6c:	e054      	b.n	8002b18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a6e:	4b10      	ldr	r3, [pc, #64]	; (8002ab0 <HAL_RCC_OscConfig+0x478>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a74:	f7ff fad0 	bl	8002018 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a7c:	f7ff facc 	bl	8002018 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e045      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a8e:	4b06      	ldr	r3, [pc, #24]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1f0      	bne.n	8002a7c <HAL_RCC_OscConfig+0x444>
 8002a9a:	e03d      	b.n	8002b18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d107      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e038      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	40007000 	.word	0x40007000
 8002ab0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ab4:	4b1b      	ldr	r3, [pc, #108]	; (8002b24 <HAL_RCC_OscConfig+0x4ec>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d028      	beq.n	8002b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d121      	bne.n	8002b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d11a      	bne.n	8002b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002aea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d111      	bne.n	8002b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002afa:	085b      	lsrs	r3, r3, #1
 8002afc:	3b01      	subs	r3, #1
 8002afe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d107      	bne.n	8002b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d001      	beq.n	8002b18 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e000      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3718      	adds	r7, #24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40023800 	.word	0x40023800

08002b28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e0cc      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b3c:	4b68      	ldr	r3, [pc, #416]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0307 	and.w	r3, r3, #7
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d90c      	bls.n	8002b64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b4a:	4b65      	ldr	r3, [pc, #404]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	b2d2      	uxtb	r2, r2
 8002b50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b52:	4b63      	ldr	r3, [pc, #396]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0307 	and.w	r3, r3, #7
 8002b5a:	683a      	ldr	r2, [r7, #0]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d001      	beq.n	8002b64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e0b8      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d020      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0304 	and.w	r3, r3, #4
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d005      	beq.n	8002b88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b7c:	4b59      	ldr	r3, [pc, #356]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	4a58      	ldr	r2, [pc, #352]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b86:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0308 	and.w	r3, r3, #8
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d005      	beq.n	8002ba0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b94:	4b53      	ldr	r3, [pc, #332]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	4a52      	ldr	r2, [pc, #328]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ba0:	4b50      	ldr	r3, [pc, #320]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	494d      	ldr	r1, [pc, #308]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d044      	beq.n	8002c48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d107      	bne.n	8002bd6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bc6:	4b47      	ldr	r3, [pc, #284]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d119      	bne.n	8002c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e07f      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d003      	beq.n	8002be6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002be2:	2b03      	cmp	r3, #3
 8002be4:	d107      	bne.n	8002bf6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002be6:	4b3f      	ldr	r3, [pc, #252]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d109      	bne.n	8002c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e06f      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bf6:	4b3b      	ldr	r3, [pc, #236]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e067      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c06:	4b37      	ldr	r3, [pc, #220]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f023 0203 	bic.w	r2, r3, #3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	4934      	ldr	r1, [pc, #208]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c18:	f7ff f9fe 	bl	8002018 <HAL_GetTick>
 8002c1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c1e:	e00a      	b.n	8002c36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c20:	f7ff f9fa 	bl	8002018 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e04f      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c36:	4b2b      	ldr	r3, [pc, #172]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f003 020c 	and.w	r2, r3, #12
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d1eb      	bne.n	8002c20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c48:	4b25      	ldr	r3, [pc, #148]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0307 	and.w	r3, r3, #7
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d20c      	bcs.n	8002c70 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c56:	4b22      	ldr	r3, [pc, #136]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	b2d2      	uxtb	r2, r2
 8002c5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c5e:	4b20      	ldr	r3, [pc, #128]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d001      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e032      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0304 	and.w	r3, r3, #4
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d008      	beq.n	8002c8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c7c:	4b19      	ldr	r3, [pc, #100]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	4916      	ldr	r1, [pc, #88]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0308 	and.w	r3, r3, #8
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d009      	beq.n	8002cae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c9a:	4b12      	ldr	r3, [pc, #72]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	00db      	lsls	r3, r3, #3
 8002ca8:	490e      	ldr	r1, [pc, #56]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002cae:	f000 f821 	bl	8002cf4 <HAL_RCC_GetSysClockFreq>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	4b0b      	ldr	r3, [pc, #44]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	091b      	lsrs	r3, r3, #4
 8002cba:	f003 030f 	and.w	r3, r3, #15
 8002cbe:	490a      	ldr	r1, [pc, #40]	; (8002ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8002cc0:	5ccb      	ldrb	r3, [r1, r3]
 8002cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8002cc6:	4a09      	ldr	r2, [pc, #36]	; (8002cec <HAL_RCC_ClockConfig+0x1c4>)
 8002cc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002cca:	4b09      	ldr	r3, [pc, #36]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7ff f95e 	bl	8001f90 <HAL_InitTick>

  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	40023c00 	.word	0x40023c00
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	08007a2c 	.word	0x08007a2c
 8002cec:	20000000 	.word	0x20000000
 8002cf0:	20000004 	.word	0x20000004

08002cf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cf8:	b094      	sub	sp, #80	; 0x50
 8002cfa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	647b      	str	r3, [r7, #68]	; 0x44
 8002d00:	2300      	movs	r3, #0
 8002d02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d04:	2300      	movs	r3, #0
 8002d06:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d0c:	4b79      	ldr	r3, [pc, #484]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 030c 	and.w	r3, r3, #12
 8002d14:	2b08      	cmp	r3, #8
 8002d16:	d00d      	beq.n	8002d34 <HAL_RCC_GetSysClockFreq+0x40>
 8002d18:	2b08      	cmp	r3, #8
 8002d1a:	f200 80e1 	bhi.w	8002ee0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d002      	beq.n	8002d28 <HAL_RCC_GetSysClockFreq+0x34>
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	d003      	beq.n	8002d2e <HAL_RCC_GetSysClockFreq+0x3a>
 8002d26:	e0db      	b.n	8002ee0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d28:	4b73      	ldr	r3, [pc, #460]	; (8002ef8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d2a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002d2c:	e0db      	b.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d2e:	4b73      	ldr	r3, [pc, #460]	; (8002efc <HAL_RCC_GetSysClockFreq+0x208>)
 8002d30:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002d32:	e0d8      	b.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d34:	4b6f      	ldr	r3, [pc, #444]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d3c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d3e:	4b6d      	ldr	r3, [pc, #436]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d063      	beq.n	8002e12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d4a:	4b6a      	ldr	r3, [pc, #424]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	099b      	lsrs	r3, r3, #6
 8002d50:	2200      	movs	r2, #0
 8002d52:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d54:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d5c:	633b      	str	r3, [r7, #48]	; 0x30
 8002d5e:	2300      	movs	r3, #0
 8002d60:	637b      	str	r3, [r7, #52]	; 0x34
 8002d62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002d66:	4622      	mov	r2, r4
 8002d68:	462b      	mov	r3, r5
 8002d6a:	f04f 0000 	mov.w	r0, #0
 8002d6e:	f04f 0100 	mov.w	r1, #0
 8002d72:	0159      	lsls	r1, r3, #5
 8002d74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d78:	0150      	lsls	r0, r2, #5
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	4621      	mov	r1, r4
 8002d80:	1a51      	subs	r1, r2, r1
 8002d82:	6139      	str	r1, [r7, #16]
 8002d84:	4629      	mov	r1, r5
 8002d86:	eb63 0301 	sbc.w	r3, r3, r1
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	f04f 0200 	mov.w	r2, #0
 8002d90:	f04f 0300 	mov.w	r3, #0
 8002d94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d98:	4659      	mov	r1, fp
 8002d9a:	018b      	lsls	r3, r1, #6
 8002d9c:	4651      	mov	r1, sl
 8002d9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002da2:	4651      	mov	r1, sl
 8002da4:	018a      	lsls	r2, r1, #6
 8002da6:	4651      	mov	r1, sl
 8002da8:	ebb2 0801 	subs.w	r8, r2, r1
 8002dac:	4659      	mov	r1, fp
 8002dae:	eb63 0901 	sbc.w	r9, r3, r1
 8002db2:	f04f 0200 	mov.w	r2, #0
 8002db6:	f04f 0300 	mov.w	r3, #0
 8002dba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dc6:	4690      	mov	r8, r2
 8002dc8:	4699      	mov	r9, r3
 8002dca:	4623      	mov	r3, r4
 8002dcc:	eb18 0303 	adds.w	r3, r8, r3
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	462b      	mov	r3, r5
 8002dd4:	eb49 0303 	adc.w	r3, r9, r3
 8002dd8:	60fb      	str	r3, [r7, #12]
 8002dda:	f04f 0200 	mov.w	r2, #0
 8002dde:	f04f 0300 	mov.w	r3, #0
 8002de2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002de6:	4629      	mov	r1, r5
 8002de8:	024b      	lsls	r3, r1, #9
 8002dea:	4621      	mov	r1, r4
 8002dec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002df0:	4621      	mov	r1, r4
 8002df2:	024a      	lsls	r2, r1, #9
 8002df4:	4610      	mov	r0, r2
 8002df6:	4619      	mov	r1, r3
 8002df8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8002dfe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002e00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002e04:	f7fd fed0 	bl	8000ba8 <__aeabi_uldivmod>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e10:	e058      	b.n	8002ec4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e12:	4b38      	ldr	r3, [pc, #224]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	099b      	lsrs	r3, r3, #6
 8002e18:	2200      	movs	r2, #0
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	4611      	mov	r1, r2
 8002e1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e22:	623b      	str	r3, [r7, #32]
 8002e24:	2300      	movs	r3, #0
 8002e26:	627b      	str	r3, [r7, #36]	; 0x24
 8002e28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e2c:	4642      	mov	r2, r8
 8002e2e:	464b      	mov	r3, r9
 8002e30:	f04f 0000 	mov.w	r0, #0
 8002e34:	f04f 0100 	mov.w	r1, #0
 8002e38:	0159      	lsls	r1, r3, #5
 8002e3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e3e:	0150      	lsls	r0, r2, #5
 8002e40:	4602      	mov	r2, r0
 8002e42:	460b      	mov	r3, r1
 8002e44:	4641      	mov	r1, r8
 8002e46:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e4a:	4649      	mov	r1, r9
 8002e4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e50:	f04f 0200 	mov.w	r2, #0
 8002e54:	f04f 0300 	mov.w	r3, #0
 8002e58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e64:	ebb2 040a 	subs.w	r4, r2, sl
 8002e68:	eb63 050b 	sbc.w	r5, r3, fp
 8002e6c:	f04f 0200 	mov.w	r2, #0
 8002e70:	f04f 0300 	mov.w	r3, #0
 8002e74:	00eb      	lsls	r3, r5, #3
 8002e76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e7a:	00e2      	lsls	r2, r4, #3
 8002e7c:	4614      	mov	r4, r2
 8002e7e:	461d      	mov	r5, r3
 8002e80:	4643      	mov	r3, r8
 8002e82:	18e3      	adds	r3, r4, r3
 8002e84:	603b      	str	r3, [r7, #0]
 8002e86:	464b      	mov	r3, r9
 8002e88:	eb45 0303 	adc.w	r3, r5, r3
 8002e8c:	607b      	str	r3, [r7, #4]
 8002e8e:	f04f 0200 	mov.w	r2, #0
 8002e92:	f04f 0300 	mov.w	r3, #0
 8002e96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e9a:	4629      	mov	r1, r5
 8002e9c:	028b      	lsls	r3, r1, #10
 8002e9e:	4621      	mov	r1, r4
 8002ea0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ea4:	4621      	mov	r1, r4
 8002ea6:	028a      	lsls	r2, r1, #10
 8002ea8:	4610      	mov	r0, r2
 8002eaa:	4619      	mov	r1, r3
 8002eac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002eae:	2200      	movs	r2, #0
 8002eb0:	61bb      	str	r3, [r7, #24]
 8002eb2:	61fa      	str	r2, [r7, #28]
 8002eb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002eb8:	f7fd fe76 	bl	8000ba8 <__aeabi_uldivmod>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ec4:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	0c1b      	lsrs	r3, r3, #16
 8002eca:	f003 0303 	and.w	r3, r3, #3
 8002ece:	3301      	adds	r3, #1
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002ed4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ed6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002edc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ede:	e002      	b.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ee0:	4b05      	ldr	r3, [pc, #20]	; (8002ef8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ee2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ee4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ee6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3750      	adds	r7, #80	; 0x50
 8002eec:	46bd      	mov	sp, r7
 8002eee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ef2:	bf00      	nop
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	00f42400 	.word	0x00f42400
 8002efc:	007a1200 	.word	0x007a1200

08002f00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f04:	4b03      	ldr	r3, [pc, #12]	; (8002f14 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f06:	681b      	ldr	r3, [r3, #0]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	20000000 	.word	0x20000000

08002f18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002f1c:	f7ff fff0 	bl	8002f00 <HAL_RCC_GetHCLKFreq>
 8002f20:	4602      	mov	r2, r0
 8002f22:	4b05      	ldr	r3, [pc, #20]	; (8002f38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	0a9b      	lsrs	r3, r3, #10
 8002f28:	f003 0307 	and.w	r3, r3, #7
 8002f2c:	4903      	ldr	r1, [pc, #12]	; (8002f3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f2e:	5ccb      	ldrb	r3, [r1, r3]
 8002f30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	40023800 	.word	0x40023800
 8002f3c:	08007a3c 	.word	0x08007a3c

08002f40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002f44:	f7ff ffdc 	bl	8002f00 <HAL_RCC_GetHCLKFreq>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	4b05      	ldr	r3, [pc, #20]	; (8002f60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	0b5b      	lsrs	r3, r3, #13
 8002f50:	f003 0307 	and.w	r3, r3, #7
 8002f54:	4903      	ldr	r1, [pc, #12]	; (8002f64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f56:	5ccb      	ldrb	r3, [r1, r3]
 8002f58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	40023800 	.word	0x40023800
 8002f64:	08007a3c 	.word	0x08007a3c

08002f68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e07b      	b.n	8003072 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d108      	bne.n	8002f94 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f8a:	d009      	beq.n	8002fa0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	61da      	str	r2, [r3, #28]
 8002f92:	e005      	b.n	8002fa0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d106      	bne.n	8002fc0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7fe fda4 	bl	8001b08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fd6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002fe8:	431a      	orrs	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	f003 0302 	and.w	r3, r3, #2
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003010:	431a      	orrs	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	69db      	ldr	r3, [r3, #28]
 8003016:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800301a:	431a      	orrs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003024:	ea42 0103 	orr.w	r1, r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800302c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	430a      	orrs	r2, r1
 8003036:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	0c1b      	lsrs	r3, r3, #16
 800303e:	f003 0104 	and.w	r1, r3, #4
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003046:	f003 0210 	and.w	r2, r3, #16
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	430a      	orrs	r2, r1
 8003050:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	69da      	ldr	r2, [r3, #28]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003060:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b088      	sub	sp, #32
 800307e:	af00      	add	r7, sp, #0
 8003080:	60f8      	str	r0, [r7, #12]
 8003082:	60b9      	str	r1, [r7, #8]
 8003084:	603b      	str	r3, [r7, #0]
 8003086:	4613      	mov	r3, r2
 8003088:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800308a:	2300      	movs	r3, #0
 800308c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003094:	2b01      	cmp	r3, #1
 8003096:	d101      	bne.n	800309c <HAL_SPI_Transmit+0x22>
 8003098:	2302      	movs	r3, #2
 800309a:	e126      	b.n	80032ea <HAL_SPI_Transmit+0x270>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030a4:	f7fe ffb8 	bl	8002018 <HAL_GetTick>
 80030a8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80030aa:	88fb      	ldrh	r3, [r7, #6]
 80030ac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d002      	beq.n	80030c0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80030ba:	2302      	movs	r3, #2
 80030bc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80030be:	e10b      	b.n	80032d8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d002      	beq.n	80030cc <HAL_SPI_Transmit+0x52>
 80030c6:	88fb      	ldrh	r3, [r7, #6]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d102      	bne.n	80030d2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	77fb      	strb	r3, [r7, #31]
    goto error;
 80030d0:	e102      	b.n	80032d8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2203      	movs	r2, #3
 80030d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	88fa      	ldrh	r2, [r7, #6]
 80030ea:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	88fa      	ldrh	r2, [r7, #6]
 80030f0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2200      	movs	r2, #0
 80030fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2200      	movs	r2, #0
 8003102:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003118:	d10f      	bne.n	800313a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003128:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003138:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003144:	2b40      	cmp	r3, #64	; 0x40
 8003146:	d007      	beq.n	8003158 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003156:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003160:	d14b      	bne.n	80031fa <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d002      	beq.n	8003170 <HAL_SPI_Transmit+0xf6>
 800316a:	8afb      	ldrh	r3, [r7, #22]
 800316c:	2b01      	cmp	r3, #1
 800316e:	d13e      	bne.n	80031ee <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003174:	881a      	ldrh	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003180:	1c9a      	adds	r2, r3, #2
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800318a:	b29b      	uxth	r3, r3
 800318c:	3b01      	subs	r3, #1
 800318e:	b29a      	uxth	r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003194:	e02b      	b.n	80031ee <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f003 0302 	and.w	r3, r3, #2
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d112      	bne.n	80031ca <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a8:	881a      	ldrh	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b4:	1c9a      	adds	r2, r3, #2
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031be:	b29b      	uxth	r3, r3
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	86da      	strh	r2, [r3, #54]	; 0x36
 80031c8:	e011      	b.n	80031ee <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031ca:	f7fe ff25 	bl	8002018 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d803      	bhi.n	80031e2 <HAL_SPI_Transmit+0x168>
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e0:	d102      	bne.n	80031e8 <HAL_SPI_Transmit+0x16e>
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d102      	bne.n	80031ee <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	77fb      	strb	r3, [r7, #31]
          goto error;
 80031ec:	e074      	b.n	80032d8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d1ce      	bne.n	8003196 <HAL_SPI_Transmit+0x11c>
 80031f8:	e04c      	b.n	8003294 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d002      	beq.n	8003208 <HAL_SPI_Transmit+0x18e>
 8003202:	8afb      	ldrh	r3, [r7, #22]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d140      	bne.n	800328a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	330c      	adds	r3, #12
 8003212:	7812      	ldrb	r2, [r2, #0]
 8003214:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321a:	1c5a      	adds	r2, r3, #1
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003224:	b29b      	uxth	r3, r3
 8003226:	3b01      	subs	r3, #1
 8003228:	b29a      	uxth	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800322e:	e02c      	b.n	800328a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b02      	cmp	r3, #2
 800323c:	d113      	bne.n	8003266 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	330c      	adds	r3, #12
 8003248:	7812      	ldrb	r2, [r2, #0]
 800324a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003250:	1c5a      	adds	r2, r3, #1
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800325a:	b29b      	uxth	r3, r3
 800325c:	3b01      	subs	r3, #1
 800325e:	b29a      	uxth	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	86da      	strh	r2, [r3, #54]	; 0x36
 8003264:	e011      	b.n	800328a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003266:	f7fe fed7 	bl	8002018 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	683a      	ldr	r2, [r7, #0]
 8003272:	429a      	cmp	r2, r3
 8003274:	d803      	bhi.n	800327e <HAL_SPI_Transmit+0x204>
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800327c:	d102      	bne.n	8003284 <HAL_SPI_Transmit+0x20a>
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d102      	bne.n	800328a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003288:	e026      	b.n	80032d8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800328e:	b29b      	uxth	r3, r3
 8003290:	2b00      	cmp	r3, #0
 8003292:	d1cd      	bne.n	8003230 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	6839      	ldr	r1, [r7, #0]
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 fbcb 	bl	8003a34 <SPI_EndRxTxTransaction>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d002      	beq.n	80032aa <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2220      	movs	r2, #32
 80032a8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d10a      	bne.n	80032c8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032b2:	2300      	movs	r3, #0
 80032b4:	613b      	str	r3, [r7, #16]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	613b      	str	r3, [r7, #16]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	613b      	str	r3, [r7, #16]
 80032c6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d002      	beq.n	80032d6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	77fb      	strb	r3, [r7, #31]
 80032d4:	e000      	b.n	80032d8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80032d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80032e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3720      	adds	r7, #32
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b088      	sub	sp, #32
 80032f6:	af02      	add	r7, sp, #8
 80032f8:	60f8      	str	r0, [r7, #12]
 80032fa:	60b9      	str	r1, [r7, #8]
 80032fc:	603b      	str	r3, [r7, #0]
 80032fe:	4613      	mov	r3, r2
 8003300:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800330e:	d112      	bne.n	8003336 <HAL_SPI_Receive+0x44>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10e      	bne.n	8003336 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2204      	movs	r2, #4
 800331c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003320:	88fa      	ldrh	r2, [r7, #6]
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	9300      	str	r3, [sp, #0]
 8003326:	4613      	mov	r3, r2
 8003328:	68ba      	ldr	r2, [r7, #8]
 800332a:	68b9      	ldr	r1, [r7, #8]
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f000 f8f1 	bl	8003514 <HAL_SPI_TransmitReceive>
 8003332:	4603      	mov	r3, r0
 8003334:	e0ea      	b.n	800350c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800333c:	2b01      	cmp	r3, #1
 800333e:	d101      	bne.n	8003344 <HAL_SPI_Receive+0x52>
 8003340:	2302      	movs	r3, #2
 8003342:	e0e3      	b.n	800350c <HAL_SPI_Receive+0x21a>
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800334c:	f7fe fe64 	bl	8002018 <HAL_GetTick>
 8003350:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b01      	cmp	r3, #1
 800335c:	d002      	beq.n	8003364 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800335e:	2302      	movs	r3, #2
 8003360:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003362:	e0ca      	b.n	80034fa <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d002      	beq.n	8003370 <HAL_SPI_Receive+0x7e>
 800336a:	88fb      	ldrh	r3, [r7, #6]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d102      	bne.n	8003376 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003374:	e0c1      	b.n	80034fa <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2204      	movs	r2, #4
 800337a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	68ba      	ldr	r2, [r7, #8]
 8003388:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	88fa      	ldrh	r2, [r7, #6]
 800338e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	88fa      	ldrh	r2, [r7, #6]
 8003394:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2200      	movs	r2, #0
 80033a6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2200      	movs	r2, #0
 80033b2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033bc:	d10f      	bne.n	80033de <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80033dc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033e8:	2b40      	cmp	r3, #64	; 0x40
 80033ea:	d007      	beq.n	80033fc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033fa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d162      	bne.n	80034ca <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003404:	e02e      	b.n	8003464 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b01      	cmp	r3, #1
 8003412:	d115      	bne.n	8003440 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f103 020c 	add.w	r2, r3, #12
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003420:	7812      	ldrb	r2, [r2, #0]
 8003422:	b2d2      	uxtb	r2, r2
 8003424:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800342a:	1c5a      	adds	r2, r3, #1
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003434:	b29b      	uxth	r3, r3
 8003436:	3b01      	subs	r3, #1
 8003438:	b29a      	uxth	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800343e:	e011      	b.n	8003464 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003440:	f7fe fdea 	bl	8002018 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	429a      	cmp	r2, r3
 800344e:	d803      	bhi.n	8003458 <HAL_SPI_Receive+0x166>
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003456:	d102      	bne.n	800345e <HAL_SPI_Receive+0x16c>
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d102      	bne.n	8003464 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003462:	e04a      	b.n	80034fa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003468:	b29b      	uxth	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1cb      	bne.n	8003406 <HAL_SPI_Receive+0x114>
 800346e:	e031      	b.n	80034d4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f003 0301 	and.w	r3, r3, #1
 800347a:	2b01      	cmp	r3, #1
 800347c:	d113      	bne.n	80034a6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68da      	ldr	r2, [r3, #12]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003488:	b292      	uxth	r2, r2
 800348a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003490:	1c9a      	adds	r2, r3, #2
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800349a:	b29b      	uxth	r3, r3
 800349c:	3b01      	subs	r3, #1
 800349e:	b29a      	uxth	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80034a4:	e011      	b.n	80034ca <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034a6:	f7fe fdb7 	bl	8002018 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d803      	bhi.n	80034be <HAL_SPI_Receive+0x1cc>
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034bc:	d102      	bne.n	80034c4 <HAL_SPI_Receive+0x1d2>
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d102      	bne.n	80034ca <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80034c4:	2303      	movs	r3, #3
 80034c6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80034c8:	e017      	b.n	80034fa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1cd      	bne.n	8003470 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	6839      	ldr	r1, [r7, #0]
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f000 fa45 	bl	8003968 <SPI_EndRxTransaction>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d002      	beq.n	80034ea <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2220      	movs	r2, #32
 80034e8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d002      	beq.n	80034f8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	75fb      	strb	r3, [r7, #23]
 80034f6:	e000      	b.n	80034fa <HAL_SPI_Receive+0x208>
  }

error :
 80034f8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800350a:	7dfb      	ldrb	r3, [r7, #23]
}
 800350c:	4618      	mov	r0, r3
 800350e:	3718      	adds	r7, #24
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b08c      	sub	sp, #48	; 0x30
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
 8003520:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003522:	2301      	movs	r3, #1
 8003524:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003526:	2300      	movs	r3, #0
 8003528:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003532:	2b01      	cmp	r3, #1
 8003534:	d101      	bne.n	800353a <HAL_SPI_TransmitReceive+0x26>
 8003536:	2302      	movs	r3, #2
 8003538:	e18a      	b.n	8003850 <HAL_SPI_TransmitReceive+0x33c>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2201      	movs	r2, #1
 800353e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003542:	f7fe fd69 	bl	8002018 <HAL_GetTick>
 8003546:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800354e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003558:	887b      	ldrh	r3, [r7, #2]
 800355a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800355c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003560:	2b01      	cmp	r3, #1
 8003562:	d00f      	beq.n	8003584 <HAL_SPI_TransmitReceive+0x70>
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800356a:	d107      	bne.n	800357c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d103      	bne.n	800357c <HAL_SPI_TransmitReceive+0x68>
 8003574:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003578:	2b04      	cmp	r3, #4
 800357a:	d003      	beq.n	8003584 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800357c:	2302      	movs	r3, #2
 800357e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003582:	e15b      	b.n	800383c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d005      	beq.n	8003596 <HAL_SPI_TransmitReceive+0x82>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d002      	beq.n	8003596 <HAL_SPI_TransmitReceive+0x82>
 8003590:	887b      	ldrh	r3, [r7, #2]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d103      	bne.n	800359e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800359c:	e14e      	b.n	800383c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b04      	cmp	r3, #4
 80035a8:	d003      	beq.n	80035b2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2205      	movs	r2, #5
 80035ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	887a      	ldrh	r2, [r7, #2]
 80035c2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	887a      	ldrh	r2, [r7, #2]
 80035c8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	68ba      	ldr	r2, [r7, #8]
 80035ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	887a      	ldrh	r2, [r7, #2]
 80035d4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	887a      	ldrh	r2, [r7, #2]
 80035da:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2200      	movs	r2, #0
 80035e0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2200      	movs	r2, #0
 80035e6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035f2:	2b40      	cmp	r3, #64	; 0x40
 80035f4:	d007      	beq.n	8003606 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003604:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800360e:	d178      	bne.n	8003702 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d002      	beq.n	800361e <HAL_SPI_TransmitReceive+0x10a>
 8003618:	8b7b      	ldrh	r3, [r7, #26]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d166      	bne.n	80036ec <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003622:	881a      	ldrh	r2, [r3, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	1c9a      	adds	r2, r3, #2
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003638:	b29b      	uxth	r3, r3
 800363a:	3b01      	subs	r3, #1
 800363c:	b29a      	uxth	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003642:	e053      	b.n	80036ec <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 0302 	and.w	r3, r3, #2
 800364e:	2b02      	cmp	r3, #2
 8003650:	d11b      	bne.n	800368a <HAL_SPI_TransmitReceive+0x176>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003656:	b29b      	uxth	r3, r3
 8003658:	2b00      	cmp	r3, #0
 800365a:	d016      	beq.n	800368a <HAL_SPI_TransmitReceive+0x176>
 800365c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800365e:	2b01      	cmp	r3, #1
 8003660:	d113      	bne.n	800368a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003666:	881a      	ldrh	r2, [r3, #0]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003672:	1c9a      	adds	r2, r3, #2
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800367c:	b29b      	uxth	r3, r3
 800367e:	3b01      	subs	r3, #1
 8003680:	b29a      	uxth	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003686:	2300      	movs	r3, #0
 8003688:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b01      	cmp	r3, #1
 8003696:	d119      	bne.n	80036cc <HAL_SPI_TransmitReceive+0x1b8>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800369c:	b29b      	uxth	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d014      	beq.n	80036cc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68da      	ldr	r2, [r3, #12]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ac:	b292      	uxth	r2, r2
 80036ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b4:	1c9a      	adds	r2, r3, #2
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036be:	b29b      	uxth	r3, r3
 80036c0:	3b01      	subs	r3, #1
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80036c8:	2301      	movs	r3, #1
 80036ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80036cc:	f7fe fca4 	bl	8002018 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036d8:	429a      	cmp	r2, r3
 80036da:	d807      	bhi.n	80036ec <HAL_SPI_TransmitReceive+0x1d8>
 80036dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036e2:	d003      	beq.n	80036ec <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80036ea:	e0a7      	b.n	800383c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1a6      	bne.n	8003644 <HAL_SPI_TransmitReceive+0x130>
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1a1      	bne.n	8003644 <HAL_SPI_TransmitReceive+0x130>
 8003700:	e07c      	b.n	80037fc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d002      	beq.n	8003710 <HAL_SPI_TransmitReceive+0x1fc>
 800370a:	8b7b      	ldrh	r3, [r7, #26]
 800370c:	2b01      	cmp	r3, #1
 800370e:	d16b      	bne.n	80037e8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	330c      	adds	r3, #12
 800371a:	7812      	ldrb	r2, [r2, #0]
 800371c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003722:	1c5a      	adds	r2, r3, #1
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800372c:	b29b      	uxth	r3, r3
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003736:	e057      	b.n	80037e8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 0302 	and.w	r3, r3, #2
 8003742:	2b02      	cmp	r3, #2
 8003744:	d11c      	bne.n	8003780 <HAL_SPI_TransmitReceive+0x26c>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800374a:	b29b      	uxth	r3, r3
 800374c:	2b00      	cmp	r3, #0
 800374e:	d017      	beq.n	8003780 <HAL_SPI_TransmitReceive+0x26c>
 8003750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003752:	2b01      	cmp	r3, #1
 8003754:	d114      	bne.n	8003780 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	330c      	adds	r3, #12
 8003760:	7812      	ldrb	r2, [r2, #0]
 8003762:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003768:	1c5a      	adds	r2, r3, #1
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003772:	b29b      	uxth	r3, r3
 8003774:	3b01      	subs	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800377c:	2300      	movs	r3, #0
 800377e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	2b01      	cmp	r3, #1
 800378c:	d119      	bne.n	80037c2 <HAL_SPI_TransmitReceive+0x2ae>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003792:	b29b      	uxth	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	d014      	beq.n	80037c2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68da      	ldr	r2, [r3, #12]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037a2:	b2d2      	uxtb	r2, r2
 80037a4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037aa:	1c5a      	adds	r2, r3, #1
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	3b01      	subs	r3, #1
 80037b8:	b29a      	uxth	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80037be:	2301      	movs	r3, #1
 80037c0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80037c2:	f7fe fc29 	bl	8002018 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d803      	bhi.n	80037da <HAL_SPI_TransmitReceive+0x2c6>
 80037d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037d8:	d102      	bne.n	80037e0 <HAL_SPI_TransmitReceive+0x2cc>
 80037da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d103      	bne.n	80037e8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80037e6:	e029      	b.n	800383c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1a2      	bne.n	8003738 <HAL_SPI_TransmitReceive+0x224>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d19d      	bne.n	8003738 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 f917 	bl	8003a34 <SPI_EndRxTxTransaction>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d006      	beq.n	800381a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2220      	movs	r2, #32
 8003816:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003818:	e010      	b.n	800383c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10b      	bne.n	800383a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003822:	2300      	movs	r3, #0
 8003824:	617b      	str	r3, [r7, #20]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	617b      	str	r3, [r7, #20]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	e000      	b.n	800383c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800383a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800384c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003850:	4618      	mov	r0, r3
 8003852:	3730      	adds	r7, #48	; 0x30
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b088      	sub	sp, #32
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	603b      	str	r3, [r7, #0]
 8003864:	4613      	mov	r3, r2
 8003866:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003868:	f7fe fbd6 	bl	8002018 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003870:	1a9b      	subs	r3, r3, r2
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	4413      	add	r3, r2
 8003876:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003878:	f7fe fbce 	bl	8002018 <HAL_GetTick>
 800387c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800387e:	4b39      	ldr	r3, [pc, #228]	; (8003964 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	015b      	lsls	r3, r3, #5
 8003884:	0d1b      	lsrs	r3, r3, #20
 8003886:	69fa      	ldr	r2, [r7, #28]
 8003888:	fb02 f303 	mul.w	r3, r2, r3
 800388c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800388e:	e054      	b.n	800393a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003896:	d050      	beq.n	800393a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003898:	f7fe fbbe 	bl	8002018 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	69bb      	ldr	r3, [r7, #24]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	69fa      	ldr	r2, [r7, #28]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d902      	bls.n	80038ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d13d      	bne.n	800392a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80038bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038c6:	d111      	bne.n	80038ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038d0:	d004      	beq.n	80038dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038da:	d107      	bne.n	80038ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038f4:	d10f      	bne.n	8003916 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003904:	601a      	str	r2, [r3, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003914:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e017      	b.n	800395a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003930:	2300      	movs	r3, #0
 8003932:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	3b01      	subs	r3, #1
 8003938:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	689a      	ldr	r2, [r3, #8]
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	4013      	ands	r3, r2
 8003944:	68ba      	ldr	r2, [r7, #8]
 8003946:	429a      	cmp	r2, r3
 8003948:	bf0c      	ite	eq
 800394a:	2301      	moveq	r3, #1
 800394c:	2300      	movne	r3, #0
 800394e:	b2db      	uxtb	r3, r3
 8003950:	461a      	mov	r2, r3
 8003952:	79fb      	ldrb	r3, [r7, #7]
 8003954:	429a      	cmp	r2, r3
 8003956:	d19b      	bne.n	8003890 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3720      	adds	r7, #32
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	20000000 	.word	0x20000000

08003968 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af02      	add	r7, sp, #8
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800397c:	d111      	bne.n	80039a2 <SPI_EndRxTransaction+0x3a>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003986:	d004      	beq.n	8003992 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003990:	d107      	bne.n	80039a2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039a0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039aa:	d12a      	bne.n	8003a02 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039b4:	d012      	beq.n	80039dc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	9300      	str	r3, [sp, #0]
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2200      	movs	r2, #0
 80039be:	2180      	movs	r1, #128	; 0x80
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f7ff ff49 	bl	8003858 <SPI_WaitFlagStateUntilTimeout>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d02d      	beq.n	8003a28 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039d0:	f043 0220 	orr.w	r2, r3, #32
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e026      	b.n	8003a2a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	9300      	str	r3, [sp, #0]
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	2200      	movs	r2, #0
 80039e4:	2101      	movs	r1, #1
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f7ff ff36 	bl	8003858 <SPI_WaitFlagStateUntilTimeout>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d01a      	beq.n	8003a28 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f6:	f043 0220 	orr.w	r2, r3, #32
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e013      	b.n	8003a2a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	9300      	str	r3, [sp, #0]
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	2101      	movs	r1, #1
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f7ff ff23 	bl	8003858 <SPI_WaitFlagStateUntilTimeout>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d007      	beq.n	8003a28 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a1c:	f043 0220 	orr.w	r2, r3, #32
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e000      	b.n	8003a2a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3710      	adds	r7, #16
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
	...

08003a34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b088      	sub	sp, #32
 8003a38:	af02      	add	r7, sp, #8
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003a40:	4b1b      	ldr	r3, [pc, #108]	; (8003ab0 <SPI_EndRxTxTransaction+0x7c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a1b      	ldr	r2, [pc, #108]	; (8003ab4 <SPI_EndRxTxTransaction+0x80>)
 8003a46:	fba2 2303 	umull	r2, r3, r2, r3
 8003a4a:	0d5b      	lsrs	r3, r3, #21
 8003a4c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a50:	fb02 f303 	mul.w	r3, r2, r3
 8003a54:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a5e:	d112      	bne.n	8003a86 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	9300      	str	r3, [sp, #0]
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	2200      	movs	r2, #0
 8003a68:	2180      	movs	r1, #128	; 0x80
 8003a6a:	68f8      	ldr	r0, [r7, #12]
 8003a6c:	f7ff fef4 	bl	8003858 <SPI_WaitFlagStateUntilTimeout>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d016      	beq.n	8003aa4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a7a:	f043 0220 	orr.w	r2, r3, #32
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e00f      	b.n	8003aa6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d00a      	beq.n	8003aa2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a9c:	2b80      	cmp	r3, #128	; 0x80
 8003a9e:	d0f2      	beq.n	8003a86 <SPI_EndRxTxTransaction+0x52>
 8003aa0:	e000      	b.n	8003aa4 <SPI_EndRxTxTransaction+0x70>
        break;
 8003aa2:	bf00      	nop
  }

  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3718      	adds	r7, #24
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	20000000 	.word	0x20000000
 8003ab4:	165e9f81 	.word	0x165e9f81

08003ab8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e041      	b.n	8003b4e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f7fe f85a 	bl	8001b98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3304      	adds	r3, #4
 8003af4:	4619      	mov	r1, r3
 8003af6:	4610      	mov	r0, r2
 8003af8:	f000 f9b8 	bl	8003e6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
	...

08003b58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d109      	bne.n	8003b7c <HAL_TIM_PWM_Start+0x24>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	bf14      	ite	ne
 8003b74:	2301      	movne	r3, #1
 8003b76:	2300      	moveq	r3, #0
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	e022      	b.n	8003bc2 <HAL_TIM_PWM_Start+0x6a>
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	2b04      	cmp	r3, #4
 8003b80:	d109      	bne.n	8003b96 <HAL_TIM_PWM_Start+0x3e>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	bf14      	ite	ne
 8003b8e:	2301      	movne	r3, #1
 8003b90:	2300      	moveq	r3, #0
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	e015      	b.n	8003bc2 <HAL_TIM_PWM_Start+0x6a>
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	2b08      	cmp	r3, #8
 8003b9a:	d109      	bne.n	8003bb0 <HAL_TIM_PWM_Start+0x58>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	bf14      	ite	ne
 8003ba8:	2301      	movne	r3, #1
 8003baa:	2300      	moveq	r3, #0
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	e008      	b.n	8003bc2 <HAL_TIM_PWM_Start+0x6a>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	bf14      	ite	ne
 8003bbc:	2301      	movne	r3, #1
 8003bbe:	2300      	moveq	r3, #0
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e07c      	b.n	8003cc4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d104      	bne.n	8003bda <HAL_TIM_PWM_Start+0x82>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2202      	movs	r2, #2
 8003bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bd8:	e013      	b.n	8003c02 <HAL_TIM_PWM_Start+0xaa>
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	2b04      	cmp	r3, #4
 8003bde:	d104      	bne.n	8003bea <HAL_TIM_PWM_Start+0x92>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2202      	movs	r2, #2
 8003be4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003be8:	e00b      	b.n	8003c02 <HAL_TIM_PWM_Start+0xaa>
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	2b08      	cmp	r3, #8
 8003bee:	d104      	bne.n	8003bfa <HAL_TIM_PWM_Start+0xa2>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bf8:	e003      	b.n	8003c02 <HAL_TIM_PWM_Start+0xaa>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2202      	movs	r2, #2
 8003bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2201      	movs	r2, #1
 8003c08:	6839      	ldr	r1, [r7, #0]
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 fb7e 	bl	800430c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a2d      	ldr	r2, [pc, #180]	; (8003ccc <HAL_TIM_PWM_Start+0x174>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d004      	beq.n	8003c24 <HAL_TIM_PWM_Start+0xcc>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a2c      	ldr	r2, [pc, #176]	; (8003cd0 <HAL_TIM_PWM_Start+0x178>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d101      	bne.n	8003c28 <HAL_TIM_PWM_Start+0xd0>
 8003c24:	2301      	movs	r3, #1
 8003c26:	e000      	b.n	8003c2a <HAL_TIM_PWM_Start+0xd2>
 8003c28:	2300      	movs	r3, #0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d007      	beq.n	8003c3e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c3c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a22      	ldr	r2, [pc, #136]	; (8003ccc <HAL_TIM_PWM_Start+0x174>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d022      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x136>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c50:	d01d      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x136>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a1f      	ldr	r2, [pc, #124]	; (8003cd4 <HAL_TIM_PWM_Start+0x17c>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d018      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x136>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a1d      	ldr	r2, [pc, #116]	; (8003cd8 <HAL_TIM_PWM_Start+0x180>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d013      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x136>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a1c      	ldr	r2, [pc, #112]	; (8003cdc <HAL_TIM_PWM_Start+0x184>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d00e      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x136>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a16      	ldr	r2, [pc, #88]	; (8003cd0 <HAL_TIM_PWM_Start+0x178>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d009      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x136>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a18      	ldr	r2, [pc, #96]	; (8003ce0 <HAL_TIM_PWM_Start+0x188>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d004      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x136>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a16      	ldr	r2, [pc, #88]	; (8003ce4 <HAL_TIM_PWM_Start+0x18c>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d111      	bne.n	8003cb2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f003 0307 	and.w	r3, r3, #7
 8003c98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2b06      	cmp	r3, #6
 8003c9e:	d010      	beq.n	8003cc2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f042 0201 	orr.w	r2, r2, #1
 8003cae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb0:	e007      	b.n	8003cc2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f042 0201 	orr.w	r2, r2, #1
 8003cc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40010000 	.word	0x40010000
 8003cd0:	40010400 	.word	0x40010400
 8003cd4:	40000400 	.word	0x40000400
 8003cd8:	40000800 	.word	0x40000800
 8003cdc:	40000c00 	.word	0x40000c00
 8003ce0:	40014000 	.word	0x40014000
 8003ce4:	40001800 	.word	0x40001800

08003ce8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d101      	bne.n	8003d06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003d02:	2302      	movs	r3, #2
 8003d04:	e0ae      	b.n	8003e64 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2b0c      	cmp	r3, #12
 8003d12:	f200 809f 	bhi.w	8003e54 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003d16:	a201      	add	r2, pc, #4	; (adr r2, 8003d1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d1c:	08003d51 	.word	0x08003d51
 8003d20:	08003e55 	.word	0x08003e55
 8003d24:	08003e55 	.word	0x08003e55
 8003d28:	08003e55 	.word	0x08003e55
 8003d2c:	08003d91 	.word	0x08003d91
 8003d30:	08003e55 	.word	0x08003e55
 8003d34:	08003e55 	.word	0x08003e55
 8003d38:	08003e55 	.word	0x08003e55
 8003d3c:	08003dd3 	.word	0x08003dd3
 8003d40:	08003e55 	.word	0x08003e55
 8003d44:	08003e55 	.word	0x08003e55
 8003d48:	08003e55 	.word	0x08003e55
 8003d4c:	08003e13 	.word	0x08003e13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68b9      	ldr	r1, [r7, #8]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f000 f928 	bl	8003fac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	699a      	ldr	r2, [r3, #24]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f042 0208 	orr.w	r2, r2, #8
 8003d6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	699a      	ldr	r2, [r3, #24]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f022 0204 	bic.w	r2, r2, #4
 8003d7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	6999      	ldr	r1, [r3, #24]
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	691a      	ldr	r2, [r3, #16]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	619a      	str	r2, [r3, #24]
      break;
 8003d8e:	e064      	b.n	8003e5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68b9      	ldr	r1, [r7, #8]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f000 f978 	bl	800408c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	699a      	ldr	r2, [r3, #24]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003daa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	699a      	ldr	r2, [r3, #24]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	6999      	ldr	r1, [r3, #24]
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	021a      	lsls	r2, r3, #8
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	619a      	str	r2, [r3, #24]
      break;
 8003dd0:	e043      	b.n	8003e5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	68b9      	ldr	r1, [r7, #8]
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f000 f9cd 	bl	8004178 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	69da      	ldr	r2, [r3, #28]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f042 0208 	orr.w	r2, r2, #8
 8003dec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	69da      	ldr	r2, [r3, #28]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f022 0204 	bic.w	r2, r2, #4
 8003dfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	69d9      	ldr	r1, [r3, #28]
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	691a      	ldr	r2, [r3, #16]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	61da      	str	r2, [r3, #28]
      break;
 8003e10:	e023      	b.n	8003e5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68b9      	ldr	r1, [r7, #8]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 fa21 	bl	8004260 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	69da      	ldr	r2, [r3, #28]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	69da      	ldr	r2, [r3, #28]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	69d9      	ldr	r1, [r3, #28]
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	021a      	lsls	r2, r3, #8
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	61da      	str	r2, [r3, #28]
      break;
 8003e52:	e002      	b.n	8003e5a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	75fb      	strb	r3, [r7, #23]
      break;
 8003e58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e62:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3718      	adds	r7, #24
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	4a40      	ldr	r2, [pc, #256]	; (8003f80 <TIM_Base_SetConfig+0x114>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d013      	beq.n	8003eac <TIM_Base_SetConfig+0x40>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e8a:	d00f      	beq.n	8003eac <TIM_Base_SetConfig+0x40>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4a3d      	ldr	r2, [pc, #244]	; (8003f84 <TIM_Base_SetConfig+0x118>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d00b      	beq.n	8003eac <TIM_Base_SetConfig+0x40>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	4a3c      	ldr	r2, [pc, #240]	; (8003f88 <TIM_Base_SetConfig+0x11c>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d007      	beq.n	8003eac <TIM_Base_SetConfig+0x40>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a3b      	ldr	r2, [pc, #236]	; (8003f8c <TIM_Base_SetConfig+0x120>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d003      	beq.n	8003eac <TIM_Base_SetConfig+0x40>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a3a      	ldr	r2, [pc, #232]	; (8003f90 <TIM_Base_SetConfig+0x124>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d108      	bne.n	8003ebe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a2f      	ldr	r2, [pc, #188]	; (8003f80 <TIM_Base_SetConfig+0x114>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d02b      	beq.n	8003f1e <TIM_Base_SetConfig+0xb2>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ecc:	d027      	beq.n	8003f1e <TIM_Base_SetConfig+0xb2>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a2c      	ldr	r2, [pc, #176]	; (8003f84 <TIM_Base_SetConfig+0x118>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d023      	beq.n	8003f1e <TIM_Base_SetConfig+0xb2>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a2b      	ldr	r2, [pc, #172]	; (8003f88 <TIM_Base_SetConfig+0x11c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d01f      	beq.n	8003f1e <TIM_Base_SetConfig+0xb2>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a2a      	ldr	r2, [pc, #168]	; (8003f8c <TIM_Base_SetConfig+0x120>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d01b      	beq.n	8003f1e <TIM_Base_SetConfig+0xb2>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a29      	ldr	r2, [pc, #164]	; (8003f90 <TIM_Base_SetConfig+0x124>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d017      	beq.n	8003f1e <TIM_Base_SetConfig+0xb2>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a28      	ldr	r2, [pc, #160]	; (8003f94 <TIM_Base_SetConfig+0x128>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d013      	beq.n	8003f1e <TIM_Base_SetConfig+0xb2>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a27      	ldr	r2, [pc, #156]	; (8003f98 <TIM_Base_SetConfig+0x12c>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d00f      	beq.n	8003f1e <TIM_Base_SetConfig+0xb2>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a26      	ldr	r2, [pc, #152]	; (8003f9c <TIM_Base_SetConfig+0x130>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d00b      	beq.n	8003f1e <TIM_Base_SetConfig+0xb2>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a25      	ldr	r2, [pc, #148]	; (8003fa0 <TIM_Base_SetConfig+0x134>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d007      	beq.n	8003f1e <TIM_Base_SetConfig+0xb2>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a24      	ldr	r2, [pc, #144]	; (8003fa4 <TIM_Base_SetConfig+0x138>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d003      	beq.n	8003f1e <TIM_Base_SetConfig+0xb2>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a23      	ldr	r2, [pc, #140]	; (8003fa8 <TIM_Base_SetConfig+0x13c>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d108      	bne.n	8003f30 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	68fa      	ldr	r2, [r7, #12]
 8003f42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	689a      	ldr	r2, [r3, #8]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	4a0a      	ldr	r2, [pc, #40]	; (8003f80 <TIM_Base_SetConfig+0x114>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d003      	beq.n	8003f64 <TIM_Base_SetConfig+0xf8>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a0c      	ldr	r2, [pc, #48]	; (8003f90 <TIM_Base_SetConfig+0x124>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d103      	bne.n	8003f6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	691a      	ldr	r2, [r3, #16]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	615a      	str	r2, [r3, #20]
}
 8003f72:	bf00      	nop
 8003f74:	3714      	adds	r7, #20
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	40010000 	.word	0x40010000
 8003f84:	40000400 	.word	0x40000400
 8003f88:	40000800 	.word	0x40000800
 8003f8c:	40000c00 	.word	0x40000c00
 8003f90:	40010400 	.word	0x40010400
 8003f94:	40014000 	.word	0x40014000
 8003f98:	40014400 	.word	0x40014400
 8003f9c:	40014800 	.word	0x40014800
 8003fa0:	40001800 	.word	0x40001800
 8003fa4:	40001c00 	.word	0x40001c00
 8003fa8:	40002000 	.word	0x40002000

08003fac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b087      	sub	sp, #28
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	f023 0201 	bic.w	r2, r3, #1
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	699b      	ldr	r3, [r3, #24]
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f023 0303 	bic.w	r3, r3, #3
 8003fe2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68fa      	ldr	r2, [r7, #12]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	f023 0302 	bic.w	r3, r3, #2
 8003ff4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	697a      	ldr	r2, [r7, #20]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a20      	ldr	r2, [pc, #128]	; (8004084 <TIM_OC1_SetConfig+0xd8>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d003      	beq.n	8004010 <TIM_OC1_SetConfig+0x64>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4a1f      	ldr	r2, [pc, #124]	; (8004088 <TIM_OC1_SetConfig+0xdc>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d10c      	bne.n	800402a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	f023 0308 	bic.w	r3, r3, #8
 8004016:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	697a      	ldr	r2, [r7, #20]
 800401e:	4313      	orrs	r3, r2
 8004020:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f023 0304 	bic.w	r3, r3, #4
 8004028:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a15      	ldr	r2, [pc, #84]	; (8004084 <TIM_OC1_SetConfig+0xd8>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d003      	beq.n	800403a <TIM_OC1_SetConfig+0x8e>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a14      	ldr	r2, [pc, #80]	; (8004088 <TIM_OC1_SetConfig+0xdc>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d111      	bne.n	800405e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004040:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004048:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	4313      	orrs	r3, r2
 8004052:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	4313      	orrs	r3, r2
 800405c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	697a      	ldr	r2, [r7, #20]
 8004076:	621a      	str	r2, [r3, #32]
}
 8004078:	bf00      	nop
 800407a:	371c      	adds	r7, #28
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr
 8004084:	40010000 	.word	0x40010000
 8004088:	40010400 	.word	0x40010400

0800408c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800408c:	b480      	push	{r7}
 800408e:	b087      	sub	sp, #28
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a1b      	ldr	r3, [r3, #32]
 800409a:	f023 0210 	bic.w	r2, r3, #16
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	021b      	lsls	r3, r3, #8
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	f023 0320 	bic.w	r3, r3, #32
 80040d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	011b      	lsls	r3, r3, #4
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a22      	ldr	r2, [pc, #136]	; (8004170 <TIM_OC2_SetConfig+0xe4>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d003      	beq.n	80040f4 <TIM_OC2_SetConfig+0x68>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a21      	ldr	r2, [pc, #132]	; (8004174 <TIM_OC2_SetConfig+0xe8>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d10d      	bne.n	8004110 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	011b      	lsls	r3, r3, #4
 8004102:	697a      	ldr	r2, [r7, #20]
 8004104:	4313      	orrs	r3, r2
 8004106:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800410e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a17      	ldr	r2, [pc, #92]	; (8004170 <TIM_OC2_SetConfig+0xe4>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d003      	beq.n	8004120 <TIM_OC2_SetConfig+0x94>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4a16      	ldr	r2, [pc, #88]	; (8004174 <TIM_OC2_SetConfig+0xe8>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d113      	bne.n	8004148 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004126:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800412e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	695b      	ldr	r3, [r3, #20]
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	4313      	orrs	r3, r2
 800413a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	4313      	orrs	r3, r2
 8004146:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	693a      	ldr	r2, [r7, #16]
 800414c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	68fa      	ldr	r2, [r7, #12]
 8004152:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	697a      	ldr	r2, [r7, #20]
 8004160:	621a      	str	r2, [r3, #32]
}
 8004162:	bf00      	nop
 8004164:	371c      	adds	r7, #28
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	40010000 	.word	0x40010000
 8004174:	40010400 	.word	0x40010400

08004178 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004178:	b480      	push	{r7}
 800417a:	b087      	sub	sp, #28
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	69db      	ldr	r3, [r3, #28]
 800419e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f023 0303 	bic.w	r3, r3, #3
 80041ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68fa      	ldr	r2, [r7, #12]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	021b      	lsls	r3, r3, #8
 80041c8:	697a      	ldr	r2, [r7, #20]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a21      	ldr	r2, [pc, #132]	; (8004258 <TIM_OC3_SetConfig+0xe0>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d003      	beq.n	80041de <TIM_OC3_SetConfig+0x66>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a20      	ldr	r2, [pc, #128]	; (800425c <TIM_OC3_SetConfig+0xe4>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d10d      	bne.n	80041fa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	021b      	lsls	r3, r3, #8
 80041ec:	697a      	ldr	r2, [r7, #20]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a16      	ldr	r2, [pc, #88]	; (8004258 <TIM_OC3_SetConfig+0xe0>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d003      	beq.n	800420a <TIM_OC3_SetConfig+0x92>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a15      	ldr	r2, [pc, #84]	; (800425c <TIM_OC3_SetConfig+0xe4>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d113      	bne.n	8004232 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004210:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004218:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	011b      	lsls	r3, r3, #4
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	4313      	orrs	r3, r2
 8004224:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	011b      	lsls	r3, r3, #4
 800422c:	693a      	ldr	r2, [r7, #16]
 800422e:	4313      	orrs	r3, r2
 8004230:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	685a      	ldr	r2, [r3, #4]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	697a      	ldr	r2, [r7, #20]
 800424a:	621a      	str	r2, [r3, #32]
}
 800424c:	bf00      	nop
 800424e:	371c      	adds	r7, #28
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr
 8004258:	40010000 	.word	0x40010000
 800425c:	40010400 	.word	0x40010400

08004260 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004260:	b480      	push	{r7}
 8004262:	b087      	sub	sp, #28
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a1b      	ldr	r3, [r3, #32]
 800426e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	69db      	ldr	r3, [r3, #28]
 8004286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800428e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004296:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	021b      	lsls	r3, r3, #8
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	031b      	lsls	r3, r3, #12
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a12      	ldr	r2, [pc, #72]	; (8004304 <TIM_OC4_SetConfig+0xa4>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d003      	beq.n	80042c8 <TIM_OC4_SetConfig+0x68>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a11      	ldr	r2, [pc, #68]	; (8004308 <TIM_OC4_SetConfig+0xa8>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d109      	bne.n	80042dc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	695b      	ldr	r3, [r3, #20]
 80042d4:	019b      	lsls	r3, r3, #6
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	4313      	orrs	r3, r2
 80042da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	697a      	ldr	r2, [r7, #20]
 80042e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	68fa      	ldr	r2, [r7, #12]
 80042e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	621a      	str	r2, [r3, #32]
}
 80042f6:	bf00      	nop
 80042f8:	371c      	adds	r7, #28
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	40010000 	.word	0x40010000
 8004308:	40010400 	.word	0x40010400

0800430c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800430c:	b480      	push	{r7}
 800430e:	b087      	sub	sp, #28
 8004310:	af00      	add	r7, sp, #0
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	f003 031f 	and.w	r3, r3, #31
 800431e:	2201      	movs	r2, #1
 8004320:	fa02 f303 	lsl.w	r3, r2, r3
 8004324:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6a1a      	ldr	r2, [r3, #32]
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	43db      	mvns	r3, r3
 800432e:	401a      	ands	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6a1a      	ldr	r2, [r3, #32]
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	f003 031f 	and.w	r3, r3, #31
 800433e:	6879      	ldr	r1, [r7, #4]
 8004340:	fa01 f303 	lsl.w	r3, r1, r3
 8004344:	431a      	orrs	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	621a      	str	r2, [r3, #32]
}
 800434a:	bf00      	nop
 800434c:	371c      	adds	r7, #28
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
	...

08004358 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004368:	2b01      	cmp	r3, #1
 800436a:	d101      	bne.n	8004370 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800436c:	2302      	movs	r3, #2
 800436e:	e05a      	b.n	8004426 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2202      	movs	r2, #2
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004396:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68fa      	ldr	r2, [r7, #12]
 800439e:	4313      	orrs	r3, r2
 80043a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68fa      	ldr	r2, [r7, #12]
 80043a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a21      	ldr	r2, [pc, #132]	; (8004434 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d022      	beq.n	80043fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043bc:	d01d      	beq.n	80043fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a1d      	ldr	r2, [pc, #116]	; (8004438 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d018      	beq.n	80043fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a1b      	ldr	r2, [pc, #108]	; (800443c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d013      	beq.n	80043fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a1a      	ldr	r2, [pc, #104]	; (8004440 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d00e      	beq.n	80043fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a18      	ldr	r2, [pc, #96]	; (8004444 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d009      	beq.n	80043fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a17      	ldr	r2, [pc, #92]	; (8004448 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d004      	beq.n	80043fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a15      	ldr	r2, [pc, #84]	; (800444c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d10c      	bne.n	8004414 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004400:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	68ba      	ldr	r2, [r7, #8]
 8004408:	4313      	orrs	r3, r2
 800440a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68ba      	ldr	r2, [r7, #8]
 8004412:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3714      	adds	r7, #20
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	40010000 	.word	0x40010000
 8004438:	40000400 	.word	0x40000400
 800443c:	40000800 	.word	0x40000800
 8004440:	40000c00 	.word	0x40000c00
 8004444:	40010400 	.word	0x40010400
 8004448:	40014000 	.word	0x40014000
 800444c:	40001800 	.word	0x40001800

08004450 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e03f      	b.n	80044e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004468:	b2db      	uxtb	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d106      	bne.n	800447c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f7fd fbea 	bl	8001c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2224      	movs	r2, #36	; 0x24
 8004480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68da      	ldr	r2, [r3, #12]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004492:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f000 f929 	bl	80046ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	691a      	ldr	r2, [r3, #16]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80044a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695a      	ldr	r2, [r3, #20]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68da      	ldr	r2, [r3, #12]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2220      	movs	r2, #32
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2220      	movs	r2, #32
 80044dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3708      	adds	r7, #8
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044ea:	b580      	push	{r7, lr}
 80044ec:	b08a      	sub	sp, #40	; 0x28
 80044ee:	af02      	add	r7, sp, #8
 80044f0:	60f8      	str	r0, [r7, #12]
 80044f2:	60b9      	str	r1, [r7, #8]
 80044f4:	603b      	str	r3, [r7, #0]
 80044f6:	4613      	mov	r3, r2
 80044f8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044fa:	2300      	movs	r3, #0
 80044fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b20      	cmp	r3, #32
 8004508:	d17c      	bne.n	8004604 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d002      	beq.n	8004516 <HAL_UART_Transmit+0x2c>
 8004510:	88fb      	ldrh	r3, [r7, #6]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d101      	bne.n	800451a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e075      	b.n	8004606 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004520:	2b01      	cmp	r3, #1
 8004522:	d101      	bne.n	8004528 <HAL_UART_Transmit+0x3e>
 8004524:	2302      	movs	r3, #2
 8004526:	e06e      	b.n	8004606 <HAL_UART_Transmit+0x11c>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2221      	movs	r2, #33	; 0x21
 800453a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800453e:	f7fd fd6b 	bl	8002018 <HAL_GetTick>
 8004542:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	88fa      	ldrh	r2, [r7, #6]
 8004548:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	88fa      	ldrh	r2, [r7, #6]
 800454e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004558:	d108      	bne.n	800456c <HAL_UART_Transmit+0x82>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d104      	bne.n	800456c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004562:	2300      	movs	r3, #0
 8004564:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	61bb      	str	r3, [r7, #24]
 800456a:	e003      	b.n	8004574 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004570:	2300      	movs	r3, #0
 8004572:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800457c:	e02a      	b.n	80045d4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	9300      	str	r3, [sp, #0]
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	2200      	movs	r2, #0
 8004586:	2180      	movs	r1, #128	; 0x80
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f000 f840 	bl	800460e <UART_WaitOnFlagUntilTimeout>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d001      	beq.n	8004598 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	e036      	b.n	8004606 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10b      	bne.n	80045b6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	881b      	ldrh	r3, [r3, #0]
 80045a2:	461a      	mov	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	3302      	adds	r3, #2
 80045b2:	61bb      	str	r3, [r7, #24]
 80045b4:	e007      	b.n	80045c6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	781a      	ldrb	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	3301      	adds	r3, #1
 80045c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	3b01      	subs	r3, #1
 80045ce:	b29a      	uxth	r2, r3
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045d8:	b29b      	uxth	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1cf      	bne.n	800457e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	9300      	str	r3, [sp, #0]
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	2200      	movs	r2, #0
 80045e6:	2140      	movs	r1, #64	; 0x40
 80045e8:	68f8      	ldr	r0, [r7, #12]
 80045ea:	f000 f810 	bl	800460e <UART_WaitOnFlagUntilTimeout>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d001      	beq.n	80045f8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e006      	b.n	8004606 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2220      	movs	r2, #32
 80045fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004600:	2300      	movs	r3, #0
 8004602:	e000      	b.n	8004606 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004604:	2302      	movs	r3, #2
  }
}
 8004606:	4618      	mov	r0, r3
 8004608:	3720      	adds	r7, #32
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}

0800460e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800460e:	b580      	push	{r7, lr}
 8004610:	b090      	sub	sp, #64	; 0x40
 8004612:	af00      	add	r7, sp, #0
 8004614:	60f8      	str	r0, [r7, #12]
 8004616:	60b9      	str	r1, [r7, #8]
 8004618:	603b      	str	r3, [r7, #0]
 800461a:	4613      	mov	r3, r2
 800461c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800461e:	e050      	b.n	80046c2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004620:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004626:	d04c      	beq.n	80046c2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004628:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800462a:	2b00      	cmp	r3, #0
 800462c:	d007      	beq.n	800463e <UART_WaitOnFlagUntilTimeout+0x30>
 800462e:	f7fd fcf3 	bl	8002018 <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800463a:	429a      	cmp	r2, r3
 800463c:	d241      	bcs.n	80046c2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	330c      	adds	r3, #12
 8004644:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004648:	e853 3f00 	ldrex	r3, [r3]
 800464c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800464e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004650:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004654:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	330c      	adds	r3, #12
 800465c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800465e:	637a      	str	r2, [r7, #52]	; 0x34
 8004660:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004662:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004664:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004666:	e841 2300 	strex	r3, r2, [r1]
 800466a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800466c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1e5      	bne.n	800463e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	3314      	adds	r3, #20
 8004678:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	e853 3f00 	ldrex	r3, [r3]
 8004680:	613b      	str	r3, [r7, #16]
   return(result);
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	f023 0301 	bic.w	r3, r3, #1
 8004688:	63bb      	str	r3, [r7, #56]	; 0x38
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	3314      	adds	r3, #20
 8004690:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004692:	623a      	str	r2, [r7, #32]
 8004694:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004696:	69f9      	ldr	r1, [r7, #28]
 8004698:	6a3a      	ldr	r2, [r7, #32]
 800469a:	e841 2300 	strex	r3, r2, [r1]
 800469e:	61bb      	str	r3, [r7, #24]
   return(result);
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d1e5      	bne.n	8004672 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2220      	movs	r2, #32
 80046aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2220      	movs	r2, #32
 80046b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e00f      	b.n	80046e2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	4013      	ands	r3, r2
 80046cc:	68ba      	ldr	r2, [r7, #8]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	bf0c      	ite	eq
 80046d2:	2301      	moveq	r3, #1
 80046d4:	2300      	movne	r3, #0
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	461a      	mov	r2, r3
 80046da:	79fb      	ldrb	r3, [r7, #7]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d09f      	beq.n	8004620 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3740      	adds	r7, #64	; 0x40
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
	...

080046ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046f0:	b0c0      	sub	sp, #256	; 0x100
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004708:	68d9      	ldr	r1, [r3, #12]
 800470a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	ea40 0301 	orr.w	r3, r0, r1
 8004714:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004716:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800471a:	689a      	ldr	r2, [r3, #8]
 800471c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	431a      	orrs	r2, r3
 8004724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	431a      	orrs	r2, r3
 800472c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004730:	69db      	ldr	r3, [r3, #28]
 8004732:	4313      	orrs	r3, r2
 8004734:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004744:	f021 010c 	bic.w	r1, r1, #12
 8004748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004752:	430b      	orrs	r3, r1
 8004754:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	695b      	ldr	r3, [r3, #20]
 800475e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004762:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004766:	6999      	ldr	r1, [r3, #24]
 8004768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	ea40 0301 	orr.w	r3, r0, r1
 8004772:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	4b8f      	ldr	r3, [pc, #572]	; (80049b8 <UART_SetConfig+0x2cc>)
 800477c:	429a      	cmp	r2, r3
 800477e:	d005      	beq.n	800478c <UART_SetConfig+0xa0>
 8004780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	4b8d      	ldr	r3, [pc, #564]	; (80049bc <UART_SetConfig+0x2d0>)
 8004788:	429a      	cmp	r2, r3
 800478a:	d104      	bne.n	8004796 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800478c:	f7fe fbd8 	bl	8002f40 <HAL_RCC_GetPCLK2Freq>
 8004790:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004794:	e003      	b.n	800479e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004796:	f7fe fbbf 	bl	8002f18 <HAL_RCC_GetPCLK1Freq>
 800479a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800479e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047a8:	f040 810c 	bne.w	80049c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047b0:	2200      	movs	r2, #0
 80047b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80047b6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80047ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80047be:	4622      	mov	r2, r4
 80047c0:	462b      	mov	r3, r5
 80047c2:	1891      	adds	r1, r2, r2
 80047c4:	65b9      	str	r1, [r7, #88]	; 0x58
 80047c6:	415b      	adcs	r3, r3
 80047c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80047ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80047ce:	4621      	mov	r1, r4
 80047d0:	eb12 0801 	adds.w	r8, r2, r1
 80047d4:	4629      	mov	r1, r5
 80047d6:	eb43 0901 	adc.w	r9, r3, r1
 80047da:	f04f 0200 	mov.w	r2, #0
 80047de:	f04f 0300 	mov.w	r3, #0
 80047e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047ee:	4690      	mov	r8, r2
 80047f0:	4699      	mov	r9, r3
 80047f2:	4623      	mov	r3, r4
 80047f4:	eb18 0303 	adds.w	r3, r8, r3
 80047f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80047fc:	462b      	mov	r3, r5
 80047fe:	eb49 0303 	adc.w	r3, r9, r3
 8004802:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004812:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004816:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800481a:	460b      	mov	r3, r1
 800481c:	18db      	adds	r3, r3, r3
 800481e:	653b      	str	r3, [r7, #80]	; 0x50
 8004820:	4613      	mov	r3, r2
 8004822:	eb42 0303 	adc.w	r3, r2, r3
 8004826:	657b      	str	r3, [r7, #84]	; 0x54
 8004828:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800482c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004830:	f7fc f9ba 	bl	8000ba8 <__aeabi_uldivmod>
 8004834:	4602      	mov	r2, r0
 8004836:	460b      	mov	r3, r1
 8004838:	4b61      	ldr	r3, [pc, #388]	; (80049c0 <UART_SetConfig+0x2d4>)
 800483a:	fba3 2302 	umull	r2, r3, r3, r2
 800483e:	095b      	lsrs	r3, r3, #5
 8004840:	011c      	lsls	r4, r3, #4
 8004842:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004846:	2200      	movs	r2, #0
 8004848:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800484c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004850:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004854:	4642      	mov	r2, r8
 8004856:	464b      	mov	r3, r9
 8004858:	1891      	adds	r1, r2, r2
 800485a:	64b9      	str	r1, [r7, #72]	; 0x48
 800485c:	415b      	adcs	r3, r3
 800485e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004860:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004864:	4641      	mov	r1, r8
 8004866:	eb12 0a01 	adds.w	sl, r2, r1
 800486a:	4649      	mov	r1, r9
 800486c:	eb43 0b01 	adc.w	fp, r3, r1
 8004870:	f04f 0200 	mov.w	r2, #0
 8004874:	f04f 0300 	mov.w	r3, #0
 8004878:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800487c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004880:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004884:	4692      	mov	sl, r2
 8004886:	469b      	mov	fp, r3
 8004888:	4643      	mov	r3, r8
 800488a:	eb1a 0303 	adds.w	r3, sl, r3
 800488e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004892:	464b      	mov	r3, r9
 8004894:	eb4b 0303 	adc.w	r3, fp, r3
 8004898:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800489c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80048a8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80048ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80048b0:	460b      	mov	r3, r1
 80048b2:	18db      	adds	r3, r3, r3
 80048b4:	643b      	str	r3, [r7, #64]	; 0x40
 80048b6:	4613      	mov	r3, r2
 80048b8:	eb42 0303 	adc.w	r3, r2, r3
 80048bc:	647b      	str	r3, [r7, #68]	; 0x44
 80048be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80048c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80048c6:	f7fc f96f 	bl	8000ba8 <__aeabi_uldivmod>
 80048ca:	4602      	mov	r2, r0
 80048cc:	460b      	mov	r3, r1
 80048ce:	4611      	mov	r1, r2
 80048d0:	4b3b      	ldr	r3, [pc, #236]	; (80049c0 <UART_SetConfig+0x2d4>)
 80048d2:	fba3 2301 	umull	r2, r3, r3, r1
 80048d6:	095b      	lsrs	r3, r3, #5
 80048d8:	2264      	movs	r2, #100	; 0x64
 80048da:	fb02 f303 	mul.w	r3, r2, r3
 80048de:	1acb      	subs	r3, r1, r3
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80048e6:	4b36      	ldr	r3, [pc, #216]	; (80049c0 <UART_SetConfig+0x2d4>)
 80048e8:	fba3 2302 	umull	r2, r3, r3, r2
 80048ec:	095b      	lsrs	r3, r3, #5
 80048ee:	005b      	lsls	r3, r3, #1
 80048f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80048f4:	441c      	add	r4, r3
 80048f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048fa:	2200      	movs	r2, #0
 80048fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004900:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004904:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004908:	4642      	mov	r2, r8
 800490a:	464b      	mov	r3, r9
 800490c:	1891      	adds	r1, r2, r2
 800490e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004910:	415b      	adcs	r3, r3
 8004912:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004914:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004918:	4641      	mov	r1, r8
 800491a:	1851      	adds	r1, r2, r1
 800491c:	6339      	str	r1, [r7, #48]	; 0x30
 800491e:	4649      	mov	r1, r9
 8004920:	414b      	adcs	r3, r1
 8004922:	637b      	str	r3, [r7, #52]	; 0x34
 8004924:	f04f 0200 	mov.w	r2, #0
 8004928:	f04f 0300 	mov.w	r3, #0
 800492c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004930:	4659      	mov	r1, fp
 8004932:	00cb      	lsls	r3, r1, #3
 8004934:	4651      	mov	r1, sl
 8004936:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800493a:	4651      	mov	r1, sl
 800493c:	00ca      	lsls	r2, r1, #3
 800493e:	4610      	mov	r0, r2
 8004940:	4619      	mov	r1, r3
 8004942:	4603      	mov	r3, r0
 8004944:	4642      	mov	r2, r8
 8004946:	189b      	adds	r3, r3, r2
 8004948:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800494c:	464b      	mov	r3, r9
 800494e:	460a      	mov	r2, r1
 8004950:	eb42 0303 	adc.w	r3, r2, r3
 8004954:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004964:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004968:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800496c:	460b      	mov	r3, r1
 800496e:	18db      	adds	r3, r3, r3
 8004970:	62bb      	str	r3, [r7, #40]	; 0x28
 8004972:	4613      	mov	r3, r2
 8004974:	eb42 0303 	adc.w	r3, r2, r3
 8004978:	62fb      	str	r3, [r7, #44]	; 0x2c
 800497a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800497e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004982:	f7fc f911 	bl	8000ba8 <__aeabi_uldivmod>
 8004986:	4602      	mov	r2, r0
 8004988:	460b      	mov	r3, r1
 800498a:	4b0d      	ldr	r3, [pc, #52]	; (80049c0 <UART_SetConfig+0x2d4>)
 800498c:	fba3 1302 	umull	r1, r3, r3, r2
 8004990:	095b      	lsrs	r3, r3, #5
 8004992:	2164      	movs	r1, #100	; 0x64
 8004994:	fb01 f303 	mul.w	r3, r1, r3
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	00db      	lsls	r3, r3, #3
 800499c:	3332      	adds	r3, #50	; 0x32
 800499e:	4a08      	ldr	r2, [pc, #32]	; (80049c0 <UART_SetConfig+0x2d4>)
 80049a0:	fba2 2303 	umull	r2, r3, r2, r3
 80049a4:	095b      	lsrs	r3, r3, #5
 80049a6:	f003 0207 	and.w	r2, r3, #7
 80049aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4422      	add	r2, r4
 80049b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80049b4:	e105      	b.n	8004bc2 <UART_SetConfig+0x4d6>
 80049b6:	bf00      	nop
 80049b8:	40011000 	.word	0x40011000
 80049bc:	40011400 	.word	0x40011400
 80049c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049c8:	2200      	movs	r2, #0
 80049ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80049ce:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80049d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80049d6:	4642      	mov	r2, r8
 80049d8:	464b      	mov	r3, r9
 80049da:	1891      	adds	r1, r2, r2
 80049dc:	6239      	str	r1, [r7, #32]
 80049de:	415b      	adcs	r3, r3
 80049e0:	627b      	str	r3, [r7, #36]	; 0x24
 80049e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80049e6:	4641      	mov	r1, r8
 80049e8:	1854      	adds	r4, r2, r1
 80049ea:	4649      	mov	r1, r9
 80049ec:	eb43 0501 	adc.w	r5, r3, r1
 80049f0:	f04f 0200 	mov.w	r2, #0
 80049f4:	f04f 0300 	mov.w	r3, #0
 80049f8:	00eb      	lsls	r3, r5, #3
 80049fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049fe:	00e2      	lsls	r2, r4, #3
 8004a00:	4614      	mov	r4, r2
 8004a02:	461d      	mov	r5, r3
 8004a04:	4643      	mov	r3, r8
 8004a06:	18e3      	adds	r3, r4, r3
 8004a08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004a0c:	464b      	mov	r3, r9
 8004a0e:	eb45 0303 	adc.w	r3, r5, r3
 8004a12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004a22:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004a26:	f04f 0200 	mov.w	r2, #0
 8004a2a:	f04f 0300 	mov.w	r3, #0
 8004a2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004a32:	4629      	mov	r1, r5
 8004a34:	008b      	lsls	r3, r1, #2
 8004a36:	4621      	mov	r1, r4
 8004a38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a3c:	4621      	mov	r1, r4
 8004a3e:	008a      	lsls	r2, r1, #2
 8004a40:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004a44:	f7fc f8b0 	bl	8000ba8 <__aeabi_uldivmod>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	4b60      	ldr	r3, [pc, #384]	; (8004bd0 <UART_SetConfig+0x4e4>)
 8004a4e:	fba3 2302 	umull	r2, r3, r3, r2
 8004a52:	095b      	lsrs	r3, r3, #5
 8004a54:	011c      	lsls	r4, r3, #4
 8004a56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004a60:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004a64:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004a68:	4642      	mov	r2, r8
 8004a6a:	464b      	mov	r3, r9
 8004a6c:	1891      	adds	r1, r2, r2
 8004a6e:	61b9      	str	r1, [r7, #24]
 8004a70:	415b      	adcs	r3, r3
 8004a72:	61fb      	str	r3, [r7, #28]
 8004a74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a78:	4641      	mov	r1, r8
 8004a7a:	1851      	adds	r1, r2, r1
 8004a7c:	6139      	str	r1, [r7, #16]
 8004a7e:	4649      	mov	r1, r9
 8004a80:	414b      	adcs	r3, r1
 8004a82:	617b      	str	r3, [r7, #20]
 8004a84:	f04f 0200 	mov.w	r2, #0
 8004a88:	f04f 0300 	mov.w	r3, #0
 8004a8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a90:	4659      	mov	r1, fp
 8004a92:	00cb      	lsls	r3, r1, #3
 8004a94:	4651      	mov	r1, sl
 8004a96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a9a:	4651      	mov	r1, sl
 8004a9c:	00ca      	lsls	r2, r1, #3
 8004a9e:	4610      	mov	r0, r2
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	4642      	mov	r2, r8
 8004aa6:	189b      	adds	r3, r3, r2
 8004aa8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004aac:	464b      	mov	r3, r9
 8004aae:	460a      	mov	r2, r1
 8004ab0:	eb42 0303 	adc.w	r3, r2, r3
 8004ab4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	67bb      	str	r3, [r7, #120]	; 0x78
 8004ac2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004ac4:	f04f 0200 	mov.w	r2, #0
 8004ac8:	f04f 0300 	mov.w	r3, #0
 8004acc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004ad0:	4649      	mov	r1, r9
 8004ad2:	008b      	lsls	r3, r1, #2
 8004ad4:	4641      	mov	r1, r8
 8004ad6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ada:	4641      	mov	r1, r8
 8004adc:	008a      	lsls	r2, r1, #2
 8004ade:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004ae2:	f7fc f861 	bl	8000ba8 <__aeabi_uldivmod>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	460b      	mov	r3, r1
 8004aea:	4b39      	ldr	r3, [pc, #228]	; (8004bd0 <UART_SetConfig+0x4e4>)
 8004aec:	fba3 1302 	umull	r1, r3, r3, r2
 8004af0:	095b      	lsrs	r3, r3, #5
 8004af2:	2164      	movs	r1, #100	; 0x64
 8004af4:	fb01 f303 	mul.w	r3, r1, r3
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	011b      	lsls	r3, r3, #4
 8004afc:	3332      	adds	r3, #50	; 0x32
 8004afe:	4a34      	ldr	r2, [pc, #208]	; (8004bd0 <UART_SetConfig+0x4e4>)
 8004b00:	fba2 2303 	umull	r2, r3, r2, r3
 8004b04:	095b      	lsrs	r3, r3, #5
 8004b06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b0a:	441c      	add	r4, r3
 8004b0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b10:	2200      	movs	r2, #0
 8004b12:	673b      	str	r3, [r7, #112]	; 0x70
 8004b14:	677a      	str	r2, [r7, #116]	; 0x74
 8004b16:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004b1a:	4642      	mov	r2, r8
 8004b1c:	464b      	mov	r3, r9
 8004b1e:	1891      	adds	r1, r2, r2
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	415b      	adcs	r3, r3
 8004b24:	60fb      	str	r3, [r7, #12]
 8004b26:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b2a:	4641      	mov	r1, r8
 8004b2c:	1851      	adds	r1, r2, r1
 8004b2e:	6039      	str	r1, [r7, #0]
 8004b30:	4649      	mov	r1, r9
 8004b32:	414b      	adcs	r3, r1
 8004b34:	607b      	str	r3, [r7, #4]
 8004b36:	f04f 0200 	mov.w	r2, #0
 8004b3a:	f04f 0300 	mov.w	r3, #0
 8004b3e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004b42:	4659      	mov	r1, fp
 8004b44:	00cb      	lsls	r3, r1, #3
 8004b46:	4651      	mov	r1, sl
 8004b48:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b4c:	4651      	mov	r1, sl
 8004b4e:	00ca      	lsls	r2, r1, #3
 8004b50:	4610      	mov	r0, r2
 8004b52:	4619      	mov	r1, r3
 8004b54:	4603      	mov	r3, r0
 8004b56:	4642      	mov	r2, r8
 8004b58:	189b      	adds	r3, r3, r2
 8004b5a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b5c:	464b      	mov	r3, r9
 8004b5e:	460a      	mov	r2, r1
 8004b60:	eb42 0303 	adc.w	r3, r2, r3
 8004b64:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	663b      	str	r3, [r7, #96]	; 0x60
 8004b70:	667a      	str	r2, [r7, #100]	; 0x64
 8004b72:	f04f 0200 	mov.w	r2, #0
 8004b76:	f04f 0300 	mov.w	r3, #0
 8004b7a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004b7e:	4649      	mov	r1, r9
 8004b80:	008b      	lsls	r3, r1, #2
 8004b82:	4641      	mov	r1, r8
 8004b84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b88:	4641      	mov	r1, r8
 8004b8a:	008a      	lsls	r2, r1, #2
 8004b8c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004b90:	f7fc f80a 	bl	8000ba8 <__aeabi_uldivmod>
 8004b94:	4602      	mov	r2, r0
 8004b96:	460b      	mov	r3, r1
 8004b98:	4b0d      	ldr	r3, [pc, #52]	; (8004bd0 <UART_SetConfig+0x4e4>)
 8004b9a:	fba3 1302 	umull	r1, r3, r3, r2
 8004b9e:	095b      	lsrs	r3, r3, #5
 8004ba0:	2164      	movs	r1, #100	; 0x64
 8004ba2:	fb01 f303 	mul.w	r3, r1, r3
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	011b      	lsls	r3, r3, #4
 8004baa:	3332      	adds	r3, #50	; 0x32
 8004bac:	4a08      	ldr	r2, [pc, #32]	; (8004bd0 <UART_SetConfig+0x4e4>)
 8004bae:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb2:	095b      	lsrs	r3, r3, #5
 8004bb4:	f003 020f 	and.w	r2, r3, #15
 8004bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4422      	add	r2, r4
 8004bc0:	609a      	str	r2, [r3, #8]
}
 8004bc2:	bf00      	nop
 8004bc4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bce:	bf00      	nop
 8004bd0:	51eb851f 	.word	0x51eb851f

08004bd4 <__errno>:
 8004bd4:	4b01      	ldr	r3, [pc, #4]	; (8004bdc <__errno+0x8>)
 8004bd6:	6818      	ldr	r0, [r3, #0]
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	2000000c 	.word	0x2000000c

08004be0 <__libc_init_array>:
 8004be0:	b570      	push	{r4, r5, r6, lr}
 8004be2:	4d0d      	ldr	r5, [pc, #52]	; (8004c18 <__libc_init_array+0x38>)
 8004be4:	4c0d      	ldr	r4, [pc, #52]	; (8004c1c <__libc_init_array+0x3c>)
 8004be6:	1b64      	subs	r4, r4, r5
 8004be8:	10a4      	asrs	r4, r4, #2
 8004bea:	2600      	movs	r6, #0
 8004bec:	42a6      	cmp	r6, r4
 8004bee:	d109      	bne.n	8004c04 <__libc_init_array+0x24>
 8004bf0:	4d0b      	ldr	r5, [pc, #44]	; (8004c20 <__libc_init_array+0x40>)
 8004bf2:	4c0c      	ldr	r4, [pc, #48]	; (8004c24 <__libc_init_array+0x44>)
 8004bf4:	f002 ff04 	bl	8007a00 <_init>
 8004bf8:	1b64      	subs	r4, r4, r5
 8004bfa:	10a4      	asrs	r4, r4, #2
 8004bfc:	2600      	movs	r6, #0
 8004bfe:	42a6      	cmp	r6, r4
 8004c00:	d105      	bne.n	8004c0e <__libc_init_array+0x2e>
 8004c02:	bd70      	pop	{r4, r5, r6, pc}
 8004c04:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c08:	4798      	blx	r3
 8004c0a:	3601      	adds	r6, #1
 8004c0c:	e7ee      	b.n	8004bec <__libc_init_array+0xc>
 8004c0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c12:	4798      	blx	r3
 8004c14:	3601      	adds	r6, #1
 8004c16:	e7f2      	b.n	8004bfe <__libc_init_array+0x1e>
 8004c18:	08007e24 	.word	0x08007e24
 8004c1c:	08007e24 	.word	0x08007e24
 8004c20:	08007e24 	.word	0x08007e24
 8004c24:	08007e28 	.word	0x08007e28

08004c28 <memset>:
 8004c28:	4402      	add	r2, r0
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d100      	bne.n	8004c32 <memset+0xa>
 8004c30:	4770      	bx	lr
 8004c32:	f803 1b01 	strb.w	r1, [r3], #1
 8004c36:	e7f9      	b.n	8004c2c <memset+0x4>

08004c38 <__cvt>:
 8004c38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c3c:	ec55 4b10 	vmov	r4, r5, d0
 8004c40:	2d00      	cmp	r5, #0
 8004c42:	460e      	mov	r6, r1
 8004c44:	4619      	mov	r1, r3
 8004c46:	462b      	mov	r3, r5
 8004c48:	bfbb      	ittet	lt
 8004c4a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004c4e:	461d      	movlt	r5, r3
 8004c50:	2300      	movge	r3, #0
 8004c52:	232d      	movlt	r3, #45	; 0x2d
 8004c54:	700b      	strb	r3, [r1, #0]
 8004c56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c58:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004c5c:	4691      	mov	r9, r2
 8004c5e:	f023 0820 	bic.w	r8, r3, #32
 8004c62:	bfbc      	itt	lt
 8004c64:	4622      	movlt	r2, r4
 8004c66:	4614      	movlt	r4, r2
 8004c68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004c6c:	d005      	beq.n	8004c7a <__cvt+0x42>
 8004c6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004c72:	d100      	bne.n	8004c76 <__cvt+0x3e>
 8004c74:	3601      	adds	r6, #1
 8004c76:	2102      	movs	r1, #2
 8004c78:	e000      	b.n	8004c7c <__cvt+0x44>
 8004c7a:	2103      	movs	r1, #3
 8004c7c:	ab03      	add	r3, sp, #12
 8004c7e:	9301      	str	r3, [sp, #4]
 8004c80:	ab02      	add	r3, sp, #8
 8004c82:	9300      	str	r3, [sp, #0]
 8004c84:	ec45 4b10 	vmov	d0, r4, r5
 8004c88:	4653      	mov	r3, sl
 8004c8a:	4632      	mov	r2, r6
 8004c8c:	f000 fcec 	bl	8005668 <_dtoa_r>
 8004c90:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004c94:	4607      	mov	r7, r0
 8004c96:	d102      	bne.n	8004c9e <__cvt+0x66>
 8004c98:	f019 0f01 	tst.w	r9, #1
 8004c9c:	d022      	beq.n	8004ce4 <__cvt+0xac>
 8004c9e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ca2:	eb07 0906 	add.w	r9, r7, r6
 8004ca6:	d110      	bne.n	8004cca <__cvt+0x92>
 8004ca8:	783b      	ldrb	r3, [r7, #0]
 8004caa:	2b30      	cmp	r3, #48	; 0x30
 8004cac:	d10a      	bne.n	8004cc4 <__cvt+0x8c>
 8004cae:	2200      	movs	r2, #0
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	4620      	mov	r0, r4
 8004cb4:	4629      	mov	r1, r5
 8004cb6:	f7fb ff07 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cba:	b918      	cbnz	r0, 8004cc4 <__cvt+0x8c>
 8004cbc:	f1c6 0601 	rsb	r6, r6, #1
 8004cc0:	f8ca 6000 	str.w	r6, [sl]
 8004cc4:	f8da 3000 	ldr.w	r3, [sl]
 8004cc8:	4499      	add	r9, r3
 8004cca:	2200      	movs	r2, #0
 8004ccc:	2300      	movs	r3, #0
 8004cce:	4620      	mov	r0, r4
 8004cd0:	4629      	mov	r1, r5
 8004cd2:	f7fb fef9 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cd6:	b108      	cbz	r0, 8004cdc <__cvt+0xa4>
 8004cd8:	f8cd 900c 	str.w	r9, [sp, #12]
 8004cdc:	2230      	movs	r2, #48	; 0x30
 8004cde:	9b03      	ldr	r3, [sp, #12]
 8004ce0:	454b      	cmp	r3, r9
 8004ce2:	d307      	bcc.n	8004cf4 <__cvt+0xbc>
 8004ce4:	9b03      	ldr	r3, [sp, #12]
 8004ce6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ce8:	1bdb      	subs	r3, r3, r7
 8004cea:	4638      	mov	r0, r7
 8004cec:	6013      	str	r3, [r2, #0]
 8004cee:	b004      	add	sp, #16
 8004cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cf4:	1c59      	adds	r1, r3, #1
 8004cf6:	9103      	str	r1, [sp, #12]
 8004cf8:	701a      	strb	r2, [r3, #0]
 8004cfa:	e7f0      	b.n	8004cde <__cvt+0xa6>

08004cfc <__exponent>:
 8004cfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2900      	cmp	r1, #0
 8004d02:	bfb8      	it	lt
 8004d04:	4249      	neglt	r1, r1
 8004d06:	f803 2b02 	strb.w	r2, [r3], #2
 8004d0a:	bfb4      	ite	lt
 8004d0c:	222d      	movlt	r2, #45	; 0x2d
 8004d0e:	222b      	movge	r2, #43	; 0x2b
 8004d10:	2909      	cmp	r1, #9
 8004d12:	7042      	strb	r2, [r0, #1]
 8004d14:	dd2a      	ble.n	8004d6c <__exponent+0x70>
 8004d16:	f10d 0407 	add.w	r4, sp, #7
 8004d1a:	46a4      	mov	ip, r4
 8004d1c:	270a      	movs	r7, #10
 8004d1e:	46a6      	mov	lr, r4
 8004d20:	460a      	mov	r2, r1
 8004d22:	fb91 f6f7 	sdiv	r6, r1, r7
 8004d26:	fb07 1516 	mls	r5, r7, r6, r1
 8004d2a:	3530      	adds	r5, #48	; 0x30
 8004d2c:	2a63      	cmp	r2, #99	; 0x63
 8004d2e:	f104 34ff 	add.w	r4, r4, #4294967295
 8004d32:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004d36:	4631      	mov	r1, r6
 8004d38:	dcf1      	bgt.n	8004d1e <__exponent+0x22>
 8004d3a:	3130      	adds	r1, #48	; 0x30
 8004d3c:	f1ae 0502 	sub.w	r5, lr, #2
 8004d40:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004d44:	1c44      	adds	r4, r0, #1
 8004d46:	4629      	mov	r1, r5
 8004d48:	4561      	cmp	r1, ip
 8004d4a:	d30a      	bcc.n	8004d62 <__exponent+0x66>
 8004d4c:	f10d 0209 	add.w	r2, sp, #9
 8004d50:	eba2 020e 	sub.w	r2, r2, lr
 8004d54:	4565      	cmp	r5, ip
 8004d56:	bf88      	it	hi
 8004d58:	2200      	movhi	r2, #0
 8004d5a:	4413      	add	r3, r2
 8004d5c:	1a18      	subs	r0, r3, r0
 8004d5e:	b003      	add	sp, #12
 8004d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d66:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004d6a:	e7ed      	b.n	8004d48 <__exponent+0x4c>
 8004d6c:	2330      	movs	r3, #48	; 0x30
 8004d6e:	3130      	adds	r1, #48	; 0x30
 8004d70:	7083      	strb	r3, [r0, #2]
 8004d72:	70c1      	strb	r1, [r0, #3]
 8004d74:	1d03      	adds	r3, r0, #4
 8004d76:	e7f1      	b.n	8004d5c <__exponent+0x60>

08004d78 <_printf_float>:
 8004d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d7c:	ed2d 8b02 	vpush	{d8}
 8004d80:	b08d      	sub	sp, #52	; 0x34
 8004d82:	460c      	mov	r4, r1
 8004d84:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004d88:	4616      	mov	r6, r2
 8004d8a:	461f      	mov	r7, r3
 8004d8c:	4605      	mov	r5, r0
 8004d8e:	f001 fa59 	bl	8006244 <_localeconv_r>
 8004d92:	f8d0 a000 	ldr.w	sl, [r0]
 8004d96:	4650      	mov	r0, sl
 8004d98:	f7fb fa1a 	bl	80001d0 <strlen>
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	930a      	str	r3, [sp, #40]	; 0x28
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	9305      	str	r3, [sp, #20]
 8004da4:	f8d8 3000 	ldr.w	r3, [r8]
 8004da8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004dac:	3307      	adds	r3, #7
 8004dae:	f023 0307 	bic.w	r3, r3, #7
 8004db2:	f103 0208 	add.w	r2, r3, #8
 8004db6:	f8c8 2000 	str.w	r2, [r8]
 8004dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dbe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004dc2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004dc6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004dca:	9307      	str	r3, [sp, #28]
 8004dcc:	f8cd 8018 	str.w	r8, [sp, #24]
 8004dd0:	ee08 0a10 	vmov	s16, r0
 8004dd4:	4b9f      	ldr	r3, [pc, #636]	; (8005054 <_printf_float+0x2dc>)
 8004dd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004dda:	f04f 32ff 	mov.w	r2, #4294967295
 8004dde:	f7fb fea5 	bl	8000b2c <__aeabi_dcmpun>
 8004de2:	bb88      	cbnz	r0, 8004e48 <_printf_float+0xd0>
 8004de4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004de8:	4b9a      	ldr	r3, [pc, #616]	; (8005054 <_printf_float+0x2dc>)
 8004dea:	f04f 32ff 	mov.w	r2, #4294967295
 8004dee:	f7fb fe7f 	bl	8000af0 <__aeabi_dcmple>
 8004df2:	bb48      	cbnz	r0, 8004e48 <_printf_float+0xd0>
 8004df4:	2200      	movs	r2, #0
 8004df6:	2300      	movs	r3, #0
 8004df8:	4640      	mov	r0, r8
 8004dfa:	4649      	mov	r1, r9
 8004dfc:	f7fb fe6e 	bl	8000adc <__aeabi_dcmplt>
 8004e00:	b110      	cbz	r0, 8004e08 <_printf_float+0x90>
 8004e02:	232d      	movs	r3, #45	; 0x2d
 8004e04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e08:	4b93      	ldr	r3, [pc, #588]	; (8005058 <_printf_float+0x2e0>)
 8004e0a:	4894      	ldr	r0, [pc, #592]	; (800505c <_printf_float+0x2e4>)
 8004e0c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004e10:	bf94      	ite	ls
 8004e12:	4698      	movls	r8, r3
 8004e14:	4680      	movhi	r8, r0
 8004e16:	2303      	movs	r3, #3
 8004e18:	6123      	str	r3, [r4, #16]
 8004e1a:	9b05      	ldr	r3, [sp, #20]
 8004e1c:	f023 0204 	bic.w	r2, r3, #4
 8004e20:	6022      	str	r2, [r4, #0]
 8004e22:	f04f 0900 	mov.w	r9, #0
 8004e26:	9700      	str	r7, [sp, #0]
 8004e28:	4633      	mov	r3, r6
 8004e2a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004e2c:	4621      	mov	r1, r4
 8004e2e:	4628      	mov	r0, r5
 8004e30:	f000 f9d8 	bl	80051e4 <_printf_common>
 8004e34:	3001      	adds	r0, #1
 8004e36:	f040 8090 	bne.w	8004f5a <_printf_float+0x1e2>
 8004e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e3e:	b00d      	add	sp, #52	; 0x34
 8004e40:	ecbd 8b02 	vpop	{d8}
 8004e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e48:	4642      	mov	r2, r8
 8004e4a:	464b      	mov	r3, r9
 8004e4c:	4640      	mov	r0, r8
 8004e4e:	4649      	mov	r1, r9
 8004e50:	f7fb fe6c 	bl	8000b2c <__aeabi_dcmpun>
 8004e54:	b140      	cbz	r0, 8004e68 <_printf_float+0xf0>
 8004e56:	464b      	mov	r3, r9
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	bfbc      	itt	lt
 8004e5c:	232d      	movlt	r3, #45	; 0x2d
 8004e5e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004e62:	487f      	ldr	r0, [pc, #508]	; (8005060 <_printf_float+0x2e8>)
 8004e64:	4b7f      	ldr	r3, [pc, #508]	; (8005064 <_printf_float+0x2ec>)
 8004e66:	e7d1      	b.n	8004e0c <_printf_float+0x94>
 8004e68:	6863      	ldr	r3, [r4, #4]
 8004e6a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004e6e:	9206      	str	r2, [sp, #24]
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	d13f      	bne.n	8004ef4 <_printf_float+0x17c>
 8004e74:	2306      	movs	r3, #6
 8004e76:	6063      	str	r3, [r4, #4]
 8004e78:	9b05      	ldr	r3, [sp, #20]
 8004e7a:	6861      	ldr	r1, [r4, #4]
 8004e7c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004e80:	2300      	movs	r3, #0
 8004e82:	9303      	str	r3, [sp, #12]
 8004e84:	ab0a      	add	r3, sp, #40	; 0x28
 8004e86:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004e8a:	ab09      	add	r3, sp, #36	; 0x24
 8004e8c:	ec49 8b10 	vmov	d0, r8, r9
 8004e90:	9300      	str	r3, [sp, #0]
 8004e92:	6022      	str	r2, [r4, #0]
 8004e94:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004e98:	4628      	mov	r0, r5
 8004e9a:	f7ff fecd 	bl	8004c38 <__cvt>
 8004e9e:	9b06      	ldr	r3, [sp, #24]
 8004ea0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ea2:	2b47      	cmp	r3, #71	; 0x47
 8004ea4:	4680      	mov	r8, r0
 8004ea6:	d108      	bne.n	8004eba <_printf_float+0x142>
 8004ea8:	1cc8      	adds	r0, r1, #3
 8004eaa:	db02      	blt.n	8004eb2 <_printf_float+0x13a>
 8004eac:	6863      	ldr	r3, [r4, #4]
 8004eae:	4299      	cmp	r1, r3
 8004eb0:	dd41      	ble.n	8004f36 <_printf_float+0x1be>
 8004eb2:	f1ab 0b02 	sub.w	fp, fp, #2
 8004eb6:	fa5f fb8b 	uxtb.w	fp, fp
 8004eba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004ebe:	d820      	bhi.n	8004f02 <_printf_float+0x18a>
 8004ec0:	3901      	subs	r1, #1
 8004ec2:	465a      	mov	r2, fp
 8004ec4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004ec8:	9109      	str	r1, [sp, #36]	; 0x24
 8004eca:	f7ff ff17 	bl	8004cfc <__exponent>
 8004ece:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ed0:	1813      	adds	r3, r2, r0
 8004ed2:	2a01      	cmp	r2, #1
 8004ed4:	4681      	mov	r9, r0
 8004ed6:	6123      	str	r3, [r4, #16]
 8004ed8:	dc02      	bgt.n	8004ee0 <_printf_float+0x168>
 8004eda:	6822      	ldr	r2, [r4, #0]
 8004edc:	07d2      	lsls	r2, r2, #31
 8004ede:	d501      	bpl.n	8004ee4 <_printf_float+0x16c>
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	6123      	str	r3, [r4, #16]
 8004ee4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d09c      	beq.n	8004e26 <_printf_float+0xae>
 8004eec:	232d      	movs	r3, #45	; 0x2d
 8004eee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ef2:	e798      	b.n	8004e26 <_printf_float+0xae>
 8004ef4:	9a06      	ldr	r2, [sp, #24]
 8004ef6:	2a47      	cmp	r2, #71	; 0x47
 8004ef8:	d1be      	bne.n	8004e78 <_printf_float+0x100>
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1bc      	bne.n	8004e78 <_printf_float+0x100>
 8004efe:	2301      	movs	r3, #1
 8004f00:	e7b9      	b.n	8004e76 <_printf_float+0xfe>
 8004f02:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004f06:	d118      	bne.n	8004f3a <_printf_float+0x1c2>
 8004f08:	2900      	cmp	r1, #0
 8004f0a:	6863      	ldr	r3, [r4, #4]
 8004f0c:	dd0b      	ble.n	8004f26 <_printf_float+0x1ae>
 8004f0e:	6121      	str	r1, [r4, #16]
 8004f10:	b913      	cbnz	r3, 8004f18 <_printf_float+0x1a0>
 8004f12:	6822      	ldr	r2, [r4, #0]
 8004f14:	07d0      	lsls	r0, r2, #31
 8004f16:	d502      	bpl.n	8004f1e <_printf_float+0x1a6>
 8004f18:	3301      	adds	r3, #1
 8004f1a:	440b      	add	r3, r1
 8004f1c:	6123      	str	r3, [r4, #16]
 8004f1e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004f20:	f04f 0900 	mov.w	r9, #0
 8004f24:	e7de      	b.n	8004ee4 <_printf_float+0x16c>
 8004f26:	b913      	cbnz	r3, 8004f2e <_printf_float+0x1b6>
 8004f28:	6822      	ldr	r2, [r4, #0]
 8004f2a:	07d2      	lsls	r2, r2, #31
 8004f2c:	d501      	bpl.n	8004f32 <_printf_float+0x1ba>
 8004f2e:	3302      	adds	r3, #2
 8004f30:	e7f4      	b.n	8004f1c <_printf_float+0x1a4>
 8004f32:	2301      	movs	r3, #1
 8004f34:	e7f2      	b.n	8004f1c <_printf_float+0x1a4>
 8004f36:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f3c:	4299      	cmp	r1, r3
 8004f3e:	db05      	blt.n	8004f4c <_printf_float+0x1d4>
 8004f40:	6823      	ldr	r3, [r4, #0]
 8004f42:	6121      	str	r1, [r4, #16]
 8004f44:	07d8      	lsls	r0, r3, #31
 8004f46:	d5ea      	bpl.n	8004f1e <_printf_float+0x1a6>
 8004f48:	1c4b      	adds	r3, r1, #1
 8004f4a:	e7e7      	b.n	8004f1c <_printf_float+0x1a4>
 8004f4c:	2900      	cmp	r1, #0
 8004f4e:	bfd4      	ite	le
 8004f50:	f1c1 0202 	rsble	r2, r1, #2
 8004f54:	2201      	movgt	r2, #1
 8004f56:	4413      	add	r3, r2
 8004f58:	e7e0      	b.n	8004f1c <_printf_float+0x1a4>
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	055a      	lsls	r2, r3, #21
 8004f5e:	d407      	bmi.n	8004f70 <_printf_float+0x1f8>
 8004f60:	6923      	ldr	r3, [r4, #16]
 8004f62:	4642      	mov	r2, r8
 8004f64:	4631      	mov	r1, r6
 8004f66:	4628      	mov	r0, r5
 8004f68:	47b8      	blx	r7
 8004f6a:	3001      	adds	r0, #1
 8004f6c:	d12c      	bne.n	8004fc8 <_printf_float+0x250>
 8004f6e:	e764      	b.n	8004e3a <_printf_float+0xc2>
 8004f70:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004f74:	f240 80e0 	bls.w	8005138 <_printf_float+0x3c0>
 8004f78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	2300      	movs	r3, #0
 8004f80:	f7fb fda2 	bl	8000ac8 <__aeabi_dcmpeq>
 8004f84:	2800      	cmp	r0, #0
 8004f86:	d034      	beq.n	8004ff2 <_printf_float+0x27a>
 8004f88:	4a37      	ldr	r2, [pc, #220]	; (8005068 <_printf_float+0x2f0>)
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	4631      	mov	r1, r6
 8004f8e:	4628      	mov	r0, r5
 8004f90:	47b8      	blx	r7
 8004f92:	3001      	adds	r0, #1
 8004f94:	f43f af51 	beq.w	8004e3a <_printf_float+0xc2>
 8004f98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	db02      	blt.n	8004fa6 <_printf_float+0x22e>
 8004fa0:	6823      	ldr	r3, [r4, #0]
 8004fa2:	07d8      	lsls	r0, r3, #31
 8004fa4:	d510      	bpl.n	8004fc8 <_printf_float+0x250>
 8004fa6:	ee18 3a10 	vmov	r3, s16
 8004faa:	4652      	mov	r2, sl
 8004fac:	4631      	mov	r1, r6
 8004fae:	4628      	mov	r0, r5
 8004fb0:	47b8      	blx	r7
 8004fb2:	3001      	adds	r0, #1
 8004fb4:	f43f af41 	beq.w	8004e3a <_printf_float+0xc2>
 8004fb8:	f04f 0800 	mov.w	r8, #0
 8004fbc:	f104 091a 	add.w	r9, r4, #26
 8004fc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	4543      	cmp	r3, r8
 8004fc6:	dc09      	bgt.n	8004fdc <_printf_float+0x264>
 8004fc8:	6823      	ldr	r3, [r4, #0]
 8004fca:	079b      	lsls	r3, r3, #30
 8004fcc:	f100 8105 	bmi.w	80051da <_printf_float+0x462>
 8004fd0:	68e0      	ldr	r0, [r4, #12]
 8004fd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fd4:	4298      	cmp	r0, r3
 8004fd6:	bfb8      	it	lt
 8004fd8:	4618      	movlt	r0, r3
 8004fda:	e730      	b.n	8004e3e <_printf_float+0xc6>
 8004fdc:	2301      	movs	r3, #1
 8004fde:	464a      	mov	r2, r9
 8004fe0:	4631      	mov	r1, r6
 8004fe2:	4628      	mov	r0, r5
 8004fe4:	47b8      	blx	r7
 8004fe6:	3001      	adds	r0, #1
 8004fe8:	f43f af27 	beq.w	8004e3a <_printf_float+0xc2>
 8004fec:	f108 0801 	add.w	r8, r8, #1
 8004ff0:	e7e6      	b.n	8004fc0 <_printf_float+0x248>
 8004ff2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	dc39      	bgt.n	800506c <_printf_float+0x2f4>
 8004ff8:	4a1b      	ldr	r2, [pc, #108]	; (8005068 <_printf_float+0x2f0>)
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	4631      	mov	r1, r6
 8004ffe:	4628      	mov	r0, r5
 8005000:	47b8      	blx	r7
 8005002:	3001      	adds	r0, #1
 8005004:	f43f af19 	beq.w	8004e3a <_printf_float+0xc2>
 8005008:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800500c:	4313      	orrs	r3, r2
 800500e:	d102      	bne.n	8005016 <_printf_float+0x29e>
 8005010:	6823      	ldr	r3, [r4, #0]
 8005012:	07d9      	lsls	r1, r3, #31
 8005014:	d5d8      	bpl.n	8004fc8 <_printf_float+0x250>
 8005016:	ee18 3a10 	vmov	r3, s16
 800501a:	4652      	mov	r2, sl
 800501c:	4631      	mov	r1, r6
 800501e:	4628      	mov	r0, r5
 8005020:	47b8      	blx	r7
 8005022:	3001      	adds	r0, #1
 8005024:	f43f af09 	beq.w	8004e3a <_printf_float+0xc2>
 8005028:	f04f 0900 	mov.w	r9, #0
 800502c:	f104 0a1a 	add.w	sl, r4, #26
 8005030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005032:	425b      	negs	r3, r3
 8005034:	454b      	cmp	r3, r9
 8005036:	dc01      	bgt.n	800503c <_printf_float+0x2c4>
 8005038:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800503a:	e792      	b.n	8004f62 <_printf_float+0x1ea>
 800503c:	2301      	movs	r3, #1
 800503e:	4652      	mov	r2, sl
 8005040:	4631      	mov	r1, r6
 8005042:	4628      	mov	r0, r5
 8005044:	47b8      	blx	r7
 8005046:	3001      	adds	r0, #1
 8005048:	f43f aef7 	beq.w	8004e3a <_printf_float+0xc2>
 800504c:	f109 0901 	add.w	r9, r9, #1
 8005050:	e7ee      	b.n	8005030 <_printf_float+0x2b8>
 8005052:	bf00      	nop
 8005054:	7fefffff 	.word	0x7fefffff
 8005058:	08007a48 	.word	0x08007a48
 800505c:	08007a4c 	.word	0x08007a4c
 8005060:	08007a54 	.word	0x08007a54
 8005064:	08007a50 	.word	0x08007a50
 8005068:	08007a58 	.word	0x08007a58
 800506c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800506e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005070:	429a      	cmp	r2, r3
 8005072:	bfa8      	it	ge
 8005074:	461a      	movge	r2, r3
 8005076:	2a00      	cmp	r2, #0
 8005078:	4691      	mov	r9, r2
 800507a:	dc37      	bgt.n	80050ec <_printf_float+0x374>
 800507c:	f04f 0b00 	mov.w	fp, #0
 8005080:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005084:	f104 021a 	add.w	r2, r4, #26
 8005088:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800508a:	9305      	str	r3, [sp, #20]
 800508c:	eba3 0309 	sub.w	r3, r3, r9
 8005090:	455b      	cmp	r3, fp
 8005092:	dc33      	bgt.n	80050fc <_printf_float+0x384>
 8005094:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005098:	429a      	cmp	r2, r3
 800509a:	db3b      	blt.n	8005114 <_printf_float+0x39c>
 800509c:	6823      	ldr	r3, [r4, #0]
 800509e:	07da      	lsls	r2, r3, #31
 80050a0:	d438      	bmi.n	8005114 <_printf_float+0x39c>
 80050a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050a4:	9a05      	ldr	r2, [sp, #20]
 80050a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050a8:	1a9a      	subs	r2, r3, r2
 80050aa:	eba3 0901 	sub.w	r9, r3, r1
 80050ae:	4591      	cmp	r9, r2
 80050b0:	bfa8      	it	ge
 80050b2:	4691      	movge	r9, r2
 80050b4:	f1b9 0f00 	cmp.w	r9, #0
 80050b8:	dc35      	bgt.n	8005126 <_printf_float+0x3ae>
 80050ba:	f04f 0800 	mov.w	r8, #0
 80050be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050c2:	f104 0a1a 	add.w	sl, r4, #26
 80050c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050ca:	1a9b      	subs	r3, r3, r2
 80050cc:	eba3 0309 	sub.w	r3, r3, r9
 80050d0:	4543      	cmp	r3, r8
 80050d2:	f77f af79 	ble.w	8004fc8 <_printf_float+0x250>
 80050d6:	2301      	movs	r3, #1
 80050d8:	4652      	mov	r2, sl
 80050da:	4631      	mov	r1, r6
 80050dc:	4628      	mov	r0, r5
 80050de:	47b8      	blx	r7
 80050e0:	3001      	adds	r0, #1
 80050e2:	f43f aeaa 	beq.w	8004e3a <_printf_float+0xc2>
 80050e6:	f108 0801 	add.w	r8, r8, #1
 80050ea:	e7ec      	b.n	80050c6 <_printf_float+0x34e>
 80050ec:	4613      	mov	r3, r2
 80050ee:	4631      	mov	r1, r6
 80050f0:	4642      	mov	r2, r8
 80050f2:	4628      	mov	r0, r5
 80050f4:	47b8      	blx	r7
 80050f6:	3001      	adds	r0, #1
 80050f8:	d1c0      	bne.n	800507c <_printf_float+0x304>
 80050fa:	e69e      	b.n	8004e3a <_printf_float+0xc2>
 80050fc:	2301      	movs	r3, #1
 80050fe:	4631      	mov	r1, r6
 8005100:	4628      	mov	r0, r5
 8005102:	9205      	str	r2, [sp, #20]
 8005104:	47b8      	blx	r7
 8005106:	3001      	adds	r0, #1
 8005108:	f43f ae97 	beq.w	8004e3a <_printf_float+0xc2>
 800510c:	9a05      	ldr	r2, [sp, #20]
 800510e:	f10b 0b01 	add.w	fp, fp, #1
 8005112:	e7b9      	b.n	8005088 <_printf_float+0x310>
 8005114:	ee18 3a10 	vmov	r3, s16
 8005118:	4652      	mov	r2, sl
 800511a:	4631      	mov	r1, r6
 800511c:	4628      	mov	r0, r5
 800511e:	47b8      	blx	r7
 8005120:	3001      	adds	r0, #1
 8005122:	d1be      	bne.n	80050a2 <_printf_float+0x32a>
 8005124:	e689      	b.n	8004e3a <_printf_float+0xc2>
 8005126:	9a05      	ldr	r2, [sp, #20]
 8005128:	464b      	mov	r3, r9
 800512a:	4442      	add	r2, r8
 800512c:	4631      	mov	r1, r6
 800512e:	4628      	mov	r0, r5
 8005130:	47b8      	blx	r7
 8005132:	3001      	adds	r0, #1
 8005134:	d1c1      	bne.n	80050ba <_printf_float+0x342>
 8005136:	e680      	b.n	8004e3a <_printf_float+0xc2>
 8005138:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800513a:	2a01      	cmp	r2, #1
 800513c:	dc01      	bgt.n	8005142 <_printf_float+0x3ca>
 800513e:	07db      	lsls	r3, r3, #31
 8005140:	d538      	bpl.n	80051b4 <_printf_float+0x43c>
 8005142:	2301      	movs	r3, #1
 8005144:	4642      	mov	r2, r8
 8005146:	4631      	mov	r1, r6
 8005148:	4628      	mov	r0, r5
 800514a:	47b8      	blx	r7
 800514c:	3001      	adds	r0, #1
 800514e:	f43f ae74 	beq.w	8004e3a <_printf_float+0xc2>
 8005152:	ee18 3a10 	vmov	r3, s16
 8005156:	4652      	mov	r2, sl
 8005158:	4631      	mov	r1, r6
 800515a:	4628      	mov	r0, r5
 800515c:	47b8      	blx	r7
 800515e:	3001      	adds	r0, #1
 8005160:	f43f ae6b 	beq.w	8004e3a <_printf_float+0xc2>
 8005164:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005168:	2200      	movs	r2, #0
 800516a:	2300      	movs	r3, #0
 800516c:	f7fb fcac 	bl	8000ac8 <__aeabi_dcmpeq>
 8005170:	b9d8      	cbnz	r0, 80051aa <_printf_float+0x432>
 8005172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005174:	f108 0201 	add.w	r2, r8, #1
 8005178:	3b01      	subs	r3, #1
 800517a:	4631      	mov	r1, r6
 800517c:	4628      	mov	r0, r5
 800517e:	47b8      	blx	r7
 8005180:	3001      	adds	r0, #1
 8005182:	d10e      	bne.n	80051a2 <_printf_float+0x42a>
 8005184:	e659      	b.n	8004e3a <_printf_float+0xc2>
 8005186:	2301      	movs	r3, #1
 8005188:	4652      	mov	r2, sl
 800518a:	4631      	mov	r1, r6
 800518c:	4628      	mov	r0, r5
 800518e:	47b8      	blx	r7
 8005190:	3001      	adds	r0, #1
 8005192:	f43f ae52 	beq.w	8004e3a <_printf_float+0xc2>
 8005196:	f108 0801 	add.w	r8, r8, #1
 800519a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800519c:	3b01      	subs	r3, #1
 800519e:	4543      	cmp	r3, r8
 80051a0:	dcf1      	bgt.n	8005186 <_printf_float+0x40e>
 80051a2:	464b      	mov	r3, r9
 80051a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80051a8:	e6dc      	b.n	8004f64 <_printf_float+0x1ec>
 80051aa:	f04f 0800 	mov.w	r8, #0
 80051ae:	f104 0a1a 	add.w	sl, r4, #26
 80051b2:	e7f2      	b.n	800519a <_printf_float+0x422>
 80051b4:	2301      	movs	r3, #1
 80051b6:	4642      	mov	r2, r8
 80051b8:	e7df      	b.n	800517a <_printf_float+0x402>
 80051ba:	2301      	movs	r3, #1
 80051bc:	464a      	mov	r2, r9
 80051be:	4631      	mov	r1, r6
 80051c0:	4628      	mov	r0, r5
 80051c2:	47b8      	blx	r7
 80051c4:	3001      	adds	r0, #1
 80051c6:	f43f ae38 	beq.w	8004e3a <_printf_float+0xc2>
 80051ca:	f108 0801 	add.w	r8, r8, #1
 80051ce:	68e3      	ldr	r3, [r4, #12]
 80051d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051d2:	1a5b      	subs	r3, r3, r1
 80051d4:	4543      	cmp	r3, r8
 80051d6:	dcf0      	bgt.n	80051ba <_printf_float+0x442>
 80051d8:	e6fa      	b.n	8004fd0 <_printf_float+0x258>
 80051da:	f04f 0800 	mov.w	r8, #0
 80051de:	f104 0919 	add.w	r9, r4, #25
 80051e2:	e7f4      	b.n	80051ce <_printf_float+0x456>

080051e4 <_printf_common>:
 80051e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051e8:	4616      	mov	r6, r2
 80051ea:	4699      	mov	r9, r3
 80051ec:	688a      	ldr	r2, [r1, #8]
 80051ee:	690b      	ldr	r3, [r1, #16]
 80051f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80051f4:	4293      	cmp	r3, r2
 80051f6:	bfb8      	it	lt
 80051f8:	4613      	movlt	r3, r2
 80051fa:	6033      	str	r3, [r6, #0]
 80051fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005200:	4607      	mov	r7, r0
 8005202:	460c      	mov	r4, r1
 8005204:	b10a      	cbz	r2, 800520a <_printf_common+0x26>
 8005206:	3301      	adds	r3, #1
 8005208:	6033      	str	r3, [r6, #0]
 800520a:	6823      	ldr	r3, [r4, #0]
 800520c:	0699      	lsls	r1, r3, #26
 800520e:	bf42      	ittt	mi
 8005210:	6833      	ldrmi	r3, [r6, #0]
 8005212:	3302      	addmi	r3, #2
 8005214:	6033      	strmi	r3, [r6, #0]
 8005216:	6825      	ldr	r5, [r4, #0]
 8005218:	f015 0506 	ands.w	r5, r5, #6
 800521c:	d106      	bne.n	800522c <_printf_common+0x48>
 800521e:	f104 0a19 	add.w	sl, r4, #25
 8005222:	68e3      	ldr	r3, [r4, #12]
 8005224:	6832      	ldr	r2, [r6, #0]
 8005226:	1a9b      	subs	r3, r3, r2
 8005228:	42ab      	cmp	r3, r5
 800522a:	dc26      	bgt.n	800527a <_printf_common+0x96>
 800522c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005230:	1e13      	subs	r3, r2, #0
 8005232:	6822      	ldr	r2, [r4, #0]
 8005234:	bf18      	it	ne
 8005236:	2301      	movne	r3, #1
 8005238:	0692      	lsls	r2, r2, #26
 800523a:	d42b      	bmi.n	8005294 <_printf_common+0xb0>
 800523c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005240:	4649      	mov	r1, r9
 8005242:	4638      	mov	r0, r7
 8005244:	47c0      	blx	r8
 8005246:	3001      	adds	r0, #1
 8005248:	d01e      	beq.n	8005288 <_printf_common+0xa4>
 800524a:	6823      	ldr	r3, [r4, #0]
 800524c:	68e5      	ldr	r5, [r4, #12]
 800524e:	6832      	ldr	r2, [r6, #0]
 8005250:	f003 0306 	and.w	r3, r3, #6
 8005254:	2b04      	cmp	r3, #4
 8005256:	bf08      	it	eq
 8005258:	1aad      	subeq	r5, r5, r2
 800525a:	68a3      	ldr	r3, [r4, #8]
 800525c:	6922      	ldr	r2, [r4, #16]
 800525e:	bf0c      	ite	eq
 8005260:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005264:	2500      	movne	r5, #0
 8005266:	4293      	cmp	r3, r2
 8005268:	bfc4      	itt	gt
 800526a:	1a9b      	subgt	r3, r3, r2
 800526c:	18ed      	addgt	r5, r5, r3
 800526e:	2600      	movs	r6, #0
 8005270:	341a      	adds	r4, #26
 8005272:	42b5      	cmp	r5, r6
 8005274:	d11a      	bne.n	80052ac <_printf_common+0xc8>
 8005276:	2000      	movs	r0, #0
 8005278:	e008      	b.n	800528c <_printf_common+0xa8>
 800527a:	2301      	movs	r3, #1
 800527c:	4652      	mov	r2, sl
 800527e:	4649      	mov	r1, r9
 8005280:	4638      	mov	r0, r7
 8005282:	47c0      	blx	r8
 8005284:	3001      	adds	r0, #1
 8005286:	d103      	bne.n	8005290 <_printf_common+0xac>
 8005288:	f04f 30ff 	mov.w	r0, #4294967295
 800528c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005290:	3501      	adds	r5, #1
 8005292:	e7c6      	b.n	8005222 <_printf_common+0x3e>
 8005294:	18e1      	adds	r1, r4, r3
 8005296:	1c5a      	adds	r2, r3, #1
 8005298:	2030      	movs	r0, #48	; 0x30
 800529a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800529e:	4422      	add	r2, r4
 80052a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052a8:	3302      	adds	r3, #2
 80052aa:	e7c7      	b.n	800523c <_printf_common+0x58>
 80052ac:	2301      	movs	r3, #1
 80052ae:	4622      	mov	r2, r4
 80052b0:	4649      	mov	r1, r9
 80052b2:	4638      	mov	r0, r7
 80052b4:	47c0      	blx	r8
 80052b6:	3001      	adds	r0, #1
 80052b8:	d0e6      	beq.n	8005288 <_printf_common+0xa4>
 80052ba:	3601      	adds	r6, #1
 80052bc:	e7d9      	b.n	8005272 <_printf_common+0x8e>
	...

080052c0 <_printf_i>:
 80052c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052c4:	7e0f      	ldrb	r7, [r1, #24]
 80052c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80052c8:	2f78      	cmp	r7, #120	; 0x78
 80052ca:	4691      	mov	r9, r2
 80052cc:	4680      	mov	r8, r0
 80052ce:	460c      	mov	r4, r1
 80052d0:	469a      	mov	sl, r3
 80052d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80052d6:	d807      	bhi.n	80052e8 <_printf_i+0x28>
 80052d8:	2f62      	cmp	r7, #98	; 0x62
 80052da:	d80a      	bhi.n	80052f2 <_printf_i+0x32>
 80052dc:	2f00      	cmp	r7, #0
 80052de:	f000 80d8 	beq.w	8005492 <_printf_i+0x1d2>
 80052e2:	2f58      	cmp	r7, #88	; 0x58
 80052e4:	f000 80a3 	beq.w	800542e <_printf_i+0x16e>
 80052e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80052f0:	e03a      	b.n	8005368 <_printf_i+0xa8>
 80052f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80052f6:	2b15      	cmp	r3, #21
 80052f8:	d8f6      	bhi.n	80052e8 <_printf_i+0x28>
 80052fa:	a101      	add	r1, pc, #4	; (adr r1, 8005300 <_printf_i+0x40>)
 80052fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005300:	08005359 	.word	0x08005359
 8005304:	0800536d 	.word	0x0800536d
 8005308:	080052e9 	.word	0x080052e9
 800530c:	080052e9 	.word	0x080052e9
 8005310:	080052e9 	.word	0x080052e9
 8005314:	080052e9 	.word	0x080052e9
 8005318:	0800536d 	.word	0x0800536d
 800531c:	080052e9 	.word	0x080052e9
 8005320:	080052e9 	.word	0x080052e9
 8005324:	080052e9 	.word	0x080052e9
 8005328:	080052e9 	.word	0x080052e9
 800532c:	08005479 	.word	0x08005479
 8005330:	0800539d 	.word	0x0800539d
 8005334:	0800545b 	.word	0x0800545b
 8005338:	080052e9 	.word	0x080052e9
 800533c:	080052e9 	.word	0x080052e9
 8005340:	0800549b 	.word	0x0800549b
 8005344:	080052e9 	.word	0x080052e9
 8005348:	0800539d 	.word	0x0800539d
 800534c:	080052e9 	.word	0x080052e9
 8005350:	080052e9 	.word	0x080052e9
 8005354:	08005463 	.word	0x08005463
 8005358:	682b      	ldr	r3, [r5, #0]
 800535a:	1d1a      	adds	r2, r3, #4
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	602a      	str	r2, [r5, #0]
 8005360:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005364:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005368:	2301      	movs	r3, #1
 800536a:	e0a3      	b.n	80054b4 <_printf_i+0x1f4>
 800536c:	6820      	ldr	r0, [r4, #0]
 800536e:	6829      	ldr	r1, [r5, #0]
 8005370:	0606      	lsls	r6, r0, #24
 8005372:	f101 0304 	add.w	r3, r1, #4
 8005376:	d50a      	bpl.n	800538e <_printf_i+0xce>
 8005378:	680e      	ldr	r6, [r1, #0]
 800537a:	602b      	str	r3, [r5, #0]
 800537c:	2e00      	cmp	r6, #0
 800537e:	da03      	bge.n	8005388 <_printf_i+0xc8>
 8005380:	232d      	movs	r3, #45	; 0x2d
 8005382:	4276      	negs	r6, r6
 8005384:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005388:	485e      	ldr	r0, [pc, #376]	; (8005504 <_printf_i+0x244>)
 800538a:	230a      	movs	r3, #10
 800538c:	e019      	b.n	80053c2 <_printf_i+0x102>
 800538e:	680e      	ldr	r6, [r1, #0]
 8005390:	602b      	str	r3, [r5, #0]
 8005392:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005396:	bf18      	it	ne
 8005398:	b236      	sxthne	r6, r6
 800539a:	e7ef      	b.n	800537c <_printf_i+0xbc>
 800539c:	682b      	ldr	r3, [r5, #0]
 800539e:	6820      	ldr	r0, [r4, #0]
 80053a0:	1d19      	adds	r1, r3, #4
 80053a2:	6029      	str	r1, [r5, #0]
 80053a4:	0601      	lsls	r1, r0, #24
 80053a6:	d501      	bpl.n	80053ac <_printf_i+0xec>
 80053a8:	681e      	ldr	r6, [r3, #0]
 80053aa:	e002      	b.n	80053b2 <_printf_i+0xf2>
 80053ac:	0646      	lsls	r6, r0, #25
 80053ae:	d5fb      	bpl.n	80053a8 <_printf_i+0xe8>
 80053b0:	881e      	ldrh	r6, [r3, #0]
 80053b2:	4854      	ldr	r0, [pc, #336]	; (8005504 <_printf_i+0x244>)
 80053b4:	2f6f      	cmp	r7, #111	; 0x6f
 80053b6:	bf0c      	ite	eq
 80053b8:	2308      	moveq	r3, #8
 80053ba:	230a      	movne	r3, #10
 80053bc:	2100      	movs	r1, #0
 80053be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053c2:	6865      	ldr	r5, [r4, #4]
 80053c4:	60a5      	str	r5, [r4, #8]
 80053c6:	2d00      	cmp	r5, #0
 80053c8:	bfa2      	ittt	ge
 80053ca:	6821      	ldrge	r1, [r4, #0]
 80053cc:	f021 0104 	bicge.w	r1, r1, #4
 80053d0:	6021      	strge	r1, [r4, #0]
 80053d2:	b90e      	cbnz	r6, 80053d8 <_printf_i+0x118>
 80053d4:	2d00      	cmp	r5, #0
 80053d6:	d04d      	beq.n	8005474 <_printf_i+0x1b4>
 80053d8:	4615      	mov	r5, r2
 80053da:	fbb6 f1f3 	udiv	r1, r6, r3
 80053de:	fb03 6711 	mls	r7, r3, r1, r6
 80053e2:	5dc7      	ldrb	r7, [r0, r7]
 80053e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80053e8:	4637      	mov	r7, r6
 80053ea:	42bb      	cmp	r3, r7
 80053ec:	460e      	mov	r6, r1
 80053ee:	d9f4      	bls.n	80053da <_printf_i+0x11a>
 80053f0:	2b08      	cmp	r3, #8
 80053f2:	d10b      	bne.n	800540c <_printf_i+0x14c>
 80053f4:	6823      	ldr	r3, [r4, #0]
 80053f6:	07de      	lsls	r6, r3, #31
 80053f8:	d508      	bpl.n	800540c <_printf_i+0x14c>
 80053fa:	6923      	ldr	r3, [r4, #16]
 80053fc:	6861      	ldr	r1, [r4, #4]
 80053fe:	4299      	cmp	r1, r3
 8005400:	bfde      	ittt	le
 8005402:	2330      	movle	r3, #48	; 0x30
 8005404:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005408:	f105 35ff 	addle.w	r5, r5, #4294967295
 800540c:	1b52      	subs	r2, r2, r5
 800540e:	6122      	str	r2, [r4, #16]
 8005410:	f8cd a000 	str.w	sl, [sp]
 8005414:	464b      	mov	r3, r9
 8005416:	aa03      	add	r2, sp, #12
 8005418:	4621      	mov	r1, r4
 800541a:	4640      	mov	r0, r8
 800541c:	f7ff fee2 	bl	80051e4 <_printf_common>
 8005420:	3001      	adds	r0, #1
 8005422:	d14c      	bne.n	80054be <_printf_i+0x1fe>
 8005424:	f04f 30ff 	mov.w	r0, #4294967295
 8005428:	b004      	add	sp, #16
 800542a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800542e:	4835      	ldr	r0, [pc, #212]	; (8005504 <_printf_i+0x244>)
 8005430:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005434:	6829      	ldr	r1, [r5, #0]
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	f851 6b04 	ldr.w	r6, [r1], #4
 800543c:	6029      	str	r1, [r5, #0]
 800543e:	061d      	lsls	r5, r3, #24
 8005440:	d514      	bpl.n	800546c <_printf_i+0x1ac>
 8005442:	07df      	lsls	r7, r3, #31
 8005444:	bf44      	itt	mi
 8005446:	f043 0320 	orrmi.w	r3, r3, #32
 800544a:	6023      	strmi	r3, [r4, #0]
 800544c:	b91e      	cbnz	r6, 8005456 <_printf_i+0x196>
 800544e:	6823      	ldr	r3, [r4, #0]
 8005450:	f023 0320 	bic.w	r3, r3, #32
 8005454:	6023      	str	r3, [r4, #0]
 8005456:	2310      	movs	r3, #16
 8005458:	e7b0      	b.n	80053bc <_printf_i+0xfc>
 800545a:	6823      	ldr	r3, [r4, #0]
 800545c:	f043 0320 	orr.w	r3, r3, #32
 8005460:	6023      	str	r3, [r4, #0]
 8005462:	2378      	movs	r3, #120	; 0x78
 8005464:	4828      	ldr	r0, [pc, #160]	; (8005508 <_printf_i+0x248>)
 8005466:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800546a:	e7e3      	b.n	8005434 <_printf_i+0x174>
 800546c:	0659      	lsls	r1, r3, #25
 800546e:	bf48      	it	mi
 8005470:	b2b6      	uxthmi	r6, r6
 8005472:	e7e6      	b.n	8005442 <_printf_i+0x182>
 8005474:	4615      	mov	r5, r2
 8005476:	e7bb      	b.n	80053f0 <_printf_i+0x130>
 8005478:	682b      	ldr	r3, [r5, #0]
 800547a:	6826      	ldr	r6, [r4, #0]
 800547c:	6961      	ldr	r1, [r4, #20]
 800547e:	1d18      	adds	r0, r3, #4
 8005480:	6028      	str	r0, [r5, #0]
 8005482:	0635      	lsls	r5, r6, #24
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	d501      	bpl.n	800548c <_printf_i+0x1cc>
 8005488:	6019      	str	r1, [r3, #0]
 800548a:	e002      	b.n	8005492 <_printf_i+0x1d2>
 800548c:	0670      	lsls	r0, r6, #25
 800548e:	d5fb      	bpl.n	8005488 <_printf_i+0x1c8>
 8005490:	8019      	strh	r1, [r3, #0]
 8005492:	2300      	movs	r3, #0
 8005494:	6123      	str	r3, [r4, #16]
 8005496:	4615      	mov	r5, r2
 8005498:	e7ba      	b.n	8005410 <_printf_i+0x150>
 800549a:	682b      	ldr	r3, [r5, #0]
 800549c:	1d1a      	adds	r2, r3, #4
 800549e:	602a      	str	r2, [r5, #0]
 80054a0:	681d      	ldr	r5, [r3, #0]
 80054a2:	6862      	ldr	r2, [r4, #4]
 80054a4:	2100      	movs	r1, #0
 80054a6:	4628      	mov	r0, r5
 80054a8:	f7fa fe9a 	bl	80001e0 <memchr>
 80054ac:	b108      	cbz	r0, 80054b2 <_printf_i+0x1f2>
 80054ae:	1b40      	subs	r0, r0, r5
 80054b0:	6060      	str	r0, [r4, #4]
 80054b2:	6863      	ldr	r3, [r4, #4]
 80054b4:	6123      	str	r3, [r4, #16]
 80054b6:	2300      	movs	r3, #0
 80054b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054bc:	e7a8      	b.n	8005410 <_printf_i+0x150>
 80054be:	6923      	ldr	r3, [r4, #16]
 80054c0:	462a      	mov	r2, r5
 80054c2:	4649      	mov	r1, r9
 80054c4:	4640      	mov	r0, r8
 80054c6:	47d0      	blx	sl
 80054c8:	3001      	adds	r0, #1
 80054ca:	d0ab      	beq.n	8005424 <_printf_i+0x164>
 80054cc:	6823      	ldr	r3, [r4, #0]
 80054ce:	079b      	lsls	r3, r3, #30
 80054d0:	d413      	bmi.n	80054fa <_printf_i+0x23a>
 80054d2:	68e0      	ldr	r0, [r4, #12]
 80054d4:	9b03      	ldr	r3, [sp, #12]
 80054d6:	4298      	cmp	r0, r3
 80054d8:	bfb8      	it	lt
 80054da:	4618      	movlt	r0, r3
 80054dc:	e7a4      	b.n	8005428 <_printf_i+0x168>
 80054de:	2301      	movs	r3, #1
 80054e0:	4632      	mov	r2, r6
 80054e2:	4649      	mov	r1, r9
 80054e4:	4640      	mov	r0, r8
 80054e6:	47d0      	blx	sl
 80054e8:	3001      	adds	r0, #1
 80054ea:	d09b      	beq.n	8005424 <_printf_i+0x164>
 80054ec:	3501      	adds	r5, #1
 80054ee:	68e3      	ldr	r3, [r4, #12]
 80054f0:	9903      	ldr	r1, [sp, #12]
 80054f2:	1a5b      	subs	r3, r3, r1
 80054f4:	42ab      	cmp	r3, r5
 80054f6:	dcf2      	bgt.n	80054de <_printf_i+0x21e>
 80054f8:	e7eb      	b.n	80054d2 <_printf_i+0x212>
 80054fa:	2500      	movs	r5, #0
 80054fc:	f104 0619 	add.w	r6, r4, #25
 8005500:	e7f5      	b.n	80054ee <_printf_i+0x22e>
 8005502:	bf00      	nop
 8005504:	08007a5a 	.word	0x08007a5a
 8005508:	08007a6b 	.word	0x08007a6b

0800550c <siprintf>:
 800550c:	b40e      	push	{r1, r2, r3}
 800550e:	b500      	push	{lr}
 8005510:	b09c      	sub	sp, #112	; 0x70
 8005512:	ab1d      	add	r3, sp, #116	; 0x74
 8005514:	9002      	str	r0, [sp, #8]
 8005516:	9006      	str	r0, [sp, #24]
 8005518:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800551c:	4809      	ldr	r0, [pc, #36]	; (8005544 <siprintf+0x38>)
 800551e:	9107      	str	r1, [sp, #28]
 8005520:	9104      	str	r1, [sp, #16]
 8005522:	4909      	ldr	r1, [pc, #36]	; (8005548 <siprintf+0x3c>)
 8005524:	f853 2b04 	ldr.w	r2, [r3], #4
 8005528:	9105      	str	r1, [sp, #20]
 800552a:	6800      	ldr	r0, [r0, #0]
 800552c:	9301      	str	r3, [sp, #4]
 800552e:	a902      	add	r1, sp, #8
 8005530:	f001 fb78 	bl	8006c24 <_svfiprintf_r>
 8005534:	9b02      	ldr	r3, [sp, #8]
 8005536:	2200      	movs	r2, #0
 8005538:	701a      	strb	r2, [r3, #0]
 800553a:	b01c      	add	sp, #112	; 0x70
 800553c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005540:	b003      	add	sp, #12
 8005542:	4770      	bx	lr
 8005544:	2000000c 	.word	0x2000000c
 8005548:	ffff0208 	.word	0xffff0208

0800554c <quorem>:
 800554c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005550:	6903      	ldr	r3, [r0, #16]
 8005552:	690c      	ldr	r4, [r1, #16]
 8005554:	42a3      	cmp	r3, r4
 8005556:	4607      	mov	r7, r0
 8005558:	f2c0 8081 	blt.w	800565e <quorem+0x112>
 800555c:	3c01      	subs	r4, #1
 800555e:	f101 0814 	add.w	r8, r1, #20
 8005562:	f100 0514 	add.w	r5, r0, #20
 8005566:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800556a:	9301      	str	r3, [sp, #4]
 800556c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005570:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005574:	3301      	adds	r3, #1
 8005576:	429a      	cmp	r2, r3
 8005578:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800557c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005580:	fbb2 f6f3 	udiv	r6, r2, r3
 8005584:	d331      	bcc.n	80055ea <quorem+0x9e>
 8005586:	f04f 0e00 	mov.w	lr, #0
 800558a:	4640      	mov	r0, r8
 800558c:	46ac      	mov	ip, r5
 800558e:	46f2      	mov	sl, lr
 8005590:	f850 2b04 	ldr.w	r2, [r0], #4
 8005594:	b293      	uxth	r3, r2
 8005596:	fb06 e303 	mla	r3, r6, r3, lr
 800559a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800559e:	b29b      	uxth	r3, r3
 80055a0:	ebaa 0303 	sub.w	r3, sl, r3
 80055a4:	f8dc a000 	ldr.w	sl, [ip]
 80055a8:	0c12      	lsrs	r2, r2, #16
 80055aa:	fa13 f38a 	uxtah	r3, r3, sl
 80055ae:	fb06 e202 	mla	r2, r6, r2, lr
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	9b00      	ldr	r3, [sp, #0]
 80055b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80055ba:	b292      	uxth	r2, r2
 80055bc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80055c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80055c4:	f8bd 3000 	ldrh.w	r3, [sp]
 80055c8:	4581      	cmp	r9, r0
 80055ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055ce:	f84c 3b04 	str.w	r3, [ip], #4
 80055d2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80055d6:	d2db      	bcs.n	8005590 <quorem+0x44>
 80055d8:	f855 300b 	ldr.w	r3, [r5, fp]
 80055dc:	b92b      	cbnz	r3, 80055ea <quorem+0x9e>
 80055de:	9b01      	ldr	r3, [sp, #4]
 80055e0:	3b04      	subs	r3, #4
 80055e2:	429d      	cmp	r5, r3
 80055e4:	461a      	mov	r2, r3
 80055e6:	d32e      	bcc.n	8005646 <quorem+0xfa>
 80055e8:	613c      	str	r4, [r7, #16]
 80055ea:	4638      	mov	r0, r7
 80055ec:	f001 f8c6 	bl	800677c <__mcmp>
 80055f0:	2800      	cmp	r0, #0
 80055f2:	db24      	blt.n	800563e <quorem+0xf2>
 80055f4:	3601      	adds	r6, #1
 80055f6:	4628      	mov	r0, r5
 80055f8:	f04f 0c00 	mov.w	ip, #0
 80055fc:	f858 2b04 	ldr.w	r2, [r8], #4
 8005600:	f8d0 e000 	ldr.w	lr, [r0]
 8005604:	b293      	uxth	r3, r2
 8005606:	ebac 0303 	sub.w	r3, ip, r3
 800560a:	0c12      	lsrs	r2, r2, #16
 800560c:	fa13 f38e 	uxtah	r3, r3, lr
 8005610:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005614:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005618:	b29b      	uxth	r3, r3
 800561a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800561e:	45c1      	cmp	r9, r8
 8005620:	f840 3b04 	str.w	r3, [r0], #4
 8005624:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005628:	d2e8      	bcs.n	80055fc <quorem+0xb0>
 800562a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800562e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005632:	b922      	cbnz	r2, 800563e <quorem+0xf2>
 8005634:	3b04      	subs	r3, #4
 8005636:	429d      	cmp	r5, r3
 8005638:	461a      	mov	r2, r3
 800563a:	d30a      	bcc.n	8005652 <quorem+0x106>
 800563c:	613c      	str	r4, [r7, #16]
 800563e:	4630      	mov	r0, r6
 8005640:	b003      	add	sp, #12
 8005642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005646:	6812      	ldr	r2, [r2, #0]
 8005648:	3b04      	subs	r3, #4
 800564a:	2a00      	cmp	r2, #0
 800564c:	d1cc      	bne.n	80055e8 <quorem+0x9c>
 800564e:	3c01      	subs	r4, #1
 8005650:	e7c7      	b.n	80055e2 <quorem+0x96>
 8005652:	6812      	ldr	r2, [r2, #0]
 8005654:	3b04      	subs	r3, #4
 8005656:	2a00      	cmp	r2, #0
 8005658:	d1f0      	bne.n	800563c <quorem+0xf0>
 800565a:	3c01      	subs	r4, #1
 800565c:	e7eb      	b.n	8005636 <quorem+0xea>
 800565e:	2000      	movs	r0, #0
 8005660:	e7ee      	b.n	8005640 <quorem+0xf4>
 8005662:	0000      	movs	r0, r0
 8005664:	0000      	movs	r0, r0
	...

08005668 <_dtoa_r>:
 8005668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800566c:	ed2d 8b04 	vpush	{d8-d9}
 8005670:	ec57 6b10 	vmov	r6, r7, d0
 8005674:	b093      	sub	sp, #76	; 0x4c
 8005676:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005678:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800567c:	9106      	str	r1, [sp, #24]
 800567e:	ee10 aa10 	vmov	sl, s0
 8005682:	4604      	mov	r4, r0
 8005684:	9209      	str	r2, [sp, #36]	; 0x24
 8005686:	930c      	str	r3, [sp, #48]	; 0x30
 8005688:	46bb      	mov	fp, r7
 800568a:	b975      	cbnz	r5, 80056aa <_dtoa_r+0x42>
 800568c:	2010      	movs	r0, #16
 800568e:	f000 fddd 	bl	800624c <malloc>
 8005692:	4602      	mov	r2, r0
 8005694:	6260      	str	r0, [r4, #36]	; 0x24
 8005696:	b920      	cbnz	r0, 80056a2 <_dtoa_r+0x3a>
 8005698:	4ba7      	ldr	r3, [pc, #668]	; (8005938 <_dtoa_r+0x2d0>)
 800569a:	21ea      	movs	r1, #234	; 0xea
 800569c:	48a7      	ldr	r0, [pc, #668]	; (800593c <_dtoa_r+0x2d4>)
 800569e:	f001 fbd1 	bl	8006e44 <__assert_func>
 80056a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80056a6:	6005      	str	r5, [r0, #0]
 80056a8:	60c5      	str	r5, [r0, #12]
 80056aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056ac:	6819      	ldr	r1, [r3, #0]
 80056ae:	b151      	cbz	r1, 80056c6 <_dtoa_r+0x5e>
 80056b0:	685a      	ldr	r2, [r3, #4]
 80056b2:	604a      	str	r2, [r1, #4]
 80056b4:	2301      	movs	r3, #1
 80056b6:	4093      	lsls	r3, r2
 80056b8:	608b      	str	r3, [r1, #8]
 80056ba:	4620      	mov	r0, r4
 80056bc:	f000 fe1c 	bl	80062f8 <_Bfree>
 80056c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056c2:	2200      	movs	r2, #0
 80056c4:	601a      	str	r2, [r3, #0]
 80056c6:	1e3b      	subs	r3, r7, #0
 80056c8:	bfaa      	itet	ge
 80056ca:	2300      	movge	r3, #0
 80056cc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80056d0:	f8c8 3000 	strge.w	r3, [r8]
 80056d4:	4b9a      	ldr	r3, [pc, #616]	; (8005940 <_dtoa_r+0x2d8>)
 80056d6:	bfbc      	itt	lt
 80056d8:	2201      	movlt	r2, #1
 80056da:	f8c8 2000 	strlt.w	r2, [r8]
 80056de:	ea33 030b 	bics.w	r3, r3, fp
 80056e2:	d11b      	bne.n	800571c <_dtoa_r+0xb4>
 80056e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80056e6:	f242 730f 	movw	r3, #9999	; 0x270f
 80056ea:	6013      	str	r3, [r2, #0]
 80056ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80056f0:	4333      	orrs	r3, r6
 80056f2:	f000 8592 	beq.w	800621a <_dtoa_r+0xbb2>
 80056f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056f8:	b963      	cbnz	r3, 8005714 <_dtoa_r+0xac>
 80056fa:	4b92      	ldr	r3, [pc, #584]	; (8005944 <_dtoa_r+0x2dc>)
 80056fc:	e022      	b.n	8005744 <_dtoa_r+0xdc>
 80056fe:	4b92      	ldr	r3, [pc, #584]	; (8005948 <_dtoa_r+0x2e0>)
 8005700:	9301      	str	r3, [sp, #4]
 8005702:	3308      	adds	r3, #8
 8005704:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005706:	6013      	str	r3, [r2, #0]
 8005708:	9801      	ldr	r0, [sp, #4]
 800570a:	b013      	add	sp, #76	; 0x4c
 800570c:	ecbd 8b04 	vpop	{d8-d9}
 8005710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005714:	4b8b      	ldr	r3, [pc, #556]	; (8005944 <_dtoa_r+0x2dc>)
 8005716:	9301      	str	r3, [sp, #4]
 8005718:	3303      	adds	r3, #3
 800571a:	e7f3      	b.n	8005704 <_dtoa_r+0x9c>
 800571c:	2200      	movs	r2, #0
 800571e:	2300      	movs	r3, #0
 8005720:	4650      	mov	r0, sl
 8005722:	4659      	mov	r1, fp
 8005724:	f7fb f9d0 	bl	8000ac8 <__aeabi_dcmpeq>
 8005728:	ec4b ab19 	vmov	d9, sl, fp
 800572c:	4680      	mov	r8, r0
 800572e:	b158      	cbz	r0, 8005748 <_dtoa_r+0xe0>
 8005730:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005732:	2301      	movs	r3, #1
 8005734:	6013      	str	r3, [r2, #0]
 8005736:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005738:	2b00      	cmp	r3, #0
 800573a:	f000 856b 	beq.w	8006214 <_dtoa_r+0xbac>
 800573e:	4883      	ldr	r0, [pc, #524]	; (800594c <_dtoa_r+0x2e4>)
 8005740:	6018      	str	r0, [r3, #0]
 8005742:	1e43      	subs	r3, r0, #1
 8005744:	9301      	str	r3, [sp, #4]
 8005746:	e7df      	b.n	8005708 <_dtoa_r+0xa0>
 8005748:	ec4b ab10 	vmov	d0, sl, fp
 800574c:	aa10      	add	r2, sp, #64	; 0x40
 800574e:	a911      	add	r1, sp, #68	; 0x44
 8005750:	4620      	mov	r0, r4
 8005752:	f001 f8b9 	bl	80068c8 <__d2b>
 8005756:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800575a:	ee08 0a10 	vmov	s16, r0
 800575e:	2d00      	cmp	r5, #0
 8005760:	f000 8084 	beq.w	800586c <_dtoa_r+0x204>
 8005764:	ee19 3a90 	vmov	r3, s19
 8005768:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800576c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005770:	4656      	mov	r6, sl
 8005772:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005776:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800577a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800577e:	4b74      	ldr	r3, [pc, #464]	; (8005950 <_dtoa_r+0x2e8>)
 8005780:	2200      	movs	r2, #0
 8005782:	4630      	mov	r0, r6
 8005784:	4639      	mov	r1, r7
 8005786:	f7fa fd7f 	bl	8000288 <__aeabi_dsub>
 800578a:	a365      	add	r3, pc, #404	; (adr r3, 8005920 <_dtoa_r+0x2b8>)
 800578c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005790:	f7fa ff32 	bl	80005f8 <__aeabi_dmul>
 8005794:	a364      	add	r3, pc, #400	; (adr r3, 8005928 <_dtoa_r+0x2c0>)
 8005796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579a:	f7fa fd77 	bl	800028c <__adddf3>
 800579e:	4606      	mov	r6, r0
 80057a0:	4628      	mov	r0, r5
 80057a2:	460f      	mov	r7, r1
 80057a4:	f7fa febe 	bl	8000524 <__aeabi_i2d>
 80057a8:	a361      	add	r3, pc, #388	; (adr r3, 8005930 <_dtoa_r+0x2c8>)
 80057aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ae:	f7fa ff23 	bl	80005f8 <__aeabi_dmul>
 80057b2:	4602      	mov	r2, r0
 80057b4:	460b      	mov	r3, r1
 80057b6:	4630      	mov	r0, r6
 80057b8:	4639      	mov	r1, r7
 80057ba:	f7fa fd67 	bl	800028c <__adddf3>
 80057be:	4606      	mov	r6, r0
 80057c0:	460f      	mov	r7, r1
 80057c2:	f7fb f9c9 	bl	8000b58 <__aeabi_d2iz>
 80057c6:	2200      	movs	r2, #0
 80057c8:	9000      	str	r0, [sp, #0]
 80057ca:	2300      	movs	r3, #0
 80057cc:	4630      	mov	r0, r6
 80057ce:	4639      	mov	r1, r7
 80057d0:	f7fb f984 	bl	8000adc <__aeabi_dcmplt>
 80057d4:	b150      	cbz	r0, 80057ec <_dtoa_r+0x184>
 80057d6:	9800      	ldr	r0, [sp, #0]
 80057d8:	f7fa fea4 	bl	8000524 <__aeabi_i2d>
 80057dc:	4632      	mov	r2, r6
 80057de:	463b      	mov	r3, r7
 80057e0:	f7fb f972 	bl	8000ac8 <__aeabi_dcmpeq>
 80057e4:	b910      	cbnz	r0, 80057ec <_dtoa_r+0x184>
 80057e6:	9b00      	ldr	r3, [sp, #0]
 80057e8:	3b01      	subs	r3, #1
 80057ea:	9300      	str	r3, [sp, #0]
 80057ec:	9b00      	ldr	r3, [sp, #0]
 80057ee:	2b16      	cmp	r3, #22
 80057f0:	d85a      	bhi.n	80058a8 <_dtoa_r+0x240>
 80057f2:	9a00      	ldr	r2, [sp, #0]
 80057f4:	4b57      	ldr	r3, [pc, #348]	; (8005954 <_dtoa_r+0x2ec>)
 80057f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fe:	ec51 0b19 	vmov	r0, r1, d9
 8005802:	f7fb f96b 	bl	8000adc <__aeabi_dcmplt>
 8005806:	2800      	cmp	r0, #0
 8005808:	d050      	beq.n	80058ac <_dtoa_r+0x244>
 800580a:	9b00      	ldr	r3, [sp, #0]
 800580c:	3b01      	subs	r3, #1
 800580e:	9300      	str	r3, [sp, #0]
 8005810:	2300      	movs	r3, #0
 8005812:	930b      	str	r3, [sp, #44]	; 0x2c
 8005814:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005816:	1b5d      	subs	r5, r3, r5
 8005818:	1e6b      	subs	r3, r5, #1
 800581a:	9305      	str	r3, [sp, #20]
 800581c:	bf45      	ittet	mi
 800581e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005822:	9304      	strmi	r3, [sp, #16]
 8005824:	2300      	movpl	r3, #0
 8005826:	2300      	movmi	r3, #0
 8005828:	bf4c      	ite	mi
 800582a:	9305      	strmi	r3, [sp, #20]
 800582c:	9304      	strpl	r3, [sp, #16]
 800582e:	9b00      	ldr	r3, [sp, #0]
 8005830:	2b00      	cmp	r3, #0
 8005832:	db3d      	blt.n	80058b0 <_dtoa_r+0x248>
 8005834:	9b05      	ldr	r3, [sp, #20]
 8005836:	9a00      	ldr	r2, [sp, #0]
 8005838:	920a      	str	r2, [sp, #40]	; 0x28
 800583a:	4413      	add	r3, r2
 800583c:	9305      	str	r3, [sp, #20]
 800583e:	2300      	movs	r3, #0
 8005840:	9307      	str	r3, [sp, #28]
 8005842:	9b06      	ldr	r3, [sp, #24]
 8005844:	2b09      	cmp	r3, #9
 8005846:	f200 8089 	bhi.w	800595c <_dtoa_r+0x2f4>
 800584a:	2b05      	cmp	r3, #5
 800584c:	bfc4      	itt	gt
 800584e:	3b04      	subgt	r3, #4
 8005850:	9306      	strgt	r3, [sp, #24]
 8005852:	9b06      	ldr	r3, [sp, #24]
 8005854:	f1a3 0302 	sub.w	r3, r3, #2
 8005858:	bfcc      	ite	gt
 800585a:	2500      	movgt	r5, #0
 800585c:	2501      	movle	r5, #1
 800585e:	2b03      	cmp	r3, #3
 8005860:	f200 8087 	bhi.w	8005972 <_dtoa_r+0x30a>
 8005864:	e8df f003 	tbb	[pc, r3]
 8005868:	59383a2d 	.word	0x59383a2d
 800586c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005870:	441d      	add	r5, r3
 8005872:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005876:	2b20      	cmp	r3, #32
 8005878:	bfc1      	itttt	gt
 800587a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800587e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005882:	fa0b f303 	lslgt.w	r3, fp, r3
 8005886:	fa26 f000 	lsrgt.w	r0, r6, r0
 800588a:	bfda      	itte	le
 800588c:	f1c3 0320 	rsble	r3, r3, #32
 8005890:	fa06 f003 	lslle.w	r0, r6, r3
 8005894:	4318      	orrgt	r0, r3
 8005896:	f7fa fe35 	bl	8000504 <__aeabi_ui2d>
 800589a:	2301      	movs	r3, #1
 800589c:	4606      	mov	r6, r0
 800589e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80058a2:	3d01      	subs	r5, #1
 80058a4:	930e      	str	r3, [sp, #56]	; 0x38
 80058a6:	e76a      	b.n	800577e <_dtoa_r+0x116>
 80058a8:	2301      	movs	r3, #1
 80058aa:	e7b2      	b.n	8005812 <_dtoa_r+0x1aa>
 80058ac:	900b      	str	r0, [sp, #44]	; 0x2c
 80058ae:	e7b1      	b.n	8005814 <_dtoa_r+0x1ac>
 80058b0:	9b04      	ldr	r3, [sp, #16]
 80058b2:	9a00      	ldr	r2, [sp, #0]
 80058b4:	1a9b      	subs	r3, r3, r2
 80058b6:	9304      	str	r3, [sp, #16]
 80058b8:	4253      	negs	r3, r2
 80058ba:	9307      	str	r3, [sp, #28]
 80058bc:	2300      	movs	r3, #0
 80058be:	930a      	str	r3, [sp, #40]	; 0x28
 80058c0:	e7bf      	b.n	8005842 <_dtoa_r+0x1da>
 80058c2:	2300      	movs	r3, #0
 80058c4:	9308      	str	r3, [sp, #32]
 80058c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	dc55      	bgt.n	8005978 <_dtoa_r+0x310>
 80058cc:	2301      	movs	r3, #1
 80058ce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80058d2:	461a      	mov	r2, r3
 80058d4:	9209      	str	r2, [sp, #36]	; 0x24
 80058d6:	e00c      	b.n	80058f2 <_dtoa_r+0x28a>
 80058d8:	2301      	movs	r3, #1
 80058da:	e7f3      	b.n	80058c4 <_dtoa_r+0x25c>
 80058dc:	2300      	movs	r3, #0
 80058de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058e0:	9308      	str	r3, [sp, #32]
 80058e2:	9b00      	ldr	r3, [sp, #0]
 80058e4:	4413      	add	r3, r2
 80058e6:	9302      	str	r3, [sp, #8]
 80058e8:	3301      	adds	r3, #1
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	9303      	str	r3, [sp, #12]
 80058ee:	bfb8      	it	lt
 80058f0:	2301      	movlt	r3, #1
 80058f2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80058f4:	2200      	movs	r2, #0
 80058f6:	6042      	str	r2, [r0, #4]
 80058f8:	2204      	movs	r2, #4
 80058fa:	f102 0614 	add.w	r6, r2, #20
 80058fe:	429e      	cmp	r6, r3
 8005900:	6841      	ldr	r1, [r0, #4]
 8005902:	d93d      	bls.n	8005980 <_dtoa_r+0x318>
 8005904:	4620      	mov	r0, r4
 8005906:	f000 fcb7 	bl	8006278 <_Balloc>
 800590a:	9001      	str	r0, [sp, #4]
 800590c:	2800      	cmp	r0, #0
 800590e:	d13b      	bne.n	8005988 <_dtoa_r+0x320>
 8005910:	4b11      	ldr	r3, [pc, #68]	; (8005958 <_dtoa_r+0x2f0>)
 8005912:	4602      	mov	r2, r0
 8005914:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005918:	e6c0      	b.n	800569c <_dtoa_r+0x34>
 800591a:	2301      	movs	r3, #1
 800591c:	e7df      	b.n	80058de <_dtoa_r+0x276>
 800591e:	bf00      	nop
 8005920:	636f4361 	.word	0x636f4361
 8005924:	3fd287a7 	.word	0x3fd287a7
 8005928:	8b60c8b3 	.word	0x8b60c8b3
 800592c:	3fc68a28 	.word	0x3fc68a28
 8005930:	509f79fb 	.word	0x509f79fb
 8005934:	3fd34413 	.word	0x3fd34413
 8005938:	08007a89 	.word	0x08007a89
 800593c:	08007aa0 	.word	0x08007aa0
 8005940:	7ff00000 	.word	0x7ff00000
 8005944:	08007a85 	.word	0x08007a85
 8005948:	08007a7c 	.word	0x08007a7c
 800594c:	08007a59 	.word	0x08007a59
 8005950:	3ff80000 	.word	0x3ff80000
 8005954:	08007b90 	.word	0x08007b90
 8005958:	08007afb 	.word	0x08007afb
 800595c:	2501      	movs	r5, #1
 800595e:	2300      	movs	r3, #0
 8005960:	9306      	str	r3, [sp, #24]
 8005962:	9508      	str	r5, [sp, #32]
 8005964:	f04f 33ff 	mov.w	r3, #4294967295
 8005968:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800596c:	2200      	movs	r2, #0
 800596e:	2312      	movs	r3, #18
 8005970:	e7b0      	b.n	80058d4 <_dtoa_r+0x26c>
 8005972:	2301      	movs	r3, #1
 8005974:	9308      	str	r3, [sp, #32]
 8005976:	e7f5      	b.n	8005964 <_dtoa_r+0x2fc>
 8005978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800597a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800597e:	e7b8      	b.n	80058f2 <_dtoa_r+0x28a>
 8005980:	3101      	adds	r1, #1
 8005982:	6041      	str	r1, [r0, #4]
 8005984:	0052      	lsls	r2, r2, #1
 8005986:	e7b8      	b.n	80058fa <_dtoa_r+0x292>
 8005988:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800598a:	9a01      	ldr	r2, [sp, #4]
 800598c:	601a      	str	r2, [r3, #0]
 800598e:	9b03      	ldr	r3, [sp, #12]
 8005990:	2b0e      	cmp	r3, #14
 8005992:	f200 809d 	bhi.w	8005ad0 <_dtoa_r+0x468>
 8005996:	2d00      	cmp	r5, #0
 8005998:	f000 809a 	beq.w	8005ad0 <_dtoa_r+0x468>
 800599c:	9b00      	ldr	r3, [sp, #0]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	dd32      	ble.n	8005a08 <_dtoa_r+0x3a0>
 80059a2:	4ab7      	ldr	r2, [pc, #732]	; (8005c80 <_dtoa_r+0x618>)
 80059a4:	f003 030f 	and.w	r3, r3, #15
 80059a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80059ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80059b0:	9b00      	ldr	r3, [sp, #0]
 80059b2:	05d8      	lsls	r0, r3, #23
 80059b4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80059b8:	d516      	bpl.n	80059e8 <_dtoa_r+0x380>
 80059ba:	4bb2      	ldr	r3, [pc, #712]	; (8005c84 <_dtoa_r+0x61c>)
 80059bc:	ec51 0b19 	vmov	r0, r1, d9
 80059c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80059c4:	f7fa ff42 	bl	800084c <__aeabi_ddiv>
 80059c8:	f007 070f 	and.w	r7, r7, #15
 80059cc:	4682      	mov	sl, r0
 80059ce:	468b      	mov	fp, r1
 80059d0:	2503      	movs	r5, #3
 80059d2:	4eac      	ldr	r6, [pc, #688]	; (8005c84 <_dtoa_r+0x61c>)
 80059d4:	b957      	cbnz	r7, 80059ec <_dtoa_r+0x384>
 80059d6:	4642      	mov	r2, r8
 80059d8:	464b      	mov	r3, r9
 80059da:	4650      	mov	r0, sl
 80059dc:	4659      	mov	r1, fp
 80059de:	f7fa ff35 	bl	800084c <__aeabi_ddiv>
 80059e2:	4682      	mov	sl, r0
 80059e4:	468b      	mov	fp, r1
 80059e6:	e028      	b.n	8005a3a <_dtoa_r+0x3d2>
 80059e8:	2502      	movs	r5, #2
 80059ea:	e7f2      	b.n	80059d2 <_dtoa_r+0x36a>
 80059ec:	07f9      	lsls	r1, r7, #31
 80059ee:	d508      	bpl.n	8005a02 <_dtoa_r+0x39a>
 80059f0:	4640      	mov	r0, r8
 80059f2:	4649      	mov	r1, r9
 80059f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80059f8:	f7fa fdfe 	bl	80005f8 <__aeabi_dmul>
 80059fc:	3501      	adds	r5, #1
 80059fe:	4680      	mov	r8, r0
 8005a00:	4689      	mov	r9, r1
 8005a02:	107f      	asrs	r7, r7, #1
 8005a04:	3608      	adds	r6, #8
 8005a06:	e7e5      	b.n	80059d4 <_dtoa_r+0x36c>
 8005a08:	f000 809b 	beq.w	8005b42 <_dtoa_r+0x4da>
 8005a0c:	9b00      	ldr	r3, [sp, #0]
 8005a0e:	4f9d      	ldr	r7, [pc, #628]	; (8005c84 <_dtoa_r+0x61c>)
 8005a10:	425e      	negs	r6, r3
 8005a12:	4b9b      	ldr	r3, [pc, #620]	; (8005c80 <_dtoa_r+0x618>)
 8005a14:	f006 020f 	and.w	r2, r6, #15
 8005a18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a20:	ec51 0b19 	vmov	r0, r1, d9
 8005a24:	f7fa fde8 	bl	80005f8 <__aeabi_dmul>
 8005a28:	1136      	asrs	r6, r6, #4
 8005a2a:	4682      	mov	sl, r0
 8005a2c:	468b      	mov	fp, r1
 8005a2e:	2300      	movs	r3, #0
 8005a30:	2502      	movs	r5, #2
 8005a32:	2e00      	cmp	r6, #0
 8005a34:	d17a      	bne.n	8005b2c <_dtoa_r+0x4c4>
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1d3      	bne.n	80059e2 <_dtoa_r+0x37a>
 8005a3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f000 8082 	beq.w	8005b46 <_dtoa_r+0x4de>
 8005a42:	4b91      	ldr	r3, [pc, #580]	; (8005c88 <_dtoa_r+0x620>)
 8005a44:	2200      	movs	r2, #0
 8005a46:	4650      	mov	r0, sl
 8005a48:	4659      	mov	r1, fp
 8005a4a:	f7fb f847 	bl	8000adc <__aeabi_dcmplt>
 8005a4e:	2800      	cmp	r0, #0
 8005a50:	d079      	beq.n	8005b46 <_dtoa_r+0x4de>
 8005a52:	9b03      	ldr	r3, [sp, #12]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d076      	beq.n	8005b46 <_dtoa_r+0x4de>
 8005a58:	9b02      	ldr	r3, [sp, #8]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	dd36      	ble.n	8005acc <_dtoa_r+0x464>
 8005a5e:	9b00      	ldr	r3, [sp, #0]
 8005a60:	4650      	mov	r0, sl
 8005a62:	4659      	mov	r1, fp
 8005a64:	1e5f      	subs	r7, r3, #1
 8005a66:	2200      	movs	r2, #0
 8005a68:	4b88      	ldr	r3, [pc, #544]	; (8005c8c <_dtoa_r+0x624>)
 8005a6a:	f7fa fdc5 	bl	80005f8 <__aeabi_dmul>
 8005a6e:	9e02      	ldr	r6, [sp, #8]
 8005a70:	4682      	mov	sl, r0
 8005a72:	468b      	mov	fp, r1
 8005a74:	3501      	adds	r5, #1
 8005a76:	4628      	mov	r0, r5
 8005a78:	f7fa fd54 	bl	8000524 <__aeabi_i2d>
 8005a7c:	4652      	mov	r2, sl
 8005a7e:	465b      	mov	r3, fp
 8005a80:	f7fa fdba 	bl	80005f8 <__aeabi_dmul>
 8005a84:	4b82      	ldr	r3, [pc, #520]	; (8005c90 <_dtoa_r+0x628>)
 8005a86:	2200      	movs	r2, #0
 8005a88:	f7fa fc00 	bl	800028c <__adddf3>
 8005a8c:	46d0      	mov	r8, sl
 8005a8e:	46d9      	mov	r9, fp
 8005a90:	4682      	mov	sl, r0
 8005a92:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005a96:	2e00      	cmp	r6, #0
 8005a98:	d158      	bne.n	8005b4c <_dtoa_r+0x4e4>
 8005a9a:	4b7e      	ldr	r3, [pc, #504]	; (8005c94 <_dtoa_r+0x62c>)
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	4640      	mov	r0, r8
 8005aa0:	4649      	mov	r1, r9
 8005aa2:	f7fa fbf1 	bl	8000288 <__aeabi_dsub>
 8005aa6:	4652      	mov	r2, sl
 8005aa8:	465b      	mov	r3, fp
 8005aaa:	4680      	mov	r8, r0
 8005aac:	4689      	mov	r9, r1
 8005aae:	f7fb f833 	bl	8000b18 <__aeabi_dcmpgt>
 8005ab2:	2800      	cmp	r0, #0
 8005ab4:	f040 8295 	bne.w	8005fe2 <_dtoa_r+0x97a>
 8005ab8:	4652      	mov	r2, sl
 8005aba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005abe:	4640      	mov	r0, r8
 8005ac0:	4649      	mov	r1, r9
 8005ac2:	f7fb f80b 	bl	8000adc <__aeabi_dcmplt>
 8005ac6:	2800      	cmp	r0, #0
 8005ac8:	f040 8289 	bne.w	8005fde <_dtoa_r+0x976>
 8005acc:	ec5b ab19 	vmov	sl, fp, d9
 8005ad0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	f2c0 8148 	blt.w	8005d68 <_dtoa_r+0x700>
 8005ad8:	9a00      	ldr	r2, [sp, #0]
 8005ada:	2a0e      	cmp	r2, #14
 8005adc:	f300 8144 	bgt.w	8005d68 <_dtoa_r+0x700>
 8005ae0:	4b67      	ldr	r3, [pc, #412]	; (8005c80 <_dtoa_r+0x618>)
 8005ae2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ae6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005aea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f280 80d5 	bge.w	8005c9c <_dtoa_r+0x634>
 8005af2:	9b03      	ldr	r3, [sp, #12]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f300 80d1 	bgt.w	8005c9c <_dtoa_r+0x634>
 8005afa:	f040 826f 	bne.w	8005fdc <_dtoa_r+0x974>
 8005afe:	4b65      	ldr	r3, [pc, #404]	; (8005c94 <_dtoa_r+0x62c>)
 8005b00:	2200      	movs	r2, #0
 8005b02:	4640      	mov	r0, r8
 8005b04:	4649      	mov	r1, r9
 8005b06:	f7fa fd77 	bl	80005f8 <__aeabi_dmul>
 8005b0a:	4652      	mov	r2, sl
 8005b0c:	465b      	mov	r3, fp
 8005b0e:	f7fa fff9 	bl	8000b04 <__aeabi_dcmpge>
 8005b12:	9e03      	ldr	r6, [sp, #12]
 8005b14:	4637      	mov	r7, r6
 8005b16:	2800      	cmp	r0, #0
 8005b18:	f040 8245 	bne.w	8005fa6 <_dtoa_r+0x93e>
 8005b1c:	9d01      	ldr	r5, [sp, #4]
 8005b1e:	2331      	movs	r3, #49	; 0x31
 8005b20:	f805 3b01 	strb.w	r3, [r5], #1
 8005b24:	9b00      	ldr	r3, [sp, #0]
 8005b26:	3301      	adds	r3, #1
 8005b28:	9300      	str	r3, [sp, #0]
 8005b2a:	e240      	b.n	8005fae <_dtoa_r+0x946>
 8005b2c:	07f2      	lsls	r2, r6, #31
 8005b2e:	d505      	bpl.n	8005b3c <_dtoa_r+0x4d4>
 8005b30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b34:	f7fa fd60 	bl	80005f8 <__aeabi_dmul>
 8005b38:	3501      	adds	r5, #1
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	1076      	asrs	r6, r6, #1
 8005b3e:	3708      	adds	r7, #8
 8005b40:	e777      	b.n	8005a32 <_dtoa_r+0x3ca>
 8005b42:	2502      	movs	r5, #2
 8005b44:	e779      	b.n	8005a3a <_dtoa_r+0x3d2>
 8005b46:	9f00      	ldr	r7, [sp, #0]
 8005b48:	9e03      	ldr	r6, [sp, #12]
 8005b4a:	e794      	b.n	8005a76 <_dtoa_r+0x40e>
 8005b4c:	9901      	ldr	r1, [sp, #4]
 8005b4e:	4b4c      	ldr	r3, [pc, #304]	; (8005c80 <_dtoa_r+0x618>)
 8005b50:	4431      	add	r1, r6
 8005b52:	910d      	str	r1, [sp, #52]	; 0x34
 8005b54:	9908      	ldr	r1, [sp, #32]
 8005b56:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005b5a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b5e:	2900      	cmp	r1, #0
 8005b60:	d043      	beq.n	8005bea <_dtoa_r+0x582>
 8005b62:	494d      	ldr	r1, [pc, #308]	; (8005c98 <_dtoa_r+0x630>)
 8005b64:	2000      	movs	r0, #0
 8005b66:	f7fa fe71 	bl	800084c <__aeabi_ddiv>
 8005b6a:	4652      	mov	r2, sl
 8005b6c:	465b      	mov	r3, fp
 8005b6e:	f7fa fb8b 	bl	8000288 <__aeabi_dsub>
 8005b72:	9d01      	ldr	r5, [sp, #4]
 8005b74:	4682      	mov	sl, r0
 8005b76:	468b      	mov	fp, r1
 8005b78:	4649      	mov	r1, r9
 8005b7a:	4640      	mov	r0, r8
 8005b7c:	f7fa ffec 	bl	8000b58 <__aeabi_d2iz>
 8005b80:	4606      	mov	r6, r0
 8005b82:	f7fa fccf 	bl	8000524 <__aeabi_i2d>
 8005b86:	4602      	mov	r2, r0
 8005b88:	460b      	mov	r3, r1
 8005b8a:	4640      	mov	r0, r8
 8005b8c:	4649      	mov	r1, r9
 8005b8e:	f7fa fb7b 	bl	8000288 <__aeabi_dsub>
 8005b92:	3630      	adds	r6, #48	; 0x30
 8005b94:	f805 6b01 	strb.w	r6, [r5], #1
 8005b98:	4652      	mov	r2, sl
 8005b9a:	465b      	mov	r3, fp
 8005b9c:	4680      	mov	r8, r0
 8005b9e:	4689      	mov	r9, r1
 8005ba0:	f7fa ff9c 	bl	8000adc <__aeabi_dcmplt>
 8005ba4:	2800      	cmp	r0, #0
 8005ba6:	d163      	bne.n	8005c70 <_dtoa_r+0x608>
 8005ba8:	4642      	mov	r2, r8
 8005baa:	464b      	mov	r3, r9
 8005bac:	4936      	ldr	r1, [pc, #216]	; (8005c88 <_dtoa_r+0x620>)
 8005bae:	2000      	movs	r0, #0
 8005bb0:	f7fa fb6a 	bl	8000288 <__aeabi_dsub>
 8005bb4:	4652      	mov	r2, sl
 8005bb6:	465b      	mov	r3, fp
 8005bb8:	f7fa ff90 	bl	8000adc <__aeabi_dcmplt>
 8005bbc:	2800      	cmp	r0, #0
 8005bbe:	f040 80b5 	bne.w	8005d2c <_dtoa_r+0x6c4>
 8005bc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bc4:	429d      	cmp	r5, r3
 8005bc6:	d081      	beq.n	8005acc <_dtoa_r+0x464>
 8005bc8:	4b30      	ldr	r3, [pc, #192]	; (8005c8c <_dtoa_r+0x624>)
 8005bca:	2200      	movs	r2, #0
 8005bcc:	4650      	mov	r0, sl
 8005bce:	4659      	mov	r1, fp
 8005bd0:	f7fa fd12 	bl	80005f8 <__aeabi_dmul>
 8005bd4:	4b2d      	ldr	r3, [pc, #180]	; (8005c8c <_dtoa_r+0x624>)
 8005bd6:	4682      	mov	sl, r0
 8005bd8:	468b      	mov	fp, r1
 8005bda:	4640      	mov	r0, r8
 8005bdc:	4649      	mov	r1, r9
 8005bde:	2200      	movs	r2, #0
 8005be0:	f7fa fd0a 	bl	80005f8 <__aeabi_dmul>
 8005be4:	4680      	mov	r8, r0
 8005be6:	4689      	mov	r9, r1
 8005be8:	e7c6      	b.n	8005b78 <_dtoa_r+0x510>
 8005bea:	4650      	mov	r0, sl
 8005bec:	4659      	mov	r1, fp
 8005bee:	f7fa fd03 	bl	80005f8 <__aeabi_dmul>
 8005bf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bf4:	9d01      	ldr	r5, [sp, #4]
 8005bf6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005bf8:	4682      	mov	sl, r0
 8005bfa:	468b      	mov	fp, r1
 8005bfc:	4649      	mov	r1, r9
 8005bfe:	4640      	mov	r0, r8
 8005c00:	f7fa ffaa 	bl	8000b58 <__aeabi_d2iz>
 8005c04:	4606      	mov	r6, r0
 8005c06:	f7fa fc8d 	bl	8000524 <__aeabi_i2d>
 8005c0a:	3630      	adds	r6, #48	; 0x30
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	460b      	mov	r3, r1
 8005c10:	4640      	mov	r0, r8
 8005c12:	4649      	mov	r1, r9
 8005c14:	f7fa fb38 	bl	8000288 <__aeabi_dsub>
 8005c18:	f805 6b01 	strb.w	r6, [r5], #1
 8005c1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c1e:	429d      	cmp	r5, r3
 8005c20:	4680      	mov	r8, r0
 8005c22:	4689      	mov	r9, r1
 8005c24:	f04f 0200 	mov.w	r2, #0
 8005c28:	d124      	bne.n	8005c74 <_dtoa_r+0x60c>
 8005c2a:	4b1b      	ldr	r3, [pc, #108]	; (8005c98 <_dtoa_r+0x630>)
 8005c2c:	4650      	mov	r0, sl
 8005c2e:	4659      	mov	r1, fp
 8005c30:	f7fa fb2c 	bl	800028c <__adddf3>
 8005c34:	4602      	mov	r2, r0
 8005c36:	460b      	mov	r3, r1
 8005c38:	4640      	mov	r0, r8
 8005c3a:	4649      	mov	r1, r9
 8005c3c:	f7fa ff6c 	bl	8000b18 <__aeabi_dcmpgt>
 8005c40:	2800      	cmp	r0, #0
 8005c42:	d173      	bne.n	8005d2c <_dtoa_r+0x6c4>
 8005c44:	4652      	mov	r2, sl
 8005c46:	465b      	mov	r3, fp
 8005c48:	4913      	ldr	r1, [pc, #76]	; (8005c98 <_dtoa_r+0x630>)
 8005c4a:	2000      	movs	r0, #0
 8005c4c:	f7fa fb1c 	bl	8000288 <__aeabi_dsub>
 8005c50:	4602      	mov	r2, r0
 8005c52:	460b      	mov	r3, r1
 8005c54:	4640      	mov	r0, r8
 8005c56:	4649      	mov	r1, r9
 8005c58:	f7fa ff40 	bl	8000adc <__aeabi_dcmplt>
 8005c5c:	2800      	cmp	r0, #0
 8005c5e:	f43f af35 	beq.w	8005acc <_dtoa_r+0x464>
 8005c62:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005c64:	1e6b      	subs	r3, r5, #1
 8005c66:	930f      	str	r3, [sp, #60]	; 0x3c
 8005c68:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005c6c:	2b30      	cmp	r3, #48	; 0x30
 8005c6e:	d0f8      	beq.n	8005c62 <_dtoa_r+0x5fa>
 8005c70:	9700      	str	r7, [sp, #0]
 8005c72:	e049      	b.n	8005d08 <_dtoa_r+0x6a0>
 8005c74:	4b05      	ldr	r3, [pc, #20]	; (8005c8c <_dtoa_r+0x624>)
 8005c76:	f7fa fcbf 	bl	80005f8 <__aeabi_dmul>
 8005c7a:	4680      	mov	r8, r0
 8005c7c:	4689      	mov	r9, r1
 8005c7e:	e7bd      	b.n	8005bfc <_dtoa_r+0x594>
 8005c80:	08007b90 	.word	0x08007b90
 8005c84:	08007b68 	.word	0x08007b68
 8005c88:	3ff00000 	.word	0x3ff00000
 8005c8c:	40240000 	.word	0x40240000
 8005c90:	401c0000 	.word	0x401c0000
 8005c94:	40140000 	.word	0x40140000
 8005c98:	3fe00000 	.word	0x3fe00000
 8005c9c:	9d01      	ldr	r5, [sp, #4]
 8005c9e:	4656      	mov	r6, sl
 8005ca0:	465f      	mov	r7, fp
 8005ca2:	4642      	mov	r2, r8
 8005ca4:	464b      	mov	r3, r9
 8005ca6:	4630      	mov	r0, r6
 8005ca8:	4639      	mov	r1, r7
 8005caa:	f7fa fdcf 	bl	800084c <__aeabi_ddiv>
 8005cae:	f7fa ff53 	bl	8000b58 <__aeabi_d2iz>
 8005cb2:	4682      	mov	sl, r0
 8005cb4:	f7fa fc36 	bl	8000524 <__aeabi_i2d>
 8005cb8:	4642      	mov	r2, r8
 8005cba:	464b      	mov	r3, r9
 8005cbc:	f7fa fc9c 	bl	80005f8 <__aeabi_dmul>
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	460b      	mov	r3, r1
 8005cc4:	4630      	mov	r0, r6
 8005cc6:	4639      	mov	r1, r7
 8005cc8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005ccc:	f7fa fadc 	bl	8000288 <__aeabi_dsub>
 8005cd0:	f805 6b01 	strb.w	r6, [r5], #1
 8005cd4:	9e01      	ldr	r6, [sp, #4]
 8005cd6:	9f03      	ldr	r7, [sp, #12]
 8005cd8:	1bae      	subs	r6, r5, r6
 8005cda:	42b7      	cmp	r7, r6
 8005cdc:	4602      	mov	r2, r0
 8005cde:	460b      	mov	r3, r1
 8005ce0:	d135      	bne.n	8005d4e <_dtoa_r+0x6e6>
 8005ce2:	f7fa fad3 	bl	800028c <__adddf3>
 8005ce6:	4642      	mov	r2, r8
 8005ce8:	464b      	mov	r3, r9
 8005cea:	4606      	mov	r6, r0
 8005cec:	460f      	mov	r7, r1
 8005cee:	f7fa ff13 	bl	8000b18 <__aeabi_dcmpgt>
 8005cf2:	b9d0      	cbnz	r0, 8005d2a <_dtoa_r+0x6c2>
 8005cf4:	4642      	mov	r2, r8
 8005cf6:	464b      	mov	r3, r9
 8005cf8:	4630      	mov	r0, r6
 8005cfa:	4639      	mov	r1, r7
 8005cfc:	f7fa fee4 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d00:	b110      	cbz	r0, 8005d08 <_dtoa_r+0x6a0>
 8005d02:	f01a 0f01 	tst.w	sl, #1
 8005d06:	d110      	bne.n	8005d2a <_dtoa_r+0x6c2>
 8005d08:	4620      	mov	r0, r4
 8005d0a:	ee18 1a10 	vmov	r1, s16
 8005d0e:	f000 faf3 	bl	80062f8 <_Bfree>
 8005d12:	2300      	movs	r3, #0
 8005d14:	9800      	ldr	r0, [sp, #0]
 8005d16:	702b      	strb	r3, [r5, #0]
 8005d18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d1a:	3001      	adds	r0, #1
 8005d1c:	6018      	str	r0, [r3, #0]
 8005d1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	f43f acf1 	beq.w	8005708 <_dtoa_r+0xa0>
 8005d26:	601d      	str	r5, [r3, #0]
 8005d28:	e4ee      	b.n	8005708 <_dtoa_r+0xa0>
 8005d2a:	9f00      	ldr	r7, [sp, #0]
 8005d2c:	462b      	mov	r3, r5
 8005d2e:	461d      	mov	r5, r3
 8005d30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d34:	2a39      	cmp	r2, #57	; 0x39
 8005d36:	d106      	bne.n	8005d46 <_dtoa_r+0x6de>
 8005d38:	9a01      	ldr	r2, [sp, #4]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d1f7      	bne.n	8005d2e <_dtoa_r+0x6c6>
 8005d3e:	9901      	ldr	r1, [sp, #4]
 8005d40:	2230      	movs	r2, #48	; 0x30
 8005d42:	3701      	adds	r7, #1
 8005d44:	700a      	strb	r2, [r1, #0]
 8005d46:	781a      	ldrb	r2, [r3, #0]
 8005d48:	3201      	adds	r2, #1
 8005d4a:	701a      	strb	r2, [r3, #0]
 8005d4c:	e790      	b.n	8005c70 <_dtoa_r+0x608>
 8005d4e:	4ba6      	ldr	r3, [pc, #664]	; (8005fe8 <_dtoa_r+0x980>)
 8005d50:	2200      	movs	r2, #0
 8005d52:	f7fa fc51 	bl	80005f8 <__aeabi_dmul>
 8005d56:	2200      	movs	r2, #0
 8005d58:	2300      	movs	r3, #0
 8005d5a:	4606      	mov	r6, r0
 8005d5c:	460f      	mov	r7, r1
 8005d5e:	f7fa feb3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d62:	2800      	cmp	r0, #0
 8005d64:	d09d      	beq.n	8005ca2 <_dtoa_r+0x63a>
 8005d66:	e7cf      	b.n	8005d08 <_dtoa_r+0x6a0>
 8005d68:	9a08      	ldr	r2, [sp, #32]
 8005d6a:	2a00      	cmp	r2, #0
 8005d6c:	f000 80d7 	beq.w	8005f1e <_dtoa_r+0x8b6>
 8005d70:	9a06      	ldr	r2, [sp, #24]
 8005d72:	2a01      	cmp	r2, #1
 8005d74:	f300 80ba 	bgt.w	8005eec <_dtoa_r+0x884>
 8005d78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d7a:	2a00      	cmp	r2, #0
 8005d7c:	f000 80b2 	beq.w	8005ee4 <_dtoa_r+0x87c>
 8005d80:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d84:	9e07      	ldr	r6, [sp, #28]
 8005d86:	9d04      	ldr	r5, [sp, #16]
 8005d88:	9a04      	ldr	r2, [sp, #16]
 8005d8a:	441a      	add	r2, r3
 8005d8c:	9204      	str	r2, [sp, #16]
 8005d8e:	9a05      	ldr	r2, [sp, #20]
 8005d90:	2101      	movs	r1, #1
 8005d92:	441a      	add	r2, r3
 8005d94:	4620      	mov	r0, r4
 8005d96:	9205      	str	r2, [sp, #20]
 8005d98:	f000 fb66 	bl	8006468 <__i2b>
 8005d9c:	4607      	mov	r7, r0
 8005d9e:	2d00      	cmp	r5, #0
 8005da0:	dd0c      	ble.n	8005dbc <_dtoa_r+0x754>
 8005da2:	9b05      	ldr	r3, [sp, #20]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	dd09      	ble.n	8005dbc <_dtoa_r+0x754>
 8005da8:	42ab      	cmp	r3, r5
 8005daa:	9a04      	ldr	r2, [sp, #16]
 8005dac:	bfa8      	it	ge
 8005dae:	462b      	movge	r3, r5
 8005db0:	1ad2      	subs	r2, r2, r3
 8005db2:	9204      	str	r2, [sp, #16]
 8005db4:	9a05      	ldr	r2, [sp, #20]
 8005db6:	1aed      	subs	r5, r5, r3
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	9305      	str	r3, [sp, #20]
 8005dbc:	9b07      	ldr	r3, [sp, #28]
 8005dbe:	b31b      	cbz	r3, 8005e08 <_dtoa_r+0x7a0>
 8005dc0:	9b08      	ldr	r3, [sp, #32]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	f000 80af 	beq.w	8005f26 <_dtoa_r+0x8be>
 8005dc8:	2e00      	cmp	r6, #0
 8005dca:	dd13      	ble.n	8005df4 <_dtoa_r+0x78c>
 8005dcc:	4639      	mov	r1, r7
 8005dce:	4632      	mov	r2, r6
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f000 fc09 	bl	80065e8 <__pow5mult>
 8005dd6:	ee18 2a10 	vmov	r2, s16
 8005dda:	4601      	mov	r1, r0
 8005ddc:	4607      	mov	r7, r0
 8005dde:	4620      	mov	r0, r4
 8005de0:	f000 fb58 	bl	8006494 <__multiply>
 8005de4:	ee18 1a10 	vmov	r1, s16
 8005de8:	4680      	mov	r8, r0
 8005dea:	4620      	mov	r0, r4
 8005dec:	f000 fa84 	bl	80062f8 <_Bfree>
 8005df0:	ee08 8a10 	vmov	s16, r8
 8005df4:	9b07      	ldr	r3, [sp, #28]
 8005df6:	1b9a      	subs	r2, r3, r6
 8005df8:	d006      	beq.n	8005e08 <_dtoa_r+0x7a0>
 8005dfa:	ee18 1a10 	vmov	r1, s16
 8005dfe:	4620      	mov	r0, r4
 8005e00:	f000 fbf2 	bl	80065e8 <__pow5mult>
 8005e04:	ee08 0a10 	vmov	s16, r0
 8005e08:	2101      	movs	r1, #1
 8005e0a:	4620      	mov	r0, r4
 8005e0c:	f000 fb2c 	bl	8006468 <__i2b>
 8005e10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	4606      	mov	r6, r0
 8005e16:	f340 8088 	ble.w	8005f2a <_dtoa_r+0x8c2>
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	4601      	mov	r1, r0
 8005e1e:	4620      	mov	r0, r4
 8005e20:	f000 fbe2 	bl	80065e8 <__pow5mult>
 8005e24:	9b06      	ldr	r3, [sp, #24]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	4606      	mov	r6, r0
 8005e2a:	f340 8081 	ble.w	8005f30 <_dtoa_r+0x8c8>
 8005e2e:	f04f 0800 	mov.w	r8, #0
 8005e32:	6933      	ldr	r3, [r6, #16]
 8005e34:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005e38:	6918      	ldr	r0, [r3, #16]
 8005e3a:	f000 fac5 	bl	80063c8 <__hi0bits>
 8005e3e:	f1c0 0020 	rsb	r0, r0, #32
 8005e42:	9b05      	ldr	r3, [sp, #20]
 8005e44:	4418      	add	r0, r3
 8005e46:	f010 001f 	ands.w	r0, r0, #31
 8005e4a:	f000 8092 	beq.w	8005f72 <_dtoa_r+0x90a>
 8005e4e:	f1c0 0320 	rsb	r3, r0, #32
 8005e52:	2b04      	cmp	r3, #4
 8005e54:	f340 808a 	ble.w	8005f6c <_dtoa_r+0x904>
 8005e58:	f1c0 001c 	rsb	r0, r0, #28
 8005e5c:	9b04      	ldr	r3, [sp, #16]
 8005e5e:	4403      	add	r3, r0
 8005e60:	9304      	str	r3, [sp, #16]
 8005e62:	9b05      	ldr	r3, [sp, #20]
 8005e64:	4403      	add	r3, r0
 8005e66:	4405      	add	r5, r0
 8005e68:	9305      	str	r3, [sp, #20]
 8005e6a:	9b04      	ldr	r3, [sp, #16]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	dd07      	ble.n	8005e80 <_dtoa_r+0x818>
 8005e70:	ee18 1a10 	vmov	r1, s16
 8005e74:	461a      	mov	r2, r3
 8005e76:	4620      	mov	r0, r4
 8005e78:	f000 fc10 	bl	800669c <__lshift>
 8005e7c:	ee08 0a10 	vmov	s16, r0
 8005e80:	9b05      	ldr	r3, [sp, #20]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	dd05      	ble.n	8005e92 <_dtoa_r+0x82a>
 8005e86:	4631      	mov	r1, r6
 8005e88:	461a      	mov	r2, r3
 8005e8a:	4620      	mov	r0, r4
 8005e8c:	f000 fc06 	bl	800669c <__lshift>
 8005e90:	4606      	mov	r6, r0
 8005e92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d06e      	beq.n	8005f76 <_dtoa_r+0x90e>
 8005e98:	ee18 0a10 	vmov	r0, s16
 8005e9c:	4631      	mov	r1, r6
 8005e9e:	f000 fc6d 	bl	800677c <__mcmp>
 8005ea2:	2800      	cmp	r0, #0
 8005ea4:	da67      	bge.n	8005f76 <_dtoa_r+0x90e>
 8005ea6:	9b00      	ldr	r3, [sp, #0]
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	ee18 1a10 	vmov	r1, s16
 8005eae:	9300      	str	r3, [sp, #0]
 8005eb0:	220a      	movs	r2, #10
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	f000 fa41 	bl	800633c <__multadd>
 8005eba:	9b08      	ldr	r3, [sp, #32]
 8005ebc:	ee08 0a10 	vmov	s16, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	f000 81b1 	beq.w	8006228 <_dtoa_r+0xbc0>
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	4639      	mov	r1, r7
 8005eca:	220a      	movs	r2, #10
 8005ecc:	4620      	mov	r0, r4
 8005ece:	f000 fa35 	bl	800633c <__multadd>
 8005ed2:	9b02      	ldr	r3, [sp, #8]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	4607      	mov	r7, r0
 8005ed8:	f300 808e 	bgt.w	8005ff8 <_dtoa_r+0x990>
 8005edc:	9b06      	ldr	r3, [sp, #24]
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	dc51      	bgt.n	8005f86 <_dtoa_r+0x91e>
 8005ee2:	e089      	b.n	8005ff8 <_dtoa_r+0x990>
 8005ee4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005ee6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005eea:	e74b      	b.n	8005d84 <_dtoa_r+0x71c>
 8005eec:	9b03      	ldr	r3, [sp, #12]
 8005eee:	1e5e      	subs	r6, r3, #1
 8005ef0:	9b07      	ldr	r3, [sp, #28]
 8005ef2:	42b3      	cmp	r3, r6
 8005ef4:	bfbf      	itttt	lt
 8005ef6:	9b07      	ldrlt	r3, [sp, #28]
 8005ef8:	9607      	strlt	r6, [sp, #28]
 8005efa:	1af2      	sublt	r2, r6, r3
 8005efc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005efe:	bfb6      	itet	lt
 8005f00:	189b      	addlt	r3, r3, r2
 8005f02:	1b9e      	subge	r6, r3, r6
 8005f04:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005f06:	9b03      	ldr	r3, [sp, #12]
 8005f08:	bfb8      	it	lt
 8005f0a:	2600      	movlt	r6, #0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	bfb7      	itett	lt
 8005f10:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005f14:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005f18:	1a9d      	sublt	r5, r3, r2
 8005f1a:	2300      	movlt	r3, #0
 8005f1c:	e734      	b.n	8005d88 <_dtoa_r+0x720>
 8005f1e:	9e07      	ldr	r6, [sp, #28]
 8005f20:	9d04      	ldr	r5, [sp, #16]
 8005f22:	9f08      	ldr	r7, [sp, #32]
 8005f24:	e73b      	b.n	8005d9e <_dtoa_r+0x736>
 8005f26:	9a07      	ldr	r2, [sp, #28]
 8005f28:	e767      	b.n	8005dfa <_dtoa_r+0x792>
 8005f2a:	9b06      	ldr	r3, [sp, #24]
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	dc18      	bgt.n	8005f62 <_dtoa_r+0x8fa>
 8005f30:	f1ba 0f00 	cmp.w	sl, #0
 8005f34:	d115      	bne.n	8005f62 <_dtoa_r+0x8fa>
 8005f36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005f3a:	b993      	cbnz	r3, 8005f62 <_dtoa_r+0x8fa>
 8005f3c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005f40:	0d1b      	lsrs	r3, r3, #20
 8005f42:	051b      	lsls	r3, r3, #20
 8005f44:	b183      	cbz	r3, 8005f68 <_dtoa_r+0x900>
 8005f46:	9b04      	ldr	r3, [sp, #16]
 8005f48:	3301      	adds	r3, #1
 8005f4a:	9304      	str	r3, [sp, #16]
 8005f4c:	9b05      	ldr	r3, [sp, #20]
 8005f4e:	3301      	adds	r3, #1
 8005f50:	9305      	str	r3, [sp, #20]
 8005f52:	f04f 0801 	mov.w	r8, #1
 8005f56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	f47f af6a 	bne.w	8005e32 <_dtoa_r+0x7ca>
 8005f5e:	2001      	movs	r0, #1
 8005f60:	e76f      	b.n	8005e42 <_dtoa_r+0x7da>
 8005f62:	f04f 0800 	mov.w	r8, #0
 8005f66:	e7f6      	b.n	8005f56 <_dtoa_r+0x8ee>
 8005f68:	4698      	mov	r8, r3
 8005f6a:	e7f4      	b.n	8005f56 <_dtoa_r+0x8ee>
 8005f6c:	f43f af7d 	beq.w	8005e6a <_dtoa_r+0x802>
 8005f70:	4618      	mov	r0, r3
 8005f72:	301c      	adds	r0, #28
 8005f74:	e772      	b.n	8005e5c <_dtoa_r+0x7f4>
 8005f76:	9b03      	ldr	r3, [sp, #12]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	dc37      	bgt.n	8005fec <_dtoa_r+0x984>
 8005f7c:	9b06      	ldr	r3, [sp, #24]
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	dd34      	ble.n	8005fec <_dtoa_r+0x984>
 8005f82:	9b03      	ldr	r3, [sp, #12]
 8005f84:	9302      	str	r3, [sp, #8]
 8005f86:	9b02      	ldr	r3, [sp, #8]
 8005f88:	b96b      	cbnz	r3, 8005fa6 <_dtoa_r+0x93e>
 8005f8a:	4631      	mov	r1, r6
 8005f8c:	2205      	movs	r2, #5
 8005f8e:	4620      	mov	r0, r4
 8005f90:	f000 f9d4 	bl	800633c <__multadd>
 8005f94:	4601      	mov	r1, r0
 8005f96:	4606      	mov	r6, r0
 8005f98:	ee18 0a10 	vmov	r0, s16
 8005f9c:	f000 fbee 	bl	800677c <__mcmp>
 8005fa0:	2800      	cmp	r0, #0
 8005fa2:	f73f adbb 	bgt.w	8005b1c <_dtoa_r+0x4b4>
 8005fa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fa8:	9d01      	ldr	r5, [sp, #4]
 8005faa:	43db      	mvns	r3, r3
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	f04f 0800 	mov.w	r8, #0
 8005fb2:	4631      	mov	r1, r6
 8005fb4:	4620      	mov	r0, r4
 8005fb6:	f000 f99f 	bl	80062f8 <_Bfree>
 8005fba:	2f00      	cmp	r7, #0
 8005fbc:	f43f aea4 	beq.w	8005d08 <_dtoa_r+0x6a0>
 8005fc0:	f1b8 0f00 	cmp.w	r8, #0
 8005fc4:	d005      	beq.n	8005fd2 <_dtoa_r+0x96a>
 8005fc6:	45b8      	cmp	r8, r7
 8005fc8:	d003      	beq.n	8005fd2 <_dtoa_r+0x96a>
 8005fca:	4641      	mov	r1, r8
 8005fcc:	4620      	mov	r0, r4
 8005fce:	f000 f993 	bl	80062f8 <_Bfree>
 8005fd2:	4639      	mov	r1, r7
 8005fd4:	4620      	mov	r0, r4
 8005fd6:	f000 f98f 	bl	80062f8 <_Bfree>
 8005fda:	e695      	b.n	8005d08 <_dtoa_r+0x6a0>
 8005fdc:	2600      	movs	r6, #0
 8005fde:	4637      	mov	r7, r6
 8005fe0:	e7e1      	b.n	8005fa6 <_dtoa_r+0x93e>
 8005fe2:	9700      	str	r7, [sp, #0]
 8005fe4:	4637      	mov	r7, r6
 8005fe6:	e599      	b.n	8005b1c <_dtoa_r+0x4b4>
 8005fe8:	40240000 	.word	0x40240000
 8005fec:	9b08      	ldr	r3, [sp, #32]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	f000 80ca 	beq.w	8006188 <_dtoa_r+0xb20>
 8005ff4:	9b03      	ldr	r3, [sp, #12]
 8005ff6:	9302      	str	r3, [sp, #8]
 8005ff8:	2d00      	cmp	r5, #0
 8005ffa:	dd05      	ble.n	8006008 <_dtoa_r+0x9a0>
 8005ffc:	4639      	mov	r1, r7
 8005ffe:	462a      	mov	r2, r5
 8006000:	4620      	mov	r0, r4
 8006002:	f000 fb4b 	bl	800669c <__lshift>
 8006006:	4607      	mov	r7, r0
 8006008:	f1b8 0f00 	cmp.w	r8, #0
 800600c:	d05b      	beq.n	80060c6 <_dtoa_r+0xa5e>
 800600e:	6879      	ldr	r1, [r7, #4]
 8006010:	4620      	mov	r0, r4
 8006012:	f000 f931 	bl	8006278 <_Balloc>
 8006016:	4605      	mov	r5, r0
 8006018:	b928      	cbnz	r0, 8006026 <_dtoa_r+0x9be>
 800601a:	4b87      	ldr	r3, [pc, #540]	; (8006238 <_dtoa_r+0xbd0>)
 800601c:	4602      	mov	r2, r0
 800601e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006022:	f7ff bb3b 	b.w	800569c <_dtoa_r+0x34>
 8006026:	693a      	ldr	r2, [r7, #16]
 8006028:	3202      	adds	r2, #2
 800602a:	0092      	lsls	r2, r2, #2
 800602c:	f107 010c 	add.w	r1, r7, #12
 8006030:	300c      	adds	r0, #12
 8006032:	f000 f913 	bl	800625c <memcpy>
 8006036:	2201      	movs	r2, #1
 8006038:	4629      	mov	r1, r5
 800603a:	4620      	mov	r0, r4
 800603c:	f000 fb2e 	bl	800669c <__lshift>
 8006040:	9b01      	ldr	r3, [sp, #4]
 8006042:	f103 0901 	add.w	r9, r3, #1
 8006046:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800604a:	4413      	add	r3, r2
 800604c:	9305      	str	r3, [sp, #20]
 800604e:	f00a 0301 	and.w	r3, sl, #1
 8006052:	46b8      	mov	r8, r7
 8006054:	9304      	str	r3, [sp, #16]
 8006056:	4607      	mov	r7, r0
 8006058:	4631      	mov	r1, r6
 800605a:	ee18 0a10 	vmov	r0, s16
 800605e:	f7ff fa75 	bl	800554c <quorem>
 8006062:	4641      	mov	r1, r8
 8006064:	9002      	str	r0, [sp, #8]
 8006066:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800606a:	ee18 0a10 	vmov	r0, s16
 800606e:	f000 fb85 	bl	800677c <__mcmp>
 8006072:	463a      	mov	r2, r7
 8006074:	9003      	str	r0, [sp, #12]
 8006076:	4631      	mov	r1, r6
 8006078:	4620      	mov	r0, r4
 800607a:	f000 fb9b 	bl	80067b4 <__mdiff>
 800607e:	68c2      	ldr	r2, [r0, #12]
 8006080:	f109 3bff 	add.w	fp, r9, #4294967295
 8006084:	4605      	mov	r5, r0
 8006086:	bb02      	cbnz	r2, 80060ca <_dtoa_r+0xa62>
 8006088:	4601      	mov	r1, r0
 800608a:	ee18 0a10 	vmov	r0, s16
 800608e:	f000 fb75 	bl	800677c <__mcmp>
 8006092:	4602      	mov	r2, r0
 8006094:	4629      	mov	r1, r5
 8006096:	4620      	mov	r0, r4
 8006098:	9207      	str	r2, [sp, #28]
 800609a:	f000 f92d 	bl	80062f8 <_Bfree>
 800609e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80060a2:	ea43 0102 	orr.w	r1, r3, r2
 80060a6:	9b04      	ldr	r3, [sp, #16]
 80060a8:	430b      	orrs	r3, r1
 80060aa:	464d      	mov	r5, r9
 80060ac:	d10f      	bne.n	80060ce <_dtoa_r+0xa66>
 80060ae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80060b2:	d02a      	beq.n	800610a <_dtoa_r+0xaa2>
 80060b4:	9b03      	ldr	r3, [sp, #12]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	dd02      	ble.n	80060c0 <_dtoa_r+0xa58>
 80060ba:	9b02      	ldr	r3, [sp, #8]
 80060bc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80060c0:	f88b a000 	strb.w	sl, [fp]
 80060c4:	e775      	b.n	8005fb2 <_dtoa_r+0x94a>
 80060c6:	4638      	mov	r0, r7
 80060c8:	e7ba      	b.n	8006040 <_dtoa_r+0x9d8>
 80060ca:	2201      	movs	r2, #1
 80060cc:	e7e2      	b.n	8006094 <_dtoa_r+0xa2c>
 80060ce:	9b03      	ldr	r3, [sp, #12]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	db04      	blt.n	80060de <_dtoa_r+0xa76>
 80060d4:	9906      	ldr	r1, [sp, #24]
 80060d6:	430b      	orrs	r3, r1
 80060d8:	9904      	ldr	r1, [sp, #16]
 80060da:	430b      	orrs	r3, r1
 80060dc:	d122      	bne.n	8006124 <_dtoa_r+0xabc>
 80060de:	2a00      	cmp	r2, #0
 80060e0:	ddee      	ble.n	80060c0 <_dtoa_r+0xa58>
 80060e2:	ee18 1a10 	vmov	r1, s16
 80060e6:	2201      	movs	r2, #1
 80060e8:	4620      	mov	r0, r4
 80060ea:	f000 fad7 	bl	800669c <__lshift>
 80060ee:	4631      	mov	r1, r6
 80060f0:	ee08 0a10 	vmov	s16, r0
 80060f4:	f000 fb42 	bl	800677c <__mcmp>
 80060f8:	2800      	cmp	r0, #0
 80060fa:	dc03      	bgt.n	8006104 <_dtoa_r+0xa9c>
 80060fc:	d1e0      	bne.n	80060c0 <_dtoa_r+0xa58>
 80060fe:	f01a 0f01 	tst.w	sl, #1
 8006102:	d0dd      	beq.n	80060c0 <_dtoa_r+0xa58>
 8006104:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006108:	d1d7      	bne.n	80060ba <_dtoa_r+0xa52>
 800610a:	2339      	movs	r3, #57	; 0x39
 800610c:	f88b 3000 	strb.w	r3, [fp]
 8006110:	462b      	mov	r3, r5
 8006112:	461d      	mov	r5, r3
 8006114:	3b01      	subs	r3, #1
 8006116:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800611a:	2a39      	cmp	r2, #57	; 0x39
 800611c:	d071      	beq.n	8006202 <_dtoa_r+0xb9a>
 800611e:	3201      	adds	r2, #1
 8006120:	701a      	strb	r2, [r3, #0]
 8006122:	e746      	b.n	8005fb2 <_dtoa_r+0x94a>
 8006124:	2a00      	cmp	r2, #0
 8006126:	dd07      	ble.n	8006138 <_dtoa_r+0xad0>
 8006128:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800612c:	d0ed      	beq.n	800610a <_dtoa_r+0xaa2>
 800612e:	f10a 0301 	add.w	r3, sl, #1
 8006132:	f88b 3000 	strb.w	r3, [fp]
 8006136:	e73c      	b.n	8005fb2 <_dtoa_r+0x94a>
 8006138:	9b05      	ldr	r3, [sp, #20]
 800613a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800613e:	4599      	cmp	r9, r3
 8006140:	d047      	beq.n	80061d2 <_dtoa_r+0xb6a>
 8006142:	ee18 1a10 	vmov	r1, s16
 8006146:	2300      	movs	r3, #0
 8006148:	220a      	movs	r2, #10
 800614a:	4620      	mov	r0, r4
 800614c:	f000 f8f6 	bl	800633c <__multadd>
 8006150:	45b8      	cmp	r8, r7
 8006152:	ee08 0a10 	vmov	s16, r0
 8006156:	f04f 0300 	mov.w	r3, #0
 800615a:	f04f 020a 	mov.w	r2, #10
 800615e:	4641      	mov	r1, r8
 8006160:	4620      	mov	r0, r4
 8006162:	d106      	bne.n	8006172 <_dtoa_r+0xb0a>
 8006164:	f000 f8ea 	bl	800633c <__multadd>
 8006168:	4680      	mov	r8, r0
 800616a:	4607      	mov	r7, r0
 800616c:	f109 0901 	add.w	r9, r9, #1
 8006170:	e772      	b.n	8006058 <_dtoa_r+0x9f0>
 8006172:	f000 f8e3 	bl	800633c <__multadd>
 8006176:	4639      	mov	r1, r7
 8006178:	4680      	mov	r8, r0
 800617a:	2300      	movs	r3, #0
 800617c:	220a      	movs	r2, #10
 800617e:	4620      	mov	r0, r4
 8006180:	f000 f8dc 	bl	800633c <__multadd>
 8006184:	4607      	mov	r7, r0
 8006186:	e7f1      	b.n	800616c <_dtoa_r+0xb04>
 8006188:	9b03      	ldr	r3, [sp, #12]
 800618a:	9302      	str	r3, [sp, #8]
 800618c:	9d01      	ldr	r5, [sp, #4]
 800618e:	ee18 0a10 	vmov	r0, s16
 8006192:	4631      	mov	r1, r6
 8006194:	f7ff f9da 	bl	800554c <quorem>
 8006198:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800619c:	9b01      	ldr	r3, [sp, #4]
 800619e:	f805 ab01 	strb.w	sl, [r5], #1
 80061a2:	1aea      	subs	r2, r5, r3
 80061a4:	9b02      	ldr	r3, [sp, #8]
 80061a6:	4293      	cmp	r3, r2
 80061a8:	dd09      	ble.n	80061be <_dtoa_r+0xb56>
 80061aa:	ee18 1a10 	vmov	r1, s16
 80061ae:	2300      	movs	r3, #0
 80061b0:	220a      	movs	r2, #10
 80061b2:	4620      	mov	r0, r4
 80061b4:	f000 f8c2 	bl	800633c <__multadd>
 80061b8:	ee08 0a10 	vmov	s16, r0
 80061bc:	e7e7      	b.n	800618e <_dtoa_r+0xb26>
 80061be:	9b02      	ldr	r3, [sp, #8]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	bfc8      	it	gt
 80061c4:	461d      	movgt	r5, r3
 80061c6:	9b01      	ldr	r3, [sp, #4]
 80061c8:	bfd8      	it	le
 80061ca:	2501      	movle	r5, #1
 80061cc:	441d      	add	r5, r3
 80061ce:	f04f 0800 	mov.w	r8, #0
 80061d2:	ee18 1a10 	vmov	r1, s16
 80061d6:	2201      	movs	r2, #1
 80061d8:	4620      	mov	r0, r4
 80061da:	f000 fa5f 	bl	800669c <__lshift>
 80061de:	4631      	mov	r1, r6
 80061e0:	ee08 0a10 	vmov	s16, r0
 80061e4:	f000 faca 	bl	800677c <__mcmp>
 80061e8:	2800      	cmp	r0, #0
 80061ea:	dc91      	bgt.n	8006110 <_dtoa_r+0xaa8>
 80061ec:	d102      	bne.n	80061f4 <_dtoa_r+0xb8c>
 80061ee:	f01a 0f01 	tst.w	sl, #1
 80061f2:	d18d      	bne.n	8006110 <_dtoa_r+0xaa8>
 80061f4:	462b      	mov	r3, r5
 80061f6:	461d      	mov	r5, r3
 80061f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061fc:	2a30      	cmp	r2, #48	; 0x30
 80061fe:	d0fa      	beq.n	80061f6 <_dtoa_r+0xb8e>
 8006200:	e6d7      	b.n	8005fb2 <_dtoa_r+0x94a>
 8006202:	9a01      	ldr	r2, [sp, #4]
 8006204:	429a      	cmp	r2, r3
 8006206:	d184      	bne.n	8006112 <_dtoa_r+0xaaa>
 8006208:	9b00      	ldr	r3, [sp, #0]
 800620a:	3301      	adds	r3, #1
 800620c:	9300      	str	r3, [sp, #0]
 800620e:	2331      	movs	r3, #49	; 0x31
 8006210:	7013      	strb	r3, [r2, #0]
 8006212:	e6ce      	b.n	8005fb2 <_dtoa_r+0x94a>
 8006214:	4b09      	ldr	r3, [pc, #36]	; (800623c <_dtoa_r+0xbd4>)
 8006216:	f7ff ba95 	b.w	8005744 <_dtoa_r+0xdc>
 800621a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800621c:	2b00      	cmp	r3, #0
 800621e:	f47f aa6e 	bne.w	80056fe <_dtoa_r+0x96>
 8006222:	4b07      	ldr	r3, [pc, #28]	; (8006240 <_dtoa_r+0xbd8>)
 8006224:	f7ff ba8e 	b.w	8005744 <_dtoa_r+0xdc>
 8006228:	9b02      	ldr	r3, [sp, #8]
 800622a:	2b00      	cmp	r3, #0
 800622c:	dcae      	bgt.n	800618c <_dtoa_r+0xb24>
 800622e:	9b06      	ldr	r3, [sp, #24]
 8006230:	2b02      	cmp	r3, #2
 8006232:	f73f aea8 	bgt.w	8005f86 <_dtoa_r+0x91e>
 8006236:	e7a9      	b.n	800618c <_dtoa_r+0xb24>
 8006238:	08007afb 	.word	0x08007afb
 800623c:	08007a58 	.word	0x08007a58
 8006240:	08007a7c 	.word	0x08007a7c

08006244 <_localeconv_r>:
 8006244:	4800      	ldr	r0, [pc, #0]	; (8006248 <_localeconv_r+0x4>)
 8006246:	4770      	bx	lr
 8006248:	20000160 	.word	0x20000160

0800624c <malloc>:
 800624c:	4b02      	ldr	r3, [pc, #8]	; (8006258 <malloc+0xc>)
 800624e:	4601      	mov	r1, r0
 8006250:	6818      	ldr	r0, [r3, #0]
 8006252:	f000 bc17 	b.w	8006a84 <_malloc_r>
 8006256:	bf00      	nop
 8006258:	2000000c 	.word	0x2000000c

0800625c <memcpy>:
 800625c:	440a      	add	r2, r1
 800625e:	4291      	cmp	r1, r2
 8006260:	f100 33ff 	add.w	r3, r0, #4294967295
 8006264:	d100      	bne.n	8006268 <memcpy+0xc>
 8006266:	4770      	bx	lr
 8006268:	b510      	push	{r4, lr}
 800626a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800626e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006272:	4291      	cmp	r1, r2
 8006274:	d1f9      	bne.n	800626a <memcpy+0xe>
 8006276:	bd10      	pop	{r4, pc}

08006278 <_Balloc>:
 8006278:	b570      	push	{r4, r5, r6, lr}
 800627a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800627c:	4604      	mov	r4, r0
 800627e:	460d      	mov	r5, r1
 8006280:	b976      	cbnz	r6, 80062a0 <_Balloc+0x28>
 8006282:	2010      	movs	r0, #16
 8006284:	f7ff ffe2 	bl	800624c <malloc>
 8006288:	4602      	mov	r2, r0
 800628a:	6260      	str	r0, [r4, #36]	; 0x24
 800628c:	b920      	cbnz	r0, 8006298 <_Balloc+0x20>
 800628e:	4b18      	ldr	r3, [pc, #96]	; (80062f0 <_Balloc+0x78>)
 8006290:	4818      	ldr	r0, [pc, #96]	; (80062f4 <_Balloc+0x7c>)
 8006292:	2166      	movs	r1, #102	; 0x66
 8006294:	f000 fdd6 	bl	8006e44 <__assert_func>
 8006298:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800629c:	6006      	str	r6, [r0, #0]
 800629e:	60c6      	str	r6, [r0, #12]
 80062a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80062a2:	68f3      	ldr	r3, [r6, #12]
 80062a4:	b183      	cbz	r3, 80062c8 <_Balloc+0x50>
 80062a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80062ae:	b9b8      	cbnz	r0, 80062e0 <_Balloc+0x68>
 80062b0:	2101      	movs	r1, #1
 80062b2:	fa01 f605 	lsl.w	r6, r1, r5
 80062b6:	1d72      	adds	r2, r6, #5
 80062b8:	0092      	lsls	r2, r2, #2
 80062ba:	4620      	mov	r0, r4
 80062bc:	f000 fb60 	bl	8006980 <_calloc_r>
 80062c0:	b160      	cbz	r0, 80062dc <_Balloc+0x64>
 80062c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80062c6:	e00e      	b.n	80062e6 <_Balloc+0x6e>
 80062c8:	2221      	movs	r2, #33	; 0x21
 80062ca:	2104      	movs	r1, #4
 80062cc:	4620      	mov	r0, r4
 80062ce:	f000 fb57 	bl	8006980 <_calloc_r>
 80062d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062d4:	60f0      	str	r0, [r6, #12]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1e4      	bne.n	80062a6 <_Balloc+0x2e>
 80062dc:	2000      	movs	r0, #0
 80062de:	bd70      	pop	{r4, r5, r6, pc}
 80062e0:	6802      	ldr	r2, [r0, #0]
 80062e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80062e6:	2300      	movs	r3, #0
 80062e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80062ec:	e7f7      	b.n	80062de <_Balloc+0x66>
 80062ee:	bf00      	nop
 80062f0:	08007a89 	.word	0x08007a89
 80062f4:	08007b0c 	.word	0x08007b0c

080062f8 <_Bfree>:
 80062f8:	b570      	push	{r4, r5, r6, lr}
 80062fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80062fc:	4605      	mov	r5, r0
 80062fe:	460c      	mov	r4, r1
 8006300:	b976      	cbnz	r6, 8006320 <_Bfree+0x28>
 8006302:	2010      	movs	r0, #16
 8006304:	f7ff ffa2 	bl	800624c <malloc>
 8006308:	4602      	mov	r2, r0
 800630a:	6268      	str	r0, [r5, #36]	; 0x24
 800630c:	b920      	cbnz	r0, 8006318 <_Bfree+0x20>
 800630e:	4b09      	ldr	r3, [pc, #36]	; (8006334 <_Bfree+0x3c>)
 8006310:	4809      	ldr	r0, [pc, #36]	; (8006338 <_Bfree+0x40>)
 8006312:	218a      	movs	r1, #138	; 0x8a
 8006314:	f000 fd96 	bl	8006e44 <__assert_func>
 8006318:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800631c:	6006      	str	r6, [r0, #0]
 800631e:	60c6      	str	r6, [r0, #12]
 8006320:	b13c      	cbz	r4, 8006332 <_Bfree+0x3a>
 8006322:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006324:	6862      	ldr	r2, [r4, #4]
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800632c:	6021      	str	r1, [r4, #0]
 800632e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006332:	bd70      	pop	{r4, r5, r6, pc}
 8006334:	08007a89 	.word	0x08007a89
 8006338:	08007b0c 	.word	0x08007b0c

0800633c <__multadd>:
 800633c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006340:	690d      	ldr	r5, [r1, #16]
 8006342:	4607      	mov	r7, r0
 8006344:	460c      	mov	r4, r1
 8006346:	461e      	mov	r6, r3
 8006348:	f101 0c14 	add.w	ip, r1, #20
 800634c:	2000      	movs	r0, #0
 800634e:	f8dc 3000 	ldr.w	r3, [ip]
 8006352:	b299      	uxth	r1, r3
 8006354:	fb02 6101 	mla	r1, r2, r1, r6
 8006358:	0c1e      	lsrs	r6, r3, #16
 800635a:	0c0b      	lsrs	r3, r1, #16
 800635c:	fb02 3306 	mla	r3, r2, r6, r3
 8006360:	b289      	uxth	r1, r1
 8006362:	3001      	adds	r0, #1
 8006364:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006368:	4285      	cmp	r5, r0
 800636a:	f84c 1b04 	str.w	r1, [ip], #4
 800636e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006372:	dcec      	bgt.n	800634e <__multadd+0x12>
 8006374:	b30e      	cbz	r6, 80063ba <__multadd+0x7e>
 8006376:	68a3      	ldr	r3, [r4, #8]
 8006378:	42ab      	cmp	r3, r5
 800637a:	dc19      	bgt.n	80063b0 <__multadd+0x74>
 800637c:	6861      	ldr	r1, [r4, #4]
 800637e:	4638      	mov	r0, r7
 8006380:	3101      	adds	r1, #1
 8006382:	f7ff ff79 	bl	8006278 <_Balloc>
 8006386:	4680      	mov	r8, r0
 8006388:	b928      	cbnz	r0, 8006396 <__multadd+0x5a>
 800638a:	4602      	mov	r2, r0
 800638c:	4b0c      	ldr	r3, [pc, #48]	; (80063c0 <__multadd+0x84>)
 800638e:	480d      	ldr	r0, [pc, #52]	; (80063c4 <__multadd+0x88>)
 8006390:	21b5      	movs	r1, #181	; 0xb5
 8006392:	f000 fd57 	bl	8006e44 <__assert_func>
 8006396:	6922      	ldr	r2, [r4, #16]
 8006398:	3202      	adds	r2, #2
 800639a:	f104 010c 	add.w	r1, r4, #12
 800639e:	0092      	lsls	r2, r2, #2
 80063a0:	300c      	adds	r0, #12
 80063a2:	f7ff ff5b 	bl	800625c <memcpy>
 80063a6:	4621      	mov	r1, r4
 80063a8:	4638      	mov	r0, r7
 80063aa:	f7ff ffa5 	bl	80062f8 <_Bfree>
 80063ae:	4644      	mov	r4, r8
 80063b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80063b4:	3501      	adds	r5, #1
 80063b6:	615e      	str	r6, [r3, #20]
 80063b8:	6125      	str	r5, [r4, #16]
 80063ba:	4620      	mov	r0, r4
 80063bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063c0:	08007afb 	.word	0x08007afb
 80063c4:	08007b0c 	.word	0x08007b0c

080063c8 <__hi0bits>:
 80063c8:	0c03      	lsrs	r3, r0, #16
 80063ca:	041b      	lsls	r3, r3, #16
 80063cc:	b9d3      	cbnz	r3, 8006404 <__hi0bits+0x3c>
 80063ce:	0400      	lsls	r0, r0, #16
 80063d0:	2310      	movs	r3, #16
 80063d2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80063d6:	bf04      	itt	eq
 80063d8:	0200      	lsleq	r0, r0, #8
 80063da:	3308      	addeq	r3, #8
 80063dc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80063e0:	bf04      	itt	eq
 80063e2:	0100      	lsleq	r0, r0, #4
 80063e4:	3304      	addeq	r3, #4
 80063e6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80063ea:	bf04      	itt	eq
 80063ec:	0080      	lsleq	r0, r0, #2
 80063ee:	3302      	addeq	r3, #2
 80063f0:	2800      	cmp	r0, #0
 80063f2:	db05      	blt.n	8006400 <__hi0bits+0x38>
 80063f4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80063f8:	f103 0301 	add.w	r3, r3, #1
 80063fc:	bf08      	it	eq
 80063fe:	2320      	moveq	r3, #32
 8006400:	4618      	mov	r0, r3
 8006402:	4770      	bx	lr
 8006404:	2300      	movs	r3, #0
 8006406:	e7e4      	b.n	80063d2 <__hi0bits+0xa>

08006408 <__lo0bits>:
 8006408:	6803      	ldr	r3, [r0, #0]
 800640a:	f013 0207 	ands.w	r2, r3, #7
 800640e:	4601      	mov	r1, r0
 8006410:	d00b      	beq.n	800642a <__lo0bits+0x22>
 8006412:	07da      	lsls	r2, r3, #31
 8006414:	d423      	bmi.n	800645e <__lo0bits+0x56>
 8006416:	0798      	lsls	r0, r3, #30
 8006418:	bf49      	itett	mi
 800641a:	085b      	lsrmi	r3, r3, #1
 800641c:	089b      	lsrpl	r3, r3, #2
 800641e:	2001      	movmi	r0, #1
 8006420:	600b      	strmi	r3, [r1, #0]
 8006422:	bf5c      	itt	pl
 8006424:	600b      	strpl	r3, [r1, #0]
 8006426:	2002      	movpl	r0, #2
 8006428:	4770      	bx	lr
 800642a:	b298      	uxth	r0, r3
 800642c:	b9a8      	cbnz	r0, 800645a <__lo0bits+0x52>
 800642e:	0c1b      	lsrs	r3, r3, #16
 8006430:	2010      	movs	r0, #16
 8006432:	b2da      	uxtb	r2, r3
 8006434:	b90a      	cbnz	r2, 800643a <__lo0bits+0x32>
 8006436:	3008      	adds	r0, #8
 8006438:	0a1b      	lsrs	r3, r3, #8
 800643a:	071a      	lsls	r2, r3, #28
 800643c:	bf04      	itt	eq
 800643e:	091b      	lsreq	r3, r3, #4
 8006440:	3004      	addeq	r0, #4
 8006442:	079a      	lsls	r2, r3, #30
 8006444:	bf04      	itt	eq
 8006446:	089b      	lsreq	r3, r3, #2
 8006448:	3002      	addeq	r0, #2
 800644a:	07da      	lsls	r2, r3, #31
 800644c:	d403      	bmi.n	8006456 <__lo0bits+0x4e>
 800644e:	085b      	lsrs	r3, r3, #1
 8006450:	f100 0001 	add.w	r0, r0, #1
 8006454:	d005      	beq.n	8006462 <__lo0bits+0x5a>
 8006456:	600b      	str	r3, [r1, #0]
 8006458:	4770      	bx	lr
 800645a:	4610      	mov	r0, r2
 800645c:	e7e9      	b.n	8006432 <__lo0bits+0x2a>
 800645e:	2000      	movs	r0, #0
 8006460:	4770      	bx	lr
 8006462:	2020      	movs	r0, #32
 8006464:	4770      	bx	lr
	...

08006468 <__i2b>:
 8006468:	b510      	push	{r4, lr}
 800646a:	460c      	mov	r4, r1
 800646c:	2101      	movs	r1, #1
 800646e:	f7ff ff03 	bl	8006278 <_Balloc>
 8006472:	4602      	mov	r2, r0
 8006474:	b928      	cbnz	r0, 8006482 <__i2b+0x1a>
 8006476:	4b05      	ldr	r3, [pc, #20]	; (800648c <__i2b+0x24>)
 8006478:	4805      	ldr	r0, [pc, #20]	; (8006490 <__i2b+0x28>)
 800647a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800647e:	f000 fce1 	bl	8006e44 <__assert_func>
 8006482:	2301      	movs	r3, #1
 8006484:	6144      	str	r4, [r0, #20]
 8006486:	6103      	str	r3, [r0, #16]
 8006488:	bd10      	pop	{r4, pc}
 800648a:	bf00      	nop
 800648c:	08007afb 	.word	0x08007afb
 8006490:	08007b0c 	.word	0x08007b0c

08006494 <__multiply>:
 8006494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006498:	4691      	mov	r9, r2
 800649a:	690a      	ldr	r2, [r1, #16]
 800649c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80064a0:	429a      	cmp	r2, r3
 80064a2:	bfb8      	it	lt
 80064a4:	460b      	movlt	r3, r1
 80064a6:	460c      	mov	r4, r1
 80064a8:	bfbc      	itt	lt
 80064aa:	464c      	movlt	r4, r9
 80064ac:	4699      	movlt	r9, r3
 80064ae:	6927      	ldr	r7, [r4, #16]
 80064b0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80064b4:	68a3      	ldr	r3, [r4, #8]
 80064b6:	6861      	ldr	r1, [r4, #4]
 80064b8:	eb07 060a 	add.w	r6, r7, sl
 80064bc:	42b3      	cmp	r3, r6
 80064be:	b085      	sub	sp, #20
 80064c0:	bfb8      	it	lt
 80064c2:	3101      	addlt	r1, #1
 80064c4:	f7ff fed8 	bl	8006278 <_Balloc>
 80064c8:	b930      	cbnz	r0, 80064d8 <__multiply+0x44>
 80064ca:	4602      	mov	r2, r0
 80064cc:	4b44      	ldr	r3, [pc, #272]	; (80065e0 <__multiply+0x14c>)
 80064ce:	4845      	ldr	r0, [pc, #276]	; (80065e4 <__multiply+0x150>)
 80064d0:	f240 115d 	movw	r1, #349	; 0x15d
 80064d4:	f000 fcb6 	bl	8006e44 <__assert_func>
 80064d8:	f100 0514 	add.w	r5, r0, #20
 80064dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80064e0:	462b      	mov	r3, r5
 80064e2:	2200      	movs	r2, #0
 80064e4:	4543      	cmp	r3, r8
 80064e6:	d321      	bcc.n	800652c <__multiply+0x98>
 80064e8:	f104 0314 	add.w	r3, r4, #20
 80064ec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80064f0:	f109 0314 	add.w	r3, r9, #20
 80064f4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80064f8:	9202      	str	r2, [sp, #8]
 80064fa:	1b3a      	subs	r2, r7, r4
 80064fc:	3a15      	subs	r2, #21
 80064fe:	f022 0203 	bic.w	r2, r2, #3
 8006502:	3204      	adds	r2, #4
 8006504:	f104 0115 	add.w	r1, r4, #21
 8006508:	428f      	cmp	r7, r1
 800650a:	bf38      	it	cc
 800650c:	2204      	movcc	r2, #4
 800650e:	9201      	str	r2, [sp, #4]
 8006510:	9a02      	ldr	r2, [sp, #8]
 8006512:	9303      	str	r3, [sp, #12]
 8006514:	429a      	cmp	r2, r3
 8006516:	d80c      	bhi.n	8006532 <__multiply+0x9e>
 8006518:	2e00      	cmp	r6, #0
 800651a:	dd03      	ble.n	8006524 <__multiply+0x90>
 800651c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006520:	2b00      	cmp	r3, #0
 8006522:	d05a      	beq.n	80065da <__multiply+0x146>
 8006524:	6106      	str	r6, [r0, #16]
 8006526:	b005      	add	sp, #20
 8006528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800652c:	f843 2b04 	str.w	r2, [r3], #4
 8006530:	e7d8      	b.n	80064e4 <__multiply+0x50>
 8006532:	f8b3 a000 	ldrh.w	sl, [r3]
 8006536:	f1ba 0f00 	cmp.w	sl, #0
 800653a:	d024      	beq.n	8006586 <__multiply+0xf2>
 800653c:	f104 0e14 	add.w	lr, r4, #20
 8006540:	46a9      	mov	r9, r5
 8006542:	f04f 0c00 	mov.w	ip, #0
 8006546:	f85e 2b04 	ldr.w	r2, [lr], #4
 800654a:	f8d9 1000 	ldr.w	r1, [r9]
 800654e:	fa1f fb82 	uxth.w	fp, r2
 8006552:	b289      	uxth	r1, r1
 8006554:	fb0a 110b 	mla	r1, sl, fp, r1
 8006558:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800655c:	f8d9 2000 	ldr.w	r2, [r9]
 8006560:	4461      	add	r1, ip
 8006562:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006566:	fb0a c20b 	mla	r2, sl, fp, ip
 800656a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800656e:	b289      	uxth	r1, r1
 8006570:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006574:	4577      	cmp	r7, lr
 8006576:	f849 1b04 	str.w	r1, [r9], #4
 800657a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800657e:	d8e2      	bhi.n	8006546 <__multiply+0xb2>
 8006580:	9a01      	ldr	r2, [sp, #4]
 8006582:	f845 c002 	str.w	ip, [r5, r2]
 8006586:	9a03      	ldr	r2, [sp, #12]
 8006588:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800658c:	3304      	adds	r3, #4
 800658e:	f1b9 0f00 	cmp.w	r9, #0
 8006592:	d020      	beq.n	80065d6 <__multiply+0x142>
 8006594:	6829      	ldr	r1, [r5, #0]
 8006596:	f104 0c14 	add.w	ip, r4, #20
 800659a:	46ae      	mov	lr, r5
 800659c:	f04f 0a00 	mov.w	sl, #0
 80065a0:	f8bc b000 	ldrh.w	fp, [ip]
 80065a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80065a8:	fb09 220b 	mla	r2, r9, fp, r2
 80065ac:	4492      	add	sl, r2
 80065ae:	b289      	uxth	r1, r1
 80065b0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80065b4:	f84e 1b04 	str.w	r1, [lr], #4
 80065b8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80065bc:	f8be 1000 	ldrh.w	r1, [lr]
 80065c0:	0c12      	lsrs	r2, r2, #16
 80065c2:	fb09 1102 	mla	r1, r9, r2, r1
 80065c6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80065ca:	4567      	cmp	r7, ip
 80065cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80065d0:	d8e6      	bhi.n	80065a0 <__multiply+0x10c>
 80065d2:	9a01      	ldr	r2, [sp, #4]
 80065d4:	50a9      	str	r1, [r5, r2]
 80065d6:	3504      	adds	r5, #4
 80065d8:	e79a      	b.n	8006510 <__multiply+0x7c>
 80065da:	3e01      	subs	r6, #1
 80065dc:	e79c      	b.n	8006518 <__multiply+0x84>
 80065de:	bf00      	nop
 80065e0:	08007afb 	.word	0x08007afb
 80065e4:	08007b0c 	.word	0x08007b0c

080065e8 <__pow5mult>:
 80065e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065ec:	4615      	mov	r5, r2
 80065ee:	f012 0203 	ands.w	r2, r2, #3
 80065f2:	4606      	mov	r6, r0
 80065f4:	460f      	mov	r7, r1
 80065f6:	d007      	beq.n	8006608 <__pow5mult+0x20>
 80065f8:	4c25      	ldr	r4, [pc, #148]	; (8006690 <__pow5mult+0xa8>)
 80065fa:	3a01      	subs	r2, #1
 80065fc:	2300      	movs	r3, #0
 80065fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006602:	f7ff fe9b 	bl	800633c <__multadd>
 8006606:	4607      	mov	r7, r0
 8006608:	10ad      	asrs	r5, r5, #2
 800660a:	d03d      	beq.n	8006688 <__pow5mult+0xa0>
 800660c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800660e:	b97c      	cbnz	r4, 8006630 <__pow5mult+0x48>
 8006610:	2010      	movs	r0, #16
 8006612:	f7ff fe1b 	bl	800624c <malloc>
 8006616:	4602      	mov	r2, r0
 8006618:	6270      	str	r0, [r6, #36]	; 0x24
 800661a:	b928      	cbnz	r0, 8006628 <__pow5mult+0x40>
 800661c:	4b1d      	ldr	r3, [pc, #116]	; (8006694 <__pow5mult+0xac>)
 800661e:	481e      	ldr	r0, [pc, #120]	; (8006698 <__pow5mult+0xb0>)
 8006620:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006624:	f000 fc0e 	bl	8006e44 <__assert_func>
 8006628:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800662c:	6004      	str	r4, [r0, #0]
 800662e:	60c4      	str	r4, [r0, #12]
 8006630:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006634:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006638:	b94c      	cbnz	r4, 800664e <__pow5mult+0x66>
 800663a:	f240 2171 	movw	r1, #625	; 0x271
 800663e:	4630      	mov	r0, r6
 8006640:	f7ff ff12 	bl	8006468 <__i2b>
 8006644:	2300      	movs	r3, #0
 8006646:	f8c8 0008 	str.w	r0, [r8, #8]
 800664a:	4604      	mov	r4, r0
 800664c:	6003      	str	r3, [r0, #0]
 800664e:	f04f 0900 	mov.w	r9, #0
 8006652:	07eb      	lsls	r3, r5, #31
 8006654:	d50a      	bpl.n	800666c <__pow5mult+0x84>
 8006656:	4639      	mov	r1, r7
 8006658:	4622      	mov	r2, r4
 800665a:	4630      	mov	r0, r6
 800665c:	f7ff ff1a 	bl	8006494 <__multiply>
 8006660:	4639      	mov	r1, r7
 8006662:	4680      	mov	r8, r0
 8006664:	4630      	mov	r0, r6
 8006666:	f7ff fe47 	bl	80062f8 <_Bfree>
 800666a:	4647      	mov	r7, r8
 800666c:	106d      	asrs	r5, r5, #1
 800666e:	d00b      	beq.n	8006688 <__pow5mult+0xa0>
 8006670:	6820      	ldr	r0, [r4, #0]
 8006672:	b938      	cbnz	r0, 8006684 <__pow5mult+0x9c>
 8006674:	4622      	mov	r2, r4
 8006676:	4621      	mov	r1, r4
 8006678:	4630      	mov	r0, r6
 800667a:	f7ff ff0b 	bl	8006494 <__multiply>
 800667e:	6020      	str	r0, [r4, #0]
 8006680:	f8c0 9000 	str.w	r9, [r0]
 8006684:	4604      	mov	r4, r0
 8006686:	e7e4      	b.n	8006652 <__pow5mult+0x6a>
 8006688:	4638      	mov	r0, r7
 800668a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800668e:	bf00      	nop
 8006690:	08007c58 	.word	0x08007c58
 8006694:	08007a89 	.word	0x08007a89
 8006698:	08007b0c 	.word	0x08007b0c

0800669c <__lshift>:
 800669c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066a0:	460c      	mov	r4, r1
 80066a2:	6849      	ldr	r1, [r1, #4]
 80066a4:	6923      	ldr	r3, [r4, #16]
 80066a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80066aa:	68a3      	ldr	r3, [r4, #8]
 80066ac:	4607      	mov	r7, r0
 80066ae:	4691      	mov	r9, r2
 80066b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80066b4:	f108 0601 	add.w	r6, r8, #1
 80066b8:	42b3      	cmp	r3, r6
 80066ba:	db0b      	blt.n	80066d4 <__lshift+0x38>
 80066bc:	4638      	mov	r0, r7
 80066be:	f7ff fddb 	bl	8006278 <_Balloc>
 80066c2:	4605      	mov	r5, r0
 80066c4:	b948      	cbnz	r0, 80066da <__lshift+0x3e>
 80066c6:	4602      	mov	r2, r0
 80066c8:	4b2a      	ldr	r3, [pc, #168]	; (8006774 <__lshift+0xd8>)
 80066ca:	482b      	ldr	r0, [pc, #172]	; (8006778 <__lshift+0xdc>)
 80066cc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80066d0:	f000 fbb8 	bl	8006e44 <__assert_func>
 80066d4:	3101      	adds	r1, #1
 80066d6:	005b      	lsls	r3, r3, #1
 80066d8:	e7ee      	b.n	80066b8 <__lshift+0x1c>
 80066da:	2300      	movs	r3, #0
 80066dc:	f100 0114 	add.w	r1, r0, #20
 80066e0:	f100 0210 	add.w	r2, r0, #16
 80066e4:	4618      	mov	r0, r3
 80066e6:	4553      	cmp	r3, sl
 80066e8:	db37      	blt.n	800675a <__lshift+0xbe>
 80066ea:	6920      	ldr	r0, [r4, #16]
 80066ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80066f0:	f104 0314 	add.w	r3, r4, #20
 80066f4:	f019 091f 	ands.w	r9, r9, #31
 80066f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80066fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006700:	d02f      	beq.n	8006762 <__lshift+0xc6>
 8006702:	f1c9 0e20 	rsb	lr, r9, #32
 8006706:	468a      	mov	sl, r1
 8006708:	f04f 0c00 	mov.w	ip, #0
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	fa02 f209 	lsl.w	r2, r2, r9
 8006712:	ea42 020c 	orr.w	r2, r2, ip
 8006716:	f84a 2b04 	str.w	r2, [sl], #4
 800671a:	f853 2b04 	ldr.w	r2, [r3], #4
 800671e:	4298      	cmp	r0, r3
 8006720:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006724:	d8f2      	bhi.n	800670c <__lshift+0x70>
 8006726:	1b03      	subs	r3, r0, r4
 8006728:	3b15      	subs	r3, #21
 800672a:	f023 0303 	bic.w	r3, r3, #3
 800672e:	3304      	adds	r3, #4
 8006730:	f104 0215 	add.w	r2, r4, #21
 8006734:	4290      	cmp	r0, r2
 8006736:	bf38      	it	cc
 8006738:	2304      	movcc	r3, #4
 800673a:	f841 c003 	str.w	ip, [r1, r3]
 800673e:	f1bc 0f00 	cmp.w	ip, #0
 8006742:	d001      	beq.n	8006748 <__lshift+0xac>
 8006744:	f108 0602 	add.w	r6, r8, #2
 8006748:	3e01      	subs	r6, #1
 800674a:	4638      	mov	r0, r7
 800674c:	612e      	str	r6, [r5, #16]
 800674e:	4621      	mov	r1, r4
 8006750:	f7ff fdd2 	bl	80062f8 <_Bfree>
 8006754:	4628      	mov	r0, r5
 8006756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800675a:	f842 0f04 	str.w	r0, [r2, #4]!
 800675e:	3301      	adds	r3, #1
 8006760:	e7c1      	b.n	80066e6 <__lshift+0x4a>
 8006762:	3904      	subs	r1, #4
 8006764:	f853 2b04 	ldr.w	r2, [r3], #4
 8006768:	f841 2f04 	str.w	r2, [r1, #4]!
 800676c:	4298      	cmp	r0, r3
 800676e:	d8f9      	bhi.n	8006764 <__lshift+0xc8>
 8006770:	e7ea      	b.n	8006748 <__lshift+0xac>
 8006772:	bf00      	nop
 8006774:	08007afb 	.word	0x08007afb
 8006778:	08007b0c 	.word	0x08007b0c

0800677c <__mcmp>:
 800677c:	b530      	push	{r4, r5, lr}
 800677e:	6902      	ldr	r2, [r0, #16]
 8006780:	690c      	ldr	r4, [r1, #16]
 8006782:	1b12      	subs	r2, r2, r4
 8006784:	d10e      	bne.n	80067a4 <__mcmp+0x28>
 8006786:	f100 0314 	add.w	r3, r0, #20
 800678a:	3114      	adds	r1, #20
 800678c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006790:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006794:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006798:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800679c:	42a5      	cmp	r5, r4
 800679e:	d003      	beq.n	80067a8 <__mcmp+0x2c>
 80067a0:	d305      	bcc.n	80067ae <__mcmp+0x32>
 80067a2:	2201      	movs	r2, #1
 80067a4:	4610      	mov	r0, r2
 80067a6:	bd30      	pop	{r4, r5, pc}
 80067a8:	4283      	cmp	r3, r0
 80067aa:	d3f3      	bcc.n	8006794 <__mcmp+0x18>
 80067ac:	e7fa      	b.n	80067a4 <__mcmp+0x28>
 80067ae:	f04f 32ff 	mov.w	r2, #4294967295
 80067b2:	e7f7      	b.n	80067a4 <__mcmp+0x28>

080067b4 <__mdiff>:
 80067b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067b8:	460c      	mov	r4, r1
 80067ba:	4606      	mov	r6, r0
 80067bc:	4611      	mov	r1, r2
 80067be:	4620      	mov	r0, r4
 80067c0:	4690      	mov	r8, r2
 80067c2:	f7ff ffdb 	bl	800677c <__mcmp>
 80067c6:	1e05      	subs	r5, r0, #0
 80067c8:	d110      	bne.n	80067ec <__mdiff+0x38>
 80067ca:	4629      	mov	r1, r5
 80067cc:	4630      	mov	r0, r6
 80067ce:	f7ff fd53 	bl	8006278 <_Balloc>
 80067d2:	b930      	cbnz	r0, 80067e2 <__mdiff+0x2e>
 80067d4:	4b3a      	ldr	r3, [pc, #232]	; (80068c0 <__mdiff+0x10c>)
 80067d6:	4602      	mov	r2, r0
 80067d8:	f240 2132 	movw	r1, #562	; 0x232
 80067dc:	4839      	ldr	r0, [pc, #228]	; (80068c4 <__mdiff+0x110>)
 80067de:	f000 fb31 	bl	8006e44 <__assert_func>
 80067e2:	2301      	movs	r3, #1
 80067e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80067e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067ec:	bfa4      	itt	ge
 80067ee:	4643      	movge	r3, r8
 80067f0:	46a0      	movge	r8, r4
 80067f2:	4630      	mov	r0, r6
 80067f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80067f8:	bfa6      	itte	ge
 80067fa:	461c      	movge	r4, r3
 80067fc:	2500      	movge	r5, #0
 80067fe:	2501      	movlt	r5, #1
 8006800:	f7ff fd3a 	bl	8006278 <_Balloc>
 8006804:	b920      	cbnz	r0, 8006810 <__mdiff+0x5c>
 8006806:	4b2e      	ldr	r3, [pc, #184]	; (80068c0 <__mdiff+0x10c>)
 8006808:	4602      	mov	r2, r0
 800680a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800680e:	e7e5      	b.n	80067dc <__mdiff+0x28>
 8006810:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006814:	6926      	ldr	r6, [r4, #16]
 8006816:	60c5      	str	r5, [r0, #12]
 8006818:	f104 0914 	add.w	r9, r4, #20
 800681c:	f108 0514 	add.w	r5, r8, #20
 8006820:	f100 0e14 	add.w	lr, r0, #20
 8006824:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006828:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800682c:	f108 0210 	add.w	r2, r8, #16
 8006830:	46f2      	mov	sl, lr
 8006832:	2100      	movs	r1, #0
 8006834:	f859 3b04 	ldr.w	r3, [r9], #4
 8006838:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800683c:	fa1f f883 	uxth.w	r8, r3
 8006840:	fa11 f18b 	uxtah	r1, r1, fp
 8006844:	0c1b      	lsrs	r3, r3, #16
 8006846:	eba1 0808 	sub.w	r8, r1, r8
 800684a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800684e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006852:	fa1f f888 	uxth.w	r8, r8
 8006856:	1419      	asrs	r1, r3, #16
 8006858:	454e      	cmp	r6, r9
 800685a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800685e:	f84a 3b04 	str.w	r3, [sl], #4
 8006862:	d8e7      	bhi.n	8006834 <__mdiff+0x80>
 8006864:	1b33      	subs	r3, r6, r4
 8006866:	3b15      	subs	r3, #21
 8006868:	f023 0303 	bic.w	r3, r3, #3
 800686c:	3304      	adds	r3, #4
 800686e:	3415      	adds	r4, #21
 8006870:	42a6      	cmp	r6, r4
 8006872:	bf38      	it	cc
 8006874:	2304      	movcc	r3, #4
 8006876:	441d      	add	r5, r3
 8006878:	4473      	add	r3, lr
 800687a:	469e      	mov	lr, r3
 800687c:	462e      	mov	r6, r5
 800687e:	4566      	cmp	r6, ip
 8006880:	d30e      	bcc.n	80068a0 <__mdiff+0xec>
 8006882:	f10c 0203 	add.w	r2, ip, #3
 8006886:	1b52      	subs	r2, r2, r5
 8006888:	f022 0203 	bic.w	r2, r2, #3
 800688c:	3d03      	subs	r5, #3
 800688e:	45ac      	cmp	ip, r5
 8006890:	bf38      	it	cc
 8006892:	2200      	movcc	r2, #0
 8006894:	441a      	add	r2, r3
 8006896:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800689a:	b17b      	cbz	r3, 80068bc <__mdiff+0x108>
 800689c:	6107      	str	r7, [r0, #16]
 800689e:	e7a3      	b.n	80067e8 <__mdiff+0x34>
 80068a0:	f856 8b04 	ldr.w	r8, [r6], #4
 80068a4:	fa11 f288 	uxtah	r2, r1, r8
 80068a8:	1414      	asrs	r4, r2, #16
 80068aa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80068ae:	b292      	uxth	r2, r2
 80068b0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80068b4:	f84e 2b04 	str.w	r2, [lr], #4
 80068b8:	1421      	asrs	r1, r4, #16
 80068ba:	e7e0      	b.n	800687e <__mdiff+0xca>
 80068bc:	3f01      	subs	r7, #1
 80068be:	e7ea      	b.n	8006896 <__mdiff+0xe2>
 80068c0:	08007afb 	.word	0x08007afb
 80068c4:	08007b0c 	.word	0x08007b0c

080068c8 <__d2b>:
 80068c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80068cc:	4689      	mov	r9, r1
 80068ce:	2101      	movs	r1, #1
 80068d0:	ec57 6b10 	vmov	r6, r7, d0
 80068d4:	4690      	mov	r8, r2
 80068d6:	f7ff fccf 	bl	8006278 <_Balloc>
 80068da:	4604      	mov	r4, r0
 80068dc:	b930      	cbnz	r0, 80068ec <__d2b+0x24>
 80068de:	4602      	mov	r2, r0
 80068e0:	4b25      	ldr	r3, [pc, #148]	; (8006978 <__d2b+0xb0>)
 80068e2:	4826      	ldr	r0, [pc, #152]	; (800697c <__d2b+0xb4>)
 80068e4:	f240 310a 	movw	r1, #778	; 0x30a
 80068e8:	f000 faac 	bl	8006e44 <__assert_func>
 80068ec:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80068f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80068f4:	bb35      	cbnz	r5, 8006944 <__d2b+0x7c>
 80068f6:	2e00      	cmp	r6, #0
 80068f8:	9301      	str	r3, [sp, #4]
 80068fa:	d028      	beq.n	800694e <__d2b+0x86>
 80068fc:	4668      	mov	r0, sp
 80068fe:	9600      	str	r6, [sp, #0]
 8006900:	f7ff fd82 	bl	8006408 <__lo0bits>
 8006904:	9900      	ldr	r1, [sp, #0]
 8006906:	b300      	cbz	r0, 800694a <__d2b+0x82>
 8006908:	9a01      	ldr	r2, [sp, #4]
 800690a:	f1c0 0320 	rsb	r3, r0, #32
 800690e:	fa02 f303 	lsl.w	r3, r2, r3
 8006912:	430b      	orrs	r3, r1
 8006914:	40c2      	lsrs	r2, r0
 8006916:	6163      	str	r3, [r4, #20]
 8006918:	9201      	str	r2, [sp, #4]
 800691a:	9b01      	ldr	r3, [sp, #4]
 800691c:	61a3      	str	r3, [r4, #24]
 800691e:	2b00      	cmp	r3, #0
 8006920:	bf14      	ite	ne
 8006922:	2202      	movne	r2, #2
 8006924:	2201      	moveq	r2, #1
 8006926:	6122      	str	r2, [r4, #16]
 8006928:	b1d5      	cbz	r5, 8006960 <__d2b+0x98>
 800692a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800692e:	4405      	add	r5, r0
 8006930:	f8c9 5000 	str.w	r5, [r9]
 8006934:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006938:	f8c8 0000 	str.w	r0, [r8]
 800693c:	4620      	mov	r0, r4
 800693e:	b003      	add	sp, #12
 8006940:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006944:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006948:	e7d5      	b.n	80068f6 <__d2b+0x2e>
 800694a:	6161      	str	r1, [r4, #20]
 800694c:	e7e5      	b.n	800691a <__d2b+0x52>
 800694e:	a801      	add	r0, sp, #4
 8006950:	f7ff fd5a 	bl	8006408 <__lo0bits>
 8006954:	9b01      	ldr	r3, [sp, #4]
 8006956:	6163      	str	r3, [r4, #20]
 8006958:	2201      	movs	r2, #1
 800695a:	6122      	str	r2, [r4, #16]
 800695c:	3020      	adds	r0, #32
 800695e:	e7e3      	b.n	8006928 <__d2b+0x60>
 8006960:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006964:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006968:	f8c9 0000 	str.w	r0, [r9]
 800696c:	6918      	ldr	r0, [r3, #16]
 800696e:	f7ff fd2b 	bl	80063c8 <__hi0bits>
 8006972:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006976:	e7df      	b.n	8006938 <__d2b+0x70>
 8006978:	08007afb 	.word	0x08007afb
 800697c:	08007b0c 	.word	0x08007b0c

08006980 <_calloc_r>:
 8006980:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006982:	fba1 2402 	umull	r2, r4, r1, r2
 8006986:	b94c      	cbnz	r4, 800699c <_calloc_r+0x1c>
 8006988:	4611      	mov	r1, r2
 800698a:	9201      	str	r2, [sp, #4]
 800698c:	f000 f87a 	bl	8006a84 <_malloc_r>
 8006990:	9a01      	ldr	r2, [sp, #4]
 8006992:	4605      	mov	r5, r0
 8006994:	b930      	cbnz	r0, 80069a4 <_calloc_r+0x24>
 8006996:	4628      	mov	r0, r5
 8006998:	b003      	add	sp, #12
 800699a:	bd30      	pop	{r4, r5, pc}
 800699c:	220c      	movs	r2, #12
 800699e:	6002      	str	r2, [r0, #0]
 80069a0:	2500      	movs	r5, #0
 80069a2:	e7f8      	b.n	8006996 <_calloc_r+0x16>
 80069a4:	4621      	mov	r1, r4
 80069a6:	f7fe f93f 	bl	8004c28 <memset>
 80069aa:	e7f4      	b.n	8006996 <_calloc_r+0x16>

080069ac <_free_r>:
 80069ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80069ae:	2900      	cmp	r1, #0
 80069b0:	d044      	beq.n	8006a3c <_free_r+0x90>
 80069b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069b6:	9001      	str	r0, [sp, #4]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	f1a1 0404 	sub.w	r4, r1, #4
 80069be:	bfb8      	it	lt
 80069c0:	18e4      	addlt	r4, r4, r3
 80069c2:	f000 fa9b 	bl	8006efc <__malloc_lock>
 80069c6:	4a1e      	ldr	r2, [pc, #120]	; (8006a40 <_free_r+0x94>)
 80069c8:	9801      	ldr	r0, [sp, #4]
 80069ca:	6813      	ldr	r3, [r2, #0]
 80069cc:	b933      	cbnz	r3, 80069dc <_free_r+0x30>
 80069ce:	6063      	str	r3, [r4, #4]
 80069d0:	6014      	str	r4, [r2, #0]
 80069d2:	b003      	add	sp, #12
 80069d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80069d8:	f000 ba96 	b.w	8006f08 <__malloc_unlock>
 80069dc:	42a3      	cmp	r3, r4
 80069de:	d908      	bls.n	80069f2 <_free_r+0x46>
 80069e0:	6825      	ldr	r5, [r4, #0]
 80069e2:	1961      	adds	r1, r4, r5
 80069e4:	428b      	cmp	r3, r1
 80069e6:	bf01      	itttt	eq
 80069e8:	6819      	ldreq	r1, [r3, #0]
 80069ea:	685b      	ldreq	r3, [r3, #4]
 80069ec:	1949      	addeq	r1, r1, r5
 80069ee:	6021      	streq	r1, [r4, #0]
 80069f0:	e7ed      	b.n	80069ce <_free_r+0x22>
 80069f2:	461a      	mov	r2, r3
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	b10b      	cbz	r3, 80069fc <_free_r+0x50>
 80069f8:	42a3      	cmp	r3, r4
 80069fa:	d9fa      	bls.n	80069f2 <_free_r+0x46>
 80069fc:	6811      	ldr	r1, [r2, #0]
 80069fe:	1855      	adds	r5, r2, r1
 8006a00:	42a5      	cmp	r5, r4
 8006a02:	d10b      	bne.n	8006a1c <_free_r+0x70>
 8006a04:	6824      	ldr	r4, [r4, #0]
 8006a06:	4421      	add	r1, r4
 8006a08:	1854      	adds	r4, r2, r1
 8006a0a:	42a3      	cmp	r3, r4
 8006a0c:	6011      	str	r1, [r2, #0]
 8006a0e:	d1e0      	bne.n	80069d2 <_free_r+0x26>
 8006a10:	681c      	ldr	r4, [r3, #0]
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	6053      	str	r3, [r2, #4]
 8006a16:	4421      	add	r1, r4
 8006a18:	6011      	str	r1, [r2, #0]
 8006a1a:	e7da      	b.n	80069d2 <_free_r+0x26>
 8006a1c:	d902      	bls.n	8006a24 <_free_r+0x78>
 8006a1e:	230c      	movs	r3, #12
 8006a20:	6003      	str	r3, [r0, #0]
 8006a22:	e7d6      	b.n	80069d2 <_free_r+0x26>
 8006a24:	6825      	ldr	r5, [r4, #0]
 8006a26:	1961      	adds	r1, r4, r5
 8006a28:	428b      	cmp	r3, r1
 8006a2a:	bf04      	itt	eq
 8006a2c:	6819      	ldreq	r1, [r3, #0]
 8006a2e:	685b      	ldreq	r3, [r3, #4]
 8006a30:	6063      	str	r3, [r4, #4]
 8006a32:	bf04      	itt	eq
 8006a34:	1949      	addeq	r1, r1, r5
 8006a36:	6021      	streq	r1, [r4, #0]
 8006a38:	6054      	str	r4, [r2, #4]
 8006a3a:	e7ca      	b.n	80069d2 <_free_r+0x26>
 8006a3c:	b003      	add	sp, #12
 8006a3e:	bd30      	pop	{r4, r5, pc}
 8006a40:	20000304 	.word	0x20000304

08006a44 <sbrk_aligned>:
 8006a44:	b570      	push	{r4, r5, r6, lr}
 8006a46:	4e0e      	ldr	r6, [pc, #56]	; (8006a80 <sbrk_aligned+0x3c>)
 8006a48:	460c      	mov	r4, r1
 8006a4a:	6831      	ldr	r1, [r6, #0]
 8006a4c:	4605      	mov	r5, r0
 8006a4e:	b911      	cbnz	r1, 8006a56 <sbrk_aligned+0x12>
 8006a50:	f000 f9e8 	bl	8006e24 <_sbrk_r>
 8006a54:	6030      	str	r0, [r6, #0]
 8006a56:	4621      	mov	r1, r4
 8006a58:	4628      	mov	r0, r5
 8006a5a:	f000 f9e3 	bl	8006e24 <_sbrk_r>
 8006a5e:	1c43      	adds	r3, r0, #1
 8006a60:	d00a      	beq.n	8006a78 <sbrk_aligned+0x34>
 8006a62:	1cc4      	adds	r4, r0, #3
 8006a64:	f024 0403 	bic.w	r4, r4, #3
 8006a68:	42a0      	cmp	r0, r4
 8006a6a:	d007      	beq.n	8006a7c <sbrk_aligned+0x38>
 8006a6c:	1a21      	subs	r1, r4, r0
 8006a6e:	4628      	mov	r0, r5
 8006a70:	f000 f9d8 	bl	8006e24 <_sbrk_r>
 8006a74:	3001      	adds	r0, #1
 8006a76:	d101      	bne.n	8006a7c <sbrk_aligned+0x38>
 8006a78:	f04f 34ff 	mov.w	r4, #4294967295
 8006a7c:	4620      	mov	r0, r4
 8006a7e:	bd70      	pop	{r4, r5, r6, pc}
 8006a80:	20000308 	.word	0x20000308

08006a84 <_malloc_r>:
 8006a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a88:	1ccd      	adds	r5, r1, #3
 8006a8a:	f025 0503 	bic.w	r5, r5, #3
 8006a8e:	3508      	adds	r5, #8
 8006a90:	2d0c      	cmp	r5, #12
 8006a92:	bf38      	it	cc
 8006a94:	250c      	movcc	r5, #12
 8006a96:	2d00      	cmp	r5, #0
 8006a98:	4607      	mov	r7, r0
 8006a9a:	db01      	blt.n	8006aa0 <_malloc_r+0x1c>
 8006a9c:	42a9      	cmp	r1, r5
 8006a9e:	d905      	bls.n	8006aac <_malloc_r+0x28>
 8006aa0:	230c      	movs	r3, #12
 8006aa2:	603b      	str	r3, [r7, #0]
 8006aa4:	2600      	movs	r6, #0
 8006aa6:	4630      	mov	r0, r6
 8006aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006aac:	4e2e      	ldr	r6, [pc, #184]	; (8006b68 <_malloc_r+0xe4>)
 8006aae:	f000 fa25 	bl	8006efc <__malloc_lock>
 8006ab2:	6833      	ldr	r3, [r6, #0]
 8006ab4:	461c      	mov	r4, r3
 8006ab6:	bb34      	cbnz	r4, 8006b06 <_malloc_r+0x82>
 8006ab8:	4629      	mov	r1, r5
 8006aba:	4638      	mov	r0, r7
 8006abc:	f7ff ffc2 	bl	8006a44 <sbrk_aligned>
 8006ac0:	1c43      	adds	r3, r0, #1
 8006ac2:	4604      	mov	r4, r0
 8006ac4:	d14d      	bne.n	8006b62 <_malloc_r+0xde>
 8006ac6:	6834      	ldr	r4, [r6, #0]
 8006ac8:	4626      	mov	r6, r4
 8006aca:	2e00      	cmp	r6, #0
 8006acc:	d140      	bne.n	8006b50 <_malloc_r+0xcc>
 8006ace:	6823      	ldr	r3, [r4, #0]
 8006ad0:	4631      	mov	r1, r6
 8006ad2:	4638      	mov	r0, r7
 8006ad4:	eb04 0803 	add.w	r8, r4, r3
 8006ad8:	f000 f9a4 	bl	8006e24 <_sbrk_r>
 8006adc:	4580      	cmp	r8, r0
 8006ade:	d13a      	bne.n	8006b56 <_malloc_r+0xd2>
 8006ae0:	6821      	ldr	r1, [r4, #0]
 8006ae2:	3503      	adds	r5, #3
 8006ae4:	1a6d      	subs	r5, r5, r1
 8006ae6:	f025 0503 	bic.w	r5, r5, #3
 8006aea:	3508      	adds	r5, #8
 8006aec:	2d0c      	cmp	r5, #12
 8006aee:	bf38      	it	cc
 8006af0:	250c      	movcc	r5, #12
 8006af2:	4629      	mov	r1, r5
 8006af4:	4638      	mov	r0, r7
 8006af6:	f7ff ffa5 	bl	8006a44 <sbrk_aligned>
 8006afa:	3001      	adds	r0, #1
 8006afc:	d02b      	beq.n	8006b56 <_malloc_r+0xd2>
 8006afe:	6823      	ldr	r3, [r4, #0]
 8006b00:	442b      	add	r3, r5
 8006b02:	6023      	str	r3, [r4, #0]
 8006b04:	e00e      	b.n	8006b24 <_malloc_r+0xa0>
 8006b06:	6822      	ldr	r2, [r4, #0]
 8006b08:	1b52      	subs	r2, r2, r5
 8006b0a:	d41e      	bmi.n	8006b4a <_malloc_r+0xc6>
 8006b0c:	2a0b      	cmp	r2, #11
 8006b0e:	d916      	bls.n	8006b3e <_malloc_r+0xba>
 8006b10:	1961      	adds	r1, r4, r5
 8006b12:	42a3      	cmp	r3, r4
 8006b14:	6025      	str	r5, [r4, #0]
 8006b16:	bf18      	it	ne
 8006b18:	6059      	strne	r1, [r3, #4]
 8006b1a:	6863      	ldr	r3, [r4, #4]
 8006b1c:	bf08      	it	eq
 8006b1e:	6031      	streq	r1, [r6, #0]
 8006b20:	5162      	str	r2, [r4, r5]
 8006b22:	604b      	str	r3, [r1, #4]
 8006b24:	4638      	mov	r0, r7
 8006b26:	f104 060b 	add.w	r6, r4, #11
 8006b2a:	f000 f9ed 	bl	8006f08 <__malloc_unlock>
 8006b2e:	f026 0607 	bic.w	r6, r6, #7
 8006b32:	1d23      	adds	r3, r4, #4
 8006b34:	1af2      	subs	r2, r6, r3
 8006b36:	d0b6      	beq.n	8006aa6 <_malloc_r+0x22>
 8006b38:	1b9b      	subs	r3, r3, r6
 8006b3a:	50a3      	str	r3, [r4, r2]
 8006b3c:	e7b3      	b.n	8006aa6 <_malloc_r+0x22>
 8006b3e:	6862      	ldr	r2, [r4, #4]
 8006b40:	42a3      	cmp	r3, r4
 8006b42:	bf0c      	ite	eq
 8006b44:	6032      	streq	r2, [r6, #0]
 8006b46:	605a      	strne	r2, [r3, #4]
 8006b48:	e7ec      	b.n	8006b24 <_malloc_r+0xa0>
 8006b4a:	4623      	mov	r3, r4
 8006b4c:	6864      	ldr	r4, [r4, #4]
 8006b4e:	e7b2      	b.n	8006ab6 <_malloc_r+0x32>
 8006b50:	4634      	mov	r4, r6
 8006b52:	6876      	ldr	r6, [r6, #4]
 8006b54:	e7b9      	b.n	8006aca <_malloc_r+0x46>
 8006b56:	230c      	movs	r3, #12
 8006b58:	603b      	str	r3, [r7, #0]
 8006b5a:	4638      	mov	r0, r7
 8006b5c:	f000 f9d4 	bl	8006f08 <__malloc_unlock>
 8006b60:	e7a1      	b.n	8006aa6 <_malloc_r+0x22>
 8006b62:	6025      	str	r5, [r4, #0]
 8006b64:	e7de      	b.n	8006b24 <_malloc_r+0xa0>
 8006b66:	bf00      	nop
 8006b68:	20000304 	.word	0x20000304

08006b6c <__ssputs_r>:
 8006b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b70:	688e      	ldr	r6, [r1, #8]
 8006b72:	429e      	cmp	r6, r3
 8006b74:	4682      	mov	sl, r0
 8006b76:	460c      	mov	r4, r1
 8006b78:	4690      	mov	r8, r2
 8006b7a:	461f      	mov	r7, r3
 8006b7c:	d838      	bhi.n	8006bf0 <__ssputs_r+0x84>
 8006b7e:	898a      	ldrh	r2, [r1, #12]
 8006b80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006b84:	d032      	beq.n	8006bec <__ssputs_r+0x80>
 8006b86:	6825      	ldr	r5, [r4, #0]
 8006b88:	6909      	ldr	r1, [r1, #16]
 8006b8a:	eba5 0901 	sub.w	r9, r5, r1
 8006b8e:	6965      	ldr	r5, [r4, #20]
 8006b90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b98:	3301      	adds	r3, #1
 8006b9a:	444b      	add	r3, r9
 8006b9c:	106d      	asrs	r5, r5, #1
 8006b9e:	429d      	cmp	r5, r3
 8006ba0:	bf38      	it	cc
 8006ba2:	461d      	movcc	r5, r3
 8006ba4:	0553      	lsls	r3, r2, #21
 8006ba6:	d531      	bpl.n	8006c0c <__ssputs_r+0xa0>
 8006ba8:	4629      	mov	r1, r5
 8006baa:	f7ff ff6b 	bl	8006a84 <_malloc_r>
 8006bae:	4606      	mov	r6, r0
 8006bb0:	b950      	cbnz	r0, 8006bc8 <__ssputs_r+0x5c>
 8006bb2:	230c      	movs	r3, #12
 8006bb4:	f8ca 3000 	str.w	r3, [sl]
 8006bb8:	89a3      	ldrh	r3, [r4, #12]
 8006bba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bbe:	81a3      	strh	r3, [r4, #12]
 8006bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc8:	6921      	ldr	r1, [r4, #16]
 8006bca:	464a      	mov	r2, r9
 8006bcc:	f7ff fb46 	bl	800625c <memcpy>
 8006bd0:	89a3      	ldrh	r3, [r4, #12]
 8006bd2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006bd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bda:	81a3      	strh	r3, [r4, #12]
 8006bdc:	6126      	str	r6, [r4, #16]
 8006bde:	6165      	str	r5, [r4, #20]
 8006be0:	444e      	add	r6, r9
 8006be2:	eba5 0509 	sub.w	r5, r5, r9
 8006be6:	6026      	str	r6, [r4, #0]
 8006be8:	60a5      	str	r5, [r4, #8]
 8006bea:	463e      	mov	r6, r7
 8006bec:	42be      	cmp	r6, r7
 8006bee:	d900      	bls.n	8006bf2 <__ssputs_r+0x86>
 8006bf0:	463e      	mov	r6, r7
 8006bf2:	6820      	ldr	r0, [r4, #0]
 8006bf4:	4632      	mov	r2, r6
 8006bf6:	4641      	mov	r1, r8
 8006bf8:	f000 f966 	bl	8006ec8 <memmove>
 8006bfc:	68a3      	ldr	r3, [r4, #8]
 8006bfe:	1b9b      	subs	r3, r3, r6
 8006c00:	60a3      	str	r3, [r4, #8]
 8006c02:	6823      	ldr	r3, [r4, #0]
 8006c04:	4433      	add	r3, r6
 8006c06:	6023      	str	r3, [r4, #0]
 8006c08:	2000      	movs	r0, #0
 8006c0a:	e7db      	b.n	8006bc4 <__ssputs_r+0x58>
 8006c0c:	462a      	mov	r2, r5
 8006c0e:	f000 f981 	bl	8006f14 <_realloc_r>
 8006c12:	4606      	mov	r6, r0
 8006c14:	2800      	cmp	r0, #0
 8006c16:	d1e1      	bne.n	8006bdc <__ssputs_r+0x70>
 8006c18:	6921      	ldr	r1, [r4, #16]
 8006c1a:	4650      	mov	r0, sl
 8006c1c:	f7ff fec6 	bl	80069ac <_free_r>
 8006c20:	e7c7      	b.n	8006bb2 <__ssputs_r+0x46>
	...

08006c24 <_svfiprintf_r>:
 8006c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c28:	4698      	mov	r8, r3
 8006c2a:	898b      	ldrh	r3, [r1, #12]
 8006c2c:	061b      	lsls	r3, r3, #24
 8006c2e:	b09d      	sub	sp, #116	; 0x74
 8006c30:	4607      	mov	r7, r0
 8006c32:	460d      	mov	r5, r1
 8006c34:	4614      	mov	r4, r2
 8006c36:	d50e      	bpl.n	8006c56 <_svfiprintf_r+0x32>
 8006c38:	690b      	ldr	r3, [r1, #16]
 8006c3a:	b963      	cbnz	r3, 8006c56 <_svfiprintf_r+0x32>
 8006c3c:	2140      	movs	r1, #64	; 0x40
 8006c3e:	f7ff ff21 	bl	8006a84 <_malloc_r>
 8006c42:	6028      	str	r0, [r5, #0]
 8006c44:	6128      	str	r0, [r5, #16]
 8006c46:	b920      	cbnz	r0, 8006c52 <_svfiprintf_r+0x2e>
 8006c48:	230c      	movs	r3, #12
 8006c4a:	603b      	str	r3, [r7, #0]
 8006c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c50:	e0d1      	b.n	8006df6 <_svfiprintf_r+0x1d2>
 8006c52:	2340      	movs	r3, #64	; 0x40
 8006c54:	616b      	str	r3, [r5, #20]
 8006c56:	2300      	movs	r3, #0
 8006c58:	9309      	str	r3, [sp, #36]	; 0x24
 8006c5a:	2320      	movs	r3, #32
 8006c5c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c60:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c64:	2330      	movs	r3, #48	; 0x30
 8006c66:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006e10 <_svfiprintf_r+0x1ec>
 8006c6a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c6e:	f04f 0901 	mov.w	r9, #1
 8006c72:	4623      	mov	r3, r4
 8006c74:	469a      	mov	sl, r3
 8006c76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c7a:	b10a      	cbz	r2, 8006c80 <_svfiprintf_r+0x5c>
 8006c7c:	2a25      	cmp	r2, #37	; 0x25
 8006c7e:	d1f9      	bne.n	8006c74 <_svfiprintf_r+0x50>
 8006c80:	ebba 0b04 	subs.w	fp, sl, r4
 8006c84:	d00b      	beq.n	8006c9e <_svfiprintf_r+0x7a>
 8006c86:	465b      	mov	r3, fp
 8006c88:	4622      	mov	r2, r4
 8006c8a:	4629      	mov	r1, r5
 8006c8c:	4638      	mov	r0, r7
 8006c8e:	f7ff ff6d 	bl	8006b6c <__ssputs_r>
 8006c92:	3001      	adds	r0, #1
 8006c94:	f000 80aa 	beq.w	8006dec <_svfiprintf_r+0x1c8>
 8006c98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c9a:	445a      	add	r2, fp
 8006c9c:	9209      	str	r2, [sp, #36]	; 0x24
 8006c9e:	f89a 3000 	ldrb.w	r3, [sl]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f000 80a2 	beq.w	8006dec <_svfiprintf_r+0x1c8>
 8006ca8:	2300      	movs	r3, #0
 8006caa:	f04f 32ff 	mov.w	r2, #4294967295
 8006cae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006cb2:	f10a 0a01 	add.w	sl, sl, #1
 8006cb6:	9304      	str	r3, [sp, #16]
 8006cb8:	9307      	str	r3, [sp, #28]
 8006cba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006cbe:	931a      	str	r3, [sp, #104]	; 0x68
 8006cc0:	4654      	mov	r4, sl
 8006cc2:	2205      	movs	r2, #5
 8006cc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cc8:	4851      	ldr	r0, [pc, #324]	; (8006e10 <_svfiprintf_r+0x1ec>)
 8006cca:	f7f9 fa89 	bl	80001e0 <memchr>
 8006cce:	9a04      	ldr	r2, [sp, #16]
 8006cd0:	b9d8      	cbnz	r0, 8006d0a <_svfiprintf_r+0xe6>
 8006cd2:	06d0      	lsls	r0, r2, #27
 8006cd4:	bf44      	itt	mi
 8006cd6:	2320      	movmi	r3, #32
 8006cd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006cdc:	0711      	lsls	r1, r2, #28
 8006cde:	bf44      	itt	mi
 8006ce0:	232b      	movmi	r3, #43	; 0x2b
 8006ce2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ce6:	f89a 3000 	ldrb.w	r3, [sl]
 8006cea:	2b2a      	cmp	r3, #42	; 0x2a
 8006cec:	d015      	beq.n	8006d1a <_svfiprintf_r+0xf6>
 8006cee:	9a07      	ldr	r2, [sp, #28]
 8006cf0:	4654      	mov	r4, sl
 8006cf2:	2000      	movs	r0, #0
 8006cf4:	f04f 0c0a 	mov.w	ip, #10
 8006cf8:	4621      	mov	r1, r4
 8006cfa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cfe:	3b30      	subs	r3, #48	; 0x30
 8006d00:	2b09      	cmp	r3, #9
 8006d02:	d94e      	bls.n	8006da2 <_svfiprintf_r+0x17e>
 8006d04:	b1b0      	cbz	r0, 8006d34 <_svfiprintf_r+0x110>
 8006d06:	9207      	str	r2, [sp, #28]
 8006d08:	e014      	b.n	8006d34 <_svfiprintf_r+0x110>
 8006d0a:	eba0 0308 	sub.w	r3, r0, r8
 8006d0e:	fa09 f303 	lsl.w	r3, r9, r3
 8006d12:	4313      	orrs	r3, r2
 8006d14:	9304      	str	r3, [sp, #16]
 8006d16:	46a2      	mov	sl, r4
 8006d18:	e7d2      	b.n	8006cc0 <_svfiprintf_r+0x9c>
 8006d1a:	9b03      	ldr	r3, [sp, #12]
 8006d1c:	1d19      	adds	r1, r3, #4
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	9103      	str	r1, [sp, #12]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	bfbb      	ittet	lt
 8006d26:	425b      	neglt	r3, r3
 8006d28:	f042 0202 	orrlt.w	r2, r2, #2
 8006d2c:	9307      	strge	r3, [sp, #28]
 8006d2e:	9307      	strlt	r3, [sp, #28]
 8006d30:	bfb8      	it	lt
 8006d32:	9204      	strlt	r2, [sp, #16]
 8006d34:	7823      	ldrb	r3, [r4, #0]
 8006d36:	2b2e      	cmp	r3, #46	; 0x2e
 8006d38:	d10c      	bne.n	8006d54 <_svfiprintf_r+0x130>
 8006d3a:	7863      	ldrb	r3, [r4, #1]
 8006d3c:	2b2a      	cmp	r3, #42	; 0x2a
 8006d3e:	d135      	bne.n	8006dac <_svfiprintf_r+0x188>
 8006d40:	9b03      	ldr	r3, [sp, #12]
 8006d42:	1d1a      	adds	r2, r3, #4
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	9203      	str	r2, [sp, #12]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	bfb8      	it	lt
 8006d4c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d50:	3402      	adds	r4, #2
 8006d52:	9305      	str	r3, [sp, #20]
 8006d54:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006e20 <_svfiprintf_r+0x1fc>
 8006d58:	7821      	ldrb	r1, [r4, #0]
 8006d5a:	2203      	movs	r2, #3
 8006d5c:	4650      	mov	r0, sl
 8006d5e:	f7f9 fa3f 	bl	80001e0 <memchr>
 8006d62:	b140      	cbz	r0, 8006d76 <_svfiprintf_r+0x152>
 8006d64:	2340      	movs	r3, #64	; 0x40
 8006d66:	eba0 000a 	sub.w	r0, r0, sl
 8006d6a:	fa03 f000 	lsl.w	r0, r3, r0
 8006d6e:	9b04      	ldr	r3, [sp, #16]
 8006d70:	4303      	orrs	r3, r0
 8006d72:	3401      	adds	r4, #1
 8006d74:	9304      	str	r3, [sp, #16]
 8006d76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d7a:	4826      	ldr	r0, [pc, #152]	; (8006e14 <_svfiprintf_r+0x1f0>)
 8006d7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d80:	2206      	movs	r2, #6
 8006d82:	f7f9 fa2d 	bl	80001e0 <memchr>
 8006d86:	2800      	cmp	r0, #0
 8006d88:	d038      	beq.n	8006dfc <_svfiprintf_r+0x1d8>
 8006d8a:	4b23      	ldr	r3, [pc, #140]	; (8006e18 <_svfiprintf_r+0x1f4>)
 8006d8c:	bb1b      	cbnz	r3, 8006dd6 <_svfiprintf_r+0x1b2>
 8006d8e:	9b03      	ldr	r3, [sp, #12]
 8006d90:	3307      	adds	r3, #7
 8006d92:	f023 0307 	bic.w	r3, r3, #7
 8006d96:	3308      	adds	r3, #8
 8006d98:	9303      	str	r3, [sp, #12]
 8006d9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d9c:	4433      	add	r3, r6
 8006d9e:	9309      	str	r3, [sp, #36]	; 0x24
 8006da0:	e767      	b.n	8006c72 <_svfiprintf_r+0x4e>
 8006da2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006da6:	460c      	mov	r4, r1
 8006da8:	2001      	movs	r0, #1
 8006daa:	e7a5      	b.n	8006cf8 <_svfiprintf_r+0xd4>
 8006dac:	2300      	movs	r3, #0
 8006dae:	3401      	adds	r4, #1
 8006db0:	9305      	str	r3, [sp, #20]
 8006db2:	4619      	mov	r1, r3
 8006db4:	f04f 0c0a 	mov.w	ip, #10
 8006db8:	4620      	mov	r0, r4
 8006dba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006dbe:	3a30      	subs	r2, #48	; 0x30
 8006dc0:	2a09      	cmp	r2, #9
 8006dc2:	d903      	bls.n	8006dcc <_svfiprintf_r+0x1a8>
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d0c5      	beq.n	8006d54 <_svfiprintf_r+0x130>
 8006dc8:	9105      	str	r1, [sp, #20]
 8006dca:	e7c3      	b.n	8006d54 <_svfiprintf_r+0x130>
 8006dcc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006dd0:	4604      	mov	r4, r0
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e7f0      	b.n	8006db8 <_svfiprintf_r+0x194>
 8006dd6:	ab03      	add	r3, sp, #12
 8006dd8:	9300      	str	r3, [sp, #0]
 8006dda:	462a      	mov	r2, r5
 8006ddc:	4b0f      	ldr	r3, [pc, #60]	; (8006e1c <_svfiprintf_r+0x1f8>)
 8006dde:	a904      	add	r1, sp, #16
 8006de0:	4638      	mov	r0, r7
 8006de2:	f7fd ffc9 	bl	8004d78 <_printf_float>
 8006de6:	1c42      	adds	r2, r0, #1
 8006de8:	4606      	mov	r6, r0
 8006dea:	d1d6      	bne.n	8006d9a <_svfiprintf_r+0x176>
 8006dec:	89ab      	ldrh	r3, [r5, #12]
 8006dee:	065b      	lsls	r3, r3, #25
 8006df0:	f53f af2c 	bmi.w	8006c4c <_svfiprintf_r+0x28>
 8006df4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006df6:	b01d      	add	sp, #116	; 0x74
 8006df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dfc:	ab03      	add	r3, sp, #12
 8006dfe:	9300      	str	r3, [sp, #0]
 8006e00:	462a      	mov	r2, r5
 8006e02:	4b06      	ldr	r3, [pc, #24]	; (8006e1c <_svfiprintf_r+0x1f8>)
 8006e04:	a904      	add	r1, sp, #16
 8006e06:	4638      	mov	r0, r7
 8006e08:	f7fe fa5a 	bl	80052c0 <_printf_i>
 8006e0c:	e7eb      	b.n	8006de6 <_svfiprintf_r+0x1c2>
 8006e0e:	bf00      	nop
 8006e10:	08007c64 	.word	0x08007c64
 8006e14:	08007c6e 	.word	0x08007c6e
 8006e18:	08004d79 	.word	0x08004d79
 8006e1c:	08006b6d 	.word	0x08006b6d
 8006e20:	08007c6a 	.word	0x08007c6a

08006e24 <_sbrk_r>:
 8006e24:	b538      	push	{r3, r4, r5, lr}
 8006e26:	4d06      	ldr	r5, [pc, #24]	; (8006e40 <_sbrk_r+0x1c>)
 8006e28:	2300      	movs	r3, #0
 8006e2a:	4604      	mov	r4, r0
 8006e2c:	4608      	mov	r0, r1
 8006e2e:	602b      	str	r3, [r5, #0]
 8006e30:	f7fb f816 	bl	8001e60 <_sbrk>
 8006e34:	1c43      	adds	r3, r0, #1
 8006e36:	d102      	bne.n	8006e3e <_sbrk_r+0x1a>
 8006e38:	682b      	ldr	r3, [r5, #0]
 8006e3a:	b103      	cbz	r3, 8006e3e <_sbrk_r+0x1a>
 8006e3c:	6023      	str	r3, [r4, #0]
 8006e3e:	bd38      	pop	{r3, r4, r5, pc}
 8006e40:	2000030c 	.word	0x2000030c

08006e44 <__assert_func>:
 8006e44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006e46:	4614      	mov	r4, r2
 8006e48:	461a      	mov	r2, r3
 8006e4a:	4b09      	ldr	r3, [pc, #36]	; (8006e70 <__assert_func+0x2c>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4605      	mov	r5, r0
 8006e50:	68d8      	ldr	r0, [r3, #12]
 8006e52:	b14c      	cbz	r4, 8006e68 <__assert_func+0x24>
 8006e54:	4b07      	ldr	r3, [pc, #28]	; (8006e74 <__assert_func+0x30>)
 8006e56:	9100      	str	r1, [sp, #0]
 8006e58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006e5c:	4906      	ldr	r1, [pc, #24]	; (8006e78 <__assert_func+0x34>)
 8006e5e:	462b      	mov	r3, r5
 8006e60:	f000 f80e 	bl	8006e80 <fiprintf>
 8006e64:	f000 faac 	bl	80073c0 <abort>
 8006e68:	4b04      	ldr	r3, [pc, #16]	; (8006e7c <__assert_func+0x38>)
 8006e6a:	461c      	mov	r4, r3
 8006e6c:	e7f3      	b.n	8006e56 <__assert_func+0x12>
 8006e6e:	bf00      	nop
 8006e70:	2000000c 	.word	0x2000000c
 8006e74:	08007c75 	.word	0x08007c75
 8006e78:	08007c82 	.word	0x08007c82
 8006e7c:	08007cb0 	.word	0x08007cb0

08006e80 <fiprintf>:
 8006e80:	b40e      	push	{r1, r2, r3}
 8006e82:	b503      	push	{r0, r1, lr}
 8006e84:	4601      	mov	r1, r0
 8006e86:	ab03      	add	r3, sp, #12
 8006e88:	4805      	ldr	r0, [pc, #20]	; (8006ea0 <fiprintf+0x20>)
 8006e8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e8e:	6800      	ldr	r0, [r0, #0]
 8006e90:	9301      	str	r3, [sp, #4]
 8006e92:	f000 f897 	bl	8006fc4 <_vfiprintf_r>
 8006e96:	b002      	add	sp, #8
 8006e98:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e9c:	b003      	add	sp, #12
 8006e9e:	4770      	bx	lr
 8006ea0:	2000000c 	.word	0x2000000c

08006ea4 <__ascii_mbtowc>:
 8006ea4:	b082      	sub	sp, #8
 8006ea6:	b901      	cbnz	r1, 8006eaa <__ascii_mbtowc+0x6>
 8006ea8:	a901      	add	r1, sp, #4
 8006eaa:	b142      	cbz	r2, 8006ebe <__ascii_mbtowc+0x1a>
 8006eac:	b14b      	cbz	r3, 8006ec2 <__ascii_mbtowc+0x1e>
 8006eae:	7813      	ldrb	r3, [r2, #0]
 8006eb0:	600b      	str	r3, [r1, #0]
 8006eb2:	7812      	ldrb	r2, [r2, #0]
 8006eb4:	1e10      	subs	r0, r2, #0
 8006eb6:	bf18      	it	ne
 8006eb8:	2001      	movne	r0, #1
 8006eba:	b002      	add	sp, #8
 8006ebc:	4770      	bx	lr
 8006ebe:	4610      	mov	r0, r2
 8006ec0:	e7fb      	b.n	8006eba <__ascii_mbtowc+0x16>
 8006ec2:	f06f 0001 	mvn.w	r0, #1
 8006ec6:	e7f8      	b.n	8006eba <__ascii_mbtowc+0x16>

08006ec8 <memmove>:
 8006ec8:	4288      	cmp	r0, r1
 8006eca:	b510      	push	{r4, lr}
 8006ecc:	eb01 0402 	add.w	r4, r1, r2
 8006ed0:	d902      	bls.n	8006ed8 <memmove+0x10>
 8006ed2:	4284      	cmp	r4, r0
 8006ed4:	4623      	mov	r3, r4
 8006ed6:	d807      	bhi.n	8006ee8 <memmove+0x20>
 8006ed8:	1e43      	subs	r3, r0, #1
 8006eda:	42a1      	cmp	r1, r4
 8006edc:	d008      	beq.n	8006ef0 <memmove+0x28>
 8006ede:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ee2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ee6:	e7f8      	b.n	8006eda <memmove+0x12>
 8006ee8:	4402      	add	r2, r0
 8006eea:	4601      	mov	r1, r0
 8006eec:	428a      	cmp	r2, r1
 8006eee:	d100      	bne.n	8006ef2 <memmove+0x2a>
 8006ef0:	bd10      	pop	{r4, pc}
 8006ef2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ef6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006efa:	e7f7      	b.n	8006eec <memmove+0x24>

08006efc <__malloc_lock>:
 8006efc:	4801      	ldr	r0, [pc, #4]	; (8006f04 <__malloc_lock+0x8>)
 8006efe:	f000 bc1f 	b.w	8007740 <__retarget_lock_acquire_recursive>
 8006f02:	bf00      	nop
 8006f04:	20000310 	.word	0x20000310

08006f08 <__malloc_unlock>:
 8006f08:	4801      	ldr	r0, [pc, #4]	; (8006f10 <__malloc_unlock+0x8>)
 8006f0a:	f000 bc1a 	b.w	8007742 <__retarget_lock_release_recursive>
 8006f0e:	bf00      	nop
 8006f10:	20000310 	.word	0x20000310

08006f14 <_realloc_r>:
 8006f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f18:	4680      	mov	r8, r0
 8006f1a:	4614      	mov	r4, r2
 8006f1c:	460e      	mov	r6, r1
 8006f1e:	b921      	cbnz	r1, 8006f2a <_realloc_r+0x16>
 8006f20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f24:	4611      	mov	r1, r2
 8006f26:	f7ff bdad 	b.w	8006a84 <_malloc_r>
 8006f2a:	b92a      	cbnz	r2, 8006f38 <_realloc_r+0x24>
 8006f2c:	f7ff fd3e 	bl	80069ac <_free_r>
 8006f30:	4625      	mov	r5, r4
 8006f32:	4628      	mov	r0, r5
 8006f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f38:	f000 fc6a 	bl	8007810 <_malloc_usable_size_r>
 8006f3c:	4284      	cmp	r4, r0
 8006f3e:	4607      	mov	r7, r0
 8006f40:	d802      	bhi.n	8006f48 <_realloc_r+0x34>
 8006f42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006f46:	d812      	bhi.n	8006f6e <_realloc_r+0x5a>
 8006f48:	4621      	mov	r1, r4
 8006f4a:	4640      	mov	r0, r8
 8006f4c:	f7ff fd9a 	bl	8006a84 <_malloc_r>
 8006f50:	4605      	mov	r5, r0
 8006f52:	2800      	cmp	r0, #0
 8006f54:	d0ed      	beq.n	8006f32 <_realloc_r+0x1e>
 8006f56:	42bc      	cmp	r4, r7
 8006f58:	4622      	mov	r2, r4
 8006f5a:	4631      	mov	r1, r6
 8006f5c:	bf28      	it	cs
 8006f5e:	463a      	movcs	r2, r7
 8006f60:	f7ff f97c 	bl	800625c <memcpy>
 8006f64:	4631      	mov	r1, r6
 8006f66:	4640      	mov	r0, r8
 8006f68:	f7ff fd20 	bl	80069ac <_free_r>
 8006f6c:	e7e1      	b.n	8006f32 <_realloc_r+0x1e>
 8006f6e:	4635      	mov	r5, r6
 8006f70:	e7df      	b.n	8006f32 <_realloc_r+0x1e>

08006f72 <__sfputc_r>:
 8006f72:	6893      	ldr	r3, [r2, #8]
 8006f74:	3b01      	subs	r3, #1
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	b410      	push	{r4}
 8006f7a:	6093      	str	r3, [r2, #8]
 8006f7c:	da08      	bge.n	8006f90 <__sfputc_r+0x1e>
 8006f7e:	6994      	ldr	r4, [r2, #24]
 8006f80:	42a3      	cmp	r3, r4
 8006f82:	db01      	blt.n	8006f88 <__sfputc_r+0x16>
 8006f84:	290a      	cmp	r1, #10
 8006f86:	d103      	bne.n	8006f90 <__sfputc_r+0x1e>
 8006f88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f8c:	f000 b94a 	b.w	8007224 <__swbuf_r>
 8006f90:	6813      	ldr	r3, [r2, #0]
 8006f92:	1c58      	adds	r0, r3, #1
 8006f94:	6010      	str	r0, [r2, #0]
 8006f96:	7019      	strb	r1, [r3, #0]
 8006f98:	4608      	mov	r0, r1
 8006f9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <__sfputs_r>:
 8006fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fa2:	4606      	mov	r6, r0
 8006fa4:	460f      	mov	r7, r1
 8006fa6:	4614      	mov	r4, r2
 8006fa8:	18d5      	adds	r5, r2, r3
 8006faa:	42ac      	cmp	r4, r5
 8006fac:	d101      	bne.n	8006fb2 <__sfputs_r+0x12>
 8006fae:	2000      	movs	r0, #0
 8006fb0:	e007      	b.n	8006fc2 <__sfputs_r+0x22>
 8006fb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fb6:	463a      	mov	r2, r7
 8006fb8:	4630      	mov	r0, r6
 8006fba:	f7ff ffda 	bl	8006f72 <__sfputc_r>
 8006fbe:	1c43      	adds	r3, r0, #1
 8006fc0:	d1f3      	bne.n	8006faa <__sfputs_r+0xa>
 8006fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006fc4 <_vfiprintf_r>:
 8006fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fc8:	460d      	mov	r5, r1
 8006fca:	b09d      	sub	sp, #116	; 0x74
 8006fcc:	4614      	mov	r4, r2
 8006fce:	4698      	mov	r8, r3
 8006fd0:	4606      	mov	r6, r0
 8006fd2:	b118      	cbz	r0, 8006fdc <_vfiprintf_r+0x18>
 8006fd4:	6983      	ldr	r3, [r0, #24]
 8006fd6:	b90b      	cbnz	r3, 8006fdc <_vfiprintf_r+0x18>
 8006fd8:	f000 fb14 	bl	8007604 <__sinit>
 8006fdc:	4b89      	ldr	r3, [pc, #548]	; (8007204 <_vfiprintf_r+0x240>)
 8006fde:	429d      	cmp	r5, r3
 8006fe0:	d11b      	bne.n	800701a <_vfiprintf_r+0x56>
 8006fe2:	6875      	ldr	r5, [r6, #4]
 8006fe4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006fe6:	07d9      	lsls	r1, r3, #31
 8006fe8:	d405      	bmi.n	8006ff6 <_vfiprintf_r+0x32>
 8006fea:	89ab      	ldrh	r3, [r5, #12]
 8006fec:	059a      	lsls	r2, r3, #22
 8006fee:	d402      	bmi.n	8006ff6 <_vfiprintf_r+0x32>
 8006ff0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ff2:	f000 fba5 	bl	8007740 <__retarget_lock_acquire_recursive>
 8006ff6:	89ab      	ldrh	r3, [r5, #12]
 8006ff8:	071b      	lsls	r3, r3, #28
 8006ffa:	d501      	bpl.n	8007000 <_vfiprintf_r+0x3c>
 8006ffc:	692b      	ldr	r3, [r5, #16]
 8006ffe:	b9eb      	cbnz	r3, 800703c <_vfiprintf_r+0x78>
 8007000:	4629      	mov	r1, r5
 8007002:	4630      	mov	r0, r6
 8007004:	f000 f96e 	bl	80072e4 <__swsetup_r>
 8007008:	b1c0      	cbz	r0, 800703c <_vfiprintf_r+0x78>
 800700a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800700c:	07dc      	lsls	r4, r3, #31
 800700e:	d50e      	bpl.n	800702e <_vfiprintf_r+0x6a>
 8007010:	f04f 30ff 	mov.w	r0, #4294967295
 8007014:	b01d      	add	sp, #116	; 0x74
 8007016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800701a:	4b7b      	ldr	r3, [pc, #492]	; (8007208 <_vfiprintf_r+0x244>)
 800701c:	429d      	cmp	r5, r3
 800701e:	d101      	bne.n	8007024 <_vfiprintf_r+0x60>
 8007020:	68b5      	ldr	r5, [r6, #8]
 8007022:	e7df      	b.n	8006fe4 <_vfiprintf_r+0x20>
 8007024:	4b79      	ldr	r3, [pc, #484]	; (800720c <_vfiprintf_r+0x248>)
 8007026:	429d      	cmp	r5, r3
 8007028:	bf08      	it	eq
 800702a:	68f5      	ldreq	r5, [r6, #12]
 800702c:	e7da      	b.n	8006fe4 <_vfiprintf_r+0x20>
 800702e:	89ab      	ldrh	r3, [r5, #12]
 8007030:	0598      	lsls	r0, r3, #22
 8007032:	d4ed      	bmi.n	8007010 <_vfiprintf_r+0x4c>
 8007034:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007036:	f000 fb84 	bl	8007742 <__retarget_lock_release_recursive>
 800703a:	e7e9      	b.n	8007010 <_vfiprintf_r+0x4c>
 800703c:	2300      	movs	r3, #0
 800703e:	9309      	str	r3, [sp, #36]	; 0x24
 8007040:	2320      	movs	r3, #32
 8007042:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007046:	f8cd 800c 	str.w	r8, [sp, #12]
 800704a:	2330      	movs	r3, #48	; 0x30
 800704c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007210 <_vfiprintf_r+0x24c>
 8007050:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007054:	f04f 0901 	mov.w	r9, #1
 8007058:	4623      	mov	r3, r4
 800705a:	469a      	mov	sl, r3
 800705c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007060:	b10a      	cbz	r2, 8007066 <_vfiprintf_r+0xa2>
 8007062:	2a25      	cmp	r2, #37	; 0x25
 8007064:	d1f9      	bne.n	800705a <_vfiprintf_r+0x96>
 8007066:	ebba 0b04 	subs.w	fp, sl, r4
 800706a:	d00b      	beq.n	8007084 <_vfiprintf_r+0xc0>
 800706c:	465b      	mov	r3, fp
 800706e:	4622      	mov	r2, r4
 8007070:	4629      	mov	r1, r5
 8007072:	4630      	mov	r0, r6
 8007074:	f7ff ff94 	bl	8006fa0 <__sfputs_r>
 8007078:	3001      	adds	r0, #1
 800707a:	f000 80aa 	beq.w	80071d2 <_vfiprintf_r+0x20e>
 800707e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007080:	445a      	add	r2, fp
 8007082:	9209      	str	r2, [sp, #36]	; 0x24
 8007084:	f89a 3000 	ldrb.w	r3, [sl]
 8007088:	2b00      	cmp	r3, #0
 800708a:	f000 80a2 	beq.w	80071d2 <_vfiprintf_r+0x20e>
 800708e:	2300      	movs	r3, #0
 8007090:	f04f 32ff 	mov.w	r2, #4294967295
 8007094:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007098:	f10a 0a01 	add.w	sl, sl, #1
 800709c:	9304      	str	r3, [sp, #16]
 800709e:	9307      	str	r3, [sp, #28]
 80070a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070a4:	931a      	str	r3, [sp, #104]	; 0x68
 80070a6:	4654      	mov	r4, sl
 80070a8:	2205      	movs	r2, #5
 80070aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070ae:	4858      	ldr	r0, [pc, #352]	; (8007210 <_vfiprintf_r+0x24c>)
 80070b0:	f7f9 f896 	bl	80001e0 <memchr>
 80070b4:	9a04      	ldr	r2, [sp, #16]
 80070b6:	b9d8      	cbnz	r0, 80070f0 <_vfiprintf_r+0x12c>
 80070b8:	06d1      	lsls	r1, r2, #27
 80070ba:	bf44      	itt	mi
 80070bc:	2320      	movmi	r3, #32
 80070be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070c2:	0713      	lsls	r3, r2, #28
 80070c4:	bf44      	itt	mi
 80070c6:	232b      	movmi	r3, #43	; 0x2b
 80070c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070cc:	f89a 3000 	ldrb.w	r3, [sl]
 80070d0:	2b2a      	cmp	r3, #42	; 0x2a
 80070d2:	d015      	beq.n	8007100 <_vfiprintf_r+0x13c>
 80070d4:	9a07      	ldr	r2, [sp, #28]
 80070d6:	4654      	mov	r4, sl
 80070d8:	2000      	movs	r0, #0
 80070da:	f04f 0c0a 	mov.w	ip, #10
 80070de:	4621      	mov	r1, r4
 80070e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070e4:	3b30      	subs	r3, #48	; 0x30
 80070e6:	2b09      	cmp	r3, #9
 80070e8:	d94e      	bls.n	8007188 <_vfiprintf_r+0x1c4>
 80070ea:	b1b0      	cbz	r0, 800711a <_vfiprintf_r+0x156>
 80070ec:	9207      	str	r2, [sp, #28]
 80070ee:	e014      	b.n	800711a <_vfiprintf_r+0x156>
 80070f0:	eba0 0308 	sub.w	r3, r0, r8
 80070f4:	fa09 f303 	lsl.w	r3, r9, r3
 80070f8:	4313      	orrs	r3, r2
 80070fa:	9304      	str	r3, [sp, #16]
 80070fc:	46a2      	mov	sl, r4
 80070fe:	e7d2      	b.n	80070a6 <_vfiprintf_r+0xe2>
 8007100:	9b03      	ldr	r3, [sp, #12]
 8007102:	1d19      	adds	r1, r3, #4
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	9103      	str	r1, [sp, #12]
 8007108:	2b00      	cmp	r3, #0
 800710a:	bfbb      	ittet	lt
 800710c:	425b      	neglt	r3, r3
 800710e:	f042 0202 	orrlt.w	r2, r2, #2
 8007112:	9307      	strge	r3, [sp, #28]
 8007114:	9307      	strlt	r3, [sp, #28]
 8007116:	bfb8      	it	lt
 8007118:	9204      	strlt	r2, [sp, #16]
 800711a:	7823      	ldrb	r3, [r4, #0]
 800711c:	2b2e      	cmp	r3, #46	; 0x2e
 800711e:	d10c      	bne.n	800713a <_vfiprintf_r+0x176>
 8007120:	7863      	ldrb	r3, [r4, #1]
 8007122:	2b2a      	cmp	r3, #42	; 0x2a
 8007124:	d135      	bne.n	8007192 <_vfiprintf_r+0x1ce>
 8007126:	9b03      	ldr	r3, [sp, #12]
 8007128:	1d1a      	adds	r2, r3, #4
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	9203      	str	r2, [sp, #12]
 800712e:	2b00      	cmp	r3, #0
 8007130:	bfb8      	it	lt
 8007132:	f04f 33ff 	movlt.w	r3, #4294967295
 8007136:	3402      	adds	r4, #2
 8007138:	9305      	str	r3, [sp, #20]
 800713a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007220 <_vfiprintf_r+0x25c>
 800713e:	7821      	ldrb	r1, [r4, #0]
 8007140:	2203      	movs	r2, #3
 8007142:	4650      	mov	r0, sl
 8007144:	f7f9 f84c 	bl	80001e0 <memchr>
 8007148:	b140      	cbz	r0, 800715c <_vfiprintf_r+0x198>
 800714a:	2340      	movs	r3, #64	; 0x40
 800714c:	eba0 000a 	sub.w	r0, r0, sl
 8007150:	fa03 f000 	lsl.w	r0, r3, r0
 8007154:	9b04      	ldr	r3, [sp, #16]
 8007156:	4303      	orrs	r3, r0
 8007158:	3401      	adds	r4, #1
 800715a:	9304      	str	r3, [sp, #16]
 800715c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007160:	482c      	ldr	r0, [pc, #176]	; (8007214 <_vfiprintf_r+0x250>)
 8007162:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007166:	2206      	movs	r2, #6
 8007168:	f7f9 f83a 	bl	80001e0 <memchr>
 800716c:	2800      	cmp	r0, #0
 800716e:	d03f      	beq.n	80071f0 <_vfiprintf_r+0x22c>
 8007170:	4b29      	ldr	r3, [pc, #164]	; (8007218 <_vfiprintf_r+0x254>)
 8007172:	bb1b      	cbnz	r3, 80071bc <_vfiprintf_r+0x1f8>
 8007174:	9b03      	ldr	r3, [sp, #12]
 8007176:	3307      	adds	r3, #7
 8007178:	f023 0307 	bic.w	r3, r3, #7
 800717c:	3308      	adds	r3, #8
 800717e:	9303      	str	r3, [sp, #12]
 8007180:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007182:	443b      	add	r3, r7
 8007184:	9309      	str	r3, [sp, #36]	; 0x24
 8007186:	e767      	b.n	8007058 <_vfiprintf_r+0x94>
 8007188:	fb0c 3202 	mla	r2, ip, r2, r3
 800718c:	460c      	mov	r4, r1
 800718e:	2001      	movs	r0, #1
 8007190:	e7a5      	b.n	80070de <_vfiprintf_r+0x11a>
 8007192:	2300      	movs	r3, #0
 8007194:	3401      	adds	r4, #1
 8007196:	9305      	str	r3, [sp, #20]
 8007198:	4619      	mov	r1, r3
 800719a:	f04f 0c0a 	mov.w	ip, #10
 800719e:	4620      	mov	r0, r4
 80071a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071a4:	3a30      	subs	r2, #48	; 0x30
 80071a6:	2a09      	cmp	r2, #9
 80071a8:	d903      	bls.n	80071b2 <_vfiprintf_r+0x1ee>
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d0c5      	beq.n	800713a <_vfiprintf_r+0x176>
 80071ae:	9105      	str	r1, [sp, #20]
 80071b0:	e7c3      	b.n	800713a <_vfiprintf_r+0x176>
 80071b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80071b6:	4604      	mov	r4, r0
 80071b8:	2301      	movs	r3, #1
 80071ba:	e7f0      	b.n	800719e <_vfiprintf_r+0x1da>
 80071bc:	ab03      	add	r3, sp, #12
 80071be:	9300      	str	r3, [sp, #0]
 80071c0:	462a      	mov	r2, r5
 80071c2:	4b16      	ldr	r3, [pc, #88]	; (800721c <_vfiprintf_r+0x258>)
 80071c4:	a904      	add	r1, sp, #16
 80071c6:	4630      	mov	r0, r6
 80071c8:	f7fd fdd6 	bl	8004d78 <_printf_float>
 80071cc:	4607      	mov	r7, r0
 80071ce:	1c78      	adds	r0, r7, #1
 80071d0:	d1d6      	bne.n	8007180 <_vfiprintf_r+0x1bc>
 80071d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80071d4:	07d9      	lsls	r1, r3, #31
 80071d6:	d405      	bmi.n	80071e4 <_vfiprintf_r+0x220>
 80071d8:	89ab      	ldrh	r3, [r5, #12]
 80071da:	059a      	lsls	r2, r3, #22
 80071dc:	d402      	bmi.n	80071e4 <_vfiprintf_r+0x220>
 80071de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80071e0:	f000 faaf 	bl	8007742 <__retarget_lock_release_recursive>
 80071e4:	89ab      	ldrh	r3, [r5, #12]
 80071e6:	065b      	lsls	r3, r3, #25
 80071e8:	f53f af12 	bmi.w	8007010 <_vfiprintf_r+0x4c>
 80071ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80071ee:	e711      	b.n	8007014 <_vfiprintf_r+0x50>
 80071f0:	ab03      	add	r3, sp, #12
 80071f2:	9300      	str	r3, [sp, #0]
 80071f4:	462a      	mov	r2, r5
 80071f6:	4b09      	ldr	r3, [pc, #36]	; (800721c <_vfiprintf_r+0x258>)
 80071f8:	a904      	add	r1, sp, #16
 80071fa:	4630      	mov	r0, r6
 80071fc:	f7fe f860 	bl	80052c0 <_printf_i>
 8007200:	e7e4      	b.n	80071cc <_vfiprintf_r+0x208>
 8007202:	bf00      	nop
 8007204:	08007ddc 	.word	0x08007ddc
 8007208:	08007dfc 	.word	0x08007dfc
 800720c:	08007dbc 	.word	0x08007dbc
 8007210:	08007c64 	.word	0x08007c64
 8007214:	08007c6e 	.word	0x08007c6e
 8007218:	08004d79 	.word	0x08004d79
 800721c:	08006fa1 	.word	0x08006fa1
 8007220:	08007c6a 	.word	0x08007c6a

08007224 <__swbuf_r>:
 8007224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007226:	460e      	mov	r6, r1
 8007228:	4614      	mov	r4, r2
 800722a:	4605      	mov	r5, r0
 800722c:	b118      	cbz	r0, 8007236 <__swbuf_r+0x12>
 800722e:	6983      	ldr	r3, [r0, #24]
 8007230:	b90b      	cbnz	r3, 8007236 <__swbuf_r+0x12>
 8007232:	f000 f9e7 	bl	8007604 <__sinit>
 8007236:	4b21      	ldr	r3, [pc, #132]	; (80072bc <__swbuf_r+0x98>)
 8007238:	429c      	cmp	r4, r3
 800723a:	d12b      	bne.n	8007294 <__swbuf_r+0x70>
 800723c:	686c      	ldr	r4, [r5, #4]
 800723e:	69a3      	ldr	r3, [r4, #24]
 8007240:	60a3      	str	r3, [r4, #8]
 8007242:	89a3      	ldrh	r3, [r4, #12]
 8007244:	071a      	lsls	r2, r3, #28
 8007246:	d52f      	bpl.n	80072a8 <__swbuf_r+0x84>
 8007248:	6923      	ldr	r3, [r4, #16]
 800724a:	b36b      	cbz	r3, 80072a8 <__swbuf_r+0x84>
 800724c:	6923      	ldr	r3, [r4, #16]
 800724e:	6820      	ldr	r0, [r4, #0]
 8007250:	1ac0      	subs	r0, r0, r3
 8007252:	6963      	ldr	r3, [r4, #20]
 8007254:	b2f6      	uxtb	r6, r6
 8007256:	4283      	cmp	r3, r0
 8007258:	4637      	mov	r7, r6
 800725a:	dc04      	bgt.n	8007266 <__swbuf_r+0x42>
 800725c:	4621      	mov	r1, r4
 800725e:	4628      	mov	r0, r5
 8007260:	f000 f93c 	bl	80074dc <_fflush_r>
 8007264:	bb30      	cbnz	r0, 80072b4 <__swbuf_r+0x90>
 8007266:	68a3      	ldr	r3, [r4, #8]
 8007268:	3b01      	subs	r3, #1
 800726a:	60a3      	str	r3, [r4, #8]
 800726c:	6823      	ldr	r3, [r4, #0]
 800726e:	1c5a      	adds	r2, r3, #1
 8007270:	6022      	str	r2, [r4, #0]
 8007272:	701e      	strb	r6, [r3, #0]
 8007274:	6963      	ldr	r3, [r4, #20]
 8007276:	3001      	adds	r0, #1
 8007278:	4283      	cmp	r3, r0
 800727a:	d004      	beq.n	8007286 <__swbuf_r+0x62>
 800727c:	89a3      	ldrh	r3, [r4, #12]
 800727e:	07db      	lsls	r3, r3, #31
 8007280:	d506      	bpl.n	8007290 <__swbuf_r+0x6c>
 8007282:	2e0a      	cmp	r6, #10
 8007284:	d104      	bne.n	8007290 <__swbuf_r+0x6c>
 8007286:	4621      	mov	r1, r4
 8007288:	4628      	mov	r0, r5
 800728a:	f000 f927 	bl	80074dc <_fflush_r>
 800728e:	b988      	cbnz	r0, 80072b4 <__swbuf_r+0x90>
 8007290:	4638      	mov	r0, r7
 8007292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007294:	4b0a      	ldr	r3, [pc, #40]	; (80072c0 <__swbuf_r+0x9c>)
 8007296:	429c      	cmp	r4, r3
 8007298:	d101      	bne.n	800729e <__swbuf_r+0x7a>
 800729a:	68ac      	ldr	r4, [r5, #8]
 800729c:	e7cf      	b.n	800723e <__swbuf_r+0x1a>
 800729e:	4b09      	ldr	r3, [pc, #36]	; (80072c4 <__swbuf_r+0xa0>)
 80072a0:	429c      	cmp	r4, r3
 80072a2:	bf08      	it	eq
 80072a4:	68ec      	ldreq	r4, [r5, #12]
 80072a6:	e7ca      	b.n	800723e <__swbuf_r+0x1a>
 80072a8:	4621      	mov	r1, r4
 80072aa:	4628      	mov	r0, r5
 80072ac:	f000 f81a 	bl	80072e4 <__swsetup_r>
 80072b0:	2800      	cmp	r0, #0
 80072b2:	d0cb      	beq.n	800724c <__swbuf_r+0x28>
 80072b4:	f04f 37ff 	mov.w	r7, #4294967295
 80072b8:	e7ea      	b.n	8007290 <__swbuf_r+0x6c>
 80072ba:	bf00      	nop
 80072bc:	08007ddc 	.word	0x08007ddc
 80072c0:	08007dfc 	.word	0x08007dfc
 80072c4:	08007dbc 	.word	0x08007dbc

080072c8 <__ascii_wctomb>:
 80072c8:	b149      	cbz	r1, 80072de <__ascii_wctomb+0x16>
 80072ca:	2aff      	cmp	r2, #255	; 0xff
 80072cc:	bf85      	ittet	hi
 80072ce:	238a      	movhi	r3, #138	; 0x8a
 80072d0:	6003      	strhi	r3, [r0, #0]
 80072d2:	700a      	strbls	r2, [r1, #0]
 80072d4:	f04f 30ff 	movhi.w	r0, #4294967295
 80072d8:	bf98      	it	ls
 80072da:	2001      	movls	r0, #1
 80072dc:	4770      	bx	lr
 80072de:	4608      	mov	r0, r1
 80072e0:	4770      	bx	lr
	...

080072e4 <__swsetup_r>:
 80072e4:	4b32      	ldr	r3, [pc, #200]	; (80073b0 <__swsetup_r+0xcc>)
 80072e6:	b570      	push	{r4, r5, r6, lr}
 80072e8:	681d      	ldr	r5, [r3, #0]
 80072ea:	4606      	mov	r6, r0
 80072ec:	460c      	mov	r4, r1
 80072ee:	b125      	cbz	r5, 80072fa <__swsetup_r+0x16>
 80072f0:	69ab      	ldr	r3, [r5, #24]
 80072f2:	b913      	cbnz	r3, 80072fa <__swsetup_r+0x16>
 80072f4:	4628      	mov	r0, r5
 80072f6:	f000 f985 	bl	8007604 <__sinit>
 80072fa:	4b2e      	ldr	r3, [pc, #184]	; (80073b4 <__swsetup_r+0xd0>)
 80072fc:	429c      	cmp	r4, r3
 80072fe:	d10f      	bne.n	8007320 <__swsetup_r+0x3c>
 8007300:	686c      	ldr	r4, [r5, #4]
 8007302:	89a3      	ldrh	r3, [r4, #12]
 8007304:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007308:	0719      	lsls	r1, r3, #28
 800730a:	d42c      	bmi.n	8007366 <__swsetup_r+0x82>
 800730c:	06dd      	lsls	r5, r3, #27
 800730e:	d411      	bmi.n	8007334 <__swsetup_r+0x50>
 8007310:	2309      	movs	r3, #9
 8007312:	6033      	str	r3, [r6, #0]
 8007314:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007318:	81a3      	strh	r3, [r4, #12]
 800731a:	f04f 30ff 	mov.w	r0, #4294967295
 800731e:	e03e      	b.n	800739e <__swsetup_r+0xba>
 8007320:	4b25      	ldr	r3, [pc, #148]	; (80073b8 <__swsetup_r+0xd4>)
 8007322:	429c      	cmp	r4, r3
 8007324:	d101      	bne.n	800732a <__swsetup_r+0x46>
 8007326:	68ac      	ldr	r4, [r5, #8]
 8007328:	e7eb      	b.n	8007302 <__swsetup_r+0x1e>
 800732a:	4b24      	ldr	r3, [pc, #144]	; (80073bc <__swsetup_r+0xd8>)
 800732c:	429c      	cmp	r4, r3
 800732e:	bf08      	it	eq
 8007330:	68ec      	ldreq	r4, [r5, #12]
 8007332:	e7e6      	b.n	8007302 <__swsetup_r+0x1e>
 8007334:	0758      	lsls	r0, r3, #29
 8007336:	d512      	bpl.n	800735e <__swsetup_r+0x7a>
 8007338:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800733a:	b141      	cbz	r1, 800734e <__swsetup_r+0x6a>
 800733c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007340:	4299      	cmp	r1, r3
 8007342:	d002      	beq.n	800734a <__swsetup_r+0x66>
 8007344:	4630      	mov	r0, r6
 8007346:	f7ff fb31 	bl	80069ac <_free_r>
 800734a:	2300      	movs	r3, #0
 800734c:	6363      	str	r3, [r4, #52]	; 0x34
 800734e:	89a3      	ldrh	r3, [r4, #12]
 8007350:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007354:	81a3      	strh	r3, [r4, #12]
 8007356:	2300      	movs	r3, #0
 8007358:	6063      	str	r3, [r4, #4]
 800735a:	6923      	ldr	r3, [r4, #16]
 800735c:	6023      	str	r3, [r4, #0]
 800735e:	89a3      	ldrh	r3, [r4, #12]
 8007360:	f043 0308 	orr.w	r3, r3, #8
 8007364:	81a3      	strh	r3, [r4, #12]
 8007366:	6923      	ldr	r3, [r4, #16]
 8007368:	b94b      	cbnz	r3, 800737e <__swsetup_r+0x9a>
 800736a:	89a3      	ldrh	r3, [r4, #12]
 800736c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007370:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007374:	d003      	beq.n	800737e <__swsetup_r+0x9a>
 8007376:	4621      	mov	r1, r4
 8007378:	4630      	mov	r0, r6
 800737a:	f000 fa09 	bl	8007790 <__smakebuf_r>
 800737e:	89a0      	ldrh	r0, [r4, #12]
 8007380:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007384:	f010 0301 	ands.w	r3, r0, #1
 8007388:	d00a      	beq.n	80073a0 <__swsetup_r+0xbc>
 800738a:	2300      	movs	r3, #0
 800738c:	60a3      	str	r3, [r4, #8]
 800738e:	6963      	ldr	r3, [r4, #20]
 8007390:	425b      	negs	r3, r3
 8007392:	61a3      	str	r3, [r4, #24]
 8007394:	6923      	ldr	r3, [r4, #16]
 8007396:	b943      	cbnz	r3, 80073aa <__swsetup_r+0xc6>
 8007398:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800739c:	d1ba      	bne.n	8007314 <__swsetup_r+0x30>
 800739e:	bd70      	pop	{r4, r5, r6, pc}
 80073a0:	0781      	lsls	r1, r0, #30
 80073a2:	bf58      	it	pl
 80073a4:	6963      	ldrpl	r3, [r4, #20]
 80073a6:	60a3      	str	r3, [r4, #8]
 80073a8:	e7f4      	b.n	8007394 <__swsetup_r+0xb0>
 80073aa:	2000      	movs	r0, #0
 80073ac:	e7f7      	b.n	800739e <__swsetup_r+0xba>
 80073ae:	bf00      	nop
 80073b0:	2000000c 	.word	0x2000000c
 80073b4:	08007ddc 	.word	0x08007ddc
 80073b8:	08007dfc 	.word	0x08007dfc
 80073bc:	08007dbc 	.word	0x08007dbc

080073c0 <abort>:
 80073c0:	b508      	push	{r3, lr}
 80073c2:	2006      	movs	r0, #6
 80073c4:	f000 fa54 	bl	8007870 <raise>
 80073c8:	2001      	movs	r0, #1
 80073ca:	f7fa fcd2 	bl	8001d72 <_exit>
	...

080073d0 <__sflush_r>:
 80073d0:	898a      	ldrh	r2, [r1, #12]
 80073d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073d6:	4605      	mov	r5, r0
 80073d8:	0710      	lsls	r0, r2, #28
 80073da:	460c      	mov	r4, r1
 80073dc:	d458      	bmi.n	8007490 <__sflush_r+0xc0>
 80073de:	684b      	ldr	r3, [r1, #4]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	dc05      	bgt.n	80073f0 <__sflush_r+0x20>
 80073e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	dc02      	bgt.n	80073f0 <__sflush_r+0x20>
 80073ea:	2000      	movs	r0, #0
 80073ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80073f2:	2e00      	cmp	r6, #0
 80073f4:	d0f9      	beq.n	80073ea <__sflush_r+0x1a>
 80073f6:	2300      	movs	r3, #0
 80073f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80073fc:	682f      	ldr	r7, [r5, #0]
 80073fe:	602b      	str	r3, [r5, #0]
 8007400:	d032      	beq.n	8007468 <__sflush_r+0x98>
 8007402:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007404:	89a3      	ldrh	r3, [r4, #12]
 8007406:	075a      	lsls	r2, r3, #29
 8007408:	d505      	bpl.n	8007416 <__sflush_r+0x46>
 800740a:	6863      	ldr	r3, [r4, #4]
 800740c:	1ac0      	subs	r0, r0, r3
 800740e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007410:	b10b      	cbz	r3, 8007416 <__sflush_r+0x46>
 8007412:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007414:	1ac0      	subs	r0, r0, r3
 8007416:	2300      	movs	r3, #0
 8007418:	4602      	mov	r2, r0
 800741a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800741c:	6a21      	ldr	r1, [r4, #32]
 800741e:	4628      	mov	r0, r5
 8007420:	47b0      	blx	r6
 8007422:	1c43      	adds	r3, r0, #1
 8007424:	89a3      	ldrh	r3, [r4, #12]
 8007426:	d106      	bne.n	8007436 <__sflush_r+0x66>
 8007428:	6829      	ldr	r1, [r5, #0]
 800742a:	291d      	cmp	r1, #29
 800742c:	d82c      	bhi.n	8007488 <__sflush_r+0xb8>
 800742e:	4a2a      	ldr	r2, [pc, #168]	; (80074d8 <__sflush_r+0x108>)
 8007430:	40ca      	lsrs	r2, r1
 8007432:	07d6      	lsls	r6, r2, #31
 8007434:	d528      	bpl.n	8007488 <__sflush_r+0xb8>
 8007436:	2200      	movs	r2, #0
 8007438:	6062      	str	r2, [r4, #4]
 800743a:	04d9      	lsls	r1, r3, #19
 800743c:	6922      	ldr	r2, [r4, #16]
 800743e:	6022      	str	r2, [r4, #0]
 8007440:	d504      	bpl.n	800744c <__sflush_r+0x7c>
 8007442:	1c42      	adds	r2, r0, #1
 8007444:	d101      	bne.n	800744a <__sflush_r+0x7a>
 8007446:	682b      	ldr	r3, [r5, #0]
 8007448:	b903      	cbnz	r3, 800744c <__sflush_r+0x7c>
 800744a:	6560      	str	r0, [r4, #84]	; 0x54
 800744c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800744e:	602f      	str	r7, [r5, #0]
 8007450:	2900      	cmp	r1, #0
 8007452:	d0ca      	beq.n	80073ea <__sflush_r+0x1a>
 8007454:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007458:	4299      	cmp	r1, r3
 800745a:	d002      	beq.n	8007462 <__sflush_r+0x92>
 800745c:	4628      	mov	r0, r5
 800745e:	f7ff faa5 	bl	80069ac <_free_r>
 8007462:	2000      	movs	r0, #0
 8007464:	6360      	str	r0, [r4, #52]	; 0x34
 8007466:	e7c1      	b.n	80073ec <__sflush_r+0x1c>
 8007468:	6a21      	ldr	r1, [r4, #32]
 800746a:	2301      	movs	r3, #1
 800746c:	4628      	mov	r0, r5
 800746e:	47b0      	blx	r6
 8007470:	1c41      	adds	r1, r0, #1
 8007472:	d1c7      	bne.n	8007404 <__sflush_r+0x34>
 8007474:	682b      	ldr	r3, [r5, #0]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d0c4      	beq.n	8007404 <__sflush_r+0x34>
 800747a:	2b1d      	cmp	r3, #29
 800747c:	d001      	beq.n	8007482 <__sflush_r+0xb2>
 800747e:	2b16      	cmp	r3, #22
 8007480:	d101      	bne.n	8007486 <__sflush_r+0xb6>
 8007482:	602f      	str	r7, [r5, #0]
 8007484:	e7b1      	b.n	80073ea <__sflush_r+0x1a>
 8007486:	89a3      	ldrh	r3, [r4, #12]
 8007488:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800748c:	81a3      	strh	r3, [r4, #12]
 800748e:	e7ad      	b.n	80073ec <__sflush_r+0x1c>
 8007490:	690f      	ldr	r7, [r1, #16]
 8007492:	2f00      	cmp	r7, #0
 8007494:	d0a9      	beq.n	80073ea <__sflush_r+0x1a>
 8007496:	0793      	lsls	r3, r2, #30
 8007498:	680e      	ldr	r6, [r1, #0]
 800749a:	bf08      	it	eq
 800749c:	694b      	ldreq	r3, [r1, #20]
 800749e:	600f      	str	r7, [r1, #0]
 80074a0:	bf18      	it	ne
 80074a2:	2300      	movne	r3, #0
 80074a4:	eba6 0807 	sub.w	r8, r6, r7
 80074a8:	608b      	str	r3, [r1, #8]
 80074aa:	f1b8 0f00 	cmp.w	r8, #0
 80074ae:	dd9c      	ble.n	80073ea <__sflush_r+0x1a>
 80074b0:	6a21      	ldr	r1, [r4, #32]
 80074b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80074b4:	4643      	mov	r3, r8
 80074b6:	463a      	mov	r2, r7
 80074b8:	4628      	mov	r0, r5
 80074ba:	47b0      	blx	r6
 80074bc:	2800      	cmp	r0, #0
 80074be:	dc06      	bgt.n	80074ce <__sflush_r+0xfe>
 80074c0:	89a3      	ldrh	r3, [r4, #12]
 80074c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074c6:	81a3      	strh	r3, [r4, #12]
 80074c8:	f04f 30ff 	mov.w	r0, #4294967295
 80074cc:	e78e      	b.n	80073ec <__sflush_r+0x1c>
 80074ce:	4407      	add	r7, r0
 80074d0:	eba8 0800 	sub.w	r8, r8, r0
 80074d4:	e7e9      	b.n	80074aa <__sflush_r+0xda>
 80074d6:	bf00      	nop
 80074d8:	20400001 	.word	0x20400001

080074dc <_fflush_r>:
 80074dc:	b538      	push	{r3, r4, r5, lr}
 80074de:	690b      	ldr	r3, [r1, #16]
 80074e0:	4605      	mov	r5, r0
 80074e2:	460c      	mov	r4, r1
 80074e4:	b913      	cbnz	r3, 80074ec <_fflush_r+0x10>
 80074e6:	2500      	movs	r5, #0
 80074e8:	4628      	mov	r0, r5
 80074ea:	bd38      	pop	{r3, r4, r5, pc}
 80074ec:	b118      	cbz	r0, 80074f6 <_fflush_r+0x1a>
 80074ee:	6983      	ldr	r3, [r0, #24]
 80074f0:	b90b      	cbnz	r3, 80074f6 <_fflush_r+0x1a>
 80074f2:	f000 f887 	bl	8007604 <__sinit>
 80074f6:	4b14      	ldr	r3, [pc, #80]	; (8007548 <_fflush_r+0x6c>)
 80074f8:	429c      	cmp	r4, r3
 80074fa:	d11b      	bne.n	8007534 <_fflush_r+0x58>
 80074fc:	686c      	ldr	r4, [r5, #4]
 80074fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d0ef      	beq.n	80074e6 <_fflush_r+0xa>
 8007506:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007508:	07d0      	lsls	r0, r2, #31
 800750a:	d404      	bmi.n	8007516 <_fflush_r+0x3a>
 800750c:	0599      	lsls	r1, r3, #22
 800750e:	d402      	bmi.n	8007516 <_fflush_r+0x3a>
 8007510:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007512:	f000 f915 	bl	8007740 <__retarget_lock_acquire_recursive>
 8007516:	4628      	mov	r0, r5
 8007518:	4621      	mov	r1, r4
 800751a:	f7ff ff59 	bl	80073d0 <__sflush_r>
 800751e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007520:	07da      	lsls	r2, r3, #31
 8007522:	4605      	mov	r5, r0
 8007524:	d4e0      	bmi.n	80074e8 <_fflush_r+0xc>
 8007526:	89a3      	ldrh	r3, [r4, #12]
 8007528:	059b      	lsls	r3, r3, #22
 800752a:	d4dd      	bmi.n	80074e8 <_fflush_r+0xc>
 800752c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800752e:	f000 f908 	bl	8007742 <__retarget_lock_release_recursive>
 8007532:	e7d9      	b.n	80074e8 <_fflush_r+0xc>
 8007534:	4b05      	ldr	r3, [pc, #20]	; (800754c <_fflush_r+0x70>)
 8007536:	429c      	cmp	r4, r3
 8007538:	d101      	bne.n	800753e <_fflush_r+0x62>
 800753a:	68ac      	ldr	r4, [r5, #8]
 800753c:	e7df      	b.n	80074fe <_fflush_r+0x22>
 800753e:	4b04      	ldr	r3, [pc, #16]	; (8007550 <_fflush_r+0x74>)
 8007540:	429c      	cmp	r4, r3
 8007542:	bf08      	it	eq
 8007544:	68ec      	ldreq	r4, [r5, #12]
 8007546:	e7da      	b.n	80074fe <_fflush_r+0x22>
 8007548:	08007ddc 	.word	0x08007ddc
 800754c:	08007dfc 	.word	0x08007dfc
 8007550:	08007dbc 	.word	0x08007dbc

08007554 <std>:
 8007554:	2300      	movs	r3, #0
 8007556:	b510      	push	{r4, lr}
 8007558:	4604      	mov	r4, r0
 800755a:	e9c0 3300 	strd	r3, r3, [r0]
 800755e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007562:	6083      	str	r3, [r0, #8]
 8007564:	8181      	strh	r1, [r0, #12]
 8007566:	6643      	str	r3, [r0, #100]	; 0x64
 8007568:	81c2      	strh	r2, [r0, #14]
 800756a:	6183      	str	r3, [r0, #24]
 800756c:	4619      	mov	r1, r3
 800756e:	2208      	movs	r2, #8
 8007570:	305c      	adds	r0, #92	; 0x5c
 8007572:	f7fd fb59 	bl	8004c28 <memset>
 8007576:	4b05      	ldr	r3, [pc, #20]	; (800758c <std+0x38>)
 8007578:	6263      	str	r3, [r4, #36]	; 0x24
 800757a:	4b05      	ldr	r3, [pc, #20]	; (8007590 <std+0x3c>)
 800757c:	62a3      	str	r3, [r4, #40]	; 0x28
 800757e:	4b05      	ldr	r3, [pc, #20]	; (8007594 <std+0x40>)
 8007580:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007582:	4b05      	ldr	r3, [pc, #20]	; (8007598 <std+0x44>)
 8007584:	6224      	str	r4, [r4, #32]
 8007586:	6323      	str	r3, [r4, #48]	; 0x30
 8007588:	bd10      	pop	{r4, pc}
 800758a:	bf00      	nop
 800758c:	080078a9 	.word	0x080078a9
 8007590:	080078cb 	.word	0x080078cb
 8007594:	08007903 	.word	0x08007903
 8007598:	08007927 	.word	0x08007927

0800759c <_cleanup_r>:
 800759c:	4901      	ldr	r1, [pc, #4]	; (80075a4 <_cleanup_r+0x8>)
 800759e:	f000 b8af 	b.w	8007700 <_fwalk_reent>
 80075a2:	bf00      	nop
 80075a4:	080074dd 	.word	0x080074dd

080075a8 <__sfmoreglue>:
 80075a8:	b570      	push	{r4, r5, r6, lr}
 80075aa:	2268      	movs	r2, #104	; 0x68
 80075ac:	1e4d      	subs	r5, r1, #1
 80075ae:	4355      	muls	r5, r2
 80075b0:	460e      	mov	r6, r1
 80075b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80075b6:	f7ff fa65 	bl	8006a84 <_malloc_r>
 80075ba:	4604      	mov	r4, r0
 80075bc:	b140      	cbz	r0, 80075d0 <__sfmoreglue+0x28>
 80075be:	2100      	movs	r1, #0
 80075c0:	e9c0 1600 	strd	r1, r6, [r0]
 80075c4:	300c      	adds	r0, #12
 80075c6:	60a0      	str	r0, [r4, #8]
 80075c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80075cc:	f7fd fb2c 	bl	8004c28 <memset>
 80075d0:	4620      	mov	r0, r4
 80075d2:	bd70      	pop	{r4, r5, r6, pc}

080075d4 <__sfp_lock_acquire>:
 80075d4:	4801      	ldr	r0, [pc, #4]	; (80075dc <__sfp_lock_acquire+0x8>)
 80075d6:	f000 b8b3 	b.w	8007740 <__retarget_lock_acquire_recursive>
 80075da:	bf00      	nop
 80075dc:	20000311 	.word	0x20000311

080075e0 <__sfp_lock_release>:
 80075e0:	4801      	ldr	r0, [pc, #4]	; (80075e8 <__sfp_lock_release+0x8>)
 80075e2:	f000 b8ae 	b.w	8007742 <__retarget_lock_release_recursive>
 80075e6:	bf00      	nop
 80075e8:	20000311 	.word	0x20000311

080075ec <__sinit_lock_acquire>:
 80075ec:	4801      	ldr	r0, [pc, #4]	; (80075f4 <__sinit_lock_acquire+0x8>)
 80075ee:	f000 b8a7 	b.w	8007740 <__retarget_lock_acquire_recursive>
 80075f2:	bf00      	nop
 80075f4:	20000312 	.word	0x20000312

080075f8 <__sinit_lock_release>:
 80075f8:	4801      	ldr	r0, [pc, #4]	; (8007600 <__sinit_lock_release+0x8>)
 80075fa:	f000 b8a2 	b.w	8007742 <__retarget_lock_release_recursive>
 80075fe:	bf00      	nop
 8007600:	20000312 	.word	0x20000312

08007604 <__sinit>:
 8007604:	b510      	push	{r4, lr}
 8007606:	4604      	mov	r4, r0
 8007608:	f7ff fff0 	bl	80075ec <__sinit_lock_acquire>
 800760c:	69a3      	ldr	r3, [r4, #24]
 800760e:	b11b      	cbz	r3, 8007618 <__sinit+0x14>
 8007610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007614:	f7ff bff0 	b.w	80075f8 <__sinit_lock_release>
 8007618:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800761c:	6523      	str	r3, [r4, #80]	; 0x50
 800761e:	4b13      	ldr	r3, [pc, #76]	; (800766c <__sinit+0x68>)
 8007620:	4a13      	ldr	r2, [pc, #76]	; (8007670 <__sinit+0x6c>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	62a2      	str	r2, [r4, #40]	; 0x28
 8007626:	42a3      	cmp	r3, r4
 8007628:	bf04      	itt	eq
 800762a:	2301      	moveq	r3, #1
 800762c:	61a3      	streq	r3, [r4, #24]
 800762e:	4620      	mov	r0, r4
 8007630:	f000 f820 	bl	8007674 <__sfp>
 8007634:	6060      	str	r0, [r4, #4]
 8007636:	4620      	mov	r0, r4
 8007638:	f000 f81c 	bl	8007674 <__sfp>
 800763c:	60a0      	str	r0, [r4, #8]
 800763e:	4620      	mov	r0, r4
 8007640:	f000 f818 	bl	8007674 <__sfp>
 8007644:	2200      	movs	r2, #0
 8007646:	60e0      	str	r0, [r4, #12]
 8007648:	2104      	movs	r1, #4
 800764a:	6860      	ldr	r0, [r4, #4]
 800764c:	f7ff ff82 	bl	8007554 <std>
 8007650:	68a0      	ldr	r0, [r4, #8]
 8007652:	2201      	movs	r2, #1
 8007654:	2109      	movs	r1, #9
 8007656:	f7ff ff7d 	bl	8007554 <std>
 800765a:	68e0      	ldr	r0, [r4, #12]
 800765c:	2202      	movs	r2, #2
 800765e:	2112      	movs	r1, #18
 8007660:	f7ff ff78 	bl	8007554 <std>
 8007664:	2301      	movs	r3, #1
 8007666:	61a3      	str	r3, [r4, #24]
 8007668:	e7d2      	b.n	8007610 <__sinit+0xc>
 800766a:	bf00      	nop
 800766c:	08007a44 	.word	0x08007a44
 8007670:	0800759d 	.word	0x0800759d

08007674 <__sfp>:
 8007674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007676:	4607      	mov	r7, r0
 8007678:	f7ff ffac 	bl	80075d4 <__sfp_lock_acquire>
 800767c:	4b1e      	ldr	r3, [pc, #120]	; (80076f8 <__sfp+0x84>)
 800767e:	681e      	ldr	r6, [r3, #0]
 8007680:	69b3      	ldr	r3, [r6, #24]
 8007682:	b913      	cbnz	r3, 800768a <__sfp+0x16>
 8007684:	4630      	mov	r0, r6
 8007686:	f7ff ffbd 	bl	8007604 <__sinit>
 800768a:	3648      	adds	r6, #72	; 0x48
 800768c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007690:	3b01      	subs	r3, #1
 8007692:	d503      	bpl.n	800769c <__sfp+0x28>
 8007694:	6833      	ldr	r3, [r6, #0]
 8007696:	b30b      	cbz	r3, 80076dc <__sfp+0x68>
 8007698:	6836      	ldr	r6, [r6, #0]
 800769a:	e7f7      	b.n	800768c <__sfp+0x18>
 800769c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80076a0:	b9d5      	cbnz	r5, 80076d8 <__sfp+0x64>
 80076a2:	4b16      	ldr	r3, [pc, #88]	; (80076fc <__sfp+0x88>)
 80076a4:	60e3      	str	r3, [r4, #12]
 80076a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80076aa:	6665      	str	r5, [r4, #100]	; 0x64
 80076ac:	f000 f847 	bl	800773e <__retarget_lock_init_recursive>
 80076b0:	f7ff ff96 	bl	80075e0 <__sfp_lock_release>
 80076b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80076b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80076bc:	6025      	str	r5, [r4, #0]
 80076be:	61a5      	str	r5, [r4, #24]
 80076c0:	2208      	movs	r2, #8
 80076c2:	4629      	mov	r1, r5
 80076c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80076c8:	f7fd faae 	bl	8004c28 <memset>
 80076cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80076d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80076d4:	4620      	mov	r0, r4
 80076d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076d8:	3468      	adds	r4, #104	; 0x68
 80076da:	e7d9      	b.n	8007690 <__sfp+0x1c>
 80076dc:	2104      	movs	r1, #4
 80076de:	4638      	mov	r0, r7
 80076e0:	f7ff ff62 	bl	80075a8 <__sfmoreglue>
 80076e4:	4604      	mov	r4, r0
 80076e6:	6030      	str	r0, [r6, #0]
 80076e8:	2800      	cmp	r0, #0
 80076ea:	d1d5      	bne.n	8007698 <__sfp+0x24>
 80076ec:	f7ff ff78 	bl	80075e0 <__sfp_lock_release>
 80076f0:	230c      	movs	r3, #12
 80076f2:	603b      	str	r3, [r7, #0]
 80076f4:	e7ee      	b.n	80076d4 <__sfp+0x60>
 80076f6:	bf00      	nop
 80076f8:	08007a44 	.word	0x08007a44
 80076fc:	ffff0001 	.word	0xffff0001

08007700 <_fwalk_reent>:
 8007700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007704:	4606      	mov	r6, r0
 8007706:	4688      	mov	r8, r1
 8007708:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800770c:	2700      	movs	r7, #0
 800770e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007712:	f1b9 0901 	subs.w	r9, r9, #1
 8007716:	d505      	bpl.n	8007724 <_fwalk_reent+0x24>
 8007718:	6824      	ldr	r4, [r4, #0]
 800771a:	2c00      	cmp	r4, #0
 800771c:	d1f7      	bne.n	800770e <_fwalk_reent+0xe>
 800771e:	4638      	mov	r0, r7
 8007720:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007724:	89ab      	ldrh	r3, [r5, #12]
 8007726:	2b01      	cmp	r3, #1
 8007728:	d907      	bls.n	800773a <_fwalk_reent+0x3a>
 800772a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800772e:	3301      	adds	r3, #1
 8007730:	d003      	beq.n	800773a <_fwalk_reent+0x3a>
 8007732:	4629      	mov	r1, r5
 8007734:	4630      	mov	r0, r6
 8007736:	47c0      	blx	r8
 8007738:	4307      	orrs	r7, r0
 800773a:	3568      	adds	r5, #104	; 0x68
 800773c:	e7e9      	b.n	8007712 <_fwalk_reent+0x12>

0800773e <__retarget_lock_init_recursive>:
 800773e:	4770      	bx	lr

08007740 <__retarget_lock_acquire_recursive>:
 8007740:	4770      	bx	lr

08007742 <__retarget_lock_release_recursive>:
 8007742:	4770      	bx	lr

08007744 <__swhatbuf_r>:
 8007744:	b570      	push	{r4, r5, r6, lr}
 8007746:	460e      	mov	r6, r1
 8007748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800774c:	2900      	cmp	r1, #0
 800774e:	b096      	sub	sp, #88	; 0x58
 8007750:	4614      	mov	r4, r2
 8007752:	461d      	mov	r5, r3
 8007754:	da08      	bge.n	8007768 <__swhatbuf_r+0x24>
 8007756:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800775a:	2200      	movs	r2, #0
 800775c:	602a      	str	r2, [r5, #0]
 800775e:	061a      	lsls	r2, r3, #24
 8007760:	d410      	bmi.n	8007784 <__swhatbuf_r+0x40>
 8007762:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007766:	e00e      	b.n	8007786 <__swhatbuf_r+0x42>
 8007768:	466a      	mov	r2, sp
 800776a:	f000 f903 	bl	8007974 <_fstat_r>
 800776e:	2800      	cmp	r0, #0
 8007770:	dbf1      	blt.n	8007756 <__swhatbuf_r+0x12>
 8007772:	9a01      	ldr	r2, [sp, #4]
 8007774:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007778:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800777c:	425a      	negs	r2, r3
 800777e:	415a      	adcs	r2, r3
 8007780:	602a      	str	r2, [r5, #0]
 8007782:	e7ee      	b.n	8007762 <__swhatbuf_r+0x1e>
 8007784:	2340      	movs	r3, #64	; 0x40
 8007786:	2000      	movs	r0, #0
 8007788:	6023      	str	r3, [r4, #0]
 800778a:	b016      	add	sp, #88	; 0x58
 800778c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007790 <__smakebuf_r>:
 8007790:	898b      	ldrh	r3, [r1, #12]
 8007792:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007794:	079d      	lsls	r5, r3, #30
 8007796:	4606      	mov	r6, r0
 8007798:	460c      	mov	r4, r1
 800779a:	d507      	bpl.n	80077ac <__smakebuf_r+0x1c>
 800779c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80077a0:	6023      	str	r3, [r4, #0]
 80077a2:	6123      	str	r3, [r4, #16]
 80077a4:	2301      	movs	r3, #1
 80077a6:	6163      	str	r3, [r4, #20]
 80077a8:	b002      	add	sp, #8
 80077aa:	bd70      	pop	{r4, r5, r6, pc}
 80077ac:	ab01      	add	r3, sp, #4
 80077ae:	466a      	mov	r2, sp
 80077b0:	f7ff ffc8 	bl	8007744 <__swhatbuf_r>
 80077b4:	9900      	ldr	r1, [sp, #0]
 80077b6:	4605      	mov	r5, r0
 80077b8:	4630      	mov	r0, r6
 80077ba:	f7ff f963 	bl	8006a84 <_malloc_r>
 80077be:	b948      	cbnz	r0, 80077d4 <__smakebuf_r+0x44>
 80077c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077c4:	059a      	lsls	r2, r3, #22
 80077c6:	d4ef      	bmi.n	80077a8 <__smakebuf_r+0x18>
 80077c8:	f023 0303 	bic.w	r3, r3, #3
 80077cc:	f043 0302 	orr.w	r3, r3, #2
 80077d0:	81a3      	strh	r3, [r4, #12]
 80077d2:	e7e3      	b.n	800779c <__smakebuf_r+0xc>
 80077d4:	4b0d      	ldr	r3, [pc, #52]	; (800780c <__smakebuf_r+0x7c>)
 80077d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80077d8:	89a3      	ldrh	r3, [r4, #12]
 80077da:	6020      	str	r0, [r4, #0]
 80077dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077e0:	81a3      	strh	r3, [r4, #12]
 80077e2:	9b00      	ldr	r3, [sp, #0]
 80077e4:	6163      	str	r3, [r4, #20]
 80077e6:	9b01      	ldr	r3, [sp, #4]
 80077e8:	6120      	str	r0, [r4, #16]
 80077ea:	b15b      	cbz	r3, 8007804 <__smakebuf_r+0x74>
 80077ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077f0:	4630      	mov	r0, r6
 80077f2:	f000 f8d1 	bl	8007998 <_isatty_r>
 80077f6:	b128      	cbz	r0, 8007804 <__smakebuf_r+0x74>
 80077f8:	89a3      	ldrh	r3, [r4, #12]
 80077fa:	f023 0303 	bic.w	r3, r3, #3
 80077fe:	f043 0301 	orr.w	r3, r3, #1
 8007802:	81a3      	strh	r3, [r4, #12]
 8007804:	89a0      	ldrh	r0, [r4, #12]
 8007806:	4305      	orrs	r5, r0
 8007808:	81a5      	strh	r5, [r4, #12]
 800780a:	e7cd      	b.n	80077a8 <__smakebuf_r+0x18>
 800780c:	0800759d 	.word	0x0800759d

08007810 <_malloc_usable_size_r>:
 8007810:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007814:	1f18      	subs	r0, r3, #4
 8007816:	2b00      	cmp	r3, #0
 8007818:	bfbc      	itt	lt
 800781a:	580b      	ldrlt	r3, [r1, r0]
 800781c:	18c0      	addlt	r0, r0, r3
 800781e:	4770      	bx	lr

08007820 <_raise_r>:
 8007820:	291f      	cmp	r1, #31
 8007822:	b538      	push	{r3, r4, r5, lr}
 8007824:	4604      	mov	r4, r0
 8007826:	460d      	mov	r5, r1
 8007828:	d904      	bls.n	8007834 <_raise_r+0x14>
 800782a:	2316      	movs	r3, #22
 800782c:	6003      	str	r3, [r0, #0]
 800782e:	f04f 30ff 	mov.w	r0, #4294967295
 8007832:	bd38      	pop	{r3, r4, r5, pc}
 8007834:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007836:	b112      	cbz	r2, 800783e <_raise_r+0x1e>
 8007838:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800783c:	b94b      	cbnz	r3, 8007852 <_raise_r+0x32>
 800783e:	4620      	mov	r0, r4
 8007840:	f000 f830 	bl	80078a4 <_getpid_r>
 8007844:	462a      	mov	r2, r5
 8007846:	4601      	mov	r1, r0
 8007848:	4620      	mov	r0, r4
 800784a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800784e:	f000 b817 	b.w	8007880 <_kill_r>
 8007852:	2b01      	cmp	r3, #1
 8007854:	d00a      	beq.n	800786c <_raise_r+0x4c>
 8007856:	1c59      	adds	r1, r3, #1
 8007858:	d103      	bne.n	8007862 <_raise_r+0x42>
 800785a:	2316      	movs	r3, #22
 800785c:	6003      	str	r3, [r0, #0]
 800785e:	2001      	movs	r0, #1
 8007860:	e7e7      	b.n	8007832 <_raise_r+0x12>
 8007862:	2400      	movs	r4, #0
 8007864:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007868:	4628      	mov	r0, r5
 800786a:	4798      	blx	r3
 800786c:	2000      	movs	r0, #0
 800786e:	e7e0      	b.n	8007832 <_raise_r+0x12>

08007870 <raise>:
 8007870:	4b02      	ldr	r3, [pc, #8]	; (800787c <raise+0xc>)
 8007872:	4601      	mov	r1, r0
 8007874:	6818      	ldr	r0, [r3, #0]
 8007876:	f7ff bfd3 	b.w	8007820 <_raise_r>
 800787a:	bf00      	nop
 800787c:	2000000c 	.word	0x2000000c

08007880 <_kill_r>:
 8007880:	b538      	push	{r3, r4, r5, lr}
 8007882:	4d07      	ldr	r5, [pc, #28]	; (80078a0 <_kill_r+0x20>)
 8007884:	2300      	movs	r3, #0
 8007886:	4604      	mov	r4, r0
 8007888:	4608      	mov	r0, r1
 800788a:	4611      	mov	r1, r2
 800788c:	602b      	str	r3, [r5, #0]
 800788e:	f7fa fa60 	bl	8001d52 <_kill>
 8007892:	1c43      	adds	r3, r0, #1
 8007894:	d102      	bne.n	800789c <_kill_r+0x1c>
 8007896:	682b      	ldr	r3, [r5, #0]
 8007898:	b103      	cbz	r3, 800789c <_kill_r+0x1c>
 800789a:	6023      	str	r3, [r4, #0]
 800789c:	bd38      	pop	{r3, r4, r5, pc}
 800789e:	bf00      	nop
 80078a0:	2000030c 	.word	0x2000030c

080078a4 <_getpid_r>:
 80078a4:	f7fa ba4d 	b.w	8001d42 <_getpid>

080078a8 <__sread>:
 80078a8:	b510      	push	{r4, lr}
 80078aa:	460c      	mov	r4, r1
 80078ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078b0:	f000 f894 	bl	80079dc <_read_r>
 80078b4:	2800      	cmp	r0, #0
 80078b6:	bfab      	itete	ge
 80078b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80078ba:	89a3      	ldrhlt	r3, [r4, #12]
 80078bc:	181b      	addge	r3, r3, r0
 80078be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80078c2:	bfac      	ite	ge
 80078c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80078c6:	81a3      	strhlt	r3, [r4, #12]
 80078c8:	bd10      	pop	{r4, pc}

080078ca <__swrite>:
 80078ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078ce:	461f      	mov	r7, r3
 80078d0:	898b      	ldrh	r3, [r1, #12]
 80078d2:	05db      	lsls	r3, r3, #23
 80078d4:	4605      	mov	r5, r0
 80078d6:	460c      	mov	r4, r1
 80078d8:	4616      	mov	r6, r2
 80078da:	d505      	bpl.n	80078e8 <__swrite+0x1e>
 80078dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078e0:	2302      	movs	r3, #2
 80078e2:	2200      	movs	r2, #0
 80078e4:	f000 f868 	bl	80079b8 <_lseek_r>
 80078e8:	89a3      	ldrh	r3, [r4, #12]
 80078ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80078f2:	81a3      	strh	r3, [r4, #12]
 80078f4:	4632      	mov	r2, r6
 80078f6:	463b      	mov	r3, r7
 80078f8:	4628      	mov	r0, r5
 80078fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078fe:	f000 b817 	b.w	8007930 <_write_r>

08007902 <__sseek>:
 8007902:	b510      	push	{r4, lr}
 8007904:	460c      	mov	r4, r1
 8007906:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800790a:	f000 f855 	bl	80079b8 <_lseek_r>
 800790e:	1c43      	adds	r3, r0, #1
 8007910:	89a3      	ldrh	r3, [r4, #12]
 8007912:	bf15      	itete	ne
 8007914:	6560      	strne	r0, [r4, #84]	; 0x54
 8007916:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800791a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800791e:	81a3      	strheq	r3, [r4, #12]
 8007920:	bf18      	it	ne
 8007922:	81a3      	strhne	r3, [r4, #12]
 8007924:	bd10      	pop	{r4, pc}

08007926 <__sclose>:
 8007926:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800792a:	f000 b813 	b.w	8007954 <_close_r>
	...

08007930 <_write_r>:
 8007930:	b538      	push	{r3, r4, r5, lr}
 8007932:	4d07      	ldr	r5, [pc, #28]	; (8007950 <_write_r+0x20>)
 8007934:	4604      	mov	r4, r0
 8007936:	4608      	mov	r0, r1
 8007938:	4611      	mov	r1, r2
 800793a:	2200      	movs	r2, #0
 800793c:	602a      	str	r2, [r5, #0]
 800793e:	461a      	mov	r2, r3
 8007940:	f7fa fa3e 	bl	8001dc0 <_write>
 8007944:	1c43      	adds	r3, r0, #1
 8007946:	d102      	bne.n	800794e <_write_r+0x1e>
 8007948:	682b      	ldr	r3, [r5, #0]
 800794a:	b103      	cbz	r3, 800794e <_write_r+0x1e>
 800794c:	6023      	str	r3, [r4, #0]
 800794e:	bd38      	pop	{r3, r4, r5, pc}
 8007950:	2000030c 	.word	0x2000030c

08007954 <_close_r>:
 8007954:	b538      	push	{r3, r4, r5, lr}
 8007956:	4d06      	ldr	r5, [pc, #24]	; (8007970 <_close_r+0x1c>)
 8007958:	2300      	movs	r3, #0
 800795a:	4604      	mov	r4, r0
 800795c:	4608      	mov	r0, r1
 800795e:	602b      	str	r3, [r5, #0]
 8007960:	f7fa fa4a 	bl	8001df8 <_close>
 8007964:	1c43      	adds	r3, r0, #1
 8007966:	d102      	bne.n	800796e <_close_r+0x1a>
 8007968:	682b      	ldr	r3, [r5, #0]
 800796a:	b103      	cbz	r3, 800796e <_close_r+0x1a>
 800796c:	6023      	str	r3, [r4, #0]
 800796e:	bd38      	pop	{r3, r4, r5, pc}
 8007970:	2000030c 	.word	0x2000030c

08007974 <_fstat_r>:
 8007974:	b538      	push	{r3, r4, r5, lr}
 8007976:	4d07      	ldr	r5, [pc, #28]	; (8007994 <_fstat_r+0x20>)
 8007978:	2300      	movs	r3, #0
 800797a:	4604      	mov	r4, r0
 800797c:	4608      	mov	r0, r1
 800797e:	4611      	mov	r1, r2
 8007980:	602b      	str	r3, [r5, #0]
 8007982:	f7fa fa45 	bl	8001e10 <_fstat>
 8007986:	1c43      	adds	r3, r0, #1
 8007988:	d102      	bne.n	8007990 <_fstat_r+0x1c>
 800798a:	682b      	ldr	r3, [r5, #0]
 800798c:	b103      	cbz	r3, 8007990 <_fstat_r+0x1c>
 800798e:	6023      	str	r3, [r4, #0]
 8007990:	bd38      	pop	{r3, r4, r5, pc}
 8007992:	bf00      	nop
 8007994:	2000030c 	.word	0x2000030c

08007998 <_isatty_r>:
 8007998:	b538      	push	{r3, r4, r5, lr}
 800799a:	4d06      	ldr	r5, [pc, #24]	; (80079b4 <_isatty_r+0x1c>)
 800799c:	2300      	movs	r3, #0
 800799e:	4604      	mov	r4, r0
 80079a0:	4608      	mov	r0, r1
 80079a2:	602b      	str	r3, [r5, #0]
 80079a4:	f7fa fa44 	bl	8001e30 <_isatty>
 80079a8:	1c43      	adds	r3, r0, #1
 80079aa:	d102      	bne.n	80079b2 <_isatty_r+0x1a>
 80079ac:	682b      	ldr	r3, [r5, #0]
 80079ae:	b103      	cbz	r3, 80079b2 <_isatty_r+0x1a>
 80079b0:	6023      	str	r3, [r4, #0]
 80079b2:	bd38      	pop	{r3, r4, r5, pc}
 80079b4:	2000030c 	.word	0x2000030c

080079b8 <_lseek_r>:
 80079b8:	b538      	push	{r3, r4, r5, lr}
 80079ba:	4d07      	ldr	r5, [pc, #28]	; (80079d8 <_lseek_r+0x20>)
 80079bc:	4604      	mov	r4, r0
 80079be:	4608      	mov	r0, r1
 80079c0:	4611      	mov	r1, r2
 80079c2:	2200      	movs	r2, #0
 80079c4:	602a      	str	r2, [r5, #0]
 80079c6:	461a      	mov	r2, r3
 80079c8:	f7fa fa3d 	bl	8001e46 <_lseek>
 80079cc:	1c43      	adds	r3, r0, #1
 80079ce:	d102      	bne.n	80079d6 <_lseek_r+0x1e>
 80079d0:	682b      	ldr	r3, [r5, #0]
 80079d2:	b103      	cbz	r3, 80079d6 <_lseek_r+0x1e>
 80079d4:	6023      	str	r3, [r4, #0]
 80079d6:	bd38      	pop	{r3, r4, r5, pc}
 80079d8:	2000030c 	.word	0x2000030c

080079dc <_read_r>:
 80079dc:	b538      	push	{r3, r4, r5, lr}
 80079de:	4d07      	ldr	r5, [pc, #28]	; (80079fc <_read_r+0x20>)
 80079e0:	4604      	mov	r4, r0
 80079e2:	4608      	mov	r0, r1
 80079e4:	4611      	mov	r1, r2
 80079e6:	2200      	movs	r2, #0
 80079e8:	602a      	str	r2, [r5, #0]
 80079ea:	461a      	mov	r2, r3
 80079ec:	f7fa f9cb 	bl	8001d86 <_read>
 80079f0:	1c43      	adds	r3, r0, #1
 80079f2:	d102      	bne.n	80079fa <_read_r+0x1e>
 80079f4:	682b      	ldr	r3, [r5, #0]
 80079f6:	b103      	cbz	r3, 80079fa <_read_r+0x1e>
 80079f8:	6023      	str	r3, [r4, #0]
 80079fa:	bd38      	pop	{r3, r4, r5, pc}
 80079fc:	2000030c 	.word	0x2000030c

08007a00 <_init>:
 8007a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a02:	bf00      	nop
 8007a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a06:	bc08      	pop	{r3}
 8007a08:	469e      	mov	lr, r3
 8007a0a:	4770      	bx	lr

08007a0c <_fini>:
 8007a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a0e:	bf00      	nop
 8007a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a12:	bc08      	pop	{r3}
 8007a14:	469e      	mov	lr, r3
 8007a16:	4770      	bx	lr
