-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/b4_strg_sim_isim_beh.exe" -prj "C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/b4_strg_sim_beh.prj" "work.b4_strg_sim" "work.glbl" 
