#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1789150 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1779e00 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x179d850 .functor NOT 1, L_0x17c3e20, C4<0>, C4<0>, C4<0>;
L_0x17810a0 .functor XOR 1, L_0x17c3a60, L_0x17c3b00, C4<0>, C4<0>;
L_0x1793cb0 .functor XOR 1, L_0x17810a0, L_0x17c3c70, C4<0>, C4<0>;
v0x17c2610_0 .net "L", 0 0, v0x17be9f0_0;  1 drivers
v0x17c26d0_0 .net "Q_dut", 0 0, v0x17c1710_0;  1 drivers
v0x17c27e0_0 .net "Q_ref", 0 0, v0x179db60_0;  1 drivers
v0x17c2880_0 .net *"_ivl_10", 0 0, L_0x17c3c70;  1 drivers
v0x17c2920_0 .net *"_ivl_12", 0 0, L_0x1793cb0;  1 drivers
v0x17c2a30_0 .net *"_ivl_2", 0 0, L_0x17c3970;  1 drivers
v0x17c2b10_0 .net *"_ivl_4", 0 0, L_0x17c3a60;  1 drivers
v0x17c2bf0_0 .net *"_ivl_6", 0 0, L_0x17c3b00;  1 drivers
v0x17c2cd0_0 .net *"_ivl_8", 0 0, L_0x17810a0;  1 drivers
v0x17c2e40_0 .var "clk", 0 0;
v0x17c2ee0_0 .net "q_in", 0 0, v0x17beb50_0;  1 drivers
v0x17c2f80_0 .net "r_in", 0 0, v0x17bec20_0;  1 drivers
v0x17c3020_0 .var/2u "stats1", 159 0;
v0x17c3100_0 .var/2u "strobe", 0 0;
v0x17c31c0_0 .net "tb_match", 0 0, L_0x17c3e20;  1 drivers
v0x17c3280_0 .net "tb_mismatch", 0 0, L_0x179d850;  1 drivers
L_0x17c3970 .concat [ 1 0 0 0], v0x179db60_0;
L_0x17c3a60 .concat [ 1 0 0 0], v0x179db60_0;
L_0x17c3b00 .concat [ 1 0 0 0], v0x17c1710_0;
L_0x17c3c70 .concat [ 1 0 0 0], v0x179db60_0;
L_0x17c3e20 .cmp/eeq 1, L_0x17c3970, L_0x1793cb0;
S_0x17798e0 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x1779e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x179dac0_0 .net "L", 0 0, v0x17be9f0_0;  alias, 1 drivers
v0x179db60_0 .var "Q", 0 0;
v0x1781170_0 .net "clk", 0 0, v0x17c2e40_0;  1 drivers
v0x17be560_0 .net "q_in", 0 0, v0x17beb50_0;  alias, 1 drivers
v0x17be620_0 .net "r_in", 0 0, v0x17bec20_0;  alias, 1 drivers
E_0x1764790 .event posedge, v0x1781170_0;
S_0x17be7d0 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x1779e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x17be9f0_0 .var "L", 0 0;
v0x17beab0_0 .net "clk", 0 0, v0x17c2e40_0;  alias, 1 drivers
v0x17beb50_0 .var "q_in", 0 0;
v0x17bec20_0 .var "r_in", 0 0;
E_0x17648b0/0 .event negedge, v0x1781170_0;
E_0x17648b0/1 .event posedge, v0x1781170_0;
E_0x17648b0 .event/or E_0x17648b0/0, E_0x17648b0/1;
S_0x17bed20 .scope module, "top_module1" "top_module" 3 88, 4 33 0, S_0x1779e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x17c1820_0 .net "L", 0 0, v0x17be9f0_0;  alias, 1 drivers
v0x17c18e0_0 .net "Q", 0 0, v0x17c1710_0;  alias, 1 drivers
L_0x7fe399d790f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x17c19a0_0 .net *"_ivl_11", 1 0, L_0x7fe399d790f0;  1 drivers
L_0x7fe399d79138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x17c1a70_0 .net *"_ivl_18", 1 0, L_0x7fe399d79138;  1 drivers
v0x17c1b30_0 .net "clk", 0 0, v0x17c2e40_0;  alias, 1 drivers
v0x17c1bd0_0 .net "q1", 0 0, v0x17bf4c0_0;  1 drivers
v0x17c1cc0_0 .net "q2", 0 0, v0x17bfab0_0;  1 drivers
v0x17c1db0_0 .net "q3", 0 0, v0x17c0230_0;  1 drivers
v0x17c1ea0_0 .net "q_in", 0 0, v0x17beb50_0;  alias, 1 drivers
v0x17c1fd0_0 .var "r1", 2 0;
v0x17c20b0_0 .net "r2", 2 0, L_0x17c3490;  1 drivers
v0x17c2190_0 .net "r3", 2 0, L_0x17c36b0;  1 drivers
v0x17c2270_0 .net "r_in", 0 0, v0x17bec20_0;  alias, 1 drivers
L_0x17c3390 .part v0x17c1fd0_0, 0, 1;
L_0x17c3490 .concat [ 1 2 0 0], v0x17c0950_0, L_0x7fe399d790f0;
L_0x17c35c0 .part L_0x17c3490, 0, 1;
L_0x17c36b0 .concat [ 1 2 0 0], v0x17c0fe0_0, L_0x7fe399d79138;
L_0x17c3880 .part L_0x17c36b0, 0, 1;
S_0x17befe0 .scope module, "ff1" "flipflop" 4 44, 4 1 0, S_0x17bed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x17bf2a0_0 .net "clk", 0 0, v0x17c2e40_0;  alias, 1 drivers
v0x17bf3b0_0 .net "d", 0 0, v0x17bec20_0;  alias, 1 drivers
v0x17bf4c0_0 .var "q", 0 0;
L_0x7fe399d79018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17bf560_0 .net "reset", 0 0, L_0x7fe399d79018;  1 drivers
E_0x1764650 .event posedge, v0x17bf560_0, v0x1781170_0;
S_0x17bf680 .scope module, "ff2" "flipflop" 4 51, 4 1 0, S_0x17bed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x17bf930_0 .net "clk", 0 0, v0x17c2e40_0;  alias, 1 drivers
v0x17bf9f0_0 .net "d", 0 0, v0x17bec20_0;  alias, 1 drivers
v0x17bfab0_0 .var "q", 0 0;
L_0x7fe399d79060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17bfb80_0 .net "reset", 0 0, L_0x7fe399d79060;  1 drivers
E_0x17759f0 .event posedge, v0x17bfb80_0, v0x1781170_0;
S_0x17bfcd0 .scope module, "ff3" "flipflop" 4 58, 4 1 0, S_0x17bed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x17bff90_0 .net "clk", 0 0, v0x17c2e40_0;  alias, 1 drivers
v0x17c00e0_0 .net "d", 0 0, v0x17bec20_0;  alias, 1 drivers
v0x17c0230_0 .var "q", 0 0;
L_0x7fe399d790a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17c0300_0 .net "reset", 0 0, L_0x7fe399d790a8;  1 drivers
E_0x17a1c40 .event posedge, v0x17c0300_0, v0x1781170_0;
S_0x17c0450 .scope module, "mux1" "mux21" 4 65, 4 17 0, S_0x17bed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "y";
v0x17c06b0_0 .net "a", 0 0, L_0x17c3390;  1 drivers
v0x17c0790_0 .net "b", 0 0, v0x17bf4c0_0;  alias, 1 drivers
v0x17c0880_0 .net "s", 0 0, v0x17be9f0_0;  alias, 1 drivers
v0x17c0950_0 .var "y", 0 0;
E_0x17a1f60 .event anyedge, v0x179dac0_0, v0x17bf4c0_0, v0x17c06b0_0;
S_0x17c0a30 .scope module, "mux2" "mux21" 4 72, 4 17 0, S_0x17bed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "y";
v0x17c0d70_0 .net "a", 0 0, L_0x17c35c0;  1 drivers
v0x17c0e50_0 .net "b", 0 0, v0x17bfab0_0;  alias, 1 drivers
v0x17c0f10_0 .net "s", 0 0, v0x17be9f0_0;  alias, 1 drivers
v0x17c0fe0_0 .var "y", 0 0;
E_0x17c0cf0 .event anyedge, v0x179dac0_0, v0x17bfab0_0, v0x17c0d70_0;
S_0x17c10f0 .scope module, "mux3" "mux21" 4 79, 4 17 0, S_0x17bed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "y";
v0x17c13e0_0 .net "a", 0 0, L_0x17c3880;  1 drivers
v0x17c14c0_0 .net "b", 0 0, v0x17c0230_0;  alias, 1 drivers
v0x17c15b0_0 .net "s", 0 0, v0x17be9f0_0;  alias, 1 drivers
v0x17c1710_0 .var "y", 0 0;
E_0x17c1360 .event anyedge, v0x179dac0_0, v0x17c0230_0, v0x17c13e0_0;
S_0x17c23b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x1779e00;
 .timescale -12 -12;
E_0x17c2590 .event anyedge, v0x17c3100_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17c3100_0;
    %nor/r;
    %assign/vec4 v0x17c3100_0, 0;
    %wait E_0x17c2590;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17be7d0;
T_1 ;
    %wait E_0x17648b0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x17beb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17bec20_0, 0;
    %assign/vec4 v0x17be9f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x17be7d0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1764790;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x17798e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x179db60_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x17798e0;
T_4 ;
    %wait E_0x1764790;
    %load/vec4 v0x179dac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x17be620_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x17be560_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x179db60_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17befe0;
T_5 ;
    %wait E_0x1764650;
    %load/vec4 v0x17bf560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17bf4c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x17bf3b0_0;
    %assign/vec4 v0x17bf4c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17bf680;
T_6 ;
    %wait E_0x17759f0;
    %load/vec4 v0x17bfb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17bfab0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x17bf9f0_0;
    %assign/vec4 v0x17bfab0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x17bfcd0;
T_7 ;
    %wait E_0x17a1c40;
    %load/vec4 v0x17c0300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17c0230_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x17c00e0_0;
    %assign/vec4 v0x17c0230_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x17c0450;
T_8 ;
    %wait E_0x17a1f60;
    %load/vec4 v0x17c0880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17c06b0_0;
    %assign/vec4 v0x17c0950_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x17c0790_0;
    %assign/vec4 v0x17c0950_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x17c0a30;
T_9 ;
    %wait E_0x17c0cf0;
    %load/vec4 v0x17c0f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x17c0d70_0;
    %assign/vec4 v0x17c0fe0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x17c0e50_0;
    %assign/vec4 v0x17c0fe0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x17c10f0;
T_10 ;
    %wait E_0x17c1360;
    %load/vec4 v0x17c15b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17c13e0_0;
    %assign/vec4 v0x17c1710_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x17c14c0_0;
    %assign/vec4 v0x17c1710_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1779e00;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17c2e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17c3100_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x1779e00;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x17c2e40_0;
    %inv;
    %store/vec4 v0x17c2e40_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x1779e00;
T_13 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17beab0_0, v0x17c3280_0, v0x17c2e40_0, v0x17c2610_0, v0x17c2ee0_0, v0x17c2f80_0, v0x17c27e0_0, v0x17c26d0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x1779e00;
T_14 ;
    %load/vec4 v0x17c3020_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x17c3020_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17c3020_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_14.1 ;
    %load/vec4 v0x17c3020_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17c3020_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17c3020_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17c3020_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0x1779e00;
T_15 ;
    %wait E_0x17648b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17c3020_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c3020_0, 4, 32;
    %load/vec4 v0x17c31c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x17c3020_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c3020_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17c3020_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c3020_0, 4, 32;
T_15.0 ;
    %load/vec4 v0x17c27e0_0;
    %load/vec4 v0x17c27e0_0;
    %load/vec4 v0x17c26d0_0;
    %xor;
    %load/vec4 v0x17c27e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0x17c3020_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c3020_0, 4, 32;
T_15.6 ;
    %load/vec4 v0x17c3020_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c3020_0, 4, 32;
T_15.4 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/mt2015_muxdff/iter0/response39/top_module.sv";
