// Seed: 628564188
module module_0;
  wire [1 : -1] id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd53
) (
    input tri0 id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    output uwire _id_4#(
        .id_7 (-1'b0),
        .id_8 (1),
        .id_9 (1),
        .id_10(-1),
        .id_11(1),
        .id_12(1 ==? 1),
        .id_13(1)
    ),
    input uwire id_5
);
  logic [id_4 : -1] id_14 = -1;
  module_0 modCall_1 ();
endmodule
