library IEEE;
use IEEE.std_logic_1164.all;

entity outtestwrapper is
port(

  clk:     in std_logic;

  d_out:   out std_logic_vector(7 downto 0));

end outtestwrapper;

architecture description of outtest is

signal regval: std_logic_vector(7 downto 0) := "00000000";

begin
  
  process (clk) is
  begin
  	 if rising_edge(clk) then
      	regval <= "10101010";  
    end if;

  end process;
   	
  d_out <= regval;
end description;