{"vcs1":{"timestamp_begin":1701297447.326494047, "rt":0.82, "ut":0.41, "st":0.33}}
{"vcselab":{"timestamp_begin":1701297448.239604647, "rt":0.88, "ut":0.57, "st":0.27}}
{"link":{"timestamp_begin":1701297449.179255646, "rt":0.50, "ut":0.16, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701297446.563395509}
{"VCS_COMP_START_TIME": 1701297446.563395509}
{"VCS_COMP_END_TIME": 1701297450.711920627}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 337644}}
{"stitch_vcselab": {"peak_mem": 222688}}
