INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/cx204/lab6/lab6/lab6.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/cx204/lab6/lab6/lab6.srcs/sim_1/new/reg_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
