var struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot =
[
    [ "channel", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a629fb247e998ac30708a933a340f1060", null ],
    [ "chip", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a81f7e7e5b2ae1d75983191f81d5674a7", null ],
    [ "out", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#ae280fbd4e274343615824919d9bcbcfd", null ],
    [ "fbmod", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#acec7c215ef6f211c259c1db972c0f902", null ],
    [ "mod", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a06afa4ad4b76c9890774048c1fe47825", null ],
    [ "prout", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a8a066c422712297e49e1fb3ade0c41de", null ],
    [ "eg_rout", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a253d9ef9867fd2c7cd1988920f1ba82a", null ],
    [ "eg_out", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a3a0412244adebbd6a6a8407c8960ff19", null ],
    [ "eg_inc", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a71344d1b3e59ea49d69c1cb224e15107", null ],
    [ "eg_gen", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a260d2f47f4f678a47060a3b326478ede", null ],
    [ "eg_rate", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#ad595249c408e2d2abb2c8e18ed70437f", null ],
    [ "eg_ksl", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a6020d3f1f5b235d5b80b387ba0dc38f9", null ],
    [ "trem", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a66016f88ea5e2880a4aef7570cee1922", null ],
    [ "reg_vib", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#adf5469ce68bdc85b65f3a712ab10e940", null ],
    [ "reg_type", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#aa84f02efe959ad85e07c374e87bde5aa", null ],
    [ "reg_ksr", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a1b657d2472f765478c9499bd8974e19a", null ],
    [ "reg_mult", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a216071c3c282839d2258287bae811b0b", null ],
    [ "reg_ksl", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a38abf1e1041913fee7d4c43372d4d661", null ],
    [ "reg_tl", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#ad5cd7c7e614c2a09947b246810eb7ae8", null ],
    [ "reg_ar", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a6a97139d1440716a2a58750e8462d1f3", null ],
    [ "reg_dr", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a3dd9268a9fc95a1bf80e69f53a3bb491", null ],
    [ "reg_sl", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#aa465e4ca0ec472d8741c564829117900", null ],
    [ "reg_rr", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a1eb7e971a5c9555f61655e14a7312ab2", null ],
    [ "reg_wf", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a5d54e72900c4aa69bbbf49292836eec7", null ],
    [ "key", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a1cd18388c4fbc46c06d27555ce3484fd", null ],
    [ "pg_reset", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a3837fe514ac610798c9c4491371ae14b", null ],
    [ "pg_phase", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#af4aa3bc5d1f317146ee69eec818e4d3c", null ],
    [ "pg_phase_out", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#a277acef8ddb0a1536e549b81f055a258", null ],
    [ "slot_num", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__slot.html#abe62659824f7f15a959de4057424effb", null ]
];