
#ifndef _IPP_H_
#define _IPP_H_

/****************************************************************************************
*                     Copyright STMicroelectronics
*              All rights reserved, COMPANY CONFIDENTIAL
*     Unauthorized reproduction and communication strictly prohibited
*----------------------------------------------------------------------------------------
*                   System Platforms Group - IP&Design/SPG
*----------------------------------------------------------------------------------------
*  This C header file was automatically generated by 'spirit2regtest' utility from the
*  SPIRIT description of the component.
*
*  Purpose : It declares C preprocessor definitions for component, register and 
*            register fields parameters
*
*  Generated by spirit2regtest v1.7.6
*
*  PLEASE DO NOT MODIFY THIS FILE
****************************************************************************************/


/*
* Component section
* Purpose : defines macros for component
*           specific informations
*/

#define IPP_VENDOR                                          ("st.com")
#define IPP_LIBRARY                                         ("orphan_component")
#define IPP_NAME                                            ("IPP")
#define IPP_VERSION                                         ("0.0")

/*
* Address Block : IPP
*/

#define IPP_IPP_BASE_ADDR                                   (0x54800)

/*
* Register section
* Purpose : defines macros for register and
*           its associated fields specific
*           informations
*/

/*
* Register : IPP_DPHY_TOP_IF_EN
*/

#define IPP_IPP_DPHY_TOP_IF_EN_SIZE                         (16)
#define IPP_IPP_DPHY_TOP_IF_EN_OFFSET                       (IPP_IPP_BASE_ADDR + 0x00)
#define IPP_IPP_DPHY_TOP_IF_EN_RESET_VALUE                  (0x00)
#define IPP_IPP_DPHY_TOP_IF_EN_BITFIELD_MASK                (0x0001)
#define IPP_IPP_DPHY_TOP_IF_EN_RWMASK                       (0x0001)
#define IPP_IPP_DPHY_TOP_IF_EN_ROMASK                       (0x0000)
#define IPP_IPP_DPHY_TOP_IF_EN_WOMASK                       (0x0000)
#define IPP_IPP_DPHY_TOP_IF_EN_UNUSED_MASK                  (0xFFFE)
#define IPP_IPP_DPHY_TOP_IF_EN_DPHY_TOP_IF_EN_OFFSET        (0x0000)
#define IPP_IPP_DPHY_TOP_IF_EN_DPHY_TOP_IF_EN_WIDTH         (1)
#define IPP_IPP_DPHY_TOP_IF_EN_DPHY_TOP_IF_EN_MASK          (0x0001)

/*
* Register : IPP_STATIC_TOP_IF_SEL
*/

#define IPP_IPP_STATIC_TOP_IF_SEL_SIZE                      (16)
#define IPP_IPP_STATIC_TOP_IF_SEL_OFFSET                    (IPP_IPP_BASE_ADDR + 0x02)
#define IPP_IPP_STATIC_TOP_IF_SEL_RESET_VALUE               (0x00)
#define IPP_IPP_STATIC_TOP_IF_SEL_BITFIELD_MASK             (0x0003)
#define IPP_IPP_STATIC_TOP_IF_SEL_RWMASK                    (0x0003)
#define IPP_IPP_STATIC_TOP_IF_SEL_ROMASK                    (0x0000)
#define IPP_IPP_STATIC_TOP_IF_SEL_WOMASK                    (0x0000)
#define IPP_IPP_STATIC_TOP_IF_SEL_UNUSED_MASK               (0xFFFC)
#define IPP_IPP_STATIC_TOP_IF_SEL_STATIC_TOP_IF_SEL_OFFSET  (0x0000)
#define IPP_IPP_STATIC_TOP_IF_SEL_STATIC_TOP_IF_SEL_WIDTH   (2)
#define IPP_IPP_STATIC_TOP_IF_SEL_STATIC_TOP_IF_SEL_MASK    (0x0003)
#define IPP_IPP_STATIC_TOP_IF_SEL_STATIC_TOP_IF_SEL_B_0x0   (0x0000)
#define IPP_IPP_STATIC_TOP_IF_SEL_STATIC_TOP_IF_SEL_B_0x1   (0x0001)

/*
* Register : IPP_STATIC_CCP_IF
*/

#define IPP_IPP_STATIC_CCP_IF_SIZE                          (16)
#define IPP_IPP_STATIC_CCP_IF_OFFSET                        (IPP_IPP_BASE_ADDR + 0x04)
#define IPP_IPP_STATIC_CCP_IF_RESET_VALUE                   (0x800)
#define IPP_IPP_STATIC_CCP_IF_BITFIELD_MASK                 (0x0F01)
#define IPP_IPP_STATIC_CCP_IF_RWMASK                        (0x0F01)
#define IPP_IPP_STATIC_CCP_IF_ROMASK                        (0x0000)
#define IPP_IPP_STATIC_CCP_IF_WOMASK                        (0x0000)
#define IPP_IPP_STATIC_CCP_IF_UNUSED_MASK                   (0xF0FE)
#define IPP_IPP_STATIC_CCP_IF_STATIC_CCP_DSCLK_OFFSET       (0x0000)
#define IPP_IPP_STATIC_CCP_IF_STATIC_CCP_DSCLK_WIDTH        (1)
#define IPP_IPP_STATIC_CCP_IF_STATIC_CCP_DSCLK_MASK         (0x0001)
#define IPP_IPP_STATIC_CCP_IF_STATIC_CCP_DSCLK_B_0x0        (0x0000)
#define IPP_IPP_STATIC_CCP_IF_STATIC_CCP_DSCLK_B_0x1        (0x0001)
#define IPP_IPP_STATIC_CCP_IF_STATIC_CCP_BPP_OFFSET         (0x0008)
#define IPP_IPP_STATIC_CCP_IF_STATIC_CCP_BPP_WIDTH          (4)
#define IPP_IPP_STATIC_CCP_IF_STATIC_CCP_BPP_MASK           (0x0F00)

/*
* Register : IPP_INTERNAL_EN_CLK_CCP
*/

#define IPP_IPP_INTERNAL_EN_CLK_CCP_SIZE                    (16)
#define IPP_IPP_INTERNAL_EN_CLK_CCP_OFFSET                  (IPP_IPP_BASE_ADDR + 0x06)
#define IPP_IPP_INTERNAL_EN_CLK_CCP_RESET_VALUE             (0x0)
#define IPP_IPP_INTERNAL_EN_CLK_CCP_BITFIELD_MASK           (0x0001)
#define IPP_IPP_INTERNAL_EN_CLK_CCP_RWMASK                  (0x0001)
#define IPP_IPP_INTERNAL_EN_CLK_CCP_ROMASK                  (0x0000)
#define IPP_IPP_INTERNAL_EN_CLK_CCP_WOMASK                  (0x0000)
#define IPP_IPP_INTERNAL_EN_CLK_CCP_UNUSED_MASK             (0xFFFE)
#define IPP_IPP_INTERNAL_EN_CLK_CCP_INTERNAL_EN_CLK_CCP_OFFSET (0x0000)
#define IPP_IPP_INTERNAL_EN_CLK_CCP_INTERNAL_EN_CLK_CCP_WIDTH (1)
#define IPP_IPP_INTERNAL_EN_CLK_CCP_INTERNAL_EN_CLK_CCP_MASK (0x0001)
#define IPP_IPP_INTERNAL_EN_CLK_CCP_INTERNAL_EN_CLK_CCP_B_0x0 (0x0000)
#define IPP_IPP_INTERNAL_EN_CLK_CCP_INTERNAL_EN_CLK_CCP_B_0x1 (0x0001)

/*
* Register : IPP_DPHY_COMPENSATION_CTRL
*/

#define IPP_IPP_DPHY_COMPENSATION_CTRL_SIZE                 (16)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_OFFSET               (IPP_IPP_BASE_ADDR + 0x08)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_RESET_VALUE          (0x0)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_BITFIELD_MASK        (0x003F)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_RWMASK               (0x003F)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_ROMASK               (0x0000)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_WOMASK               (0x0000)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_UNUSED_MASK          (0xFFC0)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_CLK_1_5M_COMPENSATION_EN_OFFSET (0x0000)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_CLK_1_5M_COMPENSATION_EN_WIDTH (1)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_CLK_1_5M_COMPENSATION_EN_MASK (0x0001)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_DPHY_COMPENSATION_START_OFFSET (0x0001)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_DPHY_COMPENSATION_START_WIDTH (1)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_DPHY_COMPENSATION_START_MASK (0x0002)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_DPHY_COMPENSATION_CALIB_WRITE_EN_OFFSET (0x0002)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_DPHY_COMPENSATION_CALIB_WRITE_EN_WIDTH (1)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_DPHY_COMPENSATION_CALIB_WRITE_EN_MASK (0x0004)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_DPHY_COMPENSATION_CALIB_WRITE_CODE_OFFSET (0x0003)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_DPHY_COMPENSATION_CALIB_WRITE_CODE_WIDTH (3)
#define IPP_IPP_DPHY_COMPENSATION_CTRL_DPHY_COMPENSATION_CALIB_WRITE_CODE_MASK (0x0038)

/*
* Register : IPP_DPHY_COMPENSATION_STATUS
*/

#define IPP_IPP_DPHY_COMPENSATION_STATUS_SIZE               (16)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_OFFSET             (IPP_IPP_BASE_ADDR + 0x0A)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_RESET_VALUE        (0x0000)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_BITFIELD_MASK      (0x001F)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_RWMASK             (0x0000)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_ROMASK             (0x001F)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_WOMASK             (0x0000)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_UNUSED_MASK        (0xFFE0)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_DPHY_COMPENSATION_OK_OFFSET (0x0000)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_DPHY_COMPENSATION_OK_WIDTH (1)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_DPHY_COMPENSATION_OK_MASK (0x0001)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_DPHY_COMPENSATION_CALIB_READ_CODE_OFFSET (0x0001)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_DPHY_COMPENSATION_CALIB_READ_CODE_WIDTH (3)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_DPHY_COMPENSATION_CALIB_READ_CODE_MASK (0x000E)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_DPHY_COMPENSATION_DBG_COMP_FLAG_OFFSET (0x0004)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_DPHY_COMPENSATION_DBG_COMP_FLAG_WIDTH (1)
#define IPP_IPP_DPHY_COMPENSATION_STATUS_DPHY_COMPENSATION_DBG_COMP_FLAG_MASK (0x0010)

/*
* Register : IPP_STATIC_CSI0_DATA_LANES
*/

#define IPP_IPP_STATIC_CSI0_DATA_LANES_SIZE                 (16)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_OFFSET               (IPP_IPP_BASE_ADDR + 0x0C)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_RESET_VALUE          (0x0D12)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_BITFIELD_MASK        (0x1FF3)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_RWMASK               (0x1FF3)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_ROMASK               (0x0000)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_WOMASK               (0x0000)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_UNUSED_MASK          (0xE00C)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_STATIC_CSI0_DATA_LANES_NB_OFFSET (0x0000)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_STATIC_CSI0_DATA_LANES_NB_WIDTH (2)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_STATIC_CSI0_DATA_LANES_NB_MASK (0x0003)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_STATIC_CSI0_DATA_LANES_NB_B_0x1 (0x0001)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_STATIC_CSI0_DATA_LANES_NB_B_0x2 (0x0002)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_STATIC_CSI0_DATA_LANES_NB_B_0x3 (0x0003)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_STATIC_CSI0_DATA_LANES_MAP_OFFSET (0x0004)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_STATIC_CSI0_DATA_LANES_MAP_WIDTH (9)
#define IPP_IPP_STATIC_CSI0_DATA_LANES_STATIC_CSI0_DATA_LANES_MAP_MASK (0x1FF0)

/*
* Register : IPP_CSI2_DPHY0_CL_CTRL
*/

#define IPP_IPP_CSI2_DPHY0_CL_CTRL_SIZE                     (16)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_OFFSET                   (IPP_IPP_BASE_ADDR + 0x0E)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_RESET_VALUE              (0x128)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_BITFIELD_MASK            (0x3F3F)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_RWMASK                   (0x3F3F)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_ROMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_WOMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_UNUSED_MASK              (0xC0C0)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_UI_X4_OFFSET        (0x0000)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_UI_X4_WIDTH         (6)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_UI_X4_MASK          (0x003F)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_SPECS_90_81B_OFFSET (0x0008)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_SPECS_90_81B_WIDTH  (1)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_SPECS_90_81B_MASK   (0x0100)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_SWAP_PINS_CL_OFFSET (0x0009)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_SWAP_PINS_CL_WIDTH  (1)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_SWAP_PINS_CL_MASK   (0x0200)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_HS_INVERT_CL_OFFSET (0x000a)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_HS_INVERT_CL_WIDTH  (1)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_HS_INVERT_CL_MASK   (0x0400)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_HSRX_TERM_SHIFT_UP_CL_OFFSET (0x000b)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_HSRX_TERM_SHIFT_UP_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_HSRX_TERM_SHIFT_UP_CL_MASK (0x0800)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_HSRX_TERM_SHIFT_DOWN_CL_OFFSET (0x000c)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_HSRX_TERM_SHIFT_DOWN_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_HSRX_TERM_SHIFT_DOWN_CL_MASK (0x1000)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_TEST_RESERVED_1_CL_OFFSET (0x000d)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_TEST_RESERVED_1_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_CL_CTRL_CSI0_TEST_RESERVED_1_CL_MASK (0x2000)

/*
* Register : IPP_CSI2_DPHY0_DL1_CTRL
*/

#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_SIZE                    (16)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_OFFSET                  (IPP_IPP_BASE_ADDR + 0x10)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_RESET_VALUE             (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_BITFIELD_MASK           (0x00FF)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_RWMASK                  (0x00FF)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_ROMASK                  (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_WOMASK                  (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_UNUSED_MASK             (0xFF00)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_SWAP_PINS_DL1_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_SWAP_PINS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_SWAP_PINS_DL1_MASK (0x0001)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_HS_INVERT_DL1_OFFSET (0x0001)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_HS_INVERT_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_HS_INVERT_DL1_MASK (0x0002)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_FORCE_RX_MODE_DL1_OFFSET (0x0002)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_FORCE_RX_MODE_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_FORCE_RX_MODE_DL1_MASK (0x0004)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_CD_OFF_DL1_OFFSET  (0x0003)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_CD_OFF_DL1_WIDTH   (1)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_CD_OFF_DL1_MASK    (0x0008)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_EOT_BYPASS_DL1_OFFSET (0x0004)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_EOT_BYPASS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_EOT_BYPASS_DL1_MASK (0x0010)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_HSRX_TERM_SHIFT_UP_DL1_OFFSET (0x0005)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_HSRX_TERM_SHIFT_UP_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_HSRX_TERM_SHIFT_UP_DL1_MASK (0x0020)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_HSRX_TERM_SHIFT_DOWN_DL1_OFFSET (0x0006)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_HSRX_TERM_SHIFT_DOWN_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_HSRX_TERM_SHIFT_DOWN_DL1_MASK (0x0040)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_TEST_RESERVED_1_DL1_OFFSET (0x0007)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_TEST_RESERVED_1_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL1_CTRL_CSI0_TEST_RESERVED_1_DL1_MASK (0x0080)

/*
* Register : IPP_CSI2_DPHY0_DL2_CTRL
*/

#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_SIZE                    (16)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_OFFSET                  (IPP_IPP_BASE_ADDR + 0x12)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_RESET_VALUE             (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_BITFIELD_MASK           (0x00FF)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_RWMASK                  (0x00FF)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_ROMASK                  (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_WOMASK                  (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_UNUSED_MASK             (0xFF00)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_SWAP_PINS_DL2_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_SWAP_PINS_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_SWAP_PINS_DL2_MASK (0x0001)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_HS_INVERT_DL2_OFFSET (0x0001)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_HS_INVERT_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_HS_INVERT_DL2_MASK (0x0002)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_FORCE_RX_MODE_DL2_OFFSET (0x0002)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_FORCE_RX_MODE_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_FORCE_RX_MODE_DL2_MASK (0x0004)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_CD_OFF_DL2_OFFSET  (0x0003)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_CD_OFF_DL2_WIDTH   (1)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_CD_OFF_DL2_MASK    (0x0008)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_EOT_BYPASS_DL2_OFFSET (0x0004)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_EOT_BYPASS_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_EOT_BYPASS_DL2_MASK (0x0010)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_HSRX_TERM_SHIFT_UP_DL2_OFFSET (0x0005)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_HSRX_TERM_SHIFT_UP_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_HSRX_TERM_SHIFT_UP_DL2_MASK (0x0020)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_HSRX_TERM_SHIFT_DOWN_DL2_OFFSET (0x0006)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_HSRX_TERM_SHIFT_DOWN_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_HSRX_TERM_SHIFT_DOWN_DL2_MASK (0x0040)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_TEST_RESERVED_1_DL2_OFFSET (0x0007)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_TEST_RESERVED_1_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL2_CTRL_CSI0_TEST_RESERVED_1_DL2_MASK (0x0080)

/*
* Register : IPP_CSI2_DPHY0_DL3_CTRL
*/

#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_SIZE                    (16)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_OFFSET                  (IPP_IPP_BASE_ADDR + 0x14)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_RESET_VALUE             (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_BITFIELD_MASK           (0x00FF)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_RWMASK                  (0x00FF)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_ROMASK                  (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_WOMASK                  (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_UNUSED_MASK             (0xFF00)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_SWAP_PINS_DL3_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_SWAP_PINS_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_SWAP_PINS_DL3_MASK (0x0001)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_HS_INVERT_DL3_OFFSET (0x0001)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_HS_INVERT_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_HS_INVERT_DL3_MASK (0x0002)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_FORCE_RX_MODE_DL3_OFFSET (0x0002)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_FORCE_RX_MODE_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_FORCE_RX_MODE_DL3_MASK (0x0004)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_CD_OFF_DL3_OFFSET  (0x0003)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_CD_OFF_DL3_WIDTH   (1)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_CD_OFF_DL3_MASK    (0x0008)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_EOT_BYPASS_DL3_OFFSET (0x0004)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_EOT_BYPASS_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_EOT_BYPASS_DL3_MASK (0x0010)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_HSRX_TERM_SHIFT_UP_DL3_OFFSET (0x0005)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_HSRX_TERM_SHIFT_UP_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_HSRX_TERM_SHIFT_UP_DL3_MASK (0x0020)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_HSRX_TERM_SHIFT_DOWN_DL3_OFFSET (0x0006)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_HSRX_TERM_SHIFT_DOWN_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_HSRX_TERM_SHIFT_DOWN_DL3_MASK (0x0040)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_TEST_RESERVED_1_DL3_OFFSET (0x0007)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_TEST_RESERVED_1_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL3_CTRL_CSI0_TEST_RESERVED_1_DL3_MASK (0x0080)

/*
* Register : IPP_CSI2_DPHY0_CL_DBG
*/

#define IPP_IPP_CSI2_DPHY0_CL_DBG_SIZE                      (16)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_OFFSET                    (IPP_IPP_BASE_ADDR + 0x16)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_RESET_VALUE               (0x0000)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_BITFIELD_MASK             (0x0F0F)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_RWMASK                    (0x0F0F)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_ROMASK                    (0x0000)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_WOMASK                    (0x0000)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_UNUSED_MASK               (0xF0F0)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_HS_RX_OFFSET_CL_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_HS_RX_OFFSET_CL_WIDTH (3)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_HS_RX_OFFSET_CL_MASK (0x0007)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_MIPI_IN_SHORT_CL_OFFSET (0x0003)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_MIPI_IN_SHORT_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_MIPI_IN_SHORT_CL_MASK (0x0008)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_LP_HS_BYPASS_CL_OFFSET (0x0008)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_LP_HS_BYPASS_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_LP_HS_BYPASS_CL_MASK (0x0100)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_LP_RX_VIL_CL_OFFSET  (0x0009)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_LP_RX_VIL_CL_WIDTH   (2)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_LP_RX_VIL_CL_MASK    (0x0600)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_DIRECT_DYN_ACCESS_CL_OFFSET (0x000b)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_DIRECT_DYN_ACCESS_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_CL_DBG_CSI0_DIRECT_DYN_ACCESS_CL_MASK (0x0800)

/*
* Register : IPP_CSI2_DPHY0_DL1_DBG
*/

#define IPP_IPP_CSI2_DPHY0_DL1_DBG_SIZE                     (16)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_OFFSET                   (IPP_IPP_BASE_ADDR + 0x18)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_RESET_VALUE              (0x00)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_BITFIELD_MASK            (0x0FFF)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_RWMASK                   (0x0FFF)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_ROMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_WOMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_UNUSED_MASK              (0xF000)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_HS_RX_OFFSET_DL1_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_HS_RX_OFFSET_DL1_WIDTH (3)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_HS_RX_OFFSET_DL1_MASK (0x0007)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_MIPI_IN_SHORT_DL1_OFFSET (0x0003)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_MIPI_IN_SHORT_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_MIPI_IN_SHORT_DL1_MASK (0x0008)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_SKEW_DL1_OFFSET     (0x0004)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_SKEW_DL1_WIDTH      (3)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_SKEW_DL1_MASK       (0x0070)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_OVERSAMPLE_BYPASS_DL1_OFFSET (0x0007)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_OVERSAMPLE_BYPASS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_OVERSAMPLE_BYPASS_DL1_MASK (0x0080)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_LP_HS_BYPASS_DL1_OFFSET (0x0008)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_LP_HS_BYPASS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_LP_HS_BYPASS_DL1_MASK (0x0100)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_LP_RX_VIL_DL1_OFFSET (0x0009)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_LP_RX_VIL_DL1_WIDTH (2)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_LP_RX_VIL_DL1_MASK  (0x0600)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_DIRECT_DYN_ACCES_DL1_OFFSET (0x000b)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_DIRECT_DYN_ACCES_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL1_DBG_CSI0_DIRECT_DYN_ACCES_DL1_MASK (0x0800)

/*
* Register : IPP_CSI2_DPHY0_DL2_DBG
*/

#define IPP_IPP_CSI2_DPHY0_DL2_DBG_SIZE                     (16)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_OFFSET                   (IPP_IPP_BASE_ADDR + 0x1A)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_RESET_VALUE              (0x00)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_BITFIELD_MASK            (0x0FFF)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_RWMASK                   (0x0FFF)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_ROMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_WOMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_UNUSED_MASK              (0xF000)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_HS_RX_OFFSET_DL2_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_HS_RX_OFFSET_DL2_WIDTH (3)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_HS_RX_OFFSET_DL2_MASK (0x0007)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_MIPI_IN_SHORT_DL2_OFFSET (0x0003)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_MIPI_IN_SHORT_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_MIPI_IN_SHORT_DL2_MASK (0x0008)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_SKEW_DL2_OFFSET     (0x0004)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_SKEW_DL2_WIDTH      (3)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_SKEW_DL2_MASK       (0x0070)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_OVERSAMPLE_BYPASS_DL2_OFFSET (0x0007)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_OVERSAMPLE_BYPASS_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_OVERSAMPLE_BYPASS_DL2_MASK (0x0080)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_LP_HS_BYPASS_DL2_OFFSET (0x0008)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_LP_HS_BYPASS_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_LP_HS_BYPASS_DL2_MASK (0x0100)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_LP_RX_VIL_DL2_OFFSET (0x0009)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_LP_RX_VIL_DL2_WIDTH (2)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_LP_RX_VIL_DL2_MASK  (0x0600)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_DIRECT_DYN_ACCESS_DL2_OFFSET (0x000b)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_DIRECT_DYN_ACCESS_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL2_DBG_CSI0_DIRECT_DYN_ACCESS_DL2_MASK (0x0800)

/*
* Register : IPP_CSI2_DPHY0_DL3_DBG
*/

#define IPP_IPP_CSI2_DPHY0_DL3_DBG_SIZE                     (16)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_OFFSET                   (IPP_IPP_BASE_ADDR + 0x1C)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_RESET_VALUE              (0x00)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_BITFIELD_MASK            (0x0FFF)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_RWMASK                   (0x0FFF)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_ROMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_WOMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_UNUSED_MASK              (0xF000)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_HS_RX_OFFSET_DL3_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_HS_RX_OFFSET_DL3_WIDTH (3)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_HS_RX_OFFSET_DL3_MASK (0x0007)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_MIPI_IN_SHORT_DL3_OFFSET (0x0003)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_MIPI_IN_SHORT_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_MIPI_IN_SHORT_DL3_MASK (0x0008)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_SKEW_DL3_OFFSET     (0x0004)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_SKEW_DL3_WIDTH      (3)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_SKEW_DL3_MASK       (0x0070)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_OVERSAMPLE_BYPASS_DL3_OFFSET (0x0007)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_OVERSAMPLE_BYPASS_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_OVERSAMPLE_BYPASS_DL3_MASK (0x0080)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_LP_HS_BYPASS_DL3_OFFSET (0x0008)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_LP_HS_BYPASS_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_LP_HS_BYPASS_DL3_MASK (0x0100)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_LP_RX_VIL_DL3_OFFSET (0x0009)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_LP_RX_VIL_DL3_WIDTH (2)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_LP_RX_VIL_DL3_MASK  (0x0600)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_DIRECT_DYN_ACCESS_DL3_OFFSET (0x000b)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_DIRECT_DYN_ACCESS_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DL3_DBG_CSI0_DIRECT_DYN_ACCESS_DL3_MASK (0x0800)

/*
* Register : IPP_CSI2_DPHY0_XL_DBG0_OBS
*/

#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_SIZE                 (16)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_OFFSET               (IPP_IPP_BASE_ADDR + 0x1E)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_RESET_VALUE          (0x00)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_BITFIELD_MASK        (0x07FF)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_RWMASK               (0x0000)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_ROMASK               (0x07FF)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_WOMASK               (0x0000)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_UNUSED_MASK          (0xF800)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG1_DL1_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG1_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG1_DL1_MASK (0x0001)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG1_DL2_OFFSET (0x0001)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG1_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG1_DL2_MASK (0x0002)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG1_DL3_OFFSET (0x0002)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG1_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG1_DL3_MASK (0x0004)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG2_DL1_OFFSET (0x0003)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG2_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG2_DL1_MASK (0x0008)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG2_DL2_OFFSET (0x0004)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG2_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG2_DL2_MASK (0x0010)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG2_DL3_OFFSET (0x0005)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG2_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_OVERSAMPLE_FLAG2_DL3_MASK (0x0020)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_HS_RX_ZM_CL_OFFSET (0x0006)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_HS_RX_ZM_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_HS_RX_ZM_CL_MASK (0x0040)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_HS_RX_ZM_DL1_OFFSET (0x0007)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_HS_RX_ZM_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_HS_RX_ZM_DL1_MASK (0x0080)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_HS_RX_ZM_DL2_OFFSET (0x0008)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_HS_RX_ZM_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_HS_RX_ZM_DL2_MASK (0x0100)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_HS_RX_ZM_DL3_OFFSET (0x0009)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_HS_RX_ZM_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_HS_RX_ZM_DL3_MASK (0x0200)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_RX_INIT_CLK_OFFSET (0x000a)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_RX_INIT_CLK_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG0_OBS_CSI0_RX_INIT_CLK_MASK (0x0400)

/*
* Register : IPP_CSI2_DPHY0_XL_DBG1_OBS
*/

#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_SIZE                 (16)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_OFFSET               (IPP_IPP_BASE_ADDR + 0x20)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_RESET_VALUE          (0x00)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_BITFIELD_MASK        (0x00FF)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_RWMASK               (0x0000)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_ROMASK               (0x00FF)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_WOMASK               (0x0000)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_UNUSED_MASK          (0xFF00)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_STOP_STATE_CL_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_STOP_STATE_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_STOP_STATE_CL_MASK (0x0001)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_STOP_STATE_DL1_OFFSET (0x0001)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_STOP_STATE_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_STOP_STATE_DL1_MASK (0x0002)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_STOP_STATE_DL2_OFFSET (0x0002)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_STOP_STATE_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_STOP_STATE_DL2_MASK (0x0004)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_STOP_STATE_DL3_OFFSET (0x0003)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_STOP_STATE_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_STOP_STATE_DL3_MASK (0x0008)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_ULP_ACTIVE_NOT_CL_OFFSET (0x0004)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_ULP_ACTIVE_NOT_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_ULP_ACTIVE_NOT_CL_MASK (0x0010)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_ULP_ACTIVE_NOT_DL1_OFFSET (0x0005)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_ULP_ACTIVE_NOT_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_ULP_ACTIVE_NOT_DL1_MASK (0x0020)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_ULP_ACTIVE_NOT_DL2_OFFSET (0x0006)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_ULP_ACTIVE_NOT_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_ULP_ACTIVE_NOT_DL2_MASK (0x0040)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_ULP_ACTIVE_NOT_DL3_OFFSET (0x0007)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_ULP_ACTIVE_NOT_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_XL_DBG1_OBS_CSI0_ULP_ACTIVE_NOT_DL3_MASK (0x0080)

/*
* Register : IPP_CSI2_DPHY1_CL_CTRL
*/

#define IPP_IPP_CSI2_DPHY1_CL_CTRL_SIZE                     (16)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_OFFSET                   (IPP_IPP_BASE_ADDR + 0x22)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_RESET_VALUE              (0x128)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_BITFIELD_MASK            (0x3F3F)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_RWMASK                   (0x3F3F)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_ROMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_WOMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_UNUSED_MASK              (0xC0C0)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_UI_X4_OFFSET        (0x0000)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_UI_X4_WIDTH         (6)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_UI_X4_MASK          (0x003F)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_SPECS_90_81B_OFFSET (0x0008)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_SPECS_90_81B_WIDTH  (1)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_SPECS_90_81B_MASK   (0x0100)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_SWAP_PINS_CL_OFFSET (0x0009)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_SWAP_PINS_CL_WIDTH  (1)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_SWAP_PINS_CL_MASK   (0x0200)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_HS_INVERT_CL_OFFSET (0x000a)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_HS_INVERT_CL_WIDTH  (1)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_HS_INVERT_CL_MASK   (0x0400)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_HSRX_TERM_SHIFT_UP_CL_OFFSET (0x000b)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_HSRX_TERM_SHIFT_UP_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_HSRX_TERM_SHIFT_UP_CL_MASK (0x0800)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_HSRX_TERM_SHIFT_DOWN_CL_OFFSET (0x000c)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_HSRX_TERM_SHIFT_DOWN_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_HSRX_TERM_SHIFT_DOWN_CL_MASK (0x1000)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_TEST_RESERVED_1_CL_OFFSET (0x000d)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_TEST_RESERVED_1_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_CL_CTRL_CSI1_TEST_RESERVED_1_CL_MASK (0x2000)

/*
* Register : IPP_CSI2_DPHY1_DL1_CTRL
*/

#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_SIZE                    (16)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_OFFSET                  (IPP_IPP_BASE_ADDR + 0x24)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_RESET_VALUE             (0x00)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_BITFIELD_MASK           (0x00FF)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_RWMASK                  (0x00FF)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_ROMASK                  (0x0000)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_WOMASK                  (0x0000)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_UNUSED_MASK             (0xFF00)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_SWAP_PINS_DL1_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_SWAP_PINS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_SWAP_PINS_DL1_MASK (0x0001)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_HS_INVERT_DL1_OFFSET (0x0001)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_HS_INVERT_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_HS_INVERT_DL1_MASK (0x0002)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_FORCE_RX_MODE_DL1_OFFSET (0x0002)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_FORCE_RX_MODE_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_FORCE_RX_MODE_DL1_MASK (0x0004)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_CD_OFF_DL1_OFFSET  (0x0003)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_CD_OFF_DL1_WIDTH   (1)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_CD_OFF_DL1_MASK    (0x0008)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_EOT_BYPASS_DL1_OFFSET (0x0004)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_EOT_BYPASS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_EOT_BYPASS_DL1_MASK (0x0010)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_HSRX_TERM_SHIFT_UP_DL1_OFFSET (0x0005)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_HSRX_TERM_SHIFT_UP_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_HSRX_TERM_SHIFT_UP_DL1_MASK (0x0020)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_HSRX_TERM_SHIFT_DOWN_DL1_OFFSET (0x0006)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_HSRX_TERM_SHIFT_DOWN_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_HSRX_TERM_SHIFT_DOWN_DL1_MASK (0x0040)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_TEST_RESERVED_1_DL1_OFFSET (0x0007)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_TEST_RESERVED_1_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_DL1_CTRL_CSI1_TEST_RESERVED_1_DL1_MASK (0x0080)

/*
* Register : IPP_CSI2_DPHY1_CL_DBG
*/

#define IPP_IPP_CSI2_DPHY1_CL_DBG_SIZE                      (16)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_OFFSET                    (IPP_IPP_BASE_ADDR + 0x26)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_RESET_VALUE               (0x00)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_BITFIELD_MASK             (0x0F0F)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_RWMASK                    (0x0F0F)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_ROMASK                    (0x0000)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_WOMASK                    (0x0000)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_UNUSED_MASK               (0xF0F0)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_HS_RX_OFFSET_CL_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_HS_RX_OFFSET_CL_WIDTH (3)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_HS_RX_OFFSET_CL_MASK (0x0007)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_MIPI_IN_SHORT_CL_OFFSET (0x0003)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_MIPI_IN_SHORT_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_MIPI_IN_SHORT_CL_MASK (0x0008)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_LP_HS_BYPASS_CL_OFFSET (0x0008)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_LP_HS_BYPASS_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_LP_HS_BYPASS_CL_MASK (0x0100)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_LP_RX_VIL_CL_OFFSET  (0x0009)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_LP_RX_VIL_CL_WIDTH   (2)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_LP_RX_VIL_CL_MASK    (0x0600)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_DIRECT_DYN_ACCESS_CL_OFFSET (0x000b)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_DIRECT_DYN_ACCESS_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_CL_DBG_CSI1_DIRECT_DYN_ACCESS_CL_MASK (0x0800)

/*
* Register : IPP_CSI2_DPHY1_DL1_DBG
*/

#define IPP_IPP_CSI2_DPHY1_DL1_DBG_SIZE                     (16)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_OFFSET                   (IPP_IPP_BASE_ADDR + 0x28)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_RESET_VALUE              (0x00)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_BITFIELD_MASK            (0x0FFF)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_RWMASK                   (0x0FFF)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_ROMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_WOMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_UNUSED_MASK              (0xF000)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_HS_RX_OFFSET_DL1_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_HS_RX_OFFSET_DL1_WIDTH (3)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_HS_RX_OFFSET_DL1_MASK (0x0007)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_MIPI_IN_SHORT_DL1_OFFSET (0x0003)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_MIPI_IN_SHORT_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_MIPI_IN_SHORT_DL1_MASK (0x0008)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_SKEW_DL1_OFFSET     (0x0004)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_SKEW_DL1_WIDTH      (3)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_SKEW_DL1_MASK       (0x0070)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_OVERSAMPLE_BYPASS_DL1_OFFSET (0x0007)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_OVERSAMPLE_BYPASS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_OVERSAMPLE_BYPASS_DL1_MASK (0x0080)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_LP_HS_BYPASS_DL1_OFFSET (0x0008)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_LP_HS_BYPASS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_LP_HS_BYPASS_DL1_MASK (0x0100)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_LP_RX_VIL_DL1_OFFSET (0x0009)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_LP_RX_VIL_DL1_WIDTH (2)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_LP_RX_VIL_DL1_MASK  (0x0600)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_DIRECT_DYN_ACCESS_DL1_OFFSET (0x000b)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_DIRECT_DYN_ACCESS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_DL1_DBG_CSI1_DIRECT_DYN_ACCESS_DL1_MASK (0x0800)

/*
* Register : IPP_CSI2_DPHY1_XL_DBG_OBS
*/

#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_SIZE                  (16)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_OFFSET                (IPP_IPP_BASE_ADDR + 0x2A)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_RESET_VALUE           (0x00)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_BITFIELD_MASK         (0x0F1F)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_RWMASK                (0x0000)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_ROMASK                (0x0F1F)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_WOMASK                (0x0000)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_UNUSED_MASK           (0xF0E0)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_OVERSAMPLE_FLAG1_DL1_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_OVERSAMPLE_FLAG1_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_OVERSAMPLE_FLAG1_DL1_MASK (0x0001)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_OVERSAMPLE_FLAG2_DL1_OFFSET (0x0001)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_OVERSAMPLE_FLAG2_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_OVERSAMPLE_FLAG2_DL1_MASK (0x0002)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_HS_RX_ZM_CL_OFFSET (0x0002)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_HS_RX_ZM_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_HS_RX_ZM_CL_MASK (0x0004)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_HS_RX_ZM_DL1_OFFSET (0x0003)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_HS_RX_ZM_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_HS_RX_ZM_DL1_MASK (0x0008)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_RX_INIT_CLK_OFFSET (0x0004)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_RX_INIT_CLK_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_RX_INIT_CLK_MASK (0x0010)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_STOP_STATE_CL_OFFSET (0x0008)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_STOP_STATE_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_STOP_STATE_CL_MASK (0x0100)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_STOP_STATE_DL1_OFFSET (0x0009)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_STOP_STATE_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_STOP_STATE_DL1_MASK (0x0200)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_ULP_ACTIVE_NOT_CL_OFFSET (0x000a)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_ULP_ACTIVE_NOT_CL_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_ULP_ACTIVE_NOT_CL_MASK (0x0400)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_ULP_ACTIVE_NOT_DL1_OFFSET (0x000b)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_ULP_ACTIVE_NOT_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_XL_DBG_OBS_CSI1_ULP_ACTIVE_NOT_DL1_MASK (0x0800)

/*
* Register : IPP_CSI2_DPHY0_DBG_ITS
*/

#define IPP_IPP_CSI2_DPHY0_DBG_ITS_SIZE                     (16)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_OFFSET                   (IPP_IPP_BASE_ADDR + 0x2C)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_RESET_VALUE              (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BITFIELD_MASK            (0x003F)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_RWMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_ROMASK                   (0x003F)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_WOMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_UNUSED_MASK              (0xFFC0)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_ESC_DL1_OFFSET  (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_ESC_DL1_WIDTH   (1)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_ESC_DL1_MASK    (0x0001)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_ESC_DL2_OFFSET  (0x0001)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_ESC_DL2_WIDTH   (1)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_ESC_DL2_MASK    (0x0002)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_ESC_DL3_OFFSET  (0x0002)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_ESC_DL3_WIDTH   (1)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_ESC_DL3_MASK    (0x0004)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_SYNC_ESC_DL1_OFFSET (0x0003)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_SYNC_ESC_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_SYNC_ESC_DL1_MASK (0x0008)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_SYNC_ESC_DL2_OFFSET (0x0004)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_SYNC_ESC_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_SYNC_ESC_DL2_MASK (0x0010)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_SYNC_ESC_DL3_OFFSET (0x0005)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_SYNC_ESC_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_CSI0_ERR_SYNC_ESC_DL3_MASK (0x0020)

/*
* Register : IPP_CSI2_DPHY0_DBG_ITS_BCLR
*/

#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BCLR_SIZE                (16)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BCLR_OFFSET              (IPP_IPP_BASE_ADDR + 0x2E)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BCLR_RESET_VALUE         (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BCLR_BITFIELD_MASK       (0x003F)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BCLR_RWMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BCLR_ROMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BCLR_WOMASK              (0x003F)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BCLR_UNUSED_MASK         (0xFFC0)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BCLR_CSI0_DBG_ITS_BCLR_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BCLR_CSI0_DBG_ITS_BCLR_WIDTH (6)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BCLR_CSI0_DBG_ITS_BCLR_MASK (0x003F)

/*
* Register : IPP_CSI2_DPHY0_DBG_ITS_BSET
*/

#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BSET_SIZE                (16)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BSET_OFFSET              (IPP_IPP_BASE_ADDR + 0x30)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BSET_RESET_VALUE         (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BSET_BITFIELD_MASK       (0x003F)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BSET_RWMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BSET_ROMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BSET_WOMASK              (0x003F)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BSET_UNUSED_MASK         (0xFFC0)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BSET_CSI0_DBG_ITS_BSET_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BSET_CSI0_DBG_ITS_BSET_WIDTH (6)
#define IPP_IPP_CSI2_DPHY0_DBG_ITS_BSET_CSI0_DBG_ITS_BSET_MASK (0x003F)

/*
* Register : IPP_CSI2_DPHY0_DBG_ITM
*/

#define IPP_IPP_CSI2_DPHY0_DBG_ITM_SIZE                     (16)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_OFFSET                   (IPP_IPP_BASE_ADDR + 0x32)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_RESET_VALUE              (0x00)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BITFIELD_MASK            (0x003F)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_RWMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_ROMASK                   (0x003F)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_WOMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_UNUSED_MASK              (0xFFC0)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_CSI0_DBG_ITM_OFFSET      (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_CSI0_DBG_ITM_WIDTH       (6)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_CSI0_DBG_ITM_MASK        (0x003F)

/*
* Register : IPP_CSI2_DPHY0_DBG_ITM_BCLR
*/

#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BCLR_SIZE                (16)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BCLR_OFFSET              (IPP_IPP_BASE_ADDR + 0x34)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BCLR_RESET_VALUE         (0x00)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BCLR_BITFIELD_MASK       (0x003F)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BCLR_RWMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BCLR_ROMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BCLR_WOMASK              (0x003F)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BCLR_UNUSED_MASK         (0xFFC0)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BCLR_CSI0_DBG_ITM_BCLR_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BCLR_CSI0_DBG_ITM_BCLR_WIDTH (6)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BCLR_CSI0_DBG_ITM_BCLR_MASK (0x003F)

/*
* Register : IPP_CSI2_DPHY0_DBG_ITM_BSET
*/

#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BSET_SIZE                (16)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BSET_OFFSET              (IPP_IPP_BASE_ADDR + 0x36)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BSET_RESET_VALUE         (0x00)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BSET_BITFIELD_MASK       (0x003F)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BSET_RWMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BSET_ROMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BSET_WOMASK              (0x003F)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BSET_UNUSED_MASK         (0xFFC0)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BSET_CSI0_DBG_ITM_BSET_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BSET_CSI0_DBG_ITM_BSET_WIDTH (6)
#define IPP_IPP_CSI2_DPHY0_DBG_ITM_BSET_CSI0_DBG_ITM_BSET_MASK (0x003F)

/*
* Register : IPP_CSI2_DPHY1_DBG_ITS
*/

#define IPP_IPP_CSI2_DPHY1_DBG_ITS_SIZE                     (16)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_OFFSET                   (IPP_IPP_BASE_ADDR + 0x38)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_RESET_VALUE              (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BITFIELD_MASK            (0x0003)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_RWMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_ROMASK                   (0x0003)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_WOMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_UNUSED_MASK              (0xFFFC)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_CSI1_ERR_ESC_DL1_OFFSET  (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_CSI1_ERR_ESC_DL1_WIDTH   (1)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_CSI1_ERR_ESC_DL1_MASK    (0x0001)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_CSI1_ERR_SYNC_ESC_DL1_OFFSET (0x0001)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_CSI1_ERR_SYNC_ESC_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_CSI1_ERR_SYNC_ESC_DL1_MASK (0x0002)

/*
* Register : IPP_CSI2_DPHY1_DBG_ITS_BCLR
*/

#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BCLR_SIZE                (16)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BCLR_OFFSET              (IPP_IPP_BASE_ADDR + 0x3A)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BCLR_RESET_VALUE         (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BCLR_BITFIELD_MASK       (0x0003)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BCLR_RWMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BCLR_ROMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BCLR_WOMASK              (0x0003)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BCLR_UNUSED_MASK         (0xFFFC)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BCLR_CSI1_DBG_ITS_BCLR_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BCLR_CSI1_DBG_ITS_BCLR_WIDTH (2)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BCLR_CSI1_DBG_ITS_BCLR_MASK (0x0003)

/*
* Register : IPP_CSI2_DPHY1_DBG_ITS_BSET
*/

#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BSET_SIZE                (16)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BSET_OFFSET              (IPP_IPP_BASE_ADDR + 0x3C)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BSET_RESET_VALUE         (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BSET_BITFIELD_MASK       (0x0003)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BSET_RWMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BSET_ROMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BSET_WOMASK              (0x0003)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BSET_UNUSED_MASK         (0xFFFC)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BSET_CSI1_DBG_ITS_BSET_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BSET_CSI1_DBG_ITS_BSET_WIDTH (2)
#define IPP_IPP_CSI2_DPHY1_DBG_ITS_BSET_CSI1_DBG_ITS_BSET_MASK (0x0003)

/*
* Register : IPP_CSI2_DPHY1_DBG_ITM
*/

#define IPP_IPP_CSI2_DPHY1_DBG_ITM_SIZE                     (16)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_OFFSET                   (IPP_IPP_BASE_ADDR + 0x3E)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_RESET_VALUE              (0x00)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BITFIELD_MASK            (0x0003)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_RWMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_ROMASK                   (0x0003)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_WOMASK                   (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_UNUSED_MASK              (0xFFFC)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_CSI1_DBG_ITM_OFFSET      (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_CSI1_DBG_ITM_WIDTH       (2)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_CSI1_DBG_ITM_MASK        (0x0003)

/*
* Register : IPP_CSI2_DPHY1_DBG_ITM_BCLR
*/

#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BCLR_SIZE                (16)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BCLR_OFFSET              (IPP_IPP_BASE_ADDR + 0x40)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BCLR_RESET_VALUE         (0x00)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BCLR_BITFIELD_MASK       (0x0003)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BCLR_RWMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BCLR_ROMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BCLR_WOMASK              (0x0003)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BCLR_UNUSED_MASK         (0xFFFC)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BCLR_CSI1_DBG_ITM_BCLR_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BCLR_CSI1_DBG_ITM_BCLR_WIDTH (2)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BCLR_CSI1_DBG_ITM_BCLR_MASK (0x0003)

/*
* Register : IPP_CSI2_DPHY1_DBG_ITM_BSET
*/

#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BSET_SIZE                (16)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BSET_OFFSET              (IPP_IPP_BASE_ADDR + 0x42)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BSET_RESET_VALUE         (0x00)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BSET_BITFIELD_MASK       (0x0003)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BSET_RWMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BSET_ROMASK              (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BSET_WOMASK              (0x0003)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BSET_UNUSED_MASK         (0xFFFC)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BSET_CSI1_DBG_ITM_BSET_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BSET_CSI1_DBG_ITM_BSET_WIDTH (2)
#define IPP_IPP_CSI2_DPHY1_DBG_ITM_BSET_CSI1_DBG_ITM_BSET_MASK (0x0003)

/*
* Register : IPP_CSI2_PACKET_DBG_ITS
*/

#define IPP_IPP_CSI2_PACKET_DBG_ITS_SIZE                    (16)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_OFFSET                  (IPP_IPP_BASE_ADDR + 0x44)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_RESET_VALUE             (0x00)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BITFIELD_MASK           (0x0001)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_RWMASK                  (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_ROMASK                  (0x0001)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_WOMASK                  (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_UNUSED_MASK             (0xFFFE)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_CSI2_PACKET_ECC_CORRECTED_DBG_OFFSET (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_CSI2_PACKET_ECC_CORRECTED_DBG_WIDTH (1)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_CSI2_PACKET_ECC_CORRECTED_DBG_MASK (0x0001)

/*
* Register : IPP_CSI2_PACKET_DBG_ITS_BCLR
*/

#define IPP_IPP_CSI2_PACKET_DBG_ITS_BCLR_SIZE               (16)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BCLR_OFFSET             (IPP_IPP_BASE_ADDR + 0x46)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BCLR_RESET_VALUE        (0x00)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BCLR_BITFIELD_MASK      (0x0001)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BCLR_RWMASK             (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BCLR_ROMASK             (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BCLR_WOMASK             (0x0001)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BCLR_UNUSED_MASK        (0xFFFE)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BCLR_CSI2_PACKET_DBG_ITS_BCLR_OFFSET (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BCLR_CSI2_PACKET_DBG_ITS_BCLR_WIDTH (1)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BCLR_CSI2_PACKET_DBG_ITS_BCLR_MASK (0x0001)

/*
* Register : IPP_CSI2_PACKET_DBG_ITS_BSET
*/

#define IPP_IPP_CSI2_PACKET_DBG_ITS_BSET_SIZE               (16)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BSET_OFFSET             (IPP_IPP_BASE_ADDR + 0x48)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BSET_RESET_VALUE        (0x00)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BSET_BITFIELD_MASK      (0x0001)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BSET_RWMASK             (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BSET_ROMASK             (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BSET_WOMASK             (0x0001)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BSET_UNUSED_MASK        (0xFFFE)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BSET_CSI2_PACKET_DBG_ITS_BSET_OFFSET (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BSET_CSI2_PACKET_DBG_ITS_BSET_WIDTH (1)
#define IPP_IPP_CSI2_PACKET_DBG_ITS_BSET_CSI2_PACKET_DBG_ITS_BSET_MASK (0x0001)

/*
* Register : IPP_CSI2_PACKET_DBG_ITM
*/

#define IPP_IPP_CSI2_PACKET_DBG_ITM_SIZE                    (16)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_OFFSET                  (IPP_IPP_BASE_ADDR + 0x4A)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_RESET_VALUE             (0x00)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BITFIELD_MASK           (0x0001)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_RWMASK                  (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_ROMASK                  (0x0001)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_WOMASK                  (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_UNUSED_MASK             (0xFFFE)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_CSI2_PACKET_DBG_ITM_OFFSET (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_CSI2_PACKET_DBG_ITM_WIDTH (1)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_CSI2_PACKET_DBG_ITM_MASK (0x0001)

/*
* Register : IPP_CSI2_PACKET_DBG_ITM_BCLR
*/

#define IPP_IPP_CSI2_PACKET_DBG_ITM_BCLR_SIZE               (16)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BCLR_OFFSET             (IPP_IPP_BASE_ADDR + 0x4C)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BCLR_RESET_VALUE        (0x00)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BCLR_BITFIELD_MASK      (0x0001)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BCLR_RWMASK             (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BCLR_ROMASK             (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BCLR_WOMASK             (0x0001)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BCLR_UNUSED_MASK        (0xFFFE)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BCLR_CSI2_PACKET_DBG_ITM_BCLR_OFFSET (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BCLR_CSI2_PACKET_DBG_ITM_BCLR_WIDTH (1)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BCLR_CSI2_PACKET_DBG_ITM_BCLR_MASK (0x0001)

/*
* Register : IPP_CSI2_PACKET_DBG_ITM_BSET
*/

#define IPP_IPP_CSI2_PACKET_DBG_ITM_BSET_SIZE               (16)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BSET_OFFSET             (IPP_IPP_BASE_ADDR + 0x4E)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BSET_RESET_VALUE        (0x00)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BSET_BITFIELD_MASK      (0x0001)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BSET_RWMASK             (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BSET_ROMASK             (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BSET_WOMASK             (0x0001)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BSET_UNUSED_MASK        (0xFFFE)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BSET_CSI2_PACKET_DBG_ITM_BSET_OFFSET (0x0000)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BSET_CSI2_PACKET_DBG_ITM_BSET_WIDTH (1)
#define IPP_IPP_CSI2_PACKET_DBG_ITM_BSET_CSI2_PACKET_DBG_ITM_BSET_MASK (0x0001)

/*
* Register : IPP_CSI2RX_VC_DATA_TYPE_R
*/

#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_SIZE                  (16)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_OFFSET                (IPP_IPP_BASE_ADDR + 0x50)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_RESET_VALUE           (0x0000)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_BITFIELD_MASK         (0x00FF)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_RWMASK                (0x0000)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_ROMASK                (0x00FF)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_WOMASK                (0x0000)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_UNUSED_MASK           (0xFF00)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_CSI2RX_DATA_TYPE_OFFSET (0x0000)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_CSI2RX_DATA_TYPE_WIDTH (6)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_CSI2RX_DATA_TYPE_MASK (0x003F)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_CSI2RX_VIRTUAL_CHANNEL_OFFSET (0x0006)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_CSI2RX_VIRTUAL_CHANNEL_WIDTH (2)
#define IPP_IPP_CSI2RX_VC_DATA_TYPE_R_CSI2RX_VIRTUAL_CHANNEL_MASK (0x00C0)

/*
* Register : IPP_STATIC_CSI2RX_DATA_TYPE_W
*/

#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_SIZE              (16)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_OFFSET            (IPP_IPP_BASE_ADDR + 0x52)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_RESET_VALUE       (0x122A)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_BITFIELD_MASK     (0x3F3F)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_RWMASK            (0x3F3F)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_ROMASK            (0x0000)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_WOMASK            (0x0000)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_UNUSED_MASK       (0xC0C0)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_STATIC_CSI2RX_IMAGE_DATA_TYPE_OFFSET (0x0000)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_STATIC_CSI2RX_IMAGE_DATA_TYPE_WIDTH (6)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_STATIC_CSI2RX_IMAGE_DATA_TYPE_MASK (0x003F)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_STATIC_CSI2RX_NON_IMAGE_DATA_TYPE_OFFSET (0x0008)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_STATIC_CSI2RX_NON_IMAGE_DATA_TYPE_WIDTH (6)
#define IPP_IPP_STATIC_CSI2RX_DATA_TYPE_W_STATIC_CSI2RX_NON_IMAGE_DATA_TYPE_MASK (0x3F00)

/*
* Register : IPP_STATIC_CSI2RX_VC_W
*/

#define IPP_IPP_STATIC_CSI2RX_VC_W_SIZE                     (16)
#define IPP_IPP_STATIC_CSI2RX_VC_W_OFFSET                   (IPP_IPP_BASE_ADDR + 0x54)
#define IPP_IPP_STATIC_CSI2RX_VC_W_RESET_VALUE              (0x00)
#define IPP_IPP_STATIC_CSI2RX_VC_W_BITFIELD_MASK            (0x0003)
#define IPP_IPP_STATIC_CSI2RX_VC_W_RWMASK                   (0x0003)
#define IPP_IPP_STATIC_CSI2RX_VC_W_ROMASK                   (0x0000)
#define IPP_IPP_STATIC_CSI2RX_VC_W_WOMASK                   (0x0000)
#define IPP_IPP_STATIC_CSI2RX_VC_W_UNUSED_MASK              (0xFFFC)
#define IPP_IPP_STATIC_CSI2RX_VC_W_STATIC_CSI2RX_VC_OFFSET  (0x0000)
#define IPP_IPP_STATIC_CSI2RX_VC_W_STATIC_CSI2RX_VC_WIDTH   (2)
#define IPP_IPP_STATIC_CSI2RX_VC_W_STATIC_CSI2RX_VC_MASK    (0x0003)

/*
* Register : IPP_CSI2RX_FRAME_NB_R
*/

#define IPP_IPP_CSI2RX_FRAME_NB_R_SIZE                      (16)
#define IPP_IPP_CSI2RX_FRAME_NB_R_OFFSET                    (IPP_IPP_BASE_ADDR + 0x56)
#define IPP_IPP_CSI2RX_FRAME_NB_R_RESET_VALUE               (0x00)
#define IPP_IPP_CSI2RX_FRAME_NB_R_BITFIELD_MASK             (0xFFFF)
#define IPP_IPP_CSI2RX_FRAME_NB_R_RWMASK                    (0x0000)
#define IPP_IPP_CSI2RX_FRAME_NB_R_ROMASK                    (0xFFFF)
#define IPP_IPP_CSI2RX_FRAME_NB_R_WOMASK                    (0x0000)
#define IPP_IPP_CSI2RX_FRAME_NB_R_UNUSED_MASK               (0x0000)
#define IPP_IPP_CSI2RX_FRAME_NB_R_CSI2RX_FRAME_NB_OFFSET    (0x0000)
#define IPP_IPP_CSI2RX_FRAME_NB_R_CSI2RX_FRAME_NB_WIDTH     (16)
#define IPP_IPP_CSI2RX_FRAME_NB_R_CSI2RX_FRAME_NB_MASK      (0xFFFF)

/*
* Register : IPP_CSI2RX_DATA_FIELD_R
*/

#define IPP_IPP_CSI2RX_DATA_FIELD_R_SIZE                    (16)
#define IPP_IPP_CSI2RX_DATA_FIELD_R_OFFSET                  (IPP_IPP_BASE_ADDR + 0x58)
#define IPP_IPP_CSI2RX_DATA_FIELD_R_RESET_VALUE             (0x00)
#define IPP_IPP_CSI2RX_DATA_FIELD_R_BITFIELD_MASK           (0xFFFF)
#define IPP_IPP_CSI2RX_DATA_FIELD_R_RWMASK                  (0x0000)
#define IPP_IPP_CSI2RX_DATA_FIELD_R_ROMASK                  (0xFFFF)
#define IPP_IPP_CSI2RX_DATA_FIELD_R_WOMASK                  (0x0000)
#define IPP_IPP_CSI2RX_DATA_FIELD_R_UNUSED_MASK             (0x0000)
#define IPP_IPP_CSI2RX_DATA_FIELD_R_CSI2RX_DATA_FIELD_OFFSET (0x0000)
#define IPP_IPP_CSI2RX_DATA_FIELD_R_CSI2RX_DATA_FIELD_WIDTH (16)
#define IPP_IPP_CSI2RX_DATA_FIELD_R_CSI2RX_DATA_FIELD_MASK  (0xFFFF)

/*
* Register : IPP_STATIC_CSI2RX_PIX_WIDTH_W
*/

#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_SIZE              (16)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_OFFSET            (IPP_IPP_BASE_ADDR + 0x5A)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_RESET_VALUE       (0x00)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_BITFIELD_MASK     (0x00FF)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_RWMASK            (0x00FF)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_ROMASK            (0x0000)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_WOMASK            (0x0000)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_UNUSED_MASK       (0xFF00)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_STATIC_CSI2RX_ACTDATA_PIXWIDTH_OFFSET (0x0000)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_STATIC_CSI2RX_ACTDATA_PIXWIDTH_WIDTH (4)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_STATIC_CSI2RX_ACTDATA_PIXWIDTH_MASK (0x000F)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_STATIC_CSI2RX_EMBDATA_PIXWIDTH_OFFSET (0x0004)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_STATIC_CSI2RX_EMBDATA_PIXWIDTH_WIDTH (4)
#define IPP_IPP_STATIC_CSI2RX_PIX_WIDTH_W_STATIC_CSI2RX_EMBDATA_PIXWIDTH_MASK (0x00F0)

/*
* Register : IPP_CSI2_DPHY_ERROR_ITS
*/

#define IPP_IPP_CSI2_DPHY_ERROR_ITS_SIZE                    (16)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_OFFSET                  (IPP_IPP_BASE_ADDR + 0x5C)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_RESET_VALUE             (0x00)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BITFIELD_MASK           (0xFFFF)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_RWMASK                  (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_ROMASK                  (0xFFFF)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_WOMASK                  (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_UNUSED_MASK             (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_EOT_SYNC_HS_DL1_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_EOT_SYNC_HS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_EOT_SYNC_HS_DL1_MASK (0x0001)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_EOT_SYNC_HS_DL2_OFFSET (0x0001)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_EOT_SYNC_HS_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_EOT_SYNC_HS_DL2_MASK (0x0002)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_EOT_SYNC_HS_DL3_OFFSET (0x0002)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_EOT_SYNC_HS_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_EOT_SYNC_HS_DL3_MASK (0x0004)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_HS_DL1_OFFSET (0x0003)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_HS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_HS_DL1_MASK (0x0008)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_HS_DL2_OFFSET (0x0004)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_HS_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_HS_DL2_MASK (0x0010)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_HS_DL3_OFFSET (0x0005)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_HS_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_HS_DL3_MASK (0x0020)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_SYNC_HS_DL1_OFFSET (0x0006)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_SYNC_HS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_SYNC_HS_DL1_MASK (0x0040)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_SYNC_HS_DL2_OFFSET (0x0007)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_SYNC_HS_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_SYNC_HS_DL2_MASK (0x0080)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_SYNC_HS_DL3_OFFSET (0x0008)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_SYNC_HS_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_SOT_SYNC_HS_DL3_MASK (0x0100)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_CONTROL_DL1_OFFSET (0x0009)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_CONTROL_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_CONTROL_DL1_MASK (0x0200)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_CONTROL_DL2_OFFSET (0x000a)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_CONTROL_DL2_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_CONTROL_DL2_MASK (0x0400)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_CONTROL_DL3_OFFSET (0x000b)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_CONTROL_DL3_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI0_ERR_CONTROL_DL3_MASK (0x0800)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI1_ERR_EOT_SYNC_HS_DL1_OFFSET (0x000c)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI1_ERR_EOT_SYNC_HS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI1_ERR_EOT_SYNC_HS_DL1_MASK (0x1000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI1_ERR_SOT_HS_DL1_OFFSET (0x000d)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI1_ERR_SOT_HS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI1_ERR_SOT_HS_DL1_MASK (0x2000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI1_ERR_SOT_SYNC_HS_DL1_OFFSET (0x000e)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI1_ERR_SOT_SYNC_HS_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI1_ERR_SOT_SYNC_HS_DL1_MASK (0x4000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI1_ERR_CONTROL_DL1_OFFSET (0x000f)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI1_ERR_CONTROL_DL1_WIDTH (1)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_CSI1_ERR_CONTROL_DL1_MASK (0x8000)

/*
* Register : IPP_CSI2_DPHY_ERROR_ITS_BCLR
*/

#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BCLR_SIZE               (16)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BCLR_OFFSET             (IPP_IPP_BASE_ADDR + 0x5E)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BCLR_RESET_VALUE        (0x00)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BCLR_BITFIELD_MASK      (0xFFFF)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BCLR_RWMASK             (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BCLR_ROMASK             (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BCLR_WOMASK             (0xFFFF)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BCLR_UNUSED_MASK        (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BCLR_CSI_DPHY_ERROR_ITS_BCLR_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BCLR_CSI_DPHY_ERROR_ITS_BCLR_WIDTH (16)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BCLR_CSI_DPHY_ERROR_ITS_BCLR_MASK (0xFFFF)

/*
* Register : IPP_CSI2_DPHY_ERROR_ITS_BSET
*/

#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BSET_SIZE               (16)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BSET_OFFSET             (IPP_IPP_BASE_ADDR + 0x60)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BSET_RESET_VALUE        (0x00)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BSET_BITFIELD_MASK      (0xFFFF)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BSET_RWMASK             (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BSET_ROMASK             (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BSET_WOMASK             (0xFFFF)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BSET_UNUSED_MASK        (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BSET_CSI_DPHY_ERROR_ITS_BSET_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BSET_CSI_DPHY_ERROR_ITS_BSET_WIDTH (16)
#define IPP_IPP_CSI2_DPHY_ERROR_ITS_BSET_CSI_DPHY_ERROR_ITS_BSET_MASK (0xFFFF)

/*
* Register : IPP_CSI2_DPHY_ERROR_ITM
*/

#define IPP_IPP_CSI2_DPHY_ERROR_ITM_SIZE                    (16)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_OFFSET                  (IPP_IPP_BASE_ADDR + 0x62)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_RESET_VALUE             (0x0)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BITFIELD_MASK           (0xFFFF)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_RWMASK                  (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_ROMASK                  (0xFFFF)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_WOMASK                  (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_UNUSED_MASK             (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_CSI_DPHY_ERROR_ITM_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_CSI_DPHY_ERROR_ITM_WIDTH (16)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_CSI_DPHY_ERROR_ITM_MASK (0xFFFF)

/*
* Register : IPP_CSI2_DPHY_ERROR_ITM_BCLR
*/

#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BCLR_SIZE               (16)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BCLR_OFFSET             (IPP_IPP_BASE_ADDR + 0x64)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BCLR_RESET_VALUE        (0x00)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BCLR_BITFIELD_MASK      (0xFFFF)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BCLR_RWMASK             (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BCLR_ROMASK             (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BCLR_WOMASK             (0xFFFF)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BCLR_UNUSED_MASK        (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BCLR_CSI_DPHY_ERROR_ITM_BCLR_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BCLR_CSI_DPHY_ERROR_ITM_BCLR_WIDTH (16)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BCLR_CSI_DPHY_ERROR_ITM_BCLR_MASK (0xFFFF)

/*
* Register : IPP_CSI2_DPHY_ERROR_ITM_BSET
*/

#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BSET_SIZE               (16)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BSET_OFFSET             (IPP_IPP_BASE_ADDR + 0x66)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BSET_RESET_VALUE        (0x00)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BSET_BITFIELD_MASK      (0xFFFF)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BSET_RWMASK             (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BSET_ROMASK             (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BSET_WOMASK             (0xFFFF)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BSET_UNUSED_MASK        (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BSET_CSI_DPHY_ERROR_ITM_BSET_OFFSET (0x0000)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BSET_CSI_DPHY_ERROR_ITM_BSET_WIDTH (16)
#define IPP_IPP_CSI2_DPHY_ERROR_ITM_BSET_CSI_DPHY_ERROR_ITM_BSET_MASK (0xFFFF)

/*
* Register : IPP_CSI2_PACKET_ERROR_ITS
*/

#define IPP_IPP_CSI2_PACKET_ERROR_ITS_SIZE                  (16)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_OFFSET                (IPP_IPP_BASE_ADDR + 0x68)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_RESET_VALUE           (0x00)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BITFIELD_MASK         (0x0003)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_RWMASK                (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_ROMASK                (0x0003)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_WOMASK                (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_UNUSED_MASK           (0xFFFC)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_CSI2_PACKET_PAYLOAD_CRC_ERROR_OFFSET (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_CSI2_PACKET_PAYLOAD_CRC_ERROR_WIDTH (1)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_CSI2_PACKET_PAYLOAD_CRC_ERROR_MASK (0x0001)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_CSI2_PACKET_HEADER_ECC_ERROR_OFFSET (0x0001)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_CSI2_PACKET_HEADER_ECC_ERROR_WIDTH (1)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_CSI2_PACKET_HEADER_ECC_ERROR_MASK (0x0002)

/*
* Register : IPP_CSI2_PACKET_ERROR_ITS_BCLR
*/

#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BCLR_SIZE             (16)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BCLR_OFFSET           (IPP_IPP_BASE_ADDR + 0x6A)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BCLR_RESET_VALUE      (0x00)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BCLR_BITFIELD_MASK    (0x0003)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BCLR_RWMASK           (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BCLR_ROMASK           (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BCLR_WOMASK           (0x0003)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BCLR_UNUSED_MASK      (0xFFFC)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BCLR_CSI_PACKET_ERROR_ITS_BCLR_OFFSET (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BCLR_CSI_PACKET_ERROR_ITS_BCLR_WIDTH (2)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BCLR_CSI_PACKET_ERROR_ITS_BCLR_MASK (0x0003)

/*
* Register : IPP_CSI2_PACKET_ERROR_ITS_BSET
*/

#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BSET_SIZE             (16)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BSET_OFFSET           (IPP_IPP_BASE_ADDR + 0x6C)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BSET_RESET_VALUE      (0x00)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BSET_BITFIELD_MASK    (0x0003)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BSET_RWMASK           (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BSET_ROMASK           (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BSET_WOMASK           (0x0003)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BSET_UNUSED_MASK      (0xFFFC)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BSET_CSI_PACKET_ERROR_ITS_BSET_OFFSET (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BSET_CSI_PACKET_ERROR_ITS_BSET_WIDTH (2)
#define IPP_IPP_CSI2_PACKET_ERROR_ITS_BSET_CSI_PACKET_ERROR_ITS_BSET_MASK (0x0003)

/*
* Register : IPP_CSI2_PACKET_ERROR_ITM
*/

#define IPP_IPP_CSI2_PACKET_ERROR_ITM_SIZE                  (16)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_OFFSET                (IPP_IPP_BASE_ADDR + 0x6E)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_RESET_VALUE           (0x0)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BITFIELD_MASK         (0x0003)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_RWMASK                (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_ROMASK                (0x0003)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_WOMASK                (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_UNUSED_MASK           (0xFFFC)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_CSI_PACKET_ERROR_ITM_OFFSET (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_CSI_PACKET_ERROR_ITM_WIDTH (2)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_CSI_PACKET_ERROR_ITM_MASK (0x0003)

/*
* Register : IPP_CSI2_PACKET_ERROR_ITM_BCLR
*/

#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BCLR_SIZE             (16)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BCLR_OFFSET           (IPP_IPP_BASE_ADDR + 0x70)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BCLR_RESET_VALUE      (0x0)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BCLR_BITFIELD_MASK    (0x0003)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BCLR_RWMASK           (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BCLR_ROMASK           (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BCLR_WOMASK           (0x0003)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BCLR_UNUSED_MASK      (0xFFFC)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BCLR_CSI_PACKET_ERROR_ITM_BCLR_OFFSET (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BCLR_CSI_PACKET_ERROR_ITM_BCLR_WIDTH (2)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BCLR_CSI_PACKET_ERROR_ITM_BCLR_MASK (0x0003)

/*
* Register : IPP_CSI2_PACKET_ERROR_ITM_BSET
*/

#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BSET_SIZE             (16)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BSET_OFFSET           (IPP_IPP_BASE_ADDR + 0x72)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BSET_RESET_VALUE      (0x00)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BSET_BITFIELD_MASK    (0x0003)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BSET_RWMASK           (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BSET_ROMASK           (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BSET_WOMASK           (0x0003)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BSET_UNUSED_MASK      (0xFFFC)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BSET_CSI_PACKET_ERROR_ITM_BSET_OFFSET (0x0000)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BSET_CSI_PACKET_ERROR_ITM_BSET_WIDTH (2)
#define IPP_IPP_CSI2_PACKET_ERROR_ITM_BSET_CSI_PACKET_ERROR_ITM_BSET_MASK (0x0003)

/*
* Register : IPP_STATIC_OPIPE03_SEL
*/

#define IPP_IPP_STATIC_OPIPE03_SEL_SIZE                     (16)
#define IPP_IPP_STATIC_OPIPE03_SEL_OFFSET                   (IPP_IPP_BASE_ADDR + 0x74)
#define IPP_IPP_STATIC_OPIPE03_SEL_RESET_VALUE              (0x00)
#define IPP_IPP_STATIC_OPIPE03_SEL_BITFIELD_MASK            (0x0001)
#define IPP_IPP_STATIC_OPIPE03_SEL_RWMASK                   (0x0001)
#define IPP_IPP_STATIC_OPIPE03_SEL_ROMASK                   (0x0000)
#define IPP_IPP_STATIC_OPIPE03_SEL_WOMASK                   (0x0000)
#define IPP_IPP_STATIC_OPIPE03_SEL_UNUSED_MASK              (0xFFFE)
#define IPP_IPP_STATIC_OPIPE03_SEL_STATIC_OPIPE03_SEL_OFFSET (0x0000)
#define IPP_IPP_STATIC_OPIPE03_SEL_STATIC_OPIPE03_SEL_WIDTH (1)
#define IPP_IPP_STATIC_OPIPE03_SEL_STATIC_OPIPE03_SEL_MASK  (0x0001)

/*
* Register : IPP_ISP_ASYNC_RESET
*/

#define IPP_IPP_ISP_ASYNC_RESET_SIZE                        (16)
#define IPP_IPP_ISP_ASYNC_RESET_OFFSET                      (IPP_IPP_BASE_ADDR + 0x80)
#define IPP_IPP_ISP_ASYNC_RESET_RESET_VALUE                 (0x0)
#define IPP_IPP_ISP_ASYNC_RESET_BITFIELD_MASK               (0xFFFF)
#define IPP_IPP_ISP_ASYNC_RESET_RWMASK                      (0x0000)
#define IPP_IPP_ISP_ASYNC_RESET_ROMASK                      (0x0000)
#define IPP_IPP_ISP_ASYNC_RESET_WOMASK                      (0xFFFF)
#define IPP_IPP_ISP_ASYNC_RESET_UNUSED_MASK                 (0x0000)

/*
* Register : IPP_SD_RESET
*/

#define IPP_IPP_SD_RESET_SIZE                               (16)
#define IPP_IPP_SD_RESET_OFFSET                             (IPP_IPP_BASE_ADDR + 0x82)
#define IPP_IPP_SD_RESET_RESET_VALUE                        (0x0)
#define IPP_IPP_SD_RESET_BITFIELD_MASK                      (0xFFFF)
#define IPP_IPP_SD_RESET_RWMASK                             (0x0000)
#define IPP_IPP_SD_RESET_ROMASK                             (0x0000)
#define IPP_IPP_SD_RESET_WOMASK                             (0xFFFF)
#define IPP_IPP_SD_RESET_UNUSED_MASK                        (0x0000)

/*
* Register : IPP_SD_STATIC_CCP_EN
*/

#define IPP_IPP_SD_STATIC_CCP_EN_SIZE                       (16)
#define IPP_IPP_SD_STATIC_CCP_EN_OFFSET                     (IPP_IPP_BASE_ADDR + 0x84)
#define IPP_IPP_SD_STATIC_CCP_EN_RESET_VALUE                (0x00)
#define IPP_IPP_SD_STATIC_CCP_EN_BITFIELD_MASK              (0x0001)
#define IPP_IPP_SD_STATIC_CCP_EN_RWMASK                     (0x0001)
#define IPP_IPP_SD_STATIC_CCP_EN_ROMASK                     (0x0000)
#define IPP_IPP_SD_STATIC_CCP_EN_WOMASK                     (0x0000)
#define IPP_IPP_SD_STATIC_CCP_EN_UNUSED_MASK                (0xFFFE)
#define IPP_IPP_SD_STATIC_CCP_EN_STATIC_SD_CCP_EN_OFFSET    (0x0000)
#define IPP_IPP_SD_STATIC_CCP_EN_STATIC_SD_CCP_EN_WIDTH     (1)
#define IPP_IPP_SD_STATIC_CCP_EN_STATIC_SD_CCP_EN_MASK      (0x0001)
#define IPP_IPP_SD_STATIC_CCP_EN_STATIC_SD_CCP_EN_B_0x0     (0x0000)
#define IPP_IPP_SD_STATIC_CCP_EN_STATIC_SD_CCP_EN_B_0x1     (0x0001)

/*
* Register : IPP_SD_STATIC_SDG_CSI_MODE
*/

#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_SIZE                 (16)
#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_OFFSET               (IPP_IPP_BASE_ADDR + 0x86)
#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_RESET_VALUE          (0x00)
#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_BITFIELD_MASK        (0x0001)
#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_RWMASK               (0x0001)
#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_ROMASK               (0x0000)
#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_WOMASK               (0x0000)
#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_UNUSED_MASK          (0xFFFE)
#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_STATIC_CDG_CSI_MODE_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_STATIC_CDG_CSI_MODE_WIDTH (1)
#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_STATIC_CDG_CSI_MODE_MASK (0x0001)
#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_STATIC_CDG_CSI_MODE_B_0x0 (0x0000)
#define IPP_IPP_SD_STATIC_SDG_CSI_MODE_STATIC_CDG_CSI_MODE_B_0x1 (0x0001)

/*
* Register : IPP_SD_PRY0_ENABLE_SET
*/

#define IPP_IPP_SD_PRY0_ENABLE_SET_SIZE                     (16)
#define IPP_IPP_SD_PRY0_ENABLE_SET_OFFSET                   (IPP_IPP_BASE_ADDR + 0x88)
#define IPP_IPP_SD_PRY0_ENABLE_SET_RESET_VALUE              (0x00)
#define IPP_IPP_SD_PRY0_ENABLE_SET_BITFIELD_MASK            (0xFFFF)
#define IPP_IPP_SD_PRY0_ENABLE_SET_RWMASK                   (0x0000)
#define IPP_IPP_SD_PRY0_ENABLE_SET_ROMASK                   (0x0000)
#define IPP_IPP_SD_PRY0_ENABLE_SET_WOMASK                   (0xFFFF)
#define IPP_IPP_SD_PRY0_ENABLE_SET_UNUSED_MASK              (0x0000)

/*
* Register : IPP_SD_PRY1_ENABLE_SET
*/

#define IPP_IPP_SD_PRY1_ENABLE_SET_SIZE                     (16)
#define IPP_IPP_SD_PRY1_ENABLE_SET_OFFSET                   (IPP_IPP_BASE_ADDR + 0x8A)
#define IPP_IPP_SD_PRY1_ENABLE_SET_RESET_VALUE              (0x00)
#define IPP_IPP_SD_PRY1_ENABLE_SET_BITFIELD_MASK            (0xFFFF)
#define IPP_IPP_SD_PRY1_ENABLE_SET_RWMASK                   (0x0000)
#define IPP_IPP_SD_PRY1_ENABLE_SET_ROMASK                   (0x0000)
#define IPP_IPP_SD_PRY1_ENABLE_SET_WOMASK                   (0xFFFF)
#define IPP_IPP_SD_PRY1_ENABLE_SET_UNUSED_MASK              (0x0000)

/*
* Register : IPP_SD_PRY0_ENABLE_CLR
*/

#define IPP_IPP_SD_PRY0_ENABLE_CLR_SIZE                     (16)
#define IPP_IPP_SD_PRY0_ENABLE_CLR_OFFSET                   (IPP_IPP_BASE_ADDR + 0x8C)
#define IPP_IPP_SD_PRY0_ENABLE_CLR_RESET_VALUE              (0x00)
#define IPP_IPP_SD_PRY0_ENABLE_CLR_BITFIELD_MASK            (0xFFFF)
#define IPP_IPP_SD_PRY0_ENABLE_CLR_RWMASK                   (0x0000)
#define IPP_IPP_SD_PRY0_ENABLE_CLR_ROMASK                   (0x0000)
#define IPP_IPP_SD_PRY0_ENABLE_CLR_WOMASK                   (0xFFFF)
#define IPP_IPP_SD_PRY0_ENABLE_CLR_UNUSED_MASK              (0x0000)

/*
* Register : IPP_SD_PRY1_ENABLE_CLR
*/

#define IPP_IPP_SD_PRY1_ENABLE_CLR_SIZE                     (16)
#define IPP_IPP_SD_PRY1_ENABLE_CLR_OFFSET                   (IPP_IPP_BASE_ADDR + 0x8E)
#define IPP_IPP_SD_PRY1_ENABLE_CLR_RESET_VALUE              (0x00)
#define IPP_IPP_SD_PRY1_ENABLE_CLR_BITFIELD_MASK            (0xFFFF)
#define IPP_IPP_SD_PRY1_ENABLE_CLR_RWMASK                   (0x0000)
#define IPP_IPP_SD_PRY1_ENABLE_CLR_ROMASK                   (0x0000)
#define IPP_IPP_SD_PRY1_ENABLE_CLR_WOMASK                   (0xFFFF)
#define IPP_IPP_SD_PRY1_ENABLE_CLR_UNUSED_MASK              (0x0000)

/*
* Register : IPP_SD_PRY0_ENABLE_STATUS
*/

#define IPP_IPP_SD_PRY0_ENABLE_STATUS_SIZE                  (16)
#define IPP_IPP_SD_PRY0_ENABLE_STATUS_OFFSET                (IPP_IPP_BASE_ADDR + 0x90)
#define IPP_IPP_SD_PRY0_ENABLE_STATUS_RESET_VALUE           (0x00)
#define IPP_IPP_SD_PRY0_ENABLE_STATUS_BITFIELD_MASK         (0x0001)
#define IPP_IPP_SD_PRY0_ENABLE_STATUS_RWMASK                (0x0000)
#define IPP_IPP_SD_PRY0_ENABLE_STATUS_ROMASK                (0x0001)
#define IPP_IPP_SD_PRY0_ENABLE_STATUS_WOMASK                (0x0000)
#define IPP_IPP_SD_PRY0_ENABLE_STATUS_UNUSED_MASK           (0xFFFE)
#define IPP_IPP_SD_PRY0_ENABLE_STATUS_PRY0_ENABLE_STATUS_OFFSET (0x0000)
#define IPP_IPP_SD_PRY0_ENABLE_STATUS_PRY0_ENABLE_STATUS_WIDTH (1)
#define IPP_IPP_SD_PRY0_ENABLE_STATUS_PRY0_ENABLE_STATUS_MASK (0x0001)

/*
* Register : IPP_SD_PRY1_ENABLE_STATUS
*/

#define IPP_IPP_SD_PRY1_ENABLE_STATUS_SIZE                  (16)
#define IPP_IPP_SD_PRY1_ENABLE_STATUS_OFFSET                (IPP_IPP_BASE_ADDR + 0x92)
#define IPP_IPP_SD_PRY1_ENABLE_STATUS_RESET_VALUE           (0x00)
#define IPP_IPP_SD_PRY1_ENABLE_STATUS_BITFIELD_MASK         (0x0001)
#define IPP_IPP_SD_PRY1_ENABLE_STATUS_RWMASK                (0x0000)
#define IPP_IPP_SD_PRY1_ENABLE_STATUS_ROMASK                (0x0001)
#define IPP_IPP_SD_PRY1_ENABLE_STATUS_WOMASK                (0x0000)
#define IPP_IPP_SD_PRY1_ENABLE_STATUS_UNUSED_MASK           (0xFFFE)
#define IPP_IPP_SD_PRY1_ENABLE_STATUS_PRY1_ENABLE_STATUS_OFFSET (0x0000)
#define IPP_IPP_SD_PRY1_ENABLE_STATUS_PRY1_ENABLE_STATUS_WIDTH (1)
#define IPP_IPP_SD_PRY1_ENABLE_STATUS_PRY1_ENABLE_STATUS_MASK (0x0001)

/*
* Register : IPP_SD_BMS_ENABLE_SET
*/

#define IPP_IPP_SD_BMS_ENABLE_SET_SIZE                      (16)
#define IPP_IPP_SD_BMS_ENABLE_SET_OFFSET                    (IPP_IPP_BASE_ADDR + 0x94)
#define IPP_IPP_SD_BMS_ENABLE_SET_RESET_VALUE               (0x0)
#define IPP_IPP_SD_BMS_ENABLE_SET_BITFIELD_MASK             (0xFFFF)
#define IPP_IPP_SD_BMS_ENABLE_SET_RWMASK                    (0x0000)
#define IPP_IPP_SD_BMS_ENABLE_SET_ROMASK                    (0x0000)
#define IPP_IPP_SD_BMS_ENABLE_SET_WOMASK                    (0xFFFF)
#define IPP_IPP_SD_BMS_ENABLE_SET_UNUSED_MASK               (0x0000)

/*
* Register : IPP_SD_BMS_ENABLE_CLR
*/

#define IPP_IPP_SD_BMS_ENABLE_CLR_SIZE                      (16)
#define IPP_IPP_SD_BMS_ENABLE_CLR_OFFSET                    (IPP_IPP_BASE_ADDR + 0x96)
#define IPP_IPP_SD_BMS_ENABLE_CLR_RESET_VALUE               (0x00)
#define IPP_IPP_SD_BMS_ENABLE_CLR_BITFIELD_MASK             (0xFFFF)
#define IPP_IPP_SD_BMS_ENABLE_CLR_RWMASK                    (0x0000)
#define IPP_IPP_SD_BMS_ENABLE_CLR_ROMASK                    (0x0000)
#define IPP_IPP_SD_BMS_ENABLE_CLR_WOMASK                    (0xFFFF)
#define IPP_IPP_SD_BMS_ENABLE_CLR_UNUSED_MASK               (0x0000)

/*
* Register : IPP_SD_BMS_ENABLE_STATUS
*/

#define IPP_IPP_SD_BMS_ENABLE_STATUS_SIZE                   (16)
#define IPP_IPP_SD_BMS_ENABLE_STATUS_OFFSET                 (IPP_IPP_BASE_ADDR + 0x98)
#define IPP_IPP_SD_BMS_ENABLE_STATUS_RESET_VALUE            (0x00)
#define IPP_IPP_SD_BMS_ENABLE_STATUS_BITFIELD_MASK          (0x0001)
#define IPP_IPP_SD_BMS_ENABLE_STATUS_RWMASK                 (0x0000)
#define IPP_IPP_SD_BMS_ENABLE_STATUS_ROMASK                 (0x0001)
#define IPP_IPP_SD_BMS_ENABLE_STATUS_WOMASK                 (0x0000)
#define IPP_IPP_SD_BMS_ENABLE_STATUS_UNUSED_MASK            (0xFFFE)
#define IPP_IPP_SD_BMS_ENABLE_STATUS_BMS_ENABLE_STATUS_OFFSET (0x0000)
#define IPP_IPP_SD_BMS_ENABLE_STATUS_BMS_ENABLE_STATUS_WIDTH (1)
#define IPP_IPP_SD_BMS_ENABLE_STATUS_BMS_ENABLE_STATUS_MASK (0x0001)

/*
* Register : IPP_SD_PRY0_FORMAT
*/

#define IPP_IPP_SD_PRY0_FORMAT_SIZE                         (16)
#define IPP_IPP_SD_PRY0_FORMAT_OFFSET                       (IPP_IPP_BASE_ADDR + 0x9A)
#define IPP_IPP_SD_PRY0_FORMAT_RESET_VALUE                  (0x0100)
#define IPP_IPP_SD_PRY0_FORMAT_BITFIELD_MASK                (0x0F00)
#define IPP_IPP_SD_PRY0_FORMAT_RWMASK                       (0x0F00)
#define IPP_IPP_SD_PRY0_FORMAT_ROMASK                       (0x0000)
#define IPP_IPP_SD_PRY0_FORMAT_WOMASK                       (0x0000)
#define IPP_IPP_SD_PRY0_FORMAT_UNUSED_MASK                  (0xF0FF)
#define IPP_IPP_SD_PRY0_FORMAT_PRY0_FORMAT_OFFSET           (0x0008)
#define IPP_IPP_SD_PRY0_FORMAT_PRY0_FORMAT_WIDTH            (4)
#define IPP_IPP_SD_PRY0_FORMAT_PRY0_FORMAT_MASK             (0x0F00)
#define IPP_IPP_SD_PRY0_FORMAT_PRY0_FORMAT_B_0x1            (0x0001)
#define IPP_IPP_SD_PRY0_FORMAT_PRY0_FORMAT_B_0x2            (0x0002)
#define IPP_IPP_SD_PRY0_FORMAT_PRY0_FORMAT_B_0x6            (0x0006)
#define IPP_IPP_SD_PRY0_FORMAT_PRY0_FORMAT_B_0x7            (0x0007)
#define IPP_IPP_SD_PRY0_FORMAT_PRY0_FORMAT_B_0xE            (0x000E)

/*
* Register : IPP_SD_PRY1_FORMAT
*/

#define IPP_IPP_SD_PRY1_FORMAT_SIZE                         (16)
#define IPP_IPP_SD_PRY1_FORMAT_OFFSET                       (IPP_IPP_BASE_ADDR + 0x9C)
#define IPP_IPP_SD_PRY1_FORMAT_RESET_VALUE                  (0x0100)
#define IPP_IPP_SD_PRY1_FORMAT_BITFIELD_MASK                (0x0FFF)
#define IPP_IPP_SD_PRY1_FORMAT_RWMASK                       (0x0FFF)
#define IPP_IPP_SD_PRY1_FORMAT_ROMASK                       (0x0000)
#define IPP_IPP_SD_PRY1_FORMAT_WOMASK                       (0x0000)
#define IPP_IPP_SD_PRY1_FORMAT_UNUSED_MASK                  (0xF000)
#define IPP_IPP_SD_PRY1_FORMAT_PRY1_ALPHA_OFFSET            (0x0000)
#define IPP_IPP_SD_PRY1_FORMAT_PRY1_ALPHA_WIDTH             (8)
#define IPP_IPP_SD_PRY1_FORMAT_PRY1_ALPHA_MASK              (0x00FF)
#define IPP_IPP_SD_PRY1_FORMAT_PRY1_FORMAT_OFFSET           (0x0008)
#define IPP_IPP_SD_PRY1_FORMAT_PRY1_FORMAT_WIDTH            (4)
#define IPP_IPP_SD_PRY1_FORMAT_PRY1_FORMAT_MASK             (0x0F00)
#define IPP_IPP_SD_PRY1_FORMAT_PRY1_FORMAT_B_0x1            (0x0001)
#define IPP_IPP_SD_PRY1_FORMAT_PRY1_FORMAT_B_0x8            (0x0008)
#define IPP_IPP_SD_PRY1_FORMAT_PRY1_FORMAT_B_0x9            (0x0009)
#define IPP_IPP_SD_PRY1_FORMAT_PRY1_FORMAT_B_0xA            (0x000A)
#define IPP_IPP_SD_PRY1_FORMAT_PRY1_FORMAT_B_0xC            (0x000C)
#define IPP_IPP_SD_PRY1_FORMAT_PRY1_FORMAT_B_0xD            (0x000D)

/*
* Register : IPP_SD_BMS_FORMAT
*/

#define IPP_IPP_SD_BMS_FORMAT_SIZE                          (16)
#define IPP_IPP_SD_BMS_FORMAT_OFFSET                        (IPP_IPP_BASE_ADDR + 0x9E)
#define IPP_IPP_SD_BMS_FORMAT_RESET_VALUE                   (0x00)
#define IPP_IPP_SD_BMS_FORMAT_BITFIELD_MASK                 (0x0003)
#define IPP_IPP_SD_BMS_FORMAT_RWMASK                        (0x0003)
#define IPP_IPP_SD_BMS_FORMAT_ROMASK                        (0x0000)
#define IPP_IPP_SD_BMS_FORMAT_WOMASK                        (0x0000)
#define IPP_IPP_SD_BMS_FORMAT_UNUSED_MASK                   (0xFFFC)
#define IPP_IPP_SD_BMS_FORMAT_BMS_RAW_FORMAT_OFFSET         (0x0000)
#define IPP_IPP_SD_BMS_FORMAT_BMS_RAW_FORMAT_WIDTH          (1)
#define IPP_IPP_SD_BMS_FORMAT_BMS_RAW_FORMAT_MASK           (0x0001)
#define IPP_IPP_SD_BMS_FORMAT_BMS_RAW_FORMAT_B_0x0          (0x0000)
#define IPP_IPP_SD_BMS_FORMAT_BMS_RAW_FORMAT_B_0x1          (0x0001)
#define IPP_IPP_SD_BMS_FORMAT_BMS_RAW_SEL_OFFSET            (0x0001)
#define IPP_IPP_SD_BMS_FORMAT_BMS_RAW_SEL_WIDTH             (1)
#define IPP_IPP_SD_BMS_FORMAT_BMS_RAW_SEL_MASK              (0x0002)
#define IPP_IPP_SD_BMS_FORMAT_BMS_RAW_SEL_B_0x0             (0x0000)
#define IPP_IPP_SD_BMS_FORMAT_BMS_RAW_SEL_B_0x1             (0x0001)

/*
* Register : IPP_SD_STATIC_MEM_LOAD_EN
*/

#define IPP_IPP_SD_STATIC_MEM_LOAD_EN_SIZE                  (16)
#define IPP_IPP_SD_STATIC_MEM_LOAD_EN_OFFSET                (IPP_IPP_BASE_ADDR + 0xA0)
#define IPP_IPP_SD_STATIC_MEM_LOAD_EN_RESET_VALUE           (0x00)
#define IPP_IPP_SD_STATIC_MEM_LOAD_EN_BITFIELD_MASK         (0x0001)
#define IPP_IPP_SD_STATIC_MEM_LOAD_EN_RWMASK                (0x0001)
#define IPP_IPP_SD_STATIC_MEM_LOAD_EN_ROMASK                (0x0000)
#define IPP_IPP_SD_STATIC_MEM_LOAD_EN_WOMASK                (0x0000)
#define IPP_IPP_SD_STATIC_MEM_LOAD_EN_UNUSED_MASK           (0xFFFE)
#define IPP_IPP_SD_STATIC_MEM_LOAD_EN_STATIC_MEM_LOAD_EN_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_MEM_LOAD_EN_STATIC_MEM_LOAD_EN_WIDTH (1)
#define IPP_IPP_SD_STATIC_MEM_LOAD_EN_STATIC_MEM_LOAD_EN_MASK (0x0001)

/*
* Register : IPP_SD_STATIC_LOAD_FORMAT
*/

#define IPP_IPP_SD_STATIC_LOAD_FORMAT_SIZE                  (16)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_OFFSET                (IPP_IPP_BASE_ADDR + 0xA2)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_RESET_VALUE           (0x00)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_BITFIELD_MASK         (0x0007)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_RWMASK                (0x0007)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_ROMASK                (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_WOMASK                (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_UNUSED_MASK           (0xFFF8)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_STATIC_LOAD_FORMAT_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_STATIC_LOAD_FORMAT_WIDTH (2)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_STATIC_LOAD_FORMAT_MASK (0x0003)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_STATIC_LOAD_FORMAT_B_0x0 (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_STATIC_LOAD_FORMAT_B_0x1 (0x0001)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_STATIC_LOAD_RAW_SEL_OFFSET (0x0002)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_STATIC_LOAD_RAW_SEL_WIDTH (1)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_STATIC_LOAD_RAW_SEL_MASK (0x0004)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_STATIC_LOAD_RAW_SEL_B_0x0 (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_FORMAT_STATIC_LOAD_RAW_SEL_B_0x1 (0x0001)

/*
* Register : IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN
*/

#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_SIZE        (16)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_OFFSET      (IPP_IPP_BASE_ADDR + 0xA4)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_RESET_VALUE (0x00)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_BITFIELD_MASK (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_RWMASK      (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_ROMASK      (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_WOMASK      (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_UNUSED_MASK (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_STATIC_INTERLINE_TIME_EN_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_STATIC_INTERLINE_TIME_EN_WIDTH (1)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_STATIC_INTERLINE_TIME_EN_MASK (0x0001)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_STATIC_INTERLINE_TIME_LSB_OFFSET (0x0001)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_STATIC_INTERLINE_TIME_LSB_WIDTH (15)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_LSB_EN_STATIC_INTERLINE_TIME_LSB_MASK (0xFFFE)

/*
* Register : IPP_SD_STATIC_LOAD_LINE_TIME_MSB
*/

#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_MSB_SIZE           (16)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_MSB_OFFSET         (IPP_IPP_BASE_ADDR + 0xA6)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_MSB_RESET_VALUE    (0x00)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_MSB_BITFIELD_MASK  (0x001F)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_MSB_RWMASK         (0x001F)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_MSB_ROMASK         (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_MSB_WOMASK         (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_MSB_UNUSED_MASK    (0xFFE0)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_MSB_STATIC_INTERLINE_TIME_MSB_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_MSB_STATIC_INTERLINE_TIME_MSB_WIDTH (5)
#define IPP_IPP_SD_STATIC_LOAD_LINE_TIME_MSB_STATIC_INTERLINE_TIME_MSB_MASK (0x001F)

/*
* Register : IPP_SD_STATIC_LOAD_WW
*/

#define IPP_IPP_SD_STATIC_LOAD_WW_SIZE                      (16)
#define IPP_IPP_SD_STATIC_LOAD_WW_OFFSET                    (IPP_IPP_BASE_ADDR + 0xA8)
#define IPP_IPP_SD_STATIC_LOAD_WW_RESET_VALUE               (0x00)
#define IPP_IPP_SD_STATIC_LOAD_WW_BITFIELD_MASK             (0x0FFF)
#define IPP_IPP_SD_STATIC_LOAD_WW_RWMASK                    (0x0FFF)
#define IPP_IPP_SD_STATIC_LOAD_WW_ROMASK                    (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_WW_WOMASK                    (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_WW_UNUSED_MASK               (0xF000)
#define IPP_IPP_SD_STATIC_LOAD_WW_STATIC_LOAD_WW_OFFSET     (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_WW_STATIC_LOAD_WW_WIDTH      (12)
#define IPP_IPP_SD_STATIC_LOAD_WW_STATIC_LOAD_WW_MASK       (0x0FFF)

/*
* Register : IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER
*/

#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_SIZE         (16)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_OFFSET       (IPP_IPP_BASE_ADDR + 0xAA)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_RESET_VALUE  (0x00)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_BITFIELD_MASK (0x0003)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_RWMASK       (0x0003)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_ROMASK       (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_WOMASK       (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_UNUSED_MASK  (0xFFFC)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_STATIC_LOAD_BML_PIXEL_ORDER_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_STATIC_LOAD_BML_PIXEL_ORDER_WIDTH (2)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_STATIC_LOAD_BML_PIXEL_ORDER_MASK (0x0003)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_STATIC_LOAD_BML_PIXEL_ORDER_B_0x0 (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_STATIC_LOAD_BML_PIXEL_ORDER_B_0x1 (0x0001)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_STATIC_LOAD_BML_PIXEL_ORDER_B_0x2 (0x0002)
#define IPP_IPP_SD_STATIC_LOAD_BML_PIXEL_ORDER_STATIC_LOAD_BML_PIXEL_ORDER_B_0x3 (0x0003)

/*
* Register : IPP_SD_STATIC_LOAD_LINETYPE0
*/

#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_SIZE               (16)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_OFFSET             (IPP_IPP_BASE_ADDR + 0xAC)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_RESET_VALUE        (0x00)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_BITFIELD_MASK      (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_RWMASK             (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_ROMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_WOMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_UNUSED_MASK        (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_STATIC_LOAD_LINETYPE_HEIGHT0_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_STATIC_LOAD_LINETYPE_HEIGHT0_WIDTH (12)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_STATIC_LOAD_LINETYPE_HEIGHT0_MASK (0x0FFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_STATIC_LOAD_LINETYPE_ID0_OFFSET (0x000c)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_STATIC_LOAD_LINETYPE_ID0_WIDTH (4)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_STATIC_LOAD_LINETYPE_ID0_MASK (0xF000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_STATIC_LOAD_LINETYPE_ID0_B_0x1 (0x0001)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_STATIC_LOAD_LINETYPE_ID0_B_0x2 (0x0002)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_STATIC_LOAD_LINETYPE_ID0_B_0x3 (0x0003)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE0_STATIC_LOAD_LINETYPE_ID0_B_0xE (0x000E)

/*
* Register : IPP_SD_STATIC_LOAD_LINETYPE1
*/

#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_SIZE               (16)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_OFFSET             (IPP_IPP_BASE_ADDR + 0xAE)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_RESET_VALUE        (0x00)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_BITFIELD_MASK      (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_RWMASK             (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_ROMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_WOMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_UNUSED_MASK        (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_STATIC_LOAD_LINETYPE_HEIGHT1_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_STATIC_LOAD_LINETYPE_HEIGHT1_WIDTH (12)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_STATIC_LOAD_LINETYPE_HEIGHT1_MASK (0x0FFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_STATIC_LOAD_LINETYPE_ID1_OFFSET (0x000c)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_STATIC_LOAD_LINETYPE_ID1_WIDTH (4)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_STATIC_LOAD_LINETYPE_ID1_MASK (0xF000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_STATIC_LOAD_LINETYPE_ID1_B_0x1 (0x0001)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_STATIC_LOAD_LINETYPE_ID1_B_0x2 (0x0002)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_STATIC_LOAD_LINETYPE_ID1_B_0x3 (0x0003)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE1_STATIC_LOAD_LINETYPE_ID1_B_0xE (0x000E)

/*
* Register : IPP_SD_STATIC_LOAD_LINETYPE2
*/

#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_SIZE               (16)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_OFFSET             (IPP_IPP_BASE_ADDR + 0xB0)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_RESET_VALUE        (0x00)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_BITFIELD_MASK      (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_RWMASK             (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_ROMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_WOMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_UNUSED_MASK        (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_STATIC_LOAD_LINETYPE_HEIGHT2_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_STATIC_LOAD_LINETYPE_HEIGHT2_WIDTH (12)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_STATIC_LOAD_LINETYPE_HEIGHT2_MASK (0x0FFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_STATIC_LOAD_LINETYPE_ID2_OFFSET (0x000c)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_STATIC_LOAD_LINETYPE_ID2_WIDTH (4)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_STATIC_LOAD_LINETYPE_ID2_MASK (0xF000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_STATIC_LOAD_LINETYPE_ID2_B_0x1 (0x0001)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_STATIC_LOAD_LINETYPE_ID2_B_0x2 (0x0002)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_STATIC_LOAD_LINETYPE_ID2_B_0x3 (0x0003)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE2_STATIC_LOAD_LINETYPE_ID2_B_0xE (0x000E)

/*
* Register : IPP_SD_STATIC_LOAD_LINETYPE3
*/

#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_SIZE               (16)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_OFFSET             (IPP_IPP_BASE_ADDR + 0xB2)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_RESET_VALUE        (0x00)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_BITFIELD_MASK      (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_RWMASK             (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_ROMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_WOMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_UNUSED_MASK        (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_STATIC_LOAD_LINETYPE_HEIGHT3_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_STATIC_LOAD_LINETYPE_HEIGHT3_WIDTH (12)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_STATIC_LOAD_LINETYPE_HEIGHT3_MASK (0x0FFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_STATIC_LOAD_LINETYPE_ID3_OFFSET (0x000c)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_STATIC_LOAD_LINETYPE_ID3_WIDTH (4)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_STATIC_LOAD_LINETYPE_ID3_MASK (0xF000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_STATIC_LOAD_LINETYPE_ID3_B_0x1 (0x0001)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_STATIC_LOAD_LINETYPE_ID3_B_0x2 (0x0002)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_STATIC_LOAD_LINETYPE_ID3_B_0x3 (0x0003)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE3_STATIC_LOAD_LINETYPE_ID3_B_0xE (0x000E)

/*
* Register : IPP_SD_STATIC_LOAD_LINETYPE4
*/

#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_SIZE               (16)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_OFFSET             (IPP_IPP_BASE_ADDR + 0xB4)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_RESET_VALUE        (0x00)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_BITFIELD_MASK      (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_RWMASK             (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_ROMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_WOMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_UNUSED_MASK        (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_STATIC_LOAD_LINETYPE_HEIGHT4_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_STATIC_LOAD_LINETYPE_HEIGHT4_WIDTH (12)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_STATIC_LOAD_LINETYPE_HEIGHT4_MASK (0x0FFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_STATIC_LOAD_LINETYPE_ID4_OFFSET (0x000c)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_STATIC_LOAD_LINETYPE_ID4_WIDTH (4)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_STATIC_LOAD_LINETYPE_ID4_MASK (0xF000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_STATIC_LOAD_LINETYPE_ID4_B_0x1 (0x0001)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_STATIC_LOAD_LINETYPE_ID4_B_0x2 (0x0002)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_STATIC_LOAD_LINETYPE_ID4_B_0x3 (0x0003)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE4_STATIC_LOAD_LINETYPE_ID4_B_0xE (0x000E)

/*
* Register : IPP_SD_STATIC_LOAD_LINETYPE5
*/

#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_SIZE               (16)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_OFFSET             (IPP_IPP_BASE_ADDR + 0xB6)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_RESET_VALUE        (0x00)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_BITFIELD_MASK      (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_RWMASK             (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_ROMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_WOMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_UNUSED_MASK        (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_STATIC_LOAD_LINETYPE_HEIGHT5_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_STATIC_LOAD_LINETYPE_HEIGHT5_WIDTH (12)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_STATIC_LOAD_LINETYPE_HEIGHT5_MASK (0x0FFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_STATIC_LOAD_LINETYPE_ID5_OFFSET (0x000c)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_STATIC_LOAD_LINETYPE_ID5_WIDTH (4)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_STATIC_LOAD_LINETYPE_ID5_MASK (0xF000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_STATIC_LOAD_LINETYPE_ID5_B_0x1 (0x0001)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_STATIC_LOAD_LINETYPE_ID5_B_0x2 (0x0002)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_STATIC_LOAD_LINETYPE_ID5_B_0x3 (0x0003)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE5_STATIC_LOAD_LINETYPE_ID5_B_0xE (0x000E)

/*
* Register : IPP_SD_STATIC_LOAD_LINETYPE6
*/

#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_SIZE               (16)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_OFFSET             (IPP_IPP_BASE_ADDR + 0xB8)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_RESET_VALUE        (0x00)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_BITFIELD_MASK      (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_RWMASK             (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_ROMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_WOMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_UNUSED_MASK        (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_STATIC_LOAD_LINETYPE_HEIGHT6_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_STATIC_LOAD_LINETYPE_HEIGHT6_WIDTH (12)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_STATIC_LOAD_LINETYPE_HEIGHT6_MASK (0x0FFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_STATIC_LOAD_LINETYPE_ID6_OFFSET (0x000c)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_STATIC_LOAD_LINETYPE_ID6_WIDTH (4)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_STATIC_LOAD_LINETYPE_ID6_MASK (0xF000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_STATIC_LOAD_LINETYPE_ID6_B_0x1 (0x0001)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_STATIC_LOAD_LINETYPE_ID6_B_0x2 (0x0002)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_STATIC_LOAD_LINETYPE_ID6_B_0x3 (0x0003)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE6_STATIC_LOAD_LINETYPE_ID6_B_0xE (0x000E)

/*
* Register : IPP_SD_STATIC_LOAD_LINETYPE7
*/

#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_SIZE               (16)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_OFFSET             (IPP_IPP_BASE_ADDR + 0xBA)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_RESET_VALUE        (0x00)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_BITFIELD_MASK      (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_RWMASK             (0xFFFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_ROMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_WOMASK             (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_UNUSED_MASK        (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_STATIC_LOAD_LINETYPE_HEIGHT7_OFFSET (0x0000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_STATIC_LOAD_LINETYPE_HEIGHT7_WIDTH (12)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_STATIC_LOAD_LINETYPE_HEIGHT7_MASK (0x0FFF)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_STATIC_LOAD_LINETYPE_ID7_OFFSET (0x000c)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_STATIC_LOAD_LINETYPE_ID7_WIDTH (4)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_STATIC_LOAD_LINETYPE_ID7_MASK (0xF000)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_STATIC_LOAD_LINETYPE_ID7_B_0x1 (0x0001)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_STATIC_LOAD_LINETYPE_ID7_B_0x2 (0x0002)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_STATIC_LOAD_LINETYPE_ID7_B_0x3 (0x0003)
#define IPP_IPP_SD_STATIC_LOAD_LINETYPE7_STATIC_LOAD_LINETYPE_ID7_B_0xE (0x000E)

/*
* Register : IPP_SD_ERROR_ITS
*/

#define IPP_IPP_SD_ERROR_ITS_SIZE                           (16)
#define IPP_IPP_SD_ERROR_ITS_OFFSET                         (IPP_IPP_BASE_ADDR + 0xBC)
#define IPP_IPP_SD_ERROR_ITS_RESET_VALUE                    (0x00)
#define IPP_IPP_SD_ERROR_ITS_BITFIELD_MASK                  (0x0FFF)
#define IPP_IPP_SD_ERROR_ITS_RWMASK                         (0x0000)
#define IPP_IPP_SD_ERROR_ITS_ROMASK                         (0x0FFF)
#define IPP_IPP_SD_ERROR_ITS_WOMASK                         (0x0000)
#define IPP_IPP_SD_ERROR_ITS_UNUSED_MASK                    (0xF000)
#define IPP_IPP_SD_ERROR_ITS_CCP_SHIFT_SYNC_OFFSET          (0x0000)
#define IPP_IPP_SD_ERROR_ITS_CCP_SHIFT_SYNC_WIDTH           (1)
#define IPP_IPP_SD_ERROR_ITS_CCP_SHIFT_SYNC_MASK            (0x0001)
#define IPP_IPP_SD_ERROR_ITS_CCP_FALSE_SYNC_OFFSET          (0x0001)
#define IPP_IPP_SD_ERROR_ITS_CCP_FALSE_SYNC_WIDTH           (1)
#define IPP_IPP_SD_ERROR_ITS_CCP_FALSE_SYNC_MASK            (0x0002)
#define IPP_IPP_SD_ERROR_ITS_CCP_CRC_ERROR_OFFSET           (0x0002)
#define IPP_IPP_SD_ERROR_ITS_CCP_CRC_ERROR_WIDTH            (1)
#define IPP_IPP_SD_ERROR_ITS_CCP_CRC_ERROR_MASK             (0x0004)
#define IPP_IPP_SD_ERROR_ITS_OPIPE0_CH0_OVERFLOW_OFFSET     (0x0003)
#define IPP_IPP_SD_ERROR_ITS_OPIPE0_CH0_OVERFLOW_WIDTH      (1)
#define IPP_IPP_SD_ERROR_ITS_OPIPE0_CH0_OVERFLOW_MASK       (0x0008)
#define IPP_IPP_SD_ERROR_ITS_OPIPE0_CH1_OVERFLOW_OFFSET     (0x0004)
#define IPP_IPP_SD_ERROR_ITS_OPIPE0_CH1_OVERFLOW_WIDTH      (1)
#define IPP_IPP_SD_ERROR_ITS_OPIPE0_CH1_OVERFLOW_MASK       (0x0010)
#define IPP_IPP_SD_ERROR_ITS_OPIPE0_CH2_OVERFLOW_OFFSET     (0x0005)
#define IPP_IPP_SD_ERROR_ITS_OPIPE0_CH2_OVERFLOW_WIDTH      (1)
#define IPP_IPP_SD_ERROR_ITS_OPIPE0_CH2_OVERFLOW_MASK       (0x0020)
#define IPP_IPP_SD_ERROR_ITS_OPIPE1_OVERFLOW_OFFSET         (0x0006)
#define IPP_IPP_SD_ERROR_ITS_OPIPE1_OVERFLOW_WIDTH          (1)
#define IPP_IPP_SD_ERROR_ITS_OPIPE1_OVERFLOW_MASK           (0x0040)
#define IPP_IPP_SD_ERROR_ITS_OPIPE2_OVERFLOW_OFFSET         (0x0007)
#define IPP_IPP_SD_ERROR_ITS_OPIPE2_OVERFLOW_WIDTH          (1)
#define IPP_IPP_SD_ERROR_ITS_OPIPE2_OVERFLOW_MASK           (0x0080)
#define IPP_IPP_SD_ERROR_ITS_OPIPE0_MULT_ERR_OFFSET         (0x0008)
#define IPP_IPP_SD_ERROR_ITS_OPIPE0_MULT_ERR_WIDTH          (1)
#define IPP_IPP_SD_ERROR_ITS_OPIPE0_MULT_ERR_MASK           (0x0100)
#define IPP_IPP_SD_ERROR_ITS_OPIPE1_MULT_ERR_OFFSET         (0x0009)
#define IPP_IPP_SD_ERROR_ITS_OPIPE1_MULT_ERR_WIDTH          (1)
#define IPP_IPP_SD_ERROR_ITS_OPIPE1_MULT_ERR_MASK           (0x0200)
#define IPP_IPP_SD_ERROR_ITS_SD_CSI2_PACKET_ERROR_OFFSET    (0x000a)
#define IPP_IPP_SD_ERROR_ITS_SD_CSI2_PACKET_ERROR_WIDTH     (1)
#define IPP_IPP_SD_ERROR_ITS_SD_CSI2_PACKET_ERROR_MASK      (0x0400)
#define IPP_IPP_SD_ERROR_ITS_SD_CSI2_DPHY_ERROR_OFFSET      (0x000b)
#define IPP_IPP_SD_ERROR_ITS_SD_CSI2_DPHY_ERROR_WIDTH       (1)
#define IPP_IPP_SD_ERROR_ITS_SD_CSI2_DPHY_ERROR_MASK        (0x0800)

/*
* Register : IPP_SD_ERROR_ITS_BCLR
*/

#define IPP_IPP_SD_ERROR_ITS_BCLR_SIZE                      (16)
#define IPP_IPP_SD_ERROR_ITS_BCLR_OFFSET                    (IPP_IPP_BASE_ADDR + 0xBE)
#define IPP_IPP_SD_ERROR_ITS_BCLR_RESET_VALUE               (0x00)
#define IPP_IPP_SD_ERROR_ITS_BCLR_BITFIELD_MASK             (0x0FFF)
#define IPP_IPP_SD_ERROR_ITS_BCLR_RWMASK                    (0x0000)
#define IPP_IPP_SD_ERROR_ITS_BCLR_ROMASK                    (0x0000)
#define IPP_IPP_SD_ERROR_ITS_BCLR_WOMASK                    (0x0FFF)
#define IPP_IPP_SD_ERROR_ITS_BCLR_UNUSED_MASK               (0xF000)
#define IPP_IPP_SD_ERROR_ITS_BCLR_SD_ERROR_ITS_BCLR_OFFSET  (0x0000)
#define IPP_IPP_SD_ERROR_ITS_BCLR_SD_ERROR_ITS_BCLR_WIDTH   (12)
#define IPP_IPP_SD_ERROR_ITS_BCLR_SD_ERROR_ITS_BCLR_MASK    (0x0FFF)

/*
* Register : IPP_SD_ERROR_ITS_BSET
*/

#define IPP_IPP_SD_ERROR_ITS_BSET_SIZE                      (16)
#define IPP_IPP_SD_ERROR_ITS_BSET_OFFSET                    (IPP_IPP_BASE_ADDR + 0xC0)
#define IPP_IPP_SD_ERROR_ITS_BSET_RESET_VALUE               (0x00)
#define IPP_IPP_SD_ERROR_ITS_BSET_BITFIELD_MASK             (0x0FFF)
#define IPP_IPP_SD_ERROR_ITS_BSET_RWMASK                    (0x0000)
#define IPP_IPP_SD_ERROR_ITS_BSET_ROMASK                    (0x0000)
#define IPP_IPP_SD_ERROR_ITS_BSET_WOMASK                    (0x0FFF)
#define IPP_IPP_SD_ERROR_ITS_BSET_UNUSED_MASK               (0xF000)
#define IPP_IPP_SD_ERROR_ITS_BSET_SD_ERROR_ITS_BSET_OFFSET  (0x0000)
#define IPP_IPP_SD_ERROR_ITS_BSET_SD_ERROR_ITS_BSET_WIDTH   (12)
#define IPP_IPP_SD_ERROR_ITS_BSET_SD_ERROR_ITS_BSET_MASK    (0x0FFF)

/*
* Register : IPP_SD_ERROR_ITM
*/

#define IPP_IPP_SD_ERROR_ITM_SIZE                           (16)
#define IPP_IPP_SD_ERROR_ITM_OFFSET                         (IPP_IPP_BASE_ADDR + 0xC2)
#define IPP_IPP_SD_ERROR_ITM_RESET_VALUE                    (0x0)
#define IPP_IPP_SD_ERROR_ITM_BITFIELD_MASK                  (0x0FFF)
#define IPP_IPP_SD_ERROR_ITM_RWMASK                         (0x0000)
#define IPP_IPP_SD_ERROR_ITM_ROMASK                         (0x0FFF)
#define IPP_IPP_SD_ERROR_ITM_WOMASK                         (0x0000)
#define IPP_IPP_SD_ERROR_ITM_UNUSED_MASK                    (0xF000)
#define IPP_IPP_SD_ERROR_ITM_SD_ERROR_ITM_OFFSET            (0x0000)
#define IPP_IPP_SD_ERROR_ITM_SD_ERROR_ITM_WIDTH             (12)
#define IPP_IPP_SD_ERROR_ITM_SD_ERROR_ITM_MASK              (0x0FFF)

/*
* Register : IPP_SD_ERROR_ITM_BCLR
*/

#define IPP_IPP_SD_ERROR_ITM_BCLR_SIZE                      (16)
#define IPP_IPP_SD_ERROR_ITM_BCLR_OFFSET                    (IPP_IPP_BASE_ADDR + 0xC4)
#define IPP_IPP_SD_ERROR_ITM_BCLR_RESET_VALUE               (0x0)
#define IPP_IPP_SD_ERROR_ITM_BCLR_BITFIELD_MASK             (0x0FFF)
#define IPP_IPP_SD_ERROR_ITM_BCLR_RWMASK                    (0x0000)
#define IPP_IPP_SD_ERROR_ITM_BCLR_ROMASK                    (0x0000)
#define IPP_IPP_SD_ERROR_ITM_BCLR_WOMASK                    (0x0FFF)
#define IPP_IPP_SD_ERROR_ITM_BCLR_UNUSED_MASK               (0xF000)
#define IPP_IPP_SD_ERROR_ITM_BCLR_SD_ERROR_ITM_BCLR_OFFSET  (0x0000)
#define IPP_IPP_SD_ERROR_ITM_BCLR_SD_ERROR_ITM_BCLR_WIDTH   (12)
#define IPP_IPP_SD_ERROR_ITM_BCLR_SD_ERROR_ITM_BCLR_MASK    (0x0FFF)

/*
* Register : IPP_SD_ERROR_ITM_BSET
*/

#define IPP_IPP_SD_ERROR_ITM_BSET_SIZE                      (16)
#define IPP_IPP_SD_ERROR_ITM_BSET_OFFSET                    (IPP_IPP_BASE_ADDR + 0xC6)
#define IPP_IPP_SD_ERROR_ITM_BSET_RESET_VALUE               (0x0)
#define IPP_IPP_SD_ERROR_ITM_BSET_BITFIELD_MASK             (0x0FFF)
#define IPP_IPP_SD_ERROR_ITM_BSET_RWMASK                    (0x0000)
#define IPP_IPP_SD_ERROR_ITM_BSET_ROMASK                    (0x0000)
#define IPP_IPP_SD_ERROR_ITM_BSET_WOMASK                    (0x0FFF)
#define IPP_IPP_SD_ERROR_ITM_BSET_UNUSED_MASK               (0xF000)
#define IPP_IPP_SD_ERROR_ITM_BSET_SD_ERROR_ITM_BSET_OFFSET  (0x0000)
#define IPP_IPP_SD_ERROR_ITM_BSET_SD_ERROR_ITM_BSET_WIDTH   (12)
#define IPP_IPP_SD_ERROR_ITM_BSET_SD_ERROR_ITM_BSET_MASK    (0x0FFF)

/*
* Register : IPP_SD_OPIPE0_MULT_ERR_DBG
*/

#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_SIZE                 (16)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_OFFSET               (IPP_IPP_BASE_ADDR + 0xC8)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_RESET_VALUE          (0x00)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_BITFIELD_MASK        (0x0007)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_RWMASK               (0x0000)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_ROMASK               (0x0007)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_WOMASK               (0x0000)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_UNUSED_MASK          (0xFFF8)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_OPIPE0_CH0_MULT_ERR_OFFSET (0x0000)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_OPIPE0_CH0_MULT_ERR_WIDTH (1)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_OPIPE0_CH0_MULT_ERR_MASK (0x0001)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_OPIPE0_CH1_MULT_ERR_OFFSET (0x0001)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_OPIPE0_CH1_MULT_ERR_WIDTH (1)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_OPIPE0_CH1_MULT_ERR_MASK (0x0002)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_OPIPE0_CH2_MULT_ERR_OFFSET (0x0002)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_OPIPE0_CH2_MULT_ERR_WIDTH (1)
#define IPP_IPP_SD_OPIPE0_MULT_ERR_DBG_OPIPE0_CH2_MULT_ERR_MASK (0x0004)

/*
* Register : IPP_CD_RESET
*/

#define IPP_IPP_CD_RESET_SIZE                               (16)
#define IPP_IPP_CD_RESET_OFFSET                             (IPP_IPP_BASE_ADDR + 0xD0)
#define IPP_IPP_CD_RESET_RESET_VALUE                        (0x0)
#define IPP_IPP_CD_RESET_BITFIELD_MASK                      (0xFFFF)
#define IPP_IPP_CD_RESET_RWMASK                             (0x0000)
#define IPP_IPP_CD_RESET_ROMASK                             (0x0000)
#define IPP_IPP_CD_RESET_WOMASK                             (0xFFFF)
#define IPP_IPP_CD_RESET_UNUSED_MASK                        (0x0000)

/*
* Register : IPP_CD_START
*/

#define IPP_IPP_CD_START_SIZE                               (16)
#define IPP_IPP_CD_START_OFFSET                             (IPP_IPP_BASE_ADDR + 0xD2)
#define IPP_IPP_CD_START_RESET_VALUE                        (0x0)
#define IPP_IPP_CD_START_BITFIELD_MASK                      (0xFFFF)
#define IPP_IPP_CD_START_RWMASK                             (0x0000)
#define IPP_IPP_CD_START_ROMASK                             (0x0000)
#define IPP_IPP_CD_START_WOMASK                             (0xFFFF)
#define IPP_IPP_CD_START_UNUSED_MASK                        (0x0000)

/*
* Register : IPP_CD_STATIC_EN
*/

#define IPP_IPP_CD_STATIC_EN_SIZE                           (16)
#define IPP_IPP_CD_STATIC_EN_OFFSET                         (IPP_IPP_BASE_ADDR + 0xD4)
#define IPP_IPP_CD_STATIC_EN_RESET_VALUE                    (0x00)
#define IPP_IPP_CD_STATIC_EN_BITFIELD_MASK                  (0x0001)
#define IPP_IPP_CD_STATIC_EN_RWMASK                         (0x0001)
#define IPP_IPP_CD_STATIC_EN_ROMASK                         (0x0000)
#define IPP_IPP_CD_STATIC_EN_WOMASK                         (0x0000)
#define IPP_IPP_CD_STATIC_EN_UNUSED_MASK                    (0xFFFE)
#define IPP_IPP_CD_STATIC_EN_STATIC_CD_EN_OFFSET            (0x0000)
#define IPP_IPP_CD_STATIC_EN_STATIC_CD_EN_WIDTH             (1)
#define IPP_IPP_CD_STATIC_EN_STATIC_CD_EN_MASK              (0x0001)
#define IPP_IPP_CD_STATIC_EN_STATIC_CD_EN_B_0x0             (0x0000)
#define IPP_IPP_CD_STATIC_EN_STATIC_CD_EN_B_0x1             (0x0001)

/*
* Register : IPP_CD_STATIC_CDG_CSI_PADD_EN
*/

#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_SIZE              (16)
#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_OFFSET            (IPP_IPP_BASE_ADDR + 0xD6)
#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_RESET_VALUE       (0x00)
#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_BITFIELD_MASK     (0x0001)
#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_RWMASK            (0x0001)
#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_ROMASK            (0x0000)
#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_WOMASK            (0x0000)
#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_UNUSED_MASK       (0xFFFE)
#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_STATIC_CDG_CSI_PADD_EN_OFFSET (0x0000)
#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_STATIC_CDG_CSI_PADD_EN_WIDTH (1)
#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_STATIC_CDG_CSI_PADD_EN_MASK (0x0001)
#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_STATIC_CDG_CSI_PADD_EN_B_0x0 (0x0000)
#define IPP_IPP_CD_STATIC_CDG_CSI_PADD_EN_STATIC_CDG_CSI_PADD_EN_B_0x1 (0x0001)

/*
* Register : IPP_CD_STATIC_CCP_FC
*/

#define IPP_IPP_CD_STATIC_CCP_FC_SIZE                       (16)
#define IPP_IPP_CD_STATIC_CCP_FC_OFFSET                     (IPP_IPP_BASE_ADDR + 0xD8)
#define IPP_IPP_CD_STATIC_CCP_FC_RESET_VALUE                (0x0302)
#define IPP_IPP_CD_STATIC_CCP_FC_BITFIELD_MASK              (0xFFFF)
#define IPP_IPP_CD_STATIC_CCP_FC_RWMASK                     (0xFFFF)
#define IPP_IPP_CD_STATIC_CCP_FC_ROMASK                     (0x0000)
#define IPP_IPP_CD_STATIC_CCP_FC_WOMASK                     (0x0000)
#define IPP_IPP_CD_STATIC_CCP_FC_UNUSED_MASK                (0x0000)
#define IPP_IPP_CD_STATIC_CCP_FC_STATIC_CCP_FS_OFFSET       (0x0000)
#define IPP_IPP_CD_STATIC_CCP_FC_STATIC_CCP_FS_WIDTH        (8)
#define IPP_IPP_CD_STATIC_CCP_FC_STATIC_CCP_FS_MASK         (0x00FF)
#define IPP_IPP_CD_STATIC_CCP_FC_STATIC_CCP_FE_OFFSET       (0x0008)
#define IPP_IPP_CD_STATIC_CCP_FC_STATIC_CCP_FE_WIDTH        (8)
#define IPP_IPP_CD_STATIC_CCP_FC_STATIC_CCP_FE_MASK         (0xFF00)

/*
* Register : IPP_CD_STATIC_CCP_LC
*/

#define IPP_IPP_CD_STATIC_CCP_LC_SIZE                       (16)
#define IPP_IPP_CD_STATIC_CCP_LC_OFFSET                     (IPP_IPP_BASE_ADDR + 0xDA)
#define IPP_IPP_CD_STATIC_CCP_LC_RESET_VALUE                (0x0100)
#define IPP_IPP_CD_STATIC_CCP_LC_BITFIELD_MASK              (0xFFFF)
#define IPP_IPP_CD_STATIC_CCP_LC_RWMASK                     (0xFFFF)
#define IPP_IPP_CD_STATIC_CCP_LC_ROMASK                     (0x0000)
#define IPP_IPP_CD_STATIC_CCP_LC_WOMASK                     (0x0000)
#define IPP_IPP_CD_STATIC_CCP_LC_UNUSED_MASK                (0x0000)
#define IPP_IPP_CD_STATIC_CCP_LC_STATIC_CCP_LS_OFFSET       (0x0000)
#define IPP_IPP_CD_STATIC_CCP_LC_STATIC_CCP_LS_WIDTH        (8)
#define IPP_IPP_CD_STATIC_CCP_LC_STATIC_CCP_LS_MASK         (0x00FF)
#define IPP_IPP_CD_STATIC_CCP_LC_STATIC_CCP_LE_OFFSET       (0x0008)
#define IPP_IPP_CD_STATIC_CCP_LC_STATIC_CCP_LE_WIDTH        (8)
#define IPP_IPP_CD_STATIC_CCP_LC_STATIC_CCP_LE_MASK         (0xFF00)

/*
* Register : IPP_CD_RAW
*/

#define IPP_IPP_CD_RAW_SIZE                                 (16)
#define IPP_IPP_CD_RAW_OFFSET                               (IPP_IPP_BASE_ADDR + 0xDC)
#define IPP_IPP_CD_RAW_RESET_VALUE                          (0x00)
#define IPP_IPP_CD_RAW_BITFIELD_MASK                        (0x0007)
#define IPP_IPP_CD_RAW_RWMASK                               (0x0007)
#define IPP_IPP_CD_RAW_ROMASK                               (0x0000)
#define IPP_IPP_CD_RAW_WOMASK                               (0x0000)
#define IPP_IPP_CD_RAW_UNUSED_MASK                          (0xFFF8)
#define IPP_IPP_CD_RAW_JPEG_PADD_EN_OFFSET                  (0x0000)
#define IPP_IPP_CD_RAW_JPEG_PADD_EN_WIDTH                   (1)
#define IPP_IPP_CD_RAW_JPEG_PADD_EN_MASK                    (0x0001)
#define IPP_IPP_CD_RAW_CCP_RAW_SWAP_OFFSET                  (0x0001)
#define IPP_IPP_CD_RAW_CCP_RAW_SWAP_WIDTH                   (2)
#define IPP_IPP_CD_RAW_CCP_RAW_SWAP_MASK                    (0x0006)
#define IPP_IPP_CD_RAW_CCP_RAW_SWAP_B_0x2                   (0x0002)
#define IPP_IPP_CD_RAW_CCP_RAW_SWAP_B_0x3                   (0x0003)

/*
* Register : IPP_CD_PIPE3_FORMAT
*/

#define IPP_IPP_CD_PIPE3_FORMAT_SIZE                        (16)
#define IPP_IPP_CD_PIPE3_FORMAT_OFFSET                      (IPP_IPP_BASE_ADDR + 0xDE)
#define IPP_IPP_CD_PIPE3_FORMAT_RESET_VALUE                 (0x00)
#define IPP_IPP_CD_PIPE3_FORMAT_BITFIELD_MASK               (0x000F)
#define IPP_IPP_CD_PIPE3_FORMAT_RWMASK                      (0x000F)
#define IPP_IPP_CD_PIPE3_FORMAT_ROMASK                      (0x0000)
#define IPP_IPP_CD_PIPE3_FORMAT_WOMASK                      (0x0000)
#define IPP_IPP_CD_PIPE3_FORMAT_UNUSED_MASK                 (0xFFF0)
#define IPP_IPP_CD_PIPE3_FORMAT_PIPE3_FORMAT_OFFSET         (0x0000)
#define IPP_IPP_CD_PIPE3_FORMAT_PIPE3_FORMAT_WIDTH          (3)
#define IPP_IPP_CD_PIPE3_FORMAT_PIPE3_FORMAT_MASK           (0x0007)
#define IPP_IPP_CD_PIPE3_FORMAT_PIPE3_FORMAT_B_0x0          (0x0000)
#define IPP_IPP_CD_PIPE3_FORMAT_PIPE3_FORMAT_B_0x1          (0x0001)
#define IPP_IPP_CD_PIPE3_FORMAT_PIPE3_FORMAT_B_0x2          (0x0002)
#define IPP_IPP_CD_PIPE3_FORMAT_PIPE3_FORMAT_B_0x4          (0x0004)
#define IPP_IPP_CD_PIPE3_FORMAT_BT601_EN_OFFSET             (0x0003)
#define IPP_IPP_CD_PIPE3_FORMAT_BT601_EN_WIDTH              (1)
#define IPP_IPP_CD_PIPE3_FORMAT_BT601_EN_MASK               (0x0008)

/*
* Register : IPP_CD_CROP_EN
*/

#define IPP_IPP_CD_CROP_EN_SIZE                             (16)
#define IPP_IPP_CD_CROP_EN_OFFSET                           (IPP_IPP_BASE_ADDR + 0xE0)
#define IPP_IPP_CD_CROP_EN_RESET_VALUE                      (0x00)
#define IPP_IPP_CD_CROP_EN_BITFIELD_MASK                    (0x0001)
#define IPP_IPP_CD_CROP_EN_RWMASK                           (0x0001)
#define IPP_IPP_CD_CROP_EN_ROMASK                           (0x0000)
#define IPP_IPP_CD_CROP_EN_WOMASK                           (0x0000)
#define IPP_IPP_CD_CROP_EN_UNUSED_MASK                      (0xFFFE)
#define IPP_IPP_CD_CROP_EN_CROP_EN_OFFSET                   (0x0000)
#define IPP_IPP_CD_CROP_EN_CROP_EN_WIDTH                    (1)
#define IPP_IPP_CD_CROP_EN_CROP_EN_MASK                     (0x0001)

/*
* Register : IPP_CD_CROP_H0
*/

#define IPP_IPP_CD_CROP_H0_SIZE                             (16)
#define IPP_IPP_CD_CROP_H0_OFFSET                           (IPP_IPP_BASE_ADDR + 0xE2)
#define IPP_IPP_CD_CROP_H0_RESET_VALUE                      (0x00)
#define IPP_IPP_CD_CROP_H0_BITFIELD_MASK                    (0x0FFE)
#define IPP_IPP_CD_CROP_H0_RWMASK                           (0x0FFE)
#define IPP_IPP_CD_CROP_H0_ROMASK                           (0x0000)
#define IPP_IPP_CD_CROP_H0_WOMASK                           (0x0000)
#define IPP_IPP_CD_CROP_H0_UNUSED_MASK                      (0xF001)
#define IPP_IPP_CD_CROP_H0_CROP_H0_OFFSET                   (0x0001)
#define IPP_IPP_CD_CROP_H0_CROP_H0_WIDTH                    (11)
#define IPP_IPP_CD_CROP_H0_CROP_H0_MASK                     (0x0FFE)

/*
* Register : IPP_CD_CROP_V0
*/

#define IPP_IPP_CD_CROP_V0_SIZE                             (16)
#define IPP_IPP_CD_CROP_V0_OFFSET                           (IPP_IPP_BASE_ADDR + 0xE4)
#define IPP_IPP_CD_CROP_V0_RESET_VALUE                      (0x00)
#define IPP_IPP_CD_CROP_V0_BITFIELD_MASK                    (0x0FFF)
#define IPP_IPP_CD_CROP_V0_RWMASK                           (0x0FFF)
#define IPP_IPP_CD_CROP_V0_ROMASK                           (0x0000)
#define IPP_IPP_CD_CROP_V0_WOMASK                           (0x0000)
#define IPP_IPP_CD_CROP_V0_UNUSED_MASK                      (0xF000)
#define IPP_IPP_CD_CROP_V0_CROP_V0_OFFSET                   (0x0000)
#define IPP_IPP_CD_CROP_V0_CROP_V0_WIDTH                    (12)
#define IPP_IPP_CD_CROP_V0_CROP_V0_MASK                     (0x0FFF)

/*
* Register : IPP_CD_CROP_H1
*/

#define IPP_IPP_CD_CROP_H1_SIZE                             (16)
#define IPP_IPP_CD_CROP_H1_OFFSET                           (IPP_IPP_BASE_ADDR + 0xE6)
#define IPP_IPP_CD_CROP_H1_RESET_VALUE                      (0x00)
#define IPP_IPP_CD_CROP_H1_BITFIELD_MASK                    (0x0FFE)
#define IPP_IPP_CD_CROP_H1_RWMASK                           (0x0FFE)
#define IPP_IPP_CD_CROP_H1_ROMASK                           (0x0000)
#define IPP_IPP_CD_CROP_H1_WOMASK                           (0x0000)
#define IPP_IPP_CD_CROP_H1_UNUSED_MASK                      (0xF001)
#define IPP_IPP_CD_CROP_H1_CROP_H1_OFFSET                   (0x0001)
#define IPP_IPP_CD_CROP_H1_CROP_H1_WIDTH                    (11)
#define IPP_IPP_CD_CROP_H1_CROP_H1_MASK                     (0x0FFE)

/*
* Register : IPP_CD_CROP_V1
*/

#define IPP_IPP_CD_CROP_V1_SIZE                             (16)
#define IPP_IPP_CD_CROP_V1_OFFSET                           (IPP_IPP_BASE_ADDR + 0xE8)
#define IPP_IPP_CD_CROP_V1_RESET_VALUE                      (0x00)
#define IPP_IPP_CD_CROP_V1_BITFIELD_MASK                    (0x0FFF)
#define IPP_IPP_CD_CROP_V1_RWMASK                           (0x0FFF)
#define IPP_IPP_CD_CROP_V1_ROMASK                           (0x0000)
#define IPP_IPP_CD_CROP_V1_WOMASK                           (0x0000)
#define IPP_IPP_CD_CROP_V1_UNUSED_MASK                      (0xF000)
#define IPP_IPP_CD_CROP_V1_CROP_V1_OFFSET                   (0x0000)
#define IPP_IPP_CD_CROP_V1_CROP_V1_WIDTH                    (12)
#define IPP_IPP_CD_CROP_V1_CROP_V1_MASK                     (0x0FFF)

/*
* Register : IPP_CD_ERROR_ITS
*/

#define IPP_IPP_CD_ERROR_ITS_SIZE                           (16)
#define IPP_IPP_CD_ERROR_ITS_OFFSET                         (IPP_IPP_BASE_ADDR + 0xEA)
#define IPP_IPP_CD_ERROR_ITS_RESET_VALUE                    (0x00)
#define IPP_IPP_CD_ERROR_ITS_BITFIELD_MASK                  (0x07FE)
#define IPP_IPP_CD_ERROR_ITS_RWMASK                         (0x0000)
#define IPP_IPP_CD_ERROR_ITS_ROMASK                         (0x07FE)
#define IPP_IPP_CD_ERROR_ITS_WOMASK                         (0x0000)
#define IPP_IPP_CD_ERROR_ITS_UNUSED_MASK                    (0xF801)
#define IPP_IPP_CD_ERROR_ITS_CCP_ERROR_OFFSET               (0x0001)
#define IPP_IPP_CD_ERROR_ITS_CCP_ERROR_WIDTH                (1)
#define IPP_IPP_CD_ERROR_ITS_CCP_ERROR_MASK                 (0x0002)
#define IPP_IPP_CD_ERROR_ITS_RAW_DATA_ERROR_NOT_X8_BYTES_OFFSET (0x0002)
#define IPP_IPP_CD_ERROR_ITS_RAW_DATA_ERROR_NOT_X8_BYTES_WIDTH (1)
#define IPP_IPP_CD_ERROR_ITS_RAW_DATA_ERROR_NOT_X8_BYTES_MASK (0x0004)
#define IPP_IPP_CD_ERROR_ITS_RAW_DATA_ERROR_OVERFLOW_OFFSET (0x0003)
#define IPP_IPP_CD_ERROR_ITS_RAW_DATA_ERROR_OVERFLOW_WIDTH  (1)
#define IPP_IPP_CD_ERROR_ITS_RAW_DATA_ERROR_OVERFLOW_MASK   (0x0008)
#define IPP_IPP_CD_ERROR_ITS_LUMA_ERROR_NOT_X8_LUMA_BYTES_OFFSET (0x0004)
#define IPP_IPP_CD_ERROR_ITS_LUMA_ERROR_NOT_X8_LUMA_BYTES_WIDTH (1)
#define IPP_IPP_CD_ERROR_ITS_LUMA_ERROR_NOT_X8_LUMA_BYTES_MASK (0x0010)
#define IPP_IPP_CD_ERROR_ITS_LUMA_ERROR_OVERFLOW_OFFSET     (0x0005)
#define IPP_IPP_CD_ERROR_ITS_LUMA_ERROR_OVERFLOW_WIDTH      (1)
#define IPP_IPP_CD_ERROR_ITS_LUMA_ERROR_OVERFLOW_MASK       (0x0020)
#define IPP_IPP_CD_ERROR_ITS_CHROMA_ERROR_NOT_X16_BYTES_3BUF_OFFSET (0x0006)
#define IPP_IPP_CD_ERROR_ITS_CHROMA_ERROR_NOT_X16_BYTES_3BUF_WIDTH (1)
#define IPP_IPP_CD_ERROR_ITS_CHROMA_ERROR_NOT_X16_BYTES_3BUF_MASK (0x0040)
#define IPP_IPP_CD_ERROR_ITS_CHROMA_ERROR_NOT_X8BYTES_2BUF_OFFSET (0x0007)
#define IPP_IPP_CD_ERROR_ITS_CHROMA_ERROR_NOT_X8BYTES_2BUF_WIDTH (1)
#define IPP_IPP_CD_ERROR_ITS_CHROMA_ERROR_NOT_X8BYTES_2BUF_MASK (0x0080)
#define IPP_IPP_CD_ERROR_ITS_CHROMA_ERROR_OVERFLOW_OFFSET   (0x0008)
#define IPP_IPP_CD_ERROR_ITS_CHROMA_ERROR_OVERFLOW_WIDTH    (1)
#define IPP_IPP_CD_ERROR_ITS_CHROMA_ERROR_OVERFLOW_MASK     (0x0100)
#define IPP_IPP_CD_ERROR_ITS_CD_CSI2_PACKET_ERROR_OFFSET    (0x0009)
#define IPP_IPP_CD_ERROR_ITS_CD_CSI2_PACKET_ERROR_WIDTH     (1)
#define IPP_IPP_CD_ERROR_ITS_CD_CSI2_PACKET_ERROR_MASK      (0x0200)
#define IPP_IPP_CD_ERROR_ITS_CD_CSI2_DPHY_ERROR_OFFSET      (0x000a)
#define IPP_IPP_CD_ERROR_ITS_CD_CSI2_DPHY_ERROR_WIDTH       (1)
#define IPP_IPP_CD_ERROR_ITS_CD_CSI2_DPHY_ERROR_MASK        (0x0400)

/*
* Register : IPP_CD_ERROR_ITS_BCLR
*/

#define IPP_IPP_CD_ERROR_ITS_BCLR_SIZE                      (16)
#define IPP_IPP_CD_ERROR_ITS_BCLR_OFFSET                    (IPP_IPP_BASE_ADDR + 0xEC)
#define IPP_IPP_CD_ERROR_ITS_BCLR_RESET_VALUE               (0x00)
#define IPP_IPP_CD_ERROR_ITS_BCLR_BITFIELD_MASK             (0x07FE)
#define IPP_IPP_CD_ERROR_ITS_BCLR_RWMASK                    (0x0000)
#define IPP_IPP_CD_ERROR_ITS_BCLR_ROMASK                    (0x0000)
#define IPP_IPP_CD_ERROR_ITS_BCLR_WOMASK                    (0x07FE)
#define IPP_IPP_CD_ERROR_ITS_BCLR_UNUSED_MASK               (0xF801)
#define IPP_IPP_CD_ERROR_ITS_BCLR_CD_ERROR_ITS_BCLR_OFFSET  (0x0001)
#define IPP_IPP_CD_ERROR_ITS_BCLR_CD_ERROR_ITS_BCLR_WIDTH   (10)
#define IPP_IPP_CD_ERROR_ITS_BCLR_CD_ERROR_ITS_BCLR_MASK    (0x07FE)

/*
* Register : IPP_CD_ERROR_ITS_BSET
*/

#define IPP_IPP_CD_ERROR_ITS_BSET_SIZE                      (16)
#define IPP_IPP_CD_ERROR_ITS_BSET_OFFSET                    (IPP_IPP_BASE_ADDR + 0xEE)
#define IPP_IPP_CD_ERROR_ITS_BSET_RESET_VALUE               (0x00)
#define IPP_IPP_CD_ERROR_ITS_BSET_BITFIELD_MASK             (0x07FE)
#define IPP_IPP_CD_ERROR_ITS_BSET_RWMASK                    (0x0000)
#define IPP_IPP_CD_ERROR_ITS_BSET_ROMASK                    (0x0000)
#define IPP_IPP_CD_ERROR_ITS_BSET_WOMASK                    (0x07FE)
#define IPP_IPP_CD_ERROR_ITS_BSET_UNUSED_MASK               (0xF801)
#define IPP_IPP_CD_ERROR_ITS_BSET_CD_ERROR_ITS_BSET_OFFSET  (0x0001)
#define IPP_IPP_CD_ERROR_ITS_BSET_CD_ERROR_ITS_BSET_WIDTH   (10)
#define IPP_IPP_CD_ERROR_ITS_BSET_CD_ERROR_ITS_BSET_MASK    (0x07FE)

/*
* Register : IPP_CD_ERROR_ITM
*/

#define IPP_IPP_CD_ERROR_ITM_SIZE                           (16)
#define IPP_IPP_CD_ERROR_ITM_OFFSET                         (IPP_IPP_BASE_ADDR + 0xF0)
#define IPP_IPP_CD_ERROR_ITM_RESET_VALUE                    (0x0)
#define IPP_IPP_CD_ERROR_ITM_BITFIELD_MASK                  (0x07FE)
#define IPP_IPP_CD_ERROR_ITM_RWMASK                         (0x0000)
#define IPP_IPP_CD_ERROR_ITM_ROMASK                         (0x07FE)
#define IPP_IPP_CD_ERROR_ITM_WOMASK                         (0x0000)
#define IPP_IPP_CD_ERROR_ITM_UNUSED_MASK                    (0xF801)
#define IPP_IPP_CD_ERROR_ITM_CD_ERROR_ITM_OFFSET            (0x0001)
#define IPP_IPP_CD_ERROR_ITM_CD_ERROR_ITM_WIDTH             (10)
#define IPP_IPP_CD_ERROR_ITM_CD_ERROR_ITM_MASK              (0x07FE)

/*
* Register : IPP_CD_ERROR_ITM_BCLR
*/

#define IPP_IPP_CD_ERROR_ITM_BCLR_SIZE                      (16)
#define IPP_IPP_CD_ERROR_ITM_BCLR_OFFSET                    (IPP_IPP_BASE_ADDR + 0xF2)
#define IPP_IPP_CD_ERROR_ITM_BCLR_RESET_VALUE               (0x0)
#define IPP_IPP_CD_ERROR_ITM_BCLR_BITFIELD_MASK             (0x07FE)
#define IPP_IPP_CD_ERROR_ITM_BCLR_RWMASK                    (0x0000)
#define IPP_IPP_CD_ERROR_ITM_BCLR_ROMASK                    (0x0000)
#define IPP_IPP_CD_ERROR_ITM_BCLR_WOMASK                    (0x07FE)
#define IPP_IPP_CD_ERROR_ITM_BCLR_UNUSED_MASK               (0xF801)
#define IPP_IPP_CD_ERROR_ITM_BCLR_CD_ERROR_ITM_BCLR_OFFSET  (0x0001)
#define IPP_IPP_CD_ERROR_ITM_BCLR_CD_ERROR_ITM_BCLR_WIDTH   (10)
#define IPP_IPP_CD_ERROR_ITM_BCLR_CD_ERROR_ITM_BCLR_MASK    (0x07FE)

/*
* Register : IPP_CD_ERROR_ITM_BSET
*/

#define IPP_IPP_CD_ERROR_ITM_BSET_SIZE                      (16)
#define IPP_IPP_CD_ERROR_ITM_BSET_OFFSET                    (IPP_IPP_BASE_ADDR + 0xF4)
#define IPP_IPP_CD_ERROR_ITM_BSET_RESET_VALUE               (0x0)
#define IPP_IPP_CD_ERROR_ITM_BSET_BITFIELD_MASK             (0x07FE)
#define IPP_IPP_CD_ERROR_ITM_BSET_RWMASK                    (0x0000)
#define IPP_IPP_CD_ERROR_ITM_BSET_ROMASK                    (0x0000)
#define IPP_IPP_CD_ERROR_ITM_BSET_WOMASK                    (0x07FE)
#define IPP_IPP_CD_ERROR_ITM_BSET_UNUSED_MASK               (0xF801)
#define IPP_IPP_CD_ERROR_ITM_BSET_CD_ERROR_ITM_BSET_OFFSET  (0x0001)
#define IPP_IPP_CD_ERROR_ITM_BSET_CD_ERROR_ITM_BSET_WIDTH   (10)
#define IPP_IPP_CD_ERROR_ITM_BSET_CD_ERROR_ITM_BSET_MASK    (0x07FE)

/*
* Register : IPP_CD_RAW_EOF_ITS
*/

#define IPP_IPP_CD_RAW_EOF_ITS_SIZE                         (16)
#define IPP_IPP_CD_RAW_EOF_ITS_OFFSET                       (IPP_IPP_BASE_ADDR + 0xF6)
#define IPP_IPP_CD_RAW_EOF_ITS_RESET_VALUE                  (0x00)
#define IPP_IPP_CD_RAW_EOF_ITS_BITFIELD_MASK                (0x0001)
#define IPP_IPP_CD_RAW_EOF_ITS_RWMASK                       (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITS_ROMASK                       (0x0001)
#define IPP_IPP_CD_RAW_EOF_ITS_WOMASK                       (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITS_UNUSED_MASK                  (0xFFFE)
#define IPP_IPP_CD_RAW_EOF_ITS_CD_RAW_EOF_ITS_OFFSET        (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITS_CD_RAW_EOF_ITS_WIDTH         (1)
#define IPP_IPP_CD_RAW_EOF_ITS_CD_RAW_EOF_ITS_MASK          (0x0001)

/*
* Register : IPP_CD_RAW_EOF_ITS_BCLR
*/

#define IPP_IPP_CD_RAW_EOF_ITS_BCLR_SIZE                    (16)
#define IPP_IPP_CD_RAW_EOF_ITS_BCLR_OFFSET                  (IPP_IPP_BASE_ADDR + 0xF8)
#define IPP_IPP_CD_RAW_EOF_ITS_BCLR_RESET_VALUE             (0x00)
#define IPP_IPP_CD_RAW_EOF_ITS_BCLR_BITFIELD_MASK           (0x0001)
#define IPP_IPP_CD_RAW_EOF_ITS_BCLR_RWMASK                  (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITS_BCLR_ROMASK                  (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITS_BCLR_WOMASK                  (0x0001)
#define IPP_IPP_CD_RAW_EOF_ITS_BCLR_UNUSED_MASK             (0xFFFE)
#define IPP_IPP_CD_RAW_EOF_ITS_BCLR_CD_RAW_EOF_ITS_BCLR_OFFSET (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITS_BCLR_CD_RAW_EOF_ITS_BCLR_WIDTH (1)
#define IPP_IPP_CD_RAW_EOF_ITS_BCLR_CD_RAW_EOF_ITS_BCLR_MASK (0x0001)

/*
* Register : IPP_CD_RAW_EOF_ITS_BSET
*/

#define IPP_IPP_CD_RAW_EOF_ITS_BSET_SIZE                    (16)
#define IPP_IPP_CD_RAW_EOF_ITS_BSET_OFFSET                  (IPP_IPP_BASE_ADDR + 0xFA)
#define IPP_IPP_CD_RAW_EOF_ITS_BSET_RESET_VALUE             (0x00)
#define IPP_IPP_CD_RAW_EOF_ITS_BSET_BITFIELD_MASK           (0x0001)
#define IPP_IPP_CD_RAW_EOF_ITS_BSET_RWMASK                  (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITS_BSET_ROMASK                  (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITS_BSET_WOMASK                  (0x0001)
#define IPP_IPP_CD_RAW_EOF_ITS_BSET_UNUSED_MASK             (0xFFFE)
#define IPP_IPP_CD_RAW_EOF_ITS_BSET_CD_RAW_EOF_ITS_BSET_OFFSET (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITS_BSET_CD_RAW_EOF_ITS_BSET_WIDTH (1)
#define IPP_IPP_CD_RAW_EOF_ITS_BSET_CD_RAW_EOF_ITS_BSET_MASK (0x0001)

/*
* Register : IPP_CD_RAW_EOF_ITM
*/

#define IPP_IPP_CD_RAW_EOF_ITM_SIZE                         (16)
#define IPP_IPP_CD_RAW_EOF_ITM_OFFSET                       (IPP_IPP_BASE_ADDR + 0xFC)
#define IPP_IPP_CD_RAW_EOF_ITM_RESET_VALUE                  (0x0)
#define IPP_IPP_CD_RAW_EOF_ITM_BITFIELD_MASK                (0x0001)
#define IPP_IPP_CD_RAW_EOF_ITM_RWMASK                       (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITM_ROMASK                       (0x0001)
#define IPP_IPP_CD_RAW_EOF_ITM_WOMASK                       (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITM_UNUSED_MASK                  (0xFFFE)
#define IPP_IPP_CD_RAW_EOF_ITM_CD_RAW_EOF_ITM_OFFSET        (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITM_CD_RAW_EOF_ITM_WIDTH         (1)
#define IPP_IPP_CD_RAW_EOF_ITM_CD_RAW_EOF_ITM_MASK          (0x0001)

/*
* Register : IPP_CD_RAW_EOF_ITM_BCLR
*/

#define IPP_IPP_CD_RAW_EOF_ITM_BCLR_SIZE                    (16)
#define IPP_IPP_CD_RAW_EOF_ITM_BCLR_OFFSET                  (IPP_IPP_BASE_ADDR + 0xFE)
#define IPP_IPP_CD_RAW_EOF_ITM_BCLR_RESET_VALUE             (0x0)
#define IPP_IPP_CD_RAW_EOF_ITM_BCLR_BITFIELD_MASK           (0x0001)
#define IPP_IPP_CD_RAW_EOF_ITM_BCLR_RWMASK                  (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITM_BCLR_ROMASK                  (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITM_BCLR_WOMASK                  (0x0001)
#define IPP_IPP_CD_RAW_EOF_ITM_BCLR_UNUSED_MASK             (0xFFFE)
#define IPP_IPP_CD_RAW_EOF_ITM_BCLR_CD_RAW_EOF_ITM_BCLR_OFFSET (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITM_BCLR_CD_RAW_EOF_ITM_BCLR_WIDTH (1)
#define IPP_IPP_CD_RAW_EOF_ITM_BCLR_CD_RAW_EOF_ITM_BCLR_MASK (0x0001)

/*
* Register : IPP_CD_RAW_EOF_ITM_BSET
*/

#define IPP_IPP_CD_RAW_EOF_ITM_BSET_SIZE                    (16)
#define IPP_IPP_CD_RAW_EOF_ITM_BSET_OFFSET                  (IPP_IPP_BASE_ADDR + 0x100)
#define IPP_IPP_CD_RAW_EOF_ITM_BSET_RESET_VALUE             (0x0)
#define IPP_IPP_CD_RAW_EOF_ITM_BSET_BITFIELD_MASK           (0x0001)
#define IPP_IPP_CD_RAW_EOF_ITM_BSET_RWMASK                  (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITM_BSET_ROMASK                  (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITM_BSET_WOMASK                  (0x0001)
#define IPP_IPP_CD_RAW_EOF_ITM_BSET_UNUSED_MASK             (0xFFFE)
#define IPP_IPP_CD_RAW_EOF_ITM_BSET_CD_RAW_EOF_ITM_BSET_OFFSET (0x0000)
#define IPP_IPP_CD_RAW_EOF_ITM_BSET_CD_RAW_EOF_ITM_BSET_WIDTH (1)
#define IPP_IPP_CD_RAW_EOF_ITM_BSET_CD_RAW_EOF_ITM_BSET_MASK (0x0001)

/*
* Register : IPP_CD_CCP_ERR_DBG_ITS
*/

#define IPP_IPP_CD_CCP_ERR_DBG_ITS_SIZE                     (16)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_OFFSET                   (IPP_IPP_BASE_ADDR + 0x102)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_RESET_VALUE              (0x00)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_BITFIELD_MASK            (0x0007)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_RWMASK                   (0x0000)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_ROMASK                   (0x0007)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_WOMASK                   (0x0000)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_UNUSED_MASK              (0xFFF8)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_CD_CCP_ERR_DBG_OFFSET    (0x0000)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_CD_CCP_ERR_DBG_WIDTH     (3)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_CD_CCP_ERR_DBG_MASK      (0x0007)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_CD_CCP_ERR_DBG_B_0x1     (0x0001)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_CD_CCP_ERR_DBG_B_0x2     (0x0002)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_CD_CCP_ERR_DBG_B_0x3     (0x0003)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_CD_CCP_ERR_DBG_B_0x4     (0x0004)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_CD_CCP_ERR_DBG_B_0x5     (0x0005)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_CD_CCP_ERR_DBG_B_0x6     (0x0006)
#define IPP_IPP_CD_CCP_ERR_DBG_ITS_CD_CCP_ERR_DBG_B_0x7     (0x0007)

/*
* Register : IPP_ISP_INTERNAL_ITS_L
*/

#define IPP_IPP_ISP_INTERNAL_ITS_L_SIZE                     (16)
#define IPP_IPP_ISP_INTERNAL_ITS_L_OFFSET                   (IPP_IPP_BASE_ADDR + 0x120)
#define IPP_IPP_ISP_INTERNAL_ITS_L_RESET_VALUE              (0x00)
#define IPP_IPP_ISP_INTERNAL_ITS_L_BITFIELD_MASK            (0xDFED)
#define IPP_IPP_ISP_INTERNAL_ITS_L_RWMASK                   (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ROMASK                   (0xDFED)
#define IPP_IPP_ISP_INTERNAL_ITS_L_WOMASK                   (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_UNUSED_MASK              (0x2012)
#define IPP_IPP_ISP_INTERNAL_ITS_L_USER_IF_OFFSET           (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_USER_IF_WIDTH            (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_USER_IF_MASK             (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_USER_IF_B_0x0            (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_USER_IF_B_0x1            (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_MASTER_CCI_OFFSET        (0x0002)
#define IPP_IPP_ISP_INTERNAL_ITS_L_MASTER_CCI_WIDTH         (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_MASTER_CCI_MASK          (0x0004)
#define IPP_IPP_ISP_INTERNAL_ITS_L_MASTER_CCI_B_0x0         (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_MASTER_CCI_B_0x1         (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_LBE_OFFSET               (0x0003)
#define IPP_IPP_ISP_INTERNAL_ITS_L_LBE_WIDTH                (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_LBE_MASK                 (0x0008)
#define IPP_IPP_ISP_INTERNAL_ITS_L_LBE_B_0x0                (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_LBE_B_0x1                (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ISP_RX_OFFSET            (0x0005)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ISP_RX_WIDTH             (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ISP_RX_MASK              (0x0020)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ISP_RX_B_0x0             (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ISP_RX_B_0x1             (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_VIDEO_COMPLETE_PIPE0_OFFSET (0x0006)
#define IPP_IPP_ISP_INTERNAL_ITS_L_VIDEO_COMPLETE_PIPE0_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_VIDEO_COMPLETE_PIPE0_MASK (0x0040)
#define IPP_IPP_ISP_INTERNAL_ITS_L_VIDEO_COMPLETE_PIPE0_B_0x0 (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_VIDEO_COMPLETE_PIPE0_B_0x1 (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_VIDEO_COMPLETE_PIPE1_OFFSET (0x0007)
#define IPP_IPP_ISP_INTERNAL_ITS_L_VIDEO_COMPLETE_PIPE1_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_VIDEO_COMPLETE_PIPE1_MASK (0x0080)
#define IPP_IPP_ISP_INTERNAL_ITS_L_VIDEO_COMPLETE_PIPE1_B_0x0 (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_VIDEO_COMPLETE_PIPE1_B_0x1 (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_HISTOGRAM_256_BINS_OFFSET (0x0008)
#define IPP_IPP_ISP_INTERNAL_ITS_L_HISTOGRAM_256_BINS_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_HISTOGRAM_256_BINS_MASK  (0x0100)
#define IPP_IPP_ISP_INTERNAL_ITS_L_HISTOGRAM_256_BINS_B_0x0 (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_HISTOGRAM_256_BINS_B_0x1 (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_EXPOSURE_6X8_OFFSET      (0x0009)
#define IPP_IPP_ISP_INTERNAL_ITS_L_EXPOSURE_6X8_WIDTH       (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_EXPOSURE_6X8_MASK        (0x0200)
#define IPP_IPP_ISP_INTERNAL_ITS_L_EXPOSURE_6X8_B_0x0       (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_EXPOSURE_6X8_B_0x1       (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_AF_STATS_OFFSET          (0x000a)
#define IPP_IPP_ISP_INTERNAL_ITS_L_AF_STATS_WIDTH           (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_AF_STATS_MASK            (0x0400)
#define IPP_IPP_ISP_INTERNAL_ITS_L_AF_STATS_B_0x0           (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_AF_STATS_B_0x1           (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_WB_STATS_OFFSET          (0x000b)
#define IPP_IPP_ISP_INTERNAL_ITS_L_WB_STATS_WIDTH           (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_WB_STATS_MASK            (0x0800)
#define IPP_IPP_ISP_INTERNAL_ITS_L_WB_STATS_B_0x0           (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_WB_STATS_B_0x1           (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_SKIN_TONE_STATS_OFFSET   (0x000c)
#define IPP_IPP_ISP_INTERNAL_ITS_L_SKIN_TONE_STATS_WIDTH    (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_SKIN_TONE_STATS_MASK     (0x1000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_SKIN_TONE_STATS_B_0x0    (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_SKIN_TONE_STATS_B_0x1    (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ARCTIC_OFFSET            (0x000e)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ARCTIC_WIDTH             (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ARCTIC_MASK              (0x4000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ARCTIC_B_0x0             (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ARCTIC_B_0x1             (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ACCWGZONE_OFFSET         (0x000f)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ACCWGZONE_WIDTH          (1)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ACCWGZONE_MASK           (0x8000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ACCWGZONE_B_0x0          (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_L_ACCWGZONE_B_0x1          (0x0001)

/*
* Register : IPP_ISP_INTERNAL_ITS_BCLR_L
*/

#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_SIZE                (16)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_OFFSET              (IPP_IPP_BASE_ADDR + 0x122)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_RESET_VALUE         (0x00)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_BITFIELD_MASK       (0xDFED)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_RWMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_ROMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_WOMASK              (0xDFED)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_UNUSED_MASK         (0x2012)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_USER_IF_OFFSET      (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_USER_IF_WIDTH       (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_USER_IF_MASK        (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_MASTER_CCI_OFFSET   (0x0002)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_MASTER_CCI_WIDTH    (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_MASTER_CCI_MASK     (0x0004)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_LBE_OFFSET          (0x0003)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_LBE_WIDTH           (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_LBE_MASK            (0x0008)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_ISP_RX_OFFSET       (0x0005)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_ISP_RX_WIDTH        (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_ISP_RX_MASK         (0x0020)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_VIDEO_COMPLETE_PIPE0_OFFSET (0x0006)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_VIDEO_COMPLETE_PIPE0_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_VIDEO_COMPLETE_PIPE0_MASK (0x0040)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_VIDEO_COMPLETE_PIPE1_OFFSET (0x0007)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_VIDEO_COMPLETE_PIPE1_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_VIDEO_COMPLETE_PIPE1_MASK (0x0080)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_HISTOGRAM_256_BINS_OFFSET (0x0008)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_HISTOGRAM_256_BINS_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_HISTOGRAM_256_BINS_MASK (0x0100)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_EXPOSURE_6X8_OFFSET (0x0009)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_EXPOSURE_6X8_WIDTH  (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_EXPOSURE_6X8_MASK   (0x0200)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_AF_STATS_OFFSET     (0x000a)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_AF_STATS_WIDTH      (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_AF_STATS_MASK       (0x0400)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_WB_STATS_OFFSET     (0x000b)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_WB_STATS_WIDTH      (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_WB_STATS_MASK       (0x0800)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_SKIN_TONE_STATS_OFFSET (0x000c)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_SKIN_TONE_STATS_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_SKIN_TONE_STATS_MASK (0x1000)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_ARCTIC_OFFSET       (0x000e)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_ARCTIC_WIDTH        (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_ARCTIC_MASK         (0x4000)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_ACCWGZONE_OFFSET    (0x000f)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_ACCWGZONE_WIDTH     (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_L_ACCWGZONE_MASK      (0x8000)

/*
* Register : IPP_ISP_INTERNAL_ITS_BSET_L
*/

#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_SIZE                (16)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_OFFSET              (IPP_IPP_BASE_ADDR + 0x124)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_RESET_VALUE         (0x00)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_BITFIELD_MASK       (0xDFED)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_RWMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_ROMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_WOMASK              (0xDFED)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_UNUSED_MASK         (0x2012)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_USER_IF_OFFSET      (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_USER_IF_WIDTH       (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_USER_IF_MASK        (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_MASTER_CCI_OFFSET   (0x0002)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_MASTER_CCI_WIDTH    (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_MASTER_CCI_MASK     (0x0004)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_LBE_OFFSET          (0x0003)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_LBE_WIDTH           (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_LBE_MASK            (0x0008)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_ISP_RX_OFFSET       (0x0005)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_ISP_RX_WIDTH        (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_ISP_RX_MASK         (0x0020)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_VIDEO_COMPLETE_PIPE0_OFFSET (0x0006)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_VIDEO_COMPLETE_PIPE0_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_VIDEO_COMPLETE_PIPE0_MASK (0x0040)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_VIDEO_COMPLETE_PIPE1_OFFSET (0x0007)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_VIDEO_COMPLETE_PIPE1_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_VIDEO_COMPLETE_PIPE1_MASK (0x0080)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_HISTOGRAM_256_BINS_OFFSET (0x0008)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_HISTOGRAM_256_BINS_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_HISTOGRAM_256_BINS_MASK (0x0100)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_EXPOSURE_6X8_OFFSET (0x0009)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_EXPOSURE_6X8_WIDTH  (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_EXPOSURE_6X8_MASK   (0x0200)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_AF_STATS_OFFSET     (0x000a)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_AF_STATS_WIDTH      (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_AF_STATS_MASK       (0x0400)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_WB_STATS_OFFSET     (0x000b)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_WB_STATS_WIDTH      (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_WB_STATS_MASK       (0x0800)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_SKIN_TONE_STATS_OFFSET (0x000c)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_SKIN_TONE_STATS_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_SKIN_TONE_STATS_MASK (0x1000)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_ARCTIC_OFFSET       (0x000e)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_ARCTIC_WIDTH        (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_ARCTIC_MASK         (0x4000)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_ACCWGZONE_OFFSET    (0x000f)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_ACCWGZONE_WIDTH     (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_L_ACCWGZONE_MASK      (0x8000)

/*
* Register : IPP_ISP_INTERNAL_ITM_L
*/

#define IPP_IPP_ISP_INTERNAL_ITM_L_SIZE                     (16)
#define IPP_IPP_ISP_INTERNAL_ITM_L_OFFSET                   (IPP_IPP_BASE_ADDR + 0x126)
#define IPP_IPP_ISP_INTERNAL_ITM_L_RESET_VALUE              (0x00)
#define IPP_IPP_ISP_INTERNAL_ITM_L_BITFIELD_MASK            (0xDFED)
#define IPP_IPP_ISP_INTERNAL_ITM_L_RWMASK                   (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ROMASK                   (0xDFED)
#define IPP_IPP_ISP_INTERNAL_ITM_L_WOMASK                   (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_UNUSED_MASK              (0x2012)
#define IPP_IPP_ISP_INTERNAL_ITM_L_USER_IF_OFFSET           (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_USER_IF_WIDTH            (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_USER_IF_MASK             (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_USER_IF_B_0x0            (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_USER_IF_B_0x1            (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_MASTER_CCI_OFFSET        (0x0002)
#define IPP_IPP_ISP_INTERNAL_ITM_L_MASTER_CCI_WIDTH         (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_MASTER_CCI_MASK          (0x0004)
#define IPP_IPP_ISP_INTERNAL_ITM_L_MASTER_CCI_B_0x0         (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_MASTER_CCI_B_0x1         (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_LBE_OFFSET               (0x0003)
#define IPP_IPP_ISP_INTERNAL_ITM_L_LBE_WIDTH                (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_LBE_MASK                 (0x0008)
#define IPP_IPP_ISP_INTERNAL_ITM_L_LBE_B_0x0                (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_LBE_B_0x1                (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ISP_RX_OFFSET            (0x0005)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ISP_RX_WIDTH             (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ISP_RX_MASK              (0x0020)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ISP_RX_B_0x0             (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ISP_RX_B_0x1             (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_VIDEO_COMPLETE_PIPE0_OFFSET (0x0006)
#define IPP_IPP_ISP_INTERNAL_ITM_L_VIDEO_COMPLETE_PIPE0_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_VIDEO_COMPLETE_PIPE0_MASK (0x0040)
#define IPP_IPP_ISP_INTERNAL_ITM_L_VIDEO_COMPLETE_PIPE0_B_0x0 (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_VIDEO_COMPLETE_PIPE0_B_0x1 (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_VIDEO_COMPLETE_PIPE1_OFFSET (0x0007)
#define IPP_IPP_ISP_INTERNAL_ITM_L_VIDEO_COMPLETE_PIPE1_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_VIDEO_COMPLETE_PIPE1_MASK (0x0080)
#define IPP_IPP_ISP_INTERNAL_ITM_L_VIDEO_COMPLETE_PIPE1_B_0x0 (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_VIDEO_COMPLETE_PIPE1_B_0x1 (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_HISTOGRAM_256_BINS_OFFSET (0x0008)
#define IPP_IPP_ISP_INTERNAL_ITM_L_HISTOGRAM_256_BINS_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_HISTOGRAM_256_BINS_MASK  (0x0100)
#define IPP_IPP_ISP_INTERNAL_ITM_L_HISTOGRAM_256_BINS_B_0x0 (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_HISTOGRAM_256_BINS_B_0x1 (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_EXPOSURE_6X8_OFFSET      (0x0009)
#define IPP_IPP_ISP_INTERNAL_ITM_L_EXPOSURE_6X8_WIDTH       (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_EXPOSURE_6X8_MASK        (0x0200)
#define IPP_IPP_ISP_INTERNAL_ITM_L_EXPOSURE_6X8_B_0x0       (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_EXPOSURE_6X8_B_0x1       (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_AF_STATS_OFFSET          (0x000a)
#define IPP_IPP_ISP_INTERNAL_ITM_L_AF_STATS_WIDTH           (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_AF_STATS_MASK            (0x0400)
#define IPP_IPP_ISP_INTERNAL_ITM_L_AF_STATS_B_0x0           (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_AF_STATS_B_0x1           (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_WB_STATS_OFFSET          (0x000b)
#define IPP_IPP_ISP_INTERNAL_ITM_L_WB_STATS_WIDTH           (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_WB_STATS_MASK            (0x0800)
#define IPP_IPP_ISP_INTERNAL_ITM_L_WB_STATS_B_0x0           (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_WB_STATS_B_0x1           (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_SKIN_TONE_STATS_OFFSET   (0x000c)
#define IPP_IPP_ISP_INTERNAL_ITM_L_SKIN_TONE_STATS_WIDTH    (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_SKIN_TONE_STATS_MASK     (0x1000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_SKIN_TONE_STATS_B_0x0    (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_SKIN_TONE_STATS_B_0x1    (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ARCTIC_OFFSET            (0x000e)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ARCTIC_WIDTH             (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ARCTIC_MASK              (0x4000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ARCTIC_B_0x0             (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ARCTIC_B_0x1             (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ACCWGZONE_OFFSET         (0x000f)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ACCWGZONE_WIDTH          (1)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ACCWGZONE_MASK           (0x8000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ACCWGZONE_B_0x0          (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_L_ACCWGZONE_B_0x1          (0x0001)

/*
* Register : IPP_ISP_INTERNAL_ITM_BCLR_L
*/

#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_SIZE                (16)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_OFFSET              (IPP_IPP_BASE_ADDR + 0x128)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_RESET_VALUE         (0x00)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_BITFIELD_MASK       (0xDFED)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_RWMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_ROMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_WOMASK              (0xDFED)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_UNUSED_MASK         (0x2012)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_USER_IF_OFFSET      (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_USER_IF_WIDTH       (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_USER_IF_MASK        (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_MASTER_CCI_OFFSET   (0x0002)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_MASTER_CCI_WIDTH    (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_MASTER_CCI_MASK     (0x0004)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_LBE_OFFSET          (0x0003)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_LBE_WIDTH           (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_LBE_MASK            (0x0008)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_ISP_RX_OFFSET       (0x0005)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_ISP_RX_WIDTH        (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_ISP_RX_MASK         (0x0020)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_VIDEO_COMPLETE_PIPE0_OFFSET (0x0006)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_VIDEO_COMPLETE_PIPE0_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_VIDEO_COMPLETE_PIPE0_MASK (0x0040)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_VIDEO_COMPLETE_PIPE1_OFFSET (0x0007)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_VIDEO_COMPLETE_PIPE1_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_VIDEO_COMPLETE_PIPE1_MASK (0x0080)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_HISTOGRAM_256_BINS_OFFSET (0x0008)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_HISTOGRAM_256_BINS_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_HISTOGRAM_256_BINS_MASK (0x0100)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_EXPOSURE_6X8_OFFSET (0x0009)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_EXPOSURE_6X8_WIDTH  (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_EXPOSURE_6X8_MASK   (0x0200)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_AF_STATS_OFFSET     (0x000a)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_AF_STATS_WIDTH      (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_AF_STATS_MASK       (0x0400)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_WB_STATS_OFFSET     (0x000b)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_WB_STATS_WIDTH      (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_WB_STATS_MASK       (0x0800)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_SKIN_TONE_STATS_OFFSET (0x000c)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_SKIN_TONE_STATS_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_SKIN_TONE_STATS_MASK (0x1000)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_ARCTIC_OFFSET       (0x000e)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_ARCTIC_WIDTH        (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_ARCTIC_MASK         (0x4000)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_ACCWGZONE_OFFSET    (0x000f)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_ACCWGZONE_WIDTH     (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_L_ACCWGZONE_MASK      (0x8000)

/*
* Register : IPP_ISP_INTERNAL_ITM_BSET_L
*/

#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_SIZE                (16)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_OFFSET              (IPP_IPP_BASE_ADDR + 0x12A)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_RESET_VALUE         (0x00)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_BITFIELD_MASK       (0xDFED)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_RWMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_ROMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_WOMASK              (0xDFED)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_UNUSED_MASK         (0x2012)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_USER_IF_OFFSET      (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_USER_IF_WIDTH       (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_USER_IF_MASK        (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_MASTER_CCI_OFFSET   (0x0002)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_MASTER_CCI_WIDTH    (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_MASTER_CCI_MASK     (0x0004)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_LBE_OFFSET          (0x0003)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_LBE_WIDTH           (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_LBE_MASK            (0x0008)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_ISP_RX_OFFSET       (0x0005)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_ISP_RX_WIDTH        (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_ISP_RX_MASK         (0x0020)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_VIDEO_COMPLETE_PIPE0_OFFSET (0x0006)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_VIDEO_COMPLETE_PIPE0_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_VIDEO_COMPLETE_PIPE0_MASK (0x0040)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_VIDEO_COMPLETE_PIPE1_OFFSET (0x0007)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_VIDEO_COMPLETE_PIPE1_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_VIDEO_COMPLETE_PIPE1_MASK (0x0080)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_HISTOGRAM_256_BINS_OFFSET (0x0008)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_HISTOGRAM_256_BINS_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_HISTOGRAM_256_BINS_MASK (0x0100)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_EXPOSURE_6X8_OFFSET (0x0009)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_EXPOSURE_6X8_WIDTH  (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_EXPOSURE_6X8_MASK   (0x0200)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_AF_STATS_OFFSET     (0x000a)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_AF_STATS_WIDTH      (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_AF_STATS_MASK       (0x0400)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_WB_STATS_OFFSET     (0x000b)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_WB_STATS_WIDTH      (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_WB_STATS_MASK       (0x0800)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_SKIN_TONE_STATS_OFFSET (0x000c)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_SKIN_TONE_STATS_WIDTH (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_SKIN_TONE_STATS_MASK (0x1000)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_ARCTIC_OFFSET       (0x000e)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_ARCTIC_WIDTH        (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_ARCTIC_MASK         (0x4000)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_ACCWGZONE_OFFSET    (0x000f)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_ACCWGZONE_WIDTH     (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_L_ACCWGZONE_MASK      (0x8000)

/*
* Register : IPP_ISP_INTERNAL_ITS_H
*/

#define IPP_IPP_ISP_INTERNAL_ITS_H_SIZE                     (16)
#define IPP_IPP_ISP_INTERNAL_ITS_H_OFFSET                   (IPP_IPP_BASE_ADDR + 0x130)
#define IPP_IPP_ISP_INTERNAL_ITS_H_RESET_VALUE              (0x00)
#define IPP_IPP_ISP_INTERNAL_ITS_H_BITFIELD_MASK            (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_H_RWMASK                   (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_H_ROMASK                   (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_H_WOMASK                   (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_H_UNUSED_MASK              (0xFFFE)
#define IPP_IPP_ISP_INTERNAL_ITS_H_GLACE_OFFSET             (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_H_GLACE_WIDTH              (1)
#define IPP_IPP_ISP_INTERNAL_ITS_H_GLACE_MASK               (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_H_GLACE_B_0x0              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_H_GLACE_B_0x1              (0x0001)

/*
* Register : IPP_ISP_INTERNAL_ITS_BCLR_H
*/

#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_H_SIZE                (16)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_H_OFFSET              (IPP_IPP_BASE_ADDR + 0x132)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_H_RESET_VALUE         (0x00)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_H_BITFIELD_MASK       (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_H_RWMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_H_ROMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_H_WOMASK              (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_H_UNUSED_MASK         (0xFFFE)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_H_GLACE_OFFSET        (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_H_GLACE_WIDTH         (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BCLR_H_GLACE_MASK          (0x0001)

/*
* Register : IPP_ISP_INTERNAL_ITS_BSET_H
*/

#define IPP_IPP_ISP_INTERNAL_ITS_BSET_H_SIZE                (16)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_H_OFFSET              (IPP_IPP_BASE_ADDR + 0x134)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_H_RESET_VALUE         (0x00)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_H_BITFIELD_MASK       (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_H_RWMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_H_ROMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_H_WOMASK              (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_H_UNUSED_MASK         (0xFFFE)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_H_GLACE_OFFSET        (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_H_GLACE_WIDTH         (1)
#define IPP_IPP_ISP_INTERNAL_ITS_BSET_H_GLACE_MASK          (0x0001)

/*
* Register : IPP_ISP_INTERNAL_ITM_H
*/

#define IPP_IPP_ISP_INTERNAL_ITM_H_SIZE                     (16)
#define IPP_IPP_ISP_INTERNAL_ITM_H_OFFSET                   (IPP_IPP_BASE_ADDR + 0x136)
#define IPP_IPP_ISP_INTERNAL_ITM_H_RESET_VALUE              (0x00)
#define IPP_IPP_ISP_INTERNAL_ITM_H_BITFIELD_MASK            (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_H_RWMASK                   (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_H_ROMASK                   (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_H_WOMASK                   (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_H_UNUSED_MASK              (0xFFFE)
#define IPP_IPP_ISP_INTERNAL_ITM_H_GLACE_OFFSET             (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_H_GLACE_WIDTH              (1)
#define IPP_IPP_ISP_INTERNAL_ITM_H_GLACE_MASK               (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_H_GLACE_B_0x0              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_H_GLACE_B_0x1              (0x0001)

/*
* Register : IPP_ISP_INTERNAL_ITM_BCLR_H
*/

#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_H_SIZE                (16)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_H_OFFSET              (IPP_IPP_BASE_ADDR + 0x138)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_H_RESET_VALUE         (0x00)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_H_BITFIELD_MASK       (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_H_RWMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_H_ROMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_H_WOMASK              (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_H_UNUSED_MASK         (0xFFFE)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_H_GLACE_OFFSET        (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_H_GLACE_WIDTH         (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BCLR_H_GLACE_MASK          (0x0001)

/*
* Register : IPP_ISP_INTERNAL_ITM_BSET_H
*/

#define IPP_IPP_ISP_INTERNAL_ITM_BSET_H_SIZE                (16)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_H_OFFSET              (IPP_IPP_BASE_ADDR + 0x13A)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_H_RESET_VALUE         (0x00)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_H_BITFIELD_MASK       (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_H_RWMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_H_ROMASK              (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_H_WOMASK              (0x0001)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_H_UNUSED_MASK         (0xFFFE)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_H_GLACE_OFFSET        (0x0000)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_H_GLACE_WIDTH         (1)
#define IPP_IPP_ISP_INTERNAL_ITM_BSET_H_GLACE_MASK          (0x0001)

/*
* Register : IPP_SIA_ITEXT_ITS
*/

#define IPP_IPP_SIA_ITEXT_ITS_SIZE                          (16)
#define IPP_IPP_SIA_ITEXT_ITS_OFFSET                        (IPP_IPP_BASE_ADDR + 0x140)
#define IPP_IPP_SIA_ITEXT_ITS_RESET_VALUE                   (0x00)
#define IPP_IPP_SIA_ITEXT_ITS_BITFIELD_MASK                 (0x1FFF)
#define IPP_IPP_SIA_ITEXT_ITS_RWMASK                        (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ROMASK                        (0x1FFF)
#define IPP_IPP_SIA_ITEXT_ITS_WOMASK                        (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_UNUSED_MASK                   (0xE000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT0_OFFSET                 (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT0_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT0_MASK                   (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT0_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT0_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT1_OFFSET                 (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT1_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT1_MASK                   (0x0002)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT1_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT1_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT2_OFFSET                 (0x0002)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT2_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT2_MASK                   (0x0004)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT2_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT2_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT3_OFFSET                 (0x0003)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT3_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT3_MASK                   (0x0008)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT3_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT3_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT4_OFFSET                 (0x0004)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT4_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT4_MASK                   (0x0010)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT4_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT4_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT5_OFFSET                 (0x0005)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT5_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT5_MASK                   (0x0020)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT5_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT5_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT6_OFFSET                 (0x0006)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT6_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT6_MASK                   (0x0040)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT6_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT6_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT7_OFFSET                 (0x0007)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT7_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT7_MASK                   (0x0080)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT7_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT7_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT8_OFFSET                 (0x0008)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT8_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT8_MASK                   (0x0100)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT8_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT8_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT9_OFFSET                 (0x0009)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT9_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT9_MASK                   (0x0200)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT9_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT9_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT10_OFFSET                (0x000a)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT10_WIDTH                 (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT10_MASK                  (0x0400)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT10_B_0x0                 (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT10_B_0x1                 (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT11_OFFSET                (0x000b)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT11_WIDTH                 (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT11_MASK                  (0x0800)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT11_B_0x0                 (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT11_B_0x1                 (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT12_OFFSET                (0x000c)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT12_WIDTH                 (1)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT12_MASK                  (0x1000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT12_B_0x0                 (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_ITEXT12_B_0x1                 (0x0001)

/*
* Register : IPP_SIA_ITEXT_ITS_BCLR
*/

#define IPP_IPP_SIA_ITEXT_ITS_BCLR_SIZE                     (16)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_OFFSET                   (IPP_IPP_BASE_ADDR + 0x142)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_RESET_VALUE              (0x00)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_BITFIELD_MASK            (0x1FFF)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_RWMASK                   (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ROMASK                   (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_WOMASK                   (0x1FFF)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_UNUSED_MASK              (0xE000)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT0_OFFSET            (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT0_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT0_MASK              (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT1_OFFSET            (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT1_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT1_MASK              (0x0002)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT2_OFFSET            (0x0002)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT2_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT2_MASK              (0x0004)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT3_OFFSET            (0x0003)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT3_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT3_MASK              (0x0008)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT4_OFFSET            (0x0004)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT4_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT4_MASK              (0x0010)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT5_OFFSET            (0x0005)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT5_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT5_MASK              (0x0020)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT6_OFFSET            (0x0006)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT6_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT6_MASK              (0x0040)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT7_OFFSET            (0x0007)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT7_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT7_MASK              (0x0080)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT8_OFFSET            (0x0008)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT8_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT8_MASK              (0x0100)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT9_OFFSET            (0x0009)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT9_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT9_MASK              (0x0200)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT10_OFFSET           (0x000a)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT10_WIDTH            (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT10_MASK             (0x0400)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT11_OFFSET           (0x000b)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT11_WIDTH            (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT11_MASK             (0x0800)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT12_OFFSET           (0x000c)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT12_WIDTH            (1)
#define IPP_IPP_SIA_ITEXT_ITS_BCLR_ITEXT12_MASK             (0x1000)

/*
* Register : IPP_SIA_ITEXT_ITS_BSET
*/

#define IPP_IPP_SIA_ITEXT_ITS_BSET_SIZE                     (16)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_OFFSET                   (IPP_IPP_BASE_ADDR + 0x144)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_RESET_VALUE              (0x00)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_BITFIELD_MASK            (0x1FFF)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_RWMASK                   (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ROMASK                   (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_WOMASK                   (0x1FFF)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_UNUSED_MASK              (0xE000)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT0_OFFSET            (0x0000)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT0_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT0_MASK              (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT1_OFFSET            (0x0001)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT1_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT1_MASK              (0x0002)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT2_OFFSET            (0x0002)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT2_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT2_MASK              (0x0004)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT3_OFFSET            (0x0003)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT3_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT3_MASK              (0x0008)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT4_OFFSET            (0x0004)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT4_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT4_MASK              (0x0010)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT5_OFFSET            (0x0005)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT5_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT5_MASK              (0x0020)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT6_OFFSET            (0x0006)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT6_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT6_MASK              (0x0040)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT7_OFFSET            (0x0007)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT7_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT7_MASK              (0x0080)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT8_OFFSET            (0x0008)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT8_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT8_MASK              (0x0100)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT9_OFFSET            (0x0009)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT9_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT9_MASK              (0x0200)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT10_OFFSET           (0x000a)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT10_WIDTH            (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT10_MASK             (0x0400)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT11_OFFSET           (0x000b)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT11_WIDTH            (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT11_MASK             (0x0800)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT12_OFFSET           (0x000c)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT12_WIDTH            (1)
#define IPP_IPP_SIA_ITEXT_ITS_BSET_ITEXT12_MASK             (0x1000)

/*
* Register : IPP_SIA_ITEXT_ITM
*/

#define IPP_IPP_SIA_ITEXT_ITM_SIZE                          (16)
#define IPP_IPP_SIA_ITEXT_ITM_OFFSET                        (IPP_IPP_BASE_ADDR + 0x146)
#define IPP_IPP_SIA_ITEXT_ITM_RESET_VALUE                   (0x00)
#define IPP_IPP_SIA_ITEXT_ITM_BITFIELD_MASK                 (0x1FFF)
#define IPP_IPP_SIA_ITEXT_ITM_RWMASK                        (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ROMASK                        (0x1FFF)
#define IPP_IPP_SIA_ITEXT_ITM_WOMASK                        (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_UNUSED_MASK                   (0xE000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT0_OFFSET                 (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT0_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT0_MASK                   (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT0_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT0_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT1_OFFSET                 (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT1_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT1_MASK                   (0x0002)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT1_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT1_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT2_OFFSET                 (0x0002)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT2_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT2_MASK                   (0x0004)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT2_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT2_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT3_OFFSET                 (0x0003)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT3_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT3_MASK                   (0x0008)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT3_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT3_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT4_OFFSET                 (0x0004)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT4_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT4_MASK                   (0x0010)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT4_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT4_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT5_OFFSET                 (0x0005)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT5_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT5_MASK                   (0x0020)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT5_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT5_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT6_OFFSET                 (0x0006)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT6_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT6_MASK                   (0x0040)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT6_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT6_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT7_OFFSET                 (0x0007)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT7_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT7_MASK                   (0x0080)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT7_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT7_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT8_OFFSET                 (0x0008)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT8_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT8_MASK                   (0x0100)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT8_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT8_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT9_OFFSET                 (0x0009)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT9_WIDTH                  (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT9_MASK                   (0x0200)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT9_B_0x0                  (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT9_B_0x1                  (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT10_OFFSET                (0x000a)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT10_WIDTH                 (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT10_MASK                  (0x0400)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT10_B_0x0                 (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT10_B_0x1                 (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT11_OFFSET                (0x000b)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT11_WIDTH                 (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT11_MASK                  (0x0800)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT11_B_0x0                 (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT11_B_0x1                 (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT12_OFFSET                (0x000c)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT12_WIDTH                 (1)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT12_MASK                  (0x1000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT12_B_0x0                 (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_ITEXT12_B_0x1                 (0x0001)

/*
* Register : IPP_SIA_ITEXT_ITM_BCLR
*/

#define IPP_IPP_SIA_ITEXT_ITM_BCLR_SIZE                     (16)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_OFFSET                   (IPP_IPP_BASE_ADDR + 0x148)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_RESET_VALUE              (0x00)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_BITFIELD_MASK            (0x1FFF)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_RWMASK                   (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ROMASK                   (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_WOMASK                   (0x1FFF)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_UNUSED_MASK              (0xE000)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT0_OFFSET            (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT0_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT0_MASK              (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT1_OFFSET            (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT1_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT1_MASK              (0x0002)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT2_OFFSET            (0x0002)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT2_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT2_MASK              (0x0004)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT3_OFFSET            (0x0003)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT3_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT3_MASK              (0x0008)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT4_OFFSET            (0x0004)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT4_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT4_MASK              (0x0010)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT5_OFFSET            (0x0005)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT5_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT5_MASK              (0x0020)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT6_OFFSET            (0x0006)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT6_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT6_MASK              (0x0040)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT7_OFFSET            (0x0007)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT7_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT7_MASK              (0x0080)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT8_OFFSET            (0x0008)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT8_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT8_MASK              (0x0100)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT9_OFFSET            (0x0009)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT9_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT9_MASK              (0x0200)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT10_OFFSET           (0x000a)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT10_WIDTH            (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT10_MASK             (0x0400)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT11_OFFSET           (0x000b)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT11_WIDTH            (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT11_MASK             (0x0800)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT12_OFFSET           (0x000c)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT12_WIDTH            (1)
#define IPP_IPP_SIA_ITEXT_ITM_BCLR_ITEXT12_MASK             (0x1000)

/*
* Register : IPP_SIA_ITEXT_ITM_BSET
*/

#define IPP_IPP_SIA_ITEXT_ITM_BSET_SIZE                     (16)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_OFFSET                   (IPP_IPP_BASE_ADDR + 0x14A)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_RESET_VALUE              (0x00)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_BITFIELD_MASK            (0x1FFF)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_RWMASK                   (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ROMASK                   (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_WOMASK                   (0x1FFF)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_UNUSED_MASK              (0xE000)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT0_OFFSET            (0x0000)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT0_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT0_MASK              (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT1_OFFSET            (0x0001)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT1_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT1_MASK              (0x0002)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT2_OFFSET            (0x0002)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT2_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT2_MASK              (0x0004)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT3_OFFSET            (0x0003)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT3_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT3_MASK              (0x0008)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT4_OFFSET            (0x0004)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT4_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT4_MASK              (0x0010)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT5_OFFSET            (0x0005)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT5_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT5_MASK              (0x0020)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT6_OFFSET            (0x0006)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT6_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT6_MASK              (0x0040)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT7_OFFSET            (0x0007)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT7_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT7_MASK              (0x0080)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT8_OFFSET            (0x0008)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT8_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT8_MASK              (0x0100)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT9_OFFSET            (0x0009)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT9_WIDTH             (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT9_MASK              (0x0200)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT10_OFFSET           (0x000a)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT10_WIDTH            (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT10_MASK             (0x0400)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT11_OFFSET           (0x000b)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT11_WIDTH            (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT11_MASK             (0x0800)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT12_OFFSET           (0x000c)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT12_WIDTH            (1)
#define IPP_IPP_SIA_ITEXT_ITM_BSET_ITEXT12_MASK             (0x1000)

/*
* Register : IPP_EVT_ITS
*/

#define IPP_IPP_EVT_ITS_SIZE                                (16)
#define IPP_IPP_EVT_ITS_OFFSET                              (IPP_IPP_BASE_ADDR + 0x150)
#define IPP_IPP_EVT_ITS_RESET_VALUE                         (0x00)
#define IPP_IPP_EVT_ITS_BITFIELD_MASK                       (0x0007)
#define IPP_IPP_EVT_ITS_RWMASK                              (0x0000)
#define IPP_IPP_EVT_ITS_ROMASK                              (0x0007)
#define IPP_IPP_EVT_ITS_WOMASK                              (0x0000)
#define IPP_IPP_EVT_ITS_UNUSED_MASK                         (0xFFF8)
#define IPP_IPP_EVT_ITS_SD_ERROR_OFFSET                     (0x0000)
#define IPP_IPP_EVT_ITS_SD_ERROR_WIDTH                      (1)
#define IPP_IPP_EVT_ITS_SD_ERROR_MASK                       (0x0001)
#define IPP_IPP_EVT_ITS_SD_ERROR_B_0x0                      (0x0000)
#define IPP_IPP_EVT_ITS_SD_ERROR_B_0x1                      (0x0001)
#define IPP_IPP_EVT_ITS_CD_ERROR_OFFSET                     (0x0001)
#define IPP_IPP_EVT_ITS_CD_ERROR_WIDTH                      (1)
#define IPP_IPP_EVT_ITS_CD_ERROR_MASK                       (0x0002)
#define IPP_IPP_EVT_ITS_CD_ERROR_B_0x0                      (0x0000)
#define IPP_IPP_EVT_ITS_CD_ERROR_B_0x1                      (0x0001)
#define IPP_IPP_EVT_ITS_CD_RAW_EOF_OFFSET                   (0x0002)
#define IPP_IPP_EVT_ITS_CD_RAW_EOF_WIDTH                    (1)
#define IPP_IPP_EVT_ITS_CD_RAW_EOF_MASK                     (0x0004)
#define IPP_IPP_EVT_ITS_CD_RAW_EOF_B_0x0                    (0x0000)
#define IPP_IPP_EVT_ITS_CD_RAW_EOF_B_0x1                    (0x0001)

/*
* Register : IPP_EVT_ITS_BCLR
*/

#define IPP_IPP_EVT_ITS_BCLR_SIZE                           (16)
#define IPP_IPP_EVT_ITS_BCLR_OFFSET                         (IPP_IPP_BASE_ADDR + 0x152)
#define IPP_IPP_EVT_ITS_BCLR_RESET_VALUE                    (0x00)
#define IPP_IPP_EVT_ITS_BCLR_BITFIELD_MASK                  (0x0007)
#define IPP_IPP_EVT_ITS_BCLR_RWMASK                         (0x0000)
#define IPP_IPP_EVT_ITS_BCLR_ROMASK                         (0x0000)
#define IPP_IPP_EVT_ITS_BCLR_WOMASK                         (0x0007)
#define IPP_IPP_EVT_ITS_BCLR_UNUSED_MASK                    (0xFFF8)
#define IPP_IPP_EVT_ITS_BCLR_SD_ERROR_OFFSET                (0x0000)
#define IPP_IPP_EVT_ITS_BCLR_SD_ERROR_WIDTH                 (1)
#define IPP_IPP_EVT_ITS_BCLR_SD_ERROR_MASK                  (0x0001)
#define IPP_IPP_EVT_ITS_BCLR_CD_ERROR_OFFSET                (0x0001)
#define IPP_IPP_EVT_ITS_BCLR_CD_ERROR_WIDTH                 (1)
#define IPP_IPP_EVT_ITS_BCLR_CD_ERROR_MASK                  (0x0002)
#define IPP_IPP_EVT_ITS_BCLR_CD_RAW_EOF_OFFSET              (0x0002)
#define IPP_IPP_EVT_ITS_BCLR_CD_RAW_EOF_WIDTH               (1)
#define IPP_IPP_EVT_ITS_BCLR_CD_RAW_EOF_MASK                (0x0004)

/*
* Register : IPP_EVT_ITS_BSET
*/

#define IPP_IPP_EVT_ITS_BSET_SIZE                           (16)
#define IPP_IPP_EVT_ITS_BSET_OFFSET                         (IPP_IPP_BASE_ADDR + 0x154)
#define IPP_IPP_EVT_ITS_BSET_RESET_VALUE                    (0x00)
#define IPP_IPP_EVT_ITS_BSET_BITFIELD_MASK                  (0x0007)
#define IPP_IPP_EVT_ITS_BSET_RWMASK                         (0x0000)
#define IPP_IPP_EVT_ITS_BSET_ROMASK                         (0x0000)
#define IPP_IPP_EVT_ITS_BSET_WOMASK                         (0x0007)
#define IPP_IPP_EVT_ITS_BSET_UNUSED_MASK                    (0xFFF8)
#define IPP_IPP_EVT_ITS_BSET_SD_ERROR_OFFSET                (0x0000)
#define IPP_IPP_EVT_ITS_BSET_SD_ERROR_WIDTH                 (1)
#define IPP_IPP_EVT_ITS_BSET_SD_ERROR_MASK                  (0x0001)
#define IPP_IPP_EVT_ITS_BSET_CD_ERROR_OFFSET                (0x0001)
#define IPP_IPP_EVT_ITS_BSET_CD_ERROR_WIDTH                 (1)
#define IPP_IPP_EVT_ITS_BSET_CD_ERROR_MASK                  (0x0002)
#define IPP_IPP_EVT_ITS_BSET_CD_RAW_EOF_OFFSET              (0x0002)
#define IPP_IPP_EVT_ITS_BSET_CD_RAW_EOF_WIDTH               (1)
#define IPP_IPP_EVT_ITS_BSET_CD_RAW_EOF_MASK                (0x0004)

/*
* Register : IPP_EVT_ITM
*/

#define IPP_IPP_EVT_ITM_SIZE                                (16)
#define IPP_IPP_EVT_ITM_OFFSET                              (IPP_IPP_BASE_ADDR + 0x156)
#define IPP_IPP_EVT_ITM_RESET_VALUE                         (0x00)
#define IPP_IPP_EVT_ITM_BITFIELD_MASK                       (0x0007)
#define IPP_IPP_EVT_ITM_RWMASK                              (0x0000)
#define IPP_IPP_EVT_ITM_ROMASK                              (0x0007)
#define IPP_IPP_EVT_ITM_WOMASK                              (0x0000)
#define IPP_IPP_EVT_ITM_UNUSED_MASK                         (0xFFF8)
#define IPP_IPP_EVT_ITM_SD_ERROR_OFFSET                     (0x0000)
#define IPP_IPP_EVT_ITM_SD_ERROR_WIDTH                      (1)
#define IPP_IPP_EVT_ITM_SD_ERROR_MASK                       (0x0001)
#define IPP_IPP_EVT_ITM_SD_ERROR_B_0x0                      (0x0000)
#define IPP_IPP_EVT_ITM_SD_ERROR_B_0x1                      (0x0001)
#define IPP_IPP_EVT_ITM_CD_ERROR_OFFSET                     (0x0001)
#define IPP_IPP_EVT_ITM_CD_ERROR_WIDTH                      (1)
#define IPP_IPP_EVT_ITM_CD_ERROR_MASK                       (0x0002)
#define IPP_IPP_EVT_ITM_CD_ERROR_B_0x0                      (0x0000)
#define IPP_IPP_EVT_ITM_CD_ERROR_B_0x1                      (0x0001)
#define IPP_IPP_EVT_ITM_CD_RAW_EOF_OFFSET                   (0x0002)
#define IPP_IPP_EVT_ITM_CD_RAW_EOF_WIDTH                    (1)
#define IPP_IPP_EVT_ITM_CD_RAW_EOF_MASK                     (0x0004)
#define IPP_IPP_EVT_ITM_CD_RAW_EOF_B_0x0                    (0x0000)
#define IPP_IPP_EVT_ITM_CD_RAW_EOF_B_0x1                    (0x0001)

/*
* Register : IPP_EVT_ITM_BCLR
*/

#define IPP_IPP_EVT_ITM_BCLR_SIZE                           (16)
#define IPP_IPP_EVT_ITM_BCLR_OFFSET                         (IPP_IPP_BASE_ADDR + 0x158)
#define IPP_IPP_EVT_ITM_BCLR_RESET_VALUE                    (0x00)
#define IPP_IPP_EVT_ITM_BCLR_BITFIELD_MASK                  (0x0007)
#define IPP_IPP_EVT_ITM_BCLR_RWMASK                         (0x0000)
#define IPP_IPP_EVT_ITM_BCLR_ROMASK                         (0x0000)
#define IPP_IPP_EVT_ITM_BCLR_WOMASK                         (0x0007)
#define IPP_IPP_EVT_ITM_BCLR_UNUSED_MASK                    (0xFFF8)
#define IPP_IPP_EVT_ITM_BCLR_SD_ERROR_OFFSET                (0x0000)
#define IPP_IPP_EVT_ITM_BCLR_SD_ERROR_WIDTH                 (1)
#define IPP_IPP_EVT_ITM_BCLR_SD_ERROR_MASK                  (0x0001)
#define IPP_IPP_EVT_ITM_BCLR_CD_ERROR_OFFSET                (0x0001)
#define IPP_IPP_EVT_ITM_BCLR_CD_ERROR_WIDTH                 (1)
#define IPP_IPP_EVT_ITM_BCLR_CD_ERROR_MASK                  (0x0002)
#define IPP_IPP_EVT_ITM_BCLR_CD_RAW_EOF_OFFSET              (0x0002)
#define IPP_IPP_EVT_ITM_BCLR_CD_RAW_EOF_WIDTH               (1)
#define IPP_IPP_EVT_ITM_BCLR_CD_RAW_EOF_MASK                (0x0004)

/*
* Register : IPP_EVT_ITM_BSET
*/

#define IPP_IPP_EVT_ITM_BSET_SIZE                           (16)
#define IPP_IPP_EVT_ITM_BSET_OFFSET                         (IPP_IPP_BASE_ADDR + 0x15A)
#define IPP_IPP_EVT_ITM_BSET_RESET_VALUE                    (0x00)
#define IPP_IPP_EVT_ITM_BSET_BITFIELD_MASK                  (0x0007)
#define IPP_IPP_EVT_ITM_BSET_RWMASK                         (0x0000)
#define IPP_IPP_EVT_ITM_BSET_ROMASK                         (0x0000)
#define IPP_IPP_EVT_ITM_BSET_WOMASK                         (0x0007)
#define IPP_IPP_EVT_ITM_BSET_UNUSED_MASK                    (0xFFF8)
#define IPP_IPP_EVT_ITM_BSET_SD_ERROR_OFFSET                (0x0000)
#define IPP_IPP_EVT_ITM_BSET_SD_ERROR_WIDTH                 (1)
#define IPP_IPP_EVT_ITM_BSET_SD_ERROR_MASK                  (0x0001)
#define IPP_IPP_EVT_ITM_BSET_CD_ERROR_OFFSET                (0x0001)
#define IPP_IPP_EVT_ITM_BSET_CD_ERROR_WIDTH                 (1)
#define IPP_IPP_EVT_ITM_BSET_CD_ERROR_MASK                  (0x0002)
#define IPP_IPP_EVT_ITM_BSET_CD_RAW_EOF_OFFSET              (0x0002)
#define IPP_IPP_EVT_ITM_BSET_CD_RAW_EOF_WIDTH               (1)
#define IPP_IPP_EVT_ITM_BSET_CD_RAW_EOF_MASK                (0x0004)

#endif /* _IPP_H_ */
