--------------------------------------------------------------------------------
-- Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: K.39
--  \   \         Application: netgen
--  /   /         Filename: PatGen_32_WB_sim.vhd
-- /___/   /\     Timestamp: Tue Oct 05 14:07:48 2010
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -ofmt vhdl -intstyle xflow -w PatGen_32_WB.ngc PatGen_32_WB_sim.vhd 
-- Device	: xc4vfx100ff1152-10
-- Input file	: PatGen_32_WB.ngc
-- Output file	: PatGen_32_WB_sim.vhd
-- # of Entities	: 9
-- Design Name	: PatGen_32_WB
-- Xilinx	: D:\Xilinx_v10\ISE
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity sync_reset_INST_1 is
  port (
    CLK : in STD_LOGIC := 'X'; 
    SRESET : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X' 
  );
end sync_reset_INST_1;

architecture STRUCTURE of sync_reset_INST_1 is
  signal N0 : STD_LOGIC; 
  signal temp_3926 : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  temp : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => N0,
      PRE => ARESET,
      Q => temp_3926
    );
  SRESET_3704 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => temp_3926,
      PRE => ARESET,
      Q => SRESET
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity PatGen_WB_interface is
  port (
    FPGA_ID : in STD_LOGIC := 'X'; 
    CLK : in STD_LOGIC := 'X'; 
    KERNEL_DONE : in STD_LOGIC := 'X'; 
    DONE : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X'; 
    PG_CTRL_Trig : out STD_LOGIC; 
    WB_MOSI_WE : in STD_LOGIC := 'X'; 
    WB_MISO_ACK : out STD_LOGIC; 
    WB_MOSI_STB : in STD_LOGIC := 'X'; 
    WB_MOSI_CYC : in STD_LOGIC := 'X'; 
    ODD_EVENn : out STD_LOGIC; 
    PG_CTRL_XSize : out STD_LOGIC_VECTOR ( 9 downto 0 ); 
    PG_CTRL_PayloadSize : out STD_LOGIC_VECTOR ( 23 downto 0 ); 
    WB_MISO_DAT : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_FrameType : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    PG_CTRL_YSize : out STD_LOGIC_VECTOR ( 9 downto 0 ); 
    PG_CTRL_ImagePause : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_ZSize : out STD_LOGIC_VECTOR ( 23 downto 0 ); 
    PG_CTRL_IMGSIZE : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
    PG_CTRL_ROM_Z_START : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_DiagSize : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_TagSize : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    PG_CTRL_ROM_INIT_INDEX : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    DP_CONF_ARRAY32 : out STD_LOGIC_VECTOR2 ( 18 downto 1 , 31 downto 0 ); 
    PG_CTRL_DiagMode : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    WB_MOSI_ADR : in STD_LOGIC_VECTOR ( 11 downto 0 ); 
    WB_MOSI_DAT : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end PatGen_WB_interface;

architecture STRUCTURE of PatGen_WB_interface is
  component sync_reset_INST_1
    port (
      CLK : in STD_LOGIC := 'X'; 
      SRESET : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X' 
    );
  end component;
  signal Cfg_DiagSize_not0001 : STD_LOGIC; 
  signal Cfg_FrameType_mux0000_1_11 : STD_LOGIC; 
  signal Cfg_FrameType_mux0000_2_11 : STD_LOGIC; 
  signal Cfg_FrameType_mux0000_5_111_3932 : STD_LOGIC; 
  signal Cfg_FrameType_mux0000_7_11 : STD_LOGIC; 
  signal Cfg_IMGSIZE_13_not0001 : STD_LOGIC; 
  signal Cfg_IMGSIZE_16_not0001_3935 : STD_LOGIC; 
  signal Cfg_ImagePause_not0001 : STD_LOGIC; 
  signal Cfg_PayloadSize_20_not0001_3937 : STD_LOGIC; 
  signal Cfg_PayloadSize_7_not0001 : STD_LOGIC; 
  signal Cfg_ROM_INIT_INDEX_not0001 : STD_LOGIC; 
  signal Cfg_ROM_Z_START_not0001 : STD_LOGIC; 
  signal Cfg_TagSize_not0001 : STD_LOGIC; 
  signal Cfg_Trig_mux0001 : STD_LOGIC; 
  signal Cfg_XSize_not0001 : STD_LOGIC; 
  signal Cfg_YSize_not0001 : STD_LOGIC; 
  signal Cfg_ZSize_10_not0001 : STD_LOGIC; 
  signal Cfg_ZSize_20_not0001_3946 : STD_LOGIC; 
  signal Config_0_not0001 : STD_LOGIC; 
  signal Config_1_not0001 : STD_LOGIC; 
  signal Control_0_not0001_3958 : STD_LOGIC; 
  signal Control_1_not0001_3960 : STD_LOGIC; 
  signal DiagMode_from_ppc_not0001 : STD_LOGIC; 
  signal Last_KERNEL_DONE_3974 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N79 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N85 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal N87 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N91 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N93 : STD_LOGIC; 
  signal NlwRenamedSig_OI_PG_CTRL_FrameType_0_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_PG_CTRL_FrameType_2_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_PG_CTRL_FrameType_5_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_PG_CTRL_FrameType_6_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_PG_CTRL_Trig : STD_LOGIC; 
  signal Status_4216 : STD_LOGIC; 
  signal Status_mux000111 : STD_LOGIC; 
  signal WB_MISO_DAT_and0000 : STD_LOGIC; 
  signal WB_MISO_DAT_cmp_eq0019 : STD_LOGIC; 
  signal WB_MISO_DAT_cmp_eq0020 : STD_LOGIC; 
  signal WB_MISO_DAT_cmp_eq0022 : STD_LOGIC; 
  signal WB_MISO_DAT_cmp_eq0023 : STD_LOGIC; 
  signal WB_MISO_DAT_cmp_eq0024 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_0_15_4241 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_0_24_4242 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_0_45_4243 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_0_59_4244 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_0_82 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_10_4246 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_109_4247 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_120_4248 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_145 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_1451_4250 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_1452_4251 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_161_4252 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_174_4253 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_199_4254 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_22_4255 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_45_4256 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_10_56_4257 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_10_4258 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_109_4259 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_120_4260 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_145 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_1451_4262 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_1452_4263 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_161_4264 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_174_4265 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_199_4266 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_22_4267 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_45_4268 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_11_56_4269 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_146_4270 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_157_4271 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_172_4272 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_187_4273 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_214_4274 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_217_4275 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_246 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_33_4277 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_36 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_49_4279 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_7 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_12_91_4281 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_146_4282 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_157_4283 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_172_4284 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_187_4285 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_214_4286 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_217_4287 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_246 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_33_4289 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_49_4290 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_13_91_4291 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_146_4292 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_157_4293 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_172_4294 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_187_4295 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_214_4296 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_217_4297 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_246 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_33_4299 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_49_4300 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_14_91_4301 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_106_4302 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_14_4303 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_148_4304 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_172_4305 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_186_4306 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_201_4307 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_226_4308 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_241_4309 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_260_4310 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_36_4311 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_15_52_4312 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_1_19_4313 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_1_26_4314 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_1_42_4315 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_1_56 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_2_19_4317 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_2_26_4318 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_2_42_4319 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_2_56 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_3_19_4321 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_3_26_4322 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_3_42_4323 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_3_56 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_4_19_4325 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_4_26_4326 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_4_42_4327 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_4_56 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_5_19_4329 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_5_26_4330 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_5_42_4331 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_5_56 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_6_10_4333 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_6_14_4334 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_6_23_4335 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_6_28_4336 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_6_43_4337 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_6_78 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_7_10_4339 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_7_14_4340 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_7_23_4341 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_7_28_4342 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_7_43_4343 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_7_78 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_10_4345 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_103_4346 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_116_4347 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_130_4348 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_172_4349 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_179_4350 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_20_4351 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_42_4352 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_53_4353 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_8_76_4354 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_10_4355 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_103_4356 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_116_4357 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_130_4358 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_172_4359 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_179_4360 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_20_4361 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_42_4362 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_53_4363 : STD_LOGIC; 
  signal WB_MISO_DAT_mux0001_9_76_4364 : STD_LOGIC; 
  signal WSHB_Interface_SM_FSM_FFd1_4391 : STD_LOGIC; 
  signal WSHB_Interface_SM_FSM_FFd1_In_4392 : STD_LOGIC; 
  signal WSHB_Interface_SM_FSM_FFd2_4393 : STD_LOGIC; 
  signal WSHB_Interface_SM_FSM_FFd2_In : STD_LOGIC; 
  signal sreset : STD_LOGIC; 
  signal Config_0_1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Control : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal DiagMode_from_ppc : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_DiagMode : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_DiagSize : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_IMGSIZE : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_ImagePause : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_PayloadSize : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_ROM_Z_START : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_TagSize : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_XSize : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_YSize : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal NlwRenamedSig_OI_PG_CTRL_ZSize : STD_LOGIC_VECTOR ( 23 downto 0 ); 
begin
  PG_CTRL_Trig <= NlwRenamedSig_OI_PG_CTRL_Trig;
  PG_CTRL_XSize(9) <= NlwRenamedSig_OI_PG_CTRL_XSize(9);
  PG_CTRL_XSize(8) <= NlwRenamedSig_OI_PG_CTRL_XSize(8);
  PG_CTRL_XSize(7) <= NlwRenamedSig_OI_PG_CTRL_XSize(7);
  PG_CTRL_XSize(6) <= NlwRenamedSig_OI_PG_CTRL_XSize(6);
  PG_CTRL_XSize(5) <= NlwRenamedSig_OI_PG_CTRL_XSize(5);
  PG_CTRL_XSize(4) <= NlwRenamedSig_OI_PG_CTRL_XSize(4);
  PG_CTRL_XSize(3) <= NlwRenamedSig_OI_PG_CTRL_XSize(3);
  PG_CTRL_XSize(2) <= NlwRenamedSig_OI_PG_CTRL_XSize(2);
  PG_CTRL_XSize(1) <= NlwRenamedSig_OI_PG_CTRL_XSize(1);
  PG_CTRL_XSize(0) <= NlwRenamedSig_OI_PG_CTRL_XSize(0);
  PG_CTRL_PayloadSize(23) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(23);
  PG_CTRL_PayloadSize(22) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(22);
  PG_CTRL_PayloadSize(21) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(21);
  PG_CTRL_PayloadSize(20) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(20);
  PG_CTRL_PayloadSize(19) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(19);
  PG_CTRL_PayloadSize(18) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(18);
  PG_CTRL_PayloadSize(17) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(17);
  PG_CTRL_PayloadSize(16) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(16);
  PG_CTRL_PayloadSize(15) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(15);
  PG_CTRL_PayloadSize(14) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(14);
  PG_CTRL_PayloadSize(13) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(13);
  PG_CTRL_PayloadSize(12) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(12);
  PG_CTRL_PayloadSize(11) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(11);
  PG_CTRL_PayloadSize(10) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(10);
  PG_CTRL_PayloadSize(9) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(9);
  PG_CTRL_PayloadSize(8) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(8);
  PG_CTRL_PayloadSize(7) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(7);
  PG_CTRL_PayloadSize(6) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(6);
  PG_CTRL_PayloadSize(5) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(5);
  PG_CTRL_PayloadSize(4) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(4);
  PG_CTRL_PayloadSize(3) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(3);
  PG_CTRL_PayloadSize(2) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(2);
  PG_CTRL_PayloadSize(1) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(1);
  PG_CTRL_PayloadSize(0) <= NlwRenamedSig_OI_PG_CTRL_PayloadSize(0);
  PG_CTRL_FrameType(6) <= NlwRenamedSig_OI_PG_CTRL_FrameType_6_Q;
  PG_CTRL_FrameType(5) <= NlwRenamedSig_OI_PG_CTRL_FrameType_5_Q;
  PG_CTRL_FrameType(2) <= NlwRenamedSig_OI_PG_CTRL_FrameType_2_Q;
  PG_CTRL_FrameType(0) <= NlwRenamedSig_OI_PG_CTRL_FrameType_0_Q;
  PG_CTRL_YSize(9) <= NlwRenamedSig_OI_PG_CTRL_YSize(9);
  PG_CTRL_YSize(8) <= NlwRenamedSig_OI_PG_CTRL_YSize(8);
  PG_CTRL_YSize(7) <= NlwRenamedSig_OI_PG_CTRL_YSize(7);
  PG_CTRL_YSize(6) <= NlwRenamedSig_OI_PG_CTRL_YSize(6);
  PG_CTRL_YSize(5) <= NlwRenamedSig_OI_PG_CTRL_YSize(5);
  PG_CTRL_YSize(4) <= NlwRenamedSig_OI_PG_CTRL_YSize(4);
  PG_CTRL_YSize(3) <= NlwRenamedSig_OI_PG_CTRL_YSize(3);
  PG_CTRL_YSize(2) <= NlwRenamedSig_OI_PG_CTRL_YSize(2);
  PG_CTRL_YSize(1) <= NlwRenamedSig_OI_PG_CTRL_YSize(1);
  PG_CTRL_YSize(0) <= NlwRenamedSig_OI_PG_CTRL_YSize(0);
  PG_CTRL_ImagePause(15) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(15);
  PG_CTRL_ImagePause(14) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(14);
  PG_CTRL_ImagePause(13) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(13);
  PG_CTRL_ImagePause(12) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(12);
  PG_CTRL_ImagePause(11) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(11);
  PG_CTRL_ImagePause(10) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(10);
  PG_CTRL_ImagePause(9) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(9);
  PG_CTRL_ImagePause(8) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(8);
  PG_CTRL_ImagePause(7) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(7);
  PG_CTRL_ImagePause(6) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(6);
  PG_CTRL_ImagePause(5) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(5);
  PG_CTRL_ImagePause(4) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(4);
  PG_CTRL_ImagePause(3) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(3);
  PG_CTRL_ImagePause(2) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(2);
  PG_CTRL_ImagePause(1) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(1);
  PG_CTRL_ImagePause(0) <= NlwRenamedSig_OI_PG_CTRL_ImagePause(0);
  PG_CTRL_ZSize(23) <= NlwRenamedSig_OI_PG_CTRL_ZSize(23);
  PG_CTRL_ZSize(22) <= NlwRenamedSig_OI_PG_CTRL_ZSize(22);
  PG_CTRL_ZSize(21) <= NlwRenamedSig_OI_PG_CTRL_ZSize(21);
  PG_CTRL_ZSize(20) <= NlwRenamedSig_OI_PG_CTRL_ZSize(20);
  PG_CTRL_ZSize(19) <= NlwRenamedSig_OI_PG_CTRL_ZSize(19);
  PG_CTRL_ZSize(18) <= NlwRenamedSig_OI_PG_CTRL_ZSize(18);
  PG_CTRL_ZSize(17) <= NlwRenamedSig_OI_PG_CTRL_ZSize(17);
  PG_CTRL_ZSize(16) <= NlwRenamedSig_OI_PG_CTRL_ZSize(16);
  PG_CTRL_ZSize(15) <= NlwRenamedSig_OI_PG_CTRL_ZSize(15);
  PG_CTRL_ZSize(14) <= NlwRenamedSig_OI_PG_CTRL_ZSize(14);
  PG_CTRL_ZSize(13) <= NlwRenamedSig_OI_PG_CTRL_ZSize(13);
  PG_CTRL_ZSize(12) <= NlwRenamedSig_OI_PG_CTRL_ZSize(12);
  PG_CTRL_ZSize(11) <= NlwRenamedSig_OI_PG_CTRL_ZSize(11);
  PG_CTRL_ZSize(10) <= NlwRenamedSig_OI_PG_CTRL_ZSize(10);
  PG_CTRL_ZSize(9) <= NlwRenamedSig_OI_PG_CTRL_ZSize(9);
  PG_CTRL_ZSize(8) <= NlwRenamedSig_OI_PG_CTRL_ZSize(8);
  PG_CTRL_ZSize(7) <= NlwRenamedSig_OI_PG_CTRL_ZSize(7);
  PG_CTRL_ZSize(6) <= NlwRenamedSig_OI_PG_CTRL_ZSize(6);
  PG_CTRL_ZSize(5) <= NlwRenamedSig_OI_PG_CTRL_ZSize(5);
  PG_CTRL_ZSize(4) <= NlwRenamedSig_OI_PG_CTRL_ZSize(4);
  PG_CTRL_ZSize(3) <= NlwRenamedSig_OI_PG_CTRL_ZSize(3);
  PG_CTRL_ZSize(2) <= NlwRenamedSig_OI_PG_CTRL_ZSize(2);
  PG_CTRL_ZSize(1) <= NlwRenamedSig_OI_PG_CTRL_ZSize(1);
  PG_CTRL_ZSize(0) <= NlwRenamedSig_OI_PG_CTRL_ZSize(0);
  PG_CTRL_IMGSIZE(19) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(19);
  PG_CTRL_IMGSIZE(18) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(18);
  PG_CTRL_IMGSIZE(17) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(17);
  PG_CTRL_IMGSIZE(16) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(16);
  PG_CTRL_IMGSIZE(15) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(15);
  PG_CTRL_IMGSIZE(14) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(14);
  PG_CTRL_IMGSIZE(13) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(13);
  PG_CTRL_IMGSIZE(12) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(12);
  PG_CTRL_IMGSIZE(11) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(11);
  PG_CTRL_IMGSIZE(10) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(10);
  PG_CTRL_IMGSIZE(9) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(9);
  PG_CTRL_IMGSIZE(8) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(8);
  PG_CTRL_IMGSIZE(7) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(7);
  PG_CTRL_IMGSIZE(6) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(6);
  PG_CTRL_IMGSIZE(5) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(5);
  PG_CTRL_IMGSIZE(4) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(4);
  PG_CTRL_IMGSIZE(3) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(3);
  PG_CTRL_IMGSIZE(2) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(2);
  PG_CTRL_IMGSIZE(1) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(1);
  PG_CTRL_IMGSIZE(0) <= NlwRenamedSig_OI_PG_CTRL_IMGSIZE(0);
  PG_CTRL_ROM_Z_START(15) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(15);
  PG_CTRL_ROM_Z_START(14) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(14);
  PG_CTRL_ROM_Z_START(13) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(13);
  PG_CTRL_ROM_Z_START(12) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(12);
  PG_CTRL_ROM_Z_START(11) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(11);
  PG_CTRL_ROM_Z_START(10) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(10);
  PG_CTRL_ROM_Z_START(9) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(9);
  PG_CTRL_ROM_Z_START(8) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(8);
  PG_CTRL_ROM_Z_START(7) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(7);
  PG_CTRL_ROM_Z_START(6) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(6);
  PG_CTRL_ROM_Z_START(5) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(5);
  PG_CTRL_ROM_Z_START(4) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(4);
  PG_CTRL_ROM_Z_START(3) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(3);
  PG_CTRL_ROM_Z_START(2) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(2);
  PG_CTRL_ROM_Z_START(1) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(1);
  PG_CTRL_ROM_Z_START(0) <= NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(0);
  PG_CTRL_DiagSize(15) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(15);
  PG_CTRL_DiagSize(14) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(14);
  PG_CTRL_DiagSize(13) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(13);
  PG_CTRL_DiagSize(12) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(12);
  PG_CTRL_DiagSize(11) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(11);
  PG_CTRL_DiagSize(10) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(10);
  PG_CTRL_DiagSize(9) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(9);
  PG_CTRL_DiagSize(8) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(8);
  PG_CTRL_DiagSize(7) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(7);
  PG_CTRL_DiagSize(6) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(6);
  PG_CTRL_DiagSize(5) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(5);
  PG_CTRL_DiagSize(4) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(4);
  PG_CTRL_DiagSize(3) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(3);
  PG_CTRL_DiagSize(2) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(2);
  PG_CTRL_DiagSize(1) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(1);
  PG_CTRL_DiagSize(0) <= NlwRenamedSig_OI_PG_CTRL_DiagSize(0);
  PG_CTRL_TagSize(7) <= NlwRenamedSig_OI_PG_CTRL_TagSize(7);
  PG_CTRL_TagSize(6) <= NlwRenamedSig_OI_PG_CTRL_TagSize(6);
  PG_CTRL_TagSize(5) <= NlwRenamedSig_OI_PG_CTRL_TagSize(5);
  PG_CTRL_TagSize(4) <= NlwRenamedSig_OI_PG_CTRL_TagSize(4);
  PG_CTRL_TagSize(3) <= NlwRenamedSig_OI_PG_CTRL_TagSize(3);
  PG_CTRL_TagSize(2) <= NlwRenamedSig_OI_PG_CTRL_TagSize(2);
  PG_CTRL_TagSize(1) <= NlwRenamedSig_OI_PG_CTRL_TagSize(1);
  PG_CTRL_TagSize(0) <= NlwRenamedSig_OI_PG_CTRL_TagSize(0);
  PG_CTRL_ROM_INIT_INDEX(15) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(15);
  PG_CTRL_ROM_INIT_INDEX(14) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(14);
  PG_CTRL_ROM_INIT_INDEX(13) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(13);
  PG_CTRL_ROM_INIT_INDEX(12) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(12);
  PG_CTRL_ROM_INIT_INDEX(11) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(11);
  PG_CTRL_ROM_INIT_INDEX(10) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(10);
  PG_CTRL_ROM_INIT_INDEX(9) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(9);
  PG_CTRL_ROM_INIT_INDEX(8) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(8);
  PG_CTRL_ROM_INIT_INDEX(7) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(7);
  PG_CTRL_ROM_INIT_INDEX(6) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(6);
  PG_CTRL_ROM_INIT_INDEX(5) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(5);
  PG_CTRL_ROM_INIT_INDEX(4) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(4);
  PG_CTRL_ROM_INIT_INDEX(3) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(3);
  PG_CTRL_ROM_INIT_INDEX(2) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(2);
  PG_CTRL_ROM_INIT_INDEX(1) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(1);
  PG_CTRL_ROM_INIT_INDEX(0) <= NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(0);
  PG_CTRL_DiagMode(3) <= NlwRenamedSig_OI_PG_CTRL_DiagMode(3);
  PG_CTRL_DiagMode(2) <= NlwRenamedSig_OI_PG_CTRL_DiagMode(2);
  PG_CTRL_DiagMode(1) <= NlwRenamedSig_OI_PG_CTRL_DiagMode(1);
  PG_CTRL_DiagMode(0) <= NlwRenamedSig_OI_PG_CTRL_DiagMode(0);
  Cfg_IMGSIZE_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(13)
    );
  Cfg_PayloadSize_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(7)
    );
  Cfg_ImagePause_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(0)
    );
  Cfg_ImagePause_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(1)
    );
  Cfg_ImagePause_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(2)
    );
  Cfg_ImagePause_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(3)
    );
  Cfg_ImagePause_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(4)
    );
  Cfg_ImagePause_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(5)
    );
  Cfg_ImagePause_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(6)
    );
  Cfg_ImagePause_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(7)
    );
  Cfg_ImagePause_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(8)
    );
  Cfg_ImagePause_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(9)
    );
  Cfg_ImagePause_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(10)
    );
  Cfg_ImagePause_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(11)
    );
  Cfg_ImagePause_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(12)
    );
  Cfg_ImagePause_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(13)
    );
  Cfg_ImagePause_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(14)
    );
  Cfg_ImagePause_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_ImagePause_not0001,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_ImagePause(15)
    );
  Cfg_IMGSIZE_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(2)
    );
  Cfg_PayloadSize_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(8)
    );
  Cfg_IMGSIZE_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(14)
    );
  Cfg_PayloadSize_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(9)
    );
  Cfg_IMGSIZE_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(3)
    );
  Cfg_IMGSIZE_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(15)
    );
  Cfg_IMGSIZE_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(5)
    );
  Cfg_IMGSIZE_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(4)
    );
  Cfg_IMGSIZE_16 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_16_not0001_3935,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(16)
    );
  Cfg_PayloadSize_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(10)
    );
  Cfg_IMGSIZE_17 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_16_not0001_3935,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(17)
    );
  Cfg_IMGSIZE_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(6)
    );
  Cfg_PayloadSize_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(11)
    );
  Cfg_IMGSIZE_18 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_16_not0001_3935,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(18)
    );
  Cfg_IMGSIZE_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(7)
    );
  Cfg_IMGSIZE_19 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_16_not0001_3935,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(19)
    );
  Cfg_IMGSIZE_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(8)
    );
  Cfg_TagSize_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(0)
    );
  Cfg_TagSize_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(1)
    );
  Cfg_TagSize_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(2)
    );
  Cfg_TagSize_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(3)
    );
  Cfg_TagSize_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(4)
    );
  Cfg_TagSize_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(5)
    );
  Cfg_TagSize_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(6)
    );
  Cfg_TagSize_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_TagSize_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_TagSize(7)
    );
  Cfg_PayloadSize_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(12)
    );
  Cfg_IMGSIZE_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(9)
    );
  Cfg_PayloadSize_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(13)
    );
  Cfg_PayloadSize_20 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_3937,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(20)
    );
  Cfg_YSize_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(0)
    );
  Cfg_YSize_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(1)
    );
  Cfg_YSize_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(2)
    );
  Cfg_YSize_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(3)
    );
  Cfg_YSize_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(4)
    );
  Cfg_YSize_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(5)
    );
  Cfg_YSize_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(6)
    );
  Cfg_YSize_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(7)
    );
  Cfg_YSize_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0001,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(8)
    );
  Cfg_YSize_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_YSize_not0001,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_YSize(9)
    );
  Cfg_PayloadSize_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(14)
    );
  Cfg_PayloadSize_16 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_3937,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(16)
    );
  Cfg_PayloadSize_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(15)
    );
  Cfg_PayloadSize_21 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_3937,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(21)
    );
  Cfg_PayloadSize_23 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_3937,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(23)
    );
  Cfg_PayloadSize_22 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_3937,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(22)
    );
  Cfg_PayloadSize_17 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_3937,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(17)
    );
  Cfg_PayloadSize_19 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_3937,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(19)
    );
  Cfg_PayloadSize_18 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_20_not0001_3937,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(18)
    );
  Cfg_ROM_INIT_INDEX_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(0)
    );
  Cfg_ROM_INIT_INDEX_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(1)
    );
  Cfg_ROM_INIT_INDEX_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(2)
    );
  Cfg_ROM_INIT_INDEX_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(3)
    );
  Cfg_ROM_INIT_INDEX_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(4)
    );
  Cfg_ROM_INIT_INDEX_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(5)
    );
  Cfg_ROM_INIT_INDEX_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(6)
    );
  Cfg_ROM_INIT_INDEX_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(7)
    );
  Cfg_ROM_INIT_INDEX_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(8)
    );
  Cfg_ROM_INIT_INDEX_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(9)
    );
  Cfg_ROM_INIT_INDEX_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(10)
    );
  Cfg_ROM_INIT_INDEX_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(11)
    );
  Cfg_ROM_INIT_INDEX_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(12)
    );
  Cfg_ROM_INIT_INDEX_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(13)
    );
  Cfg_ROM_INIT_INDEX_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(14)
    );
  Cfg_ROM_INIT_INDEX_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_INIT_INDEX_not0001,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(15)
    );
  DiagMode_from_ppc_0 : FDE
    port map (
      C => CLK,
      CE => DiagMode_from_ppc_not0001,
      D => WB_MOSI_DAT(0),
      Q => DiagMode_from_ppc(0)
    );
  DiagMode_from_ppc_1 : FDE
    port map (
      C => CLK,
      CE => DiagMode_from_ppc_not0001,
      D => WB_MOSI_DAT(1),
      Q => DiagMode_from_ppc(1)
    );
  DiagMode_from_ppc_2 : FDE
    port map (
      C => CLK,
      CE => DiagMode_from_ppc_not0001,
      D => WB_MOSI_DAT(2),
      Q => DiagMode_from_ppc(2)
    );
  DiagMode_from_ppc_3 : FDE
    port map (
      C => CLK,
      CE => DiagMode_from_ppc_not0001,
      D => WB_MOSI_DAT(3),
      Q => DiagMode_from_ppc(3)
    );
  Config_1 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(1),
      Q => Config_0_1(1)
    );
  Cfg_DiagSize_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(0)
    );
  Cfg_DiagSize_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(1)
    );
  Cfg_DiagSize_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(2)
    );
  Cfg_DiagSize_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(3)
    );
  Cfg_DiagSize_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(4)
    );
  Cfg_DiagSize_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(5)
    );
  Cfg_DiagSize_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(6)
    );
  Cfg_DiagSize_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(7)
    );
  Cfg_DiagSize_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(8)
    );
  Cfg_DiagSize_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(9)
    );
  Cfg_DiagSize_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(10)
    );
  Cfg_DiagSize_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(11)
    );
  Cfg_DiagSize_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(12)
    );
  Cfg_DiagSize_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(13)
    );
  Cfg_DiagSize_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(14)
    );
  Cfg_DiagSize_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_DiagSize_not0001,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_DiagSize(15)
    );
  Cfg_ZSize_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(11)
    );
  Cfg_ZSize_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(10)
    );
  Config_2 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(2),
      Q => Config_0_1(2)
    );
  Config_3 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(3),
      Q => Config_0_1(3)
    );
  Cfg_ZSize_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(0)
    );
  Cfg_ZSize_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(12)
    );
  Config_4 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(4),
      Q => Config_0_1(4)
    );
  Config_5 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(5),
      Q => Config_0_1(5)
    );
  Cfg_ZSize_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(13)
    );
  Cfg_ZSize_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(1)
    );
  Config_6 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(6),
      Q => Config_0_1(6)
    );
  Cfg_ZSize_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(14)
    );
  Cfg_ZSize_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(2)
    );
  Cfg_ZSize_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(15)
    );
  WB_MISO_ACK_3633 : FD
    port map (
      C => CLK,
      D => WB_MOSI_STB,
      Q => WB_MISO_ACK
    );
  Cfg_ZSize_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(3)
    );
  Config_7 : FDE
    port map (
      C => CLK,
      CE => Config_1_not0001,
      D => WB_MOSI_DAT(7),
      Q => Config_0_1(7)
    );
  Cfg_ZSize_20 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_3946,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(20)
    );
  Cfg_ZSize_16 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_3946,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(16)
    );
  Cfg_ZSize_21 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_3946,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(21)
    );
  Cfg_ZSize_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(4)
    );
  Cfg_ZSize_22 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_3946,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(22)
    );
  Cfg_PayloadSize_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(0)
    );
  Control_1 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_3960,
      D => WB_MOSI_DAT(1),
      Q => Control(1)
    );
  Cfg_PayloadSize_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(1)
    );
  Cfg_ZSize_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(5)
    );
  Cfg_ZSize_17 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_3946,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(17)
    );
  Control_2 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_3960,
      D => WB_MOSI_DAT(2),
      Q => Control(2)
    );
  Cfg_ZSize_23 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_3946,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(23)
    );
  Cfg_ZSize_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(6)
    );
  Cfg_ZSize_18 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_3946,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(18)
    );
  Cfg_ZSize_19 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_20_not0001_3946,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(19)
    );
  Cfg_PayloadSize_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(2)
    );
  Control_3 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_3960,
      D => WB_MOSI_DAT(3),
      Q => Control(3)
    );
  Cfg_PayloadSize_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(3)
    );
  Cfg_ZSize_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(7)
    );
  Cfg_ROM_Z_START_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(0)
    );
  Cfg_ROM_Z_START_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(1)
    );
  Cfg_ROM_Z_START_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(2)
    );
  Cfg_ROM_Z_START_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(3)
    );
  Cfg_ROM_Z_START_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(4)
    );
  Cfg_ROM_Z_START_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(5)
    );
  Cfg_ROM_Z_START_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(6)
    );
  Cfg_ROM_Z_START_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(7)
    );
  Cfg_ROM_Z_START_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(8)
    );
  Cfg_ROM_Z_START_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(9)
    );
  Cfg_ROM_Z_START_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(10)
    );
  Cfg_ROM_Z_START_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(11)
    );
  Cfg_ROM_Z_START_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(12)
    );
  Cfg_ROM_Z_START_13 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(13),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(13)
    );
  Cfg_ROM_Z_START_14 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(14),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(14)
    );
  Cfg_ROM_Z_START_15 : FDE
    port map (
      C => CLK,
      CE => Cfg_ROM_Z_START_not0001,
      D => WB_MOSI_DAT(15),
      Q => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(15)
    );
  Cfg_IMGSIZE_10 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(10),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(10)
    );
  Control_4 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_3960,
      D => WB_MOSI_DAT(4),
      Q => Control(4)
    );
  Cfg_ZSize_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(8)
    );
  Cfg_ZSize_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_ZSize_10_not0001,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_ZSize(9)
    );
  Cfg_PayloadSize_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(4)
    );
  Control_5 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_3960,
      D => WB_MOSI_DAT(5),
      Q => Control(5)
    );
  Cfg_IMGSIZE_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(0)
    );
  Cfg_IMGSIZE_11 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(11),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(11)
    );
  Cfg_PayloadSize_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(5)
    );
  Cfg_PayloadSize_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_PayloadSize_7_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_PayloadSize(6)
    );
  Control_6 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_3960,
      D => WB_MOSI_DAT(6),
      Q => Control(6)
    );
  Cfg_IMGSIZE_12 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(12),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(12)
    );
  Cfg_IMGSIZE_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_IMGSIZE_13_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(1)
    );
  Cfg_XSize_0 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0001,
      D => WB_MOSI_DAT(0),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(0)
    );
  Cfg_XSize_1 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0001,
      D => WB_MOSI_DAT(1),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(1)
    );
  Cfg_XSize_2 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0001,
      D => WB_MOSI_DAT(2),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(2)
    );
  Cfg_XSize_3 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0001,
      D => WB_MOSI_DAT(3),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(3)
    );
  Cfg_XSize_4 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0001,
      D => WB_MOSI_DAT(4),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(4)
    );
  Cfg_XSize_5 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0001,
      D => WB_MOSI_DAT(5),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(5)
    );
  Cfg_XSize_6 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0001,
      D => WB_MOSI_DAT(6),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(6)
    );
  Cfg_XSize_7 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0001,
      D => WB_MOSI_DAT(7),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(7)
    );
  Cfg_XSize_8 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0001,
      D => WB_MOSI_DAT(8),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(8)
    );
  Cfg_XSize_9 : FDE
    port map (
      C => CLK,
      CE => Cfg_XSize_not0001,
      D => WB_MOSI_DAT(9),
      Q => NlwRenamedSig_OI_PG_CTRL_XSize(9)
    );
  Control_7 : FDE
    port map (
      C => CLK,
      CE => Control_1_not0001_3960,
      D => WB_MOSI_DAT(7),
      Q => Control(7)
    );
  Cfg_Trig : FDR
    port map (
      C => CLK,
      D => Cfg_Trig_mux0001,
      R => sreset,
      Q => NlwRenamedSig_OI_PG_CTRL_Trig
    );
  Last_KERNEL_DONE : FDS
    port map (
      C => CLK,
      D => KERNEL_DONE,
      S => sreset,
      Q => Last_KERNEL_DONE_3974
    );
  Config_0 : FDRE
    port map (
      C => CLK,
      CE => Config_0_not0001,
      D => WB_MOSI_DAT(0),
      R => sreset,
      Q => Config_0_1(0)
    );
  Control_0 : FDRE
    port map (
      C => CLK,
      CE => Control_0_not0001_3958,
      D => WB_MOSI_DAT(0),
      R => sreset,
      Q => Control(0)
    );
  WSHB_Interface_SM_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => WSHB_Interface_SM_FSM_FFd1_In_4392,
      R => sreset,
      Q => WSHB_Interface_SM_FSM_FFd1_4391
    );
  WSHB_Interface_SM_FSM_FFd2 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => WSHB_Interface_SM_FSM_FFd2_In,
      S => sreset,
      Q => WSHB_Interface_SM_FSM_FFd2_4393
    );
  sync_RST : sync_reset_INST_1
    port map (
      CLK => CLK,
      SRESET => sreset,
      ARESET => ARESET
    );
  WSHB_Interface_SM_FSM_FFd2_In1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => WSHB_Interface_SM_FSM_FFd2_4393,
      I1 => Control(0),
      I2 => WSHB_Interface_SM_FSM_FFd1_4391,
      O => WSHB_Interface_SM_FSM_FFd2_In
    );
  Cfg_Trig_mux00011 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => WSHB_Interface_SM_FSM_FFd2_4393,
      I1 => Control(0),
      I2 => NlwRenamedSig_OI_PG_CTRL_Trig,
      I3 => WSHB_Interface_SM_FSM_FFd1_4391,
      O => Cfg_Trig_mux0001
    );
  WSHB_Interface_SM_FSM_FFd1_In_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => WSHB_Interface_SM_FSM_FFd2_4393,
      I1 => Last_KERNEL_DONE_3974,
      O => N01
    );
  WSHB_Interface_SM_FSM_FFd1_In : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => KERNEL_DONE,
      I1 => WSHB_Interface_SM_FSM_FFd1_4391,
      I2 => N01,
      I3 => Control(0),
      O => WSHB_Interface_SM_FSM_FFd1_In_4392
    );
  Control_1_not0001_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => WB_MOSI_ADR(5),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MOSI_ADR(3),
      I3 => WB_MOSI_ADR(0),
      O => N4
    );
  Control_1_not0001 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => N11,
      I1 => sreset,
      I2 => N21,
      I3 => N4,
      O => Control_1_not0001_3960
    );
  Config_0_not00011 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => WB_MISO_DAT_cmp_eq0023,
      I1 => WB_MOSI_ADR(5),
      I2 => N21,
      O => Config_0_not0001
    );
  Config_0_and000021 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(2),
      I2 => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_cmp_eq0023
    );
  Config_1_not00011 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MISO_DAT_cmp_eq0023,
      I1 => N21,
      I2 => sreset,
      I3 => WB_MOSI_ADR(5),
      O => Config_1_not0001
    );
  Cfg_ROM_INIT_INDEX_not00011 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(2),
      I2 => N10,
      I3 => N1,
      O => Cfg_ROM_INIT_INDEX_not0001
    );
  WB_MISO_DAT_cmp_eq00201 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(2),
      I2 => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_cmp_eq0020
    );
  WB_MISO_DAT_and00001 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => WB_MOSI_ADR(5),
      I1 => WB_MOSI_ADR(6),
      I2 => WB_MOSI_ADR(7),
      O => WB_MISO_DAT_and0000
    );
  Cfg_IMGSIZE_13_not000111 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MOSI_ADR(4),
      O => N10
    );
  WB_MISO_DAT_mux0001_15_21 : LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => N11,
      I2 => WB_MOSI_ADR(4),
      I3 => WB_MISO_DAT_and0000,
      O => WB_MISO_DAT_mux0001_12_7
    );
  WB_MISO_DAT_mux0001_5_19 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagSize(10),
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(10),
      O => WB_MISO_DAT_mux0001_5_19_4329
    );
  WB_MISO_DAT_mux0001_4_19 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagSize(11),
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(11),
      O => WB_MISO_DAT_mux0001_4_19_4325
    );
  WB_MISO_DAT_mux0001_3_19 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagSize(12),
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(12),
      O => WB_MISO_DAT_mux0001_3_19_4321
    );
  WB_MISO_DAT_mux0001_2_19 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagSize(13),
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(13),
      O => WB_MISO_DAT_mux0001_2_19_4317
    );
  WB_MISO_DAT_mux0001_1_19 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagSize(14),
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(14),
      O => WB_MISO_DAT_mux0001_1_19_4313
    );
  WB_MISO_DAT_mux0001_0_59 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(15),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(15),
      O => WB_MISO_DAT_mux0001_0_59_4244
    );
  Cfg_FrameType_mux0000_5_111 : LUT4
    generic map(
      INIT => X"FBF9"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_DiagMode(2),
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagMode(1),
      I2 => DiagMode_from_ppc(3),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagMode(0),
      O => N0
    );
  Cfg_FrameType_mux0000_5_1_SW0 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => DiagMode_from_ppc(3),
      I1 => DiagMode_from_ppc(1),
      I2 => DiagMode_from_ppc(2),
      I3 => DiagMode_from_ppc(0),
      O => N12
    );
  WB_MISO_DAT_mux0001_7_14 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_7,
      I1 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(8),
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => WB_MISO_DAT_mux0001_7_10_4339,
      O => WB_MISO_DAT_mux0001_7_14_4340
    );
  WB_MISO_DAT_mux0001_7_23 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(8),
      I1 => WB_MISO_DAT_cmp_eq0019,
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(8),
      I3 => WB_MISO_DAT_cmp_eq0020,
      O => WB_MISO_DAT_mux0001_7_23_4341
    );
  WB_MISO_DAT_mux0001_7_43 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_XSize(8),
      I2 => WB_MOSI_ADR(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(8),
      O => WB_MISO_DAT_mux0001_7_43_4343
    );
  WB_MISO_DAT_mux0001_6_14 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_7,
      I1 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(9),
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => WB_MISO_DAT_mux0001_6_10_4333,
      O => WB_MISO_DAT_mux0001_6_14_4334
    );
  WB_MISO_DAT_mux0001_6_23 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(9),
      I1 => WB_MISO_DAT_cmp_eq0019,
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(9),
      I3 => WB_MISO_DAT_cmp_eq0020,
      O => WB_MISO_DAT_mux0001_6_23_4335
    );
  WB_MISO_DAT_mux0001_6_43 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_XSize(9),
      I2 => WB_MOSI_ADR(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(9),
      O => WB_MISO_DAT_mux0001_6_43_4337
    );
  WB_MISO_DAT_cmp_eq00241 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MOSI_ADR(0),
      I3 => N11,
      O => WB_MISO_DAT_cmp_eq0024
    );
  WB_MISO_DAT_or000111 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(2),
      O => N11
    );
  Cfg_ZSize_20_not0001111 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      O => N24
    );
  Cfg_IMGSIZE_13_not000121 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(1),
      O => N22
    );
  WB_MISO_DAT_cmp_eq001211 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MOSI_ADR(2),
      O => N7
    );
  WB_MISO_DAT_cmp_eq000911 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(2),
      I2 => WB_MOSI_ADR(0),
      O => N6
    );
  WB_MISO_DAT_mux0001_11_10 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => N7,
      I1 => NlwRenamedSig_OI_PG_CTRL_XSize(4),
      I2 => WB_MOSI_ADR(3),
      I3 => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_11_10_4258
    );
  WB_MISO_DAT_mux0001_11_22 : LUT4
    generic map(
      INIT => X"FFD5"
    )
    port map (
      I0 => WB_MISO_DAT_and0000,
      I1 => Control(4),
      I2 => WB_MISO_DAT_cmp_eq0024,
      I3 => WB_MISO_DAT_mux0001_11_10_4258,
      O => WB_MISO_DAT_mux0001_11_22_4267
    );
  WB_MISO_DAT_mux0001_11_45 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(0),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(20),
      I3 => WB_MOSI_ADR(4),
      O => WB_MISO_DAT_mux0001_11_45_4268
    );
  WB_MISO_DAT_mux0001_11_120 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_11_22_4267,
      I1 => WB_MISO_DAT_mux0001_11_56_4269,
      I2 => WB_MISO_DAT_mux0001_11_109_4259,
      O => WB_MISO_DAT_mux0001_11_120_4260
    );
  WB_MISO_DAT_mux0001_11_161 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(4),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(4),
      O => WB_MISO_DAT_mux0001_11_161_4264
    );
  WB_MISO_DAT_mux0001_11_174 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N6,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_TagSize(4),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(4),
      O => WB_MISO_DAT_mux0001_11_174_4265
    );
  WB_MISO_DAT_mux0001_11_199 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MISO_DAT_mux0001_11_145,
      I2 => WB_MISO_DAT_mux0001_11_161_4264,
      I3 => WB_MISO_DAT_mux0001_11_174_4265,
      O => WB_MISO_DAT_mux0001_11_199_4266
    );
  WB_MISO_DAT_mux0001_10_10 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => N7,
      I1 => NlwRenamedSig_OI_PG_CTRL_XSize(5),
      I2 => WB_MOSI_ADR(3),
      I3 => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_10_10_4246
    );
  WB_MISO_DAT_mux0001_10_22 : LUT4
    generic map(
      INIT => X"FFD5"
    )
    port map (
      I0 => WB_MISO_DAT_and0000,
      I1 => Control(5),
      I2 => WB_MISO_DAT_cmp_eq0024,
      I3 => WB_MISO_DAT_mux0001_10_10_4246,
      O => WB_MISO_DAT_mux0001_10_22_4255
    );
  WB_MISO_DAT_mux0001_10_45 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(0),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(21),
      I3 => WB_MOSI_ADR(4),
      O => WB_MISO_DAT_mux0001_10_45_4256
    );
  WB_MISO_DAT_mux0001_10_120 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_10_22_4255,
      I1 => WB_MISO_DAT_mux0001_10_56_4257,
      I2 => WB_MISO_DAT_mux0001_10_109_4247,
      O => WB_MISO_DAT_mux0001_10_120_4248
    );
  WB_MISO_DAT_mux0001_10_161 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(5),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(5),
      O => WB_MISO_DAT_mux0001_10_161_4252
    );
  WB_MISO_DAT_mux0001_10_174 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N6,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_TagSize(5),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(5),
      O => WB_MISO_DAT_mux0001_10_174_4253
    );
  WB_MISO_DAT_mux0001_10_199 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MISO_DAT_mux0001_10_145,
      I2 => WB_MISO_DAT_mux0001_10_161_4252,
      I3 => WB_MISO_DAT_mux0001_10_174_4253,
      O => WB_MISO_DAT_mux0001_10_199_4254
    );
  WB_MISO_DAT_mux0001_9_10 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => N7,
      I1 => NlwRenamedSig_OI_PG_CTRL_XSize(6),
      I2 => WB_MOSI_ADR(1),
      I3 => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_9_10_4355
    );
  WB_MISO_DAT_mux0001_9_20 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(6),
      I1 => WB_MISO_DAT_cmp_eq0019,
      I2 => Control(6),
      I3 => WB_MISO_DAT_cmp_eq0024,
      O => WB_MISO_DAT_mux0001_9_20_4361
    );
  WB_MISO_DAT_mux0001_9_42 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(6),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(6),
      O => WB_MISO_DAT_mux0001_9_42_4362
    );
  WB_MISO_DAT_mux0001_9_53 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => N22,
      I1 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(22),
      I2 => WB_MOSI_ADR(0),
      I3 => WB_MOSI_ADR(4),
      O => WB_MISO_DAT_mux0001_9_53_4363
    );
  WB_MISO_DAT_mux0001_9_76 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N6,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_TagSize(6),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(6),
      O => WB_MISO_DAT_mux0001_9_76_4364
    );
  WB_MISO_DAT_mux0001_9_116 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_PG_CTRL_ZSize(6),
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_YSize(6),
      O => WB_MISO_DAT_mux0001_9_116_4357
    );
  WB_MISO_DAT_mux0001_9_130 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(4),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(22),
      I3 => WB_MOSI_ADR(0),
      O => WB_MISO_DAT_mux0001_9_130_4358
    );
  WB_MISO_DAT_mux0001_8_10 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => N7,
      I1 => NlwRenamedSig_OI_PG_CTRL_XSize(7),
      I2 => WB_MOSI_ADR(1),
      I3 => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_8_10_4345
    );
  WB_MISO_DAT_mux0001_8_20 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(7),
      I1 => WB_MISO_DAT_cmp_eq0019,
      I2 => Control(7),
      I3 => WB_MISO_DAT_cmp_eq0024,
      O => WB_MISO_DAT_mux0001_8_20_4351
    );
  WB_MISO_DAT_mux0001_8_42 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(7),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(7),
      O => WB_MISO_DAT_mux0001_8_42_4352
    );
  WB_MISO_DAT_mux0001_8_53 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => N22,
      I1 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(23),
      I2 => WB_MOSI_ADR(0),
      I3 => WB_MOSI_ADR(4),
      O => WB_MISO_DAT_mux0001_8_53_4353
    );
  WB_MISO_DAT_mux0001_8_76 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N6,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_TagSize(7),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(7),
      O => WB_MISO_DAT_mux0001_8_76_4354
    );
  WB_MISO_DAT_mux0001_8_116 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => NlwRenamedSig_OI_PG_CTRL_ZSize(7),
      I2 => N7,
      I3 => NlwRenamedSig_OI_PG_CTRL_YSize(7),
      O => WB_MISO_DAT_mux0001_8_116_4347
    );
  WB_MISO_DAT_mux0001_8_130 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(4),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(23),
      I3 => WB_MOSI_ADR(0),
      O => WB_MISO_DAT_mux0001_8_130_4348
    );
  Cfg_DiagSize_not000121 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => N1,
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MOSI_ADR(0),
      O => N8
    );
  Cfg_DiagSize_not000112 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => sreset,
      I1 => WB_MOSI_ADR(5),
      I2 => N21,
      O => N1
    );
  Cfg_YSize_not00011 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MOSI_ADR(2),
      I3 => N8,
      O => Cfg_YSize_not0001
    );
  Cfg_XSize_not00011 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => N8,
      I2 => WB_MOSI_ADR(1),
      I3 => WB_MOSI_ADR(3),
      O => Cfg_XSize_not0001
    );
  Cfg_DiagSize_not0001111 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_STB,
      I1 => WB_MOSI_WE,
      I2 => WB_MOSI_ADR(6),
      I3 => WB_MOSI_ADR(7),
      O => N21
    );
  WB_MISO_DAT_mux0001_15_36 : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(16),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(16),
      O => WB_MISO_DAT_mux0001_15_36_4311
    );
  WB_MISO_DAT_mux0001_15_52 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Control(0),
      I1 => WB_MISO_DAT_cmp_eq0024,
      I2 => WB_MISO_DAT_mux0001_15_36_4311,
      I3 => WB_MISO_DAT_mux0001_12_36,
      O => WB_MISO_DAT_mux0001_15_52_4312
    );
  WB_MISO_DAT_mux0001_15_172 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_15_14_4303,
      I1 => WB_MISO_DAT_mux0001_15_52_4312,
      I2 => WB_MISO_DAT_mux0001_15_106_4302,
      I3 => WB_MISO_DAT_mux0001_15_148_4304,
      O => WB_MISO_DAT_mux0001_15_172_4305
    );
  WB_MISO_DAT_mux0001_15_201 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => DiagMode_from_ppc(0),
      I1 => WB_MOSI_ADR(3),
      I2 => Config_0_1(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_TagSize(0),
      O => WB_MISO_DAT_mux0001_15_201_4307
    );
  WB_MISO_DAT_mux0001_15_226 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MISO_DAT_mux0001_15_201_4307,
      I3 => WB_MISO_DAT_mux0001_15_186_4306,
      O => WB_MISO_DAT_mux0001_15_226_4308
    );
  WB_MISO_DAT_mux0001_14_33 : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(17),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(17),
      O => WB_MISO_DAT_mux0001_14_33_4299
    );
  WB_MISO_DAT_mux0001_14_157 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_14_49_4300,
      I1 => WB_MISO_DAT_mux0001_14_91_4301,
      I2 => WB_MISO_DAT_mux0001_14_146_4292,
      O => WB_MISO_DAT_mux0001_14_157_4293
    );
  WB_MISO_DAT_mux0001_14_187 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagMode(1),
      I2 => WB_MOSI_ADR(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_TagSize(1),
      O => WB_MISO_DAT_mux0001_14_187_4295
    );
  WB_MISO_DAT_mux0001_14_217 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MISO_DAT_mux0001_14_172_4294,
      I2 => WB_MISO_DAT_mux0001_14_214_4296,
      I3 => WB_MISO_DAT_mux0001_14_187_4295,
      O => WB_MISO_DAT_mux0001_14_217_4297
    );
  WB_MISO_DAT_mux0001_13_33 : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(18),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(18),
      O => WB_MISO_DAT_mux0001_13_33_4289
    );
  WB_MISO_DAT_mux0001_13_157 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_13_49_4290,
      I1 => WB_MISO_DAT_mux0001_13_91_4291,
      I2 => WB_MISO_DAT_mux0001_13_146_4282,
      O => WB_MISO_DAT_mux0001_13_157_4283
    );
  WB_MISO_DAT_mux0001_13_187 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagMode(2),
      I2 => WB_MOSI_ADR(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_TagSize(2),
      O => WB_MISO_DAT_mux0001_13_187_4285
    );
  WB_MISO_DAT_mux0001_13_217 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MISO_DAT_mux0001_13_172_4284,
      I2 => WB_MISO_DAT_mux0001_13_214_4286,
      I3 => WB_MISO_DAT_mux0001_13_187_4285,
      O => WB_MISO_DAT_mux0001_13_217_4287
    );
  WB_MISO_DAT_mux0001_12_33 : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(19),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(19),
      O => WB_MISO_DAT_mux0001_12_33_4277
    );
  WB_MISO_DAT_mux0001_12_157 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_49_4279,
      I1 => WB_MISO_DAT_mux0001_12_91_4281,
      I2 => WB_MISO_DAT_mux0001_12_146_4270,
      O => WB_MISO_DAT_mux0001_12_157_4271
    );
  WB_MISO_DAT_mux0001_12_187 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_DiagMode(3),
      I2 => WB_MOSI_ADR(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_TagSize(3),
      O => WB_MISO_DAT_mux0001_12_187_4273
    );
  WB_MISO_DAT_mux0001_12_217 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MISO_DAT_mux0001_12_172_4272,
      I2 => WB_MISO_DAT_mux0001_12_214_4274,
      I3 => WB_MISO_DAT_mux0001_12_187_4273,
      O => WB_MISO_DAT_mux0001_12_217_4275
    );
  Cfg_DiagMode_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => DiagMode_from_ppc(3),
      I1 => Config_0_1(0),
      O => NlwRenamedSig_OI_PG_CTRL_DiagMode(3)
    );
  Cfg_DiagMode_2_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => DiagMode_from_ppc(2),
      I1 => Config_0_1(0),
      O => NlwRenamedSig_OI_PG_CTRL_DiagMode(2)
    );
  Cfg_DiagMode_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => DiagMode_from_ppc(1),
      I1 => Config_0_1(0),
      O => NlwRenamedSig_OI_PG_CTRL_DiagMode(1)
    );
  Cfg_DiagMode_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => DiagMode_from_ppc(0),
      I1 => Config_0_1(0),
      O => NlwRenamedSig_OI_PG_CTRL_DiagMode(0)
    );
  WB_MISO_DAT_0 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_15_260_4310,
      S => WB_MISO_DAT_mux0001_15_172_4305,
      Q => WB_MISO_DAT(0)
    );
  WB_MISO_DAT_1 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_14_246,
      S => WB_MISO_DAT_mux0001_14_157_4293,
      Q => WB_MISO_DAT(1)
    );
  WB_MISO_DAT_2 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_13_246,
      S => WB_MISO_DAT_mux0001_13_157_4283,
      Q => WB_MISO_DAT(2)
    );
  WB_MISO_DAT_3 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_12_246,
      S => WB_MISO_DAT_mux0001_12_157_4271,
      Q => WB_MISO_DAT(3)
    );
  WB_MISO_DAT_4 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_11_199_4266,
      S => WB_MISO_DAT_mux0001_11_120_4260,
      Q => WB_MISO_DAT(4)
    );
  WB_MISO_DAT_5 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_10_199_4254,
      S => WB_MISO_DAT_mux0001_10_120_4248,
      Q => WB_MISO_DAT(5)
    );
  WB_MISO_DAT_6 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_9_179_4360,
      S => WB_MISO_DAT_mux0001_9_103_4356,
      Q => WB_MISO_DAT(6)
    );
  WB_MISO_DAT_7 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_8_179_4350,
      S => WB_MISO_DAT_mux0001_8_103_4346,
      Q => WB_MISO_DAT(7)
    );
  WB_MISO_DAT_8 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_7_78,
      S => WB_MISO_DAT_mux0001_7_14_4340,
      Q => WB_MISO_DAT(8)
    );
  WB_MISO_DAT_9 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_6_78,
      S => WB_MISO_DAT_mux0001_6_14_4334,
      Q => WB_MISO_DAT(9)
    );
  WB_MISO_DAT_10 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_5_56,
      S => WB_MISO_DAT_mux0001_5_26_4330,
      Q => WB_MISO_DAT(10)
    );
  WB_MISO_DAT_11 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_4_56,
      S => WB_MISO_DAT_mux0001_4_26_4326,
      Q => WB_MISO_DAT(11)
    );
  WB_MISO_DAT_12 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_3_56,
      S => WB_MISO_DAT_mux0001_3_26_4322,
      Q => WB_MISO_DAT(12)
    );
  WB_MISO_DAT_13 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_2_56,
      S => WB_MISO_DAT_mux0001_2_26_4318,
      Q => WB_MISO_DAT(13)
    );
  WB_MISO_DAT_14 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_1_56,
      S => WB_MISO_DAT_mux0001_1_26_4314,
      Q => WB_MISO_DAT(14)
    );
  WB_MISO_DAT_15 : FDS
    port map (
      C => CLK,
      D => WB_MISO_DAT_mux0001_0_82,
      S => WB_MISO_DAT_mux0001_0_15_4241,
      Q => WB_MISO_DAT(15)
    );
  Cfg_FrameType_0 : FDS
    port map (
      C => CLK,
      D => Cfg_FrameType_mux0000_7_11,
      S => Config_0_1(0),
      Q => NlwRenamedSig_OI_PG_CTRL_FrameType_0_Q
    );
  Cfg_FrameType_mux0000_7_111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_FrameType_0_Q,
      I1 => N0,
      O => Cfg_FrameType_mux0000_7_11
    );
  Cfg_FrameType_5 : FDS
    port map (
      C => CLK,
      D => Cfg_FrameType_mux0000_2_11,
      S => Config_0_1(0),
      Q => NlwRenamedSig_OI_PG_CTRL_FrameType_5_Q
    );
  Cfg_FrameType_mux0000_2_111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_FrameType_5_Q,
      I1 => N0,
      O => Cfg_FrameType_mux0000_2_11
    );
  Cfg_FrameType_6 : FDS
    port map (
      C => CLK,
      D => Cfg_FrameType_mux0000_1_11,
      S => Config_0_1(0),
      Q => NlwRenamedSig_OI_PG_CTRL_FrameType_6_Q
    );
  Cfg_FrameType_mux0000_1_111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_FrameType_6_Q,
      I1 => N0,
      O => Cfg_FrameType_mux0000_1_11
    );
  Cfg_FrameType_2 : FDRS
    port map (
      C => CLK,
      D => Cfg_FrameType_mux0000_5_111_3932,
      R => Config_0_1(0),
      S => N12,
      Q => NlwRenamedSig_OI_PG_CTRL_FrameType_2_Q
    );
  Cfg_FrameType_mux0000_5_112 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_FrameType_2_Q,
      I1 => N0,
      O => Cfg_FrameType_mux0000_5_111_3932
    );
  Status : FDRSE
    port map (
      C => CLK,
      CE => WSHB_Interface_SM_FSM_FFd2_4393,
      D => Status_mux000111,
      R => sreset,
      S => WSHB_Interface_SM_FSM_FFd1_4391,
      Q => Status_4216
    );
  WB_MISO_DAT_mux0001_0_821 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MISO_DAT_mux0001_0_45_4243,
      I2 => WB_MISO_DAT_mux0001_0_24_4242,
      I3 => WB_MISO_DAT_mux0001_0_59_4244,
      O => WB_MISO_DAT_mux0001_0_82
    );
  WB_MISO_DAT_mux0001_7_781 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N7,
      I1 => WB_MISO_DAT_mux0001_7_28_4342,
      I2 => WB_MISO_DAT_mux0001_7_23_4341,
      I3 => WB_MISO_DAT_mux0001_7_43_4343,
      O => WB_MISO_DAT_mux0001_7_78
    );
  WB_MISO_DAT_mux0001_6_781 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N7,
      I1 => WB_MISO_DAT_mux0001_6_28_4336,
      I2 => WB_MISO_DAT_mux0001_6_23_4335,
      I3 => WB_MISO_DAT_mux0001_6_43_4337,
      O => WB_MISO_DAT_mux0001_6_78
    );
  WB_MISO_DAT_mux0001_5_561_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => WB_MISO_DAT_cmp_eq0020,
      I1 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(10),
      I2 => WB_MISO_DAT_cmp_eq0019,
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(10),
      O => N14
    );
  WB_MISO_DAT_mux0001_5_561 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_5_42_4331,
      I1 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(10),
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => N14,
      O => WB_MISO_DAT_mux0001_5_56
    );
  WB_MISO_DAT_mux0001_4_561_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => WB_MISO_DAT_cmp_eq0020,
      I1 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(11),
      I2 => WB_MISO_DAT_cmp_eq0019,
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(11),
      O => N16
    );
  WB_MISO_DAT_mux0001_4_561 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_4_42_4327,
      I1 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(11),
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => N16,
      O => WB_MISO_DAT_mux0001_4_56
    );
  WB_MISO_DAT_mux0001_3_561_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => WB_MISO_DAT_cmp_eq0020,
      I1 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(12),
      I2 => WB_MISO_DAT_cmp_eq0019,
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(12),
      O => N18
    );
  WB_MISO_DAT_mux0001_3_561 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_3_42_4323,
      I1 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(12),
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => N18,
      O => WB_MISO_DAT_mux0001_3_56
    );
  WB_MISO_DAT_mux0001_2_561_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => WB_MISO_DAT_cmp_eq0020,
      I1 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(13),
      I2 => WB_MISO_DAT_cmp_eq0019,
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(13),
      O => N20
    );
  WB_MISO_DAT_mux0001_2_561 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_2_42_4319,
      I1 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(13),
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => N20,
      O => WB_MISO_DAT_mux0001_2_56
    );
  WB_MISO_DAT_mux0001_1_561_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => WB_MISO_DAT_cmp_eq0020,
      I1 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(14),
      I2 => WB_MISO_DAT_cmp_eq0019,
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(14),
      O => N221
    );
  WB_MISO_DAT_mux0001_1_561 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_1_42_4315,
      I1 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(14),
      I2 => WB_MISO_DAT_cmp_eq0022,
      I3 => N221,
      O => WB_MISO_DAT_mux0001_1_56
    );
  WB_MISO_DAT_mux0001_9_179 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N24,
      I1 => WB_MISO_DAT_mux0001_9_116_4357,
      I2 => WB_MISO_DAT_mux0001_9_172_4359,
      I3 => WB_MISO_DAT_mux0001_9_130_4358,
      O => WB_MISO_DAT_mux0001_9_179_4360
    );
  WB_MISO_DAT_mux0001_8_179 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N24,
      I1 => WB_MISO_DAT_mux0001_8_116_4347,
      I2 => WB_MISO_DAT_mux0001_8_172_4349,
      I3 => WB_MISO_DAT_mux0001_8_130_4348,
      O => WB_MISO_DAT_mux0001_8_179_4350
    );
  WB_MISO_DAT_mux0001_9_103_SW0 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MISO_DAT_mux0001_9_76_4364,
      I2 => WB_MISO_DAT_mux0001_9_53_4363,
      I3 => WB_MISO_DAT_mux0001_9_42_4362,
      O => N241
    );
  WB_MISO_DAT_mux0001_9_103 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_9_10_4355,
      I1 => WB_MISO_DAT_mux0001_9_20_4361,
      I2 => WB_MISO_DAT_mux0001_12_7,
      I3 => N241,
      O => WB_MISO_DAT_mux0001_9_103_4356
    );
  WB_MISO_DAT_mux0001_8_103_SW0 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MISO_DAT_mux0001_8_76_4354,
      I2 => WB_MISO_DAT_mux0001_8_53_4353,
      I3 => WB_MISO_DAT_mux0001_8_42_4352,
      O => N26
    );
  WB_MISO_DAT_mux0001_8_103 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_8_10_4345,
      I1 => WB_MISO_DAT_mux0001_8_20_4351,
      I2 => WB_MISO_DAT_mux0001_12_7,
      I3 => N26,
      O => WB_MISO_DAT_mux0001_8_103_4346
    );
  Cfg_ZSize_20_not0001_SW1 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => N24,
      I2 => N21,
      I3 => WB_MOSI_ADR(0),
      O => N30
    );
  Cfg_ZSize_20_not0001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => sreset,
      I1 => WB_MOSI_ADR(5),
      I2 => WB_MOSI_ADR(4),
      I3 => N30,
      O => Cfg_ZSize_20_not0001_3946
    );
  Cfg_PayloadSize_20_not0001_SW1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => N22,
      I2 => N21,
      I3 => WB_MOSI_ADR(0),
      O => N32
    );
  Cfg_PayloadSize_20_not0001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => sreset,
      I1 => WB_MOSI_ADR(5),
      I2 => WB_MOSI_ADR(4),
      I3 => N32,
      O => Cfg_PayloadSize_20_not0001_3937
    );
  WB_MISO_DAT_mux0001_14_2461 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MISO_DAT_mux0001_14_217_4297,
      O => WB_MISO_DAT_mux0001_14_246
    );
  WB_MISO_DAT_mux0001_13_2461 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MISO_DAT_mux0001_13_217_4287,
      O => WB_MISO_DAT_mux0001_13_246
    );
  WB_MISO_DAT_mux0001_12_2461 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MISO_DAT_mux0001_12_217_4275,
      O => WB_MISO_DAT_mux0001_12_246
    );
  Cfg_PayloadSize_7_not00011 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(2),
      I3 => N8,
      O => Cfg_PayloadSize_7_not0001
    );
  WB_MISO_DAT_mux0001_5_42 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => N6,
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(10),
      O => WB_MISO_DAT_mux0001_5_42_4331
    );
  WB_MISO_DAT_mux0001_4_42 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => N6,
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(11),
      O => WB_MISO_DAT_mux0001_4_42_4327
    );
  WB_MISO_DAT_mux0001_3_42 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => N6,
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(12),
      O => WB_MISO_DAT_mux0001_3_42_4323
    );
  WB_MISO_DAT_mux0001_2_42 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => N6,
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(13),
      O => WB_MISO_DAT_mux0001_2_42_4319
    );
  WB_MISO_DAT_mux0001_1_42 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => N6,
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(14),
      O => WB_MISO_DAT_mux0001_1_42_4315
    );
  DiagMode_from_ppc_not00011 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MOSI_ADR(1),
      I2 => N8,
      I3 => WB_MOSI_ADR(2),
      O => DiagMode_from_ppc_not0001
    );
  WB_MISO_DAT_mux0001_15_260 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MISO_DAT_mux0001_15_226_4308,
      I3 => WB_MISO_DAT_mux0001_15_241_4309,
      O => WB_MISO_DAT_mux0001_15_260_4310
    );
  Cfg_ZSize_10_not00011 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => N8,
      I2 => WB_MOSI_ADR(2),
      I3 => WB_MOSI_ADR(3),
      O => Cfg_ZSize_10_not0001
    );
  Cfg_TagSize_not00011 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => N8,
      I2 => WB_MOSI_ADR(1),
      I3 => WB_MOSI_ADR(2),
      O => Cfg_TagSize_not0001
    );
  Cfg_ImagePause_not00011 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => N8,
      I2 => WB_MOSI_ADR(1),
      I3 => WB_MOSI_ADR(3),
      O => Cfg_ImagePause_not0001
    );
  WB_MISO_DAT_mux0001_14_214 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => NlwRenamedSig_OI_PG_CTRL_ZSize(17),
      I2 => WB_MOSI_ADR(0),
      I3 => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_14_214_4296
    );
  WB_MISO_DAT_mux0001_13_214 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => NlwRenamedSig_OI_PG_CTRL_ZSize(18),
      I2 => WB_MOSI_ADR(0),
      I3 => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_13_214_4286
    );
  WB_MISO_DAT_mux0001_12_214 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => NlwRenamedSig_OI_PG_CTRL_ZSize(19),
      I2 => WB_MOSI_ADR(0),
      I3 => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_12_214_4274
    );
  WB_MISO_DAT_mux0001_15_241 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => NlwRenamedSig_OI_PG_CTRL_ZSize(16),
      I2 => WB_MOSI_ADR(0),
      I3 => WB_MOSI_ADR(3),
      O => WB_MISO_DAT_mux0001_15_241_4309
    );
  WB_MISO_DAT_mux0001_11_56_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N7,
      I1 => NlwRenamedSig_OI_PG_CTRL_YSize(4),
      I2 => N6,
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(4),
      O => N34
    );
  WB_MISO_DAT_mux0001_11_56 : LUT4
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_11_45_4268,
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(3),
      I3 => N34,
      O => WB_MISO_DAT_mux0001_11_56_4269
    );
  WB_MISO_DAT_mux0001_10_56_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N7,
      I1 => NlwRenamedSig_OI_PG_CTRL_YSize(5),
      I2 => N6,
      I3 => NlwRenamedSig_OI_PG_CTRL_ZSize(5),
      O => N36
    );
  WB_MISO_DAT_mux0001_10_56 : LUT4
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_10_45_4256,
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(3),
      I3 => N36,
      O => WB_MISO_DAT_mux0001_10_56_4257
    );
  WB_MISO_DAT_mux0001_14_49_SW0 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_7,
      I1 => Control(1),
      I2 => WB_MISO_DAT_cmp_eq0024,
      O => N38
    );
  WB_MISO_DAT_mux0001_14_49 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => N38,
      I1 => N22,
      I2 => WB_MISO_DAT_mux0001_14_33_4299,
      I3 => WB_MOSI_ADR(0),
      O => WB_MISO_DAT_mux0001_14_49_4300
    );
  WB_MISO_DAT_mux0001_13_49_SW0 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_7,
      I1 => Control(2),
      I2 => WB_MISO_DAT_cmp_eq0024,
      O => N40
    );
  WB_MISO_DAT_mux0001_13_49 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => N40,
      I1 => N22,
      I2 => WB_MISO_DAT_mux0001_13_33_4289,
      I3 => WB_MOSI_ADR(0),
      O => WB_MISO_DAT_mux0001_13_49_4290
    );
  WB_MISO_DAT_mux0001_12_49_SW0 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_7,
      I1 => Control(3),
      I2 => WB_MISO_DAT_cmp_eq0024,
      O => N42
    );
  WB_MISO_DAT_mux0001_12_49 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => N42,
      I1 => N22,
      I2 => WB_MISO_DAT_mux0001_12_33_4277,
      I3 => WB_MOSI_ADR(0),
      O => WB_MISO_DAT_mux0001_12_49_4279
    );
  Cfg_DiagSize_not00011 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => N8,
      I1 => WB_MOSI_ADR(2),
      I2 => WB_MOSI_ADR(1),
      I3 => WB_MOSI_ADR(3),
      O => Cfg_DiagSize_not0001
    );
  WB_MISO_DAT_mux0001_15_14_SW0 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MOSI_ADR(0),
      I2 => WB_MOSI_ADR(2),
      I3 => WB_MOSI_ADR(1),
      O => N44
    );
  WB_MISO_DAT_mux0001_15_14 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => Status_4216,
      I1 => WB_MOSI_ADR(4),
      I2 => N44,
      I3 => WB_MISO_DAT_mux0001_12_7,
      O => WB_MISO_DAT_mux0001_15_14_4303
    );
  WB_MISO_DAT_mux0001_7_28 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_YSize(8),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(8),
      O => WB_MISO_DAT_mux0001_7_28_4342
    );
  WB_MISO_DAT_mux0001_6_28 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_YSize(9),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(9),
      O => WB_MISO_DAT_mux0001_6_28_4336
    );
  WB_MISO_DAT_mux0001_15_186 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(0),
      O => WB_MISO_DAT_mux0001_15_186_4306
    );
  WB_MISO_DAT_mux0001_14_172 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(1),
      O => WB_MISO_DAT_mux0001_14_172_4294
    );
  WB_MISO_DAT_mux0001_13_172 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(2),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(2),
      O => WB_MISO_DAT_mux0001_13_172_4284
    );
  WB_MISO_DAT_mux0001_12_172 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(3),
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(3),
      O => WB_MISO_DAT_mux0001_12_172_4272
    );
  Cfg_IMGSIZE_16_not0001_SW1 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(2),
      I2 => WB_MOSI_ADR(0),
      O => N46
    );
  Cfg_IMGSIZE_16_not0001 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => N1,
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MOSI_ADR(3),
      I3 => N46,
      O => Cfg_IMGSIZE_16_not0001_3935
    );
  Cfg_ROM_Z_START_not00011 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => N1,
      I1 => N10,
      I2 => WB_MOSI_ADR(1),
      I3 => WB_MOSI_ADR(2),
      O => Cfg_ROM_Z_START_not0001
    );
  Cfg_IMGSIZE_13_not00013 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => N1,
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(2),
      I3 => N10,
      O => Cfg_IMGSIZE_13_not0001
    );
  Control_0_not0001_SW1 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MOSI_ADR(1),
      I2 => N21,
      I3 => WB_MOSI_ADR(2),
      O => N48
    );
  Control_0_not0001 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => WB_MOSI_ADR(4),
      I2 => WB_MOSI_ADR(5),
      I3 => N48,
      O => Control_0_not0001_3958
    );
  WB_MISO_DAT_cmp_eq00191 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(0),
      I2 => WB_MOSI_ADR(3),
      I3 => N11,
      O => WB_MISO_DAT_cmp_eq0019
    );
  WB_MISO_DAT_mux0001_7_10_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(0),
      I3 => WB_MOSI_ADR(2),
      O => N50
    );
  WB_MISO_DAT_mux0001_7_10 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_ZSize(8),
      I2 => N50,
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(8),
      O => WB_MISO_DAT_mux0001_7_10_4339
    );
  WB_MISO_DAT_mux0001_6_10 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => WB_MOSI_ADR(3),
      I1 => NlwRenamedSig_OI_PG_CTRL_ZSize(9),
      I2 => N50,
      I3 => NlwRenamedSig_OI_PG_CTRL_DiagSize(9),
      O => WB_MISO_DAT_mux0001_6_10_4333
    );
  WB_MISO_DAT_cmp_eq00221 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => WB_MOSI_ADR(0),
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MOSI_ADR(4),
      I3 => N22,
      O => WB_MISO_DAT_cmp_eq0022
    );
  WB_MISO_DAT_mux0001_15_39 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => WB_MOSI_ADR(1),
      I1 => WB_MOSI_ADR(0),
      I2 => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_12_36
    );
  WB_MISO_DAT_mux0001_5_26 : MUXF5
    port map (
      I0 => N54,
      I1 => N55,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_5_26_4330
    );
  WB_MISO_DAT_mux0001_5_26_F : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(10),
      I1 => WB_MOSI_ADR(3),
      I2 => N7,
      I3 => WB_MISO_DAT_mux0001_12_7,
      O => N54
    );
  WB_MISO_DAT_mux0001_5_26_G : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_7,
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MISO_DAT_mux0001_5_19_4329,
      O => N55
    );
  WB_MISO_DAT_mux0001_4_26 : MUXF5
    port map (
      I0 => N56,
      I1 => N57,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_4_26_4326
    );
  WB_MISO_DAT_mux0001_4_26_F : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(11),
      I1 => WB_MOSI_ADR(3),
      I2 => N7,
      I3 => WB_MISO_DAT_mux0001_12_7,
      O => N56
    );
  WB_MISO_DAT_mux0001_4_26_G : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_7,
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MISO_DAT_mux0001_4_19_4325,
      O => N57
    );
  WB_MISO_DAT_mux0001_3_26 : MUXF5
    port map (
      I0 => N58,
      I1 => N59,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_3_26_4322
    );
  WB_MISO_DAT_mux0001_3_26_F : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(12),
      I1 => WB_MOSI_ADR(3),
      I2 => N7,
      I3 => WB_MISO_DAT_mux0001_12_7,
      O => N58
    );
  WB_MISO_DAT_mux0001_3_26_G : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_7,
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MISO_DAT_mux0001_3_19_4321,
      O => N59
    );
  WB_MISO_DAT_mux0001_2_26 : MUXF5
    port map (
      I0 => N60,
      I1 => N61,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_2_26_4318
    );
  WB_MISO_DAT_mux0001_2_26_F : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(13),
      I1 => WB_MOSI_ADR(3),
      I2 => N7,
      I3 => WB_MISO_DAT_mux0001_12_7,
      O => N60
    );
  WB_MISO_DAT_mux0001_2_26_G : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_7,
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MISO_DAT_mux0001_2_19_4317,
      O => N61
    );
  WB_MISO_DAT_mux0001_1_26 : MUXF5
    port map (
      I0 => N62,
      I1 => N63,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_1_26_4314
    );
  WB_MISO_DAT_mux0001_1_26_F : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(14),
      I1 => WB_MOSI_ADR(3),
      I2 => N7,
      I3 => WB_MISO_DAT_mux0001_12_7,
      O => N62
    );
  WB_MISO_DAT_mux0001_1_26_G : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => WB_MISO_DAT_mux0001_12_7,
      I1 => WB_MOSI_ADR(3),
      I2 => WB_MISO_DAT_mux0001_1_19_4313,
      O => N63
    );
  WB_MISO_DAT_mux0001_11_109 : MUXF5
    port map (
      I0 => N64,
      I1 => N65,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_11_109_4259
    );
  WB_MISO_DAT_mux0001_11_109_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(4),
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(4),
      O => N64
    );
  WB_MISO_DAT_mux0001_11_109_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(4),
      I3 => Config_0_1(4),
      O => N65
    );
  WB_MISO_DAT_mux0001_10_109 : MUXF5
    port map (
      I0 => N66,
      I1 => N67,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_10_109_4247
    );
  WB_MISO_DAT_mux0001_10_109_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(5),
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(5),
      O => N66
    );
  WB_MISO_DAT_mux0001_10_109_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(5),
      I3 => Config_0_1(5),
      O => N67
    );
  WB_MISO_DAT_mux0001_15_106 : MUXF5
    port map (
      I0 => N68,
      I1 => N69,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_15_106_4302
    );
  WB_MISO_DAT_mux0001_15_106_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_XSize(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(0),
      O => N68
    );
  WB_MISO_DAT_mux0001_15_106_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_YSize(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(0),
      O => N69
    );
  WB_MISO_DAT_mux0001_15_148 : MUXF5
    port map (
      I0 => N70,
      I1 => N71,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_15_148_4304
    );
  WB_MISO_DAT_mux0001_15_148_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(0),
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(0),
      O => N70
    );
  WB_MISO_DAT_mux0001_15_148_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(0),
      I3 => Config_0_1(0),
      O => N71
    );
  WB_MISO_DAT_mux0001_14_91 : MUXF5
    port map (
      I0 => N72,
      I1 => N73,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_14_91_4301
    );
  WB_MISO_DAT_mux0001_14_91_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_XSize(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(1),
      O => N72
    );
  WB_MISO_DAT_mux0001_14_91_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_YSize(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(1),
      O => N73
    );
  WB_MISO_DAT_mux0001_14_146 : MUXF5
    port map (
      I0 => N74,
      I1 => N75,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_14_146_4292
    );
  WB_MISO_DAT_mux0001_14_146_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(1),
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(1),
      O => N74
    );
  WB_MISO_DAT_mux0001_14_146_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(1),
      I3 => Config_0_1(1),
      O => N75
    );
  WB_MISO_DAT_mux0001_13_91 : MUXF5
    port map (
      I0 => N76,
      I1 => N77,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_13_91_4291
    );
  WB_MISO_DAT_mux0001_13_91_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_XSize(2),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(2),
      O => N76
    );
  WB_MISO_DAT_mux0001_13_91_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_YSize(2),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(2),
      O => N77
    );
  WB_MISO_DAT_mux0001_13_146 : MUXF5
    port map (
      I0 => N78,
      I1 => N79,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_13_146_4282
    );
  WB_MISO_DAT_mux0001_13_146_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(2),
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(2),
      O => N78
    );
  WB_MISO_DAT_mux0001_13_146_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(2),
      I3 => Config_0_1(2),
      O => N79
    );
  WB_MISO_DAT_mux0001_12_91 : MUXF5
    port map (
      I0 => N80,
      I1 => N81,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_12_91_4281
    );
  WB_MISO_DAT_mux0001_12_91_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_XSize(3),
      I3 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(3),
      O => N80
    );
  WB_MISO_DAT_mux0001_12_91_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N7,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_YSize(3),
      I3 => NlwRenamedSig_OI_PG_CTRL_ImagePause(3),
      O => N81
    );
  WB_MISO_DAT_mux0001_12_146 : MUXF5
    port map (
      I0 => N82,
      I1 => N83,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_12_146_4270
    );
  WB_MISO_DAT_mux0001_12_146_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(3),
      I3 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(3),
      O => N82
    );
  WB_MISO_DAT_mux0001_12_146_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(3),
      I3 => Config_0_1(3),
      O => N83
    );
  WB_MISO_DAT_mux0001_9_172 : MUXF5
    port map (
      I0 => N84,
      I1 => N85,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_9_172_4359
    );
  WB_MISO_DAT_mux0001_9_172_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(6),
      O => N84
    );
  WB_MISO_DAT_mux0001_9_172_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(6),
      I3 => Config_0_1(6),
      O => N85
    );
  WB_MISO_DAT_mux0001_8_172 : MUXF5
    port map (
      I0 => N86,
      I1 => N87,
      S => WB_MOSI_ADR(2),
      O => WB_MISO_DAT_mux0001_8_172_4349
    );
  WB_MISO_DAT_mux0001_8_172_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(7),
      O => N86
    );
  WB_MISO_DAT_mux0001_8_172_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N10,
      I1 => WB_MOSI_ADR(1),
      I2 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(7),
      I3 => Config_0_1(7),
      O => N87
    );
  WB_MISO_DAT_mux0001_0_15 : MUXF5
    port map (
      I0 => N88,
      I1 => N89,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_0_15_4241
    );
  WB_MISO_DAT_mux0001_0_15_F : LUT4
    generic map(
      INIT => X"55D5"
    )
    port map (
      I0 => WB_MISO_DAT_and0000,
      I1 => NlwRenamedSig_OI_PG_CTRL_ROM_Z_START(15),
      I2 => N10,
      I3 => WB_MOSI_ADR(2),
      O => N88
    );
  WB_MISO_DAT_mux0001_0_15_G : LUT4
    generic map(
      INIT => X"55D5"
    )
    port map (
      I0 => WB_MISO_DAT_and0000,
      I1 => NlwRenamedSig_OI_PG_CTRL_ROM_INIT_INDEX(15),
      I2 => N10,
      I3 => WB_MOSI_ADR(2),
      O => N89
    );
  WB_MISO_DAT_mux0001_0_24 : MUXF5
    port map (
      I0 => N90,
      I1 => N91,
      S => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_0_24_4242
    );
  WB_MISO_DAT_mux0001_0_24_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => NlwRenamedSig_OI_PG_CTRL_IMGSIZE(15),
      I1 => N10,
      I2 => WB_MOSI_ADR(2),
      O => N90
    );
  WB_MISO_DAT_mux0001_0_24_G : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => N6,
      I1 => WB_MOSI_ADR(3),
      I2 => NlwRenamedSig_OI_PG_CTRL_ZSize(15),
      O => N91
    );
  WB_MISO_DAT_mux0001_0_45 : MUXF5
    port map (
      I0 => N92,
      I1 => N93,
      S => NlwRenamedSig_OI_PG_CTRL_DiagSize(15),
      O => WB_MISO_DAT_mux0001_0_45_4243
    );
  WB_MISO_DAT_mux0001_0_45_F : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(2),
      O => N92
    );
  WB_MISO_DAT_mux0001_0_45_G : LUT4
    generic map(
      INIT => X"ACA8"
    )
    port map (
      I0 => WB_MOSI_ADR(4),
      I1 => WB_MOSI_ADR(1),
      I2 => WB_MOSI_ADR(2),
      I3 => WB_MOSI_ADR(0),
      O => N93
    );
  ODD_EVENn1_INV_0 : INV
    port map (
      I => FPGA_ID,
      O => ODD_EVENn
    );
  Status_mux0001111_INV_0 : INV
    port map (
      I => Control(0),
      O => Status_mux000111
    );
  WB_MISO_DAT_mux0001_11_1451 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_11_1451_4262
    );
  WB_MISO_DAT_mux0001_11_1452 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(20),
      I2 => WB_MOSI_ADR(1),
      I3 => WB_MOSI_ADR(0),
      O => WB_MISO_DAT_mux0001_11_1452_4263
    );
  WB_MISO_DAT_mux0001_11_145_f5 : MUXF5
    port map (
      I0 => WB_MISO_DAT_mux0001_11_1452_4263,
      I1 => WB_MISO_DAT_mux0001_11_1451_4262,
      S => WB_MOSI_ADR(4),
      O => WB_MISO_DAT_mux0001_11_145
    );
  WB_MISO_DAT_mux0001_10_1451 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => WB_MOSI_ADR(1),
      O => WB_MISO_DAT_mux0001_10_1451_4250
    );
  WB_MISO_DAT_mux0001_10_1452 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => WB_MOSI_ADR(2),
      I1 => NlwRenamedSig_OI_PG_CTRL_PayloadSize(21),
      I2 => WB_MOSI_ADR(1),
      I3 => WB_MOSI_ADR(0),
      O => WB_MISO_DAT_mux0001_10_1452_4251
    );
  WB_MISO_DAT_mux0001_10_145_f5 : MUXF5
    port map (
      I0 => WB_MISO_DAT_mux0001_10_1452_4251,
      I1 => WB_MISO_DAT_mux0001_10_1451_4250,
      S => WB_MOSI_ADR(4),
      O => WB_MISO_DAT_mux0001_10_145
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity scene_igm is
  port (
    CLK : in STD_LOGIC := 'X'; 
    CE : in STD_LOGIC := 'X'; 
    DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    INDEX : in STD_LOGIC_VECTOR ( 9 downto 0 ) 
  );
end scene_igm;

architecture STRUCTURE of scene_igm is
  signal N0 : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPB_0_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  Mrom_DATA_rom0000 : RAMB16
    generic map(
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_A => X"000000000",
      INIT_00 => X"AB6BAB81AB74AB4DAB54AB89AB8BAB6FAB40AB41ABB3AB94AB38AB16AB6DABD4",
      INIT_01 => X"AB6CAB6AAB76AB6DAB70AB6AAB60AB5EAB82AB6EAB58AB5DAB83AB84AB63AB40",
      INIT_02 => X"AB60AB7CAB55AB66AB60AB70AB74AB85AB63AB60AB72AB74AB58AB4AAB64AB70",
      INIT_03 => X"AB61AB6BAB66AB68AB6EAB69AB65AB5AAB67AB74AB59AB4BAB62AB6CAB5AAB64",
      INIT_04 => X"AB59AB67AB7CAB5CAB82AB5BAB77AB7AAB5FAB6AAB78AB5AAB6AAB55AB63AB5A",
      INIT_05 => X"AB66AB5BAB63AB64AB7FAB80AB7AAB6DAB58AB69AB58AB6BAB6BAB5BAB67AB5D",
      INIT_06 => X"AB6AAB63AB71AB56AB7FAB5CAB65AB65AB62AB74AB64AB61AB66AB5EAB67AB6C",
      INIT_07 => X"AB75AB6CAB5CAB49AB6AAB57AB77AB64AB7BAB62AB71AB5EAB6EAB65AB6CAB5E",
      INIT_08 => X"AB6AAB71AB65AB70AB6FAB69AB6BAB74AB7AAB64AB58AB75AB5BAB77AB5CAB73",
      INIT_09 => X"AB5BAB71AB65AB68AB6AAB6CAB5DAB5BAB62AB62AB60AB69AB75AB61AB71AB6B",
      INIT_0A => X"AB69AB61AB65AB7BAB70AB64AB62AB63AB62AB69AB6BAB6AAB6CAB7BAB6AAB71",
      INIT_0B => X"AB76AB5BAB5FAB61AB56AB53AB58AB6DAB6BAB71AB6FAB5DAB6EAB6AAB70AB67",
      INIT_0C => X"AB6AAB70AB61AB61AB72AB6BAB73AB6AAB73AB85AB6CAB6CAB6FAB68AB57AB61",
      INIT_0D => X"AB75AB70AB80AB78AB65AB4FAB60AB6AAB61AB5FAB6BAB6AAB6BAB67AB65AB6B",
      INIT_0E => X"AB50AB5EAB6FAB68AB6EAB6EAB7FAB6FAB6EAB60AB6AAB54AB6EAB5EAB72AB6C",
      INIT_0F => X"AB77AB6EAB63AB6CAB54AB6DAB6BAB6EAB62AB63AB69AB5BAB72AB79AB6EAB72",
      INIT_10 => X"AB65AB6FAB6AAB5BAB66AB54AB62AB74AB56AB60AB6EAB71AB73AB75AB55AB5B",
      INIT_11 => X"AB71AB5EAB6BAB75AB6EAB67AB6FAB74AB72AB70AB59AB71AB75AB71AB6CAB53",
      INIT_12 => X"AB60AB71AB6AAB6FAB6BAB85AB5BAB65AB6AAB6DAB6EAB63AB6FAB65AB5DAB67",
      INIT_13 => X"AB7EAB69AB6DAB72AB77AB65AB62AB6AAB6CAB6FAB59AB72AB66AB69AB64AB6B",
      INIT_14 => X"AB67AB6DAB6AAB6AAB67AB79AB6DAB53AB6BAB5BAB5EAB67AB5EAB70AB58AB6E",
      INIT_15 => X"AB77AB53AB65AB7DAB69AB70AB5DAB69AB66AB61AB60AB5BAB7CAB60AB6AAB79",
      INIT_16 => X"AB69AB78AB56AB6EAB61AB61AB67AB7BAB68AB68AB6EAB57AB64AB61AB64AB69",
      INIT_17 => X"AB5AAB6EAB6AAB5FAB6CAB72AB51AB6AAB6AAB64AB70AB60AB5FAB6FAB78AB5F",
      INIT_18 => X"AB53AB6BAB7AAB63AB53AB7EAB5AAB7AAB6AAB62AB6AAB7CAB5CAB6AAB6DAB6D",
      INIT_19 => X"AB55AB44AB74AB6CAB50AB7BAB70AB54AB78AB81AB58AB7EAB76AB6AAB7AAB6D",
      INIT_1A => X"AB99AB67AB6AAB89AB42AB4BAB9AAB5EAB4CAB7CAB5DAB66AB7DAB5DAB5EAB98",
      INIT_1B => X"AB82AB6AAB44AB9AAB86AB2CAB76AB8BAB49AB6FAB72AB2BAB76ABA3AB34AB5D",
      INIT_1C => X"AB4CABE7AB4FAAFAAB89AB9FAB4FAB69AB4DAB55ABB8AB5BAB23ABA1AB86AB48",
      INIT_1D => X"AACAAAE7AC00AB69AB55AB84AAE1AB78AC15AB20AADCABCEAB9BAB2FAB8AAB2F",
      INIT_1E => X"AD67AA65AB5BABFAAA18ABD0ACEBAA5BAA7EAC42ABB6AB5CAB5CAAC9ABCAAC39",
      INIT_1F => X"BB6D9639A136BF47AF0F9CC1ABE4B35AAACDA8EBAA59AB4BAE4AABA5A82BABFC",
      INIT_20 => X"ABBEA7CDABE9AED5AB0FA98DA931ABCFB2F6AA6C9D5BB060BE34A0339773BDAC",
      INIT_21 => X"AC47ABD6AAB1AB37AB54ABC9AC49AA74AA42ACEEAC07AA14ABD5AB3DAA94AD8B",
      INIT_22 => X"AB32AB76AB3EAB9BABD9AAD7AB26AC18AB55AAF3AB9AAB4CAB7FABFCAAF8AABD",
      INIT_23 => X"AB4AAB81ABA7AB0CAB55ABB8AB51AB31AB58AB5DABAFAB86AAFDAB56ABDAAB52",
      INIT_24 => X"AB59AB54AB93AB8EAB4AAB73AB75AB51AB93AB78AB29AB7EAB9CAB30AB6AAB7B",
      INIT_25 => X"AB8BAB67AB5AAB7BAB67AB5DAB83AB4BAB5EAB8FAB74AB49AB90AB6EAB5EAB86",
      INIT_26 => X"AB67AB65AB57AB6AAB6CAB5EAB6CAB74AB50AB74AB7DAB60AB66AB94AB52AB6E",
      INIT_27 => X"AB64AB73AB5BAB73AB77AB6BAB62AB60AB6EAB6BAB75AB5FAB60AB7CAB74AB46",
      INIT_28 => X"AB5EAB5CAB6CAB59AB68AB6EAB71AB66AB71AB64AB6CAB69AB66AB66AB80AB7B",
      INIT_29 => X"AB6BAB72AB60AB6FAB5EAB6EAB58AB74AB6DAB77AB64AB67AB65AB69AB66AB75",
      INIT_2A => X"AB59AB5EAB69AB6EAB7AAB55AB6CAB66AB53AB6DAB61AB6EAB5EAB5BAB70AB5E",
      INIT_2B => X"AB5EAB79AB79AB6DAB5AAB68AB79AB58AB6AAB7EAB6AAB63AB73AB68AB6BAB70",
      INIT_2C => X"AB6FAB63AB72AB76AB74AB5EAB58AB6DAB7BAB6CAB75AB69AB66AB54AB77AB7C",
      INIT_2D => X"AB66AB62AB69AB79AB6AAB5FAB6FAB6BAB6FAB7AAB65AB78AB63AB64AB63AB7C",
      INIT_2E => X"AB5CAB6EAB70AB6DAB7BAB66AB6DAB5BAB6BAB78AB73AB7AAB77AB6CAB60AB6B",
      INIT_2F => X"AB7DAB6FAB6FAB62AB7DAB6EAB5CAB67AB6EAB66AB6DAB5DAB70AB6DAB73AB6A",
      INIT_30 => X"AB6CAB61AB57AB69AB59AB75AB60AB56AB69AB6FAB72AB7EAB5EAB69AB5BAB75",
      INIT_31 => X"AB6BAB70AB69AB6AAB6FAB64AB59AB75AB61AB71AB67AB65AB6EAB6AAB84AB67",
      INIT_32 => X"AB7AAB61AB5DAB71AB6CAB75AB6CAB62AB65AB64AB78AB61AB64AB7BAB76AB67",
      INIT_33 => X"AB6EAB6FAB70AB61AB71AB7BAB7EAB6EAB70AB6AAB6DAB6BAB6DAB6DAB67AB79",
      INIT_34 => X"AB5BAB8CAB78AB80AB67AB6DAB62AB7FAB5FAB67AB70AB6DAB70AB52AB6AAB6B",
      INIT_35 => X"AB80AB6EAB6AAB68AB7BAB73AB75AB67AB6CAB78AB76AB66AB78AB63AB72AB6A",
      INIT_36 => X"AB5CAB74AB74AB70AB76AB72AB72AB86AB6BAB74AB60AB73AB77AB6DAB5FAB70",
      INIT_37 => X"AB83AB62AB72AB78AB82AB64AB6BAB6AAB72AB71AB6BAB78AB71AB6DAB75AB66",
      INIT_38 => X"AB69AB62AB67AB6BAB67AB6FAB81AB6BAB70AB7EAB70AB69AB85AB6FAB78AB83",
      INIT_39 => X"AB7AAB70AB6AAB68AB6AAB65AB74AB6EAB73AB77AB7DAB68AB68AB73AB6FAB5C",
      INIT_3A => X"AB88AB7AAB7EAB77AB77AB75AB7CAB7AAB78AB63AB82AB75AB72AB72AB77AB7E",
      INIT_3B => X"AB70AB81AB81AB6BAB7AAB68AB69AB7FAB6DAB71AB7EAB7CAB6EAB73AB78AB71",
      INIT_3C => X"AB78AB7AAB72AB6EAB77AB75AB72AB7CAB7DAB7EAB79AB6AAB7EAB79AB78AB6A",
      INIT_3D => X"AB6EAB72AB81AB79AB71AB70AB66AB6EAB6EAB6CAB6DAB78AB7CAB66AB5CAB64",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 18,
      WRITE_WIDTH_A => 18,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_3E => X"AB8EAB82AB5FAB66AB74AB88AB72AB6AAB72AB7BAB7BAB63AB71AB76AB76AB7D",
      INIT_3F => X"AAF4AB5AABC1ABC3AB56AB31AB98ABB0AB6CAB61AB70AB89AB8AAB78AB4DAB61",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_B => X"000000000"
    )
    port map (
      CASCADEINA => NLW_Mrom_DATA_rom0000_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_Mrom_DATA_rom0000_CASCADEINB_UNCONNECTED,
      CLKA => CLK,
      CLKB => NLW_Mrom_DATA_rom0000_CLKB_UNCONNECTED,
      ENA => CE,
      REGCEA => N0,
      REGCEB => NLW_Mrom_DATA_rom0000_REGCEB_UNCONNECTED,
      ENB => NLW_Mrom_DATA_rom0000_ENB_UNCONNECTED,
      SSRA => N0,
      SSRB => NLW_Mrom_DATA_rom0000_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_Mrom_DATA_rom0000_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Mrom_DATA_rom0000_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_Mrom_DATA_rom0000_ADDRA_14_UNCONNECTED,
      ADDRA(13) => INDEX(9),
      ADDRA(12) => INDEX(8),
      ADDRA(11) => INDEX(7),
      ADDRA(10) => INDEX(6),
      ADDRA(9) => INDEX(5),
      ADDRA(8) => INDEX(4),
      ADDRA(7) => INDEX(3),
      ADDRA(6) => INDEX(2),
      ADDRA(5) => INDEX(1),
      ADDRA(4) => INDEX(0),
      ADDRA(3) => NLW_Mrom_DATA_rom0000_ADDRA_3_UNCONNECTED,
      ADDRA(2) => NLW_Mrom_DATA_rom0000_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_Mrom_DATA_rom0000_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_Mrom_DATA_rom0000_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_Mrom_DATA_rom0000_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_Mrom_DATA_rom0000_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_Mrom_DATA_rom0000_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_Mrom_DATA_rom0000_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_Mrom_DATA_rom0000_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_Mrom_DATA_rom0000_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_Mrom_DATA_rom0000_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_Mrom_DATA_rom0000_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_Mrom_DATA_rom0000_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_Mrom_DATA_rom0000_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_Mrom_DATA_rom0000_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_Mrom_DATA_rom0000_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_Mrom_DATA_rom0000_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_Mrom_DATA_rom0000_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_Mrom_DATA_rom0000_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_Mrom_DATA_rom0000_DIA_31_UNCONNECTED,
      DIA(30) => NLW_Mrom_DATA_rom0000_DIA_30_UNCONNECTED,
      DIA(29) => NLW_Mrom_DATA_rom0000_DIA_29_UNCONNECTED,
      DIA(28) => NLW_Mrom_DATA_rom0000_DIA_28_UNCONNECTED,
      DIA(27) => NLW_Mrom_DATA_rom0000_DIA_27_UNCONNECTED,
      DIA(26) => NLW_Mrom_DATA_rom0000_DIA_26_UNCONNECTED,
      DIA(25) => NLW_Mrom_DATA_rom0000_DIA_25_UNCONNECTED,
      DIA(24) => NLW_Mrom_DATA_rom0000_DIA_24_UNCONNECTED,
      DIA(23) => NLW_Mrom_DATA_rom0000_DIA_23_UNCONNECTED,
      DIA(22) => NLW_Mrom_DATA_rom0000_DIA_22_UNCONNECTED,
      DIA(21) => NLW_Mrom_DATA_rom0000_DIA_21_UNCONNECTED,
      DIA(20) => NLW_Mrom_DATA_rom0000_DIA_20_UNCONNECTED,
      DIA(19) => NLW_Mrom_DATA_rom0000_DIA_19_UNCONNECTED,
      DIA(18) => NLW_Mrom_DATA_rom0000_DIA_18_UNCONNECTED,
      DIA(17) => NLW_Mrom_DATA_rom0000_DIA_17_UNCONNECTED,
      DIA(16) => NLW_Mrom_DATA_rom0000_DIA_16_UNCONNECTED,
      DIA(15) => N0,
      DIA(14) => N0,
      DIA(13) => N0,
      DIA(12) => N0,
      DIA(11) => N0,
      DIA(10) => N0,
      DIA(9) => N0,
      DIA(8) => N0,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIB(31) => NLW_Mrom_DATA_rom0000_DIB_31_UNCONNECTED,
      DIB(30) => NLW_Mrom_DATA_rom0000_DIB_30_UNCONNECTED,
      DIB(29) => NLW_Mrom_DATA_rom0000_DIB_29_UNCONNECTED,
      DIB(28) => NLW_Mrom_DATA_rom0000_DIB_28_UNCONNECTED,
      DIB(27) => NLW_Mrom_DATA_rom0000_DIB_27_UNCONNECTED,
      DIB(26) => NLW_Mrom_DATA_rom0000_DIB_26_UNCONNECTED,
      DIB(25) => NLW_Mrom_DATA_rom0000_DIB_25_UNCONNECTED,
      DIB(24) => NLW_Mrom_DATA_rom0000_DIB_24_UNCONNECTED,
      DIB(23) => NLW_Mrom_DATA_rom0000_DIB_23_UNCONNECTED,
      DIB(22) => NLW_Mrom_DATA_rom0000_DIB_22_UNCONNECTED,
      DIB(21) => NLW_Mrom_DATA_rom0000_DIB_21_UNCONNECTED,
      DIB(20) => NLW_Mrom_DATA_rom0000_DIB_20_UNCONNECTED,
      DIB(19) => NLW_Mrom_DATA_rom0000_DIB_19_UNCONNECTED,
      DIB(18) => NLW_Mrom_DATA_rom0000_DIB_18_UNCONNECTED,
      DIB(17) => NLW_Mrom_DATA_rom0000_DIB_17_UNCONNECTED,
      DIB(16) => NLW_Mrom_DATA_rom0000_DIB_16_UNCONNECTED,
      DIB(15) => NLW_Mrom_DATA_rom0000_DIB_15_UNCONNECTED,
      DIB(14) => NLW_Mrom_DATA_rom0000_DIB_14_UNCONNECTED,
      DIB(13) => NLW_Mrom_DATA_rom0000_DIB_13_UNCONNECTED,
      DIB(12) => NLW_Mrom_DATA_rom0000_DIB_12_UNCONNECTED,
      DIB(11) => NLW_Mrom_DATA_rom0000_DIB_11_UNCONNECTED,
      DIB(10) => NLW_Mrom_DATA_rom0000_DIB_10_UNCONNECTED,
      DIB(9) => NLW_Mrom_DATA_rom0000_DIB_9_UNCONNECTED,
      DIB(8) => NLW_Mrom_DATA_rom0000_DIB_8_UNCONNECTED,
      DIB(7) => NLW_Mrom_DATA_rom0000_DIB_7_UNCONNECTED,
      DIB(6) => NLW_Mrom_DATA_rom0000_DIB_6_UNCONNECTED,
      DIB(5) => NLW_Mrom_DATA_rom0000_DIB_5_UNCONNECTED,
      DIB(4) => NLW_Mrom_DATA_rom0000_DIB_4_UNCONNECTED,
      DIB(3) => NLW_Mrom_DATA_rom0000_DIB_3_UNCONNECTED,
      DIB(2) => NLW_Mrom_DATA_rom0000_DIB_2_UNCONNECTED,
      DIB(1) => NLW_Mrom_DATA_rom0000_DIB_1_UNCONNECTED,
      DIB(0) => NLW_Mrom_DATA_rom0000_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_Mrom_DATA_rom0000_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_Mrom_DATA_rom0000_DIPA_2_UNCONNECTED,
      DIPA(1) => N0,
      DIPA(0) => N0,
      DIPB(3) => NLW_Mrom_DATA_rom0000_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_Mrom_DATA_rom0000_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_Mrom_DATA_rom0000_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_Mrom_DATA_rom0000_DIPB_0_UNCONNECTED,
      WEA(3) => N0,
      WEA(2) => N0,
      WEA(1) => N0,
      WEA(0) => N0,
      WEB(3) => NLW_Mrom_DATA_rom0000_WEB_3_UNCONNECTED,
      WEB(2) => NLW_Mrom_DATA_rom0000_WEB_2_UNCONNECTED,
      WEB(1) => NLW_Mrom_DATA_rom0000_WEB_1_UNCONNECTED,
      WEB(0) => NLW_Mrom_DATA_rom0000_WEB_0_UNCONNECTED,
      DOA(31) => NLW_Mrom_DATA_rom0000_DOA_31_UNCONNECTED,
      DOA(30) => NLW_Mrom_DATA_rom0000_DOA_30_UNCONNECTED,
      DOA(29) => NLW_Mrom_DATA_rom0000_DOA_29_UNCONNECTED,
      DOA(28) => NLW_Mrom_DATA_rom0000_DOA_28_UNCONNECTED,
      DOA(27) => NLW_Mrom_DATA_rom0000_DOA_27_UNCONNECTED,
      DOA(26) => NLW_Mrom_DATA_rom0000_DOA_26_UNCONNECTED,
      DOA(25) => NLW_Mrom_DATA_rom0000_DOA_25_UNCONNECTED,
      DOA(24) => NLW_Mrom_DATA_rom0000_DOA_24_UNCONNECTED,
      DOA(23) => NLW_Mrom_DATA_rom0000_DOA_23_UNCONNECTED,
      DOA(22) => NLW_Mrom_DATA_rom0000_DOA_22_UNCONNECTED,
      DOA(21) => NLW_Mrom_DATA_rom0000_DOA_21_UNCONNECTED,
      DOA(20) => NLW_Mrom_DATA_rom0000_DOA_20_UNCONNECTED,
      DOA(19) => NLW_Mrom_DATA_rom0000_DOA_19_UNCONNECTED,
      DOA(18) => NLW_Mrom_DATA_rom0000_DOA_18_UNCONNECTED,
      DOA(17) => NLW_Mrom_DATA_rom0000_DOA_17_UNCONNECTED,
      DOA(16) => NLW_Mrom_DATA_rom0000_DOA_16_UNCONNECTED,
      DOA(15) => DATA(15),
      DOA(14) => DATA(14),
      DOA(13) => DATA(13),
      DOA(12) => DATA(12),
      DOA(11) => DATA(11),
      DOA(10) => DATA(10),
      DOA(9) => DATA(9),
      DOA(8) => DATA(8),
      DOA(7) => DATA(7),
      DOA(6) => DATA(6),
      DOA(5) => DATA(5),
      DOA(4) => DATA(4),
      DOA(3) => DATA(3),
      DOA(2) => DATA(2),
      DOA(1) => DATA(1),
      DOA(0) => DATA(0),
      DOB(31) => NLW_Mrom_DATA_rom0000_DOB_31_UNCONNECTED,
      DOB(30) => NLW_Mrom_DATA_rom0000_DOB_30_UNCONNECTED,
      DOB(29) => NLW_Mrom_DATA_rom0000_DOB_29_UNCONNECTED,
      DOB(28) => NLW_Mrom_DATA_rom0000_DOB_28_UNCONNECTED,
      DOB(27) => NLW_Mrom_DATA_rom0000_DOB_27_UNCONNECTED,
      DOB(26) => NLW_Mrom_DATA_rom0000_DOB_26_UNCONNECTED,
      DOB(25) => NLW_Mrom_DATA_rom0000_DOB_25_UNCONNECTED,
      DOB(24) => NLW_Mrom_DATA_rom0000_DOB_24_UNCONNECTED,
      DOB(23) => NLW_Mrom_DATA_rom0000_DOB_23_UNCONNECTED,
      DOB(22) => NLW_Mrom_DATA_rom0000_DOB_22_UNCONNECTED,
      DOB(21) => NLW_Mrom_DATA_rom0000_DOB_21_UNCONNECTED,
      DOB(20) => NLW_Mrom_DATA_rom0000_DOB_20_UNCONNECTED,
      DOB(19) => NLW_Mrom_DATA_rom0000_DOB_19_UNCONNECTED,
      DOB(18) => NLW_Mrom_DATA_rom0000_DOB_18_UNCONNECTED,
      DOB(17) => NLW_Mrom_DATA_rom0000_DOB_17_UNCONNECTED,
      DOB(16) => NLW_Mrom_DATA_rom0000_DOB_16_UNCONNECTED,
      DOB(15) => NLW_Mrom_DATA_rom0000_DOB_15_UNCONNECTED,
      DOB(14) => NLW_Mrom_DATA_rom0000_DOB_14_UNCONNECTED,
      DOB(13) => NLW_Mrom_DATA_rom0000_DOB_13_UNCONNECTED,
      DOB(12) => NLW_Mrom_DATA_rom0000_DOB_12_UNCONNECTED,
      DOB(11) => NLW_Mrom_DATA_rom0000_DOB_11_UNCONNECTED,
      DOB(10) => NLW_Mrom_DATA_rom0000_DOB_10_UNCONNECTED,
      DOB(9) => NLW_Mrom_DATA_rom0000_DOB_9_UNCONNECTED,
      DOB(8) => NLW_Mrom_DATA_rom0000_DOB_8_UNCONNECTED,
      DOB(7) => NLW_Mrom_DATA_rom0000_DOB_7_UNCONNECTED,
      DOB(6) => NLW_Mrom_DATA_rom0000_DOB_6_UNCONNECTED,
      DOB(5) => NLW_Mrom_DATA_rom0000_DOB_5_UNCONNECTED,
      DOB(4) => NLW_Mrom_DATA_rom0000_DOB_4_UNCONNECTED,
      DOB(3) => NLW_Mrom_DATA_rom0000_DOB_3_UNCONNECTED,
      DOB(2) => NLW_Mrom_DATA_rom0000_DOB_2_UNCONNECTED,
      DOB(1) => NLW_Mrom_DATA_rom0000_DOB_1_UNCONNECTED,
      DOB(0) => NLW_Mrom_DATA_rom0000_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_Mrom_DATA_rom0000_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_Mrom_DATA_rom0000_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_Mrom_DATA_rom0000_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_Mrom_DATA_rom0000_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_Mrom_DATA_rom0000_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_Mrom_DATA_rom0000_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_Mrom_DATA_rom0000_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_Mrom_DATA_rom0000_DOPB_0_UNCONNECTED
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity cold_bb_igm is
  port (
    CLK : in STD_LOGIC := 'X'; 
    CE : in STD_LOGIC := 'X'; 
    DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    INDEX : in STD_LOGIC_VECTOR ( 9 downto 0 ) 
  );
end cold_bb_igm;

architecture STRUCTURE of cold_bb_igm is
  signal N0 : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPB_0_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  Mrom_DATA_rom0000 : RAMB16
    generic map(
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_A => X"000000000",
      INIT_00 => X"A442A450A44CA418A420A43AA451A424A40EA409A464A45FA420A3FDA44BA490",
      INIT_01 => X"A443A42CA42BA432A447A430A423A42BA447A43BA427A427A44DA44DA428A41E",
      INIT_02 => X"A442A437A43DA430A42CA43AA431A437A41BA42EA439A457A422A414A43CA43F",
      INIT_03 => X"A442A435A430A42CA431A439A41EA42AA439A435A43FA437A440A430A438A436",
      INIT_04 => X"A444A430A437A43AA428A441A425A43FA43CA443A43EA438A426A42FA439A435",
      INIT_05 => X"A43FA430A431A42DA430A431A43DA431A433A42FA42CA443A438A431A42CA422",
      INIT_06 => X"A43FA431A425A430A43AA439A42DA433A441A433A434A42CA43DA446A43FA437",
      INIT_07 => X"A435A42AA433A432A435A441A42CA439A42CA439A432A435A441A430A437A438",
      INIT_08 => X"A433A435A446A446A438A423A433A43CA44FA429A442A429A43EA42FA434A42F",
      INIT_09 => X"A430A443A433A431A43BA433A436A439A440A43EA43AA437A43DA42EA42BA43C",
      INIT_0A => X"A44DA437A438A429A424A441A436A43BA439A43EA436A439A436A42CA42BA42E",
      INIT_0B => X"A443A439A434A437A434A431A43FA43CA435A425A43FA437A440A435A440A439",
      INIT_0C => X"A437A42EA42FA433A432A42AA42EA432A441A43BA42CA42CA43EA429A433A42E",
      INIT_0D => X"A438A432A433A439A430A421A41AA42FA445A436A43CA437A449A432A432A43A",
      INIT_0E => X"A435A423A429A443A43EA42CA435A441A436A42EA425A431A44DA436A42AA433",
      INIT_0F => X"A433A43AA43DA433A43BA42AA436A43CA447A431A435A424A432A44FA436A446",
      INIT_10 => X"A42AA440A432A443A447A41FA43AA428A43DA430A438A42EA444A43DA43FA43B",
      INIT_11 => X"A430A435A43EA430A43AA42EA437A443A430A44FA433A435A42DA430A430A42D",
      INIT_12 => X"A432A431A436A44AA42AA44DA42EA43AA438A423A451A429A446A42AA42EA437",
      INIT_13 => X"A42DA428A445A43CA43EA42CA43DA439A44EA42BA43FA434A446A435A43AA437",
      INIT_14 => X"A437A426A43CA43FA43EA42AA426A42AA445A42BA42AA434A42DA42CA42FA43D",
      INIT_15 => X"A43CA439A43DA431A438A424A442A433A439A437A42FA436A428A43AA443A44D",
      INIT_16 => X"A426A42FA42DA441A439A43CA435A421A44DA439A456A432A436A432A432A424",
      INIT_17 => X"A42EA432A42AA430A443A43AA43BA43CA43AA437A43FA42DA43DA430A438A42C",
      INIT_18 => X"A43AA437A447A442A426A434A437A44AA442A433A43AA44AA430A439A43BA434",
      INIT_19 => X"A437A413A44DA433A433A443A439A425A43BA443A42FA440A448A43AA445A43E",
      INIT_1A => X"A446A42DA443A43DA435A441A464A437A421A44FA43AA436A445A435A421A449",
      INIT_1B => X"A452A437A405A454A45BA413A43DA452A420A440A454A405A456A452A412A437",
      INIT_1C => X"A421A48DA421A3DAA467A476A42DA42FA433A43FA474A433A403A448A44AA408",
      INIT_1D => X"A3BDA3C7A4A8A43AA41FA463A3CDA434A4C2A3EEA3AFA48BA45DA418A457A407",
      INIT_1E => X"A5D9A35BA40AA4C8A347A485A560A36DA373A4E7A48BA419A41FA3BBA47CA4E2",
      INIT_1F => X"B19193E69CBBB3AEA76498ACA44BAAB9A3D8A1F8A373A451A665A44EA1AEA49F",
      INIT_20 => X"A48CA16BA47AA6EFA430A2C0A230A48BAA58A33C9921A878B2F39B729465B207",
      INIT_21 => X"A4DDA49AA3C2A405A423A47CA4F0A388A350A55DA4BCA35EA46EA409A397A5FD",
      INIT_22 => X"A414A445A40FA467A48DA3AFA3F0A4D9A446A3D7A44DA42FA45CA4B4A3CCA39F",
      INIT_23 => X"A428A44EA455A403A41FA477A438A42DA435A42AA479A463A3E2A42CA4A1A42D",
      INIT_24 => X"A42DA40BA462A459A419A432A445A41EA44DA440A3FDA466A454A40BA448A45A",
      INIT_25 => X"A446A42AA421A44DA42AA437A458A41BA41FA45DA450A41CA457A453A435A463",
      INIT_26 => X"A444A443A437A439A43EA42EA435A449A439A42CA44AA438A43DA43CA43DA443",
      INIT_27 => X"A42DA442A43FA440A447A42BA435A443A430A43EA443A434A42AA449A430A429",
      INIT_28 => X"A439A44FA43DA446A430A43EA429A436A43CA425A43DA436A44AA43BA44BA44B",
      INIT_29 => X"A44AA441A447A435A444A440A438A43AA43DA433A434A44AA42FA432A43EA429",
      INIT_2A => X"A431A43CA431A440A44BA43CA438A443A439A437A434A447A44BA44FA43AA449",
      INIT_2B => X"A448A431A44CA434A443A437A439A433A43CA43AA43AA448A447A451A438A447",
      INIT_2C => X"A43CA437A425A446A440A438A438A436A444A43CA436A43FA44AA430A459A436",
      INIT_2D => X"A447A43CA436A444A439A441A42CA438A444A440A427A454A437A420A445A43E",
      INIT_2E => X"A42BA446A438A44CA448A43FA435A442A42EA44CA44CA442A444A445A440A43F",
      INIT_2F => X"A43CA436A441A433A443A45CA43BA440A452A444A45AA436A441A437A448A43E",
      INIT_30 => X"A430A43DA444A43EA439A43AA43FA443A446A438A447A43AA43CA42FA43DA44C",
      INIT_31 => X"A440A44AA43AA439A44BA439A429A43FA438A446A434A435A44DA436A449A446",
      INIT_32 => X"A43EA447A447A442A434A442A444A44EA445A43EA43FA448A43DA453A439A43C",
      INIT_33 => X"A438A436A44FA43CA44EA43EA445A43EA43DA451A449A447A448A448A44BA437",
      INIT_34 => X"A432A44FA427A44EA446A430A438A439A448A421A435A436A441A437A435A43B",
      INIT_35 => X"A43EA440A44BA442A44DA443A44EA437A440A430A43FA437A44FA436A449A437",
      INIT_36 => X"A452A449A444A443A44CA431A446A440A450A44DA447A44CA44FA442A43EA443",
      INIT_37 => X"A44AA443A42CA434A433A452A43FA457A440A43FA43EA44EA437A443A458A445",
      INIT_38 => X"A43CA439A446A439A440A447A449A449A437A44DA43DA44DA448A444A444A445",
      INIT_39 => X"A445A44FA443A44CA43CA448A447A444A43EA450A434A44EA43BA446A440A444",
      INIT_3A => X"A435A44CA449A43EA444A442A437A442A442A44AA443A44BA44CA443A43BA444",
      INIT_3B => X"A44DA44CA451A458A43CA45AA44AA456A44EA43FA446A449A448A444A442A43D",
      INIT_3C => X"A44FA452A443A439A43DA447A43CA431A43EA457A443A435A442A434A44DA438",
      INIT_3D => X"A43BA44EA464A44FA450A43FA449A43EA451A44FA441A455A447A447A443A445",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 18,
      WRITE_WIDTH_A => 18,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_3E => X"A469A449A426A437A451A456A455A438A43DA451A454A436A433A45CA44BA43D",
      INIT_3F => X"A3E6A443A47BA477A435A40FA465A464A43DA42BA444A444A44EA43AA437A453",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_B => X"000000000"
    )
    port map (
      CASCADEINA => NLW_Mrom_DATA_rom0000_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_Mrom_DATA_rom0000_CASCADEINB_UNCONNECTED,
      CLKA => CLK,
      CLKB => NLW_Mrom_DATA_rom0000_CLKB_UNCONNECTED,
      ENA => CE,
      REGCEA => N0,
      REGCEB => NLW_Mrom_DATA_rom0000_REGCEB_UNCONNECTED,
      ENB => NLW_Mrom_DATA_rom0000_ENB_UNCONNECTED,
      SSRA => N0,
      SSRB => NLW_Mrom_DATA_rom0000_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_Mrom_DATA_rom0000_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Mrom_DATA_rom0000_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_Mrom_DATA_rom0000_ADDRA_14_UNCONNECTED,
      ADDRA(13) => INDEX(9),
      ADDRA(12) => INDEX(8),
      ADDRA(11) => INDEX(7),
      ADDRA(10) => INDEX(6),
      ADDRA(9) => INDEX(5),
      ADDRA(8) => INDEX(4),
      ADDRA(7) => INDEX(3),
      ADDRA(6) => INDEX(2),
      ADDRA(5) => INDEX(1),
      ADDRA(4) => INDEX(0),
      ADDRA(3) => NLW_Mrom_DATA_rom0000_ADDRA_3_UNCONNECTED,
      ADDRA(2) => NLW_Mrom_DATA_rom0000_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_Mrom_DATA_rom0000_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_Mrom_DATA_rom0000_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_Mrom_DATA_rom0000_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_Mrom_DATA_rom0000_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_Mrom_DATA_rom0000_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_Mrom_DATA_rom0000_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_Mrom_DATA_rom0000_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_Mrom_DATA_rom0000_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_Mrom_DATA_rom0000_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_Mrom_DATA_rom0000_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_Mrom_DATA_rom0000_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_Mrom_DATA_rom0000_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_Mrom_DATA_rom0000_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_Mrom_DATA_rom0000_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_Mrom_DATA_rom0000_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_Mrom_DATA_rom0000_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_Mrom_DATA_rom0000_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_Mrom_DATA_rom0000_DIA_31_UNCONNECTED,
      DIA(30) => NLW_Mrom_DATA_rom0000_DIA_30_UNCONNECTED,
      DIA(29) => NLW_Mrom_DATA_rom0000_DIA_29_UNCONNECTED,
      DIA(28) => NLW_Mrom_DATA_rom0000_DIA_28_UNCONNECTED,
      DIA(27) => NLW_Mrom_DATA_rom0000_DIA_27_UNCONNECTED,
      DIA(26) => NLW_Mrom_DATA_rom0000_DIA_26_UNCONNECTED,
      DIA(25) => NLW_Mrom_DATA_rom0000_DIA_25_UNCONNECTED,
      DIA(24) => NLW_Mrom_DATA_rom0000_DIA_24_UNCONNECTED,
      DIA(23) => NLW_Mrom_DATA_rom0000_DIA_23_UNCONNECTED,
      DIA(22) => NLW_Mrom_DATA_rom0000_DIA_22_UNCONNECTED,
      DIA(21) => NLW_Mrom_DATA_rom0000_DIA_21_UNCONNECTED,
      DIA(20) => NLW_Mrom_DATA_rom0000_DIA_20_UNCONNECTED,
      DIA(19) => NLW_Mrom_DATA_rom0000_DIA_19_UNCONNECTED,
      DIA(18) => NLW_Mrom_DATA_rom0000_DIA_18_UNCONNECTED,
      DIA(17) => NLW_Mrom_DATA_rom0000_DIA_17_UNCONNECTED,
      DIA(16) => NLW_Mrom_DATA_rom0000_DIA_16_UNCONNECTED,
      DIA(15) => N0,
      DIA(14) => N0,
      DIA(13) => N0,
      DIA(12) => N0,
      DIA(11) => N0,
      DIA(10) => N0,
      DIA(9) => N0,
      DIA(8) => N0,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIB(31) => NLW_Mrom_DATA_rom0000_DIB_31_UNCONNECTED,
      DIB(30) => NLW_Mrom_DATA_rom0000_DIB_30_UNCONNECTED,
      DIB(29) => NLW_Mrom_DATA_rom0000_DIB_29_UNCONNECTED,
      DIB(28) => NLW_Mrom_DATA_rom0000_DIB_28_UNCONNECTED,
      DIB(27) => NLW_Mrom_DATA_rom0000_DIB_27_UNCONNECTED,
      DIB(26) => NLW_Mrom_DATA_rom0000_DIB_26_UNCONNECTED,
      DIB(25) => NLW_Mrom_DATA_rom0000_DIB_25_UNCONNECTED,
      DIB(24) => NLW_Mrom_DATA_rom0000_DIB_24_UNCONNECTED,
      DIB(23) => NLW_Mrom_DATA_rom0000_DIB_23_UNCONNECTED,
      DIB(22) => NLW_Mrom_DATA_rom0000_DIB_22_UNCONNECTED,
      DIB(21) => NLW_Mrom_DATA_rom0000_DIB_21_UNCONNECTED,
      DIB(20) => NLW_Mrom_DATA_rom0000_DIB_20_UNCONNECTED,
      DIB(19) => NLW_Mrom_DATA_rom0000_DIB_19_UNCONNECTED,
      DIB(18) => NLW_Mrom_DATA_rom0000_DIB_18_UNCONNECTED,
      DIB(17) => NLW_Mrom_DATA_rom0000_DIB_17_UNCONNECTED,
      DIB(16) => NLW_Mrom_DATA_rom0000_DIB_16_UNCONNECTED,
      DIB(15) => NLW_Mrom_DATA_rom0000_DIB_15_UNCONNECTED,
      DIB(14) => NLW_Mrom_DATA_rom0000_DIB_14_UNCONNECTED,
      DIB(13) => NLW_Mrom_DATA_rom0000_DIB_13_UNCONNECTED,
      DIB(12) => NLW_Mrom_DATA_rom0000_DIB_12_UNCONNECTED,
      DIB(11) => NLW_Mrom_DATA_rom0000_DIB_11_UNCONNECTED,
      DIB(10) => NLW_Mrom_DATA_rom0000_DIB_10_UNCONNECTED,
      DIB(9) => NLW_Mrom_DATA_rom0000_DIB_9_UNCONNECTED,
      DIB(8) => NLW_Mrom_DATA_rom0000_DIB_8_UNCONNECTED,
      DIB(7) => NLW_Mrom_DATA_rom0000_DIB_7_UNCONNECTED,
      DIB(6) => NLW_Mrom_DATA_rom0000_DIB_6_UNCONNECTED,
      DIB(5) => NLW_Mrom_DATA_rom0000_DIB_5_UNCONNECTED,
      DIB(4) => NLW_Mrom_DATA_rom0000_DIB_4_UNCONNECTED,
      DIB(3) => NLW_Mrom_DATA_rom0000_DIB_3_UNCONNECTED,
      DIB(2) => NLW_Mrom_DATA_rom0000_DIB_2_UNCONNECTED,
      DIB(1) => NLW_Mrom_DATA_rom0000_DIB_1_UNCONNECTED,
      DIB(0) => NLW_Mrom_DATA_rom0000_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_Mrom_DATA_rom0000_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_Mrom_DATA_rom0000_DIPA_2_UNCONNECTED,
      DIPA(1) => N0,
      DIPA(0) => N0,
      DIPB(3) => NLW_Mrom_DATA_rom0000_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_Mrom_DATA_rom0000_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_Mrom_DATA_rom0000_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_Mrom_DATA_rom0000_DIPB_0_UNCONNECTED,
      WEA(3) => N0,
      WEA(2) => N0,
      WEA(1) => N0,
      WEA(0) => N0,
      WEB(3) => NLW_Mrom_DATA_rom0000_WEB_3_UNCONNECTED,
      WEB(2) => NLW_Mrom_DATA_rom0000_WEB_2_UNCONNECTED,
      WEB(1) => NLW_Mrom_DATA_rom0000_WEB_1_UNCONNECTED,
      WEB(0) => NLW_Mrom_DATA_rom0000_WEB_0_UNCONNECTED,
      DOA(31) => NLW_Mrom_DATA_rom0000_DOA_31_UNCONNECTED,
      DOA(30) => NLW_Mrom_DATA_rom0000_DOA_30_UNCONNECTED,
      DOA(29) => NLW_Mrom_DATA_rom0000_DOA_29_UNCONNECTED,
      DOA(28) => NLW_Mrom_DATA_rom0000_DOA_28_UNCONNECTED,
      DOA(27) => NLW_Mrom_DATA_rom0000_DOA_27_UNCONNECTED,
      DOA(26) => NLW_Mrom_DATA_rom0000_DOA_26_UNCONNECTED,
      DOA(25) => NLW_Mrom_DATA_rom0000_DOA_25_UNCONNECTED,
      DOA(24) => NLW_Mrom_DATA_rom0000_DOA_24_UNCONNECTED,
      DOA(23) => NLW_Mrom_DATA_rom0000_DOA_23_UNCONNECTED,
      DOA(22) => NLW_Mrom_DATA_rom0000_DOA_22_UNCONNECTED,
      DOA(21) => NLW_Mrom_DATA_rom0000_DOA_21_UNCONNECTED,
      DOA(20) => NLW_Mrom_DATA_rom0000_DOA_20_UNCONNECTED,
      DOA(19) => NLW_Mrom_DATA_rom0000_DOA_19_UNCONNECTED,
      DOA(18) => NLW_Mrom_DATA_rom0000_DOA_18_UNCONNECTED,
      DOA(17) => NLW_Mrom_DATA_rom0000_DOA_17_UNCONNECTED,
      DOA(16) => NLW_Mrom_DATA_rom0000_DOA_16_UNCONNECTED,
      DOA(15) => DATA(15),
      DOA(14) => DATA(14),
      DOA(13) => DATA(13),
      DOA(12) => DATA(12),
      DOA(11) => DATA(11),
      DOA(10) => DATA(10),
      DOA(9) => DATA(9),
      DOA(8) => DATA(8),
      DOA(7) => DATA(7),
      DOA(6) => DATA(6),
      DOA(5) => DATA(5),
      DOA(4) => DATA(4),
      DOA(3) => DATA(3),
      DOA(2) => DATA(2),
      DOA(1) => DATA(1),
      DOA(0) => DATA(0),
      DOB(31) => NLW_Mrom_DATA_rom0000_DOB_31_UNCONNECTED,
      DOB(30) => NLW_Mrom_DATA_rom0000_DOB_30_UNCONNECTED,
      DOB(29) => NLW_Mrom_DATA_rom0000_DOB_29_UNCONNECTED,
      DOB(28) => NLW_Mrom_DATA_rom0000_DOB_28_UNCONNECTED,
      DOB(27) => NLW_Mrom_DATA_rom0000_DOB_27_UNCONNECTED,
      DOB(26) => NLW_Mrom_DATA_rom0000_DOB_26_UNCONNECTED,
      DOB(25) => NLW_Mrom_DATA_rom0000_DOB_25_UNCONNECTED,
      DOB(24) => NLW_Mrom_DATA_rom0000_DOB_24_UNCONNECTED,
      DOB(23) => NLW_Mrom_DATA_rom0000_DOB_23_UNCONNECTED,
      DOB(22) => NLW_Mrom_DATA_rom0000_DOB_22_UNCONNECTED,
      DOB(21) => NLW_Mrom_DATA_rom0000_DOB_21_UNCONNECTED,
      DOB(20) => NLW_Mrom_DATA_rom0000_DOB_20_UNCONNECTED,
      DOB(19) => NLW_Mrom_DATA_rom0000_DOB_19_UNCONNECTED,
      DOB(18) => NLW_Mrom_DATA_rom0000_DOB_18_UNCONNECTED,
      DOB(17) => NLW_Mrom_DATA_rom0000_DOB_17_UNCONNECTED,
      DOB(16) => NLW_Mrom_DATA_rom0000_DOB_16_UNCONNECTED,
      DOB(15) => NLW_Mrom_DATA_rom0000_DOB_15_UNCONNECTED,
      DOB(14) => NLW_Mrom_DATA_rom0000_DOB_14_UNCONNECTED,
      DOB(13) => NLW_Mrom_DATA_rom0000_DOB_13_UNCONNECTED,
      DOB(12) => NLW_Mrom_DATA_rom0000_DOB_12_UNCONNECTED,
      DOB(11) => NLW_Mrom_DATA_rom0000_DOB_11_UNCONNECTED,
      DOB(10) => NLW_Mrom_DATA_rom0000_DOB_10_UNCONNECTED,
      DOB(9) => NLW_Mrom_DATA_rom0000_DOB_9_UNCONNECTED,
      DOB(8) => NLW_Mrom_DATA_rom0000_DOB_8_UNCONNECTED,
      DOB(7) => NLW_Mrom_DATA_rom0000_DOB_7_UNCONNECTED,
      DOB(6) => NLW_Mrom_DATA_rom0000_DOB_6_UNCONNECTED,
      DOB(5) => NLW_Mrom_DATA_rom0000_DOB_5_UNCONNECTED,
      DOB(4) => NLW_Mrom_DATA_rom0000_DOB_4_UNCONNECTED,
      DOB(3) => NLW_Mrom_DATA_rom0000_DOB_3_UNCONNECTED,
      DOB(2) => NLW_Mrom_DATA_rom0000_DOB_2_UNCONNECTED,
      DOB(1) => NLW_Mrom_DATA_rom0000_DOB_1_UNCONNECTED,
      DOB(0) => NLW_Mrom_DATA_rom0000_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_Mrom_DATA_rom0000_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_Mrom_DATA_rom0000_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_Mrom_DATA_rom0000_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_Mrom_DATA_rom0000_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_Mrom_DATA_rom0000_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_Mrom_DATA_rom0000_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_Mrom_DATA_rom0000_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_Mrom_DATA_rom0000_DOPB_0_UNCONNECTED
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity hot_bb_igm is
  port (
    CLK : in STD_LOGIC := 'X'; 
    CE : in STD_LOGIC := 'X'; 
    DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    INDEX : in STD_LOGIC_VECTOR ( 9 downto 0 ) 
  );
end hot_bb_igm;

architecture STRUCTURE of hot_bb_igm is
  signal N0 : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CASCADEINA_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CASCADEINB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CLKB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ENB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_SSRB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CASCADEOUTA_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_CASCADEOUTB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_WEB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_WEB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_WEB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_WEB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mrom_DATA_rom0000_DOPB_0_UNCONNECTED : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  Mrom_DATA_rom0000 : RAMB16
    generic map(
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_A => X"000000000",
      INIT_00 => X"A732A749A727A711A713A713A751A73CA6F2A70AA757A754A6F6A6CCA739A79B",
      INIT_01 => X"A720A70EA720A72BA731A71AA714A72AA735A718A70DA70BA725A733A719A70E",
      INIT_02 => X"A723A71EA725A730A72CA70DA732A71BA729A729A71FA723A711A70DA723A70F",
      INIT_03 => X"A71CA726A71CA723A722A730A718A720A733A720A72FA72AA722A72AA729A70F",
      INIT_04 => X"A72BA71DA726A719A71CA72AA72FA726A738A727A731A72BA71AA72DA727A711",
      INIT_05 => X"A724A731A71FA726A71DA71AA716A724A722A733A71DA72DA72FA732A716A722",
      INIT_06 => X"A714A724A719A71FA71FA72BA730A725A727A71CA72CA727A724A728A717A723",
      INIT_07 => X"A726A721A71DA720A719A729A719A714A70EA727A727A732A725A727A720A727",
      INIT_08 => X"A71CA720A720A725A719A72CA723A731A723A71AA71DA71FA727A728A72FA716",
      INIT_09 => X"A71FA72AA71CA71FA71DA72DA724A714A71FA727A71BA739A721A71FA713A71C",
      INIT_0A => X"A72DA70AA719A732A732A722A712A71FA723A720A71AA726A719A71CA71DA720",
      INIT_0B => X"A71EA724A724A70EA724A72CA71CA723A71FA719A720A719A731A731A720A723",
      INIT_0C => X"A719A71AA730A71EA728A727A723A72EA722A71CA72AA729A72EA727A733A727",
      INIT_0D => X"A727A72EA716A713A72FA72EA71DA722A723A734A726A710A711A72AA72AA71B",
      INIT_0E => X"A722A71CA71CA732A716A71AA71FA71BA712A716A72BA72FA71EA71BA722A71A",
      INIT_0F => X"A721A723A73DA729A725A70CA723A720A722A716A70EA724A723A727A725A729",
      INIT_10 => X"A72DA71BA722A72BA716A71FA723A73CA727A723A70DA72FA723A735A727A72C",
      INIT_11 => X"A718A726A723A72BA728A71BA721A728A714A725A721A725A72AA71DA733A71A",
      INIT_12 => X"A722A72FA722A721A72EA724A729A727A730A730A72FA713A711A731A729A719",
      INIT_13 => X"A710A705A724A729A72AA722A719A72FA726A72AA71BA72AA719A733A71BA731",
      INIT_14 => X"A72AA724A726A724A730A732A72EA731A721A72EA727A70BA71BA71DA722A748",
      INIT_15 => X"A728A71BA71FA716A709A721A726A722A71FA71BA729A70DA719A725A72CA72A",
      INIT_16 => X"A728A731A724A722A72BA724A730A720A726A721A72BA711A71DA731A737A726",
      INIT_17 => X"A733A72DA721A70AA729A717A722A731A724A71FA738A72BA70CA732A725A72E",
      INIT_18 => X"A712A71EA72FA71CA701A721A718A721A71DA71CA72CA732A728A722A726A725",
      INIT_19 => X"A719A708A736A716A709A72EA723A70EA73AA732A719A72BA716A71BA723A72E",
      INIT_1A => X"A73CA71AA724A748A6FBA728A74DA700A70CA72AA720A721A730A70FA719A734",
      INIT_1B => X"A73FA72AA6F5A74BA740A6EFA72EA752A701A72DA72FA6F2A718A74FA703A71F",
      INIT_1C => X"A704A78CA722A6B7A752A75CA70AA722A713A70DA75CA71AA6D5A744A73CA705",
      INIT_1D => X"A688A6ADA7BEA74CA706A740A6B4A71FA7CFA6EEA697A772A753A707A72EA6EF",
      INIT_1E => X"A8F1A630A702A7AAA5F9A789A882A627A62DA7E3A75AA70AA708A68AA779A7DA",
      INIT_1F => X"B66F93869D7DB971AACE996CA6FFAEB4A69EA4C1A620A70EA9C6A781A419A7AC",
      INIT_20 => X"A778A3D2A79AAA47A6E1A558A4E4A781AE26A64C9A17ABE0B8B79D4094A5B696",
      INIT_21 => X"A7FBA7A7A67AA6EAA70FA77BA7FAA650A611A885A7B2A606A765A70AA66DA91C",
      INIT_22 => X"A6E1A744A702A750A78AA6ABA6D9A7C9A72FA6B4A743A70CA735A7ABA6A7A676",
      INIT_23 => X"A6FFA754A768A6DEA710A770A724A6FCA71DA708A757A758A6C0A71BA79BA718",
      INIT_24 => X"A71DA704A745A737A6F4A733A725A710A748A730A6EAA732A74AA6FAA705A74E",
      INIT_25 => X"A73FA71CA723A740A722A723A740A726A715A742A732A6FDA73FA71FA71DA749",
      INIT_26 => X"A720A721A71FA727A72DA708A73FA728A717A72AA736A719A724A72AA716A729",
      INIT_27 => X"A72BA73CA735A726A72CA737A718A714A73CA72CA737A72FA71AA741A727A717",
      INIT_28 => X"A726A72FA73EA728A71AA72AA729A732A72AA729A722A723A717A71EA728A727",
      INIT_29 => X"A72FA732A73CA730A72EA730A729A728A721A73AA71CA72AA71CA722A72DA728",
      INIT_2A => X"A72FA721A713A742A731A717A71BA727A734A71DA73EA71DA717A722A718A731",
      INIT_2B => X"A71FA724A729A727A718A72CA735A738A717A732A728A71AA73BA72AA71FA719",
      INIT_2C => X"A733A72AA735A72EA72CA726A731A726A720A721A72AA738A73FA71DA723A728",
      INIT_2D => X"A72BA725A72BA726A736A71EA728A724A723A713A71EA737A72AA72AA726A726",
      INIT_2E => X"A720A71EA725A71DA731A720A729A72EA717A724A71CA720A720A727A718A72B",
      INIT_2F => X"A72AA71DA722A71DA72AA71FA72FA71EA722A72AA734A720A732A72FA720A730",
      INIT_30 => X"A728A737A71AA72CA740A726A726A721A72FA730A73DA72BA723A731A733A723",
      INIT_31 => X"A718A72EA72BA72EA733A733A724A736A72DA737A730A726A73AA739A723A737",
      INIT_32 => X"A724A732A735A72AA716A72FA72AA716A72FA716A72AA72EA71AA72CA71DA732",
      INIT_33 => X"A73BA71EA721A720A727A72DA722A71FA730A71FA72AA72CA731A72EA729A71E",
      INIT_34 => X"A727A72EA73CA71EA723A725A729A725A725A724A729A731A728A724A720A730",
      INIT_35 => X"A725A72DA726A722A725A736A72AA730A720A72DA749A723A733A727A72CA72C",
      INIT_36 => X"A73CA74CA728A72EA71EA722A732A725A736A732A736A722A72DA72BA722A737",
      INIT_37 => X"A72DA728A720A727A739A732A73AA734A730A721A730A720A72CA728A719A735",
      INIT_38 => X"A731A71FA735A71CA72AA744A738A728A725A72BA72AA73DA722A728A72FA721",
      INIT_39 => X"A729A729A72FA736A71DA723A72BA724A72FA72CA72DA732A72CA72DA737A733",
      INIT_3A => X"A734A738A72EA740A723A728A733A73AA743A731A726A71DA72AA734A72EA740",
      INIT_3B => X"A734A732A730A743A733A731A735A736A735A727A720A731A734A738A72CA73F",
      INIT_3C => X"A741A72AA73CA711A733A73DA731A736A729A72DA73AA71EA71BA72AA72DA729",
      INIT_3D => X"A72CA716A733A745A721A742A730A73AA726A724A72FA735A72BA735A727A72E",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 18,
      WRITE_WIDTH_A => 18,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_3E => X"A738A725A71DA727A740A745A736A726A72AA74EA730A72EA739A727A735A739",
      INIT_3F => X"A6B9A71AA76BA772A720A6DFA755A761A721A70DA740A749A744A739A719A720",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_B => X"000000000"
    )
    port map (
      CASCADEINA => NLW_Mrom_DATA_rom0000_CASCADEINA_UNCONNECTED,
      CASCADEINB => NLW_Mrom_DATA_rom0000_CASCADEINB_UNCONNECTED,
      CLKA => CLK,
      CLKB => NLW_Mrom_DATA_rom0000_CLKB_UNCONNECTED,
      ENA => CE,
      REGCEA => N0,
      REGCEB => NLW_Mrom_DATA_rom0000_REGCEB_UNCONNECTED,
      ENB => NLW_Mrom_DATA_rom0000_ENB_UNCONNECTED,
      SSRA => N0,
      SSRB => NLW_Mrom_DATA_rom0000_SSRB_UNCONNECTED,
      CASCADEOUTA => NLW_Mrom_DATA_rom0000_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Mrom_DATA_rom0000_CASCADEOUTB_UNCONNECTED,
      ADDRA(14) => NLW_Mrom_DATA_rom0000_ADDRA_14_UNCONNECTED,
      ADDRA(13) => INDEX(9),
      ADDRA(12) => INDEX(8),
      ADDRA(11) => INDEX(7),
      ADDRA(10) => INDEX(6),
      ADDRA(9) => INDEX(5),
      ADDRA(8) => INDEX(4),
      ADDRA(7) => INDEX(3),
      ADDRA(6) => INDEX(2),
      ADDRA(5) => INDEX(1),
      ADDRA(4) => INDEX(0),
      ADDRA(3) => NLW_Mrom_DATA_rom0000_ADDRA_3_UNCONNECTED,
      ADDRA(2) => NLW_Mrom_DATA_rom0000_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_Mrom_DATA_rom0000_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_Mrom_DATA_rom0000_ADDRA_0_UNCONNECTED,
      ADDRB(14) => NLW_Mrom_DATA_rom0000_ADDRB_14_UNCONNECTED,
      ADDRB(13) => NLW_Mrom_DATA_rom0000_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_Mrom_DATA_rom0000_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_Mrom_DATA_rom0000_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_Mrom_DATA_rom0000_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_Mrom_DATA_rom0000_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_Mrom_DATA_rom0000_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_Mrom_DATA_rom0000_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_Mrom_DATA_rom0000_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_Mrom_DATA_rom0000_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_Mrom_DATA_rom0000_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_Mrom_DATA_rom0000_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_Mrom_DATA_rom0000_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_Mrom_DATA_rom0000_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_Mrom_DATA_rom0000_ADDRB_0_UNCONNECTED,
      DIA(31) => NLW_Mrom_DATA_rom0000_DIA_31_UNCONNECTED,
      DIA(30) => NLW_Mrom_DATA_rom0000_DIA_30_UNCONNECTED,
      DIA(29) => NLW_Mrom_DATA_rom0000_DIA_29_UNCONNECTED,
      DIA(28) => NLW_Mrom_DATA_rom0000_DIA_28_UNCONNECTED,
      DIA(27) => NLW_Mrom_DATA_rom0000_DIA_27_UNCONNECTED,
      DIA(26) => NLW_Mrom_DATA_rom0000_DIA_26_UNCONNECTED,
      DIA(25) => NLW_Mrom_DATA_rom0000_DIA_25_UNCONNECTED,
      DIA(24) => NLW_Mrom_DATA_rom0000_DIA_24_UNCONNECTED,
      DIA(23) => NLW_Mrom_DATA_rom0000_DIA_23_UNCONNECTED,
      DIA(22) => NLW_Mrom_DATA_rom0000_DIA_22_UNCONNECTED,
      DIA(21) => NLW_Mrom_DATA_rom0000_DIA_21_UNCONNECTED,
      DIA(20) => NLW_Mrom_DATA_rom0000_DIA_20_UNCONNECTED,
      DIA(19) => NLW_Mrom_DATA_rom0000_DIA_19_UNCONNECTED,
      DIA(18) => NLW_Mrom_DATA_rom0000_DIA_18_UNCONNECTED,
      DIA(17) => NLW_Mrom_DATA_rom0000_DIA_17_UNCONNECTED,
      DIA(16) => NLW_Mrom_DATA_rom0000_DIA_16_UNCONNECTED,
      DIA(15) => N0,
      DIA(14) => N0,
      DIA(13) => N0,
      DIA(12) => N0,
      DIA(11) => N0,
      DIA(10) => N0,
      DIA(9) => N0,
      DIA(8) => N0,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIB(31) => NLW_Mrom_DATA_rom0000_DIB_31_UNCONNECTED,
      DIB(30) => NLW_Mrom_DATA_rom0000_DIB_30_UNCONNECTED,
      DIB(29) => NLW_Mrom_DATA_rom0000_DIB_29_UNCONNECTED,
      DIB(28) => NLW_Mrom_DATA_rom0000_DIB_28_UNCONNECTED,
      DIB(27) => NLW_Mrom_DATA_rom0000_DIB_27_UNCONNECTED,
      DIB(26) => NLW_Mrom_DATA_rom0000_DIB_26_UNCONNECTED,
      DIB(25) => NLW_Mrom_DATA_rom0000_DIB_25_UNCONNECTED,
      DIB(24) => NLW_Mrom_DATA_rom0000_DIB_24_UNCONNECTED,
      DIB(23) => NLW_Mrom_DATA_rom0000_DIB_23_UNCONNECTED,
      DIB(22) => NLW_Mrom_DATA_rom0000_DIB_22_UNCONNECTED,
      DIB(21) => NLW_Mrom_DATA_rom0000_DIB_21_UNCONNECTED,
      DIB(20) => NLW_Mrom_DATA_rom0000_DIB_20_UNCONNECTED,
      DIB(19) => NLW_Mrom_DATA_rom0000_DIB_19_UNCONNECTED,
      DIB(18) => NLW_Mrom_DATA_rom0000_DIB_18_UNCONNECTED,
      DIB(17) => NLW_Mrom_DATA_rom0000_DIB_17_UNCONNECTED,
      DIB(16) => NLW_Mrom_DATA_rom0000_DIB_16_UNCONNECTED,
      DIB(15) => NLW_Mrom_DATA_rom0000_DIB_15_UNCONNECTED,
      DIB(14) => NLW_Mrom_DATA_rom0000_DIB_14_UNCONNECTED,
      DIB(13) => NLW_Mrom_DATA_rom0000_DIB_13_UNCONNECTED,
      DIB(12) => NLW_Mrom_DATA_rom0000_DIB_12_UNCONNECTED,
      DIB(11) => NLW_Mrom_DATA_rom0000_DIB_11_UNCONNECTED,
      DIB(10) => NLW_Mrom_DATA_rom0000_DIB_10_UNCONNECTED,
      DIB(9) => NLW_Mrom_DATA_rom0000_DIB_9_UNCONNECTED,
      DIB(8) => NLW_Mrom_DATA_rom0000_DIB_8_UNCONNECTED,
      DIB(7) => NLW_Mrom_DATA_rom0000_DIB_7_UNCONNECTED,
      DIB(6) => NLW_Mrom_DATA_rom0000_DIB_6_UNCONNECTED,
      DIB(5) => NLW_Mrom_DATA_rom0000_DIB_5_UNCONNECTED,
      DIB(4) => NLW_Mrom_DATA_rom0000_DIB_4_UNCONNECTED,
      DIB(3) => NLW_Mrom_DATA_rom0000_DIB_3_UNCONNECTED,
      DIB(2) => NLW_Mrom_DATA_rom0000_DIB_2_UNCONNECTED,
      DIB(1) => NLW_Mrom_DATA_rom0000_DIB_1_UNCONNECTED,
      DIB(0) => NLW_Mrom_DATA_rom0000_DIB_0_UNCONNECTED,
      DIPA(3) => NLW_Mrom_DATA_rom0000_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_Mrom_DATA_rom0000_DIPA_2_UNCONNECTED,
      DIPA(1) => N0,
      DIPA(0) => N0,
      DIPB(3) => NLW_Mrom_DATA_rom0000_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_Mrom_DATA_rom0000_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_Mrom_DATA_rom0000_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_Mrom_DATA_rom0000_DIPB_0_UNCONNECTED,
      WEA(3) => N0,
      WEA(2) => N0,
      WEA(1) => N0,
      WEA(0) => N0,
      WEB(3) => NLW_Mrom_DATA_rom0000_WEB_3_UNCONNECTED,
      WEB(2) => NLW_Mrom_DATA_rom0000_WEB_2_UNCONNECTED,
      WEB(1) => NLW_Mrom_DATA_rom0000_WEB_1_UNCONNECTED,
      WEB(0) => NLW_Mrom_DATA_rom0000_WEB_0_UNCONNECTED,
      DOA(31) => NLW_Mrom_DATA_rom0000_DOA_31_UNCONNECTED,
      DOA(30) => NLW_Mrom_DATA_rom0000_DOA_30_UNCONNECTED,
      DOA(29) => NLW_Mrom_DATA_rom0000_DOA_29_UNCONNECTED,
      DOA(28) => NLW_Mrom_DATA_rom0000_DOA_28_UNCONNECTED,
      DOA(27) => NLW_Mrom_DATA_rom0000_DOA_27_UNCONNECTED,
      DOA(26) => NLW_Mrom_DATA_rom0000_DOA_26_UNCONNECTED,
      DOA(25) => NLW_Mrom_DATA_rom0000_DOA_25_UNCONNECTED,
      DOA(24) => NLW_Mrom_DATA_rom0000_DOA_24_UNCONNECTED,
      DOA(23) => NLW_Mrom_DATA_rom0000_DOA_23_UNCONNECTED,
      DOA(22) => NLW_Mrom_DATA_rom0000_DOA_22_UNCONNECTED,
      DOA(21) => NLW_Mrom_DATA_rom0000_DOA_21_UNCONNECTED,
      DOA(20) => NLW_Mrom_DATA_rom0000_DOA_20_UNCONNECTED,
      DOA(19) => NLW_Mrom_DATA_rom0000_DOA_19_UNCONNECTED,
      DOA(18) => NLW_Mrom_DATA_rom0000_DOA_18_UNCONNECTED,
      DOA(17) => NLW_Mrom_DATA_rom0000_DOA_17_UNCONNECTED,
      DOA(16) => NLW_Mrom_DATA_rom0000_DOA_16_UNCONNECTED,
      DOA(15) => DATA(15),
      DOA(14) => DATA(14),
      DOA(13) => DATA(13),
      DOA(12) => DATA(12),
      DOA(11) => DATA(11),
      DOA(10) => DATA(10),
      DOA(9) => DATA(9),
      DOA(8) => DATA(8),
      DOA(7) => DATA(7),
      DOA(6) => DATA(6),
      DOA(5) => DATA(5),
      DOA(4) => DATA(4),
      DOA(3) => DATA(3),
      DOA(2) => DATA(2),
      DOA(1) => DATA(1),
      DOA(0) => DATA(0),
      DOB(31) => NLW_Mrom_DATA_rom0000_DOB_31_UNCONNECTED,
      DOB(30) => NLW_Mrom_DATA_rom0000_DOB_30_UNCONNECTED,
      DOB(29) => NLW_Mrom_DATA_rom0000_DOB_29_UNCONNECTED,
      DOB(28) => NLW_Mrom_DATA_rom0000_DOB_28_UNCONNECTED,
      DOB(27) => NLW_Mrom_DATA_rom0000_DOB_27_UNCONNECTED,
      DOB(26) => NLW_Mrom_DATA_rom0000_DOB_26_UNCONNECTED,
      DOB(25) => NLW_Mrom_DATA_rom0000_DOB_25_UNCONNECTED,
      DOB(24) => NLW_Mrom_DATA_rom0000_DOB_24_UNCONNECTED,
      DOB(23) => NLW_Mrom_DATA_rom0000_DOB_23_UNCONNECTED,
      DOB(22) => NLW_Mrom_DATA_rom0000_DOB_22_UNCONNECTED,
      DOB(21) => NLW_Mrom_DATA_rom0000_DOB_21_UNCONNECTED,
      DOB(20) => NLW_Mrom_DATA_rom0000_DOB_20_UNCONNECTED,
      DOB(19) => NLW_Mrom_DATA_rom0000_DOB_19_UNCONNECTED,
      DOB(18) => NLW_Mrom_DATA_rom0000_DOB_18_UNCONNECTED,
      DOB(17) => NLW_Mrom_DATA_rom0000_DOB_17_UNCONNECTED,
      DOB(16) => NLW_Mrom_DATA_rom0000_DOB_16_UNCONNECTED,
      DOB(15) => NLW_Mrom_DATA_rom0000_DOB_15_UNCONNECTED,
      DOB(14) => NLW_Mrom_DATA_rom0000_DOB_14_UNCONNECTED,
      DOB(13) => NLW_Mrom_DATA_rom0000_DOB_13_UNCONNECTED,
      DOB(12) => NLW_Mrom_DATA_rom0000_DOB_12_UNCONNECTED,
      DOB(11) => NLW_Mrom_DATA_rom0000_DOB_11_UNCONNECTED,
      DOB(10) => NLW_Mrom_DATA_rom0000_DOB_10_UNCONNECTED,
      DOB(9) => NLW_Mrom_DATA_rom0000_DOB_9_UNCONNECTED,
      DOB(8) => NLW_Mrom_DATA_rom0000_DOB_8_UNCONNECTED,
      DOB(7) => NLW_Mrom_DATA_rom0000_DOB_7_UNCONNECTED,
      DOB(6) => NLW_Mrom_DATA_rom0000_DOB_6_UNCONNECTED,
      DOB(5) => NLW_Mrom_DATA_rom0000_DOB_5_UNCONNECTED,
      DOB(4) => NLW_Mrom_DATA_rom0000_DOB_4_UNCONNECTED,
      DOB(3) => NLW_Mrom_DATA_rom0000_DOB_3_UNCONNECTED,
      DOB(2) => NLW_Mrom_DATA_rom0000_DOB_2_UNCONNECTED,
      DOB(1) => NLW_Mrom_DATA_rom0000_DOB_1_UNCONNECTED,
      DOB(0) => NLW_Mrom_DATA_rom0000_DOB_0_UNCONNECTED,
      DOPA(3) => NLW_Mrom_DATA_rom0000_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_Mrom_DATA_rom0000_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_Mrom_DATA_rom0000_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_Mrom_DATA_rom0000_DOPA_0_UNCONNECTED,
      DOPB(3) => NLW_Mrom_DATA_rom0000_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_Mrom_DATA_rom0000_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_Mrom_DATA_rom0000_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_Mrom_DATA_rom0000_DOPB_0_UNCONNECTED
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity sync_reset is
  port (
    CLK : in STD_LOGIC := 'X'; 
    SRESET : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X' 
  );
end sync_reset;

architecture STRUCTURE of sync_reset is
  signal N0 : STD_LOGIC; 
  signal temp_3359 : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  temp : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => N0,
      PRE => ARESET,
      Q => temp_3359
    );
  SRESET_3376 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => temp_3359,
      PRE => ARESET,
      Q => SRESET
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity igm_generator is
  port (
    CLK : in STD_LOGIC := 'X'; 
    TX_MOSI_DVAL : out STD_LOGIC; 
    PG_CONFIG_Trig : in STD_LOGIC := 'X'; 
    TX_MISO_AFULL : in STD_LOGIC := 'X'; 
    TX_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
    TX_MOSI_SOF : out STD_LOGIC; 
    TX_MOSI_EOF : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X'; 
    TX_MISO_BUSY : in STD_LOGIC := 'X'; 
    TX_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    TX_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    PG_CONFIG_PayloadSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
    PG_CONFIG_ZSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
    PG_CONFIG_ImagePause : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CONFIG_FrameType : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    PG_CONFIG_IMGSIZE : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
    PG_CONFIG_ROM_Z_START : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CONFIG_TagSize : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    PG_CONFIG_XSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    PG_CONFIG_DiagSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CONFIG_YSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    PG_CONFIG_ROM_INIT_INDEX : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CONFIG_DiagMode : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end igm_generator;

architecture STRUCTURE of igm_generator is
  component sync_reset
    port (
      CLK : in STD_LOGIC := 'X'; 
      SRESET : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X' 
    );
  end component;
  component hot_bb_igm
    port (
      CLK : in STD_LOGIC := 'X'; 
      CE : in STD_LOGIC := 'X'; 
      DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      INDEX : in STD_LOGIC_VECTOR ( 9 downto 0 ) 
    );
  end component;
  component cold_bb_igm
    port (
      CLK : in STD_LOGIC := 'X'; 
      CE : in STD_LOGIC := 'X'; 
      DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      INDEX : in STD_LOGIC_VECTOR ( 9 downto 0 ) 
    );
  end component;
  component scene_igm
    port (
      CLK : in STD_LOGIC := 'X'; 
      CE : in STD_LOGIC := 'X'; 
      DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      INDEX : in STD_LOGIC_VECTOR ( 9 downto 0 ) 
    );
  end component;
  signal Madd_img_cnt_addsub0000_cy_10_rt_3450 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_11_rt_3452 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_12_rt_3454 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_13_rt_3456 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_14_rt_3458 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_15_rt_3460 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_16_rt_3462 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_17_rt_3464 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_18_rt_3466 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_2_rt_3469 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_3_rt_3471 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_4_rt_3473 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_5_rt_3475 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_6_rt_3477 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_7_rt_3479 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_8_rt_3481 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy_9_rt_3483 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_xor_19_rt_3485 : STD_LOGIC; 
  signal Mcount_z_cnt : STD_LOGIC; 
  signal Mcount_z_cnt1 : STD_LOGIC; 
  signal Mcount_z_cnt10 : STD_LOGIC; 
  signal Mcount_z_cnt11 : STD_LOGIC; 
  signal Mcount_z_cnt12 : STD_LOGIC; 
  signal Mcount_z_cnt13 : STD_LOGIC; 
  signal Mcount_z_cnt14 : STD_LOGIC; 
  signal Mcount_z_cnt15 : STD_LOGIC; 
  signal Mcount_z_cnt16 : STD_LOGIC; 
  signal Mcount_z_cnt17 : STD_LOGIC; 
  signal Mcount_z_cnt18 : STD_LOGIC; 
  signal Mcount_z_cnt19 : STD_LOGIC; 
  signal Mcount_z_cnt2 : STD_LOGIC; 
  signal Mcount_z_cnt20 : STD_LOGIC; 
  signal Mcount_z_cnt21 : STD_LOGIC; 
  signal Mcount_z_cnt22 : STD_LOGIC; 
  signal Mcount_z_cnt23 : STD_LOGIC; 
  signal Mcount_z_cnt3 : STD_LOGIC; 
  signal Mcount_z_cnt4 : STD_LOGIC; 
  signal Mcount_z_cnt5 : STD_LOGIC; 
  signal Mcount_z_cnt6 : STD_LOGIC; 
  signal Mcount_z_cnt7 : STD_LOGIC; 
  signal Mcount_z_cnt8 : STD_LOGIC; 
  signal Mcount_z_cnt9 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N141 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal N3 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal N37 : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N41 : STD_LOGIC; 
  signal N411 : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal RESET : STD_LOGIC; 
  signal TX_MISO_BUSY_inv : STD_LOGIC; 
  signal TX_MOSI_DVAL_or0000 : STD_LOGIC; 
  signal TX_MOSI_EOF_mux0002 : STD_LOGIC; 
  signal igm_index_not0001 : STD_LOGIC; 
  signal igm_index_not000110_3821 : STD_LOGIC; 
  signal z_cnt_and0000_inv : STD_LOGIC; 
  signal z_cnt_not0001 : STD_LOGIC; 
  signal Madd_img_cnt_addsub0000_cy : STD_LOGIC_VECTOR ( 18 downto 1 ); 
  signal Madd_img_cnt_addsub0000_lut : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal Mcompar_igm_index_cmp_lt0000_cy : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Mcompar_igm_index_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Mcompar_igm_index_cmp_ne0000_cy : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Mcompar_igm_index_cmp_ne0000_lut : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Mcompar_igm_index_cmp_ne0001_cy : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal Mcompar_igm_index_cmp_ne0001_lut : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal Mcount_z_cnt_cy : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal Mcount_z_cnt_lut : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal NlwRenamedSignal_TX_MOSI_DATA : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal NlwRenamedSig_OI_TX_MOSI_DREM : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal cold_bb_data : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal hot_bb_data : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal igm_index : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal igm_index_mux0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal img_cnt : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal img_cnt_addsub0000 : STD_LOGIC_VECTOR ( 19 downto 1 ); 
  signal img_cnt_mux0002 : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal scene_data : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal z_cnt : STD_LOGIC_VECTOR ( 23 downto 0 ); 
begin
  TX_MOSI_SUPPORT_BUSY <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DREM(1) <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DREM(0) <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DATA(31) <= NlwRenamedSignal_TX_MOSI_DATA(15);
  TX_MOSI_DATA(30) <= NlwRenamedSignal_TX_MOSI_DATA(14);
  TX_MOSI_DATA(29) <= NlwRenamedSignal_TX_MOSI_DATA(13);
  TX_MOSI_DATA(28) <= NlwRenamedSignal_TX_MOSI_DATA(12);
  TX_MOSI_DATA(27) <= NlwRenamedSignal_TX_MOSI_DATA(11);
  TX_MOSI_DATA(26) <= NlwRenamedSignal_TX_MOSI_DATA(10);
  TX_MOSI_DATA(25) <= NlwRenamedSignal_TX_MOSI_DATA(9);
  TX_MOSI_DATA(24) <= NlwRenamedSignal_TX_MOSI_DATA(8);
  TX_MOSI_DATA(23) <= NlwRenamedSignal_TX_MOSI_DATA(7);
  TX_MOSI_DATA(22) <= NlwRenamedSignal_TX_MOSI_DATA(6);
  TX_MOSI_DATA(21) <= NlwRenamedSignal_TX_MOSI_DATA(5);
  TX_MOSI_DATA(20) <= NlwRenamedSignal_TX_MOSI_DATA(4);
  TX_MOSI_DATA(19) <= NlwRenamedSignal_TX_MOSI_DATA(3);
  TX_MOSI_DATA(18) <= NlwRenamedSignal_TX_MOSI_DATA(2);
  TX_MOSI_DATA(17) <= NlwRenamedSignal_TX_MOSI_DATA(1);
  TX_MOSI_DATA(16) <= NlwRenamedSignal_TX_MOSI_DATA(0);
  TX_MOSI_DATA(15) <= NlwRenamedSignal_TX_MOSI_DATA(15);
  TX_MOSI_DATA(14) <= NlwRenamedSignal_TX_MOSI_DATA(14);
  TX_MOSI_DATA(13) <= NlwRenamedSignal_TX_MOSI_DATA(13);
  TX_MOSI_DATA(12) <= NlwRenamedSignal_TX_MOSI_DATA(12);
  TX_MOSI_DATA(11) <= NlwRenamedSignal_TX_MOSI_DATA(11);
  TX_MOSI_DATA(10) <= NlwRenamedSignal_TX_MOSI_DATA(10);
  TX_MOSI_DATA(9) <= NlwRenamedSignal_TX_MOSI_DATA(9);
  TX_MOSI_DATA(8) <= NlwRenamedSignal_TX_MOSI_DATA(8);
  TX_MOSI_DATA(7) <= NlwRenamedSignal_TX_MOSI_DATA(7);
  TX_MOSI_DATA(6) <= NlwRenamedSignal_TX_MOSI_DATA(6);
  TX_MOSI_DATA(5) <= NlwRenamedSignal_TX_MOSI_DATA(5);
  TX_MOSI_DATA(4) <= NlwRenamedSignal_TX_MOSI_DATA(4);
  TX_MOSI_DATA(3) <= NlwRenamedSignal_TX_MOSI_DATA(3);
  TX_MOSI_DATA(2) <= NlwRenamedSignal_TX_MOSI_DATA(2);
  TX_MOSI_DATA(1) <= NlwRenamedSignal_TX_MOSI_DATA(1);
  TX_MOSI_DATA(0) <= NlwRenamedSignal_TX_MOSI_DATA(0);
  XST_GND : GND
    port map (
      G => img_cnt(0)
    );
  XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_TX_MOSI_DREM(0)
    );
  igm_index_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0001,
      D => igm_index_mux0000(0),
      Q => igm_index(0)
    );
  igm_index_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0001,
      D => igm_index_mux0000(1),
      Q => igm_index(1)
    );
  igm_index_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0001,
      D => igm_index_mux0000(2),
      Q => igm_index(2)
    );
  igm_index_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0001,
      D => igm_index_mux0000(3),
      Q => igm_index(3)
    );
  igm_index_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0001,
      D => igm_index_mux0000(4),
      Q => igm_index(4)
    );
  igm_index_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0001,
      D => igm_index_mux0000(5),
      Q => igm_index(5)
    );
  igm_index_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0001,
      D => igm_index_mux0000(6),
      Q => igm_index(6)
    );
  igm_index_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0001,
      D => igm_index_mux0000(7),
      Q => igm_index(7)
    );
  igm_index_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0001,
      D => igm_index_mux0000(8),
      Q => igm_index(8)
    );
  igm_index_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => igm_index_not0001,
      D => igm_index_mux0000(9),
      Q => igm_index(9)
    );
  TX_MOSI_DVAL_3167 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      R => TX_MOSI_DVAL_or0000,
      Q => TX_MOSI_DVAL
    );
  TX_MOSI_EOF_3168 : FDE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => TX_MOSI_EOF_mux0002,
      Q => TX_MOSI_EOF
    );
  img_cnt_1 : FDSE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(18),
      S => TX_MOSI_DVAL_or0000,
      Q => img_cnt(1)
    );
  img_cnt_2 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(17),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(2)
    );
  img_cnt_3 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(16),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(3)
    );
  img_cnt_4 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(15),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(4)
    );
  img_cnt_5 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(14),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(5)
    );
  img_cnt_6 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(13),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(6)
    );
  img_cnt_7 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(12),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(7)
    );
  img_cnt_8 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(11),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(8)
    );
  img_cnt_9 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(10),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(9)
    );
  img_cnt_10 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(9),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(10)
    );
  img_cnt_11 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(8),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(11)
    );
  img_cnt_12 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(7),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(12)
    );
  img_cnt_13 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(6),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(13)
    );
  img_cnt_14 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(5),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(14)
    );
  img_cnt_15 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(4),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(15)
    );
  img_cnt_16 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(3),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(16)
    );
  img_cnt_17 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(2),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(17)
    );
  img_cnt_18 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(1),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(18)
    );
  img_cnt_19 : FDRE
    port map (
      C => CLK,
      CE => TX_MISO_BUSY_inv,
      D => img_cnt_mux0002(0),
      R => TX_MOSI_DVAL_or0000,
      Q => img_cnt(19)
    );
  Mcount_z_cnt_cy_0_Q : MUXCY
    port map (
      CI => z_cnt_and0000_inv,
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(0),
      O => Mcount_z_cnt_cy(0)
    );
  Mcount_z_cnt_xor_0_Q : XORCY
    port map (
      CI => z_cnt_and0000_inv,
      LI => Mcount_z_cnt_lut(0),
      O => Mcount_z_cnt
    );
  Mcount_z_cnt_cy_1_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(0),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(1),
      O => Mcount_z_cnt_cy(1)
    );
  Mcount_z_cnt_xor_1_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(0),
      LI => Mcount_z_cnt_lut(1),
      O => Mcount_z_cnt1
    );
  Mcount_z_cnt_cy_2_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(1),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(2),
      O => Mcount_z_cnt_cy(2)
    );
  Mcount_z_cnt_xor_2_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(1),
      LI => Mcount_z_cnt_lut(2),
      O => Mcount_z_cnt2
    );
  Mcount_z_cnt_cy_3_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(2),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(3),
      O => Mcount_z_cnt_cy(3)
    );
  Mcount_z_cnt_xor_3_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(2),
      LI => Mcount_z_cnt_lut(3),
      O => Mcount_z_cnt3
    );
  Mcount_z_cnt_cy_4_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(3),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(4),
      O => Mcount_z_cnt_cy(4)
    );
  Mcount_z_cnt_xor_4_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(3),
      LI => Mcount_z_cnt_lut(4),
      O => Mcount_z_cnt4
    );
  Mcount_z_cnt_cy_5_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(4),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(5),
      O => Mcount_z_cnt_cy(5)
    );
  Mcount_z_cnt_xor_5_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(4),
      LI => Mcount_z_cnt_lut(5),
      O => Mcount_z_cnt5
    );
  Mcount_z_cnt_cy_6_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(5),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(6),
      O => Mcount_z_cnt_cy(6)
    );
  Mcount_z_cnt_xor_6_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(5),
      LI => Mcount_z_cnt_lut(6),
      O => Mcount_z_cnt6
    );
  Mcount_z_cnt_cy_7_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(6),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(7),
      O => Mcount_z_cnt_cy(7)
    );
  Mcount_z_cnt_xor_7_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(6),
      LI => Mcount_z_cnt_lut(7),
      O => Mcount_z_cnt7
    );
  Mcount_z_cnt_cy_8_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(7),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(8),
      O => Mcount_z_cnt_cy(8)
    );
  Mcount_z_cnt_xor_8_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(7),
      LI => Mcount_z_cnt_lut(8),
      O => Mcount_z_cnt8
    );
  Mcount_z_cnt_cy_9_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(8),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(9),
      O => Mcount_z_cnt_cy(9)
    );
  Mcount_z_cnt_xor_9_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(8),
      LI => Mcount_z_cnt_lut(9),
      O => Mcount_z_cnt9
    );
  Mcount_z_cnt_cy_10_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(9),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(10),
      O => Mcount_z_cnt_cy(10)
    );
  Mcount_z_cnt_xor_10_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(9),
      LI => Mcount_z_cnt_lut(10),
      O => Mcount_z_cnt10
    );
  Mcount_z_cnt_cy_11_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(10),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(11),
      O => Mcount_z_cnt_cy(11)
    );
  Mcount_z_cnt_xor_11_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(10),
      LI => Mcount_z_cnt_lut(11),
      O => Mcount_z_cnt11
    );
  Mcount_z_cnt_cy_12_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(11),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(12),
      O => Mcount_z_cnt_cy(12)
    );
  Mcount_z_cnt_xor_12_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(11),
      LI => Mcount_z_cnt_lut(12),
      O => Mcount_z_cnt12
    );
  Mcount_z_cnt_cy_13_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(12),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(13),
      O => Mcount_z_cnt_cy(13)
    );
  Mcount_z_cnt_xor_13_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(12),
      LI => Mcount_z_cnt_lut(13),
      O => Mcount_z_cnt13
    );
  Mcount_z_cnt_cy_14_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(13),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(14),
      O => Mcount_z_cnt_cy(14)
    );
  Mcount_z_cnt_xor_14_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(13),
      LI => Mcount_z_cnt_lut(14),
      O => Mcount_z_cnt14
    );
  Mcount_z_cnt_cy_15_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(14),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(15),
      O => Mcount_z_cnt_cy(15)
    );
  Mcount_z_cnt_xor_15_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(14),
      LI => Mcount_z_cnt_lut(15),
      O => Mcount_z_cnt15
    );
  Mcount_z_cnt_cy_16_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(15),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(16),
      O => Mcount_z_cnt_cy(16)
    );
  Mcount_z_cnt_xor_16_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(15),
      LI => Mcount_z_cnt_lut(16),
      O => Mcount_z_cnt16
    );
  Mcount_z_cnt_cy_17_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(16),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(17),
      O => Mcount_z_cnt_cy(17)
    );
  Mcount_z_cnt_xor_17_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(16),
      LI => Mcount_z_cnt_lut(17),
      O => Mcount_z_cnt17
    );
  Mcount_z_cnt_cy_18_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(17),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(18),
      O => Mcount_z_cnt_cy(18)
    );
  Mcount_z_cnt_xor_18_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(17),
      LI => Mcount_z_cnt_lut(18),
      O => Mcount_z_cnt18
    );
  Mcount_z_cnt_cy_19_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(18),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(19),
      O => Mcount_z_cnt_cy(19)
    );
  Mcount_z_cnt_xor_19_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(18),
      LI => Mcount_z_cnt_lut(19),
      O => Mcount_z_cnt19
    );
  Mcount_z_cnt_cy_20_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(19),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(20),
      O => Mcount_z_cnt_cy(20)
    );
  Mcount_z_cnt_xor_20_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(19),
      LI => Mcount_z_cnt_lut(20),
      O => Mcount_z_cnt20
    );
  Mcount_z_cnt_cy_21_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(20),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(21),
      O => Mcount_z_cnt_cy(21)
    );
  Mcount_z_cnt_xor_21_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(20),
      LI => Mcount_z_cnt_lut(21),
      O => Mcount_z_cnt21
    );
  Mcount_z_cnt_cy_22_Q : MUXCY
    port map (
      CI => Mcount_z_cnt_cy(21),
      DI => img_cnt(0),
      S => Mcount_z_cnt_lut(22),
      O => Mcount_z_cnt_cy(22)
    );
  Mcount_z_cnt_xor_22_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(21),
      LI => Mcount_z_cnt_lut(22),
      O => Mcount_z_cnt22
    );
  Mcount_z_cnt_xor_23_Q : XORCY
    port map (
      CI => Mcount_z_cnt_cy(22),
      LI => Mcount_z_cnt_lut(23),
      O => Mcount_z_cnt23
    );
  z_cnt_0 : FDSE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt,
      S => TX_MOSI_DVAL_or0000,
      Q => z_cnt(0)
    );
  z_cnt_1 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt1,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(1)
    );
  z_cnt_2 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt2,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(2)
    );
  z_cnt_3 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt3,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(3)
    );
  z_cnt_4 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt4,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(4)
    );
  z_cnt_5 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt5,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(5)
    );
  z_cnt_6 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt6,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(6)
    );
  z_cnt_9 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt9,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(9)
    );
  z_cnt_7 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt7,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(7)
    );
  z_cnt_8 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt8,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(8)
    );
  z_cnt_10 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt10,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(10)
    );
  z_cnt_11 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt11,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(11)
    );
  z_cnt_12 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt12,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(12)
    );
  z_cnt_13 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt13,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(13)
    );
  z_cnt_14 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt14,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(14)
    );
  z_cnt_15 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt15,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(15)
    );
  z_cnt_16 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt16,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(16)
    );
  z_cnt_17 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt17,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(17)
    );
  z_cnt_18 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt18,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(18)
    );
  z_cnt_19 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt19,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(19)
    );
  z_cnt_20 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt20,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(20)
    );
  z_cnt_21 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt21,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(21)
    );
  z_cnt_22 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt22,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(22)
    );
  z_cnt_23 : FDRE
    port map (
      C => CLK,
      CE => z_cnt_not0001,
      D => Mcount_z_cnt23,
      R => TX_MOSI_DVAL_or0000,
      Q => z_cnt(23)
    );
  Madd_img_cnt_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => img_cnt(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Madd_img_cnt_addsub0000_lut(1),
      O => Madd_img_cnt_addsub0000_cy(1)
    );
  Madd_img_cnt_addsub0000_xor_1_Q : XORCY
    port map (
      CI => img_cnt(0),
      LI => Madd_img_cnt_addsub0000_lut(1),
      O => img_cnt_addsub0000(1)
    );
  Madd_img_cnt_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(1),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_2_rt_3469,
      O => Madd_img_cnt_addsub0000_cy(2)
    );
  Madd_img_cnt_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(1),
      LI => Madd_img_cnt_addsub0000_cy_2_rt_3469,
      O => img_cnt_addsub0000(2)
    );
  Madd_img_cnt_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(2),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_3_rt_3471,
      O => Madd_img_cnt_addsub0000_cy(3)
    );
  Madd_img_cnt_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(2),
      LI => Madd_img_cnt_addsub0000_cy_3_rt_3471,
      O => img_cnt_addsub0000(3)
    );
  Madd_img_cnt_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(3),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_4_rt_3473,
      O => Madd_img_cnt_addsub0000_cy(4)
    );
  Madd_img_cnt_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(3),
      LI => Madd_img_cnt_addsub0000_cy_4_rt_3473,
      O => img_cnt_addsub0000(4)
    );
  Madd_img_cnt_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(4),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_5_rt_3475,
      O => Madd_img_cnt_addsub0000_cy(5)
    );
  Madd_img_cnt_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(4),
      LI => Madd_img_cnt_addsub0000_cy_5_rt_3475,
      O => img_cnt_addsub0000(5)
    );
  Madd_img_cnt_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(5),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_6_rt_3477,
      O => Madd_img_cnt_addsub0000_cy(6)
    );
  Madd_img_cnt_addsub0000_xor_6_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(5),
      LI => Madd_img_cnt_addsub0000_cy_6_rt_3477,
      O => img_cnt_addsub0000(6)
    );
  Madd_img_cnt_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(6),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_7_rt_3479,
      O => Madd_img_cnt_addsub0000_cy(7)
    );
  Madd_img_cnt_addsub0000_xor_7_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(6),
      LI => Madd_img_cnt_addsub0000_cy_7_rt_3479,
      O => img_cnt_addsub0000(7)
    );
  Madd_img_cnt_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(7),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_8_rt_3481,
      O => Madd_img_cnt_addsub0000_cy(8)
    );
  Madd_img_cnt_addsub0000_xor_8_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(7),
      LI => Madd_img_cnt_addsub0000_cy_8_rt_3481,
      O => img_cnt_addsub0000(8)
    );
  Madd_img_cnt_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(8),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_9_rt_3483,
      O => Madd_img_cnt_addsub0000_cy(9)
    );
  Madd_img_cnt_addsub0000_xor_9_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(8),
      LI => Madd_img_cnt_addsub0000_cy_9_rt_3483,
      O => img_cnt_addsub0000(9)
    );
  Madd_img_cnt_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(9),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_10_rt_3450,
      O => Madd_img_cnt_addsub0000_cy(10)
    );
  Madd_img_cnt_addsub0000_xor_10_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(9),
      LI => Madd_img_cnt_addsub0000_cy_10_rt_3450,
      O => img_cnt_addsub0000(10)
    );
  Madd_img_cnt_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(10),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_11_rt_3452,
      O => Madd_img_cnt_addsub0000_cy(11)
    );
  Madd_img_cnt_addsub0000_xor_11_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(10),
      LI => Madd_img_cnt_addsub0000_cy_11_rt_3452,
      O => img_cnt_addsub0000(11)
    );
  Madd_img_cnt_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(11),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_12_rt_3454,
      O => Madd_img_cnt_addsub0000_cy(12)
    );
  Madd_img_cnt_addsub0000_xor_12_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(11),
      LI => Madd_img_cnt_addsub0000_cy_12_rt_3454,
      O => img_cnt_addsub0000(12)
    );
  Madd_img_cnt_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(12),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_13_rt_3456,
      O => Madd_img_cnt_addsub0000_cy(13)
    );
  Madd_img_cnt_addsub0000_xor_13_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(12),
      LI => Madd_img_cnt_addsub0000_cy_13_rt_3456,
      O => img_cnt_addsub0000(13)
    );
  Madd_img_cnt_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(13),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_14_rt_3458,
      O => Madd_img_cnt_addsub0000_cy(14)
    );
  Madd_img_cnt_addsub0000_xor_14_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(13),
      LI => Madd_img_cnt_addsub0000_cy_14_rt_3458,
      O => img_cnt_addsub0000(14)
    );
  Madd_img_cnt_addsub0000_cy_15_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(14),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_15_rt_3460,
      O => Madd_img_cnt_addsub0000_cy(15)
    );
  Madd_img_cnt_addsub0000_xor_15_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(14),
      LI => Madd_img_cnt_addsub0000_cy_15_rt_3460,
      O => img_cnt_addsub0000(15)
    );
  Madd_img_cnt_addsub0000_cy_16_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(15),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_16_rt_3462,
      O => Madd_img_cnt_addsub0000_cy(16)
    );
  Madd_img_cnt_addsub0000_xor_16_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(15),
      LI => Madd_img_cnt_addsub0000_cy_16_rt_3462,
      O => img_cnt_addsub0000(16)
    );
  Madd_img_cnt_addsub0000_cy_17_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(16),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_17_rt_3464,
      O => Madd_img_cnt_addsub0000_cy(17)
    );
  Madd_img_cnt_addsub0000_xor_17_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(16),
      LI => Madd_img_cnt_addsub0000_cy_17_rt_3464,
      O => img_cnt_addsub0000(17)
    );
  Madd_img_cnt_addsub0000_cy_18_Q : MUXCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(17),
      DI => img_cnt(0),
      S => Madd_img_cnt_addsub0000_cy_18_rt_3466,
      O => Madd_img_cnt_addsub0000_cy(18)
    );
  Madd_img_cnt_addsub0000_xor_18_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(17),
      LI => Madd_img_cnt_addsub0000_cy_18_rt_3466,
      O => img_cnt_addsub0000(18)
    );
  Madd_img_cnt_addsub0000_xor_19_Q : XORCY
    port map (
      CI => Madd_img_cnt_addsub0000_cy(18),
      LI => Madd_img_cnt_addsub0000_xor_19_rt_3485,
      O => img_cnt_addsub0000(19)
    );
  Mcompar_igm_index_cmp_lt0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(0),
      I1 => PG_CONFIG_ROM_Z_START(0),
      O => Mcompar_igm_index_cmp_lt0000_lut(0)
    );
  Mcompar_igm_index_cmp_lt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      DI => z_cnt(0),
      S => Mcompar_igm_index_cmp_lt0000_lut(0),
      O => Mcompar_igm_index_cmp_lt0000_cy(0)
    );
  Mcompar_igm_index_cmp_lt0000_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(1),
      I1 => PG_CONFIG_ROM_Z_START(1),
      O => Mcompar_igm_index_cmp_lt0000_lut(1)
    );
  Mcompar_igm_index_cmp_lt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(0),
      DI => z_cnt(1),
      S => Mcompar_igm_index_cmp_lt0000_lut(1),
      O => Mcompar_igm_index_cmp_lt0000_cy(1)
    );
  Mcompar_igm_index_cmp_lt0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(2),
      I1 => PG_CONFIG_ROM_Z_START(2),
      O => Mcompar_igm_index_cmp_lt0000_lut(2)
    );
  Mcompar_igm_index_cmp_lt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(1),
      DI => z_cnt(2),
      S => Mcompar_igm_index_cmp_lt0000_lut(2),
      O => Mcompar_igm_index_cmp_lt0000_cy(2)
    );
  Mcompar_igm_index_cmp_lt0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(3),
      I1 => PG_CONFIG_ROM_Z_START(3),
      O => Mcompar_igm_index_cmp_lt0000_lut(3)
    );
  Mcompar_igm_index_cmp_lt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(2),
      DI => z_cnt(3),
      S => Mcompar_igm_index_cmp_lt0000_lut(3),
      O => Mcompar_igm_index_cmp_lt0000_cy(3)
    );
  Mcompar_igm_index_cmp_lt0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(4),
      I1 => PG_CONFIG_ROM_Z_START(4),
      O => Mcompar_igm_index_cmp_lt0000_lut(4)
    );
  Mcompar_igm_index_cmp_lt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(3),
      DI => z_cnt(4),
      S => Mcompar_igm_index_cmp_lt0000_lut(4),
      O => Mcompar_igm_index_cmp_lt0000_cy(4)
    );
  Mcompar_igm_index_cmp_lt0000_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(5),
      I1 => PG_CONFIG_ROM_Z_START(5),
      O => Mcompar_igm_index_cmp_lt0000_lut(5)
    );
  Mcompar_igm_index_cmp_lt0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(4),
      DI => z_cnt(5),
      S => Mcompar_igm_index_cmp_lt0000_lut(5),
      O => Mcompar_igm_index_cmp_lt0000_cy(5)
    );
  Mcompar_igm_index_cmp_lt0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(6),
      I1 => PG_CONFIG_ROM_Z_START(6),
      O => Mcompar_igm_index_cmp_lt0000_lut(6)
    );
  Mcompar_igm_index_cmp_lt0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(5),
      DI => z_cnt(6),
      S => Mcompar_igm_index_cmp_lt0000_lut(6),
      O => Mcompar_igm_index_cmp_lt0000_cy(6)
    );
  Mcompar_igm_index_cmp_lt0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(7),
      I1 => PG_CONFIG_ROM_Z_START(7),
      O => Mcompar_igm_index_cmp_lt0000_lut(7)
    );
  Mcompar_igm_index_cmp_lt0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(6),
      DI => z_cnt(7),
      S => Mcompar_igm_index_cmp_lt0000_lut(7),
      O => Mcompar_igm_index_cmp_lt0000_cy(7)
    );
  Mcompar_igm_index_cmp_lt0000_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(8),
      I1 => PG_CONFIG_ROM_Z_START(8),
      O => Mcompar_igm_index_cmp_lt0000_lut(8)
    );
  Mcompar_igm_index_cmp_lt0000_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(7),
      DI => z_cnt(8),
      S => Mcompar_igm_index_cmp_lt0000_lut(8),
      O => Mcompar_igm_index_cmp_lt0000_cy(8)
    );
  Mcompar_igm_index_cmp_lt0000_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(9),
      I1 => PG_CONFIG_ROM_Z_START(9),
      O => Mcompar_igm_index_cmp_lt0000_lut(9)
    );
  Mcompar_igm_index_cmp_lt0000_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(8),
      DI => z_cnt(9),
      S => Mcompar_igm_index_cmp_lt0000_lut(9),
      O => Mcompar_igm_index_cmp_lt0000_cy(9)
    );
  Mcompar_igm_index_cmp_lt0000_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(10),
      I1 => PG_CONFIG_ROM_Z_START(10),
      O => Mcompar_igm_index_cmp_lt0000_lut(10)
    );
  Mcompar_igm_index_cmp_lt0000_cy_10_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(9),
      DI => z_cnt(10),
      S => Mcompar_igm_index_cmp_lt0000_lut(10),
      O => Mcompar_igm_index_cmp_lt0000_cy(10)
    );
  Mcompar_igm_index_cmp_lt0000_lut_11_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(11),
      I1 => PG_CONFIG_ROM_Z_START(11),
      O => Mcompar_igm_index_cmp_lt0000_lut(11)
    );
  Mcompar_igm_index_cmp_lt0000_cy_11_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(10),
      DI => z_cnt(11),
      S => Mcompar_igm_index_cmp_lt0000_lut(11),
      O => Mcompar_igm_index_cmp_lt0000_cy(11)
    );
  Mcompar_igm_index_cmp_lt0000_lut_12_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(12),
      I1 => PG_CONFIG_ROM_Z_START(12),
      O => Mcompar_igm_index_cmp_lt0000_lut(12)
    );
  Mcompar_igm_index_cmp_lt0000_cy_12_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(11),
      DI => z_cnt(12),
      S => Mcompar_igm_index_cmp_lt0000_lut(12),
      O => Mcompar_igm_index_cmp_lt0000_cy(12)
    );
  Mcompar_igm_index_cmp_lt0000_lut_13_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(13),
      I1 => PG_CONFIG_ROM_Z_START(13),
      O => Mcompar_igm_index_cmp_lt0000_lut(13)
    );
  Mcompar_igm_index_cmp_lt0000_cy_13_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(12),
      DI => z_cnt(13),
      S => Mcompar_igm_index_cmp_lt0000_lut(13),
      O => Mcompar_igm_index_cmp_lt0000_cy(13)
    );
  Mcompar_igm_index_cmp_lt0000_lut_14_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(14),
      I1 => PG_CONFIG_ROM_Z_START(14),
      O => Mcompar_igm_index_cmp_lt0000_lut(14)
    );
  Mcompar_igm_index_cmp_lt0000_cy_14_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(13),
      DI => z_cnt(14),
      S => Mcompar_igm_index_cmp_lt0000_lut(14),
      O => Mcompar_igm_index_cmp_lt0000_cy(14)
    );
  Mcompar_igm_index_cmp_lt0000_lut_15_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => z_cnt(15),
      I1 => PG_CONFIG_ROM_Z_START(15),
      O => Mcompar_igm_index_cmp_lt0000_lut(15)
    );
  Mcompar_igm_index_cmp_lt0000_cy_15_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_lt0000_cy(14),
      DI => z_cnt(15),
      S => Mcompar_igm_index_cmp_lt0000_lut(15),
      O => Mcompar_igm_index_cmp_lt0000_cy(15)
    );
  Mcompar_igm_index_cmp_ne0000_cy_0_Q : MUXCY
    port map (
      CI => img_cnt(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0000_lut(0),
      O => Mcompar_igm_index_cmp_ne0000_cy(0)
    );
  Mcompar_igm_index_cmp_ne0000_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(0),
      I1 => PG_CONFIG_IMGSIZE(1),
      I2 => img_cnt(1),
      I3 => PG_CONFIG_IMGSIZE(2),
      O => Mcompar_igm_index_cmp_ne0000_lut(1)
    );
  Mcompar_igm_index_cmp_ne0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0000_lut(1),
      O => Mcompar_igm_index_cmp_ne0000_cy(1)
    );
  Mcompar_igm_index_cmp_ne0000_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(2),
      I1 => PG_CONFIG_IMGSIZE(3),
      I2 => img_cnt(3),
      I3 => PG_CONFIG_IMGSIZE(4),
      O => Mcompar_igm_index_cmp_ne0000_lut(2)
    );
  Mcompar_igm_index_cmp_ne0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0000_lut(2),
      O => Mcompar_igm_index_cmp_ne0000_cy(2)
    );
  Mcompar_igm_index_cmp_ne0000_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(4),
      I1 => PG_CONFIG_IMGSIZE(5),
      I2 => img_cnt(5),
      I3 => PG_CONFIG_IMGSIZE(6),
      O => Mcompar_igm_index_cmp_ne0000_lut(3)
    );
  Mcompar_igm_index_cmp_ne0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0000_lut(3),
      O => Mcompar_igm_index_cmp_ne0000_cy(3)
    );
  Mcompar_igm_index_cmp_ne0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(6),
      I1 => PG_CONFIG_IMGSIZE(7),
      I2 => img_cnt(7),
      I3 => PG_CONFIG_IMGSIZE(8),
      O => Mcompar_igm_index_cmp_ne0000_lut(4)
    );
  Mcompar_igm_index_cmp_ne0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0000_lut(4),
      O => Mcompar_igm_index_cmp_ne0000_cy(4)
    );
  Mcompar_igm_index_cmp_ne0000_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(8),
      I1 => PG_CONFIG_IMGSIZE(9),
      I2 => img_cnt(9),
      I3 => PG_CONFIG_IMGSIZE(10),
      O => Mcompar_igm_index_cmp_ne0000_lut(5)
    );
  Mcompar_igm_index_cmp_ne0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0000_lut(5),
      O => Mcompar_igm_index_cmp_ne0000_cy(5)
    );
  Mcompar_igm_index_cmp_ne0000_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(10),
      I1 => PG_CONFIG_IMGSIZE(11),
      I2 => img_cnt(11),
      I3 => PG_CONFIG_IMGSIZE(12),
      O => Mcompar_igm_index_cmp_ne0000_lut(6)
    );
  Mcompar_igm_index_cmp_ne0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0000_lut(6),
      O => Mcompar_igm_index_cmp_ne0000_cy(6)
    );
  Mcompar_igm_index_cmp_ne0000_lut_7_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(12),
      I1 => PG_CONFIG_IMGSIZE(13),
      I2 => img_cnt(13),
      I3 => PG_CONFIG_IMGSIZE(14),
      O => Mcompar_igm_index_cmp_ne0000_lut(7)
    );
  Mcompar_igm_index_cmp_ne0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0000_lut(7),
      O => Mcompar_igm_index_cmp_ne0000_cy(7)
    );
  Mcompar_igm_index_cmp_ne0000_lut_8_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(14),
      I1 => PG_CONFIG_IMGSIZE(15),
      I2 => img_cnt(15),
      I3 => PG_CONFIG_IMGSIZE(16),
      O => Mcompar_igm_index_cmp_ne0000_lut(8)
    );
  Mcompar_igm_index_cmp_ne0000_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0000_lut(8),
      O => Mcompar_igm_index_cmp_ne0000_cy(8)
    );
  Mcompar_igm_index_cmp_ne0000_lut_9_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => img_cnt(16),
      I1 => PG_CONFIG_IMGSIZE(17),
      I2 => img_cnt(17),
      I3 => PG_CONFIG_IMGSIZE(18),
      O => Mcompar_igm_index_cmp_ne0000_lut(9)
    );
  Mcompar_igm_index_cmp_ne0000_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0000_lut(9),
      O => Mcompar_igm_index_cmp_ne0000_cy(9)
    );
  Mcompar_igm_index_cmp_ne0000_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => img_cnt(18),
      I1 => PG_CONFIG_IMGSIZE(19),
      O => Mcompar_igm_index_cmp_ne0000_lut(10)
    );
  Mcompar_igm_index_cmp_ne0000_cy_10_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0000_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0000_lut(10),
      O => Mcompar_igm_index_cmp_ne0000_cy(10)
    );
  Mcompar_igm_index_cmp_ne0001_lut_0_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(0),
      I1 => PG_CONFIG_ZSize(0),
      I2 => z_cnt(1),
      I3 => PG_CONFIG_ZSize(1),
      O => Mcompar_igm_index_cmp_ne0001_lut(0)
    );
  Mcompar_igm_index_cmp_ne0001_cy_0_Q : MUXCY
    port map (
      CI => img_cnt(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0001_lut(0),
      O => Mcompar_igm_index_cmp_ne0001_cy(0)
    );
  Mcompar_igm_index_cmp_ne0001_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(2),
      I1 => PG_CONFIG_ZSize(2),
      I2 => z_cnt(3),
      I3 => PG_CONFIG_ZSize(3),
      O => Mcompar_igm_index_cmp_ne0001_lut(1)
    );
  Mcompar_igm_index_cmp_ne0001_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0001_lut(1),
      O => Mcompar_igm_index_cmp_ne0001_cy(1)
    );
  Mcompar_igm_index_cmp_ne0001_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(4),
      I1 => PG_CONFIG_ZSize(4),
      I2 => z_cnt(5),
      I3 => PG_CONFIG_ZSize(5),
      O => Mcompar_igm_index_cmp_ne0001_lut(2)
    );
  Mcompar_igm_index_cmp_ne0001_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0001_lut(2),
      O => Mcompar_igm_index_cmp_ne0001_cy(2)
    );
  Mcompar_igm_index_cmp_ne0001_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(6),
      I1 => PG_CONFIG_ZSize(6),
      I2 => z_cnt(7),
      I3 => PG_CONFIG_ZSize(7),
      O => Mcompar_igm_index_cmp_ne0001_lut(3)
    );
  Mcompar_igm_index_cmp_ne0001_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0001_lut(3),
      O => Mcompar_igm_index_cmp_ne0001_cy(3)
    );
  Mcompar_igm_index_cmp_ne0001_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(8),
      I1 => PG_CONFIG_ZSize(8),
      I2 => z_cnt(9),
      I3 => PG_CONFIG_ZSize(9),
      O => Mcompar_igm_index_cmp_ne0001_lut(4)
    );
  Mcompar_igm_index_cmp_ne0001_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0001_lut(4),
      O => Mcompar_igm_index_cmp_ne0001_cy(4)
    );
  Mcompar_igm_index_cmp_ne0001_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(10),
      I1 => PG_CONFIG_ZSize(10),
      I2 => z_cnt(11),
      I3 => PG_CONFIG_ZSize(11),
      O => Mcompar_igm_index_cmp_ne0001_lut(5)
    );
  Mcompar_igm_index_cmp_ne0001_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0001_lut(5),
      O => Mcompar_igm_index_cmp_ne0001_cy(5)
    );
  Mcompar_igm_index_cmp_ne0001_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(12),
      I1 => PG_CONFIG_ZSize(12),
      I2 => z_cnt(13),
      I3 => PG_CONFIG_ZSize(13),
      O => Mcompar_igm_index_cmp_ne0001_lut(6)
    );
  Mcompar_igm_index_cmp_ne0001_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0001_lut(6),
      O => Mcompar_igm_index_cmp_ne0001_cy(6)
    );
  Mcompar_igm_index_cmp_ne0001_lut_7_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(14),
      I1 => PG_CONFIG_ZSize(14),
      I2 => z_cnt(15),
      I3 => PG_CONFIG_ZSize(15),
      O => Mcompar_igm_index_cmp_ne0001_lut(7)
    );
  Mcompar_igm_index_cmp_ne0001_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0001_lut(7),
      O => Mcompar_igm_index_cmp_ne0001_cy(7)
    );
  Mcompar_igm_index_cmp_ne0001_lut_8_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(16),
      I1 => PG_CONFIG_ZSize(16),
      I2 => z_cnt(17),
      I3 => PG_CONFIG_ZSize(17),
      O => Mcompar_igm_index_cmp_ne0001_lut(8)
    );
  Mcompar_igm_index_cmp_ne0001_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0001_lut(8),
      O => Mcompar_igm_index_cmp_ne0001_cy(8)
    );
  Mcompar_igm_index_cmp_ne0001_lut_9_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(18),
      I1 => PG_CONFIG_ZSize(18),
      I2 => z_cnt(19),
      I3 => PG_CONFIG_ZSize(19),
      O => Mcompar_igm_index_cmp_ne0001_lut(9)
    );
  Mcompar_igm_index_cmp_ne0001_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0001_lut(9),
      O => Mcompar_igm_index_cmp_ne0001_cy(9)
    );
  Mcompar_igm_index_cmp_ne0001_lut_10_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(20),
      I1 => PG_CONFIG_ZSize(20),
      I2 => z_cnt(21),
      I3 => PG_CONFIG_ZSize(21),
      O => Mcompar_igm_index_cmp_ne0001_lut(10)
    );
  Mcompar_igm_index_cmp_ne0001_cy_10_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0001_lut(10),
      O => Mcompar_igm_index_cmp_ne0001_cy(10)
    );
  Mcompar_igm_index_cmp_ne0001_lut_11_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => z_cnt(22),
      I1 => PG_CONFIG_ZSize(22),
      I2 => z_cnt(23),
      I3 => PG_CONFIG_ZSize(23),
      O => Mcompar_igm_index_cmp_ne0001_lut(11)
    );
  Mcompar_igm_index_cmp_ne0001_cy_11_Q : MUXCY
    port map (
      CI => Mcompar_igm_index_cmp_ne0001_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Mcompar_igm_index_cmp_ne0001_lut(11),
      O => Mcompar_igm_index_cmp_ne0001_cy(11)
    );
  sync_RST : sync_reset
    port map (
      CLK => CLK,
      SRESET => RESET,
      ARESET => ARESET
    );
  Hot_rom : hot_bb_igm
    port map (
      CLK => CLK,
      CE => TX_MISO_BUSY_inv,
      DATA(15) => hot_bb_data(15),
      DATA(14) => hot_bb_data(14),
      DATA(13) => hot_bb_data(13),
      DATA(12) => hot_bb_data(12),
      DATA(11) => hot_bb_data(11),
      DATA(10) => hot_bb_data(10),
      DATA(9) => hot_bb_data(9),
      DATA(8) => hot_bb_data(8),
      DATA(7) => hot_bb_data(7),
      DATA(6) => hot_bb_data(6),
      DATA(5) => hot_bb_data(5),
      DATA(4) => hot_bb_data(4),
      DATA(3) => hot_bb_data(3),
      DATA(2) => hot_bb_data(2),
      DATA(1) => hot_bb_data(1),
      DATA(0) => hot_bb_data(0),
      INDEX(9) => igm_index(9),
      INDEX(8) => igm_index(8),
      INDEX(7) => igm_index(7),
      INDEX(6) => igm_index(6),
      INDEX(5) => igm_index(5),
      INDEX(4) => igm_index(4),
      INDEX(3) => igm_index(3),
      INDEX(2) => igm_index(2),
      INDEX(1) => igm_index(1),
      INDEX(0) => igm_index(0)
    );
  Cold_rom : cold_bb_igm
    port map (
      CLK => CLK,
      CE => TX_MISO_BUSY_inv,
      DATA(15) => cold_bb_data(15),
      DATA(14) => cold_bb_data(14),
      DATA(13) => cold_bb_data(13),
      DATA(12) => cold_bb_data(12),
      DATA(11) => cold_bb_data(11),
      DATA(10) => cold_bb_data(10),
      DATA(9) => cold_bb_data(9),
      DATA(8) => cold_bb_data(8),
      DATA(7) => cold_bb_data(7),
      DATA(6) => cold_bb_data(6),
      DATA(5) => cold_bb_data(5),
      DATA(4) => cold_bb_data(4),
      DATA(3) => cold_bb_data(3),
      DATA(2) => cold_bb_data(2),
      DATA(1) => cold_bb_data(1),
      DATA(0) => cold_bb_data(0),
      INDEX(9) => igm_index(9),
      INDEX(8) => igm_index(8),
      INDEX(7) => igm_index(7),
      INDEX(6) => igm_index(6),
      INDEX(5) => igm_index(5),
      INDEX(4) => igm_index(4),
      INDEX(3) => igm_index(3),
      INDEX(2) => igm_index(2),
      INDEX(1) => igm_index(1),
      INDEX(0) => igm_index(0)
    );
  Scene_rom : scene_igm
    port map (
      CLK => CLK,
      CE => TX_MISO_BUSY_inv,
      DATA(15) => scene_data(15),
      DATA(14) => scene_data(14),
      DATA(13) => scene_data(13),
      DATA(12) => scene_data(12),
      DATA(11) => scene_data(11),
      DATA(10) => scene_data(10),
      DATA(9) => scene_data(9),
      DATA(8) => scene_data(8),
      DATA(7) => scene_data(7),
      DATA(6) => scene_data(6),
      DATA(5) => scene_data(5),
      DATA(4) => scene_data(4),
      DATA(3) => scene_data(3),
      DATA(2) => scene_data(2),
      DATA(1) => scene_data(1),
      DATA(0) => scene_data(0),
      INDEX(9) => igm_index(9),
      INDEX(8) => igm_index(8),
      INDEX(7) => igm_index(7),
      INDEX(6) => igm_index(6),
      INDEX(5) => igm_index(5),
      INDEX(4) => igm_index(4),
      INDEX(3) => igm_index(3),
      INDEX(2) => igm_index(2),
      INDEX(1) => igm_index(1),
      INDEX(0) => igm_index(0)
    );
  TX_MOSI_DVAL_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RESET,
      I1 => PG_CONFIG_Trig,
      O => TX_MOSI_DVAL_or0000
    );
  img_cnt_mux0002_18_1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => img_cnt_addsub0000(1),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      O => img_cnt_mux0002(18)
    );
  img_cnt_mux0002_17_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(2),
      O => img_cnt_mux0002(17)
    );
  img_cnt_mux0002_16_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(3),
      O => img_cnt_mux0002(16)
    );
  img_cnt_mux0002_15_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(4),
      O => img_cnt_mux0002(15)
    );
  img_cnt_mux0002_14_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(5),
      O => img_cnt_mux0002(14)
    );
  img_cnt_mux0002_13_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(6),
      O => img_cnt_mux0002(13)
    );
  img_cnt_mux0002_12_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(7),
      O => img_cnt_mux0002(12)
    );
  img_cnt_mux0002_11_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(8),
      O => img_cnt_mux0002(11)
    );
  img_cnt_mux0002_10_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(9),
      O => img_cnt_mux0002(10)
    );
  img_cnt_mux0002_9_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(10),
      O => img_cnt_mux0002(9)
    );
  img_cnt_mux0002_8_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(11),
      O => img_cnt_mux0002(8)
    );
  img_cnt_mux0002_7_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(12),
      O => img_cnt_mux0002(7)
    );
  img_cnt_mux0002_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(13),
      O => img_cnt_mux0002(6)
    );
  img_cnt_mux0002_5_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(14),
      O => img_cnt_mux0002(5)
    );
  img_cnt_mux0002_4_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(15),
      O => img_cnt_mux0002(4)
    );
  img_cnt_mux0002_3_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(16),
      O => img_cnt_mux0002(3)
    );
  img_cnt_mux0002_2_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(17),
      O => img_cnt_mux0002(2)
    );
  img_cnt_mux0002_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(18),
      O => img_cnt_mux0002(1)
    );
  img_cnt_mux0002_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => img_cnt_addsub0000(19),
      O => img_cnt_mux0002(0)
    );
  igm_index_mux0000_0_1 : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => igm_index(0),
      I1 => N14,
      I2 => N4,
      I3 => PG_CONFIG_ROM_INIT_INDEX(0),
      O => igm_index_mux0000(0)
    );
  igm_index_mux0000_8_Q : LUT4
    generic map(
      INIT => X"EBAA"
    )
    port map (
      I0 => N01,
      I1 => N6,
      I2 => igm_index(8),
      I3 => N14,
      O => igm_index_mux0000(8)
    );
  igm_index_mux0000_6_Q : LUT4
    generic map(
      INIT => X"EBAA"
    )
    port map (
      I0 => N2,
      I1 => N3,
      I2 => igm_index(6),
      I3 => N14,
      O => igm_index_mux0000(6)
    );
  igm_index_mux0000_4_Q : LUT4
    generic map(
      INIT => X"EBAA"
    )
    port map (
      I0 => N41,
      I1 => N8,
      I2 => igm_index(4),
      I3 => N14,
      O => igm_index_mux0000(4)
    );
  igm_index_mux0000_1_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => igm_index(0),
      I1 => igm_index(1),
      O => N61
    );
  igm_index_mux0000_1_Q : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N61,
      I1 => N14,
      I2 => N4,
      I3 => PG_CONFIG_ROM_INIT_INDEX(1),
      O => igm_index_mux0000(1)
    );
  igm_index_mux0000_2_SW0 : LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => igm_index(2),
      I1 => igm_index(0),
      I2 => igm_index(1),
      O => N141
    );
  igm_index_mux0000_2_Q : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N141,
      I1 => N14,
      I2 => N4,
      I3 => PG_CONFIG_ROM_INIT_INDEX(2),
      O => igm_index_mux0000(2)
    );
  igm_index_mux0000_3_SW0 : LUT4
    generic map(
      INIT => X"9555"
    )
    port map (
      I0 => igm_index(3),
      I1 => igm_index(0),
      I2 => igm_index(2),
      I3 => igm_index(1),
      O => N16
    );
  igm_index_mux0000_3_Q : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N16,
      I1 => N14,
      I2 => N4,
      I3 => PG_CONFIG_ROM_INIT_INDEX(3),
      O => igm_index_mux0000(3)
    );
  TX_MOSI_DATA_0_21 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => PG_CONFIG_DiagMode(0),
      I1 => PG_CONFIG_DiagMode(3),
      I2 => PG_CONFIG_DiagMode(1),
      I3 => PG_CONFIG_DiagMode(2),
      O => N11
    );
  igm_index_not000131 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => TX_MISO_BUSY,
      O => z_cnt_not0001
    );
  Madd_igm_index_addsub0000_xor_6_111 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => igm_index(5),
      I1 => igm_index(4),
      I2 => N60,
      O => N3
    );
  igm_index_not000132 : LUT4
    generic map(
      INIT => X"FBAA"
    )
    port map (
      I0 => TX_MOSI_DVAL_or0000,
      I1 => Mcompar_igm_index_cmp_ne0001_cy(11),
      I2 => igm_index_not000110_3821,
      I3 => z_cnt_not0001,
      O => igm_index_not0001
    );
  TX_MOSI_DATA_0_31 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => PG_CONFIG_DiagMode(0),
      I1 => PG_CONFIG_DiagMode(3),
      I2 => PG_CONFIG_DiagMode(1),
      I3 => PG_CONFIG_DiagMode(2),
      O => N13
    );
  TX_MOSI_DATA_0_11 : LUT4
    generic map(
      INIT => X"BFFD"
    )
    port map (
      I0 => PG_CONFIG_DiagMode(3),
      I1 => PG_CONFIG_DiagMode(1),
      I2 => PG_CONFIG_DiagMode(2),
      I3 => PG_CONFIG_DiagMode(0),
      O => N0
    );
  TX_MOSI_DATA_25_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(9),
      I1 => N0,
      I2 => N21,
      O => NlwRenamedSignal_TX_MOSI_DATA(9)
    );
  TX_MOSI_DATA_24_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(8),
      I1 => N0,
      I2 => N23,
      O => NlwRenamedSignal_TX_MOSI_DATA(8)
    );
  TX_MOSI_DATA_23_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(7),
      I1 => N0,
      I2 => N25,
      O => NlwRenamedSignal_TX_MOSI_DATA(7)
    );
  TX_MOSI_DATA_22_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(6),
      I1 => N0,
      I2 => N27,
      O => NlwRenamedSignal_TX_MOSI_DATA(6)
    );
  TX_MOSI_DATA_21_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(5),
      I1 => N0,
      I2 => N29,
      O => NlwRenamedSignal_TX_MOSI_DATA(5)
    );
  TX_MOSI_DATA_20_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(4),
      I1 => N0,
      I2 => N31,
      O => NlwRenamedSignal_TX_MOSI_DATA(4)
    );
  TX_MOSI_DATA_19_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(3),
      I1 => N0,
      I2 => N33,
      O => NlwRenamedSignal_TX_MOSI_DATA(3)
    );
  TX_MOSI_DATA_18_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(2),
      I1 => N0,
      I2 => N35,
      O => NlwRenamedSignal_TX_MOSI_DATA(2)
    );
  TX_MOSI_DATA_17_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(1),
      I1 => N0,
      I2 => N37,
      O => NlwRenamedSignal_TX_MOSI_DATA(1)
    );
  TX_MOSI_DATA_14_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(14),
      I1 => N0,
      I2 => N39,
      O => NlwRenamedSignal_TX_MOSI_DATA(14)
    );
  TX_MOSI_DATA_13_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(13),
      I1 => N0,
      I2 => N411,
      O => NlwRenamedSignal_TX_MOSI_DATA(13)
    );
  TX_MOSI_DATA_12_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(12),
      I1 => N0,
      I2 => N43,
      O => NlwRenamedSignal_TX_MOSI_DATA(12)
    );
  TX_MOSI_DATA_11_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(11),
      I1 => N0,
      I2 => N45,
      O => NlwRenamedSignal_TX_MOSI_DATA(11)
    );
  TX_MOSI_DATA_10_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(10),
      I1 => N0,
      I2 => N47,
      O => NlwRenamedSignal_TX_MOSI_DATA(10)
    );
  TX_MOSI_DATA_0_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(0),
      I1 => N0,
      I2 => N49,
      O => NlwRenamedSignal_TX_MOSI_DATA(0)
    );
  TX_MOSI_DATA_15_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => scene_data(15),
      I1 => N0,
      I2 => N51,
      O => NlwRenamedSignal_TX_MOSI_DATA(15)
    );
  z_cnt_and0000_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => z_cnt_and0000_inv
    );
  Madd_img_cnt_addsub0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(2),
      O => Madd_img_cnt_addsub0000_cy_2_rt_3469
    );
  Madd_img_cnt_addsub0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(3),
      O => Madd_img_cnt_addsub0000_cy_3_rt_3471
    );
  Madd_img_cnt_addsub0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(4),
      O => Madd_img_cnt_addsub0000_cy_4_rt_3473
    );
  Madd_img_cnt_addsub0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(5),
      O => Madd_img_cnt_addsub0000_cy_5_rt_3475
    );
  Madd_img_cnt_addsub0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(6),
      O => Madd_img_cnt_addsub0000_cy_6_rt_3477
    );
  Madd_img_cnt_addsub0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(7),
      O => Madd_img_cnt_addsub0000_cy_7_rt_3479
    );
  Madd_img_cnt_addsub0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(8),
      O => Madd_img_cnt_addsub0000_cy_8_rt_3481
    );
  Madd_img_cnt_addsub0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(9),
      O => Madd_img_cnt_addsub0000_cy_9_rt_3483
    );
  Madd_img_cnt_addsub0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(10),
      O => Madd_img_cnt_addsub0000_cy_10_rt_3450
    );
  Madd_img_cnt_addsub0000_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(11),
      O => Madd_img_cnt_addsub0000_cy_11_rt_3452
    );
  Madd_img_cnt_addsub0000_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(12),
      O => Madd_img_cnt_addsub0000_cy_12_rt_3454
    );
  Madd_img_cnt_addsub0000_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(13),
      O => Madd_img_cnt_addsub0000_cy_13_rt_3456
    );
  Madd_img_cnt_addsub0000_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(14),
      O => Madd_img_cnt_addsub0000_cy_14_rt_3458
    );
  Madd_img_cnt_addsub0000_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(15),
      O => Madd_img_cnt_addsub0000_cy_15_rt_3460
    );
  Madd_img_cnt_addsub0000_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(16),
      O => Madd_img_cnt_addsub0000_cy_16_rt_3462
    );
  Madd_img_cnt_addsub0000_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(17),
      O => Madd_img_cnt_addsub0000_cy_17_rt_3464
    );
  Madd_img_cnt_addsub0000_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(18),
      O => Madd_img_cnt_addsub0000_cy_18_rt_3466
    );
  Madd_img_cnt_addsub0000_xor_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => img_cnt(19),
      O => Madd_img_cnt_addsub0000_xor_19_rt_3485
    );
  igm_index_mux0000_5_SW2 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => igm_index(5),
      I1 => N8,
      I2 => igm_index(4),
      O => N53
    );
  igm_index_mux0000_5_Q : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N4,
      I1 => PG_CONFIG_ROM_INIT_INDEX(5),
      I2 => N14,
      I3 => N53,
      O => igm_index_mux0000(5)
    );
  igm_index_mux0000_7_SW2 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => igm_index(7),
      I1 => N3,
      I2 => igm_index(6),
      O => N55
    );
  igm_index_mux0000_7_Q : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N4,
      I1 => PG_CONFIG_ROM_INIT_INDEX(7),
      I2 => N14,
      I3 => N55,
      O => igm_index_mux0000(7)
    );
  igm_index_mux0000_9_SW2 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => igm_index(9),
      I1 => N6,
      I2 => igm_index(8),
      O => N57
    );
  igm_index_mux0000_9_Q : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N4,
      I1 => PG_CONFIG_ROM_INIT_INDEX(9),
      I2 => N14,
      I3 => N57,
      O => igm_index_mux0000(9)
    );
  Mcount_z_cnt_lut_1_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(1),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(1)
    );
  Mcount_z_cnt_lut_2_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(2),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(2)
    );
  igm_index_mux0000_9_31 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => PG_CONFIG_Trig,
      I1 => RESET,
      I2 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I3 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => N14
    );
  Mcount_z_cnt_lut_0_Q : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I1 => Mcompar_igm_index_cmp_ne0001_cy(11),
      I2 => z_cnt(0),
      O => Mcount_z_cnt_lut(0)
    );
  igm_index_not000110 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => igm_index(8),
      I1 => Mcompar_igm_index_cmp_lt0000_cy(15),
      I2 => igm_index(9),
      I3 => N59,
      O => igm_index_not000110_3821
    );
  Mcount_z_cnt_lut_3_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(3),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(3)
    );
  Mcount_z_cnt_lut_4_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(4),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(4)
    );
  Mcount_z_cnt_lut_5_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(5),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(5)
    );
  Mcount_z_cnt_lut_6_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(6),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(6)
    );
  Mcount_z_cnt_lut_7_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(7),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(7)
    );
  Mcount_z_cnt_lut_8_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(8),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(8)
    );
  Mcount_z_cnt_lut_9_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(9),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(9)
    );
  Mcount_z_cnt_lut_10_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(10),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(10)
    );
  Mcount_z_cnt_lut_11_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(11),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(11)
    );
  Mcount_z_cnt_lut_12_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(12),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(12)
    );
  Mcount_z_cnt_lut_13_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(13),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(13)
    );
  Mcount_z_cnt_lut_14_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(14),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(14)
    );
  Mcount_z_cnt_lut_15_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(15),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(15)
    );
  Mcount_z_cnt_lut_16_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(16),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(16)
    );
  Mcount_z_cnt_lut_17_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(17),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(17)
    );
  Mcount_z_cnt_lut_18_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(18),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(18)
    );
  Mcount_z_cnt_lut_19_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(19),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(19)
    );
  Mcount_z_cnt_lut_20_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(20),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(20)
    );
  Mcount_z_cnt_lut_21_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(21),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(21)
    );
  Mcount_z_cnt_lut_22_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(22),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(22)
    );
  Mcount_z_cnt_lut_23_Q : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z_cnt(23),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      O => Mcount_z_cnt_lut(23)
    );
  igm_index_mux0000_8_SW0 : LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => PG_CONFIG_ROM_INIT_INDEX(8),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      I3 => TX_MOSI_DVAL_or0000,
      O => N01
    );
  igm_index_mux0000_6_SW0 : LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => PG_CONFIG_ROM_INIT_INDEX(6),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      I3 => TX_MOSI_DVAL_or0000,
      O => N2
    );
  igm_index_mux0000_4_SW0 : LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => PG_CONFIG_ROM_INIT_INDEX(4),
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      I3 => TX_MOSI_DVAL_or0000,
      O => N41
    );
  igm_index_mux0000_9_11 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => RESET,
      I1 => Mcompar_igm_index_cmp_ne0000_cy(10),
      I2 => Mcompar_igm_index_cmp_ne0001_cy(11),
      I3 => PG_CONFIG_Trig,
      O => N4
    );
  Madd_img_cnt_addsub0000_lut_1_INV_0 : INV
    port map (
      I => img_cnt(1),
      O => Madd_img_cnt_addsub0000_lut(1)
    );
  Mcompar_igm_index_cmp_ne0000_lut_0_INV_0 : INV
    port map (
      I => img_cnt(19),
      O => Mcompar_igm_index_cmp_ne0000_lut(0)
    );
  TX_MOSI_EOF_mux00021_INV_0 : INV
    port map (
      I => Mcompar_igm_index_cmp_ne0000_cy(10),
      O => TX_MOSI_EOF_mux0002
    );
  TX_MOSI_SOF_or0000_inv1_INV_0 : INV
    port map (
      I => TX_MISO_BUSY,
      O => TX_MISO_BUSY_inv
    );
  igm_index_mux0000_8_11 : LUT3_D
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => igm_index(6),
      I1 => igm_index(7),
      I2 => N3,
      LO => N59,
      O => N6
    );
  igm_index_mux0000_4_11 : LUT4_D
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => igm_index(1),
      I1 => igm_index(2),
      I2 => igm_index(0),
      I3 => igm_index(3),
      LO => N60,
      O => N8
    );
  TX_MOSI_DATA_25_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(9),
      I1 => cold_bb_data(9),
      I2 => N13,
      I3 => N11,
      LO => N21
    );
  TX_MOSI_DATA_24_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(8),
      I1 => cold_bb_data(8),
      I2 => N13,
      I3 => N11,
      LO => N23
    );
  TX_MOSI_DATA_23_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(7),
      I1 => cold_bb_data(7),
      I2 => N13,
      I3 => N11,
      LO => N25
    );
  TX_MOSI_DATA_22_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(6),
      I1 => cold_bb_data(6),
      I2 => N13,
      I3 => N11,
      LO => N27
    );
  TX_MOSI_DATA_21_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(5),
      I1 => cold_bb_data(5),
      I2 => N13,
      I3 => N11,
      LO => N29
    );
  TX_MOSI_DATA_20_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(4),
      I1 => cold_bb_data(4),
      I2 => N13,
      I3 => N11,
      LO => N31
    );
  TX_MOSI_DATA_19_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(3),
      I1 => cold_bb_data(3),
      I2 => N13,
      I3 => N11,
      LO => N33
    );
  TX_MOSI_DATA_18_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(2),
      I1 => cold_bb_data(2),
      I2 => N13,
      I3 => N11,
      LO => N35
    );
  TX_MOSI_DATA_17_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(1),
      I1 => cold_bb_data(1),
      I2 => N13,
      I3 => N11,
      LO => N37
    );
  TX_MOSI_DATA_14_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(14),
      I1 => cold_bb_data(14),
      I2 => N13,
      I3 => N11,
      LO => N39
    );
  TX_MOSI_DATA_13_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(13),
      I1 => cold_bb_data(13),
      I2 => N13,
      I3 => N11,
      LO => N411
    );
  TX_MOSI_DATA_12_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(12),
      I1 => cold_bb_data(12),
      I2 => N13,
      I3 => N11,
      LO => N43
    );
  TX_MOSI_DATA_11_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(11),
      I1 => cold_bb_data(11),
      I2 => N13,
      I3 => N11,
      LO => N45
    );
  TX_MOSI_DATA_10_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(10),
      I1 => cold_bb_data(10),
      I2 => N13,
      I3 => N11,
      LO => N47
    );
  TX_MOSI_DATA_0_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(0),
      I1 => cold_bb_data(0),
      I2 => N13,
      I3 => N11,
      LO => N49
    );
  TX_MOSI_DATA_15_SW0 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => hot_bb_data(15),
      I1 => cold_bb_data(15),
      I2 => N13,
      I3 => N11,
      LO => N51
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity pattern_gen_32 is
  port (
    TX_LL_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
    CLK : in STD_LOGIC := 'X'; 
    TX_LL_MOSI_EOF : out STD_LOGIC; 
    RX_LL_MOSI_SOF : in STD_LOGIC := 'X'; 
    TX_LL_MISO_BUSY : in STD_LOGIC := 'X'; 
    RX_LL_MOSI_EOF : in STD_LOGIC := 'X'; 
    RX_LL_MOSI_DVAL : in STD_LOGIC := 'X'; 
    RX_LL_MISO_AFULL : out STD_LOGIC; 
    TX_LL_MISO_AFULL : in STD_LOGIC := 'X'; 
    USE_EXTERNAL_INPUT : in STD_LOGIC := 'X'; 
    DONE : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X'; 
    PG_CTRL_Trig : in STD_LOGIC := 'X'; 
    TX_LL_MOSI_DVAL : out STD_LOGIC; 
    RX_LL_MOSI_SUPPORT_BUSY : in STD_LOGIC := 'X'; 
    RX_LL_MISO_BUSY : out STD_LOGIC; 
    TX_LL_MOSI_SOF : out STD_LOGIC; 
    ODD_EVENn : in STD_LOGIC := 'X'; 
    TX_LL_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    TX_LL_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    RX_LL_MOSI_DATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    CLINK_CONF_CLinkMode : in STD_LOGIC_VECTOR ( 4 downto 0 ); 
    PG_CTRL_XSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    CLINK_CONF_Valid : in STD_LOGIC_VECTOR ( 0 downto 0 ); 
    CLINK_CONF_FValSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    CLINK_CONF_HeaderSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_PayloadSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
    CLINK_CONF_LValPause : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_FrameType : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    PG_CTRL_YSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    PG_CTRL_ImagePause : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    CLINK_CONF_FramesPerCube : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_ZSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
    PG_CTRL_IMGSIZE : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
    PG_CTRL_ROM_Z_START : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_DiagSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    CLINK_CONF_HeaderVersion : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    PG_CTRL_TagSize : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    CLINK_CONF_LValSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    PG_CTRL_ROM_INIT_INDEX : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    RX_LL_MOSI_DREM : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    DP_CONF_ARRAY32 : in STD_LOGIC_VECTOR2 ( 18 downto 1 , 31 downto 0 ); 
    PG_CTRL_DiagMode : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end pattern_gen_32;

architecture STRUCTURE of pattern_gen_32 is
  signal Acq_Number_mux0000_0_12_25 : STD_LOGIC; 
  signal Acq_Number_mux0000_0_129_26 : STD_LOGIC; 
  signal Acq_Number_mux0000_0_160_27 : STD_LOGIC; 
  signal Acq_Number_or0001 : STD_LOGIC; 
  signal NlwRenamedSig_OI_DONE : STD_LOGIC; 
  signal DONE_mux000115_76 : STD_LOGIC; 
  signal DONE_mux000133_77 : STD_LOGIC; 
  signal DONE_mux000153_78 : STD_LOGIC; 
  signal Diag_State_FFd1_79 : STD_LOGIC; 
  signal Diag_State_FFd1_In10_80 : STD_LOGIC; 
  signal Diag_State_FFd1_In22_81 : STD_LOGIC; 
  signal Diag_State_FFd1_In29 : STD_LOGIC; 
  signal Diag_State_FFd2_83 : STD_LOGIC; 
  signal Diag_State_FFd2_In12_84 : STD_LOGIC; 
  signal Diag_State_FFd2_In128_85 : STD_LOGIC; 
  signal Diag_State_FFd2_In164 : STD_LOGIC; 
  signal Diag_State_FFd2_In36_87 : STD_LOGIC; 
  signal Diag_State_FFd2_In4_88 : STD_LOGIC; 
  signal Diag_State_FFd2_In62_89 : STD_LOGIC; 
  signal Diag_State_cmp_eq0015 : STD_LOGIC; 
  signal Diag_State_cmp_eq001511_91 : STD_LOGIC; 
  signal Diag_State_cmp_eq001524_92 : STD_LOGIC; 
  signal Diag_State_cmp_eq001548_93 : STD_LOGIC; 
  signal Diag_State_cmp_eq001561_94 : STD_LOGIC; 
  signal Diag_State_cmp_eq0016 : STD_LOGIC; 
  signal Diag_State_cmp_eq0019 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_10_rt_99 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_11_rt_101 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_12_rt_103 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_13_rt_105 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_14_rt_107 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_15_rt_109 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_16_rt_111 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_17_rt_113 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_18_rt_115 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_19_rt_117 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_1_rt_119 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_20_rt_121 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_21_rt_123 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_2_rt_125 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_3_rt_127 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_4_rt_129 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_5_rt_131 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_6_rt_133 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_7_rt_135 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_8_rt_137 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_cy_9_rt_139 : STD_LOGIC; 
  signal Madd_Acq_Number_share0000_xor_22_rt_141 : STD_LOGIC; 
  signal Madd_ZCnt_L_share0000_cy_2_rt_144 : STD_LOGIC; 
  signal Madd_ZCnt_L_share0000_cy_3_rt_146 : STD_LOGIC; 
  signal Madd_ZCnt_L_share0000_cy_4_rt_148 : STD_LOGIC; 
  signal Madd_ZCnt_L_share0000_cy_5_rt_150 : STD_LOGIC; 
  signal Madd_ZCnt_L_share0000_cy_6_rt_152 : STD_LOGIC; 
  signal Madd_ZCnt_L_share0000_xor_7_rt_154 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_10_rt_157 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_11_rt_159 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_12_rt_161 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_13_rt_163 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_14_rt_165 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_1_rt_167 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_2_rt_169 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_3_rt_171 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_4_rt_173 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_5_rt_175 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_6_rt_177 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_7_rt_179 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_8_rt_181 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_cy_9_rt_183 : STD_LOGIC; 
  signal Madd_image_pause_cnt_addsub0000_xor_15_rt_185 : STD_LOGIC; 
  signal Madd_nxt_TagCnt_mux0000_cy_3_rt_189 : STD_LOGIC; 
  signal Madd_nxt_TagCnt_mux0000_cy_4_rt_191 : STD_LOGIC; 
  signal Madd_nxt_TagCnt_mux0000_cy_5_rt_193 : STD_LOGIC; 
  signal Madd_nxt_TagCnt_mux0000_cy_6_rt_195 : STD_LOGIC; 
  signal Madd_nxt_TagCnt_mux0000_xor_7_rt_198 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_cy_3_rt_202 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_cy_4_rt_204 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_cy_5_rt_206 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_cy_6_rt_208 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_cy_7_rt_210 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_cy_8_rt_212 : STD_LOGIC; 
  signal Madd_nxt_XCnt_mux0000_xor_9_rt_215 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_10_rt_218 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_11_rt_220 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_12_rt_222 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_13_rt_224 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_14_rt_226 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_15_rt_228 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_16_rt_230 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_17_rt_232 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_18_rt_234 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_19_rt_236 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_20_rt_239 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_21_rt_241 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_22_rt_243 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_2_rt_245 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_3_rt_247 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_4_rt_249 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_5_rt_251 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_6_rt_253 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_7_rt_255 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_8_rt_257 : STD_LOGIC; 
  signal Madd_nxt_ZCnt_mux0000_cy_9_rt_259 : STD_LOGIC; 
  signal Mcompar_diag_cnt_cmp_lt0000_cy_0_rt_383 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux0000130_424 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux00001322_425 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux0000140_426 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux00001422_427 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux0000160_428 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux00001622_429 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux0000310_430 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux00003122_431 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux000080_432 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux0000822_433 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux000090_434 : STD_LOGIC; 
  signal Mmux_data_array0_4_mux0000922_435 : STD_LOGIC; 
  signal Mmux_data_array0_7_mux00002313_436 : STD_LOGIC; 
  signal Mmux_data_array0_7_mux0000232_437 : STD_LOGIC; 
  signal Mmux_data_array0_7_mux00002912 : STD_LOGIC; 
  signal Mmux_data_array0_7_mux00002924_439 : STD_LOGIC; 
  signal Mmux_data_array0_7_mux00003224_440 : STD_LOGIC; 
  signal Mmux_data_array0_7_mux0000524_441 : STD_LOGIC; 
  signal Mmux_data_array0_7_mux0000724_442 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00001014_443 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00001024_444 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00001114_445 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00001124_446 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00001514_447 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00001524_448 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00002314_449 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00002324_450 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00002714_451 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00002724_452 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00002814_453 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00002824_454 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00003214_455 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux00003224_456 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux0000414_457 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux0000424_458 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux0000814_459 : STD_LOGIC; 
  signal Mmux_data_array0_8_mux0000824_460 : STD_LOGIC; 
  signal Mmux_data_array0_9_mux00002324_461 : STD_LOGIC; 
  signal Mmux_data_array0_9_mux00002924_462 : STD_LOGIC; 
  signal Msub_diag_cnt_addsub0000_cy_0_rt_464 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal N1001 : STD_LOGIC; 
  signal N101 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal N1081 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal N1101 : STD_LOGIC; 
  signal N1112 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal N1121 : STD_LOGIC; 
  signal N1131 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal N1141 : STD_LOGIC; 
  signal N1151 : STD_LOGIC; 
  signal N1161 : STD_LOGIC; 
  signal N1171 : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal N1181 : STD_LOGIC; 
  signal N1182 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal N1201 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal N123 : STD_LOGIC; 
  signal N1231 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal N1241 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal N1281 : STD_LOGIC; 
  signal N129 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal N131 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal N133 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal N1341 : STD_LOGIC; 
  signal N1342 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N1381 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal N1421 : STD_LOGIC; 
  signal N1441 : STD_LOGIC; 
  signal N1442 : STD_LOGIC; 
  signal N145 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal N1621 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal N165 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal N1661 : STD_LOGIC; 
  signal N1681 : STD_LOGIC; 
  signal N17 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal N1701 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal N1741 : STD_LOGIC; 
  signal N1761 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal N1781 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal N1801 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal N1821 : STD_LOGIC; 
  signal N184 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal N186 : STD_LOGIC; 
  signal N1861 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal N188 : STD_LOGIC; 
  signal N19 : STD_LOGIC; 
  signal N190 : STD_LOGIC; 
  signal N1901 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal N192 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal N194 : STD_LOGIC; 
  signal N196 : STD_LOGIC; 
  signal N1961 : STD_LOGIC; 
  signal N198 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N200 : STD_LOGIC; 
  signal N2001 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal N202 : STD_LOGIC; 
  signal N2021 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal N204 : STD_LOGIC; 
  signal N2041 : STD_LOGIC; 
  signal N205 : STD_LOGIC; 
  signal N206 : STD_LOGIC; 
  signal N2061 : STD_LOGIC; 
  signal N208 : STD_LOGIC; 
  signal N210 : STD_LOGIC; 
  signal N212 : STD_LOGIC; 
  signal N214 : STD_LOGIC; 
  signal N216 : STD_LOGIC; 
  signal N218 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N220 : STD_LOGIC; 
  signal N222 : STD_LOGIC; 
  signal N224 : STD_LOGIC; 
  signal N226 : STD_LOGIC; 
  signal N228 : STD_LOGIC; 
  signal N230 : STD_LOGIC; 
  signal N232 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal N236 : STD_LOGIC; 
  signal N238 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N240 : STD_LOGIC; 
  signal N242 : STD_LOGIC; 
  signal N244 : STD_LOGIC; 
  signal N246 : STD_LOGIC; 
  signal N248 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal N250 : STD_LOGIC; 
  signal N251 : STD_LOGIC; 
  signal N252 : STD_LOGIC; 
  signal N254 : STD_LOGIC; 
  signal N256 : STD_LOGIC; 
  signal N258 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N260 : STD_LOGIC; 
  signal N261 : STD_LOGIC; 
  signal N262 : STD_LOGIC; 
  signal N264 : STD_LOGIC; 
  signal N266 : STD_LOGIC; 
  signal N268 : STD_LOGIC; 
  signal N274 : STD_LOGIC; 
  signal N276 : STD_LOGIC; 
  signal N278 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N280 : STD_LOGIC; 
  signal N282 : STD_LOGIC; 
  signal N284 : STD_LOGIC; 
  signal N286 : STD_LOGIC; 
  signal N288 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal N290 : STD_LOGIC; 
  signal N292 : STD_LOGIC; 
  signal N294 : STD_LOGIC; 
  signal N296 : STD_LOGIC; 
  signal N298 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N300 : STD_LOGIC; 
  signal N302 : STD_LOGIC; 
  signal N304 : STD_LOGIC; 
  signal N306 : STD_LOGIC; 
  signal N308 : STD_LOGIC; 
  signal N310 : STD_LOGIC; 
  signal N312 : STD_LOGIC; 
  signal N314 : STD_LOGIC; 
  signal N316 : STD_LOGIC; 
  signal N318 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N346 : STD_LOGIC; 
  signal N348 : STD_LOGIC; 
  signal N350 : STD_LOGIC; 
  signal N352 : STD_LOGIC; 
  signal N354 : STD_LOGIC; 
  signal N356 : STD_LOGIC; 
  signal N359 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N362 : STD_LOGIC; 
  signal N365 : STD_LOGIC; 
  signal N368 : STD_LOGIC; 
  signal N371 : STD_LOGIC; 
  signal N374 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N383 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal N409 : STD_LOGIC; 
  signal N411 : STD_LOGIC; 
  signal N413 : STD_LOGIC; 
  signal N415 : STD_LOGIC; 
  signal N417 : STD_LOGIC; 
  signal N419 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal N421 : STD_LOGIC; 
  signal N423 : STD_LOGIC; 
  signal N425 : STD_LOGIC; 
  signal N427 : STD_LOGIC; 
  signal N429 : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal N433 : STD_LOGIC; 
  signal N435 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal N439 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N441 : STD_LOGIC; 
  signal N4411 : STD_LOGIC; 
  signal N443 : STD_LOGIC; 
  signal N445 : STD_LOGIC; 
  signal N447 : STD_LOGIC; 
  signal N449 : STD_LOGIC; 
  signal N451 : STD_LOGIC; 
  signal N453 : STD_LOGIC; 
  signal N455 : STD_LOGIC; 
  signal N457 : STD_LOGIC; 
  signal N459 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N461 : STD_LOGIC; 
  signal N463 : STD_LOGIC; 
  signal N465 : STD_LOGIC; 
  signal N467 : STD_LOGIC; 
  signal N469 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal N473 : STD_LOGIC; 
  signal N477 : STD_LOGIC; 
  signal N479 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N4811 : STD_LOGIC; 
  signal N483 : STD_LOGIC; 
  signal N485 : STD_LOGIC; 
  signal N487 : STD_LOGIC; 
  signal N489 : STD_LOGIC; 
  signal N491 : STD_LOGIC; 
  signal N493 : STD_LOGIC; 
  signal N495 : STD_LOGIC; 
  signal N497 : STD_LOGIC; 
  signal N499 : STD_LOGIC; 
  signal N501 : STD_LOGIC; 
  signal N503 : STD_LOGIC; 
  signal N505 : STD_LOGIC; 
  signal N510 : STD_LOGIC; 
  signal N514 : STD_LOGIC; 
  signal N516 : STD_LOGIC; 
  signal N518 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N520 : STD_LOGIC; 
  signal N522 : STD_LOGIC; 
  signal N524 : STD_LOGIC; 
  signal N526 : STD_LOGIC; 
  signal N528 : STD_LOGIC; 
  signal N530 : STD_LOGIC; 
  signal N532 : STD_LOGIC; 
  signal N534 : STD_LOGIC; 
  signal N536 : STD_LOGIC; 
  signal N538 : STD_LOGIC; 
  signal N540 : STD_LOGIC; 
  signal N542 : STD_LOGIC; 
  signal N544 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal N552 : STD_LOGIC; 
  signal N553 : STD_LOGIC; 
  signal N559 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal N560 : STD_LOGIC; 
  signal N566 : STD_LOGIC; 
  signal N572 : STD_LOGIC; 
  signal N573 : STD_LOGIC; 
  signal N575 : STD_LOGIC; 
  signal N581 : STD_LOGIC; 
  signal N588 : STD_LOGIC; 
  signal N590 : STD_LOGIC; 
  signal N591 : STD_LOGIC; 
  signal N593 : STD_LOGIC; 
  signal N595 : STD_LOGIC; 
  signal N597 : STD_LOGIC; 
  signal N598 : STD_LOGIC; 
  signal N599 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N6011 : STD_LOGIC; 
  signal N603 : STD_LOGIC; 
  signal N605 : STD_LOGIC; 
  signal N607 : STD_LOGIC; 
  signal N609 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N611 : STD_LOGIC; 
  signal N613 : STD_LOGIC; 
  signal N615 : STD_LOGIC; 
  signal N617 : STD_LOGIC; 
  signal N619 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N6211 : STD_LOGIC; 
  signal N623 : STD_LOGIC; 
  signal N625 : STD_LOGIC; 
  signal N627 : STD_LOGIC; 
  signal N629 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal N631 : STD_LOGIC; 
  signal N633 : STD_LOGIC; 
  signal N635 : STD_LOGIC; 
  signal N637 : STD_LOGIC; 
  signal N639 : STD_LOGIC; 
  signal N641 : STD_LOGIC; 
  signal N643 : STD_LOGIC; 
  signal N645 : STD_LOGIC; 
  signal N647 : STD_LOGIC; 
  signal N649 : STD_LOGIC; 
  signal N657 : STD_LOGIC; 
  signal N659 : STD_LOGIC; 
  signal N661 : STD_LOGIC; 
  signal N663 : STD_LOGIC; 
  signal N665 : STD_LOGIC; 
  signal N667 : STD_LOGIC; 
  signal N669 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal N671 : STD_LOGIC; 
  signal N678 : STD_LOGIC; 
  signal N680 : STD_LOGIC; 
  signal N682 : STD_LOGIC; 
  signal N684 : STD_LOGIC; 
  signal N686 : STD_LOGIC; 
  signal N688 : STD_LOGIC; 
  signal N690 : STD_LOGIC; 
  signal N692 : STD_LOGIC; 
  signal N698 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal N700 : STD_LOGIC; 
  signal N702 : STD_LOGIC; 
  signal N714 : STD_LOGIC; 
  signal N716 : STD_LOGIC; 
  signal N718 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal N720 : STD_LOGIC; 
  signal N722 : STD_LOGIC; 
  signal N724 : STD_LOGIC; 
  signal N726 : STD_LOGIC; 
  signal N728 : STD_LOGIC; 
  signal N730 : STD_LOGIC; 
  signal N732 : STD_LOGIC; 
  signal N734 : STD_LOGIC; 
  signal N736 : STD_LOGIC; 
  signal N738 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N740 : STD_LOGIC; 
  signal N742 : STD_LOGIC; 
  signal N744 : STD_LOGIC; 
  signal N748 : STD_LOGIC; 
  signal N749 : STD_LOGIC; 
  signal N750 : STD_LOGIC; 
  signal N751 : STD_LOGIC; 
  signal N752 : STD_LOGIC; 
  signal N753 : STD_LOGIC; 
  signal N754 : STD_LOGIC; 
  signal N755 : STD_LOGIC; 
  signal N756 : STD_LOGIC; 
  signal N757 : STD_LOGIC; 
  signal N758 : STD_LOGIC; 
  signal N759 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N760 : STD_LOGIC; 
  signal N761 : STD_LOGIC; 
  signal N762 : STD_LOGIC; 
  signal N763 : STD_LOGIC; 
  signal N764 : STD_LOGIC; 
  signal N765 : STD_LOGIC; 
  signal N766 : STD_LOGIC; 
  signal N767 : STD_LOGIC; 
  signal N768 : STD_LOGIC; 
  signal N769 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal N770 : STD_LOGIC; 
  signal N771 : STD_LOGIC; 
  signal N772 : STD_LOGIC; 
  signal N773 : STD_LOGIC; 
  signal N774 : STD_LOGIC; 
  signal N775 : STD_LOGIC; 
  signal N776 : STD_LOGIC; 
  signal N777 : STD_LOGIC; 
  signal N778 : STD_LOGIC; 
  signal N779 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N780 : STD_LOGIC; 
  signal N781 : STD_LOGIC; 
  signal N7811 : STD_LOGIC; 
  signal N782 : STD_LOGIC; 
  signal N7821 : STD_LOGIC; 
  signal N783 : STD_LOGIC; 
  signal N784 : STD_LOGIC; 
  signal N785 : STD_LOGIC; 
  signal N786 : STD_LOGIC; 
  signal N787 : STD_LOGIC; 
  signal N788 : STD_LOGIC; 
  signal N789 : STD_LOGIC; 
  signal N79 : STD_LOGIC; 
  signal N790 : STD_LOGIC; 
  signal N791 : STD_LOGIC; 
  signal N792 : STD_LOGIC; 
  signal N793 : STD_LOGIC; 
  signal N794 : STD_LOGIC; 
  signal N795 : STD_LOGIC; 
  signal N796 : STD_LOGIC; 
  signal N797 : STD_LOGIC; 
  signal N798 : STD_LOGIC; 
  signal N799 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N800 : STD_LOGIC; 
  signal N801 : STD_LOGIC; 
  signal N8011 : STD_LOGIC; 
  signal N802 : STD_LOGIC; 
  signal N803 : STD_LOGIC; 
  signal N804 : STD_LOGIC; 
  signal N805 : STD_LOGIC; 
  signal N806 : STD_LOGIC; 
  signal N807 : STD_LOGIC; 
  signal N808 : STD_LOGIC; 
  signal N809 : STD_LOGIC; 
  signal N810 : STD_LOGIC; 
  signal N811 : STD_LOGIC; 
  signal N812 : STD_LOGIC; 
  signal N813 : STD_LOGIC; 
  signal N814 : STD_LOGIC; 
  signal N815 : STD_LOGIC; 
  signal N816 : STD_LOGIC; 
  signal N817 : STD_LOGIC; 
  signal N818 : STD_LOGIC; 
  signal N819 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal N820 : STD_LOGIC; 
  signal N821 : STD_LOGIC; 
  signal N8211 : STD_LOGIC; 
  signal N822 : STD_LOGIC; 
  signal N823 : STD_LOGIC; 
  signal N824 : STD_LOGIC; 
  signal N825 : STD_LOGIC; 
  signal N826 : STD_LOGIC; 
  signal N827 : STD_LOGIC; 
  signal N828 : STD_LOGIC; 
  signal N829 : STD_LOGIC; 
  signal N830 : STD_LOGIC; 
  signal N831 : STD_LOGIC; 
  signal N832 : STD_LOGIC; 
  signal N833 : STD_LOGIC; 
  signal N834 : STD_LOGIC; 
  signal N835 : STD_LOGIC; 
  signal N836 : STD_LOGIC; 
  signal N837 : STD_LOGIC; 
  signal N838 : STD_LOGIC; 
  signal N839 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N840 : STD_LOGIC; 
  signal N841 : STD_LOGIC; 
  signal N842 : STD_LOGIC; 
  signal N843 : STD_LOGIC; 
  signal N844 : STD_LOGIC; 
  signal N845 : STD_LOGIC; 
  signal N846 : STD_LOGIC; 
  signal N847 : STD_LOGIC; 
  signal N848 : STD_LOGIC; 
  signal N849 : STD_LOGIC; 
  signal N85 : STD_LOGIC; 
  signal N850 : STD_LOGIC; 
  signal N851 : STD_LOGIC; 
  signal N852 : STD_LOGIC; 
  signal N853 : STD_LOGIC; 
  signal N854 : STD_LOGIC; 
  signal N855 : STD_LOGIC; 
  signal N856 : STD_LOGIC; 
  signal N857 : STD_LOGIC; 
  signal N858 : STD_LOGIC; 
  signal N859 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal N860 : STD_LOGIC; 
  signal N861 : STD_LOGIC; 
  signal N862 : STD_LOGIC; 
  signal N863 : STD_LOGIC; 
  signal N864 : STD_LOGIC; 
  signal N865 : STD_LOGIC; 
  signal N866 : STD_LOGIC; 
  signal N867 : STD_LOGIC; 
  signal N868 : STD_LOGIC; 
  signal N869 : STD_LOGIC; 
  signal N870 : STD_LOGIC; 
  signal N871 : STD_LOGIC; 
  signal N872 : STD_LOGIC; 
  signal N873 : STD_LOGIC; 
  signal N874 : STD_LOGIC; 
  signal N875 : STD_LOGIC; 
  signal N876 : STD_LOGIC; 
  signal N877 : STD_LOGIC; 
  signal N878 : STD_LOGIC; 
  signal N879 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N880 : STD_LOGIC; 
  signal N881 : STD_LOGIC; 
  signal N882 : STD_LOGIC; 
  signal N883 : STD_LOGIC; 
  signal N884 : STD_LOGIC; 
  signal N885 : STD_LOGIC; 
  signal N886 : STD_LOGIC; 
  signal N887 : STD_LOGIC; 
  signal N888 : STD_LOGIC; 
  signal N889 : STD_LOGIC; 
  signal N890 : STD_LOGIC; 
  signal N891 : STD_LOGIC; 
  signal N892 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N931 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal N941 : STD_LOGIC; 
  signal N951 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal N971 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal NlwRenamedSig_OI_RX_LL_MISO_AFULL : STD_LOGIC; 
  signal TX_LL_MISO_BUSY_inv : STD_LOGIC; 
  signal TX_LL_MOSI_DVAL_mux0002_1242 : STD_LOGIC; 
  signal TX_LL_MOSI_EOF_mux0001_1244 : STD_LOGIC; 
  signal TX_LL_MOSI_SOF_mux0001_1246 : STD_LOGIC; 
  signal TX_LL_MOSI_SOF_or0000_inv : STD_LOGIC; 
  signal TagCnt_L_mux0000_7_18_1272 : STD_LOGIC; 
  signal TagCnt_L_mux0000_7_27_1273 : STD_LOGIC; 
  signal TagCnt_L_mux0000_7_6_1274 : STD_LOGIC; 
  signal TagCnt_L_not0001_1275 : STD_LOGIC; 
  signal TagCnt_not0002 : STD_LOGIC; 
  signal TagCnt_not00022_1285 : STD_LOGIC; 
  signal TagCnt_not000222_1286 : STD_LOGIC; 
  signal TagCnt_not000248_1287 : STD_LOGIC; 
  signal TagCnt_not000250_1288 : STD_LOGIC; 
  signal TagCnt_not00027_1289 : STD_LOGIC; 
  signal XCnt_L_mux0001_7_16_1318 : STD_LOGIC; 
  signal XCnt_L_not0001_1321 : STD_LOGIC; 
  signal XCnt_not0001 : STD_LOGIC; 
  signal XCnt_not00010_1333 : STD_LOGIC; 
  signal XCnt_not000115_1334 : STD_LOGIC; 
  signal XCnt_not00018_1335 : STD_LOGIC; 
  signal YCnt_add0000_3_Q : STD_LOGIC; 
  signal YCnt_add0000_4_Q : STD_LOGIC; 
  signal YCnt_add0000_6_Q : STD_LOGIC; 
  signal YCnt_add0000_7_Q : STD_LOGIC; 
  signal YCnt_add0000_8_Q : STD_LOGIC; 
  signal YCnt_add0000_9_Q : STD_LOGIC; 
  signal YCnt_not0001 : STD_LOGIC; 
  signal YCnt_not000114_1363 : STD_LOGIC; 
  signal YCnt_not000125_1364 : STD_LOGIC; 
  signal YCnt_not000134_1365 : STD_LOGIC; 
  signal ZCnt_L_not0001 : STD_LOGIC; 
  signal ZCnt_not0001 : STD_LOGIC; 
  signal ZCnt_not00010_1437 : STD_LOGIC; 
  signal ZCnt_not00013_1438 : STD_LOGIC; 
  signal bip0_1439 : STD_LOGIC; 
  signal bip0_mux0000_1440 : STD_LOGIC; 
  signal bip0_not0001 : STD_LOGIC; 
  signal conf_fip_1442 : STD_LOGIC; 
  signal conf_fip_mux0000 : STD_LOGIC; 
  signal conf_fip_not0001 : STD_LOGIC; 
  signal config_eof_10_mux0000_1447 : STD_LOGIC; 
  signal config_eof_11_mux0000 : STD_LOGIC; 
  signal config_eof_11_not0001 : STD_LOGIC; 
  signal config_eof_12_mux0000 : STD_LOGIC; 
  signal config_eof_13_mux0000 : STD_LOGIC; 
  signal config_eof_14_mux0000 : STD_LOGIC; 
  signal config_eof_15_mux0000 : STD_LOGIC; 
  signal config_eof_16_mux0000 : STD_LOGIC; 
  signal config_eof_17_mux0000 : STD_LOGIC; 
  signal config_eof_1_mux0000 : STD_LOGIC; 
  signal config_eof_2_mux0000 : STD_LOGIC; 
  signal config_eof_3_mux0000 : STD_LOGIC; 
  signal config_eof_4_mux0000 : STD_LOGIC; 
  signal config_eof_5_mux0000 : STD_LOGIC; 
  signal config_eof_6_mux0000 : STD_LOGIC; 
  signal config_eof_7_mux0000 : STD_LOGIC; 
  signal config_eof_8_mux0000 : STD_LOGIC; 
  signal config_eof_9_mux0000 : STD_LOGIC; 
  signal config_frame_dat_and0000 : STD_LOGIC; 
  signal config_frame_dat_mux0000_1_Q_1482 : STD_LOGIC; 
  signal config_frame_dat_mux0000_27_Q_1483 : STD_LOGIC; 
  signal config_frame_dat_mux0000_28_Q_1484 : STD_LOGIC; 
  signal config_frame_dat_mux0000_29_Q : STD_LOGIC; 
  signal config_frame_dat_mux0000_2_Q_1486 : STD_LOGIC; 
  signal config_frame_dat_mux0000_30_Q_1487 : STD_LOGIC; 
  signal config_frame_dat_mux0000_31_Q_1488 : STD_LOGIC; 
  signal config_frame_dat_mux0000_7_Q : STD_LOGIC; 
  signal config_frame_sof_mux0000 : STD_LOGIC; 
  signal config_sof_1491 : STD_LOGIC; 
  signal control_eof_10_mux0000 : STD_LOGIC; 
  signal control_eof_11_mux0000 : STD_LOGIC; 
  signal control_eof_11_mux000022_1497 : STD_LOGIC; 
  signal control_eof_12_mux0000 : STD_LOGIC; 
  signal control_eof_12_not0001 : STD_LOGIC; 
  signal control_eof_12_not000113_1501 : STD_LOGIC; 
  signal control_eof_12_not00012_1502 : STD_LOGIC; 
  signal control_eof_13_mux0000 : STD_LOGIC; 
  signal control_eof_14_mux0000 : STD_LOGIC; 
  signal control_eof_15_mux0000 : STD_LOGIC; 
  signal control_eof_16_mux0000 : STD_LOGIC; 
  signal control_eof_17_mux0000 : STD_LOGIC; 
  signal control_eof_18_mux0000 : STD_LOGIC; 
  signal control_eof_19_mux0000 : STD_LOGIC; 
  signal control_eof_1_mux0000 : STD_LOGIC; 
  signal control_eof_1_mux00003_1518 : STD_LOGIC; 
  signal control_eof_20_mux0000 : STD_LOGIC; 
  signal control_eof_21_mux0000 : STD_LOGIC; 
  signal control_eof_22_mux0000 : STD_LOGIC; 
  signal control_eof_23_mux0000 : STD_LOGIC; 
  signal control_eof_24_mux0000 : STD_LOGIC; 
  signal control_eof_25_mux0000 : STD_LOGIC; 
  signal control_eof_26_mux0000 : STD_LOGIC; 
  signal control_eof_27_mux0000 : STD_LOGIC; 
  signal control_eof_28_mux0000 : STD_LOGIC; 
  signal control_eof_29_mux0000 : STD_LOGIC; 
  signal control_eof_2_mux0000 : STD_LOGIC; 
  signal control_eof_2_mux00006_1541 : STD_LOGIC; 
  signal control_eof_30_mux0000 : STD_LOGIC; 
  signal control_eof_31_mux0000 : STD_LOGIC; 
  signal control_eof_32_mux0000 : STD_LOGIC; 
  signal control_eof_33_mux0000 : STD_LOGIC; 
  signal control_eof_34_mux0000 : STD_LOGIC; 
  signal control_eof_35_mux0000 : STD_LOGIC; 
  signal control_eof_36_mux0000 : STD_LOGIC; 
  signal control_eof_37_mux0000 : STD_LOGIC; 
  signal control_eof_38_mux0000 : STD_LOGIC; 
  signal control_eof_39_mux0000 : STD_LOGIC; 
  signal control_eof_3_mux0000 : STD_LOGIC; 
  signal control_eof_40_mux0000 : STD_LOGIC; 
  signal control_eof_41_mux0000 : STD_LOGIC; 
  signal control_eof_42_mux0000 : STD_LOGIC; 
  signal control_eof_43_mux0000 : STD_LOGIC; 
  signal control_eof_44_mux0000 : STD_LOGIC; 
  signal control_eof_45_mux0000 : STD_LOGIC; 
  signal control_eof_46_mux0000 : STD_LOGIC; 
  signal control_eof_47_mux0000 : STD_LOGIC; 
  signal control_eof_48_mux0000 : STD_LOGIC; 
  signal control_eof_49_mux0000 : STD_LOGIC; 
  signal control_eof_4_mux0000 : STD_LOGIC; 
  signal control_eof_50_mux0000 : STD_LOGIC; 
  signal control_eof_5_mux0000 : STD_LOGIC; 
  signal control_eof_6_mux0000 : STD_LOGIC; 
  signal control_eof_7_mux0000 : STD_LOGIC; 
  signal control_eof_8_mux0000 : STD_LOGIC; 
  signal control_eof_9_mux0000_1598 : STD_LOGIC; 
  signal control_sof_1599 : STD_LOGIC; 
  signal control_sof_mux0000 : STD_LOGIC; 
  signal ctrl_fip_1601 : STD_LOGIC; 
  signal ctrl_fip_mux0000 : STD_LOGIC; 
  signal ctrl_fip_not0001 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_26_17_1623 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_26_7 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_27_17_1626 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_30_20_1631 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_6_11_1637 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_6_19_1638 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_7_0_1640 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_7_18_1641 : STD_LOGIC; 
  signal ctrl_frame_dat_mux0000_7_6_1642 : STD_LOGIC; 
  signal data_array0_10_0_1645 : STD_LOGIC; 
  signal data_array0_10_1_1646 : STD_LOGIC; 
  signal data_array0_10_10_1647 : STD_LOGIC; 
  signal data_array0_10_11_1648 : STD_LOGIC; 
  signal data_array0_10_12_1649 : STD_LOGIC; 
  signal data_array0_10_13_1650 : STD_LOGIC; 
  signal data_array0_10_14_1651 : STD_LOGIC; 
  signal data_array0_10_15_1652 : STD_LOGIC; 
  signal data_array0_10_16_1653 : STD_LOGIC; 
  signal data_array0_10_17_1654 : STD_LOGIC; 
  signal data_array0_10_18_1655 : STD_LOGIC; 
  signal data_array0_10_19_1656 : STD_LOGIC; 
  signal data_array0_10_2_1657 : STD_LOGIC; 
  signal data_array0_10_20_1658 : STD_LOGIC; 
  signal data_array0_10_21_1659 : STD_LOGIC; 
  signal data_array0_10_22_1660 : STD_LOGIC; 
  signal data_array0_10_23_1661 : STD_LOGIC; 
  signal data_array0_10_24_1662 : STD_LOGIC; 
  signal data_array0_10_25_1663 : STD_LOGIC; 
  signal data_array0_10_27_1664 : STD_LOGIC; 
  signal data_array0_10_28_1665 : STD_LOGIC; 
  signal data_array0_10_29_1666 : STD_LOGIC; 
  signal data_array0_10_3_1667 : STD_LOGIC; 
  signal data_array0_10_30_1668 : STD_LOGIC; 
  signal data_array0_10_31_1669 : STD_LOGIC; 
  signal data_array0_10_4_1670 : STD_LOGIC; 
  signal data_array0_10_5_1671 : STD_LOGIC; 
  signal data_array0_10_6_1672 : STD_LOGIC; 
  signal data_array0_10_7_1673 : STD_LOGIC; 
  signal data_array0_10_8_1674 : STD_LOGIC; 
  signal data_array0_10_9_1675 : STD_LOGIC; 
  signal data_array0_10_and0000 : STD_LOGIC; 
  signal data_array0_10_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_10_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_11_0_1708 : STD_LOGIC; 
  signal data_array0_11_1_1709 : STD_LOGIC; 
  signal data_array0_11_10_1710 : STD_LOGIC; 
  signal data_array0_11_11_1711 : STD_LOGIC; 
  signal data_array0_11_12_1712 : STD_LOGIC; 
  signal data_array0_11_13_1713 : STD_LOGIC; 
  signal data_array0_11_14_1714 : STD_LOGIC; 
  signal data_array0_11_15_1715 : STD_LOGIC; 
  signal data_array0_11_16_1716 : STD_LOGIC; 
  signal data_array0_11_17_1717 : STD_LOGIC; 
  signal data_array0_11_18_1718 : STD_LOGIC; 
  signal data_array0_11_19_1719 : STD_LOGIC; 
  signal data_array0_11_2_1720 : STD_LOGIC; 
  signal data_array0_11_20_1721 : STD_LOGIC; 
  signal data_array0_11_21_1722 : STD_LOGIC; 
  signal data_array0_11_22_1723 : STD_LOGIC; 
  signal data_array0_11_23_1724 : STD_LOGIC; 
  signal data_array0_11_24_1725 : STD_LOGIC; 
  signal data_array0_11_25_1726 : STD_LOGIC; 
  signal data_array0_11_27_1727 : STD_LOGIC; 
  signal data_array0_11_28_1728 : STD_LOGIC; 
  signal data_array0_11_29_1729 : STD_LOGIC; 
  signal data_array0_11_3_1730 : STD_LOGIC; 
  signal data_array0_11_30_1731 : STD_LOGIC; 
  signal data_array0_11_31_1732 : STD_LOGIC; 
  signal data_array0_11_4_1733 : STD_LOGIC; 
  signal data_array0_11_5_1734 : STD_LOGIC; 
  signal data_array0_11_6_1735 : STD_LOGIC; 
  signal data_array0_11_7_1736 : STD_LOGIC; 
  signal data_array0_11_8_1737 : STD_LOGIC; 
  signal data_array0_11_9_1738 : STD_LOGIC; 
  signal data_array0_11_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_11_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_12_0_1770 : STD_LOGIC; 
  signal data_array0_12_1_1771 : STD_LOGIC; 
  signal data_array0_12_10_1772 : STD_LOGIC; 
  signal data_array0_12_11_1773 : STD_LOGIC; 
  signal data_array0_12_12_1774 : STD_LOGIC; 
  signal data_array0_12_13_1775 : STD_LOGIC; 
  signal data_array0_12_14_1776 : STD_LOGIC; 
  signal data_array0_12_15_1777 : STD_LOGIC; 
  signal data_array0_12_16_1778 : STD_LOGIC; 
  signal data_array0_12_17_1779 : STD_LOGIC; 
  signal data_array0_12_18_1780 : STD_LOGIC; 
  signal data_array0_12_19_1781 : STD_LOGIC; 
  signal data_array0_12_2_1782 : STD_LOGIC; 
  signal data_array0_12_20_1783 : STD_LOGIC; 
  signal data_array0_12_21_1784 : STD_LOGIC; 
  signal data_array0_12_22_1785 : STD_LOGIC; 
  signal data_array0_12_23_1786 : STD_LOGIC; 
  signal data_array0_12_24_1787 : STD_LOGIC; 
  signal data_array0_12_28_1788 : STD_LOGIC; 
  signal data_array0_12_29_1789 : STD_LOGIC; 
  signal data_array0_12_3_1790 : STD_LOGIC; 
  signal data_array0_12_4_1791 : STD_LOGIC; 
  signal data_array0_12_5_1792 : STD_LOGIC; 
  signal data_array0_12_6_1793 : STD_LOGIC; 
  signal data_array0_12_7_1794 : STD_LOGIC; 
  signal data_array0_12_8_1795 : STD_LOGIC; 
  signal data_array0_12_9_1796 : STD_LOGIC; 
  signal data_array0_12_and0000 : STD_LOGIC; 
  signal data_array0_12_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_12_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_13_0_1825 : STD_LOGIC; 
  signal data_array0_13_1_1826 : STD_LOGIC; 
  signal data_array0_13_10_1827 : STD_LOGIC; 
  signal data_array0_13_11_1828 : STD_LOGIC; 
  signal data_array0_13_12_1829 : STD_LOGIC; 
  signal data_array0_13_13_1830 : STD_LOGIC; 
  signal data_array0_13_14_1831 : STD_LOGIC; 
  signal data_array0_13_15_1832 : STD_LOGIC; 
  signal data_array0_13_16_1833 : STD_LOGIC; 
  signal data_array0_13_17_1834 : STD_LOGIC; 
  signal data_array0_13_18_1835 : STD_LOGIC; 
  signal data_array0_13_19_1836 : STD_LOGIC; 
  signal data_array0_13_2_1837 : STD_LOGIC; 
  signal data_array0_13_20_1838 : STD_LOGIC; 
  signal data_array0_13_21_1839 : STD_LOGIC; 
  signal data_array0_13_22_1840 : STD_LOGIC; 
  signal data_array0_13_23_1841 : STD_LOGIC; 
  signal data_array0_13_24_1842 : STD_LOGIC; 
  signal data_array0_13_28_1843 : STD_LOGIC; 
  signal data_array0_13_29_1844 : STD_LOGIC; 
  signal data_array0_13_3_1845 : STD_LOGIC; 
  signal data_array0_13_4_1846 : STD_LOGIC; 
  signal data_array0_13_5_1847 : STD_LOGIC; 
  signal data_array0_13_6_1848 : STD_LOGIC; 
  signal data_array0_13_7_1849 : STD_LOGIC; 
  signal data_array0_13_8_1850 : STD_LOGIC; 
  signal data_array0_13_9_1851 : STD_LOGIC; 
  signal data_array0_13_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_13_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_14_0_1879 : STD_LOGIC; 
  signal data_array0_14_1_1880 : STD_LOGIC; 
  signal data_array0_14_10_1881 : STD_LOGIC; 
  signal data_array0_14_11_1882 : STD_LOGIC; 
  signal data_array0_14_12_1883 : STD_LOGIC; 
  signal data_array0_14_13_1884 : STD_LOGIC; 
  signal data_array0_14_14_1885 : STD_LOGIC; 
  signal data_array0_14_15_1886 : STD_LOGIC; 
  signal data_array0_14_16_1887 : STD_LOGIC; 
  signal data_array0_14_17_1888 : STD_LOGIC; 
  signal data_array0_14_18_1889 : STD_LOGIC; 
  signal data_array0_14_19_1890 : STD_LOGIC; 
  signal data_array0_14_2_1891 : STD_LOGIC; 
  signal data_array0_14_20_1892 : STD_LOGIC; 
  signal data_array0_14_21_1893 : STD_LOGIC; 
  signal data_array0_14_22_1894 : STD_LOGIC; 
  signal data_array0_14_23_1895 : STD_LOGIC; 
  signal data_array0_14_24_1896 : STD_LOGIC; 
  signal data_array0_14_28_1897 : STD_LOGIC; 
  signal data_array0_14_29_1898 : STD_LOGIC; 
  signal data_array0_14_3_1899 : STD_LOGIC; 
  signal data_array0_14_4_1900 : STD_LOGIC; 
  signal data_array0_14_5_1901 : STD_LOGIC; 
  signal data_array0_14_6_1902 : STD_LOGIC; 
  signal data_array0_14_7_1903 : STD_LOGIC; 
  signal data_array0_14_8_1904 : STD_LOGIC; 
  signal data_array0_14_9_1905 : STD_LOGIC; 
  signal data_array0_14_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_14_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_15_0_1933 : STD_LOGIC; 
  signal data_array0_15_1_1934 : STD_LOGIC; 
  signal data_array0_15_10_1935 : STD_LOGIC; 
  signal data_array0_15_11_1936 : STD_LOGIC; 
  signal data_array0_15_12_1937 : STD_LOGIC; 
  signal data_array0_15_13_1938 : STD_LOGIC; 
  signal data_array0_15_14_1939 : STD_LOGIC; 
  signal data_array0_15_15_1940 : STD_LOGIC; 
  signal data_array0_15_16_1941 : STD_LOGIC; 
  signal data_array0_15_17_1942 : STD_LOGIC; 
  signal data_array0_15_18_1943 : STD_LOGIC; 
  signal data_array0_15_19_1944 : STD_LOGIC; 
  signal data_array0_15_2_1945 : STD_LOGIC; 
  signal data_array0_15_20_1946 : STD_LOGIC; 
  signal data_array0_15_21_1947 : STD_LOGIC; 
  signal data_array0_15_22_1948 : STD_LOGIC; 
  signal data_array0_15_23_1949 : STD_LOGIC; 
  signal data_array0_15_24_1950 : STD_LOGIC; 
  signal data_array0_15_28_1951 : STD_LOGIC; 
  signal data_array0_15_29_1952 : STD_LOGIC; 
  signal data_array0_15_3_1953 : STD_LOGIC; 
  signal data_array0_15_4_1954 : STD_LOGIC; 
  signal data_array0_15_5_1955 : STD_LOGIC; 
  signal data_array0_15_6_1956 : STD_LOGIC; 
  signal data_array0_15_7_1957 : STD_LOGIC; 
  signal data_array0_15_8_1958 : STD_LOGIC; 
  signal data_array0_15_9_1959 : STD_LOGIC; 
  signal data_array0_15_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_15_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_16_0_1987 : STD_LOGIC; 
  signal data_array0_16_1_1988 : STD_LOGIC; 
  signal data_array0_16_10_1989 : STD_LOGIC; 
  signal data_array0_16_11_1990 : STD_LOGIC; 
  signal data_array0_16_12_1991 : STD_LOGIC; 
  signal data_array0_16_13_1992 : STD_LOGIC; 
  signal data_array0_16_14_1993 : STD_LOGIC; 
  signal data_array0_16_15_1994 : STD_LOGIC; 
  signal data_array0_16_16_1995 : STD_LOGIC; 
  signal data_array0_16_17_1996 : STD_LOGIC; 
  signal data_array0_16_18_1997 : STD_LOGIC; 
  signal data_array0_16_19_1998 : STD_LOGIC; 
  signal data_array0_16_2_1999 : STD_LOGIC; 
  signal data_array0_16_20_2000 : STD_LOGIC; 
  signal data_array0_16_21_2001 : STD_LOGIC; 
  signal data_array0_16_22_2002 : STD_LOGIC; 
  signal data_array0_16_23_2003 : STD_LOGIC; 
  signal data_array0_16_28_2004 : STD_LOGIC; 
  signal data_array0_16_29_2005 : STD_LOGIC; 
  signal data_array0_16_3_2006 : STD_LOGIC; 
  signal data_array0_16_4_2007 : STD_LOGIC; 
  signal data_array0_16_5_2008 : STD_LOGIC; 
  signal data_array0_16_6_2009 : STD_LOGIC; 
  signal data_array0_16_7_2010 : STD_LOGIC; 
  signal data_array0_16_8_2011 : STD_LOGIC; 
  signal data_array0_16_9_2012 : STD_LOGIC; 
  signal data_array0_16_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_16_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_17_0_2039 : STD_LOGIC; 
  signal data_array0_17_1_2040 : STD_LOGIC; 
  signal data_array0_17_10_2041 : STD_LOGIC; 
  signal data_array0_17_11_2042 : STD_LOGIC; 
  signal data_array0_17_12_2043 : STD_LOGIC; 
  signal data_array0_17_13_2044 : STD_LOGIC; 
  signal data_array0_17_14_2045 : STD_LOGIC; 
  signal data_array0_17_15_2046 : STD_LOGIC; 
  signal data_array0_17_16_2047 : STD_LOGIC; 
  signal data_array0_17_17_2048 : STD_LOGIC; 
  signal data_array0_17_18_2049 : STD_LOGIC; 
  signal data_array0_17_19_2050 : STD_LOGIC; 
  signal data_array0_17_2_2051 : STD_LOGIC; 
  signal data_array0_17_20_2052 : STD_LOGIC; 
  signal data_array0_17_21_2053 : STD_LOGIC; 
  signal data_array0_17_22_2054 : STD_LOGIC; 
  signal data_array0_17_23_2055 : STD_LOGIC; 
  signal data_array0_17_28_2056 : STD_LOGIC; 
  signal data_array0_17_3_2057 : STD_LOGIC; 
  signal data_array0_17_4_2058 : STD_LOGIC; 
  signal data_array0_17_5_2059 : STD_LOGIC; 
  signal data_array0_17_6_2060 : STD_LOGIC; 
  signal data_array0_17_7_2061 : STD_LOGIC; 
  signal data_array0_17_8_2062 : STD_LOGIC; 
  signal data_array0_17_9_2063 : STD_LOGIC; 
  signal data_array0_17_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_17_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_18_0_2089 : STD_LOGIC; 
  signal data_array0_18_1_2090 : STD_LOGIC; 
  signal data_array0_18_10_2091 : STD_LOGIC; 
  signal data_array0_18_11_2092 : STD_LOGIC; 
  signal data_array0_18_12_2093 : STD_LOGIC; 
  signal data_array0_18_13_2094 : STD_LOGIC; 
  signal data_array0_18_14_2095 : STD_LOGIC; 
  signal data_array0_18_15_2096 : STD_LOGIC; 
  signal data_array0_18_16_2097 : STD_LOGIC; 
  signal data_array0_18_17_2098 : STD_LOGIC; 
  signal data_array0_18_18_2099 : STD_LOGIC; 
  signal data_array0_18_19_2100 : STD_LOGIC; 
  signal data_array0_18_2_2101 : STD_LOGIC; 
  signal data_array0_18_20_2102 : STD_LOGIC; 
  signal data_array0_18_21_2103 : STD_LOGIC; 
  signal data_array0_18_22_2104 : STD_LOGIC; 
  signal data_array0_18_23_2105 : STD_LOGIC; 
  signal data_array0_18_28_2106 : STD_LOGIC; 
  signal data_array0_18_3_2107 : STD_LOGIC; 
  signal data_array0_18_4_2108 : STD_LOGIC; 
  signal data_array0_18_5_2109 : STD_LOGIC; 
  signal data_array0_18_6_2110 : STD_LOGIC; 
  signal data_array0_18_7_2111 : STD_LOGIC; 
  signal data_array0_18_8_2112 : STD_LOGIC; 
  signal data_array0_18_9_2113 : STD_LOGIC; 
  signal data_array0_18_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_18_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_19_0_2139 : STD_LOGIC; 
  signal data_array0_19_1_2140 : STD_LOGIC; 
  signal data_array0_19_10_2141 : STD_LOGIC; 
  signal data_array0_19_11_2142 : STD_LOGIC; 
  signal data_array0_19_12_2143 : STD_LOGIC; 
  signal data_array0_19_13_2144 : STD_LOGIC; 
  signal data_array0_19_14_2145 : STD_LOGIC; 
  signal data_array0_19_15_2146 : STD_LOGIC; 
  signal data_array0_19_16_2147 : STD_LOGIC; 
  signal data_array0_19_17_2148 : STD_LOGIC; 
  signal data_array0_19_18_2149 : STD_LOGIC; 
  signal data_array0_19_19_2150 : STD_LOGIC; 
  signal data_array0_19_2_2151 : STD_LOGIC; 
  signal data_array0_19_20_2152 : STD_LOGIC; 
  signal data_array0_19_21_2153 : STD_LOGIC; 
  signal data_array0_19_22_2154 : STD_LOGIC; 
  signal data_array0_19_23_2155 : STD_LOGIC; 
  signal data_array0_19_28_2156 : STD_LOGIC; 
  signal data_array0_19_3_2157 : STD_LOGIC; 
  signal data_array0_19_4_2158 : STD_LOGIC; 
  signal data_array0_19_5_2159 : STD_LOGIC; 
  signal data_array0_19_6_2160 : STD_LOGIC; 
  signal data_array0_19_7_2161 : STD_LOGIC; 
  signal data_array0_19_8_2162 : STD_LOGIC; 
  signal data_array0_19_9_2163 : STD_LOGIC; 
  signal data_array0_19_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_19_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_1_0_2189 : STD_LOGIC; 
  signal data_array0_1_1_2190 : STD_LOGIC; 
  signal data_array0_1_10_2191 : STD_LOGIC; 
  signal data_array0_1_11_2192 : STD_LOGIC; 
  signal data_array0_1_12_2193 : STD_LOGIC; 
  signal data_array0_1_13_2194 : STD_LOGIC; 
  signal data_array0_1_14_2195 : STD_LOGIC; 
  signal data_array0_1_15_2196 : STD_LOGIC; 
  signal data_array0_1_16_2197 : STD_LOGIC; 
  signal data_array0_1_17_2198 : STD_LOGIC; 
  signal data_array0_1_18_2199 : STD_LOGIC; 
  signal data_array0_1_19_2200 : STD_LOGIC; 
  signal data_array0_1_2_2201 : STD_LOGIC; 
  signal data_array0_1_20_2202 : STD_LOGIC; 
  signal data_array0_1_21_2203 : STD_LOGIC; 
  signal data_array0_1_22_2204 : STD_LOGIC; 
  signal data_array0_1_23_2205 : STD_LOGIC; 
  signal data_array0_1_24_2206 : STD_LOGIC; 
  signal data_array0_1_25_2207 : STD_LOGIC; 
  signal data_array0_1_26_2208 : STD_LOGIC; 
  signal data_array0_1_27_2209 : STD_LOGIC; 
  signal data_array0_1_28_2210 : STD_LOGIC; 
  signal data_array0_1_29_2211 : STD_LOGIC; 
  signal data_array0_1_3_2212 : STD_LOGIC; 
  signal data_array0_1_30_2213 : STD_LOGIC; 
  signal data_array0_1_31_2214 : STD_LOGIC; 
  signal data_array0_1_4_2215 : STD_LOGIC; 
  signal data_array0_1_5_2216 : STD_LOGIC; 
  signal data_array0_1_6_2217 : STD_LOGIC; 
  signal data_array0_1_7_2218 : STD_LOGIC; 
  signal data_array0_1_8_2219 : STD_LOGIC; 
  signal data_array0_1_9_2220 : STD_LOGIC; 
  signal data_array0_1_and0000 : STD_LOGIC; 
  signal data_array0_20_0_2222 : STD_LOGIC; 
  signal data_array0_20_2_2223 : STD_LOGIC; 
  signal data_array0_20_3_2224 : STD_LOGIC; 
  signal data_array0_20_4_2225 : STD_LOGIC; 
  signal data_array0_20_5_2226 : STD_LOGIC; 
  signal data_array0_20_6_2227 : STD_LOGIC; 
  signal data_array0_20_8_2228 : STD_LOGIC; 
  signal data_array0_20_9_2229 : STD_LOGIC; 
  signal data_array0_20_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_20_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_20_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_20_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_20_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_20_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_20_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_21_2_2237 : STD_LOGIC; 
  signal data_array0_21_3_2238 : STD_LOGIC; 
  signal data_array0_21_5_2239 : STD_LOGIC; 
  signal data_array0_21_6_2240 : STD_LOGIC; 
  signal data_array0_21_8_2241 : STD_LOGIC; 
  signal data_array0_21_9_2242 : STD_LOGIC; 
  signal data_array0_21_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_21_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_21_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_21_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_21_mux0000_26_Q : STD_LOGIC; 
  signal data_array0_21_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_22_5_2249 : STD_LOGIC; 
  signal data_array0_22_6_2250 : STD_LOGIC; 
  signal data_array0_23_5_2253 : STD_LOGIC; 
  signal data_array0_2_0_2255 : STD_LOGIC; 
  signal data_array0_2_1_2256 : STD_LOGIC; 
  signal data_array0_2_10_2257 : STD_LOGIC; 
  signal data_array0_2_11_2258 : STD_LOGIC; 
  signal data_array0_2_12_2259 : STD_LOGIC; 
  signal data_array0_2_13_2260 : STD_LOGIC; 
  signal data_array0_2_14_2261 : STD_LOGIC; 
  signal data_array0_2_15_2262 : STD_LOGIC; 
  signal data_array0_2_16_2263 : STD_LOGIC; 
  signal data_array0_2_17_2264 : STD_LOGIC; 
  signal data_array0_2_18_2265 : STD_LOGIC; 
  signal data_array0_2_19_2266 : STD_LOGIC; 
  signal data_array0_2_2_2267 : STD_LOGIC; 
  signal data_array0_2_20_2268 : STD_LOGIC; 
  signal data_array0_2_21_2269 : STD_LOGIC; 
  signal data_array0_2_22_2270 : STD_LOGIC; 
  signal data_array0_2_23_2271 : STD_LOGIC; 
  signal data_array0_2_24_2272 : STD_LOGIC; 
  signal data_array0_2_25_2273 : STD_LOGIC; 
  signal data_array0_2_26_2274 : STD_LOGIC; 
  signal data_array0_2_27_2275 : STD_LOGIC; 
  signal data_array0_2_28_2276 : STD_LOGIC; 
  signal data_array0_2_29_2277 : STD_LOGIC; 
  signal data_array0_2_3_2278 : STD_LOGIC; 
  signal data_array0_2_30_2279 : STD_LOGIC; 
  signal data_array0_2_31_2280 : STD_LOGIC; 
  signal data_array0_2_4_2281 : STD_LOGIC; 
  signal data_array0_2_5_2282 : STD_LOGIC; 
  signal data_array0_2_6_2283 : STD_LOGIC; 
  signal data_array0_2_7_2284 : STD_LOGIC; 
  signal data_array0_2_8_2285 : STD_LOGIC; 
  signal data_array0_2_9_2286 : STD_LOGIC; 
  signal data_array0_3_0_2319 : STD_LOGIC; 
  signal data_array0_3_1_2320 : STD_LOGIC; 
  signal data_array0_3_10_2321 : STD_LOGIC; 
  signal data_array0_3_11_2322 : STD_LOGIC; 
  signal data_array0_3_12_2323 : STD_LOGIC; 
  signal data_array0_3_13_2324 : STD_LOGIC; 
  signal data_array0_3_14_2325 : STD_LOGIC; 
  signal data_array0_3_15_2326 : STD_LOGIC; 
  signal data_array0_3_16_2327 : STD_LOGIC; 
  signal data_array0_3_17_2328 : STD_LOGIC; 
  signal data_array0_3_18_2329 : STD_LOGIC; 
  signal data_array0_3_19_2330 : STD_LOGIC; 
  signal data_array0_3_2_2331 : STD_LOGIC; 
  signal data_array0_3_20_2332 : STD_LOGIC; 
  signal data_array0_3_21_2333 : STD_LOGIC; 
  signal data_array0_3_22_2334 : STD_LOGIC; 
  signal data_array0_3_23_2335 : STD_LOGIC; 
  signal data_array0_3_24_2336 : STD_LOGIC; 
  signal data_array0_3_25_2337 : STD_LOGIC; 
  signal data_array0_3_26_2338 : STD_LOGIC; 
  signal data_array0_3_27_2339 : STD_LOGIC; 
  signal data_array0_3_28_2340 : STD_LOGIC; 
  signal data_array0_3_29_2341 : STD_LOGIC; 
  signal data_array0_3_3_2342 : STD_LOGIC; 
  signal data_array0_3_30_2343 : STD_LOGIC; 
  signal data_array0_3_31_2344 : STD_LOGIC; 
  signal data_array0_3_4_2345 : STD_LOGIC; 
  signal data_array0_3_5_2346 : STD_LOGIC; 
  signal data_array0_3_6_2347 : STD_LOGIC; 
  signal data_array0_3_7_2348 : STD_LOGIC; 
  signal data_array0_3_8_2349 : STD_LOGIC; 
  signal data_array0_3_9_2350 : STD_LOGIC; 
  signal data_array0_4_0_2383 : STD_LOGIC; 
  signal data_array0_4_1_2384 : STD_LOGIC; 
  signal data_array0_4_10_2385 : STD_LOGIC; 
  signal data_array0_4_11_2386 : STD_LOGIC; 
  signal data_array0_4_12_2387 : STD_LOGIC; 
  signal data_array0_4_13_2388 : STD_LOGIC; 
  signal data_array0_4_14_2389 : STD_LOGIC; 
  signal data_array0_4_15_2390 : STD_LOGIC; 
  signal data_array0_4_16_2391 : STD_LOGIC; 
  signal data_array0_4_17_2392 : STD_LOGIC; 
  signal data_array0_4_18_2393 : STD_LOGIC; 
  signal data_array0_4_19_2394 : STD_LOGIC; 
  signal data_array0_4_2_2395 : STD_LOGIC; 
  signal data_array0_4_20_2396 : STD_LOGIC; 
  signal data_array0_4_21_2397 : STD_LOGIC; 
  signal data_array0_4_22_2398 : STD_LOGIC; 
  signal data_array0_4_23_2399 : STD_LOGIC; 
  signal data_array0_4_24_2400 : STD_LOGIC; 
  signal data_array0_4_25_2401 : STD_LOGIC; 
  signal data_array0_4_26_2402 : STD_LOGIC; 
  signal data_array0_4_27_2403 : STD_LOGIC; 
  signal data_array0_4_28_2404 : STD_LOGIC; 
  signal data_array0_4_29_2405 : STD_LOGIC; 
  signal data_array0_4_3_2406 : STD_LOGIC; 
  signal data_array0_4_30_2407 : STD_LOGIC; 
  signal data_array0_4_31_2408 : STD_LOGIC; 
  signal data_array0_4_4_2409 : STD_LOGIC; 
  signal data_array0_4_5_2410 : STD_LOGIC; 
  signal data_array0_4_6_2411 : STD_LOGIC; 
  signal data_array0_4_7_2412 : STD_LOGIC; 
  signal data_array0_4_8_2413 : STD_LOGIC; 
  signal data_array0_4_9_2414 : STD_LOGIC; 
  signal data_array0_5_0_2447 : STD_LOGIC; 
  signal data_array0_5_1_2448 : STD_LOGIC; 
  signal data_array0_5_10_2449 : STD_LOGIC; 
  signal data_array0_5_11_2450 : STD_LOGIC; 
  signal data_array0_5_12_2451 : STD_LOGIC; 
  signal data_array0_5_13_2452 : STD_LOGIC; 
  signal data_array0_5_14_2453 : STD_LOGIC; 
  signal data_array0_5_15_2454 : STD_LOGIC; 
  signal data_array0_5_16_2455 : STD_LOGIC; 
  signal data_array0_5_17_2456 : STD_LOGIC; 
  signal data_array0_5_18_2457 : STD_LOGIC; 
  signal data_array0_5_19_2458 : STD_LOGIC; 
  signal data_array0_5_2_2459 : STD_LOGIC; 
  signal data_array0_5_20_2460 : STD_LOGIC; 
  signal data_array0_5_21_2461 : STD_LOGIC; 
  signal data_array0_5_22_2462 : STD_LOGIC; 
  signal data_array0_5_23_2463 : STD_LOGIC; 
  signal data_array0_5_24_2464 : STD_LOGIC; 
  signal data_array0_5_25_2465 : STD_LOGIC; 
  signal data_array0_5_26_2466 : STD_LOGIC; 
  signal data_array0_5_27_2467 : STD_LOGIC; 
  signal data_array0_5_28_2468 : STD_LOGIC; 
  signal data_array0_5_29_2469 : STD_LOGIC; 
  signal data_array0_5_3_2470 : STD_LOGIC; 
  signal data_array0_5_30_2471 : STD_LOGIC; 
  signal data_array0_5_31_2472 : STD_LOGIC; 
  signal data_array0_5_4_2473 : STD_LOGIC; 
  signal data_array0_5_5_2474 : STD_LOGIC; 
  signal data_array0_5_6_2475 : STD_LOGIC; 
  signal data_array0_5_7_2476 : STD_LOGIC; 
  signal data_array0_5_8_2477 : STD_LOGIC; 
  signal data_array0_5_9_2478 : STD_LOGIC; 
  signal data_array0_6_0_2511 : STD_LOGIC; 
  signal data_array0_6_1_2512 : STD_LOGIC; 
  signal data_array0_6_10_2513 : STD_LOGIC; 
  signal data_array0_6_11_2514 : STD_LOGIC; 
  signal data_array0_6_12_2515 : STD_LOGIC; 
  signal data_array0_6_13_2516 : STD_LOGIC; 
  signal data_array0_6_14_2517 : STD_LOGIC; 
  signal data_array0_6_15_2518 : STD_LOGIC; 
  signal data_array0_6_16_2519 : STD_LOGIC; 
  signal data_array0_6_17_2520 : STD_LOGIC; 
  signal data_array0_6_18_2521 : STD_LOGIC; 
  signal data_array0_6_19_2522 : STD_LOGIC; 
  signal data_array0_6_2_2523 : STD_LOGIC; 
  signal data_array0_6_20_2524 : STD_LOGIC; 
  signal data_array0_6_21_2525 : STD_LOGIC; 
  signal data_array0_6_22_2526 : STD_LOGIC; 
  signal data_array0_6_23_2527 : STD_LOGIC; 
  signal data_array0_6_24_2528 : STD_LOGIC; 
  signal data_array0_6_25_2529 : STD_LOGIC; 
  signal data_array0_6_26_2530 : STD_LOGIC; 
  signal data_array0_6_27_2531 : STD_LOGIC; 
  signal data_array0_6_28_2532 : STD_LOGIC; 
  signal data_array0_6_29_2533 : STD_LOGIC; 
  signal data_array0_6_3_2534 : STD_LOGIC; 
  signal data_array0_6_30_2535 : STD_LOGIC; 
  signal data_array0_6_31_2536 : STD_LOGIC; 
  signal data_array0_6_4_2537 : STD_LOGIC; 
  signal data_array0_6_5_2538 : STD_LOGIC; 
  signal data_array0_6_6_2539 : STD_LOGIC; 
  signal data_array0_6_7_2540 : STD_LOGIC; 
  signal data_array0_6_8_2541 : STD_LOGIC; 
  signal data_array0_6_9_2542 : STD_LOGIC; 
  signal data_array0_7_0_2575 : STD_LOGIC; 
  signal data_array0_7_1_2576 : STD_LOGIC; 
  signal data_array0_7_10_2577 : STD_LOGIC; 
  signal data_array0_7_11_2578 : STD_LOGIC; 
  signal data_array0_7_12_2579 : STD_LOGIC; 
  signal data_array0_7_13_2580 : STD_LOGIC; 
  signal data_array0_7_14_2581 : STD_LOGIC; 
  signal data_array0_7_15_2582 : STD_LOGIC; 
  signal data_array0_7_16_2583 : STD_LOGIC; 
  signal data_array0_7_17_2584 : STD_LOGIC; 
  signal data_array0_7_18_2585 : STD_LOGIC; 
  signal data_array0_7_19_2586 : STD_LOGIC; 
  signal data_array0_7_2_2587 : STD_LOGIC; 
  signal data_array0_7_20_2588 : STD_LOGIC; 
  signal data_array0_7_21_2589 : STD_LOGIC; 
  signal data_array0_7_22_2590 : STD_LOGIC; 
  signal data_array0_7_23_2591 : STD_LOGIC; 
  signal data_array0_7_24_2592 : STD_LOGIC; 
  signal data_array0_7_25_2593 : STD_LOGIC; 
  signal data_array0_7_26_2594 : STD_LOGIC; 
  signal data_array0_7_27_2595 : STD_LOGIC; 
  signal data_array0_7_28_2596 : STD_LOGIC; 
  signal data_array0_7_29_2597 : STD_LOGIC; 
  signal data_array0_7_3_2598 : STD_LOGIC; 
  signal data_array0_7_30_2599 : STD_LOGIC; 
  signal data_array0_7_31_2600 : STD_LOGIC; 
  signal data_array0_7_4_2601 : STD_LOGIC; 
  signal data_array0_7_5_2602 : STD_LOGIC; 
  signal data_array0_7_6_2603 : STD_LOGIC; 
  signal data_array0_7_7_2604 : STD_LOGIC; 
  signal data_array0_7_8_2605 : STD_LOGIC; 
  signal data_array0_7_9_2606 : STD_LOGIC; 
  signal data_array0_8_0_2639 : STD_LOGIC; 
  signal data_array0_8_1_2640 : STD_LOGIC; 
  signal data_array0_8_10_2641 : STD_LOGIC; 
  signal data_array0_8_11_2642 : STD_LOGIC; 
  signal data_array0_8_12_2643 : STD_LOGIC; 
  signal data_array0_8_13_2644 : STD_LOGIC; 
  signal data_array0_8_14_2645 : STD_LOGIC; 
  signal data_array0_8_15_2646 : STD_LOGIC; 
  signal data_array0_8_16_2647 : STD_LOGIC; 
  signal data_array0_8_17_2648 : STD_LOGIC; 
  signal data_array0_8_18_2649 : STD_LOGIC; 
  signal data_array0_8_19_2650 : STD_LOGIC; 
  signal data_array0_8_2_2651 : STD_LOGIC; 
  signal data_array0_8_20_2652 : STD_LOGIC; 
  signal data_array0_8_21_2653 : STD_LOGIC; 
  signal data_array0_8_22_2654 : STD_LOGIC; 
  signal data_array0_8_23_2655 : STD_LOGIC; 
  signal data_array0_8_24_2656 : STD_LOGIC; 
  signal data_array0_8_25_2657 : STD_LOGIC; 
  signal data_array0_8_27_2658 : STD_LOGIC; 
  signal data_array0_8_28_2659 : STD_LOGIC; 
  signal data_array0_8_29_2660 : STD_LOGIC; 
  signal data_array0_8_3_2661 : STD_LOGIC; 
  signal data_array0_8_30_2662 : STD_LOGIC; 
  signal data_array0_8_31_2663 : STD_LOGIC; 
  signal data_array0_8_4_2664 : STD_LOGIC; 
  signal data_array0_8_5_2665 : STD_LOGIC; 
  signal data_array0_8_6_2666 : STD_LOGIC; 
  signal data_array0_8_7_2667 : STD_LOGIC; 
  signal data_array0_8_8_2668 : STD_LOGIC; 
  signal data_array0_8_9_2669 : STD_LOGIC; 
  signal data_array0_8_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_8_mux0000_9_Q : STD_LOGIC; 
  signal data_array0_9_0_2701 : STD_LOGIC; 
  signal data_array0_9_1_2702 : STD_LOGIC; 
  signal data_array0_9_10_2703 : STD_LOGIC; 
  signal data_array0_9_11_2704 : STD_LOGIC; 
  signal data_array0_9_12_2705 : STD_LOGIC; 
  signal data_array0_9_13_2706 : STD_LOGIC; 
  signal data_array0_9_14_2707 : STD_LOGIC; 
  signal data_array0_9_15_2708 : STD_LOGIC; 
  signal data_array0_9_16_2709 : STD_LOGIC; 
  signal data_array0_9_17_2710 : STD_LOGIC; 
  signal data_array0_9_18_2711 : STD_LOGIC; 
  signal data_array0_9_19_2712 : STD_LOGIC; 
  signal data_array0_9_2_2713 : STD_LOGIC; 
  signal data_array0_9_20_2714 : STD_LOGIC; 
  signal data_array0_9_21_2715 : STD_LOGIC; 
  signal data_array0_9_22_2716 : STD_LOGIC; 
  signal data_array0_9_23_2717 : STD_LOGIC; 
  signal data_array0_9_24_2718 : STD_LOGIC; 
  signal data_array0_9_25_2719 : STD_LOGIC; 
  signal data_array0_9_27_2720 : STD_LOGIC; 
  signal data_array0_9_28_2721 : STD_LOGIC; 
  signal data_array0_9_29_2722 : STD_LOGIC; 
  signal data_array0_9_3_2723 : STD_LOGIC; 
  signal data_array0_9_30_2724 : STD_LOGIC; 
  signal data_array0_9_31_2725 : STD_LOGIC; 
  signal data_array0_9_4_2726 : STD_LOGIC; 
  signal data_array0_9_5_2727 : STD_LOGIC; 
  signal data_array0_9_6_2728 : STD_LOGIC; 
  signal data_array0_9_7_2729 : STD_LOGIC; 
  signal data_array0_9_8_2730 : STD_LOGIC; 
  signal data_array0_9_9_2731 : STD_LOGIC; 
  signal data_array0_9_mux0000_0_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_10_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_11_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_12_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_13_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_14_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_15_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_16_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_17_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_18_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_19_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_1_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_20_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_21_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_22_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_23_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_24_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_25_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_27_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_28_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_29_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_2_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_30_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_31_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_3_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_4_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_5_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_6_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_7_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_8_Q : STD_LOGIC; 
  signal data_array0_9_mux0000_9_Q : STD_LOGIC; 
  signal data_array_10_0_2763 : STD_LOGIC; 
  signal data_array_10_1_2764 : STD_LOGIC; 
  signal data_array_10_2_2765 : STD_LOGIC; 
  signal data_array_10_3_2766 : STD_LOGIC; 
  signal data_array_10_4_2767 : STD_LOGIC; 
  signal data_array_11_0_2773 : STD_LOGIC; 
  signal data_array_11_1_2774 : STD_LOGIC; 
  signal data_array_11_2_2775 : STD_LOGIC; 
  signal data_array_11_3_2776 : STD_LOGIC; 
  signal data_array_11_4_2777 : STD_LOGIC; 
  signal data_array_12_0_2783 : STD_LOGIC; 
  signal data_array_12_1_2784 : STD_LOGIC; 
  signal data_array_12_2_2785 : STD_LOGIC; 
  signal data_array_12_3_2786 : STD_LOGIC; 
  signal data_array_12_4_2787 : STD_LOGIC; 
  signal data_array_13_0_2793 : STD_LOGIC; 
  signal data_array_13_2_2794 : STD_LOGIC; 
  signal data_array_13_4_2795 : STD_LOGIC; 
  signal data_array_13_mux0000_27_Q : STD_LOGIC; 
  signal data_array_13_mux0000_29_Q : STD_LOGIC; 
  signal data_array_13_mux0000_31_Q : STD_LOGIC; 
  signal data_array_14_0_2799 : STD_LOGIC; 
  signal data_array_14_2_2800 : STD_LOGIC; 
  signal data_array_14_4_2801 : STD_LOGIC; 
  signal data_array_14_mux0000_27_Q : STD_LOGIC; 
  signal data_array_14_mux0000_29_Q : STD_LOGIC; 
  signal data_array_14_mux0000_31_Q : STD_LOGIC; 
  signal data_array_15_0_2805 : STD_LOGIC; 
  signal data_array_15_4_2806 : STD_LOGIC; 
  signal data_array_15_mux0000_27_Q : STD_LOGIC; 
  signal data_array_15_mux0000_31_Q : STD_LOGIC; 
  signal data_array_16_0_2809 : STD_LOGIC; 
  signal data_array_16_4_2810 : STD_LOGIC; 
  signal data_array_16_mux0000_27_Q : STD_LOGIC; 
  signal data_array_16_mux0000_31_Q : STD_LOGIC; 
  signal data_array_17_0_2813 : STD_LOGIC; 
  signal data_array_17_4_2814 : STD_LOGIC; 
  signal data_array_17_mux0000_27_Q : STD_LOGIC; 
  signal data_array_17_mux0000_31_Q : STD_LOGIC; 
  signal data_array_18_0_2817 : STD_LOGIC; 
  signal data_array_1_0_2819 : STD_LOGIC; 
  signal data_array_1_1_2820 : STD_LOGIC; 
  signal data_array_1_2_2821 : STD_LOGIC; 
  signal data_array_1_24_2822 : STD_LOGIC; 
  signal data_array_1_29_2823 : STD_LOGIC; 
  signal data_array_1_3_2824 : STD_LOGIC; 
  signal data_array_1_30_2825 : STD_LOGIC; 
  signal data_array_1_4_2826 : STD_LOGIC; 
  signal data_array_1_and0000 : STD_LOGIC; 
  signal data_array_2_0_2828 : STD_LOGIC; 
  signal data_array_2_1_2829 : STD_LOGIC; 
  signal data_array_2_2_2830 : STD_LOGIC; 
  signal data_array_2_3_2831 : STD_LOGIC; 
  signal data_array_2_4_2832 : STD_LOGIC; 
  signal data_array_3_0_2838 : STD_LOGIC; 
  signal data_array_3_1_2839 : STD_LOGIC; 
  signal data_array_3_2_2840 : STD_LOGIC; 
  signal data_array_3_3_2841 : STD_LOGIC; 
  signal data_array_3_4_2842 : STD_LOGIC; 
  signal data_array_4_0_2848 : STD_LOGIC; 
  signal data_array_4_1_2849 : STD_LOGIC; 
  signal data_array_4_2_2850 : STD_LOGIC; 
  signal data_array_4_3_2851 : STD_LOGIC; 
  signal data_array_4_4_2852 : STD_LOGIC; 
  signal data_array_5_0_2858 : STD_LOGIC; 
  signal data_array_5_1_2859 : STD_LOGIC; 
  signal data_array_5_2_2860 : STD_LOGIC; 
  signal data_array_5_3_2861 : STD_LOGIC; 
  signal data_array_5_4_2862 : STD_LOGIC; 
  signal data_array_6_0_2868 : STD_LOGIC; 
  signal data_array_6_1_2869 : STD_LOGIC; 
  signal data_array_6_2_2870 : STD_LOGIC; 
  signal data_array_6_3_2871 : STD_LOGIC; 
  signal data_array_6_4_2872 : STD_LOGIC; 
  signal data_array_7_0_2878 : STD_LOGIC; 
  signal data_array_7_1_2879 : STD_LOGIC; 
  signal data_array_7_2_2880 : STD_LOGIC; 
  signal data_array_7_3_2881 : STD_LOGIC; 
  signal data_array_7_4_2882 : STD_LOGIC; 
  signal data_array_8_0_2888 : STD_LOGIC; 
  signal data_array_8_1_2889 : STD_LOGIC; 
  signal data_array_8_2_2890 : STD_LOGIC; 
  signal data_array_8_3_2891 : STD_LOGIC; 
  signal data_array_8_4_2892 : STD_LOGIC; 
  signal data_array_9_0_2898 : STD_LOGIC; 
  signal data_array_9_1_2899 : STD_LOGIC; 
  signal data_array_9_2_2900 : STD_LOGIC; 
  signal data_array_9_3_2901 : STD_LOGIC; 
  signal data_array_9_4_2902 : STD_LOGIC; 
  signal data_fip_2908 : STD_LOGIC; 
  signal data_fip_mux0000 : STD_LOGIC; 
  signal data_fip_not0001 : STD_LOGIC; 
  signal data_frame_dat_0_and0002 : STD_LOGIC; 
  signal data_frame_dat_0_cmp_eq0003 : STD_LOGIC; 
  signal data_frame_dat_0_mux0003 : STD_LOGIC; 
  signal data_frame_dat_0_mux000323_2915 : STD_LOGIC; 
  signal data_frame_dat_0_mux000359_2916 : STD_LOGIC; 
  signal data_frame_dat_0_not0001 : STD_LOGIC; 
  signal data_frame_dat_0_or0004 : STD_LOGIC; 
  signal data_frame_dat_0_or0005 : STD_LOGIC; 
  signal data_frame_dat_10_mux0000 : STD_LOGIC; 
  signal data_frame_dat_10_mux0002 : STD_LOGIC; 
  signal data_frame_dat_10_mux00020_2924 : STD_LOGIC; 
  signal data_frame_dat_10_mux000211_2925 : STD_LOGIC; 
  signal data_frame_dat_10_mux000220_2926 : STD_LOGIC; 
  signal data_frame_dat_10_mux000235_2927 : STD_LOGIC; 
  signal data_frame_dat_11_mux0002 : STD_LOGIC; 
  signal data_frame_dat_11_mux00020_2930 : STD_LOGIC; 
  signal data_frame_dat_11_mux000232_2931 : STD_LOGIC; 
  signal data_frame_dat_11_mux000240_2932 : STD_LOGIC; 
  signal data_frame_dat_12_mux0000 : STD_LOGIC; 
  signal data_frame_dat_12_mux0002 : STD_LOGIC; 
  signal data_frame_dat_12_mux00020_2936 : STD_LOGIC; 
  signal data_frame_dat_12_mux000211_2937 : STD_LOGIC; 
  signal data_frame_dat_12_mux000215 : STD_LOGIC; 
  signal data_frame_dat_12_mux000228_2939 : STD_LOGIC; 
  signal data_frame_dat_13_mux0002 : STD_LOGIC; 
  signal data_frame_dat_13_mux000260_2942 : STD_LOGIC; 
  signal data_frame_dat_13_mux00027_2943 : STD_LOGIC; 
  signal data_frame_dat_14_mux0002 : STD_LOGIC; 
  signal data_frame_dat_14_mux000211_2946 : STD_LOGIC; 
  signal data_frame_dat_14_mux000227_2947 : STD_LOGIC; 
  signal data_frame_dat_14_mux000249 : STD_LOGIC; 
  signal data_frame_dat_14_mux000251_2949 : STD_LOGIC; 
  signal data_frame_dat_15_mux0002 : STD_LOGIC; 
  signal data_frame_dat_15_mux00027_2952 : STD_LOGIC; 
  signal data_frame_dat_16_mux0003 : STD_LOGIC; 
  signal data_frame_dat_16_mux00036_2955 : STD_LOGIC; 
  signal data_frame_dat_17_mux0003 : STD_LOGIC; 
  signal data_frame_dat_17_mux00036_2958 : STD_LOGIC; 
  signal data_frame_dat_18_mux0003 : STD_LOGIC; 
  signal data_frame_dat_18_mux00036_2961 : STD_LOGIC; 
  signal data_frame_dat_19_mux0003 : STD_LOGIC; 
  signal data_frame_dat_19_mux00036_2964 : STD_LOGIC; 
  signal data_frame_dat_1_mux0003 : STD_LOGIC; 
  signal data_frame_dat_1_mux000323_2966 : STD_LOGIC; 
  signal data_frame_dat_1_mux000359_2967 : STD_LOGIC; 
  signal data_frame_dat_20_mux0003 : STD_LOGIC; 
  signal data_frame_dat_20_mux00036_2971 : STD_LOGIC; 
  signal data_frame_dat_21_mux0003 : STD_LOGIC; 
  signal data_frame_dat_21_mux00030_2974 : STD_LOGIC; 
  signal data_frame_dat_21_mux000328_2975 : STD_LOGIC; 
  signal data_frame_dat_22_mux0003 : STD_LOGIC; 
  signal data_frame_dat_22_mux00030_2978 : STD_LOGIC; 
  signal data_frame_dat_22_mux000328_2979 : STD_LOGIC; 
  signal data_frame_dat_23_mux0003 : STD_LOGIC; 
  signal data_frame_dat_23_mux00030_2982 : STD_LOGIC; 
  signal data_frame_dat_23_mux000328_2983 : STD_LOGIC; 
  signal data_frame_dat_24_mux0001 : STD_LOGIC; 
  signal data_frame_dat_24_mux000114_2986 : STD_LOGIC; 
  signal data_frame_dat_24_mux000122_2987 : STD_LOGIC; 
  signal data_frame_dat_24_mux00015_2988 : STD_LOGIC; 
  signal data_frame_dat_25_mux0001 : STD_LOGIC; 
  signal data_frame_dat_25_mux000116_2991 : STD_LOGIC; 
  signal data_frame_dat_25_mux000135_2992 : STD_LOGIC; 
  signal data_frame_dat_25_mux000143_2993 : STD_LOGIC; 
  signal data_frame_dat_25_mux00018_2994 : STD_LOGIC; 
  signal data_frame_dat_26_mux0001 : STD_LOGIC; 
  signal data_frame_dat_26_mux000143_2997 : STD_LOGIC; 
  signal data_frame_dat_26_mux000172_2998 : STD_LOGIC; 
  signal data_frame_dat_26_mux000188_2999 : STD_LOGIC; 
  signal data_frame_dat_26_mux000197_3000 : STD_LOGIC; 
  signal data_frame_dat_27_mux0001 : STD_LOGIC; 
  signal data_frame_dat_27_mux000118_3003 : STD_LOGIC; 
  signal data_frame_dat_27_mux00017_3004 : STD_LOGIC; 
  signal data_frame_dat_28_mux0001 : STD_LOGIC; 
  signal data_frame_dat_28_mux000118_3007 : STD_LOGIC; 
  signal data_frame_dat_28_mux00017_3008 : STD_LOGIC; 
  signal data_frame_dat_29_mux0001 : STD_LOGIC; 
  signal data_frame_dat_29_mux000118_3011 : STD_LOGIC; 
  signal data_frame_dat_29_mux00017_3012 : STD_LOGIC; 
  signal data_frame_dat_2_mux0003 : STD_LOGIC; 
  signal data_frame_dat_2_mux000323_3014 : STD_LOGIC; 
  signal data_frame_dat_2_mux000359_3015 : STD_LOGIC; 
  signal data_frame_dat_30_mux0001 : STD_LOGIC; 
  signal data_frame_dat_30_mux000118_3019 : STD_LOGIC; 
  signal data_frame_dat_30_mux00017_3020 : STD_LOGIC; 
  signal data_frame_dat_31_mux0001 : STD_LOGIC; 
  signal data_frame_dat_31_mux000115_3023 : STD_LOGIC; 
  signal data_frame_dat_31_mux000118_3024 : STD_LOGIC; 
  signal data_frame_dat_31_mux00012_3025 : STD_LOGIC; 
  signal data_frame_dat_3_mux0003 : STD_LOGIC; 
  signal data_frame_dat_3_mux000323_3027 : STD_LOGIC; 
  signal data_frame_dat_3_mux000359_3028 : STD_LOGIC; 
  signal data_frame_dat_4_mux0003 : STD_LOGIC; 
  signal data_frame_dat_4_mux000323_3031 : STD_LOGIC; 
  signal data_frame_dat_4_mux000359_3032 : STD_LOGIC; 
  signal data_frame_dat_5_mux0003 : STD_LOGIC; 
  signal data_frame_dat_5_mux00030_3035 : STD_LOGIC; 
  signal data_frame_dat_5_mux000311 : STD_LOGIC; 
  signal data_frame_dat_5_mux000352_3037 : STD_LOGIC; 
  signal data_frame_dat_6_mux0003 : STD_LOGIC; 
  signal data_frame_dat_6_mux00030_3040 : STD_LOGIC; 
  signal data_frame_dat_6_mux000311_3041 : STD_LOGIC; 
  signal data_frame_dat_6_mux000352_3042 : STD_LOGIC; 
  signal data_frame_dat_7_mux0003 : STD_LOGIC; 
  signal data_frame_dat_7_mux00030_3045 : STD_LOGIC; 
  signal data_frame_dat_7_mux000311_3046 : STD_LOGIC; 
  signal data_frame_dat_7_mux000352_3047 : STD_LOGIC; 
  signal data_frame_dat_8_mux0002 : STD_LOGIC; 
  signal data_frame_dat_8_mux00020_3050 : STD_LOGIC; 
  signal data_frame_dat_8_mux000218_3051 : STD_LOGIC; 
  signal data_frame_dat_8_mux000236_3052 : STD_LOGIC; 
  signal data_frame_dat_8_mux000255_3053 : STD_LOGIC; 
  signal data_frame_dat_9_mux0002 : STD_LOGIC; 
  signal data_frame_dat_9_mux00020_3056 : STD_LOGIC; 
  signal data_frame_dat_9_mux000227_3057 : STD_LOGIC; 
  signal data_frame_dat_9_mux000261_3058 : STD_LOGIC; 
  signal data_frame_dat_9_mux000263_3059 : STD_LOGIC; 
  signal data_frame_drem_not0001 : STD_LOGIC; 
  signal data_frame_dval_3063 : STD_LOGIC; 
  signal data_frame_dval_mux0006 : STD_LOGIC; 
  signal data_frame_eof_3065 : STD_LOGIC; 
  signal data_frame_eof_mux0001 : STD_LOGIC; 
  signal data_frame_eof_not0001 : STD_LOGIC; 
  signal data_frame_sof_3068 : STD_LOGIC; 
  signal diag_cnt_mux0000_0_1_3101 : STD_LOGIC; 
  signal diag_cnt_mux0000_10_1_3102 : STD_LOGIC; 
  signal diag_cnt_mux0000_11_1_3103 : STD_LOGIC; 
  signal diag_cnt_mux0000_12_1_3104 : STD_LOGIC; 
  signal diag_cnt_mux0000_13_1_3105 : STD_LOGIC; 
  signal diag_cnt_mux0000_14_1_3106 : STD_LOGIC; 
  signal diag_cnt_mux0000_15_1_3107 : STD_LOGIC; 
  signal diag_cnt_mux0000_1_1_3108 : STD_LOGIC; 
  signal diag_cnt_mux0000_2_1_3109 : STD_LOGIC; 
  signal diag_cnt_mux0000_3_1_3110 : STD_LOGIC; 
  signal diag_cnt_mux0000_4_1_3111 : STD_LOGIC; 
  signal diag_cnt_mux0000_5_1_3112 : STD_LOGIC; 
  signal diag_cnt_mux0000_6_1_3113 : STD_LOGIC; 
  signal diag_cnt_mux0000_7_1_3114 : STD_LOGIC; 
  signal diag_cnt_mux0000_8_1_3115 : STD_LOGIC; 
  signal diag_cnt_mux0000_9_1_3116 : STD_LOGIC; 
  signal diag_cnt_or0000_3117 : STD_LOGIC; 
  signal diag_cnt_or0001 : STD_LOGIC; 
  signal done_v_3119 : STD_LOGIC; 
  signal done_v_mux0000 : STD_LOGIC; 
  signal done_v_not0001 : STD_LOGIC; 
  signal done_v_not000115_3122 : STD_LOGIC; 
  signal done_v_not000124_3123 : STD_LOGIC; 
  signal done_v_not00019_3124 : STD_LOGIC; 
  signal done_v_or0010 : STD_LOGIC; 
  signal dummy_configs_3126 : STD_LOGIC; 
  signal dummy_configs_mux0001 : STD_LOGIC; 
  signal dummy_configs_not0001 : STD_LOGIC; 
  signal image_pause_cnt_not0001 : STD_LOGIC; 
  signal mux101122_3178 : STD_LOGIC; 
  signal mux1012022_3179 : STD_LOGIC; 
  signal mux10322_3180 : STD_LOGIC; 
  signal pg_ctrl_i_DiagMode_0_3221 : STD_LOGIC; 
  signal pg_ctrl_i_DiagMode_1_3222 : STD_LOGIC; 
  signal pg_ctrl_i_DiagMode_2_3223 : STD_LOGIC; 
  signal pg_ctrl_i_DiagMode_3_3224 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_0_3225 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_1_3226 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_2_3227 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_5_3228 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_6_3229 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_7_3230 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_0_3231 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_1_3232 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_10_3233 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_11_3234 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_12_3235 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_13_3236 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_14_3237 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_15_3238 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_2_3239 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_3_3240 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_4_3241 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_5_3242 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_6_3243 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_7_3244 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_8_3245 : STD_LOGIC; 
  signal pg_ctrl_i_ImagePause_9_3246 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_0_3247 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_1_3248 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_10_3249 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_11_3250 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_12_3251 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_13_3252 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_14_3253 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_15_3254 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_16_3255 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_17_3256 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_18_3257 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_19_3258 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_2_3259 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_20_3260 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_21_3261 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_22_3262 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_23_3263 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_3_3264 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_4_3265 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_5_3266 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_6_3267 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_7_3268 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_8_3269 : STD_LOGIC; 
  signal pg_ctrl_i_PayloadSize_9_3270 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_0_3271 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_1_3272 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_2_3273 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_3_3274 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_4_3275 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_5_3276 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_6_3277 : STD_LOGIC; 
  signal pg_ctrl_i_TagSize_7_3278 : STD_LOGIC; 
  signal pg_ctrl_i_Trig_3279 : STD_LOGIC; 
  signal pg_ctrl_i_Trig_1_3280 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_0_3281 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_1_3282 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_2_3283 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_3_3284 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_4_3285 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_5_3286 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_6_3287 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_7_3288 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_8_3289 : STD_LOGIC; 
  signal pg_ctrl_i_XSize_9_3290 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_0_3291 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_1_3292 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_2_3293 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_3_3294 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_4_3295 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_5_3296 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_6_3297 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_7_3298 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_8_3299 : STD_LOGIC; 
  signal pg_ctrl_i_YSize_9_3300 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_0_3301 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_1_3302 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_10_3303 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_11_3304 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_12_3305 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_13_3306 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_14_3307 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_15_3308 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_16_3309 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_17_3310 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_18_3311 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_19_3312 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_2_3313 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_20_3314 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_21_3315 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_22_3316 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_23_3317 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_3_3318 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_4_3319 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_5_3320 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_6_3321 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_7_3322 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_8_3323 : STD_LOGIC; 
  signal pg_ctrl_i_ZSize_9_3324 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_0_1 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_5_17_3328 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_5_41_3329 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_5_60 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_5_9_3331 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_6_25_3332 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_6_3 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_6_41_3334 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_6_48 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_6_9_3336 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_7_12_3337 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_7_23_3338 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_7_36_3339 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_7_55_3340 : STD_LOGIC; 
  signal pg_ctrl_i_FrameType_mux0001_7_62 : STD_LOGIC; 
  signal pg_ctrl_i_Trig_mux000125_3350 : STD_LOGIC; 
  signal pg_ctrl_i_Trig_mux000138_3351 : STD_LOGIC; 
  signal pg_ctrl_i_Trig_mux000141_3352 : STD_LOGIC; 
  signal pg_ctrl_i_Trig_or0001_3353 : STD_LOGIC; 
  signal use_ext_input : STD_LOGIC; 
  signal Acq_Number : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal Acq_Number_mux0000 : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal Acq_Number_share0000 : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal Madd_Acq_Number_share0000_cy : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal Madd_Acq_Number_share0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Madd_ZCnt_L_share0000_cy : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal Madd_ZCnt_L_share0000_lut : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal Madd_image_pause_cnt_addsub0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Madd_image_pause_cnt_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Madd_nxt_TagCnt_mux0000_cy : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal Madd_nxt_TagCnt_mux0000_lut : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal Madd_nxt_XCnt_mux0000_cy : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal Madd_nxt_XCnt_mux0000_lut : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal Madd_nxt_ZCnt_mux0000_cy : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal Madd_nxt_ZCnt_mux0000_lut : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Mcompar_XCnt_cmp_gt0000_cy : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Mcompar_XCnt_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Mcompar_YCnt_cmp_gt0000_cy : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Mcompar_YCnt_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Mcompar_ZCnt_cmp_gt0000_cy : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal Mcompar_ZCnt_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal Mcompar_diag_cnt_cmp_lt0000_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Mcompar_diag_cnt_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal Mcompar_done_v_cmp_lt0000_cy : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Mcompar_done_v_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Msub_diag_cnt_addsub0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Msub_diag_cnt_addsub0000_lut : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal TX_LL_MOSI_DATA_mux0001 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal NlwRenamedSig_OI_TX_LL_MOSI_DREM : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal TX_LL_MOSI_DREM_mux0001 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal TagCnt : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal TagCnt_L : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal TagCnt_L_mux0000 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal TagCnt_mux0000 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XCnt : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal XCnt_L : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal XCnt_L_mux0001 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal XCnt_mux0001 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal YCnt : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal YCnt_mux0002 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal ZCnt : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal ZCnt_L : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal ZCnt_L_mux0002 : STD_LOGIC_VECTOR ( 22 downto 16 ); 
  signal ZCnt_L_share0000 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal ZCnt_mux0002 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal config_eof : STD_LOGIC_VECTOR ( 18 downto 1 ); 
  signal control_eof : STD_LOGIC_VECTOR ( 51 downto 1 ); 
  signal ctrl_frame_dat_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array0_22_mux0000 : STD_LOGIC_VECTOR ( 26 downto 25 ); 
  signal data_array0_23_mux0000 : STD_LOGIC_VECTOR ( 26 downto 26 ); 
  signal data_array0_2_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array0_3_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array0_4_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array0_5_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array0_6_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array0_7_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_array_10_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_11_mux0000 : STD_LOGIC_VECTOR ( 31 downto 27 ); 
  signal data_array_12_mux0000 : STD_LOGIC_VECTOR ( 31 downto 27 ); 
  signal data_array_18_mux0000 : STD_LOGIC_VECTOR ( 31 downto 31 ); 
  signal data_array_2_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_3_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_4_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_5_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_6_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_7_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_8_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_array_9_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal data_frame_dat : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal data_frame_drem : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal data_frame_drem_mux0002 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal diag_cnt : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal diag_cnt_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal image_pause_cnt : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal image_pause_cnt_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal image_pause_cnt_mux0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal nxt_TagCnt_mux0000 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal nxt_XCnt_mux0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal nxt_ZCnt_mux0000 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal pg_ctrl_i_FrameType_mux0001 : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal pg_ctrl_i_TagSize_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  TX_LL_MOSI_SUPPORT_BUSY <= NlwRenamedSig_OI_RX_LL_MISO_AFULL;
  RX_LL_MISO_AFULL <= NlwRenamedSig_OI_RX_LL_MISO_AFULL;
  DONE <= NlwRenamedSig_OI_DONE;
  TX_LL_MOSI_DREM(0) <= NlwRenamedSig_OI_TX_LL_MOSI_DREM(0);
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_RX_LL_MISO_AFULL
    );
  XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0)
    );
  TX_LL_MOSI_SOF_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_SOF_mux0001_1246,
      Q => TX_LL_MOSI_SOF
    );
  dummy_configs : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => dummy_configs_mux0001,
      Q => dummy_configs_3126
    );
  config_sof : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_sof_mux0000,
      Q => config_sof_1491
    );
  done_v : FDE
    port map (
      C => CLK,
      CE => done_v_not0001,
      D => done_v_mux0000,
      Q => done_v_3119
    );
  control_eof_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_1_mux0000,
      Q => control_eof(1)
    );
  data_frame_dat_0 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_0_mux0003,
      Q => data_frame_dat(0)
    );
  control_eof_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_2_mux0000,
      Q => control_eof(2)
    );
  data_frame_dat_1 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_1_mux0003,
      Q => data_frame_dat(1)
    );
  control_eof_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_3_mux0000,
      Q => control_eof(3)
    );
  config_eof_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_1_mux0000,
      Q => config_eof(1)
    );
  data_frame_dat_2 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_2_mux0003,
      Q => data_frame_dat(2)
    );
  control_eof_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_4_mux0000,
      Q => control_eof(4)
    );
  data_frame_dat_3 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_3_mux0003,
      Q => data_frame_dat(3)
    );
  config_eof_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_2_mux0000,
      Q => config_eof(2)
    );
  config_eof_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_3_mux0000,
      Q => config_eof(3)
    );
  control_eof_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_5_mux0000,
      Q => control_eof(5)
    );
  data_frame_dat_4 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_4_mux0003,
      Q => data_frame_dat(4)
    );
  control_eof_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_6_mux0000,
      Q => control_eof(6)
    );
  TX_LL_MOSI_EOF_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_EOF_mux0001_1244,
      Q => TX_LL_MOSI_EOF
    );
  config_eof_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_4_mux0000,
      Q => config_eof(4)
    );
  data_frame_dat_5 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_5_mux0003,
      Q => data_frame_dat(5)
    );
  control_eof_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_7_mux0000,
      Q => control_eof(7)
    );
  config_eof_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_5_mux0000,
      Q => config_eof(5)
    );
  data_frame_dat_6 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_6_mux0003,
      Q => data_frame_dat(6)
    );
  control_eof_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_8_mux0000,
      Q => control_eof(8)
    );
  ctrl_fip : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ctrl_fip_not0001,
      D => ctrl_fip_mux0000,
      Q => ctrl_fip_1601
    );
  config_eof_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_6_mux0000,
      Q => config_eof(6)
    );
  data_frame_dat_7 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_7_mux0003,
      Q => data_frame_dat(7)
    );
  config_eof_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_7_mux0000,
      Q => config_eof(7)
    );
  control_eof_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_9_mux0000_1598,
      Q => control_eof(9)
    );
  data_frame_dat_8 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_8_mux0002,
      Q => data_frame_dat(8)
    );
  config_eof_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_8_mux0000,
      Q => config_eof(8)
    );
  data_frame_dat_9 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_9_mux0002,
      Q => data_frame_dat(9)
    );
  config_eof_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_9_mux0000,
      Q => config_eof(9)
    );
  data_fip : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => data_fip_not0001,
      D => data_fip_mux0000,
      Q => data_fip_2908
    );
  control_eof_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_10_mux0000,
      Q => control_eof(10)
    );
  control_eof_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_eof_11_mux0000,
      Q => control_eof(11)
    );
  control_eof_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_12_mux0000,
      Q => control_eof(12)
    );
  image_pause_cnt_0 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(15),
      Q => image_pause_cnt(0)
    );
  image_pause_cnt_1 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(14),
      Q => image_pause_cnt(1)
    );
  image_pause_cnt_2 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(13),
      Q => image_pause_cnt(2)
    );
  image_pause_cnt_3 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(12),
      Q => image_pause_cnt(3)
    );
  image_pause_cnt_4 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(11),
      Q => image_pause_cnt(4)
    );
  image_pause_cnt_5 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(10),
      Q => image_pause_cnt(5)
    );
  image_pause_cnt_6 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(9),
      Q => image_pause_cnt(6)
    );
  image_pause_cnt_7 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(8),
      Q => image_pause_cnt(7)
    );
  image_pause_cnt_8 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(7),
      Q => image_pause_cnt(8)
    );
  image_pause_cnt_9 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(6),
      Q => image_pause_cnt(9)
    );
  image_pause_cnt_10 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(5),
      Q => image_pause_cnt(10)
    );
  image_pause_cnt_11 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(4),
      Q => image_pause_cnt(11)
    );
  image_pause_cnt_12 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(3),
      Q => image_pause_cnt(12)
    );
  image_pause_cnt_13 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(2),
      Q => image_pause_cnt(13)
    );
  image_pause_cnt_14 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(1),
      Q => image_pause_cnt(14)
    );
  image_pause_cnt_15 : FDCE
    port map (
      C => CLK,
      CE => image_pause_cnt_not0001,
      CLR => ARESET,
      D => image_pause_cnt_mux0000(0),
      Q => image_pause_cnt(15)
    );
  control_eof_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_13_mux0000,
      Q => control_eof(13)
    );
  XCnt_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0001,
      D => XCnt_mux0001(0),
      Q => XCnt(0)
    );
  XCnt_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0001,
      D => XCnt_mux0001(1),
      Q => XCnt(1)
    );
  XCnt_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0001,
      D => XCnt_mux0001(2),
      Q => XCnt(2)
    );
  XCnt_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0001,
      D => XCnt_mux0001(3),
      Q => XCnt(3)
    );
  XCnt_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0001,
      D => XCnt_mux0001(4),
      Q => XCnt(4)
    );
  XCnt_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0001,
      D => XCnt_mux0001(5),
      Q => XCnt(5)
    );
  XCnt_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0001,
      D => XCnt_mux0001(6),
      Q => XCnt(6)
    );
  XCnt_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0001,
      D => XCnt_mux0001(7),
      Q => XCnt(7)
    );
  XCnt_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0001,
      D => XCnt_mux0001(8),
      Q => XCnt(8)
    );
  XCnt_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_not0001,
      D => XCnt_mux0001(9),
      Q => XCnt(9)
    );
  control_eof_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_14_mux0000,
      Q => control_eof(14)
    );
  data_frame_dat_10 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_10_mux0002,
      Q => data_frame_dat(10)
    );
  control_eof_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_15_mux0000,
      Q => control_eof(15)
    );
  control_eof_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_20_mux0000,
      Q => control_eof(20)
    );
  data_frame_dat_11 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_11_mux0002,
      Q => data_frame_dat(11)
    );
  control_eof_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_16_mux0000,
      Q => control_eof(16)
    );
  control_eof_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_21_mux0000,
      Q => control_eof(21)
    );
  data_frame_dat_12 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_12_mux0002,
      Q => data_frame_dat(12)
    );
  control_eof_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_22_mux0000,
      Q => control_eof(22)
    );
  control_eof_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_17_mux0000,
      Q => control_eof(17)
    );
  data_frame_dat_13 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_13_mux0002,
      Q => data_frame_dat(13)
    );
  data_frame_dat_14 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_14_mux0002,
      Q => data_frame_dat(14)
    );
  control_eof_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_23_mux0000,
      Q => control_eof(23)
    );
  control_eof_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_18_mux0000,
      Q => control_eof(18)
    );
  control_eof_24 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_24_mux0000,
      Q => control_eof(24)
    );
  control_eof_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_19_mux0000,
      Q => control_eof(19)
    );
  data_frame_dat_20 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_20_mux0003,
      Q => data_frame_dat(20)
    );
  data_frame_dat_15 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_15_mux0002,
      Q => data_frame_dat(15)
    );
  control_eof_25 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_25_mux0000,
      Q => control_eof(25)
    );
  control_eof_30 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_30_mux0000,
      Q => control_eof(30)
    );
  data_frame_dat_21 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_21_mux0003,
      Q => data_frame_dat(21)
    );
  data_frame_dat_16 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_16_mux0003,
      Q => data_frame_dat(16)
    );
  control_eof_31 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_31_mux0000,
      Q => control_eof(31)
    );
  control_eof_26 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_26_mux0000,
      Q => control_eof(26)
    );
  data_frame_dat_22 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_22_mux0003,
      Q => data_frame_dat(22)
    );
  data_frame_dat_17 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_17_mux0003,
      Q => data_frame_dat(17)
    );
  data_frame_sof : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => done_v_or0010,
      Q => data_frame_sof_3068
    );
  config_eof_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_eof_10_mux0000_1447,
      Q => config_eof(10)
    );
  control_eof_27 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_27_mux0000,
      Q => control_eof(27)
    );
  control_eof_32 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_32_mux0000,
      Q => control_eof(32)
    );
  data_frame_dat_23 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_23_mux0003,
      Q => data_frame_dat(23)
    );
  data_frame_dat_18 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_18_mux0003,
      Q => data_frame_dat(18)
    );
  config_eof_11 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_11_mux0000,
      Q => config_eof(11)
    );
  control_eof_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_28_mux0000,
      Q => control_eof(28)
    );
  control_eof_33 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_33_mux0000,
      Q => control_eof(33)
    );
  data_frame_dat_24 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_24_mux0001,
      Q => data_frame_dat(24)
    );
  data_frame_dat_19 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_19_mux0003,
      Q => data_frame_dat(19)
    );
  config_eof_12 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_12_mux0000,
      Q => config_eof(12)
    );
  control_eof_29 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_29_mux0000,
      Q => control_eof(29)
    );
  control_eof_34 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_34_mux0000,
      Q => control_eof(34)
    );
  data_frame_dat_25 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_25_mux0001,
      Q => data_frame_dat(25)
    );
  data_frame_dat_30 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_30_mux0001,
      Q => data_frame_dat(30)
    );
  control_eof_40 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_40_mux0000,
      Q => control_eof(40)
    );
  config_eof_13 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_13_mux0000,
      Q => config_eof(13)
    );
  control_eof_35 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_35_mux0000,
      Q => control_eof(35)
    );
  data_frame_dat_31 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_31_mux0001,
      Q => data_frame_dat(31)
    );
  data_frame_dat_26 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_26_mux0001,
      Q => data_frame_dat(26)
    );
  config_eof_14 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_14_mux0000,
      Q => config_eof(14)
    );
  control_eof_36 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_36_mux0000,
      Q => control_eof(36)
    );
  control_eof_41 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_41_mux0000,
      Q => control_eof(41)
    );
  data_frame_dat_27 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_27_mux0001,
      Q => data_frame_dat(27)
    );
  config_eof_15 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_15_mux0000,
      Q => config_eof(15)
    );
  control_eof_37 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_37_mux0000,
      Q => control_eof(37)
    );
  control_eof_42 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_42_mux0000,
      Q => control_eof(42)
    );
  data_frame_dat_28 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_28_mux0001,
      Q => data_frame_dat(28)
    );
  config_eof_16 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_16_mux0000,
      Q => config_eof(16)
    );
  control_eof_38 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_38_mux0000,
      Q => control_eof(38)
    );
  control_eof_43 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_43_mux0000,
      Q => control_eof(43)
    );
  data_frame_dat_29 : FDE
    port map (
      C => CLK,
      CE => data_frame_dat_0_not0001,
      D => data_frame_dat_29_mux0001,
      Q => data_frame_dat(29)
    );
  config_eof_17 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_eof_17_mux0000,
      Q => config_eof(17)
    );
  control_eof_39 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_39_mux0000,
      Q => control_eof(39)
    );
  control_eof_44 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_44_mux0000,
      Q => control_eof(44)
    );
  data_frame_eof : FDE
    port map (
      C => CLK,
      CE => data_frame_eof_not0001,
      D => data_frame_eof_mux0001,
      Q => data_frame_eof_3065
    );
  config_eof_18 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => config_frame_dat_and0000,
      Q => config_eof(18)
    );
  control_eof_45 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_45_mux0000,
      Q => control_eof(45)
    );
  control_eof_50 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_50_mux0000,
      Q => control_eof(50)
    );
  control_eof_46 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_46_mux0000,
      Q => control_eof(46)
    );
  control_eof_51 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_and0000,
      Q => control_eof(51)
    );
  control_eof_47 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_47_mux0000,
      Q => control_eof(47)
    );
  conf_fip : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => conf_fip_not0001,
      D => conf_fip_mux0000,
      Q => conf_fip_1442
    );
  control_eof_48 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_48_mux0000,
      Q => control_eof(48)
    );
  control_eof_49 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => control_eof_49_mux0000,
      Q => control_eof(49)
    );
  data_frame_drem_1 : FDE
    port map (
      C => CLK,
      CE => data_frame_drem_not0001,
      D => data_frame_drem_mux0002(0),
      Q => data_frame_drem(1)
    );
  YCnt_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0001,
      D => YCnt_mux0002(9),
      Q => YCnt(0)
    );
  YCnt_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0001,
      D => YCnt_mux0002(8),
      Q => YCnt(1)
    );
  YCnt_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0001,
      D => YCnt_mux0002(7),
      Q => YCnt(2)
    );
  YCnt_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0001,
      D => YCnt_mux0002(6),
      Q => YCnt(3)
    );
  YCnt_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0001,
      D => YCnt_mux0002(5),
      Q => YCnt(4)
    );
  YCnt_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0001,
      D => YCnt_mux0002(4),
      Q => YCnt(5)
    );
  YCnt_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0001,
      D => YCnt_mux0002(3),
      Q => YCnt(6)
    );
  YCnt_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0001,
      D => YCnt_mux0002(2),
      Q => YCnt(7)
    );
  YCnt_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0001,
      D => YCnt_mux0002(1),
      Q => YCnt(8)
    );
  YCnt_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => YCnt_not0001,
      D => YCnt_mux0002(0),
      Q => YCnt(9)
    );
  TX_LL_MOSI_DREM_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DREM_mux0001(1),
      Q => TX_LL_MOSI_DREM(1)
    );
  data_array0_12_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_31_Q,
      Q => data_array0_12_0_1770
    );
  data_array0_12_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_30_Q,
      Q => data_array0_12_1_1771
    );
  data_array0_12_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_29_Q,
      Q => data_array0_12_2_1782
    );
  data_array0_12_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_28_Q,
      Q => data_array0_12_3_1790
    );
  data_array0_12_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_27_Q,
      Q => data_array0_12_4_1791
    );
  data_array0_12_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_26_Q,
      Q => data_array0_12_5_1792
    );
  data_array0_12_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_25_Q,
      Q => data_array0_12_6_1793
    );
  data_array0_12_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_24_Q,
      Q => data_array0_12_7_1794
    );
  data_array0_12_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_23_Q,
      Q => data_array0_12_8_1795
    );
  data_array0_12_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_22_Q,
      Q => data_array0_12_9_1796
    );
  data_array0_12_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_21_Q,
      Q => data_array0_12_10_1772
    );
  data_array0_12_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_20_Q,
      Q => data_array0_12_11_1773
    );
  data_array0_12_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_19_Q,
      Q => data_array0_12_12_1774
    );
  data_array0_12_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_18_Q,
      Q => data_array0_12_13_1775
    );
  data_array0_12_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_17_Q,
      Q => data_array0_12_14_1776
    );
  data_array0_12_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_16_Q,
      Q => data_array0_12_15_1777
    );
  data_array0_12_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_15_Q,
      Q => data_array0_12_16_1778
    );
  data_array0_12_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_14_Q,
      Q => data_array0_12_17_1779
    );
  data_array0_12_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_13_Q,
      Q => data_array0_12_18_1780
    );
  data_array0_12_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_12_Q,
      Q => data_array0_12_19_1781
    );
  data_array0_12_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_11_Q,
      Q => data_array0_12_20_1783
    );
  data_array0_12_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_10_Q,
      Q => data_array0_12_21_1784
    );
  data_array0_12_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_9_Q,
      Q => data_array0_12_22_1785
    );
  data_array0_12_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_8_Q,
      Q => data_array0_12_23_1786
    );
  data_array0_12_24 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_7_Q,
      Q => data_array0_12_24_1787
    );
  data_array0_12_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_3_Q,
      Q => data_array0_12_28_1788
    );
  data_array0_12_29 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_12_mux0000_2_Q,
      Q => data_array0_12_29_1789
    );
  data_array0_13_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_31_Q,
      Q => data_array0_13_0_1825
    );
  data_array0_13_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_30_Q,
      Q => data_array0_13_1_1826
    );
  data_array0_13_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_29_Q,
      Q => data_array0_13_2_1837
    );
  data_array0_13_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_28_Q,
      Q => data_array0_13_3_1845
    );
  data_array0_13_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_27_Q,
      Q => data_array0_13_4_1846
    );
  data_array0_13_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_26_Q,
      Q => data_array0_13_5_1847
    );
  data_array0_13_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_25_Q,
      Q => data_array0_13_6_1848
    );
  data_array0_13_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_24_Q,
      Q => data_array0_13_7_1849
    );
  data_array0_13_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_23_Q,
      Q => data_array0_13_8_1850
    );
  data_array0_13_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_22_Q,
      Q => data_array0_13_9_1851
    );
  data_array0_13_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_21_Q,
      Q => data_array0_13_10_1827
    );
  data_array0_13_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_20_Q,
      Q => data_array0_13_11_1828
    );
  data_array0_13_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_19_Q,
      Q => data_array0_13_12_1829
    );
  data_array0_13_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_18_Q,
      Q => data_array0_13_13_1830
    );
  data_array0_13_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_17_Q,
      Q => data_array0_13_14_1831
    );
  data_array0_13_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_16_Q,
      Q => data_array0_13_15_1832
    );
  data_array0_13_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_15_Q,
      Q => data_array0_13_16_1833
    );
  data_array0_13_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_14_Q,
      Q => data_array0_13_17_1834
    );
  data_array0_13_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_13_Q,
      Q => data_array0_13_18_1835
    );
  data_array0_13_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_12_Q,
      Q => data_array0_13_19_1836
    );
  data_array0_13_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_11_Q,
      Q => data_array0_13_20_1838
    );
  data_array0_13_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_10_Q,
      Q => data_array0_13_21_1839
    );
  data_array0_13_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_9_Q,
      Q => data_array0_13_22_1840
    );
  data_array0_13_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_8_Q,
      Q => data_array0_13_23_1841
    );
  data_array0_13_24 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_7_Q,
      Q => data_array0_13_24_1842
    );
  data_array0_13_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_3_Q,
      Q => data_array0_13_28_1843
    );
  data_array0_13_29 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_13_mux0000_2_Q,
      Q => data_array0_13_29_1844
    );
  TagCnt_L_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0001_1275,
      D => TagCnt_L_mux0000(0),
      Q => TagCnt_L(0)
    );
  TagCnt_L_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0001_1275,
      D => TagCnt_L_mux0000(1),
      Q => TagCnt_L(1)
    );
  TagCnt_L_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0001_1275,
      D => TagCnt_L_mux0000(2),
      Q => TagCnt_L(2)
    );
  TagCnt_L_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0001_1275,
      D => TagCnt_L_mux0000(3),
      Q => TagCnt_L(3)
    );
  TagCnt_L_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0001_1275,
      D => TagCnt_L_mux0000(4),
      Q => TagCnt_L(4)
    );
  TagCnt_L_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0001_1275,
      D => TagCnt_L_mux0000(5),
      Q => TagCnt_L(5)
    );
  TagCnt_L_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0001_1275,
      D => TagCnt_L_mux0000(6),
      Q => TagCnt_L(6)
    );
  TagCnt_L_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_L_not0001_1275,
      D => TagCnt_L_mux0000(7),
      Q => TagCnt_L(7)
    );
  data_array0_14_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_31_Q,
      Q => data_array0_14_0_1879
    );
  data_array0_14_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_30_Q,
      Q => data_array0_14_1_1880
    );
  data_array0_14_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_29_Q,
      Q => data_array0_14_2_1891
    );
  data_array0_14_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_28_Q,
      Q => data_array0_14_3_1899
    );
  data_array0_14_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_27_Q,
      Q => data_array0_14_4_1900
    );
  data_array0_14_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_26_Q,
      Q => data_array0_14_5_1901
    );
  data_array0_14_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_25_Q,
      Q => data_array0_14_6_1902
    );
  data_array0_14_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_24_Q,
      Q => data_array0_14_7_1903
    );
  data_array0_14_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_23_Q,
      Q => data_array0_14_8_1904
    );
  data_array0_14_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_22_Q,
      Q => data_array0_14_9_1905
    );
  data_array0_14_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_21_Q,
      Q => data_array0_14_10_1881
    );
  data_array0_14_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_20_Q,
      Q => data_array0_14_11_1882
    );
  data_array0_14_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_19_Q,
      Q => data_array0_14_12_1883
    );
  data_array0_14_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_18_Q,
      Q => data_array0_14_13_1884
    );
  data_array0_14_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_17_Q,
      Q => data_array0_14_14_1885
    );
  data_array0_14_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_16_Q,
      Q => data_array0_14_15_1886
    );
  data_array0_14_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_15_Q,
      Q => data_array0_14_16_1887
    );
  data_array0_14_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_14_Q,
      Q => data_array0_14_17_1888
    );
  data_array0_14_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_13_Q,
      Q => data_array0_14_18_1889
    );
  data_array0_14_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_12_Q,
      Q => data_array0_14_19_1890
    );
  data_array0_14_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_11_Q,
      Q => data_array0_14_20_1892
    );
  data_array0_14_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_10_Q,
      Q => data_array0_14_21_1893
    );
  data_array0_14_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_9_Q,
      Q => data_array0_14_22_1894
    );
  data_array0_14_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_8_Q,
      Q => data_array0_14_23_1895
    );
  data_array0_14_24 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_6_Q,
      Q => data_array0_14_24_1896
    );
  data_array0_14_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_3_Q,
      Q => data_array0_14_28_1897
    );
  data_array0_14_29 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_14_mux0000_0_Q,
      Q => data_array0_14_29_1898
    );
  TX_LL_MOSI_DATA_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(0),
      Q => TX_LL_MOSI_DATA(0)
    );
  TX_LL_MOSI_DATA_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(1),
      Q => TX_LL_MOSI_DATA(1)
    );
  TX_LL_MOSI_DATA_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(2),
      Q => TX_LL_MOSI_DATA(2)
    );
  TX_LL_MOSI_DATA_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(3),
      Q => TX_LL_MOSI_DATA(3)
    );
  TX_LL_MOSI_DATA_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(4),
      Q => TX_LL_MOSI_DATA(4)
    );
  TX_LL_MOSI_DATA_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(5),
      Q => TX_LL_MOSI_DATA(5)
    );
  TX_LL_MOSI_DATA_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(6),
      Q => TX_LL_MOSI_DATA(6)
    );
  TX_LL_MOSI_DATA_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(7),
      Q => TX_LL_MOSI_DATA(7)
    );
  TX_LL_MOSI_DATA_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(8),
      Q => TX_LL_MOSI_DATA(8)
    );
  TX_LL_MOSI_DATA_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(9),
      Q => TX_LL_MOSI_DATA(9)
    );
  TX_LL_MOSI_DATA_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(10),
      Q => TX_LL_MOSI_DATA(10)
    );
  TX_LL_MOSI_DATA_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(11),
      Q => TX_LL_MOSI_DATA(11)
    );
  TX_LL_MOSI_DATA_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(12),
      Q => TX_LL_MOSI_DATA(12)
    );
  TX_LL_MOSI_DATA_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(13),
      Q => TX_LL_MOSI_DATA(13)
    );
  TX_LL_MOSI_DATA_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(14),
      Q => TX_LL_MOSI_DATA(14)
    );
  TX_LL_MOSI_DATA_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(15),
      Q => TX_LL_MOSI_DATA(15)
    );
  TX_LL_MOSI_DATA_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(16),
      Q => TX_LL_MOSI_DATA(16)
    );
  TX_LL_MOSI_DATA_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(17),
      Q => TX_LL_MOSI_DATA(17)
    );
  TX_LL_MOSI_DATA_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(18),
      Q => TX_LL_MOSI_DATA(18)
    );
  TX_LL_MOSI_DATA_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(19),
      Q => TX_LL_MOSI_DATA(19)
    );
  TX_LL_MOSI_DATA_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(20),
      Q => TX_LL_MOSI_DATA(20)
    );
  TX_LL_MOSI_DATA_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(21),
      Q => TX_LL_MOSI_DATA(21)
    );
  TX_LL_MOSI_DATA_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(22),
      Q => TX_LL_MOSI_DATA(22)
    );
  TX_LL_MOSI_DATA_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(23),
      Q => TX_LL_MOSI_DATA(23)
    );
  TX_LL_MOSI_DATA_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(24),
      Q => TX_LL_MOSI_DATA(24)
    );
  TX_LL_MOSI_DATA_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(25),
      Q => TX_LL_MOSI_DATA(25)
    );
  TX_LL_MOSI_DATA_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(26),
      Q => TX_LL_MOSI_DATA(26)
    );
  TX_LL_MOSI_DATA_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(27),
      Q => TX_LL_MOSI_DATA(27)
    );
  TX_LL_MOSI_DATA_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(28),
      Q => TX_LL_MOSI_DATA(28)
    );
  TX_LL_MOSI_DATA_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(29),
      Q => TX_LL_MOSI_DATA(29)
    );
  TX_LL_MOSI_DATA_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(30),
      Q => TX_LL_MOSI_DATA(30)
    );
  TX_LL_MOSI_DATA_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => TX_LL_MOSI_DATA_mux0001(31),
      Q => TX_LL_MOSI_DATA(31)
    );
  pg_ctrl_i_TagSize_0 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(7),
      Q => pg_ctrl_i_TagSize_0_3271
    );
  pg_ctrl_i_TagSize_1 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(6),
      Q => pg_ctrl_i_TagSize_1_3272
    );
  pg_ctrl_i_TagSize_2 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(5),
      Q => pg_ctrl_i_TagSize_2_3273
    );
  pg_ctrl_i_TagSize_3 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(4),
      Q => pg_ctrl_i_TagSize_3_3274
    );
  pg_ctrl_i_TagSize_4 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(3),
      Q => pg_ctrl_i_TagSize_4_3275
    );
  pg_ctrl_i_TagSize_5 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(2),
      Q => pg_ctrl_i_TagSize_5_3276
    );
  pg_ctrl_i_TagSize_6 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(1),
      Q => pg_ctrl_i_TagSize_6_3277
    );
  pg_ctrl_i_TagSize_7 : FDE
    port map (
      C => CLK,
      CE => dummy_configs_not0001,
      D => pg_ctrl_i_TagSize_mux0001(0),
      Q => pg_ctrl_i_TagSize_7_3278
    );
  data_array0_15_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_31_Q,
      Q => data_array0_15_0_1933
    );
  data_array0_15_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_30_Q,
      Q => data_array0_15_1_1934
    );
  data_array0_15_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_29_Q,
      Q => data_array0_15_2_1945
    );
  data_array0_15_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_28_Q,
      Q => data_array0_15_3_1953
    );
  data_array0_15_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_27_Q,
      Q => data_array0_15_4_1954
    );
  data_array0_15_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_26_Q,
      Q => data_array0_15_5_1955
    );
  data_array0_15_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_25_Q,
      Q => data_array0_15_6_1956
    );
  data_array0_15_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_24_Q,
      Q => data_array0_15_7_1957
    );
  data_array0_15_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_23_Q,
      Q => data_array0_15_8_1958
    );
  data_array0_15_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_22_Q,
      Q => data_array0_15_9_1959
    );
  data_array0_15_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_21_Q,
      Q => data_array0_15_10_1935
    );
  data_array0_15_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_20_Q,
      Q => data_array0_15_11_1936
    );
  data_array0_15_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_19_Q,
      Q => data_array0_15_12_1937
    );
  data_array0_15_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_18_Q,
      Q => data_array0_15_13_1938
    );
  data_array0_15_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_17_Q,
      Q => data_array0_15_14_1939
    );
  data_array0_15_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_16_Q,
      Q => data_array0_15_15_1940
    );
  data_array0_15_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_15_Q,
      Q => data_array0_15_16_1941
    );
  data_array0_15_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_14_Q,
      Q => data_array0_15_17_1942
    );
  data_array0_15_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_13_Q,
      Q => data_array0_15_18_1943
    );
  data_array0_15_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_12_Q,
      Q => data_array0_15_19_1944
    );
  data_array0_15_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_11_Q,
      Q => data_array0_15_20_1946
    );
  data_array0_15_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_10_Q,
      Q => data_array0_15_21_1947
    );
  data_array0_15_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_9_Q,
      Q => data_array0_15_22_1948
    );
  data_array0_15_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_8_Q,
      Q => data_array0_15_23_1949
    );
  data_array0_15_24 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_6_Q,
      Q => data_array0_15_24_1950
    );
  data_array0_15_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_3_Q,
      Q => data_array0_15_28_1951
    );
  data_array0_15_29 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_15_mux0000_0_Q,
      Q => data_array0_15_29_1952
    );
  data_array0_20_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_31_Q,
      Q => data_array0_20_0_2222
    );
  data_array0_20_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_29_Q,
      Q => data_array0_20_2_2223
    );
  data_array0_20_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_24_Q,
      Q => data_array0_20_3_2224
    );
  data_array0_20_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => N1341,
      Q => data_array0_20_4_2225
    );
  data_array0_20_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_26_Q,
      Q => data_array0_20_5_2226
    );
  data_array0_20_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_25_Q,
      Q => data_array0_20_6_2227
    );
  data_array0_20_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_18_Q,
      Q => data_array0_20_8_2228
    );
  data_array0_20_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_20_mux0000_22_Q,
      Q => data_array0_20_9_2229
    );
  data_array0_16_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_31_Q,
      Q => data_array0_16_0_1987
    );
  data_array0_16_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_30_Q,
      Q => data_array0_16_1_1988
    );
  data_array0_16_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_29_Q,
      Q => data_array0_16_2_1999
    );
  data_array0_16_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_28_Q,
      Q => data_array0_16_3_2006
    );
  data_array0_16_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_27_Q,
      Q => data_array0_16_4_2007
    );
  data_array0_16_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_26_Q,
      Q => data_array0_16_5_2008
    );
  data_array0_16_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_25_Q,
      Q => data_array0_16_6_2009
    );
  data_array0_16_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_24_Q,
      Q => data_array0_16_7_2010
    );
  data_array0_16_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_23_Q,
      Q => data_array0_16_8_2011
    );
  data_array0_16_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_22_Q,
      Q => data_array0_16_9_2012
    );
  data_array0_16_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_21_Q,
      Q => data_array0_16_10_1989
    );
  data_array0_16_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_20_Q,
      Q => data_array0_16_11_1990
    );
  data_array0_16_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_19_Q,
      Q => data_array0_16_12_1991
    );
  data_array0_16_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_18_Q,
      Q => data_array0_16_13_1992
    );
  data_array0_16_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_17_Q,
      Q => data_array0_16_14_1993
    );
  data_array0_16_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_16_Q,
      Q => data_array0_16_15_1994
    );
  data_array0_16_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_15_Q,
      Q => data_array0_16_16_1995
    );
  data_array0_16_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_14_Q,
      Q => data_array0_16_17_1996
    );
  data_array0_16_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_13_Q,
      Q => data_array0_16_18_1997
    );
  data_array0_16_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_12_Q,
      Q => data_array0_16_19_1998
    );
  data_array0_16_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_11_Q,
      Q => data_array0_16_20_2000
    );
  data_array0_16_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_10_Q,
      Q => data_array0_16_21_2001
    );
  data_array0_16_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_9_Q,
      Q => data_array0_16_22_2002
    );
  data_array0_16_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_8_Q,
      Q => data_array0_16_23_2003
    );
  data_array0_16_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_3_Q,
      Q => data_array0_16_28_2004
    );
  data_array0_16_29 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_16_mux0000_2_Q,
      Q => data_array0_16_29_2005
    );
  data_array0_21_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_21_mux0000_29_Q,
      Q => data_array0_21_2_2237
    );
  data_array0_21_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_21_mux0000_24_Q,
      Q => data_array0_21_3_2238
    );
  data_array0_21_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_21_mux0000_26_Q,
      Q => data_array0_21_5_2239
    );
  data_array0_21_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_21_mux0000_25_Q,
      Q => data_array0_21_6_2240
    );
  data_array0_21_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_21_mux0000_18_Q,
      Q => data_array0_21_8_2241
    );
  data_array0_21_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_21_mux0000_22_Q,
      Q => data_array0_21_9_2242
    );
  data_array0_17_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_0_Q,
      Q => data_array0_17_0_2039
    );
  data_array0_17_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_1_Q,
      Q => data_array0_17_1_2040
    );
  data_array0_17_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_2_Q,
      Q => data_array0_17_2_2051
    );
  data_array0_17_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_3_Q,
      Q => data_array0_17_3_2057
    );
  data_array0_17_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_4_Q,
      Q => data_array0_17_4_2058
    );
  data_array0_17_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_5_Q,
      Q => data_array0_17_5_2059
    );
  data_array0_17_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_6_Q,
      Q => data_array0_17_6_2060
    );
  data_array0_17_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_7_Q,
      Q => data_array0_17_7_2061
    );
  data_array0_17_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_8_Q,
      Q => data_array0_17_8_2062
    );
  data_array0_17_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_9_Q,
      Q => data_array0_17_9_2063
    );
  data_array0_17_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_10_Q,
      Q => data_array0_17_10_2041
    );
  data_array0_17_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_11_Q,
      Q => data_array0_17_11_2042
    );
  data_array0_17_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_12_Q,
      Q => data_array0_17_12_2043
    );
  data_array0_17_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_13_Q,
      Q => data_array0_17_13_2044
    );
  data_array0_17_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_14_Q,
      Q => data_array0_17_14_2045
    );
  data_array0_17_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_15_Q,
      Q => data_array0_17_15_2046
    );
  data_array0_17_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_16_Q,
      Q => data_array0_17_16_2047
    );
  data_array0_17_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_17_Q,
      Q => data_array0_17_17_2048
    );
  data_array0_17_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_18_Q,
      Q => data_array0_17_18_2049
    );
  data_array0_17_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_19_Q,
      Q => data_array0_17_19_2050
    );
  data_array0_17_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_20_Q,
      Q => data_array0_17_20_2052
    );
  data_array0_17_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_21_Q,
      Q => data_array0_17_21_2053
    );
  data_array0_17_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_22_Q,
      Q => data_array0_17_22_2054
    );
  data_array0_17_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_23_Q,
      Q => data_array0_17_23_2055
    );
  data_array0_17_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_17_mux0000_28_Q,
      Q => data_array0_17_28_2056
    );
  data_array0_22_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_22_mux0000(26),
      Q => data_array0_22_5_2249
    );
  data_array0_22_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_22_mux0000(25),
      Q => data_array0_22_6_2250
    );
  data_array0_18_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_0_Q,
      Q => data_array0_18_0_2089
    );
  data_array0_18_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_1_Q,
      Q => data_array0_18_1_2090
    );
  data_array0_18_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_2_Q,
      Q => data_array0_18_2_2101
    );
  data_array0_18_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_3_Q,
      Q => data_array0_18_3_2107
    );
  data_array0_18_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_4_Q,
      Q => data_array0_18_4_2108
    );
  data_array0_18_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_5_Q,
      Q => data_array0_18_5_2109
    );
  data_array0_18_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_6_Q,
      Q => data_array0_18_6_2110
    );
  data_array0_18_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_7_Q,
      Q => data_array0_18_7_2111
    );
  data_array0_18_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_8_Q,
      Q => data_array0_18_8_2112
    );
  data_array0_18_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_9_Q,
      Q => data_array0_18_9_2113
    );
  data_array0_18_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_10_Q,
      Q => data_array0_18_10_2091
    );
  data_array0_18_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_11_Q,
      Q => data_array0_18_11_2092
    );
  data_array0_18_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_12_Q,
      Q => data_array0_18_12_2093
    );
  data_array0_18_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_13_Q,
      Q => data_array0_18_13_2094
    );
  data_array0_18_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_14_Q,
      Q => data_array0_18_14_2095
    );
  data_array0_18_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_15_Q,
      Q => data_array0_18_15_2096
    );
  data_array0_18_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_16_Q,
      Q => data_array0_18_16_2097
    );
  data_array0_18_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_17_Q,
      Q => data_array0_18_17_2098
    );
  data_array0_18_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_18_Q,
      Q => data_array0_18_18_2099
    );
  data_array0_18_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_19_Q,
      Q => data_array0_18_19_2100
    );
  data_array0_18_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_20_Q,
      Q => data_array0_18_20_2102
    );
  data_array0_18_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_21_Q,
      Q => data_array0_18_21_2103
    );
  data_array0_18_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_22_Q,
      Q => data_array0_18_22_2104
    );
  data_array0_18_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_23_Q,
      Q => data_array0_18_23_2105
    );
  data_array0_18_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_18_mux0000_28_Q,
      Q => data_array0_18_28_2106
    );
  pg_ctrl_i_FrameType_5 : FD
    port map (
      C => CLK,
      D => pg_ctrl_i_FrameType_mux0001(2),
      Q => pg_ctrl_i_FrameType_5_3228
    );
  pg_ctrl_i_FrameType_6 : FD
    port map (
      C => CLK,
      D => pg_ctrl_i_FrameType_mux0001(1),
      Q => pg_ctrl_i_FrameType_6_3229
    );
  data_array0_23_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_23_mux0000(26),
      Q => data_array0_23_5_2253
    );
  control_sof : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => control_sof_mux0000,
      Q => control_sof_1599
    );
  TagCnt_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(0),
      Q => TagCnt(0)
    );
  TagCnt_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(1),
      Q => TagCnt(1)
    );
  TagCnt_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(2),
      Q => TagCnt(2)
    );
  TagCnt_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(3),
      Q => TagCnt(3)
    );
  TagCnt_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(4),
      Q => TagCnt(4)
    );
  TagCnt_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(5),
      Q => TagCnt(5)
    );
  TagCnt_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(6),
      Q => TagCnt(6)
    );
  TagCnt_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => TagCnt_not0002,
      D => TagCnt_mux0000(7),
      Q => TagCnt(7)
    );
  data_array0_19_0 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_0_Q,
      Q => data_array0_19_0_2139
    );
  data_array0_19_1 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_1_Q,
      Q => data_array0_19_1_2140
    );
  data_array0_19_2 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_2_Q,
      Q => data_array0_19_2_2151
    );
  data_array0_19_3 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_3_Q,
      Q => data_array0_19_3_2157
    );
  data_array0_19_4 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_4_Q,
      Q => data_array0_19_4_2158
    );
  data_array0_19_5 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_5_Q,
      Q => data_array0_19_5_2159
    );
  data_array0_19_6 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_6_Q,
      Q => data_array0_19_6_2160
    );
  data_array0_19_7 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_7_Q,
      Q => data_array0_19_7_2161
    );
  data_array0_19_8 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_8_Q,
      Q => data_array0_19_8_2162
    );
  data_array0_19_9 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_9_Q,
      Q => data_array0_19_9_2163
    );
  data_array0_19_10 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_10_Q,
      Q => data_array0_19_10_2141
    );
  data_array0_19_11 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_11_Q,
      Q => data_array0_19_11_2142
    );
  data_array0_19_12 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_12_Q,
      Q => data_array0_19_12_2143
    );
  data_array0_19_13 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_13_Q,
      Q => data_array0_19_13_2144
    );
  data_array0_19_14 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_14_Q,
      Q => data_array0_19_14_2145
    );
  data_array0_19_15 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_15_Q,
      Q => data_array0_19_15_2146
    );
  data_array0_19_16 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_16_Q,
      Q => data_array0_19_16_2147
    );
  data_array0_19_17 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_17_Q,
      Q => data_array0_19_17_2148
    );
  data_array0_19_18 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_18_Q,
      Q => data_array0_19_18_2149
    );
  data_array0_19_19 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_19_Q,
      Q => data_array0_19_19_2150
    );
  data_array0_19_20 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_20_Q,
      Q => data_array0_19_20_2152
    );
  data_array0_19_21 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_21_Q,
      Q => data_array0_19_21_2153
    );
  data_array0_19_22 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_22_Q,
      Q => data_array0_19_22_2154
    );
  data_array0_19_23 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_23_Q,
      Q => data_array0_19_23_2155
    );
  data_array0_19_28 : FDE
    port map (
      C => CLK,
      CE => control_eof_12_not0001,
      D => data_array0_19_mux0000_28_Q,
      Q => data_array0_19_28_2156
    );
  data_frame_dval : FDCE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      CLR => ARESET,
      D => data_frame_dval_mux0006,
      Q => data_frame_dval_3063
    );
  bip0 : FDE
    port map (
      C => CLK,
      CE => bip0_not0001,
      D => bip0_mux0000_1440,
      Q => bip0_1439
    );
  XCnt_L_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0001_1321,
      D => XCnt_L_mux0001(0),
      Q => XCnt_L(0)
    );
  XCnt_L_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0001_1321,
      D => XCnt_L_mux0001(1),
      Q => XCnt_L(1)
    );
  XCnt_L_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0001_1321,
      D => XCnt_L_mux0001(2),
      Q => XCnt_L(2)
    );
  XCnt_L_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0001_1321,
      D => XCnt_L_mux0001(3),
      Q => XCnt_L(3)
    );
  XCnt_L_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0001_1321,
      D => XCnt_L_mux0001(4),
      Q => XCnt_L(4)
    );
  XCnt_L_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0001_1321,
      D => XCnt_L_mux0001(5),
      Q => XCnt_L(5)
    );
  XCnt_L_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0001_1321,
      D => XCnt_L_mux0001(6),
      Q => XCnt_L(6)
    );
  XCnt_L_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0001_1321,
      D => XCnt_L_mux0001(7),
      Q => XCnt_L(7)
    );
  XCnt_L_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0001_1321,
      D => XCnt_L_mux0001(8),
      Q => XCnt_L(8)
    );
  XCnt_L_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => XCnt_L_not0001_1321,
      D => XCnt_L_mux0001(9),
      Q => XCnt_L(9)
    );
  TX_LL_MOSI_DVAL_450 : FDCE
    port map (
      C => CLK,
      CE => TX_LL_MISO_BUSY_inv,
      CLR => ARESET,
      D => TX_LL_MOSI_DVAL_mux0002_1242,
      Q => TX_LL_MOSI_DVAL
    );
  ZCnt_L_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0001,
      D => ZCnt_L_mux0002(22),
      Q => ZCnt_L(1)
    );
  ZCnt_L_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0001,
      D => ZCnt_L_mux0002(21),
      Q => ZCnt_L(2)
    );
  ZCnt_L_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0001,
      D => ZCnt_L_mux0002(20),
      Q => ZCnt_L(3)
    );
  ZCnt_L_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0001,
      D => ZCnt_L_mux0002(19),
      Q => ZCnt_L(4)
    );
  ZCnt_L_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0001,
      D => ZCnt_L_mux0002(18),
      Q => ZCnt_L(5)
    );
  ZCnt_L_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0001,
      D => ZCnt_L_mux0002(17),
      Q => ZCnt_L(6)
    );
  ZCnt_L_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_L_not0001,
      D => ZCnt_L_mux0002(16),
      Q => ZCnt_L(7)
    );
  ZCnt_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(23),
      Q => ZCnt(0)
    );
  ZCnt_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(22),
      Q => ZCnt(1)
    );
  ZCnt_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(21),
      Q => ZCnt(2)
    );
  ZCnt_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(20),
      Q => ZCnt(3)
    );
  ZCnt_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(19),
      Q => ZCnt(4)
    );
  ZCnt_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(18),
      Q => ZCnt(5)
    );
  ZCnt_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(17),
      Q => ZCnt(6)
    );
  ZCnt_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(16),
      Q => ZCnt(7)
    );
  ZCnt_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(15),
      Q => ZCnt(8)
    );
  ZCnt_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(14),
      Q => ZCnt(9)
    );
  ZCnt_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(13),
      Q => ZCnt(10)
    );
  ZCnt_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(12),
      Q => ZCnt(11)
    );
  ZCnt_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(11),
      Q => ZCnt(12)
    );
  ZCnt_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(10),
      Q => ZCnt(13)
    );
  ZCnt_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(9),
      Q => ZCnt(14)
    );
  ZCnt_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(8),
      Q => ZCnt(15)
    );
  ZCnt_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(7),
      Q => ZCnt(16)
    );
  ZCnt_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(6),
      Q => ZCnt(17)
    );
  ZCnt_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(5),
      Q => ZCnt(18)
    );
  ZCnt_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(4),
      Q => ZCnt(19)
    );
  ZCnt_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(3),
      Q => ZCnt(20)
    );
  ZCnt_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(2),
      Q => ZCnt(21)
    );
  ZCnt_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(1),
      Q => ZCnt(22)
    );
  ZCnt_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => ZCnt_not0001,
      D => ZCnt_mux0002(0),
      Q => ZCnt(23)
    );
  pg_ctrl_i_DiagMode_0 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_DiagMode(0),
      Q => pg_ctrl_i_DiagMode_0_3221
    );
  pg_ctrl_i_DiagMode_1 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_DiagMode(1),
      Q => pg_ctrl_i_DiagMode_1_3222
    );
  pg_ctrl_i_DiagMode_2 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_DiagMode(2),
      Q => pg_ctrl_i_DiagMode_2_3223
    );
  pg_ctrl_i_DiagMode_3 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_DiagMode(3),
      Q => pg_ctrl_i_DiagMode_3_3224
    );
  pg_ctrl_i_ImagePause_0 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(0),
      Q => pg_ctrl_i_ImagePause_0_3231
    );
  pg_ctrl_i_ImagePause_1 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(1),
      Q => pg_ctrl_i_ImagePause_1_3232
    );
  pg_ctrl_i_ImagePause_2 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(2),
      Q => pg_ctrl_i_ImagePause_2_3239
    );
  pg_ctrl_i_ImagePause_3 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(3),
      Q => pg_ctrl_i_ImagePause_3_3240
    );
  pg_ctrl_i_ImagePause_4 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(4),
      Q => pg_ctrl_i_ImagePause_4_3241
    );
  pg_ctrl_i_ImagePause_5 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(5),
      Q => pg_ctrl_i_ImagePause_5_3242
    );
  pg_ctrl_i_ImagePause_6 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(6),
      Q => pg_ctrl_i_ImagePause_6_3243
    );
  pg_ctrl_i_ImagePause_7 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(7),
      Q => pg_ctrl_i_ImagePause_7_3244
    );
  pg_ctrl_i_ImagePause_8 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(8),
      Q => pg_ctrl_i_ImagePause_8_3245
    );
  pg_ctrl_i_ImagePause_9 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(9),
      Q => pg_ctrl_i_ImagePause_9_3246
    );
  pg_ctrl_i_ImagePause_10 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(10),
      Q => pg_ctrl_i_ImagePause_10_3233
    );
  pg_ctrl_i_ImagePause_11 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(11),
      Q => pg_ctrl_i_ImagePause_11_3234
    );
  pg_ctrl_i_ImagePause_12 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(12),
      Q => pg_ctrl_i_ImagePause_12_3235
    );
  pg_ctrl_i_ImagePause_13 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(13),
      Q => pg_ctrl_i_ImagePause_13_3236
    );
  pg_ctrl_i_ImagePause_14 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(14),
      Q => pg_ctrl_i_ImagePause_14_3237
    );
  pg_ctrl_i_ImagePause_15 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ImagePause(15),
      Q => pg_ctrl_i_ImagePause_15_3238
    );
  pg_ctrl_i_ZSize_0 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(0),
      Q => pg_ctrl_i_ZSize_0_3301
    );
  pg_ctrl_i_ZSize_1 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(1),
      Q => pg_ctrl_i_ZSize_1_3302
    );
  pg_ctrl_i_ZSize_2 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(2),
      Q => pg_ctrl_i_ZSize_2_3313
    );
  pg_ctrl_i_ZSize_3 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(3),
      Q => pg_ctrl_i_ZSize_3_3318
    );
  pg_ctrl_i_ZSize_4 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(4),
      Q => pg_ctrl_i_ZSize_4_3319
    );
  pg_ctrl_i_ZSize_5 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(5),
      Q => pg_ctrl_i_ZSize_5_3320
    );
  pg_ctrl_i_ZSize_6 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(6),
      Q => pg_ctrl_i_ZSize_6_3321
    );
  pg_ctrl_i_ZSize_7 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(7),
      Q => pg_ctrl_i_ZSize_7_3322
    );
  pg_ctrl_i_ZSize_8 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(8),
      Q => pg_ctrl_i_ZSize_8_3323
    );
  pg_ctrl_i_ZSize_9 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(9),
      Q => pg_ctrl_i_ZSize_9_3324
    );
  pg_ctrl_i_ZSize_10 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(10),
      Q => pg_ctrl_i_ZSize_10_3303
    );
  pg_ctrl_i_ZSize_11 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(11),
      Q => pg_ctrl_i_ZSize_11_3304
    );
  pg_ctrl_i_ZSize_12 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(12),
      Q => pg_ctrl_i_ZSize_12_3305
    );
  pg_ctrl_i_ZSize_13 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(13),
      Q => pg_ctrl_i_ZSize_13_3306
    );
  pg_ctrl_i_ZSize_14 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(14),
      Q => pg_ctrl_i_ZSize_14_3307
    );
  pg_ctrl_i_ZSize_15 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(15),
      Q => pg_ctrl_i_ZSize_15_3308
    );
  pg_ctrl_i_ZSize_16 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(16),
      Q => pg_ctrl_i_ZSize_16_3309
    );
  pg_ctrl_i_ZSize_17 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(17),
      Q => pg_ctrl_i_ZSize_17_3310
    );
  pg_ctrl_i_ZSize_18 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(18),
      Q => pg_ctrl_i_ZSize_18_3311
    );
  pg_ctrl_i_ZSize_19 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(19),
      Q => pg_ctrl_i_ZSize_19_3312
    );
  pg_ctrl_i_ZSize_20 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(20),
      Q => pg_ctrl_i_ZSize_20_3314
    );
  pg_ctrl_i_ZSize_21 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(21),
      Q => pg_ctrl_i_ZSize_21_3315
    );
  pg_ctrl_i_ZSize_22 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(22),
      Q => pg_ctrl_i_ZSize_22_3316
    );
  pg_ctrl_i_ZSize_23 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_ZSize(23),
      Q => pg_ctrl_i_ZSize_23_3317
    );
  pg_ctrl_i_PayloadSize_0 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(0),
      Q => pg_ctrl_i_PayloadSize_0_3247
    );
  pg_ctrl_i_PayloadSize_1 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(1),
      Q => pg_ctrl_i_PayloadSize_1_3248
    );
  pg_ctrl_i_PayloadSize_2 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(2),
      Q => pg_ctrl_i_PayloadSize_2_3259
    );
  pg_ctrl_i_PayloadSize_3 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(3),
      Q => pg_ctrl_i_PayloadSize_3_3264
    );
  pg_ctrl_i_PayloadSize_4 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(4),
      Q => pg_ctrl_i_PayloadSize_4_3265
    );
  pg_ctrl_i_PayloadSize_5 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(5),
      Q => pg_ctrl_i_PayloadSize_5_3266
    );
  pg_ctrl_i_PayloadSize_6 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(6),
      Q => pg_ctrl_i_PayloadSize_6_3267
    );
  pg_ctrl_i_PayloadSize_7 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(7),
      Q => pg_ctrl_i_PayloadSize_7_3268
    );
  pg_ctrl_i_PayloadSize_8 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(8),
      Q => pg_ctrl_i_PayloadSize_8_3269
    );
  pg_ctrl_i_PayloadSize_9 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(9),
      Q => pg_ctrl_i_PayloadSize_9_3270
    );
  pg_ctrl_i_PayloadSize_10 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(10),
      Q => pg_ctrl_i_PayloadSize_10_3249
    );
  pg_ctrl_i_PayloadSize_11 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(11),
      Q => pg_ctrl_i_PayloadSize_11_3250
    );
  pg_ctrl_i_PayloadSize_12 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(12),
      Q => pg_ctrl_i_PayloadSize_12_3251
    );
  pg_ctrl_i_PayloadSize_13 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(13),
      Q => pg_ctrl_i_PayloadSize_13_3252
    );
  pg_ctrl_i_PayloadSize_14 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(14),
      Q => pg_ctrl_i_PayloadSize_14_3253
    );
  pg_ctrl_i_PayloadSize_15 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(15),
      Q => pg_ctrl_i_PayloadSize_15_3254
    );
  pg_ctrl_i_PayloadSize_16 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(16),
      Q => pg_ctrl_i_PayloadSize_16_3255
    );
  pg_ctrl_i_PayloadSize_17 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(17),
      Q => pg_ctrl_i_PayloadSize_17_3256
    );
  pg_ctrl_i_PayloadSize_18 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(18),
      Q => pg_ctrl_i_PayloadSize_18_3257
    );
  pg_ctrl_i_PayloadSize_19 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(19),
      Q => pg_ctrl_i_PayloadSize_19_3258
    );
  pg_ctrl_i_PayloadSize_20 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(20),
      Q => pg_ctrl_i_PayloadSize_20_3260
    );
  pg_ctrl_i_PayloadSize_21 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(21),
      Q => pg_ctrl_i_PayloadSize_21_3261
    );
  pg_ctrl_i_PayloadSize_22 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(22),
      Q => pg_ctrl_i_PayloadSize_22_3262
    );
  pg_ctrl_i_PayloadSize_23 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_PayloadSize(23),
      Q => pg_ctrl_i_PayloadSize_23_3263
    );
  pg_ctrl_i_YSize_0 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(0),
      Q => pg_ctrl_i_YSize_0_3291
    );
  pg_ctrl_i_YSize_1 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(1),
      Q => pg_ctrl_i_YSize_1_3292
    );
  pg_ctrl_i_YSize_2 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(2),
      Q => pg_ctrl_i_YSize_2_3293
    );
  pg_ctrl_i_YSize_3 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(3),
      Q => pg_ctrl_i_YSize_3_3294
    );
  pg_ctrl_i_YSize_4 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(4),
      Q => pg_ctrl_i_YSize_4_3295
    );
  pg_ctrl_i_YSize_5 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(5),
      Q => pg_ctrl_i_YSize_5_3296
    );
  pg_ctrl_i_YSize_6 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(6),
      Q => pg_ctrl_i_YSize_6_3297
    );
  pg_ctrl_i_YSize_7 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(7),
      Q => pg_ctrl_i_YSize_7_3298
    );
  pg_ctrl_i_YSize_8 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(8),
      Q => pg_ctrl_i_YSize_8_3299
    );
  pg_ctrl_i_YSize_9 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_YSize(9),
      Q => pg_ctrl_i_YSize_9_3300
    );
  data_array_18_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_18_mux0000(31),
      Q => data_array_18_0_2817
    );
  pg_ctrl_i_XSize_0 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(0),
      Q => pg_ctrl_i_XSize_0_3281
    );
  pg_ctrl_i_XSize_1 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(1),
      Q => pg_ctrl_i_XSize_1_3282
    );
  pg_ctrl_i_XSize_2 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(2),
      Q => pg_ctrl_i_XSize_2_3283
    );
  pg_ctrl_i_XSize_3 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(3),
      Q => pg_ctrl_i_XSize_3_3284
    );
  pg_ctrl_i_XSize_4 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(4),
      Q => pg_ctrl_i_XSize_4_3285
    );
  pg_ctrl_i_XSize_5 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(5),
      Q => pg_ctrl_i_XSize_5_3286
    );
  pg_ctrl_i_XSize_6 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(6),
      Q => pg_ctrl_i_XSize_6_3287
    );
  pg_ctrl_i_XSize_7 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(7),
      Q => pg_ctrl_i_XSize_7_3288
    );
  pg_ctrl_i_XSize_8 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(8),
      Q => pg_ctrl_i_XSize_8_3289
    );
  pg_ctrl_i_XSize_9 : FDE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0016,
      D => PG_CTRL_XSize(9),
      Q => pg_ctrl_i_XSize_9_3290
    );
  Acq_Number_0 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(0),
      Q => Acq_Number(0)
    );
  Acq_Number_1 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(1),
      Q => Acq_Number(1)
    );
  Acq_Number_2 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(2),
      Q => Acq_Number(2)
    );
  Acq_Number_3 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(3),
      Q => Acq_Number(3)
    );
  Acq_Number_4 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(4),
      Q => Acq_Number(4)
    );
  Acq_Number_5 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(5),
      Q => Acq_Number(5)
    );
  Acq_Number_6 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(6),
      Q => Acq_Number(6)
    );
  Acq_Number_7 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(7),
      Q => Acq_Number(7)
    );
  Acq_Number_8 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(8),
      Q => Acq_Number(8)
    );
  Acq_Number_9 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(9),
      Q => Acq_Number(9)
    );
  Acq_Number_10 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(10),
      Q => Acq_Number(10)
    );
  Acq_Number_11 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(11),
      Q => Acq_Number(11)
    );
  Acq_Number_12 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(12),
      Q => Acq_Number(12)
    );
  Acq_Number_13 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(13),
      Q => Acq_Number(13)
    );
  Acq_Number_14 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(14),
      Q => Acq_Number(14)
    );
  Acq_Number_15 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(15),
      Q => Acq_Number(15)
    );
  Acq_Number_16 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(16),
      Q => Acq_Number(16)
    );
  Acq_Number_17 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(17),
      Q => Acq_Number(17)
    );
  Acq_Number_18 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(18),
      Q => Acq_Number(18)
    );
  Acq_Number_19 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(19),
      Q => Acq_Number(19)
    );
  Acq_Number_20 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(20),
      Q => Acq_Number(20)
    );
  Acq_Number_21 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(21),
      Q => Acq_Number(21)
    );
  Acq_Number_22 : FDCE
    port map (
      C => CLK,
      CE => Diag_State_cmp_eq0019,
      CLR => ARESET,
      D => Acq_Number_mux0000(22),
      Q => Acq_Number(22)
    );
  data_array0_11_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_0_Q,
      Q => data_array0_11_0_1708
    );
  data_array0_11_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_1_Q,
      Q => data_array0_11_1_1709
    );
  data_array0_11_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_2_Q,
      Q => data_array0_11_2_1720
    );
  data_array0_11_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_3_Q,
      Q => data_array0_11_3_1730
    );
  data_array0_11_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_4_Q,
      Q => data_array0_11_4_1733
    );
  data_array0_11_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_5_Q,
      Q => data_array0_11_5_1734
    );
  data_array0_11_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_6_Q,
      Q => data_array0_11_6_1735
    );
  data_array0_11_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_7_Q,
      Q => data_array0_11_7_1736
    );
  data_array0_11_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_8_Q,
      Q => data_array0_11_8_1737
    );
  data_array0_11_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_9_Q,
      Q => data_array0_11_9_1738
    );
  data_array0_11_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_10_Q,
      Q => data_array0_11_10_1710
    );
  data_array0_11_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_11_Q,
      Q => data_array0_11_11_1711
    );
  data_array0_11_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_12_Q,
      Q => data_array0_11_12_1712
    );
  data_array0_11_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_13_Q,
      Q => data_array0_11_13_1713
    );
  data_array0_11_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_14_Q,
      Q => data_array0_11_14_1714
    );
  data_array0_11_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_15_Q,
      Q => data_array0_11_15_1715
    );
  data_array0_11_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_16_Q,
      Q => data_array0_11_16_1716
    );
  data_array0_11_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_17_Q,
      Q => data_array0_11_17_1717
    );
  data_array0_11_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_18_Q,
      Q => data_array0_11_18_1718
    );
  data_array0_11_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_19_Q,
      Q => data_array0_11_19_1719
    );
  data_array0_11_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_20_Q,
      Q => data_array0_11_20_1721
    );
  data_array0_11_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_21_Q,
      Q => data_array0_11_21_1722
    );
  data_array0_11_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_22_Q,
      Q => data_array0_11_22_1723
    );
  data_array0_11_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_23_Q,
      Q => data_array0_11_23_1724
    );
  data_array0_11_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_24_Q,
      Q => data_array0_11_24_1725
    );
  data_array0_11_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_25_Q,
      Q => data_array0_11_25_1726
    );
  data_array0_11_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_27_Q,
      Q => data_array0_11_27_1727
    );
  data_array0_11_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_28_Q,
      Q => data_array0_11_28_1728
    );
  data_array0_11_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_29_Q,
      Q => data_array0_11_29_1729
    );
  data_array0_11_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_30_Q,
      Q => data_array0_11_30_1731
    );
  data_array0_11_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_11_mux0000_31_Q,
      Q => data_array0_11_31_1732
    );
  data_array_17_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_17_mux0000_31_Q,
      Q => data_array_17_0_2813
    );
  data_array_17_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_17_mux0000_27_Q,
      Q => data_array_17_4_2814
    );
  data_array0_10_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_0_Q,
      Q => data_array0_10_0_1645
    );
  data_array0_10_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_1_Q,
      Q => data_array0_10_1_1646
    );
  data_array0_10_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_2_Q,
      Q => data_array0_10_2_1657
    );
  data_array0_10_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_3_Q,
      Q => data_array0_10_3_1667
    );
  data_array0_10_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_4_Q,
      Q => data_array0_10_4_1670
    );
  data_array0_10_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_5_Q,
      Q => data_array0_10_5_1671
    );
  data_array0_10_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_6_Q,
      Q => data_array0_10_6_1672
    );
  data_array0_10_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_7_Q,
      Q => data_array0_10_7_1673
    );
  data_array0_10_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_8_Q,
      Q => data_array0_10_8_1674
    );
  data_array0_10_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_9_Q,
      Q => data_array0_10_9_1675
    );
  data_array0_10_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_10_Q,
      Q => data_array0_10_10_1647
    );
  data_array0_10_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_11_Q,
      Q => data_array0_10_11_1648
    );
  data_array0_10_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_12_Q,
      Q => data_array0_10_12_1649
    );
  data_array0_10_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_13_Q,
      Q => data_array0_10_13_1650
    );
  data_array0_10_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_14_Q,
      Q => data_array0_10_14_1651
    );
  data_array0_10_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_15_Q,
      Q => data_array0_10_15_1652
    );
  data_array0_10_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_16_Q,
      Q => data_array0_10_16_1653
    );
  data_array0_10_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_17_Q,
      Q => data_array0_10_17_1654
    );
  data_array0_10_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_18_Q,
      Q => data_array0_10_18_1655
    );
  data_array0_10_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_19_Q,
      Q => data_array0_10_19_1656
    );
  data_array0_10_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_20_Q,
      Q => data_array0_10_20_1658
    );
  data_array0_10_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_21_Q,
      Q => data_array0_10_21_1659
    );
  data_array0_10_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_22_Q,
      Q => data_array0_10_22_1660
    );
  data_array0_10_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_23_Q,
      Q => data_array0_10_23_1661
    );
  data_array0_10_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_24_Q,
      Q => data_array0_10_24_1662
    );
  data_array0_10_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_25_Q,
      Q => data_array0_10_25_1663
    );
  data_array0_10_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_27_Q,
      Q => data_array0_10_27_1664
    );
  data_array0_10_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_28_Q,
      Q => data_array0_10_28_1665
    );
  data_array0_10_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_29_Q,
      Q => data_array0_10_29_1666
    );
  data_array0_10_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_30_Q,
      Q => data_array0_10_30_1668
    );
  data_array0_10_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_10_mux0000_31_Q,
      Q => data_array0_10_31_1669
    );
  data_array_16_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_16_mux0000_31_Q,
      Q => data_array_16_0_2809
    );
  data_array_16_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_16_mux0000_27_Q,
      Q => data_array_16_4_2810
    );
  data_array0_9_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_0_Q,
      Q => data_array0_9_0_2701
    );
  data_array0_9_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_1_Q,
      Q => data_array0_9_1_2702
    );
  data_array0_9_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_2_Q,
      Q => data_array0_9_2_2713
    );
  data_array0_9_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_3_Q,
      Q => data_array0_9_3_2723
    );
  data_array0_9_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_4_Q,
      Q => data_array0_9_4_2726
    );
  data_array0_9_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_5_Q,
      Q => data_array0_9_5_2727
    );
  data_array0_9_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_6_Q,
      Q => data_array0_9_6_2728
    );
  data_array0_9_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_7_Q,
      Q => data_array0_9_7_2729
    );
  data_array0_9_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_8_Q,
      Q => data_array0_9_8_2730
    );
  data_array0_9_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_9_Q,
      Q => data_array0_9_9_2731
    );
  data_array0_9_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_10_Q,
      Q => data_array0_9_10_2703
    );
  data_array0_9_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_11_Q,
      Q => data_array0_9_11_2704
    );
  data_array0_9_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_12_Q,
      Q => data_array0_9_12_2705
    );
  data_array0_9_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_13_Q,
      Q => data_array0_9_13_2706
    );
  data_array0_9_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_14_Q,
      Q => data_array0_9_14_2707
    );
  data_array0_9_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_15_Q,
      Q => data_array0_9_15_2708
    );
  data_array0_9_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_16_Q,
      Q => data_array0_9_16_2709
    );
  data_array0_9_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_17_Q,
      Q => data_array0_9_17_2710
    );
  data_array0_9_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_18_Q,
      Q => data_array0_9_18_2711
    );
  data_array0_9_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_19_Q,
      Q => data_array0_9_19_2712
    );
  data_array0_9_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_20_Q,
      Q => data_array0_9_20_2714
    );
  data_array0_9_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_21_Q,
      Q => data_array0_9_21_2715
    );
  data_array0_9_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_22_Q,
      Q => data_array0_9_22_2716
    );
  data_array0_9_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_23_Q,
      Q => data_array0_9_23_2717
    );
  data_array0_9_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_24_Q,
      Q => data_array0_9_24_2718
    );
  data_array0_9_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_25_Q,
      Q => data_array0_9_25_2719
    );
  data_array0_9_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_27_Q,
      Q => data_array0_9_27_2720
    );
  data_array0_9_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_28_Q,
      Q => data_array0_9_28_2721
    );
  data_array0_9_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_29_Q,
      Q => data_array0_9_29_2722
    );
  data_array0_9_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_30_Q,
      Q => data_array0_9_30_2724
    );
  data_array0_9_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_9_mux0000_31_Q,
      Q => data_array0_9_31_2725
    );
  data_array_15_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_15_mux0000_31_Q,
      Q => data_array_15_0_2805
    );
  data_array_15_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_15_mux0000_27_Q,
      Q => data_array_15_4_2806
    );
  data_array0_8_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_0_Q,
      Q => data_array0_8_0_2639
    );
  data_array0_8_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_1_Q,
      Q => data_array0_8_1_2640
    );
  data_array0_8_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_2_Q,
      Q => data_array0_8_2_2651
    );
  data_array0_8_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_3_Q,
      Q => data_array0_8_3_2661
    );
  data_array0_8_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_4_Q,
      Q => data_array0_8_4_2664
    );
  data_array0_8_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_5_Q,
      Q => data_array0_8_5_2665
    );
  data_array0_8_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_6_Q,
      Q => data_array0_8_6_2666
    );
  data_array0_8_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_7_Q,
      Q => data_array0_8_7_2667
    );
  data_array0_8_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_8_Q,
      Q => data_array0_8_8_2668
    );
  data_array0_8_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_9_Q,
      Q => data_array0_8_9_2669
    );
  data_array0_8_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_10_Q,
      Q => data_array0_8_10_2641
    );
  data_array0_8_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_11_Q,
      Q => data_array0_8_11_2642
    );
  data_array0_8_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_12_Q,
      Q => data_array0_8_12_2643
    );
  data_array0_8_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_13_Q,
      Q => data_array0_8_13_2644
    );
  data_array0_8_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_14_Q,
      Q => data_array0_8_14_2645
    );
  data_array0_8_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_15_Q,
      Q => data_array0_8_15_2646
    );
  data_array0_8_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_16_Q,
      Q => data_array0_8_16_2647
    );
  data_array0_8_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_17_Q,
      Q => data_array0_8_17_2648
    );
  data_array0_8_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_18_Q,
      Q => data_array0_8_18_2649
    );
  data_array0_8_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_19_Q,
      Q => data_array0_8_19_2650
    );
  data_array0_8_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_20_Q,
      Q => data_array0_8_20_2652
    );
  data_array0_8_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_21_Q,
      Q => data_array0_8_21_2653
    );
  data_array0_8_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_22_Q,
      Q => data_array0_8_22_2654
    );
  data_array0_8_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_23_Q,
      Q => data_array0_8_23_2655
    );
  data_array0_8_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_24_Q,
      Q => data_array0_8_24_2656
    );
  data_array0_8_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_25_Q,
      Q => data_array0_8_25_2657
    );
  data_array0_8_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_27_Q,
      Q => data_array0_8_27_2658
    );
  data_array0_8_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_28_Q,
      Q => data_array0_8_28_2659
    );
  data_array0_8_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_29_Q,
      Q => data_array0_8_29_2660
    );
  data_array0_8_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_30_Q,
      Q => data_array0_8_30_2662
    );
  data_array0_8_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_8_mux0000_31_Q,
      Q => data_array0_8_31_2663
    );
  data_array_14_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_14_mux0000_31_Q,
      Q => data_array_14_0_2799
    );
  data_array_14_2 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_14_mux0000_29_Q,
      Q => data_array_14_2_2800
    );
  data_array_14_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_14_mux0000_27_Q,
      Q => data_array_14_4_2801
    );
  data_array0_7_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(0),
      Q => data_array0_7_0_2575
    );
  data_array0_7_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(1),
      Q => data_array0_7_1_2576
    );
  data_array0_7_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(2),
      Q => data_array0_7_2_2587
    );
  data_array0_7_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(3),
      Q => data_array0_7_3_2598
    );
  data_array0_7_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(4),
      Q => data_array0_7_4_2601
    );
  data_array0_7_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(5),
      Q => data_array0_7_5_2602
    );
  data_array0_7_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(6),
      Q => data_array0_7_6_2603
    );
  data_array0_7_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(7),
      Q => data_array0_7_7_2604
    );
  data_array0_7_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(8),
      Q => data_array0_7_8_2605
    );
  data_array0_7_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(9),
      Q => data_array0_7_9_2606
    );
  data_array0_7_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(10),
      Q => data_array0_7_10_2577
    );
  data_array0_7_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(11),
      Q => data_array0_7_11_2578
    );
  data_array0_7_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(12),
      Q => data_array0_7_12_2579
    );
  data_array0_7_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(13),
      Q => data_array0_7_13_2580
    );
  data_array0_7_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(14),
      Q => data_array0_7_14_2581
    );
  data_array0_7_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(15),
      Q => data_array0_7_15_2582
    );
  data_array0_7_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(16),
      Q => data_array0_7_16_2583
    );
  data_array0_7_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(17),
      Q => data_array0_7_17_2584
    );
  data_array0_7_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(18),
      Q => data_array0_7_18_2585
    );
  data_array0_7_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(19),
      Q => data_array0_7_19_2586
    );
  data_array0_7_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(20),
      Q => data_array0_7_20_2588
    );
  data_array0_7_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(21),
      Q => data_array0_7_21_2589
    );
  data_array0_7_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(22),
      Q => data_array0_7_22_2590
    );
  data_array0_7_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(23),
      Q => data_array0_7_23_2591
    );
  data_array0_7_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(24),
      Q => data_array0_7_24_2592
    );
  data_array0_7_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(25),
      Q => data_array0_7_25_2593
    );
  data_array0_7_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(26),
      Q => data_array0_7_26_2594
    );
  data_array0_7_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(27),
      Q => data_array0_7_27_2595
    );
  data_array0_7_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(28),
      Q => data_array0_7_28_2596
    );
  data_array0_7_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(29),
      Q => data_array0_7_29_2597
    );
  data_array0_7_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(30),
      Q => data_array0_7_30_2599
    );
  data_array0_7_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_7_mux0000(31),
      Q => data_array0_7_31_2600
    );
  data_array_13_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_13_mux0000_31_Q,
      Q => data_array_13_0_2793
    );
  data_array_13_2 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_13_mux0000_29_Q,
      Q => data_array_13_2_2794
    );
  data_array_13_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_13_mux0000_27_Q,
      Q => data_array_13_4_2795
    );
  data_array0_6_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(0),
      Q => data_array0_6_0_2511
    );
  data_array0_6_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(1),
      Q => data_array0_6_1_2512
    );
  data_array0_6_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(2),
      Q => data_array0_6_2_2523
    );
  data_array0_6_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(3),
      Q => data_array0_6_3_2534
    );
  data_array0_6_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(4),
      Q => data_array0_6_4_2537
    );
  data_array0_6_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(5),
      Q => data_array0_6_5_2538
    );
  data_array0_6_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(6),
      Q => data_array0_6_6_2539
    );
  data_array0_6_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(7),
      Q => data_array0_6_7_2540
    );
  data_array0_6_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(8),
      Q => data_array0_6_8_2541
    );
  data_array0_6_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(9),
      Q => data_array0_6_9_2542
    );
  data_array0_6_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(10),
      Q => data_array0_6_10_2513
    );
  data_array0_6_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(11),
      Q => data_array0_6_11_2514
    );
  data_array0_6_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(12),
      Q => data_array0_6_12_2515
    );
  data_array0_6_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(13),
      Q => data_array0_6_13_2516
    );
  data_array0_6_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(14),
      Q => data_array0_6_14_2517
    );
  data_array0_6_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(15),
      Q => data_array0_6_15_2518
    );
  data_array0_6_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(16),
      Q => data_array0_6_16_2519
    );
  data_array0_6_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(17),
      Q => data_array0_6_17_2520
    );
  data_array0_6_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(18),
      Q => data_array0_6_18_2521
    );
  data_array0_6_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(19),
      Q => data_array0_6_19_2522
    );
  data_array0_6_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(20),
      Q => data_array0_6_20_2524
    );
  data_array0_6_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(21),
      Q => data_array0_6_21_2525
    );
  data_array0_6_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(22),
      Q => data_array0_6_22_2526
    );
  data_array0_6_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(23),
      Q => data_array0_6_23_2527
    );
  data_array0_6_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(24),
      Q => data_array0_6_24_2528
    );
  data_array0_6_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(25),
      Q => data_array0_6_25_2529
    );
  data_array0_6_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(26),
      Q => data_array0_6_26_2530
    );
  data_array0_6_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(27),
      Q => data_array0_6_27_2531
    );
  data_array0_6_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(28),
      Q => data_array0_6_28_2532
    );
  data_array0_6_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(29),
      Q => data_array0_6_29_2533
    );
  data_array0_6_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(30),
      Q => data_array0_6_30_2535
    );
  data_array0_6_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_6_mux0000(31),
      Q => data_array0_6_31_2536
    );
  data_array_12_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_12_mux0000(31),
      Q => data_array_12_0_2783
    );
  data_array_12_1 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_12_mux0000(30),
      Q => data_array_12_1_2784
    );
  data_array_12_2 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_12_mux0000(29),
      Q => data_array_12_2_2785
    );
  data_array_12_3 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_12_mux0000(28),
      Q => data_array_12_3_2786
    );
  data_array_12_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_12_mux0000(27),
      Q => data_array_12_4_2787
    );
  data_array0_5_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(0),
      Q => data_array0_5_0_2447
    );
  data_array0_5_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(1),
      Q => data_array0_5_1_2448
    );
  data_array0_5_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(2),
      Q => data_array0_5_2_2459
    );
  data_array0_5_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(3),
      Q => data_array0_5_3_2470
    );
  data_array0_5_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(4),
      Q => data_array0_5_4_2473
    );
  data_array0_5_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(5),
      Q => data_array0_5_5_2474
    );
  data_array0_5_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(6),
      Q => data_array0_5_6_2475
    );
  data_array0_5_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(7),
      Q => data_array0_5_7_2476
    );
  data_array0_5_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(8),
      Q => data_array0_5_8_2477
    );
  data_array0_5_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(9),
      Q => data_array0_5_9_2478
    );
  data_array0_5_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(10),
      Q => data_array0_5_10_2449
    );
  data_array0_5_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(11),
      Q => data_array0_5_11_2450
    );
  data_array0_5_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(12),
      Q => data_array0_5_12_2451
    );
  data_array0_5_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(13),
      Q => data_array0_5_13_2452
    );
  data_array0_5_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(14),
      Q => data_array0_5_14_2453
    );
  data_array0_5_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(15),
      Q => data_array0_5_15_2454
    );
  data_array0_5_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(16),
      Q => data_array0_5_16_2455
    );
  data_array0_5_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(17),
      Q => data_array0_5_17_2456
    );
  data_array0_5_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(18),
      Q => data_array0_5_18_2457
    );
  data_array0_5_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(19),
      Q => data_array0_5_19_2458
    );
  data_array0_5_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(20),
      Q => data_array0_5_20_2460
    );
  data_array0_5_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(21),
      Q => data_array0_5_21_2461
    );
  data_array0_5_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(22),
      Q => data_array0_5_22_2462
    );
  data_array0_5_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(23),
      Q => data_array0_5_23_2463
    );
  data_array0_5_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(24),
      Q => data_array0_5_24_2464
    );
  data_array0_5_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(25),
      Q => data_array0_5_25_2465
    );
  data_array0_5_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(26),
      Q => data_array0_5_26_2466
    );
  data_array0_5_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(27),
      Q => data_array0_5_27_2467
    );
  data_array0_5_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(28),
      Q => data_array0_5_28_2468
    );
  data_array0_5_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(29),
      Q => data_array0_5_29_2469
    );
  data_array0_5_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(30),
      Q => data_array0_5_30_2471
    );
  data_array0_5_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_5_mux0000(31),
      Q => data_array0_5_31_2472
    );
  data_array_11_0 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_11_mux0000(31),
      Q => data_array_11_0_2773
    );
  data_array_11_1 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_11_mux0000(30),
      Q => data_array_11_1_2774
    );
  data_array_11_2 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_11_mux0000(29),
      Q => data_array_11_2_2775
    );
  data_array_11_3 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_11_mux0000(28),
      Q => data_array_11_3_2776
    );
  data_array_11_4 : FDE
    port map (
      C => CLK,
      CE => config_eof_11_not0001,
      D => data_array_11_mux0000(27),
      Q => data_array_11_4_2777
    );
  data_array0_4_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(0),
      Q => data_array0_4_0_2383
    );
  data_array0_4_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(1),
      Q => data_array0_4_1_2384
    );
  data_array0_4_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(2),
      Q => data_array0_4_2_2395
    );
  data_array0_4_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(3),
      Q => data_array0_4_3_2406
    );
  data_array0_4_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(4),
      Q => data_array0_4_4_2409
    );
  data_array0_4_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(5),
      Q => data_array0_4_5_2410
    );
  data_array0_4_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(6),
      Q => data_array0_4_6_2411
    );
  data_array0_4_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(7),
      Q => data_array0_4_7_2412
    );
  data_array0_4_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(8),
      Q => data_array0_4_8_2413
    );
  data_array0_4_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(9),
      Q => data_array0_4_9_2414
    );
  data_array0_4_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(10),
      Q => data_array0_4_10_2385
    );
  data_array0_4_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(11),
      Q => data_array0_4_11_2386
    );
  data_array0_4_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(12),
      Q => data_array0_4_12_2387
    );
  data_array0_4_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(13),
      Q => data_array0_4_13_2388
    );
  data_array0_4_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(14),
      Q => data_array0_4_14_2389
    );
  data_array0_4_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(15),
      Q => data_array0_4_15_2390
    );
  data_array0_4_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(16),
      Q => data_array0_4_16_2391
    );
  data_array0_4_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(17),
      Q => data_array0_4_17_2392
    );
  data_array0_4_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(18),
      Q => data_array0_4_18_2393
    );
  data_array0_4_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(19),
      Q => data_array0_4_19_2394
    );
  data_array0_4_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(20),
      Q => data_array0_4_20_2396
    );
  data_array0_4_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(21),
      Q => data_array0_4_21_2397
    );
  data_array0_4_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(22),
      Q => data_array0_4_22_2398
    );
  data_array0_4_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(23),
      Q => data_array0_4_23_2399
    );
  data_array0_4_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(24),
      Q => data_array0_4_24_2400
    );
  data_array0_4_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(25),
      Q => data_array0_4_25_2401
    );
  data_array0_4_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(26),
      Q => data_array0_4_26_2402
    );
  data_array0_4_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(27),
      Q => data_array0_4_27_2403
    );
  data_array0_4_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(28),
      Q => data_array0_4_28_2404
    );
  data_array0_4_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(29),
      Q => data_array0_4_29_2405
    );
  data_array0_4_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(30),
      Q => data_array0_4_30_2407
    );
  data_array0_4_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_4_mux0000(31),
      Q => data_array0_4_31_2408
    );
  data_array_10_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_10_mux0001(0),
      Q => data_array_10_0_2763
    );
  data_array_10_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_10_mux0001(1),
      Q => data_array_10_1_2764
    );
  data_array_10_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_10_mux0001(2),
      Q => data_array_10_2_2765
    );
  data_array_10_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_10_mux0001(3),
      Q => data_array_10_3_2766
    );
  data_array_10_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_10_mux0001(4),
      Q => data_array_10_4_2767
    );
  data_array0_3_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(0),
      Q => data_array0_3_0_2319
    );
  data_array0_3_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(1),
      Q => data_array0_3_1_2320
    );
  data_array0_3_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(2),
      Q => data_array0_3_2_2331
    );
  data_array0_3_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(3),
      Q => data_array0_3_3_2342
    );
  data_array0_3_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(4),
      Q => data_array0_3_4_2345
    );
  data_array0_3_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(5),
      Q => data_array0_3_5_2346
    );
  data_array0_3_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(6),
      Q => data_array0_3_6_2347
    );
  data_array0_3_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(7),
      Q => data_array0_3_7_2348
    );
  data_array0_3_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(8),
      Q => data_array0_3_8_2349
    );
  data_array0_3_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(9),
      Q => data_array0_3_9_2350
    );
  data_array0_3_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(10),
      Q => data_array0_3_10_2321
    );
  data_array0_3_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(11),
      Q => data_array0_3_11_2322
    );
  data_array0_3_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(12),
      Q => data_array0_3_12_2323
    );
  data_array0_3_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(13),
      Q => data_array0_3_13_2324
    );
  data_array0_3_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(14),
      Q => data_array0_3_14_2325
    );
  data_array0_3_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(15),
      Q => data_array0_3_15_2326
    );
  data_array0_3_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(16),
      Q => data_array0_3_16_2327
    );
  data_array0_3_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(17),
      Q => data_array0_3_17_2328
    );
  data_array0_3_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(18),
      Q => data_array0_3_18_2329
    );
  data_array0_3_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(19),
      Q => data_array0_3_19_2330
    );
  data_array0_3_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(20),
      Q => data_array0_3_20_2332
    );
  data_array0_3_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(21),
      Q => data_array0_3_21_2333
    );
  data_array0_3_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(22),
      Q => data_array0_3_22_2334
    );
  data_array0_3_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(23),
      Q => data_array0_3_23_2335
    );
  data_array0_3_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(24),
      Q => data_array0_3_24_2336
    );
  data_array0_3_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(25),
      Q => data_array0_3_25_2337
    );
  data_array0_3_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(26),
      Q => data_array0_3_26_2338
    );
  data_array0_3_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(27),
      Q => data_array0_3_27_2339
    );
  data_array0_3_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(28),
      Q => data_array0_3_28_2340
    );
  data_array0_3_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(29),
      Q => data_array0_3_29_2341
    );
  data_array0_3_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(30),
      Q => data_array0_3_30_2343
    );
  data_array0_3_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_3_mux0000(31),
      Q => data_array0_3_31_2344
    );
  data_array_9_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_9_mux0001(0),
      Q => data_array_9_0_2898
    );
  data_array_9_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_9_mux0001(1),
      Q => data_array_9_1_2899
    );
  data_array_9_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_9_mux0001(2),
      Q => data_array_9_2_2900
    );
  data_array_9_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_9_mux0001(3),
      Q => data_array_9_3_2901
    );
  data_array_9_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_9_mux0001(4),
      Q => data_array_9_4_2902
    );
  data_array0_2_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(0),
      Q => data_array0_2_0_2255
    );
  data_array0_2_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(1),
      Q => data_array0_2_1_2256
    );
  data_array0_2_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(2),
      Q => data_array0_2_2_2267
    );
  data_array0_2_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(3),
      Q => data_array0_2_3_2278
    );
  data_array0_2_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(4),
      Q => data_array0_2_4_2281
    );
  data_array0_2_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(5),
      Q => data_array0_2_5_2282
    );
  data_array0_2_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(6),
      Q => data_array0_2_6_2283
    );
  data_array0_2_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(7),
      Q => data_array0_2_7_2284
    );
  data_array0_2_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(8),
      Q => data_array0_2_8_2285
    );
  data_array0_2_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(9),
      Q => data_array0_2_9_2286
    );
  data_array0_2_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(10),
      Q => data_array0_2_10_2257
    );
  data_array0_2_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(11),
      Q => data_array0_2_11_2258
    );
  data_array0_2_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(12),
      Q => data_array0_2_12_2259
    );
  data_array0_2_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(13),
      Q => data_array0_2_13_2260
    );
  data_array0_2_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(14),
      Q => data_array0_2_14_2261
    );
  data_array0_2_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(15),
      Q => data_array0_2_15_2262
    );
  data_array0_2_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(16),
      Q => data_array0_2_16_2263
    );
  data_array0_2_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(17),
      Q => data_array0_2_17_2264
    );
  data_array0_2_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(18),
      Q => data_array0_2_18_2265
    );
  data_array0_2_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(19),
      Q => data_array0_2_19_2266
    );
  data_array0_2_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(20),
      Q => data_array0_2_20_2268
    );
  data_array0_2_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(21),
      Q => data_array0_2_21_2269
    );
  data_array0_2_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(22),
      Q => data_array0_2_22_2270
    );
  data_array0_2_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(23),
      Q => data_array0_2_23_2271
    );
  data_array0_2_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(24),
      Q => data_array0_2_24_2272
    );
  data_array0_2_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(25),
      Q => data_array0_2_25_2273
    );
  data_array0_2_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(26),
      Q => data_array0_2_26_2274
    );
  data_array0_2_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(27),
      Q => data_array0_2_27_2275
    );
  data_array0_2_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(28),
      Q => data_array0_2_28_2276
    );
  data_array0_2_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(29),
      Q => data_array0_2_29_2277
    );
  data_array0_2_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(30),
      Q => data_array0_2_30_2279
    );
  data_array0_2_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array0_2_mux0000(31),
      Q => data_array0_2_31_2280
    );
  data_array_8_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_8_mux0001(0),
      Q => data_array_8_0_2888
    );
  data_array_8_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_8_mux0001(1),
      Q => data_array_8_1_2889
    );
  data_array_8_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_8_mux0001(2),
      Q => data_array_8_2_2890
    );
  data_array_8_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_8_mux0001(3),
      Q => data_array_8_3_2891
    );
  data_array_8_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_8_mux0001(4),
      Q => data_array_8_4_2892
    );
  data_array0_1_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(31),
      Q => data_array0_1_0_2189
    );
  data_array0_1_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(30),
      Q => data_array0_1_1_2190
    );
  data_array0_1_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(29),
      Q => data_array0_1_2_2201
    );
  data_array0_1_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(28),
      Q => data_array0_1_3_2212
    );
  data_array0_1_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(27),
      Q => data_array0_1_4_2215
    );
  data_array0_1_5 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(26),
      Q => data_array0_1_5_2216
    );
  data_array0_1_6 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(25),
      Q => data_array0_1_6_2217
    );
  data_array0_1_7 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(24),
      Q => data_array0_1_7_2218
    );
  data_array0_1_8 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(23),
      Q => data_array0_1_8_2219
    );
  data_array0_1_9 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(22),
      Q => data_array0_1_9_2220
    );
  data_array0_1_10 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(21),
      Q => data_array0_1_10_2191
    );
  data_array0_1_11 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(20),
      Q => data_array0_1_11_2192
    );
  data_array0_1_12 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(19),
      Q => data_array0_1_12_2193
    );
  data_array0_1_13 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(18),
      Q => data_array0_1_13_2194
    );
  data_array0_1_14 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(17),
      Q => data_array0_1_14_2195
    );
  data_array0_1_15 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(16),
      Q => data_array0_1_15_2196
    );
  data_array0_1_16 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(15),
      Q => data_array0_1_16_2197
    );
  data_array0_1_17 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(14),
      Q => data_array0_1_17_2198
    );
  data_array0_1_18 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(13),
      Q => data_array0_1_18_2199
    );
  data_array0_1_19 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(12),
      Q => data_array0_1_19_2200
    );
  data_array0_1_20 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(11),
      Q => data_array0_1_20_2202
    );
  data_array0_1_21 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(10),
      Q => data_array0_1_21_2203
    );
  data_array0_1_22 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(9),
      Q => data_array0_1_22_2204
    );
  data_array0_1_23 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(8),
      Q => data_array0_1_23_2205
    );
  data_array0_1_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(7),
      Q => data_array0_1_24_2206
    );
  data_array0_1_25 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(6),
      Q => data_array0_1_25_2207
    );
  data_array0_1_26 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(5),
      Q => data_array0_1_26_2208
    );
  data_array0_1_27 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(4),
      Q => data_array0_1_27_2209
    );
  data_array0_1_28 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(3),
      Q => data_array0_1_28_2210
    );
  data_array0_1_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(2),
      Q => data_array0_1_29_2211
    );
  data_array0_1_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(1),
      Q => data_array0_1_30_2213
    );
  data_array0_1_31 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => ctrl_frame_dat_mux0000(0),
      Q => data_array0_1_31_2214
    );
  data_array_7_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_7_mux0001(0),
      Q => data_array_7_0_2878
    );
  data_array_7_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_7_mux0001(1),
      Q => data_array_7_1_2879
    );
  data_array_7_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_7_mux0001(2),
      Q => data_array_7_2_2880
    );
  data_array_7_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_7_mux0001(3),
      Q => data_array_7_3_2881
    );
  data_array_7_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_7_mux0001(4),
      Q => data_array_7_4_2882
    );
  data_array_6_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_6_mux0001(0),
      Q => data_array_6_0_2868
    );
  data_array_6_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_6_mux0001(1),
      Q => data_array_6_1_2869
    );
  data_array_6_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_6_mux0001(2),
      Q => data_array_6_2_2870
    );
  data_array_6_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_6_mux0001(3),
      Q => data_array_6_3_2871
    );
  data_array_6_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_6_mux0001(4),
      Q => data_array_6_4_2872
    );
  data_array_5_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_5_mux0001(0),
      Q => data_array_5_0_2858
    );
  data_array_5_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_5_mux0001(1),
      Q => data_array_5_1_2859
    );
  data_array_5_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_5_mux0001(2),
      Q => data_array_5_2_2860
    );
  data_array_5_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_5_mux0001(3),
      Q => data_array_5_3_2861
    );
  data_array_5_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_5_mux0001(4),
      Q => data_array_5_4_2862
    );
  data_array_4_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_4_mux0001(0),
      Q => data_array_4_0_2848
    );
  data_array_4_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_4_mux0001(1),
      Q => data_array_4_1_2849
    );
  data_array_4_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_4_mux0001(2),
      Q => data_array_4_2_2850
    );
  data_array_4_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_4_mux0001(3),
      Q => data_array_4_3_2851
    );
  data_array_4_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_4_mux0001(4),
      Q => data_array_4_4_2852
    );
  data_array_3_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_3_mux0001(0),
      Q => data_array_3_0_2838
    );
  data_array_3_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_3_mux0001(1),
      Q => data_array_3_1_2839
    );
  data_array_3_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_3_mux0001(2),
      Q => data_array_3_2_2840
    );
  data_array_3_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_3_mux0001(3),
      Q => data_array_3_3_2841
    );
  data_array_3_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_3_mux0001(4),
      Q => data_array_3_4_2842
    );
  data_array_2_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_2_mux0001(0),
      Q => data_array_2_0_2828
    );
  data_array_2_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_2_mux0001(1),
      Q => data_array_2_1_2829
    );
  data_array_2_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_2_mux0001(2),
      Q => data_array_2_2_2830
    );
  data_array_2_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_2_mux0001(3),
      Q => data_array_2_3_2831
    );
  data_array_2_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => data_array_2_mux0001(4),
      Q => data_array_2_4_2832
    );
  data_array_1_0 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_31_Q_1488,
      Q => data_array_1_0_2819
    );
  data_array_1_1 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_30_Q_1487,
      Q => data_array_1_1_2820
    );
  data_array_1_2 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_29_Q,
      Q => data_array_1_2_2821
    );
  data_array_1_3 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_28_Q_1484,
      Q => data_array_1_3_2824
    );
  data_array_1_4 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_27_Q_1483,
      Q => data_array_1_4_2826
    );
  data_array_1_24 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_7_Q,
      Q => data_array_1_24_2822
    );
  data_array_1_29 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_2_Q_1486,
      Q => data_array_1_29_2823
    );
  data_array_1_30 : FDE
    port map (
      C => CLK,
      CE => TX_LL_MOSI_SOF_or0000_inv,
      D => config_frame_dat_mux0000_1_Q_1482,
      Q => data_array_1_30_2825
    );
  Madd_nxt_ZCnt_mux0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      DI => ZCnt(0),
      S => Madd_nxt_ZCnt_mux0000_lut(0),
      O => Madd_nxt_ZCnt_mux0000_cy(0)
    );
  Madd_nxt_ZCnt_mux0000_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      LI => Madd_nxt_ZCnt_mux0000_lut(0),
      O => nxt_ZCnt_mux0000(0)
    );
  Madd_nxt_ZCnt_mux0000_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => ZCnt(1),
      I1 => bip0_1439,
      O => Madd_nxt_ZCnt_mux0000_lut(1)
    );
  Madd_nxt_ZCnt_mux0000_cy_1_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(0),
      DI => ZCnt(1),
      S => Madd_nxt_ZCnt_mux0000_lut(1),
      O => Madd_nxt_ZCnt_mux0000_cy(1)
    );
  Madd_nxt_ZCnt_mux0000_xor_1_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(0),
      LI => Madd_nxt_ZCnt_mux0000_lut(1),
      O => nxt_ZCnt_mux0000(1)
    );
  Madd_nxt_ZCnt_mux0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(1),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_2_rt_245,
      O => Madd_nxt_ZCnt_mux0000_cy(2)
    );
  Madd_nxt_ZCnt_mux0000_xor_2_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(1),
      LI => Madd_nxt_ZCnt_mux0000_cy_2_rt_245,
      O => nxt_ZCnt_mux0000(2)
    );
  Madd_nxt_ZCnt_mux0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_3_rt_247,
      O => Madd_nxt_ZCnt_mux0000_cy(3)
    );
  Madd_nxt_ZCnt_mux0000_xor_3_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(2),
      LI => Madd_nxt_ZCnt_mux0000_cy_3_rt_247,
      O => nxt_ZCnt_mux0000(3)
    );
  Madd_nxt_ZCnt_mux0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_4_rt_249,
      O => Madd_nxt_ZCnt_mux0000_cy(4)
    );
  Madd_nxt_ZCnt_mux0000_xor_4_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(3),
      LI => Madd_nxt_ZCnt_mux0000_cy_4_rt_249,
      O => nxt_ZCnt_mux0000(4)
    );
  Madd_nxt_ZCnt_mux0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_5_rt_251,
      O => Madd_nxt_ZCnt_mux0000_cy(5)
    );
  Madd_nxt_ZCnt_mux0000_xor_5_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(4),
      LI => Madd_nxt_ZCnt_mux0000_cy_5_rt_251,
      O => nxt_ZCnt_mux0000(5)
    );
  Madd_nxt_ZCnt_mux0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_6_rt_253,
      O => Madd_nxt_ZCnt_mux0000_cy(6)
    );
  Madd_nxt_ZCnt_mux0000_xor_6_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(5),
      LI => Madd_nxt_ZCnt_mux0000_cy_6_rt_253,
      O => nxt_ZCnt_mux0000(6)
    );
  Madd_nxt_ZCnt_mux0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(6),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_7_rt_255,
      O => Madd_nxt_ZCnt_mux0000_cy(7)
    );
  Madd_nxt_ZCnt_mux0000_xor_7_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(6),
      LI => Madd_nxt_ZCnt_mux0000_cy_7_rt_255,
      O => nxt_ZCnt_mux0000(7)
    );
  Madd_nxt_ZCnt_mux0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(7),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_8_rt_257,
      O => Madd_nxt_ZCnt_mux0000_cy(8)
    );
  Madd_nxt_ZCnt_mux0000_xor_8_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(7),
      LI => Madd_nxt_ZCnt_mux0000_cy_8_rt_257,
      O => nxt_ZCnt_mux0000(8)
    );
  Madd_nxt_ZCnt_mux0000_cy_9_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(8),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_9_rt_259,
      O => Madd_nxt_ZCnt_mux0000_cy(9)
    );
  Madd_nxt_ZCnt_mux0000_xor_9_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(8),
      LI => Madd_nxt_ZCnt_mux0000_cy_9_rt_259,
      O => nxt_ZCnt_mux0000(9)
    );
  Madd_nxt_ZCnt_mux0000_cy_10_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(9),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_10_rt_218,
      O => Madd_nxt_ZCnt_mux0000_cy(10)
    );
  Madd_nxt_ZCnt_mux0000_xor_10_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(9),
      LI => Madd_nxt_ZCnt_mux0000_cy_10_rt_218,
      O => nxt_ZCnt_mux0000(10)
    );
  Madd_nxt_ZCnt_mux0000_cy_11_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(10),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_11_rt_220,
      O => Madd_nxt_ZCnt_mux0000_cy(11)
    );
  Madd_nxt_ZCnt_mux0000_xor_11_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(10),
      LI => Madd_nxt_ZCnt_mux0000_cy_11_rt_220,
      O => nxt_ZCnt_mux0000(11)
    );
  Madd_nxt_ZCnt_mux0000_cy_12_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(11),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_12_rt_222,
      O => Madd_nxt_ZCnt_mux0000_cy(12)
    );
  Madd_nxt_ZCnt_mux0000_xor_12_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(11),
      LI => Madd_nxt_ZCnt_mux0000_cy_12_rt_222,
      O => nxt_ZCnt_mux0000(12)
    );
  Madd_nxt_ZCnt_mux0000_cy_13_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(12),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_13_rt_224,
      O => Madd_nxt_ZCnt_mux0000_cy(13)
    );
  Madd_nxt_ZCnt_mux0000_xor_13_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(12),
      LI => Madd_nxt_ZCnt_mux0000_cy_13_rt_224,
      O => nxt_ZCnt_mux0000(13)
    );
  Madd_nxt_ZCnt_mux0000_cy_14_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(13),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_14_rt_226,
      O => Madd_nxt_ZCnt_mux0000_cy(14)
    );
  Madd_nxt_ZCnt_mux0000_xor_14_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(13),
      LI => Madd_nxt_ZCnt_mux0000_cy_14_rt_226,
      O => nxt_ZCnt_mux0000(14)
    );
  Madd_nxt_ZCnt_mux0000_cy_15_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(14),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_15_rt_228,
      O => Madd_nxt_ZCnt_mux0000_cy(15)
    );
  Madd_nxt_ZCnt_mux0000_xor_15_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(14),
      LI => Madd_nxt_ZCnt_mux0000_cy_15_rt_228,
      O => nxt_ZCnt_mux0000(15)
    );
  Madd_nxt_ZCnt_mux0000_cy_16_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(15),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_16_rt_230,
      O => Madd_nxt_ZCnt_mux0000_cy(16)
    );
  Madd_nxt_ZCnt_mux0000_xor_16_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(15),
      LI => Madd_nxt_ZCnt_mux0000_cy_16_rt_230,
      O => nxt_ZCnt_mux0000(16)
    );
  Madd_nxt_ZCnt_mux0000_cy_17_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(16),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_17_rt_232,
      O => Madd_nxt_ZCnt_mux0000_cy(17)
    );
  Madd_nxt_ZCnt_mux0000_xor_17_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(16),
      LI => Madd_nxt_ZCnt_mux0000_cy_17_rt_232,
      O => nxt_ZCnt_mux0000(17)
    );
  Madd_nxt_ZCnt_mux0000_cy_18_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(17),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_18_rt_234,
      O => Madd_nxt_ZCnt_mux0000_cy(18)
    );
  Madd_nxt_ZCnt_mux0000_xor_18_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(17),
      LI => Madd_nxt_ZCnt_mux0000_cy_18_rt_234,
      O => nxt_ZCnt_mux0000(18)
    );
  Madd_nxt_ZCnt_mux0000_cy_19_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(18),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_19_rt_236,
      O => Madd_nxt_ZCnt_mux0000_cy(19)
    );
  Madd_nxt_ZCnt_mux0000_xor_19_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(18),
      LI => Madd_nxt_ZCnt_mux0000_cy_19_rt_236,
      O => nxt_ZCnt_mux0000(19)
    );
  Madd_nxt_ZCnt_mux0000_cy_20_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(19),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_20_rt_239,
      O => Madd_nxt_ZCnt_mux0000_cy(20)
    );
  Madd_nxt_ZCnt_mux0000_xor_20_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(19),
      LI => Madd_nxt_ZCnt_mux0000_cy_20_rt_239,
      O => nxt_ZCnt_mux0000(20)
    );
  Madd_nxt_ZCnt_mux0000_cy_21_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(20),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_21_rt_241,
      O => Madd_nxt_ZCnt_mux0000_cy(21)
    );
  Madd_nxt_ZCnt_mux0000_xor_21_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(20),
      LI => Madd_nxt_ZCnt_mux0000_cy_21_rt_241,
      O => nxt_ZCnt_mux0000(21)
    );
  Madd_nxt_ZCnt_mux0000_cy_22_Q : MUXCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(21),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_ZCnt_mux0000_cy_22_rt_243,
      O => Madd_nxt_ZCnt_mux0000_cy(22)
    );
  Madd_nxt_ZCnt_mux0000_xor_22_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(21),
      LI => Madd_nxt_ZCnt_mux0000_cy_22_rt_243,
      O => nxt_ZCnt_mux0000(22)
    );
  Madd_nxt_ZCnt_mux0000_xor_23_Q : XORCY
    port map (
      CI => Madd_nxt_ZCnt_mux0000_cy(22),
      LI => ZCnt(23),
      O => nxt_ZCnt_mux0000(23)
    );
  Madd_nxt_XCnt_mux0000_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => XCnt(1),
      I1 => bip0_1439,
      O => Madd_nxt_XCnt_mux0000_lut(1)
    );
  Madd_nxt_XCnt_mux0000_cy_1_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      DI => XCnt(1),
      S => Madd_nxt_XCnt_mux0000_lut(1),
      O => Madd_nxt_XCnt_mux0000_cy(1)
    );
  Madd_nxt_XCnt_mux0000_xor_1_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      LI => Madd_nxt_XCnt_mux0000_lut(1),
      O => nxt_XCnt_mux0000(1)
    );
  Madd_nxt_XCnt_mux0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(1),
      DI => XCnt(2),
      S => Madd_nxt_XCnt_mux0000_lut(2),
      O => Madd_nxt_XCnt_mux0000_cy(2)
    );
  Madd_nxt_XCnt_mux0000_xor_2_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(1),
      LI => Madd_nxt_XCnt_mux0000_lut(2),
      O => nxt_XCnt_mux0000(2)
    );
  Madd_nxt_XCnt_mux0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_XCnt_mux0000_cy_3_rt_202,
      O => Madd_nxt_XCnt_mux0000_cy(3)
    );
  Madd_nxt_XCnt_mux0000_xor_3_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(2),
      LI => Madd_nxt_XCnt_mux0000_cy_3_rt_202,
      O => nxt_XCnt_mux0000(3)
    );
  Madd_nxt_XCnt_mux0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_XCnt_mux0000_cy_4_rt_204,
      O => Madd_nxt_XCnt_mux0000_cy(4)
    );
  Madd_nxt_XCnt_mux0000_xor_4_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(3),
      LI => Madd_nxt_XCnt_mux0000_cy_4_rt_204,
      O => nxt_XCnt_mux0000(4)
    );
  Madd_nxt_XCnt_mux0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_XCnt_mux0000_cy_5_rt_206,
      O => Madd_nxt_XCnt_mux0000_cy(5)
    );
  Madd_nxt_XCnt_mux0000_xor_5_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(4),
      LI => Madd_nxt_XCnt_mux0000_cy_5_rt_206,
      O => nxt_XCnt_mux0000(5)
    );
  Madd_nxt_XCnt_mux0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_XCnt_mux0000_cy_6_rt_208,
      O => Madd_nxt_XCnt_mux0000_cy(6)
    );
  Madd_nxt_XCnt_mux0000_xor_6_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(5),
      LI => Madd_nxt_XCnt_mux0000_cy_6_rt_208,
      O => nxt_XCnt_mux0000(6)
    );
  Madd_nxt_XCnt_mux0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(6),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_XCnt_mux0000_cy_7_rt_210,
      O => Madd_nxt_XCnt_mux0000_cy(7)
    );
  Madd_nxt_XCnt_mux0000_xor_7_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(6),
      LI => Madd_nxt_XCnt_mux0000_cy_7_rt_210,
      O => nxt_XCnt_mux0000(7)
    );
  Madd_nxt_XCnt_mux0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(7),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_XCnt_mux0000_cy_8_rt_212,
      O => Madd_nxt_XCnt_mux0000_cy(8)
    );
  Madd_nxt_XCnt_mux0000_xor_8_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(7),
      LI => Madd_nxt_XCnt_mux0000_cy_8_rt_212,
      O => nxt_XCnt_mux0000(8)
    );
  Madd_nxt_XCnt_mux0000_xor_9_Q : XORCY
    port map (
      CI => Madd_nxt_XCnt_mux0000_cy(8),
      LI => Madd_nxt_XCnt_mux0000_xor_9_rt_215,
      O => nxt_XCnt_mux0000(9)
    );
  Madd_nxt_TagCnt_mux0000_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => TagCnt(1),
      I1 => bip0_1439,
      O => Madd_nxt_TagCnt_mux0000_lut(1)
    );
  Madd_nxt_TagCnt_mux0000_cy_1_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      DI => TagCnt(1),
      S => Madd_nxt_TagCnt_mux0000_lut(1),
      O => Madd_nxt_TagCnt_mux0000_cy(1)
    );
  Madd_nxt_TagCnt_mux0000_xor_1_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      LI => Madd_nxt_TagCnt_mux0000_lut(1),
      O => nxt_TagCnt_mux0000(1)
    );
  Madd_nxt_TagCnt_mux0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(1),
      DI => TagCnt(2),
      S => Madd_nxt_TagCnt_mux0000_lut(2),
      O => Madd_nxt_TagCnt_mux0000_cy(2)
    );
  Madd_nxt_TagCnt_mux0000_xor_2_Q : XORCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(1),
      LI => Madd_nxt_TagCnt_mux0000_lut(2),
      O => nxt_TagCnt_mux0000(2)
    );
  Madd_nxt_TagCnt_mux0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_TagCnt_mux0000_cy_3_rt_189,
      O => Madd_nxt_TagCnt_mux0000_cy(3)
    );
  Madd_nxt_TagCnt_mux0000_xor_3_Q : XORCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(2),
      LI => Madd_nxt_TagCnt_mux0000_cy_3_rt_189,
      O => nxt_TagCnt_mux0000(3)
    );
  Madd_nxt_TagCnt_mux0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_TagCnt_mux0000_cy_4_rt_191,
      O => Madd_nxt_TagCnt_mux0000_cy(4)
    );
  Madd_nxt_TagCnt_mux0000_xor_4_Q : XORCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(3),
      LI => Madd_nxt_TagCnt_mux0000_cy_4_rt_191,
      O => nxt_TagCnt_mux0000(4)
    );
  Madd_nxt_TagCnt_mux0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_TagCnt_mux0000_cy_5_rt_193,
      O => Madd_nxt_TagCnt_mux0000_cy(5)
    );
  Madd_nxt_TagCnt_mux0000_xor_5_Q : XORCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(4),
      LI => Madd_nxt_TagCnt_mux0000_cy_5_rt_193,
      O => nxt_TagCnt_mux0000(5)
    );
  Madd_nxt_TagCnt_mux0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_nxt_TagCnt_mux0000_cy_6_rt_195,
      O => Madd_nxt_TagCnt_mux0000_cy(6)
    );
  Madd_nxt_TagCnt_mux0000_xor_6_Q : XORCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(5),
      LI => Madd_nxt_TagCnt_mux0000_cy_6_rt_195,
      O => nxt_TagCnt_mux0000(6)
    );
  Madd_nxt_TagCnt_mux0000_xor_7_Q : XORCY
    port map (
      CI => Madd_nxt_TagCnt_mux0000_cy(6),
      LI => Madd_nxt_TagCnt_mux0000_xor_7_rt_198,
      O => nxt_TagCnt_mux0000(7)
    );
  Madd_image_pause_cnt_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Madd_image_pause_cnt_addsub0000_lut(0),
      O => Madd_image_pause_cnt_addsub0000_cy(0)
    );
  Madd_image_pause_cnt_addsub0000_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      LI => Madd_image_pause_cnt_addsub0000_lut(0),
      O => image_pause_cnt_addsub0000(0)
    );
  Madd_image_pause_cnt_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(0),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_1_rt_167,
      O => Madd_image_pause_cnt_addsub0000_cy(1)
    );
  Madd_image_pause_cnt_addsub0000_xor_1_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(0),
      LI => Madd_image_pause_cnt_addsub0000_cy_1_rt_167,
      O => image_pause_cnt_addsub0000(1)
    );
  Madd_image_pause_cnt_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(1),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_2_rt_169,
      O => Madd_image_pause_cnt_addsub0000_cy(2)
    );
  Madd_image_pause_cnt_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(1),
      LI => Madd_image_pause_cnt_addsub0000_cy_2_rt_169,
      O => image_pause_cnt_addsub0000(2)
    );
  Madd_image_pause_cnt_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_3_rt_171,
      O => Madd_image_pause_cnt_addsub0000_cy(3)
    );
  Madd_image_pause_cnt_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(2),
      LI => Madd_image_pause_cnt_addsub0000_cy_3_rt_171,
      O => image_pause_cnt_addsub0000(3)
    );
  Madd_image_pause_cnt_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_4_rt_173,
      O => Madd_image_pause_cnt_addsub0000_cy(4)
    );
  Madd_image_pause_cnt_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(3),
      LI => Madd_image_pause_cnt_addsub0000_cy_4_rt_173,
      O => image_pause_cnt_addsub0000(4)
    );
  Madd_image_pause_cnt_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_5_rt_175,
      O => Madd_image_pause_cnt_addsub0000_cy(5)
    );
  Madd_image_pause_cnt_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(4),
      LI => Madd_image_pause_cnt_addsub0000_cy_5_rt_175,
      O => image_pause_cnt_addsub0000(5)
    );
  Madd_image_pause_cnt_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_6_rt_177,
      O => Madd_image_pause_cnt_addsub0000_cy(6)
    );
  Madd_image_pause_cnt_addsub0000_xor_6_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(5),
      LI => Madd_image_pause_cnt_addsub0000_cy_6_rt_177,
      O => image_pause_cnt_addsub0000(6)
    );
  Madd_image_pause_cnt_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(6),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_7_rt_179,
      O => Madd_image_pause_cnt_addsub0000_cy(7)
    );
  Madd_image_pause_cnt_addsub0000_xor_7_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(6),
      LI => Madd_image_pause_cnt_addsub0000_cy_7_rt_179,
      O => image_pause_cnt_addsub0000(7)
    );
  Madd_image_pause_cnt_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(7),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_8_rt_181,
      O => Madd_image_pause_cnt_addsub0000_cy(8)
    );
  Madd_image_pause_cnt_addsub0000_xor_8_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(7),
      LI => Madd_image_pause_cnt_addsub0000_cy_8_rt_181,
      O => image_pause_cnt_addsub0000(8)
    );
  Madd_image_pause_cnt_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(8),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_9_rt_183,
      O => Madd_image_pause_cnt_addsub0000_cy(9)
    );
  Madd_image_pause_cnt_addsub0000_xor_9_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(8),
      LI => Madd_image_pause_cnt_addsub0000_cy_9_rt_183,
      O => image_pause_cnt_addsub0000(9)
    );
  Madd_image_pause_cnt_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(9),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_10_rt_157,
      O => Madd_image_pause_cnt_addsub0000_cy(10)
    );
  Madd_image_pause_cnt_addsub0000_xor_10_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(9),
      LI => Madd_image_pause_cnt_addsub0000_cy_10_rt_157,
      O => image_pause_cnt_addsub0000(10)
    );
  Madd_image_pause_cnt_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(10),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_11_rt_159,
      O => Madd_image_pause_cnt_addsub0000_cy(11)
    );
  Madd_image_pause_cnt_addsub0000_xor_11_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(10),
      LI => Madd_image_pause_cnt_addsub0000_cy_11_rt_159,
      O => image_pause_cnt_addsub0000(11)
    );
  Madd_image_pause_cnt_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(11),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_12_rt_161,
      O => Madd_image_pause_cnt_addsub0000_cy(12)
    );
  Madd_image_pause_cnt_addsub0000_xor_12_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(11),
      LI => Madd_image_pause_cnt_addsub0000_cy_12_rt_161,
      O => image_pause_cnt_addsub0000(12)
    );
  Madd_image_pause_cnt_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(12),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_13_rt_163,
      O => Madd_image_pause_cnt_addsub0000_cy(13)
    );
  Madd_image_pause_cnt_addsub0000_xor_13_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(12),
      LI => Madd_image_pause_cnt_addsub0000_cy_13_rt_163,
      O => image_pause_cnt_addsub0000(13)
    );
  Madd_image_pause_cnt_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(13),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_image_pause_cnt_addsub0000_cy_14_rt_165,
      O => Madd_image_pause_cnt_addsub0000_cy(14)
    );
  Madd_image_pause_cnt_addsub0000_xor_14_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(13),
      LI => Madd_image_pause_cnt_addsub0000_cy_14_rt_165,
      O => image_pause_cnt_addsub0000(14)
    );
  Madd_image_pause_cnt_addsub0000_xor_15_Q : XORCY
    port map (
      CI => Madd_image_pause_cnt_addsub0000_cy(14),
      LI => Madd_image_pause_cnt_addsub0000_xor_15_rt_185,
      O => image_pause_cnt_addsub0000(15)
    );
  Madd_ZCnt_L_share0000_cy_1_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Madd_ZCnt_L_share0000_lut(1),
      O => Madd_ZCnt_L_share0000_cy(1)
    );
  Madd_ZCnt_L_share0000_xor_1_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      LI => Madd_ZCnt_L_share0000_lut(1),
      O => ZCnt_L_share0000(1)
    );
  Madd_ZCnt_L_share0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(1),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_ZCnt_L_share0000_cy_2_rt_144,
      O => Madd_ZCnt_L_share0000_cy(2)
    );
  Madd_ZCnt_L_share0000_xor_2_Q : XORCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(1),
      LI => Madd_ZCnt_L_share0000_cy_2_rt_144,
      O => ZCnt_L_share0000(2)
    );
  Madd_ZCnt_L_share0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_ZCnt_L_share0000_cy_3_rt_146,
      O => Madd_ZCnt_L_share0000_cy(3)
    );
  Madd_ZCnt_L_share0000_xor_3_Q : XORCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(2),
      LI => Madd_ZCnt_L_share0000_cy_3_rt_146,
      O => ZCnt_L_share0000(3)
    );
  Madd_ZCnt_L_share0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_ZCnt_L_share0000_cy_4_rt_148,
      O => Madd_ZCnt_L_share0000_cy(4)
    );
  Madd_ZCnt_L_share0000_xor_4_Q : XORCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(3),
      LI => Madd_ZCnt_L_share0000_cy_4_rt_148,
      O => ZCnt_L_share0000(4)
    );
  Madd_ZCnt_L_share0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_ZCnt_L_share0000_cy_5_rt_150,
      O => Madd_ZCnt_L_share0000_cy(5)
    );
  Madd_ZCnt_L_share0000_xor_5_Q : XORCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(4),
      LI => Madd_ZCnt_L_share0000_cy_5_rt_150,
      O => ZCnt_L_share0000(5)
    );
  Madd_ZCnt_L_share0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_ZCnt_L_share0000_cy_6_rt_152,
      O => Madd_ZCnt_L_share0000_cy(6)
    );
  Madd_ZCnt_L_share0000_xor_6_Q : XORCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(5),
      LI => Madd_ZCnt_L_share0000_cy_6_rt_152,
      O => ZCnt_L_share0000(6)
    );
  Madd_ZCnt_L_share0000_xor_7_Q : XORCY
    port map (
      CI => Madd_ZCnt_L_share0000_cy(6),
      LI => Madd_ZCnt_L_share0000_xor_7_rt_154,
      O => ZCnt_L_share0000(7)
    );
  Madd_Acq_Number_share0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Madd_Acq_Number_share0000_lut(0),
      O => Madd_Acq_Number_share0000_cy(0)
    );
  Madd_Acq_Number_share0000_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      LI => Madd_Acq_Number_share0000_lut(0),
      O => Acq_Number_share0000(0)
    );
  Madd_Acq_Number_share0000_cy_1_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(0),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_1_rt_119,
      O => Madd_Acq_Number_share0000_cy(1)
    );
  Madd_Acq_Number_share0000_xor_1_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(0),
      LI => Madd_Acq_Number_share0000_cy_1_rt_119,
      O => Acq_Number_share0000(1)
    );
  Madd_Acq_Number_share0000_cy_2_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(1),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_2_rt_125,
      O => Madd_Acq_Number_share0000_cy(2)
    );
  Madd_Acq_Number_share0000_xor_2_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(1),
      LI => Madd_Acq_Number_share0000_cy_2_rt_125,
      O => Acq_Number_share0000(2)
    );
  Madd_Acq_Number_share0000_cy_3_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_3_rt_127,
      O => Madd_Acq_Number_share0000_cy(3)
    );
  Madd_Acq_Number_share0000_xor_3_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(2),
      LI => Madd_Acq_Number_share0000_cy_3_rt_127,
      O => Acq_Number_share0000(3)
    );
  Madd_Acq_Number_share0000_cy_4_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_4_rt_129,
      O => Madd_Acq_Number_share0000_cy(4)
    );
  Madd_Acq_Number_share0000_xor_4_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(3),
      LI => Madd_Acq_Number_share0000_cy_4_rt_129,
      O => Acq_Number_share0000(4)
    );
  Madd_Acq_Number_share0000_cy_5_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_5_rt_131,
      O => Madd_Acq_Number_share0000_cy(5)
    );
  Madd_Acq_Number_share0000_xor_5_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(4),
      LI => Madd_Acq_Number_share0000_cy_5_rt_131,
      O => Acq_Number_share0000(5)
    );
  Madd_Acq_Number_share0000_cy_6_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_6_rt_133,
      O => Madd_Acq_Number_share0000_cy(6)
    );
  Madd_Acq_Number_share0000_xor_6_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(5),
      LI => Madd_Acq_Number_share0000_cy_6_rt_133,
      O => Acq_Number_share0000(6)
    );
  Madd_Acq_Number_share0000_cy_7_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(6),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_7_rt_135,
      O => Madd_Acq_Number_share0000_cy(7)
    );
  Madd_Acq_Number_share0000_xor_7_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(6),
      LI => Madd_Acq_Number_share0000_cy_7_rt_135,
      O => Acq_Number_share0000(7)
    );
  Madd_Acq_Number_share0000_cy_8_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(7),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_8_rt_137,
      O => Madd_Acq_Number_share0000_cy(8)
    );
  Madd_Acq_Number_share0000_xor_8_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(7),
      LI => Madd_Acq_Number_share0000_cy_8_rt_137,
      O => Acq_Number_share0000(8)
    );
  Madd_Acq_Number_share0000_cy_9_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(8),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_9_rt_139,
      O => Madd_Acq_Number_share0000_cy(9)
    );
  Madd_Acq_Number_share0000_xor_9_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(8),
      LI => Madd_Acq_Number_share0000_cy_9_rt_139,
      O => Acq_Number_share0000(9)
    );
  Madd_Acq_Number_share0000_cy_10_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(9),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_10_rt_99,
      O => Madd_Acq_Number_share0000_cy(10)
    );
  Madd_Acq_Number_share0000_xor_10_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(9),
      LI => Madd_Acq_Number_share0000_cy_10_rt_99,
      O => Acq_Number_share0000(10)
    );
  Madd_Acq_Number_share0000_cy_11_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(10),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_11_rt_101,
      O => Madd_Acq_Number_share0000_cy(11)
    );
  Madd_Acq_Number_share0000_xor_11_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(10),
      LI => Madd_Acq_Number_share0000_cy_11_rt_101,
      O => Acq_Number_share0000(11)
    );
  Madd_Acq_Number_share0000_cy_12_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(11),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_12_rt_103,
      O => Madd_Acq_Number_share0000_cy(12)
    );
  Madd_Acq_Number_share0000_xor_12_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(11),
      LI => Madd_Acq_Number_share0000_cy_12_rt_103,
      O => Acq_Number_share0000(12)
    );
  Madd_Acq_Number_share0000_cy_13_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(12),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_13_rt_105,
      O => Madd_Acq_Number_share0000_cy(13)
    );
  Madd_Acq_Number_share0000_xor_13_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(12),
      LI => Madd_Acq_Number_share0000_cy_13_rt_105,
      O => Acq_Number_share0000(13)
    );
  Madd_Acq_Number_share0000_cy_14_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(13),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_14_rt_107,
      O => Madd_Acq_Number_share0000_cy(14)
    );
  Madd_Acq_Number_share0000_xor_14_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(13),
      LI => Madd_Acq_Number_share0000_cy_14_rt_107,
      O => Acq_Number_share0000(14)
    );
  Madd_Acq_Number_share0000_cy_15_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(14),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_15_rt_109,
      O => Madd_Acq_Number_share0000_cy(15)
    );
  Madd_Acq_Number_share0000_xor_15_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(14),
      LI => Madd_Acq_Number_share0000_cy_15_rt_109,
      O => Acq_Number_share0000(15)
    );
  Madd_Acq_Number_share0000_cy_16_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(15),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_16_rt_111,
      O => Madd_Acq_Number_share0000_cy(16)
    );
  Madd_Acq_Number_share0000_xor_16_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(15),
      LI => Madd_Acq_Number_share0000_cy_16_rt_111,
      O => Acq_Number_share0000(16)
    );
  Madd_Acq_Number_share0000_cy_17_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(16),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_17_rt_113,
      O => Madd_Acq_Number_share0000_cy(17)
    );
  Madd_Acq_Number_share0000_xor_17_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(16),
      LI => Madd_Acq_Number_share0000_cy_17_rt_113,
      O => Acq_Number_share0000(17)
    );
  Madd_Acq_Number_share0000_cy_18_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(17),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_18_rt_115,
      O => Madd_Acq_Number_share0000_cy(18)
    );
  Madd_Acq_Number_share0000_xor_18_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(17),
      LI => Madd_Acq_Number_share0000_cy_18_rt_115,
      O => Acq_Number_share0000(18)
    );
  Madd_Acq_Number_share0000_cy_19_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(18),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_19_rt_117,
      O => Madd_Acq_Number_share0000_cy(19)
    );
  Madd_Acq_Number_share0000_xor_19_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(18),
      LI => Madd_Acq_Number_share0000_cy_19_rt_117,
      O => Acq_Number_share0000(19)
    );
  Madd_Acq_Number_share0000_cy_20_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(19),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_20_rt_121,
      O => Madd_Acq_Number_share0000_cy(20)
    );
  Madd_Acq_Number_share0000_xor_20_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(19),
      LI => Madd_Acq_Number_share0000_cy_20_rt_121,
      O => Acq_Number_share0000(20)
    );
  Madd_Acq_Number_share0000_cy_21_Q : MUXCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(20),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Madd_Acq_Number_share0000_cy_21_rt_123,
      O => Madd_Acq_Number_share0000_cy(21)
    );
  Madd_Acq_Number_share0000_xor_21_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(20),
      LI => Madd_Acq_Number_share0000_cy_21_rt_123,
      O => Acq_Number_share0000(21)
    );
  Madd_Acq_Number_share0000_xor_22_Q : XORCY
    port map (
      CI => Madd_Acq_Number_share0000_cy(21),
      LI => Madd_Acq_Number_share0000_xor_22_rt_141,
      O => Acq_Number_share0000(22)
    );
  Msub_diag_cnt_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Msub_diag_cnt_addsub0000_cy_0_rt_464,
      O => Msub_diag_cnt_addsub0000_cy(0)
    );
  Msub_diag_cnt_addsub0000_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      LI => Msub_diag_cnt_addsub0000_cy_0_rt_464,
      O => diag_cnt_addsub0000(0)
    );
  Msub_diag_cnt_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(0),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(1),
      O => Msub_diag_cnt_addsub0000_cy(1)
    );
  Msub_diag_cnt_addsub0000_xor_1_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(0),
      LI => Msub_diag_cnt_addsub0000_lut(1),
      O => diag_cnt_addsub0000(1)
    );
  Msub_diag_cnt_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(1),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(2),
      O => Msub_diag_cnt_addsub0000_cy(2)
    );
  Msub_diag_cnt_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(1),
      LI => Msub_diag_cnt_addsub0000_lut(2),
      O => diag_cnt_addsub0000(2)
    );
  Msub_diag_cnt_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(2),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(3),
      O => Msub_diag_cnt_addsub0000_cy(3)
    );
  Msub_diag_cnt_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(2),
      LI => Msub_diag_cnt_addsub0000_lut(3),
      O => diag_cnt_addsub0000(3)
    );
  Msub_diag_cnt_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(3),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(4),
      O => Msub_diag_cnt_addsub0000_cy(4)
    );
  Msub_diag_cnt_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(3),
      LI => Msub_diag_cnt_addsub0000_lut(4),
      O => diag_cnt_addsub0000(4)
    );
  Msub_diag_cnt_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(4),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(5),
      O => Msub_diag_cnt_addsub0000_cy(5)
    );
  Msub_diag_cnt_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(4),
      LI => Msub_diag_cnt_addsub0000_lut(5),
      O => diag_cnt_addsub0000(5)
    );
  Msub_diag_cnt_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(5),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(6),
      O => Msub_diag_cnt_addsub0000_cy(6)
    );
  Msub_diag_cnt_addsub0000_xor_6_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(5),
      LI => Msub_diag_cnt_addsub0000_lut(6),
      O => diag_cnt_addsub0000(6)
    );
  Msub_diag_cnt_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(6),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(7),
      O => Msub_diag_cnt_addsub0000_cy(7)
    );
  Msub_diag_cnt_addsub0000_xor_7_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(6),
      LI => Msub_diag_cnt_addsub0000_lut(7),
      O => diag_cnt_addsub0000(7)
    );
  Msub_diag_cnt_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(7),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(8),
      O => Msub_diag_cnt_addsub0000_cy(8)
    );
  Msub_diag_cnt_addsub0000_xor_8_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(7),
      LI => Msub_diag_cnt_addsub0000_lut(8),
      O => diag_cnt_addsub0000(8)
    );
  Msub_diag_cnt_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(8),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(9),
      O => Msub_diag_cnt_addsub0000_cy(9)
    );
  Msub_diag_cnt_addsub0000_xor_9_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(8),
      LI => Msub_diag_cnt_addsub0000_lut(9),
      O => diag_cnt_addsub0000(9)
    );
  Msub_diag_cnt_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(9),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(10),
      O => Msub_diag_cnt_addsub0000_cy(10)
    );
  Msub_diag_cnt_addsub0000_xor_10_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(9),
      LI => Msub_diag_cnt_addsub0000_lut(10),
      O => diag_cnt_addsub0000(10)
    );
  Msub_diag_cnt_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(10),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(11),
      O => Msub_diag_cnt_addsub0000_cy(11)
    );
  Msub_diag_cnt_addsub0000_xor_11_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(10),
      LI => Msub_diag_cnt_addsub0000_lut(11),
      O => diag_cnt_addsub0000(11)
    );
  Msub_diag_cnt_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(11),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(12),
      O => Msub_diag_cnt_addsub0000_cy(12)
    );
  Msub_diag_cnt_addsub0000_xor_12_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(11),
      LI => Msub_diag_cnt_addsub0000_lut(12),
      O => diag_cnt_addsub0000(12)
    );
  Msub_diag_cnt_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(12),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(13),
      O => Msub_diag_cnt_addsub0000_cy(13)
    );
  Msub_diag_cnt_addsub0000_xor_13_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(12),
      LI => Msub_diag_cnt_addsub0000_lut(13),
      O => diag_cnt_addsub0000(13)
    );
  Msub_diag_cnt_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(13),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Msub_diag_cnt_addsub0000_lut(14),
      O => Msub_diag_cnt_addsub0000_cy(14)
    );
  Msub_diag_cnt_addsub0000_xor_14_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(13),
      LI => Msub_diag_cnt_addsub0000_lut(14),
      O => diag_cnt_addsub0000(14)
    );
  Msub_diag_cnt_addsub0000_xor_15_Q : XORCY
    port map (
      CI => Msub_diag_cnt_addsub0000_cy(14),
      LI => Msub_diag_cnt_addsub0000_lut(15),
      O => diag_cnt_addsub0000(15)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_0_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(0),
      I1 => pg_ctrl_i_ImagePause_0_3231,
      I2 => image_pause_cnt(1),
      I3 => pg_ctrl_i_ImagePause_1_3232,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(0)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(0),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(0)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(2),
      I1 => pg_ctrl_i_ImagePause_2_3239,
      I2 => image_pause_cnt(3),
      I3 => pg_ctrl_i_ImagePause_3_3240,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(1)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(0),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(1),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(1)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(4),
      I1 => pg_ctrl_i_ImagePause_4_3241,
      I2 => image_pause_cnt(5),
      I3 => pg_ctrl_i_ImagePause_5_3242,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(2)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(1),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(2),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(2)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(6),
      I1 => pg_ctrl_i_ImagePause_6_3243,
      I2 => image_pause_cnt(7),
      I3 => pg_ctrl_i_ImagePause_7_3244,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(3)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(2),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(3),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(3)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(8),
      I1 => pg_ctrl_i_ImagePause_8_3245,
      I2 => image_pause_cnt(9),
      I3 => pg_ctrl_i_ImagePause_9_3246,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(4)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(3),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(4),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(4)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(10),
      I1 => pg_ctrl_i_ImagePause_10_3233,
      I2 => image_pause_cnt(11),
      I3 => pg_ctrl_i_ImagePause_11_3234,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(5)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(4),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(5),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(5)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(12),
      I1 => pg_ctrl_i_ImagePause_12_3235,
      I2 => image_pause_cnt(13),
      I3 => pg_ctrl_i_ImagePause_13_3236,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(6)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(5),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(6),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(6)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut_7_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => image_pause_cnt(14),
      I1 => pg_ctrl_i_ImagePause_14_3237,
      I2 => image_pause_cnt(15),
      I3 => pg_ctrl_i_ImagePause_15_3238,
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(7)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(6),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_lut(7),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(7)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_0_3271,
      I1 => TagCnt(0),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(0)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => pg_ctrl_i_TagSize_0_3271,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(0),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(0)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_1_3272,
      I1 => TagCnt(1),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(1)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(0),
      DI => pg_ctrl_i_TagSize_1_3272,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(1),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(1)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_2_3273,
      I1 => TagCnt(2),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(2)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(1),
      DI => pg_ctrl_i_TagSize_2_3273,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(2),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(2)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_3_3274,
      I1 => TagCnt(3),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(3)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(2),
      DI => pg_ctrl_i_TagSize_3_3274,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(3),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(3)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_4_3275,
      I1 => TagCnt(4),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(4)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(3),
      DI => pg_ctrl_i_TagSize_4_3275,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(4),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(4)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_5_3276,
      I1 => TagCnt(5),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(5)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(4),
      DI => pg_ctrl_i_TagSize_5_3276,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(5),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(5)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_6_3277,
      I1 => TagCnt(6),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(6)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(5),
      DI => pg_ctrl_i_TagSize_6_3277,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(6),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(6)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_TagSize_7_3278,
      I1 => TagCnt(7),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(7)
    );
  Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(6),
      DI => pg_ctrl_i_TagSize_7_3278,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_lut(7),
      O => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7)
    );
  Mcompar_done_v_cmp_lt0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(0),
      I1 => pg_ctrl_i_ImagePause_0_3231,
      O => Mcompar_done_v_cmp_lt0000_lut(0)
    );
  Mcompar_done_v_cmp_lt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => image_pause_cnt(0),
      S => Mcompar_done_v_cmp_lt0000_lut(0),
      O => Mcompar_done_v_cmp_lt0000_cy(0)
    );
  Mcompar_done_v_cmp_lt0000_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(1),
      I1 => pg_ctrl_i_ImagePause_1_3232,
      O => Mcompar_done_v_cmp_lt0000_lut(1)
    );
  Mcompar_done_v_cmp_lt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(0),
      DI => image_pause_cnt(1),
      S => Mcompar_done_v_cmp_lt0000_lut(1),
      O => Mcompar_done_v_cmp_lt0000_cy(1)
    );
  Mcompar_done_v_cmp_lt0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(2),
      I1 => pg_ctrl_i_ImagePause_2_3239,
      O => Mcompar_done_v_cmp_lt0000_lut(2)
    );
  Mcompar_done_v_cmp_lt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(1),
      DI => image_pause_cnt(2),
      S => Mcompar_done_v_cmp_lt0000_lut(2),
      O => Mcompar_done_v_cmp_lt0000_cy(2)
    );
  Mcompar_done_v_cmp_lt0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(3),
      I1 => pg_ctrl_i_ImagePause_3_3240,
      O => Mcompar_done_v_cmp_lt0000_lut(3)
    );
  Mcompar_done_v_cmp_lt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(2),
      DI => image_pause_cnt(3),
      S => Mcompar_done_v_cmp_lt0000_lut(3),
      O => Mcompar_done_v_cmp_lt0000_cy(3)
    );
  Mcompar_done_v_cmp_lt0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(4),
      I1 => pg_ctrl_i_ImagePause_4_3241,
      O => Mcompar_done_v_cmp_lt0000_lut(4)
    );
  Mcompar_done_v_cmp_lt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(3),
      DI => image_pause_cnt(4),
      S => Mcompar_done_v_cmp_lt0000_lut(4),
      O => Mcompar_done_v_cmp_lt0000_cy(4)
    );
  Mcompar_done_v_cmp_lt0000_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(5),
      I1 => pg_ctrl_i_ImagePause_5_3242,
      O => Mcompar_done_v_cmp_lt0000_lut(5)
    );
  Mcompar_done_v_cmp_lt0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(4),
      DI => image_pause_cnt(5),
      S => Mcompar_done_v_cmp_lt0000_lut(5),
      O => Mcompar_done_v_cmp_lt0000_cy(5)
    );
  Mcompar_done_v_cmp_lt0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(6),
      I1 => pg_ctrl_i_ImagePause_6_3243,
      O => Mcompar_done_v_cmp_lt0000_lut(6)
    );
  Mcompar_done_v_cmp_lt0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(5),
      DI => image_pause_cnt(6),
      S => Mcompar_done_v_cmp_lt0000_lut(6),
      O => Mcompar_done_v_cmp_lt0000_cy(6)
    );
  Mcompar_done_v_cmp_lt0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(7),
      I1 => pg_ctrl_i_ImagePause_7_3244,
      O => Mcompar_done_v_cmp_lt0000_lut(7)
    );
  Mcompar_done_v_cmp_lt0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(6),
      DI => image_pause_cnt(7),
      S => Mcompar_done_v_cmp_lt0000_lut(7),
      O => Mcompar_done_v_cmp_lt0000_cy(7)
    );
  Mcompar_done_v_cmp_lt0000_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(8),
      I1 => pg_ctrl_i_ImagePause_8_3245,
      O => Mcompar_done_v_cmp_lt0000_lut(8)
    );
  Mcompar_done_v_cmp_lt0000_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(7),
      DI => image_pause_cnt(8),
      S => Mcompar_done_v_cmp_lt0000_lut(8),
      O => Mcompar_done_v_cmp_lt0000_cy(8)
    );
  Mcompar_done_v_cmp_lt0000_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(9),
      I1 => pg_ctrl_i_ImagePause_9_3246,
      O => Mcompar_done_v_cmp_lt0000_lut(9)
    );
  Mcompar_done_v_cmp_lt0000_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(8),
      DI => image_pause_cnt(9),
      S => Mcompar_done_v_cmp_lt0000_lut(9),
      O => Mcompar_done_v_cmp_lt0000_cy(9)
    );
  Mcompar_done_v_cmp_lt0000_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(10),
      I1 => pg_ctrl_i_ImagePause_10_3233,
      O => Mcompar_done_v_cmp_lt0000_lut(10)
    );
  Mcompar_done_v_cmp_lt0000_cy_10_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(9),
      DI => image_pause_cnt(10),
      S => Mcompar_done_v_cmp_lt0000_lut(10),
      O => Mcompar_done_v_cmp_lt0000_cy(10)
    );
  Mcompar_done_v_cmp_lt0000_lut_11_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(11),
      I1 => pg_ctrl_i_ImagePause_11_3234,
      O => Mcompar_done_v_cmp_lt0000_lut(11)
    );
  Mcompar_done_v_cmp_lt0000_cy_11_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(10),
      DI => image_pause_cnt(11),
      S => Mcompar_done_v_cmp_lt0000_lut(11),
      O => Mcompar_done_v_cmp_lt0000_cy(11)
    );
  Mcompar_done_v_cmp_lt0000_lut_12_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(12),
      I1 => pg_ctrl_i_ImagePause_12_3235,
      O => Mcompar_done_v_cmp_lt0000_lut(12)
    );
  Mcompar_done_v_cmp_lt0000_cy_12_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(11),
      DI => image_pause_cnt(12),
      S => Mcompar_done_v_cmp_lt0000_lut(12),
      O => Mcompar_done_v_cmp_lt0000_cy(12)
    );
  Mcompar_done_v_cmp_lt0000_lut_13_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(13),
      I1 => pg_ctrl_i_ImagePause_13_3236,
      O => Mcompar_done_v_cmp_lt0000_lut(13)
    );
  Mcompar_done_v_cmp_lt0000_cy_13_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(12),
      DI => image_pause_cnt(13),
      S => Mcompar_done_v_cmp_lt0000_lut(13),
      O => Mcompar_done_v_cmp_lt0000_cy(13)
    );
  Mcompar_done_v_cmp_lt0000_lut_14_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(14),
      I1 => pg_ctrl_i_ImagePause_14_3237,
      O => Mcompar_done_v_cmp_lt0000_lut(14)
    );
  Mcompar_done_v_cmp_lt0000_cy_14_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(13),
      DI => image_pause_cnt(14),
      S => Mcompar_done_v_cmp_lt0000_lut(14),
      O => Mcompar_done_v_cmp_lt0000_cy(14)
    );
  Mcompar_done_v_cmp_lt0000_lut_15_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => image_pause_cnt(15),
      I1 => pg_ctrl_i_ImagePause_15_3238,
      O => Mcompar_done_v_cmp_lt0000_lut(15)
    );
  Mcompar_done_v_cmp_lt0000_cy_15_Q : MUXCY
    port map (
      CI => Mcompar_done_v_cmp_lt0000_cy(14),
      DI => image_pause_cnt(15),
      S => Mcompar_done_v_cmp_lt0000_lut(15),
      O => Mcompar_done_v_cmp_lt0000_cy(15)
    );
  Mcompar_diag_cnt_cmp_lt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => Mcompar_diag_cnt_cmp_lt0000_cy_0_rt_383,
      O => Mcompar_diag_cnt_cmp_lt0000_cy(0)
    );
  Mcompar_diag_cnt_cmp_lt0000_lut_1_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => diag_cnt(1),
      I1 => diag_cnt(2),
      I2 => diag_cnt(3),
      I3 => diag_cnt(4),
      O => Mcompar_diag_cnt_cmp_lt0000_lut(1)
    );
  Mcompar_diag_cnt_cmp_lt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_diag_cnt_cmp_lt0000_cy(0),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Mcompar_diag_cnt_cmp_lt0000_lut(1),
      O => Mcompar_diag_cnt_cmp_lt0000_cy(1)
    );
  Mcompar_diag_cnt_cmp_lt0000_lut_2_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => diag_cnt(5),
      I1 => diag_cnt(6),
      I2 => diag_cnt(7),
      I3 => diag_cnt(8),
      O => Mcompar_diag_cnt_cmp_lt0000_lut(2)
    );
  Mcompar_diag_cnt_cmp_lt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_diag_cnt_cmp_lt0000_cy(1),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Mcompar_diag_cnt_cmp_lt0000_lut(2),
      O => Mcompar_diag_cnt_cmp_lt0000_cy(2)
    );
  Mcompar_diag_cnt_cmp_lt0000_lut_3_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => diag_cnt(9),
      I1 => diag_cnt(10),
      I2 => diag_cnt(11),
      I3 => diag_cnt(12),
      O => Mcompar_diag_cnt_cmp_lt0000_lut(3)
    );
  Mcompar_diag_cnt_cmp_lt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_diag_cnt_cmp_lt0000_cy(2),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Mcompar_diag_cnt_cmp_lt0000_lut(3),
      O => Mcompar_diag_cnt_cmp_lt0000_cy(3)
    );
  Mcompar_diag_cnt_cmp_lt0000_lut_4_Q : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => diag_cnt(13),
      I1 => diag_cnt(14),
      I2 => diag_cnt(15),
      O => Mcompar_diag_cnt_cmp_lt0000_lut(4)
    );
  Mcompar_diag_cnt_cmp_lt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_diag_cnt_cmp_lt0000_cy(3),
      DI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      S => Mcompar_diag_cnt_cmp_lt0000_lut(4),
      O => Mcompar_diag_cnt_cmp_lt0000_cy(4)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_0_3301,
      I1 => nxt_ZCnt_mux0000(0),
      O => Mcompar_ZCnt_cmp_gt0000_lut(0)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => pg_ctrl_i_ZSize_0_3301,
      S => Mcompar_ZCnt_cmp_gt0000_lut(0),
      O => Mcompar_ZCnt_cmp_gt0000_cy(0)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_1_3302,
      I1 => nxt_ZCnt_mux0000(1),
      O => Mcompar_ZCnt_cmp_gt0000_lut(1)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(0),
      DI => pg_ctrl_i_ZSize_1_3302,
      S => Mcompar_ZCnt_cmp_gt0000_lut(1),
      O => Mcompar_ZCnt_cmp_gt0000_cy(1)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_2_3313,
      I1 => nxt_ZCnt_mux0000(2),
      O => Mcompar_ZCnt_cmp_gt0000_lut(2)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(1),
      DI => pg_ctrl_i_ZSize_2_3313,
      S => Mcompar_ZCnt_cmp_gt0000_lut(2),
      O => Mcompar_ZCnt_cmp_gt0000_cy(2)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_3_3318,
      I1 => nxt_ZCnt_mux0000(3),
      O => Mcompar_ZCnt_cmp_gt0000_lut(3)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(2),
      DI => pg_ctrl_i_ZSize_3_3318,
      S => Mcompar_ZCnt_cmp_gt0000_lut(3),
      O => Mcompar_ZCnt_cmp_gt0000_cy(3)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_4_3319,
      I1 => nxt_ZCnt_mux0000(4),
      O => Mcompar_ZCnt_cmp_gt0000_lut(4)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(3),
      DI => pg_ctrl_i_ZSize_4_3319,
      S => Mcompar_ZCnt_cmp_gt0000_lut(4),
      O => Mcompar_ZCnt_cmp_gt0000_cy(4)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_5_3320,
      I1 => nxt_ZCnt_mux0000(5),
      O => Mcompar_ZCnt_cmp_gt0000_lut(5)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(4),
      DI => pg_ctrl_i_ZSize_5_3320,
      S => Mcompar_ZCnt_cmp_gt0000_lut(5),
      O => Mcompar_ZCnt_cmp_gt0000_cy(5)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_6_3321,
      I1 => nxt_ZCnt_mux0000(6),
      O => Mcompar_ZCnt_cmp_gt0000_lut(6)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(5),
      DI => pg_ctrl_i_ZSize_6_3321,
      S => Mcompar_ZCnt_cmp_gt0000_lut(6),
      O => Mcompar_ZCnt_cmp_gt0000_cy(6)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_7_3322,
      I1 => nxt_ZCnt_mux0000(7),
      O => Mcompar_ZCnt_cmp_gt0000_lut(7)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(6),
      DI => pg_ctrl_i_ZSize_7_3322,
      S => Mcompar_ZCnt_cmp_gt0000_lut(7),
      O => Mcompar_ZCnt_cmp_gt0000_cy(7)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_8_3323,
      I1 => nxt_ZCnt_mux0000(8),
      O => Mcompar_ZCnt_cmp_gt0000_lut(8)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(7),
      DI => pg_ctrl_i_ZSize_8_3323,
      S => Mcompar_ZCnt_cmp_gt0000_lut(8),
      O => Mcompar_ZCnt_cmp_gt0000_cy(8)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_9_3324,
      I1 => nxt_ZCnt_mux0000(9),
      O => Mcompar_ZCnt_cmp_gt0000_lut(9)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(8),
      DI => pg_ctrl_i_ZSize_9_3324,
      S => Mcompar_ZCnt_cmp_gt0000_lut(9),
      O => Mcompar_ZCnt_cmp_gt0000_cy(9)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_10_3303,
      I1 => nxt_ZCnt_mux0000(10),
      O => Mcompar_ZCnt_cmp_gt0000_lut(10)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_10_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(9),
      DI => pg_ctrl_i_ZSize_10_3303,
      S => Mcompar_ZCnt_cmp_gt0000_lut(10),
      O => Mcompar_ZCnt_cmp_gt0000_cy(10)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_11_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_11_3304,
      I1 => nxt_ZCnt_mux0000(11),
      O => Mcompar_ZCnt_cmp_gt0000_lut(11)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_11_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(10),
      DI => pg_ctrl_i_ZSize_11_3304,
      S => Mcompar_ZCnt_cmp_gt0000_lut(11),
      O => Mcompar_ZCnt_cmp_gt0000_cy(11)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_12_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_12_3305,
      I1 => nxt_ZCnt_mux0000(12),
      O => Mcompar_ZCnt_cmp_gt0000_lut(12)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_12_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(11),
      DI => pg_ctrl_i_ZSize_12_3305,
      S => Mcompar_ZCnt_cmp_gt0000_lut(12),
      O => Mcompar_ZCnt_cmp_gt0000_cy(12)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_13_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_13_3306,
      I1 => nxt_ZCnt_mux0000(13),
      O => Mcompar_ZCnt_cmp_gt0000_lut(13)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_13_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(12),
      DI => pg_ctrl_i_ZSize_13_3306,
      S => Mcompar_ZCnt_cmp_gt0000_lut(13),
      O => Mcompar_ZCnt_cmp_gt0000_cy(13)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_14_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_14_3307,
      I1 => nxt_ZCnt_mux0000(14),
      O => Mcompar_ZCnt_cmp_gt0000_lut(14)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_14_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(13),
      DI => pg_ctrl_i_ZSize_14_3307,
      S => Mcompar_ZCnt_cmp_gt0000_lut(14),
      O => Mcompar_ZCnt_cmp_gt0000_cy(14)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_15_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_15_3308,
      I1 => nxt_ZCnt_mux0000(15),
      O => Mcompar_ZCnt_cmp_gt0000_lut(15)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_15_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(14),
      DI => pg_ctrl_i_ZSize_15_3308,
      S => Mcompar_ZCnt_cmp_gt0000_lut(15),
      O => Mcompar_ZCnt_cmp_gt0000_cy(15)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_16_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_16_3309,
      I1 => nxt_ZCnt_mux0000(16),
      O => Mcompar_ZCnt_cmp_gt0000_lut(16)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_16_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(15),
      DI => pg_ctrl_i_ZSize_16_3309,
      S => Mcompar_ZCnt_cmp_gt0000_lut(16),
      O => Mcompar_ZCnt_cmp_gt0000_cy(16)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_17_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_17_3310,
      I1 => nxt_ZCnt_mux0000(17),
      O => Mcompar_ZCnt_cmp_gt0000_lut(17)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_17_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(16),
      DI => pg_ctrl_i_ZSize_17_3310,
      S => Mcompar_ZCnt_cmp_gt0000_lut(17),
      O => Mcompar_ZCnt_cmp_gt0000_cy(17)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_18_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_18_3311,
      I1 => nxt_ZCnt_mux0000(18),
      O => Mcompar_ZCnt_cmp_gt0000_lut(18)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_18_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(17),
      DI => pg_ctrl_i_ZSize_18_3311,
      S => Mcompar_ZCnt_cmp_gt0000_lut(18),
      O => Mcompar_ZCnt_cmp_gt0000_cy(18)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_19_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_19_3312,
      I1 => nxt_ZCnt_mux0000(19),
      O => Mcompar_ZCnt_cmp_gt0000_lut(19)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_19_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(18),
      DI => pg_ctrl_i_ZSize_19_3312,
      S => Mcompar_ZCnt_cmp_gt0000_lut(19),
      O => Mcompar_ZCnt_cmp_gt0000_cy(19)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_20_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_20_3314,
      I1 => nxt_ZCnt_mux0000(20),
      O => Mcompar_ZCnt_cmp_gt0000_lut(20)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_20_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(19),
      DI => pg_ctrl_i_ZSize_20_3314,
      S => Mcompar_ZCnt_cmp_gt0000_lut(20),
      O => Mcompar_ZCnt_cmp_gt0000_cy(20)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_21_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_21_3315,
      I1 => nxt_ZCnt_mux0000(21),
      O => Mcompar_ZCnt_cmp_gt0000_lut(21)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_21_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(20),
      DI => pg_ctrl_i_ZSize_21_3315,
      S => Mcompar_ZCnt_cmp_gt0000_lut(21),
      O => Mcompar_ZCnt_cmp_gt0000_cy(21)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_22_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_22_3316,
      I1 => nxt_ZCnt_mux0000(22),
      O => Mcompar_ZCnt_cmp_gt0000_lut(22)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_22_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(21),
      DI => pg_ctrl_i_ZSize_22_3316,
      S => Mcompar_ZCnt_cmp_gt0000_lut(22),
      O => Mcompar_ZCnt_cmp_gt0000_cy(22)
    );
  Mcompar_ZCnt_cmp_gt0000_lut_23_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_23_3317,
      I1 => nxt_ZCnt_mux0000(23),
      O => Mcompar_ZCnt_cmp_gt0000_lut(23)
    );
  Mcompar_ZCnt_cmp_gt0000_cy_23_Q : MUXCY
    port map (
      CI => Mcompar_ZCnt_cmp_gt0000_cy(22),
      DI => pg_ctrl_i_ZSize_23_3317,
      S => Mcompar_ZCnt_cmp_gt0000_lut(23),
      O => Mcompar_ZCnt_cmp_gt0000_cy(23)
    );
  Mcompar_YCnt_cmp_gt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => pg_ctrl_i_YSize_0_3291,
      S => Mcompar_YCnt_cmp_gt0000_lut(0),
      O => Mcompar_YCnt_cmp_gt0000_cy(0)
    );
  Mcompar_YCnt_cmp_gt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(0),
      DI => pg_ctrl_i_YSize_1_3292,
      S => Mcompar_YCnt_cmp_gt0000_lut(1),
      O => Mcompar_YCnt_cmp_gt0000_cy(1)
    );
  Mcompar_YCnt_cmp_gt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(1),
      DI => pg_ctrl_i_YSize_2_3293,
      S => Mcompar_YCnt_cmp_gt0000_lut(2),
      O => Mcompar_YCnt_cmp_gt0000_cy(2)
    );
  Mcompar_YCnt_cmp_gt0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_YSize_3_3294,
      I1 => YCnt_add0000_3_Q,
      O => Mcompar_YCnt_cmp_gt0000_lut(3)
    );
  Mcompar_YCnt_cmp_gt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(2),
      DI => pg_ctrl_i_YSize_3_3294,
      S => Mcompar_YCnt_cmp_gt0000_lut(3),
      O => Mcompar_YCnt_cmp_gt0000_cy(3)
    );
  Mcompar_YCnt_cmp_gt0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_YSize_4_3295,
      I1 => YCnt_add0000_4_Q,
      O => Mcompar_YCnt_cmp_gt0000_lut(4)
    );
  Mcompar_YCnt_cmp_gt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(3),
      DI => pg_ctrl_i_YSize_4_3295,
      S => Mcompar_YCnt_cmp_gt0000_lut(4),
      O => Mcompar_YCnt_cmp_gt0000_cy(4)
    );
  Mcompar_YCnt_cmp_gt0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(4),
      DI => pg_ctrl_i_YSize_5_3296,
      S => Mcompar_YCnt_cmp_gt0000_lut(5),
      O => Mcompar_YCnt_cmp_gt0000_cy(5)
    );
  Mcompar_YCnt_cmp_gt0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_YSize_6_3297,
      I1 => YCnt_add0000_6_Q,
      O => Mcompar_YCnt_cmp_gt0000_lut(6)
    );
  Mcompar_YCnt_cmp_gt0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(5),
      DI => pg_ctrl_i_YSize_6_3297,
      S => Mcompar_YCnt_cmp_gt0000_lut(6),
      O => Mcompar_YCnt_cmp_gt0000_cy(6)
    );
  Mcompar_YCnt_cmp_gt0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_YSize_7_3298,
      I1 => YCnt_add0000_7_Q,
      O => Mcompar_YCnt_cmp_gt0000_lut(7)
    );
  Mcompar_YCnt_cmp_gt0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(6),
      DI => pg_ctrl_i_YSize_7_3298,
      S => Mcompar_YCnt_cmp_gt0000_lut(7),
      O => Mcompar_YCnt_cmp_gt0000_cy(7)
    );
  Mcompar_YCnt_cmp_gt0000_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_YSize_8_3299,
      I1 => YCnt_add0000_8_Q,
      O => Mcompar_YCnt_cmp_gt0000_lut(8)
    );
  Mcompar_YCnt_cmp_gt0000_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(7),
      DI => pg_ctrl_i_YSize_8_3299,
      S => Mcompar_YCnt_cmp_gt0000_lut(8),
      O => Mcompar_YCnt_cmp_gt0000_cy(8)
    );
  Mcompar_YCnt_cmp_gt0000_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_YSize_9_3300,
      I1 => YCnt_add0000_9_Q,
      O => Mcompar_YCnt_cmp_gt0000_lut(9)
    );
  Mcompar_YCnt_cmp_gt0000_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_YCnt_cmp_gt0000_cy(8),
      DI => pg_ctrl_i_YSize_9_3300,
      S => Mcompar_YCnt_cmp_gt0000_lut(9),
      O => Mcompar_YCnt_cmp_gt0000_cy(9)
    );
  Mcompar_XCnt_cmp_gt0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_0_3281,
      I1 => XCnt(0),
      O => Mcompar_XCnt_cmp_gt0000_lut(0)
    );
  Mcompar_XCnt_cmp_gt0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_LL_MOSI_DREM(0),
      DI => pg_ctrl_i_XSize_0_3281,
      S => Mcompar_XCnt_cmp_gt0000_lut(0),
      O => Mcompar_XCnt_cmp_gt0000_cy(0)
    );
  Mcompar_XCnt_cmp_gt0000_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_1_3282,
      I1 => nxt_XCnt_mux0000(1),
      O => Mcompar_XCnt_cmp_gt0000_lut(1)
    );
  Mcompar_XCnt_cmp_gt0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(0),
      DI => pg_ctrl_i_XSize_1_3282,
      S => Mcompar_XCnt_cmp_gt0000_lut(1),
      O => Mcompar_XCnt_cmp_gt0000_cy(1)
    );
  Mcompar_XCnt_cmp_gt0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_2_3283,
      I1 => nxt_XCnt_mux0000(2),
      O => Mcompar_XCnt_cmp_gt0000_lut(2)
    );
  Mcompar_XCnt_cmp_gt0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(1),
      DI => pg_ctrl_i_XSize_2_3283,
      S => Mcompar_XCnt_cmp_gt0000_lut(2),
      O => Mcompar_XCnt_cmp_gt0000_cy(2)
    );
  Mcompar_XCnt_cmp_gt0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_3_3284,
      I1 => nxt_XCnt_mux0000(3),
      O => Mcompar_XCnt_cmp_gt0000_lut(3)
    );
  Mcompar_XCnt_cmp_gt0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(2),
      DI => pg_ctrl_i_XSize_3_3284,
      S => Mcompar_XCnt_cmp_gt0000_lut(3),
      O => Mcompar_XCnt_cmp_gt0000_cy(3)
    );
  Mcompar_XCnt_cmp_gt0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_4_3285,
      I1 => nxt_XCnt_mux0000(4),
      O => Mcompar_XCnt_cmp_gt0000_lut(4)
    );
  Mcompar_XCnt_cmp_gt0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(3),
      DI => pg_ctrl_i_XSize_4_3285,
      S => Mcompar_XCnt_cmp_gt0000_lut(4),
      O => Mcompar_XCnt_cmp_gt0000_cy(4)
    );
  Mcompar_XCnt_cmp_gt0000_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_5_3286,
      I1 => nxt_XCnt_mux0000(5),
      O => Mcompar_XCnt_cmp_gt0000_lut(5)
    );
  Mcompar_XCnt_cmp_gt0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(4),
      DI => pg_ctrl_i_XSize_5_3286,
      S => Mcompar_XCnt_cmp_gt0000_lut(5),
      O => Mcompar_XCnt_cmp_gt0000_cy(5)
    );
  Mcompar_XCnt_cmp_gt0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_6_3287,
      I1 => nxt_XCnt_mux0000(6),
      O => Mcompar_XCnt_cmp_gt0000_lut(6)
    );
  Mcompar_XCnt_cmp_gt0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(5),
      DI => pg_ctrl_i_XSize_6_3287,
      S => Mcompar_XCnt_cmp_gt0000_lut(6),
      O => Mcompar_XCnt_cmp_gt0000_cy(6)
    );
  Mcompar_XCnt_cmp_gt0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_7_3288,
      I1 => nxt_XCnt_mux0000(7),
      O => Mcompar_XCnt_cmp_gt0000_lut(7)
    );
  Mcompar_XCnt_cmp_gt0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(6),
      DI => pg_ctrl_i_XSize_7_3288,
      S => Mcompar_XCnt_cmp_gt0000_lut(7),
      O => Mcompar_XCnt_cmp_gt0000_cy(7)
    );
  Mcompar_XCnt_cmp_gt0000_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_8_3289,
      I1 => nxt_XCnt_mux0000(8),
      O => Mcompar_XCnt_cmp_gt0000_lut(8)
    );
  Mcompar_XCnt_cmp_gt0000_cy_8_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(7),
      DI => pg_ctrl_i_XSize_8_3289,
      S => Mcompar_XCnt_cmp_gt0000_lut(8),
      O => Mcompar_XCnt_cmp_gt0000_cy(8)
    );
  Mcompar_XCnt_cmp_gt0000_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_XSize_9_3290,
      I1 => nxt_XCnt_mux0000(9),
      O => Mcompar_XCnt_cmp_gt0000_lut(9)
    );
  Mcompar_XCnt_cmp_gt0000_cy_9_Q : MUXCY
    port map (
      CI => Mcompar_XCnt_cmp_gt0000_cy(8),
      DI => pg_ctrl_i_XSize_9_3290,
      S => Mcompar_XCnt_cmp_gt0000_lut(9),
      O => Mcompar_XCnt_cmp_gt0000_cy(9)
    );
  TX_LL_MOSI_DREM_mux0001_1_1 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => conf_fip_1442,
      I2 => data_fip_2908,
      I3 => data_frame_drem(1),
      O => TX_LL_MOSI_DREM_mux0001(1)
    );
  Diag_State_Out41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Diag_State_FFd2_83,
      I1 => Diag_State_FFd1_79,
      O => Diag_State_cmp_eq0019
    );
  pg_ctrl_i_TagSize_mux0001_7_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(0),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(7)
    );
  pg_ctrl_i_TagSize_mux0001_6_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(1),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(6)
    );
  pg_ctrl_i_TagSize_mux0001_5_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(2),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(5)
    );
  pg_ctrl_i_TagSize_mux0001_4_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(3),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(4)
    );
  pg_ctrl_i_TagSize_mux0001_3_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(4),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(3)
    );
  pg_ctrl_i_TagSize_mux0001_2_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(5),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(2)
    );
  pg_ctrl_i_TagSize_mux0001_1_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(6),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(1)
    );
  pg_ctrl_i_TagSize_mux0001_0_1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => PG_CTRL_TagSize(7),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      O => pg_ctrl_i_TagSize_mux0001(0)
    );
  dummy_configs_mux00011 : LUT4
    generic map(
      INIT => X"5616"
    )
    port map (
      I0 => PG_CTRL_DiagMode(3),
      I1 => PG_CTRL_DiagMode(1),
      I2 => PG_CTRL_DiagMode(2),
      I3 => PG_CTRL_DiagMode(0),
      O => dummy_configs_mux0001
    );
  TX_LL_MOSI_DATA_mux0001_9_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(9),
      I2 => data_fip_2908,
      I3 => data_array0_1_9_2220,
      O => N0
    );
  TX_LL_MOSI_DATA_mux0001_9_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N0,
      O => TX_LL_MOSI_DATA_mux0001(9)
    );
  TX_LL_MOSI_DATA_mux0001_8_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(8),
      I2 => data_fip_2908,
      I3 => data_array0_1_8_2219,
      O => N2
    );
  TX_LL_MOSI_DATA_mux0001_8_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N2,
      O => TX_LL_MOSI_DATA_mux0001(8)
    );
  TX_LL_MOSI_DATA_mux0001_7_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(7),
      I2 => data_fip_2908,
      I3 => data_array0_1_7_2218,
      O => N4
    );
  TX_LL_MOSI_DATA_mux0001_7_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N4,
      O => TX_LL_MOSI_DATA_mux0001(7)
    );
  TX_LL_MOSI_DATA_mux0001_6_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(6),
      I2 => data_fip_2908,
      I3 => data_array0_1_6_2217,
      O => N61
    );
  TX_LL_MOSI_DATA_mux0001_6_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N61,
      O => TX_LL_MOSI_DATA_mux0001(6)
    );
  TX_LL_MOSI_DATA_mux0001_5_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(5),
      I2 => data_fip_2908,
      I3 => data_array0_1_5_2216,
      O => N8
    );
  TX_LL_MOSI_DATA_mux0001_5_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N8,
      O => TX_LL_MOSI_DATA_mux0001(5)
    );
  TX_LL_MOSI_DATA_mux0001_31_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(31),
      I2 => data_fip_2908,
      I3 => data_array0_1_31_2214,
      O => N10
    );
  TX_LL_MOSI_DATA_mux0001_31_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N10,
      O => TX_LL_MOSI_DATA_mux0001(31)
    );
  TX_LL_MOSI_DATA_mux0001_28_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(28),
      I2 => data_fip_2908,
      I3 => data_array0_1_28_2210,
      O => N12
    );
  TX_LL_MOSI_DATA_mux0001_28_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N12,
      O => TX_LL_MOSI_DATA_mux0001(28)
    );
  TX_LL_MOSI_DATA_mux0001_27_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(27),
      I2 => data_fip_2908,
      I3 => data_array0_1_27_2209,
      O => N14
    );
  TX_LL_MOSI_DATA_mux0001_27_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N14,
      O => TX_LL_MOSI_DATA_mux0001(27)
    );
  TX_LL_MOSI_DATA_mux0001_26_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(26),
      I2 => data_fip_2908,
      I3 => data_array0_1_26_2208,
      O => N16
    );
  TX_LL_MOSI_DATA_mux0001_26_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N16,
      O => TX_LL_MOSI_DATA_mux0001(26)
    );
  TX_LL_MOSI_DATA_mux0001_25_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(25),
      I2 => data_fip_2908,
      I3 => data_array0_1_25_2207,
      O => N18
    );
  TX_LL_MOSI_DATA_mux0001_25_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N18,
      O => TX_LL_MOSI_DATA_mux0001(25)
    );
  TX_LL_MOSI_DATA_mux0001_23_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(23),
      I2 => data_fip_2908,
      I3 => data_array0_1_23_2205,
      O => N201
    );
  TX_LL_MOSI_DATA_mux0001_23_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N201,
      O => TX_LL_MOSI_DATA_mux0001(23)
    );
  TX_LL_MOSI_DATA_mux0001_22_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(22),
      I2 => data_fip_2908,
      I3 => data_array0_1_22_2204,
      O => N22
    );
  TX_LL_MOSI_DATA_mux0001_22_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N22,
      O => TX_LL_MOSI_DATA_mux0001(22)
    );
  TX_LL_MOSI_DATA_mux0001_21_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(21),
      I2 => data_fip_2908,
      I3 => data_array0_1_21_2203,
      O => N24
    );
  TX_LL_MOSI_DATA_mux0001_21_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N24,
      O => TX_LL_MOSI_DATA_mux0001(21)
    );
  TX_LL_MOSI_DATA_mux0001_20_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(20),
      I2 => data_fip_2908,
      I3 => data_array0_1_20_2202,
      O => N261
    );
  TX_LL_MOSI_DATA_mux0001_20_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N261,
      O => TX_LL_MOSI_DATA_mux0001(20)
    );
  TX_LL_MOSI_DATA_mux0001_19_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(19),
      I2 => data_fip_2908,
      I3 => data_array0_1_19_2200,
      O => N28
    );
  TX_LL_MOSI_DATA_mux0001_19_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N28,
      O => TX_LL_MOSI_DATA_mux0001(19)
    );
  TX_LL_MOSI_DATA_mux0001_18_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(18),
      I2 => data_fip_2908,
      I3 => data_array0_1_18_2199,
      O => N30
    );
  TX_LL_MOSI_DATA_mux0001_18_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N30,
      O => TX_LL_MOSI_DATA_mux0001(18)
    );
  TX_LL_MOSI_DATA_mux0001_17_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(17),
      I2 => data_fip_2908,
      I3 => data_array0_1_17_2198,
      O => N32
    );
  TX_LL_MOSI_DATA_mux0001_17_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N32,
      O => TX_LL_MOSI_DATA_mux0001(17)
    );
  TX_LL_MOSI_DATA_mux0001_16_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(16),
      I2 => data_fip_2908,
      I3 => data_array0_1_16_2197,
      O => N34
    );
  TX_LL_MOSI_DATA_mux0001_16_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N34,
      O => TX_LL_MOSI_DATA_mux0001(16)
    );
  TX_LL_MOSI_DATA_mux0001_15_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(15),
      I2 => data_fip_2908,
      I3 => data_array0_1_15_2196,
      O => N36
    );
  TX_LL_MOSI_DATA_mux0001_15_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N36,
      O => TX_LL_MOSI_DATA_mux0001(15)
    );
  TX_LL_MOSI_DATA_mux0001_14_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(14),
      I2 => data_fip_2908,
      I3 => data_array0_1_14_2195,
      O => N38
    );
  TX_LL_MOSI_DATA_mux0001_14_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N38,
      O => TX_LL_MOSI_DATA_mux0001(14)
    );
  TX_LL_MOSI_DATA_mux0001_13_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(13),
      I2 => data_fip_2908,
      I3 => data_array0_1_13_2194,
      O => N40
    );
  TX_LL_MOSI_DATA_mux0001_13_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N40,
      O => TX_LL_MOSI_DATA_mux0001(13)
    );
  TX_LL_MOSI_DATA_mux0001_12_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(12),
      I2 => data_fip_2908,
      I3 => data_array0_1_12_2193,
      O => N42
    );
  TX_LL_MOSI_DATA_mux0001_12_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N42,
      O => TX_LL_MOSI_DATA_mux0001(12)
    );
  TX_LL_MOSI_DATA_mux0001_11_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(11),
      I2 => data_fip_2908,
      I3 => data_array0_1_11_2192,
      O => N441
    );
  TX_LL_MOSI_DATA_mux0001_11_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N441,
      O => TX_LL_MOSI_DATA_mux0001(11)
    );
  TX_LL_MOSI_DATA_mux0001_10_SW0 : LUT4
    generic map(
      INIT => X"B5BF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_frame_dat(10),
      I2 => data_fip_2908,
      I3 => data_array0_1_10_2191,
      O => N46
    );
  TX_LL_MOSI_DATA_mux0001_10_Q : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => N46,
      O => TX_LL_MOSI_DATA_mux0001(10)
    );
  ctrl_fip_not00011 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_3279,
      I3 => control_eof(1),
      O => ctrl_fip_not0001
    );
  data_frame_eof_not0001111 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => data_fip_2908,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_frame_eof_3065,
      O => N48
    );
  config_eof_11_not00011 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => N931,
      I2 => N165,
      I3 => N866,
      O => config_eof_11_not0001
    );
  control_sof_mux00002 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_1_and0000,
      I2 => N25,
      I3 => control_sof_1599,
      O => control_sof_mux0000
    );
  data_frame_drem_mux0002_0_1 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_1439,
      I2 => pg_ctrl_i_ZSize_0_3301,
      I3 => done_v_or0010,
      O => data_frame_drem_mux0002(0)
    );
  DONE_mux000121 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Diag_State_FFd1_79,
      I1 => Diag_State_FFd2_83,
      O => Diag_State_cmp_eq0016
    );
  TagCnt_L_mux0000_5_11 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => TagCnt_L(2),
      I1 => TagCnt_L(4),
      I2 => TagCnt_L(3),
      O => N17
    );
  control_eof_12_not000113 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => pg_ctrl_i_FrameType_2_3227,
      I3 => pg_ctrl_i_FrameType_0_3225,
      O => control_eof_12_not000113_1501
    );
  control_eof_12_not000131 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => N877,
      I2 => control_eof_12_not000113_1501,
      I3 => control_eof_12_not00012_1502,
      O => control_eof_12_not0001
    );
  XCnt_L_mux0001_4_11 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => XCnt_L(3),
      I1 => XCnt_L(2),
      O => N85
    );
  Mmux_data_array0_7_mux0000191 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_7_26_2594,
      I1 => N1141,
      I2 => N120,
      O => data_array0_7_mux0000(26)
    );
  data_frame_dat_12_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bip0_1439,
      I1 => ZCnt(4),
      I2 => ZCnt_L(4),
      O => data_frame_dat_12_mux0000
    );
  data_frame_dat_10_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bip0_1439,
      I1 => ZCnt(2),
      I2 => ZCnt_L(2),
      O => data_frame_dat_10_mux0000
    );
  pg_ctrl_i_FrameType_mux0001_6_51 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => Diag_State_FFd2_83,
      I1 => Diag_State_FFd1_79,
      I2 => data_array0_1_and0000,
      I3 => N878,
      O => N187
    );
  Diag_State_FFd1_In11 : LUT4
    generic map(
      INIT => X"FA24"
    )
    port map (
      I0 => PG_CTRL_DiagMode(1),
      I1 => PG_CTRL_DiagMode(0),
      I2 => PG_CTRL_DiagMode(2),
      I3 => PG_CTRL_DiagMode(3),
      O => N60
    );
  XCnt_L_mux0001_8_1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => XCnt_L(6),
      I1 => XCnt_L(5),
      I2 => XCnt_L(4),
      I3 => N70,
      O => N01
    );
  Mmux_data_array0_9_mux00007 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_15_2708,
      I1 => N72,
      I2 => N1141,
      I3 => N120,
      O => data_array0_9_mux0000_15_Q
    );
  Mmux_data_array0_9_mux00006 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_14_2707,
      I1 => N74,
      I2 => N1141,
      I3 => N120,
      O => data_array0_9_mux0000_14_Q
    );
  Mmux_data_array0_9_mux000030 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_7_2729,
      I1 => N76,
      I2 => N1141,
      I3 => N120,
      O => data_array0_9_mux0000_7_Q
    );
  Mmux_data_array0_9_mux000027 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_4_2726,
      I1 => N782,
      I2 => N1141,
      I3 => N120,
      O => data_array0_9_mux0000_4_Q
    );
  Mmux_data_array0_9_mux000026 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_3_2723,
      I1 => N801,
      I2 => N1141,
      I3 => N120,
      O => data_array0_9_mux0000_3_Q
    );
  Mmux_data_array0_9_mux000012 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_1_2702,
      I1 => N821,
      I2 => N1141,
      I3 => N120,
      O => data_array0_9_mux0000_1_Q
    );
  Mmux_data_array0_7_mux00008 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_16_2583,
      I1 => N84,
      I2 => N1141,
      I3 => N120,
      O => data_array0_7_mux0000(16)
    );
  Mmux_data_array0_7_mux00006 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_14_2581,
      I1 => N86,
      I2 => N1141,
      I3 => N120,
      O => data_array0_7_mux0000(14)
    );
  Mmux_data_array0_7_mux000020 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_27_2595,
      I1 => N88,
      I2 => N1141,
      I3 => N120,
      O => data_array0_7_mux0000(27)
    );
  Mmux_data_array0_7_mux00002 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_10_2577,
      I1 => N90,
      I2 => N1141,
      I3 => N120,
      O => data_array0_7_mux0000(10)
    );
  Mmux_data_array0_7_mux000018 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_25_2593,
      I1 => N92,
      I2 => N1141,
      I3 => N120,
      O => data_array0_7_mux0000(25)
    );
  Mmux_data_array0_7_mux000016 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_23_2591,
      I1 => N94,
      I2 => N1141,
      I3 => N120,
      O => data_array0_7_mux0000(23)
    );
  Mmux_data_array0_6_mux000019 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_26_2530,
      I1 => N96,
      I2 => N1141,
      I3 => N120,
      O => data_array0_6_mux0000(26)
    );
  Mmux_data_array0_6_mux000017 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_24_2528,
      I1 => N98,
      I2 => N1141,
      I3 => N120,
      O => data_array0_6_mux0000(24)
    );
  Mmux_data_array0_4_mux000025 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_4_31_2408,
      I1 => N1001,
      I2 => N1141,
      I3 => N120,
      O => data_array0_4_mux0000(31)
    );
  Mmux_data_array0_4_mux000022 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_4_29_2405,
      I1 => N102,
      I2 => N1141,
      I3 => N120,
      O => data_array0_4_mux0000(29)
    );
  Mmux_data_array0_4_mux000021 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_4_28_2404,
      I1 => N104,
      I2 => N1141,
      I3 => N120,
      O => data_array0_4_mux0000(28)
    );
  Mmux_data_array0_4_mux000020 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_4_27_2403,
      I1 => N106,
      I2 => N1141,
      I3 => N120,
      O => data_array0_4_mux0000(27)
    );
  Mmux_data_array0_4_mux000017 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_4_24_2400,
      I1 => N108,
      I2 => N1141,
      I3 => N120,
      O => data_array0_4_mux0000(24)
    );
  Mmux_data_array0_3_mux0000112_SW0 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => pg_ctrl_i_FrameType_2_3227,
      O => N110
    );
  bip0_mux0000_SW0 : LUT4
    generic map(
      INIT => X"A8E8"
    )
    port map (
      I0 => bip0_1439,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => pg_ctrl_i_FrameType_2_3227,
      O => N112
    );
  ctrl_frame_dat_mux0000_0_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_1_31_2214,
      I1 => N1141,
      I2 => N114,
      O => ctrl_frame_dat_mux0000(0)
    );
  control_eof_1_mux00003 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_1_3226,
      O => control_eof_1_mux00003_1518
    );
  ctrl_frame_dat_mux0000_7_18 : LUT4
    generic map(
      INIT => X"00A2"
    )
    port map (
      I0 => data_array0_1_24_2206,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N174,
      I3 => control_eof_12_not00012_1502,
      O => ctrl_frame_dat_mux0000_7_18_1641
    );
  ctrl_frame_dat_mux0000_7_19 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ctrl_frame_dat_mux0000_7_18_1641,
      I1 => ctrl_frame_dat_mux0000_7_6_1642,
      O => ctrl_frame_dat_mux0000(7)
    );
  Mmux_data_array0_4_mux0000935 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Mmux_data_array0_4_mux000090_434,
      I1 => data_array0_4_17_2392,
      I2 => N1141,
      I3 => Mmux_data_array0_4_mux0000922_435,
      O => data_array0_4_mux0000(17)
    );
  Mmux_data_array0_4_mux0000835 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Mmux_data_array0_4_mux000080_432,
      I1 => data_array0_4_16_2391,
      I2 => N1141,
      I3 => Mmux_data_array0_4_mux0000822_433,
      O => data_array0_4_mux0000(16)
    );
  Mmux_data_array0_4_mux00003135 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Mmux_data_array0_4_mux0000310_430,
      I1 => data_array0_4_8_2413,
      I2 => N1141,
      I3 => Mmux_data_array0_4_mux00003122_431,
      O => data_array0_4_mux0000(8)
    );
  Mmux_data_array0_4_mux00001635 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Mmux_data_array0_4_mux0000160_428,
      I1 => data_array0_4_23_2399,
      I2 => N1141,
      I3 => Mmux_data_array0_4_mux00001622_429,
      O => data_array0_4_mux0000(23)
    );
  Mmux_data_array0_4_mux00001435 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Mmux_data_array0_4_mux0000140_426,
      I1 => data_array0_4_21_2397,
      I2 => N1141,
      I3 => Mmux_data_array0_4_mux00001422_427,
      O => data_array0_4_mux0000(21)
    );
  Mmux_data_array0_4_mux00001335 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Mmux_data_array0_4_mux0000130_424,
      I1 => data_array0_4_20_2396,
      I2 => N1141,
      I3 => Mmux_data_array0_4_mux00001322_425,
      O => data_array0_4_mux0000(20)
    );
  DONE_mux000153 : LUT4
    generic map(
      INIT => X"0103"
    )
    port map (
      I0 => N55,
      I1 => Diag_State_FFd2_83,
      I2 => Diag_State_FFd1_79,
      I3 => PG_CTRL_Trig,
      O => DONE_mux000153_78
    );
  config_eof_11_not000121 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => TX_LL_MISO_BUSY,
      I1 => TX_LL_MISO_AFULL,
      O => TX_LL_MOSI_SOF_or0000_inv
    );
  data_frame_dat_11_mux000211 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bip0_1439,
      I1 => ZCnt(3),
      I2 => ZCnt_L(3),
      O => N101
    );
  mux3212 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_0_1770,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_0_1708,
      I3 => N1121,
      O => data_array0_11_mux0000_0_Q
    );
  mux1091 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_19_1781,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_19_1719,
      I3 => N850,
      O => data_array0_11_mux0000_19_Q
    );
  mux1071 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_17_1779,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_17_1717,
      I3 => N1121,
      O => data_array0_11_mux0000_17_Q
    );
  mux1061 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_16_1778,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_16_1716,
      I3 => N1121,
      O => data_array0_11_mux0000_16_Q
    );
  mux1051 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_15_1777,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_15_1715,
      I3 => N1121,
      O => data_array0_11_mux0000_15_Q
    );
  mux10191 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(41),
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_27_1727,
      I3 => N1121,
      O => data_array0_11_mux0000_27_Q
    );
  mux10161 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_24_1787,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_24_1725,
      I3 => N1121,
      O => data_array0_11_mux0000_24_Q
    );
  mux10151 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_23_1786,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_23_1724,
      I3 => N1121,
      O => data_array0_11_mux0000_23_Q
    );
  mux10141 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_22_1785,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_22_1723,
      I3 => N1121,
      O => data_array0_11_mux0000_22_Q
    );
  mux101191 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_7_1794,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_7_1736,
      I3 => N1121,
      O => data_array0_11_mux0000_7_Q
    );
  mux101141 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_29_1789,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_31_1732,
      I3 => N1121,
      O => data_array0_11_mux0000_31_Q
    );
  mux101131 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_29_1789,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_30_1731,
      I3 => N1121,
      O => data_array0_11_mux0000_30_Q
    );
  mux101121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_2_1782,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_2_1720,
      I3 => N1121,
      O => data_array0_11_mux0000_2_Q
    );
  mux101111 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_29_1789,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_29_1729,
      I3 => N1121,
      O => data_array0_11_mux0000_29_Q
    );
  mux1014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_12_11_1773,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_11_11_1711,
      I3 => N1121,
      O => data_array0_11_mux0000_11_Q
    );
  ctrl_frame_dat_mux0000_9_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_22_2270,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_22_2204,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(9)
    );
  ctrl_frame_dat_mux0000_8_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_23_2271,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_23_2205,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(8)
    );
  ctrl_frame_dat_mux0000_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_27_2275,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_27_2209,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(4)
    );
  ctrl_frame_dat_mux0000_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_28_2276,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_28_2210,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(3)
    );
  ctrl_frame_dat_mux0000_31_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_0_2255,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_0_2189,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(31)
    );
  ctrl_frame_dat_mux0000_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_29_2277,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_29_2211,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(2)
    );
  ctrl_frame_dat_mux0000_29_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_2_2267,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_2_2201,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(29)
    );
  ctrl_frame_dat_mux0000_25_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_6_2283,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_6_2217,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(25)
    );
  ctrl_frame_dat_mux0000_24_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_7_2284,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_7_2218,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(24)
    );
  ctrl_frame_dat_mux0000_23_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_8_2285,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_8_2219,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(23)
    );
  ctrl_frame_dat_mux0000_22_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_9_2286,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_9_2220,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(22)
    );
  ctrl_frame_dat_mux0000_21_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_10_2257,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_10_2191,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(21)
    );
  ctrl_frame_dat_mux0000_20_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_11_2258,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_11_2192,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(20)
    );
  ctrl_frame_dat_mux0000_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_30_2279,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_30_2213,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(1)
    );
  ctrl_frame_dat_mux0000_19_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_12_2259,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_12_2193,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(19)
    );
  ctrl_frame_dat_mux0000_18_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_13_2260,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_13_2194,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(18)
    );
  ctrl_frame_dat_mux0000_17_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_14_2261,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_14_2195,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(17)
    );
  ctrl_frame_dat_mux0000_16_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_15_2262,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_15_2196,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(16)
    );
  ctrl_frame_dat_mux0000_15_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_16_2263,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_16_2197,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(15)
    );
  ctrl_frame_dat_mux0000_14_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_17_2264,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_17_2198,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(14)
    );
  ctrl_frame_dat_mux0000_13_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_18_2265,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_18_2199,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(13)
    );
  ctrl_frame_dat_mux0000_12_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_19_2266,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_19_2200,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(12)
    );
  ctrl_frame_dat_mux0000_11_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_20_2268,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_20_2202,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(11)
    );
  ctrl_frame_dat_mux0000_10_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_2_21_2269,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_1_21_2203,
      I3 => N1112,
      O => ctrl_frame_dat_mux0000(10)
    );
  control_eof_8_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(9),
      I1 => control_eof_12_not00012_1502,
      I2 => control_eof(8),
      I3 => N1231,
      O => control_eof_8_mux0000
    );
  control_eof_7_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(8),
      I1 => control_eof_12_not00012_1502,
      I2 => control_eof(7),
      I3 => N1231,
      O => control_eof_7_mux0000
    );
  control_eof_6_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(7),
      I1 => control_eof_12_not00012_1502,
      I2 => control_eof(6),
      I3 => N1231,
      O => control_eof_6_mux0000
    );
  control_eof_5_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(6),
      I1 => control_eof_12_not00012_1502,
      I2 => control_eof(5),
      I3 => N1231,
      O => control_eof_5_mux0000
    );
  control_eof_4_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(5),
      I1 => control_eof_12_not00012_1502,
      I2 => control_eof(4),
      I3 => N1231,
      O => control_eof_4_mux0000
    );
  control_eof_3_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(4),
      I1 => control_eof_12_not00012_1502,
      I2 => control_eof(3),
      I3 => N1231,
      O => control_eof_3_mux0000
    );
  control_eof_10_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof(11),
      I1 => control_eof_12_not00012_1502,
      I2 => control_eof(10),
      I3 => N1121,
      O => control_eof_10_mux0000
    );
  Mmux_data_array0_9_mux000091 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_17_1654,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_17_2710,
      I3 => N1101,
      O => data_array0_9_mux0000_17_Q
    );
  Mmux_data_array0_9_mux000081 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_16_1653,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_16_2709,
      I3 => N1101,
      O => data_array0_9_mux0000_16_Q
    );
  Mmux_data_array0_9_mux000051 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_13_1650,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_13_2706,
      I3 => N1101,
      O => data_array0_9_mux0000_13_Q
    );
  Mmux_data_array0_9_mux000041 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_12_1649,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_12_2705,
      I3 => N1101,
      O => data_array0_9_mux0000_12_Q
    );
  Mmux_data_array0_9_mux0000321 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_9_1675,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_9_2731,
      I3 => N1101,
      O => data_array0_9_mux0000_9_Q
    );
  Mmux_data_array0_9_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_8_1674,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_8_2730,
      I3 => N1101,
      O => data_array0_9_mux0000_8_Q
    );
  Mmux_data_array0_9_mux000031 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_11_1648,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_11_2704,
      I3 => N1101,
      O => data_array0_9_mux0000_11_Q
    );
  Mmux_data_array0_9_mux0000251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_31_1669,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_31_2725,
      I3 => N1101,
      O => data_array0_9_mux0000_31_Q
    );
  Mmux_data_array0_9_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_30_1668,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_30_2724,
      I3 => N1101,
      O => data_array0_9_mux0000_30_Q
    );
  Mmux_data_array0_9_mux0000221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_29_1666,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_29_2722,
      I3 => N1101,
      O => data_array0_9_mux0000_29_Q
    );
  Mmux_data_array0_9_mux0000211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_28_1665,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_28_2721,
      I3 => N1101,
      O => data_array0_9_mux0000_28_Q
    );
  Mmux_data_array0_9_mux0000201 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_27_1664,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_27_2720,
      I3 => N1101,
      O => data_array0_9_mux0000_27_Q
    );
  Mmux_data_array0_9_mux000021 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_10_1647,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_10_2703,
      I3 => N1101,
      O => data_array0_9_mux0000_10_Q
    );
  Mmux_data_array0_9_mux0000181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_25_1663,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_25_2719,
      I3 => N1101,
      O => data_array0_9_mux0000_25_Q
    );
  Mmux_data_array0_9_mux0000171 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_24_1662,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_24_2718,
      I3 => N1101,
      O => data_array0_9_mux0000_24_Q
    );
  Mmux_data_array0_9_mux0000161 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_23_1661,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_23_2717,
      I3 => N1101,
      O => data_array0_9_mux0000_23_Q
    );
  Mmux_data_array0_9_mux0000131 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_20_1658,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_20_2714,
      I3 => N1101,
      O => data_array0_9_mux0000_20_Q
    );
  Mmux_data_array0_9_mux0000111 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_19_1656,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_19_2712,
      I3 => N1101,
      O => data_array0_9_mux0000_19_Q
    );
  Mmux_data_array0_9_mux000011 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_10_0_1645,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_9_0_2701,
      I3 => N1101,
      O => data_array0_9_mux0000_0_Q
    );
  Mmux_data_array0_7_mux000091 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_17_2648,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_7_17_2584,
      I3 => N1101,
      O => data_array0_7_mux0000(17)
    );
  Mmux_data_array0_7_mux000041 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_12_2643,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_7_12_2579,
      I3 => N1101,
      O => data_array0_7_mux0000(12)
    );
  Mmux_data_array0_7_mux00002911 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => pg_ctrl_i_FrameType_2_3227,
      I2 => data_array0_1_and0000,
      I3 => N867,
      O => N78
    );
  control_eof_3_mux00002_SW0 : LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_1_3226,
      O => N1182
    );
  Mmux_data_array0_2_mux000041 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_12_2323,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_2_12_2259,
      I3 => N1112,
      O => data_array0_2_mux0000(12)
    );
  Mmux_data_array0_2_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_8_2349,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_2_8_2285,
      I3 => N1112,
      O => data_array0_2_mux0000(8)
    );
  Mmux_data_array0_2_mux0000301 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_7_2348,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_2_7_2284,
      I3 => N1112,
      O => data_array0_2_mux0000(7)
    );
  Mmux_data_array0_2_mux000031 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_11_2322,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_2_11_2258,
      I3 => N1112,
      O => data_array0_2_mux0000(11)
    );
  Mmux_data_array0_2_mux0000231 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_2_2331,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_2_2_2267,
      I3 => N1112,
      O => data_array0_2_mux0000(2)
    );
  Mmux_data_array0_2_mux0000171 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_24_2336,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_2_24_2272,
      I3 => N1112,
      O => data_array0_2_mux0000(24)
    );
  Mmux_data_array0_2_mux0000151 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_22_2334,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_2_22_2270,
      I3 => N1112,
      O => data_array0_2_mux0000(22)
    );
  Mmux_data_array0_2_mux0000131 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_20_2332,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_2_20_2268,
      I3 => N1112,
      O => data_array0_2_mux0000(20)
    );
  Mmux_data_array0_2_mux0000121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_1_2320,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_2_1_2256,
      I3 => N1112,
      O => data_array0_2_mux0000(1)
    );
  Mmux_data_array0_2_mux000012 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_3_0_2319,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_2_0_2255,
      I3 => N1112,
      O => data_array0_2_mux0000(0)
    );
  ctrl_frame_dat_mux0000_5_Q : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_1_26_2208,
      I1 => N1201,
      I2 => N1161,
      I3 => N77,
      O => ctrl_frame_dat_mux0000(5)
    );
  Mmux_data_array0_2_mux000032 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_9_2286,
      I1 => N122,
      I2 => N1161,
      I3 => N77,
      O => data_array0_2_mux0000(9)
    );
  Mmux_data_array0_2_mux000029 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_6_2283,
      I1 => N124,
      I2 => N1161,
      I3 => N77,
      O => data_array0_2_mux0000(6)
    );
  Mmux_data_array0_2_mux000028 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_5_2282,
      I1 => N126,
      I2 => N1161,
      I3 => N77,
      O => data_array0_2_mux0000(5)
    );
  Mmux_data_array0_2_mux000027 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_4_2281,
      I1 => N128,
      I2 => N1161,
      I3 => N77,
      O => data_array0_2_mux0000(4)
    );
  Mmux_data_array0_2_mux000026 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_3_2278,
      I1 => N130,
      I2 => N1161,
      I3 => N77,
      O => data_array0_2_mux0000(3)
    );
  Mmux_data_array0_2_mux000020 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_27_2275,
      I1 => N132,
      I2 => N1161,
      I3 => N77,
      O => data_array0_2_mux0000(27)
    );
  Mmux_data_array0_2_mux00002 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_10_2257,
      I1 => N1342,
      I2 => N1161,
      I3 => N77,
      O => data_array0_2_mux0000(10)
    );
  Mmux_data_array0_2_mux000019 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_26_2274,
      I1 => N136,
      I2 => N1161,
      I3 => N77,
      O => data_array0_2_mux0000(26)
    );
  Mmux_data_array0_2_mux000018 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_25_2273,
      I1 => N1381,
      I2 => N1161,
      I3 => N77,
      O => data_array0_2_mux0000(25)
    );
  Mmux_data_array0_2_mux000016 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_23_2271,
      I1 => N140,
      I2 => N1161,
      I3 => N77,
      O => data_array0_2_mux0000(23)
    );
  Mmux_data_array0_2_mux000014 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_21_2269,
      I1 => N1421,
      I2 => N1161,
      I3 => N77,
      O => data_array0_2_mux0000(21)
    );
  Mmux_data_array0_2_mux000011 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_19_2266,
      I1 => N1442,
      I2 => N1161,
      I3 => N77,
      O => data_array0_2_mux0000(19)
    );
  control_eof_2_mux000010 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => control_eof(2),
      I1 => N1112,
      I2 => control_eof_2_mux00006_1541,
      O => control_eof_2_mux0000
    );
  Mmux_data_array0_7_mux0000251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_31_2663,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_7_31_2600,
      I3 => N1101,
      O => data_array0_7_mux0000(31)
    );
  Mmux_data_array0_7_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_30_2662,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_7_30_2599,
      I3 => N1101,
      O => data_array0_7_mux0000(30)
    );
  Mmux_data_array0_7_mux0000221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_29_2660,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_7_29_2597,
      I3 => N1101,
      O => data_array0_7_mux0000(29)
    );
  Mmux_data_array0_7_mux0000211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_28_2659,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_7_28_2596,
      I3 => N1101,
      O => data_array0_7_mux0000(28)
    );
  Mmux_data_array0_7_mux0000171 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_24_2656,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_7_24_2592,
      I3 => N1101,
      O => data_array0_7_mux0000(24)
    );
  Mmux_data_array0_7_mux0000151 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_22_2654,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_7_22_2590,
      I3 => N1101,
      O => data_array0_7_mux0000(22)
    );
  Mmux_data_array0_7_mux0000121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_8_1_2640,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_7_1_2576,
      I3 => N1101,
      O => data_array0_7_mux0000(1)
    );
  Mmux_data_array0_6_mux000091 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_17_2584,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_17_2520,
      I3 => N1101,
      O => data_array0_6_mux0000(17)
    );
  Mmux_data_array0_6_mux000081 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_16_2583,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_16_2519,
      I3 => N1101,
      O => data_array0_6_mux0000(16)
    );
  Mmux_data_array0_6_mux000071 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_15_2582,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_15_2518,
      I3 => N1101,
      O => data_array0_6_mux0000(15)
    );
  Mmux_data_array0_6_mux000051 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_13_2580,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_13_2516,
      I3 => N1101,
      O => data_array0_6_mux0000(13)
    );
  Mmux_data_array0_6_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_8_2605,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_8_2541,
      I3 => N1101,
      O => data_array0_6_mux0000(8)
    );
  Mmux_data_array0_6_mux0000301 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_7_2604,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_7_2540,
      I3 => N1101,
      O => data_array0_6_mux0000(7)
    );
  Mmux_data_array0_6_mux000031 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_11_2578,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_11_2514,
      I3 => N1101,
      O => data_array0_6_mux0000(11)
    );
  Mmux_data_array0_6_mux0000251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_31_2600,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_31_2536,
      I3 => N1101,
      O => data_array0_6_mux0000(31)
    );
  Mmux_data_array0_6_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_30_2599,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_30_2535,
      I3 => N1101,
      O => data_array0_6_mux0000(30)
    );
  Mmux_data_array0_6_mux0000231 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_2_2587,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_2_2523,
      I3 => N1101,
      O => data_array0_6_mux0000(2)
    );
  Mmux_data_array0_6_mux0000221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_29_2597,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_29_2533,
      I3 => N1101,
      O => data_array0_6_mux0000(29)
    );
  Mmux_data_array0_6_mux0000201 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_27_2595,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_27_2531,
      I3 => N1101,
      O => data_array0_6_mux0000(27)
    );
  Mmux_data_array0_6_mux0000161 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_23_2591,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_23_2527,
      I3 => N1101,
      O => data_array0_6_mux0000(23)
    );
  Mmux_data_array0_6_mux0000151 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_22_2590,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_22_2526,
      I3 => N1101,
      O => data_array0_6_mux0000(22)
    );
  Mmux_data_array0_6_mux0000121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_1_2576,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_1_2512,
      I3 => N1101,
      O => data_array0_6_mux0000(1)
    );
  Mmux_data_array0_6_mux0000111 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_7_19_2586,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_6_19_2522,
      I3 => N1101,
      O => data_array0_6_mux0000(19)
    );
  Mmux_data_array0_5_mux0000251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_31_2536,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_5_31_2472,
      I3 => N1101,
      O => data_array0_5_mux0000(31)
    );
  Mmux_data_array0_5_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_30_2535,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_5_30_2471,
      I3 => N1101,
      O => data_array0_5_mux0000(30)
    );
  Mmux_data_array0_5_mux0000221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_29_2533,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_5_29_2469,
      I3 => N1101,
      O => data_array0_5_mux0000(29)
    );
  Mmux_data_array0_5_mux0000211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_28_2532,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_5_28_2468,
      I3 => N1101,
      O => data_array0_5_mux0000(28)
    );
  Mmux_data_array0_5_mux0000201 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_27_2531,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_5_27_2467,
      I3 => N1101,
      O => data_array0_5_mux0000(27)
    );
  Mmux_data_array0_5_mux0000191 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_26_2530,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_5_26_2466,
      I3 => N1101,
      O => data_array0_5_mux0000(26)
    );
  Mmux_data_array0_5_mux0000181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_6_25_2529,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_5_25_2465,
      I3 => N1101,
      O => data_array0_5_mux0000(25)
    );
  Mmux_data_array0_4_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_5_30_2471,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_4_30_2407,
      I3 => N1101,
      O => data_array0_4_mux0000(30)
    );
  Mmux_data_array0_4_mux0000191 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_5_26_2466,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_4_26_2402,
      I3 => N1101,
      O => data_array0_4_mux0000(26)
    );
  Mmux_data_array0_4_mux0000181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_5_25_2465,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_4_25_2401,
      I3 => N1101,
      O => data_array0_4_mux0000(25)
    );
  Mmux_data_array0_3_mux0000251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_31_2408,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_3_31_2344,
      I3 => N1101,
      O => data_array0_3_mux0000(31)
    );
  Mmux_data_array0_3_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_30_2407,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_3_30_2343,
      I3 => N1101,
      O => data_array0_3_mux0000(30)
    );
  Mmux_data_array0_3_mux0000221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_29_2405,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_3_29_2341,
      I3 => N1101,
      O => data_array0_3_mux0000(29)
    );
  Mmux_data_array0_3_mux0000211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_28_2404,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_3_28_2340,
      I3 => N1101,
      O => data_array0_3_mux0000(28)
    );
  Mmux_data_array0_3_mux0000201 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_27_2403,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_3_27_2339,
      I3 => N1101,
      O => data_array0_3_mux0000(27)
    );
  Mmux_data_array0_3_mux0000191 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_26_2402,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_3_26_2338,
      I3 => N1101,
      O => data_array0_3_mux0000(26)
    );
  Mmux_data_array0_3_mux0000181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_25_2401,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_3_25_2337,
      I3 => N1101,
      O => data_array0_3_mux0000(25)
    );
  Mmux_data_array0_3_mux0000171 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_24_2400,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_3_24_2336,
      I3 => N1101,
      O => data_array0_3_mux0000(24)
    );
  Mmux_data_array0_3_mux0000161 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_4_23_2399,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_3_23_2335,
      I3 => N1101,
      O => data_array0_3_mux0000(23)
    );
  Mmux_data_array0_10_mux000071 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_15_1715,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_15_1652,
      I3 => N1121,
      O => data_array0_10_mux0000_15_Q
    );
  Mmux_data_array0_10_mux000061 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_14_1714,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_14_1651,
      I3 => N1121,
      O => data_array0_10_mux0000_14_Q
    );
  Mmux_data_array0_10_mux000051 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_13_1713,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_13_1650,
      I3 => N1121,
      O => data_array0_10_mux0000_13_Q
    );
  Mmux_data_array0_10_mux000041 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_12_1712,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_12_1649,
      I3 => N1121,
      O => data_array0_10_mux0000_12_Q
    );
  Mmux_data_array0_10_mux0000321 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_9_1738,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_9_1675,
      I3 => N1121,
      O => data_array0_10_mux0000_9_Q
    );
  Mmux_data_array0_10_mux000032 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_11_1711,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_11_1648,
      I3 => N1121,
      O => data_array0_10_mux0000_11_Q
    );
  Mmux_data_array0_10_mux0000281 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_5_1734,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_5_1671,
      I3 => N1121,
      O => data_array0_10_mux0000_5_Q
    );
  Mmux_data_array0_10_mux0000271 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_4_1733,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_4_1670,
      I3 => N1121,
      O => data_array0_10_mux0000_4_Q
    );
  Mmux_data_array0_10_mux0000251 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_31_1732,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_31_1669,
      I3 => N1121,
      O => data_array0_10_mux0000_31_Q
    );
  Mmux_data_array0_10_mux0000241 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_30_1731,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_30_1668,
      I3 => N1121,
      O => data_array0_10_mux0000_30_Q
    );
  Mmux_data_array0_10_mux0000221 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_29_1729,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_29_1666,
      I3 => N1121,
      O => data_array0_10_mux0000_29_Q
    );
  Mmux_data_array0_10_mux0000211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_28_1728,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_28_1665,
      I3 => N1121,
      O => data_array0_10_mux0000_28_Q
    );
  Mmux_data_array0_10_mux0000201 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_27_1727,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_27_1664,
      I3 => N1121,
      O => data_array0_10_mux0000_27_Q
    );
  Mmux_data_array0_10_mux000021 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_10_1710,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_10_1647,
      I3 => N1121,
      O => data_array0_10_mux0000_10_Q
    );
  Mmux_data_array0_10_mux0000181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_25_1726,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_25_1663,
      I3 => N1121,
      O => data_array0_10_mux0000_25_Q
    );
  Mmux_data_array0_10_mux0000151 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_22_1723,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_22_1660,
      I3 => N1121,
      O => data_array0_10_mux0000_22_Q
    );
  Mmux_data_array0_10_mux0000121 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_1_1709,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_1_1646,
      I3 => N1121,
      O => data_array0_10_mux0000_1_Q
    );
  Mmux_data_array0_10_mux0000101 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_18_1718,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_18_1655,
      I3 => N1121,
      O => data_array0_10_mux0000_18_Q
    );
  Mmux_data_array0_10_mux000012 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_11_0_1708,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_10_0_1645,
      I3 => N1121,
      O => data_array0_10_mux0000_0_Q
    );
  mux101211 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => data_array0_12_9_1796,
      I1 => data_array0_11_9_1738,
      I2 => control_eof_12_not00012_1502,
      I3 => N869,
      O => data_array0_11_mux0000_9_Q
    );
  mux10121 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => data_array0_12_20_1783,
      I1 => data_array0_11_20_1721,
      I2 => control_eof_12_not00012_1502,
      I3 => N82,
      O => data_array0_11_mux0000_20_Q
    );
  mux101171 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => data_array0_12_5_1792,
      I1 => data_array0_11_5_1734,
      I2 => control_eof_12_not00012_1502,
      I3 => N82,
      O => data_array0_11_mux0000_5_Q
    );
  mux101161 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => data_array0_12_4_1791,
      I1 => data_array0_11_4_1733,
      I2 => control_eof_12_not00012_1502,
      I3 => N82,
      O => data_array0_11_mux0000_4_Q
    );
  mux101101 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => data_array0_12_28_1788,
      I1 => data_array0_11_28_1728,
      I2 => control_eof_12_not00012_1502,
      I3 => N82,
      O => data_array0_11_mux0000_28_Q
    );
  data_fip_mux00001 : LUT4
    generic map(
      INIT => X"FF8D"
    )
    port map (
      I0 => done_v_or0010,
      I1 => data_fip_2908,
      I2 => done_v_3119,
      I3 => N193,
      O => data_fip_mux0000
    );
  Mmux_data_array0_10_mux0000301 : LUT4
    generic map(
      INIT => X"FFCA"
    )
    port map (
      I0 => data_array0_10_7_1673,
      I1 => data_array0_11_7_1736,
      I2 => control_eof_12_not00012_1502,
      I3 => N82,
      O => data_array0_10_mux0000_7_Q
    );
  Mmux_data_array0_10_mux0000291 : LUT4
    generic map(
      INIT => X"FFCA"
    )
    port map (
      I0 => data_array0_10_6_1672,
      I1 => data_array0_11_6_1735,
      I2 => control_eof_12_not00012_1502,
      I3 => N82,
      O => data_array0_10_mux0000_6_Q
    );
  Mmux_data_array0_10_mux0000262 : LUT4
    generic map(
      INIT => X"FFCA"
    )
    port map (
      I0 => data_array0_10_3_1667,
      I1 => data_array0_11_3_1730,
      I2 => control_eof_12_not00012_1502,
      I3 => N82,
      O => data_array0_10_mux0000_3_Q
    );
  Mmux_data_array0_8_mux00001031 : LUT4
    generic map(
      INIT => X"00F9"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N131,
      I3 => control_eof_12_not00012_1502,
      O => N1171
    );
  pg_ctrl_i_FrameType_mux0001_7_211 : LUT4
    generic map(
      INIT => X"1814"
    )
    port map (
      I0 => PG_CTRL_DiagMode(1),
      I1 => PG_CTRL_DiagMode(2),
      I2 => PG_CTRL_DiagMode(3),
      I3 => PG_CTRL_DiagMode(0),
      O => N100
    );
  ctrl_frame_dat_mux0000_30_3_SW0 : LUT3
    generic map(
      INIT => X"E3"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_1_3226,
      I2 => pg_ctrl_i_FrameType_2_3227,
      O => N160
    );
  mux110 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_10_1710,
      I1 => N1621,
      I2 => N1151,
      I3 => N868,
      O => data_array0_11_mux0000_10_Q
    );
  mux108 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_18_1718,
      I1 => N164,
      I2 => N1151,
      I3 => N79,
      O => data_array0_11_mux0000_18_Q
    );
  mux104 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_14_1714,
      I1 => N1661,
      I2 => N1151,
      I3 => N79,
      O => data_array0_11_mux0000_14_Q
    );
  mux102 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_12_1712,
      I1 => N1681,
      I2 => N1151,
      I3 => N79,
      O => data_array0_11_mux0000_12_Q
    );
  mux1017 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_25_1726,
      I1 => N1701,
      I2 => N1151,
      I3 => N79,
      O => data_array0_11_mux0000_25_Q
    );
  mux1013 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_21_1722,
      I1 => N172,
      I2 => N1151,
      I3 => N79,
      O => data_array0_11_mux0000_21_Q
    );
  mux10118 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_6_1735,
      I1 => N1741,
      I2 => N1151,
      I3 => N79,
      O => data_array0_11_mux0000_6_Q
    );
  mux10115 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_11_3_1730,
      I1 => N1761,
      I2 => N1151,
      I3 => N79,
      O => data_array0_11_mux0000_3_Q
    );
  control_eof_9_mux0000 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => control_eof(9),
      I1 => N1781,
      I2 => N853,
      I3 => N77,
      O => control_eof_9_mux0000_1598
    );
  Mmux_data_array0_9_mux000028 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_5_2727,
      I1 => N1801,
      I2 => N1101,
      I3 => N864,
      O => data_array0_9_mux0000_5_Q
    );
  Mmux_data_array0_9_mux000015 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_22_2716,
      I1 => N1821,
      I2 => N1131,
      I3 => N77,
      O => data_array0_9_mux0000_22_Q
    );
  Mmux_data_array0_9_mux000014 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_21_2715,
      I1 => N184,
      I2 => N1131,
      I3 => N77,
      O => data_array0_9_mux0000_21_Q
    );
  Mmux_data_array0_9_mux000010 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_9_18_2711,
      I1 => N1861,
      I2 => N1131,
      I3 => N77,
      O => data_array0_9_mux0000_18_Q
    );
  Mmux_data_array0_8_mux000025 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_31_2663,
      I1 => N188,
      I2 => N1101,
      I3 => N205,
      O => data_array0_8_mux0000_31_Q
    );
  Mmux_data_array0_8_mux000024 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_30_2662,
      I1 => N1901,
      I2 => N1101,
      I3 => N205,
      O => data_array0_8_mux0000_30_Q
    );
  Mmux_data_array0_8_mux000022 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_29_2660,
      I1 => N192,
      I2 => N1101,
      I3 => N205,
      O => data_array0_8_mux0000_29_Q
    );
  Mmux_data_array0_8_mux000021 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_28_2659,
      I1 => N194,
      I2 => N1101,
      I3 => N205,
      O => data_array0_8_mux0000_28_Q
    );
  Mmux_data_array0_8_mux000020 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_27_2658,
      I1 => N1961,
      I2 => N1101,
      I3 => N205,
      O => data_array0_8_mux0000_27_Q
    );
  Mmux_data_array0_8_mux000018 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_25_2657,
      I1 => N198,
      I2 => N1101,
      I3 => N205,
      O => data_array0_8_mux0000_25_Q
    );
  Mmux_data_array0_8_mux000017 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_24_2656,
      I1 => N2001,
      I2 => N1101,
      I3 => N205,
      O => data_array0_8_mux0000_24_Q
    );
  Mmux_data_array0_8_mux000016 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_8_23_2655,
      I1 => N2021,
      I2 => N1101,
      I3 => N205,
      O => data_array0_8_mux0000_23_Q
    );
  Mmux_data_array0_7_mux000031 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_8_2605,
      I1 => N2041,
      I2 => N1101,
      I3 => N205,
      O => data_array0_7_mux0000(8)
    );
  Mmux_data_array0_7_mux000030 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_7_2604,
      I1 => N2061,
      I2 => N1101,
      I3 => N205,
      O => data_array0_7_mux0000(7)
    );
  Mmux_data_array0_7_mux00003 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_11_2578,
      I1 => N208,
      I2 => N1101,
      I3 => N205,
      O => data_array0_7_mux0000(11)
    );
  Mmux_data_array0_7_mux000013 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_20_2588,
      I1 => N210,
      I2 => N1131,
      I3 => N77,
      O => data_array0_7_mux0000(20)
    );
  Mmux_data_array0_7_mux00001 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_7_0_2575,
      I1 => N212,
      I2 => N1101,
      I3 => N205,
      O => data_array0_7_mux0000(0)
    );
  Mmux_data_array0_6_mux00006 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_14_2517,
      I1 => N214,
      I2 => N1131,
      I3 => N77,
      O => data_array0_6_mux0000(14)
    );
  Mmux_data_array0_6_mux00004 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_12_2515,
      I1 => N216,
      I2 => N1131,
      I3 => N77,
      O => data_array0_6_mux0000(12)
    );
  Mmux_data_array0_6_mux000032 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_9_2542,
      I1 => N218,
      I2 => N1131,
      I3 => N77,
      O => data_array0_6_mux0000(9)
    );
  Mmux_data_array0_6_mux000029 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_6_2539,
      I1 => N220,
      I2 => N1131,
      I3 => N77,
      O => data_array0_6_mux0000(6)
    );
  Mmux_data_array0_6_mux000028 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_5_2538,
      I1 => N222,
      I2 => N1131,
      I3 => N77,
      O => data_array0_6_mux0000(5)
    );
  Mmux_data_array0_6_mux000027 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_4_2537,
      I1 => N224,
      I2 => N1131,
      I3 => N77,
      O => data_array0_6_mux0000(4)
    );
  Mmux_data_array0_6_mux000021 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_28_2532,
      I1 => N226,
      I2 => N1131,
      I3 => N77,
      O => data_array0_6_mux0000(28)
    );
  Mmux_data_array0_6_mux00002 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_10_2513,
      I1 => N228,
      I2 => N1131,
      I3 => N77,
      O => data_array0_6_mux0000(10)
    );
  Mmux_data_array0_6_mux000018 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_25_2529,
      I1 => N230,
      I2 => N1131,
      I3 => N77,
      O => data_array0_6_mux0000(25)
    );
  Mmux_data_array0_6_mux000014 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_21_2525,
      I1 => N232,
      I2 => N1131,
      I3 => N77,
      O => data_array0_6_mux0000(21)
    );
  Mmux_data_array0_6_mux000013 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_20_2524,
      I1 => N234,
      I2 => N1131,
      I3 => N77,
      O => data_array0_6_mux0000(20)
    );
  Mmux_data_array0_6_mux000010 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_18_2521,
      I1 => N236,
      I2 => N1131,
      I3 => N77,
      O => data_array0_6_mux0000(18)
    );
  Mmux_data_array0_6_mux00001 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_6_0_2511,
      I1 => N238,
      I2 => N1101,
      I3 => N205,
      O => data_array0_6_mux0000(0)
    );
  Mmux_data_array0_5_mux000017 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_5_24_2464,
      I1 => N240,
      I2 => N1131,
      I3 => N77,
      O => data_array0_5_mux0000(24)
    );
  Mmux_data_array0_2_mux00009 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_17_2264,
      I1 => N242,
      I2 => N848,
      I3 => N205,
      O => data_array0_2_mux0000(17)
    );
  Mmux_data_array0_2_mux000025 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_31_2280,
      I1 => N244,
      I2 => N1112,
      I3 => N205,
      O => data_array0_2_mux0000(31)
    );
  Mmux_data_array0_2_mux000024 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_30_2279,
      I1 => N246,
      I2 => N1112,
      I3 => N205,
      O => data_array0_2_mux0000(30)
    );
  Mmux_data_array0_2_mux000022 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_29_2277,
      I1 => N248,
      I2 => N1112,
      I3 => N205,
      O => data_array0_2_mux0000(29)
    );
  Mmux_data_array0_2_mux000021 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_2_28_2276,
      I1 => N250,
      I2 => N1112,
      I3 => N205,
      O => data_array0_2_mux0000(28)
    );
  Mmux_data_array0_10_mux00009 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_17_1654,
      I1 => N252,
      I2 => N1151,
      I3 => N79,
      O => data_array0_10_mux0000_17_Q
    );
  Mmux_data_array0_10_mux00008 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_16_1653,
      I1 => N254,
      I2 => N1151,
      I3 => N79,
      O => data_array0_10_mux0000_16_Q
    );
  Mmux_data_array0_10_mux000031 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_8_1674,
      I1 => N256,
      I2 => N1151,
      I3 => N79,
      O => data_array0_10_mux0000_8_Q
    );
  Mmux_data_array0_10_mux000023 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_2_1657,
      I1 => N258,
      I2 => N1151,
      I3 => N79,
      O => data_array0_10_mux0000_2_Q
    );
  Mmux_data_array0_10_mux000017 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_24_1662,
      I1 => N260,
      I2 => N1151,
      I3 => N79,
      O => data_array0_10_mux0000_24_Q
    );
  Mmux_data_array0_10_mux000016 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_23_1661,
      I1 => N262,
      I2 => N1151,
      I3 => N79,
      O => data_array0_10_mux0000_23_Q
    );
  Mmux_data_array0_10_mux000014 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_21_1659,
      I1 => N264,
      I2 => N1151,
      I3 => N79,
      O => data_array0_10_mux0000_21_Q
    );
  Mmux_data_array0_10_mux000013 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_20_1658,
      I1 => N266,
      I2 => N1151,
      I3 => N79,
      O => data_array0_10_mux0000_20_Q
    );
  Mmux_data_array0_10_mux000011 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_10_19_1656,
      I1 => N268,
      I2 => N1151,
      I3 => N79,
      O => data_array0_10_mux0000_19_Q
    );
  Mmux_data_array0_3_mux00009 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_17_2328,
      I1 => N1101,
      I2 => N274,
      O => data_array0_3_mux0000(17)
    );
  Mmux_data_array0_3_mux00008 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_16_2327,
      I1 => N1101,
      I2 => N276,
      O => data_array0_3_mux0000(16)
    );
  Mmux_data_array0_3_mux00007 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_15_2326,
      I1 => N1101,
      I2 => N278,
      O => data_array0_3_mux0000(15)
    );
  Mmux_data_array0_3_mux00006 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_14_2325,
      I1 => N1101,
      I2 => N280,
      O => data_array0_3_mux0000(14)
    );
  Mmux_data_array0_3_mux00005 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_13_2324,
      I1 => N1101,
      I2 => N282,
      O => data_array0_3_mux0000(13)
    );
  Mmux_data_array0_3_mux00004 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_12_2323,
      I1 => N1101,
      I2 => N284,
      O => data_array0_3_mux0000(12)
    );
  Mmux_data_array0_3_mux000032_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_9_2414,
      I1 => Acq_Number(9),
      I2 => control_eof_12_not00012_1502,
      I3 => N847,
      O => N286
    );
  Mmux_data_array0_3_mux000032 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_9_2350,
      I1 => N1101,
      I2 => N286,
      O => data_array0_3_mux0000(9)
    );
  Mmux_data_array0_3_mux000031 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_8_2349,
      I1 => N1101,
      I2 => N288,
      O => data_array0_3_mux0000(8)
    );
  Mmux_data_array0_3_mux000030 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_7_2348,
      I1 => N1101,
      I2 => N290,
      O => data_array0_3_mux0000(7)
    );
  Mmux_data_array0_3_mux00003 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_11_2322,
      I1 => N1101,
      I2 => N292,
      O => data_array0_3_mux0000(11)
    );
  Mmux_data_array0_3_mux000029 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_6_2347,
      I1 => N1101,
      I2 => N294,
      O => data_array0_3_mux0000(6)
    );
  Mmux_data_array0_3_mux000028 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_5_2346,
      I1 => N1101,
      I2 => N296,
      O => data_array0_3_mux0000(5)
    );
  Mmux_data_array0_3_mux000027 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_4_2345,
      I1 => N1101,
      I2 => N298,
      O => data_array0_3_mux0000(4)
    );
  Mmux_data_array0_3_mux000026 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_3_2342,
      I1 => N1101,
      I2 => N300,
      O => data_array0_3_mux0000(3)
    );
  Mmux_data_array0_3_mux000023 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_2_2331,
      I1 => N1101,
      I2 => N302,
      O => data_array0_3_mux0000(2)
    );
  Mmux_data_array0_3_mux00002 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_10_2321,
      I1 => N1101,
      I2 => N304,
      O => data_array0_3_mux0000(10)
    );
  Mmux_data_array0_3_mux000015 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_22_2334,
      I1 => N1101,
      I2 => N306,
      O => data_array0_3_mux0000(22)
    );
  Mmux_data_array0_3_mux000014 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_21_2333,
      I1 => N1101,
      I2 => N308,
      O => data_array0_3_mux0000(21)
    );
  Mmux_data_array0_3_mux000013 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_20_2332,
      I1 => N1101,
      I2 => N310,
      O => data_array0_3_mux0000(20)
    );
  Mmux_data_array0_3_mux000012 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_1_2320,
      I1 => N1101,
      I2 => N312,
      O => data_array0_3_mux0000(1)
    );
  Mmux_data_array0_3_mux000011 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_19_2330,
      I1 => N1101,
      I2 => N314,
      O => data_array0_3_mux0000(19)
    );
  Mmux_data_array0_3_mux000010 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_18_2329,
      I1 => N1101,
      I2 => N316,
      O => data_array0_3_mux0000(18)
    );
  Mmux_data_array0_3_mux00001_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_0_2383,
      I1 => Acq_Number(0),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      O => N318
    );
  Mmux_data_array0_3_mux00001 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_3_0_2319,
      I1 => N1101,
      I2 => N318,
      O => data_array0_3_mux0000(0)
    );
  Mmux_data_array0_4_mux00005 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_13_3306,
      I1 => N120,
      I2 => N346,
      I3 => N205,
      O => data_array0_4_mux0000(13)
    );
  Mmux_data_array0_4_mux00004 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_12_3305,
      I1 => N120,
      I2 => N348,
      I3 => N205,
      O => data_array0_4_mux0000(12)
    );
  Mmux_data_array0_4_mux000032_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_5_9_2478,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_4_9_2414,
      I3 => N851,
      O => N350
    );
  Mmux_data_array0_4_mux000032 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_9_3324,
      I1 => N120,
      I2 => N350,
      I3 => N205,
      O => data_array0_4_mux0000(9)
    );
  Mmux_data_array0_4_mux00002 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_10_3303,
      I1 => N120,
      I2 => N352,
      I3 => N205,
      O => data_array0_4_mux0000(10)
    );
  Mmux_data_array0_4_mux000015 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_22_3316,
      I1 => N120,
      I2 => N354,
      I3 => N205,
      O => data_array0_4_mux0000(22)
    );
  ctrl_frame_dat_mux0000_30_20 : LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N174,
      O => ctrl_frame_dat_mux0000_30_20_1631
    );
  Mmux_data_array0_9_mux00002912 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      O => Mmux_data_array0_7_mux00002912
    );
  Mmux_data_array0_7_mux00003224 : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N174,
      I1 => Mmux_data_array0_7_mux00002912,
      I2 => N78,
      I3 => data_array0_7_9_2606,
      O => Mmux_data_array0_7_mux00003224_440
    );
  Mmux_data_array0_7_mux000026_SW0 : LUT4
    generic map(
      INIT => X"FF14"
    )
    port map (
      I0 => N174,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => pg_ctrl_i_FrameType_0_3225,
      I3 => data_array0_7_3_2598,
      O => N374
    );
  Mmux_data_array0_7_mux000026 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => data_array0_8_3_2661,
      I1 => N374,
      I2 => control_eof_12_not00012_1502,
      I3 => N77,
      O => data_array0_7_mux0000(3)
    );
  Mmux_data_array0_8_mux0000814 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => Acq_Number(16),
      O => Mmux_data_array0_8_mux0000814_459
    );
  Mmux_data_array0_8_mux0000833 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_16_2647,
      I1 => N1171,
      I2 => Mmux_data_array0_8_mux0000824_460,
      O => data_array0_8_mux0000_16_Q
    );
  Mmux_data_array0_8_mux0000414 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => Acq_Number(12),
      O => Mmux_data_array0_8_mux0000414_457
    );
  Mmux_data_array0_8_mux0000433 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_12_2643,
      I1 => N1171,
      I2 => Mmux_data_array0_8_mux0000424_458,
      O => data_array0_8_mux0000_12_Q
    );
  Mmux_data_array0_8_mux00003214 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => Acq_Number(9),
      O => Mmux_data_array0_8_mux00003214_455
    );
  Mmux_data_array0_8_mux00003224 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_9_2731,
      I1 => Mmux_data_array0_8_mux00003214_455,
      I2 => control_eof_12_not00012_1502,
      I3 => N190,
      O => Mmux_data_array0_8_mux00003224_456
    );
  Mmux_data_array0_8_mux00003233 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_9_2669,
      I1 => N1171,
      I2 => Mmux_data_array0_8_mux00003224_456,
      O => data_array0_8_mux0000_9_Q
    );
  Mmux_data_array0_8_mux00002814 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => Acq_Number(5),
      O => Mmux_data_array0_8_mux00002814_453
    );
  Mmux_data_array0_8_mux00002833 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_5_2665,
      I1 => N1171,
      I2 => Mmux_data_array0_8_mux00002824_454,
      O => data_array0_8_mux0000_5_Q
    );
  Mmux_data_array0_8_mux00002714 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => Acq_Number(4),
      O => Mmux_data_array0_8_mux00002714_451
    );
  Mmux_data_array0_8_mux00002733 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_4_2664,
      I1 => N1171,
      I2 => Mmux_data_array0_8_mux00002724_452,
      O => data_array0_8_mux0000_4_Q
    );
  Mmux_data_array0_8_mux00002314 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => Acq_Number(2),
      O => Mmux_data_array0_8_mux00002314_449
    );
  Mmux_data_array0_8_mux00002333 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_2_2651,
      I1 => N1171,
      I2 => Mmux_data_array0_8_mux00002324_450,
      O => data_array0_8_mux0000_2_Q
    );
  Mmux_data_array0_8_mux00001514 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => Acq_Number(22),
      O => Mmux_data_array0_8_mux00001514_447
    );
  Mmux_data_array0_8_mux00001533 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_22_2654,
      I1 => N1171,
      I2 => Mmux_data_array0_8_mux00001524_448,
      O => data_array0_8_mux0000_22_Q
    );
  Mmux_data_array0_8_mux00001114 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => Acq_Number(19),
      O => Mmux_data_array0_8_mux00001114_445
    );
  Mmux_data_array0_8_mux00001133 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_19_2650,
      I1 => N1171,
      I2 => Mmux_data_array0_8_mux00001124_446,
      O => data_array0_8_mux0000_19_Q
    );
  Mmux_data_array0_8_mux00001014 : LUT3
    generic map(
      INIT => X"64"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => Acq_Number(18),
      O => Mmux_data_array0_8_mux00001014_443
    );
  Mmux_data_array0_8_mux00001033 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_array0_8_18_2649,
      I1 => N1171,
      I2 => Mmux_data_array0_8_mux00001024_444,
      O => data_array0_8_mux0000_18_Q
    );
  pg_ctrl_i_Trig_mux000138 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => Diag_State_FFd2_83,
      O => pg_ctrl_i_Trig_mux000138_3351
    );
  pg_ctrl_i_Trig_mux000141 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => pg_ctrl_i_Trig_mux000138_3351,
      I1 => Diag_State_FFd1_79,
      I2 => N162,
      I3 => PG_CTRL_Trig,
      O => pg_ctrl_i_Trig_mux000141_3352
    );
  TagCnt_L_mux0000_7_6 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => TagCnt_L(5),
      I1 => TagCnt_L(6),
      I2 => N17,
      O => TagCnt_L_mux0000_7_6_1274
    );
  TagCnt_L_mux0000_7_18 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => TagCnt_L(4),
      I1 => TagCnt_L(5),
      I2 => TagCnt_L(6),
      I3 => TagCnt_L(2),
      O => TagCnt_L_mux0000_7_18_1272
    );
  Mmux_data_array0_4_mux00006_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_14_2389,
      I1 => data_array0_5_14_2453,
      I2 => N887,
      I3 => control_eof_12_not00012_1502,
      O => N383
    );
  diag_cnt_mux0000_0_121 : LUT4
    generic map(
      INIT => X"CDCF"
    )
    port map (
      I0 => PG_CTRL_Trig,
      I1 => Diag_State_FFd2_83,
      I2 => Diag_State_FFd1_79,
      I3 => N876,
      O => N781
    );
  pg_ctrl_i_FrameType_mux0001_7_11 : LUT3
    generic map(
      INIT => X"EB"
    )
    port map (
      I0 => PG_CTRL_DiagMode(3),
      I1 => PG_CTRL_DiagMode(1),
      I2 => PG_CTRL_DiagMode(2),
      O => N26
    );
  Mmux_data_array0_8_mux000010122 : LUT4
    generic map(
      INIT => X"F7DF"
    )
    port map (
      I0 => data_array0_1_and0000,
      I1 => pg_ctrl_i_FrameType_1_3226,
      I2 => pg_ctrl_i_FrameType_2_3227,
      I3 => pg_ctrl_i_FrameType_7_3230,
      O => N131
    );
  Mmux_data_array0_8_mux00001_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_0_2639,
      I1 => Acq_Number(0),
      I2 => N1101,
      I3 => N849,
      O => N437
    );
  Mmux_data_array0_5_mux000032_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_9_2478,
      I1 => data_array0_6_9_2542,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      O => N447
    );
  Mmux_data_array0_5_mux00001_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_0_2447,
      I1 => data_array0_6_0_2511,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      O => N463
    );
  Mmux_data_array0_4_mux00001_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_0_2383,
      I1 => data_array0_5_0_2447,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      O => N473
    );
  Mmux_data_array0_5_mux00009 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_17_3310,
      I1 => N77,
      I2 => N477,
      I3 => N205,
      O => data_array0_5_mux0000(17)
    );
  Mmux_data_array0_5_mux00008 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_16_3309,
      I1 => N77,
      I2 => N479,
      I3 => N205,
      O => data_array0_5_mux0000(16)
    );
  Mmux_data_array0_5_mux000031 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_8_3323,
      I1 => N77,
      I2 => N4811,
      I3 => N205,
      O => data_array0_5_mux0000(8)
    );
  Mmux_data_array0_5_mux000029 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_6_3321,
      I1 => N77,
      I2 => N483,
      I3 => N205,
      O => data_array0_5_mux0000(6)
    );
  Mmux_data_array0_5_mux000023 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_2_3313,
      I1 => N77,
      I2 => N485,
      I3 => N205,
      O => data_array0_5_mux0000(2)
    );
  Mmux_data_array0_5_mux000016 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_23_3317,
      I1 => N77,
      I2 => N487,
      I3 => N205,
      O => data_array0_5_mux0000(23)
    );
  Mmux_data_array0_5_mux000014 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_21_3315,
      I1 => N77,
      I2 => N489,
      I3 => N205,
      O => data_array0_5_mux0000(21)
    );
  Mmux_data_array0_5_mux000013 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_20_3314,
      I1 => N77,
      I2 => N491,
      I3 => N205,
      O => data_array0_5_mux0000(20)
    );
  Mmux_data_array0_5_mux000011 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_19_3312,
      I1 => N77,
      I2 => N493,
      I3 => N205,
      O => data_array0_5_mux0000(19)
    );
  Mmux_data_array0_4_mux00007 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_15_3308,
      I1 => N77,
      I2 => N495,
      I3 => N205,
      O => data_array0_4_mux0000(15)
    );
  Mmux_data_array0_4_mux000029 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_6_3321,
      I1 => N77,
      I2 => N497,
      I3 => N205,
      O => data_array0_4_mux0000(6)
    );
  Mmux_data_array0_4_mux000027 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_4_3319,
      I1 => N77,
      I2 => N499,
      I3 => N205,
      O => data_array0_4_mux0000(4)
    );
  Mmux_data_array0_4_mux000023 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_2_3313,
      I1 => N77,
      I2 => N501,
      I3 => N205,
      O => data_array0_4_mux0000(2)
    );
  Mmux_data_array0_4_mux000012 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_1_3302,
      I1 => N77,
      I2 => N503,
      I3 => N205,
      O => data_array0_4_mux0000(1)
    );
  pg_ctrl_i_FrameType_mux0001_6_41 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => N781,
      I2 => Diag_State_FFd1_79,
      I3 => pg_ctrl_i_FrameType_mux0001_6_25_3332,
      O => pg_ctrl_i_FrameType_mux0001_6_41_3334
    );
  Diag_State_FFd1_In22 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => Diag_State_FFd1_79,
      I1 => data_array0_1_and0000,
      I2 => Diag_State_FFd2_83,
      I3 => pg_ctrl_i_Trig_or0001_3353,
      O => Diag_State_FFd1_In22_81
    );
  pg_ctrl_i_FrameType_mux0001_5_9 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => pg_ctrl_i_FrameType_1_3226,
      I3 => N187,
      O => pg_ctrl_i_FrameType_mux0001_5_9_3331
    );
  pg_ctrl_i_FrameType_mux0001_7_23 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_mux0001_7_12_3337,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => N187,
      O => pg_ctrl_i_FrameType_mux0001_7_23_3338
    );
  pg_ctrl_i_FrameType_mux0001_7_55 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => Diag_State_FFd1_79,
      I1 => Acq_Number_or0001,
      I2 => N781,
      I3 => N131,
      O => pg_ctrl_i_FrameType_mux0001_7_55_3340
    );
  TagCnt_L_mux0000_4_1 : LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => TagCnt_L(4),
      I1 => TagCnt_L(3),
      I2 => TagCnt_L(2),
      I3 => N44,
      O => TagCnt_L_mux0000(4)
    );
  data_array_1_and00001 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N931,
      O => data_array_1_and0000
    );
  config_eof_11_not0001311 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_3228,
      I1 => pg_ctrl_i_FrameType_2_3227,
      I2 => pg_ctrl_i_FrameType_6_3229,
      O => N931
    );
  done_v_or00101 : LUT4
    generic map(
      INIT => X"2F22"
    )
    port map (
      I0 => data_frame_eof_3065,
      I1 => done_v_3119,
      I2 => data_fip_2908,
      I3 => pg_ctrl_i_Trig_3279,
      O => done_v_or0010
    );
  Acq_Number_mux0000_9_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(9),
      I1 => Acq_Number_share0000(9),
      I2 => N888,
      I3 => N6,
      O => Acq_Number_mux0000(9)
    );
  Acq_Number_mux0000_8_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(8),
      I1 => Acq_Number_share0000(8),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(8)
    );
  Acq_Number_mux0000_7_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(7),
      I1 => Acq_Number_share0000(7),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(7)
    );
  Acq_Number_mux0000_6_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(6),
      I1 => Acq_Number_share0000(6),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(6)
    );
  Acq_Number_mux0000_5_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(5),
      I1 => Acq_Number_share0000(5),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(5)
    );
  Acq_Number_mux0000_4_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(4),
      I1 => Acq_Number_share0000(4),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(4)
    );
  Acq_Number_mux0000_3_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(3),
      I1 => Acq_Number_share0000(3),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(3)
    );
  Acq_Number_mux0000_2_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(2),
      I1 => Acq_Number_share0000(2),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(2)
    );
  Acq_Number_mux0000_22_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(22),
      I1 => Acq_Number_share0000(22),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(22)
    );
  Acq_Number_mux0000_21_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(21),
      I1 => Acq_Number_share0000(21),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(21)
    );
  Acq_Number_mux0000_20_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(20),
      I1 => Acq_Number_share0000(20),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(20)
    );
  Acq_Number_mux0000_1_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(1),
      I1 => Acq_Number_share0000(1),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(1)
    );
  Acq_Number_mux0000_19_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(19),
      I1 => Acq_Number_share0000(19),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(19)
    );
  Acq_Number_mux0000_18_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(18),
      I1 => Acq_Number_share0000(18),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(18)
    );
  Acq_Number_mux0000_17_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(17),
      I1 => Acq_Number_share0000(17),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(17)
    );
  Acq_Number_mux0000_16_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(16),
      I1 => Acq_Number_share0000(16),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(16)
    );
  Acq_Number_mux0000_15_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(15),
      I1 => Acq_Number_share0000(15),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(15)
    );
  Acq_Number_mux0000_14_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(14),
      I1 => Acq_Number_share0000(14),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(14)
    );
  Acq_Number_mux0000_13_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(13),
      I1 => Acq_Number_share0000(13),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(13)
    );
  Acq_Number_mux0000_12_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(12),
      I1 => Acq_Number_share0000(12),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(12)
    );
  Acq_Number_mux0000_11_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(11),
      I1 => Acq_Number_share0000(11),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(11)
    );
  Acq_Number_mux0000_10_1 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(10),
      I1 => Acq_Number_share0000(10),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(10)
    );
  Acq_Number_mux0000_0_2 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => Acq_Number(0),
      I1 => Acq_Number_share0000(0),
      I2 => N148,
      I3 => N6,
      O => Acq_Number_mux0000(0)
    );
  data_frame_dat_0_or00041 : LUT4
    generic map(
      INIT => X"2066"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_2_3223,
      I1 => pg_ctrl_i_DiagMode_3_3224,
      I2 => pg_ctrl_i_DiagMode_0_3221,
      I3 => pg_ctrl_i_DiagMode_1_3222,
      O => data_frame_dat_0_or0004
    );
  Acq_Number_mux0000_0_160 : LUT4
    generic map(
      INIT => X"A8E8"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => pg_ctrl_i_FrameType_0_3225,
      I3 => Acq_Number_or0001,
      O => Acq_Number_mux0000_0_160_27
    );
  Acq_Number_mux0000_0_173 : LUT4
    generic map(
      INIT => X"FDFC"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_3227,
      I1 => Acq_Number_mux0000_0_12_25,
      I2 => Acq_Number_mux0000_0_129_26,
      I3 => Acq_Number_mux0000_0_160_27,
      O => N6
    );
  Mmux_data_array0_3_mux000011011 : LUT4
    generic map(
      INIT => X"9FFF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_3227,
      I1 => pg_ctrl_i_FrameType_1_3226,
      I2 => data_array0_1_and0000,
      I3 => N251,
      O => N62
    );
  data_frame_dat_5_mux000331 : LUT4
    generic map(
      INIT => X"A200"
    )
    port map (
      I0 => data_frame_dat_0_and0002,
      I1 => N251,
      I2 => N1441,
      I3 => done_v_or0010,
      O => N193
    );
  pg_ctrl_i_Trig_mux0001112 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => PG_CTRL_DiagMode(3),
      I1 => PG_CTRL_DiagMode(1),
      I2 => PG_CTRL_DiagMode(2),
      O => N162
    );
  Diag_State_cmp_eq001524 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => diag_cnt(4),
      I1 => diag_cnt(5),
      I2 => diag_cnt(6),
      I3 => diag_cnt(7),
      O => Diag_State_cmp_eq001524_92
    );
  Diag_State_cmp_eq001548 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => diag_cnt(8),
      I1 => diag_cnt(9),
      I2 => diag_cnt(10),
      I3 => diag_cnt(11),
      O => Diag_State_cmp_eq001548_93
    );
  Diag_State_cmp_eq001561 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => diag_cnt(12),
      I1 => diag_cnt(13),
      I2 => diag_cnt(14),
      I3 => diag_cnt(15),
      O => Diag_State_cmp_eq001561_94
    );
  Diag_State_cmp_eq001575 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Diag_State_cmp_eq001511_91,
      I1 => Diag_State_cmp_eq001524_92,
      I2 => Diag_State_cmp_eq001548_93,
      I3 => Diag_State_cmp_eq001561_94,
      O => Diag_State_cmp_eq0015
    );
  diag_cnt_mux0000_9_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(9),
      I1 => PG_CTRL_DiagSize(9),
      I2 => N871,
      I3 => N9,
      O => N514
    );
  diag_cnt_mux0000_8_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(8),
      I1 => PG_CTRL_DiagSize(8),
      I2 => N63,
      I3 => N9,
      O => N516
    );
  diag_cnt_mux0000_7_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(7),
      I1 => PG_CTRL_DiagSize(7),
      I2 => N63,
      I3 => N9,
      O => N518
    );
  diag_cnt_mux0000_6_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(6),
      I1 => PG_CTRL_DiagSize(6),
      I2 => N63,
      I3 => N9,
      O => N520
    );
  diag_cnt_mux0000_5_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(5),
      I1 => PG_CTRL_DiagSize(5),
      I2 => N63,
      I3 => N9,
      O => N522
    );
  diag_cnt_mux0000_4_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(4),
      I1 => PG_CTRL_DiagSize(4),
      I2 => N63,
      I3 => N9,
      O => N524
    );
  diag_cnt_mux0000_3_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(3),
      I1 => PG_CTRL_DiagSize(3),
      I2 => N63,
      I3 => N9,
      O => N526
    );
  diag_cnt_mux0000_2_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(2),
      I1 => PG_CTRL_DiagSize(2),
      I2 => N63,
      I3 => N9,
      O => N528
    );
  diag_cnt_mux0000_1_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(1),
      I1 => PG_CTRL_DiagSize(1),
      I2 => N63,
      I3 => N9,
      O => N530
    );
  diag_cnt_mux0000_15_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(15),
      I1 => PG_CTRL_DiagSize(15),
      I2 => N63,
      I3 => N9,
      O => N532
    );
  diag_cnt_mux0000_14_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(14),
      I1 => PG_CTRL_DiagSize(14),
      I2 => N63,
      I3 => N9,
      O => N534
    );
  diag_cnt_mux0000_13_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(13),
      I1 => PG_CTRL_DiagSize(13),
      I2 => N63,
      I3 => N9,
      O => N536
    );
  diag_cnt_mux0000_12_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(12),
      I1 => PG_CTRL_DiagSize(12),
      I2 => N63,
      I3 => N9,
      O => N538
    );
  diag_cnt_mux0000_11_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(11),
      I1 => PG_CTRL_DiagSize(11),
      I2 => N63,
      I3 => N9,
      O => N540
    );
  diag_cnt_mux0000_10_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(10),
      I1 => PG_CTRL_DiagSize(10),
      I2 => N63,
      I3 => N9,
      O => N542
    );
  diag_cnt_mux0000_0_SW0 : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => diag_cnt(0),
      I1 => PG_CTRL_DiagSize(0),
      I2 => N63,
      I3 => N9,
      O => N544
    );
  Diag_State_FFd2_In62 : LUT4
    generic map(
      INIT => X"0189"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_1_3226,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => pg_ctrl_i_FrameType_2_3227,
      O => Diag_State_FFd2_In62_89
    );
  Mmux_data_array0_5_mux00001311 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_3227,
      I1 => pg_ctrl_i_FrameType_1_3226,
      I2 => data_array0_1_and0000,
      I3 => N846,
      O => N190
    );
  data_frame_dat_26_mux000188 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat(26),
      I1 => N870,
      I2 => data_frame_dat_0_or0004,
      I3 => ZCnt(0),
      O => data_frame_dat_26_mux000188_2999
    );
  data_frame_dat_26_mux0001117 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_26_mux000172_2998,
      I1 => N178,
      I2 => RX_LL_MOSI_DATA(26),
      I3 => data_frame_dat_26_mux000197_3000,
      O => data_frame_dat_26_mux0001
    );
  N1651 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => pg_ctrl_i_FrameType_0_3225,
      O => N165
    );
  data_frame_dat_5_mux0003411 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_3_3224,
      I1 => pg_ctrl_i_DiagMode_2_3223,
      I2 => pg_ctrl_i_DiagMode_1_3222,
      O => N1081
    );
  data_frame_dat_15_mux000211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat_0_cmp_eq0003,
      I1 => YCnt(7),
      I2 => data_frame_dat_0_or0004,
      I3 => ODD_EVENn,
      O => N67
    );
  data_frame_dat_25_mux00018 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_0_3221,
      I1 => XCnt(9),
      I2 => YCnt(1),
      O => data_frame_dat_25_mux00018_2994
    );
  data_frame_dat_25_mux000116 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat_0_or0004,
      I1 => YCnt(4),
      I2 => N1081,
      I3 => data_frame_dat_25_mux00018_2994,
      O => data_frame_dat_25_mux000116_2991
    );
  data_frame_dat_25_mux000135 : LUT4
    generic map(
      INIT => X"C0EA"
    )
    port map (
      I0 => ZCnt(1),
      I1 => data_frame_dat_25_mux000116_2991,
      I2 => N146,
      I3 => N44,
      O => data_frame_dat_25_mux000135_2992
    );
  data_frame_dat_25_mux000160 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_frame_dat(25),
      I1 => data_frame_dat_25_mux000143_2993,
      I2 => N7,
      I3 => data_frame_dat_25_mux000135_2992,
      O => data_frame_dat_25_mux0001
    );
  data_frame_dat_24_mux000114 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_0_3221,
      I1 => XCnt(8),
      I2 => YCnt(0),
      O => data_frame_dat_24_mux000114_2986
    );
  data_frame_dat_24_mux000122 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat_0_or0004,
      I1 => YCnt(3),
      I2 => N1081,
      I3 => data_frame_dat_24_mux000114_2986,
      O => data_frame_dat_24_mux000122_2987
    );
  ZCnt_L_not00011 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => bip0_1439,
      I1 => N19,
      I2 => N150,
      I3 => N56,
      O => ZCnt_L_not0001
    );
  YCnt_mux0002_9_SW1 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => RX_LL_MOSI_EOF,
      I1 => bip0_1439,
      I2 => use_ext_input,
      I3 => done_v_or0010,
      O => N553
    );
  data_frame_dat_30_mux00017 : LUT4
    generic map(
      INIT => X"C0EA"
    )
    port map (
      I0 => ZCnt(6),
      I1 => RX_LL_MOSI_DATA(30),
      I2 => N885,
      I3 => N44,
      O => data_frame_dat_30_mux00017_3020
    );
  data_frame_dat_29_mux00017 : LUT4
    generic map(
      INIT => X"C0EA"
    )
    port map (
      I0 => ZCnt(5),
      I1 => RX_LL_MOSI_DATA(29),
      I2 => N178,
      I3 => N44,
      O => data_frame_dat_29_mux00017_3012
    );
  data_frame_dat_28_mux00017 : LUT4
    generic map(
      INIT => X"C0EA"
    )
    port map (
      I0 => ZCnt(4),
      I1 => RX_LL_MOSI_DATA(28),
      I2 => N178,
      I3 => N44,
      O => data_frame_dat_28_mux00017_3008
    );
  data_frame_dat_27_mux00017 : LUT4
    generic map(
      INIT => X"C0EA"
    )
    port map (
      I0 => ZCnt(3),
      I1 => RX_LL_MOSI_DATA(27),
      I2 => N178,
      I3 => N44,
      O => data_frame_dat_27_mux00017_3004
    );
  data_frame_dat_23_mux00030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_23_3263,
      I1 => N193,
      O => data_frame_dat_23_mux00030_2982
    );
  data_frame_dat_22_mux00030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_22_3262,
      I1 => N193,
      O => data_frame_dat_22_mux00030_2978
    );
  data_frame_dat_21_mux00030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_21_3261,
      I1 => N193,
      O => data_frame_dat_21_mux00030_2974
    );
  data_frame_dat_12_mux00020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_12_3251,
      I1 => N193,
      O => data_frame_dat_12_mux00020_2936
    );
  data_frame_dat_12_mux000230 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => data_frame_dat_12_mux000215,
      I1 => data_frame_dat_12_mux000228_2939,
      I2 => data_frame_dat_12_mux000211_2937,
      O => data_frame_dat_12_mux0002
    );
  data_frame_dat_10_mux00020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_10_3249,
      I1 => N193,
      O => data_frame_dat_10_mux00020_2924
    );
  data_frame_dat_10_mux000237 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => data_frame_dat_10_mux000220_2926,
      I1 => data_frame_dat_10_mux000235_2927,
      I2 => data_frame_dat_10_mux000211_2925,
      O => data_frame_dat_10_mux0002
    );
  data_frame_dat_7_mux00030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_7_3268,
      I1 => N193,
      O => data_frame_dat_7_mux00030_3045
    );
  data_frame_dat_7_mux000352 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => XCnt_L(7),
      I1 => YCnt(2),
      I2 => N890,
      I3 => N202,
      O => data_frame_dat_7_mux000352_3047
    );
  data_frame_dat_6_mux00030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_6_3267,
      I1 => N193,
      O => data_frame_dat_6_mux00030_3040
    );
  data_frame_dat_6_mux000352 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => XCnt_L(6),
      I1 => YCnt(1),
      I2 => N206,
      I3 => N202,
      O => data_frame_dat_6_mux000352_3042
    );
  data_frame_dat_5_mux00030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_5_3266,
      I1 => N193,
      O => data_frame_dat_5_mux00030_3035
    );
  data_frame_dat_5_mux000352 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => XCnt_L(5),
      I1 => YCnt(0),
      I2 => N206,
      I3 => N202,
      O => data_frame_dat_5_mux000352_3037
    );
  data_frame_dat_11_mux00020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_11_3250,
      I1 => N193,
      O => data_frame_dat_11_mux00020_2930
    );
  data_frame_dat_11_mux000232 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bip0_1439,
      I1 => ZCnt(1),
      I2 => ZCnt_L(1),
      O => data_frame_dat_11_mux000232_2931
    );
  data_frame_dat_8_mux00020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_8_3269,
      I1 => N193,
      O => data_frame_dat_8_mux00020_3050
    );
  data_frame_dat_8_mux000236 : LUT4
    generic map(
      INIT => X"E200"
    )
    port map (
      I0 => XCnt_L(8),
      I1 => pg_ctrl_i_DiagMode_0_3221,
      I2 => YCnt(0),
      I3 => N202,
      O => data_frame_dat_8_mux000236_3052
    );
  data_frame_dat_8_mux000257 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => data_frame_dat_8_mux000255_3053,
      I1 => data_frame_dat_8_mux000236_3052,
      I2 => data_frame_dat_8_mux000218_3051,
      O => data_frame_dat_8_mux0002
    );
  data_frame_dat_15_mux00027 : LUT4
    generic map(
      INIT => X"A200"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_15_3254,
      I1 => N874,
      I2 => N1441,
      I3 => done_v_or0010,
      O => data_frame_dat_15_mux00027_2952
    );
  data_frame_dat_9_mux00020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_9_3270,
      I1 => N193,
      O => data_frame_dat_9_mux00020_3056
    );
  data_frame_dat_9_mux000261 : LUT4
    generic map(
      INIT => X"E200"
    )
    port map (
      I0 => XCnt_L(9),
      I1 => pg_ctrl_i_DiagMode_0_3221,
      I2 => YCnt(1),
      I3 => N202,
      O => data_frame_dat_9_mux000261_3058
    );
  data_frame_dat_13_mux00027 : LUT4
    generic map(
      INIT => X"A200"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_13_3252,
      I1 => N251,
      I2 => N873,
      I3 => done_v_or0010,
      O => data_frame_dat_13_mux00027_2943
    );
  data_frame_dat_13_mux000260 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat_0_cmp_eq0003,
      I1 => YCnt(5),
      I2 => data_frame_dat_0_or0004,
      I3 => N101,
      O => data_frame_dat_13_mux000260_2942
    );
  data_frame_dat_0_mux000351 : LUT4
    generic map(
      INIT => X"DC00"
    )
    port map (
      I0 => bip0_1439,
      I1 => N1081,
      I2 => data_frame_dat_0_or0004,
      I3 => N146,
      O => N129
    );
  XCnt_L_mux0001_5_1 : LUT4
    generic map(
      INIT => X"00A6"
    )
    port map (
      I0 => XCnt_L(5),
      I1 => XCnt_L(4),
      I2 => N85,
      I3 => N43,
      O => XCnt_L_mux0001(5)
    );
  ZCnt_mux0002_23_SW1 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => RX_LL_MOSI_EOF,
      I1 => use_ext_input,
      I2 => bip0_1439,
      I3 => done_v_or0010,
      O => N560
    );
  data_frame_dat_31_mux000141 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => data_frame_dat_31_mux000118_3024,
      I1 => done_v_or0010,
      I2 => data_frame_dat_31_mux000115_3023,
      I3 => data_frame_dat_31_mux00012_3025,
      O => data_frame_dat_31_mux0001
    );
  XCnt_L_mux0001_7_16 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => XCnt_L(5),
      I1 => XCnt_L(6),
      I2 => XCnt_L(4),
      I3 => N85,
      O => XCnt_L_mux0001_7_16_1318
    );
  Madd_YCnt_add0000_xor_3_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => YCnt(3),
      I1 => YCnt(2),
      I2 => YCnt(1),
      I3 => YCnt(0),
      O => YCnt_add0000_3_Q
    );
  YCnt_not0001111 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RX_LL_MOSI_DVAL,
      I1 => RX_LL_MOSI_EOF,
      I2 => N855,
      O => N182
    );
  YCnt_mux0002_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => YCnt_add0000_3_Q,
      I1 => N880,
      O => YCnt_mux0002(6)
    );
  YCnt_mux0002_5_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => YCnt_add0000_4_Q,
      I1 => N185,
      O => YCnt_mux0002(5)
    );
  YCnt_mux0002_3_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N856,
      I1 => N185,
      O => YCnt_mux0002(3)
    );
  YCnt_mux0002_2_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => YCnt_add0000_7_Q,
      I1 => N185,
      O => YCnt_mux0002(2)
    );
  YCnt_mux0002_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => YCnt_add0000_8_Q,
      I1 => N185,
      O => YCnt_mux0002(1)
    );
  YCnt_mux0002_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => YCnt_add0000_9_Q,
      I1 => N185,
      O => YCnt_mux0002(0)
    );
  YCnt_mux0002_8_1_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_1439,
      O => N566
    );
  ZCnt_L_mux0002_21_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt_L_share0000(2),
      I1 => N882,
      O => ZCnt_L_mux0002(21)
    );
  ZCnt_L_mux0002_20_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt_L_share0000(3),
      I1 => N1241,
      O => ZCnt_L_mux0002(20)
    );
  ZCnt_L_mux0002_19_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt_L_share0000(4),
      I1 => N1241,
      O => ZCnt_L_mux0002(19)
    );
  ZCnt_L_mux0002_18_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt_L_share0000(5),
      I1 => N1241,
      O => ZCnt_L_mux0002(18)
    );
  ZCnt_L_mux0002_17_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt_L_share0000(6),
      I1 => N1241,
      O => ZCnt_L_mux0002(17)
    );
  ZCnt_L_mux0002_16_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt_L_share0000(7),
      I1 => N1241,
      O => ZCnt_L_mux0002(16)
    );
  TagCnt_L_not0001_SW0 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => bip0_1439,
      I1 => N150,
      I2 => N56,
      O => N572
    );
  TagCnt_L_not0001_SW1 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => bip0_1439,
      I1 => N892,
      I2 => N182,
      I3 => N56,
      O => N573
    );
  ZCnt_mux0002_9_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(14),
      I1 => N881,
      O => ZCnt_mux0002(9)
    );
  ZCnt_mux0002_8_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(15),
      I1 => N179,
      O => ZCnt_mux0002(8)
    );
  ZCnt_mux0002_7_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(16),
      I1 => N179,
      O => ZCnt_mux0002(7)
    );
  ZCnt_mux0002_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(17),
      I1 => N179,
      O => ZCnt_mux0002(6)
    );
  ZCnt_mux0002_5_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(18),
      I1 => N179,
      O => ZCnt_mux0002(5)
    );
  ZCnt_mux0002_4_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(19),
      I1 => N179,
      O => ZCnt_mux0002(4)
    );
  ZCnt_mux0002_3_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(20),
      I1 => N179,
      O => ZCnt_mux0002(3)
    );
  ZCnt_mux0002_2_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(21),
      I1 => N179,
      O => ZCnt_mux0002(2)
    );
  ZCnt_mux0002_22_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(1),
      I1 => N179,
      O => ZCnt_mux0002(22)
    );
  ZCnt_mux0002_21_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(2),
      I1 => N179,
      O => ZCnt_mux0002(21)
    );
  ZCnt_mux0002_20_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(3),
      I1 => N179,
      O => ZCnt_mux0002(20)
    );
  ZCnt_mux0002_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(22),
      I1 => N179,
      O => ZCnt_mux0002(1)
    );
  ZCnt_mux0002_19_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(4),
      I1 => N179,
      O => ZCnt_mux0002(19)
    );
  ZCnt_mux0002_18_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(5),
      I1 => N179,
      O => ZCnt_mux0002(18)
    );
  ZCnt_mux0002_17_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(6),
      I1 => N179,
      O => ZCnt_mux0002(17)
    );
  ZCnt_mux0002_16_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(7),
      I1 => N179,
      O => ZCnt_mux0002(16)
    );
  ZCnt_mux0002_15_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(8),
      I1 => N179,
      O => ZCnt_mux0002(15)
    );
  ZCnt_mux0002_14_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(9),
      I1 => N179,
      O => ZCnt_mux0002(14)
    );
  ZCnt_mux0002_13_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(10),
      I1 => N179,
      O => ZCnt_mux0002(13)
    );
  ZCnt_mux0002_12_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(11),
      I1 => N179,
      O => ZCnt_mux0002(12)
    );
  ZCnt_mux0002_11_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(12),
      I1 => N179,
      O => ZCnt_mux0002(11)
    );
  ZCnt_mux0002_10_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(13),
      I1 => N179,
      O => ZCnt_mux0002(10)
    );
  ZCnt_mux0002_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(23),
      I1 => N179,
      O => ZCnt_mux0002(0)
    );
  ZCnt_mux0002_0_2_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => bip0_1439,
      I1 => use_ext_input,
      O => N575
    );
  Madd_YCnt_add0000_xor_7_11 : LUT4
    generic map(
      INIT => X"F7A2"
    )
    port map (
      I0 => YCnt(7),
      I1 => YCnt(6),
      I2 => N52,
      I3 => N941,
      O => YCnt_add0000_7_Q
    );
  Madd_YCnt_add0000_xor_9_121 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => YCnt(6),
      I1 => YCnt(5),
      I2 => YCnt(4),
      I3 => N857,
      O => N941
    );
  Madd_YCnt_add0000_xor_8_1_SW1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => YCnt(7),
      I1 => YCnt(6),
      O => N581
    );
  ZCnt_not000115 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N150,
      I1 => ZCnt_not00010_1437,
      I2 => N56,
      I3 => ZCnt_not00013_1438,
      O => ZCnt_not0001
    );
  XCnt_not000126 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => XCnt_not000115_1334,
      I1 => XCnt_not00010_1333,
      I2 => N56,
      I3 => XCnt_not00018_1335,
      O => XCnt_not0001
    );
  YCnt_not000163 : LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      I0 => N150,
      I1 => N56,
      I2 => YCnt_not000134_1365,
      I3 => YCnt_not000125_1364,
      O => YCnt_not0001
    );
  done_v_not000155 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N150,
      I1 => done_v_not00019_3124,
      I2 => bip0_not0001,
      I3 => done_v_not000124_3123,
      O => done_v_not0001
    );
  DONE_1937 : FDS
    port map (
      C => CLK,
      D => DONE_mux000153_78,
      S => DONE_mux000133_77,
      Q => NlwRenamedSig_OI_DONE
    );
  diag_cnt_0 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_0_1_3101,
      S => N544,
      Q => diag_cnt(0)
    );
  diag_cnt_mux0000_0_3 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(0),
      I1 => N142,
      O => diag_cnt_mux0000_0_1_3101
    );
  diag_cnt_1 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_1_1_3108,
      S => N530,
      Q => diag_cnt(1)
    );
  diag_cnt_mux0000_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(1),
      I1 => N142,
      O => diag_cnt_mux0000_1_1_3108
    );
  diag_cnt_2 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_2_1_3109,
      S => N528,
      Q => diag_cnt(2)
    );
  diag_cnt_mux0000_2_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(2),
      I1 => N142,
      O => diag_cnt_mux0000_2_1_3109
    );
  diag_cnt_3 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_3_1_3110,
      S => N526,
      Q => diag_cnt(3)
    );
  diag_cnt_mux0000_3_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(3),
      I1 => N142,
      O => diag_cnt_mux0000_3_1_3110
    );
  diag_cnt_4 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_4_1_3111,
      S => N524,
      Q => diag_cnt(4)
    );
  diag_cnt_mux0000_4_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(4),
      I1 => N142,
      O => diag_cnt_mux0000_4_1_3111
    );
  diag_cnt_5 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_5_1_3112,
      S => N522,
      Q => diag_cnt(5)
    );
  diag_cnt_mux0000_5_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(5),
      I1 => N142,
      O => diag_cnt_mux0000_5_1_3112
    );
  diag_cnt_6 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_6_1_3113,
      S => N520,
      Q => diag_cnt(6)
    );
  diag_cnt_mux0000_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(6),
      I1 => N142,
      O => diag_cnt_mux0000_6_1_3113
    );
  diag_cnt_7 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_7_1_3114,
      S => N518,
      Q => diag_cnt(7)
    );
  diag_cnt_mux0000_7_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(7),
      I1 => N142,
      O => diag_cnt_mux0000_7_1_3114
    );
  diag_cnt_8 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_8_1_3115,
      S => N516,
      Q => diag_cnt(8)
    );
  diag_cnt_mux0000_8_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(8),
      I1 => N142,
      O => diag_cnt_mux0000_8_1_3115
    );
  diag_cnt_9 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_9_1_3116,
      S => N514,
      Q => diag_cnt(9)
    );
  diag_cnt_mux0000_9_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(9),
      I1 => N142,
      O => diag_cnt_mux0000_9_1_3116
    );
  diag_cnt_10 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_10_1_3102,
      S => N542,
      Q => diag_cnt(10)
    );
  diag_cnt_mux0000_10_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(10),
      I1 => N142,
      O => diag_cnt_mux0000_10_1_3102
    );
  diag_cnt_11 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_11_1_3103,
      S => N540,
      Q => diag_cnt(11)
    );
  diag_cnt_mux0000_11_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(11),
      I1 => N142,
      O => diag_cnt_mux0000_11_1_3103
    );
  diag_cnt_12 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_12_1_3104,
      S => N538,
      Q => diag_cnt(12)
    );
  diag_cnt_mux0000_12_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(12),
      I1 => N142,
      O => diag_cnt_mux0000_12_1_3104
    );
  diag_cnt_13 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_13_1_3105,
      S => N536,
      Q => diag_cnt(13)
    );
  diag_cnt_mux0000_13_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(13),
      I1 => N142,
      O => diag_cnt_mux0000_13_1_3105
    );
  diag_cnt_14 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_14_1_3106,
      S => N534,
      Q => diag_cnt(14)
    );
  diag_cnt_mux0000_14_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(14),
      I1 => N142,
      O => diag_cnt_mux0000_14_1_3106
    );
  diag_cnt_15 : FDS
    port map (
      C => CLK,
      D => diag_cnt_mux0000_15_1_3107,
      S => N532,
      Q => diag_cnt(15)
    );
  diag_cnt_mux0000_15_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => diag_cnt_addsub0000(15),
      I1 => N142,
      O => diag_cnt_mux0000_15_1_3107
    );
  pg_ctrl_i_Trig : FDS
    port map (
      C => CLK,
      D => pg_ctrl_i_Trig_mux000141_3352,
      S => pg_ctrl_i_Trig_mux000125_3350,
      Q => pg_ctrl_i_Trig_3279
    );
  pg_ctrl_i_FrameType_0 : FDS
    port map (
      C => CLK,
      D => pg_ctrl_i_FrameType_mux0001_7_62,
      S => pg_ctrl_i_FrameType_mux0001_7_23_3338,
      Q => pg_ctrl_i_FrameType_0_3225
    );
  pg_ctrl_i_FrameType_mux0001_7_621 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_mux0001_7_36_3339,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_mux0001_7_55_3340,
      O => pg_ctrl_i_FrameType_mux0001_7_62
    );
  pg_ctrl_i_FrameType_1 : FDS
    port map (
      C => CLK,
      D => pg_ctrl_i_FrameType_mux0001_6_48,
      S => N118,
      Q => pg_ctrl_i_FrameType_1_3226
    );
  pg_ctrl_i_FrameType_mux0001_6_481 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_mux0001_6_9_3336,
      I1 => pg_ctrl_i_FrameType_mux0001_6_41_3334,
      O => pg_ctrl_i_FrameType_mux0001_6_48
    );
  pg_ctrl_i_FrameType_2 : FDS
    port map (
      C => CLK,
      D => pg_ctrl_i_FrameType_mux0001_5_60,
      S => pg_ctrl_i_FrameType_mux0001_5_9_3331,
      Q => pg_ctrl_i_FrameType_2_3227
    );
  pg_ctrl_i_FrameType_7 : FDS
    port map (
      C => CLK,
      D => pg_ctrl_i_FrameType_mux0001_0_1,
      S => N118,
      Q => pg_ctrl_i_FrameType_7_3230
    );
  pg_ctrl_i_FrameType_mux0001_0_12 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N63,
      I1 => pg_ctrl_i_FrameType_7_3230,
      O => pg_ctrl_i_FrameType_mux0001_0_1
    );
  Diag_State_FFd2 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => Diag_State_FFd2_In164,
      S => Diag_State_FFd2_In12_84,
      Q => Diag_State_FFd2_83
    );
  Diag_State_FFd1 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => Diag_State_FFd1_In29,
      S => Diag_State_FFd1_In10_80,
      Q => Diag_State_FFd1_79
    );
  Madd_nxt_ZCnt_mux0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(2),
      O => Madd_nxt_ZCnt_mux0000_cy_2_rt_245
    );
  Madd_nxt_ZCnt_mux0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(3),
      O => Madd_nxt_ZCnt_mux0000_cy_3_rt_247
    );
  Madd_nxt_ZCnt_mux0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(4),
      O => Madd_nxt_ZCnt_mux0000_cy_4_rt_249
    );
  Madd_nxt_ZCnt_mux0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(5),
      O => Madd_nxt_ZCnt_mux0000_cy_5_rt_251
    );
  Madd_nxt_ZCnt_mux0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(6),
      O => Madd_nxt_ZCnt_mux0000_cy_6_rt_253
    );
  Madd_nxt_ZCnt_mux0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(7),
      O => Madd_nxt_ZCnt_mux0000_cy_7_rt_255
    );
  Madd_nxt_ZCnt_mux0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(8),
      O => Madd_nxt_ZCnt_mux0000_cy_8_rt_257
    );
  Madd_nxt_ZCnt_mux0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(9),
      O => Madd_nxt_ZCnt_mux0000_cy_9_rt_259
    );
  Madd_nxt_ZCnt_mux0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(10),
      O => Madd_nxt_ZCnt_mux0000_cy_10_rt_218
    );
  Madd_nxt_ZCnt_mux0000_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(11),
      O => Madd_nxt_ZCnt_mux0000_cy_11_rt_220
    );
  Madd_nxt_ZCnt_mux0000_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(12),
      O => Madd_nxt_ZCnt_mux0000_cy_12_rt_222
    );
  Madd_nxt_ZCnt_mux0000_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(13),
      O => Madd_nxt_ZCnt_mux0000_cy_13_rt_224
    );
  Madd_nxt_ZCnt_mux0000_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(14),
      O => Madd_nxt_ZCnt_mux0000_cy_14_rt_226
    );
  Madd_nxt_ZCnt_mux0000_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(15),
      O => Madd_nxt_ZCnt_mux0000_cy_15_rt_228
    );
  Madd_nxt_ZCnt_mux0000_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(16),
      O => Madd_nxt_ZCnt_mux0000_cy_16_rt_230
    );
  Madd_nxt_ZCnt_mux0000_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(17),
      O => Madd_nxt_ZCnt_mux0000_cy_17_rt_232
    );
  Madd_nxt_ZCnt_mux0000_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(18),
      O => Madd_nxt_ZCnt_mux0000_cy_18_rt_234
    );
  Madd_nxt_ZCnt_mux0000_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(19),
      O => Madd_nxt_ZCnt_mux0000_cy_19_rt_236
    );
  Madd_nxt_ZCnt_mux0000_cy_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(20),
      O => Madd_nxt_ZCnt_mux0000_cy_20_rt_239
    );
  Madd_nxt_ZCnt_mux0000_cy_21_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(21),
      O => Madd_nxt_ZCnt_mux0000_cy_21_rt_241
    );
  Madd_nxt_ZCnt_mux0000_cy_22_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt(22),
      O => Madd_nxt_ZCnt_mux0000_cy_22_rt_243
    );
  Madd_nxt_XCnt_mux0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(3),
      O => Madd_nxt_XCnt_mux0000_cy_3_rt_202
    );
  Madd_nxt_XCnt_mux0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(4),
      O => Madd_nxt_XCnt_mux0000_cy_4_rt_204
    );
  Madd_nxt_XCnt_mux0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(5),
      O => Madd_nxt_XCnt_mux0000_cy_5_rt_206
    );
  Madd_nxt_XCnt_mux0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(6),
      O => Madd_nxt_XCnt_mux0000_cy_6_rt_208
    );
  Madd_nxt_XCnt_mux0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(7),
      O => Madd_nxt_XCnt_mux0000_cy_7_rt_210
    );
  Madd_nxt_XCnt_mux0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(8),
      O => Madd_nxt_XCnt_mux0000_cy_8_rt_212
    );
  Madd_nxt_TagCnt_mux0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TagCnt(3),
      O => Madd_nxt_TagCnt_mux0000_cy_3_rt_189
    );
  Madd_nxt_TagCnt_mux0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TagCnt(4),
      O => Madd_nxt_TagCnt_mux0000_cy_4_rt_191
    );
  Madd_nxt_TagCnt_mux0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TagCnt(5),
      O => Madd_nxt_TagCnt_mux0000_cy_5_rt_193
    );
  Madd_nxt_TagCnt_mux0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TagCnt(6),
      O => Madd_nxt_TagCnt_mux0000_cy_6_rt_195
    );
  Madd_image_pause_cnt_addsub0000_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(1),
      O => Madd_image_pause_cnt_addsub0000_cy_1_rt_167
    );
  Madd_image_pause_cnt_addsub0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(2),
      O => Madd_image_pause_cnt_addsub0000_cy_2_rt_169
    );
  Madd_image_pause_cnt_addsub0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(3),
      O => Madd_image_pause_cnt_addsub0000_cy_3_rt_171
    );
  Madd_image_pause_cnt_addsub0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(4),
      O => Madd_image_pause_cnt_addsub0000_cy_4_rt_173
    );
  Madd_image_pause_cnt_addsub0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(5),
      O => Madd_image_pause_cnt_addsub0000_cy_5_rt_175
    );
  Madd_image_pause_cnt_addsub0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(6),
      O => Madd_image_pause_cnt_addsub0000_cy_6_rt_177
    );
  Madd_image_pause_cnt_addsub0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(7),
      O => Madd_image_pause_cnt_addsub0000_cy_7_rt_179
    );
  Madd_image_pause_cnt_addsub0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(8),
      O => Madd_image_pause_cnt_addsub0000_cy_8_rt_181
    );
  Madd_image_pause_cnt_addsub0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(9),
      O => Madd_image_pause_cnt_addsub0000_cy_9_rt_183
    );
  Madd_image_pause_cnt_addsub0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(10),
      O => Madd_image_pause_cnt_addsub0000_cy_10_rt_157
    );
  Madd_image_pause_cnt_addsub0000_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(11),
      O => Madd_image_pause_cnt_addsub0000_cy_11_rt_159
    );
  Madd_image_pause_cnt_addsub0000_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(12),
      O => Madd_image_pause_cnt_addsub0000_cy_12_rt_161
    );
  Madd_image_pause_cnt_addsub0000_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(13),
      O => Madd_image_pause_cnt_addsub0000_cy_13_rt_163
    );
  Madd_image_pause_cnt_addsub0000_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(14),
      O => Madd_image_pause_cnt_addsub0000_cy_14_rt_165
    );
  Madd_ZCnt_L_share0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt_L(2),
      O => Madd_ZCnt_L_share0000_cy_2_rt_144
    );
  Madd_ZCnt_L_share0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt_L(3),
      O => Madd_ZCnt_L_share0000_cy_3_rt_146
    );
  Madd_ZCnt_L_share0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt_L(4),
      O => Madd_ZCnt_L_share0000_cy_4_rt_148
    );
  Madd_ZCnt_L_share0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt_L(5),
      O => Madd_ZCnt_L_share0000_cy_5_rt_150
    );
  Madd_ZCnt_L_share0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt_L(6),
      O => Madd_ZCnt_L_share0000_cy_6_rt_152
    );
  Madd_Acq_Number_share0000_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(1),
      O => Madd_Acq_Number_share0000_cy_1_rt_119
    );
  Madd_Acq_Number_share0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(2),
      O => Madd_Acq_Number_share0000_cy_2_rt_125
    );
  Madd_Acq_Number_share0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(3),
      O => Madd_Acq_Number_share0000_cy_3_rt_127
    );
  Madd_Acq_Number_share0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(4),
      O => Madd_Acq_Number_share0000_cy_4_rt_129
    );
  Madd_Acq_Number_share0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(5),
      O => Madd_Acq_Number_share0000_cy_5_rt_131
    );
  Madd_Acq_Number_share0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(6),
      O => Madd_Acq_Number_share0000_cy_6_rt_133
    );
  Madd_Acq_Number_share0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(7),
      O => Madd_Acq_Number_share0000_cy_7_rt_135
    );
  Madd_Acq_Number_share0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(8),
      O => Madd_Acq_Number_share0000_cy_8_rt_137
    );
  Madd_Acq_Number_share0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(9),
      O => Madd_Acq_Number_share0000_cy_9_rt_139
    );
  Madd_Acq_Number_share0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(10),
      O => Madd_Acq_Number_share0000_cy_10_rt_99
    );
  Madd_Acq_Number_share0000_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(11),
      O => Madd_Acq_Number_share0000_cy_11_rt_101
    );
  Madd_Acq_Number_share0000_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(12),
      O => Madd_Acq_Number_share0000_cy_12_rt_103
    );
  Madd_Acq_Number_share0000_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(13),
      O => Madd_Acq_Number_share0000_cy_13_rt_105
    );
  Madd_Acq_Number_share0000_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(14),
      O => Madd_Acq_Number_share0000_cy_14_rt_107
    );
  Madd_Acq_Number_share0000_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(15),
      O => Madd_Acq_Number_share0000_cy_15_rt_109
    );
  Madd_Acq_Number_share0000_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(16),
      O => Madd_Acq_Number_share0000_cy_16_rt_111
    );
  Madd_Acq_Number_share0000_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(17),
      O => Madd_Acq_Number_share0000_cy_17_rt_113
    );
  Madd_Acq_Number_share0000_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(18),
      O => Madd_Acq_Number_share0000_cy_18_rt_115
    );
  Madd_Acq_Number_share0000_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(19),
      O => Madd_Acq_Number_share0000_cy_19_rt_117
    );
  Madd_Acq_Number_share0000_cy_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(20),
      O => Madd_Acq_Number_share0000_cy_20_rt_121
    );
  Madd_Acq_Number_share0000_cy_21_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(21),
      O => Madd_Acq_Number_share0000_cy_21_rt_123
    );
  Msub_diag_cnt_addsub0000_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => diag_cnt(0),
      O => Msub_diag_cnt_addsub0000_cy_0_rt_464
    );
  Mcompar_diag_cnt_cmp_lt0000_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => diag_cnt(0),
      O => Mcompar_diag_cnt_cmp_lt0000_cy_0_rt_383
    );
  Madd_nxt_XCnt_mux0000_xor_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => XCnt(9),
      O => Madd_nxt_XCnt_mux0000_xor_9_rt_215
    );
  Madd_nxt_TagCnt_mux0000_xor_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TagCnt(7),
      O => Madd_nxt_TagCnt_mux0000_xor_7_rt_198
    );
  Madd_image_pause_cnt_addsub0000_xor_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => image_pause_cnt(15),
      O => Madd_image_pause_cnt_addsub0000_xor_15_rt_185
    );
  Madd_ZCnt_L_share0000_xor_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ZCnt_L(7),
      O => Madd_ZCnt_L_share0000_xor_7_rt_154
    );
  Madd_Acq_Number_share0000_xor_22_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Acq_Number(22),
      O => Madd_Acq_Number_share0000_xor_22_rt_141
    );
  Madd_nxt_ZCnt_mux0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => ZCnt(0),
      I1 => bip0_1439,
      O => Madd_nxt_ZCnt_mux0000_lut(0)
    );
  Madd_nxt_XCnt_mux0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => XCnt(2),
      I1 => bip0_1439,
      O => Madd_nxt_XCnt_mux0000_lut(2)
    );
  XCnt_L_mux0001_8_Q : LUT4
    generic map(
      INIT => X"4E0A"
    )
    port map (
      I0 => XCnt_L(8),
      I1 => XCnt_L(7),
      I2 => N588,
      I3 => N951,
      O => XCnt_L_mux0001(8)
    );
  data_frame_eof_not00011 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => N48,
      I2 => Mcompar_done_v_cmp_lt0000_cy(15),
      I3 => N20,
      O => data_frame_eof_not0001
    );
  data_frame_drem_not00012 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => N150,
      I2 => done_v_or0010,
      I3 => N20,
      O => data_frame_drem_not0001
    );
  TagCnt_not000290 : LUT4
    generic map(
      INIT => X"DF80"
    )
    port map (
      I0 => TagCnt_not000250_1288,
      I1 => N591,
      I2 => TagCnt_not000248_1287,
      I3 => N590,
      O => TagCnt_not0002
    );
  Madd_YCnt_add0000_xor_8_1 : LUT4
    generic map(
      INIT => X"E4A0"
    )
    port map (
      I0 => YCnt(8),
      I1 => YCnt(7),
      I2 => N593,
      I3 => N941,
      O => YCnt_add0000_8_Q
    );
  done_v_not000115 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => bip0_1439,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => N182,
      I3 => N858,
      O => done_v_not000115_3122
    );
  TagCnt_not000222 : LUT4
    generic map(
      INIT => X"A0A2"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => TagCnt_not00027_1289,
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      O => TagCnt_not000222_1286
    );
  TagCnt_not000250 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Mcompar_YCnt_cmp_gt0000_cy(9),
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => TagCnt_not000250_1288
    );
  done_v_not00019 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => bip0_1439,
      I2 => N182,
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      O => done_v_not00019_3124
    );
  YCnt_mux0002_4_1 : LUT4
    generic map(
      INIT => X"A600"
    )
    port map (
      I0 => YCnt(5),
      I1 => YCnt(4),
      I2 => N186,
      I3 => N185,
      O => YCnt_mux0002(4)
    );
  YCnt_mux0002_7_1 : LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      I0 => YCnt(2),
      I1 => YCnt(1),
      I2 => YCnt(0),
      I3 => N185,
      O => YCnt_mux0002(7)
    );
  TagCnt_not000248 : LUT4
    generic map(
      INIT => X"F1F3"
    )
    port map (
      I0 => bip0_1439,
      I1 => use_ext_input,
      I2 => N182,
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      O => TagCnt_not000248_1287
    );
  Madd_YCnt_add0000_xor_4_1 : LUT4
    generic map(
      INIT => X"F078"
    )
    port map (
      I0 => YCnt(3),
      I1 => YCnt(2),
      I2 => YCnt(4),
      I3 => N595,
      O => YCnt_add0000_4_Q
    );
  YCnt_not000114 : LUT4
    generic map(
      INIT => X"2031"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_1439,
      I2 => RX_LL_MOSI_DVAL,
      I3 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => YCnt_not000114_1363
    );
  YCnt_not000134 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => bip0_1439,
      I1 => use_ext_input,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      O => YCnt_not000134_1365
    );
  data_frame_drem_not00011 : MUXF5
    port map (
      I0 => N597,
      I1 => N598,
      S => bip0_1439,
      O => N20
    );
  data_frame_dat_24_mux000154 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(24),
      I1 => N29,
      I2 => data_frame_dat_24_mux00015_2988,
      I3 => N599,
      O => data_frame_dat_24_mux0001
    );
  data_frame_dat_20_mux000322_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => XCnt(4),
      I1 => RX_LL_MOSI_DATA(20),
      I2 => N889,
      I3 => N178,
      O => N6011
    );
  data_frame_dat_20_mux000322 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(20),
      I1 => N7,
      I2 => N6011,
      I3 => data_frame_dat_20_mux00036_2971,
      O => data_frame_dat_20_mux0003
    );
  data_frame_dat_19_mux000322_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => XCnt(3),
      I1 => RX_LL_MOSI_DATA(19),
      I2 => N1281,
      I3 => N178,
      O => N603
    );
  data_frame_dat_19_mux000322 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(19),
      I1 => N7,
      I2 => N603,
      I3 => data_frame_dat_19_mux00036_2964,
      O => data_frame_dat_19_mux0003
    );
  data_frame_dat_18_mux000322_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => XCnt(2),
      I1 => RX_LL_MOSI_DATA(18),
      I2 => N1281,
      I3 => N178,
      O => N605
    );
  data_frame_dat_18_mux000322 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(18),
      I1 => N7,
      I2 => N605,
      I3 => data_frame_dat_18_mux00036_2961,
      O => data_frame_dat_18_mux0003
    );
  data_frame_dat_17_mux000322_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => XCnt(1),
      I1 => RX_LL_MOSI_DATA(17),
      I2 => N1281,
      I3 => N178,
      O => N607
    );
  data_frame_dat_17_mux000322 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(17),
      I1 => N7,
      I2 => N607,
      I3 => data_frame_dat_17_mux00036_2958,
      O => data_frame_dat_17_mux0003
    );
  data_frame_dat_16_mux000322_SW0 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => XCnt(0),
      I1 => RX_LL_MOSI_DATA(16),
      I2 => N1281,
      I3 => N178,
      O => N609
    );
  data_frame_dat_16_mux000322 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(16),
      I1 => N7,
      I2 => N609,
      I3 => data_frame_dat_16_mux00036_2955,
      O => data_frame_dat_16_mux0003
    );
  Mcompar_YCnt_cmp_gt0000_lut_5_Q : LUT4
    generic map(
      INIT => X"9969"
    )
    port map (
      I0 => YCnt(5),
      I1 => pg_ctrl_i_YSize_5_3296,
      I2 => YCnt(4),
      I3 => N186,
      O => Mcompar_YCnt_cmp_gt0000_lut(5)
    );
  Mcompar_YCnt_cmp_gt0000_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => pg_ctrl_i_YSize_0_3291,
      I1 => YCnt(0),
      O => Mcompar_YCnt_cmp_gt0000_lut(0)
    );
  Madd_nxt_TagCnt_mux0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => TagCnt(2),
      I1 => bip0_1439,
      O => Madd_nxt_TagCnt_mux0000_lut(2)
    );
  YCnt_mux0002_9_Q : LUT4
    generic map(
      INIT => X"FD75"
    )
    port map (
      I0 => YCnt(0),
      I1 => Mcompar_YCnt_cmp_gt0000_cy(9),
      I2 => N553,
      I3 => N552,
      O => YCnt_mux0002(9)
    );
  ZCnt_mux0002_23_Q : LUT4
    generic map(
      INIT => X"FBEA"
    )
    port map (
      I0 => nxt_ZCnt_mux0000(0),
      I1 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      I2 => N559,
      I3 => N560,
      O => ZCnt_mux0002(23)
    );
  config_frame_dat_mux0000_31_Q : LUT4
    generic map(
      INIT => X"FE32"
    )
    port map (
      I0 => data_array_1_and0000,
      I1 => N11,
      I2 => data_array_1_0_2819,
      I3 => data_array_2_0_2828,
      O => config_frame_dat_mux0000_31_Q_1488
    );
  ctrl_frame_dat_mux0000_30_42_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N80,
      I1 => data_array0_1_1_2190,
      O => N611
    );
  ctrl_frame_dat_mux0000_30_42 : LUT4
    generic map(
      INIT => X"FE32"
    )
    port map (
      I0 => ctrl_frame_dat_mux0000_30_20_1631,
      I1 => control_eof_12_not00012_1502,
      I2 => N611,
      I3 => data_array0_2_1_2256,
      O => ctrl_frame_dat_mux0000(30)
    );
  data_frame_dat_4_mux000375 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_4_mux000359_3032,
      I1 => N203,
      I2 => XCnt(4),
      I3 => N613,
      O => data_frame_dat_4_mux0003
    );
  data_frame_dat_3_mux000375 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_3_mux000359_3028,
      I1 => N203,
      I2 => XCnt(3),
      I3 => N615,
      O => data_frame_dat_3_mux0003
    );
  data_frame_dat_2_mux000375 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_2_mux000359_3015,
      I1 => N203,
      I2 => XCnt(2),
      I3 => N617,
      O => data_frame_dat_2_mux0003
    );
  data_frame_dat_1_mux000375 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_1_mux000359_2967,
      I1 => N203,
      I2 => XCnt(1),
      I3 => N619,
      O => data_frame_dat_1_mux0003
    );
  data_frame_dat_0_mux000375 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_0_mux000359_2916,
      I1 => N203,
      I2 => XCnt(0),
      I3 => N6211,
      O => data_frame_dat_0_mux0003
    );
  Mcompar_YCnt_cmp_gt0000_lut_2_Q : LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => YCnt(2),
      I1 => pg_ctrl_i_YSize_2_3293,
      I2 => YCnt(0),
      I3 => YCnt(1),
      O => Mcompar_YCnt_cmp_gt0000_lut(2)
    );
  data_frame_dat_30_mux000121 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_30_mux00017_3020,
      I1 => ZCnt(4),
      I2 => N206,
      I3 => data_frame_dat_30_mux000118_3019,
      O => data_frame_dat_30_mux0001
    );
  data_frame_dat_29_mux000121 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => ZCnt(3),
      I1 => N206,
      I2 => data_frame_dat_29_mux00017_3012,
      I3 => data_frame_dat_29_mux000118_3011,
      O => data_frame_dat_29_mux0001
    );
  data_frame_dat_28_mux000121 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_28_mux00017_3008,
      I1 => ZCnt(2),
      I2 => N206,
      I3 => data_frame_dat_28_mux000118_3007,
      O => data_frame_dat_28_mux0001
    );
  data_frame_dat_27_mux000121 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => ZCnt(1),
      I1 => N206,
      I2 => data_frame_dat_27_mux00017_3004,
      I3 => data_frame_dat_27_mux000118_3003,
      O => data_frame_dat_27_mux0001
    );
  data_frame_dat_14_mux000254 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(14),
      I1 => N7,
      I2 => data_frame_dat_14_mux000251_2949,
      I3 => data_frame_dat_14_mux000227_2947,
      O => data_frame_dat_14_mux0002
    );
  data_frame_dat_9_mux000270 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(9),
      I1 => N7,
      I2 => data_frame_dat_9_mux000227_3057,
      I3 => data_frame_dat_9_mux000263_3059,
      O => data_frame_dat_9_mux0002
    );
  Diag_State_FFd2_In12 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => Diag_State_FFd2_In4_88,
      I1 => Diag_State_FFd1_79,
      I2 => Diag_State_FFd2_83,
      I3 => dummy_configs_not0001,
      O => Diag_State_FFd2_In12_84
    );
  DONE_mux000133 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => Diag_State_FFd1_79,
      I1 => NlwRenamedSig_OI_DONE,
      I2 => Diag_State_FFd2_83,
      I3 => DONE_mux000115_76,
      O => DONE_mux000133_77
    );
  data_frame_dat_7_mux000311 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(7),
      I1 => TagCnt_L(7),
      I2 => bip0_1439,
      I3 => N44,
      O => data_frame_dat_7_mux000311_3046
    );
  data_frame_dat_6_mux000311 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(6),
      I1 => TagCnt_L(6),
      I2 => bip0_1439,
      I3 => N44,
      O => data_frame_dat_6_mux000311_3041
    );
  data_frame_dat_5_mux0003111 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(5),
      I1 => TagCnt_L(5),
      I2 => bip0_1439,
      I3 => N44,
      O => data_frame_dat_5_mux000311
    );
  data_frame_dat_14_mux0002111 : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => ZCnt(6),
      I1 => ZCnt_L(6),
      I2 => bip0_1439,
      I3 => N44,
      O => data_frame_dat_14_mux000211_2946
    );
  data_frame_dat_4_mux000323 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(4),
      I1 => TagCnt_L(4),
      I2 => bip0_1439,
      I3 => N863,
      O => data_frame_dat_4_mux000323_3031
    );
  data_frame_dat_3_mux000323 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(3),
      I1 => TagCnt_L(3),
      I2 => bip0_1439,
      I3 => N44,
      O => data_frame_dat_3_mux000323_3027
    );
  data_frame_dat_2_mux000323 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(2),
      I1 => TagCnt_L(2),
      I2 => bip0_1439,
      I3 => N44,
      O => data_frame_dat_2_mux000323_3014
    );
  data_frame_dat_1_mux000323 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(1),
      I1 => TagCnt_L(1),
      I2 => bip0_1439,
      I3 => N44,
      O => data_frame_dat_1_mux000323_2966
    );
  data_frame_dat_0_mux000323 : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => TagCnt(0),
      I1 => TagCnt_L(0),
      I2 => bip0_1439,
      I3 => N44,
      O => data_frame_dat_0_mux000323_2915
    );
  pg_ctrl_i_FrameType_mux0001_5_601 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_3227,
      I1 => N781,
      I2 => pg_ctrl_i_FrameType_mux0001_5_17_3328,
      I3 => pg_ctrl_i_FrameType_mux0001_5_41_3329,
      O => pg_ctrl_i_FrameType_mux0001_5_60
    );
  XCnt_L_mux0001_7_36 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => XCnt_L(7),
      I1 => XCnt_L_mux0001_7_16_1318,
      I2 => N879,
      I3 => N951,
      O => XCnt_L_mux0001(7)
    );
  TagCnt_L_mux0000_7_27 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => TagCnt_L(7),
      I1 => TagCnt_L_mux0000_7_6_1274,
      I2 => TagCnt_L(3),
      I3 => TagCnt_L_mux0000_7_18_1272,
      O => TagCnt_L_mux0000_7_27_1273
    );
  data_frame_dat_23_mux000330 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_23_mux000328_2983,
      I1 => N202,
      I2 => XCnt(7),
      I3 => N623,
      O => data_frame_dat_23_mux0003
    );
  data_frame_dat_22_mux000330 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_22_mux000328_2979,
      I1 => N202,
      I2 => XCnt(6),
      I3 => N625,
      O => data_frame_dat_22_mux0003
    );
  data_frame_dat_21_mux000330 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_21_mux000328_2975,
      I1 => N202,
      I2 => XCnt(5),
      I3 => N627,
      O => data_frame_dat_21_mux0003
    );
  data_frame_dat_7_mux000354 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(7),
      I1 => N7,
      I2 => data_frame_dat_7_mux000352_3047,
      I3 => N629,
      O => data_frame_dat_7_mux0003
    );
  data_frame_dat_6_mux000354 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(6),
      I1 => N7,
      I2 => data_frame_dat_6_mux000352_3042,
      I3 => N631,
      O => data_frame_dat_6_mux0003
    );
  data_frame_dat_5_mux000354 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_frame_dat(5),
      I1 => N7,
      I2 => data_frame_dat_5_mux000352_3037,
      I3 => N633,
      O => data_frame_dat_5_mux0003
    );
  data_frame_dat_11_mux000246 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => data_frame_dat_11_mux000240_2932,
      I1 => N7,
      I2 => data_frame_dat(11),
      I3 => N635,
      O => data_frame_dat_11_mux0002
    );
  Diag_State_FFd2_In1641 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => Diag_State_FFd2_In128_85,
      I1 => data_array0_1_and0000,
      I2 => ctrl_fip_1601,
      I3 => data_fip_2908,
      O => Diag_State_FFd2_In164
    );
  Diag_State_FFd2_In128_SW0 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => Diag_State_FFd2_In36_87,
      I1 => Diag_State_FFd2_In62_89,
      I2 => N55,
      I3 => Diag_State_cmp_eq0015,
      O => N637
    );
  XCnt_mux0001_9_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(9),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(9)
    );
  XCnt_mux0001_8_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(8),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(8)
    );
  XCnt_mux0001_7_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(7),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(7)
    );
  XCnt_mux0001_6_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(6),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(6)
    );
  XCnt_mux0001_5_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(5),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(5)
    );
  XCnt_mux0001_4_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(4),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(4)
    );
  XCnt_mux0001_3_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(3),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(3)
    );
  XCnt_mux0001_2_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => nxt_XCnt_mux0000(2),
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => XCnt_mux0001(2)
    );
  data_frame_dat_31_mux000118 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ZCnt(7),
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => data_frame_dat_31_mux000118_3024
    );
  data_frame_dat_28_mux000116 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => YCnt(4),
      I1 => data_frame_dat_0_cmp_eq0003,
      I2 => N146,
      O => data_frame_dat_12_mux000215
    );
  data_frame_dat_0_mux000321 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => bip0_1439,
      I1 => data_frame_dat_0_or0004,
      I2 => N146,
      O => N203
    );
  data_frame_dat_10_mux000220 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => ZCnt(0),
      I1 => bip0_1439,
      I2 => data_frame_dat_0_or0004,
      I3 => N146,
      O => data_frame_dat_10_mux000220_2926
    );
  XCnt_not00010 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => bip0_1439,
      I1 => RX_LL_MOSI_DVAL,
      I2 => use_ext_input,
      I3 => RX_LL_MOSI_EOF,
      O => XCnt_not00010_1333
    );
  mux5811 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_10_4_2767,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_11_4_2777,
      O => data_array_10_mux0001(4)
    );
  mux5411 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_10_2_2765,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_11_2_2775,
      O => data_array_10_mux0001(2)
    );
  mux4311 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_10_1_2764,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_11_1_2774,
      O => data_array_10_mux0001(1)
    );
  config_frame_dat_mux0000_29_1 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_1_2_2821,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_2_2_2830,
      O => config_frame_dat_mux0000_29_Q
    );
  config_eof_9_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(9),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(10),
      O => config_eof_9_mux0000
    );
  config_eof_8_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(8),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(9),
      O => config_eof_8_mux0000
    );
  config_eof_7_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(7),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(8),
      O => config_eof_7_mux0000
    );
  config_eof_6_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(6),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(7),
      O => config_eof_6_mux0000
    );
  config_eof_5_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(5),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(6),
      O => config_eof_5_mux0000
    );
  config_eof_4_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(4),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(5),
      O => config_eof_4_mux0000
    );
  config_eof_3_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(3),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(4),
      O => config_eof_3_mux0000
    );
  config_eof_2_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(2),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(3),
      O => config_eof_2_mux0000
    );
  config_eof_1_mux00001 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(1),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(2),
      O => config_eof_1_mux0000
    );
  Mmux_data_array_9_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_9_4_2902,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_10_4_2767,
      O => data_array_9_mux0001(4)
    );
  Mmux_data_array_9_mux0001231 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_9_2_2900,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_10_2_2765,
      O => data_array_9_mux0001(2)
    );
  Mmux_data_array_9_mux0001121 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_9_1_2899,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_10_1_2764,
      O => data_array_9_mux0001(1)
    );
  Mmux_data_array_9_mux000111 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_9_0_2898,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_10_0_2763,
      O => data_array_9_mux0001(0)
    );
  Mmux_data_array_8_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_8_4_2892,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_9_4_2902,
      O => data_array_8_mux0001(4)
    );
  Mmux_data_array_8_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_8_3_2891,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_9_3_2901,
      O => data_array_8_mux0001(3)
    );
  Mmux_data_array_7_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_7_4_2882,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_8_4_2892,
      O => data_array_7_mux0001(4)
    );
  Mmux_data_array_7_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_7_3_2881,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_8_3_2891,
      O => data_array_7_mux0001(3)
    );
  Mmux_data_array_7_mux000111 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_7_0_2878,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_8_0_2888,
      O => data_array_7_mux0001(0)
    );
  Mmux_data_array_6_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_6_4_2872,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_7_4_2882,
      O => data_array_6_mux0001(4)
    );
  Mmux_data_array_6_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_6_3_2871,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_7_3_2881,
      O => data_array_6_mux0001(3)
    );
  Mmux_data_array_6_mux0001121 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_6_1_2869,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_7_1_2879,
      O => data_array_6_mux0001(1)
    );
  Mmux_data_array_5_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_5_4_2862,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_6_4_2872,
      O => data_array_5_mux0001(4)
    );
  Mmux_data_array_5_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_5_3_2861,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_6_3_2871,
      O => data_array_5_mux0001(3)
    );
  Mmux_data_array_5_mux0001121 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_5_1_2859,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_6_1_2869,
      O => data_array_5_mux0001(1)
    );
  Mmux_data_array_5_mux000111 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_5_0_2858,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_6_0_2868,
      O => data_array_5_mux0001(0)
    );
  Mmux_data_array_4_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_4_4_2852,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_5_4_2862,
      O => data_array_4_mux0001(4)
    );
  Mmux_data_array_4_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_4_3_2851,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_5_3_2861,
      O => data_array_4_mux0001(3)
    );
  Mmux_data_array_4_mux0001231 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_4_2_2850,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_5_2_2860,
      O => data_array_4_mux0001(2)
    );
  Mmux_data_array_3_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_3_4_2842,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_4_4_2852,
      O => data_array_3_mux0001(4)
    );
  Mmux_data_array_3_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_3_3_2841,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_4_3_2851,
      O => data_array_3_mux0001(3)
    );
  Mmux_data_array_3_mux0001231 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_3_2_2840,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_4_2_2850,
      O => data_array_3_mux0001(2)
    );
  Mmux_data_array_3_mux000111 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_3_0_2838,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_4_0_2848,
      O => data_array_3_mux0001(0)
    );
  Mmux_data_array_2_mux0001271 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_2_4_2832,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_3_4_2842,
      O => data_array_2_mux0001(4)
    );
  Mmux_data_array_2_mux0001261 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_2_3_2831,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_3_3_2841,
      O => data_array_2_mux0001(3)
    );
  Mmux_data_array_2_mux0001231 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_2_2_2830,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_3_2_2840,
      O => data_array_2_mux0001(2)
    );
  Mmux_data_array_2_mux0001121 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => data_array_2_1_2829,
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => data_array_3_1_2839,
      O => data_array_2_mux0001(1)
    );
  data_array0_12_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pg_ctrl_i_Trig_1_3280,
      I1 => ctrl_fip_1601,
      O => data_array0_12_and0000
    );
  config_frame_dat_and00001 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pg_ctrl_i_Trig_1_3280,
      I1 => conf_fip_1442,
      O => config_frame_dat_and0000
    );
  data_frame_eof_mux00011 : LUT4
    generic map(
      INIT => X"22A2"
    )
    port map (
      I0 => N180,
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_EOF,
      I3 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => data_frame_eof_mux0001
    );
  Mcompar_YCnt_cmp_gt0000_lut_1_Q : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => pg_ctrl_i_YSize_1_3292,
      I1 => YCnt(1),
      I2 => YCnt(0),
      O => Mcompar_YCnt_cmp_gt0000_lut(1)
    );
  XCnt_mux0001_1_1 : LUT4
    generic map(
      INIT => X"5D51"
    )
    port map (
      I0 => ODD_EVENn,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => done_v_or0010,
      I3 => nxt_XCnt_mux0000(1),
      O => XCnt_mux0001(1)
    );
  XCnt_mux0001_0_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => XCnt(0),
      I3 => ODD_EVENn,
      O => XCnt_mux0001(0)
    );
  XCnt_L_mux0001_2_1 : LUT4
    generic map(
      INIT => X"515D"
    )
    port map (
      I0 => ODD_EVENn,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => done_v_or0010,
      I3 => XCnt_L(2),
      O => XCnt_L_mux0001(2)
    );
  XCnt_L_mux0001_1_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => XCnt_L(1),
      I3 => ODD_EVENn,
      O => XCnt_L_mux0001(1)
    );
  XCnt_L_mux0001_0_2 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => XCnt_L(0),
      I3 => ODD_EVENn,
      O => XCnt_L_mux0001(0)
    );
  XCnt_L_mux0001_4_1 : LUT4
    generic map(
      INIT => X"4004"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => XCnt_L(4),
      I3 => N85,
      O => XCnt_L_mux0001(4)
    );
  XCnt_L_mux0001_8_1_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => XCnt_L(3),
      I1 => XCnt_L(2),
      I2 => XCnt_L(7),
      O => N70
    );
  pg_ctrl_i_FrameType_mux0001_7_12 : LUT3
    generic map(
      INIT => X"42"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_3227,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => pg_ctrl_i_FrameType_1_3226,
      O => pg_ctrl_i_FrameType_mux0001_7_12_3337
    );
  ctrl_frame_dat_mux0000_7_0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_2_24_2272,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => ctrl_frame_dat_mux0000_7_0_1640
    );
  Mmux_data_array0_7_mux00002313 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => data_array0_7_2_2587,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_3279,
      O => Mmux_data_array0_7_mux00002313_436
    );
  data_frame_eof_mux000111 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => data_frame_eof_3065,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_fip_2908,
      O => N180
    );
  Mmux_data_array0_9_mux00007_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_15_1652,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N72
    );
  Mmux_data_array0_9_mux00006_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_14_1651,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N74
    );
  Mmux_data_array0_9_mux000030_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_7_1673,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N76
    );
  Mmux_data_array0_9_mux000027_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_4_1670,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N782
    );
  Mmux_data_array0_9_mux000026_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_3_1667,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N801
    );
  Mmux_data_array0_9_mux000012_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_1_1646,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N821
    );
  Mmux_data_array0_7_mux00008_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_16_2647,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N84
    );
  Mmux_data_array0_7_mux00006_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_14_2645,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N86
    );
  Mmux_data_array0_7_mux000020_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_27_2658,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N88
    );
  Mmux_data_array0_7_mux00002_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_10_2641,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N90
    );
  Mmux_data_array0_7_mux000018_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_25_2657,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N92
    );
  Mmux_data_array0_7_mux000016_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_23_2655,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N94
    );
  Mmux_data_array0_6_mux000019_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_26_2594,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N96
    );
  Mmux_data_array0_6_mux000017_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_24_2592,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N98
    );
  Mmux_data_array0_4_mux000025_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_31_2472,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1001
    );
  Mmux_data_array0_4_mux000022_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_29_2469,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N102
    );
  Mmux_data_array0_4_mux000021_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_28_2468,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N104
    );
  Mmux_data_array0_4_mux000020_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_27_2467,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N106
    );
  Mmux_data_array0_4_mux000017_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_24_2464,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N108
    );
  bip0_mux0000 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => data_array0_1_and0000,
      I2 => N112,
      I3 => bip0_1439,
      O => bip0_mux0000_1440
    );
  Mmux_data_array0_4_mux000090 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_17_2456,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => Mmux_data_array0_4_mux000090_434
    );
  Mmux_data_array0_4_mux000080 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_16_2455,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => Mmux_data_array0_4_mux000080_432
    );
  Mmux_data_array0_4_mux0000310 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_8_2477,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => Mmux_data_array0_4_mux0000310_430
    );
  Mmux_data_array0_4_mux0000160 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_23_2463,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => Mmux_data_array0_4_mux0000160_428
    );
  Mmux_data_array0_4_mux0000140 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_21_2461,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => Mmux_data_array0_4_mux0000140_426
    );
  Mmux_data_array0_4_mux0000130 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_5_20_2460,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => Mmux_data_array0_4_mux0000130_424
    );
  ctrl_frame_dat_mux0000_5_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_2_26_2274,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1201
    );
  Mmux_data_array0_2_mux000032_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_9_2350,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N122
    );
  Mmux_data_array0_2_mux000029_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_6_2347,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N124
    );
  Mmux_data_array0_2_mux000028_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_5_2346,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N126
    );
  Mmux_data_array0_2_mux000027_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_4_2345,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N128
    );
  Mmux_data_array0_2_mux000026_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_3_2342,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N130
    );
  Mmux_data_array0_2_mux000020_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_27_2339,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N132
    );
  Mmux_data_array0_2_mux00002_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_10_2321,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1342
    );
  Mmux_data_array0_2_mux000019_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_26_2338,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N136
    );
  Mmux_data_array0_2_mux000018_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_25_2337,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1381
    );
  Mmux_data_array0_2_mux000016_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_23_2335,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N140
    );
  Mmux_data_array0_2_mux000014_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_21_2333,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1421
    );
  Mmux_data_array0_2_mux000011_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_19_2330,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1442
    );
  mux110_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_10_1772,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1621
    );
  mux108_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_18_1780,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N164
    );
  mux104_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_14_1776,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1661
    );
  mux102_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_12_1774,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1681
    );
  mux1017_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_24_1787,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1701
    );
  mux1013_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_21_1784,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N172
    );
  mux10118_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_6_1793,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1741
    );
  mux10115_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_12_3_1790,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1761
    );
  control_eof_9_mux0000_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(10),
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1781
    );
  Mmux_data_array0_9_mux000028_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_5_1671,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1801
    );
  Mmux_data_array0_9_mux000015_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_22_1660,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1821
    );
  Mmux_data_array0_9_mux000014_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_21_1659,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N184
    );
  Mmux_data_array0_9_mux000010_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_10_18_1655,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1861
    );
  Mmux_data_array0_8_mux000025_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_31_2725,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N188
    );
  Mmux_data_array0_8_mux000024_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_30_2724,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1901
    );
  Mmux_data_array0_8_mux000022_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_29_2722,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N192
    );
  Mmux_data_array0_8_mux000021_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_28_2721,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N194
    );
  Mmux_data_array0_8_mux000020_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_27_2720,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N1961
    );
  Mmux_data_array0_8_mux000018_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_25_2719,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N198
    );
  Mmux_data_array0_8_mux000017_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_24_2718,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N2001
    );
  Mmux_data_array0_8_mux000016_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_9_23_2717,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N2021
    );
  Mmux_data_array0_7_mux000031_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_8_2668,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N2041
    );
  Mmux_data_array0_7_mux000030_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_7_2667,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N2061
    );
  Mmux_data_array0_7_mux00003_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_11_2642,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N208
    );
  Mmux_data_array0_7_mux000013_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_20_2652,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N210
    );
  Mmux_data_array0_7_mux00001_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_8_0_2639,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N212
    );
  Mmux_data_array0_6_mux00006_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_14_2581,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N214
    );
  Mmux_data_array0_6_mux00004_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_12_2579,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N216
    );
  Mmux_data_array0_6_mux000032_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_9_2606,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N218
    );
  Mmux_data_array0_6_mux000029_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_6_2603,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N220
    );
  Mmux_data_array0_6_mux000028_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_5_2602,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N222
    );
  Mmux_data_array0_6_mux000027_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_4_2601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N224
    );
  Mmux_data_array0_6_mux000021_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_28_2596,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N226
    );
  Mmux_data_array0_6_mux00002_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_10_2577,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N228
    );
  Mmux_data_array0_6_mux000018_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_25_2593,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N230
    );
  Mmux_data_array0_6_mux000014_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_21_2589,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N232
    );
  Mmux_data_array0_6_mux000013_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_20_2588,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N234
    );
  Mmux_data_array0_6_mux000010_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_18_2585,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N236
    );
  Mmux_data_array0_6_mux00001_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_7_0_2575,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N238
    );
  Mmux_data_array0_5_mux000017_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_6_24_2528,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N240
    );
  Mmux_data_array0_2_mux00009_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_17_2328,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N242
    );
  Mmux_data_array0_2_mux000025_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_31_2344,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N244
    );
  Mmux_data_array0_2_mux000024_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_30_2343,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N246
    );
  Mmux_data_array0_2_mux000022_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_29_2341,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N248
    );
  Mmux_data_array0_2_mux000021_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_3_28_2340,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N250
    );
  Mmux_data_array0_10_mux00009_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_17_1717,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N252
    );
  Mmux_data_array0_10_mux00008_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_16_1716,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N254
    );
  Mmux_data_array0_10_mux000031_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_8_1737,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N256
    );
  Mmux_data_array0_10_mux000023_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_2_1720,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N258
    );
  Mmux_data_array0_10_mux000017_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_24_1725,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N260
    );
  Mmux_data_array0_10_mux000016_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_23_1724,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N262
    );
  Mmux_data_array0_10_mux000014_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_21_1722,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N264
    );
  Mmux_data_array0_10_mux000013_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_20_1721,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N266
    );
  Mmux_data_array0_10_mux000011_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_11_19_1719,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N268
    );
  conf_fip_not00011 : LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => conf_fip_1442,
      I2 => pg_ctrl_i_Trig_3279,
      I3 => config_eof(1),
      O => conf_fip_not0001
    );
  data_array0_23_mux0000_26_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => control_eof(50),
      O => data_array0_23_mux0000(26)
    );
  data_array0_22_mux0000_26_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_23_5_2253,
      O => data_array0_22_mux0000(26)
    );
  data_array0_22_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_20_0_2222,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_22_mux0000(25)
    );
  data_array0_21_mux0000_29_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_20_0_2222,
      O => data_array0_21_mux0000_29_Q
    );
  data_array0_21_mux0000_26_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_22_5_2249,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_21_mux0000_26_Q
    );
  data_array0_21_mux0000_25_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_22_6_2250,
      O => data_array0_21_mux0000_25_Q
    );
  data_array0_21_mux0000_24_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => control_eof(49),
      O => data_array0_21_mux0000_24_Q
    );
  data_array0_21_mux0000_22_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_21_3_2238,
      O => data_array0_21_mux0000_22_Q
    );
  data_array0_21_mux0000_18_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => control_eof(48),
      O => data_array0_21_mux0000_18_Q
    );
  data_array0_20_mux0000_31_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => control_eof(51),
      O => data_array0_20_mux0000_31_Q
    );
  data_array0_20_mux0000_29_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_21_2_2237,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_20_mux0000_29_Q
    );
  data_array0_20_mux0000_26_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_21_5_2239,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_20_mux0000_26_Q
    );
  data_array0_20_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_21_6_2240,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_20_mux0000_25_Q
    );
  data_array0_20_mux0000_24_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_21_3_2238,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_20_mux0000_24_Q
    );
  data_array0_20_mux0000_22_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_21_9_2242,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_20_mux0000_22_Q
    );
  data_array0_20_mux0000_18_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_21_8_2241,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_20_mux0000_18_Q
    );
  data_array0_19_mux0000_28_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_20_4_2225,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_19_mux0000_28_Q
    );
  data_array0_19_mux0000_21_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_21_3315,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      O => data_array0_19_mux0000_21_Q
    );
  data_array0_19_mux0000_17_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_17_3310,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      O => data_array0_19_mux0000_17_Q
    );
  data_array0_19_mux0000_14_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_14_3307,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      O => data_array0_19_mux0000_14_Q
    );
  data_array0_19_mux0000_10_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_10_3303,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      O => data_array0_19_mux0000_10_Q
    );
  data_array0_18_mux0000_28_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_19_28_2156,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_18_mux0000_28_Q
    );
  data_array0_17_mux0000_28_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_18_28_2106,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_17_mux0000_28_Q
    );
  data_array0_17_mux0000_23_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_18_23_2105,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_17_mux0000_23_Q
    );
  data_array0_16_mux0000_9_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_22_2054,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_9_Q
    );
  data_array0_16_mux0000_8_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_23_2055,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_8_Q
    );
  data_array0_16_mux0000_3_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_17_28_2056,
      O => data_array0_16_mux0000_3_Q
    );
  data_array0_16_mux0000_31_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_0_2039,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_31_Q
    );
  data_array0_16_mux0000_30_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_1_2040,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_30_Q
    );
  data_array0_16_mux0000_2_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => control_eof(46),
      O => data_array0_16_mux0000_2_Q
    );
  data_array0_16_mux0000_29_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_2_2051,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_29_Q
    );
  data_array0_16_mux0000_28_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_3_2057,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_28_Q
    );
  data_array0_16_mux0000_27_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_4_2058,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_27_Q
    );
  data_array0_16_mux0000_26_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_5_2059,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_26_Q
    );
  data_array0_16_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_6_2060,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_25_Q
    );
  data_array0_16_mux0000_24_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_7_2061,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_24_Q
    );
  data_array0_16_mux0000_23_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_8_2062,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_23_Q
    );
  data_array0_16_mux0000_22_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_9_2063,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_22_Q
    );
  data_array0_16_mux0000_21_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_10_2041,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_21_Q
    );
  data_array0_16_mux0000_20_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_11_2042,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_20_Q
    );
  data_array0_16_mux0000_19_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_12_2043,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_19_Q
    );
  data_array0_16_mux0000_18_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_17_13_2044,
      O => data_array0_16_mux0000_18_Q
    );
  data_array0_16_mux0000_17_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_17_14_2045,
      O => data_array0_16_mux0000_17_Q
    );
  data_array0_16_mux0000_16_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_17_15_2046,
      O => data_array0_16_mux0000_16_Q
    );
  data_array0_16_mux0000_15_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_17_16_2047,
      O => data_array0_16_mux0000_15_Q
    );
  data_array0_16_mux0000_14_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_17_17_2048,
      O => data_array0_16_mux0000_14_Q
    );
  data_array0_16_mux0000_13_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_17_18_2049,
      O => data_array0_16_mux0000_13_Q
    );
  data_array0_16_mux0000_12_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_19_2050,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_12_Q
    );
  data_array0_16_mux0000_11_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_20_2052,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_11_Q
    );
  data_array0_16_mux0000_10_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_17_21_2053,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_16_mux0000_10_Q
    );
  data_array0_15_mux0000_9_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_22_2002,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_9_Q
    );
  data_array0_15_mux0000_8_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_23_2003,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_8_Q
    );
  data_array0_15_mux0000_6_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => control_eof(45),
      O => data_array0_15_mux0000_6_Q
    );
  data_array0_15_mux0000_3_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_28_2004,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_3_Q
    );
  data_array0_15_mux0000_31_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_0_1987,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_31_Q
    );
  data_array0_15_mux0000_30_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_16_1_1988,
      O => data_array0_15_mux0000_30_Q
    );
  data_array0_15_mux0000_29_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_2_1999,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_29_Q
    );
  data_array0_15_mux0000_28_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_16_3_2006,
      O => data_array0_15_mux0000_28_Q
    );
  data_array0_15_mux0000_27_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_4_2007,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_27_Q
    );
  data_array0_15_mux0000_26_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_5_2008,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_26_Q
    );
  data_array0_15_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_6_2009,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_25_Q
    );
  data_array0_15_mux0000_24_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_7_2010,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_24_Q
    );
  data_array0_15_mux0000_23_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_8_2011,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_23_Q
    );
  data_array0_15_mux0000_22_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_9_2012,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_22_Q
    );
  data_array0_15_mux0000_21_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_10_1989,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_21_Q
    );
  data_array0_15_mux0000_20_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_11_1990,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_20_Q
    );
  data_array0_15_mux0000_19_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_12_1991,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_19_Q
    );
  data_array0_15_mux0000_18_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_13_1992,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_18_Q
    );
  data_array0_15_mux0000_17_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_14_1993,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_17_Q
    );
  data_array0_15_mux0000_16_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_15_1994,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_16_Q
    );
  data_array0_15_mux0000_15_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_16_1995,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_15_Q
    );
  data_array0_15_mux0000_14_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_17_1996,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_14_Q
    );
  data_array0_15_mux0000_13_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_18_1997,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_13_Q
    );
  data_array0_15_mux0000_12_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_19_1998,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_12_Q
    );
  data_array0_15_mux0000_11_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_20_2000,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_11_Q
    );
  data_array0_15_mux0000_10_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_21_2001,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_10_Q
    );
  data_array0_15_mux0000_0_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_16_29_2005,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_15_mux0000_0_Q
    );
  data_array0_14_mux0000_9_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_15_22_1948,
      O => data_array0_14_mux0000_9_Q
    );
  data_array0_14_mux0000_8_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_23_1949,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_8_Q
    );
  data_array0_14_mux0000_6_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_24_1950,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_6_Q
    );
  data_array0_14_mux0000_3_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_28_1951,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_3_Q
    );
  data_array0_14_mux0000_31_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_0_1933,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_31_Q
    );
  data_array0_14_mux0000_30_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_1_1934,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_30_Q
    );
  data_array0_14_mux0000_29_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_2_1945,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_29_Q
    );
  data_array0_14_mux0000_28_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_3_1953,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_28_Q
    );
  data_array0_14_mux0000_27_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_4_1954,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_27_Q
    );
  data_array0_14_mux0000_26_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_5_1955,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_26_Q
    );
  data_array0_14_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_6_1956,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_25_Q
    );
  data_array0_14_mux0000_24_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_7_1957,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_24_Q
    );
  data_array0_14_mux0000_23_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_8_1958,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_23_Q
    );
  data_array0_14_mux0000_22_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_9_1959,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_22_Q
    );
  data_array0_14_mux0000_21_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_10_1935,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_21_Q
    );
  data_array0_14_mux0000_20_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_11_1936,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_20_Q
    );
  data_array0_14_mux0000_19_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_12_1937,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_19_Q
    );
  data_array0_14_mux0000_18_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_13_1938,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_18_Q
    );
  data_array0_14_mux0000_17_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_14_1939,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_17_Q
    );
  data_array0_14_mux0000_16_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_15_1940,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_16_Q
    );
  data_array0_14_mux0000_15_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_16_1941,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_15_Q
    );
  data_array0_14_mux0000_14_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_17_1942,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_14_Q
    );
  data_array0_14_mux0000_13_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_15_18_1943,
      O => data_array0_14_mux0000_13_Q
    );
  data_array0_14_mux0000_12_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_19_1944,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_12_Q
    );
  data_array0_14_mux0000_11_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_20_1946,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_11_Q
    );
  data_array0_14_mux0000_10_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_15_21_1947,
      O => data_array0_14_mux0000_10_Q
    );
  data_array0_14_mux0000_0_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_15_29_1952,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_14_mux0000_0_Q
    );
  data_array0_13_mux0000_9_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_22_1894,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_9_Q
    );
  data_array0_13_mux0000_8_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_23_1895,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_8_Q
    );
  data_array0_13_mux0000_7_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_24_1896,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_7_Q
    );
  data_array0_13_mux0000_4_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(43),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_42_mux0000
    );
  data_array0_13_mux0000_3_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_28_1897,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_3_Q
    );
  data_array0_13_mux0000_31_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_0_1879,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_31_Q
    );
  data_array0_13_mux0000_30_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_1_1880,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_30_Q
    );
  data_array0_13_mux0000_2_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_29_1898,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_2_Q
    );
  data_array0_13_mux0000_29_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_2_1891,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_29_Q
    );
  data_array0_13_mux0000_28_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_3_1899,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_28_Q
    );
  data_array0_13_mux0000_27_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_4_1900,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_27_Q
    );
  data_array0_13_mux0000_26_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_5_1901,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_26_Q
    );
  data_array0_13_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_6_1902,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_25_Q
    );
  data_array0_13_mux0000_24_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_7_1903,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_24_Q
    );
  data_array0_13_mux0000_23_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_8_1904,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_23_Q
    );
  data_array0_13_mux0000_22_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_9_1905,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_22_Q
    );
  data_array0_13_mux0000_21_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_10_1881,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_21_Q
    );
  data_array0_13_mux0000_20_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_11_1882,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_20_Q
    );
  data_array0_13_mux0000_19_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_12_1883,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_19_Q
    );
  data_array0_13_mux0000_18_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_13_1884,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_18_Q
    );
  data_array0_13_mux0000_17_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_14_1885,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_17_Q
    );
  data_array0_13_mux0000_16_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_15_1886,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_16_Q
    );
  data_array0_13_mux0000_15_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_16_1887,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_15_Q
    );
  data_array0_13_mux0000_14_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_17_1888,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_14_Q
    );
  data_array0_13_mux0000_13_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_18_1889,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_13_Q
    );
  data_array0_13_mux0000_12_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_19_1890,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_12_Q
    );
  data_array0_13_mux0000_11_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_20_1892,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_11_Q
    );
  data_array0_13_mux0000_10_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_14_21_1893,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_13_mux0000_10_Q
    );
  data_array0_12_mux0000_9_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_22_1840,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_9_Q
    );
  data_array0_12_mux0000_8_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_23_1841,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_8_Q
    );
  data_array0_12_mux0000_7_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_24_1842,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_7_Q
    );
  data_array0_12_mux0000_4_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(42),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_41_mux0000
    );
  data_array0_12_mux0000_3_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_28_1843,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_3_Q
    );
  data_array0_12_mux0000_31_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_0_1825,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_31_Q
    );
  data_array0_12_mux0000_30_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_1_1826,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_30_Q
    );
  data_array0_12_mux0000_2_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_29_1844,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_2_Q
    );
  data_array0_12_mux0000_29_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_13_2_1837,
      O => data_array0_12_mux0000_29_Q
    );
  data_array0_12_mux0000_28_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_13_3_1845,
      O => data_array0_12_mux0000_28_Q
    );
  data_array0_12_mux0000_27_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_13_4_1846,
      O => data_array0_12_mux0000_27_Q
    );
  data_array0_12_mux0000_26_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_13_5_1847,
      O => data_array0_12_mux0000_26_Q
    );
  data_array0_12_mux0000_25_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_6_1848,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_25_Q
    );
  data_array0_12_mux0000_24_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_7_1849,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_24_Q
    );
  data_array0_12_mux0000_23_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_8_1850,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_23_Q
    );
  data_array0_12_mux0000_22_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_9_1851,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_22_Q
    );
  data_array0_12_mux0000_21_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_10_1827,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_21_Q
    );
  data_array0_12_mux0000_20_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_11_1828,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_20_Q
    );
  data_array0_12_mux0000_19_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_12_1829,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_19_Q
    );
  data_array0_12_mux0000_18_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_13_1830,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_18_Q
    );
  data_array0_12_mux0000_17_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_14_1831,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_17_Q
    );
  data_array0_12_mux0000_16_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_15_1832,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_16_Q
    );
  data_array0_12_mux0000_15_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_16_1833,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_15_Q
    );
  data_array0_12_mux0000_14_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_13_17_1834,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => data_array0_12_mux0000_14_Q
    );
  data_array0_12_mux0000_13_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_13_18_1835,
      O => data_array0_12_mux0000_13_Q
    );
  data_array0_12_mux0000_12_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_13_19_1836,
      O => data_array0_12_mux0000_12_Q
    );
  data_array0_12_mux0000_11_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_13_20_1838,
      O => data_array0_12_mux0000_11_Q
    );
  data_array0_12_mux0000_10_1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => data_array0_13_21_1839,
      O => data_array0_12_mux0000_10_Q
    );
  control_eof_50_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(51),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_50_mux0000
    );
  control_eof_47_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(48),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_47_mux0000
    );
  control_eof_46_mux000011 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(47),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_46_mux0000
    );
  control_eof_44_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(45),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_44_mux0000
    );
  control_eof_43_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(44),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_43_mux0000
    );
  control_eof_40_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(41),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_40_mux0000
    );
  control_eof_39_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(40),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_39_mux0000
    );
  control_eof_38_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(39),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_38_mux0000
    );
  control_eof_37_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(38),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_37_mux0000
    );
  control_eof_36_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(37),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_36_mux0000
    );
  control_eof_35_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(36),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_35_mux0000
    );
  control_eof_34_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(35),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_34_mux0000
    );
  control_eof_33_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(34),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_33_mux0000
    );
  control_eof_32_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(33),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_32_mux0000
    );
  control_eof_31_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(32),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_31_mux0000
    );
  control_eof_30_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(31),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_30_mux0000
    );
  control_eof_29_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(30),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_29_mux0000
    );
  control_eof_28_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(29),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_28_mux0000
    );
  control_eof_27_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(28),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_27_mux0000
    );
  control_eof_26_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(27),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_26_mux0000
    );
  control_eof_25_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(26),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_25_mux0000
    );
  control_eof_24_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(25),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_24_mux0000
    );
  control_eof_23_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(24),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_23_mux0000
    );
  control_eof_22_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(23),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_22_mux0000
    );
  control_eof_21_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(22),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_21_mux0000
    );
  control_eof_20_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(21),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_20_mux0000
    );
  control_eof_19_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(20),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_19_mux0000
    );
  control_eof_18_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(19),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_18_mux0000
    );
  control_eof_17_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(18),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_17_mux0000
    );
  control_eof_16_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(17),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_16_mux0000
    );
  control_eof_15_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(16),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_15_mux0000
    );
  control_eof_14_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(15),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_14_mux0000
    );
  control_eof_13_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(14),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_13_mux0000
    );
  control_eof_12_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(13),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_12_mux0000
    );
  config_eof_17_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(18),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => config_eof_17_mux0000
    );
  config_eof_16_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(17),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => config_eof_16_mux0000
    );
  config_eof_15_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(16),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => config_eof_15_mux0000
    );
  config_eof_14_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(15),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => config_eof_14_mux0000
    );
  config_eof_13_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(14),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => config_eof_13_mux0000
    );
  config_eof_12_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(13),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => config_eof_12_mux0000
    );
  config_eof_11_mux00001 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => config_eof(12),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => config_eof_11_mux0000
    );
  Mmux_data_array_18_mux0000251 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => dummy_configs_3126,
      I1 => conf_fip_1442,
      I2 => pg_ctrl_i_Trig_1_3280,
      O => data_array_18_mux0000(31)
    );
  Mmux_data_array_17_mux0000251 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_18_0_2817,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => data_array_17_mux0000_31_Q
    );
  Mmux_data_array_16_mux0000201 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_17_4_2814,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => data_array_16_mux0000_27_Q
    );
  Mmux_data_array_15_mux0000251 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_16_0_2809,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => data_array_15_mux0000_31_Q
    );
  Mmux_data_array_15_mux0000201 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_16_4_2810,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => data_array_15_mux0000_27_Q
    );
  Mmux_data_array_14_mux0000201 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_15_4_2806,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => data_array_14_mux0000_27_Q
    );
  Mmux_data_array_13_mux0000251 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_14_0_2799,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => data_array_13_mux0000_31_Q
    );
  Mmux_data_array_13_mux0000201 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_14_4_2801,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => data_array_13_mux0000_27_Q
    );
  Mmux_data_array_12_mux0000221 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_13_2_2794,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => data_array_12_mux0000(29)
    );
  Mmux_data_array_12_mux0000201 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_13_4_2795,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => data_array_12_mux0000(27)
    );
  Mmux_data_array_11_mux0000251 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_12_0_2783,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => data_array_11_mux0000(31)
    );
  Mmux_data_array_11_mux0000221 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_12_2_2785,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => data_array_11_mux0000(29)
    );
  Mmux_data_array_11_mux0000201 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array_12_4_2787,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => conf_fip_1442,
      O => data_array_11_mux0000(27)
    );
  XCnt_L_mux0001_9_3_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => XCnt_L(2),
      I1 => XCnt_L(6),
      I2 => XCnt_L(5),
      I3 => XCnt_L(4),
      O => N641
    );
  XCnt_L_mux0001_9_3 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => XCnt_L(3),
      I1 => N641,
      I2 => done_v_or0010,
      I3 => Mcompar_XCnt_cmp_gt0000_cy(9),
      O => N951
    );
  control_sof_mux000012 : LUT4
    generic map(
      INIT => X"4640"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_3227,
      I1 => pg_ctrl_i_FrameType_1_3226,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => pg_ctrl_i_FrameType_0_3225,
      O => N25
    );
  XCnt_L_mux0001_6_SW1 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => XCnt_L(3),
      I1 => XCnt_L(2),
      I2 => XCnt_L(5),
      I3 => XCnt_L(4),
      O => N643
    );
  XCnt_L_mux0001_6_Q : LUT4
    generic map(
      INIT => X"4004"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => XCnt_L(6),
      I3 => N643,
      O => XCnt_L_mux0001(6)
    );
  diag_cnt_mux0000_0_1 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => Diag_State_FFd1_79,
      I1 => N875,
      I2 => N781,
      I3 => N645,
      O => N9
    );
  ZCnt_L_mux0002_22_Q : LUT4
    generic map(
      INIT => X"FF8D"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_EOF,
      I2 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      I3 => N647,
      O => ZCnt_L_mux0002(22)
    );
  RX_LL_MISO_BUSY_2513 : LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      I0 => N649,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_eq0000_cy(7),
      I2 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I3 => use_ext_input,
      O => RX_LL_MISO_BUSY
    );
  TagCnt_not00022 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => RX_LL_MOSI_DVAL,
      I1 => RX_LL_MOSI_EOF,
      I2 => bip0_1439,
      I3 => use_ext_input,
      O => TagCnt_not00022_1285
    );
  XCnt_L_mux0001_3_1 : LUT4
    generic map(
      INIT => X"0220"
    )
    port map (
      I0 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I1 => done_v_or0010,
      I2 => XCnt_L(3),
      I3 => XCnt_L(2),
      O => XCnt_L_mux0001(3)
    );
  data_frame_dat_0_cmp_eq00031 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_0_3221,
      I1 => pg_ctrl_i_DiagMode_1_3222,
      I2 => pg_ctrl_i_DiagMode_3_3224,
      I3 => pg_ctrl_i_DiagMode_2_3223,
      O => data_frame_dat_0_cmp_eq0003
    );
  Mmux_data_array0_7_mux000026111 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_3228,
      I1 => pg_ctrl_i_FrameType_6_3229,
      I2 => pg_ctrl_i_FrameType_1_3226,
      I3 => pg_ctrl_i_FrameType_2_3227,
      O => N174
    );
  ctrl_frame_dat_mux0000_6_11 : LUT4
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_1_3226,
      I2 => pg_ctrl_i_FrameType_2_3227,
      I3 => pg_ctrl_i_FrameType_0_3225,
      O => ctrl_frame_dat_mux0000_6_11_1637
    );
  data_array0_10_and00001 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_6_3229,
      I1 => pg_ctrl_i_FrameType_5_3228,
      I2 => pg_ctrl_i_FrameType_1_3226,
      I3 => pg_ctrl_i_FrameType_2_3227,
      O => data_array0_10_and0000
    );
  done_v_mux00001 : LUT4
    generic map(
      INIT => X"F531"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => data_frame_eof_3065,
      I2 => data_fip_2908,
      I3 => done_v_3119,
      O => done_v_mux0000
    );
  data_array0_19_mux0000_9_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_9_3324,
      I3 => data_array0_20_9_2229,
      O => data_array0_19_mux0000_9_Q
    );
  data_array0_19_mux0000_8_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_8_3323,
      I3 => data_array0_20_8_2228,
      O => data_array0_19_mux0000_8_Q
    );
  data_array0_19_mux0000_6_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_6_3321,
      I3 => data_array0_20_6_2227,
      O => data_array0_19_mux0000_6_Q
    );
  data_array0_19_mux0000_5_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_5_3320,
      I3 => data_array0_20_5_2226,
      O => data_array0_19_mux0000_5_Q
    );
  data_array0_19_mux0000_4_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_4_3319,
      I3 => data_array0_20_4_2225,
      O => data_array0_19_mux0000_4_Q
    );
  data_array0_19_mux0000_2_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_2_3313,
      I3 => data_array0_20_2_2223,
      O => data_array0_19_mux0000_2_Q
    );
  data_array0_19_mux0000_13_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_13_3306,
      I3 => data_array0_20_8_2228,
      O => data_array0_19_mux0000_13_Q
    );
  data_array0_19_mux0000_0_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_0_3301,
      I3 => data_array0_20_0_2222,
      O => data_array0_19_mux0000_0_Q
    );
  data_array0_18_mux0000_9_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_9_3324,
      I3 => data_array0_19_9_2163,
      O => data_array0_18_mux0000_9_Q
    );
  data_array0_18_mux0000_8_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_8_3323,
      I3 => data_array0_19_8_2162,
      O => data_array0_18_mux0000_8_Q
    );
  data_array0_18_mux0000_7_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_7_3322,
      I3 => data_array0_19_7_2161,
      O => data_array0_18_mux0000_7_Q
    );
  data_array0_18_mux0000_6_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_6_3321,
      I3 => data_array0_19_6_2160,
      O => data_array0_18_mux0000_6_Q
    );
  data_array0_18_mux0000_5_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_5_3320,
      I3 => data_array0_19_5_2159,
      O => data_array0_18_mux0000_5_Q
    );
  data_array0_18_mux0000_4_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_4_3319,
      I3 => data_array0_19_4_2158,
      O => data_array0_18_mux0000_4_Q
    );
  data_array0_18_mux0000_3_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_3_3318,
      I3 => data_array0_19_3_2157,
      O => data_array0_18_mux0000_3_Q
    );
  data_array0_18_mux0000_2_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_2_3313,
      I3 => data_array0_19_2_2151,
      O => data_array0_18_mux0000_2_Q
    );
  data_array0_18_mux0000_23_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_23_3317,
      I3 => data_array0_19_23_2155,
      O => data_array0_18_mux0000_23_Q
    );
  data_array0_18_mux0000_22_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_22_3316,
      I3 => data_array0_19_22_2154,
      O => data_array0_18_mux0000_22_Q
    );
  data_array0_18_mux0000_21_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_21_3315,
      I3 => data_array0_19_21_2153,
      O => data_array0_18_mux0000_21_Q
    );
  data_array0_18_mux0000_20_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_20_3314,
      I3 => data_array0_19_20_2152,
      O => data_array0_18_mux0000_20_Q
    );
  data_array0_18_mux0000_1_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_1_3302,
      I3 => data_array0_19_1_2140,
      O => data_array0_18_mux0000_1_Q
    );
  data_array0_18_mux0000_19_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_19_3312,
      I3 => data_array0_19_19_2150,
      O => data_array0_18_mux0000_19_Q
    );
  data_array0_18_mux0000_18_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_18_3311,
      I3 => data_array0_19_18_2149,
      O => data_array0_18_mux0000_18_Q
    );
  data_array0_18_mux0000_17_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_17_3310,
      I3 => data_array0_19_17_2148,
      O => data_array0_18_mux0000_17_Q
    );
  data_array0_18_mux0000_16_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_16_3309,
      I3 => data_array0_19_16_2147,
      O => data_array0_18_mux0000_16_Q
    );
  data_array0_18_mux0000_15_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_15_3308,
      I3 => data_array0_19_15_2146,
      O => data_array0_18_mux0000_15_Q
    );
  data_array0_18_mux0000_14_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_14_3307,
      I3 => data_array0_19_14_2145,
      O => data_array0_18_mux0000_14_Q
    );
  data_array0_18_mux0000_13_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_13_3306,
      I3 => data_array0_19_13_2144,
      O => data_array0_18_mux0000_13_Q
    );
  data_array0_18_mux0000_12_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_12_3305,
      I3 => data_array0_19_12_2143,
      O => data_array0_18_mux0000_12_Q
    );
  data_array0_18_mux0000_11_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_11_3304,
      I3 => data_array0_19_11_2142,
      O => data_array0_18_mux0000_11_Q
    );
  data_array0_18_mux0000_10_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_10_3303,
      I3 => data_array0_19_10_2141,
      O => data_array0_18_mux0000_10_Q
    );
  data_array0_18_mux0000_0_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_0_3301,
      I3 => data_array0_19_0_2139,
      O => data_array0_18_mux0000_0_Q
    );
  data_array0_17_mux0000_9_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(9),
      I3 => data_array0_18_9_2113,
      O => data_array0_17_mux0000_9_Q
    );
  data_array0_17_mux0000_8_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(8),
      I3 => data_array0_18_8_2112,
      O => data_array0_17_mux0000_8_Q
    );
  data_array0_17_mux0000_7_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(7),
      I3 => data_array0_18_7_2111,
      O => data_array0_17_mux0000_7_Q
    );
  data_array0_17_mux0000_6_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(6),
      I3 => data_array0_18_6_2110,
      O => data_array0_17_mux0000_6_Q
    );
  data_array0_17_mux0000_5_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(5),
      I3 => data_array0_18_5_2109,
      O => data_array0_17_mux0000_5_Q
    );
  data_array0_17_mux0000_4_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(4),
      I3 => data_array0_18_4_2108,
      O => data_array0_17_mux0000_4_Q
    );
  data_array0_17_mux0000_3_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(3),
      I3 => data_array0_18_3_2107,
      O => data_array0_17_mux0000_3_Q
    );
  data_array0_17_mux0000_2_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(2),
      I3 => data_array0_18_2_2101,
      O => data_array0_17_mux0000_2_Q
    );
  data_array0_17_mux0000_22_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(22),
      I3 => data_array0_18_22_2104,
      O => data_array0_17_mux0000_22_Q
    );
  data_array0_17_mux0000_21_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(21),
      I3 => data_array0_18_21_2103,
      O => data_array0_17_mux0000_21_Q
    );
  data_array0_17_mux0000_20_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(20),
      I3 => data_array0_18_20_2102,
      O => data_array0_17_mux0000_20_Q
    );
  data_array0_17_mux0000_1_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(1),
      I3 => data_array0_18_1_2090,
      O => data_array0_17_mux0000_1_Q
    );
  data_array0_17_mux0000_19_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(19),
      I3 => data_array0_18_19_2100,
      O => data_array0_17_mux0000_19_Q
    );
  data_array0_17_mux0000_18_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(18),
      I3 => data_array0_18_18_2099,
      O => data_array0_17_mux0000_18_Q
    );
  data_array0_17_mux0000_17_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(17),
      I3 => data_array0_18_17_2098,
      O => data_array0_17_mux0000_17_Q
    );
  data_array0_17_mux0000_16_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(16),
      I3 => data_array0_18_16_2097,
      O => data_array0_17_mux0000_16_Q
    );
  data_array0_17_mux0000_15_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(15),
      I3 => data_array0_18_15_2096,
      O => data_array0_17_mux0000_15_Q
    );
  data_array0_17_mux0000_14_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(14),
      I3 => data_array0_18_14_2095,
      O => data_array0_17_mux0000_14_Q
    );
  data_array0_17_mux0000_13_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(13),
      I3 => data_array0_18_13_2094,
      O => data_array0_17_mux0000_13_Q
    );
  data_array0_17_mux0000_12_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(12),
      I3 => data_array0_18_12_2093,
      O => data_array0_17_mux0000_12_Q
    );
  data_array0_17_mux0000_11_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(11),
      I3 => data_array0_18_11_2092,
      O => data_array0_17_mux0000_11_Q
    );
  data_array0_17_mux0000_10_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(10),
      I3 => data_array0_18_10_2091,
      O => data_array0_17_mux0000_10_Q
    );
  data_array0_17_mux0000_0_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Acq_Number(0),
      I3 => data_array0_18_0_2089,
      O => data_array0_17_mux0000_0_Q
    );
  Mmux_data_array_17_mux0000201 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => dummy_configs_3126,
      I3 => data_array_18_0_2817,
      O => data_array_17_mux0000_27_Q
    );
  Mmux_data_array_16_mux0000251 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => dummy_configs_3126,
      I3 => data_array_17_0_2813,
      O => data_array_16_mux0000_31_Q
    );
  Mmux_data_array_14_mux0000251 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => dummy_configs_3126,
      I3 => data_array_15_0_2805,
      O => data_array_14_mux0000_31_Q
    );
  Mmux_data_array_14_mux0000221 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => dummy_configs_3126,
      I3 => data_array_17_4_2814,
      O => data_array_14_mux0000_29_Q
    );
  Mmux_data_array_13_mux0000221 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => dummy_configs_3126,
      I3 => data_array_14_2_2800,
      O => data_array_13_mux0000_29_Q
    );
  Mmux_data_array_12_mux0000251 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => dummy_configs_3126,
      I3 => data_array_13_0_2793,
      O => data_array_12_mux0000(31)
    );
  Mmux_data_array_12_mux0000241 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => dummy_configs_3126,
      I3 => data_array_15_4_2806,
      O => data_array_12_mux0000(30)
    );
  Mmux_data_array_12_mux0000211 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => dummy_configs_3126,
      I3 => data_array_13_2_2794,
      O => data_array_12_mux0000(28)
    );
  Mmux_data_array_11_mux0000241 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => dummy_configs_3126,
      I3 => data_array_12_1_2784,
      O => data_array_11_mux0000(30)
    );
  Mmux_data_array_11_mux0000211 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => dummy_configs_3126,
      I3 => data_array_12_3_2786,
      O => data_array_11_mux0000(28)
    );
  data_frame_dat_14_mux000251 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => data_frame_dat_12_mux0000,
      I1 => N146,
      I2 => data_frame_dat_0_or0004,
      I3 => N884,
      O => data_frame_dat_14_mux000251_2949
    );
  data_frame_dat_31_mux000115 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => use_ext_input,
      I1 => N67,
      I2 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I3 => RX_LL_MOSI_DATA(31),
      O => data_frame_dat_31_mux000115_3023
    );
  data_frame_dat_0_not00011 : LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => N150,
      I2 => N891,
      I3 => done_v_or0010,
      O => data_frame_dat_0_not0001
    );
  config_eof_10_mux0000 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => data_array_1_and0000,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => N11,
      I3 => N409,
      O => config_eof_10_mux0000_1447
    );
  Mmux_data_array0_2_mux00001121 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => N251,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      I3 => N174,
      O => N1161
    );
  control_eof_3_mux00002 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => N1182,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      I3 => N62,
      O => N1231
    );
  ctrl_frame_dat_mux0000_30_3 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_6_3229,
      I1 => pg_ctrl_i_FrameType_5_3228,
      I2 => pg_ctrl_i_FrameType_0_3225,
      I3 => N160,
      O => N80
    );
  ctrl_fip_mux00001 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => data_array0_1_and0000,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N25,
      O => ctrl_fip_mux0000
    );
  config_frame_sof_mux00001 : LUT4
    generic map(
      INIT => X"0C08"
    )
    port map (
      I0 => config_sof_1491,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => conf_fip_1442,
      I3 => data_array_1_and0000,
      O => config_frame_sof_mux0000
    );
  data_fip_not00011 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => TX_LL_MISO_BUSY,
      I1 => TX_LL_MISO_AFULL,
      I2 => data_fip_2908,
      I3 => N196,
      O => data_fip_not0001
    );
  data_frame_dval_mux00061 : LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_done_v_cmp_lt0000_cy(15),
      I2 => N19,
      I3 => data_frame_eof_3065,
      O => data_frame_dval_mux0006
    );
  Mmux_data_array0_8_mux00009 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_17_2710,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N411,
      O => data_array0_8_mux0000_17_Q
    );
  Mmux_data_array0_8_mux00007 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_15_2708,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N413,
      O => data_array0_8_mux0000_15_Q
    );
  Mmux_data_array0_8_mux00006 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_14_2707,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N415,
      O => data_array0_8_mux0000_14_Q
    );
  Mmux_data_array0_8_mux00005 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_13_2706,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N417,
      O => data_array0_8_mux0000_13_Q
    );
  Mmux_data_array0_8_mux000031 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_8_2730,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N419,
      O => data_array0_8_mux0000_8_Q
    );
  Mmux_data_array0_8_mux000030 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_7_2729,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N421,
      O => data_array0_8_mux0000_7_Q
    );
  Mmux_data_array0_8_mux00003 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_11_2704,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N423,
      O => data_array0_8_mux0000_11_Q
    );
  Mmux_data_array0_8_mux000029 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_6_2728,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N425,
      O => data_array0_8_mux0000_6_Q
    );
  Mmux_data_array0_8_mux000026 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_3_2723,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N427,
      O => data_array0_8_mux0000_3_Q
    );
  Mmux_data_array0_8_mux00002 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_10_2703,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N429,
      O => data_array0_8_mux0000_10_Q
    );
  Mmux_data_array0_8_mux000014 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_21_2715,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N431,
      O => data_array0_8_mux0000_21_Q
    );
  Mmux_data_array0_8_mux000013 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_20_2714,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N433,
      O => data_array0_8_mux0000_20_Q
    );
  Mmux_data_array0_8_mux000012 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_1_2702,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N435,
      O => data_array0_8_mux0000_1_Q
    );
  Mmux_data_array0_8_mux00001 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_9_0_2701,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => N437,
      O => data_array0_8_mux0000_0_Q
    );
  diag_cnt_mux0000_0_2 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => diag_cnt_or0000_3117,
      I1 => Mcompar_diag_cnt_cmp_lt0000_cy(4),
      I2 => diag_cnt_or0001,
      I3 => N505,
      O => N142
    );
  TagCnt_not000221 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => TX_LL_MISO_AFULL,
      I1 => TX_LL_MISO_BUSY,
      I2 => data_fip_2908,
      I3 => N865,
      O => N56
    );
  Mmux_data_array0_7_mux0000232 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_8_2_2651,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_3279,
      I3 => N854,
      O => Mmux_data_array0_7_mux0000232_437
    );
  ctrl_frame_dat_mux0000_27_7 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_6_3229,
      I2 => N872,
      I3 => pg_ctrl_i_FrameType_5_3228,
      O => ctrl_frame_dat_mux0000_26_7
    );
  data_frame_drem_not00011_F : LUT4
    generic map(
      INIT => X"F3E0"
    )
    port map (
      I0 => RX_LL_MOSI_DVAL,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => use_ext_input,
      I3 => N166,
      O => N597
    );
  YCnt_mux0002_8_2 : LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => YCnt(1),
      I1 => YCnt(0),
      I2 => N185,
      O => YCnt_mux0002(8)
    );
  diag_cnt_or0000 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_3228,
      I1 => pg_ctrl_i_FrameType_6_3229,
      I2 => pg_ctrl_i_FrameType_2_3227,
      I3 => N510,
      O => diag_cnt_or0000_3117
    );
  dummy_configs_not00011 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => PG_CTRL_Trig,
      I1 => N55,
      I2 => Diag_State_FFd1_79,
      I3 => Diag_State_FFd2_83,
      O => dummy_configs_not0001
    );
  Acq_Number_mux0000_0_12 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => N883,
      I1 => pg_ctrl_i_FrameType_6_3229,
      I2 => pg_ctrl_i_FrameType_5_3228,
      O => Acq_Number_mux0000_0_12_25
    );
  Diag_State_FFd1_In291 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => Diag_State_FFd1_In22_81,
      I1 => ctrl_fip_1601,
      I2 => data_fip_2908,
      O => Diag_State_FFd1_In29
    );
  Mmux_data_array0_4_mux0000265_SW1 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_1_3226,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => pg_ctrl_i_FrameType_2_3227,
      O => N659
    );
  mux10322 : LUT4
    generic map(
      INIT => X"BA2A"
    )
    port map (
      I0 => data_array0_11_13_1713,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => data_array0_10_and0000,
      I3 => pg_ctrl_i_FrameType_0_3225,
      O => mux10322_3180
    );
  mux1012022 : LUT4
    generic map(
      INIT => X"BA2A"
    )
    port map (
      I0 => data_array0_11_8_1737,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => data_array0_10_and0000,
      I3 => pg_ctrl_i_FrameType_0_3225,
      O => mux1012022_3179
    );
  mux101122 : LUT4
    generic map(
      INIT => X"BA2A"
    )
    port map (
      I0 => data_array0_11_1_1709,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => data_array0_10_and0000,
      I3 => pg_ctrl_i_FrameType_0_3225,
      O => mux101122_3178
    );
  control_eof_11_mux000022 : LUT4
    generic map(
      INIT => X"BA2A"
    )
    port map (
      I0 => control_eof(11),
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => data_array0_10_and0000,
      I3 => pg_ctrl_i_FrameType_0_3225,
      O => control_eof_11_mux000022_1497
    );
  Mmux_data_array0_3_mux0000113_SW1 : LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_3227,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_7_3230,
      O => N661
    );
  Mmux_data_array0_3_mux0000113 : LUT4
    generic map(
      INIT => X"3100"
    )
    port map (
      I0 => N661,
      I1 => ctrl_fip_1601,
      I2 => N62,
      I3 => pg_ctrl_i_Trig_3279,
      O => N1101
    );
  Mmux_data_array0_4_mux000030_SW1 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_5_7_2476,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_3279,
      I3 => N852,
      O => N663
    );
  Mmux_data_array0_4_mux000030 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_array0_4_7_2412,
      I1 => N1181,
      I2 => N663,
      I3 => N861,
      O => data_array0_4_mux0000(7)
    );
  Mmux_data_array0_4_mux000026_SW1 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_5_3_2470,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_3279,
      I3 => N120,
      O => N665
    );
  Mmux_data_array0_4_mux000026 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => data_array0_4_3_2406,
      I1 => N1181,
      I2 => N665,
      I3 => N862,
      O => data_array0_4_mux0000(3)
    );
  pg_ctrl_i_FrameType_mux0001_5_41 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => Diag_State_FFd1_79,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => data_array0_1_and0000,
      I3 => N667,
      O => pg_ctrl_i_FrameType_mux0001_5_41_3329
    );
  control_eof_2_mux00006_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(3),
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N669
    );
  Acq_Number_mux0000_0_3_SW1 : LUT4
    generic map(
      INIT => X"FFDB"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_2_3227,
      I2 => pg_ctrl_i_FrameType_0_3225,
      I3 => pg_ctrl_i_FrameType_1_3226,
      O => N671
    );
  data_frame_dat_5_mux000341 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_2_3223,
      I1 => pg_ctrl_i_DiagMode_3_3224,
      I2 => pg_ctrl_i_DiagMode_1_3222,
      I3 => N860,
      O => N202
    );
  Mmux_data_array0_5_mux00007 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_15_3308,
      I1 => N123,
      I2 => N439,
      I3 => N190,
      O => data_array0_5_mux0000(15)
    );
  Mmux_data_array0_5_mux00006 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_14_3307,
      I1 => N123,
      I2 => N4411,
      I3 => N190,
      O => data_array0_5_mux0000(14)
    );
  Mmux_data_array0_5_mux00005 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_13_3306,
      I1 => N123,
      I2 => N443,
      I3 => N190,
      O => data_array0_5_mux0000(13)
    );
  Mmux_data_array0_5_mux00004 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_12_3305,
      I1 => N123,
      I2 => N445,
      I3 => N190,
      O => data_array0_5_mux0000(12)
    );
  Mmux_data_array0_5_mux000032 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_9_3324,
      I1 => N123,
      I2 => N447,
      I3 => N190,
      O => data_array0_5_mux0000(9)
    );
  Mmux_data_array0_5_mux00003 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_11_3304,
      I1 => N123,
      I2 => N449,
      I3 => N190,
      O => data_array0_5_mux0000(11)
    );
  Mmux_data_array0_5_mux000028 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_5_3320,
      I1 => N123,
      I2 => N451,
      I3 => N190,
      O => data_array0_5_mux0000(5)
    );
  Mmux_data_array0_5_mux000027 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_4_3319,
      I1 => N123,
      I2 => N453,
      I3 => N190,
      O => data_array0_5_mux0000(4)
    );
  Mmux_data_array0_5_mux00002 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_10_3303,
      I1 => N123,
      I2 => N455,
      I3 => N190,
      O => data_array0_5_mux0000(10)
    );
  Mmux_data_array0_5_mux000015 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_22_3316,
      I1 => N123,
      I2 => N457,
      I3 => N190,
      O => data_array0_5_mux0000(22)
    );
  Mmux_data_array0_5_mux000012 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_1_3302,
      I1 => N123,
      I2 => N459,
      I3 => N190,
      O => data_array0_5_mux0000(1)
    );
  Mmux_data_array0_5_mux000010 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_18_3311,
      I1 => N123,
      I2 => N461,
      I3 => N190,
      O => data_array0_5_mux0000(18)
    );
  Mmux_data_array0_5_mux00001 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_0_3301,
      I1 => N123,
      I2 => N463,
      I3 => N190,
      O => data_array0_5_mux0000(0)
    );
  Mmux_data_array0_4_mux00003 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_11_3304,
      I1 => N123,
      I2 => N465,
      I3 => N190,
      O => data_array0_4_mux0000(11)
    );
  Mmux_data_array0_4_mux000028 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_5_3320,
      I1 => N123,
      I2 => N467,
      I3 => N190,
      O => data_array0_4_mux0000(5)
    );
  Mmux_data_array0_4_mux000011 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_19_3312,
      I1 => N123,
      I2 => N469,
      I3 => N190,
      O => data_array0_4_mux0000(19)
    );
  Mmux_data_array0_4_mux000010 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_18_3311,
      I1 => N123,
      I2 => N471,
      I3 => N190,
      O => data_array0_4_mux0000(18)
    );
  Mmux_data_array0_4_mux00001 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_0_3301,
      I1 => N123,
      I2 => N473,
      I3 => N190,
      O => data_array0_4_mux0000(0)
    );
  Mmux_data_array0_10_mux00001131 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => data_array0_10_and0000,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      I3 => N123,
      O => N1151
    );
  Acq_Number_mux0000_0_129_SW0 : LUT4
    generic map(
      INIT => X"6662"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_2_3227,
      I2 => data_fip_2908,
      I3 => ctrl_fip_1601,
      O => N678
    );
  Diag_State_FFd2_In36 : LUT4
    generic map(
      INIT => X"0264"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_2_3227,
      I2 => pg_ctrl_i_FrameType_0_3225,
      I3 => pg_ctrl_i_FrameType_1_3226,
      O => Diag_State_FFd2_In36_87
    );
  data_frame_dat_26_mux000143_SW0 : LUT4
    generic map(
      INIT => X"F160"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => data_frame_dat(26),
      I3 => pg_ctrl_i_FrameType_2_3227,
      O => N680
    );
  data_frame_dat_26_mux000143 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => data_array0_1_and0000,
      I2 => N680,
      I3 => data_frame_dat(26),
      O => data_frame_dat_26_mux000143_2997
    );
  Madd_YCnt_add0000_xor_9_1 : LUT4
    generic map(
      INIT => X"AAA6"
    )
    port map (
      I0 => YCnt(9),
      I1 => YCnt(7),
      I2 => N682,
      I3 => N186,
      O => YCnt_add0000_9_Q
    );
  TagCnt_L_mux0000_6_Q : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => done_v_or0010,
      I1 => N657,
      I2 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => TagCnt_L_mux0000(6)
    );
  config_frame_dat_mux0000_1_21 : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N931,
      I3 => N11,
      O => conf_fip_mux0000
    );
  data_frame_dat_14_mux000211 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => data_frame_dat_0_cmp_eq0003,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => use_ext_input,
      I3 => done_v_or0010,
      O => N204
    );
  TagCnt_not000260_SW1 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => data_frame_eof_3065,
      I2 => Mcompar_done_v_cmp_lt0000_cy(15),
      I3 => N56,
      O => N591
    );
  ZCnt_not00010 : LUT4
    generic map(
      INIT => X"C8CC"
    )
    port map (
      I0 => RX_LL_MOSI_DVAL,
      I1 => bip0_1439,
      I2 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I3 => use_ext_input,
      O => ZCnt_not00010_1437
    );
  data_frame_dat_24_mux00015 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => ZCnt(0),
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => done_v_or0010,
      I3 => N886,
      O => data_frame_dat_24_mux00015_2988
    );
  pg_ctrl_i_FrameType_mux0001_2_1 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => PG_CTRL_FrameType(5),
      I1 => N63,
      I2 => dummy_configs_mux0001,
      I3 => pg_ctrl_i_FrameType_5_3228,
      O => pg_ctrl_i_FrameType_mux0001(2)
    );
  pg_ctrl_i_FrameType_mux0001_1_1 : LUT4
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => PG_CTRL_FrameType(6),
      I1 => N63,
      I2 => dummy_configs_mux0001,
      I3 => pg_ctrl_i_FrameType_6_3229,
      O => pg_ctrl_i_FrameType_mux0001(1)
    );
  TagCnt_mux0000_3_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => nxt_TagCnt_mux0000(3),
      O => TagCnt_mux0000(3)
    );
  TagCnt_mux0000_2_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => nxt_TagCnt_mux0000(2),
      O => TagCnt_mux0000(2)
    );
  TagCnt_mux0000_1_1 : LUT4
    generic map(
      INIT => X"5D51"
    )
    port map (
      I0 => ODD_EVENn,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => done_v_or0010,
      I3 => nxt_TagCnt_mux0000(1),
      O => TagCnt_mux0000(1)
    );
  TagCnt_mux0000_0_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => TagCnt(0),
      I3 => ODD_EVENn,
      O => TagCnt_mux0000(0)
    );
  TagCnt_L_mux0000_1_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => TagCnt_L(1),
      I3 => ODD_EVENn,
      O => TagCnt_L_mux0000(1)
    );
  TagCnt_L_mux0000_0_2 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => TagCnt_L(0),
      I3 => ODD_EVENn,
      O => TagCnt_L_mux0000(0)
    );
  TagCnt_mux0000_4_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => nxt_TagCnt_mux0000(4),
      O => TagCnt_mux0000(4)
    );
  TagCnt_L_mux0000_5_Q : LUT4
    generic map(
      INIT => X"4004"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => TagCnt_L(5),
      I3 => N17,
      O => TagCnt_L_mux0000(5)
    );
  TagCnt_L_mux0000_2_1 : LUT4
    generic map(
      INIT => X"515D"
    )
    port map (
      I0 => ODD_EVENn,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => done_v_or0010,
      I3 => TagCnt_L(2),
      O => TagCnt_L_mux0000(2)
    );
  data_array0_19_mux0000_3_11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_20_3_2224,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => N1341
    );
  data_array0_19_mux0000_1_11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(46),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_45_mux0000
    );
  data_array0_19_mux0000_12_21 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(49),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_48_mux0000
    );
  data_array0_19_mux0000_11_11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => control_eof(50),
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => ctrl_fip_1601,
      O => control_eof_49_mux0000
    );
  TagCnt_mux0000_5_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => nxt_TagCnt_mux0000(5),
      O => TagCnt_mux0000(5)
    );
  XCnt_not000115 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => TX_LL_MOSI_SOF_or0000_inv,
      I1 => Mcompar_done_v_cmp_lt0000_cy(15),
      I2 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I3 => data_frame_eof_3065,
      O => XCnt_not000115_1334
    );
  data_frame_dat_4_mux00038_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_3228,
      I1 => pg_ctrl_i_FrameType_6_3229,
      I2 => pg_ctrl_i_PayloadSize_4_3265,
      I3 => pg_ctrl_i_FrameType_1_3226,
      O => N684
    );
  data_frame_dat_3_mux00038_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_3228,
      I1 => pg_ctrl_i_FrameType_6_3229,
      I2 => pg_ctrl_i_PayloadSize_3_3264,
      I3 => pg_ctrl_i_FrameType_1_3226,
      O => N686
    );
  data_frame_dat_2_mux00038_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_3228,
      I1 => pg_ctrl_i_FrameType_6_3229,
      I2 => pg_ctrl_i_PayloadSize_2_3259,
      I3 => pg_ctrl_i_FrameType_1_3226,
      O => N688
    );
  data_frame_dat_1_mux00038_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_3228,
      I1 => pg_ctrl_i_FrameType_6_3229,
      I2 => pg_ctrl_i_PayloadSize_1_3248,
      I3 => pg_ctrl_i_FrameType_1_3226,
      O => N690
    );
  data_frame_dat_0_mux00038_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_3228,
      I1 => pg_ctrl_i_FrameType_6_3229,
      I2 => pg_ctrl_i_PayloadSize_0_3247,
      I3 => pg_ctrl_i_FrameType_1_3226,
      O => N692
    );
  data_frame_dat_15_mux000231_SW1 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => bip0_1439,
      I1 => ZCnt(7),
      I2 => done_v_or0010,
      I3 => ZCnt_L(7),
      O => N698
    );
  data_frame_dat_13_mux000231_SW1 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => bip0_1439,
      I1 => ZCnt(5),
      I2 => done_v_or0010,
      I3 => ZCnt_L(5),
      O => N700
    );
  TagCnt_L_mux0000_3_1 : LUT4
    generic map(
      INIT => X"0220"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => TagCnt_L(3),
      I3 => TagCnt_L(2),
      O => TagCnt_L_mux0000(3)
    );
  config_frame_dat_mux0000_7_1 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => data_array_1_and0000,
      I1 => data_array_1_24_2822,
      I2 => N11,
      I3 => pg_ctrl_i_FrameType_0_3225,
      O => config_frame_dat_mux0000_7_Q
    );
  data_array0_19_mux0000_7_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_7_3322,
      I3 => data_array0_20_3_2224,
      O => data_array0_19_mux0000_7_Q
    );
  data_array0_19_mux0000_3_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_3_3318,
      I3 => data_array0_20_3_2224,
      O => data_array0_19_mux0000_3_Q
    );
  data_array0_19_mux0000_23_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_23_3317,
      I3 => control_eof(49),
      O => data_array0_19_mux0000_23_Q
    );
  data_array0_19_mux0000_22_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_22_3316,
      I3 => control_eof(49),
      O => data_array0_19_mux0000_22_Q
    );
  data_array0_19_mux0000_20_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_20_3314,
      I3 => control_eof(46),
      O => data_array0_19_mux0000_20_Q
    );
  data_array0_19_mux0000_1_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_1_3302,
      I3 => control_eof(46),
      O => data_array0_19_mux0000_1_Q
    );
  data_array0_19_mux0000_19_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_19_3312,
      I3 => control_eof(49),
      O => data_array0_19_mux0000_19_Q
    );
  data_array0_19_mux0000_18_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_18_3311,
      I3 => control_eof(49),
      O => data_array0_19_mux0000_18_Q
    );
  data_array0_19_mux0000_16_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_16_3309,
      I3 => control_eof(49),
      O => data_array0_19_mux0000_16_Q
    );
  data_array0_19_mux0000_15_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_15_3308,
      I3 => control_eof(50),
      O => data_array0_19_mux0000_15_Q
    );
  data_array0_19_mux0000_12_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_12_3305,
      I3 => control_eof(49),
      O => data_array0_19_mux0000_12_Q
    );
  data_array0_19_mux0000_11_1 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_ZSize_11_3304,
      I3 => control_eof(50),
      O => data_array0_19_mux0000_11_Q
    );
  TagCnt_mux0000_6_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => nxt_TagCnt_mux0000(6),
      O => TagCnt_mux0000(6)
    );
  TagCnt_mux0000_7_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => nxt_TagCnt_mux0000(7),
      O => TagCnt_mux0000(7)
    );
  XCnt_L_not0001 : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => Mcompar_done_v_cmp_lt0000_cy(15),
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => N639,
      I3 => N56,
      O => XCnt_L_not0001_1321
    );
  TagCnt_L_mux0000_7_38 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      I2 => TagCnt_L_mux0000_7_27_1273,
      O => TagCnt_L_mux0000(7)
    );
  ctrl_frame_dat_mux0000_28_SW1 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => data_array0_1_and0000,
      I2 => N123,
      I3 => pg_ctrl_i_FrameType_2_3227,
      O => N702
    );
  ctrl_frame_dat_mux0000_28_Q : LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => data_array0_2_3_2278,
      I1 => N702,
      I2 => control_eof_12_not00012_1502,
      I3 => N356,
      O => ctrl_frame_dat_mux0000(28)
    );
  Mmux_data_array0_2_mux00008 : LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => data_array0_3_16_2327,
      I1 => N702,
      I2 => control_eof_12_not00012_1502,
      I3 => N359,
      O => data_array0_2_mux0000(16)
    );
  Mmux_data_array0_2_mux00007 : LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => data_array0_3_15_2326,
      I1 => N702,
      I2 => control_eof_12_not00012_1502,
      I3 => N362,
      O => data_array0_2_mux0000(15)
    );
  Mmux_data_array0_2_mux00006 : LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => data_array0_3_14_2325,
      I1 => N702,
      I2 => control_eof_12_not00012_1502,
      I3 => N365,
      O => data_array0_2_mux0000(14)
    );
  Mmux_data_array0_2_mux00005 : LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => data_array0_3_13_2324,
      I1 => N702,
      I2 => control_eof_12_not00012_1502,
      I3 => N368,
      O => data_array0_2_mux0000(13)
    );
  Mmux_data_array0_2_mux000010 : LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => data_array0_3_18_2329,
      I1 => N702,
      I2 => control_eof_12_not00012_1502,
      I3 => N371,
      O => data_array0_2_mux0000(18)
    );
  data_frame_drem_not00011_G : LUT4
    generic map(
      INIT => X"A8FD"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DVAL,
      I2 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      O => N598
    );
  image_pause_cnt_not00011 : LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => TX_LL_MISO_BUSY,
      I1 => TX_LL_MISO_AFULL,
      I2 => N48,
      I3 => Mcompar_done_v_cmp_lt0000_cy(15),
      O => image_pause_cnt_not0001
    );
  bip0_not00011 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => TX_LL_MISO_BUSY,
      I1 => TX_LL_MISO_AFULL,
      I2 => done_v_or0010,
      O => bip0_not0001
    );
  ctrl_frame_dat_mux0000_6_36 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_frame_dat_mux0000_6_19_1638,
      I3 => data_array0_2_25_2273,
      O => ctrl_frame_dat_mux0000(6)
    );
  Mmux_data_array0_9_mux00002944 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => Mmux_data_array0_9_mux00002924_462,
      I3 => data_array0_10_6_1672,
      O => data_array0_9_mux0000_6_Q
    );
  Mmux_data_array0_9_mux00002344 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Mmux_data_array0_9_mux00002324_461,
      I3 => data_array0_10_2_1657,
      O => data_array0_9_mux0000_2_Q
    );
  Mmux_data_array0_7_mux0000744 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Mmux_data_array0_7_mux0000724_442,
      I3 => data_array0_8_15_2646,
      O => data_array0_7_mux0000(15)
    );
  Mmux_data_array0_7_mux0000544 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Mmux_data_array0_7_mux0000524_441,
      I3 => data_array0_8_13_2644,
      O => data_array0_7_mux0000(13)
    );
  Mmux_data_array0_7_mux00003244 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Mmux_data_array0_7_mux00003224_440,
      I3 => data_array0_8_9_2669,
      O => data_array0_7_mux0000(9)
    );
  Mmux_data_array0_7_mux00002944 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Mmux_data_array0_7_mux00002924_439,
      I3 => data_array0_8_6_2666,
      O => data_array0_7_mux0000(6)
    );
  ctrl_frame_dat_mux0000_27_21 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_2_4_2281,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => ctrl_frame_dat_mux0000_27_17_1626,
      O => ctrl_frame_dat_mux0000(27)
    );
  ctrl_frame_dat_mux0000_26_21 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_2_5_2282,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_1_3280,
      I3 => ctrl_frame_dat_mux0000_26_17_1623,
      O => ctrl_frame_dat_mux0000(26)
    );
  mux10338 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => mux10322_3180,
      I3 => data_array0_12_13_1775,
      O => data_array0_11_mux0000_13_Q
    );
  mux1012038 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => mux1012022_3179,
      I3 => data_array0_12_8_1795,
      O => data_array0_11_mux0000_8_Q
    );
  mux101138 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_1_3280,
      I2 => mux101122_3178,
      I3 => data_array0_12_1_1771,
      O => data_array0_11_mux0000_1_Q
    );
  control_eof_11_mux000038 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => control_eof_11_mux000022_1497,
      I3 => control_eof(12),
      O => control_eof_11_mux0000
    );
  data_frame_dat_26_mux000172 : LUT4
    generic map(
      INIT => X"F088"
    )
    port map (
      I0 => ZCnt(2),
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => data_frame_dat_26_mux000143_2997,
      I3 => done_v_or0010,
      O => data_frame_dat_26_mux000172_2998
    );
  diag_cnt_mux0000_0_1_SW1 : LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      I0 => data_fip_2908,
      I1 => Mcompar_diag_cnt_cmp_lt0000_cy(4),
      I2 => ctrl_fip_1601,
      I3 => diag_cnt_or0000_3117,
      O => N645
    );
  image_pause_cnt_mux0000_0_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(15),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(0)
    );
  image_pause_cnt_mux0000_1_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(14),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(1)
    );
  image_pause_cnt_mux0000_2_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(13),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(2)
    );
  image_pause_cnt_mux0000_3_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(12),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(3)
    );
  image_pause_cnt_mux0000_4_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(11),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(4)
    );
  image_pause_cnt_mux0000_5_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(10),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(5)
    );
  image_pause_cnt_mux0000_6_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(9),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(6)
    );
  image_pause_cnt_mux0000_7_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(8),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(7)
    );
  image_pause_cnt_mux0000_8_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(7),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(8)
    );
  image_pause_cnt_mux0000_9_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(6),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(9)
    );
  image_pause_cnt_mux0000_10_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(5),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(10)
    );
  image_pause_cnt_mux0000_11_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(4),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(11)
    );
  image_pause_cnt_mux0000_12_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(3),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(12)
    );
  image_pause_cnt_mux0000_13_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(2),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(13)
    );
  image_pause_cnt_mux0000_14_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(1),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(14)
    );
  image_pause_cnt_mux0000_15_1 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => image_pause_cnt_addsub0000(0),
      I2 => data_frame_eof_3065,
      I3 => data_fip_2908,
      O => image_pause_cnt_mux0000(15)
    );
  data_frame_dat_15_mux000275_SW0 : LUT4
    generic map(
      INIT => X"F1FD"
    )
    port map (
      I0 => N67,
      I1 => use_ext_input,
      I2 => done_v_or0010,
      I3 => RX_LL_MOSI_DATA(15),
      O => N714
    );
  data_frame_dat_13_mux000289_SW0 : LUT4
    generic map(
      INIT => X"F1FD"
    )
    port map (
      I0 => data_frame_dat_13_mux000260_2942,
      I1 => use_ext_input,
      I2 => done_v_or0010,
      I3 => RX_LL_MOSI_DATA(13),
      O => N716
    );
  Mmux_data_array0_7_mux000028 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N77,
      I1 => N1181,
      I2 => data_array0_7_5_2602,
      I3 => N718,
      O => data_array0_7_mux0000(5)
    );
  Mmux_data_array0_7_mux000027 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N77,
      I1 => N1181,
      I2 => data_array0_7_4_2601,
      I3 => N720,
      O => data_array0_7_mux0000(4)
    );
  Mmux_data_array0_7_mux000014 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N77,
      I1 => N1181,
      I2 => data_array0_7_21_2589,
      I3 => N722,
      O => data_array0_7_mux0000(21)
    );
  Mmux_data_array0_7_mux000011 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N77,
      I1 => N1181,
      I2 => data_array0_7_19_2586,
      I3 => N724,
      O => data_array0_7_mux0000(19)
    );
  Mmux_data_array0_7_mux000010 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N77,
      I1 => N1181,
      I2 => data_array0_7_18_2585,
      I3 => N726,
      O => data_array0_7_mux0000(18)
    );
  Mmux_data_array0_6_mux000026 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => N77,
      I1 => N1181,
      I2 => data_array0_6_3_2534,
      I3 => N728,
      O => data_array0_6_mux0000(3)
    );
  Mmux_data_array0_5_mux000030_SW1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_6_7_2540,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N730
    );
  Mmux_data_array0_5_mux000030 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_5_7_2476,
      I1 => N730,
      I2 => N1131,
      I3 => N133,
      O => data_array0_5_mux0000(7)
    );
  Mmux_data_array0_5_mux000026_SW1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => data_array0_6_3_2534,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => ctrl_fip_1601,
      O => N732
    );
  Mmux_data_array0_5_mux000026 : LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => data_array0_5_3_2470,
      I1 => N732,
      I2 => N1131,
      I3 => N134,
      O => data_array0_5_mux0000(3)
    );
  TagCnt_L_mux0000_6_SW2_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => TagCnt_L(2),
      I1 => TagCnt_L(5),
      O => N734
    );
  TagCnt_L_mux0000_6_SW2 : LUT4
    generic map(
      INIT => X"6555"
    )
    port map (
      I0 => TagCnt_L(6),
      I1 => N734,
      I2 => TagCnt_L(4),
      I3 => TagCnt_L(3),
      O => N657
    );
  data_frame_dat_14_mux000227_SW0 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(14),
      I3 => done_v_or0010,
      O => N736
    );
  data_frame_dat_15_mux000275 : LUT4
    generic map(
      INIT => X"FF8D"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => N698,
      I2 => N714,
      I3 => N738,
      O => data_frame_dat_15_mux0002
    );
  data_frame_dat_13_mux000289 : LUT4
    generic map(
      INIT => X"FF8D"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => N700,
      I2 => N716,
      I3 => N740,
      O => data_frame_dat_13_mux0002
    );
  data_frame_dat_0_and00021 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_6_3229,
      I1 => pg_ctrl_i_FrameType_5_3228,
      I2 => pg_ctrl_i_FrameType_1_3226,
      O => data_frame_dat_0_and0002
    );
  Mmux_data_array0_4_mux00006 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => N383,
      I1 => N77,
      I2 => N120,
      I3 => N742,
      O => data_array0_4_mux0000(14)
    );
  config_frame_dat_mux0000_2_SW0 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_5_3228,
      I1 => pg_ctrl_i_FrameType_6_3229,
      I2 => pg_ctrl_i_FrameType_1_3226,
      I3 => pg_ctrl_i_FrameType_2_3227,
      O => N744
    );
  config_frame_dat_mux0000_2_Q : LUT4
    generic map(
      INIT => X"3310"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => N11,
      I2 => N744,
      I3 => data_array_1_29_2823,
      O => config_frame_dat_mux0000_2_Q_1486
    );
  config_frame_dat_mux0000_1_Q : LUT4
    generic map(
      INIT => X"3310"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => N11,
      I2 => N744,
      I3 => data_array_1_30_2825,
      O => config_frame_dat_mux0000_1_Q_1482
    );
  TagCnt_L_not0001 : LUT4
    generic map(
      INIT => X"F0E4"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => N573,
      I2 => N572,
      I3 => N859,
      O => TagCnt_L_not0001_1275
    );
  control_eof_1_mux000016 : MUXF5
    port map (
      I0 => N748,
      I1 => N749,
      S => N62,
      O => control_eof_1_mux0000
    );
  control_eof_1_mux000016_F : LUT4
    generic map(
      INIT => X"CCA0"
    )
    port map (
      I0 => control_eof(1),
      I1 => control_eof(2),
      I2 => control_eof_1_mux00003_1518,
      I3 => control_eof_12_not00012_1502,
      O => N748
    );
  Diag_State_FFd1_In10 : MUXF5
    port map (
      I0 => N750,
      I1 => N751,
      S => Diag_State_FFd2_83,
      O => Diag_State_FFd1_In10_80
    );
  Diag_State_FFd1_In10_F : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => N60,
      I1 => Diag_State_FFd1_79,
      I2 => PG_CTRL_Trig,
      O => N750
    );
  Diag_State_FFd1_In10_G : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => Diag_State_FFd1_79,
      I1 => conf_fip_1442,
      I2 => pg_ctrl_i_Trig_3279,
      O => N751
    );
  pg_ctrl_i_Trig_mux000125 : MUXF5
    port map (
      I0 => N752,
      I1 => N753,
      S => Diag_State_FFd2_83,
      O => pg_ctrl_i_Trig_mux000125_3350
    );
  pg_ctrl_i_Trig_mux000125_F : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => PG_CTRL_Trig,
      I1 => Diag_State_FFd1_79,
      I2 => N60,
      O => N752
    );
  pg_ctrl_i_Trig_mux000125_G : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => pg_ctrl_i_Trig_or0001_3353,
      I1 => Diag_State_FFd1_79,
      I2 => data_array0_1_and0000,
      I3 => Acq_Number_or0001,
      O => N753
    );
  XCnt_L_mux0001_9_25 : MUXF5
    port map (
      I0 => N754,
      I1 => N755,
      S => XCnt_L(9),
      O => XCnt_L_mux0001(9)
    );
  XCnt_L_mux0001_9_25_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => XCnt_L(8),
      I1 => XCnt_L(7),
      I2 => N951,
      O => N754
    );
  XCnt_L_mux0001_9_25_G : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => XCnt_L(8),
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I2 => done_v_or0010,
      I3 => N01,
      O => N755
    );
  data_frame_dat_9_mux00021 : MUXF5
    port map (
      I0 => N756,
      I1 => N757,
      S => done_v_or0010,
      O => N7
    );
  data_frame_dat_9_mux00021_F : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => data_frame_dat_0_or0005,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => use_ext_input,
      O => N756
    );
  data_frame_dat_9_mux00021_G : LUT4
    generic map(
      INIT => X"FF5D"
    )
    port map (
      I0 => data_array0_1_and0000,
      I1 => N251,
      I2 => N1441,
      I3 => pg_ctrl_i_FrameType_1_3226,
      O => N757
    );
  data_frame_dat_24_mux00011 : MUXF5
    port map (
      I0 => N758,
      I1 => N759,
      S => done_v_or0010,
      O => N29
    );
  data_frame_dat_24_mux00011_F : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => use_ext_input,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => data_frame_dat_0_or0005,
      O => N758
    );
  data_frame_dat_24_mux00011_G : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => data_array0_1_and0000,
      I3 => pg_ctrl_i_FrameType_7_3230,
      O => N759
    );
  TX_LL_MOSI_SOF_mux0001 : MUXF5
    port map (
      I0 => N760,
      I1 => N761,
      S => ctrl_fip_1601,
      O => TX_LL_MOSI_SOF_mux0001_1246
    );
  TX_LL_MOSI_SOF_mux0001_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_2908,
      I1 => conf_fip_1442,
      I2 => data_frame_sof_3068,
      I3 => config_sof_1491,
      O => N760
    );
  TX_LL_MOSI_SOF_mux0001_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => data_fip_2908,
      I2 => control_sof_1599,
      O => N761
    );
  TX_LL_MOSI_EOF_mux0001 : MUXF5
    port map (
      I0 => N762,
      I1 => N763,
      S => ctrl_fip_1601,
      O => TX_LL_MOSI_EOF_mux0001_1244
    );
  TX_LL_MOSI_EOF_mux0001_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_2908,
      I1 => conf_fip_1442,
      I2 => data_frame_eof_3065,
      I3 => config_eof(1),
      O => N762
    );
  TX_LL_MOSI_EOF_mux0001_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => data_fip_2908,
      I2 => control_eof(1),
      O => N763
    );
  TX_LL_MOSI_DATA_mux0001_4_Q : MUXF5
    port map (
      I0 => N764,
      I1 => N765,
      S => ctrl_fip_1601,
      O => TX_LL_MOSI_DATA_mux0001(4)
    );
  TX_LL_MOSI_DATA_mux0001_4_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_2908,
      I1 => conf_fip_1442,
      I2 => data_frame_dat(4),
      I3 => data_array_1_4_2826,
      O => N764
    );
  TX_LL_MOSI_DATA_mux0001_4_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => data_fip_2908,
      I2 => data_array0_1_4_2215,
      O => N765
    );
  TX_LL_MOSI_DATA_mux0001_3_Q : MUXF5
    port map (
      I0 => N766,
      I1 => N767,
      S => ctrl_fip_1601,
      O => TX_LL_MOSI_DATA_mux0001(3)
    );
  TX_LL_MOSI_DATA_mux0001_3_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_2908,
      I1 => conf_fip_1442,
      I2 => data_frame_dat(3),
      I3 => data_array_1_3_2824,
      O => N766
    );
  TX_LL_MOSI_DATA_mux0001_3_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => data_fip_2908,
      I2 => data_array0_1_3_2212,
      O => N767
    );
  TX_LL_MOSI_DATA_mux0001_30_Q : MUXF5
    port map (
      I0 => N768,
      I1 => N769,
      S => ctrl_fip_1601,
      O => TX_LL_MOSI_DATA_mux0001(30)
    );
  TX_LL_MOSI_DATA_mux0001_30_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_2908,
      I1 => conf_fip_1442,
      I2 => data_frame_dat(30),
      I3 => data_array_1_30_2825,
      O => N768
    );
  TX_LL_MOSI_DATA_mux0001_30_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => data_fip_2908,
      I2 => data_array0_1_30_2213,
      O => N769
    );
  TX_LL_MOSI_DATA_mux0001_2_Q : MUXF5
    port map (
      I0 => N770,
      I1 => N771,
      S => ctrl_fip_1601,
      O => TX_LL_MOSI_DATA_mux0001(2)
    );
  TX_LL_MOSI_DATA_mux0001_2_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_2908,
      I1 => conf_fip_1442,
      I2 => data_frame_dat(2),
      I3 => data_array_1_2_2821,
      O => N770
    );
  TX_LL_MOSI_DATA_mux0001_2_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => data_fip_2908,
      I2 => data_array0_1_2_2201,
      O => N771
    );
  TX_LL_MOSI_DATA_mux0001_29_Q : MUXF5
    port map (
      I0 => N772,
      I1 => N773,
      S => ctrl_fip_1601,
      O => TX_LL_MOSI_DATA_mux0001(29)
    );
  TX_LL_MOSI_DATA_mux0001_29_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_2908,
      I1 => conf_fip_1442,
      I2 => data_frame_dat(29),
      I3 => data_array_1_29_2823,
      O => N772
    );
  TX_LL_MOSI_DATA_mux0001_29_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => data_fip_2908,
      I2 => data_array0_1_29_2211,
      O => N773
    );
  TX_LL_MOSI_DATA_mux0001_24_Q : MUXF5
    port map (
      I0 => N774,
      I1 => N775,
      S => ctrl_fip_1601,
      O => TX_LL_MOSI_DATA_mux0001(24)
    );
  TX_LL_MOSI_DATA_mux0001_24_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_2908,
      I1 => conf_fip_1442,
      I2 => data_frame_dat(24),
      I3 => data_array_1_24_2822,
      O => N774
    );
  TX_LL_MOSI_DATA_mux0001_24_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => data_fip_2908,
      I2 => data_array0_1_24_2206,
      O => N775
    );
  TX_LL_MOSI_DATA_mux0001_1_Q : MUXF5
    port map (
      I0 => N776,
      I1 => N777,
      S => ctrl_fip_1601,
      O => TX_LL_MOSI_DATA_mux0001(1)
    );
  TX_LL_MOSI_DATA_mux0001_1_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_2908,
      I1 => conf_fip_1442,
      I2 => data_frame_dat(1),
      I3 => data_array_1_1_2820,
      O => N776
    );
  TX_LL_MOSI_DATA_mux0001_1_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => data_fip_2908,
      I2 => data_array0_1_1_2190,
      O => N777
    );
  TX_LL_MOSI_DATA_mux0001_0_Q : MUXF5
    port map (
      I0 => N778,
      I1 => N779,
      S => ctrl_fip_1601,
      O => TX_LL_MOSI_DATA_mux0001(0)
    );
  TX_LL_MOSI_DATA_mux0001_0_F : LUT4
    generic map(
      INIT => X"6420"
    )
    port map (
      I0 => data_fip_2908,
      I1 => conf_fip_1442,
      I2 => data_frame_dat(0),
      I3 => data_array_1_0_2819,
      O => N778
    );
  TX_LL_MOSI_DATA_mux0001_0_G : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => data_fip_2908,
      I2 => data_array0_1_0_2189,
      O => N779
    );
  TX_LL_MOSI_DVAL_mux0002 : MUXF5
    port map (
      I0 => N780,
      I1 => N7811,
      S => data_fip_2908,
      O => TX_LL_MOSI_DVAL_mux0002_1242
    );
  TX_LL_MOSI_DVAL_mux0002_F : LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => conf_fip_1442,
      I2 => TX_LL_MISO_AFULL,
      O => N780
    );
  TX_LL_MOSI_DVAL_mux0002_G : LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => TX_LL_MISO_AFULL,
      I1 => conf_fip_1442,
      I2 => data_frame_dval_3063,
      I3 => ctrl_fip_1601,
      O => N7811
    );
  Mmux_data_array_8_mux000123 : MUXF5
    port map (
      I0 => N7821,
      I1 => N783,
      S => data_array_1_and0000,
      O => data_array_8_mux0001(2)
    );
  Mmux_data_array_8_mux000123_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_8_2_2890,
      I3 => data_array_9_2_2900,
      O => N7821
    );
  Mmux_data_array_8_mux000123_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_9_2_2900,
      O => N783
    );
  Mmux_data_array_8_mux000112 : MUXF5
    port map (
      I0 => N784,
      I1 => N785,
      S => data_array_1_and0000,
      O => data_array_8_mux0001(1)
    );
  Mmux_data_array_8_mux000112_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_8_1_2889,
      I3 => data_array_9_1_2899,
      O => N784
    );
  Mmux_data_array_8_mux000112_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_9_1_2899,
      O => N785
    );
  Mmux_data_array_8_mux00011 : MUXF5
    port map (
      I0 => N786,
      I1 => N787,
      S => data_array_1_and0000,
      O => data_array_8_mux0001(0)
    );
  Mmux_data_array_8_mux00011_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_8_0_2888,
      I3 => data_array_9_0_2898,
      O => N786
    );
  Mmux_data_array_8_mux00011_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_9_0_2898,
      O => N787
    );
  Mmux_data_array_7_mux000123 : MUXF5
    port map (
      I0 => N788,
      I1 => N789,
      S => data_array_1_and0000,
      O => data_array_7_mux0001(2)
    );
  Mmux_data_array_7_mux000123_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_7_2_2880,
      I3 => data_array_8_2_2890,
      O => N788
    );
  Mmux_data_array_7_mux000123_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_8_2_2890,
      O => N789
    );
  Mmux_data_array_7_mux000112 : MUXF5
    port map (
      I0 => N790,
      I1 => N791,
      S => data_array_1_and0000,
      O => data_array_7_mux0001(1)
    );
  Mmux_data_array_7_mux000112_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_7_1_2879,
      I3 => data_array_8_1_2889,
      O => N790
    );
  Mmux_data_array_7_mux000112_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_8_1_2889,
      O => N791
    );
  Mmux_data_array_6_mux000123 : MUXF5
    port map (
      I0 => N792,
      I1 => N793,
      S => data_array_1_and0000,
      O => data_array_6_mux0001(2)
    );
  Mmux_data_array_6_mux000123_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_6_2_2870,
      I3 => data_array_7_2_2880,
      O => N792
    );
  Mmux_data_array_6_mux000123_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_7_2_2880,
      O => N793
    );
  Mmux_data_array_6_mux00011 : MUXF5
    port map (
      I0 => N794,
      I1 => N795,
      S => data_array_1_and0000,
      O => data_array_6_mux0001(0)
    );
  Mmux_data_array_6_mux00011_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_6_0_2868,
      I3 => data_array_7_0_2878,
      O => N794
    );
  Mmux_data_array_6_mux00011_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_7_0_2878,
      O => N795
    );
  Mmux_data_array_5_mux000123 : MUXF5
    port map (
      I0 => N796,
      I1 => N797,
      S => data_array_1_and0000,
      O => data_array_5_mux0001(2)
    );
  Mmux_data_array_5_mux000123_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_5_2_2860,
      I3 => data_array_6_2_2870,
      O => N796
    );
  Mmux_data_array_5_mux000123_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_6_2_2870,
      O => N797
    );
  Mmux_data_array_4_mux000112 : MUXF5
    port map (
      I0 => N798,
      I1 => N799,
      S => data_array_1_and0000,
      O => data_array_4_mux0001(1)
    );
  Mmux_data_array_4_mux000112_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_4_1_2849,
      I3 => data_array_5_1_2859,
      O => N798
    );
  Mmux_data_array_4_mux000112_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_5_1_2859,
      O => N799
    );
  Mmux_data_array_4_mux00011 : MUXF5
    port map (
      I0 => N800,
      I1 => N8011,
      S => data_array_1_and0000,
      O => data_array_4_mux0001(0)
    );
  Mmux_data_array_4_mux00011_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_4_0_2848,
      I3 => data_array_5_0_2858,
      O => N800
    );
  Mmux_data_array_4_mux00011_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_5_0_2858,
      O => N8011
    );
  Mmux_data_array_3_mux000112 : MUXF5
    port map (
      I0 => N802,
      I1 => N803,
      S => data_array_1_and0000,
      O => data_array_3_mux0001(1)
    );
  Mmux_data_array_3_mux000112_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_3_1_2839,
      I3 => data_array_4_1_2849,
      O => N802
    );
  Mmux_data_array_3_mux000112_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_4_1_2849,
      O => N803
    );
  Mmux_data_array_2_mux00011 : MUXF5
    port map (
      I0 => N804,
      I1 => N805,
      S => data_array_1_and0000,
      O => data_array_2_mux0001(0)
    );
  Mmux_data_array_2_mux00011_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_2_0_2828,
      I3 => data_array_3_0_2838,
      O => N804
    );
  Mmux_data_array_2_mux00011_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_3_0_2838,
      O => N805
    );
  config_frame_dat_mux0000_28_Q : MUXF5
    port map (
      I0 => N806,
      I1 => N807,
      S => data_array_1_and0000,
      O => config_frame_dat_mux0000_28_Q_1484
    );
  config_frame_dat_mux0000_28_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_1_3_2824,
      I3 => data_array_2_3_2831,
      O => N806
    );
  config_frame_dat_mux0000_28_G : LUT4
    generic map(
      INIT => X"C4CE"
    )
    port map (
      I0 => pg_ctrl_i_Trig_3279,
      I1 => data_array_2_3_2831,
      I2 => conf_fip_1442,
      I3 => pg_ctrl_i_FrameType_0_3225,
      O => N807
    );
  Mmux_data_array0_7_mux00002332 : MUXF5
    port map (
      I0 => N808,
      I1 => N809,
      S => Mmux_data_array0_7_mux00002313_436,
      O => data_array0_7_mux0000(2)
    );
  Mmux_data_array0_7_mux00002332_F : LUT4
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N190,
      I3 => Mmux_data_array0_7_mux0000232_437,
      O => N808
    );
  Mmux_data_array0_7_mux00002332_G : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => data_array0_1_and0000,
      I2 => N170,
      I3 => Mmux_data_array0_7_mux0000232_437,
      O => N809
    );
  mux571 : MUXF5
    port map (
      I0 => N810,
      I1 => N811,
      S => data_array_1_and0000,
      O => data_array_10_mux0001(3)
    );
  mux571_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_10_3_2766,
      I3 => data_array_11_3_2776,
      O => N810
    );
  mux571_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_11_3_2776,
      O => N811
    );
  mux3211 : MUXF5
    port map (
      I0 => N812,
      I1 => N813,
      S => data_array_1_and0000,
      O => data_array_10_mux0001(0)
    );
  mux3211_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_10_0_2763,
      I3 => data_array_11_0_2773,
      O => N812
    );
  mux3211_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_11_0_2773,
      O => N813
    );
  config_frame_dat_mux0000_30_Q : MUXF5
    port map (
      I0 => N814,
      I1 => N815,
      S => data_array_1_and0000,
      O => config_frame_dat_mux0000_30_Q_1487
    );
  config_frame_dat_mux0000_30_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_1_1_2820,
      I3 => data_array_2_1_2829,
      O => N814
    );
  config_frame_dat_mux0000_30_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_FrameType_0_3225,
      I3 => data_array_2_1_2829,
      O => N815
    );
  config_frame_dat_mux0000_27_Q : MUXF5
    port map (
      I0 => N816,
      I1 => N817,
      S => data_array_1_and0000,
      O => config_frame_dat_mux0000_27_Q_1483
    );
  config_frame_dat_mux0000_27_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_1_4_2826,
      I3 => data_array_2_4_2832,
      O => N816
    );
  config_frame_dat_mux0000_27_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => pg_ctrl_i_FrameType_0_3225,
      I3 => data_array_2_4_2832,
      O => N817
    );
  Mmux_data_array_9_mux000126 : MUXF5
    port map (
      I0 => N818,
      I1 => N819,
      S => data_array_1_and0000,
      O => data_array_9_mux0001(3)
    );
  Mmux_data_array_9_mux000126_F : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => data_array_9_3_2901,
      I3 => data_array_10_3_2766,
      O => N818
    );
  Mmux_data_array_9_mux000126_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => dummy_configs_3126,
      I3 => data_array_10_3_2766,
      O => N819
    );
  data_frame_dat_4_mux000375_SW0 : MUXF5
    port map (
      I0 => N820,
      I1 => N8211,
      S => done_v_or0010,
      O => N613
    );
  data_frame_dat_4_mux000375_SW0_F : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(4),
      I3 => data_frame_dat_4_mux000323_3031,
      O => N820
    );
  data_frame_dat_4_mux000375_SW0_G : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => N1441,
      I1 => N684,
      I2 => N251,
      I3 => data_frame_dat_4_mux000323_3031,
      O => N8211
    );
  data_frame_dat_3_mux000375_SW0 : MUXF5
    port map (
      I0 => N822,
      I1 => N823,
      S => done_v_or0010,
      O => N615
    );
  data_frame_dat_3_mux000375_SW0_F : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(3),
      I3 => data_frame_dat_3_mux000323_3027,
      O => N822
    );
  data_frame_dat_3_mux000375_SW0_G : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => N1441,
      I1 => N686,
      I2 => N251,
      I3 => data_frame_dat_3_mux000323_3027,
      O => N823
    );
  data_frame_dat_2_mux000375_SW0 : MUXF5
    port map (
      I0 => N824,
      I1 => N825,
      S => done_v_or0010,
      O => N617
    );
  data_frame_dat_2_mux000375_SW0_F : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(2),
      I3 => data_frame_dat_2_mux000323_3014,
      O => N824
    );
  data_frame_dat_2_mux000375_SW0_G : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => N1441,
      I1 => N688,
      I2 => N251,
      I3 => data_frame_dat_2_mux000323_3014,
      O => N825
    );
  data_frame_dat_1_mux000375_SW0 : MUXF5
    port map (
      I0 => N826,
      I1 => N827,
      S => done_v_or0010,
      O => N619
    );
  data_frame_dat_1_mux000375_SW0_F : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(1),
      I3 => data_frame_dat_1_mux000323_2966,
      O => N826
    );
  data_frame_dat_1_mux000375_SW0_G : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => N1441,
      I1 => N690,
      I2 => N251,
      I3 => data_frame_dat_1_mux000323_2966,
      O => N827
    );
  data_frame_dat_0_mux000375_SW0 : MUXF5
    port map (
      I0 => N828,
      I1 => N829,
      S => done_v_or0010,
      O => N6211
    );
  data_frame_dat_0_mux000375_SW0_F : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => RX_LL_MOSI_DATA(0),
      I3 => data_frame_dat_0_mux000323_2915,
      O => N828
    );
  data_frame_dat_0_mux000375_SW0_G : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => N1441,
      I1 => N692,
      I2 => N251,
      I3 => data_frame_dat_0_mux000323_2915,
      O => N829
    );
  data_frame_dat_11_mux000246_SW0 : MUXF5
    port map (
      I0 => N830,
      I1 => N831,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => N635
    );
  data_frame_dat_11_mux000246_SW0_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(11),
      I2 => done_v_or0010,
      I3 => data_frame_dat_11_mux00020_2930,
      O => N830
    );
  data_frame_dat_23_mux000330_SW0 : MUXF5
    port map (
      I0 => N832,
      I1 => N833,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => N623
    );
  data_frame_dat_23_mux000330_SW0_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(23),
      I2 => done_v_or0010,
      I3 => data_frame_dat_23_mux00030_2982,
      O => N832
    );
  data_frame_dat_22_mux000330_SW0 : MUXF5
    port map (
      I0 => N834,
      I1 => N835,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => N625
    );
  data_frame_dat_22_mux000330_SW0_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(22),
      I2 => done_v_or0010,
      I3 => data_frame_dat_22_mux00030_2978,
      O => N834
    );
  data_frame_dat_21_mux000330_SW0 : MUXF5
    port map (
      I0 => N836,
      I1 => N837,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => N627
    );
  data_frame_dat_21_mux000330_SW0_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(21),
      I2 => done_v_or0010,
      I3 => data_frame_dat_21_mux00030_2974,
      O => N836
    );
  data_frame_dat_8_mux000218 : MUXF5
    port map (
      I0 => N838,
      I1 => N839,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => data_frame_dat_8_mux000218_3051
    );
  data_frame_dat_8_mux000218_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(8),
      I2 => done_v_or0010,
      I3 => data_frame_dat_8_mux00020_3050,
      O => N838
    );
  data_frame_dat_8_mux000218_G : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => ZCnt(0),
      I1 => bip0_1439,
      I2 => done_v_or0010,
      I3 => data_frame_dat_8_mux00020_3050,
      O => N839
    );
  data_frame_dat_12_mux000211 : MUXF5
    port map (
      I0 => N840,
      I1 => N841,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => data_frame_dat_12_mux000211_2937
    );
  data_frame_dat_12_mux000211_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(12),
      I2 => done_v_or0010,
      I3 => data_frame_dat_12_mux00020_2936,
      O => N840
    );
  data_frame_dat_10_mux000211 : MUXF5
    port map (
      I0 => N842,
      I1 => N843,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => data_frame_dat_10_mux000211_2925
    );
  data_frame_dat_10_mux000211_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(10),
      I2 => done_v_or0010,
      I3 => data_frame_dat_10_mux00020_2924,
      O => N842
    );
  data_frame_dat_9_mux000227 : MUXF5
    port map (
      I0 => N844,
      I1 => N845,
      S => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      O => data_frame_dat_9_mux000227_3057
    );
  data_frame_dat_9_mux000227_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => use_ext_input,
      I1 => RX_LL_MOSI_DATA(9),
      I2 => done_v_or0010,
      I3 => data_frame_dat_9_mux00020_3056,
      O => N844
    );
  control_eof_1_mux000016_G : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => control_eof(1),
      I3 => control_eof(2),
      O => N749
    );
  data_frame_dat_9_mux000227_G : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_9_3270,
      I1 => data_frame_dat_11_mux000232_2931,
      I2 => done_v_or0010,
      I3 => N193,
      O => N845
    );
  data_frame_dat_11_mux000246_SW0_G : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_11_3250,
      I1 => N101,
      I2 => done_v_or0010,
      I3 => N193,
      O => N831
    );
  data_frame_dat_23_mux000330_SW0_G : LUT4
    generic map(
      INIT => X"CE0A"
    )
    port map (
      I0 => TagCnt(7),
      I1 => pg_ctrl_i_PayloadSize_23_3263,
      I2 => done_v_or0010,
      I3 => N193,
      O => N833
    );
  data_frame_dat_22_mux000330_SW0_G : LUT4
    generic map(
      INIT => X"CE0A"
    )
    port map (
      I0 => TagCnt(6),
      I1 => pg_ctrl_i_PayloadSize_22_3262,
      I2 => done_v_or0010,
      I3 => N193,
      O => N835
    );
  data_frame_dat_21_mux000330_SW0_G : LUT4
    generic map(
      INIT => X"CE0A"
    )
    port map (
      I0 => TagCnt(5),
      I1 => pg_ctrl_i_PayloadSize_21_3261,
      I2 => done_v_or0010,
      I3 => N193,
      O => N837
    );
  data_frame_dat_12_mux000211_G : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_12_3251,
      I1 => data_frame_dat_12_mux0000,
      I2 => done_v_or0010,
      I3 => N193,
      O => N841
    );
  data_frame_dat_10_mux000211_G : LUT4
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_10_3249,
      I1 => data_frame_dat_10_mux0000,
      I2 => done_v_or0010,
      I3 => N193,
      O => N843
    );
  Madd_image_pause_cnt_addsub0000_lut_0_INV_0 : INV
    port map (
      I => image_pause_cnt(0),
      O => Madd_image_pause_cnt_addsub0000_lut(0)
    );
  Madd_ZCnt_L_share0000_lut_1_INV_0 : INV
    port map (
      I => ZCnt_L(1),
      O => Madd_ZCnt_L_share0000_lut(1)
    );
  Madd_Acq_Number_share0000_lut_0_INV_0 : INV
    port map (
      I => Acq_Number(0),
      O => Madd_Acq_Number_share0000_lut(0)
    );
  Msub_diag_cnt_addsub0000_lut_1_INV_0 : INV
    port map (
      I => diag_cnt(1),
      O => Msub_diag_cnt_addsub0000_lut(1)
    );
  Msub_diag_cnt_addsub0000_lut_2_INV_0 : INV
    port map (
      I => diag_cnt(2),
      O => Msub_diag_cnt_addsub0000_lut(2)
    );
  Msub_diag_cnt_addsub0000_lut_3_INV_0 : INV
    port map (
      I => diag_cnt(3),
      O => Msub_diag_cnt_addsub0000_lut(3)
    );
  Msub_diag_cnt_addsub0000_lut_4_INV_0 : INV
    port map (
      I => diag_cnt(4),
      O => Msub_diag_cnt_addsub0000_lut(4)
    );
  Msub_diag_cnt_addsub0000_lut_5_INV_0 : INV
    port map (
      I => diag_cnt(5),
      O => Msub_diag_cnt_addsub0000_lut(5)
    );
  Msub_diag_cnt_addsub0000_lut_6_INV_0 : INV
    port map (
      I => diag_cnt(6),
      O => Msub_diag_cnt_addsub0000_lut(6)
    );
  Msub_diag_cnt_addsub0000_lut_7_INV_0 : INV
    port map (
      I => diag_cnt(7),
      O => Msub_diag_cnt_addsub0000_lut(7)
    );
  Msub_diag_cnt_addsub0000_lut_8_INV_0 : INV
    port map (
      I => diag_cnt(8),
      O => Msub_diag_cnt_addsub0000_lut(8)
    );
  Msub_diag_cnt_addsub0000_lut_9_INV_0 : INV
    port map (
      I => diag_cnt(9),
      O => Msub_diag_cnt_addsub0000_lut(9)
    );
  Msub_diag_cnt_addsub0000_lut_10_INV_0 : INV
    port map (
      I => diag_cnt(10),
      O => Msub_diag_cnt_addsub0000_lut(10)
    );
  Msub_diag_cnt_addsub0000_lut_11_INV_0 : INV
    port map (
      I => diag_cnt(11),
      O => Msub_diag_cnt_addsub0000_lut(11)
    );
  Msub_diag_cnt_addsub0000_lut_12_INV_0 : INV
    port map (
      I => diag_cnt(12),
      O => Msub_diag_cnt_addsub0000_lut(12)
    );
  Msub_diag_cnt_addsub0000_lut_13_INV_0 : INV
    port map (
      I => diag_cnt(13),
      O => Msub_diag_cnt_addsub0000_lut(13)
    );
  Msub_diag_cnt_addsub0000_lut_14_INV_0 : INV
    port map (
      I => diag_cnt(14),
      O => Msub_diag_cnt_addsub0000_lut(14)
    );
  Msub_diag_cnt_addsub0000_lut_15_INV_0 : INV
    port map (
      I => diag_cnt(15),
      O => Msub_diag_cnt_addsub0000_lut(15)
    );
  TX_LL_MISO_BUSY_inv1_INV_0 : INV
    port map (
      I => TX_LL_MISO_BUSY,
      O => TX_LL_MISO_BUSY_inv
    );
  pg_ctrl_i_Trig_1 : FDS
    port map (
      C => CLK,
      D => pg_ctrl_i_Trig_mux000141_3352,
      S => pg_ctrl_i_Trig_mux000125_3350,
      Q => pg_ctrl_i_Trig_1_3280
    );
  pg_ctrl_i_FrameType_mux0001_6_31 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => PG_CTRL_DiagMode(2),
      I1 => PG_CTRL_DiagMode(0),
      I2 => PG_CTRL_DiagMode(1),
      I3 => N63,
      O => pg_ctrl_i_FrameType_mux0001_6_3
    );
  pg_ctrl_i_FrameType_mux0001_6_3_f5 : MUXF5
    port map (
      I0 => pg_ctrl_i_FrameType_mux0001_6_3,
      I1 => NlwRenamedSig_OI_RX_LL_MISO_AFULL,
      S => PG_CTRL_DiagMode(3),
      O => N118
    );
  control_eof_12_not00012 : LUT2_D
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => pg_ctrl_i_Trig_3279,
      LO => N846,
      O => control_eof_12_not00012_1502
    );
  Mmux_data_array0_3_mux0000112 : LUT4_D
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => N110,
      I1 => data_array0_1_and0000,
      I2 => N123,
      I3 => control_eof_12_not00012_1502,
      LO => N847,
      O => N191
    );
  ctrl_frame_dat_mux0000_0_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_2_31_2280,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => control_eof_12_not00012_1502,
      I3 => N190,
      LO => N114
    );
  ctrl_frame_dat_mux0000_7_6 : LUT4_L
    generic map(
      INIT => X"FFEC"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => ctrl_frame_dat_mux0000_7_0_1640,
      I2 => N190,
      I3 => N77,
      LO => ctrl_frame_dat_mux0000_7_6_1642
    );
  Mmux_data_array0_4_mux0000922 : LUT4_L
    generic map(
      INIT => X"3800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_17_3310,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => N190,
      LO => Mmux_data_array0_4_mux0000922_435
    );
  Mmux_data_array0_4_mux0000822 : LUT4_L
    generic map(
      INIT => X"3800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_16_3309,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => N190,
      LO => Mmux_data_array0_4_mux0000822_433
    );
  Mmux_data_array0_4_mux00003122 : LUT4_L
    generic map(
      INIT => X"3800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_8_3323,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => N190,
      LO => Mmux_data_array0_4_mux00003122_431
    );
  Mmux_data_array0_4_mux00001622 : LUT4_L
    generic map(
      INIT => X"3800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_23_3317,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => N190,
      LO => Mmux_data_array0_4_mux00001622_429
    );
  Mmux_data_array0_4_mux00001422 : LUT4_L
    generic map(
      INIT => X"3800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_21_3315,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => N190,
      LO => Mmux_data_array0_4_mux00001422_427
    );
  Mmux_data_array0_4_mux00001322 : LUT4_L
    generic map(
      INIT => X"3800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_20_3314,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => N190,
      LO => Mmux_data_array0_4_mux00001322_425
    );
  control_eof_2_mux000011 : LUT4_D
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_3227,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N62,
      I3 => control_eof_12_not00012_1502,
      LO => N848,
      O => N1112
    );
  Mmux_data_array0_8_mux00001101 : LUT3_D
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N190,
      LO => N849,
      O => N200
    );
  Mmux_data_array0_10_mux00001101 : LUT4_D
    generic map(
      INIT => X"009F"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => data_array0_10_and0000,
      I3 => control_eof_12_not00012_1502,
      LO => N850,
      O => N1121
    );
  Mmux_data_array0_3_mux00009_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_17_2392,
      I1 => Acq_Number(17),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N274
    );
  Mmux_data_array0_3_mux00008_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_16_2391,
      I1 => Acq_Number(16),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N276
    );
  Mmux_data_array0_3_mux00007_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_15_2390,
      I1 => Acq_Number(15),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N278
    );
  Mmux_data_array0_3_mux00006_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_14_2389,
      I1 => Acq_Number(14),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N280
    );
  Mmux_data_array0_3_mux00005_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_13_2388,
      I1 => Acq_Number(13),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N282
    );
  Mmux_data_array0_3_mux00004_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_12_2387,
      I1 => Acq_Number(12),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N284
    );
  Mmux_data_array0_3_mux000031_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_8_2413,
      I1 => Acq_Number(8),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N288
    );
  Mmux_data_array0_3_mux000030_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_7_2412,
      I1 => Acq_Number(7),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N290
    );
  Mmux_data_array0_3_mux00003_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_11_2386,
      I1 => Acq_Number(11),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N292
    );
  Mmux_data_array0_3_mux000029_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_6_2411,
      I1 => Acq_Number(6),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N294
    );
  Mmux_data_array0_3_mux000028_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_5_2410,
      I1 => Acq_Number(5),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N296
    );
  Mmux_data_array0_3_mux000027_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_4_2409,
      I1 => Acq_Number(4),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N298
    );
  Mmux_data_array0_3_mux000026_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_3_2406,
      I1 => Acq_Number(3),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N300
    );
  Mmux_data_array0_3_mux000023_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_2_2395,
      I1 => Acq_Number(2),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N302
    );
  Mmux_data_array0_3_mux00002_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_10_2385,
      I1 => Acq_Number(10),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N304
    );
  Mmux_data_array0_3_mux000015_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_22_2398,
      I1 => Acq_Number(22),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N306
    );
  Mmux_data_array0_3_mux000014_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_21_2397,
      I1 => Acq_Number(21),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N308
    );
  Mmux_data_array0_3_mux000013_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_20_2396,
      I1 => Acq_Number(20),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N310
    );
  Mmux_data_array0_3_mux000012_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_1_2384,
      I1 => Acq_Number(1),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N312
    );
  Mmux_data_array0_3_mux000011_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_19_2394,
      I1 => Acq_Number(19),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N314
    );
  Mmux_data_array0_3_mux000010_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_18_2393,
      I1 => Acq_Number(18),
      I2 => control_eof_12_not00012_1502,
      I3 => N191,
      LO => N316
    );
  Mmux_data_array0_4_mux00005_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_5_13_2452,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_4_13_2388,
      I3 => N1141,
      LO => N346
    );
  Mmux_data_array0_4_mux00004_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_5_12_2451,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_4_12_2387,
      I3 => N1141,
      LO => N348
    );
  Mmux_data_array0_4_mux00002_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_5_10_2449,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_4_10_2385,
      I3 => N1141,
      LO => N352
    );
  Mmux_data_array0_4_mux000015_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_5_22_2462,
      I1 => control_eof_12_not00012_1502,
      I2 => data_array0_4_22_2398,
      I3 => N1141,
      LO => N354
    );
  ctrl_frame_dat_mux0000_28_SW0 : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => data_array0_1_3_2212,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N174,
      I3 => N77,
      LO => N356
    );
  Mmux_data_array0_2_mux00008_SW0 : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => data_array0_2_16_2263,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N174,
      I3 => N77,
      LO => N359
    );
  Mmux_data_array0_2_mux00007_SW0 : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => data_array0_2_15_2262,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N174,
      I3 => N77,
      LO => N362
    );
  Mmux_data_array0_2_mux00006_SW0 : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => data_array0_2_14_2261,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N174,
      I3 => N77,
      LO => N365
    );
  Mmux_data_array0_2_mux00005_SW0 : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => data_array0_2_13_2260,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N174,
      I3 => N77,
      LO => N368
    );
  Mmux_data_array0_2_mux000010_SW0 : LUT4_L
    generic map(
      INIT => X"FFA2"
    )
    port map (
      I0 => data_array0_2_18_2265,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N174,
      I3 => N77,
      LO => N371
    );
  Mmux_data_array0_8_mux0000824 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_16_2709,
      I1 => Mmux_data_array0_8_mux0000814_459,
      I2 => control_eof_12_not00012_1502,
      I3 => N190,
      LO => Mmux_data_array0_8_mux0000824_460
    );
  Mmux_data_array0_8_mux0000424 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_12_2705,
      I1 => Mmux_data_array0_8_mux0000414_457,
      I2 => control_eof_12_not00012_1502,
      I3 => N190,
      LO => Mmux_data_array0_8_mux0000424_458
    );
  Mmux_data_array0_8_mux00002824 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_5_2727,
      I1 => Mmux_data_array0_8_mux00002814_453,
      I2 => control_eof_12_not00012_1502,
      I3 => N190,
      LO => Mmux_data_array0_8_mux00002824_454
    );
  Mmux_data_array0_8_mux00002724 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_4_2726,
      I1 => Mmux_data_array0_8_mux00002714_451,
      I2 => control_eof_12_not00012_1502,
      I3 => N190,
      LO => Mmux_data_array0_8_mux00002724_452
    );
  Mmux_data_array0_8_mux00002324 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_2_2713,
      I1 => Mmux_data_array0_8_mux00002314_449,
      I2 => control_eof_12_not00012_1502,
      I3 => N190,
      LO => Mmux_data_array0_8_mux00002324_450
    );
  Mmux_data_array0_8_mux00001524 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_22_2716,
      I1 => Mmux_data_array0_8_mux00001514_447,
      I2 => control_eof_12_not00012_1502,
      I3 => N190,
      LO => Mmux_data_array0_8_mux00001524_448
    );
  Mmux_data_array0_8_mux00001124 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_19_2712,
      I1 => Mmux_data_array0_8_mux00001114_445,
      I2 => control_eof_12_not00012_1502,
      I3 => N190,
      LO => Mmux_data_array0_8_mux00001124_446
    );
  Mmux_data_array0_8_mux00001024 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_9_18_2711,
      I1 => Mmux_data_array0_8_mux00001014_443,
      I2 => control_eof_12_not00012_1502,
      I3 => N190,
      LO => Mmux_data_array0_8_mux00001024_444
    );
  Mmux_data_array0_4_mux0000134 : LUT4_D
    generic map(
      INIT => X"00FB"
    )
    port map (
      I0 => N110,
      I1 => data_array0_1_and0000,
      I2 => N123,
      I3 => control_eof_12_not00012_1502,
      LO => N851,
      O => N1141
    );
  Mmux_data_array0_4_mux00002631 : LUT4_D
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => data_array0_1_and0000,
      I2 => N170,
      I3 => control_eof_12_not00012_1502,
      LO => N852,
      O => N120
    );
  Mmux_data_array0_5_mux00001331 : LUT4_D
    generic map(
      INIT => X"00F9"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N174,
      I3 => control_eof_12_not00012_1502,
      LO => N853,
      O => N1131
    );
  Mmux_data_array0_8_mux00009_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_17_2648,
      I1 => Acq_Number(17),
      I2 => N1101,
      I3 => N200,
      LO => N411
    );
  Mmux_data_array0_8_mux00007_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_15_2646,
      I1 => Acq_Number(15),
      I2 => N1101,
      I3 => N200,
      LO => N413
    );
  Mmux_data_array0_8_mux00006_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_14_2645,
      I1 => Acq_Number(14),
      I2 => N1101,
      I3 => N200,
      LO => N415
    );
  Mmux_data_array0_8_mux00005_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_13_2644,
      I1 => Acq_Number(13),
      I2 => N1101,
      I3 => N200,
      LO => N417
    );
  Mmux_data_array0_8_mux000031_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_8_2668,
      I1 => Acq_Number(8),
      I2 => N1101,
      I3 => N200,
      LO => N419
    );
  Mmux_data_array0_8_mux000030_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_7_2667,
      I1 => Acq_Number(7),
      I2 => N1101,
      I3 => N200,
      LO => N421
    );
  Mmux_data_array0_8_mux00003_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_11_2642,
      I1 => Acq_Number(11),
      I2 => N1101,
      I3 => N200,
      LO => N423
    );
  Mmux_data_array0_8_mux000029_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_6_2666,
      I1 => Acq_Number(6),
      I2 => N1101,
      I3 => N200,
      LO => N425
    );
  Mmux_data_array0_8_mux000026_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_3_2661,
      I1 => Acq_Number(3),
      I2 => N1101,
      I3 => N200,
      LO => N427
    );
  Mmux_data_array0_8_mux00002_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_10_2641,
      I1 => Acq_Number(10),
      I2 => N1101,
      I3 => N200,
      LO => N429
    );
  Mmux_data_array0_8_mux000014_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_21_2653,
      I1 => Acq_Number(21),
      I2 => N1101,
      I3 => N200,
      LO => N431
    );
  Mmux_data_array0_8_mux000013_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_20_2652,
      I1 => Acq_Number(20),
      I2 => N1101,
      I3 => N200,
      LO => N433
    );
  Mmux_data_array0_8_mux000012_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_8_1_2640,
      I1 => Acq_Number(1),
      I2 => N1101,
      I3 => N200,
      LO => N435
    );
  Mmux_data_array0_5_mux00009_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_6_17_2520,
      I2 => data_array0_5_17_2456,
      I3 => N1131,
      LO => N477
    );
  Mmux_data_array0_5_mux00008_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_6_16_2519,
      I2 => data_array0_5_16_2455,
      I3 => N1131,
      LO => N479
    );
  Mmux_data_array0_5_mux000031_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_6_8_2541,
      I2 => data_array0_5_8_2477,
      I3 => N1131,
      LO => N4811
    );
  Mmux_data_array0_5_mux000029_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_6_6_2539,
      I2 => data_array0_5_6_2475,
      I3 => N1131,
      LO => N483
    );
  Mmux_data_array0_5_mux000023_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_6_2_2523,
      I2 => data_array0_5_2_2459,
      I3 => N1131,
      LO => N485
    );
  Mmux_data_array0_5_mux000016_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_6_23_2527,
      I2 => data_array0_5_23_2463,
      I3 => N1131,
      LO => N487
    );
  Mmux_data_array0_5_mux000014_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_6_21_2525,
      I2 => data_array0_5_21_2461,
      I3 => N1131,
      LO => N489
    );
  Mmux_data_array0_5_mux000013_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_6_20_2524,
      I2 => data_array0_5_20_2460,
      I3 => N1131,
      LO => N491
    );
  Mmux_data_array0_5_mux000011_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_6_19_2522,
      I2 => data_array0_5_19_2458,
      I3 => N1131,
      LO => N493
    );
  Mmux_data_array0_4_mux00007_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_5_15_2454,
      I2 => data_array0_4_15_2390,
      I3 => N1131,
      LO => N495
    );
  Mmux_data_array0_4_mux000029_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_5_6_2475,
      I2 => data_array0_4_6_2411,
      I3 => N1131,
      LO => N497
    );
  Mmux_data_array0_4_mux000027_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_5_4_2473,
      I2 => data_array0_4_4_2409,
      I3 => N1131,
      LO => N499
    );
  Mmux_data_array0_4_mux000023_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_5_2_2459,
      I2 => data_array0_4_2_2395,
      I3 => N1131,
      LO => N501
    );
  Mmux_data_array0_4_mux000012_SW0 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => control_eof_12_not00012_1502,
      I1 => data_array0_5_1_2448,
      I2 => data_array0_4_1_2384,
      I3 => N1131,
      LO => N503
    );
  Mmux_data_array0_4_mux00002621 : LUT4_D
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_3227,
      I1 => N165,
      I2 => data_array0_1_and0000,
      I3 => control_eof_12_not00012_1502,
      LO => N854,
      O => N77
    );
  use_ext_input_or00001 : LUT4_D
    generic map(
      INIT => X"200C"
    )
    port map (
      I0 => PG_CTRL_DiagMode(0),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(2),
      I3 => PG_CTRL_DiagMode(1),
      LO => N855,
      O => use_ext_input
    );
  Madd_YCnt_add0000_xor_6_12 : LUT4_D
    generic map(
      INIT => X"AA6A"
    )
    port map (
      I0 => YCnt(6),
      I1 => YCnt(5),
      I2 => YCnt(4),
      I3 => N186,
      LO => N856,
      O => YCnt_add0000_6_Q
    );
  Madd_YCnt_add0000_xor_6_111 : LUT3_L
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => YCnt(4),
      I1 => YCnt(5),
      I2 => N186,
      LO => N52
    );
  Madd_YCnt_add0000_xor_4_111 : LUT4_D
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => YCnt(3),
      I1 => YCnt(2),
      I2 => YCnt(1),
      I3 => YCnt(0),
      LO => N857,
      O => N186
    );
  TagCnt_not00027 : LUT3_L
    generic map(
      INIT => X"B3"
    )
    port map (
      I0 => RX_LL_MOSI_EOF,
      I1 => bip0_1439,
      I2 => use_ext_input,
      LO => TagCnt_not00027_1289
    );
  ZCnt_L_mux0002_22_11 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => use_ext_input,
      I1 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      LO => N858,
      O => N145
    );
  TagCnt_not0002311 : LUT3_D
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => use_ext_input,
      I1 => Mcompar_YCnt_cmp_gt0000_cy(9),
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      LO => N859,
      O => N166
    );
  TagCnt_not000260_SW0 : LUT4_L
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N150,
      I1 => TagCnt_not00022_1285,
      I2 => N56,
      I3 => TagCnt_not000222_1286,
      LO => N590
    );
  XCnt_not00018 : LUT3_L
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_1439,
      I2 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      LO => XCnt_not00018_1335
    );
  Madd_YCnt_add0000_xor_8_1_SW2 : LUT4_L
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => N581,
      I1 => YCnt(5),
      I2 => YCnt(4),
      I3 => N186,
      LO => N593
    );
  done_v_not000124 : LUT4_L
    generic map(
      INIT => X"AA20"
    )
    port map (
      I0 => TagCnt_not000250_1288,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => N145,
      I3 => done_v_not000115_3122,
      LO => done_v_not000124_3123
    );
  Madd_YCnt_add0000_xor_4_1_SW1 : LUT2_L
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => YCnt(1),
      I1 => YCnt(0),
      LO => N595
    );
  YCnt_not000125 : LUT4_L
    generic map(
      INIT => X"3310"
    )
    port map (
      I0 => Mcompar_XCnt_cmp_gt0000_cy(9),
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => N182,
      I3 => YCnt_not000114_1363,
      LO => YCnt_not000125_1364
    );
  data_frame_dat_5_mux000314 : LUT3_D
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => done_v_or0010,
      LO => N860,
      O => N146
    );
  Mmux_data_array0_4_mux00003011 : LUT4_D
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_7_3322,
      I1 => N123,
      I2 => N190,
      I3 => N77,
      LO => N861,
      O => N133
    );
  Mmux_data_array0_4_mux00002641 : LUT4_D
    generic map(
      INIT => X"FF20"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_3_3318,
      I1 => N123,
      I2 => N190,
      I3 => N77,
      LO => N862,
      O => N134
    );
  data_frame_dat_9_mux000263 : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => YCnt(4),
      I1 => N146,
      I2 => data_frame_dat_0_or0004,
      I3 => data_frame_dat_9_mux000261_3058,
      LO => data_frame_dat_9_mux000263_3059
    );
  ZCnt_not00013 : LUT3_L
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => N182,
      I2 => N166,
      LO => ZCnt_not00013_1438
    );
  control_eof_2_mux00006 : LUT4_L
    generic map(
      INIT => X"F8F0"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N669,
      I3 => N190,
      LO => control_eof_2_mux00006_1541
    );
  Madd_YCnt_add0000_xor_9_1_SW0 : LUT4_L
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => YCnt(8),
      I1 => YCnt(6),
      I2 => YCnt(5),
      I3 => YCnt(4),
      LO => N682
    );
  TagCnt_L_mux0000_0_11 : LUT2_D
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => done_v_or0010,
      LO => N863,
      O => N44
    );
  Mmux_data_array0_5_mux00001321 : LUT3_D
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => N190,
      LO => N864,
      O => N205
    );
  Mmux_data_array0_7_mux000028_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_8_5_2665,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_3279,
      I3 => N120,
      LO => N718
    );
  Mmux_data_array0_7_mux000027_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_8_4_2664,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_3279,
      I3 => N120,
      LO => N720
    );
  Mmux_data_array0_7_mux000014_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_8_21_2653,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_3279,
      I3 => N120,
      LO => N722
    );
  Mmux_data_array0_7_mux000011_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_8_19_2650,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_3279,
      I3 => N120,
      LO => N724
    );
  Mmux_data_array0_7_mux000010_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_8_18_2649,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_3279,
      I3 => N120,
      LO => N726
    );
  Mmux_data_array0_6_mux000026_SW1 : LUT4_L
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => data_array0_7_3_2598,
      I1 => ctrl_fip_1601,
      I2 => pg_ctrl_i_Trig_3279,
      I3 => N120,
      LO => N728
    );
  Mmux_data_array0_4_mux00006_SW1 : LUT4_L
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => pg_ctrl_i_ZSize_14_3307,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => N190,
      LO => N742
    );
  DONE_mux000115 : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      I2 => Diag_State_FFd2_83,
      I3 => Acq_Number_or0001,
      LO => DONE_mux000115_76
    );
  TagCnt_not0002211 : LUT3_D
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => done_v_3119,
      I1 => data_frame_eof_3065,
      I2 => pg_ctrl_i_Trig_3279,
      LO => N865,
      O => N196
    );
  Mmux_data_array_2_mux00011101 : LUT2_D
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => pg_ctrl_i_Trig_3279,
      LO => N866,
      O => N11
    );
  Mmux_data_array0_4_mux000013112 : LUT2_D
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_0_3225,
      LO => N867,
      O => N123
    );
  ctrl_frame_dat_mux0000_6_19 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_array0_1_25_2207,
      I1 => N78,
      I2 => data_array0_1_and0000,
      I3 => ctrl_frame_dat_mux0000_6_11_1637,
      LO => ctrl_frame_dat_mux0000_6_19_1638
    );
  Mmux_data_array0_10_mux00001121 : LUT4_D
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => data_array0_10_and0000,
      I3 => control_eof_12_not00012_1502,
      LO => N868,
      O => N79
    );
  Mmux_data_array0_10_mux00002611 : LUT4_D
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      I2 => data_array0_10_and0000,
      I3 => control_eof_12_not00012_1502,
      LO => N869,
      O => N82
    );
  data_frame_dat_0_or00051 : LUT4_D
    generic map(
      INIT => X"C9E9"
    )
    port map (
      I0 => pg_ctrl_i_DiagMode_2_3223,
      I1 => pg_ctrl_i_DiagMode_3_3224,
      I2 => pg_ctrl_i_DiagMode_1_3222,
      I3 => pg_ctrl_i_DiagMode_0_3221,
      LO => N870,
      O => data_frame_dat_0_or0005
    );
  ctrl_frame_dat_mux0000_27_17 : LUT4_L
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => data_array0_1_4_2215,
      I1 => N80,
      I2 => ctrl_frame_dat_mux0000_26_7,
      I3 => control_eof_12_not00012_1502,
      LO => ctrl_frame_dat_mux0000_27_17_1626
    );
  ctrl_frame_dat_mux0000_26_17 : LUT4_L
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => data_array0_1_5_2216,
      I1 => N80,
      I2 => ctrl_frame_dat_mux0000_26_7,
      I3 => control_eof_12_not00012_1502,
      LO => ctrl_frame_dat_mux0000_26_17_1623
    );
  Mmux_data_array0_9_mux00002924 : LUT4_L
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N174,
      I1 => Mmux_data_array0_7_mux00002912,
      I2 => N78,
      I3 => data_array0_9_6_2728,
      LO => Mmux_data_array0_9_mux00002924_462
    );
  Mmux_data_array0_9_mux00002324 : LUT4_L
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N174,
      I1 => Mmux_data_array0_7_mux00002912,
      I2 => N78,
      I3 => data_array0_9_2_2713,
      LO => Mmux_data_array0_9_mux00002324_461
    );
  Mmux_data_array0_7_mux0000724 : LUT4_L
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N174,
      I1 => Mmux_data_array0_7_mux00002912,
      I2 => N78,
      I3 => data_array0_7_15_2582,
      LO => Mmux_data_array0_7_mux0000724_442
    );
  Mmux_data_array0_7_mux0000524 : LUT4_L
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N174,
      I1 => Mmux_data_array0_7_mux00002912,
      I2 => N78,
      I3 => data_array0_7_13_2580,
      LO => Mmux_data_array0_7_mux0000524_441
    );
  Mmux_data_array0_7_mux00002924 : LUT4_L
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => N174,
      I1 => Mmux_data_array0_7_mux00002912,
      I2 => N78,
      I3 => data_array0_7_6_2603,
      LO => Mmux_data_array0_7_mux00002924_439
    );
  pg_ctrl_i_FrameType_mux0001_0_11 : LUT4_D
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => PG_CTRL_Trig,
      I1 => Diag_State_FFd2_83,
      I2 => Diag_State_FFd1_79,
      I3 => N55,
      LO => N871,
      O => N63
    );
  Diag_State_FFd2_In211 : LUT3_D
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_2_3227,
      I2 => pg_ctrl_i_FrameType_1_3226,
      LO => N872,
      O => N170
    );
  Mmux_data_array0_5_mux00007_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_15_2454,
      I1 => data_array0_6_15_2518,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N439
    );
  Mmux_data_array0_5_mux00006_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_14_2453,
      I1 => data_array0_6_14_2517,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N4411
    );
  Mmux_data_array0_5_mux00005_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_13_2452,
      I1 => data_array0_6_13_2516,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N443
    );
  Mmux_data_array0_5_mux00004_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_12_2451,
      I1 => data_array0_6_12_2515,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N445
    );
  Mmux_data_array0_5_mux00003_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_11_2450,
      I1 => data_array0_6_11_2514,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N449
    );
  Mmux_data_array0_5_mux000028_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_5_2474,
      I1 => data_array0_6_5_2538,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N451
    );
  Mmux_data_array0_5_mux000027_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_4_2473,
      I1 => data_array0_6_4_2537,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N453
    );
  Mmux_data_array0_5_mux00002_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_10_2449,
      I1 => data_array0_6_10_2513,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N455
    );
  Mmux_data_array0_5_mux000015_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_22_2462,
      I1 => data_array0_6_22_2526,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N457
    );
  Mmux_data_array0_5_mux000012_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_1_2448,
      I1 => data_array0_6_1_2512,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N459
    );
  Mmux_data_array0_5_mux000010_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_5_18_2457,
      I1 => data_array0_6_18_2521,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N461
    );
  Mmux_data_array0_4_mux00003_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_11_2386,
      I1 => data_array0_5_11_2450,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N465
    );
  Mmux_data_array0_4_mux000028_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_5_2410,
      I1 => data_array0_5_5_2474,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N467
    );
  Mmux_data_array0_4_mux000011_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_19_2394,
      I1 => data_array0_5_19_2458,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N469
    );
  Mmux_data_array0_4_mux000010_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_array0_4_18_2393,
      I1 => data_array0_5_18_2457,
      I2 => N1101,
      I3 => control_eof_12_not00012_1502,
      LO => N471
    );
  pg_ctrl_i_FrameType_mux0001_6_25 : LUT4_L
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => Acq_Number_or0001,
      I1 => data_array0_1_and0000,
      I2 => N251,
      I3 => pg_ctrl_i_FrameType_2_3227,
      LO => pg_ctrl_i_FrameType_mux0001_6_25_3332
    );
  pg_ctrl_i_FrameType_mux0001_5_17 : LUT4_L
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => N63,
      I1 => PG_CTRL_FrameType(2),
      I2 => N26,
      I3 => N100,
      LO => pg_ctrl_i_FrameType_mux0001_5_17_3328
    );
  pg_ctrl_i_FrameType_mux0001_7_36 : LUT4_L
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => N63,
      I1 => PG_CTRL_FrameType(0),
      I2 => N26,
      I3 => N100,
      LO => pg_ctrl_i_FrameType_mux0001_7_36_3339
    );
  data_frame_dat_24_mux0001311 : LUT3_D
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_2_3227,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_7_3230,
      LO => N873,
      O => N1441
    );
  control_sof_mux0000111 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_0_3225,
      I1 => pg_ctrl_i_FrameType_7_3230,
      LO => N874,
      O => N251
    );
  diag_cnt_or00011 : LUT3_D
    generic map(
      INIT => X"CD"
    )
    port map (
      I0 => PG_CTRL_DiagMode(0),
      I1 => Diag_State_cmp_eq0015,
      I2 => N162,
      LO => N875,
      O => diag_cnt_or0001
    );
  Diag_State_FFd2_In11 : LUT4_D
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => PG_CTRL_DiagMode(0),
      I1 => PG_CTRL_DiagMode(3),
      I2 => PG_CTRL_DiagMode(1),
      I3 => PG_CTRL_DiagMode(2),
      LO => N876,
      O => N55
    );
  diag_cnt_or0000_SW0 : LUT3_L
    generic map(
      INIT => X"76"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_7_3230,
      LO => N510
    );
  Diag_State_cmp_eq001511 : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => diag_cnt(1),
      I1 => diag_cnt(2),
      I2 => diag_cnt(0),
      I3 => diag_cnt(3),
      LO => Diag_State_cmp_eq001511_91
    );
  Diag_State_FFd2_In4 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => conf_fip_1442,
      I1 => ctrl_fip_1601,
      I2 => data_fip_2908,
      I3 => pg_ctrl_i_Trig_3279,
      LO => Diag_State_FFd2_In4_88
    );
  data_frame_dat_26_mux000197 : LUT4_L
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => YCnt(2),
      I1 => data_frame_dat_0_cmp_eq0003,
      I2 => data_frame_dat_26_mux000188_2999,
      I3 => N146,
      LO => data_frame_dat_26_mux000197_3000
    );
  control_eof_12_not000111 : LUT2_D
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_6_3229,
      I1 => pg_ctrl_i_FrameType_5_3228,
      LO => N877,
      O => data_array0_1_and0000
    );
  Acq_Number_or00011 : LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => data_fip_2908,
      I1 => ctrl_fip_1601,
      LO => N878,
      O => Acq_Number_or0001
    );
  YCnt_mux0002_9_SW0 : LUT4_L
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => done_v_or0010,
      I1 => RX_LL_MOSI_EOF,
      I2 => use_ext_input,
      I3 => bip0_1439,
      LO => N552
    );
  data_frame_dat_30_mux000118 : LUT3_L
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_frame_dat(30),
      I1 => N7,
      I2 => data_frame_dat_14_mux000249,
      LO => data_frame_dat_30_mux000118_3019
    );
  data_frame_dat_28_mux000118 : LUT3_L
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => data_frame_dat(28),
      I1 => N7,
      I2 => data_frame_dat_12_mux000215,
      LO => data_frame_dat_28_mux000118_3007
    );
  data_frame_dat_23_mux000328 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(2),
      I1 => N206,
      I2 => data_frame_dat(23),
      I3 => N7,
      LO => data_frame_dat_23_mux000328_2983
    );
  data_frame_dat_22_mux000328 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(1),
      I1 => N206,
      I2 => data_frame_dat(22),
      I3 => N7,
      LO => data_frame_dat_22_mux000328_2979
    );
  data_frame_dat_21_mux000328 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(0),
      I1 => N206,
      I2 => data_frame_dat(21),
      I3 => N7,
      LO => data_frame_dat_21_mux000328_2975
    );
  data_frame_dat_12_mux000228 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat_10_mux0000,
      I1 => N206,
      I2 => data_frame_dat(12),
      I3 => N7,
      LO => data_frame_dat_12_mux000228_2939
    );
  data_frame_dat_10_mux000235 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(2),
      I1 => N204,
      I2 => data_frame_dat(10),
      I3 => N7,
      LO => data_frame_dat_10_mux000235_2927
    );
  data_frame_dat_11_mux000240 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => YCnt(3),
      I1 => data_frame_dat_11_mux000232_2931,
      I2 => N204,
      I3 => N206,
      LO => data_frame_dat_11_mux000240_2932
    );
  data_frame_dat_8_mux000255 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(3),
      I1 => N206,
      I2 => data_frame_dat(8),
      I3 => N7,
      LO => data_frame_dat_8_mux000255_3053
    );
  data_frame_dat_4_mux000359 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_frame_dat(4),
      I1 => XCnt_L(4),
      I2 => N7,
      I3 => N129,
      LO => data_frame_dat_4_mux000359_3032
    );
  data_frame_dat_3_mux000359 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_frame_dat(3),
      I1 => XCnt_L(3),
      I2 => N7,
      I3 => N129,
      LO => data_frame_dat_3_mux000359_3028
    );
  data_frame_dat_2_mux000359 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_frame_dat(2),
      I1 => XCnt_L(2),
      I2 => N7,
      I3 => N129,
      LO => data_frame_dat_2_mux000359_3015
    );
  data_frame_dat_1_mux000359 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => XCnt_L(1),
      I1 => data_frame_dat(1),
      I2 => N7,
      I3 => N129,
      LO => data_frame_dat_1_mux000359_2967
    );
  data_frame_dat_0_mux000359 : LUT4_L
    generic map(
      INIT => X"EAC0"
    )
    port map (
      I0 => XCnt_L(0),
      I1 => data_frame_dat(0),
      I2 => N7,
      I3 => N129,
      LO => data_frame_dat_0_mux000359_2916
    );
  ZCnt_mux0002_23_SW0 : LUT4_L
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_1439,
      I2 => RX_LL_MOSI_EOF,
      I3 => done_v_or0010,
      LO => N559
    );
  data_frame_dat_31_mux00012 : LUT3_L
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => N971,
      I1 => data_frame_dat(31),
      I2 => N29,
      LO => data_frame_dat_31_mux00012_3025
    );
  XCnt_L_mux0001_0_11 : LUT2_D
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => done_v_or0010,
      I1 => Mcompar_XCnt_cmp_gt0000_cy(9),
      LO => N879,
      O => N43
    );
  YCnt_mux0002_8_1 : LUT4_D
    generic map(
      INIT => X"0074"
    )
    port map (
      I0 => RX_LL_MOSI_EOF,
      I1 => N566,
      I2 => Mcompar_YCnt_cmp_gt0000_cy(9),
      I3 => done_v_or0010,
      LO => N880,
      O => N185
    );
  ZCnt_mux0002_0_2 : LUT4_D
    generic map(
      INIT => X"0704"
    )
    port map (
      I0 => RX_LL_MOSI_EOF,
      I1 => N575,
      I2 => done_v_or0010,
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      LO => N881,
      O => N179
    );
  ZCnt_L_mux0002_16_21 : LUT4_D
    generic map(
      INIT => X"0704"
    )
    port map (
      I0 => RX_LL_MOSI_EOF,
      I1 => use_ext_input,
      I2 => done_v_or0010,
      I3 => Mcompar_ZCnt_cmp_gt0000_cy(23),
      LO => N882,
      O => N1241
    );
  pg_ctrl_i_Trig_or0001 : LUT4_D
    generic map(
      INIT => X"C9DA"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => pg_ctrl_i_FrameType_2_3227,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => pg_ctrl_i_FrameType_0_3225,
      LO => N883,
      O => pg_ctrl_i_Trig_or0001_3353
    );
  data_frame_dat_24_mux000154_SW0 : LUT4_L
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => data_frame_dat_24_mux000122_2987,
      I1 => RX_LL_MOSI_DATA(24),
      I2 => N146,
      I3 => N178,
      LO => N599
    );
  data_frame_dat_29_mux000118 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(5),
      I1 => N204,
      I2 => data_frame_dat(29),
      I3 => N7,
      LO => data_frame_dat_29_mux000118_3011
    );
  data_frame_dat_27_mux000118 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => YCnt(3),
      I1 => N204,
      I2 => data_frame_dat(27),
      I3 => N7,
      LO => data_frame_dat_27_mux000118_3003
    );
  data_frame_dat_7_mux000354_SW0 : LUT4_L
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => RX_LL_MOSI_DATA(7),
      I1 => N178,
      I2 => data_frame_dat_7_mux000311_3046,
      I3 => data_frame_dat_7_mux00030_3045,
      LO => N629
    );
  data_frame_dat_6_mux000354_SW0 : LUT4_L
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => RX_LL_MOSI_DATA(6),
      I1 => N178,
      I2 => data_frame_dat_6_mux000311_3041,
      I3 => data_frame_dat_6_mux00030_3040,
      LO => N631
    );
  data_frame_dat_5_mux000354_SW0 : LUT4_L
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => RX_LL_MOSI_DATA(5),
      I1 => N178,
      I2 => data_frame_dat_5_mux000311,
      I3 => data_frame_dat_5_mux00030_3035,
      LO => N633
    );
  data_frame_dat_20_mux00036 : LUT4_L
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_20_3260,
      I1 => TagCnt(4),
      I2 => N44,
      I3 => N193,
      LO => data_frame_dat_20_mux00036_2971
    );
  data_frame_dat_19_mux00036 : LUT4_L
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_19_3258,
      I1 => TagCnt(3),
      I2 => N44,
      I3 => N193,
      LO => data_frame_dat_19_mux00036_2964
    );
  data_frame_dat_18_mux00036 : LUT4_L
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_18_3257,
      I1 => TagCnt(2),
      I2 => N44,
      I3 => N193,
      LO => data_frame_dat_18_mux00036_2961
    );
  data_frame_dat_17_mux00036 : LUT4_L
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_17_3256,
      I1 => TagCnt(1),
      I2 => N44,
      I3 => N193,
      LO => data_frame_dat_17_mux00036_2958
    );
  data_frame_dat_16_mux00036 : LUT4_L
    generic map(
      INIT => X"AE0C"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_16_3255,
      I1 => TagCnt(0),
      I2 => N44,
      I3 => N193,
      LO => data_frame_dat_16_mux00036_2955
    );
  data_frame_dat_30_mux000116 : LUT3_D
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => YCnt(6),
      I1 => data_frame_dat_0_cmp_eq0003,
      I2 => N146,
      LO => N884,
      O => data_frame_dat_14_mux000249
    );
  config_eof_10_mux0000_SW0 : LUT4_L
    generic map(
      INIT => X"CE02"
    )
    port map (
      I0 => config_eof(10),
      I1 => N11,
      I2 => data_array_1_and0000,
      I3 => config_eof(11),
      LO => N409
    );
  XCnt_L_mux0001_8_SW0_SW0 : LUT3_L
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => N01,
      I1 => done_v_or0010,
      I2 => Mcompar_XCnt_cmp_gt0000_cy(9),
      LO => N588
    );
  data_frame_dat_5_mux000321 : LUT3_D
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => done_v_or0010,
      LO => N885,
      O => N178
    );
  XCnt_L_not0001_SW1 : LUT4_L
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => use_ext_input,
      I1 => bip0_1439,
      I2 => TX_LL_MOSI_SOF_or0000_inv,
      I3 => data_frame_eof_3065,
      LO => N639
    );
  ZCnt_L_mux0002_22_SW1 : LUT2_L
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ZCnt_L_share0000(1),
      I1 => done_v_or0010,
      LO => N647
    );
  RX_LL_MISO_BUSY_SW1 : LUT4_L
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => TX_LL_MISO_BUSY,
      I1 => data_frame_eof_3065,
      I2 => data_fip_2908,
      I3 => TX_LL_MISO_AFULL,
      LO => N649
    );
  data_frame_dat_24_mux000132 : LUT4_D
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => data_array0_1_and0000,
      I2 => N1441,
      I3 => done_v_or0010,
      LO => N886,
      O => N971
    );
  diag_cnt_mux0000_0_2_SW0 : LUT4_L
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => Diag_State_FFd2_83,
      I2 => Diag_State_FFd1_79,
      I3 => data_fip_2908,
      LO => N505
    );
  pg_ctrl_i_FrameType_mux0001_6_9 : LUT4_L
    generic map(
      INIT => X"0280"
    )
    port map (
      I0 => N187,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => pg_ctrl_i_FrameType_7_3230,
      I3 => pg_ctrl_i_FrameType_2_3227,
      LO => pg_ctrl_i_FrameType_mux0001_6_9_3336
    );
  Mmux_data_array0_4_mux0000265 : LUT4_D
    generic map(
      INIT => X"1050"
    )
    port map (
      I0 => ctrl_fip_1601,
      I1 => data_array0_1_and0000,
      I2 => pg_ctrl_i_Trig_3279,
      I3 => N659,
      LO => N887,
      O => N1181
    );
  pg_ctrl_i_FrameType_mux0001_5_41_SW0 : LUT4_L
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_1_3226,
      I1 => pg_ctrl_i_FrameType_0_3225,
      I2 => data_fip_2908,
      I3 => ctrl_fip_1601,
      LO => N667
    );
  Acq_Number_mux0000_0_3 : LUT4_D
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_6_3229,
      I1 => pg_ctrl_i_FrameType_5_3228,
      I2 => Acq_Number_or0001,
      I3 => N671,
      LO => N888,
      O => N148
    );
  Acq_Number_mux0000_0_129 : LUT3_L
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => pg_ctrl_i_FrameType_7_3230,
      I1 => pg_ctrl_i_FrameType_1_3226,
      I2 => N678,
      LO => Acq_Number_mux0000_0_129_26
    );
  Diag_State_FFd2_In128 : LUT4_L
    generic map(
      INIT => X"2064"
    )
    port map (
      I0 => Diag_State_FFd1_79,
      I1 => Diag_State_FFd2_83,
      I2 => N637,
      I3 => pg_ctrl_i_Trig_or0001_3353,
      LO => Diag_State_FFd2_In128_85
    );
  data_frame_dat_16_mux000311 : LUT4_D
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => data_frame_dat_0_or0005,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => use_ext_input,
      I3 => done_v_or0010,
      LO => N889,
      O => N1281
    );
  data_frame_dat_14_mux000222 : LUT4_D
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => data_frame_dat_0_or0004,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => use_ext_input,
      I3 => done_v_or0010,
      LO => N890,
      O => N206
    );
  ZCnt_not000111 : LUT3_D
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => RX_LL_MOSI_DVAL,
      I1 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I2 => use_ext_input,
      LO => N891,
      O => N19
    );
  data_frame_dat_25_mux000143 : LUT4_L
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => Mcompar_RX_LL_MISO_BUSY_cmp_gt0000_cy(7),
      I1 => use_ext_input,
      I2 => done_v_or0010,
      I3 => RX_LL_MOSI_DATA(25),
      LO => data_frame_dat_25_mux000143_2993
    );
  data_frame_dat_14_mux000227 : LUT4_L
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => pg_ctrl_i_PayloadSize_14_3253,
      I1 => N193,
      I2 => N736,
      I3 => data_frame_dat_14_mux000211_2946,
      LO => data_frame_dat_14_mux000227_2947
    );
  data_frame_dat_15_mux000275_SW1 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat_15_mux00027_2952,
      I1 => data_frame_dat_0_and0002,
      I2 => data_frame_dat(15),
      I3 => N7,
      LO => N738
    );
  data_frame_dat_13_mux000289_SW1 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => data_frame_dat_13_mux00027_2943,
      I1 => data_frame_dat_0_and0002,
      I2 => data_frame_dat(13),
      I3 => N7,
      LO => N740
    );
  done_v_not000131 : LUT4_D
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => data_frame_eof_3065,
      I1 => TX_LL_MISO_BUSY,
      I2 => Mcompar_done_v_cmp_lt0000_cy(15),
      I3 => TX_LL_MISO_AFULL,
      LO => N892,
      O => N150
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity PatGen_32_WB is
  port (
    FPGA_ID : in STD_LOGIC := 'X'; 
    TX_LL_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
    CLK : in STD_LOGIC := 'X'; 
    TX_LL_MOSI_EOF : out STD_LOGIC; 
    TX_LL_MISO_BUSY : in STD_LOGIC := 'X'; 
    TX_LL_MISO_AFULL : in STD_LOGIC := 'X'; 
    ARESET : in STD_LOGIC := 'X'; 
    WB_MOSI_WE : in STD_LOGIC := 'X'; 
    TX_LL_MOSI_DVAL : out STD_LOGIC; 
    WB_MISO_ACK : out STD_LOGIC; 
    WB_MOSI_STB : in STD_LOGIC := 'X'; 
    TX_LL_MOSI_SOF : out STD_LOGIC; 
    WB_MOSI_CYC : in STD_LOGIC := 'X'; 
    WB_MISO_DAT : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    TX_LL_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    TX_LL_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    WB_MOSI_ADR : in STD_LOGIC_VECTOR ( 11 downto 0 ); 
    WB_MOSI_DAT : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end PatGen_32_WB;

architecture STRUCTURE of PatGen_32_WB is
  component pattern_gen_32
    port (
      TX_LL_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
      CLK : in STD_LOGIC := 'X'; 
      TX_LL_MOSI_EOF : out STD_LOGIC; 
      RX_LL_MOSI_SOF : in STD_LOGIC := 'X'; 
      TX_LL_MISO_BUSY : in STD_LOGIC := 'X'; 
      RX_LL_MOSI_EOF : in STD_LOGIC := 'X'; 
      RX_LL_MOSI_DVAL : in STD_LOGIC := 'X'; 
      RX_LL_MISO_AFULL : out STD_LOGIC; 
      TX_LL_MISO_AFULL : in STD_LOGIC := 'X'; 
      USE_EXTERNAL_INPUT : in STD_LOGIC := 'X'; 
      DONE : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X'; 
      PG_CTRL_Trig : in STD_LOGIC := 'X'; 
      TX_LL_MOSI_DVAL : out STD_LOGIC; 
      RX_LL_MOSI_SUPPORT_BUSY : in STD_LOGIC := 'X'; 
      RX_LL_MISO_BUSY : out STD_LOGIC; 
      TX_LL_MOSI_SOF : out STD_LOGIC; 
      ODD_EVENn : in STD_LOGIC := 'X'; 
      TX_LL_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      TX_LL_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
      RX_LL_MOSI_DATA : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
      CLINK_CONF_CLinkMode : in STD_LOGIC_VECTOR ( 4 downto 0 ); 
      PG_CTRL_XSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      CLINK_CONF_Valid : in STD_LOGIC_VECTOR ( 0 downto 0 ); 
      CLINK_CONF_FValSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      CLINK_CONF_HeaderSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_PayloadSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
      CLINK_CONF_LValPause : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_FrameType : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      PG_CTRL_YSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      PG_CTRL_ImagePause : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      CLINK_CONF_FramesPerCube : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_ZSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
      PG_CTRL_IMGSIZE : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
      PG_CTRL_ROM_Z_START : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_DiagSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      CLINK_CONF_HeaderVersion : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
      PG_CTRL_TagSize : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      CLINK_CONF_LValSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_ROM_INIT_INDEX : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      RX_LL_MOSI_DREM : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
      DP_CONF_ARRAY32 : in STD_LOGIC_VECTOR2 ( 18 downto 1 , 31 downto 0 ); 
      PG_CTRL_DiagMode : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
    );
  end component;
  component igm_generator
    port (
      CLK : in STD_LOGIC := 'X'; 
      TX_MOSI_DVAL : out STD_LOGIC; 
      PG_CONFIG_Trig : in STD_LOGIC := 'X'; 
      TX_MISO_AFULL : in STD_LOGIC := 'X'; 
      TX_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
      TX_MOSI_SOF : out STD_LOGIC; 
      TX_MOSI_EOF : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X'; 
      TX_MISO_BUSY : in STD_LOGIC := 'X'; 
      TX_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
      TX_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
      PG_CONFIG_PayloadSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
      PG_CONFIG_ZSize : in STD_LOGIC_VECTOR ( 23 downto 0 ); 
      PG_CONFIG_ImagePause : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CONFIG_FrameType : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      PG_CONFIG_IMGSIZE : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
      PG_CONFIG_ROM_Z_START : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CONFIG_TagSize : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
      PG_CONFIG_XSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      PG_CONFIG_DiagSize : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CONFIG_YSize : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
      PG_CONFIG_ROM_INIT_INDEX : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CONFIG_DiagMode : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
    );
  end component;
  component PatGen_WB_interface
    port (
      FPGA_ID : in STD_LOGIC := 'X'; 
      CLK : in STD_LOGIC := 'X'; 
      KERNEL_DONE : in STD_LOGIC := 'X'; 
      DONE : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X'; 
      PG_CTRL_Trig : out STD_LOGIC; 
      WB_MOSI_WE : in STD_LOGIC := 'X'; 
      WB_MISO_ACK : out STD_LOGIC; 
      WB_MOSI_STB : in STD_LOGIC := 'X'; 
      WB_MOSI_CYC : in STD_LOGIC := 'X'; 
      ODD_EVENn : out STD_LOGIC; 
      PG_CTRL_XSize : out STD_LOGIC_VECTOR ( 9 downto 0 ); 
      PG_CTRL_PayloadSize : out STD_LOGIC_VECTOR ( 23 downto 0 ); 
      WB_MISO_DAT : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_FrameType : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      PG_CTRL_YSize : out STD_LOGIC_VECTOR ( 9 downto 0 ); 
      PG_CTRL_ImagePause : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_ZSize : out STD_LOGIC_VECTOR ( 23 downto 0 ); 
      PG_CTRL_IMGSIZE : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
      PG_CTRL_ROM_Z_START : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_DiagSize : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      PG_CTRL_TagSize : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
      PG_CTRL_ROM_INIT_INDEX : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      DP_CONF_ARRAY32 : out STD_LOGIC_VECTOR2 ( 18 downto 1 , 31 downto 0 ); 
      PG_CTRL_DiagMode : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
      WB_MOSI_ADR : in STD_LOGIC_VECTOR ( 11 downto 0 ); 
      WB_MOSI_DAT : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
    );
  end component;
  signal NET219 : STD_LOGIC; 
  signal NET378 : STD_LOGIC; 
  signal NET9163_AFULL : STD_LOGIC; 
  signal NET9163_BUSY : STD_LOGIC; 
  signal NET9167_DVAL : STD_LOGIC; 
  signal NET9167_EOF : STD_LOGIC; 
  signal NET9167_SOF : STD_LOGIC; 
  signal NET9167_SUPPORT_BUSY : STD_LOGIC; 
  signal PG_CTRL_Trig : STD_LOGIC; 
  signal NLW_WB_DONE_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_USE_EXTERNAL_INPUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_CLinkMode_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_CLinkMode_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_CLinkMode_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_CLinkMode_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_CLinkMode_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_Valid_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FValSize_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderSize_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValPause_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_FramesPerCube_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderVersion_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderVersion_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderVersion_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_HeaderVersion_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_CORE_CLINK_CONF_LValSize_0_UNCONNECTED : STD_LOGIC; 
  signal NET9167_DATA : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal NET9167_DREM : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal NET9261 : STD_LOGIC_VECTOR2 ( 18 downto 1 , 31 downto 0 ); 
  signal PG_CTRL_DiagMode : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal PG_CTRL_DiagSize : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal PG_CTRL_FrameType : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal PG_CTRL_IMGSIZE : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal PG_CTRL_ImagePause : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal PG_CTRL_PayloadSize : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal PG_CTRL_ROM_INIT_INDEX : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal PG_CTRL_ROM_Z_START : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal PG_CTRL_TagSize : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal PG_CTRL_XSize : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal PG_CTRL_YSize : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal PG_CTRL_ZSize : STD_LOGIC_VECTOR ( 23 downto 0 ); 
begin
  CORE : pattern_gen_32
    port map (
      TX_LL_MOSI_SUPPORT_BUSY => TX_LL_MOSI_SUPPORT_BUSY,
      CLK => CLK,
      TX_LL_MOSI_EOF => TX_LL_MOSI_EOF,
      RX_LL_MOSI_SOF => NET9167_SOF,
      TX_LL_MISO_BUSY => TX_LL_MISO_BUSY,
      RX_LL_MOSI_EOF => NET9167_EOF,
      RX_LL_MOSI_DVAL => NET9167_DVAL,
      RX_LL_MISO_AFULL => NET9163_AFULL,
      TX_LL_MISO_AFULL => TX_LL_MISO_AFULL,
      USE_EXTERNAL_INPUT => NLW_CORE_USE_EXTERNAL_INPUT_UNCONNECTED,
      DONE => NET219,
      ARESET => ARESET,
      PG_CTRL_Trig => PG_CTRL_Trig,
      TX_LL_MOSI_DVAL => TX_LL_MOSI_DVAL,
      RX_LL_MOSI_SUPPORT_BUSY => NET9167_SUPPORT_BUSY,
      RX_LL_MISO_BUSY => NET9163_BUSY,
      TX_LL_MOSI_SOF => TX_LL_MOSI_SOF,
      ODD_EVENn => NET378,
      TX_LL_MOSI_DREM(1) => TX_LL_MOSI_DREM(1),
      TX_LL_MOSI_DREM(0) => TX_LL_MOSI_DREM(0),
      TX_LL_MOSI_DATA(31) => TX_LL_MOSI_DATA(31),
      TX_LL_MOSI_DATA(30) => TX_LL_MOSI_DATA(30),
      TX_LL_MOSI_DATA(29) => TX_LL_MOSI_DATA(29),
      TX_LL_MOSI_DATA(28) => TX_LL_MOSI_DATA(28),
      TX_LL_MOSI_DATA(27) => TX_LL_MOSI_DATA(27),
      TX_LL_MOSI_DATA(26) => TX_LL_MOSI_DATA(26),
      TX_LL_MOSI_DATA(25) => TX_LL_MOSI_DATA(25),
      TX_LL_MOSI_DATA(24) => TX_LL_MOSI_DATA(24),
      TX_LL_MOSI_DATA(23) => TX_LL_MOSI_DATA(23),
      TX_LL_MOSI_DATA(22) => TX_LL_MOSI_DATA(22),
      TX_LL_MOSI_DATA(21) => TX_LL_MOSI_DATA(21),
      TX_LL_MOSI_DATA(20) => TX_LL_MOSI_DATA(20),
      TX_LL_MOSI_DATA(19) => TX_LL_MOSI_DATA(19),
      TX_LL_MOSI_DATA(18) => TX_LL_MOSI_DATA(18),
      TX_LL_MOSI_DATA(17) => TX_LL_MOSI_DATA(17),
      TX_LL_MOSI_DATA(16) => TX_LL_MOSI_DATA(16),
      TX_LL_MOSI_DATA(15) => TX_LL_MOSI_DATA(15),
      TX_LL_MOSI_DATA(14) => TX_LL_MOSI_DATA(14),
      TX_LL_MOSI_DATA(13) => TX_LL_MOSI_DATA(13),
      TX_LL_MOSI_DATA(12) => TX_LL_MOSI_DATA(12),
      TX_LL_MOSI_DATA(11) => TX_LL_MOSI_DATA(11),
      TX_LL_MOSI_DATA(10) => TX_LL_MOSI_DATA(10),
      TX_LL_MOSI_DATA(9) => TX_LL_MOSI_DATA(9),
      TX_LL_MOSI_DATA(8) => TX_LL_MOSI_DATA(8),
      TX_LL_MOSI_DATA(7) => TX_LL_MOSI_DATA(7),
      TX_LL_MOSI_DATA(6) => TX_LL_MOSI_DATA(6),
      TX_LL_MOSI_DATA(5) => TX_LL_MOSI_DATA(5),
      TX_LL_MOSI_DATA(4) => TX_LL_MOSI_DATA(4),
      TX_LL_MOSI_DATA(3) => TX_LL_MOSI_DATA(3),
      TX_LL_MOSI_DATA(2) => TX_LL_MOSI_DATA(2),
      TX_LL_MOSI_DATA(1) => TX_LL_MOSI_DATA(1),
      TX_LL_MOSI_DATA(0) => TX_LL_MOSI_DATA(0),
      RX_LL_MOSI_DATA(31) => NET9167_DATA(31),
      RX_LL_MOSI_DATA(30) => NET9167_DATA(30),
      RX_LL_MOSI_DATA(29) => NET9167_DATA(29),
      RX_LL_MOSI_DATA(28) => NET9167_DATA(28),
      RX_LL_MOSI_DATA(27) => NET9167_DATA(27),
      RX_LL_MOSI_DATA(26) => NET9167_DATA(26),
      RX_LL_MOSI_DATA(25) => NET9167_DATA(25),
      RX_LL_MOSI_DATA(24) => NET9167_DATA(24),
      RX_LL_MOSI_DATA(23) => NET9167_DATA(23),
      RX_LL_MOSI_DATA(22) => NET9167_DATA(22),
      RX_LL_MOSI_DATA(21) => NET9167_DATA(21),
      RX_LL_MOSI_DATA(20) => NET9167_DATA(20),
      RX_LL_MOSI_DATA(19) => NET9167_DATA(19),
      RX_LL_MOSI_DATA(18) => NET9167_DATA(18),
      RX_LL_MOSI_DATA(17) => NET9167_DATA(17),
      RX_LL_MOSI_DATA(16) => NET9167_DATA(16),
      RX_LL_MOSI_DATA(15) => NET9167_DATA(15),
      RX_LL_MOSI_DATA(14) => NET9167_DATA(14),
      RX_LL_MOSI_DATA(13) => NET9167_DATA(13),
      RX_LL_MOSI_DATA(12) => NET9167_DATA(12),
      RX_LL_MOSI_DATA(11) => NET9167_DATA(11),
      RX_LL_MOSI_DATA(10) => NET9167_DATA(10),
      RX_LL_MOSI_DATA(9) => NET9167_DATA(9),
      RX_LL_MOSI_DATA(8) => NET9167_DATA(8),
      RX_LL_MOSI_DATA(7) => NET9167_DATA(7),
      RX_LL_MOSI_DATA(6) => NET9167_DATA(6),
      RX_LL_MOSI_DATA(5) => NET9167_DATA(5),
      RX_LL_MOSI_DATA(4) => NET9167_DATA(4),
      RX_LL_MOSI_DATA(3) => NET9167_DATA(3),
      RX_LL_MOSI_DATA(2) => NET9167_DATA(2),
      RX_LL_MOSI_DATA(1) => NET9167_DATA(1),
      RX_LL_MOSI_DATA(0) => NET9167_DATA(0),
      CLINK_CONF_CLinkMode(4) => NLW_CORE_CLINK_CONF_CLinkMode_4_UNCONNECTED,
      CLINK_CONF_CLinkMode(3) => NLW_CORE_CLINK_CONF_CLinkMode_3_UNCONNECTED,
      CLINK_CONF_CLinkMode(2) => NLW_CORE_CLINK_CONF_CLinkMode_2_UNCONNECTED,
      CLINK_CONF_CLinkMode(1) => NLW_CORE_CLINK_CONF_CLinkMode_1_UNCONNECTED,
      CLINK_CONF_CLinkMode(0) => NLW_CORE_CLINK_CONF_CLinkMode_0_UNCONNECTED,
      PG_CTRL_XSize(9) => PG_CTRL_XSize(9),
      PG_CTRL_XSize(8) => PG_CTRL_XSize(8),
      PG_CTRL_XSize(7) => PG_CTRL_XSize(7),
      PG_CTRL_XSize(6) => PG_CTRL_XSize(6),
      PG_CTRL_XSize(5) => PG_CTRL_XSize(5),
      PG_CTRL_XSize(4) => PG_CTRL_XSize(4),
      PG_CTRL_XSize(3) => PG_CTRL_XSize(3),
      PG_CTRL_XSize(2) => PG_CTRL_XSize(2),
      PG_CTRL_XSize(1) => PG_CTRL_XSize(1),
      PG_CTRL_XSize(0) => PG_CTRL_XSize(0),
      CLINK_CONF_Valid(0) => NLW_CORE_CLINK_CONF_Valid_0_UNCONNECTED,
      CLINK_CONF_FValSize(15) => NLW_CORE_CLINK_CONF_FValSize_15_UNCONNECTED,
      CLINK_CONF_FValSize(14) => NLW_CORE_CLINK_CONF_FValSize_14_UNCONNECTED,
      CLINK_CONF_FValSize(13) => NLW_CORE_CLINK_CONF_FValSize_13_UNCONNECTED,
      CLINK_CONF_FValSize(12) => NLW_CORE_CLINK_CONF_FValSize_12_UNCONNECTED,
      CLINK_CONF_FValSize(11) => NLW_CORE_CLINK_CONF_FValSize_11_UNCONNECTED,
      CLINK_CONF_FValSize(10) => NLW_CORE_CLINK_CONF_FValSize_10_UNCONNECTED,
      CLINK_CONF_FValSize(9) => NLW_CORE_CLINK_CONF_FValSize_9_UNCONNECTED,
      CLINK_CONF_FValSize(8) => NLW_CORE_CLINK_CONF_FValSize_8_UNCONNECTED,
      CLINK_CONF_FValSize(7) => NLW_CORE_CLINK_CONF_FValSize_7_UNCONNECTED,
      CLINK_CONF_FValSize(6) => NLW_CORE_CLINK_CONF_FValSize_6_UNCONNECTED,
      CLINK_CONF_FValSize(5) => NLW_CORE_CLINK_CONF_FValSize_5_UNCONNECTED,
      CLINK_CONF_FValSize(4) => NLW_CORE_CLINK_CONF_FValSize_4_UNCONNECTED,
      CLINK_CONF_FValSize(3) => NLW_CORE_CLINK_CONF_FValSize_3_UNCONNECTED,
      CLINK_CONF_FValSize(2) => NLW_CORE_CLINK_CONF_FValSize_2_UNCONNECTED,
      CLINK_CONF_FValSize(1) => NLW_CORE_CLINK_CONF_FValSize_1_UNCONNECTED,
      CLINK_CONF_FValSize(0) => NLW_CORE_CLINK_CONF_FValSize_0_UNCONNECTED,
      CLINK_CONF_HeaderSize(15) => NLW_CORE_CLINK_CONF_HeaderSize_15_UNCONNECTED,
      CLINK_CONF_HeaderSize(14) => NLW_CORE_CLINK_CONF_HeaderSize_14_UNCONNECTED,
      CLINK_CONF_HeaderSize(13) => NLW_CORE_CLINK_CONF_HeaderSize_13_UNCONNECTED,
      CLINK_CONF_HeaderSize(12) => NLW_CORE_CLINK_CONF_HeaderSize_12_UNCONNECTED,
      CLINK_CONF_HeaderSize(11) => NLW_CORE_CLINK_CONF_HeaderSize_11_UNCONNECTED,
      CLINK_CONF_HeaderSize(10) => NLW_CORE_CLINK_CONF_HeaderSize_10_UNCONNECTED,
      CLINK_CONF_HeaderSize(9) => NLW_CORE_CLINK_CONF_HeaderSize_9_UNCONNECTED,
      CLINK_CONF_HeaderSize(8) => NLW_CORE_CLINK_CONF_HeaderSize_8_UNCONNECTED,
      CLINK_CONF_HeaderSize(7) => NLW_CORE_CLINK_CONF_HeaderSize_7_UNCONNECTED,
      CLINK_CONF_HeaderSize(6) => NLW_CORE_CLINK_CONF_HeaderSize_6_UNCONNECTED,
      CLINK_CONF_HeaderSize(5) => NLW_CORE_CLINK_CONF_HeaderSize_5_UNCONNECTED,
      CLINK_CONF_HeaderSize(4) => NLW_CORE_CLINK_CONF_HeaderSize_4_UNCONNECTED,
      CLINK_CONF_HeaderSize(3) => NLW_CORE_CLINK_CONF_HeaderSize_3_UNCONNECTED,
      CLINK_CONF_HeaderSize(2) => NLW_CORE_CLINK_CONF_HeaderSize_2_UNCONNECTED,
      CLINK_CONF_HeaderSize(1) => NLW_CORE_CLINK_CONF_HeaderSize_1_UNCONNECTED,
      CLINK_CONF_HeaderSize(0) => NLW_CORE_CLINK_CONF_HeaderSize_0_UNCONNECTED,
      PG_CTRL_PayloadSize(23) => PG_CTRL_PayloadSize(23),
      PG_CTRL_PayloadSize(22) => PG_CTRL_PayloadSize(22),
      PG_CTRL_PayloadSize(21) => PG_CTRL_PayloadSize(21),
      PG_CTRL_PayloadSize(20) => PG_CTRL_PayloadSize(20),
      PG_CTRL_PayloadSize(19) => PG_CTRL_PayloadSize(19),
      PG_CTRL_PayloadSize(18) => PG_CTRL_PayloadSize(18),
      PG_CTRL_PayloadSize(17) => PG_CTRL_PayloadSize(17),
      PG_CTRL_PayloadSize(16) => PG_CTRL_PayloadSize(16),
      PG_CTRL_PayloadSize(15) => PG_CTRL_PayloadSize(15),
      PG_CTRL_PayloadSize(14) => PG_CTRL_PayloadSize(14),
      PG_CTRL_PayloadSize(13) => PG_CTRL_PayloadSize(13),
      PG_CTRL_PayloadSize(12) => PG_CTRL_PayloadSize(12),
      PG_CTRL_PayloadSize(11) => PG_CTRL_PayloadSize(11),
      PG_CTRL_PayloadSize(10) => PG_CTRL_PayloadSize(10),
      PG_CTRL_PayloadSize(9) => PG_CTRL_PayloadSize(9),
      PG_CTRL_PayloadSize(8) => PG_CTRL_PayloadSize(8),
      PG_CTRL_PayloadSize(7) => PG_CTRL_PayloadSize(7),
      PG_CTRL_PayloadSize(6) => PG_CTRL_PayloadSize(6),
      PG_CTRL_PayloadSize(5) => PG_CTRL_PayloadSize(5),
      PG_CTRL_PayloadSize(4) => PG_CTRL_PayloadSize(4),
      PG_CTRL_PayloadSize(3) => PG_CTRL_PayloadSize(3),
      PG_CTRL_PayloadSize(2) => PG_CTRL_PayloadSize(2),
      PG_CTRL_PayloadSize(1) => PG_CTRL_PayloadSize(1),
      PG_CTRL_PayloadSize(0) => PG_CTRL_PayloadSize(0),
      CLINK_CONF_LValPause(15) => NLW_CORE_CLINK_CONF_LValPause_15_UNCONNECTED,
      CLINK_CONF_LValPause(14) => NLW_CORE_CLINK_CONF_LValPause_14_UNCONNECTED,
      CLINK_CONF_LValPause(13) => NLW_CORE_CLINK_CONF_LValPause_13_UNCONNECTED,
      CLINK_CONF_LValPause(12) => NLW_CORE_CLINK_CONF_LValPause_12_UNCONNECTED,
      CLINK_CONF_LValPause(11) => NLW_CORE_CLINK_CONF_LValPause_11_UNCONNECTED,
      CLINK_CONF_LValPause(10) => NLW_CORE_CLINK_CONF_LValPause_10_UNCONNECTED,
      CLINK_CONF_LValPause(9) => NLW_CORE_CLINK_CONF_LValPause_9_UNCONNECTED,
      CLINK_CONF_LValPause(8) => NLW_CORE_CLINK_CONF_LValPause_8_UNCONNECTED,
      CLINK_CONF_LValPause(7) => NLW_CORE_CLINK_CONF_LValPause_7_UNCONNECTED,
      CLINK_CONF_LValPause(6) => NLW_CORE_CLINK_CONF_LValPause_6_UNCONNECTED,
      CLINK_CONF_LValPause(5) => NLW_CORE_CLINK_CONF_LValPause_5_UNCONNECTED,
      CLINK_CONF_LValPause(4) => NLW_CORE_CLINK_CONF_LValPause_4_UNCONNECTED,
      CLINK_CONF_LValPause(3) => NLW_CORE_CLINK_CONF_LValPause_3_UNCONNECTED,
      CLINK_CONF_LValPause(2) => NLW_CORE_CLINK_CONF_LValPause_2_UNCONNECTED,
      CLINK_CONF_LValPause(1) => NLW_CORE_CLINK_CONF_LValPause_1_UNCONNECTED,
      CLINK_CONF_LValPause(0) => NLW_CORE_CLINK_CONF_LValPause_0_UNCONNECTED,
      PG_CTRL_FrameType(7) => PG_CTRL_FrameType(7),
      PG_CTRL_FrameType(6) => PG_CTRL_FrameType(6),
      PG_CTRL_FrameType(5) => PG_CTRL_FrameType(5),
      PG_CTRL_FrameType(4) => PG_CTRL_FrameType(4),
      PG_CTRL_FrameType(3) => PG_CTRL_FrameType(3),
      PG_CTRL_FrameType(2) => PG_CTRL_FrameType(2),
      PG_CTRL_FrameType(1) => PG_CTRL_FrameType(1),
      PG_CTRL_FrameType(0) => PG_CTRL_FrameType(0),
      PG_CTRL_YSize(9) => PG_CTRL_YSize(9),
      PG_CTRL_YSize(8) => PG_CTRL_YSize(8),
      PG_CTRL_YSize(7) => PG_CTRL_YSize(7),
      PG_CTRL_YSize(6) => PG_CTRL_YSize(6),
      PG_CTRL_YSize(5) => PG_CTRL_YSize(5),
      PG_CTRL_YSize(4) => PG_CTRL_YSize(4),
      PG_CTRL_YSize(3) => PG_CTRL_YSize(3),
      PG_CTRL_YSize(2) => PG_CTRL_YSize(2),
      PG_CTRL_YSize(1) => PG_CTRL_YSize(1),
      PG_CTRL_YSize(0) => PG_CTRL_YSize(0),
      PG_CTRL_ImagePause(15) => PG_CTRL_ImagePause(15),
      PG_CTRL_ImagePause(14) => PG_CTRL_ImagePause(14),
      PG_CTRL_ImagePause(13) => PG_CTRL_ImagePause(13),
      PG_CTRL_ImagePause(12) => PG_CTRL_ImagePause(12),
      PG_CTRL_ImagePause(11) => PG_CTRL_ImagePause(11),
      PG_CTRL_ImagePause(10) => PG_CTRL_ImagePause(10),
      PG_CTRL_ImagePause(9) => PG_CTRL_ImagePause(9),
      PG_CTRL_ImagePause(8) => PG_CTRL_ImagePause(8),
      PG_CTRL_ImagePause(7) => PG_CTRL_ImagePause(7),
      PG_CTRL_ImagePause(6) => PG_CTRL_ImagePause(6),
      PG_CTRL_ImagePause(5) => PG_CTRL_ImagePause(5),
      PG_CTRL_ImagePause(4) => PG_CTRL_ImagePause(4),
      PG_CTRL_ImagePause(3) => PG_CTRL_ImagePause(3),
      PG_CTRL_ImagePause(2) => PG_CTRL_ImagePause(2),
      PG_CTRL_ImagePause(1) => PG_CTRL_ImagePause(1),
      PG_CTRL_ImagePause(0) => PG_CTRL_ImagePause(0),
      CLINK_CONF_FramesPerCube(15) => NLW_CORE_CLINK_CONF_FramesPerCube_15_UNCONNECTED,
      CLINK_CONF_FramesPerCube(14) => NLW_CORE_CLINK_CONF_FramesPerCube_14_UNCONNECTED,
      CLINK_CONF_FramesPerCube(13) => NLW_CORE_CLINK_CONF_FramesPerCube_13_UNCONNECTED,
      CLINK_CONF_FramesPerCube(12) => NLW_CORE_CLINK_CONF_FramesPerCube_12_UNCONNECTED,
      CLINK_CONF_FramesPerCube(11) => NLW_CORE_CLINK_CONF_FramesPerCube_11_UNCONNECTED,
      CLINK_CONF_FramesPerCube(10) => NLW_CORE_CLINK_CONF_FramesPerCube_10_UNCONNECTED,
      CLINK_CONF_FramesPerCube(9) => NLW_CORE_CLINK_CONF_FramesPerCube_9_UNCONNECTED,
      CLINK_CONF_FramesPerCube(8) => NLW_CORE_CLINK_CONF_FramesPerCube_8_UNCONNECTED,
      CLINK_CONF_FramesPerCube(7) => NLW_CORE_CLINK_CONF_FramesPerCube_7_UNCONNECTED,
      CLINK_CONF_FramesPerCube(6) => NLW_CORE_CLINK_CONF_FramesPerCube_6_UNCONNECTED,
      CLINK_CONF_FramesPerCube(5) => NLW_CORE_CLINK_CONF_FramesPerCube_5_UNCONNECTED,
      CLINK_CONF_FramesPerCube(4) => NLW_CORE_CLINK_CONF_FramesPerCube_4_UNCONNECTED,
      CLINK_CONF_FramesPerCube(3) => NLW_CORE_CLINK_CONF_FramesPerCube_3_UNCONNECTED,
      CLINK_CONF_FramesPerCube(2) => NLW_CORE_CLINK_CONF_FramesPerCube_2_UNCONNECTED,
      CLINK_CONF_FramesPerCube(1) => NLW_CORE_CLINK_CONF_FramesPerCube_1_UNCONNECTED,
      CLINK_CONF_FramesPerCube(0) => NLW_CORE_CLINK_CONF_FramesPerCube_0_UNCONNECTED,
      PG_CTRL_ZSize(23) => PG_CTRL_ZSize(23),
      PG_CTRL_ZSize(22) => PG_CTRL_ZSize(22),
      PG_CTRL_ZSize(21) => PG_CTRL_ZSize(21),
      PG_CTRL_ZSize(20) => PG_CTRL_ZSize(20),
      PG_CTRL_ZSize(19) => PG_CTRL_ZSize(19),
      PG_CTRL_ZSize(18) => PG_CTRL_ZSize(18),
      PG_CTRL_ZSize(17) => PG_CTRL_ZSize(17),
      PG_CTRL_ZSize(16) => PG_CTRL_ZSize(16),
      PG_CTRL_ZSize(15) => PG_CTRL_ZSize(15),
      PG_CTRL_ZSize(14) => PG_CTRL_ZSize(14),
      PG_CTRL_ZSize(13) => PG_CTRL_ZSize(13),
      PG_CTRL_ZSize(12) => PG_CTRL_ZSize(12),
      PG_CTRL_ZSize(11) => PG_CTRL_ZSize(11),
      PG_CTRL_ZSize(10) => PG_CTRL_ZSize(10),
      PG_CTRL_ZSize(9) => PG_CTRL_ZSize(9),
      PG_CTRL_ZSize(8) => PG_CTRL_ZSize(8),
      PG_CTRL_ZSize(7) => PG_CTRL_ZSize(7),
      PG_CTRL_ZSize(6) => PG_CTRL_ZSize(6),
      PG_CTRL_ZSize(5) => PG_CTRL_ZSize(5),
      PG_CTRL_ZSize(4) => PG_CTRL_ZSize(4),
      PG_CTRL_ZSize(3) => PG_CTRL_ZSize(3),
      PG_CTRL_ZSize(2) => PG_CTRL_ZSize(2),
      PG_CTRL_ZSize(1) => PG_CTRL_ZSize(1),
      PG_CTRL_ZSize(0) => PG_CTRL_ZSize(0),
      PG_CTRL_IMGSIZE(19) => PG_CTRL_IMGSIZE(19),
      PG_CTRL_IMGSIZE(18) => PG_CTRL_IMGSIZE(18),
      PG_CTRL_IMGSIZE(17) => PG_CTRL_IMGSIZE(17),
      PG_CTRL_IMGSIZE(16) => PG_CTRL_IMGSIZE(16),
      PG_CTRL_IMGSIZE(15) => PG_CTRL_IMGSIZE(15),
      PG_CTRL_IMGSIZE(14) => PG_CTRL_IMGSIZE(14),
      PG_CTRL_IMGSIZE(13) => PG_CTRL_IMGSIZE(13),
      PG_CTRL_IMGSIZE(12) => PG_CTRL_IMGSIZE(12),
      PG_CTRL_IMGSIZE(11) => PG_CTRL_IMGSIZE(11),
      PG_CTRL_IMGSIZE(10) => PG_CTRL_IMGSIZE(10),
      PG_CTRL_IMGSIZE(9) => PG_CTRL_IMGSIZE(9),
      PG_CTRL_IMGSIZE(8) => PG_CTRL_IMGSIZE(8),
      PG_CTRL_IMGSIZE(7) => PG_CTRL_IMGSIZE(7),
      PG_CTRL_IMGSIZE(6) => PG_CTRL_IMGSIZE(6),
      PG_CTRL_IMGSIZE(5) => PG_CTRL_IMGSIZE(5),
      PG_CTRL_IMGSIZE(4) => PG_CTRL_IMGSIZE(4),
      PG_CTRL_IMGSIZE(3) => PG_CTRL_IMGSIZE(3),
      PG_CTRL_IMGSIZE(2) => PG_CTRL_IMGSIZE(2),
      PG_CTRL_IMGSIZE(1) => PG_CTRL_IMGSIZE(1),
      PG_CTRL_IMGSIZE(0) => PG_CTRL_IMGSIZE(0),
      PG_CTRL_ROM_Z_START(15) => PG_CTRL_ROM_Z_START(15),
      PG_CTRL_ROM_Z_START(14) => PG_CTRL_ROM_Z_START(14),
      PG_CTRL_ROM_Z_START(13) => PG_CTRL_ROM_Z_START(13),
      PG_CTRL_ROM_Z_START(12) => PG_CTRL_ROM_Z_START(12),
      PG_CTRL_ROM_Z_START(11) => PG_CTRL_ROM_Z_START(11),
      PG_CTRL_ROM_Z_START(10) => PG_CTRL_ROM_Z_START(10),
      PG_CTRL_ROM_Z_START(9) => PG_CTRL_ROM_Z_START(9),
      PG_CTRL_ROM_Z_START(8) => PG_CTRL_ROM_Z_START(8),
      PG_CTRL_ROM_Z_START(7) => PG_CTRL_ROM_Z_START(7),
      PG_CTRL_ROM_Z_START(6) => PG_CTRL_ROM_Z_START(6),
      PG_CTRL_ROM_Z_START(5) => PG_CTRL_ROM_Z_START(5),
      PG_CTRL_ROM_Z_START(4) => PG_CTRL_ROM_Z_START(4),
      PG_CTRL_ROM_Z_START(3) => PG_CTRL_ROM_Z_START(3),
      PG_CTRL_ROM_Z_START(2) => PG_CTRL_ROM_Z_START(2),
      PG_CTRL_ROM_Z_START(1) => PG_CTRL_ROM_Z_START(1),
      PG_CTRL_ROM_Z_START(0) => PG_CTRL_ROM_Z_START(0),
      PG_CTRL_DiagSize(15) => PG_CTRL_DiagSize(15),
      PG_CTRL_DiagSize(14) => PG_CTRL_DiagSize(14),
      PG_CTRL_DiagSize(13) => PG_CTRL_DiagSize(13),
      PG_CTRL_DiagSize(12) => PG_CTRL_DiagSize(12),
      PG_CTRL_DiagSize(11) => PG_CTRL_DiagSize(11),
      PG_CTRL_DiagSize(10) => PG_CTRL_DiagSize(10),
      PG_CTRL_DiagSize(9) => PG_CTRL_DiagSize(9),
      PG_CTRL_DiagSize(8) => PG_CTRL_DiagSize(8),
      PG_CTRL_DiagSize(7) => PG_CTRL_DiagSize(7),
      PG_CTRL_DiagSize(6) => PG_CTRL_DiagSize(6),
      PG_CTRL_DiagSize(5) => PG_CTRL_DiagSize(5),
      PG_CTRL_DiagSize(4) => PG_CTRL_DiagSize(4),
      PG_CTRL_DiagSize(3) => PG_CTRL_DiagSize(3),
      PG_CTRL_DiagSize(2) => PG_CTRL_DiagSize(2),
      PG_CTRL_DiagSize(1) => PG_CTRL_DiagSize(1),
      PG_CTRL_DiagSize(0) => PG_CTRL_DiagSize(0),
      CLINK_CONF_HeaderVersion(3) => NLW_CORE_CLINK_CONF_HeaderVersion_3_UNCONNECTED,
      CLINK_CONF_HeaderVersion(2) => NLW_CORE_CLINK_CONF_HeaderVersion_2_UNCONNECTED,
      CLINK_CONF_HeaderVersion(1) => NLW_CORE_CLINK_CONF_HeaderVersion_1_UNCONNECTED,
      CLINK_CONF_HeaderVersion(0) => NLW_CORE_CLINK_CONF_HeaderVersion_0_UNCONNECTED,
      PG_CTRL_TagSize(7) => PG_CTRL_TagSize(7),
      PG_CTRL_TagSize(6) => PG_CTRL_TagSize(6),
      PG_CTRL_TagSize(5) => PG_CTRL_TagSize(5),
      PG_CTRL_TagSize(4) => PG_CTRL_TagSize(4),
      PG_CTRL_TagSize(3) => PG_CTRL_TagSize(3),
      PG_CTRL_TagSize(2) => PG_CTRL_TagSize(2),
      PG_CTRL_TagSize(1) => PG_CTRL_TagSize(1),
      PG_CTRL_TagSize(0) => PG_CTRL_TagSize(0),
      CLINK_CONF_LValSize(15) => NLW_CORE_CLINK_CONF_LValSize_15_UNCONNECTED,
      CLINK_CONF_LValSize(14) => NLW_CORE_CLINK_CONF_LValSize_14_UNCONNECTED,
      CLINK_CONF_LValSize(13) => NLW_CORE_CLINK_CONF_LValSize_13_UNCONNECTED,
      CLINK_CONF_LValSize(12) => NLW_CORE_CLINK_CONF_LValSize_12_UNCONNECTED,
      CLINK_CONF_LValSize(11) => NLW_CORE_CLINK_CONF_LValSize_11_UNCONNECTED,
      CLINK_CONF_LValSize(10) => NLW_CORE_CLINK_CONF_LValSize_10_UNCONNECTED,
      CLINK_CONF_LValSize(9) => NLW_CORE_CLINK_CONF_LValSize_9_UNCONNECTED,
      CLINK_CONF_LValSize(8) => NLW_CORE_CLINK_CONF_LValSize_8_UNCONNECTED,
      CLINK_CONF_LValSize(7) => NLW_CORE_CLINK_CONF_LValSize_7_UNCONNECTED,
      CLINK_CONF_LValSize(6) => NLW_CORE_CLINK_CONF_LValSize_6_UNCONNECTED,
      CLINK_CONF_LValSize(5) => NLW_CORE_CLINK_CONF_LValSize_5_UNCONNECTED,
      CLINK_CONF_LValSize(4) => NLW_CORE_CLINK_CONF_LValSize_4_UNCONNECTED,
      CLINK_CONF_LValSize(3) => NLW_CORE_CLINK_CONF_LValSize_3_UNCONNECTED,
      CLINK_CONF_LValSize(2) => NLW_CORE_CLINK_CONF_LValSize_2_UNCONNECTED,
      CLINK_CONF_LValSize(1) => NLW_CORE_CLINK_CONF_LValSize_1_UNCONNECTED,
      CLINK_CONF_LValSize(0) => NLW_CORE_CLINK_CONF_LValSize_0_UNCONNECTED,
      PG_CTRL_ROM_INIT_INDEX(15) => PG_CTRL_ROM_INIT_INDEX(15),
      PG_CTRL_ROM_INIT_INDEX(14) => PG_CTRL_ROM_INIT_INDEX(14),
      PG_CTRL_ROM_INIT_INDEX(13) => PG_CTRL_ROM_INIT_INDEX(13),
      PG_CTRL_ROM_INIT_INDEX(12) => PG_CTRL_ROM_INIT_INDEX(12),
      PG_CTRL_ROM_INIT_INDEX(11) => PG_CTRL_ROM_INIT_INDEX(11),
      PG_CTRL_ROM_INIT_INDEX(10) => PG_CTRL_ROM_INIT_INDEX(10),
      PG_CTRL_ROM_INIT_INDEX(9) => PG_CTRL_ROM_INIT_INDEX(9),
      PG_CTRL_ROM_INIT_INDEX(8) => PG_CTRL_ROM_INIT_INDEX(8),
      PG_CTRL_ROM_INIT_INDEX(7) => PG_CTRL_ROM_INIT_INDEX(7),
      PG_CTRL_ROM_INIT_INDEX(6) => PG_CTRL_ROM_INIT_INDEX(6),
      PG_CTRL_ROM_INIT_INDEX(5) => PG_CTRL_ROM_INIT_INDEX(5),
      PG_CTRL_ROM_INIT_INDEX(4) => PG_CTRL_ROM_INIT_INDEX(4),
      PG_CTRL_ROM_INIT_INDEX(3) => PG_CTRL_ROM_INIT_INDEX(3),
      PG_CTRL_ROM_INIT_INDEX(2) => PG_CTRL_ROM_INIT_INDEX(2),
      PG_CTRL_ROM_INIT_INDEX(1) => PG_CTRL_ROM_INIT_INDEX(1),
      PG_CTRL_ROM_INIT_INDEX(0) => PG_CTRL_ROM_INIT_INDEX(0),
      RX_LL_MOSI_DREM(1) => NET9167_DREM(1),
      RX_LL_MOSI_DREM(0) => NET9167_DREM(0),
      DP_CONF_ARRAY32(18, 31) => NET9261(18, 31),
      DP_CONF_ARRAY32(18, 30) => NET9261(18, 30),
      DP_CONF_ARRAY32(18, 29) => NET9261(18, 29),
      DP_CONF_ARRAY32(18, 28) => NET9261(18, 28),
      DP_CONF_ARRAY32(18, 27) => NET9261(18, 27),
      DP_CONF_ARRAY32(18, 26) => NET9261(18, 26),
      DP_CONF_ARRAY32(18, 25) => NET9261(18, 25),
      DP_CONF_ARRAY32(18, 24) => NET9261(18, 24),
      DP_CONF_ARRAY32(18, 23) => NET9261(18, 23),
      DP_CONF_ARRAY32(18, 22) => NET9261(18, 22),
      DP_CONF_ARRAY32(18, 21) => NET9261(18, 21),
      DP_CONF_ARRAY32(18, 20) => NET9261(18, 20),
      DP_CONF_ARRAY32(18, 19) => NET9261(18, 19),
      DP_CONF_ARRAY32(18, 18) => NET9261(18, 18),
      DP_CONF_ARRAY32(18, 17) => NET9261(18, 17),
      DP_CONF_ARRAY32(18, 16) => NET9261(18, 16),
      DP_CONF_ARRAY32(18, 15) => NET9261(18, 15),
      DP_CONF_ARRAY32(18, 14) => NET9261(18, 14),
      DP_CONF_ARRAY32(18, 13) => NET9261(18, 13),
      DP_CONF_ARRAY32(18, 12) => NET9261(18, 12),
      DP_CONF_ARRAY32(18, 11) => NET9261(18, 11),
      DP_CONF_ARRAY32(18, 10) => NET9261(18, 10),
      DP_CONF_ARRAY32(18, 9) => NET9261(18, 9),
      DP_CONF_ARRAY32(18, 8) => NET9261(18, 8),
      DP_CONF_ARRAY32(18, 7) => NET9261(18, 7),
      DP_CONF_ARRAY32(18, 6) => NET9261(18, 6),
      DP_CONF_ARRAY32(18, 5) => NET9261(18, 5),
      DP_CONF_ARRAY32(18, 4) => NET9261(18, 4),
      DP_CONF_ARRAY32(18, 3) => NET9261(18, 3),
      DP_CONF_ARRAY32(18, 2) => NET9261(18, 2),
      DP_CONF_ARRAY32(18, 1) => NET9261(18, 1),
      DP_CONF_ARRAY32(18, 0) => NET9261(18, 0),
      DP_CONF_ARRAY32(17, 31) => NET9261(17, 31),
      DP_CONF_ARRAY32(17, 30) => NET9261(17, 30),
      DP_CONF_ARRAY32(17, 29) => NET9261(17, 29),
      DP_CONF_ARRAY32(17, 28) => NET9261(17, 28),
      DP_CONF_ARRAY32(17, 27) => NET9261(17, 27),
      DP_CONF_ARRAY32(17, 26) => NET9261(17, 26),
      DP_CONF_ARRAY32(17, 25) => NET9261(17, 25),
      DP_CONF_ARRAY32(17, 24) => NET9261(17, 24),
      DP_CONF_ARRAY32(17, 23) => NET9261(17, 23),
      DP_CONF_ARRAY32(17, 22) => NET9261(17, 22),
      DP_CONF_ARRAY32(17, 21) => NET9261(17, 21),
      DP_CONF_ARRAY32(17, 20) => NET9261(17, 20),
      DP_CONF_ARRAY32(17, 19) => NET9261(17, 19),
      DP_CONF_ARRAY32(17, 18) => NET9261(17, 18),
      DP_CONF_ARRAY32(17, 17) => NET9261(17, 17),
      DP_CONF_ARRAY32(17, 16) => NET9261(17, 16),
      DP_CONF_ARRAY32(17, 15) => NET9261(17, 15),
      DP_CONF_ARRAY32(17, 14) => NET9261(17, 14),
      DP_CONF_ARRAY32(17, 13) => NET9261(17, 13),
      DP_CONF_ARRAY32(17, 12) => NET9261(17, 12),
      DP_CONF_ARRAY32(17, 11) => NET9261(17, 11),
      DP_CONF_ARRAY32(17, 10) => NET9261(17, 10),
      DP_CONF_ARRAY32(17, 9) => NET9261(17, 9),
      DP_CONF_ARRAY32(17, 8) => NET9261(17, 8),
      DP_CONF_ARRAY32(17, 7) => NET9261(17, 7),
      DP_CONF_ARRAY32(17, 6) => NET9261(17, 6),
      DP_CONF_ARRAY32(17, 5) => NET9261(17, 5),
      DP_CONF_ARRAY32(17, 4) => NET9261(17, 4),
      DP_CONF_ARRAY32(17, 3) => NET9261(17, 3),
      DP_CONF_ARRAY32(17, 2) => NET9261(17, 2),
      DP_CONF_ARRAY32(17, 1) => NET9261(17, 1),
      DP_CONF_ARRAY32(17, 0) => NET9261(17, 0),
      DP_CONF_ARRAY32(16, 31) => NET9261(16, 31),
      DP_CONF_ARRAY32(16, 30) => NET9261(16, 30),
      DP_CONF_ARRAY32(16, 29) => NET9261(16, 29),
      DP_CONF_ARRAY32(16, 28) => NET9261(16, 28),
      DP_CONF_ARRAY32(16, 27) => NET9261(16, 27),
      DP_CONF_ARRAY32(16, 26) => NET9261(16, 26),
      DP_CONF_ARRAY32(16, 25) => NET9261(16, 25),
      DP_CONF_ARRAY32(16, 24) => NET9261(16, 24),
      DP_CONF_ARRAY32(16, 23) => NET9261(16, 23),
      DP_CONF_ARRAY32(16, 22) => NET9261(16, 22),
      DP_CONF_ARRAY32(16, 21) => NET9261(16, 21),
      DP_CONF_ARRAY32(16, 20) => NET9261(16, 20),
      DP_CONF_ARRAY32(16, 19) => NET9261(16, 19),
      DP_CONF_ARRAY32(16, 18) => NET9261(16, 18),
      DP_CONF_ARRAY32(16, 17) => NET9261(16, 17),
      DP_CONF_ARRAY32(16, 16) => NET9261(16, 16),
      DP_CONF_ARRAY32(16, 15) => NET9261(16, 15),
      DP_CONF_ARRAY32(16, 14) => NET9261(16, 14),
      DP_CONF_ARRAY32(16, 13) => NET9261(16, 13),
      DP_CONF_ARRAY32(16, 12) => NET9261(16, 12),
      DP_CONF_ARRAY32(16, 11) => NET9261(16, 11),
      DP_CONF_ARRAY32(16, 10) => NET9261(16, 10),
      DP_CONF_ARRAY32(16, 9) => NET9261(16, 9),
      DP_CONF_ARRAY32(16, 8) => NET9261(16, 8),
      DP_CONF_ARRAY32(16, 7) => NET9261(16, 7),
      DP_CONF_ARRAY32(16, 6) => NET9261(16, 6),
      DP_CONF_ARRAY32(16, 5) => NET9261(16, 5),
      DP_CONF_ARRAY32(16, 4) => NET9261(16, 4),
      DP_CONF_ARRAY32(16, 3) => NET9261(16, 3),
      DP_CONF_ARRAY32(16, 2) => NET9261(16, 2),
      DP_CONF_ARRAY32(16, 1) => NET9261(16, 1),
      DP_CONF_ARRAY32(16, 0) => NET9261(16, 0),
      DP_CONF_ARRAY32(15, 31) => NET9261(15, 31),
      DP_CONF_ARRAY32(15, 30) => NET9261(15, 30),
      DP_CONF_ARRAY32(15, 29) => NET9261(15, 29),
      DP_CONF_ARRAY32(15, 28) => NET9261(15, 28),
      DP_CONF_ARRAY32(15, 27) => NET9261(15, 27),
      DP_CONF_ARRAY32(15, 26) => NET9261(15, 26),
      DP_CONF_ARRAY32(15, 25) => NET9261(15, 25),
      DP_CONF_ARRAY32(15, 24) => NET9261(15, 24),
      DP_CONF_ARRAY32(15, 23) => NET9261(15, 23),
      DP_CONF_ARRAY32(15, 22) => NET9261(15, 22),
      DP_CONF_ARRAY32(15, 21) => NET9261(15, 21),
      DP_CONF_ARRAY32(15, 20) => NET9261(15, 20),
      DP_CONF_ARRAY32(15, 19) => NET9261(15, 19),
      DP_CONF_ARRAY32(15, 18) => NET9261(15, 18),
      DP_CONF_ARRAY32(15, 17) => NET9261(15, 17),
      DP_CONF_ARRAY32(15, 16) => NET9261(15, 16),
      DP_CONF_ARRAY32(15, 15) => NET9261(15, 15),
      DP_CONF_ARRAY32(15, 14) => NET9261(15, 14),
      DP_CONF_ARRAY32(15, 13) => NET9261(15, 13),
      DP_CONF_ARRAY32(15, 12) => NET9261(15, 12),
      DP_CONF_ARRAY32(15, 11) => NET9261(15, 11),
      DP_CONF_ARRAY32(15, 10) => NET9261(15, 10),
      DP_CONF_ARRAY32(15, 9) => NET9261(15, 9),
      DP_CONF_ARRAY32(15, 8) => NET9261(15, 8),
      DP_CONF_ARRAY32(15, 7) => NET9261(15, 7),
      DP_CONF_ARRAY32(15, 6) => NET9261(15, 6),
      DP_CONF_ARRAY32(15, 5) => NET9261(15, 5),
      DP_CONF_ARRAY32(15, 4) => NET9261(15, 4),
      DP_CONF_ARRAY32(15, 3) => NET9261(15, 3),
      DP_CONF_ARRAY32(15, 2) => NET9261(15, 2),
      DP_CONF_ARRAY32(15, 1) => NET9261(15, 1),
      DP_CONF_ARRAY32(15, 0) => NET9261(15, 0),
      DP_CONF_ARRAY32(14, 31) => NET9261(14, 31),
      DP_CONF_ARRAY32(14, 30) => NET9261(14, 30),
      DP_CONF_ARRAY32(14, 29) => NET9261(14, 29),
      DP_CONF_ARRAY32(14, 28) => NET9261(14, 28),
      DP_CONF_ARRAY32(14, 27) => NET9261(14, 27),
      DP_CONF_ARRAY32(14, 26) => NET9261(14, 26),
      DP_CONF_ARRAY32(14, 25) => NET9261(14, 25),
      DP_CONF_ARRAY32(14, 24) => NET9261(14, 24),
      DP_CONF_ARRAY32(14, 23) => NET9261(14, 23),
      DP_CONF_ARRAY32(14, 22) => NET9261(14, 22),
      DP_CONF_ARRAY32(14, 21) => NET9261(14, 21),
      DP_CONF_ARRAY32(14, 20) => NET9261(14, 20),
      DP_CONF_ARRAY32(14, 19) => NET9261(14, 19),
      DP_CONF_ARRAY32(14, 18) => NET9261(14, 18),
      DP_CONF_ARRAY32(14, 17) => NET9261(14, 17),
      DP_CONF_ARRAY32(14, 16) => NET9261(14, 16),
      DP_CONF_ARRAY32(14, 15) => NET9261(14, 15),
      DP_CONF_ARRAY32(14, 14) => NET9261(14, 14),
      DP_CONF_ARRAY32(14, 13) => NET9261(14, 13),
      DP_CONF_ARRAY32(14, 12) => NET9261(14, 12),
      DP_CONF_ARRAY32(14, 11) => NET9261(14, 11),
      DP_CONF_ARRAY32(14, 10) => NET9261(14, 10),
      DP_CONF_ARRAY32(14, 9) => NET9261(14, 9),
      DP_CONF_ARRAY32(14, 8) => NET9261(14, 8),
      DP_CONF_ARRAY32(14, 7) => NET9261(14, 7),
      DP_CONF_ARRAY32(14, 6) => NET9261(14, 6),
      DP_CONF_ARRAY32(14, 5) => NET9261(14, 5),
      DP_CONF_ARRAY32(14, 4) => NET9261(14, 4),
      DP_CONF_ARRAY32(14, 3) => NET9261(14, 3),
      DP_CONF_ARRAY32(14, 2) => NET9261(14, 2),
      DP_CONF_ARRAY32(14, 1) => NET9261(14, 1),
      DP_CONF_ARRAY32(14, 0) => NET9261(14, 0),
      DP_CONF_ARRAY32(13, 31) => NET9261(13, 31),
      DP_CONF_ARRAY32(13, 30) => NET9261(13, 30),
      DP_CONF_ARRAY32(13, 29) => NET9261(13, 29),
      DP_CONF_ARRAY32(13, 28) => NET9261(13, 28),
      DP_CONF_ARRAY32(13, 27) => NET9261(13, 27),
      DP_CONF_ARRAY32(13, 26) => NET9261(13, 26),
      DP_CONF_ARRAY32(13, 25) => NET9261(13, 25),
      DP_CONF_ARRAY32(13, 24) => NET9261(13, 24),
      DP_CONF_ARRAY32(13, 23) => NET9261(13, 23),
      DP_CONF_ARRAY32(13, 22) => NET9261(13, 22),
      DP_CONF_ARRAY32(13, 21) => NET9261(13, 21),
      DP_CONF_ARRAY32(13, 20) => NET9261(13, 20),
      DP_CONF_ARRAY32(13, 19) => NET9261(13, 19),
      DP_CONF_ARRAY32(13, 18) => NET9261(13, 18),
      DP_CONF_ARRAY32(13, 17) => NET9261(13, 17),
      DP_CONF_ARRAY32(13, 16) => NET9261(13, 16),
      DP_CONF_ARRAY32(13, 15) => NET9261(13, 15),
      DP_CONF_ARRAY32(13, 14) => NET9261(13, 14),
      DP_CONF_ARRAY32(13, 13) => NET9261(13, 13),
      DP_CONF_ARRAY32(13, 12) => NET9261(13, 12),
      DP_CONF_ARRAY32(13, 11) => NET9261(13, 11),
      DP_CONF_ARRAY32(13, 10) => NET9261(13, 10),
      DP_CONF_ARRAY32(13, 9) => NET9261(13, 9),
      DP_CONF_ARRAY32(13, 8) => NET9261(13, 8),
      DP_CONF_ARRAY32(13, 7) => NET9261(13, 7),
      DP_CONF_ARRAY32(13, 6) => NET9261(13, 6),
      DP_CONF_ARRAY32(13, 5) => NET9261(13, 5),
      DP_CONF_ARRAY32(13, 4) => NET9261(13, 4),
      DP_CONF_ARRAY32(13, 3) => NET9261(13, 3),
      DP_CONF_ARRAY32(13, 2) => NET9261(13, 2),
      DP_CONF_ARRAY32(13, 1) => NET9261(13, 1),
      DP_CONF_ARRAY32(13, 0) => NET9261(13, 0),
      DP_CONF_ARRAY32(12, 31) => NET9261(12, 31),
      DP_CONF_ARRAY32(12, 30) => NET9261(12, 30),
      DP_CONF_ARRAY32(12, 29) => NET9261(12, 29),
      DP_CONF_ARRAY32(12, 28) => NET9261(12, 28),
      DP_CONF_ARRAY32(12, 27) => NET9261(12, 27),
      DP_CONF_ARRAY32(12, 26) => NET9261(12, 26),
      DP_CONF_ARRAY32(12, 25) => NET9261(12, 25),
      DP_CONF_ARRAY32(12, 24) => NET9261(12, 24),
      DP_CONF_ARRAY32(12, 23) => NET9261(12, 23),
      DP_CONF_ARRAY32(12, 22) => NET9261(12, 22),
      DP_CONF_ARRAY32(12, 21) => NET9261(12, 21),
      DP_CONF_ARRAY32(12, 20) => NET9261(12, 20),
      DP_CONF_ARRAY32(12, 19) => NET9261(12, 19),
      DP_CONF_ARRAY32(12, 18) => NET9261(12, 18),
      DP_CONF_ARRAY32(12, 17) => NET9261(12, 17),
      DP_CONF_ARRAY32(12, 16) => NET9261(12, 16),
      DP_CONF_ARRAY32(12, 15) => NET9261(12, 15),
      DP_CONF_ARRAY32(12, 14) => NET9261(12, 14),
      DP_CONF_ARRAY32(12, 13) => NET9261(12, 13),
      DP_CONF_ARRAY32(12, 12) => NET9261(12, 12),
      DP_CONF_ARRAY32(12, 11) => NET9261(12, 11),
      DP_CONF_ARRAY32(12, 10) => NET9261(12, 10),
      DP_CONF_ARRAY32(12, 9) => NET9261(12, 9),
      DP_CONF_ARRAY32(12, 8) => NET9261(12, 8),
      DP_CONF_ARRAY32(12, 7) => NET9261(12, 7),
      DP_CONF_ARRAY32(12, 6) => NET9261(12, 6),
      DP_CONF_ARRAY32(12, 5) => NET9261(12, 5),
      DP_CONF_ARRAY32(12, 4) => NET9261(12, 4),
      DP_CONF_ARRAY32(12, 3) => NET9261(12, 3),
      DP_CONF_ARRAY32(12, 2) => NET9261(12, 2),
      DP_CONF_ARRAY32(12, 1) => NET9261(12, 1),
      DP_CONF_ARRAY32(12, 0) => NET9261(12, 0),
      DP_CONF_ARRAY32(11, 31) => NET9261(11, 31),
      DP_CONF_ARRAY32(11, 30) => NET9261(11, 30),
      DP_CONF_ARRAY32(11, 29) => NET9261(11, 29),
      DP_CONF_ARRAY32(11, 28) => NET9261(11, 28),
      DP_CONF_ARRAY32(11, 27) => NET9261(11, 27),
      DP_CONF_ARRAY32(11, 26) => NET9261(11, 26),
      DP_CONF_ARRAY32(11, 25) => NET9261(11, 25),
      DP_CONF_ARRAY32(11, 24) => NET9261(11, 24),
      DP_CONF_ARRAY32(11, 23) => NET9261(11, 23),
      DP_CONF_ARRAY32(11, 22) => NET9261(11, 22),
      DP_CONF_ARRAY32(11, 21) => NET9261(11, 21),
      DP_CONF_ARRAY32(11, 20) => NET9261(11, 20),
      DP_CONF_ARRAY32(11, 19) => NET9261(11, 19),
      DP_CONF_ARRAY32(11, 18) => NET9261(11, 18),
      DP_CONF_ARRAY32(11, 17) => NET9261(11, 17),
      DP_CONF_ARRAY32(11, 16) => NET9261(11, 16),
      DP_CONF_ARRAY32(11, 15) => NET9261(11, 15),
      DP_CONF_ARRAY32(11, 14) => NET9261(11, 14),
      DP_CONF_ARRAY32(11, 13) => NET9261(11, 13),
      DP_CONF_ARRAY32(11, 12) => NET9261(11, 12),
      DP_CONF_ARRAY32(11, 11) => NET9261(11, 11),
      DP_CONF_ARRAY32(11, 10) => NET9261(11, 10),
      DP_CONF_ARRAY32(11, 9) => NET9261(11, 9),
      DP_CONF_ARRAY32(11, 8) => NET9261(11, 8),
      DP_CONF_ARRAY32(11, 7) => NET9261(11, 7),
      DP_CONF_ARRAY32(11, 6) => NET9261(11, 6),
      DP_CONF_ARRAY32(11, 5) => NET9261(11, 5),
      DP_CONF_ARRAY32(11, 4) => NET9261(11, 4),
      DP_CONF_ARRAY32(11, 3) => NET9261(11, 3),
      DP_CONF_ARRAY32(11, 2) => NET9261(11, 2),
      DP_CONF_ARRAY32(11, 1) => NET9261(11, 1),
      DP_CONF_ARRAY32(11, 0) => NET9261(11, 0),
      DP_CONF_ARRAY32(10, 31) => NET9261(10, 31),
      DP_CONF_ARRAY32(10, 30) => NET9261(10, 30),
      DP_CONF_ARRAY32(10, 29) => NET9261(10, 29),
      DP_CONF_ARRAY32(10, 28) => NET9261(10, 28),
      DP_CONF_ARRAY32(10, 27) => NET9261(10, 27),
      DP_CONF_ARRAY32(10, 26) => NET9261(10, 26),
      DP_CONF_ARRAY32(10, 25) => NET9261(10, 25),
      DP_CONF_ARRAY32(10, 24) => NET9261(10, 24),
      DP_CONF_ARRAY32(10, 23) => NET9261(10, 23),
      DP_CONF_ARRAY32(10, 22) => NET9261(10, 22),
      DP_CONF_ARRAY32(10, 21) => NET9261(10, 21),
      DP_CONF_ARRAY32(10, 20) => NET9261(10, 20),
      DP_CONF_ARRAY32(10, 19) => NET9261(10, 19),
      DP_CONF_ARRAY32(10, 18) => NET9261(10, 18),
      DP_CONF_ARRAY32(10, 17) => NET9261(10, 17),
      DP_CONF_ARRAY32(10, 16) => NET9261(10, 16),
      DP_CONF_ARRAY32(10, 15) => NET9261(10, 15),
      DP_CONF_ARRAY32(10, 14) => NET9261(10, 14),
      DP_CONF_ARRAY32(10, 13) => NET9261(10, 13),
      DP_CONF_ARRAY32(10, 12) => NET9261(10, 12),
      DP_CONF_ARRAY32(10, 11) => NET9261(10, 11),
      DP_CONF_ARRAY32(10, 10) => NET9261(10, 10),
      DP_CONF_ARRAY32(10, 9) => NET9261(10, 9),
      DP_CONF_ARRAY32(10, 8) => NET9261(10, 8),
      DP_CONF_ARRAY32(10, 7) => NET9261(10, 7),
      DP_CONF_ARRAY32(10, 6) => NET9261(10, 6),
      DP_CONF_ARRAY32(10, 5) => NET9261(10, 5),
      DP_CONF_ARRAY32(10, 4) => NET9261(10, 4),
      DP_CONF_ARRAY32(10, 3) => NET9261(10, 3),
      DP_CONF_ARRAY32(10, 2) => NET9261(10, 2),
      DP_CONF_ARRAY32(10, 1) => NET9261(10, 1),
      DP_CONF_ARRAY32(10, 0) => NET9261(10, 0),
      DP_CONF_ARRAY32(9, 31) => NET9261(9, 31),
      DP_CONF_ARRAY32(9, 30) => NET9261(9, 30),
      DP_CONF_ARRAY32(9, 29) => NET9261(9, 29),
      DP_CONF_ARRAY32(9, 28) => NET9261(9, 28),
      DP_CONF_ARRAY32(9, 27) => NET9261(9, 27),
      DP_CONF_ARRAY32(9, 26) => NET9261(9, 26),
      DP_CONF_ARRAY32(9, 25) => NET9261(9, 25),
      DP_CONF_ARRAY32(9, 24) => NET9261(9, 24),
      DP_CONF_ARRAY32(9, 23) => NET9261(9, 23),
      DP_CONF_ARRAY32(9, 22) => NET9261(9, 22),
      DP_CONF_ARRAY32(9, 21) => NET9261(9, 21),
      DP_CONF_ARRAY32(9, 20) => NET9261(9, 20),
      DP_CONF_ARRAY32(9, 19) => NET9261(9, 19),
      DP_CONF_ARRAY32(9, 18) => NET9261(9, 18),
      DP_CONF_ARRAY32(9, 17) => NET9261(9, 17),
      DP_CONF_ARRAY32(9, 16) => NET9261(9, 16),
      DP_CONF_ARRAY32(9, 15) => NET9261(9, 15),
      DP_CONF_ARRAY32(9, 14) => NET9261(9, 14),
      DP_CONF_ARRAY32(9, 13) => NET9261(9, 13),
      DP_CONF_ARRAY32(9, 12) => NET9261(9, 12),
      DP_CONF_ARRAY32(9, 11) => NET9261(9, 11),
      DP_CONF_ARRAY32(9, 10) => NET9261(9, 10),
      DP_CONF_ARRAY32(9, 9) => NET9261(9, 9),
      DP_CONF_ARRAY32(9, 8) => NET9261(9, 8),
      DP_CONF_ARRAY32(9, 7) => NET9261(9, 7),
      DP_CONF_ARRAY32(9, 6) => NET9261(9, 6),
      DP_CONF_ARRAY32(9, 5) => NET9261(9, 5),
      DP_CONF_ARRAY32(9, 4) => NET9261(9, 4),
      DP_CONF_ARRAY32(9, 3) => NET9261(9, 3),
      DP_CONF_ARRAY32(9, 2) => NET9261(9, 2),
      DP_CONF_ARRAY32(9, 1) => NET9261(9, 1),
      DP_CONF_ARRAY32(9, 0) => NET9261(9, 0),
      DP_CONF_ARRAY32(8, 31) => NET9261(8, 31),
      DP_CONF_ARRAY32(8, 30) => NET9261(8, 30),
      DP_CONF_ARRAY32(8, 29) => NET9261(8, 29),
      DP_CONF_ARRAY32(8, 28) => NET9261(8, 28),
      DP_CONF_ARRAY32(8, 27) => NET9261(8, 27),
      DP_CONF_ARRAY32(8, 26) => NET9261(8, 26),
      DP_CONF_ARRAY32(8, 25) => NET9261(8, 25),
      DP_CONF_ARRAY32(8, 24) => NET9261(8, 24),
      DP_CONF_ARRAY32(8, 23) => NET9261(8, 23),
      DP_CONF_ARRAY32(8, 22) => NET9261(8, 22),
      DP_CONF_ARRAY32(8, 21) => NET9261(8, 21),
      DP_CONF_ARRAY32(8, 20) => NET9261(8, 20),
      DP_CONF_ARRAY32(8, 19) => NET9261(8, 19),
      DP_CONF_ARRAY32(8, 18) => NET9261(8, 18),
      DP_CONF_ARRAY32(8, 17) => NET9261(8, 17),
      DP_CONF_ARRAY32(8, 16) => NET9261(8, 16),
      DP_CONF_ARRAY32(8, 15) => NET9261(8, 15),
      DP_CONF_ARRAY32(8, 14) => NET9261(8, 14),
      DP_CONF_ARRAY32(8, 13) => NET9261(8, 13),
      DP_CONF_ARRAY32(8, 12) => NET9261(8, 12),
      DP_CONF_ARRAY32(8, 11) => NET9261(8, 11),
      DP_CONF_ARRAY32(8, 10) => NET9261(8, 10),
      DP_CONF_ARRAY32(8, 9) => NET9261(8, 9),
      DP_CONF_ARRAY32(8, 8) => NET9261(8, 8),
      DP_CONF_ARRAY32(8, 7) => NET9261(8, 7),
      DP_CONF_ARRAY32(8, 6) => NET9261(8, 6),
      DP_CONF_ARRAY32(8, 5) => NET9261(8, 5),
      DP_CONF_ARRAY32(8, 4) => NET9261(8, 4),
      DP_CONF_ARRAY32(8, 3) => NET9261(8, 3),
      DP_CONF_ARRAY32(8, 2) => NET9261(8, 2),
      DP_CONF_ARRAY32(8, 1) => NET9261(8, 1),
      DP_CONF_ARRAY32(8, 0) => NET9261(8, 0),
      DP_CONF_ARRAY32(7, 31) => NET9261(7, 31),
      DP_CONF_ARRAY32(7, 30) => NET9261(7, 30),
      DP_CONF_ARRAY32(7, 29) => NET9261(7, 29),
      DP_CONF_ARRAY32(7, 28) => NET9261(7, 28),
      DP_CONF_ARRAY32(7, 27) => NET9261(7, 27),
      DP_CONF_ARRAY32(7, 26) => NET9261(7, 26),
      DP_CONF_ARRAY32(7, 25) => NET9261(7, 25),
      DP_CONF_ARRAY32(7, 24) => NET9261(7, 24),
      DP_CONF_ARRAY32(7, 23) => NET9261(7, 23),
      DP_CONF_ARRAY32(7, 22) => NET9261(7, 22),
      DP_CONF_ARRAY32(7, 21) => NET9261(7, 21),
      DP_CONF_ARRAY32(7, 20) => NET9261(7, 20),
      DP_CONF_ARRAY32(7, 19) => NET9261(7, 19),
      DP_CONF_ARRAY32(7, 18) => NET9261(7, 18),
      DP_CONF_ARRAY32(7, 17) => NET9261(7, 17),
      DP_CONF_ARRAY32(7, 16) => NET9261(7, 16),
      DP_CONF_ARRAY32(7, 15) => NET9261(7, 15),
      DP_CONF_ARRAY32(7, 14) => NET9261(7, 14),
      DP_CONF_ARRAY32(7, 13) => NET9261(7, 13),
      DP_CONF_ARRAY32(7, 12) => NET9261(7, 12),
      DP_CONF_ARRAY32(7, 11) => NET9261(7, 11),
      DP_CONF_ARRAY32(7, 10) => NET9261(7, 10),
      DP_CONF_ARRAY32(7, 9) => NET9261(7, 9),
      DP_CONF_ARRAY32(7, 8) => NET9261(7, 8),
      DP_CONF_ARRAY32(7, 7) => NET9261(7, 7),
      DP_CONF_ARRAY32(7, 6) => NET9261(7, 6),
      DP_CONF_ARRAY32(7, 5) => NET9261(7, 5),
      DP_CONF_ARRAY32(7, 4) => NET9261(7, 4),
      DP_CONF_ARRAY32(7, 3) => NET9261(7, 3),
      DP_CONF_ARRAY32(7, 2) => NET9261(7, 2),
      DP_CONF_ARRAY32(7, 1) => NET9261(7, 1),
      DP_CONF_ARRAY32(7, 0) => NET9261(7, 0),
      DP_CONF_ARRAY32(6, 31) => NET9261(6, 31),
      DP_CONF_ARRAY32(6, 30) => NET9261(6, 30),
      DP_CONF_ARRAY32(6, 29) => NET9261(6, 29),
      DP_CONF_ARRAY32(6, 28) => NET9261(6, 28),
      DP_CONF_ARRAY32(6, 27) => NET9261(6, 27),
      DP_CONF_ARRAY32(6, 26) => NET9261(6, 26),
      DP_CONF_ARRAY32(6, 25) => NET9261(6, 25),
      DP_CONF_ARRAY32(6, 24) => NET9261(6, 24),
      DP_CONF_ARRAY32(6, 23) => NET9261(6, 23),
      DP_CONF_ARRAY32(6, 22) => NET9261(6, 22),
      DP_CONF_ARRAY32(6, 21) => NET9261(6, 21),
      DP_CONF_ARRAY32(6, 20) => NET9261(6, 20),
      DP_CONF_ARRAY32(6, 19) => NET9261(6, 19),
      DP_CONF_ARRAY32(6, 18) => NET9261(6, 18),
      DP_CONF_ARRAY32(6, 17) => NET9261(6, 17),
      DP_CONF_ARRAY32(6, 16) => NET9261(6, 16),
      DP_CONF_ARRAY32(6, 15) => NET9261(6, 15),
      DP_CONF_ARRAY32(6, 14) => NET9261(6, 14),
      DP_CONF_ARRAY32(6, 13) => NET9261(6, 13),
      DP_CONF_ARRAY32(6, 12) => NET9261(6, 12),
      DP_CONF_ARRAY32(6, 11) => NET9261(6, 11),
      DP_CONF_ARRAY32(6, 10) => NET9261(6, 10),
      DP_CONF_ARRAY32(6, 9) => NET9261(6, 9),
      DP_CONF_ARRAY32(6, 8) => NET9261(6, 8),
      DP_CONF_ARRAY32(6, 7) => NET9261(6, 7),
      DP_CONF_ARRAY32(6, 6) => NET9261(6, 6),
      DP_CONF_ARRAY32(6, 5) => NET9261(6, 5),
      DP_CONF_ARRAY32(6, 4) => NET9261(6, 4),
      DP_CONF_ARRAY32(6, 3) => NET9261(6, 3),
      DP_CONF_ARRAY32(6, 2) => NET9261(6, 2),
      DP_CONF_ARRAY32(6, 1) => NET9261(6, 1),
      DP_CONF_ARRAY32(6, 0) => NET9261(6, 0),
      DP_CONF_ARRAY32(5, 31) => NET9261(5, 31),
      DP_CONF_ARRAY32(5, 30) => NET9261(5, 30),
      DP_CONF_ARRAY32(5, 29) => NET9261(5, 29),
      DP_CONF_ARRAY32(5, 28) => NET9261(5, 28),
      DP_CONF_ARRAY32(5, 27) => NET9261(5, 27),
      DP_CONF_ARRAY32(5, 26) => NET9261(5, 26),
      DP_CONF_ARRAY32(5, 25) => NET9261(5, 25),
      DP_CONF_ARRAY32(5, 24) => NET9261(5, 24),
      DP_CONF_ARRAY32(5, 23) => NET9261(5, 23),
      DP_CONF_ARRAY32(5, 22) => NET9261(5, 22),
      DP_CONF_ARRAY32(5, 21) => NET9261(5, 21),
      DP_CONF_ARRAY32(5, 20) => NET9261(5, 20),
      DP_CONF_ARRAY32(5, 19) => NET9261(5, 19),
      DP_CONF_ARRAY32(5, 18) => NET9261(5, 18),
      DP_CONF_ARRAY32(5, 17) => NET9261(5, 17),
      DP_CONF_ARRAY32(5, 16) => NET9261(5, 16),
      DP_CONF_ARRAY32(5, 15) => NET9261(5, 15),
      DP_CONF_ARRAY32(5, 14) => NET9261(5, 14),
      DP_CONF_ARRAY32(5, 13) => NET9261(5, 13),
      DP_CONF_ARRAY32(5, 12) => NET9261(5, 12),
      DP_CONF_ARRAY32(5, 11) => NET9261(5, 11),
      DP_CONF_ARRAY32(5, 10) => NET9261(5, 10),
      DP_CONF_ARRAY32(5, 9) => NET9261(5, 9),
      DP_CONF_ARRAY32(5, 8) => NET9261(5, 8),
      DP_CONF_ARRAY32(5, 7) => NET9261(5, 7),
      DP_CONF_ARRAY32(5, 6) => NET9261(5, 6),
      DP_CONF_ARRAY32(5, 5) => NET9261(5, 5),
      DP_CONF_ARRAY32(5, 4) => NET9261(5, 4),
      DP_CONF_ARRAY32(5, 3) => NET9261(5, 3),
      DP_CONF_ARRAY32(5, 2) => NET9261(5, 2),
      DP_CONF_ARRAY32(5, 1) => NET9261(5, 1),
      DP_CONF_ARRAY32(5, 0) => NET9261(5, 0),
      DP_CONF_ARRAY32(4, 31) => NET9261(4, 31),
      DP_CONF_ARRAY32(4, 30) => NET9261(4, 30),
      DP_CONF_ARRAY32(4, 29) => NET9261(4, 29),
      DP_CONF_ARRAY32(4, 28) => NET9261(4, 28),
      DP_CONF_ARRAY32(4, 27) => NET9261(4, 27),
      DP_CONF_ARRAY32(4, 26) => NET9261(4, 26),
      DP_CONF_ARRAY32(4, 25) => NET9261(4, 25),
      DP_CONF_ARRAY32(4, 24) => NET9261(4, 24),
      DP_CONF_ARRAY32(4, 23) => NET9261(4, 23),
      DP_CONF_ARRAY32(4, 22) => NET9261(4, 22),
      DP_CONF_ARRAY32(4, 21) => NET9261(4, 21),
      DP_CONF_ARRAY32(4, 20) => NET9261(4, 20),
      DP_CONF_ARRAY32(4, 19) => NET9261(4, 19),
      DP_CONF_ARRAY32(4, 18) => NET9261(4, 18),
      DP_CONF_ARRAY32(4, 17) => NET9261(4, 17),
      DP_CONF_ARRAY32(4, 16) => NET9261(4, 16),
      DP_CONF_ARRAY32(4, 15) => NET9261(4, 15),
      DP_CONF_ARRAY32(4, 14) => NET9261(4, 14),
      DP_CONF_ARRAY32(4, 13) => NET9261(4, 13),
      DP_CONF_ARRAY32(4, 12) => NET9261(4, 12),
      DP_CONF_ARRAY32(4, 11) => NET9261(4, 11),
      DP_CONF_ARRAY32(4, 10) => NET9261(4, 10),
      DP_CONF_ARRAY32(4, 9) => NET9261(4, 9),
      DP_CONF_ARRAY32(4, 8) => NET9261(4, 8),
      DP_CONF_ARRAY32(4, 7) => NET9261(4, 7),
      DP_CONF_ARRAY32(4, 6) => NET9261(4, 6),
      DP_CONF_ARRAY32(4, 5) => NET9261(4, 5),
      DP_CONF_ARRAY32(4, 4) => NET9261(4, 4),
      DP_CONF_ARRAY32(4, 3) => NET9261(4, 3),
      DP_CONF_ARRAY32(4, 2) => NET9261(4, 2),
      DP_CONF_ARRAY32(4, 1) => NET9261(4, 1),
      DP_CONF_ARRAY32(4, 0) => NET9261(4, 0),
      DP_CONF_ARRAY32(3, 31) => NET9261(3, 31),
      DP_CONF_ARRAY32(3, 30) => NET9261(3, 30),
      DP_CONF_ARRAY32(3, 29) => NET9261(3, 29),
      DP_CONF_ARRAY32(3, 28) => NET9261(3, 28),
      DP_CONF_ARRAY32(3, 27) => NET9261(3, 27),
      DP_CONF_ARRAY32(3, 26) => NET9261(3, 26),
      DP_CONF_ARRAY32(3, 25) => NET9261(3, 25),
      DP_CONF_ARRAY32(3, 24) => NET9261(3, 24),
      DP_CONF_ARRAY32(3, 23) => NET9261(3, 23),
      DP_CONF_ARRAY32(3, 22) => NET9261(3, 22),
      DP_CONF_ARRAY32(3, 21) => NET9261(3, 21),
      DP_CONF_ARRAY32(3, 20) => NET9261(3, 20),
      DP_CONF_ARRAY32(3, 19) => NET9261(3, 19),
      DP_CONF_ARRAY32(3, 18) => NET9261(3, 18),
      DP_CONF_ARRAY32(3, 17) => NET9261(3, 17),
      DP_CONF_ARRAY32(3, 16) => NET9261(3, 16),
      DP_CONF_ARRAY32(3, 15) => NET9261(3, 15),
      DP_CONF_ARRAY32(3, 14) => NET9261(3, 14),
      DP_CONF_ARRAY32(3, 13) => NET9261(3, 13),
      DP_CONF_ARRAY32(3, 12) => NET9261(3, 12),
      DP_CONF_ARRAY32(3, 11) => NET9261(3, 11),
      DP_CONF_ARRAY32(3, 10) => NET9261(3, 10),
      DP_CONF_ARRAY32(3, 9) => NET9261(3, 9),
      DP_CONF_ARRAY32(3, 8) => NET9261(3, 8),
      DP_CONF_ARRAY32(3, 7) => NET9261(3, 7),
      DP_CONF_ARRAY32(3, 6) => NET9261(3, 6),
      DP_CONF_ARRAY32(3, 5) => NET9261(3, 5),
      DP_CONF_ARRAY32(3, 4) => NET9261(3, 4),
      DP_CONF_ARRAY32(3, 3) => NET9261(3, 3),
      DP_CONF_ARRAY32(3, 2) => NET9261(3, 2),
      DP_CONF_ARRAY32(3, 1) => NET9261(3, 1),
      DP_CONF_ARRAY32(3, 0) => NET9261(3, 0),
      DP_CONF_ARRAY32(2, 31) => NET9261(2, 31),
      DP_CONF_ARRAY32(2, 30) => NET9261(2, 30),
      DP_CONF_ARRAY32(2, 29) => NET9261(2, 29),
      DP_CONF_ARRAY32(2, 28) => NET9261(2, 28),
      DP_CONF_ARRAY32(2, 27) => NET9261(2, 27),
      DP_CONF_ARRAY32(2, 26) => NET9261(2, 26),
      DP_CONF_ARRAY32(2, 25) => NET9261(2, 25),
      DP_CONF_ARRAY32(2, 24) => NET9261(2, 24),
      DP_CONF_ARRAY32(2, 23) => NET9261(2, 23),
      DP_CONF_ARRAY32(2, 22) => NET9261(2, 22),
      DP_CONF_ARRAY32(2, 21) => NET9261(2, 21),
      DP_CONF_ARRAY32(2, 20) => NET9261(2, 20),
      DP_CONF_ARRAY32(2, 19) => NET9261(2, 19),
      DP_CONF_ARRAY32(2, 18) => NET9261(2, 18),
      DP_CONF_ARRAY32(2, 17) => NET9261(2, 17),
      DP_CONF_ARRAY32(2, 16) => NET9261(2, 16),
      DP_CONF_ARRAY32(2, 15) => NET9261(2, 15),
      DP_CONF_ARRAY32(2, 14) => NET9261(2, 14),
      DP_CONF_ARRAY32(2, 13) => NET9261(2, 13),
      DP_CONF_ARRAY32(2, 12) => NET9261(2, 12),
      DP_CONF_ARRAY32(2, 11) => NET9261(2, 11),
      DP_CONF_ARRAY32(2, 10) => NET9261(2, 10),
      DP_CONF_ARRAY32(2, 9) => NET9261(2, 9),
      DP_CONF_ARRAY32(2, 8) => NET9261(2, 8),
      DP_CONF_ARRAY32(2, 7) => NET9261(2, 7),
      DP_CONF_ARRAY32(2, 6) => NET9261(2, 6),
      DP_CONF_ARRAY32(2, 5) => NET9261(2, 5),
      DP_CONF_ARRAY32(2, 4) => NET9261(2, 4),
      DP_CONF_ARRAY32(2, 3) => NET9261(2, 3),
      DP_CONF_ARRAY32(2, 2) => NET9261(2, 2),
      DP_CONF_ARRAY32(2, 1) => NET9261(2, 1),
      DP_CONF_ARRAY32(2, 0) => NET9261(2, 0),
      DP_CONF_ARRAY32(1, 31) => NET9261(1, 31),
      DP_CONF_ARRAY32(1, 30) => NET9261(1, 30),
      DP_CONF_ARRAY32(1, 29) => NET9261(1, 29),
      DP_CONF_ARRAY32(1, 28) => NET9261(1, 28),
      DP_CONF_ARRAY32(1, 27) => NET9261(1, 27),
      DP_CONF_ARRAY32(1, 26) => NET9261(1, 26),
      DP_CONF_ARRAY32(1, 25) => NET9261(1, 25),
      DP_CONF_ARRAY32(1, 24) => NET9261(1, 24),
      DP_CONF_ARRAY32(1, 23) => NET9261(1, 23),
      DP_CONF_ARRAY32(1, 22) => NET9261(1, 22),
      DP_CONF_ARRAY32(1, 21) => NET9261(1, 21),
      DP_CONF_ARRAY32(1, 20) => NET9261(1, 20),
      DP_CONF_ARRAY32(1, 19) => NET9261(1, 19),
      DP_CONF_ARRAY32(1, 18) => NET9261(1, 18),
      DP_CONF_ARRAY32(1, 17) => NET9261(1, 17),
      DP_CONF_ARRAY32(1, 16) => NET9261(1, 16),
      DP_CONF_ARRAY32(1, 15) => NET9261(1, 15),
      DP_CONF_ARRAY32(1, 14) => NET9261(1, 14),
      DP_CONF_ARRAY32(1, 13) => NET9261(1, 13),
      DP_CONF_ARRAY32(1, 12) => NET9261(1, 12),
      DP_CONF_ARRAY32(1, 11) => NET9261(1, 11),
      DP_CONF_ARRAY32(1, 10) => NET9261(1, 10),
      DP_CONF_ARRAY32(1, 9) => NET9261(1, 9),
      DP_CONF_ARRAY32(1, 8) => NET9261(1, 8),
      DP_CONF_ARRAY32(1, 7) => NET9261(1, 7),
      DP_CONF_ARRAY32(1, 6) => NET9261(1, 6),
      DP_CONF_ARRAY32(1, 5) => NET9261(1, 5),
      DP_CONF_ARRAY32(1, 4) => NET9261(1, 4),
      DP_CONF_ARRAY32(1, 3) => NET9261(1, 3),
      DP_CONF_ARRAY32(1, 2) => NET9261(1, 2),
      DP_CONF_ARRAY32(1, 1) => NET9261(1, 1),
      DP_CONF_ARRAY32(1, 0) => NET9261(1, 0),
      PG_CTRL_DiagMode(3) => PG_CTRL_DiagMode(3),
      PG_CTRL_DiagMode(2) => PG_CTRL_DiagMode(2),
      PG_CTRL_DiagMode(1) => PG_CTRL_DiagMode(1),
      PG_CTRL_DiagMode(0) => PG_CTRL_DiagMode(0)
    );
  ROM : igm_generator
    port map (
      CLK => CLK,
      TX_MOSI_DVAL => NET9167_DVAL,
      PG_CONFIG_Trig => PG_CTRL_Trig,
      TX_MISO_AFULL => NET9163_AFULL,
      TX_MOSI_SUPPORT_BUSY => NET9167_SUPPORT_BUSY,
      TX_MOSI_SOF => NET9167_SOF,
      TX_MOSI_EOF => NET9167_EOF,
      ARESET => ARESET,
      TX_MISO_BUSY => NET9163_BUSY,
      TX_MOSI_DREM(1) => NET9167_DREM(1),
      TX_MOSI_DREM(0) => NET9167_DREM(0),
      TX_MOSI_DATA(31) => NET9167_DATA(31),
      TX_MOSI_DATA(30) => NET9167_DATA(30),
      TX_MOSI_DATA(29) => NET9167_DATA(29),
      TX_MOSI_DATA(28) => NET9167_DATA(28),
      TX_MOSI_DATA(27) => NET9167_DATA(27),
      TX_MOSI_DATA(26) => NET9167_DATA(26),
      TX_MOSI_DATA(25) => NET9167_DATA(25),
      TX_MOSI_DATA(24) => NET9167_DATA(24),
      TX_MOSI_DATA(23) => NET9167_DATA(23),
      TX_MOSI_DATA(22) => NET9167_DATA(22),
      TX_MOSI_DATA(21) => NET9167_DATA(21),
      TX_MOSI_DATA(20) => NET9167_DATA(20),
      TX_MOSI_DATA(19) => NET9167_DATA(19),
      TX_MOSI_DATA(18) => NET9167_DATA(18),
      TX_MOSI_DATA(17) => NET9167_DATA(17),
      TX_MOSI_DATA(16) => NET9167_DATA(16),
      TX_MOSI_DATA(15) => NET9167_DATA(15),
      TX_MOSI_DATA(14) => NET9167_DATA(14),
      TX_MOSI_DATA(13) => NET9167_DATA(13),
      TX_MOSI_DATA(12) => NET9167_DATA(12),
      TX_MOSI_DATA(11) => NET9167_DATA(11),
      TX_MOSI_DATA(10) => NET9167_DATA(10),
      TX_MOSI_DATA(9) => NET9167_DATA(9),
      TX_MOSI_DATA(8) => NET9167_DATA(8),
      TX_MOSI_DATA(7) => NET9167_DATA(7),
      TX_MOSI_DATA(6) => NET9167_DATA(6),
      TX_MOSI_DATA(5) => NET9167_DATA(5),
      TX_MOSI_DATA(4) => NET9167_DATA(4),
      TX_MOSI_DATA(3) => NET9167_DATA(3),
      TX_MOSI_DATA(2) => NET9167_DATA(2),
      TX_MOSI_DATA(1) => NET9167_DATA(1),
      TX_MOSI_DATA(0) => NET9167_DATA(0),
      PG_CONFIG_PayloadSize(23) => PG_CTRL_PayloadSize(23),
      PG_CONFIG_PayloadSize(22) => PG_CTRL_PayloadSize(22),
      PG_CONFIG_PayloadSize(21) => PG_CTRL_PayloadSize(21),
      PG_CONFIG_PayloadSize(20) => PG_CTRL_PayloadSize(20),
      PG_CONFIG_PayloadSize(19) => PG_CTRL_PayloadSize(19),
      PG_CONFIG_PayloadSize(18) => PG_CTRL_PayloadSize(18),
      PG_CONFIG_PayloadSize(17) => PG_CTRL_PayloadSize(17),
      PG_CONFIG_PayloadSize(16) => PG_CTRL_PayloadSize(16),
      PG_CONFIG_PayloadSize(15) => PG_CTRL_PayloadSize(15),
      PG_CONFIG_PayloadSize(14) => PG_CTRL_PayloadSize(14),
      PG_CONFIG_PayloadSize(13) => PG_CTRL_PayloadSize(13),
      PG_CONFIG_PayloadSize(12) => PG_CTRL_PayloadSize(12),
      PG_CONFIG_PayloadSize(11) => PG_CTRL_PayloadSize(11),
      PG_CONFIG_PayloadSize(10) => PG_CTRL_PayloadSize(10),
      PG_CONFIG_PayloadSize(9) => PG_CTRL_PayloadSize(9),
      PG_CONFIG_PayloadSize(8) => PG_CTRL_PayloadSize(8),
      PG_CONFIG_PayloadSize(7) => PG_CTRL_PayloadSize(7),
      PG_CONFIG_PayloadSize(6) => PG_CTRL_PayloadSize(6),
      PG_CONFIG_PayloadSize(5) => PG_CTRL_PayloadSize(5),
      PG_CONFIG_PayloadSize(4) => PG_CTRL_PayloadSize(4),
      PG_CONFIG_PayloadSize(3) => PG_CTRL_PayloadSize(3),
      PG_CONFIG_PayloadSize(2) => PG_CTRL_PayloadSize(2),
      PG_CONFIG_PayloadSize(1) => PG_CTRL_PayloadSize(1),
      PG_CONFIG_PayloadSize(0) => PG_CTRL_PayloadSize(0),
      PG_CONFIG_ZSize(23) => PG_CTRL_ZSize(23),
      PG_CONFIG_ZSize(22) => PG_CTRL_ZSize(22),
      PG_CONFIG_ZSize(21) => PG_CTRL_ZSize(21),
      PG_CONFIG_ZSize(20) => PG_CTRL_ZSize(20),
      PG_CONFIG_ZSize(19) => PG_CTRL_ZSize(19),
      PG_CONFIG_ZSize(18) => PG_CTRL_ZSize(18),
      PG_CONFIG_ZSize(17) => PG_CTRL_ZSize(17),
      PG_CONFIG_ZSize(16) => PG_CTRL_ZSize(16),
      PG_CONFIG_ZSize(15) => PG_CTRL_ZSize(15),
      PG_CONFIG_ZSize(14) => PG_CTRL_ZSize(14),
      PG_CONFIG_ZSize(13) => PG_CTRL_ZSize(13),
      PG_CONFIG_ZSize(12) => PG_CTRL_ZSize(12),
      PG_CONFIG_ZSize(11) => PG_CTRL_ZSize(11),
      PG_CONFIG_ZSize(10) => PG_CTRL_ZSize(10),
      PG_CONFIG_ZSize(9) => PG_CTRL_ZSize(9),
      PG_CONFIG_ZSize(8) => PG_CTRL_ZSize(8),
      PG_CONFIG_ZSize(7) => PG_CTRL_ZSize(7),
      PG_CONFIG_ZSize(6) => PG_CTRL_ZSize(6),
      PG_CONFIG_ZSize(5) => PG_CTRL_ZSize(5),
      PG_CONFIG_ZSize(4) => PG_CTRL_ZSize(4),
      PG_CONFIG_ZSize(3) => PG_CTRL_ZSize(3),
      PG_CONFIG_ZSize(2) => PG_CTRL_ZSize(2),
      PG_CONFIG_ZSize(1) => PG_CTRL_ZSize(1),
      PG_CONFIG_ZSize(0) => PG_CTRL_ZSize(0),
      PG_CONFIG_ImagePause(15) => PG_CTRL_ImagePause(15),
      PG_CONFIG_ImagePause(14) => PG_CTRL_ImagePause(14),
      PG_CONFIG_ImagePause(13) => PG_CTRL_ImagePause(13),
      PG_CONFIG_ImagePause(12) => PG_CTRL_ImagePause(12),
      PG_CONFIG_ImagePause(11) => PG_CTRL_ImagePause(11),
      PG_CONFIG_ImagePause(10) => PG_CTRL_ImagePause(10),
      PG_CONFIG_ImagePause(9) => PG_CTRL_ImagePause(9),
      PG_CONFIG_ImagePause(8) => PG_CTRL_ImagePause(8),
      PG_CONFIG_ImagePause(7) => PG_CTRL_ImagePause(7),
      PG_CONFIG_ImagePause(6) => PG_CTRL_ImagePause(6),
      PG_CONFIG_ImagePause(5) => PG_CTRL_ImagePause(5),
      PG_CONFIG_ImagePause(4) => PG_CTRL_ImagePause(4),
      PG_CONFIG_ImagePause(3) => PG_CTRL_ImagePause(3),
      PG_CONFIG_ImagePause(2) => PG_CTRL_ImagePause(2),
      PG_CONFIG_ImagePause(1) => PG_CTRL_ImagePause(1),
      PG_CONFIG_ImagePause(0) => PG_CTRL_ImagePause(0),
      PG_CONFIG_FrameType(7) => PG_CTRL_FrameType(7),
      PG_CONFIG_FrameType(6) => PG_CTRL_FrameType(6),
      PG_CONFIG_FrameType(5) => PG_CTRL_FrameType(5),
      PG_CONFIG_FrameType(4) => PG_CTRL_FrameType(4),
      PG_CONFIG_FrameType(3) => PG_CTRL_FrameType(3),
      PG_CONFIG_FrameType(2) => PG_CTRL_FrameType(2),
      PG_CONFIG_FrameType(1) => PG_CTRL_FrameType(1),
      PG_CONFIG_FrameType(0) => PG_CTRL_FrameType(0),
      PG_CONFIG_IMGSIZE(19) => PG_CTRL_IMGSIZE(19),
      PG_CONFIG_IMGSIZE(18) => PG_CTRL_IMGSIZE(18),
      PG_CONFIG_IMGSIZE(17) => PG_CTRL_IMGSIZE(17),
      PG_CONFIG_IMGSIZE(16) => PG_CTRL_IMGSIZE(16),
      PG_CONFIG_IMGSIZE(15) => PG_CTRL_IMGSIZE(15),
      PG_CONFIG_IMGSIZE(14) => PG_CTRL_IMGSIZE(14),
      PG_CONFIG_IMGSIZE(13) => PG_CTRL_IMGSIZE(13),
      PG_CONFIG_IMGSIZE(12) => PG_CTRL_IMGSIZE(12),
      PG_CONFIG_IMGSIZE(11) => PG_CTRL_IMGSIZE(11),
      PG_CONFIG_IMGSIZE(10) => PG_CTRL_IMGSIZE(10),
      PG_CONFIG_IMGSIZE(9) => PG_CTRL_IMGSIZE(9),
      PG_CONFIG_IMGSIZE(8) => PG_CTRL_IMGSIZE(8),
      PG_CONFIG_IMGSIZE(7) => PG_CTRL_IMGSIZE(7),
      PG_CONFIG_IMGSIZE(6) => PG_CTRL_IMGSIZE(6),
      PG_CONFIG_IMGSIZE(5) => PG_CTRL_IMGSIZE(5),
      PG_CONFIG_IMGSIZE(4) => PG_CTRL_IMGSIZE(4),
      PG_CONFIG_IMGSIZE(3) => PG_CTRL_IMGSIZE(3),
      PG_CONFIG_IMGSIZE(2) => PG_CTRL_IMGSIZE(2),
      PG_CONFIG_IMGSIZE(1) => PG_CTRL_IMGSIZE(1),
      PG_CONFIG_IMGSIZE(0) => PG_CTRL_IMGSIZE(0),
      PG_CONFIG_ROM_Z_START(15) => PG_CTRL_ROM_Z_START(15),
      PG_CONFIG_ROM_Z_START(14) => PG_CTRL_ROM_Z_START(14),
      PG_CONFIG_ROM_Z_START(13) => PG_CTRL_ROM_Z_START(13),
      PG_CONFIG_ROM_Z_START(12) => PG_CTRL_ROM_Z_START(12),
      PG_CONFIG_ROM_Z_START(11) => PG_CTRL_ROM_Z_START(11),
      PG_CONFIG_ROM_Z_START(10) => PG_CTRL_ROM_Z_START(10),
      PG_CONFIG_ROM_Z_START(9) => PG_CTRL_ROM_Z_START(9),
      PG_CONFIG_ROM_Z_START(8) => PG_CTRL_ROM_Z_START(8),
      PG_CONFIG_ROM_Z_START(7) => PG_CTRL_ROM_Z_START(7),
      PG_CONFIG_ROM_Z_START(6) => PG_CTRL_ROM_Z_START(6),
      PG_CONFIG_ROM_Z_START(5) => PG_CTRL_ROM_Z_START(5),
      PG_CONFIG_ROM_Z_START(4) => PG_CTRL_ROM_Z_START(4),
      PG_CONFIG_ROM_Z_START(3) => PG_CTRL_ROM_Z_START(3),
      PG_CONFIG_ROM_Z_START(2) => PG_CTRL_ROM_Z_START(2),
      PG_CONFIG_ROM_Z_START(1) => PG_CTRL_ROM_Z_START(1),
      PG_CONFIG_ROM_Z_START(0) => PG_CTRL_ROM_Z_START(0),
      PG_CONFIG_TagSize(7) => PG_CTRL_TagSize(7),
      PG_CONFIG_TagSize(6) => PG_CTRL_TagSize(6),
      PG_CONFIG_TagSize(5) => PG_CTRL_TagSize(5),
      PG_CONFIG_TagSize(4) => PG_CTRL_TagSize(4),
      PG_CONFIG_TagSize(3) => PG_CTRL_TagSize(3),
      PG_CONFIG_TagSize(2) => PG_CTRL_TagSize(2),
      PG_CONFIG_TagSize(1) => PG_CTRL_TagSize(1),
      PG_CONFIG_TagSize(0) => PG_CTRL_TagSize(0),
      PG_CONFIG_XSize(9) => PG_CTRL_XSize(9),
      PG_CONFIG_XSize(8) => PG_CTRL_XSize(8),
      PG_CONFIG_XSize(7) => PG_CTRL_XSize(7),
      PG_CONFIG_XSize(6) => PG_CTRL_XSize(6),
      PG_CONFIG_XSize(5) => PG_CTRL_XSize(5),
      PG_CONFIG_XSize(4) => PG_CTRL_XSize(4),
      PG_CONFIG_XSize(3) => PG_CTRL_XSize(3),
      PG_CONFIG_XSize(2) => PG_CTRL_XSize(2),
      PG_CONFIG_XSize(1) => PG_CTRL_XSize(1),
      PG_CONFIG_XSize(0) => PG_CTRL_XSize(0),
      PG_CONFIG_DiagSize(15) => PG_CTRL_DiagSize(15),
      PG_CONFIG_DiagSize(14) => PG_CTRL_DiagSize(14),
      PG_CONFIG_DiagSize(13) => PG_CTRL_DiagSize(13),
      PG_CONFIG_DiagSize(12) => PG_CTRL_DiagSize(12),
      PG_CONFIG_DiagSize(11) => PG_CTRL_DiagSize(11),
      PG_CONFIG_DiagSize(10) => PG_CTRL_DiagSize(10),
      PG_CONFIG_DiagSize(9) => PG_CTRL_DiagSize(9),
      PG_CONFIG_DiagSize(8) => PG_CTRL_DiagSize(8),
      PG_CONFIG_DiagSize(7) => PG_CTRL_DiagSize(7),
      PG_CONFIG_DiagSize(6) => PG_CTRL_DiagSize(6),
      PG_CONFIG_DiagSize(5) => PG_CTRL_DiagSize(5),
      PG_CONFIG_DiagSize(4) => PG_CTRL_DiagSize(4),
      PG_CONFIG_DiagSize(3) => PG_CTRL_DiagSize(3),
      PG_CONFIG_DiagSize(2) => PG_CTRL_DiagSize(2),
      PG_CONFIG_DiagSize(1) => PG_CTRL_DiagSize(1),
      PG_CONFIG_DiagSize(0) => PG_CTRL_DiagSize(0),
      PG_CONFIG_YSize(9) => PG_CTRL_YSize(9),
      PG_CONFIG_YSize(8) => PG_CTRL_YSize(8),
      PG_CONFIG_YSize(7) => PG_CTRL_YSize(7),
      PG_CONFIG_YSize(6) => PG_CTRL_YSize(6),
      PG_CONFIG_YSize(5) => PG_CTRL_YSize(5),
      PG_CONFIG_YSize(4) => PG_CTRL_YSize(4),
      PG_CONFIG_YSize(3) => PG_CTRL_YSize(3),
      PG_CONFIG_YSize(2) => PG_CTRL_YSize(2),
      PG_CONFIG_YSize(1) => PG_CTRL_YSize(1),
      PG_CONFIG_YSize(0) => PG_CTRL_YSize(0),
      PG_CONFIG_ROM_INIT_INDEX(15) => PG_CTRL_ROM_INIT_INDEX(15),
      PG_CONFIG_ROM_INIT_INDEX(14) => PG_CTRL_ROM_INIT_INDEX(14),
      PG_CONFIG_ROM_INIT_INDEX(13) => PG_CTRL_ROM_INIT_INDEX(13),
      PG_CONFIG_ROM_INIT_INDEX(12) => PG_CTRL_ROM_INIT_INDEX(12),
      PG_CONFIG_ROM_INIT_INDEX(11) => PG_CTRL_ROM_INIT_INDEX(11),
      PG_CONFIG_ROM_INIT_INDEX(10) => PG_CTRL_ROM_INIT_INDEX(10),
      PG_CONFIG_ROM_INIT_INDEX(9) => PG_CTRL_ROM_INIT_INDEX(9),
      PG_CONFIG_ROM_INIT_INDEX(8) => PG_CTRL_ROM_INIT_INDEX(8),
      PG_CONFIG_ROM_INIT_INDEX(7) => PG_CTRL_ROM_INIT_INDEX(7),
      PG_CONFIG_ROM_INIT_INDEX(6) => PG_CTRL_ROM_INIT_INDEX(6),
      PG_CONFIG_ROM_INIT_INDEX(5) => PG_CTRL_ROM_INIT_INDEX(5),
      PG_CONFIG_ROM_INIT_INDEX(4) => PG_CTRL_ROM_INIT_INDEX(4),
      PG_CONFIG_ROM_INIT_INDEX(3) => PG_CTRL_ROM_INIT_INDEX(3),
      PG_CONFIG_ROM_INIT_INDEX(2) => PG_CTRL_ROM_INIT_INDEX(2),
      PG_CONFIG_ROM_INIT_INDEX(1) => PG_CTRL_ROM_INIT_INDEX(1),
      PG_CONFIG_ROM_INIT_INDEX(0) => PG_CTRL_ROM_INIT_INDEX(0),
      PG_CONFIG_DiagMode(3) => PG_CTRL_DiagMode(3),
      PG_CONFIG_DiagMode(2) => PG_CTRL_DiagMode(2),
      PG_CONFIG_DiagMode(1) => PG_CTRL_DiagMode(1),
      PG_CONFIG_DiagMode(0) => PG_CTRL_DiagMode(0)
    );
  WB : PatGen_WB_interface
    port map (
      FPGA_ID => FPGA_ID,
      CLK => CLK,
      KERNEL_DONE => NET219,
      DONE => NLW_WB_DONE_UNCONNECTED,
      ARESET => ARESET,
      PG_CTRL_Trig => PG_CTRL_Trig,
      WB_MOSI_WE => WB_MOSI_WE,
      WB_MISO_ACK => WB_MISO_ACK,
      WB_MOSI_STB => WB_MOSI_STB,
      WB_MOSI_CYC => WB_MOSI_CYC,
      ODD_EVENn => NET378,
      PG_CTRL_XSize(9) => PG_CTRL_XSize(9),
      PG_CTRL_XSize(8) => PG_CTRL_XSize(8),
      PG_CTRL_XSize(7) => PG_CTRL_XSize(7),
      PG_CTRL_XSize(6) => PG_CTRL_XSize(6),
      PG_CTRL_XSize(5) => PG_CTRL_XSize(5),
      PG_CTRL_XSize(4) => PG_CTRL_XSize(4),
      PG_CTRL_XSize(3) => PG_CTRL_XSize(3),
      PG_CTRL_XSize(2) => PG_CTRL_XSize(2),
      PG_CTRL_XSize(1) => PG_CTRL_XSize(1),
      PG_CTRL_XSize(0) => PG_CTRL_XSize(0),
      PG_CTRL_PayloadSize(23) => PG_CTRL_PayloadSize(23),
      PG_CTRL_PayloadSize(22) => PG_CTRL_PayloadSize(22),
      PG_CTRL_PayloadSize(21) => PG_CTRL_PayloadSize(21),
      PG_CTRL_PayloadSize(20) => PG_CTRL_PayloadSize(20),
      PG_CTRL_PayloadSize(19) => PG_CTRL_PayloadSize(19),
      PG_CTRL_PayloadSize(18) => PG_CTRL_PayloadSize(18),
      PG_CTRL_PayloadSize(17) => PG_CTRL_PayloadSize(17),
      PG_CTRL_PayloadSize(16) => PG_CTRL_PayloadSize(16),
      PG_CTRL_PayloadSize(15) => PG_CTRL_PayloadSize(15),
      PG_CTRL_PayloadSize(14) => PG_CTRL_PayloadSize(14),
      PG_CTRL_PayloadSize(13) => PG_CTRL_PayloadSize(13),
      PG_CTRL_PayloadSize(12) => PG_CTRL_PayloadSize(12),
      PG_CTRL_PayloadSize(11) => PG_CTRL_PayloadSize(11),
      PG_CTRL_PayloadSize(10) => PG_CTRL_PayloadSize(10),
      PG_CTRL_PayloadSize(9) => PG_CTRL_PayloadSize(9),
      PG_CTRL_PayloadSize(8) => PG_CTRL_PayloadSize(8),
      PG_CTRL_PayloadSize(7) => PG_CTRL_PayloadSize(7),
      PG_CTRL_PayloadSize(6) => PG_CTRL_PayloadSize(6),
      PG_CTRL_PayloadSize(5) => PG_CTRL_PayloadSize(5),
      PG_CTRL_PayloadSize(4) => PG_CTRL_PayloadSize(4),
      PG_CTRL_PayloadSize(3) => PG_CTRL_PayloadSize(3),
      PG_CTRL_PayloadSize(2) => PG_CTRL_PayloadSize(2),
      PG_CTRL_PayloadSize(1) => PG_CTRL_PayloadSize(1),
      PG_CTRL_PayloadSize(0) => PG_CTRL_PayloadSize(0),
      WB_MISO_DAT(15) => WB_MISO_DAT(15),
      WB_MISO_DAT(14) => WB_MISO_DAT(14),
      WB_MISO_DAT(13) => WB_MISO_DAT(13),
      WB_MISO_DAT(12) => WB_MISO_DAT(12),
      WB_MISO_DAT(11) => WB_MISO_DAT(11),
      WB_MISO_DAT(10) => WB_MISO_DAT(10),
      WB_MISO_DAT(9) => WB_MISO_DAT(9),
      WB_MISO_DAT(8) => WB_MISO_DAT(8),
      WB_MISO_DAT(7) => WB_MISO_DAT(7),
      WB_MISO_DAT(6) => WB_MISO_DAT(6),
      WB_MISO_DAT(5) => WB_MISO_DAT(5),
      WB_MISO_DAT(4) => WB_MISO_DAT(4),
      WB_MISO_DAT(3) => WB_MISO_DAT(3),
      WB_MISO_DAT(2) => WB_MISO_DAT(2),
      WB_MISO_DAT(1) => WB_MISO_DAT(1),
      WB_MISO_DAT(0) => WB_MISO_DAT(0),
      PG_CTRL_FrameType(7) => PG_CTRL_FrameType(7),
      PG_CTRL_FrameType(6) => PG_CTRL_FrameType(6),
      PG_CTRL_FrameType(5) => PG_CTRL_FrameType(5),
      PG_CTRL_FrameType(4) => PG_CTRL_FrameType(4),
      PG_CTRL_FrameType(3) => PG_CTRL_FrameType(3),
      PG_CTRL_FrameType(2) => PG_CTRL_FrameType(2),
      PG_CTRL_FrameType(1) => PG_CTRL_FrameType(1),
      PG_CTRL_FrameType(0) => PG_CTRL_FrameType(0),
      PG_CTRL_YSize(9) => PG_CTRL_YSize(9),
      PG_CTRL_YSize(8) => PG_CTRL_YSize(8),
      PG_CTRL_YSize(7) => PG_CTRL_YSize(7),
      PG_CTRL_YSize(6) => PG_CTRL_YSize(6),
      PG_CTRL_YSize(5) => PG_CTRL_YSize(5),
      PG_CTRL_YSize(4) => PG_CTRL_YSize(4),
      PG_CTRL_YSize(3) => PG_CTRL_YSize(3),
      PG_CTRL_YSize(2) => PG_CTRL_YSize(2),
      PG_CTRL_YSize(1) => PG_CTRL_YSize(1),
      PG_CTRL_YSize(0) => PG_CTRL_YSize(0),
      PG_CTRL_ImagePause(15) => PG_CTRL_ImagePause(15),
      PG_CTRL_ImagePause(14) => PG_CTRL_ImagePause(14),
      PG_CTRL_ImagePause(13) => PG_CTRL_ImagePause(13),
      PG_CTRL_ImagePause(12) => PG_CTRL_ImagePause(12),
      PG_CTRL_ImagePause(11) => PG_CTRL_ImagePause(11),
      PG_CTRL_ImagePause(10) => PG_CTRL_ImagePause(10),
      PG_CTRL_ImagePause(9) => PG_CTRL_ImagePause(9),
      PG_CTRL_ImagePause(8) => PG_CTRL_ImagePause(8),
      PG_CTRL_ImagePause(7) => PG_CTRL_ImagePause(7),
      PG_CTRL_ImagePause(6) => PG_CTRL_ImagePause(6),
      PG_CTRL_ImagePause(5) => PG_CTRL_ImagePause(5),
      PG_CTRL_ImagePause(4) => PG_CTRL_ImagePause(4),
      PG_CTRL_ImagePause(3) => PG_CTRL_ImagePause(3),
      PG_CTRL_ImagePause(2) => PG_CTRL_ImagePause(2),
      PG_CTRL_ImagePause(1) => PG_CTRL_ImagePause(1),
      PG_CTRL_ImagePause(0) => PG_CTRL_ImagePause(0),
      PG_CTRL_ZSize(23) => PG_CTRL_ZSize(23),
      PG_CTRL_ZSize(22) => PG_CTRL_ZSize(22),
      PG_CTRL_ZSize(21) => PG_CTRL_ZSize(21),
      PG_CTRL_ZSize(20) => PG_CTRL_ZSize(20),
      PG_CTRL_ZSize(19) => PG_CTRL_ZSize(19),
      PG_CTRL_ZSize(18) => PG_CTRL_ZSize(18),
      PG_CTRL_ZSize(17) => PG_CTRL_ZSize(17),
      PG_CTRL_ZSize(16) => PG_CTRL_ZSize(16),
      PG_CTRL_ZSize(15) => PG_CTRL_ZSize(15),
      PG_CTRL_ZSize(14) => PG_CTRL_ZSize(14),
      PG_CTRL_ZSize(13) => PG_CTRL_ZSize(13),
      PG_CTRL_ZSize(12) => PG_CTRL_ZSize(12),
      PG_CTRL_ZSize(11) => PG_CTRL_ZSize(11),
      PG_CTRL_ZSize(10) => PG_CTRL_ZSize(10),
      PG_CTRL_ZSize(9) => PG_CTRL_ZSize(9),
      PG_CTRL_ZSize(8) => PG_CTRL_ZSize(8),
      PG_CTRL_ZSize(7) => PG_CTRL_ZSize(7),
      PG_CTRL_ZSize(6) => PG_CTRL_ZSize(6),
      PG_CTRL_ZSize(5) => PG_CTRL_ZSize(5),
      PG_CTRL_ZSize(4) => PG_CTRL_ZSize(4),
      PG_CTRL_ZSize(3) => PG_CTRL_ZSize(3),
      PG_CTRL_ZSize(2) => PG_CTRL_ZSize(2),
      PG_CTRL_ZSize(1) => PG_CTRL_ZSize(1),
      PG_CTRL_ZSize(0) => PG_CTRL_ZSize(0),
      PG_CTRL_IMGSIZE(19) => PG_CTRL_IMGSIZE(19),
      PG_CTRL_IMGSIZE(18) => PG_CTRL_IMGSIZE(18),
      PG_CTRL_IMGSIZE(17) => PG_CTRL_IMGSIZE(17),
      PG_CTRL_IMGSIZE(16) => PG_CTRL_IMGSIZE(16),
      PG_CTRL_IMGSIZE(15) => PG_CTRL_IMGSIZE(15),
      PG_CTRL_IMGSIZE(14) => PG_CTRL_IMGSIZE(14),
      PG_CTRL_IMGSIZE(13) => PG_CTRL_IMGSIZE(13),
      PG_CTRL_IMGSIZE(12) => PG_CTRL_IMGSIZE(12),
      PG_CTRL_IMGSIZE(11) => PG_CTRL_IMGSIZE(11),
      PG_CTRL_IMGSIZE(10) => PG_CTRL_IMGSIZE(10),
      PG_CTRL_IMGSIZE(9) => PG_CTRL_IMGSIZE(9),
      PG_CTRL_IMGSIZE(8) => PG_CTRL_IMGSIZE(8),
      PG_CTRL_IMGSIZE(7) => PG_CTRL_IMGSIZE(7),
      PG_CTRL_IMGSIZE(6) => PG_CTRL_IMGSIZE(6),
      PG_CTRL_IMGSIZE(5) => PG_CTRL_IMGSIZE(5),
      PG_CTRL_IMGSIZE(4) => PG_CTRL_IMGSIZE(4),
      PG_CTRL_IMGSIZE(3) => PG_CTRL_IMGSIZE(3),
      PG_CTRL_IMGSIZE(2) => PG_CTRL_IMGSIZE(2),
      PG_CTRL_IMGSIZE(1) => PG_CTRL_IMGSIZE(1),
      PG_CTRL_IMGSIZE(0) => PG_CTRL_IMGSIZE(0),
      PG_CTRL_ROM_Z_START(15) => PG_CTRL_ROM_Z_START(15),
      PG_CTRL_ROM_Z_START(14) => PG_CTRL_ROM_Z_START(14),
      PG_CTRL_ROM_Z_START(13) => PG_CTRL_ROM_Z_START(13),
      PG_CTRL_ROM_Z_START(12) => PG_CTRL_ROM_Z_START(12),
      PG_CTRL_ROM_Z_START(11) => PG_CTRL_ROM_Z_START(11),
      PG_CTRL_ROM_Z_START(10) => PG_CTRL_ROM_Z_START(10),
      PG_CTRL_ROM_Z_START(9) => PG_CTRL_ROM_Z_START(9),
      PG_CTRL_ROM_Z_START(8) => PG_CTRL_ROM_Z_START(8),
      PG_CTRL_ROM_Z_START(7) => PG_CTRL_ROM_Z_START(7),
      PG_CTRL_ROM_Z_START(6) => PG_CTRL_ROM_Z_START(6),
      PG_CTRL_ROM_Z_START(5) => PG_CTRL_ROM_Z_START(5),
      PG_CTRL_ROM_Z_START(4) => PG_CTRL_ROM_Z_START(4),
      PG_CTRL_ROM_Z_START(3) => PG_CTRL_ROM_Z_START(3),
      PG_CTRL_ROM_Z_START(2) => PG_CTRL_ROM_Z_START(2),
      PG_CTRL_ROM_Z_START(1) => PG_CTRL_ROM_Z_START(1),
      PG_CTRL_ROM_Z_START(0) => PG_CTRL_ROM_Z_START(0),
      PG_CTRL_DiagSize(15) => PG_CTRL_DiagSize(15),
      PG_CTRL_DiagSize(14) => PG_CTRL_DiagSize(14),
      PG_CTRL_DiagSize(13) => PG_CTRL_DiagSize(13),
      PG_CTRL_DiagSize(12) => PG_CTRL_DiagSize(12),
      PG_CTRL_DiagSize(11) => PG_CTRL_DiagSize(11),
      PG_CTRL_DiagSize(10) => PG_CTRL_DiagSize(10),
      PG_CTRL_DiagSize(9) => PG_CTRL_DiagSize(9),
      PG_CTRL_DiagSize(8) => PG_CTRL_DiagSize(8),
      PG_CTRL_DiagSize(7) => PG_CTRL_DiagSize(7),
      PG_CTRL_DiagSize(6) => PG_CTRL_DiagSize(6),
      PG_CTRL_DiagSize(5) => PG_CTRL_DiagSize(5),
      PG_CTRL_DiagSize(4) => PG_CTRL_DiagSize(4),
      PG_CTRL_DiagSize(3) => PG_CTRL_DiagSize(3),
      PG_CTRL_DiagSize(2) => PG_CTRL_DiagSize(2),
      PG_CTRL_DiagSize(1) => PG_CTRL_DiagSize(1),
      PG_CTRL_DiagSize(0) => PG_CTRL_DiagSize(0),
      PG_CTRL_TagSize(7) => PG_CTRL_TagSize(7),
      PG_CTRL_TagSize(6) => PG_CTRL_TagSize(6),
      PG_CTRL_TagSize(5) => PG_CTRL_TagSize(5),
      PG_CTRL_TagSize(4) => PG_CTRL_TagSize(4),
      PG_CTRL_TagSize(3) => PG_CTRL_TagSize(3),
      PG_CTRL_TagSize(2) => PG_CTRL_TagSize(2),
      PG_CTRL_TagSize(1) => PG_CTRL_TagSize(1),
      PG_CTRL_TagSize(0) => PG_CTRL_TagSize(0),
      PG_CTRL_ROM_INIT_INDEX(15) => PG_CTRL_ROM_INIT_INDEX(15),
      PG_CTRL_ROM_INIT_INDEX(14) => PG_CTRL_ROM_INIT_INDEX(14),
      PG_CTRL_ROM_INIT_INDEX(13) => PG_CTRL_ROM_INIT_INDEX(13),
      PG_CTRL_ROM_INIT_INDEX(12) => PG_CTRL_ROM_INIT_INDEX(12),
      PG_CTRL_ROM_INIT_INDEX(11) => PG_CTRL_ROM_INIT_INDEX(11),
      PG_CTRL_ROM_INIT_INDEX(10) => PG_CTRL_ROM_INIT_INDEX(10),
      PG_CTRL_ROM_INIT_INDEX(9) => PG_CTRL_ROM_INIT_INDEX(9),
      PG_CTRL_ROM_INIT_INDEX(8) => PG_CTRL_ROM_INIT_INDEX(8),
      PG_CTRL_ROM_INIT_INDEX(7) => PG_CTRL_ROM_INIT_INDEX(7),
      PG_CTRL_ROM_INIT_INDEX(6) => PG_CTRL_ROM_INIT_INDEX(6),
      PG_CTRL_ROM_INIT_INDEX(5) => PG_CTRL_ROM_INIT_INDEX(5),
      PG_CTRL_ROM_INIT_INDEX(4) => PG_CTRL_ROM_INIT_INDEX(4),
      PG_CTRL_ROM_INIT_INDEX(3) => PG_CTRL_ROM_INIT_INDEX(3),
      PG_CTRL_ROM_INIT_INDEX(2) => PG_CTRL_ROM_INIT_INDEX(2),
      PG_CTRL_ROM_INIT_INDEX(1) => PG_CTRL_ROM_INIT_INDEX(1),
      PG_CTRL_ROM_INIT_INDEX(0) => PG_CTRL_ROM_INIT_INDEX(0),
      DP_CONF_ARRAY32(18, 31) => NET9261(18, 31),
      DP_CONF_ARRAY32(18, 30) => NET9261(18, 30),
      DP_CONF_ARRAY32(18, 29) => NET9261(18, 29),
      DP_CONF_ARRAY32(18, 28) => NET9261(18, 28),
      DP_CONF_ARRAY32(18, 27) => NET9261(18, 27),
      DP_CONF_ARRAY32(18, 26) => NET9261(18, 26),
      DP_CONF_ARRAY32(18, 25) => NET9261(18, 25),
      DP_CONF_ARRAY32(18, 24) => NET9261(18, 24),
      DP_CONF_ARRAY32(18, 23) => NET9261(18, 23),
      DP_CONF_ARRAY32(18, 22) => NET9261(18, 22),
      DP_CONF_ARRAY32(18, 21) => NET9261(18, 21),
      DP_CONF_ARRAY32(18, 20) => NET9261(18, 20),
      DP_CONF_ARRAY32(18, 19) => NET9261(18, 19),
      DP_CONF_ARRAY32(18, 18) => NET9261(18, 18),
      DP_CONF_ARRAY32(18, 17) => NET9261(18, 17),
      DP_CONF_ARRAY32(18, 16) => NET9261(18, 16),
      DP_CONF_ARRAY32(18, 15) => NET9261(18, 15),
      DP_CONF_ARRAY32(18, 14) => NET9261(18, 14),
      DP_CONF_ARRAY32(18, 13) => NET9261(18, 13),
      DP_CONF_ARRAY32(18, 12) => NET9261(18, 12),
      DP_CONF_ARRAY32(18, 11) => NET9261(18, 11),
      DP_CONF_ARRAY32(18, 10) => NET9261(18, 10),
      DP_CONF_ARRAY32(18, 9) => NET9261(18, 9),
      DP_CONF_ARRAY32(18, 8) => NET9261(18, 8),
      DP_CONF_ARRAY32(18, 7) => NET9261(18, 7),
      DP_CONF_ARRAY32(18, 6) => NET9261(18, 6),
      DP_CONF_ARRAY32(18, 5) => NET9261(18, 5),
      DP_CONF_ARRAY32(18, 4) => NET9261(18, 4),
      DP_CONF_ARRAY32(18, 3) => NET9261(18, 3),
      DP_CONF_ARRAY32(18, 2) => NET9261(18, 2),
      DP_CONF_ARRAY32(18, 1) => NET9261(18, 1),
      DP_CONF_ARRAY32(18, 0) => NET9261(18, 0),
      DP_CONF_ARRAY32(17, 31) => NET9261(17, 31),
      DP_CONF_ARRAY32(17, 30) => NET9261(17, 30),
      DP_CONF_ARRAY32(17, 29) => NET9261(17, 29),
      DP_CONF_ARRAY32(17, 28) => NET9261(17, 28),
      DP_CONF_ARRAY32(17, 27) => NET9261(17, 27),
      DP_CONF_ARRAY32(17, 26) => NET9261(17, 26),
      DP_CONF_ARRAY32(17, 25) => NET9261(17, 25),
      DP_CONF_ARRAY32(17, 24) => NET9261(17, 24),
      DP_CONF_ARRAY32(17, 23) => NET9261(17, 23),
      DP_CONF_ARRAY32(17, 22) => NET9261(17, 22),
      DP_CONF_ARRAY32(17, 21) => NET9261(17, 21),
      DP_CONF_ARRAY32(17, 20) => NET9261(17, 20),
      DP_CONF_ARRAY32(17, 19) => NET9261(17, 19),
      DP_CONF_ARRAY32(17, 18) => NET9261(17, 18),
      DP_CONF_ARRAY32(17, 17) => NET9261(17, 17),
      DP_CONF_ARRAY32(17, 16) => NET9261(17, 16),
      DP_CONF_ARRAY32(17, 15) => NET9261(17, 15),
      DP_CONF_ARRAY32(17, 14) => NET9261(17, 14),
      DP_CONF_ARRAY32(17, 13) => NET9261(17, 13),
      DP_CONF_ARRAY32(17, 12) => NET9261(17, 12),
      DP_CONF_ARRAY32(17, 11) => NET9261(17, 11),
      DP_CONF_ARRAY32(17, 10) => NET9261(17, 10),
      DP_CONF_ARRAY32(17, 9) => NET9261(17, 9),
      DP_CONF_ARRAY32(17, 8) => NET9261(17, 8),
      DP_CONF_ARRAY32(17, 7) => NET9261(17, 7),
      DP_CONF_ARRAY32(17, 6) => NET9261(17, 6),
      DP_CONF_ARRAY32(17, 5) => NET9261(17, 5),
      DP_CONF_ARRAY32(17, 4) => NET9261(17, 4),
      DP_CONF_ARRAY32(17, 3) => NET9261(17, 3),
      DP_CONF_ARRAY32(17, 2) => NET9261(17, 2),
      DP_CONF_ARRAY32(17, 1) => NET9261(17, 1),
      DP_CONF_ARRAY32(17, 0) => NET9261(17, 0),
      DP_CONF_ARRAY32(16, 31) => NET9261(16, 31),
      DP_CONF_ARRAY32(16, 30) => NET9261(16, 30),
      DP_CONF_ARRAY32(16, 29) => NET9261(16, 29),
      DP_CONF_ARRAY32(16, 28) => NET9261(16, 28),
      DP_CONF_ARRAY32(16, 27) => NET9261(16, 27),
      DP_CONF_ARRAY32(16, 26) => NET9261(16, 26),
      DP_CONF_ARRAY32(16, 25) => NET9261(16, 25),
      DP_CONF_ARRAY32(16, 24) => NET9261(16, 24),
      DP_CONF_ARRAY32(16, 23) => NET9261(16, 23),
      DP_CONF_ARRAY32(16, 22) => NET9261(16, 22),
      DP_CONF_ARRAY32(16, 21) => NET9261(16, 21),
      DP_CONF_ARRAY32(16, 20) => NET9261(16, 20),
      DP_CONF_ARRAY32(16, 19) => NET9261(16, 19),
      DP_CONF_ARRAY32(16, 18) => NET9261(16, 18),
      DP_CONF_ARRAY32(16, 17) => NET9261(16, 17),
      DP_CONF_ARRAY32(16, 16) => NET9261(16, 16),
      DP_CONF_ARRAY32(16, 15) => NET9261(16, 15),
      DP_CONF_ARRAY32(16, 14) => NET9261(16, 14),
      DP_CONF_ARRAY32(16, 13) => NET9261(16, 13),
      DP_CONF_ARRAY32(16, 12) => NET9261(16, 12),
      DP_CONF_ARRAY32(16, 11) => NET9261(16, 11),
      DP_CONF_ARRAY32(16, 10) => NET9261(16, 10),
      DP_CONF_ARRAY32(16, 9) => NET9261(16, 9),
      DP_CONF_ARRAY32(16, 8) => NET9261(16, 8),
      DP_CONF_ARRAY32(16, 7) => NET9261(16, 7),
      DP_CONF_ARRAY32(16, 6) => NET9261(16, 6),
      DP_CONF_ARRAY32(16, 5) => NET9261(16, 5),
      DP_CONF_ARRAY32(16, 4) => NET9261(16, 4),
      DP_CONF_ARRAY32(16, 3) => NET9261(16, 3),
      DP_CONF_ARRAY32(16, 2) => NET9261(16, 2),
      DP_CONF_ARRAY32(16, 1) => NET9261(16, 1),
      DP_CONF_ARRAY32(16, 0) => NET9261(16, 0),
      DP_CONF_ARRAY32(15, 31) => NET9261(15, 31),
      DP_CONF_ARRAY32(15, 30) => NET9261(15, 30),
      DP_CONF_ARRAY32(15, 29) => NET9261(15, 29),
      DP_CONF_ARRAY32(15, 28) => NET9261(15, 28),
      DP_CONF_ARRAY32(15, 27) => NET9261(15, 27),
      DP_CONF_ARRAY32(15, 26) => NET9261(15, 26),
      DP_CONF_ARRAY32(15, 25) => NET9261(15, 25),
      DP_CONF_ARRAY32(15, 24) => NET9261(15, 24),
      DP_CONF_ARRAY32(15, 23) => NET9261(15, 23),
      DP_CONF_ARRAY32(15, 22) => NET9261(15, 22),
      DP_CONF_ARRAY32(15, 21) => NET9261(15, 21),
      DP_CONF_ARRAY32(15, 20) => NET9261(15, 20),
      DP_CONF_ARRAY32(15, 19) => NET9261(15, 19),
      DP_CONF_ARRAY32(15, 18) => NET9261(15, 18),
      DP_CONF_ARRAY32(15, 17) => NET9261(15, 17),
      DP_CONF_ARRAY32(15, 16) => NET9261(15, 16),
      DP_CONF_ARRAY32(15, 15) => NET9261(15, 15),
      DP_CONF_ARRAY32(15, 14) => NET9261(15, 14),
      DP_CONF_ARRAY32(15, 13) => NET9261(15, 13),
      DP_CONF_ARRAY32(15, 12) => NET9261(15, 12),
      DP_CONF_ARRAY32(15, 11) => NET9261(15, 11),
      DP_CONF_ARRAY32(15, 10) => NET9261(15, 10),
      DP_CONF_ARRAY32(15, 9) => NET9261(15, 9),
      DP_CONF_ARRAY32(15, 8) => NET9261(15, 8),
      DP_CONF_ARRAY32(15, 7) => NET9261(15, 7),
      DP_CONF_ARRAY32(15, 6) => NET9261(15, 6),
      DP_CONF_ARRAY32(15, 5) => NET9261(15, 5),
      DP_CONF_ARRAY32(15, 4) => NET9261(15, 4),
      DP_CONF_ARRAY32(15, 3) => NET9261(15, 3),
      DP_CONF_ARRAY32(15, 2) => NET9261(15, 2),
      DP_CONF_ARRAY32(15, 1) => NET9261(15, 1),
      DP_CONF_ARRAY32(15, 0) => NET9261(15, 0),
      DP_CONF_ARRAY32(14, 31) => NET9261(14, 31),
      DP_CONF_ARRAY32(14, 30) => NET9261(14, 30),
      DP_CONF_ARRAY32(14, 29) => NET9261(14, 29),
      DP_CONF_ARRAY32(14, 28) => NET9261(14, 28),
      DP_CONF_ARRAY32(14, 27) => NET9261(14, 27),
      DP_CONF_ARRAY32(14, 26) => NET9261(14, 26),
      DP_CONF_ARRAY32(14, 25) => NET9261(14, 25),
      DP_CONF_ARRAY32(14, 24) => NET9261(14, 24),
      DP_CONF_ARRAY32(14, 23) => NET9261(14, 23),
      DP_CONF_ARRAY32(14, 22) => NET9261(14, 22),
      DP_CONF_ARRAY32(14, 21) => NET9261(14, 21),
      DP_CONF_ARRAY32(14, 20) => NET9261(14, 20),
      DP_CONF_ARRAY32(14, 19) => NET9261(14, 19),
      DP_CONF_ARRAY32(14, 18) => NET9261(14, 18),
      DP_CONF_ARRAY32(14, 17) => NET9261(14, 17),
      DP_CONF_ARRAY32(14, 16) => NET9261(14, 16),
      DP_CONF_ARRAY32(14, 15) => NET9261(14, 15),
      DP_CONF_ARRAY32(14, 14) => NET9261(14, 14),
      DP_CONF_ARRAY32(14, 13) => NET9261(14, 13),
      DP_CONF_ARRAY32(14, 12) => NET9261(14, 12),
      DP_CONF_ARRAY32(14, 11) => NET9261(14, 11),
      DP_CONF_ARRAY32(14, 10) => NET9261(14, 10),
      DP_CONF_ARRAY32(14, 9) => NET9261(14, 9),
      DP_CONF_ARRAY32(14, 8) => NET9261(14, 8),
      DP_CONF_ARRAY32(14, 7) => NET9261(14, 7),
      DP_CONF_ARRAY32(14, 6) => NET9261(14, 6),
      DP_CONF_ARRAY32(14, 5) => NET9261(14, 5),
      DP_CONF_ARRAY32(14, 4) => NET9261(14, 4),
      DP_CONF_ARRAY32(14, 3) => NET9261(14, 3),
      DP_CONF_ARRAY32(14, 2) => NET9261(14, 2),
      DP_CONF_ARRAY32(14, 1) => NET9261(14, 1),
      DP_CONF_ARRAY32(14, 0) => NET9261(14, 0),
      DP_CONF_ARRAY32(13, 31) => NET9261(13, 31),
      DP_CONF_ARRAY32(13, 30) => NET9261(13, 30),
      DP_CONF_ARRAY32(13, 29) => NET9261(13, 29),
      DP_CONF_ARRAY32(13, 28) => NET9261(13, 28),
      DP_CONF_ARRAY32(13, 27) => NET9261(13, 27),
      DP_CONF_ARRAY32(13, 26) => NET9261(13, 26),
      DP_CONF_ARRAY32(13, 25) => NET9261(13, 25),
      DP_CONF_ARRAY32(13, 24) => NET9261(13, 24),
      DP_CONF_ARRAY32(13, 23) => NET9261(13, 23),
      DP_CONF_ARRAY32(13, 22) => NET9261(13, 22),
      DP_CONF_ARRAY32(13, 21) => NET9261(13, 21),
      DP_CONF_ARRAY32(13, 20) => NET9261(13, 20),
      DP_CONF_ARRAY32(13, 19) => NET9261(13, 19),
      DP_CONF_ARRAY32(13, 18) => NET9261(13, 18),
      DP_CONF_ARRAY32(13, 17) => NET9261(13, 17),
      DP_CONF_ARRAY32(13, 16) => NET9261(13, 16),
      DP_CONF_ARRAY32(13, 15) => NET9261(13, 15),
      DP_CONF_ARRAY32(13, 14) => NET9261(13, 14),
      DP_CONF_ARRAY32(13, 13) => NET9261(13, 13),
      DP_CONF_ARRAY32(13, 12) => NET9261(13, 12),
      DP_CONF_ARRAY32(13, 11) => NET9261(13, 11),
      DP_CONF_ARRAY32(13, 10) => NET9261(13, 10),
      DP_CONF_ARRAY32(13, 9) => NET9261(13, 9),
      DP_CONF_ARRAY32(13, 8) => NET9261(13, 8),
      DP_CONF_ARRAY32(13, 7) => NET9261(13, 7),
      DP_CONF_ARRAY32(13, 6) => NET9261(13, 6),
      DP_CONF_ARRAY32(13, 5) => NET9261(13, 5),
      DP_CONF_ARRAY32(13, 4) => NET9261(13, 4),
      DP_CONF_ARRAY32(13, 3) => NET9261(13, 3),
      DP_CONF_ARRAY32(13, 2) => NET9261(13, 2),
      DP_CONF_ARRAY32(13, 1) => NET9261(13, 1),
      DP_CONF_ARRAY32(13, 0) => NET9261(13, 0),
      DP_CONF_ARRAY32(12, 31) => NET9261(12, 31),
      DP_CONF_ARRAY32(12, 30) => NET9261(12, 30),
      DP_CONF_ARRAY32(12, 29) => NET9261(12, 29),
      DP_CONF_ARRAY32(12, 28) => NET9261(12, 28),
      DP_CONF_ARRAY32(12, 27) => NET9261(12, 27),
      DP_CONF_ARRAY32(12, 26) => NET9261(12, 26),
      DP_CONF_ARRAY32(12, 25) => NET9261(12, 25),
      DP_CONF_ARRAY32(12, 24) => NET9261(12, 24),
      DP_CONF_ARRAY32(12, 23) => NET9261(12, 23),
      DP_CONF_ARRAY32(12, 22) => NET9261(12, 22),
      DP_CONF_ARRAY32(12, 21) => NET9261(12, 21),
      DP_CONF_ARRAY32(12, 20) => NET9261(12, 20),
      DP_CONF_ARRAY32(12, 19) => NET9261(12, 19),
      DP_CONF_ARRAY32(12, 18) => NET9261(12, 18),
      DP_CONF_ARRAY32(12, 17) => NET9261(12, 17),
      DP_CONF_ARRAY32(12, 16) => NET9261(12, 16),
      DP_CONF_ARRAY32(12, 15) => NET9261(12, 15),
      DP_CONF_ARRAY32(12, 14) => NET9261(12, 14),
      DP_CONF_ARRAY32(12, 13) => NET9261(12, 13),
      DP_CONF_ARRAY32(12, 12) => NET9261(12, 12),
      DP_CONF_ARRAY32(12, 11) => NET9261(12, 11),
      DP_CONF_ARRAY32(12, 10) => NET9261(12, 10),
      DP_CONF_ARRAY32(12, 9) => NET9261(12, 9),
      DP_CONF_ARRAY32(12, 8) => NET9261(12, 8),
      DP_CONF_ARRAY32(12, 7) => NET9261(12, 7),
      DP_CONF_ARRAY32(12, 6) => NET9261(12, 6),
      DP_CONF_ARRAY32(12, 5) => NET9261(12, 5),
      DP_CONF_ARRAY32(12, 4) => NET9261(12, 4),
      DP_CONF_ARRAY32(12, 3) => NET9261(12, 3),
      DP_CONF_ARRAY32(12, 2) => NET9261(12, 2),
      DP_CONF_ARRAY32(12, 1) => NET9261(12, 1),
      DP_CONF_ARRAY32(12, 0) => NET9261(12, 0),
      DP_CONF_ARRAY32(11, 31) => NET9261(11, 31),
      DP_CONF_ARRAY32(11, 30) => NET9261(11, 30),
      DP_CONF_ARRAY32(11, 29) => NET9261(11, 29),
      DP_CONF_ARRAY32(11, 28) => NET9261(11, 28),
      DP_CONF_ARRAY32(11, 27) => NET9261(11, 27),
      DP_CONF_ARRAY32(11, 26) => NET9261(11, 26),
      DP_CONF_ARRAY32(11, 25) => NET9261(11, 25),
      DP_CONF_ARRAY32(11, 24) => NET9261(11, 24),
      DP_CONF_ARRAY32(11, 23) => NET9261(11, 23),
      DP_CONF_ARRAY32(11, 22) => NET9261(11, 22),
      DP_CONF_ARRAY32(11, 21) => NET9261(11, 21),
      DP_CONF_ARRAY32(11, 20) => NET9261(11, 20),
      DP_CONF_ARRAY32(11, 19) => NET9261(11, 19),
      DP_CONF_ARRAY32(11, 18) => NET9261(11, 18),
      DP_CONF_ARRAY32(11, 17) => NET9261(11, 17),
      DP_CONF_ARRAY32(11, 16) => NET9261(11, 16),
      DP_CONF_ARRAY32(11, 15) => NET9261(11, 15),
      DP_CONF_ARRAY32(11, 14) => NET9261(11, 14),
      DP_CONF_ARRAY32(11, 13) => NET9261(11, 13),
      DP_CONF_ARRAY32(11, 12) => NET9261(11, 12),
      DP_CONF_ARRAY32(11, 11) => NET9261(11, 11),
      DP_CONF_ARRAY32(11, 10) => NET9261(11, 10),
      DP_CONF_ARRAY32(11, 9) => NET9261(11, 9),
      DP_CONF_ARRAY32(11, 8) => NET9261(11, 8),
      DP_CONF_ARRAY32(11, 7) => NET9261(11, 7),
      DP_CONF_ARRAY32(11, 6) => NET9261(11, 6),
      DP_CONF_ARRAY32(11, 5) => NET9261(11, 5),
      DP_CONF_ARRAY32(11, 4) => NET9261(11, 4),
      DP_CONF_ARRAY32(11, 3) => NET9261(11, 3),
      DP_CONF_ARRAY32(11, 2) => NET9261(11, 2),
      DP_CONF_ARRAY32(11, 1) => NET9261(11, 1),
      DP_CONF_ARRAY32(11, 0) => NET9261(11, 0),
      DP_CONF_ARRAY32(10, 31) => NET9261(10, 31),
      DP_CONF_ARRAY32(10, 30) => NET9261(10, 30),
      DP_CONF_ARRAY32(10, 29) => NET9261(10, 29),
      DP_CONF_ARRAY32(10, 28) => NET9261(10, 28),
      DP_CONF_ARRAY32(10, 27) => NET9261(10, 27),
      DP_CONF_ARRAY32(10, 26) => NET9261(10, 26),
      DP_CONF_ARRAY32(10, 25) => NET9261(10, 25),
      DP_CONF_ARRAY32(10, 24) => NET9261(10, 24),
      DP_CONF_ARRAY32(10, 23) => NET9261(10, 23),
      DP_CONF_ARRAY32(10, 22) => NET9261(10, 22),
      DP_CONF_ARRAY32(10, 21) => NET9261(10, 21),
      DP_CONF_ARRAY32(10, 20) => NET9261(10, 20),
      DP_CONF_ARRAY32(10, 19) => NET9261(10, 19),
      DP_CONF_ARRAY32(10, 18) => NET9261(10, 18),
      DP_CONF_ARRAY32(10, 17) => NET9261(10, 17),
      DP_CONF_ARRAY32(10, 16) => NET9261(10, 16),
      DP_CONF_ARRAY32(10, 15) => NET9261(10, 15),
      DP_CONF_ARRAY32(10, 14) => NET9261(10, 14),
      DP_CONF_ARRAY32(10, 13) => NET9261(10, 13),
      DP_CONF_ARRAY32(10, 12) => NET9261(10, 12),
      DP_CONF_ARRAY32(10, 11) => NET9261(10, 11),
      DP_CONF_ARRAY32(10, 10) => NET9261(10, 10),
      DP_CONF_ARRAY32(10, 9) => NET9261(10, 9),
      DP_CONF_ARRAY32(10, 8) => NET9261(10, 8),
      DP_CONF_ARRAY32(10, 7) => NET9261(10, 7),
      DP_CONF_ARRAY32(10, 6) => NET9261(10, 6),
      DP_CONF_ARRAY32(10, 5) => NET9261(10, 5),
      DP_CONF_ARRAY32(10, 4) => NET9261(10, 4),
      DP_CONF_ARRAY32(10, 3) => NET9261(10, 3),
      DP_CONF_ARRAY32(10, 2) => NET9261(10, 2),
      DP_CONF_ARRAY32(10, 1) => NET9261(10, 1),
      DP_CONF_ARRAY32(10, 0) => NET9261(10, 0),
      DP_CONF_ARRAY32(9, 31) => NET9261(9, 31),
      DP_CONF_ARRAY32(9, 30) => NET9261(9, 30),
      DP_CONF_ARRAY32(9, 29) => NET9261(9, 29),
      DP_CONF_ARRAY32(9, 28) => NET9261(9, 28),
      DP_CONF_ARRAY32(9, 27) => NET9261(9, 27),
      DP_CONF_ARRAY32(9, 26) => NET9261(9, 26),
      DP_CONF_ARRAY32(9, 25) => NET9261(9, 25),
      DP_CONF_ARRAY32(9, 24) => NET9261(9, 24),
      DP_CONF_ARRAY32(9, 23) => NET9261(9, 23),
      DP_CONF_ARRAY32(9, 22) => NET9261(9, 22),
      DP_CONF_ARRAY32(9, 21) => NET9261(9, 21),
      DP_CONF_ARRAY32(9, 20) => NET9261(9, 20),
      DP_CONF_ARRAY32(9, 19) => NET9261(9, 19),
      DP_CONF_ARRAY32(9, 18) => NET9261(9, 18),
      DP_CONF_ARRAY32(9, 17) => NET9261(9, 17),
      DP_CONF_ARRAY32(9, 16) => NET9261(9, 16),
      DP_CONF_ARRAY32(9, 15) => NET9261(9, 15),
      DP_CONF_ARRAY32(9, 14) => NET9261(9, 14),
      DP_CONF_ARRAY32(9, 13) => NET9261(9, 13),
      DP_CONF_ARRAY32(9, 12) => NET9261(9, 12),
      DP_CONF_ARRAY32(9, 11) => NET9261(9, 11),
      DP_CONF_ARRAY32(9, 10) => NET9261(9, 10),
      DP_CONF_ARRAY32(9, 9) => NET9261(9, 9),
      DP_CONF_ARRAY32(9, 8) => NET9261(9, 8),
      DP_CONF_ARRAY32(9, 7) => NET9261(9, 7),
      DP_CONF_ARRAY32(9, 6) => NET9261(9, 6),
      DP_CONF_ARRAY32(9, 5) => NET9261(9, 5),
      DP_CONF_ARRAY32(9, 4) => NET9261(9, 4),
      DP_CONF_ARRAY32(9, 3) => NET9261(9, 3),
      DP_CONF_ARRAY32(9, 2) => NET9261(9, 2),
      DP_CONF_ARRAY32(9, 1) => NET9261(9, 1),
      DP_CONF_ARRAY32(9, 0) => NET9261(9, 0),
      DP_CONF_ARRAY32(8, 31) => NET9261(8, 31),
      DP_CONF_ARRAY32(8, 30) => NET9261(8, 30),
      DP_CONF_ARRAY32(8, 29) => NET9261(8, 29),
      DP_CONF_ARRAY32(8, 28) => NET9261(8, 28),
      DP_CONF_ARRAY32(8, 27) => NET9261(8, 27),
      DP_CONF_ARRAY32(8, 26) => NET9261(8, 26),
      DP_CONF_ARRAY32(8, 25) => NET9261(8, 25),
      DP_CONF_ARRAY32(8, 24) => NET9261(8, 24),
      DP_CONF_ARRAY32(8, 23) => NET9261(8, 23),
      DP_CONF_ARRAY32(8, 22) => NET9261(8, 22),
      DP_CONF_ARRAY32(8, 21) => NET9261(8, 21),
      DP_CONF_ARRAY32(8, 20) => NET9261(8, 20),
      DP_CONF_ARRAY32(8, 19) => NET9261(8, 19),
      DP_CONF_ARRAY32(8, 18) => NET9261(8, 18),
      DP_CONF_ARRAY32(8, 17) => NET9261(8, 17),
      DP_CONF_ARRAY32(8, 16) => NET9261(8, 16),
      DP_CONF_ARRAY32(8, 15) => NET9261(8, 15),
      DP_CONF_ARRAY32(8, 14) => NET9261(8, 14),
      DP_CONF_ARRAY32(8, 13) => NET9261(8, 13),
      DP_CONF_ARRAY32(8, 12) => NET9261(8, 12),
      DP_CONF_ARRAY32(8, 11) => NET9261(8, 11),
      DP_CONF_ARRAY32(8, 10) => NET9261(8, 10),
      DP_CONF_ARRAY32(8, 9) => NET9261(8, 9),
      DP_CONF_ARRAY32(8, 8) => NET9261(8, 8),
      DP_CONF_ARRAY32(8, 7) => NET9261(8, 7),
      DP_CONF_ARRAY32(8, 6) => NET9261(8, 6),
      DP_CONF_ARRAY32(8, 5) => NET9261(8, 5),
      DP_CONF_ARRAY32(8, 4) => NET9261(8, 4),
      DP_CONF_ARRAY32(8, 3) => NET9261(8, 3),
      DP_CONF_ARRAY32(8, 2) => NET9261(8, 2),
      DP_CONF_ARRAY32(8, 1) => NET9261(8, 1),
      DP_CONF_ARRAY32(8, 0) => NET9261(8, 0),
      DP_CONF_ARRAY32(7, 31) => NET9261(7, 31),
      DP_CONF_ARRAY32(7, 30) => NET9261(7, 30),
      DP_CONF_ARRAY32(7, 29) => NET9261(7, 29),
      DP_CONF_ARRAY32(7, 28) => NET9261(7, 28),
      DP_CONF_ARRAY32(7, 27) => NET9261(7, 27),
      DP_CONF_ARRAY32(7, 26) => NET9261(7, 26),
      DP_CONF_ARRAY32(7, 25) => NET9261(7, 25),
      DP_CONF_ARRAY32(7, 24) => NET9261(7, 24),
      DP_CONF_ARRAY32(7, 23) => NET9261(7, 23),
      DP_CONF_ARRAY32(7, 22) => NET9261(7, 22),
      DP_CONF_ARRAY32(7, 21) => NET9261(7, 21),
      DP_CONF_ARRAY32(7, 20) => NET9261(7, 20),
      DP_CONF_ARRAY32(7, 19) => NET9261(7, 19),
      DP_CONF_ARRAY32(7, 18) => NET9261(7, 18),
      DP_CONF_ARRAY32(7, 17) => NET9261(7, 17),
      DP_CONF_ARRAY32(7, 16) => NET9261(7, 16),
      DP_CONF_ARRAY32(7, 15) => NET9261(7, 15),
      DP_CONF_ARRAY32(7, 14) => NET9261(7, 14),
      DP_CONF_ARRAY32(7, 13) => NET9261(7, 13),
      DP_CONF_ARRAY32(7, 12) => NET9261(7, 12),
      DP_CONF_ARRAY32(7, 11) => NET9261(7, 11),
      DP_CONF_ARRAY32(7, 10) => NET9261(7, 10),
      DP_CONF_ARRAY32(7, 9) => NET9261(7, 9),
      DP_CONF_ARRAY32(7, 8) => NET9261(7, 8),
      DP_CONF_ARRAY32(7, 7) => NET9261(7, 7),
      DP_CONF_ARRAY32(7, 6) => NET9261(7, 6),
      DP_CONF_ARRAY32(7, 5) => NET9261(7, 5),
      DP_CONF_ARRAY32(7, 4) => NET9261(7, 4),
      DP_CONF_ARRAY32(7, 3) => NET9261(7, 3),
      DP_CONF_ARRAY32(7, 2) => NET9261(7, 2),
      DP_CONF_ARRAY32(7, 1) => NET9261(7, 1),
      DP_CONF_ARRAY32(7, 0) => NET9261(7, 0),
      DP_CONF_ARRAY32(6, 31) => NET9261(6, 31),
      DP_CONF_ARRAY32(6, 30) => NET9261(6, 30),
      DP_CONF_ARRAY32(6, 29) => NET9261(6, 29),
      DP_CONF_ARRAY32(6, 28) => NET9261(6, 28),
      DP_CONF_ARRAY32(6, 27) => NET9261(6, 27),
      DP_CONF_ARRAY32(6, 26) => NET9261(6, 26),
      DP_CONF_ARRAY32(6, 25) => NET9261(6, 25),
      DP_CONF_ARRAY32(6, 24) => NET9261(6, 24),
      DP_CONF_ARRAY32(6, 23) => NET9261(6, 23),
      DP_CONF_ARRAY32(6, 22) => NET9261(6, 22),
      DP_CONF_ARRAY32(6, 21) => NET9261(6, 21),
      DP_CONF_ARRAY32(6, 20) => NET9261(6, 20),
      DP_CONF_ARRAY32(6, 19) => NET9261(6, 19),
      DP_CONF_ARRAY32(6, 18) => NET9261(6, 18),
      DP_CONF_ARRAY32(6, 17) => NET9261(6, 17),
      DP_CONF_ARRAY32(6, 16) => NET9261(6, 16),
      DP_CONF_ARRAY32(6, 15) => NET9261(6, 15),
      DP_CONF_ARRAY32(6, 14) => NET9261(6, 14),
      DP_CONF_ARRAY32(6, 13) => NET9261(6, 13),
      DP_CONF_ARRAY32(6, 12) => NET9261(6, 12),
      DP_CONF_ARRAY32(6, 11) => NET9261(6, 11),
      DP_CONF_ARRAY32(6, 10) => NET9261(6, 10),
      DP_CONF_ARRAY32(6, 9) => NET9261(6, 9),
      DP_CONF_ARRAY32(6, 8) => NET9261(6, 8),
      DP_CONF_ARRAY32(6, 7) => NET9261(6, 7),
      DP_CONF_ARRAY32(6, 6) => NET9261(6, 6),
      DP_CONF_ARRAY32(6, 5) => NET9261(6, 5),
      DP_CONF_ARRAY32(6, 4) => NET9261(6, 4),
      DP_CONF_ARRAY32(6, 3) => NET9261(6, 3),
      DP_CONF_ARRAY32(6, 2) => NET9261(6, 2),
      DP_CONF_ARRAY32(6, 1) => NET9261(6, 1),
      DP_CONF_ARRAY32(6, 0) => NET9261(6, 0),
      DP_CONF_ARRAY32(5, 31) => NET9261(5, 31),
      DP_CONF_ARRAY32(5, 30) => NET9261(5, 30),
      DP_CONF_ARRAY32(5, 29) => NET9261(5, 29),
      DP_CONF_ARRAY32(5, 28) => NET9261(5, 28),
      DP_CONF_ARRAY32(5, 27) => NET9261(5, 27),
      DP_CONF_ARRAY32(5, 26) => NET9261(5, 26),
      DP_CONF_ARRAY32(5, 25) => NET9261(5, 25),
      DP_CONF_ARRAY32(5, 24) => NET9261(5, 24),
      DP_CONF_ARRAY32(5, 23) => NET9261(5, 23),
      DP_CONF_ARRAY32(5, 22) => NET9261(5, 22),
      DP_CONF_ARRAY32(5, 21) => NET9261(5, 21),
      DP_CONF_ARRAY32(5, 20) => NET9261(5, 20),
      DP_CONF_ARRAY32(5, 19) => NET9261(5, 19),
      DP_CONF_ARRAY32(5, 18) => NET9261(5, 18),
      DP_CONF_ARRAY32(5, 17) => NET9261(5, 17),
      DP_CONF_ARRAY32(5, 16) => NET9261(5, 16),
      DP_CONF_ARRAY32(5, 15) => NET9261(5, 15),
      DP_CONF_ARRAY32(5, 14) => NET9261(5, 14),
      DP_CONF_ARRAY32(5, 13) => NET9261(5, 13),
      DP_CONF_ARRAY32(5, 12) => NET9261(5, 12),
      DP_CONF_ARRAY32(5, 11) => NET9261(5, 11),
      DP_CONF_ARRAY32(5, 10) => NET9261(5, 10),
      DP_CONF_ARRAY32(5, 9) => NET9261(5, 9),
      DP_CONF_ARRAY32(5, 8) => NET9261(5, 8),
      DP_CONF_ARRAY32(5, 7) => NET9261(5, 7),
      DP_CONF_ARRAY32(5, 6) => NET9261(5, 6),
      DP_CONF_ARRAY32(5, 5) => NET9261(5, 5),
      DP_CONF_ARRAY32(5, 4) => NET9261(5, 4),
      DP_CONF_ARRAY32(5, 3) => NET9261(5, 3),
      DP_CONF_ARRAY32(5, 2) => NET9261(5, 2),
      DP_CONF_ARRAY32(5, 1) => NET9261(5, 1),
      DP_CONF_ARRAY32(5, 0) => NET9261(5, 0),
      DP_CONF_ARRAY32(4, 31) => NET9261(4, 31),
      DP_CONF_ARRAY32(4, 30) => NET9261(4, 30),
      DP_CONF_ARRAY32(4, 29) => NET9261(4, 29),
      DP_CONF_ARRAY32(4, 28) => NET9261(4, 28),
      DP_CONF_ARRAY32(4, 27) => NET9261(4, 27),
      DP_CONF_ARRAY32(4, 26) => NET9261(4, 26),
      DP_CONF_ARRAY32(4, 25) => NET9261(4, 25),
      DP_CONF_ARRAY32(4, 24) => NET9261(4, 24),
      DP_CONF_ARRAY32(4, 23) => NET9261(4, 23),
      DP_CONF_ARRAY32(4, 22) => NET9261(4, 22),
      DP_CONF_ARRAY32(4, 21) => NET9261(4, 21),
      DP_CONF_ARRAY32(4, 20) => NET9261(4, 20),
      DP_CONF_ARRAY32(4, 19) => NET9261(4, 19),
      DP_CONF_ARRAY32(4, 18) => NET9261(4, 18),
      DP_CONF_ARRAY32(4, 17) => NET9261(4, 17),
      DP_CONF_ARRAY32(4, 16) => NET9261(4, 16),
      DP_CONF_ARRAY32(4, 15) => NET9261(4, 15),
      DP_CONF_ARRAY32(4, 14) => NET9261(4, 14),
      DP_CONF_ARRAY32(4, 13) => NET9261(4, 13),
      DP_CONF_ARRAY32(4, 12) => NET9261(4, 12),
      DP_CONF_ARRAY32(4, 11) => NET9261(4, 11),
      DP_CONF_ARRAY32(4, 10) => NET9261(4, 10),
      DP_CONF_ARRAY32(4, 9) => NET9261(4, 9),
      DP_CONF_ARRAY32(4, 8) => NET9261(4, 8),
      DP_CONF_ARRAY32(4, 7) => NET9261(4, 7),
      DP_CONF_ARRAY32(4, 6) => NET9261(4, 6),
      DP_CONF_ARRAY32(4, 5) => NET9261(4, 5),
      DP_CONF_ARRAY32(4, 4) => NET9261(4, 4),
      DP_CONF_ARRAY32(4, 3) => NET9261(4, 3),
      DP_CONF_ARRAY32(4, 2) => NET9261(4, 2),
      DP_CONF_ARRAY32(4, 1) => NET9261(4, 1),
      DP_CONF_ARRAY32(4, 0) => NET9261(4, 0),
      DP_CONF_ARRAY32(3, 31) => NET9261(3, 31),
      DP_CONF_ARRAY32(3, 30) => NET9261(3, 30),
      DP_CONF_ARRAY32(3, 29) => NET9261(3, 29),
      DP_CONF_ARRAY32(3, 28) => NET9261(3, 28),
      DP_CONF_ARRAY32(3, 27) => NET9261(3, 27),
      DP_CONF_ARRAY32(3, 26) => NET9261(3, 26),
      DP_CONF_ARRAY32(3, 25) => NET9261(3, 25),
      DP_CONF_ARRAY32(3, 24) => NET9261(3, 24),
      DP_CONF_ARRAY32(3, 23) => NET9261(3, 23),
      DP_CONF_ARRAY32(3, 22) => NET9261(3, 22),
      DP_CONF_ARRAY32(3, 21) => NET9261(3, 21),
      DP_CONF_ARRAY32(3, 20) => NET9261(3, 20),
      DP_CONF_ARRAY32(3, 19) => NET9261(3, 19),
      DP_CONF_ARRAY32(3, 18) => NET9261(3, 18),
      DP_CONF_ARRAY32(3, 17) => NET9261(3, 17),
      DP_CONF_ARRAY32(3, 16) => NET9261(3, 16),
      DP_CONF_ARRAY32(3, 15) => NET9261(3, 15),
      DP_CONF_ARRAY32(3, 14) => NET9261(3, 14),
      DP_CONF_ARRAY32(3, 13) => NET9261(3, 13),
      DP_CONF_ARRAY32(3, 12) => NET9261(3, 12),
      DP_CONF_ARRAY32(3, 11) => NET9261(3, 11),
      DP_CONF_ARRAY32(3, 10) => NET9261(3, 10),
      DP_CONF_ARRAY32(3, 9) => NET9261(3, 9),
      DP_CONF_ARRAY32(3, 8) => NET9261(3, 8),
      DP_CONF_ARRAY32(3, 7) => NET9261(3, 7),
      DP_CONF_ARRAY32(3, 6) => NET9261(3, 6),
      DP_CONF_ARRAY32(3, 5) => NET9261(3, 5),
      DP_CONF_ARRAY32(3, 4) => NET9261(3, 4),
      DP_CONF_ARRAY32(3, 3) => NET9261(3, 3),
      DP_CONF_ARRAY32(3, 2) => NET9261(3, 2),
      DP_CONF_ARRAY32(3, 1) => NET9261(3, 1),
      DP_CONF_ARRAY32(3, 0) => NET9261(3, 0),
      DP_CONF_ARRAY32(2, 31) => NET9261(2, 31),
      DP_CONF_ARRAY32(2, 30) => NET9261(2, 30),
      DP_CONF_ARRAY32(2, 29) => NET9261(2, 29),
      DP_CONF_ARRAY32(2, 28) => NET9261(2, 28),
      DP_CONF_ARRAY32(2, 27) => NET9261(2, 27),
      DP_CONF_ARRAY32(2, 26) => NET9261(2, 26),
      DP_CONF_ARRAY32(2, 25) => NET9261(2, 25),
      DP_CONF_ARRAY32(2, 24) => NET9261(2, 24),
      DP_CONF_ARRAY32(2, 23) => NET9261(2, 23),
      DP_CONF_ARRAY32(2, 22) => NET9261(2, 22),
      DP_CONF_ARRAY32(2, 21) => NET9261(2, 21),
      DP_CONF_ARRAY32(2, 20) => NET9261(2, 20),
      DP_CONF_ARRAY32(2, 19) => NET9261(2, 19),
      DP_CONF_ARRAY32(2, 18) => NET9261(2, 18),
      DP_CONF_ARRAY32(2, 17) => NET9261(2, 17),
      DP_CONF_ARRAY32(2, 16) => NET9261(2, 16),
      DP_CONF_ARRAY32(2, 15) => NET9261(2, 15),
      DP_CONF_ARRAY32(2, 14) => NET9261(2, 14),
      DP_CONF_ARRAY32(2, 13) => NET9261(2, 13),
      DP_CONF_ARRAY32(2, 12) => NET9261(2, 12),
      DP_CONF_ARRAY32(2, 11) => NET9261(2, 11),
      DP_CONF_ARRAY32(2, 10) => NET9261(2, 10),
      DP_CONF_ARRAY32(2, 9) => NET9261(2, 9),
      DP_CONF_ARRAY32(2, 8) => NET9261(2, 8),
      DP_CONF_ARRAY32(2, 7) => NET9261(2, 7),
      DP_CONF_ARRAY32(2, 6) => NET9261(2, 6),
      DP_CONF_ARRAY32(2, 5) => NET9261(2, 5),
      DP_CONF_ARRAY32(2, 4) => NET9261(2, 4),
      DP_CONF_ARRAY32(2, 3) => NET9261(2, 3),
      DP_CONF_ARRAY32(2, 2) => NET9261(2, 2),
      DP_CONF_ARRAY32(2, 1) => NET9261(2, 1),
      DP_CONF_ARRAY32(2, 0) => NET9261(2, 0),
      DP_CONF_ARRAY32(1, 31) => NET9261(1, 31),
      DP_CONF_ARRAY32(1, 30) => NET9261(1, 30),
      DP_CONF_ARRAY32(1, 29) => NET9261(1, 29),
      DP_CONF_ARRAY32(1, 28) => NET9261(1, 28),
      DP_CONF_ARRAY32(1, 27) => NET9261(1, 27),
      DP_CONF_ARRAY32(1, 26) => NET9261(1, 26),
      DP_CONF_ARRAY32(1, 25) => NET9261(1, 25),
      DP_CONF_ARRAY32(1, 24) => NET9261(1, 24),
      DP_CONF_ARRAY32(1, 23) => NET9261(1, 23),
      DP_CONF_ARRAY32(1, 22) => NET9261(1, 22),
      DP_CONF_ARRAY32(1, 21) => NET9261(1, 21),
      DP_CONF_ARRAY32(1, 20) => NET9261(1, 20),
      DP_CONF_ARRAY32(1, 19) => NET9261(1, 19),
      DP_CONF_ARRAY32(1, 18) => NET9261(1, 18),
      DP_CONF_ARRAY32(1, 17) => NET9261(1, 17),
      DP_CONF_ARRAY32(1, 16) => NET9261(1, 16),
      DP_CONF_ARRAY32(1, 15) => NET9261(1, 15),
      DP_CONF_ARRAY32(1, 14) => NET9261(1, 14),
      DP_CONF_ARRAY32(1, 13) => NET9261(1, 13),
      DP_CONF_ARRAY32(1, 12) => NET9261(1, 12),
      DP_CONF_ARRAY32(1, 11) => NET9261(1, 11),
      DP_CONF_ARRAY32(1, 10) => NET9261(1, 10),
      DP_CONF_ARRAY32(1, 9) => NET9261(1, 9),
      DP_CONF_ARRAY32(1, 8) => NET9261(1, 8),
      DP_CONF_ARRAY32(1, 7) => NET9261(1, 7),
      DP_CONF_ARRAY32(1, 6) => NET9261(1, 6),
      DP_CONF_ARRAY32(1, 5) => NET9261(1, 5),
      DP_CONF_ARRAY32(1, 4) => NET9261(1, 4),
      DP_CONF_ARRAY32(1, 3) => NET9261(1, 3),
      DP_CONF_ARRAY32(1, 2) => NET9261(1, 2),
      DP_CONF_ARRAY32(1, 1) => NET9261(1, 1),
      DP_CONF_ARRAY32(1, 0) => NET9261(1, 0),
      PG_CTRL_DiagMode(3) => PG_CTRL_DiagMode(3),
      PG_CTRL_DiagMode(2) => PG_CTRL_DiagMode(2),
      PG_CTRL_DiagMode(1) => PG_CTRL_DiagMode(1),
      PG_CTRL_DiagMode(0) => PG_CTRL_DiagMode(0),
      WB_MOSI_ADR(11) => WB_MOSI_ADR(11),
      WB_MOSI_ADR(10) => WB_MOSI_ADR(10),
      WB_MOSI_ADR(9) => WB_MOSI_ADR(9),
      WB_MOSI_ADR(8) => WB_MOSI_ADR(8),
      WB_MOSI_ADR(7) => WB_MOSI_ADR(7),
      WB_MOSI_ADR(6) => WB_MOSI_ADR(6),
      WB_MOSI_ADR(5) => WB_MOSI_ADR(5),
      WB_MOSI_ADR(4) => WB_MOSI_ADR(4),
      WB_MOSI_ADR(3) => WB_MOSI_ADR(3),
      WB_MOSI_ADR(2) => WB_MOSI_ADR(2),
      WB_MOSI_ADR(1) => WB_MOSI_ADR(1),
      WB_MOSI_ADR(0) => WB_MOSI_ADR(0),
      WB_MOSI_DAT(15) => WB_MOSI_DAT(15),
      WB_MOSI_DAT(14) => WB_MOSI_DAT(14),
      WB_MOSI_DAT(13) => WB_MOSI_DAT(13),
      WB_MOSI_DAT(12) => WB_MOSI_DAT(12),
      WB_MOSI_DAT(11) => WB_MOSI_DAT(11),
      WB_MOSI_DAT(10) => WB_MOSI_DAT(10),
      WB_MOSI_DAT(9) => WB_MOSI_DAT(9),
      WB_MOSI_DAT(8) => WB_MOSI_DAT(8),
      WB_MOSI_DAT(7) => WB_MOSI_DAT(7),
      WB_MOSI_DAT(6) => WB_MOSI_DAT(6),
      WB_MOSI_DAT(5) => WB_MOSI_DAT(5),
      WB_MOSI_DAT(4) => WB_MOSI_DAT(4),
      WB_MOSI_DAT(3) => WB_MOSI_DAT(3),
      WB_MOSI_DAT(2) => WB_MOSI_DAT(2),
      WB_MOSI_DAT(1) => WB_MOSI_DAT(1),
      WB_MOSI_DAT(0) => WB_MOSI_DAT(0)
    );

end STRUCTURE;

