
TrabajoFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008818  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  080089b8  080089b8  000189b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b04  08008b04  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08008b04  08008b04  00018b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b0c  08008b0c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b0c  08008b0c  00018b0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b10  08008b10  00018b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08008b14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004abc  20000014  08008b28  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004ad0  08008b28  00024ad0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018b02  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033b2  00000000  00000000  00038b46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  0003bef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013d8  00000000  00000000  0003d3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000039ba  00000000  00000000  0003e7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016437  00000000  00000000  0004217a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097c2d  00000000  00000000  000585b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f01de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058cc  00000000  00000000  000f0230  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000014 	.word	0x20000014
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080089a0 	.word	0x080089a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000018 	.word	0x20000018
 80001dc:	080089a0 	.word	0x080089a0

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b974 	b.w	80004e0 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	468e      	mov	lr, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14d      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021e:	428a      	cmp	r2, r1
 8000220:	4694      	mov	ip, r2
 8000222:	d969      	bls.n	80002f8 <__udivmoddi4+0xe8>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b152      	cbz	r2, 8000240 <__udivmoddi4+0x30>
 800022a:	fa01 f302 	lsl.w	r3, r1, r2
 800022e:	f1c2 0120 	rsb	r1, r2, #32
 8000232:	fa20 f101 	lsr.w	r1, r0, r1
 8000236:	fa0c fc02 	lsl.w	ip, ip, r2
 800023a:	ea41 0e03 	orr.w	lr, r1, r3
 800023e:	4094      	lsls	r4, r2
 8000240:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000244:	0c21      	lsrs	r1, r4, #16
 8000246:	fbbe f6f8 	udiv	r6, lr, r8
 800024a:	fa1f f78c 	uxth.w	r7, ip
 800024e:	fb08 e316 	mls	r3, r8, r6, lr
 8000252:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000256:	fb06 f107 	mul.w	r1, r6, r7
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f106 30ff 	add.w	r0, r6, #4294967295
 8000266:	f080 811f 	bcs.w	80004a8 <__udivmoddi4+0x298>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 811c 	bls.w	80004a8 <__udivmoddi4+0x298>
 8000270:	3e02      	subs	r6, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a5b      	subs	r3, r3, r1
 8000276:	b2a4      	uxth	r4, r4
 8000278:	fbb3 f0f8 	udiv	r0, r3, r8
 800027c:	fb08 3310 	mls	r3, r8, r0, r3
 8000280:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000284:	fb00 f707 	mul.w	r7, r0, r7
 8000288:	42a7      	cmp	r7, r4
 800028a:	d90a      	bls.n	80002a2 <__udivmoddi4+0x92>
 800028c:	eb1c 0404 	adds.w	r4, ip, r4
 8000290:	f100 33ff 	add.w	r3, r0, #4294967295
 8000294:	f080 810a 	bcs.w	80004ac <__udivmoddi4+0x29c>
 8000298:	42a7      	cmp	r7, r4
 800029a:	f240 8107 	bls.w	80004ac <__udivmoddi4+0x29c>
 800029e:	4464      	add	r4, ip
 80002a0:	3802      	subs	r0, #2
 80002a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002a6:	1be4      	subs	r4, r4, r7
 80002a8:	2600      	movs	r6, #0
 80002aa:	b11d      	cbz	r5, 80002b4 <__udivmoddi4+0xa4>
 80002ac:	40d4      	lsrs	r4, r2
 80002ae:	2300      	movs	r3, #0
 80002b0:	e9c5 4300 	strd	r4, r3, [r5]
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d909      	bls.n	80002d2 <__udivmoddi4+0xc2>
 80002be:	2d00      	cmp	r5, #0
 80002c0:	f000 80ef 	beq.w	80004a2 <__udivmoddi4+0x292>
 80002c4:	2600      	movs	r6, #0
 80002c6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ca:	4630      	mov	r0, r6
 80002cc:	4631      	mov	r1, r6
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	fab3 f683 	clz	r6, r3
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	d14a      	bne.n	8000370 <__udivmoddi4+0x160>
 80002da:	428b      	cmp	r3, r1
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xd4>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 80f9 	bhi.w	80004d6 <__udivmoddi4+0x2c6>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb61 0303 	sbc.w	r3, r1, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	469e      	mov	lr, r3
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e0      	beq.n	80002b4 <__udivmoddi4+0xa4>
 80002f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002f6:	e7dd      	b.n	80002b4 <__udivmoddi4+0xa4>
 80002f8:	b902      	cbnz	r2, 80002fc <__udivmoddi4+0xec>
 80002fa:	deff      	udf	#255	; 0xff
 80002fc:	fab2 f282 	clz	r2, r2
 8000300:	2a00      	cmp	r2, #0
 8000302:	f040 8092 	bne.w	800042a <__udivmoddi4+0x21a>
 8000306:	eba1 010c 	sub.w	r1, r1, ip
 800030a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800030e:	fa1f fe8c 	uxth.w	lr, ip
 8000312:	2601      	movs	r6, #1
 8000314:	0c20      	lsrs	r0, r4, #16
 8000316:	fbb1 f3f7 	udiv	r3, r1, r7
 800031a:	fb07 1113 	mls	r1, r7, r3, r1
 800031e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000322:	fb0e f003 	mul.w	r0, lr, r3
 8000326:	4288      	cmp	r0, r1
 8000328:	d908      	bls.n	800033c <__udivmoddi4+0x12c>
 800032a:	eb1c 0101 	adds.w	r1, ip, r1
 800032e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x12a>
 8000334:	4288      	cmp	r0, r1
 8000336:	f200 80cb 	bhi.w	80004d0 <__udivmoddi4+0x2c0>
 800033a:	4643      	mov	r3, r8
 800033c:	1a09      	subs	r1, r1, r0
 800033e:	b2a4      	uxth	r4, r4
 8000340:	fbb1 f0f7 	udiv	r0, r1, r7
 8000344:	fb07 1110 	mls	r1, r7, r0, r1
 8000348:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800034c:	fb0e fe00 	mul.w	lr, lr, r0
 8000350:	45a6      	cmp	lr, r4
 8000352:	d908      	bls.n	8000366 <__udivmoddi4+0x156>
 8000354:	eb1c 0404 	adds.w	r4, ip, r4
 8000358:	f100 31ff 	add.w	r1, r0, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x154>
 800035e:	45a6      	cmp	lr, r4
 8000360:	f200 80bb 	bhi.w	80004da <__udivmoddi4+0x2ca>
 8000364:	4608      	mov	r0, r1
 8000366:	eba4 040e 	sub.w	r4, r4, lr
 800036a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800036e:	e79c      	b.n	80002aa <__udivmoddi4+0x9a>
 8000370:	f1c6 0720 	rsb	r7, r6, #32
 8000374:	40b3      	lsls	r3, r6
 8000376:	fa22 fc07 	lsr.w	ip, r2, r7
 800037a:	ea4c 0c03 	orr.w	ip, ip, r3
 800037e:	fa20 f407 	lsr.w	r4, r0, r7
 8000382:	fa01 f306 	lsl.w	r3, r1, r6
 8000386:	431c      	orrs	r4, r3
 8000388:	40f9      	lsrs	r1, r7
 800038a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800038e:	fa00 f306 	lsl.w	r3, r0, r6
 8000392:	fbb1 f8f9 	udiv	r8, r1, r9
 8000396:	0c20      	lsrs	r0, r4, #16
 8000398:	fa1f fe8c 	uxth.w	lr, ip
 800039c:	fb09 1118 	mls	r1, r9, r8, r1
 80003a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003a4:	fb08 f00e 	mul.w	r0, r8, lr
 80003a8:	4288      	cmp	r0, r1
 80003aa:	fa02 f206 	lsl.w	r2, r2, r6
 80003ae:	d90b      	bls.n	80003c8 <__udivmoddi4+0x1b8>
 80003b0:	eb1c 0101 	adds.w	r1, ip, r1
 80003b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b8:	f080 8088 	bcs.w	80004cc <__udivmoddi4+0x2bc>
 80003bc:	4288      	cmp	r0, r1
 80003be:	f240 8085 	bls.w	80004cc <__udivmoddi4+0x2bc>
 80003c2:	f1a8 0802 	sub.w	r8, r8, #2
 80003c6:	4461      	add	r1, ip
 80003c8:	1a09      	subs	r1, r1, r0
 80003ca:	b2a4      	uxth	r4, r4
 80003cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003d0:	fb09 1110 	mls	r1, r9, r0, r1
 80003d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003dc:	458e      	cmp	lr, r1
 80003de:	d908      	bls.n	80003f2 <__udivmoddi4+0x1e2>
 80003e0:	eb1c 0101 	adds.w	r1, ip, r1
 80003e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e8:	d26c      	bcs.n	80004c4 <__udivmoddi4+0x2b4>
 80003ea:	458e      	cmp	lr, r1
 80003ec:	d96a      	bls.n	80004c4 <__udivmoddi4+0x2b4>
 80003ee:	3802      	subs	r0, #2
 80003f0:	4461      	add	r1, ip
 80003f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003f6:	fba0 9402 	umull	r9, r4, r0, r2
 80003fa:	eba1 010e 	sub.w	r1, r1, lr
 80003fe:	42a1      	cmp	r1, r4
 8000400:	46c8      	mov	r8, r9
 8000402:	46a6      	mov	lr, r4
 8000404:	d356      	bcc.n	80004b4 <__udivmoddi4+0x2a4>
 8000406:	d053      	beq.n	80004b0 <__udivmoddi4+0x2a0>
 8000408:	b15d      	cbz	r5, 8000422 <__udivmoddi4+0x212>
 800040a:	ebb3 0208 	subs.w	r2, r3, r8
 800040e:	eb61 010e 	sbc.w	r1, r1, lr
 8000412:	fa01 f707 	lsl.w	r7, r1, r7
 8000416:	fa22 f306 	lsr.w	r3, r2, r6
 800041a:	40f1      	lsrs	r1, r6
 800041c:	431f      	orrs	r7, r3
 800041e:	e9c5 7100 	strd	r7, r1, [r5]
 8000422:	2600      	movs	r6, #0
 8000424:	4631      	mov	r1, r6
 8000426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042a:	f1c2 0320 	rsb	r3, r2, #32
 800042e:	40d8      	lsrs	r0, r3
 8000430:	fa0c fc02 	lsl.w	ip, ip, r2
 8000434:	fa21 f303 	lsr.w	r3, r1, r3
 8000438:	4091      	lsls	r1, r2
 800043a:	4301      	orrs	r1, r0
 800043c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000440:	fa1f fe8c 	uxth.w	lr, ip
 8000444:	fbb3 f0f7 	udiv	r0, r3, r7
 8000448:	fb07 3610 	mls	r6, r7, r0, r3
 800044c:	0c0b      	lsrs	r3, r1, #16
 800044e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000452:	fb00 f60e 	mul.w	r6, r0, lr
 8000456:	429e      	cmp	r6, r3
 8000458:	fa04 f402 	lsl.w	r4, r4, r2
 800045c:	d908      	bls.n	8000470 <__udivmoddi4+0x260>
 800045e:	eb1c 0303 	adds.w	r3, ip, r3
 8000462:	f100 38ff 	add.w	r8, r0, #4294967295
 8000466:	d22f      	bcs.n	80004c8 <__udivmoddi4+0x2b8>
 8000468:	429e      	cmp	r6, r3
 800046a:	d92d      	bls.n	80004c8 <__udivmoddi4+0x2b8>
 800046c:	3802      	subs	r0, #2
 800046e:	4463      	add	r3, ip
 8000470:	1b9b      	subs	r3, r3, r6
 8000472:	b289      	uxth	r1, r1
 8000474:	fbb3 f6f7 	udiv	r6, r3, r7
 8000478:	fb07 3316 	mls	r3, r7, r6, r3
 800047c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000480:	fb06 f30e 	mul.w	r3, r6, lr
 8000484:	428b      	cmp	r3, r1
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x28a>
 8000488:	eb1c 0101 	adds.w	r1, ip, r1
 800048c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000490:	d216      	bcs.n	80004c0 <__udivmoddi4+0x2b0>
 8000492:	428b      	cmp	r3, r1
 8000494:	d914      	bls.n	80004c0 <__udivmoddi4+0x2b0>
 8000496:	3e02      	subs	r6, #2
 8000498:	4461      	add	r1, ip
 800049a:	1ac9      	subs	r1, r1, r3
 800049c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004a0:	e738      	b.n	8000314 <__udivmoddi4+0x104>
 80004a2:	462e      	mov	r6, r5
 80004a4:	4628      	mov	r0, r5
 80004a6:	e705      	b.n	80002b4 <__udivmoddi4+0xa4>
 80004a8:	4606      	mov	r6, r0
 80004aa:	e6e3      	b.n	8000274 <__udivmoddi4+0x64>
 80004ac:	4618      	mov	r0, r3
 80004ae:	e6f8      	b.n	80002a2 <__udivmoddi4+0x92>
 80004b0:	454b      	cmp	r3, r9
 80004b2:	d2a9      	bcs.n	8000408 <__udivmoddi4+0x1f8>
 80004b4:	ebb9 0802 	subs.w	r8, r9, r2
 80004b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004bc:	3801      	subs	r0, #1
 80004be:	e7a3      	b.n	8000408 <__udivmoddi4+0x1f8>
 80004c0:	4646      	mov	r6, r8
 80004c2:	e7ea      	b.n	800049a <__udivmoddi4+0x28a>
 80004c4:	4620      	mov	r0, r4
 80004c6:	e794      	b.n	80003f2 <__udivmoddi4+0x1e2>
 80004c8:	4640      	mov	r0, r8
 80004ca:	e7d1      	b.n	8000470 <__udivmoddi4+0x260>
 80004cc:	46d0      	mov	r8, sl
 80004ce:	e77b      	b.n	80003c8 <__udivmoddi4+0x1b8>
 80004d0:	3b02      	subs	r3, #2
 80004d2:	4461      	add	r1, ip
 80004d4:	e732      	b.n	800033c <__udivmoddi4+0x12c>
 80004d6:	4630      	mov	r0, r6
 80004d8:	e709      	b.n	80002ee <__udivmoddi4+0xde>
 80004da:	4464      	add	r4, ip
 80004dc:	3802      	subs	r0, #2
 80004de:	e742      	b.n	8000366 <__udivmoddi4+0x156>

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <map_float_to_pwm>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static inline uint32_t map_float_to_pwm(float v)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	ed87 0a01 	vstr	s0, [r7, #4]
    if (v < 0.0f) v = 0.0f;
 80004ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80004f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80004f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004fa:	d502      	bpl.n	8000502 <map_float_to_pwm+0x1e>
 80004fc:	f04f 0300 	mov.w	r3, #0
 8000500:	607b      	str	r3, [r7, #4]
    if (v > 1.0f) v = 1.0f;
 8000502:	edd7 7a01 	vldr	s15, [r7, #4]
 8000506:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800050a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800050e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000512:	dd02      	ble.n	800051a <map_float_to_pwm+0x36>
 8000514:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000518:	607b      	str	r3, [r7, #4]
    return (uint32_t)(v * PWM_MAX);
 800051a:	edd7 7a01 	vldr	s15, [r7, #4]
 800051e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800053c <map_float_to_pwm+0x58>
 8000522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000526:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800052a:	ee17 3a90 	vmov	r3, s15
}
 800052e:	4618      	mov	r0, r3
 8000530:	370c      	adds	r7, #12
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	4479c000 	.word	0x4479c000

08000540 <DriveFromJoystick>:

void DriveFromJoystick(uint8_t x, uint8_t y)
{
 8000540:	b590      	push	{r4, r7, lr}
 8000542:	b087      	sub	sp, #28
 8000544:	af00      	add	r7, sp, #0
 8000546:	4603      	mov	r3, r0
 8000548:	460a      	mov	r2, r1
 800054a:	71fb      	strb	r3, [r7, #7]
 800054c:	4613      	mov	r3, r2
 800054e:	71bb      	strb	r3, [r7, #6]
    float speed, turn;
    float left, right;

    // Zona muerta: sin marcha atrás
    if (y < DEADZONE)
 8000550:	79bb      	ldrb	r3, [r7, #6]
 8000552:	2b31      	cmp	r3, #49	; 0x31
 8000554:	d808      	bhi.n	8000568 <DriveFromJoystick+0x28>
    {
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8000556:	4b3d      	ldr	r3, [pc, #244]	; (800064c <DriveFromJoystick+0x10c>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	2200      	movs	r2, #0
 800055c:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 800055e:	4b3c      	ldr	r3, [pc, #240]	; (8000650 <DriveFromJoystick+0x110>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	2200      	movs	r2, #0
 8000564:	63da      	str	r2, [r3, #60]	; 0x3c
        return;
 8000566:	e06e      	b.n	8000646 <DriveFromJoystick+0x106>
    }

    // Normalización
    speed = (float)(y - DEADZONE) / 50.0f;    // 0..1
 8000568:	79bb      	ldrb	r3, [r7, #6]
 800056a:	3b32      	subs	r3, #50	; 0x32
 800056c:	ee07 3a90 	vmov	s15, r3
 8000570:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000574:	eddf 6a37 	vldr	s13, [pc, #220]	; 8000654 <DriveFromJoystick+0x114>
 8000578:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800057c:	edc7 7a03 	vstr	s15, [r7, #12]
    turn  = ((float)x - 50.0f) / 50.0f;        // -1..1
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	ee07 3a90 	vmov	s15, r3
 8000586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800058a:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8000654 <DriveFromJoystick+0x114>
 800058e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000592:	eddf 6a30 	vldr	s13, [pc, #192]	; 8000654 <DriveFromJoystick+0x114>
 8000596:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800059a:	edc7 7a02 	vstr	s15, [r7, #8]

    // Control diferencial
    left  = speed * (1.0f - turn);
 800059e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80005a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80005a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80005aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80005ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80005b2:	edc7 7a05 	vstr	s15, [r7, #20]
    right = speed * (1.0f + turn);
 80005b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80005ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80005be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80005c2:	ed97 7a03 	vldr	s14, [r7, #12]
 80005c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80005ca:	edc7 7a04 	vstr	s15, [r7, #16]

    // Limitar
    if (left < 0) left = 0;
 80005ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80005d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80005d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005da:	d502      	bpl.n	80005e2 <DriveFromJoystick+0xa2>
 80005dc:	f04f 0300 	mov.w	r3, #0
 80005e0:	617b      	str	r3, [r7, #20]
    if (right < 0) right = 0;
 80005e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80005e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80005ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005ee:	d502      	bpl.n	80005f6 <DriveFromJoystick+0xb6>
 80005f0:	f04f 0300 	mov.w	r3, #0
 80005f4:	613b      	str	r3, [r7, #16]
    if (left > 1) left = 1;
 80005f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80005fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80005fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000606:	dd02      	ble.n	800060e <DriveFromJoystick+0xce>
 8000608:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800060c:	617b      	str	r3, [r7, #20]
    if (right > 1) right = 1;
 800060e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000612:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000616:	eef4 7ac7 	vcmpe.f32	s15, s14
 800061a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800061e:	dd02      	ble.n	8000626 <DriveFromJoystick+0xe6>
 8000620:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000624:	613b      	str	r3, [r7, #16]

    // Aplicar PWM
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, map_float_to_pwm(left));
 8000626:	4b09      	ldr	r3, [pc, #36]	; (800064c <DriveFromJoystick+0x10c>)
 8000628:	681c      	ldr	r4, [r3, #0]
 800062a:	ed97 0a05 	vldr	s0, [r7, #20]
 800062e:	f7ff ff59 	bl	80004e4 <map_float_to_pwm>
 8000632:	4603      	mov	r3, r0
 8000634:	6363      	str	r3, [r4, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, map_float_to_pwm(right));
 8000636:	4b06      	ldr	r3, [pc, #24]	; (8000650 <DriveFromJoystick+0x110>)
 8000638:	681c      	ldr	r4, [r3, #0]
 800063a:	ed97 0a04 	vldr	s0, [r7, #16]
 800063e:	f7ff ff51 	bl	80004e4 <map_float_to_pwm>
 8000642:	4603      	mov	r3, r0
 8000644:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 8000646:	371c      	adds	r7, #28
 8000648:	46bd      	mov	sp, r7
 800064a:	bd90      	pop	{r4, r7, pc}
 800064c:	20000078 	.word	0x20000078
 8000650:	20000030 	.word	0x20000030
 8000654:	42480000 	.word	0x42480000

08000658 <DriveAuto>:

void DriveAuto(void){
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
	//TODO: Crear modo auto
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr

08000666 <parseXY>:

int parseXY(const char *buf, uint8_t *x, uint8_t *y)
{
 8000666:	b480      	push	{r7}
 8000668:	b089      	sub	sp, #36	; 0x24
 800066a:	af00      	add	r7, sp, #0
 800066c:	60f8      	str	r0, [r7, #12]
 800066e:	60b9      	str	r1, [r7, #8]
 8000670:	607a      	str	r2, [r7, #4]
    if (buf[0] != 'X') return 0;
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b58      	cmp	r3, #88	; 0x58
 8000678:	d001      	beq.n	800067e <parseXY+0x18>
 800067a:	2300      	movs	r3, #0
 800067c:	e075      	b.n	800076a <parseXY+0x104>

    int i = 1;
 800067e:	2301      	movs	r3, #1
 8000680:	61fb      	str	r3, [r7, #28]
    int vx = 0, vy = 0;
 8000682:	2300      	movs	r3, #0
 8000684:	61bb      	str	r3, [r7, #24]
 8000686:	2300      	movs	r3, #0
 8000688:	617b      	str	r3, [r7, #20]

    if (buf[i] < '0' || buf[i] > '9') return 0;
 800068a:	69fb      	ldr	r3, [r7, #28]
 800068c:	68fa      	ldr	r2, [r7, #12]
 800068e:	4413      	add	r3, r2
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b2f      	cmp	r3, #47	; 0x2f
 8000694:	d905      	bls.n	80006a2 <parseXY+0x3c>
 8000696:	69fb      	ldr	r3, [r7, #28]
 8000698:	68fa      	ldr	r2, [r7, #12]
 800069a:	4413      	add	r3, r2
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	2b39      	cmp	r3, #57	; 0x39
 80006a0:	d911      	bls.n	80006c6 <parseXY+0x60>
 80006a2:	2300      	movs	r3, #0
 80006a4:	e061      	b.n	800076a <parseXY+0x104>

    while (buf[i] >= '0' && buf[i] <= '9')
        vx = vx * 10 + (buf[i++] - '0');
 80006a6:	69ba      	ldr	r2, [r7, #24]
 80006a8:	4613      	mov	r3, r2
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	4413      	add	r3, r2
 80006ae:	005b      	lsls	r3, r3, #1
 80006b0:	4619      	mov	r1, r3
 80006b2:	69fb      	ldr	r3, [r7, #28]
 80006b4:	1c5a      	adds	r2, r3, #1
 80006b6:	61fa      	str	r2, [r7, #28]
 80006b8:	461a      	mov	r2, r3
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	4413      	add	r3, r2
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	3b30      	subs	r3, #48	; 0x30
 80006c2:	440b      	add	r3, r1
 80006c4:	61bb      	str	r3, [r7, #24]
    while (buf[i] >= '0' && buf[i] <= '9')
 80006c6:	69fb      	ldr	r3, [r7, #28]
 80006c8:	68fa      	ldr	r2, [r7, #12]
 80006ca:	4413      	add	r3, r2
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b2f      	cmp	r3, #47	; 0x2f
 80006d0:	d905      	bls.n	80006de <parseXY+0x78>
 80006d2:	69fb      	ldr	r3, [r7, #28]
 80006d4:	68fa      	ldr	r2, [r7, #12]
 80006d6:	4413      	add	r3, r2
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	2b39      	cmp	r3, #57	; 0x39
 80006dc:	d9e3      	bls.n	80006a6 <parseXY+0x40>

    if (buf[i++] != 'Y') return 0;
 80006de:	69fb      	ldr	r3, [r7, #28]
 80006e0:	1c5a      	adds	r2, r3, #1
 80006e2:	61fa      	str	r2, [r7, #28]
 80006e4:	461a      	mov	r2, r3
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	4413      	add	r3, r2
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	2b59      	cmp	r3, #89	; 0x59
 80006ee:	d001      	beq.n	80006f4 <parseXY+0x8e>
 80006f0:	2300      	movs	r3, #0
 80006f2:	e03a      	b.n	800076a <parseXY+0x104>

    if (buf[i] < '0' || buf[i] > '9') return 0;
 80006f4:	69fb      	ldr	r3, [r7, #28]
 80006f6:	68fa      	ldr	r2, [r7, #12]
 80006f8:	4413      	add	r3, r2
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b2f      	cmp	r3, #47	; 0x2f
 80006fe:	d905      	bls.n	800070c <parseXY+0xa6>
 8000700:	69fb      	ldr	r3, [r7, #28]
 8000702:	68fa      	ldr	r2, [r7, #12]
 8000704:	4413      	add	r3, r2
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	2b39      	cmp	r3, #57	; 0x39
 800070a:	d911      	bls.n	8000730 <parseXY+0xca>
 800070c:	2300      	movs	r3, #0
 800070e:	e02c      	b.n	800076a <parseXY+0x104>

    while (buf[i] >= '0' && buf[i] <= '9')
        vy = vy * 10 + (buf[i++] - '0');
 8000710:	697a      	ldr	r2, [r7, #20]
 8000712:	4613      	mov	r3, r2
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	4413      	add	r3, r2
 8000718:	005b      	lsls	r3, r3, #1
 800071a:	4619      	mov	r1, r3
 800071c:	69fb      	ldr	r3, [r7, #28]
 800071e:	1c5a      	adds	r2, r3, #1
 8000720:	61fa      	str	r2, [r7, #28]
 8000722:	461a      	mov	r2, r3
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	4413      	add	r3, r2
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	3b30      	subs	r3, #48	; 0x30
 800072c:	440b      	add	r3, r1
 800072e:	617b      	str	r3, [r7, #20]
    while (buf[i] >= '0' && buf[i] <= '9')
 8000730:	69fb      	ldr	r3, [r7, #28]
 8000732:	68fa      	ldr	r2, [r7, #12]
 8000734:	4413      	add	r3, r2
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	2b2f      	cmp	r3, #47	; 0x2f
 800073a:	d905      	bls.n	8000748 <parseXY+0xe2>
 800073c:	69fb      	ldr	r3, [r7, #28]
 800073e:	68fa      	ldr	r2, [r7, #12]
 8000740:	4413      	add	r3, r2
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2b39      	cmp	r3, #57	; 0x39
 8000746:	d9e3      	bls.n	8000710 <parseXY+0xaa>

    if (vx > 100 || vy > 100) return 0;
 8000748:	69bb      	ldr	r3, [r7, #24]
 800074a:	2b64      	cmp	r3, #100	; 0x64
 800074c:	dc02      	bgt.n	8000754 <parseXY+0xee>
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	2b64      	cmp	r3, #100	; 0x64
 8000752:	dd01      	ble.n	8000758 <parseXY+0xf2>
 8000754:	2300      	movs	r3, #0
 8000756:	e008      	b.n	800076a <parseXY+0x104>

    *x = vx;
 8000758:	69bb      	ldr	r3, [r7, #24]
 800075a:	b2da      	uxtb	r2, r3
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	701a      	strb	r2, [r3, #0]
    *y = vy;
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	b2da      	uxtb	r2, r3
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	701a      	strb	r2, [r3, #0]
    return 1;
 8000768:	2301      	movs	r3, #1
}
 800076a:	4618      	mov	r0, r3
 800076c:	3724      	adds	r7, #36	; 0x24
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
	...

08000778 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800077c:	f000 fe3e 	bl	80013fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000780:	f000 f882 	bl	8000888 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000784:	f000 fa78 	bl	8000c78 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000788:	f000 f952 	bl	8000a30 <MX_TIM3_Init>
  MX_TIM2_Init();
 800078c:	f000 f8da 	bl	8000944 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000790:	f000 fa42 	bl	8000c18 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000794:	f000 f9c2 	bl	8000b1c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
  HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8000798:	2201      	movs	r2, #1
 800079a:	4925      	ldr	r1, [pc, #148]	; (8000830 <main+0xb8>)
 800079c:	4825      	ldr	r0, [pc, #148]	; (8000834 <main+0xbc>)
 800079e:	f003 f9b4 	bl	8003b0a <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80007a2:	2100      	movs	r1, #0
 80007a4:	4824      	ldr	r0, [pc, #144]	; (8000838 <main+0xc0>)
 80007a6:	f001 ff39 	bl	800261c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80007aa:	2108      	movs	r1, #8
 80007ac:	4823      	ldr	r0, [pc, #140]	; (800083c <main+0xc4>)
 80007ae:	f001 ff35 	bl	800261c <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007b2:	f004 f909 	bl	80049c8 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of controlMutex */
  controlMutexHandle = osMutexNew(&controlMutex_attributes);
 80007b6:	4822      	ldr	r0, [pc, #136]	; (8000840 <main+0xc8>)
 80007b8:	f004 fb39 	bl	8004e2e <osMutexNew>
 80007bc:	4603      	mov	r3, r0
 80007be:	4a21      	ldr	r2, [pc, #132]	; (8000844 <main+0xcc>)
 80007c0:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (32, sizeof(char), &myQueue01_attributes);
 80007c2:	4a21      	ldr	r2, [pc, #132]	; (8000848 <main+0xd0>)
 80007c4:	2101      	movs	r1, #1
 80007c6:	2020      	movs	r0, #32
 80007c8:	f004 fc3f 	bl	800504a <osMessageQueueNew>
 80007cc:	4603      	mov	r3, r0
 80007ce:	4a1f      	ldr	r2, [pc, #124]	; (800084c <main+0xd4>)
 80007d0:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80007d2:	4a1f      	ldr	r2, [pc, #124]	; (8000850 <main+0xd8>)
 80007d4:	2100      	movs	r1, #0
 80007d6:	481f      	ldr	r0, [pc, #124]	; (8000854 <main+0xdc>)
 80007d8:	f004 f940 	bl	8004a5c <osThreadNew>
 80007dc:	4603      	mov	r3, r0
 80007de:	4a1e      	ldr	r2, [pc, #120]	; (8000858 <main+0xe0>)
 80007e0:	6013      	str	r3, [r2, #0]

  /* creation of TestTask01 */
  TestTask01Handle = osThreadNew(TestTask, NULL, &TestTask01_attributes);
 80007e2:	4a1e      	ldr	r2, [pc, #120]	; (800085c <main+0xe4>)
 80007e4:	2100      	movs	r1, #0
 80007e6:	481e      	ldr	r0, [pc, #120]	; (8000860 <main+0xe8>)
 80007e8:	f004 f938 	bl	8004a5c <osThreadNew>
 80007ec:	4603      	mov	r3, r0
 80007ee:	4a1d      	ldr	r2, [pc, #116]	; (8000864 <main+0xec>)
 80007f0:	6013      	str	r3, [r2, #0]

  /* creation of PWM */
  PWMHandle = osThreadNew(PWMTask, NULL, &PWM_attributes);
 80007f2:	4a1d      	ldr	r2, [pc, #116]	; (8000868 <main+0xf0>)
 80007f4:	2100      	movs	r1, #0
 80007f6:	481d      	ldr	r0, [pc, #116]	; (800086c <main+0xf4>)
 80007f8:	f004 f930 	bl	8004a5c <osThreadNew>
 80007fc:	4603      	mov	r3, r0
 80007fe:	4a1c      	ldr	r2, [pc, #112]	; (8000870 <main+0xf8>)
 8000800:	6013      	str	r3, [r2, #0]

  /* creation of SensorUTask01 */
  SensorUTask01Handle = osThreadNew(SensorUTask, NULL, &SensorUTask01_attributes);
 8000802:	4a1c      	ldr	r2, [pc, #112]	; (8000874 <main+0xfc>)
 8000804:	2100      	movs	r1, #0
 8000806:	481c      	ldr	r0, [pc, #112]	; (8000878 <main+0x100>)
 8000808:	f004 f928 	bl	8004a5c <osThreadNew>
 800080c:	4603      	mov	r3, r0
 800080e:	4a1b      	ldr	r2, [pc, #108]	; (800087c <main+0x104>)
 8000810:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* creation of modeFlags */
  modeFlagsHandle = osEventFlagsNew(&modeFlags_attributes);
 8000812:	481b      	ldr	r0, [pc, #108]	; (8000880 <main+0x108>)
 8000814:	f004 f9cf 	bl	8004bb6 <osEventFlagsNew>
 8000818:	4603      	mov	r3, r0
 800081a:	4a1a      	ldr	r2, [pc, #104]	; (8000884 <main+0x10c>)
 800081c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  osEventFlagsSet(modeFlagsHandle, MODE_MANUAL);
 800081e:	4b19      	ldr	r3, [pc, #100]	; (8000884 <main+0x10c>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	2101      	movs	r1, #1
 8000824:	4618      	mov	r0, r3
 8000826:	f004 fa05 	bl	8004c34 <osEventFlagsSet>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800082a:	f004 f8f1 	bl	8004a10 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800082e:	e7fe      	b.n	800082e <main+0xb6>
 8000830:	20000168 	.word	0x20000168
 8000834:	20000108 	.word	0x20000108
 8000838:	20000078 	.word	0x20000078
 800083c:	20000030 	.word	0x20000030
 8000840:	08008acc 	.word	0x08008acc
 8000844:	20000160 	.word	0x20000160
 8000848:	08008ab4 	.word	0x08008ab4
 800084c:	2000015c 	.word	0x2000015c
 8000850:	08008a24 	.word	0x08008a24
 8000854:	08000df9 	.word	0x08000df9
 8000858:	2000014c 	.word	0x2000014c
 800085c:	08008a48 	.word	0x08008a48
 8000860:	08000e09 	.word	0x08000e09
 8000864:	20000150 	.word	0x20000150
 8000868:	08008a6c 	.word	0x08008a6c
 800086c:	08000f49 	.word	0x08000f49
 8000870:	20000154 	.word	0x20000154
 8000874:	08008a90 	.word	0x08008a90
 8000878:	08000ffd 	.word	0x08000ffd
 800087c:	20000158 	.word	0x20000158
 8000880:	08008adc 	.word	0x08008adc
 8000884:	20000164 	.word	0x20000164

08000888 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b094      	sub	sp, #80	; 0x50
 800088c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088e:	f107 0320 	add.w	r3, r7, #32
 8000892:	2230      	movs	r2, #48	; 0x30
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f008 f87a 	bl	8008990 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800089c:	f107 030c 	add.w	r3, r7, #12
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ac:	2300      	movs	r3, #0
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	4b22      	ldr	r3, [pc, #136]	; (800093c <SystemClock_Config+0xb4>)
 80008b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b4:	4a21      	ldr	r2, [pc, #132]	; (800093c <SystemClock_Config+0xb4>)
 80008b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ba:	6413      	str	r3, [r2, #64]	; 0x40
 80008bc:	4b1f      	ldr	r3, [pc, #124]	; (800093c <SystemClock_Config+0xb4>)
 80008be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008c4:	60bb      	str	r3, [r7, #8]
 80008c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008c8:	2300      	movs	r3, #0
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	4b1c      	ldr	r3, [pc, #112]	; (8000940 <SystemClock_Config+0xb8>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a1b      	ldr	r2, [pc, #108]	; (8000940 <SystemClock_Config+0xb8>)
 80008d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80008d6:	6013      	str	r3, [r2, #0]
 80008d8:	4b19      	ldr	r3, [pc, #100]	; (8000940 <SystemClock_Config+0xb8>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008e0:	607b      	str	r3, [r7, #4]
 80008e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008e4:	2302      	movs	r3, #2
 80008e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008e8:	2301      	movs	r3, #1
 80008ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008ec:	2310      	movs	r3, #16
 80008ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008f0:	2300      	movs	r3, #0
 80008f2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008f4:	f107 0320 	add.w	r3, r7, #32
 80008f8:	4618      	mov	r0, r3
 80008fa:	f001 f933 	bl	8001b64 <HAL_RCC_OscConfig>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000904:	f000 fbac 	bl	8001060 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000908:	230f      	movs	r3, #15
 800090a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800090c:	2300      	movs	r3, #0
 800090e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000910:	2300      	movs	r3, #0
 8000912:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000914:	2300      	movs	r3, #0
 8000916:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000918:	2300      	movs	r3, #0
 800091a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800091c:	f107 030c 	add.w	r3, r7, #12
 8000920:	2100      	movs	r1, #0
 8000922:	4618      	mov	r0, r3
 8000924:	f001 fb96 	bl	8002054 <HAL_RCC_ClockConfig>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800092e:	f000 fb97 	bl	8001060 <Error_Handler>
  }
}
 8000932:	bf00      	nop
 8000934:	3750      	adds	r7, #80	; 0x50
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40023800 	.word	0x40023800
 8000940:	40007000 	.word	0x40007000

08000944 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b08e      	sub	sp, #56	; 0x38
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800094a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800094e:	2200      	movs	r2, #0
 8000950:	601a      	str	r2, [r3, #0]
 8000952:	605a      	str	r2, [r3, #4]
 8000954:	609a      	str	r2, [r3, #8]
 8000956:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000958:	f107 0320 	add.w	r3, r7, #32
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000962:	1d3b      	adds	r3, r7, #4
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
 8000970:	615a      	str	r2, [r3, #20]
 8000972:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000974:	4b2d      	ldr	r3, [pc, #180]	; (8000a2c <MX_TIM2_Init+0xe8>)
 8000976:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800097a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 800097c:	4b2b      	ldr	r3, [pc, #172]	; (8000a2c <MX_TIM2_Init+0xe8>)
 800097e:	2207      	movs	r2, #7
 8000980:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000982:	4b2a      	ldr	r3, [pc, #168]	; (8000a2c <MX_TIM2_Init+0xe8>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000988:	4b28      	ldr	r3, [pc, #160]	; (8000a2c <MX_TIM2_Init+0xe8>)
 800098a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800098e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000990:	4b26      	ldr	r3, [pc, #152]	; (8000a2c <MX_TIM2_Init+0xe8>)
 8000992:	2200      	movs	r2, #0
 8000994:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000996:	4b25      	ldr	r3, [pc, #148]	; (8000a2c <MX_TIM2_Init+0xe8>)
 8000998:	2280      	movs	r2, #128	; 0x80
 800099a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800099c:	4823      	ldr	r0, [pc, #140]	; (8000a2c <MX_TIM2_Init+0xe8>)
 800099e:	f001 fd39 	bl	8002414 <HAL_TIM_Base_Init>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80009a8:	f000 fb5a 	bl	8001060 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009b0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009b6:	4619      	mov	r1, r3
 80009b8:	481c      	ldr	r0, [pc, #112]	; (8000a2c <MX_TIM2_Init+0xe8>)
 80009ba:	f002 fab9 	bl	8002f30 <HAL_TIM_ConfigClockSource>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80009c4:	f000 fb4c 	bl	8001060 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80009c8:	4818      	ldr	r0, [pc, #96]	; (8000a2c <MX_TIM2_Init+0xe8>)
 80009ca:	f001 fdcd 	bl	8002568 <HAL_TIM_PWM_Init>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80009d4:	f000 fb44 	bl	8001060 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009d8:	2300      	movs	r3, #0
 80009da:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009dc:	2300      	movs	r3, #0
 80009de:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009e0:	f107 0320 	add.w	r3, r7, #32
 80009e4:	4619      	mov	r1, r3
 80009e6:	4811      	ldr	r0, [pc, #68]	; (8000a2c <MX_TIM2_Init+0xe8>)
 80009e8:	f002 ffc0 	bl	800396c <HAL_TIMEx_MasterConfigSynchronization>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80009f2:	f000 fb35 	bl	8001060 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009f6:	2360      	movs	r3, #96	; 0x60
 80009f8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80009fa:	2300      	movs	r3, #0
 80009fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009fe:	2300      	movs	r3, #0
 8000a00:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a02:	2300      	movs	r3, #0
 8000a04:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a06:	1d3b      	adds	r3, r7, #4
 8000a08:	2208      	movs	r2, #8
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4807      	ldr	r0, [pc, #28]	; (8000a2c <MX_TIM2_Init+0xe8>)
 8000a0e:	f002 f9cd 	bl	8002dac <HAL_TIM_PWM_ConfigChannel>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000a18:	f000 fb22 	bl	8001060 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000a1c:	4803      	ldr	r0, [pc, #12]	; (8000a2c <MX_TIM2_Init+0xe8>)
 8000a1e:	f000 fbcb 	bl	80011b8 <HAL_TIM_MspPostInit>

}
 8000a22:	bf00      	nop
 8000a24:	3738      	adds	r7, #56	; 0x38
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	20000030 	.word	0x20000030

08000a30 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08e      	sub	sp, #56	; 0x38
 8000a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]
 8000a40:	609a      	str	r2, [r3, #8]
 8000a42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a44:	f107 0320 	add.w	r3, r7, #32
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]
 8000a5a:	611a      	str	r2, [r3, #16]
 8000a5c:	615a      	str	r2, [r3, #20]
 8000a5e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a60:	4b2c      	ldr	r3, [pc, #176]	; (8000b14 <MX_TIM3_Init+0xe4>)
 8000a62:	4a2d      	ldr	r2, [pc, #180]	; (8000b18 <MX_TIM3_Init+0xe8>)
 8000a64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8000a66:	4b2b      	ldr	r3, [pc, #172]	; (8000b14 <MX_TIM3_Init+0xe4>)
 8000a68:	2207      	movs	r2, #7
 8000a6a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a6c:	4b29      	ldr	r3, [pc, #164]	; (8000b14 <MX_TIM3_Init+0xe4>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000a72:	4b28      	ldr	r3, [pc, #160]	; (8000b14 <MX_TIM3_Init+0xe4>)
 8000a74:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a78:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a7a:	4b26      	ldr	r3, [pc, #152]	; (8000b14 <MX_TIM3_Init+0xe4>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a80:	4b24      	ldr	r3, [pc, #144]	; (8000b14 <MX_TIM3_Init+0xe4>)
 8000a82:	2280      	movs	r2, #128	; 0x80
 8000a84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a86:	4823      	ldr	r0, [pc, #140]	; (8000b14 <MX_TIM3_Init+0xe4>)
 8000a88:	f001 fcc4 	bl	8002414 <HAL_TIM_Base_Init>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000a92:	f000 fae5 	bl	8001060 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a9a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	481c      	ldr	r0, [pc, #112]	; (8000b14 <MX_TIM3_Init+0xe4>)
 8000aa4:	f002 fa44 	bl	8002f30 <HAL_TIM_ConfigClockSource>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000aae:	f000 fad7 	bl	8001060 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000ab2:	4818      	ldr	r0, [pc, #96]	; (8000b14 <MX_TIM3_Init+0xe4>)
 8000ab4:	f001 fd58 	bl	8002568 <HAL_TIM_PWM_Init>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000abe:	f000 facf 	bl	8001060 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000aca:	f107 0320 	add.w	r3, r7, #32
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4810      	ldr	r0, [pc, #64]	; (8000b14 <MX_TIM3_Init+0xe4>)
 8000ad2:	f002 ff4b 	bl	800396c <HAL_TIMEx_MasterConfigSynchronization>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000adc:	f000 fac0 	bl	8001060 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ae0:	2360      	movs	r3, #96	; 0x60
 8000ae2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000aec:	2300      	movs	r3, #0
 8000aee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000af0:	1d3b      	adds	r3, r7, #4
 8000af2:	2200      	movs	r2, #0
 8000af4:	4619      	mov	r1, r3
 8000af6:	4807      	ldr	r0, [pc, #28]	; (8000b14 <MX_TIM3_Init+0xe4>)
 8000af8:	f002 f958 	bl	8002dac <HAL_TIM_PWM_ConfigChannel>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000b02:	f000 faad 	bl	8001060 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000b06:	4803      	ldr	r0, [pc, #12]	; (8000b14 <MX_TIM3_Init+0xe4>)
 8000b08:	f000 fb56 	bl	80011b8 <HAL_TIM_MspPostInit>

}
 8000b0c:	bf00      	nop
 8000b0e:	3738      	adds	r7, #56	; 0x38
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20000078 	.word	0x20000078
 8000b18:	40000400 	.word	0x40000400

08000b1c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b08a      	sub	sp, #40	; 0x28
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b22:	f107 0318 	add.w	r3, r7, #24
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	605a      	str	r2, [r3, #4]
 8000b2c:	609a      	str	r2, [r3, #8]
 8000b2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b30:	f107 0310 	add.w	r3, r7, #16
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000b3a:	463b      	mov	r3, r7
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000b46:	4b32      	ldr	r3, [pc, #200]	; (8000c10 <MX_TIM4_Init+0xf4>)
 8000b48:	4a32      	ldr	r2, [pc, #200]	; (8000c14 <MX_TIM4_Init+0xf8>)
 8000b4a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 15;
 8000b4c:	4b30      	ldr	r3, [pc, #192]	; (8000c10 <MX_TIM4_Init+0xf4>)
 8000b4e:	220f      	movs	r2, #15
 8000b50:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b52:	4b2f      	ldr	r3, [pc, #188]	; (8000c10 <MX_TIM4_Init+0xf4>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000b58:	4b2d      	ldr	r3, [pc, #180]	; (8000c10 <MX_TIM4_Init+0xf4>)
 8000b5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b5e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b60:	4b2b      	ldr	r3, [pc, #172]	; (8000c10 <MX_TIM4_Init+0xf4>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b66:	4b2a      	ldr	r3, [pc, #168]	; (8000c10 <MX_TIM4_Init+0xf4>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000b6c:	4828      	ldr	r0, [pc, #160]	; (8000c10 <MX_TIM4_Init+0xf4>)
 8000b6e:	f001 fc51 	bl	8002414 <HAL_TIM_Base_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8000b78:	f000 fa72 	bl	8001060 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b80:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000b82:	f107 0318 	add.w	r3, r7, #24
 8000b86:	4619      	mov	r1, r3
 8000b88:	4821      	ldr	r0, [pc, #132]	; (8000c10 <MX_TIM4_Init+0xf4>)
 8000b8a:	f002 f9d1 	bl	8002f30 <HAL_TIM_ConfigClockSource>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000b94:	f000 fa64 	bl	8001060 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8000b98:	481d      	ldr	r0, [pc, #116]	; (8000c10 <MX_TIM4_Init+0xf4>)
 8000b9a:	f001 fdef 	bl	800277c <HAL_TIM_IC_Init>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8000ba4:	f000 fa5c 	bl	8001060 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bac:	2300      	movs	r3, #0
 8000bae:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000bb0:	f107 0310 	add.w	r3, r7, #16
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4816      	ldr	r0, [pc, #88]	; (8000c10 <MX_TIM4_Init+0xf4>)
 8000bb8:	f002 fed8 	bl	800396c <HAL_TIMEx_MasterConfigSynchronization>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 8000bc2:	f000 fa4d 	bl	8001060 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000bd6:	463b      	mov	r3, r7
 8000bd8:	2200      	movs	r2, #0
 8000bda:	4619      	mov	r1, r3
 8000bdc:	480c      	ldr	r0, [pc, #48]	; (8000c10 <MX_TIM4_Init+0xf4>)
 8000bde:	f002 f849 	bl	8002c74 <HAL_TIM_IC_ConfigChannel>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8000be8:	f000 fa3a 	bl	8001060 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000bec:	2302      	movs	r3, #2
 8000bee:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000bf0:	463b      	mov	r3, r7
 8000bf2:	2204      	movs	r2, #4
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4806      	ldr	r0, [pc, #24]	; (8000c10 <MX_TIM4_Init+0xf4>)
 8000bf8:	f002 f83c 	bl	8002c74 <HAL_TIM_IC_ConfigChannel>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_TIM4_Init+0xea>
  {
    Error_Handler();
 8000c02:	f000 fa2d 	bl	8001060 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000c06:	bf00      	nop
 8000c08:	3728      	adds	r7, #40	; 0x28
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	200000c0 	.word	0x200000c0
 8000c14:	40000800 	.word	0x40000800

08000c18 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c1c:	4b13      	ldr	r3, [pc, #76]	; (8000c6c <MX_USART1_UART_Init+0x54>)
 8000c1e:	4a14      	ldr	r2, [pc, #80]	; (8000c70 <MX_USART1_UART_Init+0x58>)
 8000c20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000c22:	4b12      	ldr	r3, [pc, #72]	; (8000c6c <MX_USART1_UART_Init+0x54>)
 8000c24:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000c28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c2a:	4b10      	ldr	r3, [pc, #64]	; (8000c6c <MX_USART1_UART_Init+0x54>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c30:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <MX_USART1_UART_Init+0x54>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c36:	4b0d      	ldr	r3, [pc, #52]	; (8000c6c <MX_USART1_UART_Init+0x54>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c3c:	4b0b      	ldr	r3, [pc, #44]	; (8000c6c <MX_USART1_UART_Init+0x54>)
 8000c3e:	220c      	movs	r2, #12
 8000c40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c42:	4b0a      	ldr	r3, [pc, #40]	; (8000c6c <MX_USART1_UART_Init+0x54>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c48:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <MX_USART1_UART_Init+0x54>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c4e:	4807      	ldr	r0, [pc, #28]	; (8000c6c <MX_USART1_UART_Init+0x54>)
 8000c50:	f002 ff0e 	bl	8003a70 <HAL_UART_Init>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000c5a:	f000 fa01 	bl	8001060 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8000c5e:	2201      	movs	r2, #1
 8000c60:	4904      	ldr	r1, [pc, #16]	; (8000c74 <MX_USART1_UART_Init+0x5c>)
 8000c62:	4802      	ldr	r0, [pc, #8]	; (8000c6c <MX_USART1_UART_Init+0x54>)
 8000c64:	f002 ff51 	bl	8003b0a <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 8000c68:	bf00      	nop
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20000108 	.word	0x20000108
 8000c70:	40011000 	.word	0x40011000
 8000c74:	20000168 	.word	0x20000168

08000c78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b088      	sub	sp, #32
 8000c7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c7e:	f107 030c 	add.w	r3, r7, #12
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
 8000c8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60bb      	str	r3, [r7, #8]
 8000c92:	4b19      	ldr	r3, [pc, #100]	; (8000cf8 <MX_GPIO_Init+0x80>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	4a18      	ldr	r2, [pc, #96]	; (8000cf8 <MX_GPIO_Init+0x80>)
 8000c98:	f043 0302 	orr.w	r3, r3, #2
 8000c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9e:	4b16      	ldr	r3, [pc, #88]	; (8000cf8 <MX_GPIO_Init+0x80>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	f003 0302 	and.w	r3, r3, #2
 8000ca6:	60bb      	str	r3, [r7, #8]
 8000ca8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	607b      	str	r3, [r7, #4]
 8000cae:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <MX_GPIO_Init+0x80>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	4a11      	ldr	r2, [pc, #68]	; (8000cf8 <MX_GPIO_Init+0x80>)
 8000cb4:	f043 0301 	orr.w	r3, r3, #1
 8000cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cba:	4b0f      	ldr	r3, [pc, #60]	; (8000cf8 <MX_GPIO_Init+0x80>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	f003 0301 	and.w	r3, r3, #1
 8000cc2:	607b      	str	r3, [r7, #4]
 8000cc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ccc:	480b      	ldr	r0, [pc, #44]	; (8000cfc <MX_GPIO_Init+0x84>)
 8000cce:	f000 ff2f 	bl	8001b30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000cd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cd6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce4:	f107 030c 	add.w	r3, r7, #12
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4804      	ldr	r0, [pc, #16]	; (8000cfc <MX_GPIO_Init+0x84>)
 8000cec:	f000 fd9c 	bl	8001828 <HAL_GPIO_Init>

}
 8000cf0:	bf00      	nop
 8000cf2:	3720      	adds	r7, #32
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40020000 	.word	0x40020000

08000d00 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b084      	sub	sp, #16
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a0b      	ldr	r2, [pc, #44]	; (8000d3c <HAL_UART_RxCpltCallback+0x3c>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d10f      	bne.n	8000d32 <HAL_UART_RxCpltCallback+0x32>
		char c = rx_byte;
 8000d12:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <HAL_UART_RxCpltCallback+0x40>)
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	73fb      	strb	r3, [r7, #15]

		// Meter el carácter en la cola SIN BLOQUEO (desde ISR)
		osMessageQueuePut(myQueue01Handle, &c, 0, 0);
 8000d18:	4b0a      	ldr	r3, [pc, #40]	; (8000d44 <HAL_UART_RxCpltCallback+0x44>)
 8000d1a:	6818      	ldr	r0, [r3, #0]
 8000d1c:	f107 010f 	add.w	r1, r7, #15
 8000d20:	2300      	movs	r3, #0
 8000d22:	2200      	movs	r2, #0
 8000d24:	f004 fa04 	bl	8005130 <osMessageQueuePut>

		// Reiniciar recepción
		HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	4905      	ldr	r1, [pc, #20]	; (8000d40 <HAL_UART_RxCpltCallback+0x40>)
 8000d2c:	4806      	ldr	r0, [pc, #24]	; (8000d48 <HAL_UART_RxCpltCallback+0x48>)
 8000d2e:	f002 feec 	bl	8003b0a <HAL_UART_Receive_IT>
	}
}
 8000d32:	bf00      	nop
 8000d34:	3710      	adds	r7, #16
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40011000 	.word	0x40011000
 8000d40:	20000168 	.word	0x20000168
 8000d44:	2000015c 	.word	0x2000015c
 8000d48:	20000108 	.word	0x20000108

08000d4c <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a21      	ldr	r2, [pc, #132]	; (8000de0 <HAL_TIM_IC_CaptureCallback+0x94>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d13b      	bne.n	8000dd6 <HAL_TIM_IC_CaptureCallback+0x8a>
    {
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	7f1b      	ldrb	r3, [r3, #28]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d107      	bne.n	8000d76 <HAL_TIM_IC_CaptureCallback+0x2a>
        {
            ic_rise = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000d66:	2100      	movs	r1, #0
 8000d68:	6878      	ldr	r0, [r7, #4]
 8000d6a:	f002 f9a9 	bl	80030c0 <HAL_TIM_ReadCapturedValue>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	4a1c      	ldr	r2, [pc, #112]	; (8000de4 <HAL_TIM_IC_CaptureCallback+0x98>)
 8000d72:	6013      	str	r3, [r2, #0]

            Distance_cm = diff / 58.0f;
            capture_done = 1;
        }
    }
}
 8000d74:	e02f      	b.n	8000dd6 <HAL_TIM_IC_CaptureCallback+0x8a>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	7f1b      	ldrb	r3, [r3, #28]
 8000d7a:	2b02      	cmp	r3, #2
 8000d7c:	d12b      	bne.n	8000dd6 <HAL_TIM_IC_CaptureCallback+0x8a>
            ic_fall = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000d7e:	2104      	movs	r1, #4
 8000d80:	6878      	ldr	r0, [r7, #4]
 8000d82:	f002 f99d 	bl	80030c0 <HAL_TIM_ReadCapturedValue>
 8000d86:	4603      	mov	r3, r0
 8000d88:	4a17      	ldr	r2, [pc, #92]	; (8000de8 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000d8a:	6013      	str	r3, [r2, #0]
            if (ic_fall >= ic_rise)
 8000d8c:	4b16      	ldr	r3, [pc, #88]	; (8000de8 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	4b14      	ldr	r3, [pc, #80]	; (8000de4 <HAL_TIM_IC_CaptureCallback+0x98>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	d306      	bcc.n	8000da6 <HAL_TIM_IC_CaptureCallback+0x5a>
                diff = ic_fall - ic_rise;
 8000d98:	4b13      	ldr	r3, [pc, #76]	; (8000de8 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4b11      	ldr	r3, [pc, #68]	; (8000de4 <HAL_TIM_IC_CaptureCallback+0x98>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	1ad3      	subs	r3, r2, r3
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	e008      	b.n	8000db8 <HAL_TIM_IC_CaptureCallback+0x6c>
                diff = (htim->Init.Period - ic_rise) + ic_fall;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	68da      	ldr	r2, [r3, #12]
 8000daa:	4b0e      	ldr	r3, [pc, #56]	; (8000de4 <HAL_TIM_IC_CaptureCallback+0x98>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	1ad2      	subs	r2, r2, r3
 8000db0:	4b0d      	ldr	r3, [pc, #52]	; (8000de8 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4413      	add	r3, r2
 8000db6:	60fb      	str	r3, [r7, #12]
            Distance_cm = diff / 58.0f;
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	ee07 3a90 	vmov	s15, r3
 8000dbe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000dc2:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8000dec <HAL_TIM_IC_CaptureCallback+0xa0>
 8000dc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dca:	4b09      	ldr	r3, [pc, #36]	; (8000df0 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000dcc:	edc3 7a00 	vstr	s15, [r3]
            capture_done = 1;
 8000dd0:	4b08      	ldr	r3, [pc, #32]	; (8000df4 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	701a      	strb	r2, [r3, #0]
}
 8000dd6:	bf00      	nop
 8000dd8:	3710      	adds	r7, #16
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40000400 	.word	0x40000400
 8000de4:	2000016c 	.word	0x2000016c
 8000de8:	20000170 	.word	0x20000170
 8000dec:	42680000 	.word	0x42680000
 8000df0:	20000178 	.word	0x20000178
 8000df4:	20000174 	.word	0x20000174

08000df8 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000e00:	2001      	movs	r0, #1
 8000e02:	f003 febd 	bl	8004b80 <osDelay>
 8000e06:	e7fb      	b.n	8000e00 <StartDefaultTask+0x8>

08000e08 <TestTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TestTask */
void TestTask(void *argument)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08a      	sub	sp, #40	; 0x28
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TestTask */
	/* Infinite loop */
	char c;
	char buffer[20];
	uint8_t idx = 0;
 8000e10:	2300      	movs	r3, #0
 8000e12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	for (;;) {
		// Espera bloqueante: eficiente
		if (osMessageQueueGet(myQueue01Handle, &c, NULL, osWaitForever)== osOK) {
 8000e16:	4b47      	ldr	r3, [pc, #284]	; (8000f34 <TestTask+0x12c>)
 8000e18:	6818      	ldr	r0, [r3, #0]
 8000e1a:	f107 0126 	add.w	r1, r7, #38	; 0x26
 8000e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e22:	2200      	movs	r2, #0
 8000e24:	f004 f9e4 	bl	80051f0 <osMessageQueueGet>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d1f3      	bne.n	8000e16 <TestTask+0xe>
			// 1) Modo M / A
			if (c == 'C') {
 8000e2e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e32:	2b43      	cmp	r3, #67	; 0x43
 8000e34:	d10c      	bne.n	8000e50 <TestTask+0x48>
				osEventFlagsClear(modeFlagsHandle, MODE_AUTO);
 8000e36:	4b40      	ldr	r3, [pc, #256]	; (8000f38 <TestTask+0x130>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2102      	movs	r1, #2
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f003 ff3d 	bl	8004cbc <osEventFlagsClear>
				osEventFlagsSet(modeFlagsHandle, MODE_MANUAL);
 8000e42:	4b3d      	ldr	r3, [pc, #244]	; (8000f38 <TestTask+0x130>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2101      	movs	r1, #1
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f003 fef3 	bl	8004c34 <osEventFlagsSet>
 8000e4e:	e7e2      	b.n	8000e16 <TestTask+0xe>
			} else if (c == 'c') {
 8000e50:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e54:	2b63      	cmp	r3, #99	; 0x63
 8000e56:	d10c      	bne.n	8000e72 <TestTask+0x6a>
			    osEventFlagsClear(modeFlagsHandle, MODE_MANUAL);
 8000e58:	4b37      	ldr	r3, [pc, #220]	; (8000f38 <TestTask+0x130>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f003 ff2c 	bl	8004cbc <osEventFlagsClear>
			    osEventFlagsSet(modeFlagsHandle, MODE_AUTO);
 8000e64:	4b34      	ldr	r3, [pc, #208]	; (8000f38 <TestTask+0x130>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2102      	movs	r1, #2
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f003 fee2 	bl	8004c34 <osEventFlagsSet>
 8000e70:	e7d1      	b.n	8000e16 <TestTask+0xe>
			}

			// 2) Joystick Xnnn,Ynnn
			else {
				if ((c == '\n') || (c == '\r') || (c == '>')) {
 8000e72:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e76:	2b0a      	cmp	r3, #10
 8000e78:	d007      	beq.n	8000e8a <TestTask+0x82>
 8000e7a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e7e:	2b0d      	cmp	r3, #13
 8000e80:	d003      	beq.n	8000e8a <TestTask+0x82>
 8000e82:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e86:	2b3e      	cmp	r3, #62	; 0x3e
 8000e88:	d139      	bne.n	8000efe <TestTask+0xf6>
					buffer[idx] = '\0';
 8000e8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e8e:	3328      	adds	r3, #40	; 0x28
 8000e90:	443b      	add	r3, r7
 8000e92:	2200      	movs	r2, #0
 8000e94:	f803 2c18 	strb.w	r2, [r3, #-24]

					uint8_t x, y;
					if (parseXY(buffer, &x, &y)) {
 8000e98:	f107 020e 	add.w	r2, r7, #14
 8000e9c:	f107 010f 	add.w	r1, r7, #15
 8000ea0:	f107 0310 	add.w	r3, r7, #16
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff fbde 	bl	8000666 <parseXY>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d01b      	beq.n	8000ee8 <TestTask+0xe0>
						osMutexAcquire(controlMutexHandle, osWaitForever);
 8000eb0:	4b22      	ldr	r3, [pc, #136]	; (8000f3c <TestTask+0x134>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f004 f83e 	bl	8004f3a <osMutexAcquire>
						joy_x = abs((int)x - 100);
 8000ebe:	7bfb      	ldrb	r3, [r7, #15]
 8000ec0:	3b64      	subs	r3, #100	; 0x64
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	bfb8      	it	lt
 8000ec6:	425b      	neglt	r3, r3
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	4b1d      	ldr	r3, [pc, #116]	; (8000f40 <TestTask+0x138>)
 8000ecc:	701a      	strb	r2, [r3, #0]
						joy_y = abs((int)y - 100);
 8000ece:	7bbb      	ldrb	r3, [r7, #14]
 8000ed0:	3b64      	subs	r3, #100	; 0x64
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	bfb8      	it	lt
 8000ed6:	425b      	neglt	r3, r3
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	4b1a      	ldr	r3, [pc, #104]	; (8000f44 <TestTask+0x13c>)
 8000edc:	701a      	strb	r2, [r3, #0]
						osMutexRelease(controlMutexHandle);
 8000ede:	4b17      	ldr	r3, [pc, #92]	; (8000f3c <TestTask+0x134>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f004 f874 	bl	8004fd0 <osMutexRelease>
					}
					memset(buffer, 0, sizeof(buffer));
 8000ee8:	f107 0310 	add.w	r3, r7, #16
 8000eec:	2214      	movs	r2, #20
 8000eee:	2100      	movs	r1, #0
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f007 fd4d 	bl	8008990 <memset>
					idx = 0;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if ((c == '\n') || (c == '\r') || (c == '>')) {
 8000efc:	e019      	b.n	8000f32 <TestTask+0x12a>
				} else if (idx < sizeof(buffer) - 1) {
 8000efe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f02:	2b12      	cmp	r3, #18
 8000f04:	d80b      	bhi.n	8000f1e <TestTask+0x116>
					buffer[idx++] = c;
 8000f06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f0a:	1c5a      	adds	r2, r3, #1
 8000f0c:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8000f10:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8000f14:	3328      	adds	r3, #40	; 0x28
 8000f16:	443b      	add	r3, r7
 8000f18:	f803 2c18 	strb.w	r2, [r3, #-24]
 8000f1c:	e77b      	b.n	8000e16 <TestTask+0xe>
				} else {
				    memset(buffer, 0, sizeof(buffer));
 8000f1e:	f107 0310 	add.w	r3, r7, #16
 8000f22:	2214      	movs	r2, #20
 8000f24:	2100      	movs	r1, #0
 8000f26:	4618      	mov	r0, r3
 8000f28:	f007 fd32 	bl	8008990 <memset>
				    idx = 0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (osMessageQueueGet(myQueue01Handle, &c, NULL, osWaitForever)== osOK) {
 8000f32:	e770      	b.n	8000e16 <TestTask+0xe>
 8000f34:	2000015c 	.word	0x2000015c
 8000f38:	20000164 	.word	0x20000164
 8000f3c:	20000160 	.word	0x20000160
 8000f40:	20000000 	.word	0x20000000
 8000f44:	20000001 	.word	0x20000001

08000f48 <PWMTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PWMTask */
void PWMTask(void *argument)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
    uint8_t x, y;
    uint32_t flags;
    for(;;)
    {
        flags = osEventFlagsWait(
 8000f50:	4b26      	ldr	r3, [pc, #152]	; (8000fec <PWMTask+0xa4>)
 8000f52:	6818      	ldr	r0, [r3, #0]
 8000f54:	f04f 33ff 	mov.w	r3, #4294967295
 8000f58:	2202      	movs	r2, #2
 8000f5a:	2103      	movs	r1, #3
 8000f5c:	f003 ff01 	bl	8004d62 <osEventFlagsWait>
 8000f60:	60f8      	str	r0, [r7, #12]
					osFlagsWaitAny | osFlagsNoClear,
					osWaitForever
				);

        // ===== MODO MANUAL =====
		if (flags & MODE_MANUAL)
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	f003 0301 	and.w	r3, r3, #1
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d027      	beq.n	8000fbc <PWMTask+0x74>
		{
			for (;;)
			{
				flags = osEventFlagsGet(modeFlagsHandle);
 8000f6c:	4b1f      	ldr	r3, [pc, #124]	; (8000fec <PWMTask+0xa4>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4618      	mov	r0, r3
 8000f72:	f003 fed5 	bl	8004d20 <osEventFlagsGet>
 8000f76:	60f8      	str	r0, [r7, #12]
				if (!(flags & MODE_MANUAL))
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d01b      	beq.n	8000fba <PWMTask+0x72>
					break;

				osMutexAcquire(controlMutexHandle, osWaitForever);
 8000f82:	4b1b      	ldr	r3, [pc, #108]	; (8000ff0 <PWMTask+0xa8>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f04f 31ff 	mov.w	r1, #4294967295
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f003 ffd5 	bl	8004f3a <osMutexAcquire>
				x = joy_x;
 8000f90:	4b18      	ldr	r3, [pc, #96]	; (8000ff4 <PWMTask+0xac>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	72fb      	strb	r3, [r7, #11]
				y = joy_y;
 8000f96:	4b18      	ldr	r3, [pc, #96]	; (8000ff8 <PWMTask+0xb0>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	72bb      	strb	r3, [r7, #10]
				osMutexRelease(controlMutexHandle);
 8000f9c:	4b14      	ldr	r3, [pc, #80]	; (8000ff0 <PWMTask+0xa8>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f004 f815 	bl	8004fd0 <osMutexRelease>

				DriveFromJoystick(x, y);
 8000fa6:	7aba      	ldrb	r2, [r7, #10]
 8000fa8:	7afb      	ldrb	r3, [r7, #11]
 8000faa:	4611      	mov	r1, r2
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff fac7 	bl	8000540 <DriveFromJoystick>

				osDelay(20);   // 50 Hz
 8000fb2:	2014      	movs	r0, #20
 8000fb4:	f003 fde4 	bl	8004b80 <osDelay>
				flags = osEventFlagsGet(modeFlagsHandle);
 8000fb8:	e7d8      	b.n	8000f6c <PWMTask+0x24>
					break;
 8000fba:	bf00      	nop
			}
		}
		// ===== MODO AUTOM�?TICO =====
		if (flags & MODE_AUTO)
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	f003 0302 	and.w	r3, r3, #2
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d0c4      	beq.n	8000f50 <PWMTask+0x8>
		{
			for (;;)
			{
				flags = osEventFlagsGet(modeFlagsHandle);
 8000fc6:	4b09      	ldr	r3, [pc, #36]	; (8000fec <PWMTask+0xa4>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f003 fea8 	bl	8004d20 <osEventFlagsGet>
 8000fd0:	60f8      	str	r0, [r7, #12]
				if (!(flags & MODE_AUTO))
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	f003 0302 	and.w	r3, r3, #2
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d005      	beq.n	8000fe8 <PWMTask+0xa0>
					break;

				DriveAuto();
 8000fdc:	f7ff fb3c 	bl	8000658 <DriveAuto>

				osDelay(50);   // control más lento
 8000fe0:	2032      	movs	r0, #50	; 0x32
 8000fe2:	f003 fdcd 	bl	8004b80 <osDelay>
				flags = osEventFlagsGet(modeFlagsHandle);
 8000fe6:	e7ee      	b.n	8000fc6 <PWMTask+0x7e>
					break;
 8000fe8:	bf00      	nop
        flags = osEventFlagsWait(
 8000fea:	e7b1      	b.n	8000f50 <PWMTask+0x8>
 8000fec:	20000164 	.word	0x20000164
 8000ff0:	20000160 	.word	0x20000160
 8000ff4:	20000000 	.word	0x20000000
 8000ff8:	20000001 	.word	0x20000001

08000ffc <SensorUTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SensorUTask */
void SensorUTask(void *argument)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SensorUTask */
	HAL_TIM_Base_Start(&htim3);
 8001004:	4813      	ldr	r0, [pc, #76]	; (8001054 <SensorUTask+0x58>)
 8001006:	f001 fa55 	bl	80024b4 <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 800100a:	2100      	movs	r1, #0
 800100c:	4811      	ldr	r0, [pc, #68]	; (8001054 <SensorUTask+0x58>)
 800100e:	f001 fc0f 	bl	8002830 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8001012:	2104      	movs	r1, #4
 8001014:	480f      	ldr	r0, [pc, #60]	; (8001054 <SensorUTask+0x58>)
 8001016:	f001 fc0b 	bl	8002830 <HAL_TIM_IC_Start_IT>
	for(;;)
	{
		// 1. Resetear el flag de medición
		capture_done = 0;
 800101a:	4b0f      	ldr	r3, [pc, #60]	; (8001058 <SensorUTask+0x5c>)
 800101c:	2200      	movs	r2, #0
 800101e:	701a      	strb	r2, [r3, #0]

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001020:	2201      	movs	r2, #1
 8001022:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001026:	480d      	ldr	r0, [pc, #52]	; (800105c <SensorUTask+0x60>)
 8001028:	f000 fd82 	bl	8001b30 <HAL_GPIO_WritePin>
		osDelay(1); // Usamos FreeRTOS delay (1ms > 10us)
 800102c:	2001      	movs	r0, #1
 800102e:	f003 fda7 	bl	8004b80 <osDelay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001032:	2200      	movs	r2, #0
 8001034:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001038:	4808      	ldr	r0, [pc, #32]	; (800105c <SensorUTask+0x60>)
 800103a:	f000 fd79 	bl	8001b30 <HAL_GPIO_WritePin>

		while (capture_done != 1)
 800103e:	bf00      	nop
 8001040:	4b05      	ldr	r3, [pc, #20]	; (8001058 <SensorUTask+0x5c>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	2b01      	cmp	r3, #1
 8001048:	d1fa      	bne.n	8001040 <SensorUTask+0x44>
		{

		}

		osDelay(500); // Medir cada 500ms
 800104a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800104e:	f003 fd97 	bl	8004b80 <osDelay>
		capture_done = 0;
 8001052:	e7e2      	b.n	800101a <SensorUTask+0x1e>
 8001054:	20000078 	.word	0x20000078
 8001058:	20000174 	.word	0x20000174
 800105c:	40020000 	.word	0x40020000

08001060 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001064:	b672      	cpsid	i
}
 8001066:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001068:	e7fe      	b.n	8001068 <Error_Handler+0x8>
	...

0800106c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	4b12      	ldr	r3, [pc, #72]	; (80010c0 <HAL_MspInit+0x54>)
 8001078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107a:	4a11      	ldr	r2, [pc, #68]	; (80010c0 <HAL_MspInit+0x54>)
 800107c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001080:	6453      	str	r3, [r2, #68]	; 0x44
 8001082:	4b0f      	ldr	r3, [pc, #60]	; (80010c0 <HAL_MspInit+0x54>)
 8001084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001086:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	603b      	str	r3, [r7, #0]
 8001092:	4b0b      	ldr	r3, [pc, #44]	; (80010c0 <HAL_MspInit+0x54>)
 8001094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001096:	4a0a      	ldr	r2, [pc, #40]	; (80010c0 <HAL_MspInit+0x54>)
 8001098:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800109c:	6413      	str	r3, [r2, #64]	; 0x40
 800109e:	4b08      	ldr	r3, [pc, #32]	; (80010c0 <HAL_MspInit+0x54>)
 80010a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a6:	603b      	str	r3, [r7, #0]
 80010a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010aa:	2200      	movs	r2, #0
 80010ac:	210f      	movs	r1, #15
 80010ae:	f06f 0001 	mvn.w	r0, #1
 80010b2:	f000 faf0 	bl	8001696 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40023800 	.word	0x40023800

080010c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08c      	sub	sp, #48	; 0x30
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010cc:	f107 031c 	add.w	r3, r7, #28
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010e4:	d10e      	bne.n	8001104 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	61bb      	str	r3, [r7, #24]
 80010ea:	4b2f      	ldr	r3, [pc, #188]	; (80011a8 <HAL_TIM_Base_MspInit+0xe4>)
 80010ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ee:	4a2e      	ldr	r2, [pc, #184]	; (80011a8 <HAL_TIM_Base_MspInit+0xe4>)
 80010f0:	f043 0301 	orr.w	r3, r3, #1
 80010f4:	6413      	str	r3, [r2, #64]	; 0x40
 80010f6:	4b2c      	ldr	r3, [pc, #176]	; (80011a8 <HAL_TIM_Base_MspInit+0xe4>)
 80010f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fa:	f003 0301 	and.w	r3, r3, #1
 80010fe:	61bb      	str	r3, [r7, #24]
 8001100:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001102:	e04c      	b.n	800119e <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM3)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a28      	ldr	r2, [pc, #160]	; (80011ac <HAL_TIM_Base_MspInit+0xe8>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d10e      	bne.n	800112c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	617b      	str	r3, [r7, #20]
 8001112:	4b25      	ldr	r3, [pc, #148]	; (80011a8 <HAL_TIM_Base_MspInit+0xe4>)
 8001114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001116:	4a24      	ldr	r2, [pc, #144]	; (80011a8 <HAL_TIM_Base_MspInit+0xe4>)
 8001118:	f043 0302 	orr.w	r3, r3, #2
 800111c:	6413      	str	r3, [r2, #64]	; 0x40
 800111e:	4b22      	ldr	r3, [pc, #136]	; (80011a8 <HAL_TIM_Base_MspInit+0xe4>)
 8001120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001122:	f003 0302 	and.w	r3, r3, #2
 8001126:	617b      	str	r3, [r7, #20]
 8001128:	697b      	ldr	r3, [r7, #20]
}
 800112a:	e038      	b.n	800119e <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM4)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a1f      	ldr	r2, [pc, #124]	; (80011b0 <HAL_TIM_Base_MspInit+0xec>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d133      	bne.n	800119e <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
 800113a:	4b1b      	ldr	r3, [pc, #108]	; (80011a8 <HAL_TIM_Base_MspInit+0xe4>)
 800113c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113e:	4a1a      	ldr	r2, [pc, #104]	; (80011a8 <HAL_TIM_Base_MspInit+0xe4>)
 8001140:	f043 0304 	orr.w	r3, r3, #4
 8001144:	6413      	str	r3, [r2, #64]	; 0x40
 8001146:	4b18      	ldr	r3, [pc, #96]	; (80011a8 <HAL_TIM_Base_MspInit+0xe4>)
 8001148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114a:	f003 0304 	and.w	r3, r3, #4
 800114e:	613b      	str	r3, [r7, #16]
 8001150:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	4b14      	ldr	r3, [pc, #80]	; (80011a8 <HAL_TIM_Base_MspInit+0xe4>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	4a13      	ldr	r2, [pc, #76]	; (80011a8 <HAL_TIM_Base_MspInit+0xe4>)
 800115c:	f043 0302 	orr.w	r3, r3, #2
 8001160:	6313      	str	r3, [r2, #48]	; 0x30
 8001162:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <HAL_TIM_Base_MspInit+0xe4>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800116e:	23c0      	movs	r3, #192	; 0xc0
 8001170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001172:	2302      	movs	r3, #2
 8001174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800117e:	2302      	movs	r3, #2
 8001180:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001182:	f107 031c 	add.w	r3, r7, #28
 8001186:	4619      	mov	r1, r3
 8001188:	480a      	ldr	r0, [pc, #40]	; (80011b4 <HAL_TIM_Base_MspInit+0xf0>)
 800118a:	f000 fb4d 	bl	8001828 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 800118e:	2200      	movs	r2, #0
 8001190:	2105      	movs	r1, #5
 8001192:	201e      	movs	r0, #30
 8001194:	f000 fa7f 	bl	8001696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001198:	201e      	movs	r0, #30
 800119a:	f000 fa98 	bl	80016ce <HAL_NVIC_EnableIRQ>
}
 800119e:	bf00      	nop
 80011a0:	3730      	adds	r7, #48	; 0x30
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40023800 	.word	0x40023800
 80011ac:	40000400 	.word	0x40000400
 80011b0:	40000800 	.word	0x40000800
 80011b4:	40020400 	.word	0x40020400

080011b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08a      	sub	sp, #40	; 0x28
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c0:	f107 0314 	add.w	r3, r7, #20
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011d8:	d11f      	bne.n	800121a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	613b      	str	r3, [r7, #16]
 80011de:	4b22      	ldr	r3, [pc, #136]	; (8001268 <HAL_TIM_MspPostInit+0xb0>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	4a21      	ldr	r2, [pc, #132]	; (8001268 <HAL_TIM_MspPostInit+0xb0>)
 80011e4:	f043 0302 	orr.w	r3, r3, #2
 80011e8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ea:	4b1f      	ldr	r3, [pc, #124]	; (8001268 <HAL_TIM_MspPostInit+0xb0>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	613b      	str	r3, [r7, #16]
 80011f4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fc:	2302      	movs	r3, #2
 80011fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001204:	2300      	movs	r3, #0
 8001206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001208:	2301      	movs	r3, #1
 800120a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120c:	f107 0314 	add.w	r3, r7, #20
 8001210:	4619      	mov	r1, r3
 8001212:	4816      	ldr	r0, [pc, #88]	; (800126c <HAL_TIM_MspPostInit+0xb4>)
 8001214:	f000 fb08 	bl	8001828 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001218:	e022      	b.n	8001260 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a14      	ldr	r2, [pc, #80]	; (8001270 <HAL_TIM_MspPostInit+0xb8>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d11d      	bne.n	8001260 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001224:	2300      	movs	r3, #0
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <HAL_TIM_MspPostInit+0xb0>)
 800122a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122c:	4a0e      	ldr	r2, [pc, #56]	; (8001268 <HAL_TIM_MspPostInit+0xb0>)
 800122e:	f043 0302 	orr.w	r3, r3, #2
 8001232:	6313      	str	r3, [r2, #48]	; 0x30
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <HAL_TIM_MspPostInit+0xb0>)
 8001236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001238:	f003 0302 	and.w	r3, r3, #2
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001240:	2310      	movs	r3, #16
 8001242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001244:	2302      	movs	r3, #2
 8001246:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124c:	2300      	movs	r3, #0
 800124e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001250:	2302      	movs	r3, #2
 8001252:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	4619      	mov	r1, r3
 800125a:	4804      	ldr	r0, [pc, #16]	; (800126c <HAL_TIM_MspPostInit+0xb4>)
 800125c:	f000 fae4 	bl	8001828 <HAL_GPIO_Init>
}
 8001260:	bf00      	nop
 8001262:	3728      	adds	r7, #40	; 0x28
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40023800 	.word	0x40023800
 800126c:	40020400 	.word	0x40020400
 8001270:	40000400 	.word	0x40000400

08001274 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08a      	sub	sp, #40	; 0x28
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127c:	f107 0314 	add.w	r3, r7, #20
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
 800128a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a1d      	ldr	r2, [pc, #116]	; (8001308 <HAL_UART_MspInit+0x94>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d134      	bne.n	8001300 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	613b      	str	r3, [r7, #16]
 800129a:	4b1c      	ldr	r3, [pc, #112]	; (800130c <HAL_UART_MspInit+0x98>)
 800129c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800129e:	4a1b      	ldr	r2, [pc, #108]	; (800130c <HAL_UART_MspInit+0x98>)
 80012a0:	f043 0310 	orr.w	r3, r3, #16
 80012a4:	6453      	str	r3, [r2, #68]	; 0x44
 80012a6:	4b19      	ldr	r3, [pc, #100]	; (800130c <HAL_UART_MspInit+0x98>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012aa:	f003 0310 	and.w	r3, r3, #16
 80012ae:	613b      	str	r3, [r7, #16]
 80012b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	4b15      	ldr	r3, [pc, #84]	; (800130c <HAL_UART_MspInit+0x98>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ba:	4a14      	ldr	r2, [pc, #80]	; (800130c <HAL_UART_MspInit+0x98>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	6313      	str	r3, [r2, #48]	; 0x30
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <HAL_UART_MspInit+0x98>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80012ce:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80012d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012dc:	2303      	movs	r3, #3
 80012de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012e0:	2307      	movs	r3, #7
 80012e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e4:	f107 0314 	add.w	r3, r7, #20
 80012e8:	4619      	mov	r1, r3
 80012ea:	4809      	ldr	r0, [pc, #36]	; (8001310 <HAL_UART_MspInit+0x9c>)
 80012ec:	f000 fa9c 	bl	8001828 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80012f0:	2200      	movs	r2, #0
 80012f2:	2105      	movs	r1, #5
 80012f4:	2025      	movs	r0, #37	; 0x25
 80012f6:	f000 f9ce 	bl	8001696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012fa:	2025      	movs	r0, #37	; 0x25
 80012fc:	f000 f9e7 	bl	80016ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001300:	bf00      	nop
 8001302:	3728      	adds	r7, #40	; 0x28
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40011000 	.word	0x40011000
 800130c:	40023800 	.word	0x40023800
 8001310:	40020000 	.word	0x40020000

08001314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001318:	e7fe      	b.n	8001318 <NMI_Handler+0x4>

0800131a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800131e:	e7fe      	b.n	800131e <HardFault_Handler+0x4>

08001320 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001324:	e7fe      	b.n	8001324 <MemManage_Handler+0x4>

08001326 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001326:	b480      	push	{r7}
 8001328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800132a:	e7fe      	b.n	800132a <BusFault_Handler+0x4>

0800132c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001330:	e7fe      	b.n	8001330 <UsageFault_Handler+0x4>

08001332 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001332:	b480      	push	{r7}
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001336:	bf00      	nop
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001344:	f000 f8ac 	bl	80014a0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001348:	f006 f950 	bl	80075ec <xTaskGetSchedulerState>
 800134c:	4603      	mov	r3, r0
 800134e:	2b01      	cmp	r3, #1
 8001350:	d001      	beq.n	8001356 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001352:	f007 f871 	bl	8008438 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001360:	4802      	ldr	r0, [pc, #8]	; (800136c <TIM4_IRQHandler+0x10>)
 8001362:	f001 fb7f 	bl	8002a64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	200000c0 	.word	0x200000c0

08001370 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001374:	4802      	ldr	r0, [pc, #8]	; (8001380 <USART1_IRQHandler+0x10>)
 8001376:	f002 fbf9 	bl	8003b6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000108 	.word	0x20000108

08001384 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001388:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <SystemInit+0x20>)
 800138a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800138e:	4a05      	ldr	r2, [pc, #20]	; (80013a4 <SystemInit+0x20>)
 8001390:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001394:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001398:	bf00      	nop
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80013a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013e0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013ac:	480d      	ldr	r0, [pc, #52]	; (80013e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80013ae:	490e      	ldr	r1, [pc, #56]	; (80013e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80013b0:	4a0e      	ldr	r2, [pc, #56]	; (80013ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013b4:	e002      	b.n	80013bc <LoopCopyDataInit>

080013b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ba:	3304      	adds	r3, #4

080013bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013c0:	d3f9      	bcc.n	80013b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013c2:	4a0b      	ldr	r2, [pc, #44]	; (80013f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80013c4:	4c0b      	ldr	r4, [pc, #44]	; (80013f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80013c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013c8:	e001      	b.n	80013ce <LoopFillZerobss>

080013ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013cc:	3204      	adds	r2, #4

080013ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013d0:	d3fb      	bcc.n	80013ca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80013d2:	f7ff ffd7 	bl	8001384 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013d6:	f007 faa9 	bl	800892c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013da:	f7ff f9cd 	bl	8000778 <main>
  bx  lr    
 80013de:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80013e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013e8:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80013ec:	08008b14 	.word	0x08008b14
  ldr r2, =_sbss
 80013f0:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80013f4:	20004ad0 	.word	0x20004ad0

080013f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013f8:	e7fe      	b.n	80013f8 <ADC_IRQHandler>
	...

080013fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001400:	4b0e      	ldr	r3, [pc, #56]	; (800143c <HAL_Init+0x40>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a0d      	ldr	r2, [pc, #52]	; (800143c <HAL_Init+0x40>)
 8001406:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800140a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800140c:	4b0b      	ldr	r3, [pc, #44]	; (800143c <HAL_Init+0x40>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a0a      	ldr	r2, [pc, #40]	; (800143c <HAL_Init+0x40>)
 8001412:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001416:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001418:	4b08      	ldr	r3, [pc, #32]	; (800143c <HAL_Init+0x40>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a07      	ldr	r2, [pc, #28]	; (800143c <HAL_Init+0x40>)
 800141e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001422:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001424:	2003      	movs	r0, #3
 8001426:	f000 f92b 	bl	8001680 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800142a:	200f      	movs	r0, #15
 800142c:	f000 f808 	bl	8001440 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001430:	f7ff fe1c 	bl	800106c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40023c00 	.word	0x40023c00

08001440 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001448:	4b12      	ldr	r3, [pc, #72]	; (8001494 <HAL_InitTick+0x54>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	4b12      	ldr	r3, [pc, #72]	; (8001498 <HAL_InitTick+0x58>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	4619      	mov	r1, r3
 8001452:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001456:	fbb3 f3f1 	udiv	r3, r3, r1
 800145a:	fbb2 f3f3 	udiv	r3, r2, r3
 800145e:	4618      	mov	r0, r3
 8001460:	f000 f943 	bl	80016ea <HAL_SYSTICK_Config>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e00e      	b.n	800148c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2b0f      	cmp	r3, #15
 8001472:	d80a      	bhi.n	800148a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001474:	2200      	movs	r2, #0
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	f04f 30ff 	mov.w	r0, #4294967295
 800147c:	f000 f90b 	bl	8001696 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001480:	4a06      	ldr	r2, [pc, #24]	; (800149c <HAL_InitTick+0x5c>)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001486:	2300      	movs	r3, #0
 8001488:	e000      	b.n	800148c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
}
 800148c:	4618      	mov	r0, r3
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20000004 	.word	0x20000004
 8001498:	2000000c 	.word	0x2000000c
 800149c:	20000008 	.word	0x20000008

080014a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <HAL_IncTick+0x20>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	461a      	mov	r2, r3
 80014aa:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <HAL_IncTick+0x24>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4413      	add	r3, r2
 80014b0:	4a04      	ldr	r2, [pc, #16]	; (80014c4 <HAL_IncTick+0x24>)
 80014b2:	6013      	str	r3, [r2, #0]
}
 80014b4:	bf00      	nop
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	2000000c 	.word	0x2000000c
 80014c4:	2000017c 	.word	0x2000017c

080014c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  return uwTick;
 80014cc:	4b03      	ldr	r3, [pc, #12]	; (80014dc <HAL_GetTick+0x14>)
 80014ce:	681b      	ldr	r3, [r3, #0]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	2000017c 	.word	0x2000017c

080014e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f003 0307 	and.w	r3, r3, #7
 80014ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014f0:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <__NVIC_SetPriorityGrouping+0x44>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014f6:	68ba      	ldr	r2, [r7, #8]
 80014f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014fc:	4013      	ands	r3, r2
 80014fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001508:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800150c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001510:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001512:	4a04      	ldr	r2, [pc, #16]	; (8001524 <__NVIC_SetPriorityGrouping+0x44>)
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	60d3      	str	r3, [r2, #12]
}
 8001518:	bf00      	nop
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr
 8001524:	e000ed00 	.word	0xe000ed00

08001528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800152c:	4b04      	ldr	r3, [pc, #16]	; (8001540 <__NVIC_GetPriorityGrouping+0x18>)
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	0a1b      	lsrs	r3, r3, #8
 8001532:	f003 0307 	and.w	r3, r3, #7
}
 8001536:	4618      	mov	r0, r3
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr
 8001540:	e000ed00 	.word	0xe000ed00

08001544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	2b00      	cmp	r3, #0
 8001554:	db0b      	blt.n	800156e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	f003 021f 	and.w	r2, r3, #31
 800155c:	4907      	ldr	r1, [pc, #28]	; (800157c <__NVIC_EnableIRQ+0x38>)
 800155e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001562:	095b      	lsrs	r3, r3, #5
 8001564:	2001      	movs	r0, #1
 8001566:	fa00 f202 	lsl.w	r2, r0, r2
 800156a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	e000e100 	.word	0xe000e100

08001580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	6039      	str	r1, [r7, #0]
 800158a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800158c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001590:	2b00      	cmp	r3, #0
 8001592:	db0a      	blt.n	80015aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	b2da      	uxtb	r2, r3
 8001598:	490c      	ldr	r1, [pc, #48]	; (80015cc <__NVIC_SetPriority+0x4c>)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	0112      	lsls	r2, r2, #4
 80015a0:	b2d2      	uxtb	r2, r2
 80015a2:	440b      	add	r3, r1
 80015a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015a8:	e00a      	b.n	80015c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	b2da      	uxtb	r2, r3
 80015ae:	4908      	ldr	r1, [pc, #32]	; (80015d0 <__NVIC_SetPriority+0x50>)
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	f003 030f 	and.w	r3, r3, #15
 80015b6:	3b04      	subs	r3, #4
 80015b8:	0112      	lsls	r2, r2, #4
 80015ba:	b2d2      	uxtb	r2, r2
 80015bc:	440b      	add	r3, r1
 80015be:	761a      	strb	r2, [r3, #24]
}
 80015c0:	bf00      	nop
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	e000e100 	.word	0xe000e100
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b089      	sub	sp, #36	; 0x24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f003 0307 	and.w	r3, r3, #7
 80015e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	f1c3 0307 	rsb	r3, r3, #7
 80015ee:	2b04      	cmp	r3, #4
 80015f0:	bf28      	it	cs
 80015f2:	2304      	movcs	r3, #4
 80015f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	3304      	adds	r3, #4
 80015fa:	2b06      	cmp	r3, #6
 80015fc:	d902      	bls.n	8001604 <NVIC_EncodePriority+0x30>
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	3b03      	subs	r3, #3
 8001602:	e000      	b.n	8001606 <NVIC_EncodePriority+0x32>
 8001604:	2300      	movs	r3, #0
 8001606:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001608:	f04f 32ff 	mov.w	r2, #4294967295
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	43da      	mvns	r2, r3
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	401a      	ands	r2, r3
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800161c:	f04f 31ff 	mov.w	r1, #4294967295
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	fa01 f303 	lsl.w	r3, r1, r3
 8001626:	43d9      	mvns	r1, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800162c:	4313      	orrs	r3, r2
         );
}
 800162e:	4618      	mov	r0, r3
 8001630:	3724      	adds	r7, #36	; 0x24
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
	...

0800163c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3b01      	subs	r3, #1
 8001648:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800164c:	d301      	bcc.n	8001652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800164e:	2301      	movs	r3, #1
 8001650:	e00f      	b.n	8001672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001652:	4a0a      	ldr	r2, [pc, #40]	; (800167c <SysTick_Config+0x40>)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3b01      	subs	r3, #1
 8001658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800165a:	210f      	movs	r1, #15
 800165c:	f04f 30ff 	mov.w	r0, #4294967295
 8001660:	f7ff ff8e 	bl	8001580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001664:	4b05      	ldr	r3, [pc, #20]	; (800167c <SysTick_Config+0x40>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800166a:	4b04      	ldr	r3, [pc, #16]	; (800167c <SysTick_Config+0x40>)
 800166c:	2207      	movs	r2, #7
 800166e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	e000e010 	.word	0xe000e010

08001680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff ff29 	bl	80014e0 <__NVIC_SetPriorityGrouping>
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001696:	b580      	push	{r7, lr}
 8001698:	b086      	sub	sp, #24
 800169a:	af00      	add	r7, sp, #0
 800169c:	4603      	mov	r3, r0
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	607a      	str	r2, [r7, #4]
 80016a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016a8:	f7ff ff3e 	bl	8001528 <__NVIC_GetPriorityGrouping>
 80016ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	68b9      	ldr	r1, [r7, #8]
 80016b2:	6978      	ldr	r0, [r7, #20]
 80016b4:	f7ff ff8e 	bl	80015d4 <NVIC_EncodePriority>
 80016b8:	4602      	mov	r2, r0
 80016ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016be:	4611      	mov	r1, r2
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff ff5d 	bl	8001580 <__NVIC_SetPriority>
}
 80016c6:	bf00      	nop
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b082      	sub	sp, #8
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	4603      	mov	r3, r0
 80016d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ff31 	bl	8001544 <__NVIC_EnableIRQ>
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f7ff ffa2 	bl	800163c <SysTick_Config>
 80016f8:	4603      	mov	r3, r0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b084      	sub	sp, #16
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800170e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001710:	f7ff feda 	bl	80014c8 <HAL_GetTick>
 8001714:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b02      	cmp	r3, #2
 8001720:	d008      	beq.n	8001734 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2280      	movs	r2, #128	; 0x80
 8001726:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2200      	movs	r2, #0
 800172c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e052      	b.n	80017da <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f022 0216 	bic.w	r2, r2, #22
 8001742:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	695a      	ldr	r2, [r3, #20]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001752:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001758:	2b00      	cmp	r3, #0
 800175a:	d103      	bne.n	8001764 <HAL_DMA_Abort+0x62>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001760:	2b00      	cmp	r3, #0
 8001762:	d007      	beq.n	8001774 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f022 0208 	bic.w	r2, r2, #8
 8001772:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f022 0201 	bic.w	r2, r2, #1
 8001782:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001784:	e013      	b.n	80017ae <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001786:	f7ff fe9f 	bl	80014c8 <HAL_GetTick>
 800178a:	4602      	mov	r2, r0
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	2b05      	cmp	r3, #5
 8001792:	d90c      	bls.n	80017ae <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2220      	movs	r2, #32
 8001798:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2203      	movs	r2, #3
 800179e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e015      	b.n	80017da <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0301 	and.w	r3, r3, #1
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d1e4      	bne.n	8001786 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017c0:	223f      	movs	r2, #63	; 0x3f
 80017c2:	409a      	lsls	r2, r3
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2201      	movs	r2, #1
 80017cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3710      	adds	r7, #16
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d004      	beq.n	8001800 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2280      	movs	r2, #128	; 0x80
 80017fa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e00c      	b.n	800181a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2205      	movs	r2, #5
 8001804:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f022 0201 	bic.w	r2, r2, #1
 8001816:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
	...

08001828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001828:	b480      	push	{r7}
 800182a:	b089      	sub	sp, #36	; 0x24
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800183a:	2300      	movs	r3, #0
 800183c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800183e:	2300      	movs	r3, #0
 8001840:	61fb      	str	r3, [r7, #28]
 8001842:	e159      	b.n	8001af8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001844:	2201      	movs	r2, #1
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	697a      	ldr	r2, [r7, #20]
 8001854:	4013      	ands	r3, r2
 8001856:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001858:	693a      	ldr	r2, [r7, #16]
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	429a      	cmp	r2, r3
 800185e:	f040 8148 	bne.w	8001af2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f003 0303 	and.w	r3, r3, #3
 800186a:	2b01      	cmp	r3, #1
 800186c:	d005      	beq.n	800187a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001876:	2b02      	cmp	r3, #2
 8001878:	d130      	bne.n	80018dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	2203      	movs	r2, #3
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	43db      	mvns	r3, r3
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	4013      	ands	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	68da      	ldr	r2, [r3, #12]
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018b0:	2201      	movs	r2, #1
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	091b      	lsrs	r3, r3, #4
 80018c6:	f003 0201 	and.w	r2, r3, #1
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f003 0303 	and.w	r3, r3, #3
 80018e4:	2b03      	cmp	r3, #3
 80018e6:	d017      	beq.n	8001918 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	2203      	movs	r2, #3
 80018f4:	fa02 f303 	lsl.w	r3, r2, r3
 80018f8:	43db      	mvns	r3, r3
 80018fa:	69ba      	ldr	r2, [r7, #24]
 80018fc:	4013      	ands	r3, r2
 80018fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	689a      	ldr	r2, [r3, #8]
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	4313      	orrs	r3, r2
 8001910:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f003 0303 	and.w	r3, r3, #3
 8001920:	2b02      	cmp	r3, #2
 8001922:	d123      	bne.n	800196c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	08da      	lsrs	r2, r3, #3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	3208      	adds	r2, #8
 800192c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001930:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	f003 0307 	and.w	r3, r3, #7
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	220f      	movs	r2, #15
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	4013      	ands	r3, r2
 8001946:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	691a      	ldr	r2, [r3, #16]
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	f003 0307 	and.w	r3, r3, #7
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	4313      	orrs	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	08da      	lsrs	r2, r3, #3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	3208      	adds	r2, #8
 8001966:	69b9      	ldr	r1, [r7, #24]
 8001968:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	2203      	movs	r2, #3
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	4013      	ands	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f003 0203 	and.w	r2, r3, #3
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	4313      	orrs	r3, r2
 8001998:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	f000 80a2 	beq.w	8001af2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	4b57      	ldr	r3, [pc, #348]	; (8001b10 <HAL_GPIO_Init+0x2e8>)
 80019b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b6:	4a56      	ldr	r2, [pc, #344]	; (8001b10 <HAL_GPIO_Init+0x2e8>)
 80019b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019bc:	6453      	str	r3, [r2, #68]	; 0x44
 80019be:	4b54      	ldr	r3, [pc, #336]	; (8001b10 <HAL_GPIO_Init+0x2e8>)
 80019c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019ca:	4a52      	ldr	r2, [pc, #328]	; (8001b14 <HAL_GPIO_Init+0x2ec>)
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	089b      	lsrs	r3, r3, #2
 80019d0:	3302      	adds	r3, #2
 80019d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	220f      	movs	r2, #15
 80019e2:	fa02 f303 	lsl.w	r3, r2, r3
 80019e6:	43db      	mvns	r3, r3
 80019e8:	69ba      	ldr	r2, [r7, #24]
 80019ea:	4013      	ands	r3, r2
 80019ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a49      	ldr	r2, [pc, #292]	; (8001b18 <HAL_GPIO_Init+0x2f0>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d019      	beq.n	8001a2a <HAL_GPIO_Init+0x202>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a48      	ldr	r2, [pc, #288]	; (8001b1c <HAL_GPIO_Init+0x2f4>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d013      	beq.n	8001a26 <HAL_GPIO_Init+0x1fe>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a47      	ldr	r2, [pc, #284]	; (8001b20 <HAL_GPIO_Init+0x2f8>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d00d      	beq.n	8001a22 <HAL_GPIO_Init+0x1fa>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4a46      	ldr	r2, [pc, #280]	; (8001b24 <HAL_GPIO_Init+0x2fc>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d007      	beq.n	8001a1e <HAL_GPIO_Init+0x1f6>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a45      	ldr	r2, [pc, #276]	; (8001b28 <HAL_GPIO_Init+0x300>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d101      	bne.n	8001a1a <HAL_GPIO_Init+0x1f2>
 8001a16:	2304      	movs	r3, #4
 8001a18:	e008      	b.n	8001a2c <HAL_GPIO_Init+0x204>
 8001a1a:	2307      	movs	r3, #7
 8001a1c:	e006      	b.n	8001a2c <HAL_GPIO_Init+0x204>
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e004      	b.n	8001a2c <HAL_GPIO_Init+0x204>
 8001a22:	2302      	movs	r3, #2
 8001a24:	e002      	b.n	8001a2c <HAL_GPIO_Init+0x204>
 8001a26:	2301      	movs	r3, #1
 8001a28:	e000      	b.n	8001a2c <HAL_GPIO_Init+0x204>
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	69fa      	ldr	r2, [r7, #28]
 8001a2e:	f002 0203 	and.w	r2, r2, #3
 8001a32:	0092      	lsls	r2, r2, #2
 8001a34:	4093      	lsls	r3, r2
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a3c:	4935      	ldr	r1, [pc, #212]	; (8001b14 <HAL_GPIO_Init+0x2ec>)
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	089b      	lsrs	r3, r3, #2
 8001a42:	3302      	adds	r3, #2
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a4a:	4b38      	ldr	r3, [pc, #224]	; (8001b2c <HAL_GPIO_Init+0x304>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	43db      	mvns	r3, r3
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	4013      	ands	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d003      	beq.n	8001a6e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a6e:	4a2f      	ldr	r2, [pc, #188]	; (8001b2c <HAL_GPIO_Init+0x304>)
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a74:	4b2d      	ldr	r3, [pc, #180]	; (8001b2c <HAL_GPIO_Init+0x304>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	4013      	ands	r3, r2
 8001a82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d003      	beq.n	8001a98 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a98:	4a24      	ldr	r2, [pc, #144]	; (8001b2c <HAL_GPIO_Init+0x304>)
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a9e:	4b23      	ldr	r3, [pc, #140]	; (8001b2c <HAL_GPIO_Init+0x304>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	43db      	mvns	r3, r3
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d003      	beq.n	8001ac2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ac2:	4a1a      	ldr	r2, [pc, #104]	; (8001b2c <HAL_GPIO_Init+0x304>)
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ac8:	4b18      	ldr	r3, [pc, #96]	; (8001b2c <HAL_GPIO_Init+0x304>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d003      	beq.n	8001aec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001aec:	4a0f      	ldr	r2, [pc, #60]	; (8001b2c <HAL_GPIO_Init+0x304>)
 8001aee:	69bb      	ldr	r3, [r7, #24]
 8001af0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	3301      	adds	r3, #1
 8001af6:	61fb      	str	r3, [r7, #28]
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	2b0f      	cmp	r3, #15
 8001afc:	f67f aea2 	bls.w	8001844 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b00:	bf00      	nop
 8001b02:	bf00      	nop
 8001b04:	3724      	adds	r7, #36	; 0x24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	40023800 	.word	0x40023800
 8001b14:	40013800 	.word	0x40013800
 8001b18:	40020000 	.word	0x40020000
 8001b1c:	40020400 	.word	0x40020400
 8001b20:	40020800 	.word	0x40020800
 8001b24:	40020c00 	.word	0x40020c00
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	40013c00 	.word	0x40013c00

08001b30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	460b      	mov	r3, r1
 8001b3a:	807b      	strh	r3, [r7, #2]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b40:	787b      	ldrb	r3, [r7, #1]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d003      	beq.n	8001b4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b46:	887a      	ldrh	r2, [r7, #2]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b4c:	e003      	b.n	8001b56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b4e:	887b      	ldrh	r3, [r7, #2]
 8001b50:	041a      	lsls	r2, r3, #16
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	619a      	str	r2, [r3, #24]
}
 8001b56:	bf00      	nop
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
	...

08001b64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e267      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d075      	beq.n	8001c6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b82:	4b88      	ldr	r3, [pc, #544]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f003 030c 	and.w	r3, r3, #12
 8001b8a:	2b04      	cmp	r3, #4
 8001b8c:	d00c      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b8e:	4b85      	ldr	r3, [pc, #532]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b96:	2b08      	cmp	r3, #8
 8001b98:	d112      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b9a:	4b82      	ldr	r3, [pc, #520]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ba2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ba6:	d10b      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ba8:	4b7e      	ldr	r3, [pc, #504]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d05b      	beq.n	8001c6c <HAL_RCC_OscConfig+0x108>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d157      	bne.n	8001c6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e242      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bc8:	d106      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x74>
 8001bca:	4b76      	ldr	r3, [pc, #472]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a75      	ldr	r2, [pc, #468]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001bd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bd4:	6013      	str	r3, [r2, #0]
 8001bd6:	e01d      	b.n	8001c14 <HAL_RCC_OscConfig+0xb0>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001be0:	d10c      	bne.n	8001bfc <HAL_RCC_OscConfig+0x98>
 8001be2:	4b70      	ldr	r3, [pc, #448]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a6f      	ldr	r2, [pc, #444]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001be8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bec:	6013      	str	r3, [r2, #0]
 8001bee:	4b6d      	ldr	r3, [pc, #436]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a6c      	ldr	r2, [pc, #432]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001bf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bf8:	6013      	str	r3, [r2, #0]
 8001bfa:	e00b      	b.n	8001c14 <HAL_RCC_OscConfig+0xb0>
 8001bfc:	4b69      	ldr	r3, [pc, #420]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a68      	ldr	r2, [pc, #416]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c06:	6013      	str	r3, [r2, #0]
 8001c08:	4b66      	ldr	r3, [pc, #408]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a65      	ldr	r2, [pc, #404]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d013      	beq.n	8001c44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1c:	f7ff fc54 	bl	80014c8 <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c24:	f7ff fc50 	bl	80014c8 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b64      	cmp	r3, #100	; 0x64
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e207      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c36:	4b5b      	ldr	r3, [pc, #364]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d0f0      	beq.n	8001c24 <HAL_RCC_OscConfig+0xc0>
 8001c42:	e014      	b.n	8001c6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c44:	f7ff fc40 	bl	80014c8 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c4c:	f7ff fc3c 	bl	80014c8 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b64      	cmp	r3, #100	; 0x64
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e1f3      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c5e:	4b51      	ldr	r3, [pc, #324]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1f0      	bne.n	8001c4c <HAL_RCC_OscConfig+0xe8>
 8001c6a:	e000      	b.n	8001c6e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d063      	beq.n	8001d42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c7a:	4b4a      	ldr	r3, [pc, #296]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f003 030c 	and.w	r3, r3, #12
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d00b      	beq.n	8001c9e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c86:	4b47      	ldr	r3, [pc, #284]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c8e:	2b08      	cmp	r3, #8
 8001c90:	d11c      	bne.n	8001ccc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c92:	4b44      	ldr	r3, [pc, #272]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d116      	bne.n	8001ccc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9e:	4b41      	ldr	r3, [pc, #260]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d005      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x152>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d001      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e1c7      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb6:	4b3b      	ldr	r3, [pc, #236]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	4937      	ldr	r1, [pc, #220]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cca:	e03a      	b.n	8001d42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d020      	beq.n	8001d16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cd4:	4b34      	ldr	r3, [pc, #208]	; (8001da8 <HAL_RCC_OscConfig+0x244>)
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cda:	f7ff fbf5 	bl	80014c8 <HAL_GetTick>
 8001cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce0:	e008      	b.n	8001cf4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ce2:	f7ff fbf1 	bl	80014c8 <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d901      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e1a8      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf4:	4b2b      	ldr	r3, [pc, #172]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0f0      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d00:	4b28      	ldr	r3, [pc, #160]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	691b      	ldr	r3, [r3, #16]
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	4925      	ldr	r1, [pc, #148]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001d10:	4313      	orrs	r3, r2
 8001d12:	600b      	str	r3, [r1, #0]
 8001d14:	e015      	b.n	8001d42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d16:	4b24      	ldr	r3, [pc, #144]	; (8001da8 <HAL_RCC_OscConfig+0x244>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d1c:	f7ff fbd4 	bl	80014c8 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d24:	f7ff fbd0 	bl	80014c8 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e187      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d36:	4b1b      	ldr	r3, [pc, #108]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f0      	bne.n	8001d24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0308 	and.w	r3, r3, #8
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d036      	beq.n	8001dbc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	695b      	ldr	r3, [r3, #20]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d016      	beq.n	8001d84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d56:	4b15      	ldr	r3, [pc, #84]	; (8001dac <HAL_RCC_OscConfig+0x248>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d5c:	f7ff fbb4 	bl	80014c8 <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d64:	f7ff fbb0 	bl	80014c8 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e167      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d76:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <HAL_RCC_OscConfig+0x240>)
 8001d78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d0f0      	beq.n	8001d64 <HAL_RCC_OscConfig+0x200>
 8001d82:	e01b      	b.n	8001dbc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d84:	4b09      	ldr	r3, [pc, #36]	; (8001dac <HAL_RCC_OscConfig+0x248>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d8a:	f7ff fb9d 	bl	80014c8 <HAL_GetTick>
 8001d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d90:	e00e      	b.n	8001db0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d92:	f7ff fb99 	bl	80014c8 <HAL_GetTick>
 8001d96:	4602      	mov	r2, r0
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d907      	bls.n	8001db0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e150      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
 8001da4:	40023800 	.word	0x40023800
 8001da8:	42470000 	.word	0x42470000
 8001dac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db0:	4b88      	ldr	r3, [pc, #544]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d1ea      	bne.n	8001d92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0304 	and.w	r3, r3, #4
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f000 8097 	beq.w	8001ef8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dce:	4b81      	ldr	r3, [pc, #516]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d10f      	bne.n	8001dfa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60bb      	str	r3, [r7, #8]
 8001dde:	4b7d      	ldr	r3, [pc, #500]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de2:	4a7c      	ldr	r2, [pc, #496]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001de8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dea:	4b7a      	ldr	r3, [pc, #488]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df2:	60bb      	str	r3, [r7, #8]
 8001df4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001df6:	2301      	movs	r3, #1
 8001df8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dfa:	4b77      	ldr	r3, [pc, #476]	; (8001fd8 <HAL_RCC_OscConfig+0x474>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d118      	bne.n	8001e38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e06:	4b74      	ldr	r3, [pc, #464]	; (8001fd8 <HAL_RCC_OscConfig+0x474>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a73      	ldr	r2, [pc, #460]	; (8001fd8 <HAL_RCC_OscConfig+0x474>)
 8001e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e12:	f7ff fb59 	bl	80014c8 <HAL_GetTick>
 8001e16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e18:	e008      	b.n	8001e2c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e1a:	f7ff fb55 	bl	80014c8 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e10c      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e2c:	4b6a      	ldr	r3, [pc, #424]	; (8001fd8 <HAL_RCC_OscConfig+0x474>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0f0      	beq.n	8001e1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d106      	bne.n	8001e4e <HAL_RCC_OscConfig+0x2ea>
 8001e40:	4b64      	ldr	r3, [pc, #400]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e44:	4a63      	ldr	r2, [pc, #396]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e4c:	e01c      	b.n	8001e88 <HAL_RCC_OscConfig+0x324>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	2b05      	cmp	r3, #5
 8001e54:	d10c      	bne.n	8001e70 <HAL_RCC_OscConfig+0x30c>
 8001e56:	4b5f      	ldr	r3, [pc, #380]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e5a:	4a5e      	ldr	r2, [pc, #376]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e5c:	f043 0304 	orr.w	r3, r3, #4
 8001e60:	6713      	str	r3, [r2, #112]	; 0x70
 8001e62:	4b5c      	ldr	r3, [pc, #368]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e66:	4a5b      	ldr	r2, [pc, #364]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e6e:	e00b      	b.n	8001e88 <HAL_RCC_OscConfig+0x324>
 8001e70:	4b58      	ldr	r3, [pc, #352]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e74:	4a57      	ldr	r2, [pc, #348]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e76:	f023 0301 	bic.w	r3, r3, #1
 8001e7a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e7c:	4b55      	ldr	r3, [pc, #340]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e80:	4a54      	ldr	r2, [pc, #336]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001e82:	f023 0304 	bic.w	r3, r3, #4
 8001e86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d015      	beq.n	8001ebc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e90:	f7ff fb1a 	bl	80014c8 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e96:	e00a      	b.n	8001eae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e98:	f7ff fb16 	bl	80014c8 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e0cb      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eae:	4b49      	ldr	r3, [pc, #292]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0ee      	beq.n	8001e98 <HAL_RCC_OscConfig+0x334>
 8001eba:	e014      	b.n	8001ee6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ebc:	f7ff fb04 	bl	80014c8 <HAL_GetTick>
 8001ec0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ec2:	e00a      	b.n	8001eda <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ec4:	f7ff fb00 	bl	80014c8 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e0b5      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eda:	4b3e      	ldr	r3, [pc, #248]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1ee      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ee6:	7dfb      	ldrb	r3, [r7, #23]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d105      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eec:	4b39      	ldr	r3, [pc, #228]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef0:	4a38      	ldr	r2, [pc, #224]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001ef2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ef6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	f000 80a1 	beq.w	8002044 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f02:	4b34      	ldr	r3, [pc, #208]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f003 030c 	and.w	r3, r3, #12
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d05c      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d141      	bne.n	8001f9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f16:	4b31      	ldr	r3, [pc, #196]	; (8001fdc <HAL_RCC_OscConfig+0x478>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1c:	f7ff fad4 	bl	80014c8 <HAL_GetTick>
 8001f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f24:	f7ff fad0 	bl	80014c8 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e087      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f36:	4b27      	ldr	r3, [pc, #156]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1f0      	bne.n	8001f24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	69da      	ldr	r2, [r3, #28]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a1b      	ldr	r3, [r3, #32]
 8001f4a:	431a      	orrs	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f50:	019b      	lsls	r3, r3, #6
 8001f52:	431a      	orrs	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f58:	085b      	lsrs	r3, r3, #1
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	041b      	lsls	r3, r3, #16
 8001f5e:	431a      	orrs	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f64:	061b      	lsls	r3, r3, #24
 8001f66:	491b      	ldr	r1, [pc, #108]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f6c:	4b1b      	ldr	r3, [pc, #108]	; (8001fdc <HAL_RCC_OscConfig+0x478>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f72:	f7ff faa9 	bl	80014c8 <HAL_GetTick>
 8001f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f78:	e008      	b.n	8001f8c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f7a:	f7ff faa5 	bl	80014c8 <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e05c      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f8c:	4b11      	ldr	r3, [pc, #68]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d0f0      	beq.n	8001f7a <HAL_RCC_OscConfig+0x416>
 8001f98:	e054      	b.n	8002044 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f9a:	4b10      	ldr	r3, [pc, #64]	; (8001fdc <HAL_RCC_OscConfig+0x478>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa0:	f7ff fa92 	bl	80014c8 <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fa8:	f7ff fa8e 	bl	80014c8 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e045      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fba:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <HAL_RCC_OscConfig+0x470>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f0      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x444>
 8001fc6:	e03d      	b.n	8002044 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d107      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e038      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40007000 	.word	0x40007000
 8001fdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fe0:	4b1b      	ldr	r3, [pc, #108]	; (8002050 <HAL_RCC_OscConfig+0x4ec>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d028      	beq.n	8002040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d121      	bne.n	8002040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002006:	429a      	cmp	r2, r3
 8002008:	d11a      	bne.n	8002040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002010:	4013      	ands	r3, r2
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002016:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002018:	4293      	cmp	r3, r2
 800201a:	d111      	bne.n	8002040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002026:	085b      	lsrs	r3, r3, #1
 8002028:	3b01      	subs	r3, #1
 800202a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800202c:	429a      	cmp	r2, r3
 800202e:	d107      	bne.n	8002040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800203c:	429a      	cmp	r2, r3
 800203e:	d001      	beq.n	8002044 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e000      	b.n	8002046 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3718      	adds	r7, #24
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40023800 	.word	0x40023800

08002054 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d101      	bne.n	8002068 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e0cc      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002068:	4b68      	ldr	r3, [pc, #416]	; (800220c <HAL_RCC_ClockConfig+0x1b8>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0307 	and.w	r3, r3, #7
 8002070:	683a      	ldr	r2, [r7, #0]
 8002072:	429a      	cmp	r2, r3
 8002074:	d90c      	bls.n	8002090 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002076:	4b65      	ldr	r3, [pc, #404]	; (800220c <HAL_RCC_ClockConfig+0x1b8>)
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	b2d2      	uxtb	r2, r2
 800207c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800207e:	4b63      	ldr	r3, [pc, #396]	; (800220c <HAL_RCC_ClockConfig+0x1b8>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	429a      	cmp	r2, r3
 800208a:	d001      	beq.n	8002090 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e0b8      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d020      	beq.n	80020de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d005      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020a8:	4b59      	ldr	r3, [pc, #356]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	4a58      	ldr	r2, [pc, #352]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80020b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0308 	and.w	r3, r3, #8
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d005      	beq.n	80020cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020c0:	4b53      	ldr	r3, [pc, #332]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	4a52      	ldr	r2, [pc, #328]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80020ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020cc:	4b50      	ldr	r3, [pc, #320]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	494d      	ldr	r1, [pc, #308]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020da:	4313      	orrs	r3, r2
 80020dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d044      	beq.n	8002174 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d107      	bne.n	8002102 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f2:	4b47      	ldr	r3, [pc, #284]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d119      	bne.n	8002132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e07f      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2b02      	cmp	r3, #2
 8002108:	d003      	beq.n	8002112 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800210e:	2b03      	cmp	r3, #3
 8002110:	d107      	bne.n	8002122 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002112:	4b3f      	ldr	r3, [pc, #252]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d109      	bne.n	8002132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e06f      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002122:	4b3b      	ldr	r3, [pc, #236]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e067      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002132:	4b37      	ldr	r3, [pc, #220]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f023 0203 	bic.w	r2, r3, #3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	4934      	ldr	r1, [pc, #208]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 8002140:	4313      	orrs	r3, r2
 8002142:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002144:	f7ff f9c0 	bl	80014c8 <HAL_GetTick>
 8002148:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214a:	e00a      	b.n	8002162 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800214c:	f7ff f9bc 	bl	80014c8 <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	f241 3288 	movw	r2, #5000	; 0x1388
 800215a:	4293      	cmp	r3, r2
 800215c:	d901      	bls.n	8002162 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e04f      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002162:	4b2b      	ldr	r3, [pc, #172]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	f003 020c 	and.w	r2, r3, #12
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	429a      	cmp	r2, r3
 8002172:	d1eb      	bne.n	800214c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002174:	4b25      	ldr	r3, [pc, #148]	; (800220c <HAL_RCC_ClockConfig+0x1b8>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0307 	and.w	r3, r3, #7
 800217c:	683a      	ldr	r2, [r7, #0]
 800217e:	429a      	cmp	r2, r3
 8002180:	d20c      	bcs.n	800219c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002182:	4b22      	ldr	r3, [pc, #136]	; (800220c <HAL_RCC_ClockConfig+0x1b8>)
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	b2d2      	uxtb	r2, r2
 8002188:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800218a:	4b20      	ldr	r3, [pc, #128]	; (800220c <HAL_RCC_ClockConfig+0x1b8>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	429a      	cmp	r2, r3
 8002196:	d001      	beq.n	800219c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e032      	b.n	8002202 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d008      	beq.n	80021ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021a8:	4b19      	ldr	r3, [pc, #100]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	4916      	ldr	r1, [pc, #88]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0308 	and.w	r3, r3, #8
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d009      	beq.n	80021da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021c6:	4b12      	ldr	r3, [pc, #72]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	490e      	ldr	r1, [pc, #56]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80021da:	f000 f821 	bl	8002220 <HAL_RCC_GetSysClockFreq>
 80021de:	4602      	mov	r2, r0
 80021e0:	4b0b      	ldr	r3, [pc, #44]	; (8002210 <HAL_RCC_ClockConfig+0x1bc>)
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	091b      	lsrs	r3, r3, #4
 80021e6:	f003 030f 	and.w	r3, r3, #15
 80021ea:	490a      	ldr	r1, [pc, #40]	; (8002214 <HAL_RCC_ClockConfig+0x1c0>)
 80021ec:	5ccb      	ldrb	r3, [r1, r3]
 80021ee:	fa22 f303 	lsr.w	r3, r2, r3
 80021f2:	4a09      	ldr	r2, [pc, #36]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80021f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80021f6:	4b09      	ldr	r3, [pc, #36]	; (800221c <HAL_RCC_ClockConfig+0x1c8>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff f920 	bl	8001440 <HAL_InitTick>

  return HAL_OK;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40023c00 	.word	0x40023c00
 8002210:	40023800 	.word	0x40023800
 8002214:	08008aec 	.word	0x08008aec
 8002218:	20000004 	.word	0x20000004
 800221c:	20000008 	.word	0x20000008

08002220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002220:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002224:	b090      	sub	sp, #64	; 0x40
 8002226:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002228:	2300      	movs	r3, #0
 800222a:	637b      	str	r3, [r7, #52]	; 0x34
 800222c:	2300      	movs	r3, #0
 800222e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002230:	2300      	movs	r3, #0
 8002232:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002234:	2300      	movs	r3, #0
 8002236:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002238:	4b59      	ldr	r3, [pc, #356]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f003 030c 	and.w	r3, r3, #12
 8002240:	2b08      	cmp	r3, #8
 8002242:	d00d      	beq.n	8002260 <HAL_RCC_GetSysClockFreq+0x40>
 8002244:	2b08      	cmp	r3, #8
 8002246:	f200 80a1 	bhi.w	800238c <HAL_RCC_GetSysClockFreq+0x16c>
 800224a:	2b00      	cmp	r3, #0
 800224c:	d002      	beq.n	8002254 <HAL_RCC_GetSysClockFreq+0x34>
 800224e:	2b04      	cmp	r3, #4
 8002250:	d003      	beq.n	800225a <HAL_RCC_GetSysClockFreq+0x3a>
 8002252:	e09b      	b.n	800238c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002254:	4b53      	ldr	r3, [pc, #332]	; (80023a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002256:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002258:	e09b      	b.n	8002392 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800225a:	4b53      	ldr	r3, [pc, #332]	; (80023a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800225c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800225e:	e098      	b.n	8002392 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002260:	4b4f      	ldr	r3, [pc, #316]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002268:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800226a:	4b4d      	ldr	r3, [pc, #308]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d028      	beq.n	80022c8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002276:	4b4a      	ldr	r3, [pc, #296]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	099b      	lsrs	r3, r3, #6
 800227c:	2200      	movs	r2, #0
 800227e:	623b      	str	r3, [r7, #32]
 8002280:	627a      	str	r2, [r7, #36]	; 0x24
 8002282:	6a3b      	ldr	r3, [r7, #32]
 8002284:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002288:	2100      	movs	r1, #0
 800228a:	4b47      	ldr	r3, [pc, #284]	; (80023a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800228c:	fb03 f201 	mul.w	r2, r3, r1
 8002290:	2300      	movs	r3, #0
 8002292:	fb00 f303 	mul.w	r3, r0, r3
 8002296:	4413      	add	r3, r2
 8002298:	4a43      	ldr	r2, [pc, #268]	; (80023a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800229a:	fba0 1202 	umull	r1, r2, r0, r2
 800229e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80022a0:	460a      	mov	r2, r1
 80022a2:	62ba      	str	r2, [r7, #40]	; 0x28
 80022a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80022a6:	4413      	add	r3, r2
 80022a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ac:	2200      	movs	r2, #0
 80022ae:	61bb      	str	r3, [r7, #24]
 80022b0:	61fa      	str	r2, [r7, #28]
 80022b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80022ba:	f7fd ff91 	bl	80001e0 <__aeabi_uldivmod>
 80022be:	4602      	mov	r2, r0
 80022c0:	460b      	mov	r3, r1
 80022c2:	4613      	mov	r3, r2
 80022c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022c6:	e053      	b.n	8002370 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022c8:	4b35      	ldr	r3, [pc, #212]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x180>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	099b      	lsrs	r3, r3, #6
 80022ce:	2200      	movs	r2, #0
 80022d0:	613b      	str	r3, [r7, #16]
 80022d2:	617a      	str	r2, [r7, #20]
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80022da:	f04f 0b00 	mov.w	fp, #0
 80022de:	4652      	mov	r2, sl
 80022e0:	465b      	mov	r3, fp
 80022e2:	f04f 0000 	mov.w	r0, #0
 80022e6:	f04f 0100 	mov.w	r1, #0
 80022ea:	0159      	lsls	r1, r3, #5
 80022ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022f0:	0150      	lsls	r0, r2, #5
 80022f2:	4602      	mov	r2, r0
 80022f4:	460b      	mov	r3, r1
 80022f6:	ebb2 080a 	subs.w	r8, r2, sl
 80022fa:	eb63 090b 	sbc.w	r9, r3, fp
 80022fe:	f04f 0200 	mov.w	r2, #0
 8002302:	f04f 0300 	mov.w	r3, #0
 8002306:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800230a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800230e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002312:	ebb2 0408 	subs.w	r4, r2, r8
 8002316:	eb63 0509 	sbc.w	r5, r3, r9
 800231a:	f04f 0200 	mov.w	r2, #0
 800231e:	f04f 0300 	mov.w	r3, #0
 8002322:	00eb      	lsls	r3, r5, #3
 8002324:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002328:	00e2      	lsls	r2, r4, #3
 800232a:	4614      	mov	r4, r2
 800232c:	461d      	mov	r5, r3
 800232e:	eb14 030a 	adds.w	r3, r4, sl
 8002332:	603b      	str	r3, [r7, #0]
 8002334:	eb45 030b 	adc.w	r3, r5, fp
 8002338:	607b      	str	r3, [r7, #4]
 800233a:	f04f 0200 	mov.w	r2, #0
 800233e:	f04f 0300 	mov.w	r3, #0
 8002342:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002346:	4629      	mov	r1, r5
 8002348:	028b      	lsls	r3, r1, #10
 800234a:	4621      	mov	r1, r4
 800234c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002350:	4621      	mov	r1, r4
 8002352:	028a      	lsls	r2, r1, #10
 8002354:	4610      	mov	r0, r2
 8002356:	4619      	mov	r1, r3
 8002358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800235a:	2200      	movs	r2, #0
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	60fa      	str	r2, [r7, #12]
 8002360:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002364:	f7fd ff3c 	bl	80001e0 <__aeabi_uldivmod>
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	4613      	mov	r3, r2
 800236e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002370:	4b0b      	ldr	r3, [pc, #44]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	0c1b      	lsrs	r3, r3, #16
 8002376:	f003 0303 	and.w	r3, r3, #3
 800237a:	3301      	adds	r3, #1
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002380:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002384:	fbb2 f3f3 	udiv	r3, r2, r3
 8002388:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800238a:	e002      	b.n	8002392 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800238c:	4b05      	ldr	r3, [pc, #20]	; (80023a4 <HAL_RCC_GetSysClockFreq+0x184>)
 800238e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002390:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002394:	4618      	mov	r0, r3
 8002396:	3740      	adds	r7, #64	; 0x40
 8002398:	46bd      	mov	sp, r7
 800239a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800239e:	bf00      	nop
 80023a0:	40023800 	.word	0x40023800
 80023a4:	00f42400 	.word	0x00f42400
 80023a8:	017d7840 	.word	0x017d7840

080023ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023b0:	4b03      	ldr	r3, [pc, #12]	; (80023c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80023b2:	681b      	ldr	r3, [r3, #0]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	20000004 	.word	0x20000004

080023c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023c8:	f7ff fff0 	bl	80023ac <HAL_RCC_GetHCLKFreq>
 80023cc:	4602      	mov	r2, r0
 80023ce:	4b05      	ldr	r3, [pc, #20]	; (80023e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	0a9b      	lsrs	r3, r3, #10
 80023d4:	f003 0307 	and.w	r3, r3, #7
 80023d8:	4903      	ldr	r1, [pc, #12]	; (80023e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023da:	5ccb      	ldrb	r3, [r1, r3]
 80023dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	40023800 	.word	0x40023800
 80023e8:	08008afc 	.word	0x08008afc

080023ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023f0:	f7ff ffdc 	bl	80023ac <HAL_RCC_GetHCLKFreq>
 80023f4:	4602      	mov	r2, r0
 80023f6:	4b05      	ldr	r3, [pc, #20]	; (800240c <HAL_RCC_GetPCLK2Freq+0x20>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	0b5b      	lsrs	r3, r3, #13
 80023fc:	f003 0307 	and.w	r3, r3, #7
 8002400:	4903      	ldr	r1, [pc, #12]	; (8002410 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002402:	5ccb      	ldrb	r3, [r1, r3]
 8002404:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002408:	4618      	mov	r0, r3
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40023800 	.word	0x40023800
 8002410:	08008afc 	.word	0x08008afc

08002414 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e041      	b.n	80024aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800242c:	b2db      	uxtb	r3, r3
 800242e:	2b00      	cmp	r3, #0
 8002430:	d106      	bne.n	8002440 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f7fe fe42 	bl	80010c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2202      	movs	r2, #2
 8002444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3304      	adds	r3, #4
 8002450:	4619      	mov	r1, r3
 8002452:	4610      	mov	r0, r2
 8002454:	f000 fea0 	bl	8003198 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2201      	movs	r2, #1
 800248c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2201      	movs	r2, #1
 80024a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
	...

080024b4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d001      	beq.n	80024cc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e03c      	b.n	8002546 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2202      	movs	r2, #2
 80024d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a1e      	ldr	r2, [pc, #120]	; (8002554 <HAL_TIM_Base_Start+0xa0>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d018      	beq.n	8002510 <HAL_TIM_Base_Start+0x5c>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024e6:	d013      	beq.n	8002510 <HAL_TIM_Base_Start+0x5c>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a1a      	ldr	r2, [pc, #104]	; (8002558 <HAL_TIM_Base_Start+0xa4>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d00e      	beq.n	8002510 <HAL_TIM_Base_Start+0x5c>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a19      	ldr	r2, [pc, #100]	; (800255c <HAL_TIM_Base_Start+0xa8>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d009      	beq.n	8002510 <HAL_TIM_Base_Start+0x5c>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a17      	ldr	r2, [pc, #92]	; (8002560 <HAL_TIM_Base_Start+0xac>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d004      	beq.n	8002510 <HAL_TIM_Base_Start+0x5c>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a16      	ldr	r2, [pc, #88]	; (8002564 <HAL_TIM_Base_Start+0xb0>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d111      	bne.n	8002534 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 0307 	and.w	r3, r3, #7
 800251a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2b06      	cmp	r3, #6
 8002520:	d010      	beq.n	8002544 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f042 0201 	orr.w	r2, r2, #1
 8002530:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002532:	e007      	b.n	8002544 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f042 0201 	orr.w	r2, r2, #1
 8002542:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3714      	adds	r7, #20
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	40010000 	.word	0x40010000
 8002558:	40000400 	.word	0x40000400
 800255c:	40000800 	.word	0x40000800
 8002560:	40000c00 	.word	0x40000c00
 8002564:	40014000 	.word	0x40014000

08002568 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d101      	bne.n	800257a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e041      	b.n	80025fe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002580:	b2db      	uxtb	r3, r3
 8002582:	2b00      	cmp	r3, #0
 8002584:	d106      	bne.n	8002594 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 f839 	bl	8002606 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2202      	movs	r2, #2
 8002598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3304      	adds	r3, #4
 80025a4:	4619      	mov	r1, r3
 80025a6:	4610      	mov	r0, r2
 80025a8:	f000 fdf6 	bl	8003198 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2201      	movs	r2, #1
 80025b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2201      	movs	r2, #1
 80025c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002606:	b480      	push	{r7}
 8002608:	b083      	sub	sp, #12
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800260e:	bf00      	nop
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
	...

0800261c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d109      	bne.n	8002640 <HAL_TIM_PWM_Start+0x24>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b01      	cmp	r3, #1
 8002636:	bf14      	ite	ne
 8002638:	2301      	movne	r3, #1
 800263a:	2300      	moveq	r3, #0
 800263c:	b2db      	uxtb	r3, r3
 800263e:	e022      	b.n	8002686 <HAL_TIM_PWM_Start+0x6a>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	2b04      	cmp	r3, #4
 8002644:	d109      	bne.n	800265a <HAL_TIM_PWM_Start+0x3e>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800264c:	b2db      	uxtb	r3, r3
 800264e:	2b01      	cmp	r3, #1
 8002650:	bf14      	ite	ne
 8002652:	2301      	movne	r3, #1
 8002654:	2300      	moveq	r3, #0
 8002656:	b2db      	uxtb	r3, r3
 8002658:	e015      	b.n	8002686 <HAL_TIM_PWM_Start+0x6a>
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	2b08      	cmp	r3, #8
 800265e:	d109      	bne.n	8002674 <HAL_TIM_PWM_Start+0x58>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b01      	cmp	r3, #1
 800266a:	bf14      	ite	ne
 800266c:	2301      	movne	r3, #1
 800266e:	2300      	moveq	r3, #0
 8002670:	b2db      	uxtb	r3, r3
 8002672:	e008      	b.n	8002686 <HAL_TIM_PWM_Start+0x6a>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b01      	cmp	r3, #1
 800267e:	bf14      	ite	ne
 8002680:	2301      	movne	r3, #1
 8002682:	2300      	moveq	r3, #0
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e068      	b.n	8002760 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d104      	bne.n	800269e <HAL_TIM_PWM_Start+0x82>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2202      	movs	r2, #2
 8002698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800269c:	e013      	b.n	80026c6 <HAL_TIM_PWM_Start+0xaa>
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	2b04      	cmp	r3, #4
 80026a2:	d104      	bne.n	80026ae <HAL_TIM_PWM_Start+0x92>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2202      	movs	r2, #2
 80026a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026ac:	e00b      	b.n	80026c6 <HAL_TIM_PWM_Start+0xaa>
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	2b08      	cmp	r3, #8
 80026b2:	d104      	bne.n	80026be <HAL_TIM_PWM_Start+0xa2>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2202      	movs	r2, #2
 80026b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026bc:	e003      	b.n	80026c6 <HAL_TIM_PWM_Start+0xaa>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2202      	movs	r2, #2
 80026c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2201      	movs	r2, #1
 80026cc:	6839      	ldr	r1, [r7, #0]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f001 f926 	bl	8003920 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a23      	ldr	r2, [pc, #140]	; (8002768 <HAL_TIM_PWM_Start+0x14c>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d107      	bne.n	80026ee <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a1d      	ldr	r2, [pc, #116]	; (8002768 <HAL_TIM_PWM_Start+0x14c>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d018      	beq.n	800272a <HAL_TIM_PWM_Start+0x10e>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002700:	d013      	beq.n	800272a <HAL_TIM_PWM_Start+0x10e>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a19      	ldr	r2, [pc, #100]	; (800276c <HAL_TIM_PWM_Start+0x150>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d00e      	beq.n	800272a <HAL_TIM_PWM_Start+0x10e>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a17      	ldr	r2, [pc, #92]	; (8002770 <HAL_TIM_PWM_Start+0x154>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d009      	beq.n	800272a <HAL_TIM_PWM_Start+0x10e>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a16      	ldr	r2, [pc, #88]	; (8002774 <HAL_TIM_PWM_Start+0x158>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d004      	beq.n	800272a <HAL_TIM_PWM_Start+0x10e>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a14      	ldr	r2, [pc, #80]	; (8002778 <HAL_TIM_PWM_Start+0x15c>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d111      	bne.n	800274e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f003 0307 	and.w	r3, r3, #7
 8002734:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2b06      	cmp	r3, #6
 800273a:	d010      	beq.n	800275e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f042 0201 	orr.w	r2, r2, #1
 800274a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800274c:	e007      	b.n	800275e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f042 0201 	orr.w	r2, r2, #1
 800275c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	3710      	adds	r7, #16
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40010000 	.word	0x40010000
 800276c:	40000400 	.word	0x40000400
 8002770:	40000800 	.word	0x40000800
 8002774:	40000c00 	.word	0x40000c00
 8002778:	40014000 	.word	0x40014000

0800277c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d101      	bne.n	800278e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e041      	b.n	8002812 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b00      	cmp	r3, #0
 8002798:	d106      	bne.n	80027a8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f000 f839 	bl	800281a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2202      	movs	r2, #2
 80027ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	3304      	adds	r3, #4
 80027b8:	4619      	mov	r1, r3
 80027ba:	4610      	mov	r0, r2
 80027bc:	f000 fcec 	bl	8003198 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
	...

08002830 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800283a:	2300      	movs	r3, #0
 800283c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d104      	bne.n	800284e <HAL_TIM_IC_Start_IT+0x1e>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800284a:	b2db      	uxtb	r3, r3
 800284c:	e013      	b.n	8002876 <HAL_TIM_IC_Start_IT+0x46>
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	2b04      	cmp	r3, #4
 8002852:	d104      	bne.n	800285e <HAL_TIM_IC_Start_IT+0x2e>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800285a:	b2db      	uxtb	r3, r3
 800285c:	e00b      	b.n	8002876 <HAL_TIM_IC_Start_IT+0x46>
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	2b08      	cmp	r3, #8
 8002862:	d104      	bne.n	800286e <HAL_TIM_IC_Start_IT+0x3e>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800286a:	b2db      	uxtb	r3, r3
 800286c:	e003      	b.n	8002876 <HAL_TIM_IC_Start_IT+0x46>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002874:	b2db      	uxtb	r3, r3
 8002876:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d104      	bne.n	8002888 <HAL_TIM_IC_Start_IT+0x58>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002884:	b2db      	uxtb	r3, r3
 8002886:	e013      	b.n	80028b0 <HAL_TIM_IC_Start_IT+0x80>
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	2b04      	cmp	r3, #4
 800288c:	d104      	bne.n	8002898 <HAL_TIM_IC_Start_IT+0x68>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002894:	b2db      	uxtb	r3, r3
 8002896:	e00b      	b.n	80028b0 <HAL_TIM_IC_Start_IT+0x80>
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	2b08      	cmp	r3, #8
 800289c:	d104      	bne.n	80028a8 <HAL_TIM_IC_Start_IT+0x78>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	e003      	b.n	80028b0 <HAL_TIM_IC_Start_IT+0x80>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80028b2:	7bbb      	ldrb	r3, [r7, #14]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d102      	bne.n	80028be <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80028b8:	7b7b      	ldrb	r3, [r7, #13]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d001      	beq.n	80028c2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e0c2      	b.n	8002a48 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d104      	bne.n	80028d2 <HAL_TIM_IC_Start_IT+0xa2>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2202      	movs	r2, #2
 80028cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028d0:	e013      	b.n	80028fa <HAL_TIM_IC_Start_IT+0xca>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	2b04      	cmp	r3, #4
 80028d6:	d104      	bne.n	80028e2 <HAL_TIM_IC_Start_IT+0xb2>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2202      	movs	r2, #2
 80028dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028e0:	e00b      	b.n	80028fa <HAL_TIM_IC_Start_IT+0xca>
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	2b08      	cmp	r3, #8
 80028e6:	d104      	bne.n	80028f2 <HAL_TIM_IC_Start_IT+0xc2>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2202      	movs	r2, #2
 80028ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028f0:	e003      	b.n	80028fa <HAL_TIM_IC_Start_IT+0xca>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2202      	movs	r2, #2
 80028f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d104      	bne.n	800290a <HAL_TIM_IC_Start_IT+0xda>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2202      	movs	r2, #2
 8002904:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002908:	e013      	b.n	8002932 <HAL_TIM_IC_Start_IT+0x102>
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	2b04      	cmp	r3, #4
 800290e:	d104      	bne.n	800291a <HAL_TIM_IC_Start_IT+0xea>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2202      	movs	r2, #2
 8002914:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002918:	e00b      	b.n	8002932 <HAL_TIM_IC_Start_IT+0x102>
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	2b08      	cmp	r3, #8
 800291e:	d104      	bne.n	800292a <HAL_TIM_IC_Start_IT+0xfa>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2202      	movs	r2, #2
 8002924:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002928:	e003      	b.n	8002932 <HAL_TIM_IC_Start_IT+0x102>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2202      	movs	r2, #2
 800292e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	2b0c      	cmp	r3, #12
 8002936:	d841      	bhi.n	80029bc <HAL_TIM_IC_Start_IT+0x18c>
 8002938:	a201      	add	r2, pc, #4	; (adr r2, 8002940 <HAL_TIM_IC_Start_IT+0x110>)
 800293a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800293e:	bf00      	nop
 8002940:	08002975 	.word	0x08002975
 8002944:	080029bd 	.word	0x080029bd
 8002948:	080029bd 	.word	0x080029bd
 800294c:	080029bd 	.word	0x080029bd
 8002950:	08002987 	.word	0x08002987
 8002954:	080029bd 	.word	0x080029bd
 8002958:	080029bd 	.word	0x080029bd
 800295c:	080029bd 	.word	0x080029bd
 8002960:	08002999 	.word	0x08002999
 8002964:	080029bd 	.word	0x080029bd
 8002968:	080029bd 	.word	0x080029bd
 800296c:	080029bd 	.word	0x080029bd
 8002970:	080029ab 	.word	0x080029ab
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68da      	ldr	r2, [r3, #12]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f042 0202 	orr.w	r2, r2, #2
 8002982:	60da      	str	r2, [r3, #12]
      break;
 8002984:	e01d      	b.n	80029c2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	68da      	ldr	r2, [r3, #12]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f042 0204 	orr.w	r2, r2, #4
 8002994:	60da      	str	r2, [r3, #12]
      break;
 8002996:	e014      	b.n	80029c2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	68da      	ldr	r2, [r3, #12]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f042 0208 	orr.w	r2, r2, #8
 80029a6:	60da      	str	r2, [r3, #12]
      break;
 80029a8:	e00b      	b.n	80029c2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68da      	ldr	r2, [r3, #12]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f042 0210 	orr.w	r2, r2, #16
 80029b8:	60da      	str	r2, [r3, #12]
      break;
 80029ba:	e002      	b.n	80029c2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	73fb      	strb	r3, [r7, #15]
      break;
 80029c0:	bf00      	nop
  }

  if (status == HAL_OK)
 80029c2:	7bfb      	ldrb	r3, [r7, #15]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d13e      	bne.n	8002a46 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2201      	movs	r2, #1
 80029ce:	6839      	ldr	r1, [r7, #0]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f000 ffa5 	bl	8003920 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a1d      	ldr	r2, [pc, #116]	; (8002a50 <HAL_TIM_IC_Start_IT+0x220>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d018      	beq.n	8002a12 <HAL_TIM_IC_Start_IT+0x1e2>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029e8:	d013      	beq.n	8002a12 <HAL_TIM_IC_Start_IT+0x1e2>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a19      	ldr	r2, [pc, #100]	; (8002a54 <HAL_TIM_IC_Start_IT+0x224>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d00e      	beq.n	8002a12 <HAL_TIM_IC_Start_IT+0x1e2>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a17      	ldr	r2, [pc, #92]	; (8002a58 <HAL_TIM_IC_Start_IT+0x228>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d009      	beq.n	8002a12 <HAL_TIM_IC_Start_IT+0x1e2>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a16      	ldr	r2, [pc, #88]	; (8002a5c <HAL_TIM_IC_Start_IT+0x22c>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d004      	beq.n	8002a12 <HAL_TIM_IC_Start_IT+0x1e2>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a14      	ldr	r2, [pc, #80]	; (8002a60 <HAL_TIM_IC_Start_IT+0x230>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d111      	bne.n	8002a36 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f003 0307 	and.w	r3, r3, #7
 8002a1c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	2b06      	cmp	r3, #6
 8002a22:	d010      	beq.n	8002a46 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f042 0201 	orr.w	r2, r2, #1
 8002a32:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a34:	e007      	b.n	8002a46 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f042 0201 	orr.w	r2, r2, #1
 8002a44:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3710      	adds	r7, #16
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40010000 	.word	0x40010000
 8002a54:	40000400 	.word	0x40000400
 8002a58:	40000800 	.word	0x40000800
 8002a5c:	40000c00 	.word	0x40000c00
 8002a60:	40014000 	.word	0x40014000

08002a64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d122      	bne.n	8002ac0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	f003 0302 	and.w	r3, r3, #2
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d11b      	bne.n	8002ac0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f06f 0202 	mvn.w	r2, #2
 8002a90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2201      	movs	r2, #1
 8002a96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	699b      	ldr	r3, [r3, #24]
 8002a9e:	f003 0303 	and.w	r3, r3, #3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d003      	beq.n	8002aae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f7fe f950 	bl	8000d4c <HAL_TIM_IC_CaptureCallback>
 8002aac:	e005      	b.n	8002aba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 fb54 	bl	800315c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f000 fb5b 	bl	8003170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	f003 0304 	and.w	r3, r3, #4
 8002aca:	2b04      	cmp	r3, #4
 8002acc:	d122      	bne.n	8002b14 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	2b04      	cmp	r3, #4
 8002ada:	d11b      	bne.n	8002b14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f06f 0204 	mvn.w	r2, #4
 8002ae4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2202      	movs	r2, #2
 8002aea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	699b      	ldr	r3, [r3, #24]
 8002af2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d003      	beq.n	8002b02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f7fe f926 	bl	8000d4c <HAL_TIM_IC_CaptureCallback>
 8002b00:	e005      	b.n	8002b0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 fb2a 	bl	800315c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f000 fb31 	bl	8003170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	f003 0308 	and.w	r3, r3, #8
 8002b1e:	2b08      	cmp	r3, #8
 8002b20:	d122      	bne.n	8002b68 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	f003 0308 	and.w	r3, r3, #8
 8002b2c:	2b08      	cmp	r3, #8
 8002b2e:	d11b      	bne.n	8002b68 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f06f 0208 	mvn.w	r2, #8
 8002b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2204      	movs	r2, #4
 8002b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	69db      	ldr	r3, [r3, #28]
 8002b46:	f003 0303 	and.w	r3, r3, #3
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7fe f8fc 	bl	8000d4c <HAL_TIM_IC_CaptureCallback>
 8002b54:	e005      	b.n	8002b62 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 fb00 	bl	800315c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 fb07 	bl	8003170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	f003 0310 	and.w	r3, r3, #16
 8002b72:	2b10      	cmp	r3, #16
 8002b74:	d122      	bne.n	8002bbc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	f003 0310 	and.w	r3, r3, #16
 8002b80:	2b10      	cmp	r3, #16
 8002b82:	d11b      	bne.n	8002bbc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f06f 0210 	mvn.w	r2, #16
 8002b8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2208      	movs	r2, #8
 8002b92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	69db      	ldr	r3, [r3, #28]
 8002b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f7fe f8d2 	bl	8000d4c <HAL_TIM_IC_CaptureCallback>
 8002ba8:	e005      	b.n	8002bb6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 fad6 	bl	800315c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f000 fadd 	bl	8003170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d10e      	bne.n	8002be8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	f003 0301 	and.w	r3, r3, #1
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d107      	bne.n	8002be8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f06f 0201 	mvn.w	r2, #1
 8002be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 fab0 	bl	8003148 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bf2:	2b80      	cmp	r3, #128	; 0x80
 8002bf4:	d10e      	bne.n	8002c14 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c00:	2b80      	cmp	r3, #128	; 0x80
 8002c02:	d107      	bne.n	8002c14 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 ff24 	bl	8003a5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c1e:	2b40      	cmp	r3, #64	; 0x40
 8002c20:	d10e      	bne.n	8002c40 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c2c:	2b40      	cmp	r3, #64	; 0x40
 8002c2e:	d107      	bne.n	8002c40 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f000 faa2 	bl	8003184 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	f003 0320 	and.w	r3, r3, #32
 8002c4a:	2b20      	cmp	r3, #32
 8002c4c:	d10e      	bne.n	8002c6c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	f003 0320 	and.w	r3, r3, #32
 8002c58:	2b20      	cmp	r3, #32
 8002c5a:	d107      	bne.n	8002c6c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f06f 0220 	mvn.w	r2, #32
 8002c64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 feee 	bl	8003a48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c6c:	bf00      	nop
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d101      	bne.n	8002c92 <HAL_TIM_IC_ConfigChannel+0x1e>
 8002c8e:	2302      	movs	r3, #2
 8002c90:	e088      	b.n	8002da4 <HAL_TIM_IC_ConfigChannel+0x130>
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2201      	movs	r2, #1
 8002c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d11b      	bne.n	8002cd8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6818      	ldr	r0, [r3, #0]
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	6819      	ldr	r1, [r3, #0]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	f000 fc7e 	bl	80035b0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	699a      	ldr	r2, [r3, #24]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f022 020c 	bic.w	r2, r2, #12
 8002cc2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6999      	ldr	r1, [r3, #24]
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	619a      	str	r2, [r3, #24]
 8002cd6:	e060      	b.n	8002d9a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2b04      	cmp	r3, #4
 8002cdc:	d11c      	bne.n	8002d18 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6818      	ldr	r0, [r3, #0]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	6819      	ldr	r1, [r3, #0]
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f000 fcf6 	bl	80036de <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	699a      	ldr	r2, [r3, #24]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002d00:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	6999      	ldr	r1, [r3, #24]
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	021a      	lsls	r2, r3, #8
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	619a      	str	r2, [r3, #24]
 8002d16:	e040      	b.n	8002d9a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2b08      	cmp	r3, #8
 8002d1c:	d11b      	bne.n	8002d56 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6818      	ldr	r0, [r3, #0]
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	6819      	ldr	r1, [r3, #0]
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	685a      	ldr	r2, [r3, #4]
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	f000 fd43 	bl	80037b8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	69da      	ldr	r2, [r3, #28]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 020c 	bic.w	r2, r2, #12
 8002d40:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	69d9      	ldr	r1, [r3, #28]
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	689a      	ldr	r2, [r3, #8]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	61da      	str	r2, [r3, #28]
 8002d54:	e021      	b.n	8002d9a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2b0c      	cmp	r3, #12
 8002d5a:	d11c      	bne.n	8002d96 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6818      	ldr	r0, [r3, #0]
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	6819      	ldr	r1, [r3, #0]
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	f000 fd60 	bl	8003830 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	69da      	ldr	r2, [r3, #28]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002d7e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	69d9      	ldr	r1, [r3, #28]
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	021a      	lsls	r2, r3, #8
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	61da      	str	r2, [r3, #28]
 8002d94:	e001      	b.n	8002d9a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002da2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3718      	adds	r7, #24
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002db8:	2300      	movs	r3, #0
 8002dba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d101      	bne.n	8002dca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	e0ae      	b.n	8002f28 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2b0c      	cmp	r3, #12
 8002dd6:	f200 809f 	bhi.w	8002f18 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002dda:	a201      	add	r2, pc, #4	; (adr r2, 8002de0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de0:	08002e15 	.word	0x08002e15
 8002de4:	08002f19 	.word	0x08002f19
 8002de8:	08002f19 	.word	0x08002f19
 8002dec:	08002f19 	.word	0x08002f19
 8002df0:	08002e55 	.word	0x08002e55
 8002df4:	08002f19 	.word	0x08002f19
 8002df8:	08002f19 	.word	0x08002f19
 8002dfc:	08002f19 	.word	0x08002f19
 8002e00:	08002e97 	.word	0x08002e97
 8002e04:	08002f19 	.word	0x08002f19
 8002e08:	08002f19 	.word	0x08002f19
 8002e0c:	08002f19 	.word	0x08002f19
 8002e10:	08002ed7 	.word	0x08002ed7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	68b9      	ldr	r1, [r7, #8]
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f000 fa3c 	bl	8003298 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	699a      	ldr	r2, [r3, #24]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f042 0208 	orr.w	r2, r2, #8
 8002e2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	699a      	ldr	r2, [r3, #24]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f022 0204 	bic.w	r2, r2, #4
 8002e3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6999      	ldr	r1, [r3, #24]
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	691a      	ldr	r2, [r3, #16]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	619a      	str	r2, [r3, #24]
      break;
 8002e52:	e064      	b.n	8002f1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	68b9      	ldr	r1, [r7, #8]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f000 fa82 	bl	8003364 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	699a      	ldr	r2, [r3, #24]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	699a      	ldr	r2, [r3, #24]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	6999      	ldr	r1, [r3, #24]
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	021a      	lsls	r2, r3, #8
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	430a      	orrs	r2, r1
 8002e92:	619a      	str	r2, [r3, #24]
      break;
 8002e94:	e043      	b.n	8002f1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68b9      	ldr	r1, [r7, #8]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f000 facd 	bl	800343c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	69da      	ldr	r2, [r3, #28]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f042 0208 	orr.w	r2, r2, #8
 8002eb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	69da      	ldr	r2, [r3, #28]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f022 0204 	bic.w	r2, r2, #4
 8002ec0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	69d9      	ldr	r1, [r3, #28]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	691a      	ldr	r2, [r3, #16]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	61da      	str	r2, [r3, #28]
      break;
 8002ed4:	e023      	b.n	8002f1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68b9      	ldr	r1, [r7, #8]
 8002edc:	4618      	mov	r0, r3
 8002ede:	f000 fb17 	bl	8003510 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	69da      	ldr	r2, [r3, #28]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ef0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	69da      	ldr	r2, [r3, #28]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	69d9      	ldr	r1, [r3, #28]
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	021a      	lsls	r2, r3, #8
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	430a      	orrs	r2, r1
 8002f14:	61da      	str	r2, [r3, #28]
      break;
 8002f16:	e002      	b.n	8002f1e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	75fb      	strb	r3, [r7, #23]
      break;
 8002f1c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3718      	adds	r7, #24
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d101      	bne.n	8002f4c <HAL_TIM_ConfigClockSource+0x1c>
 8002f48:	2302      	movs	r3, #2
 8002f4a:	e0b4      	b.n	80030b6 <HAL_TIM_ConfigClockSource+0x186>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2202      	movs	r2, #2
 8002f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002f6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f84:	d03e      	beq.n	8003004 <HAL_TIM_ConfigClockSource+0xd4>
 8002f86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f8a:	f200 8087 	bhi.w	800309c <HAL_TIM_ConfigClockSource+0x16c>
 8002f8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f92:	f000 8086 	beq.w	80030a2 <HAL_TIM_ConfigClockSource+0x172>
 8002f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f9a:	d87f      	bhi.n	800309c <HAL_TIM_ConfigClockSource+0x16c>
 8002f9c:	2b70      	cmp	r3, #112	; 0x70
 8002f9e:	d01a      	beq.n	8002fd6 <HAL_TIM_ConfigClockSource+0xa6>
 8002fa0:	2b70      	cmp	r3, #112	; 0x70
 8002fa2:	d87b      	bhi.n	800309c <HAL_TIM_ConfigClockSource+0x16c>
 8002fa4:	2b60      	cmp	r3, #96	; 0x60
 8002fa6:	d050      	beq.n	800304a <HAL_TIM_ConfigClockSource+0x11a>
 8002fa8:	2b60      	cmp	r3, #96	; 0x60
 8002faa:	d877      	bhi.n	800309c <HAL_TIM_ConfigClockSource+0x16c>
 8002fac:	2b50      	cmp	r3, #80	; 0x50
 8002fae:	d03c      	beq.n	800302a <HAL_TIM_ConfigClockSource+0xfa>
 8002fb0:	2b50      	cmp	r3, #80	; 0x50
 8002fb2:	d873      	bhi.n	800309c <HAL_TIM_ConfigClockSource+0x16c>
 8002fb4:	2b40      	cmp	r3, #64	; 0x40
 8002fb6:	d058      	beq.n	800306a <HAL_TIM_ConfigClockSource+0x13a>
 8002fb8:	2b40      	cmp	r3, #64	; 0x40
 8002fba:	d86f      	bhi.n	800309c <HAL_TIM_ConfigClockSource+0x16c>
 8002fbc:	2b30      	cmp	r3, #48	; 0x30
 8002fbe:	d064      	beq.n	800308a <HAL_TIM_ConfigClockSource+0x15a>
 8002fc0:	2b30      	cmp	r3, #48	; 0x30
 8002fc2:	d86b      	bhi.n	800309c <HAL_TIM_ConfigClockSource+0x16c>
 8002fc4:	2b20      	cmp	r3, #32
 8002fc6:	d060      	beq.n	800308a <HAL_TIM_ConfigClockSource+0x15a>
 8002fc8:	2b20      	cmp	r3, #32
 8002fca:	d867      	bhi.n	800309c <HAL_TIM_ConfigClockSource+0x16c>
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d05c      	beq.n	800308a <HAL_TIM_ConfigClockSource+0x15a>
 8002fd0:	2b10      	cmp	r3, #16
 8002fd2:	d05a      	beq.n	800308a <HAL_TIM_ConfigClockSource+0x15a>
 8002fd4:	e062      	b.n	800309c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6818      	ldr	r0, [r3, #0]
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	6899      	ldr	r1, [r3, #8]
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	f000 fc7b 	bl	80038e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002ff8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	609a      	str	r2, [r3, #8]
      break;
 8003002:	e04f      	b.n	80030a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6818      	ldr	r0, [r3, #0]
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	6899      	ldr	r1, [r3, #8]
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	f000 fc64 	bl	80038e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689a      	ldr	r2, [r3, #8]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003026:	609a      	str	r2, [r3, #8]
      break;
 8003028:	e03c      	b.n	80030a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6818      	ldr	r0, [r3, #0]
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	6859      	ldr	r1, [r3, #4]
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	461a      	mov	r2, r3
 8003038:	f000 fb22 	bl	8003680 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2150      	movs	r1, #80	; 0x50
 8003042:	4618      	mov	r0, r3
 8003044:	f000 fc31 	bl	80038aa <TIM_ITRx_SetConfig>
      break;
 8003048:	e02c      	b.n	80030a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6818      	ldr	r0, [r3, #0]
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	6859      	ldr	r1, [r3, #4]
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	461a      	mov	r2, r3
 8003058:	f000 fb7e 	bl	8003758 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2160      	movs	r1, #96	; 0x60
 8003062:	4618      	mov	r0, r3
 8003064:	f000 fc21 	bl	80038aa <TIM_ITRx_SetConfig>
      break;
 8003068:	e01c      	b.n	80030a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6818      	ldr	r0, [r3, #0]
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	6859      	ldr	r1, [r3, #4]
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	461a      	mov	r2, r3
 8003078:	f000 fb02 	bl	8003680 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2140      	movs	r1, #64	; 0x40
 8003082:	4618      	mov	r0, r3
 8003084:	f000 fc11 	bl	80038aa <TIM_ITRx_SetConfig>
      break;
 8003088:	e00c      	b.n	80030a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4619      	mov	r1, r3
 8003094:	4610      	mov	r0, r2
 8003096:	f000 fc08 	bl	80038aa <TIM_ITRx_SetConfig>
      break;
 800309a:	e003      	b.n	80030a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	73fb      	strb	r3, [r7, #15]
      break;
 80030a0:	e000      	b.n	80030a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80030a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
	...

080030c0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80030ca:	2300      	movs	r3, #0
 80030cc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	2b0c      	cmp	r3, #12
 80030d2:	d831      	bhi.n	8003138 <HAL_TIM_ReadCapturedValue+0x78>
 80030d4:	a201      	add	r2, pc, #4	; (adr r2, 80030dc <HAL_TIM_ReadCapturedValue+0x1c>)
 80030d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030da:	bf00      	nop
 80030dc:	08003111 	.word	0x08003111
 80030e0:	08003139 	.word	0x08003139
 80030e4:	08003139 	.word	0x08003139
 80030e8:	08003139 	.word	0x08003139
 80030ec:	0800311b 	.word	0x0800311b
 80030f0:	08003139 	.word	0x08003139
 80030f4:	08003139 	.word	0x08003139
 80030f8:	08003139 	.word	0x08003139
 80030fc:	08003125 	.word	0x08003125
 8003100:	08003139 	.word	0x08003139
 8003104:	08003139 	.word	0x08003139
 8003108:	08003139 	.word	0x08003139
 800310c:	0800312f 	.word	0x0800312f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003116:	60fb      	str	r3, [r7, #12]

      break;
 8003118:	e00f      	b.n	800313a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003120:	60fb      	str	r3, [r7, #12]

      break;
 8003122:	e00a      	b.n	800313a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800312a:	60fb      	str	r3, [r7, #12]

      break;
 800312c:	e005      	b.n	800313a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003134:	60fb      	str	r3, [r7, #12]

      break;
 8003136:	e000      	b.n	800313a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003138:	bf00      	nop
  }

  return tmpreg;
 800313a:	68fb      	ldr	r3, [r7, #12]
}
 800313c:	4618      	mov	r0, r3
 800313e:	3714      	adds	r7, #20
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003164:	bf00      	nop
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a34      	ldr	r2, [pc, #208]	; (800327c <TIM_Base_SetConfig+0xe4>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d00f      	beq.n	80031d0 <TIM_Base_SetConfig+0x38>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b6:	d00b      	beq.n	80031d0 <TIM_Base_SetConfig+0x38>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a31      	ldr	r2, [pc, #196]	; (8003280 <TIM_Base_SetConfig+0xe8>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d007      	beq.n	80031d0 <TIM_Base_SetConfig+0x38>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a30      	ldr	r2, [pc, #192]	; (8003284 <TIM_Base_SetConfig+0xec>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d003      	beq.n	80031d0 <TIM_Base_SetConfig+0x38>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a2f      	ldr	r2, [pc, #188]	; (8003288 <TIM_Base_SetConfig+0xf0>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d108      	bne.n	80031e2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	4313      	orrs	r3, r2
 80031e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a25      	ldr	r2, [pc, #148]	; (800327c <TIM_Base_SetConfig+0xe4>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d01b      	beq.n	8003222 <TIM_Base_SetConfig+0x8a>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031f0:	d017      	beq.n	8003222 <TIM_Base_SetConfig+0x8a>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a22      	ldr	r2, [pc, #136]	; (8003280 <TIM_Base_SetConfig+0xe8>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d013      	beq.n	8003222 <TIM_Base_SetConfig+0x8a>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a21      	ldr	r2, [pc, #132]	; (8003284 <TIM_Base_SetConfig+0xec>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d00f      	beq.n	8003222 <TIM_Base_SetConfig+0x8a>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a20      	ldr	r2, [pc, #128]	; (8003288 <TIM_Base_SetConfig+0xf0>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d00b      	beq.n	8003222 <TIM_Base_SetConfig+0x8a>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a1f      	ldr	r2, [pc, #124]	; (800328c <TIM_Base_SetConfig+0xf4>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d007      	beq.n	8003222 <TIM_Base_SetConfig+0x8a>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a1e      	ldr	r2, [pc, #120]	; (8003290 <TIM_Base_SetConfig+0xf8>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d003      	beq.n	8003222 <TIM_Base_SetConfig+0x8a>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a1d      	ldr	r2, [pc, #116]	; (8003294 <TIM_Base_SetConfig+0xfc>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d108      	bne.n	8003234 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003228:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	4313      	orrs	r3, r2
 8003232:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	4313      	orrs	r3, r2
 8003240:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a08      	ldr	r2, [pc, #32]	; (800327c <TIM_Base_SetConfig+0xe4>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d103      	bne.n	8003268 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	691a      	ldr	r2, [r3, #16]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	615a      	str	r2, [r3, #20]
}
 800326e:	bf00      	nop
 8003270:	3714      	adds	r7, #20
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	40010000 	.word	0x40010000
 8003280:	40000400 	.word	0x40000400
 8003284:	40000800 	.word	0x40000800
 8003288:	40000c00 	.word	0x40000c00
 800328c:	40014000 	.word	0x40014000
 8003290:	40014400 	.word	0x40014400
 8003294:	40014800 	.word	0x40014800

08003298 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003298:	b480      	push	{r7}
 800329a:	b087      	sub	sp, #28
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	f023 0201 	bic.w	r2, r3, #1
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f023 0303 	bic.w	r3, r3, #3
 80032ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68fa      	ldr	r2, [r7, #12]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	f023 0302 	bic.w	r3, r3, #2
 80032e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	697a      	ldr	r2, [r7, #20]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a1c      	ldr	r2, [pc, #112]	; (8003360 <TIM_OC1_SetConfig+0xc8>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d10c      	bne.n	800330e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	f023 0308 	bic.w	r3, r3, #8
 80032fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	697a      	ldr	r2, [r7, #20]
 8003302:	4313      	orrs	r3, r2
 8003304:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f023 0304 	bic.w	r3, r3, #4
 800330c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a13      	ldr	r2, [pc, #76]	; (8003360 <TIM_OC1_SetConfig+0xc8>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d111      	bne.n	800333a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800331c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003324:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	693a      	ldr	r2, [r7, #16]
 800332c:	4313      	orrs	r3, r2
 800332e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	4313      	orrs	r3, r2
 8003338:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	693a      	ldr	r2, [r7, #16]
 800333e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	68fa      	ldr	r2, [r7, #12]
 8003344:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	685a      	ldr	r2, [r3, #4]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	697a      	ldr	r2, [r7, #20]
 8003352:	621a      	str	r2, [r3, #32]
}
 8003354:	bf00      	nop
 8003356:	371c      	adds	r7, #28
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr
 8003360:	40010000 	.word	0x40010000

08003364 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003364:	b480      	push	{r7}
 8003366:	b087      	sub	sp, #28
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a1b      	ldr	r3, [r3, #32]
 8003372:	f023 0210 	bic.w	r2, r3, #16
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800339a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	021b      	lsls	r3, r3, #8
 80033a2:	68fa      	ldr	r2, [r7, #12]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	f023 0320 	bic.w	r3, r3, #32
 80033ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	011b      	lsls	r3, r3, #4
 80033b6:	697a      	ldr	r2, [r7, #20]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a1e      	ldr	r2, [pc, #120]	; (8003438 <TIM_OC2_SetConfig+0xd4>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d10d      	bne.n	80033e0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	011b      	lsls	r3, r3, #4
 80033d2:	697a      	ldr	r2, [r7, #20]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	4a15      	ldr	r2, [pc, #84]	; (8003438 <TIM_OC2_SetConfig+0xd4>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d113      	bne.n	8003410 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80033ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80033f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	695b      	ldr	r3, [r3, #20]
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	4313      	orrs	r3, r2
 8003402:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	693a      	ldr	r2, [r7, #16]
 800340c:	4313      	orrs	r3, r2
 800340e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	693a      	ldr	r2, [r7, #16]
 8003414:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685a      	ldr	r2, [r3, #4]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	697a      	ldr	r2, [r7, #20]
 8003428:	621a      	str	r2, [r3, #32]
}
 800342a:	bf00      	nop
 800342c:	371c      	adds	r7, #28
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	40010000 	.word	0x40010000

0800343c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800343c:	b480      	push	{r7}
 800343e:	b087      	sub	sp, #28
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a1b      	ldr	r3, [r3, #32]
 8003456:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800346a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f023 0303 	bic.w	r3, r3, #3
 8003472:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	4313      	orrs	r3, r2
 800347c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003484:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	021b      	lsls	r3, r3, #8
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	4313      	orrs	r3, r2
 8003490:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a1d      	ldr	r2, [pc, #116]	; (800350c <TIM_OC3_SetConfig+0xd0>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d10d      	bne.n	80034b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80034a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	021b      	lsls	r3, r3, #8
 80034a8:	697a      	ldr	r2, [r7, #20]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80034b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a14      	ldr	r2, [pc, #80]	; (800350c <TIM_OC3_SetConfig+0xd0>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d113      	bne.n	80034e6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80034c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80034cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	011b      	lsls	r3, r3, #4
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	011b      	lsls	r3, r3, #4
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	697a      	ldr	r2, [r7, #20]
 80034fe:	621a      	str	r2, [r3, #32]
}
 8003500:	bf00      	nop
 8003502:	371c      	adds	r7, #28
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	40010000 	.word	0x40010000

08003510 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003510:	b480      	push	{r7}
 8003512:	b087      	sub	sp, #28
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a1b      	ldr	r3, [r3, #32]
 800352a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800353e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003546:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	021b      	lsls	r3, r3, #8
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4313      	orrs	r3, r2
 8003552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800355a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	031b      	lsls	r3, r3, #12
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	4313      	orrs	r3, r2
 8003566:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	4a10      	ldr	r2, [pc, #64]	; (80035ac <TIM_OC4_SetConfig+0x9c>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d109      	bne.n	8003584 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003576:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	019b      	lsls	r3, r3, #6
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	4313      	orrs	r3, r2
 8003582:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68fa      	ldr	r2, [r7, #12]
 800358e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685a      	ldr	r2, [r3, #4]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	621a      	str	r2, [r3, #32]
}
 800359e:	bf00      	nop
 80035a0:	371c      	adds	r7, #28
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	40010000 	.word	0x40010000

080035b0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b087      	sub	sp, #28
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
 80035bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	f023 0201 	bic.w	r2, r3, #1
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a1b      	ldr	r3, [r3, #32]
 80035d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	4a24      	ldr	r2, [pc, #144]	; (800366c <TIM_TI1_SetConfig+0xbc>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d013      	beq.n	8003606 <TIM_TI1_SetConfig+0x56>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035e4:	d00f      	beq.n	8003606 <TIM_TI1_SetConfig+0x56>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	4a21      	ldr	r2, [pc, #132]	; (8003670 <TIM_TI1_SetConfig+0xc0>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d00b      	beq.n	8003606 <TIM_TI1_SetConfig+0x56>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	4a20      	ldr	r2, [pc, #128]	; (8003674 <TIM_TI1_SetConfig+0xc4>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d007      	beq.n	8003606 <TIM_TI1_SetConfig+0x56>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	4a1f      	ldr	r2, [pc, #124]	; (8003678 <TIM_TI1_SetConfig+0xc8>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d003      	beq.n	8003606 <TIM_TI1_SetConfig+0x56>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	4a1e      	ldr	r2, [pc, #120]	; (800367c <TIM_TI1_SetConfig+0xcc>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d101      	bne.n	800360a <TIM_TI1_SetConfig+0x5a>
 8003606:	2301      	movs	r3, #1
 8003608:	e000      	b.n	800360c <TIM_TI1_SetConfig+0x5c>
 800360a:	2300      	movs	r3, #0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d008      	beq.n	8003622 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	f023 0303 	bic.w	r3, r3, #3
 8003616:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003618:	697a      	ldr	r2, [r7, #20]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4313      	orrs	r3, r2
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	e003      	b.n	800362a <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	f043 0301 	orr.w	r3, r3, #1
 8003628:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003630:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	011b      	lsls	r3, r3, #4
 8003636:	b2db      	uxtb	r3, r3
 8003638:	697a      	ldr	r2, [r7, #20]
 800363a:	4313      	orrs	r3, r2
 800363c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	f023 030a 	bic.w	r3, r3, #10
 8003644:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	f003 030a 	and.w	r3, r3, #10
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	4313      	orrs	r3, r2
 8003650:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	621a      	str	r2, [r3, #32]
}
 800365e:	bf00      	nop
 8003660:	371c      	adds	r7, #28
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	40010000 	.word	0x40010000
 8003670:	40000400 	.word	0x40000400
 8003674:	40000800 	.word	0x40000800
 8003678:	40000c00 	.word	0x40000c00
 800367c:	40014000 	.word	0x40014000

08003680 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003680:	b480      	push	{r7}
 8003682:	b087      	sub	sp, #28
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	f023 0201 	bic.w	r2, r3, #1
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	011b      	lsls	r3, r3, #4
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f023 030a 	bic.w	r3, r3, #10
 80036bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	621a      	str	r2, [r3, #32]
}
 80036d2:	bf00      	nop
 80036d4:	371c      	adds	r7, #28
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr

080036de <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80036de:	b480      	push	{r7}
 80036e0:	b087      	sub	sp, #28
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	60f8      	str	r0, [r7, #12]
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	607a      	str	r2, [r7, #4]
 80036ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6a1b      	ldr	r3, [r3, #32]
 80036f0:	f023 0210 	bic.w	r2, r3, #16
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6a1b      	ldr	r3, [r3, #32]
 8003702:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800370a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	021b      	lsls	r3, r3, #8
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	4313      	orrs	r3, r2
 8003714:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800371c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	031b      	lsls	r3, r3, #12
 8003722:	b29b      	uxth	r3, r3
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	4313      	orrs	r3, r2
 8003728:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003730:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	011b      	lsls	r3, r3, #4
 8003736:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800373a:	693a      	ldr	r2, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	697a      	ldr	r2, [r7, #20]
 8003744:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	621a      	str	r2, [r3, #32]
}
 800374c:	bf00      	nop
 800374e:	371c      	adds	r7, #28
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003758:	b480      	push	{r7}
 800375a:	b087      	sub	sp, #28
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6a1b      	ldr	r3, [r3, #32]
 8003768:	f023 0210 	bic.w	r2, r3, #16
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6a1b      	ldr	r3, [r3, #32]
 800377a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003782:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	031b      	lsls	r3, r3, #12
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	4313      	orrs	r3, r2
 800378c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003794:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	011b      	lsls	r3, r3, #4
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	4313      	orrs	r3, r2
 800379e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	697a      	ldr	r2, [r7, #20]
 80037a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	621a      	str	r2, [r3, #32]
}
 80037ac:	bf00      	nop
 80037ae:	371c      	adds	r7, #28
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b087      	sub	sp, #28
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
 80037c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	69db      	ldr	r3, [r3, #28]
 80037d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	f023 0303 	bic.w	r3, r3, #3
 80037e4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80037e6:	697a      	ldr	r2, [r7, #20]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037f4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	011b      	lsls	r3, r3, #4
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	697a      	ldr	r2, [r7, #20]
 80037fe:	4313      	orrs	r3, r2
 8003800:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003808:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	021b      	lsls	r3, r3, #8
 800380e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003812:	693a      	ldr	r2, [r7, #16]
 8003814:	4313      	orrs	r3, r2
 8003816:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	697a      	ldr	r2, [r7, #20]
 800381c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	693a      	ldr	r2, [r7, #16]
 8003822:	621a      	str	r2, [r3, #32]
}
 8003824:	bf00      	nop
 8003826:	371c      	adds	r7, #28
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003830:	b480      	push	{r7}
 8003832:	b087      	sub	sp, #28
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]
 800383c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6a1b      	ldr	r3, [r3, #32]
 8003842:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	69db      	ldr	r3, [r3, #28]
 800384e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800385c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	021b      	lsls	r3, r3, #8
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	4313      	orrs	r3, r2
 8003866:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800386e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	031b      	lsls	r3, r3, #12
 8003874:	b29b      	uxth	r3, r3
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	4313      	orrs	r3, r2
 800387a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003882:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	031b      	lsls	r3, r3, #12
 8003888:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800388c:	693a      	ldr	r2, [r7, #16]
 800388e:	4313      	orrs	r3, r2
 8003890:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	697a      	ldr	r2, [r7, #20]
 8003896:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	693a      	ldr	r2, [r7, #16]
 800389c:	621a      	str	r2, [r3, #32]
}
 800389e:	bf00      	nop
 80038a0:	371c      	adds	r7, #28
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr

080038aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038aa:	b480      	push	{r7}
 80038ac:	b085      	sub	sp, #20
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
 80038b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038c2:	683a      	ldr	r2, [r7, #0]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	f043 0307 	orr.w	r3, r3, #7
 80038cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	609a      	str	r2, [r3, #8]
}
 80038d4:	bf00      	nop
 80038d6:	3714      	adds	r7, #20
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b087      	sub	sp, #28
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
 80038ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80038fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	021a      	lsls	r2, r3, #8
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	431a      	orrs	r2, r3
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	4313      	orrs	r3, r2
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	4313      	orrs	r3, r2
 800390c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	609a      	str	r2, [r3, #8]
}
 8003914:	bf00      	nop
 8003916:	371c      	adds	r7, #28
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003920:	b480      	push	{r7}
 8003922:	b087      	sub	sp, #28
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	f003 031f 	and.w	r3, r3, #31
 8003932:	2201      	movs	r2, #1
 8003934:	fa02 f303 	lsl.w	r3, r2, r3
 8003938:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6a1a      	ldr	r2, [r3, #32]
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	43db      	mvns	r3, r3
 8003942:	401a      	ands	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6a1a      	ldr	r2, [r3, #32]
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	f003 031f 	and.w	r3, r3, #31
 8003952:	6879      	ldr	r1, [r7, #4]
 8003954:	fa01 f303 	lsl.w	r3, r1, r3
 8003958:	431a      	orrs	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	621a      	str	r2, [r3, #32]
}
 800395e:	bf00      	nop
 8003960:	371c      	adds	r7, #28
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
	...

0800396c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800397c:	2b01      	cmp	r3, #1
 800397e:	d101      	bne.n	8003984 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003980:	2302      	movs	r3, #2
 8003982:	e050      	b.n	8003a26 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2202      	movs	r2, #2
 8003990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68fa      	ldr	r2, [r7, #12]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a1c      	ldr	r2, [pc, #112]	; (8003a34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d018      	beq.n	80039fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039d0:	d013      	beq.n	80039fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a18      	ldr	r2, [pc, #96]	; (8003a38 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d00e      	beq.n	80039fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a16      	ldr	r2, [pc, #88]	; (8003a3c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d009      	beq.n	80039fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a15      	ldr	r2, [pc, #84]	; (8003a40 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d004      	beq.n	80039fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a13      	ldr	r2, [pc, #76]	; (8003a44 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d10c      	bne.n	8003a14 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	68ba      	ldr	r2, [r7, #8]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	68ba      	ldr	r2, [r7, #8]
 8003a12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3714      	adds	r7, #20
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	40010000 	.word	0x40010000
 8003a38:	40000400 	.word	0x40000400
 8003a3c:	40000800 	.word	0x40000800
 8003a40:	40000c00 	.word	0x40000c00
 8003a44:	40014000 	.word	0x40014000

08003a48 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a50:	bf00      	nop
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e03f      	b.n	8003b02 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d106      	bne.n	8003a9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7fd fbec 	bl	8001274 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2224      	movs	r2, #36	; 0x24
 8003aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68da      	ldr	r2, [r3, #12]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ab2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f000 fcdf 	bl	8004478 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	691a      	ldr	r2, [r3, #16]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ac8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	695a      	ldr	r2, [r3, #20]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ad8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68da      	ldr	r2, [r3, #12]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ae8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2220      	movs	r2, #32
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2220      	movs	r2, #32
 8003afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b084      	sub	sp, #16
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	60f8      	str	r0, [r7, #12]
 8003b12:	60b9      	str	r1, [r7, #8]
 8003b14:	4613      	mov	r3, r2
 8003b16:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b20      	cmp	r3, #32
 8003b22:	d11d      	bne.n	8003b60 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d002      	beq.n	8003b30 <HAL_UART_Receive_IT+0x26>
 8003b2a:	88fb      	ldrh	r3, [r7, #6]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d101      	bne.n	8003b34 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e016      	b.n	8003b62 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d101      	bne.n	8003b42 <HAL_UART_Receive_IT+0x38>
 8003b3e:	2302      	movs	r3, #2
 8003b40:	e00f      	b.n	8003b62 <HAL_UART_Receive_IT+0x58>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003b50:	88fb      	ldrh	r3, [r7, #6]
 8003b52:	461a      	mov	r2, r3
 8003b54:	68b9      	ldr	r1, [r7, #8]
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f000 fab6 	bl	80040c8 <UART_Start_Receive_IT>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	e000      	b.n	8003b62 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003b60:	2302      	movs	r3, #2
  }
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
	...

08003b6c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b0ba      	sub	sp, #232	; 0xe8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003b92:	2300      	movs	r3, #0
 8003b94:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003b9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ba2:	f003 030f 	and.w	r3, r3, #15
 8003ba6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003baa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d10f      	bne.n	8003bd2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bb6:	f003 0320 	and.w	r3, r3, #32
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d009      	beq.n	8003bd2 <HAL_UART_IRQHandler+0x66>
 8003bbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bc2:	f003 0320 	and.w	r3, r3, #32
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d003      	beq.n	8003bd2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 fb99 	bl	8004302 <UART_Receive_IT>
      return;
 8003bd0:	e256      	b.n	8004080 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003bd2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	f000 80de 	beq.w	8003d98 <HAL_UART_IRQHandler+0x22c>
 8003bdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003be0:	f003 0301 	and.w	r3, r3, #1
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d106      	bne.n	8003bf6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003be8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f000 80d1 	beq.w	8003d98 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bfa:	f003 0301 	and.w	r3, r3, #1
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00b      	beq.n	8003c1a <HAL_UART_IRQHandler+0xae>
 8003c02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d005      	beq.n	8003c1a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c12:	f043 0201 	orr.w	r2, r3, #1
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c1e:	f003 0304 	and.w	r3, r3, #4
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00b      	beq.n	8003c3e <HAL_UART_IRQHandler+0xd2>
 8003c26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d005      	beq.n	8003c3e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	f043 0202 	orr.w	r2, r3, #2
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00b      	beq.n	8003c62 <HAL_UART_IRQHandler+0xf6>
 8003c4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d005      	beq.n	8003c62 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	f043 0204 	orr.w	r2, r3, #4
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c66:	f003 0308 	and.w	r3, r3, #8
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d011      	beq.n	8003c92 <HAL_UART_IRQHandler+0x126>
 8003c6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c72:	f003 0320 	and.w	r3, r3, #32
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d105      	bne.n	8003c86 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003c7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d005      	beq.n	8003c92 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8a:	f043 0208 	orr.w	r2, r3, #8
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f000 81ed 	beq.w	8004076 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ca0:	f003 0320 	and.w	r3, r3, #32
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d008      	beq.n	8003cba <HAL_UART_IRQHandler+0x14e>
 8003ca8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cac:	f003 0320 	and.w	r3, r3, #32
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d002      	beq.n	8003cba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 fb24 	bl	8004302 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cc4:	2b40      	cmp	r3, #64	; 0x40
 8003cc6:	bf0c      	ite	eq
 8003cc8:	2301      	moveq	r3, #1
 8003cca:	2300      	movne	r3, #0
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd6:	f003 0308 	and.w	r3, r3, #8
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d103      	bne.n	8003ce6 <HAL_UART_IRQHandler+0x17a>
 8003cde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d04f      	beq.n	8003d86 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 fa2c 	bl	8004144 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf6:	2b40      	cmp	r3, #64	; 0x40
 8003cf8:	d141      	bne.n	8003d7e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	3314      	adds	r3, #20
 8003d00:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d04:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d08:	e853 3f00 	ldrex	r3, [r3]
 8003d0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003d10:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	3314      	adds	r3, #20
 8003d22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003d26:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003d2a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003d32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003d36:	e841 2300 	strex	r3, r2, [r1]
 8003d3a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003d3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1d9      	bne.n	8003cfa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d013      	beq.n	8003d76 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d52:	4a7d      	ldr	r2, [pc, #500]	; (8003f48 <HAL_UART_IRQHandler+0x3dc>)
 8003d54:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7fd fd41 	bl	80017e2 <HAL_DMA_Abort_IT>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d016      	beq.n	8003d94 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d70:	4610      	mov	r0, r2
 8003d72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d74:	e00e      	b.n	8003d94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 f990 	bl	800409c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d7c:	e00a      	b.n	8003d94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f98c 	bl	800409c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d84:	e006      	b.n	8003d94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f000 f988 	bl	800409c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003d92:	e170      	b.n	8004076 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d94:	bf00      	nop
    return;
 8003d96:	e16e      	b.n	8004076 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	f040 814a 	bne.w	8004036 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003da6:	f003 0310 	and.w	r3, r3, #16
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	f000 8143 	beq.w	8004036 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003db4:	f003 0310 	and.w	r3, r3, #16
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 813c 	beq.w	8004036 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	60bb      	str	r3, [r7, #8]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	60bb      	str	r3, [r7, #8]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	60bb      	str	r3, [r7, #8]
 8003dd2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dde:	2b40      	cmp	r3, #64	; 0x40
 8003de0:	f040 80b4 	bne.w	8003f4c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003df0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	f000 8140 	beq.w	800407a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003dfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e02:	429a      	cmp	r2, r3
 8003e04:	f080 8139 	bcs.w	800407a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e0e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e14:	69db      	ldr	r3, [r3, #28]
 8003e16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e1a:	f000 8088 	beq.w	8003f2e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	330c      	adds	r3, #12
 8003e24:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e28:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e2c:	e853 3f00 	ldrex	r3, [r3]
 8003e30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003e34:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	330c      	adds	r3, #12
 8003e46:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003e4a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003e4e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e52:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003e56:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003e5a:	e841 2300 	strex	r3, r2, [r1]
 8003e5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003e62:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1d9      	bne.n	8003e1e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	3314      	adds	r3, #20
 8003e70:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e74:	e853 3f00 	ldrex	r3, [r3]
 8003e78:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003e7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e7c:	f023 0301 	bic.w	r3, r3, #1
 8003e80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	3314      	adds	r3, #20
 8003e8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003e8e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003e92:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e94:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003e96:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003e9a:	e841 2300 	strex	r3, r2, [r1]
 8003e9e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003ea0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1e1      	bne.n	8003e6a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	3314      	adds	r3, #20
 8003eac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003eb0:	e853 3f00 	ldrex	r3, [r3]
 8003eb4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003eb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003eb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ebc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	3314      	adds	r3, #20
 8003ec6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003eca:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003ecc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ece:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003ed0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003ed2:	e841 2300 	strex	r3, r2, [r1]
 8003ed6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003ed8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1e3      	bne.n	8003ea6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2220      	movs	r2, #32
 8003ee2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	330c      	adds	r3, #12
 8003ef2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ef6:	e853 3f00 	ldrex	r3, [r3]
 8003efa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003efc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003efe:	f023 0310 	bic.w	r3, r3, #16
 8003f02:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	330c      	adds	r3, #12
 8003f0c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003f10:	65ba      	str	r2, [r7, #88]	; 0x58
 8003f12:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f14:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003f16:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f18:	e841 2300 	strex	r3, r2, [r1]
 8003f1c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003f1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d1e3      	bne.n	8003eec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7fd fbea 	bl	8001702 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 f8b6 	bl	80040b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f44:	e099      	b.n	800407a <HAL_UART_IRQHandler+0x50e>
 8003f46:	bf00      	nop
 8003f48:	0800420b 	.word	0x0800420b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f000 808b 	beq.w	800407e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003f68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	f000 8086 	beq.w	800407e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	330c      	adds	r3, #12
 8003f78:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f7c:	e853 3f00 	ldrex	r3, [r3]
 8003f80:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f88:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	330c      	adds	r3, #12
 8003f92:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003f96:	647a      	str	r2, [r7, #68]	; 0x44
 8003f98:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f9a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003f9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f9e:	e841 2300 	strex	r3, r2, [r1]
 8003fa2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003fa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1e3      	bne.n	8003f72 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	3314      	adds	r3, #20
 8003fb0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb4:	e853 3f00 	ldrex	r3, [r3]
 8003fb8:	623b      	str	r3, [r7, #32]
   return(result);
 8003fba:	6a3b      	ldr	r3, [r7, #32]
 8003fbc:	f023 0301 	bic.w	r3, r3, #1
 8003fc0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	3314      	adds	r3, #20
 8003fca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003fce:	633a      	str	r2, [r7, #48]	; 0x30
 8003fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003fd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fd6:	e841 2300 	strex	r3, r2, [r1]
 8003fda:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d1e3      	bne.n	8003faa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	330c      	adds	r3, #12
 8003ff6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	e853 3f00 	ldrex	r3, [r3]
 8003ffe:	60fb      	str	r3, [r7, #12]
   return(result);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f023 0310 	bic.w	r3, r3, #16
 8004006:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	330c      	adds	r3, #12
 8004010:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004014:	61fa      	str	r2, [r7, #28]
 8004016:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004018:	69b9      	ldr	r1, [r7, #24]
 800401a:	69fa      	ldr	r2, [r7, #28]
 800401c:	e841 2300 	strex	r3, r2, [r1]
 8004020:	617b      	str	r3, [r7, #20]
   return(result);
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d1e3      	bne.n	8003ff0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004028:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800402c:	4619      	mov	r1, r3
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 f83e 	bl	80040b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004034:	e023      	b.n	800407e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800403a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800403e:	2b00      	cmp	r3, #0
 8004040:	d009      	beq.n	8004056 <HAL_UART_IRQHandler+0x4ea>
 8004042:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800404a:	2b00      	cmp	r3, #0
 800404c:	d003      	beq.n	8004056 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 f8ef 	bl	8004232 <UART_Transmit_IT>
    return;
 8004054:	e014      	b.n	8004080 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800405a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800405e:	2b00      	cmp	r3, #0
 8004060:	d00e      	beq.n	8004080 <HAL_UART_IRQHandler+0x514>
 8004062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800406a:	2b00      	cmp	r3, #0
 800406c:	d008      	beq.n	8004080 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f92f 	bl	80042d2 <UART_EndTransmit_IT>
    return;
 8004074:	e004      	b.n	8004080 <HAL_UART_IRQHandler+0x514>
    return;
 8004076:	bf00      	nop
 8004078:	e002      	b.n	8004080 <HAL_UART_IRQHandler+0x514>
      return;
 800407a:	bf00      	nop
 800407c:	e000      	b.n	8004080 <HAL_UART_IRQHandler+0x514>
      return;
 800407e:	bf00      	nop
  }
}
 8004080:	37e8      	adds	r7, #232	; 0xe8
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop

08004088 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004090:	bf00      	nop
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr

0800409c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	460b      	mov	r3, r1
 80040ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	4613      	mov	r3, r2
 80040d4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	68ba      	ldr	r2, [r7, #8]
 80040da:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	88fa      	ldrh	r2, [r7, #6]
 80040e0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	88fa      	ldrh	r2, [r7, #6]
 80040e6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2222      	movs	r2, #34	; 0x22
 80040f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d007      	beq.n	8004116 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68da      	ldr	r2, [r3, #12]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004114:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	695a      	ldr	r2, [r3, #20]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f042 0201 	orr.w	r2, r2, #1
 8004124:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68da      	ldr	r2, [r3, #12]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f042 0220 	orr.w	r2, r2, #32
 8004134:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3714      	adds	r7, #20
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004144:	b480      	push	{r7}
 8004146:	b095      	sub	sp, #84	; 0x54
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	330c      	adds	r3, #12
 8004152:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004154:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004156:	e853 3f00 	ldrex	r3, [r3]
 800415a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800415c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800415e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004162:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	330c      	adds	r3, #12
 800416a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800416c:	643a      	str	r2, [r7, #64]	; 0x40
 800416e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004170:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004172:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004174:	e841 2300 	strex	r3, r2, [r1]
 8004178:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800417a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800417c:	2b00      	cmp	r3, #0
 800417e:	d1e5      	bne.n	800414c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	3314      	adds	r3, #20
 8004186:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004188:	6a3b      	ldr	r3, [r7, #32]
 800418a:	e853 3f00 	ldrex	r3, [r3]
 800418e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	f023 0301 	bic.w	r3, r3, #1
 8004196:	64bb      	str	r3, [r7, #72]	; 0x48
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	3314      	adds	r3, #20
 800419e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041a8:	e841 2300 	strex	r3, r2, [r1]
 80041ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80041ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d1e5      	bne.n	8004180 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d119      	bne.n	80041f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	330c      	adds	r3, #12
 80041c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	e853 3f00 	ldrex	r3, [r3]
 80041ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	f023 0310 	bic.w	r3, r3, #16
 80041d2:	647b      	str	r3, [r7, #68]	; 0x44
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	330c      	adds	r3, #12
 80041da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80041dc:	61ba      	str	r2, [r7, #24]
 80041de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e0:	6979      	ldr	r1, [r7, #20]
 80041e2:	69ba      	ldr	r2, [r7, #24]
 80041e4:	e841 2300 	strex	r3, r2, [r1]
 80041e8:	613b      	str	r3, [r7, #16]
   return(result);
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d1e5      	bne.n	80041bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2220      	movs	r2, #32
 80041f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80041fe:	bf00      	nop
 8004200:	3754      	adds	r7, #84	; 0x54
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr

0800420a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800420a:	b580      	push	{r7, lr}
 800420c:	b084      	sub	sp, #16
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004216:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2200      	movs	r2, #0
 8004222:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f7ff ff39 	bl	800409c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800422a:	bf00      	nop
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004232:	b480      	push	{r7}
 8004234:	b085      	sub	sp, #20
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b21      	cmp	r3, #33	; 0x21
 8004244:	d13e      	bne.n	80042c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800424e:	d114      	bne.n	800427a <UART_Transmit_IT+0x48>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	691b      	ldr	r3, [r3, #16]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d110      	bne.n	800427a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	881b      	ldrh	r3, [r3, #0]
 8004262:	461a      	mov	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800426c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	1c9a      	adds	r2, r3, #2
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	621a      	str	r2, [r3, #32]
 8004278:	e008      	b.n	800428c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	1c59      	adds	r1, r3, #1
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	6211      	str	r1, [r2, #32]
 8004284:	781a      	ldrb	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004290:	b29b      	uxth	r3, r3
 8004292:	3b01      	subs	r3, #1
 8004294:	b29b      	uxth	r3, r3
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	4619      	mov	r1, r3
 800429a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800429c:	2b00      	cmp	r3, #0
 800429e:	d10f      	bne.n	80042c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	68da      	ldr	r2, [r3, #12]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68da      	ldr	r2, [r3, #12]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80042c0:	2300      	movs	r3, #0
 80042c2:	e000      	b.n	80042c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80042c4:	2302      	movs	r3, #2
  }
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3714      	adds	r7, #20
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr

080042d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b082      	sub	sp, #8
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68da      	ldr	r2, [r3, #12]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2220      	movs	r2, #32
 80042ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f7ff fec8 	bl	8004088 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}

08004302 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004302:	b580      	push	{r7, lr}
 8004304:	b08c      	sub	sp, #48	; 0x30
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b22      	cmp	r3, #34	; 0x22
 8004314:	f040 80ab 	bne.w	800446e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004320:	d117      	bne.n	8004352 <UART_Receive_IT+0x50>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d113      	bne.n	8004352 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800432a:	2300      	movs	r3, #0
 800432c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004332:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	b29b      	uxth	r3, r3
 800433c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004340:	b29a      	uxth	r2, r3
 8004342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004344:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800434a:	1c9a      	adds	r2, r3, #2
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	629a      	str	r2, [r3, #40]	; 0x28
 8004350:	e026      	b.n	80043a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004356:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004358:	2300      	movs	r3, #0
 800435a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004364:	d007      	beq.n	8004376 <UART_Receive_IT+0x74>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d10a      	bne.n	8004384 <UART_Receive_IT+0x82>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d106      	bne.n	8004384 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	b2da      	uxtb	r2, r3
 800437e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004380:	701a      	strb	r2, [r3, #0]
 8004382:	e008      	b.n	8004396 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	b2db      	uxtb	r3, r3
 800438c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004390:	b2da      	uxtb	r2, r3
 8004392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004394:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439a:	1c5a      	adds	r2, r3, #1
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	3b01      	subs	r3, #1
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	4619      	mov	r1, r3
 80043ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d15a      	bne.n	800446a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68da      	ldr	r2, [r3, #12]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f022 0220 	bic.w	r2, r2, #32
 80043c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68da      	ldr	r2, [r3, #12]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	695a      	ldr	r2, [r3, #20]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 0201 	bic.w	r2, r2, #1
 80043e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2220      	movs	r2, #32
 80043e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d135      	bne.n	8004460 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	330c      	adds	r3, #12
 8004400:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	e853 3f00 	ldrex	r3, [r3]
 8004408:	613b      	str	r3, [r7, #16]
   return(result);
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	f023 0310 	bic.w	r3, r3, #16
 8004410:	627b      	str	r3, [r7, #36]	; 0x24
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	330c      	adds	r3, #12
 8004418:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800441a:	623a      	str	r2, [r7, #32]
 800441c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441e:	69f9      	ldr	r1, [r7, #28]
 8004420:	6a3a      	ldr	r2, [r7, #32]
 8004422:	e841 2300 	strex	r3, r2, [r1]
 8004426:	61bb      	str	r3, [r7, #24]
   return(result);
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1e5      	bne.n	80043fa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0310 	and.w	r3, r3, #16
 8004438:	2b10      	cmp	r3, #16
 800443a:	d10a      	bne.n	8004452 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800443c:	2300      	movs	r3, #0
 800443e:	60fb      	str	r3, [r7, #12]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	60fb      	str	r3, [r7, #12]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004456:	4619      	mov	r1, r3
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f7ff fe29 	bl	80040b0 <HAL_UARTEx_RxEventCallback>
 800445e:	e002      	b.n	8004466 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f7fc fc4d 	bl	8000d00 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004466:	2300      	movs	r3, #0
 8004468:	e002      	b.n	8004470 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800446a:	2300      	movs	r3, #0
 800446c:	e000      	b.n	8004470 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800446e:	2302      	movs	r3, #2
  }
}
 8004470:	4618      	mov	r0, r3
 8004472:	3730      	adds	r7, #48	; 0x30
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004478:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800447c:	b0c0      	sub	sp, #256	; 0x100
 800447e:	af00      	add	r7, sp, #0
 8004480:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	691b      	ldr	r3, [r3, #16]
 800448c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004494:	68d9      	ldr	r1, [r3, #12]
 8004496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	ea40 0301 	orr.w	r3, r0, r1
 80044a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80044a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044a6:	689a      	ldr	r2, [r3, #8]
 80044a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	431a      	orrs	r2, r3
 80044b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	431a      	orrs	r2, r3
 80044b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	4313      	orrs	r3, r2
 80044c0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80044c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80044d0:	f021 010c 	bic.w	r1, r1, #12
 80044d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80044de:	430b      	orrs	r3, r1
 80044e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80044ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044f2:	6999      	ldr	r1, [r3, #24]
 80044f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	ea40 0301 	orr.w	r3, r0, r1
 80044fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	4b8f      	ldr	r3, [pc, #572]	; (8004744 <UART_SetConfig+0x2cc>)
 8004508:	429a      	cmp	r2, r3
 800450a:	d005      	beq.n	8004518 <UART_SetConfig+0xa0>
 800450c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	4b8d      	ldr	r3, [pc, #564]	; (8004748 <UART_SetConfig+0x2d0>)
 8004514:	429a      	cmp	r2, r3
 8004516:	d104      	bne.n	8004522 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004518:	f7fd ff68 	bl	80023ec <HAL_RCC_GetPCLK2Freq>
 800451c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004520:	e003      	b.n	800452a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004522:	f7fd ff4f 	bl	80023c4 <HAL_RCC_GetPCLK1Freq>
 8004526:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800452a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800452e:	69db      	ldr	r3, [r3, #28]
 8004530:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004534:	f040 810c 	bne.w	8004750 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004538:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800453c:	2200      	movs	r2, #0
 800453e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004542:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004546:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800454a:	4622      	mov	r2, r4
 800454c:	462b      	mov	r3, r5
 800454e:	1891      	adds	r1, r2, r2
 8004550:	65b9      	str	r1, [r7, #88]	; 0x58
 8004552:	415b      	adcs	r3, r3
 8004554:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004556:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800455a:	4621      	mov	r1, r4
 800455c:	eb12 0801 	adds.w	r8, r2, r1
 8004560:	4629      	mov	r1, r5
 8004562:	eb43 0901 	adc.w	r9, r3, r1
 8004566:	f04f 0200 	mov.w	r2, #0
 800456a:	f04f 0300 	mov.w	r3, #0
 800456e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004572:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004576:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800457a:	4690      	mov	r8, r2
 800457c:	4699      	mov	r9, r3
 800457e:	4623      	mov	r3, r4
 8004580:	eb18 0303 	adds.w	r3, r8, r3
 8004584:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004588:	462b      	mov	r3, r5
 800458a:	eb49 0303 	adc.w	r3, r9, r3
 800458e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800459e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80045a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80045a6:	460b      	mov	r3, r1
 80045a8:	18db      	adds	r3, r3, r3
 80045aa:	653b      	str	r3, [r7, #80]	; 0x50
 80045ac:	4613      	mov	r3, r2
 80045ae:	eb42 0303 	adc.w	r3, r2, r3
 80045b2:	657b      	str	r3, [r7, #84]	; 0x54
 80045b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80045b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80045bc:	f7fb fe10 	bl	80001e0 <__aeabi_uldivmod>
 80045c0:	4602      	mov	r2, r0
 80045c2:	460b      	mov	r3, r1
 80045c4:	4b61      	ldr	r3, [pc, #388]	; (800474c <UART_SetConfig+0x2d4>)
 80045c6:	fba3 2302 	umull	r2, r3, r3, r2
 80045ca:	095b      	lsrs	r3, r3, #5
 80045cc:	011c      	lsls	r4, r3, #4
 80045ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045d2:	2200      	movs	r2, #0
 80045d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80045d8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80045dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80045e0:	4642      	mov	r2, r8
 80045e2:	464b      	mov	r3, r9
 80045e4:	1891      	adds	r1, r2, r2
 80045e6:	64b9      	str	r1, [r7, #72]	; 0x48
 80045e8:	415b      	adcs	r3, r3
 80045ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80045ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80045f0:	4641      	mov	r1, r8
 80045f2:	eb12 0a01 	adds.w	sl, r2, r1
 80045f6:	4649      	mov	r1, r9
 80045f8:	eb43 0b01 	adc.w	fp, r3, r1
 80045fc:	f04f 0200 	mov.w	r2, #0
 8004600:	f04f 0300 	mov.w	r3, #0
 8004604:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004608:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800460c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004610:	4692      	mov	sl, r2
 8004612:	469b      	mov	fp, r3
 8004614:	4643      	mov	r3, r8
 8004616:	eb1a 0303 	adds.w	r3, sl, r3
 800461a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800461e:	464b      	mov	r3, r9
 8004620:	eb4b 0303 	adc.w	r3, fp, r3
 8004624:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004634:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004638:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800463c:	460b      	mov	r3, r1
 800463e:	18db      	adds	r3, r3, r3
 8004640:	643b      	str	r3, [r7, #64]	; 0x40
 8004642:	4613      	mov	r3, r2
 8004644:	eb42 0303 	adc.w	r3, r2, r3
 8004648:	647b      	str	r3, [r7, #68]	; 0x44
 800464a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800464e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004652:	f7fb fdc5 	bl	80001e0 <__aeabi_uldivmod>
 8004656:	4602      	mov	r2, r0
 8004658:	460b      	mov	r3, r1
 800465a:	4611      	mov	r1, r2
 800465c:	4b3b      	ldr	r3, [pc, #236]	; (800474c <UART_SetConfig+0x2d4>)
 800465e:	fba3 2301 	umull	r2, r3, r3, r1
 8004662:	095b      	lsrs	r3, r3, #5
 8004664:	2264      	movs	r2, #100	; 0x64
 8004666:	fb02 f303 	mul.w	r3, r2, r3
 800466a:	1acb      	subs	r3, r1, r3
 800466c:	00db      	lsls	r3, r3, #3
 800466e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004672:	4b36      	ldr	r3, [pc, #216]	; (800474c <UART_SetConfig+0x2d4>)
 8004674:	fba3 2302 	umull	r2, r3, r3, r2
 8004678:	095b      	lsrs	r3, r3, #5
 800467a:	005b      	lsls	r3, r3, #1
 800467c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004680:	441c      	add	r4, r3
 8004682:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004686:	2200      	movs	r2, #0
 8004688:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800468c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004690:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004694:	4642      	mov	r2, r8
 8004696:	464b      	mov	r3, r9
 8004698:	1891      	adds	r1, r2, r2
 800469a:	63b9      	str	r1, [r7, #56]	; 0x38
 800469c:	415b      	adcs	r3, r3
 800469e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80046a4:	4641      	mov	r1, r8
 80046a6:	1851      	adds	r1, r2, r1
 80046a8:	6339      	str	r1, [r7, #48]	; 0x30
 80046aa:	4649      	mov	r1, r9
 80046ac:	414b      	adcs	r3, r1
 80046ae:	637b      	str	r3, [r7, #52]	; 0x34
 80046b0:	f04f 0200 	mov.w	r2, #0
 80046b4:	f04f 0300 	mov.w	r3, #0
 80046b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80046bc:	4659      	mov	r1, fp
 80046be:	00cb      	lsls	r3, r1, #3
 80046c0:	4651      	mov	r1, sl
 80046c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046c6:	4651      	mov	r1, sl
 80046c8:	00ca      	lsls	r2, r1, #3
 80046ca:	4610      	mov	r0, r2
 80046cc:	4619      	mov	r1, r3
 80046ce:	4603      	mov	r3, r0
 80046d0:	4642      	mov	r2, r8
 80046d2:	189b      	adds	r3, r3, r2
 80046d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80046d8:	464b      	mov	r3, r9
 80046da:	460a      	mov	r2, r1
 80046dc:	eb42 0303 	adc.w	r3, r2, r3
 80046e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80046e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80046f0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80046f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80046f8:	460b      	mov	r3, r1
 80046fa:	18db      	adds	r3, r3, r3
 80046fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80046fe:	4613      	mov	r3, r2
 8004700:	eb42 0303 	adc.w	r3, r2, r3
 8004704:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004706:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800470a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800470e:	f7fb fd67 	bl	80001e0 <__aeabi_uldivmod>
 8004712:	4602      	mov	r2, r0
 8004714:	460b      	mov	r3, r1
 8004716:	4b0d      	ldr	r3, [pc, #52]	; (800474c <UART_SetConfig+0x2d4>)
 8004718:	fba3 1302 	umull	r1, r3, r3, r2
 800471c:	095b      	lsrs	r3, r3, #5
 800471e:	2164      	movs	r1, #100	; 0x64
 8004720:	fb01 f303 	mul.w	r3, r1, r3
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	00db      	lsls	r3, r3, #3
 8004728:	3332      	adds	r3, #50	; 0x32
 800472a:	4a08      	ldr	r2, [pc, #32]	; (800474c <UART_SetConfig+0x2d4>)
 800472c:	fba2 2303 	umull	r2, r3, r2, r3
 8004730:	095b      	lsrs	r3, r3, #5
 8004732:	f003 0207 	and.w	r2, r3, #7
 8004736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4422      	add	r2, r4
 800473e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004740:	e105      	b.n	800494e <UART_SetConfig+0x4d6>
 8004742:	bf00      	nop
 8004744:	40011000 	.word	0x40011000
 8004748:	40011400 	.word	0x40011400
 800474c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004750:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004754:	2200      	movs	r2, #0
 8004756:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800475a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800475e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004762:	4642      	mov	r2, r8
 8004764:	464b      	mov	r3, r9
 8004766:	1891      	adds	r1, r2, r2
 8004768:	6239      	str	r1, [r7, #32]
 800476a:	415b      	adcs	r3, r3
 800476c:	627b      	str	r3, [r7, #36]	; 0x24
 800476e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004772:	4641      	mov	r1, r8
 8004774:	1854      	adds	r4, r2, r1
 8004776:	4649      	mov	r1, r9
 8004778:	eb43 0501 	adc.w	r5, r3, r1
 800477c:	f04f 0200 	mov.w	r2, #0
 8004780:	f04f 0300 	mov.w	r3, #0
 8004784:	00eb      	lsls	r3, r5, #3
 8004786:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800478a:	00e2      	lsls	r2, r4, #3
 800478c:	4614      	mov	r4, r2
 800478e:	461d      	mov	r5, r3
 8004790:	4643      	mov	r3, r8
 8004792:	18e3      	adds	r3, r4, r3
 8004794:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004798:	464b      	mov	r3, r9
 800479a:	eb45 0303 	adc.w	r3, r5, r3
 800479e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80047a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80047ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80047b2:	f04f 0200 	mov.w	r2, #0
 80047b6:	f04f 0300 	mov.w	r3, #0
 80047ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80047be:	4629      	mov	r1, r5
 80047c0:	008b      	lsls	r3, r1, #2
 80047c2:	4621      	mov	r1, r4
 80047c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047c8:	4621      	mov	r1, r4
 80047ca:	008a      	lsls	r2, r1, #2
 80047cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80047d0:	f7fb fd06 	bl	80001e0 <__aeabi_uldivmod>
 80047d4:	4602      	mov	r2, r0
 80047d6:	460b      	mov	r3, r1
 80047d8:	4b60      	ldr	r3, [pc, #384]	; (800495c <UART_SetConfig+0x4e4>)
 80047da:	fba3 2302 	umull	r2, r3, r3, r2
 80047de:	095b      	lsrs	r3, r3, #5
 80047e0:	011c      	lsls	r4, r3, #4
 80047e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047e6:	2200      	movs	r2, #0
 80047e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80047ec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80047f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80047f4:	4642      	mov	r2, r8
 80047f6:	464b      	mov	r3, r9
 80047f8:	1891      	adds	r1, r2, r2
 80047fa:	61b9      	str	r1, [r7, #24]
 80047fc:	415b      	adcs	r3, r3
 80047fe:	61fb      	str	r3, [r7, #28]
 8004800:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004804:	4641      	mov	r1, r8
 8004806:	1851      	adds	r1, r2, r1
 8004808:	6139      	str	r1, [r7, #16]
 800480a:	4649      	mov	r1, r9
 800480c:	414b      	adcs	r3, r1
 800480e:	617b      	str	r3, [r7, #20]
 8004810:	f04f 0200 	mov.w	r2, #0
 8004814:	f04f 0300 	mov.w	r3, #0
 8004818:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800481c:	4659      	mov	r1, fp
 800481e:	00cb      	lsls	r3, r1, #3
 8004820:	4651      	mov	r1, sl
 8004822:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004826:	4651      	mov	r1, sl
 8004828:	00ca      	lsls	r2, r1, #3
 800482a:	4610      	mov	r0, r2
 800482c:	4619      	mov	r1, r3
 800482e:	4603      	mov	r3, r0
 8004830:	4642      	mov	r2, r8
 8004832:	189b      	adds	r3, r3, r2
 8004834:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004838:	464b      	mov	r3, r9
 800483a:	460a      	mov	r2, r1
 800483c:	eb42 0303 	adc.w	r3, r2, r3
 8004840:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	67bb      	str	r3, [r7, #120]	; 0x78
 800484e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004850:	f04f 0200 	mov.w	r2, #0
 8004854:	f04f 0300 	mov.w	r3, #0
 8004858:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800485c:	4649      	mov	r1, r9
 800485e:	008b      	lsls	r3, r1, #2
 8004860:	4641      	mov	r1, r8
 8004862:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004866:	4641      	mov	r1, r8
 8004868:	008a      	lsls	r2, r1, #2
 800486a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800486e:	f7fb fcb7 	bl	80001e0 <__aeabi_uldivmod>
 8004872:	4602      	mov	r2, r0
 8004874:	460b      	mov	r3, r1
 8004876:	4b39      	ldr	r3, [pc, #228]	; (800495c <UART_SetConfig+0x4e4>)
 8004878:	fba3 1302 	umull	r1, r3, r3, r2
 800487c:	095b      	lsrs	r3, r3, #5
 800487e:	2164      	movs	r1, #100	; 0x64
 8004880:	fb01 f303 	mul.w	r3, r1, r3
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	011b      	lsls	r3, r3, #4
 8004888:	3332      	adds	r3, #50	; 0x32
 800488a:	4a34      	ldr	r2, [pc, #208]	; (800495c <UART_SetConfig+0x4e4>)
 800488c:	fba2 2303 	umull	r2, r3, r2, r3
 8004890:	095b      	lsrs	r3, r3, #5
 8004892:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004896:	441c      	add	r4, r3
 8004898:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800489c:	2200      	movs	r2, #0
 800489e:	673b      	str	r3, [r7, #112]	; 0x70
 80048a0:	677a      	str	r2, [r7, #116]	; 0x74
 80048a2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80048a6:	4642      	mov	r2, r8
 80048a8:	464b      	mov	r3, r9
 80048aa:	1891      	adds	r1, r2, r2
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	415b      	adcs	r3, r3
 80048b0:	60fb      	str	r3, [r7, #12]
 80048b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048b6:	4641      	mov	r1, r8
 80048b8:	1851      	adds	r1, r2, r1
 80048ba:	6039      	str	r1, [r7, #0]
 80048bc:	4649      	mov	r1, r9
 80048be:	414b      	adcs	r3, r1
 80048c0:	607b      	str	r3, [r7, #4]
 80048c2:	f04f 0200 	mov.w	r2, #0
 80048c6:	f04f 0300 	mov.w	r3, #0
 80048ca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80048ce:	4659      	mov	r1, fp
 80048d0:	00cb      	lsls	r3, r1, #3
 80048d2:	4651      	mov	r1, sl
 80048d4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048d8:	4651      	mov	r1, sl
 80048da:	00ca      	lsls	r2, r1, #3
 80048dc:	4610      	mov	r0, r2
 80048de:	4619      	mov	r1, r3
 80048e0:	4603      	mov	r3, r0
 80048e2:	4642      	mov	r2, r8
 80048e4:	189b      	adds	r3, r3, r2
 80048e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80048e8:	464b      	mov	r3, r9
 80048ea:	460a      	mov	r2, r1
 80048ec:	eb42 0303 	adc.w	r3, r2, r3
 80048f0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80048f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	663b      	str	r3, [r7, #96]	; 0x60
 80048fc:	667a      	str	r2, [r7, #100]	; 0x64
 80048fe:	f04f 0200 	mov.w	r2, #0
 8004902:	f04f 0300 	mov.w	r3, #0
 8004906:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800490a:	4649      	mov	r1, r9
 800490c:	008b      	lsls	r3, r1, #2
 800490e:	4641      	mov	r1, r8
 8004910:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004914:	4641      	mov	r1, r8
 8004916:	008a      	lsls	r2, r1, #2
 8004918:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800491c:	f7fb fc60 	bl	80001e0 <__aeabi_uldivmod>
 8004920:	4602      	mov	r2, r0
 8004922:	460b      	mov	r3, r1
 8004924:	4b0d      	ldr	r3, [pc, #52]	; (800495c <UART_SetConfig+0x4e4>)
 8004926:	fba3 1302 	umull	r1, r3, r3, r2
 800492a:	095b      	lsrs	r3, r3, #5
 800492c:	2164      	movs	r1, #100	; 0x64
 800492e:	fb01 f303 	mul.w	r3, r1, r3
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	011b      	lsls	r3, r3, #4
 8004936:	3332      	adds	r3, #50	; 0x32
 8004938:	4a08      	ldr	r2, [pc, #32]	; (800495c <UART_SetConfig+0x4e4>)
 800493a:	fba2 2303 	umull	r2, r3, r2, r3
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	f003 020f 	and.w	r2, r3, #15
 8004944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4422      	add	r2, r4
 800494c:	609a      	str	r2, [r3, #8]
}
 800494e:	bf00      	nop
 8004950:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004954:	46bd      	mov	sp, r7
 8004956:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800495a:	bf00      	nop
 800495c:	51eb851f 	.word	0x51eb851f

08004960 <__NVIC_SetPriority>:
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	4603      	mov	r3, r0
 8004968:	6039      	str	r1, [r7, #0]
 800496a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800496c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004970:	2b00      	cmp	r3, #0
 8004972:	db0a      	blt.n	800498a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	b2da      	uxtb	r2, r3
 8004978:	490c      	ldr	r1, [pc, #48]	; (80049ac <__NVIC_SetPriority+0x4c>)
 800497a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800497e:	0112      	lsls	r2, r2, #4
 8004980:	b2d2      	uxtb	r2, r2
 8004982:	440b      	add	r3, r1
 8004984:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004988:	e00a      	b.n	80049a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	b2da      	uxtb	r2, r3
 800498e:	4908      	ldr	r1, [pc, #32]	; (80049b0 <__NVIC_SetPriority+0x50>)
 8004990:	79fb      	ldrb	r3, [r7, #7]
 8004992:	f003 030f 	and.w	r3, r3, #15
 8004996:	3b04      	subs	r3, #4
 8004998:	0112      	lsls	r2, r2, #4
 800499a:	b2d2      	uxtb	r2, r2
 800499c:	440b      	add	r3, r1
 800499e:	761a      	strb	r2, [r3, #24]
}
 80049a0:	bf00      	nop
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr
 80049ac:	e000e100 	.word	0xe000e100
 80049b0:	e000ed00 	.word	0xe000ed00

080049b4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80049b8:	2100      	movs	r1, #0
 80049ba:	f06f 0004 	mvn.w	r0, #4
 80049be:	f7ff ffcf 	bl	8004960 <__NVIC_SetPriority>
#endif
}
 80049c2:	bf00      	nop
 80049c4:	bd80      	pop	{r7, pc}
	...

080049c8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049ce:	f3ef 8305 	mrs	r3, IPSR
 80049d2:	603b      	str	r3, [r7, #0]
  return(result);
 80049d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d003      	beq.n	80049e2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80049da:	f06f 0305 	mvn.w	r3, #5
 80049de:	607b      	str	r3, [r7, #4]
 80049e0:	e00c      	b.n	80049fc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80049e2:	4b0a      	ldr	r3, [pc, #40]	; (8004a0c <osKernelInitialize+0x44>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d105      	bne.n	80049f6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80049ea:	4b08      	ldr	r3, [pc, #32]	; (8004a0c <osKernelInitialize+0x44>)
 80049ec:	2201      	movs	r2, #1
 80049ee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80049f0:	2300      	movs	r3, #0
 80049f2:	607b      	str	r3, [r7, #4]
 80049f4:	e002      	b.n	80049fc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80049f6:	f04f 33ff 	mov.w	r3, #4294967295
 80049fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80049fc:	687b      	ldr	r3, [r7, #4]
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	20000180 	.word	0x20000180

08004a10 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a16:	f3ef 8305 	mrs	r3, IPSR
 8004a1a:	603b      	str	r3, [r7, #0]
  return(result);
 8004a1c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d003      	beq.n	8004a2a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004a22:	f06f 0305 	mvn.w	r3, #5
 8004a26:	607b      	str	r3, [r7, #4]
 8004a28:	e010      	b.n	8004a4c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004a2a:	4b0b      	ldr	r3, [pc, #44]	; (8004a58 <osKernelStart+0x48>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d109      	bne.n	8004a46 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004a32:	f7ff ffbf 	bl	80049b4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004a36:	4b08      	ldr	r3, [pc, #32]	; (8004a58 <osKernelStart+0x48>)
 8004a38:	2202      	movs	r2, #2
 8004a3a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004a3c:	f002 f8e0 	bl	8006c00 <vTaskStartScheduler>
      stat = osOK;
 8004a40:	2300      	movs	r3, #0
 8004a42:	607b      	str	r3, [r7, #4]
 8004a44:	e002      	b.n	8004a4c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004a46:	f04f 33ff 	mov.w	r3, #4294967295
 8004a4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004a4c:	687b      	ldr	r3, [r7, #4]
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3708      	adds	r7, #8
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	20000180 	.word	0x20000180

08004a5c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b08e      	sub	sp, #56	; 0x38
 8004a60:	af04      	add	r7, sp, #16
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	60b9      	str	r1, [r7, #8]
 8004a66:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a6c:	f3ef 8305 	mrs	r3, IPSR
 8004a70:	617b      	str	r3, [r7, #20]
  return(result);
 8004a72:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d17e      	bne.n	8004b76 <osThreadNew+0x11a>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d07b      	beq.n	8004b76 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004a7e:	2380      	movs	r3, #128	; 0x80
 8004a80:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004a82:	2318      	movs	r3, #24
 8004a84:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004a86:	2300      	movs	r3, #0
 8004a88:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a8e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d045      	beq.n	8004b22 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d002      	beq.n	8004aa4 <osThreadNew+0x48>
        name = attr->name;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	699b      	ldr	r3, [r3, #24]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d002      	beq.n	8004ab2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d008      	beq.n	8004aca <osThreadNew+0x6e>
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	2b38      	cmp	r3, #56	; 0x38
 8004abc:	d805      	bhi.n	8004aca <osThreadNew+0x6e>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d001      	beq.n	8004ace <osThreadNew+0x72>
        return (NULL);
 8004aca:	2300      	movs	r3, #0
 8004acc:	e054      	b.n	8004b78 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	695b      	ldr	r3, [r3, #20]
 8004ada:	089b      	lsrs	r3, r3, #2
 8004adc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00e      	beq.n	8004b04 <osThreadNew+0xa8>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	2b5b      	cmp	r3, #91	; 0x5b
 8004aec:	d90a      	bls.n	8004b04 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d006      	beq.n	8004b04 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d002      	beq.n	8004b04 <osThreadNew+0xa8>
        mem = 1;
 8004afe:	2301      	movs	r3, #1
 8004b00:	61bb      	str	r3, [r7, #24]
 8004b02:	e010      	b.n	8004b26 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d10c      	bne.n	8004b26 <osThreadNew+0xca>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d108      	bne.n	8004b26 <osThreadNew+0xca>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d104      	bne.n	8004b26 <osThreadNew+0xca>
          mem = 0;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	61bb      	str	r3, [r7, #24]
 8004b20:	e001      	b.n	8004b26 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004b22:	2300      	movs	r3, #0
 8004b24:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d110      	bne.n	8004b4e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004b34:	9202      	str	r2, [sp, #8]
 8004b36:	9301      	str	r3, [sp, #4]
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	9300      	str	r3, [sp, #0]
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	6a3a      	ldr	r2, [r7, #32]
 8004b40:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b42:	68f8      	ldr	r0, [r7, #12]
 8004b44:	f001 fe86 	bl	8006854 <xTaskCreateStatic>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	613b      	str	r3, [r7, #16]
 8004b4c:	e013      	b.n	8004b76 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004b4e:	69bb      	ldr	r3, [r7, #24]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d110      	bne.n	8004b76 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004b54:	6a3b      	ldr	r3, [r7, #32]
 8004b56:	b29a      	uxth	r2, r3
 8004b58:	f107 0310 	add.w	r3, r7, #16
 8004b5c:	9301      	str	r3, [sp, #4]
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	9300      	str	r3, [sp, #0]
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b66:	68f8      	ldr	r0, [r7, #12]
 8004b68:	f001 fed1 	bl	800690e <xTaskCreate>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d001      	beq.n	8004b76 <osThreadNew+0x11a>
            hTask = NULL;
 8004b72:	2300      	movs	r3, #0
 8004b74:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004b76:	693b      	ldr	r3, [r7, #16]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3728      	adds	r7, #40	; 0x28
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b88:	f3ef 8305 	mrs	r3, IPSR
 8004b8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b8e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d003      	beq.n	8004b9c <osDelay+0x1c>
    stat = osErrorISR;
 8004b94:	f06f 0305 	mvn.w	r3, #5
 8004b98:	60fb      	str	r3, [r7, #12]
 8004b9a:	e007      	b.n	8004bac <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d002      	beq.n	8004bac <osDelay+0x2c>
      vTaskDelay(ticks);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f001 fff6 	bl	8006b98 <vTaskDelay>
    }
  }

  return (stat);
 8004bac:	68fb      	ldr	r3, [r7, #12]
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b086      	sub	sp, #24
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bc2:	f3ef 8305 	mrs	r3, IPSR
 8004bc6:	60fb      	str	r3, [r7, #12]
  return(result);
 8004bc8:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d12d      	bne.n	8004c2a <osEventFlagsNew+0x74>
    mem = -1;
 8004bce:	f04f 33ff 	mov.w	r3, #4294967295
 8004bd2:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d015      	beq.n	8004c06 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d006      	beq.n	8004bf0 <osEventFlagsNew+0x3a>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	2b1f      	cmp	r3, #31
 8004be8:	d902      	bls.n	8004bf0 <osEventFlagsNew+0x3a>
        mem = 1;
 8004bea:	2301      	movs	r3, #1
 8004bec:	613b      	str	r3, [r7, #16]
 8004bee:	e00c      	b.n	8004c0a <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d108      	bne.n	8004c0a <osEventFlagsNew+0x54>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d104      	bne.n	8004c0a <osEventFlagsNew+0x54>
          mem = 0;
 8004c00:	2300      	movs	r3, #0
 8004c02:	613b      	str	r3, [r7, #16]
 8004c04:	e001      	b.n	8004c0a <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8004c06:	2300      	movs	r3, #0
 8004c08:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d106      	bne.n	8004c1e <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	4618      	mov	r0, r3
 8004c16:	f000 fb7d 	bl	8005314 <xEventGroupCreateStatic>
 8004c1a:	6178      	str	r0, [r7, #20]
 8004c1c:	e005      	b.n	8004c2a <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d102      	bne.n	8004c2a <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8004c24:	f000 fbad 	bl	8005382 <xEventGroupCreate>
 8004c28:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8004c2a:	697b      	ldr	r3, [r7, #20]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3718      	adds	r7, #24
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b086      	sub	sp, #24
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d004      	beq.n	8004c52 <osEventFlagsSet+0x1e>
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d003      	beq.n	8004c5a <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8004c52:	f06f 0303 	mvn.w	r3, #3
 8004c56:	617b      	str	r3, [r7, #20]
 8004c58:	e028      	b.n	8004cac <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c5a:	f3ef 8305 	mrs	r3, IPSR
 8004c5e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004c60:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d01d      	beq.n	8004ca2 <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8004c66:	2300      	movs	r3, #0
 8004c68:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8004c6a:	f107 0308 	add.w	r3, r7, #8
 8004c6e:	461a      	mov	r2, r3
 8004c70:	6839      	ldr	r1, [r7, #0]
 8004c72:	6938      	ldr	r0, [r7, #16]
 8004c74:	f000 fda6 	bl	80057c4 <xEventGroupSetBitsFromISR>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d103      	bne.n	8004c86 <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8004c7e:	f06f 0302 	mvn.w	r3, #2
 8004c82:	617b      	str	r3, [r7, #20]
 8004c84:	e012      	b.n	8004cac <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00d      	beq.n	8004cac <osEventFlagsSet+0x78>
 8004c90:	4b09      	ldr	r3, [pc, #36]	; (8004cb8 <osEventFlagsSet+0x84>)
 8004c92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c96:	601a      	str	r2, [r3, #0]
 8004c98:	f3bf 8f4f 	dsb	sy
 8004c9c:	f3bf 8f6f 	isb	sy
 8004ca0:	e004      	b.n	8004cac <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8004ca2:	6839      	ldr	r1, [r7, #0]
 8004ca4:	6938      	ldr	r0, [r7, #16]
 8004ca6:	f000 fcc5 	bl	8005634 <xEventGroupSetBits>
 8004caa:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8004cac:	697b      	ldr	r3, [r7, #20]
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3718      	adds	r7, #24
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	e000ed04 	.word	0xe000ed04

08004cbc <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d004      	beq.n	8004cda <osEventFlagsClear+0x1e>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d003      	beq.n	8004ce2 <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 8004cda:	f06f 0303 	mvn.w	r3, #3
 8004cde:	617b      	str	r3, [r7, #20]
 8004ce0:	e019      	b.n	8004d16 <osEventFlagsClear+0x5a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ce2:	f3ef 8305 	mrs	r3, IPSR
 8004ce6:	60fb      	str	r3, [r7, #12]
  return(result);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00e      	beq.n	8004d0c <osEventFlagsClear+0x50>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8004cee:	6938      	ldr	r0, [r7, #16]
 8004cf0:	f000 fc7c 	bl	80055ec <xEventGroupGetBitsFromISR>
 8004cf4:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8004cf6:	6839      	ldr	r1, [r7, #0]
 8004cf8:	6938      	ldr	r0, [r7, #16]
 8004cfa:	f000 fc63 	bl	80055c4 <xEventGroupClearBitsFromISR>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d108      	bne.n	8004d16 <osEventFlagsClear+0x5a>
      rflags = (uint32_t)osErrorResource;
 8004d04:	f06f 0302 	mvn.w	r3, #2
 8004d08:	617b      	str	r3, [r7, #20]
 8004d0a:	e004      	b.n	8004d16 <osEventFlagsClear+0x5a>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8004d0c:	6839      	ldr	r1, [r7, #0]
 8004d0e:	6938      	ldr	r0, [r7, #16]
 8004d10:	f000 fc20 	bl	8005554 <xEventGroupClearBits>
 8004d14:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8004d16:	697b      	ldr	r3, [r7, #20]
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3718      	adds	r7, #24
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <osEventFlagsGet>:

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b086      	sub	sp, #24
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d102      	bne.n	8004d38 <osEventFlagsGet+0x18>
    rflags = 0U;
 8004d32:	2300      	movs	r3, #0
 8004d34:	617b      	str	r3, [r7, #20]
 8004d36:	e00f      	b.n	8004d58 <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d38:	f3ef 8305 	mrs	r3, IPSR
 8004d3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d004      	beq.n	8004d4e <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8004d44:	6938      	ldr	r0, [r7, #16]
 8004d46:	f000 fc51 	bl	80055ec <xEventGroupGetBitsFromISR>
 8004d4a:	6178      	str	r0, [r7, #20]
 8004d4c:	e004      	b.n	8004d58 <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 8004d4e:	2100      	movs	r1, #0
 8004d50:	6938      	ldr	r0, [r7, #16]
 8004d52:	f000 fbff 	bl	8005554 <xEventGroupClearBits>
 8004d56:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8004d58:	697b      	ldr	r3, [r7, #20]
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3718      	adds	r7, #24
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <osEventFlagsWait>:

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b08c      	sub	sp, #48	; 0x30
 8004d66:	af02      	add	r7, sp, #8
 8004d68:	60f8      	str	r0, [r7, #12]
 8004d6a:	60b9      	str	r1, [r7, #8]
 8004d6c:	607a      	str	r2, [r7, #4]
 8004d6e:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d004      	beq.n	8004d84 <osEventFlagsWait+0x22>
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d003      	beq.n	8004d8c <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8004d84:	f06f 0303 	mvn.w	r3, #3
 8004d88:	61fb      	str	r3, [r7, #28]
 8004d8a:	e04b      	b.n	8004e24 <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d8c:	f3ef 8305 	mrs	r3, IPSR
 8004d90:	617b      	str	r3, [r7, #20]
  return(result);
 8004d92:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d003      	beq.n	8004da0 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 8004d98:	f06f 0305 	mvn.w	r3, #5
 8004d9c:	61fb      	str	r3, [r7, #28]
 8004d9e:	e041      	b.n	8004e24 <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d002      	beq.n	8004db0 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 8004daa:	2301      	movs	r3, #1
 8004dac:	627b      	str	r3, [r7, #36]	; 0x24
 8004dae:	e001      	b.n	8004db4 <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8004db0:	2300      	movs	r3, #0
 8004db2:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d002      	beq.n	8004dc4 <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	623b      	str	r3, [r7, #32]
 8004dc2:	e001      	b.n	8004dc8 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dce:	6a3a      	ldr	r2, [r7, #32]
 8004dd0:	68b9      	ldr	r1, [r7, #8]
 8004dd2:	69b8      	ldr	r0, [r7, #24]
 8004dd4:	f000 faf0 	bl	80053b8 <xEventGroupWaitBits>
 8004dd8:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f003 0301 	and.w	r3, r3, #1
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d010      	beq.n	8004e06 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 8004de4:	68ba      	ldr	r2, [r7, #8]
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	4013      	ands	r3, r2
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d019      	beq.n	8004e24 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d003      	beq.n	8004dfe <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 8004df6:	f06f 0301 	mvn.w	r3, #1
 8004dfa:	61fb      	str	r3, [r7, #28]
 8004dfc:	e012      	b.n	8004e24 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004dfe:	f06f 0302 	mvn.w	r3, #2
 8004e02:	61fb      	str	r3, [r7, #28]
 8004e04:	e00e      	b.n	8004e24 <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8004e06:	68ba      	ldr	r2, [r7, #8]
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d109      	bne.n	8004e24 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d003      	beq.n	8004e1e <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 8004e16:	f06f 0301 	mvn.w	r3, #1
 8004e1a:	61fb      	str	r3, [r7, #28]
 8004e1c:	e002      	b.n	8004e24 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004e1e:	f06f 0302 	mvn.w	r3, #2
 8004e22:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8004e24:	69fb      	ldr	r3, [r7, #28]
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3728      	adds	r7, #40	; 0x28
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004e2e:	b580      	push	{r7, lr}
 8004e30:	b088      	sub	sp, #32
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004e36:	2300      	movs	r3, #0
 8004e38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e3a:	f3ef 8305 	mrs	r3, IPSR
 8004e3e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e40:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d174      	bne.n	8004f30 <osMutexNew+0x102>
    if (attr != NULL) {
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d003      	beq.n	8004e54 <osMutexNew+0x26>
      type = attr->attr_bits;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	61bb      	str	r3, [r7, #24]
 8004e52:	e001      	b.n	8004e58 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004e54:	2300      	movs	r3, #0
 8004e56:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004e58:	69bb      	ldr	r3, [r7, #24]
 8004e5a:	f003 0301 	and.w	r3, r3, #1
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d002      	beq.n	8004e68 <osMutexNew+0x3a>
      rmtx = 1U;
 8004e62:	2301      	movs	r3, #1
 8004e64:	617b      	str	r3, [r7, #20]
 8004e66:	e001      	b.n	8004e6c <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	f003 0308 	and.w	r3, r3, #8
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d15c      	bne.n	8004f30 <osMutexNew+0x102>
      mem = -1;
 8004e76:	f04f 33ff 	mov.w	r3, #4294967295
 8004e7a:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d015      	beq.n	8004eae <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d006      	beq.n	8004e98 <osMutexNew+0x6a>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	2b4f      	cmp	r3, #79	; 0x4f
 8004e90:	d902      	bls.n	8004e98 <osMutexNew+0x6a>
          mem = 1;
 8004e92:	2301      	movs	r3, #1
 8004e94:	613b      	str	r3, [r7, #16]
 8004e96:	e00c      	b.n	8004eb2 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d108      	bne.n	8004eb2 <osMutexNew+0x84>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d104      	bne.n	8004eb2 <osMutexNew+0x84>
            mem = 0;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	613b      	str	r3, [r7, #16]
 8004eac:	e001      	b.n	8004eb2 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d112      	bne.n	8004ede <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d007      	beq.n	8004ece <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	2004      	movs	r0, #4
 8004ec6:	f000 feb4 	bl	8005c32 <xQueueCreateMutexStatic>
 8004eca:	61f8      	str	r0, [r7, #28]
 8004ecc:	e016      	b.n	8004efc <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	2001      	movs	r0, #1
 8004ed6:	f000 feac 	bl	8005c32 <xQueueCreateMutexStatic>
 8004eda:	61f8      	str	r0, [r7, #28]
 8004edc:	e00e      	b.n	8004efc <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d10b      	bne.n	8004efc <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d004      	beq.n	8004ef4 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8004eea:	2004      	movs	r0, #4
 8004eec:	f000 fe89 	bl	8005c02 <xQueueCreateMutex>
 8004ef0:	61f8      	str	r0, [r7, #28]
 8004ef2:	e003      	b.n	8004efc <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8004ef4:	2001      	movs	r0, #1
 8004ef6:	f000 fe84 	bl	8005c02 <xQueueCreateMutex>
 8004efa:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00c      	beq.n	8004f1c <osMutexNew+0xee>
        if (attr != NULL) {
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d003      	beq.n	8004f10 <osMutexNew+0xe2>
          name = attr->name;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	60fb      	str	r3, [r7, #12]
 8004f0e:	e001      	b.n	8004f14 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8004f10:	2300      	movs	r3, #0
 8004f12:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8004f14:	68f9      	ldr	r1, [r7, #12]
 8004f16:	69f8      	ldr	r0, [r7, #28]
 8004f18:	f001 fc3e 	bl	8006798 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d006      	beq.n	8004f30 <osMutexNew+0x102>
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d003      	beq.n	8004f30 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	f043 0301 	orr.w	r3, r3, #1
 8004f2e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004f30:	69fb      	ldr	r3, [r7, #28]
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3720      	adds	r7, #32
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}

08004f3a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004f3a:	b580      	push	{r7, lr}
 8004f3c:	b086      	sub	sp, #24
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
 8004f42:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f023 0301 	bic.w	r3, r3, #1
 8004f4a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004f54:	2300      	movs	r3, #0
 8004f56:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f58:	f3ef 8305 	mrs	r3, IPSR
 8004f5c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f5e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d003      	beq.n	8004f6c <osMutexAcquire+0x32>
    stat = osErrorISR;
 8004f64:	f06f 0305 	mvn.w	r3, #5
 8004f68:	617b      	str	r3, [r7, #20]
 8004f6a:	e02c      	b.n	8004fc6 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d103      	bne.n	8004f7a <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8004f72:	f06f 0303 	mvn.w	r3, #3
 8004f76:	617b      	str	r3, [r7, #20]
 8004f78:	e025      	b.n	8004fc6 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d011      	beq.n	8004fa4 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004f80:	6839      	ldr	r1, [r7, #0]
 8004f82:	6938      	ldr	r0, [r7, #16]
 8004f84:	f000 fea4 	bl	8005cd0 <xQueueTakeMutexRecursive>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d01b      	beq.n	8004fc6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d003      	beq.n	8004f9c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8004f94:	f06f 0301 	mvn.w	r3, #1
 8004f98:	617b      	str	r3, [r7, #20]
 8004f9a:	e014      	b.n	8004fc6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004f9c:	f06f 0302 	mvn.w	r3, #2
 8004fa0:	617b      	str	r3, [r7, #20]
 8004fa2:	e010      	b.n	8004fc6 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004fa4:	6839      	ldr	r1, [r7, #0]
 8004fa6:	6938      	ldr	r0, [r7, #16]
 8004fa8:	f001 f942 	bl	8006230 <xQueueSemaphoreTake>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d009      	beq.n	8004fc6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d003      	beq.n	8004fc0 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8004fb8:	f06f 0301 	mvn.w	r3, #1
 8004fbc:	617b      	str	r3, [r7, #20]
 8004fbe:	e002      	b.n	8004fc6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004fc0:	f06f 0302 	mvn.w	r3, #2
 8004fc4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8004fc6:	697b      	ldr	r3, [r7, #20]
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3718      	adds	r7, #24
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b086      	sub	sp, #24
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f023 0301 	bic.w	r3, r3, #1
 8004fde:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004fec:	f3ef 8305 	mrs	r3, IPSR
 8004ff0:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ff2:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d003      	beq.n	8005000 <osMutexRelease+0x30>
    stat = osErrorISR;
 8004ff8:	f06f 0305 	mvn.w	r3, #5
 8004ffc:	617b      	str	r3, [r7, #20]
 8004ffe:	e01f      	b.n	8005040 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d103      	bne.n	800500e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8005006:	f06f 0303 	mvn.w	r3, #3
 800500a:	617b      	str	r3, [r7, #20]
 800500c:	e018      	b.n	8005040 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d009      	beq.n	8005028 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8005014:	6938      	ldr	r0, [r7, #16]
 8005016:	f000 fe27 	bl	8005c68 <xQueueGiveMutexRecursive>
 800501a:	4603      	mov	r3, r0
 800501c:	2b01      	cmp	r3, #1
 800501e:	d00f      	beq.n	8005040 <osMutexRelease+0x70>
        stat = osErrorResource;
 8005020:	f06f 0302 	mvn.w	r3, #2
 8005024:	617b      	str	r3, [r7, #20]
 8005026:	e00b      	b.n	8005040 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005028:	2300      	movs	r3, #0
 800502a:	2200      	movs	r2, #0
 800502c:	2100      	movs	r1, #0
 800502e:	6938      	ldr	r0, [r7, #16]
 8005030:	f000 fe84 	bl	8005d3c <xQueueGenericSend>
 8005034:	4603      	mov	r3, r0
 8005036:	2b01      	cmp	r3, #1
 8005038:	d002      	beq.n	8005040 <osMutexRelease+0x70>
        stat = osErrorResource;
 800503a:	f06f 0302 	mvn.w	r3, #2
 800503e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005040:	697b      	ldr	r3, [r7, #20]
}
 8005042:	4618      	mov	r0, r3
 8005044:	3718      	adds	r7, #24
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}

0800504a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800504a:	b580      	push	{r7, lr}
 800504c:	b08a      	sub	sp, #40	; 0x28
 800504e:	af02      	add	r7, sp, #8
 8005050:	60f8      	str	r0, [r7, #12]
 8005052:	60b9      	str	r1, [r7, #8]
 8005054:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005056:	2300      	movs	r3, #0
 8005058:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800505a:	f3ef 8305 	mrs	r3, IPSR
 800505e:	613b      	str	r3, [r7, #16]
  return(result);
 8005060:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005062:	2b00      	cmp	r3, #0
 8005064:	d15f      	bne.n	8005126 <osMessageQueueNew+0xdc>
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d05c      	beq.n	8005126 <osMessageQueueNew+0xdc>
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d059      	beq.n	8005126 <osMessageQueueNew+0xdc>
    mem = -1;
 8005072:	f04f 33ff 	mov.w	r3, #4294967295
 8005076:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d029      	beq.n	80050d2 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d012      	beq.n	80050ac <osMessageQueueNew+0x62>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	68db      	ldr	r3, [r3, #12]
 800508a:	2b4f      	cmp	r3, #79	; 0x4f
 800508c:	d90e      	bls.n	80050ac <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	695a      	ldr	r2, [r3, #20]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	68b9      	ldr	r1, [r7, #8]
 800509e:	fb01 f303 	mul.w	r3, r1, r3
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d302      	bcc.n	80050ac <osMessageQueueNew+0x62>
        mem = 1;
 80050a6:	2301      	movs	r3, #1
 80050a8:	61bb      	str	r3, [r7, #24]
 80050aa:	e014      	b.n	80050d6 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d110      	bne.n	80050d6 <osMessageQueueNew+0x8c>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d10c      	bne.n	80050d6 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d108      	bne.n	80050d6 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	695b      	ldr	r3, [r3, #20]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d104      	bne.n	80050d6 <osMessageQueueNew+0x8c>
          mem = 0;
 80050cc:	2300      	movs	r3, #0
 80050ce:	61bb      	str	r3, [r7, #24]
 80050d0:	e001      	b.n	80050d6 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80050d2:	2300      	movs	r3, #0
 80050d4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d10b      	bne.n	80050f4 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	2100      	movs	r1, #0
 80050e6:	9100      	str	r1, [sp, #0]
 80050e8:	68b9      	ldr	r1, [r7, #8]
 80050ea:	68f8      	ldr	r0, [r7, #12]
 80050ec:	f000 fc9a 	bl	8005a24 <xQueueGenericCreateStatic>
 80050f0:	61f8      	str	r0, [r7, #28]
 80050f2:	e008      	b.n	8005106 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d105      	bne.n	8005106 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80050fa:	2200      	movs	r2, #0
 80050fc:	68b9      	ldr	r1, [r7, #8]
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f000 fd08 	bl	8005b14 <xQueueGenericCreate>
 8005104:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00c      	beq.n	8005126 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d003      	beq.n	800511a <osMessageQueueNew+0xd0>
        name = attr->name;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	617b      	str	r3, [r7, #20]
 8005118:	e001      	b.n	800511e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800511a:	2300      	movs	r3, #0
 800511c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800511e:	6979      	ldr	r1, [r7, #20]
 8005120:	69f8      	ldr	r0, [r7, #28]
 8005122:	f001 fb39 	bl	8006798 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005126:	69fb      	ldr	r3, [r7, #28]
}
 8005128:	4618      	mov	r0, r3
 800512a:	3720      	adds	r7, #32
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005130:	b580      	push	{r7, lr}
 8005132:	b088      	sub	sp, #32
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	603b      	str	r3, [r7, #0]
 800513c:	4613      	mov	r3, r2
 800513e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005144:	2300      	movs	r3, #0
 8005146:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005148:	f3ef 8305 	mrs	r3, IPSR
 800514c:	617b      	str	r3, [r7, #20]
  return(result);
 800514e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005150:	2b00      	cmp	r3, #0
 8005152:	d028      	beq.n	80051a6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d005      	beq.n	8005166 <osMessageQueuePut+0x36>
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d002      	beq.n	8005166 <osMessageQueuePut+0x36>
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005166:	f06f 0303 	mvn.w	r3, #3
 800516a:	61fb      	str	r3, [r7, #28]
 800516c:	e038      	b.n	80051e0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800516e:	2300      	movs	r3, #0
 8005170:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005172:	f107 0210 	add.w	r2, r7, #16
 8005176:	2300      	movs	r3, #0
 8005178:	68b9      	ldr	r1, [r7, #8]
 800517a:	69b8      	ldr	r0, [r7, #24]
 800517c:	f000 fedc 	bl	8005f38 <xQueueGenericSendFromISR>
 8005180:	4603      	mov	r3, r0
 8005182:	2b01      	cmp	r3, #1
 8005184:	d003      	beq.n	800518e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005186:	f06f 0302 	mvn.w	r3, #2
 800518a:	61fb      	str	r3, [r7, #28]
 800518c:	e028      	b.n	80051e0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d025      	beq.n	80051e0 <osMessageQueuePut+0xb0>
 8005194:	4b15      	ldr	r3, [pc, #84]	; (80051ec <osMessageQueuePut+0xbc>)
 8005196:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800519a:	601a      	str	r2, [r3, #0]
 800519c:	f3bf 8f4f 	dsb	sy
 80051a0:	f3bf 8f6f 	isb	sy
 80051a4:	e01c      	b.n	80051e0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d002      	beq.n	80051b2 <osMessageQueuePut+0x82>
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d103      	bne.n	80051ba <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80051b2:	f06f 0303 	mvn.w	r3, #3
 80051b6:	61fb      	str	r3, [r7, #28]
 80051b8:	e012      	b.n	80051e0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80051ba:	2300      	movs	r3, #0
 80051bc:	683a      	ldr	r2, [r7, #0]
 80051be:	68b9      	ldr	r1, [r7, #8]
 80051c0:	69b8      	ldr	r0, [r7, #24]
 80051c2:	f000 fdbb 	bl	8005d3c <xQueueGenericSend>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d009      	beq.n	80051e0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d003      	beq.n	80051da <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80051d2:	f06f 0301 	mvn.w	r3, #1
 80051d6:	61fb      	str	r3, [r7, #28]
 80051d8:	e002      	b.n	80051e0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80051da:	f06f 0302 	mvn.w	r3, #2
 80051de:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80051e0:	69fb      	ldr	r3, [r7, #28]
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3720      	adds	r7, #32
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	e000ed04 	.word	0xe000ed04

080051f0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b088      	sub	sp, #32
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]
 80051fc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005202:	2300      	movs	r3, #0
 8005204:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005206:	f3ef 8305 	mrs	r3, IPSR
 800520a:	617b      	str	r3, [r7, #20]
  return(result);
 800520c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800520e:	2b00      	cmp	r3, #0
 8005210:	d028      	beq.n	8005264 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005212:	69bb      	ldr	r3, [r7, #24]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d005      	beq.n	8005224 <osMessageQueueGet+0x34>
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d002      	beq.n	8005224 <osMessageQueueGet+0x34>
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d003      	beq.n	800522c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005224:	f06f 0303 	mvn.w	r3, #3
 8005228:	61fb      	str	r3, [r7, #28]
 800522a:	e037      	b.n	800529c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800522c:	2300      	movs	r3, #0
 800522e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005230:	f107 0310 	add.w	r3, r7, #16
 8005234:	461a      	mov	r2, r3
 8005236:	68b9      	ldr	r1, [r7, #8]
 8005238:	69b8      	ldr	r0, [r7, #24]
 800523a:	f001 f905 	bl	8006448 <xQueueReceiveFromISR>
 800523e:	4603      	mov	r3, r0
 8005240:	2b01      	cmp	r3, #1
 8005242:	d003      	beq.n	800524c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005244:	f06f 0302 	mvn.w	r3, #2
 8005248:	61fb      	str	r3, [r7, #28]
 800524a:	e027      	b.n	800529c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d024      	beq.n	800529c <osMessageQueueGet+0xac>
 8005252:	4b15      	ldr	r3, [pc, #84]	; (80052a8 <osMessageQueueGet+0xb8>)
 8005254:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005258:	601a      	str	r2, [r3, #0]
 800525a:	f3bf 8f4f 	dsb	sy
 800525e:	f3bf 8f6f 	isb	sy
 8005262:	e01b      	b.n	800529c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d002      	beq.n	8005270 <osMessageQueueGet+0x80>
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d103      	bne.n	8005278 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005270:	f06f 0303 	mvn.w	r3, #3
 8005274:	61fb      	str	r3, [r7, #28]
 8005276:	e011      	b.n	800529c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005278:	683a      	ldr	r2, [r7, #0]
 800527a:	68b9      	ldr	r1, [r7, #8]
 800527c:	69b8      	ldr	r0, [r7, #24]
 800527e:	f000 fef7 	bl	8006070 <xQueueReceive>
 8005282:	4603      	mov	r3, r0
 8005284:	2b01      	cmp	r3, #1
 8005286:	d009      	beq.n	800529c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d003      	beq.n	8005296 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800528e:	f06f 0301 	mvn.w	r3, #1
 8005292:	61fb      	str	r3, [r7, #28]
 8005294:	e002      	b.n	800529c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005296:	f06f 0302 	mvn.w	r3, #2
 800529a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800529c:	69fb      	ldr	r3, [r7, #28]
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3720      	adds	r7, #32
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	e000ed04 	.word	0xe000ed04

080052ac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80052ac:	b480      	push	{r7}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	4a07      	ldr	r2, [pc, #28]	; (80052d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80052bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	4a06      	ldr	r2, [pc, #24]	; (80052dc <vApplicationGetIdleTaskMemory+0x30>)
 80052c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2280      	movs	r2, #128	; 0x80
 80052c8:	601a      	str	r2, [r3, #0]
}
 80052ca:	bf00      	nop
 80052cc:	3714      	adds	r7, #20
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	20000184 	.word	0x20000184
 80052dc:	200001e0 	.word	0x200001e0

080052e0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80052e0:	b480      	push	{r7}
 80052e2:	b085      	sub	sp, #20
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	4a07      	ldr	r2, [pc, #28]	; (800530c <vApplicationGetTimerTaskMemory+0x2c>)
 80052f0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	4a06      	ldr	r2, [pc, #24]	; (8005310 <vApplicationGetTimerTaskMemory+0x30>)
 80052f6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80052fe:	601a      	str	r2, [r3, #0]
}
 8005300:	bf00      	nop
 8005302:	3714      	adds	r7, #20
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr
 800530c:	200003e0 	.word	0x200003e0
 8005310:	2000043c 	.word	0x2000043c

08005314 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8005314:	b580      	push	{r7, lr}
 8005316:	b086      	sub	sp, #24
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d10a      	bne.n	8005338 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005326:	f383 8811 	msr	BASEPRI, r3
 800532a:	f3bf 8f6f 	isb	sy
 800532e:	f3bf 8f4f 	dsb	sy
 8005332:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005334:	bf00      	nop
 8005336:	e7fe      	b.n	8005336 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8005338:	2320      	movs	r3, #32
 800533a:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	2b20      	cmp	r3, #32
 8005340:	d00a      	beq.n	8005358 <xEventGroupCreateStatic+0x44>
	__asm volatile
 8005342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005346:	f383 8811 	msr	BASEPRI, r3
 800534a:	f3bf 8f6f 	isb	sy
 800534e:	f3bf 8f4f 	dsb	sy
 8005352:	60fb      	str	r3, [r7, #12]
}
 8005354:	bf00      	nop
 8005356:	e7fe      	b.n	8005356 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d00a      	beq.n	8005378 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	2200      	movs	r2, #0
 8005366:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	3304      	adds	r3, #4
 800536c:	4618      	mov	r0, r3
 800536e:	f000 fa3d 	bl	80057ec <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	2201      	movs	r2, #1
 8005376:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8005378:	697b      	ldr	r3, [r7, #20]
	}
 800537a:	4618      	mov	r0, r3
 800537c:	3718      	adds	r7, #24
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8005382:	b580      	push	{r7, lr}
 8005384:	b082      	sub	sp, #8
 8005386:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8005388:	2020      	movs	r0, #32
 800538a:	f003 f8e5 	bl	8008558 <pvPortMalloc>
 800538e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d00a      	beq.n	80053ac <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	3304      	adds	r3, #4
 80053a0:	4618      	mov	r0, r3
 80053a2:	f000 fa23 	bl	80057ec <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2200      	movs	r2, #0
 80053aa:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80053ac:	687b      	ldr	r3, [r7, #4]
	}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3708      	adds	r7, #8
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
	...

080053b8 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b090      	sub	sp, #64	; 0x40
 80053bc:	af00      	add	r7, sp, #0
 80053be:	60f8      	str	r0, [r7, #12]
 80053c0:	60b9      	str	r1, [r7, #8]
 80053c2:	607a      	str	r2, [r7, #4]
 80053c4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80053ca:	2300      	movs	r3, #0
 80053cc:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80053ce:	2300      	movs	r3, #0
 80053d0:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d10a      	bne.n	80053ee <xEventGroupWaitBits+0x36>
	__asm volatile
 80053d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053dc:	f383 8811 	msr	BASEPRI, r3
 80053e0:	f3bf 8f6f 	isb	sy
 80053e4:	f3bf 8f4f 	dsb	sy
 80053e8:	623b      	str	r3, [r7, #32]
}
 80053ea:	bf00      	nop
 80053ec:	e7fe      	b.n	80053ec <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00a      	beq.n	800540e <xEventGroupWaitBits+0x56>
	__asm volatile
 80053f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053fc:	f383 8811 	msr	BASEPRI, r3
 8005400:	f3bf 8f6f 	isb	sy
 8005404:	f3bf 8f4f 	dsb	sy
 8005408:	61fb      	str	r3, [r7, #28]
}
 800540a:	bf00      	nop
 800540c:	e7fe      	b.n	800540c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10a      	bne.n	800542a <xEventGroupWaitBits+0x72>
	__asm volatile
 8005414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005418:	f383 8811 	msr	BASEPRI, r3
 800541c:	f3bf 8f6f 	isb	sy
 8005420:	f3bf 8f4f 	dsb	sy
 8005424:	61bb      	str	r3, [r7, #24]
}
 8005426:	bf00      	nop
 8005428:	e7fe      	b.n	8005428 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800542a:	f002 f8df 	bl	80075ec <xTaskGetSchedulerState>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d102      	bne.n	800543a <xEventGroupWaitBits+0x82>
 8005434:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <xEventGroupWaitBits+0x86>
 800543a:	2301      	movs	r3, #1
 800543c:	e000      	b.n	8005440 <xEventGroupWaitBits+0x88>
 800543e:	2300      	movs	r3, #0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10a      	bne.n	800545a <xEventGroupWaitBits+0xa2>
	__asm volatile
 8005444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005448:	f383 8811 	msr	BASEPRI, r3
 800544c:	f3bf 8f6f 	isb	sy
 8005450:	f3bf 8f4f 	dsb	sy
 8005454:	617b      	str	r3, [r7, #20]
}
 8005456:	bf00      	nop
 8005458:	e7fe      	b.n	8005458 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 800545a:	f001 fc37 	bl	8006ccc <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800545e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8005464:	683a      	ldr	r2, [r7, #0]
 8005466:	68b9      	ldr	r1, [r7, #8]
 8005468:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800546a:	f000 f988 	bl	800577e <prvTestWaitCondition>
 800546e:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8005470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005472:	2b00      	cmp	r3, #0
 8005474:	d00e      	beq.n	8005494 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8005476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005478:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800547a:	2300      	movs	r3, #0
 800547c:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d028      	beq.n	80054d6 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	43db      	mvns	r3, r3
 800548c:	401a      	ands	r2, r3
 800548e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005490:	601a      	str	r2, [r3, #0]
 8005492:	e020      	b.n	80054d6 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8005494:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005496:	2b00      	cmp	r3, #0
 8005498:	d104      	bne.n	80054a4 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800549a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800549c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800549e:	2301      	movs	r3, #1
 80054a0:	633b      	str	r3, [r7, #48]	; 0x30
 80054a2:	e018      	b.n	80054d6 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d003      	beq.n	80054b2 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80054aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80054b0:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d003      	beq.n	80054c0 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80054b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80054be:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80054c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054c2:	1d18      	adds	r0, r3, #4
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054c8:	4313      	orrs	r3, r2
 80054ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054cc:	4619      	mov	r1, r3
 80054ce:	f001 fdf5 	bl	80070bc <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80054d2:	2300      	movs	r3, #0
 80054d4:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80054d6:	f001 fc07 	bl	8006ce8 <xTaskResumeAll>
 80054da:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80054dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d031      	beq.n	8005546 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 80054e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d107      	bne.n	80054f8 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 80054e8:	4b19      	ldr	r3, [pc, #100]	; (8005550 <xEventGroupWaitBits+0x198>)
 80054ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054ee:	601a      	str	r2, [r3, #0]
 80054f0:	f3bf 8f4f 	dsb	sy
 80054f4:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80054f8:	f002 f9ee 	bl	80078d8 <uxTaskResetEventItemValue>
 80054fc:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80054fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005500:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d11a      	bne.n	800553e <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8005508:	f002 ff04 	bl	8008314 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800550c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8005512:	683a      	ldr	r2, [r7, #0]
 8005514:	68b9      	ldr	r1, [r7, #8]
 8005516:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005518:	f000 f931 	bl	800577e <prvTestWaitCondition>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d009      	beq.n	8005536 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d006      	beq.n	8005536 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	43db      	mvns	r3, r3
 8005530:	401a      	ands	r2, r3
 8005532:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005534:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8005536:	2301      	movs	r3, #1
 8005538:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800553a:	f002 ff1b 	bl	8008374 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800553e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005540:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005544:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8005546:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005548:	4618      	mov	r0, r3
 800554a:	3740      	adds	r7, #64	; 0x40
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}
 8005550:	e000ed04 	.word	0xe000ed04

08005554 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d10a      	bne.n	800557e <xEventGroupClearBits+0x2a>
	__asm volatile
 8005568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800556c:	f383 8811 	msr	BASEPRI, r3
 8005570:	f3bf 8f6f 	isb	sy
 8005574:	f3bf 8f4f 	dsb	sy
 8005578:	60fb      	str	r3, [r7, #12]
}
 800557a:	bf00      	nop
 800557c:	e7fe      	b.n	800557c <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00a      	beq.n	800559e <xEventGroupClearBits+0x4a>
	__asm volatile
 8005588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800558c:	f383 8811 	msr	BASEPRI, r3
 8005590:	f3bf 8f6f 	isb	sy
 8005594:	f3bf 8f4f 	dsb	sy
 8005598:	60bb      	str	r3, [r7, #8]
}
 800559a:	bf00      	nop
 800559c:	e7fe      	b.n	800559c <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 800559e:	f002 feb9 	bl	8008314 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	43db      	mvns	r3, r3
 80055b0:	401a      	ands	r2, r3
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 80055b6:	f002 fedd 	bl	8008374 <vPortExitCritical>

	return uxReturn;
 80055ba:	693b      	ldr	r3, [r7, #16]
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3718      	adds	r7, #24
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}

080055c4 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80055ce:	2300      	movs	r3, #0
 80055d0:	683a      	ldr	r2, [r7, #0]
 80055d2:	6879      	ldr	r1, [r7, #4]
 80055d4:	4804      	ldr	r0, [pc, #16]	; (80055e8 <xEventGroupClearBitsFromISR+0x24>)
 80055d6:	f002 fd4d 	bl	8008074 <xTimerPendFunctionCallFromISR>
 80055da:	60f8      	str	r0, [r7, #12]

		return xReturn;
 80055dc:	68fb      	ldr	r3, [r7, #12]
	}
 80055de:	4618      	mov	r0, r3
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	bf00      	nop
 80055e8:	08005765 	.word	0x08005765

080055ec <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 80055ec:	b480      	push	{r7}
 80055ee:	b089      	sub	sp, #36	; 0x24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80055f8:	f3ef 8211 	mrs	r2, BASEPRI
 80055fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005600:	f383 8811 	msr	BASEPRI, r3
 8005604:	f3bf 8f6f 	isb	sy
 8005608:	f3bf 8f4f 	dsb	sy
 800560c:	60fa      	str	r2, [r7, #12]
 800560e:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005610:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005612:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	617b      	str	r3, [r7, #20]
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005624:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8005626:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8005628:	4618      	mov	r0, r3
 800562a:	3724      	adds	r7, #36	; 0x24
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr

08005634 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b08e      	sub	sp, #56	; 0x38
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800563e:	2300      	movs	r3, #0
 8005640:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8005646:	2300      	movs	r3, #0
 8005648:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d10a      	bne.n	8005666 <xEventGroupSetBits+0x32>
	__asm volatile
 8005650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005654:	f383 8811 	msr	BASEPRI, r3
 8005658:	f3bf 8f6f 	isb	sy
 800565c:	f3bf 8f4f 	dsb	sy
 8005660:	613b      	str	r3, [r7, #16]
}
 8005662:	bf00      	nop
 8005664:	e7fe      	b.n	8005664 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00a      	beq.n	8005686 <xEventGroupSetBits+0x52>
	__asm volatile
 8005670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005674:	f383 8811 	msr	BASEPRI, r3
 8005678:	f3bf 8f6f 	isb	sy
 800567c:	f3bf 8f4f 	dsb	sy
 8005680:	60fb      	str	r3, [r7, #12]
}
 8005682:	bf00      	nop
 8005684:	e7fe      	b.n	8005684 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8005686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005688:	3304      	adds	r3, #4
 800568a:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800568c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800568e:	3308      	adds	r3, #8
 8005690:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8005692:	f001 fb1b 	bl	8006ccc <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8005696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800569c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	431a      	orrs	r2, r3
 80056a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056a6:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80056a8:	e03c      	b.n	8005724 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80056aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80056b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80056b6:	2300      	movs	r3, #0
 80056b8:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80056c0:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80056c8:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d108      	bne.n	80056e6 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80056d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	69bb      	ldr	r3, [r7, #24]
 80056da:	4013      	ands	r3, r2
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00b      	beq.n	80056f8 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80056e0:	2301      	movs	r3, #1
 80056e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056e4:	e008      	b.n	80056f8 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80056e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	4013      	ands	r3, r2
 80056ee:	69ba      	ldr	r2, [r7, #24]
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d101      	bne.n	80056f8 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80056f4:	2301      	movs	r3, #1
 80056f6:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80056f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d010      	beq.n	8005720 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d003      	beq.n	8005710 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8005708:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800570a:	69bb      	ldr	r3, [r7, #24]
 800570c:	4313      	orrs	r3, r2
 800570e:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8005710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005718:	4619      	mov	r1, r3
 800571a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800571c:	f001 fd9a 	bl	8007254 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8005724:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005726:	6a3b      	ldr	r3, [r7, #32]
 8005728:	429a      	cmp	r2, r3
 800572a:	d1be      	bne.n	80056aa <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800572c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005732:	43db      	mvns	r3, r3
 8005734:	401a      	ands	r2, r3
 8005736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005738:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800573a:	f001 fad5 	bl	8006ce8 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800573e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005740:	681b      	ldr	r3, [r3, #0]
}
 8005742:	4618      	mov	r0, r3
 8005744:	3738      	adds	r7, #56	; 0x38
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}

0800574a <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800574a:	b580      	push	{r7, lr}
 800574c:	b082      	sub	sp, #8
 800574e:	af00      	add	r7, sp, #0
 8005750:	6078      	str	r0, [r7, #4]
 8005752:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8005754:	6839      	ldr	r1, [r7, #0]
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f7ff ff6c 	bl	8005634 <xEventGroupSetBits>
}
 800575c:	bf00      	nop
 800575e:	3708      	adds	r7, #8
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800576e:	6839      	ldr	r1, [r7, #0]
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f7ff feef 	bl	8005554 <xEventGroupClearBits>
}
 8005776:	bf00      	nop
 8005778:	3708      	adds	r7, #8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800577e:	b480      	push	{r7}
 8005780:	b087      	sub	sp, #28
 8005782:	af00      	add	r7, sp, #0
 8005784:	60f8      	str	r0, [r7, #12]
 8005786:	60b9      	str	r1, [r7, #8]
 8005788:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800578a:	2300      	movs	r3, #0
 800578c:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d107      	bne.n	80057a4 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8005794:	68fa      	ldr	r2, [r7, #12]
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	4013      	ands	r3, r2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d00a      	beq.n	80057b4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800579e:	2301      	movs	r3, #1
 80057a0:	617b      	str	r3, [r7, #20]
 80057a2:	e007      	b.n	80057b4 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	4013      	ands	r3, r2
 80057aa:	68ba      	ldr	r2, [r7, #8]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d101      	bne.n	80057b4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80057b0:	2301      	movs	r3, #1
 80057b2:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80057b4:	697b      	ldr	r3, [r7, #20]
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	371c      	adds	r7, #28
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
	...

080057c4 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b086      	sub	sp, #24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	68ba      	ldr	r2, [r7, #8]
 80057d4:	68f9      	ldr	r1, [r7, #12]
 80057d6:	4804      	ldr	r0, [pc, #16]	; (80057e8 <xEventGroupSetBitsFromISR+0x24>)
 80057d8:	f002 fc4c 	bl	8008074 <xTimerPendFunctionCallFromISR>
 80057dc:	6178      	str	r0, [r7, #20]

		return xReturn;
 80057de:	697b      	ldr	r3, [r7, #20]
	}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3718      	adds	r7, #24
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	0800574b 	.word	0x0800574b

080057ec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f103 0208 	add.w	r2, r3, #8
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f04f 32ff 	mov.w	r2, #4294967295
 8005804:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f103 0208 	add.w	r2, r3, #8
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f103 0208 	add.w	r2, r3, #8
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005820:	bf00      	nop
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr

0800582c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800582c:	b480      	push	{r7}
 800582e:	b083      	sub	sp, #12
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800583a:	bf00      	nop
 800583c:	370c      	adds	r7, #12
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr

08005846 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005846:	b480      	push	{r7}
 8005848:	b085      	sub	sp, #20
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
 800584e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	689a      	ldr	r2, [r3, #8]
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	1c5a      	adds	r2, r3, #1
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	601a      	str	r2, [r3, #0]
}
 8005882:	bf00      	nop
 8005884:	3714      	adds	r7, #20
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr

0800588e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800588e:	b480      	push	{r7}
 8005890:	b085      	sub	sp, #20
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
 8005896:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a4:	d103      	bne.n	80058ae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	60fb      	str	r3, [r7, #12]
 80058ac:	e00c      	b.n	80058c8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	3308      	adds	r3, #8
 80058b2:	60fb      	str	r3, [r7, #12]
 80058b4:	e002      	b.n	80058bc <vListInsert+0x2e>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	60fb      	str	r3, [r7, #12]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68ba      	ldr	r2, [r7, #8]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d2f6      	bcs.n	80058b6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	683a      	ldr	r2, [r7, #0]
 80058d6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	683a      	ldr	r2, [r7, #0]
 80058e2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	1c5a      	adds	r2, r3, #1
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	601a      	str	r2, [r3, #0]
}
 80058f4:	bf00      	nop
 80058f6:	3714      	adds	r7, #20
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005900:	b480      	push	{r7}
 8005902:	b085      	sub	sp, #20
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	6892      	ldr	r2, [r2, #8]
 8005916:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	6852      	ldr	r2, [r2, #4]
 8005920:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	429a      	cmp	r2, r3
 800592a:	d103      	bne.n	8005934 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	689a      	ldr	r2, [r3, #8]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	1e5a      	subs	r2, r3, #1
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
}
 8005948:	4618      	mov	r0, r3
 800594a:	3714      	adds	r7, #20
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d10a      	bne.n	800597e <xQueueGenericReset+0x2a>
	__asm volatile
 8005968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800596c:	f383 8811 	msr	BASEPRI, r3
 8005970:	f3bf 8f6f 	isb	sy
 8005974:	f3bf 8f4f 	dsb	sy
 8005978:	60bb      	str	r3, [r7, #8]
}
 800597a:	bf00      	nop
 800597c:	e7fe      	b.n	800597c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800597e:	f002 fcc9 	bl	8008314 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800598a:	68f9      	ldr	r1, [r7, #12]
 800598c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800598e:	fb01 f303 	mul.w	r3, r1, r3
 8005992:	441a      	add	r2, r3
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ae:	3b01      	subs	r3, #1
 80059b0:	68f9      	ldr	r1, [r7, #12]
 80059b2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80059b4:	fb01 f303 	mul.w	r3, r1, r3
 80059b8:	441a      	add	r2, r3
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	22ff      	movs	r2, #255	; 0xff
 80059c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	22ff      	movs	r2, #255	; 0xff
 80059ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d114      	bne.n	80059fe <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d01a      	beq.n	8005a12 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	3310      	adds	r3, #16
 80059e0:	4618      	mov	r0, r3
 80059e2:	f001 fbd3 	bl	800718c <xTaskRemoveFromEventList>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d012      	beq.n	8005a12 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80059ec:	4b0c      	ldr	r3, [pc, #48]	; (8005a20 <xQueueGenericReset+0xcc>)
 80059ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059f2:	601a      	str	r2, [r3, #0]
 80059f4:	f3bf 8f4f 	dsb	sy
 80059f8:	f3bf 8f6f 	isb	sy
 80059fc:	e009      	b.n	8005a12 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	3310      	adds	r3, #16
 8005a02:	4618      	mov	r0, r3
 8005a04:	f7ff fef2 	bl	80057ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	3324      	adds	r3, #36	; 0x24
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f7ff feed 	bl	80057ec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005a12:	f002 fcaf 	bl	8008374 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005a16:	2301      	movs	r3, #1
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3710      	adds	r7, #16
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	e000ed04 	.word	0xe000ed04

08005a24 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b08e      	sub	sp, #56	; 0x38
 8005a28:	af02      	add	r7, sp, #8
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	60b9      	str	r1, [r7, #8]
 8005a2e:	607a      	str	r2, [r7, #4]
 8005a30:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d10a      	bne.n	8005a4e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a3c:	f383 8811 	msr	BASEPRI, r3
 8005a40:	f3bf 8f6f 	isb	sy
 8005a44:	f3bf 8f4f 	dsb	sy
 8005a48:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005a4a:	bf00      	nop
 8005a4c:	e7fe      	b.n	8005a4c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d10a      	bne.n	8005a6a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a58:	f383 8811 	msr	BASEPRI, r3
 8005a5c:	f3bf 8f6f 	isb	sy
 8005a60:	f3bf 8f4f 	dsb	sy
 8005a64:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005a66:	bf00      	nop
 8005a68:	e7fe      	b.n	8005a68 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d002      	beq.n	8005a76 <xQueueGenericCreateStatic+0x52>
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d001      	beq.n	8005a7a <xQueueGenericCreateStatic+0x56>
 8005a76:	2301      	movs	r3, #1
 8005a78:	e000      	b.n	8005a7c <xQueueGenericCreateStatic+0x58>
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d10a      	bne.n	8005a96 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a84:	f383 8811 	msr	BASEPRI, r3
 8005a88:	f3bf 8f6f 	isb	sy
 8005a8c:	f3bf 8f4f 	dsb	sy
 8005a90:	623b      	str	r3, [r7, #32]
}
 8005a92:	bf00      	nop
 8005a94:	e7fe      	b.n	8005a94 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d102      	bne.n	8005aa2 <xQueueGenericCreateStatic+0x7e>
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d101      	bne.n	8005aa6 <xQueueGenericCreateStatic+0x82>
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e000      	b.n	8005aa8 <xQueueGenericCreateStatic+0x84>
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d10a      	bne.n	8005ac2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ab0:	f383 8811 	msr	BASEPRI, r3
 8005ab4:	f3bf 8f6f 	isb	sy
 8005ab8:	f3bf 8f4f 	dsb	sy
 8005abc:	61fb      	str	r3, [r7, #28]
}
 8005abe:	bf00      	nop
 8005ac0:	e7fe      	b.n	8005ac0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005ac2:	2350      	movs	r3, #80	; 0x50
 8005ac4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	2b50      	cmp	r3, #80	; 0x50
 8005aca:	d00a      	beq.n	8005ae2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ad0:	f383 8811 	msr	BASEPRI, r3
 8005ad4:	f3bf 8f6f 	isb	sy
 8005ad8:	f3bf 8f4f 	dsb	sy
 8005adc:	61bb      	str	r3, [r7, #24]
}
 8005ade:	bf00      	nop
 8005ae0:	e7fe      	b.n	8005ae0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005ae2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00d      	beq.n	8005b0a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af0:	2201      	movs	r2, #1
 8005af2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005af6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005afc:	9300      	str	r3, [sp, #0]
 8005afe:	4613      	mov	r3, r2
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	68b9      	ldr	r1, [r7, #8]
 8005b04:	68f8      	ldr	r0, [r7, #12]
 8005b06:	f000 f83f 	bl	8005b88 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3730      	adds	r7, #48	; 0x30
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b08a      	sub	sp, #40	; 0x28
 8005b18:	af02      	add	r7, sp, #8
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	4613      	mov	r3, r2
 8005b20:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d10a      	bne.n	8005b3e <xQueueGenericCreate+0x2a>
	__asm volatile
 8005b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b2c:	f383 8811 	msr	BASEPRI, r3
 8005b30:	f3bf 8f6f 	isb	sy
 8005b34:	f3bf 8f4f 	dsb	sy
 8005b38:	613b      	str	r3, [r7, #16]
}
 8005b3a:	bf00      	nop
 8005b3c:	e7fe      	b.n	8005b3c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	68ba      	ldr	r2, [r7, #8]
 8005b42:	fb02 f303 	mul.w	r3, r2, r3
 8005b46:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	3350      	adds	r3, #80	; 0x50
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f002 fd03 	bl	8008558 <pvPortMalloc>
 8005b52:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005b54:	69bb      	ldr	r3, [r7, #24]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d011      	beq.n	8005b7e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	3350      	adds	r3, #80	; 0x50
 8005b62:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005b6c:	79fa      	ldrb	r2, [r7, #7]
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	4613      	mov	r3, r2
 8005b74:	697a      	ldr	r2, [r7, #20]
 8005b76:	68b9      	ldr	r1, [r7, #8]
 8005b78:	68f8      	ldr	r0, [r7, #12]
 8005b7a:	f000 f805 	bl	8005b88 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005b7e:	69bb      	ldr	r3, [r7, #24]
	}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3720      	adds	r7, #32
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]
 8005b94:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d103      	bne.n	8005ba4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	69ba      	ldr	r2, [r7, #24]
 8005ba0:	601a      	str	r2, [r3, #0]
 8005ba2:	e002      	b.n	8005baa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005ba4:	69bb      	ldr	r3, [r7, #24]
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	68fa      	ldr	r2, [r7, #12]
 8005bae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	68ba      	ldr	r2, [r7, #8]
 8005bb4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005bb6:	2101      	movs	r1, #1
 8005bb8:	69b8      	ldr	r0, [r7, #24]
 8005bba:	f7ff fecb 	bl	8005954 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005bbe:	69bb      	ldr	r3, [r7, #24]
 8005bc0:	78fa      	ldrb	r2, [r7, #3]
 8005bc2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005bc6:	bf00      	nop
 8005bc8:	3710      	adds	r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005bce:	b580      	push	{r7, lr}
 8005bd0:	b082      	sub	sp, #8
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00e      	beq.n	8005bfa <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005bee:	2300      	movs	r3, #0
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	2100      	movs	r1, #0
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 f8a1 	bl	8005d3c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005bfa:	bf00      	nop
 8005bfc:	3708      	adds	r7, #8
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005c02:	b580      	push	{r7, lr}
 8005c04:	b086      	sub	sp, #24
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	4603      	mov	r3, r0
 8005c0a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	617b      	str	r3, [r7, #20]
 8005c10:	2300      	movs	r3, #0
 8005c12:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005c14:	79fb      	ldrb	r3, [r7, #7]
 8005c16:	461a      	mov	r2, r3
 8005c18:	6939      	ldr	r1, [r7, #16]
 8005c1a:	6978      	ldr	r0, [r7, #20]
 8005c1c:	f7ff ff7a 	bl	8005b14 <xQueueGenericCreate>
 8005c20:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005c22:	68f8      	ldr	r0, [r7, #12]
 8005c24:	f7ff ffd3 	bl	8005bce <prvInitialiseMutex>

		return xNewQueue;
 8005c28:	68fb      	ldr	r3, [r7, #12]
	}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3718      	adds	r7, #24
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}

08005c32 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005c32:	b580      	push	{r7, lr}
 8005c34:	b088      	sub	sp, #32
 8005c36:	af02      	add	r7, sp, #8
 8005c38:	4603      	mov	r3, r0
 8005c3a:	6039      	str	r1, [r7, #0]
 8005c3c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	617b      	str	r3, [r7, #20]
 8005c42:	2300      	movs	r3, #0
 8005c44:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005c46:	79fb      	ldrb	r3, [r7, #7]
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	6939      	ldr	r1, [r7, #16]
 8005c50:	6978      	ldr	r0, [r7, #20]
 8005c52:	f7ff fee7 	bl	8005a24 <xQueueGenericCreateStatic>
 8005c56:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005c58:	68f8      	ldr	r0, [r7, #12]
 8005c5a:	f7ff ffb8 	bl	8005bce <prvInitialiseMutex>

		return xNewQueue;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
	}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3718      	adds	r7, #24
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}

08005c68 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8005c68:	b590      	push	{r4, r7, lr}
 8005c6a:	b087      	sub	sp, #28
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10a      	bne.n	8005c90 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8005c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c7e:	f383 8811 	msr	BASEPRI, r3
 8005c82:	f3bf 8f6f 	isb	sy
 8005c86:	f3bf 8f4f 	dsb	sy
 8005c8a:	60fb      	str	r3, [r7, #12]
}
 8005c8c:	bf00      	nop
 8005c8e:	e7fe      	b.n	8005c8e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	689c      	ldr	r4, [r3, #8]
 8005c94:	f001 fc9a 	bl	80075cc <xTaskGetCurrentTaskHandle>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	429c      	cmp	r4, r3
 8005c9c:	d111      	bne.n	8005cc2 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	1e5a      	subs	r2, r3, #1
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d105      	bne.n	8005cbc <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	2100      	movs	r1, #0
 8005cb6:	6938      	ldr	r0, [r7, #16]
 8005cb8:	f000 f840 	bl	8005d3c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	617b      	str	r3, [r7, #20]
 8005cc0:	e001      	b.n	8005cc6 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8005cc6:	697b      	ldr	r3, [r7, #20]
	}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	371c      	adds	r7, #28
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd90      	pop	{r4, r7, pc}

08005cd0 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8005cd0:	b590      	push	{r4, r7, lr}
 8005cd2:	b087      	sub	sp, #28
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d10a      	bne.n	8005cfa <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8005ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ce8:	f383 8811 	msr	BASEPRI, r3
 8005cec:	f3bf 8f6f 	isb	sy
 8005cf0:	f3bf 8f4f 	dsb	sy
 8005cf4:	60fb      	str	r3, [r7, #12]
}
 8005cf6:	bf00      	nop
 8005cf8:	e7fe      	b.n	8005cf8 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	689c      	ldr	r4, [r3, #8]
 8005cfe:	f001 fc65 	bl	80075cc <xTaskGetCurrentTaskHandle>
 8005d02:	4603      	mov	r3, r0
 8005d04:	429c      	cmp	r4, r3
 8005d06:	d107      	bne.n	8005d18 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	1c5a      	adds	r2, r3, #1
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8005d12:	2301      	movs	r3, #1
 8005d14:	617b      	str	r3, [r7, #20]
 8005d16:	e00c      	b.n	8005d32 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005d18:	6839      	ldr	r1, [r7, #0]
 8005d1a:	6938      	ldr	r0, [r7, #16]
 8005d1c:	f000 fa88 	bl	8006230 <xQueueSemaphoreTake>
 8005d20:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d004      	beq.n	8005d32 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	1c5a      	adds	r2, r3, #1
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8005d32:	697b      	ldr	r3, [r7, #20]
	}
 8005d34:	4618      	mov	r0, r3
 8005d36:	371c      	adds	r7, #28
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd90      	pop	{r4, r7, pc}

08005d3c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b08e      	sub	sp, #56	; 0x38
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	607a      	str	r2, [r7, #4]
 8005d48:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10a      	bne.n	8005d6e <xQueueGenericSend+0x32>
	__asm volatile
 8005d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d5c:	f383 8811 	msr	BASEPRI, r3
 8005d60:	f3bf 8f6f 	isb	sy
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005d6a:	bf00      	nop
 8005d6c:	e7fe      	b.n	8005d6c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d103      	bne.n	8005d7c <xQueueGenericSend+0x40>
 8005d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d101      	bne.n	8005d80 <xQueueGenericSend+0x44>
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e000      	b.n	8005d82 <xQueueGenericSend+0x46>
 8005d80:	2300      	movs	r3, #0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d10a      	bne.n	8005d9c <xQueueGenericSend+0x60>
	__asm volatile
 8005d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d8a:	f383 8811 	msr	BASEPRI, r3
 8005d8e:	f3bf 8f6f 	isb	sy
 8005d92:	f3bf 8f4f 	dsb	sy
 8005d96:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005d98:	bf00      	nop
 8005d9a:	e7fe      	b.n	8005d9a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	2b02      	cmp	r3, #2
 8005da0:	d103      	bne.n	8005daa <xQueueGenericSend+0x6e>
 8005da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d101      	bne.n	8005dae <xQueueGenericSend+0x72>
 8005daa:	2301      	movs	r3, #1
 8005dac:	e000      	b.n	8005db0 <xQueueGenericSend+0x74>
 8005dae:	2300      	movs	r3, #0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d10a      	bne.n	8005dca <xQueueGenericSend+0x8e>
	__asm volatile
 8005db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db8:	f383 8811 	msr	BASEPRI, r3
 8005dbc:	f3bf 8f6f 	isb	sy
 8005dc0:	f3bf 8f4f 	dsb	sy
 8005dc4:	623b      	str	r3, [r7, #32]
}
 8005dc6:	bf00      	nop
 8005dc8:	e7fe      	b.n	8005dc8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005dca:	f001 fc0f 	bl	80075ec <xTaskGetSchedulerState>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d102      	bne.n	8005dda <xQueueGenericSend+0x9e>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d101      	bne.n	8005dde <xQueueGenericSend+0xa2>
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e000      	b.n	8005de0 <xQueueGenericSend+0xa4>
 8005dde:	2300      	movs	r3, #0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d10a      	bne.n	8005dfa <xQueueGenericSend+0xbe>
	__asm volatile
 8005de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005de8:	f383 8811 	msr	BASEPRI, r3
 8005dec:	f3bf 8f6f 	isb	sy
 8005df0:	f3bf 8f4f 	dsb	sy
 8005df4:	61fb      	str	r3, [r7, #28]
}
 8005df6:	bf00      	nop
 8005df8:	e7fe      	b.n	8005df8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005dfa:	f002 fa8b 	bl	8008314 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d302      	bcc.n	8005e10 <xQueueGenericSend+0xd4>
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	2b02      	cmp	r3, #2
 8005e0e:	d129      	bne.n	8005e64 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005e10:	683a      	ldr	r2, [r7, #0]
 8005e12:	68b9      	ldr	r1, [r7, #8]
 8005e14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e16:	f000 fbaf 	bl	8006578 <prvCopyDataToQueue>
 8005e1a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d010      	beq.n	8005e46 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e26:	3324      	adds	r3, #36	; 0x24
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f001 f9af 	bl	800718c <xTaskRemoveFromEventList>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d013      	beq.n	8005e5c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005e34:	4b3f      	ldr	r3, [pc, #252]	; (8005f34 <xQueueGenericSend+0x1f8>)
 8005e36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e3a:	601a      	str	r2, [r3, #0]
 8005e3c:	f3bf 8f4f 	dsb	sy
 8005e40:	f3bf 8f6f 	isb	sy
 8005e44:	e00a      	b.n	8005e5c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d007      	beq.n	8005e5c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005e4c:	4b39      	ldr	r3, [pc, #228]	; (8005f34 <xQueueGenericSend+0x1f8>)
 8005e4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e52:	601a      	str	r2, [r3, #0]
 8005e54:	f3bf 8f4f 	dsb	sy
 8005e58:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005e5c:	f002 fa8a 	bl	8008374 <vPortExitCritical>
				return pdPASS;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e063      	b.n	8005f2c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d103      	bne.n	8005e72 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005e6a:	f002 fa83 	bl	8008374 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	e05c      	b.n	8005f2c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005e72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d106      	bne.n	8005e86 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e78:	f107 0314 	add.w	r3, r7, #20
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f001 fa4b 	bl	8007318 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005e82:	2301      	movs	r3, #1
 8005e84:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005e86:	f002 fa75 	bl	8008374 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e8a:	f000 ff1f 	bl	8006ccc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e8e:	f002 fa41 	bl	8008314 <vPortEnterCritical>
 8005e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005e98:	b25b      	sxtb	r3, r3
 8005e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e9e:	d103      	bne.n	8005ea8 <xQueueGenericSend+0x16c>
 8005ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eaa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005eae:	b25b      	sxtb	r3, r3
 8005eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb4:	d103      	bne.n	8005ebe <xQueueGenericSend+0x182>
 8005eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ebe:	f002 fa59 	bl	8008374 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ec2:	1d3a      	adds	r2, r7, #4
 8005ec4:	f107 0314 	add.w	r3, r7, #20
 8005ec8:	4611      	mov	r1, r2
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f001 fa3a 	bl	8007344 <xTaskCheckForTimeOut>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d124      	bne.n	8005f20 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005ed6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005ed8:	f000 fc46 	bl	8006768 <prvIsQueueFull>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d018      	beq.n	8005f14 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee4:	3310      	adds	r3, #16
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	4611      	mov	r1, r2
 8005eea:	4618      	mov	r0, r3
 8005eec:	f001 f8c2 	bl	8007074 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005ef0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005ef2:	f000 fbd1 	bl	8006698 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005ef6:	f000 fef7 	bl	8006ce8 <xTaskResumeAll>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f47f af7c 	bne.w	8005dfa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005f02:	4b0c      	ldr	r3, [pc, #48]	; (8005f34 <xQueueGenericSend+0x1f8>)
 8005f04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	f3bf 8f4f 	dsb	sy
 8005f0e:	f3bf 8f6f 	isb	sy
 8005f12:	e772      	b.n	8005dfa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005f14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005f16:	f000 fbbf 	bl	8006698 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f1a:	f000 fee5 	bl	8006ce8 <xTaskResumeAll>
 8005f1e:	e76c      	b.n	8005dfa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005f20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005f22:	f000 fbb9 	bl	8006698 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f26:	f000 fedf 	bl	8006ce8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005f2a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3738      	adds	r7, #56	; 0x38
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	e000ed04 	.word	0xe000ed04

08005f38 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b090      	sub	sp, #64	; 0x40
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	607a      	str	r2, [r7, #4]
 8005f44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8005f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d10a      	bne.n	8005f66 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f54:	f383 8811 	msr	BASEPRI, r3
 8005f58:	f3bf 8f6f 	isb	sy
 8005f5c:	f3bf 8f4f 	dsb	sy
 8005f60:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f62:	bf00      	nop
 8005f64:	e7fe      	b.n	8005f64 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d103      	bne.n	8005f74 <xQueueGenericSendFromISR+0x3c>
 8005f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d101      	bne.n	8005f78 <xQueueGenericSendFromISR+0x40>
 8005f74:	2301      	movs	r3, #1
 8005f76:	e000      	b.n	8005f7a <xQueueGenericSendFromISR+0x42>
 8005f78:	2300      	movs	r3, #0
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d10a      	bne.n	8005f94 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f82:	f383 8811 	msr	BASEPRI, r3
 8005f86:	f3bf 8f6f 	isb	sy
 8005f8a:	f3bf 8f4f 	dsb	sy
 8005f8e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005f90:	bf00      	nop
 8005f92:	e7fe      	b.n	8005f92 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d103      	bne.n	8005fa2 <xQueueGenericSendFromISR+0x6a>
 8005f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d101      	bne.n	8005fa6 <xQueueGenericSendFromISR+0x6e>
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e000      	b.n	8005fa8 <xQueueGenericSendFromISR+0x70>
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d10a      	bne.n	8005fc2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb0:	f383 8811 	msr	BASEPRI, r3
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	623b      	str	r3, [r7, #32]
}
 8005fbe:	bf00      	nop
 8005fc0:	e7fe      	b.n	8005fc0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005fc2:	f002 fa89 	bl	80084d8 <vPortValidateInterruptPriority>
	__asm volatile
 8005fc6:	f3ef 8211 	mrs	r2, BASEPRI
 8005fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fce:	f383 8811 	msr	BASEPRI, r3
 8005fd2:	f3bf 8f6f 	isb	sy
 8005fd6:	f3bf 8f4f 	dsb	sy
 8005fda:	61fa      	str	r2, [r7, #28]
 8005fdc:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8005fde:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005fe0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fe4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d302      	bcc.n	8005ff4 <xQueueGenericSendFromISR+0xbc>
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	d12f      	bne.n	8006054 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ffa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006002:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006004:	683a      	ldr	r2, [r7, #0]
 8006006:	68b9      	ldr	r1, [r7, #8]
 8006008:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800600a:	f000 fab5 	bl	8006578 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800600e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006016:	d112      	bne.n	800603e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800601a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800601c:	2b00      	cmp	r3, #0
 800601e:	d016      	beq.n	800604e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006022:	3324      	adds	r3, #36	; 0x24
 8006024:	4618      	mov	r0, r3
 8006026:	f001 f8b1 	bl	800718c <xTaskRemoveFromEventList>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d00e      	beq.n	800604e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00b      	beq.n	800604e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2201      	movs	r2, #1
 800603a:	601a      	str	r2, [r3, #0]
 800603c:	e007      	b.n	800604e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800603e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006042:	3301      	adds	r3, #1
 8006044:	b2db      	uxtb	r3, r3
 8006046:	b25a      	sxtb	r2, r3
 8006048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800604a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800604e:	2301      	movs	r3, #1
 8006050:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006052:	e001      	b.n	8006058 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006054:	2300      	movs	r3, #0
 8006056:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800605a:	617b      	str	r3, [r7, #20]
	__asm volatile
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f383 8811 	msr	BASEPRI, r3
}
 8006062:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006066:	4618      	mov	r0, r3
 8006068:	3740      	adds	r7, #64	; 0x40
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}
	...

08006070 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b08c      	sub	sp, #48	; 0x30
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800607c:	2300      	movs	r3, #0
 800607e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006086:	2b00      	cmp	r3, #0
 8006088:	d10a      	bne.n	80060a0 <xQueueReceive+0x30>
	__asm volatile
 800608a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800608e:	f383 8811 	msr	BASEPRI, r3
 8006092:	f3bf 8f6f 	isb	sy
 8006096:	f3bf 8f4f 	dsb	sy
 800609a:	623b      	str	r3, [r7, #32]
}
 800609c:	bf00      	nop
 800609e:	e7fe      	b.n	800609e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d103      	bne.n	80060ae <xQueueReceive+0x3e>
 80060a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <xQueueReceive+0x42>
 80060ae:	2301      	movs	r3, #1
 80060b0:	e000      	b.n	80060b4 <xQueueReceive+0x44>
 80060b2:	2300      	movs	r3, #0
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d10a      	bne.n	80060ce <xQueueReceive+0x5e>
	__asm volatile
 80060b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060bc:	f383 8811 	msr	BASEPRI, r3
 80060c0:	f3bf 8f6f 	isb	sy
 80060c4:	f3bf 8f4f 	dsb	sy
 80060c8:	61fb      	str	r3, [r7, #28]
}
 80060ca:	bf00      	nop
 80060cc:	e7fe      	b.n	80060cc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80060ce:	f001 fa8d 	bl	80075ec <xTaskGetSchedulerState>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d102      	bne.n	80060de <xQueueReceive+0x6e>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <xQueueReceive+0x72>
 80060de:	2301      	movs	r3, #1
 80060e0:	e000      	b.n	80060e4 <xQueueReceive+0x74>
 80060e2:	2300      	movs	r3, #0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d10a      	bne.n	80060fe <xQueueReceive+0x8e>
	__asm volatile
 80060e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ec:	f383 8811 	msr	BASEPRI, r3
 80060f0:	f3bf 8f6f 	isb	sy
 80060f4:	f3bf 8f4f 	dsb	sy
 80060f8:	61bb      	str	r3, [r7, #24]
}
 80060fa:	bf00      	nop
 80060fc:	e7fe      	b.n	80060fc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80060fe:	f002 f909 	bl	8008314 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006106:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800610a:	2b00      	cmp	r3, #0
 800610c:	d01f      	beq.n	800614e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800610e:	68b9      	ldr	r1, [r7, #8]
 8006110:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006112:	f000 fa9b 	bl	800664c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006118:	1e5a      	subs	r2, r3, #1
 800611a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800611c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800611e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d00f      	beq.n	8006146 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006128:	3310      	adds	r3, #16
 800612a:	4618      	mov	r0, r3
 800612c:	f001 f82e 	bl	800718c <xTaskRemoveFromEventList>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d007      	beq.n	8006146 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006136:	4b3d      	ldr	r3, [pc, #244]	; (800622c <xQueueReceive+0x1bc>)
 8006138:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800613c:	601a      	str	r2, [r3, #0]
 800613e:	f3bf 8f4f 	dsb	sy
 8006142:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006146:	f002 f915 	bl	8008374 <vPortExitCritical>
				return pdPASS;
 800614a:	2301      	movs	r3, #1
 800614c:	e069      	b.n	8006222 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d103      	bne.n	800615c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006154:	f002 f90e 	bl	8008374 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006158:	2300      	movs	r3, #0
 800615a:	e062      	b.n	8006222 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800615c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800615e:	2b00      	cmp	r3, #0
 8006160:	d106      	bne.n	8006170 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006162:	f107 0310 	add.w	r3, r7, #16
 8006166:	4618      	mov	r0, r3
 8006168:	f001 f8d6 	bl	8007318 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800616c:	2301      	movs	r3, #1
 800616e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006170:	f002 f900 	bl	8008374 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006174:	f000 fdaa 	bl	8006ccc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006178:	f002 f8cc 	bl	8008314 <vPortEnterCritical>
 800617c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800617e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006182:	b25b      	sxtb	r3, r3
 8006184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006188:	d103      	bne.n	8006192 <xQueueReceive+0x122>
 800618a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800618c:	2200      	movs	r2, #0
 800618e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006194:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006198:	b25b      	sxtb	r3, r3
 800619a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800619e:	d103      	bne.n	80061a8 <xQueueReceive+0x138>
 80061a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80061a8:	f002 f8e4 	bl	8008374 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80061ac:	1d3a      	adds	r2, r7, #4
 80061ae:	f107 0310 	add.w	r3, r7, #16
 80061b2:	4611      	mov	r1, r2
 80061b4:	4618      	mov	r0, r3
 80061b6:	f001 f8c5 	bl	8007344 <xTaskCheckForTimeOut>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d123      	bne.n	8006208 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80061c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80061c2:	f000 fabb 	bl	800673c <prvIsQueueEmpty>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d017      	beq.n	80061fc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80061cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ce:	3324      	adds	r3, #36	; 0x24
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	4611      	mov	r1, r2
 80061d4:	4618      	mov	r0, r3
 80061d6:	f000 ff4d 	bl	8007074 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80061da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80061dc:	f000 fa5c 	bl	8006698 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80061e0:	f000 fd82 	bl	8006ce8 <xTaskResumeAll>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d189      	bne.n	80060fe <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80061ea:	4b10      	ldr	r3, [pc, #64]	; (800622c <xQueueReceive+0x1bc>)
 80061ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061f0:	601a      	str	r2, [r3, #0]
 80061f2:	f3bf 8f4f 	dsb	sy
 80061f6:	f3bf 8f6f 	isb	sy
 80061fa:	e780      	b.n	80060fe <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80061fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80061fe:	f000 fa4b 	bl	8006698 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006202:	f000 fd71 	bl	8006ce8 <xTaskResumeAll>
 8006206:	e77a      	b.n	80060fe <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006208:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800620a:	f000 fa45 	bl	8006698 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800620e:	f000 fd6b 	bl	8006ce8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006212:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006214:	f000 fa92 	bl	800673c <prvIsQueueEmpty>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	f43f af6f 	beq.w	80060fe <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006220:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006222:	4618      	mov	r0, r3
 8006224:	3730      	adds	r7, #48	; 0x30
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}
 800622a:	bf00      	nop
 800622c:	e000ed04 	.word	0xe000ed04

08006230 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b08e      	sub	sp, #56	; 0x38
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800623a:	2300      	movs	r3, #0
 800623c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006242:	2300      	movs	r3, #0
 8006244:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006248:	2b00      	cmp	r3, #0
 800624a:	d10a      	bne.n	8006262 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800624c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006250:	f383 8811 	msr	BASEPRI, r3
 8006254:	f3bf 8f6f 	isb	sy
 8006258:	f3bf 8f4f 	dsb	sy
 800625c:	623b      	str	r3, [r7, #32]
}
 800625e:	bf00      	nop
 8006260:	e7fe      	b.n	8006260 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00a      	beq.n	8006280 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800626a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800626e:	f383 8811 	msr	BASEPRI, r3
 8006272:	f3bf 8f6f 	isb	sy
 8006276:	f3bf 8f4f 	dsb	sy
 800627a:	61fb      	str	r3, [r7, #28]
}
 800627c:	bf00      	nop
 800627e:	e7fe      	b.n	800627e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006280:	f001 f9b4 	bl	80075ec <xTaskGetSchedulerState>
 8006284:	4603      	mov	r3, r0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d102      	bne.n	8006290 <xQueueSemaphoreTake+0x60>
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d101      	bne.n	8006294 <xQueueSemaphoreTake+0x64>
 8006290:	2301      	movs	r3, #1
 8006292:	e000      	b.n	8006296 <xQueueSemaphoreTake+0x66>
 8006294:	2300      	movs	r3, #0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d10a      	bne.n	80062b0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800629a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800629e:	f383 8811 	msr	BASEPRI, r3
 80062a2:	f3bf 8f6f 	isb	sy
 80062a6:	f3bf 8f4f 	dsb	sy
 80062aa:	61bb      	str	r3, [r7, #24]
}
 80062ac:	bf00      	nop
 80062ae:	e7fe      	b.n	80062ae <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80062b0:	f002 f830 	bl	8008314 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80062b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80062ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d024      	beq.n	800630a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80062c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c2:	1e5a      	subs	r2, r3, #1
 80062c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062c6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80062c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d104      	bne.n	80062da <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80062d0:	f001 fb1a 	bl	8007908 <pvTaskIncrementMutexHeldCount>
 80062d4:	4602      	mov	r2, r0
 80062d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062d8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062dc:	691b      	ldr	r3, [r3, #16]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00f      	beq.n	8006302 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062e4:	3310      	adds	r3, #16
 80062e6:	4618      	mov	r0, r3
 80062e8:	f000 ff50 	bl	800718c <xTaskRemoveFromEventList>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d007      	beq.n	8006302 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80062f2:	4b54      	ldr	r3, [pc, #336]	; (8006444 <xQueueSemaphoreTake+0x214>)
 80062f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062f8:	601a      	str	r2, [r3, #0]
 80062fa:	f3bf 8f4f 	dsb	sy
 80062fe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006302:	f002 f837 	bl	8008374 <vPortExitCritical>
				return pdPASS;
 8006306:	2301      	movs	r3, #1
 8006308:	e097      	b.n	800643a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d111      	bne.n	8006334 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00a      	beq.n	800632c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800631a:	f383 8811 	msr	BASEPRI, r3
 800631e:	f3bf 8f6f 	isb	sy
 8006322:	f3bf 8f4f 	dsb	sy
 8006326:	617b      	str	r3, [r7, #20]
}
 8006328:	bf00      	nop
 800632a:	e7fe      	b.n	800632a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800632c:	f002 f822 	bl	8008374 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006330:	2300      	movs	r3, #0
 8006332:	e082      	b.n	800643a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006336:	2b00      	cmp	r3, #0
 8006338:	d106      	bne.n	8006348 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800633a:	f107 030c 	add.w	r3, r7, #12
 800633e:	4618      	mov	r0, r3
 8006340:	f000 ffea 	bl	8007318 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006344:	2301      	movs	r3, #1
 8006346:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006348:	f002 f814 	bl	8008374 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800634c:	f000 fcbe 	bl	8006ccc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006350:	f001 ffe0 	bl	8008314 <vPortEnterCritical>
 8006354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006356:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800635a:	b25b      	sxtb	r3, r3
 800635c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006360:	d103      	bne.n	800636a <xQueueSemaphoreTake+0x13a>
 8006362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006364:	2200      	movs	r2, #0
 8006366:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800636a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800636c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006370:	b25b      	sxtb	r3, r3
 8006372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006376:	d103      	bne.n	8006380 <xQueueSemaphoreTake+0x150>
 8006378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800637a:	2200      	movs	r2, #0
 800637c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006380:	f001 fff8 	bl	8008374 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006384:	463a      	mov	r2, r7
 8006386:	f107 030c 	add.w	r3, r7, #12
 800638a:	4611      	mov	r1, r2
 800638c:	4618      	mov	r0, r3
 800638e:	f000 ffd9 	bl	8007344 <xTaskCheckForTimeOut>
 8006392:	4603      	mov	r3, r0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d132      	bne.n	80063fe <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006398:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800639a:	f000 f9cf 	bl	800673c <prvIsQueueEmpty>
 800639e:	4603      	mov	r3, r0
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d026      	beq.n	80063f2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80063a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d109      	bne.n	80063c0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80063ac:	f001 ffb2 	bl	8008314 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80063b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	4618      	mov	r0, r3
 80063b6:	f001 f937 	bl	8007628 <xTaskPriorityInherit>
 80063ba:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80063bc:	f001 ffda 	bl	8008374 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80063c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063c2:	3324      	adds	r3, #36	; 0x24
 80063c4:	683a      	ldr	r2, [r7, #0]
 80063c6:	4611      	mov	r1, r2
 80063c8:	4618      	mov	r0, r3
 80063ca:	f000 fe53 	bl	8007074 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80063ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80063d0:	f000 f962 	bl	8006698 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80063d4:	f000 fc88 	bl	8006ce8 <xTaskResumeAll>
 80063d8:	4603      	mov	r3, r0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	f47f af68 	bne.w	80062b0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80063e0:	4b18      	ldr	r3, [pc, #96]	; (8006444 <xQueueSemaphoreTake+0x214>)
 80063e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063e6:	601a      	str	r2, [r3, #0]
 80063e8:	f3bf 8f4f 	dsb	sy
 80063ec:	f3bf 8f6f 	isb	sy
 80063f0:	e75e      	b.n	80062b0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80063f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80063f4:	f000 f950 	bl	8006698 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80063f8:	f000 fc76 	bl	8006ce8 <xTaskResumeAll>
 80063fc:	e758      	b.n	80062b0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80063fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006400:	f000 f94a 	bl	8006698 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006404:	f000 fc70 	bl	8006ce8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006408:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800640a:	f000 f997 	bl	800673c <prvIsQueueEmpty>
 800640e:	4603      	mov	r3, r0
 8006410:	2b00      	cmp	r3, #0
 8006412:	f43f af4d 	beq.w	80062b0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00d      	beq.n	8006438 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800641c:	f001 ff7a 	bl	8008314 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006420:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006422:	f000 f891 	bl	8006548 <prvGetDisinheritPriorityAfterTimeout>
 8006426:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800642e:	4618      	mov	r0, r3
 8006430:	f001 f9d0 	bl	80077d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006434:	f001 ff9e 	bl	8008374 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006438:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800643a:	4618      	mov	r0, r3
 800643c:	3738      	adds	r7, #56	; 0x38
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	e000ed04 	.word	0xe000ed04

08006448 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b08e      	sub	sp, #56	; 0x38
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800645a:	2b00      	cmp	r3, #0
 800645c:	d10a      	bne.n	8006474 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800645e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006462:	f383 8811 	msr	BASEPRI, r3
 8006466:	f3bf 8f6f 	isb	sy
 800646a:	f3bf 8f4f 	dsb	sy
 800646e:	623b      	str	r3, [r7, #32]
}
 8006470:	bf00      	nop
 8006472:	e7fe      	b.n	8006472 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d103      	bne.n	8006482 <xQueueReceiveFromISR+0x3a>
 800647a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800647e:	2b00      	cmp	r3, #0
 8006480:	d101      	bne.n	8006486 <xQueueReceiveFromISR+0x3e>
 8006482:	2301      	movs	r3, #1
 8006484:	e000      	b.n	8006488 <xQueueReceiveFromISR+0x40>
 8006486:	2300      	movs	r3, #0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d10a      	bne.n	80064a2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800648c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006490:	f383 8811 	msr	BASEPRI, r3
 8006494:	f3bf 8f6f 	isb	sy
 8006498:	f3bf 8f4f 	dsb	sy
 800649c:	61fb      	str	r3, [r7, #28]
}
 800649e:	bf00      	nop
 80064a0:	e7fe      	b.n	80064a0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80064a2:	f002 f819 	bl	80084d8 <vPortValidateInterruptPriority>
	__asm volatile
 80064a6:	f3ef 8211 	mrs	r2, BASEPRI
 80064aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ae:	f383 8811 	msr	BASEPRI, r3
 80064b2:	f3bf 8f6f 	isb	sy
 80064b6:	f3bf 8f4f 	dsb	sy
 80064ba:	61ba      	str	r2, [r7, #24]
 80064bc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80064be:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80064c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80064c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80064c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d02f      	beq.n	800652e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80064ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80064d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80064d8:	68b9      	ldr	r1, [r7, #8]
 80064da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80064dc:	f000 f8b6 	bl	800664c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80064e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e2:	1e5a      	subs	r2, r3, #1
 80064e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064e6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80064e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80064ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f0:	d112      	bne.n	8006518 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d016      	beq.n	8006528 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064fc:	3310      	adds	r3, #16
 80064fe:	4618      	mov	r0, r3
 8006500:	f000 fe44 	bl	800718c <xTaskRemoveFromEventList>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00e      	beq.n	8006528 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d00b      	beq.n	8006528 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	601a      	str	r2, [r3, #0]
 8006516:	e007      	b.n	8006528 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006518:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800651c:	3301      	adds	r3, #1
 800651e:	b2db      	uxtb	r3, r3
 8006520:	b25a      	sxtb	r2, r3
 8006522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006524:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006528:	2301      	movs	r3, #1
 800652a:	637b      	str	r3, [r7, #52]	; 0x34
 800652c:	e001      	b.n	8006532 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800652e:	2300      	movs	r3, #0
 8006530:	637b      	str	r3, [r7, #52]	; 0x34
 8006532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006534:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	f383 8811 	msr	BASEPRI, r3
}
 800653c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800653e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006540:	4618      	mov	r0, r3
 8006542:	3738      	adds	r7, #56	; 0x38
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006554:	2b00      	cmp	r3, #0
 8006556:	d006      	beq.n	8006566 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006562:	60fb      	str	r3, [r7, #12]
 8006564:	e001      	b.n	800656a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006566:	2300      	movs	r3, #0
 8006568:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800656a:	68fb      	ldr	r3, [r7, #12]
	}
 800656c:	4618      	mov	r0, r3
 800656e:	3714      	adds	r7, #20
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af00      	add	r7, sp, #0
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	60b9      	str	r1, [r7, #8]
 8006582:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006584:	2300      	movs	r3, #0
 8006586:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800658c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006592:	2b00      	cmp	r3, #0
 8006594:	d10d      	bne.n	80065b2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d14d      	bne.n	800663a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	4618      	mov	r0, r3
 80065a4:	f001 f8a8 	bl	80076f8 <xTaskPriorityDisinherit>
 80065a8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	609a      	str	r2, [r3, #8]
 80065b0:	e043      	b.n	800663a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d119      	bne.n	80065ec <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6858      	ldr	r0, [r3, #4]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c0:	461a      	mov	r2, r3
 80065c2:	68b9      	ldr	r1, [r7, #8]
 80065c4:	f002 f9d6 	bl	8008974 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	685a      	ldr	r2, [r3, #4]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d0:	441a      	add	r2, r3
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	429a      	cmp	r2, r3
 80065e0:	d32b      	bcc.n	800663a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	605a      	str	r2, [r3, #4]
 80065ea:	e026      	b.n	800663a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	68d8      	ldr	r0, [r3, #12]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f4:	461a      	mov	r2, r3
 80065f6:	68b9      	ldr	r1, [r7, #8]
 80065f8:	f002 f9bc 	bl	8008974 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	68da      	ldr	r2, [r3, #12]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006604:	425b      	negs	r3, r3
 8006606:	441a      	add	r2, r3
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	68da      	ldr	r2, [r3, #12]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	429a      	cmp	r2, r3
 8006616:	d207      	bcs.n	8006628 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	689a      	ldr	r2, [r3, #8]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006620:	425b      	negs	r3, r3
 8006622:	441a      	add	r2, r3
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2b02      	cmp	r3, #2
 800662c:	d105      	bne.n	800663a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d002      	beq.n	800663a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	3b01      	subs	r3, #1
 8006638:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	1c5a      	adds	r2, r3, #1
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006642:	697b      	ldr	r3, [r7, #20]
}
 8006644:	4618      	mov	r0, r3
 8006646:	3718      	adds	r7, #24
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}

0800664c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b082      	sub	sp, #8
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665a:	2b00      	cmp	r3, #0
 800665c:	d018      	beq.n	8006690 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	68da      	ldr	r2, [r3, #12]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006666:	441a      	add	r2, r3
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	68da      	ldr	r2, [r3, #12]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	429a      	cmp	r2, r3
 8006676:	d303      	bcc.n	8006680 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68d9      	ldr	r1, [r3, #12]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006688:	461a      	mov	r2, r3
 800668a:	6838      	ldr	r0, [r7, #0]
 800668c:	f002 f972 	bl	8008974 <memcpy>
	}
}
 8006690:	bf00      	nop
 8006692:	3708      	adds	r7, #8
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b084      	sub	sp, #16
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80066a0:	f001 fe38 	bl	8008314 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066aa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80066ac:	e011      	b.n	80066d2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d012      	beq.n	80066dc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	3324      	adds	r3, #36	; 0x24
 80066ba:	4618      	mov	r0, r3
 80066bc:	f000 fd66 	bl	800718c <xTaskRemoveFromEventList>
 80066c0:	4603      	mov	r3, r0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d001      	beq.n	80066ca <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80066c6:	f000 fe9f 	bl	8007408 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80066ca:	7bfb      	ldrb	r3, [r7, #15]
 80066cc:	3b01      	subs	r3, #1
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80066d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	dce9      	bgt.n	80066ae <prvUnlockQueue+0x16>
 80066da:	e000      	b.n	80066de <prvUnlockQueue+0x46>
					break;
 80066dc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	22ff      	movs	r2, #255	; 0xff
 80066e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80066e6:	f001 fe45 	bl	8008374 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80066ea:	f001 fe13 	bl	8008314 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066f4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066f6:	e011      	b.n	800671c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	691b      	ldr	r3, [r3, #16]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d012      	beq.n	8006726 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	3310      	adds	r3, #16
 8006704:	4618      	mov	r0, r3
 8006706:	f000 fd41 	bl	800718c <xTaskRemoveFromEventList>
 800670a:	4603      	mov	r3, r0
 800670c:	2b00      	cmp	r3, #0
 800670e:	d001      	beq.n	8006714 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006710:	f000 fe7a 	bl	8007408 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006714:	7bbb      	ldrb	r3, [r7, #14]
 8006716:	3b01      	subs	r3, #1
 8006718:	b2db      	uxtb	r3, r3
 800671a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800671c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006720:	2b00      	cmp	r3, #0
 8006722:	dce9      	bgt.n	80066f8 <prvUnlockQueue+0x60>
 8006724:	e000      	b.n	8006728 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006726:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	22ff      	movs	r2, #255	; 0xff
 800672c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006730:	f001 fe20 	bl	8008374 <vPortExitCritical>
}
 8006734:	bf00      	nop
 8006736:	3710      	adds	r7, #16
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}

0800673c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006744:	f001 fde6 	bl	8008314 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800674c:	2b00      	cmp	r3, #0
 800674e:	d102      	bne.n	8006756 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006750:	2301      	movs	r3, #1
 8006752:	60fb      	str	r3, [r7, #12]
 8006754:	e001      	b.n	800675a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006756:	2300      	movs	r3, #0
 8006758:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800675a:	f001 fe0b 	bl	8008374 <vPortExitCritical>

	return xReturn;
 800675e:	68fb      	ldr	r3, [r7, #12]
}
 8006760:	4618      	mov	r0, r3
 8006762:	3710      	adds	r7, #16
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006770:	f001 fdd0 	bl	8008314 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800677c:	429a      	cmp	r2, r3
 800677e:	d102      	bne.n	8006786 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006780:	2301      	movs	r3, #1
 8006782:	60fb      	str	r3, [r7, #12]
 8006784:	e001      	b.n	800678a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006786:	2300      	movs	r3, #0
 8006788:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800678a:	f001 fdf3 	bl	8008374 <vPortExitCritical>

	return xReturn;
 800678e:	68fb      	ldr	r3, [r7, #12]
}
 8006790:	4618      	mov	r0, r3
 8006792:	3710      	adds	r7, #16
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
 80067a0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067a2:	2300      	movs	r3, #0
 80067a4:	60fb      	str	r3, [r7, #12]
 80067a6:	e014      	b.n	80067d2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80067a8:	4a0f      	ldr	r2, [pc, #60]	; (80067e8 <vQueueAddToRegistry+0x50>)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d10b      	bne.n	80067cc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80067b4:	490c      	ldr	r1, [pc, #48]	; (80067e8 <vQueueAddToRegistry+0x50>)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80067be:	4a0a      	ldr	r2, [pc, #40]	; (80067e8 <vQueueAddToRegistry+0x50>)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	00db      	lsls	r3, r3, #3
 80067c4:	4413      	add	r3, r2
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80067ca:	e006      	b.n	80067da <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	3301      	adds	r3, #1
 80067d0:	60fb      	str	r3, [r7, #12]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2b07      	cmp	r3, #7
 80067d6:	d9e7      	bls.n	80067a8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80067d8:	bf00      	nop
 80067da:	bf00      	nop
 80067dc:	3714      	adds	r7, #20
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	2000083c 	.word	0x2000083c

080067ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b086      	sub	sp, #24
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80067fc:	f001 fd8a 	bl	8008314 <vPortEnterCritical>
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006806:	b25b      	sxtb	r3, r3
 8006808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800680c:	d103      	bne.n	8006816 <vQueueWaitForMessageRestricted+0x2a>
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	2200      	movs	r2, #0
 8006812:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800681c:	b25b      	sxtb	r3, r3
 800681e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006822:	d103      	bne.n	800682c <vQueueWaitForMessageRestricted+0x40>
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	2200      	movs	r2, #0
 8006828:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800682c:	f001 fda2 	bl	8008374 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006834:	2b00      	cmp	r3, #0
 8006836:	d106      	bne.n	8006846 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	3324      	adds	r3, #36	; 0x24
 800683c:	687a      	ldr	r2, [r7, #4]
 800683e:	68b9      	ldr	r1, [r7, #8]
 8006840:	4618      	mov	r0, r3
 8006842:	f000 fc77 	bl	8007134 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006846:	6978      	ldr	r0, [r7, #20]
 8006848:	f7ff ff26 	bl	8006698 <prvUnlockQueue>
	}
 800684c:	bf00      	nop
 800684e:	3718      	adds	r7, #24
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006854:	b580      	push	{r7, lr}
 8006856:	b08e      	sub	sp, #56	; 0x38
 8006858:	af04      	add	r7, sp, #16
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
 8006860:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006862:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006864:	2b00      	cmp	r3, #0
 8006866:	d10a      	bne.n	800687e <xTaskCreateStatic+0x2a>
	__asm volatile
 8006868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800686c:	f383 8811 	msr	BASEPRI, r3
 8006870:	f3bf 8f6f 	isb	sy
 8006874:	f3bf 8f4f 	dsb	sy
 8006878:	623b      	str	r3, [r7, #32]
}
 800687a:	bf00      	nop
 800687c:	e7fe      	b.n	800687c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800687e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006880:	2b00      	cmp	r3, #0
 8006882:	d10a      	bne.n	800689a <xTaskCreateStatic+0x46>
	__asm volatile
 8006884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006888:	f383 8811 	msr	BASEPRI, r3
 800688c:	f3bf 8f6f 	isb	sy
 8006890:	f3bf 8f4f 	dsb	sy
 8006894:	61fb      	str	r3, [r7, #28]
}
 8006896:	bf00      	nop
 8006898:	e7fe      	b.n	8006898 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800689a:	235c      	movs	r3, #92	; 0x5c
 800689c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	2b5c      	cmp	r3, #92	; 0x5c
 80068a2:	d00a      	beq.n	80068ba <xTaskCreateStatic+0x66>
	__asm volatile
 80068a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a8:	f383 8811 	msr	BASEPRI, r3
 80068ac:	f3bf 8f6f 	isb	sy
 80068b0:	f3bf 8f4f 	dsb	sy
 80068b4:	61bb      	str	r3, [r7, #24]
}
 80068b6:	bf00      	nop
 80068b8:	e7fe      	b.n	80068b8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80068ba:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80068bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d01e      	beq.n	8006900 <xTaskCreateStatic+0xac>
 80068c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d01b      	beq.n	8006900 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ca:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80068cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068d0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80068d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d4:	2202      	movs	r2, #2
 80068d6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80068da:	2300      	movs	r3, #0
 80068dc:	9303      	str	r3, [sp, #12]
 80068de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e0:	9302      	str	r3, [sp, #8]
 80068e2:	f107 0314 	add.w	r3, r7, #20
 80068e6:	9301      	str	r3, [sp, #4]
 80068e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ea:	9300      	str	r3, [sp, #0]
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	687a      	ldr	r2, [r7, #4]
 80068f0:	68b9      	ldr	r1, [r7, #8]
 80068f2:	68f8      	ldr	r0, [r7, #12]
 80068f4:	f000 f850 	bl	8006998 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80068fa:	f000 f8dd 	bl	8006ab8 <prvAddNewTaskToReadyList>
 80068fe:	e001      	b.n	8006904 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006900:	2300      	movs	r3, #0
 8006902:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006904:	697b      	ldr	r3, [r7, #20]
	}
 8006906:	4618      	mov	r0, r3
 8006908:	3728      	adds	r7, #40	; 0x28
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}

0800690e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800690e:	b580      	push	{r7, lr}
 8006910:	b08c      	sub	sp, #48	; 0x30
 8006912:	af04      	add	r7, sp, #16
 8006914:	60f8      	str	r0, [r7, #12]
 8006916:	60b9      	str	r1, [r7, #8]
 8006918:	603b      	str	r3, [r7, #0]
 800691a:	4613      	mov	r3, r2
 800691c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800691e:	88fb      	ldrh	r3, [r7, #6]
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	4618      	mov	r0, r3
 8006924:	f001 fe18 	bl	8008558 <pvPortMalloc>
 8006928:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d00e      	beq.n	800694e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006930:	205c      	movs	r0, #92	; 0x5c
 8006932:	f001 fe11 	bl	8008558 <pvPortMalloc>
 8006936:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d003      	beq.n	8006946 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	631a      	str	r2, [r3, #48]	; 0x30
 8006944:	e005      	b.n	8006952 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006946:	6978      	ldr	r0, [r7, #20]
 8006948:	f001 fed2 	bl	80086f0 <vPortFree>
 800694c:	e001      	b.n	8006952 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800694e:	2300      	movs	r3, #0
 8006950:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006952:	69fb      	ldr	r3, [r7, #28]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d017      	beq.n	8006988 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006958:	69fb      	ldr	r3, [r7, #28]
 800695a:	2200      	movs	r2, #0
 800695c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006960:	88fa      	ldrh	r2, [r7, #6]
 8006962:	2300      	movs	r3, #0
 8006964:	9303      	str	r3, [sp, #12]
 8006966:	69fb      	ldr	r3, [r7, #28]
 8006968:	9302      	str	r3, [sp, #8]
 800696a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800696c:	9301      	str	r3, [sp, #4]
 800696e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006970:	9300      	str	r3, [sp, #0]
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	68b9      	ldr	r1, [r7, #8]
 8006976:	68f8      	ldr	r0, [r7, #12]
 8006978:	f000 f80e 	bl	8006998 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800697c:	69f8      	ldr	r0, [r7, #28]
 800697e:	f000 f89b 	bl	8006ab8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006982:	2301      	movs	r3, #1
 8006984:	61bb      	str	r3, [r7, #24]
 8006986:	e002      	b.n	800698e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006988:	f04f 33ff 	mov.w	r3, #4294967295
 800698c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800698e:	69bb      	ldr	r3, [r7, #24]
	}
 8006990:	4618      	mov	r0, r3
 8006992:	3720      	adds	r7, #32
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b088      	sub	sp, #32
 800699c:	af00      	add	r7, sp, #0
 800699e:	60f8      	str	r0, [r7, #12]
 80069a0:	60b9      	str	r1, [r7, #8]
 80069a2:	607a      	str	r2, [r7, #4]
 80069a4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80069a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	009b      	lsls	r3, r3, #2
 80069ae:	461a      	mov	r2, r3
 80069b0:	21a5      	movs	r1, #165	; 0xa5
 80069b2:	f001 ffed 	bl	8008990 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80069b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80069c0:	3b01      	subs	r3, #1
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	4413      	add	r3, r2
 80069c6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80069c8:	69bb      	ldr	r3, [r7, #24]
 80069ca:	f023 0307 	bic.w	r3, r3, #7
 80069ce:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	f003 0307 	and.w	r3, r3, #7
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d00a      	beq.n	80069f0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80069da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069de:	f383 8811 	msr	BASEPRI, r3
 80069e2:	f3bf 8f6f 	isb	sy
 80069e6:	f3bf 8f4f 	dsb	sy
 80069ea:	617b      	str	r3, [r7, #20]
}
 80069ec:	bf00      	nop
 80069ee:	e7fe      	b.n	80069ee <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d01f      	beq.n	8006a36 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069f6:	2300      	movs	r3, #0
 80069f8:	61fb      	str	r3, [r7, #28]
 80069fa:	e012      	b.n	8006a22 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80069fc:	68ba      	ldr	r2, [r7, #8]
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	4413      	add	r3, r2
 8006a02:	7819      	ldrb	r1, [r3, #0]
 8006a04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	4413      	add	r3, r2
 8006a0a:	3334      	adds	r3, #52	; 0x34
 8006a0c:	460a      	mov	r2, r1
 8006a0e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006a10:	68ba      	ldr	r2, [r7, #8]
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	4413      	add	r3, r2
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d006      	beq.n	8006a2a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	3301      	adds	r3, #1
 8006a20:	61fb      	str	r3, [r7, #28]
 8006a22:	69fb      	ldr	r3, [r7, #28]
 8006a24:	2b0f      	cmp	r3, #15
 8006a26:	d9e9      	bls.n	80069fc <prvInitialiseNewTask+0x64>
 8006a28:	e000      	b.n	8006a2c <prvInitialiseNewTask+0x94>
			{
				break;
 8006a2a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a2e:	2200      	movs	r2, #0
 8006a30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a34:	e003      	b.n	8006a3e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a40:	2b37      	cmp	r3, #55	; 0x37
 8006a42:	d901      	bls.n	8006a48 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006a44:	2337      	movs	r3, #55	; 0x37
 8006a46:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a4c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a52:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a56:	2200      	movs	r2, #0
 8006a58:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7fe fee4 	bl	800582c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a66:	3318      	adds	r3, #24
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7fe fedf 	bl	800582c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a72:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a76:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a7c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a82:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a86:	2200      	movs	r2, #0
 8006a88:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a92:	683a      	ldr	r2, [r7, #0]
 8006a94:	68f9      	ldr	r1, [r7, #12]
 8006a96:	69b8      	ldr	r0, [r7, #24]
 8006a98:	f001 fb0c 	bl	80080b4 <pxPortInitialiseStack>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d002      	beq.n	8006aae <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aaa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006aac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006aae:	bf00      	nop
 8006ab0:	3720      	adds	r7, #32
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
	...

08006ab8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b082      	sub	sp, #8
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006ac0:	f001 fc28 	bl	8008314 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006ac4:	4b2d      	ldr	r3, [pc, #180]	; (8006b7c <prvAddNewTaskToReadyList+0xc4>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	3301      	adds	r3, #1
 8006aca:	4a2c      	ldr	r2, [pc, #176]	; (8006b7c <prvAddNewTaskToReadyList+0xc4>)
 8006acc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006ace:	4b2c      	ldr	r3, [pc, #176]	; (8006b80 <prvAddNewTaskToReadyList+0xc8>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d109      	bne.n	8006aea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006ad6:	4a2a      	ldr	r2, [pc, #168]	; (8006b80 <prvAddNewTaskToReadyList+0xc8>)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006adc:	4b27      	ldr	r3, [pc, #156]	; (8006b7c <prvAddNewTaskToReadyList+0xc4>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d110      	bne.n	8006b06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006ae4:	f000 fcb4 	bl	8007450 <prvInitialiseTaskLists>
 8006ae8:	e00d      	b.n	8006b06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006aea:	4b26      	ldr	r3, [pc, #152]	; (8006b84 <prvAddNewTaskToReadyList+0xcc>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d109      	bne.n	8006b06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006af2:	4b23      	ldr	r3, [pc, #140]	; (8006b80 <prvAddNewTaskToReadyList+0xc8>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d802      	bhi.n	8006b06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006b00:	4a1f      	ldr	r2, [pc, #124]	; (8006b80 <prvAddNewTaskToReadyList+0xc8>)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006b06:	4b20      	ldr	r3, [pc, #128]	; (8006b88 <prvAddNewTaskToReadyList+0xd0>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	3301      	adds	r3, #1
 8006b0c:	4a1e      	ldr	r2, [pc, #120]	; (8006b88 <prvAddNewTaskToReadyList+0xd0>)
 8006b0e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006b10:	4b1d      	ldr	r3, [pc, #116]	; (8006b88 <prvAddNewTaskToReadyList+0xd0>)
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b1c:	4b1b      	ldr	r3, [pc, #108]	; (8006b8c <prvAddNewTaskToReadyList+0xd4>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d903      	bls.n	8006b2c <prvAddNewTaskToReadyList+0x74>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b28:	4a18      	ldr	r2, [pc, #96]	; (8006b8c <prvAddNewTaskToReadyList+0xd4>)
 8006b2a:	6013      	str	r3, [r2, #0]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b30:	4613      	mov	r3, r2
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	4413      	add	r3, r2
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	4a15      	ldr	r2, [pc, #84]	; (8006b90 <prvAddNewTaskToReadyList+0xd8>)
 8006b3a:	441a      	add	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	3304      	adds	r3, #4
 8006b40:	4619      	mov	r1, r3
 8006b42:	4610      	mov	r0, r2
 8006b44:	f7fe fe7f 	bl	8005846 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b48:	f001 fc14 	bl	8008374 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006b4c:	4b0d      	ldr	r3, [pc, #52]	; (8006b84 <prvAddNewTaskToReadyList+0xcc>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d00e      	beq.n	8006b72 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b54:	4b0a      	ldr	r3, [pc, #40]	; (8006b80 <prvAddNewTaskToReadyList+0xc8>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d207      	bcs.n	8006b72 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006b62:	4b0c      	ldr	r3, [pc, #48]	; (8006b94 <prvAddNewTaskToReadyList+0xdc>)
 8006b64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b68:	601a      	str	r2, [r3, #0]
 8006b6a:	f3bf 8f4f 	dsb	sy
 8006b6e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b72:	bf00      	nop
 8006b74:	3708      	adds	r7, #8
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	20000d50 	.word	0x20000d50
 8006b80:	2000087c 	.word	0x2000087c
 8006b84:	20000d5c 	.word	0x20000d5c
 8006b88:	20000d6c 	.word	0x20000d6c
 8006b8c:	20000d58 	.word	0x20000d58
 8006b90:	20000880 	.word	0x20000880
 8006b94:	e000ed04 	.word	0xe000ed04

08006b98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d017      	beq.n	8006bda <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006baa:	4b13      	ldr	r3, [pc, #76]	; (8006bf8 <vTaskDelay+0x60>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d00a      	beq.n	8006bc8 <vTaskDelay+0x30>
	__asm volatile
 8006bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bb6:	f383 8811 	msr	BASEPRI, r3
 8006bba:	f3bf 8f6f 	isb	sy
 8006bbe:	f3bf 8f4f 	dsb	sy
 8006bc2:	60bb      	str	r3, [r7, #8]
}
 8006bc4:	bf00      	nop
 8006bc6:	e7fe      	b.n	8006bc6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006bc8:	f000 f880 	bl	8006ccc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006bcc:	2100      	movs	r1, #0
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 feae 	bl	8007930 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006bd4:	f000 f888 	bl	8006ce8 <xTaskResumeAll>
 8006bd8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d107      	bne.n	8006bf0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006be0:	4b06      	ldr	r3, [pc, #24]	; (8006bfc <vTaskDelay+0x64>)
 8006be2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006be6:	601a      	str	r2, [r3, #0]
 8006be8:	f3bf 8f4f 	dsb	sy
 8006bec:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006bf0:	bf00      	nop
 8006bf2:	3710      	adds	r7, #16
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	20000d78 	.word	0x20000d78
 8006bfc:	e000ed04 	.word	0xe000ed04

08006c00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b08a      	sub	sp, #40	; 0x28
 8006c04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006c06:	2300      	movs	r3, #0
 8006c08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006c0e:	463a      	mov	r2, r7
 8006c10:	1d39      	adds	r1, r7, #4
 8006c12:	f107 0308 	add.w	r3, r7, #8
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7fe fb48 	bl	80052ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006c1c:	6839      	ldr	r1, [r7, #0]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	68ba      	ldr	r2, [r7, #8]
 8006c22:	9202      	str	r2, [sp, #8]
 8006c24:	9301      	str	r3, [sp, #4]
 8006c26:	2300      	movs	r3, #0
 8006c28:	9300      	str	r3, [sp, #0]
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	460a      	mov	r2, r1
 8006c2e:	4921      	ldr	r1, [pc, #132]	; (8006cb4 <vTaskStartScheduler+0xb4>)
 8006c30:	4821      	ldr	r0, [pc, #132]	; (8006cb8 <vTaskStartScheduler+0xb8>)
 8006c32:	f7ff fe0f 	bl	8006854 <xTaskCreateStatic>
 8006c36:	4603      	mov	r3, r0
 8006c38:	4a20      	ldr	r2, [pc, #128]	; (8006cbc <vTaskStartScheduler+0xbc>)
 8006c3a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006c3c:	4b1f      	ldr	r3, [pc, #124]	; (8006cbc <vTaskStartScheduler+0xbc>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d002      	beq.n	8006c4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006c44:	2301      	movs	r3, #1
 8006c46:	617b      	str	r3, [r7, #20]
 8006c48:	e001      	b.n	8006c4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d102      	bne.n	8006c5a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006c54:	f000 fec0 	bl	80079d8 <xTimerCreateTimerTask>
 8006c58:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d116      	bne.n	8006c8e <vTaskStartScheduler+0x8e>
	__asm volatile
 8006c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c64:	f383 8811 	msr	BASEPRI, r3
 8006c68:	f3bf 8f6f 	isb	sy
 8006c6c:	f3bf 8f4f 	dsb	sy
 8006c70:	613b      	str	r3, [r7, #16]
}
 8006c72:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006c74:	4b12      	ldr	r3, [pc, #72]	; (8006cc0 <vTaskStartScheduler+0xc0>)
 8006c76:	f04f 32ff 	mov.w	r2, #4294967295
 8006c7a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006c7c:	4b11      	ldr	r3, [pc, #68]	; (8006cc4 <vTaskStartScheduler+0xc4>)
 8006c7e:	2201      	movs	r2, #1
 8006c80:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006c82:	4b11      	ldr	r3, [pc, #68]	; (8006cc8 <vTaskStartScheduler+0xc8>)
 8006c84:	2200      	movs	r2, #0
 8006c86:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006c88:	f001 faa2 	bl	80081d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006c8c:	e00e      	b.n	8006cac <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c94:	d10a      	bne.n	8006cac <vTaskStartScheduler+0xac>
	__asm volatile
 8006c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c9a:	f383 8811 	msr	BASEPRI, r3
 8006c9e:	f3bf 8f6f 	isb	sy
 8006ca2:	f3bf 8f4f 	dsb	sy
 8006ca6:	60fb      	str	r3, [r7, #12]
}
 8006ca8:	bf00      	nop
 8006caa:	e7fe      	b.n	8006caa <vTaskStartScheduler+0xaa>
}
 8006cac:	bf00      	nop
 8006cae:	3718      	adds	r7, #24
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	08008a0c 	.word	0x08008a0c
 8006cb8:	08007421 	.word	0x08007421
 8006cbc:	20000d74 	.word	0x20000d74
 8006cc0:	20000d70 	.word	0x20000d70
 8006cc4:	20000d5c 	.word	0x20000d5c
 8006cc8:	20000d54 	.word	0x20000d54

08006ccc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006ccc:	b480      	push	{r7}
 8006cce:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006cd0:	4b04      	ldr	r3, [pc, #16]	; (8006ce4 <vTaskSuspendAll+0x18>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	4a03      	ldr	r2, [pc, #12]	; (8006ce4 <vTaskSuspendAll+0x18>)
 8006cd8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006cda:	bf00      	nop
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce2:	4770      	bx	lr
 8006ce4:	20000d78 	.word	0x20000d78

08006ce8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b084      	sub	sp, #16
 8006cec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006cf6:	4b42      	ldr	r3, [pc, #264]	; (8006e00 <xTaskResumeAll+0x118>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d10a      	bne.n	8006d14 <xTaskResumeAll+0x2c>
	__asm volatile
 8006cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d02:	f383 8811 	msr	BASEPRI, r3
 8006d06:	f3bf 8f6f 	isb	sy
 8006d0a:	f3bf 8f4f 	dsb	sy
 8006d0e:	603b      	str	r3, [r7, #0]
}
 8006d10:	bf00      	nop
 8006d12:	e7fe      	b.n	8006d12 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006d14:	f001 fafe 	bl	8008314 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006d18:	4b39      	ldr	r3, [pc, #228]	; (8006e00 <xTaskResumeAll+0x118>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	3b01      	subs	r3, #1
 8006d1e:	4a38      	ldr	r2, [pc, #224]	; (8006e00 <xTaskResumeAll+0x118>)
 8006d20:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d22:	4b37      	ldr	r3, [pc, #220]	; (8006e00 <xTaskResumeAll+0x118>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d162      	bne.n	8006df0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006d2a:	4b36      	ldr	r3, [pc, #216]	; (8006e04 <xTaskResumeAll+0x11c>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d05e      	beq.n	8006df0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d32:	e02f      	b.n	8006d94 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d34:	4b34      	ldr	r3, [pc, #208]	; (8006e08 <xTaskResumeAll+0x120>)
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	68db      	ldr	r3, [r3, #12]
 8006d3a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	3318      	adds	r3, #24
 8006d40:	4618      	mov	r0, r3
 8006d42:	f7fe fddd 	bl	8005900 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	3304      	adds	r3, #4
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f7fe fdd8 	bl	8005900 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d54:	4b2d      	ldr	r3, [pc, #180]	; (8006e0c <xTaskResumeAll+0x124>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d903      	bls.n	8006d64 <xTaskResumeAll+0x7c>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d60:	4a2a      	ldr	r2, [pc, #168]	; (8006e0c <xTaskResumeAll+0x124>)
 8006d62:	6013      	str	r3, [r2, #0]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d68:	4613      	mov	r3, r2
 8006d6a:	009b      	lsls	r3, r3, #2
 8006d6c:	4413      	add	r3, r2
 8006d6e:	009b      	lsls	r3, r3, #2
 8006d70:	4a27      	ldr	r2, [pc, #156]	; (8006e10 <xTaskResumeAll+0x128>)
 8006d72:	441a      	add	r2, r3
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	3304      	adds	r3, #4
 8006d78:	4619      	mov	r1, r3
 8006d7a:	4610      	mov	r0, r2
 8006d7c:	f7fe fd63 	bl	8005846 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d84:	4b23      	ldr	r3, [pc, #140]	; (8006e14 <xTaskResumeAll+0x12c>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	d302      	bcc.n	8006d94 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006d8e:	4b22      	ldr	r3, [pc, #136]	; (8006e18 <xTaskResumeAll+0x130>)
 8006d90:	2201      	movs	r2, #1
 8006d92:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d94:	4b1c      	ldr	r3, [pc, #112]	; (8006e08 <xTaskResumeAll+0x120>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d1cb      	bne.n	8006d34 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d001      	beq.n	8006da6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006da2:	f000 fbf3 	bl	800758c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006da6:	4b1d      	ldr	r3, [pc, #116]	; (8006e1c <xTaskResumeAll+0x134>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d010      	beq.n	8006dd4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006db2:	f000 f847 	bl	8006e44 <xTaskIncrementTick>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d002      	beq.n	8006dc2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006dbc:	4b16      	ldr	r3, [pc, #88]	; (8006e18 <xTaskResumeAll+0x130>)
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	3b01      	subs	r3, #1
 8006dc6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1f1      	bne.n	8006db2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006dce:	4b13      	ldr	r3, [pc, #76]	; (8006e1c <xTaskResumeAll+0x134>)
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006dd4:	4b10      	ldr	r3, [pc, #64]	; (8006e18 <xTaskResumeAll+0x130>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d009      	beq.n	8006df0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006de0:	4b0f      	ldr	r3, [pc, #60]	; (8006e20 <xTaskResumeAll+0x138>)
 8006de2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006de6:	601a      	str	r2, [r3, #0]
 8006de8:	f3bf 8f4f 	dsb	sy
 8006dec:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006df0:	f001 fac0 	bl	8008374 <vPortExitCritical>

	return xAlreadyYielded;
 8006df4:	68bb      	ldr	r3, [r7, #8]
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3710      	adds	r7, #16
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}
 8006dfe:	bf00      	nop
 8006e00:	20000d78 	.word	0x20000d78
 8006e04:	20000d50 	.word	0x20000d50
 8006e08:	20000d10 	.word	0x20000d10
 8006e0c:	20000d58 	.word	0x20000d58
 8006e10:	20000880 	.word	0x20000880
 8006e14:	2000087c 	.word	0x2000087c
 8006e18:	20000d64 	.word	0x20000d64
 8006e1c:	20000d60 	.word	0x20000d60
 8006e20:	e000ed04 	.word	0xe000ed04

08006e24 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006e2a:	4b05      	ldr	r3, [pc, #20]	; (8006e40 <xTaskGetTickCount+0x1c>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006e30:	687b      	ldr	r3, [r7, #4]
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	370c      	adds	r7, #12
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr
 8006e3e:	bf00      	nop
 8006e40:	20000d54 	.word	0x20000d54

08006e44 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b086      	sub	sp, #24
 8006e48:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e4e:	4b4f      	ldr	r3, [pc, #316]	; (8006f8c <xTaskIncrementTick+0x148>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	f040 808f 	bne.w	8006f76 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006e58:	4b4d      	ldr	r3, [pc, #308]	; (8006f90 <xTaskIncrementTick+0x14c>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006e60:	4a4b      	ldr	r2, [pc, #300]	; (8006f90 <xTaskIncrementTick+0x14c>)
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d120      	bne.n	8006eae <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006e6c:	4b49      	ldr	r3, [pc, #292]	; (8006f94 <xTaskIncrementTick+0x150>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d00a      	beq.n	8006e8c <xTaskIncrementTick+0x48>
	__asm volatile
 8006e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e7a:	f383 8811 	msr	BASEPRI, r3
 8006e7e:	f3bf 8f6f 	isb	sy
 8006e82:	f3bf 8f4f 	dsb	sy
 8006e86:	603b      	str	r3, [r7, #0]
}
 8006e88:	bf00      	nop
 8006e8a:	e7fe      	b.n	8006e8a <xTaskIncrementTick+0x46>
 8006e8c:	4b41      	ldr	r3, [pc, #260]	; (8006f94 <xTaskIncrementTick+0x150>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	60fb      	str	r3, [r7, #12]
 8006e92:	4b41      	ldr	r3, [pc, #260]	; (8006f98 <xTaskIncrementTick+0x154>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a3f      	ldr	r2, [pc, #252]	; (8006f94 <xTaskIncrementTick+0x150>)
 8006e98:	6013      	str	r3, [r2, #0]
 8006e9a:	4a3f      	ldr	r2, [pc, #252]	; (8006f98 <xTaskIncrementTick+0x154>)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6013      	str	r3, [r2, #0]
 8006ea0:	4b3e      	ldr	r3, [pc, #248]	; (8006f9c <xTaskIncrementTick+0x158>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	3301      	adds	r3, #1
 8006ea6:	4a3d      	ldr	r2, [pc, #244]	; (8006f9c <xTaskIncrementTick+0x158>)
 8006ea8:	6013      	str	r3, [r2, #0]
 8006eaa:	f000 fb6f 	bl	800758c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006eae:	4b3c      	ldr	r3, [pc, #240]	; (8006fa0 <xTaskIncrementTick+0x15c>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	693a      	ldr	r2, [r7, #16]
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d349      	bcc.n	8006f4c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006eb8:	4b36      	ldr	r3, [pc, #216]	; (8006f94 <xTaskIncrementTick+0x150>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d104      	bne.n	8006ecc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ec2:	4b37      	ldr	r3, [pc, #220]	; (8006fa0 <xTaskIncrementTick+0x15c>)
 8006ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ec8:	601a      	str	r2, [r3, #0]
					break;
 8006eca:	e03f      	b.n	8006f4c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ecc:	4b31      	ldr	r3, [pc, #196]	; (8006f94 <xTaskIncrementTick+0x150>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	68db      	ldr	r3, [r3, #12]
 8006ed4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d203      	bcs.n	8006eec <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006ee4:	4a2e      	ldr	r2, [pc, #184]	; (8006fa0 <xTaskIncrementTick+0x15c>)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006eea:	e02f      	b.n	8006f4c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	3304      	adds	r3, #4
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7fe fd05 	bl	8005900 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d004      	beq.n	8006f08 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	3318      	adds	r3, #24
 8006f02:	4618      	mov	r0, r3
 8006f04:	f7fe fcfc 	bl	8005900 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f0c:	4b25      	ldr	r3, [pc, #148]	; (8006fa4 <xTaskIncrementTick+0x160>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d903      	bls.n	8006f1c <xTaskIncrementTick+0xd8>
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f18:	4a22      	ldr	r2, [pc, #136]	; (8006fa4 <xTaskIncrementTick+0x160>)
 8006f1a:	6013      	str	r3, [r2, #0]
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f20:	4613      	mov	r3, r2
 8006f22:	009b      	lsls	r3, r3, #2
 8006f24:	4413      	add	r3, r2
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	4a1f      	ldr	r2, [pc, #124]	; (8006fa8 <xTaskIncrementTick+0x164>)
 8006f2a:	441a      	add	r2, r3
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	3304      	adds	r3, #4
 8006f30:	4619      	mov	r1, r3
 8006f32:	4610      	mov	r0, r2
 8006f34:	f7fe fc87 	bl	8005846 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f3c:	4b1b      	ldr	r3, [pc, #108]	; (8006fac <xTaskIncrementTick+0x168>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d3b8      	bcc.n	8006eb8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006f46:	2301      	movs	r3, #1
 8006f48:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f4a:	e7b5      	b.n	8006eb8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006f4c:	4b17      	ldr	r3, [pc, #92]	; (8006fac <xTaskIncrementTick+0x168>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f52:	4915      	ldr	r1, [pc, #84]	; (8006fa8 <xTaskIncrementTick+0x164>)
 8006f54:	4613      	mov	r3, r2
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	4413      	add	r3, r2
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	440b      	add	r3, r1
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d901      	bls.n	8006f68 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006f64:	2301      	movs	r3, #1
 8006f66:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006f68:	4b11      	ldr	r3, [pc, #68]	; (8006fb0 <xTaskIncrementTick+0x16c>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d007      	beq.n	8006f80 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006f70:	2301      	movs	r3, #1
 8006f72:	617b      	str	r3, [r7, #20]
 8006f74:	e004      	b.n	8006f80 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006f76:	4b0f      	ldr	r3, [pc, #60]	; (8006fb4 <xTaskIncrementTick+0x170>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	4a0d      	ldr	r2, [pc, #52]	; (8006fb4 <xTaskIncrementTick+0x170>)
 8006f7e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006f80:	697b      	ldr	r3, [r7, #20]
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3718      	adds	r7, #24
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}
 8006f8a:	bf00      	nop
 8006f8c:	20000d78 	.word	0x20000d78
 8006f90:	20000d54 	.word	0x20000d54
 8006f94:	20000d08 	.word	0x20000d08
 8006f98:	20000d0c 	.word	0x20000d0c
 8006f9c:	20000d68 	.word	0x20000d68
 8006fa0:	20000d70 	.word	0x20000d70
 8006fa4:	20000d58 	.word	0x20000d58
 8006fa8:	20000880 	.word	0x20000880
 8006fac:	2000087c 	.word	0x2000087c
 8006fb0:	20000d64 	.word	0x20000d64
 8006fb4:	20000d60 	.word	0x20000d60

08006fb8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b085      	sub	sp, #20
 8006fbc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006fbe:	4b28      	ldr	r3, [pc, #160]	; (8007060 <vTaskSwitchContext+0xa8>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d003      	beq.n	8006fce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006fc6:	4b27      	ldr	r3, [pc, #156]	; (8007064 <vTaskSwitchContext+0xac>)
 8006fc8:	2201      	movs	r2, #1
 8006fca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006fcc:	e041      	b.n	8007052 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8006fce:	4b25      	ldr	r3, [pc, #148]	; (8007064 <vTaskSwitchContext+0xac>)
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fd4:	4b24      	ldr	r3, [pc, #144]	; (8007068 <vTaskSwitchContext+0xb0>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	60fb      	str	r3, [r7, #12]
 8006fda:	e010      	b.n	8006ffe <vTaskSwitchContext+0x46>
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d10a      	bne.n	8006ff8 <vTaskSwitchContext+0x40>
	__asm volatile
 8006fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe6:	f383 8811 	msr	BASEPRI, r3
 8006fea:	f3bf 8f6f 	isb	sy
 8006fee:	f3bf 8f4f 	dsb	sy
 8006ff2:	607b      	str	r3, [r7, #4]
}
 8006ff4:	bf00      	nop
 8006ff6:	e7fe      	b.n	8006ff6 <vTaskSwitchContext+0x3e>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	60fb      	str	r3, [r7, #12]
 8006ffe:	491b      	ldr	r1, [pc, #108]	; (800706c <vTaskSwitchContext+0xb4>)
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	4613      	mov	r3, r2
 8007004:	009b      	lsls	r3, r3, #2
 8007006:	4413      	add	r3, r2
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	440b      	add	r3, r1
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d0e4      	beq.n	8006fdc <vTaskSwitchContext+0x24>
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	4613      	mov	r3, r2
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	4413      	add	r3, r2
 800701a:	009b      	lsls	r3, r3, #2
 800701c:	4a13      	ldr	r2, [pc, #76]	; (800706c <vTaskSwitchContext+0xb4>)
 800701e:	4413      	add	r3, r2
 8007020:	60bb      	str	r3, [r7, #8]
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	685a      	ldr	r2, [r3, #4]
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	605a      	str	r2, [r3, #4]
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	685a      	ldr	r2, [r3, #4]
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	3308      	adds	r3, #8
 8007034:	429a      	cmp	r2, r3
 8007036:	d104      	bne.n	8007042 <vTaskSwitchContext+0x8a>
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	685a      	ldr	r2, [r3, #4]
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	605a      	str	r2, [r3, #4]
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	4a09      	ldr	r2, [pc, #36]	; (8007070 <vTaskSwitchContext+0xb8>)
 800704a:	6013      	str	r3, [r2, #0]
 800704c:	4a06      	ldr	r2, [pc, #24]	; (8007068 <vTaskSwitchContext+0xb0>)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6013      	str	r3, [r2, #0]
}
 8007052:	bf00      	nop
 8007054:	3714      	adds	r7, #20
 8007056:	46bd      	mov	sp, r7
 8007058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705c:	4770      	bx	lr
 800705e:	bf00      	nop
 8007060:	20000d78 	.word	0x20000d78
 8007064:	20000d64 	.word	0x20000d64
 8007068:	20000d58 	.word	0x20000d58
 800706c:	20000880 	.word	0x20000880
 8007070:	2000087c 	.word	0x2000087c

08007074 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d10a      	bne.n	800709a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007088:	f383 8811 	msr	BASEPRI, r3
 800708c:	f3bf 8f6f 	isb	sy
 8007090:	f3bf 8f4f 	dsb	sy
 8007094:	60fb      	str	r3, [r7, #12]
}
 8007096:	bf00      	nop
 8007098:	e7fe      	b.n	8007098 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800709a:	4b07      	ldr	r3, [pc, #28]	; (80070b8 <vTaskPlaceOnEventList+0x44>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	3318      	adds	r3, #24
 80070a0:	4619      	mov	r1, r3
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f7fe fbf3 	bl	800588e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80070a8:	2101      	movs	r1, #1
 80070aa:	6838      	ldr	r0, [r7, #0]
 80070ac:	f000 fc40 	bl	8007930 <prvAddCurrentTaskToDelayedList>
}
 80070b0:	bf00      	nop
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	2000087c 	.word	0x2000087c

080070bc <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b086      	sub	sp, #24
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	60f8      	str	r0, [r7, #12]
 80070c4:	60b9      	str	r1, [r7, #8]
 80070c6:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d10a      	bne.n	80070e4 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 80070ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d2:	f383 8811 	msr	BASEPRI, r3
 80070d6:	f3bf 8f6f 	isb	sy
 80070da:	f3bf 8f4f 	dsb	sy
 80070de:	617b      	str	r3, [r7, #20]
}
 80070e0:	bf00      	nop
 80070e2:	e7fe      	b.n	80070e2 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80070e4:	4b11      	ldr	r3, [pc, #68]	; (800712c <vTaskPlaceOnUnorderedEventList+0x70>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d10a      	bne.n	8007102 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 80070ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f0:	f383 8811 	msr	BASEPRI, r3
 80070f4:	f3bf 8f6f 	isb	sy
 80070f8:	f3bf 8f4f 	dsb	sy
 80070fc:	613b      	str	r3, [r7, #16]
}
 80070fe:	bf00      	nop
 8007100:	e7fe      	b.n	8007100 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8007102:	4b0b      	ldr	r3, [pc, #44]	; (8007130 <vTaskPlaceOnUnorderedEventList+0x74>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	68ba      	ldr	r2, [r7, #8]
 8007108:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800710c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800710e:	4b08      	ldr	r3, [pc, #32]	; (8007130 <vTaskPlaceOnUnorderedEventList+0x74>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	3318      	adds	r3, #24
 8007114:	4619      	mov	r1, r3
 8007116:	68f8      	ldr	r0, [r7, #12]
 8007118:	f7fe fb95 	bl	8005846 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800711c:	2101      	movs	r1, #1
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 fc06 	bl	8007930 <prvAddCurrentTaskToDelayedList>
}
 8007124:	bf00      	nop
 8007126:	3718      	adds	r7, #24
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}
 800712c:	20000d78 	.word	0x20000d78
 8007130:	2000087c 	.word	0x2000087c

08007134 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007134:	b580      	push	{r7, lr}
 8007136:	b086      	sub	sp, #24
 8007138:	af00      	add	r7, sp, #0
 800713a:	60f8      	str	r0, [r7, #12]
 800713c:	60b9      	str	r1, [r7, #8]
 800713e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10a      	bne.n	800715c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800714a:	f383 8811 	msr	BASEPRI, r3
 800714e:	f3bf 8f6f 	isb	sy
 8007152:	f3bf 8f4f 	dsb	sy
 8007156:	617b      	str	r3, [r7, #20]
}
 8007158:	bf00      	nop
 800715a:	e7fe      	b.n	800715a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800715c:	4b0a      	ldr	r3, [pc, #40]	; (8007188 <vTaskPlaceOnEventListRestricted+0x54>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	3318      	adds	r3, #24
 8007162:	4619      	mov	r1, r3
 8007164:	68f8      	ldr	r0, [r7, #12]
 8007166:	f7fe fb6e 	bl	8005846 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d002      	beq.n	8007176 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007170:	f04f 33ff 	mov.w	r3, #4294967295
 8007174:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007176:	6879      	ldr	r1, [r7, #4]
 8007178:	68b8      	ldr	r0, [r7, #8]
 800717a:	f000 fbd9 	bl	8007930 <prvAddCurrentTaskToDelayedList>
	}
 800717e:	bf00      	nop
 8007180:	3718      	adds	r7, #24
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	2000087c 	.word	0x2000087c

0800718c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b086      	sub	sp, #24
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d10a      	bne.n	80071b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80071a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071a6:	f383 8811 	msr	BASEPRI, r3
 80071aa:	f3bf 8f6f 	isb	sy
 80071ae:	f3bf 8f4f 	dsb	sy
 80071b2:	60fb      	str	r3, [r7, #12]
}
 80071b4:	bf00      	nop
 80071b6:	e7fe      	b.n	80071b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	3318      	adds	r3, #24
 80071bc:	4618      	mov	r0, r3
 80071be:	f7fe fb9f 	bl	8005900 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071c2:	4b1e      	ldr	r3, [pc, #120]	; (800723c <xTaskRemoveFromEventList+0xb0>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d11d      	bne.n	8007206 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	3304      	adds	r3, #4
 80071ce:	4618      	mov	r0, r3
 80071d0:	f7fe fb96 	bl	8005900 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071d8:	4b19      	ldr	r3, [pc, #100]	; (8007240 <xTaskRemoveFromEventList+0xb4>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	429a      	cmp	r2, r3
 80071de:	d903      	bls.n	80071e8 <xTaskRemoveFromEventList+0x5c>
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e4:	4a16      	ldr	r2, [pc, #88]	; (8007240 <xTaskRemoveFromEventList+0xb4>)
 80071e6:	6013      	str	r3, [r2, #0]
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ec:	4613      	mov	r3, r2
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	4413      	add	r3, r2
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	4a13      	ldr	r2, [pc, #76]	; (8007244 <xTaskRemoveFromEventList+0xb8>)
 80071f6:	441a      	add	r2, r3
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	3304      	adds	r3, #4
 80071fc:	4619      	mov	r1, r3
 80071fe:	4610      	mov	r0, r2
 8007200:	f7fe fb21 	bl	8005846 <vListInsertEnd>
 8007204:	e005      	b.n	8007212 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	3318      	adds	r3, #24
 800720a:	4619      	mov	r1, r3
 800720c:	480e      	ldr	r0, [pc, #56]	; (8007248 <xTaskRemoveFromEventList+0xbc>)
 800720e:	f7fe fb1a 	bl	8005846 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007216:	4b0d      	ldr	r3, [pc, #52]	; (800724c <xTaskRemoveFromEventList+0xc0>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800721c:	429a      	cmp	r2, r3
 800721e:	d905      	bls.n	800722c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007220:	2301      	movs	r3, #1
 8007222:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007224:	4b0a      	ldr	r3, [pc, #40]	; (8007250 <xTaskRemoveFromEventList+0xc4>)
 8007226:	2201      	movs	r2, #1
 8007228:	601a      	str	r2, [r3, #0]
 800722a:	e001      	b.n	8007230 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800722c:	2300      	movs	r3, #0
 800722e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007230:	697b      	ldr	r3, [r7, #20]
}
 8007232:	4618      	mov	r0, r3
 8007234:	3718      	adds	r7, #24
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop
 800723c:	20000d78 	.word	0x20000d78
 8007240:	20000d58 	.word	0x20000d58
 8007244:	20000880 	.word	0x20000880
 8007248:	20000d10 	.word	0x20000d10
 800724c:	2000087c 	.word	0x2000087c
 8007250:	20000d64 	.word	0x20000d64

08007254 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b086      	sub	sp, #24
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800725e:	4b29      	ldr	r3, [pc, #164]	; (8007304 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d10a      	bne.n	800727c <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8007266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800726a:	f383 8811 	msr	BASEPRI, r3
 800726e:	f3bf 8f6f 	isb	sy
 8007272:	f3bf 8f4f 	dsb	sy
 8007276:	613b      	str	r3, [r7, #16]
}
 8007278:	bf00      	nop
 800727a:	e7fe      	b.n	800727a <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d10a      	bne.n	80072a8 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8007292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007296:	f383 8811 	msr	BASEPRI, r3
 800729a:	f3bf 8f6f 	isb	sy
 800729e:	f3bf 8f4f 	dsb	sy
 80072a2:	60fb      	str	r3, [r7, #12]
}
 80072a4:	bf00      	nop
 80072a6:	e7fe      	b.n	80072a6 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f7fe fb29 	bl	8005900 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	3304      	adds	r3, #4
 80072b2:	4618      	mov	r0, r3
 80072b4:	f7fe fb24 	bl	8005900 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072bc:	4b12      	ldr	r3, [pc, #72]	; (8007308 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d903      	bls.n	80072cc <vTaskRemoveFromUnorderedEventList+0x78>
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c8:	4a0f      	ldr	r2, [pc, #60]	; (8007308 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80072ca:	6013      	str	r3, [r2, #0]
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072d0:	4613      	mov	r3, r2
 80072d2:	009b      	lsls	r3, r3, #2
 80072d4:	4413      	add	r3, r2
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	4a0c      	ldr	r2, [pc, #48]	; (800730c <vTaskRemoveFromUnorderedEventList+0xb8>)
 80072da:	441a      	add	r2, r3
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	3304      	adds	r3, #4
 80072e0:	4619      	mov	r1, r3
 80072e2:	4610      	mov	r0, r2
 80072e4:	f7fe faaf 	bl	8005846 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072ec:	4b08      	ldr	r3, [pc, #32]	; (8007310 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d902      	bls.n	80072fc <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80072f6:	4b07      	ldr	r3, [pc, #28]	; (8007314 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80072f8:	2201      	movs	r2, #1
 80072fa:	601a      	str	r2, [r3, #0]
	}
}
 80072fc:	bf00      	nop
 80072fe:	3718      	adds	r7, #24
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}
 8007304:	20000d78 	.word	0x20000d78
 8007308:	20000d58 	.word	0x20000d58
 800730c:	20000880 	.word	0x20000880
 8007310:	2000087c 	.word	0x2000087c
 8007314:	20000d64 	.word	0x20000d64

08007318 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007320:	4b06      	ldr	r3, [pc, #24]	; (800733c <vTaskInternalSetTimeOutState+0x24>)
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007328:	4b05      	ldr	r3, [pc, #20]	; (8007340 <vTaskInternalSetTimeOutState+0x28>)
 800732a:	681a      	ldr	r2, [r3, #0]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	605a      	str	r2, [r3, #4]
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr
 800733c:	20000d68 	.word	0x20000d68
 8007340:	20000d54 	.word	0x20000d54

08007344 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b088      	sub	sp, #32
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d10a      	bne.n	800736a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007358:	f383 8811 	msr	BASEPRI, r3
 800735c:	f3bf 8f6f 	isb	sy
 8007360:	f3bf 8f4f 	dsb	sy
 8007364:	613b      	str	r3, [r7, #16]
}
 8007366:	bf00      	nop
 8007368:	e7fe      	b.n	8007368 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d10a      	bne.n	8007386 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007374:	f383 8811 	msr	BASEPRI, r3
 8007378:	f3bf 8f6f 	isb	sy
 800737c:	f3bf 8f4f 	dsb	sy
 8007380:	60fb      	str	r3, [r7, #12]
}
 8007382:	bf00      	nop
 8007384:	e7fe      	b.n	8007384 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007386:	f000 ffc5 	bl	8008314 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800738a:	4b1d      	ldr	r3, [pc, #116]	; (8007400 <xTaskCheckForTimeOut+0xbc>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	69ba      	ldr	r2, [r7, #24]
 8007396:	1ad3      	subs	r3, r2, r3
 8007398:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073a2:	d102      	bne.n	80073aa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80073a4:	2300      	movs	r3, #0
 80073a6:	61fb      	str	r3, [r7, #28]
 80073a8:	e023      	b.n	80073f2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	4b15      	ldr	r3, [pc, #84]	; (8007404 <xTaskCheckForTimeOut+0xc0>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d007      	beq.n	80073c6 <xTaskCheckForTimeOut+0x82>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	69ba      	ldr	r2, [r7, #24]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d302      	bcc.n	80073c6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80073c0:	2301      	movs	r3, #1
 80073c2:	61fb      	str	r3, [r7, #28]
 80073c4:	e015      	b.n	80073f2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	697a      	ldr	r2, [r7, #20]
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d20b      	bcs.n	80073e8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	681a      	ldr	r2, [r3, #0]
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	1ad2      	subs	r2, r2, r3
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f7ff ff9b 	bl	8007318 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80073e2:	2300      	movs	r3, #0
 80073e4:	61fb      	str	r3, [r7, #28]
 80073e6:	e004      	b.n	80073f2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	2200      	movs	r2, #0
 80073ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80073ee:	2301      	movs	r3, #1
 80073f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80073f2:	f000 ffbf 	bl	8008374 <vPortExitCritical>

	return xReturn;
 80073f6:	69fb      	ldr	r3, [r7, #28]
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3720      	adds	r7, #32
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}
 8007400:	20000d54 	.word	0x20000d54
 8007404:	20000d68 	.word	0x20000d68

08007408 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007408:	b480      	push	{r7}
 800740a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800740c:	4b03      	ldr	r3, [pc, #12]	; (800741c <vTaskMissedYield+0x14>)
 800740e:	2201      	movs	r2, #1
 8007410:	601a      	str	r2, [r3, #0]
}
 8007412:	bf00      	nop
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr
 800741c:	20000d64 	.word	0x20000d64

08007420 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b082      	sub	sp, #8
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007428:	f000 f852 	bl	80074d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800742c:	4b06      	ldr	r3, [pc, #24]	; (8007448 <prvIdleTask+0x28>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	2b01      	cmp	r3, #1
 8007432:	d9f9      	bls.n	8007428 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007434:	4b05      	ldr	r3, [pc, #20]	; (800744c <prvIdleTask+0x2c>)
 8007436:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800743a:	601a      	str	r2, [r3, #0]
 800743c:	f3bf 8f4f 	dsb	sy
 8007440:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007444:	e7f0      	b.n	8007428 <prvIdleTask+0x8>
 8007446:	bf00      	nop
 8007448:	20000880 	.word	0x20000880
 800744c:	e000ed04 	.word	0xe000ed04

08007450 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b082      	sub	sp, #8
 8007454:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007456:	2300      	movs	r3, #0
 8007458:	607b      	str	r3, [r7, #4]
 800745a:	e00c      	b.n	8007476 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	4613      	mov	r3, r2
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	4413      	add	r3, r2
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	4a12      	ldr	r2, [pc, #72]	; (80074b0 <prvInitialiseTaskLists+0x60>)
 8007468:	4413      	add	r3, r2
 800746a:	4618      	mov	r0, r3
 800746c:	f7fe f9be 	bl	80057ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	3301      	adds	r3, #1
 8007474:	607b      	str	r3, [r7, #4]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2b37      	cmp	r3, #55	; 0x37
 800747a:	d9ef      	bls.n	800745c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800747c:	480d      	ldr	r0, [pc, #52]	; (80074b4 <prvInitialiseTaskLists+0x64>)
 800747e:	f7fe f9b5 	bl	80057ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007482:	480d      	ldr	r0, [pc, #52]	; (80074b8 <prvInitialiseTaskLists+0x68>)
 8007484:	f7fe f9b2 	bl	80057ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007488:	480c      	ldr	r0, [pc, #48]	; (80074bc <prvInitialiseTaskLists+0x6c>)
 800748a:	f7fe f9af 	bl	80057ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800748e:	480c      	ldr	r0, [pc, #48]	; (80074c0 <prvInitialiseTaskLists+0x70>)
 8007490:	f7fe f9ac 	bl	80057ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007494:	480b      	ldr	r0, [pc, #44]	; (80074c4 <prvInitialiseTaskLists+0x74>)
 8007496:	f7fe f9a9 	bl	80057ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800749a:	4b0b      	ldr	r3, [pc, #44]	; (80074c8 <prvInitialiseTaskLists+0x78>)
 800749c:	4a05      	ldr	r2, [pc, #20]	; (80074b4 <prvInitialiseTaskLists+0x64>)
 800749e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80074a0:	4b0a      	ldr	r3, [pc, #40]	; (80074cc <prvInitialiseTaskLists+0x7c>)
 80074a2:	4a05      	ldr	r2, [pc, #20]	; (80074b8 <prvInitialiseTaskLists+0x68>)
 80074a4:	601a      	str	r2, [r3, #0]
}
 80074a6:	bf00      	nop
 80074a8:	3708      	adds	r7, #8
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	20000880 	.word	0x20000880
 80074b4:	20000ce0 	.word	0x20000ce0
 80074b8:	20000cf4 	.word	0x20000cf4
 80074bc:	20000d10 	.word	0x20000d10
 80074c0:	20000d24 	.word	0x20000d24
 80074c4:	20000d3c 	.word	0x20000d3c
 80074c8:	20000d08 	.word	0x20000d08
 80074cc:	20000d0c 	.word	0x20000d0c

080074d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80074d6:	e019      	b.n	800750c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80074d8:	f000 ff1c 	bl	8008314 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074dc:	4b10      	ldr	r3, [pc, #64]	; (8007520 <prvCheckTasksWaitingTermination+0x50>)
 80074de:	68db      	ldr	r3, [r3, #12]
 80074e0:	68db      	ldr	r3, [r3, #12]
 80074e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	3304      	adds	r3, #4
 80074e8:	4618      	mov	r0, r3
 80074ea:	f7fe fa09 	bl	8005900 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80074ee:	4b0d      	ldr	r3, [pc, #52]	; (8007524 <prvCheckTasksWaitingTermination+0x54>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	3b01      	subs	r3, #1
 80074f4:	4a0b      	ldr	r2, [pc, #44]	; (8007524 <prvCheckTasksWaitingTermination+0x54>)
 80074f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80074f8:	4b0b      	ldr	r3, [pc, #44]	; (8007528 <prvCheckTasksWaitingTermination+0x58>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	3b01      	subs	r3, #1
 80074fe:	4a0a      	ldr	r2, [pc, #40]	; (8007528 <prvCheckTasksWaitingTermination+0x58>)
 8007500:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007502:	f000 ff37 	bl	8008374 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 f810 	bl	800752c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800750c:	4b06      	ldr	r3, [pc, #24]	; (8007528 <prvCheckTasksWaitingTermination+0x58>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d1e1      	bne.n	80074d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007514:	bf00      	nop
 8007516:	bf00      	nop
 8007518:	3708      	adds	r7, #8
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}
 800751e:	bf00      	nop
 8007520:	20000d24 	.word	0x20000d24
 8007524:	20000d50 	.word	0x20000d50
 8007528:	20000d38 	.word	0x20000d38

0800752c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800753a:	2b00      	cmp	r3, #0
 800753c:	d108      	bne.n	8007550 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007542:	4618      	mov	r0, r3
 8007544:	f001 f8d4 	bl	80086f0 <vPortFree>
				vPortFree( pxTCB );
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f001 f8d1 	bl	80086f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800754e:	e018      	b.n	8007582 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007556:	2b01      	cmp	r3, #1
 8007558:	d103      	bne.n	8007562 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f001 f8c8 	bl	80086f0 <vPortFree>
	}
 8007560:	e00f      	b.n	8007582 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007568:	2b02      	cmp	r3, #2
 800756a:	d00a      	beq.n	8007582 <prvDeleteTCB+0x56>
	__asm volatile
 800756c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007570:	f383 8811 	msr	BASEPRI, r3
 8007574:	f3bf 8f6f 	isb	sy
 8007578:	f3bf 8f4f 	dsb	sy
 800757c:	60fb      	str	r3, [r7, #12]
}
 800757e:	bf00      	nop
 8007580:	e7fe      	b.n	8007580 <prvDeleteTCB+0x54>
	}
 8007582:	bf00      	nop
 8007584:	3710      	adds	r7, #16
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
	...

0800758c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007592:	4b0c      	ldr	r3, [pc, #48]	; (80075c4 <prvResetNextTaskUnblockTime+0x38>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d104      	bne.n	80075a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800759c:	4b0a      	ldr	r3, [pc, #40]	; (80075c8 <prvResetNextTaskUnblockTime+0x3c>)
 800759e:	f04f 32ff 	mov.w	r2, #4294967295
 80075a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80075a4:	e008      	b.n	80075b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075a6:	4b07      	ldr	r3, [pc, #28]	; (80075c4 <prvResetNextTaskUnblockTime+0x38>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	4a04      	ldr	r2, [pc, #16]	; (80075c8 <prvResetNextTaskUnblockTime+0x3c>)
 80075b6:	6013      	str	r3, [r2, #0]
}
 80075b8:	bf00      	nop
 80075ba:	370c      	adds	r7, #12
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr
 80075c4:	20000d08 	.word	0x20000d08
 80075c8:	20000d70 	.word	0x20000d70

080075cc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80075d2:	4b05      	ldr	r3, [pc, #20]	; (80075e8 <xTaskGetCurrentTaskHandle+0x1c>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	607b      	str	r3, [r7, #4]

		return xReturn;
 80075d8:	687b      	ldr	r3, [r7, #4]
	}
 80075da:	4618      	mov	r0, r3
 80075dc:	370c      	adds	r7, #12
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr
 80075e6:	bf00      	nop
 80075e8:	2000087c 	.word	0x2000087c

080075ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80075f2:	4b0b      	ldr	r3, [pc, #44]	; (8007620 <xTaskGetSchedulerState+0x34>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d102      	bne.n	8007600 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80075fa:	2301      	movs	r3, #1
 80075fc:	607b      	str	r3, [r7, #4]
 80075fe:	e008      	b.n	8007612 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007600:	4b08      	ldr	r3, [pc, #32]	; (8007624 <xTaskGetSchedulerState+0x38>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d102      	bne.n	800760e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007608:	2302      	movs	r3, #2
 800760a:	607b      	str	r3, [r7, #4]
 800760c:	e001      	b.n	8007612 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800760e:	2300      	movs	r3, #0
 8007610:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007612:	687b      	ldr	r3, [r7, #4]
	}
 8007614:	4618      	mov	r0, r3
 8007616:	370c      	adds	r7, #12
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr
 8007620:	20000d5c 	.word	0x20000d5c
 8007624:	20000d78 	.word	0x20000d78

08007628 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007634:	2300      	movs	r3, #0
 8007636:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d051      	beq.n	80076e2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007642:	4b2a      	ldr	r3, [pc, #168]	; (80076ec <xTaskPriorityInherit+0xc4>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007648:	429a      	cmp	r2, r3
 800764a:	d241      	bcs.n	80076d0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	699b      	ldr	r3, [r3, #24]
 8007650:	2b00      	cmp	r3, #0
 8007652:	db06      	blt.n	8007662 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007654:	4b25      	ldr	r3, [pc, #148]	; (80076ec <xTaskPriorityInherit+0xc4>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800765a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	6959      	ldr	r1, [r3, #20]
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800766a:	4613      	mov	r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	4413      	add	r3, r2
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	4a1f      	ldr	r2, [pc, #124]	; (80076f0 <xTaskPriorityInherit+0xc8>)
 8007674:	4413      	add	r3, r2
 8007676:	4299      	cmp	r1, r3
 8007678:	d122      	bne.n	80076c0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	3304      	adds	r3, #4
 800767e:	4618      	mov	r0, r3
 8007680:	f7fe f93e 	bl	8005900 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007684:	4b19      	ldr	r3, [pc, #100]	; (80076ec <xTaskPriorityInherit+0xc4>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007692:	4b18      	ldr	r3, [pc, #96]	; (80076f4 <xTaskPriorityInherit+0xcc>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	429a      	cmp	r2, r3
 8007698:	d903      	bls.n	80076a2 <xTaskPriorityInherit+0x7a>
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800769e:	4a15      	ldr	r2, [pc, #84]	; (80076f4 <xTaskPriorityInherit+0xcc>)
 80076a0:	6013      	str	r3, [r2, #0]
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076a6:	4613      	mov	r3, r2
 80076a8:	009b      	lsls	r3, r3, #2
 80076aa:	4413      	add	r3, r2
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	4a10      	ldr	r2, [pc, #64]	; (80076f0 <xTaskPriorityInherit+0xc8>)
 80076b0:	441a      	add	r2, r3
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	3304      	adds	r3, #4
 80076b6:	4619      	mov	r1, r3
 80076b8:	4610      	mov	r0, r2
 80076ba:	f7fe f8c4 	bl	8005846 <vListInsertEnd>
 80076be:	e004      	b.n	80076ca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80076c0:	4b0a      	ldr	r3, [pc, #40]	; (80076ec <xTaskPriorityInherit+0xc4>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80076ca:	2301      	movs	r3, #1
 80076cc:	60fb      	str	r3, [r7, #12]
 80076ce:	e008      	b.n	80076e2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80076d4:	4b05      	ldr	r3, [pc, #20]	; (80076ec <xTaskPriorityInherit+0xc4>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076da:	429a      	cmp	r2, r3
 80076dc:	d201      	bcs.n	80076e2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80076de:	2301      	movs	r3, #1
 80076e0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80076e2:	68fb      	ldr	r3, [r7, #12]
	}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3710      	adds	r7, #16
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}
 80076ec:	2000087c 	.word	0x2000087c
 80076f0:	20000880 	.word	0x20000880
 80076f4:	20000d58 	.word	0x20000d58

080076f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b086      	sub	sp, #24
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007704:	2300      	movs	r3, #0
 8007706:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d056      	beq.n	80077bc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800770e:	4b2e      	ldr	r3, [pc, #184]	; (80077c8 <xTaskPriorityDisinherit+0xd0>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	429a      	cmp	r2, r3
 8007716:	d00a      	beq.n	800772e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800771c:	f383 8811 	msr	BASEPRI, r3
 8007720:	f3bf 8f6f 	isb	sy
 8007724:	f3bf 8f4f 	dsb	sy
 8007728:	60fb      	str	r3, [r7, #12]
}
 800772a:	bf00      	nop
 800772c:	e7fe      	b.n	800772c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007732:	2b00      	cmp	r3, #0
 8007734:	d10a      	bne.n	800774c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800773a:	f383 8811 	msr	BASEPRI, r3
 800773e:	f3bf 8f6f 	isb	sy
 8007742:	f3bf 8f4f 	dsb	sy
 8007746:	60bb      	str	r3, [r7, #8]
}
 8007748:	bf00      	nop
 800774a:	e7fe      	b.n	800774a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007750:	1e5a      	subs	r2, r3, #1
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800775e:	429a      	cmp	r2, r3
 8007760:	d02c      	beq.n	80077bc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007766:	2b00      	cmp	r3, #0
 8007768:	d128      	bne.n	80077bc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	3304      	adds	r3, #4
 800776e:	4618      	mov	r0, r3
 8007770:	f7fe f8c6 	bl	8005900 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007780:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007784:	693b      	ldr	r3, [r7, #16]
 8007786:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800778c:	4b0f      	ldr	r3, [pc, #60]	; (80077cc <xTaskPriorityDisinherit+0xd4>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	429a      	cmp	r2, r3
 8007792:	d903      	bls.n	800779c <xTaskPriorityDisinherit+0xa4>
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007798:	4a0c      	ldr	r2, [pc, #48]	; (80077cc <xTaskPriorityDisinherit+0xd4>)
 800779a:	6013      	str	r3, [r2, #0]
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077a0:	4613      	mov	r3, r2
 80077a2:	009b      	lsls	r3, r3, #2
 80077a4:	4413      	add	r3, r2
 80077a6:	009b      	lsls	r3, r3, #2
 80077a8:	4a09      	ldr	r2, [pc, #36]	; (80077d0 <xTaskPriorityDisinherit+0xd8>)
 80077aa:	441a      	add	r2, r3
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	3304      	adds	r3, #4
 80077b0:	4619      	mov	r1, r3
 80077b2:	4610      	mov	r0, r2
 80077b4:	f7fe f847 	bl	8005846 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80077b8:	2301      	movs	r3, #1
 80077ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80077bc:	697b      	ldr	r3, [r7, #20]
	}
 80077be:	4618      	mov	r0, r3
 80077c0:	3718      	adds	r7, #24
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	2000087c 	.word	0x2000087c
 80077cc:	20000d58 	.word	0x20000d58
 80077d0:	20000880 	.word	0x20000880

080077d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b088      	sub	sp, #32
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80077e2:	2301      	movs	r3, #1
 80077e4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d06a      	beq.n	80078c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d10a      	bne.n	800780a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80077f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f8:	f383 8811 	msr	BASEPRI, r3
 80077fc:	f3bf 8f6f 	isb	sy
 8007800:	f3bf 8f4f 	dsb	sy
 8007804:	60fb      	str	r3, [r7, #12]
}
 8007806:	bf00      	nop
 8007808:	e7fe      	b.n	8007808 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800780a:	69bb      	ldr	r3, [r7, #24]
 800780c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800780e:	683a      	ldr	r2, [r7, #0]
 8007810:	429a      	cmp	r2, r3
 8007812:	d902      	bls.n	800781a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	61fb      	str	r3, [r7, #28]
 8007818:	e002      	b.n	8007820 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800781e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007820:	69bb      	ldr	r3, [r7, #24]
 8007822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007824:	69fa      	ldr	r2, [r7, #28]
 8007826:	429a      	cmp	r2, r3
 8007828:	d04b      	beq.n	80078c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800782a:	69bb      	ldr	r3, [r7, #24]
 800782c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800782e:	697a      	ldr	r2, [r7, #20]
 8007830:	429a      	cmp	r2, r3
 8007832:	d146      	bne.n	80078c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007834:	4b25      	ldr	r3, [pc, #148]	; (80078cc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	69ba      	ldr	r2, [r7, #24]
 800783a:	429a      	cmp	r2, r3
 800783c:	d10a      	bne.n	8007854 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800783e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007842:	f383 8811 	msr	BASEPRI, r3
 8007846:	f3bf 8f6f 	isb	sy
 800784a:	f3bf 8f4f 	dsb	sy
 800784e:	60bb      	str	r3, [r7, #8]
}
 8007850:	bf00      	nop
 8007852:	e7fe      	b.n	8007852 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007854:	69bb      	ldr	r3, [r7, #24]
 8007856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007858:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800785a:	69bb      	ldr	r3, [r7, #24]
 800785c:	69fa      	ldr	r2, [r7, #28]
 800785e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007860:	69bb      	ldr	r3, [r7, #24]
 8007862:	699b      	ldr	r3, [r3, #24]
 8007864:	2b00      	cmp	r3, #0
 8007866:	db04      	blt.n	8007872 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007872:	69bb      	ldr	r3, [r7, #24]
 8007874:	6959      	ldr	r1, [r3, #20]
 8007876:	693a      	ldr	r2, [r7, #16]
 8007878:	4613      	mov	r3, r2
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	4413      	add	r3, r2
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	4a13      	ldr	r2, [pc, #76]	; (80078d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007882:	4413      	add	r3, r2
 8007884:	4299      	cmp	r1, r3
 8007886:	d11c      	bne.n	80078c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007888:	69bb      	ldr	r3, [r7, #24]
 800788a:	3304      	adds	r3, #4
 800788c:	4618      	mov	r0, r3
 800788e:	f7fe f837 	bl	8005900 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007892:	69bb      	ldr	r3, [r7, #24]
 8007894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007896:	4b0f      	ldr	r3, [pc, #60]	; (80078d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	429a      	cmp	r2, r3
 800789c:	d903      	bls.n	80078a6 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800789e:	69bb      	ldr	r3, [r7, #24]
 80078a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a2:	4a0c      	ldr	r2, [pc, #48]	; (80078d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80078a4:	6013      	str	r3, [r2, #0]
 80078a6:	69bb      	ldr	r3, [r7, #24]
 80078a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078aa:	4613      	mov	r3, r2
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	4413      	add	r3, r2
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	4a07      	ldr	r2, [pc, #28]	; (80078d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80078b4:	441a      	add	r2, r3
 80078b6:	69bb      	ldr	r3, [r7, #24]
 80078b8:	3304      	adds	r3, #4
 80078ba:	4619      	mov	r1, r3
 80078bc:	4610      	mov	r0, r2
 80078be:	f7fd ffc2 	bl	8005846 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80078c2:	bf00      	nop
 80078c4:	3720      	adds	r7, #32
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}
 80078ca:	bf00      	nop
 80078cc:	2000087c 	.word	0x2000087c
 80078d0:	20000880 	.word	0x20000880
 80078d4:	20000d58 	.word	0x20000d58

080078d8 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80078d8:	b480      	push	{r7}
 80078da:	b083      	sub	sp, #12
 80078dc:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80078de:	4b09      	ldr	r3, [pc, #36]	; (8007904 <uxTaskResetEventItemValue+0x2c>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	699b      	ldr	r3, [r3, #24]
 80078e4:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078e6:	4b07      	ldr	r3, [pc, #28]	; (8007904 <uxTaskResetEventItemValue+0x2c>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078ec:	4b05      	ldr	r3, [pc, #20]	; (8007904 <uxTaskResetEventItemValue+0x2c>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 80078f4:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80078f6:	687b      	ldr	r3, [r7, #4]
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	370c      	adds	r7, #12
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr
 8007904:	2000087c 	.word	0x2000087c

08007908 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007908:	b480      	push	{r7}
 800790a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800790c:	4b07      	ldr	r3, [pc, #28]	; (800792c <pvTaskIncrementMutexHeldCount+0x24>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d004      	beq.n	800791e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007914:	4b05      	ldr	r3, [pc, #20]	; (800792c <pvTaskIncrementMutexHeldCount+0x24>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800791a:	3201      	adds	r2, #1
 800791c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800791e:	4b03      	ldr	r3, [pc, #12]	; (800792c <pvTaskIncrementMutexHeldCount+0x24>)
 8007920:	681b      	ldr	r3, [r3, #0]
	}
 8007922:	4618      	mov	r0, r3
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr
 800792c:	2000087c 	.word	0x2000087c

08007930 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b084      	sub	sp, #16
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800793a:	4b21      	ldr	r3, [pc, #132]	; (80079c0 <prvAddCurrentTaskToDelayedList+0x90>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007940:	4b20      	ldr	r3, [pc, #128]	; (80079c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	3304      	adds	r3, #4
 8007946:	4618      	mov	r0, r3
 8007948:	f7fd ffda 	bl	8005900 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007952:	d10a      	bne.n	800796a <prvAddCurrentTaskToDelayedList+0x3a>
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d007      	beq.n	800796a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800795a:	4b1a      	ldr	r3, [pc, #104]	; (80079c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	3304      	adds	r3, #4
 8007960:	4619      	mov	r1, r3
 8007962:	4819      	ldr	r0, [pc, #100]	; (80079c8 <prvAddCurrentTaskToDelayedList+0x98>)
 8007964:	f7fd ff6f 	bl	8005846 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007968:	e026      	b.n	80079b8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800796a:	68fa      	ldr	r2, [r7, #12]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	4413      	add	r3, r2
 8007970:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007972:	4b14      	ldr	r3, [pc, #80]	; (80079c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	68ba      	ldr	r2, [r7, #8]
 8007978:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800797a:	68ba      	ldr	r2, [r7, #8]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	429a      	cmp	r2, r3
 8007980:	d209      	bcs.n	8007996 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007982:	4b12      	ldr	r3, [pc, #72]	; (80079cc <prvAddCurrentTaskToDelayedList+0x9c>)
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	4b0f      	ldr	r3, [pc, #60]	; (80079c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	3304      	adds	r3, #4
 800798c:	4619      	mov	r1, r3
 800798e:	4610      	mov	r0, r2
 8007990:	f7fd ff7d 	bl	800588e <vListInsert>
}
 8007994:	e010      	b.n	80079b8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007996:	4b0e      	ldr	r3, [pc, #56]	; (80079d0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007998:	681a      	ldr	r2, [r3, #0]
 800799a:	4b0a      	ldr	r3, [pc, #40]	; (80079c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	3304      	adds	r3, #4
 80079a0:	4619      	mov	r1, r3
 80079a2:	4610      	mov	r0, r2
 80079a4:	f7fd ff73 	bl	800588e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80079a8:	4b0a      	ldr	r3, [pc, #40]	; (80079d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68ba      	ldr	r2, [r7, #8]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d202      	bcs.n	80079b8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80079b2:	4a08      	ldr	r2, [pc, #32]	; (80079d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	6013      	str	r3, [r2, #0]
}
 80079b8:	bf00      	nop
 80079ba:	3710      	adds	r7, #16
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}
 80079c0:	20000d54 	.word	0x20000d54
 80079c4:	2000087c 	.word	0x2000087c
 80079c8:	20000d3c 	.word	0x20000d3c
 80079cc:	20000d0c 	.word	0x20000d0c
 80079d0:	20000d08 	.word	0x20000d08
 80079d4:	20000d70 	.word	0x20000d70

080079d8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b08a      	sub	sp, #40	; 0x28
 80079dc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80079de:	2300      	movs	r3, #0
 80079e0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80079e2:	f000 fb07 	bl	8007ff4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80079e6:	4b1c      	ldr	r3, [pc, #112]	; (8007a58 <xTimerCreateTimerTask+0x80>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d021      	beq.n	8007a32 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80079ee:	2300      	movs	r3, #0
 80079f0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80079f2:	2300      	movs	r3, #0
 80079f4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80079f6:	1d3a      	adds	r2, r7, #4
 80079f8:	f107 0108 	add.w	r1, r7, #8
 80079fc:	f107 030c 	add.w	r3, r7, #12
 8007a00:	4618      	mov	r0, r3
 8007a02:	f7fd fc6d 	bl	80052e0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007a06:	6879      	ldr	r1, [r7, #4]
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	68fa      	ldr	r2, [r7, #12]
 8007a0c:	9202      	str	r2, [sp, #8]
 8007a0e:	9301      	str	r3, [sp, #4]
 8007a10:	2302      	movs	r3, #2
 8007a12:	9300      	str	r3, [sp, #0]
 8007a14:	2300      	movs	r3, #0
 8007a16:	460a      	mov	r2, r1
 8007a18:	4910      	ldr	r1, [pc, #64]	; (8007a5c <xTimerCreateTimerTask+0x84>)
 8007a1a:	4811      	ldr	r0, [pc, #68]	; (8007a60 <xTimerCreateTimerTask+0x88>)
 8007a1c:	f7fe ff1a 	bl	8006854 <xTaskCreateStatic>
 8007a20:	4603      	mov	r3, r0
 8007a22:	4a10      	ldr	r2, [pc, #64]	; (8007a64 <xTimerCreateTimerTask+0x8c>)
 8007a24:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007a26:	4b0f      	ldr	r3, [pc, #60]	; (8007a64 <xTimerCreateTimerTask+0x8c>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d001      	beq.n	8007a32 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d10a      	bne.n	8007a4e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a3c:	f383 8811 	msr	BASEPRI, r3
 8007a40:	f3bf 8f6f 	isb	sy
 8007a44:	f3bf 8f4f 	dsb	sy
 8007a48:	613b      	str	r3, [r7, #16]
}
 8007a4a:	bf00      	nop
 8007a4c:	e7fe      	b.n	8007a4c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007a4e:	697b      	ldr	r3, [r7, #20]
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3718      	adds	r7, #24
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}
 8007a58:	20000dac 	.word	0x20000dac
 8007a5c:	08008a14 	.word	0x08008a14
 8007a60:	08007b9d 	.word	0x08007b9d
 8007a64:	20000db0 	.word	0x20000db0

08007a68 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b08a      	sub	sp, #40	; 0x28
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	60f8      	str	r0, [r7, #12]
 8007a70:	60b9      	str	r1, [r7, #8]
 8007a72:	607a      	str	r2, [r7, #4]
 8007a74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007a76:	2300      	movs	r3, #0
 8007a78:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d10a      	bne.n	8007a96 <xTimerGenericCommand+0x2e>
	__asm volatile
 8007a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a84:	f383 8811 	msr	BASEPRI, r3
 8007a88:	f3bf 8f6f 	isb	sy
 8007a8c:	f3bf 8f4f 	dsb	sy
 8007a90:	623b      	str	r3, [r7, #32]
}
 8007a92:	bf00      	nop
 8007a94:	e7fe      	b.n	8007a94 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007a96:	4b1a      	ldr	r3, [pc, #104]	; (8007b00 <xTimerGenericCommand+0x98>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d02a      	beq.n	8007af4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	2b05      	cmp	r3, #5
 8007aae:	dc18      	bgt.n	8007ae2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007ab0:	f7ff fd9c 	bl	80075ec <xTaskGetSchedulerState>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	2b02      	cmp	r3, #2
 8007ab8:	d109      	bne.n	8007ace <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007aba:	4b11      	ldr	r3, [pc, #68]	; (8007b00 <xTimerGenericCommand+0x98>)
 8007abc:	6818      	ldr	r0, [r3, #0]
 8007abe:	f107 0110 	add.w	r1, r7, #16
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ac6:	f7fe f939 	bl	8005d3c <xQueueGenericSend>
 8007aca:	6278      	str	r0, [r7, #36]	; 0x24
 8007acc:	e012      	b.n	8007af4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007ace:	4b0c      	ldr	r3, [pc, #48]	; (8007b00 <xTimerGenericCommand+0x98>)
 8007ad0:	6818      	ldr	r0, [r3, #0]
 8007ad2:	f107 0110 	add.w	r1, r7, #16
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f7fe f92f 	bl	8005d3c <xQueueGenericSend>
 8007ade:	6278      	str	r0, [r7, #36]	; 0x24
 8007ae0:	e008      	b.n	8007af4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007ae2:	4b07      	ldr	r3, [pc, #28]	; (8007b00 <xTimerGenericCommand+0x98>)
 8007ae4:	6818      	ldr	r0, [r3, #0]
 8007ae6:	f107 0110 	add.w	r1, r7, #16
 8007aea:	2300      	movs	r3, #0
 8007aec:	683a      	ldr	r2, [r7, #0]
 8007aee:	f7fe fa23 	bl	8005f38 <xQueueGenericSendFromISR>
 8007af2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3728      	adds	r7, #40	; 0x28
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	20000dac 	.word	0x20000dac

08007b04 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b088      	sub	sp, #32
 8007b08:	af02      	add	r7, sp, #8
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b0e:	4b22      	ldr	r3, [pc, #136]	; (8007b98 <prvProcessExpiredTimer+0x94>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	68db      	ldr	r3, [r3, #12]
 8007b14:	68db      	ldr	r3, [r3, #12]
 8007b16:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	3304      	adds	r3, #4
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f7fd feef 	bl	8005900 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b28:	f003 0304 	and.w	r3, r3, #4
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d022      	beq.n	8007b76 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	699a      	ldr	r2, [r3, #24]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	18d1      	adds	r1, r2, r3
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	683a      	ldr	r2, [r7, #0]
 8007b3c:	6978      	ldr	r0, [r7, #20]
 8007b3e:	f000 f8d1 	bl	8007ce4 <prvInsertTimerInActiveList>
 8007b42:	4603      	mov	r3, r0
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d01f      	beq.n	8007b88 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007b48:	2300      	movs	r3, #0
 8007b4a:	9300      	str	r3, [sp, #0]
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	2100      	movs	r1, #0
 8007b52:	6978      	ldr	r0, [r7, #20]
 8007b54:	f7ff ff88 	bl	8007a68 <xTimerGenericCommand>
 8007b58:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d113      	bne.n	8007b88 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b64:	f383 8811 	msr	BASEPRI, r3
 8007b68:	f3bf 8f6f 	isb	sy
 8007b6c:	f3bf 8f4f 	dsb	sy
 8007b70:	60fb      	str	r3, [r7, #12]
}
 8007b72:	bf00      	nop
 8007b74:	e7fe      	b.n	8007b74 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b7c:	f023 0301 	bic.w	r3, r3, #1
 8007b80:	b2da      	uxtb	r2, r3
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	6a1b      	ldr	r3, [r3, #32]
 8007b8c:	6978      	ldr	r0, [r7, #20]
 8007b8e:	4798      	blx	r3
}
 8007b90:	bf00      	nop
 8007b92:	3718      	adds	r7, #24
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}
 8007b98:	20000da4 	.word	0x20000da4

08007b9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b084      	sub	sp, #16
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007ba4:	f107 0308 	add.w	r3, r7, #8
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f000 f857 	bl	8007c5c <prvGetNextExpireTime>
 8007bae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	68f8      	ldr	r0, [r7, #12]
 8007bb6:	f000 f803 	bl	8007bc0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007bba:	f000 f8d5 	bl	8007d68 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007bbe:	e7f1      	b.n	8007ba4 <prvTimerTask+0x8>

08007bc0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b084      	sub	sp, #16
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007bca:	f7ff f87f 	bl	8006ccc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007bce:	f107 0308 	add.w	r3, r7, #8
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f000 f866 	bl	8007ca4 <prvSampleTimeNow>
 8007bd8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d130      	bne.n	8007c42 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d10a      	bne.n	8007bfc <prvProcessTimerOrBlockTask+0x3c>
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	429a      	cmp	r2, r3
 8007bec:	d806      	bhi.n	8007bfc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007bee:	f7ff f87b 	bl	8006ce8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007bf2:	68f9      	ldr	r1, [r7, #12]
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f7ff ff85 	bl	8007b04 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007bfa:	e024      	b.n	8007c46 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d008      	beq.n	8007c14 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007c02:	4b13      	ldr	r3, [pc, #76]	; (8007c50 <prvProcessTimerOrBlockTask+0x90>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d101      	bne.n	8007c10 <prvProcessTimerOrBlockTask+0x50>
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e000      	b.n	8007c12 <prvProcessTimerOrBlockTask+0x52>
 8007c10:	2300      	movs	r3, #0
 8007c12:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007c14:	4b0f      	ldr	r3, [pc, #60]	; (8007c54 <prvProcessTimerOrBlockTask+0x94>)
 8007c16:	6818      	ldr	r0, [r3, #0]
 8007c18:	687a      	ldr	r2, [r7, #4]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	1ad3      	subs	r3, r2, r3
 8007c1e:	683a      	ldr	r2, [r7, #0]
 8007c20:	4619      	mov	r1, r3
 8007c22:	f7fe fde3 	bl	80067ec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007c26:	f7ff f85f 	bl	8006ce8 <xTaskResumeAll>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d10a      	bne.n	8007c46 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007c30:	4b09      	ldr	r3, [pc, #36]	; (8007c58 <prvProcessTimerOrBlockTask+0x98>)
 8007c32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c36:	601a      	str	r2, [r3, #0]
 8007c38:	f3bf 8f4f 	dsb	sy
 8007c3c:	f3bf 8f6f 	isb	sy
}
 8007c40:	e001      	b.n	8007c46 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007c42:	f7ff f851 	bl	8006ce8 <xTaskResumeAll>
}
 8007c46:	bf00      	nop
 8007c48:	3710      	adds	r7, #16
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	bf00      	nop
 8007c50:	20000da8 	.word	0x20000da8
 8007c54:	20000dac 	.word	0x20000dac
 8007c58:	e000ed04 	.word	0xe000ed04

08007c5c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b085      	sub	sp, #20
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007c64:	4b0e      	ldr	r3, [pc, #56]	; (8007ca0 <prvGetNextExpireTime+0x44>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d101      	bne.n	8007c72 <prvGetNextExpireTime+0x16>
 8007c6e:	2201      	movs	r2, #1
 8007c70:	e000      	b.n	8007c74 <prvGetNextExpireTime+0x18>
 8007c72:	2200      	movs	r2, #0
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d105      	bne.n	8007c8c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c80:	4b07      	ldr	r3, [pc, #28]	; (8007ca0 <prvGetNextExpireTime+0x44>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	60fb      	str	r3, [r7, #12]
 8007c8a:	e001      	b.n	8007c90 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007c90:	68fb      	ldr	r3, [r7, #12]
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3714      	adds	r7, #20
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr
 8007c9e:	bf00      	nop
 8007ca0:	20000da4 	.word	0x20000da4

08007ca4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007cac:	f7ff f8ba 	bl	8006e24 <xTaskGetTickCount>
 8007cb0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007cb2:	4b0b      	ldr	r3, [pc, #44]	; (8007ce0 <prvSampleTimeNow+0x3c>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d205      	bcs.n	8007cc8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007cbc:	f000 f936 	bl	8007f2c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	601a      	str	r2, [r3, #0]
 8007cc6:	e002      	b.n	8007cce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007cce:	4a04      	ldr	r2, [pc, #16]	; (8007ce0 <prvSampleTimeNow+0x3c>)
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3710      	adds	r7, #16
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	20000db4 	.word	0x20000db4

08007ce4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b086      	sub	sp, #24
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	60f8      	str	r0, [r7, #12]
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	607a      	str	r2, [r7, #4]
 8007cf0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	68ba      	ldr	r2, [r7, #8]
 8007cfa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	68fa      	ldr	r2, [r7, #12]
 8007d00:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007d02:	68ba      	ldr	r2, [r7, #8]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d812      	bhi.n	8007d30 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	1ad2      	subs	r2, r2, r3
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	699b      	ldr	r3, [r3, #24]
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d302      	bcc.n	8007d1e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	617b      	str	r3, [r7, #20]
 8007d1c:	e01b      	b.n	8007d56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007d1e:	4b10      	ldr	r3, [pc, #64]	; (8007d60 <prvInsertTimerInActiveList+0x7c>)
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	3304      	adds	r3, #4
 8007d26:	4619      	mov	r1, r3
 8007d28:	4610      	mov	r0, r2
 8007d2a:	f7fd fdb0 	bl	800588e <vListInsert>
 8007d2e:	e012      	b.n	8007d56 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d206      	bcs.n	8007d46 <prvInsertTimerInActiveList+0x62>
 8007d38:	68ba      	ldr	r2, [r7, #8]
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d302      	bcc.n	8007d46 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007d40:	2301      	movs	r3, #1
 8007d42:	617b      	str	r3, [r7, #20]
 8007d44:	e007      	b.n	8007d56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007d46:	4b07      	ldr	r3, [pc, #28]	; (8007d64 <prvInsertTimerInActiveList+0x80>)
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	3304      	adds	r3, #4
 8007d4e:	4619      	mov	r1, r3
 8007d50:	4610      	mov	r0, r2
 8007d52:	f7fd fd9c 	bl	800588e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007d56:	697b      	ldr	r3, [r7, #20]
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3718      	adds	r7, #24
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}
 8007d60:	20000da8 	.word	0x20000da8
 8007d64:	20000da4 	.word	0x20000da4

08007d68 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b08e      	sub	sp, #56	; 0x38
 8007d6c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007d6e:	e0ca      	b.n	8007f06 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	da18      	bge.n	8007da8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007d76:	1d3b      	adds	r3, r7, #4
 8007d78:	3304      	adds	r3, #4
 8007d7a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d10a      	bne.n	8007d98 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d86:	f383 8811 	msr	BASEPRI, r3
 8007d8a:	f3bf 8f6f 	isb	sy
 8007d8e:	f3bf 8f4f 	dsb	sy
 8007d92:	61fb      	str	r3, [r7, #28]
}
 8007d94:	bf00      	nop
 8007d96:	e7fe      	b.n	8007d96 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d9e:	6850      	ldr	r0, [r2, #4]
 8007da0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007da2:	6892      	ldr	r2, [r2, #8]
 8007da4:	4611      	mov	r1, r2
 8007da6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	f2c0 80aa 	blt.w	8007f04 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007db6:	695b      	ldr	r3, [r3, #20]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d004      	beq.n	8007dc6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dbe:	3304      	adds	r3, #4
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f7fd fd9d 	bl	8005900 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007dc6:	463b      	mov	r3, r7
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f7ff ff6b 	bl	8007ca4 <prvSampleTimeNow>
 8007dce:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2b09      	cmp	r3, #9
 8007dd4:	f200 8097 	bhi.w	8007f06 <prvProcessReceivedCommands+0x19e>
 8007dd8:	a201      	add	r2, pc, #4	; (adr r2, 8007de0 <prvProcessReceivedCommands+0x78>)
 8007dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dde:	bf00      	nop
 8007de0:	08007e09 	.word	0x08007e09
 8007de4:	08007e09 	.word	0x08007e09
 8007de8:	08007e09 	.word	0x08007e09
 8007dec:	08007e7d 	.word	0x08007e7d
 8007df0:	08007e91 	.word	0x08007e91
 8007df4:	08007edb 	.word	0x08007edb
 8007df8:	08007e09 	.word	0x08007e09
 8007dfc:	08007e09 	.word	0x08007e09
 8007e00:	08007e7d 	.word	0x08007e7d
 8007e04:	08007e91 	.word	0x08007e91
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e0a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e0e:	f043 0301 	orr.w	r3, r3, #1
 8007e12:	b2da      	uxtb	r2, r3
 8007e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e16:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007e1a:	68ba      	ldr	r2, [r7, #8]
 8007e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e1e:	699b      	ldr	r3, [r3, #24]
 8007e20:	18d1      	adds	r1, r2, r3
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e28:	f7ff ff5c 	bl	8007ce4 <prvInsertTimerInActiveList>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d069      	beq.n	8007f06 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e34:	6a1b      	ldr	r3, [r3, #32]
 8007e36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e38:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e40:	f003 0304 	and.w	r3, r3, #4
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d05e      	beq.n	8007f06 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007e48:	68ba      	ldr	r2, [r7, #8]
 8007e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e4c:	699b      	ldr	r3, [r3, #24]
 8007e4e:	441a      	add	r2, r3
 8007e50:	2300      	movs	r3, #0
 8007e52:	9300      	str	r3, [sp, #0]
 8007e54:	2300      	movs	r3, #0
 8007e56:	2100      	movs	r1, #0
 8007e58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e5a:	f7ff fe05 	bl	8007a68 <xTimerGenericCommand>
 8007e5e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007e60:	6a3b      	ldr	r3, [r7, #32]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d14f      	bne.n	8007f06 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e6a:	f383 8811 	msr	BASEPRI, r3
 8007e6e:	f3bf 8f6f 	isb	sy
 8007e72:	f3bf 8f4f 	dsb	sy
 8007e76:	61bb      	str	r3, [r7, #24]
}
 8007e78:	bf00      	nop
 8007e7a:	e7fe      	b.n	8007e7a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e7e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e82:	f023 0301 	bic.w	r3, r3, #1
 8007e86:	b2da      	uxtb	r2, r3
 8007e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e8a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007e8e:	e03a      	b.n	8007f06 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e96:	f043 0301 	orr.w	r3, r3, #1
 8007e9a:	b2da      	uxtb	r2, r3
 8007e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007ea2:	68ba      	ldr	r2, [r7, #8]
 8007ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ea6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eaa:	699b      	ldr	r3, [r3, #24]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d10a      	bne.n	8007ec6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb4:	f383 8811 	msr	BASEPRI, r3
 8007eb8:	f3bf 8f6f 	isb	sy
 8007ebc:	f3bf 8f4f 	dsb	sy
 8007ec0:	617b      	str	r3, [r7, #20]
}
 8007ec2:	bf00      	nop
 8007ec4:	e7fe      	b.n	8007ec4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ec8:	699a      	ldr	r2, [r3, #24]
 8007eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ecc:	18d1      	adds	r1, r2, r3
 8007ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ed2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ed4:	f7ff ff06 	bl	8007ce4 <prvInsertTimerInActiveList>
					break;
 8007ed8:	e015      	b.n	8007f06 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007edc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ee0:	f003 0302 	and.w	r3, r3, #2
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d103      	bne.n	8007ef0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007ee8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007eea:	f000 fc01 	bl	80086f0 <vPortFree>
 8007eee:	e00a      	b.n	8007f06 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ef2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ef6:	f023 0301 	bic.w	r3, r3, #1
 8007efa:	b2da      	uxtb	r2, r3
 8007efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007efe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007f02:	e000      	b.n	8007f06 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007f04:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007f06:	4b08      	ldr	r3, [pc, #32]	; (8007f28 <prvProcessReceivedCommands+0x1c0>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	1d39      	adds	r1, r7, #4
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7fe f8ae 	bl	8006070 <xQueueReceive>
 8007f14:	4603      	mov	r3, r0
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	f47f af2a 	bne.w	8007d70 <prvProcessReceivedCommands+0x8>
	}
}
 8007f1c:	bf00      	nop
 8007f1e:	bf00      	nop
 8007f20:	3730      	adds	r7, #48	; 0x30
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}
 8007f26:	bf00      	nop
 8007f28:	20000dac 	.word	0x20000dac

08007f2c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b088      	sub	sp, #32
 8007f30:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007f32:	e048      	b.n	8007fc6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007f34:	4b2d      	ldr	r3, [pc, #180]	; (8007fec <prvSwitchTimerLists+0xc0>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	68db      	ldr	r3, [r3, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f3e:	4b2b      	ldr	r3, [pc, #172]	; (8007fec <prvSwitchTimerLists+0xc0>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	68db      	ldr	r3, [r3, #12]
 8007f46:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	3304      	adds	r3, #4
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f7fd fcd7 	bl	8005900 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	6a1b      	ldr	r3, [r3, #32]
 8007f56:	68f8      	ldr	r0, [r7, #12]
 8007f58:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007f60:	f003 0304 	and.w	r3, r3, #4
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d02e      	beq.n	8007fc6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	693a      	ldr	r2, [r7, #16]
 8007f6e:	4413      	add	r3, r2
 8007f70:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007f72:	68ba      	ldr	r2, [r7, #8]
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d90e      	bls.n	8007f98 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	68ba      	ldr	r2, [r7, #8]
 8007f7e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	68fa      	ldr	r2, [r7, #12]
 8007f84:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007f86:	4b19      	ldr	r3, [pc, #100]	; (8007fec <prvSwitchTimerLists+0xc0>)
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	3304      	adds	r3, #4
 8007f8e:	4619      	mov	r1, r3
 8007f90:	4610      	mov	r0, r2
 8007f92:	f7fd fc7c 	bl	800588e <vListInsert>
 8007f96:	e016      	b.n	8007fc6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007f98:	2300      	movs	r3, #0
 8007f9a:	9300      	str	r3, [sp, #0]
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	693a      	ldr	r2, [r7, #16]
 8007fa0:	2100      	movs	r1, #0
 8007fa2:	68f8      	ldr	r0, [r7, #12]
 8007fa4:	f7ff fd60 	bl	8007a68 <xTimerGenericCommand>
 8007fa8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d10a      	bne.n	8007fc6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb4:	f383 8811 	msr	BASEPRI, r3
 8007fb8:	f3bf 8f6f 	isb	sy
 8007fbc:	f3bf 8f4f 	dsb	sy
 8007fc0:	603b      	str	r3, [r7, #0]
}
 8007fc2:	bf00      	nop
 8007fc4:	e7fe      	b.n	8007fc4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007fc6:	4b09      	ldr	r3, [pc, #36]	; (8007fec <prvSwitchTimerLists+0xc0>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d1b1      	bne.n	8007f34 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007fd0:	4b06      	ldr	r3, [pc, #24]	; (8007fec <prvSwitchTimerLists+0xc0>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007fd6:	4b06      	ldr	r3, [pc, #24]	; (8007ff0 <prvSwitchTimerLists+0xc4>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a04      	ldr	r2, [pc, #16]	; (8007fec <prvSwitchTimerLists+0xc0>)
 8007fdc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007fde:	4a04      	ldr	r2, [pc, #16]	; (8007ff0 <prvSwitchTimerLists+0xc4>)
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	6013      	str	r3, [r2, #0]
}
 8007fe4:	bf00      	nop
 8007fe6:	3718      	adds	r7, #24
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}
 8007fec:	20000da4 	.word	0x20000da4
 8007ff0:	20000da8 	.word	0x20000da8

08007ff4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b082      	sub	sp, #8
 8007ff8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007ffa:	f000 f98b 	bl	8008314 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007ffe:	4b15      	ldr	r3, [pc, #84]	; (8008054 <prvCheckForValidListAndQueue+0x60>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d120      	bne.n	8008048 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008006:	4814      	ldr	r0, [pc, #80]	; (8008058 <prvCheckForValidListAndQueue+0x64>)
 8008008:	f7fd fbf0 	bl	80057ec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800800c:	4813      	ldr	r0, [pc, #76]	; (800805c <prvCheckForValidListAndQueue+0x68>)
 800800e:	f7fd fbed 	bl	80057ec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008012:	4b13      	ldr	r3, [pc, #76]	; (8008060 <prvCheckForValidListAndQueue+0x6c>)
 8008014:	4a10      	ldr	r2, [pc, #64]	; (8008058 <prvCheckForValidListAndQueue+0x64>)
 8008016:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008018:	4b12      	ldr	r3, [pc, #72]	; (8008064 <prvCheckForValidListAndQueue+0x70>)
 800801a:	4a10      	ldr	r2, [pc, #64]	; (800805c <prvCheckForValidListAndQueue+0x68>)
 800801c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800801e:	2300      	movs	r3, #0
 8008020:	9300      	str	r3, [sp, #0]
 8008022:	4b11      	ldr	r3, [pc, #68]	; (8008068 <prvCheckForValidListAndQueue+0x74>)
 8008024:	4a11      	ldr	r2, [pc, #68]	; (800806c <prvCheckForValidListAndQueue+0x78>)
 8008026:	2110      	movs	r1, #16
 8008028:	200a      	movs	r0, #10
 800802a:	f7fd fcfb 	bl	8005a24 <xQueueGenericCreateStatic>
 800802e:	4603      	mov	r3, r0
 8008030:	4a08      	ldr	r2, [pc, #32]	; (8008054 <prvCheckForValidListAndQueue+0x60>)
 8008032:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008034:	4b07      	ldr	r3, [pc, #28]	; (8008054 <prvCheckForValidListAndQueue+0x60>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d005      	beq.n	8008048 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800803c:	4b05      	ldr	r3, [pc, #20]	; (8008054 <prvCheckForValidListAndQueue+0x60>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	490b      	ldr	r1, [pc, #44]	; (8008070 <prvCheckForValidListAndQueue+0x7c>)
 8008042:	4618      	mov	r0, r3
 8008044:	f7fe fba8 	bl	8006798 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008048:	f000 f994 	bl	8008374 <vPortExitCritical>
}
 800804c:	bf00      	nop
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	20000dac 	.word	0x20000dac
 8008058:	20000d7c 	.word	0x20000d7c
 800805c:	20000d90 	.word	0x20000d90
 8008060:	20000da4 	.word	0x20000da4
 8008064:	20000da8 	.word	0x20000da8
 8008068:	20000e58 	.word	0x20000e58
 800806c:	20000db8 	.word	0x20000db8
 8008070:	08008a1c 	.word	0x08008a1c

08008074 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008074:	b580      	push	{r7, lr}
 8008076:	b08a      	sub	sp, #40	; 0x28
 8008078:	af00      	add	r7, sp, #0
 800807a:	60f8      	str	r0, [r7, #12]
 800807c:	60b9      	str	r1, [r7, #8]
 800807e:	607a      	str	r2, [r7, #4]
 8008080:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8008082:	f06f 0301 	mvn.w	r3, #1
 8008086:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008094:	4b06      	ldr	r3, [pc, #24]	; (80080b0 <xTimerPendFunctionCallFromISR+0x3c>)
 8008096:	6818      	ldr	r0, [r3, #0]
 8008098:	f107 0114 	add.w	r1, r7, #20
 800809c:	2300      	movs	r3, #0
 800809e:	683a      	ldr	r2, [r7, #0]
 80080a0:	f7fd ff4a 	bl	8005f38 <xQueueGenericSendFromISR>
 80080a4:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 80080a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3728      	adds	r7, #40	; 0x28
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}
 80080b0:	20000dac 	.word	0x20000dac

080080b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80080b4:	b480      	push	{r7}
 80080b6:	b085      	sub	sp, #20
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	3b04      	subs	r3, #4
 80080c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80080cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	3b04      	subs	r3, #4
 80080d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	f023 0201 	bic.w	r2, r3, #1
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	3b04      	subs	r3, #4
 80080e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80080e4:	4a0c      	ldr	r2, [pc, #48]	; (8008118 <pxPortInitialiseStack+0x64>)
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	3b14      	subs	r3, #20
 80080ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	3b04      	subs	r3, #4
 80080fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	f06f 0202 	mvn.w	r2, #2
 8008102:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	3b20      	subs	r3, #32
 8008108:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800810a:	68fb      	ldr	r3, [r7, #12]
}
 800810c:	4618      	mov	r0, r3
 800810e:	3714      	adds	r7, #20
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr
 8008118:	0800811d 	.word	0x0800811d

0800811c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800811c:	b480      	push	{r7}
 800811e:	b085      	sub	sp, #20
 8008120:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008122:	2300      	movs	r3, #0
 8008124:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008126:	4b12      	ldr	r3, [pc, #72]	; (8008170 <prvTaskExitError+0x54>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800812e:	d00a      	beq.n	8008146 <prvTaskExitError+0x2a>
	__asm volatile
 8008130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008134:	f383 8811 	msr	BASEPRI, r3
 8008138:	f3bf 8f6f 	isb	sy
 800813c:	f3bf 8f4f 	dsb	sy
 8008140:	60fb      	str	r3, [r7, #12]
}
 8008142:	bf00      	nop
 8008144:	e7fe      	b.n	8008144 <prvTaskExitError+0x28>
	__asm volatile
 8008146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800814a:	f383 8811 	msr	BASEPRI, r3
 800814e:	f3bf 8f6f 	isb	sy
 8008152:	f3bf 8f4f 	dsb	sy
 8008156:	60bb      	str	r3, [r7, #8]
}
 8008158:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800815a:	bf00      	nop
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d0fc      	beq.n	800815c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008162:	bf00      	nop
 8008164:	bf00      	nop
 8008166:	3714      	adds	r7, #20
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr
 8008170:	20000010 	.word	0x20000010
	...

08008180 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008180:	4b07      	ldr	r3, [pc, #28]	; (80081a0 <pxCurrentTCBConst2>)
 8008182:	6819      	ldr	r1, [r3, #0]
 8008184:	6808      	ldr	r0, [r1, #0]
 8008186:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800818a:	f380 8809 	msr	PSP, r0
 800818e:	f3bf 8f6f 	isb	sy
 8008192:	f04f 0000 	mov.w	r0, #0
 8008196:	f380 8811 	msr	BASEPRI, r0
 800819a:	4770      	bx	lr
 800819c:	f3af 8000 	nop.w

080081a0 <pxCurrentTCBConst2>:
 80081a0:	2000087c 	.word	0x2000087c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80081a4:	bf00      	nop
 80081a6:	bf00      	nop

080081a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80081a8:	4808      	ldr	r0, [pc, #32]	; (80081cc <prvPortStartFirstTask+0x24>)
 80081aa:	6800      	ldr	r0, [r0, #0]
 80081ac:	6800      	ldr	r0, [r0, #0]
 80081ae:	f380 8808 	msr	MSP, r0
 80081b2:	f04f 0000 	mov.w	r0, #0
 80081b6:	f380 8814 	msr	CONTROL, r0
 80081ba:	b662      	cpsie	i
 80081bc:	b661      	cpsie	f
 80081be:	f3bf 8f4f 	dsb	sy
 80081c2:	f3bf 8f6f 	isb	sy
 80081c6:	df00      	svc	0
 80081c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80081ca:	bf00      	nop
 80081cc:	e000ed08 	.word	0xe000ed08

080081d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b086      	sub	sp, #24
 80081d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80081d6:	4b46      	ldr	r3, [pc, #280]	; (80082f0 <xPortStartScheduler+0x120>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a46      	ldr	r2, [pc, #280]	; (80082f4 <xPortStartScheduler+0x124>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d10a      	bne.n	80081f6 <xPortStartScheduler+0x26>
	__asm volatile
 80081e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081e4:	f383 8811 	msr	BASEPRI, r3
 80081e8:	f3bf 8f6f 	isb	sy
 80081ec:	f3bf 8f4f 	dsb	sy
 80081f0:	613b      	str	r3, [r7, #16]
}
 80081f2:	bf00      	nop
 80081f4:	e7fe      	b.n	80081f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80081f6:	4b3e      	ldr	r3, [pc, #248]	; (80082f0 <xPortStartScheduler+0x120>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a3f      	ldr	r2, [pc, #252]	; (80082f8 <xPortStartScheduler+0x128>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d10a      	bne.n	8008216 <xPortStartScheduler+0x46>
	__asm volatile
 8008200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008204:	f383 8811 	msr	BASEPRI, r3
 8008208:	f3bf 8f6f 	isb	sy
 800820c:	f3bf 8f4f 	dsb	sy
 8008210:	60fb      	str	r3, [r7, #12]
}
 8008212:	bf00      	nop
 8008214:	e7fe      	b.n	8008214 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008216:	4b39      	ldr	r3, [pc, #228]	; (80082fc <xPortStartScheduler+0x12c>)
 8008218:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	b2db      	uxtb	r3, r3
 8008220:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	22ff      	movs	r2, #255	; 0xff
 8008226:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	b2db      	uxtb	r3, r3
 800822e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008230:	78fb      	ldrb	r3, [r7, #3]
 8008232:	b2db      	uxtb	r3, r3
 8008234:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008238:	b2da      	uxtb	r2, r3
 800823a:	4b31      	ldr	r3, [pc, #196]	; (8008300 <xPortStartScheduler+0x130>)
 800823c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800823e:	4b31      	ldr	r3, [pc, #196]	; (8008304 <xPortStartScheduler+0x134>)
 8008240:	2207      	movs	r2, #7
 8008242:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008244:	e009      	b.n	800825a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008246:	4b2f      	ldr	r3, [pc, #188]	; (8008304 <xPortStartScheduler+0x134>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	3b01      	subs	r3, #1
 800824c:	4a2d      	ldr	r2, [pc, #180]	; (8008304 <xPortStartScheduler+0x134>)
 800824e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008250:	78fb      	ldrb	r3, [r7, #3]
 8008252:	b2db      	uxtb	r3, r3
 8008254:	005b      	lsls	r3, r3, #1
 8008256:	b2db      	uxtb	r3, r3
 8008258:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800825a:	78fb      	ldrb	r3, [r7, #3]
 800825c:	b2db      	uxtb	r3, r3
 800825e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008262:	2b80      	cmp	r3, #128	; 0x80
 8008264:	d0ef      	beq.n	8008246 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008266:	4b27      	ldr	r3, [pc, #156]	; (8008304 <xPortStartScheduler+0x134>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f1c3 0307 	rsb	r3, r3, #7
 800826e:	2b04      	cmp	r3, #4
 8008270:	d00a      	beq.n	8008288 <xPortStartScheduler+0xb8>
	__asm volatile
 8008272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008276:	f383 8811 	msr	BASEPRI, r3
 800827a:	f3bf 8f6f 	isb	sy
 800827e:	f3bf 8f4f 	dsb	sy
 8008282:	60bb      	str	r3, [r7, #8]
}
 8008284:	bf00      	nop
 8008286:	e7fe      	b.n	8008286 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008288:	4b1e      	ldr	r3, [pc, #120]	; (8008304 <xPortStartScheduler+0x134>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	021b      	lsls	r3, r3, #8
 800828e:	4a1d      	ldr	r2, [pc, #116]	; (8008304 <xPortStartScheduler+0x134>)
 8008290:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008292:	4b1c      	ldr	r3, [pc, #112]	; (8008304 <xPortStartScheduler+0x134>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800829a:	4a1a      	ldr	r2, [pc, #104]	; (8008304 <xPortStartScheduler+0x134>)
 800829c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	b2da      	uxtb	r2, r3
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80082a6:	4b18      	ldr	r3, [pc, #96]	; (8008308 <xPortStartScheduler+0x138>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a17      	ldr	r2, [pc, #92]	; (8008308 <xPortStartScheduler+0x138>)
 80082ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80082b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80082b2:	4b15      	ldr	r3, [pc, #84]	; (8008308 <xPortStartScheduler+0x138>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a14      	ldr	r2, [pc, #80]	; (8008308 <xPortStartScheduler+0x138>)
 80082b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80082bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80082be:	f000 f8dd 	bl	800847c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80082c2:	4b12      	ldr	r3, [pc, #72]	; (800830c <xPortStartScheduler+0x13c>)
 80082c4:	2200      	movs	r2, #0
 80082c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80082c8:	f000 f8fc 	bl	80084c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80082cc:	4b10      	ldr	r3, [pc, #64]	; (8008310 <xPortStartScheduler+0x140>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a0f      	ldr	r2, [pc, #60]	; (8008310 <xPortStartScheduler+0x140>)
 80082d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80082d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80082d8:	f7ff ff66 	bl	80081a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80082dc:	f7fe fe6c 	bl	8006fb8 <vTaskSwitchContext>
	prvTaskExitError();
 80082e0:	f7ff ff1c 	bl	800811c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80082e4:	2300      	movs	r3, #0
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	3718      	adds	r7, #24
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop
 80082f0:	e000ed00 	.word	0xe000ed00
 80082f4:	410fc271 	.word	0x410fc271
 80082f8:	410fc270 	.word	0x410fc270
 80082fc:	e000e400 	.word	0xe000e400
 8008300:	20000ea8 	.word	0x20000ea8
 8008304:	20000eac 	.word	0x20000eac
 8008308:	e000ed20 	.word	0xe000ed20
 800830c:	20000010 	.word	0x20000010
 8008310:	e000ef34 	.word	0xe000ef34

08008314 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
	__asm volatile
 800831a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800831e:	f383 8811 	msr	BASEPRI, r3
 8008322:	f3bf 8f6f 	isb	sy
 8008326:	f3bf 8f4f 	dsb	sy
 800832a:	607b      	str	r3, [r7, #4]
}
 800832c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800832e:	4b0f      	ldr	r3, [pc, #60]	; (800836c <vPortEnterCritical+0x58>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	3301      	adds	r3, #1
 8008334:	4a0d      	ldr	r2, [pc, #52]	; (800836c <vPortEnterCritical+0x58>)
 8008336:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008338:	4b0c      	ldr	r3, [pc, #48]	; (800836c <vPortEnterCritical+0x58>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	2b01      	cmp	r3, #1
 800833e:	d10f      	bne.n	8008360 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008340:	4b0b      	ldr	r3, [pc, #44]	; (8008370 <vPortEnterCritical+0x5c>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	b2db      	uxtb	r3, r3
 8008346:	2b00      	cmp	r3, #0
 8008348:	d00a      	beq.n	8008360 <vPortEnterCritical+0x4c>
	__asm volatile
 800834a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800834e:	f383 8811 	msr	BASEPRI, r3
 8008352:	f3bf 8f6f 	isb	sy
 8008356:	f3bf 8f4f 	dsb	sy
 800835a:	603b      	str	r3, [r7, #0]
}
 800835c:	bf00      	nop
 800835e:	e7fe      	b.n	800835e <vPortEnterCritical+0x4a>
	}
}
 8008360:	bf00      	nop
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr
 800836c:	20000010 	.word	0x20000010
 8008370:	e000ed04 	.word	0xe000ed04

08008374 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800837a:	4b12      	ldr	r3, [pc, #72]	; (80083c4 <vPortExitCritical+0x50>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d10a      	bne.n	8008398 <vPortExitCritical+0x24>
	__asm volatile
 8008382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008386:	f383 8811 	msr	BASEPRI, r3
 800838a:	f3bf 8f6f 	isb	sy
 800838e:	f3bf 8f4f 	dsb	sy
 8008392:	607b      	str	r3, [r7, #4]
}
 8008394:	bf00      	nop
 8008396:	e7fe      	b.n	8008396 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008398:	4b0a      	ldr	r3, [pc, #40]	; (80083c4 <vPortExitCritical+0x50>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	3b01      	subs	r3, #1
 800839e:	4a09      	ldr	r2, [pc, #36]	; (80083c4 <vPortExitCritical+0x50>)
 80083a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80083a2:	4b08      	ldr	r3, [pc, #32]	; (80083c4 <vPortExitCritical+0x50>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d105      	bne.n	80083b6 <vPortExitCritical+0x42>
 80083aa:	2300      	movs	r3, #0
 80083ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	f383 8811 	msr	BASEPRI, r3
}
 80083b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80083b6:	bf00      	nop
 80083b8:	370c      	adds	r7, #12
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop
 80083c4:	20000010 	.word	0x20000010
	...

080083d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80083d0:	f3ef 8009 	mrs	r0, PSP
 80083d4:	f3bf 8f6f 	isb	sy
 80083d8:	4b15      	ldr	r3, [pc, #84]	; (8008430 <pxCurrentTCBConst>)
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	f01e 0f10 	tst.w	lr, #16
 80083e0:	bf08      	it	eq
 80083e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80083e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083ea:	6010      	str	r0, [r2, #0]
 80083ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80083f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80083f4:	f380 8811 	msr	BASEPRI, r0
 80083f8:	f3bf 8f4f 	dsb	sy
 80083fc:	f3bf 8f6f 	isb	sy
 8008400:	f7fe fdda 	bl	8006fb8 <vTaskSwitchContext>
 8008404:	f04f 0000 	mov.w	r0, #0
 8008408:	f380 8811 	msr	BASEPRI, r0
 800840c:	bc09      	pop	{r0, r3}
 800840e:	6819      	ldr	r1, [r3, #0]
 8008410:	6808      	ldr	r0, [r1, #0]
 8008412:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008416:	f01e 0f10 	tst.w	lr, #16
 800841a:	bf08      	it	eq
 800841c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008420:	f380 8809 	msr	PSP, r0
 8008424:	f3bf 8f6f 	isb	sy
 8008428:	4770      	bx	lr
 800842a:	bf00      	nop
 800842c:	f3af 8000 	nop.w

08008430 <pxCurrentTCBConst>:
 8008430:	2000087c 	.word	0x2000087c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008434:	bf00      	nop
 8008436:	bf00      	nop

08008438 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b082      	sub	sp, #8
 800843c:	af00      	add	r7, sp, #0
	__asm volatile
 800843e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008442:	f383 8811 	msr	BASEPRI, r3
 8008446:	f3bf 8f6f 	isb	sy
 800844a:	f3bf 8f4f 	dsb	sy
 800844e:	607b      	str	r3, [r7, #4]
}
 8008450:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008452:	f7fe fcf7 	bl	8006e44 <xTaskIncrementTick>
 8008456:	4603      	mov	r3, r0
 8008458:	2b00      	cmp	r3, #0
 800845a:	d003      	beq.n	8008464 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800845c:	4b06      	ldr	r3, [pc, #24]	; (8008478 <xPortSysTickHandler+0x40>)
 800845e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008462:	601a      	str	r2, [r3, #0]
 8008464:	2300      	movs	r3, #0
 8008466:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	f383 8811 	msr	BASEPRI, r3
}
 800846e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008470:	bf00      	nop
 8008472:	3708      	adds	r7, #8
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}
 8008478:	e000ed04 	.word	0xe000ed04

0800847c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800847c:	b480      	push	{r7}
 800847e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008480:	4b0b      	ldr	r3, [pc, #44]	; (80084b0 <vPortSetupTimerInterrupt+0x34>)
 8008482:	2200      	movs	r2, #0
 8008484:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008486:	4b0b      	ldr	r3, [pc, #44]	; (80084b4 <vPortSetupTimerInterrupt+0x38>)
 8008488:	2200      	movs	r2, #0
 800848a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800848c:	4b0a      	ldr	r3, [pc, #40]	; (80084b8 <vPortSetupTimerInterrupt+0x3c>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a0a      	ldr	r2, [pc, #40]	; (80084bc <vPortSetupTimerInterrupt+0x40>)
 8008492:	fba2 2303 	umull	r2, r3, r2, r3
 8008496:	099b      	lsrs	r3, r3, #6
 8008498:	4a09      	ldr	r2, [pc, #36]	; (80084c0 <vPortSetupTimerInterrupt+0x44>)
 800849a:	3b01      	subs	r3, #1
 800849c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800849e:	4b04      	ldr	r3, [pc, #16]	; (80084b0 <vPortSetupTimerInterrupt+0x34>)
 80084a0:	2207      	movs	r2, #7
 80084a2:	601a      	str	r2, [r3, #0]
}
 80084a4:	bf00      	nop
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr
 80084ae:	bf00      	nop
 80084b0:	e000e010 	.word	0xe000e010
 80084b4:	e000e018 	.word	0xe000e018
 80084b8:	20000004 	.word	0x20000004
 80084bc:	10624dd3 	.word	0x10624dd3
 80084c0:	e000e014 	.word	0xe000e014

080084c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80084c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80084d4 <vPortEnableVFP+0x10>
 80084c8:	6801      	ldr	r1, [r0, #0]
 80084ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80084ce:	6001      	str	r1, [r0, #0]
 80084d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80084d2:	bf00      	nop
 80084d4:	e000ed88 	.word	0xe000ed88

080084d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80084d8:	b480      	push	{r7}
 80084da:	b085      	sub	sp, #20
 80084dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80084de:	f3ef 8305 	mrs	r3, IPSR
 80084e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2b0f      	cmp	r3, #15
 80084e8:	d914      	bls.n	8008514 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80084ea:	4a17      	ldr	r2, [pc, #92]	; (8008548 <vPortValidateInterruptPriority+0x70>)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	4413      	add	r3, r2
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80084f4:	4b15      	ldr	r3, [pc, #84]	; (800854c <vPortValidateInterruptPriority+0x74>)
 80084f6:	781b      	ldrb	r3, [r3, #0]
 80084f8:	7afa      	ldrb	r2, [r7, #11]
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d20a      	bcs.n	8008514 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80084fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008502:	f383 8811 	msr	BASEPRI, r3
 8008506:	f3bf 8f6f 	isb	sy
 800850a:	f3bf 8f4f 	dsb	sy
 800850e:	607b      	str	r3, [r7, #4]
}
 8008510:	bf00      	nop
 8008512:	e7fe      	b.n	8008512 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008514:	4b0e      	ldr	r3, [pc, #56]	; (8008550 <vPortValidateInterruptPriority+0x78>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800851c:	4b0d      	ldr	r3, [pc, #52]	; (8008554 <vPortValidateInterruptPriority+0x7c>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	429a      	cmp	r2, r3
 8008522:	d90a      	bls.n	800853a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008528:	f383 8811 	msr	BASEPRI, r3
 800852c:	f3bf 8f6f 	isb	sy
 8008530:	f3bf 8f4f 	dsb	sy
 8008534:	603b      	str	r3, [r7, #0]
}
 8008536:	bf00      	nop
 8008538:	e7fe      	b.n	8008538 <vPortValidateInterruptPriority+0x60>
	}
 800853a:	bf00      	nop
 800853c:	3714      	adds	r7, #20
 800853e:	46bd      	mov	sp, r7
 8008540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008544:	4770      	bx	lr
 8008546:	bf00      	nop
 8008548:	e000e3f0 	.word	0xe000e3f0
 800854c:	20000ea8 	.word	0x20000ea8
 8008550:	e000ed0c 	.word	0xe000ed0c
 8008554:	20000eac 	.word	0x20000eac

08008558 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b08a      	sub	sp, #40	; 0x28
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008560:	2300      	movs	r3, #0
 8008562:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008564:	f7fe fbb2 	bl	8006ccc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008568:	4b5b      	ldr	r3, [pc, #364]	; (80086d8 <pvPortMalloc+0x180>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d101      	bne.n	8008574 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008570:	f000 f920 	bl	80087b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008574:	4b59      	ldr	r3, [pc, #356]	; (80086dc <pvPortMalloc+0x184>)
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	4013      	ands	r3, r2
 800857c:	2b00      	cmp	r3, #0
 800857e:	f040 8093 	bne.w	80086a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d01d      	beq.n	80085c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008588:	2208      	movs	r2, #8
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	4413      	add	r3, r2
 800858e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f003 0307 	and.w	r3, r3, #7
 8008596:	2b00      	cmp	r3, #0
 8008598:	d014      	beq.n	80085c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f023 0307 	bic.w	r3, r3, #7
 80085a0:	3308      	adds	r3, #8
 80085a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f003 0307 	and.w	r3, r3, #7
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d00a      	beq.n	80085c4 <pvPortMalloc+0x6c>
	__asm volatile
 80085ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b2:	f383 8811 	msr	BASEPRI, r3
 80085b6:	f3bf 8f6f 	isb	sy
 80085ba:	f3bf 8f4f 	dsb	sy
 80085be:	617b      	str	r3, [r7, #20]
}
 80085c0:	bf00      	nop
 80085c2:	e7fe      	b.n	80085c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d06e      	beq.n	80086a8 <pvPortMalloc+0x150>
 80085ca:	4b45      	ldr	r3, [pc, #276]	; (80086e0 <pvPortMalloc+0x188>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	687a      	ldr	r2, [r7, #4]
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d869      	bhi.n	80086a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80085d4:	4b43      	ldr	r3, [pc, #268]	; (80086e4 <pvPortMalloc+0x18c>)
 80085d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80085d8:	4b42      	ldr	r3, [pc, #264]	; (80086e4 <pvPortMalloc+0x18c>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80085de:	e004      	b.n	80085ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80085e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80085e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80085ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ec:	685b      	ldr	r3, [r3, #4]
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d903      	bls.n	80085fc <pvPortMalloc+0xa4>
 80085f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d1f1      	bne.n	80085e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80085fc:	4b36      	ldr	r3, [pc, #216]	; (80086d8 <pvPortMalloc+0x180>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008602:	429a      	cmp	r2, r3
 8008604:	d050      	beq.n	80086a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008606:	6a3b      	ldr	r3, [r7, #32]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	2208      	movs	r2, #8
 800860c:	4413      	add	r3, r2
 800860e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008612:	681a      	ldr	r2, [r3, #0]
 8008614:	6a3b      	ldr	r3, [r7, #32]
 8008616:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800861a:	685a      	ldr	r2, [r3, #4]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	1ad2      	subs	r2, r2, r3
 8008620:	2308      	movs	r3, #8
 8008622:	005b      	lsls	r3, r3, #1
 8008624:	429a      	cmp	r2, r3
 8008626:	d91f      	bls.n	8008668 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008628:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	4413      	add	r3, r2
 800862e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008630:	69bb      	ldr	r3, [r7, #24]
 8008632:	f003 0307 	and.w	r3, r3, #7
 8008636:	2b00      	cmp	r3, #0
 8008638:	d00a      	beq.n	8008650 <pvPortMalloc+0xf8>
	__asm volatile
 800863a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800863e:	f383 8811 	msr	BASEPRI, r3
 8008642:	f3bf 8f6f 	isb	sy
 8008646:	f3bf 8f4f 	dsb	sy
 800864a:	613b      	str	r3, [r7, #16]
}
 800864c:	bf00      	nop
 800864e:	e7fe      	b.n	800864e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008652:	685a      	ldr	r2, [r3, #4]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	1ad2      	subs	r2, r2, r3
 8008658:	69bb      	ldr	r3, [r7, #24]
 800865a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800865c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865e:	687a      	ldr	r2, [r7, #4]
 8008660:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008662:	69b8      	ldr	r0, [r7, #24]
 8008664:	f000 f908 	bl	8008878 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008668:	4b1d      	ldr	r3, [pc, #116]	; (80086e0 <pvPortMalloc+0x188>)
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	1ad3      	subs	r3, r2, r3
 8008672:	4a1b      	ldr	r2, [pc, #108]	; (80086e0 <pvPortMalloc+0x188>)
 8008674:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008676:	4b1a      	ldr	r3, [pc, #104]	; (80086e0 <pvPortMalloc+0x188>)
 8008678:	681a      	ldr	r2, [r3, #0]
 800867a:	4b1b      	ldr	r3, [pc, #108]	; (80086e8 <pvPortMalloc+0x190>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	429a      	cmp	r2, r3
 8008680:	d203      	bcs.n	800868a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008682:	4b17      	ldr	r3, [pc, #92]	; (80086e0 <pvPortMalloc+0x188>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a18      	ldr	r2, [pc, #96]	; (80086e8 <pvPortMalloc+0x190>)
 8008688:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800868a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800868c:	685a      	ldr	r2, [r3, #4]
 800868e:	4b13      	ldr	r3, [pc, #76]	; (80086dc <pvPortMalloc+0x184>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	431a      	orrs	r2, r3
 8008694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008696:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869a:	2200      	movs	r2, #0
 800869c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800869e:	4b13      	ldr	r3, [pc, #76]	; (80086ec <pvPortMalloc+0x194>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	3301      	adds	r3, #1
 80086a4:	4a11      	ldr	r2, [pc, #68]	; (80086ec <pvPortMalloc+0x194>)
 80086a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80086a8:	f7fe fb1e 	bl	8006ce8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	f003 0307 	and.w	r3, r3, #7
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d00a      	beq.n	80086cc <pvPortMalloc+0x174>
	__asm volatile
 80086b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ba:	f383 8811 	msr	BASEPRI, r3
 80086be:	f3bf 8f6f 	isb	sy
 80086c2:	f3bf 8f4f 	dsb	sy
 80086c6:	60fb      	str	r3, [r7, #12]
}
 80086c8:	bf00      	nop
 80086ca:	e7fe      	b.n	80086ca <pvPortMalloc+0x172>
	return pvReturn;
 80086cc:	69fb      	ldr	r3, [r7, #28]
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3728      	adds	r7, #40	; 0x28
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}
 80086d6:	bf00      	nop
 80086d8:	20004ab8 	.word	0x20004ab8
 80086dc:	20004acc 	.word	0x20004acc
 80086e0:	20004abc 	.word	0x20004abc
 80086e4:	20004ab0 	.word	0x20004ab0
 80086e8:	20004ac0 	.word	0x20004ac0
 80086ec:	20004ac4 	.word	0x20004ac4

080086f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b086      	sub	sp, #24
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d04d      	beq.n	800879e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008702:	2308      	movs	r3, #8
 8008704:	425b      	negs	r3, r3
 8008706:	697a      	ldr	r2, [r7, #20]
 8008708:	4413      	add	r3, r2
 800870a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	685a      	ldr	r2, [r3, #4]
 8008714:	4b24      	ldr	r3, [pc, #144]	; (80087a8 <vPortFree+0xb8>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4013      	ands	r3, r2
 800871a:	2b00      	cmp	r3, #0
 800871c:	d10a      	bne.n	8008734 <vPortFree+0x44>
	__asm volatile
 800871e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008722:	f383 8811 	msr	BASEPRI, r3
 8008726:	f3bf 8f6f 	isb	sy
 800872a:	f3bf 8f4f 	dsb	sy
 800872e:	60fb      	str	r3, [r7, #12]
}
 8008730:	bf00      	nop
 8008732:	e7fe      	b.n	8008732 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d00a      	beq.n	8008752 <vPortFree+0x62>
	__asm volatile
 800873c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008740:	f383 8811 	msr	BASEPRI, r3
 8008744:	f3bf 8f6f 	isb	sy
 8008748:	f3bf 8f4f 	dsb	sy
 800874c:	60bb      	str	r3, [r7, #8]
}
 800874e:	bf00      	nop
 8008750:	e7fe      	b.n	8008750 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	685a      	ldr	r2, [r3, #4]
 8008756:	4b14      	ldr	r3, [pc, #80]	; (80087a8 <vPortFree+0xb8>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4013      	ands	r3, r2
 800875c:	2b00      	cmp	r3, #0
 800875e:	d01e      	beq.n	800879e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d11a      	bne.n	800879e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	685a      	ldr	r2, [r3, #4]
 800876c:	4b0e      	ldr	r3, [pc, #56]	; (80087a8 <vPortFree+0xb8>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	43db      	mvns	r3, r3
 8008772:	401a      	ands	r2, r3
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008778:	f7fe faa8 	bl	8006ccc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	685a      	ldr	r2, [r3, #4]
 8008780:	4b0a      	ldr	r3, [pc, #40]	; (80087ac <vPortFree+0xbc>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4413      	add	r3, r2
 8008786:	4a09      	ldr	r2, [pc, #36]	; (80087ac <vPortFree+0xbc>)
 8008788:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800878a:	6938      	ldr	r0, [r7, #16]
 800878c:	f000 f874 	bl	8008878 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008790:	4b07      	ldr	r3, [pc, #28]	; (80087b0 <vPortFree+0xc0>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	3301      	adds	r3, #1
 8008796:	4a06      	ldr	r2, [pc, #24]	; (80087b0 <vPortFree+0xc0>)
 8008798:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800879a:	f7fe faa5 	bl	8006ce8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800879e:	bf00      	nop
 80087a0:	3718      	adds	r7, #24
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	bf00      	nop
 80087a8:	20004acc 	.word	0x20004acc
 80087ac:	20004abc 	.word	0x20004abc
 80087b0:	20004ac8 	.word	0x20004ac8

080087b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80087b4:	b480      	push	{r7}
 80087b6:	b085      	sub	sp, #20
 80087b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80087ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80087be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80087c0:	4b27      	ldr	r3, [pc, #156]	; (8008860 <prvHeapInit+0xac>)
 80087c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f003 0307 	and.w	r3, r3, #7
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00c      	beq.n	80087e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	3307      	adds	r3, #7
 80087d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f023 0307 	bic.w	r3, r3, #7
 80087da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80087dc:	68ba      	ldr	r2, [r7, #8]
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	1ad3      	subs	r3, r2, r3
 80087e2:	4a1f      	ldr	r2, [pc, #124]	; (8008860 <prvHeapInit+0xac>)
 80087e4:	4413      	add	r3, r2
 80087e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80087ec:	4a1d      	ldr	r2, [pc, #116]	; (8008864 <prvHeapInit+0xb0>)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80087f2:	4b1c      	ldr	r3, [pc, #112]	; (8008864 <prvHeapInit+0xb0>)
 80087f4:	2200      	movs	r2, #0
 80087f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	68ba      	ldr	r2, [r7, #8]
 80087fc:	4413      	add	r3, r2
 80087fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008800:	2208      	movs	r2, #8
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	1a9b      	subs	r3, r3, r2
 8008806:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f023 0307 	bic.w	r3, r3, #7
 800880e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	4a15      	ldr	r2, [pc, #84]	; (8008868 <prvHeapInit+0xb4>)
 8008814:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008816:	4b14      	ldr	r3, [pc, #80]	; (8008868 <prvHeapInit+0xb4>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	2200      	movs	r2, #0
 800881c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800881e:	4b12      	ldr	r3, [pc, #72]	; (8008868 <prvHeapInit+0xb4>)
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2200      	movs	r2, #0
 8008824:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	68fa      	ldr	r2, [r7, #12]
 800882e:	1ad2      	subs	r2, r2, r3
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008834:	4b0c      	ldr	r3, [pc, #48]	; (8008868 <prvHeapInit+0xb4>)
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	4a0a      	ldr	r2, [pc, #40]	; (800886c <prvHeapInit+0xb8>)
 8008842:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	4a09      	ldr	r2, [pc, #36]	; (8008870 <prvHeapInit+0xbc>)
 800884a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800884c:	4b09      	ldr	r3, [pc, #36]	; (8008874 <prvHeapInit+0xc0>)
 800884e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008852:	601a      	str	r2, [r3, #0]
}
 8008854:	bf00      	nop
 8008856:	3714      	adds	r7, #20
 8008858:	46bd      	mov	sp, r7
 800885a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885e:	4770      	bx	lr
 8008860:	20000eb0 	.word	0x20000eb0
 8008864:	20004ab0 	.word	0x20004ab0
 8008868:	20004ab8 	.word	0x20004ab8
 800886c:	20004ac0 	.word	0x20004ac0
 8008870:	20004abc 	.word	0x20004abc
 8008874:	20004acc 	.word	0x20004acc

08008878 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008878:	b480      	push	{r7}
 800887a:	b085      	sub	sp, #20
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008880:	4b28      	ldr	r3, [pc, #160]	; (8008924 <prvInsertBlockIntoFreeList+0xac>)
 8008882:	60fb      	str	r3, [r7, #12]
 8008884:	e002      	b.n	800888c <prvInsertBlockIntoFreeList+0x14>
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	60fb      	str	r3, [r7, #12]
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	429a      	cmp	r2, r3
 8008894:	d8f7      	bhi.n	8008886 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	68ba      	ldr	r2, [r7, #8]
 80088a0:	4413      	add	r3, r2
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d108      	bne.n	80088ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	685a      	ldr	r2, [r3, #4]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	441a      	add	r2, r3
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	68ba      	ldr	r2, [r7, #8]
 80088c4:	441a      	add	r2, r3
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d118      	bne.n	8008900 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	4b15      	ldr	r3, [pc, #84]	; (8008928 <prvInsertBlockIntoFreeList+0xb0>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d00d      	beq.n	80088f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	685a      	ldr	r2, [r3, #4]
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	441a      	add	r2, r3
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	681a      	ldr	r2, [r3, #0]
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	601a      	str	r2, [r3, #0]
 80088f4:	e008      	b.n	8008908 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80088f6:	4b0c      	ldr	r3, [pc, #48]	; (8008928 <prvInsertBlockIntoFreeList+0xb0>)
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	601a      	str	r2, [r3, #0]
 80088fe:	e003      	b.n	8008908 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681a      	ldr	r2, [r3, #0]
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008908:	68fa      	ldr	r2, [r7, #12]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	429a      	cmp	r2, r3
 800890e:	d002      	beq.n	8008916 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008916:	bf00      	nop
 8008918:	3714      	adds	r7, #20
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	20004ab0 	.word	0x20004ab0
 8008928:	20004ab8 	.word	0x20004ab8

0800892c <__libc_init_array>:
 800892c:	b570      	push	{r4, r5, r6, lr}
 800892e:	4d0d      	ldr	r5, [pc, #52]	; (8008964 <__libc_init_array+0x38>)
 8008930:	4c0d      	ldr	r4, [pc, #52]	; (8008968 <__libc_init_array+0x3c>)
 8008932:	1b64      	subs	r4, r4, r5
 8008934:	10a4      	asrs	r4, r4, #2
 8008936:	2600      	movs	r6, #0
 8008938:	42a6      	cmp	r6, r4
 800893a:	d109      	bne.n	8008950 <__libc_init_array+0x24>
 800893c:	4d0b      	ldr	r5, [pc, #44]	; (800896c <__libc_init_array+0x40>)
 800893e:	4c0c      	ldr	r4, [pc, #48]	; (8008970 <__libc_init_array+0x44>)
 8008940:	f000 f82e 	bl	80089a0 <_init>
 8008944:	1b64      	subs	r4, r4, r5
 8008946:	10a4      	asrs	r4, r4, #2
 8008948:	2600      	movs	r6, #0
 800894a:	42a6      	cmp	r6, r4
 800894c:	d105      	bne.n	800895a <__libc_init_array+0x2e>
 800894e:	bd70      	pop	{r4, r5, r6, pc}
 8008950:	f855 3b04 	ldr.w	r3, [r5], #4
 8008954:	4798      	blx	r3
 8008956:	3601      	adds	r6, #1
 8008958:	e7ee      	b.n	8008938 <__libc_init_array+0xc>
 800895a:	f855 3b04 	ldr.w	r3, [r5], #4
 800895e:	4798      	blx	r3
 8008960:	3601      	adds	r6, #1
 8008962:	e7f2      	b.n	800894a <__libc_init_array+0x1e>
 8008964:	08008b0c 	.word	0x08008b0c
 8008968:	08008b0c 	.word	0x08008b0c
 800896c:	08008b0c 	.word	0x08008b0c
 8008970:	08008b10 	.word	0x08008b10

08008974 <memcpy>:
 8008974:	440a      	add	r2, r1
 8008976:	4291      	cmp	r1, r2
 8008978:	f100 33ff 	add.w	r3, r0, #4294967295
 800897c:	d100      	bne.n	8008980 <memcpy+0xc>
 800897e:	4770      	bx	lr
 8008980:	b510      	push	{r4, lr}
 8008982:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008986:	f803 4f01 	strb.w	r4, [r3, #1]!
 800898a:	4291      	cmp	r1, r2
 800898c:	d1f9      	bne.n	8008982 <memcpy+0xe>
 800898e:	bd10      	pop	{r4, pc}

08008990 <memset>:
 8008990:	4402      	add	r2, r0
 8008992:	4603      	mov	r3, r0
 8008994:	4293      	cmp	r3, r2
 8008996:	d100      	bne.n	800899a <memset+0xa>
 8008998:	4770      	bx	lr
 800899a:	f803 1b01 	strb.w	r1, [r3], #1
 800899e:	e7f9      	b.n	8008994 <memset+0x4>

080089a0 <_init>:
 80089a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089a2:	bf00      	nop
 80089a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089a6:	bc08      	pop	{r3}
 80089a8:	469e      	mov	lr, r3
 80089aa:	4770      	bx	lr

080089ac <_fini>:
 80089ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ae:	bf00      	nop
 80089b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089b2:	bc08      	pop	{r3}
 80089b4:	469e      	mov	lr, r3
 80089b6:	4770      	bx	lr
