
../repos/charybdis/bandb/.libs/bantool:     file format elf32-littlearm


Disassembly of section .init:

000110a4 <.init>:
   110a4:	push	{r3, lr}
   110a8:	bl	11434 <fputs@plt+0x4c>
   110ac:	pop	{r3, pc}

Disassembly of section .plt:

000110b0 <rb_sleep@plt-0x14>:
   110b0:	push	{lr}		; (str lr, [sp, #-4]!)
   110b4:	ldr	lr, [pc, #4]	; 110c0 <rb_sleep@plt-0x4>
   110b8:	add	lr, pc, lr
   110bc:	ldr	pc, [lr, #8]!
   110c0:	andeq	r8, r8, r0, asr #30

000110c4 <rb_sleep@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #136, 20	; 0x88000
   110cc:	ldr	pc, [ip, #3904]!	; 0xf40

000110d0 <strerror@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #136, 20	; 0x88000
   110d8:	ldr	pc, [ip, #3896]!	; 0xf38

000110dc <mkdir@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #136, 20	; 0x88000
   110e4:	ldr	pc, [ip, #3888]!	; 0xf30

000110e8 <geteuid@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #136, 20	; 0x88000
   110f0:	ldr	pc, [ip, #3880]!	; 0xf28

000110f4 <abort@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #136, 20	; 0x88000
   110fc:	ldr	pc, [ip, #3872]!	; 0xf20

00011100 <localtime@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #136, 20	; 0x88000
   11108:	ldr	pc, [ip, #3864]!	; 0xf18

0001110c <memcmp@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #136, 20	; 0x88000
   11114:	ldr	pc, [ip, #3856]!	; 0xf10

00011118 <sysconf@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #136, 20	; 0x88000
   11120:	ldr	pc, [ip, #3848]!	; 0xf08

00011124 <__libc_start_main@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #136, 20	; 0x88000
   1112c:	ldr	pc, [ip, #3840]!	; 0xf00

00011130 <mremap@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #136, 20	; 0x88000
   11138:	ldr	pc, [ip, #3832]!	; 0xef8

0001113c <__gmon_start__@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #136, 20	; 0x88000
   11144:	ldr	pc, [ip, #3824]!	; 0xef0

00011148 <vsnprintf@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #136, 20	; 0x88000
   11150:	ldr	pc, [ip, #3816]!	; 0xee8

00011154 <fclose@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #136, 20	; 0x88000
   1115c:	ldr	pc, [ip, #3808]!	; 0xee0

00011160 <getenv@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #136, 20	; 0x88000
   11168:	ldr	pc, [ip, #3800]!	; 0xed8

0001116c <strchr@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #136, 20	; 0x88000
   11174:	ldr	pc, [ip, #3792]!	; 0xed0

00011178 <fchown@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #136, 20	; 0x88000
   11180:	ldr	pc, [ip, #3784]!	; 0xec8

00011184 <calloc@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #136, 20	; 0x88000
   1118c:	ldr	pc, [ip, #3776]!	; 0xec0

00011190 <fopen@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #136, 20	; 0x88000
   11198:	ldr	pc, [ip, #3768]!	; 0xeb8

0001119c <memset@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #136, 20	; 0x88000
   111a4:	ldr	pc, [ip, #3760]!	; 0xeb0

000111a8 <fsync@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #136, 20	; 0x88000
   111b0:	ldr	pc, [ip, #3752]!	; 0xea8

000111b4 <__fxstat64@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #136, 20	; 0x88000
   111bc:	ldr	pc, [ip, #3744]!	; 0xea0

000111c0 <fgets_unlocked@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #136, 20	; 0x88000
   111c8:	ldr	pc, [ip, #3736]!	; 0xe98

000111cc <rb_strlcpy@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #136, 20	; 0x88000
   111d4:	ldr	pc, [ip, #3728]!	; 0xe90

000111d8 <free@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #136, 20	; 0x88000
   111e0:	ldr	pc, [ip, #3720]!	; 0xe88

000111e4 <read@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #136, 20	; 0x88000
   111ec:	ldr	pc, [ip, #3712]!	; 0xe80

000111f0 <write@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #136, 20	; 0x88000
   111f8:	ldr	pc, [ip, #3704]!	; 0xe78

000111fc <access@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #136, 20	; 0x88000
   11204:	ldr	pc, [ip, #3696]!	; 0xe70

00011208 <gettimeofday@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #136, 20	; 0x88000
   11210:	ldr	pc, [ip, #3688]!	; 0xe68

00011214 <fflush@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #136, 20	; 0x88000
   1121c:	ldr	pc, [ip, #3680]!	; 0xe60

00011220 <strlen@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #136, 20	; 0x88000
   11228:	ldr	pc, [ip, #3672]!	; 0xe58

0001122c <unlink@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #136, 20	; 0x88000
   11234:	ldr	pc, [ip, #3664]!	; 0xe50

00011238 <getopt@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #136, 20	; 0x88000
   11240:	ldr	pc, [ip, #3656]!	; 0xe48

00011244 <memcpy@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #136, 20	; 0x88000
   1124c:	ldr	pc, [ip, #3648]!	; 0xe40

00011250 <bcmp@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #136, 20	; 0x88000
   11258:	ldr	pc, [ip, #3640]!	; 0xe38

0001125c <strtol@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #136, 20	; 0x88000
   11264:	ldr	pc, [ip, #3632]!	; 0xe30

00011268 <open64@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #136, 20	; 0x88000
   11270:	ldr	pc, [ip, #3624]!	; 0xe28

00011274 <raise@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #136, 20	; 0x88000
   1127c:	ldr	pc, [ip, #3616]!	; 0xe20

00011280 <fcntl64@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #136, 20	; 0x88000
   11288:	ldr	pc, [ip, #3608]!	; 0xe18

0001128c <strstr@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #136, 20	; 0x88000
   11294:	ldr	pc, [ip, #3600]!	; 0xe10

00011298 <close@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #136, 20	; 0x88000
   112a0:	ldr	pc, [ip, #3592]!	; 0xe08

000112a4 <fwrite@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #136, 20	; 0x88000
   112ac:	ldr	pc, [ip, #3584]!	; 0xe00

000112b0 <rb_outofmemory@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #136, 20	; 0x88000
   112b8:	ldr	pc, [ip, #3576]!	; 0xdf8

000112bc <time@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #136, 20	; 0x88000
   112c4:	ldr	pc, [ip, #3568]!	; 0xdf0

000112c8 <__xstat64@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #136, 20	; 0x88000
   112d0:	ldr	pc, [ip, #3560]!	; 0xde8

000112d4 <fprintf@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #136, 20	; 0x88000
   112dc:	ldr	pc, [ip, #3552]!	; 0xde0

000112e0 <lseek64@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #136, 20	; 0x88000
   112e8:	ldr	pc, [ip, #3544]!	; 0xdd8

000112ec <malloc@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #136, 20	; 0x88000
   112f4:	ldr	pc, [ip, #3536]!	; 0xdd0

000112f8 <mmap64@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #136, 20	; 0x88000
   11300:	ldr	pc, [ip, #3528]!	; 0xdc8

00011304 <getcwd@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #136, 20	; 0x88000
   1130c:	ldr	pc, [ip, #3520]!	; 0xdc0

00011310 <rmdir@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #136, 20	; 0x88000
   11318:	ldr	pc, [ip, #3512]!	; 0xdb8

0001131c <sleep@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #136, 20	; 0x88000
   11324:	ldr	pc, [ip, #3504]!	; 0xdb0

00011328 <memmove@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #136, 20	; 0x88000
   11330:	ldr	pc, [ip, #3496]!	; 0xda8

00011334 <getpid@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #136, 20	; 0x88000
   1133c:	ldr	pc, [ip, #3488]!	; 0xda0

00011340 <readlink@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #136, 20	; 0x88000
   11348:	ldr	pc, [ip, #3480]!	; 0xd98

0001134c <munmap@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #136, 20	; 0x88000
   11354:	ldr	pc, [ip, #3472]!	; 0xd90

00011358 <__lxstat64@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #136, 20	; 0x88000
   11360:	ldr	pc, [ip, #3464]!	; 0xd88

00011364 <snprintf@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #136, 20	; 0x88000
   1136c:	ldr	pc, [ip, #3456]!	; 0xd80

00011370 <strncmp@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #136, 20	; 0x88000
   11378:	ldr	pc, [ip, #3448]!	; 0xd78

0001137c <gmtime@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #136, 20	; 0x88000
   11384:	ldr	pc, [ip, #3440]!	; 0xd70

00011388 <utimes@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #136, 20	; 0x88000
   11390:	ldr	pc, [ip, #3432]!	; 0xd68

00011394 <realloc@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #136, 20	; 0x88000
   1139c:	ldr	pc, [ip, #3424]!	; 0xd60

000113a0 <ftruncate64@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #136, 20	; 0x88000
   113a8:	ldr	pc, [ip, #3416]!	; 0xd58

000113ac <strpbrk@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #136, 20	; 0x88000
   113b4:	ldr	pc, [ip, #3408]!	; 0xd50

000113b8 <fchmod@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #136, 20	; 0x88000
   113c0:	ldr	pc, [ip, #3400]!	; 0xd48

000113c4 <strcmp@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #136, 20	; 0x88000
   113cc:	ldr	pc, [ip, #3392]!	; 0xd40

000113d0 <exit@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #136, 20	; 0x88000
   113d8:	ldr	pc, [ip, #3384]!	; 0xd38

000113dc <__errno_location@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #136, 20	; 0x88000
   113e4:	ldr	pc, [ip, #3376]!	; 0xd30

000113e8 <fputs@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #136, 20	; 0x88000
   113f0:	ldr	pc, [ip, #3368]!	; 0xd28

Disassembly of section .text:

000113f8 <.text>:
   113f8:	mov	fp, #0
   113fc:	mov	lr, #0
   11400:	pop	{r1}		; (ldr r1, [sp], #4)
   11404:	mov	r2, sp
   11408:	push	{r2}		; (str r2, [sp, #-4]!)
   1140c:	push	{r0}		; (str r0, [sp, #-4]!)
   11410:	ldr	ip, [pc, #16]	; 11428 <fputs@plt+0x40>
   11414:	push	{ip}		; (str ip, [sp, #-4]!)
   11418:	ldr	r0, [pc, #12]	; 1142c <fputs@plt+0x44>
   1141c:	ldr	r3, [pc, #12]	; 11430 <fputs@plt+0x48>
   11420:	bl	11124 <__libc_start_main@plt>
   11424:	bl	110f4 <abort@plt>
   11428:	andeq	lr, r7, r0, lsl #19
   1142c:	andeq	r1, r1, r8, ror #9
   11430:	andeq	lr, r7, r0, lsr #18
   11434:	ldr	r3, [pc, #20]	; 11450 <fputs@plt+0x68>
   11438:	ldr	r2, [pc, #20]	; 11454 <fputs@plt+0x6c>
   1143c:	add	r3, pc, r3
   11440:	ldr	r2, [r3, r2]
   11444:	cmp	r2, #0
   11448:	bxeq	lr
   1144c:	b	1113c <__gmon_start__@plt>
   11450:			; <UNDEFINED> instruction: 0x00088bbc
   11454:	andeq	r0, r0, ip, lsl r1
   11458:	ldr	r0, [pc, #24]	; 11478 <fputs@plt+0x90>
   1145c:	ldr	r3, [pc, #24]	; 1147c <fputs@plt+0x94>
   11460:	cmp	r3, r0
   11464:	bxeq	lr
   11468:	ldr	r3, [pc, #16]	; 11480 <fputs@plt+0x98>
   1146c:	cmp	r3, #0
   11470:	bxeq	lr
   11474:	bx	r3
   11478:	andeq	sl, r9, r8, lsr #26
   1147c:	andeq	sl, r9, r8, lsr #26
   11480:	andeq	r0, r0, r0
   11484:	ldr	r0, [pc, #36]	; 114b0 <fputs@plt+0xc8>
   11488:	ldr	r1, [pc, #36]	; 114b4 <fputs@plt+0xcc>
   1148c:	sub	r1, r1, r0
   11490:	asr	r1, r1, #2
   11494:	add	r1, r1, r1, lsr #31
   11498:	asrs	r1, r1, #1
   1149c:	bxeq	lr
   114a0:	ldr	r3, [pc, #16]	; 114b8 <fputs@plt+0xd0>
   114a4:	cmp	r3, #0
   114a8:	bxeq	lr
   114ac:	bx	r3
   114b0:	andeq	sl, r9, r8, lsr #26
   114b4:	andeq	sl, r9, r8, lsr #26
   114b8:	andeq	r0, r0, r0
   114bc:	push	{r4, lr}
   114c0:	ldr	r4, [pc, #24]	; 114e0 <fputs@plt+0xf8>
   114c4:	ldrb	r3, [r4]
   114c8:	cmp	r3, #0
   114cc:	popne	{r4, pc}
   114d0:	bl	11458 <fputs@plt+0x70>
   114d4:	mov	r3, #1
   114d8:	strb	r3, [r4]
   114dc:	pop	{r4, pc}
   114e0:	andeq	sl, r9, r4, lsr sp
   114e4:	b	11484 <fputs@plt+0x9c>
   114e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114ec:	add	fp, sp, #28
   114f0:	sub	sp, sp, #28
   114f4:	sub	sp, sp, #8192	; 0x2000
   114f8:	mov	r4, r1
   114fc:	mov	r5, r0
   11500:	ldr	r1, [r1]
   11504:	movw	r0, #44364	; 0xad4c
   11508:	movt	r0, #9
   1150c:	mov	r2, #4096	; 0x1000
   11510:	bl	111cc <rb_strlcpy@plt>
   11514:	movw	r8, #59844	; 0xe9c4
   11518:	movt	r8, #7
   1151c:	movw	r6, #41256	; 0xa128
   11520:	movt	r6, #9
   11524:	add	r7, r6, #5
   11528:	add	r0, r6, #8
   1152c:	str	r0, [sp, #20]
   11530:	mov	sl, #1
   11534:	mov	r9, #0
   11538:	add	r0, r6, #6
   1153c:	str	r0, [sp, #16]
   11540:	add	r0, r6, #7
   11544:	str	r0, [sp, #12]
   11548:	b	11558 <fputs@plt+0x170>
   1154c:	mov	r0, r6
   11550:	strb	r9, [r0], #2
   11554:	strb	sl, [r0]
   11558:	mov	r0, r5
   1155c:	mov	r1, r4
   11560:	mov	r2, r8
   11564:	bl	11238 <getopt@plt>
   11568:	sub	r1, r0, #100	; 0x64
   1156c:	cmp	r1, #19
   11570:	bhi	11624 <fputs@plt+0x23c>
   11574:	add	r2, pc, #4
   11578:	mov	r0, r7
   1157c:	ldr	pc, [r2, r1, lsl #2]
   11580:	ldrdeq	r1, [r1], -r0
   11584:	andeq	r1, r1, r4, lsl r6
   11588:	andeq	r1, r1, r4, ror #18
   1158c:	andeq	r1, r1, r4, ror #18
   11590:	andeq	r1, r1, ip, ror #18
   11594:	andeq	r1, r1, ip, asr #10
   11598:	andeq	r1, r1, r4, ror #18
   1159c:	andeq	r1, r1, r4, ror #18
   115a0:	andeq	r1, r1, r4, ror #18
   115a4:	andeq	r1, r1, r4, ror #18
   115a8:	andeq	r1, r1, r4, ror #18
   115ac:	andeq	r1, r1, r4, ror #18
   115b0:	andeq	r1, r1, r4, asr r5
   115b4:	andeq	r1, r1, r4, ror #18
   115b8:	andeq	r1, r1, r4, ror #18
   115bc:	andeq	r1, r1, r4, lsl #12
   115c0:	andeq	r1, r1, r4, ror #18
   115c4:	andeq	r1, r1, r8, ror #11
   115c8:	strdeq	r1, [r1], -r8
   115cc:	ldrdeq	r1, [r1], -ip
   115d0:	ldr	r0, [sp, #20]
   115d4:	strb	sl, [r0]
   115d8:	b	11558 <fputs@plt+0x170>
   115dc:	ldr	r0, [sp, #12]
   115e0:	strb	sl, [r0]
   115e4:	b	11558 <fputs@plt+0x170>
   115e8:	mov	r0, r6
   115ec:	strb	r9, [r0], #3
   115f0:	strb	sl, [r0]
   115f4:	b	11558 <fputs@plt+0x170>
   115f8:	ldr	r0, [sp, #16]
   115fc:	strb	sl, [r0]
   11600:	b	11558 <fputs@plt+0x170>
   11604:	mov	r0, r6
   11608:	strb	r9, [r0], #4
   1160c:	strb	sl, [r0]
   11610:	b	11558 <fputs@plt+0x170>
   11614:	mov	r0, r6
   11618:	strb	r9, [r0], #1
   1161c:	strb	sl, [r0]
   11620:	b	11558 <fputs@plt+0x170>
   11624:	cmn	r0, #1
   11628:	ldrbeq	r0, [r6]
   1162c:	cmpeq	r0, #0
   11630:	bne	11964 <fputs@plt+0x57c>
   11634:	ldrb	r0, [r6, #1]
   11638:	ldrb	r1, [r6, #2]
   1163c:	cmp	r1, #0
   11640:	cmpne	r0, #0
   11644:	bne	11974 <fputs@plt+0x58c>
   11648:	cmp	r0, #0
   1164c:	beq	1165c <fputs@plt+0x274>
   11650:	ldrb	r1, [r6, #7]
   11654:	cmp	r1, #0
   11658:	bne	11974 <fputs@plt+0x58c>
   1165c:	ldrb	r1, [r6, #3]
   11660:	orrs	r0, r1, r0
   11664:	beq	11674 <fputs@plt+0x28c>
   11668:	ldrb	r0, [r6, #5]
   1166c:	cmp	r0, #0
   11670:	bne	11974 <fputs@plt+0x58c>
   11674:	movw	r0, #44328	; 0xad28
   11678:	movt	r0, #9
   1167c:	ldr	r0, [r0]
   11680:	ldr	r1, [r4, r0, lsl #2]
   11684:	add	lr, sp, #4096	; 0x1000
   11688:	add	r0, lr, #24
   1168c:	cmp	r1, #0
   11690:	beq	1169c <fputs@plt+0x2b4>
   11694:	mov	r2, #4096	; 0x1000
   11698:	b	116a8 <fputs@plt+0x2c0>
   1169c:	movw	r1, #59978	; 0xea4a
   116a0:	movt	r1, #7
   116a4:	mov	r2, #18
   116a8:	bl	111cc <rb_strlcpy@plt>
   116ac:	movw	r7, #44332	; 0xad2c
   116b0:	movt	r7, #9
   116b4:	ldr	r0, [r7]
   116b8:	movw	r1, #59996	; 0xea5c
   116bc:	movt	r1, #7
   116c0:	movw	r2, #60022	; 0xea76
   116c4:	movt	r2, #7
   116c8:	bl	112d4 <fprintf@plt>
   116cc:	ldrb	r0, [r6, #5]
   116d0:	cmp	r0, #0
   116d4:	bne	11788 <fputs@plt+0x3a0>
   116d8:	movw	r0, #7136	; 0x1be0
   116dc:	movt	r0, #1
   116e0:	bl	129ac <fputs@plt+0x15c4>
   116e4:	cmn	r0, #1
   116e8:	beq	119e0 <fputs@plt+0x5f8>
   116ec:	bl	11be4 <fputs@plt+0x7fc>
   116f0:	ldrb	r0, [r6, #4]
   116f4:	cmp	r0, #0
   116f8:	blne	11d1c <fputs@plt+0x934>
   116fc:	ldrb	r0, [r6, #2]
   11700:	cmp	r0, #0
   11704:	ldrbne	r0, [r6, #7]
   11708:	cmpne	r0, #0
   1170c:	beq	11788 <fputs@plt+0x3a0>
   11710:	mov	r0, #1
   11714:	strb	r0, [r6, #8]
   11718:	ldr	r3, [r7]
   1171c:	mov	r5, #3
   11720:	movw	r4, #60062	; 0xea9e
   11724:	movt	r4, #7
   11728:	mov	r0, r4
   1172c:	mov	r1, #48	; 0x30
   11730:	mov	r2, #1
   11734:	bl	112a4 <fwrite@plt>
   11738:	subs	r5, r5, #1
   1173c:	ldr	r3, [r7]
   11740:	bne	11728 <fputs@plt+0x340>
   11744:	movw	r0, #60111	; 0xeacf
   11748:	movt	r0, #7
   1174c:	mov	r1, #21
   11750:	mov	r2, #1
   11754:	bl	112a4 <fwrite@plt>
   11758:	ldr	r0, [r7]
   1175c:	bl	11214 <fflush@plt>
   11760:	mov	r0, #10
   11764:	mov	r1, #0
   11768:	bl	110c4 <rb_sleep@plt>
   1176c:	ldr	r3, [r7]
   11770:	movw	r0, #60133	; 0xeae5
   11774:	movt	r0, #7
   11778:	mov	r1, #15
   1177c:	mov	r2, #1
   11780:	bl	112a4 <fwrite@plt>
   11784:	bl	11d58 <fputs@plt+0x970>
   11788:	ldrb	r0, [r6, #6]
   1178c:	cmp	r0, #0
   11790:	ldrbne	r0, [r6, #8]
   11794:	cmpne	r0, #0
   11798:	beq	117b4 <fputs@plt+0x3cc>
   1179c:	ldr	r3, [r7]
   117a0:	movw	r0, #60149	; 0xeaf5
   117a4:	movt	r0, #7
   117a8:	mov	r1, #29
   117ac:	mov	r2, #1
   117b0:	bl	112a4 <fwrite@plt>
   117b4:	mov	r4, #0
   117b8:	movw	sl, #62944	; 0xf5e0
   117bc:	movt	sl, #7
   117c0:	movw	r9, #62912	; 0xf5c0
   117c4:	movt	r9, #7
   117c8:	add	r5, sp, #24
   117cc:	movw	r8, #60179	; 0xeb13
   117d0:	movt	r8, #7
   117d4:	add	lr, sp, #4096	; 0x1000
   117d8:	add	r7, lr, #24
   117dc:	b	117ec <fputs@plt+0x404>
   117e0:	add	r4, r4, #1
   117e4:	cmp	r4, #8
   117e8:	beq	11884 <fputs@plt+0x49c>
   117ec:	ldr	r0, [sl, r4, lsl #2]
   117f0:	str	r0, [sp, #4]
   117f4:	ldr	r0, [r9, r4, lsl #2]
   117f8:	str	r0, [sp]
   117fc:	mov	r0, r5
   11800:	mov	r1, #4096	; 0x1000
   11804:	mov	r2, r8
   11808:	mov	r3, r7
   1180c:	bl	11364 <snprintf@plt>
   11810:	cmp	r0, #4096	; 0x1000
   11814:	bcs	1193c <fputs@plt+0x554>
   11818:	ldrb	r0, [r6, #2]
   1181c:	cmp	r0, #0
   11820:	beq	1183c <fputs@plt+0x454>
   11824:	ldrb	r1, [r6, #5]
   11828:	cmp	r1, #0
   1182c:	bne	1183c <fputs@plt+0x454>
   11830:	mov	r0, #0
   11834:	bl	12ec0 <fputs@plt+0x1ad8>
   11838:	ldrb	r0, [r6, #2]
   1183c:	cmp	r0, #0
   11840:	movne	r0, r5
   11844:	movne	r1, r4
   11848:	blne	11da8 <fputs@plt+0x9c0>
   1184c:	ldrb	r0, [r6, #1]
   11850:	cmp	r0, #0
   11854:	movne	r0, r5
   11858:	movne	r1, r4
   1185c:	blne	12318 <fputs@plt+0xf30>
   11860:	ldrb	r0, [r6, #2]
   11864:	cmp	r0, #0
   11868:	beq	117e0 <fputs@plt+0x3f8>
   1186c:	ldrb	r0, [r6, #5]
   11870:	cmp	r0, #0
   11874:	bne	117e0 <fputs@plt+0x3f8>
   11878:	mov	r0, #1
   1187c:	bl	12ec0 <fputs@plt+0x1ad8>
   11880:	b	117e0 <fputs@plt+0x3f8>
   11884:	ldrb	r0, [r6, #2]
   11888:	cmp	r0, #0
   1188c:	movw	r5, #44332	; 0xad2c
   11890:	movt	r5, #9
   11894:	beq	11914 <fputs@plt+0x52c>
   11898:	movw	r4, #44344	; 0xad38
   1189c:	movt	r4, #9
   118a0:	ldr	r2, [r4, #16]
   118a4:	cmp	r2, #0
   118a8:	beq	118b8 <fputs@plt+0x4d0>
   118ac:	ldrb	r0, [r6, #6]
   118b0:	cmp	r0, #0
   118b4:	bne	11920 <fputs@plt+0x538>
   118b8:	ldr	r0, [r5]
   118bc:	ldm	r4, {r2, r3}
   118c0:	ldr	r1, [r4, #8]
   118c4:	ldr	r7, [r4, #12]
   118c8:	stm	sp, {r1, r7}
   118cc:	movw	r1, #60280	; 0xeb78
   118d0:	movt	r1, #7
   118d4:	bl	112d4 <fprintf@plt>
   118d8:	ldr	r3, [r5]
   118dc:	movw	r0, #60344	; 0xebb8
   118e0:	movt	r0, #7
   118e4:	mov	r1, #137	; 0x89
   118e8:	mov	r2, #1
   118ec:	bl	112a4 <fwrite@plt>
   118f0:	ldrb	r0, [r6, #5]
   118f4:	cmp	r0, #0
   118f8:	beq	11914 <fputs@plt+0x52c>
   118fc:	ldr	r3, [r5]
   11900:	movw	r0, #60482	; 0xec42
   11904:	movt	r0, #7
   11908:	mov	r1, #72	; 0x48
   1190c:	mov	r2, #1
   11910:	bl	112a4 <fwrite@plt>
   11914:	mov	r0, #0
   11918:	sub	sp, fp, #28
   1191c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11920:	movw	r0, #44336	; 0xad30
   11924:	movt	r0, #9
   11928:	ldr	r0, [r0]
   1192c:	movw	r1, #60227	; 0xeb43
   11930:	movt	r1, #7
   11934:	bl	112d4 <fprintf@plt>
   11938:	b	118b8 <fputs@plt+0x4d0>
   1193c:	movw	r0, #44336	; 0xad30
   11940:	movt	r0, #9
   11944:	ldr	r3, [r0]
   11948:	movw	r0, #60192	; 0xeb20
   1194c:	movt	r0, #7
   11950:	mov	r1, #34	; 0x22
   11954:	mov	r2, #1
   11958:	bl	112a4 <fwrite@plt>
   1195c:	mov	r0, #1
   11960:	bl	113d0 <exit@plt>
   11964:	mov	r0, #1
   11968:	bl	119fc <fputs@plt+0x614>
   1196c:	mov	r0, #0
   11970:	bl	119fc <fputs@plt+0x614>
   11974:	movw	r4, #44336	; 0xad30
   11978:	movt	r4, #9
   1197c:	ldr	r3, [r4]
   11980:	movw	r0, #59854	; 0xe9ce
   11984:	movt	r0, #7
   11988:	mov	r1, #28
   1198c:	mov	r2, #1
   11990:	bl	112a4 <fwrite@plt>
   11994:	ldrb	r0, [r6, #1]
   11998:	cmp	r0, #0
   1199c:	ldrbne	r0, [r6, #5]
   119a0:	cmpne	r0, #0
   119a4:	beq	119c0 <fputs@plt+0x5d8>
   119a8:	ldr	r3, [r4]
   119ac:	movw	r0, #59883	; 0xe9eb
   119b0:	movt	r0, #7
   119b4:	mov	r1, #48	; 0x30
   119b8:	mov	r2, #1
   119bc:	bl	112a4 <fwrite@plt>
   119c0:	ldr	r0, [r4]
   119c4:	movw	r1, #59932	; 0xea1c
   119c8:	movt	r1, #7
   119cc:	movw	r2, #44364	; 0xad4c
   119d0:	movt	r2, #9
   119d4:	bl	112d4 <fprintf@plt>
   119d8:	mov	r0, #1
   119dc:	bl	113d0 <exit@plt>
   119e0:	movw	r0, #44336	; 0xad30
   119e4:	movt	r0, #9
   119e8:	ldr	r3, [r0]
   119ec:	movw	r0, #60028	; 0xea7c
   119f0:	movt	r0, #7
   119f4:	mov	r1, #33	; 0x21
   119f8:	b	11954 <fputs@plt+0x56c>
   119fc:	push	{fp, lr}
   11a00:	mov	fp, sp
   11a04:	mov	r4, r0
   11a08:	movw	r5, #44336	; 0xad30
   11a0c:	movt	r5, #9
   11a10:	ldr	r0, [r5]
   11a14:	movw	r1, #61517	; 0xf04d
   11a18:	movt	r1, #7
   11a1c:	movw	r2, #60022	; 0xea76
   11a20:	movt	r2, #7
   11a24:	bl	112d4 <fprintf@plt>
   11a28:	ldr	r3, [r5]
   11a2c:	movw	r0, #61562	; 0xf07a
   11a30:	movt	r0, #7
   11a34:	mov	r1, #53	; 0x35
   11a38:	mov	r2, #1
   11a3c:	bl	112a4 <fwrite@plt>
   11a40:	ldr	r3, [r5]
   11a44:	movw	r0, #61616	; 0xf0b0
   11a48:	movt	r0, #7
   11a4c:	mov	r1, #235	; 0xeb
   11a50:	mov	r2, #1
   11a54:	bl	112a4 <fwrite@plt>
   11a58:	ldr	r0, [r5]
   11a5c:	movw	r1, #61852	; 0xf19c
   11a60:	movt	r1, #7
   11a64:	movw	r2, #44364	; 0xad4c
   11a68:	movt	r2, #9
   11a6c:	bl	112d4 <fprintf@plt>
   11a70:	ldr	r3, [r5]
   11a74:	movw	r0, #61903	; 0xf1cf
   11a78:	movt	r0, #7
   11a7c:	mov	r1, #47	; 0x2f
   11a80:	mov	r2, #1
   11a84:	bl	112a4 <fwrite@plt>
   11a88:	ldr	r3, [r5]
   11a8c:	movw	r0, #61951	; 0xf1ff
   11a90:	movt	r0, #7
   11a94:	mov	r1, #56	; 0x38
   11a98:	mov	r2, #1
   11a9c:	bl	112a4 <fwrite@plt>
   11aa0:	ldr	r3, [r5]
   11aa4:	movw	r0, #62008	; 0xf238
   11aa8:	movt	r0, #7
   11aac:	mov	r1, #58	; 0x3a
   11ab0:	mov	r2, #1
   11ab4:	bl	112a4 <fwrite@plt>
   11ab8:	ldr	r3, [r5]
   11abc:	movw	r0, #62067	; 0xf273
   11ac0:	movt	r0, #7
   11ac4:	mov	r1, #84	; 0x54
   11ac8:	mov	r2, #1
   11acc:	bl	112a4 <fwrite@plt>
   11ad0:	ldr	r3, [r5]
   11ad4:	movw	r0, #62152	; 0xf2c8
   11ad8:	movt	r0, #7
   11adc:	mov	r1, #69	; 0x45
   11ae0:	mov	r2, #1
   11ae4:	bl	112a4 <fwrite@plt>
   11ae8:	ldr	r3, [r5]
   11aec:	movw	r0, #62222	; 0xf30e
   11af0:	movt	r0, #7
   11af4:	mov	r1, #68	; 0x44
   11af8:	mov	r2, #1
   11afc:	bl	112a4 <fwrite@plt>
   11b00:	ldr	r3, [r5]
   11b04:	movw	r0, #62291	; 0xf353
   11b08:	movt	r0, #7
   11b0c:	mov	r1, #73	; 0x49
   11b10:	mov	r2, #1
   11b14:	bl	112a4 <fwrite@plt>
   11b18:	ldr	r3, [r5]
   11b1c:	movw	r0, #62365	; 0xf39d
   11b20:	movt	r0, #7
   11b24:	mov	r1, #61	; 0x3d
   11b28:	mov	r2, #1
   11b2c:	bl	112a4 <fwrite@plt>
   11b30:	ldr	r3, [r5]
   11b34:	movw	r0, #62427	; 0xf3db
   11b38:	movt	r0, #7
   11b3c:	mov	r1, #90	; 0x5a
   11b40:	mov	r2, #1
   11b44:	bl	112a4 <fwrite@plt>
   11b48:	ldr	r3, [r5]
   11b4c:	movw	r0, #62518	; 0xf436
   11b50:	movt	r0, #7
   11b54:	mov	r1, #46	; 0x2e
   11b58:	mov	r2, #1
   11b5c:	bl	112a4 <fwrite@plt>
   11b60:	ldr	r3, [r5]
   11b64:	movw	r0, #62565	; 0xf465
   11b68:	movt	r0, #7
   11b6c:	mov	r1, #77	; 0x4d
   11b70:	mov	r2, #1
   11b74:	bl	112a4 <fwrite@plt>
   11b78:	ldr	r3, [r5]
   11b7c:	movw	r0, #62643	; 0xf4b3
   11b80:	movt	r0, #7
   11b84:	mov	r1, #51	; 0x33
   11b88:	mov	r2, #1
   11b8c:	bl	112a4 <fwrite@plt>
   11b90:	ldr	r3, [r5]
   11b94:	movw	r0, #62695	; 0xf4e7
   11b98:	movt	r0, #7
   11b9c:	mov	r1, #70	; 0x46
   11ba0:	mov	r2, #1
   11ba4:	bl	112a4 <fwrite@plt>
   11ba8:	ldr	r3, [r5]
   11bac:	movw	r0, #62766	; 0xf52e
   11bb0:	movt	r0, #7
   11bb4:	mov	r1, #87	; 0x57
   11bb8:	mov	r2, #1
   11bbc:	bl	112a4 <fwrite@plt>
   11bc0:	ldr	r3, [r5]
   11bc4:	movw	r0, #62854	; 0xf586
   11bc8:	movt	r0, #7
   11bcc:	mov	r1, #54	; 0x36
   11bd0:	mov	r2, #1
   11bd4:	bl	112a4 <fwrite@plt>
   11bd8:	mov	r0, r4
   11bdc:	bl	113d0 <exit@plt>
   11be0:	bx	lr
   11be4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11be8:	add	fp, sp, #28
   11bec:	sub	sp, sp, #20
   11bf0:	movw	r0, #41256	; 0xa128
   11bf4:	movt	r0, #9
   11bf8:	ldrb	r1, [r0, #3]
   11bfc:	ldrb	r0, [r0, #6]
   11c00:	orrs	r0, r0, r1
   11c04:	beq	11c28 <fputs@plt+0x840>
   11c08:	movw	r0, #44332	; 0xad2c
   11c0c:	movt	r0, #9
   11c10:	ldr	r3, [r0]
   11c14:	movw	r0, #61226	; 0xef2a
   11c18:	movt	r0, #7
   11c1c:	mov	r1, #22
   11c20:	mov	r2, #1
   11c24:	bl	112a4 <fwrite@plt>
   11c28:	mov	r6, #0
   11c2c:	movw	sl, #60743	; 0xed47
   11c30:	movt	sl, #7
   11c34:	add	r7, sp, #12
   11c38:	movw	r4, #61374	; 0xefbe
   11c3c:	movt	r4, #7
   11c40:	movw	r9, #62976	; 0xf600
   11c44:	movt	r9, #7
   11c48:	b	11c70 <fputs@plt+0x888>
   11c4c:	mov	r0, #0
   11c50:	movw	r1, #61273	; 0xef59
   11c54:	movt	r1, #7
   11c58:	mov	r2, r5
   11c5c:	bl	12b74 <fputs@plt+0x178c>
   11c60:	ldr	r6, [sp, #8]
   11c64:	add	r6, r6, #2
   11c68:	cmp	r6, #8
   11c6c:	bcs	11d14 <fputs@plt+0x92c>
   11c70:	movw	r0, #62912	; 0xf5c0
   11c74:	movt	r0, #7
   11c78:	ldr	r5, [r0, r6, lsl #2]
   11c7c:	mov	r0, r5
   11c80:	bl	12974 <fputs@plt+0x158c>
   11c84:	cmp	r0, #0
   11c88:	str	r6, [sp, #8]
   11c8c:	beq	11c4c <fputs@plt+0x864>
   11c90:	mvn	r8, #0
   11c94:	movw	r6, #60579	; 0xeca3
   11c98:	movt	r6, #7
   11c9c:	b	11cdc <fputs@plt+0x8f4>
   11ca0:	movw	r1, #28733	; 0x703d
   11ca4:	movt	r1, #8
   11ca8:	mov	r0, r7
   11cac:	mov	r2, #8
   11cb0:	bl	111cc <rb_strlcpy@plt>
   11cb4:	str	r7, [sp]
   11cb8:	mov	r0, #0
   11cbc:	mov	r1, r4
   11cc0:	mov	r2, r5
   11cc4:	mov	r3, r6
   11cc8:	bl	12b74 <fputs@plt+0x178c>
   11ccc:	ldr	r6, [r9, -r8, lsl #2]
   11cd0:	sub	r8, r8, #1
   11cd4:	cmn	r8, #7
   11cd8:	beq	11c60 <fputs@plt+0x878>
   11cdc:	mov	r0, r6
   11ce0:	mov	r1, sl
   11ce4:	bl	113c4 <strcmp@plt>
   11ce8:	cmp	r0, #0
   11cec:	bne	11ca0 <fputs@plt+0x8b8>
   11cf0:	mov	r0, r6
   11cf4:	movw	r1, #60579	; 0xeca3
   11cf8:	movt	r1, #7
   11cfc:	bl	113c4 <strcmp@plt>
   11d00:	cmp	r0, #0
   11d04:	movw	r1, #61366	; 0xefb6
   11d08:	movt	r1, #7
   11d0c:	bne	11ca0 <fputs@plt+0x8b8>
   11d10:	b	11ca8 <fputs@plt+0x8c0>
   11d14:	sub	sp, fp, #28
   11d18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11d1c:	push	{fp, lr}
   11d20:	mov	fp, sp
   11d24:	movw	r0, #44332	; 0xad2c
   11d28:	movt	r0, #9
   11d2c:	ldr	r3, [r0]
   11d30:	movw	r0, #61470	; 0xf01e
   11d34:	movt	r0, #7
   11d38:	mov	r1, #25
   11d3c:	mov	r2, #1
   11d40:	bl	112a4 <fwrite@plt>
   11d44:	movw	r1, #61496	; 0xf038
   11d48:	movt	r1, #7
   11d4c:	mov	r0, #0
   11d50:	pop	{fp, lr}
   11d54:	b	12b74 <fputs@plt+0x178c>
   11d58:	push	{r4, r5, r6, sl, fp, lr}
   11d5c:	add	fp, sp, #16
   11d60:	mov	r5, #0
   11d64:	mov	r0, #0
   11d68:	bl	12ec0 <fputs@plt+0x1ad8>
   11d6c:	movw	r6, #62912	; 0xf5c0
   11d70:	movt	r6, #7
   11d74:	movw	r4, #61503	; 0xf03f
   11d78:	movt	r4, #7
   11d7c:	ldr	r2, [r6, r5, lsl #2]
   11d80:	mov	r0, #0
   11d84:	mov	r1, r4
   11d88:	bl	12b74 <fputs@plt+0x178c>
   11d8c:	add	r5, r5, #2
   11d90:	cmp	r5, #8
   11d94:	bcc	11d7c <fputs@plt+0x994>
   11d98:	mov	r0, #1
   11d9c:	bl	12ec0 <fputs@plt+0x1ad8>
   11da0:	pop	{r4, r5, r6, sl, fp, lr}
   11da4:	b	11be4 <fputs@plt+0x7fc>
   11da8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11dac:	add	fp, sp, #28
   11db0:	sub	sp, sp, #820	; 0x334
   11db4:	mov	r6, r1
   11db8:	mov	r4, r0
   11dbc:	movw	r7, #41256	; 0xa128
   11dc0:	movt	r7, #9
   11dc4:	ldrb	r0, [r7, #6]
   11dc8:	cmp	r0, #0
   11dcc:	movw	sl, #44332	; 0xad2c
   11dd0:	movt	sl, #9
   11dd4:	beq	11dec <fputs@plt+0xa04>
   11dd8:	ldr	r0, [sl]
   11ddc:	movw	r1, #60748	; 0xed4c
   11de0:	movt	r1, #7
   11de4:	mov	r2, r4
   11de8:	bl	112d4 <fprintf@plt>
   11dec:	movw	r1, #22021	; 0x5605
   11df0:	movt	r1, #8
   11df4:	mov	r0, r4
   11df8:	bl	11190 <fopen@plt>
   11dfc:	cmp	r0, #0
   11e00:	beq	121ac <fputs@plt+0xdc4>
   11e04:	mov	r5, r0
   11e08:	movw	r1, #60578	; 0xeca2
   11e0c:	movt	r1, #7
   11e10:	mov	r0, r4
   11e14:	bl	1128c <strstr@plt>
   11e18:	mov	r8, r0
   11e1c:	add	r0, sp, #304	; 0x130
   11e20:	mov	r1, #512	; 0x200
   11e24:	mov	r2, r5
   11e28:	bl	111c0 <fgets_unlocked@plt>
   11e2c:	cmp	r8, #0
   11e30:	movwne	r8, #1
   11e34:	cmp	r0, #0
   11e38:	beq	12208 <fputs@plt+0xe20>
   11e3c:	mov	r9, #0
   11e40:	add	r7, sp, #304	; 0x130
   11e44:	movw	r4, #60904	; 0xede8
   11e48:	movt	r4, #7
   11e4c:	mov	r0, #0
   11e50:	str	r0, [sp, #32]
   11e54:	mov	r0, #0
   11e58:	mov	r3, #0
   11e5c:	str	r6, [sp, #40]	; 0x28
   11e60:	str	r3, [sp, #36]	; 0x24
   11e64:	mov	r6, r0
   11e68:	b	11e88 <fputs@plt+0xaa0>
   11e6c:	ldr	r6, [sp, #28]
   11e70:	mov	r0, r7
   11e74:	mov	r1, #512	; 0x200
   11e78:	mov	r2, r5
   11e7c:	bl	111c0 <fgets_unlocked@plt>
   11e80:	cmp	r0, #0
   11e84:	beq	12194 <fputs@plt+0xdac>
   11e88:	mov	r0, r7
   11e8c:	mov	r1, r4
   11e90:	bl	113ac <strpbrk@plt>
   11e94:	cmp	r0, #0
   11e98:	strbne	r9, [r0]
   11e9c:	ldrb	r0, [sp, #304]	; 0x130
   11ea0:	cmp	r0, #35	; 0x23
   11ea4:	cmpne	r0, #0
   11ea8:	beq	11e70 <fputs@plt+0xa88>
   11eac:	mov	r0, r7
   11eb0:	bl	127c8 <fputs@plt+0x13e0>
   11eb4:	cmp	r0, #0
   11eb8:	beq	11e70 <fputs@plt+0xa88>
   11ebc:	mov	sl, r0
   11ec0:	ldrb	r0, [r0]
   11ec4:	cmp	r0, #0
   11ec8:	beq	11e70 <fputs@plt+0xa88>
   11ecc:	ldr	r0, [sp, #40]	; 0x28
   11ed0:	cmp	r0, #7
   11ed4:	bhi	12000 <fputs@plt+0xc18>
   11ed8:	mov	r1, #1
   11edc:	mov	r2, #204	; 0xcc
   11ee0:	tst	r2, r1, lsl r0
   11ee4:	bne	11f0c <fputs@plt+0xb24>
   11ee8:	mov	r2, #48	; 0x30
   11eec:	tst	r2, r1, lsl r0
   11ef0:	beq	12000 <fputs@plt+0xc18>
   11ef4:	mov	r0, sl
   11ef8:	bl	128a4 <fputs@plt+0x14bc>
   11efc:	bl	12770 <fputs@plt+0x1388>
   11f00:	mov	sl, r0
   11f04:	mov	r0, #0
   11f08:	bl	127c8 <fputs@plt+0x13e0>
   11f0c:	mov	r0, r6
   11f10:	str	r0, [sp, #28]
   11f14:	mov	r0, #0
   11f18:	bl	127c8 <fputs@plt+0x13e0>
   11f1c:	cmp	r0, #0
   11f20:	beq	11e6c <fputs@plt+0xa84>
   11f24:	ldrb	r1, [r0]
   11f28:	cmp	r1, #0
   11f2c:	ldr	r6, [sp, #28]
   11f30:	beq	11e70 <fputs@plt+0xa88>
   11f34:	str	r0, [sp, #24]
   11f38:	ldr	r0, [sp, #40]	; 0x28
   11f3c:	cmp	r0, #3
   11f40:	bhi	11f58 <fputs@plt+0xb70>
   11f44:	mov	r0, #0
   11f48:	bl	127c8 <fputs@plt+0x13e0>
   11f4c:	str	r0, [sp, #32]
   11f50:	mov	r0, #0
   11f54:	bl	127c8 <fputs@plt+0x13e0>
   11f58:	mov	r0, #0
   11f5c:	bl	127c8 <fputs@plt+0x13e0>
   11f60:	mov	r6, r0
   11f64:	bl	11220 <strlen@plt>
   11f68:	add	r0, r6, r0
   11f6c:	add	r0, r0, #2
   11f70:	bl	128fc <fputs@plt+0x1514>
   11f74:	str	r0, [sp, #20]
   11f78:	cmp	r6, #0
   11f7c:	beq	11f8c <fputs@plt+0xba4>
   11f80:	ldrb	r0, [r6]
   11f84:	cmp	r0, #0
   11f88:	bne	11f94 <fputs@plt+0xbac>
   11f8c:	movw	r6, #60907	; 0xedeb
   11f90:	movt	r6, #7
   11f94:	ldr	r0, [sp, #40]	; 0x28
   11f98:	cmp	r0, #1
   11f9c:	bhi	12028 <fputs@plt+0xc40>
   11fa0:	mov	r0, sl
   11fa4:	mov	r1, #33	; 0x21
   11fa8:	bl	1116c <strchr@plt>
   11fac:	cmp	r0, #0
   11fb0:	beq	12028 <fputs@plt+0xc40>
   11fb4:	movw	r0, #44336	; 0xad30
   11fb8:	movt	r0, #9
   11fbc:	ldr	r0, [r0]
   11fc0:	str	r6, [sp]
   11fc4:	movw	r1, #60915	; 0xedf3
   11fc8:	movt	r1, #7
   11fcc:	mov	r2, sl
   11fd0:	ldr	r6, [sp, #28]
   11fd4:	mov	r3, r6
   11fd8:	bl	112d4 <fprintf@plt>
   11fdc:	movw	r0, #44336	; 0xad30
   11fe0:	movt	r0, #9
   11fe4:	ldr	r3, [r0]
   11fe8:	movw	r0, #60957	; 0xee1d
   11fec:	movt	r0, #7
   11ff0:	mov	r1, #41	; 0x29
   11ff4:	mov	r2, #1
   11ff8:	bl	112a4 <fwrite@plt>
   11ffc:	b	11e70 <fputs@plt+0xa88>
   12000:	mov	r6, #0
   12004:	mov	r0, #0
   12008:	bl	127c8 <fputs@plt+0x13e0>
   1200c:	cmp	r0, #0
   12010:	beq	11e70 <fputs@plt+0xa88>
   12014:	ldrb	r1, [r0]
   12018:	cmp	r1, #0
   1201c:	mov	r6, r0
   12020:	bne	11f10 <fputs@plt+0xb28>
   12024:	b	11e70 <fputs@plt+0xa88>
   12028:	ldr	r1, [sp, #32]
   1202c:	cmp	r1, #0
   12030:	beq	12058 <fputs@plt+0xc70>
   12034:	ldrb	r0, [r1]
   12038:	cmp	r0, #0
   1203c:	beq	12058 <fputs@plt+0xc70>
   12040:	str	r1, [sp]
   12044:	add	r0, sp, #44	; 0x2c
   12048:	mov	r1, #260	; 0x104
   1204c:	movw	r2, #60999	; 0xee47
   12050:	movt	r2, #7
   12054:	b	12068 <fputs@plt+0xc80>
   12058:	add	r0, sp, #44	; 0x2c
   1205c:	mov	r1, #260	; 0x104
   12060:	movw	r2, #20776	; 0x5128
   12064:	movt	r2, #8
   12068:	ldr	r3, [sp, #24]
   1206c:	bl	11364 <snprintf@plt>
   12070:	movw	r1, #41256	; 0xa128
   12074:	movt	r1, #9
   12078:	ldrb	r0, [r1, #5]
   1207c:	cmp	r0, #0
   12080:	bne	120f4 <fputs@plt+0xd0c>
   12084:	ldrb	r0, [r1, #8]
   12088:	cmp	r0, #0
   1208c:	bne	120ac <fputs@plt+0xcc4>
   12090:	ldr	r0, [sp, #40]	; 0x28
   12094:	movw	r1, #62912	; 0xf5c0
   12098:	movt	r1, #7
   1209c:	ldr	r2, [r1, r0, lsl #2]
   120a0:	mov	r0, sl
   120a4:	ldr	r1, [sp, #28]
   120a8:	bl	12948 <fputs@plt+0x1560>
   120ac:	ldr	r0, [sp, #28]
   120b0:	stm	sp, {r0, r6}
   120b4:	ldr	r0, [sp, #20]
   120b8:	str	r0, [sp, #8]
   120bc:	str	r8, [sp, #12]
   120c0:	add	r0, sp, #44	; 0x2c
   120c4:	str	r0, [sp, #16]
   120c8:	ldr	r0, [sp, #40]	; 0x28
   120cc:	movw	r1, #62912	; 0xf5c0
   120d0:	movt	r1, #7
   120d4:	ldr	r2, [r1, r0, lsl #2]
   120d8:	mov	r0, #0
   120dc:	movw	r1, #61007	; 0xee4f
   120e0:	movt	r1, #7
   120e4:	mov	r3, sl
   120e8:	bl	12b74 <fputs@plt+0x178c>
   120ec:	movw	r1, #41256	; 0xa128
   120f0:	movt	r1, #9
   120f4:	ldrb	r0, [r1, #5]
   120f8:	cmp	r0, #0
   120fc:	beq	1215c <fputs@plt+0xd74>
   12100:	movw	r0, #41256	; 0xa128
   12104:	movt	r0, #9
   12108:	ldrb	r0, [r0, #6]
   1210c:	cmp	r0, #0
   12110:	beq	1215c <fputs@plt+0xd74>
   12114:	movw	r0, #44332	; 0xad2c
   12118:	movt	r0, #9
   1211c:	ldr	r0, [r0]
   12120:	str	sl, [sp]
   12124:	ldr	r1, [sp, #28]
   12128:	stmib	sp, {r1, r6}
   1212c:	add	r1, sp, #44	; 0x2c
   12130:	str	r1, [sp, #12]
   12134:	ldr	r1, [sp, #20]
   12138:	str	r1, [sp, #16]
   1213c:	ldr	r1, [sp, #40]	; 0x28
   12140:	movw	r2, #62912	; 0xf5c0
   12144:	movt	r2, #7
   12148:	ldr	r2, [r2, r1, lsl #2]
   1214c:	movw	r1, #61101	; 0xeead
   12150:	movt	r1, #7
   12154:	mov	r3, r8
   12158:	bl	112d4 <fprintf@plt>
   1215c:	mov	r0, r7
   12160:	mov	r1, #512	; 0x200
   12164:	mov	r2, r5
   12168:	bl	111c0 <fgets_unlocked@plt>
   1216c:	ldr	r3, [sp, #36]	; 0x24
   12170:	add	r3, r3, #1
   12174:	cmp	r0, #0
   12178:	movw	r6, #44332	; 0xad2c
   1217c:	movt	r6, #9
   12180:	mov	sl, r6
   12184:	ldr	r6, [sp, #40]	; 0x28
   12188:	ldr	r0, [sp, #28]
   1218c:	bne	11e60 <fputs@plt+0xa78>
   12190:	b	1220c <fputs@plt+0xe24>
   12194:	movw	r6, #44332	; 0xad2c
   12198:	movt	r6, #9
   1219c:	mov	sl, r6
   121a0:	ldr	r6, [sp, #40]	; 0x28
   121a4:	ldr	r3, [sp, #36]	; 0x24
   121a8:	b	1220c <fputs@plt+0xe24>
   121ac:	ldrb	r0, [r7, #6]
   121b0:	cmp	r0, #0
   121b4:	beq	121ec <fputs@plt+0xe04>
   121b8:	movw	r0, #62944	; 0xf5e0
   121bc:	movt	r0, #7
   121c0:	ldr	r0, [r0, r6, lsl #2]
   121c4:	ldrb	r0, [r0]
   121c8:	mov	r2, #10
   121cc:	cmp	r0, #0
   121d0:	movweq	r2, #15
   121d4:	ldr	r0, [sl]
   121d8:	movw	r1, #60900	; 0xede4
   121dc:	movt	r1, #7
   121e0:	movw	r3, #60769	; 0xed61
   121e4:	movt	r3, #7
   121e8:	bl	112d4 <fprintf@plt>
   121ec:	movw	r0, #44344	; 0xad38
   121f0:	movt	r0, #9
   121f4:	ldr	r1, [r0, #16]
   121f8:	add	r1, r1, #1
   121fc:	str	r1, [r0, #16]
   12200:	sub	sp, fp, #28
   12204:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12208:	mov	r3, #0
   1220c:	movw	r0, #63004	; 0xf61c
   12210:	movt	r0, #7
   12214:	ldrb	r0, [r0, r6]
   12218:	sub	r1, r0, #68	; 0x44
   1221c:	cmp	r1, #20
   12220:	bhi	122c0 <fputs@plt+0xed8>
   12224:	movw	r0, #44344	; 0xad38
   12228:	movt	r0, #9
   1222c:	add	r2, pc, #0
   12230:	ldr	pc, [r2, r1, lsl #2]
   12234:	andeq	r2, r1, r8, lsl #5
   12238:	andeq	r2, r1, r0, asr #5
   1223c:	andeq	r2, r1, r0, asr #5
   12240:	andeq	r2, r1, r0, asr #5
   12244:	andeq	r2, r1, r0, asr #5
   12248:	andeq	r2, r1, r0, asr #5
   1224c:	andeq	r2, r1, r0, asr #5
   12250:			; <UNDEFINED> instruction: 0x000122b4
   12254:	andeq	r2, r1, r0, asr #5
   12258:	andeq	r2, r1, r0, asr #5
   1225c:	andeq	r2, r1, r0, asr #5
   12260:	andeq	r2, r1, r0, asr #5
   12264:	andeq	r2, r1, r0, asr #5
   12268:	andeq	r2, r1, r0, asr #5
   1226c:	muleq	r1, r8, r2
   12270:	andeq	r2, r1, r0, asr #5
   12274:	andeq	r2, r1, r0, asr #5
   12278:	andeq	r2, r1, r0, asr #5
   1227c:	andeq	r2, r1, r0, asr #5
   12280:	andeq	r2, r1, r0, asr #5
   12284:	andeq	r2, r1, r8, lsr #5
   12288:	movw	r0, #44344	; 0xad38
   1228c:	movt	r0, #9
   12290:	add	r0, r0, #4
   12294:	b	122b4 <fputs@plt+0xecc>
   12298:	movw	r0, #44344	; 0xad38
   1229c:	movt	r0, #9
   122a0:	add	r0, r0, #12
   122a4:	b	122b4 <fputs@plt+0xecc>
   122a8:	movw	r0, #44344	; 0xad38
   122ac:	movt	r0, #9
   122b0:	add	r0, r0, #8
   122b4:	ldr	r1, [r0]
   122b8:	add	r1, r1, r3
   122bc:	str	r1, [r0]
   122c0:	movw	r0, #41256	; 0xa128
   122c4:	movt	r0, #9
   122c8:	ldrb	r0, [r0, #6]
   122cc:	cmp	r0, #0
   122d0:	beq	12308 <fputs@plt+0xf20>
   122d4:	movw	r0, #62944	; 0xf5e0
   122d8:	movt	r0, #7
   122dc:	ldr	r0, [r0, r6, lsl #2]
   122e0:	ldrb	r0, [r0]
   122e4:	mov	r2, #10
   122e8:	cmp	r0, #0
   122ec:	movweq	r2, #15
   122f0:	ldr	r0, [sl]
   122f4:	movw	r1, #61164	; 0xeeec
   122f8:	movt	r1, #7
   122fc:	movw	r3, #61169	; 0xeef1
   12300:	movt	r3, #7
   12304:	bl	112d4 <fprintf@plt>
   12308:	mov	r0, r5
   1230c:	bl	11154 <fclose@plt>
   12310:	sub	sp, fp, #28
   12314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12318:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1231c:	add	fp, sp, #28
   12320:	sub	sp, sp, #44	; 0x2c
   12324:	mov	r4, r1
   12328:	mov	r5, r0
   1232c:	movw	r0, #62912	; 0xf5c0
   12330:	movt	r0, #7
   12334:	ldr	r6, [r0, r1, lsl #2]
   12338:	mov	r0, r6
   1233c:	bl	1265c <fputs@plt+0x1274>
   12340:	cmp	r0, #0
   12344:	beq	12604 <fputs@plt+0x121c>
   12348:	movw	r1, #60578	; 0xeca2
   1234c:	movt	r1, #7
   12350:	mov	r0, r5
   12354:	bl	1128c <strstr@plt>
   12358:	movw	r1, #60666	; 0xecfa
   1235c:	movt	r1, #7
   12360:	movw	r2, #60584	; 0xeca8
   12364:	movt	r2, #7
   12368:	cmp	r0, #0
   1236c:	moveq	r2, r1
   12370:	movw	r7, #48460	; 0xbd4c
   12374:	movt	r7, #9
   12378:	mov	r0, r7
   1237c:	mov	r1, #1024	; 0x400
   12380:	mov	r3, r6
   12384:	bl	11364 <snprintf@plt>
   12388:	add	r0, sp, #28
   1238c:	mov	r1, r7
   12390:	bl	12c94 <fputs@plt+0x18ac>
   12394:	ldr	r0, [sp, #32]
   12398:	cmp	r0, #0
   1239c:	ble	1260c <fputs@plt+0x1224>
   123a0:	movw	r7, #41256	; 0xa128
   123a4:	movt	r7, #9
   123a8:	ldrb	r0, [r7, #6]
   123ac:	cmp	r0, #0
   123b0:	movw	r6, #44332	; 0xad2c
   123b4:	movt	r6, #9
   123b8:	beq	123d0 <fputs@plt+0xfe8>
   123bc:	ldr	r0, [r6]
   123c0:	movw	r1, #60748	; 0xed4c
   123c4:	movt	r1, #7
   123c8:	mov	r2, r5
   123cc:	bl	112d4 <fprintf@plt>
   123d0:	movw	r1, #35354	; 0x8a1a
   123d4:	movt	r1, #8
   123d8:	mov	r0, r5
   123dc:	bl	11190 <fopen@plt>
   123e0:	str	r0, [sp, #24]
   123e4:	cmp	r0, #0
   123e8:	beq	1261c <fputs@plt+0x1234>
   123ec:	ldr	r0, [sp, #32]
   123f0:	cmp	r0, #1
   123f4:	blt	125c0 <fputs@plt+0x11d8>
   123f8:	mov	sl, #0
   123fc:	movw	r6, #49484	; 0xc14c
   12400:	movt	r6, #9
   12404:	mov	r5, #1
   12408:	mov	r9, #12
   1240c:	cmp	r4, #7
   12410:	bls	12490 <fputs@plt+0x10a8>
   12414:	b	1254c <fputs@plt+0x1164>
   12418:	ldr	r0, [sp, #28]
   1241c:	ldr	r0, [r0, sl, lsl #2]
   12420:	ldr	r0, [r0]
   12424:	bl	12770 <fputs@plt+0x1388>
   12428:	mov	r7, r0
   1242c:	ldr	r0, [sp, #28]
   12430:	ldr	r0, [r0, sl, lsl #2]
   12434:	ldr	r0, [r0, #8]
   12438:	bl	12694 <fputs@plt+0x12ac>
   1243c:	ldr	r1, [sp, #28]
   12440:	ldr	r1, [r1, sl, lsl #2]
   12444:	ldr	r2, [r1, #12]
   12448:	ldr	r1, [r1, #16]
   1244c:	stm	sp, {r0, r2}
   12450:	str	r1, [sp, #8]
   12454:	mov	r0, r6
   12458:	mov	r1, #512	; 0x200
   1245c:	movw	r2, #60779	; 0xed6b
   12460:	movt	r2, #7
   12464:	mov	r3, r7
   12468:	bl	11364 <snprintf@plt>
   1246c:	mov	r0, r6
   12470:	ldr	r1, [sp, #24]
   12474:	bl	113e8 <fputs@plt>
   12478:	add	sl, sl, #1
   1247c:	ldr	r0, [sp, #32]
   12480:	cmp	sl, r0
   12484:	bge	125c0 <fputs@plt+0x11d8>
   12488:	cmp	r4, #7
   1248c:	bhi	1254c <fputs@plt+0x1164>
   12490:	tst	r9, r5, lsl r4
   12494:	bne	124f0 <fputs@plt+0x1108>
   12498:	mov	r0, #48	; 0x30
   1249c:	tst	r0, r5, lsl r4
   124a0:	bne	12418 <fputs@plt+0x1030>
   124a4:	mov	r0, #192	; 0xc0
   124a8:	tst	r0, r5, lsl r4
   124ac:	beq	1254c <fputs@plt+0x1164>
   124b0:	ldr	r0, [sp, #28]
   124b4:	ldr	r0, [r0, sl, lsl #2]
   124b8:	ldr	r7, [r0]
   124bc:	ldr	r0, [r0, #8]
   124c0:	bl	12694 <fputs@plt+0x12ac>
   124c4:	ldr	r1, [sp, #28]
   124c8:	ldr	r1, [r1, sl, lsl #2]
   124cc:	ldr	r2, [r1, #12]
   124d0:	ldr	r1, [r1, #16]
   124d4:	stm	sp, {r0, r2}
   124d8:	str	r1, [sp, #8]
   124dc:	mov	r0, r6
   124e0:	mov	r1, #512	; 0x200
   124e4:	movw	r2, #60802	; 0xed82
   124e8:	movt	r2, #7
   124ec:	b	12464 <fputs@plt+0x107c>
   124f0:	ldr	r0, [sp, #28]
   124f4:	ldr	r0, [r0, sl, lsl #2]
   124f8:	ldr	r8, [r0]
   124fc:	ldr	r0, [r0, #8]
   12500:	bl	12694 <fputs@plt+0x12ac>
   12504:	mov	r9, r0
   12508:	ldr	r0, [sp, #28]
   1250c:	ldr	r0, [r0, sl, lsl #2]
   12510:	ldr	r0, [r0, #16]
   12514:	bl	126f4 <fputs@plt+0x130c>
   12518:	ldr	r1, [sp, #28]
   1251c:	ldr	r1, [r1, sl, lsl #2]
   12520:	ldr	r2, [r1, #12]
   12524:	ldr	r1, [r1, #16]
   12528:	str	r9, [sp]
   1252c:	mov	r9, #12
   12530:	stmib	sp, {r0, r2}
   12534:	str	r1, [sp, #12]
   12538:	mov	r0, r6
   1253c:	mov	r1, #512	; 0x200
   12540:	movw	r2, #60826	; 0xed9a
   12544:	movt	r2, #7
   12548:	b	125b4 <fputs@plt+0x11cc>
   1254c:	ldr	r0, [sp, #28]
   12550:	ldr	r0, [r0, sl, lsl #2]
   12554:	ldr	r8, [r0]
   12558:	mov	r5, r6
   1255c:	ldr	r6, [r0, #4]
   12560:	ldr	r0, [r0, #8]
   12564:	bl	12694 <fputs@plt+0x12ac>
   12568:	mov	r7, r0
   1256c:	ldr	r0, [sp, #28]
   12570:	ldr	r0, [r0, sl, lsl #2]
   12574:	ldr	r0, [r0, #16]
   12578:	bl	126f4 <fputs@plt+0x130c>
   1257c:	ldr	r1, [sp, #28]
   12580:	ldr	r1, [r1, sl, lsl #2]
   12584:	ldr	r2, [r1, #12]
   12588:	ldr	r1, [r1, #16]
   1258c:	str	r6, [sp]
   12590:	mov	r6, r5
   12594:	str	r7, [sp, #4]
   12598:	str	r0, [sp, #8]
   1259c:	str	r2, [sp, #12]
   125a0:	str	r1, [sp, #16]
   125a4:	mov	r0, r5
   125a8:	mov	r1, #512	; 0x200
   125ac:	movw	r2, #60821	; 0xed95
   125b0:	movt	r2, #7
   125b4:	mov	r3, r8
   125b8:	mov	r5, #1
   125bc:	b	12468 <fputs@plt+0x1080>
   125c0:	add	r0, sp, #28
   125c4:	bl	12e6c <fputs@plt+0x1a84>
   125c8:	movw	r0, #41256	; 0xa128
   125cc:	movt	r0, #9
   125d0:	ldrb	r0, [r0, #6]
   125d4:	cmp	r0, #0
   125d8:	beq	125fc <fputs@plt+0x1214>
   125dc:	movw	r0, #44332	; 0xad2c
   125e0:	movt	r0, #9
   125e4:	ldr	r3, [r0]
   125e8:	movw	r0, #60853	; 0xedb5
   125ec:	movt	r0, #7
   125f0:	mov	r1, #10
   125f4:	mov	r2, #1
   125f8:	bl	112a4 <fwrite@plt>
   125fc:	ldr	r0, [sp, #24]
   12600:	bl	11154 <fclose@plt>
   12604:	sub	sp, fp, #28
   12608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1260c:	add	r0, sp, #28
   12610:	bl	12e6c <fputs@plt+0x1a84>
   12614:	sub	sp, fp, #28
   12618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1261c:	ldrb	r0, [r7, #6]
   12620:	cmp	r0, #0
   12624:	beq	12640 <fputs@plt+0x1258>
   12628:	ldr	r3, [r6]
   1262c:	movw	r0, #60768	; 0xed60
   12630:	movt	r0, #7
   12634:	mov	r1, #10
   12638:	mov	r2, #1
   1263c:	bl	112a4 <fwrite@plt>
   12640:	movw	r0, #44344	; 0xad38
   12644:	movt	r0, #9
   12648:	ldr	r1, [r0, #16]
   1264c:	add	r1, r1, #1
   12650:	str	r1, [r0, #16]
   12654:	sub	sp, fp, #28
   12658:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1265c:	push	{r4, sl, fp, lr}
   12660:	add	fp, sp, #8
   12664:	sub	sp, sp, #16
   12668:	mov	r2, r0
   1266c:	mov	r4, sp
   12670:	movw	r1, #60864	; 0xedc0
   12674:	movt	r1, #7
   12678:	mov	r0, r4
   1267c:	bl	12c94 <fputs@plt+0x18ac>
   12680:	mov	r0, r4
   12684:	bl	12e6c <fputs@plt+0x1a84>
   12688:	ldr	r0, [sp, #4]
   1268c:	sub	sp, fp, #8
   12690:	pop	{r4, sl, fp, pc}
   12694:	cmp	r0, #0
   12698:	moveq	r0, #0
   1269c:	bxeq	lr
   126a0:	movw	r1, #49996	; 0xc34c
   126a4:	movt	r1, #9
   126a8:	b	126b8 <fputs@plt+0x12d0>
   126ac:	mov	r2, #32
   126b0:	strb	r2, [r1], #1
   126b4:	add	r0, r0, #1
   126b8:	ldrb	r2, [r0]
   126bc:	cmp	r2, #34	; 0x22
   126c0:	beq	126d8 <fputs@plt+0x12f0>
   126c4:	cmp	r2, #58	; 0x3a
   126c8:	beq	126ac <fputs@plt+0x12c4>
   126cc:	cmp	r2, #0
   126d0:	bne	126b0 <fputs@plt+0x12c8>
   126d4:	b	126e0 <fputs@plt+0x12f8>
   126d8:	mov	r2, #39	; 0x27
   126dc:	b	126b0 <fputs@plt+0x12c8>
   126e0:	mov	r0, #0
   126e4:	strb	r0, [r1]
   126e8:	movw	r0, #49996	; 0xc34c
   126ec:	movt	r0, #9
   126f0:	bx	lr
   126f4:	push	{r4, sl, fp, lr}
   126f8:	add	fp, sp, #8
   126fc:	sub	sp, sp, #24
   12700:	mov	r4, #0
   12704:	mov	r1, #0
   12708:	mov	r2, #10
   1270c:	bl	1125c <strtol@plt>
   12710:	str	r0, [fp, #-12]
   12714:	sub	r0, fp, #12
   12718:	bl	1137c <gmtime@plt>
   1271c:	cmp	r0, #0
   12720:	beq	12764 <fputs@plt+0x137c>
   12724:	ldmib	r0, {r1, r2, r3, r4}
   12728:	ldr	r0, [r0, #20]
   1272c:	add	r4, r4, #1
   12730:	str	r4, [sp]
   12734:	str	r3, [sp, #4]
   12738:	str	r2, [sp, #8]
   1273c:	str	r1, [sp, #12]
   12740:	movw	r1, #1900	; 0x76c
   12744:	add	r3, r0, r1
   12748:	movw	r4, #51020	; 0xc74c
   1274c:	movt	r4, #9
   12750:	movw	r2, #60881	; 0xedd1
   12754:	movt	r2, #7
   12758:	mov	r0, r4
   1275c:	mov	r1, #32
   12760:	bl	11364 <snprintf@plt>
   12764:	mov	r0, r4
   12768:	sub	sp, fp, #8
   1276c:	pop	{r4, sl, fp, pc}
   12770:	cmp	r0, #0
   12774:	moveq	r0, #0
   12778:	bxeq	lr
   1277c:	movw	r1, #51052	; 0xc76c
   12780:	movt	r1, #9
   12784:	movw	r2, #8796	; 0x225c
   12788:	b	12798 <fputs@plt+0x13b0>
   1278c:	strh	r2, [r1], #1
   12790:	add	r0, r0, #1
   12794:	add	r1, r1, #1
   12798:	ldrb	r3, [r0]
   1279c:	cmp	r3, #34	; 0x22
   127a0:	beq	1278c <fputs@plt+0x13a4>
   127a4:	cmp	r3, #0
   127a8:	beq	127b4 <fputs@plt+0x13cc>
   127ac:	strb	r3, [r1]
   127b0:	b	12790 <fputs@plt+0x13a8>
   127b4:	mov	r0, #0
   127b8:	strb	r0, [r1]
   127bc:	movw	r0, #51052	; 0xc76c
   127c0:	movt	r0, #9
   127c4:	bx	lr
   127c8:	push	{r4, r5, fp, lr}
   127cc:	add	fp, sp, #8
   127d0:	cmp	r0, #0
   127d4:	beq	127ec <fputs@plt+0x1404>
   127d8:	mov	r4, r0
   127dc:	movw	r0, #52076	; 0xcb6c
   127e0:	movt	r0, #9
   127e4:	str	r4, [r0]
   127e8:	b	12800 <fputs@plt+0x1418>
   127ec:	movw	r0, #52076	; 0xcb6c
   127f0:	movt	r0, #9
   127f4:	ldr	r4, [r0]
   127f8:	cmp	r4, #0
   127fc:	beq	12880 <fputs@plt+0x1498>
   12800:	ldrb	r1, [r4]
   12804:	mov	r0, #0
   12808:	cmp	r1, #34	; 0x22
   1280c:	bne	128a0 <fputs@plt+0x14b8>
   12810:	mov	r0, r4
   12814:	mov	r1, #44	; 0x2c
   12818:	bl	1116c <strchr@plt>
   1281c:	add	r5, r4, #1
   12820:	cmp	r0, #0
   12824:	beq	1284c <fputs@plt+0x1464>
   12828:	ldrb	r2, [r0, #-1]
   1282c:	add	r1, r0, #1
   12830:	cmp	r2, #34	; 0x22
   12834:	beq	12888 <fputs@plt+0x14a0>
   12838:	mov	r0, r1
   1283c:	mov	r1, #44	; 0x2c
   12840:	bl	1116c <strchr@plt>
   12844:	cmp	r0, #0
   12848:	bne	12828 <fputs@plt+0x1440>
   1284c:	mov	r0, r4
   12850:	bl	11220 <strlen@plt>
   12854:	mov	r1, r0
   12858:	movw	r2, #52076	; 0xcb6c
   1285c:	movt	r2, #9
   12860:	mov	r0, #0
   12864:	str	r0, [r2]
   12868:	ldrb	r2, [r4, r1]
   1286c:	cmp	r2, #34	; 0x22
   12870:	popne	{r4, r5, fp, pc}
   12874:	mov	r0, #0
   12878:	strb	r0, [r4, r1]
   1287c:	b	1289c <fputs@plt+0x14b4>
   12880:	mov	r0, #0
   12884:	pop	{r4, r5, fp, pc}
   12888:	movw	r2, #52076	; 0xcb6c
   1288c:	movt	r2, #9
   12890:	str	r1, [r2]
   12894:	mov	r1, #0
   12898:	strb	r1, [r0, #-1]
   1289c:	mov	r0, r5
   128a0:	pop	{r4, r5, fp, pc}
   128a4:	cmp	r0, #0
   128a8:	moveq	r0, #0
   128ac:	bxeq	lr
   128b0:	movw	r1, #52080	; 0xcb70
   128b4:	movt	r1, #9
   128b8:	movw	r2, #29532	; 0x735c
   128bc:	b	128cc <fputs@plt+0x14e4>
   128c0:	strh	r2, [r1], #1
   128c4:	add	r0, r0, #1
   128c8:	add	r1, r1, #1
   128cc:	ldrb	r3, [r0]
   128d0:	cmp	r3, #32
   128d4:	beq	128c0 <fputs@plt+0x14d8>
   128d8:	cmp	r3, #0
   128dc:	beq	128e8 <fputs@plt+0x1500>
   128e0:	strb	r3, [r1]
   128e4:	b	128c4 <fputs@plt+0x14dc>
   128e8:	mov	r0, #0
   128ec:	strb	r0, [r1]
   128f0:	movw	r0, #52080	; 0xcb70
   128f4:	movt	r0, #9
   128f8:	bx	lr
   128fc:	cmp	r0, #0
   12900:	moveq	r0, #0
   12904:	bxeq	lr
   12908:	movw	r1, #53104	; 0xcf70
   1290c:	movt	r1, #9
   12910:	b	12918 <fputs@plt+0x1530>
   12914:	add	r0, r0, #1
   12918:	ldrb	r2, [r0]
   1291c:	cmp	r2, #34	; 0x22
   12920:	beq	12914 <fputs@plt+0x152c>
   12924:	cmp	r2, #0
   12928:	beq	12934 <fputs@plt+0x154c>
   1292c:	strb	r2, [r1], #1
   12930:	b	12914 <fputs@plt+0x152c>
   12934:	mov	r0, #0
   12938:	strb	r0, [r1]
   1293c:	movw	r0, #53104	; 0xcf70
   12940:	movt	r0, #9
   12944:	bx	lr
   12948:	push	{fp, lr}
   1294c:	mov	fp, sp
   12950:	sub	sp, sp, #8
   12954:	mov	r3, r0
   12958:	str	r1, [sp]
   1295c:	movw	r1, #61179	; 0xeefb
   12960:	movt	r1, #7
   12964:	mov	r0, #0
   12968:	bl	12b74 <fputs@plt+0x178c>
   1296c:	mov	sp, fp
   12970:	pop	{fp, pc}
   12974:	push	{r4, sl, fp, lr}
   12978:	add	fp, sp, #8
   1297c:	sub	sp, sp, #16
   12980:	mov	r2, r0
   12984:	mov	r4, sp
   12988:	movw	r1, #61406	; 0xefde
   1298c:	movt	r1, #7
   12990:	mov	r0, r4
   12994:	bl	12c94 <fputs@plt+0x18ac>
   12998:	mov	r0, r4
   1299c:	bl	12e6c <fputs@plt+0x1a84>
   129a0:	ldr	r0, [sp, #4]
   129a4:	sub	sp, fp, #8
   129a8:	pop	{r4, sl, fp, pc}
   129ac:	push	{r4, sl, fp, lr}
   129b0:	add	fp, sp, #8
   129b4:	sub	sp, sp, #4224	; 0x1080
   129b8:	movw	r1, #60200	; 0xeb28
   129bc:	movt	r1, #9
   129c0:	str	r0, [r1]
   129c4:	movw	r0, #63012	; 0xf624
   129c8:	movt	r0, #7
   129cc:	bl	11160 <getenv@plt>
   129d0:	cmp	r0, #0
   129d4:	beq	129e4 <fputs@plt+0x15fc>
   129d8:	mov	r1, r0
   129dc:	add	r0, sp, #128	; 0x80
   129e0:	b	129f0 <fputs@plt+0x1608>
   129e4:	add	r0, sp, #128	; 0x80
   129e8:	movw	r1, #63025	; 0xf631
   129ec:	movt	r1, #7
   129f0:	mov	r2, #4096	; 0x1000
   129f4:	bl	111cc <rb_strlcpy@plt>
   129f8:	add	r0, sp, #128	; 0x80
   129fc:	movw	r4, #60196	; 0xeb24
   12a00:	movt	r4, #9
   12a04:	mov	r1, r4
   12a08:	bl	1ec7c <fputs@plt+0xd894>
   12a0c:	cmp	r0, #0
   12a10:	beq	12a30 <fputs@plt+0x1648>
   12a14:	ldr	r0, [r4]
   12a18:	bl	1beac <fputs@plt+0xaac4>
   12a1c:	mov	r3, r0
   12a20:	mov	r0, sp
   12a24:	movw	r2, #63050	; 0xf64a
   12a28:	movt	r2, #7
   12a2c:	b	12a60 <fputs@plt+0x1678>
   12a30:	add	r0, sp, #128	; 0x80
   12a34:	mov	r1, #2
   12a38:	bl	111fc <access@plt>
   12a3c:	cmp	r0, #0
   12a40:	beq	12a7c <fputs@plt+0x1694>
   12a44:	bl	113dc <__errno_location@plt>
   12a48:	ldr	r0, [r0]
   12a4c:	bl	110d0 <strerror@plt>
   12a50:	mov	r3, r0
   12a54:	mov	r0, sp
   12a58:	movw	r2, #63085	; 0xf66d
   12a5c:	movt	r2, #7
   12a60:	mov	r1, #128	; 0x80
   12a64:	bl	11364 <snprintf@plt>
   12a68:	mov	r0, sp
   12a6c:	bl	12a88 <fputs@plt+0x16a0>
   12a70:	mvn	r0, #0
   12a74:	sub	sp, fp, #8
   12a78:	pop	{r4, sl, fp, pc}
   12a7c:	mov	r0, #0
   12a80:	sub	sp, fp, #8
   12a84:	pop	{r4, sl, fp, pc}
   12a88:	sub	sp, sp, #12
   12a8c:	push	{r4, r5, r6, r7, fp, lr}
   12a90:	add	fp, sp, #16
   12a94:	sub	sp, sp, #260	; 0x104
   12a98:	mov	ip, r0
   12a9c:	add	r0, fp, #8
   12aa0:	stm	r0, {r1, r2, r3}
   12aa4:	movw	r5, #60200	; 0xeb28
   12aa8:	movt	r5, #9
   12aac:	ldr	r0, [r5]
   12ab0:	cmp	r0, #0
   12ab4:	beq	12af0 <fputs@plt+0x1708>
   12ab8:	add	r3, fp, #8
   12abc:	str	r3, [sp]
   12ac0:	add	r4, sp, #4
   12ac4:	mov	r0, r4
   12ac8:	mov	r1, #256	; 0x100
   12acc:	mov	r2, ip
   12ad0:	bl	11148 <vsnprintf@plt>
   12ad4:	ldr	r1, [r5]
   12ad8:	mov	r0, r4
   12adc:	blx	r1
   12ae0:	sub	sp, fp, #16
   12ae4:	pop	{r4, r5, r6, r7, fp, lr}
   12ae8:	add	sp, sp, #12
   12aec:	bx	lr
   12af0:	mov	r0, #1
   12af4:	bl	113d0 <exit@plt>
   12af8:	movw	r0, #60196	; 0xeb24
   12afc:	movt	r0, #9
   12b00:	ldr	r0, [r0]
   12b04:	cmp	r0, #0
   12b08:	bxeq	lr
   12b0c:	b	1de9c <fputs@plt+0xcab4>
   12b10:	push	{r4, sl, fp, lr}
   12b14:	add	fp, sp, #8
   12b18:	mov	r4, r0
   12b1c:	bl	11220 <strlen@plt>
   12b20:	mov	r1, r0
   12b24:	mov	r0, #0
   12b28:	cmp	r0, r1, lsr #10
   12b2c:	popne	{r4, sl, fp, pc}
   12b30:	movw	r0, #53118	; 0xcf7e
   12b34:	movt	r0, #9
   12b38:	mov	r1, #39	; 0x27
   12b3c:	b	12b4c <fputs@plt+0x1764>
   12b40:	strb	r1, [r0], #1
   12b44:	ldrb	r2, [r4], #1
   12b48:	strb	r2, [r0], #1
   12b4c:	ldrb	r2, [r4]
   12b50:	cmp	r2, #39	; 0x27
   12b54:	beq	12b40 <fputs@plt+0x1758>
   12b58:	cmp	r2, #0
   12b5c:	bne	12b44 <fputs@plt+0x175c>
   12b60:	mov	r1, #0
   12b64:	strb	r1, [r0]
   12b68:	movw	r0, #53118	; 0xcf7e
   12b6c:	movt	r0, #9
   12b70:	pop	{r4, sl, fp, pc}
   12b74:	sub	sp, sp, #8
   12b78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b7c:	add	fp, sp, #28
   12b80:	sub	sp, sp, #12
   12b84:	mov	r7, r1
   12b88:	mov	r4, r0
   12b8c:	str	r2, [fp, #8]
   12b90:	str	r3, [fp, #12]
   12b94:	add	r3, fp, #8
   12b98:	str	r3, [sp, #8]
   12b9c:	movw	r0, #55166	; 0xd77e
   12ba0:	movt	r0, #9
   12ba4:	mov	r1, #2048	; 0x800
   12ba8:	mov	r2, r7
   12bac:	bl	12ef0 <fputs@plt+0x1b08>
   12bb0:	cmp	r0, #2048	; 0x800
   12bb4:	bcc	12bc4 <fputs@plt+0x17dc>
   12bb8:	movw	r0, #63130	; 0xf69a
   12bbc:	movt	r0, #7
   12bc0:	bl	12a88 <fputs@plt+0x16a0>
   12bc4:	movw	r8, #60196	; 0xeb24
   12bc8:	movt	r8, #9
   12bcc:	ldr	r0, [r8]
   12bd0:	add	r9, sp, #4
   12bd4:	str	r9, [sp]
   12bd8:	movw	r5, #11380	; 0x2c74
   12bdc:	movt	r5, #1
   12be0:	cmp	r4, #0
   12be4:	moveq	r5, r4
   12be8:	movw	r1, #55166	; 0xd77e
   12bec:	movt	r1, #9
   12bf0:	mov	r2, r5
   12bf4:	mov	r3, r4
   12bf8:	bl	1baa8 <fputs@plt+0xa6c0>
   12bfc:	cmp	r0, #0
   12c00:	beq	12c64 <fputs@plt+0x187c>
   12c04:	cmp	r0, #5
   12c08:	bne	12c54 <fputs@plt+0x186c>
   12c0c:	mov	r6, #5
   12c10:	movw	sl, #41248	; 0xa120
   12c14:	movt	sl, #7
   12c18:	movw	r7, #55166	; 0xd77e
   12c1c:	movt	r7, #9
   12c20:	mov	r0, #0
   12c24:	mov	r1, sl
   12c28:	bl	110c4 <rb_sleep@plt>
   12c2c:	ldr	r0, [r8]
   12c30:	str	r9, [sp]
   12c34:	mov	r1, r7
   12c38:	mov	r2, r5
   12c3c:	mov	r3, r4
   12c40:	bl	1baa8 <fputs@plt+0xa6c0>
   12c44:	cmp	r0, #0
   12c48:	beq	12c64 <fputs@plt+0x187c>
   12c4c:	subs	r6, r6, #1
   12c50:	bne	12c20 <fputs@plt+0x1838>
   12c54:	ldr	r1, [sp, #4]
   12c58:	movw	r0, #63177	; 0xf6c9
   12c5c:	movt	r0, #7
   12c60:	bl	12a88 <fputs@plt+0x16a0>
   12c64:	sub	sp, fp, #28
   12c68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c6c:	add	sp, sp, #8
   12c70:	bx	lr
   12c74:	push	{fp, lr}
   12c78:	mov	fp, sp
   12c7c:	mov	r3, r0
   12c80:	mov	r0, r1
   12c84:	mov	r1, r2
   12c88:	blx	r3
   12c8c:	mov	r0, #0
   12c90:	pop	{fp, pc}
   12c94:	sub	sp, sp, #8
   12c98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c9c:	add	fp, sp, #28
   12ca0:	sub	sp, sp, #20
   12ca4:	mov	r7, r1
   12ca8:	mov	r4, r0
   12cac:	str	r2, [fp, #8]
   12cb0:	str	r3, [fp, #12]
   12cb4:	add	r3, fp, #8
   12cb8:	str	r3, [sp, #16]
   12cbc:	movw	r0, #57214	; 0xdf7e
   12cc0:	movt	r0, #9
   12cc4:	mov	r1, #2048	; 0x800
   12cc8:	mov	r2, r7
   12ccc:	bl	12ef0 <fputs@plt+0x1b08>
   12cd0:	cmp	r0, #2048	; 0x800
   12cd4:	bcc	12ce4 <fputs@plt+0x18fc>
   12cd8:	movw	r0, #63130	; 0xf69a
   12cdc:	movt	r0, #7
   12ce0:	bl	12a88 <fputs@plt+0x16a0>
   12ce4:	movw	r0, #60196	; 0xeb24
   12ce8:	movt	r0, #9
   12cec:	ldr	r0, [r0]
   12cf0:	add	r1, sp, #12
   12cf4:	add	sl, r4, #8
   12cf8:	str	sl, [sp]
   12cfc:	str	r1, [sp, #4]
   12d00:	add	r8, r4, #4
   12d04:	movw	r1, #57214	; 0xdf7e
   12d08:	movt	r1, #9
   12d0c:	add	r2, sp, #8
   12d10:	mov	r3, r8
   12d14:	bl	1c2e4 <fputs@plt+0xaefc>
   12d18:	cmp	r0, #0
   12d1c:	beq	12d94 <fputs@plt+0x19ac>
   12d20:	cmp	r0, #5
   12d24:	bne	12d84 <fputs@plt+0x199c>
   12d28:	mov	r7, #5
   12d2c:	movw	r5, #41248	; 0xa120
   12d30:	movt	r5, #7
   12d34:	movw	r9, #57214	; 0xdf7e
   12d38:	movt	r9, #9
   12d3c:	add	r6, sp, #8
   12d40:	mov	r0, #0
   12d44:	mov	r1, r5
   12d48:	bl	110c4 <rb_sleep@plt>
   12d4c:	movw	r0, #60196	; 0xeb24
   12d50:	movt	r0, #9
   12d54:	ldr	r0, [r0]
   12d58:	str	sl, [sp]
   12d5c:	add	r1, sp, #12
   12d60:	str	r1, [sp, #4]
   12d64:	mov	r1, r9
   12d68:	mov	r2, r6
   12d6c:	mov	r3, r8
   12d70:	bl	1c2e4 <fputs@plt+0xaefc>
   12d74:	cmp	r0, #0
   12d78:	beq	12d94 <fputs@plt+0x19ac>
   12d7c:	subs	r7, r7, #1
   12d80:	bne	12d40 <fputs@plt+0x1958>
   12d84:	ldr	r1, [sp, #12]
   12d88:	movw	r0, #63177	; 0xf6c9
   12d8c:	movt	r0, #7
   12d90:	bl	12a88 <fputs@plt+0x16a0>
   12d94:	ldr	r0, [sp, #8]
   12d98:	str	r0, [r4, #12]
   12d9c:	ldr	r0, [r4, #4]
   12da0:	cmp	r0, #0
   12da4:	beq	12e34 <fputs@plt+0x1a4c>
   12da8:	ldr	r6, [r4, #8]
   12dac:	lsl	r0, r0, #2
   12db0:	bl	12e4c <fputs@plt+0x1a64>
   12db4:	str	r0, [r4]
   12db8:	ldr	r0, [r4, #4]
   12dbc:	cmp	r0, #1
   12dc0:	blt	12e3c <fputs@plt+0x1a54>
   12dc4:	mov	r7, #0
   12dc8:	b	12ddc <fputs@plt+0x19f4>
   12dcc:	ldr	r0, [r8]
   12dd0:	add	r7, r7, #1
   12dd4:	cmp	r7, r0
   12dd8:	bge	12e3c <fputs@plt+0x1a54>
   12ddc:	ldr	r0, [r4, #8]
   12de0:	lsl	r0, r0, #2
   12de4:	bl	12e4c <fputs@plt+0x1a64>
   12de8:	ldr	r1, [r4]
   12dec:	str	r0, [r1, r7, lsl #2]
   12df0:	ldr	r0, [r4, #8]
   12df4:	cmp	r0, #1
   12df8:	blt	12dcc <fputs@plt+0x19e4>
   12dfc:	lsl	r0, r6, #2
   12e00:	ldr	r2, [sl]
   12e04:	mov	r1, #0
   12e08:	ldr	r3, [r4]
   12e0c:	ldr	r3, [r3, r7, lsl #2]
   12e10:	ldr	r5, [sp, #8]
   12e14:	add	r5, r5, r0
   12e18:	ldr	r5, [r5, r1, lsl #2]
   12e1c:	str	r5, [r3, r1, lsl #2]
   12e20:	add	r1, r1, #1
   12e24:	cmp	r1, r2
   12e28:	blt	12e08 <fputs@plt+0x1a20>
   12e2c:	add	r6, r6, r1
   12e30:	b	12dcc <fputs@plt+0x19e4>
   12e34:	mov	r0, #0
   12e38:	str	r0, [r4]
   12e3c:	sub	sp, fp, #28
   12e40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e44:	add	sp, sp, #8
   12e48:	bx	lr
   12e4c:	push	{fp, lr}
   12e50:	mov	fp, sp
   12e54:	mov	r1, r0
   12e58:	mov	r0, #1
   12e5c:	bl	11184 <calloc@plt>
   12e60:	cmp	r0, #0
   12e64:	popne	{fp, pc}
   12e68:	bl	112b0 <rb_outofmemory@plt>
   12e6c:	push	{r4, r5, fp, lr}
   12e70:	add	fp, sp, #8
   12e74:	mov	r4, r0
   12e78:	ldr	r0, [r0]
   12e7c:	ldr	r1, [r4, #4]
   12e80:	cmp	r1, #1
   12e84:	blt	12ea4 <fputs@plt+0x1abc>
   12e88:	mov	r5, #0
   12e8c:	ldr	r0, [r0, r5, lsl #2]
   12e90:	bl	12eb4 <fputs@plt+0x1acc>
   12e94:	add	r5, r5, #1
   12e98:	ldm	r4, {r0, r1}
   12e9c:	cmp	r5, r1
   12ea0:	blt	12e8c <fputs@plt+0x1aa4>
   12ea4:	bl	12eb4 <fputs@plt+0x1acc>
   12ea8:	ldr	r0, [r4, #12]
   12eac:	pop	{r4, r5, fp, lr}
   12eb0:	b	1c628 <fputs@plt+0xb240>
   12eb4:	cmp	r0, #0
   12eb8:	bxeq	lr
   12ebc:	b	111d8 <free@plt>
   12ec0:	cmp	r0, #0
   12ec4:	beq	12ee0 <fputs@plt+0x1af8>
   12ec8:	cmp	r0, #1
   12ecc:	bxne	lr
   12ed0:	movw	r1, #63233	; 0xf701
   12ed4:	movt	r1, #7
   12ed8:	mov	r0, #0
   12edc:	b	12b74 <fputs@plt+0x178c>
   12ee0:	movw	r1, #63215	; 0xf6ef
   12ee4:	movt	r1, #7
   12ee8:	mov	r0, #0
   12eec:	b	12b74 <fputs@plt+0x178c>
   12ef0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ef4:	add	fp, sp, #28
   12ef8:	sub	sp, sp, #4
   12efc:	mov	r4, r0
   12f00:	sub	r8, r1, #1
   12f04:	cmp	r8, #1
   12f08:	blt	13518 <fputs@plt+0x2130>
   12f0c:	ldrb	r0, [r2]
   12f10:	cmp	r0, #0
   12f14:	beq	13518 <fputs@plt+0x2130>
   12f18:	mov	ip, r3
   12f1c:	mov	sl, #0
   12f20:	movw	lr, #64536	; 0xfc18
   12f24:	movt	lr, #65535	; 0xffff
   12f28:	movw	r9, #59262	; 0xe77e
   12f2c:	movt	r9, #9
   12f30:	b	12f58 <fputs@plt+0x1b70>
   12f34:	add	r7, r2, #1
   12f38:	strb	r0, [r4], #1
   12f3c:	add	sl, sl, #1
   12f40:	mov	r2, r7
   12f44:	cmp	sl, r8
   12f48:	bge	1351c <fputs@plt+0x2134>
   12f4c:	ldrb	r0, [r2]
   12f50:	cmp	r0, #0
   12f54:	beq	1351c <fputs@plt+0x2134>
   12f58:	uxtb	r1, r0
   12f5c:	cmp	r1, #37	; 0x25
   12f60:	bne	12f34 <fputs@plt+0x1b4c>
   12f64:	add	r7, r2, #2
   12f68:	ldrb	r3, [r2, #1]
   12f6c:	sub	r1, r3, #81	; 0x51
   12f70:	cmp	r1, #36	; 0x24
   12f74:	bhi	13068 <fputs@plt+0x1c80>
   12f78:	add	r0, pc, #0
   12f7c:	ldr	pc, [r0, r1, lsl #2]
   12f80:	andeq	r3, r1, r4, lsl r0
   12f84:	andeq	r3, r1, r0, lsr r5
   12f88:	andeq	r3, r1, r0, lsr r5
   12f8c:	andeq	r3, r1, r0, lsr r5
   12f90:	andeq	r3, r1, r0, lsr r5
   12f94:	andeq	r3, r1, r0, lsr r5
   12f98:	andeq	r3, r1, r0, lsr r5
   12f9c:	andeq	r3, r1, r0, lsr r5
   12fa0:	andeq	r3, r1, r0, lsr r5
   12fa4:	andeq	r3, r1, r0, lsr r5
   12fa8:	andeq	r3, r1, r0, lsr r5
   12fac:	andeq	r3, r1, r0, lsr r5
   12fb0:	andeq	r3, r1, r0, lsr r5
   12fb4:	andeq	r3, r1, r0, lsr r5
   12fb8:	andeq	r3, r1, r0, lsr r5
   12fbc:	andeq	r3, r1, r0, lsr r5
   12fc0:	andeq	r3, r1, r0, lsr r5
   12fc4:	andeq	r3, r1, r0, lsr r5
   12fc8:	andeq	r3, r1, r0, ror #2
   12fcc:	andeq	r3, r1, r8, ror #2
   12fd0:	andeq	r3, r1, r0, lsr r5
   12fd4:	andeq	r3, r1, r0, lsr r5
   12fd8:	andeq	r3, r1, r0, lsr r5
   12fdc:	andeq	r3, r1, r0, lsr r5
   12fe0:	andeq	r3, r1, r0, lsr r5
   12fe4:	andeq	r3, r1, r0, lsr r5
   12fe8:	andeq	r3, r1, r0, lsr r5
   12fec:	andeq	r3, r1, r4, ror r0
   12ff0:	andeq	r3, r1, r0, lsr r5
   12ff4:	andeq	r3, r1, r0, lsr r5
   12ff8:	andeq	r3, r1, r0, lsr r5
   12ffc:	andeq	r3, r1, r0, lsr r5
   13000:	andeq	r3, r1, r0, lsr r5
   13004:	andeq	r3, r1, r0, lsr r5
   13008:	andeq	r3, r1, ip, lsl #3
   1300c:	andeq	r3, r1, r0, lsr r5
   13010:			; <UNDEFINED> instruction: 0x000131b8
   13014:	ldr	r0, [ip], #4
   13018:	cmp	r0, #0
   1301c:	beq	12f40 <fputs@plt+0x1b58>
   13020:	mov	r5, ip
   13024:	bl	12b10 <fputs@plt+0x1728>
   13028:	movw	lr, #64536	; 0xfc18
   1302c:	movt	lr, #65535	; 0xffff
   13030:	ldrb	r1, [r0]
   13034:	strb	r1, [r4]
   13038:	cmp	r1, #0
   1303c:	beq	13054 <fputs@plt+0x1c6c>
   13040:	add	sl, sl, #1
   13044:	add	r0, r0, #1
   13048:	add	r4, r4, #1
   1304c:	cmp	sl, r8
   13050:	blt	13030 <fputs@plt+0x1c48>
   13054:	mov	r2, r7
   13058:	mov	ip, r5
   1305c:	cmp	sl, r8
   13060:	blt	12f4c <fputs@plt+0x1b64>
   13064:	b	1351c <fputs@plt+0x2134>
   13068:	cmp	r3, #37	; 0x25
   1306c:	beq	12f38 <fputs@plt+0x1b50>
   13070:	b	13530 <fputs@plt+0x2148>
   13074:	ldrb	r0, [r7]
   13078:	cmp	r0, #100	; 0x64
   1307c:	beq	1328c <fputs@plt+0x1ea4>
   13080:	cmp	r0, #117	; 0x75
   13084:	bne	13530 <fputs@plt+0x2148>
   13088:	add	r2, r2, #3
   1308c:	ldr	r1, [ip], #4
   13090:	cmp	r1, #0
   13094:	beq	132b0 <fputs@plt+0x1ec8>
   13098:	mov	r0, #0
   1309c:	b	130b0 <fputs@plt+0x1cc8>
   130a0:	lsr	r1, r1, #3
   130a4:	cmp	r1, #124	; 0x7c
   130a8:	mov	r1, r3
   130ac:	bls	13100 <fputs@plt+0x1d18>
   130b0:	movw	r3, #19923	; 0x4dd3
   130b4:	movt	r3, #4194	; 0x1062
   130b8:	umull	r3, r6, r1, r3
   130bc:	lsr	r3, r6, #6
   130c0:	mla	r6, r3, lr, r1
   130c4:	movw	r5, #63252	; 0xf714
   130c8:	movt	r5, #7
   130cc:	ldr	r6, [r5, r6, lsl #2]
   130d0:	ldrb	r5, [r6]
   130d4:	strb	r5, [r9, r0]
   130d8:	cmp	r5, #0
   130dc:	beq	130a0 <fputs@plt+0x1cb8>
   130e0:	add	r5, r6, #1
   130e4:	add	r6, r9, r0
   130e8:	ldrb	r7, [r5], #1
   130ec:	strb	r7, [r6, #1]
   130f0:	add	r0, r0, #1
   130f4:	cmp	r7, #0
   130f8:	bne	130e4 <fputs@plt+0x1cfc>
   130fc:	b	130a0 <fputs@plt+0x1cb8>
   13100:	add	r1, r9, r0
   13104:	ldrb	r1, [r1, #-1]
   13108:	sub	r0, r0, #1
   1310c:	cmp	r1, #48	; 0x30
   13110:	beq	13100 <fputs@plt+0x1d18>
   13114:	mvn	r1, #0
   13118:	mov	r3, r9
   1311c:	add	r6, r4, r1
   13120:	cmp	r0, r1
   13124:	beq	133dc <fputs@plt+0x1ff4>
   13128:	ldrb	r7, [r3, r0]
   1312c:	strb	r7, [r6, #1]
   13130:	add	r1, r1, #1
   13134:	add	r7, sl, r1
   13138:	add	r6, r7, #1
   1313c:	sub	r3, r3, #1
   13140:	cmp	r6, r8
   13144:	blt	1311c <fputs@plt+0x1d34>
   13148:	add	r0, r4, r1
   1314c:	add	r4, r0, #1
   13150:	mov	sl, r6
   13154:	cmp	sl, r8
   13158:	blt	12f4c <fputs@plt+0x1b64>
   1315c:	b	1351c <fputs@plt+0x2134>
   13160:	ldr	r0, [ip], #4
   13164:	b	12f38 <fputs@plt+0x1b50>
   13168:	ldr	r2, [ip], #4
   1316c:	cmp	r2, #0
   13170:	beq	13284 <fputs@plt+0x1e9c>
   13174:	str	ip, [sp]
   13178:	cmn	r2, #1
   1317c:	ble	132d8 <fputs@plt+0x1ef0>
   13180:	mov	lr, r7
   13184:	mov	ip, sl
   13188:	b	132f4 <fputs@plt+0x1f0c>
   1318c:	ldr	r0, [ip], #4
   13190:	ldrb	r1, [r0]
   13194:	strb	r1, [r4]
   13198:	cmp	r1, #0
   1319c:	beq	12f40 <fputs@plt+0x1b58>
   131a0:	add	sl, sl, #1
   131a4:	add	r0, r0, #1
   131a8:	add	r4, r4, #1
   131ac:	cmp	sl, r8
   131b0:	blt	13190 <fputs@plt+0x1da8>
   131b4:	b	12f40 <fputs@plt+0x1b58>
   131b8:	ldr	r1, [ip], #4
   131bc:	cmp	r1, #0
   131c0:	beq	13284 <fputs@plt+0x1e9c>
   131c4:	mov	r0, #0
   131c8:	b	131dc <fputs@plt+0x1df4>
   131cc:	lsr	r1, r1, #3
   131d0:	cmp	r1, #124	; 0x7c
   131d4:	mov	r1, r2
   131d8:	bls	1322c <fputs@plt+0x1e44>
   131dc:	movw	r2, #19923	; 0x4dd3
   131e0:	movt	r2, #4194	; 0x1062
   131e4:	umull	r2, r3, r1, r2
   131e8:	lsr	r2, r3, #6
   131ec:	mla	r3, r2, lr, r1
   131f0:	movw	r5, #63252	; 0xf714
   131f4:	movt	r5, #7
   131f8:	ldr	r3, [r5, r3, lsl #2]
   131fc:	ldrb	r6, [r3]
   13200:	strb	r6, [r9, r0]
   13204:	cmp	r6, #0
   13208:	beq	131cc <fputs@plt+0x1de4>
   1320c:	add	r3, r3, #1
   13210:	add	r6, r9, r0
   13214:	ldrb	r5, [r3], #1
   13218:	strb	r5, [r6, #1]
   1321c:	add	r0, r0, #1
   13220:	cmp	r5, #0
   13224:	bne	13210 <fputs@plt+0x1e28>
   13228:	b	131cc <fputs@plt+0x1de4>
   1322c:	add	r1, r9, r0
   13230:	ldrb	r1, [r1, #-1]
   13234:	sub	r0, r0, #1
   13238:	cmp	r1, #48	; 0x30
   1323c:	beq	1322c <fputs@plt+0x1e44>
   13240:	mvn	r1, #0
   13244:	mov	r2, r9
   13248:	add	r3, r4, r1
   1324c:	cmp	r0, r1
   13250:	beq	132c8 <fputs@plt+0x1ee0>
   13254:	ldrb	r6, [r2, r0]
   13258:	strb	r6, [r3, #1]
   1325c:	add	r1, r1, #1
   13260:	add	r3, sl, r1
   13264:	add	r3, r3, #1
   13268:	sub	r2, r2, #1
   1326c:	cmp	r3, r8
   13270:	blt	13248 <fputs@plt+0x1e60>
   13274:	add	r0, r4, r1
   13278:	add	r4, r0, #1
   1327c:	mov	sl, r3
   13280:	b	12f40 <fputs@plt+0x1b58>
   13284:	mov	r0, #48	; 0x30
   13288:	b	12f38 <fputs@plt+0x1b50>
   1328c:	add	r2, r2, #3
   13290:	ldr	r3, [ip], #4
   13294:	cmp	r3, #0
   13298:	beq	132b0 <fputs@plt+0x1ec8>
   1329c:	mov	lr, ip
   132a0:	cmn	r3, #1
   132a4:	ble	133f4 <fputs@plt+0x200c>
   132a8:	mov	ip, sl
   132ac:	b	1340c <fputs@plt+0x2024>
   132b0:	mov	r0, #48	; 0x30
   132b4:	strb	r0, [r4], #1
   132b8:	add	sl, sl, #1
   132bc:	cmp	sl, r8
   132c0:	blt	12f4c <fputs@plt+0x1b64>
   132c4:	b	1351c <fputs@plt+0x2134>
   132c8:	add	r4, r3, #1
   132cc:	add	r0, sl, r1
   132d0:	add	sl, r0, #1
   132d4:	b	12f40 <fputs@plt+0x1b58>
   132d8:	mov	r0, #45	; 0x2d
   132dc:	strb	r0, [r4], #1
   132e0:	add	ip, sl, #1
   132e4:	cmp	ip, r8
   132e8:	bge	134ec <fputs@plt+0x2104>
   132ec:	mov	lr, r7
   132f0:	rsb	r2, r2, #0
   132f4:	mov	r1, #0
   132f8:	movw	sl, #999	; 0x3e7
   132fc:	movw	r7, #1998	; 0x7ce
   13300:	b	13314 <fputs@plt+0x1f2c>
   13304:	add	r0, r2, sl
   13308:	cmp	r0, r7
   1330c:	mov	r2, r3
   13310:	bls	13370 <fputs@plt+0x1f88>
   13314:	movw	r0, #19923	; 0x4dd3
   13318:	movt	r0, #4194	; 0x1062
   1331c:	smmul	r3, r2, r0
   13320:	asr	r6, r3, #6
   13324:	add	r3, r6, r3, lsr #31
   13328:	movw	r0, #64536	; 0xfc18
   1332c:	movt	r0, #65535	; 0xffff
   13330:	mla	r6, r3, r0, r2
   13334:	movw	r0, #63252	; 0xf714
   13338:	movt	r0, #7
   1333c:	ldr	r6, [r0, r6, lsl #2]
   13340:	ldrb	r0, [r6]
   13344:	strb	r0, [r9, r1]
   13348:	cmp	r0, #0
   1334c:	beq	13304 <fputs@plt+0x1f1c>
   13350:	add	r6, r6, #1
   13354:	add	r0, r9, r1
   13358:	ldrb	r5, [r6], #1
   1335c:	strb	r5, [r0, #1]
   13360:	add	r1, r1, #1
   13364:	cmp	r5, #0
   13368:	bne	13354 <fputs@plt+0x1f6c>
   1336c:	b	13304 <fputs@plt+0x1f1c>
   13370:	add	r0, r9, r1
   13374:	ldrb	r0, [r0, #-1]
   13378:	sub	r1, r1, #1
   1337c:	cmp	r0, #48	; 0x30
   13380:	beq	13370 <fputs@plt+0x1f88>
   13384:	mvn	r2, #0
   13388:	mov	r3, r9
   1338c:	add	r6, r4, r2
   13390:	cmp	r1, r2
   13394:	beq	133c4 <fputs@plt+0x1fdc>
   13398:	ldrb	r0, [r3, r1]
   1339c:	strb	r0, [r6, #1]
   133a0:	add	r2, r2, #1
   133a4:	add	r0, ip, r2
   133a8:	add	sl, r0, #1
   133ac:	sub	r3, r3, #1
   133b0:	cmp	sl, r8
   133b4:	blt	1338c <fputs@plt+0x1fa4>
   133b8:	add	r0, r4, r2
   133bc:	add	r4, r0, #1
   133c0:	b	133d0 <fputs@plt+0x1fe8>
   133c4:	add	r4, r6, #1
   133c8:	add	r0, ip, r2
   133cc:	add	sl, r0, #1
   133d0:	mov	r2, lr
   133d4:	ldr	ip, [sp]
   133d8:	b	13504 <fputs@plt+0x211c>
   133dc:	add	r4, r6, #1
   133e0:	add	r0, sl, r1
   133e4:	add	sl, r0, #1
   133e8:	cmp	sl, r8
   133ec:	blt	12f4c <fputs@plt+0x1b64>
   133f0:	b	1351c <fputs@plt+0x2134>
   133f4:	mov	r0, #45	; 0x2d
   133f8:	strb	r0, [r4], #1
   133fc:	add	ip, sl, #1
   13400:	cmp	ip, r8
   13404:	bge	134fc <fputs@plt+0x2114>
   13408:	rsb	r3, r3, #0
   1340c:	mov	r1, #0
   13410:	movw	sl, #999	; 0x3e7
   13414:	b	1342c <fputs@plt+0x2044>
   13418:	add	r0, r3, sl
   1341c:	movw	r3, #1998	; 0x7ce
   13420:	cmp	r0, r3
   13424:	mov	r3, r6
   13428:	bls	13488 <fputs@plt+0x20a0>
   1342c:	movw	r0, #19923	; 0x4dd3
   13430:	movt	r0, #4194	; 0x1062
   13434:	smmul	r7, r3, r0
   13438:	asr	r6, r7, #6
   1343c:	add	r6, r6, r7, lsr #31
   13440:	movw	r0, #64536	; 0xfc18
   13444:	movt	r0, #65535	; 0xffff
   13448:	mla	r7, r6, r0, r3
   1344c:	movw	r0, #63252	; 0xf714
   13450:	movt	r0, #7
   13454:	ldr	r5, [r0, r7, lsl #2]
   13458:	ldrb	r7, [r5]
   1345c:	strb	r7, [r9, r1]
   13460:	cmp	r7, #0
   13464:	beq	13418 <fputs@plt+0x2030>
   13468:	add	r5, r5, #1
   1346c:	add	r7, r9, r1
   13470:	ldrb	r0, [r5], #1
   13474:	strb	r0, [r7, #1]
   13478:	add	r1, r1, #1
   1347c:	cmp	r0, #0
   13480:	bne	1346c <fputs@plt+0x2084>
   13484:	b	13418 <fputs@plt+0x2030>
   13488:	add	r0, r9, r1
   1348c:	ldrb	r0, [r0, #-1]
   13490:	sub	r1, r1, #1
   13494:	cmp	r0, #48	; 0x30
   13498:	beq	13488 <fputs@plt+0x20a0>
   1349c:	mvn	r3, #0
   134a0:	mov	r5, r9
   134a4:	add	r6, r4, r3
   134a8:	cmp	r1, r3
   134ac:	beq	134dc <fputs@plt+0x20f4>
   134b0:	ldrb	r0, [r5, r1]
   134b4:	strb	r0, [r6, #1]
   134b8:	add	r3, r3, #1
   134bc:	add	r0, ip, r3
   134c0:	add	sl, r0, #1
   134c4:	sub	r5, r5, #1
   134c8:	cmp	sl, r8
   134cc:	blt	134a4 <fputs@plt+0x20bc>
   134d0:	add	r0, r4, r3
   134d4:	add	r4, r0, #1
   134d8:	b	13500 <fputs@plt+0x2118>
   134dc:	add	r4, r6, #1
   134e0:	add	r0, ip, r3
   134e4:	add	sl, r0, #1
   134e8:	b	13500 <fputs@plt+0x2118>
   134ec:	mov	sl, ip
   134f0:	mov	r2, r7
   134f4:	ldr	ip, [sp]
   134f8:	b	13504 <fputs@plt+0x211c>
   134fc:	mov	sl, ip
   13500:	mov	ip, lr
   13504:	movw	lr, #64536	; 0xfc18
   13508:	movt	lr, #65535	; 0xffff
   1350c:	cmp	sl, r8
   13510:	blt	12f4c <fputs@plt+0x1b64>
   13514:	b	1351c <fputs@plt+0x2134>
   13518:	mov	sl, #0
   1351c:	mov	r0, #0
   13520:	strb	r0, [r4]
   13524:	mov	r0, sl
   13528:	sub	sp, fp, #28
   1352c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13530:	mov	r0, #1
   13534:	bl	113d0 <exit@plt>
   13538:	sub	sp, sp, #4
   1353c:	push	{fp, lr}
   13540:	mov	fp, sp
   13544:	sub	sp, sp, #4
   13548:	str	r3, [fp, #8]
   1354c:	add	r3, fp, #8
   13550:	str	r3, [sp]
   13554:	bl	12ef0 <fputs@plt+0x1b08>
   13558:	mov	sp, fp
   1355c:	pop	{fp, lr}
   13560:	add	sp, sp, #4
   13564:	bx	lr
   13568:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1356c:	add	fp, sp, #24
   13570:	mov	r4, r0
   13574:	movw	r1, #19892	; 0x4db4
   13578:	movt	r1, #8
   1357c:	mov	r2, #7
   13580:	bl	135f0 <fputs@plt+0x2208>
   13584:	cmp	r0, #0
   13588:	addeq	r4, r4, #7
   1358c:	mov	r0, r4
   13590:	bl	13690 <fputs@plt+0x22a8>
   13594:	mov	r5, r0
   13598:	mov	r7, #0
   1359c:	movw	r8, #5720	; 0x1658
   135a0:	movt	r8, #8
   135a4:	b	135b4 <fputs@plt+0x21cc>
   135a8:	sub	r7, r7, #1
   135ac:	cmn	r7, #3
   135b0:	beq	135e8 <fputs@plt+0x2200>
   135b4:	ldr	r6, [r8, -r7, lsl #2]
   135b8:	mov	r0, r4
   135bc:	mov	r1, r6
   135c0:	mov	r2, r5
   135c4:	bl	135f0 <fputs@plt+0x2208>
   135c8:	cmp	r0, #0
   135cc:	bne	135a8 <fputs@plt+0x21c0>
   135d0:	ldrb	r0, [r6, r5]
   135d4:	bl	136b0 <fputs@plt+0x22c8>
   135d8:	cmp	r0, #0
   135dc:	bne	135a8 <fputs@plt+0x21c0>
   135e0:	mov	r0, #1
   135e4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   135e8:	mov	r0, #0
   135ec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   135f0:	push	{fp, lr}
   135f4:	mov	fp, sp
   135f8:	cmp	r0, #0
   135fc:	beq	13658 <fputs@plt+0x2270>
   13600:	cmp	r1, #0
   13604:	beq	13668 <fputs@plt+0x2280>
   13608:	cmp	r2, #1
   1360c:	blt	1364c <fputs@plt+0x2264>
   13610:	movw	ip, #5732	; 0x1664
   13614:	movt	ip, #8
   13618:	ldrb	r3, [r0]
   1361c:	cmp	r3, #0
   13620:	beq	13674 <fputs@plt+0x228c>
   13624:	ldrb	lr, [ip, r3]
   13628:	ldrb	r3, [r1]
   1362c:	ldrb	r3, [ip, r3]
   13630:	cmp	lr, r3
   13634:	bne	13674 <fputs@plt+0x228c>
   13638:	sub	r2, r2, #1
   1363c:	add	r1, r1, #1
   13640:	add	r0, r0, #1
   13644:	cmp	r2, #0
   13648:	bgt	13618 <fputs@plt+0x2230>
   1364c:	mov	r1, #0
   13650:	mov	r0, r1
   13654:	pop	{fp, pc}
   13658:	cmp	r1, #0
   1365c:	mvnne	r1, #0
   13660:	mov	r0, r1
   13664:	pop	{fp, pc}
   13668:	mov	r1, #1
   1366c:	mov	r0, r1
   13670:	pop	{fp, pc}
   13674:	ldrb	r1, [r1]
   13678:	ldrb	r1, [ip, r1]
   1367c:	ldrb	r0, [r0]
   13680:	ldrb	r0, [ip, r0]
   13684:	sub	r1, r0, r1
   13688:	mov	r0, r1
   1368c:	pop	{fp, pc}
   13690:	cmp	r0, #0
   13694:	moveq	r0, #0
   13698:	bxeq	lr
   1369c:	push	{fp, lr}
   136a0:	mov	fp, sp
   136a4:	bl	11220 <strlen@plt>
   136a8:	bic	r0, r0, #-1073741824	; 0xc0000000
   136ac:	pop	{fp, pc}
   136b0:	movw	r1, #6044	; 0x179c
   136b4:	movt	r1, #8
   136b8:	ldrb	r0, [r1, r0]
   136bc:	ands	r0, r0, #70	; 0x46
   136c0:	movwne	r0, #1
   136c4:	bx	lr
   136c8:	mov	r1, r0
   136cc:	mov	r0, #0
   136d0:	cmp	r1, #2
   136d4:	bxhi	lr
   136d8:	movw	r0, #5720	; 0x1658
   136dc:	movt	r0, #8
   136e0:	ldr	r0, [r0, r1, lsl #2]
   136e4:	bx	lr
   136e8:	cmp	r0, #10
   136ec:	bcc	136f8 <fputs@plt+0x2310>
   136f0:	movw	r0, #16513	; 0x4081
   136f4:	b	1372c <fputs@plt+0x2344>
   136f8:	push	{r4, r5, fp, lr}
   136fc:	add	fp, sp, #8
   13700:	movw	ip, #59288	; 0xe798
   13704:	movt	ip, #9
   13708:	ldr	r0, [ip, r0, lsl #2]!
   1370c:	mov	r5, #0
   13710:	stm	r1, {r0, r5}
   13714:	ldr	r4, [ip, #40]!	; 0x28
   13718:	strd	r4, [r2]
   1371c:	cmp	r3, #0
   13720:	strne	r0, [ip]
   13724:	mov	r0, #0
   13728:	pop	{r4, r5, fp, pc}
   1372c:	mov	r1, r0
   13730:	movw	r2, #37231	; 0x916f
   13734:	movt	r2, #8
   13738:	mov	r0, #21
   1373c:	b	2211c <fputs@plt+0x10d34>
   13740:	push	{r4, r5, fp, lr}
   13744:	add	fp, sp, #8
   13748:	sub	sp, sp, #16
   1374c:	mov	r4, r2
   13750:	mov	r5, r1
   13754:	add	r1, sp, #8
   13758:	mov	r2, sp
   1375c:	bl	136e8 <fputs@plt+0x2300>
   13760:	cmp	r0, #0
   13764:	beq	13770 <fputs@plt+0x2388>
   13768:	sub	sp, fp, #8
   1376c:	pop	{r4, r5, fp, pc}
   13770:	ldr	r1, [sp, #8]
   13774:	str	r1, [r5]
   13778:	ldr	r1, [sp]
   1377c:	str	r1, [r4]
   13780:	sub	sp, fp, #8
   13784:	pop	{r4, r5, fp, pc}
   13788:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1378c:	add	fp, sp, #28
   13790:	sub	sp, sp, #20
   13794:	cmp	r1, #10
   13798:	bhi	13874 <fputs@plt+0x248c>
   1379c:	mov	r9, r3
   137a0:	mov	r8, r2
   137a4:	mov	r7, r1
   137a8:	mov	r6, r0
   137ac:	ldr	r5, [fp, #8]
   137b0:	add	r0, pc, #0
   137b4:	ldr	pc, [r0, r1, lsl #2]
   137b8:	andeq	r3, r1, ip, ror r8
   137bc:	andeq	r3, r1, r0, lsr #17
   137c0:	strdeq	r3, [r1], -ip
   137c4:	andeq	r3, r1, r8, lsr #20
   137c8:	andeq	r3, r1, r4, ror #15
   137cc:	andeq	r3, r1, r4, ror #15
   137d0:	andeq	r3, r1, r4, ror #15
   137d4:	andeq	r3, r1, r8, lsl #16
   137d8:	andeq	r3, r1, r8, lsl #16
   137dc:	andeq	r3, r1, r8, lsl #16
   137e0:	andeq	r3, r1, r8, ror sl
   137e4:	mov	sl, #0
   137e8:	str	sl, [r8]
   137ec:	add	r0, r6, r7, lsl #2
   137f0:	ldr	r1, [r0, #256]!	; 0x100
   137f4:	str	r1, [r9]
   137f8:	cmp	r5, #0
   137fc:	movne	sl, #0
   13800:	strne	sl, [r0]
   13804:	b	13ad8 <fputs@plt+0x26f0>
   13808:	str	r8, [sp, #4]
   1380c:	mov	sl, #0
   13810:	str	sl, [sp, #8]
   13814:	ldr	r0, [r6, #20]
   13818:	cmp	r0, #1
   1381c:	blt	13868 <fputs@plt+0x2480>
   13820:	mov	r8, #0
   13824:	add	r4, sp, #8
   13828:	b	1383c <fputs@plt+0x2454>
   1382c:	ldr	r0, [r6, #20]
   13830:	add	r8, r8, #1
   13834:	cmp	r8, r0
   13838:	bge	13868 <fputs@plt+0x2480>
   1383c:	ldr	r0, [r6, #16]
   13840:	add	r0, r0, r8, lsl #4
   13844:	ldr	r0, [r0, #4]
   13848:	cmp	r0, #0
   1384c:	beq	1382c <fputs@plt+0x2444>
   13850:	bl	13b28 <fputs@plt+0x2740>
   13854:	mov	r1, r7
   13858:	mov	r2, r5
   1385c:	mov	r3, r4
   13860:	bl	13e54 <fputs@plt+0x2a6c>
   13864:	b	1382c <fputs@plt+0x2444>
   13868:	str	sl, [r9]
   1386c:	ldr	r0, [sp, #8]
   13870:	b	13ad0 <fputs@plt+0x26e8>
   13874:	mov	sl, #1
   13878:	b	13ad8 <fputs@plt+0x26f0>
   1387c:	ldr	r0, [r6, #264]	; 0x108
   13880:	str	r0, [r8]
   13884:	ldr	r0, [r6, #268]	; 0x10c
   13888:	str	r0, [r9]
   1388c:	mov	sl, #0
   13890:	cmp	r5, #0
   13894:	ldrne	r0, [r6, #264]	; 0x108
   13898:	strne	r0, [r6, #268]	; 0x10c
   1389c:	b	13ad8 <fputs@plt+0x26f0>
   138a0:	mov	r0, r6
   138a4:	bl	13ae4 <fputs@plt+0x26fc>
   138a8:	ldr	r0, [r6, #20]
   138ac:	mov	sl, #0
   138b0:	cmp	r0, #1
   138b4:	mov	r4, #0
   138b8:	blt	13ab8 <fputs@plt+0x26d0>
   138bc:	mov	r4, #0
   138c0:	mov	r5, #0
   138c4:	b	138d8 <fputs@plt+0x24f0>
   138c8:	ldr	r0, [r6, #20]
   138cc:	add	r5, r5, #1
   138d0:	cmp	r5, r0
   138d4:	bge	13ab8 <fputs@plt+0x26d0>
   138d8:	ldr	r0, [r6, #16]
   138dc:	add	r0, r0, r5, lsl #4
   138e0:	ldr	r0, [r0, #4]
   138e4:	cmp	r0, #0
   138e8:	beq	138c8 <fputs@plt+0x24e0>
   138ec:	bl	13b28 <fputs@plt+0x2740>
   138f0:	bl	13b34 <fputs@plt+0x274c>
   138f4:	add	r4, r0, r4
   138f8:	b	138c8 <fputs@plt+0x24e0>
   138fc:	str	r8, [sp, #4]
   13900:	mov	sl, #0
   13904:	str	sl, [sp, #16]
   13908:	mov	r0, r6
   1390c:	bl	13ae4 <fputs@plt+0x26fc>
   13910:	add	r0, sp, #16
   13914:	str	r0, [r6, #456]	; 0x1c8
   13918:	ldr	r0, [r6, #20]
   1391c:	cmp	r0, #1
   13920:	blt	13ac4 <fputs@plt+0x26dc>
   13924:	mov	r4, #0
   13928:	movw	r8, #41272	; 0xa138
   1392c:	movt	r8, #9
   13930:	b	13944 <fputs@plt+0x255c>
   13934:	ldr	r0, [r6, #20]
   13938:	add	r4, r4, #1
   1393c:	cmp	r4, r0
   13940:	bge	13ac4 <fputs@plt+0x26dc>
   13944:	ldr	r0, [r6, #16]
   13948:	add	r0, r0, r4, lsl #4
   1394c:	ldr	r7, [r0, #12]
   13950:	cmp	r7, #0
   13954:	beq	13934 <fputs@plt+0x254c>
   13958:	ldr	r1, [r8, #56]	; 0x38
   1395c:	mov	r0, #16
   13960:	blx	r1
   13964:	ldr	r1, [r7, #12]
   13968:	ldr	r2, [r7, #28]
   1396c:	ldr	r3, [r7, #44]	; 0x2c
   13970:	ldr	r5, [r7, #60]	; 0x3c
   13974:	add	r1, r3, r1
   13978:	add	r1, r1, r2
   1397c:	add	r1, r1, r5
   13980:	ldr	r2, [sp, #16]
   13984:	mla	r0, r1, r0, r2
   13988:	str	r0, [sp, #16]
   1398c:	ldr	r0, [r7, #20]
   13990:	bl	13b74 <fputs@plt+0x278c>
   13994:	ldr	r1, [sp, #16]
   13998:	add	r0, r1, r0
   1399c:	str	r0, [sp, #16]
   139a0:	ldr	r0, [r7, #52]	; 0x34
   139a4:	bl	13b74 <fputs@plt+0x278c>
   139a8:	ldr	r1, [sp, #16]
   139ac:	add	r0, r1, r0
   139b0:	str	r0, [sp, #16]
   139b4:	ldr	r0, [r7, #36]	; 0x24
   139b8:	bl	13b74 <fputs@plt+0x278c>
   139bc:	ldr	r1, [sp, #16]
   139c0:	add	r0, r1, r0
   139c4:	str	r0, [sp, #16]
   139c8:	ldr	r0, [r7, #68]	; 0x44
   139cc:	bl	13b74 <fputs@plt+0x278c>
   139d0:	ldr	r1, [sp, #16]
   139d4:	add	r0, r1, r0
   139d8:	str	r0, [sp, #16]
   139dc:	ldr	r5, [r7, #48]	; 0x30
   139e0:	cmp	r5, #0
   139e4:	beq	13a00 <fputs@plt+0x2618>
   139e8:	ldr	r1, [r5, #8]
   139ec:	mov	r0, r6
   139f0:	bl	13ba4 <fputs@plt+0x27bc>
   139f4:	ldr	r5, [r5]
   139f8:	cmp	r5, #0
   139fc:	bne	139e8 <fputs@plt+0x2600>
   13a00:	ldr	r5, [r7, #16]
   13a04:	cmp	r5, #0
   13a08:	beq	13934 <fputs@plt+0x254c>
   13a0c:	ldr	r1, [r5, #8]
   13a10:	mov	r0, r6
   13a14:	bl	13c04 <fputs@plt+0x281c>
   13a18:	ldr	r5, [r5]
   13a1c:	cmp	r5, #0
   13a20:	bne	13a0c <fputs@plt+0x2624>
   13a24:	b	13934 <fputs@plt+0x254c>
   13a28:	mov	sl, #0
   13a2c:	str	sl, [sp, #12]
   13a30:	add	r0, sp, #12
   13a34:	str	r0, [r6, #456]	; 0x1c8
   13a38:	ldr	r4, [r6, #4]
   13a3c:	cmp	r4, #0
   13a40:	beq	13a68 <fputs@plt+0x2680>
   13a44:	mov	r0, r6
   13a48:	mov	r1, r4
   13a4c:	bl	13d08 <fputs@plt+0x2920>
   13a50:	mov	r0, r6
   13a54:	mov	r1, r4
   13a58:	bl	13ddc <fputs@plt+0x29f4>
   13a5c:	ldr	r4, [r4, #52]	; 0x34
   13a60:	cmp	r4, #0
   13a64:	bne	13a44 <fputs@plt+0x265c>
   13a68:	str	sl, [r6, #456]	; 0x1c8
   13a6c:	str	sl, [r9]
   13a70:	ldr	r0, [sp, #12]
   13a74:	b	13ab0 <fputs@plt+0x26c8>
   13a78:	add	r0, r6, #448	; 0x1c0
   13a7c:	mov	sl, #0
   13a80:	str	sl, [r9]
   13a84:	ldrd	r2, [r0]
   13a88:	mov	r0, #1
   13a8c:	rsbs	r1, r2, #0
   13a90:	rscs	r1, r3, #0
   13a94:	blt	13ab0 <fputs@plt+0x26c8>
   13a98:	add	r0, r6, #440	; 0x1b8
   13a9c:	ldrd	r0, [r0]
   13aa0:	rsbs	r0, r0, #0
   13aa4:	rscs	r0, r1, #0
   13aa8:	mov	r0, #0
   13aac:	movwlt	r0, #1
   13ab0:	str	r0, [r8]
   13ab4:	b	13ad8 <fputs@plt+0x26f0>
   13ab8:	str	r4, [r8]
   13abc:	str	sl, [r9]
   13ac0:	b	13ad8 <fputs@plt+0x26f0>
   13ac4:	str	sl, [r6, #456]	; 0x1c8
   13ac8:	str	sl, [r9]
   13acc:	ldr	r0, [sp, #16]
   13ad0:	ldr	r1, [sp, #4]
   13ad4:	str	r0, [r1]
   13ad8:	mov	r0, sl
   13adc:	sub	sp, fp, #28
   13ae0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ae4:	push	{r5, sl, fp, lr}
   13ae8:	add	fp, sp, #8
   13aec:	ldr	r1, [r0, #20]
   13af0:	cmp	r1, #1
   13af4:	poplt	{r5, sl, fp, pc}
   13af8:	ldr	r5, [r0, #20]
   13afc:	ldr	r0, [r0, #16]
   13b00:	add	r0, r0, #4
   13b04:	mov	r2, #0
   13b08:	ldr	r3, [r0, r2, lsl #4]
   13b0c:	cmp	r3, #0
   13b10:	ldmne	r3, {r1, r3}
   13b14:	strne	r1, [r3, #4]
   13b18:	add	r2, r2, #1
   13b1c:	cmp	r2, r5
   13b20:	blt	13b08 <fputs@plt+0x2720>
   13b24:	pop	{r5, sl, fp, pc}
   13b28:	ldr	r0, [r0, #4]
   13b2c:	ldr	r0, [r0]
   13b30:	bx	lr
   13b34:	push	{r4, r5, r6, sl, fp, lr}
   13b38:	add	fp, sp, #16
   13b3c:	mov	r4, r0
   13b40:	ldrh	r1, [r0, #148]	; 0x94
   13b44:	ldr	r2, [r0, #160]	; 0xa0
   13b48:	ldr	r0, [r0, #212]	; 0xd4
   13b4c:	add	r1, r2, r1
   13b50:	add	r6, r1, #60	; 0x3c
   13b54:	bl	238b8 <fputs@plt+0x124d0>
   13b58:	mov	r5, r0
   13b5c:	mov	r0, r4
   13b60:	bl	14304 <fputs@plt+0x2f1c>
   13b64:	mla	r0, r6, r5, r0
   13b68:	ldr	r1, [r4, #160]	; 0xa0
   13b6c:	add	r0, r0, r1
   13b70:	pop	{r4, r5, r6, sl, fp, pc}
   13b74:	cmp	r0, #0
   13b78:	moveq	r0, #0
   13b7c:	moveq	r1, #0
   13b80:	bxeq	lr
   13b84:	push	{fp, lr}
   13b88:	mov	fp, sp
   13b8c:	movw	r1, #41272	; 0xa138
   13b90:	movt	r1, #9
   13b94:	ldr	r1, [r1, #52]	; 0x34
   13b98:	blx	r1
   13b9c:	asr	r1, r0, #31
   13ba0:	pop	{fp, pc}
   13ba4:	cmp	r1, #0
   13ba8:	bxeq	lr
   13bac:	push	{r4, r5, fp, lr}
   13bb0:	add	fp, sp, #8
   13bb4:	mov	r4, r1
   13bb8:	mov	r5, r0
   13bbc:	ldr	r1, [r1, #28]
   13bc0:	bl	47b2c <fputs@plt+0x36744>
   13bc4:	ldr	r1, [r4]
   13bc8:	mov	r0, r5
   13bcc:	bl	13ddc <fputs@plt+0x29f4>
   13bd0:	ldr	r1, [r4, #4]
   13bd4:	mov	r0, r5
   13bd8:	bl	13ddc <fputs@plt+0x29f4>
   13bdc:	ldr	r1, [r4, #12]
   13be0:	mov	r0, r5
   13be4:	bl	4455c <fputs@plt+0x33174>
   13be8:	ldr	r1, [r4, #16]
   13bec:	mov	r0, r5
   13bf0:	bl	44880 <fputs@plt+0x33498>
   13bf4:	mov	r0, r5
   13bf8:	mov	r1, r4
   13bfc:	pop	{r4, r5, fp, lr}
   13c00:	b	13ddc <fputs@plt+0x29f4>
   13c04:	push	{r4, r5, r6, r7, fp, lr}
   13c08:	add	fp, sp, #16
   13c0c:	cmp	r1, #0
   13c10:	beq	13d04 <fputs@plt+0x291c>
   13c14:	mov	r4, r1
   13c18:	mov	r5, r0
   13c1c:	cmp	r0, #0
   13c20:	beq	13c30 <fputs@plt+0x2848>
   13c24:	ldr	r0, [r5, #456]	; 0x1c8
   13c28:	cmp	r0, #0
   13c2c:	bne	13c48 <fputs@plt+0x2860>
   13c30:	ldrh	r0, [r4, #36]	; 0x24
   13c34:	sub	r0, r0, #1
   13c38:	strh	r0, [r4, #36]	; 0x24
   13c3c:	movw	r1, #65535	; 0xffff
   13c40:	tst	r0, r1
   13c44:	popne	{r4, r5, r6, r7, fp, pc}
   13c48:	ldr	r6, [r4, #8]
   13c4c:	cmp	r6, #0
   13c50:	bne	13c84 <fputs@plt+0x289c>
   13c54:	b	13ca0 <fputs@plt+0x28b8>
   13c58:	ldr	r1, [r6]
   13c5c:	ldr	r0, [r6, #24]
   13c60:	add	r0, r0, #24
   13c64:	mov	r2, #0
   13c68:	bl	4423c <fputs@plt+0x32e54>
   13c6c:	mov	r0, r5
   13c70:	mov	r1, r6
   13c74:	bl	44504 <fputs@plt+0x3311c>
   13c78:	cmp	r7, #0
   13c7c:	mov	r6, r7
   13c80:	beq	13ca0 <fputs@plt+0x28b8>
   13c84:	ldr	r7, [r6, #20]
   13c88:	cmp	r5, #0
   13c8c:	beq	13c58 <fputs@plt+0x2870>
   13c90:	ldr	r0, [r5, #456]	; 0x1c8
   13c94:	cmp	r0, #0
   13c98:	bne	13c6c <fputs@plt+0x2884>
   13c9c:	b	13c58 <fputs@plt+0x2870>
   13ca0:	mov	r0, r5
   13ca4:	mov	r1, r4
   13ca8:	bl	472d4 <fputs@plt+0x35eec>
   13cac:	mov	r0, r5
   13cb0:	mov	r1, r4
   13cb4:	bl	470b0 <fputs@plt+0x35cc8>
   13cb8:	ldr	r1, [r4]
   13cbc:	mov	r0, r5
   13cc0:	bl	13ddc <fputs@plt+0x29f4>
   13cc4:	ldr	r1, [r4, #20]
   13cc8:	mov	r0, r5
   13ccc:	bl	13ddc <fputs@plt+0x29f4>
   13cd0:	ldr	r1, [r4, #12]
   13cd4:	mov	r0, r5
   13cd8:	bl	44678 <fputs@plt+0x33290>
   13cdc:	ldr	r1, [r4, #24]
   13ce0:	mov	r0, r5
   13ce4:	bl	445f8 <fputs@plt+0x33210>
   13ce8:	mov	r0, r5
   13cec:	mov	r1, r4
   13cf0:	bl	47128 <fputs@plt+0x35d40>
   13cf4:	mov	r0, r5
   13cf8:	mov	r1, r4
   13cfc:	pop	{r4, r5, r6, r7, fp, lr}
   13d00:	b	13ddc <fputs@plt+0x29f4>
   13d04:	pop	{r4, r5, r6, r7, fp, pc}
   13d08:	push	{r4, r5, r6, r7, fp, lr}
   13d0c:	add	fp, sp, #16
   13d10:	mov	r5, r1
   13d14:	mov	r4, r0
   13d18:	ldrsh	r1, [r1, #68]	; 0x44
   13d1c:	ldr	r0, [r5, #60]	; 0x3c
   13d20:	bl	2f694 <fputs@plt+0x1e2ac>
   13d24:	ldr	r0, [r5, #16]
   13d28:	ldrh	r1, [r5, #84]	; 0x54
   13d2c:	lsl	r1, r1, #1
   13d30:	bl	2f694 <fputs@plt+0x1e2ac>
   13d34:	ldr	r6, [r5, #192]	; 0xc0
   13d38:	cmp	r6, #0
   13d3c:	beq	13d68 <fputs@plt+0x2980>
   13d40:	ldm	r6, {r1, r2}
   13d44:	ldr	r7, [r6, #24]
   13d48:	mov	r0, r4
   13d4c:	bl	2f744 <fputs@plt+0x1e35c>
   13d50:	mov	r0, r4
   13d54:	mov	r1, r6
   13d58:	bl	13ddc <fputs@plt+0x29f4>
   13d5c:	cmp	r7, #0
   13d60:	mov	r6, r7
   13d64:	bne	13d40 <fputs@plt+0x2958>
   13d68:	ldr	r1, [r5, #64]	; 0x40
   13d6c:	ldrsh	r0, [r5, #70]	; 0x46
   13d70:	cmp	r0, #1
   13d74:	blt	13d9c <fputs@plt+0x29b4>
   13d78:	sub	r6, r0, #1
   13d7c:	ldr	r1, [r1, r6, lsl #2]
   13d80:	mov	r0, r4
   13d84:	bl	13ddc <fputs@plt+0x29f4>
   13d88:	sub	r0, r6, #1
   13d8c:	ldr	r1, [r5, #64]	; 0x40
   13d90:	cmp	r6, #0
   13d94:	mov	r6, r0
   13d98:	bgt	13d7c <fputs@plt+0x2994>
   13d9c:	mov	r0, r4
   13da0:	bl	13ddc <fputs@plt+0x29f4>
   13da4:	ldr	r1, [r5, #4]
   13da8:	ldr	r2, [r5, #32]
   13dac:	mov	r0, r4
   13db0:	bl	2f744 <fputs@plt+0x1e35c>
   13db4:	ldr	r1, [r5, #16]
   13db8:	mov	r0, r4
   13dbc:	bl	13ddc <fputs@plt+0x29f4>
   13dc0:	ldr	r1, [r5, #168]	; 0xa8
   13dc4:	mov	r0, r4
   13dc8:	bl	13ddc <fputs@plt+0x29f4>
   13dcc:	ldr	r1, [r5, #172]	; 0xac
   13dd0:	mov	r0, r4
   13dd4:	pop	{r4, r5, r6, r7, fp, lr}
   13dd8:	b	13ddc <fputs@plt+0x29f4>
   13ddc:	push	{r4, r5, fp, lr}
   13de0:	add	fp, sp, #8
   13de4:	cmp	r1, #0
   13de8:	popeq	{r4, r5, fp, pc}
   13dec:	mov	r4, r1
   13df0:	mov	r5, r0
   13df4:	cmp	r0, #0
   13df8:	beq	13e48 <fputs@plt+0x2a60>
   13dfc:	ldr	r0, [r5, #456]	; 0x1c8
   13e00:	cmp	r0, #0
   13e04:	beq	13e18 <fputs@plt+0x2a30>
   13e08:	mov	r0, r5
   13e0c:	mov	r1, r4
   13e10:	pop	{r4, r5, fp, lr}
   13e14:	b	206ec <fputs@plt+0xf304>
   13e18:	mov	r0, r5
   13e1c:	mov	r1, r4
   13e20:	bl	20710 <fputs@plt+0xf328>
   13e24:	cmp	r0, #0
   13e28:	beq	13e48 <fputs@plt+0x2a60>
   13e2c:	ldr	r0, [r5, #284]	; 0x11c
   13e30:	str	r0, [r4]
   13e34:	str	r4, [r5, #284]	; 0x11c
   13e38:	ldr	r0, [r5, #264]	; 0x108
   13e3c:	sub	r0, r0, #1
   13e40:	str	r0, [r5, #264]	; 0x108
   13e44:	pop	{r4, r5, fp, pc}
   13e48:	mov	r0, r4
   13e4c:	pop	{r4, r5, fp, lr}
   13e50:	b	14294 <fputs@plt+0x2eac>
   13e54:	add	r0, r0, r1, lsl #2
   13e58:	ldr	ip, [r0, #164]!	; 0xa4
   13e5c:	ldr	r1, [r3]
   13e60:	add	r1, r1, ip
   13e64:	str	r1, [r3]
   13e68:	cmp	r2, #0
   13e6c:	movne	r1, #0
   13e70:	strne	r1, [r0]
   13e74:	bx	lr
   13e78:	push	{r4, r5, fp, lr}
   13e7c:	add	fp, sp, #8
   13e80:	mov	r5, r0
   13e84:	bl	13ed0 <fputs@plt+0x2ae8>
   13e88:	mov	r4, #0
   13e8c:	cmp	r0, #0
   13e90:	bne	13ec8 <fputs@plt+0x2ae0>
   13e94:	movw	r0, #59368	; 0xe7e8
   13e98:	movt	r0, #9
   13e9c:	ldr	r4, [r0]
   13ea0:	b	13ebc <fputs@plt+0x2ad4>
   13ea4:	ldr	r1, [r4, #16]
   13ea8:	mov	r0, r5
   13eac:	bl	113c4 <strcmp@plt>
   13eb0:	cmp	r0, #0
   13eb4:	beq	13ec8 <fputs@plt+0x2ae0>
   13eb8:	ldr	r4, [r4, #12]
   13ebc:	cmp	r5, #0
   13ec0:	cmpne	r4, #0
   13ec4:	bne	13ea4 <fputs@plt+0x2abc>
   13ec8:	mov	r0, r4
   13ecc:	pop	{r4, r5, fp, pc}
   13ed0:	push	{r4, r5, fp, lr}
   13ed4:	add	fp, sp, #8
   13ed8:	movw	r4, #41272	; 0xa138
   13edc:	movt	r4, #9
   13ee0:	ldr	r1, [r4, #228]	; 0xe4
   13ee4:	mov	r0, #0
   13ee8:	cmp	r1, #0
   13eec:	popne	{r4, r5, fp, pc}
   13ef0:	mov	r5, #1
   13ef4:	str	r5, [r4, #236]	; 0xec
   13ef8:	ldr	r0, [r4, #240]	; 0xf0
   13efc:	cmp	r0, #0
   13f00:	beq	13fb4 <fputs@plt+0x2bcc>
   13f04:	str	r5, [r4, #240]	; 0xf0
   13f08:	ldr	r0, [r4, #252]	; 0xfc
   13f0c:	cmp	r0, #0
   13f10:	moveq	r0, #8
   13f14:	streq	r0, [r4, #252]	; 0xfc
   13f18:	ldr	r0, [r4, #228]	; 0xe4
   13f1c:	ldr	r2, [r4, #232]	; 0xe8
   13f20:	ldr	r1, [r4, #248]	; 0xf8
   13f24:	add	r1, r1, #1
   13f28:	str	r1, [r4, #248]	; 0xf8
   13f2c:	orrs	r0, r2, r0
   13f30:	mov	r0, #0
   13f34:	bne	13fdc <fputs@plt+0x2bf4>
   13f38:	mov	r5, #1
   13f3c:	vmov.i32	q8, #0	; 0x00000000
   13f40:	str	r5, [r4, #232]	; 0xe8
   13f44:	movw	r0, #59680	; 0xe920
   13f48:	movt	r0, #9
   13f4c:	add	r1, r0, #16
   13f50:	vst1.64	{d16-d17}, [r1]
   13f54:	add	r1, r0, #32
   13f58:	vst1.64	{d16-d17}, [r1]
   13f5c:	add	r1, r0, #48	; 0x30
   13f60:	vst1.64	{d16-d17}, [r1]
   13f64:	add	r1, r0, #64	; 0x40
   13f68:	vst1.64	{d16-d17}, [r1]
   13f6c:	mov	r1, #76	; 0x4c
   13f70:	vst1.64	{d16-d17}, [r0], r1
   13f74:	vst1.32	{d16-d17}, [r0]
   13f78:	bl	1d498 <fputs@plt+0xc0b0>
   13f7c:	ldr	r0, [r4, #244]	; 0xf4
   13f80:	cmp	r0, #0
   13f84:	beq	13fc4 <fputs@plt+0x2bdc>
   13f88:	str	r5, [r4, #244]	; 0xf4
   13f8c:	bl	1d4e4 <fputs@plt+0xc0fc>
   13f90:	cmp	r0, #0
   13f94:	bne	13fd0 <fputs@plt+0x2be8>
   13f98:	add	r2, r4, #204	; 0xcc
   13f9c:	ldm	r2, {r0, r1, r2}
   13fa0:	bl	1d514 <fputs@plt+0xc12c>
   13fa4:	mov	r0, #1
   13fa8:	str	r0, [r4, #228]	; 0xe4
   13fac:	mov	r0, #0
   13fb0:	b	13fd0 <fputs@plt+0x2be8>
   13fb4:	bl	1d38c <fputs@plt+0xbfa4>
   13fb8:	cmp	r0, #0
   13fbc:	beq	13f04 <fputs@plt+0x2b1c>
   13fc0:	pop	{r4, r5, fp, pc}
   13fc4:	bl	1d4bc <fputs@plt+0xc0d4>
   13fc8:	cmp	r0, #0
   13fcc:	beq	13f88 <fputs@plt+0x2ba0>
   13fd0:	mov	r1, #0
   13fd4:	str	r1, [r4, #232]	; 0xe8
   13fd8:	ldr	r1, [r4, #248]	; 0xf8
   13fdc:	subs	r1, r1, #1
   13fe0:	str	r1, [r4, #248]	; 0xf8
   13fe4:	movle	r1, #0
   13fe8:	strle	r1, [r4, #252]	; 0xfc
   13fec:	pop	{r4, r5, fp, pc}
   13ff0:	push	{r4, r5, r6, sl, fp, lr}
   13ff4:	add	fp, sp, #16
   13ff8:	mov	r6, r1
   13ffc:	mov	r4, r0
   14000:	bl	13ed0 <fputs@plt+0x2ae8>
   14004:	mov	r5, r0
   14008:	cmp	r0, #0
   1400c:	beq	14018 <fputs@plt+0x2c30>
   14010:	mov	r0, r5
   14014:	pop	{r4, r5, r6, sl, fp, pc}
   14018:	mov	r0, r4
   1401c:	bl	1405c <fputs@plt+0x2c74>
   14020:	movw	r0, #59368	; 0xe7e8
   14024:	movt	r0, #9
   14028:	ldr	r1, [r0]
   1402c:	cmp	r6, #0
   14030:	bne	1404c <fputs@plt+0x2c64>
   14034:	cmp	r1, #0
   14038:	beq	1404c <fputs@plt+0x2c64>
   1403c:	ldr	r0, [r1, #12]!
   14040:	str	r0, [r4, #12]
   14044:	mov	r0, r1
   14048:	b	14050 <fputs@plt+0x2c68>
   1404c:	str	r1, [r4, #12]
   14050:	str	r4, [r0]
   14054:	mov	r0, r5
   14058:	pop	{r4, r5, r6, sl, fp, pc}
   1405c:	cmp	r0, #0
   14060:	beq	140a4 <fputs@plt+0x2cbc>
   14064:	movw	r2, #59368	; 0xe7e8
   14068:	movt	r2, #9
   1406c:	ldr	r1, [r2]
   14070:	cmp	r1, r0
   14074:	beq	140a8 <fputs@plt+0x2cc0>
   14078:	cmp	r1, #0
   1407c:	beq	140a4 <fputs@plt+0x2cbc>
   14080:	mov	r2, r1
   14084:	ldr	r1, [r1, #12]
   14088:	cmp	r1, r0
   1408c:	cmpne	r1, #0
   14090:	bne	14080 <fputs@plt+0x2c98>
   14094:	cmp	r1, r0
   14098:	bxne	lr
   1409c:	ldr	r0, [r0, #12]
   140a0:	str	r0, [r2, #12]
   140a4:	bx	lr
   140a8:	ldr	r0, [r0, #12]
   140ac:	str	r0, [r2]
   140b0:	bx	lr
   140b4:	push	{fp, lr}
   140b8:	mov	fp, sp
   140bc:	bl	1405c <fputs@plt+0x2c74>
   140c0:	mov	r0, #0
   140c4:	pop	{fp, pc}
   140c8:	mov	r0, #0
   140cc:	bx	lr
   140d0:	mov	r0, #0
   140d4:	bx	lr
   140d8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   140dc:	add	fp, sp, #24
   140e0:	mov	r7, r1
   140e4:	mov	r6, r0
   140e8:	bl	13ed0 <fputs@plt+0x2ae8>
   140ec:	mvn	r4, #0
   140f0:	cmp	r0, #0
   140f4:	mvn	r5, #0
   140f8:	bne	1413c <fputs@plt+0x2d54>
   140fc:	movw	r8, #59376	; 0xe7f0
   14100:	movt	r8, #9
   14104:	ldrd	r4, [r8, #8]
   14108:	cmp	r7, #0
   1410c:	bmi	1413c <fputs@plt+0x2d54>
   14110:	strd	r6, [r8, #8]
   14114:	bl	14148 <fputs@plt+0x2d60>
   14118:	mov	r2, #0
   1411c:	subs	r0, r0, r6
   14120:	sbcs	r0, r1, r7
   14124:	movwge	r2, #1
   14128:	orrs	r0, r6, r7
   1412c:	movwne	r0, #1
   14130:	and	r0, r0, r2
   14134:	str	r0, [r8, #28]
   14138:	bl	1415c <fputs@plt+0x2d74>
   1413c:	mov	r0, r4
   14140:	mov	r1, r5
   14144:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14148:	movw	r0, #59288	; 0xe798
   1414c:	movt	r0, #9
   14150:	ldr	r0, [r0]
   14154:	mov	r1, #0
   14158:	bx	lr
   1415c:	push	{fp, lr}
   14160:	mov	fp, sp
   14164:	sub	sp, sp, #16
   14168:	add	r1, sp, #8
   1416c:	mov	r2, sp
   14170:	mov	r0, #0
   14174:	mov	r3, #0
   14178:	bl	136e8 <fputs@plt+0x2300>
   1417c:	ldr	r0, [sp, #8]
   14180:	ldr	r1, [sp, #12]
   14184:	mov	sp, fp
   14188:	pop	{fp, pc}
   1418c:	bic	r0, r0, r0, asr #31
   14190:	mov	r1, #0
   14194:	b	140d8 <fputs@plt+0x2cf0>
   14198:	push	{fp, lr}
   1419c:	mov	fp, sp
   141a0:	sub	sp, sp, #16
   141a4:	mov	r3, r0
   141a8:	add	r1, sp, #8
   141ac:	mov	r2, sp
   141b0:	mov	r0, #0
   141b4:	bl	136e8 <fputs@plt+0x2300>
   141b8:	ldm	sp, {r0, r1}
   141bc:	mov	sp, fp
   141c0:	pop	{fp, pc}
   141c4:	push	{r4, sl, fp, lr}
   141c8:	add	fp, sp, #8
   141cc:	mov	r4, r0
   141d0:	bl	13ed0 <fputs@plt+0x2ae8>
   141d4:	cmp	r4, #1
   141d8:	blt	141f4 <fputs@plt+0x2e0c>
   141dc:	cmp	r0, #0
   141e0:	bne	141f4 <fputs@plt+0x2e0c>
   141e4:	asr	r1, r4, #31
   141e8:	mov	r0, r4
   141ec:	pop	{r4, sl, fp, lr}
   141f0:	b	141fc <fputs@plt+0x2e14>
   141f4:	mov	r0, #0
   141f8:	pop	{r4, sl, fp, pc}
   141fc:	push	{fp, lr}
   14200:	mov	fp, sp
   14204:	sub	sp, sp, #8
   14208:	subs	r2, r0, #1
   1420c:	sbc	r1, r1, #0
   14210:	movw	r3, #65279	; 0xfeff
   14214:	movt	r3, #32767	; 0x7fff
   14218:	subs	r2, r2, r3
   1421c:	sbcs	r1, r1, #0
   14220:	bcc	1422c <fputs@plt+0x2e44>
   14224:	mov	r0, #0
   14228:	b	14254 <fputs@plt+0x2e6c>
   1422c:	movw	r1, #41272	; 0xa138
   14230:	movt	r1, #9
   14234:	ldr	r2, [r1]
   14238:	cmp	r2, #0
   1423c:	beq	1424c <fputs@plt+0x2e64>
   14240:	add	r1, sp, #4
   14244:	bl	20604 <fputs@plt+0xf21c>
   14248:	b	14258 <fputs@plt+0x2e70>
   1424c:	ldr	r1, [r1, #40]	; 0x28
   14250:	blx	r1
   14254:	str	r0, [sp, #4]
   14258:	ldr	r0, [sp, #4]
   1425c:	mov	sp, fp
   14260:	pop	{fp, pc}
   14264:	push	{r4, r5, fp, lr}
   14268:	add	fp, sp, #8
   1426c:	mov	r4, r1
   14270:	mov	r5, r0
   14274:	bl	13ed0 <fputs@plt+0x2ae8>
   14278:	cmp	r0, #0
   1427c:	movne	r0, #0
   14280:	popne	{r4, r5, fp, pc}
   14284:	mov	r0, r5
   14288:	mov	r1, r4
   1428c:	pop	{r4, r5, fp, lr}
   14290:	b	141fc <fputs@plt+0x2e14>
   14294:	push	{r4, r5, fp, lr}
   14298:	add	fp, sp, #8
   1429c:	cmp	r0, #0
   142a0:	popeq	{r4, r5, fp, pc}
   142a4:	mov	r4, r0
   142a8:	movw	r5, #41272	; 0xa138
   142ac:	movt	r5, #9
   142b0:	ldr	r0, [r5]
   142b4:	cmp	r0, #0
   142b8:	beq	142dc <fputs@plt+0x2ef4>
   142bc:	mov	r0, r4
   142c0:	bl	14304 <fputs@plt+0x2f1c>
   142c4:	mov	r1, r0
   142c8:	mov	r0, #0
   142cc:	bl	142ec <fputs@plt+0x2f04>
   142d0:	mov	r0, #9
   142d4:	mov	r1, #1
   142d8:	bl	142ec <fputs@plt+0x2f04>
   142dc:	ldr	r1, [r5, #44]	; 0x2c
   142e0:	mov	r0, r4
   142e4:	pop	{r4, r5, fp, lr}
   142e8:	bx	r1
   142ec:	movw	r2, #59288	; 0xe798
   142f0:	movt	r2, #9
   142f4:	ldr	r3, [r2, r0, lsl #2]
   142f8:	sub	r1, r3, r1
   142fc:	str	r1, [r2, r0, lsl #2]
   14300:	bx	lr
   14304:	movw	r1, #41272	; 0xa138
   14308:	movt	r1, #9
   1430c:	ldr	r1, [r1, #52]	; 0x34
   14310:	bx	r1
   14314:	push	{r4, r5, fp, lr}
   14318:	add	fp, sp, #8
   1431c:	mov	r5, r1
   14320:	mov	r4, r0
   14324:	bl	13ed0 <fputs@plt+0x2ae8>
   14328:	cmp	r0, #0
   1432c:	movne	r0, #0
   14330:	popne	{r4, r5, fp, pc}
   14334:	bic	r2, r5, r5, asr #31
   14338:	mov	r0, r4
   1433c:	mov	r3, #0
   14340:	pop	{r4, r5, fp, lr}
   14344:	b	14348 <fputs@plt+0x2f60>
   14348:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1434c:	add	fp, sp, #24
   14350:	mov	r7, r2
   14354:	cmp	r0, #0
   14358:	beq	14388 <fputs@plt+0x2fa0>
   1435c:	mov	r5, r0
   14360:	orrs	r0, r7, r3
   14364:	beq	14398 <fputs@plt+0x2fb0>
   14368:	mov	r4, #0
   1436c:	movw	r0, #65279	; 0xfeff
   14370:	movt	r0, #32767	; 0x7fff
   14374:	subs	r0, r0, r7
   14378:	rscs	r0, r3, #0
   1437c:	bcs	143ac <fputs@plt+0x2fc4>
   14380:	mov	r0, r4
   14384:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14388:	mov	r0, r7
   1438c:	mov	r1, r3
   14390:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   14394:	b	141fc <fputs@plt+0x2e14>
   14398:	mov	r0, r5
   1439c:	bl	14294 <fputs@plt+0x2eac>
   143a0:	mov	r4, #0
   143a4:	mov	r0, r4
   143a8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   143ac:	mov	r0, r5
   143b0:	bl	14304 <fputs@plt+0x2f1c>
   143b4:	mov	r8, r0
   143b8:	movw	r9, #41272	; 0xa138
   143bc:	movt	r9, #9
   143c0:	ldr	r1, [r9, #56]	; 0x38
   143c4:	mov	r0, r7
   143c8:	blx	r1
   143cc:	cmp	r0, r8
   143d0:	bne	143dc <fputs@plt+0x2ff4>
   143d4:	mov	r0, r5
   143d8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   143dc:	mov	r6, r0
   143e0:	ldr	r0, [r9]
   143e4:	cmp	r0, #0
   143e8:	beq	14468 <fputs@plt+0x3080>
   143ec:	mov	r0, #5
   143f0:	mov	r1, r7
   143f4:	bl	206ac <fputs@plt+0xf2c4>
   143f8:	ldr	r2, [r9, #48]	; 0x30
   143fc:	mov	r0, r5
   14400:	mov	r1, r6
   14404:	blx	r2
   14408:	mov	r7, r0
   1440c:	cmp	r0, #0
   14410:	bne	14440 <fputs@plt+0x3058>
   14414:	movw	r0, #59376	; 0xe7f0
   14418:	movt	r0, #9
   1441c:	ldrd	r0, [r0, #8]
   14420:	subs	r0, r0, #1
   14424:	sbcs	r0, r1, #0
   14428:	blt	14440 <fputs@plt+0x3058>
   1442c:	ldr	r2, [r9, #48]	; 0x30
   14430:	mov	r0, r5
   14434:	mov	r1, r6
   14438:	blx	r2
   1443c:	mov	r7, r0
   14440:	cmp	r7, #0
   14444:	beq	14380 <fputs@plt+0x2f98>
   14448:	mov	r0, r7
   1444c:	bl	14304 <fputs@plt+0x2f1c>
   14450:	sub	r1, r0, r8
   14454:	mov	r0, #0
   14458:	bl	206c8 <fputs@plt+0xf2e0>
   1445c:	mov	r4, r7
   14460:	mov	r0, r4
   14464:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14468:	ldr	r2, [r9, #48]	; 0x30
   1446c:	mov	r0, r5
   14470:	mov	r1, r6
   14474:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   14478:	bx	r2
   1447c:	push	{r4, r5, r6, sl, fp, lr}
   14480:	add	fp, sp, #16
   14484:	mov	r4, r3
   14488:	mov	r5, r2
   1448c:	mov	r6, r0
   14490:	bl	13ed0 <fputs@plt+0x2ae8>
   14494:	cmp	r0, #0
   14498:	beq	144a4 <fputs@plt+0x30bc>
   1449c:	mov	r0, #0
   144a0:	pop	{r4, r5, r6, sl, fp, pc}
   144a4:	mov	r0, r6
   144a8:	mov	r2, r5
   144ac:	mov	r3, r4
   144b0:	pop	{r4, r5, r6, sl, fp, lr}
   144b4:	b	14348 <fputs@plt+0x2f60>
   144b8:	push	{r4, r5, r6, sl, fp, lr}
   144bc:	add	fp, sp, #16
   144c0:	sub	sp, sp, #104	; 0x68
   144c4:	mov	r4, r1
   144c8:	mov	r5, r0
   144cc:	bl	13ed0 <fputs@plt+0x2ae8>
   144d0:	mov	r1, r0
   144d4:	mov	r0, #0
   144d8:	cmp	r1, #0
   144dc:	beq	144e8 <fputs@plt+0x3100>
   144e0:	sub	sp, fp, #16
   144e4:	pop	{r4, r5, r6, sl, fp, pc}
   144e8:	movw	r0, #51712	; 0xca00
   144ec:	movt	r0, #15258	; 0x3b9a
   144f0:	str	r0, [sp]
   144f4:	add	r6, sp, #4
   144f8:	add	r2, sp, #34	; 0x22
   144fc:	mov	r0, r6
   14500:	mov	r1, #0
   14504:	mov	r3, #70	; 0x46
   14508:	bl	1452c <fputs@plt+0x3144>
   1450c:	mov	r0, r6
   14510:	mov	r1, r5
   14514:	mov	r2, r4
   14518:	bl	14558 <fputs@plt+0x3170>
   1451c:	mov	r0, r6
   14520:	bl	1581c <fputs@plt+0x4434>
   14524:	sub	sp, fp, #16
   14528:	pop	{r4, r5, r6, sl, fp, pc}
   1452c:	str	r2, [r0, #8]
   14530:	str	r2, [r0, #4]
   14534:	mov	r2, #0
   14538:	strh	r2, [r0, #24]
   1453c:	str	r3, [r0, #16]
   14540:	str	r2, [r0, #12]
   14544:	str	r1, [r0]
   14548:	ldr	r1, [sp]
   1454c:	str	r1, [r0, #20]
   14550:	bx	lr
   14554:	nop	{0}
   14558:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1455c:	add	fp, sp, #28
   14560:	sub	sp, sp, #4
   14564:	vpush	{d8-d15}
   14568:	sub	sp, sp, #160	; 0xa0
   1456c:	str	r2, [sp, #64]	; 0x40
   14570:	mov	r6, r1
   14574:	mov	r9, r0
   14578:	ldrb	r0, [r0, #25]
   1457c:	cmp	r0, #0
   14580:	beq	145bc <fputs@plt+0x31d4>
   14584:	ands	r1, r0, #2
   14588:	mov	r2, #0
   1458c:	str	r2, [sp, #48]	; 0x30
   14590:	beq	145a4 <fputs@plt+0x31bc>
   14594:	ldr	r2, [sp, #64]	; 0x40
   14598:	ldr	r3, [r2], #4
   1459c:	str	r3, [sp, #48]	; 0x30
   145a0:	str	r2, [sp, #64]	; 0x40
   145a4:	and	r0, r0, #1
   145a8:	str	r0, [sp, #36]	; 0x24
   145ac:	clz	r0, r1
   145b0:	lsr	r0, r0, #5
   145b4:	str	r0, [sp, #56]	; 0x38
   145b8:	b	145d4 <fputs@plt+0x31ec>
   145bc:	mov	r0, #1
   145c0:	str	r0, [sp, #56]	; 0x38
   145c4:	mov	r0, #0
   145c8:	str	r0, [sp, #36]	; 0x24
   145cc:	mov	r0, #0
   145d0:	str	r0, [sp, #48]	; 0x30
   145d4:	movw	r5, #6512	; 0x1970
   145d8:	movt	r5, #8
   145dc:	vmov.f64	d8, #96	; 0x3f000000  0.5
   145e0:	vmov.f64	d9, #112	; 0x3f800000  1.0
   145e4:	vldr	d11, [pc, #988]	; 149c8 <fputs@plt+0x35e0>
   145e8:	vmov.f64	d12, #36	; 0x41200000  10.0
   145ec:	vldr	d10, [pc, #988]	; 149d0 <fputs@plt+0x35e8>
   145f0:	vldr	d14, [pc, #992]	; 149d8 <fputs@plt+0x35f0>
   145f4:	vldr	d15, [pc, #996]	; 149e0 <fputs@plt+0x35f8>
   145f8:	mov	r7, #0
   145fc:	str	r9, [sp, #60]	; 0x3c
   14600:	ldrb	r0, [r6]
   14604:	cmp	r0, #37	; 0x25
   14608:	beq	14654 <fputs@plt+0x326c>
   1460c:	cmp	r0, #0
   14610:	beq	157ec <fputs@plt+0x4404>
   14614:	mov	r4, r6
   14618:	ldrb	r0, [r4, #1]!
   1461c:	cmp	r0, #37	; 0x25
   14620:	cmpne	r0, #0
   14624:	bne	14618 <fputs@plt+0x3230>
   14628:	sub	r2, r4, r6
   1462c:	ldr	r0, [sp, #60]	; 0x3c
   14630:	mov	r1, r6
   14634:	bl	20784 <fputs@plt+0xf39c>
   14638:	ldrb	r0, [r4]
   1463c:	cmp	r0, #0
   14640:	str	r6, [sp, #44]	; 0x2c
   14644:	movw	r5, #6512	; 0x1970
   14648:	movt	r5, #8
   1464c:	bne	1465c <fputs@plt+0x3274>
   14650:	b	157ec <fputs@plt+0x4404>
   14654:	str	r7, [sp, #44]	; 0x2c
   14658:	mov	r4, r6
   1465c:	ldrb	r0, [r4, #1]
   14660:	cmp	r0, #0
   14664:	beq	157d8 <fputs@plt+0x43f0>
   14668:	add	r4, r4, #2
   1466c:	mov	ip, #0
   14670:	mov	r6, #0
   14674:	mov	lr, #0
   14678:	mov	r8, #0
   1467c:	mov	r9, #0
   14680:	mov	r1, #0
   14684:	mvn	r7, #31
   14688:	b	146a0 <fputs@plt+0x32b8>
   1468c:	mov	lr, #1
   14690:	mov	r1, sl
   14694:	ldrb	r0, [r4], #1
   14698:	cmp	r0, #0
   1469c:	beq	14760 <fputs@plt+0x3378>
   146a0:	mov	sl, r1
   146a4:	uxtab	r2, r7, r0
   146a8:	cmp	r2, #16
   146ac:	bhi	14720 <fputs@plt+0x3338>
   146b0:	mov	r1, #1
   146b4:	add	r3, pc, #0
   146b8:	ldr	pc, [r3, r2, lsl #2]
   146bc:	andeq	r4, r1, r0, lsl #14
   146c0:	andeq	r4, r1, r8, lsl #14
   146c4:	andeq	r4, r1, r0, lsr #14
   146c8:	andeq	r4, r1, r0, lsl r7
   146cc:	andeq	r4, r1, r0, lsr #14
   146d0:	andeq	r4, r1, r0, lsr #14
   146d4:	andeq	r4, r1, r0, lsr #14
   146d8:	andeq	r4, r1, r0, lsr #14
   146dc:	andeq	r4, r1, r0, lsr #14
   146e0:	andeq	r4, r1, r0, lsr #14
   146e4:	andeq	r4, r1, r0, lsr #14
   146e8:	andeq	r4, r1, r8, lsl r7
   146ec:	andeq	r4, r1, r0, lsr #14
   146f0:	muleq	r1, r4, r6
   146f4:	andeq	r4, r1, r0, lsr #14
   146f8:	andeq	r4, r1, r0, lsr #14
   146fc:	andeq	r4, r1, ip, lsl #13
   14700:	mov	r8, #1
   14704:	b	14690 <fputs@plt+0x32a8>
   14708:	mov	r6, #1
   1470c:	b	14690 <fputs@plt+0x32a8>
   14710:	mov	ip, #1
   14714:	b	14690 <fputs@plt+0x32a8>
   14718:	mov	r9, #1
   1471c:	b	14690 <fputs@plt+0x32a8>
   14720:	uxtb	r1, r0
   14724:	cmp	r1, #42	; 0x2a
   14728:	str	ip, [sp, #40]	; 0x28
   1472c:	str	r6, [sp, #32]
   14730:	bne	14780 <fputs@plt+0x3398>
   14734:	ldr	r0, [sp, #56]	; 0x38
   14738:	cmp	r0, #0
   1473c:	beq	147b4 <fputs@plt+0x33cc>
   14740:	ldr	r1, [sp, #64]	; 0x40
   14744:	ldr	r0, [r1], #4
   14748:	str	r1, [sp, #64]	; 0x40
   1474c:	cmn	r0, #1
   14750:	ble	147d4 <fputs@plt+0x33ec>
   14754:	mov	ip, r0
   14758:	ldrb	r1, [r4]
   1475c:	b	147f4 <fputs@plt+0x340c>
   14760:	str	r6, [sp, #32]
   14764:	mov	r6, ip
   14768:	str	ip, [sp, #40]	; 0x28
   1476c:	sub	r4, r4, #1
   14770:	mov	r0, #0
   14774:	mov	sl, r1
   14778:	mov	r1, #0
   1477c:	b	147f0 <fputs@plt+0x3408>
   14780:	sub	r0, r1, #48	; 0x30
   14784:	cmp	r0, #9
   14788:	bhi	147e8 <fputs@plt+0x3400>
   1478c:	mov	r0, #0
   14790:	add	r0, r0, r0, lsl #2
   14794:	add	r0, r1, r0, lsl #1
   14798:	sub	r0, r0, #48	; 0x30
   1479c:	ldrb	r1, [r4], #1
   147a0:	sub	r2, r1, #48	; 0x30
   147a4:	cmp	r2, #10
   147a8:	bcc	14790 <fputs@plt+0x33a8>
   147ac:	sub	r4, r4, #1
   147b0:	b	147f0 <fputs@plt+0x3408>
   147b4:	ldr	r0, [sp, #48]	; 0x30
   147b8:	mov	r5, lr
   147bc:	bl	207bc <fputs@plt+0xf3d4>
   147c0:	mov	lr, r5
   147c4:	movw	r5, #6512	; 0x1970
   147c8:	movt	r5, #8
   147cc:	cmn	r0, #1
   147d0:	bgt	14754 <fputs@plt+0x336c>
   147d4:	subs	ip, r0, #-2147483648	; 0x80000000
   147d8:	rsbne	ip, r0, #0
   147dc:	mov	sl, #1
   147e0:	ldrb	r1, [r4]
   147e4:	b	147f4 <fputs@plt+0x340c>
   147e8:	sub	r4, r4, #1
   147ec:	mov	r0, #0
   147f0:	bic	ip, r0, #-2147483648	; 0x80000000
   147f4:	mvn	r2, #0
   147f8:	cmp	r1, #46	; 0x2e
   147fc:	bne	148bc <fputs@plt+0x34d4>
   14800:	mov	r2, r4
   14804:	ldrb	r1, [r2, #1]!
   14808:	cmp	r1, #42	; 0x2a
   1480c:	bne	1482c <fputs@plt+0x3444>
   14810:	ldr	r0, [sp, #56]	; 0x38
   14814:	cmp	r0, #0
   14818:	beq	14870 <fputs@plt+0x3488>
   1481c:	ldr	r1, [sp, #64]	; 0x40
   14820:	ldr	r0, [r1], #4
   14824:	str	r1, [sp, #64]	; 0x40
   14828:	b	14890 <fputs@plt+0x34a8>
   1482c:	sub	r0, r1, #48	; 0x30
   14830:	uxtb	r3, r0
   14834:	mov	r0, #0
   14838:	cmp	r3, #9
   1483c:	bhi	148a4 <fputs@plt+0x34bc>
   14840:	add	r2, r4, #2
   14844:	mov	r0, #0
   14848:	add	r0, r0, r0, lsl #2
   1484c:	add	r0, r1, r0, lsl #1
   14850:	sub	r0, r0, #48	; 0x30
   14854:	ldrb	r1, [r2], #1
   14858:	sub	r3, r1, #48	; 0x30
   1485c:	uxtb	r3, r3
   14860:	cmp	r3, #10
   14864:	bcc	14848 <fputs@plt+0x3460>
   14868:	sub	r4, r2, #1
   1486c:	b	148a8 <fputs@plt+0x34c0>
   14870:	ldr	r0, [sp, #48]	; 0x30
   14874:	mov	r5, ip
   14878:	mov	r6, lr
   1487c:	bl	207bc <fputs@plt+0xf3d4>
   14880:	mov	lr, r6
   14884:	mov	ip, r5
   14888:	movw	r5, #6512	; 0x1970
   1488c:	movt	r5, #8
   14890:	ldrb	r1, [r4, #2]!
   14894:	cmn	r0, #1
   14898:	ble	148b0 <fputs@plt+0x34c8>
   1489c:	mov	r2, r0
   148a0:	b	148bc <fputs@plt+0x34d4>
   148a4:	mov	r4, r2
   148a8:	bic	r2, r0, #-2147483648	; 0x80000000
   148ac:	b	148bc <fputs@plt+0x34d4>
   148b0:	rsb	r2, r0, #0
   148b4:	cmp	r0, #-2147483648	; 0x80000000
   148b8:	mvneq	r2, #0
   148bc:	str	r2, [sp, #52]	; 0x34
   148c0:	mov	r7, #0
   148c4:	cmp	r1, #108	; 0x6c
   148c8:	bne	148e8 <fputs@plt+0x3500>
   148cc:	mov	r2, r4
   148d0:	ldrb	r1, [r2, #1]!
   148d4:	cmp	r1, #108	; 0x6c
   148d8:	bne	148f0 <fputs@plt+0x3508>
   148dc:	ldrb	r1, [r4, #2]!
   148e0:	mov	r0, #1
   148e4:	b	148f8 <fputs@plt+0x3510>
   148e8:	mov	r0, #0
   148ec:	b	148f8 <fputs@plt+0x3510>
   148f0:	mov	r0, #0
   148f4:	mov	r4, r2
   148f8:	mov	r6, #0
   148fc:	ldrb	r2, [r5, r7]
   14900:	cmp	r1, r2
   14904:	beq	1491c <fputs@plt+0x3534>
   14908:	add	r7, r7, #6
   1490c:	add	r6, r6, #1
   14910:	cmp	r7, #138	; 0x8a
   14914:	bne	148fc <fputs@plt+0x3514>
   14918:	b	157ec <fputs@plt+0x4404>
   1491c:	cmp	r6, #20
   14920:	mov	r1, #0
   14924:	movwcc	r1, #1
   14928:	ldr	r2, [sp, #36]	; 0x24
   1492c:	orrs	r1, r2, r1
   14930:	beq	157ec <fputs@plt+0x4404>
   14934:	add	r5, r5, r7
   14938:	ldrb	r3, [r5, #3]
   1493c:	sub	r1, r3, #1
   14940:	cmp	r1, #15
   14944:	bhi	157ec <fputs@plt+0x4404>
   14948:	add	r2, pc, #0
   1494c:	ldr	pc, [r2, r1, lsl #2]
   14950:	andeq	r4, r1, r0, ror #29
   14954:	muleq	r1, r0, r9
   14958:	muleq	r1, r0, r9
   1495c:	muleq	r1, r0, r9
   14960:	ldrdeq	r4, [r1], -r0
   14964:	andeq	r4, r1, r8, lsl sl
   14968:	andeq	r4, r1, r8, lsl sl
   1496c:	strdeq	r4, [r1], -ip
   14970:	andeq	r4, r1, r8, lsl lr
   14974:	andeq	r4, r1, r8, ror #19
   14978:	andeq	r4, r1, r8, ror #19
   1497c:	andeq	r4, r1, r8, lsr lr
   14980:	andeq	r4, r1, ip, ror lr
   14984:	ldrdeq	r4, [r1], -ip
   14988:	andeq	r4, r1, r8, ror #19
   1498c:	andeq	r4, r1, r0, ror #29
   14990:	ldr	r0, [sp, #56]	; 0x38
   14994:	cmp	r0, #0
   14998:	str	ip, [sp, #28]
   1499c:	str	lr, [sp, #8]
   149a0:	str	r3, [sp, #20]
   149a4:	beq	14a40 <fputs@plt+0x3658>
   149a8:	ldr	r0, [sp, #64]	; 0x40
   149ac:	add	r0, r0, #7
   149b0:	bic	r0, r0, #7
   149b4:	add	r1, r0, #8
   149b8:	str	r1, [sp, #64]	; 0x40
   149bc:	vldr	d0, [r0]
   149c0:	b	14a48 <fputs@plt+0x3660>
   149c4:	nop	{0}
   149c8:	andcs	r0, r0, r0
   149cc:	andmi	sl, r2, #95	; 0x5f
   149d0:	eors	r8, r0, #14848	; 0x3a00
   149d4:	vmlacc.f16	s15, s11, s28	; <UNPREDICTABLE>
   149d8:	andeq	r0, r0, r0
   149dc:	orrsmi	sp, r7, r4, lsl #15
   149e0:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   149e4:	svccc	0x00b99999
   149e8:	cmp	r7, #36	; 0x24
   149ec:	mov	r3, #39	; 0x27
   149f0:	movweq	r3, #34	; 0x22
   149f4:	ldr	r0, [sp, #56]	; 0x38
   149f8:	cmp	r0, #0
   149fc:	beq	14a80 <fputs@plt+0x3698>
   14a00:	ldr	r0, [sp, #64]	; 0x40
   14a04:	ldr	r8, [r0], #4
   14a08:	str	r0, [sp, #64]	; 0x40
   14a0c:	b	14a9c <fputs@plt+0x36b4>
   14a10:	ldrcs	ip, [r4, #893]	; 0x37d
   14a14:	ldrtpl	r4, [r2], #2477	; 0x9ad
   14a18:	ldr	r0, [sp, #56]	; 0x38
   14a1c:	cmp	r0, #0
   14a20:	beq	14f6c <fputs@plt+0x3b84>
   14a24:	ldr	r1, [sp, #64]	; 0x40
   14a28:	ldr	r0, [r1], #4
   14a2c:	str	r1, [sp, #64]	; 0x40
   14a30:	cmp	r7, #18
   14a34:	mov	r6, #0
   14a38:	moveq	r6, r0
   14a3c:	b	14f80 <fputs@plt+0x3b98>
   14a40:	ldr	r0, [sp, #48]	; 0x30
   14a44:	bl	207f8 <fputs@plt+0xf410>
   14a48:	ldr	r2, [sp, #52]	; 0x34
   14a4c:	vstr	d0, [fp, #-112]	; 0xffffff90
   14a50:	cmp	r2, #0
   14a54:	movwmi	r2, #6
   14a58:	vcmpe.f64	d0, #0.0
   14a5c:	vorr	d13, d14, d14
   14a60:	vmrs	APSR_nzcv, fpscr
   14a64:	bpl	14bb0 <fputs@plt+0x37c8>
   14a68:	vneg.f64	d16, d0
   14a6c:	vstr	d16, [fp, #-112]	; 0xffffff90
   14a70:	mov	r0, #45	; 0x2d
   14a74:	str	r0, [sp, #16]
   14a78:	movw	r9, #350	; 0x15e
   14a7c:	b	14bd8 <fputs@plt+0x37f0>
   14a80:	ldr	r0, [sp, #48]	; 0x30
   14a84:	mov	r5, ip
   14a88:	mov	r6, r3
   14a8c:	bl	2089c <fputs@plt+0xf4b4>
   14a90:	mov	r3, r6
   14a94:	mov	ip, r5
   14a98:	mov	r8, r0
   14a9c:	ldr	r9, [sp, #60]	; 0x3c
   14aa0:	ldr	r2, [sp, #52]	; 0x34
   14aa4:	cmp	r7, #30
   14aa8:	movw	r6, #20392	; 0x4fa8
   14aac:	movt	r6, #8
   14ab0:	movw	r0, #33052	; 0x811c
   14ab4:	movt	r0, #8
   14ab8:	moveq	r6, r0
   14abc:	cmp	r8, #0
   14ac0:	movne	r6, r8
   14ac4:	mov	lr, #0
   14ac8:	cmp	r2, #0
   14acc:	mov	r5, #0
   14ad0:	mov	r0, #0
   14ad4:	beq	14b00 <fputs@plt+0x3718>
   14ad8:	mov	r0, #0
   14adc:	mov	r5, #0
   14ae0:	ldrb	r1, [r6, r5]
   14ae4:	cmp	r1, #0
   14ae8:	beq	14b00 <fputs@plt+0x3718>
   14aec:	cmp	r1, r3
   14af0:	addeq	r0, r0, #1
   14af4:	add	r5, r5, #1
   14af8:	cmp	r2, r5
   14afc:	bne	14ae0 <fputs@plt+0x36f8>
   14b00:	cmp	r8, #0
   14b04:	movwne	r8, #1
   14b08:	add	r0, r5, r0
   14b0c:	add	r0, r0, #3
   14b10:	cmp	r0, #71	; 0x47
   14b14:	add	r1, sp, #70	; 0x46
   14b18:	bcc	14b44 <fputs@plt+0x375c>
   14b1c:	mov	r1, #0
   14b20:	str	ip, [sp, #28]
   14b24:	str	r3, [sp, #52]	; 0x34
   14b28:	bl	141fc <fputs@plt+0x2e14>
   14b2c:	ldr	r3, [sp, #52]	; 0x34
   14b30:	ldr	ip, [sp, #28]
   14b34:	cmp	r0, #0
   14b38:	mov	lr, r0
   14b3c:	mov	r1, r0
   14b40:	beq	157fc <fputs@plt+0x4414>
   14b44:	sub	r0, r7, #30
   14b48:	clz	r0, r0
   14b4c:	lsr	r0, r0, #5
   14b50:	ands	r0, r0, r8
   14b54:	mov	r8, #0
   14b58:	mov	r7, r1
   14b5c:	strbne	r3, [r7]
   14b60:	movne	r8, #1
   14b64:	cmp	r5, #0
   14b68:	beq	14b94 <fputs@plt+0x37ac>
   14b6c:	ldrb	r1, [r6]
   14b70:	strb	r1, [r7, r8]
   14b74:	add	r2, r8, #1
   14b78:	cmp	r1, r3
   14b7c:	strbeq	r1, [r7, r2]
   14b80:	addeq	r8, r8, #2
   14b84:	movne	r8, r2
   14b88:	add	r6, r6, #1
   14b8c:	subs	r5, r5, #1
   14b90:	bne	14b6c <fputs@plt+0x3784>
   14b94:	cmp	r0, #0
   14b98:	strbne	r3, [r7, r8]
   14b9c:	addne	r8, r8, #1
   14ba0:	mov	r6, lr
   14ba4:	mov	r0, #0
   14ba8:	strb	r0, [r7, r8]
   14bac:	b	15748 <fputs@plt+0x4360>
   14bb0:	mov	r0, #43	; 0x2b
   14bb4:	str	r0, [sp, #16]
   14bb8:	tst	r9, #255	; 0xff
   14bbc:	movw	r9, #350	; 0x15e
   14bc0:	bne	14bd8 <fputs@plt+0x37f0>
   14bc4:	uxtb	r0, r8
   14bc8:	cmp	r0, #0
   14bcc:	movwne	r0, #1
   14bd0:	lsl	r0, r0, #5
   14bd4:	str	r0, [sp, #16]
   14bd8:	cmp	r2, #0
   14bdc:	mov	r0, #0
   14be0:	movwgt	r0, #1
   14be4:	sub	r1, r7, #90	; 0x5a
   14be8:	clz	r1, r1
   14bec:	lsr	r1, r1, #5
   14bf0:	mov	r8, r2
   14bf4:	sub	r2, r7, #12
   14bf8:	clz	r2, r2
   14bfc:	lsr	r2, r2, #5
   14c00:	orr	r1, r2, r1
   14c04:	mov	r2, r8
   14c08:	and	r0, r0, r1
   14c0c:	sub	r0, r8, r0
   14c10:	str	r0, [sp, #12]
   14c14:	bfc	r0, #12, #20
   14c18:	cmp	r0, #0
   14c1c:	vmov.f64	d14, d8
   14c20:	beq	14c38 <fputs@plt+0x3850>
   14c24:	vmov.f64	d8, d14
   14c28:	sub	r0, r0, #1
   14c2c:	vmul.f64	d8, d8, d15
   14c30:	cmp	r0, #0
   14c34:	bgt	14c28 <fputs@plt+0x3840>
   14c38:	cmp	r7, #72	; 0x48
   14c3c:	bne	14c4c <fputs@plt+0x3864>
   14c40:	vldr	d16, [fp, #-112]	; 0xffffff90
   14c44:	vadd.f64	d16, d8, d16
   14c48:	vstr	d16, [fp, #-112]	; 0xffffff90
   14c4c:	vldr	d0, [fp, #-112]	; 0xffffff90
   14c50:	bl	20824 <fputs@plt+0xf43c>
   14c54:	cmp	r0, #0
   14c58:	beq	14c80 <fputs@plt+0x3898>
   14c5c:	mov	r8, #3
   14c60:	mov	r6, #0
   14c64:	movw	r7, #20388	; 0x4fa4
   14c68:	movt	r7, #8
   14c6c:	vmov.f64	d8, d14
   14c70:	vorr	d14, d13, d13
   14c74:	ldr	r9, [sp, #60]	; 0x3c
   14c78:	ldr	ip, [sp, #28]
   14c7c:	b	15748 <fputs@plt+0x4360>
   14c80:	str	r5, [sp, #24]
   14c84:	mov	r5, #0
   14c88:	vldr	d16, [fp, #-112]	; 0xffffff90
   14c8c:	vcmpe.f64	d16, #0.0
   14c90:	vmrs	APSR_nzcv, fpscr
   14c94:	ldr	ip, [sp, #28]
   14c98:	mov	r1, r8
   14c9c:	ble	14fcc <fputs@plt+0x3be4>
   14ca0:	mvn	r2, #99	; 0x63
   14ca4:	mvn	r5, #9
   14ca8:	mvn	r3, #0
   14cac:	vmov.f64	d18, d9
   14cb0:	vmov.f64	d17, d18
   14cb4:	mov	r0, r5
   14cb8:	mov	r1, r3
   14cbc:	add	r2, r2, #100	; 0x64
   14cc0:	cmp	r2, r9
   14cc4:	bhi	14ce4 <fputs@plt+0x38fc>
   14cc8:	add	r3, r1, #100	; 0x64
   14ccc:	add	r5, r0, #100	; 0x64
   14cd0:	vldr	d18, [pc, #-712]	; 14a10 <fputs@plt+0x3628>
   14cd4:	vmul.f64	d18, d17, d18
   14cd8:	vcmpe.f64	d16, d18
   14cdc:	vmrs	APSR_nzcv, fpscr
   14ce0:	bge	14cb0 <fputs@plt+0x38c8>
   14ce4:	vmov.f64	d18, d17
   14ce8:	mov	r5, r1
   14cec:	add	r0, r0, #10
   14cf0:	cmp	r0, r9
   14cf4:	bhi	14d0c <fputs@plt+0x3924>
   14cf8:	add	r1, r5, #10
   14cfc:	vmul.f64	d17, d18, d11
   14d00:	vcmpe.f64	d16, d17
   14d04:	vmrs	APSR_nzcv, fpscr
   14d08:	bge	14ce4 <fputs@plt+0x38fc>
   14d0c:	mov	r1, r8
   14d10:	vmov.f64	d17, d18
   14d14:	add	r5, r5, #1
   14d18:	cmp	r5, r9
   14d1c:	bhi	14d30 <fputs@plt+0x3948>
   14d20:	vmul.f64	d18, d17, d12
   14d24:	vcmpe.f64	d16, d18
   14d28:	vmrs	APSR_nzcv, fpscr
   14d2c:	bge	14d10 <fputs@plt+0x3928>
   14d30:	vdiv.f64	d16, d16, d17
   14d34:	vstr	d16, [fp, #-112]	; 0xffffff90
   14d38:	vcmpe.f64	d16, d10
   14d3c:	vmrs	APSR_nzcv, fpscr
   14d40:	bpl	14d60 <fputs@plt+0x3978>
   14d44:	vmov.f64	d17, d10
   14d48:	sub	r5, r5, #8
   14d4c:	vmul.f64	d16, d16, d13
   14d50:	vcmpe.f64	d16, d17
   14d54:	vmrs	APSR_nzcv, fpscr
   14d58:	bmi	14d48 <fputs@plt+0x3960>
   14d5c:	vstr	d16, [fp, #-112]	; 0xffffff90
   14d60:	vcmpe.f64	d16, d9
   14d64:	vmrs	APSR_nzcv, fpscr
   14d68:	bpl	14d84 <fputs@plt+0x399c>
   14d6c:	sub	r5, r5, #1
   14d70:	vmul.f64	d16, d16, d12
   14d74:	vcmpe.f64	d16, d9
   14d78:	vmrs	APSR_nzcv, fpscr
   14d7c:	bmi	14d6c <fputs@plt+0x3984>
   14d80:	vstr	d16, [fp, #-112]	; 0xffffff90
   14d84:	movw	r0, #351	; 0x15f
   14d88:	cmp	r5, r0
   14d8c:	blt	14fcc <fputs@plt+0x3be4>
   14d90:	ldr	r0, [sp, #16]
   14d94:	strb	r0, [sp, #70]	; 0x46
   14d98:	cmp	r0, #0
   14d9c:	add	r7, sp, #70	; 0x46
   14da0:	mov	r0, r7
   14da4:	addne	r0, r0, #1
   14da8:	movw	r2, #28233	; 0x6e49
   14dac:	movt	r2, #102	; 0x66
   14db0:	str	r2, [r0]
   14db4:	mov	r8, #3
   14db8:	movwne	r8, #4
   14dbc:	mov	r6, #0
   14dc0:	vmov.f64	d8, d14
   14dc4:	vorr	d14, d13, d13
   14dc8:	ldr	r9, [sp, #60]	; 0x3c
   14dcc:	b	15748 <fputs@plt+0x4360>
   14dd0:	mov	r6, #0
   14dd4:	ldr	r0, [sp, #56]	; 0x38
   14dd8:	cmp	r0, #0
   14ddc:	beq	150f8 <fputs@plt+0x3d10>
   14de0:	ldr	r1, [sp, #64]	; 0x40
   14de4:	ldr	r0, [r1], #4
   14de8:	str	r1, [sp, #64]	; 0x40
   14dec:	ldr	r9, [sp, #60]	; 0x3c
   14df0:	ldr	r1, [r9, #12]
   14df4:	str	r1, [r0]
   14df8:	b	14ecc <fputs@plt+0x3ae4>
   14dfc:	mov	r0, #37	; 0x25
   14e00:	strb	r0, [sp, #70]	; 0x46
   14e04:	mov	r8, #1
   14e08:	mov	r6, #0
   14e0c:	add	r7, sp, #70	; 0x46
   14e10:	ldr	r9, [sp, #60]	; 0x3c
   14e14:	b	15748 <fputs@plt+0x4360>
   14e18:	ldr	r0, [sp, #56]	; 0x38
   14e1c:	cmp	r0, #0
   14e20:	beq	15050 <fputs@plt+0x3c68>
   14e24:	ldr	r0, [sp, #64]	; 0x40
   14e28:	ldr	r6, [r0], #4
   14e2c:	str	r0, [sp, #64]	; 0x40
   14e30:	ldr	r9, [sp, #60]	; 0x3c
   14e34:	b	153c0 <fputs@plt+0x3fd8>
   14e38:	ldr	r1, [sp, #64]	; 0x40
   14e3c:	ldr	r0, [r1], #4
   14e40:	str	r1, [sp, #64]	; 0x40
   14e44:	cmp	r0, #0
   14e48:	beq	150f4 <fputs@plt+0x3d0c>
   14e4c:	ldr	r2, [r0, #4]
   14e50:	cmp	r2, #0
   14e54:	ldr	r9, [sp, #60]	; 0x3c
   14e58:	ldr	r7, [sp, #44]	; 0x2c
   14e5c:	beq	14e6c <fputs@plt+0x3a84>
   14e60:	ldr	r1, [r0]
   14e64:	mov	r0, r9
   14e68:	bl	20784 <fputs@plt+0xf39c>
   14e6c:	mov	r6, #0
   14e70:	mov	ip, #0
   14e74:	mov	r8, #0
   14e78:	b	15748 <fputs@plt+0x4360>
   14e7c:	ldr	r2, [sp, #64]	; 0x40
   14e80:	ldm	r2, {r0, r1}
   14e84:	add	r1, r1, r1, lsl #3
   14e88:	add	r5, r0, r1, lsl #3
   14e8c:	ldr	r1, [r5, #12]
   14e90:	add	r2, r2, #8
   14e94:	str	r2, [sp, #64]	; 0x40
   14e98:	cmp	r1, #0
   14e9c:	ldr	r9, [sp, #60]	; 0x3c
   14ea0:	beq	14ec0 <fputs@plt+0x3ad8>
   14ea4:	mov	r0, r9
   14ea8:	bl	20938 <fputs@plt+0xf550>
   14eac:	mov	r0, r9
   14eb0:	movw	r1, #61177	; 0xeef9
   14eb4:	movt	r1, #7
   14eb8:	mov	r2, #1
   14ebc:	bl	20784 <fputs@plt+0xf39c>
   14ec0:	ldr	r1, [r5, #16]
   14ec4:	mov	r0, r9
   14ec8:	bl	20938 <fputs@plt+0xf550>
   14ecc:	mov	r6, #0
   14ed0:	mov	ip, #0
   14ed4:	mov	r8, #0
   14ed8:	b	15104 <fputs@plt+0x3d1c>
   14edc:	mov	r0, #0
   14ee0:	mov	r1, #1
   14ee4:	movw	r2, #4090	; 0xffa
   14ee8:	movt	r2, #62	; 0x3e
   14eec:	tst	r1, r2, lsr r6
   14ef0:	str	ip, [sp, #28]
   14ef4:	str	r5, [sp, #24]
   14ef8:	bne	14f2c <fputs@plt+0x3b44>
   14efc:	ldr	r1, [sp, #56]	; 0x38
   14f00:	cmp	r1, #0
   14f04:	beq	14ff4 <fputs@plt+0x3c0c>
   14f08:	cmp	r0, #0
   14f0c:	beq	1510c <fputs@plt+0x3d24>
   14f10:	ldr	r0, [sp, #64]	; 0x40
   14f14:	add	r0, r0, #7
   14f18:	bic	r2, r0, #7
   14f1c:	ldr	r1, [r2, #4]
   14f20:	ldr	r0, [r2], #8
   14f24:	str	r2, [sp, #64]	; 0x40
   14f28:	b	1511c <fputs@plt+0x3d34>
   14f2c:	ldr	r1, [sp, #56]	; 0x38
   14f30:	cmp	r1, #0
   14f34:	beq	1500c <fputs@plt+0x3c24>
   14f38:	cmp	r0, #0
   14f3c:	ldr	r8, [sp, #60]	; 0x3c
   14f40:	beq	1519c <fputs@plt+0x3db4>
   14f44:	ldr	r0, [sp, #64]	; 0x40
   14f48:	add	r0, r0, #7
   14f4c:	bic	r0, r0, #7
   14f50:	ldr	r1, [r0, #4]
   14f54:	str	r1, [sp, #32]
   14f58:	ldr	r1, [r0], #8
   14f5c:	str	r1, [sp, #44]	; 0x2c
   14f60:	str	r0, [sp, #64]	; 0x40
   14f64:	mov	r3, #0
   14f68:	b	151b8 <fputs@plt+0x3dd0>
   14f6c:	ldr	r0, [sp, #48]	; 0x30
   14f70:	mov	r5, ip
   14f74:	bl	2089c <fputs@plt+0xf4b4>
   14f78:	mov	ip, r5
   14f7c:	mov	r6, #0
   14f80:	ldr	r9, [sp, #60]	; 0x3c
   14f84:	ldr	r2, [sp, #52]	; 0x34
   14f88:	cmp	r0, #0
   14f8c:	mov	r7, r0
   14f90:	movw	r1, #61851	; 0xf19b
   14f94:	movt	r1, #7
   14f98:	moveq	r7, r1
   14f9c:	moveq	r6, r0
   14fa0:	cmp	r2, #0
   14fa4:	bmi	15038 <fputs@plt+0x3c50>
   14fa8:	mov	r8, #0
   14fac:	beq	15748 <fputs@plt+0x4360>
   14fb0:	ldrb	r0, [r7, r8]
   14fb4:	cmp	r0, #0
   14fb8:	beq	15748 <fputs@plt+0x4360>
   14fbc:	add	r8, r8, #1
   14fc0:	cmp	r2, r8
   14fc4:	bne	14fb0 <fputs@plt+0x3bc8>
   14fc8:	b	15748 <fputs@plt+0x4360>
   14fcc:	cmp	r7, #72	; 0x48
   14fd0:	bne	15070 <fputs@plt+0x3c88>
   14fd4:	ldr	r0, [sp, #32]
   14fd8:	str	r0, [sp, #4]
   14fdc:	mov	r6, r1
   14fe0:	vmov.f64	d8, d14
   14fe4:	vorr	d14, d13, d13
   14fe8:	ldr	r8, [sp, #16]
   14fec:	ldr	r2, [sp, #20]
   14ff0:	b	15434 <fputs@plt+0x404c>
   14ff4:	ldr	r0, [sp, #48]	; 0x30
   14ff8:	mov	r5, lr
   14ffc:	bl	207bc <fputs@plt+0xf3d4>
   15000:	mov	lr, r5
   15004:	ldr	ip, [sp, #28]
   15008:	b	1511c <fputs@plt+0x3d34>
   1500c:	ldr	r0, [sp, #48]	; 0x30
   15010:	mov	r8, ip
   15014:	mov	r5, lr
   15018:	bl	207bc <fputs@plt+0xf3d4>
   1501c:	mov	lr, r5
   15020:	mov	ip, r8
   15024:	str	r0, [sp, #44]	; 0x2c
   15028:	str	r1, [sp, #32]
   1502c:	mov	r3, #0
   15030:	ldr	r8, [sp, #60]	; 0x3c
   15034:	b	151b8 <fputs@plt+0x3dd0>
   15038:	mov	r0, r7
   1503c:	mov	r5, ip
   15040:	bl	13690 <fputs@plt+0x22a8>
   15044:	mov	ip, r5
   15048:	mov	r8, r0
   1504c:	b	15748 <fputs@plt+0x4360>
   15050:	mov	r5, ip
   15054:	ldr	r0, [sp, #48]	; 0x30
   15058:	bl	2089c <fputs@plt+0xf4b4>
   1505c:	cmp	r0, #0
   15060:	ldr	r9, [sp, #60]	; 0x3c
   15064:	beq	153b8 <fputs@plt+0x3fd0>
   15068:	ldrb	r6, [r0]
   1506c:	b	153bc <fputs@plt+0x3fd4>
   15070:	vldr	d16, [fp, #-112]	; 0xffffff90
   15074:	vadd.f64	d16, d8, d16
   15078:	vstr	d16, [fp, #-112]	; 0xffffff90
   1507c:	vcmpe.f64	d16, d12
   15080:	vmrs	APSR_nzcv, fpscr
   15084:	ldr	r2, [sp, #20]
   15088:	blt	15098 <fputs@plt+0x3cb0>
   1508c:	vmul.f64	d16, d16, d15
   15090:	vstr	d16, [fp, #-112]	; 0xffffff90
   15094:	add	r5, r5, #1
   15098:	vmov.f64	d8, d14
   1509c:	cmp	r6, #15
   150a0:	vorr	d14, d13, d13
   150a4:	ldr	r8, [sp, #16]
   150a8:	cmpne	r6, #2
   150ac:	bne	15428 <fputs@plt+0x4040>
   150b0:	ldr	r6, [sp, #12]
   150b4:	cmp	r6, r5
   150b8:	mov	r0, #0
   150bc:	movwlt	r0, #1
   150c0:	cmn	r5, #4
   150c4:	mov	r1, #0
   150c8:	movwlt	r1, #1
   150cc:	orrs	r0, r1, r0
   150d0:	subeq	r6, r6, r5
   150d4:	mov	r2, #2
   150d8:	movwne	r2, #3
   150dc:	ldr	r0, [sp, #40]	; 0x28
   150e0:	uxtb	r0, r0
   150e4:	clz	r0, r0
   150e8:	lsr	r0, r0, #5
   150ec:	str	r0, [sp, #4]
   150f0:	b	15434 <fputs@plt+0x404c>
   150f4:	mov	r6, #0
   150f8:	mov	ip, #0
   150fc:	mov	r8, #0
   15100:	ldr	r9, [sp, #60]	; 0x3c
   15104:	ldr	r7, [sp, #44]	; 0x2c
   15108:	b	15748 <fputs@plt+0x4360>
   1510c:	ldr	r1, [sp, #64]	; 0x40
   15110:	ldr	r0, [r1], #4
   15114:	str	r1, [sp, #64]	; 0x40
   15118:	asr	r1, r0, #31
   1511c:	cmn	r1, #1
   15120:	ldr	r2, [sp, #52]	; 0x34
   15124:	ble	15154 <fputs@plt+0x3d6c>
   15128:	mov	r3, #43	; 0x2b
   1512c:	tst	r9, #255	; 0xff
   15130:	bne	15148 <fputs@plt+0x3d60>
   15134:	uxtb	r2, r8
   15138:	cmp	r2, #0
   1513c:	movwne	r2, #1
   15140:	lsl	r3, r2, #5
   15144:	ldr	r2, [sp, #52]	; 0x34
   15148:	str	r0, [sp, #44]	; 0x2c
   1514c:	str	r1, [sp, #32]
   15150:	b	15178 <fputs@plt+0x3d90>
   15154:	rsbs	r3, r0, #0
   15158:	rsc	r5, r1, #0
   1515c:	eor	r1, r1, #-2147483648	; 0x80000000
   15160:	orrs	r0, r0, r1
   15164:	moveq	r5, #-2147483648	; 0x80000000
   15168:	str	r5, [sp, #32]
   1516c:	movweq	r3, #0
   15170:	str	r3, [sp, #44]	; 0x2c
   15174:	mov	r3, #45	; 0x2d
   15178:	ldr	r8, [sp, #60]	; 0x3c
   1517c:	tst	lr, #255	; 0xff
   15180:	beq	151c4 <fputs@plt+0x3ddc>
   15184:	cmp	r3, #0
   15188:	mov	r5, ip
   1518c:	subne	r5, r5, #1
   15190:	cmp	r2, r5
   15194:	movge	r5, r2
   15198:	b	151c8 <fputs@plt+0x3de0>
   1519c:	ldr	r0, [sp, #64]	; 0x40
   151a0:	ldr	r1, [r0], #4
   151a4:	str	r1, [sp, #44]	; 0x2c
   151a8:	str	r0, [sp, #64]	; 0x40
   151ac:	mov	r3, #0
   151b0:	mov	r0, #0
   151b4:	str	r0, [sp, #32]
   151b8:	ldr	r2, [sp, #52]	; 0x34
   151bc:	tst	lr, #255	; 0xff
   151c0:	bne	15184 <fputs@plt+0x3d9c>
   151c4:	mov	r5, r2
   151c8:	cmp	r5, #60	; 0x3c
   151cc:	str	r3, [sp, #20]
   151d0:	bge	151e8 <fputs@plt+0x3e00>
   151d4:	mov	r0, #0
   151d8:	str	r0, [sp, #52]	; 0x34
   151dc:	mov	r9, #70	; 0x46
   151e0:	add	r0, sp, #70	; 0x46
   151e4:	b	15204 <fputs@plt+0x3e1c>
   151e8:	add	r9, r5, #10
   151ec:	asr	r1, r9, #31
   151f0:	mov	r0, r9
   151f4:	bl	141fc <fputs@plt+0x2e14>
   151f8:	cmp	r0, #0
   151fc:	str	r0, [sp, #52]	; 0x34
   15200:	beq	15804 <fputs@plt+0x441c>
   15204:	str	r5, [sp, #12]
   15208:	str	sl, [sp, #8]
   1520c:	add	r0, r9, r0
   15210:	sub	r5, r0, #1
   15214:	cmp	r7, #132	; 0x84
   15218:	mov	sl, r5
   1521c:	bne	15288 <fputs@plt+0x3ea0>
   15220:	ldr	r8, [sp, #44]	; 0x2c
   15224:	mov	r0, r8
   15228:	ldr	r1, [sp, #32]
   1522c:	mov	r2, #10
   15230:	mov	r3, #0
   15234:	bl	7e73c <fputs@plt+0x6d354>
   15238:	mov	r7, r0
   1523c:	mov	r2, #10
   15240:	mov	r3, #0
   15244:	bl	7e73c <fputs@plt+0x6d354>
   15248:	eor	r0, r2, #1
   1524c:	orrs	r0, r0, r3
   15250:	add	r1, r7, r7, lsl #2
   15254:	sub	r1, r8, r1, lsl #1
   15258:	movne	r0, r1
   1525c:	cmp	r1, #3
   15260:	movwhi	r0, #0
   15264:	mov	r1, #1
   15268:	orr	r1, r1, r0, lsl #1
   1526c:	movw	r2, #20346	; 0x4f7a
   15270:	movt	r2, #8
   15274:	ldrb	r1, [r2, r1]
   15278:	ldrb	r0, [r2, r0, lsl #1]
   1527c:	mov	sl, r5
   15280:	strb	r0, [sl, #-2]!
   15284:	strb	r1, [sl, #1]
   15288:	str	r5, [sp, #16]
   1528c:	ldr	r0, [sp, #24]
   15290:	ldrb	r5, [r0, #1]
   15294:	ldrb	r0, [r0, #4]
   15298:	movw	r1, #20355	; 0x4f83
   1529c:	movt	r1, #8
   152a0:	add	r9, r1, r0
   152a4:	ldr	r7, [sp, #44]	; 0x2c
   152a8:	ldr	r8, [sp, #32]
   152ac:	mov	r0, r7
   152b0:	mov	r1, r8
   152b4:	mov	r2, r5
   152b8:	mov	r3, #0
   152bc:	bl	7e73c <fputs@plt+0x6d354>
   152c0:	mls	r2, r0, r5, r7
   152c4:	ldrb	r2, [r9, r2]
   152c8:	strb	r2, [sl, #-1]!
   152cc:	subs	r2, r7, r5
   152d0:	sbcs	r2, r8, #0
   152d4:	mov	r7, r0
   152d8:	mov	r8, r1
   152dc:	bcs	152ac <fputs@plt+0x3ec4>
   152e0:	ldr	r8, [sp, #16]
   152e4:	ldr	r1, [sp, #12]
   152e8:	sub	r0, r1, r8
   152ec:	add	r5, r0, sl
   152f0:	cmp	r5, #1
   152f4:	mov	r7, sl
   152f8:	blt	15334 <fputs@plt+0x3f4c>
   152fc:	sub	r0, r8, r1
   15300:	mov	r1, #48	; 0x30
   15304:	mov	r2, r5
   15308:	bl	1119c <memset@plt>
   1530c:	mov	r0, #0
   15310:	ldr	r9, [sp, #60]	; 0x3c
   15314:	ldr	sl, [sp, #8]
   15318:	sub	r0, r0, #1
   1531c:	add	r1, r5, r0
   15320:	cmp	r1, #0
   15324:	bgt	15318 <fputs@plt+0x3f30>
   15328:	add	r7, r7, r0
   1532c:	ldr	ip, [sp, #28]
   15330:	b	15340 <fputs@plt+0x3f58>
   15334:	ldr	r9, [sp, #60]	; 0x3c
   15338:	ldr	ip, [sp, #28]
   1533c:	ldr	sl, [sp, #8]
   15340:	ldr	r0, [sp, #20]
   15344:	cmp	r0, #0
   15348:	ldr	r2, [sp, #24]
   1534c:	strbne	r0, [r7, #-1]!
   15350:	ldr	r0, [sp, #40]	; 0x28
   15354:	tst	r0, #255	; 0xff
   15358:	ldrne	r0, [sp, #44]	; 0x2c
   1535c:	ldrne	r1, [sp, #32]
   15360:	orrsne	r0, r0, r1
   15364:	beq	153ac <fputs@plt+0x3fc4>
   15368:	mov	r0, #1
   1536c:	movw	r1, #62207	; 0xf2ff
   15370:	movt	r1, #119	; 0x77
   15374:	tst	r0, r1, lsr r6
   15378:	bne	153ac <fputs@plt+0x3fc4>
   1537c:	ldrb	r0, [r2, #5]
   15380:	movw	r2, #6650	; 0x19fa
   15384:	movt	r2, #8
   15388:	ldrb	r1, [r2, r0]!
   1538c:	add	r0, r2, #1
   15390:	ldr	r6, [sp, #52]	; 0x34
   15394:	strb	r1, [r7, #-1]!
   15398:	ldrb	r1, [r0], #1
   1539c:	cmp	r1, #0
   153a0:	bne	15394 <fputs@plt+0x3fac>
   153a4:	sub	r8, r8, r7
   153a8:	b	15748 <fputs@plt+0x4360>
   153ac:	ldr	r6, [sp, #52]	; 0x34
   153b0:	sub	r8, r8, r7
   153b4:	b	15748 <fputs@plt+0x4360>
   153b8:	mov	r6, #0
   153bc:	mov	ip, r5
   153c0:	ldr	r0, [sp, #52]	; 0x34
   153c4:	cmp	r0, #2
   153c8:	blt	15414 <fputs@plt+0x402c>
   153cc:	sub	r5, r0, #1
   153d0:	sub	ip, ip, r5
   153d4:	tst	sl, #255	; 0xff
   153d8:	bne	153fc <fputs@plt+0x4014>
   153dc:	cmp	ip, #2
   153e0:	blt	153fc <fputs@plt+0x4014>
   153e4:	sub	r1, ip, #1
   153e8:	mov	r0, r9
   153ec:	mov	r2, #32
   153f0:	bl	208c4 <fputs@plt+0xf4dc>
   153f4:	mov	r7, #0
   153f8:	b	15400 <fputs@plt+0x4018>
   153fc:	mov	r7, ip
   15400:	uxtb	r2, r6
   15404:	mov	r0, r9
   15408:	mov	r1, r5
   1540c:	bl	208c4 <fputs@plt+0xf4dc>
   15410:	mov	ip, r7
   15414:	strb	r6, [sp, #70]	; 0x46
   15418:	mov	r8, #1
   1541c:	mov	r6, #0
   15420:	add	r7, sp, #70	; 0x46
   15424:	b	15748 <fputs@plt+0x4360>
   15428:	ldr	r0, [sp, #32]
   1542c:	str	r0, [sp, #4]
   15430:	mov	r6, r1
   15434:	str	r2, [sp, #20]
   15438:	subs	r9, r2, #3
   1543c:	movne	r9, r5
   15440:	bic	r0, r9, r9, asr #31
   15444:	asr	r1, r6, #31
   15448:	adds	r2, r6, ip
   1544c:	adc	r1, r1, ip, asr #31
   15450:	adds	r3, r2, r0
   15454:	adc	r1, r1, #0
   15458:	mov	r0, #0
   1545c:	subs	r2, r3, #56	; 0x38
   15460:	sbcs	r2, r1, #0
   15464:	add	r2, sp, #70	; 0x46
   15468:	blt	15488 <fputs@plt+0x40a0>
   1546c:	adds	r0, r3, #15
   15470:	adc	r1, r1, #0
   15474:	mov	r7, r6
   15478:	bl	141fc <fputs@plt+0x2e14>
   1547c:	cmp	r0, #0
   15480:	mov	r2, r0
   15484:	beq	1580c <fputs@plt+0x4424>
   15488:	ldr	r3, [sp, #32]
   1548c:	uxtb	r1, r3
   15490:	lsl	r1, r1, #2
   15494:	uxtab	r7, r1, r3
   15498:	mov	r1, #16
   1549c:	add	r1, r1, r7, lsl #1
   154a0:	str	r1, [fp, #-116]	; 0xffffff8c
   154a4:	str	r6, [sp, #12]
   154a8:	cmp	r6, #0
   154ac:	mov	r6, #0
   154b0:	movwgt	r6, #1
   154b4:	ldr	r1, [sp, #40]	; 0x28
   154b8:	orr	r1, r1, r3
   154bc:	cmp	r8, #0
   154c0:	mov	r7, r2
   154c4:	movne	r7, r2
   154c8:	strbne	r8, [r7], #1
   154cc:	str	r0, [sp, #52]	; 0x34
   154d0:	str	r2, [sp, #44]	; 0x2c
   154d4:	orr	r0, r1, r6
   154d8:	str	r0, [sp, #40]	; 0x28
   154dc:	cmp	r9, #0
   154e0:	bmi	15510 <fputs@plt+0x4128>
   154e4:	mov	r6, r9
   154e8:	sub	r8, fp, #116	; 0x74
   154ec:	sub	r0, fp, #112	; 0x70
   154f0:	mov	r1, r8
   154f4:	bl	20854 <fputs@plt+0xf46c>
   154f8:	strb	r0, [r7], #1
   154fc:	sub	r9, r6, #1
   15500:	cmp	r6, #0
   15504:	mov	r6, r9
   15508:	bgt	154ec <fputs@plt+0x4104>
   1550c:	b	15518 <fputs@plt+0x4130>
   15510:	mov	r0, #48	; 0x30
   15514:	strb	r0, [r7], #1
   15518:	ldr	r0, [sp, #40]	; 0x28
   1551c:	tst	r0, #255	; 0xff
   15520:	movne	r0, #46	; 0x2e
   15524:	strbne	r0, [r7], #1
   15528:	add	r6, r9, #1
   1552c:	cmn	r6, #1
   15530:	ble	15540 <fputs@plt+0x4158>
   15534:	sub	r8, fp, #116	; 0x74
   15538:	ldr	r9, [sp, #12]
   1553c:	b	1556c <fputs@plt+0x4184>
   15540:	mvn	r2, r9
   15544:	mov	r0, r7
   15548:	mov	r1, #48	; 0x30
   1554c:	bl	1119c <memset@plt>
   15550:	add	r0, r9, #1
   15554:	adds	r6, r6, #1
   15558:	add	r7, r7, #1
   1555c:	bcc	15554 <fputs@plt+0x416c>
   15560:	ldr	r9, [sp, #12]
   15564:	add	r9, r0, r9
   15568:	sub	r8, fp, #116	; 0x74
   1556c:	cmp	r9, #1
   15570:	sub	r6, fp, #112	; 0x70
   15574:	blt	15594 <fputs@plt+0x41ac>
   15578:	mov	r0, r6
   1557c:	mov	r1, r8
   15580:	bl	20854 <fputs@plt+0xf46c>
   15584:	strb	r0, [r7], #1
   15588:	sub	r9, r9, #1
   1558c:	cmp	r9, #0
   15590:	bgt	15578 <fputs@plt+0x4190>
   15594:	ldr	r0, [sp, #4]
   15598:	tst	r0, #255	; 0xff
   1559c:	beq	155fc <fputs@plt+0x4214>
   155a0:	ldr	r0, [sp, #40]	; 0x28
   155a4:	tst	r0, #255	; 0xff
   155a8:	ldr	ip, [sp, #28]
   155ac:	ldr	r3, [sp, #8]
   155b0:	ldr	r6, [sp, #52]	; 0x34
   155b4:	ldr	r9, [sp, #60]	; 0x3c
   155b8:	beq	15620 <fputs@plt+0x4238>
   155bc:	sub	r7, r7, #1
   155c0:	ldrb	r0, [r7]
   155c4:	cmp	r0, #48	; 0x30
   155c8:	bne	155d8 <fputs@plt+0x41f0>
   155cc:	mov	r0, #0
   155d0:	strb	r0, [r7], #-1
   155d4:	b	155c0 <fputs@plt+0x41d8>
   155d8:	cmp	r0, #46	; 0x2e
   155dc:	bne	15610 <fputs@plt+0x4228>
   155e0:	ldr	r0, [sp, #32]
   155e4:	tst	r0, #255	; 0xff
   155e8:	beq	15618 <fputs@plt+0x4230>
   155ec:	mov	r0, #48	; 0x30
   155f0:	strb	r0, [r7, #1]
   155f4:	add	r7, r7, #2
   155f8:	b	15620 <fputs@plt+0x4238>
   155fc:	ldr	ip, [sp, #28]
   15600:	ldr	r3, [sp, #8]
   15604:	ldr	r6, [sp, #52]	; 0x34
   15608:	ldr	r9, [sp, #60]	; 0x3c
   1560c:	b	15620 <fputs@plt+0x4238>
   15610:	add	r7, r7, #1
   15614:	b	15620 <fputs@plt+0x4238>
   15618:	mov	r0, #0
   1561c:	strb	r0, [r7]
   15620:	ldr	r0, [sp, #20]
   15624:	cmp	r0, #3
   15628:	bne	156b8 <fputs@plt+0x42d0>
   1562c:	ldr	r0, [sp, #24]
   15630:	ldrb	r0, [r0, #4]
   15634:	movw	r1, #20355	; 0x4f83
   15638:	movt	r1, #8
   1563c:	ldrb	r1, [r1, r0]
   15640:	mov	r0, r7
   15644:	strb	r1, [r0], #2
   15648:	cmn	r5, #1
   1564c:	ble	157b8 <fputs@plt+0x43d0>
   15650:	mov	r1, #43	; 0x2b
   15654:	strb	r1, [r7, #1]
   15658:	cmp	r5, #100	; 0x64
   1565c:	blt	15688 <fputs@plt+0x42a0>
   15660:	movw	r0, #34079	; 0x851f
   15664:	movt	r0, #20971	; 0x51eb
   15668:	umull	r0, r1, r5, r0
   1566c:	mov	r0, #48	; 0x30
   15670:	add	r0, r0, r1, lsr #5
   15674:	strb	r0, [r7, #2]
   15678:	lsr	r0, r1, #5
   1567c:	mov	r1, #100	; 0x64
   15680:	mls	r5, r0, r1, r5
   15684:	add	r0, r7, #3
   15688:	movw	r1, #26215	; 0x6667
   1568c:	movt	r1, #26214	; 0x6666
   15690:	smmul	r1, r5, r1
   15694:	asr	r2, r1, #2
   15698:	add	r1, r2, r1, lsr #31
   1569c:	add	r2, r1, #48	; 0x30
   156a0:	strb	r2, [r0]
   156a4:	add	r1, r1, r1, lsl #2
   156a8:	sub	r1, r5, r1, lsl #1
   156ac:	add	r1, r1, #48	; 0x30
   156b0:	strb	r1, [r0, #1]
   156b4:	add	r7, r0, #2
   156b8:	mov	r8, r7
   156bc:	mov	r0, #0
   156c0:	ldr	r1, [sp, #44]	; 0x2c
   156c4:	strb	r0, [r8], -r1
   156c8:	tst	r3, #255	; 0xff
   156cc:	beq	15104 <fputs@plt+0x3d1c>
   156d0:	tst	sl, #255	; 0xff
   156d4:	bne	15104 <fputs@plt+0x3d1c>
   156d8:	cmp	ip, r8
   156dc:	ble	15104 <fputs@plt+0x3d1c>
   156e0:	sub	r0, ip, r8
   156e4:	cmp	r8, #0
   156e8:	ldr	r3, [sp, #44]	; 0x2c
   156ec:	bmi	15710 <fputs@plt+0x4328>
   156f0:	mov	r1, ip
   156f4:	ldrb	r2, [r3, r8]
   156f8:	strb	r2, [r3, r1]
   156fc:	sub	r8, r8, #1
   15700:	sub	r2, r1, #1
   15704:	cmp	r1, r0
   15708:	mov	r1, r2
   1570c:	bgt	156f4 <fputs@plt+0x430c>
   15710:	cmp	r0, #0
   15714:	beq	157d0 <fputs@plt+0x43e8>
   15718:	ldr	r0, [sp, #16]
   1571c:	cmp	r0, #0
   15720:	ldr	r3, [sp, #44]	; 0x2c
   15724:	mov	r0, r3
   15728:	addne	r0, r0, #1
   1572c:	add	r1, ip, r3
   15730:	sub	r2, r1, r7
   15734:	mov	r7, r3
   15738:	mov	r1, #48	; 0x30
   1573c:	bl	1119c <memset@plt>
   15740:	ldr	ip, [sp, #28]
   15744:	mov	r8, ip
   15748:	sub	r5, ip, r8
   1574c:	tst	sl, #255	; 0xff
   15750:	bne	15768 <fputs@plt+0x4380>
   15754:	cmp	r5, #1
   15758:	movge	r0, r9
   1575c:	movge	r1, r5
   15760:	movge	r2, #32
   15764:	blge	208c4 <fputs@plt+0xf4dc>
   15768:	mov	r0, r9
   1576c:	mov	r1, r7
   15770:	mov	r2, r8
   15774:	bl	20784 <fputs@plt+0xf39c>
   15778:	tst	sl, #255	; 0xff
   1577c:	beq	15794 <fputs@plt+0x43ac>
   15780:	cmp	r5, #1
   15784:	movge	r0, r9
   15788:	movge	r1, r5
   1578c:	movge	r2, #32
   15790:	blge	208c4 <fputs@plt+0xf4dc>
   15794:	cmp	r6, #0
   15798:	beq	157a8 <fputs@plt+0x43c0>
   1579c:	ldr	r0, [r9]
   157a0:	mov	r1, r6
   157a4:	bl	13ddc <fputs@plt+0x29f4>
   157a8:	add	r6, r4, #1
   157ac:	movw	r5, #6512	; 0x1970
   157b0:	movt	r5, #8
   157b4:	b	14600 <fputs@plt+0x3218>
   157b8:	mov	r1, #45	; 0x2d
   157bc:	strb	r1, [r7, #1]
   157c0:	rsb	r5, r5, #0
   157c4:	cmp	r5, #100	; 0x64
   157c8:	blt	15688 <fputs@plt+0x42a0>
   157cc:	b	15660 <fputs@plt+0x4278>
   157d0:	mov	r8, ip
   157d4:	b	15104 <fputs@plt+0x3d1c>
   157d8:	movw	r1, #34158	; 0x856e
   157dc:	movt	r1, #8
   157e0:	ldr	r0, [sp, #60]	; 0x3c
   157e4:	mov	r2, #1
   157e8:	bl	20784 <fputs@plt+0xf39c>
   157ec:	sub	sp, fp, #96	; 0x60
   157f0:	vpop	{d8-d15}
   157f4:	add	sp, sp, #4
   157f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   157fc:	mov	r0, r9
   15800:	b	15810 <fputs@plt+0x4428>
   15804:	mov	r0, r8
   15808:	b	15810 <fputs@plt+0x4428>
   1580c:	ldr	r0, [sp, #60]	; 0x3c
   15810:	mov	r1, #1
   15814:	bl	207e8 <fputs@plt+0xf400>
   15818:	b	157ec <fputs@plt+0x4404>
   1581c:	push	{r4, sl, fp, lr}
   15820:	add	fp, sp, #8
   15824:	mov	r4, r0
   15828:	ldr	r0, [r0, #8]
   1582c:	cmp	r0, #0
   15830:	beq	158a8 <fputs@plt+0x44c0>
   15834:	ldr	r1, [r4, #12]
   15838:	mov	r2, #0
   1583c:	strb	r2, [r0, r1]
   15840:	ldr	r0, [r4, #20]
   15844:	cmp	r0, #0
   15848:	beq	158a8 <fputs@plt+0x44c0>
   1584c:	ldrb	r0, [r4, #25]
   15850:	tst	r0, #4
   15854:	bne	158a8 <fputs@plt+0x44c0>
   15858:	ldr	r0, [r4]
   1585c:	ldr	r1, [r4, #12]
   15860:	add	r2, r1, #1
   15864:	mov	r3, #0
   15868:	bl	1a918 <fputs@plt+0x9530>
   1586c:	str	r0, [r4, #8]
   15870:	cmp	r0, #0
   15874:	beq	1589c <fputs@plt+0x44b4>
   15878:	ldr	r1, [r4, #4]
   1587c:	ldr	r2, [r4, #12]
   15880:	add	r2, r2, #1
   15884:	bl	11244 <memcpy@plt>
   15888:	ldrb	r0, [r4, #25]
   1588c:	orr	r0, r0, #4
   15890:	strb	r0, [r4, #25]
   15894:	ldr	r0, [r4, #8]
   15898:	pop	{r4, sl, fp, pc}
   1589c:	mov	r0, r4
   158a0:	mov	r1, #1
   158a4:	bl	207e8 <fputs@plt+0xf400>
   158a8:	ldr	r0, [r4, #8]
   158ac:	pop	{r4, sl, fp, pc}
   158b0:	sub	sp, sp, #12
   158b4:	push	{r4, sl, fp, lr}
   158b8:	add	fp, sp, #8
   158bc:	sub	sp, sp, #4
   158c0:	mov	r4, r0
   158c4:	add	r0, fp, #8
   158c8:	stm	r0, {r1, r2, r3}
   158cc:	bl	13ed0 <fputs@plt+0x2ae8>
   158d0:	mov	r1, r0
   158d4:	mov	r0, #0
   158d8:	cmp	r1, #0
   158dc:	bne	158f0 <fputs@plt+0x4508>
   158e0:	add	r1, fp, #8
   158e4:	str	r1, [sp]
   158e8:	mov	r0, r4
   158ec:	bl	144b8 <fputs@plt+0x30d0>
   158f0:	sub	sp, fp, #8
   158f4:	pop	{r4, sl, fp, lr}
   158f8:	add	sp, sp, #12
   158fc:	bx	lr
   15900:	push	{r4, r5, r6, sl, fp, lr}
   15904:	add	fp, sp, #16
   15908:	sub	sp, sp, #32
   1590c:	mov	r5, r2
   15910:	mov	r2, r1
   15914:	cmp	r0, #1
   15918:	blt	15958 <fputs@plt+0x4570>
   1591c:	mov	r4, r3
   15920:	mov	r3, r0
   15924:	mov	r0, #0
   15928:	str	r0, [sp]
   1592c:	add	r6, sp, #4
   15930:	mov	r0, r6
   15934:	mov	r1, #0
   15938:	bl	1452c <fputs@plt+0x3144>
   1593c:	mov	r0, r6
   15940:	mov	r1, r5
   15944:	mov	r2, r4
   15948:	bl	14558 <fputs@plt+0x3170>
   1594c:	mov	r0, r6
   15950:	bl	1581c <fputs@plt+0x4434>
   15954:	mov	r2, r0
   15958:	mov	r0, r2
   1595c:	sub	sp, fp, #16
   15960:	pop	{r4, r5, r6, sl, fp, pc}
   15964:	sub	sp, sp, #4
   15968:	push	{fp, lr}
   1596c:	mov	fp, sp
   15970:	sub	sp, sp, #4
   15974:	str	r3, [fp, #8]
   15978:	add	r3, fp, #8
   1597c:	str	r3, [sp]
   15980:	bl	15900 <fputs@plt+0x4518>
   15984:	mov	sp, fp
   15988:	pop	{fp, lr}
   1598c:	add	sp, sp, #4
   15990:	bx	lr
   15994:	sub	sp, sp, #8
   15998:	push	{fp, lr}
   1599c:	mov	fp, sp
   159a0:	sub	sp, sp, #8
   159a4:	str	r2, [fp, #8]
   159a8:	str	r3, [fp, #12]
   159ac:	movw	r2, #41272	; 0xa138
   159b0:	movt	r2, #9
   159b4:	ldr	r2, [r2, #256]	; 0x100
   159b8:	cmp	r2, #0
   159bc:	addne	r2, fp, #8
   159c0:	strne	r2, [sp, #4]
   159c4:	blne	159d8 <fputs@plt+0x45f0>
   159c8:	mov	sp, fp
   159cc:	pop	{fp, lr}
   159d0:	add	sp, sp, #8
   159d4:	bx	lr
   159d8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   159dc:	add	fp, sp, #24
   159e0:	sub	sp, sp, #248	; 0xf8
   159e4:	mov	r4, r2
   159e8:	mov	r5, r1
   159ec:	mov	r6, r0
   159f0:	mov	r0, #0
   159f4:	str	r0, [sp]
   159f8:	sub	r7, fp, #52	; 0x34
   159fc:	add	r2, sp, #10
   15a00:	mov	r0, r7
   15a04:	mov	r1, #0
   15a08:	mov	r3, #210	; 0xd2
   15a0c:	bl	1452c <fputs@plt+0x3144>
   15a10:	mov	r0, r7
   15a14:	mov	r1, r5
   15a18:	mov	r2, r4
   15a1c:	bl	14558 <fputs@plt+0x3170>
   15a20:	movw	r0, #41272	; 0xa138
   15a24:	movt	r0, #9
   15a28:	ldr	r5, [r0, #256]	; 0x100
   15a2c:	ldr	r4, [r0, #260]	; 0x104
   15a30:	mov	r0, r7
   15a34:	bl	1581c <fputs@plt+0x4434>
   15a38:	mov	r2, r0
   15a3c:	mov	r0, r4
   15a40:	mov	r1, r6
   15a44:	blx	r5
   15a48:	sub	sp, fp, #24
   15a4c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15a50:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15a54:	add	fp, sp, #24
   15a58:	sub	sp, sp, #256	; 0x100
   15a5c:	mov	r4, r1
   15a60:	mov	r5, r0
   15a64:	bl	13ed0 <fputs@plt+0x2ae8>
   15a68:	cmp	r0, #0
   15a6c:	bne	15b58 <fputs@plt+0x4770>
   15a70:	cmp	r5, #1
   15a74:	blt	15b60 <fputs@plt+0x4778>
   15a78:	cmp	r4, #0
   15a7c:	beq	15b60 <fputs@plt+0x4778>
   15a80:	movw	r7, #59408	; 0xe810
   15a84:	movt	r7, #9
   15a88:	ldrb	r0, [r7]
   15a8c:	cmp	r0, #0
   15a90:	bne	15b08 <fputs@plt+0x4720>
   15a94:	mov	r6, #0
   15a98:	strh	r6, [r7, #1]
   15a9c:	mov	r0, #0
   15aa0:	bl	13e78 <fputs@plt+0x2a90>
   15aa4:	mov	r8, sp
   15aa8:	mov	r1, r8
   15aac:	bl	15b78 <fputs@plt+0x4790>
   15ab0:	add	r0, r7, r6
   15ab4:	strb	r6, [r0, #3]
   15ab8:	add	r6, r6, #1
   15abc:	cmp	r6, #256	; 0x100
   15ac0:	bne	15ab0 <fputs@plt+0x46c8>
   15ac4:	mov	r0, #0
   15ac8:	add	r1, r7, #3
   15acc:	ldrb	r2, [r8, r0]
   15ad0:	ldrb	r3, [r1, r0]
   15ad4:	add	r2, r2, r3
   15ad8:	ldrb	r6, [r7, #2]
   15adc:	add	r2, r2, r6
   15ae0:	strb	r2, [r7, #2]
   15ae4:	uxtb	r2, r2
   15ae8:	ldrb	r6, [r1, r2]
   15aec:	strb	r3, [r1, r2]
   15af0:	strb	r6, [r1, r0]
   15af4:	add	r0, r0, #1
   15af8:	cmp	r0, #256	; 0x100
   15afc:	bne	15acc <fputs@plt+0x46e4>
   15b00:	mov	r0, #1
   15b04:	strb	r0, [r7]
   15b08:	add	r0, r7, #3
   15b0c:	ldrb	r1, [r7, #1]
   15b10:	ldrb	r2, [r7, #2]
   15b14:	add	r1, r1, #1
   15b18:	strb	r1, [r7, #1]
   15b1c:	uxtb	r1, r1
   15b20:	ldrb	r3, [r0, r1]
   15b24:	add	r2, r2, r3
   15b28:	strb	r2, [r7, #2]
   15b2c:	uxtb	r2, r2
   15b30:	ldrb	r6, [r0, r2]
   15b34:	strb	r6, [r0, r1]
   15b38:	strb	r3, [r0, r2]
   15b3c:	ldrb	r1, [r0, r1]
   15b40:	add	r1, r1, r3
   15b44:	uxtb	r1, r1
   15b48:	ldrb	r1, [r0, r1]
   15b4c:	strb	r1, [r4], #1
   15b50:	subs	r5, r5, #1
   15b54:	bne	15b0c <fputs@plt+0x4724>
   15b58:	sub	sp, fp, #24
   15b5c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15b60:	movw	r0, #59408	; 0xe810
   15b64:	movt	r0, #9
   15b68:	mov	r1, #0
   15b6c:	strb	r1, [r0]
   15b70:	sub	sp, fp, #24
   15b74:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15b78:	mov	r2, r1
   15b7c:	ldr	r3, [r0, #56]	; 0x38
   15b80:	mov	r1, #256	; 0x100
   15b84:	bx	r3
   15b88:	cmp	r0, #0
   15b8c:	beq	15ba4 <fputs@plt+0x47bc>
   15b90:	cmp	r1, #0
   15b94:	moveq	r1, #1
   15b98:	moveq	r0, r1
   15b9c:	bxeq	lr
   15ba0:	b	15bb4 <fputs@plt+0x47cc>
   15ba4:	cmp	r1, #0
   15ba8:	mvnne	r1, #0
   15bac:	mov	r0, r1
   15bb0:	bx	lr
   15bb4:	push	{r4, r5, fp, lr}
   15bb8:	add	fp, sp, #8
   15bbc:	mov	ip, r0
   15bc0:	ldrb	r0, [r1]
   15bc4:	movw	r5, #5732	; 0x1664
   15bc8:	movt	r5, #8
   15bcc:	ldrb	lr, [r5, r0]
   15bd0:	ldrb	r2, [ip]
   15bd4:	ldrb	r0, [r5, r2]
   15bd8:	sub	r0, r0, lr
   15bdc:	cmp	r2, #0
   15be0:	beq	15c18 <fputs@plt+0x4830>
   15be4:	cmp	r0, #0
   15be8:	bne	15c18 <fputs@plt+0x4830>
   15bec:	add	r1, r1, #1
   15bf0:	add	r2, ip, #1
   15bf4:	ldrb	r0, [r1], #1
   15bf8:	ldrb	r0, [r5, r0]
   15bfc:	ldrb	r3, [r2], #1
   15c00:	ldrb	r4, [r5, r3]
   15c04:	sub	r0, r4, r0
   15c08:	cmp	r3, #0
   15c0c:	beq	15c18 <fputs@plt+0x4830>
   15c10:	cmp	r0, #0
   15c14:	beq	15bf4 <fputs@plt+0x480c>
   15c18:	pop	{r4, r5, fp, pc}
   15c1c:	push	{r4, r5, fp, lr}
   15c20:	add	fp, sp, #8
   15c24:	mov	r4, #0
   15c28:	movw	r5, #41544	; 0xa248
   15c2c:	movt	r5, #9
   15c30:	add	r0, r5, r4
   15c34:	clz	r1, r4
   15c38:	lsr	r1, r1, #5
   15c3c:	bl	13ff0 <fputs@plt+0x2c08>
   15c40:	add	r4, r4, #88	; 0x58
   15c44:	cmp	r4, #352	; 0x160
   15c48:	bne	15c30 <fputs@plt+0x4848>
   15c4c:	mov	r0, #0
   15c50:	pop	{r4, r5, fp, pc}
   15c54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c58:	add	fp, sp, #28
   15c5c:	sub	sp, sp, #564	; 0x234
   15c60:	mov	r9, r3
   15c64:	ands	r3, r3, #4
   15c68:	bic	r4, r9, #255	; 0xff
   15c6c:	mov	r6, #0
   15c70:	str	r1, [sp, #28]
   15c74:	str	r3, [sp, #24]
   15c78:	movne	r6, #1
   15c7c:	cmpne	r4, #2048	; 0x800
   15c80:	bne	15c90 <fputs@plt+0x48a8>
   15c84:	mov	r7, r2
   15c88:	mov	sl, r0
   15c8c:	b	15ca8 <fputs@plt+0x48c0>
   15c90:	cmp	r4, #16384	; 0x4000
   15c94:	beq	15c84 <fputs@plt+0x489c>
   15c98:	mov	r7, r2
   15c9c:	mov	sl, r0
   15ca0:	cmp	r4, #524288	; 0x80000
   15ca4:	movne	r6, #0
   15ca8:	str	r6, [sp, #16]
   15cac:	movw	r5, #59776	; 0xe980
   15cb0:	movt	r5, #9
   15cb4:	ldr	r6, [r5]
   15cb8:	bl	11334 <getpid@plt>
   15cbc:	cmp	r6, r0
   15cc0:	beq	15cd8 <fputs@plt+0x48f0>
   15cc4:	bl	11334 <getpid@plt>
   15cc8:	str	r0, [r5]
   15ccc:	mov	r0, #0
   15cd0:	mov	r1, #0
   15cd4:	bl	15a50 <fputs@plt+0x4668>
   15cd8:	vmov.i32	q8, #0	; 0x00000000
   15cdc:	mov	r0, #64	; 0x40
   15ce0:	mov	r2, r7
   15ce4:	mov	r1, r7
   15ce8:	vst1.64	{d16-d17}, [r1], r0
   15cec:	vst1.64	{d16-d17}, [r1]
   15cf0:	add	r0, r7, #48	; 0x30
   15cf4:	vst1.64	{d16-d17}, [r0]
   15cf8:	add	r0, r7, #32
   15cfc:	vst1.64	{d16-d17}, [r0]
   15d00:	mov	r8, r7
   15d04:	add	r0, r7, #16
   15d08:	vst1.64	{d16-d17}, [r0]
   15d0c:	cmp	r4, #256	; 0x100
   15d10:	str	r4, [sp, #20]
   15d14:	bne	15d3c <fputs@plt+0x4954>
   15d18:	ldr	r7, [sp, #28]
   15d1c:	mov	r0, r7
   15d20:	mov	r1, r9
   15d24:	bl	2317c <fputs@plt+0x11d94>
   15d28:	cmp	r0, #0
   15d2c:	beq	15d58 <fputs@plt+0x4970>
   15d30:	ldr	r4, [r0]
   15d34:	mov	r2, r8
   15d38:	b	15d74 <fputs@plt+0x498c>
   15d3c:	mvn	r4, #0
   15d40:	ldr	r7, [sp, #28]
   15d44:	cmp	r7, #0
   15d48:	beq	15e94 <fputs@plt+0x4aac>
   15d4c:	mov	ip, r7
   15d50:	mov	r2, r8
   15d54:	b	15d7c <fputs@plt+0x4994>
   15d58:	mov	r0, #12
   15d5c:	mov	r1, #0
   15d60:	bl	14264 <fputs@plt+0x2e7c>
   15d64:	cmp	r0, #0
   15d68:	beq	15f24 <fputs@plt+0x4b3c>
   15d6c:	mov	r2, r8
   15d70:	mvn	r4, #0
   15d74:	str	r0, [r2, #28]
   15d78:	mov	ip, r7
   15d7c:	str	sl, [sp, #12]
   15d80:	and	sl, r9, #2
   15d84:	and	r1, r9, #1
   15d88:	ands	r0, r9, #16
   15d8c:	ldr	r0, [sp, #24]
   15d90:	orr	r6, sl, r0, lsl #4
   15d94:	movw	r0, #32896	; 0x8080
   15d98:	orrne	r6, r6, r0
   15d9c:	cmn	r4, #1
   15da0:	ble	15e5c <fputs@plt+0x4a74>
   15da4:	mov	r8, r9
   15da8:	ldr	r3, [sp, #28]
   15dac:	ldr	sl, [sp, #12]
   15db0:	ldr	r0, [fp, #8]
   15db4:	cmp	r0, #0
   15db8:	strne	r8, [r0]
   15dbc:	and	r7, r9, #8
   15dc0:	ldr	r0, [r2, #28]
   15dc4:	cmp	r0, #0
   15dc8:	stmne	r0, {r4, r8}
   15dcc:	cmp	r7, #0
   15dd0:	beq	15e00 <fputs@plt+0x4a18>
   15dd4:	movw	r0, #41900	; 0xa3ac
   15dd8:	movt	r0, #9
   15ddc:	mov	r9, r1
   15de0:	ldr	r1, [r0, #196]	; 0xc4
   15de4:	mov	r0, ip
   15de8:	mov	r5, r2
   15dec:	mov	r6, r3
   15df0:	blx	r1
   15df4:	mov	r3, r6
   15df8:	mov	r2, r5
   15dfc:	mov	r1, r9
   15e00:	mov	r0, #2
   15e04:	orr	r0, r0, r7, lsl #2
   15e08:	cmp	r1, #0
   15e0c:	lsleq	r0, r7, #2
   15e10:	ldr	r1, [sp, #20]
   15e14:	cmp	r1, #256	; 0x100
   15e18:	orrne	r0, r0, #128	; 0x80
   15e1c:	ldr	r1, [sp, #16]
   15e20:	cmp	r1, #0
   15e24:	orrne	r0, r0, #8
   15e28:	and	r1, r8, #64	; 0x40
   15e2c:	orr	r0, r0, r1
   15e30:	str	r0, [sp]
   15e34:	mov	r0, sl
   15e38:	mov	r1, r4
   15e3c:	mov	r7, r2
   15e40:	bl	23324 <fputs@plt+0x11f3c>
   15e44:	mov	r5, r0
   15e48:	cmp	r5, #0
   15e4c:	beq	15f68 <fputs@plt+0x4b80>
   15e50:	ldr	r0, [r7, #28]
   15e54:	bl	14294 <fputs@plt+0x2eac>
   15e58:	b	15f6c <fputs@plt+0x4b84>
   15e5c:	mov	r7, r2
   15e60:	str	r1, [sp, #24]
   15e64:	add	r0, sp, #32
   15e68:	str	r0, [sp]
   15e6c:	add	r2, sp, #40	; 0x28
   15e70:	add	r3, sp, #36	; 0x24
   15e74:	mov	r0, ip
   15e78:	mov	r1, r9
   15e7c:	mov	r4, ip
   15e80:	bl	23240 <fputs@plt+0x11e58>
   15e84:	cmp	r0, #0
   15e88:	beq	15ec0 <fputs@plt+0x4ad8>
   15e8c:	mov	r5, r0
   15e90:	b	15f6c <fputs@plt+0x4b84>
   15e94:	ldr	r0, [sl, #8]
   15e98:	add	r5, sp, #46	; 0x2e
   15e9c:	mov	r1, r5
   15ea0:	bl	229e4 <fputs@plt+0x115fc>
   15ea4:	mvn	r4, #0
   15ea8:	mov	ip, r5
   15eac:	mov	r5, r0
   15eb0:	cmp	r0, #0
   15eb4:	mov	r2, r8
   15eb8:	bne	15f6c <fputs@plt+0x4b84>
   15ebc:	b	15d7c <fputs@plt+0x4994>
   15ec0:	orr	r6, r6, #131072	; 0x20000
   15ec4:	ldr	r5, [sp, #40]	; 0x28
   15ec8:	str	r4, [sp, #8]
   15ecc:	mov	r0, r4
   15ed0:	mov	r1, r6
   15ed4:	mov	r2, r5
   15ed8:	bl	21f88 <fputs@plt+0x10ba0>
   15edc:	mov	r4, r0
   15ee0:	cmn	r0, #1
   15ee4:	mov	r8, r9
   15ee8:	ble	15f2c <fputs@plt+0x4b44>
   15eec:	movw	r0, #2048	; 0x800
   15ef0:	movt	r0, #8
   15ef4:	tst	r8, r0
   15ef8:	beq	15f0c <fputs@plt+0x4b24>
   15efc:	ldr	r2, [sp, #32]
   15f00:	ldr	r1, [sp, #36]	; 0x24
   15f04:	mov	r0, r4
   15f08:	bl	22fd4 <fputs@plt+0x11bec>
   15f0c:	ldr	r3, [sp, #28]
   15f10:	ldr	sl, [sp, #12]
   15f14:	ldr	ip, [sp, #8]
   15f18:	ldr	r1, [sp, #24]
   15f1c:	mov	r2, r7
   15f20:	b	15db0 <fputs@plt+0x49c8>
   15f24:	mov	r5, #7
   15f28:	b	15f6c <fputs@plt+0x4b84>
   15f2c:	bl	113dc <__errno_location@plt>
   15f30:	cmp	sl, #0
   15f34:	ldrne	r0, [r0]
   15f38:	cmpne	r0, #21
   15f3c:	bne	15f78 <fputs@plt+0x4b90>
   15f40:	movw	r0, #33278	; 0x81fe
   15f44:	bl	22108 <fputs@plt+0x10d20>
   15f48:	mov	r5, r0
   15f4c:	movw	r1, #20507	; 0x501b
   15f50:	movt	r1, #8
   15f54:	ldr	r2, [sp, #8]
   15f58:	movw	r3, #33278	; 0x81fe
   15f5c:	bl	2209c <fputs@plt+0x10cb4>
   15f60:	cmp	r5, #0
   15f64:	bne	15e50 <fputs@plt+0x4a68>
   15f68:	mov	r5, #0
   15f6c:	mov	r0, r5
   15f70:	sub	sp, fp, #28
   15f74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15f78:	bic	r1, r6, #79	; 0x4f
   15f7c:	ldr	r0, [sp, #8]
   15f80:	mov	r2, r5
   15f84:	bl	21f88 <fputs@plt+0x10ba0>
   15f88:	cmp	r0, #0
   15f8c:	bmi	15f40 <fputs@plt+0x4b58>
   15f90:	mov	r4, r0
   15f94:	mov	r0, #1
   15f98:	mov	r8, r9
   15f9c:	mov	r1, #1
   15fa0:	str	r1, [sp, #24]
   15fa4:	bfi	r8, r0, #0, #3
   15fa8:	b	15eec <fputs@plt+0x4b04>
   15fac:	push	{r4, r5, r6, r7, fp, lr}
   15fb0:	add	fp, sp, #16
   15fb4:	sub	sp, sp, #8
   15fb8:	mov	r6, r2
   15fbc:	mov	r4, r1
   15fc0:	movw	r7, #41900	; 0xa3ac
   15fc4:	movt	r7, #9
   15fc8:	ldr	r1, [r7, #196]	; 0xc4
   15fcc:	mov	r0, r4
   15fd0:	blx	r1
   15fd4:	cmn	r0, #1
   15fd8:	beq	16034 <fputs@plt+0x4c4c>
   15fdc:	mov	r5, #0
   15fe0:	tst	r6, #1
   15fe4:	beq	1607c <fputs@plt+0x4c94>
   15fe8:	ldr	r2, [r7, #208]	; 0xd0
   15fec:	add	r1, sp, #4
   15ff0:	mov	r0, r4
   15ff4:	blx	r2
   15ff8:	mov	r5, #0
   15ffc:	cmp	r0, #0
   16000:	bne	1607c <fputs@plt+0x4c94>
   16004:	ldr	r0, [sp, #4]
   16008:	bl	2246c <fputs@plt+0x11084>
   1600c:	cmp	r0, #0
   16010:	beq	16068 <fputs@plt+0x4c80>
   16014:	movw	r5, #1290	; 0x50a
   16018:	movw	r1, #20826	; 0x515a
   1601c:	movt	r1, #8
   16020:	movw	r0, #1290	; 0x50a
   16024:	mov	r2, r4
   16028:	movw	r3, #33414	; 0x8286
   1602c:	bl	2209c <fputs@plt+0x10cb4>
   16030:	b	1606c <fputs@plt+0x4c84>
   16034:	bl	113dc <__errno_location@plt>
   16038:	ldr	r0, [r0]
   1603c:	movw	r5, #5898	; 0x170a
   16040:	cmp	r0, #2
   16044:	beq	1607c <fputs@plt+0x4c94>
   16048:	movw	r5, #2570	; 0xa0a
   1604c:	movw	r1, #20601	; 0x5079
   16050:	movt	r1, #8
   16054:	movw	r0, #2570	; 0xa0a
   16058:	mov	r2, r4
   1605c:	movw	r3, #33404	; 0x827c
   16060:	bl	2209c <fputs@plt+0x10cb4>
   16064:	b	1607c <fputs@plt+0x4c94>
   16068:	mov	r5, #0
   1606c:	ldr	r1, [sp, #4]
   16070:	mov	r0, #0
   16074:	movw	r2, #33416	; 0x8288
   16078:	bl	221ac <fputs@plt+0x10dc4>
   1607c:	mov	r0, r5
   16080:	sub	sp, fp, #16
   16084:	pop	{r4, r5, r6, r7, fp, pc}
   16088:	push	{r4, sl, fp, lr}
   1608c:	add	fp, sp, #8
   16090:	sub	sp, sp, #104	; 0x68
   16094:	mov	r4, r3
   16098:	mov	r0, r1
   1609c:	movw	r1, #41900	; 0xa3ac
   160a0:	movt	r1, #9
   160a4:	cmp	r2, #0
   160a8:	beq	160c8 <fputs@plt+0x4ce0>
   160ac:	ldr	r2, [r1, #28]
   160b0:	mov	r1, #6
   160b4:	blx	r2
   160b8:	clz	r0, r0
   160bc:	lsr	r0, r0, #5
   160c0:	str	r0, [r4]
   160c4:	b	160fc <fputs@plt+0x4d14>
   160c8:	ldr	r2, [r1, #52]	; 0x34
   160cc:	mov	r1, sp
   160d0:	blx	r2
   160d4:	mov	r1, #0
   160d8:	cmp	r0, #0
   160dc:	bne	160f8 <fputs@plt+0x4d10>
   160e0:	mov	r1, #0
   160e4:	ldr	r0, [sp, #48]	; 0x30
   160e8:	ldr	r2, [sp, #52]	; 0x34
   160ec:	rsbs	r0, r0, #0
   160f0:	rscs	r0, r2, #0
   160f4:	movwlt	r1, #1
   160f8:	str	r1, [r4]
   160fc:	mov	r0, #0
   16100:	sub	sp, fp, #8
   16104:	pop	{r4, sl, fp, pc}
   16108:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1610c:	add	fp, sp, #28
   16110:	sub	sp, sp, #124	; 0x7c
   16114:	mov	r4, r3
   16118:	mov	r7, r2
   1611c:	mov	r8, r1
   16120:	sub	r0, r2, #1
   16124:	str	r0, [sp, #4]
   16128:	mov	r0, #1
   1612c:	str	r0, [sp, #8]
   16130:	mov	r5, #0
   16134:	str	r2, [sp, #12]
   16138:	movw	r0, #41900	; 0xa3ac
   1613c:	movt	r0, #9
   16140:	ldr	r2, [r0, #328]	; 0x148
   16144:	mov	r0, r8
   16148:	add	r1, sp, #16
   1614c:	blx	r2
   16150:	cmp	r0, #0
   16154:	beq	1617c <fputs@plt+0x4d94>
   16158:	bl	113dc <__errno_location@plt>
   1615c:	ldr	r0, [r0]
   16160:	mov	sl, #1
   16164:	cmp	r0, #2
   16168:	bne	161a8 <fputs@plt+0x4dc0>
   1616c:	mov	r6, r8
   16170:	cmp	r6, r4
   16174:	bne	161e0 <fputs@plt+0x4df8>
   16178:	b	161f8 <fputs@plt+0x4e10>
   1617c:	ldr	r0, [sp, #32]
   16180:	and	r0, r0, #61440	; 0xf000
   16184:	subs	sl, r0, #40960	; 0xa000
   16188:	movwne	sl, #1
   1618c:	cmp	r0, #40960	; 0xa000
   16190:	beq	1621c <fputs@plt+0x4e34>
   16194:	mov	r6, r8
   16198:	mov	sl, #1
   1619c:	cmp	r6, r4
   161a0:	bne	161e0 <fputs@plt+0x4df8>
   161a4:	b	161f8 <fputs@plt+0x4e10>
   161a8:	movw	r0, #33528	; 0x82f8
   161ac:	bl	22108 <fputs@plt+0x10d20>
   161b0:	mov	r9, r0
   161b4:	movw	r1, #20689	; 0x50d1
   161b8:	movt	r1, #8
   161bc:	mov	r2, r8
   161c0:	movw	r3, #33528	; 0x82f8
   161c4:	bl	2209c <fputs@plt+0x10cb4>
   161c8:	mov	sl, #1
   161cc:	mov	r6, r8
   161d0:	cmp	r9, #0
   161d4:	bne	1635c <fputs@plt+0x4f74>
   161d8:	cmp	r6, r4
   161dc:	beq	161f8 <fputs@plt+0x4e10>
   161e0:	mov	r0, r6
   161e4:	mov	r1, r4
   161e8:	mov	r2, r7
   161ec:	bl	237e0 <fputs@plt+0x123f8>
   161f0:	mov	r9, r0
   161f4:	b	161fc <fputs@plt+0x4e14>
   161f8:	mov	r9, #0
   161fc:	cmp	sl, #0
   16200:	moveq	r6, r4
   16204:	cmp	r9, #0
   16208:	bne	1635c <fputs@plt+0x4f74>
   1620c:	eors	r0, sl, #1
   16210:	mov	r8, r6
   16214:	bne	16138 <fputs@plt+0x4d50>
   16218:	b	1635c <fputs@plt+0x4f74>
   1621c:	cmp	r5, #0
   16220:	beq	16250 <fputs@plt+0x4e68>
   16224:	ldr	r0, [sp, #8]
   16228:	add	r7, r0, #1
   1622c:	cmp	r0, #100	; 0x64
   16230:	blt	16244 <fputs@plt+0x4e5c>
   16234:	movw	r0, #33539	; 0x8303
   16238:	bl	22108 <fputs@plt+0x10d20>
   1623c:	cmp	r0, #0
   16240:	bne	16358 <fputs@plt+0x4f70>
   16244:	mov	r6, r5
   16248:	str	r7, [sp, #8]
   1624c:	b	16264 <fputs@plt+0x4e7c>
   16250:	mov	r0, r7
   16254:	bl	141c4 <fputs@plt+0x2ddc>
   16258:	mov	r6, r0
   1625c:	cmp	r0, #0
   16260:	beq	1634c <fputs@plt+0x4f64>
   16264:	movw	r0, #41900	; 0xa3ac
   16268:	movt	r0, #9
   1626c:	ldr	r3, [r0, #316]	; 0x13c
   16270:	mov	r0, r8
   16274:	mov	r1, r6
   16278:	ldr	r2, [sp, #4]
   1627c:	blx	r3
   16280:	cmn	r0, #1
   16284:	ble	162fc <fputs@plt+0x4f14>
   16288:	mov	r7, r0
   1628c:	ldrb	r0, [r6]
   16290:	mov	r9, #0
   16294:	cmp	r0, #47	; 0x2f
   16298:	beq	16330 <fputs@plt+0x4f48>
   1629c:	mov	r0, r8
   162a0:	bl	13690 <fputs@plt+0x22a8>
   162a4:	sub	r1, r8, #1
   162a8:	mov	r5, r0
   162ac:	cmp	r0, #1
   162b0:	blt	162c4 <fputs@plt+0x4edc>
   162b4:	ldrb	r2, [r1, r5]
   162b8:	sub	r0, r5, #1
   162bc:	cmp	r2, #47	; 0x2f
   162c0:	bne	162a8 <fputs@plt+0x4ec0>
   162c4:	add	r1, r7, r5
   162c8:	ldr	r0, [sp, #12]
   162cc:	cmp	r1, r0
   162d0:	bge	16324 <fputs@plt+0x4f3c>
   162d4:	add	r0, r6, r5
   162d8:	add	r2, r7, #1
   162dc:	mov	r7, r1
   162e0:	mov	r1, r6
   162e4:	bl	11328 <memmove@plt>
   162e8:	mov	r0, r6
   162ec:	mov	r1, r8
   162f0:	mov	r2, r5
   162f4:	bl	11244 <memcpy@plt>
   162f8:	b	16330 <fputs@plt+0x4f48>
   162fc:	movw	r0, #33545	; 0x8309
   16300:	bl	22108 <fputs@plt+0x10d20>
   16304:	mov	r9, r0
   16308:	movw	r1, #20680	; 0x50c8
   1630c:	movt	r1, #8
   16310:	mov	r2, r8
   16314:	movw	r3, #33545	; 0x8309
   16318:	bl	2209c <fputs@plt+0x10cb4>
   1631c:	mov	sl, #0
   16320:	b	16338 <fputs@plt+0x4f50>
   16324:	movw	r0, #33551	; 0x830f
   16328:	bl	22108 <fputs@plt+0x10d20>
   1632c:	mov	r9, r0
   16330:	mov	r0, #0
   16334:	strb	r0, [r6, r7]
   16338:	mov	r5, r6
   1633c:	ldr	r7, [sp, #12]
   16340:	cmp	r9, #0
   16344:	beq	161d8 <fputs@plt+0x4df0>
   16348:	b	1635c <fputs@plt+0x4f74>
   1634c:	mov	r9, #7
   16350:	mov	r5, #0
   16354:	b	1635c <fputs@plt+0x4f74>
   16358:	mov	r9, r0
   1635c:	mov	r0, r5
   16360:	bl	14294 <fputs@plt+0x2eac>
   16364:	mov	r0, r9
   16368:	sub	sp, fp, #28
   1636c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16370:	push	{r4, r5, r6, r7, fp, lr}
   16374:	add	fp, sp, #16
   16378:	sub	sp, sp, #8
   1637c:	mov	r5, r2
   16380:	mov	r4, r1
   16384:	mov	r0, r2
   16388:	mov	r1, #0
   1638c:	mov	r2, r4
   16390:	bl	1119c <memset@plt>
   16394:	bl	11334 <getpid@plt>
   16398:	movw	r7, #59776	; 0xe980
   1639c:	movt	r7, #9
   163a0:	str	r0, [r7]
   163a4:	movw	r0, #20914	; 0x51b2
   163a8:	movt	r0, #8
   163ac:	mov	r1, #0
   163b0:	mov	r2, #0
   163b4:	bl	21f88 <fputs@plt+0x10ba0>
   163b8:	cmp	r0, #0
   163bc:	bmi	1640c <fputs@plt+0x5024>
   163c0:	mov	r6, r0
   163c4:	movw	r7, #41900	; 0xa3ac
   163c8:	movt	r7, #9
   163cc:	ldr	r3, [r7, #100]	; 0x64
   163d0:	mov	r0, r6
   163d4:	mov	r1, r5
   163d8:	mov	r2, r4
   163dc:	blx	r3
   163e0:	cmn	r0, #1
   163e4:	bgt	163f8 <fputs@plt+0x5010>
   163e8:	bl	113dc <__errno_location@plt>
   163ec:	ldr	r0, [r0]
   163f0:	cmp	r0, #4
   163f4:	beq	163cc <fputs@plt+0x4fe4>
   163f8:	mov	r0, #0
   163fc:	mov	r1, r6
   16400:	movw	r2, #33675	; 0x838b
   16404:	bl	221ac <fputs@plt+0x10dc4>
   16408:	b	16428 <fputs@plt+0x5040>
   1640c:	add	r0, sp, #4
   16410:	bl	112bc <time@plt>
   16414:	ldr	r0, [sp, #4]
   16418:	str	r0, [r5]
   1641c:	ldr	r0, [r7]
   16420:	str	r0, [r5, #4]
   16424:	mov	r4, #8
   16428:	mov	r0, r4
   1642c:	sub	sp, fp, #16
   16430:	pop	{r4, r5, r6, r7, fp, pc}
   16434:	push	{r4, r5, fp, lr}
   16438:	add	fp, sp, #8
   1643c:	movw	r5, #16959	; 0x423f
   16440:	movt	r5, #15
   16444:	add	r0, r1, r5
   16448:	movw	r1, #56963	; 0xde83
   1644c:	movt	r1, #17179	; 0x431b
   16450:	smmul	r0, r0, r1
   16454:	asr	r1, r0, #18
   16458:	add	r4, r1, r0, lsr #31
   1645c:	mov	r0, r4
   16460:	bl	1131c <sleep@plt>
   16464:	add	r0, r5, #1
   16468:	mul	r0, r4, r0
   1646c:	pop	{r4, r5, fp, pc}
   16470:	push	{r4, sl, fp, lr}
   16474:	add	fp, sp, #8
   16478:	sub	sp, sp, #8
   1647c:	mov	r4, r1
   16480:	mov	r0, #0
   16484:	str	r0, [sp, #4]
   16488:	str	r0, [sp]
   1648c:	mov	r1, sp
   16490:	mov	r0, #0
   16494:	bl	164dc <fputs@plt+0x50f4>
   16498:	ldm	sp, {r0, r1}
   1649c:	bl	7e608 <fputs@plt+0x6d220>
   164a0:	vldr	d16, [pc, #24]	; 164c0 <fputs@plt+0x50d8>
   164a4:	vmov	d17, r0, r1
   164a8:	vdiv.f64	d16, d17, d16
   164ac:	vstr	d16, [r4]
   164b0:	mov	r0, #0
   164b4:	sub	sp, fp, #8
   164b8:	pop	{r4, sl, fp, pc}
   164bc:	nop	{0}
   164c0:	andeq	r0, r0, r0
   164c4:	orrsmi	r9, r4, r0, ror r9
   164c8:	push	{fp, lr}
   164cc:	mov	fp, sp
   164d0:	bl	113dc <__errno_location@plt>
   164d4:	ldr	r0, [r0]
   164d8:	pop	{fp, pc}
   164dc:	push	{r4, sl, fp, lr}
   164e0:	add	fp, sp, #8
   164e4:	sub	sp, sp, #8
   164e8:	mov	r4, r1
   164ec:	mov	r0, sp
   164f0:	mov	r1, #0
   164f4:	bl	11208 <gettimeofday@plt>
   164f8:	ldm	sp, {r0, r1}
   164fc:	movw	r2, #19923	; 0x4dd3
   16500:	movt	r2, #4194	; 0x1062
   16504:	smmul	r1, r1, r2
   16508:	asr	r2, r1, #6
   1650c:	add	r1, r2, r1, lsr #31
   16510:	asr	r2, r1, #31
   16514:	mov	r3, #1000	; 0x3e8
   16518:	smlal	r1, r2, r0, r3
   1651c:	movw	r0, #8704	; 0x2200
   16520:	movt	r0, #15955	; 0x3e53
   16524:	adds	r0, r1, r0
   16528:	movw	r1, #49096	; 0xbfc8
   1652c:	adc	r1, r2, r1
   16530:	strd	r0, [r4]
   16534:	mov	r0, #0
   16538:	sub	sp, fp, #8
   1653c:	pop	{r4, sl, fp, pc}
   16540:	push	{r4, r5, r6, r7, fp, lr}
   16544:	add	fp, sp, #16
   16548:	cmp	r1, #0
   1654c:	beq	1658c <fputs@plt+0x51a4>
   16550:	mov	r4, r2
   16554:	mov	r5, r1
   16558:	mov	r6, #0
   1655c:	movw	r7, #41900	; 0xa3ac
   16560:	movt	r7, #9
   16564:	ldr	r1, [r7, r6]
   16568:	mov	r0, r5
   1656c:	bl	113c4 <strcmp@plt>
   16570:	cmp	r0, #0
   16574:	beq	165bc <fputs@plt+0x51d4>
   16578:	add	r6, r6, #12
   1657c:	cmp	r6, #336	; 0x150
   16580:	bne	16564 <fputs@plt+0x517c>
   16584:	mov	r0, #12
   16588:	pop	{r4, r5, r6, r7, fp, pc}
   1658c:	mov	r0, #0
   16590:	movw	r1, #41900	; 0xa3ac
   16594:	movt	r1, #9
   16598:	add	r2, r1, r0
   1659c:	ldr	r3, [r2, #8]
   165a0:	cmp	r3, #0
   165a4:	strne	r3, [r2, #4]
   165a8:	add	r0, r0, #12
   165ac:	cmp	r0, #336	; 0x150
   165b0:	bne	16598 <fputs@plt+0x51b0>
   165b4:	mov	r0, #0
   165b8:	pop	{r4, r5, r6, r7, fp, pc}
   165bc:	add	r0, r7, r6
   165c0:	ldr	r1, [r0, #8]
   165c4:	cmp	r1, #0
   165c8:	bne	165d4 <fputs@plt+0x51ec>
   165cc:	ldr	r1, [r0, #4]
   165d0:	str	r1, [r0, #8]
   165d4:	cmp	r4, #0
   165d8:	ldreq	r4, [r0, #8]
   165dc:	str	r4, [r0, #4]
   165e0:	mov	r0, #0
   165e4:	pop	{r4, r5, r6, r7, fp, pc}
   165e8:	push	{r4, r5, r6, sl, fp, lr}
   165ec:	add	fp, sp, #16
   165f0:	mov	r4, r1
   165f4:	mov	r5, #0
   165f8:	movw	r6, #41900	; 0xa3ac
   165fc:	movt	r6, #9
   16600:	ldr	r1, [r6, r5]
   16604:	mov	r0, r4
   16608:	bl	113c4 <strcmp@plt>
   1660c:	cmp	r0, #0
   16610:	beq	16628 <fputs@plt+0x5240>
   16614:	add	r5, r5, #12
   16618:	cmp	r5, #336	; 0x150
   1661c:	bne	16600 <fputs@plt+0x5218>
   16620:	mov	r0, #0
   16624:	pop	{r4, r5, r6, sl, fp, pc}
   16628:	add	r0, r6, r5
   1662c:	ldr	r0, [r0, #4]
   16630:	pop	{r4, r5, r6, sl, fp, pc}
   16634:	push	{r4, r5, r6, sl, fp, lr}
   16638:	add	fp, sp, #16
   1663c:	cmp	r1, #0
   16640:	beq	16680 <fputs@plt+0x5298>
   16644:	mov	r4, r1
   16648:	movw	r6, #41900	; 0xa3ac
   1664c:	movt	r6, #9
   16650:	mov	r5, #0
   16654:	ldr	r1, [r6]
   16658:	mov	r0, r4
   1665c:	bl	113c4 <strcmp@plt>
   16660:	cmp	r0, #0
   16664:	beq	16684 <fputs@plt+0x529c>
   16668:	add	r6, r6, #12
   1666c:	add	r5, r5, #1
   16670:	cmp	r5, #27
   16674:	bne	16654 <fputs@plt+0x526c>
   16678:	mov	r5, #27
   1667c:	b	16684 <fputs@plt+0x529c>
   16680:	mvn	r5, #0
   16684:	add	r0, r5, r5, lsl #1
   16688:	movw	r1, #41900	; 0xa3ac
   1668c:	movt	r1, #9
   16690:	add	r0, r1, r0, lsl #2
   16694:	add	r1, r0, #16
   16698:	sub	r0, r5, #28
   1669c:	adds	r0, r0, #1
   166a0:	bcs	166c0 <fputs@plt+0x52d8>
   166a4:	add	r2, r1, #12
   166a8:	ldr	r1, [r1]
   166ac:	cmp	r1, #0
   166b0:	mov	r1, r2
   166b4:	beq	1669c <fputs@plt+0x52b4>
   166b8:	ldr	r0, [r2, #-16]
   166bc:	pop	{r4, r5, r6, sl, fp, pc}
   166c0:	mov	r0, #0
   166c4:	pop	{r4, r5, r6, sl, fp, pc}
   166c8:	mov	r0, #0
   166cc:	bx	lr
   166d0:	movw	r1, #41272	; 0xa138
   166d4:	movt	r1, #9
   166d8:	str	r0, [r1, #220]	; 0xdc
   166dc:	mov	r0, #0
   166e0:	bx	lr
   166e4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   166e8:	add	fp, sp, #24
   166ec:	mov	r4, r0
   166f0:	cmp	r2, r0
   166f4:	beq	16778 <fputs@plt+0x5390>
   166f8:	mov	r9, r3
   166fc:	mov	r7, r2
   16700:	mov	r8, r1
   16704:	mov	r6, #0
   16708:	mov	r0, #48	; 0x30
   1670c:	mov	r1, #0
   16710:	bl	16884 <fputs@plt+0x549c>
   16714:	cmp	r0, #0
   16718:	beq	16798 <fputs@plt+0x53b0>
   1671c:	mov	r5, r0
   16720:	mov	r0, r4
   16724:	mov	r1, r7
   16728:	mov	r2, r9
   1672c:	bl	168d8 <fputs@plt+0x54f0>
   16730:	str	r0, [r5, #24]
   16734:	mov	r0, r4
   16738:	mov	r1, r4
   1673c:	mov	r2, r8
   16740:	bl	168d8 <fputs@plt+0x54f0>
   16744:	str	r4, [r5]
   16748:	str	r0, [r5, #4]
   1674c:	str	r6, [r5, #40]	; 0x28
   16750:	mov	r1, #1
   16754:	str	r1, [r5, #16]
   16758:	str	r7, [r5, #20]
   1675c:	cmp	r0, #0
   16760:	ldrne	r0, [r5, #24]
   16764:	cmpne	r0, #0
   16768:	bne	167ac <fputs@plt+0x53c4>
   1676c:	mov	r0, r5
   16770:	bl	14294 <fputs@plt+0x2eac>
   16774:	b	1678c <fputs@plt+0x53a4>
   16778:	movw	r2, #19938	; 0x4de2
   1677c:	movt	r2, #8
   16780:	mov	r0, r4
   16784:	mov	r1, #1
   16788:	bl	167e8 <fputs@plt+0x5400>
   1678c:	mov	r6, #0
   16790:	mov	r0, r6
   16794:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16798:	mov	r0, r4
   1679c:	mov	r1, #7
   167a0:	bl	168b8 <fputs@plt+0x54d0>
   167a4:	mov	r0, r6
   167a8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   167ac:	mov	r0, r5
   167b0:	bl	169ec <fputs@plt+0x5604>
   167b4:	cmp	r0, #7
   167b8:	beq	1676c <fputs@plt+0x5384>
   167bc:	ldr	r1, [r5, #4]
   167c0:	mov	r0, r4
   167c4:	bl	16a18 <fputs@plt+0x5630>
   167c8:	cmp	r0, #0
   167cc:	bne	1676c <fputs@plt+0x5384>
   167d0:	ldr	r0, [r5, #24]
   167d4:	ldr	r1, [r0, #16]
   167d8:	add	r1, r1, #1
   167dc:	str	r1, [r0, #16]
   167e0:	mov	r0, r5
   167e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   167e8:	sub	sp, sp, #4
   167ec:	push	{r4, r5, r6, sl, fp, lr}
   167f0:	add	fp, sp, #16
   167f4:	sub	sp, sp, #4
   167f8:	mov	r5, r2
   167fc:	mov	r6, r1
   16800:	mov	r4, r0
   16804:	str	r3, [fp, #8]
   16808:	str	r1, [r0, #52]	; 0x34
   1680c:	bl	238cc <fputs@plt+0x124e4>
   16810:	cmp	r5, #0
   16814:	beq	16868 <fputs@plt+0x5480>
   16818:	ldr	r0, [r4, #240]	; 0xf0
   1681c:	cmp	r0, #0
   16820:	bne	16838 <fputs@plt+0x5450>
   16824:	mov	r0, r4
   16828:	bl	1d304 <fputs@plt+0xbf1c>
   1682c:	str	r0, [r4, #240]	; 0xf0
   16830:	cmp	r0, #0
   16834:	beq	16874 <fputs@plt+0x548c>
   16838:	add	r2, fp, #8
   1683c:	str	r2, [sp]
   16840:	mov	r0, r4
   16844:	mov	r1, r5
   16848:	bl	23904 <fputs@plt+0x1251c>
   1684c:	mov	r1, r0
   16850:	ldr	r0, [r4, #240]	; 0xf0
   16854:	movw	r3, #17156	; 0x4304
   16858:	movt	r3, #1
   1685c:	mov	r2, #1
   16860:	bl	1d330 <fputs@plt+0xbf48>
   16864:	b	16874 <fputs@plt+0x548c>
   16868:	mov	r0, r4
   1686c:	mov	r1, r6
   16870:	bl	168b8 <fputs@plt+0x54d0>
   16874:	sub	sp, fp, #16
   16878:	pop	{r4, r5, r6, sl, fp, lr}
   1687c:	add	sp, sp, #4
   16880:	bx	lr
   16884:	push	{r4, r5, fp, lr}
   16888:	add	fp, sp, #8
   1688c:	mov	r4, r0
   16890:	bl	141fc <fputs@plt+0x2e14>
   16894:	mov	r5, r0
   16898:	cmp	r0, #0
   1689c:	beq	168b0 <fputs@plt+0x54c8>
   168a0:	mov	r0, r5
   168a4:	mov	r1, #0
   168a8:	mov	r2, r4
   168ac:	bl	1119c <memset@plt>
   168b0:	mov	r0, r5
   168b4:	pop	{r4, r5, fp, pc}
   168b8:	str	r1, [r0, #52]	; 0x34
   168bc:	cmp	r1, #0
   168c0:	beq	168c8 <fputs@plt+0x54e0>
   168c4:	b	23998 <fputs@plt+0x125b0>
   168c8:	ldr	r2, [r0, #240]	; 0xf0
   168cc:	cmp	r2, #0
   168d0:	bxeq	lr
   168d4:	b	23998 <fputs@plt+0x125b0>
   168d8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   168dc:	add	fp, sp, #24
   168e0:	mov	r4, r2
   168e4:	mov	r5, r1
   168e8:	mov	r8, r0
   168ec:	mov	r0, r1
   168f0:	mov	r1, r2
   168f4:	bl	1e928 <fputs@plt+0xd540>
   168f8:	mov	r7, r0
   168fc:	cmp	r0, #1
   16900:	bne	16970 <fputs@plt+0x5588>
   16904:	mov	r4, #0
   16908:	mov	r0, r8
   1690c:	mov	r2, #544	; 0x220
   16910:	mov	r3, #0
   16914:	bl	19774 <fputs@plt+0x838c>
   16918:	cmp	r0, #0
   1691c:	beq	1699c <fputs@plt+0x55b4>
   16920:	mov	r6, r0
   16924:	str	r5, [r0]
   16928:	bl	239c8 <fputs@plt+0x125e0>
   1692c:	cmp	r0, #0
   16930:	beq	169b8 <fputs@plt+0x55d0>
   16934:	ldr	r3, [r6, #4]
   16938:	ldr	r1, [r6, #12]
   1693c:	movw	r2, #20776	; 0x5128
   16940:	movt	r2, #8
   16944:	mov	r0, r8
   16948:	bl	167e8 <fputs@plt+0x5400>
   1694c:	ldr	r1, [r6, #4]
   16950:	mov	r0, r8
   16954:	bl	13ddc <fputs@plt+0x29f4>
   16958:	mov	r0, r6
   1695c:	bl	1b208 <fputs@plt+0x9e20>
   16960:	mov	r0, r8
   16964:	mov	r1, r6
   16968:	bl	13ddc <fputs@plt+0x29f4>
   1696c:	b	16990 <fputs@plt+0x55a8>
   16970:	cmn	r7, #1
   16974:	bgt	169d8 <fputs@plt+0x55f0>
   16978:	movw	r2, #20941	; 0x51cd
   1697c:	movt	r2, #8
   16980:	mov	r0, r8
   16984:	mov	r1, #1
   16988:	mov	r3, r4
   1698c:	bl	167e8 <fputs@plt+0x5400>
   16990:	mov	r4, #0
   16994:	mov	r0, r4
   16998:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1699c:	movw	r2, #20927	; 0x51bf
   169a0:	movt	r2, #8
   169a4:	mov	r0, r8
   169a8:	mov	r1, #7
   169ac:	bl	167e8 <fputs@plt+0x5400>
   169b0:	mov	r0, r4
   169b4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   169b8:	ldr	r1, [r6, #4]
   169bc:	mov	r0, r8
   169c0:	bl	13ddc <fputs@plt+0x29f4>
   169c4:	mov	r0, r6
   169c8:	bl	1b208 <fputs@plt+0x9e20>
   169cc:	mov	r0, r8
   169d0:	mov	r1, r6
   169d4:	bl	13ddc <fputs@plt+0x29f4>
   169d8:	ldr	r0, [r5, #16]
   169dc:	add	r0, r0, r7, lsl #4
   169e0:	ldr	r4, [r0, #4]
   169e4:	mov	r0, r4
   169e8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   169ec:	push	{r4, sl, fp, lr}
   169f0:	add	fp, sp, #8
   169f4:	ldr	r4, [r0, #4]
   169f8:	ldr	r0, [r0, #24]
   169fc:	bl	1734c <fputs@plt+0x5f64>
   16a00:	mov	r1, r0
   16a04:	mov	r0, r4
   16a08:	mvn	r2, #0
   16a0c:	mov	r3, #0
   16a10:	pop	{r4, sl, fp, lr}
   16a14:	b	2010c <fputs@plt+0xed24>
   16a18:	push	{r4, r5, fp, lr}
   16a1c:	add	fp, sp, #8
   16a20:	mov	r5, r0
   16a24:	mov	r0, r1
   16a28:	bl	1733c <fputs@plt+0x5f54>
   16a2c:	cmp	r0, #0
   16a30:	beq	16a54 <fputs@plt+0x566c>
   16a34:	mov	r4, #1
   16a38:	movw	r2, #21167	; 0x52af
   16a3c:	movt	r2, #8
   16a40:	mov	r0, r5
   16a44:	mov	r1, #1
   16a48:	bl	167e8 <fputs@plt+0x5400>
   16a4c:	mov	r0, r4
   16a50:	pop	{r4, r5, fp, pc}
   16a54:	mov	r4, #0
   16a58:	mov	r0, r4
   16a5c:	pop	{r4, r5, fp, pc}
   16a60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a64:	add	fp, sp, #28
   16a68:	sub	sp, sp, #52	; 0x34
   16a6c:	mov	r7, r1
   16a70:	mov	r8, r0
   16a74:	ldr	r0, [r0, #24]
   16a78:	bl	17004 <fputs@plt+0x5c1c>
   16a7c:	ldr	r5, [r8, #28]
   16a80:	mov	r0, r5
   16a84:	bl	17014 <fputs@plt+0x5c2c>
   16a88:	cmp	r0, #0
   16a8c:	bne	16ff8 <fputs@plt+0x5c10>
   16a90:	ldr	r6, [r8, #24]
   16a94:	mov	r0, r6
   16a98:	bl	13b28 <fputs@plt+0x2740>
   16a9c:	str	r0, [sp, #40]	; 0x28
   16aa0:	ldr	r5, [r8, #4]
   16aa4:	mov	r0, r5
   16aa8:	bl	13b28 <fputs@plt+0x2740>
   16aac:	str	r0, [sp, #28]
   16ab0:	ldr	r0, [r8]
   16ab4:	cmp	r0, #0
   16ab8:	beq	16ad4 <fputs@plt+0x56ec>
   16abc:	ldr	r0, [r6, #4]
   16ac0:	ldrb	r0, [r0, #20]
   16ac4:	cmp	r0, #2
   16ac8:	bne	16ad4 <fputs@plt+0x56ec>
   16acc:	mov	r5, #5
   16ad0:	b	16b2c <fputs@plt+0x5744>
   16ad4:	ldr	r0, [r8, #12]
   16ad8:	cmp	r0, #0
   16adc:	beq	16b14 <fputs@plt+0x572c>
   16ae0:	ldr	r6, [r8, #24]
   16ae4:	mov	r0, r6
   16ae8:	bl	1733c <fputs@plt+0x5f54>
   16aec:	mov	r1, #0
   16af0:	cmp	r0, #0
   16af4:	mov	r5, #0
   16af8:	bne	16b30 <fputs@plt+0x5748>
   16afc:	mov	r0, r6
   16b00:	mov	r1, #0
   16b04:	bl	17038 <fputs@plt+0x5c50>
   16b08:	mov	r5, r0
   16b0c:	mov	r1, #1
   16b10:	b	16b30 <fputs@plt+0x5748>
   16b14:	mov	r0, r5
   16b18:	mov	r1, #2
   16b1c:	bl	17038 <fputs@plt+0x5c50>
   16b20:	cmp	r0, #0
   16b24:	beq	16f60 <fputs@plt+0x5b78>
   16b28:	mov	r5, r0
   16b2c:	mov	r1, #0
   16b30:	str	r1, [sp, #32]
   16b34:	ldr	r4, [r8, #24]
   16b38:	mov	r0, r4
   16b3c:	bl	1734c <fputs@plt+0x5f64>
   16b40:	mov	r6, r0
   16b44:	ldr	r9, [r8, #4]
   16b48:	mov	r0, r9
   16b4c:	bl	1734c <fputs@plt+0x5f64>
   16b50:	str	r6, [sp, #36]	; 0x24
   16b54:	str	r0, [sp, #24]
   16b58:	subs	r6, r6, r0
   16b5c:	movwne	r6, #1
   16b60:	mov	r0, r9
   16b64:	bl	13b28 <fputs@plt+0x2740>
   16b68:	bl	17358 <fputs@plt+0x5f70>
   16b6c:	str	r0, [sp, #20]
   16b70:	eor	r0, r0, #5
   16b74:	orrs	r0, r5, r0
   16b78:	lsleq	r5, r6, #3
   16b7c:	mov	r0, r4
   16b80:	bl	17360 <fputs@plt+0x5f78>
   16b84:	mov	r9, r0
   16b88:	cmp	r7, #0
   16b8c:	beq	16c5c <fputs@plt+0x5874>
   16b90:	movw	r4, #41896	; 0xa3a8
   16b94:	movt	r4, #9
   16b98:	sub	r6, fp, #32
   16b9c:	cmp	r5, #0
   16ba0:	beq	16bc4 <fputs@plt+0x57dc>
   16ba4:	b	16c5c <fputs@plt+0x5874>
   16ba8:	ldr	r0, [r8, #16]
   16bac:	add	r0, r0, #1
   16bb0:	str	r0, [r8, #16]
   16bb4:	subs	r7, r7, #1
   16bb8:	beq	16c5c <fputs@plt+0x5874>
   16bbc:	cmp	r5, #0
   16bc0:	bne	16c5c <fputs@plt+0x5874>
   16bc4:	ldr	sl, [r8, #16]
   16bc8:	cmp	sl, r9
   16bcc:	bhi	16c5c <fputs@plt+0x5874>
   16bd0:	ldr	r0, [r4]
   16bd4:	ldr	r1, [r8, #24]
   16bd8:	ldr	r1, [r1, #4]
   16bdc:	ldr	r1, [r1, #32]
   16be0:	udiv	r0, r0, r1
   16be4:	add	r0, r0, #1
   16be8:	mov	r5, #0
   16bec:	cmp	sl, r0
   16bf0:	beq	16ba8 <fputs@plt+0x57c0>
   16bf4:	ldr	r0, [sp, #40]	; 0x28
   16bf8:	mov	r1, sl
   16bfc:	mov	r2, r6
   16c00:	mov	r3, #2
   16c04:	bl	17368 <fputs@plt+0x5f80>
   16c08:	mov	r5, r0
   16c0c:	cmp	r0, #0
   16c10:	bne	16ba8 <fputs@plt+0x57c0>
   16c14:	mov	r4, r9
   16c18:	mov	r9, r6
   16c1c:	ldr	r6, [fp, #-32]	; 0xffffffe0
   16c20:	mov	r0, r6
   16c24:	bl	178cc <fputs@plt+0x64e4>
   16c28:	mov	r2, r0
   16c2c:	mov	r0, r8
   16c30:	mov	r1, sl
   16c34:	mov	r3, #0
   16c38:	bl	176f0 <fputs@plt+0x6308>
   16c3c:	mov	r5, r0
   16c40:	mov	r0, r6
   16c44:	mov	r6, r9
   16c48:	mov	r9, r4
   16c4c:	movw	r4, #41896	; 0xa3a8
   16c50:	movt	r4, #9
   16c54:	bl	178d4 <fputs@plt+0x64ec>
   16c58:	b	16ba8 <fputs@plt+0x57c0>
   16c5c:	cmp	r5, #101	; 0x65
   16c60:	beq	16c84 <fputs@plt+0x589c>
   16c64:	cmp	r5, #0
   16c68:	bne	16fc4 <fputs@plt+0x5bdc>
   16c6c:	ldr	r0, [r8, #16]
   16c70:	subs	r0, r9, r0
   16c74:	add	r0, r0, #1
   16c78:	str	r0, [r8, #32]
   16c7c:	str	r9, [r8, #36]	; 0x24
   16c80:	bcs	16f44 <fputs@plt+0x5b5c>
   16c84:	cmp	r9, #0
   16c88:	bne	16ca8 <fputs@plt+0x58c0>
   16c8c:	ldr	r0, [r8, #4]
   16c90:	bl	17910 <fputs@plt+0x6528>
   16c94:	mov	r9, #1
   16c98:	cmp	r0, #101	; 0x65
   16c9c:	movne	r5, r0
   16ca0:	cmpne	r0, #0
   16ca4:	bne	16fc4 <fputs@plt+0x5bdc>
   16ca8:	ldmib	r8, {r0, r1}
   16cac:	add	r2, r1, #1
   16cb0:	mov	r1, #1
   16cb4:	bl	17934 <fputs@plt+0x654c>
   16cb8:	mov	r5, r0
   16cbc:	cmp	r0, #0
   16cc0:	bne	16fc4 <fputs@plt+0x5bdc>
   16cc4:	ldr	r0, [r8]
   16cc8:	cmp	r0, #0
   16ccc:	blne	17990 <fputs@plt+0x65a8>
   16cd0:	ldr	r0, [sp, #20]
   16cd4:	cmp	r0, #5
   16cd8:	bne	16cf4 <fputs@plt+0x590c>
   16cdc:	ldr	r0, [r8, #4]
   16ce0:	mov	r1, #2
   16ce4:	bl	179f4 <fputs@plt+0x660c>
   16ce8:	mov	r5, r0
   16cec:	cmp	r0, #0
   16cf0:	bne	16fc4 <fputs@plt+0x5bdc>
   16cf4:	ldr	r0, [sp, #36]	; 0x24
   16cf8:	ldr	sl, [sp, #24]
   16cfc:	cmp	r0, sl
   16d00:	bge	16f7c <fputs@plt+0x5b94>
   16d04:	mov	r4, r9
   16d08:	movw	r9, #41896	; 0xa3a8
   16d0c:	movt	r9, #9
   16d10:	ldr	r2, [r9]
   16d14:	str	r2, [sp, #16]
   16d18:	mov	r5, r0
   16d1c:	ldr	r0, [r8, #4]
   16d20:	ldr	r0, [r0, #4]
   16d24:	ldr	r6, [r0, #32]
   16d28:	ldr	r7, [sp, #28]
   16d2c:	mov	r0, r7
   16d30:	bl	17a98 <fputs@plt+0x66b0>
   16d34:	str	r0, [sp, #20]
   16d38:	sub	r1, fp, #32
   16d3c:	mov	r0, r7
   16d40:	bl	17aa0 <fputs@plt+0x66b8>
   16d44:	sdiv	r0, sl, r5
   16d48:	add	r1, r4, r0
   16d4c:	sub	r1, r1, #1
   16d50:	sdiv	r7, r1, r0
   16d54:	ldr	r0, [sp, #16]
   16d58:	udiv	r0, r0, r6
   16d5c:	add	r0, r0, #1
   16d60:	cmp	r7, r0
   16d64:	subeq	r7, r7, #1
   16d68:	smull	sl, r4, r4, r5
   16d6c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16d70:	cmp	r7, r0
   16d74:	str	r4, [sp, #16]
   16d78:	str	sl, [sp, #12]
   16d7c:	bhi	16e08 <fputs@plt+0x5a20>
   16d80:	ldr	sl, [fp, #-32]	; 0xffffffe0
   16d84:	sub	r4, fp, #36	; 0x24
   16d88:	ldr	r0, [r9]
   16d8c:	ldr	r1, [r8, #4]
   16d90:	ldr	r1, [r1, #4]
   16d94:	ldr	r1, [r1, #32]
   16d98:	udiv	r0, r0, r1
   16d9c:	add	r0, r0, #1
   16da0:	cmp	r7, r0
   16da4:	mov	r5, #0
   16da8:	beq	16de4 <fputs@plt+0x59fc>
   16dac:	ldr	r0, [sp, #28]
   16db0:	mov	r1, r7
   16db4:	mov	r2, r4
   16db8:	mov	r3, #0
   16dbc:	bl	17368 <fputs@plt+0x5f80>
   16dc0:	mov	r5, r0
   16dc4:	cmp	r0, #0
   16dc8:	bne	16de4 <fputs@plt+0x59fc>
   16dcc:	ldr	r6, [fp, #-36]	; 0xffffffdc
   16dd0:	mov	r0, r6
   16dd4:	bl	17aac <fputs@plt+0x66c4>
   16dd8:	mov	r5, r0
   16ddc:	mov	r0, r6
   16de0:	bl	178d4 <fputs@plt+0x64ec>
   16de4:	add	r7, r7, #1
   16de8:	cmp	r7, sl
   16dec:	bhi	16df8 <fputs@plt+0x5a10>
   16df0:	cmp	r5, #0
   16df4:	beq	16d88 <fputs@plt+0x59a0>
   16df8:	cmp	r5, #0
   16dfc:	ldr	r4, [sp, #16]
   16e00:	ldr	sl, [sp, #12]
   16e04:	bne	16e1c <fputs@plt+0x5a34>
   16e08:	ldr	r0, [sp, #28]
   16e0c:	mov	r1, #0
   16e10:	mov	r2, #1
   16e14:	bl	17b14 <fputs@plt+0x672c>
   16e18:	mov	r5, r0
   16e1c:	ldr	r0, [r9]
   16e20:	ldr	r1, [sp, #24]
   16e24:	add	r6, r0, r1
   16e28:	mov	r1, #0
   16e2c:	subs	r2, r6, sl
   16e30:	rscs	r2, r4, r6, asr #31
   16e34:	movwlt	r1, #1
   16e38:	cmp	r1, #0
   16e3c:	mov	r2, r4
   16e40:	asrne	r2, r6, #31
   16e44:	moveq	r6, sl
   16e48:	ldr	r1, [sp, #36]	; 0x24
   16e4c:	add	r7, r0, r1
   16e50:	clz	r0, r5
   16e54:	lsr	r0, r0, #5
   16e58:	subs	r1, r7, r6
   16e5c:	str	r2, [sp, #24]
   16e60:	rscs	r1, r2, r7, asr #31
   16e64:	bge	16f10 <fputs@plt+0x5b28>
   16e68:	cmp	r5, #0
   16e6c:	bne	16f10 <fputs@plt+0x5b28>
   16e70:	asr	r4, r7, #31
   16e74:	ldr	r0, [sp, #36]	; 0x24
   16e78:	asr	r9, r0, #31
   16e7c:	ldr	sl, [sp, #36]	; 0x24
   16e80:	mov	r0, #0
   16e84:	str	r0, [fp, #-36]	; 0xffffffdc
   16e88:	mov	r0, r7
   16e8c:	mov	r1, r4
   16e90:	mov	r2, sl
   16e94:	mov	r3, r9
   16e98:	bl	7e668 <fputs@plt+0x6d280>
   16e9c:	add	r1, r0, #1
   16ea0:	ldr	r0, [sp, #40]	; 0x28
   16ea4:	sub	r2, fp, #36	; 0x24
   16ea8:	mov	r3, #0
   16eac:	bl	17368 <fputs@plt+0x5f80>
   16eb0:	mov	r5, r0
   16eb4:	cmp	r0, #0
   16eb8:	bne	16ee0 <fputs@plt+0x5af8>
   16ebc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   16ec0:	bl	178cc <fputs@plt+0x64e4>
   16ec4:	mov	r1, r0
   16ec8:	str	r7, [sp]
   16ecc:	str	r4, [sp, #4]
   16ed0:	ldr	r0, [sp, #20]
   16ed4:	mov	r2, sl
   16ed8:	bl	17cd8 <fputs@plt+0x68f0>
   16edc:	mov	r5, r0
   16ee0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   16ee4:	bl	178d4 <fputs@plt+0x64ec>
   16ee8:	adds	r7, r7, sl
   16eec:	adc	r4, r4, sl, asr #31
   16ef0:	clz	r0, r5
   16ef4:	lsr	r0, r0, #5
   16ef8:	subs	r1, r7, r6
   16efc:	ldr	r1, [sp, #24]
   16f00:	sbcs	r1, r4, r1
   16f04:	bge	16f10 <fputs@plt+0x5b28>
   16f08:	cmp	r5, #0
   16f0c:	beq	16e80 <fputs@plt+0x5a98>
   16f10:	cmp	r0, #0
   16f14:	beq	16fa4 <fputs@plt+0x5bbc>
   16f18:	ldr	r0, [sp, #20]
   16f1c:	ldr	r2, [sp, #12]
   16f20:	ldr	r3, [sp, #16]
   16f24:	bl	17ce4 <fputs@plt+0x68fc>
   16f28:	mov	r5, r0
   16f2c:	cmp	r0, #0
   16f30:	bne	16fa4 <fputs@plt+0x5bbc>
   16f34:	ldr	r0, [sp, #28]
   16f38:	mov	r1, #0
   16f3c:	bl	17d38 <fputs@plt+0x6950>
   16f40:	b	16fa0 <fputs@plt+0x5bb8>
   16f44:	ldr	r0, [r8, #40]	; 0x28
   16f48:	mov	r5, #0
   16f4c:	cmp	r0, #0
   16f50:	bne	16fc4 <fputs@plt+0x5bdc>
   16f54:	mov	r0, r8
   16f58:	bl	178e0 <fputs@plt+0x64f8>
   16f5c:	b	16fc4 <fputs@plt+0x5bdc>
   16f60:	mov	r0, #1
   16f64:	str	r0, [r8, #12]
   16f68:	ldr	r0, [r8, #4]
   16f6c:	add	r2, r8, #8
   16f70:	mov	r1, #1
   16f74:	bl	172e4 <fputs@plt+0x5efc>
   16f78:	b	16ae0 <fputs@plt+0x56f8>
   16f7c:	sdiv	r0, r0, sl
   16f80:	mul	r1, r0, r9
   16f84:	ldr	r5, [sp, #28]
   16f88:	mov	r0, r5
   16f8c:	bl	17d90 <fputs@plt+0x69a8>
   16f90:	mov	r0, r5
   16f94:	mov	r1, #0
   16f98:	mov	r2, #0
   16f9c:	bl	17b14 <fputs@plt+0x672c>
   16fa0:	mov	r5, r0
   16fa4:	cmp	r5, #0
   16fa8:	bne	16fc4 <fputs@plt+0x5bdc>
   16fac:	ldr	r0, [r8, #4]
   16fb0:	mov	r1, #0
   16fb4:	bl	17d98 <fputs@plt+0x69b0>
   16fb8:	mov	r5, r0
   16fbc:	cmp	r0, #0
   16fc0:	movweq	r5, #101	; 0x65
   16fc4:	ldr	r0, [sp, #32]
   16fc8:	cmp	r0, #0
   16fcc:	beq	16fe8 <fputs@plt+0x5c00>
   16fd0:	ldr	r0, [r8, #24]
   16fd4:	mov	r1, #0
   16fd8:	bl	17e14 <fputs@plt+0x6a2c>
   16fdc:	ldr	r0, [r8, #24]
   16fe0:	mov	r1, #0
   16fe4:	bl	17d98 <fputs@plt+0x69b0>
   16fe8:	movw	r0, #3082	; 0xc0a
   16fec:	cmp	r5, r0
   16ff0:	movweq	r5, #7
   16ff4:	str	r5, [r8, #28]
   16ff8:	mov	r0, r5
   16ffc:	sub	sp, fp, #28
   17000:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17004:	ldr	r1, [r0]
   17008:	ldr	r0, [r0, #4]
   1700c:	str	r1, [r0, #4]
   17010:	bx	lr
   17014:	mov	r1, r0
   17018:	mov	r0, #0
   1701c:	cmp	r1, #0
   17020:	cmpne	r1, #5
   17024:	bne	1702c <fputs@plt+0x5c44>
   17028:	bx	lr
   1702c:	subs	r0, r1, #6
   17030:	movwne	r0, #1
   17034:	bx	lr
   17038:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1703c:	add	fp, sp, #24
   17040:	mov	r9, r1
   17044:	mov	r4, r0
   17048:	ldr	r5, [r0, #4]
   1704c:	bl	17004 <fputs@plt+0x5c1c>
   17050:	ldrb	r0, [r4, #8]
   17054:	cmp	r0, #2
   17058:	bne	17078 <fputs@plt+0x5c90>
   1705c:	cmp	r9, #0
   17060:	beq	172d8 <fputs@plt+0x5ef0>
   17064:	ldr	r0, [r5]
   17068:	ldr	r1, [r4]
   1706c:	ldr	r1, [r1, #432]	; 0x1b0
   17070:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   17074:	b	2bf2c <fputs@plt+0x1ab44>
   17078:	cmp	r9, #0
   1707c:	moveq	r7, #0
   17080:	cmpeq	r0, #1
   17084:	beq	172dc <fputs@plt+0x5ef4>
   17088:	ldrh	r0, [r5, #22]
   1708c:	cmp	r9, #0
   17090:	beq	170a0 <fputs@plt+0x5cb8>
   17094:	ands	r1, r0, #1
   17098:	mov	r7, #8
   1709c:	bne	172dc <fputs@plt+0x5ef4>
   170a0:	cmp	r9, #0
   170a4:	beq	170b4 <fputs@plt+0x5ccc>
   170a8:	ldrb	r1, [r5, #20]
   170ac:	cmp	r1, #2
   170b0:	beq	170ec <fputs@plt+0x5d04>
   170b4:	tst	r0, #64	; 0x40
   170b8:	bne	170ec <fputs@plt+0x5d04>
   170bc:	cmp	r9, #2
   170c0:	blt	17100 <fputs@plt+0x5d18>
   170c4:	ldr	r0, [r5, #72]	; 0x48
   170c8:	cmp	r0, #0
   170cc:	beq	17100 <fputs@plt+0x5d18>
   170d0:	ldr	r1, [r0]
   170d4:	cmp	r1, r4
   170d8:	bne	170f0 <fputs@plt+0x5d08>
   170dc:	ldr	r0, [r0, #12]
   170e0:	cmp	r0, #0
   170e4:	bne	170d0 <fputs@plt+0x5ce8>
   170e8:	b	17100 <fputs@plt+0x5d18>
   170ec:	ldr	r1, [r5, #76]	; 0x4c
   170f0:	ldr	r0, [r1]
   170f4:	movw	r7, #262	; 0x106
   170f8:	cmp	r0, #0
   170fc:	bne	172dc <fputs@plt+0x5ef4>
   17100:	mov	r0, r4
   17104:	mov	r1, #1
   17108:	mov	r2, #1
   1710c:	bl	2b9c4 <fputs@plt+0x1a5dc>
   17110:	mov	r7, r0
   17114:	cmp	r0, #0
   17118:	bne	172dc <fputs@plt+0x5ef4>
   1711c:	ldrh	r0, [r5, #22]
   17120:	bic	r1, r0, #8
   17124:	strh	r1, [r5, #22]
   17128:	ldr	r1, [r5, #44]	; 0x2c
   1712c:	cmp	r1, #0
   17130:	orreq	r0, r0, #8
   17134:	strheq	r0, [r5, #22]
   17138:	mov	r7, #0
   1713c:	cmp	r9, #1
   17140:	mov	r8, #0
   17144:	movwgt	r8, #1
   17148:	ldr	r0, [r5, #12]
   1714c:	cmp	r0, #0
   17150:	bne	17174 <fputs@plt+0x5d8c>
   17154:	mov	r0, r5
   17158:	bl	2ba64 <fputs@plt+0x1a67c>
   1715c:	cmp	r0, #0
   17160:	bne	171d8 <fputs@plt+0x5df0>
   17164:	ldr	r0, [r5, #12]
   17168:	cmp	r0, #0
   1716c:	beq	17154 <fputs@plt+0x5d6c>
   17170:	mov	r7, #0
   17174:	cmp	r9, #0
   17178:	beq	171c8 <fputs@plt+0x5de0>
   1717c:	cmp	r7, #0
   17180:	bne	171c8 <fputs@plt+0x5de0>
   17184:	ldrb	r0, [r5, #22]
   17188:	mov	r7, #8
   1718c:	tst	r0, #1
   17190:	bne	171dc <fputs@plt+0x5df4>
   17194:	ldr	r7, [r5]
   17198:	ldr	r0, [r4]
   1719c:	bl	23ff0 <fputs@plt+0x12c08>
   171a0:	mov	r2, r0
   171a4:	mov	r0, r7
   171a8:	mov	r1, r8
   171ac:	bl	2bd28 <fputs@plt+0x1a940>
   171b0:	mov	r7, r0
   171b4:	cmp	r0, #0
   171b8:	bne	171dc <fputs@plt+0x5df4>
   171bc:	mov	r0, r5
   171c0:	bl	2be08 <fputs@plt+0x1aa20>
   171c4:	mov	r7, r0
   171c8:	mov	r6, #0
   171cc:	cmp	r7, #0
   171d0:	bne	171e4 <fputs@plt+0x5dfc>
   171d4:	b	17218 <fputs@plt+0x5e30>
   171d8:	mov	r7, r0
   171dc:	clz	r0, r7
   171e0:	lsr	r6, r0, #5
   171e4:	mov	r0, r5
   171e8:	bl	2bf00 <fputs@plt+0x1ab18>
   171ec:	uxtb	r0, r7
   171f0:	cmp	r0, #5
   171f4:	ldrbeq	r0, [r5, #20]
   171f8:	cmpeq	r0, #0
   171fc:	bne	17210 <fputs@plt+0x5e28>
   17200:	mov	r0, r5
   17204:	bl	246e4 <fputs@plt+0x132fc>
   17208:	cmp	r0, #0
   1720c:	bne	17148 <fputs@plt+0x5d60>
   17210:	cmp	r6, #0
   17214:	beq	172dc <fputs@plt+0x5ef4>
   17218:	ldrb	r0, [r4, #8]
   1721c:	cmp	r0, #0
   17220:	bne	17254 <fputs@plt+0x5e6c>
   17224:	ldr	r0, [r5, #40]	; 0x28
   17228:	add	r0, r0, #1
   1722c:	str	r0, [r5, #40]	; 0x28
   17230:	ldrb	r0, [r4, #9]
   17234:	cmp	r0, #0
   17238:	beq	17254 <fputs@plt+0x5e6c>
   1723c:	mov	r0, #1
   17240:	strb	r0, [r4, #40]	; 0x28
   17244:	ldr	r0, [r5, #72]	; 0x48
   17248:	str	r0, [r4, #44]	; 0x2c
   1724c:	add	r0, r4, #32
   17250:	str	r0, [r5, #72]	; 0x48
   17254:	mov	r0, #1
   17258:	cmp	r9, #0
   1725c:	movwne	r0, #2
   17260:	strb	r0, [r4, #8]
   17264:	ldrb	r1, [r5, #20]
   17268:	cmp	r0, r1
   1726c:	strbhi	r0, [r5, #20]
   17270:	cmp	r9, #0
   17274:	beq	172d8 <fputs@plt+0x5ef0>
   17278:	str	r4, [r5, #76]	; 0x4c
   1727c:	ldrh	r0, [r5, #22]
   17280:	bic	r1, r0, #32
   17284:	cmp	r9, #1
   17288:	orrgt	r1, r0, #32
   1728c:	strh	r1, [r5, #22]
   17290:	ldr	r6, [r5, #12]
   17294:	ldr	r7, [r5, #44]	; 0x2c
   17298:	ldr	r0, [r6, #56]	; 0x38
   1729c:	add	r0, r0, #28
   172a0:	bl	246f8 <fputs@plt+0x13310>
   172a4:	cmp	r7, r0
   172a8:	beq	1705c <fputs@plt+0x5c74>
   172ac:	ldr	r0, [r6, #72]	; 0x48
   172b0:	bl	17aac <fputs@plt+0x66c4>
   172b4:	mov	r7, r0
   172b8:	cmp	r0, #0
   172bc:	bne	172dc <fputs@plt+0x5ef4>
   172c0:	ldr	r1, [r5, #44]	; 0x2c
   172c4:	ldr	r0, [r6, #56]	; 0x38
   172c8:	add	r0, r0, #28
   172cc:	bl	25950 <fputs@plt+0x14568>
   172d0:	cmp	r9, #0
   172d4:	bne	17064 <fputs@plt+0x5c7c>
   172d8:	mov	r7, #0
   172dc:	mov	r0, r7
   172e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   172e4:	push	{r4, r5, r6, r7, fp, lr}
   172e8:	add	fp, sp, #16
   172ec:	mov	r4, r2
   172f0:	mov	r6, r1
   172f4:	mov	r5, r0
   172f8:	ldr	r7, [r0, #4]
   172fc:	bl	17004 <fputs@plt+0x5c1c>
   17300:	cmp	r6, #15
   17304:	bne	17320 <fputs@plt+0x5f38>
   17308:	ldr	r0, [r7]
   1730c:	bl	2cc2c <fputs@plt+0x1b844>
   17310:	ldr	r1, [r5, #20]
   17314:	add	r0, r1, r0
   17318:	str	r0, [r4]
   1731c:	pop	{r4, r5, r6, r7, fp, pc}
   17320:	ldr	r0, [r7, #12]
   17324:	ldr	r0, [r0, #56]	; 0x38
   17328:	add	r0, r0, r6, lsl #2
   1732c:	add	r0, r0, #36	; 0x24
   17330:	bl	246f8 <fputs@plt+0x13310>
   17334:	str	r0, [r4]
   17338:	pop	{r4, r5, r6, r7, fp, pc}
   1733c:	ldrb	r0, [r0, #8]
   17340:	cmp	r0, #0
   17344:	movwne	r0, #1
   17348:	bx	lr
   1734c:	ldr	r0, [r0, #4]
   17350:	ldr	r0, [r0, #32]
   17354:	bx	lr
   17358:	ldrb	r0, [r0, #5]
   1735c:	bx	lr
   17360:	ldr	r0, [r0, #4]
   17364:	b	2cc34 <fputs@plt+0x1b84c>
   17368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1736c:	add	fp, sp, #28
   17370:	sub	sp, sp, #20
   17374:	mov	r9, r3
   17378:	mov	r8, r2
   1737c:	mov	r6, r1
   17380:	mov	r4, r0
   17384:	mov	r7, #0
   17388:	str	r7, [sp, #16]
   1738c:	str	r7, [sp, #12]
   17390:	cmp	r1, #2
   17394:	bcc	173b8 <fputs@plt+0x5fd0>
   17398:	ldrb	r0, [r4, #23]
   1739c:	cmp	r0, #0
   173a0:	beq	173c0 <fputs@plt+0x5fd8>
   173a4:	ldrb	r0, [r4, #17]
   173a8:	mov	r7, #1
   173ac:	cmp	r0, #1
   173b0:	ubfxne	r7, r9, #1, #1
   173b4:	b	173c0 <fputs@plt+0x5fd8>
   173b8:	cmp	r6, #0
   173bc:	beq	17490 <fputs@plt+0x60a8>
   173c0:	ldr	r5, [r4, #44]	; 0x2c
   173c4:	cmp	r5, #0
   173c8:	beq	173d8 <fputs@plt+0x5ff0>
   173cc:	mov	r0, #0
   173d0:	str	r0, [sp, #16]
   173d4:	b	175f0 <fputs@plt+0x6208>
   173d8:	cmp	r7, #0
   173dc:	beq	17508 <fputs@plt+0x6120>
   173e0:	mov	r0, r4
   173e4:	bl	24c74 <fputs@plt+0x1388c>
   173e8:	cmp	r0, #0
   173ec:	beq	1740c <fputs@plt+0x6024>
   173f0:	ldr	r0, [r4, #216]	; 0xd8
   173f4:	add	r2, sp, #12
   173f8:	mov	r1, r6
   173fc:	bl	26304 <fputs@plt+0x14f1c>
   17400:	mov	r5, r0
   17404:	cmp	r0, #0
   17408:	bne	175e0 <fputs@plt+0x61f8>
   1740c:	eor	r0, r7, #1
   17410:	ldr	r1, [sp, #12]
   17414:	cmp	r1, #0
   17418:	movwne	r1, #1
   1741c:	orrs	r0, r0, r1
   17420:	bne	17508 <fputs@plt+0x6120>
   17424:	mov	r0, #0
   17428:	str	r0, [sp, #8]
   1742c:	ldr	r0, [r4, #64]	; 0x40
   17430:	ldr	r1, [r4, #160]	; 0xa0
   17434:	add	r2, sp, #8
   17438:	stm	sp, {r1, r2}
   1743c:	sub	sl, r6, #1
   17440:	umull	r2, r3, r1, sl
   17444:	asr	r1, r1, #31
   17448:	mla	r3, r1, sl, r3
   1744c:	bl	2cc3c <fputs@plt+0x1b854>
   17450:	mov	r5, r0
   17454:	cmp	r0, #0
   17458:	bne	17500 <fputs@plt+0x6118>
   1745c:	ldr	r0, [sp, #8]
   17460:	cmp	r0, #0
   17464:	beq	17500 <fputs@plt+0x6118>
   17468:	ldrb	r0, [r4, #17]
   1746c:	cmp	r0, #2
   17470:	bcc	174a0 <fputs@plt+0x60b8>
   17474:	mov	r0, r4
   17478:	mov	r1, r6
   1747c:	bl	2ad38 <fputs@plt+0x19950>
   17480:	str	r0, [sp, #16]
   17484:	cmp	r0, #0
   17488:	bne	174ac <fputs@plt+0x60c4>
   1748c:	b	174d4 <fputs@plt+0x60ec>
   17490:	movw	r0, #49316	; 0xc0a4
   17494:	bl	27628 <fputs@plt+0x16240>
   17498:	mov	r5, r0
   1749c:	b	17600 <fputs@plt+0x6218>
   174a0:	ldr	r0, [sp, #16]
   174a4:	cmp	r0, #0
   174a8:	beq	174d4 <fputs@plt+0x60ec>
   174ac:	ldr	r0, [r4, #64]	; 0x40
   174b0:	ldr	r1, [r4, #160]	; 0xa0
   174b4:	ldr	r2, [sp, #8]
   174b8:	str	r2, [sp]
   174bc:	umull	r2, r3, r1, sl
   174c0:	asr	r1, r1, #31
   174c4:	mla	r3, r1, sl, r3
   174c8:	bl	28e8c <fputs@plt+0x17aa4>
   174cc:	mov	r5, #0
   174d0:	b	174ec <fputs@plt+0x6104>
   174d4:	ldr	r2, [sp, #8]
   174d8:	add	r3, sp, #16
   174dc:	mov	r0, r4
   174e0:	mov	r1, r6
   174e4:	bl	2cc48 <fputs@plt+0x1b860>
   174e8:	mov	r5, r0
   174ec:	ldr	r0, [sp, #16]
   174f0:	cmp	r0, #0
   174f4:	beq	17500 <fputs@plt+0x6118>
   174f8:	str	r0, [r8]
   174fc:	b	17564 <fputs@plt+0x617c>
   17500:	cmp	r5, #0
   17504:	bne	175e0 <fputs@plt+0x61f8>
   17508:	ldr	r0, [r4, #212]	; 0xd4
   1750c:	mov	r1, r6
   17510:	mov	r2, #3
   17514:	bl	2aeb4 <fputs@plt+0x19acc>
   17518:	str	r0, [sp, #8]
   1751c:	cmp	r0, #0
   17520:	beq	1756c <fputs@plt+0x6184>
   17524:	and	sl, r9, #1
   17528:	ldr	r0, [r4, #212]	; 0xd4
   1752c:	ldr	r2, [sp, #8]
   17530:	mov	r1, r6
   17534:	bl	2aed0 <fputs@plt+0x19ae8>
   17538:	mov	r9, r0
   1753c:	str	r0, [r8]
   17540:	str	r0, [sp, #16]
   17544:	cmp	sl, #0
   17548:	bne	175a8 <fputs@plt+0x61c0>
   1754c:	ldr	r0, [r9, #16]
   17550:	cmp	r0, #0
   17554:	beq	175a8 <fputs@plt+0x61c0>
   17558:	ldr	r0, [r4, #192]	; 0xc0
   1755c:	add	r0, r0, #1
   17560:	str	r0, [r4, #192]	; 0xc0
   17564:	mov	r5, #0
   17568:	b	17600 <fputs@plt+0x6218>
   1756c:	ldr	r0, [r4, #212]	; 0xd4
   17570:	add	r2, sp, #8
   17574:	mov	r1, r6
   17578:	bl	2cd1c <fputs@plt+0x1b934>
   1757c:	mov	r5, r0
   17580:	cmp	r0, #0
   17584:	bne	175e0 <fputs@plt+0x61f8>
   17588:	ldr	r0, [sp, #8]
   1758c:	cmp	r0, #0
   17590:	bne	17524 <fputs@plt+0x613c>
   17594:	mov	r0, #0
   17598:	str	r0, [r8]
   1759c:	str	r0, [sp, #16]
   175a0:	mov	r5, #7
   175a4:	b	175e0 <fputs@plt+0x61f8>
   175a8:	str	r4, [r9, #16]
   175ac:	cmp	r6, #0
   175b0:	bmi	175d4 <fputs@plt+0x61ec>
   175b4:	ldr	r0, [r4, #160]	; 0xa0
   175b8:	movw	r1, #41896	; 0xa3a8
   175bc:	movt	r1, #9
   175c0:	ldr	r1, [r1]
   175c4:	sdiv	r0, r1, r0
   175c8:	add	r0, r0, #1
   175cc:	cmp	r0, r6
   175d0:	bne	1760c <fputs@plt+0x6224>
   175d4:	movw	r0, #49405	; 0xc0fd
   175d8:	bl	27628 <fputs@plt+0x16240>
   175dc:	mov	r5, r0
   175e0:	ldr	r0, [sp, #16]
   175e4:	cmp	r0, #0
   175e8:	beq	175f0 <fputs@plt+0x6208>
   175ec:	bl	2ad78 <fputs@plt+0x19990>
   175f0:	mov	r0, r4
   175f4:	bl	2b080 <fputs@plt+0x19c98>
   175f8:	mov	r0, #0
   175fc:	str	r0, [r8]
   17600:	mov	r0, r5
   17604:	sub	sp, fp, #28
   17608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1760c:	ldrb	r0, [r4, #16]
   17610:	cmp	r0, #0
   17614:	cmpeq	sl, #0
   17618:	beq	17678 <fputs@plt+0x6290>
   1761c:	ldr	r0, [r4, #164]	; 0xa4
   17620:	mov	r5, #13
   17624:	cmp	r0, r6
   17628:	bcc	175e0 <fputs@plt+0x61f8>
   1762c:	cmp	sl, #0
   17630:	beq	17660 <fputs@plt+0x6278>
   17634:	bl	277c4 <fputs@plt+0x163dc>
   17638:	ldr	r0, [r4, #32]
   1763c:	cmp	r0, r6
   17640:	bcc	17650 <fputs@plt+0x6268>
   17644:	ldr	r0, [r4, #60]	; 0x3c
   17648:	mov	r1, r6
   1764c:	bl	2595c <fputs@plt+0x14574>
   17650:	mov	r0, r4
   17654:	mov	r1, r6
   17658:	bl	253e8 <fputs@plt+0x14000>
   1765c:	bl	277e8 <fputs@plt+0x16400>
   17660:	ldr	r2, [r4, #160]	; 0xa0
   17664:	ldr	r0, [r9, #4]
   17668:	mov	r5, #0
   1766c:	mov	r1, #0
   17670:	bl	1119c <memset@plt>
   17674:	b	17600 <fputs@plt+0x6218>
   17678:	ldr	r0, [r4, #28]
   1767c:	cmp	r0, r6
   17680:	bcc	1761c <fputs@plt+0x6234>
   17684:	ldr	r0, [r4, #64]	; 0x40
   17688:	ldr	r0, [r0]
   1768c:	cmp	r0, #0
   17690:	beq	1761c <fputs@plt+0x6234>
   17694:	mov	r0, r4
   17698:	bl	24c74 <fputs@plt+0x1388c>
   1769c:	cmp	r0, #0
   176a0:	eorsne	r0, r7, #1
   176a4:	bne	176d0 <fputs@plt+0x62e8>
   176a8:	ldr	r0, [r4, #196]	; 0xc4
   176ac:	add	r0, r0, #1
   176b0:	str	r0, [r4, #196]	; 0xc4
   176b4:	ldr	r1, [sp, #12]
   176b8:	mov	r0, r9
   176bc:	bl	2adc8 <fputs@plt+0x199e0>
   176c0:	mov	r5, r0
   176c4:	cmp	r0, #0
   176c8:	bne	175e0 <fputs@plt+0x61f8>
   176cc:	b	17564 <fputs@plt+0x617c>
   176d0:	ldr	r0, [r4, #216]	; 0xd8
   176d4:	add	r2, sp, #12
   176d8:	mov	r1, r6
   176dc:	bl	26304 <fputs@plt+0x14f1c>
   176e0:	mov	r5, r0
   176e4:	cmp	r0, #0
   176e8:	bne	175e0 <fputs@plt+0x61f8>
   176ec:	b	176a8 <fputs@plt+0x62c0>
   176f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   176f4:	add	fp, sp, #28
   176f8:	sub	sp, sp, #44	; 0x2c
   176fc:	str	r3, [sp, #12]
   17700:	str	r2, [sp, #8]
   17704:	mov	r8, r1
   17708:	mov	r6, r0
   1770c:	ldr	r4, [r0, #4]
   17710:	mov	r0, r4
   17714:	bl	13b28 <fputs@plt+0x2740>
   17718:	str	r0, [sp, #28]
   1771c:	ldr	r0, [r6, #24]
   17720:	bl	1734c <fputs@plt+0x5f64>
   17724:	mov	r7, r0
   17728:	mov	r0, r4
   1772c:	bl	1734c <fputs@plt+0x5f64>
   17730:	mov	r5, r0
   17734:	cmp	r7, r0
   17738:	movlt	r0, r7
   1773c:	str	r0, [sp, #4]
   17740:	mov	r4, #0
   17744:	str	r7, [sp, #20]
   17748:	cmp	r7, r5
   1774c:	beq	17764 <fputs@plt+0x637c>
   17750:	ldr	r0, [sp, #28]
   17754:	bl	2ce0c <fputs@plt+0x1ba24>
   17758:	cmp	r0, #0
   1775c:	movwne	r0, #1
   17760:	lsl	r4, r0, #3
   17764:	ldr	r0, [sp, #20]
   17768:	cmp	r0, #1
   1776c:	blt	178c0 <fputs@plt+0x64d8>
   17770:	cmp	r4, #0
   17774:	bne	178c0 <fputs@plt+0x64d8>
   17778:	ldr	r1, [sp, #20]
   1777c:	asr	r2, r1, #31
   17780:	umull	sl, r0, r1, r8
   17784:	str	r2, [sp]
   17788:	mla	r0, r2, r8, r0
   1778c:	subs	r9, sl, r1
   17790:	str	r0, [sp, #36]	; 0x24
   17794:	sbc	r8, r0, r1, asr #31
   17798:	asr	r0, r5, #31
   1779c:	str	r0, [sp, #32]
   177a0:	mov	r0, #0
   177a4:	str	r0, [fp, #-32]	; 0xffffffe0
   177a8:	mov	r0, r9
   177ac:	mov	r1, r8
   177b0:	mov	r2, r5
   177b4:	ldr	r3, [sp, #32]
   177b8:	bl	7e668 <fputs@plt+0x6d280>
   177bc:	mov	r7, r0
   177c0:	movw	r0, #41896	; 0xa3a8
   177c4:	movt	r0, #9
   177c8:	ldr	r0, [r0]
   177cc:	ldr	r1, [r6, #4]
   177d0:	ldr	r1, [r1, #4]
   177d4:	ldr	r1, [r1, #32]
   177d8:	udiv	r0, r0, r1
   177dc:	cmp	r0, r7
   177e0:	mov	r4, #0
   177e4:	beq	178a0 <fputs@plt+0x64b8>
   177e8:	add	r1, r7, #1
   177ec:	ldr	r0, [sp, #28]
   177f0:	sub	r2, fp, #32
   177f4:	mov	r3, #0
   177f8:	bl	17368 <fputs@plt+0x5f80>
   177fc:	mov	r4, r0
   17800:	cmp	r0, #0
   17804:	bne	17898 <fputs@plt+0x64b0>
   17808:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1780c:	str	r0, [sp, #24]
   17810:	bl	17aac <fputs@plt+0x66c4>
   17814:	mov	r4, r0
   17818:	cmp	r0, #0
   1781c:	bne	17898 <fputs@plt+0x64b0>
   17820:	mov	r0, r9
   17824:	mov	r1, r8
   17828:	ldr	r2, [sp, #20]
   1782c:	ldr	r3, [sp]
   17830:	bl	7e668 <fputs@plt+0x6d280>
   17834:	ldr	r0, [sp, #8]
   17838:	add	r0, r0, r2
   1783c:	str	r0, [sp, #16]
   17840:	mls	r7, r7, r5, r9
   17844:	ldr	r4, [sp, #24]
   17848:	mov	r0, r4
   1784c:	bl	178cc <fputs@plt+0x64e4>
   17850:	add	r7, r0, r7
   17854:	mov	r0, r7
   17858:	ldr	r1, [sp, #16]
   1785c:	ldr	r2, [sp, #4]
   17860:	bl	11244 <memcpy@plt>
   17864:	mov	r0, r4
   17868:	bl	27e0c <fputs@plt+0x16a24>
   1786c:	mov	r4, #0
   17870:	strb	r4, [r0]
   17874:	ldr	r0, [sp, #12]
   17878:	cmp	r0, #0
   1787c:	orrseq	r0, r9, r8
   17880:	bne	17898 <fputs@plt+0x64b0>
   17884:	ldr	r0, [r6, #24]
   17888:	bl	17360 <fputs@plt+0x5f78>
   1788c:	mov	r1, r0
   17890:	add	r0, r7, #28
   17894:	bl	25950 <fputs@plt+0x14568>
   17898:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1789c:	bl	178d4 <fputs@plt+0x64ec>
   178a0:	adds	r9, r9, r5
   178a4:	adc	r8, r8, r5, asr #31
   178a8:	subs	r0, r9, sl
   178ac:	ldr	r0, [sp, #36]	; 0x24
   178b0:	sbcs	r0, r8, r0
   178b4:	bge	178c0 <fputs@plt+0x64d8>
   178b8:	cmp	r4, #0
   178bc:	beq	177a0 <fputs@plt+0x63b8>
   178c0:	mov	r0, r4
   178c4:	sub	sp, fp, #28
   178c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   178cc:	ldr	r0, [r0, #4]
   178d0:	bx	lr
   178d4:	cmp	r0, #0
   178d8:	bxeq	lr
   178dc:	b	2ae84 <fputs@plt+0x19a9c>
   178e0:	push	{r4, sl, fp, lr}
   178e4:	add	fp, sp, #8
   178e8:	mov	r4, r0
   178ec:	ldr	r0, [r0, #24]
   178f0:	bl	13b28 <fputs@plt+0x2740>
   178f4:	bl	17f60 <fputs@plt+0x6b78>
   178f8:	ldr	r1, [r0]
   178fc:	str	r1, [r4, #44]	; 0x2c
   17900:	str	r4, [r0]
   17904:	mov	r0, #1
   17908:	str	r0, [r4, #40]	; 0x28
   1790c:	pop	{r4, sl, fp, pc}
   17910:	push	{r4, sl, fp, lr}
   17914:	add	fp, sp, #8
   17918:	mov	r4, r0
   1791c:	bl	17004 <fputs@plt+0x5c1c>
   17920:	ldr	r0, [r4, #4]
   17924:	mov	r1, #0
   17928:	str	r1, [r0, #44]	; 0x2c
   1792c:	pop	{r4, sl, fp, lr}
   17930:	b	2be08 <fputs@plt+0x1aa20>
   17934:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17938:	add	fp, sp, #24
   1793c:	mov	r8, r2
   17940:	mov	r5, r1
   17944:	ldr	r7, [r0, #4]
   17948:	bl	17004 <fputs@plt+0x5c1c>
   1794c:	ldr	r0, [r7, #12]
   17950:	ldr	r4, [r0, #56]	; 0x38
   17954:	ldr	r0, [r0, #72]	; 0x48
   17958:	bl	17aac <fputs@plt+0x66c4>
   1795c:	mov	r6, r0
   17960:	cmp	r0, #0
   17964:	beq	17970 <fputs@plt+0x6588>
   17968:	mov	r0, r6
   1796c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17970:	add	r0, r4, r5, lsl #2
   17974:	add	r0, r0, #36	; 0x24
   17978:	mov	r1, r8
   1797c:	bl	25950 <fputs@plt+0x14568>
   17980:	cmp	r5, #7
   17984:	strbeq	r8, [r7, #18]
   17988:	mov	r0, r6
   1798c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17990:	push	{r4, r5, fp, lr}
   17994:	add	fp, sp, #8
   17998:	mov	r4, r0
   1799c:	bl	13ae4 <fputs@plt+0x26fc>
   179a0:	ldr	r0, [r4, #20]
   179a4:	cmp	r0, #1
   179a8:	blt	179d4 <fputs@plt+0x65ec>
   179ac:	mov	r5, #0
   179b0:	ldr	r0, [r4, #16]
   179b4:	add	r0, r0, r5, lsl #4
   179b8:	ldr	r0, [r0, #12]
   179bc:	cmp	r0, #0
   179c0:	blne	3d804 <fputs@plt+0x2c41c>
   179c4:	ldr	r0, [r4, #20]
   179c8:	add	r5, r5, #1
   179cc:	cmp	r5, r0
   179d0:	blt	179b0 <fputs@plt+0x65c8>
   179d4:	ldr	r0, [r4, #24]
   179d8:	bic	r0, r0, #2
   179dc:	str	r0, [r4, #24]
   179e0:	mov	r0, r4
   179e4:	bl	471bc <fputs@plt+0x35dd4>
   179e8:	mov	r0, r4
   179ec:	pop	{r4, r5, fp, lr}
   179f0:	b	471f8 <fputs@plt+0x35e10>
   179f4:	push	{r4, r5, r6, r7, fp, lr}
   179f8:	add	fp, sp, #16
   179fc:	mov	r4, r1
   17a00:	mov	r5, r0
   17a04:	ldr	r6, [r0, #4]
   17a08:	ldrh	r0, [r6, #22]
   17a0c:	bic	r1, r0, #16
   17a10:	cmp	r4, #1
   17a14:	orreq	r1, r0, #16
   17a18:	strh	r1, [r6, #22]
   17a1c:	mov	r0, r5
   17a20:	mov	r1, #0
   17a24:	bl	17038 <fputs@plt+0x5c50>
   17a28:	cmp	r0, #0
   17a2c:	bne	17a88 <fputs@plt+0x66a0>
   17a30:	ldr	r0, [r6, #12]
   17a34:	ldr	r7, [r0, #56]	; 0x38
   17a38:	ldrb	r0, [r7, #18]
   17a3c:	uxtb	r1, r4
   17a40:	cmp	r0, r1
   17a44:	bne	17a58 <fputs@plt+0x6670>
   17a48:	ldrb	r2, [r7, #19]
   17a4c:	mov	r0, #0
   17a50:	cmp	r2, r1
   17a54:	beq	17a88 <fputs@plt+0x66a0>
   17a58:	mov	r0, r5
   17a5c:	mov	r1, #2
   17a60:	bl	17038 <fputs@plt+0x5c50>
   17a64:	cmp	r0, #0
   17a68:	bne	17a88 <fputs@plt+0x66a0>
   17a6c:	ldr	r0, [r6, #12]
   17a70:	ldr	r0, [r0, #72]	; 0x48
   17a74:	bl	17aac <fputs@plt+0x66c4>
   17a78:	cmp	r0, #0
   17a7c:	strbeq	r4, [r7, #19]
   17a80:	strbeq	r4, [r7, #18]
   17a84:	moveq	r0, #0
   17a88:	ldrh	r1, [r6, #22]
   17a8c:	bic	r1, r1, #16
   17a90:	strh	r1, [r6, #22]
   17a94:	pop	{r4, r5, r6, r7, fp, pc}
   17a98:	ldr	r0, [r0, #64]	; 0x40
   17a9c:	bx	lr
   17aa0:	ldr	r0, [r0, #28]
   17aa4:	str	r0, [r1]
   17aa8:	bx	lr
   17aac:	ldr	r2, [r0, #16]
   17ab0:	ldr	r1, [r2, #44]	; 0x2c
   17ab4:	cmp	r1, #0
   17ab8:	beq	17ac4 <fputs@plt+0x66dc>
   17abc:	mov	r0, r1
   17ac0:	bx	lr
   17ac4:	ldrb	r1, [r0, #24]
   17ac8:	tst	r1, #4
   17acc:	beq	17ae0 <fputs@plt+0x66f8>
   17ad0:	ldr	r1, [r0, #20]
   17ad4:	ldr	r3, [r2, #28]
   17ad8:	cmp	r3, r1
   17adc:	bcs	17af8 <fputs@plt+0x6710>
   17ae0:	ldr	r1, [r2, #156]	; 0x9c
   17ae4:	ldr	r2, [r2, #160]	; 0xa0
   17ae8:	cmp	r1, r2
   17aec:	bls	17af4 <fputs@plt+0x670c>
   17af0:	b	2ce14 <fputs@plt+0x1ba2c>
   17af4:	b	2cffc <fputs@plt+0x1bc14>
   17af8:	ldr	r1, [r2, #104]	; 0x68
   17afc:	cmp	r1, #0
   17b00:	beq	17b08 <fputs@plt+0x6720>
   17b04:	b	24c84 <fputs@plt+0x1389c>
   17b08:	mov	r1, #0
   17b0c:	mov	r0, r1
   17b10:	bx	lr
   17b14:	push	{r4, r5, r6, r7, fp, lr}
   17b18:	add	fp, sp, #16
   17b1c:	sub	sp, sp, #8
   17b20:	ldr	r7, [r0, #44]	; 0x2c
   17b24:	cmp	r7, #0
   17b28:	bne	17b68 <fputs@plt+0x6780>
   17b2c:	mov	r4, r0
   17b30:	ldrb	r0, [r0, #17]
   17b34:	cmp	r0, #3
   17b38:	bcc	17b64 <fputs@plt+0x677c>
   17b3c:	ldrb	r0, [r4, #16]
   17b40:	cmp	r0, #0
   17b44:	beq	17b74 <fputs@plt+0x678c>
   17b48:	ldr	r0, [r4, #96]	; 0x60
   17b4c:	bl	287c4 <fputs@plt+0x173dc>
   17b50:	mov	r0, r4
   17b54:	bl	24c74 <fputs@plt+0x1388c>
   17b58:	cmp	r0, #0
   17b5c:	moveq	r0, #5
   17b60:	strbeq	r0, [r4, #17]
   17b64:	mov	r7, #0
   17b68:	mov	r0, r7
   17b6c:	sub	sp, fp, #16
   17b70:	pop	{r4, r5, r6, r7, fp, pc}
   17b74:	mov	r6, r2
   17b78:	mov	r5, r1
   17b7c:	mov	r0, r4
   17b80:	bl	24c74 <fputs@plt+0x1388c>
   17b84:	cmp	r0, #0
   17b88:	beq	17c04 <fputs@plt+0x681c>
   17b8c:	ldr	r0, [r4, #212]	; 0xd4
   17b90:	bl	2acc0 <fputs@plt+0x198d8>
   17b94:	mov	r1, r0
   17b98:	mov	r5, #0
   17b9c:	str	r5, [sp, #4]
   17ba0:	cmp	r0, #0
   17ba4:	bne	17bcc <fputs@plt+0x67e4>
   17ba8:	add	r2, sp, #4
   17bac:	mov	r0, r4
   17bb0:	mov	r1, #1
   17bb4:	mov	r3, #0
   17bb8:	bl	17368 <fputs@plt+0x5f80>
   17bbc:	ldr	r1, [sp, #4]
   17bc0:	str	r5, [r1, #12]
   17bc4:	cmp	r1, #0
   17bc8:	beq	17bdc <fputs@plt+0x67f4>
   17bcc:	ldr	r2, [r4, #28]
   17bd0:	mov	r0, r4
   17bd4:	mov	r3, #1
   17bd8:	bl	24cb0 <fputs@plt+0x138c8>
   17bdc:	mov	r7, r0
   17be0:	ldr	r0, [sp, #4]
   17be4:	bl	178d4 <fputs@plt+0x64ec>
   17be8:	cmp	r7, #0
   17bec:	bne	17bf8 <fputs@plt+0x6810>
   17bf0:	ldr	r0, [r4, #212]	; 0xd4
   17bf4:	bl	2b8e4 <fputs@plt+0x1a4fc>
   17bf8:	cmp	r7, #0
   17bfc:	bne	17b68 <fputs@plt+0x6780>
   17c00:	b	17b50 <fputs@plt+0x6768>
   17c04:	mov	r0, r4
   17c08:	bl	2d360 <fputs@plt+0x1bf78>
   17c0c:	mov	r7, r0
   17c10:	cmp	r0, #0
   17c14:	bne	17b68 <fputs@plt+0x6780>
   17c18:	mov	r0, r4
   17c1c:	mov	r1, r5
   17c20:	bl	2d3e8 <fputs@plt+0x1c000>
   17c24:	mov	r7, r0
   17c28:	cmp	r0, #0
   17c2c:	bne	17b68 <fputs@plt+0x6780>
   17c30:	mov	r0, r4
   17c34:	mov	r1, #0
   17c38:	bl	24da8 <fputs@plt+0x139c0>
   17c3c:	mov	r7, r0
   17c40:	cmp	r0, #0
   17c44:	bne	17b68 <fputs@plt+0x6780>
   17c48:	ldr	r0, [r4, #212]	; 0xd4
   17c4c:	bl	2acc0 <fputs@plt+0x198d8>
   17c50:	mov	r1, r0
   17c54:	mov	r0, r4
   17c58:	bl	24f80 <fputs@plt+0x13b98>
   17c5c:	mov	r7, r0
   17c60:	cmp	r0, #0
   17c64:	bne	17b68 <fputs@plt+0x6780>
   17c68:	ldr	r0, [r4, #212]	; 0xd4
   17c6c:	bl	2b8e4 <fputs@plt+0x1a4fc>
   17c70:	ldr	r1, [r4, #28]
   17c74:	ldr	r0, [r4, #36]	; 0x24
   17c78:	cmp	r1, r0
   17c7c:	bls	17cb4 <fputs@plt+0x68cc>
   17c80:	ldr	r0, [r4, #160]	; 0xa0
   17c84:	movw	r2, #41896	; 0xa3a8
   17c88:	movt	r2, #9
   17c8c:	ldr	r2, [r2]
   17c90:	sdiv	r0, r2, r0
   17c94:	add	r0, r0, #1
   17c98:	cmp	r1, r0
   17c9c:	subeq	r1, r1, #1
   17ca0:	mov	r0, r4
   17ca4:	bl	2b490 <fputs@plt+0x1a0a8>
   17ca8:	mov	r7, r0
   17cac:	cmp	r0, #0
   17cb0:	bne	17b68 <fputs@plt+0x6780>
   17cb4:	cmp	r6, #0
   17cb8:	bne	17b50 <fputs@plt+0x6768>
   17cbc:	mov	r0, r4
   17cc0:	mov	r1, r5
   17cc4:	bl	17d38 <fputs@plt+0x6950>
   17cc8:	mov	r7, r0
   17ccc:	cmp	r7, #0
   17cd0:	bne	17b68 <fputs@plt+0x6780>
   17cd4:	b	17b50 <fputs@plt+0x6768>
   17cd8:	ldr	r3, [r0]
   17cdc:	ldr	r3, [r3, #12]
   17ce0:	bx	r3
   17ce4:	push	{r4, r5, r6, sl, fp, lr}
   17ce8:	add	fp, sp, #16
   17cec:	sub	sp, sp, #8
   17cf0:	mov	r4, r3
   17cf4:	mov	r5, r2
   17cf8:	mov	r6, r0
   17cfc:	mov	r1, sp
   17d00:	bl	27484 <fputs@plt+0x1609c>
   17d04:	cmp	r0, #0
   17d08:	bne	17d30 <fputs@plt+0x6948>
   17d0c:	mov	r0, #0
   17d10:	ldm	sp, {r1, r2}
   17d14:	subs	r1, r5, r1
   17d18:	sbcs	r1, r4, r2
   17d1c:	bge	17d30 <fputs@plt+0x6948>
   17d20:	mov	r0, r6
   17d24:	mov	r2, r5
   17d28:	mov	r3, r4
   17d2c:	bl	277dc <fputs@plt+0x163f4>
   17d30:	sub	sp, fp, #16
   17d34:	pop	{r4, r5, r6, sl, fp, pc}
   17d38:	push	{r4, sl, fp, lr}
   17d3c:	add	fp, sp, #8
   17d40:	mov	r2, r1
   17d44:	mov	r4, r0
   17d48:	ldr	r0, [r0, #64]	; 0x40
   17d4c:	ldr	r1, [r0]
   17d50:	cmp	r1, #0
   17d54:	beq	17d6c <fputs@plt+0x6984>
   17d58:	mov	r1, #21
   17d5c:	bl	1fb28 <fputs@plt+0xe740>
   17d60:	cmp	r0, #12
   17d64:	cmpne	r0, #0
   17d68:	bne	17d8c <fputs@plt+0x69a4>
   17d6c:	ldrb	r1, [r4, #7]
   17d70:	mov	r0, #0
   17d74:	cmp	r1, #0
   17d78:	popne	{r4, sl, fp, pc}
   17d7c:	ldrb	r1, [r4, #12]
   17d80:	ldr	r0, [r4, #64]	; 0x40
   17d84:	pop	{r4, sl, fp, lr}
   17d88:	b	262f8 <fputs@plt+0x14f10>
   17d8c:	pop	{r4, sl, fp, pc}
   17d90:	str	r1, [r0, #28]
   17d94:	bx	lr
   17d98:	push	{r4, r5, r6, sl, fp, lr}
   17d9c:	add	fp, sp, #16
   17da0:	mov	r6, r1
   17da4:	mov	r4, r0
   17da8:	ldrb	r1, [r0, #8]
   17dac:	mov	r0, #0
   17db0:	cmp	r1, #0
   17db4:	beq	17e10 <fputs@plt+0x6a28>
   17db8:	mov	r0, r4
   17dbc:	bl	17004 <fputs@plt+0x5c1c>
   17dc0:	ldrb	r0, [r4, #8]
   17dc4:	cmp	r0, #2
   17dc8:	bne	17e04 <fputs@plt+0x6a1c>
   17dcc:	ldr	r5, [r4, #4]
   17dd0:	ldr	r0, [r5]
   17dd4:	bl	2d5b0 <fputs@plt+0x1c1c8>
   17dd8:	cmp	r6, #0
   17ddc:	bne	17de8 <fputs@plt+0x6a00>
   17de0:	cmp	r0, #0
   17de4:	popne	{r4, r5, r6, sl, fp, pc}
   17de8:	ldr	r0, [r4, #20]
   17dec:	sub	r0, r0, #1
   17df0:	str	r0, [r4, #20]
   17df4:	mov	r0, #1
   17df8:	strb	r0, [r5, #20]
   17dfc:	mov	r0, r5
   17e00:	bl	2d628 <fputs@plt+0x1c240>
   17e04:	mov	r0, r4
   17e08:	bl	2d648 <fputs@plt+0x1c260>
   17e0c:	mov	r0, #0
   17e10:	pop	{r4, r5, r6, sl, fp, pc}
   17e14:	push	{r4, r5, fp, lr}
   17e18:	add	fp, sp, #8
   17e1c:	mov	r4, r1
   17e20:	mov	r1, r0
   17e24:	ldrb	r2, [r0, #8]
   17e28:	mov	r0, #0
   17e2c:	cmp	r2, #2
   17e30:	bne	17e88 <fputs@plt+0x6aa0>
   17e34:	ldr	r5, [r1, #4]
   17e38:	mov	r0, r1
   17e3c:	bl	17004 <fputs@plt+0x5c1c>
   17e40:	ldrb	r0, [r5, #17]
   17e44:	cmp	r0, #0
   17e48:	beq	17e5c <fputs@plt+0x6a74>
   17e4c:	mov	r0, r5
   17e50:	bl	2d7ac <fputs@plt+0x1c3c4>
   17e54:	cmp	r0, #0
   17e58:	popne	{r4, r5, fp, pc}
   17e5c:	ldrb	r0, [r5, #19]
   17e60:	cmp	r0, #0
   17e64:	beq	17e74 <fputs@plt+0x6a8c>
   17e68:	ldr	r0, [r5]
   17e6c:	ldr	r1, [r5, #44]	; 0x2c
   17e70:	bl	17d90 <fputs@plt+0x69a8>
   17e74:	ldr	r0, [r5]
   17e78:	mov	r1, r4
   17e7c:	mov	r2, #0
   17e80:	pop	{r4, r5, fp, lr}
   17e84:	b	17b14 <fputs@plt+0x672c>
   17e88:	pop	{r4, r5, fp, pc}
   17e8c:	push	{r4, r5, r6, sl, fp, lr}
   17e90:	add	fp, sp, #16
   17e94:	cmp	r0, #0
   17e98:	beq	17f54 <fputs@plt+0x6b6c>
   17e9c:	mov	r5, r0
   17ea0:	ldr	r4, [r0, #20]
   17ea4:	ldr	r0, [r0, #24]
   17ea8:	bl	17004 <fputs@plt+0x5c1c>
   17eac:	ldr	r0, [r5]
   17eb0:	cmp	r0, #0
   17eb4:	beq	17ec8 <fputs@plt+0x6ae0>
   17eb8:	ldr	r0, [r5, #24]
   17ebc:	ldr	r1, [r0, #16]
   17ec0:	sub	r1, r1, #1
   17ec4:	str	r1, [r0, #16]
   17ec8:	ldr	r0, [r5, #40]	; 0x28
   17ecc:	cmp	r0, #0
   17ed0:	beq	17efc <fputs@plt+0x6b14>
   17ed4:	ldr	r0, [r5, #24]
   17ed8:	bl	13b28 <fputs@plt+0x2740>
   17edc:	bl	17f60 <fputs@plt+0x6b78>
   17ee0:	mov	r1, r0
   17ee4:	ldr	r2, [r0]
   17ee8:	add	r0, r2, #44	; 0x2c
   17eec:	cmp	r2, r5
   17ef0:	bne	17ee0 <fputs@plt+0x6af8>
   17ef4:	ldr	r0, [r5, #44]	; 0x2c
   17ef8:	str	r0, [r1]
   17efc:	ldr	r0, [r5, #4]
   17f00:	mov	r1, #0
   17f04:	mov	r2, #0
   17f08:	bl	17f68 <fputs@plt+0x6b80>
   17f0c:	ldr	r0, [r5]
   17f10:	ldr	r1, [r5, #28]
   17f14:	subs	r6, r1, #101	; 0x65
   17f18:	movne	r6, r1
   17f1c:	cmp	r0, #0
   17f20:	beq	17f44 <fputs@plt+0x6b5c>
   17f24:	mov	r1, r6
   17f28:	bl	168b8 <fputs@plt+0x54d0>
   17f2c:	ldr	r0, [r5]
   17f30:	bl	1804c <fputs@plt+0x6c64>
   17f34:	ldr	r0, [r5]
   17f38:	cmp	r0, #0
   17f3c:	movne	r0, r5
   17f40:	blne	14294 <fputs@plt+0x2eac>
   17f44:	mov	r0, r4
   17f48:	bl	1804c <fputs@plt+0x6c64>
   17f4c:	mov	r0, r6
   17f50:	pop	{r4, r5, r6, sl, fp, pc}
   17f54:	mov	r6, #0
   17f58:	mov	r0, r6
   17f5c:	pop	{r4, r5, r6, sl, fp, pc}
   17f60:	add	r0, r0, #96	; 0x60
   17f64:	bx	lr
   17f68:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17f6c:	add	fp, sp, #24
   17f70:	sub	sp, sp, #8
   17f74:	mov	r6, r2
   17f78:	mov	r7, r1
   17f7c:	mov	r4, r0
   17f80:	ldr	r5, [r0, #4]
   17f84:	bl	17004 <fputs@plt+0x5c1c>
   17f88:	cmp	r7, #0
   17f8c:	bne	17fb4 <fputs@plt+0x6bcc>
   17f90:	mov	r8, #0
   17f94:	mov	r0, r5
   17f98:	mov	r1, #0
   17f9c:	mov	r2, #0
   17fa0:	bl	2da8c <fputs@plt+0x1c6a4>
   17fa4:	mov	r7, r0
   17fa8:	cmp	r0, #0
   17fac:	movne	r6, r8
   17fb0:	beq	17fc4 <fputs@plt+0x6bdc>
   17fb4:	mov	r0, r4
   17fb8:	mov	r1, r7
   17fbc:	mov	r2, r6
   17fc0:	bl	2f56c <fputs@plt+0x1e184>
   17fc4:	ldrb	r0, [r4, #8]
   17fc8:	cmp	r0, #2
   17fcc:	bne	1803c <fputs@plt+0x6c54>
   17fd0:	ldr	r0, [r5]
   17fd4:	bl	299d0 <fputs@plt+0x185e8>
   17fd8:	mov	r7, #1
   17fdc:	add	r2, sp, #4
   17fe0:	mov	r0, r5
   17fe4:	mov	r1, #1
   17fe8:	mov	r3, #0
   17fec:	bl	2c280 <fputs@plt+0x1ae98>
   17ff0:	cmp	r0, #0
   17ff4:	bne	18030 <fputs@plt+0x6c48>
   17ff8:	ldr	r6, [sp, #4]
   17ffc:	ldr	r0, [r6, #56]	; 0x38
   18000:	add	r0, r0, #28
   18004:	bl	246f8 <fputs@plt+0x13310>
   18008:	str	r0, [sp]
   1800c:	cmp	r0, #0
   18010:	bne	18020 <fputs@plt+0x6c38>
   18014:	ldr	r0, [r5]
   18018:	mov	r1, sp
   1801c:	bl	17aa0 <fputs@plt+0x66b8>
   18020:	ldr	r0, [sp]
   18024:	str	r0, [r5, #44]	; 0x2c
   18028:	mov	r0, r6
   1802c:	bl	2c348 <fputs@plt+0x1af60>
   18030:	strb	r7, [r5, #20]
   18034:	mov	r0, r5
   18038:	bl	2d628 <fputs@plt+0x1c240>
   1803c:	mov	r0, r4
   18040:	sub	sp, fp, #24
   18044:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   18048:	b	2d648 <fputs@plt+0x1c260>
   1804c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18050:	add	fp, sp, #24
   18054:	mov	r4, r0
   18058:	ldr	r0, [r0, #80]	; 0x50
   1805c:	movw	r1, #64639	; 0xfc7f
   18060:	movt	r1, #25807	; 0x64cf
   18064:	cmp	r0, r1
   18068:	bne	180dc <fputs@plt+0x6cf4>
   1806c:	mov	r0, r4
   18070:	bl	7db58 <fputs@plt+0x6c770>
   18074:	cmp	r0, #0
   18078:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   1807c:	mov	r5, #0
   18080:	mov	r0, r4
   18084:	mov	r1, #0
   18088:	bl	2ffb4 <fputs@plt+0x1ebcc>
   1808c:	mov	r0, r4
   18090:	bl	300dc <fputs@plt+0x1ecf4>
   18094:	ldrd	r0, [r4, #16]
   18098:	cmp	r1, #1
   1809c:	blt	180e0 <fputs@plt+0x6cf8>
   180a0:	mov	r6, #0
   180a4:	b	180b8 <fputs@plt+0x6cd0>
   180a8:	add	r6, r6, #1
   180ac:	ldrd	r0, [r4, #16]
   180b0:	cmp	r6, r1
   180b4:	bge	180e0 <fputs@plt+0x6cf8>
   180b8:	add	r7, r0, r6, lsl #4
   180bc:	ldr	r0, [r7, #4]
   180c0:	cmp	r0, #0
   180c4:	beq	180a8 <fputs@plt+0x6cc0>
   180c8:	bl	30aa0 <fputs@plt+0x1f6b8>
   180cc:	str	r5, [r7, #4]
   180d0:	cmp	r6, #1
   180d4:	strne	r5, [r7, #12]
   180d8:	b	180a8 <fputs@plt+0x6cc0>
   180dc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   180e0:	ldr	r0, [r0, #28]
   180e4:	cmp	r0, #0
   180e8:	blne	3d804 <fputs@plt+0x2c41c>
   180ec:	mov	r0, r4
   180f0:	bl	471bc <fputs@plt+0x35dd4>
   180f4:	mov	r0, r4
   180f8:	bl	471f8 <fputs@plt+0x35e10>
   180fc:	add	r8, r4, #348	; 0x15c
   18100:	ldr	r7, [r4, #356]	; 0x164
   18104:	cmp	r7, #0
   18108:	beq	18144 <fputs@plt+0x6d5c>
   1810c:	ldr	r6, [r7, #8]
   18110:	mov	r0, r4
   18114:	mov	r1, r6
   18118:	bl	7dc00 <fputs@plt+0x6c818>
   1811c:	ldr	r5, [r6, #8]
   18120:	mov	r0, r4
   18124:	mov	r1, r6
   18128:	bl	13ddc <fputs@plt+0x29f4>
   1812c:	cmp	r5, #0
   18130:	mov	r6, r5
   18134:	bne	18110 <fputs@plt+0x6d28>
   18138:	ldr	r7, [r7]
   1813c:	cmp	r7, #0
   18140:	bne	1810c <fputs@plt+0x6d24>
   18144:	mov	r0, r8
   18148:	bl	3d8e0 <fputs@plt+0x2c4f8>
   1814c:	add	r8, r4, #364	; 0x16c
   18150:	ldr	r7, [r4, #372]	; 0x174
   18154:	cmp	r7, #0
   18158:	bne	18178 <fputs@plt+0x6d90>
   1815c:	b	181ac <fputs@plt+0x6dc4>
   18160:	mov	r0, r4
   18164:	mov	r1, r6
   18168:	bl	13ddc <fputs@plt+0x29f4>
   1816c:	ldr	r7, [r7]
   18170:	cmp	r7, #0
   18174:	beq	181ac <fputs@plt+0x6dc4>
   18178:	ldr	r6, [r7, #8]
   1817c:	mov	r5, #0
   18180:	b	18190 <fputs@plt+0x6da8>
   18184:	add	r5, r5, #20
   18188:	cmp	r5, #60	; 0x3c
   1818c:	beq	18160 <fputs@plt+0x6d78>
   18190:	add	r0, r6, r5
   18194:	ldr	r1, [r0, #16]
   18198:	cmp	r1, #0
   1819c:	beq	18184 <fputs@plt+0x6d9c>
   181a0:	ldr	r0, [r0, #8]
   181a4:	blx	r1
   181a8:	b	18184 <fputs@plt+0x6d9c>
   181ac:	mov	r0, r8
   181b0:	bl	3d8e0 <fputs@plt+0x2c4f8>
   181b4:	add	r5, r4, #320	; 0x140
   181b8:	ldr	r7, [r4, #328]	; 0x148
   181bc:	cmp	r7, #0
   181c0:	bne	181ec <fputs@plt+0x6e04>
   181c4:	b	18208 <fputs@plt+0x6e20>
   181c8:	mov	r0, r4
   181cc:	mov	r1, r6
   181d0:	bl	47068 <fputs@plt+0x35c80>
   181d4:	mov	r0, r4
   181d8:	mov	r1, r6
   181dc:	bl	13ddc <fputs@plt+0x29f4>
   181e0:	ldr	r7, [r7]
   181e4:	cmp	r7, #0
   181e8:	beq	18208 <fputs@plt+0x6e20>
   181ec:	ldr	r6, [r7, #8]
   181f0:	ldr	r1, [r6, #12]
   181f4:	cmp	r1, #0
   181f8:	beq	181c8 <fputs@plt+0x6de0>
   181fc:	ldr	r0, [r6, #8]
   18200:	blx	r1
   18204:	b	181c8 <fputs@plt+0x6de0>
   18208:	mov	r0, r5
   1820c:	bl	3d8e0 <fputs@plt+0x2c4f8>
   18210:	mov	r0, r4
   18214:	mov	r1, #0
   18218:	bl	168b8 <fputs@plt+0x54d0>
   1821c:	ldr	r0, [r4, #240]	; 0xf0
   18220:	bl	18ac4 <fputs@plt+0x76dc>
   18224:	movw	r0, #31024	; 0x7930
   18228:	movt	r0, #46389	; 0xb535
   1822c:	str	r0, [r4, #80]	; 0x50
   18230:	ldr	r0, [r4, #16]
   18234:	ldr	r1, [r0, #28]
   18238:	mov	r0, r4
   1823c:	bl	13ddc <fputs@plt+0x29f4>
   18240:	movw	r0, #11571	; 0x2d33
   18244:	movt	r0, #40764	; 0x9f3c
   18248:	str	r0, [r4, #80]	; 0x50
   1824c:	ldrb	r0, [r4, #262]	; 0x106
   18250:	cmp	r0, #0
   18254:	beq	18260 <fputs@plt+0x6e78>
   18258:	ldr	r0, [r4, #288]	; 0x120
   1825c:	bl	14294 <fputs@plt+0x2eac>
   18260:	mov	r0, r4
   18264:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   18268:	b	14294 <fputs@plt+0x2eac>
   1826c:	ldr	r0, [r0, #32]
   18270:	bx	lr
   18274:	ldr	r0, [r0, #36]	; 0x24
   18278:	bx	lr
   1827c:	cmp	r0, #0
   18280:	ldrne	r0, [r0, #168]	; 0xa8
   18284:	moveq	r0, #0
   18288:	bx	lr
   1828c:	cmp	r0, #0
   18290:	moveq	r0, #1
   18294:	ldrbne	r0, [r0, #87]	; 0x57
   18298:	andne	r0, r0, #1
   1829c:	bx	lr
   182a0:	push	{r4, r5, fp, lr}
   182a4:	add	fp, sp, #8
   182a8:	cmp	r0, #0
   182ac:	beq	182d4 <fputs@plt+0x6eec>
   182b0:	mov	r5, r0
   182b4:	ldr	r4, [r0]
   182b8:	bl	1831c <fputs@plt+0x6f34>
   182bc:	cmp	r0, #0
   182c0:	beq	182dc <fputs@plt+0x6ef4>
   182c4:	movw	r0, #7079	; 0x1ba7
   182c8:	movt	r0, #1
   182cc:	pop	{r4, r5, fp, lr}
   182d0:	b	1372c <fputs@plt+0x2344>
   182d4:	mov	r0, #0
   182d8:	pop	{r4, r5, fp, pc}
   182dc:	ldrd	r0, [r5, #128]	; 0x80
   182e0:	subs	r0, r0, #1
   182e4:	sbcs	r0, r1, #0
   182e8:	movge	r0, r4
   182ec:	movge	r1, r5
   182f0:	blge	1834c <fputs@plt+0x6f64>
   182f4:	mov	r0, r5
   182f8:	bl	183b4 <fputs@plt+0x6fcc>
   182fc:	mov	r1, r0
   18300:	mov	r0, r4
   18304:	bl	18404 <fputs@plt+0x701c>
   18308:	mov	r5, r0
   1830c:	mov	r0, r4
   18310:	bl	1804c <fputs@plt+0x6c64>
   18314:	mov	r0, r5
   18318:	pop	{r4, r5, fp, pc}
   1831c:	push	{fp, lr}
   18320:	mov	fp, sp
   18324:	ldr	r1, [r0]
   18328:	mov	r0, #0
   1832c:	cmp	r1, #0
   18330:	popne	{fp, pc}
   18334:	movw	r1, #21202	; 0x52d2
   18338:	movt	r1, #8
   1833c:	mov	r0, #21
   18340:	bl	15994 <fputs@plt+0x45ac>
   18344:	mov	r0, #1
   18348:	pop	{fp, pc}
   1834c:	push	{r4, r5, r7, sl, fp, lr}
   18350:	add	fp, sp, #16
   18354:	sub	sp, sp, #8
   18358:	mov	r4, r1
   1835c:	mov	r5, r0
   18360:	ldr	r0, [r0]
   18364:	mov	r1, sp
   18368:	bl	2f968 <fputs@plt+0x1e580>
   1836c:	ldr	r0, [r4, #128]	; 0x80
   18370:	ldr	r7, [r4, #132]	; 0x84
   18374:	ldr	r1, [r4, #168]	; 0xa8
   18378:	ldm	sp, {r2, r3}
   1837c:	subs	r0, r2, r0
   18380:	sbc	r3, r3, r7
   18384:	movw	r7, #16960	; 0x4240
   18388:	movt	r7, #15
   1838c:	umull	r2, r0, r0, r7
   18390:	mla	r3, r3, r7, r0
   18394:	ldr	r7, [r5, #188]	; 0xbc
   18398:	ldr	r0, [r5, #192]	; 0xc0
   1839c:	blx	r7
   183a0:	mov	r0, #0
   183a4:	str	r0, [r4, #128]	; 0x80
   183a8:	str	r0, [r4, #132]	; 0x84
   183ac:	sub	sp, fp, #16
   183b0:	pop	{r4, r5, r7, sl, fp, pc}
   183b4:	push	{r4, r5, fp, lr}
   183b8:	add	fp, sp, #8
   183bc:	mov	r4, r0
   183c0:	ldr	r0, [r0, #40]	; 0x28
   183c4:	movw	r1, #10611	; 0x2973
   183c8:	movt	r1, #20892	; 0x519c
   183cc:	cmp	r0, r1
   183d0:	beq	183e8 <fputs@plt+0x7000>
   183d4:	mov	r5, #0
   183d8:	movw	r1, #3491	; 0xda3
   183dc:	movt	r1, #48626	; 0xbdf2
   183e0:	cmp	r0, r1
   183e4:	bne	183f4 <fputs@plt+0x700c>
   183e8:	mov	r0, r4
   183ec:	bl	18494 <fputs@plt+0x70ac>
   183f0:	mov	r5, r0
   183f4:	mov	r0, r4
   183f8:	bl	2f9e0 <fputs@plt+0x1e5f8>
   183fc:	mov	r0, r5
   18400:	pop	{r4, r5, fp, pc}
   18404:	push	{fp, lr}
   18408:	mov	fp, sp
   1840c:	movw	r2, #3082	; 0xc0a
   18410:	cmp	r1, r2
   18414:	beq	18430 <fputs@plt+0x7048>
   18418:	ldrb	r2, [r0, #69]	; 0x45
   1841c:	cmp	r2, #0
   18420:	bne	18430 <fputs@plt+0x7048>
   18424:	ldr	r0, [r0, #56]	; 0x38
   18428:	and	r0, r0, r1
   1842c:	pop	{fp, pc}
   18430:	bl	2fa4c <fputs@plt+0x1e664>
   18434:	mov	r0, #7
   18438:	pop	{fp, pc}
   1843c:	cmp	r0, #0
   18440:	moveq	r0, #0
   18444:	bxeq	lr
   18448:	push	{r4, r5, r6, sl, fp, lr}
   1844c:	add	fp, sp, #16
   18450:	mov	r4, r0
   18454:	ldr	r5, [r0]
   18458:	ldrd	r0, [r0, #128]	; 0x80
   1845c:	subs	r0, r0, #1
   18460:	sbcs	r0, r1, #0
   18464:	movge	r0, r5
   18468:	movge	r1, r4
   1846c:	blge	1834c <fputs@plt+0x6f64>
   18470:	mov	r0, r4
   18474:	bl	18494 <fputs@plt+0x70ac>
   18478:	mov	r6, r0
   1847c:	mov	r0, r4
   18480:	bl	18564 <fputs@plt+0x717c>
   18484:	mov	r0, r5
   18488:	mov	r1, r6
   1848c:	pop	{r4, r5, r6, sl, fp, lr}
   18490:	b	18404 <fputs@plt+0x701c>
   18494:	push	{r4, r5, fp, lr}
   18498:	add	fp, sp, #8
   1849c:	mov	r5, r0
   184a0:	ldr	r4, [r0]
   184a4:	bl	2fa6c <fputs@plt+0x1e684>
   184a8:	ldr	r0, [r5, #76]	; 0x4c
   184ac:	cmp	r0, #0
   184b0:	bmi	184ec <fputs@plt+0x7104>
   184b4:	mov	r0, r5
   184b8:	bl	2fdf8 <fputs@plt+0x1ea10>
   184bc:	ldr	r1, [r5, #44]	; 0x2c
   184c0:	mov	r0, r4
   184c4:	bl	13ddc <fputs@plt+0x29f4>
   184c8:	mov	r0, #0
   184cc:	str	r0, [r5, #44]	; 0x2c
   184d0:	ldrb	r0, [r5, #89]	; 0x59
   184d4:	tst	r0, #8
   184d8:	beq	18534 <fputs@plt+0x714c>
   184dc:	ldrb	r0, [r5, #87]	; 0x57
   184e0:	orr	r0, r0, #1
   184e4:	strb	r0, [r5, #87]	; 0x57
   184e8:	b	18534 <fputs@plt+0x714c>
   184ec:	ldr	r1, [r5, #80]	; 0x50
   184f0:	cmp	r1, #0
   184f4:	beq	18534 <fputs@plt+0x714c>
   184f8:	ldrb	r0, [r5, #87]	; 0x57
   184fc:	tst	r0, #1
   18500:	beq	18534 <fputs@plt+0x714c>
   18504:	ldr	r3, [r5, #44]	; 0x2c
   18508:	movw	r2, #20776	; 0x5128
   1850c:	movt	r2, #8
   18510:	cmp	r3, #0
   18514:	moveq	r2, r3
   18518:	mov	r0, r4
   1851c:	bl	167e8 <fputs@plt+0x5400>
   18520:	ldr	r1, [r5, #44]	; 0x2c
   18524:	mov	r0, r4
   18528:	bl	13ddc <fputs@plt+0x29f4>
   1852c:	mov	r0, #0
   18530:	str	r0, [r5, #44]	; 0x2c
   18534:	mov	r0, r5
   18538:	bl	2fe84 <fputs@plt+0x1ea9c>
   1853c:	mov	r0, #0
   18540:	str	r0, [r5, #136]	; 0x88
   18544:	str	r0, [r5, #140]	; 0x8c
   18548:	movw	r0, #60069	; 0xeaa5
   1854c:	movt	r0, #9916	; 0x26bc
   18550:	str	r0, [r5, #40]	; 0x28
   18554:	ldr	r0, [r5, #80]	; 0x50
   18558:	ldr	r1, [r4, #56]	; 0x38
   1855c:	and	r0, r1, r0
   18560:	pop	{r4, r5, fp, pc}
   18564:	mov	r1, #0
   18568:	str	r1, [r0, #144]	; 0x90
   1856c:	str	r1, [r0, #148]	; 0x94
   18570:	str	r1, [r0, #92]	; 0x5c
   18574:	mov	r2, #2
   18578:	strb	r2, [r0, #86]	; 0x56
   1857c:	mvn	r2, #0
   18580:	movw	r3, #3491	; 0xda3
   18584:	movt	r3, #48626	; 0xbdf2
   18588:	str	r3, [r0, #40]	; 0x28
   1858c:	str	r1, [r0, #104]	; 0x68
   18590:	mov	r3, #255	; 0xff
   18594:	strb	r3, [r0, #88]	; 0x58
   18598:	mov	r3, #1
   1859c:	str	r3, [r0, #72]	; 0x48
   185a0:	str	r2, [r0, #76]	; 0x4c
   185a4:	str	r1, [r0, #80]	; 0x50
   185a8:	bx	lr
   185ac:	push	{r4, r5, r6, r7, fp, lr}
   185b0:	add	fp, sp, #16
   185b4:	mov	r4, r0
   185b8:	ldrsh	r0, [r0, #68]	; 0x44
   185bc:	cmp	r0, #1
   185c0:	blt	185fc <fputs@plt+0x7214>
   185c4:	mov	r5, #0
   185c8:	mov	r6, #1
   185cc:	mov	r7, #0
   185d0:	ldr	r0, [r4, #60]	; 0x3c
   185d4:	add	r0, r0, r5
   185d8:	bl	1862c <fputs@plt+0x7244>
   185dc:	ldr	r0, [r4, #60]	; 0x3c
   185e0:	add	r0, r0, r5
   185e4:	strh	r6, [r0, #8]
   185e8:	add	r5, r5, #40	; 0x28
   185ec:	add	r7, r7, #1
   185f0:	ldrsh	r0, [r4, #68]	; 0x44
   185f4:	cmp	r7, r0
   185f8:	blt	185d0 <fputs@plt+0x71e8>
   185fc:	ldrsb	r0, [r4, #89]	; 0x59
   18600:	cmn	r0, #1
   18604:	ble	18610 <fputs@plt+0x7228>
   18608:	mov	r0, #0
   1860c:	pop	{r4, r5, r6, r7, fp, pc}
   18610:	ldr	r0, [r4, #188]	; 0xbc
   18614:	cmp	r0, #0
   18618:	ldrbne	r0, [r4, #87]	; 0x57
   1861c:	orrne	r0, r0, #1
   18620:	strbne	r0, [r4, #87]	; 0x57
   18624:	mov	r0, #0
   18628:	pop	{r4, r5, r6, r7, fp, pc}
   1862c:	ldrh	r1, [r0, #8]
   18630:	movw	r2, #9312	; 0x2460
   18634:	tst	r1, r2
   18638:	beq	18640 <fputs@plt+0x7258>
   1863c:	b	31294 <fputs@plt+0x1feac>
   18640:	ldr	r1, [r0, #24]
   18644:	cmp	r1, #0
   18648:	bxeq	lr
   1864c:	b	31294 <fputs@plt+0x1feac>
   18650:	push	{r4, sl, fp, lr}
   18654:	add	fp, sp, #8
   18658:	mov	r4, r0
   1865c:	ldrb	r0, [r0, #8]
   18660:	tst	r0, #18
   18664:	beq	1869c <fputs@plt+0x72b4>
   18668:	mov	r0, r4
   1866c:	bl	186a8 <fputs@plt+0x72c0>
   18670:	mov	r1, r0
   18674:	mov	r0, #0
   18678:	cmp	r1, #0
   1867c:	popne	{r4, sl, fp, pc}
   18680:	ldrh	r1, [r4, #8]
   18684:	orr	r1, r1, #16
   18688:	strh	r1, [r4, #8]
   1868c:	ldr	r1, [r4, #12]
   18690:	cmp	r1, #0
   18694:	ldrne	r0, [r4, #16]
   18698:	pop	{r4, sl, fp, pc}
   1869c:	mov	r0, r4
   186a0:	pop	{r4, sl, fp, lr}
   186a4:	b	18740 <fputs@plt+0x7358>
   186a8:	push	{r4, r5, fp, lr}
   186ac:	add	fp, sp, #8
   186b0:	mov	r4, r0
   186b4:	ldrb	r0, [r0, #9]
   186b8:	mov	r5, #0
   186bc:	tst	r0, #64	; 0x40
   186c0:	beq	186f4 <fputs@plt+0x730c>
   186c4:	ldr	r0, [r4]
   186c8:	ldr	r1, [r4, #12]
   186cc:	add	r1, r0, r1
   186d0:	mov	r0, #1
   186d4:	cmp	r1, #1
   186d8:	movle	r1, r0
   186dc:	mov	r0, r4
   186e0:	mov	r2, #1
   186e4:	bl	31470 <fputs@plt+0x20088>
   186e8:	mov	r5, #7
   186ec:	cmp	r0, #0
   186f0:	beq	186fc <fputs@plt+0x7314>
   186f4:	mov	r0, r5
   186f8:	pop	{r4, r5, fp, pc}
   186fc:	ldr	r2, [r4]
   18700:	ldr	r0, [r4, #12]
   18704:	ldr	r1, [r4, #16]
   18708:	add	r0, r1, r0
   1870c:	mov	r5, #0
   18710:	mov	r1, #0
   18714:	bl	1119c <memset@plt>
   18718:	ldr	r0, [r4]
   1871c:	ldr	r1, [r4, #12]
   18720:	add	r0, r1, r0
   18724:	str	r0, [r4, #12]
   18728:	ldrh	r0, [r4, #8]
   1872c:	movw	r1, #48639	; 0xbdff
   18730:	and	r0, r0, r1
   18734:	strh	r0, [r4, #8]
   18738:	mov	r0, r5
   1873c:	pop	{r4, r5, fp, pc}
   18740:	mov	r1, #1
   18744:	b	188e8 <fputs@plt+0x7500>
   18748:	mov	r1, #1
   1874c:	b	18750 <fputs@plt+0x7368>
   18750:	ldrh	r3, [r0, #8]
   18754:	tst	r3, #2
   18758:	beq	18774 <fputs@plt+0x738c>
   1875c:	ldrb	r2, [r0, #10]
   18760:	cmp	r2, r1
   18764:	bne	18774 <fputs@plt+0x738c>
   18768:	ldr	r2, [r0, #12]
   1876c:	mov	r0, r2
   18770:	bx	lr
   18774:	tst	r3, #16
   18778:	bne	1878c <fputs@plt+0x73a4>
   1877c:	mov	r2, #0
   18780:	tst	r3, #1
   18784:	bne	18798 <fputs@plt+0x73b0>
   18788:	b	315cc <fputs@plt+0x201e4>
   1878c:	ldr	r2, [r0, #12]
   18790:	tst	r3, #16384	; 0x4000
   18794:	bne	187a0 <fputs@plt+0x73b8>
   18798:	mov	r0, r2
   1879c:	bx	lr
   187a0:	ldr	r0, [r0]
   187a4:	add	r2, r0, r2
   187a8:	mov	r0, r2
   187ac:	bx	lr
   187b0:	mov	r1, #2
   187b4:	b	18750 <fputs@plt+0x7368>
   187b8:	b	187bc <fputs@plt+0x73d4>
   187bc:	push	{fp, lr}
   187c0:	mov	fp, sp
   187c4:	sub	sp, sp, #8
   187c8:	ldrh	r1, [r0, #8]
   187cc:	tst	r1, #8
   187d0:	bne	18810 <fputs@plt+0x7428>
   187d4:	tst	r1, #4
   187d8:	bne	1881c <fputs@plt+0x7434>
   187dc:	tst	r1, #18
   187e0:	beq	18830 <fputs@plt+0x7448>
   187e4:	mov	r1, #0
   187e8:	str	r1, [sp, #4]
   187ec:	str	r1, [sp]
   187f0:	ldrb	r3, [r0, #10]
   187f4:	ldr	r2, [r0, #12]
   187f8:	ldr	r0, [r0, #16]
   187fc:	mov	r1, sp
   18800:	bl	31d90 <fputs@plt+0x209a8>
   18804:	vldr	d0, [sp]
   18808:	mov	sp, fp
   1880c:	pop	{fp, pc}
   18810:	vldr	d0, [r0]
   18814:	mov	sp, fp
   18818:	pop	{fp, pc}
   1881c:	ldrd	r0, [r0]
   18820:	bl	7e608 <fputs@plt+0x6d220>
   18824:	vmov	d0, r0, r1
   18828:	mov	sp, fp
   1882c:	pop	{fp, pc}
   18830:	vmov.i32	d0, #0	; 0x00000000
   18834:	mov	sp, fp
   18838:	pop	{fp, pc}
   1883c:	push	{fp, lr}
   18840:	mov	fp, sp
   18844:	bl	1884c <fputs@plt+0x7464>
   18848:	pop	{fp, pc}
   1884c:	push	{fp, lr}
   18850:	mov	fp, sp
   18854:	sub	sp, sp, #8
   18858:	ldrh	r1, [r0, #8]
   1885c:	tst	r1, #4
   18860:	bne	188a0 <fputs@plt+0x74b8>
   18864:	tst	r1, #8
   18868:	bne	188ac <fputs@plt+0x74c4>
   1886c:	tst	r1, #18
   18870:	beq	188bc <fputs@plt+0x74d4>
   18874:	mov	r1, #0
   18878:	str	r1, [sp, #4]
   1887c:	str	r1, [sp]
   18880:	ldrb	r3, [r0, #10]
   18884:	ldr	r2, [r0, #12]
   18888:	ldr	r0, [r0, #16]
   1888c:	mov	r1, sp
   18890:	bl	32460 <fputs@plt+0x21078>
   18894:	ldm	sp, {r0, r1}
   18898:	mov	sp, fp
   1889c:	pop	{fp, pc}
   188a0:	ldrd	r0, [r0]
   188a4:	mov	sp, fp
   188a8:	pop	{fp, pc}
   188ac:	vldr	d0, [r0]
   188b0:	mov	sp, fp
   188b4:	pop	{fp, lr}
   188b8:	b	32400 <fputs@plt+0x21018>
   188bc:	mov	r0, #0
   188c0:	mov	r1, #0
   188c4:	mov	sp, fp
   188c8:	pop	{fp, pc}
   188cc:	b	1884c <fputs@plt+0x7464>
   188d0:	mov	r1, r0
   188d4:	ldrsh	r2, [r0, #8]
   188d8:	mov	r0, #0
   188dc:	cmn	r2, #1
   188e0:	ldrble	r0, [r1, #11]
   188e4:	bx	lr
   188e8:	push	{fp, lr}
   188ec:	mov	fp, sp
   188f0:	mov	r2, r0
   188f4:	mov	r0, #0
   188f8:	cmp	r2, #0
   188fc:	beq	18924 <fputs@plt+0x753c>
   18900:	ldrh	lr, [r2, #8]
   18904:	movw	ip, #514	; 0x202
   18908:	and	r3, lr, ip
   1890c:	cmp	r3, ip
   18910:	bne	18928 <fputs@plt+0x7540>
   18914:	ldrb	r3, [r2, #10]
   18918:	cmp	r3, r1
   1891c:	bne	18928 <fputs@plt+0x7540>
   18920:	ldr	r0, [r2, #16]
   18924:	pop	{fp, pc}
   18928:	tst	lr, #1
   1892c:	popne	{fp, pc}
   18930:	mov	r0, r2
   18934:	pop	{fp, lr}
   18938:	b	315ec <fputs@plt+0x20204>
   1893c:	mov	r1, #2
   18940:	b	188e8 <fputs@plt+0x7500>
   18944:	mov	r1, #3
   18948:	b	188e8 <fputs@plt+0x7500>
   1894c:	mov	r1, #2
   18950:	b	188e8 <fputs@plt+0x7500>
   18954:	ldrh	r0, [r0, #8]
   18958:	and	r0, r0, #31
   1895c:	movw	r1, #37405	; 0x921d
   18960:	movt	r1, #8
   18964:	ldrb	r0, [r1, r0]
   18968:	bx	lr
   1896c:	push	{r4, r5, r6, sl, fp, lr}
   18970:	add	fp, sp, #16
   18974:	mov	r6, #0
   18978:	cmp	r0, #0
   1897c:	beq	18a0c <fputs@plt+0x7624>
   18980:	mov	r5, r0
   18984:	mov	r0, #40	; 0x28
   18988:	bl	141c4 <fputs@plt+0x2ddc>
   1898c:	cmp	r0, #0
   18990:	beq	18a0c <fputs@plt+0x7624>
   18994:	mov	r4, r0
   18998:	mov	r0, #0
   1899c:	vmov.i32	q8, #0	; 0x00000000
   189a0:	str	r0, [r4, #36]	; 0x24
   189a4:	add	r1, r4, #20
   189a8:	vst1.32	{d16-d17}, [r1]
   189ac:	vld1.64	{d16-d17}, [r5]!
   189b0:	mov	r1, #32
   189b4:	mov	r2, r4
   189b8:	vst1.64	{d16-d17}, [r2], r1
   189bc:	ldr	r1, [r5]
   189c0:	str	r0, [r2]
   189c4:	str	r1, [r4, #16]
   189c8:	ldrh	r0, [r4, #8]
   189cc:	movw	r1, #64511	; 0xfbff
   189d0:	and	r1, r0, r1
   189d4:	strh	r1, [r4, #8]
   189d8:	tst	r0, #18
   189dc:	beq	18a14 <fputs@plt+0x762c>
   189e0:	movw	r1, #58367	; 0xe3ff
   189e4:	and	r0, r0, r1
   189e8:	orr	r0, r0, #4096	; 0x1000
   189ec:	strh	r0, [r4, #8]
   189f0:	mov	r0, r4
   189f4:	bl	18a1c <fputs@plt+0x7634>
   189f8:	cmp	r0, #0
   189fc:	beq	18a14 <fputs@plt+0x762c>
   18a00:	mov	r0, r4
   18a04:	bl	18ac4 <fputs@plt+0x76dc>
   18a08:	mov	r6, #0
   18a0c:	mov	r0, r6
   18a10:	pop	{r4, r5, r6, sl, fp, pc}
   18a14:	mov	r0, r4
   18a18:	pop	{r4, r5, r6, sl, fp, pc}
   18a1c:	push	{r4, sl, fp, lr}
   18a20:	add	fp, sp, #8
   18a24:	mov	r4, r0
   18a28:	ldrb	r0, [r0, #9]
   18a2c:	tst	r0, #64	; 0x40
   18a30:	movne	r0, r4
   18a34:	blne	186a8 <fputs@plt+0x72c0>
   18a38:	ldrb	r0, [r4, #8]
   18a3c:	tst	r0, #18
   18a40:	beq	18aac <fputs@plt+0x76c4>
   18a44:	ldr	r0, [r4, #24]
   18a48:	cmp	r0, #0
   18a4c:	beq	18a5c <fputs@plt+0x7674>
   18a50:	ldrd	r0, [r4, #16]
   18a54:	cmp	r0, r1
   18a58:	beq	18aac <fputs@plt+0x76c4>
   18a5c:	ldr	r0, [r4, #12]
   18a60:	add	r1, r0, #2
   18a64:	mov	r0, r4
   18a68:	mov	r2, #1
   18a6c:	bl	31470 <fputs@plt+0x20088>
   18a70:	mov	r1, r0
   18a74:	mov	r0, #7
   18a78:	cmp	r1, #0
   18a7c:	popne	{r4, sl, fp, pc}
   18a80:	ldr	r0, [r4, #12]
   18a84:	ldr	r1, [r4, #16]
   18a88:	mov	r2, #0
   18a8c:	strb	r2, [r1, r0]
   18a90:	ldr	r0, [r4, #12]
   18a94:	ldr	r1, [r4, #16]
   18a98:	add	r0, r0, r1
   18a9c:	strb	r2, [r0, #1]
   18aa0:	ldrh	r0, [r4, #8]
   18aa4:	orr	r0, r0, #512	; 0x200
   18aa8:	strh	r0, [r4, #8]
   18aac:	ldrh	r0, [r4, #8]
   18ab0:	movw	r1, #61439	; 0xefff
   18ab4:	and	r0, r0, r1
   18ab8:	strh	r0, [r4, #8]
   18abc:	mov	r0, #0
   18ac0:	pop	{r4, sl, fp, pc}
   18ac4:	cmp	r0, #0
   18ac8:	bxeq	lr
   18acc:	push	{r4, sl, fp, lr}
   18ad0:	add	fp, sp, #8
   18ad4:	mov	r4, r0
   18ad8:	bl	1862c <fputs@plt+0x7244>
   18adc:	ldr	r0, [r4, #32]
   18ae0:	mov	r1, r4
   18ae4:	pop	{r4, sl, fp, lr}
   18ae8:	b	13ddc <fputs@plt+0x29f4>
   18aec:	b	18ac4 <fputs@plt+0x76dc>
   18af0:	push	{fp, lr}
   18af4:	mov	fp, sp
   18af8:	sub	sp, sp, #8
   18afc:	str	r3, [sp]
   18b00:	mov	r3, #0
   18b04:	bl	18b10 <fputs@plt+0x7728>
   18b08:	mov	sp, fp
   18b0c:	pop	{fp, pc}
   18b10:	push	{r4, r5, fp, lr}
   18b14:	add	fp, sp, #8
   18b18:	sub	sp, sp, #8
   18b1c:	mov	r5, r0
   18b20:	ldr	r0, [r0]
   18b24:	ldr	r4, [fp, #8]
   18b28:	str	r4, [sp]
   18b2c:	bl	18c20 <fputs@plt+0x7838>
   18b30:	cmp	r0, #18
   18b34:	subne	sp, fp, #8
   18b38:	popne	{r4, r5, fp, pc}
   18b3c:	mov	r0, r5
   18b40:	sub	sp, fp, #8
   18b44:	pop	{r4, r5, fp, lr}
   18b48:	b	190ec <fputs@plt+0x7d04>
   18b4c:	mov	ip, r0
   18b50:	subs	r0, r2, #-2147483648	; 0x80000000
   18b54:	sbcs	r0, r3, #0
   18b58:	bcc	18b70 <fputs@plt+0x7788>
   18b5c:	ldr	r2, [sp]
   18b60:	mov	r0, r1
   18b64:	mov	r1, r2
   18b68:	mov	r2, ip
   18b6c:	b	18b7c <fputs@plt+0x7794>
   18b70:	mov	r0, ip
   18b74:	mov	r3, #0
   18b78:	b	18b10 <fputs@plt+0x7728>
   18b7c:	push	{r4, sl, fp, lr}
   18b80:	add	fp, sp, #8
   18b84:	mov	r4, r2
   18b88:	add	r2, r1, #1
   18b8c:	cmp	r2, #2
   18b90:	bcc	18b98 <fputs@plt+0x77b0>
   18b94:	blx	r1
   18b98:	cmp	r4, #0
   18b9c:	popeq	{r4, sl, fp, pc}
   18ba0:	mov	r0, r4
   18ba4:	pop	{r4, sl, fp, lr}
   18ba8:	b	190ec <fputs@plt+0x7d04>
   18bac:	ldr	r0, [r0]
   18bb0:	b	18bb4 <fputs@plt+0x77cc>
   18bb4:	push	{r4, sl, fp, lr}
   18bb8:	add	fp, sp, #8
   18bbc:	vpush	{d8}
   18bc0:	vorr	d8, d0, d0
   18bc4:	mov	r4, r0
   18bc8:	bl	18e70 <fputs@plt+0x7a88>
   18bcc:	vorr	d0, d8, d8
   18bd0:	bl	20824 <fputs@plt+0xf43c>
   18bd4:	cmp	r0, #0
   18bd8:	moveq	r0, #8
   18bdc:	strheq	r0, [r4, #8]
   18be0:	vstreq	d8, [r4]
   18be4:	vpop	{d8}
   18be8:	pop	{r4, sl, fp, pc}
   18bec:	push	{fp, lr}
   18bf0:	mov	fp, sp
   18bf4:	sub	sp, sp, #8
   18bf8:	mov	r3, #1
   18bfc:	strb	r3, [r0, #25]
   18c00:	str	r3, [r0, #20]
   18c04:	ldr	r0, [r0]
   18c08:	mvn	r3, #0
   18c0c:	str	r3, [sp]
   18c10:	mov	r3, #1
   18c14:	bl	18c20 <fputs@plt+0x7838>
   18c18:	mov	sp, fp
   18c1c:	pop	{fp, pc}
   18c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c24:	add	fp, sp, #28
   18c28:	sub	sp, sp, #4
   18c2c:	mov	r4, r0
   18c30:	cmp	r1, #0
   18c34:	beq	18c58 <fputs@plt+0x7870>
   18c38:	mov	r6, r3
   18c3c:	mov	r5, r2
   18c40:	mov	r7, r1
   18c44:	ldr	r0, [r4, #32]
   18c48:	cmp	r0, #0
   18c4c:	beq	18c6c <fputs@plt+0x7884>
   18c50:	ldr	r9, [r0, #92]	; 0x5c
   18c54:	b	18c74 <fputs@plt+0x788c>
   18c58:	mov	r0, r4
   18c5c:	bl	18e70 <fputs@plt+0x7a88>
   18c60:	mov	r0, #0
   18c64:	sub	sp, fp, #28
   18c68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c6c:	movw	r9, #51712	; 0xca00
   18c70:	movt	r9, #15258	; 0x3b9a
   18c74:	ldr	r8, [fp, #8]
   18c78:	mov	sl, #2
   18c7c:	cmp	r6, #0
   18c80:	movweq	sl, #16
   18c84:	cmn	r5, #1
   18c88:	ble	18cc8 <fputs@plt+0x78e0>
   18c8c:	cmn	r8, #1
   18c90:	beq	18d38 <fputs@plt+0x7950>
   18c94:	mov	r0, r4
   18c98:	bl	1862c <fputs@plt+0x7244>
   18c9c:	str	r7, [r4, #16]
   18ca0:	movw	r0, #17156	; 0x4304
   18ca4:	movt	r0, #1
   18ca8:	cmp	r8, r0
   18cac:	beq	18ce8 <fputs@plt+0x7900>
   18cb0:	str	r8, [r4, #36]	; 0x24
   18cb4:	mov	r0, #1024	; 0x400
   18cb8:	cmp	r8, #0
   18cbc:	movweq	r0, #2048	; 0x800
   18cc0:	orr	sl, sl, r0
   18cc4:	b	18d94 <fputs@plt+0x79ac>
   18cc8:	cmp	r6, #1
   18ccc:	bne	18d00 <fputs@plt+0x7918>
   18cd0:	mov	r0, r7
   18cd4:	bl	13690 <fputs@plt+0x22a8>
   18cd8:	mov	r5, r0
   18cdc:	cmp	r0, r9
   18ce0:	addgt	r5, r9, #1
   18ce4:	b	18d2c <fputs@plt+0x7944>
   18ce8:	str	r7, [r4, #20]
   18cec:	ldr	r0, [r4, #32]
   18cf0:	mov	r1, r7
   18cf4:	bl	20738 <fputs@plt+0xf350>
   18cf8:	str	r0, [r4, #24]
   18cfc:	b	18d94 <fputs@plt+0x79ac>
   18d00:	mov	r5, #0
   18d04:	cmp	r9, #0
   18d08:	bmi	18d2c <fputs@plt+0x7944>
   18d0c:	mov	r0, r7
   18d10:	ldrb	r1, [r0, r5]!
   18d14:	ldrb	r0, [r0, #1]
   18d18:	orrs	r0, r0, r1
   18d1c:	beq	18d2c <fputs@plt+0x7944>
   18d20:	add	r5, r5, #2
   18d24:	cmp	r5, r9
   18d28:	ble	18d0c <fputs@plt+0x7924>
   18d2c:	orr	sl, sl, #512	; 0x200
   18d30:	cmn	r8, #1
   18d34:	bne	18c94 <fputs@plt+0x78ac>
   18d38:	tst	sl, #512	; 0x200
   18d3c:	mov	r8, r5
   18d40:	beq	18d54 <fputs@plt+0x796c>
   18d44:	cmp	r6, #1
   18d48:	mov	r0, r6
   18d4c:	movwne	r0, #2
   18d50:	add	r8, r5, r0
   18d54:	mov	r0, #18
   18d58:	cmp	r5, r9
   18d5c:	bgt	18dc8 <fputs@plt+0x79e0>
   18d60:	cmp	r8, #32
   18d64:	mov	r1, r8
   18d68:	movle	r1, #32
   18d6c:	mov	r0, r4
   18d70:	bl	31d60 <fputs@plt+0x20978>
   18d74:	mov	r1, r0
   18d78:	mov	r0, #7
   18d7c:	cmp	r1, #0
   18d80:	bne	18dc8 <fputs@plt+0x79e0>
   18d84:	ldr	r0, [r4, #16]
   18d88:	mov	r1, r7
   18d8c:	mov	r2, r8
   18d90:	bl	11244 <memcpy@plt>
   18d94:	strh	sl, [r4, #8]
   18d98:	str	r5, [r4, #12]
   18d9c:	cmp	r6, #0
   18da0:	movweq	r6, #1
   18da4:	strb	r6, [r4, #10]
   18da8:	cmp	r6, #1
   18dac:	beq	18dd0 <fputs@plt+0x79e8>
   18db0:	mov	r0, r4
   18db4:	bl	326ec <fputs@plt+0x21304>
   18db8:	mov	r1, r0
   18dbc:	mov	r0, #7
   18dc0:	cmp	r1, #0
   18dc4:	beq	18dd0 <fputs@plt+0x79e8>
   18dc8:	sub	sp, fp, #28
   18dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18dd0:	mov	r0, #0
   18dd4:	cmp	r5, r9
   18dd8:	movwgt	r0, #18
   18ddc:	sub	sp, fp, #28
   18de0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18de4:	push	{fp, lr}
   18de8:	mov	fp, sp
   18dec:	sub	sp, sp, #8
   18df0:	mov	r3, #1
   18df4:	strb	r3, [r0, #25]
   18df8:	str	r3, [r0, #20]
   18dfc:	ldr	r0, [r0]
   18e00:	mvn	r3, #0
   18e04:	str	r3, [sp]
   18e08:	mov	r3, #2
   18e0c:	bl	18c20 <fputs@plt+0x7838>
   18e10:	mov	sp, fp
   18e14:	pop	{fp, pc}
   18e18:	ldr	r0, [r0]
   18e1c:	asr	r3, r1, #31
   18e20:	mov	r2, r1
   18e24:	b	18e28 <fputs@plt+0x7a40>
   18e28:	push	{r5, sl, fp, lr}
   18e2c:	add	fp, sp, #8
   18e30:	mov	r5, r3
   18e34:	ldrh	r3, [r0, #8]
   18e38:	movw	r1, #9312	; 0x2460
   18e3c:	tst	r3, r1
   18e40:	beq	18e50 <fputs@plt+0x7a68>
   18e44:	mov	r3, r5
   18e48:	pop	{r5, sl, fp, lr}
   18e4c:	b	327ac <fputs@plt+0x213c4>
   18e50:	mov	r1, #4
   18e54:	strh	r1, [r0, #8]
   18e58:	stm	r0, {r2, r5}
   18e5c:	pop	{r5, sl, fp, pc}
   18e60:	ldr	r0, [r0]
   18e64:	b	18e28 <fputs@plt+0x7a40>
   18e68:	ldr	r0, [r0]
   18e6c:	b	18e70 <fputs@plt+0x7a88>
   18e70:	ldrh	r1, [r0, #8]
   18e74:	movw	r2, #9312	; 0x2460
   18e78:	tst	r1, r2
   18e7c:	moveq	r1, #1
   18e80:	strheq	r1, [r0, #8]
   18e84:	bxeq	lr
   18e88:	b	312e0 <fputs@plt+0x1fef8>
   18e8c:	ldr	r0, [r0]
   18e90:	strb	r1, [r0, #11]
   18e94:	ldrh	r1, [r0, #8]
   18e98:	orr	r1, r1, #32768	; 0x8000
   18e9c:	strh	r1, [r0, #8]
   18ea0:	bx	lr
   18ea4:	push	{fp, lr}
   18ea8:	mov	fp, sp
   18eac:	sub	sp, sp, #8
   18eb0:	str	r3, [sp]
   18eb4:	mov	r3, #1
   18eb8:	bl	18b10 <fputs@plt+0x7728>
   18ebc:	mov	sp, fp
   18ec0:	pop	{fp, pc}
   18ec4:	mov	ip, r0
   18ec8:	subs	r0, r2, #-2147483648	; 0x80000000
   18ecc:	sbcs	r0, r3, #0
   18ed0:	bcc	18ee8 <fputs@plt+0x7b00>
   18ed4:	ldr	r2, [sp]
   18ed8:	mov	r0, r1
   18edc:	mov	r1, r2
   18ee0:	mov	r2, ip
   18ee4:	b	18b7c <fputs@plt+0x7794>
   18ee8:	ldr	r3, [sp, #4]
   18eec:	cmp	r3, #4
   18ef0:	movweq	r3, #2
   18ef4:	mov	r0, ip
   18ef8:	b	18b10 <fputs@plt+0x7728>
   18efc:	push	{fp, lr}
   18f00:	mov	fp, sp
   18f04:	sub	sp, sp, #8
   18f08:	str	r3, [sp]
   18f0c:	mov	r3, #2
   18f10:	bl	18b10 <fputs@plt+0x7728>
   18f14:	mov	sp, fp
   18f18:	pop	{fp, pc}
   18f1c:	push	{fp, lr}
   18f20:	mov	fp, sp
   18f24:	sub	sp, sp, #8
   18f28:	str	r3, [sp]
   18f2c:	mov	r3, #3
   18f30:	bl	18b10 <fputs@plt+0x7728>
   18f34:	mov	sp, fp
   18f38:	pop	{fp, pc}
   18f3c:	push	{fp, lr}
   18f40:	mov	fp, sp
   18f44:	sub	sp, sp, #8
   18f48:	str	r3, [sp]
   18f4c:	mov	r3, #2
   18f50:	bl	18b10 <fputs@plt+0x7728>
   18f54:	mov	sp, fp
   18f58:	pop	{fp, pc}
   18f5c:	ldr	r0, [r0]
   18f60:	b	18f64 <fputs@plt+0x7b7c>
   18f64:	push	{r4, r5, fp, lr}
   18f68:	add	fp, sp, #8
   18f6c:	mov	r5, r1
   18f70:	mov	r4, r0
   18f74:	ldrh	r0, [r0, #8]
   18f78:	movw	r1, #9312	; 0x2460
   18f7c:	tst	r0, r1
   18f80:	movne	r0, r4
   18f84:	blne	312e0 <fputs@plt+0x1fef8>
   18f88:	mov	r0, r5
   18f8c:	vld1.64	{d16-d17}, [r0]!
   18f90:	ldr	r0, [r0]
   18f94:	str	r0, [r4, #16]
   18f98:	mov	r0, #8
   18f9c:	mov	r1, r4
   18fa0:	vst1.64	{d16-d17}, [r1], r0
   18fa4:	ldrh	r2, [r1]
   18fa8:	movw	r0, #64511	; 0xfbff
   18fac:	and	r0, r2, r0
   18fb0:	strh	r0, [r1]
   18fb4:	tst	r2, #18
   18fb8:	beq	18fdc <fputs@plt+0x7bf4>
   18fbc:	ldrb	r1, [r5, #9]
   18fc0:	tst	r1, #8
   18fc4:	bne	18fdc <fputs@plt+0x7bf4>
   18fc8:	orr	r0, r0, #4096	; 0x1000
   18fcc:	strh	r0, [r4, #8]
   18fd0:	mov	r0, r4
   18fd4:	pop	{r4, r5, fp, lr}
   18fd8:	b	18a1c <fputs@plt+0x7634>
   18fdc:	mov	r0, #0
   18fe0:	pop	{r4, r5, fp, pc}
   18fe4:	ldr	r0, [r0]
   18fe8:	b	18fec <fputs@plt+0x7c04>
   18fec:	push	{r4, r5, fp, lr}
   18ff0:	add	fp, sp, #8
   18ff4:	mov	r4, r1
   18ff8:	mov	r5, r0
   18ffc:	bl	1862c <fputs@plt+0x7244>
   19000:	mov	r0, #0
   19004:	movw	r1, #16400	; 0x4010
   19008:	strh	r1, [r5, #8]
   1900c:	str	r0, [r5, #12]
   19010:	str	r0, [r5, #16]
   19014:	mov	r0, #1
   19018:	strb	r0, [r5, #10]
   1901c:	bic	r0, r4, r4, asr #31
   19020:	str	r0, [r5]
   19024:	pop	{r4, r5, fp, pc}
   19028:	push	{fp, lr}
   1902c:	mov	fp, sp
   19030:	ldr	r0, [r0]
   19034:	ldr	r1, [r0, #32]
   19038:	ldr	lr, [r1, #92]	; 0x5c
   1903c:	mov	ip, #18
   19040:	subs	r1, lr, r2
   19044:	rscs	r1, r3, lr, asr #31
   19048:	bcc	19058 <fputs@plt+0x7c70>
   1904c:	mov	r1, r2
   19050:	bl	18fec <fputs@plt+0x7c04>
   19054:	mov	ip, #0
   19058:	mov	r0, ip
   1905c:	pop	{fp, pc}
   19060:	push	{r4, sl, fp, lr}
   19064:	add	fp, sp, #8
   19068:	sub	sp, sp, #8
   1906c:	mov	r2, #1
   19070:	strb	r2, [r0, #25]
   19074:	str	r1, [r0, #20]
   19078:	ldr	r4, [r0]
   1907c:	ldrb	r0, [r4, #8]
   19080:	tst	r0, #1
   19084:	beq	190ac <fputs@plt+0x7cc4>
   19088:	mov	r0, r1
   1908c:	bl	190b4 <fputs@plt+0x7ccc>
   19090:	mov	r1, r0
   19094:	mov	r0, #0
   19098:	str	r0, [sp]
   1909c:	mov	r0, r4
   190a0:	mvn	r2, #0
   190a4:	mov	r3, #1
   190a8:	bl	18c20 <fputs@plt+0x7838>
   190ac:	sub	sp, fp, #8
   190b0:	pop	{r4, sl, fp, pc}
   190b4:	cmp	r0, #516	; 0x204
   190b8:	movweq	r0, #36963	; 0x9063
   190bc:	movteq	r0, #8
   190c0:	bxeq	lr
   190c4:	uxtb	r1, r0
   190c8:	movw	r0, #36949	; 0x9055
   190cc:	movt	r0, #8
   190d0:	cmp	r1, #26
   190d4:	bxhi	lr
   190d8:	cmp	r1, #2
   190dc:	movwne	r0, #18884	; 0x49c4
   190e0:	movtne	r0, #8
   190e4:	ldrne	r0, [r0, r1, lsl #2]
   190e8:	bx	lr
   190ec:	push	{fp, lr}
   190f0:	mov	fp, sp
   190f4:	sub	sp, sp, #8
   190f8:	mov	r1, #1
   190fc:	strb	r1, [r0, #25]
   19100:	mov	r1, #18
   19104:	str	r1, [r0, #20]
   19108:	ldr	r0, [r0]
   1910c:	mov	r1, #0
   19110:	str	r1, [sp]
   19114:	movw	r1, #19978	; 0x4e0a
   19118:	movt	r1, #8
   1911c:	mvn	r2, #0
   19120:	mov	r3, #1
   19124:	bl	18c20 <fputs@plt+0x7838>
   19128:	mov	sp, fp
   1912c:	pop	{fp, pc}
   19130:	push	{r4, sl, fp, lr}
   19134:	add	fp, sp, #8
   19138:	mov	r4, r0
   1913c:	ldr	r0, [r0]
   19140:	bl	18e70 <fputs@plt+0x7a88>
   19144:	mov	r0, #1
   19148:	strb	r0, [r4, #25]
   1914c:	mov	r0, #7
   19150:	str	r0, [r4, #20]
   19154:	ldr	r0, [r4]
   19158:	ldr	r0, [r0, #32]
   1915c:	pop	{r4, sl, fp, lr}
   19160:	b	19164 <fputs@plt+0x7d7c>
   19164:	ldrb	r1, [r0, #69]	; 0x45
   19168:	cmp	r1, #0
   1916c:	bxne	lr
   19170:	ldrb	r1, [r0, #70]	; 0x46
   19174:	cmp	r1, #0
   19178:	beq	19180 <fputs@plt+0x7d98>
   1917c:	bx	lr
   19180:	mov	r1, #1
   19184:	strb	r1, [r0, #69]	; 0x45
   19188:	ldr	r2, [r0, #164]	; 0xa4
   1918c:	cmp	r2, #1
   19190:	strge	r1, [r0, #248]	; 0xf8
   19194:	ldr	r1, [r0, #256]	; 0x100
   19198:	add	r1, r1, #1
   1919c:	str	r1, [r0, #256]	; 0x100
   191a0:	bx	lr
   191a4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   191a8:	add	fp, sp, #24
   191ac:	mov	r5, r0
   191b0:	bl	192a4 <fputs@plt+0x7ebc>
   191b4:	cmp	r0, #0
   191b8:	beq	191cc <fputs@plt+0x7de4>
   191bc:	movw	r0, #7630	; 0x1dce
   191c0:	movt	r0, #1
   191c4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   191c8:	b	1372c <fputs@plt+0x2344>
   191cc:	ldrb	r0, [r5, #87]	; 0x57
   191d0:	and	r0, r0, #253	; 0xfd
   191d4:	strb	r0, [r5, #87]	; 0x57
   191d8:	ldr	r8, [r5]
   191dc:	mov	r0, r5
   191e0:	bl	192d0 <fputs@plt+0x7ee8>
   191e4:	mov	r6, r0
   191e8:	cmp	r0, #17
   191ec:	bne	19294 <fputs@plt+0x7eac>
   191f0:	mov	r7, #51	; 0x33
   191f4:	subs	r7, r7, #1
   191f8:	beq	19240 <fputs@plt+0x7e58>
   191fc:	ldr	r4, [r5, #76]	; 0x4c
   19200:	mov	r0, r5
   19204:	bl	1949c <fputs@plt+0x80b4>
   19208:	cmp	r0, #0
   1920c:	bne	19248 <fputs@plt+0x7e60>
   19210:	mov	r0, r5
   19214:	bl	1843c <fputs@plt+0x7054>
   19218:	cmp	r4, #0
   1921c:	ldrbpl	r0, [r5, #87]	; 0x57
   19220:	orrpl	r0, r0, #2
   19224:	strbpl	r0, [r5, #87]	; 0x57
   19228:	mov	r0, r5
   1922c:	bl	192d0 <fputs@plt+0x7ee8>
   19230:	cmp	r0, #17
   19234:	beq	191f4 <fputs@plt+0x7e0c>
   19238:	mov	r6, r0
   1923c:	b	19294 <fputs@plt+0x7eac>
   19240:	mov	r6, #17
   19244:	b	19294 <fputs@plt+0x7eac>
   19248:	mov	r6, r0
   1924c:	ldr	r0, [r8, #240]	; 0xf0
   19250:	bl	18740 <fputs@plt+0x7358>
   19254:	mov	r7, r0
   19258:	ldr	r1, [r5, #44]	; 0x2c
   1925c:	mov	r0, r8
   19260:	bl	13ddc <fputs@plt+0x29f4>
   19264:	ldrb	r0, [r8, #69]	; 0x45
   19268:	cmp	r0, #0
   1926c:	beq	19280 <fputs@plt+0x7e98>
   19270:	mov	r6, #7
   19274:	str	r6, [r5, #80]	; 0x50
   19278:	mov	r0, #0
   1927c:	b	19290 <fputs@plt+0x7ea8>
   19280:	mov	r0, r8
   19284:	mov	r1, r7
   19288:	bl	19540 <fputs@plt+0x8158>
   1928c:	str	r6, [r5, #80]	; 0x50
   19290:	str	r0, [r5, #44]	; 0x2c
   19294:	mov	r0, r8
   19298:	mov	r1, r6
   1929c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   192a0:	b	18404 <fputs@plt+0x701c>
   192a4:	cmp	r0, #0
   192a8:	beq	192b0 <fputs@plt+0x7ec8>
   192ac:	b	1831c <fputs@plt+0x6f34>
   192b0:	push	{fp, lr}
   192b4:	mov	fp, sp
   192b8:	movw	r1, #21361	; 0x5371
   192bc:	movt	r1, #8
   192c0:	mov	r0, #21
   192c4:	bl	15994 <fputs@plt+0x45ac>
   192c8:	mov	r0, #1
   192cc:	pop	{fp, pc}
   192d0:	push	{r4, r5, r6, r7, fp, lr}
   192d4:	add	fp, sp, #16
   192d8:	mov	r4, r0
   192dc:	ldr	r0, [r0, #40]	; 0x28
   192e0:	movw	r1, #3491	; 0xda3
   192e4:	movt	r1, #48626	; 0xbdf2
   192e8:	cmp	r0, r1
   192ec:	movne	r0, r4
   192f0:	blne	1843c <fputs@plt+0x7054>
   192f4:	ldr	r5, [r4]
   192f8:	ldrb	r0, [r5, #69]	; 0x45
   192fc:	cmp	r0, #0
   19300:	beq	19310 <fputs@plt+0x7f28>
   19304:	mov	r0, #7
   19308:	str	r0, [r4, #80]	; 0x50
   1930c:	pop	{r4, r5, r6, r7, fp, pc}
   19310:	ldr	r0, [r4, #76]	; 0x4c
   19314:	cmp	r0, #0
   19318:	ble	19338 <fputs@plt+0x7f50>
   1931c:	ldrb	r0, [r4, #89]	; 0x59
   19320:	tst	r0, #3
   19324:	beq	193d4 <fputs@plt+0x7fec>
   19328:	mov	r0, r4
   1932c:	bl	327d8 <fputs@plt+0x213f0>
   19330:	mov	r7, r0
   19334:	b	193f8 <fputs@plt+0x8010>
   19338:	ldrb	r1, [r4, #87]	; 0x57
   1933c:	tst	r1, #1
   19340:	bne	1948c <fputs@plt+0x80a4>
   19344:	cmn	r0, #1
   19348:	bgt	1931c <fputs@plt+0x7f34>
   1934c:	ldr	r0, [r5, #152]	; 0x98
   19350:	cmp	r0, #0
   19354:	moveq	r0, #0
   19358:	streq	r0, [r5, #248]	; 0xf8
   1935c:	ldr	r0, [r5, #188]	; 0xbc
   19360:	cmp	r0, #0
   19364:	beq	1938c <fputs@plt+0x7fa4>
   19368:	ldrb	r0, [r5, #149]	; 0x95
   1936c:	cmp	r0, #0
   19370:	bne	1938c <fputs@plt+0x7fa4>
   19374:	ldr	r0, [r4, #168]	; 0xa8
   19378:	cmp	r0, #0
   1937c:	beq	1938c <fputs@plt+0x7fa4>
   19380:	ldr	r0, [r5]
   19384:	add	r1, r4, #128	; 0x80
   19388:	bl	2f968 <fputs@plt+0x1e580>
   1938c:	ldr	r0, [r5, #152]	; 0x98
   19390:	add	r0, r0, #1
   19394:	str	r0, [r5, #152]	; 0x98
   19398:	ldrb	r0, [r4, #89]	; 0x59
   1939c:	tst	r0, #32
   193a0:	bne	193b0 <fputs@plt+0x7fc8>
   193a4:	ldr	r0, [r5, #160]	; 0xa0
   193a8:	add	r0, r0, #1
   193ac:	str	r0, [r5, #160]	; 0xa0
   193b0:	ldrb	r0, [r4, #89]	; 0x59
   193b4:	tst	r0, #64	; 0x40
   193b8:	beq	193c8 <fputs@plt+0x7fe0>
   193bc:	ldr	r0, [r5, #156]	; 0x9c
   193c0:	add	r0, r0, #1
   193c4:	str	r0, [r5, #156]	; 0x9c
   193c8:	mov	r0, #0
   193cc:	str	r0, [r4, #76]	; 0x4c
   193d0:	b	1931c <fputs@plt+0x7f34>
   193d4:	ldr	r0, [r5, #164]	; 0xa4
   193d8:	add	r0, r0, #1
   193dc:	str	r0, [r5, #164]	; 0xa4
   193e0:	mov	r0, r4
   193e4:	bl	32b90 <fputs@plt+0x217a8>
   193e8:	mov	r7, r0
   193ec:	ldr	r0, [r5, #164]	; 0xa4
   193f0:	sub	r0, r0, #1
   193f4:	str	r0, [r5, #164]	; 0xa4
   193f8:	mov	r6, #100	; 0x64
   193fc:	cmp	r7, #100	; 0x64
   19400:	beq	19440 <fputs@plt+0x8058>
   19404:	ldrd	r0, [r4, #128]	; 0x80
   19408:	subs	r0, r0, #1
   1940c:	sbcs	r0, r1, #0
   19410:	movge	r0, r5
   19414:	movge	r1, r4
   19418:	blge	1834c <fputs@plt+0x6f64>
   1941c:	cmp	r7, #101	; 0x65
   19420:	mov	r6, r7
   19424:	bne	19440 <fputs@plt+0x8058>
   19428:	mov	r0, r5
   1942c:	bl	38a6c <fputs@plt+0x27684>
   19430:	str	r0, [r4, #80]	; 0x50
   19434:	mov	r6, #1
   19438:	cmp	r0, #0
   1943c:	movweq	r6, #101	; 0x65
   19440:	str	r6, [r5, #52]	; 0x34
   19444:	ldr	r0, [r4]
   19448:	ldr	r1, [r4, #80]	; 0x50
   1944c:	bl	18404 <fputs@plt+0x701c>
   19450:	cmp	r0, #7
   19454:	moveq	r0, #7
   19458:	streq	r0, [r4, #80]	; 0x50
   1945c:	orr	r0, r6, #1
   19460:	cmp	r0, #101	; 0x65
   19464:	beq	19480 <fputs@plt+0x8098>
   19468:	ldrsb	r0, [r4, #89]	; 0x59
   1946c:	cmn	r0, #1
   19470:	bgt	19480 <fputs@plt+0x8098>
   19474:	mov	r0, r4
   19478:	bl	2fdf8 <fputs@plt+0x1ea10>
   1947c:	mov	r6, r0
   19480:	ldr	r0, [r5, #56]	; 0x38
   19484:	and	r0, r0, r6
   19488:	pop	{r4, r5, r6, r7, fp, pc}
   1948c:	mov	r0, #17
   19490:	str	r0, [r4, #80]	; 0x50
   19494:	mov	r6, #1
   19498:	b	1945c <fputs@plt+0x8074>
   1949c:	push	{r4, r5, r6, sl, fp, lr}
   194a0:	add	fp, sp, #16
   194a4:	sub	sp, sp, #16
   194a8:	mov	r4, r0
   194ac:	bl	1827c <fputs@plt+0x6e94>
   194b0:	mov	r5, r0
   194b4:	mov	r0, r4
   194b8:	bl	4748c <fputs@plt+0x360a4>
   194bc:	mov	r6, r0
   194c0:	mov	r0, #0
   194c4:	add	r1, sp, #12
   194c8:	str	r4, [sp]
   194cc:	str	r1, [sp, #4]
   194d0:	str	r0, [sp, #8]
   194d4:	mov	r0, r6
   194d8:	mov	r1, r5
   194dc:	mvn	r2, #0
   194e0:	mov	r3, #0
   194e4:	bl	1c0b0 <fputs@plt+0xacc8>
   194e8:	mov	r5, r0
   194ec:	cmp	r0, #0
   194f0:	beq	19508 <fputs@plt+0x8120>
   194f4:	cmp	r5, #7
   194f8:	bne	19534 <fputs@plt+0x814c>
   194fc:	mov	r0, r6
   19500:	bl	19164 <fputs@plt+0x7d7c>
   19504:	b	19534 <fputs@plt+0x814c>
   19508:	ldr	r6, [sp, #12]
   1950c:	mov	r0, r6
   19510:	mov	r1, r4
   19514:	bl	47494 <fputs@plt+0x360ac>
   19518:	mov	r0, r6
   1951c:	mov	r1, r4
   19520:	bl	1a190 <fputs@plt+0x8da8>
   19524:	mov	r0, r6
   19528:	bl	4752c <fputs@plt+0x36144>
   1952c:	mov	r0, r6
   19530:	bl	183b4 <fputs@plt+0x6fcc>
   19534:	mov	r0, r5
   19538:	sub	sp, fp, #16
   1953c:	pop	{r4, r5, r6, sl, fp, pc}
   19540:	push	{r4, r5, r6, r7, fp, lr}
   19544:	add	fp, sp, #16
   19548:	mov	r5, #0
   1954c:	cmp	r1, #0
   19550:	beq	19594 <fputs@plt+0x81ac>
   19554:	mov	r4, r1
   19558:	mov	r7, r0
   1955c:	mov	r0, r1
   19560:	bl	13690 <fputs@plt+0x22a8>
   19564:	add	r6, r0, #1
   19568:	asr	r3, r6, #31
   1956c:	mov	r0, r7
   19570:	mov	r2, r6
   19574:	bl	1a918 <fputs@plt+0x9530>
   19578:	cmp	r0, #0
   1957c:	beq	19594 <fputs@plt+0x81ac>
   19580:	mov	r7, r0
   19584:	mov	r1, r4
   19588:	mov	r2, r6
   1958c:	bl	11244 <memcpy@plt>
   19590:	mov	r5, r7
   19594:	mov	r0, r5
   19598:	pop	{r4, r5, r6, r7, fp, pc}
   1959c:	ldr	r0, [r0, #4]
   195a0:	ldr	r0, [r0, #4]
   195a4:	bx	lr
   195a8:	ldr	r0, [r0]
   195ac:	ldr	r0, [r0, #32]
   195b0:	bx	lr
   195b4:	ldr	r2, [r0, #8]
   195b8:	ldrb	r3, [r2, #9]
   195bc:	tst	r3, #32
   195c0:	ldrne	r0, [r2, #16]
   195c4:	bxne	lr
   195c8:	b	195cc <fputs@plt+0x81e4>
   195cc:	push	{r4, r5, r6, sl, fp, lr}
   195d0:	add	fp, sp, #16
   195d4:	ldr	r4, [r0, #8]
   195d8:	cmp	r1, #0
   195dc:	ble	19620 <fputs@plt+0x8238>
   195e0:	mov	r5, r1
   195e4:	mov	r6, r0
   195e8:	mov	r0, r4
   195ec:	bl	31d60 <fputs@plt+0x20978>
   195f0:	mov	r0, #8192	; 0x2000
   195f4:	strh	r0, [r4, #8]
   195f8:	ldr	r0, [r6, #4]
   195fc:	str	r0, [r4]
   19600:	ldr	r0, [r4, #16]
   19604:	cmp	r0, #0
   19608:	beq	19618 <fputs@plt+0x8230>
   1960c:	mov	r1, #0
   19610:	mov	r2, r5
   19614:	bl	1119c <memset@plt>
   19618:	ldr	r0, [r4, #16]
   1961c:	pop	{r4, r5, r6, sl, fp, pc}
   19620:	mov	r0, r4
   19624:	bl	18e70 <fputs@plt+0x7a88>
   19628:	mov	r0, #0
   1962c:	str	r0, [r4, #16]
   19630:	ldr	r0, [r4, #16]
   19634:	pop	{r4, r5, r6, sl, fp, pc}
   19638:	mov	r2, r0
   1963c:	ldr	r0, [r0, #12]
   19640:	ldr	r3, [r0, #204]	; 0xcc
   19644:	mov	r0, #0
   19648:	cmp	r3, #0
   1964c:	bxeq	lr
   19650:	ldr	ip, [r2, #16]
   19654:	b	19664 <fputs@plt+0x827c>
   19658:	ldr	r3, [r3, #16]
   1965c:	cmp	r3, #0
   19660:	beq	19680 <fputs@plt+0x8298>
   19664:	ldr	r2, [r3]
   19668:	cmp	r2, ip
   1966c:	bne	19658 <fputs@plt+0x8270>
   19670:	ldr	r2, [r3, #4]
   19674:	cmp	r2, r1
   19678:	bne	19658 <fputs@plt+0x8270>
   1967c:	ldr	r0, [r3, #8]
   19680:	bx	lr
   19684:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19688:	add	fp, sp, #24
   1968c:	mov	r8, r2
   19690:	cmp	r1, #0
   19694:	bmi	1975c <fputs@plt+0x8374>
   19698:	mov	r7, r1
   1969c:	mov	r6, r0
   196a0:	ldr	r4, [r0, #12]
   196a4:	ldr	r5, [r4, #204]	; 0xcc
   196a8:	cmp	r5, #0
   196ac:	beq	196fc <fputs@plt+0x8314>
   196b0:	ldr	r0, [r6, #16]
   196b4:	b	196c4 <fputs@plt+0x82dc>
   196b8:	ldr	r5, [r5, #16]
   196bc:	cmp	r5, #0
   196c0:	beq	196fc <fputs@plt+0x8314>
   196c4:	ldr	r1, [r5]
   196c8:	cmp	r1, r0
   196cc:	bne	196b8 <fputs@plt+0x82d0>
   196d0:	ldr	r1, [r5, #4]
   196d4:	cmp	r1, r7
   196d8:	bne	196b8 <fputs@plt+0x82d0>
   196dc:	ldr	r1, [r5, #12]
   196e0:	cmp	r1, #0
   196e4:	beq	19750 <fputs@plt+0x8368>
   196e8:	ldr	r0, [r5, #8]
   196ec:	mov	r4, r3
   196f0:	blx	r1
   196f4:	mov	r3, r4
   196f8:	b	19750 <fputs@plt+0x8368>
   196fc:	ldr	r0, [r4]
   19700:	mov	r2, #20
   19704:	mov	r5, r3
   19708:	mov	r3, #0
   1970c:	bl	19774 <fputs@plt+0x838c>
   19710:	mov	r3, r5
   19714:	cmp	r0, #0
   19718:	beq	1975c <fputs@plt+0x8374>
   1971c:	mov	r5, r0
   19720:	ldr	r0, [r6, #16]
   19724:	stm	r5, {r0, r7}
   19728:	ldr	r0, [r4, #204]	; 0xcc
   1972c:	str	r0, [r5, #16]
   19730:	str	r5, [r4, #204]	; 0xcc
   19734:	ldrb	r0, [r6, #25]
   19738:	cmp	r0, #0
   1973c:	bne	19750 <fputs@plt+0x8368>
   19740:	mov	r0, #1
   19744:	strb	r0, [r6, #25]
   19748:	mov	r0, #0
   1974c:	str	r0, [r6, #20]
   19750:	str	r8, [r5, #8]
   19754:	str	r3, [r5, #12]
   19758:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1975c:	cmp	r3, #0
   19760:	beq	19770 <fputs@plt+0x8388>
   19764:	mov	r0, r8
   19768:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1976c:	bx	r3
   19770:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19774:	push	{r4, r5, fp, lr}
   19778:	add	fp, sp, #8
   1977c:	mov	r4, r2
   19780:	bl	1a918 <fputs@plt+0x9530>
   19784:	mov	r5, r0
   19788:	cmp	r0, #0
   1978c:	beq	197a0 <fputs@plt+0x83b8>
   19790:	mov	r0, r5
   19794:	mov	r1, #0
   19798:	mov	r2, r4
   1979c:	bl	1119c <memset@plt>
   197a0:	mov	r0, r5
   197a4:	pop	{r4, r5, fp, pc}
   197a8:	ldr	r0, [r0, #8]
   197ac:	ldr	r0, [r0, #12]
   197b0:	bx	lr
   197b4:	cmp	r0, #0
   197b8:	ldrhne	r0, [r0, #84]	; 0x54
   197bc:	moveq	r0, #0
   197c0:	bx	lr
   197c4:	mov	r1, r0
   197c8:	mov	r0, #0
   197cc:	cmp	r1, #0
   197d0:	bxeq	lr
   197d4:	ldr	r2, [r1, #20]
   197d8:	cmp	r2, #0
   197dc:	ldrhne	r0, [r1, #84]	; 0x54
   197e0:	bx	lr
   197e4:	push	{r4, r5, fp, lr}
   197e8:	add	fp, sp, #8
   197ec:	mov	r4, r0
   197f0:	bl	1980c <fputs@plt+0x8424>
   197f4:	bl	18650 <fputs@plt+0x7268>
   197f8:	mov	r5, r0
   197fc:	mov	r0, r4
   19800:	bl	19864 <fputs@plt+0x847c>
   19804:	mov	r0, r5
   19808:	pop	{r4, r5, fp, pc}
   1980c:	push	{r4, sl, fp, lr}
   19810:	add	fp, sp, #8
   19814:	movw	r4, #9536	; 0x2540
   19818:	movt	r4, #8
   1981c:	cmp	r0, #0
   19820:	beq	1985c <fputs@plt+0x8474>
   19824:	ldr	r2, [r0, #20]
   19828:	cmp	r2, #0
   1982c:	beq	1984c <fputs@plt+0x8464>
   19830:	ldrh	r3, [r0, #84]	; 0x54
   19834:	cmp	r3, r1
   19838:	bls	1984c <fputs@plt+0x8464>
   1983c:	add	r0, r1, r1, lsl #2
   19840:	add	r4, r2, r0, lsl #3
   19844:	mov	r0, r4
   19848:	pop	{r4, sl, fp, pc}
   1984c:	ldr	r0, [r0]
   19850:	cmp	r0, #0
   19854:	movne	r1, #25
   19858:	blne	168b8 <fputs@plt+0x54d0>
   1985c:	mov	r0, r4
   19860:	pop	{r4, sl, fp, pc}
   19864:	cmp	r0, #0
   19868:	bxeq	lr
   1986c:	push	{r4, sl, fp, lr}
   19870:	add	fp, sp, #8
   19874:	mov	r4, r0
   19878:	ldr	r0, [r0]
   1987c:	ldr	r1, [r4, #80]	; 0x50
   19880:	bl	18404 <fputs@plt+0x701c>
   19884:	str	r0, [r4, #80]	; 0x50
   19888:	pop	{r4, sl, fp, lr}
   1988c:	bx	lr
   19890:	push	{r4, r5, fp, lr}
   19894:	add	fp, sp, #8
   19898:	mov	r4, r0
   1989c:	bl	1980c <fputs@plt+0x8424>
   198a0:	bl	18748 <fputs@plt+0x7360>
   198a4:	mov	r5, r0
   198a8:	mov	r0, r4
   198ac:	bl	19864 <fputs@plt+0x847c>
   198b0:	mov	r0, r5
   198b4:	pop	{r4, r5, fp, pc}
   198b8:	push	{r4, r5, fp, lr}
   198bc:	add	fp, sp, #8
   198c0:	mov	r4, r0
   198c4:	bl	1980c <fputs@plt+0x8424>
   198c8:	bl	187b0 <fputs@plt+0x73c8>
   198cc:	mov	r5, r0
   198d0:	mov	r0, r4
   198d4:	bl	19864 <fputs@plt+0x847c>
   198d8:	mov	r0, r5
   198dc:	pop	{r4, r5, fp, pc}
   198e0:	push	{r4, sl, fp, lr}
   198e4:	add	fp, sp, #8
   198e8:	vpush	{d8}
   198ec:	mov	r4, r0
   198f0:	bl	1980c <fputs@plt+0x8424>
   198f4:	bl	187b8 <fputs@plt+0x73d0>
   198f8:	vmov.f64	d8, d0
   198fc:	mov	r0, r4
   19900:	bl	19864 <fputs@plt+0x847c>
   19904:	vmov.f64	d0, d8
   19908:	vpop	{d8}
   1990c:	pop	{r4, sl, fp, pc}
   19910:	push	{r4, r5, fp, lr}
   19914:	add	fp, sp, #8
   19918:	mov	r4, r0
   1991c:	bl	1980c <fputs@plt+0x8424>
   19920:	bl	1883c <fputs@plt+0x7454>
   19924:	mov	r5, r0
   19928:	mov	r0, r4
   1992c:	bl	19864 <fputs@plt+0x847c>
   19930:	mov	r0, r5
   19934:	pop	{r4, r5, fp, pc}
   19938:	push	{r4, r5, r6, sl, fp, lr}
   1993c:	add	fp, sp, #16
   19940:	mov	r4, r0
   19944:	bl	1980c <fputs@plt+0x8424>
   19948:	bl	188cc <fputs@plt+0x74e4>
   1994c:	mov	r5, r0
   19950:	mov	r6, r1
   19954:	mov	r0, r4
   19958:	bl	19864 <fputs@plt+0x847c>
   1995c:	mov	r0, r5
   19960:	mov	r1, r6
   19964:	pop	{r4, r5, r6, sl, fp, pc}
   19968:	push	{r4, r5, fp, lr}
   1996c:	add	fp, sp, #8
   19970:	mov	r4, r0
   19974:	bl	1980c <fputs@plt+0x8424>
   19978:	bl	18740 <fputs@plt+0x7358>
   1997c:	mov	r5, r0
   19980:	mov	r0, r4
   19984:	bl	19864 <fputs@plt+0x847c>
   19988:	mov	r0, r5
   1998c:	pop	{r4, r5, fp, pc}
   19990:	push	{r4, r5, fp, lr}
   19994:	add	fp, sp, #8
   19998:	mov	r4, r0
   1999c:	bl	1980c <fputs@plt+0x8424>
   199a0:	mov	r5, r0
   199a4:	ldrh	r0, [r0, #8]
   199a8:	tst	r0, #2048	; 0x800
   199ac:	movwne	r1, #59391	; 0xe7ff
   199b0:	andne	r0, r0, r1
   199b4:	orrne	r0, r0, #4096	; 0x1000
   199b8:	strhne	r0, [r5, #8]
   199bc:	mov	r0, r4
   199c0:	bl	19864 <fputs@plt+0x847c>
   199c4:	mov	r0, r5
   199c8:	pop	{r4, r5, fp, pc}
   199cc:	push	{r4, r5, fp, lr}
   199d0:	add	fp, sp, #8
   199d4:	mov	r4, r0
   199d8:	bl	1980c <fputs@plt+0x8424>
   199dc:	bl	1893c <fputs@plt+0x7554>
   199e0:	mov	r5, r0
   199e4:	mov	r0, r4
   199e8:	bl	19864 <fputs@plt+0x847c>
   199ec:	mov	r0, r5
   199f0:	pop	{r4, r5, fp, pc}
   199f4:	push	{r4, r5, fp, lr}
   199f8:	add	fp, sp, #8
   199fc:	mov	r4, r0
   19a00:	bl	1980c <fputs@plt+0x8424>
   19a04:	bl	18954 <fputs@plt+0x756c>
   19a08:	mov	r5, r0
   19a0c:	mov	r0, r4
   19a10:	bl	19864 <fputs@plt+0x847c>
   19a14:	mov	r0, r5
   19a18:	pop	{r4, r5, fp, pc}
   19a1c:	movw	r2, #34624	; 0x8740
   19a20:	movt	r2, #1
   19a24:	mov	r3, #0
   19a28:	b	19a2c <fputs@plt+0x8644>
   19a2c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19a30:	add	fp, sp, #24
   19a34:	mov	r6, r3
   19a38:	mov	r8, r2
   19a3c:	mov	r5, r1
   19a40:	mov	r7, r0
   19a44:	ldr	r4, [r0]
   19a48:	bl	197b4 <fputs@plt+0x83cc>
   19a4c:	mov	r1, r0
   19a50:	mov	r0, #0
   19a54:	cmp	r5, #0
   19a58:	bmi	19a90 <fputs@plt+0x86a8>
   19a5c:	cmp	r1, r5
   19a60:	ble	19a90 <fputs@plt+0x86a8>
   19a64:	mla	r0, r1, r6, r5
   19a68:	add	r0, r0, r0, lsl #2
   19a6c:	ldr	r1, [r7, #16]
   19a70:	add	r0, r1, r0, lsl #3
   19a74:	blx	r8
   19a78:	ldrb	r1, [r4, #69]	; 0x45
   19a7c:	cmp	r1, #0
   19a80:	beq	19a90 <fputs@plt+0x86a8>
   19a84:	mov	r0, r4
   19a88:	bl	1eb54 <fputs@plt+0xd76c>
   19a8c:	mov	r0, #0
   19a90:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19a94:	movw	r2, #35132	; 0x893c
   19a98:	movt	r2, #1
   19a9c:	mov	r3, #0
   19aa0:	b	19a2c <fputs@plt+0x8644>
   19aa4:	movw	r2, #34624	; 0x8740
   19aa8:	movt	r2, #1
   19aac:	mov	r3, #1
   19ab0:	b	19a2c <fputs@plt+0x8644>
   19ab4:	movw	r2, #35132	; 0x893c
   19ab8:	movt	r2, #1
   19abc:	mov	r3, #1
   19ac0:	b	19a2c <fputs@plt+0x8644>
   19ac4:	push	{fp, lr}
   19ac8:	mov	fp, sp
   19acc:	sub	sp, sp, #8
   19ad0:	mov	ip, #0
   19ad4:	str	ip, [sp, #4]
   19ad8:	ldr	ip, [fp, #8]
   19adc:	str	ip, [sp]
   19ae0:	bl	19aec <fputs@plt+0x8704>
   19ae4:	mov	sp, fp
   19ae8:	pop	{fp, pc}
   19aec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19af0:	add	fp, sp, #24
   19af4:	sub	sp, sp, #8
   19af8:	mov	r8, r3
   19afc:	mov	r5, r2
   19b00:	mov	r6, r1
   19b04:	mov	r4, r0
   19b08:	bl	19c6c <fputs@plt+0x8884>
   19b0c:	ldr	r1, [fp, #8]
   19b10:	cmp	r0, #0
   19b14:	beq	19b34 <fputs@plt+0x874c>
   19b18:	mov	r7, r0
   19b1c:	add	r0, r1, #1
   19b20:	cmp	r0, #2
   19b24:	bcc	19b98 <fputs@plt+0x87b0>
   19b28:	mov	r0, r5
   19b2c:	blx	r1
   19b30:	b	19b98 <fputs@plt+0x87b0>
   19b34:	cmp	r5, #0
   19b38:	beq	19b94 <fputs@plt+0x87ac>
   19b3c:	ldr	r7, [fp, #12]
   19b40:	ldr	r0, [r4, #60]	; 0x3c
   19b44:	str	r1, [sp]
   19b48:	add	r1, r6, r6, lsl #2
   19b4c:	add	r0, r0, r1, lsl #3
   19b50:	sub	r6, r0, #40	; 0x28
   19b54:	mov	r0, r6
   19b58:	mov	r1, r5
   19b5c:	mov	r2, r8
   19b60:	mov	r3, r7
   19b64:	bl	18c20 <fputs@plt+0x7838>
   19b68:	mov	r5, r0
   19b6c:	cmp	r0, #0
   19b70:	bne	19ba8 <fputs@plt+0x87c0>
   19b74:	cmp	r7, #0
   19b78:	beq	19ba4 <fputs@plt+0x87bc>
   19b7c:	ldr	r0, [r4]
   19b80:	ldrb	r1, [r0, #66]	; 0x42
   19b84:	mov	r0, r6
   19b88:	bl	31690 <fputs@plt+0x202a8>
   19b8c:	mov	r5, r0
   19b90:	b	19ba8 <fputs@plt+0x87c0>
   19b94:	mov	r7, #0
   19b98:	mov	r0, r7
   19b9c:	sub	sp, fp, #24
   19ba0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19ba4:	mov	r5, #0
   19ba8:	ldr	r0, [r4]
   19bac:	mov	r1, r5
   19bb0:	bl	168b8 <fputs@plt+0x54d0>
   19bb4:	ldr	r0, [r4]
   19bb8:	mov	r1, r5
   19bbc:	sub	sp, fp, #24
   19bc0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   19bc4:	b	18404 <fputs@plt+0x701c>
   19bc8:	push	{r4, sl, fp, lr}
   19bcc:	add	fp, sp, #8
   19bd0:	sub	sp, sp, #8
   19bd4:	ldr	lr, [fp, #12]
   19bd8:	ldr	r3, [fp, #8]
   19bdc:	ldr	ip, [fp, #16]
   19be0:	subs	r4, r3, #-2147483648	; 0x80000000
   19be4:	sbcs	r4, lr, #0
   19be8:	bcc	19c08 <fputs@plt+0x8820>
   19bec:	mov	r0, r2
   19bf0:	mov	r1, ip
   19bf4:	mov	r2, #0
   19bf8:	bl	18b7c <fputs@plt+0x7794>
   19bfc:	mov	r0, #18
   19c00:	sub	sp, fp, #8
   19c04:	pop	{r4, sl, fp, pc}
   19c08:	mov	r4, #0
   19c0c:	str	ip, [sp]
   19c10:	str	r4, [sp, #4]
   19c14:	bl	19aec <fputs@plt+0x8704>
   19c18:	sub	sp, fp, #8
   19c1c:	pop	{r4, sl, fp, pc}
   19c20:	push	{r4, r5, r6, sl, fp, lr}
   19c24:	add	fp, sp, #16
   19c28:	vpush	{d8}
   19c2c:	vmov.f64	d8, d0
   19c30:	mov	r5, r1
   19c34:	mov	r6, r0
   19c38:	bl	19c6c <fputs@plt+0x8884>
   19c3c:	mov	r4, r0
   19c40:	cmp	r0, #0
   19c44:	bne	19c60 <fputs@plt+0x8878>
   19c48:	ldr	r0, [r6, #60]	; 0x3c
   19c4c:	add	r1, r5, r5, lsl #2
   19c50:	add	r0, r0, r1, lsl #3
   19c54:	sub	r0, r0, #40	; 0x28
   19c58:	vmov.f64	d0, d8
   19c5c:	bl	18bb4 <fputs@plt+0x77cc>
   19c60:	mov	r0, r4
   19c64:	vpop	{d8}
   19c68:	pop	{r4, r5, r6, sl, fp, pc}
   19c6c:	push	{r4, r5, r6, r7, fp, lr}
   19c70:	add	fp, sp, #16
   19c74:	mov	r5, r1
   19c78:	mov	r4, r0
   19c7c:	bl	192a4 <fputs@plt+0x7ebc>
   19c80:	cmp	r0, #0
   19c84:	beq	19c98 <fputs@plt+0x88b0>
   19c88:	movw	r0, #8202	; 0x200a
   19c8c:	movt	r0, #1
   19c90:	pop	{r4, r5, r6, r7, fp, lr}
   19c94:	b	1372c <fputs@plt+0x2344>
   19c98:	ldr	r0, [r4, #40]	; 0x28
   19c9c:	movw	r1, #3491	; 0xda3
   19ca0:	movt	r1, #48626	; 0xbdf2
   19ca4:	cmp	r0, r1
   19ca8:	bne	19cb8 <fputs@plt+0x88d0>
   19cac:	ldr	r0, [r4, #76]	; 0x4c
   19cb0:	cmp	r0, #0
   19cb4:	bmi	19cec <fputs@plt+0x8904>
   19cb8:	ldr	r0, [r4]
   19cbc:	mov	r1, #21
   19cc0:	bl	168b8 <fputs@plt+0x54d0>
   19cc4:	ldr	r2, [r4, #168]	; 0xa8
   19cc8:	movw	r1, #25624	; 0x6418
   19ccc:	movt	r1, #8
   19cd0:	mov	r0, #21
   19cd4:	bl	15994 <fputs@plt+0x45ac>
   19cd8:	movw	r0, #8202	; 0x200a
   19cdc:	movt	r0, #1
   19ce0:	add	r0, r0, #8
   19ce4:	pop	{r4, r5, r6, r7, fp, lr}
   19ce8:	b	1372c <fputs@plt+0x2344>
   19cec:	cmp	r5, #1
   19cf0:	blt	19d00 <fputs@plt+0x8918>
   19cf4:	ldrsh	r0, [r4, #68]	; 0x44
   19cf8:	cmp	r0, r5
   19cfc:	bge	19d18 <fputs@plt+0x8930>
   19d00:	ldr	r0, [r4]
   19d04:	mov	r6, #25
   19d08:	mov	r1, #25
   19d0c:	bl	168b8 <fputs@plt+0x54d0>
   19d10:	mov	r0, r6
   19d14:	pop	{r4, r5, r6, r7, fp, pc}
   19d18:	ldr	r0, [r4, #60]	; 0x3c
   19d1c:	sub	r7, r5, #1
   19d20:	add	r1, r7, r7, lsl #2
   19d24:	add	r6, r0, r1, lsl #3
   19d28:	mov	r0, r6
   19d2c:	bl	1862c <fputs@plt+0x7244>
   19d30:	mov	r0, #1
   19d34:	strh	r0, [r6, #8]
   19d38:	ldr	r0, [r4]
   19d3c:	mov	r6, #0
   19d40:	mov	r1, #0
   19d44:	bl	168b8 <fputs@plt+0x54d0>
   19d48:	ldrsb	r0, [r4, #89]	; 0x59
   19d4c:	cmn	r0, #1
   19d50:	bgt	19d84 <fputs@plt+0x899c>
   19d54:	cmp	r5, #32
   19d58:	bgt	19d6c <fputs@plt+0x8984>
   19d5c:	ldr	r0, [r4, #188]	; 0xbc
   19d60:	mov	r1, #1
   19d64:	tst	r0, r1, lsl r7
   19d68:	bne	19d78 <fputs@plt+0x8990>
   19d6c:	ldr	r0, [r4, #188]	; 0xbc
   19d70:	cmn	r0, #1
   19d74:	bne	19d84 <fputs@plt+0x899c>
   19d78:	ldrb	r0, [r4, #87]	; 0x57
   19d7c:	orr	r0, r0, #1
   19d80:	strb	r0, [r4, #87]	; 0x57
   19d84:	mov	r0, r6
   19d88:	pop	{r4, r5, r6, r7, fp, pc}
   19d8c:	asr	r3, r2, #31
   19d90:	b	19d94 <fputs@plt+0x89ac>
   19d94:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19d98:	add	fp, sp, #24
   19d9c:	mov	r8, r3
   19da0:	mov	r5, r2
   19da4:	mov	r7, r1
   19da8:	mov	r4, r0
   19dac:	bl	19c6c <fputs@plt+0x8884>
   19db0:	mov	r6, r0
   19db4:	cmp	r0, #0
   19db8:	beq	19dc4 <fputs@plt+0x89dc>
   19dbc:	mov	r0, r6
   19dc0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19dc4:	ldr	r0, [r4, #60]	; 0x3c
   19dc8:	add	r1, r7, r7, lsl #2
   19dcc:	add	r0, r0, r1, lsl #3
   19dd0:	sub	r0, r0, #40	; 0x28
   19dd4:	mov	r2, r5
   19dd8:	mov	r3, r8
   19ddc:	bl	18e28 <fputs@plt+0x7a40>
   19de0:	mov	r0, r6
   19de4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19de8:	b	19c6c <fputs@plt+0x8884>
   19dec:	push	{fp, lr}
   19df0:	mov	fp, sp
   19df4:	sub	sp, sp, #8
   19df8:	mov	ip, #1
   19dfc:	str	ip, [sp, #4]
   19e00:	ldr	ip, [fp, #8]
   19e04:	str	ip, [sp]
   19e08:	bl	19aec <fputs@plt+0x8704>
   19e0c:	mov	sp, fp
   19e10:	pop	{fp, pc}
   19e14:	push	{r4, sl, fp, lr}
   19e18:	add	fp, sp, #8
   19e1c:	sub	sp, sp, #8
   19e20:	ldr	lr, [fp, #12]
   19e24:	ldr	r3, [fp, #8]
   19e28:	ldr	ip, [fp, #16]
   19e2c:	subs	r4, r3, #-2147483648	; 0x80000000
   19e30:	sbcs	r4, lr, #0
   19e34:	bcc	19e54 <fputs@plt+0x8a6c>
   19e38:	mov	r0, r2
   19e3c:	mov	r1, ip
   19e40:	mov	r2, #0
   19e44:	bl	18b7c <fputs@plt+0x7794>
   19e48:	mov	r0, #18
   19e4c:	sub	sp, fp, #8
   19e50:	pop	{r4, sl, fp, pc}
   19e54:	ldr	r4, [fp, #20]
   19e58:	cmp	r4, #4
   19e5c:	movweq	r4, #2
   19e60:	str	ip, [sp]
   19e64:	str	r4, [sp, #4]
   19e68:	bl	19aec <fputs@plt+0x8704>
   19e6c:	sub	sp, fp, #8
   19e70:	pop	{r4, sl, fp, pc}
   19e74:	push	{fp, lr}
   19e78:	mov	fp, sp
   19e7c:	sub	sp, sp, #8
   19e80:	mov	ip, #2
   19e84:	str	ip, [sp, #4]
   19e88:	ldr	ip, [fp, #8]
   19e8c:	str	ip, [sp]
   19e90:	bl	19aec <fputs@plt+0x8704>
   19e94:	mov	sp, fp
   19e98:	pop	{fp, pc}
   19e9c:	push	{r4, r5, r6, sl, fp, lr}
   19ea0:	add	fp, sp, #16
   19ea4:	sub	sp, sp, #8
   19ea8:	mov	r6, r2
   19eac:	mov	r4, r1
   19eb0:	mov	r5, r0
   19eb4:	mov	r0, r2
   19eb8:	bl	18954 <fputs@plt+0x756c>
   19ebc:	sub	r0, r0, #1
   19ec0:	cmp	r0, #3
   19ec4:	bhi	19f54 <fputs@plt+0x8b6c>
   19ec8:	add	r1, pc, #0
   19ecc:	ldr	pc, [r1, r0, lsl #2]
   19ed0:	andeq	r9, r1, r0, ror #29
   19ed4:	andeq	r9, r1, r8, ror #30
   19ed8:	strdeq	r9, [r1], -r8
   19edc:	andeq	r9, r1, r4, lsr #30
   19ee0:	ldrd	r2, [r6]
   19ee4:	mov	r0, r5
   19ee8:	mov	r1, r4
   19eec:	sub	sp, fp, #16
   19ef0:	pop	{r4, r5, r6, sl, fp, lr}
   19ef4:	b	19d94 <fputs@plt+0x89ac>
   19ef8:	ldr	r3, [r6, #12]
   19efc:	ldr	r2, [r6, #16]
   19f00:	ldrb	r0, [r6, #10]
   19f04:	mvn	r1, #0
   19f08:	str	r1, [sp]
   19f0c:	str	r0, [sp, #4]
   19f10:	mov	r0, r5
   19f14:	mov	r1, r4
   19f18:	bl	19aec <fputs@plt+0x8704>
   19f1c:	sub	sp, fp, #16
   19f20:	pop	{r4, r5, r6, sl, fp, pc}
   19f24:	ldrb	r0, [r6, #9]
   19f28:	tst	r0, #64	; 0x40
   19f2c:	bne	19f80 <fputs@plt+0x8b98>
   19f30:	ldr	r3, [r6, #12]
   19f34:	ldr	r2, [r6, #16]
   19f38:	mvn	r0, #0
   19f3c:	str	r0, [sp]
   19f40:	mov	r0, r5
   19f44:	mov	r1, r4
   19f48:	bl	19ac4 <fputs@plt+0x86dc>
   19f4c:	sub	sp, fp, #16
   19f50:	pop	{r4, r5, r6, sl, fp, pc}
   19f54:	mov	r0, r5
   19f58:	mov	r1, r4
   19f5c:	sub	sp, fp, #16
   19f60:	pop	{r4, r5, r6, sl, fp, lr}
   19f64:	b	19de8 <fputs@plt+0x8a00>
   19f68:	vldr	d0, [r6]
   19f6c:	mov	r0, r5
   19f70:	mov	r1, r4
   19f74:	sub	sp, fp, #16
   19f78:	pop	{r4, r5, r6, sl, fp, lr}
   19f7c:	b	19c20 <fputs@plt+0x8838>
   19f80:	ldr	r2, [r6]
   19f84:	mov	r0, r5
   19f88:	mov	r1, r4
   19f8c:	sub	sp, fp, #16
   19f90:	pop	{r4, r5, r6, sl, fp, lr}
   19f94:	b	19f98 <fputs@plt+0x8bb0>
   19f98:	push	{r4, r5, r6, r7, fp, lr}
   19f9c:	add	fp, sp, #16
   19fa0:	mov	r4, r2
   19fa4:	mov	r6, r1
   19fa8:	mov	r7, r0
   19fac:	bl	19c6c <fputs@plt+0x8884>
   19fb0:	mov	r5, r0
   19fb4:	cmp	r0, #0
   19fb8:	beq	19fc4 <fputs@plt+0x8bdc>
   19fbc:	mov	r0, r5
   19fc0:	pop	{r4, r5, r6, r7, fp, pc}
   19fc4:	ldr	r0, [r7, #60]	; 0x3c
   19fc8:	add	r1, r6, r6, lsl #2
   19fcc:	add	r0, r0, r1, lsl #3
   19fd0:	sub	r0, r0, #40	; 0x28
   19fd4:	mov	r1, r4
   19fd8:	bl	18fec <fputs@plt+0x7c04>
   19fdc:	mov	r0, r5
   19fe0:	pop	{r4, r5, r6, r7, fp, pc}
   19fe4:	push	{r4, r5, fp, lr}
   19fe8:	add	fp, sp, #8
   19fec:	mov	r5, r0
   19ff0:	ldr	r0, [r0]
   19ff4:	ldr	r0, [r0, #92]	; 0x5c
   19ff8:	mov	ip, #18
   19ffc:	subs	r4, r0, r2
   1a000:	rscs	r0, r3, r0, asr #31
   1a004:	bcc	1a014 <fputs@plt+0x8c2c>
   1a008:	mov	r0, r5
   1a00c:	bl	19f98 <fputs@plt+0x8bb0>
   1a010:	mov	ip, r0
   1a014:	ldr	r0, [r5]
   1a018:	mov	r1, ip
   1a01c:	pop	{r4, r5, fp, lr}
   1a020:	b	18404 <fputs@plt+0x701c>
   1a024:	cmp	r0, #0
   1a028:	ldrshne	r0, [r0, #68]	; 0x44
   1a02c:	moveq	r0, #0
   1a030:	bx	lr
   1a034:	mov	r2, r0
   1a038:	mov	r0, #0
   1a03c:	cmp	r2, #0
   1a040:	beq	1a064 <fputs@plt+0x8c7c>
   1a044:	cmp	r1, #1
   1a048:	blt	1a064 <fputs@plt+0x8c7c>
   1a04c:	ldrsh	r3, [r2, #70]	; 0x46
   1a050:	cmp	r3, r1
   1a054:	bxlt	lr
   1a058:	ldr	r0, [r2, #64]	; 0x40
   1a05c:	add	r0, r0, r1, lsl #2
   1a060:	ldr	r0, [r0, #-4]
   1a064:	bx	lr
   1a068:	push	{r4, r5, fp, lr}
   1a06c:	add	fp, sp, #8
   1a070:	mov	r4, r1
   1a074:	mov	r5, r0
   1a078:	mov	r0, r1
   1a07c:	bl	13690 <fputs@plt+0x22a8>
   1a080:	mov	r2, r0
   1a084:	mov	r0, r5
   1a088:	mov	r1, r4
   1a08c:	pop	{r4, r5, fp, lr}
   1a090:	b	1a094 <fputs@plt+0x8cac>
   1a094:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1a098:	add	fp, sp, #24
   1a09c:	mov	r6, r0
   1a0a0:	mov	r0, #0
   1a0a4:	cmp	r6, #0
   1a0a8:	movne	r8, r1
   1a0ac:	cmpne	r1, #0
   1a0b0:	bne	1a0b8 <fputs@plt+0x8cd0>
   1a0b4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a0b8:	ldrsh	r1, [r6, #70]	; 0x46
   1a0bc:	cmp	r1, #1
   1a0c0:	blt	1a0b4 <fputs@plt+0x8ccc>
   1a0c4:	mov	r9, r2
   1a0c8:	ldr	r4, [r6, #64]	; 0x40
   1a0cc:	mov	r5, #0
   1a0d0:	b	1a0e4 <fputs@plt+0x8cfc>
   1a0d4:	add	r5, r5, #1
   1a0d8:	ldrsh	r0, [r6, #70]	; 0x46
   1a0dc:	cmp	r5, r0
   1a0e0:	bge	1a11c <fputs@plt+0x8d34>
   1a0e4:	ldr	r7, [r4, r5, lsl #2]
   1a0e8:	cmp	r7, #0
   1a0ec:	beq	1a0d4 <fputs@plt+0x8cec>
   1a0f0:	mov	r0, r7
   1a0f4:	mov	r1, r8
   1a0f8:	mov	r2, r9
   1a0fc:	bl	11370 <strncmp@plt>
   1a100:	cmp	r0, #0
   1a104:	bne	1a0d4 <fputs@plt+0x8cec>
   1a108:	ldrb	r0, [r7, r9]
   1a10c:	cmp	r0, #0
   1a110:	bne	1a0d4 <fputs@plt+0x8cec>
   1a114:	add	r0, r5, #1
   1a118:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a11c:	mov	r0, #0
   1a120:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a124:	push	{fp, lr}
   1a128:	mov	fp, sp
   1a12c:	ldrh	ip, [r1, #68]	; 0x44
   1a130:	ldrh	r3, [r0, #68]	; 0x44
   1a134:	mov	r2, #1
   1a138:	cmp	r3, ip
   1a13c:	bne	1a188 <fputs@plt+0x8da0>
   1a140:	ldrsb	r2, [r1, #89]	; 0x59
   1a144:	cmn	r2, #1
   1a148:	bgt	1a160 <fputs@plt+0x8d78>
   1a14c:	ldr	r2, [r1, #188]	; 0xbc
   1a150:	cmp	r2, #0
   1a154:	ldrbne	r2, [r1, #87]	; 0x57
   1a158:	orrne	r2, r2, #1
   1a15c:	strbne	r2, [r1, #87]	; 0x57
   1a160:	ldrsb	r2, [r0, #89]	; 0x59
   1a164:	cmn	r2, #1
   1a168:	bgt	1a180 <fputs@plt+0x8d98>
   1a16c:	ldr	r2, [r0, #188]	; 0xbc
   1a170:	cmp	r2, #0
   1a174:	ldrbne	r2, [r0, #87]	; 0x57
   1a178:	orrne	r2, r2, #1
   1a17c:	strbne	r2, [r0, #87]	; 0x57
   1a180:	bl	1a190 <fputs@plt+0x8da8>
   1a184:	mov	r2, #0
   1a188:	mov	r0, r2
   1a18c:	pop	{fp, pc}
   1a190:	push	{r4, r5, r6, r7, fp, lr}
   1a194:	add	fp, sp, #16
   1a198:	mov	r5, r0
   1a19c:	ldrsh	r0, [r0, #68]	; 0x44
   1a1a0:	cmp	r0, #1
   1a1a4:	blt	1a1dc <fputs@plt+0x8df4>
   1a1a8:	mov	r4, r1
   1a1ac:	mov	r6, #0
   1a1b0:	mov	r7, #0
   1a1b4:	ldr	r0, [r4, #60]	; 0x3c
   1a1b8:	add	r0, r0, r6
   1a1bc:	ldr	r1, [r5, #60]	; 0x3c
   1a1c0:	add	r1, r1, r6
   1a1c4:	bl	38efc <fputs@plt+0x27b14>
   1a1c8:	add	r6, r6, #40	; 0x28
   1a1cc:	add	r7, r7, #1
   1a1d0:	ldrsh	r0, [r5, #68]	; 0x44
   1a1d4:	cmp	r7, r0
   1a1d8:	blt	1a1b4 <fputs@plt+0x8dcc>
   1a1dc:	pop	{r4, r5, r6, r7, fp, pc}
   1a1e0:	cmp	r0, #0
   1a1e4:	ldrne	r0, [r0]
   1a1e8:	moveq	r0, #0
   1a1ec:	bx	lr
   1a1f0:	cmp	r0, #0
   1a1f4:	moveq	r0, #1
   1a1f8:	ldrbne	r0, [r0, #89]	; 0x59
   1a1fc:	ubfxne	r0, r0, #5, #1
   1a200:	bx	lr
   1a204:	mov	r1, r0
   1a208:	mov	r0, #0
   1a20c:	cmp	r1, #0
   1a210:	beq	1a238 <fputs@plt+0x8e50>
   1a214:	ldr	r2, [r1, #76]	; 0x4c
   1a218:	cmp	r2, #0
   1a21c:	bxmi	lr
   1a220:	ldr	r0, [r1, #40]	; 0x28
   1a224:	movw	r1, #62045	; 0xf25d
   1a228:	movt	r1, #16909	; 0x420d
   1a22c:	add	r0, r0, r1
   1a230:	clz	r0, r0
   1a234:	lsr	r0, r0, #5
   1a238:	bx	lr
   1a23c:	add	r2, r1, #52	; 0x34
   1a240:	cmp	r1, #0
   1a244:	addeq	r2, r0, #4
   1a248:	ldr	r0, [r2]
   1a24c:	bx	lr
   1a250:	add	r1, r0, r1, lsl #2
   1a254:	ldr	r0, [r1, #108]!	; 0x6c
   1a258:	cmp	r2, #0
   1a25c:	movne	r2, #0
   1a260:	strne	r2, [r1]
   1a264:	bx	lr
   1a268:	push	{r4, sl, fp, lr}
   1a26c:	add	fp, sp, #8
   1a270:	mov	r4, r0
   1a274:	bl	18954 <fputs@plt+0x756c>
   1a278:	cmp	r0, #3
   1a27c:	popne	{r4, sl, fp, pc}
   1a280:	mov	r0, r4
   1a284:	mov	r1, #0
   1a288:	bl	1a298 <fputs@plt+0x8eb0>
   1a28c:	mov	r0, r4
   1a290:	pop	{r4, sl, fp, lr}
   1a294:	b	18954 <fputs@plt+0x756c>
   1a298:	push	{r4, r5, r6, sl, fp, lr}
   1a29c:	add	fp, sp, #16
   1a2a0:	sub	sp, sp, #16
   1a2a4:	mov	r5, r1
   1a2a8:	mov	r4, r0
   1a2ac:	ldr	r2, [r0, #12]
   1a2b0:	ldr	r0, [r0, #16]
   1a2b4:	ldrb	r6, [r4, #10]
   1a2b8:	add	r1, sp, #8
   1a2bc:	mov	r3, r6
   1a2c0:	bl	31d90 <fputs@plt+0x209a8>
   1a2c4:	cmp	r0, #0
   1a2c8:	beq	1a308 <fputs@plt+0x8f20>
   1a2cc:	ldr	r2, [r4, #12]
   1a2d0:	ldr	r0, [r4, #16]
   1a2d4:	mov	r1, sp
   1a2d8:	mov	r3, r6
   1a2dc:	bl	32460 <fputs@plt+0x21078>
   1a2e0:	cmp	r0, #0
   1a2e4:	beq	1a310 <fputs@plt+0x8f28>
   1a2e8:	vldr	d16, [sp, #8]
   1a2ec:	vstr	d16, [r4]
   1a2f0:	ldrh	r0, [r4, #8]
   1a2f4:	orr	r0, r0, #8
   1a2f8:	strh	r0, [r4, #8]
   1a2fc:	cmp	r5, #0
   1a300:	movne	r0, r4
   1a304:	blne	39160 <fputs@plt+0x27d78>
   1a308:	sub	sp, fp, #16
   1a30c:	pop	{r4, r5, r6, sl, fp, pc}
   1a310:	ldm	sp, {r0, r1}
   1a314:	strd	r0, [r4]
   1a318:	ldrh	r0, [r4, #8]
   1a31c:	orr	r0, r0, #4
   1a320:	strh	r0, [r4, #8]
   1a324:	sub	sp, fp, #16
   1a328:	pop	{r4, r5, r6, sl, fp, pc}
   1a32c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a330:	add	fp, sp, #28
   1a334:	sub	sp, sp, #84	; 0x54
   1a338:	str	r3, [fp, #-40]	; 0xffffffd8
   1a33c:	str	r2, [sp, #44]	; 0x2c
   1a340:	str	r1, [sp, #40]	; 0x28
   1a344:	mov	sl, r0
   1a348:	mov	r0, #0
   1a34c:	str	r0, [fp, #-32]	; 0xffffffe0
   1a350:	ldr	r5, [fp, #20]
   1a354:	str	r0, [r5]
   1a358:	mov	r0, sl
   1a35c:	mov	r2, #28
   1a360:	mov	r3, #0
   1a364:	bl	19774 <fputs@plt+0x838c>
   1a368:	mov	r7, r0
   1a36c:	ldr	r0, [fp, #16]
   1a370:	cmp	r0, #0
   1a374:	str	r0, [sp, #36]	; 0x24
   1a378:	mov	r4, r0
   1a37c:	movwne	r4, #1
   1a380:	cmp	r7, #0
   1a384:	beq	1a784 <fputs@plt+0x939c>
   1a388:	ldr	r0, [fp, #12]
   1a38c:	str	r0, [sp, #28]
   1a390:	ldr	r0, [fp, #8]
   1a394:	str	r0, [sp, #24]
   1a398:	mov	r0, #0
   1a39c:	str	r0, [fp, #-44]	; 0xffffffd4
   1a3a0:	mov	r0, sl
   1a3a4:	mov	r2, #544	; 0x220
   1a3a8:	mov	r3, #0
   1a3ac:	bl	1a918 <fputs@plt+0x9530>
   1a3b0:	cmp	r0, #0
   1a3b4:	beq	1a78c <fputs@plt+0x93a4>
   1a3b8:	str	r4, [sp, #48]	; 0x30
   1a3bc:	str	r5, [sp, #8]
   1a3c0:	str	r0, [fp, #-44]	; 0xffffffd4
   1a3c4:	add	r1, r0, #4
   1a3c8:	str	r1, [sp, #32]
   1a3cc:	add	r0, r0, #444	; 0x1bc
   1a3d0:	str	r0, [sp, #12]
   1a3d4:	movw	r9, #29025	; 0x7161
   1a3d8:	movt	r9, #8
   1a3dc:	movw	r4, #65534	; 0xfffe
   1a3e0:	movw	r8, #20109	; 0x4e8d
   1a3e4:	movt	r8, #8
   1a3e8:	mov	r1, #0
   1a3ec:	mov	r0, #0
   1a3f0:	str	r0, [sp, #52]	; 0x34
   1a3f4:	str	sl, [fp, #-48]	; 0xffffffd0
   1a3f8:	str	r7, [fp, #-52]	; 0xffffffcc
   1a3fc:	str	r1, [sp, #56]	; 0x38
   1a400:	ldr	r0, [sp, #32]
   1a404:	mov	r1, #0
   1a408:	mov	r2, #540	; 0x21c
   1a40c:	bl	1119c <memset@plt>
   1a410:	ldr	r5, [fp, #-44]	; 0xffffffd4
   1a414:	str	sl, [r5]
   1a418:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1a41c:	mov	r0, sl
   1a420:	bl	13ddc <fputs@plt+0x29f4>
   1a424:	mov	r0, #0
   1a428:	str	r0, [fp, #-32]	; 0xffffffe0
   1a42c:	mov	r0, sl
   1a430:	bl	13ae4 <fputs@plt+0x26fc>
   1a434:	mov	r0, r5
   1a438:	mov	r1, #0
   1a43c:	ldr	r2, [sp, #44]	; 0x2c
   1a440:	ldr	r3, [sp, #40]	; 0x28
   1a444:	bl	1a930 <fputs@plt+0x9548>
   1a448:	cmp	r0, #0
   1a44c:	beq	1a7e0 <fputs@plt+0x93f8>
   1a450:	ldrb	r1, [r0, #42]	; 0x2a
   1a454:	tst	r1, #16
   1a458:	bne	1a7b4 <fputs@plt+0x93cc>
   1a45c:	ldrb	r1, [r0, #42]	; 0x2a
   1a460:	tst	r1, #32
   1a464:	bne	1a7c0 <fputs@plt+0x93d8>
   1a468:	ldr	r1, [r0, #12]
   1a46c:	cmp	r1, #0
   1a470:	bne	1a7cc <fputs@plt+0x93e4>
   1a474:	ldrsh	r7, [r0, #34]	; 0x22
   1a478:	mov	r6, #0
   1a47c:	cmp	r7, #1
   1a480:	str	r0, [fp, #-36]	; 0xffffffdc
   1a484:	blt	1a4d0 <fputs@plt+0x90e8>
   1a488:	ldr	sl, [r0, #4]
   1a48c:	ldr	r0, [sl]
   1a490:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1a494:	bl	15bb4 <fputs@plt+0x47cc>
   1a498:	cmp	r0, #0
   1a49c:	beq	1a4d0 <fputs@plt+0x90e8>
   1a4a0:	mov	r1, #1
   1a4a4:	mov	r6, r1
   1a4a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1a4ac:	ldrsh	r7, [r0, #34]	; 0x22
   1a4b0:	cmp	r1, r7
   1a4b4:	bge	1a4d0 <fputs@plt+0x90e8>
   1a4b8:	ldr	r0, [sl, r6, lsl #4]
   1a4bc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1a4c0:	bl	15bb4 <fputs@plt+0x47cc>
   1a4c4:	add	r1, r6, #1
   1a4c8:	cmp	r0, #0
   1a4cc:	bne	1a4a4 <fputs@plt+0x90bc>
   1a4d0:	cmp	r6, r7
   1a4d4:	beq	1a820 <fputs@plt+0x9438>
   1a4d8:	ldr	r0, [sp, #36]	; 0x24
   1a4dc:	cmp	r0, #0
   1a4e0:	beq	1a5bc <fputs@plt+0x91d4>
   1a4e4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1a4e8:	ldrb	r0, [r0, #26]
   1a4ec:	mov	sl, #0
   1a4f0:	tst	r0, #8
   1a4f4:	bne	1a500 <fputs@plt+0x9118>
   1a4f8:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1a4fc:	b	1a558 <fputs@plt+0x9170>
   1a500:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1a504:	ldr	r0, [r5, #16]
   1a508:	cmp	r0, #0
   1a50c:	beq	1a558 <fputs@plt+0x9170>
   1a510:	mov	sl, #0
   1a514:	b	1a524 <fputs@plt+0x913c>
   1a518:	ldr	r0, [r0, #4]
   1a51c:	cmp	r0, #0
   1a520:	beq	1a558 <fputs@plt+0x9170>
   1a524:	ldr	r1, [r0, #20]
   1a528:	cmp	r1, #1
   1a52c:	blt	1a518 <fputs@plt+0x9130>
   1a530:	add	r1, r0, #36	; 0x24
   1a534:	ldr	r2, [r0, #20]
   1a538:	mov	r3, #0
   1a53c:	ldr	r7, [r1, r3, lsl #3]
   1a540:	cmp	r7, r6
   1a544:	moveq	sl, r8
   1a548:	add	r3, r3, #1
   1a54c:	cmp	r3, r2
   1a550:	blt	1a53c <fputs@plt+0x9154>
   1a554:	b	1a518 <fputs@plt+0x9130>
   1a558:	ldr	r0, [r5, #8]
   1a55c:	cmp	r0, #0
   1a560:	bne	1a574 <fputs@plt+0x918c>
   1a564:	b	1a5b4 <fputs@plt+0x91cc>
   1a568:	ldr	r0, [r0, #20]
   1a56c:	cmp	r0, #0
   1a570:	beq	1a5b4 <fputs@plt+0x91cc>
   1a574:	ldrh	r1, [r0, #50]	; 0x32
   1a578:	cmp	r1, #0
   1a57c:	beq	1a568 <fputs@plt+0x9180>
   1a580:	ldrh	r1, [r0, #50]	; 0x32
   1a584:	ldr	r2, [r0, #4]
   1a588:	mov	r3, #0
   1a58c:	ldrh	r7, [r2], #2
   1a590:	sxth	r5, r7
   1a594:	cmp	r6, r5
   1a598:	moveq	sl, r9
   1a59c:	cmp	r7, r4
   1a5a0:	moveq	sl, r9
   1a5a4:	add	r3, r3, #1
   1a5a8:	cmp	r3, r1
   1a5ac:	bcc	1a58c <fputs@plt+0x91a4>
   1a5b0:	b	1a568 <fputs@plt+0x9180>
   1a5b4:	cmp	sl, #0
   1a5b8:	bne	1a844 <fputs@plt+0x945c>
   1a5bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1a5c0:	bl	1aaf0 <fputs@plt+0x9708>
   1a5c4:	mov	sl, r0
   1a5c8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1a5cc:	str	sl, [r0, #20]
   1a5d0:	cmp	sl, #0
   1a5d4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1a5d8:	beq	1a6f8 <fputs@plt+0x9310>
   1a5dc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1a5e0:	ldr	r7, [r0, #64]	; 0x40
   1a5e4:	mov	r0, r5
   1a5e8:	mov	r1, r7
   1a5ec:	bl	1ab5c <fputs@plt+0x9774>
   1a5f0:	mov	r2, r0
   1a5f4:	ldm	r7, {r0, r1}
   1a5f8:	stm	sp, {r0, r1}
   1a5fc:	mov	r0, sl
   1a600:	mov	r1, #2
   1a604:	mov	r7, r2
   1a608:	ldr	r3, [sp, #48]	; 0x30
   1a60c:	bl	1abac <fputs@plt+0x97c4>
   1a610:	mov	r0, sl
   1a614:	mov	r1, #1
   1a618:	bl	1abf0 <fputs@plt+0x9808>
   1a61c:	mov	r0, sl
   1a620:	mov	r1, #9
   1a624:	movw	r2, #6000	; 0x1770
   1a628:	movt	r2, #8
   1a62c:	bl	1ac18 <fputs@plt+0x9830>
   1a630:	str	r0, [sp, #16]
   1a634:	mov	r0, sl
   1a638:	str	r7, [sp, #20]
   1a63c:	mov	r1, r7
   1a640:	bl	1ad14 <fputs@plt+0x992c>
   1a644:	ldrb	r0, [r5, #69]	; 0x45
   1a648:	cmp	r0, #0
   1a64c:	bne	1a6f8 <fputs@plt+0x9310>
   1a650:	ldr	r0, [sp, #20]
   1a654:	ldr	r3, [sp, #16]
   1a658:	str	r0, [r3, #4]
   1a65c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a660:	ldr	r0, [r1, #28]
   1a664:	ldr	r2, [sp, #48]	; 0x30
   1a668:	str	r2, [r3, #12]
   1a66c:	str	r0, [r3, #8]
   1a670:	ldr	r2, [r1]
   1a674:	mov	r0, sl
   1a678:	mov	r1, #1
   1a67c:	mov	r3, #0
   1a680:	bl	1ad6c <fputs@plt+0x9984>
   1a684:	ldrb	r0, [r5, #69]	; 0x45
   1a688:	cmp	r0, #0
   1a68c:	bne	1a6f8 <fputs@plt+0x9310>
   1a690:	ldr	r1, [sp, #20]
   1a694:	ldr	r0, [sp, #36]	; 0x24
   1a698:	cmp	r0, #0
   1a69c:	ldr	r3, [sp, #16]
   1a6a0:	movne	r0, #55	; 0x37
   1a6a4:	strbne	r0, [r3, #20]
   1a6a8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1a6ac:	ldr	r0, [r2, #28]
   1a6b0:	str	r1, [r3, #32]
   1a6b4:	mov	r1, #242	; 0xf2
   1a6b8:	strb	r1, [r3, #21]
   1a6bc:	str	r0, [r3, #28]
   1a6c0:	ldrsh	r0, [r2, #34]	; 0x22
   1a6c4:	add	r0, r0, #1
   1a6c8:	str	r0, [r3, #36]	; 0x24
   1a6cc:	ldrsh	r0, [r2, #34]	; 0x22
   1a6d0:	str	r0, [r3, #88]	; 0x58
   1a6d4:	ldr	r0, [sp, #12]
   1a6d8:	mov	r2, #1
   1a6dc:	strh	r2, [r0]
   1a6e0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1a6e4:	str	r2, [r1, #72]	; 0x48
   1a6e8:	str	r2, [r1, #76]	; 0x4c
   1a6ec:	mov	r0, sl
   1a6f0:	bl	1ae18 <fputs@plt+0x9a30>
   1a6f4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1a6f8:	ldr	r7, [fp, #-52]	; 0xffffffcc
   1a6fc:	str	r5, [r7, #24]
   1a700:	str	r6, [r7, #12]
   1a704:	ldr	r0, [sp, #48]	; 0x30
   1a708:	str	r0, [r7]
   1a70c:	ldrb	r0, [r5, #69]	; 0x45
   1a710:	cmp	r0, #0
   1a714:	mov	sl, r5
   1a718:	ldr	r0, [sp, #56]	; 0x38
   1a71c:	bne	1a88c <fputs@plt+0x94a4>
   1a720:	ldr	r0, [r7, #20]
   1a724:	mov	r1, #1
   1a728:	ldr	sl, [sp, #24]
   1a72c:	mov	r2, sl
   1a730:	ldr	r5, [sp, #28]
   1a734:	mov	r3, r5
   1a738:	bl	19d94 <fputs@plt+0x89ac>
   1a73c:	sub	r0, fp, #32
   1a740:	str	r0, [sp]
   1a744:	mov	r6, r7
   1a748:	mov	r0, r7
   1a74c:	mov	r2, sl
   1a750:	mov	r3, r5
   1a754:	bl	1b0b0 <fputs@plt+0x9cc8>
   1a758:	ldr	r1, [sp, #52]	; 0x34
   1a75c:	add	r1, r1, #1
   1a760:	cmp	r1, #49	; 0x31
   1a764:	bhi	1a884 <fputs@plt+0x949c>
   1a768:	str	r1, [sp, #52]	; 0x34
   1a76c:	mov	r1, #17
   1a770:	cmp	r0, #17
   1a774:	ldr	sl, [fp, #-48]	; 0xffffffd0
   1a778:	mov	r7, r6
   1a77c:	beq	1a3fc <fputs@plt+0x9014>
   1a780:	b	1a88c <fputs@plt+0x94a4>
   1a784:	mov	r0, #0
   1a788:	str	r0, [fp, #-44]	; 0xffffffd4
   1a78c:	ldrb	r0, [sl, #69]	; 0x45
   1a790:	cmp	r0, #0
   1a794:	beq	1a7a8 <fputs@plt+0x93c0>
   1a798:	mov	r4, #0
   1a79c:	cmp	r7, #0
   1a7a0:	bne	1a8a4 <fputs@plt+0x94bc>
   1a7a4:	b	1a8b0 <fputs@plt+0x94c8>
   1a7a8:	str	r7, [r5]
   1a7ac:	mov	r4, #0
   1a7b0:	b	1a8bc <fputs@plt+0x94d4>
   1a7b4:	movw	r1, #20001	; 0x4e21
   1a7b8:	movt	r1, #8
   1a7bc:	b	1a7d4 <fputs@plt+0x93ec>
   1a7c0:	movw	r1, #20031	; 0x4e3f
   1a7c4:	movt	r1, #8
   1a7c8:	b	1a7d4 <fputs@plt+0x93ec>
   1a7cc:	movw	r1, #20067	; 0x4e63
   1a7d0:	movt	r1, #8
   1a7d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1a7d8:	ldr	r2, [sp, #44]	; 0x2c
   1a7dc:	bl	1aa38 <fputs@plt+0x9650>
   1a7e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1a7e4:	ldr	r0, [r0, #4]
   1a7e8:	mov	r4, #1
   1a7ec:	cmp	r0, #0
   1a7f0:	beq	1a89c <fputs@plt+0x94b4>
   1a7f4:	mov	r5, #0
   1a7f8:	mov	r0, sl
   1a7fc:	mov	r1, #0
   1a800:	bl	13ddc <fputs@plt+0x29f4>
   1a804:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1a808:	ldr	r0, [r1, #4]
   1a80c:	str	r0, [fp, #-32]	; 0xffffffe0
   1a810:	str	r5, [r1, #4]
   1a814:	cmp	r7, #0
   1a818:	bne	1a8a4 <fputs@plt+0x94bc>
   1a81c:	b	1a8b0 <fputs@plt+0x94c8>
   1a820:	ldr	sl, [fp, #-48]	; 0xffffffd0
   1a824:	mov	r0, sl
   1a828:	mov	r1, #0
   1a82c:	bl	13ddc <fputs@plt+0x29f4>
   1a830:	movw	r1, #20088	; 0x4e78
   1a834:	movt	r1, #8
   1a838:	mov	r0, sl
   1a83c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1a840:	b	1a868 <fputs@plt+0x9480>
   1a844:	ldr	r6, [fp, #-48]	; 0xffffffd0
   1a848:	mov	r0, r6
   1a84c:	mov	r1, #0
   1a850:	bl	13ddc <fputs@plt+0x29f4>
   1a854:	movw	r1, #20121	; 0x4e99
   1a858:	movt	r1, #8
   1a85c:	mov	r0, r6
   1a860:	mov	r2, sl
   1a864:	mov	sl, r6
   1a868:	bl	1aabc <fputs@plt+0x96d4>
   1a86c:	str	r0, [fp, #-32]	; 0xffffffe0
   1a870:	mov	r4, #1
   1a874:	ldr	r7, [fp, #-52]	; 0xffffffcc
   1a878:	cmp	r7, #0
   1a87c:	bne	1a8a4 <fputs@plt+0x94bc>
   1a880:	b	1a8b0 <fputs@plt+0x94c8>
   1a884:	ldr	sl, [fp, #-48]	; 0xffffffd0
   1a888:	mov	r7, r6
   1a88c:	mov	r4, r0
   1a890:	cmp	r0, #0
   1a894:	ldr	r5, [sp, #8]
   1a898:	beq	1a78c <fputs@plt+0x93a4>
   1a89c:	cmp	r7, #0
   1a8a0:	beq	1a8b0 <fputs@plt+0x94c8>
   1a8a4:	ldr	r0, [r7, #20]
   1a8a8:	cmp	r0, #0
   1a8ac:	blne	183b4 <fputs@plt+0x6fcc>
   1a8b0:	mov	r0, sl
   1a8b4:	mov	r1, r7
   1a8b8:	bl	13ddc <fputs@plt+0x29f4>
   1a8bc:	ldr	r5, [fp, #-32]	; 0xffffffe0
   1a8c0:	movw	r2, #20776	; 0x5128
   1a8c4:	movt	r2, #8
   1a8c8:	cmp	r5, #0
   1a8cc:	moveq	r2, r5
   1a8d0:	mov	r0, sl
   1a8d4:	mov	r1, r4
   1a8d8:	mov	r3, r5
   1a8dc:	bl	167e8 <fputs@plt+0x5400>
   1a8e0:	mov	r0, sl
   1a8e4:	mov	r1, r5
   1a8e8:	bl	13ddc <fputs@plt+0x29f4>
   1a8ec:	ldr	r5, [fp, #-44]	; 0xffffffd4
   1a8f0:	mov	r0, r5
   1a8f4:	bl	1b208 <fputs@plt+0x9e20>
   1a8f8:	mov	r0, sl
   1a8fc:	mov	r1, r5
   1a900:	bl	13ddc <fputs@plt+0x29f4>
   1a904:	mov	r0, sl
   1a908:	mov	r1, r4
   1a90c:	sub	sp, fp, #28
   1a910:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a914:	b	18404 <fputs@plt+0x701c>
   1a918:	cmp	r0, #0
   1a91c:	beq	1a924 <fputs@plt+0x953c>
   1a920:	b	20bb8 <fputs@plt+0xf7d0>
   1a924:	mov	r0, r2
   1a928:	mov	r1, r3
   1a92c:	b	141fc <fputs@plt+0x2e14>
   1a930:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1a934:	add	fp, sp, #24
   1a938:	sub	sp, sp, #8
   1a93c:	mov	r6, r3
   1a940:	mov	r5, r2
   1a944:	mov	r7, r1
   1a948:	mov	r4, r0
   1a94c:	bl	46e34 <fputs@plt+0x35a4c>
   1a950:	mov	r1, r0
   1a954:	mov	r0, #0
   1a958:	cmp	r1, #0
   1a95c:	bne	1a978 <fputs@plt+0x9590>
   1a960:	ldr	r0, [r4]
   1a964:	mov	r1, r5
   1a968:	mov	r2, r6
   1a96c:	bl	1f85c <fputs@plt+0xe474>
   1a970:	cmp	r0, #0
   1a974:	beq	1a980 <fputs@plt+0x9598>
   1a978:	sub	sp, fp, #24
   1a97c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a980:	movw	r0, #25739	; 0x648b
   1a984:	movt	r0, #8
   1a988:	movw	r8, #25726	; 0x647e
   1a98c:	movt	r8, #8
   1a990:	cmp	r7, #0
   1a994:	moveq	r8, r0
   1a998:	ldr	r7, [r4]
   1a99c:	mov	r0, r7
   1a9a0:	mov	r1, r6
   1a9a4:	bl	1e928 <fputs@plt+0xd540>
   1a9a8:	cmp	r0, #0
   1a9ac:	ble	1a9d4 <fputs@plt+0x95ec>
   1a9b0:	cmp	r6, #0
   1a9b4:	beq	1aa0c <fputs@plt+0x9624>
   1a9b8:	str	r5, [sp]
   1a9bc:	movw	r1, #25753	; 0x6499
   1a9c0:	movt	r1, #8
   1a9c4:	mov	r0, r4
   1a9c8:	mov	r2, r8
   1a9cc:	mov	r3, r6
   1a9d0:	b	1aa20 <fputs@plt+0x9638>
   1a9d4:	add	r0, r7, #320	; 0x140
   1a9d8:	mov	r1, r5
   1a9dc:	bl	43cf8 <fputs@plt+0x32910>
   1a9e0:	cmp	r0, #0
   1a9e4:	beq	1a9b0 <fputs@plt+0x95c8>
   1a9e8:	mov	r7, r0
   1a9ec:	mov	r0, r4
   1a9f0:	mov	r1, r7
   1a9f4:	bl	46e80 <fputs@plt+0x35a98>
   1a9f8:	cmp	r0, #0
   1a9fc:	beq	1a9b0 <fputs@plt+0x95c8>
   1aa00:	ldr	r0, [r7, #16]
   1aa04:	sub	sp, fp, #24
   1aa08:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1aa0c:	movw	r1, #25763	; 0x64a3
   1aa10:	movt	r1, #8
   1aa14:	mov	r0, r4
   1aa18:	mov	r2, r8
   1aa1c:	mov	r3, r5
   1aa20:	bl	1aa38 <fputs@plt+0x9650>
   1aa24:	mov	r0, #1
   1aa28:	strb	r0, [r4, #17]
   1aa2c:	mov	r0, #0
   1aa30:	sub	sp, fp, #24
   1aa34:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1aa38:	sub	sp, sp, #8
   1aa3c:	push	{r4, r5, r6, sl, fp, lr}
   1aa40:	add	fp, sp, #16
   1aa44:	sub	sp, sp, #8
   1aa48:	mov	r4, r0
   1aa4c:	str	r2, [fp, #8]
   1aa50:	str	r3, [fp, #12]
   1aa54:	ldr	r5, [r0]
   1aa58:	add	r2, fp, #8
   1aa5c:	str	r2, [sp, #4]
   1aa60:	mov	r0, r5
   1aa64:	bl	23904 <fputs@plt+0x1251c>
   1aa68:	mov	r6, r0
   1aa6c:	ldrb	r0, [r5, #73]	; 0x49
   1aa70:	cmp	r0, #0
   1aa74:	beq	1aa88 <fputs@plt+0x96a0>
   1aa78:	mov	r0, r5
   1aa7c:	mov	r1, r6
   1aa80:	bl	13ddc <fputs@plt+0x29f4>
   1aa84:	b	1aaac <fputs@plt+0x96c4>
   1aa88:	ldr	r1, [r4, #4]
   1aa8c:	ldr	r0, [r4, #68]	; 0x44
   1aa90:	add	r0, r0, #1
   1aa94:	str	r0, [r4, #68]	; 0x44
   1aa98:	mov	r0, r5
   1aa9c:	bl	13ddc <fputs@plt+0x29f4>
   1aaa0:	mov	r0, #1
   1aaa4:	str	r0, [r4, #12]
   1aaa8:	str	r6, [r4, #4]
   1aaac:	sub	sp, fp, #16
   1aab0:	pop	{r4, r5, r6, sl, fp, lr}
   1aab4:	add	sp, sp, #8
   1aab8:	bx	lr
   1aabc:	sub	sp, sp, #8
   1aac0:	push	{fp, lr}
   1aac4:	mov	fp, sp
   1aac8:	sub	sp, sp, #8
   1aacc:	str	r2, [fp, #8]
   1aad0:	str	r3, [fp, #12]
   1aad4:	add	r2, fp, #8
   1aad8:	str	r2, [sp, #4]
   1aadc:	bl	23904 <fputs@plt+0x1251c>
   1aae0:	mov	sp, fp
   1aae4:	pop	{fp, lr}
   1aae8:	add	sp, sp, #8
   1aaec:	bx	lr
   1aaf0:	push	{r4, r5, r6, sl, fp, lr}
   1aaf4:	add	fp, sp, #16
   1aaf8:	mov	r4, r0
   1aafc:	ldr	r5, [r0]
   1ab00:	mov	r6, #0
   1ab04:	mov	r0, r5
   1ab08:	mov	r2, #208	; 0xd0
   1ab0c:	mov	r3, #0
   1ab10:	bl	19774 <fputs@plt+0x838c>
   1ab14:	cmp	r0, #0
   1ab18:	beq	1ab54 <fputs@plt+0x976c>
   1ab1c:	str	r5, [r0]
   1ab20:	ldr	r1, [r5, #4]
   1ab24:	cmp	r1, #0
   1ab28:	strne	r0, [r1, #48]	; 0x30
   1ab2c:	ldr	r1, [r5, #4]
   1ab30:	mov	r2, #0
   1ab34:	str	r2, [r0, #48]	; 0x30
   1ab38:	str	r1, [r0, #52]	; 0x34
   1ab3c:	str	r0, [r5, #4]
   1ab40:	str	r4, [r0, #24]
   1ab44:	movw	r1, #60069	; 0xeaa5
   1ab48:	movt	r1, #9916	; 0x26bc
   1ab4c:	str	r1, [r0, #40]	; 0x28
   1ab50:	mov	r6, r0
   1ab54:	mov	r0, r6
   1ab58:	pop	{r4, r5, r6, sl, fp, pc}
   1ab5c:	cmp	r1, #0
   1ab60:	movweq	r0, #48576	; 0xbdc0
   1ab64:	movteq	r0, #65520	; 0xfff0
   1ab68:	bxeq	lr
   1ab6c:	mov	r2, r0
   1ab70:	ldr	r0, [r0, #20]
   1ab74:	cmp	r0, #1
   1ab78:	movlt	r0, #0
   1ab7c:	bxlt	lr
   1ab80:	ldr	r0, [r2, #16]
   1ab84:	add	ip, r0, #12
   1ab88:	mov	r0, #0
   1ab8c:	ldr	r3, [ip, r0, lsl #4]
   1ab90:	cmp	r3, r1
   1ab94:	bxeq	lr
   1ab98:	ldr	r3, [r2, #20]
   1ab9c:	add	r0, r0, #1
   1aba0:	cmp	r0, r3
   1aba4:	blt	1ab8c <fputs@plt+0x97a4>
   1aba8:	bx	lr
   1abac:	push	{r4, r5, fp, lr}
   1abb0:	add	fp, sp, #8
   1abb4:	sub	sp, sp, #8
   1abb8:	mov	r4, r0
   1abbc:	ldr	r0, [fp, #8]
   1abc0:	str	r0, [sp]
   1abc4:	mov	r0, r4
   1abc8:	bl	46a3c <fputs@plt+0x35654>
   1abcc:	mov	r5, r0
   1abd0:	ldr	r2, [fp, #12]
   1abd4:	mov	r0, r4
   1abd8:	mov	r1, r5
   1abdc:	mvn	r3, #13
   1abe0:	bl	1ad6c <fputs@plt+0x9984>
   1abe4:	mov	r0, r5
   1abe8:	sub	sp, fp, #8
   1abec:	pop	{r4, r5, fp, pc}
   1abf0:	ldr	r2, [r0]
   1abf4:	ldrb	r2, [r2, #69]	; 0x45
   1abf8:	cmp	r2, #0
   1abfc:	bxne	lr
   1ac00:	ldr	r2, [r0, #4]
   1ac04:	ldr	r0, [r0, #32]
   1ac08:	add	r0, r0, r0, lsl #2
   1ac0c:	add	r0, r2, r0, lsl #2
   1ac10:	strb	r1, [r0, #-17]	; 0xffffffef
   1ac14:	bx	lr
   1ac18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ac1c:	add	fp, sp, #28
   1ac20:	sub	sp, sp, #4
   1ac24:	mov	sl, r2
   1ac28:	mov	r8, r1
   1ac2c:	mov	r9, r0
   1ac30:	ldr	r0, [r0, #24]
   1ac34:	ldr	r1, [r9, #32]
   1ac38:	add	r1, r1, r8
   1ac3c:	ldr	r0, [r0, #88]	; 0x58
   1ac40:	cmp	r1, r0
   1ac44:	ble	1ac68 <fputs@plt+0x9880>
   1ac48:	mov	r0, r9
   1ac4c:	bl	46adc <fputs@plt+0x356f4>
   1ac50:	mov	r1, r0
   1ac54:	mov	r0, #0
   1ac58:	cmp	r1, #0
   1ac5c:	beq	1ac68 <fputs@plt+0x9880>
   1ac60:	sub	sp, fp, #28
   1ac64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac68:	ldr	r0, [r9, #4]
   1ac6c:	ldr	r1, [r9, #32]
   1ac70:	add	r1, r1, r1, lsl #2
   1ac74:	add	r0, r0, r1, lsl #2
   1ac78:	cmp	r8, #1
   1ac7c:	blt	1ad00 <fputs@plt+0x9918>
   1ac80:	mov	lr, #0
   1ac84:	movw	ip, #9576	; 0x2568
   1ac88:	movt	ip, #8
   1ac8c:	mov	r3, r8
   1ac90:	mov	r5, #0
   1ac94:	b	1acbc <fputs@plt+0x98d4>
   1ac98:	add	r1, r0, r2
   1ac9c:	ldrsb	r2, [r6, #3]
   1aca0:	strb	lr, [r1, #1]
   1aca4:	strb	lr, [r1, #3]
   1aca8:	str	r2, [r1, #12]
   1acac:	str	lr, [r1, #16]
   1acb0:	subs	r3, r3, #1
   1acb4:	add	r5, r5, #4
   1acb8:	beq	1ad00 <fputs@plt+0x9918>
   1acbc:	mov	r6, sl
   1acc0:	ldrb	r1, [r6, r5]!
   1acc4:	add	r2, r5, r5, lsl #2
   1acc8:	mov	r4, r0
   1accc:	strb	r1, [r4, r2]!
   1acd0:	ldrsb	r7, [r6, #1]
   1acd4:	str	r7, [r4, #4]
   1acd8:	ldrsb	r7, [r6, #2]
   1acdc:	str	r7, [r4, #8]
   1ace0:	cmp	r7, #1
   1ace4:	blt	1ac98 <fputs@plt+0x98b0>
   1ace8:	ldrb	r1, [ip, r1]
   1acec:	ands	r1, r1, #1
   1acf0:	ldrne	r1, [r9, #32]
   1acf4:	addne	r1, r1, r7
   1acf8:	strne	r1, [r4, #8]
   1acfc:	b	1ac98 <fputs@plt+0x98b0>
   1ad00:	ldr	r1, [r9, #32]
   1ad04:	add	r1, r1, r8
   1ad08:	str	r1, [r9, #32]
   1ad0c:	sub	sp, fp, #28
   1ad10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ad14:	push	{r4, r5, r6, sl, fp, lr}
   1ad18:	add	fp, sp, #16
   1ad1c:	mov	r4, r0
   1ad20:	ldr	r0, [r0, #96]	; 0x60
   1ad24:	mov	r6, #1
   1ad28:	orr	r0, r0, r6, lsl r1
   1ad2c:	str	r0, [r4, #96]	; 0x60
   1ad30:	cmp	r1, #1
   1ad34:	popeq	{r4, r5, r6, sl, fp, pc}
   1ad38:	mov	r5, r1
   1ad3c:	ldr	r0, [r4]
   1ad40:	ldr	r0, [r0, #16]
   1ad44:	add	r0, r0, r1, lsl #4
   1ad48:	ldr	r0, [r0, #4]
   1ad4c:	bl	46b54 <fputs@plt+0x3576c>
   1ad50:	cmp	r0, #0
   1ad54:	beq	1ad68 <fputs@plt+0x9980>
   1ad58:	lsl	r0, r6, r5
   1ad5c:	ldr	r1, [r4, #100]	; 0x64
   1ad60:	orr	r0, r1, r0
   1ad64:	str	r0, [r4, #100]	; 0x64
   1ad68:	pop	{r4, r5, r6, sl, fp, pc}
   1ad6c:	push	{fp, lr}
   1ad70:	mov	fp, sp
   1ad74:	ldr	ip, [r0]
   1ad78:	ldrb	lr, [ip, #69]	; 0x45
   1ad7c:	cmp	lr, #0
   1ad80:	beq	1ad90 <fputs@plt+0x99a8>
   1ad84:	cmn	r3, #10
   1ad88:	bne	1adcc <fputs@plt+0x99e4>
   1ad8c:	pop	{fp, pc}
   1ad90:	cmn	r1, #1
   1ad94:	bgt	1ada0 <fputs@plt+0x99b8>
   1ad98:	ldr	r1, [r0, #32]
   1ad9c:	sub	r1, r1, #1
   1ada0:	ldr	ip, [r0, #4]
   1ada4:	add	r1, r1, r1, lsl #2
   1ada8:	add	r1, ip, r1, lsl #2
   1adac:	cmn	r3, #1
   1adb0:	bgt	1adc4 <fputs@plt+0x99dc>
   1adb4:	mov	ip, r1
   1adb8:	ldrb	lr, [ip, #1]!
   1adbc:	cmp	lr, #0
   1adc0:	beq	1addc <fputs@plt+0x99f4>
   1adc4:	pop	{fp, lr}
   1adc8:	b	46b5c <fputs@plt+0x35774>
   1adcc:	mov	r0, ip
   1add0:	mov	r1, r3
   1add4:	pop	{fp, lr}
   1add8:	b	2f7ac <fputs@plt+0x1e3c4>
   1addc:	cmn	r3, #14
   1ade0:	bne	1adf4 <fputs@plt+0x9a0c>
   1ade4:	str	r2, [r1, #16]
   1ade8:	mov	r0, #242	; 0xf2
   1adec:	strb	r0, [ip]
   1adf0:	pop	{fp, pc}
   1adf4:	cmp	r2, #0
   1adf8:	popeq	{fp, pc}
   1adfc:	str	r2, [r1, #16]
   1ae00:	strb	r3, [ip]
   1ae04:	cmn	r3, #10
   1ae08:	bne	1ad8c <fputs@plt+0x99a4>
   1ae0c:	mov	r0, r2
   1ae10:	pop	{fp, lr}
   1ae14:	b	45e20 <fputs@plt+0x34a38>
   1ae18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ae1c:	add	fp, sp, #28
   1ae20:	sub	sp, sp, #44	; 0x2c
   1ae24:	mov	r5, r1
   1ae28:	mov	r4, r0
   1ae2c:	mov	r0, #444	; 0x1bc
   1ae30:	ldrsh	r7, [r1, r0]
   1ae34:	ldr	r6, [r4]
   1ae38:	ldr	r2, [r1, #72]	; 0x48
   1ae3c:	ldr	r0, [r1, #76]	; 0x4c
   1ae40:	ldr	r1, [r1, #400]	; 0x190
   1ae44:	str	r1, [fp, #-32]	; 0xffffffe0
   1ae48:	add	sl, r2, r0
   1ae4c:	mov	r8, #0
   1ae50:	cmp	sl, #0
   1ae54:	mov	r0, #0
   1ae58:	movwgt	r0, #1
   1ae5c:	str	r2, [sp, #8]
   1ae60:	clz	r1, r2
   1ae64:	lsr	r1, r1, #5
   1ae68:	and	r9, r1, r0
   1ae6c:	ldr	r0, [r4, #4]
   1ae70:	ldr	r1, [r4, #32]
   1ae74:	add	r1, r1, r1, lsl #2
   1ae78:	mov	r2, #7
   1ae7c:	add	r1, r2, r1, lsl #2
   1ae80:	bic	r1, r1, #7
   1ae84:	add	r0, r0, r1
   1ae88:	ldr	r3, [r5, #84]	; 0x54
   1ae8c:	str	r0, [sp, #28]
   1ae90:	ldr	r2, [r5, #92]	; 0x5c
   1ae94:	sub	r1, r2, r1
   1ae98:	bic	r2, r1, #7
   1ae9c:	str	r2, [sp, #32]
   1aea0:	cmp	r3, #0
   1aea4:	movweq	r3, #1
   1aea8:	str	r3, [sp, #24]
   1aeac:	cmp	r2, #1
   1aeb0:	blt	1aebc <fputs@plt+0x9ad4>
   1aeb4:	mov	r1, #0
   1aeb8:	bl	1119c <memset@plt>
   1aebc:	add	r9, sl, r9
   1aec0:	sub	r1, fp, #32
   1aec4:	mov	r0, r4
   1aec8:	bl	46c58 <fputs@plt+0x35870>
   1aecc:	ldrb	r0, [r5, #20]
   1aed0:	cmp	r0, #0
   1aed4:	beq	1aee8 <fputs@plt+0x9b00>
   1aed8:	ldrb	r0, [r5, #21]
   1aedc:	cmp	r0, #0
   1aee0:	movwne	r0, #1
   1aee4:	lsl	r8, r0, #4
   1aee8:	ldrb	r0, [r4, #87]	; 0x57
   1aeec:	ldrb	r1, [r4, #89]	; 0x59
   1aef0:	and	r1, r1, #239	; 0xef
   1aef4:	orr	r1, r1, r8
   1aef8:	strb	r1, [r4, #89]	; 0x59
   1aefc:	str	r5, [sp, #4]
   1af00:	ldrb	r1, [r5, #453]	; 0x1c5
   1af04:	and	r0, r0, #254	; 0xfe
   1af08:	strb	r0, [r4, #87]	; 0x57
   1af0c:	cmp	r1, #0
   1af10:	mov	r5, r9
   1af14:	movwne	r5, #10
   1af18:	cmp	r9, #10
   1af1c:	movge	r5, r9
   1af20:	add	r0, r5, r5, lsl #2
   1af24:	lsl	r0, r0, #3
   1af28:	str	r0, [sp, #20]
   1af2c:	ldr	r0, [sp, #8]
   1af30:	lsl	r0, r0, #2
   1af34:	str	r0, [sp, #16]
   1af38:	add	r0, r7, r7, lsl #2
   1af3c:	lsl	r0, r0, #3
   1af40:	str	r0, [sp, #12]
   1af44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1af48:	lsl	r8, r0, #2
   1af4c:	add	r9, sp, #28
   1af50:	mov	r0, #0
   1af54:	str	r0, [sp, #36]	; 0x24
   1af58:	ldr	r1, [r4, #8]
   1af5c:	mov	r0, r9
   1af60:	ldr	r2, [sp, #20]
   1af64:	bl	46dbc <fputs@plt+0x359d4>
   1af68:	str	r0, [r4, #8]
   1af6c:	ldr	r1, [r4, #60]	; 0x3c
   1af70:	mov	r0, r9
   1af74:	ldr	r2, [sp, #12]
   1af78:	bl	46dbc <fputs@plt+0x359d4>
   1af7c:	str	r0, [r4, #60]	; 0x3c
   1af80:	ldr	r1, [r4, #12]
   1af84:	mov	r0, r9
   1af88:	mov	r2, r8
   1af8c:	bl	46dbc <fputs@plt+0x359d4>
   1af90:	str	r0, [r4, #12]
   1af94:	ldr	r1, [r4, #56]	; 0x38
   1af98:	mov	r0, r9
   1af9c:	ldr	r2, [sp, #16]
   1afa0:	bl	46dbc <fputs@plt+0x359d4>
   1afa4:	str	r0, [r4, #56]	; 0x38
   1afa8:	ldr	r1, [r4, #200]	; 0xc8
   1afac:	mov	r0, r9
   1afb0:	ldr	r2, [sp, #24]
   1afb4:	bl	46dbc <fputs@plt+0x359d4>
   1afb8:	str	r0, [r4, #200]	; 0xc8
   1afbc:	ldr	sl, [sp, #36]	; 0x24
   1afc0:	cmp	sl, #0
   1afc4:	beq	1aff0 <fputs@plt+0x9c08>
   1afc8:	asr	r3, sl, #31
   1afcc:	mov	r0, r6
   1afd0:	mov	r2, sl
   1afd4:	bl	19774 <fputs@plt+0x838c>
   1afd8:	str	r0, [r4, #172]	; 0xac
   1afdc:	str	r0, [sp, #28]
   1afe0:	str	sl, [sp, #32]
   1afe4:	ldrb	r0, [r6, #69]	; 0x45
   1afe8:	cmp	r0, #0
   1afec:	beq	1af50 <fputs@plt+0x9b68>
   1aff0:	ldr	r0, [sp, #24]
   1aff4:	str	r0, [r4, #196]	; 0xc4
   1aff8:	ldr	r0, [sp, #8]
   1affc:	str	r0, [r4, #36]	; 0x24
   1b000:	ldr	r0, [r4, #60]	; 0x3c
   1b004:	cmp	r0, #0
   1b008:	beq	1b034 <fputs@plt+0x9c4c>
   1b00c:	strh	r7, [r4, #68]	; 0x44
   1b010:	cmp	r7, #1
   1b014:	blt	1b034 <fputs@plt+0x9c4c>
   1b018:	add	r0, r0, #32
   1b01c:	mov	r1, #1
   1b020:	str	r6, [r0]
   1b024:	strh	r1, [r0, #-24]	; 0xffffffe8
   1b028:	add	r0, r0, #40	; 0x28
   1b02c:	subs	r7, r7, #1
   1b030:	bne	1b020 <fputs@plt+0x9c38>
   1b034:	ldr	r2, [sp, #4]
   1b038:	ldr	r0, [r2, #448]	; 0x1c0
   1b03c:	strh	r0, [r4, #70]	; 0x46
   1b040:	ldr	r0, [r2, #476]	; 0x1dc
   1b044:	str	r0, [r4, #64]	; 0x40
   1b048:	mov	r0, #0
   1b04c:	str	r0, [r2, #476]	; 0x1dc
   1b050:	str	r0, [r2, #448]	; 0x1c0
   1b054:	ldr	r0, [r4, #8]
   1b058:	cmp	r0, #0
   1b05c:	beq	1b088 <fputs@plt+0x9ca0>
   1b060:	str	r5, [r4, #28]
   1b064:	cmp	r5, #1
   1b068:	blt	1b088 <fputs@plt+0x9ca0>
   1b06c:	add	r0, r0, #32
   1b070:	mov	r1, #128	; 0x80
   1b074:	str	r6, [r0]
   1b078:	strh	r1, [r0, #-24]	; 0xffffffe8
   1b07c:	add	r0, r0, #40	; 0x28
   1b080:	subs	r5, r5, #1
   1b084:	bne	1b074 <fputs@plt+0x9c8c>
   1b088:	ldrb	r0, [r2, #453]	; 0x1c5
   1b08c:	and	r0, r0, #3
   1b090:	ldrb	r1, [r4, #89]	; 0x59
   1b094:	and	r1, r1, #252	; 0xfc
   1b098:	orr	r0, r1, r0
   1b09c:	strb	r0, [r4, #89]	; 0x59
   1b0a0:	mov	r0, r4
   1b0a4:	sub	sp, fp, #28
   1b0a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b0ac:	b	18564 <fputs@plt+0x717c>
   1b0b0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b0b4:	add	fp, sp, #24
   1b0b8:	mov	r9, r3
   1b0bc:	mov	r8, r2
   1b0c0:	mov	r4, r0
   1b0c4:	ldr	r6, [r0, #20]
   1b0c8:	ldr	r0, [r6, #60]	; 0x3c
   1b0cc:	strd	r8, [r0]
   1b0d0:	ldr	r0, [r4, #20]
   1b0d4:	bl	191a4 <fputs@plt+0x7dbc>
   1b0d8:	ldr	r7, [fp, #8]
   1b0dc:	cmp	r0, #100	; 0x64
   1b0e0:	bne	1b150 <fputs@plt+0x9d68>
   1b0e4:	ldr	r1, [r4, #12]
   1b0e8:	ldr	r0, [r6, #56]	; 0x38
   1b0ec:	ldr	r5, [r0]
   1b0f0:	add	r0, r5, r1, lsl #2
   1b0f4:	ldr	r0, [r0, #80]	; 0x50
   1b0f8:	cmp	r0, #11
   1b0fc:	bhi	1b1a0 <fputs@plt+0x9db8>
   1b100:	movw	r1, #25693	; 0x645d
   1b104:	movt	r1, #8
   1b108:	movw	r3, #25698	; 0x6462
   1b10c:	movt	r3, #8
   1b110:	cmp	r0, #7
   1b114:	moveq	r3, r1
   1b118:	movw	r2, #20743	; 0x5107
   1b11c:	movt	r2, #8
   1b120:	cmp	r0, #0
   1b124:	movne	r2, r3
   1b128:	ldr	r0, [r4, #24]
   1b12c:	movw	r1, #25664	; 0x6440
   1b130:	movt	r1, #8
   1b134:	bl	1aabc <fputs@plt+0x96d4>
   1b138:	mov	r6, r0
   1b13c:	ldr	r0, [r4, #20]
   1b140:	bl	182a0 <fputs@plt+0x6eb8>
   1b144:	mov	r0, #0
   1b148:	str	r0, [r4, #20]
   1b14c:	b	1b1f8 <fputs@plt+0x9e10>
   1b150:	mov	r5, r0
   1b154:	ldr	r0, [r4, #20]
   1b158:	cmp	r0, #0
   1b15c:	beq	1b1d4 <fputs@plt+0x9dec>
   1b160:	bl	182a0 <fputs@plt+0x6eb8>
   1b164:	mov	r5, r0
   1b168:	mov	r0, #0
   1b16c:	str	r0, [r4, #20]
   1b170:	ldr	r4, [r4, #24]
   1b174:	cmp	r5, #0
   1b178:	beq	1b1dc <fputs@plt+0x9df4>
   1b17c:	mov	r0, r4
   1b180:	bl	1beac <fputs@plt+0xaac4>
   1b184:	mov	r2, r0
   1b188:	movw	r1, #20776	; 0x5128
   1b18c:	movt	r1, #8
   1b190:	mov	r0, r4
   1b194:	bl	1aabc <fputs@plt+0x96d4>
   1b198:	mov	r6, r0
   1b19c:	b	1b1fc <fputs@plt+0x9e14>
   1b1a0:	ldrsh	r2, [r5, #12]
   1b1a4:	add	r1, r1, r2
   1b1a8:	add	r1, r5, r1, lsl #2
   1b1ac:	ldr	r1, [r1, #80]	; 0x50
   1b1b0:	str	r1, [r4, #8]
   1b1b4:	bl	3968c <fputs@plt+0x282a4>
   1b1b8:	str	r0, [r4, #4]
   1b1bc:	ldr	r0, [r5, #16]
   1b1c0:	str	r0, [r4, #16]
   1b1c4:	bl	46e10 <fputs@plt+0x35a28>
   1b1c8:	mov	r6, #0
   1b1cc:	mov	r5, #0
   1b1d0:	b	1b1fc <fputs@plt+0x9e14>
   1b1d4:	mov	r6, #0
   1b1d8:	b	1b1fc <fputs@plt+0x9e14>
   1b1dc:	movw	r1, #25706	; 0x646a
   1b1e0:	movt	r1, #8
   1b1e4:	mov	r0, r4
   1b1e8:	mov	r2, r8
   1b1ec:	mov	r3, r9
   1b1f0:	bl	1aabc <fputs@plt+0x96d4>
   1b1f4:	mov	r6, r0
   1b1f8:	mov	r5, #1
   1b1fc:	str	r6, [r7]
   1b200:	mov	r0, r5
   1b204:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1b208:	cmp	r0, #0
   1b20c:	bxeq	lr
   1b210:	push	{r4, r5, fp, lr}
   1b214:	add	fp, sp, #8
   1b218:	mov	r4, r0
   1b21c:	ldr	r5, [r0]
   1b220:	ldr	r1, [r0, #120]	; 0x78
   1b224:	mov	r0, r5
   1b228:	bl	13ddc <fputs@plt+0x29f4>
   1b22c:	ldr	r1, [r4, #324]	; 0x144
   1b230:	mov	r0, r5
   1b234:	bl	445f8 <fputs@plt+0x33210>
   1b238:	cmp	r5, #0
   1b23c:	beq	1b250 <fputs@plt+0x9e68>
   1b240:	ldrb	r0, [r4, #24]
   1b244:	ldr	r1, [r5, #256]	; 0x100
   1b248:	sub	r0, r1, r0
   1b24c:	str	r0, [r5, #256]	; 0x100
   1b250:	mov	r0, #0
   1b254:	strb	r0, [r4, #24]
   1b258:	pop	{r4, r5, fp, lr}
   1b25c:	bx	lr
   1b260:	cmp	r0, #0
   1b264:	moveq	r0, #0
   1b268:	bxeq	lr
   1b26c:	push	{r4, r5, r6, sl, fp, lr}
   1b270:	add	fp, sp, #16
   1b274:	mov	r4, r0
   1b278:	ldr	r0, [r0, #20]
   1b27c:	ldr	r5, [r4, #24]
   1b280:	bl	182a0 <fputs@plt+0x6eb8>
   1b284:	mov	r6, r0
   1b288:	mov	r0, r5
   1b28c:	mov	r1, r4
   1b290:	bl	13ddc <fputs@plt+0x29f4>
   1b294:	mov	r0, r6
   1b298:	pop	{r4, r5, r6, sl, fp, pc}
   1b29c:	push	{fp, lr}
   1b2a0:	mov	fp, sp
   1b2a4:	sub	sp, sp, #8
   1b2a8:	movw	ip, #45980	; 0xb39c
   1b2ac:	movt	ip, #1
   1b2b0:	str	ip, [sp]
   1b2b4:	bl	1b2c0 <fputs@plt+0x9ed8>
   1b2b8:	mov	sp, fp
   1b2bc:	pop	{fp, pc}
   1b2c0:	cmp	r0, #0
   1b2c4:	beq	1b368 <fputs@plt+0x9f80>
   1b2c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b2cc:	add	fp, sp, #28
   1b2d0:	sub	sp, sp, #4
   1b2d4:	mov	r4, r3
   1b2d8:	mov	r7, r2
   1b2dc:	mov	r6, r0
   1b2e0:	orrs	r0, r3, r2
   1b2e4:	ldr	r9, [r6, #24]
   1b2e8:	mov	r5, #1
   1b2ec:	bmi	1b37c <fputs@plt+0x9f94>
   1b2f0:	mov	r8, r1
   1b2f4:	asr	r0, r4, #31
   1b2f8:	adds	r1, r4, r7
   1b2fc:	adc	r0, r0, r7, asr #31
   1b300:	ldr	r2, [r6, #4]
   1b304:	subs	r1, r2, r1
   1b308:	rscs	r0, r0, r2, asr #31
   1b30c:	blt	1b37c <fputs@plt+0x9f94>
   1b310:	ldr	sl, [r6, #20]
   1b314:	mov	r5, #4
   1b318:	cmp	sl, #0
   1b31c:	beq	1b37c <fputs@plt+0x9f94>
   1b320:	ldr	r0, [fp, #8]
   1b324:	str	r0, [sp]
   1b328:	ldr	r0, [r6, #16]
   1b32c:	bl	46e2c <fputs@plt+0x35a44>
   1b330:	ldr	r1, [r6, #8]
   1b334:	ldr	r0, [r6, #16]
   1b338:	add	r1, r1, r4
   1b33c:	mov	r2, r7
   1b340:	mov	r3, r8
   1b344:	ldr	r7, [sp]
   1b348:	blx	r7
   1b34c:	cmp	r0, #4
   1b350:	bne	1b374 <fputs@plt+0x9f8c>
   1b354:	mov	r0, sl
   1b358:	bl	183b4 <fputs@plt+0x6fcc>
   1b35c:	mov	r0, #0
   1b360:	str	r0, [r6, #20]
   1b364:	b	1b37c <fputs@plt+0x9f94>
   1b368:	movw	r0, #16199	; 0x3f47
   1b36c:	movt	r0, #1
   1b370:	b	1372c <fputs@plt+0x2344>
   1b374:	str	r0, [sl, #80]	; 0x50
   1b378:	mov	r5, r0
   1b37c:	mov	r0, r9
   1b380:	mov	r1, r5
   1b384:	bl	168b8 <fputs@plt+0x54d0>
   1b388:	mov	r0, r9
   1b38c:	mov	r1, r5
   1b390:	sub	sp, fp, #28
   1b394:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b398:	b	18404 <fputs@plt+0x701c>
   1b39c:	push	{r4, r5, r6, r7, fp, lr}
   1b3a0:	add	fp, sp, #16
   1b3a4:	sub	sp, sp, #8
   1b3a8:	mov	r7, r0
   1b3ac:	ldrb	r0, [r0, #66]	; 0x42
   1b3b0:	cmp	r0, #0
   1b3b4:	beq	1b408 <fputs@plt+0xa020>
   1b3b8:	mov	r4, r3
   1b3bc:	mov	r5, r2
   1b3c0:	mov	r6, r1
   1b3c4:	cmp	r0, #3
   1b3c8:	bcc	1b3e4 <fputs@plt+0x9ffc>
   1b3cc:	mov	r0, r7
   1b3d0:	bl	3d154 <fputs@plt+0x2bd6c>
   1b3d4:	cmp	r0, #0
   1b3d8:	beq	1b3e4 <fputs@plt+0x9ffc>
   1b3dc:	sub	sp, fp, #16
   1b3e0:	pop	{r4, r5, r6, r7, fp, pc}
   1b3e4:	mov	r0, #0
   1b3e8:	str	r0, [sp]
   1b3ec:	mov	r0, r7
   1b3f0:	mov	r1, r6
   1b3f4:	mov	r2, r5
   1b3f8:	mov	r3, r4
   1b3fc:	bl	2df3c <fputs@plt+0x1cb54>
   1b400:	sub	sp, fp, #16
   1b404:	pop	{r4, r5, r6, r7, fp, pc}
   1b408:	mov	r0, #4
   1b40c:	sub	sp, fp, #16
   1b410:	pop	{r4, r5, r6, r7, fp, pc}
   1b414:	push	{fp, lr}
   1b418:	mov	fp, sp
   1b41c:	sub	sp, sp, #8
   1b420:	movw	ip, #46136	; 0xb438
   1b424:	movt	ip, #1
   1b428:	str	ip, [sp]
   1b42c:	bl	1b2c0 <fputs@plt+0x9ed8>
   1b430:	mov	sp, fp
   1b434:	pop	{fp, pc}
   1b438:	push	{r4, r5, r6, r7, fp, lr}
   1b43c:	add	fp, sp, #16
   1b440:	sub	sp, sp, #8
   1b444:	mov	r4, r3
   1b448:	mov	r5, r2
   1b44c:	mov	r6, r1
   1b450:	mov	r7, r0
   1b454:	ldrb	r1, [r0, #66]	; 0x42
   1b458:	cmp	r1, #3
   1b45c:	bcc	1b474 <fputs@plt+0xa08c>
   1b460:	mov	r0, r7
   1b464:	bl	3d154 <fputs@plt+0x2bd6c>
   1b468:	cmp	r0, #0
   1b46c:	bne	1b4bc <fputs@plt+0xa0d4>
   1b470:	ldrb	r1, [r7, #66]	; 0x42
   1b474:	mov	r0, #4
   1b478:	cmp	r1, #1
   1b47c:	bne	1b4bc <fputs@plt+0xa0d4>
   1b480:	ldr	r0, [r7, #4]
   1b484:	ldr	r1, [r7, #52]	; 0x34
   1b488:	mov	r2, r7
   1b48c:	bl	2da8c <fputs@plt+0x1c6a4>
   1b490:	ldrb	r1, [r7, #64]	; 0x40
   1b494:	mov	r0, #8
   1b498:	tst	r1, #1
   1b49c:	beq	1b4bc <fputs@plt+0xa0d4>
   1b4a0:	mov	r0, #1
   1b4a4:	str	r0, [sp]
   1b4a8:	mov	r0, r7
   1b4ac:	mov	r1, r6
   1b4b0:	mov	r2, r5
   1b4b4:	mov	r3, r4
   1b4b8:	bl	2df3c <fputs@plt+0x1cb54>
   1b4bc:	sub	sp, fp, #16
   1b4c0:	pop	{r4, r5, r6, r7, fp, pc}
   1b4c4:	mov	r1, r0
   1b4c8:	mov	r0, #0
   1b4cc:	cmp	r1, #0
   1b4d0:	bxeq	lr
   1b4d4:	ldr	r2, [r1, #20]
   1b4d8:	cmp	r2, #0
   1b4dc:	ldrne	r0, [r1, #4]
   1b4e0:	bx	lr
   1b4e4:	cmp	r0, #0
   1b4e8:	beq	1b554 <fputs@plt+0xa16c>
   1b4ec:	push	{r4, r5, r6, sl, fp, lr}
   1b4f0:	add	fp, sp, #16
   1b4f4:	sub	sp, sp, #8
   1b4f8:	ldr	r1, [r0, #20]
   1b4fc:	ldr	r4, [r0, #24]
   1b500:	cmp	r1, #0
   1b504:	beq	1b560 <fputs@plt+0xa178>
   1b508:	add	r1, sp, #4
   1b50c:	str	r1, [sp]
   1b510:	bl	1b0b0 <fputs@plt+0x9cc8>
   1b514:	mov	r5, r0
   1b518:	cmp	r0, #0
   1b51c:	beq	1b564 <fputs@plt+0xa17c>
   1b520:	ldr	r6, [sp, #4]
   1b524:	movw	r2, #20776	; 0x5128
   1b528:	movt	r2, #8
   1b52c:	cmp	r6, #0
   1b530:	moveq	r2, r6
   1b534:	mov	r0, r4
   1b538:	mov	r1, r5
   1b53c:	mov	r3, r6
   1b540:	bl	167e8 <fputs@plt+0x5400>
   1b544:	mov	r0, r4
   1b548:	mov	r1, r6
   1b54c:	bl	13ddc <fputs@plt+0x29f4>
   1b550:	b	1b564 <fputs@plt+0xa17c>
   1b554:	movw	r0, #16273	; 0x3f91
   1b558:	movt	r0, #1
   1b55c:	b	1372c <fputs@plt+0x2344>
   1b560:	mov	r5, #4
   1b564:	mov	r0, r4
   1b568:	mov	r1, r5
   1b56c:	sub	sp, fp, #16
   1b570:	pop	{r4, r5, r6, sl, fp, lr}
   1b574:	b	18404 <fputs@plt+0x701c>
   1b578:	push	{fp, lr}
   1b57c:	mov	fp, sp
   1b580:	str	r1, [r0, #296]	; 0x128
   1b584:	str	r2, [r0, #300]	; 0x12c
   1b588:	bl	1b594 <fputs@plt+0xa1ac>
   1b58c:	mov	r0, #0
   1b590:	pop	{fp, pc}
   1b594:	ldr	r0, [r0, #4]
   1b598:	b	1b5ac <fputs@plt+0xa1c4>
   1b59c:	ldrb	r1, [r0, #87]	; 0x57
   1b5a0:	orr	r1, r1, #1
   1b5a4:	strb	r1, [r0, #87]	; 0x57
   1b5a8:	ldr	r0, [r0, #52]	; 0x34
   1b5ac:	cmp	r0, #0
   1b5b0:	bxeq	lr
   1b5b4:	b	1b59c <fputs@plt+0xa1b4>
   1b5b8:	push	{fp, lr}
   1b5bc:	mov	fp, sp
   1b5c0:	movw	r2, #6036	; 0x1794
   1b5c4:	movt	r2, #8
   1b5c8:	mov	r3, #91	; 0x5b
   1b5cc:	bl	1b5dc <fputs@plt+0xa1f4>
   1b5d0:	clz	r0, r0
   1b5d4:	lsr	r0, r0, #5
   1b5d8:	pop	{fp, pc}
   1b5dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b5e0:	add	fp, sp, #28
   1b5e4:	sub	sp, sp, #28
   1b5e8:	str	r3, [sp, #16]
   1b5ec:	str	r1, [sp, #20]
   1b5f0:	str	r0, [sp, #24]
   1b5f4:	ldrb	sl, [r2]
   1b5f8:	ldrb	r0, [r2, #1]
   1b5fc:	str	r0, [sp, #8]
   1b600:	str	r2, [sp, #12]
   1b604:	ldrb	r0, [r2, #3]
   1b608:	str	r0, [sp]
   1b60c:	mov	r0, #0
   1b610:	str	r0, [sp, #4]
   1b614:	add	r6, sp, #24
   1b618:	b	1b624 <fputs@plt+0xa23c>
   1b61c:	cmp	r8, r9
   1b620:	beq	1b884 <fputs@plt+0xa49c>
   1b624:	ldr	r0, [sp, #24]
   1b628:	ldrsb	r1, [r0]
   1b62c:	cmp	r1, #0
   1b630:	bmi	1b6c0 <fputs@plt+0xa2d8>
   1b634:	uxtb	r4, r1
   1b638:	add	r0, r0, #1
   1b63c:	str	r0, [sp, #24]
   1b640:	cmp	r4, #0
   1b644:	beq	1b810 <fputs@plt+0xa428>
   1b648:	cmp	r4, sl
   1b64c:	beq	1b824 <fputs@plt+0xa43c>
   1b650:	ldr	r0, [sp, #16]
   1b654:	cmp	r4, r0
   1b658:	bne	1b6f4 <fputs@plt+0xa30c>
   1b65c:	ldr	r0, [sp, #12]
   1b660:	ldrb	r0, [r0, #2]
   1b664:	cmp	r0, #0
   1b668:	beq	1b6d8 <fputs@plt+0xa2f0>
   1b66c:	add	r0, sp, #20
   1b670:	bl	473e4 <fputs@plt+0x35ffc>
   1b674:	cmp	r0, #0
   1b678:	beq	1b880 <fputs@plt+0xa498>
   1b67c:	mov	r4, r0
   1b680:	mov	r0, r6
   1b684:	bl	473e4 <fputs@plt+0x35ffc>
   1b688:	mov	r5, #0
   1b68c:	cmp	r0, #94	; 0x5e
   1b690:	mov	r9, #0
   1b694:	bne	1b6a4 <fputs@plt+0xa2bc>
   1b698:	mov	r0, r6
   1b69c:	bl	473e4 <fputs@plt+0x35ffc>
   1b6a0:	mov	r9, #1
   1b6a4:	cmp	r0, #93	; 0x5d
   1b6a8:	mov	r8, #0
   1b6ac:	bne	1b7a0 <fputs@plt+0xa3b8>
   1b6b0:	sub	r0, r4, #93	; 0x5d
   1b6b4:	clz	r0, r0
   1b6b8:	lsr	r8, r0, #5
   1b6bc:	b	1b794 <fputs@plt+0xa3ac>
   1b6c0:	mov	r0, r6
   1b6c4:	bl	473e4 <fputs@plt+0x35ffc>
   1b6c8:	mov	r4, r0
   1b6cc:	cmp	r4, #0
   1b6d0:	bne	1b648 <fputs@plt+0xa260>
   1b6d4:	b	1b810 <fputs@plt+0xa428>
   1b6d8:	mov	r0, r6
   1b6dc:	bl	473e4 <fputs@plt+0x35ffc>
   1b6e0:	cmp	r0, #0
   1b6e4:	beq	1b880 <fputs@plt+0xa498>
   1b6e8:	mov	r4, r0
   1b6ec:	ldr	r0, [sp, #24]
   1b6f0:	str	r0, [sp, #4]
   1b6f4:	ldr	r1, [sp, #20]
   1b6f8:	ldrsb	r0, [r1]
   1b6fc:	cmp	r0, #0
   1b700:	bmi	1b71c <fputs@plt+0xa334>
   1b704:	uxtb	r0, r0
   1b708:	add	r1, r1, #1
   1b70c:	str	r1, [sp, #20]
   1b710:	cmp	r4, r0
   1b714:	beq	1b624 <fputs@plt+0xa23c>
   1b718:	b	1b72c <fputs@plt+0xa344>
   1b71c:	add	r0, sp, #20
   1b720:	bl	473e4 <fputs@plt+0x35ffc>
   1b724:	cmp	r4, r0
   1b728:	beq	1b624 <fputs@plt+0xa23c>
   1b72c:	ldr	r1, [sp]
   1b730:	cmp	r1, #0
   1b734:	beq	1b768 <fputs@plt+0xa380>
   1b738:	orr	r1, r0, r4
   1b73c:	cmp	r1, #127	; 0x7f
   1b740:	bhi	1b768 <fputs@plt+0xa380>
   1b744:	uxtb	r1, r0
   1b748:	movw	r2, #5732	; 0x1664
   1b74c:	movt	r2, #8
   1b750:	mov	r3, r2
   1b754:	ldrb	r1, [r2, r1]
   1b758:	uxtb	r2, r4
   1b75c:	ldrb	r2, [r3, r2]
   1b760:	cmp	r2, r1
   1b764:	beq	1b624 <fputs@plt+0xa23c>
   1b768:	mov	r7, #0
   1b76c:	ldr	r1, [sp, #8]
   1b770:	cmp	r4, r1
   1b774:	bne	1b884 <fputs@plt+0xa49c>
   1b778:	cmp	r0, #0
   1b77c:	beq	1b884 <fputs@plt+0xa49c>
   1b780:	ldr	r0, [sp, #24]
   1b784:	ldr	r1, [sp, #4]
   1b788:	cmp	r0, r1
   1b78c:	bne	1b624 <fputs@plt+0xa23c>
   1b790:	b	1b884 <fputs@plt+0xa49c>
   1b794:	mov	r5, #0
   1b798:	mov	r0, r6
   1b79c:	bl	473e4 <fputs@plt+0x35ffc>
   1b7a0:	mov	r7, r5
   1b7a4:	mov	r5, r0
   1b7a8:	cmp	r0, #45	; 0x2d
   1b7ac:	beq	1b7c8 <fputs@plt+0xa3e0>
   1b7b0:	mov	r7, #0
   1b7b4:	cmp	r5, #93	; 0x5d
   1b7b8:	beq	1b61c <fputs@plt+0xa234>
   1b7bc:	cmp	r5, #0
   1b7c0:	bne	1b7e4 <fputs@plt+0xa3fc>
   1b7c4:	b	1b884 <fputs@plt+0xa49c>
   1b7c8:	ldr	r0, [sp, #24]
   1b7cc:	ldrb	r0, [r0]
   1b7d0:	cmp	r0, #93	; 0x5d
   1b7d4:	beq	1b7e4 <fputs@plt+0xa3fc>
   1b7d8:	cmp	r7, #0
   1b7dc:	cmpne	r0, #0
   1b7e0:	bne	1b7f0 <fputs@plt+0xa408>
   1b7e4:	cmp	r4, r5
   1b7e8:	movweq	r8, #1
   1b7ec:	b	1b798 <fputs@plt+0xa3b0>
   1b7f0:	mov	r0, r6
   1b7f4:	bl	473e4 <fputs@plt+0x35ffc>
   1b7f8:	cmp	r4, r0
   1b7fc:	mov	r0, r8
   1b800:	movls	r0, #1
   1b804:	cmp	r4, r7
   1b808:	movcs	r8, r0
   1b80c:	b	1b794 <fputs@plt+0xa3ac>
   1b810:	ldr	r0, [sp, #20]
   1b814:	ldrb	r0, [r0]
   1b818:	clz	r0, r0
   1b81c:	lsr	r7, r0, #5
   1b820:	b	1b884 <fputs@plt+0xa49c>
   1b824:	add	r4, sp, #20
   1b828:	add	r7, sp, #24
   1b82c:	ldr	r5, [sp, #8]
   1b830:	ldr	r0, [sp, #24]
   1b834:	ldrsb	r1, [r0]
   1b838:	cmp	r1, #0
   1b83c:	bmi	1b850 <fputs@plt+0xa468>
   1b840:	uxtb	r6, r1
   1b844:	add	r0, r0, #1
   1b848:	str	r0, [sp, #24]
   1b84c:	b	1b85c <fputs@plt+0xa474>
   1b850:	mov	r0, r7
   1b854:	bl	473e4 <fputs@plt+0x35ffc>
   1b858:	mov	r6, r0
   1b85c:	cmp	r6, sl
   1b860:	cmpne	r6, r5
   1b864:	bne	1b890 <fputs@plt+0xa4a8>
   1b868:	cmp	r6, r5
   1b86c:	bne	1b830 <fputs@plt+0xa448>
   1b870:	mov	r0, r4
   1b874:	bl	473e4 <fputs@plt+0x35ffc>
   1b878:	cmp	r0, #0
   1b87c:	bne	1b830 <fputs@plt+0xa448>
   1b880:	mov	r7, #0
   1b884:	mov	r0, r7
   1b888:	sub	sp, fp, #28
   1b88c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b890:	mov	r7, #1
   1b894:	cmp	r6, #0
   1b898:	beq	1b884 <fputs@plt+0xa49c>
   1b89c:	ldr	r0, [sp, #16]
   1b8a0:	cmp	r6, r0
   1b8a4:	bne	1b968 <fputs@plt+0xa580>
   1b8a8:	ldr	r0, [sp, #12]
   1b8ac:	ldrb	r0, [r0, #2]
   1b8b0:	cmp	r0, #0
   1b8b4:	beq	1b954 <fputs@plt+0xa56c>
   1b8b8:	ldr	r6, [sp, #20]
   1b8bc:	ldrb	r0, [r6]
   1b8c0:	cmp	r0, #0
   1b8c4:	beq	1b944 <fputs@plt+0xa55c>
   1b8c8:	ldr	r0, [sp, #24]
   1b8cc:	sub	r4, r0, #1
   1b8d0:	b	1b8e4 <fputs@plt+0xa4fc>
   1b8d4:	ldr	r6, [sp, #20]
   1b8d8:	ldrb	r0, [r6]
   1b8dc:	cmp	r0, #0
   1b8e0:	beq	1b944 <fputs@plt+0xa55c>
   1b8e4:	mov	r0, r4
   1b8e8:	mov	r1, r6
   1b8ec:	ldr	r2, [sp, #12]
   1b8f0:	ldr	r3, [sp, #16]
   1b8f4:	bl	1b5dc <fputs@plt+0xa1f4>
   1b8f8:	cmp	r0, #0
   1b8fc:	bne	1b944 <fputs@plt+0xa55c>
   1b900:	add	r0, r6, #1
   1b904:	str	r0, [sp, #20]
   1b908:	ldrb	r0, [r6]
   1b90c:	cmp	r0, #192	; 0xc0
   1b910:	bcc	1b8d4 <fputs@plt+0xa4ec>
   1b914:	ldr	r0, [sp, #20]
   1b918:	ldrb	r1, [r0]
   1b91c:	and	r1, r1, #192	; 0xc0
   1b920:	cmp	r1, #128	; 0x80
   1b924:	bne	1b8d4 <fputs@plt+0xa4ec>
   1b928:	add	r0, r0, #1
   1b92c:	str	r0, [sp, #20]
   1b930:	ldrb	r1, [r0], #1
   1b934:	and	r1, r1, #192	; 0xc0
   1b938:	cmp	r1, #128	; 0x80
   1b93c:	beq	1b92c <fputs@plt+0xa544>
   1b940:	b	1b8d4 <fputs@plt+0xa4ec>
   1b944:	ldrb	r7, [r6]
   1b948:	cmp	r7, #0
   1b94c:	movwne	r7, #1
   1b950:	b	1b884 <fputs@plt+0xa49c>
   1b954:	add	r0, sp, #24
   1b958:	bl	473e4 <fputs@plt+0x35ffc>
   1b95c:	mov	r6, r0
   1b960:	cmp	r0, #0
   1b964:	beq	1b880 <fputs@plt+0xa498>
   1b968:	cmp	r6, #129	; 0x81
   1b96c:	bcs	1b9ac <fputs@plt+0xa5c4>
   1b970:	ldr	r0, [sp]
   1b974:	cmp	r0, #0
   1b978:	beq	1ba14 <fputs@plt+0xa62c>
   1b97c:	uxtb	r0, r6
   1b980:	movw	r1, #5732	; 0x1664
   1b984:	movt	r1, #8
   1b988:	ldrb	r5, [r1, r0]
   1b98c:	movw	r1, #6044	; 0x179c
   1b990:	movt	r1, #8
   1b994:	ldrb	r0, [r1, r0]
   1b998:	mvn	r0, r0
   1b99c:	mvn	r1, #32
   1b9a0:	orr	r0, r0, r1
   1b9a4:	and	r6, r6, r0
   1b9a8:	b	1ba18 <fputs@plt+0xa630>
   1b9ac:	ldr	r4, [sp, #24]
   1b9b0:	add	r8, sp, #20
   1b9b4:	ldr	r1, [sp, #20]
   1b9b8:	ldrsb	r0, [r1]
   1b9bc:	cmp	r0, #0
   1b9c0:	bmi	1ba00 <fputs@plt+0xa618>
   1b9c4:	uxtb	r0, r0
   1b9c8:	add	r1, r1, #1
   1b9cc:	str	r1, [sp, #20]
   1b9d0:	cmp	r0, #0
   1b9d4:	beq	1b880 <fputs@plt+0xa498>
   1b9d8:	cmp	r0, r6
   1b9dc:	bne	1b9b4 <fputs@plt+0xa5cc>
   1b9e0:	ldr	r1, [sp, #20]
   1b9e4:	mov	r0, r4
   1b9e8:	ldr	r2, [sp, #12]
   1b9ec:	ldr	r3, [sp, #16]
   1b9f0:	bl	1b5dc <fputs@plt+0xa1f4>
   1b9f4:	cmp	r0, #0
   1b9f8:	beq	1b9b4 <fputs@plt+0xa5cc>
   1b9fc:	b	1b884 <fputs@plt+0xa49c>
   1ba00:	mov	r0, r8
   1ba04:	bl	473e4 <fputs@plt+0x35ffc>
   1ba08:	cmp	r0, #0
   1ba0c:	bne	1b9d8 <fputs@plt+0xa5f0>
   1ba10:	b	1b880 <fputs@plt+0xa498>
   1ba14:	mov	r5, r6
   1ba18:	ldr	r0, [sp, #20]
   1ba1c:	add	r1, r0, #1
   1ba20:	str	r1, [sp, #20]
   1ba24:	ldrb	r0, [r0]
   1ba28:	cmp	r0, #0
   1ba2c:	beq	1b880 <fputs@plt+0xa498>
   1ba30:	ldr	r4, [sp, #20]
   1ba34:	ldr	r8, [sp, #24]
   1ba38:	b	1ba4c <fputs@plt+0xa664>
   1ba3c:	ldrb	r0, [r4], #1
   1ba40:	cmp	r0, #0
   1ba44:	mov	r1, r4
   1ba48:	beq	1ba7c <fputs@plt+0xa694>
   1ba4c:	uxtb	r0, r0
   1ba50:	cmp	r5, r0
   1ba54:	cmpne	r6, r0
   1ba58:	bne	1ba3c <fputs@plt+0xa654>
   1ba5c:	mov	r0, r8
   1ba60:	ldr	r2, [sp, #12]
   1ba64:	ldr	r3, [sp, #16]
   1ba68:	bl	1b5dc <fputs@plt+0xa1f4>
   1ba6c:	cmp	r0, #0
   1ba70:	beq	1ba3c <fputs@plt+0xa654>
   1ba74:	str	r4, [sp, #20]
   1ba78:	b	1b884 <fputs@plt+0xa49c>
   1ba7c:	str	r4, [sp, #20]
   1ba80:	b	1b880 <fputs@plt+0xa498>
   1ba84:	push	{fp, lr}
   1ba88:	mov	fp, sp
   1ba8c:	mov	r3, r2
   1ba90:	movw	r2, #6040	; 0x1798
   1ba94:	movt	r2, #8
   1ba98:	bl	1b5dc <fputs@plt+0xa1f4>
   1ba9c:	clz	r0, r0
   1baa0:	lsr	r0, r0, #5
   1baa4:	pop	{fp, pc}
   1baa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1baac:	add	fp, sp, #28
   1bab0:	sub	sp, sp, #36	; 0x24
   1bab4:	str	r3, [sp, #20]
   1bab8:	mov	r6, r2
   1babc:	mov	r5, r1
   1bac0:	mov	r4, r0
   1bac4:	mov	r8, #0
   1bac8:	str	r8, [sp, #28]
   1bacc:	bl	1be1c <fputs@plt+0xaa34>
   1bad0:	cmp	r0, #0
   1bad4:	beq	1bd08 <fputs@plt+0xa920>
   1bad8:	str	r4, [sp, #8]
   1badc:	mov	r0, r4
   1bae0:	mov	r1, #0
   1bae4:	bl	168b8 <fputs@plt+0x54d0>
   1bae8:	movw	r4, #61851	; 0xf19b
   1baec:	movt	r4, #7
   1baf0:	cmp	r5, #0
   1baf4:	movne	r4, r5
   1baf8:	add	r9, sp, #32
   1bafc:	add	r7, sp, #28
   1bb00:	str	r6, [sp, #16]
   1bb04:	b	1bb18 <fputs@plt+0xa730>
   1bb08:	mov	sl, #0
   1bb0c:	ldr	r4, [sp, #32]
   1bb10:	cmp	sl, #0
   1bb14:	bne	1bd68 <fputs@plt+0xa980>
   1bb18:	ldrb	r0, [r4]
   1bb1c:	mov	r5, #0
   1bb20:	cmp	r0, #0
   1bb24:	beq	1bd30 <fputs@plt+0xa948>
   1bb28:	str	r8, [sp, #28]
   1bb2c:	str	r9, [sp]
   1bb30:	ldr	r0, [sp, #8]
   1bb34:	mov	r1, r4
   1bb38:	mvn	r2, #0
   1bb3c:	mov	r3, r7
   1bb40:	bl	1be7c <fputs@plt+0xaa94>
   1bb44:	cmp	r0, #0
   1bb48:	bne	1bd38 <fputs@plt+0xa950>
   1bb4c:	ldr	r0, [sp, #28]
   1bb50:	cmp	r0, #0
   1bb54:	beq	1bb08 <fputs@plt+0xa720>
   1bb58:	bl	197b4 <fputs@plt+0x83cc>
   1bb5c:	mov	r4, r0
   1bb60:	mov	r0, #1
   1bb64:	orr	r0, r0, r4, lsl #3
   1bb68:	str	r0, [sp, #12]
   1bb6c:	mov	r5, #0
   1bb70:	mov	r0, #0
   1bb74:	str	r0, [sp, #24]
   1bb78:	mov	r9, #0
   1bb7c:	ldr	r7, [sp, #8]
   1bb80:	b	1bbb0 <fputs@plt+0xa7c8>
   1bb84:	mov	r7, r8
   1bb88:	ldr	r6, [sp, #16]
   1bb8c:	ldr	r0, [sp, #20]
   1bb90:	mov	r1, r4
   1bb94:	mov	r2, r9
   1bb98:	mov	r3, r5
   1bb9c:	blx	r6
   1bba0:	cmp	r0, #0
   1bba4:	bne	1bd40 <fputs@plt+0xa958>
   1bba8:	cmp	sl, #100	; 0x64
   1bbac:	bne	1bcac <fputs@plt+0xa8c4>
   1bbb0:	ldr	r8, [sp, #28]
   1bbb4:	mov	r0, r8
   1bbb8:	bl	191a4 <fputs@plt+0x7dbc>
   1bbbc:	mov	sl, r0
   1bbc0:	cmp	r6, #0
   1bbc4:	beq	1bba8 <fputs@plt+0xa7c0>
   1bbc8:	cmp	sl, #100	; 0x64
   1bbcc:	bne	1bbe0 <fputs@plt+0xa7f8>
   1bbd0:	ldr	r0, [sp, #24]
   1bbd4:	cmp	r0, #0
   1bbd8:	bne	1bc54 <fputs@plt+0xa86c>
   1bbdc:	b	1bbfc <fputs@plt+0xa814>
   1bbe0:	ldr	r0, [sp, #24]
   1bbe4:	cmp	r0, #0
   1bbe8:	cmpeq	sl, #101	; 0x65
   1bbec:	bne	1bcac <fputs@plt+0xa8c4>
   1bbf0:	ldrb	r0, [r7, #25]
   1bbf4:	tst	r0, #1
   1bbf8:	beq	1bcac <fputs@plt+0xa8c4>
   1bbfc:	mov	r0, r7
   1bc00:	ldr	r2, [sp, #12]
   1bc04:	mov	r3, #0
   1bc08:	bl	19774 <fputs@plt+0x838c>
   1bc0c:	cmp	r0, #0
   1bc10:	beq	1bd64 <fputs@plt+0xa97c>
   1bc14:	mov	r5, r0
   1bc18:	cmp	r4, #1
   1bc1c:	blt	1bc40 <fputs@plt+0xa858>
   1bc20:	mov	r6, #0
   1bc24:	mov	r0, r8
   1bc28:	mov	r1, r6
   1bc2c:	bl	19a1c <fputs@plt+0x8634>
   1bc30:	str	r0, [r5, r6, lsl #2]
   1bc34:	add	r6, r6, #1
   1bc38:	cmp	r4, r6
   1bc3c:	bne	1bc24 <fputs@plt+0xa83c>
   1bc40:	mov	r0, #1
   1bc44:	str	r0, [sp, #24]
   1bc48:	cmp	sl, #100	; 0x64
   1bc4c:	ldr	r6, [sp, #16]
   1bc50:	bne	1bb8c <fputs@plt+0xa7a4>
   1bc54:	add	r9, r5, r4, lsl #2
   1bc58:	cmp	r4, #1
   1bc5c:	blt	1bb8c <fputs@plt+0xa7a4>
   1bc60:	mov	r8, r7
   1bc64:	mov	r7, #0
   1bc68:	b	1bc78 <fputs@plt+0xa890>
   1bc6c:	add	r7, r7, #1
   1bc70:	cmp	r4, r7
   1bc74:	beq	1bb84 <fputs@plt+0xa79c>
   1bc78:	ldr	r0, [sp, #28]
   1bc7c:	mov	r1, r7
   1bc80:	bl	19968 <fputs@plt+0x8580>
   1bc84:	str	r0, [r9, r7, lsl #2]
   1bc88:	cmp	r0, #0
   1bc8c:	bne	1bc6c <fputs@plt+0xa884>
   1bc90:	ldr	r6, [sp, #28]
   1bc94:	mov	r0, r6
   1bc98:	mov	r1, r7
   1bc9c:	bl	199f4 <fputs@plt+0x860c>
   1bca0:	cmp	r0, #5
   1bca4:	beq	1bc6c <fputs@plt+0xa884>
   1bca8:	b	1bd1c <fputs@plt+0xa934>
   1bcac:	ldr	r0, [sp, #28]
   1bcb0:	bl	183b4 <fputs@plt+0x6fcc>
   1bcb4:	mov	sl, r0
   1bcb8:	mov	r8, #0
   1bcbc:	str	r8, [sp, #28]
   1bcc0:	ldr	r0, [sp, #32]
   1bcc4:	sub	r4, r0, #1
   1bcc8:	movw	r1, #6044	; 0x179c
   1bccc:	movt	r1, #8
   1bcd0:	ldrb	r0, [r4, #1]!
   1bcd4:	ldrb	r0, [r1, r0]
   1bcd8:	tst	r0, #1
   1bcdc:	bne	1bcd0 <fputs@plt+0xa8e8>
   1bce0:	mov	r0, r7
   1bce4:	mov	r1, r5
   1bce8:	bl	13ddc <fputs@plt+0x29f4>
   1bcec:	mov	r5, #0
   1bcf0:	add	r7, sp, #32
   1bcf4:	mov	r9, r7
   1bcf8:	add	r7, sp, #28
   1bcfc:	cmp	sl, #0
   1bd00:	beq	1bb18 <fputs@plt+0xa730>
   1bd04:	b	1bd68 <fputs@plt+0xa980>
   1bd08:	movw	r0, #40190	; 0x9cfe
   1bd0c:	movt	r0, #1
   1bd10:	bl	1372c <fputs@plt+0x2344>
   1bd14:	mov	r4, r0
   1bd18:	b	1be10 <fputs@plt+0xaa28>
   1bd1c:	mov	r7, r8
   1bd20:	mov	r0, r8
   1bd24:	bl	19164 <fputs@plt+0x7d7c>
   1bd28:	mov	sl, #100	; 0x64
   1bd2c:	b	1bd70 <fputs@plt+0xa988>
   1bd30:	mov	sl, #0
   1bd34:	b	1bd68 <fputs@plt+0xa980>
   1bd38:	mov	sl, r0
   1bd3c:	b	1bd68 <fputs@plt+0xa980>
   1bd40:	ldr	r0, [sp, #28]
   1bd44:	bl	183b4 <fputs@plt+0x6fcc>
   1bd48:	mov	r0, #0
   1bd4c:	str	r0, [sp, #28]
   1bd50:	mov	sl, #4
   1bd54:	mov	r0, r7
   1bd58:	mov	r1, #4
   1bd5c:	bl	168b8 <fputs@plt+0x54d0>
   1bd60:	b	1bd7c <fputs@plt+0xa994>
   1bd64:	mov	r5, #0
   1bd68:	ldr	r6, [sp, #28]
   1bd6c:	ldr	r7, [sp, #8]
   1bd70:	cmp	r6, #0
   1bd74:	movne	r0, r6
   1bd78:	blne	183b4 <fputs@plt+0x6fcc>
   1bd7c:	mov	r0, r7
   1bd80:	mov	r1, r5
   1bd84:	bl	13ddc <fputs@plt+0x29f4>
   1bd88:	mov	r0, r7
   1bd8c:	mov	r1, sl
   1bd90:	bl	18404 <fputs@plt+0x701c>
   1bd94:	mov	r4, r0
   1bd98:	ldr	r8, [fp, #8]
   1bd9c:	cmp	r8, #0
   1bda0:	cmpne	r4, #0
   1bda4:	bne	1bdb8 <fputs@plt+0xa9d0>
   1bda8:	cmp	r8, #0
   1bdac:	movne	r0, #0
   1bdb0:	strne	r0, [r8]
   1bdb4:	b	1be10 <fputs@plt+0xaa28>
   1bdb8:	mov	r0, r7
   1bdbc:	bl	1beac <fputs@plt+0xaac4>
   1bdc0:	bl	13690 <fputs@plt+0x22a8>
   1bdc4:	add	r5, r0, #1
   1bdc8:	asr	r1, r5, #31
   1bdcc:	mov	r0, r5
   1bdd0:	bl	141fc <fputs@plt+0x2e14>
   1bdd4:	str	r0, [r8]
   1bdd8:	cmp	r0, #0
   1bddc:	beq	1be00 <fputs@plt+0xaa18>
   1bde0:	mov	r6, r0
   1bde4:	mov	r0, r7
   1bde8:	bl	1beac <fputs@plt+0xaac4>
   1bdec:	mov	r1, r0
   1bdf0:	mov	r0, r6
   1bdf4:	mov	r2, r5
   1bdf8:	bl	11244 <memcpy@plt>
   1bdfc:	b	1be10 <fputs@plt+0xaa28>
   1be00:	mov	r4, #7
   1be04:	mov	r0, r7
   1be08:	mov	r1, #7
   1be0c:	bl	168b8 <fputs@plt+0x54d0>
   1be10:	mov	r0, r4
   1be14:	sub	sp, fp, #28
   1be18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1be1c:	push	{r4, sl, fp, lr}
   1be20:	add	fp, sp, #8
   1be24:	cmp	r0, #0
   1be28:	beq	1be64 <fputs@plt+0xaa7c>
   1be2c:	ldr	r1, [r0, #80]	; 0x50
   1be30:	mov	r4, #1
   1be34:	movw	r2, #42647	; 0xa697
   1be38:	movt	r2, #41001	; 0xa029
   1be3c:	cmp	r1, r2
   1be40:	beq	1be5c <fputs@plt+0xaa74>
   1be44:	bl	1ea68 <fputs@plt+0xd680>
   1be48:	mov	r4, #0
   1be4c:	cmp	r0, #0
   1be50:	movwne	r0, #25770	; 0x64aa
   1be54:	movtne	r0, #8
   1be58:	blne	47478 <fputs@plt+0x36090>
   1be5c:	mov	r0, r4
   1be60:	pop	{r4, sl, fp, pc}
   1be64:	movw	r0, #33052	; 0x811c
   1be68:	movt	r0, #8
   1be6c:	bl	47478 <fputs@plt+0x36090>
   1be70:	mov	r4, #0
   1be74:	mov	r0, r4
   1be78:	pop	{r4, sl, fp, pc}
   1be7c:	push	{fp, lr}
   1be80:	mov	fp, sp
   1be84:	sub	sp, sp, #16
   1be88:	str	r3, [sp, #4]
   1be8c:	mov	r3, #0
   1be90:	str	r3, [sp]
   1be94:	ldr	r3, [fp, #8]
   1be98:	str	r3, [sp, #8]
   1be9c:	mov	r3, #1
   1bea0:	bl	1c0b0 <fputs@plt+0xacc8>
   1bea4:	mov	sp, fp
   1bea8:	pop	{fp, pc}
   1beac:	push	{r4, r5, fp, lr}
   1beb0:	add	fp, sp, #8
   1beb4:	mov	r5, #7
   1beb8:	cmp	r0, #0
   1bebc:	beq	1bf04 <fputs@plt+0xab1c>
   1bec0:	mov	r4, r0
   1bec4:	bl	1ea68 <fputs@plt+0xd680>
   1bec8:	cmp	r0, #0
   1becc:	beq	1bef4 <fputs@plt+0xab0c>
   1bed0:	ldrb	r0, [r4, #69]	; 0x45
   1bed4:	cmp	r0, #0
   1bed8:	bne	1bf04 <fputs@plt+0xab1c>
   1bedc:	ldr	r0, [r4, #240]	; 0xf0
   1bee0:	bl	18740 <fputs@plt+0x7358>
   1bee4:	cmp	r0, #0
   1bee8:	popne	{r4, r5, fp, pc}
   1beec:	ldr	r5, [r4, #52]	; 0x34
   1bef0:	b	1bf04 <fputs@plt+0xab1c>
   1bef4:	movw	r0, #4280	; 0x10b8
   1bef8:	movt	r0, #2
   1befc:	bl	1372c <fputs@plt+0x2344>
   1bf00:	mov	r5, r0
   1bf04:	mov	r0, r5
   1bf08:	pop	{r4, r5, fp, lr}
   1bf0c:	b	190b4 <fputs@plt+0x7ccc>
   1bf10:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1bf14:	add	fp, sp, #24
   1bf18:	mov	r4, r0
   1bf1c:	bl	13ed0 <fputs@plt+0x2ae8>
   1bf20:	mov	r5, r0
   1bf24:	cmp	r0, #0
   1bf28:	bne	1bfcc <fputs@plt+0xabe4>
   1bf2c:	movw	r6, #60180	; 0xeb14
   1bf30:	movt	r6, #9
   1bf34:	ldr	r3, [r6]
   1bf38:	mov	r5, #0
   1bf3c:	cmp	r3, #0
   1bf40:	movw	r8, #60184	; 0xeb18
   1bf44:	movt	r8, #9
   1bf48:	mov	r1, #0
   1bf4c:	mov	r0, #0
   1bf50:	beq	1bf90 <fputs@plt+0xaba8>
   1bf54:	ldr	r2, [r8]
   1bf58:	ldr	r0, [r2]
   1bf5c:	cmp	r0, r4
   1bf60:	mov	r1, #0
   1bf64:	mov	r0, r3
   1bf68:	beq	1bf90 <fputs@plt+0xaba8>
   1bf6c:	ldr	r0, [r6]
   1bf70:	mov	r3, #1
   1bf74:	mov	r1, r3
   1bf78:	cmp	r3, r0
   1bf7c:	bcs	1bf90 <fputs@plt+0xaba8>
   1bf80:	ldr	r7, [r2, r1, lsl #2]
   1bf84:	add	r3, r1, #1
   1bf88:	cmp	r7, r4
   1bf8c:	bne	1bf74 <fputs@plt+0xab8c>
   1bf90:	cmp	r1, r0
   1bf94:	bne	1bfcc <fputs@plt+0xabe4>
   1bf98:	mov	r1, #4
   1bf9c:	add	r2, r1, r0, lsl #2
   1bfa0:	ldr	r0, [r8]
   1bfa4:	mov	r5, #0
   1bfa8:	mov	r3, #0
   1bfac:	bl	1447c <fputs@plt+0x3094>
   1bfb0:	cmp	r0, #0
   1bfb4:	beq	1bfd4 <fputs@plt+0xabec>
   1bfb8:	str	r0, [r8]
   1bfbc:	ldr	r1, [r6]
   1bfc0:	str	r4, [r0, r1, lsl #2]
   1bfc4:	add	r0, r1, #1
   1bfc8:	str	r0, [r6]
   1bfcc:	mov	r0, r5
   1bfd0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1bfd4:	mov	r5, #7
   1bfd8:	mov	r0, r5
   1bfdc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1bfe0:	push	{r4, sl, fp, lr}
   1bfe4:	add	fp, sp, #8
   1bfe8:	movw	ip, #60180	; 0xeb14
   1bfec:	movt	ip, #9
   1bff0:	ldr	r2, [ip]
   1bff4:	movw	r1, #60184	; 0xeb18
   1bff8:	movt	r1, #9
   1bffc:	ldr	lr, [r1]
   1c000:	add	r1, lr, r2, lsl #2
   1c004:	sub	r3, r2, #1
   1c008:	add	r4, r3, #1
   1c00c:	cmp	r4, #1
   1c010:	blt	1c03c <fputs@plt+0xac54>
   1c014:	sub	r3, r3, #1
   1c018:	ldr	r4, [r1, #-4]!
   1c01c:	cmp	r4, r0
   1c020:	bne	1c008 <fputs@plt+0xac20>
   1c024:	sub	r0, r2, #1
   1c028:	str	r0, [ip]
   1c02c:	ldr	r0, [lr, r0, lsl #2]
   1c030:	str	r0, [r1]
   1c034:	mov	r0, #1
   1c038:	pop	{r4, sl, fp, pc}
   1c03c:	mov	r0, #0
   1c040:	pop	{r4, sl, fp, pc}
   1c044:	push	{r4, sl, fp, lr}
   1c048:	add	fp, sp, #8
   1c04c:	bl	13ed0 <fputs@plt+0x2ae8>
   1c050:	cmp	r0, #0
   1c054:	popne	{r4, sl, fp, pc}
   1c058:	movw	r4, #60184	; 0xeb18
   1c05c:	movt	r4, #9
   1c060:	ldr	r0, [r4]
   1c064:	bl	14294 <fputs@plt+0x2eac>
   1c068:	movw	r0, #60180	; 0xeb14
   1c06c:	movt	r0, #9
   1c070:	mov	r1, #0
   1c074:	str	r1, [r0]
   1c078:	str	r1, [r4]
   1c07c:	pop	{r4, sl, fp, pc}
   1c080:	push	{fp, lr}
   1c084:	mov	fp, sp
   1c088:	sub	sp, sp, #16
   1c08c:	str	r3, [sp, #4]
   1c090:	mov	r3, #0
   1c094:	str	r3, [sp]
   1c098:	ldr	r3, [fp, #8]
   1c09c:	str	r3, [sp, #8]
   1c0a0:	mov	r3, #0
   1c0a4:	bl	1c0b0 <fputs@plt+0xacc8>
   1c0a8:	mov	sp, fp
   1c0ac:	pop	{fp, pc}
   1c0b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c0b4:	add	fp, sp, #28
   1c0b8:	sub	sp, sp, #12
   1c0bc:	mov	r8, r3
   1c0c0:	mov	r9, r2
   1c0c4:	mov	r6, r1
   1c0c8:	mov	r7, r0
   1c0cc:	ldr	r4, [fp, #12]
   1c0d0:	mov	r0, #0
   1c0d4:	str	r0, [r4]
   1c0d8:	mov	r0, r7
   1c0dc:	bl	1be1c <fputs@plt+0xaa34>
   1c0e0:	cmp	r6, #0
   1c0e4:	cmpne	r0, #0
   1c0e8:	bne	1c100 <fputs@plt+0xad18>
   1c0ec:	movw	r0, #44777	; 0xaee9
   1c0f0:	movt	r0, #1
   1c0f4:	sub	sp, fp, #28
   1c0f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c0fc:	b	1372c <fputs@plt+0x2344>
   1c100:	ldr	sl, [fp, #16]
   1c104:	ldr	r5, [fp, #8]
   1c108:	mov	r0, r7
   1c10c:	bl	13ae4 <fputs@plt+0x26fc>
   1c110:	str	r5, [sp]
   1c114:	stmib	sp, {r4, sl}
   1c118:	mov	r0, r7
   1c11c:	mov	r1, r6
   1c120:	mov	r2, r9
   1c124:	mov	r3, r8
   1c128:	bl	47538 <fputs@plt+0x36150>
   1c12c:	cmp	r0, #17
   1c130:	bne	1c158 <fputs@plt+0xad70>
   1c134:	ldr	r0, [r4]
   1c138:	bl	182a0 <fputs@plt+0x6eb8>
   1c13c:	mov	r0, r7
   1c140:	mov	r1, r6
   1c144:	mov	r2, r9
   1c148:	mov	r3, r8
   1c14c:	sub	sp, fp, #28
   1c150:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c154:	b	47538 <fputs@plt+0x36150>
   1c158:	sub	sp, fp, #28
   1c15c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c160:	push	{fp, lr}
   1c164:	mov	fp, sp
   1c168:	sub	sp, sp, #8
   1c16c:	str	r3, [sp]
   1c170:	ldr	r3, [fp, #8]
   1c174:	str	r3, [sp, #4]
   1c178:	mov	r3, #0
   1c17c:	bl	1c188 <fputs@plt+0xada0>
   1c180:	mov	sp, fp
   1c184:	pop	{fp, pc}
   1c188:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c18c:	add	fp, sp, #24
   1c190:	sub	sp, sp, #16
   1c194:	mov	r6, r3
   1c198:	mov	r7, r2
   1c19c:	mov	r5, r1
   1c1a0:	mov	r4, r0
   1c1a4:	mov	r0, #0
   1c1a8:	str	r0, [sp, #12]
   1c1ac:	ldr	r8, [fp, #8]
   1c1b0:	str	r0, [r8]
   1c1b4:	mov	r0, r4
   1c1b8:	bl	1be1c <fputs@plt+0xaa34>
   1c1bc:	cmp	r5, #0
   1c1c0:	cmpne	r0, #0
   1c1c4:	bne	1c1dc <fputs@plt+0xadf4>
   1c1c8:	movw	r0, #44888	; 0xaf58
   1c1cc:	movt	r0, #1
   1c1d0:	bl	1372c <fputs@plt+0x2344>
   1c1d4:	sub	sp, fp, #24
   1c1d8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c1dc:	cmp	r7, #0
   1c1e0:	bmi	1c21c <fputs@plt+0xae34>
   1c1e4:	mov	r2, #0
   1c1e8:	bne	1c1fc <fputs@plt+0xae14>
   1c1ec:	b	1c220 <fputs@plt+0xae38>
   1c1f0:	add	r2, r2, #2
   1c1f4:	cmp	r2, r7
   1c1f8:	bge	1c220 <fputs@plt+0xae38>
   1c1fc:	ldrb	r0, [r5, r2]
   1c200:	cmp	r0, #0
   1c204:	bne	1c1f0 <fputs@plt+0xae08>
   1c208:	add	r0, r5, r2
   1c20c:	ldrb	r0, [r0, #1]
   1c210:	cmp	r0, #0
   1c214:	bne	1c1f0 <fputs@plt+0xae08>
   1c218:	b	1c220 <fputs@plt+0xae38>
   1c21c:	mov	r2, r7
   1c220:	ldr	r9, [fp, #12]
   1c224:	mov	r0, r4
   1c228:	mov	r1, r5
   1c22c:	bl	1e454 <fputs@plt+0xd06c>
   1c230:	mov	r7, r0
   1c234:	cmp	r0, #0
   1c238:	beq	1c268 <fputs@plt+0xae80>
   1c23c:	add	r0, sp, #12
   1c240:	mov	r1, #0
   1c244:	stm	sp, {r1, r8}
   1c248:	str	r0, [sp, #8]
   1c24c:	mov	r0, r4
   1c250:	mov	r1, r7
   1c254:	mvn	r2, #0
   1c258:	mov	r3, r6
   1c25c:	bl	1c0b0 <fputs@plt+0xacc8>
   1c260:	mov	r6, r0
   1c264:	b	1c26c <fputs@plt+0xae84>
   1c268:	mov	r6, #0
   1c26c:	cmp	r9, #0
   1c270:	ldrne	r0, [sp, #12]
   1c274:	cmpne	r0, #0
   1c278:	beq	1c29c <fputs@plt+0xaeb4>
   1c27c:	sub	r1, r0, r7
   1c280:	mov	r0, r7
   1c284:	bl	47a84 <fputs@plt+0x3669c>
   1c288:	mov	r1, r0
   1c28c:	mov	r0, r5
   1c290:	bl	47af4 <fputs@plt+0x3670c>
   1c294:	add	r0, r5, r0
   1c298:	str	r0, [r9]
   1c29c:	mov	r0, r4
   1c2a0:	mov	r1, r7
   1c2a4:	bl	13ddc <fputs@plt+0x29f4>
   1c2a8:	mov	r0, r4
   1c2ac:	mov	r1, r6
   1c2b0:	bl	18404 <fputs@plt+0x701c>
   1c2b4:	sub	sp, fp, #24
   1c2b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c2bc:	push	{fp, lr}
   1c2c0:	mov	fp, sp
   1c2c4:	sub	sp, sp, #8
   1c2c8:	str	r3, [sp]
   1c2cc:	ldr	r3, [fp, #8]
   1c2d0:	str	r3, [sp, #4]
   1c2d4:	mov	r3, #1
   1c2d8:	bl	1c188 <fputs@plt+0xada0>
   1c2dc:	mov	sp, fp
   1c2e0:	pop	{fp, pc}
   1c2e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c2e8:	add	fp, sp, #28
   1c2ec:	sub	sp, sp, #36	; 0x24
   1c2f0:	mov	r5, r3
   1c2f4:	mov	sl, r2
   1c2f8:	mov	r7, r1
   1c2fc:	mov	r9, r0
   1c300:	mov	r0, #0
   1c304:	str	r0, [r2]
   1c308:	ldr	r8, [fp, #8]
   1c30c:	cmp	r8, #0
   1c310:	strne	r0, [r8]
   1c314:	ldr	r4, [fp, #12]
   1c318:	cmp	r5, #0
   1c31c:	movne	r0, #0
   1c320:	strne	r0, [r5]
   1c324:	cmp	r4, #0
   1c328:	movne	r0, #0
   1c32c:	strne	r0, [r4]
   1c330:	mov	r0, #1
   1c334:	str	r0, [sp, #28]
   1c338:	mov	r6, #0
   1c33c:	str	r6, [sp, #24]
   1c340:	str	r6, [sp, #20]
   1c344:	str	r6, [sp, #12]
   1c348:	str	r6, [sp, #32]
   1c34c:	mov	r0, #20
   1c350:	str	r0, [sp, #16]
   1c354:	mov	r0, #80	; 0x50
   1c358:	mov	r1, #0
   1c35c:	bl	14264 <fputs@plt+0x2e7c>
   1c360:	str	r0, [sp, #8]
   1c364:	cmp	r0, #0
   1c368:	beq	1c478 <fputs@plt+0xb090>
   1c36c:	str	r6, [r0]
   1c370:	str	r4, [sp]
   1c374:	movw	r2, #50316	; 0xc48c
   1c378:	movt	r2, #1
   1c37c:	add	r3, sp, #8
   1c380:	mov	r0, r9
   1c384:	mov	r1, r7
   1c388:	bl	1baa8 <fputs@plt+0xa6c0>
   1c38c:	mov	r7, r0
   1c390:	ldr	r0, [sp, #8]
   1c394:	ldr	r1, [sp, #28]
   1c398:	str	r1, [r0]
   1c39c:	uxtb	r0, r7
   1c3a0:	cmp	r0, #4
   1c3a4:	bne	1c3f4 <fputs@plt+0xb00c>
   1c3a8:	ldr	r0, [sp, #8]
   1c3ac:	add	r0, r0, #4
   1c3b0:	bl	1c628 <fputs@plt+0xb240>
   1c3b4:	ldr	r0, [sp, #12]
   1c3b8:	cmp	r0, #0
   1c3bc:	beq	1c3ec <fputs@plt+0xb004>
   1c3c0:	cmp	r4, #0
   1c3c4:	beq	1c3e4 <fputs@plt+0xaffc>
   1c3c8:	ldr	r0, [r4]
   1c3cc:	bl	14294 <fputs@plt+0x2eac>
   1c3d0:	ldr	r1, [sp, #12]
   1c3d4:	movw	r0, #20776	; 0x5128
   1c3d8:	movt	r0, #8
   1c3dc:	bl	158b0 <fputs@plt+0x44c8>
   1c3e0:	str	r0, [r4]
   1c3e4:	ldr	r0, [sp, #12]
   1c3e8:	bl	14294 <fputs@plt+0x2eac>
   1c3ec:	ldr	r7, [sp, #32]
   1c3f0:	b	1c47c <fputs@plt+0xb094>
   1c3f4:	ldr	r0, [sp, #12]
   1c3f8:	bl	14294 <fputs@plt+0x2eac>
   1c3fc:	cmp	r7, #0
   1c400:	beq	1c414 <fputs@plt+0xb02c>
   1c404:	ldr	r0, [sp, #8]
   1c408:	add	r0, r0, #4
   1c40c:	bl	1c628 <fputs@plt+0xb240>
   1c410:	b	1c480 <fputs@plt+0xb098>
   1c414:	ldr	r0, [sp, #16]
   1c418:	ldr	r1, [sp, #28]
   1c41c:	cmp	r0, r1
   1c420:	bls	1c440 <fputs@plt+0xb058>
   1c424:	ldr	r0, [sp, #8]
   1c428:	lsl	r2, r1, #2
   1c42c:	mov	r3, #0
   1c430:	bl	1447c <fputs@plt+0x3094>
   1c434:	cmp	r0, #0
   1c438:	beq	1c46c <fputs@plt+0xb084>
   1c43c:	str	r0, [sp, #8]
   1c440:	ldr	r0, [sp, #8]
   1c444:	add	r0, r0, #4
   1c448:	str	r0, [sl]
   1c44c:	cmp	r8, #0
   1c450:	ldrne	r0, [sp, #24]
   1c454:	strne	r0, [r8]
   1c458:	mov	r7, #0
   1c45c:	cmp	r5, #0
   1c460:	ldrne	r0, [sp, #20]
   1c464:	strne	r0, [r5]
   1c468:	b	1c480 <fputs@plt+0xb098>
   1c46c:	ldr	r0, [sp, #8]
   1c470:	add	r0, r0, #4
   1c474:	bl	1c628 <fputs@plt+0xb240>
   1c478:	mov	r7, #7
   1c47c:	str	r7, [r9, #52]	; 0x34
   1c480:	mov	r0, r7
   1c484:	sub	sp, fp, #28
   1c488:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c48c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c490:	add	fp, sp, #24
   1c494:	mov	r7, r3
   1c498:	mov	r5, r2
   1c49c:	mov	r6, r1
   1c4a0:	mov	r9, r0
   1c4a4:	cmp	r2, #0
   1c4a8:	mov	r1, r2
   1c4ac:	movwne	r1, #1
   1c4b0:	ldr	r0, [r0, #8]
   1c4b4:	ldr	r2, [r9, #12]
   1c4b8:	ldr	r3, [r9, #20]
   1c4bc:	clz	r2, r2
   1c4c0:	lsr	r2, r2, #5
   1c4c4:	and	r1, r1, r2
   1c4c8:	add	r2, r3, r6, lsl r1
   1c4cc:	cmp	r2, r0
   1c4d0:	bls	1c4fc <fputs@plt+0xb114>
   1c4d4:	lsl	r1, r6, r1
   1c4d8:	add	r0, r1, r0, lsl #1
   1c4dc:	str	r0, [r9, #8]
   1c4e0:	lsl	r2, r0, #2
   1c4e4:	ldr	r0, [r9]
   1c4e8:	mov	r3, #0
   1c4ec:	bl	1447c <fputs@plt+0x3094>
   1c4f0:	cmp	r0, #0
   1c4f4:	beq	1c600 <fputs@plt+0xb218>
   1c4f8:	str	r0, [r9]
   1c4fc:	ldr	r0, [r9, #12]
   1c500:	cmp	r0, #0
   1c504:	beq	1c53c <fputs@plt+0xb154>
   1c508:	ldr	r0, [r9, #16]
   1c50c:	cmp	r0, r6
   1c510:	beq	1c588 <fputs@plt+0xb1a0>
   1c514:	ldr	r0, [r9, #4]
   1c518:	bl	14294 <fputs@plt+0x2eac>
   1c51c:	movw	r0, #25929	; 0x6549
   1c520:	movt	r0, #8
   1c524:	bl	158b0 <fputs@plt+0x44c8>
   1c528:	mov	r8, #1
   1c52c:	str	r8, [r9, #24]
   1c530:	str	r0, [r9, #4]
   1c534:	mov	r0, r8
   1c538:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c53c:	str	r6, [r9, #16]
   1c540:	cmp	r6, #1
   1c544:	blt	1c588 <fputs@plt+0xb1a0>
   1c548:	movw	r8, #20776	; 0x5128
   1c54c:	movt	r8, #8
   1c550:	mov	r4, r6
   1c554:	ldr	r1, [r7]
   1c558:	mov	r0, r8
   1c55c:	bl	158b0 <fputs@plt+0x44c8>
   1c560:	cmp	r0, #0
   1c564:	beq	1c600 <fputs@plt+0xb218>
   1c568:	ldr	r1, [r9]
   1c56c:	ldr	r2, [r9, #20]
   1c570:	add	r3, r2, #1
   1c574:	str	r3, [r9, #20]
   1c578:	str	r0, [r1, r2, lsl #2]
   1c57c:	add	r7, r7, #4
   1c580:	subs	r4, r4, #1
   1c584:	bne	1c554 <fputs@plt+0xb16c>
   1c588:	mov	r8, #0
   1c58c:	cmp	r5, #0
   1c590:	beq	1c60c <fputs@plt+0xb224>
   1c594:	cmp	r6, #1
   1c598:	bge	1c5c4 <fputs@plt+0xb1dc>
   1c59c:	b	1c614 <fputs@plt+0xb22c>
   1c5a0:	mov	r7, #0
   1c5a4:	ldr	r0, [r9]
   1c5a8:	ldr	r1, [r9, #20]
   1c5ac:	add	r2, r1, #1
   1c5b0:	str	r2, [r9, #20]
   1c5b4:	str	r7, [r0, r1, lsl #2]
   1c5b8:	add	r5, r5, #4
   1c5bc:	subs	r6, r6, #1
   1c5c0:	beq	1c614 <fputs@plt+0xb22c>
   1c5c4:	ldr	r0, [r5]
   1c5c8:	cmp	r0, #0
   1c5cc:	beq	1c5a0 <fputs@plt+0xb1b8>
   1c5d0:	bl	13690 <fputs@plt+0x22a8>
   1c5d4:	add	r4, r0, #1
   1c5d8:	asr	r1, r4, #31
   1c5dc:	mov	r0, r4
   1c5e0:	bl	14264 <fputs@plt+0x2e7c>
   1c5e4:	cmp	r0, #0
   1c5e8:	beq	1c600 <fputs@plt+0xb218>
   1c5ec:	mov	r7, r0
   1c5f0:	ldr	r1, [r5]
   1c5f4:	mov	r2, r4
   1c5f8:	bl	11244 <memcpy@plt>
   1c5fc:	b	1c5a4 <fputs@plt+0xb1bc>
   1c600:	mov	r0, #7
   1c604:	str	r0, [r9, #24]
   1c608:	mov	r8, #1
   1c60c:	mov	r0, r8
   1c610:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c614:	ldr	r0, [r9, #12]
   1c618:	add	r0, r0, #1
   1c61c:	str	r0, [r9, #12]
   1c620:	mov	r0, r8
   1c624:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c628:	cmp	r0, #0
   1c62c:	bxeq	lr
   1c630:	push	{r4, r5, r6, sl, fp, lr}
   1c634:	add	fp, sp, #16
   1c638:	mov	r4, r0
   1c63c:	mov	r5, r0
   1c640:	ldr	r0, [r5, #-4]!
   1c644:	cmp	r0, #2
   1c648:	blt	1c668 <fputs@plt+0xb280>
   1c64c:	sub	r6, r0, #1
   1c650:	ldr	r0, [r4]
   1c654:	cmp	r0, #0
   1c658:	blne	14294 <fputs@plt+0x2eac>
   1c65c:	add	r4, r4, #4
   1c660:	subs	r6, r6, #1
   1c664:	bne	1c650 <fputs@plt+0xb268>
   1c668:	mov	r0, r5
   1c66c:	pop	{r4, r5, r6, sl, fp, lr}
   1c670:	b	14294 <fputs@plt+0x2eac>
   1c674:	push	{fp, lr}
   1c678:	mov	fp, sp
   1c67c:	sub	sp, sp, #8
   1c680:	mov	ip, #0
   1c684:	str	ip, [sp]
   1c688:	bl	1c694 <fputs@plt+0xb2ac>
   1c68c:	mov	sp, fp
   1c690:	pop	{fp, pc}
   1c694:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c698:	add	fp, sp, #28
   1c69c:	sub	sp, sp, #12
   1c6a0:	str	r3, [sp, #8]
   1c6a4:	mov	r8, r2
   1c6a8:	mov	r7, r1
   1c6ac:	mov	r5, r0
   1c6b0:	mov	r0, r1
   1c6b4:	bl	13690 <fputs@plt+0x22a8>
   1c6b8:	mov	sl, r0
   1c6bc:	add	r4, r5, #320	; 0x140
   1c6c0:	mov	r0, r4
   1c6c4:	mov	r1, r7
   1c6c8:	bl	43cf8 <fputs@plt+0x32910>
   1c6cc:	ldr	r6, [fp, #8]
   1c6d0:	cmp	r0, #0
   1c6d4:	beq	1c6ec <fputs@plt+0xb304>
   1c6d8:	movw	r0, #53159	; 0xcfa7
   1c6dc:	movt	r0, #1
   1c6e0:	bl	1372c <fputs@plt+0x2344>
   1c6e4:	mov	r9, r0
   1c6e8:	b	1c77c <fputs@plt+0xb394>
   1c6ec:	str	r8, [sp, #4]
   1c6f0:	add	r2, sl, #21
   1c6f4:	mov	r9, #0
   1c6f8:	mov	r0, r5
   1c6fc:	mov	r3, #0
   1c700:	bl	20bb8 <fputs@plt+0xf7d0>
   1c704:	cmp	r0, #0
   1c708:	beq	1c77c <fputs@plt+0xb394>
   1c70c:	mov	r8, r0
   1c710:	add	r6, r0, #20
   1c714:	add	r2, sl, #1
   1c718:	mov	r0, r6
   1c71c:	mov	r1, r7
   1c720:	bl	11244 <memcpy@plt>
   1c724:	mov	r9, #0
   1c728:	ldr	r0, [sp, #4]
   1c72c:	stm	r8, {r0, r6}
   1c730:	ldr	r0, [sp, #8]
   1c734:	str	r0, [r8, #8]
   1c738:	ldr	r0, [fp, #8]
   1c73c:	mov	r7, r0
   1c740:	str	r0, [r8, #12]
   1c744:	str	r9, [r8, #16]
   1c748:	mov	r0, r4
   1c74c:	mov	r1, r6
   1c750:	mov	r2, r8
   1c754:	bl	4423c <fputs@plt+0x32e54>
   1c758:	cmp	r0, #0
   1c75c:	beq	1c778 <fputs@plt+0xb390>
   1c760:	mov	r4, r0
   1c764:	mov	r0, r5
   1c768:	bl	19164 <fputs@plt+0x7d7c>
   1c76c:	mov	r0, r5
   1c770:	mov	r1, r4
   1c774:	bl	13ddc <fputs@plt+0x29f4>
   1c778:	mov	r6, r7
   1c77c:	mov	r0, r5
   1c780:	mov	r1, r9
   1c784:	bl	18404 <fputs@plt+0x701c>
   1c788:	mov	r4, r0
   1c78c:	cmp	r6, #0
   1c790:	cmpne	r4, #0
   1c794:	beq	1c7a0 <fputs@plt+0xb3b8>
   1c798:	ldr	r0, [sp, #8]
   1c79c:	blx	r6
   1c7a0:	mov	r0, r4
   1c7a4:	sub	sp, fp, #28
   1c7a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c7ac:	b	1c694 <fputs@plt+0xb2ac>
   1c7b0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c7b4:	add	fp, sp, #24
   1c7b8:	sub	sp, sp, #8
   1c7bc:	mov	r4, r0
   1c7c0:	mov	r0, #0
   1c7c4:	str	r0, [sp, #4]
   1c7c8:	ldr	r6, [r4, #336]	; 0x150
   1c7cc:	cmp	r6, #0
   1c7d0:	beq	1c7e0 <fputs@plt+0xb3f8>
   1c7d4:	ldr	r0, [r6, #12]
   1c7d8:	cmp	r0, #0
   1c7dc:	beq	1c800 <fputs@plt+0xb418>
   1c7e0:	mov	r0, r4
   1c7e4:	mov	r1, #21
   1c7e8:	bl	168b8 <fputs@plt+0x54d0>
   1c7ec:	movw	r0, #53847	; 0xd257
   1c7f0:	movt	r0, #1
   1c7f4:	bl	1372c <fputs@plt+0x2344>
   1c7f8:	sub	sp, fp, #24
   1c7fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c800:	mov	r7, r1
   1c804:	ldr	r9, [r6, #4]
   1c808:	mov	r0, r4
   1c80c:	mov	r2, #544	; 0x220
   1c810:	mov	r3, #0
   1c814:	bl	19774 <fputs@plt+0x838c>
   1c818:	cmp	r0, #0
   1c81c:	beq	1c8b0 <fputs@plt+0xb4c8>
   1c820:	mov	r5, r0
   1c824:	mov	r8, #1
   1c828:	str	r8, [r0, #428]	; 0x1ac
   1c82c:	str	r4, [r0]
   1c830:	strb	r8, [r0, #454]	; 0x1c6
   1c834:	add	r2, sp, #4
   1c838:	mov	r1, r7
   1c83c:	bl	1c930 <fputs@plt+0xb548>
   1c840:	cmp	r0, #0
   1c844:	beq	1c8c8 <fputs@plt+0xb4e0>
   1c848:	ldr	r7, [sp, #4]
   1c84c:	movw	r2, #20776	; 0x5128
   1c850:	movt	r2, #8
   1c854:	cmp	r7, #0
   1c858:	moveq	r2, r7
   1c85c:	mov	r0, r4
   1c860:	mov	r1, #1
   1c864:	mov	r3, r7
   1c868:	bl	167e8 <fputs@plt+0x5400>
   1c86c:	mov	r0, r4
   1c870:	mov	r1, r7
   1c874:	bl	13ddc <fputs@plt+0x29f4>
   1c878:	mov	r0, #0
   1c87c:	strb	r0, [r5, #454]	; 0x1c6
   1c880:	ldr	r0, [r5, #8]
   1c884:	cmp	r0, #0
   1c888:	blne	183b4 <fputs@plt+0x6fcc>
   1c88c:	ldr	r1, [r5, #488]	; 0x1e8
   1c890:	mov	r0, r4
   1c894:	bl	13c04 <fputs@plt+0x281c>
   1c898:	mov	r0, r5
   1c89c:	bl	1b208 <fputs@plt+0x9e20>
   1c8a0:	mov	r0, r4
   1c8a4:	mov	r1, r5
   1c8a8:	bl	13ddc <fputs@plt+0x29f4>
   1c8ac:	b	1c8b4 <fputs@plt+0xb4cc>
   1c8b0:	mov	r8, #7
   1c8b4:	mov	r0, r4
   1c8b8:	mov	r1, r8
   1c8bc:	bl	18404 <fputs@plt+0x701c>
   1c8c0:	sub	sp, fp, #24
   1c8c4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c8c8:	ldr	r0, [r5, #488]	; 0x1e8
   1c8cc:	cmp	r0, #0
   1c8d0:	beq	1c848 <fputs@plt+0xb460>
   1c8d4:	ldrb	r1, [r4, #69]	; 0x45
   1c8d8:	cmp	r1, #0
   1c8dc:	bne	1c848 <fputs@plt+0xb460>
   1c8e0:	ldr	r1, [r0, #12]
   1c8e4:	cmp	r1, #0
   1c8e8:	bne	1c848 <fputs@plt+0xb460>
   1c8ec:	ldrb	r1, [r0, #42]	; 0x2a
   1c8f0:	tst	r1, #16
   1c8f4:	bne	1c848 <fputs@plt+0xb460>
   1c8f8:	ldr	r1, [r9, #4]
   1c8fc:	cmp	r1, #0
   1c900:	bne	1c920 <fputs@plt+0xb538>
   1c904:	ldr	r1, [r0, #4]
   1c908:	str	r1, [r9, #4]
   1c90c:	ldrh	r1, [r0, #34]	; 0x22
   1c910:	strh	r1, [r9, #34]	; 0x22
   1c914:	mov	r1, #0
   1c918:	str	r1, [r0, #4]
   1c91c:	strh	r1, [r0, #34]	; 0x22
   1c920:	mov	r0, #1
   1c924:	str	r0, [r6, #12]
   1c928:	mov	r8, #0
   1c92c:	b	1c878 <fputs@plt+0xb490>
   1c930:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c934:	add	fp, sp, #28
   1c938:	sub	sp, sp, #20
   1c93c:	mov	r7, r2
   1c940:	mov	r6, r1
   1c944:	mov	r5, r0
   1c948:	ldr	r4, [r0]
   1c94c:	ldr	r8, [r4, #96]	; 0x60
   1c950:	ldr	r0, [r4, #152]	; 0x98
   1c954:	cmp	r0, #0
   1c958:	moveq	r0, #0
   1c95c:	streq	r0, [r4, #248]	; 0xf8
   1c960:	str	r6, [r5, #484]	; 0x1e4
   1c964:	mov	r9, #0
   1c968:	str	r9, [r5, #12]
   1c96c:	bl	47b94 <fputs@plt+0x367ac>
   1c970:	str	r0, [sp, #12]
   1c974:	cmp	r0, #0
   1c978:	beq	1ca2c <fputs@plt+0xb644>
   1c97c:	ldrb	r0, [r6]
   1c980:	cmp	r0, #0
   1c984:	beq	1ca3c <fputs@plt+0xb654>
   1c988:	add	r0, r5, #508	; 0x1fc
   1c98c:	str	r0, [sp, #8]
   1c990:	mvn	sl, #0
   1c994:	mov	r9, #0
   1c998:	mov	r0, r6
   1c99c:	b	1c9b0 <fputs@plt+0xb5c8>
   1c9a0:	mov	r0, r6
   1c9a4:	ldrb	r1, [r0, r9]!
   1c9a8:	cmp	r1, #0
   1c9ac:	beq	1ca40 <fputs@plt+0xb658>
   1c9b0:	str	r0, [r5, #508]	; 0x1fc
   1c9b4:	add	r1, sp, #16
   1c9b8:	bl	462cc <fputs@plt+0x34ee4>
   1c9bc:	str	r0, [r5, #512]	; 0x200
   1c9c0:	add	r9, r0, r9
   1c9c4:	cmp	r9, r8
   1c9c8:	bgt	1cab4 <fputs@plt+0xb6cc>
   1c9cc:	ldr	r1, [sp, #16]
   1c9d0:	cmp	r1, #160	; 0xa0
   1c9d4:	blt	1c9f0 <fputs@plt+0xb608>
   1c9d8:	ldr	r0, [r4, #248]	; 0xf8
   1c9dc:	cmp	r0, #0
   1c9e0:	bne	1cabc <fputs@plt+0xb6d4>
   1c9e4:	cmp	r1, #161	; 0xa1
   1c9e8:	bne	1c9a0 <fputs@plt+0xb5b8>
   1c9ec:	b	1cc64 <fputs@plt+0xb87c>
   1c9f0:	mov	r3, r0
   1c9f4:	ldr	r2, [r5, #508]	; 0x1fc
   1c9f8:	str	r5, [sp]
   1c9fc:	ldr	r0, [sp, #12]
   1ca00:	bl	47bb8 <fputs@plt+0x367d0>
   1ca04:	ldr	r0, [r5, #12]
   1ca08:	cmp	r0, #0
   1ca0c:	bne	1cac4 <fputs@plt+0xb6dc>
   1ca10:	ldr	sl, [sp, #16]
   1ca14:	ldrb	r0, [r4, #69]	; 0x45
   1ca18:	cmp	r0, #0
   1ca1c:	beq	1c9a0 <fputs@plt+0xb5b8>
   1ca20:	add	r0, r6, r9
   1ca24:	str	r0, [r5, #484]	; 0x1e4
   1ca28:	b	1ca54 <fputs@plt+0xb66c>
   1ca2c:	mov	r0, r4
   1ca30:	bl	19164 <fputs@plt+0x7d7c>
   1ca34:	mov	r6, #7
   1ca38:	b	1cc58 <fputs@plt+0xb870>
   1ca3c:	mvn	sl, #0
   1ca40:	add	r0, r6, r9
   1ca44:	str	r0, [r5, #484]	; 0x1e4
   1ca48:	ldr	r0, [r5, #12]
   1ca4c:	cmp	r0, #0
   1ca50:	bne	1cacc <fputs@plt+0xb6e4>
   1ca54:	ldrb	r0, [r4, #69]	; 0x45
   1ca58:	cmp	r0, #0
   1ca5c:	bne	1cacc <fputs@plt+0xb6e4>
   1ca60:	cmp	sl, #1
   1ca64:	beq	1ca80 <fputs@plt+0xb698>
   1ca68:	ldr	r2, [r5, #508]	; 0x1fc
   1ca6c:	ldr	r3, [r5, #512]	; 0x200
   1ca70:	str	r5, [sp]
   1ca74:	ldr	r0, [sp, #12]
   1ca78:	mov	r1, #1
   1ca7c:	bl	47bb8 <fputs@plt+0x367d0>
   1ca80:	ldr	r0, [r5, #12]
   1ca84:	cmp	r0, #0
   1ca88:	bne	1cacc <fputs@plt+0xb6e4>
   1ca8c:	ldrb	r0, [r4, #69]	; 0x45
   1ca90:	cmp	r0, #0
   1ca94:	bne	1cacc <fputs@plt+0xb6e4>
   1ca98:	ldr	r2, [r5, #508]	; 0x1fc
   1ca9c:	ldr	r3, [r5, #512]	; 0x200
   1caa0:	str	r5, [sp]
   1caa4:	ldr	r0, [sp, #12]
   1caa8:	mov	r1, #0
   1caac:	bl	47bb8 <fputs@plt+0x367d0>
   1cab0:	b	1cacc <fputs@plt+0xb6e4>
   1cab4:	mov	r0, #18
   1cab8:	b	1cac0 <fputs@plt+0xb6d8>
   1cabc:	mov	r0, #9
   1cac0:	str	r0, [r5, #12]
   1cac4:	add	r0, r6, r9
   1cac8:	str	r0, [r5, #484]	; 0x1e4
   1cacc:	ldr	r0, [sp, #12]
   1cad0:	bl	47ca8 <fputs@plt+0x368c0>
   1cad4:	ldrb	r0, [r4, #69]	; 0x45
   1cad8:	cmp	r0, #0
   1cadc:	beq	1cb14 <fputs@plt+0xb72c>
   1cae0:	mov	r0, #7
   1cae4:	str	r0, [r5, #12]
   1cae8:	ldr	r1, [r5, #4]
   1caec:	cmp	r1, #0
   1caf0:	bne	1cb24 <fputs@plt+0xb73c>
   1caf4:	bl	190b4 <fputs@plt+0x7ccc>
   1caf8:	mov	r2, r0
   1cafc:	movw	r1, #20776	; 0x5128
   1cb00:	movt	r1, #8
   1cb04:	mov	r0, r4
   1cb08:	bl	1aabc <fputs@plt+0x96d4>
   1cb0c:	str	r0, [r5, #4]
   1cb10:	b	1cb24 <fputs@plt+0xb73c>
   1cb14:	ldr	r0, [r5, #12]
   1cb18:	cmp	r0, #0
   1cb1c:	cmpne	r0, #101	; 0x65
   1cb20:	bne	1cae8 <fputs@plt+0xb700>
   1cb24:	ldr	r2, [r5, #4]
   1cb28:	cmp	r2, #0
   1cb2c:	beq	1cb54 <fputs@plt+0xb76c>
   1cb30:	str	r2, [r7]
   1cb34:	ldr	r0, [r5, #12]
   1cb38:	movw	r1, #20776	; 0x5128
   1cb3c:	movt	r1, #8
   1cb40:	bl	15994 <fputs@plt+0x45ac>
   1cb44:	mov	r0, #0
   1cb48:	str	r0, [r5, #4]
   1cb4c:	mov	r6, #1
   1cb50:	b	1cb58 <fputs@plt+0xb770>
   1cb54:	mov	r6, #0
   1cb58:	ldr	r0, [r5, #8]
   1cb5c:	cmp	r0, #0
   1cb60:	beq	1cb88 <fputs@plt+0xb7a0>
   1cb64:	ldr	r1, [r5, #68]	; 0x44
   1cb68:	cmp	r1, #1
   1cb6c:	blt	1cb88 <fputs@plt+0xb7a0>
   1cb70:	ldrb	r1, [r5, #18]
   1cb74:	cmp	r1, #0
   1cb78:	bne	1cb88 <fputs@plt+0xb7a0>
   1cb7c:	bl	2f9e0 <fputs@plt+0x1e5f8>
   1cb80:	mov	r0, #0
   1cb84:	str	r0, [r5, #8]
   1cb88:	ldrb	r0, [r5, #18]
   1cb8c:	cmp	r0, #0
   1cb90:	bne	1cbac <fputs@plt+0xb7c4>
   1cb94:	ldr	r1, [r5, #408]	; 0x198
   1cb98:	mov	r0, r4
   1cb9c:	bl	13ddc <fputs@plt+0x29f4>
   1cba0:	mov	r0, #0
   1cba4:	str	r0, [r5, #404]	; 0x194
   1cba8:	str	r0, [r5, #408]	; 0x198
   1cbac:	ldr	r0, [r5, #524]	; 0x20c
   1cbb0:	bl	14294 <fputs@plt+0x2eac>
   1cbb4:	ldrb	r0, [r5, #454]	; 0x1c6
   1cbb8:	cmp	r0, #0
   1cbbc:	bne	1cbcc <fputs@plt+0xb7e4>
   1cbc0:	ldr	r1, [r5, #488]	; 0x1e8
   1cbc4:	mov	r0, r4
   1cbc8:	bl	13c04 <fputs@plt+0x281c>
   1cbcc:	ldr	r1, [r5, #540]	; 0x21c
   1cbd0:	mov	r0, r4
   1cbd4:	bl	44810 <fputs@plt+0x33428>
   1cbd8:	ldr	r1, [r5, #492]	; 0x1ec
   1cbdc:	mov	r0, r4
   1cbe0:	bl	13ba4 <fputs@plt+0x27bc>
   1cbe4:	ldr	r0, [r5, #448]	; 0x1c0
   1cbe8:	ldr	r1, [r5, #476]	; 0x1dc
   1cbec:	cmp	r0, #1
   1cbf0:	blt	1cc24 <fputs@plt+0xb83c>
   1cbf4:	sub	r7, r0, #1
   1cbf8:	ldr	r1, [r1, r7, lsl #2]
   1cbfc:	mov	r0, r4
   1cc00:	bl	13ddc <fputs@plt+0x29f4>
   1cc04:	sub	r0, r7, #1
   1cc08:	ldr	r1, [r5, #476]	; 0x1dc
   1cc0c:	cmp	r7, #0
   1cc10:	mov	r7, r0
   1cc14:	bgt	1cbf8 <fputs@plt+0xb810>
   1cc18:	b	1cc24 <fputs@plt+0xb83c>
   1cc1c:	ldr	r0, [r1]
   1cc20:	str	r0, [r5, #412]	; 0x19c
   1cc24:	mov	r0, r4
   1cc28:	bl	13ddc <fputs@plt+0x29f4>
   1cc2c:	ldr	r1, [r5, #412]	; 0x19c
   1cc30:	cmp	r1, #0
   1cc34:	bne	1cc1c <fputs@plt+0xb834>
   1cc38:	b	1cc4c <fputs@plt+0xb864>
   1cc3c:	ldr	r0, [r1, #68]	; 0x44
   1cc40:	str	r0, [r5, #528]	; 0x210
   1cc44:	mov	r0, r4
   1cc48:	bl	13c04 <fputs@plt+0x281c>
   1cc4c:	ldr	r1, [r5, #528]	; 0x210
   1cc50:	cmp	r1, #0
   1cc54:	bne	1cc3c <fputs@plt+0xb854>
   1cc58:	mov	r0, r6
   1cc5c:	sub	sp, fp, #28
   1cc60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cc64:	movw	r1, #25994	; 0x658a
   1cc68:	movt	r1, #8
   1cc6c:	mov	r0, r5
   1cc70:	ldr	r2, [sp, #8]
   1cc74:	bl	1aa38 <fputs@plt+0x9650>
   1cc78:	b	1ca40 <fputs@plt+0xb658>
   1cc7c:	ldrb	r0, [r0, #74]	; 0x4a
   1cc80:	movw	r1, #6300	; 0x189c
   1cc84:	movt	r1, #8
   1cc88:	add	r0, r0, r1
   1cc8c:	ldrb	r0, [r0, #-1]
   1cc90:	bx	lr
   1cc94:	sub	sp, sp, #8
   1cc98:	push	{r4, r5, fp, lr}
   1cc9c:	add	fp, sp, #8
   1cca0:	sub	sp, sp, #8
   1cca4:	mov	r4, r0
   1cca8:	str	r2, [fp, #8]
   1ccac:	str	r3, [fp, #12]
   1ccb0:	add	r0, fp, #8
   1ccb4:	str	r0, [sp, #4]
   1ccb8:	movw	r0, #54298	; 0xd41a
   1ccbc:	movt	r0, #1
   1ccc0:	cmp	r1, #1
   1ccc4:	bne	1ccf0 <fputs@plt+0xb908>
   1ccc8:	ldr	r1, [r4, #336]	; 0x150
   1cccc:	cmp	r1, #0
   1ccd0:	beq	1ccf4 <fputs@plt+0xb90c>
   1ccd4:	ldr	r0, [sp, #4]
   1ccd8:	add	r2, r0, #4
   1ccdc:	str	r2, [sp, #4]
   1cce0:	ldr	r1, [r1]
   1cce4:	ldr	r0, [r0]
   1cce8:	strb	r0, [r1, #16]
   1ccec:	b	1cd14 <fputs@plt+0xb92c>
   1ccf0:	add	r0, r0, #8
   1ccf4:	bl	1372c <fputs@plt+0x2344>
   1ccf8:	cmp	r0, #0
   1ccfc:	beq	1cd14 <fputs@plt+0xb92c>
   1cd00:	mov	r5, r0
   1cd04:	mov	r0, r4
   1cd08:	mov	r1, r5
   1cd0c:	bl	168b8 <fputs@plt+0x54d0>
   1cd10:	b	1cd18 <fputs@plt+0xb930>
   1cd14:	mov	r5, #0
   1cd18:	mov	r0, r5
   1cd1c:	sub	sp, fp, #8
   1cd20:	pop	{r4, r5, fp, lr}
   1cd24:	add	sp, sp, #8
   1cd28:	bx	lr
   1cd2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cd30:	add	fp, sp, #28
   1cd34:	sub	sp, sp, #4
   1cd38:	mov	r4, r0
   1cd3c:	mov	r8, #0
   1cd40:	movw	r9, #6044	; 0x179c
   1cd44:	movt	r9, #8
   1cd48:	movw	ip, #20155	; 0x4ebb
   1cd4c:	movt	ip, #8
   1cd50:	movw	r1, #20181	; 0x4ed5
   1cd54:	movt	r1, #8
   1cd58:	movw	r3, #20177	; 0x4ed1
   1cd5c:	movt	r3, #8
   1cd60:	movw	lr, #20162	; 0x4ec2
   1cd64:	movt	lr, #8
   1cd68:	movw	sl, #6305	; 0x18a1
   1cd6c:	movt	sl, #8
   1cd70:	b	1cd84 <fputs@plt+0xb99c>
   1cd74:	mov	r7, #1
   1cd78:	add	r0, sl, r8, lsl #3
   1cd7c:	ldrb	r8, [r0, r7]
   1cd80:	add	r4, r4, #1
   1cd84:	ldrb	r0, [r4]
   1cd88:	cmp	r0, #96	; 0x60
   1cd8c:	bhi	1cf6c <fputs@plt+0xbb84>
   1cd90:	add	r2, pc, #4
   1cd94:	mov	r7, #0
   1cd98:	ldr	pc, [r2, r0, lsl #2]
   1cd9c:	andeq	sp, r1, ip, ror r2
   1cda0:	andeq	ip, r1, ip, ror #30
   1cda4:	andeq	ip, r1, ip, ror #30
   1cda8:	andeq	ip, r1, ip, ror #30
   1cdac:	andeq	ip, r1, ip, ror #30
   1cdb0:	andeq	ip, r1, ip, ror #30
   1cdb4:	andeq	ip, r1, ip, ror #30
   1cdb8:	andeq	ip, r1, ip, ror #30
   1cdbc:	andeq	ip, r1, ip, ror #30
   1cdc0:	andeq	ip, r1, r4, ror sp
   1cdc4:	andeq	ip, r1, r4, ror sp
   1cdc8:	andeq	ip, r1, ip, ror #30
   1cdcc:	andeq	ip, r1, r4, ror sp
   1cdd0:	andeq	ip, r1, r4, ror sp
   1cdd4:	andeq	ip, r1, ip, ror #30
   1cdd8:	andeq	ip, r1, ip, ror #30
   1cddc:	andeq	ip, r1, ip, ror #30
   1cde0:	andeq	ip, r1, ip, ror #30
   1cde4:	andeq	ip, r1, ip, ror #30
   1cde8:	andeq	ip, r1, ip, ror #30
   1cdec:	andeq	ip, r1, ip, ror #30
   1cdf0:	andeq	ip, r1, ip, ror #30
   1cdf4:	andeq	ip, r1, ip, ror #30
   1cdf8:	andeq	ip, r1, ip, ror #30
   1cdfc:	andeq	ip, r1, ip, ror #30
   1ce00:	andeq	ip, r1, ip, ror #30
   1ce04:	andeq	ip, r1, ip, ror #30
   1ce08:	andeq	ip, r1, ip, ror #30
   1ce0c:	andeq	ip, r1, ip, ror #30
   1ce10:	andeq	ip, r1, ip, ror #30
   1ce14:	andeq	ip, r1, ip, ror #30
   1ce18:	andeq	ip, r1, ip, ror #30
   1ce1c:	andeq	ip, r1, r4, ror sp
   1ce20:	andeq	ip, r1, ip, ror #30
   1ce24:	andeq	ip, r1, r0, lsr #30
   1ce28:	andeq	ip, r1, ip, ror #30
   1ce2c:	andeq	ip, r1, ip, ror #30
   1ce30:	andeq	ip, r1, ip, ror #30
   1ce34:	andeq	ip, r1, ip, ror #30
   1ce38:	andeq	ip, r1, r0, lsr #30
   1ce3c:	andeq	ip, r1, ip, ror #30
   1ce40:	andeq	ip, r1, ip, ror #30
   1ce44:	andeq	ip, r1, ip, ror #30
   1ce48:	andeq	ip, r1, ip, ror #30
   1ce4c:	andeq	ip, r1, ip, ror #30
   1ce50:	strheq	sp, [r1], -r8
   1ce54:	andeq	ip, r1, ip, ror #30
   1ce58:	strdeq	sp, [r1], -r4
   1ce5c:	andeq	ip, r1, ip, ror #30
   1ce60:	andeq	ip, r1, ip, ror #30
   1ce64:	andeq	ip, r1, ip, ror #30
   1ce68:	andeq	ip, r1, ip, ror #30
   1ce6c:	andeq	ip, r1, ip, ror #30
   1ce70:	andeq	ip, r1, ip, ror #30
   1ce74:	andeq	ip, r1, ip, ror #30
   1ce78:	andeq	ip, r1, ip, ror #30
   1ce7c:	andeq	ip, r1, ip, ror #30
   1ce80:	andeq	ip, r1, ip, ror #30
   1ce84:	andeq	ip, r1, ip, ror #30
   1ce88:	andeq	ip, r1, r8, ror sp
   1ce8c:	andeq	ip, r1, ip, ror #30
   1ce90:	andeq	ip, r1, ip, ror #30
   1ce94:	andeq	ip, r1, ip, ror #30
   1ce98:	andeq	ip, r1, ip, ror #30
   1ce9c:	andeq	ip, r1, ip, ror #30
   1cea0:	andeq	ip, r1, ip, ror #30
   1cea4:	andeq	ip, r1, ip, ror #30
   1cea8:	andeq	ip, r1, ip, ror #30
   1ceac:	andeq	ip, r1, ip, ror #30
   1ceb0:	andeq	ip, r1, ip, ror #30
   1ceb4:	andeq	ip, r1, ip, ror #30
   1ceb8:	andeq	ip, r1, ip, ror #30
   1cebc:	andeq	ip, r1, ip, ror #30
   1cec0:	andeq	ip, r1, ip, ror #30
   1cec4:	andeq	ip, r1, ip, ror #30
   1cec8:	andeq	ip, r1, ip, ror #30
   1cecc:	andeq	ip, r1, ip, ror #30
   1ced0:	andeq	ip, r1, ip, ror #30
   1ced4:	andeq	ip, r1, ip, ror #30
   1ced8:	andeq	ip, r1, ip, ror #30
   1cedc:	andeq	ip, r1, ip, ror #30
   1cee0:	andeq	ip, r1, ip, ror #30
   1cee4:	andeq	ip, r1, ip, ror #30
   1cee8:	andeq	ip, r1, ip, ror #30
   1ceec:	andeq	ip, r1, ip, ror #30
   1cef0:	andeq	ip, r1, ip, ror #30
   1cef4:	andeq	ip, r1, ip, ror #30
   1cef8:	andeq	ip, r1, ip, ror #30
   1cefc:	andeq	ip, r1, ip, ror #30
   1cf00:	andeq	ip, r1, ip, ror #30
   1cf04:	andeq	ip, r1, ip, ror #30
   1cf08:	andeq	ip, r1, r0, asr #30
   1cf0c:	andeq	ip, r1, ip, ror #30
   1cf10:	andeq	ip, r1, ip, ror #30
   1cf14:	andeq	ip, r1, ip, ror #30
   1cf18:	andeq	ip, r1, ip, ror #30
   1cf1c:	andeq	ip, r1, r0, lsr #30
   1cf20:	ldrb	r2, [r4, #1]!
   1cf24:	cmp	r2, r0
   1cf28:	cmpne	r2, #0
   1cf2c:	bne	1cf20 <fputs@plt+0xbb38>
   1cf30:	mov	r7, #2
   1cf34:	cmp	r2, #0
   1cf38:	bne	1cd78 <fputs@plt+0xb990>
   1cf3c:	b	1d270 <fputs@plt+0xbe88>
   1cf40:	ldrb	r0, [r4, #1]!
   1cf44:	subs	r7, r0, #93	; 0x5d
   1cf48:	movwne	r7, #1
   1cf4c:	clz	r2, r0
   1cf50:	lsr	r2, r2, #5
   1cf54:	teq	r2, r7
   1cf58:	bne	1cf40 <fputs@plt+0xbb58>
   1cf5c:	mov	r7, #2
   1cf60:	cmp	r0, #0
   1cf64:	bne	1cd78 <fputs@plt+0xb990>
   1cf68:	b	1d270 <fputs@plt+0xbe88>
   1cf6c:	ldrb	r2, [r9, r0]
   1cf70:	tst	r2, #70	; 0x46
   1cf74:	beq	1d134 <fputs@plt+0xbd4c>
   1cf78:	mov	r6, #1
   1cf7c:	ldrb	r2, [r4, r6]
   1cf80:	ldrb	r2, [r9, r2]
   1cf84:	add	r6, r6, #1
   1cf88:	tst	r2, #70	; 0x46
   1cf8c:	bne	1cf7c <fputs@plt+0xbb94>
   1cf90:	sub	r5, r0, #67	; 0x43
   1cf94:	mov	r7, #2
   1cf98:	cmp	r5, #49	; 0x31
   1cf9c:	bhi	1d264 <fputs@plt+0xbe7c>
   1cfa0:	sub	r0, r6, #1
   1cfa4:	add	r2, pc, #0
   1cfa8:	ldr	pc, [r2, r5, lsl #2]
   1cfac:	andeq	sp, r1, r4, ror r0
   1cfb0:	andeq	sp, r1, r4, ror #4
   1cfb4:	andeq	sp, r1, ip, lsr r1
   1cfb8:	andeq	sp, r1, r4, ror #4
   1cfbc:	andeq	sp, r1, r4, ror #4
   1cfc0:	andeq	sp, r1, r4, ror #4
   1cfc4:	andeq	sp, r1, r4, ror #4
   1cfc8:	andeq	sp, r1, r4, ror #4
   1cfcc:	andeq	sp, r1, r4, ror #4
   1cfd0:	andeq	sp, r1, r4, ror #4
   1cfd4:	andeq	sp, r1, r4, ror #4
   1cfd8:	andeq	sp, r1, r4, ror #4
   1cfdc:	andeq	sp, r1, r4, ror #4
   1cfe0:	andeq	sp, r1, r4, ror #4
   1cfe4:	andeq	sp, r1, r4, ror #4
   1cfe8:	andeq	sp, r1, r4, ror #4
   1cfec:	andeq	sp, r1, r4, ror #4
   1cff0:	andeq	sp, r1, r8, lsl #3
   1cff4:	andeq	sp, r1, r4, ror #4
   1cff8:	andeq	sp, r1, r4, ror #4
   1cffc:	andeq	sp, r1, r4, ror #4
   1d000:	andeq	sp, r1, r4, ror #4
   1d004:	andeq	sp, r1, r4, ror #4
   1d008:	andeq	sp, r1, r4, ror #4
   1d00c:	andeq	sp, r1, r4, ror #4
   1d010:	andeq	sp, r1, r4, ror #4
   1d014:	andeq	sp, r1, r4, ror #4
   1d018:	andeq	sp, r1, r4, ror #4
   1d01c:	andeq	sp, r1, r4, ror #4
   1d020:	andeq	sp, r1, r4, ror #4
   1d024:	andeq	sp, r1, r4, ror #4
   1d028:	andeq	sp, r1, r4, ror #4
   1d02c:	andeq	sp, r1, r4, ror r0
   1d030:	andeq	sp, r1, r4, ror #4
   1d034:	andeq	sp, r1, ip, lsr r1
   1d038:	andeq	sp, r1, r4, ror #4
   1d03c:	andeq	sp, r1, r4, ror #4
   1d040:	andeq	sp, r1, r4, ror #4
   1d044:	andeq	sp, r1, r4, ror #4
   1d048:	andeq	sp, r1, r4, ror #4
   1d04c:	andeq	sp, r1, r4, ror #4
   1d050:	andeq	sp, r1, r4, ror #4
   1d054:	andeq	sp, r1, r4, ror #4
   1d058:	andeq	sp, r1, r4, ror #4
   1d05c:	andeq	sp, r1, r4, ror #4
   1d060:	andeq	sp, r1, r4, ror #4
   1d064:	andeq	sp, r1, r4, ror #4
   1d068:	andeq	sp, r1, r4, ror #4
   1d06c:	andeq	sp, r1, r4, ror #4
   1d070:	andeq	sp, r1, r8, lsl #3
   1d074:	cmp	r6, #7
   1d078:	bne	1d264 <fputs@plt+0xbe7c>
   1d07c:	mov	r0, r4
   1d080:	mov	r1, ip
   1d084:	mov	r2, #6
   1d088:	mov	r5, ip
   1d08c:	bl	135f0 <fputs@plt+0x2208>
   1d090:	movw	lr, #20162	; 0x4ec2
   1d094:	movt	lr, #8
   1d098:	movw	r3, #20177	; 0x4ed1
   1d09c:	movt	r3, #8
   1d0a0:	mov	ip, r5
   1d0a4:	movw	r1, #20181	; 0x4ed5
   1d0a8:	movt	r1, #8
   1d0ac:	cmp	r0, #0
   1d0b0:	moveq	r7, #4
   1d0b4:	b	1d264 <fputs@plt+0xbe7c>
   1d0b8:	ldrb	r0, [r4, #1]
   1d0bc:	mov	r7, #2
   1d0c0:	cmp	r0, #45	; 0x2d
   1d0c4:	bne	1cd78 <fputs@plt+0xb990>
   1d0c8:	ldrb	r0, [r4, #1]!
   1d0cc:	subs	r7, r0, #10
   1d0d0:	movwne	r7, #1
   1d0d4:	clz	r2, r0
   1d0d8:	lsr	r2, r2, #5
   1d0dc:	teq	r2, r7
   1d0e0:	bne	1d0c8 <fputs@plt+0xbce0>
   1d0e4:	mov	r7, #1
   1d0e8:	cmp	r0, #0
   1d0ec:	bne	1cd78 <fputs@plt+0xb990>
   1d0f0:	b	1d27c <fputs@plt+0xbe94>
   1d0f4:	ldrb	r0, [r4, #1]
   1d0f8:	mov	r7, #2
   1d0fc:	cmp	r0, #42	; 0x2a
   1d100:	bne	1cd78 <fputs@plt+0xb990>
   1d104:	add	r4, r4, #3
   1d108:	b	1d11c <fputs@plt+0xbd34>
   1d10c:	ldrb	r0, [r4]
   1d110:	cmp	r0, #47	; 0x2f
   1d114:	beq	1cd74 <fputs@plt+0xb98c>
   1d118:	add	r4, r4, #1
   1d11c:	ldrb	r0, [r4, #-1]
   1d120:	cmp	r0, #42	; 0x2a
   1d124:	beq	1d10c <fputs@plt+0xbd24>
   1d128:	cmp	r0, #0
   1d12c:	bne	1d118 <fputs@plt+0xbd30>
   1d130:	b	1d270 <fputs@plt+0xbe88>
   1d134:	mov	r7, #2
   1d138:	b	1cd78 <fputs@plt+0xb990>
   1d13c:	cmp	r0, #7
   1d140:	beq	1d1e0 <fputs@plt+0xbdf8>
   1d144:	cmp	r0, #3
   1d148:	bne	1d264 <fputs@plt+0xbe7c>
   1d14c:	mov	r0, r4
   1d150:	mov	r1, r3
   1d154:	mov	r2, #3
   1d158:	mov	r5, ip
   1d15c:	bl	135f0 <fputs@plt+0x2208>
   1d160:	movw	lr, #20162	; 0x4ec2
   1d164:	movt	lr, #8
   1d168:	movw	r3, #20177	; 0x4ed1
   1d16c:	movt	r3, #8
   1d170:	mov	ip, r5
   1d174:	movw	r1, #20181	; 0x4ed5
   1d178:	movt	r1, #8
   1d17c:	cmp	r0, #0
   1d180:	moveq	r7, #7
   1d184:	b	1d264 <fputs@plt+0xbe7c>
   1d188:	cmp	r0, #4
   1d18c:	beq	1d218 <fputs@plt+0xbe30>
   1d190:	cmp	r0, #9
   1d194:	beq	1d228 <fputs@plt+0xbe40>
   1d198:	cmp	r0, #7
   1d19c:	bne	1d264 <fputs@plt+0xbe7c>
   1d1a0:	mov	r0, r4
   1d1a4:	movw	r1, #35922	; 0x8c52
   1d1a8:	movt	r1, #8
   1d1ac:	mov	r2, #7
   1d1b0:	mov	r5, ip
   1d1b4:	bl	135f0 <fputs@plt+0x2208>
   1d1b8:	movw	lr, #20162	; 0x4ec2
   1d1bc:	movt	lr, #8
   1d1c0:	movw	r3, #20177	; 0x4ed1
   1d1c4:	movt	r3, #8
   1d1c8:	mov	ip, r5
   1d1cc:	movw	r1, #20181	; 0x4ed5
   1d1d0:	movt	r1, #8
   1d1d4:	cmp	r0, #0
   1d1d8:	moveq	r7, #6
   1d1dc:	b	1d264 <fputs@plt+0xbe7c>
   1d1e0:	mov	r0, r4
   1d1e4:	mov	r2, #7
   1d1e8:	mov	r5, ip
   1d1ec:	bl	135f0 <fputs@plt+0x2208>
   1d1f0:	movw	lr, #20162	; 0x4ec2
   1d1f4:	movt	lr, #8
   1d1f8:	movw	r3, #20177	; 0x4ed1
   1d1fc:	movt	r3, #8
   1d200:	mov	ip, r5
   1d204:	movw	r1, #20181	; 0x4ed5
   1d208:	movt	r1, #8
   1d20c:	cmp	r0, #0
   1d210:	moveq	r7, #3
   1d214:	b	1d264 <fputs@plt+0xbe7c>
   1d218:	mov	r0, r4
   1d21c:	mov	r1, lr
   1d220:	mov	r2, #4
   1d224:	b	1d238 <fputs@plt+0xbe50>
   1d228:	mov	r0, r4
   1d22c:	movw	r1, #20167	; 0x4ec7
   1d230:	movt	r1, #8
   1d234:	mov	r2, #9
   1d238:	mov	r5, ip
   1d23c:	bl	135f0 <fputs@plt+0x2208>
   1d240:	movw	lr, #20162	; 0x4ec2
   1d244:	movt	lr, #8
   1d248:	movw	r3, #20177	; 0x4ed1
   1d24c:	movt	r3, #8
   1d250:	mov	ip, r5
   1d254:	movw	r1, #20181	; 0x4ed5
   1d258:	movt	r1, #8
   1d25c:	cmp	r0, #0
   1d260:	moveq	r7, #5
   1d264:	add	r0, r4, r6
   1d268:	sub	r4, r0, #2
   1d26c:	b	1cd78 <fputs@plt+0xb990>
   1d270:	mov	r0, #0
   1d274:	sub	sp, fp, #28
   1d278:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d27c:	sub	r0, r8, #1
   1d280:	clz	r0, r0
   1d284:	lsr	r0, r0, #5
   1d288:	sub	sp, fp, #28
   1d28c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d290:	push	{r4, r5, r6, sl, fp, lr}
   1d294:	add	fp, sp, #16
   1d298:	mov	r6, r0
   1d29c:	bl	13ed0 <fputs@plt+0x2ae8>
   1d2a0:	mov	r5, r0
   1d2a4:	cmp	r0, #0
   1d2a8:	beq	1d2b4 <fputs@plt+0xbecc>
   1d2ac:	mov	r0, r5
   1d2b0:	pop	{r4, r5, r6, sl, fp, pc}
   1d2b4:	mov	r0, #0
   1d2b8:	bl	1d304 <fputs@plt+0xbf1c>
   1d2bc:	mov	r4, r0
   1d2c0:	mov	r1, r6
   1d2c4:	mov	r2, #2
   1d2c8:	mov	r3, #0
   1d2cc:	bl	1d330 <fputs@plt+0xbf48>
   1d2d0:	mov	r0, r4
   1d2d4:	mov	r1, #1
   1d2d8:	bl	188e8 <fputs@plt+0x7500>
   1d2dc:	cmp	r0, #0
   1d2e0:	beq	1d2f0 <fputs@plt+0xbf08>
   1d2e4:	bl	1cd2c <fputs@plt+0xb944>
   1d2e8:	uxtb	r5, r0
   1d2ec:	b	1d2f4 <fputs@plt+0xbf0c>
   1d2f0:	mov	r5, #7
   1d2f4:	mov	r0, r4
   1d2f8:	bl	18ac4 <fputs@plt+0x76dc>
   1d2fc:	mov	r0, r5
   1d300:	pop	{r4, r5, r6, sl, fp, pc}
   1d304:	push	{r4, sl, fp, lr}
   1d308:	add	fp, sp, #8
   1d30c:	mov	r4, r0
   1d310:	mov	r2, #40	; 0x28
   1d314:	mov	r3, #0
   1d318:	bl	19774 <fputs@plt+0x838c>
   1d31c:	cmp	r0, #0
   1d320:	strne	r4, [r0, #32]
   1d324:	movne	r1, #1
   1d328:	strhne	r1, [r0, #8]
   1d32c:	pop	{r4, sl, fp, pc}
   1d330:	cmp	r0, #0
   1d334:	bxeq	lr
   1d338:	push	{fp, lr}
   1d33c:	mov	fp, sp
   1d340:	sub	sp, sp, #8
   1d344:	mov	ip, r2
   1d348:	str	r3, [sp]
   1d34c:	mvn	r2, #0
   1d350:	mov	r3, ip
   1d354:	bl	18c20 <fputs@plt+0x7838>
   1d358:	mov	sp, fp
   1d35c:	pop	{fp, pc}
   1d360:	movw	r0, #5712	; 0x1650
   1d364:	movt	r0, #8
   1d368:	bx	lr
   1d36c:	movw	r0, #20189	; 0x4edd
   1d370:	movt	r0, #8
   1d374:	bx	lr
   1d378:	movw	r0, #62880	; 0xf5a0
   1d37c:	movt	r0, #45	; 0x2d
   1d380:	bx	lr
   1d384:	mov	r0, #0
   1d388:	bx	lr
   1d38c:	push	{r4, r5, fp, lr}
   1d390:	add	fp, sp, #8
   1d394:	movw	r5, #41272	; 0xa138
   1d398:	movt	r5, #9
   1d39c:	ldr	r0, [r5, #40]	; 0x28
   1d3a0:	cmp	r0, #0
   1d3a4:	bleq	1da68 <fputs@plt+0xc680>
   1d3a8:	vmov.i32	q8, #0	; 0x00000000
   1d3ac:	movw	r4, #59376	; 0xe7f0
   1d3b0:	movt	r4, #9
   1d3b4:	mov	r0, r4
   1d3b8:	vst1.64	{d16-d17}, [r0]!
   1d3bc:	vst1.64	{d16-d17}, [r0]
   1d3c0:	mov	r0, #8
   1d3c4:	str	r0, [r4]
   1d3c8:	ldr	r0, [r5, #192]	; 0xc0
   1d3cc:	cmp	r0, #0
   1d3d0:	beq	1d3e8 <fputs@plt+0xc000>
   1d3d4:	ldr	r0, [r5, #196]	; 0xc4
   1d3d8:	cmp	r0, #100	; 0x64
   1d3dc:	ldrge	r2, [r5, #200]	; 0xc8
   1d3e0:	cmpge	r2, #1
   1d3e4:	bge	1d400 <fputs@plt+0xc018>
   1d3e8:	mov	r0, #0
   1d3ec:	str	r0, [r5, #192]	; 0xc0
   1d3f0:	str	r0, [r5, #196]	; 0xc4
   1d3f4:	str	r0, [r5, #200]	; 0xc8
   1d3f8:	str	r0, [r4, #16]
   1d3fc:	b	1d448 <fputs@plt+0xc060>
   1d400:	bic	r0, r0, #7
   1d404:	str	r0, [r5, #196]	; 0xc4
   1d408:	ldr	r1, [r5, #192]	; 0xc0
   1d40c:	str	r1, [r4, #20]
   1d410:	str	r2, [r4, #24]
   1d414:	cmp	r2, #2
   1d418:	blt	1d438 <fputs@plt+0xc050>
   1d41c:	sub	r3, r2, #1
   1d420:	add	r2, r1, r0
   1d424:	str	r2, [r1]
   1d428:	subs	r3, r3, #1
   1d42c:	mov	r1, r2
   1d430:	bne	1d420 <fputs@plt+0xc038>
   1d434:	b	1d43c <fputs@plt+0xc054>
   1d438:	mov	r2, r1
   1d43c:	mov	r0, #0
   1d440:	str	r0, [r2], #4
   1d444:	str	r2, [r4, #16]
   1d448:	ldr	r0, [r5, #204]	; 0xcc
   1d44c:	cmp	r0, #0
   1d450:	beq	1d468 <fputs@plt+0xc080>
   1d454:	ldr	r0, [r5, #208]	; 0xd0
   1d458:	cmp	r0, #512	; 0x200
   1d45c:	ldrge	r0, [r5, #212]	; 0xd4
   1d460:	cmpge	r0, #0
   1d464:	bgt	1d474 <fputs@plt+0xc08c>
   1d468:	mov	r0, #0
   1d46c:	str	r0, [r5, #204]	; 0xcc
   1d470:	str	r0, [r5, #208]	; 0xd0
   1d474:	ldr	r1, [r5, #60]	; 0x3c
   1d478:	ldr	r0, [r5, #68]	; 0x44
   1d47c:	blx	r1
   1d480:	cmp	r0, #0
   1d484:	beq	1d494 <fputs@plt+0xc0ac>
   1d488:	vmov.i32	q8, #0	; 0x00000000
   1d48c:	vst1.64	{d16-d17}, [r4]!
   1d490:	vst1.64	{d16-d17}, [r4]
   1d494:	pop	{r4, r5, fp, pc}
   1d498:	push	{fp, lr}
   1d49c:	mov	fp, sp
   1d4a0:	bl	7ac14 <fputs@plt+0x6982c>
   1d4a4:	bl	7ac24 <fputs@plt+0x6983c>
   1d4a8:	movw	r0, #42424	; 0xa5b8
   1d4ac:	movt	r0, #9
   1d4b0:	mov	r1, #57	; 0x39
   1d4b4:	pop	{fp, lr}
   1d4b8:	b	7ac34 <fputs@plt+0x6984c>
   1d4bc:	push	{r4, sl, fp, lr}
   1d4c0:	add	fp, sp, #8
   1d4c4:	movw	r4, #41272	; 0xa138
   1d4c8:	movt	r4, #9
   1d4cc:	ldr	r0, [r4, #116]	; 0x74
   1d4d0:	cmp	r0, #0
   1d4d4:	bleq	1da78 <fputs@plt+0xc690>
   1d4d8:	ldrd	r0, [r4, #112]	; 0x70
   1d4dc:	pop	{r4, sl, fp, lr}
   1d4e0:	bx	r1
   1d4e4:	push	{fp, lr}
   1d4e8:	mov	fp, sp
   1d4ec:	mov	r0, #10
   1d4f0:	bl	141c4 <fputs@plt+0x2ddc>
   1d4f4:	cmp	r0, #0
   1d4f8:	beq	1d50c <fputs@plt+0xc124>
   1d4fc:	bl	14294 <fputs@plt+0x2eac>
   1d500:	bl	15c1c <fputs@plt+0x4834>
   1d504:	mov	r0, #0
   1d508:	pop	{fp, pc}
   1d50c:	mov	r0, #7
   1d510:	pop	{fp, pc}
   1d514:	push	{r4, r5, fp, lr}
   1d518:	add	fp, sp, #8
   1d51c:	mov	r3, r2
   1d520:	mov	r5, r0
   1d524:	movw	r0, #59784	; 0xe988
   1d528:	movt	r0, #9
   1d52c:	ldr	r2, [r0, #52]	; 0x34
   1d530:	cmp	r2, #0
   1d534:	popeq	{r4, r5, fp, pc}
   1d538:	cmp	r5, #0
   1d53c:	moveq	r3, r5
   1d540:	str	r3, [r0, #92]	; 0x5c
   1d544:	mov	r2, r5
   1d548:	bicne	r2, r1, #7
   1d54c:	strd	r2, [r0, #64]	; 0x40
   1d550:	mov	r1, #0
   1d554:	cmp	r3, #91	; 0x5b
   1d558:	blt	1d570 <fputs@plt+0xc188>
   1d55c:	str	r1, [r0, #96]	; 0x60
   1d560:	str	r1, [r0, #88]	; 0x58
   1d564:	mov	r4, #10
   1d568:	strd	r4, [r0, #72]	; 0x48
   1d56c:	b	1d59c <fputs@plt+0xc1b4>
   1d570:	str	r1, [r0, #96]	; 0x60
   1d574:	str	r1, [r0, #88]	; 0x58
   1d578:	movw	r1, #26215	; 0x6667
   1d57c:	movt	r1, #26214	; 0x6666
   1d580:	smmul	r1, r3, r1
   1d584:	asr	r4, r1, #2
   1d588:	add	r1, r4, r1, lsr #31
   1d58c:	add	r4, r1, #1
   1d590:	strd	r4, [r0, #72]	; 0x48
   1d594:	cmp	r3, #0
   1d598:	beq	1d5c0 <fputs@plt+0xc1d8>
   1d59c:	mov	r1, r5
   1d5a0:	ldr	r4, [r0, #88]	; 0x58
   1d5a4:	str	r4, [r1], r2
   1d5a8:	str	r5, [r0, #88]	; 0x58
   1d5ac:	subs	r3, r3, #1
   1d5b0:	mov	r5, r1
   1d5b4:	bne	1d5a0 <fputs@plt+0xc1b8>
   1d5b8:	str	r1, [r0, #80]	; 0x50
   1d5bc:	pop	{r4, r5, fp, pc}
   1d5c0:	mov	r1, r5
   1d5c4:	str	r1, [r0, #80]	; 0x50
   1d5c8:	pop	{r4, r5, fp, pc}
   1d5cc:	push	{r4, sl, fp, lr}
   1d5d0:	add	fp, sp, #8
   1d5d4:	movw	r4, #41272	; 0xa138
   1d5d8:	movt	r4, #9
   1d5dc:	ldr	r0, [r4, #228]	; 0xe4
   1d5e0:	cmp	r0, #0
   1d5e4:	beq	1d5f4 <fputs@plt+0xc20c>
   1d5e8:	bl	1c044 <fputs@plt+0xac5c>
   1d5ec:	mov	r0, #0
   1d5f0:	str	r0, [r4, #228]	; 0xe4
   1d5f4:	ldr	r0, [r4, #244]	; 0xf4
   1d5f8:	cmp	r0, #0
   1d5fc:	beq	1d60c <fputs@plt+0xc224>
   1d600:	bl	1d654 <fputs@plt+0xc26c>
   1d604:	mov	r0, #0
   1d608:	str	r0, [r4, #244]	; 0xf4
   1d60c:	ldr	r0, [r4, #240]	; 0xf0
   1d610:	cmp	r0, #0
   1d614:	beq	1d63c <fputs@plt+0xc254>
   1d618:	bl	1d670 <fputs@plt+0xc288>
   1d61c:	movw	r0, #59672	; 0xe918
   1d620:	movt	r0, #9
   1d624:	mov	r1, #0
   1d628:	str	r1, [r0]
   1d62c:	str	r1, [r4, #240]	; 0xf0
   1d630:	movw	r0, #59668	; 0xe914
   1d634:	movt	r0, #9
   1d638:	str	r1, [r0]
   1d63c:	ldr	r0, [r4, #236]	; 0xec
   1d640:	cmp	r0, #0
   1d644:	movne	r0, #0
   1d648:	strne	r0, [r4, #236]	; 0xec
   1d64c:	mov	r0, #0
   1d650:	pop	{r4, sl, fp, pc}
   1d654:	movw	r0, #41272	; 0xa138
   1d658:	movt	r0, #9
   1d65c:	ldr	r1, [r0, #120]	; 0x78
   1d660:	cmp	r1, #0
   1d664:	bxeq	lr
   1d668:	ldr	r0, [r0, #112]	; 0x70
   1d66c:	bx	r1
   1d670:	push	{fp, lr}
   1d674:	mov	fp, sp
   1d678:	movw	r0, #41272	; 0xa138
   1d67c:	movt	r0, #9
   1d680:	ldr	r1, [r0, #64]	; 0x40
   1d684:	cmp	r1, #0
   1d688:	beq	1d694 <fputs@plt+0xc2ac>
   1d68c:	ldr	r0, [r0, #68]	; 0x44
   1d690:	blx	r1
   1d694:	vmov.i32	q8, #0	; 0x00000000
   1d698:	movw	r0, #59376	; 0xe7f0
   1d69c:	movt	r0, #9
   1d6a0:	vst1.64	{d16-d17}, [r0]!
   1d6a4:	vst1.64	{d16-d17}, [r0]
   1d6a8:	pop	{fp, pc}
   1d6ac:	sub	sp, sp, #12
   1d6b0:	push	{r4, r5, r6, sl, fp, lr}
   1d6b4:	add	fp, sp, #16
   1d6b8:	sub	sp, sp, #4
   1d6bc:	add	ip, fp, #8
   1d6c0:	stm	ip, {r1, r2, r3}
   1d6c4:	movw	r5, #41272	; 0xa138
   1d6c8:	movt	r5, #9
   1d6cc:	ldr	r1, [r5, #228]	; 0xe4
   1d6d0:	cmp	r1, #0
   1d6d4:	beq	1d6fc <fputs@plt+0xc314>
   1d6d8:	movw	r0, #2483	; 0x9b3
   1d6dc:	movt	r0, #2
   1d6e0:	bl	1372c <fputs@plt+0x2344>
   1d6e4:	mov	r4, r0
   1d6e8:	mov	r0, r4
   1d6ec:	sub	sp, fp, #16
   1d6f0:	pop	{r4, r5, r6, sl, fp, lr}
   1d6f4:	add	sp, sp, #12
   1d6f8:	bx	lr
   1d6fc:	add	r1, fp, #8
   1d700:	str	r1, [sp]
   1d704:	sub	r0, r0, #4
   1d708:	cmp	r0, #22
   1d70c:	bhi	1d778 <fputs@plt+0xc390>
   1d710:	mov	r4, #0
   1d714:	add	r1, pc, #0
   1d718:	ldr	pc, [r1, r0, lsl #2]
   1d71c:	andeq	sp, r1, r0, lsl #15
   1d720:	andeq	sp, r1, ip, lsr #15
   1d724:	andeq	sp, r1, r4, ror #15
   1d728:	andeq	sp, r1, r4, lsl r8
   1d72c:	andeq	sp, r1, r8, ror r7
   1d730:	andeq	sp, r1, r4, asr #16
   1d734:	andeq	sp, r1, r8, ror r7
   1d738:	andeq	sp, r1, r8, ror r7
   1d73c:	andeq	sp, r1, r8, ror r7
   1d740:	andeq	sp, r1, ip, asr r8
   1d744:	andeq	sp, r1, r8, ror #13
   1d748:	andeq	sp, r1, r8, ror r7
   1d74c:	andeq	sp, r1, r4, lsl #17
   1d750:	andeq	sp, r1, ip, lsr #17
   1d754:	andeq	sp, r1, r4, asr #17
   1d758:	andeq	sp, r1, r4, lsl r9
   1d75c:	andeq	sp, r1, r0, ror r9
   1d760:	andeq	sp, r1, r8, ror r7
   1d764:	andeq	sp, r1, r8, lsl #19
   1d768:	andeq	sp, r1, r8, ror r7
   1d76c:	andeq	sp, r1, ip, lsl sl
   1d770:	andeq	sp, r1, r8, lsr sl
   1d774:	andeq	sp, r1, r0, asr sl
   1d778:	mov	r4, #1
   1d77c:	b	1d6e8 <fputs@plt+0xc300>
   1d780:	ldr	r0, [sp]
   1d784:	add	r1, r0, #4
   1d788:	str	r1, [sp]
   1d78c:	ldr	r0, [r0]
   1d790:	vld1.32	{d16-d17}, [r0]!
   1d794:	add	r1, r5, #40	; 0x28
   1d798:	vld1.32	{d18-d19}, [r0]
   1d79c:	vst1.64	{d16-d17}, [r1]
   1d7a0:	add	r0, r5, #56	; 0x38
   1d7a4:	vst1.64	{d18-d19}, [r0]
   1d7a8:	b	1d6e8 <fputs@plt+0xc300>
   1d7ac:	ldr	r0, [r5, #40]	; 0x28
   1d7b0:	cmp	r0, #0
   1d7b4:	bleq	1da68 <fputs@plt+0xc680>
   1d7b8:	ldr	r0, [sp]
   1d7bc:	add	r1, r0, #4
   1d7c0:	str	r1, [sp]
   1d7c4:	add	r1, r5, #56	; 0x38
   1d7c8:	add	r2, r5, #40	; 0x28
   1d7cc:	vld1.64	{d16-d17}, [r2]
   1d7d0:	vld1.64	{d18-d19}, [r1]
   1d7d4:	ldr	r0, [r0]
   1d7d8:	vst1.32	{d16-d17}, [r0]!
   1d7dc:	vst1.32	{d18-d19}, [r0]
   1d7e0:	b	1d6e8 <fputs@plt+0xc300>
   1d7e4:	ldr	r0, [sp]
   1d7e8:	add	r1, r0, #4
   1d7ec:	str	r1, [sp]
   1d7f0:	ldr	r1, [r0]
   1d7f4:	str	r1, [r5, #192]	; 0xc0
   1d7f8:	ldr	r1, [r0, #4]
   1d7fc:	str	r1, [r5, #196]	; 0xc4
   1d800:	add	r1, r0, #12
   1d804:	str	r1, [sp]
   1d808:	ldr	r0, [r0, #8]
   1d80c:	str	r0, [r5, #200]	; 0xc8
   1d810:	b	1d6e8 <fputs@plt+0xc300>
   1d814:	ldr	r0, [sp]
   1d818:	add	r1, r0, #4
   1d81c:	str	r1, [sp]
   1d820:	ldr	r1, [r0]
   1d824:	str	r1, [r5, #204]	; 0xcc
   1d828:	ldr	r1, [r0, #4]
   1d82c:	str	r1, [r5, #208]	; 0xd0
   1d830:	add	r1, r0, #12
   1d834:	str	r1, [sp]
   1d838:	ldr	r0, [r0, #8]
   1d83c:	str	r0, [r5, #212]	; 0xd4
   1d840:	b	1d6e8 <fputs@plt+0xc300>
   1d844:	ldr	r0, [sp]
   1d848:	add	r1, r0, #4
   1d84c:	str	r1, [sp]
   1d850:	ldr	r0, [r0]
   1d854:	str	r0, [r5]
   1d858:	b	1d6e8 <fputs@plt+0xc300>
   1d85c:	ldr	r0, [sp]
   1d860:	add	r1, r0, #4
   1d864:	str	r1, [sp]
   1d868:	mov	r1, r0
   1d86c:	ldr	r2, [r1], #8
   1d870:	str	r2, [r5, #28]
   1d874:	str	r1, [sp]
   1d878:	ldr	r0, [r0, #4]
   1d87c:	str	r0, [r5, #32]
   1d880:	b	1d6e8 <fputs@plt+0xc300>
   1d884:	ldr	r0, [sp]
   1d888:	add	r1, r0, #4
   1d88c:	str	r1, [sp]
   1d890:	mov	r1, r0
   1d894:	ldr	r2, [r1], #8
   1d898:	str	r2, [r5, #256]	; 0x100
   1d89c:	str	r1, [sp]
   1d8a0:	ldr	r0, [r0, #4]
   1d8a4:	str	r0, [r5, #260]	; 0x104
   1d8a8:	b	1d6e8 <fputs@plt+0xc300>
   1d8ac:	ldr	r0, [sp]
   1d8b0:	add	r1, r0, #4
   1d8b4:	str	r1, [sp]
   1d8b8:	ldr	r0, [r0]
   1d8bc:	str	r0, [r5, #12]
   1d8c0:	b	1d6e8 <fputs@plt+0xc300>
   1d8c4:	ldr	r0, [sp]
   1d8c8:	add	r1, r0, #4
   1d8cc:	str	r1, [sp]
   1d8d0:	ldr	r0, [r0]
   1d8d4:	mov	r1, #48	; 0x30
   1d8d8:	mov	r2, r0
   1d8dc:	vld1.32	{d16-d17}, [r2], r1
   1d8e0:	add	r1, r5, #108	; 0x6c
   1d8e4:	add	r3, r0, #16
   1d8e8:	add	r0, r0, #32
   1d8ec:	vld1.32	{d18-d19}, [r0]
   1d8f0:	vld1.32	{d20-d21}, [r3]
   1d8f4:	vst1.32	{d16-d17}, [r1]
   1d8f8:	add	r0, r5, #140	; 0x8c
   1d8fc:	vst1.32	{d18-d19}, [r0]
   1d900:	add	r0, r5, #124	; 0x7c
   1d904:	vst1.32	{d20-d21}, [r0]
   1d908:	ldr	r0, [r2]
   1d90c:	str	r0, [r5, #156]	; 0x9c
   1d910:	b	1d6e8 <fputs@plt+0xc300>
   1d914:	ldr	r0, [r5, #116]	; 0x74
   1d918:	cmp	r0, #0
   1d91c:	bleq	1da78 <fputs@plt+0xc690>
   1d920:	ldr	r0, [sp]
   1d924:	add	r1, r0, #4
   1d928:	str	r1, [sp]
   1d92c:	add	r1, r5, #108	; 0x6c
   1d930:	vld1.32	{d16-d17}, [r1]
   1d934:	ldr	r0, [r0]
   1d938:	add	r1, r5, #140	; 0x8c
   1d93c:	mov	r2, #48	; 0x30
   1d940:	vld1.32	{d18-d19}, [r1]
   1d944:	mov	r1, r0
   1d948:	vst1.32	{d16-d17}, [r1], r2
   1d94c:	ldr	r2, [r5, #156]	; 0x9c
   1d950:	add	r3, r5, #124	; 0x7c
   1d954:	vld1.32	{d16-d17}, [r3]
   1d958:	str	r2, [r1]
   1d95c:	add	r1, r0, #32
   1d960:	vst1.32	{d18-d19}, [r1]
   1d964:	add	r0, r0, #16
   1d968:	vst1.32	{d16-d17}, [r0]
   1d96c:	b	1d6e8 <fputs@plt+0xc300>
   1d970:	ldr	r0, [sp]
   1d974:	add	r1, r0, #4
   1d978:	str	r1, [sp]
   1d97c:	ldr	r0, [r0]
   1d980:	str	r0, [r5, #16]
   1d984:	b	1d6e8 <fputs@plt+0xc300>
   1d988:	ldr	r0, [sp]
   1d98c:	add	r0, r0, #7
   1d990:	bic	r1, r0, #7
   1d994:	ldr	ip, [r1]
   1d998:	ldr	r0, [r1, #4]
   1d99c:	add	r3, r1, #16
   1d9a0:	str	r3, [sp]
   1d9a4:	ldr	lr, [r1, #8]
   1d9a8:	ldr	r6, [r1, #12]
   1d9ac:	mov	r4, #0
   1d9b0:	movw	r2, #0
   1d9b4:	movt	r2, #32767	; 0x7fff
   1d9b8:	subs	r3, lr, r2
   1d9bc:	sbcs	r3, r6, #0
   1d9c0:	mov	r3, #0
   1d9c4:	movwcc	r3, #1
   1d9c8:	cmp	r3, #0
   1d9cc:	moveq	r6, r4
   1d9d0:	movne	r2, lr
   1d9d4:	rsbs	r3, ip, #0
   1d9d8:	rscs	r3, r0, #0
   1d9dc:	mov	r3, #0
   1d9e0:	movwlt	r3, #1
   1d9e4:	cmp	r3, #0
   1d9e8:	moveq	r0, r3
   1d9ec:	movne	r3, ip
   1d9f0:	subs	r1, r2, r3
   1d9f4:	sbcs	r1, r6, r0
   1d9f8:	mov	r1, #0
   1d9fc:	movwlt	r1, #1
   1da00:	cmp	r1, #0
   1da04:	movne	r0, r6
   1da08:	movne	r3, r2
   1da0c:	str	r3, [r5, #176]	; 0xb0
   1da10:	add	r1, r5, #180	; 0xb4
   1da14:	stm	r1, {r0, r2, r6}
   1da18:	b	1d6e8 <fputs@plt+0xc300>
   1da1c:	ldr	r0, [sp]
   1da20:	add	r1, r0, #4
   1da24:	str	r1, [sp]
   1da28:	ldr	r0, [r0]
   1da2c:	mov	r1, #160	; 0xa0
   1da30:	str	r1, [r0]
   1da34:	b	1d6e8 <fputs@plt+0xc300>
   1da38:	ldr	r0, [sp]
   1da3c:	add	r1, r0, #4
   1da40:	str	r1, [sp]
   1da44:	ldr	r0, [r0]
   1da48:	str	r0, [r5, #224]	; 0xe0
   1da4c:	b	1d6e8 <fputs@plt+0xc300>
   1da50:	ldr	r0, [sp]
   1da54:	add	r1, r0, #4
   1da58:	str	r1, [sp]
   1da5c:	ldr	r0, [r0]
   1da60:	str	r0, [r5, #36]	; 0x24
   1da64:	b	1d6e8 <fputs@plt+0xc300>
   1da68:	movw	r1, #18800	; 0x4970
   1da6c:	movt	r1, #8
   1da70:	mov	r0, #4
   1da74:	b	1d6ac <fputs@plt+0xc2c4>
   1da78:	movw	r1, #18832	; 0x4990
   1da7c:	movt	r1, #8
   1da80:	mov	r0, #18
   1da84:	b	1d6ac <fputs@plt+0xc2c4>
   1da88:	ldr	r0, [r0, #12]
   1da8c:	bx	lr
   1da90:	push	{r4, r5, fp, lr}
   1da94:	add	fp, sp, #8
   1da98:	mov	r4, r0
   1da9c:	bl	13ae4 <fputs@plt+0x26fc>
   1daa0:	ldr	r0, [r4, #20]
   1daa4:	cmp	r0, #1
   1daa8:	blt	1dae4 <fputs@plt+0xc6fc>
   1daac:	mov	r5, #0
   1dab0:	b	1dac4 <fputs@plt+0xc6dc>
   1dab4:	ldr	r0, [r4, #20]
   1dab8:	add	r5, r5, #1
   1dabc:	cmp	r5, r0
   1dac0:	bge	1dae4 <fputs@plt+0xc6fc>
   1dac4:	ldr	r0, [r4, #16]
   1dac8:	add	r0, r0, r5, lsl #4
   1dacc:	ldr	r0, [r0, #4]
   1dad0:	cmp	r0, #0
   1dad4:	beq	1dab4 <fputs@plt+0xc6cc>
   1dad8:	bl	13b28 <fputs@plt+0x2740>
   1dadc:	bl	1daec <fputs@plt+0xc704>
   1dae0:	b	1dab4 <fputs@plt+0xc6cc>
   1dae4:	mov	r0, #0
   1dae8:	pop	{r4, r5, fp, pc}
   1daec:	ldr	r0, [r0, #212]	; 0xd4
   1daf0:	b	7da94 <fputs@plt+0x6c6ac>
   1daf4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1daf8:	add	fp, sp, #24
   1dafc:	mov	r4, r0
   1db00:	bl	13ae4 <fputs@plt+0x26fc>
   1db04:	mov	r7, #0
   1db08:	mov	r8, #0
   1db0c:	mov	r6, #0
   1db10:	b	1db24 <fputs@plt+0xc73c>
   1db14:	mov	r1, #0
   1db18:	add	r7, r7, #1
   1db1c:	cmp	r1, #0
   1db20:	bne	1db7c <fputs@plt+0xc794>
   1db24:	ldr	r0, [r4, #20]
   1db28:	cmp	r7, r0
   1db2c:	bge	1db74 <fputs@plt+0xc78c>
   1db30:	ldr	r0, [r4, #16]
   1db34:	add	r0, r0, r7, lsl #4
   1db38:	ldr	r5, [r0, #4]
   1db3c:	cmp	r5, #0
   1db40:	beq	1db14 <fputs@plt+0xc72c>
   1db44:	mov	r0, r5
   1db48:	bl	1db94 <fputs@plt+0xc7ac>
   1db4c:	cmp	r0, #0
   1db50:	beq	1db14 <fputs@plt+0xc72c>
   1db54:	mov	r0, r5
   1db58:	bl	13b28 <fputs@plt+0x2740>
   1db5c:	bl	1dbb4 <fputs@plt+0xc7cc>
   1db60:	subs	r1, r0, #5
   1db64:	movne	r1, r0
   1db68:	cmp	r0, #5
   1db6c:	movweq	r8, #1
   1db70:	b	1db18 <fputs@plt+0xc730>
   1db74:	mov	r6, #1
   1db78:	mov	r1, #0
   1db7c:	cmp	r6, #0
   1db80:	mov	r0, r1
   1db84:	movwne	r0, #5
   1db88:	cmp	r8, #0
   1db8c:	moveq	r0, r1
   1db90:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1db94:	cmp	r0, #0
   1db98:	moveq	r0, #0
   1db9c:	bxeq	lr
   1dba0:	ldrb	r0, [r0, #8]
   1dba4:	sub	r0, r0, #2
   1dba8:	clz	r0, r0
   1dbac:	lsr	r0, r0, #5
   1dbb0:	bx	lr
   1dbb4:	push	{r4, r5, r6, sl, fp, lr}
   1dbb8:	add	fp, sp, #16
   1dbbc:	mov	r4, r0
   1dbc0:	ldr	r5, [r0, #44]	; 0x2c
   1dbc4:	ldrb	r0, [r0, #16]
   1dbc8:	cmp	r0, #0
   1dbcc:	beq	1dbd8 <fputs@plt+0xc7f0>
   1dbd0:	mov	r0, r5
   1dbd4:	pop	{r4, r5, r6, sl, fp, pc}
   1dbd8:	ldr	r0, [r4, #212]	; 0xd4
   1dbdc:	bl	2acc0 <fputs@plt+0x198d8>
   1dbe0:	cmp	r0, #0
   1dbe4:	beq	1dbd0 <fputs@plt+0xc7e8>
   1dbe8:	cmp	r5, #0
   1dbec:	bne	1dbd0 <fputs@plt+0xc7e8>
   1dbf0:	mov	r1, r0
   1dbf4:	ldr	r6, [r1, #12]
   1dbf8:	ldrh	r0, [r1, #26]
   1dbfc:	mov	r5, #0
   1dc00:	cmp	r0, #0
   1dc04:	bne	1dc14 <fputs@plt+0xc82c>
   1dc08:	mov	r0, r4
   1dc0c:	bl	24a40 <fputs@plt+0x13658>
   1dc10:	mov	r5, r0
   1dc14:	cmp	r6, #0
   1dc18:	beq	1dbd0 <fputs@plt+0xc7e8>
   1dc1c:	cmp	r5, #0
   1dc20:	mov	r1, r6
   1dc24:	beq	1dbf4 <fputs@plt+0xc80c>
   1dc28:	b	1dbd0 <fputs@plt+0xc7e8>
   1dc2c:	sub	sp, sp, #8
   1dc30:	push	{r4, r5, r6, r7, fp, lr}
   1dc34:	add	fp, sp, #16
   1dc38:	sub	sp, sp, #8
   1dc3c:	mov	r4, r0
   1dc40:	str	r2, [fp, #8]
   1dc44:	str	r3, [fp, #12]
   1dc48:	add	r0, fp, #8
   1dc4c:	str	r0, [sp, #4]
   1dc50:	movw	r0, #1001	; 0x3e9
   1dc54:	cmp	r1, r0
   1dc58:	bne	1dc84 <fputs@plt+0xc89c>
   1dc5c:	ldr	r0, [sp, #4]
   1dc60:	add	r1, r0, #4
   1dc64:	str	r1, [sp, #4]
   1dc68:	ldm	r0, {r1, r2}
   1dc6c:	add	r3, r0, #12
   1dc70:	str	r3, [sp, #4]
   1dc74:	ldr	r3, [r0, #8]
   1dc78:	mov	r0, r4
   1dc7c:	bl	1dd48 <fputs@plt+0xc960>
   1dc80:	b	1dd28 <fputs@plt+0xc940>
   1dc84:	mov	r5, #0
   1dc88:	movw	r6, #6372	; 0x18e4
   1dc8c:	movt	r6, #8
   1dc90:	ldr	r0, [r6, r5, lsl #3]
   1dc94:	cmp	r0, r1
   1dc98:	beq	1dcb0 <fputs@plt+0xc8c8>
   1dc9c:	add	r5, r5, #1
   1dca0:	cmp	r5, #3
   1dca4:	bne	1dc90 <fputs@plt+0xc8a8>
   1dca8:	mov	r0, #1
   1dcac:	b	1dd28 <fputs@plt+0xc940>
   1dcb0:	ldr	r2, [sp, #4]
   1dcb4:	add	r0, r2, #4
   1dcb8:	str	r0, [sp, #4]
   1dcbc:	mov	r0, r2
   1dcc0:	ldr	r1, [r0], #8
   1dcc4:	str	r0, [sp, #4]
   1dcc8:	ldr	r0, [r4, #24]
   1dccc:	ldr	r7, [r2, #4]
   1dcd0:	cmp	r1, #1
   1dcd4:	blt	1dcec <fputs@plt+0xc904>
   1dcd8:	add	r1, r6, r5, lsl #3
   1dcdc:	ldr	r1, [r1, #4]
   1dce0:	orr	r1, r1, r0
   1dce4:	str	r1, [r4, #24]
   1dce8:	b	1dcf4 <fputs@plt+0xc90c>
   1dcec:	cmp	r1, #0
   1dcf0:	beq	1dd38 <fputs@plt+0xc950>
   1dcf4:	ldr	r1, [r4, #24]
   1dcf8:	cmp	r0, r1
   1dcfc:	movne	r0, r4
   1dd00:	blne	1b594 <fputs@plt+0xa1ac>
   1dd04:	mov	r0, #0
   1dd08:	cmp	r7, #0
   1dd0c:	beq	1dd28 <fputs@plt+0xc940>
   1dd10:	add	r1, r6, r5, lsl #3
   1dd14:	ldr	r1, [r1, #4]
   1dd18:	ldr	r2, [r4, #24]
   1dd1c:	ands	r1, r1, r2
   1dd20:	movwne	r1, #1
   1dd24:	str	r1, [r7]
   1dd28:	sub	sp, fp, #16
   1dd2c:	pop	{r4, r5, r6, r7, fp, lr}
   1dd30:	add	sp, sp, #8
   1dd34:	bx	lr
   1dd38:	add	r1, r6, r5, lsl #3
   1dd3c:	ldr	r1, [r1, #4]
   1dd40:	bic	r1, r0, r1
   1dd44:	b	1dce4 <fputs@plt+0xc8fc>
   1dd48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dd4c:	add	fp, sp, #28
   1dd50:	sub	sp, sp, #4
   1dd54:	mov	r8, r1
   1dd58:	mov	r4, r0
   1dd5c:	ldr	r1, [r0, #264]	; 0x108
   1dd60:	mov	r0, #5
   1dd64:	cmp	r1, #0
   1dd68:	beq	1dd74 <fputs@plt+0xc98c>
   1dd6c:	sub	sp, fp, #28
   1dd70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dd74:	mov	r6, r3
   1dd78:	mov	r7, r2
   1dd7c:	ldrb	r0, [r4, #262]	; 0x106
   1dd80:	cmp	r0, #0
   1dd84:	beq	1dd90 <fputs@plt+0xc9a8>
   1dd88:	ldr	r0, [r4, #288]	; 0x120
   1dd8c:	bl	14294 <fputs@plt+0x2eac>
   1dd90:	bic	r5, r6, r6, asr #31
   1dd94:	bic	sl, r7, #7
   1dd98:	cmp	sl, #5
   1dd9c:	mov	r7, sl
   1dda0:	movwlt	r7, #0
   1dda4:	mov	r9, #0
   1dda8:	cmp	r6, #1
   1ddac:	blt	1ddc8 <fputs@plt+0xc9e0>
   1ddb0:	cmp	r7, #0
   1ddb4:	beq	1ddc8 <fputs@plt+0xc9e0>
   1ddb8:	cmp	r8, #0
   1ddbc:	beq	1de54 <fputs@plt+0xca6c>
   1ddc0:	mov	r6, r8
   1ddc4:	b	1ddd0 <fputs@plt+0xc9e8>
   1ddc8:	mov	r7, #0
   1ddcc:	mov	r6, #0
   1ddd0:	mov	r0, #260	; 0x104
   1ddd4:	strh	r7, [r4, r0]
   1ddd8:	str	r9, [r4, #284]	; 0x11c
   1dddc:	str	r6, [r4, #288]	; 0x120
   1dde0:	cmp	r6, #0
   1dde4:	beq	1de14 <fputs@plt+0xca2c>
   1dde8:	cmp	r5, #1
   1ddec:	blt	1de2c <fputs@plt+0xca44>
   1ddf0:	mov	r0, r6
   1ddf4:	ldr	r1, [r4, #284]	; 0x11c
   1ddf8:	str	r1, [r0], r7
   1ddfc:	str	r6, [r4, #284]	; 0x11c
   1de00:	sub	r5, r5, #1
   1de04:	cmp	r5, #0
   1de08:	mov	r6, r0
   1de0c:	bgt	1ddf4 <fputs@plt+0xca0c>
   1de10:	b	1de30 <fputs@plt+0xca48>
   1de14:	mov	r0, #1
   1de18:	str	r0, [r4, #256]	; 0x100
   1de1c:	str	r4, [r4, #288]	; 0x120
   1de20:	str	r4, [r4, #292]	; 0x124
   1de24:	mov	r0, #0
   1de28:	b	1de44 <fputs@plt+0xca5c>
   1de2c:	mov	r0, r6
   1de30:	mov	r1, #0
   1de34:	str	r1, [r4, #256]	; 0x100
   1de38:	str	r0, [r4, #292]	; 0x124
   1de3c:	clz	r0, r8
   1de40:	lsr	r0, r0, #5
   1de44:	strb	r0, [r4, #262]	; 0x106
   1de48:	mov	r0, #0
   1de4c:	sub	sp, fp, #28
   1de50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1de54:	bl	277c4 <fputs@plt+0x163dc>
   1de58:	mul	r0, r7, r5
   1de5c:	asr	r1, r0, #31
   1de60:	bl	141fc <fputs@plt+0x2e14>
   1de64:	mov	r6, r0
   1de68:	bl	277e8 <fputs@plt+0x16400>
   1de6c:	cmp	r6, #0
   1de70:	beq	1ddcc <fputs@plt+0xc9e4>
   1de74:	mov	r0, r6
   1de78:	bl	14304 <fputs@plt+0x2f1c>
   1de7c:	sdiv	r5, r0, sl
   1de80:	b	1ddd0 <fputs@plt+0xc9e8>
   1de84:	ldrd	r0, [r0, #32]
   1de88:	bx	lr
   1de8c:	ldr	r0, [r0, #84]	; 0x54
   1de90:	bx	lr
   1de94:	ldr	r0, [r0, #88]	; 0x58
   1de98:	bx	lr
   1de9c:	mov	r1, #0
   1dea0:	b	1dea4 <fputs@plt+0xcabc>
   1dea4:	push	{r4, r5, r6, sl, fp, lr}
   1dea8:	add	fp, sp, #16
   1deac:	mov	r4, #0
   1deb0:	cmp	r0, #0
   1deb4:	beq	1def8 <fputs@plt+0xcb10>
   1deb8:	mov	r6, r1
   1debc:	mov	r5, r0
   1dec0:	bl	1ea68 <fputs@plt+0xd680>
   1dec4:	cmp	r0, #0
   1dec8:	beq	1df00 <fputs@plt+0xcb18>
   1decc:	mov	r0, r5
   1ded0:	bl	7daa8 <fputs@plt+0x6c6c0>
   1ded4:	mov	r0, r5
   1ded8:	bl	30ecc <fputs@plt+0x1fae4>
   1dedc:	cmp	r6, #0
   1dee0:	beq	1df10 <fputs@plt+0xcb28>
   1dee4:	movw	r0, #64639	; 0xfc7f
   1dee8:	movt	r0, #25807	; 0x64cf
   1deec:	str	r0, [r5, #80]	; 0x50
   1def0:	mov	r0, r5
   1def4:	bl	1804c <fputs@plt+0x6c64>
   1def8:	mov	r0, r4
   1defc:	pop	{r4, r5, r6, sl, fp, pc}
   1df00:	movw	r0, #3154	; 0xc52
   1df04:	movt	r0, #2
   1df08:	pop	{r4, r5, r6, sl, fp, lr}
   1df0c:	b	1372c <fputs@plt+0x2344>
   1df10:	mov	r0, r5
   1df14:	bl	7db58 <fputs@plt+0x6c770>
   1df18:	cmp	r0, #0
   1df1c:	beq	1dee4 <fputs@plt+0xcafc>
   1df20:	mov	r4, #5
   1df24:	movw	r2, #36309	; 0x8dd5
   1df28:	movt	r2, #8
   1df2c:	mov	r0, r5
   1df30:	mov	r1, #5
   1df34:	bl	167e8 <fputs@plt+0x5400>
   1df38:	mov	r0, r4
   1df3c:	pop	{r4, r5, r6, sl, fp, pc}
   1df40:	mov	r1, #1
   1df44:	b	1dea4 <fputs@plt+0xcabc>
   1df48:	mov	r3, #0
   1df4c:	str	r3, [r0, #428]	; 0x1ac
   1df50:	add	r0, r0, #380	; 0x17c
   1df54:	stm	r0, {r1, r2, r3}
   1df58:	mov	r0, #0
   1df5c:	bx	lr
   1df60:	push	{fp, lr}
   1df64:	mov	fp, sp
   1df68:	bic	ip, r1, r1, asr #31
   1df6c:	mov	lr, #0
   1df70:	cmp	r1, #0
   1df74:	movle	r2, lr
   1df78:	movle	r3, lr
   1df7c:	add	r0, r0, #304	; 0x130
   1df80:	stm	r0, {r2, r3, ip}
   1df84:	pop	{fp, pc}
   1df88:	push	{r4, r5, fp, lr}
   1df8c:	add	fp, sp, #8
   1df90:	mov	r4, r0
   1df94:	cmp	r1, #1
   1df98:	blt	1dfc0 <fputs@plt+0xcbd8>
   1df9c:	mov	r5, r1
   1dfa0:	movw	r1, #57304	; 0xdfd8
   1dfa4:	movt	r1, #1
   1dfa8:	mov	r0, r4
   1dfac:	mov	r2, r4
   1dfb0:	bl	1df48 <fputs@plt+0xcb60>
   1dfb4:	str	r5, [r4, #428]	; 0x1ac
   1dfb8:	mov	r0, #0
   1dfbc:	pop	{r4, r5, fp, pc}
   1dfc0:	mov	r0, r4
   1dfc4:	mov	r1, #0
   1dfc8:	mov	r2, #0
   1dfcc:	bl	1df48 <fputs@plt+0xcb60>
   1dfd0:	mov	r0, #0
   1dfd4:	pop	{r4, r5, fp, pc}
   1dfd8:	push	{fp, lr}
   1dfdc:	mov	fp, sp
   1dfe0:	mov	r2, #1000	; 0x3e8
   1dfe4:	mul	r1, r1, r2
   1dfe8:	add	r2, r1, #1000	; 0x3e8
   1dfec:	ldr	r3, [r0, #428]	; 0x1ac
   1dff0:	mov	r1, #0
   1dff4:	cmp	r2, r3
   1dff8:	bgt	1e010 <fputs@plt+0xcc28>
   1dffc:	ldr	r0, [r0]
   1e000:	movw	r1, #16960	; 0x4240
   1e004:	movt	r1, #15
   1e008:	bl	1f9d4 <fputs@plt+0xe5ec>
   1e00c:	mov	r1, #1
   1e010:	mov	r0, r1
   1e014:	pop	{fp, pc}
   1e018:	mov	r1, #1
   1e01c:	str	r1, [r0, #248]	; 0xf8
   1e020:	bx	lr
   1e024:	push	{fp, lr}
   1e028:	mov	fp, sp
   1e02c:	sub	sp, sp, #24
   1e030:	mov	ip, #0
   1e034:	str	ip, [sp, #16]
   1e038:	ldr	ip, [fp, #20]
   1e03c:	str	ip, [sp, #12]
   1e040:	ldr	ip, [fp, #16]
   1e044:	str	ip, [sp, #8]
   1e048:	ldr	ip, [fp, #12]
   1e04c:	str	ip, [sp, #4]
   1e050:	ldr	ip, [fp, #8]
   1e054:	str	ip, [sp]
   1e058:	bl	1e064 <fputs@plt+0xcc7c>
   1e05c:	mov	sp, fp
   1e060:	pop	{fp, pc}
   1e064:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e068:	add	fp, sp, #28
   1e06c:	sub	sp, sp, #36	; 0x24
   1e070:	mov	sl, r0
   1e074:	ldr	r4, [fp, #24]
   1e078:	ldr	r8, [fp, #20]
   1e07c:	ldr	r9, [fp, #16]
   1e080:	ldr	r5, [fp, #12]
   1e084:	ldr	r7, [fp, #8]
   1e088:	cmp	r4, #0
   1e08c:	beq	1e100 <fputs@plt+0xcd18>
   1e090:	add	r0, sp, #24
   1e094:	stm	r0, {r1, r2, r3}
   1e098:	mov	r0, sl
   1e09c:	mov	r2, #12
   1e0a0:	mov	r3, #0
   1e0a4:	bl	19774 <fputs@plt+0x838c>
   1e0a8:	cmp	r0, #0
   1e0ac:	beq	1e124 <fputs@plt+0xcd3c>
   1e0b0:	mov	r6, r0
   1e0b4:	stmib	r0, {r4, r7}
   1e0b8:	str	r7, [sp]
   1e0bc:	stmib	sp, {r5, r9}
   1e0c0:	str	r8, [sp, #12]
   1e0c4:	str	r0, [sp, #16]
   1e0c8:	mov	r0, sl
   1e0cc:	add	r3, sp, #24
   1e0d0:	ldm	r3, {r1, r2, r3}
   1e0d4:	bl	1e144 <fputs@plt+0xcd5c>
   1e0d8:	mov	r5, r0
   1e0dc:	ldr	r0, [r6]
   1e0e0:	cmp	r0, #0
   1e0e4:	bne	1e130 <fputs@plt+0xcd48>
   1e0e8:	mov	r0, r7
   1e0ec:	blx	r4
   1e0f0:	mov	r0, sl
   1e0f4:	mov	r1, r6
   1e0f8:	bl	13ddc <fputs@plt+0x29f4>
   1e0fc:	b	1e130 <fputs@plt+0xcd48>
   1e100:	mov	r0, #0
   1e104:	str	r7, [sp]
   1e108:	stmib	sp, {r5, r9}
   1e10c:	str	r8, [sp, #12]
   1e110:	str	r0, [sp, #16]
   1e114:	mov	r0, sl
   1e118:	bl	1e144 <fputs@plt+0xcd5c>
   1e11c:	mov	r5, r0
   1e120:	b	1e130 <fputs@plt+0xcd48>
   1e124:	mov	r0, r7
   1e128:	blx	r4
   1e12c:	mov	r5, #1
   1e130:	mov	r0, sl
   1e134:	mov	r1, r5
   1e138:	sub	sp, fp, #28
   1e13c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e140:	b	18404 <fputs@plt+0x701c>
   1e144:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e148:	add	fp, sp, #28
   1e14c:	sub	sp, sp, #36	; 0x24
   1e150:	cmp	r1, #0
   1e154:	beq	1e20c <fputs@plt+0xce24>
   1e158:	mov	r7, r3
   1e15c:	mov	sl, r2
   1e160:	mov	r6, r1
   1e164:	mov	r3, r0
   1e168:	ldr	ip, [fp, #24]
   1e16c:	ldr	r5, [fp, #20]
   1e170:	add	r9, fp, #8
   1e174:	ldm	r9, {r4, r8, r9}
   1e178:	cmp	r5, #0
   1e17c:	mov	r1, r5
   1e180:	movwne	r1, #1
   1e184:	cmp	r8, #0
   1e188:	beq	1e1a8 <fputs@plt+0xcdc0>
   1e18c:	cmp	r9, #0
   1e190:	bne	1e20c <fputs@plt+0xce24>
   1e194:	mov	r0, #0
   1e198:	cmp	r5, #0
   1e19c:	mov	r1, #0
   1e1a0:	beq	1e1c0 <fputs@plt+0xcdd8>
   1e1a4:	b	1e20c <fputs@plt+0xce24>
   1e1a8:	cmp	r9, #0
   1e1ac:	mov	r0, r9
   1e1b0:	movwne	r0, #1
   1e1b4:	bne	1e1c0 <fputs@plt+0xcdd8>
   1e1b8:	cmp	r5, #0
   1e1bc:	bne	1e20c <fputs@plt+0xce24>
   1e1c0:	add	r2, sl, #1
   1e1c4:	cmp	r2, #128	; 0x80
   1e1c8:	bhi	1e20c <fputs@plt+0xce24>
   1e1cc:	eor	r1, r1, #1
   1e1d0:	clz	r2, r8
   1e1d4:	lsr	r2, r2, #5
   1e1d8:	and	r1, r2, r1
   1e1dc:	ands	r0, r0, r1
   1e1e0:	bne	1e20c <fputs@plt+0xce24>
   1e1e4:	mov	r0, r6
   1e1e8:	str	ip, [sp, #28]
   1e1ec:	str	r4, [sp, #24]
   1e1f0:	str	r3, [sp, #32]
   1e1f4:	bl	13690 <fputs@plt+0x22a8>
   1e1f8:	ldr	ip, [sp, #32]
   1e1fc:	ldr	r4, [sp, #24]
   1e200:	ldr	r1, [sp, #28]
   1e204:	cmp	r0, #256	; 0x100
   1e208:	blt	1e220 <fputs@plt+0xce38>
   1e20c:	movw	r0, #3720	; 0xe88
   1e210:	movt	r0, #2
   1e214:	sub	sp, fp, #28
   1e218:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e21c:	b	1372c <fputs@plt+0x2344>
   1e220:	and	r3, r7, #7
   1e224:	and	r7, r7, #2048	; 0x800
   1e228:	cmp	r3, #4
   1e22c:	beq	1e2b0 <fputs@plt+0xcec8>
   1e230:	cmp	r3, #5
   1e234:	bne	1e2bc <fputs@plt+0xced4>
   1e238:	stm	sp, {r4, r8, r9}
   1e23c:	str	r5, [sp, #12]
   1e240:	str	r1, [sp, #16]
   1e244:	orr	r3, r7, #1
   1e248:	mov	r0, ip
   1e24c:	mov	r1, r6
   1e250:	mov	r2, sl
   1e254:	bl	1e144 <fputs@plt+0xcd5c>
   1e258:	mov	r1, r7
   1e25c:	mov	r7, r0
   1e260:	cmp	r0, #0
   1e264:	bne	1e3c4 <fputs@plt+0xcfdc>
   1e268:	stm	sp, {r4, r8, r9}
   1e26c:	str	r5, [sp, #12]
   1e270:	ldr	r0, [sp, #28]
   1e274:	str	r0, [sp, #16]
   1e278:	orr	r3, r1, #2
   1e27c:	ldr	r0, [sp, #32]
   1e280:	mov	r4, r1
   1e284:	mov	r1, r6
   1e288:	mov	r2, sl
   1e28c:	bl	1e144 <fputs@plt+0xcd5c>
   1e290:	mov	r7, r0
   1e294:	cmp	r0, #0
   1e298:	bne	1e3c4 <fputs@plt+0xcfdc>
   1e29c:	mov	r1, r4
   1e2a0:	mov	r3, #3
   1e2a4:	ldr	ip, [sp, #32]
   1e2a8:	str	r4, [sp, #20]
   1e2ac:	b	1e2c0 <fputs@plt+0xced8>
   1e2b0:	str	r7, [sp, #20]
   1e2b4:	mov	r3, #2
   1e2b8:	b	1e2c0 <fputs@plt+0xced8>
   1e2bc:	str	r7, [sp, #20]
   1e2c0:	mov	r0, #0
   1e2c4:	str	r0, [sp]
   1e2c8:	mov	r0, ip
   1e2cc:	mov	r1, r6
   1e2d0:	mov	r2, sl
   1e2d4:	mov	r7, r3
   1e2d8:	bl	1e544 <fputs@plt+0xd15c>
   1e2dc:	mov	r3, r7
   1e2e0:	ldr	r4, [sp, #32]
   1e2e4:	cmp	r0, #0
   1e2e8:	beq	1e340 <fputs@plt+0xcf58>
   1e2ec:	ldrh	r1, [r0, #2]
   1e2f0:	and	r1, r1, #3
   1e2f4:	cmp	r3, r1
   1e2f8:	bne	1e340 <fputs@plt+0xcf58>
   1e2fc:	ldrsb	r0, [r0]
   1e300:	cmp	r0, sl
   1e304:	bne	1e340 <fputs@plt+0xcf58>
   1e308:	ldr	r0, [r4, #152]	; 0x98
   1e30c:	cmp	r0, #0
   1e310:	beq	1e330 <fputs@plt+0xcf48>
   1e314:	mov	r7, #5
   1e318:	movw	r2, #36985	; 0x9079
   1e31c:	movt	r2, #8
   1e320:	mov	r0, r4
   1e324:	mov	r1, #5
   1e328:	bl	167e8 <fputs@plt+0x5400>
   1e32c:	b	1e3c4 <fputs@plt+0xcfdc>
   1e330:	mov	r0, r4
   1e334:	bl	1b594 <fputs@plt+0xa1ac>
   1e338:	mov	r3, r7
   1e33c:	ldr	r4, [sp, #32]
   1e340:	mov	r0, #1
   1e344:	str	r0, [sp]
   1e348:	mov	r0, r4
   1e34c:	mov	r1, r6
   1e350:	mov	r2, sl
   1e354:	bl	1e544 <fputs@plt+0xd15c>
   1e358:	cmp	r0, #0
   1e35c:	beq	1e3c0 <fputs@plt+0xcfd8>
   1e360:	mov	r6, r0
   1e364:	mov	r0, r4
   1e368:	mov	r1, r6
   1e36c:	bl	7dc00 <fputs@plt+0x6c818>
   1e370:	ldr	r1, [sp, #28]
   1e374:	cmp	r1, #0
   1e378:	ldrne	r0, [r1]
   1e37c:	addne	r0, r0, #1
   1e380:	strne	r0, [r1]
   1e384:	str	r1, [r6, #24]
   1e388:	ldr	r0, [sp, #24]
   1e38c:	str	r0, [r6, #4]
   1e390:	strb	sl, [r6]
   1e394:	cmp	r8, #0
   1e398:	movne	r9, r8
   1e39c:	str	r9, [r6, #12]
   1e3a0:	str	r5, [r6, #16]
   1e3a4:	ldrh	r0, [r6, #2]
   1e3a8:	and	r0, r0, #3
   1e3ac:	ldr	r1, [sp, #20]
   1e3b0:	orr	r0, r0, r1
   1e3b4:	strh	r0, [r6, #2]
   1e3b8:	mov	r7, #0
   1e3bc:	b	1e3c4 <fputs@plt+0xcfdc>
   1e3c0:	mov	r7, #7
   1e3c4:	mov	r0, r7
   1e3c8:	sub	sp, fp, #28
   1e3cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e3d0:	push	{r4, r5, r6, r7, fp, lr}
   1e3d4:	add	fp, sp, #16
   1e3d8:	sub	sp, sp, #24
   1e3dc:	mov	r5, r3
   1e3e0:	mov	r6, r2
   1e3e4:	mov	r4, r0
   1e3e8:	mvn	r2, #0
   1e3ec:	bl	1e454 <fputs@plt+0xd06c>
   1e3f0:	mov	r7, r0
   1e3f4:	mov	r0, #0
   1e3f8:	str	r0, [sp, #16]
   1e3fc:	ldr	r0, [fp, #20]
   1e400:	str	r0, [sp, #12]
   1e404:	ldr	r0, [fp, #16]
   1e408:	str	r0, [sp, #8]
   1e40c:	ldr	r0, [fp, #12]
   1e410:	str	r0, [sp, #4]
   1e414:	ldr	r0, [fp, #8]
   1e418:	str	r0, [sp]
   1e41c:	mov	r0, r4
   1e420:	mov	r1, r7
   1e424:	mov	r2, r6
   1e428:	mov	r3, r5
   1e42c:	bl	1e144 <fputs@plt+0xcd5c>
   1e430:	mov	r5, r0
   1e434:	mov	r0, r4
   1e438:	mov	r1, r7
   1e43c:	bl	13ddc <fputs@plt+0x29f4>
   1e440:	mov	r0, r4
   1e444:	mov	r1, r5
   1e448:	sub	sp, fp, #16
   1e44c:	pop	{r4, r5, r6, r7, fp, lr}
   1e450:	b	18404 <fputs@plt+0x701c>
   1e454:	push	{r4, r5, r6, sl, fp, lr}
   1e458:	add	fp, sp, #16
   1e45c:	sub	sp, sp, #48	; 0x30
   1e460:	mov	r4, r0
   1e464:	vmov.i32	q8, #0	; 0x00000000
   1e468:	mov	r0, #36	; 0x24
   1e46c:	add	r5, sp, #8
   1e470:	mov	r3, r5
   1e474:	vst1.64	{d16-d17}, [r3], r0
   1e478:	mov	r6, #0
   1e47c:	str	r6, [r3]
   1e480:	add	r0, r5, #16
   1e484:	vst1.64	{d16-d17}, [r0]
   1e488:	str	r4, [sp, #40]	; 0x28
   1e48c:	str	r6, [sp]
   1e490:	mov	r0, r5
   1e494:	mov	r3, #2
   1e498:	bl	18c20 <fputs@plt+0x7838>
   1e49c:	mov	r0, r5
   1e4a0:	mov	r1, #1
   1e4a4:	bl	31690 <fputs@plt+0x202a8>
   1e4a8:	ldrb	r0, [r4, #69]	; 0x45
   1e4ac:	cmp	r0, #0
   1e4b0:	beq	1e4c0 <fputs@plt+0xd0d8>
   1e4b4:	add	r0, sp, #8
   1e4b8:	bl	1862c <fputs@plt+0x7244>
   1e4bc:	str	r6, [sp, #24]
   1e4c0:	ldr	r0, [sp, #24]
   1e4c4:	sub	sp, fp, #16
   1e4c8:	pop	{r4, r5, r6, sl, fp, pc}
   1e4cc:	push	{r4, r5, r6, r7, fp, lr}
   1e4d0:	add	fp, sp, #16
   1e4d4:	sub	sp, sp, #24
   1e4d8:	mov	r5, r2
   1e4dc:	mov	r6, r1
   1e4e0:	mov	r4, r0
   1e4e4:	mov	r7, #0
   1e4e8:	str	r7, [sp]
   1e4ec:	mov	r3, #1
   1e4f0:	bl	1e544 <fputs@plt+0xd15c>
   1e4f4:	cmp	r0, #0
   1e4f8:	bne	1e530 <fputs@plt+0xd148>
   1e4fc:	mov	r0, #0
   1e500:	movw	r1, #59176	; 0xe728
   1e504:	movt	r1, #1
   1e508:	stm	sp, {r0, r1}
   1e50c:	str	r0, [sp, #8]
   1e510:	str	r0, [sp, #12]
   1e514:	str	r0, [sp, #16]
   1e518:	mov	r0, r4
   1e51c:	mov	r1, r6
   1e520:	mov	r2, r5
   1e524:	mov	r3, #1
   1e528:	bl	1e144 <fputs@plt+0xcd5c>
   1e52c:	mov	r7, r0
   1e530:	mov	r0, r4
   1e534:	mov	r1, r7
   1e538:	sub	sp, fp, #16
   1e53c:	pop	{r4, r5, r6, r7, fp, lr}
   1e540:	b	18404 <fputs@plt+0x701c>
   1e544:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e548:	add	fp, sp, #28
   1e54c:	sub	sp, sp, #12
   1e550:	mov	r5, r3
   1e554:	mov	r7, r2
   1e558:	mov	r4, r1
   1e55c:	mov	r6, r0
   1e560:	mov	r0, r1
   1e564:	bl	13690 <fputs@plt+0x22a8>
   1e568:	str	r0, [sp, #8]
   1e56c:	add	r0, r6, #348	; 0x15c
   1e570:	stm	sp, {r0, r4}
   1e574:	mov	r1, r4
   1e578:	bl	43cf8 <fputs@plt+0x32910>
   1e57c:	ldr	r9, [fp, #8]
   1e580:	cmp	r0, #0
   1e584:	beq	1e5cc <fputs@plt+0xd1e4>
   1e588:	mov	sl, r0
   1e58c:	mov	r4, #0
   1e590:	mov	r8, #0
   1e594:	mov	r0, sl
   1e598:	mov	r1, r7
   1e59c:	mov	r2, r5
   1e5a0:	bl	7dc48 <fputs@plt+0x6c860>
   1e5a4:	cmp	r0, r8
   1e5a8:	movgt	r4, sl
   1e5ac:	movgt	r8, r0
   1e5b0:	ldr	sl, [sl, #8]
   1e5b4:	cmp	sl, #0
   1e5b8:	bne	1e594 <fputs@plt+0xd1ac>
   1e5bc:	cmp	r9, #0
   1e5c0:	beq	1e5dc <fputs@plt+0xd1f4>
   1e5c4:	mov	sl, r6
   1e5c8:	b	1e670 <fputs@plt+0xd288>
   1e5cc:	mov	r8, #0
   1e5d0:	mov	r4, #0
   1e5d4:	cmp	r9, #0
   1e5d8:	bne	1e5c4 <fputs@plt+0xd1dc>
   1e5dc:	cmp	r4, #0
   1e5e0:	beq	1e5f8 <fputs@plt+0xd210>
   1e5e4:	ldrb	r0, [r6, #26]
   1e5e8:	tst	r0, #32
   1e5ec:	bne	1e5f8 <fputs@plt+0xd210>
   1e5f0:	mov	r9, #0
   1e5f4:	b	1e6f0 <fputs@plt+0xd308>
   1e5f8:	mov	sl, r6
   1e5fc:	ldr	r1, [sp, #4]
   1e600:	ldrb	r0, [r1]
   1e604:	movw	r2, #5732	; 0x1664
   1e608:	movt	r2, #8
   1e60c:	ldrb	r0, [r2, r0]
   1e610:	ldr	r2, [sp, #8]
   1e614:	add	r0, r2, r0
   1e618:	movw	r2, #17097	; 0x42c9
   1e61c:	movt	r2, #45590	; 0xb216
   1e620:	smmla	r3, r0, r2, r0
   1e624:	asr	r2, r3, #4
   1e628:	add	r3, r2, r3, lsr #31
   1e62c:	mov	r2, #23
   1e630:	mls	r0, r3, r2, r0
   1e634:	bl	7cf00 <fputs@plt+0x6bb18>
   1e638:	cmp	r0, #0
   1e63c:	beq	1e6e4 <fputs@plt+0xd2fc>
   1e640:	mov	r6, r0
   1e644:	mov	r8, #0
   1e648:	mov	r0, r6
   1e64c:	mov	r1, r7
   1e650:	mov	r2, r5
   1e654:	bl	7dc48 <fputs@plt+0x6c860>
   1e658:	cmp	r0, r8
   1e65c:	movgt	r4, r6
   1e660:	movgt	r8, r0
   1e664:	ldr	r6, [r6, #8]
   1e668:	cmp	r6, #0
   1e66c:	bne	1e648 <fputs@plt+0xd260>
   1e670:	cmp	r9, #0
   1e674:	movwne	r9, #1
   1e678:	beq	1e6e8 <fputs@plt+0xd300>
   1e67c:	cmp	r8, #5
   1e680:	bgt	1e6e8 <fputs@plt+0xd300>
   1e684:	ldr	r6, [sp, #8]
   1e688:	add	r2, r6, #29
   1e68c:	mov	r0, sl
   1e690:	mov	r3, #0
   1e694:	bl	19774 <fputs@plt+0x838c>
   1e698:	cmp	r0, #0
   1e69c:	beq	1e718 <fputs@plt+0xd330>
   1e6a0:	mov	r4, r0
   1e6a4:	strh	r5, [r0, #2]
   1e6a8:	strb	r7, [r0]
   1e6ac:	add	r5, r0, #28
   1e6b0:	str	r5, [r0, #20]
   1e6b4:	add	r2, r6, #1
   1e6b8:	mov	r0, r5
   1e6bc:	ldr	r1, [sp, #4]
   1e6c0:	bl	11244 <memcpy@plt>
   1e6c4:	ldr	r0, [sp]
   1e6c8:	mov	r1, r5
   1e6cc:	mov	r2, r4
   1e6d0:	bl	4423c <fputs@plt+0x32e54>
   1e6d4:	cmp	r0, r4
   1e6d8:	beq	1e704 <fputs@plt+0xd31c>
   1e6dc:	str	r0, [r4, #8]
   1e6e0:	b	1e6f0 <fputs@plt+0xd308>
   1e6e4:	mov	r9, #0
   1e6e8:	cmp	r4, #0
   1e6ec:	beq	1e718 <fputs@plt+0xd330>
   1e6f0:	cmp	r9, #0
   1e6f4:	ldreq	r0, [r4, #12]
   1e6f8:	cmpeq	r0, #0
   1e6fc:	bne	1e71c <fputs@plt+0xd334>
   1e700:	b	1e718 <fputs@plt+0xd330>
   1e704:	mov	r0, sl
   1e708:	mov	r1, r4
   1e70c:	bl	13ddc <fputs@plt+0x29f4>
   1e710:	mov	r0, sl
   1e714:	bl	19164 <fputs@plt+0x7d7c>
   1e718:	mov	r4, #0
   1e71c:	mov	r0, r4
   1e720:	sub	sp, fp, #28
   1e724:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e728:	push	{r4, r5, fp, lr}
   1e72c:	add	fp, sp, #8
   1e730:	mov	r4, r0
   1e734:	ldr	r0, [r0, #4]
   1e738:	ldr	r1, [r0, #20]
   1e73c:	movw	r0, #37048	; 0x90b8
   1e740:	movt	r0, #8
   1e744:	bl	158b0 <fputs@plt+0x44c8>
   1e748:	mov	r5, r0
   1e74c:	mov	r0, r4
   1e750:	mov	r1, r5
   1e754:	mvn	r2, #0
   1e758:	bl	18bec <fputs@plt+0x7804>
   1e75c:	mov	r0, r5
   1e760:	pop	{r4, r5, fp, lr}
   1e764:	b	14294 <fputs@plt+0x2eac>
   1e768:	str	r1, [r0, #180]	; 0xb4
   1e76c:	ldr	r1, [r0, #184]	; 0xb8
   1e770:	str	r2, [r0, #184]	; 0xb8
   1e774:	mov	r0, r1
   1e778:	bx	lr
   1e77c:	str	r1, [r0, #188]	; 0xbc
   1e780:	ldr	r1, [r0, #192]	; 0xc0
   1e784:	str	r2, [r0, #192]	; 0xc0
   1e788:	mov	r0, r1
   1e78c:	bx	lr
   1e790:	str	r1, [r0, #200]	; 0xc8
   1e794:	ldr	r1, [r0, #196]	; 0xc4
   1e798:	str	r2, [r0, #196]	; 0xc4
   1e79c:	mov	r0, r1
   1e7a0:	bx	lr
   1e7a4:	str	r1, [r0, #216]	; 0xd8
   1e7a8:	ldr	r1, [r0, #212]	; 0xd4
   1e7ac:	str	r2, [r0, #212]	; 0xd4
   1e7b0:	mov	r0, r1
   1e7b4:	bx	lr
   1e7b8:	str	r1, [r0, #208]	; 0xd0
   1e7bc:	ldr	r1, [r0, #204]	; 0xcc
   1e7c0:	str	r2, [r0, #204]	; 0xcc
   1e7c4:	mov	r0, r1
   1e7c8:	bx	lr
   1e7cc:	push	{fp, lr}
   1e7d0:	mov	fp, sp
   1e7d4:	cmp	r1, #1
   1e7d8:	blt	1e7ec <fputs@plt+0xd404>
   1e7dc:	mov	r2, r1
   1e7e0:	movw	r1, #59412	; 0xe814
   1e7e4:	movt	r1, #1
   1e7e8:	b	1e7f4 <fputs@plt+0xd40c>
   1e7ec:	mov	r1, #0
   1e7f0:	mov	r2, #0
   1e7f4:	bl	1e800 <fputs@plt+0xd418>
   1e7f8:	mov	r0, #0
   1e7fc:	pop	{fp, pc}
   1e800:	str	r1, [r0, #220]	; 0xdc
   1e804:	ldr	r1, [r0, #224]	; 0xe0
   1e808:	str	r2, [r0, #224]	; 0xe0
   1e80c:	mov	r0, r1
   1e810:	bx	lr
   1e814:	cmp	r0, r3
   1e818:	bgt	1e844 <fputs@plt+0xd45c>
   1e81c:	push	{r4, r5, fp, lr}
   1e820:	add	fp, sp, #8
   1e824:	mov	r4, r2
   1e828:	mov	r5, r1
   1e82c:	bl	277c4 <fputs@plt+0x163dc>
   1e830:	mov	r0, r5
   1e834:	mov	r1, r4
   1e838:	bl	1ea40 <fputs@plt+0xd658>
   1e83c:	bl	277e8 <fputs@plt+0x16400>
   1e840:	pop	{r4, r5, fp, lr}
   1e844:	mov	r0, #0
   1e848:	bx	lr
   1e84c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1e850:	add	fp, sp, #24
   1e854:	sub	sp, sp, #8
   1e858:	mov	r5, r3
   1e85c:	mov	r6, r2
   1e860:	mov	r8, r1
   1e864:	mov	r4, r0
   1e868:	ldr	r7, [fp, #8]
   1e86c:	cmp	r3, #0
   1e870:	mvnne	r0, #0
   1e874:	strne	r0, [r5]
   1e878:	cmp	r7, #0
   1e87c:	mvnne	r0, #0
   1e880:	strne	r0, [r7]
   1e884:	cmp	r6, #3
   1e888:	bls	1e898 <fputs@plt+0xd4b0>
   1e88c:	mov	r0, #21
   1e890:	sub	sp, fp, #24
   1e894:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1e898:	mov	r1, #10
   1e89c:	cmp	r8, #0
   1e8a0:	beq	1e8c8 <fputs@plt+0xd4e0>
   1e8a4:	ldrb	r0, [r8]
   1e8a8:	cmp	r0, #0
   1e8ac:	beq	1e8c8 <fputs@plt+0xd4e0>
   1e8b0:	mov	r0, r4
   1e8b4:	mov	r1, r8
   1e8b8:	bl	1e928 <fputs@plt+0xd540>
   1e8bc:	mov	r1, r0
   1e8c0:	cmn	r0, #1
   1e8c4:	ble	1e908 <fputs@plt+0xd520>
   1e8c8:	mov	r0, #0
   1e8cc:	str	r0, [r4, #388]	; 0x184
   1e8d0:	str	r7, [sp]
   1e8d4:	mov	r0, r4
   1e8d8:	mov	r2, r6
   1e8dc:	mov	r3, r5
   1e8e0:	bl	1e984 <fputs@plt+0xd59c>
   1e8e4:	mov	r5, r0
   1e8e8:	mov	r0, r4
   1e8ec:	mov	r1, r5
   1e8f0:	bl	168b8 <fputs@plt+0x54d0>
   1e8f4:	mov	r0, r4
   1e8f8:	mov	r1, r5
   1e8fc:	sub	sp, fp, #24
   1e900:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1e904:	b	18404 <fputs@plt+0x701c>
   1e908:	mov	r5, #1
   1e90c:	movw	r2, #20250	; 0x4f1a
   1e910:	movt	r2, #8
   1e914:	mov	r0, r4
   1e918:	mov	r1, #1
   1e91c:	mov	r3, r8
   1e920:	bl	167e8 <fputs@plt+0x5400>
   1e924:	b	1e8f4 <fputs@plt+0xd50c>
   1e928:	push	{r4, r5, r6, sl, fp, lr}
   1e92c:	add	fp, sp, #16
   1e930:	mov	r4, r1
   1e934:	cmp	r1, #0
   1e938:	beq	1e97c <fputs@plt+0xd594>
   1e93c:	mov	r1, r0
   1e940:	ldr	r5, [r0, #20]
   1e944:	subs	r0, r5, #1
   1e948:	blt	1e978 <fputs@plt+0xd590>
   1e94c:	ldr	r0, [r1, #16]
   1e950:	sub	r6, r0, #16
   1e954:	ldr	r0, [r6, r5, lsl #4]
   1e958:	mov	r1, r4
   1e95c:	bl	15bb4 <fputs@plt+0x47cc>
   1e960:	cmp	r0, #0
   1e964:	beq	1e974 <fputs@plt+0xd58c>
   1e968:	sub	r5, r5, #1
   1e96c:	cmp	r5, #0
   1e970:	bgt	1e954 <fputs@plt+0xd56c>
   1e974:	sub	r0, r5, #1
   1e978:	pop	{r4, r5, r6, sl, fp, pc}
   1e97c:	mvn	r0, #0
   1e980:	pop	{r4, r5, r6, sl, fp, pc}
   1e984:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e988:	add	fp, sp, #24
   1e98c:	mov	r6, r0
   1e990:	ldr	r0, [r0, #20]
   1e994:	cmp	r0, #1
   1e998:	blt	1ea1c <fputs@plt+0xd634>
   1e99c:	mov	r4, r3
   1e9a0:	mov	r8, r2
   1e9a4:	mov	r5, r1
   1e9a8:	ldr	r3, [fp, #8]
   1e9ac:	mov	r9, #0
   1e9b0:	mov	r7, #0
   1e9b4:	cmp	r5, #10
   1e9b8:	cmpne	r5, r7
   1e9bc:	bne	1e9f4 <fputs@plt+0xd60c>
   1e9c0:	ldr	r0, [r6, #16]
   1e9c4:	add	r0, r0, r7, lsl #4
   1e9c8:	ldr	r0, [r0, #4]
   1e9cc:	mov	r1, r8
   1e9d0:	mov	r2, r4
   1e9d4:	bl	7dcb8 <fputs@plt+0x6c8d0>
   1e9d8:	subs	r1, r0, #5
   1e9dc:	movne	r1, r0
   1e9e0:	cmp	r0, #5
   1e9e4:	movweq	r9, #1
   1e9e8:	mov	r4, #0
   1e9ec:	mov	r3, #0
   1e9f0:	b	1e9f8 <fputs@plt+0xd610>
   1e9f4:	mov	r1, #0
   1e9f8:	clz	r0, r1
   1e9fc:	lsr	r2, r0, #5
   1ea00:	cmp	r1, #0
   1ea04:	bne	1ea28 <fputs@plt+0xd640>
   1ea08:	add	r7, r7, #1
   1ea0c:	ldr	r0, [r6, #20]
   1ea10:	cmp	r7, r0
   1ea14:	blt	1e9b4 <fputs@plt+0xd5cc>
   1ea18:	b	1ea28 <fputs@plt+0xd640>
   1ea1c:	mov	r2, #1
   1ea20:	mov	r1, #0
   1ea24:	mov	r9, #0
   1ea28:	cmp	r9, #0
   1ea2c:	mov	r0, r1
   1ea30:	movwne	r0, #5
   1ea34:	cmp	r2, #0
   1ea38:	moveq	r0, r1
   1ea3c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ea40:	push	{fp, lr}
   1ea44:	mov	fp, sp
   1ea48:	sub	sp, sp, #8
   1ea4c:	mov	r2, #0
   1ea50:	str	r2, [sp]
   1ea54:	mov	r2, #0
   1ea58:	mov	r3, #0
   1ea5c:	bl	1e84c <fputs@plt+0xd464>
   1ea60:	mov	sp, fp
   1ea64:	pop	{fp, pc}
   1ea68:	push	{fp, lr}
   1ea6c:	mov	fp, sp
   1ea70:	ldr	r1, [r0, #80]	; 0x50
   1ea74:	mov	r0, #1
   1ea78:	movw	r2, #42647	; 0xa697
   1ea7c:	movt	r2, #41001	; 0xa029
   1ea80:	cmp	r1, r2
   1ea84:	beq	1eaa4 <fputs@plt+0xd6bc>
   1ea88:	movw	r2, #30982	; 0x7906
   1ea8c:	movt	r2, #61499	; 0xf03b
   1ea90:	cmp	r1, r2
   1ea94:	movwne	r2, #4752	; 0x1290
   1ea98:	movtne	r2, #19319	; 0x4b77
   1ea9c:	cmpne	r1, r2
   1eaa0:	bne	1eaa8 <fputs@plt+0xd6c0>
   1eaa4:	pop	{fp, pc}
   1eaa8:	movw	r0, #37099	; 0x90eb
   1eaac:	movt	r0, #8
   1eab0:	bl	47478 <fputs@plt+0x36090>
   1eab4:	mov	r0, #0
   1eab8:	pop	{fp, pc}
   1eabc:	push	{r4, r5, fp, lr}
   1eac0:	add	fp, sp, #8
   1eac4:	movw	r5, #6396	; 0x18fc
   1eac8:	movt	r5, #8
   1eacc:	cmp	r0, #0
   1ead0:	beq	1eaf0 <fputs@plt+0xd708>
   1ead4:	mov	r4, r0
   1ead8:	bl	1ea68 <fputs@plt+0xd680>
   1eadc:	cmp	r0, #0
   1eae0:	beq	1eaf8 <fputs@plt+0xd710>
   1eae4:	ldrb	r0, [r4, #69]	; 0x45
   1eae8:	cmp	r0, #0
   1eaec:	beq	1eb08 <fputs@plt+0xd720>
   1eaf0:	mov	r0, r5
   1eaf4:	pop	{r4, r5, fp, pc}
   1eaf8:	movw	r5, #6424	; 0x1918
   1eafc:	movt	r5, #8
   1eb00:	mov	r0, r5
   1eb04:	pop	{r4, r5, fp, pc}
   1eb08:	ldr	r0, [r4, #240]	; 0xf0
   1eb0c:	bl	1893c <fputs@plt+0x7554>
   1eb10:	mov	r5, r0
   1eb14:	cmp	r0, #0
   1eb18:	bne	1eb44 <fputs@plt+0xd75c>
   1eb1c:	ldr	r5, [r4, #52]	; 0x34
   1eb20:	mov	r0, r5
   1eb24:	bl	190b4 <fputs@plt+0x7ccc>
   1eb28:	mov	r2, r0
   1eb2c:	mov	r0, r4
   1eb30:	mov	r1, r5
   1eb34:	bl	167e8 <fputs@plt+0x5400>
   1eb38:	ldr	r0, [r4, #240]	; 0xf0
   1eb3c:	bl	1893c <fputs@plt+0x7554>
   1eb40:	mov	r5, r0
   1eb44:	mov	r0, r4
   1eb48:	bl	1eb54 <fputs@plt+0xd76c>
   1eb4c:	mov	r0, r5
   1eb50:	pop	{r4, r5, fp, pc}
   1eb54:	ldrb	r1, [r0, #69]	; 0x45
   1eb58:	cmp	r1, #0
   1eb5c:	beq	1eb84 <fputs@plt+0xd79c>
   1eb60:	ldr	r1, [r0, #164]	; 0xa4
   1eb64:	cmp	r1, #0
   1eb68:	bxne	lr
   1eb6c:	mov	r1, #0
   1eb70:	str	r1, [r0, #248]	; 0xf8
   1eb74:	strb	r1, [r0, #69]	; 0x45
   1eb78:	ldr	r1, [r0, #256]	; 0x100
   1eb7c:	sub	r1, r1, #1
   1eb80:	str	r1, [r0, #256]	; 0x100
   1eb84:	bx	lr
   1eb88:	push	{r4, r5, fp, lr}
   1eb8c:	add	fp, sp, #8
   1eb90:	mov	r4, #7
   1eb94:	cmp	r0, #0
   1eb98:	beq	1ebb8 <fputs@plt+0xd7d0>
   1eb9c:	mov	r5, r0
   1eba0:	bl	1ea68 <fputs@plt+0xd680>
   1eba4:	cmp	r0, #0
   1eba8:	beq	1ebc0 <fputs@plt+0xd7d8>
   1ebac:	ldrb	r0, [r5, #69]	; 0x45
   1ebb0:	cmp	r0, #0
   1ebb4:	beq	1ebd0 <fputs@plt+0xd7e8>
   1ebb8:	mov	r0, r4
   1ebbc:	pop	{r4, r5, fp, pc}
   1ebc0:	movw	r0, #4349	; 0x10fd
   1ebc4:	movt	r0, #2
   1ebc8:	pop	{r4, r5, fp, lr}
   1ebcc:	b	1372c <fputs@plt+0x2344>
   1ebd0:	ldr	r0, [r5, #52]	; 0x34
   1ebd4:	ldr	r1, [r5, #56]	; 0x38
   1ebd8:	and	r4, r1, r0
   1ebdc:	mov	r0, r4
   1ebe0:	pop	{r4, r5, fp, pc}
   1ebe4:	push	{r4, r5, fp, lr}
   1ebe8:	add	fp, sp, #8
   1ebec:	mov	r4, #7
   1ebf0:	cmp	r0, #0
   1ebf4:	beq	1ec14 <fputs@plt+0xd82c>
   1ebf8:	mov	r5, r0
   1ebfc:	bl	1ea68 <fputs@plt+0xd680>
   1ec00:	cmp	r0, #0
   1ec04:	beq	1ec1c <fputs@plt+0xd834>
   1ec08:	ldrb	r0, [r5, #69]	; 0x45
   1ec0c:	cmp	r0, #0
   1ec10:	ldreq	r4, [r5, #52]	; 0x34
   1ec14:	mov	r0, r4
   1ec18:	pop	{r4, r5, fp, pc}
   1ec1c:	movw	r0, #4358	; 0x1106
   1ec20:	movt	r0, #2
   1ec24:	pop	{r4, r5, fp, lr}
   1ec28:	b	1372c <fputs@plt+0x2344>
   1ec2c:	cmp	r0, #0
   1ec30:	ldrne	r0, [r0, #60]	; 0x3c
   1ec34:	moveq	r0, #0
   1ec38:	bx	lr
   1ec3c:	b	190b4 <fputs@plt+0x7ccc>
   1ec40:	mov	r3, r0
   1ec44:	mvn	r0, #0
   1ec48:	cmp	r1, #11
   1ec4c:	bhi	1ec78 <fputs@plt+0xd890>
   1ec50:	add	ip, r3, r1, lsl #2
   1ec54:	ldr	r0, [ip, #92]!	; 0x5c
   1ec58:	cmp	r2, #0
   1ec5c:	bxmi	lr
   1ec60:	movw	r3, #37472	; 0x9260
   1ec64:	movt	r3, #8
   1ec68:	ldr	r1, [r3, r1, lsl #2]
   1ec6c:	cmp	r1, r2
   1ec70:	movlt	r2, r1
   1ec74:	str	r2, [ip]
   1ec78:	bx	lr
   1ec7c:	mov	r2, #6
   1ec80:	mov	r3, #0
   1ec84:	b	1ec88 <fputs@plt+0xd8a0>
   1ec88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ec8c:	add	fp, sp, #28
   1ec90:	sub	sp, sp, #28
   1ec94:	mov	r8, r3
   1ec98:	mov	r5, r2
   1ec9c:	mov	r4, r1
   1eca0:	mov	sl, r0
   1eca4:	str	r2, [sp, #24]
   1eca8:	mov	r0, #0
   1ecac:	str	r0, [sp, #20]
   1ecb0:	str	r0, [sp, #16]
   1ecb4:	str	r0, [r1]
   1ecb8:	bl	13ed0 <fputs@plt+0x2ae8>
   1ecbc:	cmp	r0, #0
   1ecc0:	beq	1eccc <fputs@plt+0xd8e4>
   1ecc4:	sub	sp, fp, #28
   1ecc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eccc:	and	r0, r5, #7
   1ecd0:	mov	r1, #1
   1ecd4:	mov	r2, #70	; 0x46
   1ecd8:	tst	r2, r1, lsl r0
   1ecdc:	beq	1ed28 <fputs@plt+0xd940>
   1ece0:	movw	r1, #41272	; 0xa138
   1ece4:	movt	r1, #9
   1ece8:	mov	r7, #0
   1ecec:	tst	r5, #32768	; 0x8000
   1ecf0:	bne	1ed0c <fputs@plt+0xd924>
   1ecf4:	ldr	r0, [r1, #4]
   1ecf8:	cmp	r0, #0
   1ecfc:	beq	1ed0c <fputs@plt+0xd924>
   1ed00:	ldr	r7, [r1, #8]
   1ed04:	tst	r5, #65536	; 0x10000
   1ed08:	movne	r7, #1
   1ed0c:	tst	r5, #262144	; 0x40000
   1ed10:	bne	1ed3c <fputs@plt+0xd954>
   1ed14:	ldr	r0, [r1, #220]	; 0xdc
   1ed18:	cmp	r0, #0
   1ed1c:	beq	1ed44 <fputs@plt+0xd95c>
   1ed20:	orr	r0, r5, #131072	; 0x20000
   1ed24:	b	1ed40 <fputs@plt+0xd958>
   1ed28:	movw	r0, #4855	; 0x12f7
   1ed2c:	movt	r0, #2
   1ed30:	bl	1372c <fputs@plt+0x2344>
   1ed34:	sub	sp, fp, #28
   1ed38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ed3c:	bic	r0, r5, #131072	; 0x20000
   1ed40:	str	r0, [sp, #24]
   1ed44:	ldr	r0, [sp, #24]
   1ed48:	movw	r1, #231	; 0xe7
   1ed4c:	movt	r1, #65526	; 0xfff6
   1ed50:	and	r0, r0, r1
   1ed54:	str	r0, [sp, #12]
   1ed58:	str	r0, [sp, #24]
   1ed5c:	mov	r6, #0
   1ed60:	mov	r0, #464	; 0x1d0
   1ed64:	mov	r1, #0
   1ed68:	bl	16884 <fputs@plt+0x549c>
   1ed6c:	cmp	r0, #0
   1ed70:	beq	1f0b4 <fputs@plt+0xdccc>
   1ed74:	mov	r5, r0
   1ed78:	mov	r6, r0
   1ed7c:	cmp	r7, #0
   1ed80:	movne	r0, #8
   1ed84:	strne	r0, [r6, #12]
   1ed88:	movw	r0, #30982	; 0x7906
   1ed8c:	movt	r0, #61499	; 0xf03b
   1ed90:	str	r0, [r6, #80]	; 0x50
   1ed94:	mov	r0, #2
   1ed98:	str	r0, [r6, #20]
   1ed9c:	mov	r0, #255	; 0xff
   1eda0:	str	r0, [r6, #56]	; 0x38
   1eda4:	add	r1, r5, #392	; 0x188
   1eda8:	str	r1, [r6, #16]
   1edac:	mov	r1, #28
   1edb0:	movw	r2, #37472	; 0x9260
   1edb4:	movt	r2, #8
   1edb8:	add	r3, r5, #92	; 0x5c
   1edbc:	add	r7, r2, #16
   1edc0:	vld1.64	{d16-d17}, [r2], r1
   1edc4:	vld1.64	{d18-d19}, [r7]
   1edc8:	vld1.32	{d20-d21}, [r2]
   1edcc:	vst1.32	{d16-d17}, [r3]
   1edd0:	add	r1, r5, #108	; 0x6c
   1edd4:	vst1.32	{d18-d19}, [r1]
   1edd8:	mov	r9, #0
   1eddc:	str	r9, [r6, #136]	; 0x88
   1ede0:	strb	r0, [r6, #72]	; 0x48
   1ede4:	mov	r0, #1
   1ede8:	strb	r0, [r6, #67]	; 0x43
   1edec:	add	r0, r5, #120	; 0x78
   1edf0:	vst1.32	{d20-d21}, [r0]
   1edf4:	ldr	r0, [r6, #24]
   1edf8:	orr	r0, r0, #96	; 0x60
   1edfc:	orr	r0, r0, #9437184	; 0x900000
   1ee00:	movw	r1, #41272	; 0xa138
   1ee04:	movt	r1, #9
   1ee08:	ldrd	r2, [r1, #176]	; 0xb0
   1ee0c:	str	r0, [r6, #24]
   1ee10:	mvn	r0, #-2147483648	; 0x80000000
   1ee14:	str	r0, [r6, #140]	; 0x8c
   1ee18:	str	r9, [r6, #76]	; 0x4c
   1ee1c:	strd	r2, [r6, #40]	; 0x28
   1ee20:	add	r0, r5, #364	; 0x16c
   1ee24:	bl	3d8d4 <fputs@plt+0x2c4ec>
   1ee28:	add	r0, r5, #320	; 0x140
   1ee2c:	bl	3d8d4 <fputs@plt+0x2c4ec>
   1ee30:	movw	r7, #56700	; 0xdd7c
   1ee34:	movt	r7, #7
   1ee38:	stm	sp, {r7, r9}
   1ee3c:	movw	r5, #6505	; 0x1969
   1ee40:	movt	r5, #8
   1ee44:	mov	r0, r6
   1ee48:	mov	r1, r5
   1ee4c:	mov	r2, #1
   1ee50:	mov	r3, #0
   1ee54:	bl	1f22c <fputs@plt+0xde44>
   1ee58:	stm	sp, {r7, r9}
   1ee5c:	mov	r0, r6
   1ee60:	mov	r1, r5
   1ee64:	mov	r2, #3
   1ee68:	mov	r3, #0
   1ee6c:	bl	1f22c <fputs@plt+0xde44>
   1ee70:	stm	sp, {r7, r9}
   1ee74:	mov	r0, r6
   1ee78:	mov	r1, r5
   1ee7c:	mov	r2, #2
   1ee80:	mov	r3, #0
   1ee84:	bl	1f22c <fputs@plt+0xde44>
   1ee88:	movw	r0, #56836	; 0xde04
   1ee8c:	movt	r0, #7
   1ee90:	stm	sp, {r0, r9}
   1ee94:	movw	r1, #30472	; 0x7708
   1ee98:	movt	r1, #8
   1ee9c:	mov	r0, r6
   1eea0:	mov	r2, #1
   1eea4:	mov	r3, #0
   1eea8:	bl	1f22c <fputs@plt+0xde44>
   1eeac:	stm	sp, {r7, r9}
   1eeb0:	movw	r1, #37107	; 0x90f3
   1eeb4:	movt	r1, #8
   1eeb8:	mov	r0, r6
   1eebc:	mov	r2, #1
   1eec0:	mov	r3, #1
   1eec4:	bl	1f22c <fputs@plt+0xde44>
   1eec8:	ldrb	r0, [r6, #69]	; 0x45
   1eecc:	cmp	r0, #0
   1eed0:	bne	1f0b4 <fputs@plt+0xdccc>
   1eed4:	movw	r2, #6505	; 0x1969
   1eed8:	movt	r2, #8
   1eedc:	mov	r7, #0
   1eee0:	mov	r0, r6
   1eee4:	mov	r1, #1
   1eee8:	mov	r3, #0
   1eeec:	bl	56f20 <fputs@plt+0x45b38>
   1eef0:	ldr	r1, [sp, #12]
   1eef4:	str	r1, [r6, #48]	; 0x30
   1eef8:	str	r0, [r6, #8]
   1eefc:	add	r0, sp, #16
   1ef00:	add	r1, sp, #20
   1ef04:	str	r1, [sp]
   1ef08:	str	r0, [sp, #4]
   1ef0c:	add	r2, sp, #24
   1ef10:	mov	r0, r8
   1ef14:	mov	r1, sl
   1ef18:	mov	r3, r6
   1ef1c:	bl	777d8 <fputs@plt+0x663f0>
   1ef20:	cmp	r0, #0
   1ef24:	beq	1ef68 <fputs@plt+0xdb80>
   1ef28:	mov	r5, r0
   1ef2c:	cmp	r0, #7
   1ef30:	moveq	r0, r6
   1ef34:	bleq	19164 <fputs@plt+0x7d7c>
   1ef38:	ldr	r7, [sp, #16]
   1ef3c:	movw	r2, #20776	; 0x5128
   1ef40:	movt	r2, #8
   1ef44:	cmp	r7, #0
   1ef48:	moveq	r2, r7
   1ef4c:	mov	r0, r6
   1ef50:	mov	r1, r5
   1ef54:	mov	r3, r7
   1ef58:	bl	167e8 <fputs@plt+0x5400>
   1ef5c:	mov	r0, r7
   1ef60:	bl	14294 <fputs@plt+0x2eac>
   1ef64:	b	1f0b4 <fputs@plt+0xdccc>
   1ef68:	ldr	r0, [r6]
   1ef6c:	ldr	r2, [r6, #16]
   1ef70:	ldr	r1, [sp, #20]
   1ef74:	ldr	r3, [sp, #24]
   1ef78:	orr	r3, r3, #256	; 0x100
   1ef7c:	str	r7, [sp]
   1ef80:	str	r3, [sp, #4]
   1ef84:	add	r3, r2, #4
   1ef88:	mov	r2, r6
   1ef8c:	bl	23a84 <fputs@plt+0x1269c>
   1ef90:	cmp	r0, #0
   1ef94:	beq	1efb4 <fputs@plt+0xdbcc>
   1ef98:	mov	r1, r0
   1ef9c:	movw	r0, #3082	; 0xc0a
   1efa0:	cmp	r1, r0
   1efa4:	moveq	r1, #7
   1efa8:	mov	r0, r6
   1efac:	bl	168b8 <fputs@plt+0x54d0>
   1efb0:	b	1f0b4 <fputs@plt+0xdccc>
   1efb4:	ldr	r0, [r6, #16]
   1efb8:	ldr	r0, [r0, #4]
   1efbc:	bl	17004 <fputs@plt+0x5c1c>
   1efc0:	ldr	r0, [r6, #16]
   1efc4:	ldr	r1, [r0, #4]
   1efc8:	mov	r0, r6
   1efcc:	bl	77d5c <fputs@plt+0x66974>
   1efd0:	ldr	r1, [r6, #16]
   1efd4:	str	r0, [r1, #12]
   1efd8:	ldrb	r1, [r6, #69]	; 0x45
   1efdc:	cmp	r1, #0
   1efe0:	bne	1efec <fputs@plt+0xdc04>
   1efe4:	ldrb	r0, [r0, #77]	; 0x4d
   1efe8:	strb	r0, [r6, #66]	; 0x42
   1efec:	mov	r0, r6
   1eff0:	mov	r1, #0
   1eff4:	bl	77d5c <fputs@plt+0x66974>
   1eff8:	ldr	r1, [r6, #16]
   1effc:	movw	r2, #37113	; 0x90f9
   1f000:	movt	r2, #8
   1f004:	str	r2, [r1]
   1f008:	str	r0, [r1, #28]
   1f00c:	mov	r0, #3
   1f010:	strb	r0, [r1, #8]
   1f014:	movw	r0, #20162	; 0x4ec2
   1f018:	movt	r0, #8
   1f01c:	str	r0, [r1, #16]
   1f020:	mov	r0, #1
   1f024:	strb	r0, [r1, #24]
   1f028:	movw	r0, #42647	; 0xa697
   1f02c:	movt	r0, #41001	; 0xa029
   1f030:	str	r0, [r6, #80]	; 0x50
   1f034:	ldrb	r0, [r6, #69]	; 0x45
   1f038:	cmp	r0, #0
   1f03c:	bne	1f0b4 <fputs@plt+0xdccc>
   1f040:	mov	r0, r6
   1f044:	mov	r1, #0
   1f048:	bl	168b8 <fputs@plt+0x54d0>
   1f04c:	mov	r0, r6
   1f050:	bl	7de38 <fputs@plt+0x6ca50>
   1f054:	mov	r0, r6
   1f058:	bl	1eb88 <fputs@plt+0xd7a0>
   1f05c:	cmp	r0, #0
   1f060:	beq	1f074 <fputs@plt+0xdc8c>
   1f064:	mov	r1, r0
   1f068:	mov	r0, r6
   1f06c:	bl	168b8 <fputs@plt+0x54d0>
   1f070:	b	1f08c <fputs@plt+0xdca4>
   1f074:	mov	r0, r6
   1f078:	bl	7de68 <fputs@plt+0x6ca80>
   1f07c:	mov	r0, r6
   1f080:	bl	1eb88 <fputs@plt+0xd7a0>
   1f084:	cmp	r0, #0
   1f088:	bne	1f0b4 <fputs@plt+0xdccc>
   1f08c:	movw	r0, #41272	; 0xa138
   1f090:	movt	r0, #9
   1f094:	ldr	r2, [r0, #28]
   1f098:	ldr	r3, [r0, #32]
   1f09c:	mov	r0, r6
   1f0a0:	mov	r1, #0
   1f0a4:	bl	1dd48 <fputs@plt+0xc960>
   1f0a8:	mov	r0, r6
   1f0ac:	mov	r1, #1000	; 0x3e8
   1f0b0:	bl	1e7cc <fputs@plt+0xd3e4>
   1f0b4:	mov	r0, r6
   1f0b8:	bl	1eb88 <fputs@plt+0xd7a0>
   1f0bc:	mov	r5, r0
   1f0c0:	cmp	r0, #0
   1f0c4:	beq	1f0ec <fputs@plt+0xdd04>
   1f0c8:	cmp	r5, #7
   1f0cc:	bne	1f0e0 <fputs@plt+0xdcf8>
   1f0d0:	mov	r0, r6
   1f0d4:	bl	1de9c <fputs@plt+0xcab4>
   1f0d8:	mov	r6, #0
   1f0dc:	b	1f0ec <fputs@plt+0xdd04>
   1f0e0:	movw	r0, #4752	; 0x1290
   1f0e4:	movt	r0, #19319	; 0x4b77
   1f0e8:	str	r0, [r6, #80]	; 0x50
   1f0ec:	str	r6, [r4]
   1f0f0:	ldr	r0, [sp, #20]
   1f0f4:	bl	14294 <fputs@plt+0x2eac>
   1f0f8:	uxtb	r0, r5
   1f0fc:	sub	sp, fp, #28
   1f100:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f104:	b	1ec88 <fputs@plt+0xd8a0>
   1f108:	push	{r4, r5, r6, sl, fp, lr}
   1f10c:	add	fp, sp, #16
   1f110:	mov	r4, r1
   1f114:	mov	r5, r0
   1f118:	mov	r0, #0
   1f11c:	str	r0, [r1]
   1f120:	bl	13ed0 <fputs@plt+0x2ae8>
   1f124:	cmp	r0, #0
   1f128:	popne	{r4, r5, r6, sl, fp, pc}
   1f12c:	movw	r6, #6502	; 0x1966
   1f130:	movt	r6, #8
   1f134:	cmp	r5, #0
   1f138:	movne	r6, r5
   1f13c:	mov	r0, #0
   1f140:	bl	1d304 <fputs@plt+0xbf1c>
   1f144:	mov	r5, r0
   1f148:	mov	r1, r6
   1f14c:	mov	r2, #2
   1f150:	mov	r3, #0
   1f154:	bl	1d330 <fputs@plt+0xbf48>
   1f158:	mov	r0, r5
   1f15c:	mov	r1, #1
   1f160:	bl	188e8 <fputs@plt+0x7500>
   1f164:	cmp	r0, #0
   1f168:	beq	1f1b0 <fputs@plt+0xddc8>
   1f16c:	mov	r1, r4
   1f170:	mov	r2, #6
   1f174:	mov	r3, #0
   1f178:	bl	1ec88 <fputs@plt+0xd8a0>
   1f17c:	mov	r6, r0
   1f180:	cmp	r0, #0
   1f184:	bne	1f1b4 <fputs@plt+0xddcc>
   1f188:	ldr	r0, [r4]
   1f18c:	ldr	r1, [r0, #16]
   1f190:	ldr	r1, [r1, #12]
   1f194:	ldrb	r2, [r1, #78]	; 0x4e
   1f198:	tst	r2, #1
   1f19c:	moveq	r2, #2
   1f1a0:	strbeq	r2, [r0, #66]	; 0x42
   1f1a4:	strbeq	r2, [r1, #77]	; 0x4d
   1f1a8:	mov	r6, #0
   1f1ac:	b	1f1b4 <fputs@plt+0xddcc>
   1f1b0:	mov	r6, #7
   1f1b4:	mov	r0, r5
   1f1b8:	bl	18ac4 <fputs@plt+0x76dc>
   1f1bc:	uxtb	r0, r6
   1f1c0:	pop	{r4, r5, r6, sl, fp, pc}
   1f1c4:	push	{fp, lr}
   1f1c8:	mov	fp, sp
   1f1cc:	sub	sp, sp, #8
   1f1d0:	mov	ip, #0
   1f1d4:	str	ip, [sp, #4]
   1f1d8:	ldr	ip, [fp, #8]
   1f1dc:	str	ip, [sp]
   1f1e0:	bl	1f1ec <fputs@plt+0xde04>
   1f1e4:	mov	sp, fp
   1f1e8:	pop	{fp, pc}
   1f1ec:	push	{r4, sl, fp, lr}
   1f1f0:	add	fp, sp, #8
   1f1f4:	sub	sp, sp, #8
   1f1f8:	mov	r4, r0
   1f1fc:	ldr	r0, [fp, #12]
   1f200:	str	r0, [sp, #4]
   1f204:	ldr	r0, [fp, #8]
   1f208:	str	r0, [sp]
   1f20c:	uxtb	r2, r2
   1f210:	mov	r0, r4
   1f214:	bl	1f22c <fputs@plt+0xde44>
   1f218:	mov	r1, r0
   1f21c:	mov	r0, r4
   1f220:	sub	sp, fp, #8
   1f224:	pop	{r4, sl, fp, lr}
   1f228:	b	18404 <fputs@plt+0x701c>
   1f22c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f230:	add	fp, sp, #28
   1f234:	sub	sp, sp, #20
   1f238:	mov	r5, r2
   1f23c:	mov	sl, r0
   1f240:	sub	r0, r2, #4
   1f244:	tst	r0, #251	; 0xfb
   1f248:	mov	r7, r2
   1f24c:	movweq	r7, #2
   1f250:	sub	r0, r7, #1
   1f254:	cmp	r0, #3
   1f258:	bcc	1f270 <fputs@plt+0xde88>
   1f25c:	movw	r0, #4406	; 0x1136
   1f260:	movt	r0, #2
   1f264:	sub	sp, fp, #28
   1f268:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f26c:	b	1372c <fputs@plt+0x2344>
   1f270:	mov	r2, r1
   1f274:	str	r3, [sp, #12]
   1f278:	ldr	r0, [fp, #12]
   1f27c:	str	r0, [sp, #8]
   1f280:	ldr	r0, [fp, #8]
   1f284:	str	r0, [sp, #4]
   1f288:	mov	r0, sl
   1f28c:	mov	r1, r7
   1f290:	str	r2, [sp, #16]
   1f294:	mov	r3, #0
   1f298:	bl	56f20 <fputs@plt+0x45b38>
   1f29c:	cmp	r0, #0
   1f2a0:	beq	1f34c <fputs@plt+0xdf64>
   1f2a4:	mov	r6, r0
   1f2a8:	ldr	r0, [r0, #12]
   1f2ac:	cmp	r0, #0
   1f2b0:	beq	1f34c <fputs@plt+0xdf64>
   1f2b4:	ldr	r0, [sl, #152]	; 0x98
   1f2b8:	cmp	r0, #0
   1f2bc:	beq	1f2dc <fputs@plt+0xdef4>
   1f2c0:	mov	r4, #5
   1f2c4:	movw	r2, #37163	; 0x912b
   1f2c8:	movt	r2, #8
   1f2cc:	mov	r0, sl
   1f2d0:	mov	r1, #5
   1f2d4:	bl	167e8 <fputs@plt+0x5400>
   1f2d8:	b	1f3a4 <fputs@plt+0xdfbc>
   1f2dc:	mov	r0, sl
   1f2e0:	bl	1b594 <fputs@plt+0xa1ac>
   1f2e4:	ldrb	r0, [r6, #4]
   1f2e8:	and	r0, r0, #247	; 0xf7
   1f2ec:	cmp	r7, r0
   1f2f0:	bne	1f34c <fputs@plt+0xdf64>
   1f2f4:	add	r0, sl, #364	; 0x16c
   1f2f8:	ldr	r1, [sp, #16]
   1f2fc:	bl	43cf8 <fputs@plt+0x32910>
   1f300:	mov	r4, r0
   1f304:	mov	r8, #0
   1f308:	b	1f320 <fputs@plt+0xdf38>
   1f30c:	mov	r0, #0
   1f310:	str	r0, [r9, #12]
   1f314:	add	r8, r8, #20
   1f318:	cmp	r8, #60	; 0x3c
   1f31c:	beq	1f34c <fputs@plt+0xdf64>
   1f320:	add	r9, r4, r8
   1f324:	ldrb	r0, [r9, #4]
   1f328:	ldrb	r1, [r6, #4]
   1f32c:	cmp	r0, r1
   1f330:	bne	1f314 <fputs@plt+0xdf2c>
   1f334:	ldr	r1, [r9, #16]
   1f338:	cmp	r1, #0
   1f33c:	beq	1f30c <fputs@plt+0xdf24>
   1f340:	ldr	r0, [r9, #8]
   1f344:	blx	r1
   1f348:	b	1f30c <fputs@plt+0xdf24>
   1f34c:	mov	r0, sl
   1f350:	mov	r1, r7
   1f354:	ldr	r2, [sp, #16]
   1f358:	mov	r3, #1
   1f35c:	bl	56f20 <fputs@plt+0x45b38>
   1f360:	cmp	r0, #0
   1f364:	beq	1f3a0 <fputs@plt+0xdfb8>
   1f368:	ldr	r1, [sp, #12]
   1f36c:	str	r1, [r0, #8]
   1f370:	ldr	r1, [sp, #4]
   1f374:	str	r1, [r0, #12]
   1f378:	ldr	r1, [sp, #8]
   1f37c:	str	r1, [r0, #16]
   1f380:	and	r1, r5, #8
   1f384:	orr	r1, r7, r1
   1f388:	strb	r1, [r0, #4]
   1f38c:	mov	r4, #0
   1f390:	mov	r0, sl
   1f394:	mov	r1, #0
   1f398:	bl	168b8 <fputs@plt+0x54d0>
   1f39c:	b	1f3a4 <fputs@plt+0xdfbc>
   1f3a0:	mov	r4, #7
   1f3a4:	mov	r0, r4
   1f3a8:	sub	sp, fp, #28
   1f3ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f3b0:	push	{r4, r5, r6, r7, fp, lr}
   1f3b4:	add	fp, sp, #16
   1f3b8:	sub	sp, sp, #8
   1f3bc:	mov	r5, r3
   1f3c0:	mov	r6, r2
   1f3c4:	mov	r4, r0
   1f3c8:	mvn	r2, #0
   1f3cc:	bl	1e454 <fputs@plt+0xd06c>
   1f3d0:	cmp	r0, #0
   1f3d4:	beq	1f410 <fputs@plt+0xe028>
   1f3d8:	mov	r7, r0
   1f3dc:	ldr	r0, [fp, #8]
   1f3e0:	mov	r1, #0
   1f3e4:	stm	sp, {r0, r1}
   1f3e8:	uxtb	r2, r6
   1f3ec:	mov	r0, r4
   1f3f0:	mov	r1, r7
   1f3f4:	mov	r3, r5
   1f3f8:	bl	1f22c <fputs@plt+0xde44>
   1f3fc:	mov	r5, r0
   1f400:	mov	r0, r4
   1f404:	mov	r1, r7
   1f408:	bl	13ddc <fputs@plt+0x29f4>
   1f40c:	b	1f414 <fputs@plt+0xe02c>
   1f410:	mov	r5, #0
   1f414:	mov	r0, r4
   1f418:	mov	r1, r5
   1f41c:	sub	sp, fp, #16
   1f420:	pop	{r4, r5, r6, r7, fp, lr}
   1f424:	b	18404 <fputs@plt+0x701c>
   1f428:	mov	r3, #0
   1f42c:	str	r2, [r0, #228]	; 0xe4
   1f430:	str	r3, [r0, #232]	; 0xe8
   1f434:	str	r1, [r0, #236]	; 0xec
   1f438:	mov	r0, #0
   1f43c:	bx	lr
   1f440:	mov	r3, #0
   1f444:	str	r3, [r0, #228]	; 0xe4
   1f448:	str	r2, [r0, #232]	; 0xe8
   1f44c:	str	r1, [r0, #236]	; 0xec
   1f450:	mov	r0, #0
   1f454:	bx	lr
   1f458:	mov	r0, #0
   1f45c:	bx	lr
   1f460:	ldrb	r0, [r0, #67]	; 0x43
   1f464:	bx	lr
   1f468:	bx	lr
   1f46c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f470:	add	fp, sp, #28
   1f474:	sub	sp, sp, #12
   1f478:	mov	r8, r3
   1f47c:	mov	r7, r2
   1f480:	mov	r5, r1
   1f484:	mov	r4, r0
   1f488:	mov	sl, #0
   1f48c:	str	sl, [sp, #8]
   1f490:	bl	13ae4 <fputs@plt+0x26fc>
   1f494:	add	r1, sp, #8
   1f498:	mov	r0, r4
   1f49c:	bl	1f764 <fputs@plt+0xe37c>
   1f4a0:	mov	r6, r0
   1f4a4:	ldr	r3, [fp, #8]
   1f4a8:	cmp	r0, #0
   1f4ac:	beq	1f4c8 <fputs@plt+0xe0e0>
   1f4b0:	mov	r0, #0
   1f4b4:	mov	r2, #0
   1f4b8:	mov	r5, #0
   1f4bc:	mov	ip, #0
   1f4c0:	mov	r9, #0
   1f4c4:	b	1f50c <fputs@plt+0xe124>
   1f4c8:	mov	r0, r4
   1f4cc:	mov	r1, r7
   1f4d0:	mov	r2, r5
   1f4d4:	bl	1f85c <fputs@plt+0xe474>
   1f4d8:	cmp	r0, #0
   1f4dc:	beq	1f4f0 <fputs@plt+0xe108>
   1f4e0:	mov	sl, r0
   1f4e4:	ldr	r0, [r0, #12]
   1f4e8:	cmp	r0, #0
   1f4ec:	beq	1f5bc <fputs@plt+0xe1d4>
   1f4f0:	mov	sl, #0
   1f4f4:	mov	r0, #0
   1f4f8:	mov	r2, #0
   1f4fc:	mov	r5, #0
   1f500:	mov	ip, #0
   1f504:	mov	r9, #0
   1f508:	ldr	r3, [fp, #8]
   1f50c:	ldr	r1, [fp, #12]
   1f510:	cmp	r3, #0
   1f514:	strne	r0, [r3]
   1f518:	ldr	r3, [fp, #16]
   1f51c:	cmp	r1, #0
   1f520:	strne	r2, [r1]
   1f524:	ldr	r1, [fp, #20]
   1f528:	cmp	r3, #0
   1f52c:	strne	r5, [r3]
   1f530:	ldr	r0, [fp, #24]
   1f534:	cmp	r1, #0
   1f538:	strne	ip, [r1]
   1f53c:	cmp	r0, #0
   1f540:	strne	r9, [r0]
   1f544:	cmp	r6, #0
   1f548:	cmpeq	sl, #0
   1f54c:	bne	1f57c <fputs@plt+0xe194>
   1f550:	ldr	r1, [sp, #8]
   1f554:	mov	r0, r4
   1f558:	bl	13ddc <fputs@plt+0x29f4>
   1f55c:	movw	r1, #20271	; 0x4f2f
   1f560:	movt	r1, #8
   1f564:	mov	r0, r4
   1f568:	mov	r2, r7
   1f56c:	mov	r3, r8
   1f570:	bl	1aabc <fputs@plt+0x96d4>
   1f574:	str	r0, [sp, #8]
   1f578:	mov	r6, #1
   1f57c:	ldr	r3, [sp, #8]
   1f580:	movw	r2, #20776	; 0x5128
   1f584:	movt	r2, #8
   1f588:	cmp	r3, #0
   1f58c:	moveq	r2, r3
   1f590:	mov	r0, r4
   1f594:	mov	r1, r6
   1f598:	bl	167e8 <fputs@plt+0x5400>
   1f59c:	ldr	r1, [sp, #8]
   1f5a0:	mov	r0, r4
   1f5a4:	bl	13ddc <fputs@plt+0x29f4>
   1f5a8:	mov	r0, r4
   1f5ac:	mov	r1, r6
   1f5b0:	bl	18404 <fputs@plt+0x701c>
   1f5b4:	sub	sp, fp, #28
   1f5b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f5bc:	mov	ip, #1
   1f5c0:	movw	r0, #61366	; 0xefb6
   1f5c4:	movt	r0, #7
   1f5c8:	cmp	r8, #0
   1f5cc:	beq	1f62c <fputs@plt+0xe244>
   1f5d0:	mov	r9, r7
   1f5d4:	ldrsh	r7, [sl, #34]	; 0x22
   1f5d8:	cmp	r7, #1
   1f5dc:	str	r8, [sp, #4]
   1f5e0:	blt	1f63c <fputs@plt+0xe254>
   1f5e4:	ldr	r5, [sl, #4]
   1f5e8:	ldr	r0, [r5]
   1f5ec:	mov	r1, r8
   1f5f0:	bl	15bb4 <fputs@plt+0x47cc>
   1f5f4:	cmp	r0, #0
   1f5f8:	beq	1f64c <fputs@plt+0xe264>
   1f5fc:	mov	r1, #1
   1f600:	mov	r8, r1
   1f604:	ldrsh	r7, [sl, #34]	; 0x22
   1f608:	cmp	r1, r7
   1f60c:	bge	1f650 <fputs@plt+0xe268>
   1f610:	ldr	r0, [r5, #16]!
   1f614:	ldr	r1, [sp, #4]
   1f618:	bl	15bb4 <fputs@plt+0x47cc>
   1f61c:	add	r1, r8, #1
   1f620:	cmp	r0, #0
   1f624:	bne	1f600 <fputs@plt+0xe218>
   1f628:	b	1f650 <fputs@plt+0xe268>
   1f62c:	mov	r1, #0
   1f630:	mov	r5, #0
   1f634:	mov	r9, #0
   1f638:	b	1f6f4 <fputs@plt+0xe30c>
   1f63c:	mov	r8, #0
   1f640:	mov	r5, #0
   1f644:	ldr	r3, [fp, #8]
   1f648:	b	1f660 <fputs@plt+0xe278>
   1f64c:	mov	r8, #0
   1f650:	ldr	r3, [fp, #8]
   1f654:	mov	ip, #1
   1f658:	movw	r0, #61366	; 0xefb6
   1f65c:	movt	r0, #7
   1f660:	cmp	r8, r7
   1f664:	mov	r7, r9
   1f668:	bne	1f6b0 <fputs@plt+0xe2c8>
   1f66c:	ldrb	r0, [sl, #42]	; 0x2a
   1f670:	tst	r0, #32
   1f674:	bne	1f70c <fputs@plt+0xe324>
   1f678:	ldr	r8, [sp, #4]
   1f67c:	mov	r0, r8
   1f680:	bl	1f900 <fputs@plt+0xe518>
   1f684:	cmp	r0, #0
   1f688:	beq	1f4f0 <fputs@plt+0xe108>
   1f68c:	ldrsh	r8, [sl, #32]
   1f690:	cmp	r8, #0
   1f694:	bmi	1f740 <fputs@plt+0xe358>
   1f698:	ldr	r0, [sl, #4]
   1f69c:	add	r5, r0, r8, lsl #4
   1f6a0:	ldr	r3, [fp, #8]
   1f6a4:	mov	ip, #1
   1f6a8:	movw	r0, #61366	; 0xefb6
   1f6ac:	movt	r0, #7
   1f6b0:	cmp	r5, #0
   1f6b4:	beq	1f72c <fputs@plt+0xe344>
   1f6b8:	mov	r9, #0
   1f6bc:	mov	r0, r5
   1f6c0:	mov	r1, #0
   1f6c4:	bl	1f95c <fputs@plt+0xe574>
   1f6c8:	ldr	r1, [r5, #8]
   1f6cc:	ldrb	r2, [r5, #15]
   1f6d0:	and	ip, r2, #1
   1f6d4:	ldrb	r5, [r5, #12]
   1f6d8:	cmp	r5, #0
   1f6dc:	movwne	r5, #1
   1f6e0:	ldrsh	r2, [sl, #32]
   1f6e4:	cmp	r8, r2
   1f6e8:	ldrbeq	r2, [sl, #42]	; 0x2a
   1f6ec:	ubfxeq	r9, r2, #3, #1
   1f6f0:	ldr	r8, [sp, #4]
   1f6f4:	ldr	r3, [fp, #8]
   1f6f8:	movw	r2, #6505	; 0x1969
   1f6fc:	movt	r2, #8
   1f700:	cmp	r1, #0
   1f704:	movne	r2, r1
   1f708:	b	1f50c <fputs@plt+0xe124>
   1f70c:	mov	sl, #0
   1f710:	mov	r0, #0
   1f714:	mov	r2, #0
   1f718:	mov	r5, #0
   1f71c:	mov	ip, #0
   1f720:	mov	r9, #0
   1f724:	ldr	r8, [sp, #4]
   1f728:	b	1f50c <fputs@plt+0xe124>
   1f72c:	mov	r1, #0
   1f730:	mov	r5, #0
   1f734:	mov	r9, #0
   1f738:	ldr	r8, [sp, #4]
   1f73c:	b	1f6f8 <fputs@plt+0xe310>
   1f740:	mov	r1, #0
   1f744:	mov	r5, #0
   1f748:	mov	r9, #0
   1f74c:	ldr	r8, [sp, #4]
   1f750:	ldr	r3, [fp, #8]
   1f754:	mov	ip, #1
   1f758:	movw	r0, #61366	; 0xefb6
   1f75c:	movt	r0, #7
   1f760:	b	1f6f8 <fputs@plt+0xe310>
   1f764:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1f768:	add	fp, sp, #24
   1f76c:	mov	r5, r1
   1f770:	mov	r4, r0
   1f774:	mov	r0, #1
   1f778:	strb	r0, [r4, #149]	; 0x95
   1f77c:	add	r2, r4, #16
   1f780:	ldm	r2, {r0, r1, r2}
   1f784:	ldr	r3, [r0, #12]
   1f788:	ldrb	r3, [r3, #77]	; 0x4d
   1f78c:	strb	r3, [r4, #66]	; 0x42
   1f790:	and	r8, r2, #2
   1f794:	cmp	r1, #1
   1f798:	blt	1f800 <fputs@plt+0xe418>
   1f79c:	mov	r7, #0
   1f7a0:	cmp	r7, #1
   1f7a4:	bne	1f7c0 <fputs@plt+0xe3d8>
   1f7a8:	add	r7, r7, #1
   1f7ac:	ldrd	r0, [r4, #16]
   1f7b0:	cmp	r7, r1
   1f7b4:	bge	1f800 <fputs@plt+0xe418>
   1f7b8:	cmp	r7, #1
   1f7bc:	beq	1f7a8 <fputs@plt+0xe3c0>
   1f7c0:	add	r0, r0, r7, lsl #4
   1f7c4:	ldr	r0, [r0, #12]
   1f7c8:	ldrh	r0, [r0, #78]	; 0x4e
   1f7cc:	ands	r0, r0, #1
   1f7d0:	bne	1f7a8 <fputs@plt+0xe3c0>
   1f7d4:	mov	r0, r4
   1f7d8:	mov	r1, r7
   1f7dc:	mov	r2, r5
   1f7e0:	bl	7df54 <fputs@plt+0x6cb6c>
   1f7e4:	cmp	r0, #0
   1f7e8:	beq	1f7a8 <fputs@plt+0xe3c0>
   1f7ec:	mov	r6, r0
   1f7f0:	mov	r0, r4
   1f7f4:	mov	r1, r7
   1f7f8:	bl	39bac <fputs@plt+0x287c4>
   1f7fc:	b	1f840 <fputs@plt+0xe458>
   1f800:	ldr	r0, [r0, #28]
   1f804:	ldrb	r0, [r0, #78]	; 0x4e
   1f808:	mov	r6, #0
   1f80c:	tst	r0, #1
   1f810:	bne	1f840 <fputs@plt+0xe458>
   1f814:	mov	r0, r4
   1f818:	mov	r1, #1
   1f81c:	mov	r2, r5
   1f820:	bl	7df54 <fputs@plt+0x6cb6c>
   1f824:	cmp	r0, #0
   1f828:	beq	1f840 <fputs@plt+0xe458>
   1f82c:	mov	r5, r0
   1f830:	mov	r0, r4
   1f834:	mov	r1, #1
   1f838:	bl	39bac <fputs@plt+0x287c4>
   1f83c:	mov	r6, r5
   1f840:	mov	r0, #0
   1f844:	strb	r0, [r4, #149]	; 0x95
   1f848:	orrs	r0, r6, r8
   1f84c:	moveq	r0, r4
   1f850:	bleq	30650 <fputs@plt+0x1f268>
   1f854:	mov	r0, r6
   1f858:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1f85c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1f860:	add	fp, sp, #24
   1f864:	mov	r6, r0
   1f868:	ldr	r0, [r0, #20]
   1f86c:	cmp	r0, #1
   1f870:	blt	1f8f4 <fputs@plt+0xe50c>
   1f874:	mov	r9, r2
   1f878:	mov	r8, r1
   1f87c:	mov	r7, #0
   1f880:	mov	r5, #0
   1f884:	b	1f8bc <fputs@plt+0xe4d4>
   1f888:	ldr	r0, [r6, #16]
   1f88c:	add	r0, r0, r4, lsl #4
   1f890:	ldr	r0, [r0, #12]
   1f894:	add	r0, r0, #8
   1f898:	mov	r1, r8
   1f89c:	bl	43cf8 <fputs@plt+0x32910>
   1f8a0:	mov	r7, r0
   1f8a4:	cmp	r0, #0
   1f8a8:	bne	1f8ec <fputs@plt+0xe504>
   1f8ac:	ldr	r0, [r6, #20]
   1f8b0:	add	r5, r5, #1
   1f8b4:	cmp	r5, r0
   1f8b8:	bge	1f8ec <fputs@plt+0xe504>
   1f8bc:	cmp	r5, #2
   1f8c0:	mov	r4, r5
   1f8c4:	eorcc	r4, r4, #1
   1f8c8:	cmp	r9, #0
   1f8cc:	beq	1f888 <fputs@plt+0xe4a0>
   1f8d0:	ldr	r0, [r6, #16]
   1f8d4:	ldr	r1, [r0, r4, lsl #4]
   1f8d8:	mov	r0, r9
   1f8dc:	bl	15bb4 <fputs@plt+0x47cc>
   1f8e0:	cmp	r0, #0
   1f8e4:	bne	1f8ac <fputs@plt+0xe4c4>
   1f8e8:	b	1f888 <fputs@plt+0xe4a0>
   1f8ec:	mov	r0, r7
   1f8f0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f8f4:	mov	r7, #0
   1f8f8:	mov	r0, r7
   1f8fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f900:	push	{r4, r5, fp, lr}
   1f904:	add	fp, sp, #8
   1f908:	mov	r4, r0
   1f90c:	movw	r1, #37393	; 0x9211
   1f910:	movt	r1, #8
   1f914:	bl	15bb4 <fputs@plt+0x47cc>
   1f918:	mov	r5, #1
   1f91c:	cmp	r0, #0
   1f920:	beq	1f954 <fputs@plt+0xe56c>
   1f924:	movw	r1, #27552	; 0x6ba0
   1f928:	movt	r1, #8
   1f92c:	mov	r0, r4
   1f930:	bl	15bb4 <fputs@plt+0x47cc>
   1f934:	cmp	r0, #0
   1f938:	beq	1f954 <fputs@plt+0xe56c>
   1f93c:	movw	r1, #37401	; 0x9219
   1f940:	movt	r1, #8
   1f944:	mov	r0, r4
   1f948:	bl	15bb4 <fputs@plt+0x47cc>
   1f94c:	clz	r0, r0
   1f950:	lsr	r5, r0, #5
   1f954:	mov	r0, r5
   1f958:	pop	{r4, r5, fp, pc}
   1f95c:	push	{r4, sl, fp, lr}
   1f960:	add	fp, sp, #8
   1f964:	ldrb	r2, [r0, #15]
   1f968:	tst	r2, #4
   1f96c:	beq	1f984 <fputs@plt+0xe59c>
   1f970:	ldr	r4, [r0]
   1f974:	mov	r0, r4
   1f978:	bl	11220 <strlen@plt>
   1f97c:	add	r0, r4, r0
   1f980:	add	r1, r0, #1
   1f984:	mov	r0, r1
   1f988:	pop	{r4, sl, fp, pc}
   1f98c:	push	{r4, r5, fp, lr}
   1f990:	add	fp, sp, #8
   1f994:	mov	r4, r0
   1f998:	mov	r5, #0
   1f99c:	mov	r0, #0
   1f9a0:	bl	13e78 <fputs@plt+0x2a90>
   1f9a4:	cmp	r0, #0
   1f9a8:	beq	1f9cc <fputs@plt+0xe5e4>
   1f9ac:	mov	r1, #1000	; 0x3e8
   1f9b0:	mul	r1, r4, r1
   1f9b4:	bl	1f9d4 <fputs@plt+0xe5ec>
   1f9b8:	movw	r1, #19923	; 0x4dd3
   1f9bc:	movt	r1, #4194	; 0x1062
   1f9c0:	smmul	r0, r0, r1
   1f9c4:	asr	r1, r0, #6
   1f9c8:	add	r5, r1, r0, lsr #31
   1f9cc:	mov	r0, r5
   1f9d0:	pop	{r4, r5, fp, pc}
   1f9d4:	ldr	r2, [r0, #60]	; 0x3c
   1f9d8:	bx	r2
   1f9dc:	mvn	r2, #0
   1f9e0:	cmp	r1, #0
   1f9e4:	movweq	r2, #255	; 0xff
   1f9e8:	str	r2, [r0, #56]	; 0x38
   1f9ec:	mov	r0, #0
   1f9f0:	bx	lr
   1f9f4:	push	{r4, r5, r6, sl, fp, lr}
   1f9f8:	add	fp, sp, #16
   1f9fc:	mov	r4, r3
   1fa00:	mov	r5, r2
   1fa04:	bl	1fa8c <fputs@plt+0xe6a4>
   1fa08:	cmp	r0, #0
   1fa0c:	beq	1fa5c <fputs@plt+0xe674>
   1fa10:	mov	r6, r0
   1fa14:	bl	17004 <fputs@plt+0x5c1c>
   1fa18:	mov	r0, r6
   1fa1c:	bl	13b28 <fputs@plt+0x2740>
   1fa20:	mov	r6, r0
   1fa24:	bl	17a98 <fputs@plt+0x66b0>
   1fa28:	cmp	r5, #28
   1fa2c:	beq	1fa64 <fputs@plt+0xe67c>
   1fa30:	cmp	r5, #27
   1fa34:	beq	1fa70 <fputs@plt+0xe688>
   1fa38:	cmp	r5, #7
   1fa3c:	beq	1fa78 <fputs@plt+0xe690>
   1fa40:	ldr	r1, [r0]
   1fa44:	cmp	r1, #0
   1fa48:	beq	1fa84 <fputs@plt+0xe69c>
   1fa4c:	mov	r1, r5
   1fa50:	mov	r2, r4
   1fa54:	pop	{r4, r5, r6, sl, fp, lr}
   1fa58:	b	1fb28 <fputs@plt+0xe740>
   1fa5c:	mov	r0, #1
   1fa60:	pop	{r4, r5, r6, sl, fp, pc}
   1fa64:	mov	r0, r6
   1fa68:	bl	1fb0c <fputs@plt+0xe724>
   1fa6c:	b	1fa78 <fputs@plt+0xe690>
   1fa70:	mov	r0, r6
   1fa74:	bl	1fb04 <fputs@plt+0xe71c>
   1fa78:	str	r0, [r4]
   1fa7c:	mov	r0, #0
   1fa80:	pop	{r4, r5, r6, sl, fp, pc}
   1fa84:	mov	r0, #12
   1fa88:	pop	{r4, r5, r6, sl, fp, pc}
   1fa8c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1fa90:	add	fp, sp, #24
   1fa94:	mov	r8, r0
   1fa98:	ldr	r0, [r0, #20]
   1fa9c:	cmp	r0, #1
   1faa0:	blt	1faf8 <fputs@plt+0xe710>
   1faa4:	mov	r4, r1
   1faa8:	ldr	r7, [r8, #16]
   1faac:	mov	r5, #0
   1fab0:	b	1fac4 <fputs@plt+0xe6dc>
   1fab4:	add	r5, r5, #1
   1fab8:	ldr	r0, [r8, #20]
   1fabc:	cmp	r5, r0
   1fac0:	bge	1faf8 <fputs@plt+0xe710>
   1fac4:	add	r0, r7, r5, lsl #4
   1fac8:	ldr	r6, [r0, #4]
   1facc:	cmp	r6, #0
   1fad0:	beq	1fab4 <fputs@plt+0xe6cc>
   1fad4:	cmp	r4, #0
   1fad8:	beq	1faf0 <fputs@plt+0xe708>
   1fadc:	ldr	r1, [r7, r5, lsl #4]
   1fae0:	mov	r0, r4
   1fae4:	bl	15bb4 <fputs@plt+0x47cc>
   1fae8:	cmp	r0, #0
   1faec:	bne	1fab4 <fputs@plt+0xe6cc>
   1faf0:	mov	r0, r6
   1faf4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1faf8:	mov	r6, #0
   1fafc:	mov	r0, r6
   1fb00:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1fb04:	ldr	r0, [r0]
   1fb08:	bx	lr
   1fb0c:	ldr	r1, [r0, #216]	; 0xd8
   1fb10:	cmp	r1, #0
   1fb14:	beq	1fb20 <fputs@plt+0xe738>
   1fb18:	mov	r0, r1
   1fb1c:	b	7e2a0 <fputs@plt+0x6ceb8>
   1fb20:	ldr	r0, [r0, #68]	; 0x44
   1fb24:	bx	lr
   1fb28:	ldr	r3, [r0]
   1fb2c:	ldr	r3, [r3, #40]	; 0x28
   1fb30:	bx	r3
   1fb34:	sub	sp, sp, #12
   1fb38:	push	{r4, r5, r6, sl, fp, lr}
   1fb3c:	add	fp, sp, #16
   1fb40:	sub	sp, sp, #12
   1fb44:	add	ip, fp, #8
   1fb48:	stm	ip, {r1, r2, r3}
   1fb4c:	add	r1, fp, #8
   1fb50:	str	r1, [sp, #8]
   1fb54:	sub	r0, r0, #5
   1fb58:	mov	r4, #0
   1fb5c:	cmp	r0, #20
   1fb60:	bhi	1fe4c <fputs@plt+0xea64>
   1fb64:	add	r1, pc, #0
   1fb68:	ldr	pc, [r1, r0, lsl #2]
   1fb6c:	andeq	pc, r1, r0, asr #23
   1fb70:	andeq	pc, r1, r8, asr #23
   1fb74:	ldrdeq	pc, [r1], -r0
   1fb78:	andeq	pc, r1, r4, ror #23
   1fb7c:	andeq	pc, r1, ip, lsl #24
   1fb80:	andeq	pc, r1, r8, lsr ip	; <UNPREDICTABLE>
   1fb84:	andeq	pc, r1, ip, asr ip	; <UNPREDICTABLE>
   1fb88:	andeq	pc, r1, r4, lsl #25
   1fb8c:	muleq	r1, r4, ip
   1fb90:	andeq	pc, r1, r8, lsr #25
   1fb94:	andeq	pc, r1, r0, ror #25
   1fb98:	andeq	pc, r1, r4, lsl #26
   1fb9c:	andeq	pc, r1, r4, lsr sp	; <UNPREDICTABLE>
   1fba0:	andeq	pc, r1, ip, ror #26
   1fba4:	andeq	pc, r1, ip, asr #28
   1fba8:	andeq	pc, r1, ip, lsl #27
   1fbac:	andeq	pc, r1, ip, asr #28
   1fbb0:	andeq	pc, r1, ip, lsr #27
   1fbb4:			; <UNDEFINED> instruction: 0x0001fdb8
   1fbb8:	ldrdeq	pc, [r1], -r0
   1fbbc:	strdeq	pc, [r1], -r4
   1fbc0:	bl	1fe60 <fputs@plt+0xea78>
   1fbc4:	b	1fe4c <fputs@plt+0xea64>
   1fbc8:	bl	1fe78 <fputs@plt+0xea90>
   1fbcc:	b	1fe4c <fputs@plt+0xea64>
   1fbd0:	mov	r4, #0
   1fbd4:	mov	r0, #0
   1fbd8:	mov	r1, #0
   1fbdc:	bl	15a50 <fputs@plt+0x4668>
   1fbe0:	b	1fe4c <fputs@plt+0xea64>
   1fbe4:	ldr	r1, [sp, #8]
   1fbe8:	add	r0, r1, #4
   1fbec:	str	r0, [sp, #8]
   1fbf0:	mov	r2, r1
   1fbf4:	ldr	r0, [r2], #8
   1fbf8:	str	r2, [sp, #8]
   1fbfc:	ldr	r1, [r1, #4]
   1fc00:	bl	1fe90 <fputs@plt+0xeaa8>
   1fc04:	mov	r4, r0
   1fc08:	b	1fe4c <fputs@plt+0xea64>
   1fc0c:	ldr	r0, [sp, #8]
   1fc10:	add	r1, r0, #4
   1fc14:	str	r1, [sp, #8]
   1fc18:	ldr	r0, [r0]
   1fc1c:	movw	r1, #41272	; 0xa138
   1fc20:	movt	r1, #9
   1fc24:	str	r0, [r1, #264]	; 0x108
   1fc28:	mov	r0, #0
   1fc2c:	bl	200d4 <fputs@plt+0xecec>
   1fc30:	mov	r4, r0
   1fc34:	b	1fe4c <fputs@plt+0xea64>
   1fc38:	ldr	r1, [sp, #8]
   1fc3c:	add	r0, r1, #4
   1fc40:	str	r0, [sp, #8]
   1fc44:	mov	r2, r1
   1fc48:	ldr	r0, [r2], #8
   1fc4c:	str	r2, [sp, #8]
   1fc50:	ldr	r1, [r1, #4]
   1fc54:	bl	200f0 <fputs@plt+0xed08>
   1fc58:	b	1fe4c <fputs@plt+0xea64>
   1fc5c:	ldr	r1, [sp, #8]
   1fc60:	add	r0, r1, #4
   1fc64:	str	r0, [sp, #8]
   1fc68:	movw	r0, #41896	; 0xa3a8
   1fc6c:	movt	r0, #9
   1fc70:	ldr	r4, [r0]
   1fc74:	ldr	r1, [r1]
   1fc78:	cmp	r1, #0
   1fc7c:	strne	r1, [r0]
   1fc80:	b	1fe4c <fputs@plt+0xea64>
   1fc84:	mov	r0, #0
   1fc88:	str	r0, [sp, #4]
   1fc8c:	ldr	r4, [sp, #4]
   1fc90:	b	1fe4c <fputs@plt+0xea64>
   1fc94:	ldr	r0, [sp, #8]
   1fc98:	add	r1, r0, #4
   1fc9c:	str	r1, [sp, #8]
   1fca0:	ldr	r4, [r0]
   1fca4:	b	1fe4c <fputs@plt+0xea64>
   1fca8:	ldr	r0, [sp, #8]
   1fcac:	add	r1, r0, #4
   1fcb0:	str	r1, [sp, #8]
   1fcb4:	mov	r1, r0
   1fcb8:	ldr	r3, [r1], #8
   1fcbc:	str	r1, [sp, #8]
   1fcc0:	ldr	r2, [r0, #4]
   1fcc4:	ldr	r0, [r3, #16]
   1fcc8:	ldr	r0, [r0, #4]
   1fccc:	mov	r4, #0
   1fcd0:	mov	r1, #0
   1fcd4:	mov	r3, #0
   1fcd8:	bl	2010c <fputs@plt+0xed24>
   1fcdc:	b	1fe4c <fputs@plt+0xea64>
   1fce0:	ldr	r0, [sp, #8]
   1fce4:	add	r1, r0, #4
   1fce8:	str	r1, [sp, #8]
   1fcec:	mov	r1, r0
   1fcf0:	ldr	r2, [r1], #8
   1fcf4:	str	r1, [sp, #8]
   1fcf8:	ldr	r0, [r0, #4]
   1fcfc:	strh	r0, [r2, #64]	; 0x40
   1fd00:	b	1fe4c <fputs@plt+0xea64>
   1fd04:	ldr	r0, [sp, #8]
   1fd08:	add	r1, r0, #4
   1fd0c:	str	r1, [sp, #8]
   1fd10:	ldr	r4, [r0]
   1fd14:	mov	r0, r4
   1fd18:	bl	13690 <fputs@plt+0x22a8>
   1fd1c:	mov	r1, r0
   1fd20:	mov	r0, r4
   1fd24:	bl	201e0 <fputs@plt+0xedf8>
   1fd28:	subs	r4, r0, #27
   1fd2c:	movwne	r4, #124	; 0x7c
   1fd30:	b	1fe4c <fputs@plt+0xea64>
   1fd34:	ldr	r1, [sp, #8]
   1fd38:	add	r0, r1, #4
   1fd3c:	str	r0, [sp, #8]
   1fd40:	ldm	r1, {r0, r6}
   1fd44:	add	r2, r1, #12
   1fd48:	str	r2, [sp, #8]
   1fd4c:	ldr	r5, [r1, #8]
   1fd50:	cmp	r0, #0
   1fd54:	beq	1fd60 <fputs@plt+0xe978>
   1fd58:	bl	20208 <fputs@plt+0xee20>
   1fd5c:	str	r0, [r6]
   1fd60:	mov	r0, r5
   1fd64:	bl	202ac <fputs@plt+0xeec4>
   1fd68:	b	1fe4c <fputs@plt+0xea64>
   1fd6c:	ldr	r0, [sp, #8]
   1fd70:	add	r1, r0, #4
   1fd74:	str	r1, [sp, #8]
   1fd78:	ldr	r0, [r0]
   1fd7c:	movw	r1, #41272	; 0xa138
   1fd80:	movt	r1, #9
   1fd84:	str	r0, [r1, #268]	; 0x10c
   1fd88:	b	1fe4c <fputs@plt+0xea64>
   1fd8c:	ldr	r0, [sp, #8]
   1fd90:	add	r1, r0, #4
   1fd94:	str	r1, [sp, #8]
   1fd98:	ldr	r0, [r0]
   1fd9c:	movw	r1, #41272	; 0xa138
   1fda0:	movt	r1, #9
   1fda4:	str	r0, [r1, #24]
   1fda8:	b	1fe4c <fputs@plt+0xea64>
   1fdac:	movw	r4, #57874	; 0xe212
   1fdb0:	movt	r4, #1
   1fdb4:	b	1fe4c <fputs@plt+0xea64>
   1fdb8:	movw	r0, #41272	; 0xa138
   1fdbc:	movt	r0, #9
   1fdc0:	ldr	r0, [r0, #228]	; 0xe4
   1fdc4:	clz	r0, r0
   1fdc8:	lsr	r4, r0, #5
   1fdcc:	b	1fe4c <fputs@plt+0xea64>
   1fdd0:	ldr	r0, [sp, #8]
   1fdd4:	add	r1, r0, #4
   1fdd8:	str	r1, [sp, #8]
   1fddc:	mov	r1, r0
   1fde0:	ldr	r2, [r1], #8
   1fde4:	str	r1, [sp, #8]
   1fde8:	ldr	r0, [r0, #4]
   1fdec:	str	r0, [r2, #140]	; 0x8c
   1fdf0:	b	1fe4c <fputs@plt+0xea64>
   1fdf4:	ldr	r6, [sp, #8]
   1fdf8:	add	r0, r6, #4
   1fdfc:	str	r0, [sp, #8]
   1fe00:	ldr	r5, [r6]
   1fe04:	add	r0, r6, #8
   1fe08:	str	r0, [sp, #8]
   1fe0c:	ldr	r1, [r6, #4]
   1fe10:	mov	r0, r5
   1fe14:	bl	1e928 <fputs@plt+0xd540>
   1fe18:	strb	r0, [r5, #148]	; 0x94
   1fe1c:	ldrb	r1, [r6, #8]
   1fe20:	strb	r1, [r5, #149]	; 0x95
   1fe24:	strb	r1, [r5, #151]	; 0x97
   1fe28:	add	r0, r6, #16
   1fe2c:	str	r0, [sp, #8]
   1fe30:	ldr	r0, [r6, #12]
   1fe34:	str	r0, [r5, #144]	; 0x90
   1fe38:	cmp	r1, #0
   1fe3c:	bne	1fe4c <fputs@plt+0xea64>
   1fe40:	cmp	r0, #1
   1fe44:	movge	r0, r5
   1fe48:	blge	17990 <fputs@plt+0x65a8>
   1fe4c:	mov	r0, r4
   1fe50:	sub	sp, fp, #16
   1fe54:	pop	{r4, r5, r6, sl, fp, lr}
   1fe58:	add	sp, sp, #12
   1fe5c:	bx	lr
   1fe60:	movw	r0, #59920	; 0xea10
   1fe64:	movt	r0, #9
   1fe68:	movw	r1, #59408	; 0xe810
   1fe6c:	movt	r1, #9
   1fe70:	movw	r2, #259	; 0x103
   1fe74:	b	11244 <memcpy@plt>
   1fe78:	movw	r0, #59408	; 0xe810
   1fe7c:	movt	r0, #9
   1fe80:	movw	r1, #59920	; 0xea10
   1fe84:	movt	r1, #9
   1fe88:	movw	r2, #259	; 0x103
   1fe8c:	b	11244 <memcpy@plt>
   1fe90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fe94:	add	fp, sp, #28
   1fe98:	sub	sp, sp, #12
   1fe9c:	mov	r4, r1
   1fea0:	mov	r6, r0
   1fea4:	add	r0, r0, #7
   1fea8:	asr	r1, r0, #31
   1feac:	add	r5, r0, r1, lsr #29
   1feb0:	mov	r0, r6
   1feb4:	bl	25b2c <fputs@plt+0x14744>
   1feb8:	mov	r9, r0
   1febc:	mov	r0, #1
   1fec0:	add	r0, r0, r5, asr #3
   1fec4:	asr	r1, r0, #31
   1fec8:	bl	16884 <fputs@plt+0x549c>
   1fecc:	mov	r5, r0
   1fed0:	mov	r0, #512	; 0x200
   1fed4:	mov	r1, #0
   1fed8:	bl	14264 <fputs@plt+0x2e7c>
   1fedc:	mov	r8, r0
   1fee0:	mvn	r7, #0
   1fee4:	cmp	r9, #0
   1fee8:	beq	200b0 <fputs@plt+0xecc8>
   1feec:	cmp	r5, #0
   1fef0:	cmpne	r8, #0
   1fef4:	beq	200b0 <fputs@plt+0xecc8>
   1fef8:	mov	sl, #0
   1fefc:	mov	r0, #0
   1ff00:	mov	r1, #1
   1ff04:	bl	2595c <fputs@plt+0x14574>
   1ff08:	mov	r0, #0
   1ff0c:	mov	r1, #1
   1ff10:	str	r8, [sp, #4]
   1ff14:	mov	r2, r8
   1ff18:	b	1ff34 <fputs@plt+0xeb4c>
   1ff1c:	bic	r0, r0, r2
   1ff20:	strb	r0, [r5, r1]
   1ff24:	ldr	r0, [sp, #8]
   1ff28:	add	r1, r0, #1
   1ff2c:	mov	r0, r9
   1ff30:	ldr	r2, [sp, #4]
   1ff34:	bl	2f3e8 <fputs@plt+0x1e000>
   1ff38:	ldr	r8, [r4, sl, lsl #2]
   1ff3c:	sub	r0, r8, #1
   1ff40:	cmp	r0, #2
   1ff44:	bcc	1ff6c <fputs@plt+0xeb84>
   1ff48:	cmp	r8, #5
   1ff4c:	beq	1ff6c <fputs@plt+0xeb84>
   1ff50:	cmp	r8, #0
   1ff54:	beq	20004 <fputs@plt+0xec1c>
   1ff58:	mov	r0, #4
   1ff5c:	add	r1, sp, #8
   1ff60:	bl	15a50 <fputs@plt+0x4668>
   1ff64:	mov	r0, #2
   1ff68:	b	1ff8c <fputs@plt+0xeba4>
   1ff6c:	add	r0, r4, sl, lsl #2
   1ff70:	ldr	r1, [r0, #8]
   1ff74:	ldr	r2, [r0, #12]
   1ff78:	sub	r3, r1, #1
   1ff7c:	str	r3, [sp, #8]
   1ff80:	add	r1, r2, r1
   1ff84:	str	r1, [r0, #8]
   1ff88:	mov	r0, #4
   1ff8c:	orr	r1, sl, #1
   1ff90:	ldr	r2, [r4, r1, lsl #2]
   1ff94:	sub	r2, r2, #1
   1ff98:	str	r2, [r4, r1, lsl #2]
   1ff9c:	ldr	r1, [sp, #8]
   1ffa0:	bic	r1, r1, #-2147483648	; 0x80000000
   1ffa4:	sdiv	r3, r1, r6
   1ffa8:	mls	r1, r3, r6, r1
   1ffac:	str	r1, [sp, #8]
   1ffb0:	cmp	r2, #0
   1ffb4:	addle	sl, sl, r0
   1ffb8:	add	r1, r1, #1
   1ffbc:	ldrb	r0, [r5, r1, lsr #3]
   1ffc0:	and	r2, r1, #7
   1ffc4:	mov	r3, #1
   1ffc8:	lsl	r2, r3, r2
   1ffcc:	lsr	r1, r1, #3
   1ffd0:	tst	r8, #1
   1ffd4:	beq	1ff1c <fputs@plt+0xeb34>
   1ffd8:	orr	r0, r0, r2
   1ffdc:	strb	r0, [r5, r1]
   1ffe0:	cmp	r8, #5
   1ffe4:	beq	1ff38 <fputs@plt+0xeb50>
   1ffe8:	ldr	r0, [sp, #8]
   1ffec:	add	r1, r0, #1
   1fff0:	mov	r0, r9
   1fff4:	bl	2595c <fputs@plt+0x14574>
   1fff8:	cmp	r0, #0
   1fffc:	beq	1ff38 <fputs@plt+0xeb50>
   20000:	b	200ac <fputs@plt+0xecc4>
   20004:	mov	r4, #0
   20008:	mov	r0, #0
   2000c:	mov	r1, #0
   20010:	bl	2b2a0 <fputs@plt+0x19eb8>
   20014:	str	r0, [sp]
   20018:	add	r1, r6, #1
   2001c:	mov	r0, r9
   20020:	bl	2b2a0 <fputs@plt+0x19eb8>
   20024:	mov	r8, r0
   20028:	mov	r0, r9
   2002c:	mov	r1, #0
   20030:	bl	2b2a0 <fputs@plt+0x19eb8>
   20034:	mov	r7, r0
   20038:	mov	r0, r9
   2003c:	bl	2ee70 <fputs@plt+0x1da88>
   20040:	mov	sl, #1
   20044:	str	sl, [sp, #8]
   20048:	ldr	r1, [sp]
   2004c:	sub	r1, r1, r6
   20050:	add	r1, r1, r8
   20054:	add	r1, r1, r7
   20058:	add	r7, r1, r0
   2005c:	cmp	r6, #1
   20060:	blt	200ac <fputs@plt+0xecc4>
   20064:	str	r7, [sp]
   20068:	add	r7, r4, #1
   2006c:	ldrb	r0, [r5, r7, lsr #3]
   20070:	and	r1, r7, #7
   20074:	and	r8, r0, sl, lsl r1
   20078:	cmp	r8, #0
   2007c:	movwne	r8, #1
   20080:	mov	r0, r9
   20084:	mov	r1, r7
   20088:	bl	2b2a0 <fputs@plt+0x19eb8>
   2008c:	cmp	r0, r8
   20090:	bne	200ac <fputs@plt+0xecc4>
   20094:	add	r0, r4, #2
   20098:	str	r0, [sp, #8]
   2009c:	add	r4, r4, #1
   200a0:	cmp	r6, r4
   200a4:	bne	20068 <fputs@plt+0xec80>
   200a8:	ldr	r7, [sp]
   200ac:	ldr	r8, [sp, #4]
   200b0:	mov	r0, r8
   200b4:	bl	14294 <fputs@plt+0x2eac>
   200b8:	mov	r0, r5
   200bc:	bl	14294 <fputs@plt+0x2eac>
   200c0:	mov	r0, r9
   200c4:	bl	2985c <fputs@plt+0x18474>
   200c8:	mov	r0, r7
   200cc:	sub	sp, fp, #28
   200d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   200d4:	movw	r1, #41272	; 0xa138
   200d8:	movt	r1, #9
   200dc:	ldr	r1, [r1, #264]	; 0x108
   200e0:	cmp	r1, #0
   200e4:	moveq	r0, #0
   200e8:	bxeq	lr
   200ec:	bx	r1
   200f0:	movw	r2, #60192	; 0xeb20
   200f4:	movt	r2, #9
   200f8:	str	r1, [r2]
   200fc:	movw	r1, #60188	; 0xeb1c
   20100:	movt	r1, #9
   20104:	str	r0, [r1]
   20108:	bx	lr
   2010c:	push	{r4, r5, r6, r7, fp, lr}
   20110:	add	fp, sp, #16
   20114:	mov	r5, r3
   20118:	mov	r6, r2
   2011c:	mov	r7, r1
   20120:	ldr	r4, [r0, #4]
   20124:	bl	17004 <fputs@plt+0x5c1c>
   20128:	ldrb	r1, [r4, #22]
   2012c:	mov	r0, #8
   20130:	tst	r1, #2
   20134:	bne	201dc <fputs@plt+0xedf4>
   20138:	cmn	r6, #1
   2013c:	bgt	2014c <fputs@plt+0xed64>
   20140:	ldr	r0, [r4, #32]
   20144:	ldr	r1, [r4, #36]	; 0x24
   20148:	sub	r6, r0, r1
   2014c:	sub	r0, r7, #512	; 0x200
   20150:	cmp	r0, #65024	; 0xfe00
   20154:	bhi	201ac <fputs@plt+0xedc4>
   20158:	movw	r0, #21845	; 0x5555
   2015c:	movt	r0, #21845	; 0x5555
   20160:	and	r0, r0, r7, lsr #1
   20164:	sub	r0, r7, r0
   20168:	movw	r1, #13107	; 0x3333
   2016c:	movt	r1, #13107	; 0x3333
   20170:	and	r2, r1, r0, lsr #2
   20174:	and	r0, r0, r1
   20178:	add	r0, r0, r2
   2017c:	add	r0, r0, r0, lsr #4
   20180:	movw	r1, #3855	; 0xf0f
   20184:	movt	r1, #3855	; 0xf0f
   20188:	and	r0, r0, r1
   2018c:	movw	r1, #257	; 0x101
   20190:	movt	r1, #257	; 0x101
   20194:	mul	r0, r0, r1
   20198:	lsr	r0, r0, #24
   2019c:	cmp	r0, #1
   201a0:	strls	r7, [r4, #32]
   201a4:	movls	r0, r4
   201a8:	blls	2c354 <fputs@plt+0x1af6c>
   201ac:	ldr	r0, [r4]
   201b0:	add	r1, r4, #32
   201b4:	mov	r2, r6
   201b8:	bl	24704 <fputs@plt+0x1331c>
   201bc:	ldr	r1, [r4, #32]
   201c0:	uxth	r2, r6
   201c4:	sub	r1, r1, r2
   201c8:	str	r1, [r4, #36]	; 0x24
   201cc:	cmp	r5, #0
   201d0:	ldrhne	r1, [r4, #22]
   201d4:	orrne	r1, r1, #2
   201d8:	strhne	r1, [r4, #22]
   201dc:	pop	{r4, r5, r6, r7, fp, pc}
   201e0:	push	{fp, lr}
   201e4:	mov	fp, sp
   201e8:	sub	sp, sp, #8
   201ec:	mov	r2, #27
   201f0:	str	r2, [sp, #4]
   201f4:	add	r2, sp, #4
   201f8:	bl	46914 <fputs@plt+0x3552c>
   201fc:	ldr	r0, [sp, #4]
   20200:	mov	sp, fp
   20204:	pop	{fp, pc}
   20208:	push	{r4, r5, fp, lr}
   2020c:	add	fp, sp, #8
   20210:	mov	r4, r0
   20214:	mov	r0, #8
   20218:	mov	r1, r4
   2021c:	bl	206ac <fputs@plt+0xf2c4>
   20220:	movw	r5, #41272	; 0xa138
   20224:	movt	r5, #9
   20228:	movw	r0, #59376	; 0xe7f0
   2022c:	movt	r0, #9
   20230:	ldr	r1, [r0, #24]
   20234:	cmp	r1, #0
   20238:	beq	20268 <fputs@plt+0xee80>
   2023c:	ldr	r2, [r5, #196]	; 0xc4
   20240:	cmp	r2, r4
   20244:	blt	20268 <fputs@plt+0xee80>
   20248:	ldr	r4, [r0, #20]
   2024c:	ldr	r2, [r4]
   20250:	sub	r1, r1, #1
   20254:	str	r2, [r0, #20]
   20258:	str	r1, [r0, #24]
   2025c:	mov	r0, #3
   20260:	mov	r1, #1
   20264:	b	202a0 <fputs@plt+0xeeb8>
   20268:	asr	r1, r4, #31
   2026c:	mov	r0, r4
   20270:	bl	141fc <fputs@plt+0x2e14>
   20274:	mov	r4, r0
   20278:	cmp	r0, #0
   2027c:	ldrne	r0, [r5]
   20280:	cmpne	r0, #0
   20284:	bne	20290 <fputs@plt+0xeea8>
   20288:	mov	r0, r4
   2028c:	pop	{r4, r5, fp, pc}
   20290:	mov	r0, r4
   20294:	bl	14304 <fputs@plt+0x2f1c>
   20298:	mov	r1, r0
   2029c:	mov	r0, #4
   202a0:	bl	206c8 <fputs@plt+0xf2e0>
   202a4:	mov	r0, r4
   202a8:	pop	{r4, r5, fp, pc}
   202ac:	push	{r4, r5, r6, sl, fp, lr}
   202b0:	add	fp, sp, #16
   202b4:	cmp	r0, #0
   202b8:	beq	20310 <fputs@plt+0xef28>
   202bc:	mov	r4, r0
   202c0:	movw	r6, #41272	; 0xa138
   202c4:	movt	r6, #9
   202c8:	ldr	r0, [r6, #192]	; 0xc0
   202cc:	cmp	r0, r4
   202d0:	bhi	20314 <fputs@plt+0xef2c>
   202d4:	movw	r0, #59376	; 0xe7f0
   202d8:	movt	r0, #9
   202dc:	ldr	r1, [r0, #16]
   202e0:	cmp	r1, r4
   202e4:	bls	20314 <fputs@plt+0xef2c>
   202e8:	ldr	r1, [r0, #20]
   202ec:	str	r1, [r4]
   202f0:	str	r4, [r0, #20]
   202f4:	ldr	r1, [r0, #24]
   202f8:	add	r1, r1, #1
   202fc:	str	r1, [r0, #24]
   20300:	mov	r0, #3
   20304:	mov	r1, #1
   20308:	pop	{r4, r5, r6, sl, fp, lr}
   2030c:	b	142ec <fputs@plt+0x2f04>
   20310:	pop	{r4, r5, r6, sl, fp, pc}
   20314:	ldr	r0, [r6]
   20318:	cmp	r0, #0
   2031c:	beq	20350 <fputs@plt+0xef68>
   20320:	mov	r0, r4
   20324:	bl	14304 <fputs@plt+0x2f1c>
   20328:	mov	r5, r0
   2032c:	mov	r0, #4
   20330:	mov	r1, r5
   20334:	bl	142ec <fputs@plt+0x2f04>
   20338:	mov	r0, #0
   2033c:	mov	r1, r5
   20340:	bl	142ec <fputs@plt+0x2f04>
   20344:	mov	r0, #9
   20348:	mov	r1, #1
   2034c:	bl	142ec <fputs@plt+0x2f04>
   20350:	ldr	r1, [r6, #44]	; 0x2c
   20354:	mov	r0, r4
   20358:	pop	{r4, r5, r6, sl, fp, lr}
   2035c:	bx	r1
   20360:	push	{r4, r5, r6, r7, fp, lr}
   20364:	add	fp, sp, #16
   20368:	mov	r4, #0
   2036c:	cmp	r0, #0
   20370:	movne	r5, r1
   20374:	cmpne	r1, #0
   20378:	bne	20384 <fputs@plt+0xef9c>
   2037c:	mov	r0, r4
   20380:	pop	{r4, r5, r6, r7, fp, pc}
   20384:	mov	r6, r0
   20388:	mov	r0, r6
   2038c:	bl	13690 <fputs@plt+0x22a8>
   20390:	add	r6, r0, r6
   20394:	ldrb	r0, [r6, #1]!
   20398:	cmp	r0, #0
   2039c:	beq	2037c <fputs@plt+0xef94>
   203a0:	mov	r0, r6
   203a4:	mov	r1, r5
   203a8:	bl	113c4 <strcmp@plt>
   203ac:	mov	r7, r0
   203b0:	mov	r0, r6
   203b4:	bl	13690 <fputs@plt+0x22a8>
   203b8:	add	r0, r0, r6
   203bc:	add	r6, r0, #1
   203c0:	cmp	r7, #0
   203c4:	bne	20388 <fputs@plt+0xefa0>
   203c8:	mov	r4, r6
   203cc:	mov	r0, r4
   203d0:	pop	{r4, r5, r6, r7, fp, pc}
   203d4:	push	{r4, sl, fp, lr}
   203d8:	add	fp, sp, #8
   203dc:	mov	r4, r2
   203e0:	bl	20360 <fputs@plt+0xef78>
   203e4:	cmp	r0, #0
   203e8:	beq	20400 <fputs@plt+0xf018>
   203ec:	cmp	r4, #0
   203f0:	movwne	r4, #1
   203f4:	mov	r1, r4
   203f8:	bl	20410 <fputs@plt+0xf028>
   203fc:	pop	{r4, sl, fp, pc}
   20400:	cmp	r4, #0
   20404:	movwne	r4, #1
   20408:	mov	r0, r4
   2040c:	pop	{r4, sl, fp, pc}
   20410:	push	{fp, lr}
   20414:	mov	fp, sp
   20418:	mov	r2, r1
   2041c:	mov	r1, #1
   20420:	bl	76b24 <fputs@plt+0x6573c>
   20424:	cmp	r0, #0
   20428:	movwne	r0, #1
   2042c:	pop	{fp, pc}
   20430:	push	{r4, r5, fp, lr}
   20434:	add	fp, sp, #8
   20438:	sub	sp, sp, #8
   2043c:	mov	r4, r3
   20440:	mov	r5, r2
   20444:	bl	20360 <fputs@plt+0xef78>
   20448:	cmp	r0, #0
   2044c:	beq	20468 <fputs@plt+0xf080>
   20450:	mov	r1, sp
   20454:	bl	20478 <fputs@plt+0xf090>
   20458:	ldm	sp, {r1, r2}
   2045c:	cmp	r0, #0
   20460:	moveq	r4, r2
   20464:	moveq	r5, r1
   20468:	mov	r0, r5
   2046c:	mov	r1, r4
   20470:	sub	sp, fp, #8
   20474:	pop	{r4, r5, fp, pc}
   20478:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2047c:	add	fp, sp, #28
   20480:	sub	sp, sp, #4
   20484:	mov	r4, r1
   20488:	mov	r5, r0
   2048c:	ldrb	r0, [r0]
   20490:	cmp	r0, #48	; 0x30
   20494:	bne	204c0 <fputs@plt+0xf0d8>
   20498:	ldrb	r0, [r5, #1]
   2049c:	orr	r0, r0, #32
   204a0:	cmp	r0, #120	; 0x78
   204a4:	bne	204c0 <fputs@plt+0xf0d8>
   204a8:	ldrb	r0, [r5, #2]
   204ac:	movw	sl, #6044	; 0x179c
   204b0:	movt	sl, #8
   204b4:	ldrb	r0, [sl, r0]
   204b8:	tst	r0, #8
   204bc:	bne	204e4 <fputs@plt+0xf0fc>
   204c0:	mov	r0, r5
   204c4:	bl	13690 <fputs@plt+0x22a8>
   204c8:	mov	r2, r0
   204cc:	mov	r0, r5
   204d0:	mov	r1, r4
   204d4:	mov	r3, #1
   204d8:	sub	sp, fp, #28
   204dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   204e0:	b	32460 <fputs@plt+0x21078>
   204e4:	mov	r6, #1
   204e8:	add	r0, r5, r6
   204ec:	ldrb	r0, [r0, #1]
   204f0:	add	r6, r6, #1
   204f4:	cmp	r0, #48	; 0x30
   204f8:	beq	204e8 <fputs@plt+0xf100>
   204fc:	mov	r1, r5
   20500:	ldrb	r0, [r1, r6]!
   20504:	ldrb	r2, [sl, r0]
   20508:	mov	r8, #0
   2050c:	tst	r2, #8
   20510:	mov	r9, #0
   20514:	mov	r2, r6
   20518:	beq	20568 <fputs@plt+0xf180>
   2051c:	str	r4, [sp]
   20520:	sub	r4, r6, #1
   20524:	mov	r8, #0
   20528:	mov	r9, #0
   2052c:	lsl	r1, r9, #4
   20530:	orr	r7, r1, r8, lsr #28
   20534:	bl	43df4 <fputs@plt+0x32a0c>
   20538:	adds	r8, r0, r8, lsl #4
   2053c:	adc	r9, r7, #0
   20540:	add	r0, r5, r4
   20544:	ldrb	r0, [r0, #2]
   20548:	ldrb	r1, [sl, r0]
   2054c:	add	r4, r4, #1
   20550:	tst	r1, #8
   20554:	bne	2052c <fputs@plt+0xf144>
   20558:	add	r0, r5, r4
   2055c:	add	r1, r0, #1
   20560:	add	r2, r4, #1
   20564:	ldr	r4, [sp]
   20568:	strd	r8, [r4]
   2056c:	ldrb	r1, [r1]
   20570:	mov	r0, #1
   20574:	cmp	r1, #0
   20578:	beq	20584 <fputs@plt+0xf19c>
   2057c:	sub	sp, fp, #28
   20580:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20584:	sub	r1, r2, r6
   20588:	mov	r0, #0
   2058c:	cmp	r1, #16
   20590:	movwgt	r0, #1
   20594:	sub	sp, fp, #28
   20598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2059c:	push	{fp, lr}
   205a0:	mov	fp, sp
   205a4:	bl	1fa8c <fputs@plt+0xe6a4>
   205a8:	cmp	r0, #0
   205ac:	beq	205b8 <fputs@plt+0xf1d0>
   205b0:	pop	{fp, lr}
   205b4:	b	205c0 <fputs@plt+0xf1d8>
   205b8:	mov	r0, #0
   205bc:	pop	{fp, pc}
   205c0:	ldr	r0, [r0, #4]
   205c4:	ldr	r0, [r0]
   205c8:	mov	r1, #1
   205cc:	b	24014 <fputs@plt+0x12c2c>
   205d0:	push	{fp, lr}
   205d4:	mov	fp, sp
   205d8:	bl	1fa8c <fputs@plt+0xe6a4>
   205dc:	cmp	r0, #0
   205e0:	beq	205ec <fputs@plt+0xf204>
   205e4:	pop	{fp, lr}
   205e8:	b	205f4 <fputs@plt+0xf20c>
   205ec:	mvn	r0, #0
   205f0:	pop	{fp, pc}
   205f4:	ldr	r0, [r0, #4]
   205f8:	ldrh	r0, [r0, #22]
   205fc:	and	r0, r0, #1
   20600:	bx	lr
   20604:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20608:	add	fp, sp, #24
   2060c:	mov	r8, r1
   20610:	mov	r6, r0
   20614:	movw	r9, #41272	; 0xa138
   20618:	movt	r9, #9
   2061c:	ldr	r1, [r9, #56]	; 0x38
   20620:	blx	r1
   20624:	mov	r5, r0
   20628:	mov	r0, #5
   2062c:	mov	r1, r6
   20630:	bl	206ac <fputs@plt+0xf2c4>
   20634:	movw	r6, #59376	; 0xe7f0
   20638:	movt	r6, #9
   2063c:	ldrd	r0, [r6, #8]
   20640:	subs	r2, r0, #1
   20644:	sbcs	r2, r1, #0
   20648:	blt	2066c <fputs@plt+0xf284>
   2064c:	subs	r4, r0, r5
   20650:	sbc	r7, r1, r5, asr #31
   20654:	bl	14148 <fputs@plt+0x2d60>
   20658:	mov	r2, #0
   2065c:	subs	r0, r0, r4
   20660:	sbcs	r0, r1, r7
   20664:	movwge	r2, #1
   20668:	str	r2, [r6, #28]
   2066c:	ldr	r1, [r9, #40]	; 0x28
   20670:	mov	r0, r5
   20674:	blx	r1
   20678:	mov	r5, r0
   2067c:	cmp	r0, #0
   20680:	beq	206a4 <fputs@plt+0xf2bc>
   20684:	mov	r0, r5
   20688:	bl	14304 <fputs@plt+0x2f1c>
   2068c:	mov	r1, r0
   20690:	mov	r0, #0
   20694:	bl	206c8 <fputs@plt+0xf2e0>
   20698:	mov	r0, #9
   2069c:	mov	r1, #1
   206a0:	bl	206c8 <fputs@plt+0xf2e0>
   206a4:	str	r5, [r8]
   206a8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   206ac:	movw	r2, #59288	; 0xe798
   206b0:	movt	r2, #9
   206b4:	add	r0, r2, r0, lsl #2
   206b8:	ldr	r2, [r0, #40]!	; 0x28
   206bc:	cmp	r2, r1
   206c0:	strcc	r1, [r0]
   206c4:	bx	lr
   206c8:	movw	r2, #59288	; 0xe798
   206cc:	movt	r2, #9
   206d0:	ldr	r0, [r2, r0, lsl #2]!
   206d4:	add	r0, r0, r1
   206d8:	str	r0, [r2], #40	; 0x28
   206dc:	ldr	r1, [r2]
   206e0:	cmp	r0, r1
   206e4:	strhi	r0, [r2]
   206e8:	bx	lr
   206ec:	push	{r4, sl, fp, lr}
   206f0:	add	fp, sp, #8
   206f4:	mov	r4, r0
   206f8:	bl	20738 <fputs@plt+0xf350>
   206fc:	ldr	r1, [r4, #456]	; 0x1c8
   20700:	ldr	r2, [r1]
   20704:	add	r0, r2, r0
   20708:	str	r0, [r1]
   2070c:	pop	{r4, sl, fp, pc}
   20710:	mov	r2, r0
   20714:	ldr	r3, [r0, #288]	; 0x120
   20718:	mov	r0, #0
   2071c:	cmp	r3, r1
   20720:	bxhi	lr
   20724:	ldr	r2, [r2, #292]	; 0x124
   20728:	mov	r0, #0
   2072c:	cmp	r2, r1
   20730:	movwhi	r0, #1
   20734:	bx	lr
   20738:	push	{r4, r5, fp, lr}
   2073c:	add	fp, sp, #8
   20740:	mov	r4, r1
   20744:	cmp	r0, #0
   20748:	beq	2076c <fputs@plt+0xf384>
   2074c:	mov	r5, r0
   20750:	mov	r1, r4
   20754:	bl	20710 <fputs@plt+0xf328>
   20758:	cmp	r0, #0
   2075c:	beq	2076c <fputs@plt+0xf384>
   20760:	mov	r0, #260	; 0x104
   20764:	ldrh	r0, [r5, r0]
   20768:	pop	{r4, r5, fp, pc}
   2076c:	movw	r0, #41272	; 0xa138
   20770:	movt	r0, #9
   20774:	ldr	r1, [r0, #52]	; 0x34
   20778:	mov	r0, r4
   2077c:	pop	{r4, r5, fp, lr}
   20780:	bx	r1
   20784:	push	{fp, lr}
   20788:	mov	fp, sp
   2078c:	ldr	ip, [r0, #12]
   20790:	ldr	lr, [r0, #16]
   20794:	add	r3, ip, r2
   20798:	cmp	r3, lr
   2079c:	bcs	207b4 <fputs@plt+0xf3cc>
   207a0:	str	r3, [r0, #12]
   207a4:	ldr	r0, [r0, #8]
   207a8:	add	r0, r0, ip
   207ac:	pop	{fp, lr}
   207b0:	b	11244 <memcpy@plt>
   207b4:	pop	{fp, lr}
   207b8:	b	20964 <fputs@plt+0xf57c>
   207bc:	ldr	r2, [r0]
   207c0:	ldr	r1, [r0, #4]
   207c4:	cmp	r2, r1
   207c8:	movle	r0, #0
   207cc:	movle	r1, #0
   207d0:	bxle	lr
   207d4:	add	r2, r1, #1
   207d8:	str	r2, [r0, #4]
   207dc:	ldr	r0, [r0, #8]
   207e0:	ldr	r0, [r0, r1, lsl #2]
   207e4:	b	188cc <fputs@plt+0x74e4>
   207e8:	mov	r2, #0
   207ec:	str	r2, [r0, #16]
   207f0:	strb	r1, [r0, #24]
   207f4:	bx	lr
   207f8:	ldr	r2, [r0]
   207fc:	ldr	r1, [r0, #4]
   20800:	cmp	r2, r1
   20804:	ble	2081c <fputs@plt+0xf434>
   20808:	add	r2, r1, #1
   2080c:	str	r2, [r0, #4]
   20810:	ldr	r0, [r0, #8]
   20814:	ldr	r0, [r0, r1, lsl #2]
   20818:	b	187b8 <fputs@plt+0x73d0>
   2081c:	vmov.i32	d0, #0	; 0x00000000
   20820:	bx	lr
   20824:	sub	sp, sp, #16
   20828:	vstr	d0, [sp, #8]
   2082c:	vldr	d16, [sp, #8]
   20830:	vstr	d16, [sp]
   20834:	vldr	d16, [sp, #8]
   20838:	vldr	d17, [sp]
   2083c:	mov	r0, #0
   20840:	vcmp.f64	d16, d17
   20844:	vmrs	APSR_nzcv, fpscr
   20848:	movwne	r0, #1
   2084c:	add	sp, sp, #16
   20850:	bx	lr
   20854:	ldr	r2, [r1]
   20858:	cmp	r2, #1
   2085c:	movlt	r0, #48	; 0x30
   20860:	uxtblt	r0, r0
   20864:	bxlt	lr
   20868:	sub	r2, r2, #1
   2086c:	str	r2, [r1]
   20870:	vldr	d16, [r0]
   20874:	vcvt.s32.f64	s0, d16
   20878:	vmov	r1, s0
   2087c:	vcvt.f64.s32	d17, s0
   20880:	vmov.f64	d18, #36	; 0x41200000  10.0
   20884:	vsub.f64	d16, d16, d17
   20888:	vmul.f64	d16, d16, d18
   2088c:	vstr	d16, [r0]
   20890:	add	r0, r1, #48	; 0x30
   20894:	uxtb	r0, r0
   20898:	bx	lr
   2089c:	ldr	r2, [r0]
   208a0:	ldr	r1, [r0, #4]
   208a4:	cmp	r2, r1
   208a8:	movle	r0, #0
   208ac:	bxle	lr
   208b0:	add	r2, r1, #1
   208b4:	str	r2, [r0, #4]
   208b8:	ldr	r0, [r0, #8]
   208bc:	ldr	r0, [r0, r1, lsl #2]
   208c0:	b	18740 <fputs@plt+0x7358>
   208c4:	push	{r4, r5, fp, lr}
   208c8:	add	fp, sp, #8
   208cc:	mov	r4, r2
   208d0:	mov	r5, r0
   208d4:	asr	r0, r1, #31
   208d8:	ldr	r2, [r5, #12]
   208dc:	ldr	r3, [r5, #16]
   208e0:	adds	r2, r2, r1
   208e4:	adc	r0, r0, #0
   208e8:	subs	r2, r2, r3
   208ec:	sbcs	r0, r0, #0
   208f0:	bge	20900 <fputs@plt+0xf518>
   208f4:	cmp	r1, #1
   208f8:	poplt	{r4, r5, fp, pc}
   208fc:	b	20914 <fputs@plt+0xf52c>
   20900:	mov	r0, r5
   20904:	bl	209b0 <fputs@plt+0xf5c8>
   20908:	mov	r1, r0
   2090c:	cmp	r0, #1
   20910:	blt	20934 <fputs@plt+0xf54c>
   20914:	ldr	r0, [r5, #8]
   20918:	ldr	r2, [r5, #12]
   2091c:	add	r3, r2, #1
   20920:	str	r3, [r5, #12]
   20924:	strb	r4, [r0, r2]
   20928:	sub	r1, r1, #1
   2092c:	cmp	r1, #0
   20930:	bgt	20914 <fputs@plt+0xf52c>
   20934:	pop	{r4, r5, fp, pc}
   20938:	push	{r4, r5, fp, lr}
   2093c:	add	fp, sp, #8
   20940:	mov	r4, r1
   20944:	mov	r5, r0
   20948:	mov	r0, r1
   2094c:	bl	13690 <fputs@plt+0x22a8>
   20950:	mov	r2, r0
   20954:	mov	r0, r5
   20958:	mov	r1, r4
   2095c:	pop	{r4, r5, fp, lr}
   20960:	b	20784 <fputs@plt+0xf39c>
   20964:	push	{r4, r5, r6, sl, fp, lr}
   20968:	add	fp, sp, #16
   2096c:	mov	r5, r1
   20970:	mov	r4, r0
   20974:	mov	r1, r2
   20978:	bl	209b0 <fputs@plt+0xf5c8>
   2097c:	cmp	r0, #1
   20980:	blt	209ac <fputs@plt+0xf5c4>
   20984:	mov	r6, r0
   20988:	ldr	r0, [r4, #8]
   2098c:	ldr	r1, [r4, #12]
   20990:	add	r0, r0, r1
   20994:	mov	r1, r5
   20998:	mov	r2, r6
   2099c:	bl	11244 <memcpy@plt>
   209a0:	ldr	r0, [r4, #12]
   209a4:	add	r0, r0, r6
   209a8:	str	r0, [r4, #12]
   209ac:	pop	{r4, r5, r6, sl, fp, pc}
   209b0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   209b4:	add	fp, sp, #24
   209b8:	mov	r8, r1
   209bc:	mov	r4, r0
   209c0:	ldrb	r1, [r0, #24]
   209c4:	mov	r0, #0
   209c8:	cmp	r1, #0
   209cc:	beq	209d4 <fputs@plt+0xf5ec>
   209d0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   209d4:	ldr	r0, [r4, #20]
   209d8:	cmp	r0, #0
   209dc:	beq	20a48 <fputs@plt+0xf660>
   209e0:	ldrb	r1, [r4, #25]
   209e4:	mov	r3, #0
   209e8:	tst	r1, #4
   209ec:	mov	r1, #0
   209f0:	ldrne	r1, [r4, #8]
   209f4:	add	r2, r8, #1
   209f8:	asr	r6, r2, #31
   209fc:	ldr	r5, [r4, #12]
   20a00:	adds	ip, r5, r2
   20a04:	adc	r6, r6, #0
   20a08:	adds	r2, ip, r5
   20a0c:	adc	r5, r6, #0
   20a10:	subs	r7, r0, r2
   20a14:	rscs	r7, r5, #0
   20a18:	movwlt	r3, #1
   20a1c:	cmp	r3, #0
   20a20:	movne	r5, r6
   20a24:	movne	r2, ip
   20a28:	subs	r0, r0, r2
   20a2c:	rscs	r0, r5, #0
   20a30:	bge	20a68 <fputs@plt+0xf680>
   20a34:	mov	r0, r4
   20a38:	bl	20b04 <fputs@plt+0xf71c>
   20a3c:	mov	r0, r4
   20a40:	mov	r1, #2
   20a44:	b	20af8 <fputs@plt+0xf710>
   20a48:	ldr	r5, [r4, #12]
   20a4c:	ldr	r6, [r4, #16]
   20a50:	mov	r0, r4
   20a54:	mov	r1, #2
   20a58:	bl	207e8 <fputs@plt+0xf400>
   20a5c:	mvn	r0, r5
   20a60:	add	r0, r6, r0
   20a64:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20a68:	str	r2, [r4, #16]
   20a6c:	ldr	r0, [r4]
   20a70:	cmp	r0, #0
   20a74:	beq	20a84 <fputs@plt+0xf69c>
   20a78:	mov	r3, #0
   20a7c:	bl	20b40 <fputs@plt+0xf758>
   20a80:	b	20a90 <fputs@plt+0xf6a8>
   20a84:	mov	r0, r1
   20a88:	mov	r3, #0
   20a8c:	bl	1447c <fputs@plt+0x3094>
   20a90:	mov	r6, r0
   20a94:	cmp	r0, #0
   20a98:	beq	20ae8 <fputs@plt+0xf700>
   20a9c:	ldrb	r0, [r4, #25]
   20aa0:	tst	r0, #4
   20aa4:	bne	20ac0 <fputs@plt+0xf6d8>
   20aa8:	ldr	r2, [r4, #12]
   20aac:	cmp	r2, #0
   20ab0:	beq	20ac0 <fputs@plt+0xf6d8>
   20ab4:	ldr	r1, [r4, #8]
   20ab8:	mov	r0, r6
   20abc:	bl	11244 <memcpy@plt>
   20ac0:	str	r6, [r4, #8]
   20ac4:	ldr	r0, [r4]
   20ac8:	mov	r1, r6
   20acc:	bl	20738 <fputs@plt+0xf350>
   20ad0:	str	r0, [r4, #16]
   20ad4:	ldrb	r0, [r4, #25]
   20ad8:	orr	r0, r0, #4
   20adc:	strb	r0, [r4, #25]
   20ae0:	mov	r0, r8
   20ae4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20ae8:	mov	r0, r4
   20aec:	bl	20b04 <fputs@plt+0xf71c>
   20af0:	mov	r0, r4
   20af4:	mov	r1, #1
   20af8:	bl	207e8 <fputs@plt+0xf400>
   20afc:	mov	r0, #0
   20b00:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20b04:	push	{r4, sl, fp, lr}
   20b08:	add	fp, sp, #8
   20b0c:	mov	r4, r0
   20b10:	ldrb	r0, [r0, #25]
   20b14:	tst	r0, #4
   20b18:	beq	20b34 <fputs@plt+0xf74c>
   20b1c:	ldr	r0, [r4]
   20b20:	ldr	r1, [r4, #8]
   20b24:	bl	13ddc <fputs@plt+0x29f4>
   20b28:	ldrb	r0, [r4, #25]
   20b2c:	and	r0, r0, #251	; 0xfb
   20b30:	strb	r0, [r4, #25]
   20b34:	mov	r0, #0
   20b38:	str	r0, [r4, #8]
   20b3c:	pop	{r4, sl, fp, pc}
   20b40:	push	{r4, r5, r6, r7, fp, lr}
   20b44:	add	fp, sp, #16
   20b48:	mov	r4, r3
   20b4c:	mov	r5, r2
   20b50:	mov	r7, r0
   20b54:	cmp	r1, #0
   20b58:	beq	20b9c <fputs@plt+0xf7b4>
   20b5c:	mov	r6, r1
   20b60:	mov	r0, r7
   20b64:	bl	20710 <fputs@plt+0xf328>
   20b68:	cmp	r0, #0
   20b6c:	beq	20b84 <fputs@plt+0xf79c>
   20b70:	mov	r0, #260	; 0x104
   20b74:	ldrh	r0, [r7, r0]
   20b78:	subs	r0, r0, r5
   20b7c:	rscs	r0, r4, #0
   20b80:	bcs	20bb0 <fputs@plt+0xf7c8>
   20b84:	mov	r0, r7
   20b88:	mov	r1, r6
   20b8c:	mov	r2, r5
   20b90:	mov	r3, r4
   20b94:	pop	{r4, r5, r6, r7, fp, lr}
   20b98:	b	20c60 <fputs@plt+0xf878>
   20b9c:	mov	r0, r7
   20ba0:	mov	r2, r5
   20ba4:	mov	r3, r4
   20ba8:	pop	{r4, r5, r6, r7, fp, lr}
   20bac:	b	20bb8 <fputs@plt+0xf7d0>
   20bb0:	mov	r0, r6
   20bb4:	pop	{r4, r5, r6, r7, fp, pc}
   20bb8:	push	{r4, sl, fp, lr}
   20bbc:	add	fp, sp, #8
   20bc0:	ldr	r1, [r0, #256]	; 0x100
   20bc4:	cmp	r1, #0
   20bc8:	beq	20be4 <fputs@plt+0xf7fc>
   20bcc:	ldrb	r4, [r0, #69]	; 0x45
   20bd0:	mov	r1, #0
   20bd4:	cmp	r4, #0
   20bd8:	beq	20c58 <fputs@plt+0xf870>
   20bdc:	mov	r0, r1
   20be0:	pop	{r4, sl, fp, pc}
   20be4:	mov	r1, #260	; 0x104
   20be8:	ldrh	r1, [r0, r1]
   20bec:	subs	r1, r1, r2
   20bf0:	rscs	r1, r3, #0
   20bf4:	bcs	20c0c <fputs@plt+0xf824>
   20bf8:	ldr	r1, [r0, #276]	; 0x114
   20bfc:	add	r1, r1, #1
   20c00:	str	r1, [r0, #276]	; 0x114
   20c04:	pop	{r4, sl, fp, lr}
   20c08:	b	20d10 <fputs@plt+0xf928>
   20c0c:	ldr	r1, [r0, #284]	; 0x11c
   20c10:	cmp	r1, #0
   20c14:	beq	20c4c <fputs@plt+0xf864>
   20c18:	ldr	r2, [r1]
   20c1c:	str	r2, [r0, #284]	; 0x11c
   20c20:	add	lr, r0, #264	; 0x108
   20c24:	ldm	lr, {r3, ip, lr}
   20c28:	add	r4, r3, #1
   20c2c:	str	r4, [r0, #264]	; 0x108
   20c30:	add	r2, lr, #1
   20c34:	str	r2, [r0, #272]	; 0x110
   20c38:	cmp	r3, ip
   20c3c:	blt	20bdc <fputs@plt+0xf7f4>
   20c40:	str	r4, [r0, #268]	; 0x10c
   20c44:	mov	r0, r1
   20c48:	pop	{r4, sl, fp, pc}
   20c4c:	ldr	r1, [r0, #280]	; 0x118
   20c50:	add	r1, r1, #1
   20c54:	str	r1, [r0, #280]	; 0x118
   20c58:	pop	{r4, sl, fp, lr}
   20c5c:	b	20d10 <fputs@plt+0xf928>
   20c60:	push	{r4, r5, r6, r7, fp, lr}
   20c64:	add	fp, sp, #16
   20c68:	mov	r5, r1
   20c6c:	mov	r4, r0
   20c70:	ldrb	r1, [r0, #69]	; 0x45
   20c74:	mov	r0, #0
   20c78:	cmp	r1, #0
   20c7c:	beq	20c84 <fputs@plt+0xf89c>
   20c80:	pop	{r4, r5, r6, r7, fp, pc}
   20c84:	mov	r6, r3
   20c88:	mov	r7, r2
   20c8c:	mov	r0, r4
   20c90:	mov	r1, r5
   20c94:	bl	20710 <fputs@plt+0xf328>
   20c98:	cmp	r0, #0
   20c9c:	beq	20ce8 <fputs@plt+0xf900>
   20ca0:	mov	r0, r4
   20ca4:	mov	r2, r7
   20ca8:	mov	r3, r6
   20cac:	bl	20bb8 <fputs@plt+0xf7d0>
   20cb0:	mov	r6, r0
   20cb4:	cmp	r0, #0
   20cb8:	mov	r0, #0
   20cbc:	beq	20c80 <fputs@plt+0xf898>
   20cc0:	mov	r0, #260	; 0x104
   20cc4:	ldrh	r2, [r4, r0]
   20cc8:	mov	r0, r6
   20ccc:	mov	r1, r5
   20cd0:	bl	11244 <memcpy@plt>
   20cd4:	mov	r0, r4
   20cd8:	mov	r1, r5
   20cdc:	bl	13ddc <fputs@plt+0x29f4>
   20ce0:	mov	r0, r6
   20ce4:	pop	{r4, r5, r6, r7, fp, pc}
   20ce8:	mov	r0, r5
   20cec:	mov	r2, r7
   20cf0:	mov	r3, r6
   20cf4:	bl	1447c <fputs@plt+0x3094>
   20cf8:	cmp	r0, #0
   20cfc:	popne	{r4, r5, r6, r7, fp, pc}
   20d00:	mov	r0, r4
   20d04:	bl	19164 <fputs@plt+0x7d7c>
   20d08:	mov	r0, #0
   20d0c:	pop	{r4, r5, r6, r7, fp, pc}
   20d10:	push	{r4, r5, fp, lr}
   20d14:	add	fp, sp, #8
   20d18:	mov	r1, r3
   20d1c:	mov	r4, r0
   20d20:	mov	r0, r2
   20d24:	bl	141fc <fputs@plt+0x2e14>
   20d28:	mov	r5, r0
   20d2c:	cmp	r0, #0
   20d30:	moveq	r0, r4
   20d34:	bleq	19164 <fputs@plt+0x7d7c>
   20d38:	mov	r0, r5
   20d3c:	pop	{r4, r5, fp, pc}
   20d40:	movw	r0, #6660	; 0x1a04
   20d44:	movt	r0, #8
   20d48:	bx	lr
   20d4c:	push	{r4, sl, fp, lr}
   20d50:	add	fp, sp, #8
   20d54:	mov	r4, r0
   20d58:	bl	21ca4 <fputs@plt+0x108bc>
   20d5c:	mov	r0, r4
   20d60:	mov	r1, #0
   20d64:	bl	2142c <fputs@plt+0x10044>
   20d68:	ldr	r0, [r4, #8]
   20d6c:	cmp	r0, #0
   20d70:	beq	20d84 <fputs@plt+0xf99c>
   20d74:	ldr	r0, [r0, #32]
   20d78:	cmp	r0, #0
   20d7c:	movne	r0, r4
   20d80:	blne	21d50 <fputs@plt+0x10968>
   20d84:	mov	r0, r4
   20d88:	bl	21d78 <fputs@plt+0x10990>
   20d8c:	mov	r0, r4
   20d90:	bl	21de0 <fputs@plt+0x109f8>
   20d94:	mov	r0, #0
   20d98:	pop	{r4, sl, fp, pc}
   20d9c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20da0:	add	fp, sp, #24
   20da4:	sub	sp, sp, #8
   20da8:	mov	r4, r2
   20dac:	mov	r8, r1
   20db0:	mov	r9, r0
   20db4:	ldrd	r0, [r0, #48]	; 0x30
   20db8:	ldr	r5, [fp, #12]
   20dbc:	ldr	r7, [fp, #8]
   20dc0:	subs	r2, r7, r0
   20dc4:	sbcs	r2, r5, r1
   20dc8:	bge	20e10 <fputs@plt+0xfa28>
   20dcc:	asr	r2, r4, #31
   20dd0:	adds	r3, r4, r7
   20dd4:	adc	r2, r2, r5
   20dd8:	subs	r3, r0, r3
   20ddc:	sbcs	r1, r1, r2
   20de0:	bge	20e68 <fputs@plt+0xfa80>
   20de4:	sub	r6, r0, r7
   20de8:	ldr	r0, [r9, #72]	; 0x48
   20dec:	add	r1, r0, r7
   20df0:	mov	r0, r8
   20df4:	mov	r2, r6
   20df8:	bl	11244 <memcpy@plt>
   20dfc:	asr	r0, r6, #31
   20e00:	adds	r7, r6, r7
   20e04:	adc	r5, r0, r5
   20e08:	sub	r4, r4, r6
   20e0c:	add	r8, r8, r6
   20e10:	str	r8, [sp]
   20e14:	str	r4, [sp, #4]
   20e18:	mov	r0, r9
   20e1c:	mov	r2, r7
   20e20:	mov	r3, r5
   20e24:	bl	22248 <fputs@plt+0x10e60>
   20e28:	mov	r5, r0
   20e2c:	mov	r0, #0
   20e30:	cmp	r4, r5
   20e34:	beq	20e60 <fputs@plt+0xfa78>
   20e38:	cmp	r5, #0
   20e3c:	bmi	20e88 <fputs@plt+0xfaa0>
   20e40:	mov	r0, r9
   20e44:	mov	r1, #0
   20e48:	bl	2233c <fputs@plt+0x10f54>
   20e4c:	add	r0, r8, r5
   20e50:	sub	r2, r4, r5
   20e54:	mov	r1, #0
   20e58:	bl	1119c <memset@plt>
   20e5c:	movw	r0, #522	; 0x20a
   20e60:	sub	sp, fp, #24
   20e64:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20e68:	ldr	r0, [r9, #72]	; 0x48
   20e6c:	add	r1, r0, r7
   20e70:	mov	r0, r8
   20e74:	mov	r2, r4
   20e78:	bl	11244 <memcpy@plt>
   20e7c:	mov	r0, #0
   20e80:	sub	sp, fp, #24
   20e84:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20e88:	movw	r0, #266	; 0x10a
   20e8c:	sub	sp, fp, #24
   20e90:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20e94:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20e98:	add	fp, sp, #24
   20e9c:	sub	sp, sp, #8
   20ea0:	mov	r6, r2
   20ea4:	mov	r7, r1
   20ea8:	mov	r9, r0
   20eac:	stm	sp, {r1, r2}
   20eb0:	ldr	r5, [fp, #8]
   20eb4:	ldr	r4, [fp, #12]
   20eb8:	mov	r2, r5
   20ebc:	mov	r3, r4
   20ec0:	bl	22344 <fputs@plt+0x10f5c>
   20ec4:	mov	r8, #0
   20ec8:	cmp	r0, r6
   20ecc:	mov	r1, #0
   20ed0:	movwlt	r1, #1
   20ed4:	bge	20f1c <fputs@plt+0xfb34>
   20ed8:	cmp	r0, #1
   20edc:	blt	20f1c <fputs@plt+0xfb34>
   20ee0:	sub	r6, r6, r0
   20ee4:	add	r7, r7, r0
   20ee8:	str	r7, [sp]
   20eec:	str	r6, [sp, #4]
   20ef0:	adds	r5, r5, r0
   20ef4:	adc	r4, r4, r0, asr #31
   20ef8:	mov	r0, r9
   20efc:	mov	r2, r5
   20f00:	mov	r3, r4
   20f04:	bl	22344 <fputs@plt+0x10f5c>
   20f08:	cmp	r6, r0
   20f0c:	mov	r1, #0
   20f10:	movwgt	r1, #1
   20f14:	cmpgt	r0, #0
   20f18:	bgt	20ee0 <fputs@plt+0xfaf8>
   20f1c:	cmp	r1, #0
   20f20:	beq	20f4c <fputs@plt+0xfb64>
   20f24:	cmn	r0, #1
   20f28:	bgt	20f3c <fputs@plt+0xfb54>
   20f2c:	ldr	r0, [r9, #20]
   20f30:	movw	r8, #778	; 0x30a
   20f34:	cmp	r0, #28
   20f38:	bne	20f4c <fputs@plt+0xfb64>
   20f3c:	mov	r0, r9
   20f40:	mov	r1, #0
   20f44:	bl	2233c <fputs@plt+0x10f54>
   20f48:	mov	r8, #13
   20f4c:	mov	r0, r8
   20f50:	sub	sp, fp, #24
   20f54:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20f58:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20f5c:	add	fp, sp, #24
   20f60:	mov	r7, r3
   20f64:	mov	r8, r2
   20f68:	mov	r4, r0
   20f6c:	ldr	r2, [r0, #40]	; 0x28
   20f70:	cmp	r2, #1
   20f74:	blt	20fa0 <fputs@plt+0xfbb8>
   20f78:	adds	r0, r8, r2
   20f7c:	adc	r1, r7, r2, asr #31
   20f80:	subs	r5, r0, #1
   20f84:	sbc	r6, r1, #0
   20f88:	asr	r3, r2, #31
   20f8c:	mov	r0, r5
   20f90:	mov	r1, r6
   20f94:	bl	7e668 <fputs@plt+0x6d280>
   20f98:	subs	r8, r5, r2
   20f9c:	sbc	r7, r6, r3
   20fa0:	ldr	r0, [r4, #12]
   20fa4:	mov	r2, r8
   20fa8:	mov	r3, r7
   20fac:	bl	22418 <fputs@plt+0x11030>
   20fb0:	cmp	r0, #0
   20fb4:	beq	20fec <fputs@plt+0xfc04>
   20fb8:	bl	113dc <__errno_location@plt>
   20fbc:	ldr	r1, [r0]
   20fc0:	mov	r0, r4
   20fc4:	bl	2233c <fputs@plt+0x10f54>
   20fc8:	ldr	r2, [r4, #32]
   20fcc:	movw	r5, #1546	; 0x60a
   20fd0:	movw	r1, #20538	; 0x503a
   20fd4:	movt	r1, #8
   20fd8:	movw	r0, #1546	; 0x60a
   20fdc:	movw	r3, #31121	; 0x7991
   20fe0:	bl	2209c <fputs@plt+0x10cb4>
   20fe4:	mov	r0, r5
   20fe8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20fec:	ldr	r0, [r4, #48]!	; 0x30
   20ff0:	ldr	r1, [r4, #4]
   20ff4:	mov	r5, #0
   20ff8:	subs	r0, r8, r0
   20ffc:	sbcs	r0, r7, r1
   21000:	strlt	r8, [r4]
   21004:	strlt	r7, [r4, #4]
   21008:	mov	r0, r5
   2100c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   21010:	push	{r4, r5, fp, lr}
   21014:	add	fp, sp, #8
   21018:	sub	sp, sp, #8
   2101c:	mov	r4, r0
   21020:	ldr	r0, [r0, #12]
   21024:	bl	2246c <fputs@plt+0x11084>
   21028:	cmp	r0, #0
   2102c:	beq	21060 <fputs@plt+0xfc78>
   21030:	bl	113dc <__errno_location@plt>
   21034:	ldr	r1, [r0]
   21038:	mov	r0, r4
   2103c:	bl	2233c <fputs@plt+0x10f54>
   21040:	ldr	r2, [r4, #32]
   21044:	movw	r5, #1034	; 0x40a
   21048:	movw	r1, #20821	; 0x5155
   2104c:	movt	r1, #8
   21050:	movw	r0, #1034	; 0x40a
   21054:	movw	r3, #31076	; 0x7964
   21058:	bl	2209c <fputs@plt+0x10cb4>
   2105c:	b	210b4 <fputs@plt+0xfccc>
   21060:	ldrb	r0, [r4, #18]
   21064:	mov	r5, #0
   21068:	tst	r0, #8
   2106c:	beq	210b4 <fputs@plt+0xfccc>
   21070:	movw	r0, #41900	; 0xa3ac
   21074:	movt	r0, #9
   21078:	ldr	r2, [r0, #208]	; 0xd0
   2107c:	ldr	r0, [r4, #32]
   21080:	add	r1, sp, #4
   21084:	blx	r2
   21088:	cmp	r0, #0
   2108c:	bne	210a8 <fputs@plt+0xfcc0>
   21090:	ldr	r0, [sp, #4]
   21094:	bl	2246c <fputs@plt+0x11084>
   21098:	ldr	r1, [sp, #4]
   2109c:	mov	r0, r4
   210a0:	movw	r2, #31090	; 0x7972
   210a4:	bl	221ac <fputs@plt+0x10dc4>
   210a8:	ldrh	r0, [r4, #18]
   210ac:	bic	r0, r0, #8
   210b0:	strh	r0, [r4, #18]
   210b4:	mov	r0, r5
   210b8:	sub	sp, fp, #8
   210bc:	pop	{r4, r5, fp, pc}
   210c0:	push	{r4, r5, fp, lr}
   210c4:	add	fp, sp, #8
   210c8:	sub	sp, sp, #104	; 0x68
   210cc:	mov	r4, r1
   210d0:	mov	r5, r0
   210d4:	movw	r0, #41900	; 0xa3ac
   210d8:	movt	r0, #9
   210dc:	ldr	r2, [r0, #64]	; 0x40
   210e0:	ldr	r0, [r5, #12]
   210e4:	mov	r1, sp
   210e8:	blx	r2
   210ec:	cmp	r0, #0
   210f0:	beq	21110 <fputs@plt+0xfd28>
   210f4:	bl	113dc <__errno_location@plt>
   210f8:	ldr	r1, [r0]
   210fc:	mov	r0, r5
   21100:	bl	2233c <fputs@plt+0x10f54>
   21104:	movw	r0, #1802	; 0x70a
   21108:	sub	sp, fp, #8
   2110c:	pop	{r4, r5, fp, pc}
   21110:	ldr	r0, [sp, #48]	; 0x30
   21114:	ldr	r1, [sp, #52]	; 0x34
   21118:	eor	r2, r0, #1
   2111c:	orrs	r2, r2, r1
   21120:	moveq	r1, r2
   21124:	movne	r2, r0
   21128:	str	r2, [r4]
   2112c:	str	r1, [r4, #4]
   21130:	mov	r0, #0
   21134:	sub	sp, fp, #8
   21138:	pop	{r4, r5, fp, pc}
   2113c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21140:	add	fp, sp, #28
   21144:	sub	sp, sp, #44	; 0x2c
   21148:	mov	r4, r0
   2114c:	ldrb	r0, [r0, #16]
   21150:	mov	r6, #0
   21154:	cmp	r0, r1
   21158:	bge	21420 <fputs@plt+0x10038>
   2115c:	mov	r5, r1
   21160:	ldr	r7, [r4, #8]
   21164:	ldrb	r1, [r7, #20]
   21168:	cmp	r0, r1
   2116c:	beq	21184 <fputs@plt+0xfd9c>
   21170:	mov	r6, #5
   21174:	cmp	r5, #1
   21178:	bgt	21420 <fputs@plt+0x10038>
   2117c:	cmp	r1, #2
   21180:	bhi	21420 <fputs@plt+0x10038>
   21184:	add	r2, sp, #8
   21188:	add	sl, r2, #8
   2118c:	add	r9, r2, #16
   21190:	cmp	r5, #1
   21194:	bne	211cc <fputs@plt+0xfde4>
   21198:	sub	r0, r1, #1
   2119c:	uxtb	r0, r0
   211a0:	cmp	r0, #2
   211a4:	bcs	211f4 <fputs@plt+0xfe0c>
   211a8:	mov	r0, #1
   211ac:	strb	r0, [r4, #16]
   211b0:	ldr	r0, [r7, #16]
   211b4:	ldr	r1, [r7, #32]
   211b8:	add	r0, r0, #1
   211bc:	str	r0, [r7, #16]
   211c0:	add	r0, r1, #1
   211c4:	str	r0, [r7, #32]
   211c8:	b	2141c <fputs@plt+0x10034>
   211cc:	mov	r1, #0
   211d0:	mov	r2, #1
   211d4:	str	r2, [r9]
   211d8:	str	r1, [r9, #4]
   211dc:	strh	r1, [sp, #10]
   211e0:	cmp	r5, #4
   211e4:	bne	21310 <fputs@plt+0xff28>
   211e8:	cmp	r0, #2
   211ec:	bls	21204 <fputs@plt+0xfe1c>
   211f0:	b	21318 <fputs@plt+0xff30>
   211f4:	mov	r1, #0
   211f8:	mov	r0, #1
   211fc:	strd	r0, [r9]
   21200:	strh	r1, [sp, #10]
   21204:	subs	r0, r5, #1
   21208:	movwne	r0, #1
   2120c:	strh	r0, [sp, #8]
   21210:	movw	r8, #41896	; 0xa3a8
   21214:	movt	r8, #9
   21218:	ldr	r0, [r8]
   2121c:	asr	r1, r0, #31
   21220:	strd	r0, [sl]
   21224:	add	r1, sp, #8
   21228:	mov	r0, r4
   2122c:	bl	22470 <fputs@plt+0x11088>
   21230:	cmp	r0, #0
   21234:	beq	2126c <fputs@plt+0xfe84>
   21238:	bl	113dc <__errno_location@plt>
   2123c:	ldr	r5, [r0]
   21240:	mov	r0, r5
   21244:	bl	22544 <fputs@plt+0x1115c>
   21248:	mov	r6, #5
   2124c:	cmp	r0, #5
   21250:	beq	21420 <fputs@plt+0x10038>
   21254:	mov	r7, r0
   21258:	mov	r0, r4
   2125c:	mov	r1, r5
   21260:	bl	2233c <fputs@plt+0x10f54>
   21264:	mov	r6, r7
   21268:	b	21420 <fputs@plt+0x10038>
   2126c:	cmp	r5, #1
   21270:	bne	21310 <fputs@plt+0xff28>
   21274:	ldr	r0, [r8]
   21278:	add	r0, r0, #2
   2127c:	asr	r1, r0, #31
   21280:	strd	r0, [sl]
   21284:	mov	r1, #0
   21288:	movw	r0, #510	; 0x1fe
   2128c:	strd	r0, [r9]
   21290:	add	r1, sp, #8
   21294:	mov	r0, r4
   21298:	bl	22470 <fputs@plt+0x11088>
   2129c:	cmp	r0, #0
   212a0:	mov	r6, #0
   212a4:	mov	r0, #0
   212a8:	str	r0, [sp, #4]
   212ac:	beq	212c4 <fputs@plt+0xfedc>
   212b0:	bl	113dc <__errno_location@plt>
   212b4:	ldr	r0, [r0]
   212b8:	str	r0, [sp, #4]
   212bc:	bl	22544 <fputs@plt+0x1115c>
   212c0:	mov	r6, r0
   212c4:	ldr	r0, [r8]
   212c8:	asr	r1, r0, #31
   212cc:	strd	r0, [sl]
   212d0:	mov	r0, #1
   212d4:	mov	r1, #0
   212d8:	strd	r0, [r9]
   212dc:	mov	r0, #2
   212e0:	strh	r0, [sp, #8]
   212e4:	add	r1, sp, #8
   212e8:	mov	r0, r4
   212ec:	bl	22470 <fputs@plt+0x11088>
   212f0:	cmp	r6, #0
   212f4:	bne	213dc <fputs@plt+0xfff4>
   212f8:	cmp	r0, #0
   212fc:	beq	213dc <fputs@plt+0xfff4>
   21300:	bl	113dc <__errno_location@plt>
   21304:	ldr	r1, [r0]
   21308:	movw	r6, #2058	; 0x80a
   2130c:	b	213f0 <fputs@plt+0x10008>
   21310:	cmp	r5, #4
   21314:	bne	21340 <fputs@plt+0xff58>
   21318:	ldr	r0, [r7, #16]
   2131c:	mov	r6, #5
   21320:	cmp	r0, #1
   21324:	bgt	213cc <fputs@plt+0xffe4>
   21328:	mov	r0, #1
   2132c:	strh	r0, [sp, #8]
   21330:	movw	r0, #41896	; 0xa3a8
   21334:	movt	r0, #9
   21338:	ldr	r1, [r0]
   2133c:	b	21368 <fputs@plt+0xff80>
   21340:	mov	r0, #1
   21344:	strh	r0, [sp, #8]
   21348:	movw	r1, #41896	; 0xa3a8
   2134c:	movt	r1, #9
   21350:	ldr	r1, [r1]
   21354:	cmp	r5, #2
   21358:	bne	21368 <fputs@plt+0xff80>
   2135c:	add	r2, r1, #1
   21360:	mov	r1, #0
   21364:	b	21374 <fputs@plt+0xff8c>
   21368:	add	r2, r1, #2
   2136c:	mov	r1, #0
   21370:	movw	r0, #510	; 0x1fe
   21374:	asr	r3, r2, #31
   21378:	strd	r2, [sl]
   2137c:	strd	r0, [r9]
   21380:	add	r1, sp, #8
   21384:	mov	r0, r4
   21388:	bl	22470 <fputs@plt+0x11088>
   2138c:	cmp	r0, #0
   21390:	beq	21414 <fputs@plt+0x1002c>
   21394:	bl	113dc <__errno_location@plt>
   21398:	ldr	r8, [r0]
   2139c:	mov	r0, r8
   213a0:	bl	22544 <fputs@plt+0x1115c>
   213a4:	mov	r6, r0
   213a8:	cmp	r0, #5
   213ac:	beq	213c4 <fputs@plt+0xffdc>
   213b0:	mov	r0, r4
   213b4:	mov	r1, r8
   213b8:	bl	2233c <fputs@plt+0x10f54>
   213bc:	cmp	r6, #0
   213c0:	beq	21414 <fputs@plt+0x1002c>
   213c4:	cmp	r5, #4
   213c8:	bne	21420 <fputs@plt+0x10038>
   213cc:	mov	r0, #3
   213d0:	strb	r0, [r4, #16]
   213d4:	strb	r0, [r7, #20]
   213d8:	b	21420 <fputs@plt+0x10038>
   213dc:	cmp	r6, #0
   213e0:	beq	213fc <fputs@plt+0x10014>
   213e4:	cmp	r6, #5
   213e8:	ldr	r1, [sp, #4]
   213ec:	beq	21420 <fputs@plt+0x10038>
   213f0:	mov	r0, r4
   213f4:	bl	2233c <fputs@plt+0x10f54>
   213f8:	b	21420 <fputs@plt+0x10038>
   213fc:	mov	r0, #1
   21400:	strb	r0, [r4, #16]
   21404:	str	r0, [r7, #16]
   21408:	ldr	r0, [r7, #32]
   2140c:	add	r0, r0, #1
   21410:	str	r0, [r7, #32]
   21414:	strb	r5, [r4, #16]
   21418:	strb	r5, [r7, #20]
   2141c:	mov	r6, #0
   21420:	mov	r0, r6
   21424:	sub	sp, fp, #28
   21428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2142c:	b	22610 <fputs@plt+0x11228>
   21430:	push	{r4, r5, r6, r7, fp, lr}
   21434:	add	fp, sp, #16
   21438:	sub	sp, sp, #32
   2143c:	mov	r4, r1
   21440:	mov	r5, r0
   21444:	ldr	r0, [r0, #8]
   21448:	ldrb	r1, [r0, #20]
   2144c:	cmp	r1, #1
   21450:	bhi	214dc <fputs@plt+0x100f4>
   21454:	ldrb	r0, [r0, #21]
   21458:	mov	r7, #0
   2145c:	cmp	r0, #0
   21460:	mov	r0, #0
   21464:	bne	214e4 <fputs@plt+0x100fc>
   21468:	mov	r0, sp
   2146c:	add	r1, r0, #8
   21470:	add	r0, r0, #16
   21474:	mov	r7, #0
   21478:	strh	r7, [sp, #2]
   2147c:	movw	r2, #41896	; 0xa3a8
   21480:	movt	r2, #9
   21484:	ldr	r2, [r2]
   21488:	add	r2, r2, #1
   2148c:	asr	r3, r2, #31
   21490:	strd	r2, [r1]
   21494:	mov	r6, #1
   21498:	strd	r6, [r0]
   2149c:	strh	r6, [sp]
   214a0:	movw	r0, #41900	; 0xa3ac
   214a4:	movt	r0, #9
   214a8:	ldr	r3, [r0, #88]	; 0x58
   214ac:	ldr	r0, [r5, #12]
   214b0:	mov	r2, sp
   214b4:	mov	r1, #12
   214b8:	blx	r3
   214bc:	cmp	r0, #0
   214c0:	beq	214f0 <fputs@plt+0x10108>
   214c4:	bl	113dc <__errno_location@plt>
   214c8:	ldr	r1, [r0]
   214cc:	mov	r0, r5
   214d0:	bl	2233c <fputs@plt+0x10f54>
   214d4:	movw	r0, #3594	; 0xe0a
   214d8:	b	214e4 <fputs@plt+0x100fc>
   214dc:	mov	r0, #0
   214e0:	mov	r7, #1
   214e4:	str	r7, [r4]
   214e8:	sub	sp, fp, #16
   214ec:	pop	{r4, r5, r6, r7, fp, pc}
   214f0:	ldrh	r0, [sp]
   214f4:	subs	r7, r0, #2
   214f8:	movwne	r7, #1
   214fc:	mov	r0, #0
   21500:	b	214e4 <fputs@plt+0x100fc>
   21504:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   21508:	add	fp, sp, #24
   2150c:	mov	r5, r0
   21510:	sub	r0, r1, #1
   21514:	mov	r4, #12
   21518:	cmp	r0, #19
   2151c:	bhi	216cc <fputs@plt+0x102e4>
   21520:	mov	r6, r2
   21524:	add	r1, pc, #0
   21528:	ldr	pc, [r1, r0, lsl #2]
   2152c:	andeq	r1, r2, ip, ror r5
   21530:	andeq	r1, r2, ip, asr #13
   21534:	andeq	r1, r2, ip, asr #13
   21538:	andeq	r1, r2, r4, lsl #11
   2153c:	andeq	r1, r2, ip, lsl #11
   21540:	muleq	r2, ip, r5
   21544:	andeq	r1, r2, ip, asr #13
   21548:	andeq	r1, r2, ip, asr #13
   2154c:	andeq	r1, r2, ip, asr #13
   21550:	andeq	r1, r2, r8, lsr #11
   21554:	andeq	r1, r2, ip, asr #13
   21558:			; <UNDEFINED> instruction: 0x000215b4
   2155c:	andeq	r1, r2, ip, asr #11
   21560:	andeq	r1, r2, ip, asr #13
   21564:	andeq	r1, r2, ip, asr #13
   21568:	andeq	r1, r2, r0, ror #11
   2156c:	andeq	r1, r2, ip, asr #13
   21570:	andeq	r1, r2, ip, lsl r6
   21574:	andeq	r1, r2, ip, asr #13
   21578:			; <UNDEFINED> instruction: 0x000216bc
   2157c:	ldrb	r0, [r5, #16]
   21580:	b	216c4 <fputs@plt+0x102dc>
   21584:	ldr	r0, [r5, #20]
   21588:	b	216c4 <fputs@plt+0x102dc>
   2158c:	ldrd	r2, [r6]
   21590:	mov	r0, r5
   21594:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   21598:	b	22798 <fputs@plt+0x113b0>
   2159c:	ldr	r0, [r6]
   215a0:	str	r0, [r5, #40]	; 0x28
   215a4:	b	216c8 <fputs@plt+0x102e0>
   215a8:	mov	r0, r5
   215ac:	mov	r1, #4
   215b0:	b	215d4 <fputs@plt+0x101ec>
   215b4:	ldr	r0, [r5, #4]
   215b8:	ldr	r1, [r0, #16]
   215bc:	movw	r0, #20776	; 0x5128
   215c0:	movt	r0, #8
   215c4:	bl	158b0 <fputs@plt+0x44c8>
   215c8:	b	216c4 <fputs@plt+0x102dc>
   215cc:	mov	r0, r5
   215d0:	mov	r1, #16
   215d4:	mov	r2, r6
   215d8:	bl	229ac <fputs@plt+0x115c4>
   215dc:	b	216c8 <fputs@plt+0x102e0>
   215e0:	ldr	r0, [r5, #4]
   215e4:	ldr	r0, [r0, #8]
   215e8:	asr	r1, r0, #31
   215ec:	bl	14264 <fputs@plt+0x2e7c>
   215f0:	mov	r4, #0
   215f4:	cmp	r0, #0
   215f8:	beq	216cc <fputs@plt+0x102e4>
   215fc:	mov	r7, r0
   21600:	ldr	r0, [r5, #4]
   21604:	ldr	r0, [r0, #8]
   21608:	mov	r1, r7
   2160c:	bl	229e4 <fputs@plt+0x115fc>
   21610:	str	r7, [r6]
   21614:	mov	r0, r4
   21618:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2161c:	add	r0, r5, #64	; 0x40
   21620:	movw	r1, #41272	; 0xa138
   21624:	movt	r1, #9
   21628:	ldrd	r8, [r1, #184]	; 0xb8
   2162c:	ldrd	r2, [r6]
   21630:	ldr	r4, [r0]
   21634:	ldr	r1, [r0, #4]
   21638:	str	r4, [r6]
   2163c:	str	r1, [r6, #4]
   21640:	mov	r4, #0
   21644:	subs	r1, r8, r2
   21648:	sbcs	r1, r9, r3
   2164c:	mov	r1, #0
   21650:	movwlt	r1, #1
   21654:	cmp	r1, #0
   21658:	movne	r3, r9
   2165c:	movne	r2, r8
   21660:	cmp	r3, #0
   21664:	bmi	216cc <fputs@plt+0x102e4>
   21668:	ldrd	r6, [r0]
   2166c:	eor	r1, r3, r7
   21670:	eor	r7, r2, r6
   21674:	orrs	r1, r7, r1
   21678:	beq	216cc <fputs@plt+0x102e4>
   2167c:	ldr	r1, [r5, #44]	; 0x2c
   21680:	cmp	r1, #0
   21684:	bne	216cc <fputs@plt+0x102e4>
   21688:	add	r1, r5, #48	; 0x30
   2168c:	strd	r2, [r0]
   21690:	ldrd	r0, [r1]
   21694:	subs	r0, r0, #1
   21698:	sbcs	r0, r1, #0
   2169c:	blt	216cc <fputs@plt+0x102e4>
   216a0:	mov	r0, r5
   216a4:	bl	22204 <fputs@plt+0x10e1c>
   216a8:	mov	r0, r5
   216ac:	mvn	r2, #0
   216b0:	mvn	r3, #0
   216b4:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   216b8:	b	22a8c <fputs@plt+0x116a4>
   216bc:	mov	r0, r5
   216c0:	bl	21e44 <fputs@plt+0x10a5c>
   216c4:	str	r0, [r6]
   216c8:	mov	r4, #0
   216cc:	mov	r0, r4
   216d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   216d4:	mov	r0, #4096	; 0x1000
   216d8:	bx	lr
   216dc:	ldrh	r0, [r0, #18]
   216e0:	mov	r1, #4096	; 0x1000
   216e4:	and	r0, r1, r0, lsl #8
   216e8:	bx	lr
   216ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   216f0:	add	fp, sp, #28
   216f4:	sub	sp, sp, #132	; 0x84
   216f8:	mov	r7, r3
   216fc:	mov	r5, r2
   21700:	mov	r9, r1
   21704:	mov	r4, r0
   21708:	bl	22d7c <fputs@plt+0x11994>
   2170c:	mov	r6, r0
   21710:	ldr	r0, [r4, #36]	; 0x24
   21714:	cmp	r0, #0
   21718:	beq	2190c <fputs@plt+0x10524>
   2171c:	add	r0, r6, r9
   21720:	sdiv	r0, r0, r6
   21724:	mul	r8, r0, r6
   21728:	ldr	r0, [r4, #36]	; 0x24
   2172c:	ldr	r4, [r0]
   21730:	ldrh	r0, [r4, #20]
   21734:	mov	r2, #0
   21738:	cmp	r8, r0
   2173c:	mov	sl, #0
   21740:	ble	21978 <fputs@plt+0x10590>
   21744:	str	r5, [r4, #16]
   21748:	ldr	r0, [r4, #12]
   2174c:	cmp	r0, #0
   21750:	bmi	21810 <fputs@plt+0x10428>
   21754:	movw	r1, #41900	; 0xa3ac
   21758:	movt	r1, #9
   2175c:	ldr	r2, [r1, #64]	; 0x40
   21760:	add	r1, sp, #24
   21764:	blx	r2
   21768:	movw	sl, #4874	; 0x130a
   2176c:	cmp	r0, #0
   21770:	bne	21974 <fputs@plt+0x1058c>
   21774:	mul	r0, r8, r5
   21778:	ldr	r1, [sp, #72]	; 0x48
   2177c:	ldr	r2, [sp, #76]	; 0x4c
   21780:	subs	r3, r1, r0
   21784:	sbcs	r3, r2, r0, asr #31
   21788:	bge	21810 <fputs@plt+0x10428>
   2178c:	cmp	r7, #0
   21790:	beq	2192c <fputs@plt+0x10544>
   21794:	asr	r3, r2, #31
   21798:	adds	r1, r1, r3, lsr #20
   2179c:	adc	r2, r2, #0
   217a0:	lsr	r1, r1, #12
   217a4:	orr	r1, r1, r2, lsl #20
   217a8:	asr	r2, r0, #31
   217ac:	add	r0, r0, r2, lsr #20
   217b0:	cmp	r1, r0, asr #12
   217b4:	bge	21810 <fputs@plt+0x10428>
   217b8:	asr	r0, r0, #12
   217bc:	movw	r2, #4095	; 0xfff
   217c0:	orr	r7, r2, r1, lsl #12
   217c4:	sub	sl, r0, r1
   217c8:	mov	r0, #0
   217cc:	str	r0, [sp, #20]
   217d0:	ldr	r0, [r4, #12]
   217d4:	movw	r1, #61851	; 0xf19b
   217d8:	movt	r1, #7
   217dc:	str	r1, [sp]
   217e0:	mov	r1, #1
   217e4:	str	r1, [sp, #4]
   217e8:	add	r1, sp, #20
   217ec:	str	r1, [sp, #8]
   217f0:	asr	r3, r7, #31
   217f4:	mov	r2, r7
   217f8:	bl	2237c <fputs@plt+0x10f94>
   217fc:	cmp	r0, #1
   21800:	bne	21958 <fputs@plt+0x10570>
   21804:	add	r7, r7, #4096	; 0x1000
   21808:	subs	sl, sl, #1
   2180c:	bne	217c8 <fputs@plt+0x103e0>
   21810:	ldr	r0, [r4, #24]
   21814:	lsl	r1, r8, #2
   21818:	bl	14314 <fputs@plt+0x2f2c>
   2181c:	cmp	r0, #0
   21820:	beq	21924 <fputs@plt+0x1053c>
   21824:	str	r0, [r4, #24]
   21828:	ldrh	r0, [r4, #20]
   2182c:	mov	sl, #0
   21830:	cmp	r8, r0
   21834:	ble	21974 <fputs@plt+0x1058c>
   21838:	mul	sl, r6, r5
   2183c:	b	21858 <fputs@plt+0x10470>
   21840:	ldrh	r0, [r4, #20]
   21844:	add	r0, r0, r6
   21848:	strh	r0, [r4, #20]
   2184c:	uxth	r1, r0
   21850:	cmp	r8, r1
   21854:	ble	2192c <fputs@plt+0x10544>
   21858:	ldr	r1, [r4, #12]
   2185c:	cmp	r1, #0
   21860:	bmi	218bc <fputs@plt+0x104d4>
   21864:	uxth	r0, r0
   21868:	smull	r0, r2, r0, r5
   2186c:	movw	r3, #41900	; 0xa3ac
   21870:	movt	r3, #9
   21874:	ldr	r7, [r3, #268]	; 0x10c
   21878:	ldrb	r3, [r4, #22]
   2187c:	str	r0, [sp, #8]
   21880:	str	r2, [sp, #12]
   21884:	str	r1, [sp]
   21888:	cmp	r3, #0
   2188c:	mov	r2, #1
   21890:	movweq	r2, #3
   21894:	mov	r0, #0
   21898:	mov	r1, sl
   2189c:	mov	r3, #1
   218a0:	blx	r7
   218a4:	mov	r7, r0
   218a8:	cmn	r0, #1
   218ac:	beq	21934 <fputs@plt+0x1054c>
   218b0:	cmp	r6, #1
   218b4:	bge	218e8 <fputs@plt+0x10500>
   218b8:	b	21840 <fputs@plt+0x10458>
   218bc:	asr	r1, r5, #31
   218c0:	mov	r0, r5
   218c4:	bl	14264 <fputs@plt+0x2e7c>
   218c8:	cmp	r0, #0
   218cc:	beq	21950 <fputs@plt+0x10568>
   218d0:	mov	r7, r0
   218d4:	mov	r1, #0
   218d8:	mov	r2, r5
   218dc:	bl	1119c <memset@plt>
   218e0:	cmp	r6, #1
   218e4:	blt	21840 <fputs@plt+0x10458>
   218e8:	ldrh	r0, [r4, #20]
   218ec:	mov	r1, r6
   218f0:	ldr	r2, [r4, #24]
   218f4:	str	r7, [r2, r0, lsl #2]
   218f8:	add	r7, r7, r5
   218fc:	subs	r1, r1, #1
   21900:	add	r0, r0, #1
   21904:	bne	218f0 <fputs@plt+0x10508>
   21908:	b	21840 <fputs@plt+0x10458>
   2190c:	mov	r0, r4
   21910:	bl	22db0 <fputs@plt+0x119c8>
   21914:	cmp	r0, #0
   21918:	beq	2171c <fputs@plt+0x10334>
   2191c:	sub	sp, fp, #28
   21920:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21924:	movw	sl, #3082	; 0xc0a
   21928:	b	21974 <fputs@plt+0x1058c>
   2192c:	mov	sl, #0
   21930:	b	21974 <fputs@plt+0x1058c>
   21934:	ldr	r2, [r4, #8]
   21938:	movw	sl, #5386	; 0x150a
   2193c:	movw	r1, #20649	; 0x50a9
   21940:	movt	r1, #8
   21944:	movw	r0, #5386	; 0x150a
   21948:	movw	r3, #31987	; 0x7cf3
   2194c:	b	21970 <fputs@plt+0x10588>
   21950:	mov	sl, #7
   21954:	b	21974 <fputs@plt+0x1058c>
   21958:	ldr	r2, [r4, #8]
   2195c:	movw	sl, #4874	; 0x130a
   21960:	movw	r1, #20569	; 0x5059
   21964:	movt	r1, #8
   21968:	movw	r0, #4874	; 0x130a
   2196c:	movw	r3, #31960	; 0x7cd8
   21970:	bl	2209c <fputs@plt+0x10cb4>
   21974:	mov	r2, #0
   21978:	ldr	r0, [fp, #8]
   2197c:	ldrh	r1, [r4, #20]
   21980:	cmp	r1, r9
   21984:	ble	21990 <fputs@plt+0x105a8>
   21988:	ldr	r1, [r4, #24]
   2198c:	ldr	r2, [r1, r9, lsl #2]
   21990:	str	r2, [r0]
   21994:	ldrb	r0, [r4, #22]
   21998:	cmp	r0, #0
   2199c:	mov	r0, sl
   219a0:	movwne	r0, #8
   219a4:	cmp	sl, #0
   219a8:	movne	r0, sl
   219ac:	sub	sp, fp, #28
   219b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   219b4:	push	{r4, r5, r6, sl, fp, lr}
   219b8:	add	fp, sp, #16
   219bc:	mov	ip, r2
   219c0:	add	r2, r2, r1
   219c4:	mov	r6, #1
   219c8:	lsl	r2, r6, r2
   219cc:	sub	r6, r2, r6, lsl r1
   219d0:	ldr	r4, [r0, #36]	; 0x24
   219d4:	ldr	r2, [r4]
   219d8:	tst	r3, #1
   219dc:	bne	21a48 <fputs@plt+0x10660>
   219e0:	ldr	r5, [r2, #32]
   219e4:	tst	r3, #4
   219e8:	bne	21a98 <fputs@plt+0x106b0>
   219ec:	cmp	r5, #0
   219f0:	beq	21a1c <fputs@plt+0x10634>
   219f4:	mov	r2, #5
   219f8:	ldrh	r3, [r5, #12]
   219fc:	tst	r6, r3
   21a00:	bne	21ae4 <fputs@plt+0x106fc>
   21a04:	ldrh	r3, [r5, #10]
   21a08:	tst	r6, r3
   21a0c:	bne	21ae4 <fputs@plt+0x106fc>
   21a10:	ldr	r5, [r5, #4]
   21a14:	cmp	r5, #0
   21a18:	bne	219f8 <fputs@plt+0x10610>
   21a1c:	add	r2, r1, #120	; 0x78
   21a20:	mov	r1, #1
   21a24:	mov	r3, ip
   21a28:	bl	23018 <fputs@plt+0x11c30>
   21a2c:	mov	r2, r0
   21a30:	cmp	r0, #0
   21a34:	bne	21ae4 <fputs@plt+0x106fc>
   21a38:	ldrh	r0, [r4, #12]
   21a3c:	orr	r0, r0, r6
   21a40:	strh	r0, [r4, #12]
   21a44:	b	21ae0 <fputs@plt+0x106f8>
   21a48:	ldr	r3, [r2, #32]
   21a4c:	mov	r2, #0
   21a50:	cmp	r3, #0
   21a54:	beq	21a70 <fputs@plt+0x10688>
   21a58:	cmp	r3, r4
   21a5c:	ldrhne	r5, [r3, #10]
   21a60:	orrne	r2, r5, r2
   21a64:	ldr	r3, [r3, #4]
   21a68:	cmp	r3, #0
   21a6c:	bne	21a58 <fputs@plt+0x10670>
   21a70:	and	r2, r2, r6
   21a74:	movw	r3, #65535	; 0xffff
   21a78:	tst	r2, r3
   21a7c:	beq	21aec <fputs@plt+0x10704>
   21a80:	ldrh	r0, [r4, #12]
   21a84:	bic	r0, r0, r6
   21a88:	strh	r0, [r4, #12]
   21a8c:	ldrh	r0, [r4, #10]
   21a90:	bic	r0, r0, r6
   21a94:	b	21adc <fputs@plt+0x106f4>
   21a98:	mov	r2, #0
   21a9c:	cmp	r5, #0
   21aa0:	beq	21ac4 <fputs@plt+0x106dc>
   21aa4:	ldrh	r3, [r5, #12]
   21aa8:	tst	r6, r3
   21aac:	bne	21b0c <fputs@plt+0x10724>
   21ab0:	ldrh	r3, [r5, #10]
   21ab4:	orr	r2, r2, r3
   21ab8:	ldr	r5, [r5, #4]
   21abc:	cmp	r5, #0
   21ac0:	bne	21aa4 <fputs@plt+0x106bc>
   21ac4:	and	r2, r6, r2
   21ac8:	movw	r3, #65535	; 0xffff
   21acc:	tst	r2, r3
   21ad0:	beq	21b18 <fputs@plt+0x10730>
   21ad4:	ldrh	r0, [r4, #10]
   21ad8:	orr	r0, r0, r6
   21adc:	strh	r0, [r4, #10]
   21ae0:	mov	r2, #0
   21ae4:	mov	r0, r2
   21ae8:	pop	{r4, r5, r6, sl, fp, pc}
   21aec:	add	r2, r1, #120	; 0x78
   21af0:	mov	r1, #2
   21af4:	mov	r3, ip
   21af8:	bl	23018 <fputs@plt+0x11c30>
   21afc:	mov	r2, r0
   21b00:	cmp	r0, #0
   21b04:	bne	21ae4 <fputs@plt+0x106fc>
   21b08:	b	21a80 <fputs@plt+0x10698>
   21b0c:	mov	r2, #5
   21b10:	mov	r0, r2
   21b14:	pop	{r4, r5, r6, sl, fp, pc}
   21b18:	add	r2, r1, #120	; 0x78
   21b1c:	mov	r1, #0
   21b20:	mov	r3, ip
   21b24:	bl	23018 <fputs@plt+0x11c30>
   21b28:	mov	r2, r0
   21b2c:	cmp	r0, #0
   21b30:	bne	21ae4 <fputs@plt+0x106fc>
   21b34:	b	21ad4 <fputs@plt+0x106ec>
   21b38:	bx	lr
   21b3c:	push	{r4, r5, r6, sl, fp, lr}
   21b40:	add	fp, sp, #16
   21b44:	mov	r4, r0
   21b48:	ldr	r0, [r0, #36]	; 0x24
   21b4c:	cmp	r0, #0
   21b50:	beq	21b98 <fputs@plt+0x107b0>
   21b54:	mov	r5, r1
   21b58:	ldr	r6, [r0]
   21b5c:	add	r2, r6, #32
   21b60:	mov	r1, r2
   21b64:	ldr	r3, [r2]
   21b68:	add	r2, r3, #4
   21b6c:	cmp	r3, r0
   21b70:	bne	21b60 <fputs@plt+0x10778>
   21b74:	ldr	r2, [r0, #4]
   21b78:	str	r2, [r1]
   21b7c:	bl	14294 <fputs@plt+0x2eac>
   21b80:	mov	r0, #0
   21b84:	str	r0, [r4, #36]	; 0x24
   21b88:	ldr	r0, [r6, #28]
   21b8c:	subs	r0, r0, #1
   21b90:	str	r0, [r6, #28]
   21b94:	beq	21ba0 <fputs@plt+0x107b8>
   21b98:	mov	r0, #0
   21b9c:	pop	{r4, r5, r6, sl, fp, pc}
   21ba0:	cmp	r5, #0
   21ba4:	beq	21bc8 <fputs@plt+0x107e0>
   21ba8:	ldr	r0, [r6, #12]
   21bac:	cmp	r0, #0
   21bb0:	bmi	21bc8 <fputs@plt+0x107e0>
   21bb4:	ldr	r0, [r6, #8]
   21bb8:	movw	r1, #41900	; 0xa3ac
   21bbc:	movt	r1, #9
   21bc0:	ldr	r1, [r1, #196]	; 0xc4
   21bc4:	blx	r1
   21bc8:	mov	r0, r4
   21bcc:	bl	230ac <fputs@plt+0x11cc4>
   21bd0:	mov	r0, #0
   21bd4:	pop	{r4, r5, r6, sl, fp, pc}
   21bd8:	push	{r4, r5, r6, r7, fp, lr}
   21bdc:	add	fp, sp, #16
   21be0:	mov	r4, r0
   21be4:	ldr	r7, [fp, #12]
   21be8:	mov	r0, #0
   21bec:	str	r0, [r7]
   21bf0:	ldrd	r0, [r4, #64]	; 0x40
   21bf4:	subs	r0, r0, #1
   21bf8:	sbcs	r0, r1, #0
   21bfc:	blt	21c68 <fputs@plt+0x10880>
   21c00:	mov	r6, r3
   21c04:	mov	r5, r2
   21c08:	ldr	r0, [r4, #72]	; 0x48
   21c0c:	cmp	r0, #0
   21c10:	bne	21c2c <fputs@plt+0x10844>
   21c14:	mov	r0, r4
   21c18:	mvn	r2, #0
   21c1c:	mvn	r3, #0
   21c20:	bl	22a8c <fputs@plt+0x116a4>
   21c24:	cmp	r0, #0
   21c28:	popne	{r4, r5, r6, r7, fp, pc}
   21c2c:	add	r0, r4, #48	; 0x30
   21c30:	ldr	r1, [fp, #8]
   21c34:	asr	r2, r1, #31
   21c38:	adds	r1, r1, r5
   21c3c:	adc	r2, r2, r6
   21c40:	ldm	r0, {r0, r3}
   21c44:	subs	r0, r0, r1
   21c48:	sbcs	r0, r3, r2
   21c4c:	blt	21c68 <fputs@plt+0x10880>
   21c50:	ldr	r0, [r4, #72]	; 0x48
   21c54:	add	r0, r0, r5
   21c58:	str	r0, [r7]
   21c5c:	ldr	r0, [r4, #44]	; 0x2c
   21c60:	add	r0, r0, #1
   21c64:	str	r0, [r4, #44]	; 0x2c
   21c68:	mov	r0, #0
   21c6c:	pop	{r4, r5, r6, r7, fp, pc}
   21c70:	push	{fp, lr}
   21c74:	mov	fp, sp
   21c78:	ldr	r1, [fp, #8]
   21c7c:	cmp	r1, #0
   21c80:	beq	21c98 <fputs@plt+0x108b0>
   21c84:	ldr	r1, [r0, #44]	; 0x2c
   21c88:	sub	r1, r1, #1
   21c8c:	str	r1, [r0, #44]	; 0x2c
   21c90:	mov	r0, #0
   21c94:	pop	{fp, pc}
   21c98:	bl	22204 <fputs@plt+0x10e1c>
   21c9c:	mov	r0, #0
   21ca0:	pop	{fp, pc}
   21ca4:	push	{r4, sl, fp, lr}
   21ca8:	add	fp, sp, #8
   21cac:	sub	sp, sp, #104	; 0x68
   21cb0:	mov	r4, r0
   21cb4:	ldrb	r0, [r0, #18]
   21cb8:	tst	r0, #128	; 0x80
   21cbc:	bne	21cf4 <fputs@plt+0x1090c>
   21cc0:	ldr	r0, [r4, #12]
   21cc4:	movw	r1, #41900	; 0xa3ac
   21cc8:	movt	r1, #9
   21ccc:	ldr	r2, [r1, #64]	; 0x40
   21cd0:	mov	r1, sp
   21cd4:	blx	r2
   21cd8:	cmp	r0, #0
   21cdc:	beq	21cfc <fputs@plt+0x10914>
   21ce0:	ldr	r2, [r4, #32]
   21ce4:	movw	r1, #20399	; 0x4faf
   21ce8:	movt	r1, #8
   21cec:	mov	r0, #28
   21cf0:	bl	15994 <fputs@plt+0x45ac>
   21cf4:	sub	sp, fp, #8
   21cf8:	pop	{r4, sl, fp, pc}
   21cfc:	ldr	r0, [sp, #20]
   21d00:	cmp	r0, #1
   21d04:	beq	21d20 <fputs@plt+0x10938>
   21d08:	cmp	r0, #0
   21d0c:	bne	21d40 <fputs@plt+0x10958>
   21d10:	ldr	r2, [r4, #32]
   21d14:	movw	r1, #20423	; 0x4fc7
   21d18:	movt	r1, #8
   21d1c:	b	21cec <fputs@plt+0x10904>
   21d20:	mov	r0, r4
   21d24:	bl	21e44 <fputs@plt+0x10a5c>
   21d28:	cmp	r0, #0
   21d2c:	beq	21cf4 <fputs@plt+0x1090c>
   21d30:	ldr	r2, [r4, #32]
   21d34:	movw	r1, #20479	; 0x4fff
   21d38:	movt	r1, #8
   21d3c:	b	21cec <fputs@plt+0x10904>
   21d40:	ldr	r2, [r4, #32]
   21d44:	movw	r1, #20452	; 0x4fe4
   21d48:	movt	r1, #8
   21d4c:	b	21cec <fputs@plt+0x10904>
   21d50:	ldr	r1, [r0, #8]
   21d54:	ldr	r2, [r0, #28]
   21d58:	ldr	r3, [r1, #36]	; 0x24
   21d5c:	str	r3, [r2, #8]
   21d60:	str	r2, [r1, #36]	; 0x24
   21d64:	mov	r1, #0
   21d68:	str	r1, [r0, #28]
   21d6c:	mvn	r1, #0
   21d70:	str	r1, [r0, #12]
   21d74:	bx	lr
   21d78:	push	{r4, sl, fp, lr}
   21d7c:	add	fp, sp, #8
   21d80:	ldr	r4, [r0, #8]
   21d84:	cmp	r4, #0
   21d88:	beq	21db8 <fputs@plt+0x109d0>
   21d8c:	ldr	r1, [r4, #24]
   21d90:	subs	r1, r1, #1
   21d94:	str	r1, [r4, #24]
   21d98:	popne	{r4, sl, fp, pc}
   21d9c:	bl	2215c <fputs@plt+0x10d74>
   21da0:	ldrd	r0, [r4, #40]	; 0x28
   21da4:	cmp	r1, #0
   21da8:	beq	21dbc <fputs@plt+0x109d4>
   21dac:	str	r0, [r1, #40]	; 0x28
   21db0:	ldr	r0, [r4, #40]	; 0x28
   21db4:	b	21dc8 <fputs@plt+0x109e0>
   21db8:	pop	{r4, sl, fp, pc}
   21dbc:	movw	r1, #59772	; 0xe97c
   21dc0:	movt	r1, #9
   21dc4:	str	r0, [r1]
   21dc8:	cmp	r0, #0
   21dcc:	ldrne	r1, [r4, #44]	; 0x2c
   21dd0:	strne	r1, [r0, #44]	; 0x2c
   21dd4:	mov	r0, r4
   21dd8:	pop	{r4, sl, fp, lr}
   21ddc:	b	14294 <fputs@plt+0x2eac>
   21de0:	push	{r4, sl, fp, lr}
   21de4:	add	fp, sp, #8
   21de8:	mov	r4, r0
   21dec:	bl	22204 <fputs@plt+0x10e1c>
   21df0:	ldr	r1, [r4, #12]
   21df4:	cmp	r1, #0
   21df8:	bmi	21e10 <fputs@plt+0x10a28>
   21dfc:	mov	r0, r4
   21e00:	movw	r2, #29444	; 0x7304
   21e04:	bl	221ac <fputs@plt+0x10dc4>
   21e08:	mvn	r0, #0
   21e0c:	str	r0, [r4, #12]
   21e10:	ldr	r0, [r4, #28]
   21e14:	bl	14294 <fputs@plt+0x2eac>
   21e18:	vmov.i32	q8, #0	; 0x00000000
   21e1c:	add	r0, r4, #48	; 0x30
   21e20:	vst1.64	{d16-d17}, [r0]
   21e24:	add	r0, r4, #32
   21e28:	vst1.64	{d16-d17}, [r0]
   21e2c:	add	r0, r4, #16
   21e30:	vst1.64	{d16-d17}, [r0]
   21e34:	mov	r0, #64	; 0x40
   21e38:	vst1.64	{d16-d17}, [r4], r0
   21e3c:	vst1.64	{d16-d17}, [r4]
   21e40:	pop	{r4, sl, fp, pc}
   21e44:	push	{r4, sl, fp, lr}
   21e48:	add	fp, sp, #8
   21e4c:	sub	sp, sp, #104	; 0x68
   21e50:	mov	r4, r0
   21e54:	ldr	r0, [r0, #8]
   21e58:	cmp	r0, #0
   21e5c:	beq	21e90 <fputs@plt+0x10aa8>
   21e60:	ldr	r0, [r4, #32]
   21e64:	movw	r1, #41900	; 0xa3ac
   21e68:	movt	r1, #9
   21e6c:	ldr	r2, [r1, #52]	; 0x34
   21e70:	mov	r1, sp
   21e74:	blx	r2
   21e78:	mov	r1, r0
   21e7c:	mov	r0, #1
   21e80:	cmp	r1, #0
   21e84:	beq	21e9c <fputs@plt+0x10ab4>
   21e88:	sub	sp, fp, #8
   21e8c:	pop	{r4, sl, fp, pc}
   21e90:	mov	r0, #0
   21e94:	sub	sp, fp, #8
   21e98:	pop	{r4, sl, fp, pc}
   21e9c:	ldr	r0, [r4, #8]
   21ea0:	ldrd	r0, [r0, #8]
   21ea4:	ldr	r2, [sp, #96]	; 0x60
   21ea8:	ldr	r3, [sp, #100]	; 0x64
   21eac:	eor	r1, r3, r1
   21eb0:	eor	r0, r2, r0
   21eb4:	orrs	r0, r0, r1
   21eb8:	movwne	r0, #1
   21ebc:	sub	sp, fp, #8
   21ec0:	pop	{r4, sl, fp, pc}
   21ec4:	b	11268 <open64@plt>
   21ec8:	push	{r4, r5, r6, sl, fp, lr}
   21ecc:	add	fp, sp, #16
   21ed0:	sub	sp, sp, #520	; 0x208
   21ed4:	mov	r4, r1
   21ed8:	mov	r3, r0
   21edc:	add	r5, sp, #7
   21ee0:	movw	r2, #20776	; 0x5128
   21ee4:	movt	r2, #8
   21ee8:	mov	r0, #512	; 0x200
   21eec:	mov	r1, r5
   21ef0:	bl	15964 <fputs@plt+0x457c>
   21ef4:	mov	r0, r5
   21ef8:	bl	11220 <strlen@plt>
   21efc:	cmp	r0, #1
   21f00:	blt	21f1c <fputs@plt+0x10b34>
   21f04:	ldrb	r1, [r5, r0]
   21f08:	cmp	r1, #47	; 0x2f
   21f0c:	beq	21f30 <fputs@plt+0x10b48>
   21f10:	sub	r0, r0, #1
   21f14:	cmp	r0, #1
   21f18:	bge	21f04 <fputs@plt+0x10b1c>
   21f1c:	mov	r0, #1
   21f20:	ldrb	r1, [sp, #7]
   21f24:	cmp	r1, #47	; 0x2f
   21f28:	movne	r1, #46	; 0x2e
   21f2c:	strbne	r1, [sp, #7]
   21f30:	mov	r6, #0
   21f34:	strb	r6, [r5, r0]
   21f38:	mov	r0, r5
   21f3c:	mov	r1, #0
   21f40:	mov	r2, #0
   21f44:	bl	21f88 <fputs@plt+0x10ba0>
   21f48:	str	r0, [r4]
   21f4c:	cmn	r0, #1
   21f50:	bgt	21f74 <fputs@plt+0x10b8c>
   21f54:	movw	r0, #31035	; 0x793b
   21f58:	bl	22108 <fputs@plt+0x10d20>
   21f5c:	mov	r6, r0
   21f60:	movw	r1, #20608	; 0x5080
   21f64:	movt	r1, #8
   21f68:	add	r2, sp, #7
   21f6c:	movw	r3, #31035	; 0x793b
   21f70:	bl	2209c <fputs@plt+0x10cb4>
   21f74:	mov	r0, r6
   21f78:	sub	sp, fp, #16
   21f7c:	pop	{r4, r5, r6, sl, fp, pc}
   21f80:	mov	r0, #30
   21f84:	b	11118 <sysconf@plt>
   21f88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21f8c:	add	fp, sp, #28
   21f90:	sub	sp, sp, #108	; 0x6c
   21f94:	mov	r8, r2
   21f98:	mov	r9, r1
   21f9c:	mov	r7, r0
   21fa0:	cmp	r2, #0
   21fa4:	mov	r4, r2
   21fa8:	moveq	r4, #420	; 0x1a4
   21fac:	orr	r6, r1, #524288	; 0x80000
   21fb0:	movw	sl, #41900	; 0xa3ac
   21fb4:	movt	sl, #9
   21fb8:	b	21fcc <fputs@plt+0x10be4>
   21fbc:	bl	113dc <__errno_location@plt>
   21fc0:	ldr	r0, [r0]
   21fc4:	cmp	r0, #4
   21fc8:	bne	22090 <fputs@plt+0x10ca8>
   21fcc:	ldr	r3, [sl, #4]
   21fd0:	mov	r0, r7
   21fd4:	mov	r1, r6
   21fd8:	mov	r2, r4
   21fdc:	blx	r3
   21fe0:	mov	r5, r0
   21fe4:	cmn	r0, #1
   21fe8:	ble	21fbc <fputs@plt+0x10bd4>
   21fec:	cmp	r5, #2
   21ff0:	bgt	22040 <fputs@plt+0x10c58>
   21ff4:	ldr	r1, [sl, #16]
   21ff8:	mov	r0, r5
   21ffc:	blx	r1
   22000:	mov	r0, #28
   22004:	movw	r1, #20695	; 0x50d7
   22008:	movt	r1, #8
   2200c:	mov	r2, r7
   22010:	mov	r3, r5
   22014:	bl	15994 <fputs@plt+0x45ac>
   22018:	ldr	r3, [sl, #4]
   2201c:	movw	r0, #20738	; 0x5102
   22020:	movt	r0, #8
   22024:	mov	r1, r9
   22028:	mov	r2, r8
   2202c:	blx	r3
   22030:	cmp	r0, #0
   22034:	bpl	21fcc <fputs@plt+0x10be4>
   22038:	mvn	r5, #0
   2203c:	b	22090 <fputs@plt+0x10ca8>
   22040:	cmp	r8, #0
   22044:	beq	22090 <fputs@plt+0x10ca8>
   22048:	ldr	r2, [sl, #64]	; 0x40
   2204c:	mov	r1, sp
   22050:	mov	r0, r5
   22054:	blx	r2
   22058:	cmp	r0, #0
   2205c:	bne	22090 <fputs@plt+0x10ca8>
   22060:	ldr	r0, [sp, #48]	; 0x30
   22064:	ldr	r1, [sp, #52]	; 0x34
   22068:	orrs	r0, r0, r1
   2206c:	bne	22090 <fputs@plt+0x10ca8>
   22070:	ldr	r0, [sp, #16]
   22074:	bfc	r0, #9, #23
   22078:	cmp	r0, r8
   2207c:	beq	22090 <fputs@plt+0x10ca8>
   22080:	ldr	r2, [sl, #172]	; 0xac
   22084:	mov	r0, r5
   22088:	mov	r1, r8
   2208c:	blx	r2
   22090:	mov	r0, r5
   22094:	sub	sp, fp, #28
   22098:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2209c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   220a0:	add	fp, sp, #24
   220a4:	sub	sp, sp, #16
   220a8:	mov	r8, r3
   220ac:	mov	r5, r2
   220b0:	mov	r6, r1
   220b4:	mov	r7, r0
   220b8:	bl	113dc <__errno_location@plt>
   220bc:	ldr	r4, [r0]
   220c0:	mov	r0, r4
   220c4:	bl	110d0 <strerror@plt>
   220c8:	movw	r1, #61851	; 0xf19b
   220cc:	movt	r1, #7
   220d0:	cmp	r5, #0
   220d4:	movne	r1, r5
   220d8:	str	r6, [sp]
   220dc:	str	r1, [sp, #4]
   220e0:	str	r0, [sp, #8]
   220e4:	movw	r1, #20748	; 0x510c
   220e8:	movt	r1, #8
   220ec:	mov	r0, r7
   220f0:	mov	r2, r8
   220f4:	mov	r3, r4
   220f8:	bl	15994 <fputs@plt+0x45ac>
   220fc:	mov	r0, r7
   22100:	sub	sp, fp, #24
   22104:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22108:	mov	r1, r0
   2210c:	movw	r2, #20779	; 0x512b
   22110:	movt	r2, #8
   22114:	mov	r0, #14
   22118:	b	2211c <fputs@plt+0x10d34>
   2211c:	push	{r4, sl, fp, lr}
   22120:	add	fp, sp, #8
   22124:	sub	sp, sp, #8
   22128:	mov	r3, r1
   2212c:	mov	r4, r0
   22130:	movw	r0, #20189	; 0x4edd
   22134:	movt	r0, #8
   22138:	add	r0, r0, #20
   2213c:	str	r0, [sp]
   22140:	movw	r1, #20796	; 0x513c
   22144:	movt	r1, #8
   22148:	mov	r0, r4
   2214c:	bl	15994 <fputs@plt+0x45ac>
   22150:	mov	r0, r4
   22154:	sub	sp, fp, #8
   22158:	pop	{r4, sl, fp, pc}
   2215c:	push	{r4, r5, r6, r7, fp, lr}
   22160:	add	fp, sp, #16
   22164:	ldr	r6, [r0, #8]
   22168:	ldr	r5, [r6, #36]	; 0x24
   2216c:	cmp	r5, #0
   22170:	beq	221a0 <fputs@plt+0x10db8>
   22174:	mov	r4, r0
   22178:	ldr	r1, [r5]
   2217c:	ldr	r7, [r5, #8]
   22180:	mov	r0, r4
   22184:	movw	r2, #28716	; 0x702c
   22188:	bl	221ac <fputs@plt+0x10dc4>
   2218c:	mov	r0, r5
   22190:	bl	14294 <fputs@plt+0x2eac>
   22194:	cmp	r7, #0
   22198:	mov	r5, r7
   2219c:	bne	22178 <fputs@plt+0x10d90>
   221a0:	mov	r0, #0
   221a4:	str	r0, [r6, #36]	; 0x24
   221a8:	pop	{r4, r5, r6, r7, fp, pc}
   221ac:	push	{r4, r5, fp, lr}
   221b0:	add	fp, sp, #8
   221b4:	mov	r4, r2
   221b8:	mov	r5, r0
   221bc:	movw	r0, #41900	; 0xa3ac
   221c0:	movt	r0, #9
   221c4:	ldr	r2, [r0, #16]
   221c8:	mov	r0, r1
   221cc:	blx	r2
   221d0:	cmp	r0, #0
   221d4:	popeq	{r4, r5, fp, pc}
   221d8:	cmp	r5, #0
   221dc:	beq	221e8 <fputs@plt+0x10e00>
   221e0:	ldr	r2, [r5, #32]
   221e4:	b	221ec <fputs@plt+0x10e04>
   221e8:	mov	r2, #0
   221ec:	movw	r1, #20512	; 0x5020
   221f0:	movt	r1, #8
   221f4:	movw	r0, #4106	; 0x100a
   221f8:	mov	r3, r4
   221fc:	pop	{r4, r5, fp, lr}
   22200:	b	2209c <fputs@plt+0x10cb4>
   22204:	push	{r4, sl, fp, lr}
   22208:	add	fp, sp, #8
   2220c:	mov	r4, r0
   22210:	ldr	r0, [r0, #72]	; 0x48
   22214:	cmp	r0, #0
   22218:	popeq	{r4, sl, fp, pc}
   2221c:	ldr	r1, [r4, #56]	; 0x38
   22220:	movw	r2, #41900	; 0xa3ac
   22224:	movt	r2, #9
   22228:	ldr	r2, [r2, #280]	; 0x118
   2222c:	blx	r2
   22230:	mov	r0, #0
   22234:	vmov.i32	q8, #0	; 0x00000000
   22238:	str	r0, [r4, #72]	; 0x48
   2223c:	add	r0, r4, #48	; 0x30
   22240:	vst1.64	{d16-d17}, [r0]
   22244:	pop	{r4, sl, fp, pc}
   22248:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2224c:	add	fp, sp, #28
   22250:	sub	sp, sp, #4
   22254:	mov	r9, r3
   22258:	mov	r6, r2
   2225c:	mov	r8, r0
   22260:	ldr	r0, [r0, #12]
   22264:	mov	r1, #0
   22268:	str	r1, [sp]
   2226c:	bl	112e0 <lseek64@plt>
   22270:	cmp	r1, #0
   22274:	bmi	22308 <fputs@plt+0x10f20>
   22278:	ldr	r7, [fp, #12]
   2227c:	ldr	r4, [fp, #8]
   22280:	mov	sl, #0
   22284:	b	222b8 <fputs@plt+0x10ed0>
   22288:	bl	113dc <__errno_location@plt>
   2228c:	ldr	r1, [r0]
   22290:	cmp	r1, #4
   22294:	bne	22324 <fputs@plt+0x10f3c>
   22298:	ldr	r0, [r8, #12]
   2229c:	mov	r1, #0
   222a0:	str	r1, [sp]
   222a4:	mov	r2, r6
   222a8:	mov	r3, r9
   222ac:	bl	112e0 <lseek64@plt>
   222b0:	cmp	r1, #0
   222b4:	bmi	22308 <fputs@plt+0x10f20>
   222b8:	ldr	r0, [r8, #12]
   222bc:	movw	r1, #41900	; 0xa3ac
   222c0:	movt	r1, #9
   222c4:	ldr	r3, [r1, #100]	; 0x64
   222c8:	mov	r1, r4
   222cc:	mov	r2, r7
   222d0:	blx	r3
   222d4:	mov	r5, r0
   222d8:	cmp	r7, r0
   222dc:	beq	22330 <fputs@plt+0x10f48>
   222e0:	cmn	r5, #1
   222e4:	ble	22288 <fputs@plt+0x10ea0>
   222e8:	cmp	r5, #0
   222ec:	beq	22330 <fputs@plt+0x10f48>
   222f0:	adds	r6, r6, r5
   222f4:	adc	r9, r9, r5, asr #31
   222f8:	add	r4, r4, r5
   222fc:	add	sl, r5, sl
   22300:	sub	r7, r7, r5
   22304:	b	22298 <fputs@plt+0x10eb0>
   22308:	bl	113dc <__errno_location@plt>
   2230c:	ldr	r1, [r0]
   22310:	mov	r0, r8
   22314:	bl	2233c <fputs@plt+0x10f54>
   22318:	mvn	r0, #0
   2231c:	sub	sp, fp, #28
   22320:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22324:	mov	r0, r8
   22328:	bl	2233c <fputs@plt+0x10f54>
   2232c:	mov	sl, #0
   22330:	add	r0, sl, r5
   22334:	sub	sp, fp, #28
   22338:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2233c:	str	r1, [r0, #20]
   22340:	bx	lr
   22344:	push	{fp, lr}
   22348:	mov	fp, sp
   2234c:	sub	sp, sp, #16
   22350:	ldr	r1, [r0, #12]
   22354:	add	r0, r0, #20
   22358:	str	r0, [sp, #8]
   2235c:	ldr	r0, [fp, #12]
   22360:	str	r0, [sp, #4]
   22364:	ldr	r0, [fp, #8]
   22368:	str	r0, [sp]
   2236c:	mov	r0, r1
   22370:	bl	2237c <fputs@plt+0x10f94>
   22374:	mov	sp, fp
   22378:	pop	{fp, pc}
   2237c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22380:	add	fp, sp, #28
   22384:	sub	sp, sp, #4
   22388:	mov	r9, r3
   2238c:	mov	r5, r2
   22390:	mov	r6, r0
   22394:	ldr	r7, [fp, #12]
   22398:	bfc	r7, #17, #15
   2239c:	mov	sl, #0
   223a0:	movw	r8, #41900	; 0xa3ac
   223a4:	movt	r8, #9
   223a8:	str	sl, [sp]
   223ac:	mov	r0, r6
   223b0:	mov	r2, r5
   223b4:	mov	r3, r9
   223b8:	bl	112e0 <lseek64@plt>
   223bc:	cmp	r1, #0
   223c0:	bmi	223f8 <fputs@plt+0x11010>
   223c4:	ldr	r3, [r8, #136]	; 0x88
   223c8:	mov	r0, r6
   223cc:	ldr	r1, [fp, #8]
   223d0:	mov	r2, r7
   223d4:	blx	r3
   223d8:	mov	r4, r0
   223dc:	cmn	r0, #1
   223e0:	bgt	2240c <fputs@plt+0x11024>
   223e4:	bl	113dc <__errno_location@plt>
   223e8:	ldr	r0, [r0]
   223ec:	cmp	r0, #4
   223f0:	beq	223a8 <fputs@plt+0x10fc0>
   223f4:	b	223fc <fputs@plt+0x11014>
   223f8:	mvn	r4, #0
   223fc:	bl	113dc <__errno_location@plt>
   22400:	ldr	r0, [r0]
   22404:	ldr	r1, [fp, #16]
   22408:	str	r0, [r1]
   2240c:	mov	r0, r4
   22410:	sub	sp, fp, #28
   22414:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22418:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2241c:	add	fp, sp, #24
   22420:	mov	r4, r3
   22424:	mov	r5, r2
   22428:	mov	r6, r0
   2242c:	movw	r8, #41900	; 0xa3ac
   22430:	movt	r8, #9
   22434:	ldr	r1, [r8, #76]	; 0x4c
   22438:	mov	r0, r6
   2243c:	mov	r2, r5
   22440:	mov	r3, r4
   22444:	blx	r1
   22448:	mov	r7, r0
   2244c:	cmn	r0, #1
   22450:	bgt	22464 <fputs@plt+0x1107c>
   22454:	bl	113dc <__errno_location@plt>
   22458:	ldr	r0, [r0]
   2245c:	cmp	r0, #4
   22460:	beq	22434 <fputs@plt+0x1104c>
   22464:	mov	r0, r7
   22468:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2246c:	b	111a8 <fsync@plt>
   22470:	push	{r4, r5, r6, r7, fp, lr}
   22474:	add	fp, sp, #16
   22478:	sub	sp, sp, #32
   2247c:	mov	r2, r1
   22480:	ldrh	r1, [r0, #18]
   22484:	and	r1, r1, #3
   22488:	cmp	r1, #1
   2248c:	bne	22524 <fputs@plt+0x1113c>
   22490:	ldr	r4, [r0, #8]
   22494:	ldrb	r2, [r4, #21]
   22498:	mov	r1, #0
   2249c:	cmp	r2, #0
   224a0:	bne	22518 <fputs@plt+0x11130>
   224a4:	mov	r1, sp
   224a8:	add	r2, r1, #8
   224ac:	add	r1, r1, #16
   224b0:	mov	r3, #0
   224b4:	strh	r3, [sp, #2]
   224b8:	movw	r5, #41896	; 0xa3a8
   224bc:	movt	r5, #9
   224c0:	ldr	r5, [r5]
   224c4:	add	r6, r5, #2
   224c8:	asr	r7, r6, #31
   224cc:	strd	r6, [r2]
   224d0:	movw	r2, #510	; 0x1fe
   224d4:	strd	r2, [r1]
   224d8:	mov	r5, #1
   224dc:	strh	r5, [sp]
   224e0:	movw	r1, #41900	; 0xa3ac
   224e4:	movt	r1, #9
   224e8:	ldr	r3, [r1, #88]	; 0x58
   224ec:	ldr	r0, [r0, #12]
   224f0:	mov	r2, sp
   224f4:	mov	r1, #13
   224f8:	blx	r3
   224fc:	mov	r1, r0
   22500:	cmp	r0, #0
   22504:	bmi	22518 <fputs@plt+0x11130>
   22508:	strb	r5, [r4, #21]
   2250c:	ldr	r0, [r4, #32]
   22510:	add	r0, r0, #1
   22514:	str	r0, [r4, #32]
   22518:	mov	r0, r1
   2251c:	sub	sp, fp, #16
   22520:	pop	{r4, r5, r6, r7, fp, pc}
   22524:	ldr	r0, [r0, #12]
   22528:	movw	r1, #41900	; 0xa3ac
   2252c:	movt	r1, #9
   22530:	ldr	r3, [r1, #88]	; 0x58
   22534:	mov	r1, #13
   22538:	sub	sp, fp, #16
   2253c:	pop	{r4, r5, r6, r7, fp, lr}
   22540:	bx	r3
   22544:	mov	r1, r0
   22548:	sub	r2, r0, #1
   2254c:	mov	r0, #5
   22550:	cmp	r2, #36	; 0x24
   22554:	bhi	225f8 <fputs@plt+0x11210>
   22558:	add	r1, pc, #0
   2255c:	ldr	pc, [r1, r2, lsl #2]
   22560:	andeq	r2, r2, r8, lsl #12
   22564:	andeq	r2, r2, r0, lsl #12
   22568:	andeq	r2, r2, r0, lsl #12
   2256c:	strdeq	r2, [r2], -r4
   22570:	andeq	r2, r2, r0, lsl #12
   22574:	andeq	r2, r2, r0, lsl #12
   22578:	andeq	r2, r2, r0, lsl #12
   2257c:	andeq	r2, r2, r0, lsl #12
   22580:	andeq	r2, r2, r0, lsl #12
   22584:	andeq	r2, r2, r0, lsl #12
   22588:	strdeq	r2, [r2], -r4
   2258c:	andeq	r2, r2, r0, lsl #12
   22590:	strdeq	r2, [r2], -r4
   22594:	andeq	r2, r2, r0, lsl #12
   22598:	andeq	r2, r2, r0, lsl #12
   2259c:	strdeq	r2, [r2], -r4
   225a0:	andeq	r2, r2, r0, lsl #12
   225a4:	andeq	r2, r2, r0, lsl #12
   225a8:	andeq	r2, r2, r0, lsl #12
   225ac:	andeq	r2, r2, r0, lsl #12
   225b0:	andeq	r2, r2, r0, lsl #12
   225b4:	andeq	r2, r2, r0, lsl #12
   225b8:	andeq	r2, r2, r0, lsl #12
   225bc:	andeq	r2, r2, r0, lsl #12
   225c0:	andeq	r2, r2, r0, lsl #12
   225c4:	andeq	r2, r2, r0, lsl #12
   225c8:	andeq	r2, r2, r0, lsl #12
   225cc:	andeq	r2, r2, r0, lsl #12
   225d0:	andeq	r2, r2, r0, lsl #12
   225d4:	andeq	r2, r2, r0, lsl #12
   225d8:	andeq	r2, r2, r0, lsl #12
   225dc:	andeq	r2, r2, r0, lsl #12
   225e0:	andeq	r2, r2, r0, lsl #12
   225e4:	andeq	r2, r2, r0, lsl #12
   225e8:	andeq	r2, r2, r0, lsl #12
   225ec:	andeq	r2, r2, r0, lsl #12
   225f0:	strdeq	r2, [r2], -r4
   225f4:	bx	lr
   225f8:	cmp	r1, #110	; 0x6e
   225fc:	bxeq	lr
   22600:	movw	r0, #3850	; 0xf0a
   22604:	bx	lr
   22608:	mov	r0, #3
   2260c:	bx	lr
   22610:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22614:	add	fp, sp, #28
   22618:	sub	sp, sp, #36	; 0x24
   2261c:	mov	r4, r0
   22620:	ldrb	r0, [r0, #16]
   22624:	mov	r7, #0
   22628:	cmp	r0, r1
   2262c:	ble	2278c <fputs@plt+0x113a4>
   22630:	mov	r5, r1
   22634:	mov	r8, sp
   22638:	add	r6, r8, #8
   2263c:	ldr	r9, [r4, #8]
   22640:	cmp	r0, #2
   22644:	bcc	226f8 <fputs@plt+0x11310>
   22648:	add	r7, r8, #16
   2264c:	cmp	r5, #1
   22650:	movw	sl, #41896	; 0xa3a8
   22654:	movt	sl, #9
   22658:	bne	226a8 <fputs@plt+0x112c0>
   2265c:	mov	r1, #0
   22660:	str	r1, [sp]
   22664:	ldr	r0, [sl]
   22668:	add	r0, r0, #2
   2266c:	asr	r3, r0, #31
   22670:	stm	r6, {r0, r3}
   22674:	movw	r0, #510	; 0x1fe
   22678:	strd	r0, [r7]
   2267c:	mov	r1, sp
   22680:	mov	r0, r4
   22684:	bl	22470 <fputs@plt+0x11088>
   22688:	cmp	r0, #0
   2268c:	beq	226a8 <fputs@plt+0x112c0>
   22690:	bl	113dc <__errno_location@plt>
   22694:	ldr	r1, [r0]
   22698:	mov	r0, r4
   2269c:	bl	2233c <fputs@plt+0x10f54>
   226a0:	movw	r7, #2314	; 0x90a
   226a4:	b	2278c <fputs@plt+0x113a4>
   226a8:	mov	r0, #2
   226ac:	str	r0, [sp]
   226b0:	ldr	r2, [sl]
   226b4:	asr	r3, r2, #31
   226b8:	strd	r2, [r6]
   226bc:	mov	r1, #0
   226c0:	strd	r0, [r7]
   226c4:	mov	r1, sp
   226c8:	mov	r0, r4
   226cc:	bl	22470 <fputs@plt+0x11088>
   226d0:	cmp	r0, #0
   226d4:	beq	226f0 <fputs@plt+0x11308>
   226d8:	bl	113dc <__errno_location@plt>
   226dc:	ldr	r1, [r0]
   226e0:	mov	r0, r4
   226e4:	bl	2233c <fputs@plt+0x10f54>
   226e8:	movw	r7, #2058	; 0x80a
   226ec:	b	2278c <fputs@plt+0x113a4>
   226f0:	mov	r0, #1
   226f4:	strb	r0, [r9, #20]
   226f8:	cmp	r5, #0
   226fc:	beq	2270c <fputs@plt+0x11324>
   22700:	strb	r5, [r4, #16]
   22704:	mov	r7, #0
   22708:	b	2278c <fputs@plt+0x113a4>
   2270c:	ldr	r0, [r9, #16]
   22710:	subs	r0, r0, #1
   22714:	str	r0, [r9, #16]
   22718:	mov	r7, #0
   2271c:	bne	22770 <fputs@plt+0x11388>
   22720:	vmov.i32	q8, #0	; 0x00000000
   22724:	vst1.64	{d16-d17}, [r6]
   22728:	mov	r0, #2
   2272c:	str	r0, [sp]
   22730:	mov	r0, r4
   22734:	mov	r1, r8
   22738:	bl	22470 <fputs@plt+0x11088>
   2273c:	cmp	r0, #0
   22740:	beq	22768 <fputs@plt+0x11380>
   22744:	bl	113dc <__errno_location@plt>
   22748:	ldr	r1, [r0]
   2274c:	mov	r0, r4
   22750:	bl	2233c <fputs@plt+0x10f54>
   22754:	mov	r0, #0
   22758:	strb	r0, [r9, #20]
   2275c:	strb	r0, [r4, #16]
   22760:	movw	r7, #2058	; 0x80a
   22764:	b	22770 <fputs@plt+0x11388>
   22768:	mov	r7, #0
   2276c:	strb	r7, [r9, #20]
   22770:	ldr	r0, [r9, #32]
   22774:	subs	r0, r0, #1
   22778:	str	r0, [r9, #32]
   2277c:	moveq	r0, r4
   22780:	bleq	2215c <fputs@plt+0x10d74>
   22784:	cmp	r7, #0
   22788:	beq	22700 <fputs@plt+0x11318>
   2278c:	mov	r0, r7
   22790:	sub	sp, fp, #28
   22794:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22798:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2279c:	add	fp, sp, #28
   227a0:	sub	sp, sp, #140	; 0x8c
   227a4:	mov	r6, r3
   227a8:	mov	r7, r2
   227ac:	mov	r4, r0
   227b0:	ldr	r0, [r0, #40]	; 0x28
   227b4:	cmp	r0, #1
   227b8:	blt	22904 <fputs@plt+0x1151c>
   227bc:	movw	r0, #41900	; 0xa3ac
   227c0:	movt	r0, #9
   227c4:	ldr	r2, [r0, #64]	; 0x40
   227c8:	ldr	r0, [r4, #12]
   227cc:	add	r1, sp, #32
   227d0:	blx	r2
   227d4:	movw	r5, #1802	; 0x70a
   227d8:	cmp	r0, #0
   227dc:	bne	229a0 <fputs@plt+0x115b8>
   227e0:	ldr	r2, [r4, #40]	; 0x28
   227e4:	str	r7, [sp, #12]
   227e8:	adds	r0, r7, r2
   227ec:	str	r6, [sp, #16]
   227f0:	adc	r1, r6, r2, asr #31
   227f4:	subs	r5, r0, #1
   227f8:	sbc	r6, r1, #0
   227fc:	asr	r3, r2, #31
   22800:	mov	r0, r5
   22804:	mov	r1, r6
   22808:	bl	7e668 <fputs@plt+0x6d280>
   2280c:	subs	r0, r5, r2
   22810:	sbc	r8, r6, r3
   22814:	ldr	r5, [sp, #80]	; 0x50
   22818:	ldr	r6, [sp, #84]	; 0x54
   2281c:	str	r0, [sp, #28]
   22820:	subs	r0, r5, r0
   22824:	sbcs	r0, r6, r8
   22828:	bge	228fc <fputs@plt+0x11514>
   2282c:	ldr	r7, [sp, #88]	; 0x58
   22830:	asr	r9, r7, #31
   22834:	mov	r0, r5
   22838:	mov	r1, r6
   2283c:	mov	r2, r7
   22840:	mov	r3, r9
   22844:	bl	7e668 <fputs@plt+0x6d280>
   22848:	mvn	r0, r3
   2284c:	mvn	r1, r2
   22850:	adds	r2, r7, r5
   22854:	adc	r3, r9, r6
   22858:	adds	r5, r1, r2
   2285c:	adc	r6, r0, r3
   22860:	ldr	r0, [sp, #28]
   22864:	adds	r0, r0, r7
   22868:	adc	r1, r8, r7, asr #31
   2286c:	subs	r9, r0, #1
   22870:	sbc	sl, r1, #0
   22874:	subs	r0, r5, r9
   22878:	sbcs	r0, r6, sl
   2287c:	bge	228fc <fputs@plt+0x11514>
   22880:	ldr	r0, [sp, #28]
   22884:	subs	r0, r0, #1
   22888:	str	r0, [sp, #24]
   2288c:	sbc	r0, r8, #0
   22890:	str	r0, [sp, #20]
   22894:	movw	r0, #61851	; 0xf19b
   22898:	movt	r0, #7
   2289c:	str	r0, [sp]
   228a0:	mov	r0, #1
   228a4:	str	r0, [sp, #4]
   228a8:	ldr	r0, [sp, #28]
   228ac:	subs	r0, r5, r0
   228b0:	sbcs	r0, r6, r8
   228b4:	mov	r0, #0
   228b8:	movwlt	r0, #1
   228bc:	cmp	r0, #0
   228c0:	ldr	r0, [sp, #24]
   228c4:	moveq	r5, r0
   228c8:	ldr	r0, [sp, #20]
   228cc:	moveq	r6, r0
   228d0:	mov	r0, r4
   228d4:	mov	r2, r5
   228d8:	mov	r3, r6
   228dc:	bl	22344 <fputs@plt+0x10f5c>
   228e0:	adds	r5, r5, r7
   228e4:	adc	r6, r6, r7, asr #31
   228e8:	cmp	r0, #1
   228ec:	bne	2299c <fputs@plt+0x115b4>
   228f0:	subs	r0, r5, r9
   228f4:	sbcs	r0, r6, sl
   228f8:	blt	22894 <fputs@plt+0x114ac>
   228fc:	ldr	r6, [sp, #16]
   22900:	ldr	r7, [sp, #12]
   22904:	add	r0, r4, #64	; 0x40
   22908:	ldrd	r0, [r0]
   2290c:	mov	r5, #0
   22910:	subs	r0, r0, #1
   22914:	sbcs	r0, r1, #0
   22918:	blt	229a0 <fputs@plt+0x115b8>
   2291c:	add	r0, r4, #48	; 0x30
   22920:	ldrd	r0, [r0]
   22924:	subs	r0, r0, r7
   22928:	sbcs	r0, r1, r6
   2292c:	bge	229a0 <fputs@plt+0x115b8>
   22930:	ldr	r0, [r4, #40]	; 0x28
   22934:	cmp	r0, #0
   22938:	ble	22954 <fputs@plt+0x1156c>
   2293c:	mov	r0, r4
   22940:	mov	r2, r7
   22944:	mov	r3, r6
   22948:	bl	22a8c <fputs@plt+0x116a4>
   2294c:	mov	r5, r0
   22950:	b	229a0 <fputs@plt+0x115b8>
   22954:	ldr	r0, [r4, #12]
   22958:	mov	r2, r7
   2295c:	mov	r3, r6
   22960:	bl	22418 <fputs@plt+0x11030>
   22964:	cmp	r0, #0
   22968:	beq	2293c <fputs@plt+0x11554>
   2296c:	bl	113dc <__errno_location@plt>
   22970:	ldr	r1, [r0]
   22974:	mov	r0, r4
   22978:	bl	2233c <fputs@plt+0x10f54>
   2297c:	ldr	r2, [r4, #32]
   22980:	movw	r5, #1546	; 0x60a
   22984:	movw	r1, #20538	; 0x503a
   22988:	movt	r1, #8
   2298c:	movw	r0, #1546	; 0x60a
   22990:	movw	r3, #31242	; 0x7a0a
   22994:	bl	2209c <fputs@plt+0x10cb4>
   22998:	b	229a0 <fputs@plt+0x115b8>
   2299c:	movw	r5, #778	; 0x30a
   229a0:	mov	r0, r5
   229a4:	sub	sp, fp, #28
   229a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   229ac:	ldr	r3, [r2]
   229b0:	cmn	r3, #1
   229b4:	ble	229d0 <fputs@plt+0x115e8>
   229b8:	cmp	r3, #0
   229bc:	ldrh	r2, [r0, #18]
   229c0:	biceq	r1, r2, r1
   229c4:	orrne	r1, r2, r1
   229c8:	strh	r1, [r0, #18]
   229cc:	bx	lr
   229d0:	ldrh	r0, [r0, #18]
   229d4:	ands	r0, r0, r1
   229d8:	movwne	r0, #1
   229dc:	str	r0, [r2]
   229e0:	bx	lr
   229e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   229e8:	add	fp, sp, #28
   229ec:	sub	sp, sp, #28
   229f0:	mov	r4, r1
   229f4:	mov	r5, r0
   229f8:	sub	r6, r0, #2
   229fc:	bl	22b38 <fputs@plt+0x11750>
   22a00:	mov	sl, r0
   22a04:	mov	r8, #12
   22a08:	mov	r9, #0
   22a0c:	mov	r7, #0
   22a10:	mov	r0, #8
   22a14:	add	r1, sp, #16
   22a18:	bl	15a50 <fputs@plt+0x4668>
   22a1c:	strb	r9, [r4, r6]
   22a20:	ldr	r0, [sp, #16]
   22a24:	ldr	r1, [sp, #20]
   22a28:	stm	sp, {r0, r1, r9}
   22a2c:	mov	r0, r5
   22a30:	mov	r1, r4
   22a34:	movw	r2, #20832	; 0x5160
   22a38:	movt	r2, #8
   22a3c:	mov	r3, sl
   22a40:	bl	15964 <fputs@plt+0x457c>
   22a44:	ldrb	r0, [r4, r6]
   22a48:	cmp	r0, #0
   22a4c:	bne	22a7c <fputs@plt+0x11694>
   22a50:	subs	r8, r8, #1
   22a54:	beq	22a7c <fputs@plt+0x11694>
   22a58:	movw	r0, #41900	; 0xa3ac
   22a5c:	movt	r0, #9
   22a60:	ldr	r2, [r0, #28]
   22a64:	mov	r0, r4
   22a68:	mov	r1, #0
   22a6c:	blx	r2
   22a70:	cmp	r0, #0
   22a74:	beq	22a10 <fputs@plt+0x11628>
   22a78:	b	22a80 <fputs@plt+0x11698>
   22a7c:	mov	r7, #1
   22a80:	mov	r0, r7
   22a84:	sub	sp, fp, #28
   22a88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22a8c:	push	{r4, r5, r6, r7, fp, lr}
   22a90:	add	fp, sp, #16
   22a94:	sub	sp, sp, #104	; 0x68
   22a98:	mov	r4, r0
   22a9c:	ldr	r0, [r0, #44]	; 0x2c
   22aa0:	mov	r5, #0
   22aa4:	cmp	r0, #0
   22aa8:	bgt	22b20 <fputs@plt+0x11738>
   22aac:	cmn	r3, #1
   22ab0:	ble	22afc <fputs@plt+0x11714>
   22ab4:	add	r0, r4, #48	; 0x30
   22ab8:	add	r1, r4, #64	; 0x40
   22abc:	ldrd	r6, [r1]
   22ac0:	mov	r5, #0
   22ac4:	subs	r1, r6, r2
   22ac8:	sbcs	r1, r7, r3
   22acc:	mov	r1, #0
   22ad0:	movwlt	r1, #1
   22ad4:	cmp	r1, #0
   22ad8:	movne	r3, r7
   22adc:	ldrd	r0, [r0]
   22ae0:	eor	r1, r3, r1
   22ae4:	movne	r2, r6
   22ae8:	eor	r0, r2, r0
   22aec:	orrs	r0, r0, r1
   22af0:	movne	r0, r4
   22af4:	blne	22c0c <fputs@plt+0x11824>
   22af8:	b	22b20 <fputs@plt+0x11738>
   22afc:	movw	r0, #41900	; 0xa3ac
   22b00:	movt	r0, #9
   22b04:	ldr	r2, [r0, #64]	; 0x40
   22b08:	ldr	r0, [r4, #12]
   22b0c:	mov	r1, sp
   22b10:	blx	r2
   22b14:	movw	r5, #1802	; 0x70a
   22b18:	cmp	r0, #0
   22b1c:	beq	22b2c <fputs@plt+0x11744>
   22b20:	mov	r0, r5
   22b24:	sub	sp, fp, #16
   22b28:	pop	{r4, r5, r6, r7, fp, pc}
   22b2c:	ldr	r2, [sp, #48]	; 0x30
   22b30:	ldr	r3, [sp, #52]	; 0x34
   22b34:	b	22ab4 <fputs@plt+0x116cc>
   22b38:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   22b3c:	add	fp, sp, #24
   22b40:	sub	sp, sp, #104	; 0x68
   22b44:	movw	r0, #59668	; 0xe914
   22b48:	movt	r0, #9
   22b4c:	ldr	r4, [r0]
   22b50:	movw	r6, #42236	; 0xa4fc
   22b54:	movt	r6, #9
   22b58:	ldr	r0, [r6]
   22b5c:	cmp	r0, #0
   22b60:	bne	22b74 <fputs@plt+0x1178c>
   22b64:	movw	r0, #20867	; 0x5183
   22b68:	movt	r0, #8
   22b6c:	bl	11160 <getenv@plt>
   22b70:	str	r0, [r6]
   22b74:	ldr	r0, [r6, #4]
   22b78:	cmp	r0, #0
   22b7c:	bne	22b90 <fputs@plt+0x117a8>
   22b80:	movw	r0, #20874	; 0x518a
   22b84:	movt	r0, #8
   22b88:	bl	11160 <getenv@plt>
   22b8c:	str	r0, [r6, #4]
   22b90:	mov	r7, #0
   22b94:	movw	r5, #41900	; 0xa3ac
   22b98:	movt	r5, #9
   22b9c:	mov	r8, sp
   22ba0:	cmp	r4, #0
   22ba4:	bne	22bc0 <fputs@plt+0x117d8>
   22ba8:	ldr	r4, [r6, r7, lsl #2]
   22bac:	add	r7, r7, #1
   22bb0:	cmp	r7, #6
   22bb4:	beq	22c00 <fputs@plt+0x11818>
   22bb8:	cmp	r4, #0
   22bbc:	beq	22ba8 <fputs@plt+0x117c0>
   22bc0:	ldr	r2, [r5, #52]	; 0x34
   22bc4:	mov	r0, r4
   22bc8:	mov	r1, r8
   22bcc:	blx	r2
   22bd0:	cmp	r0, #0
   22bd4:	bne	22ba8 <fputs@plt+0x117c0>
   22bd8:	ldr	r0, [sp, #16]
   22bdc:	and	r0, r0, #61440	; 0xf000
   22be0:	cmp	r0, #16384	; 0x4000
   22be4:	bne	22ba8 <fputs@plt+0x117c0>
   22be8:	ldr	r2, [r5, #28]
   22bec:	mov	r0, r4
   22bf0:	mov	r1, #7
   22bf4:	blx	r2
   22bf8:	cmp	r0, #0
   22bfc:	bne	22ba8 <fputs@plt+0x117c0>
   22c00:	mov	r0, r4
   22c04:	sub	sp, fp, #24
   22c08:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22c0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22c10:	add	fp, sp, #28
   22c14:	sub	sp, sp, #28
   22c18:	mov	r9, r3
   22c1c:	mov	sl, r2
   22c20:	mov	r8, r0
   22c24:	mov	r7, r0
   22c28:	ldr	r1, [r7, #56]!	; 0x38
   22c2c:	sub	r2, r7, #8
   22c30:	ldr	r3, [r7, #-44]	; 0xffffffd4
   22c34:	ldr	r6, [r7, #16]
   22c38:	cmp	r6, #0
   22c3c:	movw	r4, #41900	; 0xa3ac
   22c40:	movt	r4, #9
   22c44:	str	r2, [sp, #24]
   22c48:	beq	22cf8 <fputs@plt+0x11910>
   22c4c:	str	r8, [sp, #20]
   22c50:	str	r3, [sp, #16]
   22c54:	ldr	r0, [r7, #4]
   22c58:	ldr	r8, [r2]
   22c5c:	ldr	r5, [r2, #4]
   22c60:	eor	r0, r0, r5
   22c64:	eor	r2, r1, r8
   22c68:	orrs	r0, r2, r0
   22c6c:	beq	22c80 <fputs@plt+0x11898>
   22c70:	add	r0, r6, r8
   22c74:	sub	r1, r1, r8
   22c78:	ldr	r2, [r4, #280]	; 0x118
   22c7c:	blx	r2
   22c80:	ldr	r5, [r4, #292]	; 0x124
   22c84:	mov	r0, r6
   22c88:	mov	r1, r8
   22c8c:	mov	r2, sl
   22c90:	mov	r3, #1
   22c94:	blx	r5
   22c98:	mov	r5, r0
   22c9c:	add	r0, r0, #1
   22ca0:	cmp	r0, #1
   22ca4:	bhi	22d64 <fputs@plt+0x1197c>
   22ca8:	ldr	r2, [r4, #280]	; 0x118
   22cac:	mov	r0, r6
   22cb0:	mov	r1, r8
   22cb4:	blx	r2
   22cb8:	movw	r6, #20661	; 0x50b5
   22cbc:	movt	r6, #8
   22cc0:	cmp	r5, #0
   22cc4:	ldr	r3, [sp, #16]
   22cc8:	ldr	r8, [sp, #20]
   22ccc:	beq	22d00 <fputs@plt+0x11918>
   22cd0:	cmn	r5, #1
   22cd4:	beq	22d34 <fputs@plt+0x1194c>
   22cd8:	str	r5, [r8, #72]	; 0x48
   22cdc:	str	sl, [r7]
   22ce0:	str	r9, [r7, #4]
   22ce4:	ldr	r0, [sp, #24]
   22ce8:	str	sl, [r0]
   22cec:	str	r9, [r0, #4]
   22cf0:	sub	sp, fp, #28
   22cf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22cf8:	movw	r6, #20649	; 0x50a9
   22cfc:	movt	r6, #8
   22d00:	ldr	r5, [r4, #268]	; 0x10c
   22d04:	mov	r0, #0
   22d08:	str	r0, [sp, #8]
   22d0c:	str	r0, [sp, #12]
   22d10:	str	r3, [sp]
   22d14:	mov	r0, #0
   22d18:	mov	r1, sl
   22d1c:	mov	r2, #1
   22d20:	mov	r3, #1
   22d24:	blx	r5
   22d28:	mov	r5, r0
   22d2c:	cmn	r5, #1
   22d30:	bne	22cd8 <fputs@plt+0x118f0>
   22d34:	add	r4, r7, #8
   22d38:	ldr	r2, [r8, #32]
   22d3c:	mov	r5, #0
   22d40:	mov	r0, #0
   22d44:	mov	r1, r6
   22d48:	movw	r3, #32299	; 0x7e2b
   22d4c:	bl	2209c <fputs@plt+0x10cb4>
   22d50:	str	r5, [r4]
   22d54:	str	r5, [r4, #4]
   22d58:	mov	sl, #0
   22d5c:	mov	r9, #0
   22d60:	b	22cd8 <fputs@plt+0x118f0>
   22d64:	movw	r6, #20661	; 0x50b5
   22d68:	movt	r6, #8
   22d6c:	ldr	r8, [sp, #20]
   22d70:	cmn	r5, #1
   22d74:	bne	22cd8 <fputs@plt+0x118f0>
   22d78:	b	22d34 <fputs@plt+0x1194c>
   22d7c:	push	{fp, lr}
   22d80:	mov	fp, sp
   22d84:	movw	r0, #41900	; 0xa3ac
   22d88:	movt	r0, #9
   22d8c:	ldr	r0, [r0, #304]	; 0x130
   22d90:	blx	r0
   22d94:	mov	r1, r0
   22d98:	mov	r0, #1
   22d9c:	cmp	r1, #32768	; 0x8000
   22da0:	asrge	r0, r1, #31
   22da4:	addge	r0, r1, r0, lsr #17
   22da8:	asrge	r0, r0, #15
   22dac:	pop	{fp, pc}
   22db0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22db4:	add	fp, sp, #28
   22db8:	sub	sp, sp, #108	; 0x6c
   22dbc:	mov	r4, r0
   22dc0:	mov	r0, #16
   22dc4:	mov	r1, #0
   22dc8:	bl	14264 <fputs@plt+0x2e7c>
   22dcc:	cmp	r0, #0
   22dd0:	beq	22e18 <fputs@plt+0x11a30>
   22dd4:	mov	r5, r0
   22dd8:	vmov.i32	q8, #0	; 0x00000000
   22ddc:	vst1.32	{d16-d17}, [r5]
   22de0:	ldr	r8, [r4, #8]
   22de4:	ldr	r6, [r8, #28]
   22de8:	cmp	r6, #0
   22dec:	beq	22e20 <fputs@plt+0x11a38>
   22df0:	str	r6, [r5]
   22df4:	ldr	r0, [r6, #28]
   22df8:	add	r0, r0, #1
   22dfc:	str	r0, [r6, #28]
   22e00:	str	r5, [r4, #36]	; 0x24
   22e04:	ldr	r0, [r6, #32]
   22e08:	str	r0, [r5, #4]
   22e0c:	str	r5, [r6, #32]
   22e10:	mov	r7, #0
   22e14:	b	22e58 <fputs@plt+0x11a70>
   22e18:	mov	r7, #7
   22e1c:	b	22e58 <fputs@plt+0x11a70>
   22e20:	movw	r0, #41900	; 0xa3ac
   22e24:	movt	r0, #9
   22e28:	ldr	r2, [r0, #64]	; 0x40
   22e2c:	ldr	r0, [r4, #12]
   22e30:	ldr	r9, [r4, #32]
   22e34:	mov	r1, sp
   22e38:	blx	r2
   22e3c:	movw	r7, #1802	; 0x70a
   22e40:	cmp	r0, #0
   22e44:	beq	22e64 <fputs@plt+0x11a7c>
   22e48:	mov	r0, r4
   22e4c:	bl	230ac <fputs@plt+0x11cc4>
   22e50:	mov	r0, r5
   22e54:	bl	14294 <fputs@plt+0x2eac>
   22e58:	mov	r0, r7
   22e5c:	sub	sp, fp, #28
   22e60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22e64:	mov	r0, r9
   22e68:	bl	11220 <strlen@plt>
   22e6c:	mov	sl, r0
   22e70:	add	r7, r0, #42	; 0x2a
   22e74:	mov	r0, r7
   22e78:	mov	r1, #0
   22e7c:	bl	14264 <fputs@plt+0x2e7c>
   22e80:	cmp	r0, #0
   22e84:	beq	22f74 <fputs@plt+0x11b8c>
   22e88:	mov	r6, r0
   22e8c:	mov	r1, #0
   22e90:	mov	r2, r7
   22e94:	bl	1119c <memset@plt>
   22e98:	add	r1, r6, #36	; 0x24
   22e9c:	str	r1, [r6, #8]
   22ea0:	add	r0, sl, #6
   22ea4:	mov	sl, r1
   22ea8:	movw	r2, #20881	; 0x5191
   22eac:	movt	r2, #8
   22eb0:	mov	r3, r9
   22eb4:	bl	15964 <fputs@plt+0x457c>
   22eb8:	mvn	r0, #0
   22ebc:	str	r0, [r6, #12]
   22ec0:	ldr	r0, [r4, #8]
   22ec4:	str	r6, [r0, #28]
   22ec8:	ldr	r0, [r4, #8]
   22ecc:	mov	r1, #8
   22ed0:	stm	r6, {r0, r1}
   22ed4:	ldrb	r0, [r8, #21]
   22ed8:	cmp	r0, #0
   22edc:	bne	22df0 <fputs@plt+0x11a08>
   22ee0:	ldr	r0, [r4, #32]
   22ee4:	movw	r1, #20888	; 0x5198
   22ee8:	movt	r1, #8
   22eec:	mov	r7, #0
   22ef0:	mov	r2, #0
   22ef4:	bl	203d4 <fputs@plt+0xefec>
   22ef8:	cmp	r0, #0
   22efc:	movne	r0, #1
   22f00:	strbne	r0, [r6, #22]
   22f04:	moveq	r7, #66	; 0x42
   22f08:	ldr	r2, [sp, #16]
   22f0c:	bfc	r2, #9, #23
   22f10:	mov	r0, sl
   22f14:	mov	r1, r7
   22f18:	bl	21f88 <fputs@plt+0x10ba0>
   22f1c:	str	r0, [r6, #12]
   22f20:	cmn	r0, #1
   22f24:	ble	22f7c <fputs@plt+0x11b94>
   22f28:	ldr	r1, [sp, #24]
   22f2c:	ldr	r2, [sp, #28]
   22f30:	bl	22fd4 <fputs@plt+0x11bec>
   22f34:	mov	r0, r4
   22f38:	mov	r1, #1
   22f3c:	mov	r2, #128	; 0x80
   22f40:	mov	r3, #1
   22f44:	bl	23018 <fputs@plt+0x11c30>
   22f48:	cmp	r0, #0
   22f4c:	beq	22f9c <fputs@plt+0x11bb4>
   22f50:	mov	r0, r4
   22f54:	mov	r1, #0
   22f58:	mov	r2, #128	; 0x80
   22f5c:	mov	r3, #1
   22f60:	bl	23018 <fputs@plt+0x11c30>
   22f64:	mov	r7, r0
   22f68:	cmp	r0, #0
   22f6c:	bne	22e48 <fputs@plt+0x11a60>
   22f70:	b	22df0 <fputs@plt+0x11a08>
   22f74:	mov	r7, #7
   22f78:	b	22e48 <fputs@plt+0x11a60>
   22f7c:	movw	r0, #31812	; 0x7c44
   22f80:	bl	22108 <fputs@plt+0x10d20>
   22f84:	mov	r7, r0
   22f88:	movw	r1, #20507	; 0x501b
   22f8c:	movt	r1, #8
   22f90:	mov	r2, sl
   22f94:	movw	r3, #31812	; 0x7c44
   22f98:	b	22fcc <fputs@plt+0x11be4>
   22f9c:	ldr	r0, [r6, #12]
   22fa0:	mov	r2, #0
   22fa4:	mov	r3, #0
   22fa8:	bl	22418 <fputs@plt+0x11030>
   22fac:	cmp	r0, #0
   22fb0:	beq	22f50 <fputs@plt+0x11b68>
   22fb4:	movw	r7, #4618	; 0x120a
   22fb8:	movw	r1, #20538	; 0x503a
   22fbc:	movt	r1, #8
   22fc0:	movw	r0, #4618	; 0x120a
   22fc4:	mov	r2, sl
   22fc8:	movw	r3, #31828	; 0x7c54
   22fcc:	bl	2209c <fputs@plt+0x10cb4>
   22fd0:	b	22e48 <fputs@plt+0x11a60>
   22fd4:	push	{r4, r5, r6, r7, fp, lr}
   22fd8:	add	fp, sp, #16
   22fdc:	mov	r4, r2
   22fe0:	mov	r5, r1
   22fe4:	mov	r6, r0
   22fe8:	movw	r7, #41900	; 0xa3ac
   22fec:	movt	r7, #9
   22ff0:	ldr	r0, [r7, #256]	; 0x100
   22ff4:	blx	r0
   22ff8:	cmp	r0, #0
   22ffc:	popne	{r4, r5, r6, r7, fp, pc}
   23000:	ldr	r3, [r7, #244]	; 0xf4
   23004:	mov	r0, r6
   23008:	mov	r1, r5
   2300c:	mov	r2, r4
   23010:	pop	{r4, r5, r6, r7, fp, lr}
   23014:	bx	r3
   23018:	push	{r4, r6, r7, r8, r9, sl, fp, lr}
   2301c:	add	fp, sp, #24
   23020:	sub	sp, sp, #32
   23024:	mov	r8, r2
   23028:	ldr	r0, [r0, #8]
   2302c:	ldr	r0, [r0, #28]
   23030:	ldr	r2, [r0, #12]
   23034:	cmp	r2, #0
   23038:	bmi	2309c <fputs@plt+0x11cb4>
   2303c:	mov	r6, r3
   23040:	mov	r2, sp
   23044:	add	r3, r2, #8
   23048:	add	ip, r2, #16
   2304c:	vmov.i32	q8, #0	; 0x00000000
   23050:	mov	r4, r2
   23054:	vst1.64	{d16-d17}, [r4]!
   23058:	vst1.64	{d16-d17}, [r4]
   2305c:	mov	r4, #0
   23060:	strh	r4, [sp, #2]
   23064:	strh	r1, [sp]
   23068:	asr	r9, r8, #31
   2306c:	strd	r8, [r3]
   23070:	asr	r7, r6, #31
   23074:	strd	r6, [ip]
   23078:	ldr	r0, [r0, #12]
   2307c:	movw	r1, #41900	; 0xa3ac
   23080:	movt	r1, #9
   23084:	ldr	r3, [r1, #88]	; 0x58
   23088:	mov	r1, #13
   2308c:	blx	r3
   23090:	cmn	r0, #1
   23094:	movweq	r4, #5
   23098:	b	230a0 <fputs@plt+0x11cb8>
   2309c:	mov	r4, #0
   230a0:	mov	r0, r4
   230a4:	sub	sp, fp, #24
   230a8:	pop	{r4, r6, r7, r8, r9, sl, fp, pc}
   230ac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   230b0:	add	fp, sp, #24
   230b4:	mov	r8, r0
   230b8:	ldr	r0, [r0, #8]
   230bc:	ldr	r4, [r0, #28]
   230c0:	cmp	r4, #0
   230c4:	beq	23178 <fputs@plt+0x11d90>
   230c8:	ldr	r0, [r4, #28]
   230cc:	cmp	r0, #0
   230d0:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   230d4:	bl	22d7c <fputs@plt+0x11994>
   230d8:	mov	r6, r0
   230dc:	ldrh	r0, [r4, #20]
   230e0:	cmp	r0, #0
   230e4:	beq	23138 <fputs@plt+0x11d50>
   230e8:	mov	r7, #0
   230ec:	movw	r5, #41900	; 0xa3ac
   230f0:	movt	r5, #9
   230f4:	b	23114 <fputs@plt+0x11d2c>
   230f8:	ldr	r0, [r4, #24]
   230fc:	ldr	r0, [r0, r7, lsl #2]
   23100:	bl	14294 <fputs@plt+0x2eac>
   23104:	add	r7, r7, r6
   23108:	ldrh	r0, [r4, #20]
   2310c:	cmp	r7, r0
   23110:	bge	23138 <fputs@plt+0x11d50>
   23114:	ldr	r0, [r4, #12]
   23118:	cmp	r0, #0
   2311c:	bmi	230f8 <fputs@plt+0x11d10>
   23120:	ldr	r1, [r4, #16]
   23124:	ldr	r0, [r4, #24]
   23128:	ldr	r0, [r0, r7, lsl #2]
   2312c:	ldr	r2, [r5, #280]	; 0x118
   23130:	blx	r2
   23134:	b	23104 <fputs@plt+0x11d1c>
   23138:	ldr	r0, [r4, #24]
   2313c:	bl	14294 <fputs@plt+0x2eac>
   23140:	ldr	r1, [r4, #12]
   23144:	cmp	r1, #0
   23148:	bmi	23160 <fputs@plt+0x11d78>
   2314c:	mov	r0, r8
   23150:	movw	r2, #31697	; 0x7bd1
   23154:	bl	221ac <fputs@plt+0x10dc4>
   23158:	mvn	r0, #0
   2315c:	str	r0, [r4, #12]
   23160:	ldr	r0, [r4]
   23164:	mov	r1, #0
   23168:	str	r1, [r0, #28]
   2316c:	mov	r0, r4
   23170:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   23174:	b	14294 <fputs@plt+0x2eac>
   23178:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2317c:	push	{r4, r5, r6, r7, fp, lr}
   23180:	add	fp, sp, #16
   23184:	sub	sp, sp, #104	; 0x68
   23188:	mov	r5, r1
   2318c:	movw	r1, #41900	; 0xa3ac
   23190:	movt	r1, #9
   23194:	ldr	r2, [r1, #52]	; 0x34
   23198:	mov	r1, sp
   2319c:	blx	r2
   231a0:	cmp	r0, #0
   231a4:	bne	23234 <fputs@plt+0x11e4c>
   231a8:	movw	r0, #59772	; 0xe97c
   231ac:	movt	r0, #9
   231b0:	ldr	r0, [r0]
   231b4:	cmp	r0, #0
   231b8:	beq	23234 <fputs@plt+0x11e4c>
   231bc:	ldm	sp, {r1, r2}
   231c0:	ldr	r3, [sp, #96]	; 0x60
   231c4:	ldr	r4, [sp, #100]	; 0x64
   231c8:	b	231d8 <fputs@plt+0x11df0>
   231cc:	ldr	r0, [r0, #40]	; 0x28
   231d0:	cmp	r0, #0
   231d4:	beq	23234 <fputs@plt+0x11e4c>
   231d8:	ldrd	r6, [r0]
   231dc:	eor	r7, r7, r2
   231e0:	eor	r6, r6, r1
   231e4:	orrs	r7, r6, r7
   231e8:	bne	231cc <fputs@plt+0x11de4>
   231ec:	ldrd	r6, [r0, #8]
   231f0:	eor	r7, r7, r4
   231f4:	eor	r6, r6, r3
   231f8:	orrs	r7, r6, r7
   231fc:	bne	231cc <fputs@plt+0x11de4>
   23200:	add	r2, r0, #36	; 0x24
   23204:	ldr	r0, [r2]
   23208:	cmp	r0, #0
   2320c:	beq	23234 <fputs@plt+0x11e4c>
   23210:	mov	r1, r2
   23214:	add	r2, r0, #8
   23218:	ldr	r3, [r0, #4]
   2321c:	cmp	r3, r5
   23220:	bne	23204 <fputs@plt+0x11e1c>
   23224:	ldr	r2, [r2]
   23228:	str	r2, [r1]
   2322c:	sub	sp, fp, #16
   23230:	pop	{r4, r5, r6, r7, fp, pc}
   23234:	mov	r0, #0
   23238:	sub	sp, fp, #16
   2323c:	pop	{r4, r5, r6, r7, fp, pc}
   23240:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   23244:	add	fp, sp, #24
   23248:	sub	sp, sp, #624	; 0x270
   2324c:	mov	r4, r2
   23250:	mov	r6, r0
   23254:	mov	r0, #0
   23258:	str	r0, [r2]
   2325c:	str	r0, [r3]
   23260:	ldr	r9, [fp, #8]
   23264:	str	r0, [r9]
   23268:	movw	r2, #2048	; 0x800
   2326c:	movt	r2, #8
   23270:	tst	r1, r2
   23274:	beq	232e8 <fputs@plt+0x11f00>
   23278:	mov	r8, r3
   2327c:	mov	r0, r6
   23280:	bl	13690 <fputs@plt+0x22a8>
   23284:	mov	r7, r0
   23288:	sub	r0, r6, #1
   2328c:	ldrb	r1, [r0, r7]
   23290:	sub	r7, r7, #1
   23294:	cmp	r1, #45	; 0x2d
   23298:	bne	2328c <fputs@plt+0x11ea4>
   2329c:	add	r5, sp, #104	; 0x68
   232a0:	mov	r0, r5
   232a4:	mov	r1, r6
   232a8:	mov	r2, r7
   232ac:	bl	11244 <memcpy@plt>
   232b0:	mov	r0, #0
   232b4:	strb	r0, [r5, r7]
   232b8:	movw	r0, #41900	; 0xa3ac
   232bc:	movt	r0, #9
   232c0:	ldr	r2, [r0, #52]	; 0x34
   232c4:	mov	r1, sp
   232c8:	mov	r0, r5
   232cc:	blx	r2
   232d0:	mov	r1, r0
   232d4:	movw	r0, #1802	; 0x70a
   232d8:	cmp	r1, #0
   232dc:	beq	232fc <fputs@plt+0x11f14>
   232e0:	sub	sp, fp, #24
   232e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   232e8:	tst	r1, #8
   232ec:	movne	r1, #384	; 0x180
   232f0:	strne	r1, [r4]
   232f4:	sub	sp, fp, #24
   232f8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   232fc:	ldr	r0, [sp, #16]
   23300:	bfc	r0, #9, #23
   23304:	str	r0, [r4]
   23308:	ldr	r0, [sp, #24]
   2330c:	str	r0, [r8]
   23310:	ldr	r0, [sp, #28]
   23314:	str	r0, [r9]
   23318:	mov	r0, #0
   2331c:	sub	sp, fp, #24
   23320:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23324:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23328:	add	fp, sp, #28
   2332c:	sub	sp, sp, #4
   23330:	mov	r6, r3
   23334:	mov	r4, r2
   23338:	mov	sl, r1
   2333c:	mov	r7, r0
   23340:	str	r3, [r2, #32]
   23344:	str	r0, [r2, #4]
   23348:	str	r1, [r2, #12]
   2334c:	ldr	r5, [fp, #8]
   23350:	uxtb	r0, r5
   23354:	strh	r0, [r2, #18]
   23358:	movw	r0, #41272	; 0xa138
   2335c:	movt	r0, #9
   23360:	ldrd	r0, [r0, #176]	; 0xb0
   23364:	strd	r0, [r4, #64]	; 0x40
   23368:	lsl	r0, r5, #25
   2336c:	and	r0, r3, r0, asr #31
   23370:	movw	r1, #20901	; 0x51a5
   23374:	movt	r1, #8
   23378:	mov	r2, #1
   2337c:	bl	203d4 <fputs@plt+0xefec>
   23380:	cmp	r0, #0
   23384:	ldrhne	r0, [r4, #18]
   23388:	orrne	r0, r0, #16
   2338c:	strhne	r0, [r4, #18]
   23390:	ldr	r0, [r7, #16]
   23394:	movw	r1, #19928	; 0x4dd8
   23398:	movt	r1, #8
   2339c:	bl	113c4 <strcmp@plt>
   233a0:	cmp	r0, #0
   233a4:	beq	2342c <fputs@plt+0x12044>
   233a8:	tst	r5, #128	; 0x80
   233ac:	bne	23440 <fputs@plt+0x12058>
   233b0:	ldr	r0, [r7, #20]
   233b4:	ldr	r2, [r0]
   233b8:	mov	r0, r6
   233bc:	mov	r1, r4
   233c0:	blx	r2
   233c4:	movw	r5, #6660	; 0x1a04
   233c8:	movt	r5, #8
   233cc:	cmp	r0, r5
   233d0:	beq	23470 <fputs@plt+0x12088>
   233d4:	movw	r9, #6812	; 0x1a9c
   233d8:	movt	r9, #8
   233dc:	cmp	r0, r9
   233e0:	mov	r5, r0
   233e4:	bne	23448 <fputs@plt+0x12060>
   233e8:	mov	r0, r6
   233ec:	bl	11220 <strlen@plt>
   233f0:	add	r7, r0, #6
   233f4:	asr	r1, r7, #31
   233f8:	mov	r0, r7
   233fc:	bl	14264 <fputs@plt+0x2e7c>
   23400:	mov	r8, r0
   23404:	cmp	r0, #0
   23408:	beq	234a8 <fputs@plt+0x120c0>
   2340c:	movw	r2, #20906	; 0x51aa
   23410:	movt	r2, #8
   23414:	mov	r0, r7
   23418:	mov	r1, r8
   2341c:	mov	r3, r6
   23420:	bl	15964 <fputs@plt+0x457c>
   23424:	mov	r6, #0
   23428:	b	234ac <fputs@plt+0x120c4>
   2342c:	ldrh	r0, [r4, #18]
   23430:	orr	r0, r0, #1
   23434:	strh	r0, [r4, #18]
   23438:	tst	r5, #128	; 0x80
   2343c:	beq	233b0 <fputs@plt+0x11fc8>
   23440:	movw	r5, #6736	; 0x1a50
   23444:	movt	r5, #8
   23448:	mov	r0, r4
   2344c:	mov	r1, #0
   23450:	bl	2233c <fputs@plt+0x10f54>
   23454:	str	r5, [r4]
   23458:	mov	r0, r4
   2345c:	bl	21ca4 <fputs@plt+0x108bc>
   23460:	mov	r6, #0
   23464:	mov	r0, r6
   23468:	sub	sp, fp, #28
   2346c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23470:	add	r1, r4, #8
   23474:	mov	r0, r4
   23478:	bl	234e0 <fputs@plt+0x120f8>
   2347c:	cmp	r0, #0
   23480:	beq	23448 <fputs@plt+0x12060>
   23484:	mov	r6, r0
   23488:	mov	r0, r4
   2348c:	mov	r1, sl
   23490:	movw	r2, #32813	; 0x802d
   23494:	bl	221ac <fputs@plt+0x10dc4>
   23498:	mov	r0, r4
   2349c:	mov	r1, #0
   234a0:	bl	2233c <fputs@plt+0x10f54>
   234a4:	b	23464 <fputs@plt+0x1207c>
   234a8:	mov	r6, #7
   234ac:	str	r8, [r4, #24]
   234b0:	mov	r0, r4
   234b4:	mov	r1, #0
   234b8:	bl	2233c <fputs@plt+0x10f54>
   234bc:	cmp	r6, #0
   234c0:	mov	r5, r9
   234c4:	beq	23454 <fputs@plt+0x1206c>
   234c8:	cmp	sl, #0
   234cc:	movpl	r0, r4
   234d0:	movpl	r1, sl
   234d4:	movwpl	r2, #32898	; 0x8082
   234d8:	blpl	221ac <fputs@plt+0x10dc4>
   234dc:	b	23464 <fputs@plt+0x1207c>
   234e0:	push	{r4, r5, r6, r7, fp, lr}
   234e4:	add	fp, sp, #16
   234e8:	sub	sp, sp, #120	; 0x78
   234ec:	mov	r4, r1
   234f0:	mov	r5, r0
   234f4:	movw	r0, #41900	; 0xa3ac
   234f8:	movt	r0, #9
   234fc:	ldr	r2, [r0, #64]	; 0x40
   23500:	ldr	r0, [r5, #12]
   23504:	mov	r1, sp
   23508:	blx	r2
   2350c:	cmp	r0, #0
   23510:	beq	23530 <fputs@plt+0x12148>
   23514:	bl	113dc <__errno_location@plt>
   23518:	ldr	r1, [r0]
   2351c:	mov	r0, r5
   23520:	bl	2233c <fputs@plt+0x10f54>
   23524:	mov	r0, #10
   23528:	sub	sp, fp, #16
   2352c:	pop	{r4, r5, r6, r7, fp, pc}
   23530:	ldm	sp, {r0, r1}
   23534:	ldr	r2, [sp, #96]	; 0x60
   23538:	ldr	r3, [sp, #100]	; 0x64
   2353c:	sub	ip, fp, #32
   23540:	stm	ip, {r0, r1, r2, r3}
   23544:	movw	r7, #59772	; 0xe97c
   23548:	movt	r7, #9
   2354c:	ldr	r5, [r7]
   23550:	cmp	r5, #0
   23554:	beq	23580 <fputs@plt+0x12198>
   23558:	sub	r6, fp, #32
   2355c:	mov	r0, r6
   23560:	mov	r1, r5
   23564:	mov	r2, #16
   23568:	bl	11250 <bcmp@plt>
   2356c:	cmp	r0, #0
   23570:	beq	235ec <fputs@plt+0x12204>
   23574:	ldr	r5, [r5, #40]	; 0x28
   23578:	cmp	r5, #0
   2357c:	bne	2355c <fputs@plt+0x12174>
   23580:	mov	r6, #0
   23584:	mov	r0, #48	; 0x30
   23588:	mov	r1, #0
   2358c:	bl	14264 <fputs@plt+0x2e7c>
   23590:	cmp	r0, #0
   23594:	beq	23608 <fputs@plt+0x12220>
   23598:	mov	r5, r0
   2359c:	vmov.i32	q8, #0	; 0x00000000
   235a0:	str	r6, [r0, #36]	; 0x24
   235a4:	str	r6, [r0, #32]
   235a8:	add	r0, r0, #16
   235ac:	vst1.64	{d16-d17}, [r0]
   235b0:	mov	r0, #1
   235b4:	sub	r1, fp, #32
   235b8:	vld1.64	{d16-d17}, [r1]
   235bc:	str	r0, [r5, #24]
   235c0:	mov	r0, #44	; 0x2c
   235c4:	mov	r1, r5
   235c8:	vst1.64	{d16-d17}, [r1], r0
   235cc:	ldr	r0, [r7]
   235d0:	str	r6, [r1]
   235d4:	str	r0, [r5, #40]	; 0x28
   235d8:	ldr	r0, [r7]
   235dc:	cmp	r0, #0
   235e0:	strne	r5, [r0, #44]	; 0x2c
   235e4:	str	r5, [r7]
   235e8:	b	235f8 <fputs@plt+0x12210>
   235ec:	ldr	r0, [r5, #24]
   235f0:	add	r0, r0, #1
   235f4:	str	r0, [r5, #24]
   235f8:	str	r5, [r4]
   235fc:	mov	r0, #0
   23600:	sub	sp, fp, #16
   23604:	pop	{r4, r5, r6, r7, fp, pc}
   23608:	mov	r0, #7
   2360c:	sub	sp, fp, #16
   23610:	pop	{r4, r5, r6, r7, fp, pc}
   23614:	push	{fp, lr}
   23618:	mov	fp, sp
   2361c:	bl	21de0 <fputs@plt+0x109f8>
   23620:	mov	r0, #0
   23624:	pop	{fp, pc}
   23628:	mov	r0, #0
   2362c:	bx	lr
   23630:	mov	r0, #0
   23634:	bx	lr
   23638:	mov	r0, #0
   2363c:	str	r0, [r1]
   23640:	mov	r0, #0
   23644:	bx	lr
   23648:	push	{r4, sl, fp, lr}
   2364c:	add	fp, sp, #8
   23650:	mov	r4, r0
   23654:	mov	r1, #0
   23658:	bl	2371c <fputs@plt+0x12334>
   2365c:	ldr	r0, [r4, #24]
   23660:	bl	14294 <fputs@plt+0x2eac>
   23664:	mov	r0, r4
   23668:	bl	21de0 <fputs@plt+0x109f8>
   2366c:	mov	r0, #0
   23670:	pop	{r4, sl, fp, pc}
   23674:	push	{r4, r5, r6, r7, fp, lr}
   23678:	add	fp, sp, #16
   2367c:	mov	r6, r1
   23680:	mov	r4, r0
   23684:	ldr	r0, [r0, #24]
   23688:	ldrb	r1, [r4, #16]
   2368c:	cmp	r1, #0
   23690:	beq	236ac <fputs@plt+0x122c4>
   23694:	strb	r6, [r4, #16]
   23698:	mov	r5, #0
   2369c:	mov	r1, #0
   236a0:	bl	11388 <utimes@plt>
   236a4:	mov	r0, r5
   236a8:	pop	{r4, r5, r6, r7, fp, pc}
   236ac:	movw	r1, #41900	; 0xa3ac
   236b0:	movt	r1, #9
   236b4:	ldr	r2, [r1, #220]	; 0xdc
   236b8:	movw	r1, #511	; 0x1ff
   236bc:	blx	r2
   236c0:	cmn	r0, #1
   236c4:	ble	236d8 <fputs@plt+0x122f0>
   236c8:	mov	r5, r0
   236cc:	strb	r6, [r4, #16]
   236d0:	mov	r0, r5
   236d4:	pop	{r4, r5, r6, r7, fp, pc}
   236d8:	bl	113dc <__errno_location@plt>
   236dc:	ldr	r6, [r0]
   236e0:	mov	r5, #5
   236e4:	cmp	r6, #17
   236e8:	beq	236fc <fputs@plt+0x12314>
   236ec:	mov	r0, r6
   236f0:	bl	22544 <fputs@plt+0x1115c>
   236f4:	cmp	r0, #5
   236f8:	bne	23704 <fputs@plt+0x1231c>
   236fc:	mov	r0, r5
   23700:	pop	{r4, r5, r6, r7, fp, pc}
   23704:	mov	r7, r0
   23708:	mov	r0, r4
   2370c:	mov	r1, r6
   23710:	bl	2233c <fputs@plt+0x10f54>
   23714:	mov	r0, r7
   23718:	pop	{r4, r5, r6, r7, fp, pc}
   2371c:	push	{r4, r5, fp, lr}
   23720:	add	fp, sp, #8
   23724:	mov	r5, r0
   23728:	ldrb	r0, [r0, #16]
   2372c:	mov	r4, #0
   23730:	cmp	r0, r1
   23734:	beq	2378c <fputs@plt+0x123a4>
   23738:	cmp	r1, #1
   2373c:	bne	23750 <fputs@plt+0x12368>
   23740:	mov	r0, #1
   23744:	strb	r0, [r5, #16]
   23748:	mov	r0, r4
   2374c:	pop	{r4, r5, fp, pc}
   23750:	ldr	r0, [r5, #24]
   23754:	movw	r1, #41900	; 0xa3ac
   23758:	movt	r1, #9
   2375c:	ldr	r1, [r1, #232]	; 0xe8
   23760:	blx	r1
   23764:	cmn	r0, #1
   23768:	ble	2377c <fputs@plt+0x12394>
   2376c:	mov	r4, #0
   23770:	strb	r4, [r5, #16]
   23774:	mov	r0, r4
   23778:	pop	{r4, r5, fp, pc}
   2377c:	bl	113dc <__errno_location@plt>
   23780:	ldr	r1, [r0]
   23784:	cmp	r1, #2
   23788:	bne	23794 <fputs@plt+0x123ac>
   2378c:	mov	r0, r4
   23790:	pop	{r4, r5, fp, pc}
   23794:	mov	r0, r5
   23798:	bl	2233c <fputs@plt+0x10f54>
   2379c:	movw	r4, #2058	; 0x80a
   237a0:	mov	r0, r4
   237a4:	pop	{r4, r5, fp, pc}
   237a8:	push	{r4, sl, fp, lr}
   237ac:	add	fp, sp, #8
   237b0:	mov	r4, r1
   237b4:	ldr	r0, [r0, #24]
   237b8:	movw	r1, #41900	; 0xa3ac
   237bc:	movt	r1, #9
   237c0:	ldr	r2, [r1, #28]
   237c4:	mov	r1, #0
   237c8:	blx	r2
   237cc:	clz	r0, r0
   237d0:	lsr	r0, r0, #5
   237d4:	str	r0, [r4]
   237d8:	mov	r0, #0
   237dc:	pop	{r4, sl, fp, pc}
   237e0:	push	{r4, r5, r6, r7, fp, lr}
   237e4:	add	fp, sp, #16
   237e8:	mov	r6, r2
   237ec:	mov	r5, r1
   237f0:	mov	r4, r0
   237f4:	bl	13690 <fputs@plt+0x22a8>
   237f8:	mov	r7, r0
   237fc:	ldrb	r0, [r4]
   23800:	mov	r1, #0
   23804:	cmp	r0, #47	; 0x2f
   23808:	beq	23840 <fputs@plt+0x12458>
   2380c:	movw	r0, #41900	; 0xa3ac
   23810:	movt	r0, #9
   23814:	ldr	r2, [r0, #40]	; 0x28
   23818:	sub	r1, r6, #2
   2381c:	mov	r0, r5
   23820:	blx	r2
   23824:	cmp	r0, #0
   23828:	beq	23880 <fputs@plt+0x12498>
   2382c:	mov	r0, r5
   23830:	bl	13690 <fputs@plt+0x22a8>
   23834:	mov	r1, #47	; 0x2f
   23838:	strb	r1, [r5, r0]
   2383c:	add	r1, r0, #1
   23840:	add	r0, r1, r7
   23844:	cmp	r0, r6
   23848:	bge	2386c <fputs@plt+0x12484>
   2384c:	sub	r0, r6, r1
   23850:	add	r1, r5, r1
   23854:	movw	r2, #20776	; 0x5128
   23858:	movt	r2, #8
   2385c:	mov	r3, r4
   23860:	bl	15964 <fputs@plt+0x457c>
   23864:	mov	r0, #0
   23868:	pop	{r4, r5, r6, r7, fp, pc}
   2386c:	mov	r0, #0
   23870:	strb	r0, [r5, r1]
   23874:	movw	r0, #33480	; 0x82c8
   23878:	pop	{r4, r5, r6, r7, fp, lr}
   2387c:	b	22108 <fputs@plt+0x10d20>
   23880:	movw	r0, #33471	; 0x82bf
   23884:	bl	22108 <fputs@plt+0x10d20>
   23888:	movw	r1, #20525	; 0x502d
   2388c:	movt	r1, #8
   23890:	mov	r2, r4
   23894:	movw	r3, #33471	; 0x82bf
   23898:	pop	{r4, r5, r6, r7, fp, lr}
   2389c:	b	2209c <fputs@plt+0x10cb4>
   238a0:	movw	r0, #6736	; 0x1a50
   238a4:	movt	r0, #8
   238a8:	bx	lr
   238ac:	movw	r0, #6812	; 0x1a9c
   238b0:	movt	r0, #8
   238b4:	bx	lr
   238b8:	ldr	r0, [r0, #44]	; 0x2c
   238bc:	movw	r1, #41272	; 0xa138
   238c0:	movt	r1, #9
   238c4:	ldr	r1, [r1, #132]	; 0x84
   238c8:	bx	r1
   238cc:	push	{r4, sl, fp, lr}
   238d0:	add	fp, sp, #8
   238d4:	mov	r4, r0
   238d8:	movw	r0, #3082	; 0xc0a
   238dc:	cmp	r1, r0
   238e0:	beq	23900 <fputs@plt+0x12518>
   238e4:	orr	r0, r1, #4
   238e8:	uxtb	r0, r0
   238ec:	cmp	r0, #14
   238f0:	popne	{r4, sl, fp, pc}
   238f4:	ldr	r0, [r4]
   238f8:	bl	2397c <fputs@plt+0x12594>
   238fc:	str	r0, [r4, #60]	; 0x3c
   23900:	pop	{r4, sl, fp, pc}
   23904:	push	{r4, r5, r6, r7, fp, lr}
   23908:	add	fp, sp, #16
   2390c:	sub	sp, sp, #104	; 0x68
   23910:	mov	r5, r2
   23914:	mov	r6, r1
   23918:	mov	r4, r0
   2391c:	ldr	r0, [r0, #92]	; 0x5c
   23920:	str	r0, [sp]
   23924:	add	r7, sp, #4
   23928:	add	r2, sp, #34	; 0x22
   2392c:	mov	r0, r7
   23930:	mov	r1, r4
   23934:	mov	r3, #70	; 0x46
   23938:	bl	1452c <fputs@plt+0x3144>
   2393c:	mov	r0, #1
   23940:	strb	r0, [sp, #29]
   23944:	mov	r0, r7
   23948:	mov	r1, r6
   2394c:	mov	r2, r5
   23950:	bl	14558 <fputs@plt+0x3170>
   23954:	mov	r0, r7
   23958:	bl	1581c <fputs@plt+0x4434>
   2395c:	mov	r5, r0
   23960:	ldrb	r0, [sp, #28]
   23964:	cmp	r0, #1
   23968:	moveq	r0, r4
   2396c:	bleq	19164 <fputs@plt+0x7d7c>
   23970:	mov	r0, r5
   23974:	sub	sp, fp, #16
   23978:	pop	{r4, r5, r6, r7, fp, pc}
   2397c:	ldr	r3, [r0, #68]	; 0x44
   23980:	cmp	r3, #0
   23984:	moveq	r0, #0
   23988:	bxeq	lr
   2398c:	mov	r1, #0
   23990:	mov	r2, #0
   23994:	bx	r3
   23998:	push	{r4, r5, fp, lr}
   2399c:	add	fp, sp, #8
   239a0:	mov	r4, r1
   239a4:	mov	r5, r0
   239a8:	ldr	r0, [r0, #240]	; 0xf0
   239ac:	cmp	r0, #0
   239b0:	blne	239c4 <fputs@plt+0x125dc>
   239b4:	mov	r0, r5
   239b8:	mov	r1, r4
   239bc:	pop	{r4, r5, fp, lr}
   239c0:	b	238cc <fputs@plt+0x124e4>
   239c4:	b	18e70 <fputs@plt+0x7a88>
   239c8:	push	{r4, r5, r6, sl, fp, lr}
   239cc:	add	fp, sp, #16
   239d0:	sub	sp, sp, #16
   239d4:	mov	r5, r0
   239d8:	ldr	r4, [r0]
   239dc:	ldr	r0, [r4, #16]
   239e0:	ldr	r0, [r0, #20]
   239e4:	mov	r6, #0
   239e8:	cmp	r0, #0
   239ec:	bne	23a78 <fputs@plt+0x12690>
   239f0:	ldrb	r0, [r5, #453]	; 0x1c5
   239f4:	cmp	r0, #0
   239f8:	bne	23a78 <fputs@plt+0x12690>
   239fc:	ldr	r0, [r4]
   23a00:	movw	r1, #542	; 0x21e
   23a04:	mov	r2, #0
   23a08:	str	r2, [sp]
   23a0c:	str	r1, [sp, #4]
   23a10:	add	r3, sp, #12
   23a14:	mov	r1, #0
   23a18:	mov	r2, r4
   23a1c:	bl	23a84 <fputs@plt+0x1269c>
   23a20:	cmp	r0, #0
   23a24:	beq	23a44 <fputs@plt+0x1265c>
   23a28:	mov	r6, r0
   23a2c:	movw	r1, #20961	; 0x51e1
   23a30:	movt	r1, #8
   23a34:	mov	r0, r5
   23a38:	bl	1aa38 <fputs@plt+0x9650>
   23a3c:	str	r6, [r5, #12]
   23a40:	b	23a74 <fputs@plt+0x1268c>
   23a44:	ldr	r1, [r4, #16]
   23a48:	ldr	r0, [sp, #12]
   23a4c:	str	r0, [r1, #20]
   23a50:	ldr	r1, [r4, #76]	; 0x4c
   23a54:	mov	r6, #0
   23a58:	mvn	r2, #0
   23a5c:	mov	r3, #0
   23a60:	bl	2010c <fputs@plt+0xed24>
   23a64:	cmp	r0, #7
   23a68:	bne	23a78 <fputs@plt+0x12690>
   23a6c:	mov	r0, r4
   23a70:	bl	19164 <fputs@plt+0x7d7c>
   23a74:	mov	r6, #1
   23a78:	mov	r0, r6
   23a7c:	sub	sp, fp, #16
   23a80:	pop	{r4, r5, r6, sl, fp, pc}
   23a84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23a88:	add	fp, sp, #28
   23a8c:	sub	sp, sp, #132	; 0x84
   23a90:	mov	r9, r3
   23a94:	str	r2, [sp, #28]
   23a98:	str	r0, [sp, #20]
   23a9c:	ldr	r8, [fp, #12]
   23aa0:	ldr	r7, [fp, #8]
   23aa4:	cmp	r1, #0
   23aa8:	str	r1, [sp, #24]
   23aac:	beq	23adc <fputs@plt+0x126f4>
   23ab0:	mov	r4, r1
   23ab4:	ldrb	r5, [r1]
   23ab8:	movw	r1, #21031	; 0x5227
   23abc:	movt	r1, #8
   23ac0:	mov	r0, r4
   23ac4:	bl	113c4 <strcmp@plt>
   23ac8:	cmp	r0, #0
   23acc:	beq	23b04 <fputs@plt+0x1271c>
   23ad0:	mov	r6, #0
   23ad4:	cmp	r5, #0
   23ad8:	bne	23af0 <fputs@plt+0x12708>
   23adc:	ldr	r0, [sp, #28]
   23ae0:	bl	23ff0 <fputs@plt+0x12c08>
   23ae4:	mov	r6, #1
   23ae8:	cmp	r0, #0
   23aec:	bne	23b0c <fputs@plt+0x12724>
   23af0:	mov	r2, #0
   23af4:	tst	r8, #128	; 0x80
   23af8:	bne	23b0c <fputs@plt+0x12724>
   23afc:	str	r7, [sp, #12]
   23b00:	b	23b18 <fputs@plt+0x12730>
   23b04:	clz	r0, r5
   23b08:	lsr	r6, r0, #5
   23b0c:	orr	r7, r7, #2
   23b10:	str	r7, [sp, #12]
   23b14:	mov	r2, #1
   23b18:	mov	r0, #2
   23b1c:	mov	r1, r8
   23b20:	bfi	r1, r0, #8, #2
   23b24:	cmp	r6, #0
   23b28:	mov	sl, r8
   23b2c:	movne	sl, r1
   23b30:	str	r2, [sp, #16]
   23b34:	cmp	r2, #0
   23b38:	movne	sl, r1
   23b3c:	tst	r8, #256	; 0x100
   23b40:	moveq	sl, r8
   23b44:	mov	r4, #0
   23b48:	mov	r0, #48	; 0x30
   23b4c:	mov	r1, #0
   23b50:	bl	16884 <fputs@plt+0x549c>
   23b54:	mov	r8, #7
   23b58:	cmp	r0, #0
   23b5c:	beq	23d5c <fputs@plt+0x12974>
   23b60:	mov	r5, r0
   23b64:	mov	r0, #1
   23b68:	ldr	r1, [sp, #28]
   23b6c:	str	r1, [r5]
   23b70:	strb	r4, [r5, #8]
   23b74:	str	r5, [r5, #32]
   23b78:	str	r0, [r5, #36]	; 0x24
   23b7c:	cmp	r6, #0
   23b80:	beq	23cc4 <fputs@plt+0x128dc>
   23b84:	mov	r4, #0
   23b88:	mov	r0, #84	; 0x54
   23b8c:	mov	r1, #0
   23b90:	bl	16884 <fputs@plt+0x549c>
   23b94:	mov	r6, r0
   23b98:	cmp	r0, #0
   23b9c:	beq	23d44 <fputs@plt+0x1295c>
   23ba0:	str	r9, [sp, #8]
   23ba4:	str	sl, [sp]
   23ba8:	ldr	r0, [sp, #20]
   23bac:	mov	r1, r6
   23bb0:	ldr	r7, [sp, #24]
   23bb4:	mov	r2, r7
   23bb8:	ldr	r4, [sp, #12]
   23bbc:	mov	r3, r4
   23bc0:	bl	24038 <fputs@plt+0x12c50>
   23bc4:	mov	r8, r0
   23bc8:	cmp	r0, #0
   23bcc:	bne	23cac <fputs@plt+0x128c4>
   23bd0:	ldr	r0, [sp, #28]
   23bd4:	ldrd	r2, [r0, #40]	; 0x28
   23bd8:	ldr	r0, [r6]
   23bdc:	bl	24618 <fputs@plt+0x13230>
   23be0:	ldr	r0, [r6]
   23be4:	add	sl, sp, #32
   23be8:	mov	r1, sl
   23bec:	bl	24628 <fputs@plt+0x13240>
   23bf0:	mov	r8, r0
   23bf4:	cmp	r0, #0
   23bf8:	bne	23cac <fputs@plt+0x128c4>
   23bfc:	ldr	r0, [sp, #28]
   23c00:	str	r0, [r6, #4]
   23c04:	strb	r4, [r6, #16]
   23c08:	ldr	r0, [r6]
   23c0c:	mov	r1, r6
   23c10:	bl	246b8 <fputs@plt+0x132d0>
   23c14:	str	r6, [r5, #4]
   23c18:	mov	r0, #0
   23c1c:	str	r0, [r6, #8]
   23c20:	str	r0, [r6, #12]
   23c24:	ldr	r8, [r6]
   23c28:	mov	r0, r8
   23c2c:	bl	246f0 <fputs@plt+0x13308>
   23c30:	cmp	r0, #0
   23c34:	ldrhne	r0, [r6, #22]
   23c38:	orrne	r0, r0, #1
   23c3c:	strhne	r0, [r6, #22]
   23c40:	ldrb	r0, [sp, #48]	; 0x30
   23c44:	ldrb	r1, [sp, #49]	; 0x31
   23c48:	lsl	r1, r1, #16
   23c4c:	orr	r0, r1, r0, lsl #8
   23c50:	mov	r4, r6
   23c54:	str	r0, [r4, #32]!
   23c58:	sub	r1, r0, #512	; 0x200
   23c5c:	cmp	r1, #65024	; 0xfe00
   23c60:	bhi	23c70 <fputs@plt+0x12888>
   23c64:	sub	r1, r0, #1
   23c68:	tst	r1, r0
   23c6c:	beq	23f70 <fputs@plt+0x12b88>
   23c70:	mov	r9, #0
   23c74:	str	r9, [r4]
   23c78:	clz	r0, r7
   23c7c:	lsr	r0, r0, #5
   23c80:	ldr	r1, [sp, #16]
   23c84:	orrs	r0, r0, r1
   23c88:	moveq	r9, #0
   23c8c:	strheq	r9, [r6, #17]
   23c90:	mov	r0, r8
   23c94:	mov	r1, r4
   23c98:	mov	r2, r9
   23c9c:	bl	24704 <fputs@plt+0x1331c>
   23ca0:	mov	r8, r0
   23ca4:	cmp	r0, #0
   23ca8:	beq	23e60 <fputs@plt+0x12a78>
   23cac:	ldr	r0, [r6]
   23cb0:	cmp	r0, #0
   23cb4:	ldr	r9, [sp, #8]
   23cb8:	blne	24858 <fputs@plt+0x13470>
   23cbc:	mov	r4, #0
   23cc0:	b	23d48 <fputs@plt+0x12960>
   23cc4:	tst	sl, #131072	; 0x20000
   23cc8:	beq	23b84 <fputs@plt+0x1279c>
   23ccc:	and	r1, sl, #64	; 0x40
   23cd0:	eor	r0, r0, r1, lsr #6
   23cd4:	ldr	r1, [sp, #16]
   23cd8:	ands	r0, r1, r0
   23cdc:	bne	23b84 <fputs@plt+0x1279c>
   23ce0:	str	r9, [sp, #8]
   23ce4:	ldr	r0, [sp, #24]
   23ce8:	bl	13690 <fputs@plt+0x22a8>
   23cec:	add	r6, r0, #1
   23cf0:	ldr	r9, [sp, #20]
   23cf4:	ldr	r0, [r9, #8]
   23cf8:	add	r4, r0, #1
   23cfc:	cmp	r4, r6
   23d00:	mov	r0, r6
   23d04:	movgt	r0, r4
   23d08:	asr	r1, r0, #31
   23d0c:	bl	141fc <fputs@plt+0x2e14>
   23d10:	mov	r7, r0
   23d14:	mov	r0, #1
   23d18:	strb	r0, [r5, #9]
   23d1c:	cmp	r7, #0
   23d20:	beq	23d90 <fputs@plt+0x129a8>
   23d24:	ldr	r0, [sp, #16]
   23d28:	cmp	r0, #0
   23d2c:	beq	23d68 <fputs@plt+0x12980>
   23d30:	mov	r0, r7
   23d34:	ldr	r1, [sp, #24]
   23d38:	mov	r2, r6
   23d3c:	bl	11244 <memcpy@plt>
   23d40:	b	23d9c <fputs@plt+0x129b4>
   23d44:	mov	r8, #7
   23d48:	mov	r0, r6
   23d4c:	bl	14294 <fputs@plt+0x2eac>
   23d50:	mov	r0, r5
   23d54:	bl	14294 <fputs@plt+0x2eac>
   23d58:	str	r4, [r9]
   23d5c:	mov	r0, r8
   23d60:	sub	sp, fp, #28
   23d64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23d68:	mov	r0, r9
   23d6c:	ldr	r1, [sp, #24]
   23d70:	mov	r2, r4
   23d74:	mov	r3, r7
   23d78:	bl	24004 <fputs@plt+0x12c1c>
   23d7c:	cmp	r0, #0
   23d80:	beq	23d9c <fputs@plt+0x129b4>
   23d84:	mov	r8, r0
   23d88:	mov	r0, r7
   23d8c:	bl	14294 <fputs@plt+0x2eac>
   23d90:	mov	r0, r5
   23d94:	bl	14294 <fputs@plt+0x2eac>
   23d98:	b	23d5c <fputs@plt+0x12974>
   23d9c:	movw	r0, #59884	; 0xe9ec
   23da0:	movt	r0, #9
   23da4:	ldr	r6, [r0]
   23da8:	cmp	r6, #0
   23dac:	bne	23dc0 <fputs@plt+0x129d8>
   23db0:	b	23e50 <fputs@plt+0x12a68>
   23db4:	ldr	r6, [r6, #68]	; 0x44
   23db8:	cmp	r6, #0
   23dbc:	beq	23e50 <fputs@plt+0x12a68>
   23dc0:	ldr	r4, [r6]
   23dc4:	mov	r0, r4
   23dc8:	mov	r1, #0
   23dcc:	bl	24014 <fputs@plt+0x12c2c>
   23dd0:	mov	r1, r0
   23dd4:	mov	r0, r7
   23dd8:	bl	113c4 <strcmp@plt>
   23ddc:	cmp	r0, #0
   23de0:	bne	23db4 <fputs@plt+0x129cc>
   23de4:	mov	r0, r4
   23de8:	bl	1fb04 <fputs@plt+0xe71c>
   23dec:	cmp	r0, r9
   23df0:	bne	23db4 <fputs@plt+0x129cc>
   23df4:	ldr	r0, [sp, #28]
   23df8:	ldr	r0, [r0, #20]
   23dfc:	cmp	r0, #1
   23e00:	blt	23e98 <fputs@plt+0x12ab0>
   23e04:	ldr	r1, [sp, #28]
   23e08:	ldr	r1, [r1, #16]
   23e0c:	sub	r1, r1, #12
   23e10:	b	23e20 <fputs@plt+0x12a38>
   23e14:	sub	r0, r0, #1
   23e18:	cmp	r0, #0
   23e1c:	ble	23e98 <fputs@plt+0x12ab0>
   23e20:	ldr	r2, [r1, r0, lsl #4]
   23e24:	cmp	r2, #0
   23e28:	beq	23e14 <fputs@plt+0x12a2c>
   23e2c:	ldr	r2, [r2, #4]
   23e30:	cmp	r2, r6
   23e34:	bne	23e14 <fputs@plt+0x12a2c>
   23e38:	mov	r0, r7
   23e3c:	bl	14294 <fputs@plt+0x2eac>
   23e40:	mov	r0, r5
   23e44:	bl	14294 <fputs@plt+0x2eac>
   23e48:	mov	r8, #19
   23e4c:	b	23d5c <fputs@plt+0x12974>
   23e50:	mov	r0, r7
   23e54:	bl	14294 <fputs@plt+0x2eac>
   23e58:	ldr	r9, [sp, #8]
   23e5c:	b	23b84 <fputs@plt+0x1279c>
   23e60:	ldr	r0, [r6, #32]
   23e64:	sub	r0, r0, r9
   23e68:	str	r0, [r6, #36]	; 0x24
   23e6c:	ldrb	r0, [r5, #9]
   23e70:	cmp	r0, #0
   23e74:	beq	23eb0 <fputs@plt+0x12ac8>
   23e78:	mov	r0, #1
   23e7c:	movw	r1, #59884	; 0xe9ec
   23e80:	movt	r1, #9
   23e84:	ldr	r2, [r1]
   23e88:	str	r0, [r6, #64]	; 0x40
   23e8c:	str	r2, [r6, #68]	; 0x44
   23e90:	str	r6, [r1]
   23e94:	b	23eb0 <fputs@plt+0x12ac8>
   23e98:	str	r6, [r5, #4]
   23e9c:	ldr	r0, [r6, #64]	; 0x40
   23ea0:	add	r0, r0, #1
   23ea4:	str	r0, [r6, #64]	; 0x40
   23ea8:	mov	r0, r7
   23eac:	bl	14294 <fputs@plt+0x2eac>
   23eb0:	ldrb	r0, [r5, #9]
   23eb4:	cmp	r0, #0
   23eb8:	ldr	r7, [sp, #8]
   23ebc:	beq	23fb8 <fputs@plt+0x12bd0>
   23ec0:	ldr	r0, [sp, #28]
   23ec4:	ldr	r0, [r0, #20]
   23ec8:	cmp	r0, #1
   23ecc:	blt	23fb8 <fputs@plt+0x12bd0>
   23ed0:	ldr	r0, [sp, #28]
   23ed4:	ldr	r0, [r0, #16]
   23ed8:	add	r0, r0, #4
   23edc:	mov	r1, #0
   23ee0:	b	23ef8 <fputs@plt+0x12b10>
   23ee4:	ldr	r2, [sp, #28]
   23ee8:	ldr	r2, [r2, #20]
   23eec:	add	r1, r1, #1
   23ef0:	cmp	r1, r2
   23ef4:	bge	23fb8 <fputs@plt+0x12bd0>
   23ef8:	ldr	r2, [r0, r1, lsl #4]
   23efc:	cmp	r2, #0
   23f00:	beq	23ee4 <fputs@plt+0x12afc>
   23f04:	ldrb	r3, [r2, #9]
   23f08:	cmp	r3, #0
   23f0c:	beq	23ee4 <fputs@plt+0x12afc>
   23f10:	mov	r0, r2
   23f14:	ldr	r2, [r2, #28]
   23f18:	cmp	r2, #0
   23f1c:	bne	23f10 <fputs@plt+0x12b28>
   23f20:	ldr	r1, [r5, #4]
   23f24:	ldr	r2, [r0, #4]
   23f28:	cmp	r1, r2
   23f2c:	bcs	23f44 <fputs@plt+0x12b5c>
   23f30:	mov	r1, #0
   23f34:	str	r0, [r5, #24]
   23f38:	str	r1, [r5, #28]
   23f3c:	str	r5, [r0, #28]
   23f40:	b	23fb8 <fputs@plt+0x12bd0>
   23f44:	mov	r2, r0
   23f48:	ldr	r0, [r0, #24]
   23f4c:	cmp	r0, #0
   23f50:	beq	23fac <fputs@plt+0x12bc4>
   23f54:	ldr	r3, [r0, #4]
   23f58:	cmp	r3, r1
   23f5c:	bcc	23f44 <fputs@plt+0x12b5c>
   23f60:	str	r0, [r5, #24]
   23f64:	str	r2, [r5, #28]
   23f68:	str	r5, [r0, #28]
   23f6c:	b	23fb4 <fputs@plt+0x12bcc>
   23f70:	ldrh	r0, [r6, #22]
   23f74:	orr	r0, r0, #2
   23f78:	ldrb	r9, [sp, #52]	; 0x34
   23f7c:	strh	r0, [r6, #22]
   23f80:	add	r0, sl, #52	; 0x34
   23f84:	bl	246f8 <fputs@plt+0x13310>
   23f88:	cmp	r0, #0
   23f8c:	movwne	r0, #1
   23f90:	strb	r0, [r6, #17]
   23f94:	add	r0, sl, #64	; 0x40
   23f98:	bl	246f8 <fputs@plt+0x13310>
   23f9c:	cmp	r0, #0
   23fa0:	movwne	r0, #1
   23fa4:	strb	r0, [r6, #18]
   23fa8:	b	23c90 <fputs@plt+0x128a8>
   23fac:	str	r0, [r5, #24]
   23fb0:	str	r2, [r5, #28]
   23fb4:	str	r5, [r2, #24]
   23fb8:	str	r5, [r7]
   23fbc:	mov	r8, #0
   23fc0:	mov	r0, r5
   23fc4:	mov	r1, #0
   23fc8:	mov	r2, #0
   23fcc:	bl	24910 <fputs@plt+0x13528>
   23fd0:	cmp	r0, #0
   23fd4:	bne	23d5c <fputs@plt+0x12974>
   23fd8:	ldr	r0, [r5, #4]
   23fdc:	ldr	r0, [r0]
   23fe0:	movw	r1, #63536	; 0xf830
   23fe4:	movt	r1, #65535	; 0xffff
   23fe8:	bl	2495c <fputs@plt+0x13574>
   23fec:	b	23d5c <fputs@plt+0x12974>
   23ff0:	ldrb	r0, [r0, #68]	; 0x44
   23ff4:	sub	r0, r0, #2
   23ff8:	clz	r0, r0
   23ffc:	lsr	r0, r0, #5
   24000:	bx	lr
   24004:	mov	ip, #0
   24008:	strb	ip, [r3]
   2400c:	ldr	ip, [r0, #36]	; 0x24
   24010:	bx	ip
   24014:	cmp	r1, #0
   24018:	beq	24030 <fputs@plt+0x12c48>
   2401c:	ldrb	r1, [r0, #16]
   24020:	cmp	r1, #0
   24024:	movwne	r0, #61851	; 0xf19b
   24028:	movtne	r0, #7
   2402c:	bxne	lr
   24030:	ldr	r0, [r0, #176]	; 0xb0
   24034:	bx	lr
   24038:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2403c:	add	fp, sp, #28
   24040:	sub	sp, sp, #44	; 0x2c
   24044:	mov	r6, r3
   24048:	mov	r4, r2
   2404c:	mov	r5, r1
   24050:	mov	r7, r0
   24054:	mov	r0, #4096	; 0x1000
   24058:	str	r0, [fp, #-32]	; 0xffffffe0
   2405c:	mov	r0, r7
   24060:	bl	24964 <fputs@plt+0x1357c>
   24064:	mov	r9, r0
   24068:	mov	sl, #0
   2406c:	str	sl, [r5]
   24070:	tst	r6, #2
   24074:	str	r7, [sp, #32]
   24078:	bne	24160 <fputs@plt+0x12d78>
   2407c:	cmp	r4, #0
   24080:	mov	sl, r4
   24084:	movwne	sl, #1
   24088:	beq	241b4 <fputs@plt+0x12dcc>
   2408c:	str	r4, [sp, #24]
   24090:	ldrb	r0, [r4]
   24094:	cmp	r0, #0
   24098:	beq	241f8 <fputs@plt+0x12e10>
   2409c:	ldr	r0, [r7, #8]
   240a0:	add	r4, r0, #1
   240a4:	lsl	r2, r4, #1
   240a8:	sbfx	r3, r4, #30, #1
   240ac:	mov	r8, #0
   240b0:	mov	r0, #0
   240b4:	bl	1a918 <fputs@plt+0x9530>
   240b8:	cmp	r0, #0
   240bc:	beq	241f0 <fputs@plt+0x12e08>
   240c0:	mov	r3, r0
   240c4:	str	r9, [sp, #8]
   240c8:	str	r5, [sp, #28]
   240cc:	str	r6, [sp, #12]
   240d0:	strb	r8, [r0]
   240d4:	mov	r0, r7
   240d8:	ldr	r7, [sp, #24]
   240dc:	mov	r1, r7
   240e0:	mov	r2, r4
   240e4:	mov	r4, r3
   240e8:	bl	24004 <fputs@plt+0x12c1c>
   240ec:	mov	r9, r0
   240f0:	mov	r5, r4
   240f4:	mov	r0, r4
   240f8:	bl	13690 <fputs@plt+0x22a8>
   240fc:	mov	r6, r0
   24100:	mov	r0, r7
   24104:	bl	13690 <fputs@plt+0x22a8>
   24108:	add	r7, r0, r7
   2410c:	ldrb	r0, [r7, #1]!
   24110:	cmp	r0, #0
   24114:	mov	r4, r7
   24118:	beq	24148 <fputs@plt+0x12d60>
   2411c:	mov	r4, r7
   24120:	mov	r0, r4
   24124:	bl	13690 <fputs@plt+0x22a8>
   24128:	add	r0, r0, r4
   2412c:	add	r4, r0, #1
   24130:	mov	r0, r4
   24134:	bl	13690 <fputs@plt+0x22a8>
   24138:	add	r4, r0, r4
   2413c:	ldrb	r0, [r4, #1]!
   24140:	cmp	r0, #0
   24144:	bne	24120 <fputs@plt+0x12d38>
   24148:	cmp	r9, #0
   2414c:	beq	24570 <fputs@plt+0x13188>
   24150:	mov	r0, #0
   24154:	mov	r1, r5
   24158:	bl	13ddc <fputs@plt+0x29f4>
   2415c:	b	2443c <fputs@plt+0x13054>
   24160:	cmp	r4, #0
   24164:	beq	241d4 <fputs@plt+0x12dec>
   24168:	ldrb	r0, [r4]
   2416c:	mov	r1, #1
   24170:	str	r1, [sp, #20]
   24174:	cmp	r0, #0
   24178:	beq	24448 <fputs@plt+0x13060>
   2417c:	mov	sl, #0
   24180:	mov	r0, #0
   24184:	mov	r1, r4
   24188:	bl	19540 <fputs@plt+0x8158>
   2418c:	cmp	r0, #0
   24190:	beq	241f0 <fputs@plt+0x12e08>
   24194:	str	r5, [sp, #28]
   24198:	str	r6, [sp, #12]
   2419c:	mov	r5, r0
   241a0:	bl	13690 <fputs@plt+0x22a8>
   241a4:	mov	r6, r0
   241a8:	mov	r0, #0
   241ac:	str	r0, [sp, #24]
   241b0:	b	24214 <fputs@plt+0x12e2c>
   241b4:	str	r5, [sp, #28]
   241b8:	str	r6, [sp, #12]
   241bc:	mov	sl, #0
   241c0:	mov	r0, #0
   241c4:	str	r0, [sp, #24]
   241c8:	mov	r0, #0
   241cc:	str	r0, [sp, #20]
   241d0:	b	2420c <fputs@plt+0x12e24>
   241d4:	str	r5, [sp, #28]
   241d8:	str	r6, [sp, #12]
   241dc:	mov	r0, #1
   241e0:	str	r0, [sp, #20]
   241e4:	mov	r0, #0
   241e8:	str	r0, [sp, #24]
   241ec:	b	2420c <fputs@plt+0x12e24>
   241f0:	mov	r9, #7
   241f4:	b	2443c <fputs@plt+0x13054>
   241f8:	str	r5, [sp, #28]
   241fc:	str	r6, [sp, #12]
   24200:	mov	r0, #0
   24204:	str	r0, [sp, #20]
   24208:	mov	sl, #1
   2420c:	mov	r5, #0
   24210:	mov	r6, #0
   24214:	mov	r0, #0
   24218:	str	r0, [sp, #16]
   2421c:	mov	r8, #0
   24220:	add	r0, r9, #7
   24224:	bic	r9, r0, #7
   24228:	add	r0, r6, r6, lsl #1
   2422c:	add	r0, r0, r9, lsl #1
   24230:	add	r0, r0, r8
   24234:	ldr	r7, [sp, #32]
   24238:	ldr	r1, [r7, #4]
   2423c:	movw	r2, #279	; 0x117
   24240:	add	r1, r1, r2
   24244:	bic	r1, r1, #7
   24248:	add	r0, r0, r1
   2424c:	add	r0, r0, #17
   24250:	mov	r1, #0
   24254:	bl	16884 <fputs@plt+0x549c>
   24258:	cmp	r0, #0
   2425c:	beq	243a4 <fputs@plt+0x12fbc>
   24260:	mov	r4, r0
   24264:	ldr	r3, [fp, #8]
   24268:	add	r0, r0, #272	; 0x110
   2426c:	str	r0, [r4, #64]	; 0x40
   24270:	add	r1, r4, #224	; 0xe0
   24274:	str	r1, [r4, #212]	; 0xd4
   24278:	ldr	r1, [r7, #4]
   2427c:	add	r1, r1, #7
   24280:	bic	r1, r1, #7
   24284:	add	r0, r0, r1
   24288:	str	r0, [r4, #72]	; 0x48
   2428c:	add	r0, r0, r9
   24290:	str	r0, [r4, #68]	; 0x44
   24294:	add	r0, r0, r9
   24298:	str	r0, [r4, #176]	; 0xb0
   2429c:	cmp	r5, #0
   242a0:	ldr	r9, [sp, #28]
   242a4:	beq	24350 <fputs@plt+0x12f68>
   242a8:	mov	r1, r5
   242ac:	add	r7, r6, #1
   242b0:	add	r2, r8, r7
   242b4:	add	r2, r0, r2
   242b8:	str	r2, [r4, #180]	; 0xb4
   242bc:	mov	r2, r6
   242c0:	bl	11244 <memcpy@plt>
   242c4:	cmp	r8, #0
   242c8:	beq	242e0 <fputs@plt+0x12ef8>
   242cc:	ldr	r0, [r4, #176]	; 0xb0
   242d0:	add	r0, r0, r7
   242d4:	ldr	r1, [sp, #16]
   242d8:	mov	r2, r8
   242dc:	bl	11244 <memcpy@plt>
   242e0:	ldr	r0, [r4, #180]	; 0xb4
   242e4:	mov	r1, r5
   242e8:	mov	r2, r6
   242ec:	bl	11244 <memcpy@plt>
   242f0:	movw	r0, #6888	; 0x1ae8
   242f4:	movt	r0, #8
   242f8:	vldr	d16, [r0]
   242fc:	ldr	r0, [r4, #180]	; 0xb4
   24300:	add	r0, r0, r6
   24304:	vst1.8	{d16}, [r0]
   24308:	mov	r7, #0
   2430c:	strh	r7, [r0, #8]
   24310:	ldr	r0, [r4, #180]	; 0xb4
   24314:	add	r0, r6, r0
   24318:	add	r0, r0, #9
   2431c:	str	r0, [r4, #220]	; 0xdc
   24320:	mov	r1, r5
   24324:	mov	r2, r6
   24328:	bl	11244 <memcpy@plt>
   2432c:	ldr	r0, [r4, #220]	; 0xdc
   24330:	movw	r1, #30509	; 0x772d
   24334:	movt	r1, #27745	; 0x6c61
   24338:	str	r1, [r0, r6]!
   2433c:	strb	r7, [r0, #4]
   24340:	mov	r0, #0
   24344:	mov	r1, r5
   24348:	bl	13ddc <fputs@plt+0x29f4>
   2434c:	ldr	r3, [fp, #8]
   24350:	str	r3, [r4, #152]	; 0x98
   24354:	ldr	r0, [sp, #32]
   24358:	str	r0, [r4]
   2435c:	cmp	sl, #0
   24360:	beq	243b8 <fputs@plt+0x12fd0>
   24364:	ldr	r6, [sp, #24]
   24368:	ldrb	r1, [r6]
   2436c:	mov	r8, r9
   24370:	cmp	r1, #0
   24374:	beq	243bc <fputs@plt+0x12fd4>
   24378:	mov	r1, #0
   2437c:	str	r1, [sp, #36]	; 0x24
   24380:	ldr	r2, [r4, #64]	; 0x40
   24384:	ldr	r1, [r4, #176]	; 0xb0
   24388:	add	r7, sp, #36	; 0x24
   2438c:	str	r7, [sp]
   24390:	bl	24974 <fputs@plt+0x1358c>
   24394:	cmp	r0, #0
   24398:	beq	24460 <fputs@plt+0x13078>
   2439c:	mov	r9, r0
   243a0:	b	24424 <fputs@plt+0x1303c>
   243a4:	mov	r0, #0
   243a8:	mov	r1, r5
   243ac:	bl	13ddc <fputs@plt+0x29f4>
   243b0:	mov	r9, #7
   243b4:	b	2443c <fputs@plt+0x13054>
   243b8:	mov	r8, r9
   243bc:	movw	r0, #1025	; 0x401
   243c0:	strh	r0, [r4, #17]
   243c4:	mov	r5, #1
   243c8:	strb	r5, [r4, #14]
   243cc:	and	r7, r3, #1
   243d0:	sub	r1, fp, #32
   243d4:	mov	r0, r4
   243d8:	mvn	r2, #0
   243dc:	bl	24704 <fputs@plt+0x1331c>
   243e0:	mov	r9, r0
   243e4:	cmp	r0, #0
   243e8:	bne	24424 <fputs@plt+0x1303c>
   243ec:	ldr	r1, [r4, #212]	; 0xd4
   243f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   243f4:	str	r1, [sp]
   243f8:	movw	r2, #19008	; 0x4a40
   243fc:	movt	r2, #2
   24400:	ldr	r1, [sp, #20]
   24404:	cmp	r1, #0
   24408:	movne	r2, #0
   2440c:	eor	r1, r1, #1
   24410:	mov	r3, r4
   24414:	bl	249d4 <fputs@plt+0x135ec>
   24418:	mov	r9, r0
   2441c:	cmp	r0, #0
   24420:	beq	244e4 <fputs@plt+0x130fc>
   24424:	ldr	r0, [r4, #64]	; 0x40
   24428:	bl	24b28 <fputs@plt+0x13740>
   2442c:	ldr	r0, [r4, #208]	; 0xd0
   24430:	bl	24b58 <fputs@plt+0x13770>
   24434:	mov	r0, r4
   24438:	bl	14294 <fputs@plt+0x2eac>
   2443c:	mov	r0, r9
   24440:	sub	sp, fp, #28
   24444:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24448:	str	r5, [sp, #28]
   2444c:	str	r4, [sp, #24]
   24450:	str	r6, [sp, #12]
   24454:	mov	r5, #0
   24458:	mov	sl, #1
   2445c:	b	24210 <fputs@plt+0x12e28>
   24460:	ldr	r0, [sp, #36]	; 0x24
   24464:	and	r7, r0, #1
   24468:	ldr	r0, [r4, #64]	; 0x40
   2446c:	bl	24988 <fputs@plt+0x135a0>
   24470:	mov	r5, r0
   24474:	cmp	r7, #0
   24478:	bne	2449c <fputs@plt+0x130b4>
   2447c:	mov	r0, r4
   24480:	bl	24994 <fputs@plt+0x135ac>
   24484:	ldr	r0, [r4, #156]	; 0x9c
   24488:	cmp	r0, #4096	; 0x1000
   2448c:	bls	2449c <fputs@plt+0x130b4>
   24490:	cmp	r0, #8192	; 0x2000
   24494:	movhi	r0, #8192	; 0x2000
   24498:	str	r0, [fp, #-32]	; 0xffffffe0
   2449c:	movw	r1, #21040	; 0x5230
   244a0:	movt	r1, #8
   244a4:	mov	r0, r6
   244a8:	mov	r2, #0
   244ac:	bl	203d4 <fputs@plt+0xefec>
   244b0:	strb	r0, [r4, #14]
   244b4:	tst	r5, #8192	; 0x2000
   244b8:	bne	244dc <fputs@plt+0x130f4>
   244bc:	movw	r1, #21047	; 0x5237
   244c0:	movt	r1, #8
   244c4:	mov	r5, #0
   244c8:	mov	r0, r6
   244cc:	mov	r2, #0
   244d0:	bl	203d4 <fputs@plt+0xefec>
   244d4:	cmp	r0, #0
   244d8:	beq	243d0 <fputs@plt+0x12fe8>
   244dc:	mov	r3, #1
   244e0:	b	243bc <fputs@plt+0x12fd4>
   244e4:	ldr	r0, [sp, #12]
   244e8:	and	r6, r0, #1
   244ec:	mvn	r0, #-1073741824	; 0xc0000000
   244f0:	str	r0, [r4, #164]	; 0xa4
   244f4:	strb	r5, [r4, #13]
   244f8:	strb	r5, [r4, #19]
   244fc:	strb	r5, [r4, #4]
   24500:	ldr	r0, [sp, #20]
   24504:	strb	r0, [r4, #16]
   24508:	strb	r7, [r4, #15]
   2450c:	strb	r5, [r4, #7]
   24510:	eor	r0, r6, #1
   24514:	strb	r0, [r4, #6]
   24518:	cmp	r5, #0
   2451c:	bne	24534 <fputs@plt+0x1314c>
   24520:	mov	r0, #2
   24524:	strb	r0, [r4, #12]
   24528:	movw	r0, #1
   2452c:	movt	r0, #8706	; 0x2202
   24530:	str	r0, [r4, #8]
   24534:	mvn	r0, #0
   24538:	str	r0, [r4, #168]	; 0xa8
   2453c:	str	r0, [r4, #172]	; 0xac
   24540:	mov	r0, #88	; 0x58
   24544:	strh	r0, [r4, #148]	; 0x94
   24548:	mov	r0, r4
   2454c:	bl	24994 <fputs@plt+0x135ac>
   24550:	mov	r0, #2
   24554:	cmp	r6, #0
   24558:	bne	245b4 <fputs@plt+0x131cc>
   2455c:	mov	r0, #4
   24560:	ldr	r1, [sp, #20]
   24564:	cmp	r1, #0
   24568:	strbne	r0, [r4, #5]
   2456c:	b	245b8 <fputs@plt+0x131d0>
   24570:	sub	r0, r4, r7
   24574:	add	r8, r0, #1
   24578:	ldr	r0, [sp, #32]
   2457c:	ldr	r0, [r0, #8]
   24580:	add	r1, r6, #8
   24584:	mov	r2, #0
   24588:	str	r2, [sp, #20]
   2458c:	cmp	r1, r0
   24590:	ble	245a8 <fputs@plt+0x131c0>
   24594:	movw	r0, #48619	; 0xbdeb
   24598:	bl	22108 <fputs@plt+0x10d20>
   2459c:	mov	r9, r0
   245a0:	cmp	r0, #0
   245a4:	bne	24150 <fputs@plt+0x12d68>
   245a8:	str	r7, [sp, #16]
   245ac:	ldr	r9, [sp, #8]
   245b0:	b	24220 <fputs@plt+0x12e38>
   245b4:	strb	r0, [r4, #5]
   245b8:	movw	r0, #17872	; 0x45d0
   245bc:	movt	r0, #2
   245c0:	str	r0, [r4, #204]	; 0xcc
   245c4:	str	r4, [r8]
   245c8:	mov	r9, #0
   245cc:	b	2443c <fputs@plt+0x13054>
   245d0:	push	{r4, r5, fp, lr}
   245d4:	add	fp, sp, #8
   245d8:	mov	r5, r0
   245dc:	bl	27e0c <fputs@plt+0x16a24>
   245e0:	mov	r4, r0
   245e4:	ldrb	r0, [r0]
   245e8:	cmp	r0, #0
   245ec:	popeq	{r4, r5, fp, pc}
   245f0:	mov	r0, #0
   245f4:	strb	r0, [r4]
   245f8:	mov	r0, r5
   245fc:	bl	27e14 <fputs@plt+0x16a2c>
   24600:	cmp	r0, #2
   24604:	blt	24614 <fputs@plt+0x1322c>
   24608:	mov	r0, r4
   2460c:	pop	{r4, r5, fp, lr}
   24610:	b	27e18 <fputs@plt+0x16a30>
   24614:	pop	{r4, r5, fp, pc}
   24618:	mov	r1, r3
   2461c:	str	r2, [r0, #136]	; 0x88
   24620:	str	r1, [r0, #140]	; 0x8c
   24624:	b	2861c <fputs@plt+0x17234>
   24628:	push	{fp, lr}
   2462c:	mov	fp, sp
   24630:	sub	sp, sp, #8
   24634:	mov	r2, r0
   24638:	vmov.i32	q8, #0	; 0x00000000
   2463c:	mov	r0, #96	; 0x60
   24640:	mov	r3, r1
   24644:	vst1.8	{d16-d17}, [r3], r0
   24648:	mov	r0, #0
   2464c:	str	r0, [r3]
   24650:	add	r3, r1, #80	; 0x50
   24654:	vst1.8	{d16-d17}, [r3]
   24658:	add	r3, r1, #64	; 0x40
   2465c:	vst1.8	{d16-d17}, [r3]
   24660:	add	r3, r1, #48	; 0x30
   24664:	vst1.8	{d16-d17}, [r3]
   24668:	add	r3, r1, #32
   2466c:	vst1.8	{d16-d17}, [r3]
   24670:	add	r3, r1, #16
   24674:	vst1.8	{d16-d17}, [r3]
   24678:	ldr	r2, [r2, #64]	; 0x40
   2467c:	ldr	r3, [r2]
   24680:	cmp	r3, #0
   24684:	beq	246b0 <fputs@plt+0x132c8>
   24688:	mov	r0, #0
   2468c:	str	r0, [sp]
   24690:	str	r0, [sp, #4]
   24694:	mov	r0, r2
   24698:	mov	r2, #100	; 0x64
   2469c:	bl	27490 <fputs@plt+0x160a8>
   246a0:	mov	r1, r0
   246a4:	movw	r0, #522	; 0x20a
   246a8:	subs	r0, r1, r0
   246ac:	movne	r0, r1
   246b0:	mov	sp, fp
   246b4:	pop	{fp, pc}
   246b8:	mov	r2, r0
   246bc:	movw	r0, #18148	; 0x46e4
   246c0:	movt	r0, #2
   246c4:	str	r0, [r2, #184]!	; 0xb8
   246c8:	str	r1, [r2, #4]
   246cc:	ldr	r0, [r2, #-120]	; 0xffffff88
   246d0:	ldr	r1, [r0]
   246d4:	cmp	r1, #0
   246d8:	bxeq	lr
   246dc:	mov	r1, #15
   246e0:	b	27c5c <fputs@plt+0x16874>
   246e4:	ldr	r0, [r0, #4]
   246e8:	add	r0, r0, #380	; 0x17c
   246ec:	b	2867c <fputs@plt+0x17294>
   246f0:	ldrb	r0, [r0, #15]
   246f4:	bx	lr
   246f8:	ldr	r0, [r0]
   246fc:	rev	r0, r0
   24700:	bx	lr
   24704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24708:	add	fp, sp, #28
   2470c:	sub	sp, sp, #12
   24710:	mov	r6, r2
   24714:	mov	r5, r1
   24718:	mov	r4, r0
   2471c:	ldr	r9, [r1]
   24720:	ldrb	r0, [r0, #16]
   24724:	cmp	r0, #0
   24728:	beq	24738 <fputs@plt+0x13350>
   2472c:	ldr	r0, [r4, #28]
   24730:	cmp	r0, #0
   24734:	bne	2475c <fputs@plt+0x13374>
   24738:	ldr	r0, [r4, #212]	; 0xd4
   2473c:	bl	286d4 <fputs@plt+0x172ec>
   24740:	cmp	r9, #0
   24744:	beq	2475c <fputs@plt+0x13374>
   24748:	cmp	r0, #0
   2474c:	bne	2475c <fputs@plt+0x13374>
   24750:	ldr	r0, [r4, #160]	; 0xa0
   24754:	cmp	r9, r0
   24758:	bne	24788 <fputs@plt+0x133a0>
   2475c:	ldr	r0, [r4, #160]	; 0xa0
   24760:	str	r0, [r5]
   24764:	cmn	r6, #1
   24768:	ldrshle	r6, [r4, #150]	; 0x96
   2476c:	strh	r6, [r4, #150]	; 0x96
   24770:	mov	r0, r4
   24774:	bl	2861c <fputs@plt+0x17234>
   24778:	mov	r7, #0
   2477c:	mov	r0, r7
   24780:	sub	sp, fp, #28
   24784:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24788:	mov	r8, #0
   2478c:	str	r8, [sp, #4]
   24790:	str	r8, [sp]
   24794:	ldrb	r0, [r4, #17]
   24798:	cmp	r0, #0
   2479c:	beq	247cc <fputs@plt+0x133e4>
   247a0:	ldr	r0, [r4, #64]	; 0x40
   247a4:	ldr	r1, [r0]
   247a8:	cmp	r1, #0
   247ac:	beq	247cc <fputs@plt+0x133e4>
   247b0:	mov	r1, sp
   247b4:	bl	27484 <fputs@plt+0x1609c>
   247b8:	cmp	r0, #0
   247bc:	beq	247cc <fputs@plt+0x133e4>
   247c0:	mov	r7, r0
   247c4:	mov	r8, #0
   247c8:	b	2480c <fputs@plt+0x13424>
   247cc:	mov	r0, r9
   247d0:	bl	286dc <fputs@plt+0x172f4>
   247d4:	cmp	r0, #0
   247d8:	beq	24808 <fputs@plt+0x13420>
   247dc:	mov	sl, r0
   247e0:	mov	r0, r4
   247e4:	bl	286e0 <fputs@plt+0x172f8>
   247e8:	ldr	r0, [r4, #212]	; 0xd4
   247ec:	mov	r1, r9
   247f0:	bl	24b98 <fputs@plt+0x137b0>
   247f4:	cmp	r0, #0
   247f8:	beq	24820 <fputs@plt+0x13438>
   247fc:	mov	r7, r0
   24800:	mov	r8, sl
   24804:	b	2480c <fputs@plt+0x13424>
   24808:	mov	r7, #7
   2480c:	mov	r0, r8
   24810:	bl	24b58 <fputs@plt+0x13770>
   24814:	ldr	r0, [r4, #160]	; 0xa0
   24818:	str	r0, [r5]
   2481c:	b	2477c <fputs@plt+0x13394>
   24820:	ldr	r0, [r4, #208]	; 0xd0
   24824:	bl	24b58 <fputs@plt+0x13770>
   24828:	str	sl, [r4, #208]	; 0xd0
   2482c:	ldm	sp, {r0, r1}
   24830:	str	r9, [r4, #160]	; 0xa0
   24834:	adds	r0, r9, r0
   24838:	adc	r1, r1, #0
   2483c:	subs	r0, r0, #1
   24840:	sbc	r1, r1, #0
   24844:	mov	r2, r9
   24848:	mov	r3, #0
   2484c:	bl	7e668 <fputs@plt+0x6d280>
   24850:	str	r0, [r4, #28]
   24854:	b	2475c <fputs@plt+0x13374>
   24858:	push	{r4, r5, r6, sl, fp, lr}
   2485c:	add	fp, sp, #16
   24860:	mov	r4, r0
   24864:	ldr	r5, [r0, #208]	; 0xd0
   24868:	bl	277c4 <fputs@plt+0x163dc>
   2486c:	mov	r0, r4
   24870:	bl	288a4 <fputs@plt+0x174bc>
   24874:	mov	r6, #0
   24878:	strb	r6, [r4, #4]
   2487c:	ldr	r0, [r4, #216]	; 0xd8
   24880:	ldrb	r1, [r4, #10]
   24884:	ldr	r2, [r4, #160]	; 0xa0
   24888:	mov	r3, r5
   2488c:	bl	288d0 <fputs@plt+0x174e8>
   24890:	str	r6, [r4, #216]	; 0xd8
   24894:	mov	r0, r4
   24898:	bl	286e0 <fputs@plt+0x172f8>
   2489c:	ldrb	r0, [r4, #16]
   248a0:	cmp	r0, #0
   248a4:	beq	248b4 <fputs@plt+0x134cc>
   248a8:	mov	r0, r4
   248ac:	bl	289f8 <fputs@plt+0x17610>
   248b0:	b	248e0 <fputs@plt+0x134f8>
   248b4:	ldr	r0, [r4, #68]	; 0x44
   248b8:	ldr	r0, [r0]
   248bc:	cmp	r0, #0
   248c0:	beq	248d8 <fputs@plt+0x134f0>
   248c4:	mov	r0, r4
   248c8:	bl	28b18 <fputs@plt+0x17730>
   248cc:	mov	r1, r0
   248d0:	mov	r0, r4
   248d4:	bl	25134 <fputs@plt+0x13d4c>
   248d8:	mov	r0, r4
   248dc:	bl	28b54 <fputs@plt+0x1776c>
   248e0:	bl	277e8 <fputs@plt+0x16400>
   248e4:	ldr	r0, [r4, #68]	; 0x44
   248e8:	bl	24b28 <fputs@plt+0x13740>
   248ec:	ldr	r0, [r4, #64]	; 0x40
   248f0:	bl	24b28 <fputs@plt+0x13740>
   248f4:	mov	r0, r5
   248f8:	bl	24b58 <fputs@plt+0x13770>
   248fc:	ldr	r0, [r4, #212]	; 0xd4
   24900:	bl	28bb8 <fputs@plt+0x177d0>
   24904:	mov	r0, r4
   24908:	pop	{r4, r5, r6, sl, fp, lr}
   2490c:	b	14294 <fputs@plt+0x2eac>
   24910:	push	{r4, r5, r6, sl, fp, lr}
   24914:	add	fp, sp, #16
   24918:	mov	r4, r2
   2491c:	mov	r5, r1
   24920:	ldr	r6, [r0, #4]
   24924:	bl	17004 <fputs@plt+0x5c1c>
   24928:	cmp	r5, #0
   2492c:	beq	24954 <fputs@plt+0x1356c>
   24930:	ldr	r0, [r6, #48]	; 0x30
   24934:	cmp	r0, #0
   24938:	bne	24954 <fputs@plt+0x1356c>
   2493c:	asr	r3, r5, #31
   24940:	mov	r0, #0
   24944:	mov	r2, r5
   24948:	bl	19774 <fputs@plt+0x838c>
   2494c:	str	r0, [r6, #48]	; 0x30
   24950:	str	r4, [r6, #52]	; 0x34
   24954:	ldr	r0, [r6, #48]	; 0x30
   24958:	pop	{r4, r5, r6, sl, fp, pc}
   2495c:	ldr	r0, [r0, #212]	; 0xd4
   24960:	b	2b990 <fputs@plt+0x1a5a8>
   24964:	ldr	r0, [r0, #4]
   24968:	cmp	r0, #72	; 0x48
   2496c:	movle	r0, #72	; 0x48
   24970:	bx	lr
   24974:	movw	ip, #32639	; 0x7f7f
   24978:	movt	ip, #8
   2497c:	and	r3, r3, ip
   24980:	ldr	ip, [r0, #24]
   24984:	bx	ip
   24988:	ldr	r1, [r0]
   2498c:	ldr	r1, [r1, #48]	; 0x30
   24990:	bx	r1
   24994:	push	{r4, r5, fp, lr}
   24998:	add	fp, sp, #8
   2499c:	mov	r4, r0
   249a0:	ldrb	r0, [r0, #13]
   249a4:	mov	r5, #512	; 0x200
   249a8:	cmp	r0, #0
   249ac:	bne	249cc <fputs@plt+0x135e4>
   249b0:	ldr	r0, [r4, #64]	; 0x40
   249b4:	bl	24988 <fputs@plt+0x135a0>
   249b8:	tst	r0, #4096	; 0x1000
   249bc:	bne	249cc <fputs@plt+0x135e4>
   249c0:	ldr	r0, [r4, #64]	; 0x40
   249c4:	bl	24b5c <fputs@plt+0x13774>
   249c8:	mov	r5, r0
   249cc:	str	r5, [r4, #156]	; 0x9c
   249d0:	pop	{r4, r5, fp, pc}
   249d4:	push	{fp, lr}
   249d8:	mov	fp, sp
   249dc:	mov	ip, r0
   249e0:	ldr	r0, [fp, #8]
   249e4:	vmov.i32	q8, #0	; 0x00000000
   249e8:	add	lr, r0, #32
   249ec:	vst1.32	{d16-d17}, [lr]
   249f0:	add	lr, r0, #16
   249f4:	vst1.32	{d16-d17}, [lr]
   249f8:	str	r2, [r0, #36]	; 0x24
   249fc:	str	r3, [r0, #40]	; 0x28
   24a00:	mov	r2, #2
   24a04:	strb	r2, [r0, #33]	; 0x21
   24a08:	strb	r1, [r0, #32]
   24a0c:	mov	r1, #88	; 0x58
   24a10:	mov	r2, #1
   24a14:	str	r2, [r0, #24]
   24a18:	str	r1, [r0, #28]
   24a1c:	mov	r1, #20
   24a20:	mov	r3, r0
   24a24:	vst1.32	{d16-d17}, [r3], r1
   24a28:	str	r2, [r3]
   24a2c:	mov	r1, #100	; 0x64
   24a30:	str	r1, [r0, #16]
   24a34:	mov	r1, ip
   24a38:	pop	{fp, lr}
   24a3c:	b	24b98 <fputs@plt+0x137b0>
   24a40:	push	{r4, r5, fp, lr}
   24a44:	add	fp, sp, #8
   24a48:	mov	r4, r0
   24a4c:	ldr	r0, [r0, #44]	; 0x2c
   24a50:	cmp	r0, #0
   24a54:	beq	24a60 <fputs@plt+0x13678>
   24a58:	mov	r0, #0
   24a5c:	pop	{r4, r5, fp, pc}
   24a60:	mov	r5, r1
   24a64:	ldrb	r0, [r4, #21]
   24a68:	cmp	r0, #0
   24a6c:	beq	24a84 <fputs@plt+0x1369c>
   24a70:	tst	r0, #3
   24a74:	bne	24a58 <fputs@plt+0x13670>
   24a78:	ldrb	r0, [r5, #24]
   24a7c:	tst	r0, #8
   24a80:	bne	24a58 <fputs@plt+0x13670>
   24a84:	mov	r0, #0
   24a88:	str	r0, [r5, #12]
   24a8c:	mov	r0, r4
   24a90:	bl	24c74 <fputs@plt+0x1388c>
   24a94:	cmp	r0, #0
   24a98:	beq	24ac8 <fputs@plt+0x136e0>
   24a9c:	mov	r0, r5
   24aa0:	bl	24c84 <fputs@plt+0x1389c>
   24aa4:	mov	r1, r0
   24aa8:	cmp	r0, #0
   24aac:	bne	24b1c <fputs@plt+0x13734>
   24ab0:	mov	r0, r4
   24ab4:	mov	r1, r5
   24ab8:	mov	r2, #0
   24abc:	mov	r3, #0
   24ac0:	bl	24cb0 <fputs@plt+0x138c8>
   24ac4:	b	24b04 <fputs@plt+0x1371c>
   24ac8:	ldrb	r0, [r5, #24]
   24acc:	tst	r0, #8
   24ad0:	bne	24ae0 <fputs@plt+0x136f8>
   24ad4:	ldrb	r0, [r4, #17]
   24ad8:	cmp	r0, #3
   24adc:	bne	24af8 <fputs@plt+0x13710>
   24ae0:	mov	r0, r4
   24ae4:	mov	r1, #1
   24ae8:	bl	24da8 <fputs@plt+0x139c0>
   24aec:	mov	r1, r0
   24af0:	cmp	r0, #0
   24af4:	bne	24b1c <fputs@plt+0x13734>
   24af8:	mov	r0, r4
   24afc:	mov	r1, r5
   24b00:	bl	24f80 <fputs@plt+0x13b98>
   24b04:	mov	r1, r0
   24b08:	cmp	r0, #0
   24b0c:	bne	24b1c <fputs@plt+0x13734>
   24b10:	mov	r0, r5
   24b14:	bl	250e4 <fputs@plt+0x13cfc>
   24b18:	mov	r1, #0
   24b1c:	mov	r0, r4
   24b20:	pop	{r4, r5, fp, lr}
   24b24:	b	25134 <fputs@plt+0x13d4c>
   24b28:	push	{r4, sl, fp, lr}
   24b2c:	add	fp, sp, #8
   24b30:	mov	r4, r0
   24b34:	ldr	r0, [r0]
   24b38:	cmp	r0, #0
   24b3c:	popeq	{r4, sl, fp, pc}
   24b40:	ldr	r1, [r0, #4]
   24b44:	mov	r0, r4
   24b48:	blx	r1
   24b4c:	mov	r0, #0
   24b50:	str	r0, [r4]
   24b54:	pop	{r4, sl, fp, pc}
   24b58:	b	27d7c <fputs@plt+0x16994>
   24b5c:	push	{fp, lr}
   24b60:	mov	fp, sp
   24b64:	bl	24b80 <fputs@plt+0x13798>
   24b68:	cmp	r0, #32
   24b6c:	movlt	r0, #512	; 0x200
   24b70:	poplt	{fp, pc}
   24b74:	cmp	r0, #65536	; 0x10000
   24b78:	movge	r0, #65536	; 0x10000
   24b7c:	pop	{fp, pc}
   24b80:	ldr	r1, [r0]
   24b84:	ldr	r1, [r1, #44]	; 0x2c
   24b88:	cmp	r1, #0
   24b8c:	moveq	r0, #4096	; 0x1000
   24b90:	bxeq	lr
   24b94:	bx	r1
   24b98:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   24b9c:	add	fp, sp, #24
   24ba0:	mov	r5, r0
   24ba4:	ldr	r0, [r0, #24]
   24ba8:	mov	r4, #0
   24bac:	cmp	r0, #0
   24bb0:	beq	24c18 <fputs@plt+0x13830>
   24bb4:	mov	r6, r1
   24bb8:	ldrb	r2, [r5, #32]
   24bbc:	movw	r8, #41272	; 0xa138
   24bc0:	movt	r8, #9
   24bc4:	ldr	r3, [r8, #124]	; 0x7c
   24bc8:	ldr	r0, [r5, #28]
   24bcc:	add	r1, r0, #40	; 0x28
   24bd0:	mov	r0, r6
   24bd4:	blx	r3
   24bd8:	cmp	r0, #0
   24bdc:	beq	24c20 <fputs@plt+0x13838>
   24be0:	mov	r7, r0
   24be4:	ldr	r9, [r8, #128]	; 0x80
   24be8:	mov	r0, r5
   24bec:	bl	24c2c <fputs@plt+0x13844>
   24bf0:	mov	r1, r0
   24bf4:	mov	r0, r7
   24bf8:	blx	r9
   24bfc:	ldr	r0, [r5, #44]	; 0x2c
   24c00:	cmp	r0, #0
   24c04:	beq	24c10 <fputs@plt+0x13828>
   24c08:	ldr	r1, [r8, #152]	; 0x98
   24c0c:	blx	r1
   24c10:	str	r6, [r5, #24]
   24c14:	str	r7, [r5, #44]	; 0x2c
   24c18:	mov	r0, r4
   24c1c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   24c20:	mov	r4, #7
   24c24:	mov	r0, r4
   24c28:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   24c2c:	push	{fp, lr}
   24c30:	mov	fp, sp
   24c34:	mov	r2, r0
   24c38:	ldr	r0, [r0, #16]
   24c3c:	cmn	r0, #1
   24c40:	popgt	{fp, pc}
   24c44:	asr	r1, r0, #31
   24c48:	lsl	r1, r1, #10
   24c4c:	orr	r1, r1, r0, lsr #22
   24c50:	mov	r3, #0
   24c54:	subs	r0, r3, r0, lsl #10
   24c58:	rsc	r1, r1, #0
   24c5c:	ldr	r3, [r2, #24]
   24c60:	ldr	r2, [r2, #28]
   24c64:	add	r2, r2, r3
   24c68:	asr	r3, r2, #31
   24c6c:	bl	7e668 <fputs@plt+0x6d280>
   24c70:	pop	{fp, pc}
   24c74:	ldr	r0, [r0, #216]	; 0xd8
   24c78:	cmp	r0, #0
   24c7c:	movwne	r0, #1
   24c80:	bx	lr
   24c84:	push	{r4, sl, fp, lr}
   24c88:	add	fp, sp, #8
   24c8c:	mov	r4, r0
   24c90:	bl	25158 <fputs@plt+0x13d70>
   24c94:	cmp	r0, #0
   24c98:	beq	24ca8 <fputs@plt+0x138c0>
   24c9c:	mov	r0, r4
   24ca0:	pop	{r4, sl, fp, lr}
   24ca4:	b	251c8 <fputs@plt+0x13de0>
   24ca8:	mov	r0, #0
   24cac:	pop	{r4, sl, fp, pc}
   24cb0:	push	{r4, r5, r6, r7, fp, lr}
   24cb4:	add	fp, sp, #16
   24cb8:	sub	sp, sp, #16
   24cbc:	mov	r6, r3
   24cc0:	mov	r5, r2
   24cc4:	mov	r4, r0
   24cc8:	str	r1, [sp, #12]
   24ccc:	cmp	r3, #0
   24cd0:	beq	24d18 <fputs@plt+0x13930>
   24cd4:	str	r1, [sp, #12]
   24cd8:	mov	r0, #0
   24cdc:	cmp	r1, #0
   24ce0:	beq	24d1c <fputs@plt+0x13934>
   24ce4:	add	r2, sp, #12
   24ce8:	ldr	r3, [r1, #12]!
   24cec:	ldr	r7, [r1, #8]
   24cf0:	cmp	r7, r5
   24cf4:	movls	r2, r1
   24cf8:	str	r3, [r2]
   24cfc:	mov	r1, #0
   24d00:	movwls	r1, #1
   24d04:	add	r0, r0, r1
   24d08:	cmp	r3, #0
   24d0c:	mov	r1, r3
   24d10:	bne	24ce8 <fputs@plt+0x13900>
   24d14:	b	24d1c <fputs@plt+0x13934>
   24d18:	mov	r0, #1
   24d1c:	ldr	r1, [r4, #200]	; 0xc8
   24d20:	add	r0, r1, r0
   24d24:	str	r0, [r4, #200]	; 0xc8
   24d28:	ldr	r7, [sp, #12]
   24d2c:	ldr	r0, [r7, #20]
   24d30:	cmp	r0, #1
   24d34:	moveq	r0, r7
   24d38:	bleq	25b50 <fputs@plt+0x14768>
   24d3c:	ldr	r1, [r4, #160]	; 0xa0
   24d40:	ldr	r0, [r4, #216]	; 0xd8
   24d44:	ldrb	r2, [r4, #11]
   24d48:	str	r6, [sp]
   24d4c:	str	r2, [sp, #4]
   24d50:	mov	r2, r7
   24d54:	mov	r3, r5
   24d58:	bl	25ba4 <fputs@plt+0x147bc>
   24d5c:	mov	r5, r0
   24d60:	cmp	r0, #0
   24d64:	bne	24d9c <fputs@plt+0x139b4>
   24d68:	ldr	r0, [r4, #96]	; 0x60
   24d6c:	cmp	r0, #0
   24d70:	beq	24d9c <fputs@plt+0x139b4>
   24d74:	ldr	r6, [sp, #12]
   24d78:	cmp	r6, #0
   24d7c:	beq	24d9c <fputs@plt+0x139b4>
   24d80:	ldr	r2, [r6, #4]
   24d84:	ldr	r1, [r6, #20]
   24d88:	ldr	r0, [r4, #96]	; 0x60
   24d8c:	bl	26194 <fputs@plt+0x14dac>
   24d90:	ldr	r6, [r6, #12]
   24d94:	cmp	r6, #0
   24d98:	bne	24d80 <fputs@plt+0x13998>
   24d9c:	mov	r0, r5
   24da0:	sub	sp, fp, #16
   24da4:	pop	{r4, r5, r6, r7, fp, pc}
   24da8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24dac:	add	fp, sp, #28
   24db0:	sub	sp, sp, #36	; 0x24
   24db4:	mov	r5, r1
   24db8:	mov	r4, r0
   24dbc:	bl	27900 <fputs@plt+0x16518>
   24dc0:	cmp	r0, #0
   24dc4:	bne	24e14 <fputs@plt+0x13a2c>
   24dc8:	ldrb	r0, [r4, #7]
   24dcc:	cmp	r0, #0
   24dd0:	bne	24e00 <fputs@plt+0x13a18>
   24dd4:	add	r8, r4, #80	; 0x50
   24dd8:	add	r7, r4, #88	; 0x58
   24ddc:	ldr	r0, [r4, #68]	; 0x44
   24de0:	ldr	r0, [r0]
   24de4:	cmp	r0, #0
   24de8:	beq	24df8 <fputs@plt+0x13a10>
   24dec:	ldrb	r0, [r4, #5]
   24df0:	cmp	r0, #4
   24df4:	bne	24e1c <fputs@plt+0x13a34>
   24df8:	ldrd	r0, [r8]
   24dfc:	strd	r0, [r7]
   24e00:	ldr	r0, [r4, #212]	; 0xd4
   24e04:	bl	27b2c <fputs@plt+0x16744>
   24e08:	mov	r0, #4
   24e0c:	strb	r0, [r4, #17]
   24e10:	mov	r0, #0
   24e14:	sub	sp, fp, #28
   24e18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24e1c:	ldr	r0, [r4, #64]	; 0x40
   24e20:	bl	24988 <fputs@plt+0x135a0>
   24e24:	mov	sl, r0
   24e28:	ands	r6, r0, #512	; 0x200
   24e2c:	bne	24f08 <fputs@plt+0x13b20>
   24e30:	str	r6, [sp, #12]
   24e34:	movw	r0, #41248	; 0xa120
   24e38:	movt	r0, #55139	; 0xd763
   24e3c:	str	r0, [sp, #20]
   24e40:	movw	r0, #54745	; 0xd5d9
   24e44:	movt	r0, #63749	; 0xf905
   24e48:	str	r0, [sp, #16]
   24e4c:	ldr	r1, [r4, #48]	; 0x30
   24e50:	add	r0, sp, #16
   24e54:	add	r0, r0, #8
   24e58:	bl	25950 <fputs@plt+0x14568>
   24e5c:	mov	r0, r4
   24e60:	bl	27944 <fputs@plt+0x1655c>
   24e64:	mov	r9, r0
   24e68:	mov	r6, r1
   24e6c:	ldr	r0, [r4, #68]	; 0x44
   24e70:	str	r9, [sp]
   24e74:	str	r1, [sp, #4]
   24e78:	add	r1, sp, #28
   24e7c:	mov	r2, #8
   24e80:	bl	27490 <fputs@plt+0x160a8>
   24e84:	cmp	r0, #0
   24e88:	beq	24ea0 <fputs@plt+0x13ab8>
   24e8c:	movw	r1, #522	; 0x20a
   24e90:	cmp	r0, r1
   24e94:	cmpne	r0, #0
   24e98:	beq	24ebc <fputs@plt+0x13ad4>
   24e9c:	b	24e14 <fputs@plt+0x13a2c>
   24ea0:	add	r0, sp, #28
   24ea4:	movw	r1, #6980	; 0x1b44
   24ea8:	movt	r1, #8
   24eac:	mov	r2, #8
   24eb0:	bl	11250 <bcmp@plt>
   24eb4:	cmp	r0, #0
   24eb8:	beq	24f60 <fputs@plt+0x13b78>
   24ebc:	tst	sl, #1024	; 0x400
   24ec0:	bne	24ee4 <fputs@plt+0x13afc>
   24ec4:	ldrb	r0, [r4, #8]
   24ec8:	cmp	r0, #0
   24ecc:	beq	24ee4 <fputs@plt+0x13afc>
   24ed0:	ldrb	r1, [r4, #12]
   24ed4:	ldr	r0, [r4, #68]	; 0x44
   24ed8:	bl	262f8 <fputs@plt+0x14f10>
   24edc:	cmp	r0, #0
   24ee0:	bne	24e14 <fputs@plt+0x13a2c>
   24ee4:	ldr	r0, [r4, #68]	; 0x44
   24ee8:	ldrd	r2, [r7]
   24eec:	stm	sp, {r2, r3}
   24ef0:	add	r1, sp, #16
   24ef4:	mov	r2, #12
   24ef8:	bl	17cd8 <fputs@plt+0x68f0>
   24efc:	cmp	r0, #0
   24f00:	bne	24e14 <fputs@plt+0x13a2c>
   24f04:	ldr	r6, [sp, #12]
   24f08:	tst	sl, #1024	; 0x400
   24f0c:	bne	24f2c <fputs@plt+0x13b44>
   24f10:	ldrb	r1, [r4, #12]
   24f14:	cmp	r1, #3
   24f18:	orreq	r1, r1, #16
   24f1c:	ldr	r0, [r4, #68]	; 0x44
   24f20:	bl	262f8 <fputs@plt+0x14f10>
   24f24:	cmp	r0, #0
   24f28:	bne	24e14 <fputs@plt+0x13a2c>
   24f2c:	ldrd	r0, [r8]
   24f30:	strd	r0, [r7]
   24f34:	cmp	r5, #0
   24f38:	beq	24e00 <fputs@plt+0x13a18>
   24f3c:	cmp	r6, #0
   24f40:	bne	24e00 <fputs@plt+0x13a18>
   24f44:	mov	r0, #0
   24f48:	str	r0, [r4, #48]	; 0x30
   24f4c:	mov	r0, r4
   24f50:	bl	27998 <fputs@plt+0x165b0>
   24f54:	cmp	r0, #0
   24f58:	bne	24e14 <fputs@plt+0x13a2c>
   24f5c:	b	24e00 <fputs@plt+0x13a18>
   24f60:	ldr	r0, [r4, #68]	; 0x44
   24f64:	str	r9, [sp]
   24f68:	str	r6, [sp, #4]
   24f6c:	movw	r1, #6988	; 0x1b4c
   24f70:	movt	r1, #8
   24f74:	mov	r2, #1
   24f78:	bl	17cd8 <fputs@plt+0x68f0>
   24f7c:	b	24e8c <fputs@plt+0x13aa4>
   24f80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24f84:	add	fp, sp, #28
   24f88:	sub	sp, sp, #20
   24f8c:	mov	r4, r1
   24f90:	mov	r5, r0
   24f94:	ldr	r1, [r0, #64]	; 0x40
   24f98:	ldr	r0, [r1]
   24f9c:	cmp	r0, #0
   24fa0:	beq	250b8 <fputs@plt+0x13cd0>
   24fa4:	ldr	r0, [r5, #28]
   24fa8:	ldr	r1, [r5, #40]	; 0x28
   24fac:	cmp	r1, r0
   24fb0:	bcs	24ffc <fputs@plt+0x13c14>
   24fb4:	ldr	r2, [r4, #12]
   24fb8:	cmp	r2, #0
   24fbc:	bne	24fcc <fputs@plt+0x13be4>
   24fc0:	ldr	r2, [r4, #20]
   24fc4:	cmp	r2, r1
   24fc8:	bls	24ffc <fputs@plt+0x13c14>
   24fcc:	ldr	r1, [r5, #160]	; 0xa0
   24fd0:	umull	r2, r3, r1, r0
   24fd4:	str	r2, [sp, #8]
   24fd8:	asr	r1, r1, #31
   24fdc:	mla	r0, r1, r0, r3
   24fe0:	str	r0, [sp, #12]
   24fe4:	ldr	r0, [r5, #64]	; 0x40
   24fe8:	add	r2, sp, #8
   24fec:	mov	r1, #5
   24ff0:	bl	27c5c <fputs@plt+0x16874>
   24ff4:	ldr	r0, [r5, #28]
   24ff8:	str	r0, [r5, #40]	; 0x28
   24ffc:	cmp	r4, #0
   25000:	beq	250d4 <fputs@plt+0x13cec>
   25004:	add	r9, r5, #112	; 0x70
   25008:	ldr	r7, [r4, #20]
   2500c:	ldr	r0, [r5, #28]
   25010:	mov	r6, #0
   25014:	cmp	r7, r0
   25018:	bhi	250a0 <fputs@plt+0x13cb8>
   2501c:	ldrb	r0, [r4, #24]
   25020:	tst	r0, #32
   25024:	bne	250a0 <fputs@plt+0x13cb8>
   25028:	ldr	r0, [r5, #160]	; 0xa0
   2502c:	subs	r1, r7, #1
   25030:	umull	sl, r2, r0, r1
   25034:	asr	r0, r0, #31
   25038:	mla	r6, r0, r1, r2
   2503c:	moveq	r0, r4
   25040:	bleq	25b50 <fputs@plt+0x14768>
   25044:	ldr	r0, [r5, #64]	; 0x40
   25048:	ldr	r2, [r5, #160]	; 0xa0
   2504c:	ldr	r8, [r4, #4]
   25050:	str	sl, [sp]
   25054:	str	r6, [sp, #4]
   25058:	mov	r1, r8
   2505c:	bl	17cd8 <fputs@plt+0x68f0>
   25060:	mov	r6, r0
   25064:	cmp	r7, #1
   25068:	bne	25078 <fputs@plt+0x13c90>
   2506c:	add	r0, r8, #24
   25070:	vld1.8	{d16-d17}, [r0]
   25074:	vst1.8	{d16-d17}, [r9]
   25078:	ldr	r0, [r5, #36]	; 0x24
   2507c:	cmp	r7, r0
   25080:	strhi	r7, [r5, #36]	; 0x24
   25084:	ldr	r0, [r5, #96]	; 0x60
   25088:	ldr	r1, [r5, #200]	; 0xc8
   2508c:	add	r1, r1, #1
   25090:	str	r1, [r5, #200]	; 0xc8
   25094:	ldr	r2, [r4, #4]
   25098:	mov	r1, r7
   2509c:	bl	26194 <fputs@plt+0x14dac>
   250a0:	cmp	r6, #0
   250a4:	bne	250d8 <fputs@plt+0x13cf0>
   250a8:	ldr	r4, [r4, #12]
   250ac:	cmp	r4, #0
   250b0:	bne	25008 <fputs@plt+0x13c20>
   250b4:	b	250d8 <fputs@plt+0x13cf0>
   250b8:	ldr	r2, [r5, #152]	; 0x98
   250bc:	mov	r0, r5
   250c0:	bl	27c28 <fputs@plt+0x16840>
   250c4:	mov	r6, r0
   250c8:	cmp	r0, #0
   250cc:	bne	250d8 <fputs@plt+0x13cf0>
   250d0:	b	24fa4 <fputs@plt+0x13bbc>
   250d4:	mov	r6, #0
   250d8:	mov	r0, r6
   250dc:	sub	sp, fp, #28
   250e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   250e4:	push	{r4, sl, fp, lr}
   250e8:	add	fp, sp, #8
   250ec:	mov	r4, r0
   250f0:	ldrb	r0, [r0, #24]
   250f4:	tst	r0, #2
   250f8:	popeq	{r4, sl, fp, pc}
   250fc:	mov	r0, r4
   25100:	mov	r1, #1
   25104:	bl	27c68 <fputs@plt+0x16880>
   25108:	ldrh	r0, [r4, #24]
   2510c:	orr	r0, r0, #1
   25110:	bic	r0, r0, #14
   25114:	strh	r0, [r4, #24]
   25118:	ldrh	r0, [r4, #26]
   2511c:	cmp	r0, #0
   25120:	beq	25128 <fputs@plt+0x13d40>
   25124:	pop	{r4, sl, fp, pc}
   25128:	mov	r0, r4
   2512c:	pop	{r4, sl, fp, lr}
   25130:	b	27d50 <fputs@plt+0x16968>
   25134:	uxtb	r2, r1
   25138:	cmp	r2, #13
   2513c:	cmpne	r2, #10
   25140:	bne	25150 <fputs@plt+0x13d68>
   25144:	mov	r2, #6
   25148:	strb	r2, [r0, #17]
   2514c:	str	r1, [r0, #44]	; 0x2c
   25150:	mov	r0, r1
   25154:	bx	lr
   25158:	push	{r4, r5, r6, r7, fp, lr}
   2515c:	add	fp, sp, #16
   25160:	ldr	r5, [r0, #16]
   25164:	ldr	r1, [r5, #104]	; 0x68
   25168:	cmp	r1, #1
   2516c:	blt	251c0 <fputs@plt+0x13dd8>
   25170:	ldr	r4, [r0, #20]
   25174:	ldr	r0, [r5, #100]	; 0x64
   25178:	add	r6, r0, #16
   2517c:	mov	r7, #0
   25180:	b	25198 <fputs@plt+0x13db0>
   25184:	add	r6, r6, #48	; 0x30
   25188:	add	r7, r7, #1
   2518c:	ldr	r0, [r5, #104]	; 0x68
   25190:	cmp	r7, r0
   25194:	bge	251c0 <fputs@plt+0x13dd8>
   25198:	ldr	r0, [r6, #4]
   2519c:	cmp	r0, r4
   251a0:	bcc	25184 <fputs@plt+0x13d9c>
   251a4:	ldr	r0, [r6]
   251a8:	mov	r1, r4
   251ac:	bl	25280 <fputs@plt+0x13e98>
   251b0:	cmp	r0, #0
   251b4:	bne	25184 <fputs@plt+0x13d9c>
   251b8:	mov	r0, #1
   251bc:	pop	{r4, r5, r6, r7, fp, pc}
   251c0:	mov	r0, #0
   251c4:	pop	{r4, r5, r6, r7, fp, pc}
   251c8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   251cc:	add	fp, sp, #24
   251d0:	sub	sp, sp, #8
   251d4:	mov	r5, r0
   251d8:	ldr	r4, [r0, #16]
   251dc:	ldrb	r0, [r4, #5]
   251e0:	cmp	r0, #2
   251e4:	bne	25208 <fputs@plt+0x13e20>
   251e8:	ldr	r0, [r4, #56]	; 0x38
   251ec:	add	r0, r0, #1
   251f0:	str	r0, [r4, #56]	; 0x38
   251f4:	ldr	r1, [r5, #20]
   251f8:	mov	r0, r4
   251fc:	sub	sp, fp, #24
   25200:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   25204:	b	253e8 <fputs@plt+0x14000>
   25208:	mov	r0, r4
   2520c:	bl	25354 <fputs@plt+0x13f6c>
   25210:	cmp	r0, #0
   25214:	bne	25278 <fputs@plt+0x13e90>
   25218:	ldr	r1, [r4, #56]	; 0x38
   2521c:	ldr	r0, [r4, #72]	; 0x48
   25220:	ldr	r2, [r4, #160]	; 0xa0
   25224:	ldr	r8, [r5, #4]
   25228:	ldr	r3, [r5, #20]
   2522c:	str	r3, [sp]
   25230:	add	r2, r2, #4
   25234:	umull	r7, r3, r2, r1
   25238:	asr	r2, r2, #31
   2523c:	mla	r6, r2, r1, r3
   25240:	mov	r2, r7
   25244:	mov	r3, r6
   25248:	bl	253a0 <fputs@plt+0x13fb8>
   2524c:	cmp	r0, #0
   25250:	bne	25278 <fputs@plt+0x13e90>
   25254:	adds	r1, r7, #4
   25258:	adc	r3, r6, #0
   2525c:	ldr	r0, [r4, #72]	; 0x48
   25260:	ldr	r2, [r4, #160]	; 0xa0
   25264:	stm	sp, {r1, r3}
   25268:	mov	r1, r8
   2526c:	bl	17cd8 <fputs@plt+0x68f0>
   25270:	cmp	r0, #0
   25274:	beq	251e8 <fputs@plt+0x13e00>
   25278:	sub	sp, fp, #24
   2527c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   25280:	push	{r4, r5, fp, lr}
   25284:	add	fp, sp, #8
   25288:	mov	r2, r0
   2528c:	sub	r1, r1, #1
   25290:	ldr	r3, [r0]
   25294:	mov	r0, #0
   25298:	cmp	r1, r3
   2529c:	popcs	{r4, r5, fp, pc}
   252a0:	ldr	r3, [r2, #8]
   252a4:	cmp	r3, #0
   252a8:	beq	252c8 <fputs@plt+0x13ee0>
   252ac:	udiv	r4, r1, r3
   252b0:	mls	r1, r4, r3, r1
   252b4:	add	r2, r2, r4, lsl #2
   252b8:	ldr	r2, [r2, #12]
   252bc:	cmp	r2, #0
   252c0:	bne	252a0 <fputs@plt+0x13eb8>
   252c4:	pop	{r4, r5, fp, pc}
   252c8:	ldr	r3, [r2]
   252cc:	cmp	r3, #4000	; 0xfa0
   252d0:	bhi	252f4 <fputs@plt+0x13f0c>
   252d4:	add	r0, r2, r1, lsr #3
   252d8:	ldrb	r0, [r0, #12]
   252dc:	and	r1, r1, #7
   252e0:	mov	r2, #1
   252e4:	and	r0, r0, r2, lsl r1
   252e8:	cmp	r0, #0
   252ec:	movwne	r0, #1
   252f0:	pop	{r4, r5, fp, pc}
   252f4:	movw	ip, #19923	; 0x4dd3
   252f8:	movt	ip, #4194	; 0x1062
   252fc:	umull	r3, r4, r1, ip
   25300:	lsr	r3, r4, #3
   25304:	mov	lr, #125	; 0x7d
   25308:	mls	r3, r3, lr, r1
   2530c:	add	r4, r2, r3, lsl #2
   25310:	ldr	r4, [r4, #12]
   25314:	cmp	r4, #0
   25318:	beq	252c4 <fputs@plt+0x13edc>
   2531c:	add	r1, r1, #1
   25320:	cmp	r4, r1
   25324:	beq	2534c <fputs@plt+0x13f64>
   25328:	add	r3, r3, #1
   2532c:	umull	r4, r5, r3, ip
   25330:	lsr	r4, r5, #3
   25334:	mls	r3, r4, lr, r3
   25338:	add	r4, r2, r3, lsl #2
   2533c:	ldr	r4, [r4, #12]
   25340:	cmp	r4, #0
   25344:	bne	25320 <fputs@plt+0x13f38>
   25348:	b	252c4 <fputs@plt+0x13edc>
   2534c:	mov	r0, #1
   25350:	pop	{r4, r5, fp, pc}
   25354:	ldr	r1, [r0, #72]	; 0x48
   25358:	ldr	r2, [r1]
   2535c:	cmp	r2, #0
   25360:	movne	r0, #0
   25364:	bxne	lr
   25368:	ldrb	r2, [r0, #5]
   2536c:	cmp	r2, #4
   25370:	beq	25380 <fputs@plt+0x13f98>
   25374:	ldrb	r2, [r0, #22]
   25378:	cmp	r2, #0
   2537c:	beq	25388 <fputs@plt+0x13fa0>
   25380:	mvn	r3, #0
   25384:	b	25394 <fputs@plt+0x13fac>
   25388:	movw	r2, #41272	; 0xa138
   2538c:	movt	r2, #9
   25390:	ldr	r3, [r2, #36]	; 0x24
   25394:	ldr	r0, [r0]
   25398:	movw	r2, #8222	; 0x201e
   2539c:	b	25464 <fputs@plt+0x1407c>
   253a0:	push	{r4, r5, r6, r7, fp, lr}
   253a4:	add	fp, sp, #16
   253a8:	sub	sp, sp, #16
   253ac:	mov	r4, r3
   253b0:	mov	r5, r2
   253b4:	mov	r6, r0
   253b8:	ldr	r1, [fp, #8]
   253bc:	add	r7, sp, #12
   253c0:	mov	r0, r7
   253c4:	bl	25950 <fputs@plt+0x14568>
   253c8:	str	r5, [sp]
   253cc:	str	r4, [sp, #4]
   253d0:	mov	r0, r6
   253d4:	mov	r1, r7
   253d8:	mov	r2, #4
   253dc:	bl	17cd8 <fputs@plt+0x68f0>
   253e0:	sub	sp, fp, #16
   253e4:	pop	{r4, r5, r6, r7, fp, pc}
   253e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   253ec:	add	fp, sp, #24
   253f0:	mov	r5, r0
   253f4:	ldr	r0, [r0, #104]	; 0x68
   253f8:	cmp	r0, #1
   253fc:	blt	25458 <fputs@plt+0x14070>
   25400:	mov	r4, r1
   25404:	mov	r7, #0
   25408:	mov	r6, #0
   2540c:	mov	r8, #0
   25410:	b	25428 <fputs@plt+0x14040>
   25414:	add	r7, r7, #48	; 0x30
   25418:	add	r6, r6, #1
   2541c:	ldr	r0, [r5, #104]	; 0x68
   25420:	cmp	r6, r0
   25424:	bge	25450 <fputs@plt+0x14068>
   25428:	ldr	r0, [r5, #100]	; 0x64
   2542c:	add	r0, r0, r7
   25430:	ldr	r1, [r0, #20]
   25434:	cmp	r1, r4
   25438:	bcc	25414 <fputs@plt+0x1402c>
   2543c:	ldr	r0, [r0, #16]
   25440:	mov	r1, r4
   25444:	bl	2595c <fputs@plt+0x14574>
   25448:	orr	r8, r0, r8
   2544c:	b	25414 <fputs@plt+0x1402c>
   25450:	mov	r0, r8
   25454:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   25458:	mov	r8, #0
   2545c:	mov	r0, r8
   25460:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   25464:	push	{r4, sl, fp, lr}
   25468:	add	fp, sp, #8
   2546c:	sub	sp, sp, #8
   25470:	mov	ip, r2
   25474:	mov	r2, r1
   25478:	mov	r1, #0
   2547c:	vmov.i32	q8, #0	; 0x00000000
   25480:	str	r1, [r2, #64]	; 0x40
   25484:	mov	lr, #68	; 0x44
   25488:	mov	r4, r2
   2548c:	vst1.64	{d16-d17}, [r4], lr
   25490:	str	r1, [r4]
   25494:	add	r4, r2, #48	; 0x30
   25498:	vst1.64	{d16-d17}, [r4]
   2549c:	add	r4, r2, #32
   254a0:	vst1.64	{d16-d17}, [r4]
   254a4:	add	r4, r2, #16
   254a8:	vst1.64	{d16-d17}, [r4]
   254ac:	cmp	r3, #0
   254b0:	beq	254e8 <fputs@plt+0x14100>
   254b4:	movw	r4, #6904	; 0x1af8
   254b8:	movt	r4, #8
   254bc:	str	ip, [r2, #56]	; 0x38
   254c0:	str	r0, [r2, #60]	; 0x3c
   254c4:	str	r1, [r2, #64]	; 0x40
   254c8:	cmp	r3, #0
   254cc:	mov	r0, r3
   254d0:	movle	r0, #1020	; 0x3fc
   254d4:	str	r4, [r2]
   254d8:	stmib	r2, {r0, r3}
   254dc:	mov	r0, #0
   254e0:	sub	sp, fp, #8
   254e4:	pop	{r4, sl, fp, pc}
   254e8:	str	r1, [sp]
   254ec:	mov	r1, #0
   254f0:	mov	r3, ip
   254f4:	bl	24974 <fputs@plt+0x1358c>
   254f8:	sub	sp, fp, #8
   254fc:	pop	{r4, sl, fp, pc}
   25500:	push	{fp, lr}
   25504:	mov	fp, sp
   25508:	bl	257f8 <fputs@plt+0x14410>
   2550c:	mov	r0, #0
   25510:	pop	{fp, pc}
   25514:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25518:	add	fp, sp, #28
   2551c:	sub	sp, sp, #4
   25520:	mov	sl, r2
   25524:	mov	r5, r1
   25528:	mov	r4, r0
   2552c:	ldr	r1, [fp, #12]
   25530:	ldr	r0, [fp, #8]
   25534:	orrs	r2, r0, r1
   25538:	mov	ip, r4
   2553c:	ldr	r3, [ip, #40]!	; 0x28
   25540:	beq	25564 <fputs@plt+0x1417c>
   25544:	ldr	r2, [ip, #4]
   25548:	eor	r3, r3, r0
   2554c:	eor	r2, r2, r1
   25550:	orrs	r2, r3, r2
   25554:	bne	25564 <fputs@plt+0x1417c>
   25558:	mov	r7, ip
   2555c:	ldr	r8, [r4, #48]	; 0x30
   25560:	b	255ac <fputs@plt+0x141c4>
   25564:	ldr	r8, [r4, #16]
   25568:	cmp	r8, #0
   2556c:	beq	2559c <fputs@plt+0x141b4>
   25570:	ldr	r7, [r4, #4]
   25574:	mov	r6, #0
   25578:	mov	r2, #0
   2557c:	adds	r6, r6, r7
   25580:	adc	r2, r2, r7, asr #31
   25584:	subs	r3, r0, r6
   25588:	sbcs	r3, r1, r2
   2558c:	blt	255a8 <fputs@plt+0x141c0>
   25590:	ldr	r8, [r8]
   25594:	cmp	r8, #0
   25598:	bne	2557c <fputs@plt+0x14194>
   2559c:	mov	r7, ip
   255a0:	mov	r8, #0
   255a4:	b	255ac <fputs@plt+0x141c4>
   255a8:	mov	r7, ip
   255ac:	ldr	r2, [r4, #4]
   255b0:	asr	r3, r2, #31
   255b4:	bl	7e668 <fputs@plt+0x6d280>
   255b8:	str	sl, [sp]
   255bc:	ldr	r0, [r4, #4]
   255c0:	sub	r9, r0, r2
   255c4:	cmp	sl, r9
   255c8:	mov	r6, r9
   255cc:	movlt	r6, sl
   255d0:	add	r0, r8, r2
   255d4:	add	r1, r0, #4
   255d8:	mov	r0, r5
   255dc:	mov	r2, r6
   255e0:	bl	11244 <memcpy@plt>
   255e4:	subs	sl, sl, r9
   255e8:	bmi	25604 <fputs@plt+0x1421c>
   255ec:	ldr	r8, [r8]
   255f0:	cmp	sl, #0
   255f4:	addne	r5, r5, r6
   255f8:	movne	r2, #0
   255fc:	cmpne	r8, #0
   25600:	bne	255bc <fputs@plt+0x141d4>
   25604:	ldr	r1, [sp]
   25608:	ldr	r0, [fp, #8]
   2560c:	adds	r0, r1, r0
   25610:	asr	r1, r1, #31
   25614:	ldr	r2, [fp, #12]
   25618:	adc	r1, r1, r2
   2561c:	strd	r0, [r7]
   25620:	str	r8, [r4, #48]	; 0x30
   25624:	mov	r0, #0
   25628:	sub	sp, fp, #28
   2562c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25630:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25634:	add	fp, sp, #28
   25638:	sub	sp, sp, #20
   2563c:	mov	r4, r2
   25640:	mov	r9, r1
   25644:	mov	sl, r0
   25648:	ldr	r0, [r0, #8]
   2564c:	ldr	r5, [fp, #8]
   25650:	cmp	r0, #1
   25654:	blt	2568c <fputs@plt+0x142a4>
   25658:	ldr	r1, [fp, #12]
   2565c:	asr	r2, r4, #31
   25660:	adds	r3, r4, r5
   25664:	adc	r1, r2, r1
   25668:	subs	r2, r0, r3
   2566c:	rscs	r0, r1, r0, asr #31
   25670:	bge	2568c <fputs@plt+0x142a4>
   25674:	mov	r0, sl
   25678:	bl	25830 <fputs@plt+0x14448>
   2567c:	cmp	r0, #0
   25680:	beq	25770 <fputs@plt+0x14388>
   25684:	sub	sp, fp, #28
   25688:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2568c:	str	r5, [sp, #4]
   25690:	str	r4, [sp, #8]
   25694:	cmp	r4, #1
   25698:	blt	25754 <fputs@plt+0x1436c>
   2569c:	add	r6, sl, #24
   256a0:	ldr	r8, [sp, #8]
   256a4:	str	r6, [sp, #12]
   256a8:	b	25700 <fputs@plt+0x14318>
   256ac:	mov	r1, #0
   256b0:	str	r1, [r0]
   256b4:	cmp	r6, #0
   256b8:	streq	r0, [sl, #16]
   256bc:	strne	r0, [r6]
   256c0:	str	r0, [sl, #32]
   256c4:	ldr	r6, [sp, #12]
   256c8:	ldr	r0, [sl, #32]
   256cc:	add	r0, r0, r4
   256d0:	add	r0, r0, #4
   256d4:	mov	r1, r9
   256d8:	mov	r2, r7
   256dc:	bl	11244 <memcpy@plt>
   256e0:	ldrd	r0, [r6]
   256e4:	adds	r0, r0, r7
   256e8:	adc	r1, r1, r7, asr #31
   256ec:	strd	r0, [r6]
   256f0:	sub	r8, r8, r7
   256f4:	add	r9, r9, r7
   256f8:	cmp	r8, #0
   256fc:	ble	25754 <fputs@plt+0x1436c>
   25700:	ldrd	r0, [r6]
   25704:	ldr	r5, [sl, #4]
   25708:	ldr	r2, [sl, #32]
   2570c:	str	r2, [sp, #16]
   25710:	asr	r3, r5, #31
   25714:	mov	r2, r5
   25718:	bl	7e668 <fputs@plt+0x6d280>
   2571c:	mov	r4, r2
   25720:	sub	r7, r5, r2
   25724:	cmp	r8, r7
   25728:	movlt	r7, r8
   2572c:	cmp	r2, #0
   25730:	bne	256c8 <fputs@plt+0x142e0>
   25734:	ldr	r6, [sp, #16]
   25738:	add	r0, r5, #4
   2573c:	bl	141c4 <fputs@plt+0x2ddc>
   25740:	cmp	r0, #0
   25744:	bne	256ac <fputs@plt+0x142c4>
   25748:	movw	r0, #3082	; 0xc0a
   2574c:	sub	sp, fp, #28
   25750:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25754:	ldr	r0, [sp, #8]
   25758:	ldr	r1, [sp, #4]
   2575c:	add	r0, r1, r0
   25760:	str	r0, [sl, #12]
   25764:	mov	r0, #0
   25768:	sub	sp, fp, #28
   2576c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25770:	mov	r0, sl
   25774:	mov	r1, r9
   25778:	mov	r2, r4
   2577c:	sub	sp, fp, #28
   25780:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25784:	b	17cd8 <fputs@plt+0x68f0>
   25788:	push	{r4, r5, r6, sl, fp, lr}
   2578c:	add	fp, sp, #16
   25790:	mov	r4, r0
   25794:	orrs	r0, r2, r3
   25798:	beq	257a4 <fputs@plt+0x143bc>
   2579c:	mov	r0, #0
   257a0:	pop	{r4, r5, r6, sl, fp, pc}
   257a4:	add	r5, r4, #24
   257a8:	add	r6, r4, #40	; 0x28
   257ac:	mov	r0, r4
   257b0:	bl	257f8 <fputs@plt+0x14410>
   257b4:	mov	r0, #0
   257b8:	str	r0, [r4, #32]
   257bc:	str	r0, [r4, #12]
   257c0:	str	r0, [r5]
   257c4:	str	r0, [r5, #4]
   257c8:	str	r0, [r4, #48]	; 0x30
   257cc:	str	r0, [r6]
   257d0:	str	r0, [r6, #4]
   257d4:	mov	r0, #0
   257d8:	pop	{r4, r5, r6, sl, fp, pc}
   257dc:	mov	r0, #0
   257e0:	bx	lr
   257e4:	ldr	r3, [r0, #28]
   257e8:	ldr	r0, [r0, #24]
   257ec:	stm	r1, {r0, r3}
   257f0:	mov	r0, #0
   257f4:	bx	lr
   257f8:	push	{r4, r5, fp, lr}
   257fc:	add	fp, sp, #8
   25800:	mov	r4, r0
   25804:	ldr	r0, [r0, #16]
   25808:	cmp	r0, #0
   2580c:	beq	25824 <fputs@plt+0x1443c>
   25810:	ldr	r5, [r0]
   25814:	bl	14294 <fputs@plt+0x2eac>
   25818:	cmp	r5, #0
   2581c:	mov	r0, r5
   25820:	bne	25810 <fputs@plt+0x14428>
   25824:	mov	r0, #0
   25828:	str	r0, [r4, #16]
   2582c:	pop	{r4, r5, fp, pc}
   25830:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25834:	add	fp, sp, #28
   25838:	sub	sp, sp, #92	; 0x5c
   2583c:	mov	r8, r0
   25840:	add	r0, sp, #16
   25844:	mov	r1, r8
   25848:	mov	r2, #72	; 0x48
   2584c:	bl	11244 <memcpy@plt>
   25850:	vmov.i32	q8, #0	; 0x00000000
   25854:	add	r0, r8, #16
   25858:	vst1.64	{d16-d17}, [r0]
   2585c:	add	r0, r8, #32
   25860:	vst1.64	{d16-d17}, [r0]
   25864:	add	r0, r8, #48	; 0x30
   25868:	vst1.64	{d16-d17}, [r0]
   2586c:	mov	r2, #0
   25870:	str	r2, [r8, #64]	; 0x40
   25874:	mov	r0, #68	; 0x44
   25878:	mov	r1, r8
   2587c:	vst1.64	{d16-d17}, [r1], r0
   25880:	str	r2, [r1]
   25884:	ldr	r3, [sp, #72]	; 0x48
   25888:	ldr	r0, [sp, #76]	; 0x4c
   2588c:	ldr	r1, [sp, #80]	; 0x50
   25890:	str	r2, [sp]
   25894:	mov	r2, r8
   25898:	bl	24974 <fputs@plt+0x1358c>
   2589c:	mov	r6, r0
   258a0:	cmp	r0, #0
   258a4:	beq	258c4 <fputs@plt+0x144dc>
   258a8:	mov	r0, r8
   258ac:	bl	24b28 <fputs@plt+0x13740>
   258b0:	add	r1, sp, #16
   258b4:	mov	r0, r8
   258b8:	mov	r2, #72	; 0x48
   258bc:	bl	11244 <memcpy@plt>
   258c0:	b	2593c <fputs@plt+0x14554>
   258c4:	ldr	r7, [sp, #32]
   258c8:	cmp	r7, #0
   258cc:	beq	25930 <fputs@plt+0x14548>
   258d0:	mov	r4, #0
   258d4:	ldr	r5, [sp, #20]
   258d8:	ldr	r9, [sp, #40]	; 0x28
   258dc:	ldr	r0, [sp, #44]	; 0x2c
   258e0:	str	r0, [sp, #12]
   258e4:	mov	sl, #0
   258e8:	stm	sp, {r4, sl}
   258ec:	adds	r0, r4, r5
   258f0:	adc	r1, sl, r5, asr #31
   258f4:	subs	r0, r9, r0
   258f8:	ldr	r0, [sp, #12]
   258fc:	sbcs	r0, r0, r1
   25900:	sublt	r5, r9, r4
   25904:	add	r1, r7, #4
   25908:	mov	r0, r8
   2590c:	mov	r2, r5
   25910:	bl	17cd8 <fputs@plt+0x68f0>
   25914:	cmp	r0, #0
   25918:	bne	25948 <fputs@plt+0x14560>
   2591c:	adds	r4, r4, r5
   25920:	adc	sl, sl, r5, asr #31
   25924:	ldr	r7, [r7]
   25928:	cmp	r7, #0
   2592c:	bne	258e8 <fputs@plt+0x14500>
   25930:	add	r0, sp, #16
   25934:	bl	257f8 <fputs@plt+0x14410>
   25938:	mov	r6, #0
   2593c:	mov	r0, r6
   25940:	sub	sp, fp, #28
   25944:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25948:	mov	r6, r0
   2594c:	b	258a8 <fputs@plt+0x144c0>
   25950:	rev	r1, r1
   25954:	str	r1, [r0]
   25958:	bx	lr
   2595c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25960:	add	fp, sp, #28
   25964:	sub	sp, sp, #4
   25968:	mov	r9, #0
   2596c:	cmp	r0, #0
   25970:	beq	259f0 <fputs@plt+0x14608>
   25974:	mov	r5, r0
   25978:	ldr	r0, [r0]
   2597c:	sub	r7, r1, #1
   25980:	cmp	r0, #4000	; 0xfa0
   25984:	bhi	259a0 <fputs@plt+0x145b8>
   25988:	b	259d8 <fputs@plt+0x145f0>
   2598c:	mls	r7, r4, r6, r7
   25990:	ldr	r5, [r5, r4, lsl #2]
   25994:	ldr	r0, [r5]
   25998:	cmp	r0, #4000	; 0xfa0
   2599c:	bls	259d8 <fputs@plt+0x145f0>
   259a0:	ldr	r6, [r5, #8]
   259a4:	cmp	r6, #0
   259a8:	beq	259fc <fputs@plt+0x14614>
   259ac:	udiv	r4, r7, r6
   259b0:	add	r5, r5, #12
   259b4:	ldr	r0, [r5, r4, lsl #2]
   259b8:	cmp	r0, #0
   259bc:	bne	2598c <fputs@plt+0x145a4>
   259c0:	mov	r0, r6
   259c4:	bl	25b2c <fputs@plt+0x14744>
   259c8:	str	r0, [r5, r4, lsl #2]
   259cc:	cmp	r0, #0
   259d0:	bne	2598c <fputs@plt+0x145a4>
   259d4:	b	25b14 <fputs@plt+0x1472c>
   259d8:	add	r0, r5, r7, lsr #3
   259dc:	ldrb	r1, [r0, #12]
   259e0:	and	r2, r7, #7
   259e4:	mov	r3, #1
   259e8:	orr	r1, r1, r3, lsl r2
   259ec:	strb	r1, [r0, #12]
   259f0:	mov	r0, r9
   259f4:	sub	sp, fp, #28
   259f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   259fc:	movw	r4, #19923	; 0x4dd3
   25a00:	movt	r4, #4194	; 0x1062
   25a04:	umull	r0, r1, r7, r4
   25a08:	lsr	r0, r1, #3
   25a0c:	mov	r1, #125	; 0x7d
   25a10:	mls	r0, r0, r1, r7
   25a14:	add	r8, r5, #12
   25a18:	ldr	r1, [r8, r0, lsl #2]
   25a1c:	add	r6, r7, #1
   25a20:	cmp	r1, #0
   25a24:	beq	25a58 <fputs@plt+0x14670>
   25a28:	add	r1, r5, r0, lsl #2
   25a2c:	ldr	r1, [r1, #12]
   25a30:	cmp	r1, r6
   25a34:	beq	259f0 <fputs@plt+0x14608>
   25a38:	add	r0, r0, #1
   25a3c:	cmp	r0, #124	; 0x7c
   25a40:	movwhi	r0, #0
   25a44:	add	r1, r5, r0, lsl #2
   25a48:	ldr	r1, [r1, #12]
   25a4c:	cmp	r1, #0
   25a50:	bne	25a28 <fputs@plt+0x14640>
   25a54:	b	25a64 <fputs@plt+0x1467c>
   25a58:	ldr	r1, [r5, #4]
   25a5c:	cmp	r1, #124	; 0x7c
   25a60:	bcc	25afc <fputs@plt+0x14714>
   25a64:	ldr	r1, [r5, #4]
   25a68:	cmp	r1, #62	; 0x3e
   25a6c:	bcc	25afc <fputs@plt+0x14714>
   25a70:	mov	r7, #0
   25a74:	mov	r0, #0
   25a78:	mov	r2, #500	; 0x1f4
   25a7c:	mov	r3, #0
   25a80:	bl	1a918 <fputs@plt+0x9530>
   25a84:	cmp	r0, #0
   25a88:	beq	25b14 <fputs@plt+0x1472c>
   25a8c:	mov	sl, r0
   25a90:	mov	r1, r8
   25a94:	mov	r2, #500	; 0x1f4
   25a98:	bl	11244 <memcpy@plt>
   25a9c:	mov	r0, r8
   25aa0:	mov	r1, #0
   25aa4:	mov	r2, #500	; 0x1f4
   25aa8:	bl	1119c <memset@plt>
   25aac:	ldr	r0, [r5]
   25ab0:	add	r0, r0, #124	; 0x7c
   25ab4:	umull	r0, r1, r0, r4
   25ab8:	lsr	r0, r1, #3
   25abc:	str	r0, [r5, #8]
   25ac0:	mov	r0, r5
   25ac4:	mov	r1, r6
   25ac8:	bl	2595c <fputs@plt+0x14574>
   25acc:	mov	r9, r0
   25ad0:	b	25ae0 <fputs@plt+0x146f8>
   25ad4:	sub	r7, r7, #1
   25ad8:	cmn	r7, #125	; 0x7d
   25adc:	beq	25b1c <fputs@plt+0x14734>
   25ae0:	ldr	r1, [sl, -r7, lsl #2]
   25ae4:	cmp	r1, #0
   25ae8:	beq	25ad4 <fputs@plt+0x146ec>
   25aec:	mov	r0, r5
   25af0:	bl	2595c <fputs@plt+0x14574>
   25af4:	orr	r9, r0, r9
   25af8:	b	25ad4 <fputs@plt+0x146ec>
   25afc:	ldr	r1, [r5, #4]
   25b00:	add	r1, r1, #1
   25b04:	str	r1, [r5, #4]
   25b08:	add	r0, r5, r0, lsl #2
   25b0c:	str	r6, [r0, #12]
   25b10:	b	259f0 <fputs@plt+0x14608>
   25b14:	mov	r9, #7
   25b18:	b	259f0 <fputs@plt+0x14608>
   25b1c:	mov	r0, #0
   25b20:	mov	r1, sl
   25b24:	bl	13ddc <fputs@plt+0x29f4>
   25b28:	b	259f0 <fputs@plt+0x14608>
   25b2c:	push	{r4, sl, fp, lr}
   25b30:	add	fp, sp, #8
   25b34:	mov	r4, r0
   25b38:	mov	r0, #512	; 0x200
   25b3c:	mov	r1, #0
   25b40:	bl	16884 <fputs@plt+0x549c>
   25b44:	cmp	r0, #0
   25b48:	strne	r4, [r0]
   25b4c:	pop	{r4, sl, fp, pc}
   25b50:	push	{r4, r5, fp, lr}
   25b54:	add	fp, sp, #8
   25b58:	mov	r4, r0
   25b5c:	ldr	r0, [r0, #16]
   25b60:	add	r0, r0, #112	; 0x70
   25b64:	bl	246f8 <fputs@plt+0x13310>
   25b68:	ldr	r1, [r4, #4]
   25b6c:	add	r5, r0, #1
   25b70:	add	r0, r1, #24
   25b74:	mov	r1, r5
   25b78:	bl	25950 <fputs@plt+0x14568>
   25b7c:	ldr	r0, [r4, #4]
   25b80:	add	r0, r0, #92	; 0x5c
   25b84:	mov	r1, r5
   25b88:	bl	25950 <fputs@plt+0x14568>
   25b8c:	ldr	r0, [r4, #4]
   25b90:	add	r0, r0, #96	; 0x60
   25b94:	movw	r1, #62880	; 0xf5a0
   25b98:	movt	r1, #45	; 0x2d
   25b9c:	pop	{r4, r5, fp, lr}
   25ba0:	b	25950 <fputs@plt+0x14568>
   25ba4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25ba8:	add	fp, sp, #28
   25bac:	sub	sp, sp, #92	; 0x5c
   25bb0:	str	r3, [sp, #32]
   25bb4:	mov	r7, r2
   25bb8:	mov	r6, r1
   25bbc:	mov	r9, r0
   25bc0:	bl	261a0 <fputs@plt+0x14db8>
   25bc4:	mov	r5, r0
   25bc8:	add	r0, r9, #52	; 0x34
   25bcc:	mov	r1, r5
   25bd0:	mov	r2, #48	; 0x30
   25bd4:	bl	11250 <bcmp@plt>
   25bd8:	cmp	r0, #0
   25bdc:	beq	25bec <fputs@plt+0x14804>
   25be0:	ldr	r0, [r5, #16]
   25be4:	add	r0, r0, #1
   25be8:	b	25bf0 <fputs@plt+0x14808>
   25bec:	mov	r0, #0
   25bf0:	str	r0, [sp, #40]	; 0x28
   25bf4:	mov	r0, r9
   25bf8:	bl	261ac <fputs@plt+0x14dc4>
   25bfc:	mov	r5, r0
   25c00:	cmp	r0, #0
   25c04:	beq	25c14 <fputs@plt+0x1482c>
   25c08:	mov	r0, r5
   25c0c:	sub	sp, fp, #28
   25c10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25c14:	add	r5, r9, #16
   25c18:	ldr	r4, [fp, #12]
   25c1c:	ldr	r1, [r9, #68]	; 0x44
   25c20:	cmp	r1, #0
   25c24:	str	r6, [sp, #24]
   25c28:	str	r5, [sp, #16]
   25c2c:	str	r1, [sp, #44]	; 0x2c
   25c30:	beq	25db8 <fputs@plt+0x149d0>
   25c34:	str	r9, [sp, #56]	; 0x38
   25c38:	mov	r2, r9
   25c3c:	ldr	r0, [r9, #8]
   25c40:	mov	r8, #0
   25c44:	str	r8, [sp, #68]	; 0x44
   25c48:	str	r8, [sp, #64]	; 0x40
   25c4c:	str	r6, [sp, #76]	; 0x4c
   25c50:	str	r4, [sp, #72]	; 0x48
   25c54:	str	r0, [sp, #60]	; 0x3c
   25c58:	add	r0, r6, #24
   25c5c:	asr	r3, r0, #31
   25c60:	str	r3, [sp, #20]
   25c64:	mul	r6, r1, r3
   25c68:	mov	r9, #32
   25c6c:	str	r0, [sp, #36]	; 0x24
   25c70:	umlal	r9, r6, r1, r0
   25c74:	cmp	r7, #0
   25c78:	beq	25ec0 <fputs@plt+0x14ad8>
   25c7c:	mov	sl, r7
   25c80:	mov	r0, #0
   25c84:	str	r0, [sp, #28]
   25c88:	mov	r4, r2
   25c8c:	b	25cf4 <fputs@plt+0x1490c>
   25c90:	ldr	r0, [sp, #44]	; 0x2c
   25c94:	add	r0, r0, #1
   25c98:	str	r0, [sp, #44]	; 0x2c
   25c9c:	ldr	r0, [sl, #12]
   25ca0:	cmp	r0, #0
   25ca4:	mov	r2, #0
   25ca8:	ldr	r0, [sp, #32]
   25cac:	moveq	r2, r0
   25cb0:	str	r9, [sp]
   25cb4:	str	r6, [sp, #4]
   25cb8:	add	r0, sp, #56	; 0x38
   25cbc:	mov	r1, sl
   25cc0:	bl	26464 <fputs@plt+0x1507c>
   25cc4:	cmp	r0, #0
   25cc8:	bne	25fe8 <fputs@plt+0x14c00>
   25ccc:	ldrh	r0, [sl, #24]
   25cd0:	orr	r0, r0, #128	; 0x80
   25cd4:	strh	r0, [sl, #24]
   25cd8:	ldr	r0, [sp, #36]	; 0x24
   25cdc:	adds	r9, r9, r0
   25ce0:	adc	r6, r6, r0, asr #31
   25ce4:	str	sl, [sp, #28]
   25ce8:	ldr	sl, [sl, #12]
   25cec:	cmp	sl, #0
   25cf0:	beq	25ecc <fputs@plt+0x14ae4>
   25cf4:	ldr	r0, [sp, #40]	; 0x28
   25cf8:	cmp	r0, #0
   25cfc:	beq	25d40 <fputs@plt+0x14958>
   25d00:	ldr	r0, [fp, #8]
   25d04:	cmp	r0, #0
   25d08:	beq	25d18 <fputs@plt+0x14930>
   25d0c:	ldr	r0, [sl, #12]
   25d10:	cmp	r0, #0
   25d14:	beq	25c90 <fputs@plt+0x148a8>
   25d18:	mov	r0, #0
   25d1c:	str	r0, [sp, #48]	; 0x30
   25d20:	ldr	r1, [sl, #20]
   25d24:	mov	r0, r4
   25d28:	add	r2, sp, #48	; 0x30
   25d2c:	bl	26304 <fputs@plt+0x14f1c>
   25d30:	ldr	r0, [sp, #48]	; 0x30
   25d34:	ldr	r1, [sp, #40]	; 0x28
   25d38:	cmp	r0, r1
   25d3c:	bcs	25d60 <fputs@plt+0x14978>
   25d40:	ldr	r0, [sp, #44]	; 0x2c
   25d44:	add	r0, r0, #1
   25d48:	str	r0, [sp, #44]	; 0x2c
   25d4c:	ldr	r0, [fp, #8]
   25d50:	cmp	r0, #0
   25d54:	bne	25c9c <fputs@plt+0x148b4>
   25d58:	mov	r2, #0
   25d5c:	b	25cb0 <fputs@plt+0x148c8>
   25d60:	sub	r1, r0, #1
   25d64:	ldr	r2, [sp, #20]
   25d68:	mul	r2, r1, r2
   25d6c:	mov	r3, #56	; 0x38
   25d70:	ldr	r5, [sp, #36]	; 0x24
   25d74:	umlal	r3, r2, r1, r5
   25d78:	ldr	r1, [r4, #104]	; 0x68
   25d7c:	sub	r1, r1, #1
   25d80:	cmp	r1, r0
   25d84:	strcs	r0, [r4, #104]	; 0x68
   25d88:	ldr	r0, [r4, #8]
   25d8c:	ldr	r1, [sl, #4]
   25d90:	str	r3, [sp]
   25d94:	str	r2, [sp, #4]
   25d98:	ldr	r2, [sp, #24]
   25d9c:	bl	17cd8 <fputs@plt+0x68f0>
   25da0:	cmp	r0, #0
   25da4:	bne	25fe8 <fputs@plt+0x14c00>
   25da8:	ldrh	r0, [sl, #24]
   25dac:	bic	r0, r0, #128	; 0x80
   25db0:	strh	r0, [sl, #24]
   25db4:	b	25ce8 <fputs@plt+0x14900>
   25db8:	add	r8, sp, #56	; 0x38
   25dbc:	movw	r1, #1666	; 0x682
   25dc0:	movt	r1, #14207	; 0x377f
   25dc4:	mov	r0, r8
   25dc8:	bl	25950 <fputs@plt+0x14568>
   25dcc:	add	r0, r8, #4
   25dd0:	movw	r1, #57880	; 0xe218
   25dd4:	movt	r1, #45	; 0x2d
   25dd8:	bl	25950 <fputs@plt+0x14568>
   25ddc:	add	r0, r8, #8
   25de0:	mov	r1, r6
   25de4:	bl	25950 <fputs@plt+0x14568>
   25de8:	ldr	r1, [r9, #112]	; 0x70
   25dec:	add	r0, r8, #12
   25df0:	bl	25950 <fputs@plt+0x14568>
   25df4:	ldr	r0, [r9, #112]	; 0x70
   25df8:	cmp	r0, #0
   25dfc:	mov	r4, r9
   25e00:	bne	25e10 <fputs@plt+0x14a28>
   25e04:	add	r1, r4, #84	; 0x54
   25e08:	mov	r0, #8
   25e0c:	bl	15a50 <fputs@plt+0x4668>
   25e10:	ldr	r0, [r5, #68]	; 0x44
   25e14:	ldr	r1, [r5, #72]	; 0x48
   25e18:	str	r1, [sp, #76]	; 0x4c
   25e1c:	str	r0, [sp, #72]	; 0x48
   25e20:	add	r0, sp, #48	; 0x30
   25e24:	str	r0, [sp]
   25e28:	mov	sl, #0
   25e2c:	mov	r0, #1
   25e30:	mov	r1, r8
   25e34:	mov	r2, #24
   25e38:	mov	r3, #0
   25e3c:	bl	2626c <fputs@plt+0x14e84>
   25e40:	ldr	r9, [sp, #48]	; 0x30
   25e44:	add	r0, r8, #24
   25e48:	mov	r1, r9
   25e4c:	bl	25950 <fputs@plt+0x14568>
   25e50:	ldr	r5, [sp, #52]	; 0x34
   25e54:	add	r0, r8, #28
   25e58:	mov	r1, r5
   25e5c:	bl	25950 <fputs@plt+0x14568>
   25e60:	str	r9, [r4, #76]	; 0x4c
   25e64:	str	r5, [r4, #80]	; 0x50
   25e68:	strb	sl, [r4, #65]	; 0x41
   25e6c:	str	r6, [r4, #36]	; 0x24
   25e70:	mov	r0, #1
   25e74:	strb	r0, [r4, #47]	; 0x2f
   25e78:	mov	r9, r4
   25e7c:	ldr	r0, [r4, #8]
   25e80:	str	sl, [sp]
   25e84:	str	sl, [sp, #4]
   25e88:	mov	r1, r8
   25e8c:	mov	r2, #32
   25e90:	bl	17cd8 <fputs@plt+0x68f0>
   25e94:	mov	r5, r0
   25e98:	cmp	r0, #0
   25e9c:	ldr	r4, [fp, #12]
   25ea0:	bne	25c08 <fputs@plt+0x14820>
   25ea4:	cmp	r4, #0
   25ea8:	ldrbne	r0, [r9, #48]	; 0x30
   25eac:	cmpne	r0, #0
   25eb0:	bne	25ff8 <fputs@plt+0x14c10>
   25eb4:	ldr	r6, [sp, #24]
   25eb8:	ldr	r1, [sp, #44]	; 0x2c
   25ebc:	b	25c34 <fputs@plt+0x1484c>
   25ec0:	mov	r0, #0
   25ec4:	str	r0, [sp, #28]
   25ec8:	mov	r4, r2
   25ecc:	ldr	r0, [fp, #8]
   25ed0:	cmp	r0, #0
   25ed4:	mov	sl, #0
   25ed8:	beq	26090 <fputs@plt+0x14ca8>
   25edc:	ldr	r0, [r4, #104]	; 0x68
   25ee0:	cmp	r0, #0
   25ee4:	beq	25f00 <fputs@plt+0x14b18>
   25ee8:	mov	r0, r4
   25eec:	ldr	r1, [sp, #44]	; 0x2c
   25ef0:	bl	264e4 <fputs@plt+0x150fc>
   25ef4:	mov	r5, r0
   25ef8:	cmp	r0, #0
   25efc:	bne	25c08 <fputs@plt+0x14820>
   25f00:	mov	sl, #0
   25f04:	ldr	r0, [fp, #12]
   25f08:	tst	r0, #32
   25f0c:	beq	25ff0 <fputs@plt+0x14c08>
   25f10:	ldr	r0, [fp, #8]
   25f14:	cmp	r0, #0
   25f18:	beq	25ff0 <fputs@plt+0x14c08>
   25f1c:	ldrb	r0, [r4, #49]	; 0x31
   25f20:	cmp	r0, #0
   25f24:	beq	26014 <fputs@plt+0x14c2c>
   25f28:	add	r0, sp, #56	; 0x38
   25f2c:	add	r0, r0, #8
   25f30:	str	r0, [sp, #40]	; 0x28
   25f34:	ldr	r0, [r4, #8]
   25f38:	bl	24b5c <fputs@plt+0x13774>
   25f3c:	mov	r2, r0
   25f40:	adds	r0, r9, r0
   25f44:	adc	r1, r6, r2, asr #31
   25f48:	subs	r5, r0, #1
   25f4c:	sbc	r8, r1, #0
   25f50:	asr	r3, r2, #31
   25f54:	mov	r0, r5
   25f58:	mov	r1, r8
   25f5c:	bl	7e668 <fputs@plt+0x6d280>
   25f60:	subs	r0, r5, r2
   25f64:	sbc	r1, r8, r3
   25f68:	ldr	r2, [sp, #40]	; 0x28
   25f6c:	strd	r0, [r2]
   25f70:	str	r0, [sp, #40]	; 0x28
   25f74:	subs	r0, r9, r0
   25f78:	str	r1, [sp, #12]
   25f7c:	sbcs	r0, r6, r1
   25f80:	mov	r8, #0
   25f84:	bge	26028 <fputs@plt+0x14c40>
   25f88:	mov	sl, #0
   25f8c:	add	r8, sp, #56	; 0x38
   25f90:	str	r9, [sp]
   25f94:	str	r6, [sp, #4]
   25f98:	mov	r0, r8
   25f9c:	ldr	r1, [sp, #28]
   25fa0:	ldr	r2, [sp, #32]
   25fa4:	bl	26464 <fputs@plt+0x1507c>
   25fa8:	cmp	r0, #0
   25fac:	bne	25fe8 <fputs@plt+0x14c00>
   25fb0:	ldr	r0, [sp, #36]	; 0x24
   25fb4:	adds	r9, r9, r0
   25fb8:	adc	r6, r6, r0, asr #31
   25fbc:	add	sl, sl, #1
   25fc0:	ldr	r0, [sp, #40]	; 0x28
   25fc4:	subs	r0, r9, r0
   25fc8:	ldr	r0, [sp, #12]
   25fcc:	sbcs	r0, r6, r0
   25fd0:	blt	25f90 <fputs@plt+0x14ba8>
   25fd4:	mov	r8, #0
   25fd8:	ldr	r0, [fp, #8]
   25fdc:	cmp	r0, #0
   25fe0:	bne	26028 <fputs@plt+0x14c40>
   25fe4:	b	26090 <fputs@plt+0x14ca8>
   25fe8:	mov	r5, r0
   25fec:	b	25c08 <fputs@plt+0x14820>
   25ff0:	mov	r8, #0
   25ff4:	b	26028 <fputs@plt+0x14c40>
   25ff8:	ldr	r0, [r9, #8]
   25ffc:	and	r1, r4, #19
   26000:	bl	262f8 <fputs@plt+0x14f10>
   26004:	mov	r5, r0
   26008:	cmp	r0, #0
   2600c:	bne	25c08 <fputs@plt+0x14820>
   26010:	b	25eb4 <fputs@plt+0x14acc>
   26014:	ldr	r0, [sp, #60]	; 0x3c
   26018:	ldr	r1, [fp, #12]
   2601c:	and	r1, r1, #19
   26020:	bl	262f8 <fputs@plt+0x14f10>
   26024:	mov	r8, r0
   26028:	ldrb	r0, [r4, #47]	; 0x2f
   2602c:	cmp	r0, #0
   26030:	beq	26090 <fputs@plt+0x14ca8>
   26034:	ldr	r1, [sp, #16]
   26038:	ldr	r0, [r1, #4]
   2603c:	cmp	r0, #0
   26040:	bmi	26090 <fputs@plt+0x14ca8>
   26044:	ldr	r1, [r1]
   26048:	ldr	r2, [sp, #44]	; 0x2c
   2604c:	add	r6, sl, r2
   26050:	ldr	r2, [sp, #20]
   26054:	mul	r3, r6, r2
   26058:	mov	r2, #32
   2605c:	ldr	r5, [sp, #36]	; 0x24
   26060:	umlal	r2, r3, r6, r5
   26064:	mov	r5, #0
   26068:	subs	r6, r1, r2
   2606c:	sbcs	r6, r0, r3
   26070:	mov	r6, #0
   26074:	movwlt	r6, #1
   26078:	cmp	r6, #0
   2607c:	moveq	r2, r1
   26080:	moveq	r3, r0
   26084:	mov	r0, r4
   26088:	bl	26678 <fputs@plt+0x15290>
   2608c:	strb	r5, [r4, #47]	; 0x2f
   26090:	ldr	r6, [r4, #68]	; 0x44
   26094:	cmp	r7, #0
   26098:	bne	260ac <fputs@plt+0x14cc4>
   2609c:	b	260e0 <fputs@plt+0x14cf8>
   260a0:	ldr	r7, [r7, #12]
   260a4:	cmp	r7, #0
   260a8:	beq	260e0 <fputs@plt+0x14cf8>
   260ac:	cmp	r8, #0
   260b0:	bne	260e0 <fputs@plt+0x14cf8>
   260b4:	ldrb	r0, [r7, #24]
   260b8:	mov	r8, #0
   260bc:	tst	r0, #128	; 0x80
   260c0:	beq	260a0 <fputs@plt+0x14cb8>
   260c4:	ldr	r2, [r7, #20]
   260c8:	add	r6, r6, #1
   260cc:	mov	r0, r4
   260d0:	mov	r1, r6
   260d4:	bl	2670c <fputs@plt+0x15324>
   260d8:	mov	r8, r0
   260dc:	b	260a0 <fputs@plt+0x14cb8>
   260e0:	clz	r0, r8
   260e4:	lsr	r0, r0, #5
   260e8:	mov	r9, r4
   260ec:	cmp	sl, #1
   260f0:	blt	26140 <fputs@plt+0x14d58>
   260f4:	cmp	r8, #0
   260f8:	bne	26140 <fputs@plt+0x14d58>
   260fc:	sub	r7, sl, #1
   26100:	ldr	r8, [sp, #24]
   26104:	ldr	r4, [sp, #28]
   26108:	ldr	r2, [r4, #20]
   2610c:	add	r6, r6, #1
   26110:	mov	r0, r9
   26114:	mov	r1, r6
   26118:	bl	2670c <fputs@plt+0x15324>
   2611c:	mov	r5, r0
   26120:	clz	r0, r0
   26124:	lsr	r0, r0, #5
   26128:	cmp	r7, #1
   2612c:	blt	26148 <fputs@plt+0x14d60>
   26130:	sub	r7, r7, #1
   26134:	cmp	r5, #0
   26138:	beq	26108 <fputs@plt+0x14d20>
   2613c:	b	26148 <fputs@plt+0x14d60>
   26140:	mov	r5, r8
   26144:	ldr	r8, [sp, #24]
   26148:	cmp	r0, #0
   2614c:	beq	25c08 <fputs@plt+0x14820>
   26150:	str	r6, [r9, #68]	; 0x44
   26154:	bic	r0, r8, #255	; 0xff
   26158:	orr	r0, r0, r8, lsr #16
   2615c:	strh	r0, [r9, #66]	; 0x42
   26160:	mov	r5, #0
   26164:	ldr	r0, [fp, #8]
   26168:	cmp	r0, #0
   2616c:	beq	25c08 <fputs@plt+0x14820>
   26170:	ldr	r0, [sp, #32]
   26174:	str	r0, [r9, #72]	; 0x48
   26178:	ldr	r0, [r9, #60]	; 0x3c
   2617c:	add	r0, r0, #1
   26180:	str	r0, [r9, #60]	; 0x3c
   26184:	mov	r0, r9
   26188:	bl	26810 <fputs@plt+0x15428>
   2618c:	str	r6, [r9, #12]
   26190:	b	25c08 <fputs@plt+0x14820>
   26194:	cmp	r0, #0
   26198:	bxeq	lr
   2619c:	b	2789c <fputs@plt+0x164b4>
   261a0:	ldr	r0, [r0, #32]
   261a4:	ldr	r0, [r0]
   261a8:	bx	lr
   261ac:	push	{r4, r5, r6, sl, fp, lr}
   261b0:	add	fp, sp, #16
   261b4:	sub	sp, sp, #8
   261b8:	mov	r4, r0
   261bc:	ldrh	r1, [r0, #40]	; 0x28
   261c0:	mov	r0, #0
   261c4:	cmp	r1, #0
   261c8:	bne	26264 <fputs@plt+0x14e7c>
   261cc:	mov	r0, r4
   261d0:	bl	268b8 <fputs@plt+0x154d0>
   261d4:	ldr	r0, [r0]
   261d8:	cmp	r0, #0
   261dc:	beq	26228 <fputs@plt+0x14e40>
   261e0:	add	r1, sp, #4
   261e4:	mov	r0, #4
   261e8:	bl	15a50 <fputs@plt+0x4668>
   261ec:	mov	r0, r4
   261f0:	mov	r1, #4
   261f4:	mov	r2, #4
   261f8:	bl	268c8 <fputs@plt+0x154e0>
   261fc:	cmp	r0, #5
   26200:	beq	26228 <fputs@plt+0x14e40>
   26204:	cmp	r0, #0
   26208:	bne	26264 <fputs@plt+0x14e7c>
   2620c:	ldr	r1, [sp, #4]
   26210:	mov	r0, r4
   26214:	bl	268e4 <fputs@plt+0x154fc>
   26218:	mov	r0, r4
   2621c:	mov	r1, #4
   26220:	mov	r2, #4
   26224:	bl	2695c <fputs@plt+0x15574>
   26228:	mov	r0, r4
   2622c:	mov	r1, #3
   26230:	bl	26974 <fputs@plt+0x1558c>
   26234:	movw	r0, #65535	; 0xffff
   26238:	strh	r0, [r4, #40]	; 0x28
   2623c:	mov	r5, #1
   26240:	mov	r6, sp
   26244:	mov	r0, r4
   26248:	mov	r1, r6
   2624c:	mov	r2, #1
   26250:	mov	r3, r5
   26254:	bl	26990 <fputs@plt+0x155a8>
   26258:	add	r5, r5, #1
   2625c:	cmn	r0, #1
   26260:	beq	26244 <fputs@plt+0x14e5c>
   26264:	sub	sp, fp, #16
   26268:	pop	{r4, r5, r6, sl, fp, pc}
   2626c:	push	{r4, r5, fp, lr}
   26270:	add	fp, sp, #8
   26274:	cmp	r3, #0
   26278:	beq	26288 <fputs@plt+0x14ea0>
   2627c:	ldr	ip, [r3]
   26280:	ldr	r3, [r3, #4]
   26284:	b	26290 <fputs@plt+0x14ea8>
   26288:	mov	r3, #0
   2628c:	mov	ip, #0
   26290:	add	r4, r1, r2
   26294:	ldr	lr, [fp, #8]
   26298:	cmp	r0, #0
   2629c:	beq	262c4 <fputs@plt+0x14edc>
   262a0:	add	r0, ip, r3
   262a4:	ldm	r1, {r2, r5}
   262a8:	add	ip, r0, r2
   262ac:	add	r0, r5, r3
   262b0:	add	r3, r0, ip
   262b4:	add	r1, r1, #8
   262b8:	cmp	r1, r4
   262bc:	bcc	262a0 <fputs@plt+0x14eb8>
   262c0:	b	262ec <fputs@plt+0x14f04>
   262c4:	add	r0, ip, r3
   262c8:	ldm	r1, {r2, r5}
   262cc:	rev	r2, r2
   262d0:	add	ip, r0, r2
   262d4:	rev	r0, r5
   262d8:	add	r0, r0, r3
   262dc:	add	r3, r0, ip
   262e0:	add	r1, r1, #8
   262e4:	cmp	r1, r4
   262e8:	bcc	262c4 <fputs@plt+0x14edc>
   262ec:	str	ip, [lr]
   262f0:	str	r3, [lr, #4]
   262f4:	pop	{r4, r5, fp, pc}
   262f8:	ldr	r2, [r0]
   262fc:	ldr	r2, [r2, #20]
   26300:	bx	r2
   26304:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26308:	add	fp, sp, #28
   2630c:	sub	sp, sp, #36	; 0x24
   26310:	str	r1, [sp, #20]
   26314:	ldr	r4, [r0, #68]	; 0x44
   26318:	cmp	r4, #0
   2631c:	beq	2636c <fputs@plt+0x14f84>
   26320:	mov	r7, r0
   26324:	ldrh	r0, [r0, #40]	; 0x28
   26328:	cmp	r0, #0
   2632c:	beq	2636c <fputs@plt+0x14f84>
   26330:	str	r2, [sp, #8]
   26334:	ldr	r0, [r7, #100]	; 0x64
   26338:	bl	27594 <fputs@plt+0x161ac>
   2633c:	mov	r5, r0
   26340:	mov	r0, r4
   26344:	bl	27594 <fputs@plt+0x161ac>
   26348:	str	r5, [sp, #12]
   2634c:	cmp	r0, r5
   26350:	mov	r9, #0
   26354:	bge	2637c <fputs@plt+0x14f94>
   26358:	ldr	r0, [sp, #8]
   2635c:	str	r9, [r0]
   26360:	mov	r0, #0
   26364:	sub	sp, fp, #28
   26368:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2636c:	mov	r0, #0
   26370:	str	r0, [r2]
   26374:	sub	sp, fp, #28
   26378:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2637c:	mov	r6, r0
   26380:	add	r0, sp, #24
   26384:	add	r2, sp, #32
   26388:	add	r3, sp, #28
   2638c:	str	r0, [sp]
   26390:	mov	r0, r7
   26394:	mov	r1, r6
   26398:	bl	275a0 <fputs@plt+0x161b8>
   2639c:	cmp	r0, #0
   263a0:	bne	2645c <fputs@plt+0x15074>
   263a4:	ldr	r0, [sp, #20]
   263a8:	bl	27618 <fputs@plt+0x16230>
   263ac:	lsl	r2, r0, #1
   263b0:	ldr	r1, [sp, #32]
   263b4:	ldrh	r2, [r1, r2]!	; <UNPREDICTABLE>
   263b8:	mov	r9, #0
   263bc:	cmp	r2, #0
   263c0:	beq	2642c <fputs@plt+0x15044>
   263c4:	mvn	r8, #8192	; 0x2000
   263c8:	ldr	sl, [sp, #32]
   263cc:	ldr	r2, [sp, #28]
   263d0:	str	r2, [sp, #16]
   263d4:	ldr	r5, [sp, #24]
   263d8:	ldrh	r2, [r1]
   263dc:	add	r2, r5, r2
   263e0:	cmp	r2, r4
   263e4:	bhi	2640c <fputs@plt+0x15024>
   263e8:	ldr	r3, [r7, #100]	; 0x64
   263ec:	cmp	r2, r3
   263f0:	bcc	2640c <fputs@plt+0x15024>
   263f4:	ldrh	r1, [r1]
   263f8:	ldr	r3, [sp, #16]
   263fc:	ldr	r1, [r3, r1, lsl #2]
   26400:	ldr	r3, [sp, #20]
   26404:	cmp	r1, r3
   26408:	moveq	r9, r2
   2640c:	adds	r8, r8, #1
   26410:	bcs	26454 <fputs@plt+0x1506c>
   26414:	bl	2763c <fputs@plt+0x16254>
   26418:	lsl	r2, r0, #1
   2641c:	mov	r1, sl
   26420:	ldrh	r2, [r1, r2]!	; <UNPREDICTABLE>
   26424:	cmp	r2, #0
   26428:	bne	263d8 <fputs@plt+0x14ff0>
   2642c:	ldr	r0, [sp, #12]
   26430:	cmp	r6, r0
   26434:	add	r0, sp, #24
   26438:	add	r2, sp, #32
   2643c:	add	r3, sp, #28
   26440:	ble	26358 <fputs@plt+0x14f70>
   26444:	sub	r6, r6, #1
   26448:	cmp	r9, #0
   2644c:	beq	2638c <fputs@plt+0x14fa4>
   26450:	b	26358 <fputs@plt+0x14f70>
   26454:	movw	r0, #53923	; 0xd2a3
   26458:	bl	27628 <fputs@plt+0x16240>
   2645c:	sub	sp, fp, #28
   26460:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26464:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   26468:	add	fp, sp, #24
   2646c:	sub	sp, sp, #32
   26470:	mov	r4, r0
   26474:	ldr	r0, [r0]
   26478:	ldr	r5, [r1, #4]
   2647c:	ldr	r1, [r1, #20]
   26480:	add	r6, sp, #8
   26484:	str	r6, [sp]
   26488:	mov	r3, r5
   2648c:	bl	27648 <fputs@plt+0x16260>
   26490:	ldr	r8, [fp, #12]
   26494:	str	r8, [sp, #4]
   26498:	ldr	r7, [fp, #8]
   2649c:	str	r7, [sp]
   264a0:	mov	r0, r4
   264a4:	mov	r1, r6
   264a8:	mov	r2, #24
   264ac:	bl	27708 <fputs@plt+0x16320>
   264b0:	cmp	r0, #0
   264b4:	beq	264c0 <fputs@plt+0x150d8>
   264b8:	sub	sp, fp, #24
   264bc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   264c0:	adds	r0, r7, #24
   264c4:	adc	r1, r8, #0
   264c8:	ldr	r2, [r4, #20]
   264cc:	stm	sp, {r0, r1}
   264d0:	mov	r0, r4
   264d4:	mov	r1, r5
   264d8:	bl	27708 <fputs@plt+0x16320>
   264dc:	sub	sp, fp, #24
   264e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   264e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   264e8:	add	fp, sp, #28
   264ec:	sub	sp, sp, #52	; 0x34
   264f0:	str	r1, [sp, #20]
   264f4:	mov	r5, r0
   264f8:	ldr	r0, [r0, #36]	; 0x24
   264fc:	add	r0, r0, #24
   26500:	str	r0, [sp, #24]
   26504:	bl	141c4 <fputs@plt+0x2ddc>
   26508:	cmp	r0, #0
   2650c:	beq	26650 <fputs@plt+0x15268>
   26510:	mov	r4, r0
   26514:	ldr	r0, [r5, #104]	; 0x68
   26518:	mov	r6, r5
   2651c:	mov	r5, #0
   26520:	mov	r1, #24
   26524:	cmp	r0, #1
   26528:	mov	r2, #0
   2652c:	beq	26548 <fputs@plt+0x15160>
   26530:	ldr	r3, [sp, #24]
   26534:	asr	r1, r3, #31
   26538:	sub	r0, r0, #2
   2653c:	mul	r2, r0, r1
   26540:	mov	r1, #48	; 0x30
   26544:	umlal	r1, r2, r0, r3
   26548:	ldr	r0, [r6, #8]
   2654c:	stm	sp, {r1, r2}
   26550:	mov	r1, r4
   26554:	mov	r2, #8
   26558:	bl	27490 <fputs@plt+0x160a8>
   2655c:	mov	r8, r0
   26560:	mov	r0, r4
   26564:	bl	246f8 <fputs@plt+0x13310>
   26568:	str	r0, [r6, #76]	; 0x4c
   2656c:	add	r0, r4, #4
   26570:	str	r0, [sp, #16]
   26574:	bl	246f8 <fputs@plt+0x13310>
   26578:	str	r0, [r6, #80]	; 0x50
   2657c:	ldr	r0, [r6, #104]	; 0x68
   26580:	str	r5, [r6, #104]	; 0x68
   26584:	ldr	r1, [sp, #20]
   26588:	cmp	r0, r1
   2658c:	bhi	26664 <fputs@plt+0x1527c>
   26590:	cmp	r8, #0
   26594:	bne	26664 <fputs@plt+0x1527c>
   26598:	mov	r5, r6
   2659c:	add	sl, r0, #1
   265a0:	add	r0, r4, #24
   265a4:	str	r0, [sp, #8]
   265a8:	ldr	r0, [sp, #24]
   265ac:	asr	r0, r0, #31
   265b0:	str	r0, [sp, #12]
   265b4:	sub	r0, sl, #2
   265b8:	ldr	r1, [sp, #12]
   265bc:	mul	r9, r0, r1
   265c0:	mov	r7, #32
   265c4:	ldr	r2, [sp, #24]
   265c8:	umlal	r7, r9, r0, r2
   265cc:	ldr	r0, [r5, #8]
   265d0:	stm	sp, {r7, r9}
   265d4:	mov	r1, r4
   265d8:	bl	27490 <fputs@plt+0x160a8>
   265dc:	cmp	r0, #0
   265e0:	bne	26658 <fputs@plt+0x15270>
   265e4:	mov	r6, r4
   265e8:	mov	r0, r4
   265ec:	bl	246f8 <fputs@plt+0x13310>
   265f0:	mov	r8, r0
   265f4:	ldr	r0, [sp, #16]
   265f8:	bl	246f8 <fputs@plt+0x13310>
   265fc:	mov	r2, r0
   26600:	add	r4, sp, #28
   26604:	str	r4, [sp]
   26608:	mov	r0, r5
   2660c:	mov	r1, r8
   26610:	ldr	r3, [sp, #8]
   26614:	bl	27648 <fputs@plt+0x16260>
   26618:	ldr	r0, [r5, #8]
   2661c:	stm	sp, {r7, r9}
   26620:	mov	r1, r4
   26624:	mov	r2, #24
   26628:	bl	17cd8 <fputs@plt+0x68f0>
   2662c:	mov	r8, r0
   26630:	ldr	r0, [sp, #20]
   26634:	cmp	sl, r0
   26638:	bhi	26660 <fputs@plt+0x15278>
   2663c:	add	sl, sl, #1
   26640:	cmp	r8, #0
   26644:	mov	r4, r6
   26648:	beq	265b4 <fputs@plt+0x151cc>
   2664c:	b	26664 <fputs@plt+0x1527c>
   26650:	mov	r8, #7
   26654:	b	2666c <fputs@plt+0x15284>
   26658:	mov	r8, r0
   2665c:	b	26664 <fputs@plt+0x1527c>
   26660:	mov	r4, r6
   26664:	mov	r0, r4
   26668:	bl	14294 <fputs@plt+0x2eac>
   2666c:	mov	r0, r8
   26670:	sub	sp, fp, #28
   26674:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26678:	push	{r4, r5, r6, r7, fp, lr}
   2667c:	add	fp, sp, #16
   26680:	sub	sp, sp, #8
   26684:	mov	r5, r3
   26688:	mov	r6, r2
   2668c:	mov	r4, r0
   26690:	bl	277c4 <fputs@plt+0x163dc>
   26694:	ldr	r0, [r4, #8]
   26698:	mov	r1, sp
   2669c:	bl	27484 <fputs@plt+0x1609c>
   266a0:	cmp	r0, #0
   266a4:	beq	266cc <fputs@plt+0x152e4>
   266a8:	mov	r7, r0
   266ac:	bl	277e8 <fputs@plt+0x16400>
   266b0:	ldr	r2, [r4, #108]	; 0x6c
   266b4:	movw	r1, #21114	; 0x527a
   266b8:	movt	r1, #8
   266bc:	mov	r0, r7
   266c0:	bl	15994 <fputs@plt+0x45ac>
   266c4:	sub	sp, fp, #16
   266c8:	pop	{r4, r5, r6, r7, fp, pc}
   266cc:	ldm	sp, {r0, r1}
   266d0:	subs	r0, r6, r0
   266d4:	sbcs	r0, r5, r1
   266d8:	bge	26700 <fputs@plt+0x15318>
   266dc:	ldr	r0, [r4, #8]
   266e0:	mov	r2, r6
   266e4:	mov	r3, r5
   266e8:	bl	277dc <fputs@plt+0x163f4>
   266ec:	mov	r7, r0
   266f0:	bl	277e8 <fputs@plt+0x16400>
   266f4:	cmp	r7, #0
   266f8:	bne	266b0 <fputs@plt+0x152c8>
   266fc:	b	266c4 <fputs@plt+0x152dc>
   26700:	bl	277e8 <fputs@plt+0x16400>
   26704:	sub	sp, fp, #16
   26708:	pop	{r4, r5, r6, r7, fp, pc}
   2670c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26710:	add	fp, sp, #28
   26714:	sub	sp, sp, #20
   26718:	mov	r8, r2
   2671c:	mov	r6, r1
   26720:	mov	r7, r0
   26724:	mov	r0, #0
   26728:	str	r0, [sp, #16]
   2672c:	str	r0, [sp, #12]
   26730:	str	r0, [sp, #8]
   26734:	mov	r0, r1
   26738:	bl	27594 <fputs@plt+0x161ac>
   2673c:	mov	r1, r0
   26740:	add	r0, sp, #16
   26744:	str	r0, [sp]
   26748:	add	r2, sp, #8
   2674c:	add	r3, sp, #12
   26750:	mov	r0, r7
   26754:	bl	275a0 <fputs@plt+0x161b8>
   26758:	mov	r5, r0
   2675c:	cmp	r0, #0
   26760:	bne	26804 <fputs@plt+0x1541c>
   26764:	ldr	sl, [sp, #16]
   26768:	sub	r4, r6, sl
   2676c:	cmp	r4, #1
   26770:	bne	26790 <fputs@plt+0x153a8>
   26774:	ldr	r0, [sp, #12]
   26778:	add	r0, r0, #4
   2677c:	ldr	r1, [sp, #8]
   26780:	sub	r1, r1, r0
   26784:	add	r2, r1, #16384	; 0x4000
   26788:	mov	r1, #0
   2678c:	bl	1119c <memset@plt>
   26790:	ldr	r9, [sp, #12]
   26794:	ldr	r0, [r9, r4, lsl #2]
   26798:	cmp	r0, #0
   2679c:	movne	r0, r7
   267a0:	blne	27800 <fputs@plt+0x16418>
   267a4:	mov	r0, r8
   267a8:	bl	27618 <fputs@plt+0x16230>
   267ac:	lsl	r2, r0, #1
   267b0:	ldr	r1, [sp, #8]
   267b4:	ldrh	r2, [r1, r2]!	; <UNPREDICTABLE>
   267b8:	cmp	r2, #0
   267bc:	beq	267ec <fputs@plt+0x15404>
   267c0:	mvn	r1, r6
   267c4:	add	r6, r1, sl
   267c8:	ldr	r7, [sp, #8]
   267cc:	adds	r6, r6, #1
   267d0:	bcs	267f8 <fputs@plt+0x15410>
   267d4:	bl	2763c <fputs@plt+0x16254>
   267d8:	lsl	r2, r0, #1
   267dc:	mov	r1, r7
   267e0:	ldrh	r2, [r1, r2]!	; <UNPREDICTABLE>
   267e4:	cmp	r2, #0
   267e8:	bne	267cc <fputs@plt+0x153e4>
   267ec:	str	r8, [r9, r4, lsl #2]
   267f0:	strh	r4, [r1]
   267f4:	b	26804 <fputs@plt+0x1541c>
   267f8:	movw	r0, #52399	; 0xccaf
   267fc:	bl	27628 <fputs@plt+0x16240>
   26800:	mov	r5, r0
   26804:	mov	r0, r5
   26808:	sub	sp, fp, #28
   2680c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26810:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   26814:	add	fp, sp, #24
   26818:	sub	sp, sp, #8
   2681c:	mov	r5, r0
   26820:	bl	261a0 <fputs@plt+0x14db8>
   26824:	mov	r4, r0
   26828:	mov	r0, #1
   2682c:	strb	r0, [r5, #64]	; 0x40
   26830:	movw	r0, #57880	; 0xe218
   26834:	movt	r0, #45	; 0x2d
   26838:	mov	r6, r5
   2683c:	str	r0, [r6, #52]!	; 0x34
   26840:	add	r0, r5, #92	; 0x5c
   26844:	str	r0, [sp]
   26848:	mov	r0, #1
   2684c:	mov	r1, r6
   26850:	mov	r2, #40	; 0x28
   26854:	mov	r3, #0
   26858:	bl	2626c <fputs@plt+0x14e84>
   2685c:	add	r8, r5, #84	; 0x54
   26860:	vld1.8	{d16-d17}, [r8]
   26864:	add	r0, r4, #80	; 0x50
   26868:	add	r7, r5, #68	; 0x44
   2686c:	vld1.8	{d18-d19}, [r7]
   26870:	vld1.8	{d20-d21}, [r6]
   26874:	vst1.8	{d16-d17}, [r0]
   26878:	add	r0, r4, #64	; 0x40
   2687c:	vst1.8	{d18-d19}, [r0]
   26880:	add	r0, r4, #48	; 0x30
   26884:	vst1.8	{d20-d21}, [r0]
   26888:	mov	r0, r5
   2688c:	bl	26de0 <fputs@plt+0x159f8>
   26890:	vld1.8	{d16-d17}, [r7]
   26894:	add	r0, r4, #16
   26898:	vld1.8	{d18-d19}, [r6]
   2689c:	vld1.8	{d20-d21}, [r8]
   268a0:	vst1.8	{d16-d17}, [r0]
   268a4:	mov	r0, #32
   268a8:	vst1.8	{d18-d19}, [r4], r0
   268ac:	vst1.8	{d20-d21}, [r4]
   268b0:	sub	sp, fp, #24
   268b4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   268b8:	ldr	r0, [r0, #32]
   268bc:	ldr	r0, [r0]
   268c0:	add	r0, r0, #96	; 0x60
   268c4:	bx	lr
   268c8:	ldrb	r3, [r0, #43]	; 0x2b
   268cc:	cmp	r3, #0
   268d0:	movne	r0, #0
   268d4:	bxne	lr
   268d8:	ldr	r0, [r0, #4]
   268dc:	mov	r3, #10
   268e0:	b	26c60 <fputs@plt+0x15878>
   268e4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   268e8:	add	fp, sp, #24
   268ec:	mov	r8, r1
   268f0:	mov	r5, r0
   268f4:	bl	268b8 <fputs@plt+0x154d0>
   268f8:	mov	r6, r0
   268fc:	mov	r4, #0
   26900:	str	r4, [r5, #68]	; 0x44
   26904:	ldr	r0, [r5, #112]	; 0x70
   26908:	add	r0, r0, #1
   2690c:	str	r0, [r5, #112]	; 0x70
   26910:	add	r7, r5, #84	; 0x54
   26914:	mov	r0, r7
   26918:	bl	246f8 <fputs@plt+0x13310>
   2691c:	add	r1, r0, #1
   26920:	mov	r0, r7
   26924:	bl	25950 <fputs@plt+0x14568>
   26928:	str	r8, [r5, #88]	; 0x58
   2692c:	mov	r0, r5
   26930:	bl	26810 <fputs@plt+0x15428>
   26934:	str	r4, [r6]
   26938:	str	r4, [r6, #32]
   2693c:	str	r4, [r6, #8]
   26940:	add	r0, r6, #12
   26944:	mvn	r1, #0
   26948:	str	r1, [r0, -r4, lsl #2]
   2694c:	sub	r4, r4, #1
   26950:	cmn	r4, #3
   26954:	bne	26948 <fputs@plt+0x15560>
   26958:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2695c:	ldrb	r3, [r0, #43]	; 0x2b
   26960:	cmp	r3, #0
   26964:	bxne	lr
   26968:	ldr	r0, [r0, #4]
   2696c:	mov	r3, #9
   26970:	b	26c60 <fputs@plt+0x15878>
   26974:	ldrb	r2, [r0, #43]	; 0x2b
   26978:	cmp	r2, #0
   2697c:	bxne	lr
   26980:	ldr	r0, [r0, #4]
   26984:	mov	r2, #1
   26988:	mov	r3, #5
   2698c:	b	26c60 <fputs@plt+0x15878>
   26990:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26994:	add	fp, sp, #28
   26998:	sub	sp, sp, #4
   2699c:	mov	r7, r2
   269a0:	mov	r5, r1
   269a4:	mov	r9, r0
   269a8:	cmp	r3, #6
   269ac:	blt	269e0 <fputs@plt+0x155f8>
   269b0:	mov	sl, #15
   269b4:	cmp	r3, #100	; 0x64
   269b8:	bgt	26c40 <fputs@plt+0x15858>
   269bc:	mov	r1, #1
   269c0:	cmp	r3, #10
   269c4:	blt	269d8 <fputs@plt+0x155f0>
   269c8:	sub	r0, r3, #9
   269cc:	mul	r0, r0, r0
   269d0:	mov	r1, #39	; 0x27
   269d4:	mul	r1, r0, r1
   269d8:	ldr	r0, [r9]
   269dc:	bl	1f9d4 <fputs@plt+0xe5ec>
   269e0:	mov	r0, r9
   269e4:	cmp	r7, #0
   269e8:	beq	26ac4 <fputs@plt+0x156dc>
   269ec:	bl	268b8 <fputs@plt+0x154d0>
   269f0:	mov	r8, r0
   269f4:	mov	ip, #0
   269f8:	add	r1, r8, #8
   269fc:	ldr	r6, [r9, #68]	; 0x44
   26a00:	mov	r2, #0
   26a04:	mov	r4, #0
   26a08:	mov	r5, #0
   26a0c:	ldr	r3, [r1, r2, lsl #2]
   26a10:	cmp	r3, r6
   26a14:	mov	r7, #0
   26a18:	movwhi	r7, #1
   26a1c:	cmp	r4, r3
   26a20:	mov	r0, #0
   26a24:	movwhi	r0, #1
   26a28:	orrs	r0, r0, r7
   26a2c:	moveq	r4, r3
   26a30:	add	r2, r2, #1
   26a34:	moveq	r5, r2
   26a38:	cmp	r2, #4
   26a3c:	bne	26a0c <fputs@plt+0x15624>
   26a40:	ldrb	r0, [r9, #46]	; 0x2e
   26a44:	tst	r0, #2
   26a48:	bne	26a94 <fputs@plt+0x156ac>
   26a4c:	cmp	r5, #0
   26a50:	beq	26a5c <fputs@plt+0x15674>
   26a54:	cmp	r4, r6
   26a58:	bcs	26a9c <fputs@plt+0x156b4>
   26a5c:	str	r8, [sp]
   26a60:	mov	r8, #0
   26a64:	add	r7, r8, #4
   26a68:	mov	r0, r9
   26a6c:	mov	r1, r7
   26a70:	mov	r2, #1
   26a74:	bl	268c8 <fputs@plt+0x154e0>
   26a78:	cmp	r0, #5
   26a7c:	bne	26bf8 <fputs@plt+0x15810>
   26a80:	add	r8, r8, #1
   26a84:	cmp	r8, #4
   26a88:	bne	26a64 <fputs@plt+0x1567c>
   26a8c:	mov	ip, #5
   26a90:	ldr	r8, [sp]
   26a94:	cmp	r5, #0
   26a98:	beq	26be8 <fputs@plt+0x15800>
   26a9c:	add	r7, r5, #3
   26aa0:	mov	r0, r9
   26aa4:	mov	r1, r7
   26aa8:	bl	26dc0 <fputs@plt+0x159d8>
   26aac:	cmp	r0, #0
   26ab0:	beq	26b94 <fputs@plt+0x157ac>
   26ab4:	mov	sl, r0
   26ab8:	cmp	r0, #5
   26abc:	mvneq	sl, #0
   26ac0:	b	26c40 <fputs@plt+0x15858>
   26ac4:	mov	r1, r5
   26ac8:	bl	26c6c <fputs@plt+0x15884>
   26acc:	mov	sl, r0
   26ad0:	cmp	r0, #5
   26ad4:	bne	26b18 <fputs@plt+0x15730>
   26ad8:	ldr	r0, [r9, #32]
   26adc:	ldr	r0, [r0]
   26ae0:	mvn	sl, #0
   26ae4:	cmp	r0, #0
   26ae8:	beq	26c40 <fputs@plt+0x15858>
   26aec:	mov	r0, r9
   26af0:	mov	r1, #2
   26af4:	bl	26dc0 <fputs@plt+0x159d8>
   26af8:	cmp	r0, #5
   26afc:	beq	26c30 <fputs@plt+0x15848>
   26b00:	mov	sl, r0
   26b04:	cmp	r0, #0
   26b08:	bne	26b18 <fputs@plt+0x15730>
   26b0c:	mov	r0, r9
   26b10:	mov	r1, #2
   26b14:	b	26bdc <fputs@plt+0x157f4>
   26b18:	cmp	sl, #0
   26b1c:	bne	26c40 <fputs@plt+0x15858>
   26b20:	mov	r0, r9
   26b24:	bl	268b8 <fputs@plt+0x154d0>
   26b28:	mov	r8, r0
   26b2c:	ldr	r1, [r0]
   26b30:	ldr	r2, [r9, #68]	; 0x44
   26b34:	mov	ip, #0
   26b38:	cmp	r1, r2
   26b3c:	bne	269f8 <fputs@plt+0x15610>
   26b40:	mov	r0, r9
   26b44:	mov	r1, #3
   26b48:	bl	26dc0 <fputs@plt+0x159d8>
   26b4c:	mov	sl, r0
   26b50:	mov	r0, r9
   26b54:	bl	26de0 <fputs@plt+0x159f8>
   26b58:	cmp	sl, #5
   26b5c:	beq	26c4c <fputs@plt+0x15864>
   26b60:	cmp	sl, #0
   26b64:	bne	26c40 <fputs@plt+0x15858>
   26b68:	add	r5, r9, #52	; 0x34
   26b6c:	mov	r0, r9
   26b70:	bl	261a0 <fputs@plt+0x14db8>
   26b74:	mov	r1, r5
   26b78:	mov	r2, #48	; 0x30
   26b7c:	bl	11250 <bcmp@plt>
   26b80:	cmp	r0, #0
   26b84:	beq	26c54 <fputs@plt+0x1586c>
   26b88:	mov	r0, r9
   26b8c:	mov	r1, #3
   26b90:	b	26bdc <fputs@plt+0x157f4>
   26b94:	ldr	r0, [r8], r5, lsl #2
   26b98:	add	r0, r0, #1
   26b9c:	str	r0, [r9, #100]	; 0x64
   26ba0:	mov	r0, r9
   26ba4:	bl	26de0 <fputs@plt+0x159f8>
   26ba8:	ldr	r0, [r8, #4]
   26bac:	cmp	r0, r4
   26bb0:	bne	26bd4 <fputs@plt+0x157ec>
   26bb4:	add	r6, r9, #52	; 0x34
   26bb8:	mov	r0, r9
   26bbc:	bl	261a0 <fputs@plt+0x14db8>
   26bc0:	mov	r1, r6
   26bc4:	mov	r2, #48	; 0x30
   26bc8:	bl	11250 <bcmp@plt>
   26bcc:	cmp	r0, #0
   26bd0:	beq	26c38 <fputs@plt+0x15850>
   26bd4:	mov	r0, r9
   26bd8:	mov	r1, r7
   26bdc:	bl	26974 <fputs@plt+0x1558c>
   26be0:	mvn	sl, #0
   26be4:	b	26c40 <fputs@plt+0x15858>
   26be8:	mov	sl, #520	; 0x208
   26bec:	cmp	ip, #5
   26bf0:	mvneq	sl, #0
   26bf4:	b	26c40 <fputs@plt+0x15858>
   26bf8:	mov	sl, r0
   26bfc:	cmp	r0, #0
   26c00:	bne	26c40 <fputs@plt+0x15858>
   26c04:	ldr	r4, [sp]
   26c08:	add	r0, r4, r8, lsl #2
   26c0c:	str	r6, [r0, #8]
   26c10:	mov	r0, r9
   26c14:	mov	r1, r7
   26c18:	mov	r2, #1
   26c1c:	bl	2695c <fputs@plt+0x15574>
   26c20:	add	r5, r8, #1
   26c24:	mov	r8, r4
   26c28:	mov	r4, r6
   26c2c:	b	26a9c <fputs@plt+0x156b4>
   26c30:	movw	sl, #261	; 0x105
   26c34:	b	26c40 <fputs@plt+0x15858>
   26c38:	strh	r5, [r9, #40]	; 0x28
   26c3c:	mov	sl, #0
   26c40:	mov	r0, sl
   26c44:	sub	sp, fp, #28
   26c48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26c4c:	mov	ip, sl
   26c50:	b	269f8 <fputs@plt+0x15610>
   26c54:	mov	sl, #0
   26c58:	strh	sl, [r9, #40]	; 0x28
   26c5c:	b	26c40 <fputs@plt+0x15858>
   26c60:	ldr	ip, [r0]
   26c64:	ldr	ip, [ip, #56]	; 0x38
   26c68:	bx	ip
   26c6c:	push	{r4, r5, r6, r7, fp, lr}
   26c70:	add	fp, sp, #16
   26c74:	sub	sp, sp, #8
   26c78:	mov	r5, r1
   26c7c:	mov	r4, r0
   26c80:	add	r2, sp, #4
   26c84:	mov	r1, #0
   26c88:	bl	26df4 <fputs@plt+0x15a0c>
   26c8c:	mov	r6, r0
   26c90:	cmp	r0, #0
   26c94:	beq	26ca4 <fputs@plt+0x158bc>
   26c98:	mov	r0, r6
   26c9c:	sub	sp, fp, #16
   26ca0:	pop	{r4, r5, r6, r7, fp, pc}
   26ca4:	ldr	r0, [sp, #4]
   26ca8:	cmp	r0, #0
   26cac:	beq	26cc4 <fputs@plt+0x158dc>
   26cb0:	mov	r0, r4
   26cb4:	mov	r1, r5
   26cb8:	bl	26ef4 <fputs@plt+0x15b0c>
   26cbc:	cmp	r0, #0
   26cc0:	beq	26d98 <fputs@plt+0x159b0>
   26cc4:	ldrb	r0, [r4, #46]	; 0x2e
   26cc8:	tst	r0, #2
   26ccc:	bne	26d54 <fputs@plt+0x1596c>
   26cd0:	mov	r7, #1
   26cd4:	mov	r0, r4
   26cd8:	mov	r1, #0
   26cdc:	mov	r2, #1
   26ce0:	bl	268c8 <fputs@plt+0x154e0>
   26ce4:	mov	r6, r0
   26ce8:	cmp	r0, #0
   26cec:	bne	26c98 <fputs@plt+0x158b0>
   26cf0:	strb	r7, [r4, #44]	; 0x2c
   26cf4:	mov	r7, #0
   26cf8:	add	r2, sp, #4
   26cfc:	mov	r0, r4
   26d00:	mov	r1, #0
   26d04:	bl	26df4 <fputs@plt+0x15a0c>
   26d08:	mov	r6, r0
   26d0c:	cmp	r0, #0
   26d10:	bne	26d3c <fputs@plt+0x15954>
   26d14:	mov	r0, r4
   26d18:	mov	r1, r5
   26d1c:	bl	26ef4 <fputs@plt+0x15b0c>
   26d20:	cmp	r0, #0
   26d24:	beq	26d80 <fputs@plt+0x15998>
   26d28:	mov	r0, r4
   26d2c:	bl	27058 <fputs@plt+0x15c70>
   26d30:	mov	r6, r0
   26d34:	mov	r0, #1
   26d38:	str	r0, [r5]
   26d3c:	strb	r7, [r4, #44]	; 0x2c
   26d40:	mov	r0, r4
   26d44:	mov	r1, #0
   26d48:	mov	r2, #1
   26d4c:	bl	2695c <fputs@plt+0x15574>
   26d50:	b	26c98 <fputs@plt+0x158b0>
   26d54:	mov	r0, r4
   26d58:	mov	r1, #0
   26d5c:	bl	26dc0 <fputs@plt+0x159d8>
   26d60:	mov	r6, r0
   26d64:	cmp	r0, #0
   26d68:	bne	26c98 <fputs@plt+0x158b0>
   26d6c:	mov	r0, r4
   26d70:	mov	r1, #0
   26d74:	bl	26974 <fputs@plt+0x1558c>
   26d78:	mov	r6, #264	; 0x108
   26d7c:	b	26c98 <fputs@plt+0x158b0>
   26d80:	mov	r0, #0
   26d84:	strb	r0, [r4, #44]	; 0x2c
   26d88:	mov	r0, r4
   26d8c:	mov	r1, #0
   26d90:	mov	r2, #1
   26d94:	bl	2695c <fputs@plt+0x15574>
   26d98:	ldr	r0, [r4, #52]	; 0x34
   26d9c:	mov	r6, #0
   26da0:	movw	r1, #57880	; 0xe218
   26da4:	movt	r1, #45	; 0x2d
   26da8:	cmp	r0, r1
   26dac:	beq	26c98 <fputs@plt+0x158b0>
   26db0:	movw	r0, #53476	; 0xd0e4
   26db4:	bl	22108 <fputs@plt+0x10d20>
   26db8:	mov	r6, r0
   26dbc:	b	26c98 <fputs@plt+0x158b0>
   26dc0:	ldrb	r2, [r0, #43]	; 0x2b
   26dc4:	cmp	r2, #0
   26dc8:	movne	r0, #0
   26dcc:	bxne	lr
   26dd0:	ldr	r0, [r0, #4]
   26dd4:	mov	r2, #1
   26dd8:	mov	r3, #6
   26ddc:	b	26c60 <fputs@plt+0x15878>
   26de0:	ldrb	r1, [r0, #43]	; 0x2b
   26de4:	cmp	r1, #2
   26de8:	bxeq	lr
   26dec:	ldr	r0, [r0, #4]
   26df0:	b	27588 <fputs@plt+0x161a0>
   26df4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   26df8:	add	fp, sp, #24
   26dfc:	mov	r8, r2
   26e00:	mov	r5, r1
   26e04:	mov	r6, r0
   26e08:	ldr	r0, [r0, #24]
   26e0c:	cmp	r0, r1
   26e10:	bgt	26e54 <fputs@plt+0x15a6c>
   26e14:	ldr	r0, [r6, #32]
   26e18:	add	r4, r5, #1
   26e1c:	lsl	r2, r4, #2
   26e20:	sbfx	r3, r4, #29, #1
   26e24:	bl	1447c <fputs@plt+0x3094>
   26e28:	cmp	r0, #0
   26e2c:	beq	26ea0 <fputs@plt+0x15ab8>
   26e30:	mov	r7, r0
   26e34:	ldr	r1, [r6, #24]
   26e38:	add	r0, r0, r1, lsl #2
   26e3c:	sub	r1, r4, r1
   26e40:	lsl	r2, r1, #2
   26e44:	mov	r1, #0
   26e48:	bl	1119c <memset@plt>
   26e4c:	str	r7, [r6, #32]
   26e50:	str	r4, [r6, #24]
   26e54:	ldr	r3, [r6, #32]
   26e58:	ldr	r0, [r3, r5, lsl #2]!
   26e5c:	mov	r7, #0
   26e60:	cmp	r0, #0
   26e64:	bne	26ee0 <fputs@plt+0x15af8>
   26e68:	ldrb	r0, [r6, #43]	; 0x2b
   26e6c:	cmp	r0, #2
   26e70:	bne	26eb4 <fputs@plt+0x15acc>
   26e74:	mov	r7, #0
   26e78:	mov	r0, #32768	; 0x8000
   26e7c:	mov	r1, #0
   26e80:	bl	16884 <fputs@plt+0x549c>
   26e84:	ldr	r1, [r6, #32]
   26e88:	str	r0, [r1, r5, lsl #2]
   26e8c:	ldr	r0, [r6, #32]
   26e90:	ldr	r0, [r0, r5, lsl #2]
   26e94:	cmp	r0, #0
   26e98:	movweq	r7, #7
   26e9c:	b	26ee0 <fputs@plt+0x15af8>
   26ea0:	mov	r0, #0
   26ea4:	str	r0, [r8]
   26ea8:	mov	r7, #7
   26eac:	mov	r0, r7
   26eb0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26eb4:	ldrb	r2, [r6, #44]	; 0x2c
   26eb8:	ldr	r0, [r6, #4]
   26ebc:	mov	r1, r5
   26ec0:	bl	27454 <fputs@plt+0x1606c>
   26ec4:	mov	r7, r0
   26ec8:	cmp	r0, #8
   26ecc:	bne	26ee0 <fputs@plt+0x15af8>
   26ed0:	ldrb	r0, [r6, #46]	; 0x2e
   26ed4:	orr	r0, r0, #2
   26ed8:	strb	r0, [r6, #46]	; 0x2e
   26edc:	mov	r7, #0
   26ee0:	ldr	r0, [r6, #32]
   26ee4:	ldr	r0, [r0, r5, lsl #2]
   26ee8:	str	r0, [r8]
   26eec:	mov	r0, r7
   26ef0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26ef4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26ef8:	add	fp, sp, #28
   26efc:	sub	sp, sp, #116	; 0x74
   26f00:	mov	r9, r1
   26f04:	mov	sl, r0
   26f08:	bl	261a0 <fputs@plt+0x14db8>
   26f0c:	mov	r6, r0
   26f10:	add	r0, r0, #16
   26f14:	add	r7, sp, #56	; 0x38
   26f18:	vld1.8	{d16-d17}, [r0]
   26f1c:	add	r0, r7, #16
   26f20:	add	r1, r6, #32
   26f24:	mov	r2, #64	; 0x40
   26f28:	mov	r5, r6
   26f2c:	vld1.8	{d18-d19}, [r5], r2
   26f30:	vld1.8	{d20-d21}, [r1]
   26f34:	vst1.64	{d16-d17}, [r0]
   26f38:	mov	r4, #32
   26f3c:	mov	r0, r7
   26f40:	vst1.64	{d18-d19}, [r0], r4
   26f44:	vst1.64	{d20-d21}, [r0]
   26f48:	mov	r0, sl
   26f4c:	bl	26de0 <fputs@plt+0x159f8>
   26f50:	add	r0, r6, #48	; 0x30
   26f54:	add	r1, sp, #8
   26f58:	vld1.8	{d16-d17}, [r5]
   26f5c:	vld1.8	{d18-d19}, [r0]
   26f60:	add	r0, r1, #16
   26f64:	add	r2, r6, #80	; 0x50
   26f68:	vld1.8	{d20-d21}, [r2]
   26f6c:	vst1.64	{d16-d17}, [r0]
   26f70:	mov	r0, r1
   26f74:	vst1.64	{d18-d19}, [r0], r4
   26f78:	vst1.64	{d20-d21}, [r0]
   26f7c:	mov	r0, r7
   26f80:	mov	r2, #48	; 0x30
   26f84:	bl	11250 <bcmp@plt>
   26f88:	mov	r6, #1
   26f8c:	cmp	r0, #0
   26f90:	beq	26fa0 <fputs@plt+0x15bb8>
   26f94:	mov	r0, r6
   26f98:	sub	sp, fp, #28
   26f9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26fa0:	ldrb	r0, [sp, #68]	; 0x44
   26fa4:	cmp	r0, #0
   26fa8:	beq	26f94 <fputs@plt+0x15bac>
   26fac:	sub	r0, fp, #36	; 0x24
   26fb0:	str	r0, [sp]
   26fb4:	mov	r6, #1
   26fb8:	add	r1, sp, #56	; 0x38
   26fbc:	mov	r0, #1
   26fc0:	mov	r2, #40	; 0x28
   26fc4:	mov	r3, #0
   26fc8:	bl	2626c <fputs@plt+0x14e84>
   26fcc:	ldr	r0, [sp, #96]	; 0x60
   26fd0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   26fd4:	cmp	r1, r0
   26fd8:	bne	26f94 <fputs@plt+0x15bac>
   26fdc:	ldr	r0, [sp, #100]	; 0x64
   26fe0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   26fe4:	cmp	r1, r0
   26fe8:	bne	26f94 <fputs@plt+0x15bac>
   26fec:	add	r8, sl, #52	; 0x34
   26ff0:	add	r7, sp, #56	; 0x38
   26ff4:	mov	r0, r8
   26ff8:	mov	r1, r7
   26ffc:	mov	r2, #48	; 0x30
   27000:	bl	11250 <bcmp@plt>
   27004:	mov	r6, #0
   27008:	cmp	r0, #0
   2700c:	beq	26f94 <fputs@plt+0x15bac>
   27010:	mov	r0, #1
   27014:	str	r0, [r9]
   27018:	add	r0, r7, #16
   2701c:	mov	r1, #32
   27020:	vld1.32	{d16-d17}, [r7], r1
   27024:	vld1.64	{d18-d19}, [r0]
   27028:	add	r0, r8, #16
   2702c:	vld1.64	{d20-d21}, [r7]
   27030:	vst1.32	{d18-d19}, [r0]
   27034:	vst1.32	{d16-d17}, [r8], r1
   27038:	vst1.32	{d20-d21}, [r8]
   2703c:	ldrh	r0, [sl, #66]	; 0x42
   27040:	orr	r0, r0, r0, lsl #16
   27044:	movw	r1, #65024	; 0xfe00
   27048:	movt	r1, #1
   2704c:	and	r0, r0, r1
   27050:	str	r0, [sl, #36]	; 0x24
   27054:	b	26f94 <fputs@plt+0x15bac>
   27058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2705c:	add	fp, sp, #28
   27060:	sub	sp, sp, #92	; 0x5c
   27064:	mov	r4, r0
   27068:	ldrb	r0, [r0, #45]	; 0x2d
   2706c:	add	r5, r0, #1
   27070:	rsb	r6, r0, #7
   27074:	mov	r0, r4
   27078:	mov	r1, r5
   2707c:	mov	r2, r6
   27080:	bl	268c8 <fputs@plt+0x154e0>
   27084:	mov	r7, r0
   27088:	cmp	r0, #0
   2708c:	bne	27328 <fputs@plt+0x15f40>
   27090:	vmov.i32	q8, #0	; 0x00000000
   27094:	add	r0, r4, #84	; 0x54
   27098:	vst1.32	{d16-d17}, [r0]
   2709c:	add	r0, r4, #68	; 0x44
   270a0:	vst1.32	{d16-d17}, [r0]
   270a4:	add	r0, r4, #52	; 0x34
   270a8:	vst1.32	{d16-d17}, [r0]
   270ac:	ldr	r0, [r4, #8]
   270b0:	sub	r1, fp, #40	; 0x28
   270b4:	bl	27484 <fputs@plt+0x1609c>
   270b8:	mov	r7, r0
   270bc:	cmp	r0, #0
   270c0:	bne	27318 <fputs@plt+0x15f30>
   270c4:	mov	r9, #0
   270c8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   270cc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   270d0:	subs	r0, r0, #33	; 0x21
   270d4:	sbcs	r0, r1, #0
   270d8:	mov	r8, #0
   270dc:	mov	sl, #0
   270e0:	blt	272a4 <fputs@plt+0x15ebc>
   270e4:	ldr	r0, [r4, #8]
   270e8:	mov	r1, #0
   270ec:	str	r1, [sp]
   270f0:	str	r1, [sp, #4]
   270f4:	add	r8, sp, #48	; 0x30
   270f8:	mov	r1, r8
   270fc:	mov	r2, #32
   27100:	bl	27490 <fputs@plt+0x160a8>
   27104:	mov	r7, r0
   27108:	cmp	r0, #0
   2710c:	bne	27318 <fputs@plt+0x15f30>
   27110:	mov	r0, r8
   27114:	bl	246f8 <fputs@plt+0x13310>
   27118:	mov	r7, r0
   2711c:	add	r0, r8, #8
   27120:	bl	246f8 <fputs@plt+0x13310>
   27124:	mov	sl, r0
   27128:	movw	r0, #33601	; 0x8341
   2712c:	movt	r0, #7103	; 0x1bbf
   27130:	cmp	r0, r7, lsr #1
   27134:	bne	2729c <fputs@plt+0x15eb4>
   27138:	sub	r0, sl, #512	; 0x200
   2713c:	cmp	r0, #65024	; 0xfe00
   27140:	bhi	2729c <fputs@plt+0x15eb4>
   27144:	movw	r0, #21845	; 0x5555
   27148:	movt	r0, #21845	; 0x5555
   2714c:	and	r0, r0, sl, lsr #1
   27150:	sub	r0, sl, r0
   27154:	movw	r1, #13107	; 0x3333
   27158:	movt	r1, #13107	; 0x3333
   2715c:	and	r2, r1, r0, lsr #2
   27160:	and	r0, r0, r1
   27164:	add	r0, r0, r2
   27168:	add	r0, r0, r0, lsr #4
   2716c:	movw	r1, #3855	; 0xf0f
   27170:	movt	r1, #3855	; 0xf0f
   27174:	and	r0, r0, r1
   27178:	movw	r1, #257	; 0x101
   2717c:	movt	r1, #257	; 0x101
   27180:	mul	r0, r0, r1
   27184:	lsr	r0, r0, #24
   27188:	cmp	r0, #1
   2718c:	bhi	2729c <fputs@plt+0x15eb4>
   27190:	str	sl, [r4, #36]	; 0x24
   27194:	and	r7, r7, #1
   27198:	strb	r7, [r4, #65]	; 0x41
   2719c:	add	r0, r8, #12
   271a0:	bl	246f8 <fputs@plt+0x13310>
   271a4:	str	r0, [r4, #112]	; 0x70
   271a8:	ldr	r0, [sp, #64]	; 0x40
   271ac:	ldr	r1, [sp, #68]	; 0x44
   271b0:	str	r0, [r4, #84]	; 0x54
   271b4:	str	r1, [r4, #88]	; 0x58
   271b8:	add	r0, r4, #76	; 0x4c
   271bc:	str	r0, [sp]
   271c0:	eor	r0, r7, #1
   271c4:	mov	r1, r8
   271c8:	mov	r2, #24
   271cc:	mov	r3, #0
   271d0:	bl	2626c <fputs@plt+0x14e84>
   271d4:	ldr	r7, [r4, #76]	; 0x4c
   271d8:	add	r0, r8, #24
   271dc:	bl	246f8 <fputs@plt+0x13310>
   271e0:	cmp	r7, r0
   271e4:	bne	2729c <fputs@plt+0x15eb4>
   271e8:	ldr	r7, [r4, #80]	; 0x50
   271ec:	add	r0, r8, #28
   271f0:	bl	246f8 <fputs@plt+0x13310>
   271f4:	cmp	r7, r0
   271f8:	bne	2729c <fputs@plt+0x15eb4>
   271fc:	add	r0, r8, #4
   27200:	bl	246f8 <fputs@plt+0x13310>
   27204:	movw	r1, #57880	; 0xe218
   27208:	movt	r1, #45	; 0x2d
   2720c:	cmp	r0, r1
   27210:	bne	27400 <fputs@plt+0x16018>
   27214:	add	r7, sl, #24
   27218:	asr	r8, r7, #31
   2721c:	mov	r0, r7
   27220:	mov	r1, r8
   27224:	bl	14264 <fputs@plt+0x2e7c>
   27228:	cmp	r0, #0
   2722c:	beq	27420 <fputs@plt+0x16038>
   27230:	mov	ip, r0
   27234:	mov	r0, sl
   27238:	adds	lr, r7, #32
   2723c:	adc	r1, r8, #0
   27240:	mov	sl, #0
   27244:	ldr	r2, [fp, #-40]	; 0xffffffd8
   27248:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2724c:	subs	r2, r2, lr
   27250:	sbcs	r2, r3, r1
   27254:	mov	r2, r7
   27258:	mov	r8, #0
   2725c:	mov	r7, #0
   27260:	blt	27440 <fputs@plt+0x16058>
   27264:	add	r3, ip, #24
   27268:	str	r3, [sp, #20]
   2726c:	and	r3, r0, #65280	; 0xff00
   27270:	orr	r3, r3, r0, lsr #16
   27274:	str	r3, [sp, #12]
   27278:	mov	r8, #0
   2727c:	mov	r7, #32
   27280:	mov	r3, #1
   27284:	str	r3, [sp, #36]	; 0x24
   27288:	mov	sl, #0
   2728c:	mov	r3, #0
   27290:	str	ip, [sp, #32]
   27294:	str	r2, [sp, #16]
   27298:	b	27370 <fputs@plt+0x15f88>
   2729c:	mov	r8, #0
   272a0:	mov	sl, #0
   272a4:	str	r8, [r4, #76]	; 0x4c
   272a8:	str	sl, [r4, #80]	; 0x50
   272ac:	mov	r0, r4
   272b0:	bl	26810 <fputs@plt+0x15428>
   272b4:	mov	r0, r4
   272b8:	bl	268b8 <fputs@plt+0x154d0>
   272bc:	str	r9, [r0]
   272c0:	ldr	r1, [r4, #68]	; 0x44
   272c4:	str	r1, [r0, #32]
   272c8:	str	r9, [r0, #4]
   272cc:	add	r1, r0, #8
   272d0:	mvn	r2, #0
   272d4:	str	r2, [r1, r9, lsl #2]
   272d8:	add	r9, r9, #1
   272dc:	cmp	r9, #4
   272e0:	bne	272d4 <fputs@plt+0x15eec>
   272e4:	ldr	r1, [r4, #68]	; 0x44
   272e8:	cmp	r1, #0
   272ec:	strne	r1, [r0, #8]
   272f0:	ldr	r0, [r4, #72]	; 0x48
   272f4:	mov	r7, #0
   272f8:	cmp	r0, #0
   272fc:	beq	27318 <fputs@plt+0x15f30>
   27300:	ldr	r2, [r4, #68]	; 0x44
   27304:	ldr	r3, [r4, #108]	; 0x6c
   27308:	movw	r1, #21057	; 0x5241
   2730c:	movt	r1, #8
   27310:	movw	r0, #283	; 0x11b
   27314:	bl	15994 <fputs@plt+0x45ac>
   27318:	mov	r0, r4
   2731c:	mov	r1, r5
   27320:	mov	r2, r6
   27324:	bl	2695c <fputs@plt+0x15574>
   27328:	mov	r0, r7
   2732c:	sub	sp, fp, #28
   27330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27334:	ldr	lr, [sp, #24]
   27338:	adds	ip, lr, r2
   2733c:	ldr	r0, [sp, #28]
   27340:	adc	r1, r0, r2, asr #31
   27344:	add	r3, r3, #1
   27348:	str	r3, [sp, #36]	; 0x24
   2734c:	ldr	r7, [fp, #-40]	; 0xffffffd8
   27350:	ldr	r3, [fp, #-36]	; 0xffffffdc
   27354:	subs	r7, r7, ip
   27358:	sbcs	r3, r3, r1
   2735c:	mov	r7, lr
   27360:	mov	lr, ip
   27364:	mov	r3, r0
   27368:	ldr	ip, [sp, #32]
   2736c:	blt	27430 <fputs@plt+0x16048>
   27370:	str	r1, [sp, #28]
   27374:	str	lr, [sp, #24]
   27378:	ldr	r0, [r4, #8]
   2737c:	str	r7, [sp]
   27380:	str	r3, [sp, #4]
   27384:	mov	r1, ip
   27388:	bl	27490 <fputs@plt+0x160a8>
   2738c:	cmp	r0, #0
   27390:	bne	27428 <fputs@plt+0x16040>
   27394:	ldr	r0, [sp, #32]
   27398:	str	r0, [sp]
   2739c:	mov	r0, r4
   273a0:	add	r1, sp, #44	; 0x2c
   273a4:	add	r2, sp, #40	; 0x28
   273a8:	ldr	r3, [sp, #20]
   273ac:	bl	2749c <fputs@plt+0x160b4>
   273b0:	cmp	r0, #0
   273b4:	beq	27438 <fputs@plt+0x16050>
   273b8:	ldr	r2, [sp, #44]	; 0x2c
   273bc:	mov	r0, r4
   273c0:	ldr	r1, [sp, #36]	; 0x24
   273c4:	bl	2670c <fputs@plt+0x15324>
   273c8:	cmp	r0, #0
   273cc:	bne	27428 <fputs@plt+0x16040>
   273d0:	ldr	r0, [sp, #40]	; 0x28
   273d4:	cmp	r0, #0
   273d8:	ldr	r2, [sp, #16]
   273dc:	ldr	r3, [sp, #36]	; 0x24
   273e0:	beq	27334 <fputs@plt+0x15f4c>
   273e4:	str	r3, [r4, #68]	; 0x44
   273e8:	str	r0, [r4, #72]	; 0x48
   273ec:	ldr	r0, [sp, #12]
   273f0:	strh	r0, [r4, #66]	; 0x42
   273f4:	ldr	r8, [r4, #76]	; 0x4c
   273f8:	ldr	sl, [r4, #80]	; 0x50
   273fc:	b	27334 <fputs@plt+0x15f4c>
   27400:	movw	r0, #52530	; 0xcd32
   27404:	bl	22108 <fputs@plt+0x10d20>
   27408:	mov	r7, r0
   2740c:	mov	sl, #0
   27410:	mov	r8, #0
   27414:	cmp	r7, #0
   27418:	bne	27318 <fputs@plt+0x15f30>
   2741c:	b	272a4 <fputs@plt+0x15ebc>
   27420:	mov	r7, #7
   27424:	b	27318 <fputs@plt+0x15f30>
   27428:	mov	r7, r0
   2742c:	b	2743c <fputs@plt+0x16054>
   27430:	mov	r7, #0
   27434:	b	27440 <fputs@plt+0x16058>
   27438:	mov	r7, #0
   2743c:	ldr	ip, [sp, #32]
   27440:	mov	r0, ip
   27444:	bl	14294 <fputs@plt+0x2eac>
   27448:	cmp	r7, #0
   2744c:	bne	27318 <fputs@plt+0x15f30>
   27450:	b	272a4 <fputs@plt+0x15ebc>
   27454:	push	{fp, lr}
   27458:	mov	fp, sp
   2745c:	sub	sp, sp, #8
   27460:	mov	ip, r2
   27464:	ldr	r2, [r0]
   27468:	ldr	lr, [r2, #52]	; 0x34
   2746c:	str	r3, [sp]
   27470:	mov	r2, #32768	; 0x8000
   27474:	mov	r3, ip
   27478:	blx	lr
   2747c:	mov	sp, fp
   27480:	pop	{fp, pc}
   27484:	ldr	r2, [r0]
   27488:	ldr	r2, [r2, #24]
   2748c:	bx	r2
   27490:	ldr	r3, [r0]
   27494:	ldr	r3, [r3, #8]
   27498:	bx	r3
   2749c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   274a0:	add	fp, sp, #28
   274a4:	sub	sp, sp, #12
   274a8:	mov	r8, r3
   274ac:	mov	r6, r2
   274b0:	mov	r7, r1
   274b4:	mov	r4, r0
   274b8:	add	r0, r0, #84	; 0x54
   274bc:	ldr	r5, [fp, #8]
   274c0:	add	r1, r5, #8
   274c4:	mov	r2, #8
   274c8:	bl	11250 <bcmp@plt>
   274cc:	mov	sl, #0
   274d0:	cmp	r0, #0
   274d4:	beq	274e4 <fputs@plt+0x160fc>
   274d8:	mov	r0, sl
   274dc:	sub	sp, fp, #28
   274e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   274e4:	mov	r0, r5
   274e8:	bl	246f8 <fputs@plt+0x13310>
   274ec:	cmp	r0, #0
   274f0:	beq	274d8 <fputs@plt+0x160f0>
   274f4:	stmib	sp, {r0, r7}
   274f8:	mov	r7, r8
   274fc:	add	r8, r4, #76	; 0x4c
   27500:	ldrb	r0, [r4, #65]	; 0x41
   27504:	str	r8, [sp]
   27508:	clz	r0, r0
   2750c:	lsr	r9, r0, #5
   27510:	mov	r0, r9
   27514:	mov	r1, r5
   27518:	mov	r2, #8
   2751c:	mov	r3, r8
   27520:	bl	2626c <fputs@plt+0x14e84>
   27524:	ldr	r2, [r4, #36]	; 0x24
   27528:	str	r8, [sp]
   2752c:	mov	r0, r9
   27530:	mov	r1, r7
   27534:	mov	r3, r8
   27538:	mov	r7, r5
   2753c:	bl	2626c <fputs@plt+0x14e84>
   27540:	ldr	r5, [r4, #76]	; 0x4c
   27544:	add	r0, r7, #16
   27548:	bl	246f8 <fputs@plt+0x13310>
   2754c:	cmp	r5, r0
   27550:	bne	274d8 <fputs@plt+0x160f0>
   27554:	ldr	r4, [r4, #80]	; 0x50
   27558:	add	r0, r7, #20
   2755c:	bl	246f8 <fputs@plt+0x13310>
   27560:	cmp	r4, r0
   27564:	bne	274d8 <fputs@plt+0x160f0>
   27568:	ldr	r0, [sp, #8]
   2756c:	ldr	r1, [sp, #4]
   27570:	str	r1, [r0]
   27574:	add	r0, r7, #4
   27578:	bl	246f8 <fputs@plt+0x13310>
   2757c:	str	r0, [r6]
   27580:	mov	sl, #1
   27584:	b	274d8 <fputs@plt+0x160f0>
   27588:	ldr	r1, [r0]
   2758c:	ldr	r1, [r1, #60]	; 0x3c
   27590:	bx	r1
   27594:	add	r0, r0, #33	; 0x21
   27598:	lsr	r0, r0, #12
   2759c:	bx	lr
   275a0:	push	{r4, r5, r6, sl, fp, lr}
   275a4:	add	fp, sp, #16
   275a8:	sub	sp, sp, #8
   275ac:	mov	r5, r3
   275b0:	mov	r4, r2
   275b4:	mov	r6, r1
   275b8:	add	r2, sp, #4
   275bc:	bl	26df4 <fputs@plt+0x15a0c>
   275c0:	cmp	r0, #0
   275c4:	beq	275d0 <fputs@plt+0x161e8>
   275c8:	sub	sp, fp, #16
   275cc:	pop	{r4, r5, r6, sl, fp, pc}
   275d0:	ldr	r1, [fp, #8]
   275d4:	ldr	r3, [sp, #4]
   275d8:	add	r2, r3, #16384	; 0x4000
   275dc:	cmp	r6, #0
   275e0:	beq	275f0 <fputs@plt+0x16208>
   275e4:	mvn	r3, #33	; 0x21
   275e8:	add	r3, r3, r6, lsl #12
   275ec:	b	275fc <fputs@plt+0x16214>
   275f0:	add	r3, r3, #136	; 0x88
   275f4:	str	r3, [sp, #4]
   275f8:	mov	r3, #0
   275fc:	ldr	r6, [sp, #4]
   27600:	sub	r6, r6, #4
   27604:	str	r6, [r5]
   27608:	str	r2, [r4]
   2760c:	str	r3, [r1]
   27610:	sub	sp, fp, #16
   27614:	pop	{r4, r5, r6, sl, fp, pc}
   27618:	movw	r1, #383	; 0x17f
   2761c:	mul	r0, r0, r1
   27620:	bfc	r0, #13, #19
   27624:	bx	lr
   27628:	mov	r1, r0
   2762c:	movw	r2, #21094	; 0x5266
   27630:	movt	r2, #8
   27634:	mov	r0, #11
   27638:	b	2211c <fputs@plt+0x10d34>
   2763c:	add	r0, r0, #1
   27640:	bfc	r0, #13, #19
   27644:	bx	lr
   27648:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2764c:	add	fp, sp, #24
   27650:	sub	sp, sp, #8
   27654:	mov	r8, r3
   27658:	mov	r7, r2
   2765c:	mov	r4, r0
   27660:	ldr	r5, [fp, #8]
   27664:	mov	r0, r5
   27668:	bl	25950 <fputs@plt+0x14568>
   2766c:	add	r0, r5, #4
   27670:	mov	r1, r7
   27674:	bl	25950 <fputs@plt+0x14568>
   27678:	add	r0, r5, #8
   2767c:	ldr	r1, [r4, #104]	; 0x68
   27680:	cmp	r1, #0
   27684:	beq	27698 <fputs@plt+0x162b0>
   27688:	vmov.i32	q8, #0	; 0x00000000
   2768c:	vst1.8	{d16-d17}, [r0]
   27690:	sub	sp, fp, #24
   27694:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   27698:	add	r7, r4, #76	; 0x4c
   2769c:	ldr	r1, [r4, #84]	; 0x54
   276a0:	ldr	r2, [r4, #88]	; 0x58
   276a4:	str	r2, [r0, #4]
   276a8:	str	r1, [r0]
   276ac:	ldrb	r0, [r4, #65]	; 0x41
   276b0:	str	r7, [sp]
   276b4:	clz	r0, r0
   276b8:	lsr	r6, r0, #5
   276bc:	mov	r0, r6
   276c0:	mov	r1, r5
   276c4:	mov	r2, #8
   276c8:	mov	r3, r7
   276cc:	bl	2626c <fputs@plt+0x14e84>
   276d0:	ldr	r2, [r4, #36]	; 0x24
   276d4:	str	r7, [sp]
   276d8:	mov	r0, r6
   276dc:	mov	r1, r8
   276e0:	mov	r3, r7
   276e4:	bl	2626c <fputs@plt+0x14e84>
   276e8:	ldr	r1, [r4, #76]	; 0x4c
   276ec:	add	r0, r5, #16
   276f0:	bl	25950 <fputs@plt+0x14568>
   276f4:	ldr	r1, [r4, #80]	; 0x50
   276f8:	add	r0, r5, #20
   276fc:	sub	sp, fp, #24
   27700:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   27704:	b	25950 <fputs@plt+0x14568>
   27708:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2770c:	add	fp, sp, #24
   27710:	sub	sp, sp, #8
   27714:	mov	r4, r2
   27718:	mov	r9, r1
   2771c:	mov	r6, r0
   27720:	ldrd	r2, [r0, #8]
   27724:	ldr	r7, [fp, #12]
   27728:	ldr	r5, [fp, #8]
   2772c:	subs	r0, r5, r2
   27730:	sbcs	r0, r7, r3
   27734:	bge	27750 <fputs@plt+0x16368>
   27738:	asr	r0, r4, #31
   2773c:	adds	r1, r4, r5
   27740:	adc	r0, r0, r7
   27744:	subs	r1, r1, r2
   27748:	sbcs	r0, r0, r3
   2774c:	bge	2776c <fputs@plt+0x16384>
   27750:	ldr	r0, [r6, #4]
   27754:	stm	sp, {r5, r7}
   27758:	mov	r1, r9
   2775c:	mov	r2, r4
   27760:	bl	17cd8 <fputs@plt+0x68f0>
   27764:	sub	sp, fp, #24
   27768:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2776c:	ldr	r0, [r6, #4]
   27770:	stm	sp, {r5, r7}
   27774:	sub	r8, r2, r5
   27778:	mov	r1, r9
   2777c:	mov	r2, r8
   27780:	bl	17cd8 <fputs@plt+0x68f0>
   27784:	cmp	r0, #0
   27788:	bne	27764 <fputs@plt+0x1637c>
   2778c:	asr	r0, r8, #31
   27790:	adds	r5, r8, r5
   27794:	adc	r7, r0, r7
   27798:	sub	r4, r4, r8
   2779c:	ldr	r0, [r6, #4]
   277a0:	ldr	r1, [r6, #16]
   277a4:	and	r1, r1, #19
   277a8:	bl	262f8 <fputs@plt+0x14f10>
   277ac:	cmp	r4, #0
   277b0:	beq	27764 <fputs@plt+0x1637c>
   277b4:	cmp	r0, #0
   277b8:	bne	27764 <fputs@plt+0x1637c>
   277bc:	add	r9, r9, r8
   277c0:	b	27750 <fputs@plt+0x16368>
   277c4:	movw	r0, #60188	; 0xeb1c
   277c8:	movt	r0, #9
   277cc:	ldr	r0, [r0]
   277d0:	cmp	r0, #0
   277d4:	bxeq	lr
   277d8:	bx	r0
   277dc:	ldr	r1, [r0]
   277e0:	ldr	r1, [r1, #16]
   277e4:	bx	r1
   277e8:	movw	r0, #60192	; 0xeb20
   277ec:	movt	r0, #9
   277f0:	ldr	r0, [r0]
   277f4:	cmp	r0, #0
   277f8:	bxeq	lr
   277fc:	bx	r0
   27800:	push	{r4, r5, fp, lr}
   27804:	add	fp, sp, #8
   27808:	sub	sp, sp, #16
   2780c:	mov	r4, r0
   27810:	mov	r5, #0
   27814:	str	r5, [sp, #12]
   27818:	str	r5, [sp, #8]
   2781c:	str	r5, [sp, #4]
   27820:	ldr	r0, [r0, #68]	; 0x44
   27824:	cmp	r0, #0
   27828:	beq	27894 <fputs@plt+0x164ac>
   2782c:	bl	27594 <fputs@plt+0x161ac>
   27830:	mov	r1, r0
   27834:	add	r0, sp, #4
   27838:	str	r0, [sp]
   2783c:	add	r2, sp, #12
   27840:	add	r3, sp, #8
   27844:	mov	r0, r4
   27848:	bl	275a0 <fputs@plt+0x161b8>
   2784c:	ldr	r0, [r4, #68]	; 0x44
   27850:	ldr	r1, [sp, #4]
   27854:	sub	r0, r0, r1
   27858:	ldr	r1, [sp, #12]
   2785c:	mov	r2, #0
   27860:	add	r3, r1, r2
   27864:	ldrh	r4, [r3]
   27868:	cmp	r0, r4
   2786c:	strhlt	r5, [r3]
   27870:	add	r2, r2, #2
   27874:	cmp	r2, #16384	; 0x4000
   27878:	bne	27860 <fputs@plt+0x16478>
   2787c:	ldr	r2, [sp, #8]
   27880:	add	r0, r2, r0, lsl #2
   27884:	add	r0, r0, #4
   27888:	sub	r2, r1, r0
   2788c:	mov	r1, #0
   27890:	bl	1119c <memset@plt>
   27894:	sub	sp, fp, #8
   27898:	pop	{r4, r5, fp, pc}
   2789c:	push	{r4, r5, r6, sl, fp, lr}
   278a0:	add	fp, sp, #16
   278a4:	mov	r4, r2
   278a8:	mov	r5, r1
   278ac:	mov	r6, r0
   278b0:	b	278c0 <fputs@plt+0x164d8>
   278b4:	ldr	r6, [r6, #44]	; 0x2c
   278b8:	cmp	r6, #0
   278bc:	beq	278fc <fputs@plt+0x16514>
   278c0:	ldr	r0, [r6, #28]
   278c4:	bl	17014 <fputs@plt+0x5c2c>
   278c8:	cmp	r0, #0
   278cc:	bne	278b4 <fputs@plt+0x164cc>
   278d0:	ldr	r0, [r6, #16]
   278d4:	cmp	r0, r5
   278d8:	bls	278b4 <fputs@plt+0x164cc>
   278dc:	mov	r0, r6
   278e0:	mov	r1, r5
   278e4:	mov	r2, r4
   278e8:	mov	r3, #1
   278ec:	bl	176f0 <fputs@plt+0x6308>
   278f0:	cmp	r0, #0
   278f4:	strne	r0, [r6, #28]
   278f8:	b	278b4 <fputs@plt+0x164cc>
   278fc:	pop	{r4, r5, r6, sl, fp, pc}
   27900:	push	{r4, sl, fp, lr}
   27904:	add	fp, sp, #8
   27908:	mov	r4, r0
   2790c:	ldr	r0, [r0, #44]	; 0x2c
   27910:	cmp	r0, #0
   27914:	popne	{r4, sl, fp, pc}
   27918:	mov	r0, r4
   2791c:	bl	24c74 <fputs@plt+0x1388c>
   27920:	mov	r1, r0
   27924:	mov	r0, #0
   27928:	cmp	r1, #0
   2792c:	beq	27934 <fputs@plt+0x1654c>
   27930:	pop	{r4, sl, fp, pc}
   27934:	mov	r0, r4
   27938:	mov	r1, #4
   2793c:	pop	{r4, sl, fp, lr}
   27940:	b	27b5c <fputs@plt+0x16774>
   27944:	push	{r4, sl, fp, lr}
   27948:	add	fp, sp, #8
   2794c:	ldr	r2, [r0, #80]	; 0x50
   27950:	ldr	r1, [r0, #84]	; 0x54
   27954:	orrs	r3, r2, r1
   27958:	beq	2798c <fputs@plt+0x165a4>
   2795c:	subs	r2, r2, #1
   27960:	sbc	r1, r1, #0
   27964:	ldr	r4, [r0, #156]	; 0x9c
   27968:	mov	r0, r2
   2796c:	mov	r2, r4
   27970:	mov	r3, #0
   27974:	bl	7e668 <fputs@plt+0x6d280>
   27978:	adds	r0, r0, #1
   2797c:	adc	r1, r1, #0
   27980:	umull	r0, r2, r0, r4
   27984:	mla	r1, r1, r4, r2
   27988:	pop	{r4, sl, fp, pc}
   2798c:	mov	r0, #0
   27990:	mov	r1, #0
   27994:	pop	{r4, sl, fp, pc}
   27998:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2799c:	add	fp, sp, #24
   279a0:	sub	sp, sp, #8
   279a4:	mov	r4, r0
   279a8:	add	r7, r0, #80	; 0x50
   279ac:	add	r8, r0, #88	; 0x58
   279b0:	ldr	r0, [r0, #104]	; 0x68
   279b4:	ldr	r1, [r4, #156]	; 0x9c
   279b8:	ldr	r5, [r4, #160]	; 0xa0
   279bc:	ldr	r9, [r4, #208]	; 0xd0
   279c0:	cmp	r5, r1
   279c4:	movhi	r5, r1
   279c8:	cmp	r0, #1
   279cc:	blt	27a18 <fputs@plt+0x16630>
   279d0:	ldr	r1, [r4, #100]	; 0x64
   279d4:	ldr	r0, [r4, #104]	; 0x68
   279d8:	add	r1, r1, #8
   279dc:	mov	r2, #0
   279e0:	b	279f4 <fputs@plt+0x1660c>
   279e4:	add	r1, r1, #48	; 0x30
   279e8:	add	r2, r2, #1
   279ec:	cmp	r2, r0
   279f0:	bge	27a18 <fputs@plt+0x16630>
   279f4:	ldr	r6, [r1]
   279f8:	ldr	r3, [r1, #4]
   279fc:	orrs	r3, r6, r3
   27a00:	bne	279e4 <fputs@plt+0x165fc>
   27a04:	ldr	r6, [r7]
   27a08:	ldr	r3, [r7, #4]
   27a0c:	str	r6, [r1]
   27a10:	str	r3, [r1, #4]
   27a14:	b	279e4 <fputs@plt+0x165fc>
   27a18:	mov	r0, r4
   27a1c:	bl	27944 <fputs@plt+0x1655c>
   27a20:	strd	r0, [r7]
   27a24:	strd	r0, [r8]
   27a28:	ldrb	r0, [r4, #7]
   27a2c:	cmp	r0, #0
   27a30:	bne	27a64 <fputs@plt+0x1667c>
   27a34:	ldrb	r0, [r4, #5]
   27a38:	cmp	r0, #4
   27a3c:	beq	27a64 <fputs@plt+0x1667c>
   27a40:	ldr	r0, [r4, #64]	; 0x40
   27a44:	bl	24988 <fputs@plt+0x135a0>
   27a48:	tst	r0, #512	; 0x200
   27a4c:	bne	27a64 <fputs@plt+0x1667c>
   27a50:	mov	r0, #0
   27a54:	str	r0, [r9, #4]
   27a58:	str	r0, [r9]
   27a5c:	str	r0, [r9, #8]
   27a60:	b	27a88 <fputs@plt+0x166a0>
   27a64:	movw	r0, #41248	; 0xa120
   27a68:	movt	r0, #55139	; 0xd763
   27a6c:	str	r0, [r9, #4]
   27a70:	movw	r0, #54745	; 0xd5d9
   27a74:	movt	r0, #63749	; 0xf905
   27a78:	str	r0, [r9]
   27a7c:	add	r0, r9, #8
   27a80:	mvn	r1, #0
   27a84:	bl	25950 <fputs@plt+0x14568>
   27a88:	add	r1, r4, #52	; 0x34
   27a8c:	mov	r0, #4
   27a90:	bl	15a50 <fputs@plt+0x4668>
   27a94:	ldr	r1, [r4, #52]	; 0x34
   27a98:	add	r0, r9, #12
   27a9c:	bl	25950 <fputs@plt+0x14568>
   27aa0:	ldr	r1, [r4, #32]
   27aa4:	add	r0, r9, #16
   27aa8:	bl	25950 <fputs@plt+0x14568>
   27aac:	ldr	r1, [r4, #156]	; 0x9c
   27ab0:	add	r0, r9, #20
   27ab4:	bl	25950 <fputs@plt+0x14568>
   27ab8:	ldr	r1, [r4, #160]	; 0xa0
   27abc:	add	r0, r9, #24
   27ac0:	bl	25950 <fputs@plt+0x14568>
   27ac4:	add	r0, r9, #28
   27ac8:	sub	r2, r5, #28
   27acc:	mov	r1, #0
   27ad0:	bl	1119c <memset@plt>
   27ad4:	rsb	r6, r5, #0
   27ad8:	add	r6, r6, r5
   27adc:	ldr	r0, [r4, #156]	; 0x9c
   27ae0:	cmp	r6, r0
   27ae4:	bcs	27b20 <fputs@plt+0x16738>
   27ae8:	ldr	r0, [r4, #68]	; 0x44
   27aec:	ldrd	r2, [r7]
   27af0:	stm	sp, {r2, r3}
   27af4:	mov	r1, r9
   27af8:	mov	r2, r5
   27afc:	bl	17cd8 <fputs@plt+0x68f0>
   27b00:	ldrd	r2, [r7]
   27b04:	adds	r2, r2, r5
   27b08:	adc	r3, r3, #0
   27b0c:	strd	r2, [r7]
   27b10:	cmp	r0, #0
   27b14:	beq	27ad8 <fputs@plt+0x166f0>
   27b18:	sub	sp, fp, #24
   27b1c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27b20:	mov	r0, #0
   27b24:	sub	sp, fp, #24
   27b28:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27b2c:	ldr	r1, [r0]
   27b30:	cmp	r1, #0
   27b34:	beq	27b50 <fputs@plt+0x16768>
   27b38:	ldrh	r2, [r1, #24]
   27b3c:	bic	r2, r2, #8
   27b40:	strh	r2, [r1, #24]
   27b44:	ldr	r1, [r1, #32]
   27b48:	cmp	r1, #0
   27b4c:	bne	27b38 <fputs@plt+0x16750>
   27b50:	ldr	r1, [r0, #4]
   27b54:	str	r1, [r0, #8]
   27b58:	bx	lr
   27b5c:	push	{r4, r5, r6, sl, fp, lr}
   27b60:	add	fp, sp, #16
   27b64:	mov	r4, r1
   27b68:	mov	r5, r0
   27b6c:	mov	r0, r5
   27b70:	mov	r1, r4
   27b74:	bl	27ba0 <fputs@plt+0x167b8>
   27b78:	mov	r6, r0
   27b7c:	cmp	r0, #5
   27b80:	bne	27b98 <fputs@plt+0x167b0>
   27b84:	ldrd	r2, [r5, #184]	; 0xb8
   27b88:	mov	r0, r3
   27b8c:	blx	r2
   27b90:	cmp	r0, #0
   27b94:	bne	27b6c <fputs@plt+0x16784>
   27b98:	mov	r0, r6
   27b9c:	pop	{r4, r5, r6, sl, fp, pc}
   27ba0:	push	{r4, r5, fp, lr}
   27ba4:	add	fp, sp, #8
   27ba8:	mov	r4, r1
   27bac:	mov	r5, r0
   27bb0:	ldrb	r0, [r0, #18]
   27bb4:	cmp	r0, #5
   27bb8:	beq	27bcc <fputs@plt+0x167e4>
   27bbc:	cmp	r0, r4
   27bc0:	blt	27bcc <fputs@plt+0x167e4>
   27bc4:	mov	r0, #0
   27bc8:	pop	{r4, r5, fp, pc}
   27bcc:	ldrb	r0, [r5, #14]
   27bd0:	cmp	r0, #0
   27bd4:	beq	27bf4 <fputs@plt+0x1680c>
   27bd8:	cmp	r4, #4
   27bdc:	beq	27c10 <fputs@plt+0x16828>
   27be0:	ldrb	r0, [r5, #18]
   27be4:	cmp	r0, #5
   27be8:	strbne	r4, [r5, #18]
   27bec:	mov	r0, #0
   27bf0:	pop	{r4, r5, fp, pc}
   27bf4:	ldr	r0, [r5, #64]	; 0x40
   27bf8:	mov	r1, r4
   27bfc:	bl	27c1c <fputs@plt+0x16834>
   27c00:	cmp	r0, #0
   27c04:	popne	{r4, r5, fp, pc}
   27c08:	cmp	r4, #4
   27c0c:	bne	27be0 <fputs@plt+0x167f8>
   27c10:	strb	r4, [r5, #18]
   27c14:	mov	r0, #0
   27c18:	pop	{r4, r5, fp, pc}
   27c1c:	ldr	r2, [r0]
   27c20:	ldr	r2, [r2, #28]
   27c24:	bx	r2
   27c28:	push	{fp, lr}
   27c2c:	mov	fp, sp
   27c30:	sub	sp, sp, #8
   27c34:	mov	ip, r1
   27c38:	ldr	r0, [r0]
   27c3c:	mov	r1, #0
   27c40:	str	r1, [sp]
   27c44:	orr	r3, r2, #30
   27c48:	mov	r1, #0
   27c4c:	mov	r2, ip
   27c50:	bl	24974 <fputs@plt+0x1358c>
   27c54:	mov	sp, fp
   27c58:	pop	{fp, pc}
   27c5c:	ldr	r3, [r0]
   27c60:	ldr	r3, [r3, #40]	; 0x28
   27c64:	bx	r3
   27c68:	push	{fp, lr}
   27c6c:	mov	fp, sp
   27c70:	ldr	ip, [r0, #28]
   27c74:	tst	r1, #1
   27c78:	beq	27cf8 <fputs@plt+0x16910>
   27c7c:	ldr	r2, [ip, #8]
   27c80:	cmp	r2, r0
   27c84:	bne	27ca4 <fputs@plt+0x168bc>
   27c88:	mov	r3, r0
   27c8c:	ldr	r3, [r3, #36]	; 0x24
   27c90:	cmp	r3, #0
   27c94:	ldrbne	r2, [r3, #24]
   27c98:	tstne	r2, #8
   27c9c:	bne	27c8c <fputs@plt+0x168a4>
   27ca0:	str	r3, [ip, #8]
   27ca4:	ldr	r3, [r0, #32]
   27ca8:	ldr	lr, [r0, #36]	; 0x24
   27cac:	add	r2, r3, #36	; 0x24
   27cb0:	cmp	r3, #0
   27cb4:	addeq	r2, ip, #4
   27cb8:	str	lr, [r2]
   27cbc:	ldr	r2, [r0, #36]	; 0x24
   27cc0:	cmp	r2, #0
   27cc4:	beq	27cd0 <fputs@plt+0x168e8>
   27cc8:	str	r3, [r2, #32]
   27ccc:	b	27cec <fputs@plt+0x16904>
   27cd0:	str	r3, [ip]
   27cd4:	cmp	r3, #0
   27cd8:	bne	27cec <fputs@plt+0x16904>
   27cdc:	ldrb	r2, [ip, #32]
   27ce0:	cmp	r2, #0
   27ce4:	movne	r2, #2
   27ce8:	strbne	r2, [ip, #33]	; 0x21
   27cec:	mov	r2, #0
   27cf0:	str	r2, [r0, #32]
   27cf4:	str	r2, [r0, #36]	; 0x24
   27cf8:	tst	r1, #2
   27cfc:	popeq	{fp, pc}
   27d00:	ldr	r1, [ip]
   27d04:	str	r1, [r0, #32]
   27d08:	cmp	r1, #0
   27d0c:	beq	27d18 <fputs@plt+0x16930>
   27d10:	str	r0, [r1, #36]	; 0x24
   27d14:	b	27d2c <fputs@plt+0x16944>
   27d18:	str	r0, [ip, #4]
   27d1c:	ldrb	r1, [ip, #32]
   27d20:	cmp	r1, #0
   27d24:	movne	r1, #1
   27d28:	strbne	r1, [ip, #33]	; 0x21
   27d2c:	str	r0, [ip]
   27d30:	ldr	r1, [ip, #8]
   27d34:	cmp	r1, #0
   27d38:	beq	27d40 <fputs@plt+0x16958>
   27d3c:	pop	{fp, pc}
   27d40:	ldrb	r1, [r0, #24]
   27d44:	tst	r1, #8
   27d48:	streq	r0, [ip, #8]
   27d4c:	pop	{fp, pc}
   27d50:	ldr	r2, [r0, #28]
   27d54:	ldrb	r1, [r2, #32]
   27d58:	cmp	r1, #0
   27d5c:	bxeq	lr
   27d60:	ldr	r1, [r0]
   27d64:	ldr	r0, [r2, #44]	; 0x2c
   27d68:	movw	r2, #41272	; 0xa138
   27d6c:	movt	r2, #9
   27d70:	ldr	r3, [r2, #140]	; 0x8c
   27d74:	mov	r2, #0
   27d78:	bx	r3
   27d7c:	push	{r4, r5, fp, lr}
   27d80:	add	fp, sp, #8
   27d84:	cmp	r0, #0
   27d88:	popeq	{r4, r5, fp, pc}
   27d8c:	mov	r4, r0
   27d90:	movw	r5, #59784	; 0xe988
   27d94:	movt	r5, #9
   27d98:	ldr	r0, [r5, #76]	; 0x4c
   27d9c:	cmp	r0, r4
   27da0:	bhi	27dec <fputs@plt+0x16a04>
   27da4:	ldr	r0, [r5, #80]	; 0x50
   27da8:	cmp	r0, r4
   27dac:	bls	27dec <fputs@plt+0x16a04>
   27db0:	mov	r0, #1
   27db4:	mov	r1, #1
   27db8:	bl	142ec <fputs@plt+0x2f04>
   27dbc:	ldr	r0, [r5, #88]	; 0x58
   27dc0:	str	r0, [r4]
   27dc4:	str	r4, [r5, #88]	; 0x58
   27dc8:	ldr	r0, [r5, #72]	; 0x48
   27dcc:	ldr	r1, [r5, #92]	; 0x5c
   27dd0:	add	r1, r1, #1
   27dd4:	str	r1, [r5, #92]	; 0x5c
   27dd8:	mov	r2, #0
   27ddc:	cmp	r1, r0
   27de0:	movwlt	r2, #1
   27de4:	str	r2, [r5, #96]	; 0x60
   27de8:	pop	{r4, r5, fp, pc}
   27dec:	mov	r0, r4
   27df0:	bl	14304 <fputs@plt+0x2f1c>
   27df4:	mov	r1, r0
   27df8:	mov	r0, #2
   27dfc:	bl	142ec <fputs@plt+0x2f04>
   27e00:	mov	r0, r4
   27e04:	pop	{r4, r5, fp, lr}
   27e08:	b	14294 <fputs@plt+0x2eac>
   27e0c:	ldr	r0, [r0, #8]
   27e10:	bx	lr
   27e14:	b	28080 <fputs@plt+0x16c98>
   27e18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27e1c:	add	fp, sp, #28
   27e20:	sub	sp, sp, #20
   27e24:	mov	r4, r0
   27e28:	ldrb	r0, [r0]
   27e2c:	cmp	r0, #0
   27e30:	beq	27e40 <fputs@plt+0x16a58>
   27e34:	mov	r0, #0
   27e38:	sub	sp, fp, #28
   27e3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27e40:	ldrb	r7, [r4, #5]
   27e44:	ldr	sl, [r4, #52]	; 0x34
   27e48:	ldr	r9, [r4, #56]	; 0x38
   27e4c:	ldrb	r1, [r9, r7]
   27e50:	mov	r0, r4
   27e54:	bl	28088 <fputs@plt+0x16ca0>
   27e58:	cmp	r0, #0
   27e5c:	beq	27e68 <fputs@plt+0x16a80>
   27e60:	movw	r0, #57553	; 0xe0d1
   27e64:	b	27ee4 <fputs@plt+0x16afc>
   27e68:	ldr	r3, [sl, #32]
   27e6c:	mov	r0, #0
   27e70:	strb	r0, [r4, #1]
   27e74:	sub	r0, r3, #1
   27e78:	strh	r0, [r4, #20]
   27e7c:	ldrb	r0, [r4, #6]
   27e80:	add	r2, r9, r0
   27e84:	ldr	lr, [sl, #36]	; 0x24
   27e88:	add	ip, r7, r0
   27e8c:	add	r1, ip, #8
   27e90:	add	r0, r9, r1
   27e94:	strh	r1, [r4, #14]
   27e98:	add	r6, r9, lr
   27e9c:	str	r6, [r4, #60]	; 0x3c
   27ea0:	str	r0, [r4, #64]	; 0x40
   27ea4:	str	r2, [r4, #68]	; 0x44
   27ea8:	add	r7, r7, r9
   27eac:	ldrb	r5, [r7, #5]
   27eb0:	ldrb	r6, [r7, #6]
   27eb4:	ldrh	r0, [r7, #3]
   27eb8:	rev16	r2, r0
   27ebc:	strh	r2, [r4, #18]
   27ec0:	rev	r2, r0
   27ec4:	sub	r0, r3, #8
   27ec8:	movw	r3, #43691	; 0xaaab
   27ecc:	movt	r3, #43690	; 0xaaaa
   27ed0:	umull	r0, r3, r0, r3
   27ed4:	lsr	r0, r3, #2
   27ed8:	cmp	r0, r2, lsr #16
   27edc:	bcs	27ef0 <fputs@plt+0x16b08>
   27ee0:	movw	r0, #57571	; 0xe0e3
   27ee4:	sub	sp, fp, #28
   27ee8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27eec:	b	27628 <fputs@plt+0x16240>
   27ef0:	str	r6, [sp, #4]
   27ef4:	str	r5, [sp, #8]
   27ef8:	lsr	r0, r2, #16
   27efc:	add	r8, r1, r0, lsl #1
   27f00:	sub	r6, lr, #4
   27f04:	ldr	r0, [sl, #4]
   27f08:	ldrb	r0, [r0, #27]
   27f0c:	tst	r0, #16
   27f10:	beq	27fa8 <fputs@plt+0x16bc0>
   27f14:	str	r8, [sp, #16]
   27f18:	ldrb	r0, [r4, #4]
   27f1c:	cmp	r0, #0
   27f20:	subeq	r6, lr, #5
   27f24:	ldrh	r0, [r4, #18]
   27f28:	cmp	r0, #0
   27f2c:	beq	27f98 <fputs@plt+0x16bb0>
   27f30:	add	r0, r9, ip
   27f34:	str	r0, [sp, #12]
   27f38:	mov	r8, #0
   27f3c:	ldr	r0, [sp, #12]
   27f40:	add	r0, r0, r8, lsl #1
   27f44:	ldrb	r1, [r0, #8]
   27f48:	ldrb	r0, [r0, #9]
   27f4c:	orr	sl, r0, r1, lsl #8
   27f50:	ldr	r0, [sp, #16]
   27f54:	cmp	sl, r0
   27f58:	bcc	28070 <fputs@plt+0x16c88>
   27f5c:	cmp	sl, r6
   27f60:	bgt	28070 <fputs@plt+0x16c88>
   27f64:	add	r1, r9, sl
   27f68:	ldr	r2, [r4, #76]	; 0x4c
   27f6c:	mov	r0, r4
   27f70:	mov	r5, lr
   27f74:	blx	r2
   27f78:	add	r0, sl, r0
   27f7c:	cmp	r0, r5
   27f80:	bgt	28078 <fputs@plt+0x16c90>
   27f84:	mov	lr, r5
   27f88:	add	r8, r8, #1
   27f8c:	ldrh	r0, [r4, #18]
   27f90:	cmp	r8, r0
   27f94:	bcc	27f3c <fputs@plt+0x16b54>
   27f98:	ldrb	r0, [r4, #4]
   27f9c:	cmp	r0, #0
   27fa0:	addeq	r6, r6, #1
   27fa4:	ldr	r8, [sp, #16]
   27fa8:	ldr	r0, [sp, #8]
   27fac:	ldr	r1, [sp, #4]
   27fb0:	orr	r0, r1, r0, lsl #8
   27fb4:	sub	r0, r0, #1
   27fb8:	mov	r1, #1
   27fbc:	uxtah	r0, r1, r0
   27fc0:	ldrb	r1, [r7, #7]
   27fc4:	add	r0, r0, r1
   27fc8:	ldrh	r1, [r7, #1]
   27fcc:	rev	r2, r1
   27fd0:	mov	ip, #0
   27fd4:	cmp	ip, r2, lsr #16
   27fd8:	beq	2803c <fputs@plt+0x16c54>
   27fdc:	lsr	r2, r2, #16
   27fe0:	uxth	r3, r2
   27fe4:	cmp	r8, r3
   27fe8:	bhi	28068 <fputs@plt+0x16c80>
   27fec:	cmp	r6, r3
   27ff0:	blt	28068 <fputs@plt+0x16c80>
   27ff4:	mov	r5, r9
   27ff8:	ldrh	r2, [r5, r3]!
   27ffc:	rev	r1, r2
   28000:	lsr	r2, r1, #16
   28004:	ldrh	r7, [r5, #2]
   28008:	rev16	r7, r7
   2800c:	cmp	ip, r1, lsr #16
   28010:	beq	28024 <fputs@plt+0x16c3c>
   28014:	add	r1, r3, r7
   28018:	add	r1, r1, #3
   2801c:	cmp	r1, r2
   28020:	bcs	2804c <fputs@plt+0x16c64>
   28024:	add	r1, r7, r3
   28028:	cmp	r1, lr
   2802c:	bgt	2804c <fputs@plt+0x16c64>
   28030:	add	r0, r0, r7
   28034:	cmp	r2, #0
   28038:	bne	27fe0 <fputs@plt+0x16bf8>
   2803c:	cmp	r0, lr
   28040:	ble	28054 <fputs@plt+0x16c6c>
   28044:	movw	r0, #57645	; 0xe12d
   28048:	b	27ee4 <fputs@plt+0x16afc>
   2804c:	movw	r0, #57631	; 0xe11f
   28050:	b	27ee4 <fputs@plt+0x16afc>
   28054:	mov	r1, #1
   28058:	strb	r1, [r4]
   2805c:	sub	r0, r0, r8
   28060:	strh	r0, [r4, #16]
   28064:	b	27e34 <fputs@plt+0x16a4c>
   28068:	movw	r0, #57624	; 0xe118
   2806c:	b	27ee4 <fputs@plt+0x16afc>
   28070:	movw	r0, #57599	; 0xe0ff
   28074:	b	27ee4 <fputs@plt+0x16afc>
   28078:	movw	r0, #57604	; 0xe104
   2807c:	b	27ee4 <fputs@plt+0x16afc>
   28080:	ldrsh	r0, [r0, #26]
   28084:	bx	lr
   28088:	movw	r2, #33104	; 0x8150
   2808c:	movt	r2, #2
   28090:	str	r2, [r0, #76]	; 0x4c
   28094:	lsr	r2, r1, #3
   28098:	strb	r2, [r0, #4]
   2809c:	mov	r3, #4
   280a0:	sub	r3, r3, r2, lsl #2
   280a4:	strb	r3, [r0, #6]
   280a8:	bic	r3, r1, #8
   280ac:	ldr	r1, [r0, #52]	; 0x34
   280b0:	cmp	r3, #2
   280b4:	beq	280e0 <fputs@plt+0x16cf8>
   280b8:	cmp	r3, #5
   280bc:	bne	28104 <fputs@plt+0x16d1c>
   280c0:	mov	r3, #1
   280c4:	strb	r3, [r0, #2]
   280c8:	tst	r2, #255	; 0xff
   280cc:	beq	2810c <fputs@plt+0x16d24>
   280d0:	strb	r3, [r0, #3]
   280d4:	movw	r2, #33336	; 0x8238
   280d8:	movt	r2, #2
   280dc:	b	28128 <fputs@plt+0x16d40>
   280e0:	movw	r2, #33684	; 0x8394
   280e4:	movt	r2, #2
   280e8:	str	r2, [r0, #80]	; 0x50
   280ec:	mov	r2, #0
   280f0:	strh	r2, [r0, #2]
   280f4:	ldrh	r2, [r1, #24]
   280f8:	strh	r2, [r0, #10]
   280fc:	add	r2, r1, #26
   28100:	b	28138 <fputs@plt+0x16d50>
   28104:	movw	r0, #57511	; 0xe0a7
   28108:	b	27628 <fputs@plt+0x16240>
   2810c:	movw	r2, #33592	; 0x8338
   28110:	movt	r2, #2
   28114:	str	r2, [r0, #76]	; 0x4c
   28118:	mov	r2, #0
   2811c:	strb	r2, [r0, #3]
   28120:	movw	r2, #33632	; 0x8360
   28124:	movt	r2, #2
   28128:	str	r2, [r0, #80]	; 0x50
   2812c:	ldrh	r2, [r1, #28]
   28130:	strh	r2, [r0, #10]
   28134:	add	r2, r1, #30
   28138:	ldrh	r2, [r2]
   2813c:	strh	r2, [r0, #12]
   28140:	ldrb	r1, [r1, #21]
   28144:	strb	r1, [r0, #7]
   28148:	mov	r0, #0
   2814c:	bx	lr
   28150:	push	{r4, sl, fp, lr}
   28154:	add	fp, sp, #8
   28158:	ldrb	r2, [r0, #6]
   2815c:	mov	ip, r1
   28160:	ldrsb	r3, [ip, r2]!
   28164:	uxtb	lr, r3
   28168:	cmn	r3, #1
   2816c:	bgt	281a0 <fputs@plt+0x16db8>
   28170:	and	lr, lr, #127	; 0x7f
   28174:	mov	r3, #0
   28178:	add	r2, ip, r3
   2817c:	ldrsb	r2, [r2, #1]
   28180:	and	r4, r2, #127	; 0x7f
   28184:	orr	lr, r4, lr, lsl #7
   28188:	add	r3, r3, #1
   2818c:	cmn	r2, #1
   28190:	bgt	2819c <fputs@plt+0x16db4>
   28194:	cmp	r3, #8
   28198:	bcc	28178 <fputs@plt+0x16d90>
   2819c:	add	ip, ip, r3
   281a0:	ldrb	r2, [r0, #2]
   281a4:	cmp	r2, #0
   281a8:	beq	281d4 <fputs@plt+0x16dec>
   281ac:	mov	r3, #1
   281b0:	add	r2, ip, r3
   281b4:	ldrsb	r2, [r2]
   281b8:	add	r3, r3, #1
   281bc:	cmn	r2, #1
   281c0:	bgt	281cc <fputs@plt+0x16de4>
   281c4:	cmp	r3, #10
   281c8:	bcc	281b0 <fputs@plt+0x16dc8>
   281cc:	add	ip, ip, r3
   281d0:	b	281d8 <fputs@plt+0x16df0>
   281d4:	add	ip, ip, #1
   281d8:	ldrh	r3, [r0, #10]
   281dc:	cmp	lr, r3
   281e0:	bls	28220 <fputs@plt+0x16e38>
   281e4:	ldrh	r2, [r0, #12]
   281e8:	sub	lr, lr, r2
   281ec:	ldr	r0, [r0, #52]	; 0x34
   281f0:	ldr	r0, [r0, #36]	; 0x24
   281f4:	sub	r0, r0, #4
   281f8:	udiv	r4, lr, r0
   281fc:	mls	r0, r4, r0, lr
   28200:	add	r0, r0, r2
   28204:	cmp	r0, r3
   28208:	movhi	r0, r2
   2820c:	sub	r1, ip, r1
   28210:	uxtah	r0, r0, r1
   28214:	add	r0, r0, #4
   28218:	uxth	r0, r0
   2821c:	pop	{r4, sl, fp, pc}
   28220:	sub	r0, ip, r1
   28224:	add	r0, r0, lr
   28228:	cmp	r0, #4
   2822c:	movls	r0, #4
   28230:	uxth	r0, r0
   28234:	pop	{r4, sl, fp, pc}
   28238:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2823c:	add	fp, sp, #24
   28240:	ldrsb	r6, [r1]
   28244:	uxtb	r3, r6
   28248:	cmn	r6, #1
   2824c:	mov	lr, r1
   28250:	bgt	28284 <fputs@plt+0x16e9c>
   28254:	and	r3, r3, #127	; 0x7f
   28258:	mov	r6, #0
   2825c:	add	r5, r1, r6
   28260:	ldrsb	r5, [r5, #1]
   28264:	and	r4, r5, #127	; 0x7f
   28268:	orr	r3, r4, r3, lsl #7
   2826c:	add	r6, r6, #1
   28270:	cmn	r5, #1
   28274:	bgt	28280 <fputs@plt+0x16e98>
   28278:	cmp	r6, #8
   2827c:	bcc	2825c <fputs@plt+0x16e74>
   28280:	add	lr, r1, r6
   28284:	mov	r5, lr
   28288:	ldrb	ip, [r5, #1]!
   2828c:	sxtb	r6, ip
   28290:	mov	r4, #0
   28294:	cmn	r6, #1
   28298:	bgt	282f4 <fputs@plt+0x16f0c>
   2829c:	and	ip, r6, #127	; 0x7f
   282a0:	add	r8, lr, #2
   282a4:	mov	r5, #0
   282a8:	mov	r4, #0
   282ac:	lsl	r4, r4, #7
   282b0:	orr	r4, r4, ip, lsr #25
   282b4:	ldrsb	r7, [r8, -r5]
   282b8:	and	r6, r7, #127	; 0x7f
   282bc:	orr	ip, r6, ip, lsl #7
   282c0:	cmn	r7, #1
   282c4:	bgt	282ec <fputs@plt+0x16f04>
   282c8:	sub	r5, r5, #1
   282cc:	cmn	r5, #7
   282d0:	bne	282ac <fputs@plt+0x16ec4>
   282d4:	lsl	r4, r4, #8
   282d8:	orr	r4, r4, ip, lsr #24
   282dc:	sub	r5, lr, r5
   282e0:	ldrb	r7, [r5, #2]!
   282e4:	orr	ip, r7, ip, lsl #8
   282e8:	b	282f4 <fputs@plt+0x16f0c>
   282ec:	sub	r7, lr, r5
   282f0:	add	r5, r7, #2
   282f4:	add	r6, r5, #1
   282f8:	str	ip, [r2]
   282fc:	stmib	r2, {r4, r6}
   28300:	str	r3, [r2, #12]
   28304:	ldrh	r7, [r0, #10]
   28308:	cmp	r3, r7
   2830c:	bls	28318 <fputs@plt+0x16f30>
   28310:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   28314:	b	28430 <fputs@plt+0x17048>
   28318:	strh	r3, [r2, #16]
   2831c:	sub	r0, r6, r1
   28320:	add	r0, r0, r3
   28324:	movw	r1, #65532	; 0xfffc
   28328:	tst	r0, r1
   2832c:	movweq	r0, #4
   28330:	strh	r0, [r2, #18]
   28334:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   28338:	mov	r0, #4
   2833c:	add	r2, r1, r0
   28340:	ldrsb	r2, [r2]
   28344:	add	r0, r0, #1
   28348:	cmn	r2, #1
   2834c:	bgt	28358 <fputs@plt+0x16f70>
   28350:	cmp	r0, #13
   28354:	bcc	2833c <fputs@plt+0x16f54>
   28358:	uxth	r0, r0
   2835c:	bx	lr
   28360:	push	{r4, sl, fp, lr}
   28364:	add	fp, sp, #8
   28368:	mov	r4, r2
   2836c:	add	r0, r1, #4
   28370:	mov	r1, r2
   28374:	bl	28484 <fputs@plt+0x1709c>
   28378:	mov	r1, #0
   2837c:	strh	r1, [r4, #16]
   28380:	str	r1, [r4, #8]
   28384:	str	r1, [r4, #12]
   28388:	add	r0, r0, #4
   2838c:	strh	r0, [r4, #18]
   28390:	pop	{r4, sl, fp, pc}
   28394:	push	{r4, r5, fp, lr}
   28398:	add	fp, sp, #8
   2839c:	ldrb	r3, [r0, #6]
   283a0:	mov	ip, r1
   283a4:	ldrsb	r3, [ip, r3]!	; <UNPREDICTABLE>
   283a8:	uxtb	lr, r3
   283ac:	cmn	r3, #1
   283b0:	bgt	283e4 <fputs@plt+0x16ffc>
   283b4:	and	lr, lr, #127	; 0x7f
   283b8:	mov	r3, #0
   283bc:	add	r4, ip, r3
   283c0:	ldrsb	r4, [r4, #1]
   283c4:	and	r5, r4, #127	; 0x7f
   283c8:	orr	lr, r5, lr, lsl #7
   283cc:	add	r3, r3, #1
   283d0:	cmn	r4, #1
   283d4:	bgt	283e0 <fputs@plt+0x16ff8>
   283d8:	cmp	r3, #8
   283dc:	bcc	283bc <fputs@plt+0x16fd4>
   283e0:	add	ip, ip, r3
   283e4:	mov	r4, #0
   283e8:	add	r3, ip, #1
   283ec:	str	lr, [r2]
   283f0:	str	r4, [r2, #4]
   283f4:	str	r3, [r2, #8]
   283f8:	str	lr, [r2, #12]
   283fc:	ldrh	r5, [r0, #10]
   28400:	cmp	lr, r5
   28404:	bls	28410 <fputs@plt+0x17028>
   28408:	pop	{r4, r5, fp, lr}
   2840c:	b	28430 <fputs@plt+0x17048>
   28410:	strh	lr, [r2, #16]
   28414:	sub	r0, r3, r1
   28418:	add	r0, r0, lr
   2841c:	movw	r1, #65532	; 0xfffc
   28420:	tst	r0, r1
   28424:	movweq	r0, #4
   28428:	strh	r0, [r2, #18]
   2842c:	pop	{r4, r5, fp, pc}
   28430:	push	{r4, r5, r6, r8, fp, lr}
   28434:	add	fp, sp, #16
   28438:	ldrh	r3, [r0, #12]
   2843c:	ldr	r8, [r2, #8]
   28440:	ldr	r5, [r2, #12]
   28444:	sub	r5, r5, r3
   28448:	ldr	r4, [r0, #52]	; 0x34
   2844c:	ldr	r4, [r4, #36]	; 0x24
   28450:	sub	r4, r4, #4
   28454:	udiv	r6, r5, r4
   28458:	mls	r6, r6, r4, r5
   2845c:	add	r6, r6, r3
   28460:	ldrh	r0, [r0, #10]
   28464:	cmp	r6, r0
   28468:	movgt	r6, r3
   2846c:	strh	r6, [r2, #16]
   28470:	add	r0, r8, r6
   28474:	sub	r0, r0, r1
   28478:	add	r0, r0, #4
   2847c:	strh	r0, [r2, #18]
   28480:	pop	{r4, r5, r6, r8, fp, pc}
   28484:	push	{r4, r5, fp, lr}
   28488:	add	fp, sp, #8
   2848c:	ldrb	r2, [r0]
   28490:	tst	r2, #128	; 0x80
   28494:	bne	284a8 <fputs@plt+0x170c0>
   28498:	mov	r3, #0
   2849c:	mov	r0, #1
   284a0:	strd	r2, [r1]
   284a4:	pop	{r4, r5, fp, pc}
   284a8:	ldrb	r3, [r0, #1]
   284ac:	tst	r3, #128	; 0x80
   284b0:	bne	284cc <fputs@plt+0x170e4>
   284b4:	and	r0, r2, #127	; 0x7f
   284b8:	orr	r2, r3, r0, lsl #7
   284bc:	mov	r3, #0
   284c0:	mov	r0, #2
   284c4:	strd	r2, [r1]
   284c8:	pop	{r4, r5, fp, pc}
   284cc:	ldrb	r4, [r0, #2]
   284d0:	orr	r2, r4, r2, lsl #14
   284d4:	movw	r5, #49279	; 0xc07f
   284d8:	movt	r5, #31
   284dc:	and	ip, r2, r5
   284e0:	tst	r4, #128	; 0x80
   284e4:	bne	28500 <fputs@plt+0x17118>
   284e8:	and	r0, r3, #127	; 0x7f
   284ec:	orr	r2, ip, r0, lsl #7
   284f0:	mov	r3, #0
   284f4:	mov	r0, #3
   284f8:	strd	r2, [r1]
   284fc:	pop	{r4, r5, fp, pc}
   28500:	ldrb	r2, [r0, #3]
   28504:	orr	r3, r2, r3, lsl #14
   28508:	and	r3, r3, r5
   2850c:	tst	r2, #128	; 0x80
   28510:	bne	28528 <fputs@plt+0x17140>
   28514:	orr	r2, r3, ip, lsl #7
   28518:	mov	r3, #0
   2851c:	mov	r0, #4
   28520:	strd	r2, [r1]
   28524:	pop	{r4, r5, fp, pc}
   28528:	ldrb	lr, [r0, #4]
   2852c:	orr	r4, lr, ip, lsl #14
   28530:	tst	lr, #128	; 0x80
   28534:	bne	2854c <fputs@plt+0x17164>
   28538:	orr	r2, r4, r3, lsl #7
   2853c:	lsr	r3, ip, #18
   28540:	mov	r0, #5
   28544:	strd	r2, [r1]
   28548:	pop	{r4, r5, fp, pc}
   2854c:	orr	ip, r3, ip, lsl #7
   28550:	ldrb	r2, [r0, #5]
   28554:	orr	r3, r2, r3, lsl #14
   28558:	tst	r2, #128	; 0x80
   2855c:	bne	28580 <fputs@plt+0x17198>
   28560:	movw	r0, #16256	; 0x3f80
   28564:	movt	r0, #4064	; 0xfe0
   28568:	and	r0, r0, r4, lsl #7
   2856c:	orr	r2, r3, r0
   28570:	lsr	r3, ip, #18
   28574:	mov	r0, #6
   28578:	strd	r2, [r1]
   2857c:	pop	{r4, r5, fp, pc}
   28580:	ldrb	r2, [r0, #6]
   28584:	orr	r4, r2, r4, lsl #14
   28588:	tst	r2, #128	; 0x80
   2858c:	bne	285bc <fputs@plt+0x171d4>
   28590:	movw	r0, #16256	; 0x3f80
   28594:	movt	r0, #4064	; 0xfe0
   28598:	and	r0, r0, r3, lsl #7
   2859c:	movw	r2, #49279	; 0xc07f
   285a0:	movt	r2, #61471	; 0xf01f
   285a4:	and	r2, r4, r2
   285a8:	orr	r2, r2, r0
   285ac:	lsr	r3, ip, #11
   285b0:	mov	r0, #7
   285b4:	strd	r2, [r1]
   285b8:	pop	{r4, r5, fp, pc}
   285bc:	and	r2, r4, r5
   285c0:	ldrb	r5, [r0, #7]
   285c4:	orr	r4, r5, r3, lsl #14
   285c8:	tst	r5, #128	; 0x80
   285cc:	bne	285f0 <fputs@plt+0x17208>
   285d0:	movw	r0, #49279	; 0xc07f
   285d4:	movt	r0, #61471	; 0xf01f
   285d8:	and	r0, r4, r0
   285dc:	orr	r2, r0, r2, lsl #7
   285e0:	lsr	r3, ip, #4
   285e4:	mov	r0, #8
   285e8:	strd	r2, [r1]
   285ec:	pop	{r4, r5, fp, pc}
   285f0:	ubfx	r3, lr, #3, #4
   285f4:	orr	r3, r3, ip, lsl #4
   285f8:	movw	r5, #32512	; 0x7f00
   285fc:	movt	r5, #8128	; 0x1fc0
   28600:	and	r5, r5, r4, lsl #8
   28604:	orr	r2, r5, r2, lsl #15
   28608:	ldrb	r0, [r0, #8]
   2860c:	orr	r2, r2, r0
   28610:	mov	r0, #9
   28614:	strd	r2, [r1]
   28618:	pop	{r4, r5, fp, pc}
   2861c:	push	{r5, sl, fp, lr}
   28620:	add	fp, sp, #8
   28624:	sub	sp, sp, #8
   28628:	mov	r1, r0
   2862c:	ldr	r0, [r0, #64]	; 0x40
   28630:	ldr	r2, [r0]
   28634:	cmp	r2, #0
   28638:	beq	28674 <fputs@plt+0x1728c>
   2863c:	ldr	r2, [r2]
   28640:	cmp	r2, #3
   28644:	blt	28674 <fputs@plt+0x1728c>
   28648:	ldr	r2, [r1, #136]	; 0x88
   2864c:	ldr	r5, [r1, #140]	; 0x8c
   28650:	stm	sp, {r2, r5}
   28654:	mov	r3, #0
   28658:	rsbs	r2, r2, #0
   2865c:	rscs	r2, r5, #0
   28660:	movwlt	r3, #1
   28664:	strb	r3, [r1, #23]
   28668:	mov	r2, sp
   2866c:	mov	r1, #18
   28670:	bl	27c5c <fputs@plt+0x16874>
   28674:	sub	sp, fp, #8
   28678:	pop	{r5, sl, fp, pc}
   2867c:	push	{r4, sl, fp, lr}
   28680:	add	fp, sp, #8
   28684:	mov	r4, r0
   28688:	mov	r0, #0
   2868c:	cmp	r4, #0
   28690:	beq	286d0 <fputs@plt+0x172e8>
   28694:	ldr	r2, [r4]
   28698:	cmp	r2, #0
   2869c:	beq	286d0 <fputs@plt+0x172e8>
   286a0:	ldr	r1, [r4, #8]
   286a4:	cmp	r1, #0
   286a8:	bmi	286d0 <fputs@plt+0x172e8>
   286ac:	ldr	r0, [r4, #4]
   286b0:	blx	r2
   286b4:	cmp	r0, #0
   286b8:	beq	286c8 <fputs@plt+0x172e0>
   286bc:	ldr	r1, [r4, #8]
   286c0:	add	r1, r1, #1
   286c4:	b	286cc <fputs@plt+0x172e4>
   286c8:	mvn	r1, #0
   286cc:	str	r1, [r4, #8]
   286d0:	pop	{r4, sl, fp, pc}
   286d4:	ldr	r0, [r0, #12]
   286d8:	bx	lr
   286dc:	b	2870c <fputs@plt+0x17324>
   286e0:	push	{r4, sl, fp, lr}
   286e4:	add	fp, sp, #8
   286e8:	mov	r4, r0
   286ec:	ldr	r0, [r0, #96]	; 0x60
   286f0:	ldr	r1, [r4, #108]	; 0x6c
   286f4:	add	r1, r1, #1
   286f8:	str	r1, [r4, #108]	; 0x6c
   286fc:	bl	287c4 <fputs@plt+0x173dc>
   28700:	ldr	r0, [r4, #212]	; 0xd4
   28704:	pop	{r4, sl, fp, lr}
   28708:	b	287e4 <fputs@plt+0x173fc>
   2870c:	push	{r4, r5, r6, sl, fp, lr}
   28710:	add	fp, sp, #16
   28714:	mov	r5, r0
   28718:	movw	r0, #59784	; 0xe988
   2871c:	movt	r0, #9
   28720:	ldr	r1, [r0, #64]	; 0x40
   28724:	cmp	r1, r5
   28728:	blt	28778 <fputs@plt+0x17390>
   2872c:	ldr	r4, [r0, #88]	; 0x58
   28730:	cmp	r4, #0
   28734:	beq	28778 <fputs@plt+0x17390>
   28738:	ldr	r1, [r4]
   2873c:	str	r1, [r0, #88]	; 0x58
   28740:	ldr	r1, [r0, #72]	; 0x48
   28744:	ldr	r2, [r0, #92]	; 0x5c
   28748:	sub	r3, r2, #1
   2874c:	str	r3, [r0, #92]	; 0x5c
   28750:	mov	r3, #0
   28754:	cmp	r2, r1
   28758:	movwle	r3, #1
   2875c:	str	r3, [r0, #96]	; 0x60
   28760:	mov	r0, #7
   28764:	mov	r1, r5
   28768:	bl	206ac <fputs@plt+0xf2c4>
   2876c:	mov	r0, #1
   28770:	mov	r1, #1
   28774:	b	287ac <fputs@plt+0x173c4>
   28778:	asr	r1, r5, #31
   2877c:	mov	r0, r5
   28780:	bl	141fc <fputs@plt+0x2e14>
   28784:	cmp	r0, #0
   28788:	beq	287b8 <fputs@plt+0x173d0>
   2878c:	mov	r4, r0
   28790:	bl	14304 <fputs@plt+0x2f1c>
   28794:	mov	r6, r0
   28798:	mov	r0, #7
   2879c:	mov	r1, r5
   287a0:	bl	206ac <fputs@plt+0xf2c4>
   287a4:	mov	r0, #2
   287a8:	mov	r1, r6
   287ac:	bl	206c8 <fputs@plt+0xf2e0>
   287b0:	mov	r0, r4
   287b4:	pop	{r4, r5, r6, sl, fp, pc}
   287b8:	mov	r4, #0
   287bc:	mov	r0, r4
   287c0:	pop	{r4, r5, r6, sl, fp, pc}
   287c4:	cmp	r0, #0
   287c8:	bxeq	lr
   287cc:	mov	r1, #1
   287d0:	str	r1, [r0, #16]
   287d4:	ldr	r0, [r0, #44]	; 0x2c
   287d8:	cmp	r0, #0
   287dc:	bne	287d0 <fputs@plt+0x173e8>
   287e0:	bx	lr
   287e4:	mov	r1, #0
   287e8:	b	287ec <fputs@plt+0x17404>
   287ec:	push	{r4, r5, r6, sl, fp, lr}
   287f0:	add	fp, sp, #16
   287f4:	mov	r4, r0
   287f8:	ldr	r0, [r0, #44]	; 0x2c
   287fc:	cmp	r0, #0
   28800:	beq	28854 <fputs@plt+0x1746c>
   28804:	mov	r5, r1
   28808:	ldr	r0, [r4]
   2880c:	cmp	r0, #0
   28810:	beq	28830 <fputs@plt+0x17448>
   28814:	ldr	r1, [r0, #20]
   28818:	ldr	r6, [r0, #32]
   2881c:	cmp	r1, r5
   28820:	blhi	250e4 <fputs@plt+0x13cfc>
   28824:	cmp	r6, #0
   28828:	mov	r0, r6
   2882c:	bne	28814 <fputs@plt+0x1742c>
   28830:	cmp	r5, #0
   28834:	movw	r6, #41272	; 0xa138
   28838:	movt	r6, #9
   2883c:	beq	28858 <fputs@plt+0x17470>
   28840:	ldr	r0, [r4, #44]	; 0x2c
   28844:	ldr	r2, [r6, #148]	; 0x94
   28848:	add	r1, r5, #1
   2884c:	pop	{r4, r5, r6, sl, fp, lr}
   28850:	bx	r2
   28854:	pop	{r4, r5, r6, sl, fp, pc}
   28858:	ldr	r0, [r4, #12]
   2885c:	cmp	r0, #0
   28860:	beq	2889c <fputs@plt+0x174b4>
   28864:	ldr	r0, [r4, #44]	; 0x2c
   28868:	ldr	r3, [r6, #136]	; 0x88
   2886c:	mov	r5, #0
   28870:	mov	r1, #1
   28874:	mov	r2, #0
   28878:	blx	r3
   2887c:	cmp	r0, #0
   28880:	beq	28840 <fputs@plt+0x17458>
   28884:	ldr	r2, [r4, #24]
   28888:	ldr	r0, [r0]
   2888c:	mov	r1, #0
   28890:	bl	1119c <memset@plt>
   28894:	mov	r5, #1
   28898:	b	28840 <fputs@plt+0x17458>
   2889c:	mov	r5, #0
   288a0:	b	28840 <fputs@plt+0x17458>
   288a4:	push	{r4, sl, fp, lr}
   288a8:	add	fp, sp, #8
   288ac:	ldr	r0, [r0, #144]	; 0x90
   288b0:	cmp	r0, #0
   288b4:	popeq	{r4, sl, fp, pc}
   288b8:	ldr	r4, [r0, #12]
   288bc:	bl	14294 <fputs@plt+0x2eac>
   288c0:	cmp	r4, #0
   288c4:	mov	r0, r4
   288c8:	bne	288b8 <fputs@plt+0x174d0>
   288cc:	pop	{r4, sl, fp, pc}
   288d0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   288d4:	add	fp, sp, #24
   288d8:	sub	sp, sp, #24
   288dc:	cmp	r0, #0
   288e0:	beq	28914 <fputs@plt+0x1752c>
   288e4:	mov	r8, r3
   288e8:	mov	r9, r2
   288ec:	mov	r7, r1
   288f0:	mov	r4, r0
   288f4:	ldr	r0, [r0, #4]
   288f8:	mov	r1, #4
   288fc:	bl	27c1c <fputs@plt+0x16834>
   28900:	cmp	r0, #0
   28904:	beq	2891c <fputs@plt+0x17534>
   28908:	mov	r5, r0
   2890c:	mov	r6, #0
   28910:	b	289a8 <fputs@plt+0x175c0>
   28914:	mov	r5, #0
   28918:	b	289ec <fputs@plt+0x17604>
   2891c:	ldrb	r0, [r4, #43]	; 0x2b
   28920:	cmp	r0, #0
   28924:	moveq	r0, #1
   28928:	strbeq	r0, [r4, #43]	; 0x2b
   2892c:	mov	r6, #0
   28930:	stm	sp, {r7, r9}
   28934:	str	r8, [sp, #8]
   28938:	str	r6, [sp, #12]
   2893c:	str	r6, [sp, #16]
   28940:	mov	r0, r4
   28944:	mov	r1, #0
   28948:	mov	r2, #0
   2894c:	mov	r3, #0
   28950:	bl	28bcc <fputs@plt+0x177e4>
   28954:	mov	r5, r0
   28958:	cmp	r0, #0
   2895c:	bne	289a8 <fputs@plt+0x175c0>
   28960:	mvn	r0, #0
   28964:	str	r0, [sp, #20]
   28968:	ldr	r0, [r4, #4]
   2896c:	add	r2, sp, #20
   28970:	mov	r1, #10
   28974:	bl	27c5c <fputs@plt+0x16874>
   28978:	mov	r6, #1
   2897c:	ldr	r0, [sp, #20]
   28980:	cmp	r0, #1
   28984:	bne	289a4 <fputs@plt+0x175bc>
   28988:	ldr	r0, [r4, #20]
   2898c:	mov	r6, #0
   28990:	cmp	r0, #0
   28994:	movpl	r0, r4
   28998:	movpl	r2, #0
   2899c:	movpl	r3, #0
   289a0:	blpl	26678 <fputs@plt+0x15290>
   289a4:	mov	r5, #0
   289a8:	mov	r0, r4
   289ac:	mov	r1, r6
   289b0:	bl	28dcc <fputs@plt+0x179e4>
   289b4:	ldr	r0, [r4, #8]
   289b8:	bl	24b28 <fputs@plt+0x13740>
   289bc:	cmp	r6, #0
   289c0:	beq	289dc <fputs@plt+0x175f4>
   289c4:	bl	277c4 <fputs@plt+0x163dc>
   289c8:	ldr	r0, [r4]
   289cc:	ldr	r1, [r4, #108]	; 0x6c
   289d0:	mov	r2, #0
   289d4:	bl	28e2c <fputs@plt+0x17a44>
   289d8:	bl	277e8 <fputs@plt+0x16400>
   289dc:	ldr	r0, [r4, #32]
   289e0:	bl	14294 <fputs@plt+0x2eac>
   289e4:	mov	r0, r4
   289e8:	bl	14294 <fputs@plt+0x2eac>
   289ec:	mov	r0, r5
   289f0:	sub	sp, fp, #24
   289f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   289f8:	push	{r4, r5, fp, lr}
   289fc:	add	fp, sp, #8
   28a00:	sub	sp, sp, #8
   28a04:	mov	r4, r0
   28a08:	ldr	r0, [r0, #60]	; 0x3c
   28a0c:	bl	2985c <fputs@plt+0x18474>
   28a10:	mov	r0, #0
   28a14:	str	r0, [r4, #60]	; 0x3c
   28a18:	mov	r0, r4
   28a1c:	bl	298a0 <fputs@plt+0x184b8>
   28a20:	mov	r0, r4
   28a24:	bl	24c74 <fputs@plt+0x1388c>
   28a28:	cmp	r0, #0
   28a2c:	beq	28a44 <fputs@plt+0x1765c>
   28a30:	ldr	r0, [r4, #216]	; 0xd8
   28a34:	bl	29920 <fputs@plt+0x18538>
   28a38:	mov	r0, #0
   28a3c:	strb	r0, [r4, #17]
   28a40:	b	28a50 <fputs@plt+0x17668>
   28a44:	ldrb	r0, [r4, #4]
   28a48:	cmp	r0, #0
   28a4c:	beq	28ab4 <fputs@plt+0x176cc>
   28a50:	ldr	r0, [r4, #44]	; 0x2c
   28a54:	cmp	r0, #0
   28a58:	beq	28a98 <fputs@plt+0x176b0>
   28a5c:	mov	r0, r4
   28a60:	bl	286e0 <fputs@plt+0x172f8>
   28a64:	mov	r1, #0
   28a68:	str	r1, [r4, #44]	; 0x2c
   28a6c:	strb	r1, [r4, #17]
   28a70:	ldrb	r0, [r4, #13]
   28a74:	ldrb	r2, [r4, #23]
   28a78:	strb	r0, [r4, #19]
   28a7c:	cmp	r2, #0
   28a80:	beq	28a98 <fputs@plt+0x176b0>
   28a84:	ldr	r0, [r4, #64]	; 0x40
   28a88:	str	r1, [sp]
   28a8c:	mov	r2, #0
   28a90:	mov	r3, #0
   28a94:	bl	28e8c <fputs@plt+0x17aa4>
   28a98:	mov	r0, #0
   28a9c:	vmov.i32	q8, #0	; 0x00000000
   28aa0:	strb	r0, [r4, #20]
   28aa4:	add	r0, r4, #80	; 0x50
   28aa8:	vst1.64	{d16-d17}, [r0]
   28aac:	sub	sp, fp, #8
   28ab0:	pop	{r4, r5, fp, pc}
   28ab4:	ldr	r0, [r4, #64]	; 0x40
   28ab8:	ldr	r1, [r0]
   28abc:	cmp	r1, #0
   28ac0:	beq	28ae0 <fputs@plt+0x176f8>
   28ac4:	bl	24988 <fputs@plt+0x135a0>
   28ac8:	tst	r0, #2048	; 0x800
   28acc:	beq	28ae0 <fputs@plt+0x176f8>
   28ad0:	ldrb	r0, [r4, #5]
   28ad4:	and	r0, r0, #5
   28ad8:	cmp	r0, #1
   28adc:	beq	28ae8 <fputs@plt+0x17700>
   28ae0:	ldr	r0, [r4, #68]	; 0x44
   28ae4:	bl	24b28 <fputs@plt+0x13740>
   28ae8:	mov	r5, #0
   28aec:	mov	r0, r4
   28af0:	mov	r1, #0
   28af4:	bl	29954 <fputs@plt+0x1856c>
   28af8:	cmp	r0, #0
   28afc:	beq	28b10 <fputs@plt+0x17728>
   28b00:	ldrb	r0, [r4, #17]
   28b04:	cmp	r0, #6
   28b08:	moveq	r0, #5
   28b0c:	strbeq	r0, [r4, #18]
   28b10:	strb	r5, [r4, #19]
   28b14:	b	28a38 <fputs@plt+0x17650>
   28b18:	push	{r4, sl, fp, lr}
   28b1c:	add	fp, sp, #8
   28b20:	mov	r4, r0
   28b24:	ldrb	r0, [r0, #7]
   28b28:	cmp	r0, #0
   28b2c:	bne	28b44 <fputs@plt+0x1775c>
   28b30:	ldr	r0, [r4, #68]	; 0x44
   28b34:	mov	r1, #2
   28b38:	bl	262f8 <fputs@plt+0x14f10>
   28b3c:	cmp	r0, #0
   28b40:	popne	{r4, sl, fp, pc}
   28b44:	ldr	r0, [r4, #68]	; 0x44
   28b48:	add	r1, r4, #88	; 0x58
   28b4c:	pop	{r4, sl, fp, lr}
   28b50:	b	27484 <fputs@plt+0x1609c>
   28b54:	push	{r4, sl, fp, lr}
   28b58:	add	fp, sp, #8
   28b5c:	mov	r4, r0
   28b60:	ldrb	r0, [r0, #17]
   28b64:	cmp	r0, #0
   28b68:	beq	28bac <fputs@plt+0x177c4>
   28b6c:	cmp	r0, #1
   28b70:	beq	28b90 <fputs@plt+0x177a8>
   28b74:	cmp	r0, #6
   28b78:	beq	28bac <fputs@plt+0x177c4>
   28b7c:	bl	277c4 <fputs@plt+0x163dc>
   28b80:	mov	r0, r4
   28b84:	bl	299d0 <fputs@plt+0x185e8>
   28b88:	bl	277e8 <fputs@plt+0x16400>
   28b8c:	b	28bac <fputs@plt+0x177c4>
   28b90:	ldrb	r0, [r4, #4]
   28b94:	cmp	r0, #0
   28b98:	bne	28bac <fputs@plt+0x177c4>
   28b9c:	mov	r0, r4
   28ba0:	mov	r1, #0
   28ba4:	mov	r2, #0
   28ba8:	bl	29ac4 <fputs@plt+0x186dc>
   28bac:	mov	r0, r4
   28bb0:	pop	{r4, sl, fp, lr}
   28bb4:	b	289f8 <fputs@plt+0x17610>
   28bb8:	ldr	r0, [r0, #44]	; 0x2c
   28bbc:	movw	r1, #41272	; 0xa138
   28bc0:	movt	r1, #9
   28bc4:	ldr	r1, [r1, #152]	; 0x98
   28bc8:	bx	r1
   28bcc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   28bd0:	add	fp, sp, #24
   28bd4:	sub	sp, sp, #16
   28bd8:	mov	r9, r1
   28bdc:	mov	r5, r0
   28be0:	mov	r0, #0
   28be4:	str	r0, [sp, #12]
   28be8:	ldrb	r1, [r5, #46]	; 0x2e
   28bec:	mov	r0, #8
   28bf0:	cmp	r1, #0
   28bf4:	bne	28c1c <fputs@plt+0x17834>
   28bf8:	mov	r7, r3
   28bfc:	mov	r6, r2
   28c00:	mov	r4, #1
   28c04:	mov	r0, r5
   28c08:	mov	r1, #1
   28c0c:	mov	r2, #1
   28c10:	bl	268c8 <fputs@plt+0x154e0>
   28c14:	cmp	r0, #0
   28c18:	beq	28c24 <fputs@plt+0x1783c>
   28c1c:	sub	sp, fp, #24
   28c20:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28c24:	strb	r4, [r5, #45]	; 0x2d
   28c28:	cmp	r9, #0
   28c2c:	beq	28c74 <fputs@plt+0x1788c>
   28c30:	mov	r0, #1
   28c34:	str	r0, [sp]
   28c38:	mov	r8, #0
   28c3c:	mov	r0, r5
   28c40:	mov	r1, r6
   28c44:	mov	r2, r7
   28c48:	mov	r3, #0
   28c4c:	bl	28e34 <fputs@plt+0x17a4c>
   28c50:	cmp	r0, #5
   28c54:	beq	28c7c <fputs@plt+0x17894>
   28c58:	mov	r4, r0
   28c5c:	cmp	r0, #0
   28c60:	bne	28d30 <fputs@plt+0x17948>
   28c64:	mov	r0, #1
   28c68:	strb	r0, [r5, #44]	; 0x2c
   28c6c:	mov	r8, r9
   28c70:	b	28c80 <fputs@plt+0x17898>
   28c74:	mov	r8, #0
   28c78:	b	28c80 <fputs@plt+0x17898>
   28c7c:	mov	r6, #0
   28c80:	add	r1, sp, #12
   28c84:	mov	r0, r5
   28c88:	bl	26c6c <fputs@plt+0x15884>
   28c8c:	mov	r4, r0
   28c90:	ldr	r0, [sp, #12]
   28c94:	cmp	r0, #0
   28c98:	beq	28cc4 <fputs@plt+0x178dc>
   28c9c:	ldr	r0, [r5, #4]
   28ca0:	ldr	r1, [r0]
   28ca4:	ldr	r1, [r1]
   28ca8:	cmp	r1, #3
   28cac:	blt	28cc4 <fputs@plt+0x178dc>
   28cb0:	mov	r1, #0
   28cb4:	str	r1, [sp]
   28cb8:	mov	r2, #0
   28cbc:	mov	r3, #0
   28cc0:	bl	28e8c <fputs@plt+0x17aa4>
   28cc4:	cmp	r4, #0
   28cc8:	beq	28d3c <fputs@plt+0x17954>
   28ccc:	ldr	r0, [sp, #12]
   28cd0:	cmp	r0, #0
   28cd4:	beq	28cf4 <fputs@plt+0x1790c>
   28cd8:	vmov.i32	q8, #0	; 0x00000000
   28cdc:	add	r0, r5, #84	; 0x54
   28ce0:	vst1.32	{d16-d17}, [r0]
   28ce4:	add	r0, r5, #68	; 0x44
   28ce8:	vst1.32	{d16-d17}, [r0]
   28cec:	add	r0, r5, #52	; 0x34
   28cf0:	vst1.32	{d16-d17}, [r0]
   28cf4:	mov	r0, r5
   28cf8:	bl	292b8 <fputs@plt+0x17ed0>
   28cfc:	mov	r0, r5
   28d00:	mov	r1, #1
   28d04:	mov	r2, #1
   28d08:	bl	2695c <fputs@plt+0x15574>
   28d0c:	mov	r0, #0
   28d10:	strb	r0, [r5, #45]	; 0x2d
   28d14:	cmp	r4, #0
   28d18:	mov	r0, r4
   28d1c:	moveq	r0, #5
   28d20:	cmp	r8, r9
   28d24:	moveq	r0, r4
   28d28:	sub	sp, fp, #24
   28d2c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28d30:	mov	r8, r9
   28d34:	cmp	r4, #0
   28d38:	bne	28ccc <fputs@plt+0x178e4>
   28d3c:	ldr	r0, [r5, #68]	; 0x44
   28d40:	cmp	r0, #0
   28d44:	beq	28d5c <fputs@plt+0x17974>
   28d48:	ldr	r4, [fp, #12]
   28d4c:	mov	r0, r5
   28d50:	bl	28e98 <fputs@plt+0x17ab0>
   28d54:	cmp	r0, r4
   28d58:	bne	28d84 <fputs@plt+0x1799c>
   28d5c:	ldr	r0, [fp, #16]
   28d60:	ldr	r1, [fp, #8]
   28d64:	str	r1, [sp]
   28d68:	str	r0, [sp, #4]
   28d6c:	mov	r0, r5
   28d70:	mov	r1, r8
   28d74:	mov	r2, r6
   28d78:	mov	r3, r7
   28d7c:	bl	28eb0 <fputs@plt+0x17ac8>
   28d80:	b	28d8c <fputs@plt+0x179a4>
   28d84:	movw	r0, #54623	; 0xd55f
   28d88:	bl	27628 <fputs@plt+0x16240>
   28d8c:	mov	r4, r0
   28d90:	cmp	r0, #5
   28d94:	cmpne	r4, #0
   28d98:	bne	28ccc <fputs@plt+0x178e4>
   28d9c:	ldr	r6, [fp, #24]
   28da0:	ldr	r0, [fp, #20]
   28da4:	cmp	r0, #0
   28da8:	ldrne	r1, [r5, #68]	; 0x44
   28dac:	strne	r1, [r0]
   28db0:	cmp	r6, #0
   28db4:	beq	28ccc <fputs@plt+0x178e4>
   28db8:	mov	r0, r5
   28dbc:	bl	268b8 <fputs@plt+0x154d0>
   28dc0:	ldr	r0, [r0]
   28dc4:	str	r0, [r6]
   28dc8:	b	28ccc <fputs@plt+0x178e4>
   28dcc:	push	{r4, r5, r6, sl, fp, lr}
   28dd0:	add	fp, sp, #16
   28dd4:	mov	r4, r0
   28dd8:	ldrb	r0, [r0, #43]	; 0x2b
   28ddc:	cmp	r0, #2
   28de0:	bne	28e20 <fputs@plt+0x17a38>
   28de4:	ldr	r0, [r4, #24]
   28de8:	cmp	r0, #1
   28dec:	blt	28e1c <fputs@plt+0x17a34>
   28df0:	mov	r5, #0
   28df4:	mov	r6, #0
   28df8:	ldr	r0, [r4, #32]
   28dfc:	ldr	r0, [r0, r6, lsl #2]
   28e00:	bl	14294 <fputs@plt+0x2eac>
   28e04:	ldr	r0, [r4, #32]
   28e08:	str	r5, [r0, r6, lsl #2]
   28e0c:	add	r6, r6, #1
   28e10:	ldr	r0, [r4, #24]
   28e14:	cmp	r6, r0
   28e18:	blt	28df8 <fputs@plt+0x17a10>
   28e1c:	pop	{r4, r5, r6, sl, fp, pc}
   28e20:	ldr	r0, [r4, #4]
   28e24:	pop	{r4, r5, r6, sl, fp, lr}
   28e28:	b	29850 <fputs@plt+0x18468>
   28e2c:	ldr	r3, [r0, #28]
   28e30:	bx	r3
   28e34:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   28e38:	add	fp, sp, #24
   28e3c:	mov	r4, r3
   28e40:	mov	r9, r2
   28e44:	mov	r6, r1
   28e48:	mov	r7, r0
   28e4c:	ldr	r8, [fp, #8]
   28e50:	mov	r0, r7
   28e54:	mov	r1, r4
   28e58:	mov	r2, r8
   28e5c:	bl	268c8 <fputs@plt+0x154e0>
   28e60:	mov	r5, r0
   28e64:	cmp	r6, #0
   28e68:	beq	28e84 <fputs@plt+0x17a9c>
   28e6c:	cmp	r5, #5
   28e70:	bne	28e84 <fputs@plt+0x17a9c>
   28e74:	mov	r0, r9
   28e78:	blx	r6
   28e7c:	cmp	r0, #0
   28e80:	bne	28e50 <fputs@plt+0x17a68>
   28e84:	mov	r0, r5
   28e88:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   28e8c:	ldr	r1, [r0]
   28e90:	ldr	r1, [r1, #72]	; 0x48
   28e94:	bx	r1
   28e98:	ldrh	r0, [r0, #66]	; 0x42
   28e9c:	orr	r0, r0, r0, lsl #16
   28ea0:	movw	r1, #65024	; 0xfe00
   28ea4:	movt	r1, #1
   28ea8:	and	r0, r0, r1
   28eac:	bx	lr
   28eb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28eb4:	add	fp, sp, #28
   28eb8:	sub	sp, sp, #76	; 0x4c
   28ebc:	str	r3, [sp, #40]	; 0x28
   28ec0:	str	r2, [sp, #44]	; 0x2c
   28ec4:	mov	r6, r1
   28ec8:	mov	r4, r0
   28ecc:	mov	sl, #0
   28ed0:	str	sl, [fp, #-32]	; 0xffffffe0
   28ed4:	str	sl, [fp, #-36]	; 0xffffffdc
   28ed8:	str	sl, [fp, #-40]	; 0xffffffd8
   28edc:	bl	28e98 <fputs@plt+0x17ab0>
   28ee0:	mov	r7, r0
   28ee4:	mov	r0, r4
   28ee8:	bl	268b8 <fputs@plt+0x154d0>
   28eec:	mov	r5, r0
   28ef0:	ldr	r0, [r0]
   28ef4:	ldr	r1, [r4, #68]	; 0x44
   28ef8:	cmp	r0, r1
   28efc:	bcs	29204 <fputs@plt+0x17e1c>
   28f00:	sub	r1, fp, #32
   28f04:	mov	r0, r4
   28f08:	bl	292f4 <fputs@plt+0x17f0c>
   28f0c:	mov	sl, r0
   28f10:	cmp	r0, #0
   28f14:	bne	292ac <fputs@plt+0x17ec4>
   28f18:	str	r7, [sp, #28]
   28f1c:	str	r6, [sp, #32]
   28f20:	str	r5, [sp, #36]	; 0x24
   28f24:	add	r8, r5, #8
   28f28:	ldr	r7, [r4, #68]	; 0x44
   28f2c:	ldr	r0, [r4, #72]	; 0x48
   28f30:	str	r0, [sp, #24]
   28f34:	mov	r6, #0
   28f38:	mov	r9, #0
   28f3c:	b	28f58 <fputs@plt+0x17b70>
   28f40:	mov	r7, sl
   28f44:	mov	r0, #0
   28f48:	str	r0, [sp, #44]	; 0x2c
   28f4c:	add	r6, r6, #1
   28f50:	cmp	r6, #4
   28f54:	beq	28fc0 <fputs@plt+0x17bd8>
   28f58:	ldr	sl, [r8, r6, lsl #2]
   28f5c:	cmp	r7, sl
   28f60:	bls	28f4c <fputs@plt+0x17b64>
   28f64:	mov	r0, #1
   28f68:	str	r0, [sp]
   28f6c:	add	r5, r6, #4
   28f70:	mov	r0, r4
   28f74:	ldr	r1, [sp, #44]	; 0x2c
   28f78:	ldr	r2, [sp, #40]	; 0x28
   28f7c:	mov	r3, r5
   28f80:	bl	28e34 <fputs@plt+0x17a4c>
   28f84:	mov	r9, r0
   28f88:	cmp	r0, #5
   28f8c:	beq	28f40 <fputs@plt+0x17b58>
   28f90:	cmp	r9, #0
   28f94:	bne	2905c <fputs@plt+0x17c74>
   28f98:	cmp	r6, #0
   28f9c:	mov	r0, r7
   28fa0:	mvnne	r0, #0
   28fa4:	str	r0, [r8, r6, lsl #2]
   28fa8:	mov	r0, r4
   28fac:	mov	r1, r5
   28fb0:	mov	r2, #1
   28fb4:	bl	2695c <fputs@plt+0x15574>
   28fb8:	mov	r9, #0
   28fbc:	b	28f4c <fputs@plt+0x17b64>
   28fc0:	ldr	r5, [sp, #36]	; 0x24
   28fc4:	ldr	r0, [r5]
   28fc8:	cmp	r0, r7
   28fcc:	bcs	291f8 <fputs@plt+0x17e10>
   28fd0:	mov	r0, #1
   28fd4:	str	r0, [sp]
   28fd8:	mov	r0, r4
   28fdc:	ldr	r1, [sp, #44]	; 0x2c
   28fe0:	ldr	r2, [sp, #40]	; 0x28
   28fe4:	mov	r3, #3
   28fe8:	bl	28e34 <fputs@plt+0x17a4c>
   28fec:	mov	r9, r0
   28ff0:	cmp	r0, #0
   28ff4:	bne	291f8 <fputs@plt+0x17e10>
   28ff8:	ldr	r0, [r5]
   28ffc:	str	r0, [sp, #20]
   29000:	str	r7, [r5, #32]
   29004:	ldr	r1, [fp, #8]
   29008:	cmp	r1, #0
   2900c:	beq	29024 <fputs@plt+0x17c3c>
   29010:	ldr	r0, [r4, #8]
   29014:	bl	262f8 <fputs@plt+0x14f10>
   29018:	mov	r9, r0
   2901c:	cmp	r0, #0
   29020:	bne	291e8 <fputs@plt+0x17e00>
   29024:	ldr	r2, [sp, #28]
   29028:	ldr	r8, [sp, #24]
   2902c:	umull	r0, r1, r8, r2
   29030:	str	r0, [sp, #48]	; 0x30
   29034:	asr	r6, r2, #31
   29038:	mla	r0, r8, r6, r1
   2903c:	str	r0, [sp, #52]	; 0x34
   29040:	ldr	r0, [r4, #4]
   29044:	sub	r1, fp, #48	; 0x30
   29048:	bl	27484 <fputs@plt+0x1609c>
   2904c:	cmp	r0, #0
   29050:	beq	29064 <fputs@plt+0x17c7c>
   29054:	mov	r9, r0
   29058:	b	291e8 <fputs@plt+0x17e00>
   2905c:	mov	sl, r9
   29060:	b	292a4 <fputs@plt+0x17ebc>
   29064:	str	r6, [sp, #16]
   29068:	ldr	r0, [sp, #48]	; 0x30
   2906c:	ldr	r1, [sp, #52]	; 0x34
   29070:	ldr	r2, [fp, #-48]	; 0xffffffd0
   29074:	ldr	r3, [fp, #-44]	; 0xffffffd4
   29078:	subs	r0, r2, r0
   2907c:	sbcs	r0, r3, r1
   29080:	bge	29094 <fputs@plt+0x17cac>
   29084:	ldr	r0, [r4, #4]
   29088:	add	r2, sp, #48	; 0x30
   2908c:	mov	r1, #5
   29090:	bl	27c5c <fputs@plt+0x16874>
   29094:	ldr	sl, [fp, #-32]	; 0xffffffe0
   29098:	sub	r1, fp, #36	; 0x24
   2909c:	sub	r2, fp, #40	; 0x28
   290a0:	mov	r0, sl
   290a4:	bl	294e4 <fputs@plt+0x180fc>
   290a8:	cmp	r0, #0
   290ac:	ldr	r5, [fp, #12]
   290b0:	bne	2917c <fputs@plt+0x17d94>
   290b4:	ldr	r0, [sp, #28]
   290b8:	add	r0, r0, #24
   290bc:	str	r0, [sp, #12]
   290c0:	asr	r0, r0, #31
   290c4:	str	r0, [sp, #8]
   290c8:	b	290e4 <fputs@plt+0x17cfc>
   290cc:	mov	r0, sl
   290d0:	sub	r1, fp, #36	; 0x24
   290d4:	sub	r2, fp, #40	; 0x28
   290d8:	bl	294e4 <fputs@plt+0x180fc>
   290dc:	cmp	r0, #0
   290e0:	bne	2917c <fputs@plt+0x17d94>
   290e4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   290e8:	ldr	r1, [sp, #20]
   290ec:	cmp	r0, r1
   290f0:	bls	290cc <fputs@plt+0x17ce4>
   290f4:	cmp	r0, r7
   290f8:	ldrls	r6, [fp, #-36]	; 0xffffffdc
   290fc:	cmpls	r6, r8
   29100:	bhi	290cc <fputs@plt+0x17ce4>
   29104:	sub	r0, r0, #1
   29108:	ldr	r1, [sp, #8]
   2910c:	mul	r1, r0, r1
   29110:	mov	r2, #56	; 0x38
   29114:	ldr	r3, [sp, #12]
   29118:	umlal	r2, r1, r0, r3
   2911c:	ldr	r0, [r4, #8]
   29120:	str	r2, [sp]
   29124:	str	r1, [sp, #4]
   29128:	mov	r1, r5
   2912c:	ldr	r8, [sp, #28]
   29130:	mov	r2, r8
   29134:	bl	27490 <fputs@plt+0x160a8>
   29138:	cmp	r0, #0
   2913c:	bne	29170 <fputs@plt+0x17d88>
   29140:	sub	r0, r6, #1
   29144:	umull	r1, r2, r0, r8
   29148:	ldr	r3, [sp, #16]
   2914c:	mla	r2, r0, r3, r2
   29150:	ldr	r0, [r4, #4]
   29154:	stm	sp, {r1, r2}
   29158:	mov	r1, r5
   2915c:	mov	r2, r8
   29160:	bl	17cd8 <fputs@plt+0x68f0>
   29164:	cmp	r0, #0
   29168:	ldr	r8, [sp, #24]
   2916c:	beq	290cc <fputs@plt+0x17ce4>
   29170:	mov	r9, r0
   29174:	ldr	r5, [sp, #36]	; 0x24
   29178:	b	291e8 <fputs@plt+0x17e00>
   2917c:	mov	r0, r4
   29180:	bl	261a0 <fputs@plt+0x14db8>
   29184:	ldr	r0, [r0, #16]
   29188:	cmp	r7, r0
   2918c:	ldr	r5, [sp, #36]	; 0x24
   29190:	ldr	r8, [fp, #8]
   29194:	bne	291e0 <fputs@plt+0x17df8>
   29198:	ldr	r0, [r4, #4]
   2919c:	ldr	r1, [r4, #72]	; 0x48
   291a0:	ldr	r2, [sp, #28]
   291a4:	umull	r2, r3, r1, r2
   291a8:	ldr	r6, [sp, #16]
   291ac:	mla	r3, r1, r6, r3
   291b0:	bl	277dc <fputs@plt+0x163f4>
   291b4:	mov	r9, r0
   291b8:	cmp	r8, #0
   291bc:	beq	291d8 <fputs@plt+0x17df0>
   291c0:	cmp	r9, #0
   291c4:	bne	291d8 <fputs@plt+0x17df0>
   291c8:	ldr	r0, [r4, #4]
   291cc:	mov	r1, r8
   291d0:	bl	262f8 <fputs@plt+0x14f10>
   291d4:	mov	r9, r0
   291d8:	cmp	r9, #0
   291dc:	bne	291e8 <fputs@plt+0x17e00>
   291e0:	str	r7, [r5]
   291e4:	mov	r9, #0
   291e8:	mov	r0, r4
   291ec:	mov	r1, #3
   291f0:	mov	r2, #1
   291f4:	bl	2695c <fputs@plt+0x15574>
   291f8:	subs	sl, r9, #5
   291fc:	movne	sl, r9
   29200:	ldr	r6, [sp, #32]
   29204:	cmp	r6, #0
   29208:	beq	292a4 <fputs@plt+0x17ebc>
   2920c:	cmp	sl, #0
   29210:	bne	292a4 <fputs@plt+0x17ebc>
   29214:	ldr	r0, [r5]
   29218:	ldr	r1, [r4, #68]	; 0x44
   2921c:	mov	sl, #5
   29220:	cmp	r0, r1
   29224:	bcc	292a4 <fputs@plt+0x17ebc>
   29228:	mov	sl, #0
   2922c:	cmp	r6, #2
   29230:	blt	292a4 <fputs@plt+0x17ebc>
   29234:	mov	r5, #4
   29238:	sub	r1, fp, #48	; 0x30
   2923c:	mov	r0, #4
   29240:	bl	15a50 <fputs@plt+0x4668>
   29244:	str	r5, [sp]
   29248:	mov	r0, r4
   2924c:	ldr	r1, [sp, #44]	; 0x2c
   29250:	ldr	r2, [sp, #40]	; 0x28
   29254:	mov	r3, #4
   29258:	bl	28e34 <fputs@plt+0x17a4c>
   2925c:	mov	sl, r0
   29260:	cmp	r0, #0
   29264:	bne	292a4 <fputs@plt+0x17ebc>
   29268:	mov	sl, #0
   2926c:	cmp	r6, #3
   29270:	bne	29294 <fputs@plt+0x17eac>
   29274:	ldr	r1, [fp, #-48]	; 0xffffffd0
   29278:	mov	r0, r4
   2927c:	bl	268e4 <fputs@plt+0x154fc>
   29280:	ldr	r0, [r4, #8]
   29284:	mov	r2, #0
   29288:	mov	r3, #0
   2928c:	bl	277dc <fputs@plt+0x163f4>
   29290:	mov	sl, r0
   29294:	mov	r0, r4
   29298:	mov	r1, #4
   2929c:	mov	r2, #4
   292a0:	bl	2695c <fputs@plt+0x15574>
   292a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   292a8:	bl	295ac <fputs@plt+0x181c4>
   292ac:	mov	r0, sl
   292b0:	sub	sp, fp, #28
   292b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   292b8:	push	{r4, r5, fp, lr}
   292bc:	add	fp, sp, #8
   292c0:	mov	r4, r0
   292c4:	ldrb	r0, [r0, #44]	; 0x2c
   292c8:	cmp	r0, #0
   292cc:	popeq	{r4, r5, fp, pc}
   292d0:	mov	r5, #0
   292d4:	mov	r0, r4
   292d8:	mov	r1, #0
   292dc:	mov	r2, #1
   292e0:	bl	2695c <fputs@plt+0x15574>
   292e4:	str	r5, [r4, #104]	; 0x68
   292e8:	strb	r5, [r4, #44]	; 0x2c
   292ec:	strb	r5, [r4, #47]	; 0x2f
   292f0:	pop	{r4, r5, fp, pc}
   292f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   292f8:	add	fp, sp, #28
   292fc:	sub	sp, sp, #44	; 0x2c
   29300:	mov	r7, r1
   29304:	mov	sl, r0
   29308:	ldr	r4, [r0, #68]	; 0x44
   2930c:	mov	r0, r4
   29310:	bl	27594 <fputs@plt+0x161ac>
   29314:	mov	r6, r0
   29318:	lsl	r0, r4, #1
   2931c:	add	r1, r6, r6, lsl #2
   29320:	add	r0, r0, r1, lsl #2
   29324:	add	r8, r0, #28
   29328:	asr	r1, r8, #31
   2932c:	mov	r0, r8
   29330:	bl	14264 <fputs@plt+0x2e7c>
   29334:	cmp	r0, #0
   29338:	beq	294d4 <fputs@plt+0x180ec>
   2933c:	mov	r9, r0
   29340:	str	r7, [sp, #4]
   29344:	mov	r7, #0
   29348:	mov	r1, #0
   2934c:	mov	r2, r8
   29350:	bl	1119c <memset@plt>
   29354:	add	r0, r6, #1
   29358:	str	r0, [r9, #4]
   2935c:	cmp	r4, #4096	; 0x1000
   29360:	mov	r0, r4
   29364:	movcs	r0, #4096	; 0x1000
   29368:	lsl	r0, r0, #1
   2936c:	mov	r1, #0
   29370:	bl	14264 <fputs@plt+0x2e7c>
   29374:	cmp	r0, #0
   29378:	movweq	r7, #7
   2937c:	cmp	r6, #0
   29380:	str	r0, [sp, #20]
   29384:	bmi	294b4 <fputs@plt+0x180cc>
   29388:	str	r4, [sp, #8]
   2938c:	cmp	r0, #0
   29390:	beq	294b4 <fputs@plt+0x180cc>
   29394:	add	r0, r9, #8
   29398:	str	r0, [sp, #24]
   2939c:	mov	r8, #0
   293a0:	add	r4, sp, #36	; 0x24
   293a4:	sub	r5, fp, #32
   293a8:	str	sl, [sp, #16]
   293ac:	str	r6, [sp, #12]
   293b0:	str	r4, [sp]
   293b4:	mov	r0, sl
   293b8:	mov	r1, r8
   293bc:	mov	r2, r5
   293c0:	add	r3, sp, #32
   293c4:	bl	275a0 <fputs@plt+0x161b8>
   293c8:	mov	r7, r0
   293cc:	cmp	r0, #0
   293d0:	bne	294a0 <fputs@plt+0x180b8>
   293d4:	ldr	r0, [sp, #32]
   293d8:	add	r0, r0, #4
   293dc:	str	r0, [sp, #32]
   293e0:	cmp	r8, r6
   293e4:	bne	293f8 <fputs@plt+0x18010>
   293e8:	ldr	r1, [sp, #36]	; 0x24
   293ec:	ldr	r2, [sp, #8]
   293f0:	sub	r1, r2, r1
   293f4:	b	29404 <fputs@plt+0x1801c>
   293f8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   293fc:	sub	r1, r1, r0
   29400:	asr	r1, r1, #2
   29404:	str	r1, [sp, #28]
   29408:	mov	r5, r9
   2940c:	ldr	r3, [r9, #4]
   29410:	ldr	r2, [sp, #36]	; 0x24
   29414:	add	sl, r2, #1
   29418:	str	sl, [sp, #36]	; 0x24
   2941c:	add	r3, r3, r3, lsl #2
   29420:	ldr	r6, [sp, #24]
   29424:	add	r6, r6, r3, lsl #2
   29428:	add	r9, r6, r2, lsl #1
   2942c:	cmp	r1, #1
   29430:	blt	29458 <fputs@plt+0x18070>
   29434:	lsl	r3, r3, #2
   29438:	add	r2, r3, r2, lsl #1
   2943c:	ldr	r3, [sp, #24]
   29440:	add	r2, r3, r2
   29444:	mov	r3, #0
   29448:	strh	r3, [r2], #2
   2944c:	add	r3, r3, #1
   29450:	cmp	r1, r3
   29454:	bne	29448 <fputs@plt+0x18060>
   29458:	ldr	r1, [sp, #20]
   2945c:	mov	r2, r9
   29460:	add	r3, sp, #28
   29464:	bl	295b0 <fputs@plt+0x181c8>
   29468:	add	r0, r8, r8, lsl #2
   2946c:	ldr	r1, [sp, #24]
   29470:	add	r0, r1, r0, lsl #2
   29474:	ldr	r1, [sp, #28]
   29478:	ldr	r2, [sp, #32]
   2947c:	str	r9, [r0, #4]
   29480:	str	r2, [r0, #8]
   29484:	str	r1, [r0, #12]
   29488:	str	sl, [r0, #16]
   2948c:	mov	r9, r5
   29490:	ldr	sl, [sp, #16]
   29494:	add	r4, sp, #36	; 0x24
   29498:	ldr	r6, [sp, #12]
   2949c:	sub	r5, fp, #32
   294a0:	cmp	r8, r6
   294a4:	bge	294b4 <fputs@plt+0x180cc>
   294a8:	add	r8, r8, #1
   294ac:	cmp	r7, #0
   294b0:	beq	293b0 <fputs@plt+0x17fc8>
   294b4:	ldr	r0, [sp, #20]
   294b8:	bl	14294 <fputs@plt+0x2eac>
   294bc:	cmp	r7, #0
   294c0:	movne	r0, r9
   294c4:	blne	295ac <fputs@plt+0x181c4>
   294c8:	ldr	r0, [sp, #4]
   294cc:	str	r9, [r0]
   294d0:	b	294d8 <fputs@plt+0x180f0>
   294d4:	mov	r7, #7
   294d8:	mov	r0, r7
   294dc:	sub	sp, fp, #28
   294e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   294e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   294e8:	add	fp, sp, #28
   294ec:	push	{r1}		; (str r1, [sp, #-4]!)
   294f0:	ldr	lr, [r0, #4]
   294f4:	cmp	lr, #1
   294f8:	blt	29588 <fputs@plt+0x181a0>
   294fc:	ldr	r9, [r0]
   29500:	mvn	r1, #0
   29504:	b	29510 <fputs@plt+0x18128>
   29508:	cmp	lr, #0
   2950c:	ble	2958c <fputs@plt+0x181a4>
   29510:	sub	lr, lr, #1
   29514:	add	r3, lr, lr, lsl #2
   29518:	add	r8, r0, r3, lsl #2
   2951c:	mov	r5, r8
   29520:	ldr	r6, [r5, #8]!
   29524:	mov	r7, r5
   29528:	ldr	r3, [r7, #12]!
   2952c:	cmp	r6, r3
   29530:	bge	29508 <fputs@plt+0x18120>
   29534:	ldr	r3, [r8, #12]
   29538:	ldr	sl, [r8, #16]
   2953c:	add	r3, r3, r6, lsl #1
   29540:	ldrh	ip, [r3]
   29544:	ldr	r4, [sl, ip, lsl #2]
   29548:	cmp	r4, r9
   2954c:	bhi	2956c <fputs@plt+0x18184>
   29550:	add	r6, r6, #1
   29554:	str	r6, [r5]
   29558:	add	r3, r3, #2
   2955c:	ldr	r4, [r7]
   29560:	cmp	r6, r4
   29564:	blt	29540 <fputs@plt+0x18158>
   29568:	b	29508 <fputs@plt+0x18120>
   2956c:	cmp	r4, r1
   29570:	bcs	29508 <fputs@plt+0x18120>
   29574:	ldr	r1, [r8, #24]
   29578:	add	r1, r1, ip
   2957c:	str	r1, [r2]
   29580:	mov	r1, r4
   29584:	b	29508 <fputs@plt+0x18120>
   29588:	mvn	r1, #0
   2958c:	str	r1, [r0]
   29590:	ldr	r0, [sp]
   29594:	str	r1, [r0]
   29598:	add	r0, r1, #1
   2959c:	clz	r0, r0
   295a0:	lsr	r0, r0, #5
   295a4:	sub	sp, fp, #28
   295a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   295ac:	b	14294 <fputs@plt+0x2eac>
   295b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   295b4:	add	fp, sp, #28
   295b8:	sub	sp, sp, #140	; 0x8c
   295bc:	mov	sl, r3
   295c0:	str	r2, [sp, #16]
   295c4:	mov	r5, r1
   295c8:	mov	r6, r0
   295cc:	ldr	r2, [r3]
   295d0:	mov	r8, #0
   295d4:	str	r8, [fp, #-32]	; 0xffffffe0
   295d8:	str	r8, [fp, #-36]	; 0xffffffdc
   295dc:	vmov.i32	q8, #0	; 0x00000000
   295e0:	add	r7, sp, #24
   295e4:	add	r0, r7, #80	; 0x50
   295e8:	vst1.64	{d16-d17}, [r0]
   295ec:	add	r0, r7, #64	; 0x40
   295f0:	vst1.64	{d16-d17}, [r0]
   295f4:	add	r0, r7, #48	; 0x30
   295f8:	vst1.64	{d16-d17}, [r0]
   295fc:	add	r0, r7, #32
   29600:	vst1.64	{d16-d17}, [r0]
   29604:	add	r0, r7, #16
   29608:	vst1.64	{d16-d17}, [r0]
   2960c:	mov	r0, #100	; 0x64
   29610:	mov	r1, r7
   29614:	vst1.64	{d16-d17}, [r1], r0
   29618:	str	r8, [r1]
   2961c:	str	r8, [sp, #120]	; 0x78
   29620:	mov	r0, r2
   29624:	str	r2, [sp, #20]
   29628:	cmp	r2, #1
   2962c:	mov	r4, #1
   29630:	blt	296cc <fputs@plt+0x182e4>
   29634:	str	sl, [sp, #12]
   29638:	mov	r2, #1
   2963c:	sub	r4, fp, #32
   29640:	sub	r9, fp, #36	; 0x24
   29644:	b	2966c <fputs@plt+0x18284>
   29648:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2964c:	str	r0, [r7, sl, lsl #3]
   29650:	add	r0, r7, sl, lsl #3
   29654:	ldr	r1, [fp, #-36]	; 0xffffffdc
   29658:	str	r1, [r0, #4]
   2965c:	add	r8, r8, #1
   29660:	ldr	r0, [sp, #20]
   29664:	cmp	r8, r0
   29668:	beq	296bc <fputs@plt+0x182d4>
   2966c:	str	r2, [fp, #-32]	; 0xffffffe0
   29670:	ldr	r0, [sp, #16]
   29674:	add	r0, r0, r8, lsl #1
   29678:	str	r0, [fp, #-36]	; 0xffffffdc
   2967c:	mov	sl, #0
   29680:	tst	r8, #1
   29684:	beq	29648 <fputs@plt+0x18260>
   29688:	mov	sl, #0
   2968c:	ldr	r2, [r7, sl, lsl #3]
   29690:	add	r0, r7, sl, lsl #3
   29694:	ldr	r1, [r0, #4]
   29698:	stm	sp, {r4, r5}
   2969c:	mov	r0, r6
   296a0:	mov	r3, r9
   296a4:	bl	29728 <fputs@plt+0x18340>
   296a8:	mov	r2, #1
   296ac:	add	sl, sl, #1
   296b0:	tst	r8, r2, lsl sl
   296b4:	bne	2968c <fputs@plt+0x182a4>
   296b8:	b	29648 <fputs@plt+0x18260>
   296bc:	add	r4, sl, #1
   296c0:	cmp	r4, #12
   296c4:	ldr	sl, [sp, #12]
   296c8:	bhi	29718 <fputs@plt+0x18330>
   296cc:	sub	r9, fp, #32
   296d0:	sub	r8, fp, #36	; 0x24
   296d4:	b	296e4 <fputs@plt+0x182fc>
   296d8:	add	r4, r4, #1
   296dc:	cmp	r4, #13
   296e0:	beq	29718 <fputs@plt+0x18330>
   296e4:	ldr	r0, [sp, #20]
   296e8:	mov	r1, #1
   296ec:	tst	r0, r1, lsl r4
   296f0:	beq	296d8 <fputs@plt+0x182f0>
   296f4:	ldr	r2, [r7, r4, lsl #3]
   296f8:	add	r0, r7, r4, lsl #3
   296fc:	ldr	r1, [r0, #4]
   29700:	str	r9, [sp]
   29704:	str	r5, [sp, #4]
   29708:	mov	r0, r6
   2970c:	mov	r3, r8
   29710:	bl	29728 <fputs@plt+0x18340>
   29714:	b	296d8 <fputs@plt+0x182f0>
   29718:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2971c:	str	r0, [sl]
   29720:	sub	sp, fp, #28
   29724:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29728:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2972c:	add	fp, sp, #28
   29730:	sub	sp, sp, #8
   29734:	mov	ip, r1
   29738:	mov	sl, #0
   2973c:	cmp	r2, #0
   29740:	mov	r4, #0
   29744:	movwgt	r4, #1
   29748:	ldr	r1, [fp, #8]
   2974c:	str	r1, [sp]
   29750:	ldr	r9, [r1]
   29754:	cmp	r9, #0
   29758:	mov	lr, #0
   2975c:	movwgt	lr, #1
   29760:	str	r3, [sp, #4]
   29764:	ldr	r8, [r3]
   29768:	ldr	r3, [fp, #12]
   2976c:	cmple	r2, #1
   29770:	blt	29828 <fputs@plt+0x18440>
   29774:	mov	r7, #0
   29778:	mov	r6, r3
   2977c:	mov	r5, #0
   29780:	mov	sl, #0
   29784:	tst	r4, #1
   29788:	beq	297f4 <fputs@plt+0x1840c>
   2978c:	b	297c0 <fputs@plt+0x183d8>
   29790:	add	sl, sl, #1
   29794:	cmp	r7, r2
   29798:	mov	r4, #0
   2979c:	movwlt	r4, #1
   297a0:	cmp	r5, r9
   297a4:	mov	lr, #0
   297a8:	movwlt	lr, #1
   297ac:	add	r6, r6, #2
   297b0:	cmpge	r7, r2
   297b4:	bge	29828 <fputs@plt+0x18440>
   297b8:	tst	r4, #1
   297bc:	beq	297f4 <fputs@plt+0x1840c>
   297c0:	tst	lr, #1
   297c4:	beq	297e8 <fputs@plt+0x18400>
   297c8:	add	r4, r8, r5, lsl #1
   297cc:	ldrh	r4, [r4]
   297d0:	ldr	r4, [r0, r4, lsl #2]
   297d4:	add	r1, ip, r7, lsl #1
   297d8:	ldrh	r1, [r1]
   297dc:	ldr	r1, [r0, r1, lsl #2]
   297e0:	cmp	r1, r4
   297e4:	bcs	297f4 <fputs@plt+0x1840c>
   297e8:	add	r4, ip, r7, lsl #1
   297ec:	add	r7, r7, #1
   297f0:	b	297fc <fputs@plt+0x18414>
   297f4:	add	r4, r8, r5, lsl #1
   297f8:	add	r5, r5, #1
   297fc:	ldrh	r1, [r4]
   29800:	ldr	r4, [r0, r1, lsl #2]
   29804:	strh	r1, [r6]
   29808:	cmp	r7, r2
   2980c:	bge	29790 <fputs@plt+0x183a8>
   29810:	add	r1, ip, r7, lsl #1
   29814:	ldrh	r1, [r1]
   29818:	ldr	r1, [r0, r1, lsl #2]
   2981c:	cmp	r1, r4
   29820:	addeq	r7, r7, #1
   29824:	b	29790 <fputs@plt+0x183a8>
   29828:	ldr	r0, [sp, #4]
   2982c:	str	ip, [r0]
   29830:	ldr	r0, [sp]
   29834:	str	sl, [r0]
   29838:	lsl	r2, sl, #1
   2983c:	mov	r0, ip
   29840:	mov	r1, r3
   29844:	sub	sp, fp, #28
   29848:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2984c:	b	11244 <memcpy@plt>
   29850:	ldr	r2, [r0]
   29854:	ldr	r2, [r2, #64]	; 0x40
   29858:	bx	r2
   2985c:	cmp	r0, #0
   29860:	bxeq	lr
   29864:	push	{r4, r5, fp, lr}
   29868:	add	fp, sp, #8
   2986c:	mov	r4, r0
   29870:	ldr	r0, [r0, #8]
   29874:	cmp	r0, #0
   29878:	beq	29894 <fputs@plt+0x184ac>
   2987c:	mov	r5, #3
   29880:	ldr	r0, [r4, r5, lsl #2]
   29884:	bl	2985c <fputs@plt+0x18474>
   29888:	add	r5, r5, #1
   2988c:	cmp	r5, #128	; 0x80
   29890:	bne	29880 <fputs@plt+0x18498>
   29894:	mov	r0, r4
   29898:	pop	{r4, r5, fp, lr}
   2989c:	b	14294 <fputs@plt+0x2eac>
   298a0:	push	{r4, r5, r6, sl, fp, lr}
   298a4:	add	fp, sp, #16
   298a8:	mov	r4, r0
   298ac:	ldr	r0, [r0, #104]	; 0x68
   298b0:	cmp	r0, #1
   298b4:	blt	298e0 <fputs@plt+0x184f8>
   298b8:	mov	r5, #0
   298bc:	mov	r6, #16
   298c0:	ldr	r0, [r4, #100]	; 0x64
   298c4:	ldr	r0, [r0, r6]
   298c8:	bl	2985c <fputs@plt+0x18474>
   298cc:	add	r6, r6, #48	; 0x30
   298d0:	add	r5, r5, #1
   298d4:	ldr	r0, [r4, #104]	; 0x68
   298d8:	cmp	r5, r0
   298dc:	blt	298c0 <fputs@plt+0x184d8>
   298e0:	ldrb	r0, [r4, #4]
   298e4:	cmp	r0, #0
   298e8:	beq	298fc <fputs@plt+0x18514>
   298ec:	ldr	r0, [r4, #72]	; 0x48
   298f0:	bl	299a8 <fputs@plt+0x185c0>
   298f4:	cmp	r0, #0
   298f8:	beq	29904 <fputs@plt+0x1851c>
   298fc:	ldr	r0, [r4, #72]	; 0x48
   29900:	bl	24b28 <fputs@plt+0x13740>
   29904:	ldr	r0, [r4, #100]	; 0x64
   29908:	bl	14294 <fputs@plt+0x2eac>
   2990c:	mov	r0, #0
   29910:	str	r0, [r4, #100]	; 0x64
   29914:	str	r0, [r4, #104]	; 0x68
   29918:	str	r0, [r4, #56]	; 0x38
   2991c:	pop	{r4, r5, r6, sl, fp, pc}
   29920:	push	{r4, r5, fp, lr}
   29924:	add	fp, sp, #8
   29928:	mov	r4, r0
   2992c:	bl	292b8 <fputs@plt+0x17ed0>
   29930:	ldrsh	r0, [r4, #40]	; 0x28
   29934:	cmp	r0, #0
   29938:	popmi	{r4, r5, fp, pc}
   2993c:	mvn	r5, #0
   29940:	add	r1, r0, #3
   29944:	mov	r0, r4
   29948:	bl	26974 <fputs@plt+0x1558c>
   2994c:	strh	r5, [r4, #40]	; 0x28
   29950:	pop	{r4, r5, fp, pc}
   29954:	push	{r4, r5, fp, lr}
   29958:	add	fp, sp, #8
   2995c:	mov	r4, r1
   29960:	mov	r5, r0
   29964:	ldr	r1, [r0, #64]	; 0x40
   29968:	ldr	r0, [r1]
   2996c:	cmp	r0, #0
   29970:	beq	299a0 <fputs@plt+0x185b8>
   29974:	ldrb	r2, [r5, #14]
   29978:	mov	r0, #0
   2997c:	cmp	r2, #0
   29980:	bne	29990 <fputs@plt+0x185a8>
   29984:	mov	r0, r1
   29988:	mov	r1, r4
   2998c:	bl	299c4 <fputs@plt+0x185dc>
   29990:	ldrb	r1, [r5, #18]
   29994:	cmp	r1, #5
   29998:	strbne	r4, [r5, #18]
   2999c:	pop	{r4, r5, fp, pc}
   299a0:	mov	r0, #0
   299a4:	pop	{r4, r5, fp, pc}
   299a8:	ldr	r0, [r0]
   299ac:	movw	r1, #6904	; 0x1af8
   299b0:	movt	r1, #8
   299b4:	sub	r0, r0, r1
   299b8:	clz	r0, r0
   299bc:	lsr	r0, r0, #5
   299c0:	bx	lr
   299c4:	ldr	r2, [r0]
   299c8:	ldr	r2, [r2, #32]
   299cc:	bx	r2
   299d0:	push	{r4, r5, fp, lr}
   299d4:	add	fp, sp, #8
   299d8:	mov	r4, r0
   299dc:	ldrb	r5, [r0, #17]
   299e0:	cmp	r5, #6
   299e4:	bne	299f4 <fputs@plt+0x1860c>
   299e8:	ldr	r1, [r4, #44]	; 0x2c
   299ec:	mov	r0, r1
   299f0:	pop	{r4, r5, fp, pc}
   299f4:	mov	r1, #0
   299f8:	cmp	r5, #2
   299fc:	bcs	29a08 <fputs@plt+0x18620>
   29a00:	mov	r0, r1
   29a04:	pop	{r4, r5, fp, pc}
   29a08:	mov	r0, r4
   29a0c:	bl	24c74 <fputs@plt+0x1388c>
   29a10:	cmp	r0, #0
   29a14:	beq	29a4c <fputs@plt+0x18664>
   29a18:	mov	r0, r4
   29a1c:	mov	r1, #2
   29a20:	mvn	r2, #0
   29a24:	bl	29d34 <fputs@plt+0x1894c>
   29a28:	mov	r5, r0
   29a2c:	ldrb	r1, [r4, #20]
   29a30:	mov	r0, r4
   29a34:	mov	r2, #0
   29a38:	bl	29ac4 <fputs@plt+0x186dc>
   29a3c:	mov	r1, r0
   29a40:	cmp	r5, #0
   29a44:	movne	r1, r5
   29a48:	b	29ab8 <fputs@plt+0x186d0>
   29a4c:	cmp	r5, #2
   29a50:	beq	29a78 <fputs@plt+0x18690>
   29a54:	ldr	r0, [r4, #68]	; 0x44
   29a58:	ldr	r0, [r0]
   29a5c:	cmp	r0, #0
   29a60:	beq	29a78 <fputs@plt+0x18690>
   29a64:	mov	r0, r4
   29a68:	mov	r1, #0
   29a6c:	bl	29e58 <fputs@plt+0x18a70>
   29a70:	mov	r1, r0
   29a74:	b	29ab8 <fputs@plt+0x186d0>
   29a78:	mov	r0, r4
   29a7c:	mov	r1, #0
   29a80:	mov	r2, #0
   29a84:	bl	29ac4 <fputs@plt+0x186dc>
   29a88:	mov	r1, r0
   29a8c:	cmp	r5, #3
   29a90:	bcc	29ab8 <fputs@plt+0x186d0>
   29a94:	ldrb	r0, [r4, #16]
   29a98:	cmp	r0, #0
   29a9c:	bne	29ab8 <fputs@plt+0x186d0>
   29aa0:	mov	r0, #6
   29aa4:	strb	r0, [r4, #17]
   29aa8:	mov	r0, #4
   29aac:	str	r0, [r4, #44]	; 0x2c
   29ab0:	mov	r0, r1
   29ab4:	pop	{r4, r5, fp, pc}
   29ab8:	mov	r0, r4
   29abc:	pop	{r4, r5, fp, lr}
   29ac0:	b	25134 <fputs@plt+0x13d4c>
   29ac4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29ac8:	add	fp, sp, #28
   29acc:	sub	sp, sp, #4
   29ad0:	mov	r8, r2
   29ad4:	mov	r7, r1
   29ad8:	mov	r4, r0
   29adc:	ldrb	r0, [r0, #17]
   29ae0:	cmp	r0, #1
   29ae4:	bhi	29af8 <fputs@plt+0x18710>
   29ae8:	ldrb	r0, [r4, #18]
   29aec:	mov	r5, #0
   29af0:	cmp	r0, #2
   29af4:	bcc	29d28 <fputs@plt+0x18940>
   29af8:	mov	r0, r4
   29afc:	bl	298a0 <fputs@plt+0x184b8>
   29b00:	ldr	r5, [r4, #68]	; 0x44
   29b04:	ldr	r0, [r5]
   29b08:	mov	r9, #0
   29b0c:	cmp	r0, #0
   29b10:	mov	r6, #0
   29b14:	beq	29c0c <fputs@plt+0x18824>
   29b18:	mov	r0, r5
   29b1c:	bl	299a8 <fputs@plt+0x185c0>
   29b20:	cmp	r0, #0
   29b24:	beq	29b38 <fputs@plt+0x18750>
   29b28:	mov	r0, r5
   29b2c:	bl	24b28 <fputs@plt+0x13740>
   29b30:	mov	r6, #0
   29b34:	b	29c0c <fputs@plt+0x18824>
   29b38:	ldrb	r0, [r4, #5]
   29b3c:	cmp	r0, #1
   29b40:	beq	29bf0 <fputs@plt+0x18808>
   29b44:	cmp	r0, #3
   29b48:	bne	29bb0 <fputs@plt+0x187c8>
   29b4c:	mov	r7, r4
   29b50:	ldr	r0, [r7, #80]!	; 0x50
   29b54:	ldr	r1, [r7, #4]
   29b58:	orrs	r0, r0, r1
   29b5c:	mov	sl, #0
   29b60:	mov	r6, #0
   29b64:	beq	29ba4 <fputs@plt+0x187bc>
   29b68:	mov	r0, r5
   29b6c:	mov	r2, #0
   29b70:	mov	r3, #0
   29b74:	bl	277dc <fputs@plt+0x163f4>
   29b78:	mov	r6, r0
   29b7c:	cmp	r0, #0
   29b80:	bne	29ba4 <fputs@plt+0x187bc>
   29b84:	ldrb	r0, [r4, #8]
   29b88:	cmp	r0, #0
   29b8c:	mov	r6, #0
   29b90:	beq	29ba4 <fputs@plt+0x187bc>
   29b94:	ldrb	r1, [r4, #12]
   29b98:	ldr	r0, [r4, #68]	; 0x44
   29b9c:	bl	262f8 <fputs@plt+0x14f10>
   29ba0:	mov	r6, r0
   29ba4:	str	sl, [r7]
   29ba8:	str	sl, [r7, #4]
   29bac:	b	29c0c <fputs@plt+0x18824>
   29bb0:	cmp	r0, #5
   29bb4:	ldrbne	r0, [r4, #4]
   29bb8:	cmpne	r0, #0
   29bbc:	bne	29bf0 <fputs@plt+0x18808>
   29bc0:	ldrb	r6, [r4, #13]
   29bc4:	mov	r0, r5
   29bc8:	bl	24b28 <fputs@plt+0x13740>
   29bcc:	cmp	r6, #0
   29bd0:	mov	r6, #0
   29bd4:	bne	29c0c <fputs@plt+0x18824>
   29bd8:	ldrb	r2, [r4, #9]
   29bdc:	ldr	r1, [r4, #180]	; 0xb4
   29be0:	ldr	r0, [r4]
   29be4:	bl	28e2c <fputs@plt+0x17a44>
   29be8:	mov	r6, r0
   29bec:	b	29c0c <fputs@plt+0x18824>
   29bf0:	mov	r0, r4
   29bf4:	mov	r1, r7
   29bf8:	bl	2b7e4 <fputs@plt+0x1a3fc>
   29bfc:	mov	r6, r0
   29c00:	mov	r0, #0
   29c04:	str	r0, [r4, #80]	; 0x50
   29c08:	str	r0, [r4, #84]	; 0x54
   29c0c:	ldr	r0, [r4, #60]	; 0x3c
   29c10:	bl	2985c <fputs@plt+0x18474>
   29c14:	str	r9, [r4, #48]	; 0x30
   29c18:	str	r9, [r4, #60]	; 0x3c
   29c1c:	ldr	r0, [r4, #212]	; 0xd4
   29c20:	bl	2b8e4 <fputs@plt+0x1a4fc>
   29c24:	ldr	r1, [r4, #28]
   29c28:	ldr	r0, [r4, #212]	; 0xd4
   29c2c:	bl	287ec <fputs@plt+0x17404>
   29c30:	mov	r0, r4
   29c34:	bl	24c74 <fputs@plt+0x1388c>
   29c38:	cmp	r0, #0
   29c3c:	beq	29c80 <fputs@plt+0x18898>
   29c40:	ldr	r0, [r4, #216]	; 0xd8
   29c44:	bl	292b8 <fputs@plt+0x17ed0>
   29c48:	cmp	r8, #0
   29c4c:	beq	29cc0 <fputs@plt+0x188d8>
   29c50:	cmp	r6, #0
   29c54:	bne	29cc0 <fputs@plt+0x188d8>
   29c58:	ldr	r0, [r4, #64]	; 0x40
   29c5c:	ldr	r1, [r0]
   29c60:	cmp	r1, #0
   29c64:	beq	29cbc <fputs@plt+0x188d4>
   29c68:	mov	r1, #22
   29c6c:	mov	r2, #0
   29c70:	bl	1fb28 <fputs@plt+0xe740>
   29c74:	subs	r6, r0, #12
   29c78:	movne	r6, r0
   29c7c:	b	29cc0 <fputs@plt+0x188d8>
   29c80:	cmp	r8, #0
   29c84:	beq	29c48 <fputs@plt+0x18860>
   29c88:	cmp	r6, #0
   29c8c:	bne	29c48 <fputs@plt+0x18860>
   29c90:	ldr	r1, [r4, #28]
   29c94:	ldr	r0, [r4, #36]	; 0x24
   29c98:	mov	r6, #0
   29c9c:	cmp	r0, r1
   29ca0:	bls	29c48 <fputs@plt+0x18860>
   29ca4:	mov	r0, r4
   29ca8:	bl	2b490 <fputs@plt+0x1a0a8>
   29cac:	mov	r6, r0
   29cb0:	cmp	r8, #0
   29cb4:	bne	29c50 <fputs@plt+0x18868>
   29cb8:	b	29cc0 <fputs@plt+0x188d8>
   29cbc:	mov	r6, #0
   29cc0:	ldrb	r0, [r4, #4]
   29cc4:	mov	r7, #0
   29cc8:	cmp	r0, #0
   29ccc:	mov	r5, #0
   29cd0:	bne	29d14 <fputs@plt+0x1892c>
   29cd4:	mov	r0, r4
   29cd8:	bl	24c74 <fputs@plt+0x1388c>
   29cdc:	cmp	r0, #0
   29ce0:	beq	29cfc <fputs@plt+0x18914>
   29ce4:	ldr	r0, [r4, #216]	; 0xd8
   29ce8:	mov	r5, #0
   29cec:	mov	r1, #0
   29cf0:	bl	2b910 <fputs@plt+0x1a528>
   29cf4:	cmp	r0, #0
   29cf8:	beq	29d14 <fputs@plt+0x1892c>
   29cfc:	mov	r0, r4
   29d00:	mov	r1, #1
   29d04:	bl	29954 <fputs@plt+0x1856c>
   29d08:	mov	r5, r0
   29d0c:	mov	r0, #0
   29d10:	strb	r0, [r4, #19]
   29d14:	strb	r7, [r4, #20]
   29d18:	mov	r0, #1
   29d1c:	strb	r0, [r4, #17]
   29d20:	cmp	r6, #0
   29d24:	movne	r5, r6
   29d28:	mov	r0, r5
   29d2c:	sub	sp, fp, #28
   29d30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29d34:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   29d38:	add	fp, sp, #24
   29d3c:	ldr	r5, [r0, #44]	; 0x2c
   29d40:	cmp	r5, #0
   29d44:	bne	29e40 <fputs@plt+0x18a58>
   29d48:	mov	r4, r0
   29d4c:	ldr	r0, [r0, #104]	; 0x68
   29d50:	mov	r5, #0
   29d54:	cmp	r0, r2
   29d58:	ble	29e40 <fputs@plt+0x18a58>
   29d5c:	mov	r9, r1
   29d60:	subs	r0, r1, #1
   29d64:	movwne	r0, #1
   29d68:	add	r8, r0, r2
   29d6c:	ldr	r1, [r4, #104]	; 0x68
   29d70:	cmp	r8, r1
   29d74:	bge	29dac <fputs@plt+0x189c4>
   29d78:	add	r0, r0, r2
   29d7c:	add	r0, r0, r0, lsl #1
   29d80:	mov	r1, #16
   29d84:	add	r7, r1, r0, lsl #4
   29d88:	mov	r6, r8
   29d8c:	ldr	r0, [r4, #100]	; 0x64
   29d90:	ldr	r0, [r0, r7]
   29d94:	bl	2985c <fputs@plt+0x18474>
   29d98:	add	r7, r7, #48	; 0x30
   29d9c:	add	r6, r6, #1
   29da0:	ldr	r0, [r4, #104]	; 0x68
   29da4:	cmp	r6, r0
   29da8:	blt	29d8c <fputs@plt+0x189a4>
   29dac:	str	r8, [r4, #104]	; 0x68
   29db0:	cmp	r9, #1
   29db4:	bne	29e04 <fputs@plt+0x18a1c>
   29db8:	cmp	r8, #0
   29dbc:	bne	29e40 <fputs@plt+0x18a58>
   29dc0:	ldr	r6, [r4, #72]	; 0x48
   29dc4:	ldr	r0, [r6]
   29dc8:	cmp	r0, #0
   29dcc:	beq	29e40 <fputs@plt+0x18a58>
   29dd0:	mov	r0, r6
   29dd4:	bl	299a8 <fputs@plt+0x185c0>
   29dd8:	mov	r7, #0
   29ddc:	cmp	r0, #0
   29de0:	mov	r5, #0
   29de4:	beq	29dfc <fputs@plt+0x18a14>
   29de8:	mov	r0, r6
   29dec:	mov	r2, #0
   29df0:	mov	r3, #0
   29df4:	bl	277dc <fputs@plt+0x163f4>
   29df8:	mov	r5, r0
   29dfc:	str	r7, [r4, #56]	; 0x38
   29e00:	b	29e40 <fputs@plt+0x18a58>
   29e04:	mov	r0, r4
   29e08:	bl	24c74 <fputs@plt+0x1388c>
   29e0c:	cmp	r0, #0
   29e10:	bne	29e24 <fputs@plt+0x18a3c>
   29e14:	ldr	r0, [r4, #68]	; 0x44
   29e18:	ldr	r0, [r0]
   29e1c:	cmp	r0, #0
   29e20:	beq	29e40 <fputs@plt+0x18a58>
   29e24:	cmp	r8, #0
   29e28:	beq	29e48 <fputs@plt+0x18a60>
   29e2c:	ldr	r0, [r4, #100]	; 0x64
   29e30:	add	r1, r8, r8, lsl #1
   29e34:	add	r0, r0, r1, lsl #4
   29e38:	sub	r1, r0, #48	; 0x30
   29e3c:	b	29e4c <fputs@plt+0x18a64>
   29e40:	mov	r0, r5
   29e44:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   29e48:	mov	r1, #0
   29e4c:	mov	r0, r4
   29e50:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   29e54:	b	2a1c8 <fputs@plt+0x18de0>
   29e58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29e5c:	add	fp, sp, #28
   29e60:	sub	sp, sp, #44	; 0x2c
   29e64:	mov	sl, r1
   29e68:	mov	r4, r0
   29e6c:	ldr	r7, [r0]
   29e70:	mov	r8, #0
   29e74:	str	r8, [sp, #24]
   29e78:	mov	r0, #1
   29e7c:	str	r0, [sp, #20]
   29e80:	ldr	r0, [r4, #68]	; 0x44
   29e84:	add	r1, sp, #32
   29e88:	bl	27484 <fputs@plt+0x1609c>
   29e8c:	cmp	r0, #0
   29e90:	beq	29e9c <fputs@plt+0x18ab4>
   29e94:	mov	r6, r0
   29e98:	b	29ec4 <fputs@plt+0x18adc>
   29e9c:	ldr	r1, [r4]
   29ea0:	ldr	r0, [r4, #68]	; 0x44
   29ea4:	ldr	r5, [r4, #208]	; 0xd0
   29ea8:	ldr	r1, [r1, #8]
   29eac:	add	r2, r1, #1
   29eb0:	mov	r1, r5
   29eb4:	bl	2b31c <fputs@plt+0x19f34>
   29eb8:	mov	r6, r0
   29ebc:	cmp	r0, #0
   29ec0:	beq	29f04 <fputs@plt+0x18b1c>
   29ec4:	ldrb	r0, [r4, #13]
   29ec8:	strb	r0, [r4, #19]
   29ecc:	cmp	sl, #0
   29ed0:	cmpne	r8, #0
   29ed4:	beq	29ef0 <fputs@plt+0x18b08>
   29ed8:	ldr	r3, [r4, #180]	; 0xb4
   29edc:	movw	r1, #21140	; 0x5294
   29ee0:	movt	r1, #8
   29ee4:	movw	r0, #539	; 0x21b
   29ee8:	mov	r2, r8
   29eec:	bl	15994 <fputs@plt+0x45ac>
   29ef0:	mov	r0, r4
   29ef4:	bl	24994 <fputs@plt+0x135ac>
   29ef8:	mov	r0, r6
   29efc:	sub	sp, fp, #28
   29f00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29f04:	ldrb	r0, [r5]
   29f08:	mov	r8, #0
   29f0c:	cmp	r0, #0
   29f10:	mov	r6, #0
   29f14:	beq	29f30 <fputs@plt+0x18b48>
   29f18:	add	r3, sp, #20
   29f1c:	mov	r0, r7
   29f20:	mov	r1, r5
   29f24:	mov	r2, #0
   29f28:	bl	2b488 <fputs@plt+0x1a0a0>
   29f2c:	mov	r6, r0
   29f30:	cmp	r6, #0
   29f34:	bne	2a118 <fputs@plt+0x18d30>
   29f38:	ldr	r0, [sp, #20]
   29f3c:	cmp	r0, #0
   29f40:	beq	2a118 <fputs@plt+0x18d30>
   29f44:	add	r7, r4, #80	; 0x50
   29f48:	add	r0, r4, #88	; 0x58
   29f4c:	str	r0, [sp, #16]
   29f50:	mov	r0, #0
   29f54:	str	r0, [r7]
   29f58:	str	r0, [r7, #4]
   29f5c:	add	r5, sp, #24
   29f60:	mov	r9, sl
   29f64:	mov	r8, #0
   29f68:	b	29f78 <fputs@plt+0x18b90>
   29f6c:	ldr	r0, [sp, #28]
   29f70:	cmp	r0, #0
   29f74:	bne	2a064 <fputs@plt+0x18c7c>
   29f78:	ldr	r2, [sp, #32]
   29f7c:	ldr	r3, [sp, #36]	; 0x24
   29f80:	add	r0, sp, #28
   29f84:	stm	sp, {r0, r5}
   29f88:	mov	r0, r4
   29f8c:	mov	r1, sl
   29f90:	bl	2a8c8 <fputs@plt+0x194e0>
   29f94:	cmp	r0, #0
   29f98:	bne	2a0e0 <fputs@plt+0x18cf8>
   29f9c:	ldr	r0, [sp, #28]
   29fa0:	cmn	r0, #1
   29fa4:	bne	29fd0 <fputs@plt+0x18be8>
   29fa8:	ldr	r0, [r4, #156]	; 0x9c
   29fac:	ldr	r2, [r4, #160]	; 0xa0
   29fb0:	ldr	r1, [sp, #32]
   29fb4:	ldr	r3, [sp, #36]	; 0x24
   29fb8:	subs	r0, r1, r0
   29fbc:	sbc	r1, r3, #0
   29fc0:	add	r2, r2, #8
   29fc4:	asr	r3, r2, #31
   29fc8:	bl	7e668 <fputs@plt+0x6d280>
   29fcc:	str	r0, [sp, #28]
   29fd0:	ldr	r0, [sp, #28]
   29fd4:	orrs	r0, r0, sl
   29fd8:	bne	2a02c <fputs@plt+0x18c44>
   29fdc:	ldrd	r0, [r7]
   29fe0:	ldr	r2, [r4, #156]	; 0x9c
   29fe4:	ldr	r3, [sp, #16]
   29fe8:	ldr	r6, [r3]
   29fec:	ldr	r3, [r3, #4]
   29ff0:	adds	r2, r6, r2
   29ff4:	eor	r2, r2, r0
   29ff8:	adc	r3, r3, #0
   29ffc:	eor	r3, r3, r1
   2a000:	orrs	r2, r2, r3
   2a004:	bne	2a02c <fputs@plt+0x18c44>
   2a008:	ldr	r2, [sp, #32]
   2a00c:	ldr	r3, [sp, #36]	; 0x24
   2a010:	subs	r0, r2, r0
   2a014:	sbc	r1, r3, r1
   2a018:	ldr	r2, [r4, #160]	; 0xa0
   2a01c:	add	r2, r2, #8
   2a020:	asr	r3, r2, #31
   2a024:	bl	7e668 <fputs@plt+0x6d280>
   2a028:	str	r0, [sp, #28]
   2a02c:	ldr	r0, [r4, #156]	; 0x9c
   2a030:	ldrd	r2, [r7]
   2a034:	eor	r0, r2, r0
   2a038:	orrs	r0, r0, r3
   2a03c:	bne	29f6c <fputs@plt+0x18b84>
   2a040:	ldr	r5, [sp, #24]
   2a044:	mov	r0, r4
   2a048:	mov	r1, r5
   2a04c:	bl	2b490 <fputs@plt+0x1a0a8>
   2a050:	cmp	r0, #0
   2a054:	bne	29e94 <fputs@plt+0x18aac>
   2a058:	str	r5, [r4, #28]
   2a05c:	add	r5, sp, #24
   2a060:	b	29f6c <fputs@plt+0x18b84>
   2a064:	str	r8, [sp, #12]
   2a068:	mov	r5, #0
   2a06c:	ldr	r8, [sp, #28]
   2a070:	cmp	r9, #0
   2a074:	movne	r0, r4
   2a078:	blne	286e0 <fputs@plt+0x172f8>
   2a07c:	mov	r0, #0
   2a080:	str	r0, [sp]
   2a084:	mov	r0, r4
   2a088:	mov	r1, r7
   2a08c:	mov	r2, #0
   2a090:	mov	r3, #1
   2a094:	bl	2a530 <fputs@plt+0x19148>
   2a098:	cmp	r0, #0
   2a09c:	bne	2a0b4 <fputs@plt+0x18ccc>
   2a0a0:	add	r5, r5, #1
   2a0a4:	mov	r9, #0
   2a0a8:	cmp	r5, r8
   2a0ac:	bcc	2a070 <fputs@plt+0x18c88>
   2a0b0:	b	2a0cc <fputs@plt+0x18ce4>
   2a0b4:	mov	r6, r0
   2a0b8:	cmp	r0, #101	; 0x65
   2a0bc:	bne	2a0f0 <fputs@plt+0x18d08>
   2a0c0:	ldr	r0, [sp, #32]
   2a0c4:	ldr	r1, [sp, #36]	; 0x24
   2a0c8:	strd	r0, [r7]
   2a0cc:	ldr	r8, [sp, #12]
   2a0d0:	add	r8, r8, r5
   2a0d4:	mov	r9, #0
   2a0d8:	add	r5, sp, #24
   2a0dc:	b	29f78 <fputs@plt+0x18b90>
   2a0e0:	mov	r6, r0
   2a0e4:	cmp	r0, #101	; 0x65
   2a0e8:	beq	2a104 <fputs@plt+0x18d1c>
   2a0ec:	b	2a118 <fputs@plt+0x18d30>
   2a0f0:	movw	r0, #522	; 0x20a
   2a0f4:	cmp	r6, r0
   2a0f8:	bne	2a110 <fputs@plt+0x18d28>
   2a0fc:	ldr	r8, [sp, #12]
   2a100:	add	r8, r8, r5
   2a104:	ldrb	r0, [r4, #13]
   2a108:	strb	r0, [r4, #19]
   2a10c:	b	2a128 <fputs@plt+0x18d40>
   2a110:	ldr	r8, [sp, #12]
   2a114:	add	r8, r8, r5
   2a118:	ldrb	r0, [r4, #13]
   2a11c:	strb	r0, [r4, #19]
   2a120:	cmp	r6, #0
   2a124:	bne	29ecc <fputs@plt+0x18ae4>
   2a128:	ldr	r1, [r4]
   2a12c:	ldr	r0, [r4, #68]	; 0x44
   2a130:	ldr	r7, [r4, #208]	; 0xd0
   2a134:	ldr	r1, [r1, #8]
   2a138:	add	r2, r1, #1
   2a13c:	mov	r1, r7
   2a140:	bl	2b31c <fputs@plt+0x19f34>
   2a144:	cmp	r0, #0
   2a148:	bne	2a1b8 <fputs@plt+0x18dd0>
   2a14c:	ldrb	r0, [r4, #17]
   2a150:	sub	r0, r0, #1
   2a154:	uxtb	r0, r0
   2a158:	cmp	r0, #3
   2a15c:	bcc	2a174 <fputs@plt+0x18d8c>
   2a160:	mov	r0, r4
   2a164:	mov	r1, #0
   2a168:	bl	17d38 <fputs@plt+0x6950>
   2a16c:	cmp	r0, #0
   2a170:	bne	2a1b8 <fputs@plt+0x18dd0>
   2a174:	ldrb	r1, [r7]
   2a178:	cmp	r1, #0
   2a17c:	movwne	r1, #1
   2a180:	mov	r0, r4
   2a184:	mov	r2, #0
   2a188:	bl	29ac4 <fputs@plt+0x186dc>
   2a18c:	cmp	r0, #0
   2a190:	bne	2a1b8 <fputs@plt+0x18dd0>
   2a194:	ldrb	r0, [r7]
   2a198:	cmp	r0, #0
   2a19c:	beq	2a1c0 <fputs@plt+0x18dd8>
   2a1a0:	ldr	r0, [sp, #20]
   2a1a4:	cmp	r0, #0
   2a1a8:	beq	2a1c0 <fputs@plt+0x18dd8>
   2a1ac:	mov	r0, r4
   2a1b0:	mov	r1, r7
   2a1b4:	bl	2b590 <fputs@plt+0x1a1a8>
   2a1b8:	mov	r6, r0
   2a1bc:	b	29ecc <fputs@plt+0x18ae4>
   2a1c0:	mov	r6, #0
   2a1c4:	b	29ecc <fputs@plt+0x18ae4>
   2a1c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a1cc:	add	fp, sp, #28
   2a1d0:	sub	sp, sp, #36	; 0x24
   2a1d4:	mov	r7, r1
   2a1d8:	mov	r6, r0
   2a1dc:	cmp	r1, #0
   2a1e0:	beq	2a204 <fputs@plt+0x18e1c>
   2a1e4:	ldr	r0, [r7, #20]
   2a1e8:	bl	25b2c <fputs@plt+0x14744>
   2a1ec:	str	r0, [sp, #20]
   2a1f0:	cmp	r0, #0
   2a1f4:	bne	2a20c <fputs@plt+0x18e24>
   2a1f8:	mov	r0, #7
   2a1fc:	sub	sp, fp, #28
   2a200:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a204:	mov	r0, #0
   2a208:	str	r0, [sp, #20]
   2a20c:	add	r5, r6, #80	; 0x50
   2a210:	add	r0, r6, #32
   2a214:	cmp	r7, #0
   2a218:	addne	r0, r7, #20
   2a21c:	ldr	r0, [r0]
   2a220:	ldrb	r1, [r6, #13]
   2a224:	strb	r1, [r6, #19]
   2a228:	str	r0, [r6, #28]
   2a22c:	cmp	r7, #0
   2a230:	beq	2a29c <fputs@plt+0x18eb4>
   2a234:	ldm	r5, {r4, r9}
   2a238:	mov	r0, r6
   2a23c:	bl	24c74 <fputs@plt+0x1388c>
   2a240:	cmp	r0, #0
   2a244:	str	r7, [sp, #12]
   2a248:	bne	2a2c4 <fputs@plt+0x18edc>
   2a24c:	ldm	r7, {r0, r1, r8}
   2a250:	ldr	r7, [r7, #12]
   2a254:	strd	r0, [r5]
   2a258:	orrs	r0, r8, r7
   2a25c:	moveq	r7, r9
   2a260:	moveq	r8, r4
   2a264:	mov	sl, #1
   2a268:	ldrd	r0, [r5]
   2a26c:	subs	r0, r0, r8
   2a270:	sbcs	r0, r1, r7
   2a274:	bge	2a2d0 <fputs@plt+0x18ee8>
   2a278:	str	sl, [sp]
   2a27c:	mov	r0, r6
   2a280:	mov	r1, r5
   2a284:	ldr	r2, [sp, #20]
   2a288:	mov	r3, #1
   2a28c:	bl	2a530 <fputs@plt+0x19148>
   2a290:	cmp	r0, #0
   2a294:	beq	2a268 <fputs@plt+0x18e80>
   2a298:	b	2a3e8 <fputs@plt+0x19000>
   2a29c:	mov	r0, r6
   2a2a0:	bl	24c74 <fputs@plt+0x1388c>
   2a2a4:	cmp	r0, #0
   2a2a8:	beq	2a2bc <fputs@plt+0x18ed4>
   2a2ac:	mov	r0, r6
   2a2b0:	sub	sp, fp, #28
   2a2b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a2b8:	b	2a4c4 <fputs@plt+0x190dc>
   2a2bc:	str	r7, [sp, #12]
   2a2c0:	ldm	r5, {r4, r9}
   2a2c4:	mov	r0, #0
   2a2c8:	str	r0, [r5]
   2a2cc:	str	r0, [r5, #4]
   2a2d0:	add	r0, r6, #88	; 0x58
   2a2d4:	str	r0, [sp, #16]
   2a2d8:	b	2a2e8 <fputs@plt+0x18f00>
   2a2dc:	mov	r7, #0
   2a2e0:	cmp	r7, #0
   2a2e4:	bne	2a3e4 <fputs@plt+0x18ffc>
   2a2e8:	ldrd	r0, [r5]
   2a2ec:	subs	r0, r0, r4
   2a2f0:	sbcs	r0, r1, r9
   2a2f4:	bge	2a3f8 <fputs@plt+0x19010>
   2a2f8:	mov	r0, #0
   2a2fc:	str	r0, [sp, #24]
   2a300:	add	r0, sp, #24
   2a304:	str	r0, [sp]
   2a308:	add	r0, sp, #32
   2a30c:	str	r0, [sp, #4]
   2a310:	mov	r0, r6
   2a314:	mov	r1, #0
   2a318:	mov	r2, r4
   2a31c:	mov	r3, r9
   2a320:	bl	2a8c8 <fputs@plt+0x194e0>
   2a324:	mov	r7, r0
   2a328:	ldr	r0, [sp, #24]
   2a32c:	cmp	r0, #0
   2a330:	bne	2a37c <fputs@plt+0x18f94>
   2a334:	ldrd	r0, [r5]
   2a338:	ldr	r2, [r6, #156]	; 0x9c
   2a33c:	ldr	r3, [sp, #16]
   2a340:	ldr	r8, [r3]
   2a344:	ldr	r3, [r3, #4]
   2a348:	adds	r2, r8, r2
   2a34c:	eor	r2, r2, r0
   2a350:	adc	r3, r3, #0
   2a354:	eor	r3, r3, r1
   2a358:	orrs	r2, r2, r3
   2a35c:	bne	2a37c <fputs@plt+0x18f94>
   2a360:	subs	r0, r4, r0
   2a364:	sbc	r1, r9, r1
   2a368:	ldr	r2, [r6, #160]	; 0xa0
   2a36c:	add	r2, r2, #8
   2a370:	asr	r3, r2, #31
   2a374:	bl	7e668 <fputs@plt+0x6d280>
   2a378:	str	r0, [sp, #24]
   2a37c:	cmp	r7, #0
   2a380:	bne	2a2e0 <fputs@plt+0x18ef8>
   2a384:	ldr	r0, [sp, #24]
   2a388:	cmp	r0, #0
   2a38c:	beq	2a2e0 <fputs@plt+0x18ef8>
   2a390:	mov	r8, #1
   2a394:	ldr	sl, [sp, #24]
   2a398:	ldrd	r0, [r5]
   2a39c:	subs	r0, r0, r4
   2a3a0:	sbcs	r0, r1, r9
   2a3a4:	bge	2a2dc <fputs@plt+0x18ef4>
   2a3a8:	mov	r0, #1
   2a3ac:	str	r0, [sp]
   2a3b0:	mov	r0, r6
   2a3b4:	mov	r1, r5
   2a3b8:	ldr	r2, [sp, #20]
   2a3bc:	mov	r3, #1
   2a3c0:	bl	2a530 <fputs@plt+0x19148>
   2a3c4:	mov	r7, r0
   2a3c8:	cmp	r0, #0
   2a3cc:	bne	2a2e0 <fputs@plt+0x18ef8>
   2a3d0:	add	r0, r8, #1
   2a3d4:	cmp	r8, sl
   2a3d8:	mov	r8, r0
   2a3dc:	bcc	2a398 <fputs@plt+0x18fb0>
   2a3e0:	b	2a2e0 <fputs@plt+0x18ef8>
   2a3e4:	mov	r0, r7
   2a3e8:	ldr	r7, [sp, #12]
   2a3ec:	cmp	r7, #0
   2a3f0:	bne	2a408 <fputs@plt+0x19020>
   2a3f4:	b	2a4a0 <fputs@plt+0x190b8>
   2a3f8:	ldr	r7, [sp, #12]
   2a3fc:	mov	r0, #0
   2a400:	cmp	r7, #0
   2a404:	beq	2a4a0 <fputs@plt+0x190b8>
   2a408:	mov	r8, r0
   2a40c:	ldr	r0, [r7, #24]
   2a410:	ldr	r1, [r6, #160]	; 0xa0
   2a414:	add	r1, r1, #4
   2a418:	umull	r2, r3, r1, r0
   2a41c:	str	r2, [sp, #24]
   2a420:	asr	r1, r1, #31
   2a424:	mla	r0, r1, r0, r3
   2a428:	str	r0, [sp, #28]
   2a42c:	mov	r0, r6
   2a430:	bl	24c74 <fputs@plt+0x1388c>
   2a434:	cmp	r0, #0
   2a438:	beq	2a48c <fputs@plt+0x190a4>
   2a43c:	ldr	r0, [r6, #216]	; 0xd8
   2a440:	add	r1, r7, #28
   2a444:	bl	2ab10 <fputs@plt+0x19728>
   2a448:	ldr	r0, [r7, #24]
   2a44c:	sub	r7, r0, #1
   2a450:	mov	sl, #1
   2a454:	add	r8, sp, #24
   2a458:	add	r7, r7, #1
   2a45c:	ldr	r0, [r6, #56]	; 0x38
   2a460:	cmp	r7, r0
   2a464:	bcs	2a49c <fputs@plt+0x190b4>
   2a468:	str	sl, [sp]
   2a46c:	mov	r0, r6
   2a470:	mov	r1, r8
   2a474:	ldr	r2, [sp, #20]
   2a478:	mov	r3, #0
   2a47c:	bl	2a530 <fputs@plt+0x19148>
   2a480:	cmp	r0, #0
   2a484:	beq	2a458 <fputs@plt+0x19070>
   2a488:	b	2a4a0 <fputs@plt+0x190b8>
   2a48c:	mov	r0, r8
   2a490:	cmp	r8, #0
   2a494:	bne	2a4a0 <fputs@plt+0x190b8>
   2a498:	b	2a448 <fputs@plt+0x19060>
   2a49c:	mov	r0, #0
   2a4a0:	mov	r6, r0
   2a4a4:	ldr	r0, [sp, #20]
   2a4a8:	bl	2985c <fputs@plt+0x18474>
   2a4ac:	mov	r0, r6
   2a4b0:	cmp	r6, #0
   2a4b4:	stmeq	r5, {r4, r9}
   2a4b8:	moveq	r0, #0
   2a4bc:	sub	sp, fp, #28
   2a4c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a4c4:	push	{r4, r5, r6, sl, fp, lr}
   2a4c8:	add	fp, sp, #16
   2a4cc:	mov	r4, r0
   2a4d0:	ldr	r1, [r0, #32]
   2a4d4:	ldr	r0, [r0, #216]	; 0xd8
   2a4d8:	str	r1, [r4, #28]
   2a4dc:	mov	r1, r4
   2a4e0:	bl	2ab58 <fputs@plt+0x19770>
   2a4e4:	mov	r5, r0
   2a4e8:	ldr	r0, [r4, #212]	; 0xd4
   2a4ec:	bl	2acc0 <fputs@plt+0x198d8>
   2a4f0:	cmp	r0, #0
   2a4f4:	beq	2a528 <fputs@plt+0x19140>
   2a4f8:	cmp	r5, #0
   2a4fc:	bne	2a528 <fputs@plt+0x19140>
   2a500:	ldr	r6, [r0, #12]
   2a504:	ldr	r1, [r0, #20]
   2a508:	mov	r0, r4
   2a50c:	bl	2ac1c <fputs@plt+0x19834>
   2a510:	mov	r5, r0
   2a514:	cmp	r6, #0
   2a518:	beq	2a528 <fputs@plt+0x19140>
   2a51c:	cmp	r5, #0
   2a520:	mov	r0, r6
   2a524:	beq	2a500 <fputs@plt+0x19118>
   2a528:	mov	r0, r5
   2a52c:	pop	{r4, r5, r6, sl, fp, pc}
   2a530:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a534:	add	fp, sp, #28
   2a538:	sub	sp, sp, #36	; 0x24
   2a53c:	mov	sl, r3
   2a540:	mov	r9, r2
   2a544:	mov	r5, r1
   2a548:	mov	r4, r0
   2a54c:	mov	r0, #72	; 0x48
   2a550:	cmp	r3, #0
   2a554:	movwne	r0, #68	; 0x44
   2a558:	ldr	r8, [r4, r0]
   2a55c:	ldr	r6, [r4, #208]	; 0xd0
   2a560:	ldrd	r2, [r1]
   2a564:	add	r0, sp, #28
   2a568:	str	r0, [sp]
   2a56c:	mov	r0, r8
   2a570:	bl	2b25c <fputs@plt+0x19e74>
   2a574:	mov	r7, r0
   2a578:	cmp	r0, #0
   2a57c:	bne	2a5ac <fputs@plt+0x191c4>
   2a580:	ldr	r2, [r4, #160]	; 0xa0
   2a584:	ldrd	r0, [r5]
   2a588:	adds	r0, r0, #4
   2a58c:	adc	r1, r1, #0
   2a590:	stm	sp, {r0, r1}
   2a594:	mov	r0, r8
   2a598:	mov	r1, r6
   2a59c:	bl	27490 <fputs@plt+0x160a8>
   2a5a0:	mov	r7, r0
   2a5a4:	cmp	r0, #0
   2a5a8:	beq	2a5b8 <fputs@plt+0x191d0>
   2a5ac:	mov	r0, r7
   2a5b0:	sub	sp, fp, #28
   2a5b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a5b8:	ldr	r0, [r4, #160]	; 0xa0
   2a5bc:	add	r1, r0, sl, lsl #2
   2a5c0:	add	r1, r1, #4
   2a5c4:	ldrd	r2, [r5]
   2a5c8:	adds	ip, r2, r1
   2a5cc:	adc	r3, r3, r1, asr #31
   2a5d0:	str	ip, [r5]
   2a5d4:	str	r3, [r5, #4]
   2a5d8:	mov	r7, #101	; 0x65
   2a5dc:	ldr	r1, [sp, #28]
   2a5e0:	cmp	r1, #0
   2a5e4:	beq	2a5ac <fputs@plt+0x191c4>
   2a5e8:	movw	r2, #41896	; 0xa3a8
   2a5ec:	movt	r2, #9
   2a5f0:	ldr	r2, [r2]
   2a5f4:	sdiv	r0, r2, r0
   2a5f8:	add	r0, r0, #1
   2a5fc:	cmp	r1, r0
   2a600:	beq	2a5ac <fputs@plt+0x191c4>
   2a604:	ldr	r0, [r4, #28]
   2a608:	mov	r7, #0
   2a60c:	cmp	r1, r0
   2a610:	bhi	2a5ac <fputs@plt+0x191c4>
   2a614:	str	r3, [sp, #12]
   2a618:	str	ip, [sp, #16]
   2a61c:	mov	r0, r9
   2a620:	str	r1, [sp, #20]
   2a624:	bl	2b2a0 <fputs@plt+0x19eb8>
   2a628:	cmp	r0, #0
   2a62c:	bne	2a5ac <fputs@plt+0x191c4>
   2a630:	mov	r1, r6
   2a634:	cmp	sl, #0
   2a638:	beq	2a69c <fputs@plt+0x192b4>
   2a63c:	add	r0, sp, #24
   2a640:	str	r0, [sp]
   2a644:	ldr	r0, [sp, #16]
   2a648:	subs	r2, r0, #4
   2a64c:	ldr	r0, [sp, #12]
   2a650:	sbc	r3, r0, #0
   2a654:	mov	r0, r8
   2a658:	mov	r8, r1
   2a65c:	bl	2b25c <fputs@plt+0x19e74>
   2a660:	mov	r7, r0
   2a664:	cmp	r0, #0
   2a668:	bne	2a5ac <fputs@plt+0x191c4>
   2a66c:	mov	r1, r8
   2a670:	ldr	r0, [fp, #8]
   2a674:	cmp	r0, #0
   2a678:	bne	2a69c <fputs@plt+0x192b4>
   2a67c:	mov	r0, r4
   2a680:	mov	r1, r8
   2a684:	bl	2b2c4 <fputs@plt+0x19edc>
   2a688:	ldr	r1, [sp, #24]
   2a68c:	cmp	r0, r1
   2a690:	mov	r1, r8
   2a694:	mov	r7, #101	; 0x65
   2a698:	bne	2a5ac <fputs@plt+0x191c4>
   2a69c:	cmp	r9, #0
   2a6a0:	beq	2a6c4 <fputs@plt+0x192dc>
   2a6a4:	mov	r0, r9
   2a6a8:	mov	r7, r1
   2a6ac:	ldr	r1, [sp, #20]
   2a6b0:	bl	2595c <fputs@plt+0x14574>
   2a6b4:	mov	r1, r7
   2a6b8:	mov	r7, r0
   2a6bc:	cmp	r0, #0
   2a6c0:	bne	2a5ac <fputs@plt+0x191c4>
   2a6c4:	ldr	r0, [sp, #20]
   2a6c8:	cmp	r0, #1
   2a6cc:	mov	r9, r1
   2a6d0:	bne	2a6e4 <fputs@plt+0x192fc>
   2a6d4:	ldrb	r0, [r9, #20]
   2a6d8:	ldrsh	r1, [r4, #150]	; 0x96
   2a6dc:	cmp	r1, r0
   2a6e0:	strhne	r0, [r4, #150]	; 0x96
   2a6e4:	mov	r0, r4
   2a6e8:	bl	24c74 <fputs@plt+0x1388c>
   2a6ec:	mov	r1, r0
   2a6f0:	mov	r0, #0
   2a6f4:	cmp	r1, #0
   2a6f8:	bne	2a708 <fputs@plt+0x19320>
   2a6fc:	mov	r0, r4
   2a700:	ldr	r1, [sp, #20]
   2a704:	bl	2ad38 <fputs@plt+0x19950>
   2a708:	str	r0, [sp, #32]
   2a70c:	cmp	sl, #0
   2a710:	beq	2a744 <fputs@plt+0x1935c>
   2a714:	ldrb	r1, [r4, #7]
   2a718:	mov	r2, #1
   2a71c:	cmp	r1, #0
   2a720:	bne	2a760 <fputs@plt+0x19378>
   2a724:	ldm	r5, {r1, r7}
   2a728:	ldrd	r8, [r4, #88]	; 0x58
   2a72c:	mov	r2, #0
   2a730:	subs	r1, r8, r1
   2a734:	sbcs	r1, r9, r7
   2a738:	mov	r9, r6
   2a73c:	movwge	r2, #1
   2a740:	b	2a760 <fputs@plt+0x19378>
   2a744:	cmp	r0, #0
   2a748:	beq	2a75c <fputs@plt+0x19374>
   2a74c:	ldrh	r1, [r0, #24]
   2a750:	mov	r2, #1
   2a754:	bic	r2, r2, r1, lsr #3
   2a758:	b	2a760 <fputs@plt+0x19378>
   2a75c:	mov	r2, #1
   2a760:	ldr	r1, [r4, #64]	; 0x40
   2a764:	ldr	r3, [r1]
   2a768:	cmp	r3, #0
   2a76c:	cmpne	r2, #0
   2a770:	bne	2a808 <fputs@plt+0x19420>
   2a774:	mov	r7, #0
   2a778:	cmp	sl, #0
   2a77c:	cmpeq	r0, #0
   2a780:	beq	2a874 <fputs@plt+0x1948c>
   2a784:	ldr	r6, [sp, #32]
   2a788:	cmp	r6, #0
   2a78c:	beq	2a5ac <fputs@plt+0x191c4>
   2a790:	ldr	r2, [r4, #160]	; 0xa0
   2a794:	ldr	r8, [r6, #4]
   2a798:	mov	r0, r8
   2a79c:	mov	r1, r9
   2a7a0:	bl	11244 <memcpy@plt>
   2a7a4:	ldr	r1, [r4, #204]	; 0xcc
   2a7a8:	mov	r0, r6
   2a7ac:	blx	r1
   2a7b0:	cmp	sl, #0
   2a7b4:	beq	2a7e0 <fputs@plt+0x193f8>
   2a7b8:	ldr	r0, [fp, #8]
   2a7bc:	cmp	r0, #0
   2a7c0:	beq	2a7d8 <fputs@plt+0x193f0>
   2a7c4:	ldrd	r0, [r5]
   2a7c8:	ldrd	r2, [r4, #88]	; 0x58
   2a7cc:	subs	r0, r2, r0
   2a7d0:	sbcs	r0, r3, r1
   2a7d4:	blt	2a7e0 <fputs@plt+0x193f8>
   2a7d8:	mov	r0, r6
   2a7dc:	bl	250e4 <fputs@plt+0x13cfc>
   2a7e0:	ldr	r0, [sp, #20]
   2a7e4:	cmp	r0, #1
   2a7e8:	bne	2a7fc <fputs@plt+0x19414>
   2a7ec:	add	r0, r8, #24
   2a7f0:	vld1.8	{d16-d17}, [r0]
   2a7f4:	add	r0, r4, #112	; 0x70
   2a7f8:	vst1.8	{d16-d17}, [r0]
   2a7fc:	mov	r0, r6
   2a800:	bl	2b030 <fputs@plt+0x19c48>
   2a804:	b	2a5ac <fputs@plt+0x191c4>
   2a808:	ldrb	r2, [r4, #17]
   2a80c:	sub	r2, r2, #1
   2a810:	uxtb	r2, r2
   2a814:	cmp	r2, #3
   2a818:	bcc	2a774 <fputs@plt+0x1938c>
   2a81c:	ldr	r2, [r4, #160]	; 0xa0
   2a820:	ldr	r7, [sp, #20]
   2a824:	sub	r0, r7, #1
   2a828:	umull	ip, r3, r2, r0
   2a82c:	asr	r6, r2, #31
   2a830:	mla	r0, r6, r0, r3
   2a834:	str	ip, [sp]
   2a838:	str	r0, [sp, #4]
   2a83c:	mov	r0, r1
   2a840:	mov	r1, r9
   2a844:	bl	17cd8 <fputs@plt+0x68f0>
   2a848:	mov	r1, r7
   2a84c:	mov	r7, r0
   2a850:	ldr	r0, [r4, #36]	; 0x24
   2a854:	cmp	r1, r0
   2a858:	strhi	r1, [r4, #36]	; 0x24
   2a85c:	ldr	r0, [r4, #96]	; 0x60
   2a860:	cmp	r0, #0
   2a864:	beq	2a784 <fputs@plt+0x1939c>
   2a868:	mov	r2, r9
   2a86c:	bl	26194 <fputs@plt+0x14dac>
   2a870:	b	2a784 <fputs@plt+0x1939c>
   2a874:	ldrb	r0, [r4, #21]
   2a878:	orr	r0, r0, #2
   2a87c:	strb	r0, [r4, #21]
   2a880:	add	r2, sp, #32
   2a884:	mov	r0, r4
   2a888:	ldr	r1, [sp, #20]
   2a88c:	mov	r3, #1
   2a890:	bl	17368 <fputs@plt+0x5f80>
   2a894:	mov	r7, r0
   2a898:	ldrb	r0, [r4, #21]
   2a89c:	and	r0, r0, #253	; 0xfd
   2a8a0:	strb	r0, [r4, #21]
   2a8a4:	cmp	r7, #0
   2a8a8:	bne	2a5ac <fputs@plt+0x191c4>
   2a8ac:	ldr	r0, [sp, #32]
   2a8b0:	ldrh	r1, [r0, #24]
   2a8b4:	bic	r1, r1, #16
   2a8b8:	strh	r1, [r0, #24]
   2a8bc:	bl	2b2f4 <fputs@plt+0x19f0c>
   2a8c0:	mov	r7, #0
   2a8c4:	b	2a784 <fputs@plt+0x1939c>
   2a8c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a8cc:	add	fp, sp, #28
   2a8d0:	sub	sp, sp, #28
   2a8d4:	mov	r4, r3
   2a8d8:	mov	r5, r2
   2a8dc:	mov	r7, r1
   2a8e0:	mov	r8, r0
   2a8e4:	bl	27944 <fputs@plt+0x1655c>
   2a8e8:	mov	r9, r0
   2a8ec:	mov	r6, r1
   2a8f0:	mov	sl, r8
   2a8f4:	str	r0, [sl, #80]!	; 0x50
   2a8f8:	str	r1, [sl, #4]
   2a8fc:	ldr	r0, [sl, #76]	; 0x4c
   2a900:	adds	r1, r9, r0
   2a904:	adc	r2, r6, #0
   2a908:	mov	r0, #101	; 0x65
   2a90c:	subs	r1, r5, r1
   2a910:	sbcs	r1, r4, r2
   2a914:	blt	2aa7c <fputs@plt+0x19694>
   2a918:	cmp	r7, #0
   2a91c:	bne	2a938 <fputs@plt+0x19550>
   2a920:	add	r0, sl, #8
   2a924:	ldrd	r0, [r0]
   2a928:	eor	r1, r6, r1
   2a92c:	eor	r0, r9, r0
   2a930:	orrs	r0, r0, r1
   2a934:	beq	2a978 <fputs@plt+0x19590>
   2a938:	ldr	r0, [r8, #68]	; 0x44
   2a93c:	str	r9, [sp]
   2a940:	str	r6, [sp, #4]
   2a944:	add	r1, sp, #20
   2a948:	mov	r2, #8
   2a94c:	bl	27490 <fputs@plt+0x160a8>
   2a950:	cmp	r0, #0
   2a954:	bne	2aa7c <fputs@plt+0x19694>
   2a958:	add	r0, sp, #20
   2a95c:	movw	r1, #6980	; 0x1b44
   2a960:	movt	r1, #8
   2a964:	mov	r2, #8
   2a968:	bl	11250 <bcmp@plt>
   2a96c:	cmp	r0, #0
   2a970:	mov	r0, #101	; 0x65
   2a974:	bne	2aa7c <fputs@plt+0x19694>
   2a978:	ldr	r1, [fp, #8]
   2a97c:	ldr	r0, [r8, #68]	; 0x44
   2a980:	str	r1, [sp]
   2a984:	adds	r2, r9, #8
   2a988:	adc	r3, r6, #0
   2a98c:	bl	2b25c <fputs@plt+0x19e74>
   2a990:	cmp	r0, #0
   2a994:	bne	2aa7c <fputs@plt+0x19694>
   2a998:	ldr	r0, [r8, #68]	; 0x44
   2a99c:	add	r1, r8, #52	; 0x34
   2a9a0:	str	r1, [sp]
   2a9a4:	adds	r2, r9, #12
   2a9a8:	adc	r3, r6, #0
   2a9ac:	bl	2b25c <fputs@plt+0x19e74>
   2a9b0:	cmp	r0, #0
   2a9b4:	bne	2aa7c <fputs@plt+0x19694>
   2a9b8:	ldr	r1, [fp, #12]
   2a9bc:	ldr	r0, [r8, #68]	; 0x44
   2a9c0:	str	r1, [sp]
   2a9c4:	adds	r2, r9, #16
   2a9c8:	adc	r3, r6, #0
   2a9cc:	bl	2b25c <fputs@plt+0x19e74>
   2a9d0:	cmp	r0, #0
   2a9d4:	bne	2aa7c <fputs@plt+0x19694>
   2a9d8:	ldrd	r0, [sl]
   2a9dc:	orrs	r0, r0, r1
   2a9e0:	mov	r0, #0
   2a9e4:	beq	2aa04 <fputs@plt+0x1961c>
   2a9e8:	ldr	r1, [r8, #156]	; 0x9c
   2a9ec:	ldrd	r2, [sl]
   2a9f0:	adds	r2, r2, r1
   2a9f4:	adc	r3, r3, #0
   2a9f8:	strd	r2, [sl]
   2a9fc:	sub	sp, fp, #28
   2aa00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aa04:	ldr	r0, [r8, #68]	; 0x44
   2aa08:	add	r1, sp, #12
   2aa0c:	str	r1, [sp]
   2aa10:	adds	r2, r9, #20
   2aa14:	adc	r3, r6, #0
   2aa18:	bl	2b25c <fputs@plt+0x19e74>
   2aa1c:	cmp	r0, #0
   2aa20:	bne	2aa7c <fputs@plt+0x19694>
   2aa24:	ldr	r0, [r8, #68]	; 0x44
   2aa28:	add	r1, sp, #16
   2aa2c:	str	r1, [sp]
   2aa30:	adds	r2, r9, #24
   2aa34:	adc	r3, r6, #0
   2aa38:	bl	2b25c <fputs@plt+0x19e74>
   2aa3c:	cmp	r0, #0
   2aa40:	bne	2aa7c <fputs@plt+0x19694>
   2aa44:	ldr	r0, [sp, #16]
   2aa48:	cmp	r0, #0
   2aa4c:	bne	2aa58 <fputs@plt+0x19670>
   2aa50:	ldr	r0, [r8, #160]	; 0xa0
   2aa54:	str	r0, [sp, #16]
   2aa58:	ldr	r1, [sp, #16]
   2aa5c:	sub	r2, r1, #512	; 0x200
   2aa60:	mov	r0, #101	; 0x65
   2aa64:	cmp	r2, #65024	; 0xfe00
   2aa68:	ldrls	r4, [sp, #12]
   2aa6c:	subls	r2, r4, #32
   2aa70:	movwls	r3, #65504	; 0xffe0
   2aa74:	cmpls	r2, r3
   2aa78:	bls	2aa84 <fputs@plt+0x1969c>
   2aa7c:	sub	sp, fp, #28
   2aa80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aa84:	movw	r2, #21845	; 0x5555
   2aa88:	movt	r2, #21845	; 0x5555
   2aa8c:	and	r3, r2, r1, lsr #1
   2aa90:	sub	r1, r1, r3
   2aa94:	movw	r3, #13107	; 0x3333
   2aa98:	movt	r3, #13107	; 0x3333
   2aa9c:	and	r7, r3, r1, lsr #2
   2aaa0:	and	r1, r1, r3
   2aaa4:	add	r1, r1, r7
   2aaa8:	add	r1, r1, r1, lsr #4
   2aaac:	movw	r7, #3855	; 0xf0f
   2aab0:	movt	r7, #3855	; 0xf0f
   2aab4:	and	r1, r1, r7
   2aab8:	movw	r6, #257	; 0x101
   2aabc:	movt	r6, #257	; 0x101
   2aac0:	mul	r1, r1, r6
   2aac4:	and	r2, r2, r4, lsr #1
   2aac8:	sub	r2, r4, r2
   2aacc:	and	r5, r3, r2, lsr #2
   2aad0:	and	r2, r2, r3
   2aad4:	add	r2, r2, r5
   2aad8:	add	r2, r2, r2, lsr #4
   2aadc:	and	r2, r2, r7
   2aae0:	mul	r2, r2, r6
   2aae4:	orr	r1, r2, r1
   2aae8:	mov	r2, #62	; 0x3e
   2aaec:	and	r1, r2, r1, lsr #24
   2aaf0:	cmp	r1, #0
   2aaf4:	bne	2aa7c <fputs@plt+0x19694>
   2aaf8:	add	r1, sp, #16
   2aafc:	mov	r0, r8
   2ab00:	mvn	r2, #0
   2ab04:	bl	24704 <fputs@plt+0x1331c>
   2ab08:	str	r4, [r8, #156]	; 0x9c
   2ab0c:	b	2a9e8 <fputs@plt+0x19600>
   2ab10:	ldr	r2, [r0, #112]	; 0x70
   2ab14:	ldr	r3, [r1, #12]
   2ab18:	cmp	r3, r2
   2ab1c:	beq	2ab30 <fputs@plt+0x19748>
   2ab20:	mov	r2, #0
   2ab24:	str	r2, [r1]
   2ab28:	ldr	r2, [r0, #112]	; 0x70
   2ab2c:	str	r2, [r1, #12]
   2ab30:	ldr	r2, [r1]
   2ab34:	ldr	r3, [r0, #68]	; 0x44
   2ab38:	cmp	r2, r3
   2ab3c:	bxcs	lr
   2ab40:	str	r2, [r0, #68]	; 0x44
   2ab44:	ldr	r2, [r1, #4]
   2ab48:	str	r2, [r0, #76]	; 0x4c
   2ab4c:	ldr	r1, [r1, #8]
   2ab50:	str	r1, [r0, #80]	; 0x50
   2ab54:	b	27800 <fputs@plt+0x16418>
   2ab58:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2ab5c:	add	fp, sp, #24
   2ab60:	mov	r4, r0
   2ab64:	ldrb	r0, [r0, #44]	; 0x2c
   2ab68:	cmp	r0, #0
   2ab6c:	beq	2ac10 <fputs@plt+0x19828>
   2ab70:	mov	r8, r1
   2ab74:	mov	r5, r4
   2ab78:	ldr	r7, [r5, #68]!	; 0x44
   2ab7c:	mov	r0, r4
   2ab80:	bl	261a0 <fputs@plt+0x14db8>
   2ab84:	mov	r1, #32
   2ab88:	add	r2, r0, #16
   2ab8c:	vld1.8	{d16-d17}, [r0], r1
   2ab90:	vld1.8	{d18-d19}, [r2]
   2ab94:	vld1.8	{d20-d21}, [r0]
   2ab98:	vst1.8	{d18-d19}, [r5]
   2ab9c:	add	r0, r4, #52	; 0x34
   2aba0:	vst1.8	{d16-d17}, [r0]
   2aba4:	add	r0, r4, #84	; 0x54
   2aba8:	vst1.8	{d20-d21}, [r0]
   2abac:	ldr	r0, [r5]
   2abb0:	add	r1, r0, #1
   2abb4:	mov	r6, #0
   2abb8:	cmp	r1, r7
   2abbc:	bhi	2abf8 <fputs@plt+0x19810>
   2abc0:	add	r5, r0, #2
   2abc4:	sub	r1, r5, #1
   2abc8:	mov	r0, r4
   2abcc:	bl	2ace8 <fputs@plt+0x19900>
   2abd0:	mov	r1, r0
   2abd4:	mov	r0, r8
   2abd8:	bl	2ac1c <fputs@plt+0x19834>
   2abdc:	mov	r6, r0
   2abe0:	cmp	r0, #0
   2abe4:	bne	2abf8 <fputs@plt+0x19810>
   2abe8:	add	r0, r5, #1
   2abec:	cmp	r5, r7
   2abf0:	mov	r5, r0
   2abf4:	bls	2abc4 <fputs@plt+0x197dc>
   2abf8:	ldr	r0, [r4, #68]	; 0x44
   2abfc:	cmp	r7, r0
   2ac00:	movne	r0, r4
   2ac04:	blne	27800 <fputs@plt+0x16418>
   2ac08:	mov	r0, r6
   2ac0c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2ac10:	mov	r6, #0
   2ac14:	mov	r0, r6
   2ac18:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2ac1c:	push	{r4, r5, r6, sl, fp, lr}
   2ac20:	add	fp, sp, #16
   2ac24:	sub	sp, sp, #8
   2ac28:	mov	r4, r0
   2ac2c:	bl	2ad38 <fputs@plt+0x19950>
   2ac30:	mov	r6, #0
   2ac34:	cmp	r0, #0
   2ac38:	beq	2acac <fputs@plt+0x198c4>
   2ac3c:	mov	r5, r0
   2ac40:	bl	28080 <fputs@plt+0x16c98>
   2ac44:	cmp	r0, #1
   2ac48:	bne	2ac58 <fputs@plt+0x19870>
   2ac4c:	mov	r0, r5
   2ac50:	bl	2ad78 <fputs@plt+0x19990>
   2ac54:	b	2acac <fputs@plt+0x198c4>
   2ac58:	mov	r0, #0
   2ac5c:	str	r0, [sp, #4]
   2ac60:	ldr	r1, [r5, #20]
   2ac64:	ldr	r0, [r4, #216]	; 0xd8
   2ac68:	add	r2, sp, #4
   2ac6c:	bl	26304 <fputs@plt+0x14f1c>
   2ac70:	mov	r6, r0
   2ac74:	cmp	r0, #0
   2ac78:	bne	2aca4 <fputs@plt+0x198bc>
   2ac7c:	ldr	r1, [sp, #4]
   2ac80:	mov	r0, r5
   2ac84:	bl	2adc8 <fputs@plt+0x199e0>
   2ac88:	mov	r6, r0
   2ac8c:	cmp	r0, #0
   2ac90:	bne	2aca4 <fputs@plt+0x198bc>
   2ac94:	ldr	r1, [r4, #204]	; 0xcc
   2ac98:	mov	r0, r5
   2ac9c:	blx	r1
   2aca0:	mov	r6, #0
   2aca4:	mov	r0, r5
   2aca8:	bl	2ae84 <fputs@plt+0x19a9c>
   2acac:	ldr	r0, [r4, #96]	; 0x60
   2acb0:	bl	287c4 <fputs@plt+0x173dc>
   2acb4:	mov	r0, r6
   2acb8:	sub	sp, fp, #16
   2acbc:	pop	{r4, r5, r6, sl, fp, pc}
   2acc0:	ldr	r1, [r0]
   2acc4:	cmp	r1, #0
   2acc8:	beq	2ace0 <fputs@plt+0x198f8>
   2accc:	ldr	r2, [r1, #32]
   2acd0:	str	r2, [r1, #12]
   2acd4:	cmp	r2, #0
   2acd8:	mov	r1, r2
   2acdc:	bne	2accc <fputs@plt+0x198e4>
   2ace0:	ldr	r0, [r0]
   2ace4:	b	2b0b8 <fputs@plt+0x19cd0>
   2ace8:	push	{r4, r5, fp, lr}
   2acec:	add	fp, sp, #8
   2acf0:	mov	r4, r1
   2acf4:	mov	r5, r0
   2acf8:	mov	r0, r1
   2acfc:	bl	27594 <fputs@plt+0x161ac>
   2ad00:	ldr	r1, [r5, #32]
   2ad04:	cmp	r0, #0
   2ad08:	beq	2ad24 <fputs@plt+0x1993c>
   2ad0c:	ldr	r0, [r1, r0, lsl #2]
   2ad10:	add	r1, r4, #33	; 0x21
   2ad14:	bfc	r1, #12, #20
   2ad18:	add	r0, r0, r1, lsl #2
   2ad1c:	ldr	r0, [r0]
   2ad20:	pop	{r4, r5, fp, pc}
   2ad24:	ldr	r0, [r1]
   2ad28:	add	r0, r0, r4, lsl #2
   2ad2c:	add	r0, r0, #132	; 0x84
   2ad30:	ldr	r0, [r0]
   2ad34:	pop	{r4, r5, fp, pc}
   2ad38:	push	{r4, r5, fp, lr}
   2ad3c:	add	fp, sp, #8
   2ad40:	mov	r4, r1
   2ad44:	mov	r5, r0
   2ad48:	ldr	r0, [r0, #212]	; 0xd4
   2ad4c:	mov	r2, #0
   2ad50:	bl	2aeb4 <fputs@plt+0x19acc>
   2ad54:	cmp	r0, #0
   2ad58:	beq	2ad70 <fputs@plt+0x19988>
   2ad5c:	mov	r2, r0
   2ad60:	ldr	r0, [r5, #212]	; 0xd4
   2ad64:	mov	r1, r4
   2ad68:	pop	{r4, r5, fp, lr}
   2ad6c:	b	2aed0 <fputs@plt+0x19ae8>
   2ad70:	mov	r0, #0
   2ad74:	pop	{r4, r5, fp, pc}
   2ad78:	push	{r4, sl, fp, lr}
   2ad7c:	add	fp, sp, #8
   2ad80:	mov	r4, r0
   2ad84:	ldrb	r0, [r0, #24]
   2ad88:	tst	r0, #2
   2ad8c:	movne	r0, r4
   2ad90:	movne	r1, #1
   2ad94:	blne	27c68 <fputs@plt+0x16880>
   2ad98:	ldr	r1, [r4, #28]
   2ad9c:	ldr	r2, [r1, #12]
   2ada0:	ldr	r0, [r1, #44]	; 0x2c
   2ada4:	sub	r2, r2, #1
   2ada8:	str	r2, [r1, #12]
   2adac:	ldr	r1, [r4]
   2adb0:	movw	r2, #41272	; 0xa138
   2adb4:	movt	r2, #9
   2adb8:	ldr	r3, [r2, #140]	; 0x8c
   2adbc:	mov	r2, #1
   2adc0:	pop	{r4, sl, fp, lr}
   2adc4:	bx	r3
   2adc8:	push	{r4, r5, r6, sl, fp, lr}
   2adcc:	add	fp, sp, #16
   2add0:	sub	sp, sp, #8
   2add4:	mov	r4, r0
   2add8:	ldr	r5, [r0, #16]
   2addc:	ldr	r6, [r0, #20]
   2ade0:	ldr	r2, [r5, #160]	; 0xa0
   2ade4:	cmp	r1, #0
   2ade8:	beq	2ae24 <fputs@plt+0x19a3c>
   2adec:	ldr	r3, [r4, #4]
   2adf0:	ldr	r0, [r5, #216]	; 0xd8
   2adf4:	bl	2af78 <fputs@plt+0x19b90>
   2adf8:	cmp	r6, #1
   2adfc:	bne	2ae60 <fputs@plt+0x19a78>
   2ae00:	cmp	r0, #0
   2ae04:	beq	2ae68 <fputs@plt+0x19a80>
   2ae08:	mvn	r1, #0
   2ae0c:	str	r1, [r5, #112]	; 0x70
   2ae10:	str	r1, [r5, #116]	; 0x74
   2ae14:	str	r1, [r5, #120]	; 0x78
   2ae18:	str	r1, [r5, #124]	; 0x7c
   2ae1c:	sub	sp, fp, #16
   2ae20:	pop	{r4, r5, r6, sl, fp, pc}
   2ae24:	sub	r0, r6, #1
   2ae28:	umull	ip, r1, r0, r2
   2ae2c:	asr	r3, r2, #31
   2ae30:	mla	r3, r0, r3, r1
   2ae34:	ldr	r1, [r4, #4]
   2ae38:	ldr	r0, [r5, #64]	; 0x40
   2ae3c:	str	ip, [sp]
   2ae40:	str	r3, [sp, #4]
   2ae44:	bl	27490 <fputs@plt+0x160a8>
   2ae48:	mov	r1, r0
   2ae4c:	movw	r0, #522	; 0x20a
   2ae50:	subs	r0, r1, r0
   2ae54:	movne	r0, r1
   2ae58:	cmp	r6, #1
   2ae5c:	beq	2ae00 <fputs@plt+0x19a18>
   2ae60:	sub	sp, fp, #16
   2ae64:	pop	{r4, r5, r6, sl, fp, pc}
   2ae68:	ldr	r1, [r4, #4]
   2ae6c:	add	r1, r1, #24
   2ae70:	vld1.8	{d16-d17}, [r1]
   2ae74:	add	r1, r5, #112	; 0x70
   2ae78:	vst1.8	{d16-d17}, [r1]
   2ae7c:	sub	sp, fp, #16
   2ae80:	pop	{r4, r5, r6, sl, fp, pc}
   2ae84:	push	{r4, sl, fp, lr}
   2ae88:	add	fp, sp, #8
   2ae8c:	ldr	r4, [r0, #16]
   2ae90:	ldrb	r1, [r0, #24]
   2ae94:	tst	r1, #64	; 0x40
   2ae98:	bne	2aea4 <fputs@plt+0x19abc>
   2ae9c:	bl	2b030 <fputs@plt+0x19c48>
   2aea0:	b	2aea8 <fputs@plt+0x19ac0>
   2aea4:	bl	2afd4 <fputs@plt+0x19bec>
   2aea8:	mov	r0, r4
   2aeac:	pop	{r4, sl, fp, lr}
   2aeb0:	b	2b080 <fputs@plt+0x19c98>
   2aeb4:	ldrb	r3, [r0, #33]	; 0x21
   2aeb8:	and	r2, r3, r2
   2aebc:	ldr	r0, [r0, #44]	; 0x2c
   2aec0:	movw	r3, #41272	; 0xa138
   2aec4:	movt	r3, #9
   2aec8:	ldr	r3, [r3, #136]	; 0x88
   2aecc:	bx	r3
   2aed0:	mov	ip, r0
   2aed4:	ldr	r0, [r2, #4]
   2aed8:	ldr	r3, [r0]
   2aedc:	cmp	r3, #0
   2aee0:	beq	2af00 <fputs@plt+0x19b18>
   2aee4:	ldr	r1, [ip, #12]
   2aee8:	add	r1, r1, #1
   2aeec:	str	r1, [ip, #12]
   2aef0:	ldrh	r1, [r0, #26]
   2aef4:	add	r1, r1, #1
   2aef8:	strh	r1, [r0, #26]
   2aefc:	bx	lr
   2af00:	mov	r0, ip
   2af04:	b	2af08 <fputs@plt+0x19b20>
   2af08:	push	{r4, r5, r6, r7, fp, lr}
   2af0c:	add	fp, sp, #16
   2af10:	mov	r4, r2
   2af14:	mov	r5, r1
   2af18:	mov	r6, r0
   2af1c:	ldr	r7, [r2, #4]
   2af20:	vmov.i32	q8, #0	; 0x00000000
   2af24:	str	r2, [r7]
   2af28:	add	r0, r7, #24
   2af2c:	vst1.32	{d16-d17}, [r0]
   2af30:	add	r0, r7, #12
   2af34:	vst1.32	{d16-d17}, [r0]
   2af38:	ldr	r1, [r2]
   2af3c:	add	r0, r7, #40	; 0x28
   2af40:	str	r0, [r7, #8]
   2af44:	str	r1, [r7, #4]
   2af48:	ldr	r2, [r6, #28]
   2af4c:	mov	r1, #0
   2af50:	bl	1119c <memset@plt>
   2af54:	str	r6, [r7, #28]
   2af58:	mov	r0, #1
   2af5c:	strh	r0, [r7, #24]
   2af60:	str	r5, [r7, #20]
   2af64:	mov	r0, r6
   2af68:	mov	r1, r5
   2af6c:	mov	r2, r4
   2af70:	pop	{r4, r5, r6, r7, fp, lr}
   2af74:	b	2aed0 <fputs@plt+0x19ae8>
   2af78:	push	{r4, r5, fp, lr}
   2af7c:	add	fp, sp, #8
   2af80:	sub	sp, sp, #8
   2af84:	mov	ip, r3
   2af88:	ldrh	r3, [r0, #66]	; 0x42
   2af8c:	orr	lr, r3, r3, lsl #16
   2af90:	movw	r3, #65024	; 0xfe00
   2af94:	movt	r3, #1
   2af98:	and	r3, lr, r3
   2af9c:	orr	lr, r3, #24
   2afa0:	sub	r1, r1, #1
   2afa4:	mov	r4, #0
   2afa8:	mov	r5, #56	; 0x38
   2afac:	umlal	r5, r4, lr, r1
   2afb0:	ldr	r0, [r0, #8]
   2afb4:	str	r5, [sp]
   2afb8:	str	r4, [sp, #4]
   2afbc:	cmp	r3, r2
   2afc0:	movlt	r2, r3
   2afc4:	mov	r1, ip
   2afc8:	bl	27490 <fputs@plt+0x160a8>
   2afcc:	sub	sp, fp, #8
   2afd0:	pop	{r4, r5, fp, pc}
   2afd4:	push	{fp, lr}
   2afd8:	mov	fp, sp
   2afdc:	sub	sp, sp, #8
   2afe0:	ldr	r2, [r0, #16]
   2afe4:	ldr	r1, [r2, #128]	; 0x80
   2afe8:	ldr	r3, [r2, #144]	; 0x90
   2afec:	sub	r1, r1, #1
   2aff0:	str	r1, [r2, #128]	; 0x80
   2aff4:	str	r3, [r0, #12]
   2aff8:	str	r0, [r2, #144]	; 0x90
   2affc:	ldr	ip, [r2, #64]	; 0x40
   2b000:	ldr	r3, [r2, #160]	; 0xa0
   2b004:	ldr	r2, [r0, #4]
   2b008:	ldr	r0, [r0, #20]
   2b00c:	str	r2, [sp]
   2b010:	sub	r0, r0, #1
   2b014:	umull	r2, r1, r0, r3
   2b018:	asr	r3, r3, #31
   2b01c:	mla	r3, r0, r3, r1
   2b020:	mov	r0, ip
   2b024:	bl	28e8c <fputs@plt+0x17aa4>
   2b028:	mov	sp, fp
   2b02c:	pop	{fp, pc}
   2b030:	ldr	r1, [r0, #28]
   2b034:	ldr	r2, [r1, #12]
   2b038:	sub	r2, r2, #1
   2b03c:	str	r2, [r1, #12]
   2b040:	ldrh	r1, [r0, #26]
   2b044:	sub	r1, r1, #1
   2b048:	strh	r1, [r0, #26]
   2b04c:	movw	r2, #65535	; 0xffff
   2b050:	tst	r1, r2
   2b054:	bxne	lr
   2b058:	ldrb	r1, [r0, #24]
   2b05c:	tst	r1, #1
   2b060:	bne	2b078 <fputs@plt+0x19c90>
   2b064:	ldr	r1, [r0, #36]	; 0x24
   2b068:	cmp	r1, #0
   2b06c:	beq	2b07c <fputs@plt+0x19c94>
   2b070:	mov	r1, #3
   2b074:	b	27c68 <fputs@plt+0x16880>
   2b078:	b	27d50 <fputs@plt+0x16968>
   2b07c:	bx	lr
   2b080:	push	{r4, sl, fp, lr}
   2b084:	add	fp, sp, #8
   2b088:	mov	r4, r0
   2b08c:	ldr	r0, [r0, #128]	; 0x80
   2b090:	cmp	r0, #0
   2b094:	popne	{r4, sl, fp, pc}
   2b098:	ldr	r0, [r4, #212]	; 0xd4
   2b09c:	bl	286d4 <fputs@plt+0x172ec>
   2b0a0:	cmp	r0, #0
   2b0a4:	beq	2b0ac <fputs@plt+0x19cc4>
   2b0a8:	pop	{r4, sl, fp, pc}
   2b0ac:	mov	r0, r4
   2b0b0:	pop	{r4, sl, fp, lr}
   2b0b4:	b	28b54 <fputs@plt+0x1776c>
   2b0b8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2b0bc:	add	fp, sp, #24
   2b0c0:	sub	sp, sp, #128	; 0x80
   2b0c4:	mov	r8, r0
   2b0c8:	vmov.i32	q8, #0	; 0x00000000
   2b0cc:	mov	r0, #112	; 0x70
   2b0d0:	mov	r5, sp
   2b0d4:	mov	r1, r5
   2b0d8:	vst1.64	{d16-d17}, [r1], r0
   2b0dc:	vst1.64	{d16-d17}, [r1]
   2b0e0:	add	r0, r5, #96	; 0x60
   2b0e4:	vst1.64	{d16-d17}, [r0]
   2b0e8:	add	r0, r5, #80	; 0x50
   2b0ec:	vst1.64	{d16-d17}, [r0]
   2b0f0:	add	r0, r5, #64	; 0x40
   2b0f4:	vst1.64	{d16-d17}, [r0]
   2b0f8:	add	r0, r5, #48	; 0x30
   2b0fc:	vst1.64	{d16-d17}, [r0]
   2b100:	add	r0, r5, #32
   2b104:	vst1.64	{d16-d17}, [r0]
   2b108:	add	r0, r5, #16
   2b10c:	vst1.64	{d16-d17}, [r0]
   2b110:	cmp	r8, #0
   2b114:	beq	2b178 <fputs@plt+0x19d90>
   2b118:	mov	r6, #0
   2b11c:	b	2b12c <fputs@plt+0x19d44>
   2b120:	str	r1, [r5, -r7, lsl #2]
   2b124:	cmp	r8, #0
   2b128:	beq	2b178 <fputs@plt+0x19d90>
   2b12c:	mov	r1, r8
   2b130:	ldr	r8, [r8, #12]
   2b134:	str	r6, [r1, #12]
   2b138:	mov	r7, #0
   2b13c:	ldr	r0, [r5, -r7, lsl #2]
   2b140:	cmp	r0, #0
   2b144:	beq	2b120 <fputs@plt+0x19d38>
   2b148:	rsb	r4, r7, #0
   2b14c:	bl	2b19c <fputs@plt+0x19db4>
   2b150:	mov	r1, r0
   2b154:	str	r6, [r5, r4, lsl #2]
   2b158:	sub	r7, r7, #1
   2b15c:	cmn	r7, #31
   2b160:	bne	2b13c <fputs@plt+0x19d54>
   2b164:	ldr	r0, [sp, #124]	; 0x7c
   2b168:	bl	2b19c <fputs@plt+0x19db4>
   2b16c:	str	r0, [sp, #124]	; 0x7c
   2b170:	cmp	r8, #0
   2b174:	bne	2b12c <fputs@plt+0x19d44>
   2b178:	mov	r4, #1
   2b17c:	ldr	r0, [sp]
   2b180:	ldr	r1, [r5, r4, lsl #2]
   2b184:	bl	2b19c <fputs@plt+0x19db4>
   2b188:	add	r4, r4, #1
   2b18c:	cmp	r4, #32
   2b190:	bne	2b180 <fputs@plt+0x19d98>
   2b194:	sub	sp, fp, #24
   2b198:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2b19c:	push	{r4, sl, fp, lr}
   2b1a0:	add	fp, sp, #8
   2b1a4:	sub	sp, sp, #40	; 0x28
   2b1a8:	cmp	r1, #0
   2b1ac:	mov	r2, r1
   2b1b0:	movwne	r2, #1
   2b1b4:	cmp	r0, #0
   2b1b8:	mov	r4, r0
   2b1bc:	movwne	r4, #1
   2b1c0:	mov	ip, sp
   2b1c4:	cmpne	r1, #0
   2b1c8:	bne	2b1d8 <fputs@plt+0x19df0>
   2b1cc:	mov	lr, r0
   2b1d0:	mov	r3, r1
   2b1d4:	b	2b23c <fputs@plt+0x19e54>
   2b1d8:	mov	ip, sp
   2b1dc:	ldr	r2, [r1, #20]
   2b1e0:	ldr	r3, [r0, #20]
   2b1e4:	cmp	r3, r2
   2b1e8:	bcs	2b200 <fputs@plt+0x19e18>
   2b1ec:	str	r0, [ip, #12]
   2b1f0:	ldr	lr, [r0, #12]
   2b1f4:	mov	r3, r1
   2b1f8:	mov	ip, r0
   2b1fc:	b	2b210 <fputs@plt+0x19e28>
   2b200:	str	r1, [ip, #12]
   2b204:	ldr	r3, [r1, #12]
   2b208:	mov	lr, r0
   2b20c:	mov	ip, r1
   2b210:	cmp	r3, #0
   2b214:	mov	r2, r3
   2b218:	movwne	r2, #1
   2b21c:	cmp	lr, #0
   2b220:	mov	r4, lr
   2b224:	movwne	r4, #1
   2b228:	beq	2b23c <fputs@plt+0x19e54>
   2b22c:	cmp	r3, #0
   2b230:	mov	r1, r3
   2b234:	mov	r0, lr
   2b238:	bne	2b1dc <fputs@plt+0x19df4>
   2b23c:	cmp	r2, #0
   2b240:	moveq	r3, r2
   2b244:	cmp	r4, #0
   2b248:	movne	r3, lr
   2b24c:	str	r3, [ip, #12]
   2b250:	ldr	r0, [sp, #12]
   2b254:	sub	sp, fp, #8
   2b258:	pop	{r4, sl, fp, pc}
   2b25c:	push	{r4, r5, fp, lr}
   2b260:	add	fp, sp, #8
   2b264:	sub	sp, sp, #16
   2b268:	stm	sp, {r2, r3}
   2b26c:	add	r1, sp, #12
   2b270:	mov	r2, #4
   2b274:	bl	27490 <fputs@plt+0x160a8>
   2b278:	mov	r4, r0
   2b27c:	cmp	r0, #0
   2b280:	bne	2b294 <fputs@plt+0x19eac>
   2b284:	ldr	r5, [fp, #8]
   2b288:	add	r0, sp, #12
   2b28c:	bl	246f8 <fputs@plt+0x13310>
   2b290:	str	r0, [r5]
   2b294:	mov	r0, r4
   2b298:	sub	sp, fp, #8
   2b29c:	pop	{r4, r5, fp, pc}
   2b2a0:	cmp	r0, #0
   2b2a4:	moveq	r0, #0
   2b2a8:	bxeq	lr
   2b2ac:	push	{fp, lr}
   2b2b0:	mov	fp, sp
   2b2b4:	bl	25280 <fputs@plt+0x13e98>
   2b2b8:	cmp	r0, #0
   2b2bc:	movwne	r0, #1
   2b2c0:	pop	{fp, pc}
   2b2c4:	mov	r2, r0
   2b2c8:	ldr	r0, [r0, #52]	; 0x34
   2b2cc:	ldr	r2, [r2, #160]	; 0xa0
   2b2d0:	sub	r2, r2, #200	; 0xc8
   2b2d4:	cmp	r2, #1
   2b2d8:	bxlt	lr
   2b2dc:	ldrb	r3, [r1, r2]
   2b2e0:	add	r0, r0, r3
   2b2e4:	sub	r2, r2, #200	; 0xc8
   2b2e8:	cmp	r2, #0
   2b2ec:	bgt	2b2dc <fputs@plt+0x19ef4>
   2b2f0:	bx	lr
   2b2f4:	ldrh	r1, [r0, #24]
   2b2f8:	tst	r1, #33	; 0x21
   2b2fc:	bicne	r2, r1, #32
   2b300:	strhne	r2, [r0, #24]
   2b304:	tstne	r1, #1
   2b308:	bxeq	lr
   2b30c:	eor	r1, r2, #3
   2b310:	strh	r1, [r0, #24]
   2b314:	mov	r1, #2
   2b318:	b	27c68 <fputs@plt+0x16880>
   2b31c:	push	{r4, r5, r6, r7, fp, lr}
   2b320:	add	fp, sp, #16
   2b324:	sub	sp, sp, #40	; 0x28
   2b328:	mov	r7, r2
   2b32c:	mov	r4, r1
   2b330:	mov	r5, r0
   2b334:	mov	r0, #0
   2b338:	strb	r0, [r1]
   2b33c:	add	r1, sp, #24
   2b340:	mov	r0, r5
   2b344:	bl	27484 <fputs@plt+0x1609c>
   2b348:	cmp	r0, #0
   2b34c:	bne	2b384 <fputs@plt+0x19f9c>
   2b350:	ldr	r1, [sp, #24]
   2b354:	ldr	r3, [sp, #28]
   2b358:	subs	r2, r1, #16
   2b35c:	sbcs	r2, r3, #0
   2b360:	blt	2b384 <fputs@plt+0x19f9c>
   2b364:	sub	r0, fp, #20
   2b368:	str	r0, [sp]
   2b36c:	subs	r2, r1, #16
   2b370:	sbc	r3, r3, #0
   2b374:	mov	r0, r5
   2b378:	bl	2b25c <fputs@plt+0x19e74>
   2b37c:	cmp	r0, #0
   2b380:	beq	2b38c <fputs@plt+0x19fa4>
   2b384:	sub	sp, fp, #16
   2b388:	pop	{r4, r5, r6, r7, fp, pc}
   2b38c:	mov	r0, #0
   2b390:	ldr	r6, [fp, #-20]	; 0xffffffec
   2b394:	cmp	r6, r7
   2b398:	bcs	2b384 <fputs@plt+0x19f9c>
   2b39c:	cmp	r6, #0
   2b3a0:	beq	2b384 <fputs@plt+0x19f9c>
   2b3a4:	ldr	r0, [sp, #24]
   2b3a8:	ldr	r1, [sp, #28]
   2b3ac:	add	r2, sp, #20
   2b3b0:	str	r2, [sp]
   2b3b4:	subs	r2, r0, #12
   2b3b8:	sbc	r3, r1, #0
   2b3bc:	mov	r0, r5
   2b3c0:	bl	2b25c <fputs@plt+0x19e74>
   2b3c4:	cmp	r0, #0
   2b3c8:	bne	2b384 <fputs@plt+0x19f9c>
   2b3cc:	ldr	r0, [sp, #24]
   2b3d0:	ldr	r1, [sp, #28]
   2b3d4:	subs	r0, r0, #8
   2b3d8:	sbc	r1, r1, #0
   2b3dc:	stm	sp, {r0, r1}
   2b3e0:	add	r1, sp, #12
   2b3e4:	mov	r0, r5
   2b3e8:	mov	r2, #8
   2b3ec:	bl	27490 <fputs@plt+0x160a8>
   2b3f0:	cmp	r0, #0
   2b3f4:	bne	2b384 <fputs@plt+0x19f9c>
   2b3f8:	add	r0, sp, #12
   2b3fc:	movw	r1, #6980	; 0x1b44
   2b400:	movt	r1, #8
   2b404:	mov	r2, #8
   2b408:	bl	11250 <bcmp@plt>
   2b40c:	cmp	r0, #0
   2b410:	mov	r0, #0
   2b414:	bne	2b384 <fputs@plt+0x19f9c>
   2b418:	ldr	r0, [sp, #24]
   2b41c:	ldr	r1, [sp, #28]
   2b420:	subs	r0, r0, r6
   2b424:	sbc	r1, r1, #0
   2b428:	subs	r0, r0, #16
   2b42c:	sbc	r1, r1, #0
   2b430:	stm	sp, {r0, r1}
   2b434:	mov	r0, r5
   2b438:	mov	r1, r4
   2b43c:	mov	r2, r6
   2b440:	bl	27490 <fputs@plt+0x160a8>
   2b444:	cmp	r0, #0
   2b448:	bne	2b384 <fputs@plt+0x19f9c>
   2b44c:	ldr	r0, [sp, #20]
   2b450:	mov	r1, r4
   2b454:	ldrb	r2, [r1], #1
   2b458:	sub	r0, r0, r2
   2b45c:	subs	r6, r6, #1
   2b460:	bne	2b454 <fputs@plt+0x1a06c>
   2b464:	str	r0, [sp, #20]
   2b468:	cmp	r0, #0
   2b46c:	movne	r0, #0
   2b470:	strne	r0, [fp, #-20]	; 0xffffffec
   2b474:	ldr	r1, [fp, #-20]	; 0xffffffec
   2b478:	mov	r0, #0
   2b47c:	strb	r0, [r4, r1]
   2b480:	sub	sp, fp, #16
   2b484:	pop	{r4, r5, r6, r7, fp, pc}
   2b488:	ldr	ip, [r0, #32]
   2b48c:	bx	ip
   2b490:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2b494:	add	fp, sp, #24
   2b498:	sub	sp, sp, #16
   2b49c:	mov	r4, r1
   2b4a0:	mov	r5, r0
   2b4a4:	ldr	r2, [r0, #64]	; 0x40
   2b4a8:	ldr	r1, [r2]
   2b4ac:	mov	r0, #0
   2b4b0:	cmp	r1, #0
   2b4b4:	beq	2b588 <fputs@plt+0x1a1a0>
   2b4b8:	ldrb	r1, [r5, #17]
   2b4bc:	sub	r1, r1, #1
   2b4c0:	uxtb	r1, r1
   2b4c4:	cmp	r1, #3
   2b4c8:	bcc	2b588 <fputs@plt+0x1a1a0>
   2b4cc:	ldr	r6, [r5, #160]	; 0xa0
   2b4d0:	add	r1, sp, #8
   2b4d4:	mov	r0, r2
   2b4d8:	bl	27484 <fputs@plt+0x1609c>
   2b4dc:	cmp	r0, #0
   2b4e0:	bne	2b588 <fputs@plt+0x1a1a0>
   2b4e4:	umull	r7, r0, r6, r4
   2b4e8:	asr	r1, r6, #31
   2b4ec:	mla	r8, r1, r4, r0
   2b4f0:	ldr	r1, [sp, #8]
   2b4f4:	ldr	r2, [sp, #12]
   2b4f8:	eor	r0, r2, r8
   2b4fc:	eor	r3, r1, r7
   2b500:	orrs	r0, r3, r0
   2b504:	mov	r0, #0
   2b508:	beq	2b588 <fputs@plt+0x1a1a0>
   2b50c:	subs	r0, r7, r1
   2b510:	sbcs	r0, r8, r2
   2b514:	bge	2b534 <fputs@plt+0x1a14c>
   2b518:	ldr	r0, [r5, #64]	; 0x40
   2b51c:	mov	r2, r7
   2b520:	mov	r3, r8
   2b524:	bl	277dc <fputs@plt+0x163f4>
   2b528:	cmp	r0, #0
   2b52c:	bne	2b588 <fputs@plt+0x1a1a0>
   2b530:	b	2b580 <fputs@plt+0x1a198>
   2b534:	adds	r0, r1, r6
   2b538:	adc	r1, r2, r6, asr #31
   2b53c:	subs	r0, r7, r0
   2b540:	sbcs	r0, r8, r1
   2b544:	blt	2b580 <fputs@plt+0x1a198>
   2b548:	ldr	r9, [r5, #208]	; 0xd0
   2b54c:	mov	r0, r9
   2b550:	mov	r1, #0
   2b554:	mov	r2, r6
   2b558:	bl	1119c <memset@plt>
   2b55c:	subs	r1, r7, r6
   2b560:	sbc	r2, r8, r6, asr #31
   2b564:	ldr	r0, [r5, #64]	; 0x40
   2b568:	stm	sp, {r1, r2}
   2b56c:	mov	r1, r9
   2b570:	mov	r2, r6
   2b574:	bl	17cd8 <fputs@plt+0x68f0>
   2b578:	cmp	r0, #0
   2b57c:	bne	2b588 <fputs@plt+0x1a1a0>
   2b580:	str	r4, [r5, #36]	; 0x24
   2b584:	mov	r0, #0
   2b588:	sub	sp, fp, #24
   2b58c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2b590:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b594:	add	fp, sp, #28
   2b598:	sub	sp, sp, #36	; 0x24
   2b59c:	mov	r8, r1
   2b5a0:	ldr	r6, [r0]
   2b5a4:	ldr	r1, [r6, #4]
   2b5a8:	lsl	r0, r1, #1
   2b5ac:	sbfx	r1, r1, #30, #1
   2b5b0:	bl	16884 <fputs@plt+0x549c>
   2b5b4:	cmp	r0, #0
   2b5b8:	beq	2b61c <fputs@plt+0x1a234>
   2b5bc:	mov	r4, r0
   2b5c0:	ldr	r9, [r6, #4]
   2b5c4:	mov	r5, #0
   2b5c8:	str	r5, [sp]
   2b5cc:	mov	r0, r6
   2b5d0:	mov	r1, r8
   2b5d4:	mov	r2, r4
   2b5d8:	movw	r3, #16385	; 0x4001
   2b5dc:	bl	24974 <fputs@plt+0x1358c>
   2b5e0:	cmp	r0, #0
   2b5e4:	bne	2b5fc <fputs@plt+0x1a214>
   2b5e8:	add	r1, sp, #24
   2b5ec:	mov	r0, r4
   2b5f0:	bl	27484 <fputs@plt+0x1609c>
   2b5f4:	cmp	r0, #0
   2b5f8:	beq	2b634 <fputs@plt+0x1a24c>
   2b5fc:	mov	r7, r0
   2b600:	mov	r0, r5
   2b604:	bl	14294 <fputs@plt+0x2eac>
   2b608:	mov	r0, r4
   2b60c:	bl	24b28 <fputs@plt+0x13740>
   2b610:	mov	r0, r4
   2b614:	bl	14294 <fputs@plt+0x2eac>
   2b618:	b	2b628 <fputs@plt+0x1a240>
   2b61c:	mov	r0, #0
   2b620:	bl	14294 <fputs@plt+0x2eac>
   2b624:	mov	r7, #7
   2b628:	mov	r0, r7
   2b62c:	sub	sp, fp, #28
   2b630:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b634:	ldr	r0, [r6, #8]
   2b638:	add	r2, r0, #1
   2b63c:	ldr	r0, [sp, #24]
   2b640:	ldr	r1, [sp, #28]
   2b644:	adds	r0, r0, r2
   2b648:	str	r2, [sp, #16]
   2b64c:	adc	r1, r1, r2, asr #31
   2b650:	adds	r0, r0, #1
   2b654:	adc	r1, r1, #0
   2b658:	bl	141fc <fputs@plt+0x2e14>
   2b65c:	cmp	r0, #0
   2b660:	beq	2b69c <fputs@plt+0x1a2b4>
   2b664:	mov	sl, r0
   2b668:	ldr	r5, [sp, #24]
   2b66c:	mov	r0, #0
   2b670:	str	r0, [sp]
   2b674:	str	r0, [sp, #4]
   2b678:	mov	r0, r4
   2b67c:	mov	r1, sl
   2b680:	mov	r2, r5
   2b684:	bl	27490 <fputs@plt+0x160a8>
   2b688:	cmp	r0, #0
   2b68c:	beq	2b6a4 <fputs@plt+0x1a2bc>
   2b690:	mov	r7, r0
   2b694:	mov	r5, sl
   2b698:	b	2b600 <fputs@plt+0x1a218>
   2b69c:	mov	r7, #7
   2b6a0:	b	2b600 <fputs@plt+0x1a218>
   2b6a4:	ldr	r0, [sp, #24]
   2b6a8:	mov	r1, #0
   2b6ac:	strb	r1, [sl, r0]
   2b6b0:	ldr	r0, [sp, #24]
   2b6b4:	ldr	r1, [sp, #28]
   2b6b8:	subs	r0, r0, #1
   2b6bc:	sbcs	r0, r1, #0
   2b6c0:	blt	2b7a8 <fputs@plt+0x1a3c0>
   2b6c4:	add	r0, r4, r9
   2b6c8:	str	r0, [sp, #12]
   2b6cc:	add	r0, r5, sl
   2b6d0:	add	r5, r0, #1
   2b6d4:	mov	r9, sl
   2b6d8:	str	sl, [sp, #8]
   2b6dc:	b	2b708 <fputs@plt+0x1a320>
   2b6e0:	mov	r0, r9
   2b6e4:	bl	13690 <fputs@plt+0x22a8>
   2b6e8:	add	r0, r0, r9
   2b6ec:	add	r9, r0, #1
   2b6f0:	sub	r0, r9, sl
   2b6f4:	ldr	r1, [sp, #24]
   2b6f8:	ldr	r2, [sp, #28]
   2b6fc:	subs	r1, r0, r1
   2b700:	rscs	r0, r2, r0, asr #31
   2b704:	bge	2b7a8 <fputs@plt+0x1a3c0>
   2b708:	mov	r0, r6
   2b70c:	mov	r1, r9
   2b710:	mov	r2, #0
   2b714:	add	r3, sp, #20
   2b718:	bl	2b488 <fputs@plt+0x1a0a0>
   2b71c:	cmp	r0, #0
   2b720:	bne	2b7c0 <fputs@plt+0x1a3d8>
   2b724:	ldr	r0, [sp, #20]
   2b728:	cmp	r0, #0
   2b72c:	beq	2b6e0 <fputs@plt+0x1a2f8>
   2b730:	mov	r0, #0
   2b734:	str	r0, [sp]
   2b738:	mov	r0, r6
   2b73c:	mov	r1, r9
   2b740:	ldr	sl, [sp, #12]
   2b744:	mov	r2, sl
   2b748:	movw	r3, #2049	; 0x801
   2b74c:	bl	24974 <fputs@plt+0x1358c>
   2b750:	cmp	r0, #0
   2b754:	bne	2b7c8 <fputs@plt+0x1a3e0>
   2b758:	mov	r0, sl
   2b75c:	mov	r1, r5
   2b760:	ldr	r2, [sp, #16]
   2b764:	bl	2b31c <fputs@plt+0x19f34>
   2b768:	mov	r7, r0
   2b76c:	mov	r0, sl
   2b770:	bl	24b28 <fputs@plt+0x13740>
   2b774:	cmp	r7, #0
   2b778:	bne	2b7cc <fputs@plt+0x1a3e4>
   2b77c:	ldrb	r0, [r5]
   2b780:	cmp	r0, #0
   2b784:	ldr	sl, [sp, #8]
   2b788:	beq	2b6e0 <fputs@plt+0x1a2f8>
   2b78c:	mov	r0, r5
   2b790:	mov	r1, r8
   2b794:	bl	113c4 <strcmp@plt>
   2b798:	cmp	r0, #0
   2b79c:	bne	2b6e0 <fputs@plt+0x1a2f8>
   2b7a0:	mov	r7, #0
   2b7a4:	b	2b7d0 <fputs@plt+0x1a3e8>
   2b7a8:	mov	r0, r4
   2b7ac:	bl	24b28 <fputs@plt+0x13740>
   2b7b0:	mov	r0, r6
   2b7b4:	mov	r1, r8
   2b7b8:	mov	r2, #0
   2b7bc:	bl	28e2c <fputs@plt+0x17a44>
   2b7c0:	mov	r7, r0
   2b7c4:	b	2b7d0 <fputs@plt+0x1a3e8>
   2b7c8:	mov	r7, r0
   2b7cc:	ldr	sl, [sp, #8]
   2b7d0:	mov	r0, sl
   2b7d4:	bl	14294 <fputs@plt+0x2eac>
   2b7d8:	cmp	r4, #0
   2b7dc:	bne	2b608 <fputs@plt+0x1a220>
   2b7e0:	b	2b628 <fputs@plt+0x1a240>
   2b7e4:	push	{r4, r5, r6, sl, fp, lr}
   2b7e8:	add	fp, sp, #16
   2b7ec:	sub	sp, sp, #16
   2b7f0:	mov	r4, r0
   2b7f4:	ldr	r3, [r0, #84]	; 0x54
   2b7f8:	ldr	r0, [r0, #80]	; 0x50
   2b7fc:	orrs	r0, r0, r3
   2b800:	beq	2b84c <fputs@plt+0x1a464>
   2b804:	add	r0, r4, #168	; 0xa8
   2b808:	ldr	r6, [r0]
   2b80c:	ldr	r5, [r0, #4]
   2b810:	ldr	r0, [r4, #68]	; 0x44
   2b814:	cmp	r1, #0
   2b818:	bne	2b858 <fputs@plt+0x1a470>
   2b81c:	orrs	r1, r6, r5
   2b820:	beq	2b858 <fputs@plt+0x1a470>
   2b824:	mov	r1, #0
   2b828:	str	r1, [sp]
   2b82c:	str	r1, [sp, #4]
   2b830:	movw	r1, #6989	; 0x1b4d
   2b834:	movt	r1, #8
   2b838:	mov	r2, #28
   2b83c:	bl	17cd8 <fputs@plt+0x68f0>
   2b840:	cmp	r0, #0
   2b844:	bne	2b8dc <fputs@plt+0x1a4f4>
   2b848:	b	2b86c <fputs@plt+0x1a484>
   2b84c:	mov	r0, #0
   2b850:	sub	sp, fp, #16
   2b854:	pop	{r4, r5, r6, sl, fp, pc}
   2b858:	mov	r2, #0
   2b85c:	mov	r3, #0
   2b860:	bl	277dc <fputs@plt+0x163f4>
   2b864:	cmp	r0, #0
   2b868:	bne	2b8dc <fputs@plt+0x1a4f4>
   2b86c:	ldrb	r1, [r4, #7]
   2b870:	mov	r0, #0
   2b874:	cmp	r1, #0
   2b878:	bne	2b88c <fputs@plt+0x1a4a4>
   2b87c:	ldr	r0, [r4, #68]	; 0x44
   2b880:	ldrb	r1, [r4, #12]
   2b884:	orr	r1, r1, #16
   2b888:	bl	262f8 <fputs@plt+0x14f10>
   2b88c:	subs	r1, r6, #1
   2b890:	sbcs	r1, r5, #0
   2b894:	blt	2b8dc <fputs@plt+0x1a4f4>
   2b898:	cmp	r0, #0
   2b89c:	bne	2b8dc <fputs@plt+0x1a4f4>
   2b8a0:	ldr	r0, [r4, #68]	; 0x44
   2b8a4:	add	r1, sp, #8
   2b8a8:	bl	27484 <fputs@plt+0x1609c>
   2b8ac:	cmp	r0, #0
   2b8b0:	bne	2b8dc <fputs@plt+0x1a4f4>
   2b8b4:	mov	r0, #0
   2b8b8:	ldr	r1, [sp, #8]
   2b8bc:	ldr	r2, [sp, #12]
   2b8c0:	subs	r1, r6, r1
   2b8c4:	sbcs	r1, r5, r2
   2b8c8:	bge	2b8dc <fputs@plt+0x1a4f4>
   2b8cc:	ldr	r0, [r4, #68]	; 0x44
   2b8d0:	mov	r2, r6
   2b8d4:	mov	r3, r5
   2b8d8:	bl	277dc <fputs@plt+0x163f4>
   2b8dc:	sub	sp, fp, #16
   2b8e0:	pop	{r4, r5, r6, sl, fp, pc}
   2b8e4:	push	{r4, sl, fp, lr}
   2b8e8:	add	fp, sp, #8
   2b8ec:	mov	r4, r0
   2b8f0:	ldr	r0, [r0]
   2b8f4:	cmp	r0, #0
   2b8f8:	beq	2b90c <fputs@plt+0x1a524>
   2b8fc:	bl	250e4 <fputs@plt+0x13cfc>
   2b900:	ldr	r0, [r4]
   2b904:	cmp	r0, #0
   2b908:	bne	2b8fc <fputs@plt+0x1a514>
   2b90c:	pop	{r4, sl, fp, pc}
   2b910:	push	{r4, sl, fp, lr}
   2b914:	add	fp, sp, #8
   2b918:	mov	r4, r0
   2b91c:	cmp	r1, #0
   2b920:	beq	2b948 <fputs@plt+0x1a560>
   2b924:	cmp	r1, #1
   2b928:	blt	2b978 <fputs@plt+0x1a590>
   2b92c:	ldrsh	r0, [r4, #40]	; 0x28
   2b930:	add	r1, r0, #3
   2b934:	mov	r0, r4
   2b938:	bl	26974 <fputs@plt+0x1558c>
   2b93c:	mov	r0, #1
   2b940:	strb	r0, [r4, #43]	; 0x2b
   2b944:	pop	{r4, sl, fp, pc}
   2b948:	ldrb	r0, [r4, #43]	; 0x2b
   2b94c:	cmp	r0, #0
   2b950:	beq	2b988 <fputs@plt+0x1a5a0>
   2b954:	mov	r0, #0
   2b958:	strb	r0, [r4, #43]	; 0x2b
   2b95c:	ldrsh	r0, [r4, #40]	; 0x28
   2b960:	add	r1, r0, #3
   2b964:	mov	r0, r4
   2b968:	bl	26dc0 <fputs@plt+0x159d8>
   2b96c:	cmp	r0, #0
   2b970:	movne	r0, #1
   2b974:	strbne	r0, [r4, #43]	; 0x2b
   2b978:	ldrb	r0, [r4, #43]	; 0x2b
   2b97c:	clz	r0, r0
   2b980:	lsr	r0, r0, #5
   2b984:	pop	{r4, sl, fp, pc}
   2b988:	mov	r0, #0
   2b98c:	pop	{r4, sl, fp, pc}
   2b990:	push	{r4, r5, fp, lr}
   2b994:	add	fp, sp, #8
   2b998:	str	r1, [r0, #16]
   2b99c:	ldr	r4, [r0, #44]	; 0x2c
   2b9a0:	movw	r1, #41272	; 0xa138
   2b9a4:	movt	r1, #9
   2b9a8:	ldr	r5, [r1, #128]	; 0x80
   2b9ac:	bl	24c2c <fputs@plt+0x13844>
   2b9b0:	mov	r1, r0
   2b9b4:	mov	r0, r4
   2b9b8:	mov	r2, r5
   2b9bc:	pop	{r4, r5, fp, lr}
   2b9c0:	bx	r2
   2b9c4:	push	{fp, lr}
   2b9c8:	mov	fp, sp
   2b9cc:	ldrb	r3, [r0, #9]
   2b9d0:	cmp	r3, #0
   2b9d4:	beq	2ba58 <fputs@plt+0x1a670>
   2b9d8:	ldr	ip, [r0, #4]
   2b9dc:	ldr	r3, [ip, #76]	; 0x4c
   2b9e0:	cmp	r3, r0
   2b9e4:	beq	2b9f8 <fputs@plt+0x1a610>
   2b9e8:	ldrb	lr, [ip, #22]
   2b9ec:	movw	r3, #262	; 0x106
   2b9f0:	tst	lr, #32
   2b9f4:	bne	2ba5c <fputs@plt+0x1a674>
   2b9f8:	ldr	lr, [ip, #72]	; 0x48
   2b9fc:	cmp	lr, #0
   2ba00:	bne	2ba14 <fputs@plt+0x1a62c>
   2ba04:	b	2ba58 <fputs@plt+0x1a670>
   2ba08:	ldr	lr, [lr, #12]
   2ba0c:	cmp	lr, #0
   2ba10:	beq	2ba58 <fputs@plt+0x1a670>
   2ba14:	ldr	r3, [lr]
   2ba18:	cmp	r3, r0
   2ba1c:	beq	2ba08 <fputs@plt+0x1a620>
   2ba20:	ldr	r3, [lr, #4]
   2ba24:	cmp	r3, r1
   2ba28:	bne	2ba08 <fputs@plt+0x1a620>
   2ba2c:	ldrb	r3, [lr, #8]
   2ba30:	cmp	r3, r2
   2ba34:	beq	2ba08 <fputs@plt+0x1a620>
   2ba38:	movw	r3, #262	; 0x106
   2ba3c:	cmp	r2, #2
   2ba40:	bne	2ba5c <fputs@plt+0x1a674>
   2ba44:	ldrh	r0, [ip, #22]
   2ba48:	orr	r0, r0, #64	; 0x40
   2ba4c:	strh	r0, [ip, #22]
   2ba50:	mov	r0, r3
   2ba54:	pop	{fp, pc}
   2ba58:	mov	r3, #0
   2ba5c:	mov	r0, r3
   2ba60:	pop	{fp, pc}
   2ba64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ba68:	add	fp, sp, #28
   2ba6c:	sub	sp, sp, #12
   2ba70:	mov	r4, r0
   2ba74:	mov	r0, #0
   2ba78:	str	r0, [sp, #4]
   2ba7c:	ldr	r0, [r4]
   2ba80:	bl	2bf50 <fputs@plt+0x1ab68>
   2ba84:	mov	r7, r0
   2ba88:	cmp	r0, #0
   2ba8c:	bne	2bd10 <fputs@plt+0x1a928>
   2ba90:	add	r2, sp, #8
   2ba94:	mov	r0, r4
   2ba98:	mov	r1, #1
   2ba9c:	mov	r3, #0
   2baa0:	bl	2c280 <fputs@plt+0x1ae98>
   2baa4:	mov	r7, r0
   2baa8:	cmp	r0, #0
   2baac:	bne	2bd10 <fputs@plt+0x1a928>
   2bab0:	ldr	r6, [sp, #8]
   2bab4:	ldr	r0, [r6, #56]	; 0x38
   2bab8:	add	r0, r0, #28
   2babc:	bl	246f8 <fputs@plt+0x13310>
   2bac0:	mov	r5, r0
   2bac4:	ldr	r0, [r4]
   2bac8:	add	r1, sp, #4
   2bacc:	bl	17aa0 <fputs@plt+0x66b8>
   2bad0:	cmp	r5, #0
   2bad4:	beq	2bb00 <fputs@plt+0x1a718>
   2bad8:	ldr	r1, [r6, #56]	; 0x38
   2badc:	add	r0, r1, #24
   2bae0:	add	r1, r1, #92	; 0x5c
   2bae4:	mov	r2, #4
   2bae8:	bl	11250 <bcmp@plt>
   2baec:	cmp	r0, #0
   2baf0:	ldrne	r5, [sp, #4]
   2baf4:	cmp	r5, #1
   2baf8:	bge	2bb0c <fputs@plt+0x1a724>
   2bafc:	b	2bca4 <fputs@plt+0x1a8bc>
   2bb00:	ldr	r5, [sp, #4]
   2bb04:	cmp	r5, #1
   2bb08:	blt	2bca4 <fputs@plt+0x1a8bc>
   2bb0c:	ldr	r8, [r6, #56]	; 0x38
   2bb10:	movw	r1, #7024	; 0x1b70
   2bb14:	movt	r1, #8
   2bb18:	mov	r0, r8
   2bb1c:	mov	r2, #16
   2bb20:	bl	11250 <bcmp@plt>
   2bb24:	mov	r7, #26
   2bb28:	cmp	r0, #0
   2bb2c:	bne	2bbb0 <fputs@plt+0x1a7c8>
   2bb30:	ldrb	r0, [r8, #18]
   2bb34:	cmp	r0, #3
   2bb38:	bcc	2bb48 <fputs@plt+0x1a760>
   2bb3c:	ldrh	r0, [r4, #22]
   2bb40:	orr	r0, r0, #1
   2bb44:	strh	r0, [r4, #22]
   2bb48:	ldrb	r0, [r8, #19]
   2bb4c:	cmp	r0, #2
   2bb50:	bhi	2bbb0 <fputs@plt+0x1a7c8>
   2bb54:	bne	2bb94 <fputs@plt+0x1a7ac>
   2bb58:	ldrb	r0, [r4, #22]
   2bb5c:	tst	r0, #16
   2bb60:	bne	2bb94 <fputs@plt+0x1a7ac>
   2bb64:	mov	r0, #0
   2bb68:	str	r0, [sp]
   2bb6c:	ldr	r0, [r4]
   2bb70:	mov	r1, sp
   2bb74:	bl	2c2d0 <fputs@plt+0x1aee8>
   2bb78:	cmp	r0, #0
   2bb7c:	beq	2bb88 <fputs@plt+0x1a7a0>
   2bb80:	mov	r7, r0
   2bb84:	b	2bbb0 <fputs@plt+0x1a7c8>
   2bb88:	ldr	r0, [sp]
   2bb8c:	cmp	r0, #0
   2bb90:	beq	2bd1c <fputs@plt+0x1a934>
   2bb94:	add	r0, r8, #21
   2bb98:	movw	r1, #21198	; 0x52ce
   2bb9c:	movt	r1, #8
   2bba0:	mov	r2, #3
   2bba4:	bl	11250 <bcmp@plt>
   2bba8:	cmp	r0, #0
   2bbac:	beq	2bbc4 <fputs@plt+0x1a7dc>
   2bbb0:	mov	r0, r6
   2bbb4:	bl	2c348 <fputs@plt+0x1af60>
   2bbb8:	mov	r0, #0
   2bbbc:	str	r0, [r4, #12]
   2bbc0:	b	2bd10 <fputs@plt+0x1a928>
   2bbc4:	ldrb	r0, [r8, #16]
   2bbc8:	ldrb	r1, [r8, #17]
   2bbcc:	lsl	r1, r1, #16
   2bbd0:	orr	r9, r1, r0, lsl #8
   2bbd4:	movw	r0, #257	; 0x101
   2bbd8:	sub	r0, r9, r0
   2bbdc:	lsr	r0, r0, #8
   2bbe0:	cmp	r0, #254	; 0xfe
   2bbe4:	bhi	2bbb0 <fputs@plt+0x1a7c8>
   2bbe8:	sub	r0, r9, #1
   2bbec:	ands	r0, r0, r9
   2bbf0:	bne	2bbb0 <fputs@plt+0x1a7c8>
   2bbf4:	ldrb	r2, [r8, #20]
   2bbf8:	sub	r1, r9, r2
   2bbfc:	mov	sl, r4
   2bc00:	ldr	r0, [sl, #32]!
   2bc04:	cmp	r9, r0
   2bc08:	bne	2bc34 <fputs@plt+0x1a84c>
   2bc0c:	ldr	r0, [r4, #4]
   2bc10:	ldrb	r0, [r0, #26]
   2bc14:	tst	r0, #1
   2bc18:	bne	2bc6c <fputs@plt+0x1a884>
   2bc1c:	ldr	r0, [sp, #4]
   2bc20:	cmp	r5, r0
   2bc24:	ble	2bc6c <fputs@plt+0x1a884>
   2bc28:	movw	r0, #58737	; 0xe571
   2bc2c:	bl	27628 <fputs@plt+0x16240>
   2bc30:	b	2bb80 <fputs@plt+0x1a798>
   2bc34:	mov	r0, r6
   2bc38:	mov	r5, r1
   2bc3c:	mov	r6, r2
   2bc40:	bl	2c348 <fputs@plt+0x1af60>
   2bc44:	str	r9, [r4, #32]
   2bc48:	str	r5, [r4, #36]	; 0x24
   2bc4c:	mov	r0, r4
   2bc50:	bl	2c354 <fputs@plt+0x1af6c>
   2bc54:	ldr	r0, [r4]
   2bc58:	mov	r1, sl
   2bc5c:	mov	r2, r6
   2bc60:	bl	24704 <fputs@plt+0x1331c>
   2bc64:	mov	r7, r0
   2bc68:	b	2bd10 <fputs@plt+0x1a928>
   2bc6c:	cmp	r1, #480	; 0x1e0
   2bc70:	bcc	2bbb0 <fputs@plt+0x1a7c8>
   2bc74:	str	r9, [r4, #32]
   2bc78:	str	r1, [r4, #36]	; 0x24
   2bc7c:	add	r0, r8, #52	; 0x34
   2bc80:	bl	246f8 <fputs@plt+0x13310>
   2bc84:	cmp	r0, #0
   2bc88:	movwne	r0, #1
   2bc8c:	strb	r0, [r4, #17]
   2bc90:	add	r0, r8, #64	; 0x40
   2bc94:	bl	246f8 <fputs@plt+0x13310>
   2bc98:	cmp	r0, #0
   2bc9c:	movwne	r0, #1
   2bca0:	strb	r0, [r4, #18]
   2bca4:	ldr	r0, [r4, #36]	; 0x24
   2bca8:	sub	r1, r0, #35	; 0x23
   2bcac:	strh	r1, [r4, #28]
   2bcb0:	movw	r1, #65152	; 0xfe80
   2bcb4:	movt	r1, #65535	; 0xffff
   2bcb8:	add	r1, r1, r0, lsl #5
   2bcbc:	movw	r2, #32897	; 0x8081
   2bcc0:	movt	r2, #32896	; 0x8080
   2bcc4:	umull	r1, r3, r1, r2
   2bcc8:	mvn	r1, #22
   2bccc:	add	r3, r1, r3, lsr #7
   2bcd0:	strh	r3, [r4, #30]
   2bcd4:	strh	r3, [r4, #26]
   2bcd8:	movw	r3, #64768	; 0xfd00
   2bcdc:	movt	r3, #65535	; 0xffff
   2bce0:	add	r0, r3, r0, lsl #6
   2bce4:	umull	r0, r2, r0, r2
   2bce8:	add	r0, r1, r2, lsr #7
   2bcec:	strh	r0, [r4, #24]
   2bcf0:	uxth	r1, r0
   2bcf4:	cmp	r1, #127	; 0x7f
   2bcf8:	movcs	r0, #127	; 0x7f
   2bcfc:	strb	r0, [r4, #21]
   2bd00:	ldr	r0, [sp, #8]
   2bd04:	str	r5, [r4, #44]	; 0x2c
   2bd08:	str	r0, [r4, #12]
   2bd0c:	mov	r7, #0
   2bd10:	mov	r0, r7
   2bd14:	sub	sp, fp, #28
   2bd18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bd1c:	mov	r0, r6
   2bd20:	bl	2c348 <fputs@plt+0x1af60>
   2bd24:	b	2bd0c <fputs@plt+0x1a924>
   2bd28:	push	{r4, r5, fp, lr}
   2bd2c:	add	fp, sp, #8
   2bd30:	mov	r4, r0
   2bd34:	ldr	r0, [r0, #44]	; 0x2c
   2bd38:	cmp	r0, #0
   2bd3c:	bne	2be04 <fputs@plt+0x1aa1c>
   2bd40:	mov	r5, r1
   2bd44:	strb	r2, [r4, #22]
   2bd48:	ldrb	r1, [r4, #17]
   2bd4c:	mov	r0, #0
   2bd50:	cmp	r1, #1
   2bd54:	bne	2be04 <fputs@plt+0x1aa1c>
   2bd58:	mov	r0, r4
   2bd5c:	bl	24c74 <fputs@plt+0x1388c>
   2bd60:	cmp	r0, #0
   2bd64:	beq	2bdb4 <fputs@plt+0x1a9cc>
   2bd68:	ldrb	r0, [r4, #4]
   2bd6c:	cmp	r0, #0
   2bd70:	beq	2bda8 <fputs@plt+0x1a9c0>
   2bd74:	ldr	r0, [r4, #216]	; 0xd8
   2bd78:	mvn	r1, #0
   2bd7c:	bl	2b910 <fputs@plt+0x1a528>
   2bd80:	cmp	r0, #0
   2bd84:	beq	2bda8 <fputs@plt+0x1a9c0>
   2bd88:	mov	r0, r4
   2bd8c:	mov	r1, #4
   2bd90:	bl	27ba0 <fputs@plt+0x167b8>
   2bd94:	cmp	r0, #0
   2bd98:	bne	2be04 <fputs@plt+0x1aa1c>
   2bd9c:	ldr	r0, [r4, #216]	; 0xd8
   2bda0:	mov	r1, #1
   2bda4:	bl	2b910 <fputs@plt+0x1a528>
   2bda8:	ldr	r0, [r4, #216]	; 0xd8
   2bdac:	bl	2c9c0 <fputs@plt+0x1b5d8>
   2bdb0:	b	2bdd8 <fputs@plt+0x1a9f0>
   2bdb4:	mov	r0, r4
   2bdb8:	mov	r1, #2
   2bdbc:	bl	27ba0 <fputs@plt+0x167b8>
   2bdc0:	cmp	r5, #0
   2bdc4:	beq	2bdd8 <fputs@plt+0x1a9f0>
   2bdc8:	cmp	r0, #0
   2bdcc:	moveq	r0, r4
   2bdd0:	moveq	r1, #4
   2bdd4:	bleq	27b5c <fputs@plt+0x16774>
   2bdd8:	cmp	r0, #0
   2bddc:	popne	{r4, r5, fp, pc}
   2bde0:	mov	r0, #0
   2bde4:	str	r0, [r4, #80]	; 0x50
   2bde8:	str	r0, [r4, #84]	; 0x54
   2bdec:	mov	r1, #2
   2bdf0:	strb	r1, [r4, #17]
   2bdf4:	ldr	r1, [r4, #28]
   2bdf8:	str	r1, [r4, #32]
   2bdfc:	str	r1, [r4, #36]	; 0x24
   2be00:	str	r1, [r4, #40]	; 0x28
   2be04:	pop	{r4, r5, fp, pc}
   2be08:	push	{r4, r5, r6, sl, fp, lr}
   2be0c:	add	fp, sp, #16
   2be10:	mov	r4, r0
   2be14:	ldr	r1, [r0, #44]	; 0x2c
   2be18:	mov	r0, #0
   2be1c:	cmp	r1, #0
   2be20:	beq	2be28 <fputs@plt+0x1aa40>
   2be24:	pop	{r4, r5, r6, sl, fp, pc}
   2be28:	ldr	r5, [r4, #12]
   2be2c:	ldr	r6, [r5, #56]	; 0x38
   2be30:	ldr	r0, [r5, #72]	; 0x48
   2be34:	bl	17aac <fputs@plt+0x66c4>
   2be38:	cmp	r0, #0
   2be3c:	popne	{r4, r5, r6, sl, fp, pc}
   2be40:	movw	r0, #7024	; 0x1b70
   2be44:	movt	r0, #8
   2be48:	vld1.64	{d16-d17}, [r0]
   2be4c:	mov	r0, #40	; 0x28
   2be50:	mov	r1, r6
   2be54:	vst1.8	{d16-d17}, [r1], r0
   2be58:	ldr	r0, [r4, #32]
   2be5c:	lsr	r0, r0, #8
   2be60:	strb	r0, [r6, #16]
   2be64:	ldrh	r0, [r4, #34]	; 0x22
   2be68:	movw	r2, #257	; 0x101
   2be6c:	strh	r2, [r6, #18]
   2be70:	strb	r0, [r6, #17]
   2be74:	ldr	r0, [r4, #32]
   2be78:	ldr	r2, [r4, #36]	; 0x24
   2be7c:	vmov.i32	q8, #0	; 0x00000000
   2be80:	add	r3, r6, #24
   2be84:	vst1.8	{d16-d17}, [r3]
   2be88:	mov	r3, #32
   2be8c:	strb	r3, [r6, #23]
   2be90:	mov	r3, #8256	; 0x2040
   2be94:	strh	r3, [r6, #21]
   2be98:	vst1.8	{d16-d17}, [r1]
   2be9c:	add	r1, r6, #56	; 0x38
   2bea0:	vst1.8	{d16-d17}, [r1]
   2bea4:	add	r1, r6, #72	; 0x48
   2bea8:	vst1.8	{d16-d17}, [r1]
   2beac:	add	r1, r6, #84	; 0x54
   2beb0:	vst1.8	{d16-d17}, [r1]
   2beb4:	sub	r0, r0, r2
   2beb8:	strb	r0, [r6, #20]
   2bebc:	mov	r0, r5
   2bec0:	mov	r1, #13
   2bec4:	bl	2ca40 <fputs@plt+0x1b658>
   2bec8:	ldrh	r0, [r4, #22]
   2becc:	orr	r0, r0, #2
   2bed0:	strh	r0, [r4, #22]
   2bed4:	ldrb	r1, [r4, #17]
   2bed8:	add	r0, r6, #52	; 0x34
   2bedc:	bl	25950 <fputs@plt+0x14568>
   2bee0:	ldrb	r1, [r4, #18]
   2bee4:	add	r0, r6, #64	; 0x40
   2bee8:	bl	25950 <fputs@plt+0x14568>
   2beec:	mov	r0, #1
   2bef0:	str	r0, [r4, #44]	; 0x2c
   2bef4:	strb	r0, [r6, #31]
   2bef8:	mov	r0, #0
   2befc:	pop	{r4, r5, r6, sl, fp, pc}
   2bf00:	ldrb	r1, [r0, #20]
   2bf04:	cmp	r1, #0
   2bf08:	bxne	lr
   2bf0c:	ldr	r1, [r0, #12]
   2bf10:	cmp	r1, #0
   2bf14:	beq	2bf28 <fputs@plt+0x1ab40>
   2bf18:	mov	r2, #0
   2bf1c:	str	r2, [r0, #12]
   2bf20:	mov	r0, r1
   2bf24:	b	2c9b8 <fputs@plt+0x1b5d0>
   2bf28:	bx	lr
   2bf2c:	ldr	r2, [r0, #104]	; 0x68
   2bf30:	cmp	r2, r1
   2bf34:	bge	2bf48 <fputs@plt+0x1ab60>
   2bf38:	ldrb	r2, [r0, #6]
   2bf3c:	cmp	r2, #0
   2bf40:	beq	2bf48 <fputs@plt+0x1ab60>
   2bf44:	b	2cb10 <fputs@plt+0x1b728>
   2bf48:	mov	r0, #0
   2bf4c:	bx	lr
   2bf50:	push	{r4, r5, r6, sl, fp, lr}
   2bf54:	add	fp, sp, #16
   2bf58:	sub	sp, sp, #32
   2bf5c:	mov	r4, r0
   2bf60:	ldrb	r0, [r0, #16]
   2bf64:	cmp	r0, #0
   2bf68:	beq	2bf78 <fputs@plt+0x1ab90>
   2bf6c:	ldr	r5, [r4, #44]	; 0x2c
   2bf70:	cmp	r5, #0
   2bf74:	bne	2c024 <fputs@plt+0x1ac3c>
   2bf78:	mov	r0, r4
   2bf7c:	bl	24c74 <fputs@plt+0x1388c>
   2bf80:	mov	r5, #0
   2bf84:	cmp	r0, #0
   2bf88:	bne	2bf98 <fputs@plt+0x1abb0>
   2bf8c:	ldrb	r0, [r4, #17]
   2bf90:	cmp	r0, #0
   2bf94:	beq	2bffc <fputs@plt+0x1ac14>
   2bf98:	mov	r0, r4
   2bf9c:	bl	24c74 <fputs@plt+0x1388c>
   2bfa0:	cmp	r0, #0
   2bfa4:	beq	2bfb4 <fputs@plt+0x1abcc>
   2bfa8:	mov	r0, r4
   2bfac:	bl	2c680 <fputs@plt+0x1b298>
   2bfb0:	mov	r5, r0
   2bfb4:	cmp	r5, #0
   2bfb8:	ldrbeq	r0, [r4, #17]
   2bfbc:	cmpeq	r0, #0
   2bfc0:	beq	2bfd0 <fputs@plt+0x1abe8>
   2bfc4:	cmp	r5, #0
   2bfc8:	bne	2c01c <fputs@plt+0x1ac34>
   2bfcc:	b	2bfe8 <fputs@plt+0x1ac00>
   2bfd0:	add	r1, r4, #28
   2bfd4:	mov	r0, r4
   2bfd8:	bl	2c528 <fputs@plt+0x1b140>
   2bfdc:	mov	r5, r0
   2bfe0:	cmp	r5, #0
   2bfe4:	bne	2c01c <fputs@plt+0x1ac34>
   2bfe8:	mov	r0, #1
   2bfec:	strb	r0, [r4, #24]
   2bff0:	strb	r0, [r4, #17]
   2bff4:	mov	r5, #0
   2bff8:	b	2c024 <fputs@plt+0x1ac3c>
   2bffc:	mov	r0, #1
   2c000:	str	r0, [fp, #-20]	; 0xffffffec
   2c004:	mov	r0, r4
   2c008:	mov	r1, #1
   2c00c:	bl	27b5c <fputs@plt+0x16774>
   2c010:	mov	r5, r0
   2c014:	cmp	r0, #0
   2c018:	beq	2c030 <fputs@plt+0x1ac48>
   2c01c:	mov	r0, r4
   2c020:	bl	289f8 <fputs@plt+0x17610>
   2c024:	mov	r0, r5
   2c028:	sub	sp, fp, #16
   2c02c:	pop	{r4, r5, r6, sl, fp, pc}
   2c030:	ldrb	r0, [r4, #18]
   2c034:	cmp	r0, #1
   2c038:	bhi	2c054 <fputs@plt+0x1ac6c>
   2c03c:	sub	r1, fp, #20
   2c040:	mov	r0, r4
   2c044:	bl	2c384 <fputs@plt+0x1af9c>
   2c048:	mov	r5, r0
   2c04c:	cmp	r0, #0
   2c050:	bne	2c01c <fputs@plt+0x1ac34>
   2c054:	ldr	r0, [fp, #-20]	; 0xffffffec
   2c058:	cmp	r0, #0
   2c05c:	beq	2c19c <fputs@plt+0x1adb4>
   2c060:	ldrb	r0, [r4, #15]
   2c064:	mov	r5, #776	; 0x308
   2c068:	cmp	r0, #0
   2c06c:	bne	2c01c <fputs@plt+0x1ac34>
   2c070:	mov	r0, r4
   2c074:	mov	r1, #4
   2c078:	bl	27ba0 <fputs@plt+0x167b8>
   2c07c:	mov	r5, r0
   2c080:	cmp	r0, #0
   2c084:	bne	2c01c <fputs@plt+0x1ac34>
   2c088:	ldr	r0, [r4, #68]	; 0x44
   2c08c:	ldr	r0, [r0]
   2c090:	mov	r5, #0
   2c094:	cmp	r0, #0
   2c098:	beq	2c0e4 <fputs@plt+0x1acfc>
   2c09c:	ldr	r0, [r4, #68]	; 0x44
   2c0a0:	ldr	r0, [r0]
   2c0a4:	cmp	r0, #0
   2c0a8:	beq	2c16c <fputs@plt+0x1ad84>
   2c0ac:	mov	r0, r4
   2c0b0:	bl	28b18 <fputs@plt+0x17730>
   2c0b4:	mov	r5, r0
   2c0b8:	cmp	r0, #0
   2c0bc:	bne	2c18c <fputs@plt+0x1ada4>
   2c0c0:	mov	r0, r4
   2c0c4:	mov	r1, #1
   2c0c8:	bl	29e58 <fputs@plt+0x18a70>
   2c0cc:	mov	r5, r0
   2c0d0:	mov	r0, #0
   2c0d4:	strb	r0, [r4, #17]
   2c0d8:	cmp	r5, #0
   2c0dc:	bne	2c18c <fputs@plt+0x1ada4>
   2c0e0:	b	2c19c <fputs@plt+0x1adb4>
   2c0e4:	ldr	r6, [r4]
   2c0e8:	ldr	r1, [r4, #180]	; 0xb4
   2c0ec:	add	r3, sp, #8
   2c0f0:	mov	r0, r6
   2c0f4:	mov	r2, #0
   2c0f8:	bl	2b488 <fputs@plt+0x1a0a0>
   2c0fc:	mov	r5, r0
   2c100:	cmp	r0, #0
   2c104:	bne	2c09c <fputs@plt+0x1acb4>
   2c108:	ldr	r0, [sp, #8]
   2c10c:	cmp	r0, #0
   2c110:	beq	2c09c <fputs@plt+0x1acb4>
   2c114:	mov	r0, #0
   2c118:	str	r0, [sp, #24]
   2c11c:	ldr	r2, [r4, #68]	; 0x44
   2c120:	ldr	r1, [r4, #180]	; 0xb4
   2c124:	add	r0, sp, #24
   2c128:	str	r0, [sp]
   2c12c:	mov	r0, r6
   2c130:	movw	r3, #2050	; 0x802
   2c134:	bl	24974 <fputs@plt+0x1358c>
   2c138:	mov	r5, r0
   2c13c:	cmp	r0, #0
   2c140:	bne	2c09c <fputs@plt+0x1acb4>
   2c144:	ldrb	r0, [sp, #24]
   2c148:	tst	r0, #1
   2c14c:	mov	r5, #0
   2c150:	beq	2c09c <fputs@plt+0x1acb4>
   2c154:	movw	r0, #49095	; 0xbfc7
   2c158:	bl	22108 <fputs@plt+0x10d20>
   2c15c:	mov	r5, r0
   2c160:	ldr	r0, [r4, #68]	; 0x44
   2c164:	bl	24b28 <fputs@plt+0x13740>
   2c168:	b	2c09c <fputs@plt+0x1acb4>
   2c16c:	ldrb	r0, [r4, #4]
   2c170:	cmp	r0, #0
   2c174:	bne	2c184 <fputs@plt+0x1ad9c>
   2c178:	mov	r0, r4
   2c17c:	mov	r1, #1
   2c180:	bl	29954 <fputs@plt+0x1856c>
   2c184:	cmp	r5, #0
   2c188:	beq	2c19c <fputs@plt+0x1adb4>
   2c18c:	mov	r0, r4
   2c190:	mov	r1, r5
   2c194:	bl	25134 <fputs@plt+0x13d4c>
   2c198:	b	2c01c <fputs@plt+0x1ac34>
   2c19c:	ldrb	r0, [r4, #13]
   2c1a0:	cmp	r0, #0
   2c1a4:	beq	2c1b8 <fputs@plt+0x1add0>
   2c1a8:	mov	r0, r4
   2c1ac:	bl	2c5bc <fputs@plt+0x1b1d4>
   2c1b0:	mov	r5, r0
   2c1b4:	b	2bf98 <fputs@plt+0x1abb0>
   2c1b8:	ldrb	r0, [r4, #24]
   2c1bc:	cmp	r0, #0
   2c1c0:	beq	2c1a8 <fputs@plt+0x1adc0>
   2c1c4:	mov	r0, #0
   2c1c8:	str	r0, [sp, #24]
   2c1cc:	add	r1, sp, #24
   2c1d0:	mov	r0, r4
   2c1d4:	bl	2c528 <fputs@plt+0x1b140>
   2c1d8:	mov	r5, r0
   2c1dc:	cmp	r0, #0
   2c1e0:	bne	2c01c <fputs@plt+0x1ac34>
   2c1e4:	ldr	r0, [sp, #24]
   2c1e8:	cmp	r0, #0
   2c1ec:	beq	2c22c <fputs@plt+0x1ae44>
   2c1f0:	ldr	r0, [r4, #64]	; 0x40
   2c1f4:	mov	r1, #0
   2c1f8:	mov	r2, #24
   2c1fc:	str	r2, [sp]
   2c200:	str	r1, [sp, #4]
   2c204:	add	r1, sp, #8
   2c208:	mov	r2, #16
   2c20c:	bl	27490 <fputs@plt+0x160a8>
   2c210:	cmp	r0, #0
   2c214:	beq	2c238 <fputs@plt+0x1ae50>
   2c218:	mov	r5, r0
   2c21c:	movw	r0, #522	; 0x20a
   2c220:	cmp	r5, r0
   2c224:	beq	2c238 <fputs@plt+0x1ae50>
   2c228:	b	2c01c <fputs@plt+0x1ac34>
   2c22c:	vmov.i32	q8, #0	; 0x00000000
   2c230:	add	r0, sp, #8
   2c234:	vst1.64	{d16-d17}, [r0]
   2c238:	add	r0, r4, #112	; 0x70
   2c23c:	add	r1, sp, #8
   2c240:	mov	r2, #16
   2c244:	bl	11250 <bcmp@plt>
   2c248:	cmp	r0, #0
   2c24c:	beq	2c1a8 <fputs@plt+0x1adc0>
   2c250:	mov	r0, r4
   2c254:	bl	286e0 <fputs@plt+0x172f8>
   2c258:	ldrb	r0, [r4, #23]
   2c25c:	cmp	r0, #0
   2c260:	beq	2c1a8 <fputs@plt+0x1adc0>
   2c264:	ldr	r0, [r4, #64]	; 0x40
   2c268:	mov	r1, #0
   2c26c:	str	r1, [sp]
   2c270:	mov	r2, #0
   2c274:	mov	r3, #0
   2c278:	bl	28e8c <fputs@plt+0x17aa4>
   2c27c:	b	2c1a8 <fputs@plt+0x1adc0>
   2c280:	push	{r4, r5, r6, r7, fp, lr}
   2c284:	add	fp, sp, #16
   2c288:	sub	sp, sp, #8
   2c28c:	mov	r4, r2
   2c290:	mov	r6, r1
   2c294:	mov	r5, r0
   2c298:	ldr	r0, [r0]
   2c29c:	add	r2, sp, #4
   2c2a0:	bl	17368 <fputs@plt+0x5f80>
   2c2a4:	mov	r7, r0
   2c2a8:	cmp	r0, #0
   2c2ac:	bne	2c2c4 <fputs@plt+0x1aedc>
   2c2b0:	ldr	r0, [sp, #4]
   2c2b4:	mov	r1, r6
   2c2b8:	mov	r2, r5
   2c2bc:	bl	2c758 <fputs@plt+0x1b370>
   2c2c0:	str	r0, [r4]
   2c2c4:	mov	r0, r7
   2c2c8:	sub	sp, fp, #16
   2c2cc:	pop	{r4, r5, r6, r7, fp, pc}
   2c2d0:	push	{r4, sl, fp, lr}
   2c2d4:	add	fp, sp, #8
   2c2d8:	mov	r4, r0
   2c2dc:	ldrb	r0, [r0, #13]
   2c2e0:	cmp	r0, #0
   2c2e4:	bne	2c2f4 <fputs@plt+0x1af0c>
   2c2e8:	ldr	r0, [r4, #216]	; 0xd8
   2c2ec:	cmp	r0, #0
   2c2f0:	beq	2c304 <fputs@plt+0x1af1c>
   2c2f4:	mov	r0, #1
   2c2f8:	str	r0, [r1]
   2c2fc:	mov	r0, #0
   2c300:	pop	{r4, sl, fp, pc}
   2c304:	mov	r0, r4
   2c308:	bl	2c7b0 <fputs@plt+0x1b3c8>
   2c30c:	cmp	r0, #0
   2c310:	beq	2c340 <fputs@plt+0x1af58>
   2c314:	ldr	r0, [r4, #68]	; 0x44
   2c318:	bl	24b28 <fputs@plt+0x13740>
   2c31c:	mov	r0, r4
   2c320:	bl	2c800 <fputs@plt+0x1b418>
   2c324:	cmp	r0, #0
   2c328:	popne	{r4, sl, fp, pc}
   2c32c:	mov	r0, #0
   2c330:	strb	r0, [r4, #17]
   2c334:	mov	r1, #5
   2c338:	strb	r1, [r4, #5]
   2c33c:	pop	{r4, sl, fp, pc}
   2c340:	mov	r0, #14
   2c344:	pop	{r4, sl, fp, pc}
   2c348:	cmp	r0, #0
   2c34c:	bxeq	lr
   2c350:	b	2c9b8 <fputs@plt+0x1b5d0>
   2c354:	push	{r4, sl, fp, lr}
   2c358:	add	fp, sp, #8
   2c35c:	mov	r4, r0
   2c360:	ldr	r0, [r0, #80]	; 0x50
   2c364:	cmp	r0, #0
   2c368:	popeq	{r4, sl, fp, pc}
   2c36c:	sub	r0, r0, #4
   2c370:	str	r0, [r4, #80]	; 0x50
   2c374:	bl	24b58 <fputs@plt+0x13770>
   2c378:	mov	r0, #0
   2c37c:	str	r0, [r4, #80]	; 0x50
   2c380:	pop	{r4, sl, fp, pc}
   2c384:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2c388:	add	fp, sp, #24
   2c38c:	sub	sp, sp, #24
   2c390:	mov	r5, r1
   2c394:	mov	r4, r0
   2c398:	ldr	r8, [r0]
   2c39c:	mov	r0, #1
   2c3a0:	str	r0, [sp, #20]
   2c3a4:	ldr	r0, [r4, #68]	; 0x44
   2c3a8:	ldr	r6, [r0]
   2c3ac:	mov	r7, #0
   2c3b0:	str	r7, [r1]
   2c3b4:	cmp	r6, #0
   2c3b8:	bne	2c3d4 <fputs@plt+0x1afec>
   2c3bc:	ldr	r1, [r4, #180]	; 0xb4
   2c3c0:	add	r3, sp, #20
   2c3c4:	mov	r0, r8
   2c3c8:	mov	r2, #0
   2c3cc:	bl	2b488 <fputs@plt+0x1a0a0>
   2c3d0:	mov	r7, r0
   2c3d4:	cmp	r7, #0
   2c3d8:	bne	2c51c <fputs@plt+0x1b134>
   2c3dc:	ldr	r0, [sp, #20]
   2c3e0:	cmp	r0, #0
   2c3e4:	beq	2c51c <fputs@plt+0x1b134>
   2c3e8:	mov	r0, #0
   2c3ec:	str	r0, [sp, #16]
   2c3f0:	ldr	r0, [r4, #64]	; 0x40
   2c3f4:	add	r1, sp, #16
   2c3f8:	bl	2c6f4 <fputs@plt+0x1b30c>
   2c3fc:	mov	r7, r0
   2c400:	ldr	r0, [sp, #16]
   2c404:	orrs	r0, r0, r7
   2c408:	bne	2c51c <fputs@plt+0x1b134>
   2c40c:	add	r1, sp, #12
   2c410:	mov	r0, r4
   2c414:	bl	2c528 <fputs@plt+0x1b140>
   2c418:	mov	r7, r0
   2c41c:	cmp	r0, #0
   2c420:	bne	2c51c <fputs@plt+0x1b134>
   2c424:	cmp	r6, #0
   2c428:	ldreq	r0, [sp, #12]
   2c42c:	cmpeq	r0, #0
   2c430:	beq	2c48c <fputs@plt+0x1b0a4>
   2c434:	cmp	r6, #0
   2c438:	beq	2c4d4 <fputs@plt+0x1b0ec>
   2c43c:	mov	r1, #0
   2c440:	strb	r1, [sp, #8]
   2c444:	ldr	r0, [r4, #68]	; 0x44
   2c448:	str	r1, [sp]
   2c44c:	str	r1, [sp, #4]
   2c450:	add	r1, sp, #8
   2c454:	mov	r2, #1
   2c458:	bl	27490 <fputs@plt+0x160a8>
   2c45c:	movw	r1, #522	; 0x20a
   2c460:	subs	r7, r0, r1
   2c464:	movne	r7, r0
   2c468:	cmp	r6, #0
   2c46c:	bne	2c478 <fputs@plt+0x1b090>
   2c470:	ldr	r0, [r4, #68]	; 0x44
   2c474:	bl	24b28 <fputs@plt+0x13740>
   2c478:	ldrb	r0, [sp, #8]
   2c47c:	cmp	r0, #0
   2c480:	movwne	r0, #1
   2c484:	str	r0, [r5]
   2c488:	b	2c51c <fputs@plt+0x1b134>
   2c48c:	bl	277c4 <fputs@plt+0x163dc>
   2c490:	mov	r0, r4
   2c494:	mov	r1, #2
   2c498:	bl	27ba0 <fputs@plt+0x167b8>
   2c49c:	cmp	r0, #0
   2c4a0:	bne	2c4cc <fputs@plt+0x1b0e4>
   2c4a4:	ldr	r1, [r4, #180]	; 0xb4
   2c4a8:	mov	r0, r8
   2c4ac:	mov	r2, #0
   2c4b0:	bl	28e2c <fputs@plt+0x17a44>
   2c4b4:	ldrb	r0, [r4, #4]
   2c4b8:	cmp	r0, #0
   2c4bc:	bne	2c4cc <fputs@plt+0x1b0e4>
   2c4c0:	mov	r0, r4
   2c4c4:	mov	r1, #1
   2c4c8:	bl	29954 <fputs@plt+0x1856c>
   2c4cc:	bl	277e8 <fputs@plt+0x16400>
   2c4d0:	b	2c518 <fputs@plt+0x1b130>
   2c4d4:	movw	r0, #2049	; 0x801
   2c4d8:	str	r0, [sp, #8]
   2c4dc:	ldr	r2, [r4, #68]	; 0x44
   2c4e0:	ldr	r1, [r4, #180]	; 0xb4
   2c4e4:	add	r0, sp, #8
   2c4e8:	str	r0, [sp]
   2c4ec:	mov	r0, r8
   2c4f0:	movw	r3, #2049	; 0x801
   2c4f4:	bl	24974 <fputs@plt+0x1358c>
   2c4f8:	cmp	r0, #14
   2c4fc:	beq	2c510 <fputs@plt+0x1b128>
   2c500:	mov	r7, r0
   2c504:	cmp	r0, #0
   2c508:	beq	2c43c <fputs@plt+0x1b054>
   2c50c:	b	2c51c <fputs@plt+0x1b134>
   2c510:	mov	r0, #1
   2c514:	str	r0, [r5]
   2c518:	mov	r7, #0
   2c51c:	mov	r0, r7
   2c520:	sub	sp, fp, #24
   2c524:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2c528:	push	{r4, r5, fp, lr}
   2c52c:	add	fp, sp, #8
   2c530:	sub	sp, sp, #8
   2c534:	mov	r4, r1
   2c538:	mov	r5, r0
   2c53c:	ldr	r0, [r0, #216]	; 0xd8
   2c540:	bl	2c700 <fputs@plt+0x1b318>
   2c544:	cmp	r0, #0
   2c548:	bne	2c5a0 <fputs@plt+0x1b1b8>
   2c54c:	mov	r0, #0
   2c550:	str	r0, [sp, #4]
   2c554:	str	r0, [sp]
   2c558:	ldr	r0, [r5, #64]	; 0x40
   2c55c:	ldr	r1, [r0]
   2c560:	cmp	r1, #0
   2c564:	beq	2c580 <fputs@plt+0x1b198>
   2c568:	mov	r1, sp
   2c56c:	bl	27484 <fputs@plt+0x1609c>
   2c570:	cmp	r0, #0
   2c574:	beq	2c580 <fputs@plt+0x1b198>
   2c578:	sub	sp, fp, #8
   2c57c:	pop	{r4, r5, fp, pc}
   2c580:	ldr	r2, [r5, #160]	; 0xa0
   2c584:	ldm	sp, {r0, r1}
   2c588:	adds	r0, r0, r2
   2c58c:	adc	r1, r1, r2, asr #31
   2c590:	subs	r0, r0, #1
   2c594:	sbc	r1, r1, #0
   2c598:	asr	r3, r2, #31
   2c59c:	bl	7e668 <fputs@plt+0x6d280>
   2c5a0:	ldr	r1, [r5, #164]	; 0xa4
   2c5a4:	cmp	r0, r1
   2c5a8:	strhi	r0, [r5, #164]	; 0xa4
   2c5ac:	str	r0, [r4]
   2c5b0:	mov	r0, #0
   2c5b4:	sub	sp, fp, #8
   2c5b8:	pop	{r4, r5, fp, pc}
   2c5bc:	push	{r4, r5, fp, lr}
   2c5c0:	add	fp, sp, #8
   2c5c4:	sub	sp, sp, #8
   2c5c8:	mov	r4, r0
   2c5cc:	ldrb	r1, [r0, #13]
   2c5d0:	mov	r0, #0
   2c5d4:	cmp	r1, #0
   2c5d8:	bne	2c678 <fputs@plt+0x1b290>
   2c5dc:	mov	r1, sp
   2c5e0:	mov	r0, r4
   2c5e4:	bl	2c528 <fputs@plt+0x1b140>
   2c5e8:	cmp	r0, #0
   2c5ec:	bne	2c678 <fputs@plt+0x1b290>
   2c5f0:	ldr	r0, [r4]
   2c5f4:	ldr	r1, [r4, #220]	; 0xdc
   2c5f8:	ldr	r2, [sp]
   2c5fc:	cmp	r2, #0
   2c600:	beq	2c61c <fputs@plt+0x1b234>
   2c604:	add	r3, sp, #4
   2c608:	mov	r2, #0
   2c60c:	bl	2b488 <fputs@plt+0x1a0a0>
   2c610:	cmp	r0, #0
   2c614:	bne	2c678 <fputs@plt+0x1b290>
   2c618:	b	2c640 <fputs@plt+0x1b258>
   2c61c:	mov	r5, #0
   2c620:	mov	r2, #0
   2c624:	bl	28e2c <fputs@plt+0x17a44>
   2c628:	str	r5, [sp, #4]
   2c62c:	movw	r1, #5898	; 0x170a
   2c630:	cmp	r0, r1
   2c634:	beq	2c660 <fputs@plt+0x1b278>
   2c638:	cmp	r0, #0
   2c63c:	bne	2c678 <fputs@plt+0x1b290>
   2c640:	ldr	r0, [sp, #4]
   2c644:	cmp	r0, #0
   2c648:	beq	2c660 <fputs@plt+0x1b278>
   2c64c:	mov	r0, r4
   2c650:	mov	r1, #0
   2c654:	bl	2c2d0 <fputs@plt+0x1aee8>
   2c658:	sub	sp, fp, #8
   2c65c:	pop	{r4, r5, fp, pc}
   2c660:	ldrb	r1, [r4, #5]
   2c664:	mov	r0, #0
   2c668:	cmp	r1, #5
   2c66c:	bne	2c678 <fputs@plt+0x1b290>
   2c670:	mov	r0, #0
   2c674:	strb	r0, [r4, #5]
   2c678:	sub	sp, fp, #8
   2c67c:	pop	{r4, r5, fp, pc}
   2c680:	push	{r4, r5, fp, lr}
   2c684:	add	fp, sp, #8
   2c688:	sub	sp, sp, #8
   2c68c:	mov	r4, r0
   2c690:	mov	r0, #0
   2c694:	str	r0, [sp, #4]
   2c698:	ldr	r0, [r4, #216]	; 0xd8
   2c69c:	bl	29920 <fputs@plt+0x18538>
   2c6a0:	ldr	r0, [r4, #216]	; 0xd8
   2c6a4:	add	r1, sp, #4
   2c6a8:	bl	2c720 <fputs@plt+0x1b338>
   2c6ac:	mov	r5, r0
   2c6b0:	ldr	r0, [sp, #4]
   2c6b4:	orrs	r0, r0, r5
   2c6b8:	beq	2c6e8 <fputs@plt+0x1b300>
   2c6bc:	mov	r0, r4
   2c6c0:	bl	286e0 <fputs@plt+0x172f8>
   2c6c4:	ldrb	r0, [r4, #23]
   2c6c8:	cmp	r0, #0
   2c6cc:	beq	2c6e8 <fputs@plt+0x1b300>
   2c6d0:	ldr	r0, [r4, #64]	; 0x40
   2c6d4:	mov	r1, #0
   2c6d8:	str	r1, [sp]
   2c6dc:	mov	r2, #0
   2c6e0:	mov	r3, #0
   2c6e4:	bl	28e8c <fputs@plt+0x17aa4>
   2c6e8:	mov	r0, r5
   2c6ec:	sub	sp, fp, #8
   2c6f0:	pop	{r4, r5, fp, pc}
   2c6f4:	ldr	r2, [r0]
   2c6f8:	ldr	r2, [r2, #36]	; 0x24
   2c6fc:	bx	r2
   2c700:	mov	r1, r0
   2c704:	mov	r0, #0
   2c708:	cmp	r1, #0
   2c70c:	bxeq	lr
   2c710:	ldrsh	r2, [r1, #40]	; 0x28
   2c714:	cmp	r2, #0
   2c718:	ldrpl	r0, [r1, #72]	; 0x48
   2c71c:	bx	lr
   2c720:	push	{r4, r5, r6, sl, fp, lr}
   2c724:	add	fp, sp, #16
   2c728:	mov	r4, r1
   2c72c:	mov	r5, r0
   2c730:	mov	r6, #1
   2c734:	mov	r0, r5
   2c738:	mov	r1, r4
   2c73c:	mov	r2, #0
   2c740:	mov	r3, r6
   2c744:	bl	26990 <fputs@plt+0x155a8>
   2c748:	add	r6, r6, #1
   2c74c:	cmn	r0, #1
   2c750:	beq	2c734 <fputs@plt+0x1b34c>
   2c754:	pop	{r4, r5, r6, sl, fp, pc}
   2c758:	push	{r4, r5, r6, r7, fp, lr}
   2c75c:	add	fp, sp, #16
   2c760:	mov	r6, r2
   2c764:	mov	r4, r1
   2c768:	mov	r7, r0
   2c76c:	bl	27e0c <fputs@plt+0x16a24>
   2c770:	mov	r5, r0
   2c774:	ldr	r0, [r0, #84]	; 0x54
   2c778:	cmp	r0, r4
   2c77c:	beq	2c7a8 <fputs@plt+0x1b3c0>
   2c780:	mov	r0, r7
   2c784:	bl	178cc <fputs@plt+0x64e4>
   2c788:	str	r7, [r5, #72]	; 0x48
   2c78c:	str	r4, [r5, #84]	; 0x54
   2c790:	str	r6, [r5, #52]	; 0x34
   2c794:	str	r0, [r5, #56]	; 0x38
   2c798:	mov	r0, #0
   2c79c:	cmp	r4, #1
   2c7a0:	movweq	r0, #100	; 0x64
   2c7a4:	strb	r0, [r5, #5]
   2c7a8:	mov	r0, r5
   2c7ac:	pop	{r4, r5, r6, r7, fp, pc}
   2c7b0:	mov	r1, r0
   2c7b4:	ldrb	r2, [r0, #14]
   2c7b8:	mov	r0, #0
   2c7bc:	cmp	r2, #0
   2c7c0:	bne	2c7d4 <fputs@plt+0x1b3ec>
   2c7c4:	ldrb	r2, [r1, #4]
   2c7c8:	mov	r0, #1
   2c7cc:	cmp	r2, #0
   2c7d0:	beq	2c7d8 <fputs@plt+0x1b3f0>
   2c7d4:	bx	lr
   2c7d8:	ldr	r0, [r1, #64]	; 0x40
   2c7dc:	ldr	r1, [r0]
   2c7e0:	ldr	r0, [r1]
   2c7e4:	cmp	r0, #2
   2c7e8:	mov	r0, #0
   2c7ec:	bxlt	lr
   2c7f0:	ldr	r0, [r1, #52]	; 0x34
   2c7f4:	cmp	r0, #0
   2c7f8:	movwne	r0, #1
   2c7fc:	bx	lr
   2c800:	push	{r4, r5, r6, r7, fp, lr}
   2c804:	add	fp, sp, #16
   2c808:	sub	sp, sp, #16
   2c80c:	mov	r4, r0
   2c810:	ldrb	r0, [r0, #4]
   2c814:	cmp	r0, #0
   2c818:	beq	2c830 <fputs@plt+0x1b448>
   2c81c:	mov	r0, r4
   2c820:	bl	2c86c <fputs@plt+0x1b484>
   2c824:	mov	r5, r0
   2c828:	cmp	r0, #0
   2c82c:	bne	2c858 <fputs@plt+0x1b470>
   2c830:	ldrb	r3, [r4, #4]
   2c834:	ldr	r2, [r4, #220]	; 0xdc
   2c838:	ldr	r1, [r4, #64]	; 0x40
   2c83c:	ldr	r0, [r4]
   2c840:	ldrd	r6, [r4, #168]	; 0xa8
   2c844:	add	r5, r4, #216	; 0xd8
   2c848:	stm	sp, {r6, r7}
   2c84c:	str	r5, [sp, #8]
   2c850:	bl	2c89c <fputs@plt+0x1b4b4>
   2c854:	mov	r5, r0
   2c858:	mov	r0, r4
   2c85c:	bl	2861c <fputs@plt+0x17234>
   2c860:	mov	r0, r5
   2c864:	sub	sp, fp, #16
   2c868:	pop	{r4, r5, r6, r7, fp, pc}
   2c86c:	push	{r4, r5, fp, lr}
   2c870:	add	fp, sp, #8
   2c874:	mov	r4, r0
   2c878:	mov	r1, #4
   2c87c:	bl	27ba0 <fputs@plt+0x167b8>
   2c880:	mov	r5, r0
   2c884:	cmp	r0, #0
   2c888:	movne	r0, r4
   2c88c:	movne	r1, #1
   2c890:	blne	29954 <fputs@plt+0x1856c>
   2c894:	mov	r0, r5
   2c898:	pop	{r4, r5, fp, pc}
   2c89c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2c8a0:	add	fp, sp, #24
   2c8a4:	sub	sp, sp, #8
   2c8a8:	mov	r5, r3
   2c8ac:	mov	r6, r2
   2c8b0:	mov	r8, r1
   2c8b4:	mov	r7, r0
   2c8b8:	ldr	r9, [fp, #16]
   2c8bc:	mov	r0, #0
   2c8c0:	str	r0, [r9]
   2c8c4:	ldr	r0, [r7, #4]
   2c8c8:	add	r0, r0, #120	; 0x78
   2c8cc:	mov	r1, #0
   2c8d0:	bl	16884 <fputs@plt+0x549c>
   2c8d4:	cmp	r0, #0
   2c8d8:	beq	2c96c <fputs@plt+0x1b584>
   2c8dc:	mov	r4, r0
   2c8e0:	ldr	r1, [fp, #12]
   2c8e4:	ldr	r0, [fp, #8]
   2c8e8:	movw	r2, #65535	; 0xffff
   2c8ec:	strh	r2, [r4, #40]	; 0x28
   2c8f0:	str	r6, [r4, #108]	; 0x6c
   2c8f4:	movw	r2, #257	; 0x101
   2c8f8:	strh	r2, [r4, #48]	; 0x30
   2c8fc:	strd	r0, [r4, #16]
   2c900:	add	r0, r4, #120	; 0x78
   2c904:	stm	r4, {r7, r8}
   2c908:	str	r0, [r4, #8]
   2c90c:	cmp	r5, #0
   2c910:	movwne	r5, #1
   2c914:	lsl	r0, r5, #1
   2c918:	strb	r0, [r4, #43]	; 0x2b
   2c91c:	movw	r3, #6
   2c920:	movt	r3, #8
   2c924:	str	r3, [sp, #4]
   2c928:	ldr	r2, [r4, #8]
   2c92c:	add	r0, sp, #4
   2c930:	str	r0, [sp]
   2c934:	mov	r0, r7
   2c938:	mov	r1, r6
   2c93c:	bl	24974 <fputs@plt+0x1358c>
   2c940:	cmp	r0, #0
   2c944:	beq	2c974 <fputs@plt+0x1b58c>
   2c948:	mov	r5, r0
   2c94c:	mov	r0, r4
   2c950:	mov	r1, #0
   2c954:	bl	28dcc <fputs@plt+0x179e4>
   2c958:	ldr	r0, [r4, #8]
   2c95c:	bl	24b28 <fputs@plt+0x13740>
   2c960:	mov	r0, r4
   2c964:	bl	14294 <fputs@plt+0x2eac>
   2c968:	b	2c9ac <fputs@plt+0x1b5c4>
   2c96c:	mov	r5, #7
   2c970:	b	2c9ac <fputs@plt+0x1b5c4>
   2c974:	ldrb	r0, [sp, #4]
   2c978:	tst	r0, #1
   2c97c:	movne	r0, #1
   2c980:	strbne	r0, [r4, #46]	; 0x2e
   2c984:	mov	r0, r8
   2c988:	bl	24988 <fputs@plt+0x135a0>
   2c98c:	tst	r0, #1024	; 0x400
   2c990:	movne	r1, #0
   2c994:	strbne	r1, [r4, #48]	; 0x30
   2c998:	tst	r0, #4096	; 0x1000
   2c99c:	movne	r0, #0
   2c9a0:	strbne	r0, [r4, #49]	; 0x31
   2c9a4:	str	r4, [r9]
   2c9a8:	mov	r5, #0
   2c9ac:	mov	r0, r5
   2c9b0:	sub	sp, fp, #24
   2c9b4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2c9b8:	ldr	r0, [r0, #72]	; 0x48
   2c9bc:	b	2ae84 <fputs@plt+0x19a9c>
   2c9c0:	push	{r4, r5, fp, lr}
   2c9c4:	add	fp, sp, #8
   2c9c8:	mov	r4, r0
   2c9cc:	ldrb	r1, [r0, #46]	; 0x2e
   2c9d0:	mov	r0, #8
   2c9d4:	cmp	r1, #0
   2c9d8:	bne	2ca3c <fputs@plt+0x1b654>
   2c9dc:	mov	r5, #1
   2c9e0:	mov	r0, r4
   2c9e4:	mov	r1, #0
   2c9e8:	mov	r2, #1
   2c9ec:	bl	268c8 <fputs@plt+0x154e0>
   2c9f0:	cmp	r0, #0
   2c9f4:	popne	{r4, r5, fp, pc}
   2c9f8:	strb	r5, [r4, #44]	; 0x2c
   2c9fc:	mov	r0, r4
   2ca00:	bl	261a0 <fputs@plt+0x14db8>
   2ca04:	mov	r1, r0
   2ca08:	add	r0, r4, #52	; 0x34
   2ca0c:	mov	r2, #48	; 0x30
   2ca10:	bl	11250 <bcmp@plt>
   2ca14:	cmp	r0, #0
   2ca18:	mov	r0, #0
   2ca1c:	beq	2ca3c <fputs@plt+0x1b654>
   2ca20:	mov	r5, #0
   2ca24:	mov	r0, r4
   2ca28:	mov	r1, #0
   2ca2c:	mov	r2, #1
   2ca30:	bl	2695c <fputs@plt+0x15574>
   2ca34:	strb	r5, [r4, #44]	; 0x2c
   2ca38:	movw	r0, #517	; 0x205
   2ca3c:	pop	{r4, r5, fp, pc}
   2ca40:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2ca44:	add	fp, sp, #24
   2ca48:	mov	r8, r1
   2ca4c:	mov	r4, r0
   2ca50:	ldrb	r5, [r0, #5]
   2ca54:	ldr	r6, [r0, #52]	; 0x34
   2ca58:	ldr	r7, [r0, #56]	; 0x38
   2ca5c:	ldrb	r0, [r6, #22]
   2ca60:	tst	r0, #4
   2ca64:	beq	2ca7c <fputs@plt+0x1b694>
   2ca68:	add	r0, r7, r5
   2ca6c:	ldr	r1, [r6, #36]	; 0x24
   2ca70:	sub	r2, r1, r5
   2ca74:	mov	r1, #0
   2ca78:	bl	1119c <memset@plt>
   2ca7c:	mov	r0, r7
   2ca80:	strb	r8, [r0, r5]!
   2ca84:	mov	r9, #0
   2ca88:	strb	r9, [r0, #7]
   2ca8c:	str	r9, [r0, #1]
   2ca90:	ldr	r1, [r6, #36]	; 0x24
   2ca94:	lsr	r1, r1, #8
   2ca98:	strb	r1, [r0, #5]
   2ca9c:	ldr	r1, [r6, #36]	; 0x24
   2caa0:	strb	r1, [r0, #6]
   2caa4:	mov	r0, #8
   2caa8:	tst	r8, #8
   2caac:	movweq	r0, #12
   2cab0:	add	r5, r0, r5
   2cab4:	ldr	r0, [r6, #36]	; 0x24
   2cab8:	sub	r0, r0, r5
   2cabc:	strh	r0, [r4, #16]
   2cac0:	mov	r0, r4
   2cac4:	mov	r1, r8
   2cac8:	bl	28088 <fputs@plt+0x16ca0>
   2cacc:	strh	r5, [r4, #14]
   2cad0:	add	r0, r7, r5
   2cad4:	ldr	r1, [r6, #36]	; 0x24
   2cad8:	strb	r9, [r4, #1]
   2cadc:	ldrb	r2, [r4, #6]
   2cae0:	add	r2, r7, r2
   2cae4:	add	r1, r7, r1
   2cae8:	str	r1, [r4, #60]	; 0x3c
   2caec:	str	r0, [r4, #64]	; 0x40
   2caf0:	str	r2, [r4, #68]	; 0x44
   2caf4:	ldrh	r0, [r6, #32]
   2caf8:	mov	r1, #1
   2cafc:	strb	r1, [r4]
   2cb00:	strh	r9, [r4, #18]
   2cb04:	sub	r0, r0, #1
   2cb08:	strh	r0, [r4, #20]
   2cb0c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2cb10:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2cb14:	add	fp, sp, #24
   2cb18:	mov	r9, r1
   2cb1c:	mov	r5, r0
   2cb20:	ldr	r0, [r0, #100]	; 0x64
   2cb24:	ldr	r4, [r5, #104]	; 0x68
   2cb28:	add	r1, r1, r1, lsl #1
   2cb2c:	lsl	r2, r1, #4
   2cb30:	mov	r3, #0
   2cb34:	bl	14348 <fputs@plt+0x2f60>
   2cb38:	mov	r8, #7
   2cb3c:	cmp	r0, #0
   2cb40:	beq	2cc00 <fputs@plt+0x1b818>
   2cb44:	mov	r6, r0
   2cb48:	add	r0, r4, r4, lsl #1
   2cb4c:	add	r7, r6, r0, lsl #4
   2cb50:	sub	r0, r9, r4
   2cb54:	add	r0, r0, r0, lsl #1
   2cb58:	lsl	r2, r0, #4
   2cb5c:	mov	r0, r7
   2cb60:	mov	r1, #0
   2cb64:	bl	1119c <memset@plt>
   2cb68:	str	r6, [r5, #100]	; 0x64
   2cb6c:	cmp	r9, r4
   2cb70:	ble	2cbfc <fputs@plt+0x1b814>
   2cb74:	add	r6, r5, #80	; 0x50
   2cb78:	b	2cb90 <fputs@plt+0x1b7a8>
   2cb7c:	add	r4, r4, #1
   2cb80:	str	r4, [r5, #104]	; 0x68
   2cb84:	add	r7, r7, #48	; 0x30
   2cb88:	cmp	r9, r4
   2cb8c:	beq	2cbfc <fputs@plt+0x1b814>
   2cb90:	ldr	r0, [r5, #28]
   2cb94:	str	r0, [r7, #20]
   2cb98:	ldr	r1, [r5, #68]	; 0x44
   2cb9c:	ldr	r1, [r1]
   2cba0:	cmp	r1, #0
   2cba4:	beq	2cbb8 <fputs@plt+0x1b7d0>
   2cba8:	ldrd	r2, [r6]
   2cbac:	rsbs	r1, r2, #0
   2cbb0:	rscs	r1, r3, #0
   2cbb4:	blt	2cbc0 <fputs@plt+0x1b7d8>
   2cbb8:	ldr	r2, [r5, #156]	; 0x9c
   2cbbc:	mov	r3, #0
   2cbc0:	strd	r2, [r7]
   2cbc4:	ldr	r1, [r5, #56]	; 0x38
   2cbc8:	str	r1, [r7, #24]
   2cbcc:	bl	25b2c <fputs@plt+0x14744>
   2cbd0:	str	r0, [r7, #16]
   2cbd4:	cmp	r0, #0
   2cbd8:	beq	2cc00 <fputs@plt+0x1b818>
   2cbdc:	mov	r0, r5
   2cbe0:	bl	24c74 <fputs@plt+0x1388c>
   2cbe4:	cmp	r0, #0
   2cbe8:	beq	2cb7c <fputs@plt+0x1b794>
   2cbec:	ldr	r0, [r5, #216]	; 0xd8
   2cbf0:	add	r1, r7, #28
   2cbf4:	bl	2cc08 <fputs@plt+0x1b820>
   2cbf8:	b	2cb7c <fputs@plt+0x1b794>
   2cbfc:	mov	r8, #0
   2cc00:	mov	r0, r8
   2cc04:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2cc08:	ldr	r2, [r0, #68]	; 0x44
   2cc0c:	str	r2, [r1]
   2cc10:	ldr	r2, [r0, #76]	; 0x4c
   2cc14:	str	r2, [r1, #4]
   2cc18:	ldr	r2, [r0, #80]	; 0x50
   2cc1c:	str	r2, [r1, #8]
   2cc20:	ldr	r0, [r0, #112]	; 0x70
   2cc24:	str	r0, [r1, #12]
   2cc28:	bx	lr
   2cc2c:	ldr	r0, [r0, #108]	; 0x6c
   2cc30:	bx	lr
   2cc34:	ldr	r0, [r0, #44]	; 0x2c
   2cc38:	bx	lr
   2cc3c:	ldr	r1, [r0]
   2cc40:	ldr	r1, [r1, #68]	; 0x44
   2cc44:	bx	r1
   2cc48:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2cc4c:	add	fp, sp, #24
   2cc50:	sub	sp, sp, #8
   2cc54:	mov	r4, r3
   2cc58:	mov	r5, r2
   2cc5c:	mov	r8, r1
   2cc60:	mov	r6, r0
   2cc64:	ldr	r7, [r0, #144]	; 0x90
   2cc68:	cmp	r7, #0
   2cc6c:	beq	2cc98 <fputs@plt+0x1b8b0>
   2cc70:	str	r7, [r4]
   2cc74:	ldr	r0, [r7, #12]
   2cc78:	str	r0, [r6, #144]	; 0x90
   2cc7c:	mov	r0, #0
   2cc80:	str	r0, [r7, #12]
   2cc84:	ldr	r0, [r7, #8]
   2cc88:	ldrh	r2, [r6, #148]	; 0x94
   2cc8c:	mov	r1, #0
   2cc90:	bl	1119c <memset@plt>
   2cc94:	b	2ccd0 <fputs@plt+0x1b8e8>
   2cc98:	ldrh	r0, [r6, #148]	; 0x94
   2cc9c:	add	r0, r0, #40	; 0x28
   2cca0:	mov	r1, #0
   2cca4:	bl	16884 <fputs@plt+0x549c>
   2cca8:	str	r0, [r4]
   2ccac:	cmp	r0, #0
   2ccb0:	beq	2ccf0 <fputs@plt+0x1b908>
   2ccb4:	mov	r7, r0
   2ccb8:	movw	r0, #64	; 0x40
   2ccbc:	movt	r0, #1
   2ccc0:	str	r0, [r7, #24]
   2ccc4:	str	r6, [r7, #16]
   2ccc8:	add	r0, r7, #40	; 0x28
   2cccc:	str	r0, [r7, #8]
   2ccd0:	str	r5, [r7, #4]
   2ccd4:	str	r8, [r7, #20]
   2ccd8:	ldr	r0, [r6, #128]	; 0x80
   2ccdc:	add	r0, r0, #1
   2cce0:	str	r0, [r6, #128]	; 0x80
   2cce4:	mov	r0, #0
   2cce8:	sub	sp, fp, #24
   2ccec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2ccf0:	ldr	r0, [r6, #64]	; 0x40
   2ccf4:	ldr	r1, [r6, #160]	; 0xa0
   2ccf8:	str	r5, [sp]
   2ccfc:	sub	r3, r8, #1
   2cd00:	umull	r2, r7, r1, r3
   2cd04:	asr	r1, r1, #31
   2cd08:	mla	r3, r1, r3, r7
   2cd0c:	bl	28e8c <fputs@plt+0x17aa4>
   2cd10:	mov	r0, #7
   2cd14:	sub	sp, fp, #24
   2cd18:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2cd1c:	push	{r4, r5, r6, sl, fp, lr}
   2cd20:	add	fp, sp, #16
   2cd24:	mov	r5, r1
   2cd28:	mov	r6, r0
   2cd2c:	ldrb	r1, [r0, #33]	; 0x21
   2cd30:	mov	r0, #0
   2cd34:	cmp	r1, #2
   2cd38:	beq	2ce08 <fputs@plt+0x1ba20>
   2cd3c:	mov	r4, r2
   2cd40:	mov	r0, r6
   2cd44:	bl	238b8 <fputs@plt+0x124d0>
   2cd48:	ldr	r1, [r6, #20]
   2cd4c:	cmp	r0, r1
   2cd50:	ble	2cdd8 <fputs@plt+0x1b9f0>
   2cd54:	ldr	r1, [r6, #8]
   2cd58:	cmp	r1, #0
   2cd5c:	bne	2cd70 <fputs@plt+0x1b988>
   2cd60:	b	2cd90 <fputs@plt+0x1b9a8>
   2cd64:	ldr	r1, [r1, #36]	; 0x24
   2cd68:	cmp	r1, #0
   2cd6c:	beq	2cd90 <fputs@plt+0x1b9a8>
   2cd70:	ldrh	r0, [r1, #26]
   2cd74:	cmp	r0, #0
   2cd78:	bne	2cd64 <fputs@plt+0x1b97c>
   2cd7c:	ldrb	r0, [r1, #24]
   2cd80:	tst	r0, #8
   2cd84:	bne	2cd64 <fputs@plt+0x1b97c>
   2cd88:	str	r1, [r6, #8]
   2cd8c:	b	2cdc0 <fputs@plt+0x1b9d8>
   2cd90:	mov	r0, #0
   2cd94:	str	r0, [r6, #8]
   2cd98:	ldr	r1, [r6, #4]
   2cd9c:	cmp	r1, #0
   2cda0:	beq	2cdd8 <fputs@plt+0x1b9f0>
   2cda4:	ldrh	r0, [r1, #26]
   2cda8:	cmp	r0, #0
   2cdac:	beq	2cdc0 <fputs@plt+0x1b9d8>
   2cdb0:	ldr	r1, [r1, #36]	; 0x24
   2cdb4:	cmp	r1, #0
   2cdb8:	bne	2cda4 <fputs@plt+0x1b9bc>
   2cdbc:	b	2cdd8 <fputs@plt+0x1b9f0>
   2cdc0:	ldr	r2, [r6, #36]	; 0x24
   2cdc4:	ldr	r0, [r6, #40]	; 0x28
   2cdc8:	blx	r2
   2cdcc:	cmp	r0, #5
   2cdd0:	cmpne	r0, #0
   2cdd4:	bne	2ce08 <fputs@plt+0x1ba20>
   2cdd8:	ldr	r0, [r6, #44]	; 0x2c
   2cddc:	movw	r1, #41272	; 0xa138
   2cde0:	movt	r1, #9
   2cde4:	ldr	r3, [r1, #136]	; 0x88
   2cde8:	mov	r1, r5
   2cdec:	mov	r2, #2
   2cdf0:	blx	r3
   2cdf4:	mov	r1, r0
   2cdf8:	str	r0, [r4]
   2cdfc:	mov	r0, #0
   2ce00:	cmp	r1, #0
   2ce04:	movweq	r0, #7
   2ce08:	pop	{r4, r5, r6, sl, fp, pc}
   2ce0c:	ldrb	r0, [r0, #16]
   2ce10:	bx	lr
   2ce14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ce18:	add	fp, sp, #28
   2ce1c:	sub	sp, sp, #20
   2ce20:	mov	r8, r0
   2ce24:	ldr	sl, [r0, #16]
   2ce28:	ldrb	r0, [sl, #21]
   2ce2c:	orr	r0, r0, #4
   2ce30:	strb	r0, [sl, #21]
   2ce34:	ldr	r0, [sl, #156]	; 0x9c
   2ce38:	ldr	r1, [sl, #160]	; 0xa0
   2ce3c:	udiv	r4, r0, r1
   2ce40:	rsb	r1, r4, #0
   2ce44:	ldr	r0, [r8, #20]
   2ce48:	sub	r2, r0, #1
   2ce4c:	and	r2, r2, r1
   2ce50:	ldr	r1, [sl, #28]
   2ce54:	cmp	r0, r1
   2ce58:	bls	2ce70 <fputs@plt+0x1ba88>
   2ce5c:	sub	r4, r0, r2
   2ce60:	cmp	r4, #1
   2ce64:	bge	2ce84 <fputs@plt+0x1ba9c>
   2ce68:	mov	r7, #0
   2ce6c:	b	2cfe4 <fputs@plt+0x1bbfc>
   2ce70:	add	r0, r2, r4
   2ce74:	cmp	r0, r1
   2ce78:	subhi	r4, r1, r2
   2ce7c:	cmp	r4, #1
   2ce80:	blt	2ce68 <fputs@plt+0x1ba80>
   2ce84:	add	r5, r2, #1
   2ce88:	mov	r0, #0
   2ce8c:	str	r0, [sp, #12]
   2ce90:	mov	r9, #1
   2ce94:	str	sl, [sp, #4]
   2ce98:	str	r2, [sp, #8]
   2ce9c:	add	r6, r2, r9
   2cea0:	ldr	r0, [r8, #20]
   2cea4:	cmp	r6, r0
   2cea8:	beq	2ceec <fputs@plt+0x1bb04>
   2ceac:	ldr	r0, [sl, #60]	; 0x3c
   2ceb0:	mov	r1, r6
   2ceb4:	bl	2b2a0 <fputs@plt+0x19eb8>
   2ceb8:	cmp	r0, #0
   2cebc:	beq	2ceec <fputs@plt+0x1bb04>
   2cec0:	mov	r0, sl
   2cec4:	mov	r1, r6
   2cec8:	bl	2ad38 <fputs@plt+0x19950>
   2cecc:	str	r0, [sp, #16]
   2ced0:	mov	r7, #0
   2ced4:	cmp	r0, #0
   2ced8:	beq	2cf68 <fputs@plt+0x1bb80>
   2cedc:	ldrh	r6, [r0, #24]
   2cee0:	bl	2ae84 <fputs@plt+0x19a9c>
   2cee4:	tst	r6, #8
   2cee8:	b	2cf58 <fputs@plt+0x1bb70>
   2ceec:	ldr	r0, [sl, #160]	; 0xa0
   2cef0:	movw	r1, #41896	; 0xa3a8
   2cef4:	movt	r1, #9
   2cef8:	ldr	r1, [r1]
   2cefc:	sdiv	r0, r1, r0
   2cf00:	add	r0, r0, #1
   2cf04:	mov	r7, #0
   2cf08:	cmp	r6, r0
   2cf0c:	beq	2cf68 <fputs@plt+0x1bb80>
   2cf10:	mov	r0, sl
   2cf14:	mov	r1, r6
   2cf18:	add	r2, sp, #16
   2cf1c:	mov	r3, #0
   2cf20:	bl	17368 <fputs@plt+0x5f80>
   2cf24:	cmp	r0, #0
   2cf28:	bne	2cf8c <fputs@plt+0x1bba4>
   2cf2c:	ldr	r6, [sp, #16]
   2cf30:	mov	r0, r6
   2cf34:	bl	2cffc <fputs@plt+0x1bc14>
   2cf38:	mov	r7, r0
   2cf3c:	mov	sl, r8
   2cf40:	ldrh	r8, [r6, #24]
   2cf44:	mov	r0, r6
   2cf48:	bl	2ae84 <fputs@plt+0x19a9c>
   2cf4c:	tst	r8, #8
   2cf50:	mov	r8, sl
   2cf54:	ldr	sl, [sp, #4]
   2cf58:	ldr	r0, [sp, #12]
   2cf5c:	mov	r1, #1
   2cf60:	movne	r0, r1
   2cf64:	str	r0, [sp, #12]
   2cf68:	clz	r0, r7
   2cf6c:	lsr	r0, r0, #5
   2cf70:	cmp	r9, r4
   2cf74:	ldr	r2, [sp, #8]
   2cf78:	bge	2cf94 <fputs@plt+0x1bbac>
   2cf7c:	add	r9, r9, #1
   2cf80:	cmp	r7, #0
   2cf84:	beq	2ce9c <fputs@plt+0x1bab4>
   2cf88:	b	2cf94 <fputs@plt+0x1bbac>
   2cf8c:	mov	r7, r0
   2cf90:	mov	r0, #0
   2cf94:	ldr	r1, [sp, #12]
   2cf98:	cmp	r1, #0
   2cf9c:	cmpne	r0, #0
   2cfa0:	beq	2cfe4 <fputs@plt+0x1bbfc>
   2cfa4:	cmp	r4, #1
   2cfa8:	bge	2cfbc <fputs@plt+0x1bbd4>
   2cfac:	b	2cfe4 <fputs@plt+0x1bbfc>
   2cfb0:	add	r5, r5, #1
   2cfb4:	subs	r4, r4, #1
   2cfb8:	beq	2cfe4 <fputs@plt+0x1bbfc>
   2cfbc:	mov	r0, sl
   2cfc0:	mov	r1, r5
   2cfc4:	bl	2ad38 <fputs@plt+0x19950>
   2cfc8:	cmp	r0, #0
   2cfcc:	beq	2cfb0 <fputs@plt+0x1bbc8>
   2cfd0:	ldrh	r1, [r0, #24]
   2cfd4:	orr	r1, r1, #8
   2cfd8:	strh	r1, [r0, #24]
   2cfdc:	bl	2ae84 <fputs@plt+0x19a9c>
   2cfe0:	b	2cfb0 <fputs@plt+0x1bbc8>
   2cfe4:	ldrb	r0, [sl, #21]
   2cfe8:	and	r0, r0, #251	; 0xfb
   2cfec:	strb	r0, [sl, #21]
   2cff0:	mov	r0, r7
   2cff4:	sub	sp, fp, #28
   2cff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cffc:	push	{r4, r5, r6, sl, fp, lr}
   2d000:	add	fp, sp, #16
   2d004:	mov	r5, r0
   2d008:	ldr	r4, [r0, #16]
   2d00c:	ldrb	r0, [r4, #17]
   2d010:	cmp	r0, #2
   2d014:	bne	2d028 <fputs@plt+0x1bc40>
   2d018:	mov	r0, r4
   2d01c:	bl	2d0c8 <fputs@plt+0x1bce0>
   2d020:	cmp	r0, #0
   2d024:	popne	{r4, r5, r6, sl, fp, pc}
   2d028:	mov	r0, r5
   2d02c:	bl	2b2f4 <fputs@plt+0x19f0c>
   2d030:	ldr	r0, [r4, #60]	; 0x3c
   2d034:	cmp	r0, #0
   2d038:	beq	2d050 <fputs@plt+0x1bc68>
   2d03c:	ldr	r6, [r5, #20]
   2d040:	mov	r1, r6
   2d044:	bl	25280 <fputs@plt+0x13e98>
   2d048:	cmp	r0, #0
   2d04c:	beq	2d08c <fputs@plt+0x1bca4>
   2d050:	ldrh	r0, [r5, #24]
   2d054:	orr	r0, r0, #4
   2d058:	strh	r0, [r5, #24]
   2d05c:	ldr	r0, [r4, #104]	; 0x68
   2d060:	cmp	r0, #1
   2d064:	blt	2d074 <fputs@plt+0x1bc8c>
   2d068:	mov	r0, r5
   2d06c:	bl	24c84 <fputs@plt+0x1389c>
   2d070:	b	2d078 <fputs@plt+0x1bc90>
   2d074:	mov	r0, #0
   2d078:	ldr	r1, [r5, #20]
   2d07c:	ldr	r2, [r4, #28]
   2d080:	cmp	r2, r1
   2d084:	strcc	r1, [r4, #28]
   2d088:	pop	{r4, r5, r6, sl, fp, pc}
   2d08c:	ldr	r0, [r4, #32]
   2d090:	cmp	r6, r0
   2d094:	bls	2d0b4 <fputs@plt+0x1bccc>
   2d098:	ldrb	r0, [r4, #17]
   2d09c:	cmp	r0, #4
   2d0a0:	beq	2d050 <fputs@plt+0x1bc68>
   2d0a4:	ldrh	r0, [r5, #24]
   2d0a8:	orr	r0, r0, #8
   2d0ac:	strh	r0, [r5, #24]
   2d0b0:	b	2d050 <fputs@plt+0x1bc68>
   2d0b4:	mov	r0, r5
   2d0b8:	bl	2d1e0 <fputs@plt+0x1bdf8>
   2d0bc:	cmp	r0, #0
   2d0c0:	bne	2d088 <fputs@plt+0x1bca0>
   2d0c4:	b	2d050 <fputs@plt+0x1bc68>
   2d0c8:	push	{r4, r5, r6, r7, fp, lr}
   2d0cc:	add	fp, sp, #16
   2d0d0:	sub	sp, sp, #8
   2d0d4:	ldr	r6, [r0, #44]	; 0x2c
   2d0d8:	cmp	r6, #0
   2d0dc:	bne	2d10c <fputs@plt+0x1bd24>
   2d0e0:	mov	r4, r0
   2d0e4:	ldr	r5, [r0]
   2d0e8:	bl	24c74 <fputs@plt+0x1388c>
   2d0ec:	cmp	r0, #0
   2d0f0:	bne	2d100 <fputs@plt+0x1bd18>
   2d0f4:	ldrb	r0, [r4, #5]
   2d0f8:	cmp	r0, #2
   2d0fc:	bne	2d118 <fputs@plt+0x1bd30>
   2d100:	mov	r0, #3
   2d104:	strb	r0, [r4, #17]
   2d108:	mov	r6, #0
   2d10c:	mov	r0, r6
   2d110:	sub	sp, fp, #16
   2d114:	pop	{r4, r5, r6, r7, fp, pc}
   2d118:	ldr	r0, [r4, #28]
   2d11c:	bl	25b2c <fputs@plt+0x14744>
   2d120:	str	r0, [r4, #60]	; 0x3c
   2d124:	cmp	r0, #0
   2d128:	beq	2d18c <fputs@plt+0x1bda4>
   2d12c:	ldr	r0, [r4, #68]	; 0x44
   2d130:	ldr	r1, [r0]
   2d134:	cmp	r1, #0
   2d138:	bne	2d14c <fputs@plt+0x1bd64>
   2d13c:	ldrb	r1, [r4, #5]
   2d140:	cmp	r1, #4
   2d144:	bne	2d194 <fputs@plt+0x1bdac>
   2d148:	bl	2d2e0 <fputs@plt+0x1bef8>
   2d14c:	mov	r0, #0
   2d150:	vmov.i32	q8, #0	; 0x00000000
   2d154:	strb	r0, [r4, #20]
   2d158:	str	r0, [r4, #48]	; 0x30
   2d15c:	add	r0, r4, #80	; 0x50
   2d160:	vst1.64	{d16-d17}, [r0]
   2d164:	mov	r0, r4
   2d168:	bl	27998 <fputs@plt+0x165b0>
   2d16c:	mov	r6, r0
   2d170:	cmp	r0, #0
   2d174:	beq	2d100 <fputs@plt+0x1bd18>
   2d178:	ldr	r0, [r4, #60]	; 0x3c
   2d17c:	bl	2985c <fputs@plt+0x18474>
   2d180:	mov	r0, #0
   2d184:	str	r0, [r4, #60]	; 0x3c
   2d188:	b	2d10c <fputs@plt+0x1bd24>
   2d18c:	mov	r6, #7
   2d190:	b	2d10c <fputs@plt+0x1bd24>
   2d194:	ldrb	r7, [r4, #13]
   2d198:	mov	r0, r4
   2d19c:	bl	2d2f4 <fputs@plt+0x1bf0c>
   2d1a0:	mov	r6, r0
   2d1a4:	cmp	r0, #0
   2d1a8:	bne	2d178 <fputs@plt+0x1bd90>
   2d1ac:	ldr	r2, [r4, #68]	; 0x44
   2d1b0:	ldr	r1, [r4, #180]	; 0xb4
   2d1b4:	mov	r0, #0
   2d1b8:	str	r0, [sp]
   2d1bc:	movw	r3, #4110	; 0x100e
   2d1c0:	cmp	r7, #0
   2d1c4:	movweq	r3, #2054	; 0x806
   2d1c8:	mov	r0, r5
   2d1cc:	bl	24974 <fputs@plt+0x1358c>
   2d1d0:	mov	r6, r0
   2d1d4:	cmp	r0, #0
   2d1d8:	bne	2d178 <fputs@plt+0x1bd90>
   2d1dc:	b	2d14c <fputs@plt+0x1bd64>
   2d1e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d1e4:	add	fp, sp, #28
   2d1e8:	sub	sp, sp, #12
   2d1ec:	mov	r5, r0
   2d1f0:	ldr	r6, [r0, #4]
   2d1f4:	ldr	r4, [r0, #16]
   2d1f8:	ldr	r9, [r4, #84]	; 0x54
   2d1fc:	mov	sl, r4
   2d200:	ldr	r7, [sl, #80]!	; 0x50
   2d204:	mov	r0, r4
   2d208:	mov	r1, r6
   2d20c:	bl	2b2c4 <fputs@plt+0x19edc>
   2d210:	mov	r8, r0
   2d214:	ldrh	r0, [r5, #24]
   2d218:	orr	r0, r0, #8
   2d21c:	strh	r0, [r5, #24]
   2d220:	ldr	r0, [r4, #68]	; 0x44
   2d224:	ldr	r1, [r5, #20]
   2d228:	str	r1, [sp]
   2d22c:	mov	r2, r7
   2d230:	mov	r3, r9
   2d234:	bl	253a0 <fputs@plt+0x13fb8>
   2d238:	cmp	r0, #0
   2d23c:	bne	2d28c <fputs@plt+0x1bea4>
   2d240:	adds	r1, r7, #4
   2d244:	adc	r3, r9, #0
   2d248:	ldr	r0, [r4, #68]	; 0x44
   2d24c:	ldr	r2, [r4, #160]	; 0xa0
   2d250:	stm	sp, {r1, r3}
   2d254:	mov	r1, r6
   2d258:	bl	17cd8 <fputs@plt+0x68f0>
   2d25c:	cmp	r0, #0
   2d260:	bne	2d28c <fputs@plt+0x1bea4>
   2d264:	ldr	r0, [r4, #68]	; 0x44
   2d268:	ldr	r1, [r4, #160]	; 0xa0
   2d26c:	str	r8, [sp]
   2d270:	adds	r2, r7, r1
   2d274:	adc	r1, r9, r1, asr #31
   2d278:	adds	r2, r2, #4
   2d27c:	adc	r3, r1, #0
   2d280:	bl	253a0 <fputs@plt+0x13fb8>
   2d284:	cmp	r0, #0
   2d288:	beq	2d294 <fputs@plt+0x1beac>
   2d28c:	sub	sp, fp, #28
   2d290:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d294:	ldrd	r0, [sl]
   2d298:	ldr	r2, [r4, #160]	; 0xa0
   2d29c:	add	r2, r2, #8
   2d2a0:	adds	r0, r0, r2
   2d2a4:	adc	r1, r1, r2, asr #31
   2d2a8:	strd	r0, [sl]
   2d2ac:	ldr	r1, [r4, #48]	; 0x30
   2d2b0:	ldr	r0, [r4, #60]	; 0x3c
   2d2b4:	add	r1, r1, #1
   2d2b8:	str	r1, [r4, #48]	; 0x30
   2d2bc:	ldr	r1, [r5, #20]
   2d2c0:	bl	2595c <fputs@plt+0x14574>
   2d2c4:	mov	r6, r0
   2d2c8:	ldr	r1, [r5, #20]
   2d2cc:	mov	r0, r4
   2d2d0:	bl	253e8 <fputs@plt+0x14000>
   2d2d4:	orr	r0, r0, r6
   2d2d8:	sub	sp, fp, #28
   2d2dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d2e0:	mov	r1, r0
   2d2e4:	mov	r0, #0
   2d2e8:	mov	r2, #0
   2d2ec:	mvn	r3, #0
   2d2f0:	b	25464 <fputs@plt+0x1407c>
   2d2f4:	push	{r4, sl, fp, lr}
   2d2f8:	add	fp, sp, #8
   2d2fc:	sub	sp, sp, #8
   2d300:	mov	r4, #0
   2d304:	str	r4, [sp, #4]
   2d308:	ldrb	r1, [r0, #13]
   2d30c:	cmp	r1, #0
   2d310:	beq	2d320 <fputs@plt+0x1bf38>
   2d314:	mov	r0, r4
   2d318:	sub	sp, fp, #8
   2d31c:	pop	{r4, sl, fp, pc}
   2d320:	ldr	r1, [r0, #28]
   2d324:	cmp	r1, #0
   2d328:	beq	2d314 <fputs@plt+0x1bf2c>
   2d32c:	ldr	r0, [r0, #64]	; 0x40
   2d330:	add	r2, sp, #4
   2d334:	mov	r1, #20
   2d338:	bl	1fb28 <fputs@plt+0xe740>
   2d33c:	cmp	r0, #12
   2d340:	beq	2d314 <fputs@plt+0x1bf2c>
   2d344:	ldr	r1, [sp, #4]
   2d348:	cmp	r1, #0
   2d34c:	mov	r4, r0
   2d350:	movwne	r4, #1032	; 0x408
   2d354:	cmp	r0, #0
   2d358:	movne	r4, r0
   2d35c:	b	2d314 <fputs@plt+0x1bf2c>
   2d360:	push	{r4, r5, fp, lr}
   2d364:	add	fp, sp, #8
   2d368:	sub	sp, sp, #8
   2d36c:	mov	r4, r0
   2d370:	ldrb	r0, [r0, #19]
   2d374:	mov	r5, #0
   2d378:	cmp	r0, #0
   2d37c:	bne	2d3dc <fputs@plt+0x1bff4>
   2d380:	ldr	r0, [r4, #28]
   2d384:	cmp	r0, #0
   2d388:	beq	2d3dc <fputs@plt+0x1bff4>
   2d38c:	add	r2, sp, #4
   2d390:	mov	r0, r4
   2d394:	mov	r1, #1
   2d398:	mov	r3, #0
   2d39c:	bl	17368 <fputs@plt+0x5f80>
   2d3a0:	mov	r5, r0
   2d3a4:	cmp	r0, #0
   2d3a8:	bne	2d3d4 <fputs@plt+0x1bfec>
   2d3ac:	ldr	r0, [sp, #4]
   2d3b0:	bl	17aac <fputs@plt+0x66c4>
   2d3b4:	mov	r5, r0
   2d3b8:	cmp	r0, #0
   2d3bc:	bne	2d3d4 <fputs@plt+0x1bfec>
   2d3c0:	ldr	r0, [sp, #4]
   2d3c4:	bl	25b50 <fputs@plt+0x14768>
   2d3c8:	mov	r0, #1
   2d3cc:	strb	r0, [r4, #19]
   2d3d0:	mov	r5, #0
   2d3d4:	ldr	r0, [sp, #4]
   2d3d8:	bl	178d4 <fputs@plt+0x64ec>
   2d3dc:	mov	r0, r5
   2d3e0:	sub	sp, fp, #8
   2d3e4:	pop	{r4, r5, fp, pc}
   2d3e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d3ec:	add	fp, sp, #28
   2d3f0:	sub	sp, sp, #28
   2d3f4:	mov	r4, r0
   2d3f8:	mov	r0, #0
   2d3fc:	cmp	r1, #0
   2d400:	beq	2d5a8 <fputs@plt+0x1c1c0>
   2d404:	mov	r6, r1
   2d408:	ldrb	r1, [r4, #5]
   2d40c:	cmp	r1, #4
   2d410:	beq	2d5a8 <fputs@plt+0x1c1c0>
   2d414:	ldr	r8, [r4, #68]	; 0x44
   2d418:	ldr	r1, [r8]
   2d41c:	cmp	r1, #0
   2d420:	beq	2d5a8 <fputs@plt+0x1c1c0>
   2d424:	mov	r0, #1
   2d428:	strb	r0, [r4, #20]
   2d42c:	ldrb	r0, [r6]
   2d430:	cmp	r0, #0
   2d434:	beq	2d45c <fputs@plt+0x1c074>
   2d438:	add	r1, r6, #1
   2d43c:	mov	sl, #0
   2d440:	mov	r5, #0
   2d444:	uxtab	sl, sl, r0
   2d448:	ldrb	r0, [r1, r5]
   2d44c:	add	r5, r5, #1
   2d450:	cmp	r0, #0
   2d454:	bne	2d444 <fputs@plt+0x1c05c>
   2d458:	b	2d464 <fputs@plt+0x1c07c>
   2d45c:	mov	r5, #0
   2d460:	mov	sl, #0
   2d464:	ldrb	r0, [r4, #8]
   2d468:	cmp	r0, #0
   2d46c:	beq	2d47c <fputs@plt+0x1c094>
   2d470:	mov	r0, r4
   2d474:	bl	27944 <fputs@plt+0x1655c>
   2d478:	strd	r0, [r4, #80]	; 0x50
   2d47c:	movw	r0, #41896	; 0xa3a8
   2d480:	movt	r0, #9
   2d484:	ldr	r0, [r0]
   2d488:	mov	r1, r4
   2d48c:	ldr	r7, [r1, #80]!	; 0x50
   2d490:	ldr	r9, [r1, #4]
   2d494:	str	r1, [sp, #12]
   2d498:	ldr	r1, [r1, #80]	; 0x50
   2d49c:	sdiv	r0, r0, r1
   2d4a0:	add	r0, r0, #1
   2d4a4:	str	r0, [sp]
   2d4a8:	mov	r0, r8
   2d4ac:	mov	r2, r7
   2d4b0:	mov	r3, r9
   2d4b4:	bl	253a0 <fputs@plt+0x13fb8>
   2d4b8:	cmp	r0, #0
   2d4bc:	bne	2d5a8 <fputs@plt+0x1c1c0>
   2d4c0:	adds	r7, r7, #4
   2d4c4:	adc	r8, r9, #0
   2d4c8:	ldr	r0, [r4, #68]	; 0x44
   2d4cc:	stm	sp, {r7, r8}
   2d4d0:	mov	r1, r6
   2d4d4:	mov	r2, r5
   2d4d8:	bl	17cd8 <fputs@plt+0x68f0>
   2d4dc:	cmp	r0, #0
   2d4e0:	bne	2d5a8 <fputs@plt+0x1c1c0>
   2d4e4:	ldr	r0, [r4, #68]	; 0x44
   2d4e8:	str	r5, [sp]
   2d4ec:	adds	r6, r7, r5
   2d4f0:	adc	r7, r8, #0
   2d4f4:	mov	r2, r6
   2d4f8:	mov	r3, r7
   2d4fc:	bl	253a0 <fputs@plt+0x13fb8>
   2d500:	cmp	r0, #0
   2d504:	bne	2d5a8 <fputs@plt+0x1c1c0>
   2d508:	ldr	r0, [r4, #68]	; 0x44
   2d50c:	str	sl, [sp]
   2d510:	adds	r2, r6, #4
   2d514:	adc	r3, r7, #0
   2d518:	bl	253a0 <fputs@plt+0x13fb8>
   2d51c:	cmp	r0, #0
   2d520:	bne	2d5a8 <fputs@plt+0x1c1c0>
   2d524:	adds	r1, r6, #8
   2d528:	adc	r2, r7, #0
   2d52c:	ldr	r0, [r4, #68]	; 0x44
   2d530:	stm	sp, {r1, r2}
   2d534:	movw	r1, #6980	; 0x1b44
   2d538:	movt	r1, #8
   2d53c:	mov	r2, #8
   2d540:	bl	17cd8 <fputs@plt+0x68f0>
   2d544:	cmp	r0, #0
   2d548:	bne	2d5a8 <fputs@plt+0x1c1c0>
   2d54c:	ldr	r3, [sp, #12]
   2d550:	ldrd	r0, [r3]
   2d554:	add	r2, r5, #20
   2d558:	adds	r0, r0, r2
   2d55c:	adc	r1, r1, #0
   2d560:	strd	r0, [r3]
   2d564:	ldr	r0, [r4, #68]	; 0x44
   2d568:	add	r1, sp, #16
   2d56c:	bl	27484 <fputs@plt+0x1609c>
   2d570:	cmp	r0, #0
   2d574:	bne	2d5a8 <fputs@plt+0x1c1c0>
   2d578:	ldr	r0, [sp, #12]
   2d57c:	ldr	r2, [r0]
   2d580:	ldr	r1, [r0, #4]
   2d584:	mov	r0, #0
   2d588:	ldr	r3, [sp, #16]
   2d58c:	ldr	r7, [sp, #20]
   2d590:	subs	r3, r2, r3
   2d594:	sbcs	r3, r1, r7
   2d598:	bge	2d5a8 <fputs@plt+0x1c1c0>
   2d59c:	ldr	r0, [r4, #68]	; 0x44
   2d5a0:	mov	r3, r1
   2d5a4:	bl	277dc <fputs@plt+0x163f4>
   2d5a8:	sub	sp, fp, #28
   2d5ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d5b0:	push	{r4, sl, fp, lr}
   2d5b4:	add	fp, sp, #8
   2d5b8:	mov	r4, r0
   2d5bc:	ldr	r0, [r0, #44]	; 0x2c
   2d5c0:	cmp	r0, #0
   2d5c4:	popne	{r4, sl, fp, pc}
   2d5c8:	ldrb	r0, [r4, #17]
   2d5cc:	cmp	r0, #2
   2d5d0:	bne	2d5fc <fputs@plt+0x1c214>
   2d5d4:	ldrb	r0, [r4, #4]
   2d5d8:	cmp	r0, #0
   2d5dc:	beq	2d5fc <fputs@plt+0x1c214>
   2d5e0:	ldrb	r0, [r4, #5]
   2d5e4:	cmp	r0, #1
   2d5e8:	bne	2d5fc <fputs@plt+0x1c214>
   2d5ec:	mov	r0, #1
   2d5f0:	strb	r0, [r4, #17]
   2d5f4:	mov	r0, #0
   2d5f8:	pop	{r4, sl, fp, pc}
   2d5fc:	ldr	r0, [r4, #108]	; 0x6c
   2d600:	add	r0, r0, #1
   2d604:	str	r0, [r4, #108]	; 0x6c
   2d608:	ldrb	r1, [r4, #20]
   2d60c:	mov	r0, r4
   2d610:	mov	r2, #1
   2d614:	bl	29ac4 <fputs@plt+0x186dc>
   2d618:	mov	r1, r0
   2d61c:	mov	r0, r4
   2d620:	pop	{r4, sl, fp, lr}
   2d624:	b	25134 <fputs@plt+0x13d4c>
   2d628:	push	{r4, sl, fp, lr}
   2d62c:	add	fp, sp, #8
   2d630:	mov	r4, r0
   2d634:	ldr	r0, [r0, #60]	; 0x3c
   2d638:	bl	2985c <fputs@plt+0x18474>
   2d63c:	mov	r0, #0
   2d640:	str	r0, [r4, #60]	; 0x3c
   2d644:	pop	{r4, sl, fp, pc}
   2d648:	push	{r4, r5, r6, sl, fp, lr}
   2d64c:	add	fp, sp, #16
   2d650:	mov	r4, r0
   2d654:	ldr	r0, [r0]
   2d658:	ldr	r5, [r4, #4]
   2d65c:	mov	r6, #0
   2d660:	strb	r6, [r5, #19]
   2d664:	ldrb	r1, [r4, #8]
   2d668:	cmp	r1, #0
   2d66c:	beq	2d6ac <fputs@plt+0x1c2c4>
   2d670:	ldr	r0, [r0, #156]	; 0x9c
   2d674:	cmp	r0, #2
   2d678:	blt	2d690 <fputs@plt+0x1c2a8>
   2d67c:	mov	r0, r4
   2d680:	bl	2d6bc <fputs@plt+0x1c2d4>
   2d684:	mov	r0, #1
   2d688:	strb	r0, [r4, #8]
   2d68c:	pop	{r4, r5, r6, sl, fp, pc}
   2d690:	mov	r0, r4
   2d694:	bl	2d704 <fputs@plt+0x1c31c>
   2d698:	ldr	r0, [r5, #40]	; 0x28
   2d69c:	subs	r0, r0, #1
   2d6a0:	str	r0, [r5, #40]	; 0x28
   2d6a4:	moveq	r0, #0
   2d6a8:	strbeq	r0, [r5, #20]
   2d6ac:	strb	r6, [r4, #8]
   2d6b0:	mov	r0, r5
   2d6b4:	pop	{r4, r5, r6, sl, fp, lr}
   2d6b8:	b	2bf00 <fputs@plt+0x1ab18>
   2d6bc:	ldr	r1, [r0, #4]
   2d6c0:	ldr	r2, [r1, #76]	; 0x4c
   2d6c4:	cmp	r2, r0
   2d6c8:	bne	2d700 <fputs@plt+0x1c318>
   2d6cc:	mov	r0, #0
   2d6d0:	str	r0, [r1, #76]	; 0x4c
   2d6d4:	ldrh	r0, [r1, #22]
   2d6d8:	bic	r0, r0, #96	; 0x60
   2d6dc:	strh	r0, [r1, #22]
   2d6e0:	ldr	r0, [r1, #72]	; 0x48
   2d6e4:	cmp	r0, #0
   2d6e8:	bxeq	lr
   2d6ec:	mov	r1, #1
   2d6f0:	strb	r1, [r0, #8]
   2d6f4:	ldr	r0, [r0, #12]
   2d6f8:	cmp	r0, #0
   2d6fc:	bne	2d6f0 <fputs@plt+0x1c308>
   2d700:	bx	lr
   2d704:	push	{r4, r5, r6, sl, fp, lr}
   2d708:	add	fp, sp, #16
   2d70c:	mov	r4, r0
   2d710:	ldr	r5, [r0, #4]
   2d714:	mov	r6, r5
   2d718:	ldr	r0, [r6, #72]!	; 0x48
   2d71c:	cmp	r0, #0
   2d720:	bne	2d740 <fputs@plt+0x1c358>
   2d724:	b	2d770 <fputs@plt+0x1c388>
   2d728:	bl	14294 <fputs@plt+0x2eac>
   2d72c:	mov	r1, r6
   2d730:	ldr	r0, [r1]
   2d734:	mov	r6, r1
   2d738:	cmp	r0, #0
   2d73c:	beq	2d770 <fputs@plt+0x1c388>
   2d740:	mov	r1, r0
   2d744:	ldr	r2, [r1], #12
   2d748:	cmp	r2, r4
   2d74c:	bne	2d730 <fputs@plt+0x1c348>
   2d750:	ldr	r1, [r0, #12]
   2d754:	str	r1, [r6]
   2d758:	ldr	r2, [r0, #4]
   2d75c:	cmp	r2, #1
   2d760:	bne	2d728 <fputs@plt+0x1c340>
   2d764:	mov	r0, r1
   2d768:	cmp	r0, #0
   2d76c:	bne	2d740 <fputs@plt+0x1c358>
   2d770:	ldr	r1, [r5, #76]	; 0x4c
   2d774:	movw	r0, #65439	; 0xff9f
   2d778:	cmp	r1, r4
   2d77c:	beq	2d794 <fputs@plt+0x1c3ac>
   2d780:	ldr	r1, [r5, #40]	; 0x28
   2d784:	cmp	r1, #2
   2d788:	popne	{r4, r5, r6, sl, fp, pc}
   2d78c:	add	r0, r0, #32
   2d790:	b	2d79c <fputs@plt+0x1c3b4>
   2d794:	mov	r1, #0
   2d798:	str	r1, [r5, #76]	; 0x4c
   2d79c:	ldrh	r1, [r5, #22]
   2d7a0:	and	r0, r1, r0
   2d7a4:	strh	r0, [r5, #22]
   2d7a8:	pop	{r4, r5, r6, sl, fp, pc}
   2d7ac:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2d7b0:	add	fp, sp, #24
   2d7b4:	mov	r5, r0
   2d7b8:	ldr	r8, [r0]
   2d7bc:	bl	2d95c <fputs@plt+0x1c574>
   2d7c0:	ldrb	r0, [r5, #18]
   2d7c4:	mov	r7, #0
   2d7c8:	cmp	r0, #0
   2d7cc:	beq	2d7d8 <fputs@plt+0x1c3f0>
   2d7d0:	mov	r0, r7
   2d7d4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2d7d8:	mov	r0, r5
   2d7dc:	bl	2cc34 <fputs@plt+0x1b84c>
   2d7e0:	mov	r4, r0
   2d7e4:	mov	r0, r5
   2d7e8:	mov	r1, r4
   2d7ec:	bl	2d97c <fputs@plt+0x1c594>
   2d7f0:	cmp	r0, r4
   2d7f4:	beq	2d818 <fputs@plt+0x1c430>
   2d7f8:	ldr	r0, [r5, #32]
   2d7fc:	movw	r1, #41896	; 0xa3a8
   2d800:	movt	r1, #9
   2d804:	ldr	r1, [r1]
   2d808:	udiv	r0, r1, r0
   2d80c:	add	r0, r0, #1
   2d810:	cmp	r4, r0
   2d814:	bne	2d824 <fputs@plt+0x1c43c>
   2d818:	movw	r0, #59460	; 0xe844
   2d81c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   2d820:	b	27628 <fputs@plt+0x16240>
   2d824:	ldr	r0, [r5, #12]
   2d828:	ldr	r0, [r0, #56]	; 0x38
   2d82c:	add	r0, r0, #36	; 0x24
   2d830:	bl	246f8 <fputs@plt+0x13310>
   2d834:	mov	r9, r0
   2d838:	mov	r0, r5
   2d83c:	mov	r1, r4
   2d840:	mov	r2, r9
   2d844:	bl	2d9e8 <fputs@plt+0x1c600>
   2d848:	cmp	r0, r4
   2d84c:	bls	2d85c <fputs@plt+0x1c474>
   2d850:	movw	r0, #59465	; 0xe849
   2d854:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   2d858:	b	27628 <fputs@plt+0x16240>
   2d85c:	mov	r6, r0
   2d860:	mov	r7, #0
   2d864:	bcs	2d87c <fputs@plt+0x1c494>
   2d868:	mov	r0, r5
   2d86c:	mov	r1, #0
   2d870:	mov	r2, #0
   2d874:	bl	2da8c <fputs@plt+0x1c6a4>
   2d878:	mov	r7, r0
   2d87c:	clz	r0, r7
   2d880:	lsr	r0, r0, #5
   2d884:	cmp	r7, #0
   2d888:	bne	2d8c8 <fputs@plt+0x1c4e0>
   2d88c:	cmp	r4, r6
   2d890:	bls	2d8c8 <fputs@plt+0x1c4e0>
   2d894:	mov	r0, r5
   2d898:	mov	r1, r6
   2d89c:	mov	r2, r4
   2d8a0:	mov	r3, #1
   2d8a4:	bl	2dacc <fputs@plt+0x1c6e4>
   2d8a8:	mov	r7, r0
   2d8ac:	clz	r0, r0
   2d8b0:	lsr	r0, r0, #5
   2d8b4:	cmp	r7, #0
   2d8b8:	bne	2d8c8 <fputs@plt+0x1c4e0>
   2d8bc:	sub	r4, r4, #1
   2d8c0:	cmp	r4, r6
   2d8c4:	bhi	2d894 <fputs@plt+0x1c4ac>
   2d8c8:	cmp	r9, #0
   2d8cc:	subne	r1, r7, #101	; 0x65
   2d8d0:	clzne	r1, r1
   2d8d4:	lsrne	r1, r1, #5
   2d8d8:	orrsne	r0, r1, r0
   2d8dc:	beq	2d938 <fputs@plt+0x1c550>
   2d8e0:	ldr	r0, [r5, #12]
   2d8e4:	ldr	r0, [r0, #72]	; 0x48
   2d8e8:	bl	17aac <fputs@plt+0x66c4>
   2d8ec:	mov	r7, r0
   2d8f0:	ldr	r0, [r5, #12]
   2d8f4:	ldr	r0, [r0, #56]	; 0x38
   2d8f8:	add	r0, r0, #32
   2d8fc:	mov	r1, #0
   2d900:	bl	25950 <fputs@plt+0x14568>
   2d904:	ldr	r0, [r5, #12]
   2d908:	ldr	r0, [r0, #56]	; 0x38
   2d90c:	add	r0, r0, #36	; 0x24
   2d910:	mov	r1, #0
   2d914:	bl	25950 <fputs@plt+0x14568>
   2d918:	ldr	r0, [r5, #12]
   2d91c:	ldr	r0, [r0, #56]	; 0x38
   2d920:	add	r0, r0, #28
   2d924:	mov	r1, r6
   2d928:	bl	25950 <fputs@plt+0x14568>
   2d92c:	str	r6, [r5, #44]	; 0x2c
   2d930:	mov	r0, #1
   2d934:	strb	r0, [r5, #19]
   2d938:	cmp	r7, #0
   2d93c:	beq	2d950 <fputs@plt+0x1c568>
   2d940:	mov	r0, r8
   2d944:	bl	299d0 <fputs@plt+0x185e8>
   2d948:	mov	r0, r7
   2d94c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2d950:	mov	r7, #0
   2d954:	mov	r0, r7
   2d958:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2d95c:	b	2d96c <fputs@plt+0x1c584>
   2d960:	ldrb	r1, [r0, #64]	; 0x40
   2d964:	and	r1, r1, #251	; 0xfb
   2d968:	strb	r1, [r0, #64]	; 0x40
   2d96c:	ldr	r0, [r0, #8]
   2d970:	cmp	r0, #0
   2d974:	bxeq	lr
   2d978:	b	2d960 <fputs@plt+0x1c578>
   2d97c:	mov	r2, r0
   2d980:	mov	r0, #0
   2d984:	cmp	r1, #2
   2d988:	bxcc	lr
   2d98c:	push	{fp, lr}
   2d990:	mov	fp, sp
   2d994:	ldr	ip, [r2, #32]
   2d998:	ldr	r2, [r2, #36]	; 0x24
   2d99c:	movw	r3, #52429	; 0xcccd
   2d9a0:	movt	r3, #52428	; 0xcccc
   2d9a4:	umull	r2, r3, r2, r3
   2d9a8:	mov	r2, #1
   2d9ac:	add	r2, r2, r3, lsr #2
   2d9b0:	sub	r1, r1, #2
   2d9b4:	udiv	r1, r1, r2
   2d9b8:	mul	r3, r1, r2
   2d9bc:	add	lr, r3, #1
   2d9c0:	movw	r0, #41896	; 0xa3a8
   2d9c4:	movt	r0, #9
   2d9c8:	ldr	r0, [r0]
   2d9cc:	udiv	r0, r0, ip
   2d9d0:	mov	r3, #2
   2d9d4:	cmp	lr, r0
   2d9d8:	movweq	r3, #3
   2d9dc:	mla	r0, r1, r2, r3
   2d9e0:	pop	{fp, lr}
   2d9e4:	bx	lr
   2d9e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2d9ec:	add	fp, sp, #24
   2d9f0:	mov	r5, r2
   2d9f4:	mov	r6, r1
   2d9f8:	mov	r4, r0
   2d9fc:	sub	r7, r2, r1
   2da00:	ldr	r8, [r0, #36]	; 0x24
   2da04:	bl	2d97c <fputs@plt+0x1c594>
   2da08:	add	r0, r7, r0
   2da0c:	movw	r1, #52429	; 0xcccd
   2da10:	movt	r1, #52428	; 0xcccc
   2da14:	umull	r1, r2, r8, r1
   2da18:	add	r0, r0, r2, lsr #2
   2da1c:	lsr	r1, r2, #2
   2da20:	udiv	r0, r0, r1
   2da24:	sub	r1, r6, r5
   2da28:	sub	r0, r1, r0
   2da2c:	ldr	r1, [r4, #32]
   2da30:	movw	r2, #41896	; 0xa3a8
   2da34:	movt	r2, #9
   2da38:	ldr	r2, [r2]
   2da3c:	udiv	r1, r2, r1
   2da40:	add	r7, r1, #1
   2da44:	mov	r1, #0
   2da48:	cmp	r0, r7
   2da4c:	mov	r2, #0
   2da50:	movwcc	r2, #1
   2da54:	cmp	r7, r6
   2da58:	movwcc	r1, #1
   2da5c:	and	r1, r1, r2
   2da60:	sub	r1, r0, r1
   2da64:	mov	r5, r1
   2da68:	mov	r0, r4
   2da6c:	bl	2d97c <fputs@plt+0x1c594>
   2da70:	sub	r1, r5, #1
   2da74:	cmp	r5, r7
   2da78:	beq	2da64 <fputs@plt+0x1c67c>
   2da7c:	cmp	r5, r0
   2da80:	beq	2da64 <fputs@plt+0x1c67c>
   2da84:	mov	r0, r5
   2da88:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2da8c:	ldr	r0, [r0, #8]
   2da90:	cmp	r0, #0
   2da94:	beq	2dab4 <fputs@plt+0x1c6cc>
   2da98:	cmp	r0, r2
   2da9c:	beq	2da8c <fputs@plt+0x1c6a4>
   2daa0:	cmp	r1, #0
   2daa4:	ldrne	r3, [r0, #52]	; 0x34
   2daa8:	cmpne	r3, r1
   2daac:	bne	2da8c <fputs@plt+0x1c6a4>
   2dab0:	b	2dcd0 <fputs@plt+0x1c8e8>
   2dab4:	cmp	r2, #0
   2dab8:	ldrbne	r0, [r2, #64]	; 0x40
   2dabc:	andne	r0, r0, #223	; 0xdf
   2dac0:	strbne	r0, [r2, #64]	; 0x40
   2dac4:	mov	r0, #0
   2dac8:	bx	lr
   2dacc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dad0:	add	fp, sp, #28
   2dad4:	sub	sp, sp, #36	; 0x24
   2dad8:	mov	r6, r3
   2dadc:	mov	r5, r2
   2dae0:	mov	r8, r1
   2dae4:	mov	r4, r0
   2dae8:	mov	r1, r2
   2daec:	bl	2d97c <fputs@plt+0x1c594>
   2daf0:	cmp	r0, r5
   2daf4:	beq	2db18 <fputs@plt+0x1c730>
   2daf8:	ldr	r0, [r4, #32]
   2dafc:	movw	r1, #41896	; 0xa3a8
   2db00:	movt	r1, #9
   2db04:	ldr	r1, [r1]
   2db08:	udiv	r0, r1, r0
   2db0c:	add	r0, r0, #1
   2db10:	cmp	r0, r5
   2db14:	bne	2db6c <fputs@plt+0x1c784>
   2db18:	mov	r7, #0
   2db1c:	cmp	r6, #0
   2db20:	bne	2dbcc <fputs@plt+0x1c7e4>
   2db24:	ldr	r0, [r4, #32]
   2db28:	movw	r1, #41896	; 0xa3a8
   2db2c:	movt	r1, #9
   2db30:	ldr	r1, [r1]
   2db34:	udiv	r0, r1, r0
   2db38:	add	r6, r0, #1
   2db3c:	sub	r5, r5, #1
   2db40:	cmp	r5, r6
   2db44:	beq	2db3c <fputs@plt+0x1c754>
   2db48:	mov	r0, r4
   2db4c:	mov	r1, r5
   2db50:	bl	2d97c <fputs@plt+0x1c594>
   2db54:	cmp	r5, r0
   2db58:	beq	2db3c <fputs@plt+0x1c754>
   2db5c:	str	r5, [r4, #44]	; 0x2c
   2db60:	mov	r0, #1
   2db64:	strb	r0, [r4, #19]
   2db68:	b	2dbcc <fputs@plt+0x1c7e4>
   2db6c:	ldr	r0, [r4, #12]
   2db70:	ldr	r0, [r0, #56]	; 0x38
   2db74:	add	r0, r0, #36	; 0x24
   2db78:	bl	246f8 <fputs@plt+0x13310>
   2db7c:	cmp	r0, #0
   2db80:	beq	2dbc8 <fputs@plt+0x1c7e0>
   2db84:	sub	r2, fp, #29
   2db88:	add	r3, sp, #28
   2db8c:	mov	r0, r4
   2db90:	mov	r1, r5
   2db94:	bl	2e418 <fputs@plt+0x1d030>
   2db98:	mov	r7, r0
   2db9c:	cmp	r0, #0
   2dba0:	bne	2dbcc <fputs@plt+0x1c7e4>
   2dba4:	ldrb	r9, [fp, #-29]	; 0xffffffe3
   2dba8:	cmp	r9, #2
   2dbac:	beq	2dbd8 <fputs@plt+0x1c7f0>
   2dbb0:	cmp	r9, #1
   2dbb4:	bne	2dc0c <fputs@plt+0x1c824>
   2dbb8:	movw	r0, #59297	; 0xe7a1
   2dbbc:	bl	27628 <fputs@plt+0x16240>
   2dbc0:	mov	r7, r0
   2dbc4:	b	2dbcc <fputs@plt+0x1c7e4>
   2dbc8:	mov	r7, #101	; 0x65
   2dbcc:	mov	r0, r7
   2dbd0:	sub	sp, fp, #28
   2dbd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dbd8:	cmp	r6, #0
   2dbdc:	bne	2db18 <fputs@plt+0x1c730>
   2dbe0:	mov	r0, #1
   2dbe4:	str	r0, [sp]
   2dbe8:	add	r1, sp, #20
   2dbec:	add	r2, sp, #24
   2dbf0:	mov	r0, r4
   2dbf4:	mov	r3, r5
   2dbf8:	bl	2e4d8 <fputs@plt+0x1d0f0>
   2dbfc:	cmp	r0, #0
   2dc00:	beq	2dcc4 <fputs@plt+0x1c8dc>
   2dc04:	mov	r7, r0
   2dc08:	b	2dbcc <fputs@plt+0x1c7e4>
   2dc0c:	add	r2, sp, #20
   2dc10:	mov	sl, #0
   2dc14:	mov	r0, r4
   2dc18:	mov	r1, r5
   2dc1c:	mov	r3, #0
   2dc20:	bl	2c280 <fputs@plt+0x1ae98>
   2dc24:	mov	r7, r0
   2dc28:	cmp	r0, #0
   2dc2c:	bne	2dbcc <fputs@plt+0x1c7e4>
   2dc30:	str	r9, [sp, #12]
   2dc34:	cmp	r6, #0
   2dc38:	moveq	sl, r8
   2dc3c:	clz	r0, r6
   2dc40:	lsr	r0, r0, #5
   2dc44:	lsl	r9, r0, #1
   2dc48:	str	r9, [sp]
   2dc4c:	mov	r0, r4
   2dc50:	add	r1, sp, #16
   2dc54:	add	r2, sp, #24
   2dc58:	mov	r3, sl
   2dc5c:	bl	2e4d8 <fputs@plt+0x1d0f0>
   2dc60:	cmp	r0, #0
   2dc64:	bne	2dcb4 <fputs@plt+0x1c8cc>
   2dc68:	ldr	r0, [sp, #16]
   2dc6c:	bl	2c348 <fputs@plt+0x1af60>
   2dc70:	ldr	r0, [sp, #24]
   2dc74:	cmp	r6, #0
   2dc78:	cmpne	r0, r8
   2dc7c:	bhi	2dc48 <fputs@plt+0x1c860>
   2dc80:	ldr	r3, [sp, #28]
   2dc84:	ldr	r8, [sp, #20]
   2dc88:	stm	sp, {r0, r6}
   2dc8c:	mov	r0, r4
   2dc90:	mov	r1, r8
   2dc94:	ldr	r2, [sp, #12]
   2dc98:	bl	2ec48 <fputs@plt+0x1d860>
   2dc9c:	mov	r7, r0
   2dca0:	mov	r0, r8
   2dca4:	bl	2c348 <fputs@plt+0x1af60>
   2dca8:	cmp	r7, #0
   2dcac:	bne	2dbcc <fputs@plt+0x1c7e4>
   2dcb0:	b	2db18 <fputs@plt+0x1c730>
   2dcb4:	mov	r7, r0
   2dcb8:	ldr	r0, [sp, #20]
   2dcbc:	bl	2c348 <fputs@plt+0x1af60>
   2dcc0:	b	2dbcc <fputs@plt+0x1c7e4>
   2dcc4:	ldr	r0, [sp, #20]
   2dcc8:	bl	2c348 <fputs@plt+0x1af60>
   2dccc:	b	2db18 <fputs@plt+0x1c730>
   2dcd0:	push	{r4, r5, r6, sl, fp, lr}
   2dcd4:	add	fp, sp, #16
   2dcd8:	mov	r4, r2
   2dcdc:	mov	r5, r1
   2dce0:	mov	r6, r0
   2dce4:	cmp	r6, r4
   2dce8:	bne	2dd0c <fputs@plt+0x1c924>
   2dcec:	b	2dcf8 <fputs@plt+0x1c910>
   2dcf0:	mov	r0, r6
   2dcf4:	bl	2ddac <fputs@plt+0x1c9c4>
   2dcf8:	ldr	r6, [r6, #8]
   2dcfc:	cmp	r6, #0
   2dd00:	beq	2dd48 <fputs@plt+0x1c960>
   2dd04:	cmp	r6, r4
   2dd08:	beq	2dcf8 <fputs@plt+0x1c910>
   2dd0c:	cmp	r5, #0
   2dd10:	beq	2dd20 <fputs@plt+0x1c938>
   2dd14:	ldr	r0, [r6, #52]	; 0x34
   2dd18:	cmp	r0, r5
   2dd1c:	bne	2dcf8 <fputs@plt+0x1c910>
   2dd20:	ldrb	r0, [r6, #66]	; 0x42
   2dd24:	sub	r0, r0, #1
   2dd28:	uxtb	r0, r0
   2dd2c:	cmp	r0, #1
   2dd30:	bhi	2dcf0 <fputs@plt+0x1c908>
   2dd34:	mov	r0, r6
   2dd38:	bl	2dd50 <fputs@plt+0x1c968>
   2dd3c:	cmp	r0, #0
   2dd40:	beq	2dcf8 <fputs@plt+0x1c910>
   2dd44:	pop	{r4, r5, r6, sl, fp, pc}
   2dd48:	mov	r0, #0
   2dd4c:	pop	{r4, r5, r6, sl, fp, pc}
   2dd50:	push	{r4, r5, fp, lr}
   2dd54:	add	fp, sp, #8
   2dd58:	mov	r4, r0
   2dd5c:	ldrb	r0, [r0, #66]	; 0x42
   2dd60:	cmp	r0, #2
   2dd64:	movne	r0, #0
   2dd68:	strne	r0, [r4, #60]	; 0x3c
   2dd6c:	moveq	r0, #1
   2dd70:	strbeq	r0, [r4, #66]	; 0x42
   2dd74:	mov	r0, r4
   2dd78:	bl	2ddfc <fputs@plt+0x1ca14>
   2dd7c:	mov	r5, r0
   2dd80:	cmp	r0, #0
   2dd84:	bne	2dd98 <fputs@plt+0x1c9b0>
   2dd88:	mov	r0, r4
   2dd8c:	bl	2ddac <fputs@plt+0x1c9c4>
   2dd90:	mov	r0, #3
   2dd94:	strb	r0, [r4, #66]	; 0x42
   2dd98:	ldrb	r0, [r4, #64]	; 0x40
   2dd9c:	and	r0, r0, #241	; 0xf1
   2dda0:	strb	r0, [r4, #64]	; 0x40
   2dda4:	mov	r0, r5
   2dda8:	pop	{r4, r5, fp, pc}
   2ddac:	push	{r4, r5, r6, sl, fp, lr}
   2ddb0:	add	fp, sp, #16
   2ddb4:	mov	r4, r0
   2ddb8:	ldrsb	r0, [r0, #68]	; 0x44
   2ddbc:	cmp	r0, #0
   2ddc0:	bmi	2ddf0 <fputs@plt+0x1ca08>
   2ddc4:	mov	r6, #30
   2ddc8:	mov	r5, #0
   2ddcc:	ldr	r0, [r4, r6, lsl #2]
   2ddd0:	bl	2c348 <fputs@plt+0x1af60>
   2ddd4:	str	r5, [r4, r6, lsl #2]
   2ddd8:	add	r0, r6, #1
   2dddc:	ldrsb	r1, [r4, #68]	; 0x44
   2dde0:	sub	r2, r6, #30
   2dde4:	cmp	r2, r1
   2dde8:	mov	r6, r0
   2ddec:	blt	2ddcc <fputs@plt+0x1c9e4>
   2ddf0:	mov	r0, #255	; 0xff
   2ddf4:	strb	r0, [r4, #68]	; 0x44
   2ddf8:	pop	{r4, r5, r6, sl, fp, pc}
   2ddfc:	push	{r4, r5, r6, r7, fp, lr}
   2de00:	add	fp, sp, #16
   2de04:	mov	r4, r0
   2de08:	add	r6, r0, #40	; 0x28
   2de0c:	mov	r1, r6
   2de10:	bl	2de90 <fputs@plt+0x1caa8>
   2de14:	ldrb	r0, [r4, #69]	; 0x45
   2de18:	mov	r5, #0
   2de1c:	cmp	r0, #0
   2de20:	beq	2de2c <fputs@plt+0x1ca44>
   2de24:	mov	r0, r5
   2de28:	pop	{r4, r5, r6, r7, fp, pc}
   2de2c:	ldrd	r0, [r6]
   2de30:	bl	141fc <fputs@plt+0x2e14>
   2de34:	cmp	r0, #0
   2de38:	beq	2de78 <fputs@plt+0x1ca90>
   2de3c:	mov	r7, r0
   2de40:	ldr	r2, [r6]
   2de44:	mov	r5, #0
   2de48:	mov	r0, r4
   2de4c:	mov	r1, #0
   2de50:	mov	r3, r7
   2de54:	bl	2deb0 <fputs@plt+0x1cac8>
   2de58:	cmp	r0, #0
   2de5c:	beq	2de84 <fputs@plt+0x1ca9c>
   2de60:	mov	r6, r0
   2de64:	mov	r0, r7
   2de68:	bl	14294 <fputs@plt+0x2eac>
   2de6c:	mov	r5, r6
   2de70:	mov	r0, r5
   2de74:	pop	{r4, r5, r6, r7, fp, pc}
   2de78:	mov	r5, #7
   2de7c:	mov	r0, r5
   2de80:	pop	{r4, r5, r6, r7, fp, pc}
   2de84:	str	r7, [r4, #48]	; 0x30
   2de88:	mov	r0, r5
   2de8c:	pop	{r4, r5, r6, r7, fp, pc}
   2de90:	push	{r4, r5, fp, lr}
   2de94:	add	fp, sp, #8
   2de98:	mov	r4, r1
   2de9c:	mov	r5, r0
   2dea0:	bl	2ded0 <fputs@plt+0x1cae8>
   2dea4:	ldrd	r0, [r5, #16]
   2dea8:	strd	r0, [r4]
   2deac:	pop	{r4, r5, fp, pc}
   2deb0:	push	{fp, lr}
   2deb4:	mov	fp, sp
   2deb8:	sub	sp, sp, #8
   2debc:	mov	ip, #0
   2dec0:	str	ip, [sp]
   2dec4:	bl	2df3c <fputs@plt+0x1cb54>
   2dec8:	mov	sp, fp
   2decc:	pop	{fp, pc}
   2ded0:	ldrh	r1, [r0, #34]	; 0x22
   2ded4:	cmp	r1, #0
   2ded8:	bxne	lr
   2dedc:	ldrb	r1, [r0, #64]	; 0x40
   2dee0:	orr	r1, r1, #2
   2dee4:	strb	r1, [r0, #64]	; 0x40
   2dee8:	ldrsb	r2, [r0, #68]	; 0x44
   2deec:	add	r1, r0, r2, lsl #1
   2def0:	ldrh	r1, [r1, #80]	; 0x50
   2def4:	add	r2, r0, r2, lsl #2
   2def8:	ldr	r3, [r2, #120]	; 0x78
   2defc:	add	r2, r0, #16
   2df00:	mov	r0, r3
   2df04:	b	2df08 <fputs@plt+0x1cb20>
   2df08:	push	{fp, lr}
   2df0c:	mov	fp, sp
   2df10:	ldr	lr, [r0, #56]	; 0x38
   2df14:	ldr	r3, [r0, #64]	; 0x40
   2df18:	ldr	ip, [r0, #80]	; 0x50
   2df1c:	ldrb	r1, [r3, r1, lsl #1]!
   2df20:	ldrb	r3, [r3, #1]
   2df24:	orr	r1, r3, r1, lsl #8
   2df28:	ldrh	r3, [r0, #20]
   2df2c:	and	r1, r1, r3
   2df30:	add	r1, lr, r1
   2df34:	pop	{fp, lr}
   2df38:	bx	ip
   2df3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2df40:	add	fp, sp, #28
   2df44:	sub	sp, sp, #36	; 0x24
   2df48:	mov	sl, r3
   2df4c:	str	r2, [sp, #20]
   2df50:	mov	r4, r1
   2df54:	mov	r6, r0
   2df58:	ldrsb	r0, [r0, #68]	; 0x44
   2df5c:	add	r0, r6, r0, lsl #2
   2df60:	ldr	r5, [r0, #120]	; 0x78
   2df64:	ldr	r7, [r6, #4]
   2df68:	mov	r0, r6
   2df6c:	bl	2ded0 <fputs@plt+0x1cae8>
   2df70:	ldrh	r1, [r6, #32]
   2df74:	str	r7, [sp, #24]
   2df78:	ldr	r0, [r7, #36]	; 0x24
   2df7c:	sub	r2, r0, r1
   2df80:	ldr	r0, [r5, #56]	; 0x38
   2df84:	ldr	r9, [r6, #24]
   2df88:	sub	r3, r9, r0
   2df8c:	movw	r0, #60282	; 0xeb7a
   2df90:	cmp	r3, r2
   2df94:	bhi	2e27c <fputs@plt+0x1ce94>
   2df98:	ldr	r2, [fp, #8]
   2df9c:	cmp	r1, r4
   2dfa0:	str	r2, [sp, #12]
   2dfa4:	bls	2dff8 <fputs@plt+0x1cc10>
   2dfa8:	ldr	r0, [r5, #72]	; 0x48
   2dfac:	str	r0, [sp]
   2dfb0:	ldr	r8, [sp, #20]
   2dfb4:	add	r0, r8, r4
   2dfb8:	cmp	r0, r1
   2dfbc:	mov	r5, r8
   2dfc0:	subhi	r5, r1, r4
   2dfc4:	add	r0, r9, r4
   2dfc8:	and	r3, r2, #1
   2dfcc:	mov	r1, sl
   2dfd0:	mov	r2, r5
   2dfd4:	bl	2e294 <fputs@plt+0x1ceac>
   2dfd8:	mov	r7, r0
   2dfdc:	sub	r8, r8, r5
   2dfe0:	str	r8, [sp, #20]
   2dfe4:	add	sl, sl, r5
   2dfe8:	mov	r8, #0
   2dfec:	cmp	r7, #0
   2dff0:	beq	2e008 <fputs@plt+0x1cc20>
   2dff4:	b	2e264 <fputs@plt+0x1ce7c>
   2dff8:	sub	r8, r4, r1
   2dffc:	mov	r7, #0
   2e000:	cmp	r7, #0
   2e004:	bne	2e264 <fputs@plt+0x1ce7c>
   2e008:	ldr	r0, [sp, #20]
   2e00c:	cmp	r0, #0
   2e010:	beq	2e264 <fputs@plt+0x1ce7c>
   2e014:	ldr	r0, [sp, #24]
   2e018:	ldr	r4, [r0, #36]	; 0x24
   2e01c:	ldrh	r5, [r6, #32]
   2e020:	add	r0, r9, r5
   2e024:	bl	246f8 <fputs@plt+0x13310>
   2e028:	str	r0, [sp, #32]
   2e02c:	sub	r0, r4, #4
   2e030:	str	r0, [sp, #16]
   2e034:	ldr	r2, [sp, #12]
   2e038:	cmp	r2, #2
   2e03c:	mov	r7, #0
   2e040:	beq	2e0cc <fputs@plt+0x1cce4>
   2e044:	ldrb	r0, [r6, #64]	; 0x40
   2e048:	tst	r0, #4
   2e04c:	mov	r7, #0
   2e050:	bne	2e0cc <fputs@plt+0x1cce4>
   2e054:	mov	r9, r2
   2e058:	sub	r0, r4, r5
   2e05c:	ldr	r1, [r6, #28]
   2e060:	ldr	r2, [r6, #56]	; 0x38
   2e064:	add	r0, r0, r1
   2e068:	sub	r0, r0, #5
   2e06c:	ldr	r1, [sp, #16]
   2e070:	udiv	r4, r0, r1
   2e074:	cmp	r4, r2
   2e078:	ble	2e0a0 <fputs@plt+0x1ccb8>
   2e07c:	ldr	r0, [r6, #12]
   2e080:	lsl	r2, r4, #3
   2e084:	mov	r3, #0
   2e088:	bl	14348 <fputs@plt+0x2f60>
   2e08c:	cmp	r0, #0
   2e090:	beq	2e0c4 <fputs@plt+0x1ccdc>
   2e094:	str	r0, [r6, #12]
   2e098:	lsl	r0, r4, #1
   2e09c:	str	r0, [r6, #56]	; 0x38
   2e0a0:	ldr	r0, [r6, #12]
   2e0a4:	lsl	r2, r4, #2
   2e0a8:	mov	r7, #0
   2e0ac:	mov	r1, #0
   2e0b0:	bl	1119c <memset@plt>
   2e0b4:	ldrb	r0, [r6, #64]	; 0x40
   2e0b8:	orr	r0, r0, #4
   2e0bc:	strb	r0, [r6, #64]	; 0x40
   2e0c0:	b	2e0c8 <fputs@plt+0x1cce0>
   2e0c4:	mov	r7, #7
   2e0c8:	mov	r2, r9
   2e0cc:	ldrb	r0, [r6, #64]	; 0x40
   2e0d0:	tst	r0, #4
   2e0d4:	bne	2e0f0 <fputs@plt+0x1cd08>
   2e0d8:	mov	r0, #0
   2e0dc:	ldr	r5, [sp, #20]
   2e0e0:	ldr	r4, [sp, #16]
   2e0e4:	cmp	r7, #0
   2e0e8:	beq	2e12c <fputs@plt+0x1cd44>
   2e0ec:	b	2e260 <fputs@plt+0x1ce78>
   2e0f0:	ldr	r4, [sp, #16]
   2e0f4:	udiv	r0, r8, r4
   2e0f8:	ldr	r1, [r6, #12]
   2e0fc:	ldr	r1, [r1, r0, lsl #2]
   2e100:	cmp	r1, #0
   2e104:	ldr	r5, [sp, #20]
   2e108:	beq	2e120 <fputs@plt+0x1cd38>
   2e10c:	str	r1, [sp, #32]
   2e110:	mls	r8, r0, r4, r8
   2e114:	cmp	r7, #0
   2e118:	beq	2e12c <fputs@plt+0x1cd44>
   2e11c:	b	2e260 <fputs@plt+0x1ce78>
   2e120:	mov	r0, #0
   2e124:	cmp	r7, #0
   2e128:	bne	2e260 <fputs@plt+0x1ce78>
   2e12c:	ldr	r1, [sp, #32]
   2e130:	cmp	r1, #0
   2e134:	beq	2e260 <fputs@plt+0x1ce78>
   2e138:	and	r3, r2, #1
   2e13c:	mov	r2, #2
   2e140:	str	r3, [sp, #8]
   2e144:	eor	r2, r2, r3, lsl #1
   2e148:	str	r2, [sp, #20]
   2e14c:	lsl	r9, r0, #2
   2e150:	b	2e1b0 <fputs@plt+0x1cdc8>
   2e154:	ldr	r0, [sp, #24]
   2e158:	ldr	r0, [r0]
   2e15c:	add	r2, sp, #28
   2e160:	ldr	r3, [sp, #20]
   2e164:	bl	17368 <fputs@plt+0x5f80>
   2e168:	mov	r7, r0
   2e16c:	add	r0, r8, r5
   2e170:	cmp	r0, r4
   2e174:	mov	r0, r4
   2e178:	mov	r4, r5
   2e17c:	subhi	r4, r0, r8
   2e180:	cmp	r7, #0
   2e184:	beq	2e1e8 <fputs@plt+0x1ce00>
   2e188:	add	sl, sl, r4
   2e18c:	sub	r5, r5, r4
   2e190:	ldr	r4, [sp, #16]
   2e194:	cmp	r7, #0
   2e198:	bne	2e260 <fputs@plt+0x1ce78>
   2e19c:	cmp	r5, #0
   2e1a0:	addne	r9, r9, #4
   2e1a4:	ldrne	r1, [sp, #32]
   2e1a8:	cmpne	r1, #0
   2e1ac:	beq	2e260 <fputs@plt+0x1ce78>
   2e1b0:	ldrb	r0, [r6, #64]	; 0x40
   2e1b4:	tst	r0, #4
   2e1b8:	ldrne	r0, [r6, #12]
   2e1bc:	strne	r1, [r0, r9]
   2e1c0:	cmp	r8, r4
   2e1c4:	bcc	2e154 <fputs@plt+0x1cd6c>
   2e1c8:	ldr	r0, [r6, #12]
   2e1cc:	add	r0, r0, r9
   2e1d0:	ldr	r0, [r0, #4]
   2e1d4:	cmp	r0, #0
   2e1d8:	beq	2e240 <fputs@plt+0x1ce58>
   2e1dc:	str	r0, [sp, #32]
   2e1e0:	mov	r7, #0
   2e1e4:	b	2e254 <fputs@plt+0x1ce6c>
   2e1e8:	ldr	r7, [sp, #28]
   2e1ec:	mov	r0, r7
   2e1f0:	bl	178cc <fputs@plt+0x64e4>
   2e1f4:	str	sl, [sp, #12]
   2e1f8:	mov	sl, r5
   2e1fc:	mov	r5, r0
   2e200:	bl	246f8 <fputs@plt+0x13310>
   2e204:	str	r0, [sp, #32]
   2e208:	str	r7, [sp]
   2e20c:	add	r0, r8, r5
   2e210:	mov	r5, sl
   2e214:	ldr	sl, [sp, #12]
   2e218:	add	r0, r0, #4
   2e21c:	mov	r1, sl
   2e220:	mov	r2, r4
   2e224:	ldr	r3, [sp, #8]
   2e228:	bl	2e294 <fputs@plt+0x1ceac>
   2e22c:	mov	r7, r0
   2e230:	ldr	r0, [sp, #28]
   2e234:	bl	178d4 <fputs@plt+0x64ec>
   2e238:	mov	r8, #0
   2e23c:	b	2e188 <fputs@plt+0x1cda0>
   2e240:	ldr	r0, [sp, #24]
   2e244:	mov	r2, #0
   2e248:	add	r3, sp, #32
   2e24c:	bl	2e2e4 <fputs@plt+0x1cefc>
   2e250:	mov	r7, r0
   2e254:	sub	r8, r8, r4
   2e258:	cmp	r7, #0
   2e25c:	beq	2e19c <fputs@plt+0x1cdb4>
   2e260:	str	r5, [sp, #20]
   2e264:	cmp	r7, #0
   2e268:	bne	2e288 <fputs@plt+0x1cea0>
   2e26c:	movw	r0, #60439	; 0xec17
   2e270:	ldr	r1, [sp, #20]
   2e274:	cmp	r1, #0
   2e278:	beq	2e288 <fputs@plt+0x1cea0>
   2e27c:	sub	sp, fp, #28
   2e280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e284:	b	27628 <fputs@plt+0x16240>
   2e288:	mov	r0, r7
   2e28c:	sub	sp, fp, #28
   2e290:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e294:	push	{r4, r5, r6, sl, fp, lr}
   2e298:	add	fp, sp, #16
   2e29c:	mov	r4, r2
   2e2a0:	mov	r5, r1
   2e2a4:	mov	r6, r0
   2e2a8:	cmp	r3, #0
   2e2ac:	beq	2e2cc <fputs@plt+0x1cee4>
   2e2b0:	ldr	r0, [fp, #8]
   2e2b4:	bl	17aac <fputs@plt+0x66c4>
   2e2b8:	cmp	r0, #0
   2e2bc:	popne	{r4, r5, r6, sl, fp, pc}
   2e2c0:	mov	r0, r6
   2e2c4:	mov	r1, r5
   2e2c8:	b	2e2d4 <fputs@plt+0x1ceec>
   2e2cc:	mov	r0, r5
   2e2d0:	mov	r1, r6
   2e2d4:	mov	r2, r4
   2e2d8:	bl	11244 <memcpy@plt>
   2e2dc:	mov	r0, #0
   2e2e0:	pop	{r4, r5, r6, sl, fp, pc}
   2e2e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e2e8:	add	fp, sp, #28
   2e2ec:	sub	sp, sp, #20
   2e2f0:	mov	r6, r3
   2e2f4:	mov	r9, r2
   2e2f8:	mov	sl, r1
   2e2fc:	mov	r5, r0
   2e300:	mov	r7, #0
   2e304:	str	r7, [sp, #16]
   2e308:	ldrb	r0, [r0, #17]
   2e30c:	cmp	r0, #0
   2e310:	beq	2e36c <fputs@plt+0x1cf84>
   2e314:	str	r6, [sp, #4]
   2e318:	movw	r0, #41896	; 0xa3a8
   2e31c:	movt	r0, #9
   2e320:	ldr	r8, [r0]
   2e324:	mov	r4, sl
   2e328:	mov	r6, r4
   2e32c:	add	r4, r4, #1
   2e330:	mov	r0, r5
   2e334:	mov	r1, r4
   2e338:	bl	2d97c <fputs@plt+0x1c594>
   2e33c:	cmp	r4, r0
   2e340:	beq	2e328 <fputs@plt+0x1cf40>
   2e344:	ldr	r0, [r5, #32]
   2e348:	udiv	r0, r8, r0
   2e34c:	cmp	r6, r0
   2e350:	beq	2e328 <fputs@plt+0x1cf40>
   2e354:	mov	r0, r5
   2e358:	bl	2cc34 <fputs@plt+0x1b84c>
   2e35c:	add	r6, r6, #1
   2e360:	cmp	r6, r0
   2e364:	bls	2e3ac <fputs@plt+0x1cfc4>
   2e368:	ldr	r6, [sp, #4]
   2e36c:	clz	r0, r9
   2e370:	lsr	r0, r0, #5
   2e374:	lsl	r3, r0, #1
   2e378:	add	r2, sp, #16
   2e37c:	mov	r0, r5
   2e380:	mov	r1, sl
   2e384:	bl	2c280 <fputs@plt+0x1ae98>
   2e388:	mov	r4, r0
   2e38c:	cmp	r0, #0
   2e390:	bne	2e3f4 <fputs@plt+0x1d00c>
   2e394:	ldr	r0, [sp, #16]
   2e398:	ldr	r0, [r0, #56]	; 0x38
   2e39c:	bl	246f8 <fputs@plt+0x13310>
   2e3a0:	mov	r7, r0
   2e3a4:	mov	r4, #0
   2e3a8:	b	2e3f4 <fputs@plt+0x1d00c>
   2e3ac:	add	r2, sp, #11
   2e3b0:	add	r3, sp, #12
   2e3b4:	mov	r0, r5
   2e3b8:	mov	r1, r6
   2e3bc:	bl	2e418 <fputs@plt+0x1d030>
   2e3c0:	cmp	r0, #0
   2e3c4:	beq	2e3d4 <fputs@plt+0x1cfec>
   2e3c8:	mov	r4, r0
   2e3cc:	mov	r6, #0
   2e3d0:	b	2e3ec <fputs@plt+0x1d004>
   2e3d4:	ldrb	r0, [sp, #11]
   2e3d8:	cmp	r0, #4
   2e3dc:	moveq	r4, #101	; 0x65
   2e3e0:	ldreq	r0, [sp, #12]
   2e3e4:	cmpeq	r0, sl
   2e3e8:	bne	2e368 <fputs@plt+0x1cf80>
   2e3ec:	mov	r7, r6
   2e3f0:	ldr	r6, [sp, #4]
   2e3f4:	str	r7, [r6]
   2e3f8:	ldr	r0, [sp, #16]
   2e3fc:	cmp	r9, #0
   2e400:	strne	r0, [r9]
   2e404:	bleq	2c348 <fputs@plt+0x1af60>
   2e408:	subs	r0, r4, #101	; 0x65
   2e40c:	movne	r0, r4
   2e410:	sub	sp, fp, #28
   2e414:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e418:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2e41c:	add	fp, sp, #24
   2e420:	sub	sp, sp, #8
   2e424:	mov	r8, r3
   2e428:	mov	r4, r2
   2e42c:	mov	r6, r1
   2e430:	mov	r5, r0
   2e434:	bl	2d97c <fputs@plt+0x1c594>
   2e438:	mov	r7, r0
   2e43c:	ldr	r0, [r5]
   2e440:	add	r2, sp, #4
   2e444:	mov	r1, r7
   2e448:	mov	r3, #0
   2e44c:	bl	17368 <fputs@plt+0x5f80>
   2e450:	cmp	r0, #0
   2e454:	bne	2e4d0 <fputs@plt+0x1d0e8>
   2e458:	mvn	r0, r7
   2e45c:	add	r0, r0, r6
   2e460:	add	r5, r0, r0, lsl #2
   2e464:	ldr	r6, [sp, #4]
   2e468:	mov	r0, r6
   2e46c:	bl	178cc <fputs@plt+0x64e4>
   2e470:	cmn	r5, #1
   2e474:	ble	2e4c0 <fputs@plt+0x1d0d8>
   2e478:	ldrb	r1, [r0, r5]
   2e47c:	strb	r1, [r4]
   2e480:	cmp	r8, #0
   2e484:	beq	2e498 <fputs@plt+0x1d0b0>
   2e488:	add	r0, r5, r0
   2e48c:	add	r0, r0, #1
   2e490:	bl	246f8 <fputs@plt+0x13310>
   2e494:	str	r0, [r8]
   2e498:	mov	r0, r6
   2e49c:	bl	178d4 <fputs@plt+0x64ec>
   2e4a0:	ldrb	r0, [r4]
   2e4a4:	sub	r0, r0, #1
   2e4a8:	uxtb	r1, r0
   2e4ac:	mov	r0, #0
   2e4b0:	cmp	r1, #5
   2e4b4:	bcc	2e4d0 <fputs@plt+0x1d0e8>
   2e4b8:	movw	r0, #56798	; 0xddde
   2e4bc:	b	2e4cc <fputs@plt+0x1d0e4>
   2e4c0:	mov	r0, r6
   2e4c4:	bl	178d4 <fputs@plt+0x64ec>
   2e4c8:	movw	r0, #56790	; 0xddd6
   2e4cc:	bl	27628 <fputs@plt+0x16240>
   2e4d0:	sub	sp, fp, #24
   2e4d4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2e4d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e4dc:	add	fp, sp, #28
   2e4e0:	sub	sp, sp, #68	; 0x44
   2e4e4:	mov	sl, r3
   2e4e8:	mov	r8, r2
   2e4ec:	mov	r7, r1
   2e4f0:	mov	r6, r0
   2e4f4:	mov	r0, #0
   2e4f8:	str	r0, [fp, #-32]	; 0xffffffe0
   2e4fc:	ldr	r5, [r6, #12]
   2e500:	mov	r0, r6
   2e504:	bl	2cc34 <fputs@plt+0x1b84c>
   2e508:	mov	r4, r0
   2e50c:	ldr	r0, [r5, #56]	; 0x38
   2e510:	add	r0, r0, #36	; 0x24
   2e514:	bl	246f8 <fputs@plt+0x13310>
   2e518:	cmp	r0, r4
   2e51c:	bcs	2e57c <fputs@plt+0x1d194>
   2e520:	cmp	r0, #0
   2e524:	str	r6, [sp, #36]	; 0x24
   2e528:	beq	2e58c <fputs@plt+0x1d1a4>
   2e52c:	ldr	r1, [fp, #8]
   2e530:	cmp	r1, #2
   2e534:	str	r4, [sp, #32]
   2e538:	str	r0, [sp, #28]
   2e53c:	beq	2e6e0 <fputs@plt+0x1d2f8>
   2e540:	mov	r0, #0
   2e544:	str	r0, [sp, #48]	; 0x30
   2e548:	cmp	r1, #1
   2e54c:	bne	2e6e8 <fputs@plt+0x1d300>
   2e550:	cmp	r4, sl
   2e554:	bcc	2e6e8 <fputs@plt+0x1d300>
   2e558:	sub	r2, fp, #33	; 0x21
   2e55c:	mov	r0, r6
   2e560:	mov	r1, sl
   2e564:	mov	r3, #0
   2e568:	bl	2e418 <fputs@plt+0x1d030>
   2e56c:	cmp	r0, #0
   2e570:	beq	2ea10 <fputs@plt+0x1d628>
   2e574:	mov	r9, r0
   2e578:	b	2eafc <fputs@plt+0x1d714>
   2e57c:	movw	r0, #61354	; 0xefaa
   2e580:	bl	27628 <fputs@plt+0x16240>
   2e584:	mov	r9, r0
   2e588:	b	2eafc <fputs@plt+0x1d714>
   2e58c:	mov	sl, r8
   2e590:	ldr	r0, [r5, #72]	; 0x48
   2e594:	ldrb	r4, [r6, #19]
   2e598:	bl	17aac <fputs@plt+0x66c4>
   2e59c:	mov	r9, r0
   2e5a0:	cmp	r0, #0
   2e5a4:	bne	2eafc <fputs@plt+0x1d714>
   2e5a8:	clz	r0, r4
   2e5ac:	ldr	r2, [r6, #32]
   2e5b0:	ldr	r1, [r6, #44]	; 0x2c
   2e5b4:	add	r3, r1, #1
   2e5b8:	str	r3, [r6, #44]	; 0x2c
   2e5bc:	movw	r8, #41896	; 0xa3a8
   2e5c0:	movt	r8, #9
   2e5c4:	ldr	r3, [r8]
   2e5c8:	udiv	r2, r3, r2
   2e5cc:	cmp	r1, r2
   2e5d0:	addeq	r1, r1, #2
   2e5d4:	streq	r1, [r6, #44]	; 0x2c
   2e5d8:	lsr	r4, r0, #5
   2e5dc:	ldrb	r0, [r6, #17]
   2e5e0:	cmp	r0, #0
   2e5e4:	beq	2e67c <fputs@plt+0x1d294>
   2e5e8:	ldr	r5, [r6, #44]	; 0x2c
   2e5ec:	mov	r0, r6
   2e5f0:	mov	r1, r5
   2e5f4:	bl	2d97c <fputs@plt+0x1c594>
   2e5f8:	cmp	r0, r5
   2e5fc:	bne	2e67c <fputs@plt+0x1d294>
   2e600:	mov	r0, #0
   2e604:	str	r0, [fp, #-44]	; 0xffffffd4
   2e608:	sub	r2, fp, #44	; 0x2c
   2e60c:	mov	r0, r6
   2e610:	mov	r1, r5
   2e614:	mov	r3, r4
   2e618:	bl	2eda4 <fputs@plt+0x1d9bc>
   2e61c:	mov	r9, r0
   2e620:	cmp	r0, #0
   2e624:	bne	2eafc <fputs@plt+0x1d714>
   2e628:	ldr	r5, [fp, #-44]	; 0xffffffd4
   2e62c:	ldr	r0, [r5, #72]	; 0x48
   2e630:	bl	17aac <fputs@plt+0x66c4>
   2e634:	mov	r9, r0
   2e638:	mov	r0, r5
   2e63c:	bl	2c348 <fputs@plt+0x1af60>
   2e640:	cmp	r9, #0
   2e644:	bne	2eafc <fputs@plt+0x1d714>
   2e648:	ldr	r3, [sp, #36]	; 0x24
   2e64c:	ldr	r1, [r3, #32]
   2e650:	ldr	r0, [r3, #44]	; 0x2c
   2e654:	add	r2, r0, #1
   2e658:	str	r2, [r3, #44]	; 0x2c
   2e65c:	ldr	r2, [r8]
   2e660:	udiv	r1, r2, r1
   2e664:	cmp	r0, r1
   2e668:	bne	2e678 <fputs@plt+0x1d290>
   2e66c:	add	r0, r0, #2
   2e670:	ldr	r1, [sp, #36]	; 0x24
   2e674:	str	r0, [r1, #44]	; 0x2c
   2e678:	ldr	r6, [sp, #36]	; 0x24
   2e67c:	ldr	r0, [r6, #12]
   2e680:	ldr	r1, [r6, #44]	; 0x2c
   2e684:	ldr	r0, [r0, #56]	; 0x38
   2e688:	add	r0, r0, #28
   2e68c:	bl	25950 <fputs@plt+0x14568>
   2e690:	ldr	r1, [r6, #44]	; 0x2c
   2e694:	str	r1, [sl]
   2e698:	mov	r0, r6
   2e69c:	mov	r2, r7
   2e6a0:	mov	r3, r4
   2e6a4:	bl	2eda4 <fputs@plt+0x1d9bc>
   2e6a8:	mov	r9, r0
   2e6ac:	cmp	r0, #0
   2e6b0:	bne	2eafc <fputs@plt+0x1d714>
   2e6b4:	ldr	r0, [r7]
   2e6b8:	ldr	r0, [r0, #72]	; 0x48
   2e6bc:	bl	17aac <fputs@plt+0x66c4>
   2e6c0:	cmp	r0, #0
   2e6c4:	beq	2ea04 <fputs@plt+0x1d61c>
   2e6c8:	mov	r9, r0
   2e6cc:	ldr	r0, [r7]
   2e6d0:	bl	2c348 <fputs@plt+0x1af60>
   2e6d4:	mov	r4, #0
   2e6d8:	str	r4, [r7]
   2e6dc:	b	2eaec <fputs@plt+0x1d704>
   2e6e0:	mov	r0, #1
   2e6e4:	str	r0, [sp, #48]	; 0x30
   2e6e8:	stm	sp, {r7, r8}
   2e6ec:	ldr	r0, [r5, #72]	; 0x48
   2e6f0:	bl	17aac <fputs@plt+0x66c4>
   2e6f4:	mov	r9, r0
   2e6f8:	cmp	r0, #0
   2e6fc:	bne	2eafc <fputs@plt+0x1d714>
   2e700:	ldr	r0, [r5, #56]	; 0x38
   2e704:	ldr	r1, [sp, #28]
   2e708:	sub	r1, r1, #1
   2e70c:	add	r0, r0, #36	; 0x24
   2e710:	bl	25950 <fputs@plt+0x14568>
   2e714:	ldr	r0, [sp, #48]	; 0x30
   2e718:	eor	r0, r0, #1
   2e71c:	str	r0, [sp, #8]
   2e720:	mov	r0, #0
   2e724:	str	r0, [sp, #24]
   2e728:	ldr	r9, [sp, #32]
   2e72c:	str	r5, [sp, #20]
   2e730:	b	2e750 <fputs@plt+0x1d368>
   2e734:	ldr	r0, [sp, #44]	; 0x2c
   2e738:	bl	2c348 <fputs@plt+0x1af60>
   2e73c:	ldr	r0, [sp, #48]	; 0x30
   2e740:	cmp	r0, #0
   2e744:	ldr	r6, [sp, #36]	; 0x24
   2e748:	ldr	r5, [sp, #20]
   2e74c:	beq	2ea04 <fputs@plt+0x1d61c>
   2e750:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2e754:	str	r0, [sp, #44]	; 0x2c
   2e758:	cmp	r0, #0
   2e75c:	beq	2e76c <fputs@plt+0x1d384>
   2e760:	ldr	r0, [sp, #44]	; 0x2c
   2e764:	ldr	r0, [r0, #56]	; 0x38
   2e768:	b	2e774 <fputs@plt+0x1d38c>
   2e76c:	ldr	r0, [r5, #56]	; 0x38
   2e770:	add	r0, r0, #32
   2e774:	bl	246f8 <fputs@plt+0x13310>
   2e778:	mov	r4, r0
   2e77c:	cmp	r0, r9
   2e780:	bhi	2e79c <fputs@plt+0x1d3b4>
   2e784:	ldr	r1, [sp, #24]
   2e788:	add	r7, r1, #1
   2e78c:	ldr	r0, [sp, #28]
   2e790:	cmp	r1, r0
   2e794:	bls	2e7b4 <fputs@plt+0x1d3cc>
   2e798:	str	r7, [sp, #24]
   2e79c:	movw	r0, #61410	; 0xefe2
   2e7a0:	bl	27628 <fputs@plt+0x16240>
   2e7a4:	mov	r9, r0
   2e7a8:	cmp	r9, #0
   2e7ac:	beq	2e7d8 <fputs@plt+0x1d3f0>
   2e7b0:	b	2ea24 <fputs@plt+0x1d63c>
   2e7b4:	mov	r0, r6
   2e7b8:	mov	r1, r4
   2e7bc:	sub	r2, fp, #32
   2e7c0:	mov	r3, #0
   2e7c4:	bl	2eda4 <fputs@plt+0x1d9bc>
   2e7c8:	mov	r9, r0
   2e7cc:	str	r7, [sp, #24]
   2e7d0:	cmp	r9, #0
   2e7d4:	bne	2ea24 <fputs@plt+0x1d63c>
   2e7d8:	ldr	r5, [fp, #-32]	; 0xffffffe0
   2e7dc:	ldr	r0, [r5, #56]	; 0x38
   2e7e0:	str	r0, [sp, #40]	; 0x28
   2e7e4:	add	r7, r0, #4
   2e7e8:	mov	r0, r7
   2e7ec:	bl	246f8 <fputs@plt+0x13310>
   2e7f0:	mov	r8, r0
   2e7f4:	ldr	r0, [sp, #48]	; 0x30
   2e7f8:	cmp	r0, #0
   2e7fc:	cmpeq	r8, #0
   2e800:	beq	2ea30 <fputs@plt+0x1d648>
   2e804:	ldr	r0, [r6, #36]	; 0x24
   2e808:	mvn	r1, #1
   2e80c:	add	r0, r1, r0, lsr #2
   2e810:	cmp	r8, r0
   2e814:	bhi	2ea80 <fputs@plt+0x1d698>
   2e818:	str	r5, [sp, #16]
   2e81c:	ldr	r0, [sp, #48]	; 0x30
   2e820:	cmp	r0, #0
   2e824:	ldr	r2, [fp, #8]
   2e828:	beq	2e854 <fputs@plt+0x1d46c>
   2e82c:	cmp	r4, sl
   2e830:	mov	r0, #0
   2e834:	movwcc	r0, #1
   2e838:	cmp	r4, sl
   2e83c:	beq	2ea88 <fputs@plt+0x1d6a0>
   2e840:	sub	r1, r2, #2
   2e844:	clz	r1, r1
   2e848:	lsr	r1, r1, #5
   2e84c:	ands	r0, r1, r0
   2e850:	bne	2ea88 <fputs@plt+0x1d6a0>
   2e854:	str	r7, [sp, #12]
   2e858:	cmp	r8, #0
   2e85c:	ldr	r9, [sp, #32]
   2e860:	beq	2e734 <fputs@plt+0x1d34c>
   2e864:	mov	r6, #0
   2e868:	cmp	sl, #0
   2e86c:	beq	2e904 <fputs@plt+0x1d51c>
   2e870:	cmp	r2, #2
   2e874:	bne	2e8ac <fputs@plt+0x1d4c4>
   2e878:	ldr	r0, [sp, #40]	; 0x28
   2e87c:	add	r4, r0, #8
   2e880:	mov	r6, #0
   2e884:	mov	r0, r4
   2e888:	bl	246f8 <fputs@plt+0x13310>
   2e88c:	cmp	r0, sl
   2e890:	bls	2e904 <fputs@plt+0x1d51c>
   2e894:	add	r4, r4, #4
   2e898:	add	r6, r6, #1
   2e89c:	cmp	r8, r6
   2e8a0:	bne	2e884 <fputs@plt+0x1d49c>
   2e8a4:	mov	r6, #0
   2e8a8:	b	2e904 <fputs@plt+0x1d51c>
   2e8ac:	cmp	r8, #2
   2e8b0:	bcc	2e904 <fputs@plt+0x1d51c>
   2e8b4:	ldr	r5, [sp, #40]	; 0x28
   2e8b8:	add	r0, r5, #8
   2e8bc:	bl	246f8 <fputs@plt+0x13310>
   2e8c0:	sub	r0, r0, sl
   2e8c4:	bl	2ee04 <fputs@plt+0x1da1c>
   2e8c8:	mov	r4, r0
   2e8cc:	add	r5, r5, #12
   2e8d0:	mov	r6, #0
   2e8d4:	mov	r7, #1
   2e8d8:	mov	r0, r5
   2e8dc:	bl	246f8 <fputs@plt+0x13310>
   2e8e0:	sub	r0, r0, sl
   2e8e4:	bl	2ee04 <fputs@plt+0x1da1c>
   2e8e8:	cmp	r0, r4
   2e8ec:	movlt	r6, r7
   2e8f0:	movlt	r4, r0
   2e8f4:	add	r5, r5, #4
   2e8f8:	add	r7, r7, #1
   2e8fc:	cmp	r8, r7
   2e900:	bne	2e8d8 <fputs@plt+0x1d4f0>
   2e904:	ldr	r0, [sp, #40]	; 0x28
   2e908:	add	r0, r0, r6, lsl #2
   2e90c:	add	r4, r0, #8
   2e910:	mov	r0, r4
   2e914:	bl	246f8 <fputs@plt+0x13310>
   2e918:	cmp	r0, r9
   2e91c:	bhi	2eadc <fputs@plt+0x1d6f4>
   2e920:	cmp	r0, sl
   2e924:	mov	r1, #0
   2e928:	movwcc	r1, #1
   2e92c:	sub	r2, r0, sl
   2e930:	clz	r2, r2
   2e934:	lsr	r2, r2, #5
   2e938:	ldr	r3, [sp, #8]
   2e93c:	orrs	r2, r2, r3
   2e940:	ldr	r2, [fp, #8]
   2e944:	subeq	r2, r2, #2
   2e948:	clzeq	r2, r2
   2e94c:	lsreq	r2, r2, #5
   2e950:	andseq	r1, r2, r1
   2e954:	beq	2e734 <fputs@plt+0x1d34c>
   2e958:	ldr	r1, [sp, #4]
   2e95c:	str	r0, [r1]
   2e960:	ldr	r0, [sp, #16]
   2e964:	ldr	r0, [r0, #72]	; 0x48
   2e968:	bl	17aac <fputs@plt+0x66c4>
   2e96c:	cmp	r0, #0
   2e970:	bne	2eae4 <fputs@plt+0x1d6fc>
   2e974:	sub	r1, r8, #1
   2e978:	cmp	r6, r1
   2e97c:	bcs	2e990 <fputs@plt+0x1d5a8>
   2e980:	ldr	r0, [sp, #40]	; 0x28
   2e984:	add	r0, r0, r8, lsl #2
   2e988:	ldr	r0, [r0, #4]
   2e98c:	str	r0, [r4]
   2e990:	ldr	r0, [sp, #12]
   2e994:	bl	25950 <fputs@plt+0x14568>
   2e998:	ldr	r0, [sp, #4]
   2e99c:	ldr	r4, [r0]
   2e9a0:	ldr	r5, [sp, #36]	; 0x24
   2e9a4:	mov	r0, r5
   2e9a8:	mov	r1, r4
   2e9ac:	bl	2ee20 <fputs@plt+0x1da38>
   2e9b0:	clz	r0, r0
   2e9b4:	lsr	r3, r0, #5
   2e9b8:	mov	r0, r5
   2e9bc:	mov	r1, r4
   2e9c0:	ldr	r4, [sp]
   2e9c4:	mov	r2, r4
   2e9c8:	bl	2eda4 <fputs@plt+0x1d9bc>
   2e9cc:	mov	r9, r0
   2e9d0:	cmp	r0, #0
   2e9d4:	bne	2eba8 <fputs@plt+0x1d7c0>
   2e9d8:	ldr	r0, [r4]
   2e9dc:	ldr	r0, [r0, #72]	; 0x48
   2e9e0:	bl	17aac <fputs@plt+0x66c4>
   2e9e4:	cmp	r0, #0
   2e9e8:	beq	2eba4 <fputs@plt+0x1d7bc>
   2e9ec:	mov	r9, r0
   2e9f0:	ldr	r0, [r4]
   2e9f4:	bl	2c348 <fputs@plt+0x1af60>
   2e9f8:	mov	r0, #0
   2e9fc:	str	r0, [r4]
   2ea00:	b	2eba8 <fputs@plt+0x1d7c0>
   2ea04:	mov	r4, #0
   2ea08:	mov	r9, #0
   2ea0c:	b	2eaec <fputs@plt+0x1d704>
   2ea10:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   2ea14:	sub	r0, r0, #2
   2ea18:	clz	r0, r0
   2ea1c:	lsr	r0, r0, #5
   2ea20:	b	2e6e4 <fputs@plt+0x1d2fc>
   2ea24:	mov	r0, #0
   2ea28:	str	r0, [fp, #-32]	; 0xffffffe0
   2ea2c:	b	2eae8 <fputs@plt+0x1d700>
   2ea30:	ldr	r0, [r5, #72]	; 0x48
   2ea34:	bl	17aac <fputs@plt+0x66c4>
   2ea38:	cmp	r0, #0
   2ea3c:	bne	2eae4 <fputs@plt+0x1d6fc>
   2ea40:	ldr	r0, [sp, #4]
   2ea44:	str	r4, [r0]
   2ea48:	ldr	r0, [sp, #20]
   2ea4c:	ldr	r0, [r0, #56]	; 0x38
   2ea50:	ldr	r1, [r5, #56]	; 0x38
   2ea54:	ldr	r1, [r1]
   2ea58:	str	r1, [r0, #32]
   2ea5c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2ea60:	ldr	r1, [sp]
   2ea64:	str	r0, [r1]
   2ea68:	mov	r4, #0
   2ea6c:	str	r4, [fp, #-32]	; 0xffffffe0
   2ea70:	ldr	r0, [sp, #44]	; 0x2c
   2ea74:	bl	2c348 <fputs@plt+0x1af60>
   2ea78:	mov	r9, #0
   2ea7c:	b	2eaec <fputs@plt+0x1d704>
   2ea80:	movw	r0, #61439	; 0xefff
   2ea84:	b	2eae0 <fputs@plt+0x1d6f8>
   2ea88:	ldr	r0, [sp, #4]
   2ea8c:	str	r4, [r0]
   2ea90:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2ea94:	ldr	r1, [sp]
   2ea98:	str	r0, [r1]
   2ea9c:	ldr	r0, [r0, #72]	; 0x48
   2eaa0:	bl	17aac <fputs@plt+0x66c4>
   2eaa4:	cmp	r0, #0
   2eaa8:	bne	2eae4 <fputs@plt+0x1d6fc>
   2eaac:	cmp	r8, #0
   2eab0:	beq	2eb08 <fputs@plt+0x1d720>
   2eab4:	ldr	r0, [sp, #16]
   2eab8:	ldr	r0, [r0, #56]	; 0x38
   2eabc:	add	r0, r0, #8
   2eac0:	bl	246f8 <fputs@plt+0x13310>
   2eac4:	mov	r5, r0
   2eac8:	ldr	r0, [sp, #32]
   2eacc:	cmp	r5, r0
   2ead0:	bls	2eb44 <fputs@plt+0x1d75c>
   2ead4:	movw	r0, #61473	; 0xf021
   2ead8:	b	2eae0 <fputs@plt+0x1d6f8>
   2eadc:	movw	r0, #61538	; 0xf062
   2eae0:	bl	27628 <fputs@plt+0x16240>
   2eae4:	mov	r9, r0
   2eae8:	ldr	r4, [sp, #44]	; 0x2c
   2eaec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2eaf0:	bl	2c348 <fputs@plt+0x1af60>
   2eaf4:	mov	r0, r4
   2eaf8:	bl	2c348 <fputs@plt+0x1af60>
   2eafc:	mov	r0, r9
   2eb00:	sub	sp, fp, #28
   2eb04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2eb08:	ldr	r0, [sp, #44]	; 0x2c
   2eb0c:	cmp	r0, #0
   2eb10:	beq	2eb88 <fputs@plt+0x1d7a0>
   2eb14:	ldr	r0, [sp, #44]	; 0x2c
   2eb18:	ldr	r0, [r0, #72]	; 0x48
   2eb1c:	bl	17aac <fputs@plt+0x66c4>
   2eb20:	cmp	r0, #0
   2eb24:	bne	2eae4 <fputs@plt+0x1d6fc>
   2eb28:	ldr	r0, [sp, #44]	; 0x2c
   2eb2c:	ldr	r0, [r0, #56]	; 0x38
   2eb30:	ldr	r1, [sp, #16]
   2eb34:	ldr	r1, [r1, #56]	; 0x38
   2eb38:	ldr	r1, [r1]
   2eb3c:	str	r1, [r0]
   2eb40:	b	2ea68 <fputs@plt+0x1d680>
   2eb44:	sub	r2, fp, #40	; 0x28
   2eb48:	mov	r0, r6
   2eb4c:	mov	r1, r5
   2eb50:	mov	r3, #0
   2eb54:	bl	2eda4 <fputs@plt+0x1d9bc>
   2eb58:	mov	r9, r0
   2eb5c:	cmp	r0, #0
   2eb60:	bne	2eae8 <fputs@plt+0x1d700>
   2eb64:	ldr	r4, [fp, #-40]	; 0xffffffd8
   2eb68:	ldr	r0, [r4, #72]	; 0x48
   2eb6c:	bl	17aac <fputs@plt+0x66c4>
   2eb70:	cmp	r0, #0
   2eb74:	beq	2ebb8 <fputs@plt+0x1d7d0>
   2eb78:	mov	r9, r0
   2eb7c:	mov	r0, r4
   2eb80:	bl	2c348 <fputs@plt+0x1af60>
   2eb84:	b	2eae8 <fputs@plt+0x1d700>
   2eb88:	ldr	r0, [sp, #20]
   2eb8c:	ldr	r0, [r0, #56]	; 0x38
   2eb90:	ldr	r1, [sp, #16]
   2eb94:	ldr	r1, [r1, #56]	; 0x38
   2eb98:	ldr	r1, [r1]
   2eb9c:	str	r1, [r0, #32]
   2eba0:	b	2ea68 <fputs@plt+0x1d680>
   2eba4:	mov	r9, #0
   2eba8:	ldr	r0, [sp, #44]	; 0x2c
   2ebac:	bl	2c348 <fputs@plt+0x1af60>
   2ebb0:	mov	r4, #0
   2ebb4:	b	2eaec <fputs@plt+0x1d704>
   2ebb8:	ldr	r0, [r4, #56]	; 0x38
   2ebbc:	ldr	r9, [sp, #16]
   2ebc0:	ldr	r1, [r9, #56]	; 0x38
   2ebc4:	ldr	r1, [r1]
   2ebc8:	str	r1, [r0]
   2ebcc:	ldr	r0, [r4, #56]	; 0x38
   2ebd0:	sub	r6, r8, #1
   2ebd4:	add	r0, r0, #4
   2ebd8:	mov	r1, r6
   2ebdc:	bl	25950 <fputs@plt+0x14568>
   2ebe0:	ldr	r1, [r9, #56]	; 0x38
   2ebe4:	ldr	r0, [r4, #56]	; 0x38
   2ebe8:	lsl	r2, r6, #2
   2ebec:	add	r0, r0, #8
   2ebf0:	add	r1, r1, #12
   2ebf4:	bl	11244 <memcpy@plt>
   2ebf8:	mov	r0, r4
   2ebfc:	bl	2c348 <fputs@plt+0x1af60>
   2ec00:	ldr	r0, [sp, #44]	; 0x2c
   2ec04:	cmp	r0, #0
   2ec08:	beq	2ec30 <fputs@plt+0x1d848>
   2ec0c:	ldr	r0, [sp, #44]	; 0x2c
   2ec10:	ldr	r0, [r0, #72]	; 0x48
   2ec14:	bl	17aac <fputs@plt+0x66c4>
   2ec18:	mov	r9, r0
   2ec1c:	cmp	r0, #0
   2ec20:	bne	2eae8 <fputs@plt+0x1d700>
   2ec24:	ldr	r0, [sp, #44]	; 0x2c
   2ec28:	ldr	r0, [r0, #56]	; 0x38
   2ec2c:	b	2ec3c <fputs@plt+0x1d854>
   2ec30:	ldr	r0, [sp, #20]
   2ec34:	ldr	r0, [r0, #56]	; 0x38
   2ec38:	add	r0, r0, #32
   2ec3c:	mov	r1, r5
   2ec40:	bl	25950 <fputs@plt+0x14568>
   2ec44:	b	2ea68 <fputs@plt+0x1d680>
   2ec48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ec4c:	add	fp, sp, #28
   2ec50:	sub	sp, sp, #12
   2ec54:	mov	r8, r3
   2ec58:	mov	r5, r2
   2ec5c:	mov	r7, r1
   2ec60:	mov	r6, r0
   2ec64:	ldr	r9, [r1, #84]	; 0x54
   2ec68:	ldr	r0, [r0]
   2ec6c:	ldr	r1, [r1, #72]	; 0x48
   2ec70:	ldr	sl, [fp, #8]
   2ec74:	ldr	r3, [fp, #12]
   2ec78:	mov	r2, sl
   2ec7c:	bl	2ee78 <fputs@plt+0x1da90>
   2ec80:	mov	r4, r0
   2ec84:	str	r0, [sp, #4]
   2ec88:	cmp	r0, #0
   2ec8c:	beq	2ec9c <fputs@plt+0x1d8b4>
   2ec90:	mov	r0, r4
   2ec94:	sub	sp, fp, #28
   2ec98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ec9c:	str	sl, [r7, #84]	; 0x54
   2eca0:	orr	r0, r5, #4
   2eca4:	cmp	r0, #5
   2eca8:	bne	2ecd4 <fputs@plt+0x1d8ec>
   2ecac:	mov	r0, r7
   2ecb0:	bl	2eff8 <fputs@plt+0x1dc10>
   2ecb4:	mov	r4, r0
   2ecb8:	str	r0, [sp, #4]
   2ecbc:	cmp	r0, #0
   2ecc0:	bne	2ec90 <fputs@plt+0x1d8a8>
   2ecc4:	cmp	r5, #1
   2ecc8:	bne	2ed0c <fputs@plt+0x1d924>
   2eccc:	ldr	r4, [sp, #4]
   2ecd0:	b	2ec90 <fputs@plt+0x1d8a8>
   2ecd4:	ldr	r0, [r7, #56]	; 0x38
   2ecd8:	bl	246f8 <fputs@plt+0x13310>
   2ecdc:	cmp	r0, #0
   2ece0:	beq	2ed0c <fputs@plt+0x1d924>
   2ece4:	mov	r1, r0
   2ece8:	add	r0, sp, #4
   2ecec:	str	r0, [sp]
   2ecf0:	mov	r0, r6
   2ecf4:	mov	r2, #4
   2ecf8:	mov	r3, sl
   2ecfc:	bl	2f0fc <fputs@plt+0x1dd14>
   2ed00:	ldr	r4, [sp, #4]
   2ed04:	cmp	r4, #0
   2ed08:	bne	2ec90 <fputs@plt+0x1d8a8>
   2ed0c:	add	r2, sp, #8
   2ed10:	mov	r0, r6
   2ed14:	mov	r1, r8
   2ed18:	mov	r3, #0
   2ed1c:	bl	2c280 <fputs@plt+0x1ae98>
   2ed20:	mov	r4, r0
   2ed24:	str	r0, [sp, #4]
   2ed28:	cmp	r0, #0
   2ed2c:	bne	2ec90 <fputs@plt+0x1d8a8>
   2ed30:	ldr	r7, [sp, #8]
   2ed34:	ldr	r0, [r7, #72]	; 0x48
   2ed38:	bl	17aac <fputs@plt+0x66c4>
   2ed3c:	str	r0, [sp, #4]
   2ed40:	cmp	r0, #0
   2ed44:	beq	2ed58 <fputs@plt+0x1d970>
   2ed48:	mov	r4, r0
   2ed4c:	mov	r0, r7
   2ed50:	bl	2c348 <fputs@plt+0x1af60>
   2ed54:	b	2ec90 <fputs@plt+0x1d8a8>
   2ed58:	mov	r0, r7
   2ed5c:	mov	r1, r9
   2ed60:	mov	r2, sl
   2ed64:	mov	r3, r5
   2ed68:	bl	2f200 <fputs@plt+0x1de18>
   2ed6c:	mov	r4, r0
   2ed70:	str	r0, [sp, #4]
   2ed74:	mov	r0, r7
   2ed78:	bl	2c348 <fputs@plt+0x1af60>
   2ed7c:	cmp	r4, #0
   2ed80:	bne	2eccc <fputs@plt+0x1d8e4>
   2ed84:	add	r0, sp, #4
   2ed88:	str	r0, [sp]
   2ed8c:	mov	r0, r6
   2ed90:	mov	r1, sl
   2ed94:	mov	r2, r5
   2ed98:	mov	r3, r8
   2ed9c:	bl	2f0fc <fputs@plt+0x1dd14>
   2eda0:	b	2eccc <fputs@plt+0x1d8e4>
   2eda4:	push	{r4, r5, fp, lr}
   2eda8:	add	fp, sp, #8
   2edac:	mov	r4, r2
   2edb0:	bl	2c280 <fputs@plt+0x1ae98>
   2edb4:	cmp	r0, #0
   2edb8:	beq	2edc8 <fputs@plt+0x1d9e0>
   2edbc:	mov	r1, #0
   2edc0:	str	r1, [r4]
   2edc4:	pop	{r4, r5, fp, pc}
   2edc8:	ldr	r5, [r4]
   2edcc:	ldr	r0, [r5, #72]	; 0x48
   2edd0:	bl	27e14 <fputs@plt+0x16a2c>
   2edd4:	cmp	r0, #2
   2edd8:	blt	2edf8 <fputs@plt+0x1da10>
   2eddc:	mov	r0, r5
   2ede0:	bl	2c348 <fputs@plt+0x1af60>
   2ede4:	mov	r0, #0
   2ede8:	str	r0, [r4]
   2edec:	movw	r0, #57863	; 0xe207
   2edf0:	pop	{r4, r5, fp, lr}
   2edf4:	b	27628 <fputs@plt+0x16240>
   2edf8:	mov	r0, #0
   2edfc:	strb	r0, [r5]
   2ee00:	pop	{r4, r5, fp, pc}
   2ee04:	cmn	r0, #1
   2ee08:	bxgt	lr
   2ee0c:	rsb	r1, r0, #0
   2ee10:	cmp	r0, #-2147483648	; 0x80000000
   2ee14:	mvneq	r1, #-2147483648	; 0x80000000
   2ee18:	mov	r0, r1
   2ee1c:	bx	lr
   2ee20:	push	{r4, r5, fp, lr}
   2ee24:	add	fp, sp, #8
   2ee28:	ldr	r5, [r0, #60]	; 0x3c
   2ee2c:	cmp	r5, #0
   2ee30:	beq	2ee68 <fputs@plt+0x1da80>
   2ee34:	mov	r4, r1
   2ee38:	mov	r0, r5
   2ee3c:	bl	2ee70 <fputs@plt+0x1da88>
   2ee40:	mov	r1, r0
   2ee44:	mov	r0, #1
   2ee48:	cmp	r1, r4
   2ee4c:	popcc	{r4, r5, fp, pc}
   2ee50:	mov	r0, r5
   2ee54:	mov	r1, r4
   2ee58:	bl	2b2a0 <fputs@plt+0x19eb8>
   2ee5c:	cmp	r0, #0
   2ee60:	movwne	r0, #1
   2ee64:	pop	{r4, r5, fp, pc}
   2ee68:	mov	r0, #0
   2ee6c:	pop	{r4, r5, fp, pc}
   2ee70:	ldr	r0, [r0]
   2ee74:	bx	lr
   2ee78:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2ee7c:	add	fp, sp, #24
   2ee80:	sub	sp, sp, #8
   2ee84:	mov	r7, r3
   2ee88:	mov	r9, r2
   2ee8c:	mov	r6, r1
   2ee90:	mov	r4, r0
   2ee94:	ldrb	r0, [r0, #16]
   2ee98:	cmp	r0, #0
   2ee9c:	beq	2eeb4 <fputs@plt+0x1dacc>
   2eea0:	mov	r0, r6
   2eea4:	bl	17aac <fputs@plt+0x66c4>
   2eea8:	mov	r5, r0
   2eeac:	cmp	r0, #0
   2eeb0:	bne	2efec <fputs@plt+0x1dc04>
   2eeb4:	ldrb	r0, [r6, #24]
   2eeb8:	tst	r0, #2
   2eebc:	beq	2eed4 <fputs@plt+0x1daec>
   2eec0:	mov	r0, r6
   2eec4:	bl	24c84 <fputs@plt+0x1389c>
   2eec8:	mov	r5, r0
   2eecc:	cmp	r0, #0
   2eed0:	bne	2efec <fputs@plt+0x1dc04>
   2eed4:	ldrh	r0, [r6, #24]
   2eed8:	mov	r8, #0
   2eedc:	cmp	r7, #0
   2eee0:	bne	2eeec <fputs@plt+0x1db04>
   2eee4:	ands	r1, r0, #8
   2eee8:	ldrne	r8, [r6, #20]
   2eeec:	bic	r0, r0, #8
   2eef0:	strh	r0, [r6, #24]
   2eef4:	mov	r0, r4
   2eef8:	mov	r1, r9
   2eefc:	bl	2ad38 <fputs@plt+0x19950>
   2ef00:	mov	r5, r0
   2ef04:	cmp	r0, #0
   2ef08:	beq	2ef48 <fputs@plt+0x1db60>
   2ef0c:	ldrh	r0, [r6, #24]
   2ef10:	ldrh	r1, [r5, #24]
   2ef14:	and	r1, r1, #8
   2ef18:	orr	r0, r0, r1
   2ef1c:	strh	r0, [r6, #24]
   2ef20:	ldrb	r0, [r4, #16]
   2ef24:	cmp	r0, #0
   2ef28:	beq	2ef40 <fputs@plt+0x1db58>
   2ef2c:	ldr	r0, [r4, #28]
   2ef30:	add	r1, r0, #1
   2ef34:	mov	r0, r5
   2ef38:	bl	2f390 <fputs@plt+0x1dfa8>
   2ef3c:	b	2ef48 <fputs@plt+0x1db60>
   2ef40:	mov	r0, r5
   2ef44:	bl	2ad78 <fputs@plt+0x19990>
   2ef48:	ldr	r7, [r6, #20]
   2ef4c:	mov	r0, r6
   2ef50:	mov	r1, r9
   2ef54:	bl	2f390 <fputs@plt+0x1dfa8>
   2ef58:	mov	r0, r6
   2ef5c:	bl	2b2f4 <fputs@plt+0x19f0c>
   2ef60:	ldrb	r0, [r4, #16]
   2ef64:	cmp	r0, #0
   2ef68:	beq	2ef80 <fputs@plt+0x1db98>
   2ef6c:	mov	r0, r5
   2ef70:	mov	r1, r7
   2ef74:	bl	2f390 <fputs@plt+0x1dfa8>
   2ef78:	mov	r0, r5
   2ef7c:	bl	2ae84 <fputs@plt+0x19a9c>
   2ef80:	cmp	r8, #0
   2ef84:	beq	2efe8 <fputs@plt+0x1dc00>
   2ef88:	add	r2, sp, #4
   2ef8c:	mov	r0, r4
   2ef90:	mov	r1, r8
   2ef94:	mov	r3, #0
   2ef98:	bl	17368 <fputs@plt+0x5f80>
   2ef9c:	cmp	r0, #0
   2efa0:	beq	2efc8 <fputs@plt+0x1dbe0>
   2efa4:	mov	r5, r0
   2efa8:	ldr	r0, [r4, #32]
   2efac:	cmp	r8, r0
   2efb0:	bhi	2efec <fputs@plt+0x1dc04>
   2efb4:	ldr	r0, [r4, #60]	; 0x3c
   2efb8:	ldr	r2, [r4, #208]	; 0xd0
   2efbc:	mov	r1, r8
   2efc0:	bl	2f3e8 <fputs@plt+0x1e000>
   2efc4:	b	2efec <fputs@plt+0x1dc04>
   2efc8:	ldr	r4, [sp, #4]
   2efcc:	ldrh	r0, [r4, #24]
   2efd0:	orr	r0, r0, #8
   2efd4:	strh	r0, [r4, #24]
   2efd8:	mov	r0, r4
   2efdc:	bl	2b2f4 <fputs@plt+0x19f0c>
   2efe0:	mov	r0, r4
   2efe4:	bl	2ae84 <fputs@plt+0x19a9c>
   2efe8:	mov	r5, #0
   2efec:	mov	r0, r5
   2eff0:	sub	sp, fp, #24
   2eff4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2eff8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2effc:	add	fp, sp, #28
   2f000:	sub	sp, sp, #12
   2f004:	mov	r4, r0
   2f008:	ldr	r8, [r0, #84]	; 0x54
   2f00c:	ldrb	r5, [r0]
   2f010:	ldr	sl, [r0, #52]	; 0x34
   2f014:	bl	27e18 <fputs@plt+0x16a30>
   2f018:	str	r0, [sp, #8]
   2f01c:	cmp	r0, #0
   2f020:	bne	2f0ec <fputs@plt+0x1dd04>
   2f024:	str	r5, [sp, #4]
   2f028:	ldrh	r6, [r4, #18]
   2f02c:	cmp	r6, #0
   2f030:	beq	2f0ac <fputs@plt+0x1dcc4>
   2f034:	mov	r9, #0
   2f038:	add	r7, sp, #8
   2f03c:	b	2f04c <fputs@plt+0x1dc64>
   2f040:	add	r9, r9, #1
   2f044:	cmp	r6, r9
   2f048:	beq	2f0ac <fputs@plt+0x1dcc4>
   2f04c:	ldr	r0, [r4, #56]	; 0x38
   2f050:	ldr	r1, [r4, #64]	; 0x40
   2f054:	ldrb	r2, [r1, r9, lsl #1]!
   2f058:	ldrb	r1, [r1, #1]
   2f05c:	orr	r1, r1, r2, lsl #8
   2f060:	ldrh	r2, [r4, #20]
   2f064:	and	r1, r1, r2
   2f068:	add	r5, r0, r1
   2f06c:	mov	r0, r4
   2f070:	mov	r1, r5
   2f074:	mov	r2, r7
   2f078:	bl	2f4f8 <fputs@plt+0x1e110>
   2f07c:	ldrb	r0, [r4, #4]
   2f080:	cmp	r0, #0
   2f084:	bne	2f040 <fputs@plt+0x1dc58>
   2f088:	mov	r0, r5
   2f08c:	bl	246f8 <fputs@plt+0x13310>
   2f090:	mov	r1, r0
   2f094:	str	r7, [sp]
   2f098:	mov	r0, sl
   2f09c:	mov	r2, #5
   2f0a0:	mov	r3, r8
   2f0a4:	bl	2f0fc <fputs@plt+0x1dd14>
   2f0a8:	b	2f040 <fputs@plt+0x1dc58>
   2f0ac:	ldrb	r0, [r4, #4]
   2f0b0:	cmp	r0, #0
   2f0b4:	ldr	r5, [sp, #4]
   2f0b8:	bne	2f0ec <fputs@plt+0x1dd04>
   2f0bc:	ldr	r0, [r4, #56]	; 0x38
   2f0c0:	ldrb	r1, [r4, #5]
   2f0c4:	add	r0, r1, r0
   2f0c8:	add	r0, r0, #8
   2f0cc:	bl	246f8 <fputs@plt+0x13310>
   2f0d0:	mov	r1, r0
   2f0d4:	add	r0, sp, #8
   2f0d8:	str	r0, [sp]
   2f0dc:	mov	r0, sl
   2f0e0:	mov	r2, #5
   2f0e4:	mov	r3, r8
   2f0e8:	bl	2f0fc <fputs@plt+0x1dd14>
   2f0ec:	strb	r5, [r4]
   2f0f0:	ldr	r0, [sp, #8]
   2f0f4:	sub	sp, fp, #28
   2f0f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f0fc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2f100:	add	fp, sp, #24
   2f104:	sub	sp, sp, #8
   2f108:	mov	r7, r0
   2f10c:	ldr	r5, [fp, #8]
   2f110:	ldr	r0, [r5]
   2f114:	cmp	r0, #0
   2f118:	beq	2f124 <fputs@plt+0x1dd3c>
   2f11c:	sub	sp, fp, #24
   2f120:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2f124:	mov	r6, r1
   2f128:	cmp	r1, #0
   2f12c:	beq	2f1d0 <fputs@plt+0x1dde8>
   2f130:	mov	r8, r3
   2f134:	mov	r9, r2
   2f138:	mov	r0, r7
   2f13c:	mov	r1, r6
   2f140:	bl	2d97c <fputs@plt+0x1c594>
   2f144:	mov	r4, r0
   2f148:	ldr	r0, [r7]
   2f14c:	add	r2, sp, #4
   2f150:	mov	r1, r4
   2f154:	mov	r3, #0
   2f158:	bl	17368 <fputs@plt+0x5f80>
   2f15c:	cmp	r0, #0
   2f160:	bne	2f1d8 <fputs@plt+0x1ddf0>
   2f164:	mvn	r0, r4
   2f168:	add	r0, r0, r6
   2f16c:	add	r4, r0, r0, lsl #2
   2f170:	cmn	r4, #1
   2f174:	ble	2f1e4 <fputs@plt+0x1ddfc>
   2f178:	ldr	r7, [sp, #4]
   2f17c:	mov	r0, r7
   2f180:	bl	178cc <fputs@plt+0x64e4>
   2f184:	mov	r6, r0
   2f188:	ldrb	r0, [r0, r4]
   2f18c:	cmp	r0, r9
   2f190:	bne	2f1a8 <fputs@plt+0x1ddc0>
   2f194:	add	r0, r4, r6
   2f198:	add	r0, r0, #1
   2f19c:	bl	246f8 <fputs@plt+0x13310>
   2f1a0:	cmp	r0, r8
   2f1a4:	beq	2f1f0 <fputs@plt+0x1de08>
   2f1a8:	mov	r0, r7
   2f1ac:	bl	17aac <fputs@plt+0x66c4>
   2f1b0:	str	r0, [r5]
   2f1b4:	cmp	r0, #0
   2f1b8:	bne	2f1f0 <fputs@plt+0x1de08>
   2f1bc:	strb	r9, [r6, r4]!
   2f1c0:	add	r0, r6, #1
   2f1c4:	mov	r1, r8
   2f1c8:	bl	25950 <fputs@plt+0x14568>
   2f1cc:	b	2f1f0 <fputs@plt+0x1de08>
   2f1d0:	movw	r0, #56734	; 0xdd9e
   2f1d4:	bl	27628 <fputs@plt+0x16240>
   2f1d8:	str	r0, [r5]
   2f1dc:	sub	sp, fp, #24
   2f1e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2f1e4:	movw	r0, #56745	; 0xdda9
   2f1e8:	bl	27628 <fputs@plt+0x16240>
   2f1ec:	str	r0, [r5]
   2f1f0:	ldr	r0, [sp, #4]
   2f1f4:	bl	178d4 <fputs@plt+0x64ec>
   2f1f8:	sub	sp, fp, #24
   2f1fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2f200:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f204:	add	fp, sp, #28
   2f208:	sub	sp, sp, #36	; 0x24
   2f20c:	mov	r9, r2
   2f210:	mov	r6, r1
   2f214:	mov	r5, r0
   2f218:	cmp	r3, #4
   2f21c:	bne	2f244 <fputs@plt+0x1de5c>
   2f220:	ldr	r4, [r5, #56]	; 0x38
   2f224:	mov	r0, r4
   2f228:	bl	246f8 <fputs@plt+0x13310>
   2f22c:	cmp	r0, r6
   2f230:	bne	2f264 <fputs@plt+0x1de7c>
   2f234:	mov	r0, r4
   2f238:	mov	r1, r9
   2f23c:	bl	25950 <fputs@plt+0x14568>
   2f240:	b	2f384 <fputs@plt+0x1df9c>
   2f244:	mov	r7, r3
   2f248:	ldrb	r4, [r5]
   2f24c:	mov	r0, r5
   2f250:	bl	27e18 <fputs@plt+0x16a30>
   2f254:	cmp	r0, #0
   2f258:	beq	2f274 <fputs@plt+0x1de8c>
   2f25c:	sub	sp, fp, #28
   2f260:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f264:	movw	r0, #59127	; 0xe6f7
   2f268:	sub	sp, fp, #28
   2f26c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f270:	b	27628 <fputs@plt+0x16240>
   2f274:	ldrh	sl, [r5, #18]
   2f278:	cmp	sl, #0
   2f27c:	str	r4, [sp, #4]
   2f280:	mov	r8, #0
   2f284:	bne	2f2e4 <fputs@plt+0x1defc>
   2f288:	cmp	r8, sl
   2f28c:	bne	2f37c <fputs@plt+0x1df94>
   2f290:	cmp	r7, #5
   2f294:	bne	2f358 <fputs@plt+0x1df70>
   2f298:	ldr	r0, [r5, #56]	; 0x38
   2f29c:	ldrb	r1, [r5, #5]
   2f2a0:	add	r0, r1, r0
   2f2a4:	add	r4, r0, #8
   2f2a8:	mov	r0, r4
   2f2ac:	bl	246f8 <fputs@plt+0x13310>
   2f2b0:	cmp	r0, r6
   2f2b4:	bne	2f358 <fputs@plt+0x1df70>
   2f2b8:	mov	r0, r4
   2f2bc:	mov	r1, r9
   2f2c0:	bl	25950 <fputs@plt+0x14568>
   2f2c4:	b	2f37c <fputs@plt+0x1df94>
   2f2c8:	mov	r0, r4
   2f2cc:	bl	246f8 <fputs@plt+0x13310>
   2f2d0:	cmp	r0, r6
   2f2d4:	beq	2f368 <fputs@plt+0x1df80>
   2f2d8:	add	r8, r8, #1
   2f2dc:	cmp	sl, r8
   2f2e0:	beq	2f288 <fputs@plt+0x1dea0>
   2f2e4:	ldr	r0, [r5, #56]	; 0x38
   2f2e8:	ldr	r1, [r5, #64]	; 0x40
   2f2ec:	ldrb	r2, [r1, r8, lsl #1]!
   2f2f0:	ldrb	r1, [r1, #1]
   2f2f4:	orr	r1, r1, r2, lsl #8
   2f2f8:	ldrh	r2, [r5, #20]
   2f2fc:	and	r1, r1, r2
   2f300:	add	r4, r0, r1
   2f304:	cmp	r7, #3
   2f308:	bne	2f2c8 <fputs@plt+0x1dee0>
   2f30c:	ldr	r3, [r5, #80]	; 0x50
   2f310:	mov	r0, r5
   2f314:	mov	r1, r4
   2f318:	add	r2, sp, #8
   2f31c:	blx	r3
   2f320:	ldrh	r0, [sp, #24]
   2f324:	ldr	r1, [sp, #20]
   2f328:	cmp	r1, r0
   2f32c:	bls	2f2d8 <fputs@plt+0x1def0>
   2f330:	ldrh	r0, [r5, #20]
   2f334:	ldr	r1, [r5, #56]	; 0x38
   2f338:	add	r1, r1, r0
   2f33c:	ldrh	r0, [sp, #26]
   2f340:	add	r0, r4, r0
   2f344:	sub	r2, r0, #1
   2f348:	cmp	r2, r1
   2f34c:	bhi	2f2d8 <fputs@plt+0x1def0>
   2f350:	sub	r4, r0, #4
   2f354:	b	2f2c8 <fputs@plt+0x1dee0>
   2f358:	movw	r0, #59163	; 0xe71b
   2f35c:	bl	27628 <fputs@plt+0x16240>
   2f360:	sub	sp, fp, #28
   2f364:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f368:	mov	r0, r4
   2f36c:	mov	r1, r9
   2f370:	bl	25950 <fputs@plt+0x14568>
   2f374:	cmp	r8, sl
   2f378:	beq	2f290 <fputs@plt+0x1dea8>
   2f37c:	ldr	r0, [sp, #4]
   2f380:	strb	r0, [r5]
   2f384:	mov	r0, #0
   2f388:	sub	sp, fp, #28
   2f38c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f390:	push	{r4, r5, fp, lr}
   2f394:	add	fp, sp, #8
   2f398:	mov	r5, r1
   2f39c:	mov	r4, r0
   2f3a0:	movw	r0, #41272	; 0xa138
   2f3a4:	movt	r0, #9
   2f3a8:	ldr	ip, [r0, #144]	; 0x90
   2f3ac:	ldr	r1, [r4]
   2f3b0:	ldr	r2, [r4, #20]
   2f3b4:	ldr	r0, [r4, #28]
   2f3b8:	ldr	r0, [r0, #44]	; 0x2c
   2f3bc:	mov	r3, r5
   2f3c0:	blx	ip
   2f3c4:	str	r5, [r4, #20]
   2f3c8:	ldrh	r0, [r4, #24]
   2f3cc:	and	r0, r0, #10
   2f3d0:	cmp	r0, #10
   2f3d4:	popne	{r4, r5, fp, pc}
   2f3d8:	mov	r0, r4
   2f3dc:	mov	r1, #3
   2f3e0:	pop	{r4, r5, fp, lr}
   2f3e4:	b	27c68 <fputs@plt+0x16880>
   2f3e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2f3ec:	add	fp, sp, #24
   2f3f0:	cmp	r0, #0
   2f3f4:	beq	2f4f4 <fputs@plt+0x1e10c>
   2f3f8:	mov	r4, r2
   2f3fc:	mov	r5, r0
   2f400:	sub	r6, r1, #1
   2f404:	ldr	r0, [r5, #8]
   2f408:	cmp	r0, #0
   2f40c:	beq	2f42c <fputs@plt+0x1e044>
   2f410:	udiv	r1, r6, r0
   2f414:	mls	r6, r1, r0, r6
   2f418:	add	r0, r5, r1, lsl #2
   2f41c:	ldr	r5, [r0, #12]
   2f420:	cmp	r5, #0
   2f424:	bne	2f404 <fputs@plt+0x1e01c>
   2f428:	b	2f4f4 <fputs@plt+0x1e10c>
   2f42c:	ldr	r0, [r5]
   2f430:	cmp	r0, #4000	; 0xfa0
   2f434:	bhi	2f454 <fputs@plt+0x1e06c>
   2f438:	add	r0, r5, r6, lsr #3
   2f43c:	ldrb	r1, [r0, #12]
   2f440:	and	r2, r6, #7
   2f444:	mov	r3, #1
   2f448:	bic	r1, r1, r3, lsl r2
   2f44c:	strb	r1, [r0, #12]
   2f450:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2f454:	add	r8, r5, #12
   2f458:	mov	r0, r4
   2f45c:	mov	r1, r8
   2f460:	mov	r2, #500	; 0x1f4
   2f464:	bl	11244 <memcpy@plt>
   2f468:	mov	r7, #0
   2f46c:	mov	r0, r8
   2f470:	mov	r1, #0
   2f474:	mov	r2, #500	; 0x1f4
   2f478:	bl	1119c <memset@plt>
   2f47c:	str	r7, [r5, #4]
   2f480:	add	r0, r6, #1
   2f484:	movw	ip, #19923	; 0x4dd3
   2f488:	movt	ip, #4194	; 0x1062
   2f48c:	mov	r2, #125	; 0x7d
   2f490:	b	2f4a8 <fputs@plt+0x1e0c0>
   2f494:	ldr	r1, [r4, r7, lsl #2]
   2f498:	str	r1, [r6]
   2f49c:	add	r7, r7, #1
   2f4a0:	cmp	r7, #125	; 0x7d
   2f4a4:	beq	2f4f4 <fputs@plt+0x1e10c>
   2f4a8:	ldr	r3, [r4, r7, lsl #2]
   2f4ac:	cmp	r3, #0
   2f4b0:	cmpne	r3, r0
   2f4b4:	beq	2f49c <fputs@plt+0x1e0b4>
   2f4b8:	ldr	r6, [r5, #4]
   2f4bc:	add	r6, r6, #1
   2f4c0:	str	r6, [r5, #4]
   2f4c4:	sub	r3, r3, #1
   2f4c8:	umull	r6, r1, r3, ip
   2f4cc:	lsr	r1, r1, #3
   2f4d0:	mls	r3, r1, r2, r3
   2f4d4:	add	r6, r5, r3, lsl #2
   2f4d8:	ldr	r1, [r6, #12]!
   2f4dc:	cmp	r1, #0
   2f4e0:	beq	2f494 <fputs@plt+0x1e0ac>
   2f4e4:	add	r3, r3, #1
   2f4e8:	cmp	r3, #124	; 0x7c
   2f4ec:	movwhi	r3, #0
   2f4f0:	b	2f4d4 <fputs@plt+0x1e0ec>
   2f4f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2f4f8:	push	{r4, r5, r6, sl, fp, lr}
   2f4fc:	add	fp, sp, #16
   2f500:	sub	sp, sp, #32
   2f504:	mov	r5, r0
   2f508:	ldr	r0, [r2]
   2f50c:	cmp	r0, #0
   2f510:	bne	2f564 <fputs@plt+0x1e17c>
   2f514:	mov	r4, r2
   2f518:	mov	r6, r1
   2f51c:	ldr	r3, [r5, #80]	; 0x50
   2f520:	add	r2, sp, #8
   2f524:	mov	r0, r5
   2f528:	blx	r3
   2f52c:	ldrh	r0, [sp, #24]
   2f530:	ldr	r1, [sp, #20]
   2f534:	cmp	r1, r0
   2f538:	bls	2f564 <fputs@plt+0x1e17c>
   2f53c:	ldrh	r0, [sp, #26]
   2f540:	add	r0, r0, r6
   2f544:	sub	r0, r0, #4
   2f548:	bl	246f8 <fputs@plt+0x13310>
   2f54c:	mov	r1, r0
   2f550:	ldr	r0, [r5, #52]	; 0x34
   2f554:	ldr	r3, [r5, #84]	; 0x54
   2f558:	str	r4, [sp]
   2f55c:	mov	r2, #3
   2f560:	bl	2f0fc <fputs@plt+0x1dd14>
   2f564:	sub	sp, fp, #16
   2f568:	pop	{r4, r5, r6, sl, fp, pc}
   2f56c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f570:	add	fp, sp, #28
   2f574:	sub	sp, sp, #4
   2f578:	cmp	r0, #0
   2f57c:	beq	2f644 <fputs@plt+0x1e25c>
   2f580:	mov	r5, r2
   2f584:	mov	sl, r1
   2f588:	mov	r8, r0
   2f58c:	bl	17004 <fputs@plt+0x5c1c>
   2f590:	ldr	r0, [r8, #4]
   2f594:	ldr	r7, [r0, #8]
   2f598:	cmp	r7, #0
   2f59c:	beq	2f644 <fputs@plt+0x1e25c>
   2f5a0:	mov	r9, #4
   2f5a4:	mov	r6, #0
   2f5a8:	cmp	r5, #0
   2f5ac:	bne	2f5c8 <fputs@plt+0x1e1e0>
   2f5b0:	b	2f5fc <fputs@plt+0x1e214>
   2f5b4:	ldr	r7, [r7, #8]
   2f5b8:	cmp	r7, #0
   2f5bc:	beq	2f644 <fputs@plt+0x1e25c>
   2f5c0:	cmp	r5, #0
   2f5c4:	beq	2f5fc <fputs@plt+0x1e214>
   2f5c8:	ldrb	r0, [r7, #64]	; 0x40
   2f5cc:	tst	r0, #1
   2f5d0:	bne	2f5fc <fputs@plt+0x1e214>
   2f5d4:	ldrb	r0, [r7, #66]	; 0x42
   2f5d8:	sub	r0, r0, #1
   2f5dc:	uxtb	r0, r0
   2f5e0:	cmp	r0, #1
   2f5e4:	bhi	2f60c <fputs@plt+0x1e224>
   2f5e8:	mov	r0, r7
   2f5ec:	bl	2dd50 <fputs@plt+0x1c968>
   2f5f0:	cmp	r0, #0
   2f5f4:	beq	2f60c <fputs@plt+0x1e224>
   2f5f8:	b	2f650 <fputs@plt+0x1e268>
   2f5fc:	mov	r0, r7
   2f600:	bl	2f670 <fputs@plt+0x1e288>
   2f604:	str	sl, [r7, #60]	; 0x3c
   2f608:	strb	r9, [r7, #66]	; 0x42
   2f60c:	ldrsb	r0, [r7, #68]	; 0x44
   2f610:	cmp	r0, #0
   2f614:	bmi	2f5b4 <fputs@plt+0x1e1cc>
   2f618:	mov	r4, #30
   2f61c:	ldr	r0, [r7, r4, lsl #2]
   2f620:	bl	2c348 <fputs@plt+0x1af60>
   2f624:	str	r6, [r7, r4, lsl #2]
   2f628:	add	r0, r4, #1
   2f62c:	ldrsb	r1, [r7, #68]	; 0x44
   2f630:	sub	r2, r4, #30
   2f634:	cmp	r2, r1
   2f638:	mov	r4, r0
   2f63c:	blt	2f61c <fputs@plt+0x1e234>
   2f640:	b	2f5b4 <fputs@plt+0x1e1cc>
   2f644:	mov	r0, #0
   2f648:	sub	sp, fp, #28
   2f64c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f650:	mov	r4, r0
   2f654:	mov	r0, r8
   2f658:	mov	r1, r4
   2f65c:	mov	r2, #0
   2f660:	bl	2f56c <fputs@plt+0x1e184>
   2f664:	mov	r0, r4
   2f668:	sub	sp, fp, #28
   2f66c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f670:	push	{r4, sl, fp, lr}
   2f674:	add	fp, sp, #8
   2f678:	mov	r4, r0
   2f67c:	ldr	r0, [r0, #48]	; 0x30
   2f680:	bl	14294 <fputs@plt+0x2eac>
   2f684:	mov	r0, #0
   2f688:	strb	r0, [r4, #66]	; 0x42
   2f68c:	str	r0, [r4, #48]	; 0x30
   2f690:	pop	{r4, sl, fp, pc}
   2f694:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2f698:	add	fp, sp, #24
   2f69c:	cmp	r0, #0
   2f6a0:	cmpne	r1, #0
   2f6a4:	bne	2f6ac <fputs@plt+0x1e2c4>
   2f6a8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2f6ac:	mov	r4, r0
   2f6b0:	add	r0, r1, r1, lsl #2
   2f6b4:	add	r6, r4, r0, lsl #3
   2f6b8:	ldr	r5, [r4, #32]
   2f6bc:	ldr	r0, [r5, #456]	; 0x1c8
   2f6c0:	cmp	r0, #0
   2f6c4:	bne	2f6e4 <fputs@plt+0x1e2fc>
   2f6c8:	movw	r9, #9312	; 0x2460
   2f6cc:	mov	r8, #0
   2f6d0:	mov	r7, #128	; 0x80
   2f6d4:	b	2f718 <fputs@plt+0x1e330>
   2f6d8:	add	r4, r4, #40	; 0x28
   2f6dc:	cmp	r4, r6
   2f6e0:	bcs	2f6a8 <fputs@plt+0x1e2c0>
   2f6e4:	ldr	r0, [r4, #24]
   2f6e8:	cmp	r0, #0
   2f6ec:	beq	2f6d8 <fputs@plt+0x1e2f0>
   2f6f0:	ldr	r1, [r4, #20]
   2f6f4:	mov	r0, r5
   2f6f8:	bl	13ddc <fputs@plt+0x29f4>
   2f6fc:	b	2f6d8 <fputs@plt+0x1e2f0>
   2f700:	mov	r0, r4
   2f704:	bl	1862c <fputs@plt+0x7244>
   2f708:	strh	r7, [r4, #8]
   2f70c:	add	r4, r4, #40	; 0x28
   2f710:	cmp	r4, r6
   2f714:	bcs	2f6a8 <fputs@plt+0x1e2c0>
   2f718:	ldrh	r0, [r4, #8]
   2f71c:	tst	r0, r9
   2f720:	bne	2f700 <fputs@plt+0x1e318>
   2f724:	ldr	r0, [r4, #24]
   2f728:	cmp	r0, #0
   2f72c:	beq	2f708 <fputs@plt+0x1e320>
   2f730:	ldr	r1, [r4, #20]
   2f734:	mov	r0, r5
   2f738:	bl	13ddc <fputs@plt+0x29f4>
   2f73c:	str	r8, [r4, #24]
   2f740:	b	2f708 <fputs@plt+0x1e320>
   2f744:	push	{r4, r5, r6, r7, fp, lr}
   2f748:	add	fp, sp, #16
   2f74c:	mov	r4, r1
   2f750:	mov	r5, r0
   2f754:	cmp	r1, #0
   2f758:	beq	2f79c <fputs@plt+0x1e3b4>
   2f75c:	cmp	r2, #1
   2f760:	blt	2f79c <fputs@plt+0x1e3b4>
   2f764:	add	r0, r2, r2, lsl #2
   2f768:	add	r6, r4, r0, lsl #2
   2f76c:	mov	r7, r4
   2f770:	b	2f780 <fputs@plt+0x1e398>
   2f774:	add	r7, r7, #20
   2f778:	cmp	r7, r6
   2f77c:	bcs	2f79c <fputs@plt+0x1e3b4>
   2f780:	ldrsb	r1, [r7, #1]
   2f784:	cmp	r1, #0
   2f788:	beq	2f774 <fputs@plt+0x1e38c>
   2f78c:	ldr	r2, [r7, #16]
   2f790:	mov	r0, r5
   2f794:	bl	2f7ac <fputs@plt+0x1e3c4>
   2f798:	b	2f774 <fputs@plt+0x1e38c>
   2f79c:	mov	r0, r5
   2f7a0:	mov	r1, r4
   2f7a4:	pop	{r4, r5, r6, r7, fp, lr}
   2f7a8:	b	13ddc <fputs@plt+0x29f4>
   2f7ac:	push	{r4, r5, fp, lr}
   2f7b0:	add	fp, sp, #8
   2f7b4:	cmp	r2, #0
   2f7b8:	beq	2f8ac <fputs@plt+0x1e4c4>
   2f7bc:	mov	r5, r0
   2f7c0:	add	r0, r1, #20
   2f7c4:	cmp	r0, #19
   2f7c8:	bhi	2f8ac <fputs@plt+0x1e4c4>
   2f7cc:	mov	r4, r2
   2f7d0:	add	r1, pc, #0
   2f7d4:	ldr	pc, [r1, r0, lsl #2]
   2f7d8:	andeq	pc, r2, r8, lsr r8	; <UNPREDICTABLE>
   2f7dc:	andeq	pc, r2, ip, lsr #17
   2f7e0:	andeq	pc, r2, ip, lsr #17
   2f7e4:	andeq	pc, r2, ip, lsr #17
   2f7e8:	andeq	pc, r2, ip, lsr #17
   2f7ec:	andeq	pc, r2, r8, lsr #16
   2f7f0:	andeq	pc, r2, ip, lsr #17
   2f7f4:	andeq	pc, r2, r8, lsr #16
   2f7f8:	andeq	pc, r2, r8, lsr #16
   2f7fc:	andeq	pc, r2, r8, asr #16
   2f800:	andeq	pc, r2, r0, ror #16
   2f804:	andeq	pc, r2, ip, lsr #17
   2f808:	andeq	pc, r2, r8, ror r8	; <UNPREDICTABLE>
   2f80c:	andeq	pc, r2, ip, lsr #17
   2f810:	andeq	pc, r2, r0, lsr #17
   2f814:			; <UNDEFINED> instruction: 0x0002f8b0
   2f818:	andeq	pc, r2, ip, lsr #17
   2f81c:	andeq	pc, r2, ip, lsr #17
   2f820:	andeq	pc, r2, ip, lsr #17
   2f824:	andeq	pc, r2, r8, lsr #16
   2f828:	mov	r0, r5
   2f82c:	mov	r1, r4
   2f830:	pop	{r4, r5, fp, lr}
   2f834:	b	13ddc <fputs@plt+0x29f4>
   2f838:	ldr	r1, [r4, #4]
   2f83c:	mov	r0, r5
   2f840:	bl	2f8d8 <fputs@plt+0x1e4f0>
   2f844:	b	2f828 <fputs@plt+0x1e440>
   2f848:	ldr	r0, [r5, #456]	; 0x1c8
   2f84c:	cmp	r0, #0
   2f850:	popne	{r4, r5, fp, pc}
   2f854:	mov	r0, r4
   2f858:	pop	{r4, r5, fp, lr}
   2f85c:	b	14294 <fputs@plt+0x2eac>
   2f860:	ldr	r0, [r5, #456]	; 0x1c8
   2f864:	cmp	r0, #0
   2f868:	bne	2f8ac <fputs@plt+0x1e4c4>
   2f86c:	mov	r0, r4
   2f870:	pop	{r4, r5, fp, lr}
   2f874:	b	2f91c <fputs@plt+0x1e534>
   2f878:	ldr	r0, [r5, #456]	; 0x1c8
   2f87c:	cmp	r0, #0
   2f880:	beq	2f8c0 <fputs@plt+0x1e4d8>
   2f884:	ldr	r0, [r4, #24]
   2f888:	cmp	r0, #0
   2f88c:	beq	2f828 <fputs@plt+0x1e440>
   2f890:	ldr	r1, [r4, #20]
   2f894:	mov	r0, r5
   2f898:	bl	13ddc <fputs@plt+0x29f4>
   2f89c:	b	2f828 <fputs@plt+0x1e440>
   2f8a0:	ldr	r0, [r5, #456]	; 0x1c8
   2f8a4:	cmp	r0, #0
   2f8a8:	beq	2f8cc <fputs@plt+0x1e4e4>
   2f8ac:	pop	{r4, r5, fp, pc}
   2f8b0:	mov	r0, r5
   2f8b4:	mov	r1, r4
   2f8b8:	pop	{r4, r5, fp, lr}
   2f8bc:	b	2f8d8 <fputs@plt+0x1e4f0>
   2f8c0:	mov	r0, r4
   2f8c4:	pop	{r4, r5, fp, lr}
   2f8c8:	b	18ac4 <fputs@plt+0x76dc>
   2f8cc:	mov	r0, r4
   2f8d0:	pop	{r4, r5, fp, lr}
   2f8d4:	b	2f8f4 <fputs@plt+0x1e50c>
   2f8d8:	cmp	r1, #0
   2f8dc:	bxeq	lr
   2f8e0:	ldrb	r2, [r1, #2]
   2f8e4:	tst	r2, #16
   2f8e8:	bne	2f8f0 <fputs@plt+0x1e508>
   2f8ec:	bx	lr
   2f8f0:	b	13ddc <fputs@plt+0x29f4>
   2f8f4:	cmp	r0, #0
   2f8f8:	bxeq	lr
   2f8fc:	mov	r1, r0
   2f900:	ldr	r0, [r0]
   2f904:	subs	r0, r0, #1
   2f908:	str	r0, [r1]
   2f90c:	beq	2f914 <fputs@plt+0x1e52c>
   2f910:	bx	lr
   2f914:	mov	r0, #0
   2f918:	b	13ddc <fputs@plt+0x29f4>
   2f91c:	push	{r4, r5, fp, lr}
   2f920:	add	fp, sp, #8
   2f924:	mov	r4, r0
   2f928:	ldr	r5, [r0]
   2f92c:	ldr	r0, [r0, #12]
   2f930:	subs	r0, r0, #1
   2f934:	str	r0, [r4, #12]
   2f938:	popne	{r4, r5, fp, pc}
   2f93c:	ldr	r0, [r4, #8]
   2f940:	cmp	r0, #0
   2f944:	beq	2f954 <fputs@plt+0x1e56c>
   2f948:	ldr	r1, [r0]
   2f94c:	ldr	r1, [r1, #16]
   2f950:	blx	r1
   2f954:	mov	r0, r5
   2f958:	mov	r1, r4
   2f95c:	pop	{r4, r5, fp, lr}
   2f960:	b	13ddc <fputs@plt+0x29f4>
   2f964:	nop	{0}
   2f968:	push	{r4, r5, fp, lr}
   2f96c:	add	fp, sp, #8
   2f970:	sub	sp, sp, #8
   2f974:	mov	r4, r1
   2f978:	ldr	r1, [r0]
   2f97c:	cmp	r1, #2
   2f980:	blt	2f9a0 <fputs@plt+0x1e5b8>
   2f984:	ldr	r2, [r0, #72]	; 0x48
   2f988:	cmp	r2, #0
   2f98c:	beq	2f9a0 <fputs@plt+0x1e5b8>
   2f990:	mov	r1, r4
   2f994:	sub	sp, fp, #8
   2f998:	pop	{r4, r5, fp, lr}
   2f99c:	bx	r2
   2f9a0:	ldr	r2, [r0, #64]	; 0x40
   2f9a4:	mov	r1, sp
   2f9a8:	blx	r2
   2f9ac:	mov	r5, r0
   2f9b0:	vldr	d16, [pc, #32]	; 2f9d8 <fputs@plt+0x1e5f0>
   2f9b4:	vldr	d17, [sp]
   2f9b8:	vmul.f64	d16, d17, d16
   2f9bc:	vmov	r0, r1, d16
   2f9c0:	bl	7e788 <fputs@plt+0x6d3a0>
   2f9c4:	strd	r0, [r4]
   2f9c8:	mov	r0, r5
   2f9cc:	sub	sp, fp, #8
   2f9d0:	pop	{r4, r5, fp, pc}
   2f9d4:	nop	{0}
   2f9d8:	andeq	r0, r0, r0
   2f9dc:	orrsmi	r9, r4, r0, ror r9
   2f9e0:	cmp	r0, #0
   2f9e4:	bxeq	lr
   2f9e8:	push	{r4, r5, fp, lr}
   2f9ec:	add	fp, sp, #8
   2f9f0:	mov	r4, r0
   2f9f4:	ldr	r5, [r0]
   2f9f8:	mov	r0, r5
   2f9fc:	mov	r1, r4
   2fa00:	bl	13d08 <fputs@plt+0x2920>
   2fa04:	ldrd	r0, [r4, #48]	; 0x30
   2fa08:	add	r2, r0, #52	; 0x34
   2fa0c:	cmp	r0, #0
   2fa10:	addeq	r2, r5, #4
   2fa14:	str	r1, [r2]
   2fa18:	ldr	r0, [r4, #52]	; 0x34
   2fa1c:	cmp	r0, #0
   2fa20:	ldrne	r1, [r4, #48]	; 0x30
   2fa24:	strne	r1, [r0, #48]	; 0x30
   2fa28:	mov	r0, #0
   2fa2c:	str	r0, [r4]
   2fa30:	movw	r0, #50120	; 0xc3c8
   2fa34:	movt	r0, #46598	; 0xb606
   2fa38:	str	r0, [r4, #40]	; 0x28
   2fa3c:	mov	r0, r5
   2fa40:	mov	r1, r4
   2fa44:	pop	{r4, r5, fp, lr}
   2fa48:	b	13ddc <fputs@plt+0x29f4>
   2fa4c:	push	{r4, sl, fp, lr}
   2fa50:	add	fp, sp, #8
   2fa54:	mov	r4, r0
   2fa58:	bl	1eb54 <fputs@plt+0xd76c>
   2fa5c:	mov	r0, r4
   2fa60:	mov	r1, #7
   2fa64:	pop	{r4, sl, fp, lr}
   2fa68:	b	168b8 <fputs@plt+0x54d0>
   2fa6c:	push	{r4, r5, r6, r7, fp, lr}
   2fa70:	add	fp, sp, #16
   2fa74:	mov	r4, r0
   2fa78:	ldr	r5, [r0]
   2fa7c:	ldrb	r0, [r5, #69]	; 0x45
   2fa80:	cmp	r0, #0
   2fa84:	movne	r0, #7
   2fa88:	strne	r0, [r4, #80]	; 0x50
   2fa8c:	ldr	r0, [r4, #200]	; 0xc8
   2fa90:	cmp	r0, #0
   2fa94:	beq	2faa4 <fputs@plt+0x1e6bc>
   2fa98:	ldr	r2, [r4, #196]	; 0xc4
   2fa9c:	mov	r1, #0
   2faa0:	bl	1119c <memset@plt>
   2faa4:	mov	r0, r4
   2faa8:	bl	2feac <fputs@plt+0x1eac4>
   2faac:	ldr	r0, [r4, #40]	; 0x28
   2fab0:	mov	r7, #0
   2fab4:	movw	r1, #3491	; 0xda3
   2fab8:	movt	r1, #48626	; 0xbdf2
   2fabc:	cmp	r0, r1
   2fac0:	bne	2fd0c <fputs@plt+0x1e924>
   2fac4:	ldr	r0, [r4, #76]	; 0x4c
   2fac8:	cmp	r0, #0
   2facc:	bmi	2fce4 <fputs@plt+0x1e8fc>
   2fad0:	ldrb	r0, [r4, #89]	; 0x59
   2fad4:	tst	r0, #64	; 0x40
   2fad8:	beq	2fc9c <fputs@plt+0x1e8b4>
   2fadc:	mov	r0, r4
   2fae0:	bl	2ff40 <fputs@plt+0x1eb58>
   2fae4:	ldr	r1, [r4, #80]	; 0x50
   2fae8:	uxtb	r0, r1
   2faec:	mov	r7, #0
   2faf0:	cmp	r0, #13
   2faf4:	bhi	2fd40 <fputs@plt+0x1e958>
   2faf8:	mov	r2, #1
   2fafc:	mov	r3, #9856	; 0x2680
   2fb00:	tst	r3, r2, lsl r0
   2fb04:	mov	r6, #0
   2fb08:	beq	2fb68 <fputs@plt+0x1e780>
   2fb0c:	ldrb	r1, [r4, #89]	; 0x59
   2fb10:	cmp	r0, #9
   2fb14:	bne	2fb24 <fputs@plt+0x1e73c>
   2fb18:	ands	r2, r1, #32
   2fb1c:	mov	r6, #0
   2fb20:	bne	2fb60 <fputs@plt+0x1e778>
   2fb24:	cmp	r0, #13
   2fb28:	cmpne	r0, #7
   2fb2c:	bne	2fb3c <fputs@plt+0x1e754>
   2fb30:	mov	r6, #2
   2fb34:	tst	r1, #16
   2fb38:	bne	2fb60 <fputs@plt+0x1e778>
   2fb3c:	mov	r0, r5
   2fb40:	mov	r1, #516	; 0x204
   2fb44:	bl	2ffb4 <fputs@plt+0x1ebcc>
   2fb48:	mov	r0, r5
   2fb4c:	bl	300dc <fputs@plt+0x1ecf4>
   2fb50:	mov	r0, #1
   2fb54:	strb	r0, [r5, #67]	; 0x43
   2fb58:	mov	r6, #0
   2fb5c:	str	r6, [r4, #92]	; 0x5c
   2fb60:	ldr	r1, [r4, #80]	; 0x50
   2fb64:	mov	r7, #1
   2fb68:	cmp	r1, #0
   2fb6c:	bne	2fb7c <fputs@plt+0x1e794>
   2fb70:	mov	r0, r4
   2fb74:	mov	r1, #0
   2fb78:	bl	30124 <fputs@plt+0x1ed3c>
   2fb7c:	ldr	r0, [r5, #316]	; 0x13c
   2fb80:	cmp	r0, #1
   2fb84:	blt	2fb94 <fputs@plt+0x1e7ac>
   2fb88:	ldr	r0, [r5, #340]	; 0x154
   2fb8c:	cmp	r0, #0
   2fb90:	beq	2fc04 <fputs@plt+0x1e81c>
   2fb94:	ldrb	r0, [r5, #67]	; 0x43
   2fb98:	cmp	r0, #0
   2fb9c:	beq	2fc04 <fputs@plt+0x1e81c>
   2fba0:	ldrb	r0, [r4, #89]	; 0x59
   2fba4:	mov	r1, #1
   2fba8:	bic	r0, r1, r0, lsr #5
   2fbac:	ldr	r1, [r5, #160]	; 0xa0
   2fbb0:	cmp	r1, r0
   2fbb4:	bne	2fc04 <fputs@plt+0x1e81c>
   2fbb8:	ldr	r0, [r4, #80]	; 0x50
   2fbbc:	cmp	r0, #0
   2fbc0:	beq	2fbd8 <fputs@plt+0x1e7f0>
   2fbc4:	ldrb	r0, [r4, #86]	; 0x56
   2fbc8:	subs	r0, r0, #3
   2fbcc:	movwne	r0, #1
   2fbd0:	orrs	r0, r7, r0
   2fbd4:	bne	2fd84 <fputs@plt+0x1e99c>
   2fbd8:	mov	r7, #1
   2fbdc:	mov	r0, r4
   2fbe0:	mov	r1, #1
   2fbe4:	bl	30124 <fputs@plt+0x1ed3c>
   2fbe8:	cmp	r0, #0
   2fbec:	beq	2fd50 <fputs@plt+0x1e968>
   2fbf0:	ldrb	r1, [r4, #89]	; 0x59
   2fbf4:	movw	r0, #787	; 0x313
   2fbf8:	tst	r1, #32
   2fbfc:	bne	2fd0c <fputs@plt+0x1e924>
   2fc00:	b	2fd80 <fputs@plt+0x1e998>
   2fc04:	cmp	r6, #0
   2fc08:	beq	2fd14 <fputs@plt+0x1e92c>
   2fc0c:	mov	r0, r4
   2fc10:	mov	r1, r6
   2fc14:	bl	30660 <fputs@plt+0x1f278>
   2fc18:	cmp	r0, #0
   2fc1c:	beq	2fc70 <fputs@plt+0x1e888>
   2fc20:	ldr	r1, [r4, #80]	; 0x50
   2fc24:	cmp	r1, #0
   2fc28:	uxtbne	r1, r1
   2fc2c:	cmpne	r1, #19
   2fc30:	bne	2fc4c <fputs@plt+0x1e864>
   2fc34:	str	r0, [r4, #80]	; 0x50
   2fc38:	ldr	r1, [r4, #44]	; 0x2c
   2fc3c:	mov	r0, r5
   2fc40:	bl	13ddc <fputs@plt+0x29f4>
   2fc44:	mov	r0, #0
   2fc48:	str	r0, [r4, #44]	; 0x2c
   2fc4c:	mov	r0, r5
   2fc50:	mov	r1, #516	; 0x204
   2fc54:	bl	2ffb4 <fputs@plt+0x1ebcc>
   2fc58:	mov	r0, r5
   2fc5c:	bl	300dc <fputs@plt+0x1ecf4>
   2fc60:	mov	r0, #1
   2fc64:	strb	r0, [r5, #67]	; 0x43
   2fc68:	mov	r0, #0
   2fc6c:	str	r0, [r4, #92]	; 0x5c
   2fc70:	mov	r0, r6
   2fc74:	ldrb	r1, [r4, #89]	; 0x59
   2fc78:	tst	r1, #4
   2fc7c:	beq	2fc9c <fputs@plt+0x1e8b4>
   2fc80:	mov	r6, #0
   2fc84:	cmp	r0, #2
   2fc88:	mov	r1, #0
   2fc8c:	ldrne	r1, [r4, #92]	; 0x5c
   2fc90:	mov	r0, r5
   2fc94:	bl	307c0 <fputs@plt+0x1f3d8>
   2fc98:	str	r6, [r4, #92]	; 0x5c
   2fc9c:	ldr	r0, [r4, #76]	; 0x4c
   2fca0:	cmp	r0, #0
   2fca4:	bmi	2fce4 <fputs@plt+0x1e8fc>
   2fca8:	ldr	r0, [r5, #152]	; 0x98
   2fcac:	sub	r0, r0, #1
   2fcb0:	str	r0, [r5, #152]	; 0x98
   2fcb4:	ldrb	r0, [r4, #89]	; 0x59
   2fcb8:	tst	r0, #32
   2fcbc:	bne	2fccc <fputs@plt+0x1e8e4>
   2fcc0:	ldr	r0, [r5, #160]	; 0xa0
   2fcc4:	sub	r0, r0, #1
   2fcc8:	str	r0, [r5, #160]	; 0xa0
   2fccc:	ldrb	r0, [r4, #89]	; 0x59
   2fcd0:	tst	r0, #64	; 0x40
   2fcd4:	beq	2fce4 <fputs@plt+0x1e8fc>
   2fcd8:	ldr	r0, [r5, #156]	; 0x9c
   2fcdc:	sub	r0, r0, #1
   2fce0:	str	r0, [r5, #156]	; 0x9c
   2fce4:	movw	r0, #10611	; 0x2973
   2fce8:	movt	r0, #20892	; 0x519c
   2fcec:	str	r0, [r4, #40]	; 0x28
   2fcf0:	ldrb	r0, [r5, #69]	; 0x45
   2fcf4:	cmp	r0, #0
   2fcf8:	movne	r0, #7
   2fcfc:	strne	r0, [r4, #80]	; 0x50
   2fd00:	ldr	r7, [r4, #80]	; 0x50
   2fd04:	cmp	r7, #5
   2fd08:	movwne	r7, #0
   2fd0c:	mov	r0, r7
   2fd10:	pop	{r4, r5, r6, r7, fp, pc}
   2fd14:	ldr	r0, [r4, #80]	; 0x50
   2fd18:	mov	r6, #1
   2fd1c:	cmp	r0, #0
   2fd20:	beq	2fc0c <fputs@plt+0x1e824>
   2fd24:	ldrb	r0, [r4, #86]	; 0x56
   2fd28:	cmp	r0, #3
   2fd2c:	beq	2fc0c <fputs@plt+0x1e824>
   2fd30:	cmp	r0, #2
   2fd34:	bne	2fdac <fputs@plt+0x1e9c4>
   2fd38:	mov	r6, #2
   2fd3c:	b	2fc0c <fputs@plt+0x1e824>
   2fd40:	mov	r6, #0
   2fd44:	cmp	r1, #0
   2fd48:	bne	2fb7c <fputs@plt+0x1e794>
   2fd4c:	b	2fb70 <fputs@plt+0x1e788>
   2fd50:	mov	r0, r5
   2fd54:	mov	r1, r4
   2fd58:	bl	30198 <fputs@plt+0x1edb0>
   2fd5c:	cmp	r0, #0
   2fd60:	beq	2fdd4 <fputs@plt+0x1e9ec>
   2fd64:	cmp	r0, #5
   2fd68:	bne	2fd80 <fputs@plt+0x1e998>
   2fd6c:	ldrb	r1, [r4, #89]	; 0x59
   2fd70:	mov	r0, #5
   2fd74:	tst	r1, #32
   2fd78:	mov	r7, #5
   2fd7c:	bne	2fd0c <fputs@plt+0x1e924>
   2fd80:	str	r0, [r4, #80]	; 0x50
   2fd84:	mov	r7, #0
   2fd88:	mov	r0, r5
   2fd8c:	mov	r1, #0
   2fd90:	bl	2ffb4 <fputs@plt+0x1ebcc>
   2fd94:	str	r7, [r4, #92]	; 0x5c
   2fd98:	mov	r0, #0
   2fd9c:	str	r0, [r5, #436]	; 0x1b4
   2fda0:	cmp	r6, #0
   2fda4:	bne	2fc0c <fputs@plt+0x1e824>
   2fda8:	b	2fc74 <fputs@plt+0x1e88c>
   2fdac:	mov	r0, r5
   2fdb0:	mov	r1, #516	; 0x204
   2fdb4:	bl	2ffb4 <fputs@plt+0x1ebcc>
   2fdb8:	mov	r0, r5
   2fdbc:	bl	300dc <fputs@plt+0x1ecf4>
   2fdc0:	mov	r0, #1
   2fdc4:	strb	r0, [r5, #67]	; 0x43
   2fdc8:	mov	r0, #0
   2fdcc:	str	r0, [r4, #92]	; 0x5c
   2fdd0:	b	2fc74 <fputs@plt+0x1e88c>
   2fdd4:	vmov.i32	q8, #0	; 0x00000000
   2fdd8:	add	r0, r5, #440	; 0x1b8
   2fddc:	vst1.64	{d16-d17}, [r0]
   2fde0:	ldr	r0, [r5, #24]
   2fde4:	bic	r0, r0, #16777216	; 0x1000000
   2fde8:	str	r0, [r5, #24]
   2fdec:	mov	r0, r5
   2fdf0:	bl	30650 <fputs@plt+0x1f268>
   2fdf4:	b	2fd98 <fputs@plt+0x1e9b0>
   2fdf8:	push	{r4, r5, r6, sl, fp, lr}
   2fdfc:	add	fp, sp, #16
   2fe00:	mov	r6, r0
   2fe04:	ldr	r5, [r0]
   2fe08:	ldr	r0, [r0, #44]	; 0x2c
   2fe0c:	ldr	r4, [r6, #80]	; 0x50
   2fe10:	cmp	r0, #0
   2fe14:	beq	2fe70 <fputs@plt+0x1ea88>
   2fe18:	ldrb	r0, [r5, #70]	; 0x46
   2fe1c:	add	r0, r0, #1
   2fe20:	strb	r0, [r5, #70]	; 0x46
   2fe24:	bl	277c4 <fputs@plt+0x163dc>
   2fe28:	ldr	r0, [r5, #240]	; 0xf0
   2fe2c:	cmp	r0, #0
   2fe30:	bne	2fe40 <fputs@plt+0x1ea58>
   2fe34:	mov	r0, r5
   2fe38:	bl	1d304 <fputs@plt+0xbf1c>
   2fe3c:	str	r0, [r5, #240]	; 0xf0
   2fe40:	ldr	r1, [r6, #44]	; 0x2c
   2fe44:	ldr	r0, [r5, #240]	; 0xf0
   2fe48:	mov	r2, #1
   2fe4c:	mvn	r3, #0
   2fe50:	bl	1d330 <fputs@plt+0xbf48>
   2fe54:	bl	277e8 <fputs@plt+0x16400>
   2fe58:	str	r4, [r5, #52]	; 0x34
   2fe5c:	ldrb	r0, [r5, #70]	; 0x46
   2fe60:	sub	r0, r0, #1
   2fe64:	strb	r0, [r5, #70]	; 0x46
   2fe68:	mov	r0, r4
   2fe6c:	pop	{r4, r5, r6, sl, fp, pc}
   2fe70:	mov	r0, r5
   2fe74:	mov	r1, r4
   2fe78:	bl	168b8 <fputs@plt+0x54d0>
   2fe7c:	mov	r0, r4
   2fe80:	pop	{r4, r5, r6, sl, fp, pc}
   2fe84:	push	{r4, sl, fp, lr}
   2fe88:	add	fp, sp, #8
   2fe8c:	mov	r4, r0
   2fe90:	ldr	r0, [r0]
   2fe94:	ldr	r1, [r4, #44]	; 0x2c
   2fe98:	bl	13ddc <fputs@plt+0x29f4>
   2fe9c:	mov	r0, #0
   2fea0:	str	r0, [r4, #20]
   2fea4:	str	r0, [r4, #44]	; 0x2c
   2fea8:	pop	{r4, sl, fp, pc}
   2feac:	push	{r4, sl, fp, lr}
   2feb0:	add	fp, sp, #8
   2feb4:	mov	r4, r0
   2feb8:	ldr	r1, [r0, #176]	; 0xb0
   2febc:	cmp	r1, #0
   2fec0:	beq	2fee4 <fputs@plt+0x1eafc>
   2fec4:	mov	r0, r1
   2fec8:	ldr	r1, [r1, #4]
   2fecc:	cmp	r1, #0
   2fed0:	bne	2fec4 <fputs@plt+0x1eadc>
   2fed4:	bl	307d4 <fputs@plt+0x1f3ec>
   2fed8:	mov	r0, #0
   2fedc:	str	r0, [r4, #184]	; 0xb8
   2fee0:	str	r0, [r4, #176]	; 0xb0
   2fee4:	mov	r0, r4
   2fee8:	bl	30870 <fputs@plt+0x1f488>
   2feec:	ldr	r0, [r4, #8]
   2fef0:	cmp	r0, #0
   2fef4:	beq	2ff10 <fputs@plt+0x1eb28>
   2fef8:	ldr	r1, [r4, #28]
   2fefc:	bl	2f694 <fputs@plt+0x1e2ac>
   2ff00:	b	2ff10 <fputs@plt+0x1eb28>
   2ff04:	ldr	r1, [r0, #4]
   2ff08:	str	r1, [r4, #180]	; 0xb4
   2ff0c:	bl	308d8 <fputs@plt+0x1f4f0>
   2ff10:	ldr	r0, [r4, #180]	; 0xb4
   2ff14:	cmp	r0, #0
   2ff18:	bne	2ff04 <fputs@plt+0x1eb1c>
   2ff1c:	mov	r1, r4
   2ff20:	ldr	r0, [r1, #204]!	; 0xcc
   2ff24:	cmp	r0, #0
   2ff28:	popeq	{r4, sl, fp, pc}
   2ff2c:	ldr	r0, [r4]
   2ff30:	mvn	r2, #0
   2ff34:	mov	r3, #0
   2ff38:	pop	{r4, sl, fp, lr}
   2ff3c:	b	3095c <fputs@plt+0x1f574>
   2ff40:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2ff44:	add	fp, sp, #24
   2ff48:	mov	r4, r0
   2ff4c:	ldr	r0, [r0, #100]	; 0x64
   2ff50:	cmp	r0, #0
   2ff54:	beq	2ffb0 <fputs@plt+0x1ebc8>
   2ff58:	ldr	r0, [r4]
   2ff5c:	ldr	r5, [r0, #20]
   2ff60:	cmp	r5, #1
   2ff64:	blt	2ffb0 <fputs@plt+0x1ebc8>
   2ff68:	ldr	r0, [r0, #16]
   2ff6c:	add	r6, r0, #4
   2ff70:	mov	r7, #0
   2ff74:	mov	r8, #1
   2ff78:	cmp	r7, #1
   2ff7c:	bne	2ff94 <fputs@plt+0x1ebac>
   2ff80:	add	r7, r7, #1
   2ff84:	cmp	r5, r7
   2ff88:	beq	2ffb0 <fputs@plt+0x1ebc8>
   2ff8c:	cmp	r7, #1
   2ff90:	beq	2ff80 <fputs@plt+0x1eb98>
   2ff94:	ldr	r0, [r4, #100]	; 0x64
   2ff98:	tst	r0, r8, lsl r7
   2ff9c:	beq	2ff80 <fputs@plt+0x1eb98>
   2ffa0:	ldr	r0, [r6, r7, lsl #4]
   2ffa4:	cmp	r0, #0
   2ffa8:	blne	17004 <fputs@plt+0x5c1c>
   2ffac:	b	2ff80 <fputs@plt+0x1eb98>
   2ffb0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2ffb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ffb8:	add	fp, sp, #28
   2ffbc:	sub	sp, sp, #4
   2ffc0:	mov	r8, r1
   2ffc4:	mov	r4, r0
   2ffc8:	bl	277c4 <fputs@plt+0x163dc>
   2ffcc:	mov	r0, r4
   2ffd0:	bl	13ae4 <fputs@plt+0x26fc>
   2ffd4:	ldrb	r0, [r4, #24]
   2ffd8:	mov	r9, #1
   2ffdc:	tst	r0, #2
   2ffe0:	beq	2fff0 <fputs@plt+0x1ec08>
   2ffe4:	ldrb	r9, [r4, #149]	; 0x95
   2ffe8:	cmp	r9, #0
   2ffec:	movwne	r9, #1
   2fff0:	ldr	r0, [r4, #20]
   2fff4:	cmp	r0, #1
   2fff8:	blt	30054 <fputs@plt+0x1ec6c>
   2fffc:	mov	r6, #0
   30000:	mov	sl, #0
   30004:	b	30018 <fputs@plt+0x1ec30>
   30008:	ldr	r0, [r4, #20]
   3000c:	add	r6, r6, #1
   30010:	cmp	r6, r0
   30014:	bge	30058 <fputs@plt+0x1ec70>
   30018:	ldr	r0, [r4, #16]
   3001c:	add	r0, r0, r6, lsl #4
   30020:	ldr	r7, [r0, #4]
   30024:	cmp	r7, #0
   30028:	beq	30008 <fputs@plt+0x1ec20>
   3002c:	mov	r0, r7
   30030:	bl	1db94 <fputs@plt+0xc7ac>
   30034:	mov	r5, r0
   30038:	mov	r0, r7
   3003c:	mov	r1, r8
   30040:	mov	r2, r9
   30044:	bl	17f68 <fputs@plt+0x6b80>
   30048:	cmp	r5, #0
   3004c:	movne	sl, #1
   30050:	b	30008 <fputs@plt+0x1ec20>
   30054:	mov	sl, #0
   30058:	mov	r0, r4
   3005c:	bl	30ecc <fputs@plt+0x1fae4>
   30060:	bl	277e8 <fputs@plt+0x16400>
   30064:	ldrb	r0, [r4, #24]
   30068:	tst	r0, #2
   3006c:	beq	3008c <fputs@plt+0x1eca4>
   30070:	ldrb	r0, [r4, #149]	; 0x95
   30074:	cmp	r0, #0
   30078:	bne	3008c <fputs@plt+0x1eca4>
   3007c:	mov	r0, r4
   30080:	bl	1b594 <fputs@plt+0xa1ac>
   30084:	mov	r0, r4
   30088:	bl	17990 <fputs@plt+0x65a8>
   3008c:	vmov.i32	q8, #0	; 0x00000000
   30090:	add	r0, r4, #440	; 0x1b8
   30094:	vst1.64	{d16-d17}, [r0]
   30098:	ldr	r0, [r4, #24]
   3009c:	ldr	r1, [r4, #208]	; 0xd0
   300a0:	bic	r0, r0, #16777216	; 0x1000000
   300a4:	str	r0, [r4, #24]
   300a8:	cmp	r1, #0
   300ac:	beq	300d4 <fputs@plt+0x1ecec>
   300b0:	cmp	sl, #0
   300b4:	beq	300c8 <fputs@plt+0x1ece0>
   300b8:	ldr	r0, [r4, #204]	; 0xcc
   300bc:	sub	sp, fp, #28
   300c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   300c4:	bx	r1
   300c8:	ldrb	r0, [r4, #67]	; 0x43
   300cc:	cmp	r0, #0
   300d0:	beq	300b8 <fputs@plt+0x1ecd0>
   300d4:	sub	sp, fp, #28
   300d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   300dc:	push	{r4, sl, fp, lr}
   300e0:	add	fp, sp, #8
   300e4:	mov	r4, r0
   300e8:	ldr	r1, [r0, #424]	; 0x1a8
   300ec:	cmp	r1, #0
   300f0:	beq	30110 <fputs@plt+0x1ed28>
   300f4:	ldr	r0, [r1, #24]
   300f8:	str	r0, [r4, #424]	; 0x1a8
   300fc:	mov	r0, r4
   30100:	bl	13ddc <fputs@plt+0x29f4>
   30104:	ldr	r1, [r4, #424]	; 0x1a8
   30108:	cmp	r1, #0
   3010c:	bne	300f4 <fputs@plt+0x1ed0c>
   30110:	mov	r0, #0
   30114:	str	r0, [r4, #432]	; 0x1b0
   30118:	str	r0, [r4, #436]	; 0x1b4
   3011c:	strb	r0, [r4, #75]	; 0x4b
   30120:	pop	{r4, sl, fp, pc}
   30124:	push	{r4, r5, fp, lr}
   30128:	add	fp, sp, #8
   3012c:	cmp	r1, #0
   30130:	beq	30180 <fputs@plt+0x1ed98>
   30134:	ldr	r1, [r0]
   30138:	add	r2, r1, #440	; 0x1b8
   3013c:	add	r1, r1, #448	; 0x1c0
   30140:	ldrd	r2, [r2]
   30144:	ldrd	r4, [r1]
   30148:	adds	r1, r4, r2
   3014c:	adc	r2, r5, r3
   30150:	rsbs	r1, r1, #0
   30154:	rscs	r1, r2, #0
   30158:	bge	30190 <fputs@plt+0x1eda8>
   3015c:	mov	r1, #2
   30160:	strb	r1, [r0, #86]	; 0x56
   30164:	movw	r1, #787	; 0x313
   30168:	str	r1, [r0, #80]	; 0x50
   3016c:	movw	r1, #21247	; 0x52ff
   30170:	movt	r1, #8
   30174:	bl	30f64 <fputs@plt+0x1fb7c>
   30178:	mov	r0, #1
   3017c:	pop	{r4, r5, fp, pc}
   30180:	ldrd	r2, [r0, #144]	; 0x90
   30184:	subs	r1, r2, #1
   30188:	sbcs	r1, r3, #0
   3018c:	bge	3015c <fputs@plt+0x1ed74>
   30190:	mov	r0, #0
   30194:	pop	{r4, r5, fp, pc}
   30198:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3019c:	add	fp, sp, #28
   301a0:	sub	sp, sp, #28
   301a4:	mov	r4, r0
   301a8:	bl	30fb8 <fputs@plt+0x1fbd0>
   301ac:	mov	r7, r0
   301b0:	cmp	r0, #0
   301b4:	bne	3062c <fputs@plt+0x1f244>
   301b8:	mov	r6, #0
   301bc:	mov	sl, #1
   301c0:	mov	r8, #0
   301c4:	mov	r9, #0
   301c8:	b	301dc <fputs@plt+0x1edf4>
   301cc:	mov	r7, #0
   301d0:	add	r6, r6, #1
   301d4:	cmp	r7, #0
   301d8:	bne	3062c <fputs@plt+0x1f244>
   301dc:	ldr	r0, [r4, #20]
   301e0:	cmp	r6, r0
   301e4:	bge	30254 <fputs@plt+0x1ee6c>
   301e8:	ldr	r0, [r4, #16]
   301ec:	add	r0, r0, r6, lsl #4
   301f0:	ldr	r5, [r0, #4]
   301f4:	mov	r0, r5
   301f8:	bl	1db94 <fputs@plt+0xc7ac>
   301fc:	cmp	r0, #0
   30200:	beq	301cc <fputs@plt+0x1ede4>
   30204:	mov	r0, r5
   30208:	bl	17004 <fputs@plt+0x5c1c>
   3020c:	mov	r0, r5
   30210:	bl	13b28 <fputs@plt+0x2740>
   30214:	mov	r5, r0
   30218:	ldr	r0, [r4, #16]
   3021c:	add	r0, r0, r6, lsl #4
   30220:	ldrb	r0, [r0, #8]
   30224:	cmp	r0, #1
   30228:	beq	30240 <fputs@plt+0x1ee58>
   3022c:	mov	r0, r5
   30230:	bl	17358 <fputs@plt+0x5f70>
   30234:	mov	r1, #11
   30238:	and	r0, sl, r1, lsr r0
   3023c:	add	r8, r0, r8
   30240:	mov	r0, r5
   30244:	bl	27900 <fputs@plt+0x16518>
   30248:	mov	r7, r0
   3024c:	mov	r9, #1
   30250:	b	301d0 <fputs@plt+0x1ede8>
   30254:	cmp	r9, #0
   30258:	beq	3027c <fputs@plt+0x1ee94>
   3025c:	ldr	r1, [r4, #200]	; 0xc8
   30260:	cmp	r1, #0
   30264:	beq	3027c <fputs@plt+0x1ee94>
   30268:	ldr	r0, [r4, #196]	; 0xc4
   3026c:	blx	r1
   30270:	movw	r7, #531	; 0x213
   30274:	cmp	r0, #0
   30278:	bne	3062c <fputs@plt+0x1f244>
   3027c:	ldr	r0, [r4, #16]
   30280:	ldr	r0, [r0, #4]
   30284:	bl	205c0 <fputs@plt+0xf1d8>
   30288:	mov	r7, r0
   3028c:	bl	13690 <fputs@plt+0x22a8>
   30290:	cmp	r8, #2
   30294:	blt	30384 <fputs@plt+0x1ef9c>
   30298:	mov	r5, r0
   3029c:	cmp	r0, #0
   302a0:	beq	30384 <fputs@plt+0x1ef9c>
   302a4:	ldr	r0, [r4]
   302a8:	str	r0, [sp, #8]
   302ac:	mov	sl, #0
   302b0:	str	sl, [sp, #24]
   302b4:	movw	r1, #21277	; 0x531d
   302b8:	movt	r1, #8
   302bc:	mov	r0, r4
   302c0:	mov	r2, r7
   302c4:	bl	1aabc <fputs@plt+0x96d4>
   302c8:	cmp	r0, #0
   302cc:	beq	30414 <fputs@plt+0x1f02c>
   302d0:	str	r0, [sp, #12]
   302d4:	add	r6, r0, r5
   302d8:	add	r8, sp, #16
   302dc:	movw	r5, #21322	; 0x534a
   302e0:	movt	r5, #8
   302e4:	add	r9, sp, #20
   302e8:	cmp	sl, #0
   302ec:	ldr	r7, [sp, #12]
   302f0:	beq	30318 <fputs@plt+0x1ef30>
   302f4:	cmp	sl, #100	; 0x64
   302f8:	bhi	3041c <fputs@plt+0x1f034>
   302fc:	cmp	sl, #1
   30300:	bne	30318 <fputs@plt+0x1ef30>
   30304:	mov	r0, #13
   30308:	movw	r1, #21307	; 0x533b
   3030c:	movt	r1, #8
   30310:	mov	r2, r7
   30314:	bl	15994 <fputs@plt+0x45ac>
   30318:	mov	r0, #4
   3031c:	mov	r1, r8
   30320:	bl	15a50 <fputs@plt+0x4668>
   30324:	ldr	r0, [sp, #16]
   30328:	uxtb	r1, r0
   3032c:	str	r1, [sp]
   30330:	lsr	r3, r0, #8
   30334:	mov	r0, #13
   30338:	mov	r1, r6
   3033c:	mov	r2, r5
   30340:	bl	15964 <fputs@plt+0x457c>
   30344:	ldr	r0, [sp, #8]
   30348:	mov	r1, r7
   3034c:	mov	r2, #0
   30350:	mov	r3, r9
   30354:	bl	2b488 <fputs@plt+0x1a0a0>
   30358:	mov	r7, r0
   3035c:	cmp	r0, #0
   30360:	bne	30374 <fputs@plt+0x1ef8c>
   30364:	add	sl, sl, #1
   30368:	ldr	r0, [sp, #20]
   3036c:	cmp	r0, #0
   30370:	bne	302e8 <fputs@plt+0x1ef00>
   30374:	cmp	r7, #0
   30378:	ldr	r5, [sp, #12]
   3037c:	bne	30554 <fputs@plt+0x1f16c>
   30380:	b	30444 <fputs@plt+0x1f05c>
   30384:	mov	r5, #0
   30388:	b	303a4 <fputs@plt+0x1efbc>
   3038c:	mov	r1, #0
   30390:	bl	17e14 <fputs@plt+0x6a2c>
   30394:	mov	r7, r0
   30398:	add	r5, r5, #1
   3039c:	cmp	r7, #0
   303a0:	bne	3062c <fputs@plt+0x1f244>
   303a4:	ldr	r0, [r4, #20]
   303a8:	cmp	r5, r0
   303ac:	bge	303cc <fputs@plt+0x1efe4>
   303b0:	ldr	r0, [r4, #16]
   303b4:	add	r0, r0, r5, lsl #4
   303b8:	ldr	r0, [r0, #4]
   303bc:	cmp	r0, #0
   303c0:	bne	3038c <fputs@plt+0x1efa4>
   303c4:	mov	r7, #0
   303c8:	b	30398 <fputs@plt+0x1efb0>
   303cc:	mov	r5, #0
   303d0:	b	303ec <fputs@plt+0x1f004>
   303d4:	mov	r1, #0
   303d8:	bl	17d98 <fputs@plt+0x69b0>
   303dc:	mov	r7, r0
   303e0:	add	r5, r5, #1
   303e4:	cmp	r7, #0
   303e8:	bne	3062c <fputs@plt+0x1f244>
   303ec:	ldr	r0, [r4, #20]
   303f0:	cmp	r5, r0
   303f4:	bge	30620 <fputs@plt+0x1f238>
   303f8:	ldr	r0, [r4, #16]
   303fc:	add	r0, r0, r5, lsl #4
   30400:	ldr	r0, [r0, #4]
   30404:	cmp	r0, #0
   30408:	bne	303d4 <fputs@plt+0x1efec>
   3040c:	mov	r7, #0
   30410:	b	303e0 <fputs@plt+0x1eff8>
   30414:	mov	r7, #7
   30418:	b	3062c <fputs@plt+0x1f244>
   3041c:	movw	r1, #21293	; 0x532d
   30420:	movt	r1, #8
   30424:	mov	r0, #13
   30428:	mov	r2, r7
   3042c:	bl	15994 <fputs@plt+0x45ac>
   30430:	ldr	r0, [sp, #8]
   30434:	mov	r1, r7
   30438:	mov	r2, #0
   3043c:	bl	28e2c <fputs@plt+0x17a44>
   30440:	mov	r5, r7
   30444:	mov	r0, #0
   30448:	str	r0, [sp]
   3044c:	add	r2, sp, #24
   30450:	ldr	r0, [sp, #8]
   30454:	mov	r1, r5
   30458:	movw	r3, #16406	; 0x4016
   3045c:	bl	31048 <fputs@plt+0x1fc60>
   30460:	mov	r7, r0
   30464:	cmp	r0, #0
   30468:	bne	30554 <fputs@plt+0x1f16c>
   3046c:	ldr	r0, [r4, #20]
   30470:	cmp	r0, #1
   30474:	blt	3050c <fputs@plt+0x1f124>
   30478:	mov	r6, #0
   3047c:	ldr	r8, [sp, #24]
   30480:	mov	r9, #0
   30484:	mov	sl, #0
   30488:	b	3049c <fputs@plt+0x1f0b4>
   3048c:	ldr	r0, [r4, #20]
   30490:	add	r6, r6, #1
   30494:	cmp	r6, r0
   30498:	bge	3050c <fputs@plt+0x1f124>
   3049c:	ldr	r0, [r4, #16]
   304a0:	add	r0, r0, r6, lsl #4
   304a4:	ldr	r5, [r0, #4]
   304a8:	mov	r0, r5
   304ac:	bl	1db94 <fputs@plt+0xc7ac>
   304b0:	cmp	r0, #0
   304b4:	beq	3048c <fputs@plt+0x1f0a4>
   304b8:	mov	r0, r5
   304bc:	bl	310cc <fputs@plt+0x1fce4>
   304c0:	cmp	r0, #0
   304c4:	beq	3048c <fputs@plt+0x1f0a4>
   304c8:	mov	r5, r0
   304cc:	bl	13690 <fputs@plt+0x22a8>
   304d0:	stm	sp, {r9, sl}
   304d4:	add	r2, r0, #1
   304d8:	mov	r0, r8
   304dc:	mov	r1, r5
   304e0:	bl	17cd8 <fputs@plt+0x68f0>
   304e4:	mov	r7, r0
   304e8:	mov	r0, r5
   304ec:	bl	13690 <fputs@plt+0x22a8>
   304f0:	add	r0, r0, #1
   304f4:	adds	r9, r9, r0
   304f8:	adc	sl, sl, r0, asr #31
   304fc:	cmp	r7, #0
   30500:	beq	3048c <fputs@plt+0x1f0a4>
   30504:	mov	r0, r8
   30508:	b	3053c <fputs@plt+0x1f154>
   3050c:	ldr	r6, [sp, #24]
   30510:	mov	r0, r6
   30514:	bl	24988 <fputs@plt+0x135a0>
   30518:	tst	r0, #1024	; 0x400
   3051c:	bne	30564 <fputs@plt+0x1f17c>
   30520:	mov	r0, r6
   30524:	mov	r1, #2
   30528:	bl	262f8 <fputs@plt+0x14f10>
   3052c:	cmp	r0, #0
   30530:	beq	30564 <fputs@plt+0x1f17c>
   30534:	mov	r7, r0
   30538:	mov	r0, r6
   3053c:	bl	30e48 <fputs@plt+0x1fa60>
   30540:	ldr	r0, [sp, #8]
   30544:	ldr	r5, [sp, #12]
   30548:	mov	r1, r5
   3054c:	mov	r2, #0
   30550:	bl	28e2c <fputs@plt+0x17a44>
   30554:	mov	r0, r4
   30558:	mov	r1, r5
   3055c:	bl	13ddc <fputs@plt+0x29f4>
   30560:	b	3062c <fputs@plt+0x1f244>
   30564:	mov	r5, #0
   30568:	b	30580 <fputs@plt+0x1f198>
   3056c:	bl	17e14 <fputs@plt+0x6a2c>
   30570:	mov	r7, r0
   30574:	add	r5, r5, #1
   30578:	cmp	r7, #0
   3057c:	bne	30638 <fputs@plt+0x1f250>
   30580:	ldr	r0, [r4, #20]
   30584:	cmp	r5, r0
   30588:	bge	305ac <fputs@plt+0x1f1c4>
   3058c:	ldr	r0, [r4, #16]
   30590:	add	r0, r0, r5, lsl #4
   30594:	ldr	r0, [r0, #4]
   30598:	cmp	r0, #0
   3059c:	ldr	r1, [sp, #12]
   305a0:	bne	3056c <fputs@plt+0x1f184>
   305a4:	mov	r7, #0
   305a8:	b	30574 <fputs@plt+0x1f18c>
   305ac:	mov	r0, r6
   305b0:	bl	30e48 <fputs@plt+0x1fa60>
   305b4:	ldr	r0, [sp, #8]
   305b8:	ldr	r5, [sp, #12]
   305bc:	mov	r1, r5
   305c0:	mov	r2, #1
   305c4:	bl	28e2c <fputs@plt+0x17a44>
   305c8:	mov	r7, r0
   305cc:	mov	r0, r4
   305d0:	mov	r1, r5
   305d4:	bl	13ddc <fputs@plt+0x29f4>
   305d8:	cmp	r7, #0
   305dc:	bne	3062c <fputs@plt+0x1f244>
   305e0:	bl	277c4 <fputs@plt+0x163dc>
   305e4:	ldr	r0, [r4, #20]
   305e8:	cmp	r0, #1
   305ec:	blt	3061c <fputs@plt+0x1f234>
   305f0:	mov	r5, #0
   305f4:	ldr	r0, [r4, #16]
   305f8:	add	r0, r0, r5, lsl #4
   305fc:	ldr	r0, [r0, #4]
   30600:	cmp	r0, #0
   30604:	movne	r1, #1
   30608:	blne	17d98 <fputs@plt+0x69b0>
   3060c:	ldr	r0, [r4, #20]
   30610:	add	r5, r5, #1
   30614:	cmp	r5, r0
   30618:	blt	305f4 <fputs@plt+0x1f20c>
   3061c:	bl	277e8 <fputs@plt+0x16400>
   30620:	mov	r0, r4
   30624:	bl	31040 <fputs@plt+0x1fc58>
   30628:	mov	r7, #0
   3062c:	mov	r0, r7
   30630:	sub	sp, fp, #28
   30634:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30638:	mov	r0, r6
   3063c:	bl	30e48 <fputs@plt+0x1fa60>
   30640:	mov	r0, r4
   30644:	ldr	r1, [sp, #12]
   30648:	bl	13ddc <fputs@plt+0x29f4>
   3064c:	b	3062c <fputs@plt+0x1f244>
   30650:	ldr	r1, [r0, #24]
   30654:	bic	r1, r1, #2
   30658:	str	r1, [r0, #24]
   3065c:	bx	lr
   30660:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30664:	add	fp, sp, #28
   30668:	sub	sp, sp, #4
   3066c:	mov	r8, r0
   30670:	mov	r6, r0
   30674:	ldr	r4, [r6], #152	; 0x98
   30678:	ldr	r0, [r4, #436]	; 0x1b4
   3067c:	mov	r7, #0
   30680:	cmp	r0, #0
   30684:	beq	307b4 <fputs@plt+0x1f3cc>
   30688:	ldr	r0, [r8, #104]	; 0x68
   3068c:	cmp	r0, #0
   30690:	beq	307b4 <fputs@plt+0x1f3cc>
   30694:	mov	r9, r1
   30698:	ldr	r1, [r4, #20]
   3069c:	sub	r5, r0, #1
   306a0:	cmp	r1, #0
   306a4:	ble	30744 <fputs@plt+0x1f35c>
   306a8:	str	r6, [sp]
   306ac:	mov	r7, #0
   306b0:	mov	sl, #0
   306b4:	b	306e0 <fputs@plt+0x1f2f8>
   306b8:	mov	r0, r6
   306bc:	mov	r1, #1
   306c0:	mov	r2, r5
   306c4:	bl	31130 <fputs@plt+0x1fd48>
   306c8:	cmp	r7, #0
   306cc:	moveq	r7, r0
   306d0:	ldr	r0, [r4, #20]
   306d4:	add	sl, sl, #1
   306d8:	cmp	sl, r0
   306dc:	bge	30718 <fputs@plt+0x1f330>
   306e0:	ldr	r0, [r4, #16]
   306e4:	add	r0, r0, sl, lsl #4
   306e8:	ldr	r6, [r0, #4]
   306ec:	cmp	r6, #0
   306f0:	beq	306d0 <fputs@plt+0x1f2e8>
   306f4:	cmp	r9, #2
   306f8:	bne	306b8 <fputs@plt+0x1f2d0>
   306fc:	mov	r0, r6
   30700:	mov	r1, #2
   30704:	mov	r2, r5
   30708:	bl	31130 <fputs@plt+0x1fd48>
   3070c:	cmp	r0, #0
   30710:	bne	306c8 <fputs@plt+0x1f2e0>
   30714:	b	306b8 <fputs@plt+0x1f2d0>
   30718:	ldr	r0, [r4, #436]	; 0x1b4
   3071c:	sub	r0, r0, #1
   30720:	str	r0, [r4, #436]	; 0x1b4
   30724:	mov	r0, #0
   30728:	str	r0, [r8, #104]	; 0x68
   3072c:	cmp	r7, #0
   30730:	ldr	r6, [sp]
   30734:	beq	30758 <fputs@plt+0x1f370>
   30738:	cmp	r9, #2
   3073c:	beq	30798 <fputs@plt+0x1f3b0>
   30740:	b	307b4 <fputs@plt+0x1f3cc>
   30744:	ldr	r0, [r4, #436]	; 0x1b4
   30748:	sub	r0, r0, #1
   3074c:	str	r0, [r4, #436]	; 0x1b4
   30750:	mov	r0, #0
   30754:	str	r0, [r8, #104]	; 0x68
   30758:	cmp	r9, #2
   3075c:	bne	3077c <fputs@plt+0x1f394>
   30760:	mov	r0, r4
   30764:	mov	r1, #2
   30768:	mov	r2, r5
   3076c:	bl	311c0 <fputs@plt+0x1fdd8>
   30770:	mov	r7, r0
   30774:	cmp	r0, #0
   30778:	bne	30798 <fputs@plt+0x1f3b0>
   3077c:	mov	r0, r4
   30780:	mov	r1, #1
   30784:	mov	r2, r5
   30788:	bl	311c0 <fputs@plt+0x1fdd8>
   3078c:	mov	r7, r0
   30790:	cmp	r9, #2
   30794:	bne	307b4 <fputs@plt+0x1f3cc>
   30798:	add	r0, r8, #160	; 0xa0
   3079c:	add	r1, r4, #440	; 0x1b8
   307a0:	add	r2, r4, #448	; 0x1c0
   307a4:	ldrd	r4, [r6]
   307a8:	strd	r4, [r1]
   307ac:	ldrd	r0, [r0]
   307b0:	strd	r0, [r2]
   307b4:	mov	r0, r7
   307b8:	sub	sp, fp, #28
   307bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   307c0:	str	r1, [r0, #84]	; 0x54
   307c4:	ldr	r2, [r0, #88]	; 0x58
   307c8:	add	r1, r2, r1
   307cc:	str	r1, [r0, #88]	; 0x58
   307d0:	bx	lr
   307d4:	push	{r4, r5, r6, sl, fp, lr}
   307d8:	add	fp, sp, #16
   307dc:	mov	r4, r0
   307e0:	ldr	r5, [r0]
   307e4:	mov	r0, r5
   307e8:	bl	30870 <fputs@plt+0x1f488>
   307ec:	ldr	r0, [r4, #20]
   307f0:	str	r0, [r5, #200]	; 0xc8
   307f4:	ldr	r0, [r4, #60]	; 0x3c
   307f8:	str	r0, [r5, #196]	; 0xc4
   307fc:	ldr	r0, [r4, #8]
   30800:	str	r0, [r5, #4]
   30804:	ldr	r0, [r4, #52]	; 0x34
   30808:	str	r0, [r5, #32]
   3080c:	ldr	r0, [r4, #16]
   30810:	str	r0, [r5, #8]
   30814:	ldr	r0, [r4, #56]	; 0x38
   30818:	str	r0, [r5, #28]
   3081c:	ldr	r0, [r4, #24]
   30820:	str	r0, [r5, #56]	; 0x38
   30824:	ldr	r0, [r4, #44]	; 0x2c
   30828:	str	r0, [r5, #36]	; 0x24
   3082c:	ldr	r0, [r5]
   30830:	ldrd	r2, [r4, #32]
   30834:	strd	r2, [r0, #32]
   30838:	ldr	r1, [r4, #72]	; 0x48
   3083c:	str	r1, [r5, #92]	; 0x5c
   30840:	ldr	r1, [r4, #76]	; 0x4c
   30844:	str	r1, [r0, #84]	; 0x54
   30848:	add	r1, r5, #204	; 0xcc
   3084c:	mov	r6, #0
   30850:	mvn	r2, #0
   30854:	mov	r3, #0
   30858:	bl	3095c <fputs@plt+0x1f574>
   3085c:	ldr	r0, [r4, #40]	; 0x28
   30860:	str	r0, [r5, #204]	; 0xcc
   30864:	str	r6, [r4, #40]	; 0x28
   30868:	ldr	r0, [r4, #48]	; 0x30
   3086c:	pop	{r4, r5, r6, sl, fp, pc}
   30870:	push	{r4, r5, r6, sl, fp, lr}
   30874:	add	fp, sp, #16
   30878:	mov	r4, r0
   3087c:	ldr	r0, [r0, #56]	; 0x38
   30880:	cmp	r0, #0
   30884:	beq	308d4 <fputs@plt+0x1f4ec>
   30888:	ldr	r0, [r4, #36]	; 0x24
   3088c:	cmp	r0, #1
   30890:	blt	308d4 <fputs@plt+0x1f4ec>
   30894:	mov	r5, #0
   30898:	mov	r6, #0
   3089c:	b	308b0 <fputs@plt+0x1f4c8>
   308a0:	ldr	r0, [r4, #36]	; 0x24
   308a4:	add	r6, r6, #1
   308a8:	cmp	r6, r0
   308ac:	bge	308d4 <fputs@plt+0x1f4ec>
   308b0:	ldr	r0, [r4, #56]	; 0x38
   308b4:	ldr	r1, [r0, r6, lsl #2]
   308b8:	cmp	r1, #0
   308bc:	beq	308a0 <fputs@plt+0x1f4b8>
   308c0:	mov	r0, r4
   308c4:	bl	309f8 <fputs@plt+0x1f610>
   308c8:	ldr	r0, [r4, #56]	; 0x38
   308cc:	str	r5, [r0, r6, lsl #2]
   308d0:	b	308a0 <fputs@plt+0x1f4b8>
   308d4:	pop	{r4, r5, r6, sl, fp, pc}
   308d8:	push	{r4, r5, r6, r7, fp, lr}
   308dc:	add	fp, sp, #16
   308e0:	mov	r4, r0
   308e4:	add	r5, r0, #80	; 0x50
   308e8:	ldr	r0, [r0, #68]	; 0x44
   308ec:	cmp	r0, #1
   308f0:	blt	30924 <fputs@plt+0x1f53c>
   308f4:	ldr	r0, [r4, #64]	; 0x40
   308f8:	add	r0, r0, r0, lsl #2
   308fc:	add	r0, r4, r0, lsl #3
   30900:	add	r6, r0, #80	; 0x50
   30904:	mov	r7, #0
   30908:	ldr	r1, [r6, r7, lsl #2]
   3090c:	ldr	r0, [r4]
   30910:	bl	309f8 <fputs@plt+0x1f610>
   30914:	add	r7, r7, #1
   30918:	ldr	r0, [r4, #68]	; 0x44
   3091c:	cmp	r7, r0
   30920:	blt	30908 <fputs@plt+0x1f520>
   30924:	ldr	r1, [r4, #64]	; 0x40
   30928:	mov	r0, r5
   3092c:	bl	2f694 <fputs@plt+0x1e2ac>
   30930:	ldr	r0, [r4]
   30934:	ldr	r0, [r0]
   30938:	add	r1, r4, #40	; 0x28
   3093c:	mvn	r2, #0
   30940:	mov	r3, #0
   30944:	bl	3095c <fputs@plt+0x1f574>
   30948:	ldr	r0, [r4]
   3094c:	ldr	r0, [r0]
   30950:	mov	r1, r4
   30954:	pop	{r4, r5, r6, r7, fp, lr}
   30958:	b	13ddc <fputs@plt+0x29f4>
   3095c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   30960:	add	fp, sp, #24
   30964:	ldr	r4, [r1]
   30968:	cmp	r4, #0
   3096c:	beq	309f4 <fputs@plt+0x1f60c>
   30970:	mov	r8, r3
   30974:	mov	r5, r2
   30978:	mov	r7, r1
   3097c:	mov	r6, r0
   30980:	mov	r9, #1
   30984:	cmp	r5, #0
   30988:	bpl	309b0 <fputs@plt+0x1f5c8>
   3098c:	b	309c8 <fputs@plt+0x1f5e0>
   30990:	tst	r8, r9, lsl r0
   30994:	beq	309c8 <fputs@plt+0x1f5e0>
   30998:	add	r7, r4, #16
   3099c:	ldr	r4, [r7]
   309a0:	cmp	r4, #0
   309a4:	beq	309f4 <fputs@plt+0x1f60c>
   309a8:	cmp	r5, #0
   309ac:	bmi	309c8 <fputs@plt+0x1f5e0>
   309b0:	ldr	r0, [r4]
   309b4:	cmp	r0, r5
   309b8:	bne	30998 <fputs@plt+0x1f5b0>
   309bc:	ldr	r0, [r4, #4]
   309c0:	cmp	r0, #31
   309c4:	ble	30990 <fputs@plt+0x1f5a8>
   309c8:	ldr	r1, [r4, #12]
   309cc:	cmp	r1, #0
   309d0:	beq	309dc <fputs@plt+0x1f5f4>
   309d4:	ldr	r0, [r4, #8]
   309d8:	blx	r1
   309dc:	ldr	r0, [r4, #16]
   309e0:	str	r0, [r7]
   309e4:	mov	r0, r6
   309e8:	mov	r1, r4
   309ec:	bl	13ddc <fputs@plt+0x29f4>
   309f0:	b	3099c <fputs@plt+0x1f5b4>
   309f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   309f8:	cmp	r1, #0
   309fc:	beq	30a24 <fputs@plt+0x1f63c>
   30a00:	ldrb	r2, [r1]
   30a04:	cmp	r2, #0
   30a08:	beq	30a28 <fputs@plt+0x1f640>
   30a0c:	cmp	r2, #2
   30a10:	beq	30a38 <fputs@plt+0x1f650>
   30a14:	cmp	r2, #1
   30a18:	bxne	lr
   30a1c:	ldr	r0, [r0]
   30a20:	b	30a5c <fputs@plt+0x1f674>
   30a24:	bx	lr
   30a28:	ldr	r0, [r1, #20]
   30a2c:	cmp	r0, #0
   30a30:	beq	30a54 <fputs@plt+0x1f66c>
   30a34:	b	30aa0 <fputs@plt+0x1f6b8>
   30a38:	ldr	r0, [r1, #16]
   30a3c:	ldr	r1, [r0]
   30a40:	ldm	r1, {r2, r3}
   30a44:	sub	r3, r3, #1
   30a48:	str	r3, [r1, #4]
   30a4c:	ldr	r1, [r2, #28]
   30a50:	bx	r1
   30a54:	ldr	r0, [r1, #16]
   30a58:	b	30b74 <fputs@plt+0x1f78c>
   30a5c:	push	{r4, r5, r6, sl, fp, lr}
   30a60:	add	fp, sp, #16
   30a64:	ldr	r5, [r1, #16]
   30a68:	cmp	r5, #0
   30a6c:	beq	30a9c <fputs@plt+0x1f6b4>
   30a70:	mov	r4, r1
   30a74:	mov	r6, r0
   30a78:	mov	r1, r5
   30a7c:	bl	30c20 <fputs@plt+0x1f838>
   30a80:	ldr	r0, [r5, #40]	; 0x28
   30a84:	bl	14294 <fputs@plt+0x2eac>
   30a88:	mov	r0, r6
   30a8c:	mov	r1, r5
   30a90:	bl	13ddc <fputs@plt+0x29f4>
   30a94:	mov	r0, #0
   30a98:	str	r0, [r4, #16]
   30a9c:	pop	{r4, r5, r6, sl, fp, pc}
   30aa0:	push	{r4, r5, r6, sl, fp, lr}
   30aa4:	add	fp, sp, #16
   30aa8:	mov	r4, r0
   30aac:	ldr	r5, [r0, #4]
   30ab0:	bl	17004 <fputs@plt+0x5c1c>
   30ab4:	ldr	r0, [r5, #8]
   30ab8:	cmp	r0, #0
   30abc:	beq	30adc <fputs@plt+0x1f6f4>
   30ac0:	ldr	r1, [r0]
   30ac4:	ldr	r6, [r0, #8]
   30ac8:	cmp	r1, r4
   30acc:	bleq	30b74 <fputs@plt+0x1f78c>
   30ad0:	cmp	r6, #0
   30ad4:	mov	r0, r6
   30ad8:	bne	30ac0 <fputs@plt+0x1f6d8>
   30adc:	mov	r0, r4
   30ae0:	mov	r1, #0
   30ae4:	mov	r2, #0
   30ae8:	bl	17f68 <fputs@plt+0x6b80>
   30aec:	ldrb	r0, [r4, #9]
   30af0:	cmp	r0, #0
   30af4:	beq	30b08 <fputs@plt+0x1f720>
   30af8:	mov	r0, r5
   30afc:	bl	30e64 <fputs@plt+0x1fa7c>
   30b00:	cmp	r0, #0
   30b04:	beq	30b48 <fputs@plt+0x1f760>
   30b08:	ldr	r0, [r5]
   30b0c:	bl	24858 <fputs@plt+0x13470>
   30b10:	ldr	r1, [r5, #52]	; 0x34
   30b14:	cmp	r1, #0
   30b18:	beq	30b2c <fputs@plt+0x1f744>
   30b1c:	ldr	r0, [r5, #48]	; 0x30
   30b20:	cmp	r0, #0
   30b24:	beq	30b2c <fputs@plt+0x1f744>
   30b28:	blx	r1
   30b2c:	ldr	r1, [r5, #48]	; 0x30
   30b30:	mov	r0, #0
   30b34:	bl	13ddc <fputs@plt+0x29f4>
   30b38:	mov	r0, r5
   30b3c:	bl	2c354 <fputs@plt+0x1af6c>
   30b40:	mov	r0, r5
   30b44:	bl	14294 <fputs@plt+0x2eac>
   30b48:	ldr	r0, [r4, #28]
   30b4c:	cmp	r0, #0
   30b50:	ldrne	r1, [r4, #24]
   30b54:	strne	r1, [r0, #24]
   30b58:	ldr	r0, [r4, #24]
   30b5c:	cmp	r0, #0
   30b60:	ldrne	r1, [r4, #28]
   30b64:	strne	r1, [r0, #28]
   30b68:	mov	r0, r4
   30b6c:	pop	{r4, r5, r6, sl, fp, lr}
   30b70:	b	14294 <fputs@plt+0x2eac>
   30b74:	push	{r4, r5, r6, sl, fp, lr}
   30b78:	add	fp, sp, #16
   30b7c:	mov	r4, r0
   30b80:	ldr	r0, [r0]
   30b84:	cmp	r0, #0
   30b88:	beq	30bc4 <fputs@plt+0x1f7dc>
   30b8c:	ldr	r5, [r4, #4]
   30b90:	bl	17004 <fputs@plt+0x5c1c>
   30b94:	mov	r0, r4
   30b98:	bl	2f670 <fputs@plt+0x1e288>
   30b9c:	ldr	r0, [r5, #8]
   30ba0:	cmp	r0, r4
   30ba4:	beq	30bc8 <fputs@plt+0x1f7e0>
   30ba8:	ldr	r1, [r0, #8]
   30bac:	cmp	r1, r4
   30bb0:	beq	30bd4 <fputs@plt+0x1f7ec>
   30bb4:	cmp	r1, #0
   30bb8:	mov	r0, r1
   30bbc:	bne	30ba8 <fputs@plt+0x1f7c0>
   30bc0:	b	30bdc <fputs@plt+0x1f7f4>
   30bc4:	pop	{r4, r5, r6, sl, fp, pc}
   30bc8:	ldr	r0, [r4, #8]
   30bcc:	str	r0, [r5, #8]
   30bd0:	b	30bdc <fputs@plt+0x1f7f4>
   30bd4:	ldr	r1, [r4, #8]
   30bd8:	str	r1, [r0, #8]
   30bdc:	ldrsb	r0, [r4, #68]	; 0x44
   30be0:	cmp	r0, #0
   30be4:	bmi	30c0c <fputs@plt+0x1f824>
   30be8:	mov	r6, #30
   30bec:	ldr	r0, [r4, r6, lsl #2]
   30bf0:	bl	2c348 <fputs@plt+0x1af60>
   30bf4:	add	r0, r6, #1
   30bf8:	ldrsb	r1, [r4, #68]	; 0x44
   30bfc:	sub	r2, r6, #30
   30c00:	cmp	r2, r1
   30c04:	mov	r6, r0
   30c08:	blt	30bec <fputs@plt+0x1f804>
   30c0c:	mov	r0, r5
   30c10:	bl	2bf00 <fputs@plt+0x1ab18>
   30c14:	ldr	r0, [r4, #12]
   30c18:	pop	{r4, r5, r6, sl, fp, lr}
   30c1c:	b	14294 <fputs@plt+0x2eac>
   30c20:	push	{r4, r5, r6, r7, fp, lr}
   30c24:	add	fp, sp, #16
   30c28:	mov	r4, r1
   30c2c:	mov	r5, r0
   30c30:	ldr	r0, [r1, #20]
   30c34:	bl	30cb4 <fputs@plt+0x1f8cc>
   30c38:	mov	r6, #0
   30c3c:	str	r6, [r4, #20]
   30c40:	ldrb	r0, [r4, #59]	; 0x3b
   30c44:	cmp	r0, #0
   30c48:	beq	30c70 <fputs@plt+0x1f888>
   30c4c:	add	r7, r4, #72	; 0x48
   30c50:	sub	r1, r7, #8
   30c54:	mov	r0, r5
   30c58:	bl	30d08 <fputs@plt+0x1f920>
   30c5c:	str	r4, [r7], #72	; 0x48
   30c60:	add	r6, r6, #1
   30c64:	ldrb	r0, [r4, #59]	; 0x3b
   30c68:	cmp	r6, r0
   30c6c:	bcc	30c50 <fputs@plt+0x1f868>
   30c70:	ldr	r0, [r4, #40]	; 0x28
   30c74:	cmp	r0, #0
   30c78:	bne	30c88 <fputs@plt+0x1f8a0>
   30c7c:	ldr	r1, [r4, #36]	; 0x24
   30c80:	mov	r0, #0
   30c84:	bl	30d78 <fputs@plt+0x1f990>
   30c88:	mov	r6, #0
   30c8c:	strb	r6, [r4, #56]	; 0x38
   30c90:	str	r6, [r4, #36]	; 0x24
   30c94:	str	r6, [r4, #44]	; 0x2c
   30c98:	str	r6, [r4, #48]	; 0x30
   30c9c:	str	r6, [r4, #8]
   30ca0:	ldr	r1, [r4, #32]
   30ca4:	mov	r0, r5
   30ca8:	bl	13ddc <fputs@plt+0x29f4>
   30cac:	str	r6, [r4, #32]
   30cb0:	pop	{r4, r5, r6, r7, fp, pc}
   30cb4:	push	{r4, r5, r6, sl, fp, lr}
   30cb8:	add	fp, sp, #16
   30cbc:	mov	r4, r0
   30cc0:	cmp	r0, #0
   30cc4:	beq	30cfc <fputs@plt+0x1f914>
   30cc8:	ldr	r0, [r4]
   30ccc:	cmp	r0, #1
   30cd0:	blt	30cfc <fputs@plt+0x1f914>
   30cd4:	mov	r5, #0
   30cd8:	mov	r6, #0
   30cdc:	ldr	r0, [r4, #12]
   30ce0:	add	r0, r0, r5
   30ce4:	bl	30da8 <fputs@plt+0x1f9c0>
   30ce8:	add	r5, r5, #56	; 0x38
   30cec:	add	r6, r6, #1
   30cf0:	ldr	r0, [r4]
   30cf4:	cmp	r6, r0
   30cf8:	blt	30cdc <fputs@plt+0x1f8f4>
   30cfc:	mov	r0, r4
   30d00:	pop	{r4, r5, r6, sl, fp, lr}
   30d04:	b	14294 <fputs@plt+0x2eac>
   30d08:	push	{r4, sl, fp, lr}
   30d0c:	add	fp, sp, #8
   30d10:	mov	r4, r1
   30d14:	ldr	r1, [r1, #12]
   30d18:	bl	13ddc <fputs@plt+0x29f4>
   30d1c:	ldr	r1, [r4, #16]
   30d20:	mov	r0, #0
   30d24:	bl	30d78 <fputs@plt+0x1f990>
   30d28:	ldr	r0, [r4, #40]	; 0x28
   30d2c:	cmp	r0, #0
   30d30:	blne	30e48 <fputs@plt+0x1fa60>
   30d34:	ldr	r0, [r4, #56]	; 0x38
   30d38:	cmp	r0, #0
   30d3c:	blne	30e48 <fputs@plt+0x1fa60>
   30d40:	mov	r0, #0
   30d44:	vmov.i32	q8, #0	; 0x00000000
   30d48:	str	r0, [r4, #64]	; 0x40
   30d4c:	mov	r1, #68	; 0x44
   30d50:	mov	r2, r4
   30d54:	vst1.64	{d16-d17}, [r2], r1
   30d58:	str	r0, [r2]
   30d5c:	add	r0, r4, #48	; 0x30
   30d60:	vst1.64	{d16-d17}, [r0]
   30d64:	add	r0, r4, #32
   30d68:	vst1.64	{d16-d17}, [r0]
   30d6c:	add	r0, r4, #16
   30d70:	vst1.64	{d16-d17}, [r0]
   30d74:	pop	{r4, sl, fp, pc}
   30d78:	push	{r4, r5, fp, lr}
   30d7c:	add	fp, sp, #8
   30d80:	cmp	r1, #0
   30d84:	popeq	{r4, r5, fp, pc}
   30d88:	mov	r4, r0
   30d8c:	ldr	r5, [r1, #4]
   30d90:	mov	r0, r4
   30d94:	bl	13ddc <fputs@plt+0x29f4>
   30d98:	cmp	r5, #0
   30d9c:	mov	r1, r5
   30da0:	bne	30d8c <fputs@plt+0x1f9a4>
   30da4:	pop	{r4, r5, fp, pc}
   30da8:	push	{r4, sl, fp, lr}
   30dac:	add	fp, sp, #8
   30db0:	sub	sp, sp, #8
   30db4:	mov	r4, r0
   30db8:	ldr	r0, [r0, #28]
   30dbc:	bl	14294 <fputs@plt+0x2eac>
   30dc0:	ldr	r0, [r4, #36]	; 0x24
   30dc4:	bl	14294 <fputs@plt+0x2eac>
   30dc8:	ldr	r1, [r4, #44]	; 0x2c
   30dcc:	cmp	r1, #0
   30dd0:	beq	30de8 <fputs@plt+0x1fa00>
   30dd4:	ldr	r0, [r4, #24]
   30dd8:	str	r1, [sp]
   30ddc:	mov	r2, #0
   30de0:	mov	r3, #0
   30de4:	bl	28e8c <fputs@plt+0x17aa4>
   30de8:	ldr	r0, [r4, #48]	; 0x30
   30dec:	bl	30e20 <fputs@plt+0x1fa38>
   30df0:	mov	r0, #0
   30df4:	vmov.i32	q8, #0	; 0x00000000
   30df8:	str	r0, [r4, #48]	; 0x30
   30dfc:	add	r1, r4, #32
   30e00:	vst1.64	{d16-d17}, [r1]
   30e04:	add	r1, r4, #16
   30e08:	vst1.64	{d16-d17}, [r1]
   30e0c:	mov	r1, #52	; 0x34
   30e10:	vst1.64	{d16-d17}, [r4], r1
   30e14:	str	r0, [r4]
   30e18:	sub	sp, fp, #8
   30e1c:	pop	{r4, sl, fp, pc}
   30e20:	cmp	r0, #0
   30e24:	bxeq	lr
   30e28:	push	{r4, sl, fp, lr}
   30e2c:	add	fp, sp, #8
   30e30:	mov	r4, r0
   30e34:	ldr	r0, [r0, #4]
   30e38:	bl	30cb4 <fputs@plt+0x1f8cc>
   30e3c:	mov	r0, r4
   30e40:	pop	{r4, sl, fp, lr}
   30e44:	b	14294 <fputs@plt+0x2eac>
   30e48:	push	{r4, sl, fp, lr}
   30e4c:	add	fp, sp, #8
   30e50:	mov	r4, r0
   30e54:	bl	24b28 <fputs@plt+0x13740>
   30e58:	mov	r0, r4
   30e5c:	pop	{r4, sl, fp, lr}
   30e60:	b	14294 <fputs@plt+0x2eac>
   30e64:	ldr	r1, [r0, #64]	; 0x40
   30e68:	subs	r1, r1, #1
   30e6c:	str	r1, [r0, #64]	; 0x40
   30e70:	mov	r1, #0
   30e74:	bgt	30eb0 <fputs@plt+0x1fac8>
   30e78:	movw	r1, #59884	; 0xe9ec
   30e7c:	movt	r1, #9
   30e80:	ldr	r3, [r1]
   30e84:	cmp	r3, r0
   30e88:	beq	30eb8 <fputs@plt+0x1fad0>
   30e8c:	mov	r1, #1
   30e90:	cmp	r3, #0
   30e94:	beq	30eb0 <fputs@plt+0x1fac8>
   30e98:	mov	r2, r3
   30e9c:	ldr	r3, [r3, #68]	; 0x44
   30ea0:	cmp	r3, r0
   30ea4:	bne	30e90 <fputs@plt+0x1faa8>
   30ea8:	ldr	r0, [r0, #68]	; 0x44
   30eac:	str	r0, [r2, #68]	; 0x44
   30eb0:	mov	r0, r1
   30eb4:	bx	lr
   30eb8:	ldr	r0, [r0, #68]	; 0x44
   30ebc:	str	r0, [r1]
   30ec0:	mov	r1, #1
   30ec4:	mov	r0, r1
   30ec8:	bx	lr
   30ecc:	mov	r1, #68	; 0x44
   30ed0:	b	30ed4 <fputs@plt+0x1faec>
   30ed4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   30ed8:	add	fp, sp, #24
   30edc:	ldr	r5, [r0, #340]	; 0x154
   30ee0:	cmp	r5, #0
   30ee4:	beq	30f60 <fputs@plt+0x1fb78>
   30ee8:	mov	r4, r0
   30eec:	mov	r8, #0
   30ef0:	str	r8, [r0, #340]	; 0x154
   30ef4:	ldr	r0, [r0, #316]	; 0x13c
   30ef8:	cmp	r0, #1
   30efc:	blt	30f50 <fputs@plt+0x1fb68>
   30f00:	mov	r9, r1
   30f04:	mov	r6, #0
   30f08:	b	30f28 <fputs@plt+0x1fb40>
   30f0c:	str	r8, [r7, #20]
   30f10:	mov	r0, r7
   30f14:	bl	2f91c <fputs@plt+0x1e534>
   30f18:	add	r6, r6, #1
   30f1c:	ldr	r0, [r4, #316]	; 0x13c
   30f20:	cmp	r6, r0
   30f24:	bge	30f50 <fputs@plt+0x1fb68>
   30f28:	ldr	r7, [r5, r6, lsl #2]
   30f2c:	ldr	r0, [r7, #8]
   30f30:	cmp	r0, #0
   30f34:	beq	30f0c <fputs@plt+0x1fb24>
   30f38:	ldr	r1, [r0]
   30f3c:	ldr	r1, [r1, r9]
   30f40:	cmp	r1, #0
   30f44:	beq	30f0c <fputs@plt+0x1fb24>
   30f48:	blx	r1
   30f4c:	b	30f0c <fputs@plt+0x1fb24>
   30f50:	mov	r0, r4
   30f54:	mov	r1, r5
   30f58:	bl	13ddc <fputs@plt+0x29f4>
   30f5c:	str	r8, [r4, #316]	; 0x13c
   30f60:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   30f64:	sub	sp, sp, #8
   30f68:	push	{r4, r5, fp, lr}
   30f6c:	add	fp, sp, #8
   30f70:	sub	sp, sp, #8
   30f74:	mov	r4, r1
   30f78:	mov	r5, r0
   30f7c:	str	r2, [fp, #8]
   30f80:	str	r3, [fp, #12]
   30f84:	ldr	r0, [r0]
   30f88:	ldr	r1, [r5, #44]	; 0x2c
   30f8c:	bl	13ddc <fputs@plt+0x29f4>
   30f90:	add	r2, fp, #8
   30f94:	str	r2, [sp, #4]
   30f98:	ldr	r0, [r5]
   30f9c:	mov	r1, r4
   30fa0:	bl	23904 <fputs@plt+0x1251c>
   30fa4:	str	r0, [r5, #44]	; 0x2c
   30fa8:	sub	sp, fp, #8
   30fac:	pop	{r4, r5, fp, lr}
   30fb0:	add	sp, sp, #8
   30fb4:	bx	lr
   30fb8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   30fbc:	add	fp, sp, #24
   30fc0:	mov	r8, r1
   30fc4:	mov	r4, r0
   30fc8:	ldr	r9, [r0, #340]	; 0x154
   30fcc:	mov	r5, #0
   30fd0:	str	r5, [r0, #340]	; 0x154
   30fd4:	b	30fe4 <fputs@plt+0x1fbfc>
   30fd8:	add	r5, r5, #1
   30fdc:	cmp	r6, #0
   30fe0:	bne	31034 <fputs@plt+0x1fc4c>
   30fe4:	ldr	r0, [r4, #316]	; 0x13c
   30fe8:	cmp	r5, r0
   30fec:	bge	31030 <fputs@plt+0x1fc48>
   30ff0:	ldr	r0, [r9, r5, lsl #2]
   30ff4:	ldr	r7, [r0, #8]
   30ff8:	mov	r6, #0
   30ffc:	cmp	r7, #0
   31000:	beq	30fd8 <fputs@plt+0x1fbf0>
   31004:	ldr	r0, [r7]
   31008:	ldr	r1, [r0, #60]	; 0x3c
   3100c:	cmp	r1, #0
   31010:	beq	30fd8 <fputs@plt+0x1fbf0>
   31014:	mov	r0, r7
   31018:	blx	r1
   3101c:	mov	r6, r0
   31020:	mov	r0, r8
   31024:	mov	r1, r7
   31028:	bl	310d8 <fputs@plt+0x1fcf0>
   3102c:	b	30fd8 <fputs@plt+0x1fbf0>
   31030:	mov	r6, #0
   31034:	str	r9, [r4, #340]	; 0x154
   31038:	mov	r0, r6
   3103c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   31040:	mov	r1, #64	; 0x40
   31044:	b	30ed4 <fputs@plt+0x1faec>
   31048:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3104c:	add	fp, sp, #24
   31050:	sub	sp, sp, #8
   31054:	mov	r6, r3
   31058:	mov	r8, r2
   3105c:	mov	r7, r1
   31060:	mov	r4, r0
   31064:	ldr	r0, [r0, #4]
   31068:	asr	r1, r0, #31
   3106c:	bl	16884 <fputs@plt+0x549c>
   31070:	cmp	r0, #0
   31074:	beq	310b0 <fputs@plt+0x1fcc8>
   31078:	mov	r5, r0
   3107c:	ldr	r0, [fp, #8]
   31080:	str	r0, [sp]
   31084:	mov	r0, r4
   31088:	mov	r1, r7
   3108c:	mov	r2, r5
   31090:	mov	r3, r6
   31094:	bl	24974 <fputs@plt+0x1358c>
   31098:	cmp	r0, #0
   3109c:	beq	310b8 <fputs@plt+0x1fcd0>
   310a0:	mov	r6, r0
   310a4:	mov	r0, r5
   310a8:	bl	14294 <fputs@plt+0x2eac>
   310ac:	b	310c0 <fputs@plt+0x1fcd8>
   310b0:	mov	r6, #7
   310b4:	b	310c0 <fputs@plt+0x1fcd8>
   310b8:	str	r5, [r8]
   310bc:	mov	r6, #0
   310c0:	mov	r0, r6
   310c4:	sub	sp, fp, #24
   310c8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   310cc:	ldr	r0, [r0, #4]
   310d0:	ldr	r0, [r0]
   310d4:	b	31128 <fputs@plt+0x1fd40>
   310d8:	push	{r4, r5, r6, sl, fp, lr}
   310dc:	add	fp, sp, #16
   310e0:	mov	r5, r0
   310e4:	ldr	r0, [r1, #8]
   310e8:	cmp	r0, #0
   310ec:	beq	31124 <fputs@plt+0x1fd3c>
   310f0:	mov	r4, r1
   310f4:	ldr	r6, [r5]
   310f8:	ldr	r1, [r5, #44]	; 0x2c
   310fc:	mov	r0, r6
   31100:	bl	13ddc <fputs@plt+0x29f4>
   31104:	ldr	r1, [r4, #8]
   31108:	mov	r0, r6
   3110c:	bl	19540 <fputs@plt+0x8158>
   31110:	str	r0, [r5, #44]	; 0x2c
   31114:	ldr	r0, [r4, #8]
   31118:	bl	14294 <fputs@plt+0x2eac>
   3111c:	mov	r0, #0
   31120:	str	r0, [r4, #8]
   31124:	pop	{r4, r5, r6, sl, fp, pc}
   31128:	ldr	r0, [r0, #180]	; 0xb4
   3112c:	bx	lr
   31130:	push	{r4, r5, r6, sl, fp, lr}
   31134:	add	fp, sp, #16
   31138:	mov	r6, r1
   3113c:	mov	r1, r0
   31140:	mov	r0, #0
   31144:	cmp	r1, #0
   31148:	beq	311bc <fputs@plt+0x1fdd4>
   3114c:	mov	r5, r2
   31150:	ldrb	r2, [r1, #8]
   31154:	cmp	r2, #2
   31158:	bne	311bc <fputs@plt+0x1fdd4>
   3115c:	ldr	r4, [r1, #4]
   31160:	mov	r0, r1
   31164:	bl	17004 <fputs@plt+0x5c1c>
   31168:	ldr	r0, [r4]
   3116c:	mov	r1, r6
   31170:	mov	r2, r5
   31174:	bl	29d34 <fputs@plt+0x1894c>
   31178:	cmp	r0, #0
   3117c:	popne	{r4, r5, r6, sl, fp, pc}
   31180:	cmn	r5, #1
   31184:	bgt	31198 <fputs@plt+0x1fdb0>
   31188:	ldrb	r0, [r4, #22]
   3118c:	tst	r0, #8
   31190:	movne	r0, #0
   31194:	strne	r0, [r4, #44]	; 0x2c
   31198:	mov	r0, r4
   3119c:	bl	2be08 <fputs@plt+0x1aa20>
   311a0:	mov	r5, r0
   311a4:	ldr	r0, [r4, #12]
   311a8:	ldr	r0, [r0, #56]	; 0x38
   311ac:	add	r0, r0, #28
   311b0:	bl	246f8 <fputs@plt+0x13310>
   311b4:	str	r0, [r4, #44]	; 0x2c
   311b8:	mov	r0, r5
   311bc:	pop	{r4, r5, r6, sl, fp, pc}
   311c0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   311c4:	add	fp, sp, #24
   311c8:	mov	r6, r0
   311cc:	ldr	r0, [r0, #340]	; 0x154
   311d0:	cmp	r0, #0
   311d4:	beq	3128c <fputs@plt+0x1fea4>
   311d8:	mov	r9, r2
   311dc:	mov	r5, r1
   311e0:	add	r8, r2, #1
   311e4:	mov	r7, #0
   311e8:	b	311f8 <fputs@plt+0x1fe10>
   311ec:	add	r7, r7, #1
   311f0:	cmp	r0, #0
   311f4:	bne	31290 <fputs@plt+0x1fea8>
   311f8:	ldr	r0, [r6, #316]	; 0x13c
   311fc:	cmp	r7, r0
   31200:	bge	3128c <fputs@plt+0x1fea4>
   31204:	ldr	r0, [r6, #340]	; 0x154
   31208:	ldr	r2, [r0, r7, lsl #2]
   3120c:	ldr	r1, [r2, #8]
   31210:	mov	r0, #0
   31214:	cmp	r1, #0
   31218:	beq	311ec <fputs@plt+0x1fe04>
   3121c:	ldr	r3, [r2, #4]
   31220:	ldr	r3, [r3]
   31224:	ldr	r4, [r3]
   31228:	cmp	r4, #2
   3122c:	blt	311ec <fputs@plt+0x1fe04>
   31230:	cmp	r5, #2
   31234:	beq	31254 <fputs@plt+0x1fe6c>
   31238:	cmp	r5, #0
   3123c:	bne	31264 <fputs@plt+0x1fe7c>
   31240:	ldr	r3, [r3, #80]	; 0x50
   31244:	str	r8, [r2, #20]
   31248:	cmp	r3, #0
   3124c:	bne	31270 <fputs@plt+0x1fe88>
   31250:	b	311ec <fputs@plt+0x1fe04>
   31254:	ldr	r3, [r3, #88]	; 0x58
   31258:	cmp	r3, #0
   3125c:	bne	31270 <fputs@plt+0x1fe88>
   31260:	b	311ec <fputs@plt+0x1fe04>
   31264:	ldr	r3, [r3, #84]	; 0x54
   31268:	cmp	r3, #0
   3126c:	beq	311ec <fputs@plt+0x1fe04>
   31270:	ldr	r2, [r2, #20]
   31274:	cmp	r2, r9
   31278:	ble	311ec <fputs@plt+0x1fe04>
   3127c:	mov	r0, r1
   31280:	mov	r1, r9
   31284:	blx	r3
   31288:	b	311ec <fputs@plt+0x1fe04>
   3128c:	mov	r0, #0
   31290:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   31294:	push	{r4, sl, fp, lr}
   31298:	add	fp, sp, #8
   3129c:	mov	r4, r0
   312a0:	ldrh	r0, [r0, #8]
   312a4:	movw	r1, #9312	; 0x2460
   312a8:	tst	r0, r1
   312ac:	movne	r0, r4
   312b0:	blne	312e0 <fputs@plt+0x1fef8>
   312b4:	ldr	r0, [r4, #24]
   312b8:	cmp	r0, #0
   312bc:	beq	312d4 <fputs@plt+0x1feec>
   312c0:	ldr	r1, [r4, #20]
   312c4:	ldr	r0, [r4, #32]
   312c8:	bl	13ddc <fputs@plt+0x29f4>
   312cc:	mov	r0, #0
   312d0:	str	r0, [r4, #24]
   312d4:	mov	r0, #0
   312d8:	str	r0, [r4, #16]
   312dc:	pop	{r4, sl, fp, pc}
   312e0:	push	{r4, sl, fp, lr}
   312e4:	add	fp, sp, #8
   312e8:	mov	r4, r0
   312ec:	ldrb	r0, [r0, #9]
   312f0:	tst	r0, #32
   312f4:	beq	31304 <fputs@plt+0x1ff1c>
   312f8:	ldr	r1, [r4]
   312fc:	mov	r0, r4
   31300:	bl	3135c <fputs@plt+0x1ff74>
   31304:	ldrh	r0, [r4, #8]
   31308:	tst	r0, #1024	; 0x400
   3130c:	bne	31338 <fputs@plt+0x1ff50>
   31310:	tst	r0, #32
   31314:	bne	31348 <fputs@plt+0x1ff60>
   31318:	tst	r0, #64	; 0x40
   3131c:	beq	31350 <fputs@plt+0x1ff68>
   31320:	ldr	r0, [r4]
   31324:	ldr	r1, [r0]
   31328:	ldr	r2, [r1, #180]	; 0xb4
   3132c:	str	r2, [r0, #4]
   31330:	str	r0, [r1, #180]	; 0xb4
   31334:	b	31350 <fputs@plt+0x1ff68>
   31338:	ldr	r0, [r4, #16]
   3133c:	ldr	r1, [r4, #36]	; 0x24
   31340:	blx	r1
   31344:	b	31350 <fputs@plt+0x1ff68>
   31348:	ldr	r0, [r4]
   3134c:	bl	31420 <fputs@plt+0x20038>
   31350:	mov	r0, #1
   31354:	strh	r0, [r4, #8]
   31358:	pop	{r4, sl, fp, pc}
   3135c:	push	{r4, r5, r6, r7, fp, lr}
   31360:	add	fp, sp, #16
   31364:	sub	sp, sp, #72	; 0x48
   31368:	mov	r4, r0
   3136c:	mov	r0, #0
   31370:	cmp	r1, #0
   31374:	beq	31418 <fputs@plt+0x20030>
   31378:	ldr	r2, [r1, #16]
   3137c:	cmp	r2, #0
   31380:	beq	31418 <fputs@plt+0x20030>
   31384:	add	r0, sp, #40	; 0x28
   31388:	vmov.i32	q8, #0	; 0x00000000
   3138c:	add	r3, r0, #12
   31390:	vst1.32	{d16-d17}, [r3]
   31394:	mov	r7, sp
   31398:	add	r6, r7, #16
   3139c:	vst1.64	{d16-d17}, [r6]
   313a0:	mov	r3, #36	; 0x24
   313a4:	mov	r5, r7
   313a8:	vst1.64	{d16-d17}, [r5], r3
   313ac:	mov	r3, #0
   313b0:	str	r3, [r5]
   313b4:	str	r3, [sp, #68]	; 0x44
   313b8:	str	r3, [sp, #32]
   313bc:	mov	r3, #1
   313c0:	strh	r3, [sp, #8]
   313c4:	ldr	r3, [r4, #32]
   313c8:	str	r4, [sp, #48]	; 0x30
   313cc:	str	r7, [sp, #40]	; 0x28
   313d0:	str	r1, [sp, #44]	; 0x2c
   313d4:	str	r3, [sp, #32]
   313d8:	blx	r2
   313dc:	ldr	r0, [r4, #24]
   313e0:	cmp	r0, #1
   313e4:	blt	313f4 <fputs@plt+0x2000c>
   313e8:	ldr	r1, [r4, #20]
   313ec:	ldr	r0, [r4, #32]
   313f0:	bl	13ddc <fputs@plt+0x29f4>
   313f4:	mov	r0, #32
   313f8:	vld1.64	{d16-d17}, [r7], r0
   313fc:	vld1.64	{d18-d19}, [r6]
   31400:	add	r1, r4, #16
   31404:	vldr	d20, [r7]
   31408:	vst1.64	{d18-d19}, [r1]
   3140c:	vst1.64	{d16-d17}, [r4], r0
   31410:	vstr	d20, [r4]
   31414:	ldr	r0, [sp, #60]	; 0x3c
   31418:	sub	sp, fp, #16
   3141c:	pop	{r4, r5, r6, r7, fp, pc}
   31420:	push	{r4, r5, fp, lr}
   31424:	add	fp, sp, #8
   31428:	mov	r4, r0
   3142c:	ldr	r1, [r0]
   31430:	cmp	r1, #0
   31434:	beq	31450 <fputs@plt+0x20068>
   31438:	ldr	r5, [r1]
   3143c:	ldr	r0, [r4, #4]
   31440:	bl	13ddc <fputs@plt+0x29f4>
   31444:	cmp	r5, #0
   31448:	mov	r1, r5
   3144c:	bne	31438 <fputs@plt+0x20050>
   31450:	mov	r0, #0
   31454:	str	r0, [r4]
   31458:	mov	r1, #65536	; 0x10000
   3145c:	str	r0, [r4, #20]
   31460:	str	r1, [r4, #24]
   31464:	str	r0, [r4, #8]
   31468:	str	r0, [r4, #12]
   3146c:	pop	{r4, r5, fp, pc}
   31470:	push	{r4, r5, r6, sl, fp, lr}
   31474:	add	fp, sp, #16
   31478:	mov	r5, r2
   3147c:	mov	r4, r0
   31480:	ldr	r0, [r0, #24]
   31484:	cmp	r0, r1
   31488:	bge	31514 <fputs@plt+0x2012c>
   3148c:	mov	r6, r1
   31490:	cmp	r1, #32
   31494:	movle	r6, #32
   31498:	cmp	r5, #0
   3149c:	beq	314d4 <fputs@plt+0x200ec>
   314a0:	cmp	r0, #1
   314a4:	blt	314e8 <fputs@plt+0x20100>
   314a8:	ldrd	r2, [r4, #16]
   314ac:	cmp	r2, r3
   314b0:	bne	314dc <fputs@plt+0x200f4>
   314b4:	ldr	r0, [r4, #32]
   314b8:	mov	r5, #0
   314bc:	mov	r1, r2
   314c0:	mov	r2, r6
   314c4:	mov	r3, #0
   314c8:	bl	31590 <fputs@plt+0x201a8>
   314cc:	str	r0, [r4, #16]
   314d0:	b	314f8 <fputs@plt+0x20110>
   314d4:	cmp	r0, #1
   314d8:	blt	314e8 <fputs@plt+0x20100>
   314dc:	ldr	r1, [r4, #20]
   314e0:	ldr	r0, [r4, #32]
   314e4:	bl	13ddc <fputs@plt+0x29f4>
   314e8:	ldr	r0, [r4, #32]
   314ec:	mov	r2, r6
   314f0:	mov	r3, #0
   314f4:	bl	1a918 <fputs@plt+0x9530>
   314f8:	str	r0, [r4, #20]
   314fc:	ldr	r1, [r4, #20]
   31500:	cmp	r1, #0
   31504:	beq	31574 <fputs@plt+0x2018c>
   31508:	ldr	r0, [r4, #32]
   3150c:	bl	20738 <fputs@plt+0xf350>
   31510:	str	r0, [r4, #24]
   31514:	cmp	r5, #0
   31518:	beq	3153c <fputs@plt+0x20154>
   3151c:	ldr	r1, [r4, #16]
   31520:	cmp	r1, #0
   31524:	beq	3153c <fputs@plt+0x20154>
   31528:	ldr	r0, [r4, #20]
   3152c:	cmp	r1, r0
   31530:	beq	3153c <fputs@plt+0x20154>
   31534:	ldr	r2, [r4, #12]
   31538:	bl	11244 <memcpy@plt>
   3153c:	ldrb	r0, [r4, #9]
   31540:	tst	r0, #4
   31544:	beq	31554 <fputs@plt+0x2016c>
   31548:	ldr	r0, [r4, #16]
   3154c:	ldr	r1, [r4, #36]	; 0x24
   31550:	blx	r1
   31554:	ldr	r0, [r4, #20]
   31558:	str	r0, [r4, #16]
   3155c:	ldrh	r0, [r4, #8]
   31560:	movw	r1, #58367	; 0xe3ff
   31564:	and	r0, r0, r1
   31568:	strh	r0, [r4, #8]
   3156c:	mov	r0, #0
   31570:	pop	{r4, r5, r6, sl, fp, pc}
   31574:	mov	r0, r4
   31578:	bl	18e70 <fputs@plt+0x7a88>
   3157c:	mov	r0, #0
   31580:	str	r0, [r4, #24]
   31584:	str	r0, [r4, #16]
   31588:	mov	r0, #7
   3158c:	pop	{r4, r5, r6, sl, fp, pc}
   31590:	push	{r4, r5, r6, sl, fp, lr}
   31594:	add	fp, sp, #16
   31598:	mov	r4, r1
   3159c:	mov	r5, r0
   315a0:	bl	20b40 <fputs@plt+0xf758>
   315a4:	mov	r6, r0
   315a8:	cmp	r0, #0
   315ac:	beq	315b8 <fputs@plt+0x201d0>
   315b0:	mov	r0, r6
   315b4:	pop	{r4, r5, r6, sl, fp, pc}
   315b8:	mov	r0, r5
   315bc:	mov	r1, r4
   315c0:	bl	13ddc <fputs@plt+0x29f4>
   315c4:	mov	r0, r6
   315c8:	pop	{r4, r5, r6, sl, fp, pc}
   315cc:	push	{r4, sl, fp, lr}
   315d0:	add	fp, sp, #8
   315d4:	mov	r4, r0
   315d8:	bl	315ec <fputs@plt+0x20204>
   315dc:	cmp	r0, #0
   315e0:	ldrne	r0, [r4, #12]
   315e4:	moveq	r0, #0
   315e8:	pop	{r4, sl, fp, pc}
   315ec:	push	{r4, r5, fp, lr}
   315f0:	add	fp, sp, #8
   315f4:	mov	r5, r1
   315f8:	mov	r4, r0
   315fc:	ldrh	r0, [r0, #8]
   31600:	tst	r0, #18
   31604:	beq	31668 <fputs@plt+0x20280>
   31608:	orr	r1, r0, #2
   3160c:	strh	r1, [r4, #8]
   31610:	tst	r0, #16384	; 0x4000
   31614:	movne	r0, r4
   31618:	blne	186a8 <fputs@plt+0x72c0>
   3161c:	and	r1, r5, #247	; 0xf7
   31620:	ldrb	r0, [r4, #10]
   31624:	cmp	r1, r0
   31628:	movne	r0, r4
   3162c:	blne	31690 <fputs@plt+0x202a8>
   31630:	tst	r5, #8
   31634:	beq	3165c <fputs@plt+0x20274>
   31638:	ldrb	r0, [r4, #16]
   3163c:	tst	r0, #1
   31640:	beq	3165c <fputs@plt+0x20274>
   31644:	mov	r0, r4
   31648:	bl	18a1c <fputs@plt+0x7634>
   3164c:	mov	r1, r0
   31650:	mov	r0, #0
   31654:	cmp	r1, #0
   31658:	popne	{r4, r5, fp, pc}
   3165c:	mov	r0, r4
   31660:	bl	316b8 <fputs@plt+0x202d0>
   31664:	b	31678 <fputs@plt+0x20290>
   31668:	mov	r0, r4
   3166c:	mov	r1, r5
   31670:	mov	r2, #0
   31674:	bl	316d0 <fputs@plt+0x202e8>
   31678:	ldrb	r1, [r4, #10]
   3167c:	and	r2, r5, #247	; 0xf7
   31680:	mov	r0, #0
   31684:	cmp	r1, r2
   31688:	ldreq	r0, [r4, #16]
   3168c:	pop	{r4, r5, fp, pc}
   31690:	ldrb	r2, [r0, #8]
   31694:	tst	r2, #2
   31698:	beq	316a8 <fputs@plt+0x202c0>
   3169c:	ldrb	r2, [r0, #10]
   316a0:	cmp	r2, r1
   316a4:	bne	316b0 <fputs@plt+0x202c8>
   316a8:	mov	r0, #0
   316ac:	bx	lr
   316b0:	uxtb	r1, r1
   316b4:	b	3178c <fputs@plt+0x203a4>
   316b8:	ldrh	r1, [r0, #8]
   316bc:	movw	r2, #514	; 0x202
   316c0:	and	r1, r1, r2
   316c4:	cmp	r1, #2
   316c8:	bxne	lr
   316cc:	b	31d00 <fputs@plt+0x20918>
   316d0:	push	{r4, r5, r6, r7, fp, lr}
   316d4:	add	fp, sp, #16
   316d8:	sub	sp, sp, #8
   316dc:	mov	r6, r2
   316e0:	mov	r4, r1
   316e4:	mov	r5, r0
   316e8:	ldrh	r7, [r0, #8]
   316ec:	mov	r1, #32
   316f0:	bl	31d60 <fputs@plt+0x20978>
   316f4:	mov	r1, r0
   316f8:	mov	r0, #7
   316fc:	cmp	r1, #0
   31700:	beq	3170c <fputs@plt+0x20324>
   31704:	sub	sp, fp, #16
   31708:	pop	{r4, r5, r6, r7, fp, pc}
   3170c:	ldr	r1, [r5, #16]
   31710:	tst	r7, #4
   31714:	bne	3172c <fputs@plt+0x20344>
   31718:	vldr	d16, [r5]
   3171c:	vstr	d16, [sp]
   31720:	movw	r2, #21335	; 0x5357
   31724:	movt	r2, #8
   31728:	b	3173c <fputs@plt+0x20354>
   3172c:	ldm	r5, {r0, r3}
   31730:	stm	sp, {r0, r3}
   31734:	movw	r2, #25721	; 0x6479
   31738:	movt	r2, #8
   3173c:	mov	r0, #32
   31740:	bl	15964 <fputs@plt+0x457c>
   31744:	ldr	r0, [r5, #16]
   31748:	bl	13690 <fputs@plt+0x22a8>
   3174c:	str	r0, [r5, #12]
   31750:	mov	r0, #1
   31754:	strb	r0, [r5, #10]
   31758:	ldrh	r0, [r5, #8]
   3175c:	movw	r1, #514	; 0x202
   31760:	orr	r0, r0, r1
   31764:	movw	r1, #65523	; 0xfff3
   31768:	cmp	r6, #0
   3176c:	andne	r0, r0, r1
   31770:	strh	r0, [r5, #8]
   31774:	mov	r0, r5
   31778:	mov	r1, r4
   3177c:	bl	31690 <fputs@plt+0x202a8>
   31780:	mov	r0, #0
   31784:	sub	sp, fp, #16
   31788:	pop	{r4, r5, r6, r7, fp, pc}
   3178c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31790:	add	fp, sp, #28
   31794:	sub	sp, sp, #12
   31798:	mov	r5, r1
   3179c:	mov	r4, r0
   317a0:	cmp	r1, #1
   317a4:	ldrbne	r0, [r4, #10]
   317a8:	cmpne	r0, #1
   317ac:	bne	317d0 <fputs@plt+0x203e8>
   317b0:	ldr	r6, [r4, #12]
   317b4:	cmp	r5, #1
   317b8:	bne	31824 <fputs@plt+0x2043c>
   317bc:	bic	r6, r6, #1
   317c0:	str	r6, [r4, #12]
   317c4:	mov	r0, #1
   317c8:	orr	r2, r0, r6, lsl #1
   317cc:	b	3182c <fputs@plt+0x20444>
   317d0:	mov	r0, r4
   317d4:	bl	18a1c <fputs@plt+0x7634>
   317d8:	mov	r7, #7
   317dc:	cmp	r0, #0
   317e0:	bne	31cf4 <fputs@plt+0x2090c>
   317e4:	ldr	r0, [r4, #12]
   317e8:	bic	r1, r0, #1
   317ec:	cmp	r1, #1
   317f0:	blt	31818 <fputs@plt+0x20430>
   317f4:	ldr	r0, [r4, #16]
   317f8:	add	r1, r0, r1
   317fc:	ldrb	r2, [r0]
   31800:	ldrb	r3, [r0, #1]
   31804:	strb	r2, [r0, #1]
   31808:	strb	r3, [r0]
   3180c:	add	r0, r0, #2
   31810:	cmp	r0, r1
   31814:	bcc	317fc <fputs@plt+0x20414>
   31818:	strb	r5, [r4, #10]
   3181c:	mov	r7, #0
   31820:	b	31cf4 <fputs@plt+0x2090c>
   31824:	mov	r0, #2
   31828:	add	r2, r0, r6, lsl #1
   3182c:	ldr	r7, [r4, #16]
   31830:	ldr	r0, [r4, #32]
   31834:	asr	r3, r2, #31
   31838:	bl	1a918 <fputs@plt+0x9530>
   3183c:	cmp	r0, #0
   31840:	beq	31978 <fputs@plt+0x20590>
   31844:	add	ip, r7, r6
   31848:	ldrb	r1, [r4, #10]
   3184c:	cmp	r1, #1
   31850:	str	r4, [sp, #8]
   31854:	str	r5, [sp, #4]
   31858:	beq	31980 <fputs@plt+0x20598>
   3185c:	cmp	r1, #2
   31860:	str	r0, [sp]
   31864:	bne	31a78 <fputs@plt+0x20690>
   31868:	cmp	r6, #1
   3186c:	mov	r8, r0
   31870:	blt	31b88 <fputs@plt+0x207a0>
   31874:	mov	r0, #240	; 0xf0
   31878:	mov	r2, #2
   3187c:	ldr	r8, [sp]
   31880:	b	31894 <fputs@plt+0x204ac>
   31884:	strb	sl, [r8], #1
   31888:	mov	r7, r6
   3188c:	cmp	r7, ip
   31890:	bcs	31b88 <fputs@plt+0x207a0>
   31894:	add	r6, r7, #2
   31898:	ldrb	sl, [r7]
   3189c:	ldrb	lr, [r7, #1]
   318a0:	orr	r9, sl, lr, lsl #8
   318a4:	cmp	r6, ip
   318a8:	bcs	31920 <fputs@plt+0x20538>
   318ac:	and	r1, lr, #248	; 0xf8
   318b0:	cmp	r1, #216	; 0xd8
   318b4:	bne	31920 <fputs@plt+0x20538>
   318b8:	mov	r1, #983040	; 0xf0000
   318bc:	and	r1, r1, r9, lsl #10
   318c0:	add	r1, r1, #65536	; 0x10000
   318c4:	orr	r6, r0, r1, lsr #18
   318c8:	ldrb	r4, [r7, #2]
   318cc:	ldrb	r5, [r7, #3]
   318d0:	strb	r6, [r8]
   318d4:	mov	r3, r4
   318d8:	bfi	r3, r2, #6, #26
   318dc:	strb	r3, [r8, #3]
   318e0:	and	r3, sl, #63	; 0x3f
   318e4:	orr	r1, r1, r3, lsl #10
   318e8:	lsr	r3, r1, #12
   318ec:	bfi	r3, r2, #6, #26
   318f0:	strb	r3, [r8, #1]
   318f4:	orr	r1, r1, r4
   318f8:	and	r3, r5, #3
   318fc:	orr	r1, r1, r3, lsl #8
   31900:	lsr	r1, r1, #6
   31904:	bfi	r1, r2, #6, #26
   31908:	strb	r1, [r8, #2]
   3190c:	add	r8, r8, #4
   31910:	add	r7, r7, #4
   31914:	cmp	r7, ip
   31918:	bcc	31894 <fputs@plt+0x204ac>
   3191c:	b	31b88 <fputs@plt+0x207a0>
   31920:	cmp	r9, #127	; 0x7f
   31924:	bls	31884 <fputs@plt+0x2049c>
   31928:	mov	r1, #0
   3192c:	bfi	sl, r2, #6, #26
   31930:	cmp	r1, r9, lsr #11
   31934:	bne	31954 <fputs@plt+0x2056c>
   31938:	strb	sl, [r8, #1]
   3193c:	lsr	r1, r9, #6
   31940:	mov	r3, #6
   31944:	bfi	r1, r3, #5, #27
   31948:	strb	r1, [r8]
   3194c:	add	r8, r8, #2
   31950:	b	31888 <fputs@plt+0x204a0>
   31954:	strb	sl, [r8, #2]
   31958:	mov	r1, #224	; 0xe0
   3195c:	orr	r1, r1, lr, lsr #4
   31960:	strb	r1, [r8]
   31964:	lsr	r1, r9, #6
   31968:	bfi	r1, r2, #6, #26
   3196c:	strb	r1, [r8, #1]
   31970:	add	r8, r8, #3
   31974:	b	31888 <fputs@plt+0x204a0>
   31978:	mov	r7, #7
   3197c:	b	31cf4 <fputs@plt+0x2090c>
   31980:	cmp	r5, #2
   31984:	bne	31b9c <fputs@plt+0x207b4>
   31988:	cmp	r6, #1
   3198c:	mov	r5, r0
   31990:	mov	r8, r0
   31994:	blt	31c94 <fputs@plt+0x208ac>
   31998:	movw	sl, #7040	; 0x1b80
   3199c:	movt	sl, #8
   319a0:	movw	r3, #32767	; 0x7fff
   319a4:	mov	r0, #0
   319a8:	mov	r9, #192	; 0xc0
   319ac:	mov	r8, r5
   319b0:	mov	r4, #54	; 0x36
   319b4:	b	319c8 <fputs@plt+0x205e0>
   319b8:	mov	lr, r2
   319bc:	strh	lr, [r8], #2
   319c0:	cmp	r7, ip
   319c4:	bcs	31c94 <fputs@plt+0x208ac>
   319c8:	ldrb	lr, [r7], #1
   319cc:	cmp	lr, #192	; 0xc0
   319d0:	bcc	319bc <fputs@plt+0x205d4>
   319d4:	add	r1, lr, sl
   319d8:	ldrb	r2, [r1, #-192]	; 0xffffff40
   319dc:	cmp	r7, ip
   319e0:	beq	31a08 <fputs@plt+0x20620>
   319e4:	ldrb	r1, [r7]
   319e8:	and	r6, r1, #192	; 0xc0
   319ec:	cmp	r6, #128	; 0x80
   319f0:	bne	31a08 <fputs@plt+0x20620>
   319f4:	and	r1, r1, #63	; 0x3f
   319f8:	orr	r2, r1, r2, lsl #6
   319fc:	add	r7, r7, #1
   31a00:	cmp	ip, r7
   31a04:	bne	319e4 <fputs@plt+0x205fc>
   31a08:	movw	lr, #65533	; 0xfffd
   31a0c:	cmp	r3, r2, lsr #1
   31a10:	beq	319bc <fputs@plt+0x205d4>
   31a14:	cmp	r2, #128	; 0x80
   31a18:	bcc	319bc <fputs@plt+0x205d4>
   31a1c:	mov	r1, r2
   31a20:	bfc	r1, #0, #11
   31a24:	cmp	r1, #55296	; 0xd800
   31a28:	beq	319bc <fputs@plt+0x205d4>
   31a2c:	cmp	r0, r2, lsr #16
   31a30:	beq	319b8 <fputs@plt+0x205d0>
   31a34:	strb	r2, [r8, #2]
   31a38:	lsr	r1, r2, #8
   31a3c:	mov	r6, #55	; 0x37
   31a40:	bfi	r1, r6, #2, #30
   31a44:	strb	r1, [r8, #3]
   31a48:	sub	r1, r2, #65536	; 0x10000
   31a4c:	lsr	r6, r1, #18
   31a50:	bfi	r6, r4, #2, #30
   31a54:	strb	r6, [r8, #1]
   31a58:	and	r1, r9, r1, lsr #10
   31a5c:	ubfx	r2, r2, #10, #6
   31a60:	orr	r1, r1, r2
   31a64:	strb	r1, [r8]
   31a68:	add	r8, r8, #4
   31a6c:	cmp	r7, ip
   31a70:	bcc	319c8 <fputs@plt+0x205e0>
   31a74:	b	31c94 <fputs@plt+0x208ac>
   31a78:	cmp	r6, #1
   31a7c:	mov	r8, r0
   31a80:	blt	31b88 <fputs@plt+0x207a0>
   31a84:	mov	r0, #240	; 0xf0
   31a88:	mov	r2, #2
   31a8c:	ldr	r8, [sp]
   31a90:	b	31aa4 <fputs@plt+0x206bc>
   31a94:	strb	sl, [r8], #1
   31a98:	mov	r7, r6
   31a9c:	cmp	r7, ip
   31aa0:	bcs	31b88 <fputs@plt+0x207a0>
   31aa4:	add	r6, r7, #2
   31aa8:	ldrb	lr, [r7]
   31aac:	ldrb	sl, [r7, #1]
   31ab0:	orr	r9, sl, lr, lsl #8
   31ab4:	cmp	r6, ip
   31ab8:	bcs	31b30 <fputs@plt+0x20748>
   31abc:	and	r1, lr, #248	; 0xf8
   31ac0:	cmp	r1, #216	; 0xd8
   31ac4:	bne	31b30 <fputs@plt+0x20748>
   31ac8:	mov	r1, #983040	; 0xf0000
   31acc:	and	r1, r1, r9, lsl #10
   31ad0:	add	r1, r1, #65536	; 0x10000
   31ad4:	orr	r6, r0, r1, lsr #18
   31ad8:	ldrb	r5, [r7, #2]
   31adc:	ldrb	r3, [r7, #3]
   31ae0:	strb	r6, [r8]
   31ae4:	mov	r4, r3
   31ae8:	bfi	r4, r2, #6, #26
   31aec:	strb	r4, [r8, #3]
   31af0:	and	r6, sl, #63	; 0x3f
   31af4:	orr	r1, r1, r6, lsl #10
   31af8:	lsr	r6, r1, #12
   31afc:	bfi	r6, r2, #6, #26
   31b00:	strb	r6, [r8, #1]
   31b04:	orr	r1, r1, r3
   31b08:	and	r3, r5, #3
   31b0c:	orr	r1, r1, r3, lsl #8
   31b10:	lsr	r1, r1, #6
   31b14:	bfi	r1, r2, #6, #26
   31b18:	strb	r1, [r8, #2]
   31b1c:	add	r8, r8, #4
   31b20:	add	r7, r7, #4
   31b24:	cmp	r7, ip
   31b28:	bcc	31aa4 <fputs@plt+0x206bc>
   31b2c:	b	31b88 <fputs@plt+0x207a0>
   31b30:	cmp	r9, #127	; 0x7f
   31b34:	bls	31a94 <fputs@plt+0x206ac>
   31b38:	mov	r1, #0
   31b3c:	bfi	sl, r2, #6, #26
   31b40:	cmp	r1, r9, lsr #11
   31b44:	bne	31b64 <fputs@plt+0x2077c>
   31b48:	strb	sl, [r8, #1]
   31b4c:	lsr	r1, r9, #6
   31b50:	mov	r3, #6
   31b54:	bfi	r1, r3, #5, #27
   31b58:	strb	r1, [r8]
   31b5c:	add	r8, r8, #2
   31b60:	b	31a98 <fputs@plt+0x206b0>
   31b64:	strb	sl, [r8, #2]
   31b68:	mov	r1, #224	; 0xe0
   31b6c:	orr	r1, r1, lr, lsr #4
   31b70:	strb	r1, [r8]
   31b74:	lsr	r1, r9, #6
   31b78:	bfi	r1, r2, #6, #26
   31b7c:	strb	r1, [r8, #1]
   31b80:	add	r8, r8, #3
   31b84:	b	31a98 <fputs@plt+0x206b0>
   31b88:	ldr	r6, [sp]
   31b8c:	sub	r0, r8, r6
   31b90:	ldr	r5, [sp, #8]
   31b94:	str	r0, [r5, #12]
   31b98:	b	31cac <fputs@plt+0x208c4>
   31b9c:	cmp	r6, #1
   31ba0:	mov	r5, r0
   31ba4:	mov	r8, r0
   31ba8:	blt	31c94 <fputs@plt+0x208ac>
   31bac:	movw	sl, #7040	; 0x1b80
   31bb0:	movt	sl, #8
   31bb4:	movw	r9, #32767	; 0x7fff
   31bb8:	mov	r0, #0
   31bbc:	mov	r8, r5
   31bc0:	b	31be8 <fputs@plt+0x20800>
   31bc4:	movw	r2, #65533	; 0xfffd
   31bc8:	lsr	r6, r2, #8
   31bcc:	mov	r1, r8
   31bd0:	strb	r6, [r1], #1
   31bd4:	mov	lr, #2
   31bd8:	strb	r2, [r1]
   31bdc:	add	r8, r8, lr
   31be0:	cmp	r7, ip
   31be4:	bcs	31c94 <fputs@plt+0x208ac>
   31be8:	ldrb	r2, [r7], #1
   31bec:	cmp	r2, #192	; 0xc0
   31bf0:	bcc	31bc8 <fputs@plt+0x207e0>
   31bf4:	add	r1, r2, sl
   31bf8:	ldrb	r2, [r1, #-192]	; 0xffffff40
   31bfc:	cmp	r7, ip
   31c00:	beq	31c28 <fputs@plt+0x20840>
   31c04:	ldrb	r1, [r7]
   31c08:	and	r6, r1, #192	; 0xc0
   31c0c:	cmp	r6, #128	; 0x80
   31c10:	bne	31c28 <fputs@plt+0x20840>
   31c14:	and	r1, r1, #63	; 0x3f
   31c18:	orr	r2, r1, r2, lsl #6
   31c1c:	add	r7, r7, #1
   31c20:	cmp	ip, r7
   31c24:	bne	31c04 <fputs@plt+0x2081c>
   31c28:	cmp	r9, r2, lsr #1
   31c2c:	beq	31bc4 <fputs@plt+0x207dc>
   31c30:	cmp	r2, #128	; 0x80
   31c34:	bcc	31bc4 <fputs@plt+0x207dc>
   31c38:	mov	r1, r2
   31c3c:	bfc	r1, #0, #11
   31c40:	cmp	r1, #55296	; 0xd800
   31c44:	beq	31bc4 <fputs@plt+0x207dc>
   31c48:	cmp	r0, r2, lsr #16
   31c4c:	beq	31bc8 <fputs@plt+0x207e0>
   31c50:	lsr	r1, r2, #8
   31c54:	mov	r3, #55	; 0x37
   31c58:	bfi	r1, r3, #2, #30
   31c5c:	strb	r1, [r8, #2]
   31c60:	sub	r1, r2, #65536	; 0x10000
   31c64:	mov	r3, #192	; 0xc0
   31c68:	and	r6, r3, r1, lsr #10
   31c6c:	ubfx	r3, r2, #10, #6
   31c70:	orr	r3, r6, r3
   31c74:	strb	r3, [r8, #1]
   31c78:	lsr	r1, r1, #18
   31c7c:	mov	r3, #54	; 0x36
   31c80:	bfi	r1, r3, #2, #30
   31c84:	strb	r1, [r8]
   31c88:	add	r1, r8, #3
   31c8c:	mov	lr, #4
   31c90:	b	31bd8 <fputs@plt+0x207f0>
   31c94:	mov	r6, r5
   31c98:	sub	r0, r8, r5
   31c9c:	ldr	r5, [sp, #8]
   31ca0:	str	r0, [r5, #12]
   31ca4:	mov	r0, #0
   31ca8:	strb	r0, [r8], #1
   31cac:	mov	r7, #0
   31cb0:	strb	r7, [r8]
   31cb4:	ldrh	r4, [r5, #8]
   31cb8:	mov	r0, r5
   31cbc:	bl	1862c <fputs@plt+0x7244>
   31cc0:	str	r6, [r5, #16]
   31cc4:	str	r6, [r5, #20]
   31cc8:	ldr	r0, [sp, #4]
   31ccc:	strb	r0, [r5, #10]
   31cd0:	movw	r0, #32797	; 0x801d
   31cd4:	and	r0, r4, r0
   31cd8:	movw	r1, #514	; 0x202
   31cdc:	orr	r0, r0, r1
   31ce0:	strh	r0, [r5, #8]
   31ce4:	ldr	r0, [r5, #32]
   31ce8:	mov	r1, r6
   31cec:	bl	20738 <fputs@plt+0xf350>
   31cf0:	str	r0, [r5, #24]
   31cf4:	mov	r0, r7
   31cf8:	sub	sp, fp, #28
   31cfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31d00:	push	{r4, sl, fp, lr}
   31d04:	add	fp, sp, #8
   31d08:	mov	r4, r0
   31d0c:	ldr	r0, [r0, #12]
   31d10:	add	r1, r0, #2
   31d14:	mov	r0, r4
   31d18:	mov	r2, #1
   31d1c:	bl	31470 <fputs@plt+0x20088>
   31d20:	mov	r1, r0
   31d24:	mov	r0, #7
   31d28:	cmp	r1, #0
   31d2c:	popne	{r4, sl, fp, pc}
   31d30:	ldr	r1, [r4, #12]
   31d34:	ldr	r2, [r4, #16]
   31d38:	mov	r0, #0
   31d3c:	strb	r0, [r2, r1]
   31d40:	ldr	r1, [r4, #12]
   31d44:	ldr	r2, [r4, #16]
   31d48:	add	r1, r1, r2
   31d4c:	strb	r0, [r1, #1]
   31d50:	ldrh	r1, [r4, #8]
   31d54:	orr	r1, r1, #512	; 0x200
   31d58:	strh	r1, [r4, #8]
   31d5c:	pop	{r4, sl, fp, pc}
   31d60:	ldr	r2, [r0, #24]
   31d64:	cmp	r2, r1
   31d68:	bge	31d74 <fputs@plt+0x2098c>
   31d6c:	mov	r2, #0
   31d70:	b	31470 <fputs@plt+0x20088>
   31d74:	ldr	r1, [r0, #20]
   31d78:	str	r1, [r0, #16]
   31d7c:	ldrh	r1, [r0, #8]
   31d80:	and	r1, r1, #13
   31d84:	strh	r1, [r0, #8]
   31d88:	mov	r0, #0
   31d8c:	bx	lr
   31d90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31d94:	add	fp, sp, #28
   31d98:	sub	sp, sp, #4
   31d9c:	vpush	{d8}
   31da0:	sub	sp, sp, #24
   31da4:	mov	r7, #0
   31da8:	str	r7, [r1]
   31dac:	str	r7, [r1, #4]
   31db0:	cmp	r3, #1
   31db4:	bne	31dd4 <fputs@plt+0x209ec>
   31db8:	add	sl, r0, r2
   31dbc:	mov	r8, #1
   31dc0:	mov	r4, r0
   31dc4:	mov	r6, #1
   31dc8:	cmp	r4, sl
   31dcc:	bcc	31e24 <fputs@plt+0x20a3c>
   31dd0:	b	31e48 <fputs@plt+0x20a60>
   31dd4:	rsb	r5, r3, #3
   31dd8:	mov	r6, #1
   31ddc:	cmp	r5, r2
   31de0:	bge	31e04 <fputs@plt+0x20a1c>
   31de4:	ldrb	r7, [r0, r5]
   31de8:	cmp	r7, #0
   31dec:	bne	31e00 <fputs@plt+0x20a18>
   31df0:	add	r5, r5, #2
   31df4:	cmp	r5, r2
   31df8:	blt	31de4 <fputs@plt+0x209fc>
   31dfc:	b	31e04 <fputs@plt+0x20a1c>
   31e00:	mov	r6, #0
   31e04:	and	r2, r3, #1
   31e08:	add	r4, r0, r2
   31e0c:	add	r0, r0, r5
   31e10:	add	r0, r0, r3
   31e14:	sub	sl, r0, #3
   31e18:	mov	r8, #2
   31e1c:	cmp	r4, sl
   31e20:	bcs	31e48 <fputs@plt+0x20a60>
   31e24:	movw	r9, #6044	; 0x179c
   31e28:	movt	r9, #8
   31e2c:	ldrb	r0, [r4]
   31e30:	ldrb	r0, [r9, r0]
   31e34:	tst	r0, #1
   31e38:	beq	31e50 <fputs@plt+0x20a68>
   31e3c:	add	r4, r4, r8
   31e40:	cmp	r4, sl
   31e44:	bcc	31e2c <fputs@plt+0x20a44>
   31e48:	mov	r0, #0
   31e4c:	b	32380 <fputs@plt+0x20f98>
   31e50:	ldrb	r0, [r4]
   31e54:	cmp	r0, #43	; 0x2b
   31e58:	beq	31e70 <fputs@plt+0x20a88>
   31e5c:	cmp	r0, #45	; 0x2d
   31e60:	bne	31e74 <fputs@plt+0x20a8c>
   31e64:	add	r4, r4, r8
   31e68:	mvn	r0, #0
   31e6c:	b	31e78 <fputs@plt+0x20a90>
   31e70:	add	r4, r4, r8
   31e74:	mov	r0, #1
   31e78:	add	r2, sp, #12
   31e7c:	stm	r2, {r0, r1, r6}
   31e80:	mov	r6, #0
   31e84:	mov	r5, #0
   31e88:	cmp	r4, sl
   31e8c:	bcs	31eac <fputs@plt+0x20ac4>
   31e90:	ldrb	r0, [r4]
   31e94:	cmp	r0, #48	; 0x30
   31e98:	bne	31eac <fputs@plt+0x20ac4>
   31e9c:	add	r4, r4, r8
   31ea0:	add	r5, r5, #1
   31ea4:	cmp	r4, sl
   31ea8:	bcc	31e90 <fputs@plt+0x20aa8>
   31eac:	cmp	r4, sl
   31eb0:	bcs	31f14 <fputs@plt+0x20b2c>
   31eb4:	mov	r6, #0
   31eb8:	movw	ip, #52428	; 0xcccc
   31ebc:	movt	ip, #3276	; 0xccc
   31ec0:	movw	r3, #52427	; 0xcccb
   31ec4:	movt	r3, #52428	; 0xcccc
   31ec8:	mov	lr, #10
   31ecc:	mov	r7, #0
   31ed0:	subs	r2, r6, r3
   31ed4:	sbcs	r2, r7, ip
   31ed8:	bge	31f18 <fputs@plt+0x20b30>
   31edc:	ldrb	r2, [r4]
   31ee0:	sub	r2, r2, #48	; 0x30
   31ee4:	cmp	r2, #9
   31ee8:	bhi	31f18 <fputs@plt+0x20b30>
   31eec:	umull	r6, r0, r6, lr
   31ef0:	add	r7, r7, r7, lsl #2
   31ef4:	add	r0, r0, r7, lsl #1
   31ef8:	adds	r6, r6, r2
   31efc:	adc	r7, r0, r2, asr #31
   31f00:	add	r4, r4, r8
   31f04:	add	r5, r5, #1
   31f08:	cmp	r4, sl
   31f0c:	bcc	31ed0 <fputs@plt+0x20ae8>
   31f10:	b	31f18 <fputs@plt+0x20b30>
   31f14:	mov	r7, #0
   31f18:	mov	r3, #1
   31f1c:	mov	r2, #0
   31f20:	cmp	r4, sl
   31f24:	bcs	31f50 <fputs@plt+0x20b68>
   31f28:	mov	r2, #0
   31f2c:	ldrb	r0, [r4]
   31f30:	sub	r0, r0, #48	; 0x30
   31f34:	cmp	r0, #9
   31f38:	bhi	32000 <fputs@plt+0x20c18>
   31f3c:	add	r4, r4, r8
   31f40:	add	r2, r2, #1
   31f44:	cmp	r4, sl
   31f48:	bcc	31f2c <fputs@plt+0x20b44>
   31f4c:	add	r5, r5, r2
   31f50:	mov	r1, #0
   31f54:	mov	ip, #1
   31f58:	mla	r8, r1, r3, r2
   31f5c:	cmp	r8, #0
   31f60:	mov	r9, r8
   31f64:	rsbmi	r9, r8, #0
   31f68:	orrs	r0, r6, r7
   31f6c:	beq	31fdc <fputs@plt+0x20bf4>
   31f70:	str	ip, [sp, #8]
   31f74:	cmp	r8, #0
   31f78:	str	r8, [sp, #4]
   31f7c:	bmi	32154 <fputs@plt+0x20d6c>
   31f80:	movw	ip, #52427	; 0xcccb
   31f84:	movt	ip, #52428	; 0xcccc
   31f88:	add	r2, ip, #1
   31f8c:	movw	r1, #52428	; 0xcccc
   31f90:	movt	r1, #3276	; 0xccc
   31f94:	subs	r2, r6, r2
   31f98:	sbcs	r2, r7, r1
   31f9c:	bge	321b8 <fputs@plt+0x20dd0>
   31fa0:	cmp	r9, #1
   31fa4:	blt	321b8 <fputs@plt+0x20dd0>
   31fa8:	mov	r2, #10
   31fac:	umull	r6, r3, r6, r2
   31fb0:	add	r7, r7, r7, lsl #2
   31fb4:	add	r7, r3, r7, lsl #1
   31fb8:	adds	r3, ip, #1
   31fbc:	adc	r0, r1, #0
   31fc0:	sub	r8, r8, #1
   31fc4:	subs	r3, r6, r3
   31fc8:	sbcs	r0, r7, r0
   31fcc:	bge	321b8 <fputs@plt+0x20dd0>
   31fd0:	cmp	r8, #0
   31fd4:	bgt	31fac <fputs@plt+0x20bc4>
   31fd8:	b	321b8 <fputs@plt+0x20dd0>
   31fdc:	add	r0, pc, #1012	; 0x3f4
   31fe0:	cmp	r5, #0
   31fe4:	addne	r0, r0, #8
   31fe8:	vldr	d16, [r0]
   31fec:	vmov.i32	d17, #0	; 0x00000000
   31ff0:	ldr	r0, [sp, #12]
   31ff4:	cmp	r0, #0
   31ff8:	vselge.f64	d16, d17, d16
   31ffc:	b	32358 <fputs@plt+0x20f70>
   32000:	add	r5, r5, r2
   32004:	ldrb	r0, [r4]
   32008:	cmp	r0, #46	; 0x2e
   3200c:	bne	320a0 <fputs@plt+0x20cb8>
   32010:	add	r4, r4, r8
   32014:	cmp	r4, sl
   32018:	bcs	32074 <fputs@plt+0x20c8c>
   3201c:	movw	lr, #52428	; 0xcccc
   32020:	movt	lr, #3276	; 0xccc
   32024:	movw	r3, #52427	; 0xcccb
   32028:	movt	r3, #52428	; 0xcccc
   3202c:	mov	r1, #10
   32030:	subs	r0, r6, r3
   32034:	sbcs	r0, r7, lr
   32038:	bge	32074 <fputs@plt+0x20c8c>
   3203c:	ldrb	r0, [r4]
   32040:	sub	r0, r0, #48	; 0x30
   32044:	cmp	r0, #9
   32048:	bhi	32074 <fputs@plt+0x20c8c>
   3204c:	umull	r6, ip, r6, r1
   32050:	add	r7, r7, r7, lsl #2
   32054:	add	r7, ip, r7, lsl #1
   32058:	adds	r6, r6, r0
   3205c:	adc	r7, r7, r0, asr #31
   32060:	add	r4, r4, r8
   32064:	sub	r2, r2, #1
   32068:	add	r5, r5, #1
   3206c:	cmp	r4, sl
   32070:	bcc	32030 <fputs@plt+0x20c48>
   32074:	mov	r3, #1
   32078:	cmp	r4, sl
   3207c:	bcs	320a0 <fputs@plt+0x20cb8>
   32080:	ldrb	r0, [r4]
   32084:	sub	r0, r0, #48	; 0x30
   32088:	cmp	r0, #9
   3208c:	bhi	320a0 <fputs@plt+0x20cb8>
   32090:	add	r4, r4, r8
   32094:	add	r5, r5, #1
   32098:	cmp	r4, sl
   3209c:	bcc	32080 <fputs@plt+0x20c98>
   320a0:	mov	r1, #0
   320a4:	cmp	r4, sl
   320a8:	bcs	31f54 <fputs@plt+0x20b6c>
   320ac:	ldrb	r0, [r4]
   320b0:	orr	r0, r0, #32
   320b4:	cmp	r0, #101	; 0x65
   320b8:	bne	32334 <fputs@plt+0x20f4c>
   320bc:	add	r4, r4, r8
   320c0:	mov	r1, #0
   320c4:	mov	r3, #1
   320c8:	cmp	r4, sl
   320cc:	bcs	3239c <fputs@plt+0x20fb4>
   320d0:	ldrb	r0, [r4]
   320d4:	mov	r3, #1
   320d8:	cmp	r0, #43	; 0x2b
   320dc:	beq	32390 <fputs@plt+0x20fa8>
   320e0:	cmp	r0, #45	; 0x2d
   320e4:	addeq	r4, r4, r8
   320e8:	mvneq	r3, #0
   320ec:	cmp	r4, sl
   320f0:	bcs	3239c <fputs@plt+0x20fb4>
   320f4:	ldrb	r0, [r4]
   320f8:	sub	r0, r0, #48	; 0x30
   320fc:	mov	r1, #0
   32100:	cmp	r0, #9
   32104:	bhi	323a4 <fputs@plt+0x20fbc>
   32108:	str	r3, [sp, #8]
   3210c:	add	r3, r4, r8
   32110:	mov	r1, #0
   32114:	movw	lr, #10000	; 0x2710
   32118:	mov	ip, #1
   3211c:	mov	r4, r3
   32120:	add	r3, r1, r1, lsl #2
   32124:	cmp	r1, lr
   32128:	movw	r1, #10000	; 0x2710
   3212c:	addlt	r1, r0, r3, lsl #1
   32130:	cmp	r4, sl
   32134:	bcs	3214c <fputs@plt+0x20d64>
   32138:	mov	r3, r4
   3213c:	ldrb	r0, [r3], r8
   32140:	sub	r0, r0, #48	; 0x30
   32144:	cmp	r0, #9
   32148:	bls	3211c <fputs@plt+0x20d34>
   3214c:	ldr	r3, [sp, #8]
   32150:	b	323a8 <fputs@plt+0x20fc0>
   32154:	rsb	r8, r8, #0
   32158:	mov	r0, r6
   3215c:	mov	r1, r7
   32160:	mov	r2, #10
   32164:	mov	r3, #0
   32168:	bl	7e668 <fputs@plt+0x6d280>
   3216c:	orrs	r0, r2, r3
   32170:	bne	321b8 <fputs@plt+0x20dd0>
   32174:	cmp	r9, #1
   32178:	blt	321b8 <fputs@plt+0x20dd0>
   3217c:	mov	r0, r6
   32180:	mov	r1, r7
   32184:	mov	r2, #10
   32188:	mov	r3, #0
   3218c:	bl	7e668 <fputs@plt+0x6d280>
   32190:	mov	r6, r0
   32194:	mov	r7, r1
   32198:	mov	r2, #10
   3219c:	mov	r3, #0
   321a0:	bl	7e668 <fputs@plt+0x6d280>
   321a4:	orrs	r0, r2, r3
   321a8:	sub	r8, r8, #1
   321ac:	bne	321b8 <fputs@plt+0x20dd0>
   321b0:	cmp	r8, #0
   321b4:	bgt	3217c <fputs@plt+0x20d94>
   321b8:	rsbs	r0, r6, #0
   321bc:	rsc	r1, r7, #0
   321c0:	ldr	r2, [sp, #12]
   321c4:	cmp	r2, #0
   321c8:	movpl	r0, r6
   321cc:	movpl	r1, r7
   321d0:	cmp	r8, #0
   321d4:	beq	32248 <fputs@plt+0x20e60>
   321d8:	sub	r2, r8, #308	; 0x134
   321dc:	cmp	r2, #33	; 0x21
   321e0:	bhi	32254 <fputs@plt+0x20e6c>
   321e4:	uxth	r2, r8
   321e8:	movw	r3, #14469	; 0x3885
   321ec:	movt	r3, #16171	; 0x3f2b
   321f0:	mul	r2, r2, r3
   321f4:	ror	r2, r2, #2
   321f8:	movw	r3, #51068	; 0xc77c
   321fc:	movt	r3, #212	; 0xd4
   32200:	vmov.f64	d8, #112	; 0x3f800000  1.0
   32204:	cmp	r2, r3
   32208:	bcc	32304 <fputs@plt+0x20f1c>
   3220c:	sub	r2, r8, #1
   32210:	movw	ip, #57025	; 0xdec1
   32214:	movt	ip, #13617	; 0x3531
   32218:	vmov.f64	d16, #36	; 0x41200000  10.0
   3221c:	mov	r7, #308	; 0x134
   32220:	ldr	r8, [sp, #4]
   32224:	smmul	r6, r2, ip
   32228:	asr	r3, r6, #6
   3222c:	add	r3, r3, r6, lsr #31
   32230:	vmul.f64	d8, d8, d16
   32234:	mls	r3, r3, r7, r2
   32238:	sub	r2, r2, #1
   3223c:	cmp	r3, #0
   32240:	bne	32224 <fputs@plt+0x20e3c>
   32244:	b	32308 <fputs@plt+0x20f20>
   32248:	bl	7e608 <fputs@plt+0x6d220>
   3224c:	vmov	d16, r0, r1
   32250:	b	32354 <fputs@plt+0x20f6c>
   32254:	movw	r2, #341	; 0x155
   32258:	cmp	r8, r2
   3225c:	ble	32280 <fputs@plt+0x20e98>
   32260:	bl	7e608 <fputs@plt+0x6d220>
   32264:	vmov	d16, r0, r1
   32268:	ldr	r0, [sp, #4]
   3226c:	cmn	r0, #1
   32270:	ble	32344 <fputs@plt+0x20f5c>
   32274:	vldr	d17, [pc, #372]	; 323f0 <fputs@plt+0x21008>
   32278:	vmul.f64	d16, d16, d17
   3227c:	b	32354 <fputs@plt+0x20f6c>
   32280:	movw	r2, #41705	; 0xa2e9
   32284:	movt	r2, #11915	; 0x2e8b
   32288:	smmul	r3, r8, r2
   3228c:	asr	r7, r3, #2
   32290:	add	r7, r7, r3, lsr #31
   32294:	mov	r3, #22
   32298:	mls	r7, r7, r3, r8
   3229c:	vmov.f64	d8, #112	; 0x3f800000  1.0
   322a0:	cmp	r7, #0
   322a4:	beq	322cc <fputs@plt+0x20ee4>
   322a8:	vmov.f64	d16, #36	; 0x41200000  10.0
   322ac:	sub	r8, r8, #1
   322b0:	smmul	r7, r8, r2
   322b4:	asr	r6, r7, #2
   322b8:	add	r7, r6, r7, lsr #31
   322bc:	vmul.f64	d8, d8, d16
   322c0:	mls	r7, r7, r3, r8
   322c4:	cmp	r7, #0
   322c8:	bne	322ac <fputs@plt+0x20ec4>
   322cc:	cmp	r8, #1
   322d0:	blt	322e8 <fputs@plt+0x20f00>
   322d4:	vldr	d16, [pc, #268]	; 323e8 <fputs@plt+0x21000>
   322d8:	sub	r8, r8, #22
   322dc:	vmul.f64	d8, d8, d16
   322e0:	cmp	r8, #0
   322e4:	bgt	322d8 <fputs@plt+0x20ef0>
   322e8:	bl	7e608 <fputs@plt+0x6d220>
   322ec:	vmov	d16, r0, r1
   322f0:	ldr	r0, [sp, #4]
   322f4:	cmn	r0, #1
   322f8:	ble	32350 <fputs@plt+0x20f68>
   322fc:	vmul.f64	d16, d8, d16
   32300:	b	32354 <fputs@plt+0x20f6c>
   32304:	ldr	r8, [sp, #4]
   32308:	bl	7e608 <fputs@plt+0x6d220>
   3230c:	vmov	d16, r0, r1
   32310:	vldr	d17, [pc, #224]	; 323f8 <fputs@plt+0x21010>
   32314:	cmn	r8, #1
   32318:	ble	32328 <fputs@plt+0x20f40>
   3231c:	vmul.f64	d16, d8, d16
   32320:	vmul.f64	d16, d16, d17
   32324:	b	32354 <fputs@plt+0x20f6c>
   32328:	vdiv.f64	d16, d16, d8
   3232c:	vdiv.f64	d16, d16, d17
   32330:	b	32354 <fputs@plt+0x20f6c>
   32334:	mov	r1, #0
   32338:	mov	r3, #1
   3233c:	mov	ip, #1
   32340:	b	323a8 <fputs@plt+0x20fc0>
   32344:	vmov.i32	d17, #0	; 0x00000000
   32348:	vmul.f64	d16, d16, d17
   3234c:	b	32354 <fputs@plt+0x20f6c>
   32350:	vdiv.f64	d16, d16, d8
   32354:	ldr	ip, [sp, #8]
   32358:	ldr	r0, [sp, #16]
   3235c:	vstr	d16, [r0]
   32360:	mov	r1, #0
   32364:	cmp	r5, #0
   32368:	ldr	r0, [sp, #20]
   3236c:	movle	r0, r1
   32370:	cmp	r4, sl
   32374:	movcc	r0, r1
   32378:	cmp	ip, #0
   3237c:	moveq	r0, ip
   32380:	sub	sp, fp, #40	; 0x28
   32384:	vpop	{d8}
   32388:	add	sp, sp, #4
   3238c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32390:	add	r4, r4, r8
   32394:	cmp	r4, sl
   32398:	bcc	320f4 <fputs@plt+0x20d0c>
   3239c:	mov	ip, #0
   323a0:	b	31f58 <fputs@plt+0x20b70>
   323a4:	mov	ip, #0
   323a8:	cmp	r5, #0
   323ac:	cmpne	ip, #0
   323b0:	beq	31f58 <fputs@plt+0x20b70>
   323b4:	b	323cc <fputs@plt+0x20fe4>
   323b8:	ldrb	r0, [r4]
   323bc:	ldrb	r0, [r9, r0]
   323c0:	tst	r0, #1
   323c4:	beq	31f58 <fputs@plt+0x20b70>
   323c8:	add	r4, r4, r8
   323cc:	cmp	r4, sl
   323d0:	bcc	323b8 <fputs@plt+0x20fd0>
   323d4:	b	31f58 <fputs@plt+0x20b70>
	...
   323e4:	andhi	r0, r0, r0
   323e8:			; <UNDEFINED> instruction: 0x064dd592
   323ec:	strmi	pc, [r0], #207	; 0xcf
   323f0:	andeq	r0, r0, r0
   323f4:	svcvc	0x00f00000	; IMB
   323f8:	strbhi	ip, [fp, #2208]!	; 0x8a0
   323fc:	svcvc	0x00e1ccf3
   32400:	push	{fp, lr}
   32404:	mov	fp, sp
   32408:	vldr	d16, [pc, #64]	; 32450 <fputs@plt+0x21068>
   3240c:	vcmpe.f64	d0, d16
   32410:	vmrs	APSR_nzcv, fpscr
   32414:	bls	32434 <fputs@plt+0x2104c>
   32418:	vldr	d16, [pc, #56]	; 32458 <fputs@plt+0x21070>
   3241c:	vcmpe.f64	d0, d16
   32420:	vmrs	APSR_nzcv, fpscr
   32424:	bge	32440 <fputs@plt+0x21058>
   32428:	vmov	r0, r1, d0
   3242c:	bl	7e788 <fputs@plt+0x6d3a0>
   32430:	pop	{fp, pc}
   32434:	mov	r1, #-2147483648	; 0x80000000
   32438:	mov	r0, #0
   3243c:	pop	{fp, pc}
   32440:	mvn	r1, #-2147483648	; 0x80000000
   32444:	mvn	r0, #0
   32448:	pop	{fp, pc}
   3244c:	nop	{0}
   32450:	andeq	r0, r0, r0
   32454:	mvngt	r0, #0
   32458:	andeq	r0, r0, r0
   3245c:	mvnmi	r0, #0
   32460:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32464:	add	fp, sp, #28
   32468:	sub	sp, sp, #4
   3246c:	mov	lr, r1
   32470:	cmp	r3, #1
   32474:	bne	3248c <fputs@plt+0x210a4>
   32478:	add	r6, r0, r2
   3247c:	mov	r7, #0
   32480:	mov	r1, #1
   32484:	mov	r2, r0
   32488:	b	324d4 <fputs@plt+0x210ec>
   3248c:	rsb	r1, r3, #3
   32490:	mov	r7, #0
   32494:	cmp	r1, r2
   32498:	bge	324bc <fputs@plt+0x210d4>
   3249c:	ldrb	r4, [r0, r1]
   324a0:	cmp	r4, #0
   324a4:	bne	324b8 <fputs@plt+0x210d0>
   324a8:	add	r1, r1, #2
   324ac:	cmp	r1, r2
   324b0:	blt	3249c <fputs@plt+0x210b4>
   324b4:	b	324bc <fputs@plt+0x210d4>
   324b8:	mov	r7, #1
   324bc:	and	r2, r3, #1
   324c0:	add	r2, r0, r2
   324c4:	add	r0, r0, r1
   324c8:	add	r0, r0, r3
   324cc:	sub	r6, r0, #3
   324d0:	mov	r1, #2
   324d4:	mov	sl, #0
   324d8:	cmp	r2, r6
   324dc:	bcs	32524 <fputs@plt+0x2113c>
   324e0:	movw	r0, #6044	; 0x179c
   324e4:	movt	r0, #8
   324e8:	ldrb	r3, [r2]
   324ec:	ldrb	r4, [r0, r3]
   324f0:	tst	r4, #1
   324f4:	beq	32508 <fputs@plt+0x21120>
   324f8:	add	r2, r2, r1
   324fc:	cmp	r2, r6
   32500:	bcc	324e8 <fputs@plt+0x21100>
   32504:	b	32524 <fputs@plt+0x2113c>
   32508:	cmp	r3, #43	; 0x2b
   3250c:	beq	32520 <fputs@plt+0x21138>
   32510:	cmp	r3, #45	; 0x2d
   32514:	addeq	r2, r2, r1
   32518:	moveq	sl, #1
   3251c:	b	32524 <fputs@plt+0x2113c>
   32520:	add	r2, r2, r1
   32524:	cmp	r2, r6
   32528:	mov	r0, r2
   3252c:	bcs	3254c <fputs@plt+0x21164>
   32530:	mov	r0, r2
   32534:	ldrb	r3, [r0]
   32538:	cmp	r3, #48	; 0x30
   3253c:	bne	3254c <fputs@plt+0x21164>
   32540:	add	r0, r0, r1
   32544:	cmp	r0, r6
   32548:	bcc	32534 <fputs@plt+0x2114c>
   3254c:	str	r7, [sp]
   32550:	cmp	r0, r6
   32554:	bcs	325c4 <fputs@plt+0x211dc>
   32558:	mov	r4, #0
   3255c:	mov	r7, #10
   32560:	mov	r8, #0
   32564:	mov	r9, #0
   32568:	ldrb	ip, [r0, r4]
   3256c:	sub	r5, ip, #48	; 0x30
   32570:	uxtb	r5, r5
   32574:	cmp	r5, #9
   32578:	bhi	325f8 <fputs@plt+0x21210>
   3257c:	add	r5, r9, r9, lsl #2
   32580:	lsl	r5, r5, #1
   32584:	mov	r3, ip
   32588:	umlal	r3, r5, r8, r7
   3258c:	subs	r8, r3, #48	; 0x30
   32590:	sbc	r9, r5, #0
   32594:	add	r4, r4, r1
   32598:	add	r3, r0, r4
   3259c:	cmp	r3, r6
   325a0:	bcc	32568 <fputs@plt+0x21180>
   325a4:	mov	r7, #0
   325a8:	cmn	r9, #1
   325ac:	ble	32604 <fputs@plt+0x2121c>
   325b0:	cmp	sl, #0
   325b4:	bne	325e0 <fputs@plt+0x211f8>
   325b8:	strd	r8, [lr]
   325bc:	mov	r6, #2
   325c0:	b	32628 <fputs@plt+0x21240>
   325c4:	mov	r8, #0
   325c8:	cmp	sl, #0
   325cc:	mov	r9, #0
   325d0:	mov	r4, #0
   325d4:	mov	r7, #0
   325d8:	mov	ip, #0
   325dc:	beq	325b8 <fputs@plt+0x211d0>
   325e0:	rsbs	r6, r8, #0
   325e4:	rsc	r3, r9, #0
   325e8:	str	r6, [lr]
   325ec:	str	r3, [lr, #4]
   325f0:	mov	r6, #0
   325f4:	b	32628 <fputs@plt+0x21240>
   325f8:	mov	r7, #1
   325fc:	cmn	r9, #1
   32600:	bgt	325b0 <fputs@plt+0x211c8>
   32604:	mvn	r3, #-2147483648	; 0x80000000
   32608:	cmp	sl, #0
   3260c:	movne	r3, #-2147483648	; 0x80000000
   32610:	mvn	r6, #0
   32614:	movwne	r6, #0
   32618:	str	r6, [lr]
   3261c:	str	r3, [lr, #4]
   32620:	eor	r3, sl, #1
   32624:	lsl	r6, r3, #1
   32628:	mov	r5, #1
   3262c:	cmp	ip, #0
   32630:	cmpne	r7, #0
   32634:	bne	32684 <fputs@plt+0x2129c>
   32638:	cmp	r2, r0
   3263c:	cmpeq	r4, #0
   32640:	beq	32684 <fputs@plt+0x2129c>
   32644:	ldr	r2, [sp]
   32648:	cmp	r2, #0
   3264c:	bne	32684 <fputs@plt+0x2129c>
   32650:	mov	r2, #19
   32654:	smulbb	r2, r1, r2
   32658:	cmp	r4, r2
   3265c:	bhi	32684 <fputs@plt+0x2129c>
   32660:	mov	r5, #0
   32664:	bcc	32684 <fputs@plt+0x2129c>
   32668:	bl	32690 <fputs@plt+0x212a8>
   3266c:	cmp	r0, #0
   32670:	bmi	32684 <fputs@plt+0x2129c>
   32674:	movne	r6, #1
   32678:	mov	r0, r6
   3267c:	sub	sp, fp, #28
   32680:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32684:	mov	r0, r5
   32688:	sub	sp, fp, #28
   3268c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32690:	push	{r4, sl, fp, lr}
   32694:	add	fp, sp, #8
   32698:	mov	r2, #0
   3269c:	movw	ip, #21342	; 0x535e
   326a0:	movt	ip, #8
   326a4:	mov	r3, r0
   326a8:	ldrb	lr, [ip, r2]
   326ac:	ldrb	r4, [r3], r1
   326b0:	sub	lr, r4, lr
   326b4:	add	r2, r2, #1
   326b8:	cmp	r2, #17
   326bc:	bhi	326c8 <fputs@plt+0x212e0>
   326c0:	cmp	lr, #0
   326c4:	beq	326a8 <fputs@plt+0x212c0>
   326c8:	cmp	lr, #0
   326cc:	beq	326dc <fputs@plt+0x212f4>
   326d0:	add	r0, lr, lr, lsl #2
   326d4:	lsl	r0, r0, #1
   326d8:	pop	{r4, sl, fp, pc}
   326dc:	add	r1, r1, r1, lsl #3
   326e0:	ldrb	r0, [r0, r1, lsl #1]
   326e4:	sub	r0, r0, #56	; 0x38
   326e8:	pop	{r4, sl, fp, pc}
   326ec:	push	{r4, r5, fp, lr}
   326f0:	add	fp, sp, #8
   326f4:	mov	r4, r0
   326f8:	ldr	r1, [r0, #12]
   326fc:	mov	r0, #0
   32700:	cmp	r1, #2
   32704:	blt	3274c <fputs@plt+0x21364>
   32708:	ldr	r0, [r4, #16]
   3270c:	ldrb	r2, [r0]
   32710:	ldrb	r1, [r0, #1]
   32714:	cmp	r2, #255	; 0xff
   32718:	moveq	r5, #2
   3271c:	cmpeq	r1, #254	; 0xfe
   32720:	beq	32750 <fputs@plt+0x21368>
   32724:	mvn	r0, r1
   32728:	eor	r3, r2, #254	; 0xfe
   3272c:	orr	r3, r3, r0
   32730:	mov	r0, #0
   32734:	tst	r3, #255	; 0xff
   32738:	mov	r5, #0
   3273c:	movweq	r5, #3
   32740:	cmp	r2, #254	; 0xfe
   32744:	cmpeq	r1, #255	; 0xff
   32748:	beq	32750 <fputs@plt+0x21368>
   3274c:	pop	{r4, r5, fp, pc}
   32750:	mov	r0, r4
   32754:	bl	18a1c <fputs@plt+0x7634>
   32758:	cmp	r0, #0
   3275c:	popne	{r4, r5, fp, pc}
   32760:	ldr	r1, [r4, #12]
   32764:	ldr	r0, [r4, #16]
   32768:	sub	r2, r1, #2
   3276c:	str	r2, [r4, #12]
   32770:	add	r1, r0, #2
   32774:	bl	11328 <memmove@plt>
   32778:	ldr	r1, [r4, #12]
   3277c:	ldr	r2, [r4, #16]
   32780:	mov	r0, #0
   32784:	strb	r0, [r2, r1]
   32788:	ldr	r1, [r4, #12]
   3278c:	ldr	r2, [r4, #16]
   32790:	add	r1, r1, r2
   32794:	strb	r0, [r1, #1]
   32798:	strb	r5, [r4, #10]
   3279c:	ldrh	r1, [r4, #8]
   327a0:	orr	r1, r1, #512	; 0x200
   327a4:	strh	r1, [r4, #8]
   327a8:	pop	{r4, r5, fp, pc}
   327ac:	push	{r4, r5, r6, sl, fp, lr}
   327b0:	add	fp, sp, #16
   327b4:	mov	r5, r3
   327b8:	mov	r6, r2
   327bc:	mov	r4, r0
   327c0:	bl	18e70 <fputs@plt+0x7a88>
   327c4:	str	r6, [r4]
   327c8:	str	r5, [r4, #4]
   327cc:	mov	r0, #4
   327d0:	strh	r0, [r4, #8]
   327d4:	pop	{r4, r5, r6, sl, fp, pc}
   327d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   327dc:	add	fp, sp, #28
   327e0:	sub	sp, sp, #12
   327e4:	mov	r4, r0
   327e8:	ldr	r8, [r0]
   327ec:	ldr	r6, [r0, #8]
   327f0:	add	r5, r6, #40	; 0x28
   327f4:	mov	r0, r5
   327f8:	mov	r1, #8
   327fc:	bl	2f694 <fputs@plt+0x1e2ac>
   32800:	mov	r9, #0
   32804:	str	r9, [r4, #20]
   32808:	ldr	r0, [r4, #80]	; 0x50
   3280c:	cmp	r0, #7
   32810:	bne	32824 <fputs@plt+0x2143c>
   32814:	mov	r0, r8
   32818:	bl	19164 <fputs@plt+0x7d7c>
   3281c:	mov	r6, #1
   32820:	b	32b30 <fputs@plt+0x21748>
   32824:	ldr	ip, [r4, #32]
   32828:	ldrb	r0, [r4, #89]	; 0x59
   3282c:	and	r0, r0, #3
   32830:	cmp	r0, #1
   32834:	str	r5, [sp, #8]
   32838:	bne	32860 <fputs@plt+0x21478>
   3283c:	ldr	r1, [r4, #8]
   32840:	add	r2, r1, #360	; 0x168
   32844:	str	r2, [sp, #4]
   32848:	ldrb	r2, [r1, #368]	; 0x170
   3284c:	mov	r9, #0
   32850:	tst	r2, #16
   32854:	bne	32904 <fputs@plt+0x2151c>
   32858:	mov	lr, r6
   3285c:	b	3286c <fputs@plt+0x21484>
   32860:	mov	lr, r6
   32864:	mov	r1, #0
   32868:	str	r1, [sp, #4]
   3286c:	mov	sl, #0
   32870:	mov	r3, ip
   32874:	ldr	r2, [r4, #76]	; 0x4c
   32878:	add	r1, r2, r2, lsl #2
   3287c:	lsl	r7, r1, #2
   32880:	mov	r1, r2
   32884:	mov	r6, r1
   32888:	cmp	r1, r3
   3288c:	bge	328ec <fputs@plt+0x21504>
   32890:	cmp	r0, #2
   32894:	bne	328b4 <fputs@plt+0x214cc>
   32898:	add	r1, r6, #1
   3289c:	ldr	r5, [r4, #4]
   328a0:	ldrb	r5, [r5, r7]
   328a4:	add	r7, r7, #20
   328a8:	cmp	r5, #161	; 0xa1
   328ac:	bne	32884 <fputs@plt+0x2149c>
   328b0:	sub	r2, r1, #1
   328b4:	add	r1, r6, #1
   328b8:	str	r1, [r4, #76]	; 0x4c
   328bc:	ldr	r1, [r8, #248]	; 0xf8
   328c0:	cmp	r1, #0
   328c4:	beq	32944 <fputs@plt+0x2155c>
   328c8:	mov	r0, #9
   328cc:	str	r0, [r4, #80]	; 0x50
   328d0:	mov	r0, #9
   328d4:	bl	190b4 <fputs@plt+0x7ccc>
   328d8:	mov	r1, r0
   328dc:	mov	r0, r4
   328e0:	bl	30f64 <fputs@plt+0x1fb7c>
   328e4:	mov	r6, #1
   328e8:	b	32b30 <fputs@plt+0x21748>
   328ec:	mov	r0, #0
   328f0:	add	r1, r6, #1
   328f4:	str	r1, [r4, #76]	; 0x4c
   328f8:	str	r0, [r4, #80]	; 0x50
   328fc:	mov	r6, #101	; 0x65
   32900:	b	32b30 <fputs@plt+0x21748>
   32904:	ldr	r2, [r1, #372]	; 0x174
   32908:	ldr	r9, [r1, #376]	; 0x178
   3290c:	mov	sl, #0
   32910:	mov	lr, r6
   32914:	cmp	sl, r2, lsr #2
   32918:	beq	32870 <fputs@plt+0x21488>
   3291c:	lsr	sl, r2, #2
   32920:	mov	r1, #0
   32924:	mov	r3, ip
   32928:	ldr	r2, [r9, r1, lsl #2]
   3292c:	ldr	r2, [r2, #4]
   32930:	add	r3, r2, r3
   32934:	add	r1, r1, #1
   32938:	cmp	sl, r1
   3293c:	bne	32928 <fputs@plt+0x21540>
   32940:	b	32874 <fputs@plt+0x2148c>
   32944:	cmp	r2, ip
   32948:	bge	32954 <fputs@plt+0x2156c>
   3294c:	add	r1, r4, #4
   32950:	b	32980 <fputs@plt+0x21598>
   32954:	sub	r2, r2, ip
   32958:	ldr	r1, [r9]
   3295c:	ldr	r3, [r1, #4]
   32960:	cmp	r2, r3
   32964:	blt	32980 <fputs@plt+0x21598>
   32968:	add	r7, r9, #4
   3296c:	sub	r2, r2, r3
   32970:	ldr	r1, [r7], #4
   32974:	ldr	r3, [r1, #4]
   32978:	cmp	r2, r3
   3297c:	bge	3296c <fputs@plt+0x21584>
   32980:	ldr	r1, [r1]
   32984:	add	r3, r2, r2, lsl #2
   32988:	add	r8, r1, r3, lsl #2
   3298c:	cmp	r0, #1
   32990:	bne	32a08 <fputs@plt+0x21620>
   32994:	mov	r7, #4
   32998:	mov	r5, lr
   3299c:	strh	r7, [lr, #48]	; 0x30
   329a0:	asr	r3, r2, #31
   329a4:	ldr	r0, [sp, #8]
   329a8:	strd	r2, [r0]
   329ac:	movw	r0, #2562	; 0xa02
   329b0:	strh	r0, [lr, #88]	; 0x58
   329b4:	ldrb	r0, [r8]
   329b8:	bl	38b0c <fputs@plt+0x27724>
   329bc:	str	r0, [r5, #96]	; 0x60
   329c0:	bl	13690 <fputs@plt+0x22a8>
   329c4:	str	r0, [r5, #92]	; 0x5c
   329c8:	mov	r0, #1
   329cc:	strb	r0, [r5, #90]	; 0x5a
   329d0:	ldrb	r0, [r8, #1]
   329d4:	add	r5, r5, #120	; 0x78
   329d8:	cmp	r0, #238	; 0xee
   329dc:	bne	32a0c <fputs@plt+0x21624>
   329e0:	cmp	sl, #0
   329e4:	beq	32b3c <fputs@plt+0x21754>
   329e8:	ldr	r1, [r8, #16]
   329ec:	mov	r0, #0
   329f0:	ldr	r2, [r9, r0, lsl #2]
   329f4:	cmp	r2, r1
   329f8:	addne	r0, r0, #1
   329fc:	cmpne	sl, r0
   32a00:	bne	329f0 <fputs@plt+0x21608>
   32a04:	b	32b40 <fputs@plt+0x21758>
   32a08:	ldr	r5, [sp, #8]
   32a0c:	mov	r0, #4
   32a10:	strh	r0, [r5, #8]
   32a14:	ldr	r2, [r8, #4]
   32a18:	strh	r0, [r5, #48]	; 0x30
   32a1c:	asr	r3, r2, #31
   32a20:	strd	r2, [r5]
   32a24:	ldr	r2, [r8, #8]
   32a28:	strh	r0, [r5, #88]	; 0x58
   32a2c:	asr	r3, r2, #31
   32a30:	strd	r2, [r5, #40]	; 0x28
   32a34:	ldr	r0, [r8, #12]
   32a38:	asr	r1, r0, #31
   32a3c:	strd	r0, [r5, #80]	; 0x50
   32a40:	add	r7, r5, #120	; 0x78
   32a44:	mov	r0, r7
   32a48:	mov	r1, #100	; 0x64
   32a4c:	bl	31d60 <fputs@plt+0x20978>
   32a50:	mov	r6, #1
   32a54:	cmp	r0, #0
   32a58:	bne	32b30 <fputs@plt+0x21748>
   32a5c:	movw	r0, #514	; 0x202
   32a60:	strh	r0, [r5, #128]	; 0x80
   32a64:	ldr	r1, [r5, #136]	; 0x88
   32a68:	ldr	r2, [r5, #144]	; 0x90
   32a6c:	mov	r0, r8
   32a70:	bl	38b1c <fputs@plt+0x27734>
   32a74:	mov	r1, r0
   32a78:	ldr	r0, [r5, #136]	; 0x88
   32a7c:	cmp	r1, r0
   32a80:	beq	32aa0 <fputs@plt+0x216b8>
   32a84:	mov	r0, #0
   32a88:	str	r0, [sp]
   32a8c:	mov	r0, r7
   32a90:	mvn	r2, #0
   32a94:	mov	r3, #1
   32a98:	bl	18c20 <fputs@plt+0x7838>
   32a9c:	b	32ab0 <fputs@plt+0x216c8>
   32aa0:	bl	13690 <fputs@plt+0x22a8>
   32aa4:	str	r0, [r5, #132]	; 0x84
   32aa8:	mov	r0, #1
   32aac:	strb	r0, [r5, #130]	; 0x82
   32ab0:	ldrb	r0, [r4, #89]	; 0x59
   32ab4:	and	r0, r0, #3
   32ab8:	cmp	r0, #1
   32abc:	bne	32b08 <fputs@plt+0x21720>
   32ac0:	add	r0, r5, #160	; 0xa0
   32ac4:	mov	r1, #4
   32ac8:	bl	31d60 <fputs@plt+0x20978>
   32acc:	cmp	r0, #0
   32ad0:	bne	32b30 <fputs@plt+0x21748>
   32ad4:	mov	r0, #2
   32ad8:	str	r0, [r5, #172]	; 0xac
   32adc:	movw	r0, #514	; 0x202
   32ae0:	strh	r0, [r5, #168]	; 0xa8
   32ae4:	ldrb	r3, [r8, #3]
   32ae8:	ldr	r1, [r5, #176]	; 0xb0
   32aec:	movw	r2, #21401	; 0x5399
   32af0:	movt	r2, #8
   32af4:	mov	r0, #3
   32af8:	bl	15964 <fputs@plt+0x457c>
   32afc:	mov	r0, #1
   32b00:	strh	r0, [r5, #208]	; 0xd0
   32b04:	strb	r0, [r5, #170]	; 0xaa
   32b08:	mov	r0, #0
   32b0c:	str	r0, [r4, #80]	; 0x50
   32b10:	ldrb	r0, [r4, #89]	; 0x59
   32b14:	mov	r1, #12
   32b18:	bic	r0, r1, r0, lsl #2
   32b1c:	strh	r0, [r4, #84]	; 0x54
   32b20:	ldr	r0, [r4, #8]
   32b24:	add	r0, r0, #40	; 0x28
   32b28:	str	r0, [r4, #20]
   32b2c:	mov	r6, #100	; 0x64
   32b30:	mov	r0, r6
   32b34:	sub	sp, fp, #28
   32b38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32b3c:	mov	r0, #0
   32b40:	cmp	r0, sl
   32b44:	bne	32a0c <fputs@plt+0x21624>
   32b48:	add	r7, r7, sl, lsl #2
   32b4c:	cmp	sl, #0
   32b50:	mov	r2, sl
   32b54:	movwne	r2, #1
   32b58:	ldr	r6, [sp, #4]
   32b5c:	mov	r0, r6
   32b60:	mov	r1, r7
   32b64:	bl	31470 <fputs@plt+0x20088>
   32b68:	cmp	r0, #0
   32b6c:	bne	32a0c <fputs@plt+0x21624>
   32b70:	ldr	r0, [r8, #16]
   32b74:	ldr	r1, [r6, #16]
   32b78:	str	r0, [r1, sl, lsl #2]
   32b7c:	str	r7, [r6, #12]
   32b80:	ldrh	r0, [r6, #8]
   32b84:	orr	r0, r0, #16
   32b88:	strh	r0, [r6, #8]
   32b8c:	b	32a0c <fputs@plt+0x21624>
   32b90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32b94:	add	fp, sp, #28
   32b98:	sub	sp, sp, #4
   32b9c:	vpush	{d8}
   32ba0:	sub	sp, sp, #368	; 0x170
   32ba4:	mov	r5, r0
   32ba8:	ldm	r0, {r6, r7, sl}
   32bac:	ldr	r0, [r6, #36]	; 0x24
   32bb0:	str	r0, [sp, #124]	; 0x7c
   32bb4:	mov	r9, r6
   32bb8:	ldr	r8, [r9, #32]!
   32bbc:	ldrb	r4, [r6, #66]	; 0x42
   32bc0:	mov	r0, r5
   32bc4:	bl	2ff40 <fputs@plt+0x1eb58>
   32bc8:	ldr	r0, [r5, #80]	; 0x50
   32bcc:	mov	r1, #0
   32bd0:	str	r1, [sp, #136]	; 0x88
   32bd4:	cmp	r0, #7
   32bd8:	str	r7, [sp, #132]	; 0x84
   32bdc:	bne	32c08 <fputs@plt+0x21820>
   32be0:	mov	r0, #0
   32be4:	str	r0, [sp, #116]	; 0x74
   32be8:	mov	r0, r6
   32bec:	bl	19164 <fputs@plt+0x7d7c>
   32bf0:	movw	r1, #20927	; 0x51bf
   32bf4:	movt	r1, #8
   32bf8:	mov	r0, r5
   32bfc:	bl	30f64 <fputs@plt+0x1fb7c>
   32c00:	mov	sl, #7
   32c04:	b	32c84 <fputs@plt+0x2189c>
   32c08:	add	r0, r5, #136	; 0x88
   32c0c:	mov	r1, #0
   32c10:	str	r1, [r5, #80]	; 0x50
   32c14:	str	r1, [r0]
   32c18:	str	r1, [r0, #4]
   32c1c:	str	r5, [sp, #128]	; 0x80
   32c20:	str	r1, [r5, #20]
   32c24:	mov	r0, #0
   32c28:	str	r0, [sp, #136]	; 0x88
   32c2c:	str	r1, [r6, #388]	; 0x184
   32c30:	ldr	r0, [r6, #248]	; 0xf8
   32c34:	cmp	r0, #0
   32c38:	str	r6, [sp, #120]	; 0x78
   32c3c:	beq	32d70 <fputs@plt+0x21988>
   32c40:	mov	r0, #0
   32c44:	str	r0, [sp, #116]	; 0x74
   32c48:	ldr	r7, [sp, #132]	; 0x84
   32c4c:	ldr	r5, [sp, #128]	; 0x80
   32c50:	ldr	r6, [sp, #120]	; 0x78
   32c54:	ldrb	r0, [r6, #69]	; 0x45
   32c58:	mov	sl, #7
   32c5c:	cmp	r0, #0
   32c60:	movweq	sl, #9
   32c64:	str	sl, [r5, #80]	; 0x50
   32c68:	mov	r0, sl
   32c6c:	bl	190b4 <fputs@plt+0x7ccc>
   32c70:	mov	r2, r0
   32c74:	movw	r1, #20776	; 0x5128
   32c78:	movt	r1, #8
   32c7c:	mov	r0, r5
   32c80:	bl	30f64 <fputs@plt+0x1fb7c>
   32c84:	ldrb	r0, [r6, #69]	; 0x45
   32c88:	cmp	r0, #0
   32c8c:	movne	sl, #7
   32c90:	ldr	r0, [r5, #44]	; 0x2c
   32c94:	cmp	r0, #0
   32c98:	bne	32cc4 <fputs@plt+0x218dc>
   32c9c:	movw	r0, #3082	; 0xc0a
   32ca0:	cmp	sl, r0
   32ca4:	beq	32cc4 <fputs@plt+0x218dc>
   32ca8:	mov	r0, sl
   32cac:	bl	190b4 <fputs@plt+0x7ccc>
   32cb0:	mov	r2, r0
   32cb4:	movw	r1, #20776	; 0x5128
   32cb8:	movt	r1, #8
   32cbc:	mov	r0, r5
   32cc0:	bl	30f64 <fputs@plt+0x1fb7c>
   32cc4:	str	sl, [r5, #80]	; 0x50
   32cc8:	mov	r0, r6
   32ccc:	mov	r1, sl
   32cd0:	bl	238cc <fputs@plt+0x124e4>
   32cd4:	ldr	r0, [r5, #44]	; 0x2c
   32cd8:	ldr	r3, [r5, #168]	; 0xa8
   32cdc:	str	r0, [sp]
   32ce0:	ldr	r0, [sp, #132]	; 0x84
   32ce4:	sub	r0, r7, r0
   32ce8:	asr	r0, r0, #2
   32cec:	movw	r1, #52429	; 0xcccd
   32cf0:	movt	r1, #52428	; 0xcccc
   32cf4:	mul	r2, r0, r1
   32cf8:	movw	r1, #23376	; 0x5b50
   32cfc:	movt	r1, #8
   32d00:	mov	r0, sl
   32d04:	bl	15994 <fputs@plt+0x45ac>
   32d08:	mov	r0, r5
   32d0c:	bl	2fa6c <fputs@plt+0x1e684>
   32d10:	movw	r0, #3082	; 0xc0a
   32d14:	cmp	sl, r0
   32d18:	moveq	r0, r6
   32d1c:	bleq	19164 <fputs@plt+0x7d7c>
   32d20:	mov	sl, #1
   32d24:	ldr	r1, [sp, #116]	; 0x74
   32d28:	tst	r1, #255	; 0xff
   32d2c:	beq	32d40 <fputs@plt+0x21958>
   32d30:	mvn	r0, #0
   32d34:	uxtab	r1, r0, r1
   32d38:	mov	r0, r6
   32d3c:	bl	39bac <fputs@plt+0x287c4>
   32d40:	ldr	r0, [sp, #124]	; 0x7c
   32d44:	str	r8, [r9]
   32d48:	str	r0, [r9, #4]
   32d4c:	ldr	r0, [r5, #124]	; 0x7c
   32d50:	ldr	r1, [sp, #136]	; 0x88
   32d54:	add	r0, r0, r1
   32d58:	str	r0, [r5, #124]	; 0x7c
   32d5c:	mov	r0, sl
   32d60:	sub	sp, fp, #40	; 0x28
   32d64:	vpop	{d8}
   32d68:	add	sp, sp, #4
   32d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32d70:	str	r8, [sp, #100]	; 0x64
   32d74:	str	r9, [sp, #92]	; 0x5c
   32d78:	ldr	r0, [r6, #304]	; 0x130
   32d7c:	mov	r1, #0
   32d80:	str	r1, [sp, #76]	; 0x4c
   32d84:	cmp	r0, #0
   32d88:	mov	r0, #0
   32d8c:	ldr	r3, [sp, #128]	; 0x80
   32d90:	beq	32dac <fputs@plt+0x219c4>
   32d94:	ldr	r0, [r6, #312]	; 0x138
   32d98:	ldr	r1, [r3, #124]	; 0x7c
   32d9c:	udiv	r2, r1, r0
   32da0:	mul	r2, r2, r0
   32da4:	sub	r1, r2, r1
   32da8:	add	r0, r0, r1
   32dac:	str	r0, [sp, #84]	; 0x54
   32db0:	add	r0, r3, #144	; 0x90
   32db4:	str	r0, [sp, #40]	; 0x28
   32db8:	add	r0, r3, #152	; 0x98
   32dbc:	str	r0, [sp, #36]	; 0x24
   32dc0:	add	r0, r3, #160	; 0xa0
   32dc4:	str	r0, [sp, #32]
   32dc8:	add	r0, r6, #440	; 0x1b8
   32dcc:	str	r0, [sp, #68]	; 0x44
   32dd0:	add	r0, r6, #448	; 0x1c0
   32dd4:	str	r0, [sp, #60]	; 0x3c
   32dd8:	ldr	r0, [r3, #76]	; 0x4c
   32ddc:	add	r0, r0, r0, lsl #2
   32de0:	ldr	r1, [sp, #132]	; 0x84
   32de4:	add	r7, r1, r0, lsl #2
   32de8:	add	r0, sp, #144	; 0x90
   32dec:	add	r1, r0, #4
   32df0:	str	r1, [sp, #64]	; 0x40
   32df4:	add	r1, r3, #204	; 0xcc
   32df8:	str	r1, [sp, #48]	; 0x30
   32dfc:	add	r1, r3, #44	; 0x2c
   32e00:	str	r1, [sp, #80]	; 0x50
   32e04:	add	r0, r0, #8
   32e08:	str	r0, [sp, #44]	; 0x2c
   32e0c:	mov	r8, #0
   32e10:	mov	r0, #0
   32e14:	str	r0, [sp, #72]	; 0x48
   32e18:	mov	r0, #0
   32e1c:	str	r0, [sp, #116]	; 0x74
   32e20:	mov	r0, #0
   32e24:	str	r0, [sp, #112]	; 0x70
   32e28:	str	r4, [sp, #96]	; 0x60
   32e2c:	mov	r4, sl
   32e30:	b	32e54 <fputs@plt+0x21a6c>
   32e34:	ldrb	r1, [r7, #8]
   32e38:	mov	r0, r4
   32e3c:	ldr	r2, [sp, #96]	; 0x60
   32e40:	bl	3929c <fputs@plt+0x27eb4>
   32e44:	cmp	sl, #0
   32e48:	mov	r4, r5
   32e4c:	bne	38454 <fputs@plt+0x2706c>
   32e50:	add	r7, r7, #20
   32e54:	add	r8, r8, #1
   32e58:	ldrb	r0, [r7]
   32e5c:	cmp	r0, #158	; 0x9e
   32e60:	bhi	32e50 <fputs@plt+0x21a68>
   32e64:	add	r1, pc, #0
   32e68:	ldr	pc, [r1, r0, lsl #2]
   32e6c:	andeq	r3, r3, r8, lsr #23
   32e70:	andeq	r8, r3, r8, lsr #2
   32e74:	andeq	r3, r3, r8, lsl #24
   32e78:	andeq	r3, r3, r8, asr sp
   32e7c:	andeq	r3, r3, r0, asr #9
   32e80:	andeq	r3, r3, r0, asr #9
   32e84:	ldrdeq	r3, [r3], -r8
   32e88:	ldrdeq	r3, [r3], -r8
   32e8c:	strdeq	r3, [r3], -r8
   32e90:	muleq	r3, r0, lr
   32e94:	andeq	r3, r3, ip, lsl #31
   32e98:	andeq	r3, r3, r8, lsr #31
   32e9c:	andeq	r4, r3, r0, ror r0
   32ea0:	andeq	r6, r3, ip, asr #19
   32ea4:	andeq	r4, r3, r0, ror r1
   32ea8:	andeq	r4, r3, ip, lsr #3
   32eac:	ldrdeq	r4, [r3], -r0
   32eb0:	strdeq	r4, [r3], -ip
   32eb4:	andeq	r4, r3, r8, lsr #4
   32eb8:	andeq	r4, r3, r4, ror r2
   32ebc:	andeq	r4, r3, ip, asr #5
   32ec0:	andeq	r4, r3, r4, ror #5
   32ec4:	andeq	r4, r3, ip, ror r3
   32ec8:	muleq	r3, r0, r3
   32ecc:	andeq	r5, r3, r8, lsl r3
   32ed0:	andeq	r4, r3, r8, lsr #7
   32ed4:	andeq	r4, r3, ip, lsl #8
   32ed8:	andeq	r4, r3, r8, lsr #8
   32edc:	andeq	r4, r3, r4, ror #8
   32ee0:	andeq	r4, r3, ip, lsr #9
   32ee4:	andeq	r4, r3, r0, lsl r5
   32ee8:	andeq	r4, r3, r8, ror r5
   32eec:	muleq	r3, r4, r5
   32ef0:	andeq	r8, r3, r8, lsl #3
   32ef4:			; <UNDEFINED> instruction: 0x000345b8
   32ef8:	andeq	r4, r3, r0, ror #11
   32efc:	andeq	r4, r3, r8, asr r6
   32f00:	andeq	r4, r3, ip, ror #14
   32f04:	andeq	r4, r3, r4, lsr #15
   32f08:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   32f0c:	andeq	r4, r3, r8, lsl r8
   32f10:	andeq	r4, r3, r0, asr r8
   32f14:	andeq	r4, r3, ip, asr r8
   32f18:	andeq	r4, r3, r0, lsl #18
   32f1c:	andeq	r4, r3, r4, lsr #18
   32f20:	andeq	r3, r3, ip, lsl #10
   32f24:	andeq	r3, r3, ip, lsl #10
   32f28:	andeq	r4, r3, ip, asr #18
   32f2c:	andeq	r4, r3, r8, ror #19
   32f30:	andeq	r4, r3, r0, lsr sl
   32f34:	andeq	r4, r3, r0, ror fp
   32f38:	andeq	r4, r3, r0, asr #23
   32f3c:	strdeq	r4, [r3], -r8
   32f40:	andeq	r4, r3, ip, asr #24
   32f44:	andeq	r4, r3, r4, ror ip
   32f48:	andeq	r4, r3, r4, ror ip
   32f4c:	andeq	r3, r3, ip, asr r5
   32f50:	andeq	r3, r3, ip, asr r5
   32f54:	andeq	r4, r3, r8, lsr sp
   32f58:	muleq	r3, r8, sp
   32f5c:	andeq	r4, r3, r8, asr #27
   32f60:	andeq	r4, r3, ip, lsl #28
   32f64:	andeq	r2, r3, r0, asr lr
   32f68:	andeq	r3, r3, r4, lsr r2
   32f6c:	andeq	r3, r3, r4, lsr r2
   32f70:	andeq	r3, r3, r4, lsr r2
   32f74:	andeq	r3, r3, r4, lsr r2
   32f78:	andeq	r3, r3, r0, lsl #8
   32f7c:	andeq	r3, r3, r0, lsl #8
   32f80:	andeq	r3, r3, r0, lsl #8
   32f84:	andeq	r4, r3, r4, asr #28
   32f88:	andeq	r3, r3, r4, asr #12
   32f8c:	andeq	r3, r3, r4, asr #12
   32f90:	andeq	r4, r3, r0, ror #29
   32f94:	andeq	r4, r3, r0, lsr #30
   32f98:	andeq	r3, r3, r8, ror #13
   32f9c:	andeq	r4, r3, r4, lsr #31
   32fa0:			; <UNDEFINED> instruction: 0x00034fbc
   32fa4:	andeq	r3, r3, r8, ror #1
   32fa8:	andeq	r3, r3, r8, ror #1
   32fac:	andeq	r3, r3, r8, ror #1
   32fb0:	andeq	r3, r3, r8, ror #1
   32fb4:	andeq	r3, r3, r8, ror #1
   32fb8:	andeq	r3, r3, r8, ror #1
   32fbc:	andeq	r3, r3, r8, ror #13
   32fc0:	strdeq	r3, [r3], -r4
   32fc4:	strdeq	r3, [r3], -r4
   32fc8:	strdeq	r3, [r3], -r4
   32fcc:	strdeq	r3, [r3], -r4
   32fd0:	andeq	r3, r3, r8, ror r1
   32fd4:	andeq	r3, r3, r8, ror r1
   32fd8:	andeq	r3, r3, r8, ror r1
   32fdc:	andeq	r3, r3, r8, ror r1
   32fe0:	andeq	r3, r3, r8, ror r1
   32fe4:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   32fe8:	andeq	r5, r3, r0, ror r1
   32fec:	ldrdeq	r5, [r3], -r8
   32ff0:	andeq	r5, r3, r4, lsr #4
   32ff4:	andeq	r5, r3, ip, ror r3
   32ff8:	muleq	r3, ip, r3
   32ffc:	andeq	r5, r3, ip, ror #7
   33000:	andeq	r3, r3, r0, lsr #14
   33004:	andeq	r3, r3, r0, lsr #14
   33008:	andeq	r5, r3, r4, lsr r4
   3300c:	andeq	r5, r3, r0, ror r4
   33010:	andeq	r5, r3, ip, lsr #9
   33014:	andeq	r3, r3, r8, ror #14
   33018:	andeq	r3, r3, r8, ror #14
   3301c:	andeq	r3, r3, r8, ror r7
   33020:			; <UNDEFINED> instruction: 0x000337b8
   33024:			; <UNDEFINED> instruction: 0x000337b8
   33028:	andeq	r5, r3, r0, lsr #10
   3302c:	andeq	r3, r3, r0, asr #16
   33030:	andeq	r3, r3, r0, asr #16
   33034:	andeq	r3, r3, r8, ror #6
   33038:	andeq	r3, r3, r8, ror #6
   3303c:	andeq	r3, r3, r8, ror #6
   33040:	andeq	r3, r3, r8, ror #6
   33044:	andeq	r5, r3, r0, asr #11
   33048:	andeq	r5, r3, ip, ror #12
   3304c:	andeq	r5, r3, r0, lsl #14
   33050:	andeq	r3, r3, r8, lsl #17
   33054:	andeq	r3, r3, r8, lsl #17
   33058:	andeq	r5, r3, r0, lsr r7
   3305c:	strdeq	r5, [r3], -r0
   33060:	andeq	r5, r3, ip, lsl #16
   33064:	andeq	r5, r3, r4, lsr #16
   33068:	andeq	r5, r3, ip, lsr r8
   3306c:	andeq	r5, r3, r4, asr r8
   33070:	andeq	r5, r3, r4, lsl r9
   33074:	andeq	r5, r3, ip, ror #18
   33078:	andeq	r5, r3, r0, asr #19
   3307c:	andeq	r5, r3, r4, asr #20
   33080:	andeq	r5, r3, ip, ror #23
   33084:	andeq	r5, r3, r4, lsl ip
   33088:	andeq	r5, r3, r8, ror #24
   3308c:	muleq	r3, r0, ip
   33090:	andeq	r5, r3, r4, lsr #25
   33094:	andeq	r5, r3, r4, lsr #26
   33098:	andeq	r5, r3, r8, asr #26
   3309c:	andeq	r5, r3, r0, asr #27
   330a0:	strdeq	r5, [r3], -ip
   330a4:	andeq	r5, r3, r4, lsr #28
   330a8:	andeq	r5, r3, r8, asr lr
   330ac:	ldrdeq	r5, [r3], -r0
   330b0:	andeq	r6, r3, r0
   330b4:	andeq	r6, r3, ip, asr #32
   330b8:	muleq	r3, r0, r0
   330bc:	strheq	r6, [r3], -r4
   330c0:	strdeq	r6, [r3], -r0
   330c4:	andeq	r6, r3, r0, asr #2
   330c8:	ldrdeq	r6, [r3], -r4
   330cc:	andeq	r6, r3, r0, lsl r2
   330d0:			; <UNDEFINED> instruction: 0x000362b8
   330d4:	strdeq	r6, [r3], -r0
   330d8:	andeq	r6, r3, r8, ror #6
   330dc:	ldrdeq	r6, [r3], -ip
   330e0:	andeq	r6, r3, r4, lsl r4
   330e4:	andeq	r6, r3, r4, ror #8
   330e8:	str	r8, [sp, #136]	; 0x88
   330ec:	ldr	r0, [r7, #4]
   330f0:	add	r0, r0, r0, lsl #2
   330f4:	mov	r1, r7
   330f8:	add	r7, r4, r0, lsl #3
   330fc:	mov	r8, r7
   33100:	mov	r2, r4
   33104:	ldrh	r6, [r8, #8]!
   33108:	ldr	r0, [r1, #12]
   3310c:	add	r0, r0, r0, lsl #2
   33110:	str	r4, [sp, #108]	; 0x6c
   33114:	add	r5, r4, r0, lsl #3
   33118:	mov	r9, r5
   3311c:	ldrh	r4, [r9, #8]!
   33120:	mov	sl, r1
   33124:	ldrb	r0, [r1, #3]
   33128:	orr	r1, r4, r6
   3312c:	tst	r1, #1
   33130:	bne	3349c <fputs@plt+0x220b4>
   33134:	and	r0, r0, #71	; 0x47
   33138:	cmp	r0, #67	; 0x43
   3313c:	bcc	33908 <fputs@plt+0x22520>
   33140:	and	r0, r6, #14
   33144:	cmp	r0, #2
   33148:	moveq	r0, r7
   3314c:	moveq	r1, #0
   33150:	bleq	1a298 <fputs@plt+0x8eb0>
   33154:	and	r0, r4, #14
   33158:	cmp	r0, #2
   3315c:	bne	33978 <fputs@plt+0x22590>
   33160:	mov	r0, r5
   33164:	mov	r1, #0
   33168:	bl	1a298 <fputs@plt+0x8eb0>
   3316c:	tst	r6, #16384	; 0x4000
   33170:	bne	33980 <fputs@plt+0x22598>
   33174:	b	33990 <fputs@plt+0x225a8>
   33178:	str	r8, [sp, #136]	; 0x88
   3317c:	ldr	r0, [r7, #4]
   33180:	add	r0, r0, r0, lsl #2
   33184:	add	r5, r4, r0, lsl #3
   33188:	mov	r0, r5
   3318c:	bl	38f50 <fputs@plt+0x27b68>
   33190:	mov	r9, r0
   33194:	ldr	r0, [r7, #8]
   33198:	add	r0, r0, r0, lsl #2
   3319c:	add	sl, r4, r0, lsl #3
   331a0:	mov	r0, sl
   331a4:	bl	38f50 <fputs@plt+0x27b68>
   331a8:	ldrh	r2, [r5, #8]
   331ac:	ldrh	r1, [sl, #8]
   331b0:	orr	r2, r1, r2
   331b4:	str	r7, [sp, #104]	; 0x68
   331b8:	ldr	r1, [r7, #12]
   331bc:	add	r1, r1, r1, lsl #2
   331c0:	mov	r8, r4
   331c4:	add	r7, r4, r1, lsl #3
   331c8:	tst	r2, #1
   331cc:	bne	37224 <fputs@plt+0x25e3c>
   331d0:	and	r1, r9, r0
   331d4:	tst	r1, #4
   331d8:	beq	366cc <fputs@plt+0x252e4>
   331dc:	ldm	r5, {r3, ip}
   331e0:	ldr	r2, [sl]
   331e4:	ldr	r1, [sl, #4]
   331e8:	str	r1, [sp, #148]	; 0x94
   331ec:	str	r2, [sp, #144]	; 0x90
   331f0:	ldr	r6, [sp, #104]	; 0x68
   331f4:	ldrb	r6, [r6]
   331f8:	sub	r6, r6, #89	; 0x59
   331fc:	cmp	r6, #3
   33200:	bhi	370e4 <fputs@plt+0x25cfc>
   33204:	add	r4, pc, #4
   33208:	str	r0, [sp, #108]	; 0x6c
   3320c:	ldr	pc, [r4, r6, lsl #2]
   33210:	andeq	r3, r3, r0, lsr #4
   33214:	andeq	r7, r3, r8, lsl r1
   33218:	andeq	r7, r3, ip, lsr #2
   3321c:	andeq	r7, r3, r0, ror r2
   33220:	add	r0, sp, #144	; 0x90
   33224:	mov	r2, r3
   33228:	mov	r3, ip
   3322c:	bl	38f78 <fputs@plt+0x27b90>
   33230:	b	3713c <fputs@plt+0x25d54>
   33234:	str	r4, [sp, #108]	; 0x6c
   33238:	ldr	r0, [r7, #4]
   3323c:	ldr	r1, [sp, #128]	; 0x80
   33240:	ldr	r1, [r1, #56]	; 0x38
   33244:	ldr	r5, [r1, r0, lsl #2]
   33248:	ldrb	r4, [r7]
   3324c:	mov	r0, #0
   33250:	strb	r0, [r5, #2]
   33254:	ldrb	r0, [r5, #4]
   33258:	cmp	r0, #0
   3325c:	str	r7, [sp, #104]	; 0x68
   33260:	beq	339c4 <fputs@plt+0x225dc>
   33264:	str	r4, [sp, #88]	; 0x58
   33268:	mov	r6, r8
   3326c:	ldr	r0, [r7, #12]
   33270:	add	r0, r0, r0, lsl #2
   33274:	ldr	r1, [sp, #108]	; 0x6c
   33278:	add	r4, r1, r0, lsl #3
   3327c:	mov	r7, r4
   33280:	ldrh	r0, [r7, #8]!
   33284:	and	r0, r0, #14
   33288:	cmp	r0, #2
   3328c:	moveq	r0, r4
   33290:	moveq	r1, #0
   33294:	bleq	1a298 <fputs@plt+0x8eb0>
   33298:	mov	r0, r4
   3329c:	bl	1884c <fputs@plt+0x7464>
   332a0:	mov	r8, r0
   332a4:	mov	r9, r1
   332a8:	ldrh	r0, [r7]
   332ac:	tst	r0, #4
   332b0:	bne	372e8 <fputs@plt+0x25f00>
   332b4:	tst	r0, #8
   332b8:	beq	373cc <fputs@plt+0x25fe4>
   332bc:	mov	r0, r8
   332c0:	mov	r1, r9
   332c4:	bl	7e608 <fputs@plt+0x6d220>
   332c8:	vldr	d16, [r4]
   332cc:	vmov	d17, r0, r1
   332d0:	vcmpe.f64	d16, d17
   332d4:	vmrs	APSR_nzcv, fpscr
   332d8:	bpl	372c8 <fputs@plt+0x25ee0>
   332dc:	ldr	r1, [sp, #88]	; 0x58
   332e0:	and	r0, r1, #1
   332e4:	add	r0, r1, r0
   332e8:	sub	r0, r0, #1
   332ec:	str	r0, [sp, #88]	; 0x58
   332f0:	b	372e8 <fputs@plt+0x25f00>
   332f4:	ldmib	r7, {r0, r1, r2}
   332f8:	add	r0, r0, r0, lsl #2
   332fc:	mov	r3, r4
   33300:	add	r4, r4, r0, lsl #3
   33304:	ldrh	r6, [r4, #8]
   33308:	add	r0, r1, r1, lsl #2
   3330c:	add	r0, r3, r0, lsl #3
   33310:	ldrh	r1, [r0, #8]
   33314:	orr	r1, r1, r6
   33318:	add	r2, r2, r2, lsl #2
   3331c:	mov	sl, r3
   33320:	add	r6, r3, r2, lsl #3
   33324:	tst	r1, #1
   33328:	bne	338f4 <fputs@plt+0x2250c>
   3332c:	str	r8, [sp, #136]	; 0x88
   33330:	bl	1884c <fputs@plt+0x7464>
   33334:	mov	r8, r0
   33338:	mov	r5, r1
   3333c:	mov	r0, r4
   33340:	bl	1884c <fputs@plt+0x7464>
   33344:	mov	r4, r7
   33348:	ldrb	r2, [r7]
   3334c:	cmp	r2, #86	; 0x56
   33350:	beq	36ab0 <fputs@plt+0x256c8>
   33354:	cmp	r2, #85	; 0x55
   33358:	bne	36abc <fputs@plt+0x256d4>
   3335c:	and	r8, r0, r8
   33360:	and	r5, r1, r5
   33364:	b	37bcc <fputs@plt+0x267e4>
   33368:	ldr	r0, [r7, #4]
   3336c:	ldr	r5, [sp, #128]	; 0x80
   33370:	ldr	r1, [r5, #56]	; 0x38
   33374:	ldr	r1, [r1, r0, lsl #2]
   33378:	ldr	r0, [r1, #24]
   3337c:	str	r0, [sp, #144]	; 0x90
   33380:	ldr	r0, [r7, #12]
   33384:	ldr	r2, [r7, #16]
   33388:	strh	r2, [sp, #152]	; 0x98
   3338c:	ldrb	r2, [r7]
   33390:	mov	r3, #0
   33394:	cmp	r2, #116	; 0x74
   33398:	mov	r2, #0
   3339c:	mvncc	r2, #0
   333a0:	strb	r2, [sp, #154]	; 0x9a
   333a4:	mov	r2, #0
   333a8:	str	r2, [sp, #112]	; 0x70
   333ac:	str	r3, [fp, #-80]	; 0xffffffb0
   333b0:	add	r0, r0, r0, lsl #2
   333b4:	add	r0, r4, r0, lsl #3
   333b8:	str	r0, [sp, #148]	; 0x94
   333bc:	add	r2, sp, #144	; 0x90
   333c0:	sub	r3, fp, #80	; 0x50
   333c4:	ldr	r6, [sp, #120]	; 0x78
   333c8:	mov	r0, r6
   333cc:	bl	3b330 <fputs@plt+0x29f48>
   333d0:	mov	sl, r0
   333d4:	ldrb	r1, [r7]
   333d8:	ldr	r2, [fp, #-80]	; 0xffffffb0
   333dc:	add	r0, r2, #1
   333e0:	tst	r1, #1
   333e4:	rsbeq	r0, r2, #0
   333e8:	str	r0, [fp, #-80]	; 0xffffffb0
   333ec:	cmp	sl, #0
   333f0:	bne	383ac <fputs@plt+0x26fc4>
   333f4:	cmp	r0, #0
   333f8:	bgt	364dc <fputs@plt+0x250f4>
   333fc:	b	32e50 <fputs@plt+0x21a68>
   33400:	ldr	r0, [r7, #4]
   33404:	ldr	r2, [r7, #12]
   33408:	ldr	r1, [r7, #16]
   3340c:	ldr	r3, [sp, #128]	; 0x80
   33410:	ldr	r3, [r3, #56]	; 0x38
   33414:	mov	r5, r4
   33418:	ldr	r6, [r3, r0, lsl #2]
   3341c:	mov	r0, #0
   33420:	str	r0, [fp, #-52]	; 0xffffffcc
   33424:	add	r0, r2, r2, lsl #2
   33428:	str	r4, [sp, #108]	; 0x6c
   3342c:	add	r4, r4, r0, lsl #3
   33430:	ldr	r0, [r6, #24]
   33434:	cmp	r1, #1
   33438:	blt	33b0c <fputs@plt+0x22724>
   3343c:	strh	r1, [fp, #-72]	; 0xffffffb8
   33440:	str	r0, [fp, #-80]	; 0xffffffb0
   33444:	str	r4, [fp, #-76]	; 0xffffffb4
   33448:	sub	r5, fp, #80	; 0x50
   3344c:	movw	r0, #65535	; 0xffff
   33450:	tst	r1, r0
   33454:	beq	33b4c <fputs@plt+0x22764>
   33458:	mov	sl, r8
   3345c:	mov	r8, r7
   33460:	mov	r4, #0
   33464:	mov	r7, #0
   33468:	ldr	r0, [fp, #-76]	; 0xffffffb4
   3346c:	add	r0, r0, r4
   33470:	ldrb	r1, [r0, #9]
   33474:	tst	r1, #64	; 0x40
   33478:	blne	186a8 <fputs@plt+0x72c0>
   3347c:	add	r4, r4, #40	; 0x28
   33480:	add	r7, r7, #1
   33484:	ldrh	r0, [fp, #-72]	; 0xffffffb8
   33488:	cmp	r7, r0
   3348c:	bcc	33468 <fputs@plt+0x22080>
   33490:	mov	r7, r8
   33494:	mov	r8, sl
   33498:	b	33b4c <fputs@plt+0x22764>
   3349c:	tst	r0, #128	; 0x80
   334a0:	bne	33a68 <fputs@plt+0x22680>
   334a4:	tst	r0, #32
   334a8:	mov	r7, sl
   334ac:	bne	36788 <fputs@plt+0x253a0>
   334b0:	tst	r0, #16
   334b4:	ldr	r8, [sp, #136]	; 0x88
   334b8:	ldr	r3, [sp, #132]	; 0x84
   334bc:	b	3689c <fputs@plt+0x254b4>
   334c0:	ldr	r0, [r7, #4]
   334c4:	ldr	r1, [sp, #128]	; 0x80
   334c8:	ldr	r1, [r1, #56]	; 0x38
   334cc:	ldr	r0, [r1, r0, lsl #2]
   334d0:	cmp	r0, #0
   334d4:	beq	32e50 <fputs@plt+0x21a68>
   334d8:	str	r8, [sp, #136]	; 0x88
   334dc:	mov	r6, r4
   334e0:	ldr	r0, [r7, #4]
   334e4:	ldr	r1, [r7, #12]
   334e8:	ldr	r2, [r7, #16]
   334ec:	ldr	r5, [sp, #128]	; 0x80
   334f0:	ldr	r3, [r5, #56]	; 0x38
   334f4:	ldr	r4, [r3, r0, lsl #2]
   334f8:	str	r1, [sp, #140]	; 0x8c
   334fc:	ldr	r0, [r4, #16]
   33500:	add	r1, sp, #140	; 0x8c
   33504:	blx	r2
   33508:	b	33d88 <fputs@plt+0x229a0>
   3350c:	ldr	r0, [r7, #4]
   33510:	add	r0, r0, r0, lsl #2
   33514:	add	r0, r4, r0, lsl #3
   33518:	ldrb	r1, [r0, #8]
   3351c:	tst	r1, #1
   33520:	bne	364e4 <fputs@plt+0x250fc>
   33524:	bl	187bc <fputs@plt+0x73d4>
   33528:	mov	r0, #0
   3352c:	vcmp.f64	d0, #0.0
   33530:	vmrs	APSR_nzcv, fpscr
   33534:	mov	r1, #0
   33538:	movwne	r1, #1
   3353c:	ldrb	r2, [r7]
   33540:	cmp	r2, #46	; 0x2e
   33544:	bne	364e8 <fputs@plt+0x25100>
   33548:	vcmp.f64	d0, #0.0
   3354c:	vmrs	APSR_nzcv, fpscr
   33550:	movweq	r0, #1
   33554:	mov	r1, r0
   33558:	b	364e8 <fputs@plt+0x25100>
   3355c:	str	r8, [sp, #136]	; 0x88
   33560:	ldmib	r7, {r1, r2}
   33564:	mov	r0, #0
   33568:	str	r0, [sp]
   3356c:	ldr	r0, [sp, #128]	; 0x80
   33570:	mvn	r3, #0
   33574:	bl	39be4 <fputs@plt+0x287fc>
   33578:	cmp	r0, #0
   3357c:	ldr	r8, [sp, #100]	; 0x64
   33580:	beq	3842c <fputs@plt+0x27044>
   33584:	mov	r5, r0
   33588:	mov	r9, r4
   3358c:	mov	r0, #1
   33590:	strb	r0, [r5, #2]
   33594:	ldrb	r0, [r5, #5]
   33598:	orr	r0, r0, #1
   3359c:	strb	r0, [r5, #5]
   335a0:	ldr	r2, [sp, #120]	; 0x78
   335a4:	ldr	r0, [r2]
   335a8:	ldrb	r1, [r7, #3]
   335ac:	movw	r3, #1054	; 0x41e
   335b0:	orr	r1, r1, #5
   335b4:	stm	sp, {r1, r3}
   335b8:	add	r6, r5, #20
   335bc:	mov	r1, #0
   335c0:	mov	r3, r6
   335c4:	bl	23a84 <fputs@plt+0x1269c>
   335c8:	cmp	r0, #0
   335cc:	bne	383fc <fputs@plt+0x27014>
   335d0:	ldr	r0, [r6]
   335d4:	mov	r1, #1
   335d8:	bl	17038 <fputs@plt+0x5c50>
   335dc:	cmp	r0, #0
   335e0:	bne	383fc <fputs@plt+0x27014>
   335e4:	ldr	r4, [r7, #16]
   335e8:	cmp	r4, #0
   335ec:	beq	36a58 <fputs@plt+0x25670>
   335f0:	ldr	r0, [r6]
   335f4:	ldrb	r1, [r7, #3]
   335f8:	orr	r2, r1, #2
   335fc:	add	r1, sp, #144	; 0x90
   33600:	bl	39d4c <fputs@plt+0x28964>
   33604:	mov	sl, r0
   33608:	cmp	r0, #0
   3360c:	bne	33638 <fputs@plt+0x22250>
   33610:	str	r4, [r5, #24]
   33614:	ldr	r0, [r5, #16]
   33618:	ldr	r3, [r5, #20]
   3361c:	ldr	r1, [sp, #144]	; 0x90
   33620:	str	r0, [sp]
   33624:	mov	r0, r3
   33628:	mov	r2, #4
   3362c:	mov	r3, r4
   33630:	bl	39d00 <fputs@plt+0x28918>
   33634:	mov	sl, r0
   33638:	mov	r0, #0
   3363c:	strb	r0, [r5, #4]
   33640:	b	36a80 <fputs@plt+0x25698>
   33644:	ldr	r0, [r7, #4]
   33648:	add	r0, r0, r0, lsl #2
   3364c:	mov	r6, r4
   33650:	add	r0, r4, r0, lsl #3
   33654:	ldrb	r1, [r0, #8]
   33658:	mov	r4, #2
   3365c:	tst	r1, #1
   33660:	mov	r5, #2
   33664:	bne	33674 <fputs@plt+0x2228c>
   33668:	bl	1884c <fputs@plt+0x7464>
   3366c:	orrs	r5, r0, r1
   33670:	movwne	r5, #1
   33674:	ldr	r0, [r7, #8]
   33678:	add	r0, r0, r0, lsl #2
   3367c:	add	r0, r6, r0, lsl #3
   33680:	ldrb	r1, [r0, #8]
   33684:	tst	r1, #1
   33688:	bne	33698 <fputs@plt+0x222b0>
   3368c:	bl	1884c <fputs@plt+0x7464>
   33690:	orrs	r4, r0, r1
   33694:	movwne	r4, #1
   33698:	ldrb	r0, [r7]
   3369c:	movw	r1, #7768	; 0x1e58
   336a0:	movt	r1, #8
   336a4:	movw	r2, #7777	; 0x1e61
   336a8:	movt	r2, #8
   336ac:	cmp	r0, #72	; 0x48
   336b0:	moveq	r2, r1
   336b4:	add	r0, r5, r5, lsl #1
   336b8:	add	r0, r4, r0
   336bc:	ldrb	r0, [r2, r0]
   336c0:	ldr	r1, [r7, #12]
   336c4:	cmp	r0, #2
   336c8:	bne	364f8 <fputs@plt+0x25110>
   336cc:	add	r0, r1, r1, lsl #2
   336d0:	mov	r4, r6
   336d4:	add	r0, r6, r0, lsl #3
   336d8:	ldrh	r1, [r0, #8]
   336dc:	and	r1, r1, #15872	; 0x3e00
   336e0:	orr	r1, r1, #1
   336e4:	b	35370 <fputs@plt+0x23f88>
   336e8:	ldr	r2, [r7, #4]
   336ec:	ldr	r1, [r7, #8]
   336f0:	str	r7, [sp, #104]	; 0x68
   336f4:	ldr	r9, [r7, #12]
   336f8:	ldr	r3, [sp, #128]	; 0x80
   336fc:	ldr	r3, [r3, #56]	; 0x38
   33700:	ldr	r5, [r3, r2, lsl #2]
   33704:	cmp	r0, #75	; 0x4b
   33708:	bne	36528 <fputs@plt+0x25140>
   3370c:	add	r0, r9, r9, lsl #2
   33710:	mov	r2, r4
   33714:	ldr	r9, [r2, r0, lsl #3]!
   33718:	ldr	r3, [r2, #4]
   3371c:	b	3652c <fputs@plt+0x25144>
   33720:	str	r4, [sp, #108]	; 0x6c
   33724:	ldmib	r7, {r0, r5}
   33728:	ldr	r1, [sp, #128]	; 0x80
   3372c:	ldr	r1, [r1, #56]	; 0x38
   33730:	ldr	r4, [r1, r0, lsl #2]
   33734:	ldr	r9, [r4, #16]
   33738:	ldrb	r0, [r4, #4]
   3373c:	cmp	r0, #0
   33740:	beq	367ac <fputs@plt+0x253c4>
   33744:	sub	r1, fp, #80	; 0x50
   33748:	mov	r0, r9
   3374c:	bl	39530 <fputs@plt+0x28148>
   33750:	ldr	r6, [sp, #120]	; 0x78
   33754:	ldr	r0, [r6, #92]	; 0x5c
   33758:	ldr	r1, [fp, #-80]	; 0xffffffb0
   3375c:	cmp	r1, r0
   33760:	bls	367d8 <fputs@plt+0x253f0>
   33764:	b	384a8 <fputs@plt+0x270c0>
   33768:	ldr	r1, [sp, #128]	; 0x80
   3376c:	ldr	r0, [r1, #116]	; 0x74
   33770:	add	r0, r0, #1
   33774:	str	r0, [r1, #116]	; 0x74
   33778:	str	r8, [sp, #136]	; 0x88
   3377c:	mov	r6, r4
   33780:	ldr	r0, [r7, #4]
   33784:	ldr	r5, [sp, #128]	; 0x80
   33788:	ldr	r1, [r5, #56]	; 0x38
   3378c:	ldr	r4, [r1, r0, lsl #2]
   33790:	mov	r0, #1
   33794:	str	r0, [sp, #144]	; 0x90
   33798:	ldrb	r0, [r4]
   3379c:	cmp	r0, #1
   337a0:	bne	33ab8 <fputs@plt+0x226d0>
   337a4:	add	r1, sp, #144	; 0x90
   337a8:	mov	r0, r4
   337ac:	bl	3ae98 <fputs@plt+0x29ab0>
   337b0:	mov	sl, r0
   337b4:	b	33ad4 <fputs@plt+0x226ec>
   337b8:	str	r8, [sp, #136]	; 0x88
   337bc:	ldmib	r7, {r0, r1}
   337c0:	ldr	r2, [sp, #128]	; 0x80
   337c4:	ldr	r2, [r2, #56]	; 0x38
   337c8:	mov	r3, r4
   337cc:	ldr	r4, [r2, r0, lsl #2]
   337d0:	add	r0, r1, r1, lsl #2
   337d4:	str	r3, [sp, #108]	; 0x6c
   337d8:	add	r5, r3, r0, lsl #3
   337dc:	ldrb	r0, [r7, #3]
   337e0:	tst	r0, #1
   337e4:	beq	337f8 <fputs@plt+0x22410>
   337e8:	ldr	r1, [sp, #128]	; 0x80
   337ec:	ldr	r0, [r1, #92]	; 0x5c
   337f0:	add	r0, r0, #1
   337f4:	str	r0, [r1, #92]	; 0x5c
   337f8:	ldrb	r0, [r5, #9]
   337fc:	tst	r0, #64	; 0x40
   33800:	ldr	r8, [sp, #124]	; 0x7c
   33804:	ldr	r6, [sp, #120]	; 0x78
   33808:	beq	3381c <fputs@plt+0x22434>
   3380c:	mov	r0, r5
   33810:	bl	186a8 <fputs@plt+0x72c0>
   33814:	cmp	r0, #0
   33818:	bne	38640 <fputs@plt+0x27258>
   3381c:	ldrb	r0, [r7]
   33820:	cmp	r0, #109	; 0x6d
   33824:	bne	3665c <fputs@plt+0x25274>
   33828:	mov	r0, r4
   3382c:	mov	r1, r5
   33830:	bl	3afbc <fputs@plt+0x29bd4>
   33834:	mov	sl, r0
   33838:	ldr	r8, [sp, #136]	; 0x88
   3383c:	b	366bc <fputs@plt+0x252d4>
   33840:	mov	r9, r4
   33844:	ldr	r0, [r7, #4]
   33848:	ldr	r5, [sp, #128]	; 0x80
   3384c:	ldr	r1, [r5, #56]	; 0x38
   33850:	ldr	r4, [r1, r0, lsl #2]
   33854:	mov	r0, r4
   33858:	bl	3ae68 <fputs@plt+0x29a80>
   3385c:	cmp	r0, #0
   33860:	bne	38474 <fputs@plt+0x2708c>
   33864:	ldrb	r0, [r4, #2]
   33868:	cmp	r0, #0
   3386c:	beq	36920 <fputs@plt+0x25538>
   33870:	ldr	r0, [r7, #8]
   33874:	add	r0, r0, r0, lsl #2
   33878:	mov	r4, r9
   3387c:	add	r0, r9, r0, lsl #3
   33880:	bl	18e70 <fputs@plt+0x7a88>
   33884:	b	370b4 <fputs@plt+0x25ccc>
   33888:	mov	r9, r4
   3388c:	ldr	r5, [sp, #128]	; 0x80
   33890:	mov	r0, r5
   33894:	mov	r1, r7
   33898:	bl	38e24 <fputs@plt+0x27a3c>
   3389c:	mov	r4, r0
   338a0:	mov	r1, #0
   338a4:	mov	r0, #0
   338a8:	str	r0, [sp, #112]	; 0x70
   338ac:	str	r1, [sp, #144]	; 0x90
   338b0:	ldrb	r0, [r7]
   338b4:	mov	r2, #2
   338b8:	cmp	r0, #122	; 0x7a
   338bc:	movweq	r2, #1
   338c0:	ldr	r0, [r7, #4]
   338c4:	ldr	r6, [sp, #120]	; 0x78
   338c8:	ldr	r1, [r6, #16]
   338cc:	add	r0, r1, r0, lsl #4
   338d0:	ldr	r0, [r0, #4]
   338d4:	add	r1, sp, #144	; 0x90
   338d8:	bl	39d4c <fputs@plt+0x28964>
   338dc:	cmp	r0, #0
   338e0:	bne	38434 <fputs@plt+0x2704c>
   338e4:	ldr	r0, [sp, #144]	; 0x90
   338e8:	asr	r1, r0, #31
   338ec:	strd	r0, [r4]
   338f0:	b	36134 <fputs@plt+0x24d4c>
   338f4:	mov	r0, r6
   338f8:	bl	18e70 <fputs@plt+0x7a88>
   338fc:	mov	r4, sl
   33900:	add	r7, r7, #20
   33904:	b	32e54 <fputs@plt+0x21a6c>
   33908:	cmp	r0, #66	; 0x42
   3390c:	bne	33978 <fputs@plt+0x22590>
   33910:	tst	r6, #2
   33914:	bne	33944 <fputs@plt+0x2255c>
   33918:	ands	r0, r6, #12
   3391c:	beq	33944 <fputs@plt+0x2255c>
   33920:	mov	r0, r7
   33924:	ldr	r1, [sp, #96]	; 0x60
   33928:	mov	r2, #1
   3392c:	bl	316d0 <fputs@plt+0x202e8>
   33930:	movw	r0, #33279	; 0x81ff
   33934:	and	r0, r6, r0
   33938:	ldrh	r1, [r8]
   3393c:	and	r1, r1, #32256	; 0x7e00
   33940:	orr	r6, r1, r0
   33944:	tst	r4, #2
   33948:	bne	33978 <fputs@plt+0x22590>
   3394c:	ands	r0, r4, #12
   33950:	beq	33978 <fputs@plt+0x22590>
   33954:	mov	r0, r5
   33958:	ldr	r1, [sp, #96]	; 0x60
   3395c:	mov	r2, #1
   33960:	bl	316d0 <fputs@plt+0x202e8>
   33964:	movw	r0, #33279	; 0x81ff
   33968:	and	r0, r4, r0
   3396c:	ldrh	r1, [r9]
   33970:	and	r1, r1, #32256	; 0x7e00
   33974:	orr	r4, r1, r0
   33978:	tst	r6, #16384	; 0x4000
   3397c:	beq	33990 <fputs@plt+0x225a8>
   33980:	mov	r0, r7
   33984:	bl	186a8 <fputs@plt+0x72c0>
   33988:	movw	r0, #49151	; 0xbfff
   3398c:	and	r6, r6, r0
   33990:	tst	r4, #16384	; 0x4000
   33994:	beq	339a8 <fputs@plt+0x225c0>
   33998:	mov	r0, r5
   3399c:	bl	186a8 <fputs@plt+0x72c0>
   339a0:	movw	r0, #49151	; 0xbfff
   339a4:	and	r4, r4, r0
   339a8:	ldr	r2, [sl, #16]
   339ac:	mov	r0, r5
   339b0:	mov	r1, r7
   339b4:	mov	r7, sl
   339b8:	bl	39360 <fputs@plt+0x27f78>
   339bc:	ldr	r3, [sp, #132]	; 0x84
   339c0:	b	33a80 <fputs@plt+0x22698>
   339c4:	mov	r6, r7
   339c8:	mov	r7, #1
   339cc:	tst	r4, #1
   339d0:	mvneq	r7, #0
   339d4:	ldr	r0, [r5, #16]
   339d8:	bl	3a3c8 <fputs@plt+0x28fe0>
   339dc:	mov	r9, r0
   339e0:	ldr	r0, [r5, #24]
   339e4:	ldr	r1, [r6, #12]
   339e8:	ldr	r2, [r6, #16]
   339ec:	strb	r7, [sp, #154]	; 0x9a
   339f0:	strh	r2, [sp, #152]	; 0x98
   339f4:	str	r0, [sp, #144]	; 0x90
   339f8:	add	r0, r1, r1, lsl #2
   339fc:	ldr	r1, [sp, #108]	; 0x6c
   33a00:	add	r0, r1, r0, lsl #3
   33a04:	str	r0, [sp, #148]	; 0x94
   33a08:	ldrb	r1, [r0, #9]
   33a0c:	tst	r1, #64	; 0x40
   33a10:	blne	186a8 <fputs@plt+0x72c0>
   33a14:	mov	r7, #0
   33a18:	strb	r7, [sp, #158]	; 0x9e
   33a1c:	ldr	r0, [r5, #16]
   33a20:	sub	r1, fp, #80	; 0x50
   33a24:	str	r7, [sp]
   33a28:	str	r1, [sp, #4]
   33a2c:	add	r1, sp, #144	; 0x90
   33a30:	mov	r2, #0
   33a34:	mov	r3, #0
   33a38:	bl	39ee8 <fputs@plt+0x28b00>
   33a3c:	cmp	r0, #0
   33a40:	bne	384f4 <fputs@plt+0x2710c>
   33a44:	mov	r6, r8
   33a48:	cmp	r9, #0
   33a4c:	beq	36b68 <fputs@plt+0x25780>
   33a50:	mov	r7, #1
   33a54:	ldrb	r0, [sp, #158]	; 0x9e
   33a58:	cmp	r0, #0
   33a5c:	ldr	r8, [sp, #100]	; 0x64
   33a60:	bne	37320 <fputs@plt+0x25f38>
   33a64:	b	373b8 <fputs@plt+0x25fd0>
   33a68:	and	r0, r6, r4
   33a6c:	mvn	r0, r0
   33a70:	orr	r0, r0, r4, lsr #8
   33a74:	and	r0, r0, #1
   33a78:	ldr	r3, [sp, #132]	; 0x84
   33a7c:	mov	r7, sl
   33a80:	ldrb	r1, [r7]
   33a84:	sub	r1, r1, #78	; 0x4e
   33a88:	cmp	r1, #4
   33a8c:	bhi	36840 <fputs@plt+0x25458>
   33a90:	add	r2, pc, #0
   33a94:	ldr	pc, [r2, r1, lsl #2]
   33a98:	andeq	r3, r3, ip, lsr #21
   33a9c:	andeq	r6, r3, ip, asr #16
   33aa0:	andeq	r6, r3, r8, asr r8
   33aa4:	andeq	r6, r3, r8, ror #16
   33aa8:	andeq	r6, r3, ip, ror r8
   33aac:	cmp	r0, #0
   33ab0:	movwne	r0, #1
   33ab4:	b	36880 <fputs@plt+0x25498>
   33ab8:	ldr	r0, [r4, #16]
   33abc:	add	r1, sp, #144	; 0x90
   33ac0:	bl	3af0c <fputs@plt+0x29b24>
   33ac4:	mov	sl, r0
   33ac8:	mov	r0, #0
   33acc:	str	r0, [r4, #56]	; 0x38
   33ad0:	strb	r0, [r4, #3]
   33ad4:	ldr	r9, [sp, #92]	; 0x5c
   33ad8:	ldr	r0, [sp, #124]	; 0x7c
   33adc:	cmp	sl, #0
   33ae0:	bne	38424 <fputs@plt+0x2703c>
   33ae4:	ldr	r0, [sp, #144]	; 0x90
   33ae8:	strb	r0, [r4, #2]
   33aec:	mov	r1, #0
   33af0:	str	r1, [sp, #112]	; 0x70
   33af4:	cmp	r0, #0
   33af8:	beq	36fa4 <fputs@plt+0x25bbc>
   33afc:	ldr	r3, [sp, #132]	; 0x84
   33b00:	mov	r4, r6
   33b04:	ldr	r8, [sp, #136]	; 0x88
   33b08:	b	373dc <fputs@plt+0x25ff4>
   33b0c:	add	r1, sp, #144	; 0x90
   33b10:	sub	r3, fp, #52	; 0x34
   33b14:	mov	r2, #183	; 0xb7
   33b18:	bl	3a4c4 <fputs@plt+0x290dc>
   33b1c:	cmp	r0, #0
   33b20:	beq	38624 <fputs@plt+0x2723c>
   33b24:	mov	r5, r0
   33b28:	ldrb	r0, [r4, #9]
   33b2c:	tst	r0, #64	; 0x40
   33b30:	movne	r0, r4
   33b34:	blne	186a8 <fputs@plt+0x72c0>
   33b38:	ldr	r1, [r4, #12]
   33b3c:	ldr	r2, [r4, #16]
   33b40:	ldr	r0, [r6, #24]
   33b44:	mov	r3, r5
   33b48:	bl	3a550 <fputs@plt+0x29168>
   33b4c:	mov	r1, #0
   33b50:	strb	r1, [r5, #10]
   33b54:	ldrb	r0, [r7]
   33b58:	cmp	r0, #67	; 0x43
   33b5c:	mov	r4, #0
   33b60:	bne	36ba0 <fputs@plt+0x257b8>
   33b64:	ldrh	r0, [r5, #8]
   33b68:	cmp	r0, #0
   33b6c:	mov	r4, #0
   33b70:	beq	36ba0 <fputs@plt+0x257b8>
   33b74:	ldr	r0, [r5, #4]
   33b78:	add	r0, r0, #8
   33b7c:	mov	r2, #0
   33b80:	ldrb	r3, [r0]
   33b84:	tst	r3, #1
   33b88:	bne	36b9c <fputs@plt+0x257b4>
   33b8c:	add	r2, r2, #1
   33b90:	add	r0, r0, #40	; 0x28
   33b94:	ldrh	r3, [r5, #8]
   33b98:	cmp	r2, r3
   33b9c:	bcc	33b80 <fputs@plt+0x22798>
   33ba0:	mov	r4, #0
   33ba4:	b	36ba0 <fputs@plt+0x257b8>
   33ba8:	str	r4, [sp, #108]	; 0x6c
   33bac:	ldr	r0, [r7, #4]
   33bb0:	ldr	r5, [r7, #16]
   33bb4:	str	r0, [sp, #88]	; 0x58
   33bb8:	cmp	r0, #0
   33bbc:	str	r8, [sp, #136]	; 0x88
   33bc0:	str	r7, [sp, #104]	; 0x68
   33bc4:	beq	36d74 <fputs@plt+0x2598c>
   33bc8:	ldr	r0, [sp, #120]	; 0x78
   33bcc:	ldr	r7, [r0, #424]	; 0x1a8
   33bd0:	cmp	r7, #0
   33bd4:	beq	38354 <fputs@plt+0x26f6c>
   33bd8:	mov	r4, #1
   33bdc:	mov	r6, r7
   33be0:	ldr	r0, [r6], #8
   33be4:	mov	r1, r5
   33be8:	bl	15bb4 <fputs@plt+0x47cc>
   33bec:	cmp	r0, #0
   33bf0:	beq	37410 <fputs@plt+0x26028>
   33bf4:	add	r4, r4, #1
   33bf8:	ldr	r7, [r7, #24]
   33bfc:	cmp	r7, #0
   33c00:	bne	33bdc <fputs@plt+0x227f4>
   33c04:	b	38354 <fputs@plt+0x26f6c>
   33c08:	str	r8, [sp, #136]	; 0x88
   33c0c:	ldr	r1, [r7, #8]
   33c10:	cmp	r1, #0
   33c14:	ldr	r2, [sp, #120]	; 0x78
   33c18:	beq	33c28 <fputs@plt+0x22840>
   33c1c:	ldrb	r0, [r2, #27]
   33c20:	tst	r0, #2
   33c24:	bne	387e8 <fputs@plt+0x27400>
   33c28:	mov	r6, r4
   33c2c:	ldr	r0, [r7, #4]
   33c30:	ldr	r2, [r2, #16]
   33c34:	add	r0, r2, r0, lsl #4
   33c38:	ldr	r5, [r0, #4]
   33c3c:	cmp	r5, #0
   33c40:	ldr	r8, [sp, #124]	; 0x7c
   33c44:	beq	36f64 <fputs@plt+0x25b7c>
   33c48:	mov	r0, r5
   33c4c:	bl	17038 <fputs@plt+0x5c50>
   33c50:	mov	sl, r0
   33c54:	uxtb	r0, r0
   33c58:	cmp	r0, #5
   33c5c:	beq	38808 <fputs@plt+0x27420>
   33c60:	cmp	sl, #0
   33c64:	bne	387f0 <fputs@plt+0x27408>
   33c68:	ldr	r0, [r7, #8]
   33c6c:	mov	r1, #0
   33c70:	str	r1, [sp, #112]	; 0x70
   33c74:	cmp	r0, #0
   33c78:	beq	33d2c <fputs@plt+0x22944>
   33c7c:	ldr	r0, [sp, #128]	; 0x80
   33c80:	ldrb	r0, [r0, #89]	; 0x59
   33c84:	tst	r0, #16
   33c88:	beq	33d2c <fputs@plt+0x22944>
   33c8c:	ldr	r0, [sp, #120]	; 0x78
   33c90:	ldrb	r0, [r0, #67]	; 0x43
   33c94:	cmp	r0, #0
   33c98:	beq	33cac <fputs@plt+0x228c4>
   33c9c:	ldr	r0, [sp, #120]	; 0x78
   33ca0:	ldr	r0, [r0, #156]	; 0x9c
   33ca4:	cmp	r0, #2
   33ca8:	blt	33d2c <fputs@plt+0x22944>
   33cac:	ldr	r3, [sp, #128]	; 0x80
   33cb0:	ldr	r0, [r3, #104]	; 0x68
   33cb4:	cmp	r0, #0
   33cb8:	bne	33cd8 <fputs@plt+0x228f0>
   33cbc:	ldr	r2, [sp, #120]	; 0x78
   33cc0:	ldr	r0, [r2, #432]	; 0x1b0
   33cc4:	ldr	r1, [r2, #436]	; 0x1b4
   33cc8:	add	r1, r1, #1
   33ccc:	str	r1, [r2, #436]	; 0x1b4
   33cd0:	add	r0, r0, r1
   33cd4:	str	r0, [r3, #104]	; 0x68
   33cd8:	ldr	r0, [r3, #104]	; 0x68
   33cdc:	sub	r2, r0, #1
   33ce0:	ldr	r0, [sp, #120]	; 0x78
   33ce4:	mov	r1, #0
   33ce8:	bl	311c0 <fputs@plt+0x1fdd8>
   33cec:	str	r0, [sp, #112]	; 0x70
   33cf0:	cmp	r0, #0
   33cf4:	bne	33d0c <fputs@plt+0x22924>
   33cf8:	ldr	r0, [sp, #128]	; 0x80
   33cfc:	ldr	r1, [r0, #104]	; 0x68
   33d00:	mov	r0, r5
   33d04:	bl	39b88 <fputs@plt+0x287a0>
   33d08:	str	r0, [sp, #112]	; 0x70
   33d0c:	ldr	r0, [sp, #68]	; 0x44
   33d10:	ldrd	r0, [r0]
   33d14:	ldr	r2, [sp, #36]	; 0x24
   33d18:	strd	r0, [r2]
   33d1c:	ldr	r0, [sp, #60]	; 0x3c
   33d20:	ldrd	r0, [r0]
   33d24:	ldr	r2, [sp, #32]
   33d28:	strd	r0, [r2]
   33d2c:	add	r2, sp, #144	; 0x90
   33d30:	mov	r0, r5
   33d34:	mov	r1, #1
   33d38:	bl	172e4 <fputs@plt+0x5efc>
   33d3c:	ldr	r0, [r7, #4]
   33d40:	ldr	r1, [sp, #120]	; 0x78
   33d44:	ldr	r1, [r1, #16]
   33d48:	add	r0, r1, r0, lsl #4
   33d4c:	ldr	r0, [r0, #12]
   33d50:	ldr	r0, [r0, #4]
   33d54:	b	36f6c <fputs@plt+0x25b84>
   33d58:	str	r8, [sp, #136]	; 0x88
   33d5c:	mov	r6, r4
   33d60:	ldr	r0, [r7, #4]
   33d64:	ldr	r5, [sp, #128]	; 0x80
   33d68:	ldr	r1, [r5, #56]	; 0x38
   33d6c:	ldr	r4, [r1, r0, lsl #2]
   33d70:	mov	r0, #0
   33d74:	str	r0, [sp, #140]	; 0x8c
   33d78:	add	r2, sp, #140	; 0x8c
   33d7c:	ldr	r0, [sp, #120]	; 0x78
   33d80:	mov	r1, r4
   33d84:	bl	3af58 <fputs@plt+0x29b70>
   33d88:	mov	sl, r0
   33d8c:	mov	r0, #0
   33d90:	str	r0, [r4, #56]	; 0x38
   33d94:	cmp	sl, #0
   33d98:	ldr	r9, [sp, #92]	; 0x5c
   33d9c:	ldr	r1, [sp, #124]	; 0x7c
   33da0:	bne	383e8 <fputs@plt+0x27000>
   33da4:	ldr	r0, [sp, #140]	; 0x8c
   33da8:	cmp	r0, #0
   33dac:	beq	33dc8 <fputs@plt+0x229e0>
   33db0:	str	r1, [sp, #124]	; 0x7c
   33db4:	mov	r0, #1
   33db8:	strb	r0, [r4, #2]
   33dbc:	mov	r0, #0
   33dc0:	str	r0, [sp, #112]	; 0x70
   33dc4:	b	369f0 <fputs@plt+0x25608>
   33dc8:	mov	r1, #0
   33dcc:	mov	r0, #0
   33dd0:	str	r0, [sp, #112]	; 0x70
   33dd4:	strb	r1, [r4, #2]
   33dd8:	ldrb	r0, [r7, #3]
   33ddc:	add	r0, r5, r0, lsl #2
   33de0:	ldr	r1, [r0, #108]	; 0x6c
   33de4:	add	r1, r1, #1
   33de8:	str	r1, [r0, #108]	; 0x6c
   33dec:	mov	r4, r6
   33df0:	ldr	r8, [sp, #136]	; 0x88
   33df4:	b	369cc <fputs@plt+0x255e4>
   33df8:	str	r8, [sp, #136]	; 0x88
   33dfc:	mvn	r0, #0
   33e00:	str	r0, [sp, #152]	; 0x98
   33e04:	mov	r5, #0
   33e08:	str	r5, [sp, #144]	; 0x90
   33e0c:	str	r0, [sp, #148]	; 0x94
   33e10:	ldmib	r7, {r1, r2}
   33e14:	ldr	r0, [sp, #44]	; 0x2c
   33e18:	str	r0, [sp]
   33e1c:	ldr	r6, [sp, #120]	; 0x78
   33e20:	mov	r0, r6
   33e24:	ldr	r3, [sp, #64]	; 0x40
   33e28:	bl	1e984 <fputs@plt+0xd59c>
   33e2c:	cmp	r0, #0
   33e30:	beq	33e50 <fputs@plt+0x22a68>
   33e34:	mov	sl, r0
   33e38:	cmp	r0, #5
   33e3c:	ldr	r0, [sp, #124]	; 0x7c
   33e40:	bne	38648 <fputs@plt+0x27260>
   33e44:	mov	r1, r4
   33e48:	mov	r0, #1
   33e4c:	str	r0, [sp, #144]	; 0x90
   33e50:	ldr	r0, [r7, #12]
   33e54:	add	r0, r0, r0, lsl #2
   33e58:	mov	r8, r4
   33e5c:	add	r4, r4, r0, lsl #3
   33e60:	add	r6, sp, #144	; 0x90
   33e64:	ldr	r2, [r6, -r5, lsl #2]
   33e68:	asr	r3, r2, #31
   33e6c:	mov	r0, r4
   33e70:	bl	18e28 <fputs@plt+0x7a40>
   33e74:	sub	r5, r5, #1
   33e78:	add	r4, r4, #40	; 0x28
   33e7c:	cmn	r5, #3
   33e80:	bne	33e64 <fputs@plt+0x22a7c>
   33e84:	mov	r0, #0
   33e88:	str	r0, [sp, #112]	; 0x70
   33e8c:	b	37230 <fputs@plt+0x25e48>
   33e90:	mov	r6, r4
   33e94:	ldr	r0, [sp, #128]	; 0x80
   33e98:	mov	r1, r7
   33e9c:	bl	38e24 <fputs@plt+0x27a3c>
   33ea0:	mov	r2, r7
   33ea4:	mov	r7, r0
   33ea8:	ldr	r0, [r2, #4]
   33eac:	str	r2, [sp, #104]	; 0x68
   33eb0:	ldr	r4, [r2, #12]
   33eb4:	ldr	r1, [sp, #120]	; 0x78
   33eb8:	ldr	r1, [r1, #16]
   33ebc:	add	r0, r1, r0, lsl #4
   33ec0:	ldr	r0, [r0, #4]
   33ec4:	str	r0, [sp, #108]	; 0x6c
   33ec8:	bl	13b28 <fputs@plt+0x2740>
   33ecc:	mov	r9, r0
   33ed0:	bl	17358 <fputs@plt+0x5f70>
   33ed4:	mov	sl, r0
   33ed8:	mov	r0, r9
   33edc:	bl	3bf08 <fputs@plt+0x2ab20>
   33ee0:	cmp	r0, #0
   33ee4:	mov	r5, r4
   33ee8:	moveq	r5, sl
   33eec:	cmn	r4, #1
   33ef0:	moveq	r5, sl
   33ef4:	cmp	r5, #5
   33ef8:	bne	33f24 <fputs@plt+0x22b3c>
   33efc:	mov	r0, r9
   33f00:	mov	r1, #1
   33f04:	bl	24014 <fputs@plt+0x12c2c>
   33f08:	bl	13690 <fputs@plt+0x22a8>
   33f0c:	cmp	r0, #0
   33f10:	beq	374d0 <fputs@plt+0x260e8>
   33f14:	mov	r0, r9
   33f18:	bl	2c7b0 <fputs@plt+0x1b3c8>
   33f1c:	cmp	r0, #0
   33f20:	beq	374d0 <fputs@plt+0x260e8>
   33f24:	cmp	r5, sl
   33f28:	beq	37a04 <fputs@plt+0x2661c>
   33f2c:	cmp	sl, #5
   33f30:	cmpne	r5, #5
   33f34:	bne	37a04 <fputs@plt+0x2661c>
   33f38:	str	r8, [sp, #136]	; 0x88
   33f3c:	ldr	r4, [sp, #120]	; 0x78
   33f40:	ldrb	r0, [r4, #67]	; 0x43
   33f44:	cmp	r0, #0
   33f48:	ldr	r8, [sp, #100]	; 0x64
   33f4c:	beq	38928 <fputs@plt+0x27540>
   33f50:	ldr	r0, [r4, #156]	; 0x9c
   33f54:	cmp	r0, #2
   33f58:	bge	38928 <fputs@plt+0x27540>
   33f5c:	cmp	sl, #5
   33f60:	bne	379cc <fputs@plt+0x265e4>
   33f64:	mov	r0, r9
   33f68:	bl	3bf48 <fputs@plt+0x2ab60>
   33f6c:	str	r0, [sp, #112]	; 0x70
   33f70:	cmp	r0, #0
   33f74:	ldr	r8, [sp, #136]	; 0x88
   33f78:	bne	37a04 <fputs@plt+0x2661c>
   33f7c:	mov	r0, r9
   33f80:	mov	r1, r5
   33f84:	bl	3c028 <fputs@plt+0x2ac40>
   33f88:	b	379ec <fputs@plt+0x26604>
   33f8c:	ldr	r0, [sp, #80]	; 0x50
   33f90:	ldr	r6, [sp, #120]	; 0x78
   33f94:	mov	r1, r6
   33f98:	bl	3c17c <fputs@plt+0x2ad94>
   33f9c:	cmp	r0, #0
   33fa0:	beq	370b4 <fputs@plt+0x25ccc>
   33fa4:	b	384bc <fputs@plt+0x270d4>
   33fa8:	str	r8, [sp, #136]	; 0x88
   33fac:	ldr	r0, [r7, #4]
   33fb0:	str	r7, [sp, #104]	; 0x68
   33fb4:	ldr	r1, [r7, #12]
   33fb8:	add	r2, r1, r1, lsl #2
   33fbc:	str	r4, [sp, #108]	; 0x6c
   33fc0:	mov	r3, r4
   33fc4:	ldr	r1, [r3, r2, lsl #3]!
   33fc8:	ldr	r3, [r3, #40]	; 0x28
   33fcc:	ldr	r6, [sp, #128]	; 0x80
   33fd0:	ldr	r7, [r6, #12]
   33fd4:	ldr	r6, [r6, #56]	; 0x38
   33fd8:	ldr	r8, [r6, r0, lsl #2]
   33fdc:	ldr	r4, [r8, #16]
   33fe0:	ldr	r5, [r4]
   33fe4:	ldr	r9, [r5]
   33fe8:	cmp	r3, #1
   33fec:	blt	34014 <fputs@plt+0x22c2c>
   33ff0:	ldr	r0, [sp, #108]	; 0x6c
   33ff4:	add	r0, r0, r2, lsl #3
   33ff8:	add	r2, r0, #80	; 0x50
   33ffc:	mov	r6, r3
   34000:	mov	r0, r7
   34004:	str	r2, [r0], #4
   34008:	add	r2, r2, #40	; 0x28
   3400c:	subs	r6, r6, #1
   34010:	bne	34004 <fputs@plt+0x22c1c>
   34014:	ldr	r0, [sp, #104]	; 0x68
   34018:	ldr	r2, [r0, #16]
   3401c:	ldr	r6, [r9, #32]
   34020:	str	r7, [sp]
   34024:	mov	r0, r4
   34028:	blx	r6
   3402c:	mov	sl, r0
   34030:	ldr	r0, [sp, #128]	; 0x80
   34034:	mov	r1, r5
   34038:	bl	310d8 <fputs@plt+0x1fcf0>
   3403c:	cmp	sl, #0
   34040:	bne	38490 <fputs@plt+0x270a8>
   34044:	ldr	r1, [r9, #40]	; 0x28
   34048:	mov	r0, r4
   3404c:	blx	r1
   34050:	mov	r2, #0
   34054:	mov	r1, #0
   34058:	str	r1, [sp, #112]	; 0x70
   3405c:	strb	r2, [r8, #2]
   34060:	cmp	r0, #0
   34064:	beq	370d8 <fputs@plt+0x25cf0>
   34068:	ldr	r8, [sp, #136]	; 0x88
   3406c:	b	373d0 <fputs@plt+0x25fe8>
   34070:	mov	r2, r4
   34074:	ldr	r0, [r7, #16]
   34078:	ldr	r4, [r0, #8]
   3407c:	mov	sl, #6
   34080:	cmp	r4, #0
   34084:	beq	38650 <fputs@plt+0x27268>
   34088:	ldr	r0, [r4]
   3408c:	cmp	r0, #0
   34090:	ldr	r6, [sp, #120]	; 0x78
   34094:	ldr	r5, [sp, #128]	; 0x80
   34098:	beq	383ac <fputs@plt+0x26fc4>
   3409c:	ldr	r1, [r0, #52]	; 0x34
   340a0:	cmp	r1, #0
   340a4:	beq	37048 <fputs@plt+0x25c60>
   340a8:	str	r8, [sp, #136]	; 0x88
   340ac:	str	r2, [sp, #108]	; 0x6c
   340b0:	mov	r2, r5
   340b4:	mov	r5, r7
   340b8:	ldr	r1, [r7, #8]
   340bc:	ldr	r2, [r2, #12]
   340c0:	ldrb	r8, [r6, #74]	; 0x4a
   340c4:	cmp	r1, #1
   340c8:	blt	340f4 <fputs@plt+0x22d0c>
   340cc:	ldr	r3, [r5, #12]
   340d0:	add	r3, r3, r3, lsl #2
   340d4:	ldr	r7, [sp, #108]	; 0x6c
   340d8:	add	r3, r7, r3, lsl #3
   340dc:	mov	r7, r2
   340e0:	mov	r6, r1
   340e4:	str	r3, [r7], #4
   340e8:	subs	r6, r6, #1
   340ec:	add	r3, r3, #40	; 0x28
   340f0:	bne	340e4 <fputs@plt+0x22cfc>
   340f4:	ldrb	r3, [r5, #3]
   340f8:	ldr	r6, [sp, #120]	; 0x78
   340fc:	strb	r3, [r6, #74]	; 0x4a
   34100:	ldr	r7, [r0, #52]	; 0x34
   34104:	add	r3, sp, #144	; 0x90
   34108:	mov	r0, r4
   3410c:	blx	r7
   34110:	mov	sl, r0
   34114:	strb	r8, [r6, #74]	; 0x4a
   34118:	ldr	r0, [sp, #128]	; 0x80
   3411c:	mov	r1, r4
   34120:	bl	310d8 <fputs@plt+0x1fcf0>
   34124:	cmp	sl, #0
   34128:	beq	37534 <fputs@plt+0x2614c>
   3412c:	uxtb	r0, sl
   34130:	cmp	r0, #19
   34134:	mov	r7, r5
   34138:	ldr	r4, [sp, #108]	; 0x6c
   3413c:	ldr	r8, [sp, #136]	; 0x88
   34140:	bne	387d0 <fputs@plt+0x273e8>
   34144:	ldr	r0, [r7, #16]
   34148:	ldrb	r0, [r0, #16]
   3414c:	cmp	r0, #0
   34150:	beq	387d0 <fputs@plt+0x273e8>
   34154:	ldrb	r0, [r7, #3]
   34158:	mov	r1, #0
   3415c:	str	r1, [sp, #112]	; 0x70
   34160:	cmp	r0, #4
   34164:	ldr	r5, [sp, #128]	; 0x80
   34168:	beq	32e50 <fputs@plt+0x21a68>
   3416c:	b	38964 <fputs@plt+0x2757c>
   34170:	ldr	r3, [sp, #132]	; 0x84
   34174:	sub	r0, r7, r3
   34178:	asr	r0, r0, #2
   3417c:	movw	r1, #52429	; 0xcccd
   34180:	movt	r1, #52428	; 0xcccc
   34184:	mul	r0, r0, r1
   34188:	ldr	r1, [r7, #4]
   3418c:	add	r1, r1, r1, lsl #2
   34190:	mov	r2, r4
   34194:	str	r0, [r2, r1, lsl #3]!
   34198:	asr	r0, r0, #31
   3419c:	str	r0, [r2, #4]
   341a0:	mov	r0, #4
   341a4:	strh	r0, [r2, #8]
   341a8:	b	373dc <fputs@plt+0x25ff4>
   341ac:	ldr	r0, [r7, #4]
   341b0:	add	r0, r0, r0, lsl #2
   341b4:	mov	r1, r4
   341b8:	ldr	r0, [r1, r0, lsl #3]!
   341bc:	mov	r2, #128	; 0x80
   341c0:	strh	r2, [r1, #8]
   341c4:	add	r0, r0, r0, lsl #2
   341c8:	ldr	r1, [sp, #132]	; 0x84
   341cc:	b	34370 <fputs@plt+0x22f88>
   341d0:	ldr	r0, [r7, #4]
   341d4:	ldr	r1, [r7, #12]
   341d8:	add	r0, r0, r0, lsl #2
   341dc:	sub	r1, r1, #1
   341e0:	mov	r2, r4
   341e4:	str	r1, [r2, r0, lsl #3]!
   341e8:	asr	r0, r1, #31
   341ec:	str	r0, [r2, #4]
   341f0:	mov	r0, #4
   341f4:	strh	r0, [r2, #8]
   341f8:	b	364d0 <fputs@plt+0x250e8>
   341fc:	ldr	r0, [r7, #4]
   34200:	add	r0, r0, r0, lsl #2
   34204:	mov	r1, r4
   34208:	ldr	r0, [r1, r0, lsl #3]!
   3420c:	add	r0, r0, r0, lsl #2
   34210:	ldr	r3, [sp, #132]	; 0x84
   34214:	add	r0, r3, r0, lsl #2
   34218:	ldr	r0, [r0, #8]
   3421c:	mov	r2, #128	; 0x80
   34220:	strh	r2, [r1, #8]
   34224:	b	373e0 <fputs@plt+0x25ff8>
   34228:	ldr	r0, [r7, #4]
   3422c:	add	r0, r0, r0, lsl #2
   34230:	mov	r1, r4
   34234:	ldr	r0, [r1, r0, lsl #3]!
   34238:	mov	r2, r7
   3423c:	ldr	r7, [sp, #132]	; 0x84
   34240:	sub	r2, r2, r7
   34244:	asr	r2, r2, #2
   34248:	movw	r3, #52429	; 0xcccd
   3424c:	movt	r3, #52428	; 0xcccc
   34250:	mul	r2, r2, r3
   34254:	asr	r3, r2, #31
   34258:	strd	r2, [r1]
   3425c:	mov	r2, #4
   34260:	strh	r2, [r1, #8]
   34264:	add	r0, r0, r0, lsl #2
   34268:	add	r7, r7, r0, lsl #2
   3426c:	add	r7, r7, #20
   34270:	b	32e54 <fputs@plt+0x21a6c>
   34274:	ldr	r5, [r7, #4]
   34278:	ldr	r0, [r7, #8]
   3427c:	add	r0, r0, r0, lsl #2
   34280:	mov	r6, r4
   34284:	add	r4, r4, r0, lsl #3
   34288:	mov	r0, r4
   3428c:	bl	18e70 <fputs@plt+0x7a88>
   34290:	add	r0, r5, r5, lsl #2
   34294:	mov	r5, r6
   34298:	add	r0, r6, r0, lsl #3
   3429c:	ldrb	r1, [r0, #8]
   342a0:	tst	r1, #1
   342a4:	bne	36ce4 <fputs@plt+0x258fc>
   342a8:	mov	r1, #4
   342ac:	strh	r1, [r4, #8]
   342b0:	bl	1884c <fputs@plt+0x7464>
   342b4:	mov	r3, #0
   342b8:	orr	r0, r0, r1
   342bc:	clz	r0, r0
   342c0:	lsr	r2, r0, #5
   342c4:	strd	r2, [r4]
   342c8:	b	36ce4 <fputs@plt+0x258fc>
   342cc:	ldr	r0, [r7, #12]
   342d0:	add	r0, r0, r0, lsl #2
   342d4:	add	r0, r4, r0, lsl #3
   342d8:	ldrb	r0, [r0, #8]
   342dc:	tst	r0, #1
   342e0:	beq	32e50 <fputs@plt+0x21a68>
   342e4:	str	r8, [sp, #136]	; 0x88
   342e8:	ldr	r0, [r7, #4]
   342ec:	cmp	r0, #0
   342f0:	ldr	r9, [sp, #92]	; 0x5c
   342f4:	bne	38514 <fputs@plt+0x2712c>
   342f8:	ldr	r5, [sp, #128]	; 0x80
   342fc:	ldr	r4, [r5, #176]	; 0xb0
   34300:	cmp	r4, #0
   34304:	ldr	r1, [sp, #124]	; 0x7c
   34308:	beq	3857c <fputs@plt+0x27194>
   3430c:	ldr	r0, [r4, #4]
   34310:	str	r0, [r5, #176]	; 0xb0
   34314:	ldr	r1, [r5, #92]	; 0x5c
   34318:	ldr	r0, [r5, #184]	; 0xb8
   3431c:	sub	r0, r0, #1
   34320:	str	r0, [r5, #184]	; 0xb8
   34324:	ldr	r0, [sp, #120]	; 0x78
   34328:	bl	307c0 <fputs@plt+0x1f3d8>
   3432c:	mov	r0, r4
   34330:	bl	307d4 <fputs@plt+0x1f3ec>
   34334:	ldm	r9, {r1, r2}
   34338:	str	r2, [sp, #124]	; 0x7c
   3433c:	str	r1, [sp, #100]	; 0x64
   34340:	ldr	r1, [r7, #8]
   34344:	cmp	r1, #4
   34348:	ldr	r8, [sp, #136]	; 0x88
   3434c:	bne	34364 <fputs@plt+0x22f7c>
   34350:	ldr	r1, [r5, #4]
   34354:	add	r0, r0, r0, lsl #2
   34358:	add	r0, r1, r0, lsl #2
   3435c:	ldr	r0, [r0, #8]
   34360:	sub	r0, r0, #1
   34364:	ldmib	r5, {r1, r4}
   34368:	add	r0, r0, r0, lsl #2
   3436c:	str	r1, [sp, #132]	; 0x84
   34370:	add	r7, r1, r0, lsl #2
   34374:	add	r7, r7, #20
   34378:	b	32e54 <fputs@plt+0x21a6c>
   3437c:	ldr	r0, [sp, #128]	; 0x80
   34380:	mov	r1, r7
   34384:	bl	38e24 <fputs@plt+0x27a3c>
   34388:	ldr	r2, [r7, #4]
   3438c:	b	34bf0 <fputs@plt+0x23808>
   34390:	ldr	r0, [sp, #128]	; 0x80
   34394:	mov	r1, r7
   34398:	bl	38e24 <fputs@plt+0x27a3c>
   3439c:	ldr	r1, [r7, #16]
   343a0:	ldrd	r2, [r1]
   343a4:	b	34f14 <fputs@plt+0x23b2c>
   343a8:	mov	r6, r4
   343ac:	ldr	r0, [sp, #128]	; 0x80
   343b0:	mov	r1, r7
   343b4:	bl	38e24 <fputs@plt+0x27a3c>
   343b8:	ldmib	r7, {r1, r2, r3}
   343bc:	movw	r4, #257	; 0x101
   343c0:	cmp	r1, #0
   343c4:	movweq	r4, #1
   343c8:	strh	r4, [r0, #8]
   343cc:	sub	r5, r3, r2
   343d0:	cmp	r5, #1
   343d4:	blt	37fc8 <fputs@plt+0x26be0>
   343d8:	mov	sl, r8
   343dc:	mov	r8, r6
   343e0:	add	r6, r0, #48	; 0x30
   343e4:	sub	r0, r6, #8
   343e8:	bl	18e70 <fputs@plt+0x7a88>
   343ec:	strh	r4, [r6], #40	; 0x28
   343f0:	sub	r5, r5, #1
   343f4:	cmp	r5, #0
   343f8:	bgt	343e4 <fputs@plt+0x22ffc>
   343fc:	mov	r4, r8
   34400:	mov	r8, sl
   34404:	add	r7, r7, #20
   34408:	b	32e54 <fputs@plt+0x21a6c>
   3440c:	ldr	r0, [r7, #4]
   34410:	add	r0, r0, r0, lsl #2
   34414:	add	r0, r4, r0, lsl #3
   34418:	ldrh	r1, [r0, #8]
   3441c:	orr	r1, r1, #1
   34420:	bic	r1, r1, #128	; 0x80
   34424:	b	35370 <fputs@plt+0x23f88>
   34428:	ldr	r0, [sp, #128]	; 0x80
   3442c:	mov	r1, r7
   34430:	bl	38e24 <fputs@plt+0x27a3c>
   34434:	mov	r5, r4
   34438:	mov	r4, r0
   3443c:	ldr	r2, [r7, #4]
   34440:	ldr	r1, [r7, #16]
   34444:	mov	r0, #0
   34448:	str	r0, [sp]
   3444c:	mov	r0, r4
   34450:	mov	r3, #0
   34454:	bl	18c20 <fputs@plt+0x7838>
   34458:	ldr	r0, [sp, #96]	; 0x60
   3445c:	strb	r0, [r4, #10]
   34460:	b	36ce4 <fputs@plt+0x258fc>
   34464:	mov	r6, r4
   34468:	ldr	r5, [sp, #128]	; 0x80
   3446c:	ldr	r0, [r5, #60]	; 0x3c
   34470:	ldr	r1, [r7, #4]
   34474:	add	r1, r1, r1, lsl #2
   34478:	add	r0, r0, r1, lsl #3
   3447c:	sub	r4, r0, #40	; 0x28
   34480:	mov	r0, r4
   34484:	bl	38e64 <fputs@plt+0x27a7c>
   34488:	cmp	r0, #0
   3448c:	bne	38660 <fputs@plt+0x27278>
   34490:	mov	r0, r5
   34494:	mov	r1, r7
   34498:	bl	38e24 <fputs@plt+0x27a3c>
   3449c:	mov	r1, r4
   344a0:	mov	r2, #2048	; 0x800
   344a4:	bl	38e9c <fputs@plt+0x27ab4>
   344a8:	b	37fc8 <fputs@plt+0x26be0>
   344ac:	str	r8, [sp, #136]	; 0x88
   344b0:	ldmib	r7, {r0, r1}
   344b4:	mov	r2, r4
   344b8:	ldr	r6, [r7, #12]
   344bc:	add	r1, r1, r1, lsl #2
   344c0:	add	r4, r4, r1, lsl #3
   344c4:	add	r0, r0, r0, lsl #2
   344c8:	mov	r8, r2
   344cc:	add	r5, r2, r0, lsl #3
   344d0:	b	344e4 <fputs@plt+0x230fc>
   344d4:	subs	r6, r6, #1
   344d8:	add	r4, r4, #40	; 0x28
   344dc:	add	r5, r5, #40	; 0x28
   344e0:	beq	37230 <fputs@plt+0x25e48>
   344e4:	mov	r0, r4
   344e8:	mov	r1, r5
   344ec:	bl	38efc <fputs@plt+0x27b14>
   344f0:	ldrb	r0, [r4, #9]
   344f4:	tst	r0, #16
   344f8:	beq	344d4 <fputs@plt+0x230ec>
   344fc:	mov	r0, r4
   34500:	bl	18a1c <fputs@plt+0x7634>
   34504:	cmp	r0, #0
   34508:	beq	344d4 <fputs@plt+0x230ec>
   3450c:	b	388bc <fputs@plt+0x274d4>
   34510:	str	r8, [sp, #136]	; 0x88
   34514:	ldmib	r7, {r0, r1}
   34518:	mov	r2, r4
   3451c:	ldr	r6, [r7, #12]
   34520:	add	r1, r1, r1, lsl #2
   34524:	add	r4, r4, r1, lsl #3
   34528:	add	r0, r0, r0, lsl #2
   3452c:	mov	r8, r2
   34530:	add	r5, r2, r0, lsl #3
   34534:	mov	r0, r4
   34538:	mov	r1, r5
   3453c:	mov	r2, #4096	; 0x1000
   34540:	bl	38e9c <fputs@plt+0x27ab4>
   34544:	ldrb	r0, [r4, #9]
   34548:	tst	r0, #16
   3454c:	beq	34560 <fputs@plt+0x23178>
   34550:	mov	r0, r4
   34554:	bl	18a1c <fputs@plt+0x7634>
   34558:	cmp	r0, #0
   3455c:	bne	388bc <fputs@plt+0x274d4>
   34560:	cmp	r6, #0
   34564:	beq	37230 <fputs@plt+0x25e48>
   34568:	add	r5, r5, #40	; 0x28
   3456c:	add	r4, r4, #40	; 0x28
   34570:	sub	r6, r6, #1
   34574:	b	34534 <fputs@plt+0x2314c>
   34578:	ldr	r1, [r7, #4]
   3457c:	ldr	r0, [r7, #8]
   34580:	add	r0, r0, r0, lsl #2
   34584:	add	r0, r4, r0, lsl #3
   34588:	add	r1, r1, r1, lsl #2
   3458c:	add	r1, r4, r1, lsl #3
   34590:	b	35c58 <fputs@plt+0x24870>
   34594:	ldr	r1, [r7, #4]
   34598:	ldr	r0, [r7, #8]
   3459c:	add	r0, r0, r0, lsl #2
   345a0:	add	r0, r4, r0, lsl #3
   345a4:	add	r1, r1, r1, lsl #2
   345a8:	mov	r3, r4
   345ac:	ldr	r2, [r3, r1, lsl #3]!
   345b0:	ldr	r3, [r3, #4]
   345b4:	b	345d4 <fputs@plt+0x231ec>
   345b8:	ldr	r0, [r7, #4]
   345bc:	cmp	r0, #0
   345c0:	beq	32e50 <fputs@plt+0x21a68>
   345c4:	add	r0, r0, r0, lsl #2
   345c8:	add	r0, r4, r0, lsl #3
   345cc:	mov	r2, #0
   345d0:	mov	r3, #0
   345d4:	bl	18e28 <fputs@plt+0x7a40>
   345d8:	add	r7, r7, #20
   345dc:	b	32e54 <fputs@plt+0x21a6c>
   345e0:	str	r8, [sp, #136]	; 0x88
   345e4:	mov	r6, r4
   345e8:	ldrb	r4, [r7, #3]
   345ec:	mov	r0, #28
   345f0:	add	r2, r0, r4, lsl #2
   345f4:	mov	r5, #0
   345f8:	ldr	r0, [sp, #120]	; 0x78
   345fc:	mov	r3, #0
   34600:	bl	20bb8 <fputs@plt+0xf7d0>
   34604:	cmp	r0, #0
   34608:	ldr	r1, [sp, #124]	; 0x7c
   3460c:	beq	38484 <fputs@plt+0x2709c>
   34610:	str	r5, [r0]
   34614:	ldr	r1, [r7, #16]
   34618:	strb	r4, [r0, #26]
   3461c:	ldr	r2, [sp, #132]	; 0x84
   34620:	sub	r2, r7, r2
   34624:	asr	r2, r2, #2
   34628:	movw	r3, #52429	; 0xcccd
   3462c:	movt	r3, #52428	; 0xcccc
   34630:	mul	r2, r2, r3
   34634:	ldr	r3, [sp, #128]	; 0x80
   34638:	str	r3, [r0, #12]
   3463c:	str	r2, [r0, #16]
   34640:	str	r1, [r0, #4]
   34644:	str	r0, [r7, #16]
   34648:	movw	r0, #60452	; 0xec24
   3464c:	strh	r0, [r7]
   34650:	mov	r4, r6
   34654:	ldr	r8, [sp, #136]	; 0x88
   34658:	str	r8, [sp, #136]	; 0x88
   3465c:	ldr	r0, [r7, #12]
   34660:	ldr	r5, [r7, #16]
   34664:	add	r0, r0, r0, lsl #2
   34668:	mov	r8, r4
   3466c:	add	r4, r4, r0, lsl #3
   34670:	ldr	r0, [r5]
   34674:	cmp	r0, r4
   34678:	beq	346b8 <fputs@plt+0x232d0>
   3467c:	str	r4, [r5]
   34680:	ldrb	r0, [r5, #26]
   34684:	cmp	r0, #0
   34688:	beq	346b8 <fputs@plt+0x232d0>
   3468c:	ldr	r1, [r7, #8]
   34690:	add	r1, r1, r0
   34694:	add	r1, r1, r1, lsl #2
   34698:	add	r1, r8, r1, lsl #3
   3469c:	sub	r1, r1, #40	; 0x28
   346a0:	add	r2, r5, #24
   346a4:	str	r1, [r2, r0, lsl #2]
   346a8:	sub	r1, r1, #40	; 0x28
   346ac:	sub	r0, r0, #1
   346b0:	cmp	r0, #0
   346b4:	bgt	346a4 <fputs@plt+0x232bc>
   346b8:	ldr	r0, [r5]
   346bc:	ldrh	r1, [r0, #8]
   346c0:	and	r1, r1, #15872	; 0x3e00
   346c4:	orr	r1, r1, #1
   346c8:	strh	r1, [r0, #8]
   346cc:	mov	r0, #0
   346d0:	strb	r0, [r5, #25]
   346d4:	ldr	r6, [sp, #92]	; 0x5c
   346d8:	ldr	r0, [sp, #100]	; 0x64
   346dc:	ldr	r1, [sp, #124]	; 0x7c
   346e0:	strd	r0, [r6]
   346e4:	ldrb	r1, [r5, #26]
   346e8:	ldr	r0, [r5, #4]
   346ec:	ldr	r3, [r0, #12]
   346f0:	add	r2, r5, #28
   346f4:	mov	r0, r5
   346f8:	blx	r3
   346fc:	ldrd	r0, [r6]
   34700:	str	r0, [sp, #100]	; 0x64
   34704:	ldrb	r0, [r5, #25]
   34708:	cmp	r0, #0
   3470c:	str	r1, [sp, #124]	; 0x7c
   34710:	beq	368ec <fputs@plt+0x25504>
   34714:	ldr	r0, [r5, #20]
   34718:	cmp	r0, #0
   3471c:	beq	34744 <fputs@plt+0x2335c>
   34720:	ldr	r0, [r5]
   34724:	bl	18740 <fputs@plt+0x7358>
   34728:	mov	r2, r0
   3472c:	movw	r1, #20776	; 0x5128
   34730:	movt	r1, #8
   34734:	ldr	r0, [sp, #128]	; 0x80
   34738:	bl	30f64 <fputs@plt+0x1fb7c>
   3473c:	ldr	r0, [r5, #20]
   34740:	str	r0, [sp, #112]	; 0x70
   34744:	ldr	r3, [r7, #4]
   34748:	ldr	r2, [r5, #16]
   3474c:	ldr	r0, [sp, #120]	; 0x78
   34750:	ldr	r1, [sp, #48]	; 0x30
   34754:	bl	3095c <fputs@plt+0x1f574>
   34758:	mov	r6, #0
   3475c:	ldr	sl, [sp, #112]	; 0x70
   34760:	cmp	sl, #0
   34764:	beq	368f0 <fputs@plt+0x25508>
   34768:	b	387f4 <fputs@plt+0x2740c>
   3476c:	ldr	r0, [r7, #4]
   34770:	add	r5, r0, r0, lsl #2
   34774:	mov	r6, r4
   34778:	add	r4, r4, r5, lsl #3
   3477c:	mov	r0, r4
   34780:	bl	391c8 <fputs@plt+0x27de0>
   34784:	ldr	r0, [r6, r5, lsl #3]
   34788:	ldr	r1, [r7, #8]
   3478c:	adds	r0, r0, r1
   34790:	str	r0, [r6, r5, lsl #3]
   34794:	ldr	r0, [r4, #4]
   34798:	adc	r0, r0, r1, asr #31
   3479c:	str	r0, [r4, #4]
   347a0:	b	37fc8 <fputs@plt+0x26be0>
   347a4:	ldr	r0, [r7, #4]
   347a8:	add	r0, r0, r0, lsl #2
   347ac:	mov	r5, r4
   347b0:	add	r0, r4, r0, lsl #3
   347b4:	mov	r4, r0
   347b8:	ldrb	r1, [r4, #8]!
   347bc:	tst	r1, #4
   347c0:	bne	368d8 <fputs@plt+0x254f0>
   347c4:	mov	r1, #67	; 0x43
   347c8:	ldr	r2, [sp, #96]	; 0x60
   347cc:	bl	391f0 <fputs@plt+0x27e08>
   347d0:	ldrb	r0, [r4]
   347d4:	tst	r0, #4
   347d8:	bne	368d8 <fputs@plt+0x254f0>
   347dc:	ldr	r0, [r7, #8]
   347e0:	cmp	r0, #0
   347e4:	ldr	r3, [sp, #132]	; 0x84
   347e8:	mov	r4, r5
   347ec:	bne	373dc <fputs@plt+0x25ff4>
   347f0:	b	389f8 <fputs@plt+0x27610>
   347f4:	ldr	r0, [r7, #4]
   347f8:	add	r0, r0, r0, lsl #2
   347fc:	add	r0, r4, r0, lsl #3
   34800:	ldrb	r1, [r0, #8]
   34804:	tst	r1, #4
   34808:	beq	32e50 <fputs@plt+0x21a68>
   3480c:	bl	39274 <fputs@plt+0x27e8c>
   34810:	add	r7, r7, #20
   34814:	b	32e54 <fputs@plt+0x21a6c>
   34818:	ldr	r0, [r7, #4]
   3481c:	add	r0, r0, r0, lsl #2
   34820:	mov	r5, r4
   34824:	add	r4, r4, r0, lsl #3
   34828:	ldrb	r0, [r4, #9]
   3482c:	mov	r1, #0
   34830:	str	r1, [sp, #112]	; 0x70
   34834:	tst	r0, #64	; 0x40
   34838:	mov	sl, #0
   3483c:	beq	32e34 <fputs@plt+0x21a4c>
   34840:	mov	r0, r4
   34844:	bl	186a8 <fputs@plt+0x72c0>
   34848:	mov	sl, r0
   3484c:	b	32e34 <fputs@plt+0x21a4c>
   34850:	ldr	r0, [r7, #16]
   34854:	add	r0, r0, #4
   34858:	b	36e20 <fputs@plt+0x25a38>
   3485c:	ldr	r0, [r7, #12]
   34860:	str	r0, [sp, #88]	; 0x58
   34864:	cmp	r0, #1
   34868:	blt	36e1c <fputs@plt+0x25a34>
   3486c:	str	r4, [sp, #108]	; 0x6c
   34870:	str	r8, [sp, #136]	; 0x88
   34874:	ldrb	r0, [r7, #3]
   34878:	and	r0, r0, #1
   3487c:	rsb	r0, r0, #0
   34880:	ldr	r1, [sp, #76]	; 0x4c
   34884:	and	r5, r0, r1
   34888:	ldmib	r7, {r9, sl}
   3488c:	str	r7, [sp, #104]	; 0x68
   34890:	ldr	r4, [r7, #16]
   34894:	add	r6, r4, #20
   34898:	mov	r7, #0
   3489c:	cmp	r5, #0
   348a0:	mov	r1, r7
   348a4:	ldrne	r1, [r5, r7, lsl #2]
   348a8:	ldr	r0, [r4, #16]
   348ac:	ldrb	r8, [r0, r7]
   348b0:	ldr	r2, [r6, r7, lsl #2]
   348b4:	add	r0, r1, r9
   348b8:	add	r0, r0, r0, lsl #2
   348bc:	ldr	r3, [sp, #108]	; 0x6c
   348c0:	add	r0, r3, r0, lsl #3
   348c4:	add	r1, r1, sl
   348c8:	add	r1, r1, r1, lsl #2
   348cc:	add	r1, r3, r1, lsl #3
   348d0:	bl	39360 <fputs@plt+0x27f78>
   348d4:	cmp	r0, #0
   348d8:	bne	370c4 <fputs@plt+0x25cdc>
   348dc:	add	r7, r7, #1
   348e0:	ldr	r0, [sp, #88]	; 0x58
   348e4:	cmp	r0, r7
   348e8:	bne	3489c <fputs@plt+0x234b4>
   348ec:	mov	r0, #0
   348f0:	str	r0, [sp, #76]	; 0x4c
   348f4:	mov	r0, #0
   348f8:	str	r0, [sp, #72]	; 0x48
   348fc:	b	370d8 <fputs@plt+0x25cf0>
   34900:	ldr	r0, [sp, #72]	; 0x48
   34904:	cmn	r0, #1
   34908:	ble	36e2c <fputs@plt+0x25a44>
   3490c:	cmp	r0, #0
   34910:	ldr	r1, [sp, #132]	; 0x84
   34914:	beq	374d8 <fputs@plt+0x260f0>
   34918:	ldr	r0, [r7, #12]
   3491c:	add	r0, r0, r0, lsl #2
   34920:	b	36e38 <fputs@plt+0x25a50>
   34924:	ldr	r0, [r7, #4]
   34928:	ldr	r1, [sp, #128]	; 0x80
   3492c:	ldr	r1, [r1, #200]	; 0xc8
   34930:	ldrb	r2, [r1, r0]
   34934:	cmp	r2, #0
   34938:	bne	364dc <fputs@plt+0x250f4>
   3493c:	mov	r2, #1
   34940:	strb	r2, [r1, r0]
   34944:	add	r7, r7, #20
   34948:	b	32e54 <fputs@plt+0x21a6c>
   3494c:	mov	r6, r4
   34950:	ldmib	r7, {r0, r1}
   34954:	ldr	r4, [sp, #128]	; 0x80
   34958:	ldr	r2, [r4, #56]	; 0x38
   3495c:	ldr	r0, [r2, r0, lsl #2]
   34960:	str	r0, [fp, #-52]	; 0xffffffcc
   34964:	str	r1, [fp, #-48]	; 0xffffffd0
   34968:	sub	r0, fp, #52	; 0x34
   3496c:	sub	r1, fp, #48	; 0x30
   34970:	bl	394a0 <fputs@plt+0x280b8>
   34974:	mov	sl, #10
   34978:	str	r0, [sp, #112]	; 0x70
   3497c:	cmp	r0, #0
   34980:	str	r8, [sp, #136]	; 0x88
   34984:	str	r7, [sp, #104]	; 0x68
   34988:	bne	37fb8 <fputs@plt+0x26bd0>
   3498c:	ldr	r0, [r7, #12]
   34990:	add	r0, r0, r0, lsl #2
   34994:	add	r9, r6, r0, lsl #3
   34998:	ldr	r0, [fp, #-52]	; 0xffffffcc
   3499c:	ldr	r5, [r0, #16]
   349a0:	ldr	r1, [r0, #76]	; 0x4c
   349a4:	str	r1, [sp, #88]	; 0x58
   349a8:	ldr	r1, [r4, #72]	; 0x48
   349ac:	ldr	r2, [r0, #56]	; 0x38
   349b0:	cmp	r2, r1
   349b4:	bne	3757c <fputs@plt+0x26194>
   349b8:	mov	r3, r6
   349bc:	str	r6, [sp, #108]	; 0x6c
   349c0:	ldrh	r2, [r0, #14]
   349c4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   349c8:	cmp	r1, r2
   349cc:	add	r6, sp, #144	; 0x90
   349d0:	bge	37d20 <fputs@plt+0x26938>
   349d4:	add	r0, r0, r1, lsl #2
   349d8:	ldr	r0, [r0, #80]	; 0x50
   349dc:	str	r0, [fp, #-64]	; 0xffffffc0
   349e0:	ldr	r6, [sp, #108]	; 0x6c
   349e4:	b	37e64 <fputs@plt+0x26a7c>
   349e8:	ldr	r1, [r7, #16]
   349ec:	ldrb	r0, [r1]
   349f0:	cmp	r0, #0
   349f4:	beq	32e50 <fputs@plt+0x21a68>
   349f8:	ldr	r2, [r7, #4]
   349fc:	add	r2, r2, r2, lsl #2
   34a00:	mov	r6, r4
   34a04:	add	r4, r4, r2, lsl #3
   34a08:	add	r5, r1, #1
   34a0c:	uxtb	r1, r0
   34a10:	mov	r0, r4
   34a14:	ldr	r2, [sp, #96]	; 0x60
   34a18:	bl	391f0 <fputs@plt+0x27e08>
   34a1c:	add	r4, r4, #40	; 0x28
   34a20:	ldrb	r0, [r5], #1
   34a24:	cmp	r0, #0
   34a28:	bne	34a0c <fputs@plt+0x23624>
   34a2c:	b	37fc8 <fputs@plt+0x26be0>
   34a30:	str	r8, [sp, #136]	; 0x88
   34a34:	ldmib	r7, {r1, r2, r3}
   34a38:	str	r7, [sp, #104]	; 0x68
   34a3c:	ldr	r0, [r7, #16]
   34a40:	ldr	r5, [sp, #96]	; 0x60
   34a44:	add	r8, r3, r3, lsl #2
   34a48:	add	r1, r1, r1, lsl #2
   34a4c:	str	r4, [sp, #108]	; 0x6c
   34a50:	add	r7, r4, r1, lsl #3
   34a54:	add	r1, r2, r2, lsl #2
   34a58:	add	r9, r7, r1, lsl #3
   34a5c:	ldr	r1, [sp, #128]	; 0x80
   34a60:	ldrb	r1, [r1, #88]	; 0x58
   34a64:	str	r1, [sp, #24]
   34a68:	cmp	r0, #0
   34a6c:	beq	34aa0 <fputs@plt+0x236b8>
   34a70:	add	r6, r0, #1
   34a74:	mov	r4, r7
   34a78:	ldrb	r1, [r6, #-1]
   34a7c:	mov	r0, r4
   34a80:	mov	r2, r5
   34a84:	bl	391f0 <fputs@plt+0x27e08>
   34a88:	add	r0, r6, #1
   34a8c:	ldrb	r1, [r6]
   34a90:	add	r4, r4, #40	; 0x28
   34a94:	cmp	r1, #0
   34a98:	mov	r6, r0
   34a9c:	bne	34a78 <fputs@plt+0x23690>
   34aa0:	ldr	r0, [sp, #108]	; 0x6c
   34aa4:	add	r0, r0, r8, lsl #3
   34aa8:	str	r0, [sp, #28]
   34aac:	sub	r8, r9, #40	; 0x28
   34ab0:	mov	r0, #0
   34ab4:	str	r0, [sp, #52]	; 0x34
   34ab8:	mov	r0, #0
   34abc:	str	r0, [sp, #56]	; 0x38
   34ac0:	mov	sl, #0
   34ac4:	mov	r6, #0
   34ac8:	mov	r9, #0
   34acc:	str	r8, [sp, #88]	; 0x58
   34ad0:	ldr	r5, [sp, #24]
   34ad4:	b	34b30 <fputs@plt+0x23748>
   34ad8:	ldr	r0, [r8]
   34adc:	ldr	r1, [sp, #144]	; 0x90
   34ae0:	sub	r1, r1, r0
   34ae4:	str	r1, [sp, #144]	; 0x90
   34ae8:	ldr	r1, [sp, #52]	; 0x34
   34aec:	adds	r1, r1, r0
   34af0:	str	r1, [sp, #52]	; 0x34
   34af4:	ldr	r1, [sp, #56]	; 0x38
   34af8:	adc	r1, r1, r0, asr #31
   34afc:	str	r1, [sp, #56]	; 0x38
   34b00:	ldr	r0, [sp, #144]	; 0x90
   34b04:	adds	r6, r6, r0
   34b08:	adc	r9, r9, #0
   34b0c:	mov	r0, #1
   34b10:	cmp	r4, #128	; 0x80
   34b14:	movcs	r0, r4
   34b18:	movcs	r1, #0
   34b1c:	blcs	39960 <fputs@plt+0x28578>
   34b20:	add	sl, r0, sl
   34b24:	sub	r8, r8, #40	; 0x28
   34b28:	cmp	r8, r7
   34b2c:	bcc	36778 <fputs@plt+0x25390>
   34b30:	add	r2, sp, #144	; 0x90
   34b34:	mov	r0, r8
   34b38:	mov	r1, r5
   34b3c:	bl	3982c <fputs@plt+0x28444>
   34b40:	mov	r4, r0
   34b44:	str	r0, [r8, #28]
   34b48:	ldrb	r0, [r8, #9]
   34b4c:	tst	r0, #64	; 0x40
   34b50:	beq	34b00 <fputs@plt+0x23718>
   34b54:	orrs	r0, r6, r9
   34b58:	beq	34ad8 <fputs@plt+0x236f0>
   34b5c:	mov	r0, r8
   34b60:	bl	186a8 <fputs@plt+0x72c0>
   34b64:	cmp	r0, #0
   34b68:	beq	34b00 <fputs@plt+0x23718>
   34b6c:	b	38394 <fputs@plt+0x26fac>
   34b70:	ldr	r0, [r7, #4]
   34b74:	ldr	r5, [sp, #128]	; 0x80
   34b78:	ldr	r1, [r5, #56]	; 0x38
   34b7c:	ldr	r0, [r1, r0, lsl #2]
   34b80:	ldr	r0, [r0, #16]
   34b84:	mov	r2, #0
   34b88:	str	r2, [sp, #148]	; 0x94
   34b8c:	mov	r1, #0
   34b90:	str	r1, [sp, #112]	; 0x70
   34b94:	str	r2, [sp, #144]	; 0x90
   34b98:	add	r1, sp, #144	; 0x90
   34b9c:	bl	39a54 <fputs@plt+0x2866c>
   34ba0:	cmp	r0, #0
   34ba4:	bne	38408 <fputs@plt+0x27020>
   34ba8:	mov	r0, r5
   34bac:	mov	r1, r7
   34bb0:	bl	38e24 <fputs@plt+0x27a3c>
   34bb4:	ldr	r2, [sp, #144]	; 0x90
   34bb8:	ldr	r3, [sp, #148]	; 0x94
   34bbc:	b	34f14 <fputs@plt+0x23b2c>
   34bc0:	ldr	r0, [r7, #4]
   34bc4:	ldr	r1, [r7, #12]
   34bc8:	ldr	r2, [sp, #120]	; 0x78
   34bcc:	ldr	r2, [r2, #16]
   34bd0:	add	r0, r2, r0, lsl #4
   34bd4:	ldr	r0, [r0, #4]
   34bd8:	add	r2, sp, #144	; 0x90
   34bdc:	bl	172e4 <fputs@plt+0x5efc>
   34be0:	ldr	r0, [sp, #128]	; 0x80
   34be4:	mov	r1, r7
   34be8:	bl	38e24 <fputs@plt+0x27a3c>
   34bec:	ldr	r2, [sp, #144]	; 0x90
   34bf0:	asr	r3, r2, #31
   34bf4:	b	34f14 <fputs@plt+0x23b2c>
   34bf8:	mov	r9, r4
   34bfc:	ldmib	r7, {r0, r1, r2}
   34c00:	ldr	r6, [sp, #120]	; 0x78
   34c04:	ldr	r3, [r6, #16]
   34c08:	add	r4, r3, r0, lsl #4
   34c0c:	ldr	r0, [r4, #4]
   34c10:	bl	17934 <fputs@plt+0x654c>
   34c14:	mov	sl, r0
   34c18:	ldr	r0, [r7, #8]
   34c1c:	cmp	r0, #2
   34c20:	beq	37078 <fputs@plt+0x25c90>
   34c24:	cmp	r0, #1
   34c28:	ldr	r5, [sp, #128]	; 0x80
   34c2c:	bne	37088 <fputs@plt+0x25ca0>
   34c30:	ldr	r0, [r4, #12]
   34c34:	ldr	r1, [r7, #12]
   34c38:	str	r1, [r0]
   34c3c:	ldr	r0, [r6, #24]
   34c40:	orr	r0, r0, #2
   34c44:	str	r0, [r6, #24]
   34c48:	b	37088 <fputs@plt+0x25ca0>
   34c4c:	ldr	r1, [r7, #4]
   34c50:	ldr	r2, [sp, #128]	; 0x80
   34c54:	ldr	r2, [r2, #56]	; 0x38
   34c58:	ldr	r5, [r2, r1, lsl #2]
   34c5c:	cmp	r5, #0
   34c60:	beq	34c74 <fputs@plt+0x2388c>
   34c64:	ldr	r1, [r7, #8]
   34c68:	ldr	r2, [r5, #8]
   34c6c:	cmp	r2, r1
   34c70:	beq	36758 <fputs@plt+0x25370>
   34c74:	ldr	r5, [sp, #128]	; 0x80
   34c78:	ldrb	r1, [r5, #87]	; 0x57
   34c7c:	tst	r1, #1
   34c80:	str	r8, [sp, #136]	; 0x88
   34c84:	bne	38440 <fputs@plt+0x27058>
   34c88:	str	r4, [sp, #108]	; 0x6c
   34c8c:	mov	r2, r7
   34c90:	ldr	r6, [r7, #8]
   34c94:	ldr	r5, [r7, #12]
   34c98:	ldr	r1, [sp, #120]	; 0x78
   34c9c:	ldr	r1, [r1, #16]
   34ca0:	add	r1, r1, r5, lsl #4
   34ca4:	ldr	r9, [r1, #4]
   34ca8:	mov	sl, #0
   34cac:	cmp	r0, #55	; 0x37
   34cb0:	ldr	r8, [sp, #124]	; 0x7c
   34cb4:	bne	34ce4 <fputs@plt+0x238fc>
   34cb8:	ldr	r0, [r1, #12]
   34cbc:	ldrb	r0, [r0, #76]	; 0x4c
   34cc0:	mov	r3, r2
   34cc4:	ldrb	r1, [r2, #3]
   34cc8:	and	r1, r1, #8
   34ccc:	orr	sl, r1, #4
   34cd0:	ldr	r2, [sp, #128]	; 0x80
   34cd4:	ldrb	r1, [r2, #88]	; 0x58
   34cd8:	cmp	r0, r1
   34cdc:	strbcc	r0, [r2, #88]	; 0x58
   34ce0:	mov	r2, r3
   34ce4:	mov	r7, r2
   34ce8:	ldrb	r0, [r2, #3]
   34cec:	tst	r0, #16
   34cf0:	beq	34d08 <fputs@plt+0x23920>
   34cf4:	add	r4, r6, r6, lsl #2
   34cf8:	ldr	r6, [sp, #108]	; 0x6c
   34cfc:	add	r0, r6, r4, lsl #3
   34d00:	bl	391c8 <fputs@plt+0x27de0>
   34d04:	ldr	r6, [r6, r4, lsl #3]
   34d08:	ldrb	r0, [r7, #1]
   34d0c:	cmp	r0, #242	; 0xf2
   34d10:	beq	366d8 <fputs@plt+0x252f0>
   34d14:	mov	r4, #0
   34d18:	cmp	r0, #250	; 0xfa
   34d1c:	mov	r2, #0
   34d20:	bne	366e0 <fputs@plt+0x252f8>
   34d24:	ldr	r4, [r7, #16]
   34d28:	ldrh	r0, [r4, #6]
   34d2c:	ldrh	r1, [r4, #8]
   34d30:	add	r2, r1, r0
   34d34:	b	366e0 <fputs@plt+0x252f8>
   34d38:	str	r8, [sp, #136]	; 0x88
   34d3c:	mov	r5, r4
   34d40:	ldmib	r7, {r1, r2}
   34d44:	mov	r0, #1
   34d48:	str	r0, [sp]
   34d4c:	ldr	r0, [sp, #128]	; 0x80
   34d50:	mvn	r3, #0
   34d54:	bl	39be4 <fputs@plt+0x287fc>
   34d58:	cmp	r0, #0
   34d5c:	ldr	r8, [sp, #100]	; 0x64
   34d60:	beq	3842c <fputs@plt+0x27044>
   34d64:	mov	r2, r0
   34d68:	ldr	r0, [r7, #16]
   34d6c:	str	r0, [r2, #24]
   34d70:	ldr	r1, [r7, #12]
   34d74:	ldr	r6, [sp, #120]	; 0x78
   34d78:	mov	r0, r6
   34d7c:	bl	39d78 <fputs@plt+0x28990>
   34d80:	cmp	r0, #0
   34d84:	bne	38720 <fputs@plt+0x27338>
   34d88:	mov	r0, #0
   34d8c:	str	r0, [sp, #112]	; 0x70
   34d90:	mov	r4, r5
   34d94:	b	37234 <fputs@plt+0x25e4c>
   34d98:	ldr	r0, [r7, #4]
   34d9c:	ldr	r1, [sp, #128]	; 0x80
   34da0:	ldr	r1, [r1, #56]	; 0x38
   34da4:	ldr	r0, [r1, r0, lsl #2]
   34da8:	ldrd	r2, [r0, #32]
   34dac:	mov	r1, r4
   34db0:	adds	r4, r2, #1
   34db4:	adc	r5, r3, #0
   34db8:	strd	r4, [r0, #32]
   34dbc:	mov	r4, r1
   34dc0:	orrs	r0, r2, r3
   34dc4:	b	35e4c <fputs@plt+0x24a64>
   34dc8:	ldr	r1, [r7, #4]
   34dcc:	ldr	r2, [r7, #12]
   34dd0:	mov	r0, #3
   34dd4:	str	r0, [sp]
   34dd8:	ldr	r5, [sp, #128]	; 0x80
   34ddc:	mov	r0, r5
   34de0:	mvn	r3, #0
   34de4:	bl	39be4 <fputs@plt+0x287fc>
   34de8:	cmp	r0, #0
   34dec:	beq	38674 <fputs@plt+0x2728c>
   34df0:	mov	r1, #1
   34df4:	strb	r1, [r0, #2]
   34df8:	ldr	r2, [r7, #8]
   34dfc:	strb	r1, [r0, #4]
   34e00:	str	r2, [r0, #16]
   34e04:	add	r7, r7, #20
   34e08:	b	32e54 <fputs@plt+0x21a6c>
   34e0c:	ldr	r0, [r7, #4]
   34e10:	mov	r5, r4
   34e14:	ldr	r4, [sp, #128]	; 0x80
   34e18:	ldr	r1, [r4, #56]	; 0x38
   34e1c:	ldr	r1, [r1, r0, lsl #2]
   34e20:	mov	r0, r4
   34e24:	bl	309f8 <fputs@plt+0x1f610>
   34e28:	ldr	r0, [r7, #4]
   34e2c:	ldr	r1, [r4, #56]	; 0x38
   34e30:	mov	r4, r5
   34e34:	mov	r2, #0
   34e38:	str	r2, [r1, r0, lsl #2]
   34e3c:	add	r7, r7, #20
   34e40:	b	32e54 <fputs@plt+0x21a6c>
   34e44:	str	r8, [sp, #136]	; 0x88
   34e48:	ldr	r0, [r7, #4]
   34e4c:	ldr	r1, [r7, #12]
   34e50:	ldr	r2, [sp, #128]	; 0x80
   34e54:	ldr	r2, [r2, #56]	; 0x38
   34e58:	mov	r3, r4
   34e5c:	ldr	r4, [r2, r0, lsl #2]
   34e60:	ldr	r0, [r4, #16]
   34e64:	mov	r9, #0
   34e68:	str	r9, [sp, #144]	; 0x90
   34e6c:	add	r1, r1, r1, lsl #2
   34e70:	mov	r8, r3
   34e74:	mov	r2, r3
   34e78:	ldr	r6, [r2, r1, lsl #3]!
   34e7c:	mov	r5, r7
   34e80:	ldr	r7, [r2, #4]
   34e84:	str	r9, [sp]
   34e88:	add	r1, sp, #144	; 0x90
   34e8c:	str	r1, [sp, #4]
   34e90:	mov	r1, #0
   34e94:	mov	r2, r6
   34e98:	mov	r3, r7
   34e9c:	bl	39ee8 <fputs@plt+0x28b00>
   34ea0:	mov	sl, r0
   34ea4:	strd	r6, [r4, #40]	; 0x28
   34ea8:	str	r9, [r4, #56]	; 0x38
   34eac:	mov	r0, #0
   34eb0:	str	r0, [sp, #112]	; 0x70
   34eb4:	strh	r9, [r4, #2]
   34eb8:	ldr	r0, [sp, #144]	; 0x90
   34ebc:	str	r0, [r4, #28]
   34ec0:	cmp	r0, #0
   34ec4:	beq	36e40 <fputs@plt+0x25a58>
   34ec8:	ldr	r0, [r5, #8]
   34ecc:	cmp	r0, #0
   34ed0:	mov	r7, r5
   34ed4:	beq	374f8 <fputs@plt+0x26110>
   34ed8:	str	sl, [sp, #112]	; 0x70
   34edc:	b	35a34 <fputs@plt+0x2464c>
   34ee0:	mov	r6, r4
   34ee4:	ldr	r4, [sp, #128]	; 0x80
   34ee8:	mov	r0, r4
   34eec:	mov	r1, r7
   34ef0:	bl	38e24 <fputs@plt+0x27a3c>
   34ef4:	ldr	r1, [r7, #4]
   34ef8:	ldr	r2, [r4, #56]	; 0x38
   34efc:	ldr	r1, [r2, r1, lsl #2]
   34f00:	ldrd	r2, [r1, #32]
   34f04:	adds	r4, r2, #1
   34f08:	adc	r5, r3, #0
   34f0c:	strd	r4, [r1, #32]
   34f10:	mov	r4, r6
   34f14:	strd	r2, [r0]
   34f18:	add	r7, r7, #20
   34f1c:	b	32e54 <fputs@plt+0x21a6c>
   34f20:	str	r4, [sp, #108]	; 0x6c
   34f24:	str	r8, [sp, #136]	; 0x88
   34f28:	mov	r0, #0
   34f2c:	str	r0, [sp, #148]	; 0x94
   34f30:	str	r0, [sp, #144]	; 0x90
   34f34:	str	r0, [fp, #-80]	; 0xffffffb0
   34f38:	ldr	r4, [sp, #128]	; 0x80
   34f3c:	mov	r0, r4
   34f40:	mov	r1, r7
   34f44:	bl	38e24 <fputs@plt+0x27a3c>
   34f48:	mov	r9, r0
   34f4c:	ldr	r0, [r7, #4]
   34f50:	ldr	r1, [r4, #56]	; 0x38
   34f54:	ldr	r5, [r1, r0, lsl #2]
   34f58:	ldrb	r0, [r5, #5]
   34f5c:	tst	r0, #2
   34f60:	ldr	r8, [sp, #124]	; 0x7c
   34f64:	bne	37800 <fputs@plt+0x26418>
   34f68:	ldr	r0, [r5, #16]
   34f6c:	sub	r1, fp, #80	; 0x50
   34f70:	bl	3a64c <fputs@plt+0x29264>
   34f74:	cmp	r0, #0
   34f78:	bne	38870 <fputs@plt+0x27488>
   34f7c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   34f80:	cmp	r0, #0
   34f84:	beq	375d8 <fputs@plt+0x261f0>
   34f88:	mov	r1, #0
   34f8c:	mov	r0, #0
   34f90:	str	r0, [sp, #112]	; 0x70
   34f94:	str	r1, [sp, #148]	; 0x94
   34f98:	mov	r0, #1
   34f9c:	str	r0, [sp, #144]	; 0x90
   34fa0:	b	37800 <fputs@plt+0x26418>
   34fa4:	ldr	r0, [r7, #4]
   34fa8:	add	r0, r0, r0, lsl #2
   34fac:	add	r0, r4, r0, lsl #3
   34fb0:	ldrb	r0, [r0, #8]
   34fb4:	tst	r0, #1
   34fb8:	b	364ec <fputs@plt+0x25104>
   34fbc:	ldr	r0, [r7, #4]
   34fc0:	add	r0, r0, r0, lsl #2
   34fc4:	add	r0, r4, r0, lsl #3
   34fc8:	ldrb	r0, [r0, #8]
   34fcc:	tst	r0, #1
   34fd0:	b	35e4c <fputs@plt+0x24a64>
   34fd4:	str	r8, [sp, #136]	; 0x88
   34fd8:	ldmib	r7, {r0, r9}
   34fdc:	ldr	r8, [r7, #12]
   34fe0:	add	r0, r0, r0, lsl #2
   34fe4:	add	r5, r4, r0, lsl #3
   34fe8:	mov	r3, r4
   34fec:	mov	r6, r5
   34ff0:	ldrh	r0, [r6, #8]!
   34ff4:	add	r1, r9, r9, lsl #2
   34ff8:	add	r4, r4, r1, lsl #3
   34ffc:	str	r4, [sp, #88]	; 0x58
   35000:	ldrh	r1, [r4, #8]!
   35004:	orr	r1, r1, r0
   35008:	add	r2, r8, r8, lsl #2
   3500c:	str	r3, [sp, #108]	; 0x6c
   35010:	add	sl, r3, r2, lsl #3
   35014:	tst	r1, #1
   35018:	bne	36b70 <fputs@plt+0x25788>
   3501c:	tst	r0, #16384	; 0x4000
   35020:	beq	35034 <fputs@plt+0x23c4c>
   35024:	mov	r0, r5
   35028:	bl	186a8 <fputs@plt+0x72c0>
   3502c:	cmp	r0, #0
   35030:	bne	38a04 <fputs@plt+0x2761c>
   35034:	str	r5, [sp, #56]	; 0x38
   35038:	str	r9, [sp, #52]	; 0x34
   3503c:	ldrb	r0, [r4, #1]
   35040:	tst	r0, #64	; 0x40
   35044:	ldr	r9, [sp, #92]	; 0x5c
   35048:	beq	3505c <fputs@plt+0x23c74>
   3504c:	ldr	r0, [sp, #88]	; 0x58
   35050:	bl	186a8 <fputs@plt+0x72c0>
   35054:	cmp	r0, #0
   35058:	bne	38844 <fputs@plt+0x2745c>
   3505c:	ldrb	r0, [r6]
   35060:	tst	r0, #18
   35064:	bne	35080 <fputs@plt+0x23c98>
   35068:	ldr	r0, [sp, #56]	; 0x38
   3506c:	ldr	r1, [sp, #96]	; 0x60
   35070:	mov	r2, #0
   35074:	bl	316d0 <fputs@plt+0x202e8>
   35078:	cmp	r0, #0
   3507c:	bne	38844 <fputs@plt+0x2745c>
   35080:	ldrb	r0, [r4]
   35084:	tst	r0, #18
   35088:	bne	350a4 <fputs@plt+0x23cbc>
   3508c:	ldr	r0, [sp, #88]	; 0x58
   35090:	ldr	r1, [sp, #96]	; 0x60
   35094:	mov	r2, #0
   35098:	bl	316d0 <fputs@plt+0x202e8>
   3509c:	cmp	r0, #0
   350a0:	bne	38844 <fputs@plt+0x2745c>
   350a4:	str	r7, [sp, #104]	; 0x68
   350a8:	ldr	r6, [sp, #56]	; 0x38
   350ac:	ldr	r0, [r6, #12]!
   350b0:	ldr	r7, [sp, #88]	; 0x58
   350b4:	ldr	r1, [r7, #12]!
   350b8:	add	r4, r1, r0
   350bc:	ldr	r0, [sp, #120]	; 0x78
   350c0:	ldr	r0, [r0, #92]	; 0x5c
   350c4:	cmp	r4, r0
   350c8:	bgt	38888 <fputs@plt+0x274a0>
   350cc:	ldr	r5, [sp, #52]	; 0x34
   350d0:	sub	r0, r8, r5
   350d4:	clz	r0, r0
   350d8:	lsr	r2, r0, #5
   350dc:	add	r1, r4, #2
   350e0:	mov	r0, sl
   350e4:	bl	31470 <fputs@plt+0x20088>
   350e8:	cmp	r0, #0
   350ec:	bne	388e0 <fputs@plt+0x274f8>
   350f0:	mov	r9, sl
   350f4:	ldrh	r0, [r9, #8]!
   350f8:	and	r0, r0, #15872	; 0x3e00
   350fc:	orr	r0, r0, #2
   35100:	strh	r0, [r9]
   35104:	cmp	r8, r5
   35108:	beq	35120 <fputs@plt+0x23d38>
   3510c:	ldr	r0, [sp, #88]	; 0x58
   35110:	ldr	r1, [r0, #16]
   35114:	ldr	r0, [sl, #16]
   35118:	ldr	r2, [r7]
   3511c:	bl	11244 <memcpy@plt>
   35120:	ldr	r0, [sl, #16]
   35124:	ldr	r1, [r7]
   35128:	add	r0, r0, r1
   3512c:	ldr	r1, [sp, #56]	; 0x38
   35130:	ldr	r1, [r1, #16]
   35134:	ldr	r2, [r6]
   35138:	bl	11244 <memcpy@plt>
   3513c:	ldr	r0, [sl, #16]
   35140:	mov	r1, #0
   35144:	strb	r1, [r0, r4]
   35148:	ldr	r0, [sl, #16]
   3514c:	add	r0, r4, r0
   35150:	strb	r1, [r0, #1]
   35154:	ldrh	r0, [r9]
   35158:	orr	r0, r0, #512	; 0x200
   3515c:	strh	r0, [r9]
   35160:	ldr	r0, [sp, #96]	; 0x60
   35164:	strb	r0, [sl, #10]
   35168:	str	r4, [sl, #12]
   3516c:	b	370d8 <fputs@plt+0x25cf0>
   35170:	str	r8, [sp, #136]	; 0x88
   35174:	mov	r8, r4
   35178:	ldr	r0, [r7, #4]
   3517c:	ldr	r1, [sp, #128]	; 0x80
   35180:	ldr	r1, [r1, #56]	; 0x38
   35184:	ldr	r4, [r1, r0, lsl #2]
   35188:	ldr	r0, [sp, #120]	; 0x78
   3518c:	ldr	r0, [r0, #216]	; 0xd8
   35190:	cmp	r0, #0
   35194:	beq	36ad8 <fputs@plt+0x256f0>
   35198:	ldr	r0, [r7, #16]
   3519c:	cmp	r0, #0
   351a0:	beq	36ad8 <fputs@plt+0x256f0>
   351a4:	mov	r6, r7
   351a8:	ldrb	r1, [r6, #3]!
   351ac:	ldrb	r0, [r4, #4]
   351b0:	cmp	r0, #0
   351b4:	mov	r5, r0
   351b8:	movwne	r5, #1
   351bc:	cmp	r1, #0
   351c0:	cmpne	r0, #0
   351c4:	beq	36ae0 <fputs@plt+0x256f8>
   351c8:	ldr	r0, [r4, #16]
   351cc:	add	r1, r4, #40	; 0x28
   351d0:	bl	2de90 <fputs@plt+0x1caa8>
   351d4:	b	36ae0 <fputs@plt+0x256f8>
   351d8:	ldr	r5, [r7, #4]
   351dc:	ldr	r0, [r7, #8]
   351e0:	add	r0, r0, r0, lsl #2
   351e4:	mov	r6, r4
   351e8:	add	r4, r4, r0, lsl #3
   351ec:	mov	r0, r4
   351f0:	bl	18e70 <fputs@plt+0x7a88>
   351f4:	add	r0, r5, r5, lsl #2
   351f8:	mov	r5, r6
   351fc:	add	r0, r6, r0, lsl #3
   35200:	ldrb	r1, [r0, #8]
   35204:	tst	r1, #1
   35208:	bne	36ce4 <fputs@plt+0x258fc>
   3520c:	mov	r1, #4
   35210:	strh	r1, [r4, #8]
   35214:	bl	1884c <fputs@plt+0x7464>
   35218:	mvn	r1, r1
   3521c:	mvn	r0, r0
   35220:	b	3640c <fputs@plt+0x25024>
   35224:	mov	r9, r4
   35228:	ldr	r0, [sp, #128]	; 0x80
   3522c:	mov	r1, r7
   35230:	bl	38e24 <fputs@plt+0x27a3c>
   35234:	mov	r4, r0
   35238:	mov	r0, #24
   3523c:	strb	r0, [r7]
   35240:	ldr	r5, [r7, #16]
   35244:	mov	r0, r5
   35248:	bl	13690 <fputs@plt+0x22a8>
   3524c:	str	r0, [r7, #4]
   35250:	ldr	r0, [sp, #96]	; 0x60
   35254:	cmp	r0, #1
   35258:	ldr	r6, [sp, #120]	; 0x78
   3525c:	beq	35304 <fputs@plt+0x23f1c>
   35260:	str	r8, [sp, #136]	; 0x88
   35264:	mov	r0, #0
   35268:	str	r0, [sp]
   3526c:	mov	r0, r4
   35270:	mov	r1, r5
   35274:	mvn	r2, #0
   35278:	mov	r3, #1
   3527c:	bl	18c20 <fputs@plt+0x7838>
   35280:	cmp	r0, #0
   35284:	bne	384ac <fputs@plt+0x270c4>
   35288:	mov	r6, r9
   3528c:	mov	r0, r4
   35290:	ldr	r1, [sp, #96]	; 0x60
   35294:	bl	31690 <fputs@plt+0x202a8>
   35298:	cmp	r0, #0
   3529c:	ldr	r9, [sp, #92]	; 0x5c
   352a0:	ldr	r0, [sp, #124]	; 0x7c
   352a4:	ldr	r5, [sp, #128]	; 0x80
   352a8:	bne	38878 <fputs@plt+0x27490>
   352ac:	mov	r1, #0
   352b0:	mov	r0, #0
   352b4:	str	r0, [sp, #112]	; 0x70
   352b8:	str	r1, [r4, #24]
   352bc:	ldrh	r0, [r4, #8]
   352c0:	orr	r0, r0, #2048	; 0x800
   352c4:	strh	r0, [r4, #8]
   352c8:	ldrb	r0, [r7, #1]
   352cc:	cmp	r0, #255	; 0xff
   352d0:	mov	r9, r6
   352d4:	ldr	r8, [sp, #136]	; 0x88
   352d8:	ldr	r6, [sp, #120]	; 0x78
   352dc:	bne	352ec <fputs@plt+0x23f04>
   352e0:	ldr	r1, [r7, #16]
   352e4:	mov	r0, r6
   352e8:	bl	13ddc <fputs@plt+0x29f4>
   352ec:	mov	r0, #255	; 0xff
   352f0:	strb	r0, [r7, #1]
   352f4:	ldr	r0, [r4, #16]
   352f8:	str	r0, [r7, #16]
   352fc:	ldr	r0, [r4, #12]
   35300:	str	r0, [r7, #4]
   35304:	ldr	r0, [r6, #92]	; 0x5c
   35308:	ldr	r1, [r7, #4]
   3530c:	cmp	r1, r0
   35310:	mov	r4, r9
   35314:	bgt	3845c <fputs@plt+0x27074>
   35318:	ldr	r0, [sp, #128]	; 0x80
   3531c:	mov	r1, r7
   35320:	bl	38e24 <fputs@plt+0x27a3c>
   35324:	movw	r1, #2562	; 0xa02
   35328:	strh	r1, [r0, #8]
   3532c:	ldr	r1, [r7, #16]
   35330:	str	r1, [r0, #16]
   35334:	ldr	r1, [r7, #4]
   35338:	ldr	r2, [sp, #96]	; 0x60
   3533c:	strb	r2, [r0, #10]
   35340:	str	r1, [r0, #12]
   35344:	ldrb	r1, [r7, #3]
   35348:	cmp	r1, #0
   3534c:	beq	32e50 <fputs@plt+0x21a68>
   35350:	ldr	r1, [r7, #12]
   35354:	add	r1, r1, r1, lsl #2
   35358:	mov	r2, r4
   3535c:	ldr	r1, [r2, r1, lsl #3]!
   35360:	ldr	r2, [r2, #4]
   35364:	orrs	r1, r1, r2
   35368:	beq	32e50 <fputs@plt+0x21a68>
   3536c:	mov	r1, #2576	; 0xa10
   35370:	strh	r1, [r0, #8]
   35374:	add	r7, r7, #20
   35378:	b	32e54 <fputs@plt+0x21a6c>
   3537c:	mov	r5, r4
   35380:	ldr	r4, [sp, #128]	; 0x80
   35384:	ldr	r1, [r4, #92]	; 0x5c
   35388:	ldr	r0, [sp, #120]	; 0x78
   3538c:	bl	307c0 <fputs@plt+0x1f3d8>
   35390:	mov	r0, #0
   35394:	str	r0, [r4, #92]	; 0x5c
   35398:	b	36ce4 <fputs@plt+0x258fc>
   3539c:	ldr	r0, [r7, #4]
   353a0:	ldr	r1, [r7, #12]
   353a4:	ldr	r2, [r7, #16]
   353a8:	ldr	r5, [sp, #128]	; 0x80
   353ac:	ldr	r3, [r5, #56]	; 0x38
   353b0:	ldr	r0, [r3, r0, lsl #2]
   353b4:	mov	r6, #0
   353b8:	mov	r3, #0
   353bc:	str	r3, [sp, #112]	; 0x70
   353c0:	str	r6, [sp, #144]	; 0x90
   353c4:	add	r1, r1, r1, lsl #2
   353c8:	add	r1, r4, r1, lsl #3
   353cc:	add	r3, sp, #144	; 0x90
   353d0:	bl	3ad20 <fputs@plt+0x29938>
   353d4:	cmp	r0, #0
   353d8:	bne	38408 <fputs@plt+0x27020>
   353dc:	ldr	r0, [sp, #144]	; 0x90
   353e0:	cmp	r0, #0
   353e4:	bne	364dc <fputs@plt+0x250f4>
   353e8:	b	32e50 <fputs@plt+0x21a68>
   353ec:	ldmib	r7, {r0, r1}
   353f0:	ldr	r5, [sp, #128]	; 0x80
   353f4:	ldr	r2, [r5, #56]	; 0x38
   353f8:	ldr	r0, [r2, r0, lsl #2]
   353fc:	add	r1, r1, r1, lsl #2
   35400:	add	r1, r4, r1, lsl #3
   35404:	bl	3adf0 <fputs@plt+0x29a08>
   35408:	cmp	r0, #0
   3540c:	bne	38408 <fputs@plt+0x27020>
   35410:	ldr	r0, [r7, #12]
   35414:	ldr	r1, [r5, #56]	; 0x38
   35418:	ldr	r0, [r1, r0, lsl #2]
   3541c:	mov	r2, #0
   35420:	mov	r1, #0
   35424:	str	r1, [sp, #112]	; 0x70
   35428:	str	r2, [r0, #56]	; 0x38
   3542c:	add	r7, r7, #20
   35430:	b	32e54 <fputs@plt+0x21a6c>
   35434:	mov	r6, r4
   35438:	ldr	r4, [sp, #128]	; 0x80
   3543c:	mov	r0, r4
   35440:	mov	r1, r7
   35444:	bl	38e24 <fputs@plt+0x27a3c>
   35448:	mov	r5, r0
   3544c:	ldr	r0, [r7, #4]
   35450:	ldr	r1, [r4, #56]	; 0x38
   35454:	ldr	r4, [r1, r0, lsl #2]
   35458:	ldrb	r0, [r4, #2]
   3545c:	cmp	r0, #0
   35460:	beq	36e48 <fputs@plt+0x25a60>
   35464:	mov	r0, #1
   35468:	strh	r0, [r5, #8]
   3546c:	b	37fc8 <fputs@plt+0x26be0>
   35470:	ldr	r0, [r7, #4]
   35474:	ldr	r1, [sp, #128]	; 0x80
   35478:	ldr	r1, [r1, #56]	; 0x38
   3547c:	ldr	r0, [r1, r0, lsl #2]
   35480:	mov	r1, #0
   35484:	str	r1, [r0, #56]	; 0x38
   35488:	mov	r1, #1
   3548c:	strb	r1, [r0, #2]
   35490:	ldrb	r1, [r0]
   35494:	cmp	r1, #0
   35498:	bne	32e50 <fputs@plt+0x21a68>
   3549c:	ldr	r0, [r0, #16]
   354a0:	bl	2f670 <fputs@plt+0x1e288>
   354a4:	add	r7, r7, #20
   354a8:	b	32e54 <fputs@plt+0x21a6c>
   354ac:	mov	r6, r4
   354b0:	ldr	r0, [r7, #4]
   354b4:	ldr	r5, [sp, #128]	; 0x80
   354b8:	ldr	r1, [r5, #56]	; 0x38
   354bc:	ldr	r4, [r1, r0, lsl #2]
   354c0:	ldr	r0, [r4, #16]
   354c4:	mov	r9, #0
   354c8:	str	r9, [sp, #144]	; 0x90
   354cc:	add	r1, sp, #144	; 0x90
   354d0:	bl	3a64c <fputs@plt+0x29264>
   354d4:	mov	sl, r0
   354d8:	ldr	r0, [sp, #144]	; 0x90
   354dc:	strb	r9, [r4, #3]
   354e0:	mov	r1, #0
   354e4:	str	r1, [sp, #112]	; 0x70
   354e8:	str	r9, [r4, #56]	; 0x38
   354ec:	strb	r0, [r4, #2]
   354f0:	ldr	r1, [r7, #12]
   354f4:	str	r1, [r4, #28]
   354f8:	cmp	sl, #0
   354fc:	bne	384c8 <fputs@plt+0x270e0>
   35500:	cmp	r0, #0
   35504:	beq	37fc8 <fputs@plt+0x26be0>
   35508:	ldr	r0, [r7, #8]
   3550c:	cmp	r0, #0
   35510:	ldr	r3, [sp, #132]	; 0x84
   35514:	mov	r4, r6
   35518:	bgt	373dc <fputs@plt+0x25ff4>
   3551c:	b	32e50 <fputs@plt+0x21a68>
   35520:	ldr	r0, [r7, #4]
   35524:	ldr	r1, [sp, #128]	; 0x80
   35528:	ldr	r1, [r1, #56]	; 0x38
   3552c:	ldr	r5, [r1, r0, lsl #2]
   35530:	mov	r2, r4
   35534:	ldr	r4, [r5, #16]
   35538:	ldr	r0, [r5, #24]
   3553c:	str	r0, [sp, #144]	; 0x90
   35540:	ldr	r0, [r7, #12]
   35544:	mov	r1, #0
   35548:	strb	r1, [sp, #154]	; 0x9a
   3554c:	strh	r0, [sp, #152]	; 0x98
   35550:	ldr	r0, [r7, #8]
   35554:	add	r0, r0, r0, lsl #2
   35558:	mov	r6, r2
   3555c:	add	r0, r2, r0, lsl #3
   35560:	str	r0, [sp, #148]	; 0x94
   35564:	sub	r0, fp, #80	; 0x50
   35568:	str	r1, [sp]
   3556c:	str	r0, [sp, #4]
   35570:	add	r1, sp, #144	; 0x90
   35574:	mov	r0, r4
   35578:	mov	r2, #0
   3557c:	mov	r3, #0
   35580:	bl	39ee8 <fputs@plt+0x28b00>
   35584:	cmp	r0, #0
   35588:	bne	38450 <fputs@plt+0x27068>
   3558c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   35590:	cmp	r0, #0
   35594:	bne	355ac <fputs@plt+0x241c4>
   35598:	mov	r0, r4
   3559c:	mov	r1, #4
   355a0:	bl	3a9bc <fputs@plt+0x295d4>
   355a4:	cmp	r0, #0
   355a8:	bne	38450 <fputs@plt+0x27068>
   355ac:	mov	r1, #0
   355b0:	mov	r0, #0
   355b4:	str	r0, [sp, #112]	; 0x70
   355b8:	str	r1, [r5, #56]	; 0x38
   355bc:	b	37fc8 <fputs@plt+0x26be0>
   355c0:	str	r8, [sp, #136]	; 0x88
   355c4:	ldr	r0, [sp, #128]	; 0x80
   355c8:	mov	r1, r7
   355cc:	bl	38e24 <fputs@plt+0x27a3c>
   355d0:	mov	r5, r0
   355d4:	mov	r0, #1
   355d8:	strh	r0, [r5, #8]
   355dc:	ldr	r6, [sp, #120]	; 0x78
   355e0:	ldr	r0, [r6, #156]	; 0x9c
   355e4:	ldr	r1, [r6, #168]	; 0xa8
   355e8:	add	r1, r1, #1
   355ec:	cmp	r0, r1
   355f0:	bgt	38680 <fputs@plt+0x27298>
   355f4:	mov	r1, r6
   355f8:	mov	r6, r4
   355fc:	ldr	r4, [r7, #12]
   35600:	mov	r0, #0
   35604:	str	r0, [sp, #144]	; 0x90
   35608:	ldr	r0, [r1, #16]
   3560c:	add	r0, r0, r4, lsl #4
   35610:	ldr	r0, [r0, #4]
   35614:	ldr	r1, [r7, #4]
   35618:	add	r2, sp, #144	; 0x90
   3561c:	bl	3b400 <fputs@plt+0x2a018>
   35620:	mov	sl, r0
   35624:	mov	r0, #4
   35628:	strh	r0, [r5, #8]
   3562c:	ldr	r2, [sp, #144]	; 0x90
   35630:	asr	r3, r2, #31
   35634:	strd	r2, [r5]
   35638:	cmp	sl, #0
   3563c:	ldr	r0, [sp, #124]	; 0x7c
   35640:	bne	38730 <fputs@plt+0x27348>
   35644:	cmp	r2, #0
   35648:	ldr	r8, [sp, #136]	; 0x88
   3564c:	beq	363d0 <fputs@plt+0x24fe8>
   35650:	ldr	r3, [r7, #4]
   35654:	ldr	r0, [sp, #120]	; 0x78
   35658:	mov	r1, r4
   3565c:	bl	3b42c <fputs@plt+0x2a044>
   35660:	add	r0, r4, #1
   35664:	str	r0, [sp, #116]	; 0x74
   35668:	b	363d0 <fputs@plt+0x24fe8>
   3566c:	mov	r1, #0
   35670:	mov	r0, #0
   35674:	str	r0, [sp, #112]	; 0x70
   35678:	str	r1, [sp, #144]	; 0x90
   3567c:	ldr	r1, [r7, #4]
   35680:	ldr	r0, [r7, #8]
   35684:	ldr	r2, [r7, #12]
   35688:	cmp	r2, #0
   3568c:	add	r3, sp, #144	; 0x90
   35690:	movne	r2, r3
   35694:	ldr	r6, [sp, #120]	; 0x78
   35698:	ldr	r3, [r6, #16]
   3569c:	add	r0, r3, r0, lsl #4
   356a0:	ldr	r0, [r0, #4]
   356a4:	bl	3b494 <fputs@plt+0x2a0ac>
   356a8:	mov	sl, r0
   356ac:	ldr	r0, [r7, #12]
   356b0:	cmp	r0, #0
   356b4:	ldr	r5, [sp, #128]	; 0x80
   356b8:	beq	356f4 <fputs@plt+0x2430c>
   356bc:	ldr	r2, [r5, #92]	; 0x5c
   356c0:	ldr	r1, [sp, #144]	; 0x90
   356c4:	add	r2, r2, r1
   356c8:	str	r2, [r5, #92]	; 0x5c
   356cc:	cmp	r0, #1
   356d0:	blt	356f4 <fputs@plt+0x2430c>
   356d4:	add	r0, r0, r0, lsl #2
   356d8:	mov	r2, r4
   356dc:	ldr	r0, [r2, r0, lsl #3]!
   356e0:	adds	r0, r0, r1
   356e4:	str	r0, [r2]
   356e8:	ldr	r0, [r2, #4]
   356ec:	adc	r0, r0, r1, asr #31
   356f0:	str	r0, [r2, #4]
   356f4:	cmp	sl, #0
   356f8:	beq	32e50 <fputs@plt+0x21a68>
   356fc:	b	383ac <fputs@plt+0x26fc4>
   35700:	ldr	r0, [r7, #4]
   35704:	ldr	r5, [sp, #128]	; 0x80
   35708:	ldr	r1, [r5, #56]	; 0x38
   3570c:	ldr	r0, [r1, r0, lsl #2]
   35710:	ldrb	r1, [r0]
   35714:	cmp	r1, #1
   35718:	bne	36b7c <fputs@plt+0x25794>
   3571c:	ldr	r1, [r0, #16]
   35720:	ldr	r0, [sp, #120]	; 0x78
   35724:	bl	30c20 <fputs@plt+0x1f838>
   35728:	add	r7, r7, #20
   3572c:	b	32e54 <fputs@plt+0x21a6c>
   35730:	str	r4, [sp, #108]	; 0x6c
   35734:	ldr	r0, [r7, #4]
   35738:	ldr	r6, [sp, #120]	; 0x78
   3573c:	str	r6, [sp, #144]	; 0x90
   35740:	ldr	r1, [sp, #80]	; 0x50
   35744:	str	r1, [sp, #148]	; 0x94
   35748:	str	r0, [sp, #152]	; 0x98
   3574c:	ldr	r1, [r6, #16]
   35750:	ldr	r2, [r1, r0, lsl #4]
   35754:	ldr	r1, [r7, #16]
   35758:	str	r1, [sp]
   3575c:	movw	r1, #23149	; 0x5a6d
   35760:	movt	r1, #8
   35764:	movw	r3, #23168	; 0x5a80
   35768:	movt	r3, #8
   3576c:	cmp	r0, #1
   35770:	moveq	r3, r1
   35774:	movw	r1, #23182	; 0x5a8e
   35778:	movt	r1, #8
   3577c:	mov	r0, r6
   35780:	bl	1aabc <fputs@plt+0x96d4>
   35784:	cmp	r0, #0
   35788:	beq	38694 <fputs@plt+0x272ac>
   3578c:	mov	r4, r0
   35790:	mov	r0, #1
   35794:	strb	r0, [r6, #149]	; 0x95
   35798:	mov	r9, #0
   3579c:	str	r9, [sp, #156]	; 0x9c
   357a0:	str	r9, [sp]
   357a4:	movw	r2, #46364	; 0xb51c
   357a8:	movt	r2, #3
   357ac:	add	r3, sp, #144	; 0x90
   357b0:	mov	r0, r6
   357b4:	mov	r1, r4
   357b8:	bl	1baa8 <fputs@plt+0xa6c0>
   357bc:	mov	r5, r0
   357c0:	ldr	sl, [sp, #156]	; 0x9c
   357c4:	mov	r0, r6
   357c8:	mov	r1, r4
   357cc:	bl	13ddc <fputs@plt+0x29f4>
   357d0:	mov	r0, #0
   357d4:	str	r0, [sp, #112]	; 0x70
   357d8:	strb	r9, [r6, #149]	; 0x95
   357dc:	cmp	r5, #0
   357e0:	movne	sl, r5
   357e4:	cmp	sl, #0
   357e8:	beq	37958 <fputs@plt+0x26570>
   357ec:	b	38748 <fputs@plt+0x27360>
   357f0:	ldr	r1, [r7, #4]
   357f4:	ldr	r6, [sp, #120]	; 0x78
   357f8:	mov	r0, r6
   357fc:	bl	3b6d4 <fputs@plt+0x2a2ec>
   35800:	cmp	r0, #0
   35804:	beq	370b4 <fputs@plt+0x25ccc>
   35808:	b	384bc <fputs@plt+0x270d4>
   3580c:	ldr	r1, [r7, #4]
   35810:	ldr	r2, [r7, #16]
   35814:	ldr	r0, [sp, #120]	; 0x78
   35818:	bl	3b7b4 <fputs@plt+0x2a3cc>
   3581c:	add	r7, r7, #20
   35820:	b	32e54 <fputs@plt+0x21a6c>
   35824:	ldr	r1, [r7, #4]
   35828:	ldr	r2, [r7, #16]
   3582c:	ldr	r0, [sp, #120]	; 0x78
   35830:	bl	3b7f8 <fputs@plt+0x2a410>
   35834:	add	r7, r7, #20
   35838:	b	32e54 <fputs@plt+0x21a6c>
   3583c:	ldr	r1, [r7, #4]
   35840:	ldr	r2, [r7, #16]
   35844:	ldr	r0, [sp, #120]	; 0x78
   35848:	bl	3b878 <fputs@plt+0x2a490>
   3584c:	add	r7, r7, #20
   35850:	b	32e54 <fputs@plt+0x21a6c>
   35854:	str	r8, [sp, #136]	; 0x88
   35858:	ldr	r8, [r7, #4]
   3585c:	ldr	r2, [r7, #8]
   35860:	ldr	r0, [r7, #12]
   35864:	ldr	r1, [r7, #16]
   35868:	add	r0, r0, r0, lsl #2
   3586c:	mov	r6, r4
   35870:	ldr	r3, [r6, r0, lsl #3]!
   35874:	mov	sl, r7
   35878:	ldrb	r0, [r7, #3]
   3587c:	ldr	r7, [sp, #120]	; 0x78
   35880:	ldr	r7, [r7, #16]
   35884:	add	r0, r7, r0, lsl #4
   35888:	ldr	r0, [r0, #4]
   3588c:	add	r7, sp, #144	; 0x90
   35890:	str	r7, [sp]
   35894:	bl	3b900 <fputs@plt+0x2a518>
   35898:	mov	r5, r0
   3589c:	ldrd	r0, [r6]
   358a0:	ldr	r7, [sp, #144]	; 0x90
   358a4:	subs	r0, r0, r7
   358a8:	sbc	r1, r1, r7, asr #31
   358ac:	strd	r0, [r6]
   358b0:	add	r0, r8, r8, lsl #2
   358b4:	mov	r6, r4
   358b8:	add	r4, r4, r0, lsl #3
   358bc:	mov	r0, r4
   358c0:	bl	18e70 <fputs@plt+0x7a88>
   358c4:	cmp	r7, #0
   358c8:	beq	358f4 <fputs@plt+0x2450c>
   358cc:	cmp	r5, #0
   358d0:	beq	3862c <fputs@plt+0x27244>
   358d4:	movw	r0, #17044	; 0x4294
   358d8:	movt	r0, #1
   358dc:	str	r0, [sp]
   358e0:	mov	r0, r4
   358e4:	mov	r1, r5
   358e8:	mvn	r2, #0
   358ec:	mov	r3, #1
   358f0:	bl	18c20 <fputs@plt+0x7838>
   358f4:	mov	r0, r4
   358f8:	ldr	r1, [sp, #96]	; 0x60
   358fc:	bl	31690 <fputs@plt+0x202a8>
   35900:	mov	r7, sl
   35904:	ldr	r8, [sp, #136]	; 0x88
   35908:	mov	r4, r6
   3590c:	add	r7, sl, #20
   35910:	b	32e54 <fputs@plt+0x21a6c>
   35914:	str	r8, [sp, #136]	; 0x88
   35918:	ldmib	r7, {r0, r8}
   3591c:	add	r0, r0, r0, lsl #2
   35920:	mov	r5, r4
   35924:	add	r4, r4, r0, lsl #3
   35928:	mov	r6, r4
   3592c:	ldrb	r0, [r6, #8]!
   35930:	tst	r0, #32
   35934:	bne	3594c <fputs@plt+0x24564>
   35938:	mov	r0, r4
   3593c:	bl	3bc18 <fputs@plt+0x2a830>
   35940:	ldrb	r0, [r6]
   35944:	tst	r0, #32
   35948:	beq	388bc <fputs@plt+0x274d4>
   3594c:	add	r0, r8, r8, lsl #2
   35950:	mov	r1, r5
   35954:	ldr	r2, [r1, r0, lsl #3]!
   35958:	ldr	r3, [r1, #4]
   3595c:	ldr	r0, [r4]
   35960:	mov	r4, r5
   35964:	bl	3bc90 <fputs@plt+0x2a8a8>
   35968:	b	37234 <fputs@plt+0x25e4c>
   3596c:	ldr	r0, [r7, #4]
   35970:	add	r0, r0, r0, lsl #2
   35974:	mov	r5, r4
   35978:	add	r4, r4, r0, lsl #3
   3597c:	ldrb	r0, [r4, #8]
   35980:	tst	r0, #32
   35984:	beq	369c0 <fputs@plt+0x255d8>
   35988:	ldr	r0, [r4]
   3598c:	add	r1, sp, #144	; 0x90
   35990:	bl	3bd00 <fputs@plt+0x2a918>
   35994:	cmp	r0, #0
   35998:	beq	369c0 <fputs@plt+0x255d8>
   3599c:	str	r8, [sp, #136]	; 0x88
   359a0:	ldr	r0, [r7, #12]
   359a4:	add	r0, r0, r0, lsl #2
   359a8:	mov	r6, r5
   359ac:	add	r0, r5, r0, lsl #3
   359b0:	ldr	r2, [sp, #144]	; 0x90
   359b4:	ldr	r3, [sp, #148]	; 0x94
   359b8:	bl	18e28 <fputs@plt+0x7a40>
   359bc:	b	369e8 <fputs@plt+0x25600>
   359c0:	str	r8, [sp, #136]	; 0x88
   359c4:	ldr	r0, [r7, #4]
   359c8:	mov	r1, r4
   359cc:	ldr	r6, [r7, #12]
   359d0:	mov	sl, r7
   359d4:	ldr	r5, [r7, #16]
   359d8:	add	r0, r0, r0, lsl #2
   359dc:	mov	r8, r4
   359e0:	add	r4, r4, r0, lsl #3
   359e4:	mov	r7, r4
   359e8:	ldrb	r0, [r7, #8]!
   359ec:	tst	r0, #32
   359f0:	bne	35a08 <fputs@plt+0x24620>
   359f4:	mov	r0, r4
   359f8:	bl	3bc18 <fputs@plt+0x2a830>
   359fc:	ldrb	r0, [r7]
   35a00:	tst	r0, #32
   35a04:	beq	3862c <fputs@plt+0x27244>
   35a08:	add	r0, r6, r6, lsl #2
   35a0c:	add	r6, r8, r0, lsl #3
   35a10:	cmp	r5, #0
   35a14:	mov	r7, sl
   35a18:	beq	37524 <fputs@plt+0x2613c>
   35a1c:	ldrd	r2, [r6]
   35a20:	ldr	r0, [r4]
   35a24:	mov	r1, r5
   35a28:	bl	3bd60 <fputs@plt+0x2a978>
   35a2c:	cmp	r0, #0
   35a30:	beq	3751c <fputs@plt+0x26134>
   35a34:	ldr	r3, [sp, #132]	; 0x84
   35a38:	mov	r4, r8
   35a3c:	ldr	r8, [sp, #136]	; 0x88
   35a40:	b	373dc <fputs@plt+0x25ff4>
   35a44:	ldr	r0, [r7, #12]
   35a48:	ldr	sl, [r7, #16]
   35a4c:	ldrb	r1, [r7, #3]
   35a50:	cmp	r1, #0
   35a54:	ldr	r9, [sp, #92]	; 0x5c
   35a58:	ldr	r6, [sp, #128]	; 0x80
   35a5c:	beq	35a88 <fputs@plt+0x246a0>
   35a60:	ldr	r1, [r6, #176]	; 0xb0
   35a64:	cmp	r1, #0
   35a68:	beq	35a88 <fputs@plt+0x246a0>
   35a6c:	ldr	r2, [sl, #20]
   35a70:	ldr	r3, [r1, #28]
   35a74:	cmp	r3, r2
   35a78:	beq	32e50 <fputs@plt+0x21a68>
   35a7c:	ldr	r1, [r1, #4]
   35a80:	cmp	r1, #0
   35a84:	bne	35a70 <fputs@plt+0x24688>
   35a88:	ldr	r5, [sp, #120]	; 0x78
   35a8c:	ldr	r1, [r5, #132]	; 0x84
   35a90:	ldr	r2, [r6, #184]	; 0xb8
   35a94:	cmp	r2, r1
   35a98:	str	r8, [sp, #136]	; 0x88
   35a9c:	bge	3879c <fputs@plt+0x273b4>
   35aa0:	add	r0, r0, r0, lsl #2
   35aa4:	add	r8, r4, r0, lsl #3
   35aa8:	mov	r4, r8
   35aac:	ldrb	r0, [r4, #8]!
   35ab0:	tst	r0, #64	; 0x40
   35ab4:	bne	36c30 <fputs@plt+0x25848>
   35ab8:	str	r7, [sp, #104]	; 0x68
   35abc:	ldr	r1, [sl, #8]
   35ac0:	ldr	r7, [sl, #12]
   35ac4:	ldr	r0, [sl, #16]
   35ac8:	str	r1, [sp, #108]	; 0x6c
   35acc:	add	r1, r7, r1
   35ad0:	clz	r2, r7
   35ad4:	lsr	r2, r2, #5
   35ad8:	str	r2, [sp, #88]	; 0x58
   35adc:	add	r9, r1, r2
   35ae0:	add	r6, r9, r9, lsl #2
   35ae4:	add	r0, r0, r7, lsl #2
   35ae8:	add	r0, r0, r6, lsl #3
   35aec:	add	r2, r0, #80	; 0x50
   35af0:	asr	r3, r2, #31
   35af4:	ldr	r0, [sp, #120]	; 0x78
   35af8:	bl	19774 <fputs@plt+0x838c>
   35afc:	cmp	r0, #0
   35b00:	beq	38394 <fputs@plt+0x26fac>
   35b04:	mov	r5, r0
   35b08:	mov	r0, r8
   35b0c:	bl	1862c <fputs@plt+0x7244>
   35b10:	mov	r0, #64	; 0x40
   35b14:	strh	r0, [r4]
   35b18:	str	r5, [r8]
   35b1c:	str	r9, [r5, #64]	; 0x40
   35b20:	ldr	r2, [sp, #128]	; 0x80
   35b24:	str	r2, [r5]
   35b28:	ldr	r0, [sp, #132]	; 0x84
   35b2c:	ldr	r1, [sp, #104]	; 0x68
   35b30:	sub	r0, r1, r0
   35b34:	asr	r0, r0, #2
   35b38:	movw	r1, #52429	; 0xcccd
   35b3c:	movt	r1, #52428	; 0xcccc
   35b40:	mul	r0, r0, r1
   35b44:	ldr	r1, [sl, #12]
   35b48:	str	r0, [r5, #48]	; 0x30
   35b4c:	str	r1, [r5, #68]	; 0x44
   35b50:	ldr	r0, [r2, #8]
   35b54:	str	r0, [r5, #16]
   35b58:	ldr	r0, [r2, #28]
   35b5c:	str	r0, [r5, #56]	; 0x38
   35b60:	ldr	r0, [r2, #56]	; 0x38
   35b64:	str	r0, [r5, #24]
   35b68:	ldr	r0, [r2, #36]	; 0x24
   35b6c:	str	r0, [r5, #44]	; 0x2c
   35b70:	ldr	r0, [r2, #4]
   35b74:	str	r0, [r5, #8]
   35b78:	ldr	r0, [r2, #32]
   35b7c:	str	r0, [r5, #52]	; 0x34
   35b80:	ldr	r0, [sl, #20]
   35b84:	str	r0, [r5, #28]
   35b88:	ldr	r0, [r2, #200]	; 0xc8
   35b8c:	str	r0, [r5, #20]
   35b90:	ldr	r0, [r2, #196]	; 0xc4
   35b94:	str	r0, [r5, #60]	; 0x3c
   35b98:	mov	r0, #0
   35b9c:	cmp	r0, r6, lsl #3
   35ba0:	beq	36c34 <fputs@plt+0x2584c>
   35ba4:	add	r1, r7, r7, lsl #2
   35ba8:	ldr	r2, [sp, #108]	; 0x6c
   35bac:	add	r2, r2, r2, lsl #2
   35bb0:	lsl	r2, r2, #3
   35bb4:	add	r1, r2, r1, lsl #3
   35bb8:	ldr	r2, [sp, #88]	; 0x58
   35bbc:	add	r2, r2, r2, lsl #2
   35bc0:	add	r1, r1, r2, lsl #3
   35bc4:	ldr	r7, [sp, #100]	; 0x64
   35bc8:	ldr	r4, [sp, #120]	; 0x78
   35bcc:	add	r2, r5, r0
   35bd0:	str	r4, [r2, #112]	; 0x70
   35bd4:	mov	r3, #128	; 0x80
   35bd8:	strh	r3, [r2, #88]	; 0x58
   35bdc:	add	r0, r0, #40	; 0x28
   35be0:	cmp	r1, r0
   35be4:	bne	35bcc <fputs@plt+0x247e4>
   35be8:	b	36c38 <fputs@plt+0x25850>
   35bec:	ldr	r0, [sp, #128]	; 0x80
   35bf0:	mov	r1, r7
   35bf4:	bl	38e24 <fputs@plt+0x27a3c>
   35bf8:	mov	r1, #8
   35bfc:	strh	r1, [r0, #8]
   35c00:	ldr	r1, [r7, #16]
   35c04:	vldr	d16, [r1]
   35c08:	vstr	d16, [r0]
   35c0c:	add	r7, r7, #20
   35c10:	b	32e54 <fputs@plt+0x21a6c>
   35c14:	mov	r5, r4
   35c18:	ldr	r4, [sp, #128]	; 0x80
   35c1c:	mov	r0, r4
   35c20:	mov	r1, r7
   35c24:	bl	38e24 <fputs@plt+0x27a3c>
   35c28:	ldr	r1, [r4, #176]	; 0xb0
   35c2c:	mov	r4, r5
   35c30:	ldr	r2, [r1, #8]
   35c34:	ldr	r3, [r1, #16]
   35c38:	ldr	r1, [r1, #48]	; 0x30
   35c3c:	add	r1, r1, r1, lsl #2
   35c40:	add	r1, r2, r1, lsl #2
   35c44:	ldr	r1, [r1, #4]
   35c48:	ldr	r2, [r7, #4]
   35c4c:	add	r1, r1, r2
   35c50:	add	r1, r1, r1, lsl #2
   35c54:	add	r1, r3, r1, lsl #3
   35c58:	mov	r2, #4096	; 0x1000
   35c5c:	bl	38e9c <fputs@plt+0x27ab4>
   35c60:	add	r7, r7, #20
   35c64:	b	32e54 <fputs@plt+0x21a6c>
   35c68:	ldr	r0, [sp, #120]	; 0x78
   35c6c:	ldrb	r0, [r0, #27]
   35c70:	tst	r0, #1
   35c74:	bne	36b90 <fputs@plt+0x257a8>
   35c78:	ldr	r1, [r7, #4]
   35c7c:	ldr	r0, [r7, #8]
   35c80:	cmp	r1, #0
   35c84:	beq	375bc <fputs@plt+0x261d4>
   35c88:	ldr	r1, [sp, #68]	; 0x44
   35c8c:	b	375c0 <fputs@plt+0x261d8>
   35c90:	ldr	r0, [r7, #4]
   35c94:	cmp	r0, #0
   35c98:	beq	36e64 <fputs@plt+0x25a7c>
   35c9c:	ldr	r0, [sp, #68]	; 0x44
   35ca0:	b	36e68 <fputs@plt+0x25a80>
   35ca4:	ldr	r0, [sp, #128]	; 0x80
   35ca8:	ldr	r0, [r0, #176]	; 0xb0
   35cac:	cmp	r0, #0
   35cb0:	str	r4, [sp, #108]	; 0x6c
   35cb4:	mov	r6, r4
   35cb8:	beq	35cd0 <fputs@plt+0x248e8>
   35cbc:	mov	r1, r0
   35cc0:	ldr	r0, [r0, #4]
   35cc4:	cmp	r0, #0
   35cc8:	bne	35cbc <fputs@plt+0x248d4>
   35ccc:	ldr	r6, [r1, #16]
   35cd0:	str	r8, [sp, #136]	; 0x88
   35cd4:	ldr	r0, [r7, #4]
   35cd8:	add	r8, r0, r0, lsl #2
   35cdc:	add	r4, r6, r8, lsl #3
   35ce0:	mov	r0, r4
   35ce4:	bl	391c8 <fputs@plt+0x27de0>
   35ce8:	str	r7, [sp, #104]	; 0x68
   35cec:	ldr	r0, [r7, #8]
   35cf0:	add	r7, r0, r0, lsl #2
   35cf4:	ldr	sl, [sp, #108]	; 0x6c
   35cf8:	add	r5, sl, r7, lsl #3
   35cfc:	mov	r0, r5
   35d00:	bl	391c8 <fputs@plt+0x27de0>
   35d04:	ldr	r1, [r5, #4]
   35d08:	ldr	r2, [r4, #4]
   35d0c:	ldr	r0, [sl, r7, lsl #3]
   35d10:	ldr	r3, [r6, r8, lsl #3]
   35d14:	subs	r3, r3, r0
   35d18:	sbcs	r2, r2, r1
   35d1c:	strdlt	r0, [r4]
   35d20:	b	370d8 <fputs@plt+0x25cf0>
   35d24:	ldr	r0, [r7, #4]
   35d28:	add	r1, r0, r0, lsl #2
   35d2c:	mov	r0, r4
   35d30:	ldr	r1, [r0, r1, lsl #3]!
   35d34:	ldr	r2, [r0, #4]
   35d38:	subs	r3, r1, #1
   35d3c:	sbcs	r3, r2, #0
   35d40:	bge	35ddc <fputs@plt+0x249f4>
   35d44:	b	32e50 <fputs@plt+0x21a68>
   35d48:	ldr	r5, [r7, #4]
   35d4c:	mov	r6, r4
   35d50:	ldr	r4, [r7, #12]
   35d54:	ldr	r0, [sp, #128]	; 0x80
   35d58:	mov	r1, r7
   35d5c:	bl	38e24 <fputs@plt+0x27a3c>
   35d60:	add	r1, r5, r5, lsl #2
   35d64:	mov	r2, r6
   35d68:	ldr	r1, [r2, r1, lsl #3]!
   35d6c:	ldr	r3, [r2, #4]
   35d70:	subs	r2, r1, #1
   35d74:	sbcs	r2, r3, #0
   35d78:	blt	36e84 <fputs@plt+0x25a9c>
   35d7c:	add	r2, r4, r4, lsl #2
   35d80:	mov	ip, r7
   35d84:	mov	r7, r6
   35d88:	mov	lr, r6
   35d8c:	ldr	r6, [r7, r2, lsl #3]!
   35d90:	ldr	r7, [r7, #4]
   35d94:	adds	r2, r1, r6
   35d98:	adc	r5, r3, r7
   35d9c:	mov	r4, #0
   35da0:	rsbs	r6, r6, #0
   35da4:	rscs	r7, r7, #0
   35da8:	mov	r7, ip
   35dac:	movwlt	r4, #1
   35db0:	cmp	r4, #0
   35db4:	moveq	r5, r3
   35db8:	moveq	r2, r1
   35dbc:	b	36e90 <fputs@plt+0x25aa8>
   35dc0:	ldr	r0, [r7, #4]
   35dc4:	add	r1, r0, r0, lsl #2
   35dc8:	mov	r0, r4
   35dcc:	ldr	r1, [r0, r1, lsl #3]!
   35dd0:	ldr	r2, [r0, #4]
   35dd4:	orrs	r3, r1, r2
   35dd8:	beq	32e50 <fputs@plt+0x21a68>
   35ddc:	ldr	r3, [r7, #12]
   35de0:	mov	r6, r4
   35de4:	subs	r4, r1, r3
   35de8:	sbc	r5, r2, r3, asr #31
   35dec:	strd	r4, [r0]
   35df0:	mov	r4, r6
   35df4:	ldr	r3, [sp, #132]	; 0x84
   35df8:	b	373dc <fputs@plt+0x25ff4>
   35dfc:	ldr	r0, [r7, #4]
   35e00:	add	r0, r0, r0, lsl #2
   35e04:	mov	r1, r4
   35e08:	ldr	r0, [r1, r0, lsl #3]!
   35e0c:	subs	r0, r0, #1
   35e10:	str	r0, [r1]
   35e14:	ldr	r2, [r1, #4]
   35e18:	sbc	r2, r2, #0
   35e1c:	str	r2, [r1, #4]
   35e20:	b	35e48 <fputs@plt+0x24a60>
   35e24:	ldr	r0, [r7, #4]
   35e28:	add	r0, r0, r0, lsl #2
   35e2c:	mov	r1, r4
   35e30:	ldr	r0, [r1, r0, lsl #3]!
   35e34:	adds	r2, r0, #1
   35e38:	str	r2, [r1]
   35e3c:	ldr	r2, [r1, #4]
   35e40:	adc	r3, r2, #0
   35e44:	str	r3, [r1, #4]
   35e48:	orrs	r0, r0, r2
   35e4c:	ldr	r3, [sp, #132]	; 0x84
   35e50:	bne	32e50 <fputs@plt+0x21a68>
   35e54:	b	373dc <fputs@plt+0x25ff4>
   35e58:	str	r8, [sp, #136]	; 0x88
   35e5c:	mov	r6, r4
   35e60:	ldrb	r4, [r7, #3]
   35e64:	mov	r0, #28
   35e68:	add	r2, r0, r4, lsl #2
   35e6c:	mov	r5, #0
   35e70:	ldr	r0, [sp, #120]	; 0x78
   35e74:	mov	r3, #0
   35e78:	bl	20bb8 <fputs@plt+0xf7d0>
   35e7c:	cmp	r0, #0
   35e80:	ldr	r1, [sp, #124]	; 0x7c
   35e84:	beq	38484 <fputs@plt+0x2709c>
   35e88:	str	r5, [r0, #8]
   35e8c:	ldr	r1, [r7, #16]
   35e90:	strb	r4, [r0, #26]
   35e94:	ldr	r2, [sp, #128]	; 0x80
   35e98:	str	r2, [r0, #12]
   35e9c:	ldr	r2, [sp, #132]	; 0x84
   35ea0:	sub	r2, r7, r2
   35ea4:	asr	r2, r2, #2
   35ea8:	movw	r3, #52429	; 0xcccd
   35eac:	movt	r3, #52428	; 0xcccc
   35eb0:	mul	r2, r2, r3
   35eb4:	str	r2, [r0, #16]
   35eb8:	str	r1, [r0, #4]
   35ebc:	str	r0, [r7, #16]
   35ec0:	movw	r0, #60560	; 0xec90
   35ec4:	strh	r0, [r7]
   35ec8:	mov	r4, r6
   35ecc:	ldr	r8, [sp, #136]	; 0x88
   35ed0:	str	r8, [sp, #136]	; 0x88
   35ed4:	ldr	r0, [r7, #12]
   35ed8:	ldr	r5, [r7, #16]
   35edc:	add	r0, r0, r0, lsl #2
   35ee0:	add	r0, r4, r0, lsl #3
   35ee4:	ldr	r1, [r5, #8]
   35ee8:	cmp	r1, r0
   35eec:	beq	35f2c <fputs@plt+0x24b44>
   35ef0:	str	r0, [r5, #8]
   35ef4:	ldrb	r1, [r5, #26]
   35ef8:	cmp	r1, #0
   35efc:	beq	35f2c <fputs@plt+0x24b44>
   35f00:	ldr	r2, [r7, #8]
   35f04:	add	r2, r2, r1
   35f08:	add	r2, r2, r2, lsl #2
   35f0c:	add	r2, r4, r2, lsl #3
   35f10:	sub	r2, r2, #40	; 0x28
   35f14:	add	r3, r5, #24
   35f18:	str	r2, [r3, r1, lsl #2]
   35f1c:	sub	r2, r2, #40	; 0x28
   35f20:	sub	r1, r1, #1
   35f24:	cmp	r1, #0
   35f28:	bgt	35f18 <fputs@plt+0x24b30>
   35f2c:	mov	r6, r4
   35f30:	ldr	r1, [r0, #12]
   35f34:	add	r1, r1, #1
   35f38:	str	r1, [r0, #12]
   35f3c:	add	r4, sp, #144	; 0x90
   35f40:	mov	r0, r4
   35f44:	ldr	r1, [sp, #120]	; 0x78
   35f48:	mov	r2, #1
   35f4c:	bl	3bef4 <fputs@plt+0x2ab0c>
   35f50:	str	r4, [r5]
   35f54:	mov	r0, #0
   35f58:	strh	r0, [r5, #24]
   35f5c:	ldrb	r1, [r5, #26]
   35f60:	ldr	r0, [r5, #4]
   35f64:	ldr	r3, [r0, #12]
   35f68:	add	r2, r5, #28
   35f6c:	mov	r0, r5
   35f70:	blx	r3
   35f74:	ldrb	r0, [r5, #25]
   35f78:	cmp	r0, #0
   35f7c:	ldr	r8, [sp, #100]	; 0x64
   35f80:	beq	35fcc <fputs@plt+0x24be4>
   35f84:	ldr	r0, [r5, #20]
   35f88:	cmp	r0, #0
   35f8c:	ldr	sl, [sp, #112]	; 0x70
   35f90:	beq	35fb4 <fputs@plt+0x24bcc>
   35f94:	add	r0, sp, #144	; 0x90
   35f98:	bl	18740 <fputs@plt+0x7358>
   35f9c:	mov	r2, r0
   35fa0:	movw	r1, #20776	; 0x5128
   35fa4:	movt	r1, #8
   35fa8:	ldr	r0, [sp, #128]	; 0x80
   35fac:	bl	30f64 <fputs@plt+0x1fb7c>
   35fb0:	ldr	sl, [r5, #20]
   35fb4:	add	r0, sp, #144	; 0x90
   35fb8:	bl	1862c <fputs@plt+0x7244>
   35fbc:	mov	r0, #0
   35fc0:	str	r0, [sp, #112]	; 0x70
   35fc4:	cmp	sl, #0
   35fc8:	bne	38400 <fputs@plt+0x27018>
   35fcc:	ldrb	r0, [r5, #24]
   35fd0:	cmp	r0, #0
   35fd4:	mov	r4, r6
   35fd8:	beq	37234 <fputs@plt+0x25e4c>
   35fdc:	ldr	r0, [r7, #-16]
   35fe0:	cmp	r0, #0
   35fe4:	beq	37234 <fputs@plt+0x25e4c>
   35fe8:	add	r0, r0, r0, lsl #2
   35fec:	add	r0, r4, r0, lsl #3
   35ff0:	mov	r2, #1
   35ff4:	mov	r3, #0
   35ff8:	bl	18e28 <fputs@plt+0x7a40>
   35ffc:	b	37234 <fputs@plt+0x25e4c>
   36000:	ldr	r0, [r7, #4]
   36004:	ldr	r1, [r7, #16]
   36008:	add	r0, r0, r0, lsl #2
   3600c:	mov	r5, r4
   36010:	add	r4, r4, r0, lsl #3
   36014:	mov	r0, r4
   36018:	bl	3135c <fputs@plt+0x1ff74>
   3601c:	cmp	r0, #0
   36020:	bne	386a8 <fputs@plt+0x272c0>
   36024:	mov	r0, r4
   36028:	ldr	r1, [sp, #96]	; 0x60
   3602c:	bl	31690 <fputs@plt+0x202a8>
   36030:	mov	r0, r4
   36034:	bl	38e64 <fputs@plt+0x27a7c>
   36038:	cmp	r0, #0
   3603c:	bne	3845c <fputs@plt+0x27074>
   36040:	mov	r0, #0
   36044:	str	r0, [sp, #112]	; 0x70
   36048:	b	36ce4 <fputs@plt+0x258fc>
   3604c:	ldr	r0, [r7, #4]
   36050:	ldr	r1, [sp, #120]	; 0x78
   36054:	ldr	r1, [r1, #16]
   36058:	add	r0, r1, r0, lsl #4
   3605c:	ldr	r0, [r0, #4]
   36060:	bl	3c59c <fputs@plt+0x2b1b4>
   36064:	mov	sl, r0
   36068:	mov	r0, #0
   3606c:	str	r0, [sp, #112]	; 0x70
   36070:	cmp	sl, #101	; 0x65
   36074:	ldr	r3, [sp, #132]	; 0x84
   36078:	beq	373dc <fputs@plt+0x25ff4>
   3607c:	cmp	sl, #0
   36080:	bne	38454 <fputs@plt+0x2706c>
   36084:	str	sl, [sp, #112]	; 0x70
   36088:	add	r7, r7, #20
   3608c:	b	32e54 <fputs@plt+0x21a6c>
   36090:	ldr	r0, [r7, #4]
   36094:	cmp	r0, #0
   36098:	beq	36ea0 <fputs@plt+0x25ab8>
   3609c:	ldr	r1, [sp, #128]	; 0x80
   360a0:	ldrb	r0, [r1, #87]	; 0x57
   360a4:	orr	r0, r0, #1
   360a8:	strb	r0, [r1, #87]	; 0x57
   360ac:	add	r7, r7, #20
   360b0:	b	32e54 <fputs@plt+0x21a6c>
   360b4:	ldrb	r2, [r7, #12]
   360b8:	cmp	r2, #0
   360bc:	ldr	r6, [sp, #120]	; 0x78
   360c0:	bne	360d0 <fputs@plt+0x24ce8>
   360c4:	ldrb	r0, [r6, #25]
   360c8:	tst	r0, #64	; 0x40
   360cc:	bne	32e50 <fputs@plt+0x21a68>
   360d0:	ldmib	r7, {r0, r1}
   360d4:	ldr	r3, [r6, #16]
   360d8:	add	r0, r3, r0, lsl #4
   360dc:	ldr	r0, [r0, #4]
   360e0:	bl	3c684 <fputs@plt+0x2b29c>
   360e4:	cmp	r0, #0
   360e8:	beq	370b4 <fputs@plt+0x25ccc>
   360ec:	b	3876c <fputs@plt+0x27384>
   360f0:	mov	r9, r4
   360f4:	ldr	r4, [r7, #16]
   360f8:	ldr	r6, [sp, #120]	; 0x78
   360fc:	mov	r0, r6
   36100:	mov	r1, r4
   36104:	bl	3c6e8 <fputs@plt+0x2b300>
   36108:	mov	sl, r0
   3610c:	cmp	r4, #0
   36110:	ldr	r5, [sp, #128]	; 0x80
   36114:	beq	36124 <fputs@plt+0x24d3c>
   36118:	ldr	r1, [r4, #8]
   3611c:	mov	r0, r5
   36120:	bl	310d8 <fputs@plt+0x1fcf0>
   36124:	cmp	sl, #0
   36128:	bne	383ac <fputs@plt+0x26fc4>
   3612c:	mov	r0, #0
   36130:	str	r0, [sp, #112]	; 0x70
   36134:	mov	r4, r9
   36138:	add	r7, r7, #20
   3613c:	b	32e54 <fputs@plt+0x21a6c>
   36140:	vmov.i32	q8, #0	; 0x00000000
   36144:	mov	r0, #36	; 0x24
   36148:	mov	r3, r4
   3614c:	add	r4, sp, #144	; 0x90
   36150:	mov	r1, r4
   36154:	vst1.64	{d16-d17}, [r1], r0
   36158:	mov	r2, #0
   3615c:	mov	r0, #0
   36160:	str	r0, [sp, #112]	; 0x70
   36164:	str	r2, [r1]
   36168:	add	r0, r4, #16
   3616c:	vst1.64	{d16-d17}, [r0]
   36170:	ldr	r5, [sp, #120]	; 0x78
   36174:	str	r5, [sp, #176]	; 0xb0
   36178:	ldr	r0, [r7, #8]
   3617c:	add	r0, r0, r0, lsl #2
   36180:	mov	r6, r3
   36184:	add	r1, r3, r0, lsl #3
   36188:	mov	r0, r4
   3618c:	bl	18f64 <fputs@plt+0x7b7c>
   36190:	mov	sl, r0
   36194:	mov	r0, r4
   36198:	bl	18740 <fputs@plt+0x7358>
   3619c:	cmp	r0, #0
   361a0:	beq	361bc <fputs@plt+0x24dd4>
   361a4:	mov	r2, r0
   361a8:	ldr	r1, [r7, #4]
   361ac:	mov	r0, r5
   361b0:	ldr	r3, [sp, #80]	; 0x50
   361b4:	bl	3c7b8 <fputs@plt+0x2b3d0>
   361b8:	mov	sl, r0
   361bc:	add	r0, sp, #144	; 0x90
   361c0:	bl	1862c <fputs@plt+0x7244>
   361c4:	cmp	sl, #0
   361c8:	mov	r4, r6
   361cc:	beq	32e50 <fputs@plt+0x21a68>
   361d0:	b	38454 <fputs@plt+0x2706c>
   361d4:	ldr	r6, [sp, #120]	; 0x78
   361d8:	ldr	r0, [r6, #168]	; 0xa8
   361dc:	add	r0, r0, #1
   361e0:	str	r0, [r6, #168]	; 0xa8
   361e4:	ldr	r1, [r7, #4]
   361e8:	ldr	r2, [r7, #16]
   361ec:	mov	r0, r6
   361f0:	bl	3c8b8 <fputs@plt+0x2b4d0>
   361f4:	mov	sl, r0
   361f8:	ldr	r0, [r6, #168]	; 0xa8
   361fc:	sub	r0, r0, #1
   36200:	str	r0, [r6, #168]	; 0xa8
   36204:	cmp	sl, #0
   36208:	beq	370b4 <fputs@plt+0x25ccc>
   3620c:	b	384c0 <fputs@plt+0x270d8>
   36210:	mov	r1, r4
   36214:	str	r8, [sp, #136]	; 0x88
   36218:	mov	r0, #0
   3621c:	str	r0, [sp, #144]	; 0x90
   36220:	ldr	r0, [r7, #16]
   36224:	ldr	r4, [r0, #8]
   36228:	mov	sl, #6
   3622c:	cmp	r4, #0
   36230:	ldrne	r5, [r4]
   36234:	cmpne	r5, #0
   36238:	beq	387f4 <fputs@plt+0x2740c>
   3623c:	mov	r8, r1
   36240:	ldr	r2, [r5, #24]
   36244:	add	r1, sp, #144	; 0x90
   36248:	mov	r0, r4
   3624c:	blx	r2
   36250:	mov	sl, r0
   36254:	ldr	r6, [sp, #128]	; 0x80
   36258:	mov	r0, r6
   3625c:	mov	r1, r4
   36260:	bl	310d8 <fputs@plt+0x1fcf0>
   36264:	cmp	sl, #0
   36268:	bne	387f4 <fputs@plt+0x2740c>
   3626c:	ldr	r0, [sp, #144]	; 0x90
   36270:	str	r4, [r0]
   36274:	ldr	r1, [r7, #4]
   36278:	mov	r0, #2
   3627c:	str	r0, [sp]
   36280:	mov	r0, #0
   36284:	str	r0, [sp, #112]	; 0x70
   36288:	mov	r0, r6
   3628c:	mov	r2, #0
   36290:	mvn	r3, #0
   36294:	bl	39be4 <fputs@plt+0x287fc>
   36298:	cmp	r0, #0
   3629c:	beq	388b0 <fputs@plt+0x274c8>
   362a0:	ldr	r1, [sp, #144]	; 0x90
   362a4:	str	r1, [r0, #16]
   362a8:	ldr	r0, [r4, #4]
   362ac:	add	r0, r0, #1
   362b0:	str	r0, [r4, #4]
   362b4:	b	37230 <fputs@plt+0x25e48>
   362b8:	ldr	r0, [r7, #4]
   362bc:	ldr	r1, [r7, #12]
   362c0:	add	r1, r1, r1, lsl #2
   362c4:	str	r4, [sp, #108]	; 0x6c
   362c8:	add	r4, r4, r1, lsl #3
   362cc:	ldr	r6, [sp, #128]	; 0x80
   362d0:	ldr	r1, [r6, #56]	; 0x38
   362d4:	ldr	r0, [r1, r0, lsl #2]
   362d8:	ldrb	r1, [r0, #2]
   362dc:	cmp	r1, #0
   362e0:	beq	36eb0 <fputs@plt+0x25ac8>
   362e4:	mov	r0, r4
   362e8:	bl	18e70 <fputs@plt+0x7a88>
   362ec:	b	37958 <fputs@plt+0x26570>
   362f0:	mov	r6, r4
   362f4:	ldr	r0, [r7, #4]
   362f8:	ldr	r4, [sp, #128]	; 0x80
   362fc:	ldr	r1, [r4, #56]	; 0x38
   36300:	ldr	r5, [r1, r0, lsl #2]
   36304:	ldrb	r0, [r5, #2]
   36308:	cmp	r0, #0
   3630c:	bne	37fc8 <fputs@plt+0x26be0>
   36310:	str	r8, [sp, #136]	; 0x88
   36314:	ldr	r0, [r5, #16]
   36318:	ldr	r8, [r0]
   3631c:	ldr	r9, [r8]
   36320:	ldr	r1, [r9, #36]	; 0x24
   36324:	blx	r1
   36328:	mov	sl, r0
   3632c:	mov	r0, r4
   36330:	mov	r1, r8
   36334:	bl	310d8 <fputs@plt+0x1fcf0>
   36338:	cmp	sl, #0
   3633c:	bne	387f4 <fputs@plt+0x2740c>
   36340:	ldr	r0, [r5, #16]
   36344:	ldr	r1, [r9, #40]	; 0x28
   36348:	blx	r1
   3634c:	mov	r1, #0
   36350:	str	r1, [sp, #112]	; 0x70
   36354:	cmp	r0, #0
   36358:	mov	r4, r6
   3635c:	ldr	r8, [sp, #136]	; 0x88
   36360:	bne	369e8 <fputs@plt+0x25600>
   36364:	b	369cc <fputs@plt+0x255e4>
   36368:	ldr	r0, [r7, #4]
   3636c:	ldr	r1, [r7, #16]
   36370:	add	r0, r0, r0, lsl #2
   36374:	mov	r6, r4
   36378:	add	r5, r4, r0, lsl #3
   3637c:	ldr	r4, [r1, #8]
   36380:	mov	r0, r5
   36384:	mov	r1, #1
   36388:	bl	31690 <fputs@plt+0x202a8>
   3638c:	cmp	r0, #0
   36390:	bne	38450 <fputs@plt+0x27068>
   36394:	ldr	r1, [r5, #16]
   36398:	ldr	r0, [r4]
   3639c:	ldr	r2, [r0, #76]	; 0x4c
   363a0:	mov	r0, r4
   363a4:	blx	r2
   363a8:	mov	sl, r0
   363ac:	ldr	r5, [sp, #128]	; 0x80
   363b0:	mov	r0, r5
   363b4:	mov	r1, r4
   363b8:	bl	310d8 <fputs@plt+0x1fcf0>
   363bc:	ldrb	r0, [r5, #87]	; 0x57
   363c0:	and	r0, r0, #254	; 0xfe
   363c4:	strb	r0, [r5, #87]	; 0x57
   363c8:	cmp	sl, #0
   363cc:	bne	384c8 <fputs@plt+0x270e0>
   363d0:	mov	r0, #0
   363d4:	str	r0, [sp, #112]	; 0x70
   363d8:	b	37fc8 <fputs@plt+0x26be0>
   363dc:	ldr	r0, [sp, #128]	; 0x80
   363e0:	mov	r1, r7
   363e4:	bl	38e24 <fputs@plt+0x27a3c>
   363e8:	mov	r5, r4
   363ec:	mov	r4, r0
   363f0:	ldr	r0, [r7, #4]
   363f4:	ldr	r1, [sp, #120]	; 0x78
   363f8:	ldr	r1, [r1, #16]
   363fc:	add	r0, r1, r0, lsl #4
   36400:	ldr	r0, [r0, #4]
   36404:	bl	17360 <fputs@plt+0x5f78>
   36408:	mov	r1, #0
   3640c:	strd	r0, [r4]
   36410:	b	36ce4 <fputs@plt+0x258fc>
   36414:	mov	sl, r8
   36418:	mov	r8, r4
   3641c:	ldr	r0, [sp, #128]	; 0x80
   36420:	mov	r1, r7
   36424:	bl	38e24 <fputs@plt+0x27a3c>
   36428:	mov	r4, r0
   3642c:	ldr	r0, [r7, #4]
   36430:	ldr	r6, [r7, #12]
   36434:	ldr	r1, [sp, #120]	; 0x78
   36438:	ldr	r1, [r1, #16]
   3643c:	add	r0, r1, r0, lsl #4
   36440:	ldr	r5, [r0, #4]
   36444:	cmp	r6, #0
   36448:	beq	36f44 <fputs@plt+0x25b5c>
   3644c:	mov	r0, r5
   36450:	bl	17360 <fputs@plt+0x5f78>
   36454:	mov	r1, r0
   36458:	cmp	r0, r6
   3645c:	movcc	r1, r6
   36460:	b	36f48 <fputs@plt+0x25b60>
   36464:	ldr	r5, [sp, #120]	; 0x78
   36468:	ldr	r0, [r5, #180]	; 0xb4
   3646c:	cmp	r0, #0
   36470:	beq	364d0 <fputs@plt+0x250e8>
   36474:	ldr	r0, [sp, #128]	; 0x80
   36478:	ldrb	r0, [r0, #87]	; 0x57
   3647c:	tst	r0, #2
   36480:	bne	364d0 <fputs@plt+0x250e8>
   36484:	ldr	r1, [r7, #16]
   36488:	cmp	r1, #0
   3648c:	bne	364a0 <fputs@plt+0x250b8>
   36490:	ldr	r0, [sp, #128]	; 0x80
   36494:	ldr	r1, [r0, #168]	; 0xa8
   36498:	cmp	r1, #0
   3649c:	beq	364d0 <fputs@plt+0x250e8>
   364a0:	ldr	r0, [sp, #128]	; 0x80
   364a4:	bl	3c99c <fputs@plt+0x2b5b4>
   364a8:	mov	r6, r4
   364ac:	mov	r4, r0
   364b0:	ldr	r2, [r5, #180]	; 0xb4
   364b4:	ldr	r0, [r5, #184]	; 0xb8
   364b8:	mov	r1, r4
   364bc:	blx	r2
   364c0:	mov	r0, r5
   364c4:	mov	r1, r4
   364c8:	mov	r4, r6
   364cc:	bl	13ddc <fputs@plt+0x29f4>
   364d0:	ldr	r0, [r7, #8]
   364d4:	cmp	r0, #0
   364d8:	beq	32e50 <fputs@plt+0x21a68>
   364dc:	ldr	r3, [sp, #132]	; 0x84
   364e0:	b	373dc <fputs@plt+0x25ff4>
   364e4:	ldr	r1, [r7, #12]
   364e8:	cmp	r1, #0
   364ec:	ldr	r3, [sp, #132]	; 0x84
   364f0:	bne	373dc <fputs@plt+0x25ff4>
   364f4:	b	32e50 <fputs@plt+0x21a68>
   364f8:	add	r1, r1, r1, lsl #2
   364fc:	mov	r4, r6
   36500:	mov	r2, r6
   36504:	str	r0, [r2, r1, lsl #3]!
   36508:	mov	r0, #0
   3650c:	str	r0, [r2, #4]
   36510:	ldrh	r0, [r2, #8]
   36514:	and	r0, r0, #15872	; 0x3e00
   36518:	orr	r0, r0, #4
   3651c:	strh	r0, [r2, #8]
   36520:	add	r7, r7, #20
   36524:	b	32e54 <fputs@plt+0x21a6c>
   36528:	asr	r3, r9, #31
   3652c:	ldr	r7, [sp, #124]	; 0x7c
   36530:	str	r8, [sp, #136]	; 0x88
   36534:	add	r0, r1, r1, lsl #2
   36538:	ldr	r1, [sp, #104]	; 0x68
   3653c:	ldrb	r1, [r1, #3]
   36540:	tst	r1, #1
   36544:	beq	36558 <fputs@plt+0x25170>
   36548:	ldr	r6, [sp, #128]	; 0x80
   3654c:	ldr	r2, [r6, #92]	; 0x5c
   36550:	add	r2, r2, #1
   36554:	str	r2, [r6, #92]	; 0x5c
   36558:	mov	r2, r4
   3655c:	mov	r8, r4
   36560:	add	r0, r4, r0, lsl #3
   36564:	tst	r1, #2
   36568:	beq	36580 <fputs@plt+0x25198>
   3656c:	ldr	r2, [sp, #92]	; 0x5c
   36570:	str	r9, [r2]
   36574:	str	r3, [r2, #4]
   36578:	str	r9, [sp, #100]	; 0x64
   3657c:	mov	r7, r3
   36580:	str	r7, [sp, #124]	; 0x7c
   36584:	ldrh	r6, [r0, #8]
   36588:	tst	r6, #1
   3658c:	movne	r2, #0
   36590:	strne	r2, [r0, #12]
   36594:	strne	r2, [r0, #16]
   36598:	mov	r2, #0
   3659c:	tst	r1, #16
   365a0:	mov	r4, #0
   365a4:	ldrne	r4, [r5, #28]
   365a8:	tst	r6, #16384	; 0x4000
   365ac:	ldrne	r2, [r0]
   365b0:	ldr	r6, [r0, #12]
   365b4:	ldr	r7, [r0, #16]
   365b8:	ldr	r0, [r5, #16]
   365bc:	str	r4, [sp, #16]
   365c0:	ubfx	r1, r1, #3, #1
   365c4:	str	r1, [sp, #12]
   365c8:	str	r2, [sp, #8]
   365cc:	str	r6, [sp, #4]
   365d0:	str	r7, [sp]
   365d4:	mov	r6, #0
   365d8:	mov	r1, #0
   365dc:	mov	r2, r9
   365e0:	mov	r4, r3
   365e4:	bl	3a6f4 <fputs@plt+0x2930c>
   365e8:	str	r6, [r5, #56]	; 0x38
   365ec:	strb	r6, [r5, #3]
   365f0:	cmp	r0, #0
   365f4:	bne	3848c <fputs@plt+0x270a4>
   365f8:	mov	r0, #0
   365fc:	str	r0, [sp, #112]	; 0x70
   36600:	ldr	r0, [sp, #120]	; 0x78
   36604:	ldr	r6, [r0, #216]	; 0xd8
   36608:	cmp	r6, #0
   3660c:	ldr	r7, [sp, #104]	; 0x68
   36610:	beq	37230 <fputs@plt+0x25e48>
   36614:	ldr	r3, [r7, #16]
   36618:	cmp	r3, #0
   3661c:	beq	37230 <fputs@plt+0x25e48>
   36620:	ldrsb	r1, [r5, #1]
   36624:	ldr	r0, [sp, #120]	; 0x78
   36628:	ldr	r2, [r0, #16]
   3662c:	ldr	r0, [r0, #212]	; 0xd4
   36630:	ldr	r2, [r2, r1, lsl #4]
   36634:	ldr	r1, [sp, #104]	; 0x68
   36638:	ldrb	r7, [r1, #3]
   3663c:	str	r9, [sp]
   36640:	str	r4, [sp, #4]
   36644:	mov	r1, #23
   36648:	tst	r7, #4
   3664c:	ldr	r7, [sp, #104]	; 0x68
   36650:	movweq	r1, #18
   36654:	blx	r6
   36658:	b	37230 <fputs@plt+0x25e48>
   3665c:	ldr	r2, [r5, #12]
   36660:	ldr	r1, [r5, #16]
   36664:	ldr	r3, [r7, #12]
   36668:	ldr	r0, [r4, #16]
   3666c:	str	r7, [sp, #104]	; 0x68
   36670:	ldrb	r7, [r7, #3]
   36674:	mov	r5, #0
   36678:	tst	r7, #16
   3667c:	mov	r7, #0
   36680:	ldr	r8, [sp, #136]	; 0x88
   36684:	ldrne	r7, [r4, #28]
   36688:	movw	r6, #61851	; 0xf19b
   3668c:	movt	r6, #7
   36690:	str	r6, [sp]
   36694:	str	r5, [sp, #4]
   36698:	str	r5, [sp, #8]
   3669c:	str	r3, [sp, #12]
   366a0:	str	r7, [sp, #16]
   366a4:	asr	r3, r2, #31
   366a8:	bl	3a6f4 <fputs@plt+0x2930c>
   366ac:	mov	sl, r0
   366b0:	str	r5, [r4, #56]	; 0x38
   366b4:	ldr	r6, [sp, #120]	; 0x78
   366b8:	ldr	r7, [sp, #104]	; 0x68
   366bc:	cmp	sl, #0
   366c0:	ldr	r4, [sp, #108]	; 0x6c
   366c4:	beq	370b4 <fputs@plt+0x25ccc>
   366c8:	b	381bc <fputs@plt+0x26dd4>
   366cc:	str	r0, [sp, #108]	; 0x6c
   366d0:	mov	r6, #0
   366d4:	b	37148 <fputs@plt+0x25d60>
   366d8:	ldr	r2, [r7, #16]
   366dc:	mov	r4, #0
   366e0:	ldr	r1, [r7, #4]
   366e4:	mov	r0, #0
   366e8:	str	r0, [sp]
   366ec:	ldr	r0, [sp, #128]	; 0x80
   366f0:	mov	r3, r5
   366f4:	bl	39be4 <fputs@plt+0x287fc>
   366f8:	cmp	r0, #0
   366fc:	beq	38448 <fputs@plt+0x27060>
   36700:	mov	r5, r0
   36704:	mov	r0, #1
   36708:	strb	r0, [r5, #2]
   3670c:	str	r6, [r5, #8]
   36710:	ldrb	r0, [r5, #5]
   36714:	orr	r0, r0, #4
   36718:	strb	r0, [r5, #5]
   3671c:	ldr	r0, [r5, #16]
   36720:	str	r0, [sp]
   36724:	mov	r0, r9
   36728:	mov	r1, r6
   3672c:	mov	r2, sl
   36730:	mov	r3, r4
   36734:	bl	39d00 <fputs@plt+0x28918>
   36738:	str	r0, [sp, #112]	; 0x70
   3673c:	str	r4, [r5, #24]
   36740:	ldrb	r0, [r7, #1]
   36744:	subs	r0, r0, #250	; 0xfa
   36748:	movwne	r0, #1
   3674c:	strb	r0, [r5, #4]
   36750:	ldr	r8, [sp, #136]	; 0x88
   36754:	ldr	r4, [sp, #108]	; 0x6c
   36758:	ldr	r0, [r5, #16]
   3675c:	ldrb	r1, [r7, #3]
   36760:	and	r1, r1, #3
   36764:	bl	39d44 <fputs@plt+0x2895c>
   36768:	ldr	sl, [sp, #112]	; 0x70
   3676c:	cmp	sl, #0
   36770:	beq	370b4 <fputs@plt+0x25ccc>
   36774:	b	38454 <fputs@plt+0x2706c>
   36778:	cmp	sl, #126	; 0x7e
   3677c:	bgt	36cf0 <fputs@plt+0x25908>
   36780:	add	r5, sl, #1
   36784:	b	36d18 <fputs@plt+0x25930>
   36788:	ldr	r0, [r7, #8]
   3678c:	add	r0, r0, r0, lsl #2
   36790:	ldr	r4, [sp, #108]	; 0x6c
   36794:	add	r0, r4, r0, lsl #3
   36798:	ldrh	r1, [r0, #8]
   3679c:	and	r1, r1, #15872	; 0x3e00
   367a0:	orr	r1, r1, #1
   367a4:	strh	r1, [r0, #8]
   367a8:	b	37234 <fputs@plt+0x25e4c>
   367ac:	add	r1, sp, #144	; 0x90
   367b0:	mov	r0, r9
   367b4:	bl	2de90 <fputs@plt+0x1caa8>
   367b8:	ldr	r6, [sp, #120]	; 0x78
   367bc:	ldr	r1, [r6, #92]	; 0x5c
   367c0:	ldr	r0, [sp, #144]	; 0x90
   367c4:	ldr	r2, [sp, #148]	; 0x94
   367c8:	subs	r3, r1, r0
   367cc:	rscs	r1, r2, r1, asr #31
   367d0:	blt	384a8 <fputs@plt+0x270c0>
   367d4:	str	r0, [fp, #-80]	; 0xffffffb0
   367d8:	str	r7, [sp, #104]	; 0x68
   367dc:	add	r0, r5, r5, lsl #2
   367e0:	ldr	r1, [sp, #108]	; 0x6c
   367e4:	add	r5, r1, r0, lsl #3
   367e8:	ldr	r7, [fp, #-80]	; 0xffffffb0
   367ec:	cmp	r7, #32
   367f0:	mov	r1, r7
   367f4:	movls	r1, #32
   367f8:	mov	r0, r5
   367fc:	bl	31d60 <fputs@plt+0x20978>
   36800:	cmp	r0, #0
   36804:	bne	384d0 <fputs@plt+0x270e8>
   36808:	str	r7, [r5, #12]
   3680c:	ldrh	r0, [r5, #8]
   36810:	and	r0, r0, #15872	; 0x3e00
   36814:	orr	r0, r0, #16
   36818:	strh	r0, [r5, #8]
   3681c:	ldr	r3, [r5, #16]
   36820:	ldrb	r0, [r4, #4]
   36824:	ldr	r2, [fp, #-80]	; 0xffffffb0
   36828:	cmp	r0, #0
   3682c:	beq	36990 <fputs@plt+0x255a8>
   36830:	mov	r0, r9
   36834:	mov	r1, #0
   36838:	bl	1b39c <fputs@plt+0x9fb4>
   3683c:	b	3699c <fputs@plt+0x255b4>
   36840:	mov	r1, #0
   36844:	cmn	r0, #1
   36848:	b	36860 <fputs@plt+0x25478>
   3684c:	clz	r0, r0
   36850:	lsr	r0, r0, #5
   36854:	b	36880 <fputs@plt+0x25498>
   36858:	mov	r1, #0
   3685c:	cmp	r0, #0
   36860:	movwgt	r1, #1
   36864:	b	36874 <fputs@plt+0x2548c>
   36868:	mov	r1, #0
   3686c:	cmp	r0, #1
   36870:	movwlt	r1, #1
   36874:	mov	r0, r1
   36878:	b	36880 <fputs@plt+0x25498>
   3687c:	lsr	r0, r0, #31
   36880:	strh	r6, [r8]
   36884:	strh	r4, [r9]
   36888:	ldrb	r1, [r7, #3]
   3688c:	tst	r1, #32
   36890:	bne	368a8 <fputs@plt+0x254c0>
   36894:	cmp	r0, #0
   36898:	ldr	r8, [sp, #136]	; 0x88
   3689c:	ldr	r4, [sp, #108]	; 0x6c
   368a0:	beq	32e50 <fputs@plt+0x21a68>
   368a4:	b	373dc <fputs@plt+0x25ff4>
   368a8:	ldr	r1, [r7, #8]
   368ac:	add	r1, r1, r1, lsl #2
   368b0:	ldr	r4, [sp, #108]	; 0x6c
   368b4:	mov	r2, r4
   368b8:	str	r0, [r2, r1, lsl #3]!
   368bc:	mov	r0, #0
   368c0:	str	r0, [r2, #4]
   368c4:	ldrh	r0, [r2, #8]
   368c8:	and	r0, r0, #15872	; 0x3e00
   368cc:	orr	r0, r0, #4
   368d0:	strh	r0, [r2, #8]
   368d4:	b	37234 <fputs@plt+0x25e4c>
   368d8:	ldrh	r0, [r4]
   368dc:	and	r0, r0, #15872	; 0x3e00
   368e0:	orr	r0, r0, #4
   368e4:	strh	r0, [r4]
   368e8:	b	36ce4 <fputs@plt+0x258fc>
   368ec:	ldr	r6, [sp, #112]	; 0x70
   368f0:	ldrb	r0, [r4, #8]
   368f4:	tst	r0, #18
   368f8:	beq	36918 <fputs@plt+0x25530>
   368fc:	ldr	r0, [r5]
   36900:	ldr	r1, [sp, #96]	; 0x60
   36904:	bl	31690 <fputs@plt+0x202a8>
   36908:	ldr	r0, [r5]
   3690c:	bl	38e64 <fputs@plt+0x27a7c>
   36910:	cmp	r0, #0
   36914:	bne	38460 <fputs@plt+0x27078>
   36918:	str	r6, [sp, #112]	; 0x70
   3691c:	b	37230 <fputs@plt+0x25e48>
   36920:	mov	r0, #0
   36924:	str	r0, [sp, #148]	; 0x94
   36928:	str	r0, [sp, #144]	; 0x90
   3692c:	ldr	r1, [r4, #16]
   36930:	add	r2, sp, #144	; 0x90
   36934:	ldr	r6, [sp, #120]	; 0x78
   36938:	mov	r0, r6
   3693c:	bl	3b1d4 <fputs@plt+0x29dec>
   36940:	cmp	r0, #0
   36944:	bne	38434 <fputs@plt+0x2704c>
   36948:	ldrb	r0, [r7]
   3694c:	cmp	r0, #112	; 0x70
   36950:	bne	37054 <fputs@plt+0x25c6c>
   36954:	ldr	r0, [r7, #12]
   36958:	ldr	r1, [r5, #56]	; 0x38
   3695c:	ldr	r0, [r1, r0, lsl #2]
   36960:	mov	r1, #0
   36964:	strb	r1, [r0, #2]
   36968:	ldr	r1, [sp, #144]	; 0x90
   3696c:	ldr	r2, [sp, #148]	; 0x94
   36970:	mov	r3, #1
   36974:	strb	r3, [r0, #3]
   36978:	str	r2, [r0, #44]	; 0x2c
   3697c:	str	r1, [r0, #40]	; 0x28
   36980:	ldr	r1, [r7, #16]
   36984:	str	r4, [r0, #48]	; 0x30
   36988:	str	r1, [r0, #52]	; 0x34
   3698c:	b	370b0 <fputs@plt+0x25cc8>
   36990:	mov	r0, r9
   36994:	mov	r1, #0
   36998:	bl	2deb0 <fputs@plt+0x1cac8>
   3699c:	mov	sl, r0
   369a0:	ldr	r6, [sp, #120]	; 0x78
   369a4:	ldr	r4, [sp, #108]	; 0x6c
   369a8:	cmp	r0, #0
   369ac:	ldr	r7, [sp, #104]	; 0x68
   369b0:	bne	384c0 <fputs@plt+0x270d8>
   369b4:	mov	r0, #1
   369b8:	strb	r0, [r5, #10]
   369bc:	b	370b4 <fputs@plt+0x25ccc>
   369c0:	mov	r0, r4
   369c4:	bl	18e70 <fputs@plt+0x7a88>
   369c8:	mov	r4, r5
   369cc:	str	r8, [sp, #136]	; 0x88
   369d0:	mov	r6, r4
   369d4:	ldr	r0, [r7, #8]
   369d8:	add	r0, r0, r0, lsl #2
   369dc:	ldr	r1, [sp, #132]	; 0x84
   369e0:	add	r0, r1, r0, lsl #2
   369e4:	sub	r7, r0, #20
   369e8:	ldr	r9, [sp, #92]	; 0x5c
   369ec:	ldr	r5, [sp, #128]	; 0x80
   369f0:	ldr	r0, [sp, #120]	; 0x78
   369f4:	ldr	r0, [r0, #248]	; 0xf8
   369f8:	cmp	r0, #0
   369fc:	ldr	r8, [sp, #100]	; 0x64
   36a00:	bne	32c50 <fputs@plt+0x21868>
   36a04:	ldr	r0, [sp, #84]	; 0x54
   36a08:	ldr	r1, [sp, #136]	; 0x88
   36a0c:	cmp	r1, r0
   36a10:	bcc	36fa4 <fputs@plt+0x25bbc>
   36a14:	ldr	r2, [sp, #120]	; 0x78
   36a18:	ldr	r1, [r2, #304]	; 0x130
   36a1c:	cmp	r1, #0
   36a20:	beq	36fa4 <fputs@plt+0x25bbc>
   36a24:	ldr	r0, [r2, #308]	; 0x134
   36a28:	ldr	r4, [r2, #312]	; 0x138
   36a2c:	blx	r1
   36a30:	cmp	r0, #0
   36a34:	bne	3841c <fputs@plt+0x27034>
   36a38:	ldr	r8, [sp, #136]	; 0x88
   36a3c:	add	r0, r4, r8
   36a40:	udiv	r1, r8, r4
   36a44:	mul	r1, r1, r4
   36a48:	sub	r1, r1, r8
   36a4c:	add	r0, r0, r1
   36a50:	str	r0, [sp, #84]	; 0x54
   36a54:	b	37fc8 <fputs@plt+0x26be0>
   36a58:	ldrd	r0, [r5, #16]
   36a5c:	str	r0, [sp]
   36a60:	mov	r4, #1
   36a64:	mov	r0, r1
   36a68:	mov	r1, #1
   36a6c:	mov	r2, #4
   36a70:	mov	r3, #0
   36a74:	bl	39d00 <fputs@plt+0x28918>
   36a78:	mov	sl, r0
   36a7c:	strb	r4, [r5, #4]
   36a80:	mov	r4, r9
   36a84:	cmp	sl, #0
   36a88:	ldr	r8, [sp, #136]	; 0x88
   36a8c:	bne	387f4 <fputs@plt+0x2740c>
   36a90:	ldrb	r0, [r7, #3]
   36a94:	subs	r0, r0, #8
   36a98:	movwne	r0, #1
   36a9c:	ldrb	r1, [r5, #5]
   36aa0:	and	r1, r1, #251	; 0xfb
   36aa4:	orr	r0, r1, r0, lsl #2
   36aa8:	strb	r0, [r5, #5]
   36aac:	b	370b4 <fputs@plt+0x25ccc>
   36ab0:	orr	r8, r0, r8
   36ab4:	orr	r5, r1, r5
   36ab8:	b	37bcc <fputs@plt+0x267e4>
   36abc:	orrs	r3, r0, r1
   36ac0:	beq	37bcc <fputs@plt+0x267e4>
   36ac4:	cmn	r1, #1
   36ac8:	ble	37610 <fputs@plt+0x26228>
   36acc:	mov	r3, r0
   36ad0:	mov	r7, r1
   36ad4:	b	37638 <fputs@plt+0x26250>
   36ad8:	add	r6, r7, #3
   36adc:	mov	r5, #0
   36ae0:	ldrb	r1, [r6]
   36ae4:	ldr	r0, [r4, #16]
   36ae8:	bl	3a9bc <fputs@plt+0x295d4>
   36aec:	mov	sl, r0
   36af0:	mov	r0, #0
   36af4:	str	r0, [r4, #56]	; 0x38
   36af8:	cmp	sl, #0
   36afc:	bne	387f4 <fputs@plt+0x2740c>
   36b00:	cmp	r5, #0
   36b04:	ldr	r0, [sp, #120]	; 0x78
   36b08:	beq	36b40 <fputs@plt+0x25758>
   36b0c:	ldrsb	r1, [r4, #1]
   36b10:	ldr	r2, [r0, #16]
   36b14:	ldr	r0, [r0, #212]	; 0xd4
   36b18:	ldr	r3, [sp, #120]	; 0x78
   36b1c:	mov	r6, r7
   36b20:	ldr	r7, [r3, #216]	; 0xd8
   36b24:	ldr	r2, [r2, r1, lsl #4]
   36b28:	ldr	r3, [r6, #16]
   36b2c:	ldrd	r4, [r4, #40]	; 0x28
   36b30:	stm	sp, {r4, r5}
   36b34:	mov	r1, #9
   36b38:	blx	r7
   36b3c:	mov	r7, r6
   36b40:	ldrb	r0, [r7, #8]
   36b44:	mov	r1, #0
   36b48:	str	r1, [sp, #112]	; 0x70
   36b4c:	tst	r0, #1
   36b50:	beq	37230 <fputs@plt+0x25e48>
   36b54:	ldr	r1, [sp, #128]	; 0x80
   36b58:	ldr	r0, [r1, #92]	; 0x5c
   36b5c:	add	r0, r0, #1
   36b60:	str	r0, [r1, #92]	; 0x5c
   36b64:	b	37230 <fputs@plt+0x25e48>
   36b68:	ldr	r8, [sp, #100]	; 0x64
   36b6c:	b	37320 <fputs@plt+0x25f38>
   36b70:	mov	r0, sl
   36b74:	bl	18e70 <fputs@plt+0x7a88>
   36b78:	b	37954 <fputs@plt+0x2656c>
   36b7c:	ldr	r0, [r0, #16]
   36b80:	bl	3b508 <fputs@plt+0x2a120>
   36b84:	cmp	r0, #0
   36b88:	beq	370b4 <fputs@plt+0x25ccc>
   36b8c:	b	38408 <fputs@plt+0x27020>
   36b90:	ldr	r0, [r7, #8]
   36b94:	ldr	r1, [sp, #60]	; 0x3c
   36b98:	b	375c0 <fputs@plt+0x261d8>
   36b9c:	mov	r4, #1
   36ba0:	ldr	r0, [r6, #16]
   36ba4:	sub	r2, fp, #48	; 0x30
   36ba8:	stm	sp, {r1, r2}
   36bac:	mov	r1, r5
   36bb0:	mov	r2, #0
   36bb4:	mov	r3, #0
   36bb8:	bl	39ee8 <fputs@plt+0x28b00>
   36bbc:	mov	sl, r0
   36bc0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   36bc4:	ldr	r0, [sp, #120]	; 0x78
   36bc8:	bl	13ddc <fputs@plt+0x29f4>
   36bcc:	cmp	sl, #0
   36bd0:	bne	38454 <fputs@plt+0x2706c>
   36bd4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   36bd8:	mov	r1, #0
   36bdc:	str	r1, [r6, #56]	; 0x38
   36be0:	strb	r1, [r6, #3]
   36be4:	str	r0, [r6, #28]
   36be8:	cmp	r0, #0
   36bec:	mov	r1, r0
   36bf0:	movwne	r1, #1
   36bf4:	strb	r1, [r6, #2]
   36bf8:	ldrb	r1, [r7]
   36bfc:	cmp	r1, #69	; 0x45
   36c00:	bne	36c14 <fputs@plt+0x2582c>
   36c04:	cmp	r0, #0
   36c08:	ldr	r4, [sp, #108]	; 0x6c
   36c0c:	bne	370b4 <fputs@plt+0x25ccc>
   36c10:	b	36c20 <fputs@plt+0x25838>
   36c14:	orrs	r0, r0, r4
   36c18:	ldr	r4, [sp, #108]	; 0x6c
   36c1c:	beq	370b4 <fputs@plt+0x25ccc>
   36c20:	mov	r0, #0
   36c24:	str	r0, [sp, #112]	; 0x70
   36c28:	ldr	r3, [sp, #132]	; 0x84
   36c2c:	b	373dc <fputs@plt+0x25ff4>
   36c30:	ldr	r5, [r8]
   36c34:	ldr	r7, [sp, #100]	; 0x64
   36c38:	ldr	r8, [sp, #136]	; 0x88
   36c3c:	ldr	r6, [sp, #128]	; 0x80
   36c40:	ldr	r0, [r6, #176]	; 0xb0
   36c44:	ldr	r1, [r6, #184]	; 0xb8
   36c48:	add	r1, r1, #1
   36c4c:	str	r1, [r6, #184]	; 0xb8
   36c50:	ldr	r1, [sp, #124]	; 0x7c
   36c54:	str	r1, [r5, #36]	; 0x24
   36c58:	str	r7, [r5, #32]
   36c5c:	str	r0, [r5, #4]
   36c60:	ldr	r0, [r6, #92]	; 0x5c
   36c64:	str	r0, [r5, #72]	; 0x48
   36c68:	ldr	r0, [r6]
   36c6c:	ldr	r0, [r0, #84]	; 0x54
   36c70:	str	r0, [r5, #76]	; 0x4c
   36c74:	ldr	r0, [r6, #204]	; 0xcc
   36c78:	str	r0, [r5, #40]	; 0x28
   36c7c:	str	r5, [r6, #176]	; 0xb0
   36c80:	mov	r0, #0
   36c84:	str	r0, [r6, #92]	; 0x5c
   36c88:	str	r0, [r6, #204]	; 0xcc
   36c8c:	add	r3, r5, #80	; 0x50
   36c90:	str	r3, [r6, #8]
   36c94:	ldr	r0, [r5, #64]	; 0x40
   36c98:	str	r0, [r6, #28]
   36c9c:	add	r0, r0, r0, lsl #2
   36ca0:	add	r0, r3, r0, lsl #3
   36ca4:	ldrh	r1, [r5, #68]	; 0x44
   36ca8:	str	r0, [r6, #56]	; 0x38
   36cac:	str	r1, [r6, #36]	; 0x24
   36cb0:	ldr	r4, [sl]
   36cb4:	str	r4, [r6, #4]
   36cb8:	add	r0, r0, r1, lsl #2
   36cbc:	ldr	r1, [sl, #4]
   36cc0:	str	r0, [r6, #200]	; 0xc8
   36cc4:	str	r1, [r6, #32]
   36cc8:	ldr	r2, [sl, #16]
   36ccc:	mov	r5, r3
   36cd0:	str	r2, [r6, #196]	; 0xc4
   36cd4:	mov	r1, #0
   36cd8:	bl	1119c <memset@plt>
   36cdc:	str	r4, [sp, #132]	; 0x84
   36ce0:	sub	r7, r4, #20
   36ce4:	mov	r4, r5
   36ce8:	add	r7, r7, #20
   36cec:	b	32e54 <fputs@plt+0x21a6c>
   36cf0:	asr	r1, sl, #31
   36cf4:	mov	r0, sl
   36cf8:	bl	39960 <fputs@plt+0x28578>
   36cfc:	mov	r4, r0
   36d00:	add	r5, r0, sl
   36d04:	asr	r1, r5, #31
   36d08:	mov	r0, r5
   36d0c:	bl	39960 <fputs@plt+0x28578>
   36d10:	cmp	r4, r0
   36d14:	addlt	r5, r5, #1
   36d18:	ldr	r1, [sp, #52]	; 0x34
   36d1c:	adds	sl, r6, r5
   36d20:	adc	r0, r9, r5, asr #31
   36d24:	adds	r1, sl, r1
   36d28:	ldr	r2, [sp, #56]	; 0x38
   36d2c:	adc	r0, r0, r2
   36d30:	ldr	r2, [sp, #120]	; 0x78
   36d34:	ldr	r2, [r2, #92]	; 0x5c
   36d38:	subs	r1, r2, r1
   36d3c:	rscs	r0, r0, r2, asr #31
   36d40:	blt	387c4 <fputs@plt+0x273dc>
   36d44:	ldr	r0, [sp, #28]
   36d48:	mov	r1, sl
   36d4c:	bl	31d60 <fputs@plt+0x20978>
   36d50:	cmp	r0, #0
   36d54:	bne	38394 <fputs@plt+0x26fac>
   36d58:	ldr	r9, [sp, #28]
   36d5c:	ldr	r8, [r9, #16]
   36d60:	cmp	r5, #127	; 0x7f
   36d64:	bhi	36fac <fputs@plt+0x25bc4>
   36d68:	strb	r5, [r8]
   36d6c:	mov	r0, #1
   36d70:	b	36fbc <fputs@plt+0x25bd4>
   36d74:	ldr	r6, [sp, #120]	; 0x78
   36d78:	ldr	r0, [r6, #160]	; 0xa0
   36d7c:	cmp	r0, #1
   36d80:	ldr	r8, [sp, #100]	; 0x64
   36d84:	bge	388f8 <fputs@plt+0x27510>
   36d88:	mov	r0, r5
   36d8c:	bl	13690 <fputs@plt+0x22a8>
   36d90:	mov	r7, r6
   36d94:	mov	r6, r0
   36d98:	ldr	r0, [r7, #432]	; 0x1b0
   36d9c:	ldr	r1, [r7, #436]	; 0x1b4
   36da0:	add	r2, r0, r1
   36da4:	mov	r0, #0
   36da8:	str	r0, [sp, #112]	; 0x70
   36dac:	mov	r0, r7
   36db0:	mov	r1, #0
   36db4:	bl	311c0 <fputs@plt+0x1fdd8>
   36db8:	cmp	r0, #0
   36dbc:	bne	38918 <fputs@plt+0x27530>
   36dc0:	add	r2, r6, #33	; 0x21
   36dc4:	mov	r0, r7
   36dc8:	mov	r3, #0
   36dcc:	bl	20bb8 <fputs@plt+0xf7d0>
   36dd0:	cmp	r0, #0
   36dd4:	beq	376e0 <fputs@plt+0x262f8>
   36dd8:	mov	r4, r0
   36ddc:	add	r9, r0, #8
   36de0:	add	r0, r0, #32
   36de4:	str	r0, [r4]
   36de8:	add	r2, r6, #1
   36dec:	mov	r1, r5
   36df0:	bl	11244 <memcpy@plt>
   36df4:	ldrb	r0, [r7, #67]	; 0x43
   36df8:	cmp	r0, #0
   36dfc:	mov	r1, r7
   36e00:	ldr	r8, [sp, #136]	; 0x88
   36e04:	beq	37990 <fputs@plt+0x265a8>
   36e08:	mov	r0, #1
   36e0c:	strb	r0, [r1, #75]	; 0x4b
   36e10:	mov	r0, #0
   36e14:	strb	r0, [r1, #67]	; 0x43
   36e18:	b	3799c <fputs@plt+0x265b4>
   36e1c:	mov	r0, #0
   36e20:	str	r0, [sp, #76]	; 0x4c
   36e24:	add	r7, r7, #20
   36e28:	b	32e54 <fputs@plt+0x21a6c>
   36e2c:	ldr	r0, [r7, #4]
   36e30:	add	r0, r0, r0, lsl #2
   36e34:	ldr	r1, [sp, #132]	; 0x84
   36e38:	add	r0, r1, r0, lsl #2
   36e3c:	b	373e8 <fputs@plt+0x26000>
   36e40:	mov	r7, r5
   36e44:	b	37508 <fputs@plt+0x26120>
   36e48:	ldrb	r0, [r4, #3]
   36e4c:	cmp	r0, #0
   36e50:	beq	37698 <fputs@plt+0x262b0>
   36e54:	ldrd	r0, [r4, #40]	; 0x28
   36e58:	str	r1, [sp, #148]	; 0x94
   36e5c:	str	r0, [sp, #144]	; 0x90
   36e60:	b	37c70 <fputs@plt+0x26888>
   36e64:	ldr	r0, [sp, #40]	; 0x28
   36e68:	ldrd	r0, [r0]
   36e6c:	orrs	r0, r0, r1
   36e70:	bne	32e50 <fputs@plt+0x21a68>
   36e74:	ldr	r0, [sp, #60]	; 0x3c
   36e78:	ldrd	r0, [r0]
   36e7c:	orrs	r0, r0, r1
   36e80:	b	35e4c <fputs@plt+0x24a64>
   36e84:	mov	lr, r6
   36e88:	mvn	r2, #0
   36e8c:	mvn	r5, #0
   36e90:	stm	r0, {r2, r5}
   36e94:	mov	r4, lr
   36e98:	add	r7, r7, #20
   36e9c:	b	32e54 <fputs@plt+0x21a6c>
   36ea0:	ldr	r0, [sp, #120]	; 0x78
   36ea4:	bl	1b594 <fputs@plt+0xa1ac>
   36ea8:	add	r7, r7, #20
   36eac:	b	32e54 <fputs@plt+0x21a6c>
   36eb0:	ldr	r1, [r0, #16]
   36eb4:	ldr	r5, [r1]
   36eb8:	ldr	r1, [r5]
   36ebc:	vmov.i32	q8, #0	; 0x00000000
   36ec0:	mov	r2, #12
   36ec4:	ldr	r3, [sp, #64]	; 0x40
   36ec8:	vst1.32	{d16-d17}, [r3], r2
   36ecc:	vst1.32	{d16-d17}, [r3]
   36ed0:	str	r4, [sp, #144]	; 0x90
   36ed4:	ldrh	r2, [r4, #8]
   36ed8:	and	r2, r2, #15872	; 0x3e00
   36edc:	orr	r2, r2, #1
   36ee0:	strh	r2, [r4, #8]
   36ee4:	ldr	r2, [r7, #8]
   36ee8:	ldr	r0, [r0, #16]
   36eec:	ldr	r3, [r1, #44]	; 0x2c
   36ef0:	add	r1, sp, #144	; 0x90
   36ef4:	blx	r3
   36ef8:	mov	sl, r0
   36efc:	mov	r0, r6
   36f00:	mov	r1, r5
   36f04:	bl	310d8 <fputs@plt+0x1fcf0>
   36f08:	ldr	r5, [sp, #164]	; 0xa4
   36f0c:	mov	r0, r4
   36f10:	ldr	r1, [sp, #96]	; 0x60
   36f14:	bl	31690 <fputs@plt+0x202a8>
   36f18:	cmp	r5, #0
   36f1c:	movne	sl, r5
   36f20:	mov	r0, r4
   36f24:	bl	38e64 <fputs@plt+0x27a7c>
   36f28:	cmp	r0, #0
   36f2c:	bne	3845c <fputs@plt+0x27074>
   36f30:	mov	r0, #0
   36f34:	str	r0, [sp, #112]	; 0x70
   36f38:	cmp	sl, #0
   36f3c:	beq	37958 <fputs@plt+0x26570>
   36f40:	b	38454 <fputs@plt+0x2706c>
   36f44:	mov	r1, #0
   36f48:	mov	r0, r5
   36f4c:	bl	3c974 <fputs@plt+0x2b58c>
   36f50:	asr	r1, r0, #31
   36f54:	strd	r0, [r4]
   36f58:	mov	r4, r8
   36f5c:	mov	r8, sl
   36f60:	b	32e50 <fputs@plt+0x21a68>
   36f64:	mov	r0, #0
   36f68:	str	r0, [sp, #144]	; 0x90
   36f6c:	ldrb	r1, [r7, #3]
   36f70:	cmp	r1, #0
   36f74:	beq	36f90 <fputs@plt+0x25ba8>
   36f78:	ldr	r1, [r7, #12]
   36f7c:	ldr	r4, [sp, #144]	; 0x90
   36f80:	cmp	r4, r1
   36f84:	ldreq	r1, [r7, #16]
   36f88:	cmpeq	r0, r1
   36f8c:	bne	385c4 <fputs@plt+0x271dc>
   36f90:	ldr	sl, [sp, #112]	; 0x70
   36f94:	cmp	sl, #0
   36f98:	bne	387f0 <fputs@plt+0x27408>
   36f9c:	mov	r0, #0
   36fa0:	str	r0, [sp, #112]	; 0x70
   36fa4:	mov	r4, r6
   36fa8:	b	37234 <fputs@plt+0x25e4c>
   36fac:	asr	r3, r5, #31
   36fb0:	mov	r0, r8
   36fb4:	mov	r2, r5
   36fb8:	bl	39988 <fputs@plt+0x285a0>
   36fbc:	uxtb	r4, r0
   36fc0:	b	36ffc <fputs@plt+0x25c14>
   36fc4:	add	r0, r8, r4
   36fc8:	mov	r2, r6
   36fcc:	mov	r3, #0
   36fd0:	bl	39988 <fputs@plt+0x285a0>
   36fd4:	uxtab	r4, r4, r0
   36fd8:	add	r0, r8, r5
   36fdc:	mov	r1, r7
   36fe0:	mov	r2, r6
   36fe4:	bl	399d4 <fputs@plt+0x285ec>
   36fe8:	add	r5, r0, r5
   36fec:	add	r7, r7, #40	; 0x28
   36ff0:	ldr	r0, [sp, #88]	; 0x58
   36ff4:	cmp	r7, r0
   36ff8:	bhi	37014 <fputs@plt+0x25c2c>
   36ffc:	ldr	r6, [r7, #28]
   37000:	cmp	r6, #127	; 0x7f
   37004:	bhi	36fc4 <fputs@plt+0x25bdc>
   37008:	strb	r6, [r8, r4]
   3700c:	mov	r0, #1
   37010:	b	36fd4 <fputs@plt+0x25bec>
   37014:	mov	r1, #16
   37018:	mov	r0, r9
   3701c:	strh	r1, [r0, #8]!
   37020:	str	sl, [r0, #4]
   37024:	ldr	r2, [sp, #52]	; 0x34
   37028:	ldr	r1, [sp, #56]	; 0x38
   3702c:	orrs	r1, r2, r1
   37030:	strne	r2, [r9]
   37034:	movwne	r1, #16400	; 0x4010
   37038:	strhne	r1, [r0]
   3703c:	mov	r0, #1
   37040:	strb	r0, [r9, #10]
   37044:	b	370d8 <fputs@plt+0x25cf0>
   37048:	mov	r4, r2
   3704c:	add	r7, r7, #20
   37050:	b	32e54 <fputs@plt+0x21a6c>
   37054:	mov	r0, r5
   37058:	mov	r1, r7
   3705c:	bl	38e24 <fputs@plt+0x27a3c>
   37060:	ldr	r2, [sp, #144]	; 0x90
   37064:	ldr	r3, [sp, #148]	; 0x94
   37068:	mov	r1, #4
   3706c:	strh	r1, [r0, #8]
   37070:	strd	r2, [r0]
   37074:	b	370b0 <fputs@plt+0x25cc8>
   37078:	ldr	r0, [r4, #12]
   3707c:	ldr	r1, [r7, #12]
   37080:	strb	r1, [r0, #76]	; 0x4c
   37084:	ldr	r5, [sp, #128]	; 0x80
   37088:	ldr	r0, [r7, #4]
   3708c:	cmp	r0, #1
   37090:	bne	370a8 <fputs@plt+0x25cc0>
   37094:	mov	r0, r6
   37098:	bl	1b594 <fputs@plt+0xa1ac>
   3709c:	ldrb	r0, [r5, #87]	; 0x57
   370a0:	and	r0, r0, #254	; 0xfe
   370a4:	strb	r0, [r5, #87]	; 0x57
   370a8:	cmp	sl, #0
   370ac:	bne	383ac <fputs@plt+0x26fc4>
   370b0:	mov	r4, r9
   370b4:	mov	r0, #0
   370b8:	str	r0, [sp, #112]	; 0x70
   370bc:	add	r7, r7, #20
   370c0:	b	32e54 <fputs@plt+0x21a6c>
   370c4:	cmp	r8, #0
   370c8:	rsbne	r0, r0, #0
   370cc:	str	r0, [sp, #72]	; 0x48
   370d0:	mov	r0, #0
   370d4:	str	r0, [sp, #76]	; 0x4c
   370d8:	ldr	r8, [sp, #136]	; 0x88
   370dc:	ldr	r7, [sp, #104]	; 0x68
   370e0:	b	37958 <fputs@plt+0x26570>
   370e4:	orrs	r6, r3, ip
   370e8:	beq	37224 <fputs@plt+0x25e3c>
   370ec:	and	r6, r3, ip
   370f0:	cmn	r6, #1
   370f4:	moveq	ip, #0
   370f8:	moveq	r3, #1
   370fc:	mov	r0, r2
   37100:	mov	r2, r3
   37104:	mov	r3, ip
   37108:	bl	7e668 <fputs@plt+0x6d280>
   3710c:	str	r3, [sp, #148]	; 0x94
   37110:	str	r2, [sp, #144]	; 0x90
   37114:	b	372a8 <fputs@plt+0x25ec0>
   37118:	add	r0, sp, #144	; 0x90
   3711c:	mov	r2, r3
   37120:	mov	r3, ip
   37124:	bl	39000 <fputs@plt+0x27c18>
   37128:	b	3713c <fputs@plt+0x25d54>
   3712c:	add	r0, sp, #144	; 0x90
   37130:	mov	r2, r3
   37134:	mov	r3, ip
   37138:	bl	39054 <fputs@plt+0x27c6c>
   3713c:	mov	r6, #1
   37140:	cmp	r0, #0
   37144:	beq	372a8 <fputs@plt+0x25ec0>
   37148:	mov	r0, r5
   3714c:	bl	187bc <fputs@plt+0x73d4>
   37150:	vmov.f64	d8, d0
   37154:	mov	r0, sl
   37158:	bl	187bc <fputs@plt+0x73d4>
   3715c:	ldr	r0, [sp, #104]	; 0x68
   37160:	ldrb	r0, [r0]
   37164:	sub	r0, r0, #89	; 0x59
   37168:	cmp	r0, #3
   3716c:	bhi	37190 <fputs@plt+0x25da8>
   37170:	add	r1, pc, #0
   37174:	ldr	pc, [r1, r0, lsl #2]
   37178:	andeq	r7, r3, r8, lsl #3
   3717c:	strdeq	r7, [r3], -r0
   37180:	strdeq	r7, [r3], -r8
   37184:	andeq	r7, r3, r0, lsl #4
   37188:	vadd.f64	d8, d8, d0
   3718c:	b	37210 <fputs@plt+0x25e28>
   37190:	vmov	r0, r1, d0
   37194:	bl	7e788 <fputs@plt+0x6d3a0>
   37198:	mov	r4, r0
   3719c:	mov	r5, r1
   371a0:	str	r1, [sp, #148]	; 0x94
   371a4:	str	r0, [sp, #144]	; 0x90
   371a8:	vmov	r0, r1, d8
   371ac:	bl	7e788 <fputs@plt+0x6d3a0>
   371b0:	mov	r2, r0
   371b4:	orrs	r0, r0, r1
   371b8:	beq	37224 <fputs@plt+0x25e3c>
   371bc:	mov	r3, r1
   371c0:	and	r0, r2, r1
   371c4:	cmn	r0, #1
   371c8:	moveq	r3, #0
   371cc:	moveq	r2, #1
   371d0:	mov	r0, r4
   371d4:	mov	r1, r5
   371d8:	bl	7e668 <fputs@plt+0x6d280>
   371dc:	mov	r0, r2
   371e0:	mov	r1, r3
   371e4:	bl	7e608 <fputs@plt+0x6d220>
   371e8:	vmov	d8, r0, r1
   371ec:	b	37210 <fputs@plt+0x25e28>
   371f0:	vsub.f64	d8, d0, d8
   371f4:	b	37210 <fputs@plt+0x25e28>
   371f8:	vmul.f64	d8, d8, d0
   371fc:	b	37210 <fputs@plt+0x25e28>
   37200:	vcmp.f64	d8, #0.0
   37204:	vmrs	APSR_nzcv, fpscr
   37208:	beq	37224 <fputs@plt+0x25e3c>
   3720c:	vdiv.f64	d8, d0, d8
   37210:	vmov.f64	d0, d8
   37214:	bl	20824 <fputs@plt+0xf43c>
   37218:	cmp	r0, #0
   3721c:	ldr	r1, [sp, #108]	; 0x6c
   37220:	beq	37240 <fputs@plt+0x25e58>
   37224:	mov	r0, r7
   37228:	bl	18e70 <fputs@plt+0x7a88>
   3722c:	ldr	r7, [sp, #104]	; 0x68
   37230:	mov	r4, r8
   37234:	ldr	r8, [sp, #136]	; 0x88
   37238:	add	r7, r7, #20
   3723c:	b	32e54 <fputs@plt+0x21a6c>
   37240:	vstr	d8, [r7]
   37244:	ldrh	r0, [r7, #8]
   37248:	and	r0, r0, #15872	; 0x3e00
   3724c:	orr	r0, r0, #8
   37250:	strh	r0, [r7, #8]
   37254:	orr	r0, r1, r9
   37258:	tst	r0, #8
   3725c:	cmpeq	r6, #0
   37260:	bne	3722c <fputs@plt+0x25e44>
   37264:	mov	r0, r7
   37268:	bl	39160 <fputs@plt+0x27d78>
   3726c:	b	3722c <fputs@plt+0x25e44>
   37270:	orrs	r6, r3, ip
   37274:	beq	37224 <fputs@plt+0x25e3c>
   37278:	and	r6, r3, ip
   3727c:	cmn	r6, #1
   37280:	moveq	r6, #1
   37284:	eoreq	r4, r1, #-2147483648	; 0x80000000
   37288:	orrseq	r4, r2, r4
   3728c:	beq	37148 <fputs@plt+0x25d60>
   37290:	mov	r0, r2
   37294:	mov	r2, r3
   37298:	mov	r3, ip
   3729c:	bl	7e668 <fputs@plt+0x6d280>
   372a0:	str	r1, [sp, #148]	; 0x94
   372a4:	str	r0, [sp, #144]	; 0x90
   372a8:	ldr	r0, [sp, #144]	; 0x90
   372ac:	ldr	r1, [sp, #148]	; 0x94
   372b0:	strd	r0, [r7]
   372b4:	ldrh	r0, [r7, #8]
   372b8:	and	r0, r0, #15872	; 0x3e00
   372bc:	orr	r0, r0, #4
   372c0:	strh	r0, [r7, #8]
   372c4:	b	3722c <fputs@plt+0x25e44>
   372c8:	mov	r0, #0
   372cc:	vcmpe.f64	d16, d17
   372d0:	vmrs	APSR_nzcv, fpscr
   372d4:	movwgt	r0, #1
   372d8:	ldr	r1, [sp, #88]	; 0x58
   372dc:	and	r0, r1, r0
   372e0:	add	r1, r0, r1
   372e4:	str	r1, [sp, #88]	; 0x58
   372e8:	ldr	r0, [r5, #16]
   372ec:	sub	r1, fp, #80	; 0x50
   372f0:	mov	r7, #0
   372f4:	str	r7, [sp]
   372f8:	str	r1, [sp, #4]
   372fc:	mov	r1, #0
   37300:	mov	r2, r8
   37304:	mov	r3, r9
   37308:	bl	39ee8 <fputs@plt+0x28b00>
   3730c:	strd	r8, [r5, #40]	; 0x28
   37310:	cmp	r0, #0
   37314:	ldr	r8, [sp, #100]	; 0x64
   37318:	ldr	r4, [sp, #88]	; 0x58
   3731c:	bne	383f0 <fputs@plt+0x27008>
   37320:	mov	r0, #0
   37324:	str	r0, [r5, #56]	; 0x38
   37328:	strb	r0, [r5, #3]
   3732c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   37330:	cmp	r4, #65	; 0x41
   37334:	blt	37358 <fputs@plt+0x25f70>
   37338:	cmp	r0, #0
   3733c:	bmi	3739c <fputs@plt+0x25fb4>
   37340:	cmp	r4, #66	; 0x42
   37344:	cmpeq	r0, #0
   37348:	beq	3739c <fputs@plt+0x25fb4>
   3734c:	mov	r0, #0
   37350:	str	r0, [fp, #-80]	; 0xffffffb0
   37354:	b	373f4 <fputs@plt+0x2600c>
   37358:	cmp	r0, #0
   3735c:	bgt	3737c <fputs@plt+0x25f94>
   37360:	cmp	r4, #63	; 0x3f
   37364:	cmpeq	r0, #0
   37368:	beq	3737c <fputs@plt+0x25f94>
   3736c:	ldr	r0, [r5, #16]
   37370:	bl	3a4b4 <fputs@plt+0x290cc>
   37374:	str	r0, [fp, #-80]	; 0xffffffb0
   37378:	b	373bc <fputs@plt+0x25fd4>
   3737c:	mov	r0, #0
   37380:	str	r0, [fp, #-80]	; 0xffffffb0
   37384:	ldr	r0, [r5, #16]
   37388:	sub	r1, fp, #80	; 0x50
   3738c:	bl	3a458 <fputs@plt+0x29070>
   37390:	cmp	r0, #0
   37394:	beq	373b8 <fputs@plt+0x25fd0>
   37398:	b	383f0 <fputs@plt+0x27008>
   3739c:	mov	r0, #0
   373a0:	str	r0, [fp, #-80]	; 0xffffffb0
   373a4:	ldr	r0, [r5, #16]
   373a8:	sub	r1, fp, #80	; 0x50
   373ac:	bl	3a3d4 <fputs@plt+0x28fec>
   373b0:	cmp	r0, #0
   373b4:	bne	383f0 <fputs@plt+0x27008>
   373b8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   373bc:	mov	r1, #0
   373c0:	str	r1, [sp, #112]	; 0x70
   373c4:	cmp	r0, #0
   373c8:	beq	373f4 <fputs@plt+0x2600c>
   373cc:	mov	r8, r6
   373d0:	ldr	r3, [sp, #132]	; 0x84
   373d4:	ldr	r7, [sp, #104]	; 0x68
   373d8:	ldr	r4, [sp, #108]	; 0x6c
   373dc:	ldr	r0, [r7, #8]
   373e0:	add	r0, r0, r0, lsl #2
   373e4:	add	r0, r3, r0, lsl #2
   373e8:	sub	r7, r0, #20
   373ec:	add	r7, r7, #20
   373f0:	b	32e54 <fputs@plt+0x21a6c>
   373f4:	cmp	r7, #0
   373f8:	ldr	r7, [sp, #104]	; 0x68
   373fc:	addne	r7, r7, #20
   37400:	mov	r0, #0
   37404:	str	r0, [sp, #112]	; 0x70
   37408:	mov	r8, r6
   3740c:	b	37958 <fputs@plt+0x26570>
   37410:	ldr	r0, [sp, #88]	; 0x58
   37414:	cmp	r0, #1
   37418:	bne	3742c <fputs@plt+0x26044>
   3741c:	ldr	r0, [sp, #120]	; 0x78
   37420:	ldr	r0, [r0, #160]	; 0xa0
   37424:	cmp	r0, #1
   37428:	bge	389dc <fputs@plt+0x275f4>
   3742c:	ldr	r0, [r7, #24]
   37430:	mov	r8, #0
   37434:	cmp	r0, #0
   37438:	ldr	r9, [sp, #92]	; 0x5c
   3743c:	ldr	r5, [sp, #128]	; 0x80
   37440:	beq	3776c <fputs@plt+0x26384>
   37444:	str	r8, [sp, #52]	; 0x34
   37448:	ldr	r1, [sp, #120]	; 0x78
   3744c:	ldr	r0, [r1, #432]	; 0x1b0
   37450:	sub	r0, r0, r4
   37454:	str	r0, [sp, #56]	; 0x38
   37458:	ldr	r5, [sp, #88]	; 0x58
   3745c:	cmp	r5, #2
   37460:	bne	376ec <fputs@plt+0x26304>
   37464:	ldr	r0, [r1, #20]
   37468:	ldr	r1, [r1, #24]
   3746c:	ubfx	r8, r1, #1, #1
   37470:	cmp	r0, #1
   37474:	blt	37740 <fputs@plt+0x26358>
   37478:	eor	r9, r8, #1
   3747c:	mov	r5, #0
   37480:	ldr	r4, [sp, #120]	; 0x78
   37484:	ldr	r0, [r4, #16]
   37488:	add	r0, r0, r5, lsl #4
   3748c:	ldr	r0, [r0, #4]
   37490:	mov	r1, #516	; 0x204
   37494:	mov	r2, r9
   37498:	bl	2f56c <fputs@plt+0x1e184>
   3749c:	cmp	r0, #0
   374a0:	bne	385ac <fputs@plt+0x271c4>
   374a4:	add	r5, r5, #1
   374a8:	ldr	r0, [r4, #20]
   374ac:	cmp	r5, r0
   374b0:	blt	37484 <fputs@plt+0x2609c>
   374b4:	mov	r1, #0
   374b8:	str	r1, [sp, #112]	; 0x70
   374bc:	ldr	r9, [sp, #92]	; 0x5c
   374c0:	ldr	r5, [sp, #88]	; 0x58
   374c4:	cmp	r0, #1
   374c8:	bge	376fc <fputs@plt+0x26314>
   374cc:	b	37740 <fputs@plt+0x26358>
   374d0:	mov	r5, sl
   374d4:	b	37a04 <fputs@plt+0x2661c>
   374d8:	ldr	r0, [r7, #8]
   374dc:	add	r0, r0, r0, lsl #2
   374e0:	add	r0, r1, r0, lsl #2
   374e4:	sub	r7, r0, #20
   374e8:	mov	r0, #0
   374ec:	str	r0, [sp, #72]	; 0x48
   374f0:	add	r7, r7, #20
   374f4:	b	32e54 <fputs@plt+0x21a6c>
   374f8:	movw	r0, #12999	; 0x32c7
   374fc:	movt	r0, #1
   37500:	bl	27628 <fputs@plt+0x16240>
   37504:	mov	sl, r0
   37508:	mov	r4, r8
   3750c:	cmp	sl, #0
   37510:	ldr	r8, [sp, #136]	; 0x88
   37514:	beq	32e50 <fputs@plt+0x21a68>
   37518:	b	387f4 <fputs@plt+0x2740c>
   3751c:	cmp	r5, #0
   37520:	bmi	37230 <fputs@plt+0x25e48>
   37524:	ldrd	r2, [r6]
   37528:	ldr	r0, [r4]
   3752c:	bl	3bc90 <fputs@plt+0x2a8a8>
   37530:	b	37230 <fputs@plt+0x25e48>
   37534:	ldr	r0, [r5, #4]
   37538:	cmp	r0, #0
   3753c:	ldr	r0, [sp, #92]	; 0x5c
   37540:	ldr	r1, [sp, #100]	; 0x64
   37544:	mov	r7, r5
   37548:	ldr	r4, [sp, #108]	; 0x6c
   3754c:	ldr	r8, [sp, #136]	; 0x88
   37550:	beq	37564 <fputs@plt+0x2617c>
   37554:	ldr	r1, [sp, #144]	; 0x90
   37558:	ldr	r2, [sp, #148]	; 0x94
   3755c:	str	r2, [sp, #124]	; 0x7c
   37560:	stm	r0, {r1, r2}
   37564:	str	r1, [sp, #100]	; 0x64
   37568:	ldr	r1, [sp, #128]	; 0x80
   3756c:	ldr	r0, [r1, #92]	; 0x5c
   37570:	add	r0, r0, #1
   37574:	str	r0, [r1, #92]	; 0x5c
   37578:	b	370b4 <fputs@plt+0x25ccc>
   3757c:	ldrb	r1, [r0, #2]
   37580:	cmp	r1, #0
   37584:	beq	37a60 <fputs@plt+0x26678>
   37588:	ldrb	r1, [r0]
   3758c:	cmp	r1, #3
   37590:	bne	37f8c <fputs@plt+0x26ba4>
   37594:	ldr	r1, [r0, #16]
   37598:	add	r1, r1, r1, lsl #2
   3759c:	add	r1, r6, r1, lsl #3
   375a0:	ldr	r2, [r1, #12]
   375a4:	str	r2, [fp, #-60]	; 0xffffffc4
   375a8:	str	r2, [r0, #60]	; 0x3c
   375ac:	str	r2, [r0, #64]	; 0x40
   375b0:	ldr	r1, [r1, #16]
   375b4:	str	r1, [r0, #72]	; 0x48
   375b8:	b	37c84 <fputs@plt+0x2689c>
   375bc:	ldr	r1, [sp, #40]	; 0x28
   375c0:	ldrd	r2, [r1]
   375c4:	adds	r2, r2, r0
   375c8:	adc	r3, r3, r0, asr #31
   375cc:	strd	r2, [r1]
   375d0:	add	r7, r7, #20
   375d4:	b	32e54 <fputs@plt+0x21a6c>
   375d8:	ldr	r0, [r5, #16]
   375dc:	add	r1, sp, #144	; 0x90
   375e0:	bl	2de90 <fputs@plt+0x1caa8>
   375e4:	ldr	r1, [sp, #144]	; 0x90
   375e8:	ldr	r0, [sp, #148]	; 0x94
   375ec:	mvn	r2, #-2147483648	; 0x80000000
   375f0:	eor	r2, r0, r2
   375f4:	mvn	r3, r1
   375f8:	orrs	r2, r3, r2
   375fc:	bne	377e8 <fputs@plt+0x26400>
   37600:	ldrb	r0, [r5, #5]
   37604:	orr	r0, r0, #2
   37608:	strb	r0, [r5, #5]
   3760c:	b	377f8 <fputs@plt+0x26410>
   37610:	mvn	r3, #80	; 0x50
   37614:	sub	r2, r3, r2
   37618:	rsbs	r3, r0, #0
   3761c:	rsc	r7, r1, #0
   37620:	mvn	ip, #0
   37624:	subs	lr, ip, #63	; 0x3f
   37628:	sbc	ip, ip, #0
   3762c:	subs	r0, lr, r0
   37630:	sbcs	r0, ip, r1
   37634:	bge	37644 <fputs@plt+0x2625c>
   37638:	subs	r0, r3, #64	; 0x40
   3763c:	sbcs	r0, r7, #0
   37640:	blt	3766c <fputs@plt+0x26284>
   37644:	mov	r0, #0
   37648:	cmp	r5, #0
   3764c:	movwmi	r0, #1
   37650:	uxtb	r1, r2
   37654:	subs	r1, r1, #87	; 0x57
   37658:	movwne	r1, #1
   3765c:	and	r0, r0, r1
   37660:	rsb	r8, r0, #0
   37664:	mov	r5, r8
   37668:	b	37bcc <fputs@plt+0x267e4>
   3766c:	uxtb	r0, r2
   37670:	cmp	r0, #87	; 0x57
   37674:	bne	37964 <fputs@plt+0x2657c>
   37678:	rsb	r0, r3, #32
   3767c:	lsr	r0, r8, r0
   37680:	orr	r5, r0, r5, lsl r3
   37684:	subs	r0, r3, #32
   37688:	lslpl	r5, r8, r0
   3768c:	lsl	r8, r8, r3
   37690:	movwpl	r8, #0
   37694:	b	37bcc <fputs@plt+0x267e4>
   37698:	ldrb	r0, [r4]
   3769c:	cmp	r0, #2
   376a0:	bne	37a90 <fputs@plt+0x266a8>
   376a4:	ldr	r0, [r4, #16]
   376a8:	ldr	r4, [r0]
   376ac:	ldr	r1, [r4]
   376b0:	ldr	r2, [r1, #48]	; 0x30
   376b4:	add	r1, sp, #144	; 0x90
   376b8:	blx	r2
   376bc:	mov	sl, r0
   376c0:	ldr	r0, [sp, #128]	; 0x80
   376c4:	mov	r1, r4
   376c8:	bl	310d8 <fputs@plt+0x1fcf0>
   376cc:	mov	r0, #0
   376d0:	str	r0, [sp, #112]	; 0x70
   376d4:	cmp	sl, #0
   376d8:	beq	37c70 <fputs@plt+0x26888>
   376dc:	b	38454 <fputs@plt+0x2706c>
   376e0:	ldr	r7, [sp, #104]	; 0x68
   376e4:	ldr	r4, [sp, #108]	; 0x6c
   376e8:	b	37234 <fputs@plt+0x25e4c>
   376ec:	ldr	r0, [r1, #20]
   376f0:	mov	r8, #0
   376f4:	cmp	r0, #1
   376f8:	blt	37740 <fputs@plt+0x26358>
   376fc:	mov	r4, #0
   37700:	ldr	r1, [sp, #120]	; 0x78
   37704:	ldr	r0, [r1, #16]
   37708:	add	r0, r0, r4, lsl #4
   3770c:	ldr	r0, [r0, #4]
   37710:	mov	r1, r5
   37714:	ldr	r2, [sp, #56]	; 0x38
   37718:	bl	31130 <fputs@plt+0x1fd48>
   3771c:	cmp	r0, #0
   37720:	bne	384e8 <fputs@plt+0x27100>
   37724:	add	r4, r4, #1
   37728:	ldr	r1, [sp, #120]	; 0x78
   3772c:	ldr	r0, [r1, #20]
   37730:	cmp	r4, r0
   37734:	blt	37704 <fputs@plt+0x2631c>
   37738:	mov	r0, #0
   3773c:	str	r0, [sp, #112]	; 0x70
   37740:	cmp	r8, #0
   37744:	beq	37ab8 <fputs@plt+0x266d0>
   37748:	ldr	sl, [sp, #120]	; 0x78
   3774c:	mov	r0, sl
   37750:	bl	1b594 <fputs@plt+0xa1ac>
   37754:	mov	r0, sl
   37758:	bl	17990 <fputs@plt+0x65a8>
   3775c:	ldr	r0, [sl, #24]
   37760:	orr	r0, r0, #2
   37764:	str	r0, [sl, #24]
   37768:	b	37abc <fputs@plt+0x266d4>
   3776c:	ldr	r0, [sp, #120]	; 0x78
   37770:	ldrb	r0, [r0, #75]	; 0x4b
   37774:	cmp	r0, #0
   37778:	mov	r8, r0
   3777c:	movwne	r8, #1
   37780:	ldr	r1, [sp, #88]	; 0x58
   37784:	cmp	r1, #1
   37788:	bne	37444 <fputs@plt+0x2605c>
   3778c:	cmp	r0, #0
   37790:	beq	37444 <fputs@plt+0x2605c>
   37794:	mov	r9, #1
   37798:	mov	r0, r5
   3779c:	mov	r1, #1
   377a0:	bl	30124 <fputs@plt+0x1ed3c>
   377a4:	cmp	r0, #0
   377a8:	bne	38a2c <fputs@plt+0x27644>
   377ac:	ldr	sl, [sp, #120]	; 0x78
   377b0:	strb	r9, [sl, #67]	; 0x43
   377b4:	mov	r0, r5
   377b8:	bl	2fa6c <fputs@plt+0x1e684>
   377bc:	cmp	r0, #5
   377c0:	beq	38a3c <fputs@plt+0x27654>
   377c4:	sub	r0, r4, #1
   377c8:	str	r0, [sp, #56]	; 0x38
   377cc:	mov	r0, #0
   377d0:	strb	r0, [sl, #75]	; 0x4b
   377d4:	ldr	r0, [r5, #80]	; 0x50
   377d8:	str	r0, [sp, #112]	; 0x70
   377dc:	ldr	r9, [sp, #92]	; 0x5c
   377e0:	ldr	r1, [sl, #424]	; 0x1a8
   377e4:	b	37ae8 <fputs@plt+0x26700>
   377e8:	adds	r1, r1, #1
   377ec:	str	r1, [sp, #144]	; 0x90
   377f0:	adc	r0, r0, #0
   377f4:	str	r0, [sp, #148]	; 0x94
   377f8:	mov	r0, #0
   377fc:	str	r0, [sp, #112]	; 0x70
   37800:	ldr	r0, [r7, #12]
   37804:	cmp	r0, #0
   37808:	beq	378b0 <fputs@plt+0x264c8>
   3780c:	ldr	r1, [sp, #128]	; 0x80
   37810:	ldr	r1, [r1, #176]	; 0xb0
   37814:	cmp	r1, #0
   37818:	ldr	r6, [sp, #108]	; 0x6c
   3781c:	beq	37834 <fputs@plt+0x2644c>
   37820:	mov	r2, r1
   37824:	ldr	r1, [r1, #4]
   37828:	cmp	r1, #0
   3782c:	bne	37820 <fputs@plt+0x26438>
   37830:	ldr	r6, [r2, #16]
   37834:	str	r7, [sp, #104]	; 0x68
   37838:	add	r7, r0, r0, lsl #2
   3783c:	add	r4, r6, r7, lsl #3
   37840:	mov	r0, r4
   37844:	bl	391c8 <fputs@plt+0x27de0>
   37848:	ldr	r0, [r4, #4]
   3784c:	mvn	r1, #-2147483648	; 0x80000000
   37850:	eor	r2, r0, r1
   37854:	ldr	r1, [r6, r7, lsl #3]
   37858:	mvn	r3, r1
   3785c:	orrs	r2, r3, r2
   37860:	mov	sl, #13
   37864:	beq	38834 <fputs@plt+0x2744c>
   37868:	ldrb	r2, [r5, #5]
   3786c:	tst	r2, #2
   37870:	ldr	r8, [sp, #124]	; 0x7c
   37874:	ldr	r6, [sp, #120]	; 0x78
   37878:	ldr	r7, [sp, #104]	; 0x68
   3787c:	bne	388f0 <fputs@plt+0x27508>
   37880:	ldr	r2, [sp, #144]	; 0x90
   37884:	ldr	r3, [sp, #148]	; 0x94
   37888:	subs	r2, r1, r2
   3788c:	sbcs	r2, r0, r3
   37890:	blt	378a4 <fputs@plt+0x264bc>
   37894:	adds	r1, r1, #1
   37898:	str	r1, [sp, #144]	; 0x90
   3789c:	adc	r0, r0, #0
   378a0:	str	r0, [sp, #148]	; 0x94
   378a4:	ldr	r0, [sp, #144]	; 0x90
   378a8:	ldr	r1, [sp, #148]	; 0x94
   378ac:	strd	r0, [r4]
   378b0:	ldrb	r0, [r5, #5]
   378b4:	tst	r0, #2
   378b8:	beq	3793c <fputs@plt+0x26554>
   378bc:	mov	r6, r7
   378c0:	mov	r4, #100	; 0x64
   378c4:	add	r1, sp, #144	; 0x90
   378c8:	mov	r0, #8
   378cc:	bl	15a50 <fputs@plt+0x4668>
   378d0:	ldr	r0, [sp, #144]	; 0x90
   378d4:	ldr	r1, [sp, #148]	; 0x94
   378d8:	adds	r2, r0, #1
   378dc:	str	r2, [sp, #144]	; 0x90
   378e0:	bic	r0, r1, #-1073741824	; 0xc0000000
   378e4:	adc	r3, r0, #0
   378e8:	str	r3, [sp, #148]	; 0x94
   378ec:	ldr	r0, [r5, #16]
   378f0:	sub	r1, fp, #80	; 0x50
   378f4:	mov	r7, #0
   378f8:	str	r7, [sp]
   378fc:	str	r1, [sp, #4]
   37900:	mov	r1, #0
   37904:	bl	39ee8 <fputs@plt+0x28b00>
   37908:	mov	sl, r0
   3790c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   37910:	orrs	r1, r0, sl
   37914:	bne	37920 <fputs@plt+0x26538>
   37918:	subs	r4, r4, #1
   3791c:	bne	378c4 <fputs@plt+0x264dc>
   37920:	cmp	sl, #0
   37924:	bne	388d0 <fputs@plt+0x274e8>
   37928:	mov	r1, #0
   3792c:	str	r1, [sp, #112]	; 0x70
   37930:	cmp	r0, #0
   37934:	mov	r7, r6
   37938:	beq	388e8 <fputs@plt+0x27500>
   3793c:	mov	r0, #0
   37940:	str	r0, [r5, #56]	; 0x38
   37944:	strb	r0, [r5, #3]
   37948:	ldr	r0, [sp, #144]	; 0x90
   3794c:	ldr	r1, [sp, #148]	; 0x94
   37950:	strd	r0, [r9]
   37954:	ldr	r8, [sp, #136]	; 0x88
   37958:	ldr	r4, [sp, #108]	; 0x6c
   3795c:	add	r7, r7, #20
   37960:	b	32e54 <fputs@plt+0x21a6c>
   37964:	lsr	r1, r8, r3
   37968:	rsb	r0, r3, #32
   3796c:	orr	r8, r1, r5, lsl r0
   37970:	subs	r1, r3, #32
   37974:	lsrpl	r8, r5, r1
   37978:	lsr	r1, r5, r3
   3797c:	movwpl	r1, #0
   37980:	cmn	r5, #1
   37984:	ble	37ba4 <fputs@plt+0x267bc>
   37988:	mov	r5, r1
   3798c:	b	37bcc <fputs@plt+0x267e4>
   37990:	ldr	r0, [r1, #432]	; 0x1b0
   37994:	add	r0, r0, #1
   37998:	str	r0, [r1, #432]	; 0x1b0
   3799c:	ldr	r7, [sp, #104]	; 0x68
   379a0:	ldr	r0, [r1, #424]	; 0x1a8
   379a4:	str	r0, [r4, #24]
   379a8:	str	r4, [r1, #424]	; 0x1a8
   379ac:	ldr	r0, [sp, #68]	; 0x44
   379b0:	ldrd	r0, [r0]
   379b4:	stm	r9, {r0, r1}
   379b8:	ldr	r0, [sp, #60]	; 0x3c
   379bc:	ldrd	r0, [r0]
   379c0:	str	r1, [r9, #12]
   379c4:	str	r0, [r9, #8]
   379c8:	b	37958 <fputs@plt+0x26570>
   379cc:	cmp	sl, #4
   379d0:	ldr	r8, [sp, #136]	; 0x88
   379d4:	moveq	r0, r9
   379d8:	moveq	r1, #2
   379dc:	bleq	3c028 <fputs@plt+0x2ac40>
   379e0:	ldr	r0, [sp, #112]	; 0x70
   379e4:	cmp	r0, #0
   379e8:	bne	37a04 <fputs@plt+0x2661c>
   379ec:	mov	r1, #1
   379f0:	cmp	r5, #5
   379f4:	movweq	r1, #2
   379f8:	ldr	r0, [sp, #108]	; 0x6c
   379fc:	bl	179f4 <fputs@plt+0x660c>
   37a00:	str	r0, [sp, #112]	; 0x70
   37a04:	ldr	r4, [sp, #112]	; 0x70
   37a08:	cmp	r4, #0
   37a0c:	movne	r5, sl
   37a10:	mov	r0, r9
   37a14:	mov	r1, r5
   37a18:	bl	3c028 <fputs@plt+0x2ac40>
   37a1c:	movw	r1, #2562	; 0xa02
   37a20:	strh	r1, [r7, #8]
   37a24:	bl	3c15c <fputs@plt+0x2ad74>
   37a28:	str	r0, [r7, #16]
   37a2c:	bl	13690 <fputs@plt+0x22a8>
   37a30:	str	r0, [r7, #12]
   37a34:	mov	r0, #1
   37a38:	strb	r0, [r7, #10]
   37a3c:	mov	r0, r7
   37a40:	mov	sl, r4
   37a44:	ldr	r1, [sp, #96]	; 0x60
   37a48:	bl	31690 <fputs@plt+0x202a8>
   37a4c:	cmp	r4, #0
   37a50:	bne	38710 <fputs@plt+0x27328>
   37a54:	mov	r0, #0
   37a58:	str	r0, [sp, #112]	; 0x70
   37a5c:	b	37fc4 <fputs@plt+0x26bdc>
   37a60:	ldrb	r1, [r0, #4]
   37a64:	cmp	r1, #0
   37a68:	beq	37bf0 <fputs@plt+0x26808>
   37a6c:	add	r1, r0, #60	; 0x3c
   37a70:	mov	r0, r5
   37a74:	bl	39530 <fputs@plt+0x28148>
   37a78:	sub	r1, fp, #60	; 0x3c
   37a7c:	mov	r0, r5
   37a80:	bl	39550 <fputs@plt+0x28168>
   37a84:	ldr	r1, [fp, #-52]	; 0xffffffcc
   37a88:	str	r0, [r1, #72]	; 0x48
   37a8c:	b	37c18 <fputs@plt+0x26830>
   37a90:	mov	r0, r4
   37a94:	bl	3ae68 <fputs@plt+0x29a80>
   37a98:	cmp	r0, #0
   37a9c:	bne	38450 <fputs@plt+0x27068>
   37aa0:	ldrb	r0, [r4, #2]
   37aa4:	cmp	r0, #0
   37aa8:	beq	37c5c <fputs@plt+0x26874>
   37aac:	mov	r0, #1
   37ab0:	strh	r0, [r5, #8]
   37ab4:	b	363d0 <fputs@plt+0x24fe8>
   37ab8:	ldr	sl, [sp, #120]	; 0x78
   37abc:	ldr	r8, [sp, #52]	; 0x34
   37ac0:	ldr	r1, [sl, #424]	; 0x1a8
   37ac4:	b	37ae8 <fputs@plt+0x26700>
   37ac8:	ldr	r0, [r1, #24]
   37acc:	str	r0, [sl, #424]	; 0x1a8
   37ad0:	mov	r0, sl
   37ad4:	bl	13ddc <fputs@plt+0x29f4>
   37ad8:	ldr	r1, [sl, #424]	; 0x1a8
   37adc:	ldr	r0, [sl, #432]	; 0x1b0
   37ae0:	sub	r0, r0, #1
   37ae4:	str	r0, [sl, #432]	; 0x1b0
   37ae8:	cmp	r1, r7
   37aec:	bne	37ac8 <fputs@plt+0x266e0>
   37af0:	ldr	r0, [sp, #88]	; 0x58
   37af4:	cmp	r0, #1
   37af8:	bne	37b38 <fputs@plt+0x26750>
   37afc:	ldr	r1, [r7, #24]
   37b00:	ldr	r0, [sp, #120]	; 0x78
   37b04:	str	r1, [r0, #424]	; 0x1a8
   37b08:	mov	r1, r7
   37b0c:	bl	13ddc <fputs@plt+0x29f4>
   37b10:	cmp	r8, #0
   37b14:	ldr	r4, [sp, #108]	; 0x6c
   37b18:	bne	37b58 <fputs@plt+0x26770>
   37b1c:	ldr	r6, [sp, #120]	; 0x78
   37b20:	ldr	r0, [r6, #432]	; 0x1b0
   37b24:	sub	r0, r0, #1
   37b28:	str	r0, [r6, #432]	; 0x1b0
   37b2c:	ldr	r7, [sp, #104]	; 0x68
   37b30:	ldr	r1, [sp, #88]	; 0x58
   37b34:	b	37b84 <fputs@plt+0x2679c>
   37b38:	add	r0, r7, #16
   37b3c:	ldrd	r2, [r6]
   37b40:	ldr	r1, [sp, #68]	; 0x44
   37b44:	strd	r2, [r1]
   37b48:	ldrd	r0, [r0]
   37b4c:	ldr	r2, [sp, #60]	; 0x3c
   37b50:	strd	r0, [r2]
   37b54:	ldr	r4, [sp, #108]	; 0x6c
   37b58:	ldr	r1, [sp, #88]	; 0x58
   37b5c:	cmp	r1, #2
   37b60:	ldr	r6, [sp, #120]	; 0x78
   37b64:	ldr	r7, [sp, #104]	; 0x68
   37b68:	beq	37b84 <fputs@plt+0x2679c>
   37b6c:	eors	r0, r8, #1
   37b70:	bne	37b84 <fputs@plt+0x2679c>
   37b74:	ldr	sl, [sp, #112]	; 0x70
   37b78:	cmp	sl, #0
   37b7c:	beq	37b98 <fputs@plt+0x267b0>
   37b80:	b	387f4 <fputs@plt+0x2740c>
   37b84:	mov	r0, r6
   37b88:	ldr	r2, [sp, #56]	; 0x38
   37b8c:	bl	311c0 <fputs@plt+0x1fdd8>
   37b90:	cmp	r0, #0
   37b94:	bne	38a24 <fputs@plt+0x2763c>
   37b98:	mov	r0, #0
   37b9c:	str	r0, [sp, #112]	; 0x70
   37ba0:	b	37234 <fputs@plt+0x25e4c>
   37ba4:	rsb	r2, r3, #64	; 0x40
   37ba8:	mvn	r3, #0
   37bac:	lsl	r5, r3, r2
   37bb0:	cmp	r0, #0
   37bb4:	movwpl	r5, #0
   37bb8:	orr	r8, r5, r8
   37bbc:	rsb	r2, r2, #32
   37bc0:	ror	r2, r3, r2
   37bc4:	lslpl	r2, r3, r0
   37bc8:	orr	r5, r2, r1
   37bcc:	str	r8, [r6]
   37bd0:	str	r5, [r6, #4]
   37bd4:	ldrh	r0, [r6, #8]
   37bd8:	and	r0, r0, #15872	; 0x3e00
   37bdc:	orr	r0, r0, #4
   37be0:	strh	r0, [r6, #8]
   37be4:	mov	r7, r4
   37be8:	mov	r4, sl
   37bec:	b	37234 <fputs@plt+0x25e4c>
   37bf0:	sub	r1, fp, #80	; 0x50
   37bf4:	mov	r0, r5
   37bf8:	bl	2de90 <fputs@plt+0x1caa8>
   37bfc:	sub	r1, fp, #60	; 0x3c
   37c00:	mov	r0, r5
   37c04:	bl	3952c <fputs@plt+0x28144>
   37c08:	ldr	r1, [fp, #-52]	; 0xffffffcc
   37c0c:	str	r0, [r1, #72]	; 0x48
   37c10:	ldr	r0, [fp, #-80]	; 0xffffffb0
   37c14:	str	r0, [r1, #60]	; 0x3c
   37c18:	ldr	r3, [sp, #120]	; 0x78
   37c1c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   37c20:	ldr	r2, [r0, #60]	; 0x3c
   37c24:	ldr	r1, [fp, #-60]	; 0xffffffc4
   37c28:	cmp	r2, r1
   37c2c:	bls	37c54 <fputs@plt+0x2686c>
   37c30:	ldr	r3, [r3, #92]	; 0x5c
   37c34:	cmp	r2, r3
   37c38:	bls	37c80 <fputs@plt+0x26898>
   37c3c:	mov	r0, #0
   37c40:	str	r0, [sp, #112]	; 0x70
   37c44:	mov	sl, #13
   37c48:	cmp	sl, #7
   37c4c:	beq	37fc0 <fputs@plt+0x26bd8>
   37c50:	b	386e0 <fputs@plt+0x272f8>
   37c54:	str	r2, [r0, #64]	; 0x40
   37c58:	b	37c84 <fputs@plt+0x2689c>
   37c5c:	ldr	r0, [r4, #16]
   37c60:	add	r1, sp, #144	; 0x90
   37c64:	bl	2de90 <fputs@plt+0x1caa8>
   37c68:	mov	r0, #0
   37c6c:	str	r0, [sp, #112]	; 0x70
   37c70:	ldr	r0, [sp, #144]	; 0x90
   37c74:	ldr	r1, [sp, #148]	; 0x94
   37c78:	strd	r0, [r5]
   37c7c:	b	37fc8 <fputs@plt+0x26be0>
   37c80:	str	r1, [r0, #64]	; 0x40
   37c84:	str	r6, [sp, #108]	; 0x6c
   37c88:	ldr	r0, [r4, #72]	; 0x48
   37c8c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   37c90:	str	r0, [r1, #56]	; 0x38
   37c94:	ldr	r0, [r1, #72]	; 0x48
   37c98:	ldrsb	r1, [r0]
   37c9c:	cmp	r1, #0
   37ca0:	bmi	37cb4 <fputs@plt+0x268cc>
   37ca4:	uxtb	r0, r1
   37ca8:	str	r0, [fp, #-56]	; 0xffffffc8
   37cac:	mov	r0, #1
   37cb0:	b	37cbc <fputs@plt+0x268d4>
   37cb4:	sub	r1, fp, #56	; 0x38
   37cb8:	bl	39554 <fputs@plt+0x2816c>
   37cbc:	add	r6, sp, #144	; 0x90
   37cc0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   37cc4:	mov	r2, #0
   37cc8:	strh	r2, [r1, #14]
   37ccc:	str	r0, [r1, #68]	; 0x44
   37cd0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   37cd4:	ldr	r3, [sp, #88]	; 0x58
   37cd8:	str	r0, [r3]
   37cdc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   37ce0:	cmp	r3, r0
   37ce4:	bcs	37d20 <fputs@plt+0x26938>
   37ce8:	str	r2, [r1, #64]	; 0x40
   37cec:	str	r2, [r1, #72]	; 0x48
   37cf0:	movw	r2, #32771	; 0x8003
   37cf4:	movt	r2, #1
   37cf8:	cmp	r0, r2
   37cfc:	bhi	37d0c <fputs@plt+0x26924>
   37d00:	ldr	r1, [r1, #60]	; 0x3c
   37d04:	cmp	r0, r1
   37d08:	bls	37d20 <fputs@plt+0x26938>
   37d0c:	movw	r0, #11413	; 0x2c95
   37d10:	movt	r0, #1
   37d14:	bl	27628 <fputs@plt+0x16240>
   37d18:	str	r0, [sp, #112]	; 0x70
   37d1c:	b	380b8 <fputs@plt+0x26cd0>
   37d20:	ldr	r0, [sp, #88]	; 0x58
   37d24:	ldr	r1, [r0]
   37d28:	ldr	r0, [fp, #-52]	; 0xffffffcc
   37d2c:	ldr	r2, [r0, #68]	; 0x44
   37d30:	cmp	r2, r1
   37d34:	bcs	37e44 <fputs@plt+0x26a5c>
   37d38:	ldr	r3, [r0, #72]	; 0x48
   37d3c:	cmp	r3, #0
   37d40:	beq	38064 <fputs@plt+0x26c7c>
   37d44:	str	r5, [sp, #56]	; 0x38
   37d48:	str	r9, [sp, #52]	; 0x34
   37d4c:	ldr	r2, [sp, #88]	; 0x58
   37d50:	ldr	r0, [r2]
   37d54:	add	sl, r3, r0
   37d58:	ldr	r0, [fp, #-52]	; 0xffffffcc
   37d5c:	ldr	r1, [r0, #68]	; 0x44
   37d60:	str	r3, [sp, #112]	; 0x70
   37d64:	add	r5, r3, r1
   37d68:	ldrh	r9, [r0, #14]
   37d6c:	ldr	r4, [r2, r9, lsl #2]
   37d70:	add	r8, r2, #4
   37d74:	mov	r7, #0
   37d78:	ldrb	r0, [r5]
   37d7c:	str	r0, [fp, #-64]	; 0xffffffc0
   37d80:	sxtb	r0, r0
   37d84:	cmp	r0, #0
   37d88:	bmi	37d9c <fputs@plt+0x269b4>
   37d8c:	add	r5, r5, #1
   37d90:	uxtb	r0, r0
   37d94:	bl	3967c <fputs@plt+0x28294>
   37d98:	b	37db4 <fputs@plt+0x269cc>
   37d9c:	sub	r1, fp, #64	; 0x40
   37da0:	mov	r0, r5
   37da4:	bl	39554 <fputs@plt+0x2816c>
   37da8:	add	r5, r5, r0
   37dac:	ldr	r0, [fp, #-64]	; 0xffffffc0
   37db0:	bl	3968c <fputs@plt+0x282a4>
   37db4:	mov	r2, #0
   37db8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   37dbc:	add	r3, r1, r9, lsl #2
   37dc0:	ldr	r6, [fp, #-64]	; 0xffffffc0
   37dc4:	str	r6, [r3, #80]	; 0x50
   37dc8:	adds	r4, r0, r4
   37dcc:	str	r4, [r8, r9, lsl #2]
   37dd0:	adc	r7, r2, r7
   37dd4:	add	r0, r9, #1
   37dd8:	cmp	r5, sl
   37ddc:	bcs	37df0 <fputs@plt+0x26a08>
   37de0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   37de4:	cmp	r9, r2
   37de8:	mov	r9, r0
   37dec:	blt	37d78 <fputs@plt+0x26990>
   37df0:	strh	r0, [r1, #14]
   37df4:	ldr	r0, [sp, #112]	; 0x70
   37df8:	sub	r0, r5, r0
   37dfc:	str	r0, [r1, #68]	; 0x44
   37e00:	cmp	r5, sl
   37e04:	ldr	r6, [sp, #108]	; 0x6c
   37e08:	bcs	3801c <fputs@plt+0x26c34>
   37e0c:	ldr	r0, [r1, #60]	; 0x3c
   37e10:	subs	r0, r0, r4
   37e14:	rscs	r0, r7, #0
   37e18:	bcc	38030 <fputs@plt+0x26c48>
   37e1c:	ldr	r0, [r1, #72]	; 0x48
   37e20:	cmp	r0, #0
   37e24:	ldr	r7, [sp, #104]	; 0x68
   37e28:	mov	sl, #10
   37e2c:	ldr	r9, [sp, #52]	; 0x34
   37e30:	ldr	r5, [sp, #56]	; 0x38
   37e34:	bne	37e50 <fputs@plt+0x26a68>
   37e38:	add	r0, sp, #144	; 0x90
   37e3c:	bl	1862c <fputs@plt+0x7244>
   37e40:	b	37e50 <fputs@plt+0x26a68>
   37e44:	mov	r0, #0
   37e48:	str	r0, [fp, #-64]	; 0xffffffc0
   37e4c:	ldr	r6, [sp, #108]	; 0x6c
   37e50:	ldr	r0, [fp, #-52]	; 0xffffffcc
   37e54:	ldrh	r0, [r0, #14]
   37e58:	ldr	r1, [fp, #-48]	; 0xffffffd0
   37e5c:	cmp	r1, r0
   37e60:	bge	37f6c <fputs@plt+0x26b84>
   37e64:	str	r5, [sp, #56]	; 0x38
   37e68:	mov	r4, r9
   37e6c:	ldrh	r0, [r4, #8]!
   37e70:	movw	r1, #9312	; 0x2460
   37e74:	tst	r0, r1
   37e78:	movne	r0, r9
   37e7c:	blne	18e70 <fputs@plt+0x7a88>
   37e80:	ldr	r0, [sp, #96]	; 0x60
   37e84:	strb	r0, [r9, #10]
   37e88:	ldr	r7, [fp, #-48]	; 0xffffffd0
   37e8c:	ldr	r2, [sp, #88]	; 0x58
   37e90:	add	r0, r2, r7, lsl #2
   37e94:	ldr	r0, [r0, #4]
   37e98:	ldr	r5, [fp, #-52]	; 0xffffffcc
   37e9c:	ldr	r1, [r5, #64]	; 0x40
   37ea0:	cmp	r1, r0
   37ea4:	bcs	37f4c <fputs@plt+0x26b64>
   37ea8:	ldr	r0, [sp, #104]	; 0x68
   37eac:	ldrb	r2, [r0, #3]
   37eb0:	cmp	r2, #64	; 0x40
   37eb4:	bcc	37ee4 <fputs@plt+0x26afc>
   37eb8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   37ebc:	mov	r1, #0
   37ec0:	cmp	r0, #11
   37ec4:	movwhi	r1, #1
   37ec8:	sxtb	r2, r2
   37ecc:	cmp	r2, #0
   37ed0:	bmi	37f98 <fputs@plt+0x26bb0>
   37ed4:	mov	r2, #1
   37ed8:	bic	r0, r2, r0
   37edc:	ands	r0, r1, r0
   37ee0:	bne	37f98 <fputs@plt+0x26bb0>
   37ee4:	ldr	r8, [fp, #-64]	; 0xffffffc0
   37ee8:	mov	r0, r8
   37eec:	bl	3968c <fputs@plt+0x282a4>
   37ef0:	cmp	r0, #0
   37ef4:	beq	37f98 <fputs@plt+0x26bb0>
   37ef8:	mov	r2, r0
   37efc:	ldr	r0, [sp, #88]	; 0x58
   37f00:	ldr	r1, [r0, r7, lsl #2]
   37f04:	ldrb	r0, [r5, #4]
   37f08:	str	r9, [sp]
   37f0c:	clz	r0, r0
   37f10:	lsr	r3, r0, #5
   37f14:	ldr	r0, [sp, #56]	; 0x38
   37f18:	bl	395e8 <fputs@plt+0x28200>
   37f1c:	str	r0, [sp, #112]	; 0x70
   37f20:	cmp	r0, #0
   37f24:	bne	37fb8 <fputs@plt+0x26bd0>
   37f28:	ldr	r0, [r9, #16]
   37f2c:	mov	r1, r8
   37f30:	mov	r2, r9
   37f34:	bl	396ac <fputs@plt+0x282c4>
   37f38:	ldrh	r0, [r4]
   37f3c:	movw	r1, #61439	; 0xefff
   37f40:	and	r0, r0, r1
   37f44:	strh	r0, [r4]
   37f48:	b	37fac <fputs@plt+0x26bc4>
   37f4c:	ldr	r0, [r2, r7, lsl #2]
   37f50:	ldr	r1, [r5, #72]	; 0x48
   37f54:	add	r7, r1, r0
   37f58:	ldr	r1, [fp, #-64]	; 0xffffffc0
   37f5c:	cmp	r1, #11
   37f60:	bhi	37fd4 <fputs@plt+0x26bec>
   37f64:	mov	r0, r7
   37f68:	b	37fa4 <fputs@plt+0x26bbc>
   37f6c:	ldrb	r0, [r7, #1]
   37f70:	cmp	r0, #248	; 0xf8
   37f74:	bne	37f8c <fputs@plt+0x26ba4>
   37f78:	ldr	r1, [r7, #16]
   37f7c:	mov	r0, r9
   37f80:	mov	r2, #2048	; 0x800
   37f84:	bl	38e9c <fputs@plt+0x27ab4>
   37f88:	b	37fac <fputs@plt+0x26bc4>
   37f8c:	mov	r0, r9
   37f90:	bl	18e70 <fputs@plt+0x7a88>
   37f94:	b	37fac <fputs@plt+0x26bc4>
   37f98:	ldr	r1, [fp, #-64]	; 0xffffffc0
   37f9c:	movw	r0, #59888	; 0xe9f0
   37fa0:	movt	r0, #9
   37fa4:	mov	r2, r9
   37fa8:	bl	396ac <fputs@plt+0x282c4>
   37fac:	mov	r0, #0
   37fb0:	str	r0, [sp, #112]	; 0x70
   37fb4:	mov	sl, #7
   37fb8:	cmp	sl, #7
   37fbc:	bne	386e0 <fputs@plt+0x272f8>
   37fc0:	ldr	r8, [sp, #136]	; 0x88
   37fc4:	ldr	r7, [sp, #104]	; 0x68
   37fc8:	mov	r4, r6
   37fcc:	add	r7, r7, #20
   37fd0:	b	32e54 <fputs@plt+0x21a6c>
   37fd4:	sub	r0, r1, #12
   37fd8:	lsr	r5, r0, #1
   37fdc:	str	r5, [r9, #12]
   37fe0:	mov	sl, #2
   37fe4:	add	r1, sl, r0, lsr #1
   37fe8:	ldr	r0, [r9, #24]
   37fec:	cmp	r0, r1
   37ff0:	bge	380c8 <fputs@plt+0x26ce0>
   37ff4:	mov	r0, #1
   37ff8:	strh	r0, [r4]
   37ffc:	mov	r0, #0
   38000:	str	r0, [sp, #112]	; 0x70
   38004:	mov	r0, r9
   38008:	mov	r2, #0
   3800c:	bl	31470 <fputs@plt+0x20088>
   38010:	cmp	r0, #0
   38014:	bne	37fb8 <fputs@plt+0x26bd0>
   38018:	b	380d0 <fputs@plt+0x26ce8>
   3801c:	bhi	38030 <fputs@plt+0x26c48>
   38020:	ldr	r0, [r1, #60]	; 0x3c
   38024:	eor	r0, r4, r0
   38028:	orrs	r0, r0, r7
   3802c:	beq	37e0c <fputs@plt+0x26a24>
   38030:	ldr	r0, [r1, #72]	; 0x48
   38034:	cmp	r0, #0
   38038:	addeq	r0, sp, #144	; 0x90
   3803c:	bleq	1862c <fputs@plt+0x7244>
   38040:	movw	r0, #11413	; 0x2c95
   38044:	movt	r0, #1
   38048:	add	r0, r0, #61	; 0x3d
   3804c:	bl	27628 <fputs@plt+0x16240>
   38050:	str	r0, [sp, #112]	; 0x70
   38054:	mov	sl, #10
   38058:	cmp	sl, #7
   3805c:	beq	37fc0 <fputs@plt+0x26bd8>
   38060:	b	386e0 <fputs@plt+0x272f8>
   38064:	vmov.i32	q8, #0	; 0x00000000
   38068:	mov	r1, #36	; 0x24
   3806c:	mov	r2, r6
   38070:	vst1.64	{d16-d17}, [r2], r1
   38074:	mov	r1, #0
   38078:	str	r1, [r2]
   3807c:	add	r2, r6, #16
   38080:	vst1.64	{d16-d17}, [r2]
   38084:	str	r1, [sp, #176]	; 0xb0
   38088:	ldr	r1, [sp, #88]	; 0x58
   3808c:	ldr	r2, [r1]
   38090:	ldrb	r0, [r0, #4]
   38094:	str	r6, [sp]
   38098:	clz	r0, r0
   3809c:	lsr	r3, r0, #5
   380a0:	mov	r0, r5
   380a4:	mov	r1, #0
   380a8:	bl	395e8 <fputs@plt+0x28200>
   380ac:	str	r0, [sp, #112]	; 0x70
   380b0:	cmp	r0, #0
   380b4:	beq	38120 <fputs@plt+0x26d38>
   380b8:	ldr	r6, [sp, #108]	; 0x6c
   380bc:	cmp	sl, #7
   380c0:	beq	37fc0 <fputs@plt+0x26bd8>
   380c4:	b	386e0 <fputs@plt+0x272f8>
   380c8:	ldr	r0, [r9, #20]
   380cc:	str	r0, [r9, #16]
   380d0:	ldr	r0, [r9, #16]
   380d4:	mov	r1, r7
   380d8:	mov	r2, r5
   380dc:	bl	11244 <memcpy@plt>
   380e0:	ldr	r0, [r9, #16]
   380e4:	mov	r2, #0
   380e8:	strb	r2, [r0, r5]
   380ec:	ldr	r0, [r9, #16]
   380f0:	add	r0, r5, r0
   380f4:	mov	r1, #0
   380f8:	str	r1, [sp, #112]	; 0x70
   380fc:	strb	r2, [r0, #1]
   38100:	ldr	r0, [fp, #-64]	; 0xffffffc0
   38104:	and	r0, r0, #1
   38108:	movw	r1, #37520	; 0x9290
   3810c:	movt	r1, #8
   38110:	add	r0, r1, r0, lsl #1
   38114:	ldrh	r0, [r0]
   38118:	strh	r0, [r4]
   3811c:	b	37fb4 <fputs@plt+0x26bcc>
   38120:	ldr	r3, [sp, #160]	; 0xa0
   38124:	b	37d44 <fputs@plt+0x2695c>
   38128:	str	r8, [sp, #136]	; 0x88
   3812c:	ldr	r4, [r7, #4]
   38130:	ldr	r0, [r7, #8]
   38134:	ldr	r6, [sp, #120]	; 0x78
   38138:	ldrb	r1, [r6, #67]	; 0x43
   3813c:	cmp	r4, r1
   38140:	bne	381fc <fputs@plt+0x26e14>
   38144:	movw	r1, #23080	; 0x5a28
   38148:	movt	r1, #8
   3814c:	movw	r2, #23037	; 0x59fd
   38150:	movt	r2, #8
   38154:	cmp	r0, #0
   38158:	moveq	r2, r1
   3815c:	movw	r1, #22989	; 0x59cd
   38160:	movt	r1, #8
   38164:	cmp	r4, #0
   38168:	movne	r1, r2
   3816c:	ldr	r5, [sp, #128]	; 0x80
   38170:	mov	r0, r5
   38174:	bl	30f64 <fputs@plt+0x1fb7c>
   38178:	mov	sl, #1
   3817c:	ldr	r9, [sp, #92]	; 0x5c
   38180:	ldr	r8, [sp, #100]	; 0x64
   38184:	b	32c84 <fputs@plt+0x2189c>
   38188:	ldr	r0, [sp, #84]	; 0x54
   3818c:	str	r8, [sp, #136]	; 0x88
   38190:	cmp	r8, r0
   38194:	ldr	r6, [sp, #120]	; 0x78
   38198:	bcc	381cc <fputs@plt+0x26de4>
   3819c:	ldr	r1, [r6, #304]	; 0x130
   381a0:	cmp	r1, #0
   381a4:	beq	381cc <fputs@plt+0x26de4>
   381a8:	ldr	r0, [r6, #308]	; 0x134
   381ac:	blx	r1
   381b0:	mov	sl, #9
   381b4:	cmp	r0, #0
   381b8:	beq	381cc <fputs@plt+0x26de4>
   381bc:	ldr	r9, [sp, #92]	; 0x5c
   381c0:	ldr	r8, [sp, #100]	; 0x64
   381c4:	ldr	r5, [sp, #128]	; 0x80
   381c8:	b	32c84 <fputs@plt+0x2189c>
   381cc:	mov	r6, r4
   381d0:	ldr	r5, [sp, #128]	; 0x80
   381d4:	mov	r0, r5
   381d8:	mov	r1, #0
   381dc:	bl	30124 <fputs@plt+0x1ed3c>
   381e0:	cmp	r0, #0
   381e4:	ldr	r9, [sp, #92]	; 0x5c
   381e8:	ldr	r8, [sp, #100]	; 0x64
   381ec:	beq	3826c <fputs@plt+0x26e84>
   381f0:	mov	sl, r0
   381f4:	ldr	r6, [sp, #120]	; 0x78
   381f8:	b	32c84 <fputs@plt+0x2189c>
   381fc:	cmp	r0, #0
   38200:	ldr	r9, [sp, #92]	; 0x5c
   38204:	ldr	r8, [sp, #124]	; 0x7c
   38208:	ldr	r5, [sp, #128]	; 0x80
   3820c:	str	r8, [sp, #124]	; 0x7c
   38210:	beq	38304 <fputs@plt+0x26f1c>
   38214:	mov	r0, r6
   38218:	mov	r1, #516	; 0x204
   3821c:	bl	2ffb4 <fputs@plt+0x1ebcc>
   38220:	mov	r0, #1
   38224:	strb	r0, [r6, #67]	; 0x43
   38228:	mov	r0, r5
   3822c:	bl	2fa6c <fputs@plt+0x1e684>
   38230:	cmp	r0, #5
   38234:	bne	38334 <fputs@plt+0x26f4c>
   38238:	ldr	r0, [sp, #132]	; 0x84
   3823c:	sub	r0, r7, r0
   38240:	asr	r0, r0, #2
   38244:	movw	r1, #52429	; 0xcccd
   38248:	movt	r1, #52428	; 0xcccc
   3824c:	mul	r0, r0, r1
   38250:	str	r0, [r5, #76]	; 0x4c
   38254:	rsb	r0, r4, #1
   38258:	strb	r0, [r6, #67]	; 0x43
   3825c:	mov	sl, #5
   38260:	str	sl, [r5, #80]	; 0x50
   38264:	ldr	r8, [sp, #100]	; 0x64
   38268:	b	32d40 <fputs@plt+0x21958>
   3826c:	mov	r0, r5
   38270:	mov	r1, #1
   38274:	bl	30660 <fputs@plt+0x1f278>
   38278:	ldr	r0, [r5, #72]	; 0x48
   3827c:	add	r0, r0, #2
   38280:	orr	r0, r0, #1
   38284:	str	r0, [r5, #72]	; 0x48
   38288:	ldr	r0, [r7, #4]
   3828c:	add	r0, r0, r0, lsl #2
   38290:	add	r4, r6, r0, lsl #3
   38294:	str	r4, [r5, #20]
   38298:	ldr	r0, [r7, #8]
   3829c:	cmp	r0, #1
   382a0:	ldr	r6, [sp, #120]	; 0x78
   382a4:	blt	382ec <fputs@plt+0x26f04>
   382a8:	mov	r5, #0
   382ac:	b	382cc <fputs@plt+0x26ee4>
   382b0:	mov	r0, r4
   382b4:	bl	316b8 <fputs@plt+0x202d0>
   382b8:	add	r4, r4, #40	; 0x28
   382bc:	add	r5, r5, #1
   382c0:	ldr	r0, [r7, #8]
   382c4:	cmp	r5, r0
   382c8:	bge	382ec <fputs@plt+0x26f04>
   382cc:	ldrb	r0, [r4, #9]
   382d0:	tst	r0, #16
   382d4:	beq	382b0 <fputs@plt+0x26ec8>
   382d8:	mov	r0, r4
   382dc:	bl	18a1c <fputs@plt+0x7634>
   382e0:	cmp	r0, #0
   382e4:	beq	382b0 <fputs@plt+0x26ec8>
   382e8:	b	382f8 <fputs@plt+0x26f10>
   382ec:	ldrb	r0, [r6, #69]	; 0x45
   382f0:	cmp	r0, #0
   382f4:	beq	383b4 <fputs@plt+0x26fcc>
   382f8:	ldr	r9, [sp, #92]	; 0x5c
   382fc:	ldr	r8, [sp, #100]	; 0x64
   38300:	b	388c8 <fputs@plt+0x274e0>
   38304:	cmp	r4, #0
   38308:	beq	38374 <fputs@plt+0x26f8c>
   3830c:	ldr	r0, [r6, #160]	; 0xa0
   38310:	cmp	r0, #1
   38314:	blt	38374 <fputs@plt+0x26f8c>
   38318:	movw	r1, #22934	; 0x5996
   3831c:	movt	r1, #8
   38320:	mov	r0, r5
   38324:	bl	30f64 <fputs@plt+0x1fb7c>
   38328:	mov	sl, #5
   3832c:	ldr	r8, [sp, #100]	; 0x64
   38330:	b	32c84 <fputs@plt+0x2189c>
   38334:	mov	r0, r6
   38338:	bl	300dc <fputs@plt+0x1ecf4>
   3833c:	ldr	r0, [r5, #80]	; 0x50
   38340:	mov	sl, #1
   38344:	cmp	r0, #0
   38348:	movweq	sl, #101	; 0x65
   3834c:	ldr	r8, [sp, #100]	; 0x64
   38350:	b	32d40 <fputs@plt+0x21958>
   38354:	movw	r1, #22858	; 0x594a
   38358:	movt	r1, #8
   3835c:	ldr	r0, [sp, #128]	; 0x80
   38360:	mov	r2, r5
   38364:	mov	r5, r0
   38368:	bl	30f64 <fputs@plt+0x1fb7c>
   3836c:	mov	sl, #1
   38370:	b	38494 <fputs@plt+0x270ac>
   38374:	mov	r0, r5
   38378:	mov	r1, #1
   3837c:	bl	30124 <fputs@plt+0x1ed3c>
   38380:	cmp	r0, #0
   38384:	beq	38414 <fputs@plt+0x2702c>
   38388:	mov	sl, r0
   3838c:	ldr	r8, [sp, #100]	; 0x64
   38390:	b	32d40 <fputs@plt+0x21958>
   38394:	ldr	r5, [sp, #128]	; 0x80
   38398:	ldr	r9, [sp, #92]	; 0x5c
   3839c:	ldr	r8, [sp, #100]	; 0x64
   383a0:	ldr	r6, [sp, #120]	; 0x78
   383a4:	ldr	r7, [sp, #104]	; 0x68
   383a8:	b	32be8 <fputs@plt+0x21800>
   383ac:	str	r8, [sp, #136]	; 0x88
   383b0:	b	3817c <fputs@plt+0x26d94>
   383b4:	ldr	r0, [sp, #132]	; 0x84
   383b8:	sub	r0, r7, r0
   383bc:	asr	r0, r0, #2
   383c0:	movw	r1, #52429	; 0xcccd
   383c4:	movt	r1, #52428	; 0xcccc
   383c8:	mul	r0, r0, r1
   383cc:	add	r0, r0, #1
   383d0:	ldr	r5, [sp, #128]	; 0x80
   383d4:	str	r0, [r5, #76]	; 0x4c
   383d8:	mov	sl, #100	; 0x64
   383dc:	ldr	r9, [sp, #92]	; 0x5c
   383e0:	ldr	r8, [sp, #100]	; 0x64
   383e4:	b	32d40 <fputs@plt+0x21958>
   383e8:	str	r1, [sp, #124]	; 0x7c
   383ec:	b	386d4 <fputs@plt+0x272ec>
   383f0:	mov	sl, r0
   383f4:	str	r6, [sp, #136]	; 0x88
   383f8:	b	38500 <fputs@plt+0x27118>
   383fc:	mov	sl, r0
   38400:	ldr	r9, [sp, #92]	; 0x5c
   38404:	b	387fc <fputs@plt+0x27414>
   38408:	mov	sl, r0
   3840c:	str	r8, [sp, #136]	; 0x88
   38410:	b	386d0 <fputs@plt+0x272e8>
   38414:	mov	r0, r4
   38418:	b	38224 <fputs@plt+0x26e3c>
   3841c:	mov	sl, #9
   38420:	b	387f8 <fputs@plt+0x27410>
   38424:	str	r0, [sp, #124]	; 0x7c
   38428:	b	386d4 <fputs@plt+0x272ec>
   3842c:	ldr	r9, [sp, #92]	; 0x5c
   38430:	b	388c4 <fputs@plt+0x274dc>
   38434:	mov	sl, r0
   38438:	str	r8, [sp, #136]	; 0x88
   3843c:	b	3817c <fputs@plt+0x26d94>
   38440:	mov	sl, #516	; 0x204
   38444:	b	386d0 <fputs@plt+0x272e8>
   38448:	str	r8, [sp, #124]	; 0x7c
   3844c:	b	388bc <fputs@plt+0x274d4>
   38450:	mov	sl, r0
   38454:	str	r8, [sp, #136]	; 0x88
   38458:	b	387f4 <fputs@plt+0x2740c>
   3845c:	str	r8, [sp, #136]	; 0x88
   38460:	ldr	r9, [sp, #92]	; 0x5c
   38464:	ldr	r8, [sp, #100]	; 0x64
   38468:	ldr	r6, [sp, #120]	; 0x78
   3846c:	ldr	r5, [sp, #128]	; 0x80
   38470:	b	38898 <fputs@plt+0x274b0>
   38474:	mov	sl, r0
   38478:	str	r8, [sp, #136]	; 0x88
   3847c:	ldr	r6, [sp, #120]	; 0x78
   38480:	b	3817c <fputs@plt+0x26d94>
   38484:	str	r1, [sp, #124]	; 0x7c
   38488:	b	388bc <fputs@plt+0x274d4>
   3848c:	mov	sl, r0
   38490:	ldr	r5, [sp, #128]	; 0x80
   38494:	ldr	r9, [sp, #92]	; 0x5c
   38498:	ldr	r8, [sp, #100]	; 0x64
   3849c:	ldr	r6, [sp, #120]	; 0x78
   384a0:	ldr	r7, [sp, #104]	; 0x68
   384a4:	b	32c84 <fputs@plt+0x2189c>
   384a8:	str	r8, [sp, #136]	; 0x88
   384ac:	ldr	r9, [sp, #92]	; 0x5c
   384b0:	ldr	r8, [sp, #100]	; 0x64
   384b4:	ldr	r5, [sp, #128]	; 0x80
   384b8:	b	38898 <fputs@plt+0x274b0>
   384bc:	mov	sl, r0
   384c0:	str	r8, [sp, #136]	; 0x88
   384c4:	b	381bc <fputs@plt+0x26dd4>
   384c8:	str	r8, [sp, #136]	; 0x88
   384cc:	b	386d0 <fputs@plt+0x272e8>
   384d0:	str	r8, [sp, #136]	; 0x88
   384d4:	ldr	r9, [sp, #92]	; 0x5c
   384d8:	ldr	r8, [sp, #100]	; 0x64
   384dc:	ldr	r6, [sp, #120]	; 0x78
   384e0:	ldr	r7, [sp, #104]	; 0x68
   384e4:	b	388c8 <fputs@plt+0x274e0>
   384e8:	mov	sl, r0
   384ec:	ldr	r5, [sp, #128]	; 0x80
   384f0:	b	38498 <fputs@plt+0x270b0>
   384f4:	mov	sl, r0
   384f8:	str	r8, [sp, #136]	; 0x88
   384fc:	ldr	r8, [sp, #100]	; 0x64
   38500:	ldr	r9, [sp, #92]	; 0x5c
   38504:	ldr	r6, [sp, #120]	; 0x78
   38508:	ldr	r7, [sp, #104]	; 0x68
   3850c:	ldr	r5, [sp, #128]	; 0x80
   38510:	b	32c84 <fputs@plt+0x2189c>
   38514:	ldr	r5, [sp, #128]	; 0x80
   38518:	str	r0, [r5, #80]	; 0x50
   3851c:	ldr	r0, [sp, #132]	; 0x84
   38520:	sub	r0, r7, r0
   38524:	asr	r0, r0, #2
   38528:	movw	r1, #52429	; 0xcccd
   3852c:	movt	r1, #52428	; 0xcccc
   38530:	mul	r4, r0, r1
   38534:	ldr	r0, [r7, #8]
   38538:	str	r4, [r5, #76]	; 0x4c
   3853c:	strb	r0, [r5, #86]	; 0x56
   38540:	ldrb	r0, [r7, #3]
   38544:	cmp	r0, #0
   38548:	beq	3884c <fputs@plt+0x27464>
   3854c:	movw	r1, #7752	; 0x1e48
   38550:	movt	r1, #8
   38554:	add	r0, r1, r0, lsl #2
   38558:	ldr	r2, [r0, #-4]
   3855c:	ldr	r3, [r7, #16]
   38560:	cmp	r3, #0
   38564:	beq	38850 <fputs@plt+0x27468>
   38568:	movw	r1, #22761	; 0x58e9
   3856c:	movt	r1, #8
   38570:	mov	r0, r5
   38574:	bl	30f64 <fputs@plt+0x1fb7c>
   38578:	b	38988 <fputs@plt+0x275a0>
   3857c:	str	r1, [sp, #124]	; 0x7c
   38580:	str	r0, [r5, #80]	; 0x50
   38584:	ldr	r0, [sp, #132]	; 0x84
   38588:	sub	r0, r7, r0
   3858c:	asr	r0, r0, #2
   38590:	movw	r1, #52429	; 0xcccd
   38594:	movt	r1, #52428	; 0xcccc
   38598:	mul	r0, r0, r1
   3859c:	ldr	r1, [r7, #8]
   385a0:	str	r0, [r5, #76]	; 0x4c
   385a4:	strb	r1, [r5, #86]	; 0x56
   385a8:	b	389a8 <fputs@plt+0x275c0>
   385ac:	mov	sl, r0
   385b0:	ldr	r5, [sp, #128]	; 0x80
   385b4:	mov	r6, r4
   385b8:	ldr	r9, [sp, #92]	; 0x5c
   385bc:	ldr	r8, [sp, #100]	; 0x64
   385c0:	b	384a0 <fputs@plt+0x270b8>
   385c4:	ldr	r6, [sp, #128]	; 0x80
   385c8:	ldr	r1, [r6, #44]	; 0x2c
   385cc:	ldr	r5, [sp, #120]	; 0x78
   385d0:	mov	r0, r5
   385d4:	bl	13ddc <fputs@plt+0x29f4>
   385d8:	movw	r1, #23121	; 0x5a51
   385dc:	movt	r1, #8
   385e0:	mov	r0, r5
   385e4:	bl	19540 <fputs@plt+0x8158>
   385e8:	str	r0, [r6, #44]	; 0x2c
   385ec:	ldr	r1, [r7, #4]
   385f0:	ldr	r0, [r5, #16]
   385f4:	add	r0, r0, r1, lsl #4
   385f8:	ldr	r0, [r0, #12]
   385fc:	ldr	r0, [r0]
   38600:	cmp	r0, r4
   38604:	movne	r0, r5
   38608:	blne	39bac <fputs@plt+0x287c4>
   3860c:	ldr	r1, [sp, #128]	; 0x80
   38610:	ldrb	r0, [r1, #87]	; 0x57
   38614:	orr	r0, r0, #1
   38618:	strb	r0, [r1, #87]	; 0x57
   3861c:	mov	sl, #17
   38620:	b	387f0 <fputs@plt+0x27408>
   38624:	str	r8, [sp, #136]	; 0x88
   38628:	b	388bc <fputs@plt+0x274d4>
   3862c:	ldr	r9, [sp, #92]	; 0x5c
   38630:	ldr	r8, [sp, #100]	; 0x64
   38634:	ldr	r6, [sp, #120]	; 0x78
   38638:	mov	r7, sl
   3863c:	b	388c8 <fputs@plt+0x274e0>
   38640:	mov	sl, r0
   38644:	b	388f0 <fputs@plt+0x27508>
   38648:	str	r0, [sp, #124]	; 0x7c
   3864c:	b	381bc <fputs@plt+0x26dd4>
   38650:	ldr	r6, [sp, #120]	; 0x78
   38654:	ldr	r5, [sp, #128]	; 0x80
   38658:	str	r8, [sp, #136]	; 0x88
   3865c:	b	3817c <fputs@plt+0x26d94>
   38660:	str	r8, [sp, #136]	; 0x88
   38664:	ldr	r9, [sp, #92]	; 0x5c
   38668:	ldr	r8, [sp, #100]	; 0x64
   3866c:	ldr	r6, [sp, #120]	; 0x78
   38670:	b	38898 <fputs@plt+0x274b0>
   38674:	str	r8, [sp, #136]	; 0x88
   38678:	ldr	r9, [sp, #92]	; 0x5c
   3867c:	b	3887c <fputs@plt+0x27494>
   38680:	mov	r0, #2
   38684:	ldr	r5, [sp, #128]	; 0x80
   38688:	strb	r0, [r5, #86]	; 0x56
   3868c:	mov	sl, #6
   38690:	b	3817c <fputs@plt+0x26d94>
   38694:	str	r8, [sp, #136]	; 0x88
   38698:	mov	r0, r6
   3869c:	bl	17990 <fputs@plt+0x65a8>
   386a0:	ldr	r5, [sp, #128]	; 0x80
   386a4:	b	38760 <fputs@plt+0x27378>
   386a8:	mov	sl, r0
   386ac:	str	r8, [sp, #136]	; 0x88
   386b0:	mov	r0, r4
   386b4:	bl	18740 <fputs@plt+0x7358>
   386b8:	mov	r2, r0
   386bc:	movw	r1, #20776	; 0x5128
   386c0:	movt	r1, #8
   386c4:	ldr	r5, [sp, #128]	; 0x80
   386c8:	mov	r0, r5
   386cc:	bl	30f64 <fputs@plt+0x1fb7c>
   386d0:	ldr	r9, [sp, #92]	; 0x5c
   386d4:	ldr	r8, [sp, #100]	; 0x64
   386d8:	ldr	r6, [sp, #120]	; 0x78
   386dc:	b	32c84 <fputs@plt+0x2189c>
   386e0:	cmp	sl, #2
   386e4:	ldr	r6, [sp, #120]	; 0x78
   386e8:	beq	38a0c <fputs@plt+0x27624>
   386ec:	cmp	sl, #10
   386f0:	ldr	r9, [sp, #92]	; 0x5c
   386f4:	ldr	r8, [sp, #100]	; 0x64
   386f8:	ldr	r7, [sp, #104]	; 0x68
   386fc:	ldr	r5, [sp, #128]	; 0x80
   38700:	beq	38a1c <fputs@plt+0x27634>
   38704:	cmp	sl, #13
   38708:	beq	38898 <fputs@plt+0x274b0>
   3870c:	b	32d5c <fputs@plt+0x21974>
   38710:	str	r8, [sp, #136]	; 0x88
   38714:	ldr	r9, [sp, #92]	; 0x5c
   38718:	ldr	r8, [sp, #100]	; 0x64
   3871c:	b	38504 <fputs@plt+0x2711c>
   38720:	mov	sl, r0
   38724:	ldr	r9, [sp, #92]	; 0x5c
   38728:	ldr	r5, [sp, #128]	; 0x80
   3872c:	b	32c84 <fputs@plt+0x2189c>
   38730:	str	r0, [sp, #124]	; 0x7c
   38734:	ldr	r9, [sp, #92]	; 0x5c
   38738:	ldr	r6, [sp, #120]	; 0x78
   3873c:	ldr	r5, [sp, #128]	; 0x80
   38740:	ldr	r8, [sp, #100]	; 0x64
   38744:	b	32c84 <fputs@plt+0x2189c>
   38748:	str	r8, [sp, #136]	; 0x88
   3874c:	mov	r0, r6
   38750:	bl	17990 <fputs@plt+0x65a8>
   38754:	cmp	sl, #7
   38758:	ldr	r5, [sp, #128]	; 0x80
   3875c:	bne	3817c <fputs@plt+0x26d94>
   38760:	ldr	r9, [sp, #92]	; 0x5c
   38764:	ldr	r8, [sp, #100]	; 0x64
   38768:	b	32be8 <fputs@plt+0x21800>
   3876c:	mov	sl, r0
   38770:	str	r8, [sp, #136]	; 0x88
   38774:	uxtb	r0, r0
   38778:	cmp	r0, #6
   3877c:	bne	381bc <fputs@plt+0x26dd4>
   38780:	ldr	r2, [r7, #16]
   38784:	movw	r1, #23347	; 0x5b33
   38788:	movt	r1, #8
   3878c:	ldr	r5, [sp, #128]	; 0x80
   38790:	mov	r0, r5
   38794:	bl	30f64 <fputs@plt+0x1fb7c>
   38798:	b	3817c <fputs@plt+0x26d94>
   3879c:	movw	r1, #23246	; 0x5ace
   387a0:	movt	r1, #8
   387a4:	ldr	r4, [sp, #128]	; 0x80
   387a8:	mov	r0, r4
   387ac:	bl	30f64 <fputs@plt+0x1fb7c>
   387b0:	mov	sl, #1
   387b4:	ldr	r8, [sp, #100]	; 0x64
   387b8:	mov	r6, r5
   387bc:	mov	r5, r4
   387c0:	b	32c84 <fputs@plt+0x2189c>
   387c4:	ldr	r5, [sp, #128]	; 0x80
   387c8:	ldr	r9, [sp, #92]	; 0x5c
   387cc:	b	3888c <fputs@plt+0x274a4>
   387d0:	ldr	r5, [sp, #128]	; 0x80
   387d4:	ldr	r0, [r5, #92]	; 0x5c
   387d8:	add	r0, r0, #1
   387dc:	str	r0, [r5, #92]	; 0x5c
   387e0:	str	r8, [sp, #136]	; 0x88
   387e4:	b	3817c <fputs@plt+0x26d94>
   387e8:	mov	sl, #8
   387ec:	ldr	r8, [sp, #124]	; 0x7c
   387f0:	str	r8, [sp, #124]	; 0x7c
   387f4:	ldr	r9, [sp, #92]	; 0x5c
   387f8:	ldr	r8, [sp, #100]	; 0x64
   387fc:	ldr	r6, [sp, #120]	; 0x78
   38800:	ldr	r5, [sp, #128]	; 0x80
   38804:	b	32c84 <fputs@plt+0x2189c>
   38808:	str	r8, [sp, #124]	; 0x7c
   3880c:	ldr	r0, [sp, #132]	; 0x84
   38810:	sub	r0, r7, r0
   38814:	asr	r0, r0, #2
   38818:	movw	r1, #52429	; 0xcccd
   3881c:	movt	r1, #52428	; 0xcccc
   38820:	mul	r0, r0, r1
   38824:	ldr	r5, [sp, #128]	; 0x80
   38828:	str	r0, [r5, #76]	; 0x4c
   3882c:	str	sl, [r5, #80]	; 0x50
   38830:	b	383dc <fputs@plt+0x26ff4>
   38834:	ldr	r8, [sp, #124]	; 0x7c
   38838:	ldr	r6, [sp, #120]	; 0x78
   3883c:	ldr	r7, [sp, #104]	; 0x68
   38840:	b	388f0 <fputs@plt+0x27508>
   38844:	ldr	r5, [sp, #128]	; 0x80
   38848:	b	3887c <fputs@plt+0x27494>
   3884c:	mov	r2, #0
   38850:	ldr	r3, [r7, #16]
   38854:	cmp	r3, #0
   38858:	beq	38978 <fputs@plt+0x27590>
   3885c:	movw	r1, #20776	; 0x5128
   38860:	movt	r1, #8
   38864:	mov	r0, r5
   38868:	mov	r2, r3
   3886c:	b	38984 <fputs@plt+0x2759c>
   38870:	mov	sl, r0
   38874:	b	388ec <fputs@plt+0x27504>
   38878:	str	r0, [sp, #124]	; 0x7c
   3887c:	ldr	r8, [sp, #100]	; 0x64
   38880:	ldr	r6, [sp, #120]	; 0x78
   38884:	b	32be8 <fputs@plt+0x21800>
   38888:	ldr	r5, [sp, #128]	; 0x80
   3888c:	ldr	r8, [sp, #100]	; 0x64
   38890:	ldr	r6, [sp, #120]	; 0x78
   38894:	ldr	r7, [sp, #104]	; 0x68
   38898:	movw	r1, #19978	; 0x4e0a
   3889c:	movt	r1, #8
   388a0:	mov	r0, r5
   388a4:	bl	30f64 <fputs@plt+0x1fb7c>
   388a8:	mov	sl, #18
   388ac:	b	32c84 <fputs@plt+0x2189c>
   388b0:	ldr	r1, [r5, #28]
   388b4:	ldr	r0, [sp, #144]	; 0x90
   388b8:	blx	r1
   388bc:	ldr	r9, [sp, #92]	; 0x5c
   388c0:	ldr	r8, [sp, #100]	; 0x64
   388c4:	ldr	r6, [sp, #120]	; 0x78
   388c8:	ldr	r5, [sp, #128]	; 0x80
   388cc:	b	32be8 <fputs@plt+0x21800>
   388d0:	ldr	r0, [sp, #120]	; 0x78
   388d4:	mov	r7, r6
   388d8:	mov	r6, r0
   388dc:	b	388f0 <fputs@plt+0x27508>
   388e0:	ldr	r5, [sp, #128]	; 0x80
   388e4:	b	3839c <fputs@plt+0x26fb4>
   388e8:	mov	sl, #13
   388ec:	ldr	r6, [sp, #120]	; 0x78
   388f0:	str	r8, [sp, #124]	; 0x7c
   388f4:	b	381bc <fputs@plt+0x26dd4>
   388f8:	movw	r1, #22807	; 0x5917
   388fc:	movt	r1, #8
   38900:	ldr	r5, [sp, #128]	; 0x80
   38904:	mov	r0, r5
   38908:	bl	30f64 <fputs@plt+0x1fb7c>
   3890c:	mov	sl, #5
   38910:	ldr	r9, [sp, #92]	; 0x5c
   38914:	b	32c84 <fputs@plt+0x2189c>
   38918:	mov	sl, r0
   3891c:	ldr	r9, [sp, #92]	; 0x5c
   38920:	mov	r6, r7
   38924:	b	38508 <fputs@plt+0x27120>
   38928:	movw	r0, #23335	; 0x5b27
   3892c:	movt	r0, #8
   38930:	movw	r2, #23340	; 0x5b2c
   38934:	movt	r2, #8
   38938:	cmp	r5, #5
   3893c:	moveq	r2, r0
   38940:	movw	r1, #23283	; 0x5af3
   38944:	movt	r1, #8
   38948:	ldr	r5, [sp, #128]	; 0x80
   3894c:	mov	r0, r5
   38950:	bl	30f64 <fputs@plt+0x1fb7c>
   38954:	mov	sl, #1
   38958:	ldr	r9, [sp, #92]	; 0x5c
   3895c:	mov	r6, r4
   38960:	b	384a0 <fputs@plt+0x270b8>
   38964:	cmp	r0, #5
   38968:	moveq	r0, #2
   3896c:	strb	r0, [r5, #86]	; 0x56
   38970:	str	r8, [sp, #136]	; 0x88
   38974:	b	3817c <fputs@plt+0x26d94>
   38978:	movw	r1, #22786	; 0x5902
   3897c:	movt	r1, #8
   38980:	mov	r0, r5
   38984:	bl	30f64 <fputs@plt+0x1fb7c>
   38988:	ldr	r0, [r7, #4]
   3898c:	ldr	r1, [r5, #44]	; 0x2c
   38990:	ldr	r3, [r5, #168]	; 0xa8
   38994:	str	r1, [sp]
   38998:	movw	r1, #22737	; 0x58d1
   3899c:	movt	r1, #8
   389a0:	mov	r2, r4
   389a4:	bl	15994 <fputs@plt+0x45ac>
   389a8:	mov	r0, r5
   389ac:	bl	2fa6c <fputs@plt+0x1e684>
   389b0:	cmp	r0, #5
   389b4:	ldr	r8, [sp, #100]	; 0x64
   389b8:	bne	389c8 <fputs@plt+0x275e0>
   389bc:	mov	sl, #5
   389c0:	str	sl, [r5, #80]	; 0x50
   389c4:	b	32d40 <fputs@plt+0x21958>
   389c8:	ldr	r0, [r5, #80]	; 0x50
   389cc:	mov	sl, #1
   389d0:	cmp	r0, #0
   389d4:	movweq	sl, #101	; 0x65
   389d8:	b	32d40 <fputs@plt+0x21958>
   389dc:	movw	r1, #22880	; 0x5960
   389e0:	movt	r1, #8
   389e4:	ldr	r5, [sp, #128]	; 0x80
   389e8:	mov	r0, r5
   389ec:	bl	30f64 <fputs@plt+0x1fb7c>
   389f0:	mov	sl, #5
   389f4:	b	38494 <fputs@plt+0x270ac>
   389f8:	str	r8, [sp, #136]	; 0x88
   389fc:	mov	sl, #20
   38a00:	b	387f4 <fputs@plt+0x2740c>
   38a04:	ldr	r5, [sp, #128]	; 0x80
   38a08:	b	38678 <fputs@plt+0x27290>
   38a0c:	ldr	r9, [sp, #92]	; 0x5c
   38a10:	ldr	r8, [sp, #100]	; 0x64
   38a14:	ldr	r7, [sp, #104]	; 0x68
   38a18:	b	388c8 <fputs@plt+0x274e0>
   38a1c:	ldr	sl, [sp, #112]	; 0x70
   38a20:	b	32c84 <fputs@plt+0x2189c>
   38a24:	mov	sl, r0
   38a28:	b	381c0 <fputs@plt+0x26dd8>
   38a2c:	ldr	r9, [sp, #92]	; 0x5c
   38a30:	ldr	r8, [sp, #100]	; 0x64
   38a34:	mov	sl, r0
   38a38:	b	32d40 <fputs@plt+0x21958>
   38a3c:	ldr	r0, [sp, #132]	; 0x84
   38a40:	ldr	r1, [sp, #104]	; 0x68
   38a44:	sub	r0, r1, r0
   38a48:	asr	r0, r0, #2
   38a4c:	movw	r1, #52429	; 0xcccd
   38a50:	movt	r1, #52428	; 0xcccc
   38a54:	mul	r0, r0, r1
   38a58:	str	r0, [r5, #76]	; 0x4c
   38a5c:	mov	r0, #0
   38a60:	strb	r0, [sl, #67]	; 0x43
   38a64:	mov	sl, #5
   38a68:	b	3882c <fputs@plt+0x27444>
   38a6c:	push	{r4, r5, r6, r7, fp, lr}
   38a70:	add	fp, sp, #16
   38a74:	mov	r4, r0
   38a78:	ldr	r0, [r0, #20]
   38a7c:	mov	r5, #0
   38a80:	cmp	r0, #1
   38a84:	blt	38b04 <fputs@plt+0x2771c>
   38a88:	mov	r7, #0
   38a8c:	b	38aa0 <fputs@plt+0x276b8>
   38a90:	ldr	r0, [r4, #20]
   38a94:	add	r7, r7, #1
   38a98:	cmp	r7, r0
   38a9c:	bge	38b04 <fputs@plt+0x2771c>
   38aa0:	ldr	r0, [r4, #16]
   38aa4:	add	r0, r0, r7, lsl #4
   38aa8:	ldr	r6, [r0, #4]
   38aac:	cmp	r6, #0
   38ab0:	beq	38a90 <fputs@plt+0x276a8>
   38ab4:	mov	r0, r6
   38ab8:	bl	17004 <fputs@plt+0x5c1c>
   38abc:	mov	r0, r6
   38ac0:	bl	13b28 <fputs@plt+0x2740>
   38ac4:	bl	46a14 <fputs@plt+0x3562c>
   38ac8:	cmp	r5, #0
   38acc:	bne	38a90 <fputs@plt+0x276a8>
   38ad0:	mov	r3, r0
   38ad4:	cmp	r0, #1
   38ad8:	blt	38a90 <fputs@plt+0x276a8>
   38adc:	ldr	r6, [r4, #220]	; 0xdc
   38ae0:	cmp	r6, #0
   38ae4:	beq	38a90 <fputs@plt+0x276a8>
   38ae8:	ldr	r1, [r4, #16]
   38aec:	ldr	r0, [r4, #224]	; 0xe0
   38af0:	ldr	r2, [r1, r7, lsl #4]
   38af4:	mov	r1, r4
   38af8:	blx	r6
   38afc:	mov	r5, r0
   38b00:	b	38a90 <fputs@plt+0x276a8>
   38b04:	mov	r0, r5
   38b08:	pop	{r4, r5, r6, r7, fp, pc}
   38b0c:	movw	r1, #7104	; 0x1bc0
   38b10:	movt	r1, #8
   38b14:	ldr	r0, [r1, r0, lsl #2]
   38b18:	bx	lr
   38b1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38b20:	add	fp, sp, #28
   38b24:	sub	sp, sp, #36	; 0x24
   38b28:	mov	r3, r2
   38b2c:	mov	r8, r1
   38b30:	mov	r5, r0
   38b34:	mov	r0, #0
   38b38:	str	r0, [sp]
   38b3c:	add	r0, sp, #8
   38b40:	mov	r1, #0
   38b44:	mov	r2, r8
   38b48:	bl	1452c <fputs@plt+0x3144>
   38b4c:	ldrsb	r0, [r5, #1]
   38b50:	add	r0, r0, #19
   38b54:	cmp	r0, #15
   38b58:	bhi	38c98 <fputs@plt+0x278b0>
   38b5c:	add	r1, pc, #0
   38b60:	ldr	pc, [r1, r0, lsl #2]
   38b64:	andeq	r8, r3, r4, lsr #25
   38b68:	andeq	r8, r3, r4, lsr #23
   38b6c:	muleq	r3, r8, ip
   38b70:	muleq	r3, r8, ip
   38b74:			; <UNDEFINED> instruction: 0x00038bb8
   38b78:	andeq	r8, r3, r4, lsl ip
   38b7c:	andeq	r8, r3, ip, lsr #24
   38b80:	andeq	r8, r3, r4, asr #24
   38b84:	muleq	r3, r8, ip
   38b88:	andeq	r8, r3, r0, ror #24
   38b8c:	muleq	r3, r8, ip
   38b90:			; <UNDEFINED> instruction: 0x00038cb0
   38b94:	muleq	r3, r8, ip
   38b98:	andeq	r8, r3, ip, ror #25
   38b9c:			; <UNDEFINED> instruction: 0x00038db4
   38ba0:	andeq	r8, r3, ip, ror ip
   38ba4:	add	r0, sp, #8
   38ba8:	movw	r1, #26521	; 0x6799
   38bac:	movt	r1, #8
   38bb0:	bl	38df0 <fputs@plt+0x27a08>
   38bb4:	b	38dd0 <fputs@plt+0x279e8>
   38bb8:	ldr	r0, [r5, #16]
   38bbc:	ldr	r1, [r0]
   38bc0:	cmp	r1, #2
   38bc4:	blt	38bf4 <fputs@plt+0x2780c>
   38bc8:	add	r6, r0, #4
   38bcc:	sub	r7, r1, #1
   38bd0:	add	r4, sp, #8
   38bd4:	movw	r5, #22706	; 0x58b2
   38bd8:	movt	r5, #8
   38bdc:	ldr	r2, [r6], #4
   38be0:	mov	r0, r4
   38be4:	mov	r1, r5
   38be8:	bl	38df0 <fputs@plt+0x27a08>
   38bec:	subs	r7, r7, #1
   38bf0:	bne	38bdc <fputs@plt+0x277f4>
   38bf4:	mov	r0, #91	; 0x5b
   38bf8:	strb	r0, [r8]
   38bfc:	add	r0, sp, #8
   38c00:	movw	r1, #25662	; 0x643e
   38c04:	movt	r1, #8
   38c08:	mov	r2, #1
   38c0c:	bl	20784 <fputs@plt+0xf39c>
   38c10:	b	38dd0 <fputs@plt+0x279e8>
   38c14:	ldr	r2, [r5, #16]
   38c18:	add	r0, sp, #8
   38c1c:	movw	r1, #26578	; 0x67d2
   38c20:	movt	r1, #8
   38c24:	bl	38df0 <fputs@plt+0x27a08>
   38c28:	b	38dd0 <fputs@plt+0x279e8>
   38c2c:	ldr	r0, [r5, #16]
   38c30:	ldrd	r2, [r0]
   38c34:	add	r0, sp, #8
   38c38:	movw	r1, #25721	; 0x6479
   38c3c:	movt	r1, #8
   38c40:	b	38dcc <fputs@plt+0x279e4>
   38c44:	ldr	r0, [r5, #16]
   38c48:	vldr	d16, [r0]
   38c4c:	vmov	r2, r3, d16
   38c50:	add	r0, sp, #8
   38c54:	movw	r1, #22685	; 0x589d
   38c58:	movt	r1, #8
   38c5c:	b	38dcc <fputs@plt+0x279e4>
   38c60:	ldr	r0, [r5, #16]
   38c64:	ldr	r2, [r0, #8]
   38c68:	add	r0, sp, #8
   38c6c:	movw	r1, #22698	; 0x58aa
   38c70:	movt	r1, #8
   38c74:	bl	38df0 <fputs@plt+0x27a08>
   38c78:	b	38dd0 <fputs@plt+0x279e8>
   38c7c:	ldr	r0, [r5, #16]
   38c80:	ldr	r2, [r0]
   38c84:	add	r0, sp, #8
   38c88:	movw	r1, #22670	; 0x588e
   38c8c:	movt	r1, #8
   38c90:	bl	38df0 <fputs@plt+0x27a08>
   38c94:	b	38dd0 <fputs@plt+0x279e8>
   38c98:	ldr	r5, [r5, #16]
   38c9c:	cmp	r5, #0
   38ca0:	bne	38dd4 <fputs@plt+0x279ec>
   38ca4:	mov	r0, #0
   38ca8:	strb	r0, [r8]
   38cac:	b	38dd0 <fputs@plt+0x279e8>
   38cb0:	ldr	r0, [r5, #16]
   38cb4:	ldrh	r1, [r0, #8]
   38cb8:	tst	r1, #2
   38cbc:	bne	38de8 <fputs@plt+0x27a00>
   38cc0:	tst	r1, #4
   38cc4:	bne	38c30 <fputs@plt+0x27848>
   38cc8:	tst	r1, #8
   38ccc:	bne	38c48 <fputs@plt+0x27860>
   38cd0:	movw	r0, #22691	; 0x58a3
   38cd4:	movt	r0, #8
   38cd8:	movw	r5, #33052	; 0x811c
   38cdc:	movt	r5, #8
   38ce0:	tst	r1, #1
   38ce4:	moveq	r5, r0
   38ce8:	b	38dd4 <fputs@plt+0x279ec>
   38cec:	str	r8, [sp, #4]
   38cf0:	ldr	r5, [r5, #16]
   38cf4:	ldrh	r2, [r5, #6]
   38cf8:	add	r0, sp, #8
   38cfc:	movw	r1, #22650	; 0x587a
   38d00:	movt	r1, #8
   38d04:	bl	38df0 <fputs@plt+0x27a08>
   38d08:	ldrh	r0, [r5, #6]
   38d0c:	cmp	r0, #0
   38d10:	beq	38d98 <fputs@plt+0x279b0>
   38d14:	add	r6, r5, #20
   38d18:	mov	r8, #0
   38d1c:	movw	r9, #61851	; 0xf19b
   38d20:	movt	r9, #7
   38d24:	add	sl, sp, #8
   38d28:	movw	r7, #22662	; 0x5886
   38d2c:	movt	r7, #8
   38d30:	ldr	r0, [r6, r8, lsl #2]
   38d34:	cmp	r0, #0
   38d38:	mov	r4, r9
   38d3c:	ldrne	r4, [r0]
   38d40:	mov	r0, r4
   38d44:	movw	r1, #22655	; 0x587f
   38d48:	movt	r1, #8
   38d4c:	bl	113c4 <strcmp@plt>
   38d50:	cmp	r0, #0
   38d54:	movw	r0, #34162	; 0x8572
   38d58:	movt	r0, #8
   38d5c:	moveq	r4, r0
   38d60:	ldr	r0, [r5, #16]
   38d64:	ldrb	r0, [r0, r8]
   38d68:	cmp	r0, #0
   38d6c:	movw	r2, #22668	; 0x588c
   38d70:	movt	r2, #8
   38d74:	moveq	r2, r9
   38d78:	mov	r0, sl
   38d7c:	mov	r1, r7
   38d80:	mov	r3, r4
   38d84:	bl	38df0 <fputs@plt+0x27a08>
   38d88:	add	r8, r8, #1
   38d8c:	ldrh	r0, [r5, #6]
   38d90:	cmp	r8, r0
   38d94:	bcc	38d30 <fputs@plt+0x27948>
   38d98:	add	r0, sp, #8
   38d9c:	movw	r1, #28716	; 0x702c
   38da0:	movt	r1, #8
   38da4:	mov	r2, #1
   38da8:	bl	20784 <fputs@plt+0xf39c>
   38dac:	ldr	r5, [sp, #4]
   38db0:	b	38dd4 <fputs@plt+0x279ec>
   38db4:	ldr	r0, [r5, #16]
   38db8:	ldrsb	r3, [r0]
   38dbc:	ldr	r2, [r0, #20]
   38dc0:	add	r0, sp, #8
   38dc4:	movw	r1, #22678	; 0x5896
   38dc8:	movt	r1, #8
   38dcc:	bl	38df0 <fputs@plt+0x27a08>
   38dd0:	mov	r5, r8
   38dd4:	add	r0, sp, #8
   38dd8:	bl	1581c <fputs@plt+0x4434>
   38ddc:	mov	r0, r5
   38de0:	sub	sp, fp, #28
   38de4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38de8:	ldr	r5, [r0, #16]
   38dec:	b	38dd4 <fputs@plt+0x279ec>
   38df0:	sub	sp, sp, #8
   38df4:	push	{fp, lr}
   38df8:	mov	fp, sp
   38dfc:	sub	sp, sp, #8
   38e00:	str	r2, [fp, #8]
   38e04:	str	r3, [fp, #12]
   38e08:	add	r2, fp, #8
   38e0c:	str	r2, [sp, #4]
   38e10:	bl	14558 <fputs@plt+0x3170>
   38e14:	mov	sp, fp
   38e18:	pop	{fp, lr}
   38e1c:	add	sp, sp, #8
   38e20:	bx	lr
   38e24:	push	{fp, lr}
   38e28:	mov	fp, sp
   38e2c:	ldr	r0, [r0, #8]
   38e30:	ldr	r1, [r1, #8]
   38e34:	add	r1, r1, r1, lsl #2
   38e38:	add	r0, r0, r1, lsl #3
   38e3c:	mov	r1, r0
   38e40:	ldrh	r2, [r1, #8]!
   38e44:	movw	r3, #9312	; 0x2460
   38e48:	tst	r2, r3
   38e4c:	beq	38e58 <fputs@plt+0x27a70>
   38e50:	bl	3ccf4 <fputs@plt+0x2b90c>
   38e54:	pop	{fp, pc}
   38e58:	mov	r2, #4
   38e5c:	strh	r2, [r1]
   38e60:	pop	{fp, pc}
   38e64:	ldrh	r2, [r0, #8]
   38e68:	tst	r2, #18
   38e6c:	moveq	r0, #0
   38e70:	bxeq	lr
   38e74:	ldr	r1, [r0, #12]
   38e78:	tst	r2, #16384	; 0x4000
   38e7c:	ldrne	r2, [r0]
   38e80:	addne	r1, r2, r1
   38e84:	ldr	r0, [r0, #32]
   38e88:	ldr	r2, [r0, #92]	; 0x5c
   38e8c:	mov	r0, #0
   38e90:	cmp	r1, r2
   38e94:	movwgt	r0, #1
   38e98:	bx	lr
   38e9c:	push	{fp, lr}
   38ea0:	mov	fp, sp
   38ea4:	ldrh	ip, [r0, #8]
   38ea8:	movw	r3, #9312	; 0x2460
   38eac:	tst	ip, r3
   38eb0:	beq	38ebc <fputs@plt+0x27ad4>
   38eb4:	pop	{fp, lr}
   38eb8:	b	3cd14 <fputs@plt+0x2b92c>
   38ebc:	mov	ip, #9
   38ec0:	mov	lr, r1
   38ec4:	vld1.64	{d16-d17}, [lr], ip
   38ec8:	mov	r3, r0
   38ecc:	vst1.64	{d16-d17}, [r3]!
   38ed0:	ldr	r1, [r1, #16]
   38ed4:	str	r1, [r3]
   38ed8:	ldrb	r1, [lr]
   38edc:	tst	r1, #8
   38ee0:	popne	{fp, pc}
   38ee4:	ldrh	r1, [r0, #8]
   38ee8:	movw	r3, #58367	; 0xe3ff
   38eec:	and	r1, r1, r3
   38ef0:	orr	r1, r1, r2
   38ef4:	strh	r1, [r0, #8]
   38ef8:	pop	{fp, pc}
   38efc:	push	{r4, r5, fp, lr}
   38f00:	add	fp, sp, #8
   38f04:	mov	r4, r1
   38f08:	mov	r5, r0
   38f0c:	bl	1862c <fputs@plt+0x7244>
   38f10:	add	r0, r4, #16
   38f14:	vld1.64	{d16-d17}, [r0]
   38f18:	add	r0, r5, #16
   38f1c:	mov	r1, #24
   38f20:	mov	r2, r4
   38f24:	vld1.64	{d18-d19}, [r2], r1
   38f28:	vldr	d20, [r4, #32]
   38f2c:	vst1.64	{d16-d17}, [r0]
   38f30:	mov	r0, #32
   38f34:	vst1.64	{d18-d19}, [r5], r0
   38f38:	vstr	d20, [r5]
   38f3c:	mov	r0, #0
   38f40:	str	r0, [r2]
   38f44:	mov	r0, #1
   38f48:	strh	r0, [r4, #8]
   38f4c:	pop	{r4, r5, fp, pc}
   38f50:	mov	r1, r0
   38f54:	ldrh	r2, [r0, #8]
   38f58:	ands	r0, r2, #12
   38f5c:	bxne	lr
   38f60:	tst	r2, #18
   38f64:	beq	38f70 <fputs@plt+0x27b88>
   38f68:	mov	r0, r1
   38f6c:	b	3cd40 <fputs@plt+0x2b958>
   38f70:	mov	r0, #0
   38f74:	bx	lr
   38f78:	push	{r4, r5, r6, r7, fp, lr}
   38f7c:	add	fp, sp, #16
   38f80:	ldr	r6, [r0]
   38f84:	ldr	r5, [r0, #4]
   38f88:	cmp	r3, #0
   38f8c:	bmi	38fc0 <fputs@plt+0x27bd8>
   38f90:	subs	r1, r6, #1
   38f94:	sbcs	r1, r5, #0
   38f98:	blt	38fe8 <fputs@plt+0x27c00>
   38f9c:	mvn	r1, #-2147483648	; 0x80000000
   38fa0:	sub	ip, r1, r5
   38fa4:	mvn	lr, r6
   38fa8:	mov	r1, #1
   38fac:	subs	r4, lr, r2
   38fb0:	sbcs	r4, ip, r3
   38fb4:	bge	38fe8 <fputs@plt+0x27c00>
   38fb8:	mov	r0, r1
   38fbc:	pop	{r4, r5, r6, r7, fp, pc}
   38fc0:	cmn	r5, #1
   38fc4:	bgt	38fe8 <fputs@plt+0x27c00>
   38fc8:	rsbs	lr, r6, #1
   38fcc:	rsc	ip, r5, #-2147483648	; 0x80000000
   38fd0:	adds	r4, r2, #1
   38fd4:	adc	r7, r3, #0
   38fd8:	mov	r1, #1
   38fdc:	subs	r4, r4, lr
   38fe0:	sbcs	r7, r7, ip
   38fe4:	blt	38fb8 <fputs@plt+0x27bd0>
   38fe8:	adds	r2, r6, r2
   38fec:	adc	r3, r5, r3
   38ff0:	strd	r2, [r0]
   38ff4:	mov	r1, #0
   38ff8:	mov	r0, r1
   38ffc:	pop	{r4, r5, r6, r7, fp, pc}
   39000:	eor	r1, r3, #-2147483648	; 0x80000000
   39004:	orrs	r1, r2, r1
   39008:	bne	3902c <fputs@plt+0x27c44>
   3900c:	push	{r4, r5, fp, lr}
   39010:	add	fp, sp, #8
   39014:	ldr	r2, [r0, #4]
   39018:	mov	r1, #1
   3901c:	cmn	r2, #1
   39020:	ble	39038 <fputs@plt+0x27c50>
   39024:	mov	r0, r1
   39028:	pop	{r4, r5, fp, pc}
   3902c:	rsbs	r2, r2, #0
   39030:	rsc	r3, r3, #0
   39034:	b	38f78 <fputs@plt+0x27b90>
   39038:	mov	r1, #-2147483648	; 0x80000000
   3903c:	ldr	r4, [r0]
   39040:	eor	r5, r2, r1
   39044:	strd	r4, [r0]
   39048:	mov	r1, #0
   3904c:	mov	r0, r1
   39050:	pop	{r4, r5, fp, pc}
   39054:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39058:	add	fp, sp, #28
   3905c:	sub	sp, sp, #20
   39060:	mov	sl, r0
   39064:	subs	r6, r2, #1
   39068:	adc	ip, r3, #0
   3906c:	adds	r0, r2, r3, asr #31
   39070:	adc	r5, r3, #0
   39074:	sub	r0, r3, r5
   39078:	str	r0, [sp, #4]
   3907c:	ldm	sl, {r0, r9}
   39080:	adds	r7, r0, r9, asr #31
   39084:	adc	r7, r9, #0
   39088:	sub	r8, r9, r7
   3908c:	subs	r1, r0, #1
   39090:	adc	lr, r9, #0
   39094:	mvn	r4, #1
   39098:	subs	r1, r4, r1
   3909c:	rscs	r1, lr, #1
   390a0:	bcc	390c4 <fputs@plt+0x27cdc>
   390a4:	subs	r1, r4, r6
   390a8:	rscs	r1, ip, #1
   390ac:	bcc	390ec <fputs@plt+0x27d04>
   390b0:	umull	r4, r1, r0, r2
   390b4:	mla	r0, r0, r3, r1
   390b8:	mla	r5, r9, r2, r0
   390bc:	strd	r4, [sl]
   390c0:	b	39150 <fputs@plt+0x27d68>
   390c4:	mov	r5, #1
   390c8:	subs	r1, r4, r6
   390cc:	rscs	r1, ip, #1
   390d0:	bcc	39154 <fputs@plt+0x27d6c>
   390d4:	asr	r1, r7, #31
   390d8:	umull	r3, r6, r7, r2
   390dc:	ldr	r5, [sp, #4]
   390e0:	mla	r7, r7, r5, r6
   390e4:	mla	r1, r1, r2, r7
   390e8:	b	390fc <fputs@plt+0x27d14>
   390ec:	asr	r1, r5, #31
   390f0:	umull	r3, r7, r0, r5
   390f4:	mla	r1, r0, r1, r7
   390f8:	mla	r1, r8, r5, r1
   390fc:	str	r3, [sp, #8]
   39100:	str	r1, [sp, #12]
   39104:	adds	r7, r3, #-2147483648	; 0x80000000
   39108:	adcs	r1, r1, #0
   3910c:	mov	r5, #1
   39110:	bne	39154 <fputs@plt+0x27d6c>
   39114:	str	r3, [sp, #12]
   39118:	mov	r1, #0
   3911c:	str	r1, [sp, #8]
   39120:	umull	ip, r1, r0, r2
   39124:	ldr	r3, [sp, #4]
   39128:	mla	r0, r0, r3, r1
   3912c:	mla	r3, r8, r2, r0
   39130:	add	r0, sp, #8
   39134:	mov	r2, ip
   39138:	bl	38f78 <fputs@plt+0x27b90>
   3913c:	cmp	r0, #0
   39140:	bne	39154 <fputs@plt+0x27d6c>
   39144:	ldr	r0, [sp, #8]
   39148:	ldr	r1, [sp, #12]
   3914c:	strd	r0, [sl]
   39150:	mov	r5, #0
   39154:	mov	r0, r5
   39158:	sub	sp, fp, #28
   3915c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39160:	push	{r4, r6, r7, sl, fp, lr}
   39164:	add	fp, sp, #16
   39168:	vpush	{d8}
   3916c:	mov	r4, r0
   39170:	vldr	d8, [r0]
   39174:	vorr	d0, d8, d8
   39178:	bl	32400 <fputs@plt+0x21018>
   3917c:	mov	r6, r0
   39180:	mov	r7, r1
   39184:	bl	7e608 <fputs@plt+0x6d220>
   39188:	adds	r2, r6, #1
   3918c:	adc	r3, r7, #-2147483648	; 0x80000000
   39190:	subs	r2, r2, #2
   39194:	sbcs	r2, r3, #0
   39198:	bcc	391c0 <fputs@plt+0x27dd8>
   3919c:	vmov	d16, r0, r1
   391a0:	vcmp.f64	d8, d16
   391a4:	vmrs	APSR_nzcv, fpscr
   391a8:	bne	391c0 <fputs@plt+0x27dd8>
   391ac:	strd	r6, [r4]
   391b0:	ldrh	r0, [r4, #8]
   391b4:	and	r0, r0, #15872	; 0x3e00
   391b8:	orr	r0, r0, #4
   391bc:	strh	r0, [r4, #8]
   391c0:	vpop	{d8}
   391c4:	pop	{r4, r6, r7, sl, fp, pc}
   391c8:	push	{r4, sl, fp, lr}
   391cc:	add	fp, sp, #8
   391d0:	mov	r4, r0
   391d4:	bl	1884c <fputs@plt+0x7464>
   391d8:	strd	r0, [r4]
   391dc:	ldrh	r0, [r4, #8]
   391e0:	and	r0, r0, #15872	; 0x3e00
   391e4:	orr	r0, r0, #4
   391e8:	strh	r0, [r4, #8]
   391ec:	pop	{r4, sl, fp, pc}
   391f0:	push	{r4, sl, fp, lr}
   391f4:	add	fp, sp, #8
   391f8:	mov	r4, r0
   391fc:	cmp	r1, #67	; 0x43
   39200:	bcc	39230 <fputs@plt+0x27e48>
   39204:	ldrh	r0, [r4, #8]
   39208:	tst	r0, #4
   3920c:	bne	39264 <fputs@plt+0x27e7c>
   39210:	tst	r0, #8
   39214:	bne	39268 <fputs@plt+0x27e80>
   39218:	tst	r0, #2
   3921c:	beq	39264 <fputs@plt+0x27e7c>
   39220:	mov	r0, r4
   39224:	mov	r1, #1
   39228:	pop	{r4, sl, fp, lr}
   3922c:	b	1a298 <fputs@plt+0x8eb0>
   39230:	cmp	r1, #66	; 0x42
   39234:	popne	{r4, sl, fp, pc}
   39238:	ldrh	r0, [r4, #8]
   3923c:	tst	r0, #2
   39240:	bne	39258 <fputs@plt+0x27e70>
   39244:	ands	r0, r0, #12
   39248:	movne	r0, r4
   3924c:	movne	r1, r2
   39250:	movne	r2, #1
   39254:	blne	316d0 <fputs@plt+0x202e8>
   39258:	ldrh	r0, [r4, #8]
   3925c:	bic	r0, r0, #12
   39260:	strh	r0, [r4, #8]
   39264:	pop	{r4, sl, fp, pc}
   39268:	mov	r0, r4
   3926c:	pop	{r4, sl, fp, lr}
   39270:	b	39160 <fputs@plt+0x27d78>
   39274:	push	{r4, sl, fp, lr}
   39278:	add	fp, sp, #8
   3927c:	mov	r4, r0
   39280:	bl	187bc <fputs@plt+0x73d4>
   39284:	vstr	d0, [r4]
   39288:	ldrh	r0, [r4, #8]
   3928c:	and	r0, r0, #15872	; 0x3e00
   39290:	orr	r0, r0, #8
   39294:	strh	r0, [r4, #8]
   39298:	pop	{r4, sl, fp, pc}
   3929c:	push	{r4, sl, fp, lr}
   392a0:	add	fp, sp, #8
   392a4:	mov	r4, r0
   392a8:	ldrh	r0, [r0, #8]
   392ac:	tst	r0, #1
   392b0:	popne	{r4, sl, fp, pc}
   392b4:	sub	r1, r1, #65	; 0x41
   392b8:	cmp	r1, #4
   392bc:	bhi	39310 <fputs@plt+0x27f28>
   392c0:	add	r3, pc, #0
   392c4:	ldr	pc, [r3, r1, lsl #2]
   392c8:	ldrdeq	r9, [r3], -ip
   392cc:	andeq	r9, r3, r0, lsl r3
   392d0:	andeq	r9, r3, r8, lsr r3
   392d4:	andeq	r9, r3, r4, lsl #6
   392d8:	andeq	r9, r3, r4, asr #6
   392dc:	tst	r0, #16
   392e0:	bne	39350 <fputs@plt+0x27f68>
   392e4:	mov	r0, r4
   392e8:	mov	r1, #66	; 0x42
   392ec:	bl	3cd98 <fputs@plt+0x2b9b0>
   392f0:	ldrh	r0, [r4, #8]
   392f4:	and	r0, r0, #15872	; 0x3e00
   392f8:	orr	r0, r0, #16
   392fc:	strh	r0, [r4, #8]
   39300:	pop	{r4, sl, fp, pc}
   39304:	mov	r0, r4
   39308:	pop	{r4, sl, fp, lr}
   3930c:	b	391c8 <fputs@plt+0x27de0>
   39310:	mov	r1, #2
   39314:	and	r1, r1, r0, lsr #3
   39318:	orr	r0, r1, r0
   3931c:	strh	r0, [r4, #8]
   39320:	mov	r0, r4
   39324:	mov	r1, #66	; 0x42
   39328:	bl	3cd98 <fputs@plt+0x2b9b0>
   3932c:	ldrh	r0, [r4, #8]
   39330:	movw	r1, #49123	; 0xbfe3
   39334:	b	39354 <fputs@plt+0x27f6c>
   39338:	mov	r0, r4
   3933c:	pop	{r4, sl, fp, lr}
   39340:	b	3cd9c <fputs@plt+0x2b9b4>
   39344:	mov	r0, r4
   39348:	pop	{r4, sl, fp, lr}
   3934c:	b	39274 <fputs@plt+0x27e8c>
   39350:	movw	r1, #32272	; 0x7e10
   39354:	and	r0, r0, r1
   39358:	strh	r0, [r4, #8]
   3935c:	pop	{r4, sl, fp, pc}
   39360:	push	{r4, sl, fp, lr}
   39364:	add	fp, sp, #8
   39368:	ldrh	r4, [r0, #8]
   3936c:	ldrh	lr, [r1, #8]
   39370:	orr	r3, lr, r4
   39374:	tst	r3, #1
   39378:	bne	393d4 <fputs@plt+0x27fec>
   3937c:	tst	r3, #12
   39380:	beq	393e8 <fputs@plt+0x28000>
   39384:	and	r2, lr, r4
   39388:	tst	r2, #4
   3938c:	bne	393f8 <fputs@plt+0x28010>
   39390:	tst	r2, #8
   39394:	bne	39454 <fputs@plt+0x2806c>
   39398:	tst	r4, #4
   3939c:	bne	39484 <fputs@plt+0x2809c>
   393a0:	mov	ip, #1
   393a4:	tst	r4, #8
   393a8:	mvnne	ip, #0
   393ac:	tstne	lr, #4
   393b0:	beq	393e0 <fputs@plt+0x27ff8>
   393b4:	ldrd	r2, [r1]
   393b8:	vldr	d0, [r0]
   393bc:	mov	r0, r2
   393c0:	mov	r1, r3
   393c4:	bl	3ce18 <fputs@plt+0x2ba30>
   393c8:	rsb	ip, r0, #0
   393cc:	mov	r0, ip
   393d0:	pop	{r4, sl, fp, pc}
   393d4:	and	r0, r4, #1
   393d8:	and	r1, lr, #1
   393dc:	sub	ip, r1, r0
   393e0:	mov	r0, ip
   393e4:	pop	{r4, sl, fp, pc}
   393e8:	tst	r3, #2
   393ec:	bne	3942c <fputs@plt+0x28044>
   393f0:	pop	{r4, sl, fp, lr}
   393f4:	b	3d014 <fputs@plt+0x2bc2c>
   393f8:	ldr	r2, [r1]
   393fc:	ldr	r1, [r1, #4]
   39400:	ldm	r0, {r0, r3}
   39404:	mvn	ip, #0
   39408:	subs	r4, r0, r2
   3940c:	sbcs	r4, r3, r1
   39410:	blt	393e0 <fputs@plt+0x27ff8>
   39414:	mov	ip, #0
   39418:	subs	r0, r2, r0
   3941c:	sbcs	r0, r1, r3
   39420:	movwlt	ip, #1
   39424:	mov	r0, ip
   39428:	pop	{r4, sl, fp, pc}
   3942c:	mov	ip, #1
   39430:	tst	r4, #2
   39434:	mvnne	ip, #0
   39438:	tstne	lr, #2
   3943c:	beq	393e0 <fputs@plt+0x27ff8>
   39440:	cmp	r2, #0
   39444:	beq	393f0 <fputs@plt+0x28008>
   39448:	mov	r3, #0
   3944c:	pop	{r4, sl, fp, lr}
   39450:	b	3cee8 <fputs@plt+0x2bb00>
   39454:	mvn	ip, #0
   39458:	vldr	d16, [r1]
   3945c:	vldr	d17, [r0]
   39460:	vcmpe.f64	d17, d16
   39464:	vmrs	APSR_nzcv, fpscr
   39468:	bmi	393e0 <fputs@plt+0x27ff8>
   3946c:	mov	ip, #0
   39470:	vcmpe.f64	d17, d16
   39474:	vmrs	APSR_nzcv, fpscr
   39478:	movwgt	ip, #1
   3947c:	mov	r0, ip
   39480:	pop	{r4, sl, fp, pc}
   39484:	mvn	ip, #0
   39488:	tst	lr, #8
   3948c:	beq	393e0 <fputs@plt+0x27ff8>
   39490:	vldr	d0, [r1]
   39494:	ldrd	r0, [r0]
   39498:	pop	{r4, sl, fp, lr}
   3949c:	b	3ce18 <fputs@plt+0x2ba30>
   394a0:	push	{r4, sl, fp, lr}
   394a4:	add	fp, sp, #8
   394a8:	ldr	r4, [r0]
   394ac:	ldrb	r2, [r4]
   394b0:	cmp	r2, #0
   394b4:	beq	394c0 <fputs@plt+0x280d8>
   394b8:	mov	r0, #0
   394bc:	pop	{r4, sl, fp, pc}
   394c0:	ldrb	r2, [r4, #3]
   394c4:	cmp	r2, #0
   394c8:	beq	39504 <fputs@plt+0x2811c>
   394cc:	ldr	r2, [r4, #52]	; 0x34
   394d0:	cmp	r2, #0
   394d4:	beq	39520 <fputs@plt+0x28138>
   394d8:	ldr	r3, [r1]
   394dc:	add	r2, r2, r3, lsl #2
   394e0:	ldr	r2, [r2, #4]
   394e4:	cmp	r2, #1
   394e8:	blt	39520 <fputs@plt+0x28138>
   394ec:	ldr	r3, [r4, #48]	; 0x30
   394f0:	str	r3, [r0]
   394f4:	sub	r0, r2, #1
   394f8:	str	r0, [r1]
   394fc:	mov	r0, #0
   39500:	pop	{r4, sl, fp, pc}
   39504:	ldr	r0, [r4, #16]
   39508:	bl	3d0b8 <fputs@plt+0x2bcd0>
   3950c:	cmp	r0, #0
   39510:	beq	394b8 <fputs@plt+0x280d0>
   39514:	mov	r0, r4
   39518:	pop	{r4, sl, fp, lr}
   3951c:	b	3d0c8 <fputs@plt+0x2bce0>
   39520:	mov	r0, r4
   39524:	pop	{r4, sl, fp, lr}
   39528:	b	3d048 <fputs@plt+0x2bc60>
   3952c:	b	3d2f4 <fputs@plt+0x2bf0c>
   39530:	push	{r4, r5, fp, lr}
   39534:	add	fp, sp, #8
   39538:	mov	r4, r1
   3953c:	mov	r5, r0
   39540:	bl	2ded0 <fputs@plt+0x1cae8>
   39544:	ldr	r0, [r5, #28]
   39548:	str	r0, [r4]
   3954c:	pop	{r4, r5, fp, pc}
   39550:	b	3d2f4 <fputs@plt+0x2bf0c>
   39554:	push	{r4, sl, fp, lr}
   39558:	add	fp, sp, #8
   3955c:	sub	sp, sp, #8
   39560:	mov	r4, r1
   39564:	ldrb	r2, [r0]
   39568:	ldrb	r1, [r0, #1]
   3956c:	tst	r1, #128	; 0x80
   39570:	bne	3958c <fputs@plt+0x281a4>
   39574:	and	r0, r2, #127	; 0x7f
   39578:	orr	r0, r1, r0, lsl #7
   3957c:	str	r0, [r4]
   39580:	mov	r0, #2
   39584:	sub	sp, fp, #8
   39588:	pop	{r4, sl, fp, pc}
   3958c:	ldrb	r3, [r0, #2]
   39590:	tst	r3, #128	; 0x80
   39594:	bne	395c0 <fputs@plt+0x281d8>
   39598:	orr	r0, r3, r2, lsl #14
   3959c:	movw	r2, #49279	; 0xc07f
   395a0:	movt	r2, #31
   395a4:	and	r0, r0, r2
   395a8:	and	r1, r1, #127	; 0x7f
   395ac:	orr	r0, r0, r1, lsl #7
   395b0:	str	r0, [r4]
   395b4:	mov	r0, #3
   395b8:	sub	sp, fp, #8
   395bc:	pop	{r4, sl, fp, pc}
   395c0:	mov	r1, sp
   395c4:	bl	28484 <fputs@plt+0x1709c>
   395c8:	ldm	sp, {r1, ip}
   395cc:	mvn	r3, #0
   395d0:	subs	r2, r1, r3
   395d4:	sbcs	r2, ip, #0
   395d8:	movcc	r3, r1
   395dc:	str	r3, [r4]
   395e0:	sub	sp, fp, #8
   395e4:	pop	{r4, sl, fp, pc}
   395e8:	push	{r4, r5, r6, r7, fp, lr}
   395ec:	add	fp, sp, #16
   395f0:	sub	sp, sp, #8
   395f4:	mov	r5, r3
   395f8:	mov	r4, r2
   395fc:	mov	r6, r1
   39600:	mov	r7, r0
   39604:	mov	r0, #0
   39608:	str	r0, [sp, #4]
   3960c:	add	r1, sp, #4
   39610:	mov	r0, r7
   39614:	cmp	r3, #0
   39618:	beq	39624 <fputs@plt+0x2823c>
   3961c:	bl	3952c <fputs@plt+0x28144>
   39620:	b	39628 <fputs@plt+0x28240>
   39624:	bl	39550 <fputs@plt+0x28168>
   39628:	ldr	r1, [fp, #8]
   3962c:	add	r2, r4, r6
   39630:	ldr	r3, [sp, #4]
   39634:	cmp	r2, r3
   39638:	bls	3965c <fputs@plt+0x28274>
   3963c:	str	r1, [sp]
   39640:	mov	r0, r7
   39644:	mov	r1, r6
   39648:	mov	r2, r4
   3964c:	mov	r3, r5
   39650:	bl	3d324 <fputs@plt+0x2bf3c>
   39654:	sub	sp, fp, #16
   39658:	pop	{r4, r5, r6, r7, fp, pc}
   3965c:	movw	r2, #4112	; 0x1010
   39660:	strh	r2, [r1, #8]
   39664:	add	r0, r0, r6
   39668:	str	r4, [r1, #12]
   3966c:	str	r0, [r1, #16]
   39670:	mov	r0, #0
   39674:	sub	sp, fp, #16
   39678:	pop	{r4, r5, r6, r7, fp, pc}
   3967c:	movw	r1, #7786	; 0x1e6a
   39680:	movt	r1, #8
   39684:	ldrb	r0, [r1, r0]
   39688:	bx	lr
   3968c:	cmp	r0, #128	; 0x80
   39690:	subcs	r0, r0, #12
   39694:	lsrcs	r0, r0, #1
   39698:	bxcs	lr
   3969c:	movw	r1, #7786	; 0x1e6a
   396a0:	movt	r1, #8
   396a4:	ldrb	r0, [r1, r0]
   396a8:	bx	lr
   396ac:	push	{fp, lr}
   396b0:	mov	fp, sp
   396b4:	cmp	r1, #11
   396b8:	bhi	397fc <fputs@plt+0x28414>
   396bc:	add	r3, pc, #0
   396c0:	ldr	pc, [r3, r1, lsl #2]
   396c4:	strdeq	r9, [r3], -r4
   396c8:	andeq	r9, r3, r4, lsr r7
   396cc:	andeq	r9, r3, r4, asr r7
   396d0:	andeq	r9, r3, ip, ror r7
   396d4:			; <UNDEFINED> instruction: 0x000397b0
   396d8:	ldrdeq	r9, [r3], -r0
   396dc:	andeq	r9, r3, r8, lsl #14
   396e0:	andeq	r9, r3, r8, lsl #14
   396e4:	andeq	r9, r3, r8, lsl r7
   396e8:	andeq	r9, r3, r8, lsl r7
   396ec:	strdeq	r9, [r3], -r4
   396f0:	strdeq	r9, [r3], -r4
   396f4:	mov	r0, #1
   396f8:	strh	r0, [r2, #8]
   396fc:	mov	r3, #0
   39700:	mov	r0, r3
   39704:	pop	{fp, pc}
   39708:	bl	3d3d4 <fputs@plt+0x2bfec>
   3970c:	mov	r3, #8
   39710:	mov	r0, r3
   39714:	pop	{fp, pc}
   39718:	mov	r3, #0
   3971c:	mov	r0, #4
   39720:	strh	r0, [r2, #8]
   39724:	sub	r0, r1, #8
   39728:	stm	r2, {r0, r3}
   3972c:	mov	r0, r3
   39730:	pop	{fp, pc}
   39734:	ldrsb	r0, [r0]
   39738:	mov	r1, #4
   3973c:	strh	r1, [r2, #8]
   39740:	asr	r1, r0, #31
   39744:	strd	r0, [r2]
   39748:	mov	r3, #1
   3974c:	mov	r0, r3
   39750:	pop	{fp, pc}
   39754:	ldrb	r1, [r0, #1]
   39758:	ldrsb	r0, [r0]
   3975c:	mov	r3, #4
   39760:	strh	r3, [r2, #8]
   39764:	orr	r0, r1, r0, lsl #8
   39768:	asr	r1, r0, #31
   3976c:	strd	r0, [r2]
   39770:	mov	r3, #2
   39774:	mov	r0, r3
   39778:	pop	{fp, pc}
   3977c:	ldrsb	ip, [r0]
   39780:	ldrb	r3, [r0, #1]
   39784:	ldrb	r0, [r0, #2]
   39788:	mov	r1, #4
   3978c:	strh	r1, [r2, #8]
   39790:	lsl	r1, r3, #8
   39794:	orr	r1, r1, ip, lsl #16
   39798:	orr	r0, r1, r0
   3979c:	asr	r1, r0, #31
   397a0:	strd	r0, [r2]
   397a4:	mov	r3, #3
   397a8:	mov	r0, r3
   397ac:	pop	{fp, pc}
   397b0:	ldr	r0, [r0]
   397b4:	mov	r3, #4
   397b8:	strh	r3, [r2, #8]
   397bc:	rev	r0, r0
   397c0:	asr	r1, r0, #31
   397c4:	strd	r0, [r2]
   397c8:	mov	r0, r3
   397cc:	pop	{fp, pc}
   397d0:	ldrb	ip, [r0, #1]
   397d4:	ldrsb	r3, [r0]
   397d8:	ldr	r0, [r0, #2]
   397dc:	mov	r1, #4
   397e0:	strh	r1, [r2, #8]
   397e4:	rev	r0, r0
   397e8:	orr	r1, ip, r3, lsl #8
   397ec:	strd	r0, [r2]
   397f0:	mov	r3, #6
   397f4:	mov	r0, r3
   397f8:	pop	{fp, pc}
   397fc:	sub	r3, r1, #12
   39800:	lsr	r3, r3, #1
   39804:	str	r3, [r2, #12]
   39808:	str	r0, [r2, #16]
   3980c:	and	r0, r1, #1
   39810:	movw	r1, #37524	; 0x9294
   39814:	movt	r1, #8
   39818:	add	r0, r1, r0, lsl #1
   3981c:	ldrh	r0, [r0]
   39820:	strh	r0, [r2, #8]
   39824:	mov	r0, r3
   39828:	pop	{fp, pc}
   3982c:	push	{r4, r5, fp, lr}
   39830:	add	fp, sp, #8
   39834:	ldrh	r3, [r0, #8]
   39838:	tst	r3, #1
   3983c:	bne	39874 <fputs@plt+0x2848c>
   39840:	tst	r3, #4
   39844:	bne	39880 <fputs@plt+0x28498>
   39848:	tst	r3, #8
   3984c:	bne	398bc <fputs@plt+0x284d4>
   39850:	ldr	r1, [r0, #12]
   39854:	tst	r3, #16384	; 0x4000
   39858:	ldrne	r0, [r0]
   3985c:	addne	r1, r0, r1
   39860:	str	r1, [r2]
   39864:	ubfx	r0, r3, #1, #1
   39868:	orr	r0, r0, r1, lsl #1
   3986c:	add	r0, r0, #12
   39870:	pop	{r4, r5, fp, pc}
   39874:	mov	r0, #0
   39878:	str	r0, [r2]
   3987c:	pop	{r4, r5, fp, pc}
   39880:	ldrd	r4, [r0]
   39884:	eor	r3, r5, r5, asr #31
   39888:	eor	ip, r4, r5, asr #31
   3988c:	rsbs	r0, ip, #127	; 0x7f
   39890:	rscs	r0, r3, #0
   39894:	bcc	398cc <fputs@plt+0x284e4>
   39898:	cmp	r1, #4
   3989c:	blt	398ec <fputs@plt+0x28504>
   398a0:	rsbs	r0, r4, #1
   398a4:	rscs	r0, r5, #0
   398a8:	bcc	398ec <fputs@plt+0x28504>
   398ac:	mov	r0, #0
   398b0:	str	r0, [r2]
   398b4:	add	r0, ip, #8
   398b8:	pop	{r4, r5, fp, pc}
   398bc:	mov	r0, #8
   398c0:	str	r0, [r2]
   398c4:	mov	r0, #7
   398c8:	pop	{r4, r5, fp, pc}
   398cc:	lsr	r0, ip, #15
   398d0:	orr	r0, r0, r3, lsl #17
   398d4:	orr	r0, r0, r3, lsr #15
   398d8:	cmp	r0, #0
   398dc:	bne	398f8 <fputs@plt+0x28510>
   398e0:	mov	r0, #2
   398e4:	str	r0, [r2]
   398e8:	pop	{r4, r5, fp, pc}
   398ec:	mov	r0, #1
   398f0:	str	r0, [r2]
   398f4:	pop	{r4, r5, fp, pc}
   398f8:	lsr	r0, ip, #23
   398fc:	orr	r0, r0, r3, lsl #9
   39900:	orr	r0, r0, r3, lsr #23
   39904:	cmp	r0, #0
   39908:	bne	39918 <fputs@plt+0x28530>
   3990c:	mov	r0, #3
   39910:	str	r0, [r2]
   39914:	pop	{r4, r5, fp, pc}
   39918:	mvn	r0, #-2147483648	; 0x80000000
   3991c:	subs	r0, r0, ip
   39920:	rscs	r0, r3, #0
   39924:	bcc	39934 <fputs@plt+0x2854c>
   39928:	mov	r0, #4
   3992c:	str	r0, [r2]
   39930:	pop	{r4, r5, fp, pc}
   39934:	mov	r0, #0
   39938:	cmp	r0, r3, lsr #15
   3993c:	bne	39950 <fputs@plt+0x28568>
   39940:	mov	r0, #6
   39944:	str	r0, [r2]
   39948:	mov	r0, #5
   3994c:	pop	{r4, r5, fp, pc}
   39950:	mov	r0, #8
   39954:	str	r0, [r2]
   39958:	mov	r0, #6
   3995c:	pop	{r4, r5, fp, pc}
   39960:	mov	r2, #0
   39964:	lsr	r0, r0, #7
   39968:	orr	r0, r0, r1, lsl #25
   3996c:	orr	r3, r0, r1, lsr #7
   39970:	add	r2, r2, #1
   39974:	lsr	r1, r1, #7
   39978:	cmp	r3, #0
   3997c:	bne	39964 <fputs@plt+0x2857c>
   39980:	mov	r0, r2
   39984:	bx	lr
   39988:	rsbs	r1, r2, #127	; 0x7f
   3998c:	rscs	r1, r3, #0
   39990:	andcs	r1, r2, #127	; 0x7f
   39994:	strbcs	r1, [r0]
   39998:	movcs	r0, #1
   3999c:	bxcs	lr
   399a0:	lsr	r1, r2, #14
   399a4:	orr	r1, r1, r3, lsl #18
   399a8:	orr	r1, r1, r3, lsr #14
   399ac:	cmp	r1, #0
   399b0:	bne	399d0 <fputs@plt+0x285e8>
   399b4:	and	r1, r2, #127	; 0x7f
   399b8:	strb	r1, [r0, #1]
   399bc:	mov	r1, #128	; 0x80
   399c0:	orr	r1, r1, r2, lsr #7
   399c4:	strb	r1, [r0]
   399c8:	mov	r0, #2
   399cc:	bx	lr
   399d0:	b	3d41c <fputs@plt+0x2c034>
   399d4:	push	{r4, sl, fp, lr}
   399d8:	add	fp, sp, #8
   399dc:	mov	r3, r0
   399e0:	sub	r0, r2, #1
   399e4:	cmp	r0, #6
   399e8:	bhi	39a24 <fputs@plt+0x2863c>
   399ec:	movw	r0, #7786	; 0x1e6a
   399f0:	movt	r0, #8
   399f4:	ldrb	r0, [r0, r2]
   399f8:	sub	r2, r3, #1
   399fc:	ldr	r4, [r1]
   39a00:	ldr	r1, [r1, #4]
   39a04:	mov	r3, r0
   39a08:	strb	r4, [r2, r3]
   39a0c:	lsr	r4, r4, #8
   39a10:	orr	r4, r4, r1, lsl #24
   39a14:	subs	r3, r3, #1
   39a18:	lsr	r1, r1, #8
   39a1c:	bne	39a08 <fputs@plt+0x28620>
   39a20:	b	39a50 <fputs@plt+0x28668>
   39a24:	mov	r0, #0
   39a28:	cmp	r2, #12
   39a2c:	popcc	{r4, sl, fp, pc}
   39a30:	ldr	r4, [r1, #12]
   39a34:	cmp	r4, #0
   39a38:	beq	39a50 <fputs@plt+0x28668>
   39a3c:	ldr	r1, [r1, #16]
   39a40:	mov	r0, r3
   39a44:	mov	r2, r4
   39a48:	bl	11244 <memcpy@plt>
   39a4c:	mov	r0, r4
   39a50:	pop	{r4, sl, fp, pc}
   39a54:	push	{r4, r5, r6, r7, fp, lr}
   39a58:	add	fp, sp, #16
   39a5c:	mov	r4, r1
   39a60:	mov	r5, r0
   39a64:	ldr	r0, [r0, #52]	; 0x34
   39a68:	cmp	r0, #0
   39a6c:	beq	39b78 <fputs@plt+0x28790>
   39a70:	mov	r0, r5
   39a74:	bl	3d4d0 <fputs@plt+0x2c0e8>
   39a78:	cmp	r0, #0
   39a7c:	popne	{r4, r5, r6, r7, fp, pc}
   39a80:	mov	r6, #0
   39a84:	mov	r7, #0
   39a88:	ldrsb	r0, [r5, #68]	; 0x44
   39a8c:	add	r0, r5, r0, lsl #2
   39a90:	ldr	r0, [r0, #120]	; 0x78
   39a94:	ldrb	r1, [r0, #4]
   39a98:	cmp	r1, #0
   39a9c:	beq	39aec <fputs@plt+0x28704>
   39aa0:	ldrh	r0, [r0, #18]
   39aa4:	adds	r6, r6, r0
   39aa8:	adc	r7, r7, #0
   39aac:	ldrb	r0, [r5, #68]	; 0x44
   39ab0:	cmp	r0, #0
   39ab4:	beq	39b68 <fputs@plt+0x28780>
   39ab8:	mov	r0, r5
   39abc:	bl	3d65c <fputs@plt+0x2c274>
   39ac0:	ldrsb	r0, [r5, #68]	; 0x44
   39ac4:	add	r1, r5, r0, lsl #1
   39ac8:	ldrh	r2, [r1, #80]!	; 0x50
   39acc:	add	r0, r5, r0, lsl #2
   39ad0:	ldr	r0, [r0, #120]	; 0x78
   39ad4:	ldrh	r3, [r0, #18]
   39ad8:	cmp	r2, r3
   39adc:	bcs	39aac <fputs@plt+0x286c4>
   39ae0:	add	r2, r2, #1
   39ae4:	strh	r2, [r1]
   39ae8:	b	39b04 <fputs@plt+0x2871c>
   39aec:	ldrb	r1, [r0, #2]
   39af0:	cmp	r1, #0
   39af4:	bne	39b04 <fputs@plt+0x2871c>
   39af8:	ldrh	r1, [r0, #18]
   39afc:	adds	r6, r6, r1
   39b00:	adc	r7, r7, #0
   39b04:	ldrsb	r1, [r5, #68]	; 0x44
   39b08:	add	r1, r5, r1, lsl #1
   39b0c:	ldrh	r2, [r1, #80]	; 0x50
   39b10:	ldr	r1, [r0, #56]	; 0x38
   39b14:	ldrh	r3, [r0, #18]
   39b18:	cmp	r2, r3
   39b1c:	bne	39b30 <fputs@plt+0x28748>
   39b20:	ldrb	r0, [r0, #5]
   39b24:	add	r0, r0, r1
   39b28:	add	r0, r0, #8
   39b2c:	b	39b4c <fputs@plt+0x28764>
   39b30:	ldr	r3, [r0, #64]	; 0x40
   39b34:	ldrb	r2, [r3, r2, lsl #1]!
   39b38:	ldrb	r3, [r3, #1]
   39b3c:	orr	r2, r3, r2, lsl #8
   39b40:	ldrh	r0, [r0, #20]
   39b44:	and	r0, r2, r0
   39b48:	add	r0, r1, r0
   39b4c:	bl	246f8 <fputs@plt+0x13310>
   39b50:	mov	r1, r0
   39b54:	mov	r0, r5
   39b58:	bl	3d688 <fputs@plt+0x2c2a0>
   39b5c:	cmp	r0, #0
   39b60:	beq	39a88 <fputs@plt+0x286a0>
   39b64:	pop	{r4, r5, r6, r7, fp, pc}
   39b68:	strd	r6, [r4]
   39b6c:	mov	r0, r5
   39b70:	pop	{r4, r5, r6, r7, fp, lr}
   39b74:	b	3d4d0 <fputs@plt+0x2c0e8>
   39b78:	mov	r0, #0
   39b7c:	str	r0, [r4]
   39b80:	str	r0, [r4, #4]
   39b84:	pop	{r4, r5, r6, r7, fp, pc}
   39b88:	push	{r4, r5, fp, lr}
   39b8c:	add	fp, sp, #8
   39b90:	mov	r4, r1
   39b94:	ldr	r5, [r0, #4]
   39b98:	bl	17004 <fputs@plt+0x5c1c>
   39b9c:	ldr	r0, [r5]
   39ba0:	mov	r1, r4
   39ba4:	pop	{r4, r5, fp, lr}
   39ba8:	b	2bf2c <fputs@plt+0x1ab44>
   39bac:	push	{r4, r5, fp, lr}
   39bb0:	add	fp, sp, #8
   39bb4:	mov	r5, r1
   39bb8:	mov	r4, r0
   39bbc:	ldr	r0, [r0, #16]
   39bc0:	add	r0, r0, r1, lsl #4
   39bc4:	ldr	r0, [r0, #12]
   39bc8:	bl	3d804 <fputs@plt+0x2c41c>
   39bcc:	cmp	r5, #1
   39bd0:	popeq	{r4, r5, fp, pc}
   39bd4:	ldr	r0, [r4, #16]
   39bd8:	ldr	r0, [r0, #28]
   39bdc:	pop	{r4, r5, fp, lr}
   39be0:	b	3d804 <fputs@plt+0x2c41c>
   39be4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39be8:	add	fp, sp, #28
   39bec:	sub	sp, sp, #4
   39bf0:	mov	r8, r3
   39bf4:	mov	r5, r2
   39bf8:	mov	r7, r1
   39bfc:	mov	r6, r0
   39c00:	ldr	r9, [r0, #8]
   39c04:	ldr	r2, [fp, #8]
   39c08:	cmp	r1, #1
   39c0c:	blt	39c20 <fputs@plt+0x28838>
   39c10:	ldr	r0, [r6, #28]
   39c14:	sub	r0, r0, r7
   39c18:	add	r0, r0, r0, lsl #2
   39c1c:	add	r9, r9, r0, lsl #3
   39c20:	mov	r0, #288	; 0x120
   39c24:	mov	r1, #88	; 0x58
   39c28:	add	sl, r1, r5, lsl #3
   39c2c:	cmp	r2, #0
   39c30:	mov	r4, sl
   39c34:	addeq	r4, r0, r5, lsl #3
   39c38:	ldr	r0, [r6, #56]	; 0x38
   39c3c:	ldr	r1, [r0, r7, lsl #2]
   39c40:	cmp	r1, #0
   39c44:	beq	39c5c <fputs@plt+0x28874>
   39c48:	mov	r0, r6
   39c4c:	bl	309f8 <fputs@plt+0x1f610>
   39c50:	ldr	r0, [r6, #56]	; 0x38
   39c54:	mov	r1, #0
   39c58:	str	r1, [r0, r7, lsl #2]
   39c5c:	mov	r0, r9
   39c60:	mov	r1, r4
   39c64:	bl	31d60 <fputs@plt+0x20978>
   39c68:	mov	r4, #0
   39c6c:	cmp	r0, #0
   39c70:	bne	39cf4 <fputs@plt+0x2890c>
   39c74:	ldr	r0, [r6, #56]	; 0x38
   39c78:	ldr	r4, [r9, #16]
   39c7c:	vmov.i32	q8, #0	; 0x00000000
   39c80:	str	r4, [r0, r7, lsl #2]
   39c84:	add	r0, r4, #64	; 0x40
   39c88:	vst1.64	{d16-d17}, [r0]
   39c8c:	add	r0, r4, #48	; 0x30
   39c90:	vst1.64	{d16-d17}, [r0]
   39c94:	add	r0, r4, #32
   39c98:	vst1.64	{d16-d17}, [r0]
   39c9c:	add	r0, r4, #16
   39ca0:	vst1.64	{d16-d17}, [r0]
   39ca4:	mov	r0, #84	; 0x54
   39ca8:	mov	r1, r4
   39cac:	vst1.64	{d16-d17}, [r1], r0
   39cb0:	mov	r0, #0
   39cb4:	str	r0, [r1]
   39cb8:	strh	r5, [r4, #12]
   39cbc:	strb	r8, [r4, #1]
   39cc0:	ldr	r1, [fp, #8]
   39cc4:	mov	r2, r1
   39cc8:	strb	r1, [r4]
   39ccc:	mov	r1, r4
   39cd0:	str	r0, [r1, #80]!	; 0x50
   39cd4:	add	r0, r1, r5, lsl #2
   39cd8:	str	r0, [r4, #76]	; 0x4c
   39cdc:	cmp	r2, #0
   39ce0:	bne	39cf4 <fputs@plt+0x2890c>
   39ce4:	ldr	r0, [r9, #16]
   39ce8:	add	r0, r0, sl
   39cec:	str	r0, [r4, #16]
   39cf0:	bl	3d930 <fputs@plt+0x2c548>
   39cf4:	mov	r0, r4
   39cf8:	sub	sp, fp, #28
   39cfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39d00:	cmp	r1, #0
   39d04:	ble	39d3c <fputs@plt+0x28954>
   39d08:	push	{r4, r5, r6, r7, fp, lr}
   39d0c:	add	fp, sp, #16
   39d10:	mov	r4, r3
   39d14:	mov	r5, r2
   39d18:	mov	r6, r1
   39d1c:	mov	r7, r0
   39d20:	bl	17004 <fputs@plt+0x5c1c>
   39d24:	mov	r0, r7
   39d28:	mov	r1, r6
   39d2c:	mov	r2, r5
   39d30:	mov	r3, r4
   39d34:	pop	{r4, r5, r6, r7, fp, lr}
   39d38:	b	3d964 <fputs@plt+0x2c57c>
   39d3c:	movw	r0, #59956	; 0xea34
   39d40:	b	27628 <fputs@plt+0x16240>
   39d44:	strb	r1, [r0, #67]	; 0x43
   39d48:	bx	lr
   39d4c:	push	{r4, r5, r6, sl, fp, lr}
   39d50:	add	fp, sp, #16
   39d54:	mov	r4, r2
   39d58:	mov	r5, r1
   39d5c:	mov	r6, r0
   39d60:	bl	17004 <fputs@plt+0x5c1c>
   39d64:	mov	r0, r6
   39d68:	mov	r1, r5
   39d6c:	mov	r2, r4
   39d70:	pop	{r4, r5, r6, sl, fp, lr}
   39d74:	b	3daa0 <fputs@plt+0x2c6b8>
   39d78:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   39d7c:	add	fp, sp, #24
   39d80:	mov	r7, r2
   39d84:	mov	r6, r1
   39d88:	mov	r9, r0
   39d8c:	ldr	r0, [r2, #24]
   39d90:	ldrh	r4, [r0, #6]
   39d94:	mov	r0, #156	; 0x9c
   39d98:	add	r2, r0, r4, lsl #2
   39d9c:	mov	r8, #0
   39da0:	mov	r0, r9
   39da4:	mov	r3, #0
   39da8:	bl	19774 <fputs@plt+0x838c>
   39dac:	str	r0, [r7, #16]
   39db0:	cmp	r0, #0
   39db4:	beq	39ed4 <fputs@plt+0x28aec>
   39db8:	mov	r5, r0
   39dbc:	lsl	r2, r4, #2
   39dc0:	add	r0, r0, #136	; 0x88
   39dc4:	str	r0, [r5, #28]
   39dc8:	ldr	r1, [r7, #24]
   39dcc:	add	r2, r2, #20
   39dd0:	bl	11244 <memcpy@plt>
   39dd4:	str	r8, [r5, #148]	; 0x94
   39dd8:	cmp	r6, #0
   39ddc:	beq	39df8 <fputs@plt+0x28a10>
   39de0:	ldrh	r0, [r5, #142]	; 0x8e
   39de4:	strh	r6, [r5, #142]	; 0x8e
   39de8:	sub	r0, r0, r6
   39dec:	ldrh	r1, [r5, #144]	; 0x90
   39df0:	add	r0, r0, r1
   39df4:	strh	r0, [r5, #144]	; 0x90
   39df8:	ldr	r7, [r9, #16]
   39dfc:	ldr	r0, [r7, #4]
   39e00:	bl	1734c <fputs@plt+0x5f64>
   39e04:	mov	r6, r0
   39e08:	mov	r0, #1
   39e0c:	strb	r0, [r5, #59]	; 0x3b
   39e10:	str	r6, [r5, #12]
   39e14:	mov	r0, #65280	; 0xff00
   39e18:	strh	r0, [r5, #57]	; 0x39
   39e1c:	str	r9, [r5, #24]
   39e20:	str	r5, [r5, #72]	; 0x48
   39e24:	mov	r0, r9
   39e28:	bl	23ff0 <fputs@plt+0x12c08>
   39e2c:	mov	r1, r0
   39e30:	mov	r0, #0
   39e34:	cmp	r1, #0
   39e38:	bne	39ea4 <fputs@plt+0x28abc>
   39e3c:	movw	r1, #41272	; 0xa138
   39e40:	movt	r1, #9
   39e44:	ldr	r2, [r1, #224]	; 0xe0
   39e48:	mul	r3, r2, r6
   39e4c:	str	r3, [r5]
   39e50:	ldr	r3, [r7, #12]
   39e54:	ldr	r3, [r3, #80]	; 0x50
   39e58:	cmp	r3, r2
   39e5c:	movlt	r3, r2
   39e60:	smull	r3, r2, r3, r6
   39e64:	subs	r7, r3, #536870912	; 0x20000000
   39e68:	sbcs	r2, r2, #0
   39e6c:	movge	r3, #536870912	; 0x20000000
   39e70:	str	r3, [r5, #4]
   39e74:	ldr	r1, [r1, #192]	; 0xc0
   39e78:	cmp	r1, #0
   39e7c:	bne	39ea4 <fputs@plt+0x28abc>
   39e80:	str	r6, [r5, #52]	; 0x34
   39e84:	asr	r1, r6, #31
   39e88:	mov	r0, r6
   39e8c:	bl	141fc <fputs@plt+0x2e14>
   39e90:	mov	r1, r0
   39e94:	str	r0, [r5, #40]	; 0x28
   39e98:	mov	r0, #0
   39e9c:	cmp	r1, #0
   39ea0:	movweq	r0, #7
   39ea4:	ldrh	r1, [r5, #142]	; 0x8e
   39ea8:	ldrh	r2, [r5, #144]	; 0x90
   39eac:	add	r1, r2, r1
   39eb0:	cmp	r1, #12
   39eb4:	bhi	39ed0 <fputs@plt+0x28ae8>
   39eb8:	ldr	r1, [r5, #156]	; 0x9c
   39ebc:	cmp	r1, #0
   39ec0:	beq	39edc <fputs@plt+0x28af4>
   39ec4:	ldr	r2, [r9, #8]
   39ec8:	cmp	r1, r2
   39ecc:	beq	39edc <fputs@plt+0x28af4>
   39ed0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   39ed4:	mov	r0, #7
   39ed8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   39edc:	mov	r1, #3
   39ee0:	strb	r1, [r5, #60]	; 0x3c
   39ee4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   39ee8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39eec:	add	fp, sp, #28
   39ef0:	sub	sp, sp, #60	; 0x3c
   39ef4:	mov	sl, r3
   39ef8:	mov	r5, r2
   39efc:	mov	r6, r1
   39f00:	mov	r9, r0
   39f04:	ldrb	r0, [r0, #66]	; 0x42
   39f08:	ldr	r4, [fp, #12]
   39f0c:	cmp	r0, #1
   39f10:	bne	39f64 <fputs@plt+0x28b7c>
   39f14:	ldrb	r0, [r9, #64]	; 0x40
   39f18:	tst	r0, #2
   39f1c:	beq	39f64 <fputs@plt+0x28b7c>
   39f20:	ldrb	r1, [r9, #69]	; 0x45
   39f24:	cmp	r1, #0
   39f28:	beq	39f64 <fputs@plt+0x28b7c>
   39f2c:	ldr	r2, [r9, #16]
   39f30:	ldr	r1, [r9, #20]
   39f34:	eor	r3, r1, sl
   39f38:	eor	r7, r2, r5
   39f3c:	orrs	r3, r7, r3
   39f40:	bne	39f50 <fputs@plt+0x28b68>
   39f44:	mov	r8, #0
   39f48:	str	r8, [r4]
   39f4c:	b	3a388 <fputs@plt+0x28fa0>
   39f50:	tst	r0, #8
   39f54:	beq	39f64 <fputs@plt+0x28b7c>
   39f58:	subs	r0, r2, r5
   39f5c:	sbcs	r0, r1, sl
   39f60:	blt	3a30c <fputs@plt+0x28f24>
   39f64:	cmp	r6, #0
   39f68:	str	r6, [sp, #32]
   39f6c:	beq	39f88 <fputs@plt+0x28ba0>
   39f70:	mov	r0, r6
   39f74:	bl	3dd54 <fputs@plt+0x2c96c>
   39f78:	str	r0, [sp, #44]	; 0x2c
   39f7c:	mov	r0, #0
   39f80:	strb	r0, [r6, #11]
   39f84:	b	39f90 <fputs@plt+0x28ba8>
   39f88:	mov	r0, #0
   39f8c:	str	r0, [sp, #44]	; 0x2c
   39f90:	mov	r0, r9
   39f94:	bl	3d4d0 <fputs@plt+0x2c0e8>
   39f98:	mov	r8, r0
   39f9c:	cmp	r0, #0
   39fa0:	bne	3a388 <fputs@plt+0x28fa0>
   39fa4:	ldrb	r0, [r9, #66]	; 0x42
   39fa8:	cmp	r0, #0
   39fac:	beq	3a30c <fputs@plt+0x28f24>
   39fb0:	ldr	r0, [fp, #8]
   39fb4:	add	r1, r9, #16
   39fb8:	str	r1, [sp, #24]
   39fbc:	rsb	r2, r0, #1
   39fc0:	str	r9, [sp, #28]
   39fc4:	add	r0, sp, #12
   39fc8:	stm	r0, {r2, r5, sl}
   39fcc:	ldrsb	r0, [r9, #68]	; 0x44
   39fd0:	add	r1, r9, r0, lsl #1
   39fd4:	add	r0, r9, r0, lsl #2
   39fd8:	ldr	r4, [r0, #120]	; 0x78
   39fdc:	ldrh	r0, [r4, #18]
   39fe0:	sub	r8, r0, #1
   39fe4:	asr	r9, r8, r2
   39fe8:	strh	r9, [r1, #80]	; 0x50
   39fec:	ldr	sl, [sp, #44]	; 0x2c
   39ff0:	mov	r6, #0
   39ff4:	cmp	sl, #0
   39ff8:	beq	3a16c <fputs@plt+0x28d84>
   39ffc:	ldr	r5, [sp, #32]
   3a000:	b	3a018 <fputs@plt+0x28c30>
   3a004:	add	r6, r9, #1
   3a008:	cmp	r6, r8
   3a00c:	bgt	3a218 <fputs@plt+0x28e30>
   3a010:	add	r0, r8, r6
   3a014:	asr	r9, r0, #1
   3a018:	ldr	r0, [r4, #64]	; 0x40
   3a01c:	ldr	r2, [r4, #68]	; 0x44
   3a020:	ldrb	r1, [r0, r9, lsl #1]!
   3a024:	ldrb	r0, [r0, #1]
   3a028:	orr	r0, r0, r1, lsl #8
   3a02c:	ldrh	r1, [r4, #20]
   3a030:	and	r0, r0, r1
   3a034:	ldrb	r0, [r2, r0]!
   3a038:	add	r1, r2, #1
   3a03c:	ldrb	r3, [r4, #7]
   3a040:	cmp	r0, r3
   3a044:	bls	3a140 <fputs@plt+0x28d58>
   3a048:	ldrb	r1, [r1]
   3a04c:	tst	r1, #128	; 0x80
   3a050:	bne	3a068 <fputs@plt+0x28c80>
   3a054:	and	r0, r0, #127	; 0x7f
   3a058:	add	r0, r1, r0, lsl #7
   3a05c:	ldrh	r1, [r4, #10]
   3a060:	cmp	r0, r1
   3a064:	bls	3a13c <fputs@plt+0x28d54>
   3a068:	ldrb	r0, [r4, #6]
   3a06c:	sub	r1, r2, r0
   3a070:	ldr	r3, [r4, #80]	; 0x50
   3a074:	mov	r0, r4
   3a078:	ldr	r5, [sp, #24]
   3a07c:	mov	r2, r5
   3a080:	blx	r3
   3a084:	ldr	r7, [r5]
   3a088:	cmp	r7, #1
   3a08c:	ble	3a34c <fputs@plt+0x28f64>
   3a090:	mov	r0, r6
   3a094:	mov	r6, r9
   3a098:	str	r8, [sp, #40]	; 0x28
   3a09c:	str	r0, [sp, #36]	; 0x24
   3a0a0:	add	r0, r7, #18
   3a0a4:	asr	r1, r0, #31
   3a0a8:	bl	141fc <fputs@plt+0x2e14>
   3a0ac:	cmp	r0, #0
   3a0b0:	beq	3a35c <fputs@plt+0x28f74>
   3a0b4:	mov	r9, r0
   3a0b8:	ldr	r0, [sp, #28]
   3a0bc:	ldrsb	r1, [r0, #68]	; 0x44
   3a0c0:	add	r1, r0, r1, lsl #1
   3a0c4:	strh	r6, [r1, #80]	; 0x50
   3a0c8:	mov	r1, #2
   3a0cc:	str	r1, [sp]
   3a0d0:	mov	r1, #0
   3a0d4:	mov	r2, r7
   3a0d8:	mov	r3, r9
   3a0dc:	bl	2df3c <fputs@plt+0x1cb54>
   3a0e0:	cmp	r0, #0
   3a0e4:	bne	3a364 <fputs@plt+0x28f7c>
   3a0e8:	mov	r0, r7
   3a0ec:	mov	r1, r9
   3a0f0:	ldr	r5, [sp, #32]
   3a0f4:	mov	r2, r5
   3a0f8:	ldr	sl, [sp, #44]	; 0x2c
   3a0fc:	blx	sl
   3a100:	mov	r7, r0
   3a104:	mov	r0, r9
   3a108:	bl	14294 <fputs@plt+0x2eac>
   3a10c:	ldr	r0, [sp, #36]	; 0x24
   3a110:	ldr	r8, [sp, #40]	; 0x28
   3a114:	mov	r9, r6
   3a118:	mov	r6, r0
   3a11c:	cmn	r7, #1
   3a120:	ble	3a004 <fputs@plt+0x28c1c>
   3a124:	cmp	r7, #0
   3a128:	beq	3a31c <fputs@plt+0x28f34>
   3a12c:	sub	r8, r9, #1
   3a130:	cmp	r6, r8
   3a134:	ble	3a010 <fputs@plt+0x28c28>
   3a138:	b	3a218 <fputs@plt+0x28e30>
   3a13c:	add	r1, r2, #2
   3a140:	mov	r2, r5
   3a144:	blx	sl
   3a148:	mov	r7, r0
   3a14c:	cmn	r7, #1
   3a150:	bgt	3a124 <fputs@plt+0x28d3c>
   3a154:	b	3a004 <fputs@plt+0x28c1c>
   3a158:	add	r6, r9, #1
   3a15c:	cmp	r9, r8
   3a160:	bge	3a2a4 <fputs@plt+0x28ebc>
   3a164:	add	r0, r8, r6
   3a168:	asr	r9, r0, #1
   3a16c:	ldr	r0, [r4, #64]	; 0x40
   3a170:	ldr	r1, [r4, #68]	; 0x44
   3a174:	ldrb	r2, [r0, r9, lsl #1]!
   3a178:	ldrb	r0, [r0, #1]
   3a17c:	orr	r0, r0, r2, lsl #8
   3a180:	ldrh	r2, [r4, #20]
   3a184:	and	r0, r0, r2
   3a188:	add	r0, r1, r0
   3a18c:	ldrb	r1, [r4, #3]
   3a190:	cmp	r1, #0
   3a194:	beq	3a1c0 <fputs@plt+0x28dd8>
   3a198:	mov	r1, r0
   3a19c:	ldrsb	r2, [r1], #1
   3a1a0:	cmn	r2, #1
   3a1a4:	bgt	3a1bc <fputs@plt+0x28dd4>
   3a1a8:	ldr	r0, [r4, #60]	; 0x3c
   3a1ac:	cmp	r1, r0
   3a1b0:	mov	r0, r1
   3a1b4:	bcc	3a19c <fputs@plt+0x28db4>
   3a1b8:	b	3a200 <fputs@plt+0x28e18>
   3a1bc:	add	r0, r0, #1
   3a1c0:	sub	r1, fp, #40	; 0x28
   3a1c4:	bl	28484 <fputs@plt+0x1709c>
   3a1c8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3a1cc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3a1d0:	ldr	r7, [sp, #16]
   3a1d4:	subs	r2, r0, r7
   3a1d8:	ldr	r3, [sp, #20]
   3a1dc:	sbcs	r2, r1, r3
   3a1e0:	blt	3a158 <fputs@plt+0x28d70>
   3a1e4:	subs	r2, r7, r0
   3a1e8:	sbcs	r2, r3, r1
   3a1ec:	bge	3a2b0 <fputs@plt+0x28ec8>
   3a1f0:	cmp	r6, r9
   3a1f4:	bge	3a2f8 <fputs@plt+0x28f10>
   3a1f8:	sub	r8, r9, #1
   3a1fc:	b	3a164 <fputs@plt+0x28d7c>
   3a200:	movw	r0, #60948	; 0xee14
   3a204:	bl	27628 <fputs@plt+0x16240>
   3a208:	str	r0, [sp, #8]
   3a20c:	mov	r0, #1
   3a210:	ldr	r9, [sp, #28]
   3a214:	b	3a294 <fputs@plt+0x28eac>
   3a218:	mov	r1, r9
   3a21c:	ldr	r9, [sp, #28]
   3a220:	ldrb	r0, [r4, #4]
   3a224:	cmp	r0, #0
   3a228:	bne	3a3ac <fputs@plt+0x28fc4>
   3a22c:	ldr	r0, [r4, #56]	; 0x38
   3a230:	ldrh	r1, [r4, #18]
   3a234:	cmp	r6, r1
   3a238:	bge	3a25c <fputs@plt+0x28e74>
   3a23c:	ldr	r1, [r4, #64]	; 0x40
   3a240:	ldrb	r2, [r1, r6, lsl #1]!
   3a244:	ldrb	r1, [r1, #1]
   3a248:	orr	r1, r1, r2, lsl #8
   3a24c:	ldrh	r2, [r4, #20]
   3a250:	and	r1, r1, r2
   3a254:	add	r0, r0, r1
   3a258:	b	3a268 <fputs@plt+0x28e80>
   3a25c:	ldrb	r1, [r4, #5]
   3a260:	add	r0, r1, r0
   3a264:	add	r0, r0, #8
   3a268:	bl	246f8 <fputs@plt+0x13310>
   3a26c:	mov	r1, r0
   3a270:	ldrsb	r0, [r9, #68]	; 0x44
   3a274:	add	r0, r9, r0, lsl #1
   3a278:	strh	r6, [r0, #80]	; 0x50
   3a27c:	mov	r0, r9
   3a280:	bl	3d688 <fputs@plt+0x2c2a0>
   3a284:	mov	r8, r0
   3a288:	mov	r0, #0
   3a28c:	cmp	r8, #0
   3a290:	bne	3a374 <fputs@plt+0x28f8c>
   3a294:	cmp	r0, #0
   3a298:	ldr	r2, [sp, #12]
   3a29c:	beq	39fcc <fputs@plt+0x28be4>
   3a2a0:	b	3a394 <fputs@plt+0x28fac>
   3a2a4:	mov	r1, r9
   3a2a8:	mvn	r7, #0
   3a2ac:	b	3a21c <fputs@plt+0x28e34>
   3a2b0:	mov	r3, r9
   3a2b4:	ldr	r9, [sp, #28]
   3a2b8:	ldrb	r2, [r9, #64]	; 0x40
   3a2bc:	orr	r2, r2, #2
   3a2c0:	strb	r2, [r9, #64]	; 0x40
   3a2c4:	ldr	r2, [sp, #24]
   3a2c8:	strd	r0, [r2]
   3a2cc:	ldrsb	r0, [r9, #68]	; 0x44
   3a2d0:	add	r0, r9, r0, lsl #1
   3a2d4:	strh	r3, [r0, #80]	; 0x50
   3a2d8:	ldrb	r0, [r4, #4]
   3a2dc:	cmp	r0, #0
   3a2e0:	beq	3a304 <fputs@plt+0x28f1c>
   3a2e4:	ldr	r0, [fp, #12]
   3a2e8:	mov	r1, #0
   3a2ec:	str	r1, [r0]
   3a2f0:	mov	r0, #9
   3a2f4:	b	3a294 <fputs@plt+0x28eac>
   3a2f8:	mov	r1, r9
   3a2fc:	mov	r7, #1
   3a300:	b	3a21c <fputs@plt+0x28e34>
   3a304:	mov	r6, r3
   3a308:	b	3a22c <fputs@plt+0x28e44>
   3a30c:	mvn	r0, #0
   3a310:	str	r0, [r4]
   3a314:	mov	r8, #0
   3a318:	b	3a388 <fputs@plt+0x28fa0>
   3a31c:	mov	r0, #0
   3a320:	ldr	r1, [fp, #12]
   3a324:	str	r0, [r1]
   3a328:	mov	r1, r9
   3a32c:	ldr	r9, [sp, #28]
   3a330:	ldrsb	r0, [r9, #68]	; 0x44
   3a334:	add	r0, r9, r0, lsl #1
   3a338:	strh	r1, [r0, #80]	; 0x50
   3a33c:	ldrb	r8, [r5, #11]
   3a340:	cmp	r8, #0
   3a344:	movwne	r8, #11
   3a348:	b	3a374 <fputs@plt+0x28f8c>
   3a34c:	movw	r0, #61021	; 0xee5d
   3a350:	bl	27628 <fputs@plt+0x16240>
   3a354:	mov	r8, r0
   3a358:	b	3a370 <fputs@plt+0x28f88>
   3a35c:	mov	r8, #7
   3a360:	b	3a370 <fputs@plt+0x28f88>
   3a364:	mov	r8, r0
   3a368:	mov	r0, r9
   3a36c:	bl	14294 <fputs@plt+0x2eac>
   3a370:	ldr	r9, [sp, #28]
   3a374:	mov	r0, #0
   3a378:	strh	r0, [r9, #34]	; 0x22
   3a37c:	ldrb	r0, [r9, #64]	; 0x40
   3a380:	and	r0, r0, #249	; 0xf9
   3a384:	strb	r0, [r9, #64]	; 0x40
   3a388:	mov	r0, r8
   3a38c:	sub	sp, fp, #28
   3a390:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a394:	mov	r8, #0
   3a398:	cmp	r0, #9
   3a39c:	cmpne	r0, #2
   3a3a0:	beq	3a374 <fputs@plt+0x28f8c>
   3a3a4:	ldr	r8, [sp, #8]
   3a3a8:	b	3a388 <fputs@plt+0x28fa0>
   3a3ac:	ldrsb	r0, [r9, #68]	; 0x44
   3a3b0:	add	r0, r9, r0, lsl #1
   3a3b4:	strh	r1, [r0, #80]	; 0x50
   3a3b8:	ldr	r0, [fp, #12]
   3a3bc:	str	r7, [r0]
   3a3c0:	mov	r8, #0
   3a3c4:	b	3a374 <fputs@plt+0x28f8c>
   3a3c8:	ldrb	r0, [r0, #67]	; 0x43
   3a3cc:	ubfx	r0, r0, #1, #1
   3a3d0:	bx	lr
   3a3d4:	push	{r4, sl, fp, lr}
   3a3d8:	add	fp, sp, #8
   3a3dc:	mov	r2, #0
   3a3e0:	strh	r2, [r0, #34]	; 0x22
   3a3e4:	ldrb	r3, [r0, #64]	; 0x40
   3a3e8:	and	r3, r3, #249	; 0xf9
   3a3ec:	strb	r3, [r0, #64]	; 0x40
   3a3f0:	str	r2, [r1]
   3a3f4:	ldrb	r2, [r0, #66]	; 0x42
   3a3f8:	cmp	r2, #1
   3a3fc:	bne	3a444 <fputs@plt+0x2905c>
   3a400:	ldrsb	r2, [r0, #68]	; 0x44
   3a404:	add	r3, r0, r2, lsl #2
   3a408:	ldr	ip, [r3, #120]	; 0x78
   3a40c:	add	r3, r0, r2, lsl #1
   3a410:	ldrh	lr, [r3, #80]!	; 0x50
   3a414:	add	r2, lr, #1
   3a418:	strh	r2, [r3]
   3a41c:	ldrh	r4, [ip, #18]
   3a420:	uxth	r2, r2
   3a424:	cmp	r2, r4
   3a428:	bcs	3a44c <fputs@plt+0x29064>
   3a42c:	ldrb	r1, [ip, #4]
   3a430:	cmp	r1, #0
   3a434:	movne	r0, #0
   3a438:	popne	{r4, sl, fp, pc}
   3a43c:	pop	{r4, sl, fp, lr}
   3a440:	b	3e6c0 <fputs@plt+0x2d2d8>
   3a444:	pop	{r4, sl, fp, lr}
   3a448:	b	3e560 <fputs@plt+0x2d178>
   3a44c:	strh	lr, [r3]
   3a450:	pop	{r4, sl, fp, lr}
   3a454:	b	3e560 <fputs@plt+0x2d178>
   3a458:	mov	r2, #0
   3a45c:	str	r2, [r1]
   3a460:	strh	r2, [r0, #34]	; 0x22
   3a464:	ldrb	r2, [r0, #64]	; 0x40
   3a468:	ldrb	r3, [r0, #66]	; 0x42
   3a46c:	and	r2, r2, #241	; 0xf1
   3a470:	strb	r2, [r0, #64]	; 0x40
   3a474:	cmp	r3, #1
   3a478:	bne	3a4b0 <fputs@plt+0x290c8>
   3a47c:	ldrsb	r3, [r0, #68]	; 0x44
   3a480:	add	r2, r0, r3, lsl #1
   3a484:	ldrh	ip, [r2, #80]!	; 0x50
   3a488:	cmp	ip, #0
   3a48c:	beq	3a4b0 <fputs@plt+0x290c8>
   3a490:	add	r3, r0, r3, lsl #2
   3a494:	ldr	r3, [r3, #120]	; 0x78
   3a498:	ldrb	r3, [r3, #4]
   3a49c:	cmp	r3, #0
   3a4a0:	subne	r0, ip, #1
   3a4a4:	strhne	r0, [r2]
   3a4a8:	movne	r0, #0
   3a4ac:	bxne	lr
   3a4b0:	b	3e730 <fputs@plt+0x2d348>
   3a4b4:	ldrb	r0, [r0, #66]	; 0x42
   3a4b8:	subs	r0, r0, #1
   3a4bc:	movwne	r0, #1
   3a4c0:	bx	lr
   3a4c4:	push	{r4, r5, r6, sl, fp, lr}
   3a4c8:	add	fp, sp, #16
   3a4cc:	mov	r5, r3
   3a4d0:	mov	r3, r2
   3a4d4:	mov	r4, r0
   3a4d8:	ldrh	r0, [r0, #6]
   3a4dc:	add	r0, r0, r0, lsl #2
   3a4e0:	mov	r2, #56	; 0x38
   3a4e4:	add	r2, r2, r0, lsl #3
   3a4e8:	rsb	r0, r1, #0
   3a4ec:	and	r0, r0, #7
   3a4f0:	add	r3, r0, r3
   3a4f4:	cmp	r2, r3
   3a4f8:	ble	3a520 <fputs@plt+0x29138>
   3a4fc:	ldr	r0, [r4, #12]
   3a500:	mov	r6, #0
   3a504:	mov	r3, #0
   3a508:	bl	1a918 <fputs@plt+0x9530>
   3a50c:	str	r0, [r5]
   3a510:	cmp	r0, #0
   3a514:	bne	3a52c <fputs@plt+0x29144>
   3a518:	mov	r0, r6
   3a51c:	pop	{r4, r5, r6, sl, fp, pc}
   3a520:	mov	r2, #0
   3a524:	str	r2, [r5]
   3a528:	add	r0, r1, r0
   3a52c:	add	r1, r0, #16
   3a530:	str	r4, [r0]
   3a534:	str	r1, [r0, #4]
   3a538:	ldrh	r1, [r4, #6]
   3a53c:	add	r1, r1, #1
   3a540:	strh	r1, [r0, #8]
   3a544:	mov	r6, r0
   3a548:	mov	r0, r6
   3a54c:	pop	{r4, r5, r6, sl, fp, pc}
   3a550:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a554:	add	fp, sp, #28
   3a558:	sub	sp, sp, #20
   3a55c:	mov	r5, r2
   3a560:	str	r1, [sp, #4]
   3a564:	mov	r7, r0
   3a568:	mov	r0, #0
   3a56c:	strb	r0, [r3, #10]
   3a570:	str	r3, [sp, #8]
   3a574:	ldr	r6, [r3, #4]
   3a578:	ldrsb	r0, [r2]
   3a57c:	cmp	r0, #0
   3a580:	bmi	3a594 <fputs@plt+0x291ac>
   3a584:	uxtb	r0, r0
   3a588:	str	r0, [sp, #16]
   3a58c:	mov	r4, #1
   3a590:	b	3a5a4 <fputs@plt+0x291bc>
   3a594:	add	r1, sp, #16
   3a598:	mov	r0, r5
   3a59c:	bl	39554 <fputs@plt+0x2816c>
   3a5a0:	mov	r4, r0
   3a5a4:	ldr	r9, [sp, #16]
   3a5a8:	mov	r8, r9
   3a5ac:	mov	sl, #0
   3a5b0:	b	3a608 <fputs@plt+0x29220>
   3a5b4:	add	r1, sp, #12
   3a5b8:	bl	39554 <fputs@plt+0x2816c>
   3a5bc:	ldrb	r1, [r7, #4]
   3a5c0:	strb	r1, [r6, #10]
   3a5c4:	ldr	r1, [r7, #12]
   3a5c8:	mov	r2, #0
   3a5cc:	str	r2, [r6, #24]
   3a5d0:	str	r1, [r6, #32]
   3a5d4:	add	r4, r4, r0
   3a5d8:	add	r0, r5, r8
   3a5dc:	ldr	r1, [sp, #12]
   3a5e0:	mov	r2, r6
   3a5e4:	bl	396ac <fputs@plt+0x282c4>
   3a5e8:	add	r8, r0, r8
   3a5ec:	ldr	r0, [sp, #8]
   3a5f0:	ldrh	r0, [r0, #8]
   3a5f4:	add	r6, r6, #40	; 0x28
   3a5f8:	add	sl, sl, #1
   3a5fc:	uxth	r1, sl
   3a600:	cmp	r1, r0
   3a604:	bcs	3a63c <fputs@plt+0x29254>
   3a608:	ldr	r0, [sp, #4]
   3a60c:	cmp	r8, r0
   3a610:	bgt	3a63c <fputs@plt+0x29254>
   3a614:	cmp	r4, r9
   3a618:	bcs	3a63c <fputs@plt+0x29254>
   3a61c:	mov	r0, r5
   3a620:	ldrsb	r1, [r0, r4]!
   3a624:	cmp	r1, #0
   3a628:	bmi	3a5b4 <fputs@plt+0x291cc>
   3a62c:	uxtb	r0, r1
   3a630:	str	r0, [sp, #12]
   3a634:	mov	r0, #1
   3a638:	b	3a5bc <fputs@plt+0x291d4>
   3a63c:	ldr	r0, [sp, #8]
   3a640:	strh	sl, [r0, #8]
   3a644:	sub	sp, fp, #28
   3a648:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a64c:	push	{r4, r5, r6, sl, fp, lr}
   3a650:	add	fp, sp, #16
   3a654:	mov	r5, r1
   3a658:	mov	r4, r0
   3a65c:	ldrb	r0, [r0, #66]	; 0x42
   3a660:	cmp	r0, #1
   3a664:	bne	3a678 <fputs@plt+0x29290>
   3a668:	ldrb	r0, [r4, #64]	; 0x40
   3a66c:	mov	r6, #0
   3a670:	tst	r0, #8
   3a674:	bne	3a68c <fputs@plt+0x292a4>
   3a678:	mov	r0, r4
   3a67c:	bl	3d4d0 <fputs@plt+0x2c0e8>
   3a680:	mov	r6, r0
   3a684:	cmp	r0, #0
   3a688:	beq	3a694 <fputs@plt+0x292ac>
   3a68c:	mov	r0, r6
   3a690:	pop	{r4, r5, r6, sl, fp, pc}
   3a694:	ldrb	r0, [r4, #66]	; 0x42
   3a698:	cmp	r0, #0
   3a69c:	beq	3a6d0 <fputs@plt+0x292e8>
   3a6a0:	mov	r6, #0
   3a6a4:	str	r6, [r5]
   3a6a8:	mov	r0, r4
   3a6ac:	bl	3e8a0 <fputs@plt+0x2d4b8>
   3a6b0:	ldrb	r1, [r4, #64]	; 0x40
   3a6b4:	cmp	r0, #0
   3a6b8:	beq	3a6e4 <fputs@plt+0x292fc>
   3a6bc:	and	r1, r1, #247	; 0xf7
   3a6c0:	strb	r1, [r4, #64]	; 0x40
   3a6c4:	mov	r6, r0
   3a6c8:	mov	r0, r6
   3a6cc:	pop	{r4, r5, r6, sl, fp, pc}
   3a6d0:	mov	r0, #1
   3a6d4:	str	r0, [r5]
   3a6d8:	mov	r6, #0
   3a6dc:	mov	r0, r6
   3a6e0:	pop	{r4, r5, r6, sl, fp, pc}
   3a6e4:	orr	r0, r1, #8
   3a6e8:	strb	r0, [r4, #64]	; 0x40
   3a6ec:	mov	r0, r6
   3a6f0:	pop	{r4, r5, r6, sl, fp, pc}
   3a6f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a6f8:	add	fp, sp, #28
   3a6fc:	sub	sp, sp, #44	; 0x2c
   3a700:	mov	r4, r0
   3a704:	ldr	r6, [fp, #24]
   3a708:	str	r6, [sp, #36]	; 0x24
   3a70c:	mov	r0, #0
   3a710:	str	r0, [sp, #32]
   3a714:	ldrb	r0, [r4, #66]	; 0x42
   3a718:	cmp	r0, #4
   3a71c:	bne	3a72c <fputs@plt+0x29344>
   3a720:	ldr	r0, [r4, #60]	; 0x3c
   3a724:	sub	sp, fp, #28
   3a728:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a72c:	mov	r8, r3
   3a730:	mov	r7, r2
   3a734:	mov	sl, r1
   3a738:	ldr	r5, [r4]
   3a73c:	ldr	r9, [r5, #4]
   3a740:	ldrb	r0, [r4, #64]	; 0x40
   3a744:	tst	r0, #32
   3a748:	beq	3a768 <fputs@plt+0x29380>
   3a74c:	ldr	r1, [r4, #52]	; 0x34
   3a750:	mov	r0, r9
   3a754:	mov	r2, r4
   3a758:	bl	2da8c <fputs@plt+0x1c6a4>
   3a75c:	str	r0, [fp, #-32]	; 0xffffffe0
   3a760:	cmp	r0, #0
   3a764:	bne	3a834 <fputs@plt+0x2944c>
   3a768:	ldr	r1, [fp, #20]
   3a76c:	ldr	r0, [r4, #72]	; 0x48
   3a770:	cmp	r0, #0
   3a774:	beq	3a7a4 <fputs@plt+0x293bc>
   3a778:	cmp	r6, #0
   3a77c:	bne	3a83c <fputs@plt+0x29454>
   3a780:	add	r0, sp, #36	; 0x24
   3a784:	str	r1, [sp]
   3a788:	str	r0, [sp, #4]
   3a78c:	mov	r0, r4
   3a790:	mov	r1, sl
   3a794:	mov	r2, r7
   3a798:	mov	r3, r8
   3a79c:	bl	3d1f0 <fputs@plt+0x2be08>
   3a7a0:	b	3a828 <fputs@plt+0x29440>
   3a7a4:	mov	r0, #0
   3a7a8:	str	r0, [sp]
   3a7ac:	mov	r0, r5
   3a7b0:	mov	r2, r7
   3a7b4:	mov	r3, r8
   3a7b8:	bl	3e914 <fputs@plt+0x2d52c>
   3a7bc:	subs	r0, r7, #1
   3a7c0:	sbcs	r0, r8, #0
   3a7c4:	blt	3a7fc <fputs@plt+0x29414>
   3a7c8:	ldrb	r0, [r4, #64]	; 0x40
   3a7cc:	ands	r0, r0, #2
   3a7d0:	beq	3a7fc <fputs@plt+0x29414>
   3a7d4:	subs	r0, r7, #1
   3a7d8:	sbc	r1, r8, #0
   3a7dc:	ldrd	r2, [r4, #16]
   3a7e0:	eor	r1, r3, r1
   3a7e4:	eor	r0, r2, r0
   3a7e8:	orrs	r0, r0, r1
   3a7ec:	bne	3a7fc <fputs@plt+0x29414>
   3a7f0:	mvn	r0, #0
   3a7f4:	str	r0, [sp, #36]	; 0x24
   3a7f8:	b	3a83c <fputs@plt+0x29454>
   3a7fc:	cmp	r6, #0
   3a800:	ldr	r1, [fp, #20]
   3a804:	bne	3a83c <fputs@plt+0x29454>
   3a808:	add	r0, sp, #36	; 0x24
   3a80c:	str	r1, [sp]
   3a810:	str	r0, [sp, #4]
   3a814:	mov	r0, r4
   3a818:	mov	r1, #0
   3a81c:	mov	r2, r7
   3a820:	mov	r3, r8
   3a824:	bl	39ee8 <fputs@plt+0x28b00>
   3a828:	str	r0, [fp, #-32]	; 0xffffffe0
   3a82c:	cmp	r0, #0
   3a830:	beq	3a83c <fputs@plt+0x29454>
   3a834:	sub	sp, fp, #28
   3a838:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a83c:	ldr	r0, [fp, #16]
   3a840:	ldr	r1, [fp, #12]
   3a844:	ldr	r2, [fp, #8]
   3a848:	ldrsb	r3, [r4, #68]	; 0x44
   3a84c:	add	r3, r4, r3, lsl #2
   3a850:	ldr	r6, [r3, #120]	; 0x78
   3a854:	ldr	r9, [r9, #80]	; 0x50
   3a858:	add	r3, sp, #32
   3a85c:	stm	sp, {r7, r8}
   3a860:	str	r2, [sp, #8]
   3a864:	str	r1, [sp, #12]
   3a868:	str	r0, [sp, #16]
   3a86c:	str	r3, [sp, #20]
   3a870:	mov	r0, r6
   3a874:	mov	r1, r9
   3a878:	mov	r2, sl
   3a87c:	bl	3e990 <fputs@plt+0x2d5a8>
   3a880:	str	r0, [fp, #-32]	; 0xffffffe0
   3a884:	cmp	r0, #0
   3a888:	bne	3a9b0 <fputs@plt+0x295c8>
   3a88c:	ldrsb	r0, [r4, #68]	; 0x44
   3a890:	add	r0, r4, r0, lsl #1
   3a894:	ldrh	r5, [r0, #80]!	; 0x50
   3a898:	ldr	r1, [sp, #36]	; 0x24
   3a89c:	cmp	r1, #0
   3a8a0:	beq	3a938 <fputs@plt+0x29550>
   3a8a4:	cmn	r1, #1
   3a8a8:	bgt	3a8c0 <fputs@plt+0x294d8>
   3a8ac:	ldrh	r1, [r6, #18]
   3a8b0:	cmp	r1, #0
   3a8b4:	addne	r1, r5, #1
   3a8b8:	strhne	r1, [r0]
   3a8bc:	uxthne	r5, r1
   3a8c0:	ldr	r3, [sp, #32]
   3a8c4:	sub	r0, fp, #32
   3a8c8:	mov	r7, #0
   3a8cc:	str	r7, [sp]
   3a8d0:	str	r7, [sp, #4]
   3a8d4:	str	r0, [sp, #8]
   3a8d8:	mov	r0, r6
   3a8dc:	mov	r1, r5
   3a8e0:	mov	r2, r9
   3a8e4:	bl	3ef50 <fputs@plt+0x2db68>
   3a8e8:	strh	r7, [r4, #34]	; 0x22
   3a8ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3a8f0:	cmp	r0, #0
   3a8f4:	bne	3a9b0 <fputs@plt+0x295c8>
   3a8f8:	ldrb	r0, [r6, #1]
   3a8fc:	cmp	r0, #0
   3a900:	beq	3a9b0 <fputs@plt+0x295c8>
   3a904:	ldrb	r0, [r4, #64]	; 0x40
   3a908:	and	r0, r0, #253	; 0xfd
   3a90c:	strb	r0, [r4, #64]	; 0x40
   3a910:	mov	r0, r4
   3a914:	bl	3f110 <fputs@plt+0x2dd28>
   3a918:	str	r0, [fp, #-32]	; 0xffffffe0
   3a91c:	ldrsb	r0, [r4, #68]	; 0x44
   3a920:	add	r0, r4, r0, lsl #2
   3a924:	ldr	r0, [r0, #120]	; 0x78
   3a928:	mov	r1, #0
   3a92c:	strb	r1, [r0, #1]
   3a930:	strb	r1, [r4, #66]	; 0x42
   3a934:	b	3a9b0 <fputs@plt+0x295c8>
   3a938:	ldr	r0, [r6, #72]	; 0x48
   3a93c:	bl	17aac <fputs@plt+0x66c4>
   3a940:	str	r0, [fp, #-32]	; 0xffffffe0
   3a944:	cmp	r0, #0
   3a948:	bne	3a9b0 <fputs@plt+0x295c8>
   3a94c:	ldr	r0, [r6, #64]	; 0x40
   3a950:	ldrb	r1, [r0, r5, lsl #1]!
   3a954:	ldrb	r0, [r0, #1]
   3a958:	orr	r0, r0, r1, lsl #8
   3a95c:	ldrh	r1, [r6, #20]
   3a960:	and	r0, r0, r1
   3a964:	ldr	r1, [r6, #56]	; 0x38
   3a968:	add	r1, r1, r0
   3a96c:	ldrb	r0, [r6, #4]
   3a970:	cmp	r0, #0
   3a974:	bne	3a980 <fputs@plt+0x29598>
   3a978:	ldr	r0, [r1]
   3a97c:	str	r0, [r9]
   3a980:	add	r2, sp, #30
   3a984:	mov	r0, r6
   3a988:	bl	3ec9c <fputs@plt+0x2d8b4>
   3a98c:	str	r0, [fp, #-32]	; 0xffffffe0
   3a990:	ldrh	r2, [sp, #30]
   3a994:	sub	r3, fp, #32
   3a998:	mov	r0, r6
   3a99c:	mov	r1, r5
   3a9a0:	bl	3ee28 <fputs@plt+0x2da40>
   3a9a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3a9a8:	cmp	r0, #0
   3a9ac:	beq	3a8c0 <fputs@plt+0x294d8>
   3a9b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3a9b4:	sub	sp, fp, #28
   3a9b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a9bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a9c0:	add	fp, sp, #28
   3a9c4:	sub	sp, sp, #52	; 0x34
   3a9c8:	mov	sl, r1
   3a9cc:	mov	r8, r0
   3a9d0:	ldr	r0, [r0]
   3a9d4:	str	r0, [sp, #32]
   3a9d8:	ldr	r0, [r0, #4]
   3a9dc:	str	r0, [sp, #36]	; 0x24
   3a9e0:	ldrsb	r2, [r8, #68]	; 0x44
   3a9e4:	add	r0, r8, r2, lsl #1
   3a9e8:	ldrh	r1, [r0, #80]!	; 0x50
   3a9ec:	str	r0, [sp, #12]
   3a9f0:	str	r2, [sp, #20]
   3a9f4:	add	r0, r8, r2, lsl #2
   3a9f8:	str	r0, [sp, #16]
   3a9fc:	ldr	r6, [r0, #120]	; 0x78
   3aa00:	ldr	r0, [r6, #64]	; 0x40
   3aa04:	str	r1, [sp, #28]
   3aa08:	ldrb	r5, [r0, r1, lsl #1]!
   3aa0c:	ldrb	r4, [r0, #1]
   3aa10:	ldrh	r7, [r6, #20]
   3aa14:	ldr	r9, [r6, #56]	; 0x38
   3aa18:	ldrb	r0, [r6, #4]
   3aa1c:	cmp	r0, #0
   3aa20:	beq	3aaf4 <fputs@plt+0x2970c>
   3aa24:	ldrb	r0, [r8, #64]	; 0x40
   3aa28:	tst	r0, #32
   3aa2c:	beq	3aa4c <fputs@plt+0x29664>
   3aa30:	ldr	r1, [r8, #52]	; 0x34
   3aa34:	ldr	r0, [sp, #36]	; 0x24
   3aa38:	mov	r2, r8
   3aa3c:	bl	2da8c <fputs@plt+0x1c6a4>
   3aa40:	str	r0, [fp, #-32]	; 0xffffffe0
   3aa44:	cmp	r0, #0
   3aa48:	bne	3ab88 <fputs@plt+0x297a0>
   3aa4c:	str	r6, [sp, #24]
   3aa50:	orr	r0, r4, r5, lsl #8
   3aa54:	and	r7, r0, r7
   3aa58:	and	sl, sl, #2
   3aa5c:	ldr	r0, [r8, #72]	; 0x48
   3aa60:	cmp	r0, #0
   3aa64:	bne	3aa7c <fputs@plt+0x29694>
   3aa68:	ldrd	r2, [r8, #16]
   3aa6c:	mov	r0, #0
   3aa70:	str	r0, [sp]
   3aa74:	ldr	r0, [sp, #32]
   3aa78:	bl	3e914 <fputs@plt+0x2d52c>
   3aa7c:	add	r5, r9, r7
   3aa80:	mov	r7, #0
   3aa84:	cmp	sl, #0
   3aa88:	beq	3ab18 <fputs@plt+0x29730>
   3aa8c:	ldr	r6, [sp, #24]
   3aa90:	ldrb	r0, [r6, #4]
   3aa94:	cmp	r0, #0
   3aa98:	beq	3aad8 <fputs@plt+0x296f0>
   3aa9c:	ldrh	r7, [r6, #16]
   3aaa0:	mov	r0, r6
   3aaa4:	mov	r1, r5
   3aaa8:	bl	28150 <fputs@plt+0x16d68>
   3aaac:	ldr	r1, [sp, #36]	; 0x24
   3aab0:	ldr	r1, [r1, #36]	; 0x24
   3aab4:	lsl	r1, r1, #1
   3aab8:	movw	r2, #43691	; 0xaaab
   3aabc:	movt	r2, #43690	; 0xaaaa
   3aac0:	umull	r1, r2, r1, r2
   3aac4:	add	r0, r7, r0
   3aac8:	add	r0, r0, #2
   3aacc:	mov	r7, #1
   3aad0:	cmp	r0, r2, lsr #1
   3aad4:	ble	3ab1c <fputs@plt+0x29734>
   3aad8:	mov	r0, r8
   3aadc:	bl	2ddfc <fputs@plt+0x1ca14>
   3aae0:	str	r0, [fp, #-32]	; 0xffffffe0
   3aae4:	cmp	r0, #0
   3aae8:	mov	r7, #0
   3aaec:	bne	3ab88 <fputs@plt+0x297a0>
   3aaf0:	b	3ab1c <fputs@plt+0x29734>
   3aaf4:	mov	r0, #0
   3aaf8:	str	r0, [sp, #40]	; 0x28
   3aafc:	add	r1, sp, #40	; 0x28
   3ab00:	mov	r0, r8
   3ab04:	bl	3a458 <fputs@plt+0x29070>
   3ab08:	str	r0, [fp, #-32]	; 0xffffffe0
   3ab0c:	cmp	r0, #0
   3ab10:	bne	3ab88 <fputs@plt+0x297a0>
   3ab14:	b	3aa24 <fputs@plt+0x2963c>
   3ab18:	ldr	r6, [sp, #24]
   3ab1c:	ldr	r0, [r6, #72]	; 0x48
   3ab20:	bl	17aac <fputs@plt+0x66c4>
   3ab24:	str	r0, [fp, #-32]	; 0xffffffe0
   3ab28:	cmp	r0, #0
   3ab2c:	bne	3ab88 <fputs@plt+0x297a0>
   3ab30:	sub	r2, fp, #34	; 0x22
   3ab34:	mov	r0, r6
   3ab38:	mov	r1, r5
   3ab3c:	bl	3ec9c <fputs@plt+0x2d8b4>
   3ab40:	str	r0, [fp, #-32]	; 0xffffffe0
   3ab44:	ldrh	r2, [fp, #-34]	; 0xffffffde
   3ab48:	sub	r3, fp, #32
   3ab4c:	mov	r0, r6
   3ab50:	ldr	r1, [sp, #28]
   3ab54:	bl	3ee28 <fputs@plt+0x2da40>
   3ab58:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3ab5c:	cmp	r0, #0
   3ab60:	bne	3ab88 <fputs@plt+0x297a0>
   3ab64:	ldrb	r0, [r6, #4]
   3ab68:	cmp	r0, #0
   3ab6c:	beq	3ab90 <fputs@plt+0x297a8>
   3ab70:	mov	r0, r8
   3ab74:	bl	3f110 <fputs@plt+0x2dd28>
   3ab78:	str	r0, [fp, #-32]	; 0xffffffe0
   3ab7c:	cmp	r0, #0
   3ab80:	beq	3abd4 <fputs@plt+0x297ec>
   3ab84:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3ab88:	sub	sp, fp, #28
   3ab8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ab90:	ldrsb	r0, [r8, #68]	; 0x44
   3ab94:	add	r0, r8, r0, lsl #2
   3ab98:	ldr	r4, [r0, #120]	; 0x78
   3ab9c:	ldrh	r0, [r4, #18]
   3aba0:	ldr	r1, [r4, #64]	; 0x40
   3aba4:	add	r0, r1, r0, lsl #1
   3aba8:	ldrb	r1, [r0, #-2]
   3abac:	ldrb	r0, [r0, #-1]
   3abb0:	orr	r0, r0, r1, lsl #8
   3abb4:	ldrh	r1, [r4, #20]
   3abb8:	and	r0, r0, r1
   3abbc:	cmp	r0, #3
   3abc0:	bhi	3ac58 <fputs@plt+0x29870>
   3abc4:	movw	r0, #64012	; 0xfa0c
   3abc8:	bl	27628 <fputs@plt+0x16240>
   3abcc:	sub	sp, fp, #28
   3abd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3abd4:	ldrsb	r0, [r8, #68]	; 0x44
   3abd8:	ldr	r1, [sp, #20]
   3abdc:	cmp	r0, r1
   3abe0:	ble	3ac2c <fputs@plt+0x29844>
   3abe4:	ldrsb	r0, [r8, #68]	; 0x44
   3abe8:	ldr	r5, [sp, #20]
   3abec:	cmp	r0, r5
   3abf0:	ble	3ac18 <fputs@plt+0x29830>
   3abf4:	sub	r1, r0, #1
   3abf8:	strb	r1, [r8, #68]	; 0x44
   3abfc:	sxtb	r0, r0
   3ac00:	add	r0, r8, r0, lsl #2
   3ac04:	ldr	r0, [r0, #120]	; 0x78
   3ac08:	bl	2c348 <fputs@plt+0x1af60>
   3ac0c:	ldrsb	r0, [r8, #68]	; 0x44
   3ac10:	cmp	r0, r5
   3ac14:	bgt	3abf4 <fputs@plt+0x2980c>
   3ac18:	mov	r0, r8
   3ac1c:	bl	3f110 <fputs@plt+0x2dd28>
   3ac20:	str	r0, [fp, #-32]	; 0xffffffe0
   3ac24:	cmp	r0, #0
   3ac28:	bne	3ab84 <fputs@plt+0x2979c>
   3ac2c:	cmp	r7, #0
   3ac30:	beq	3acec <fputs@plt+0x29904>
   3ac34:	mov	r0, #2
   3ac38:	strb	r0, [r8, #66]	; 0x42
   3ac3c:	ldrh	r0, [r6, #18]
   3ac40:	ldr	r1, [sp, #28]
   3ac44:	cmp	r1, r0
   3ac48:	bcs	3ad08 <fputs@plt+0x29920>
   3ac4c:	mov	r0, #1
   3ac50:	str	r0, [r8, #60]	; 0x3c
   3ac54:	b	3ab84 <fputs@plt+0x2979c>
   3ac58:	ldr	r1, [r4, #56]	; 0x38
   3ac5c:	add	r1, r1, r0
   3ac60:	str	r1, [sp, #24]
   3ac64:	ldr	r0, [sp, #16]
   3ac68:	ldr	r0, [r0, #124]	; 0x7c
   3ac6c:	ldr	r0, [r0, #84]	; 0x54
   3ac70:	str	r0, [sp, #32]
   3ac74:	ldr	r2, [r4, #76]	; 0x4c
   3ac78:	mov	r0, r4
   3ac7c:	blx	r2
   3ac80:	mov	r5, r0
   3ac84:	ldr	r0, [sp, #36]	; 0x24
   3ac88:	ldr	r9, [r0, #80]	; 0x50
   3ac8c:	ldr	r0, [r4, #72]	; 0x48
   3ac90:	bl	17aac <fputs@plt+0x66c4>
   3ac94:	str	r0, [fp, #-32]	; 0xffffffe0
   3ac98:	str	r9, [sp]
   3ac9c:	ldr	r0, [sp, #32]
   3aca0:	str	r0, [sp, #4]
   3aca4:	sub	r0, fp, #32
   3aca8:	str	r0, [sp, #8]
   3acac:	add	r3, r5, #4
   3acb0:	ldr	r0, [sp, #24]
   3acb4:	sub	r2, r0, #4
   3acb8:	mov	r0, r6
   3acbc:	ldr	r1, [sp, #28]
   3acc0:	bl	3ef50 <fputs@plt+0x2db68>
   3acc4:	ldrh	r0, [r4, #18]
   3acc8:	sub	r1, r0, #1
   3accc:	mov	r0, r4
   3acd0:	mov	r2, r5
   3acd4:	sub	r3, fp, #32
   3acd8:	bl	3ee28 <fputs@plt+0x2da40>
   3acdc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3ace0:	cmp	r0, #0
   3ace4:	bne	3ab88 <fputs@plt+0x297a0>
   3ace8:	b	3ab70 <fputs@plt+0x29788>
   3acec:	mov	r0, r8
   3acf0:	bl	3d4d0 <fputs@plt+0x2c0e8>
   3acf4:	str	r0, [fp, #-32]	; 0xffffffe0
   3acf8:	cmp	sl, #0
   3acfc:	movne	r0, #3
   3ad00:	strbne	r0, [r8, #66]	; 0x42
   3ad04:	b	3ab84 <fputs@plt+0x2979c>
   3ad08:	mvn	r1, #0
   3ad0c:	str	r1, [r8, #60]	; 0x3c
   3ad10:	sub	r0, r0, #1
   3ad14:	ldr	r1, [sp, #12]
   3ad18:	strh	r0, [r1]
   3ad1c:	b	3ab84 <fputs@plt+0x2979c>
   3ad20:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3ad24:	add	fp, sp, #24
   3ad28:	sub	sp, sp, #8
   3ad2c:	mov	r8, r3
   3ad30:	mov	r6, r2
   3ad34:	mov	r9, r1
   3ad38:	ldr	r5, [r0, #16]
   3ad3c:	ldr	r4, [r0, #24]
   3ad40:	ldr	r7, [r5, #32]
   3ad44:	cmp	r7, #0
   3ad48:	bne	3ad74 <fputs@plt+0x2998c>
   3ad4c:	mov	r3, sp
   3ad50:	mov	r0, r4
   3ad54:	mov	r1, #0
   3ad58:	mov	r2, #0
   3ad5c:	bl	3a4c4 <fputs@plt+0x290dc>
   3ad60:	str	r0, [r5, #32]
   3ad64:	cmp	r0, #0
   3ad68:	beq	3ade4 <fputs@plt+0x299fc>
   3ad6c:	mov	r7, r0
   3ad70:	strh	r6, [r0, #8]
   3ad74:	add	r1, sp, #4
   3ad78:	mov	r0, r5
   3ad7c:	bl	41a6c <fputs@plt+0x30684>
   3ad80:	mov	r2, r0
   3ad84:	ldr	r1, [sp, #4]
   3ad88:	mov	r0, r4
   3ad8c:	mov	r3, r7
   3ad90:	bl	3a550 <fputs@plt+0x29168>
   3ad94:	cmp	r6, #1
   3ad98:	blt	3adbc <fputs@plt+0x299d4>
   3ad9c:	ldr	r0, [r7, #4]
   3ada0:	add	r0, r0, #8
   3ada4:	ldrb	r1, [r0]
   3ada8:	tst	r1, #1
   3adac:	bne	3add0 <fputs@plt+0x299e8>
   3adb0:	add	r0, r0, #40	; 0x28
   3adb4:	subs	r6, r6, #1
   3adb8:	bne	3ada4 <fputs@plt+0x299bc>
   3adbc:	ldr	r0, [r9, #12]
   3adc0:	ldr	r1, [r9, #16]
   3adc4:	mov	r2, r7
   3adc8:	bl	3e028 <fputs@plt+0x2cc40>
   3adcc:	b	3add4 <fputs@plt+0x299ec>
   3add0:	mvn	r0, #0
   3add4:	str	r0, [r8]
   3add8:	mov	r0, #0
   3addc:	sub	sp, fp, #24
   3ade0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ade4:	mov	r0, #7
   3ade8:	sub	sp, fp, #24
   3adec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3adf0:	push	{r4, r5, r6, sl, fp, lr}
   3adf4:	add	fp, sp, #16
   3adf8:	sub	sp, sp, #8
   3adfc:	mov	r4, r1
   3ae00:	ldr	r0, [r0, #16]
   3ae04:	add	r1, sp, #4
   3ae08:	bl	41a6c <fputs@plt+0x30684>
   3ae0c:	mov	r5, r0
   3ae10:	ldr	r6, [sp, #4]
   3ae14:	mov	r0, r4
   3ae18:	mov	r1, r6
   3ae1c:	bl	31d60 <fputs@plt+0x20978>
   3ae20:	mov	r1, r0
   3ae24:	mov	r0, #7
   3ae28:	cmp	r1, #0
   3ae2c:	beq	3ae38 <fputs@plt+0x29a50>
   3ae30:	sub	sp, fp, #16
   3ae34:	pop	{r4, r5, r6, sl, fp, pc}
   3ae38:	str	r6, [r4, #12]
   3ae3c:	ldrh	r0, [r4, #8]
   3ae40:	and	r0, r0, #15872	; 0x3e00
   3ae44:	orr	r0, r0, #16
   3ae48:	strh	r0, [r4, #8]
   3ae4c:	ldr	r0, [r4, #16]
   3ae50:	mov	r1, r5
   3ae54:	mov	r2, r6
   3ae58:	bl	11244 <memcpy@plt>
   3ae5c:	mov	r0, #0
   3ae60:	sub	sp, fp, #16
   3ae64:	pop	{r4, r5, r6, sl, fp, pc}
   3ae68:	push	{r4, sl, fp, lr}
   3ae6c:	add	fp, sp, #8
   3ae70:	mov	r4, r0
   3ae74:	ldr	r0, [r0, #16]
   3ae78:	bl	3d0b8 <fputs@plt+0x2bcd0>
   3ae7c:	cmp	r0, #0
   3ae80:	beq	3ae90 <fputs@plt+0x29aa8>
   3ae84:	mov	r0, r4
   3ae88:	pop	{r4, sl, fp, lr}
   3ae8c:	b	3d0c8 <fputs@plt+0x2bce0>
   3ae90:	mov	r0, #0
   3ae94:	pop	{r4, sl, fp, pc}
   3ae98:	push	{r4, r5, fp, lr}
   3ae9c:	add	fp, sp, #8
   3aea0:	mov	r4, r1
   3aea4:	ldr	r5, [r0, #16]
   3aea8:	ldrb	r0, [r5, #56]	; 0x38
   3aeac:	cmp	r0, #0
   3aeb0:	beq	3aed8 <fputs@plt+0x29af0>
   3aeb4:	mov	r0, r5
   3aeb8:	bl	41bf4 <fputs@plt+0x3080c>
   3aebc:	cmp	r0, #0
   3aec0:	popne	{r4, r5, fp, pc}
   3aec4:	mov	r0, r5
   3aec8:	bl	41c0c <fputs@plt+0x30824>
   3aecc:	mov	r1, #0
   3aed0:	str	r1, [r4]
   3aed4:	pop	{r4, r5, fp, pc}
   3aed8:	mov	r1, r5
   3aedc:	ldr	r0, [r1, #36]!	; 0x24
   3aee0:	cmp	r0, #0
   3aee4:	beq	3aefc <fputs@plt+0x29b14>
   3aee8:	mov	r0, #0
   3aeec:	str	r0, [r4]
   3aef0:	add	r0, r5, #64	; 0x40
   3aef4:	pop	{r4, r5, fp, lr}
   3aef8:	b	41ab0 <fputs@plt+0x306c8>
   3aefc:	mov	r0, #1
   3af00:	str	r0, [r4]
   3af04:	mov	r0, #0
   3af08:	pop	{r4, r5, fp, pc}
   3af0c:	push	{r4, r5, fp, lr}
   3af10:	add	fp, sp, #8
   3af14:	mov	r4, r1
   3af18:	mov	r5, r0
   3af1c:	bl	3d4d0 <fputs@plt+0x2c0e8>
   3af20:	cmp	r0, #0
   3af24:	popne	{r4, r5, fp, pc}
   3af28:	ldrb	r0, [r5, #66]	; 0x42
   3af2c:	cmp	r0, #0
   3af30:	beq	3af48 <fputs@plt+0x29b60>
   3af34:	mov	r0, #0
   3af38:	str	r0, [r4]
   3af3c:	mov	r0, r5
   3af40:	pop	{r4, r5, fp, lr}
   3af44:	b	3e6c0 <fputs@plt+0x2d2d8>
   3af48:	mov	r0, #1
   3af4c:	str	r0, [r4]
   3af50:	mov	r0, #0
   3af54:	pop	{r4, r5, fp, pc}
   3af58:	push	{r4, r5, fp, lr}
   3af5c:	add	fp, sp, #8
   3af60:	mov	r4, r2
   3af64:	ldr	r5, [r1, #16]
   3af68:	ldrb	r1, [r5, #56]	; 0x38
   3af6c:	cmp	r1, #0
   3af70:	beq	3af84 <fputs@plt+0x29b9c>
   3af74:	ldr	r0, [r5, #20]
   3af78:	mov	r1, r4
   3af7c:	pop	{r4, r5, fp, lr}
   3af80:	b	4321c <fputs@plt+0x31e34>
   3af84:	ldr	r1, [r5, #36]	; 0x24
   3af88:	ldr	r2, [r1, #4]
   3af8c:	str	r2, [r5, #36]	; 0x24
   3af90:	mov	r2, #0
   3af94:	str	r2, [r1, #4]
   3af98:	ldr	r2, [r5, #40]	; 0x28
   3af9c:	cmp	r2, #0
   3afa0:	bleq	30d78 <fputs@plt+0x1f990>
   3afa4:	ldr	r0, [r5, #36]	; 0x24
   3afa8:	clz	r0, r0
   3afac:	lsr	r0, r0, #5
   3afb0:	str	r0, [r4]
   3afb4:	mov	r0, #0
   3afb8:	pop	{r4, r5, fp, pc}
   3afbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3afc0:	add	fp, sp, #28
   3afc4:	sub	sp, sp, #4
   3afc8:	mov	r9, r1
   3afcc:	ldr	r4, [r0, #16]
   3afd0:	ldr	r0, [r1, #16]
   3afd4:	ldrsb	r1, [r0, #1]!
   3afd8:	cmp	r1, #0
   3afdc:	bmi	3afec <fputs@plt+0x29c04>
   3afe0:	uxtb	r0, r1
   3afe4:	str	r0, [sp]
   3afe8:	b	3aff4 <fputs@plt+0x29c0c>
   3afec:	mov	r1, sp
   3aff0:	bl	39554 <fputs@plt+0x2816c>
   3aff4:	ldr	r0, [sp]
   3aff8:	cmp	r0, #7
   3affc:	beq	3b018 <fputs@plt+0x29c30>
   3b000:	sub	r1, r0, #1
   3b004:	cmp	r1, #8
   3b008:	bhi	3b018 <fputs@plt+0x29c30>
   3b00c:	ldrb	r0, [r4, #60]	; 0x3c
   3b010:	and	r0, r0, #1
   3b014:	b	3b038 <fputs@plt+0x29c50>
   3b018:	cmp	r0, #11
   3b01c:	blt	3b034 <fputs@plt+0x29c4c>
   3b020:	ands	r0, r0, #1
   3b024:	beq	3b034 <fputs@plt+0x29c4c>
   3b028:	ldrb	r0, [r4, #60]	; 0x3c
   3b02c:	and	r0, r0, #2
   3b030:	b	3b038 <fputs@plt+0x29c50>
   3b034:	mov	r0, #0
   3b038:	strb	r0, [r4, #60]	; 0x3c
   3b03c:	ldr	r7, [r9, #12]
   3b040:	asr	r1, r7, #31
   3b044:	mov	r0, r7
   3b048:	bl	39960 <fputs@plt+0x28578>
   3b04c:	add	r5, r0, r7
   3b050:	add	r6, r7, #8
   3b054:	ldr	r0, [r4, #4]
   3b058:	mov	r8, #0
   3b05c:	cmp	r0, #0
   3b060:	beq	3b0c8 <fputs@plt+0x29ce0>
   3b064:	ldr	r1, [r4, #40]	; 0x28
   3b068:	cmp	r1, #0
   3b06c:	beq	3b08c <fputs@plt+0x29ca4>
   3b070:	ldr	r1, [r4, #48]	; 0x30
   3b074:	cmp	r1, #0
   3b078:	beq	3b0c8 <fputs@plt+0x29ce0>
   3b07c:	add	r1, r1, r6
   3b080:	cmp	r1, r0
   3b084:	bgt	3b0b0 <fputs@plt+0x29cc8>
   3b088:	b	3b0c8 <fputs@plt+0x29ce0>
   3b08c:	ldr	r1, [r4, #44]	; 0x2c
   3b090:	cmp	r1, r0
   3b094:	bgt	3b0b0 <fputs@plt+0x29cc8>
   3b098:	ldr	r0, [r4]
   3b09c:	cmp	r1, r0
   3b0a0:	ble	3b0c8 <fputs@plt+0x29ce0>
   3b0a4:	bl	435e4 <fputs@plt+0x321fc>
   3b0a8:	cmp	r0, #0
   3b0ac:	beq	3b0c8 <fputs@plt+0x29ce0>
   3b0b0:	mov	r0, r4
   3b0b4:	bl	41bf4 <fputs@plt+0x3080c>
   3b0b8:	mov	r8, r0
   3b0bc:	mov	r0, #0
   3b0c0:	str	r0, [r4, #44]	; 0x2c
   3b0c4:	str	r0, [r4, #48]	; 0x30
   3b0c8:	ldr	r0, [r4, #8]
   3b0cc:	ldr	r1, [r4, #44]	; 0x2c
   3b0d0:	add	r1, r1, r5
   3b0d4:	str	r1, [r4, #44]	; 0x2c
   3b0d8:	cmp	r5, r0
   3b0dc:	strgt	r5, [r4, #8]
   3b0e0:	ldr	r5, [r4, #40]	; 0x28
   3b0e4:	cmp	r5, #0
   3b0e8:	beq	3b184 <fputs@plt+0x29d9c>
   3b0ec:	ldrd	r0, [r4, #48]	; 0x30
   3b0f0:	add	r0, r0, r6
   3b0f4:	cmp	r0, r1
   3b0f8:	ble	3b150 <fputs@plt+0x29d68>
   3b0fc:	ldr	sl, [r4, #36]	; 0x24
   3b100:	lsl	r6, r1, #1
   3b104:	cmp	r0, r1, lsl #1
   3b108:	mov	r1, r6
   3b10c:	bgt	3b100 <fputs@plt+0x29d18>
   3b110:	ldr	r1, [r4, #4]
   3b114:	cmp	r6, r1
   3b118:	movgt	r6, r1
   3b11c:	cmp	r6, r0
   3b120:	movlt	r6, r0
   3b124:	asr	r3, r6, #31
   3b128:	mov	r0, r5
   3b12c:	mov	r2, r6
   3b130:	bl	14348 <fputs@plt+0x2f60>
   3b134:	cmp	r0, #0
   3b138:	beq	3b1c4 <fputs@plt+0x29ddc>
   3b13c:	str	r6, [r4, #52]	; 0x34
   3b140:	sub	r1, sl, r5
   3b144:	add	r1, r0, r1
   3b148:	str	r1, [r4, #36]	; 0x24
   3b14c:	str	r0, [r4, #40]	; 0x28
   3b150:	ldr	r0, [r4, #36]	; 0x24
   3b154:	ldr	r1, [r4, #40]	; 0x28
   3b158:	ldr	r2, [r4, #48]	; 0x30
   3b15c:	add	r3, r7, #15
   3b160:	bic	r3, r3, #7
   3b164:	add	r3, r2, r3
   3b168:	str	r3, [r4, #48]	; 0x30
   3b16c:	add	r6, r1, r2
   3b170:	cmp	r0, #0
   3b174:	beq	3b1a4 <fputs@plt+0x29dbc>
   3b178:	ldr	r1, [r4, #40]	; 0x28
   3b17c:	sub	r0, r0, r1
   3b180:	b	3b1a0 <fputs@plt+0x29db8>
   3b184:	asr	r1, r6, #31
   3b188:	mov	r0, r6
   3b18c:	bl	141fc <fputs@plt+0x2e14>
   3b190:	cmp	r0, #0
   3b194:	beq	3b1c4 <fputs@plt+0x29ddc>
   3b198:	mov	r6, r0
   3b19c:	ldr	r0, [r4, #36]	; 0x24
   3b1a0:	str	r0, [r6, #4]
   3b1a4:	ldr	r2, [r9, #12]
   3b1a8:	ldr	r1, [r9, #16]
   3b1ac:	add	r0, r6, #8
   3b1b0:	bl	11244 <memcpy@plt>
   3b1b4:	ldr	r0, [r9, #12]
   3b1b8:	str	r0, [r6]
   3b1bc:	str	r6, [r4, #36]	; 0x24
   3b1c0:	b	3b1c8 <fputs@plt+0x29de0>
   3b1c4:	mov	r8, #7
   3b1c8:	mov	r0, r8
   3b1cc:	sub	sp, fp, #28
   3b1d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b1d4:	push	{r4, r5, r6, r7, fp, lr}
   3b1d8:	add	fp, sp, #16
   3b1dc:	sub	sp, sp, #104	; 0x68
   3b1e0:	mov	r4, r2
   3b1e4:	mov	r5, r1
   3b1e8:	mov	r6, r0
   3b1ec:	mov	r0, #0
   3b1f0:	str	r0, [fp, #-20]	; 0xffffffec
   3b1f4:	str	r0, [fp, #-24]	; 0xffffffe8
   3b1f8:	sub	r1, fp, #24
   3b1fc:	mov	r0, r5
   3b200:	bl	2de90 <fputs@plt+0x1caa8>
   3b204:	add	r7, sp, #48	; 0x30
   3b208:	mov	r0, r7
   3b20c:	mov	r1, r6
   3b210:	mov	r2, #0
   3b214:	bl	3bef4 <fputs@plt+0x2ab0c>
   3b218:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3b21c:	str	r7, [sp]
   3b220:	mov	r0, r5
   3b224:	mov	r1, #0
   3b228:	mov	r3, #1
   3b22c:	bl	395e8 <fputs@plt+0x28200>
   3b230:	cmp	r0, #0
   3b234:	beq	3b240 <fputs@plt+0x29e58>
   3b238:	sub	sp, fp, #16
   3b23c:	pop	{r4, r5, r6, r7, fp, pc}
   3b240:	ldr	r0, [sp, #64]	; 0x40
   3b244:	ldrsb	r1, [r0]
   3b248:	cmp	r1, #0
   3b24c:	bmi	3b264 <fputs@plt+0x29e7c>
   3b250:	uxtb	r5, r1
   3b254:	str	r5, [fp, #-28]	; 0xffffffe4
   3b258:	cmp	r5, #3
   3b25c:	bcs	3b278 <fputs@plt+0x29e90>
   3b260:	b	3b2e0 <fputs@plt+0x29ef8>
   3b264:	sub	r1, fp, #28
   3b268:	bl	39554 <fputs@plt+0x2816c>
   3b26c:	ldr	r5, [fp, #-28]	; 0xffffffe4
   3b270:	cmp	r5, #3
   3b274:	bcc	3b2e0 <fputs@plt+0x29ef8>
   3b278:	ldr	r0, [sp, #60]	; 0x3c
   3b27c:	cmp	r5, r0
   3b280:	bgt	3b2e0 <fputs@plt+0x29ef8>
   3b284:	ldr	r0, [sp, #64]	; 0x40
   3b288:	add	r0, r5, r0
   3b28c:	ldrsb	r1, [r0, #-1]!
   3b290:	cmp	r1, #0
   3b294:	bmi	3b2a4 <fputs@plt+0x29ebc>
   3b298:	uxtb	r0, r1
   3b29c:	str	r0, [fp, #-32]	; 0xffffffe0
   3b2a0:	b	3b2ac <fputs@plt+0x29ec4>
   3b2a4:	sub	r1, fp, #32
   3b2a8:	bl	39554 <fputs@plt+0x2816c>
   3b2ac:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3b2b0:	cmp	r1, #7
   3b2b4:	beq	3b2e0 <fputs@plt+0x29ef8>
   3b2b8:	sub	r0, r1, #1
   3b2bc:	cmp	r0, #8
   3b2c0:	bhi	3b2e0 <fputs@plt+0x29ef8>
   3b2c4:	movw	r0, #7786	; 0x1e6a
   3b2c8:	movt	r0, #8
   3b2cc:	ldrb	r0, [r0, r1]
   3b2d0:	add	r3, r5, r0
   3b2d4:	ldr	r2, [sp, #60]	; 0x3c
   3b2d8:	cmp	r2, r3
   3b2dc:	bcs	3b2fc <fputs@plt+0x29f14>
   3b2e0:	add	r0, sp, #48	; 0x30
   3b2e4:	bl	1862c <fputs@plt+0x7244>
   3b2e8:	movw	r0, #6836	; 0x1ab4
   3b2ec:	movt	r0, #1
   3b2f0:	bl	27628 <fputs@plt+0x16240>
   3b2f4:	sub	sp, fp, #16
   3b2f8:	pop	{r4, r5, r6, r7, fp, pc}
   3b2fc:	sub	r0, r2, r0
   3b300:	ldr	r2, [sp, #64]	; 0x40
   3b304:	add	r0, r2, r0
   3b308:	add	r2, sp, #8
   3b30c:	bl	396ac <fputs@plt+0x282c4>
   3b310:	ldr	r0, [sp, #8]
   3b314:	ldr	r1, [sp, #12]
   3b318:	strd	r0, [r4]
   3b31c:	add	r0, sp, #48	; 0x30
   3b320:	bl	1862c <fputs@plt+0x7244>
   3b324:	mov	r0, #0
   3b328:	sub	sp, fp, #16
   3b32c:	pop	{r4, r5, r6, r7, fp, pc}
   3b330:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3b334:	add	fp, sp, #24
   3b338:	sub	sp, sp, #56	; 0x38
   3b33c:	mov	r9, r3
   3b340:	mov	r8, r2
   3b344:	mov	r7, r0
   3b348:	mov	r4, #0
   3b34c:	str	r4, [fp, #-28]	; 0xffffffe4
   3b350:	str	r4, [fp, #-32]	; 0xffffffe0
   3b354:	ldr	r6, [r1, #16]
   3b358:	sub	r1, fp, #32
   3b35c:	mov	r0, r6
   3b360:	bl	2de90 <fputs@plt+0x1caa8>
   3b364:	ldr	r5, [fp, #-32]	; 0xffffffe0
   3b368:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3b36c:	subs	r1, r5, #1
   3b370:	sbc	r0, r0, #0
   3b374:	mvn	r2, #-2147483648	; 0x80000000
   3b378:	subs	r1, r1, r2
   3b37c:	sbcs	r0, r0, #0
   3b380:	bcc	3b39c <fputs@plt+0x29fb4>
   3b384:	str	r4, [r9]
   3b388:	movw	r0, #6870	; 0x1ad6
   3b38c:	movt	r0, #1
   3b390:	bl	27628 <fputs@plt+0x16240>
   3b394:	sub	sp, fp, #24
   3b398:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3b39c:	add	r4, sp, #8
   3b3a0:	mov	r0, r4
   3b3a4:	mov	r1, r7
   3b3a8:	mov	r2, #0
   3b3ac:	bl	3bef4 <fputs@plt+0x2ab0c>
   3b3b0:	str	r4, [sp]
   3b3b4:	mov	r0, r6
   3b3b8:	mov	r1, #0
   3b3bc:	mov	r2, r5
   3b3c0:	mov	r3, #1
   3b3c4:	bl	395e8 <fputs@plt+0x28200>
   3b3c8:	cmp	r0, #0
   3b3cc:	beq	3b3d8 <fputs@plt+0x29ff0>
   3b3d0:	sub	sp, fp, #24
   3b3d4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3b3d8:	ldr	r0, [sp, #20]
   3b3dc:	ldr	r1, [sp, #24]
   3b3e0:	mov	r2, r8
   3b3e4:	bl	3e028 <fputs@plt+0x2cc40>
   3b3e8:	str	r0, [r9]
   3b3ec:	add	r0, sp, #8
   3b3f0:	bl	1862c <fputs@plt+0x7244>
   3b3f4:	mov	r0, #0
   3b3f8:	sub	sp, fp, #24
   3b3fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3b400:	push	{r4, r5, r6, sl, fp, lr}
   3b404:	add	fp, sp, #16
   3b408:	mov	r4, r2
   3b40c:	mov	r5, r1
   3b410:	mov	r6, r0
   3b414:	bl	17004 <fputs@plt+0x5c1c>
   3b418:	mov	r0, r6
   3b41c:	mov	r1, r5
   3b420:	mov	r2, r4
   3b424:	pop	{r4, r5, r6, sl, fp, lr}
   3b428:	b	435f4 <fputs@plt+0x3220c>
   3b42c:	push	{fp, lr}
   3b430:	mov	fp, sp
   3b434:	ldr	r0, [r0, #16]
   3b438:	add	r0, r0, r1, lsl #4
   3b43c:	ldr	ip, [r0, #12]
   3b440:	ldr	r1, [ip, #16]
   3b444:	cmp	r1, #0
   3b448:	beq	3b468 <fputs@plt+0x2a080>
   3b44c:	ldr	lr, [r1, #8]
   3b450:	ldr	r0, [lr, #28]
   3b454:	cmp	r0, r2
   3b458:	streq	r3, [lr, #28]
   3b45c:	ldr	r1, [r1]
   3b460:	cmp	r1, #0
   3b464:	bne	3b44c <fputs@plt+0x2a064>
   3b468:	ldr	r0, [ip, #32]
   3b46c:	cmp	r0, #0
   3b470:	beq	3b490 <fputs@plt+0x2a0a8>
   3b474:	ldr	ip, [r0, #8]
   3b478:	ldr	r1, [ip, #44]	; 0x2c
   3b47c:	cmp	r1, r2
   3b480:	streq	r3, [ip, #44]	; 0x2c
   3b484:	ldr	r0, [r0]
   3b488:	cmp	r0, #0
   3b48c:	bne	3b474 <fputs@plt+0x2a08c>
   3b490:	pop	{fp, pc}
   3b494:	push	{r4, r5, r6, r7, fp, lr}
   3b498:	add	fp, sp, #16
   3b49c:	sub	sp, sp, #8
   3b4a0:	mov	r4, r2
   3b4a4:	mov	r5, r1
   3b4a8:	mov	r7, r0
   3b4ac:	ldr	r6, [r0, #4]
   3b4b0:	bl	17004 <fputs@plt+0x5c1c>
   3b4b4:	mov	r0, r6
   3b4b8:	mov	r1, r5
   3b4bc:	mov	r2, #0
   3b4c0:	bl	2da8c <fputs@plt+0x1c6a4>
   3b4c4:	cmp	r0, #0
   3b4c8:	beq	3b4d4 <fputs@plt+0x2a0ec>
   3b4cc:	sub	sp, fp, #16
   3b4d0:	pop	{r4, r5, r6, r7, fp, pc}
   3b4d4:	mov	r0, #1
   3b4d8:	str	r0, [sp]
   3b4dc:	mov	r0, r7
   3b4e0:	mov	r2, #0
   3b4e4:	mov	r3, #0
   3b4e8:	bl	3e914 <fputs@plt+0x2d52c>
   3b4ec:	mov	r0, r6
   3b4f0:	mov	r1, r5
   3b4f4:	mov	r2, #0
   3b4f8:	mov	r3, r4
   3b4fc:	sub	sp, fp, #16
   3b500:	pop	{r4, r5, r6, r7, fp, lr}
   3b504:	b	43824 <fputs@plt+0x3243c>
   3b508:	ldr	r2, [r0]
   3b50c:	ldr	r1, [r0, #52]	; 0x34
   3b510:	mov	r0, r2
   3b514:	mov	r2, #0
   3b518:	b	3b494 <fputs@plt+0x2a0ac>
   3b51c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b520:	add	fp, sp, #28
   3b524:	sub	sp, sp, #12
   3b528:	mov	r6, r2
   3b52c:	mov	r5, r0
   3b530:	ldr	r7, [r0]
   3b534:	ldr	r4, [r0, #8]
   3b538:	ldr	r8, [r7, #16]
   3b53c:	add	r0, r8, r4, lsl #4
   3b540:	ldr	r0, [r0, #12]
   3b544:	ldrh	r1, [r0, #78]	; 0x4e
   3b548:	bic	r1, r1, #4
   3b54c:	strh	r1, [r0, #78]	; 0x4e
   3b550:	ldrb	r0, [r7, #69]	; 0x45
   3b554:	cmp	r0, #0
   3b558:	beq	3b57c <fputs@plt+0x2a194>
   3b55c:	ldr	r1, [r6]
   3b560:	mov	r0, r5
   3b564:	mov	r2, #0
   3b568:	bl	43a04 <fputs@plt+0x3261c>
   3b56c:	mov	sl, #1
   3b570:	mov	r0, sl
   3b574:	sub	sp, fp, #28
   3b578:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b57c:	mov	sl, #0
   3b580:	cmp	r6, #0
   3b584:	beq	3b570 <fputs@plt+0x2a188>
   3b588:	ldr	r9, [r6, #4]
   3b58c:	cmp	r9, #0
   3b590:	beq	3b618 <fputs@plt+0x2a230>
   3b594:	ldr	r0, [r6, #8]
   3b598:	movw	r1, #23408	; 0x5b70
   3b59c:	movt	r1, #8
   3b5a0:	str	r0, [sp, #4]
   3b5a4:	mov	r2, #7
   3b5a8:	bl	135f0 <fputs@plt+0x2208>
   3b5ac:	cmp	r0, #0
   3b5b0:	beq	3b630 <fputs@plt+0x2a248>
   3b5b4:	ldr	r1, [r6]
   3b5b8:	cmp	r1, #0
   3b5bc:	ldr	r0, [sp, #4]
   3b5c0:	beq	3b61c <fputs@plt+0x2a234>
   3b5c4:	cmp	r0, #0
   3b5c8:	beq	3b5d8 <fputs@plt+0x2a1f0>
   3b5cc:	ldrb	r0, [r0]
   3b5d0:	cmp	r0, #0
   3b5d4:	bne	3b61c <fputs@plt+0x2a234>
   3b5d8:	ldr	r2, [r8, r4, lsl #4]
   3b5dc:	mov	r0, r7
   3b5e0:	bl	43aec <fputs@plt+0x32704>
   3b5e4:	cmp	r0, #0
   3b5e8:	beq	3b570 <fputs@plt+0x2a188>
   3b5ec:	ldr	r2, [r6, #4]
   3b5f0:	add	r1, r0, #44	; 0x2c
   3b5f4:	mov	r0, r2
   3b5f8:	bl	43b8c <fputs@plt+0x327a4>
   3b5fc:	cmp	r0, #0
   3b600:	bne	3b570 <fputs@plt+0x2a188>
   3b604:	ldr	r1, [r6]
   3b608:	movw	r2, #23416	; 0x5b78
   3b60c:	movt	r2, #8
   3b610:	mov	r0, r5
   3b614:	b	3b628 <fputs@plt+0x2a240>
   3b618:	ldr	r1, [r6]
   3b61c:	mov	sl, #0
   3b620:	mov	r0, r5
   3b624:	mov	r2, #0
   3b628:	bl	43a04 <fputs@plt+0x3261c>
   3b62c:	b	3b570 <fputs@plt+0x2a188>
   3b630:	strb	r4, [r7, #148]	; 0x94
   3b634:	mov	r0, r9
   3b638:	bl	43ac0 <fputs@plt+0x326d8>
   3b63c:	mov	sl, #0
   3b640:	strb	sl, [r7, #150]	; 0x96
   3b644:	str	r0, [r7, #144]	; 0x90
   3b648:	ldr	r1, [r6, #8]
   3b64c:	str	sl, [sp]
   3b650:	add	r3, sp, #8
   3b654:	mov	r0, r7
   3b658:	mvn	r2, #0
   3b65c:	bl	1c080 <fputs@plt+0xac98>
   3b660:	strb	sl, [r7, #148]	; 0x94
   3b664:	ldr	r0, [r7, #52]	; 0x34
   3b668:	cmp	r0, #0
   3b66c:	beq	3b67c <fputs@plt+0x2a294>
   3b670:	ldrb	r1, [r7, #150]	; 0x96
   3b674:	cmp	r1, #0
   3b678:	beq	3b688 <fputs@plt+0x2a2a0>
   3b67c:	ldr	r0, [sp, #8]
   3b680:	bl	182a0 <fputs@plt+0x6eb8>
   3b684:	b	3b570 <fputs@plt+0x2a188>
   3b688:	str	r0, [r5, #12]
   3b68c:	cmp	r0, #9
   3b690:	beq	3b67c <fputs@plt+0x2a294>
   3b694:	cmp	r0, #7
   3b698:	bne	3b6a8 <fputs@plt+0x2a2c0>
   3b69c:	mov	r0, r7
   3b6a0:	bl	19164 <fputs@plt+0x7d7c>
   3b6a4:	b	3b67c <fputs@plt+0x2a294>
   3b6a8:	uxtb	r0, r0
   3b6ac:	cmp	r0, #6
   3b6b0:	beq	3b67c <fputs@plt+0x2a294>
   3b6b4:	ldr	r6, [r6]
   3b6b8:	mov	r0, r7
   3b6bc:	bl	1beac <fputs@plt+0xaac4>
   3b6c0:	mov	r2, r0
   3b6c4:	mov	r0, r5
   3b6c8:	mov	r1, r6
   3b6cc:	bl	43a04 <fputs@plt+0x3261c>
   3b6d0:	b	3b67c <fputs@plt+0x2a294>
   3b6d4:	push	{r4, r5, r6, sl, fp, lr}
   3b6d8:	add	fp, sp, #16
   3b6dc:	sub	sp, sp, #16
   3b6e0:	mov	r5, r1
   3b6e4:	mov	r4, r0
   3b6e8:	ldr	r0, [r0, #16]
   3b6ec:	add	r0, r0, r1, lsl #4
   3b6f0:	ldr	r0, [r0, #12]
   3b6f4:	ldr	r6, [r0, #32]
   3b6f8:	cmp	r6, #0
   3b6fc:	beq	3b714 <fputs@plt+0x2a32c>
   3b700:	ldr	r0, [r6, #8]
   3b704:	bl	43e08 <fputs@plt+0x32a20>
   3b708:	ldr	r6, [r6]
   3b70c:	cmp	r6, #0
   3b710:	bne	3b700 <fputs@plt+0x2a318>
   3b714:	str	r4, [sp, #8]
   3b718:	ldr	r0, [r4, #16]
   3b71c:	ldr	r2, [r0, r5, lsl #4]
   3b720:	str	r2, [sp, #12]
   3b724:	movw	r1, #23500	; 0x5bcc
   3b728:	movt	r1, #8
   3b72c:	mov	r0, r4
   3b730:	bl	1f85c <fputs@plt+0xe474>
   3b734:	cmp	r0, #0
   3b738:	beq	3b7a4 <fputs@plt+0x2a3bc>
   3b73c:	ldr	r2, [sp, #12]
   3b740:	movw	r1, #23472	; 0x5bb0
   3b744:	movt	r1, #8
   3b748:	mov	r0, r4
   3b74c:	bl	1aabc <fputs@plt+0x96d4>
   3b750:	cmp	r0, #0
   3b754:	beq	3b794 <fputs@plt+0x2a3ac>
   3b758:	mov	r5, r0
   3b75c:	mov	r0, #0
   3b760:	str	r0, [sp]
   3b764:	movw	r2, #16020	; 0x3e94
   3b768:	movt	r2, #4
   3b76c:	add	r3, sp, #8
   3b770:	mov	r0, r4
   3b774:	mov	r1, r5
   3b778:	bl	1baa8 <fputs@plt+0xa6c0>
   3b77c:	mov	r6, r0
   3b780:	mov	r0, r4
   3b784:	mov	r1, r5
   3b788:	bl	13ddc <fputs@plt+0x29f4>
   3b78c:	cmp	r6, #7
   3b790:	bne	3b7a8 <fputs@plt+0x2a3c0>
   3b794:	mov	r0, r4
   3b798:	bl	19164 <fputs@plt+0x7d7c>
   3b79c:	mov	r6, #7
   3b7a0:	b	3b7a8 <fputs@plt+0x2a3c0>
   3b7a4:	mov	r6, #1
   3b7a8:	mov	r0, r6
   3b7ac:	sub	sp, fp, #16
   3b7b0:	pop	{r4, r5, r6, sl, fp, pc}
   3b7b4:	push	{r4, sl, fp, lr}
   3b7b8:	add	fp, sp, #8
   3b7bc:	mov	r4, r0
   3b7c0:	ldr	r0, [r0, #16]
   3b7c4:	add	r0, r0, r1, lsl #4
   3b7c8:	ldr	r0, [r0, #12]
   3b7cc:	add	r0, r0, #8
   3b7d0:	mov	r1, r2
   3b7d4:	mov	r2, #0
   3b7d8:	bl	4423c <fputs@plt+0x32e54>
   3b7dc:	mov	r1, r0
   3b7e0:	mov	r0, r4
   3b7e4:	bl	13c04 <fputs@plt+0x281c>
   3b7e8:	ldr	r0, [r4, #24]
   3b7ec:	orr	r0, r0, #2
   3b7f0:	str	r0, [r4, #24]
   3b7f4:	pop	{r4, sl, fp, pc}
   3b7f8:	push	{r4, sl, fp, lr}
   3b7fc:	add	fp, sp, #8
   3b800:	mov	r4, r0
   3b804:	ldr	r0, [r0, #16]
   3b808:	add	r0, r0, r1, lsl #4
   3b80c:	ldr	r0, [r0, #12]
   3b810:	add	r0, r0, #24
   3b814:	mov	r1, r2
   3b818:	mov	r2, #0
   3b81c:	bl	4423c <fputs@plt+0x32e54>
   3b820:	cmp	r0, #0
   3b824:	beq	3b868 <fputs@plt+0x2a480>
   3b828:	mov	r1, r0
   3b82c:	ldr	r2, [r0, #12]
   3b830:	ldr	r0, [r2, #8]!
   3b834:	cmp	r0, r1
   3b838:	beq	3b858 <fputs@plt+0x2a470>
   3b83c:	cmp	r0, #0
   3b840:	beq	3b860 <fputs@plt+0x2a478>
   3b844:	mov	r2, r0
   3b848:	ldr	r0, [r0, #20]
   3b84c:	cmp	r0, r1
   3b850:	bne	3b83c <fputs@plt+0x2a454>
   3b854:	add	r2, r2, #20
   3b858:	ldr	r0, [r1, #20]
   3b85c:	str	r0, [r2]
   3b860:	mov	r0, r4
   3b864:	bl	44504 <fputs@plt+0x3311c>
   3b868:	ldr	r0, [r4, #24]
   3b86c:	orr	r0, r0, #2
   3b870:	str	r0, [r4, #24]
   3b874:	pop	{r4, sl, fp, pc}
   3b878:	push	{r4, r5, fp, lr}
   3b87c:	add	fp, sp, #8
   3b880:	mov	r4, r0
   3b884:	ldr	r0, [r0, #16]
   3b888:	add	r0, r0, r1, lsl #4
   3b88c:	ldr	r0, [r0, #12]
   3b890:	add	r0, r0, #40	; 0x28
   3b894:	mov	r1, r2
   3b898:	mov	r2, #0
   3b89c:	bl	4423c <fputs@plt+0x32e54>
   3b8a0:	cmp	r0, #0
   3b8a4:	popeq	{r4, r5, fp, pc}
   3b8a8:	mov	r5, r0
   3b8ac:	ldr	r0, [r0, #20]
   3b8b0:	ldr	r1, [r5, #24]
   3b8b4:	cmp	r0, r1
   3b8b8:	bne	3b8e4 <fputs@plt+0x2a4fc>
   3b8bc:	mov	r0, r5
   3b8c0:	bl	448e4 <fputs@plt+0x334fc>
   3b8c4:	add	r1, r0, #60	; 0x3c
   3b8c8:	mov	r0, r1
   3b8cc:	ldr	r2, [r1]
   3b8d0:	add	r1, r2, #32
   3b8d4:	cmp	r2, r5
   3b8d8:	bne	3b8c8 <fputs@plt+0x2a4e0>
   3b8dc:	ldr	r1, [r1]
   3b8e0:	str	r1, [r0]
   3b8e4:	mov	r0, r4
   3b8e8:	mov	r1, r5
   3b8ec:	bl	13ba4 <fputs@plt+0x27bc>
   3b8f0:	ldr	r0, [r4, #24]
   3b8f4:	orr	r0, r0, #2
   3b8f8:	str	r0, [r4, #24]
   3b8fc:	pop	{r4, r5, fp, pc}
   3b900:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b904:	add	fp, sp, #28
   3b908:	sub	sp, sp, #196	; 0xc4
   3b90c:	mov	r4, r3
   3b910:	mov	r6, r2
   3b914:	mov	r7, r1
   3b918:	ldr	r5, [r0, #4]
   3b91c:	ldr	r1, [r5, #4]
   3b920:	ldr	r8, [r1, #24]
   3b924:	bl	17004 <fputs@plt+0x5c1c>
   3b928:	str	r5, [fp, #-100]	; 0xffffff9c
   3b92c:	ldr	r0, [r5]
   3b930:	str	r0, [fp, #-96]	; 0xffffffa0
   3b934:	mov	r0, r5
   3b938:	bl	2cc34 <fputs@plt+0x1b84c>
   3b93c:	sub	r1, fp, #100	; 0x64
   3b940:	vmov.i32	q8, #0	; 0x00000000
   3b944:	add	r2, r1, #20
   3b948:	vst1.32	{d16-d17}, [r2]
   3b94c:	str	r4, [fp, #-84]	; 0xffffffac
   3b950:	str	r0, [fp, #-88]	; 0xffffffa8
   3b954:	mov	r0, #0
   3b958:	str	r0, [fp, #-32]	; 0xffffffe0
   3b95c:	str	r0, [fp, #-92]	; 0xffffffa4
   3b960:	str	r0, [fp, #-64]	; 0xffffffc0
   3b964:	movw	r0, #51712	; 0xca00
   3b968:	movt	r0, #15258	; 0x3b9a
   3b96c:	str	r0, [sp]
   3b970:	add	sl, r1, #40	; 0x28
   3b974:	add	r2, sp, #24
   3b978:	mov	r0, sl
   3b97c:	mov	r1, #0
   3b980:	mov	r3, #100	; 0x64
   3b984:	bl	1452c <fputs@plt+0x3144>
   3b988:	mov	r0, #1
   3b98c:	strb	r0, [fp, #-35]	; 0xffffffdd
   3b990:	ldr	r1, [fp, #-88]	; 0xffffffa8
   3b994:	cmp	r1, #0
   3b998:	beq	3bbbc <fputs@plt+0x2a7d4>
   3b99c:	add	r0, r0, r1, lsr #3
   3b9a0:	mov	r1, #0
   3b9a4:	bl	16884 <fputs@plt+0x549c>
   3b9a8:	str	r0, [fp, #-92]	; 0xffffffa4
   3b9ac:	cmp	r0, #0
   3b9b0:	beq	3bbb4 <fputs@plt+0x2a7cc>
   3b9b4:	ldr	r0, [r5, #32]
   3b9b8:	bl	286dc <fputs@plt+0x172f4>
   3b9bc:	str	r0, [fp, #-32]	; 0xffffffe0
   3b9c0:	cmp	r0, #0
   3b9c4:	beq	3bbb4 <fputs@plt+0x2a7cc>
   3b9c8:	str	r8, [sp, #8]
   3b9cc:	str	sl, [sp, #12]
   3b9d0:	ldr	r0, [r5, #32]
   3b9d4:	movw	r1, #41896	; 0xa3a8
   3b9d8:	movt	r1, #9
   3b9dc:	ldr	r1, [r1]
   3b9e0:	udiv	r0, r1, r0
   3b9e4:	add	r1, r0, #1
   3b9e8:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3b9ec:	cmp	r1, r0
   3b9f0:	subls	r0, fp, #100	; 0x64
   3b9f4:	blls	448f4 <fputs@plt+0x3350c>
   3b9f8:	movw	r0, #23546	; 0x5bfa
   3b9fc:	movt	r0, #8
   3ba00:	str	r0, [fp, #-72]	; 0xffffffb8
   3ba04:	ldr	r0, [r5, #12]
   3ba08:	ldr	r4, [r0, #56]	; 0x38
   3ba0c:	add	r0, r4, #32
   3ba10:	bl	246f8 <fputs@plt+0x13310>
   3ba14:	mov	r8, r0
   3ba18:	add	r0, r4, #36	; 0x24
   3ba1c:	bl	246f8 <fputs@plt+0x13310>
   3ba20:	mov	r3, r0
   3ba24:	sub	r0, fp, #100	; 0x64
   3ba28:	mov	r1, #1
   3ba2c:	mov	r2, r8
   3ba30:	bl	44910 <fputs@plt+0x33528>
   3ba34:	mov	r0, #0
   3ba38:	str	r0, [fp, #-72]	; 0xffffffb8
   3ba3c:	ldr	r0, [r5, #4]
   3ba40:	ldr	r1, [r0, #24]
   3ba44:	bic	r1, r1, #268435456	; 0x10000000
   3ba48:	str	r1, [r0, #24]
   3ba4c:	cmp	r6, #1
   3ba50:	blt	3bad0 <fputs@plt+0x2a6e8>
   3ba54:	ldr	r0, [fp, #-84]	; 0xffffffac
   3ba58:	cmp	r0, #0
   3ba5c:	beq	3bad0 <fputs@plt+0x2a6e8>
   3ba60:	mov	r9, #0
   3ba64:	sub	r4, fp, #100	; 0x64
   3ba68:	mvn	sl, #0
   3ba6c:	add	r8, sp, #16
   3ba70:	ldr	r1, [r7, r9, lsl #2]
   3ba74:	cmp	r1, #0
   3ba78:	beq	3bab8 <fputs@plt+0x2a6d0>
   3ba7c:	cmp	r1, #2
   3ba80:	blt	3ba9c <fputs@plt+0x2a6b4>
   3ba84:	ldrb	r0, [r5, #17]
   3ba88:	cmp	r0, #0
   3ba8c:	movne	r0, r4
   3ba90:	movne	r2, #1
   3ba94:	movne	r3, #0
   3ba98:	blne	44b6c <fputs@plt+0x33784>
   3ba9c:	ldr	r1, [r7, r9, lsl #2]
   3baa0:	str	sl, [sp]
   3baa4:	mvn	r0, #-2147483648	; 0x80000000
   3baa8:	str	r0, [sp, #4]
   3baac:	mov	r0, r4
   3bab0:	mov	r2, r8
   3bab4:	bl	44c14 <fputs@plt+0x3382c>
   3bab8:	add	r9, r9, #1
   3babc:	cmp	r9, r6
   3bac0:	bge	3bad0 <fputs@plt+0x2a6e8>
   3bac4:	ldr	r0, [fp, #-84]	; 0xffffffac
   3bac8:	cmp	r0, #0
   3bacc:	bne	3ba70 <fputs@plt+0x2a688>
   3bad0:	ldr	r0, [r5, #4]
   3bad4:	ldr	r1, [sp, #8]
   3bad8:	str	r1, [r0, #24]
   3badc:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3bae0:	cmp	r0, #0
   3bae4:	ldr	sl, [sp, #12]
   3bae8:	ldrne	r0, [fp, #-84]	; 0xffffffac
   3baec:	cmpne	r0, #0
   3baf0:	beq	3bbbc <fputs@plt+0x2a7d4>
   3baf4:	mov	r4, #2
   3baf8:	sub	r6, fp, #100	; 0x64
   3bafc:	movw	r9, #23562	; 0x5c0a
   3bb00:	movt	r9, #8
   3bb04:	movw	r8, #23584	; 0x5c20
   3bb08:	movt	r8, #8
   3bb0c:	sub	r7, r4, #1
   3bb10:	mov	r0, r6
   3bb14:	mov	r1, r7
   3bb18:	bl	45310 <fputs@plt+0x33f28>
   3bb1c:	cmp	r0, #0
   3bb20:	bne	3bb54 <fputs@plt+0x2a76c>
   3bb24:	mov	r0, r5
   3bb28:	mov	r1, r7
   3bb2c:	bl	2d97c <fputs@plt+0x1c594>
   3bb30:	cmp	r7, r0
   3bb34:	bne	3bb44 <fputs@plt+0x2a75c>
   3bb38:	ldrb	r0, [r5, #17]
   3bb3c:	cmp	r0, #0
   3bb40:	bne	3bb54 <fputs@plt+0x2a76c>
   3bb44:	mov	r0, r6
   3bb48:	mov	r1, r9
   3bb4c:	mov	r2, r7
   3bb50:	bl	45328 <fputs@plt+0x33f40>
   3bb54:	mov	r0, r6
   3bb58:	mov	r1, r7
   3bb5c:	bl	45310 <fputs@plt+0x33f28>
   3bb60:	cmp	r0, #0
   3bb64:	beq	3bb94 <fputs@plt+0x2a7ac>
   3bb68:	mov	r0, r5
   3bb6c:	mov	r1, r7
   3bb70:	bl	2d97c <fputs@plt+0x1c594>
   3bb74:	cmp	r7, r0
   3bb78:	bne	3bb94 <fputs@plt+0x2a7ac>
   3bb7c:	ldrb	r0, [r5, #17]
   3bb80:	cmp	r0, #0
   3bb84:	movne	r0, r6
   3bb88:	movne	r1, r8
   3bb8c:	movne	r2, r7
   3bb90:	blne	45328 <fputs@plt+0x33f40>
   3bb94:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3bb98:	cmp	r4, r0
   3bb9c:	bhi	3bbbc <fputs@plt+0x2a7d4>
   3bba0:	add	r4, r4, #1
   3bba4:	ldr	r0, [fp, #-84]	; 0xffffffac
   3bba8:	cmp	r0, #0
   3bbac:	bne	3bb0c <fputs@plt+0x2a724>
   3bbb0:	b	3bbbc <fputs@plt+0x2a7d4>
   3bbb4:	mov	r0, #1
   3bbb8:	str	r0, [fp, #-76]	; 0xffffffb4
   3bbbc:	ldr	r4, [fp, #8]
   3bbc0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3bbc4:	bl	24b58 <fputs@plt+0x13770>
   3bbc8:	ldr	r0, [fp, #-92]	; 0xffffffa4
   3bbcc:	bl	14294 <fputs@plt+0x2eac>
   3bbd0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   3bbd4:	cmp	r0, #0
   3bbd8:	beq	3bbf4 <fputs@plt+0x2a80c>
   3bbdc:	mov	r0, sl
   3bbe0:	bl	20b04 <fputs@plt+0xf71c>
   3bbe4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   3bbe8:	add	r0, r0, #1
   3bbec:	str	r0, [fp, #-80]	; 0xffffffb0
   3bbf0:	b	3bbf8 <fputs@plt+0x2a810>
   3bbf4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   3bbf8:	str	r0, [r4]
   3bbfc:	cmp	r0, #0
   3bc00:	moveq	r0, sl
   3bc04:	bleq	20b04 <fputs@plt+0xf71c>
   3bc08:	mov	r0, sl
   3bc0c:	bl	1581c <fputs@plt+0x4434>
   3bc10:	sub	sp, fp, #28
   3bc14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bc18:	push	{r4, r5, r6, sl, fp, lr}
   3bc1c:	add	fp, sp, #16
   3bc20:	mov	r4, r0
   3bc24:	ldr	r5, [r0, #32]
   3bc28:	bl	1862c <fputs@plt+0x7244>
   3bc2c:	mov	r6, #0
   3bc30:	mov	r0, r5
   3bc34:	mov	r2, #64	; 0x40
   3bc38:	mov	r3, #0
   3bc3c:	bl	20bb8 <fputs@plt+0xf7d0>
   3bc40:	mov	r1, r0
   3bc44:	str	r0, [r4, #20]
   3bc48:	ldrb	r0, [r5, #69]	; 0x45
   3bc4c:	cmp	r0, #0
   3bc50:	beq	3bc64 <fputs@plt+0x2a87c>
   3bc54:	str	r6, [r4, #24]
   3bc58:	mov	r0, #1
   3bc5c:	strh	r0, [r4, #8]
   3bc60:	pop	{r4, r5, r6, sl, fp, pc}
   3bc64:	mov	r0, r5
   3bc68:	bl	20738 <fputs@plt+0xf350>
   3bc6c:	mov	r2, r0
   3bc70:	str	r0, [r4, #24]
   3bc74:	ldr	r1, [r4, #20]
   3bc78:	mov	r0, r5
   3bc7c:	bl	4555c <fputs@plt+0x34174>
   3bc80:	mov	r1, #32
   3bc84:	strh	r1, [r4, #8]
   3bc88:	str	r0, [r4]
   3bc8c:	pop	{r4, r5, r6, sl, fp, pc}
   3bc90:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   3bc94:	add	fp, sp, #24
   3bc98:	mov	r5, r3
   3bc9c:	mov	r6, r2
   3bca0:	mov	r4, r0
   3bca4:	bl	4559c <fputs@plt+0x341b4>
   3bca8:	cmp	r0, #0
   3bcac:	beq	3bcfc <fputs@plt+0x2a914>
   3bcb0:	mov	r1, #0
   3bcb4:	str	r6, [r0]
   3bcb8:	str	r5, [r0, #4]
   3bcbc:	str	r1, [r0, #8]
   3bcc0:	ldr	r1, [r4, #12]
   3bcc4:	cmp	r1, #0
   3bcc8:	beq	3bcf4 <fputs@plt+0x2a90c>
   3bccc:	ldrh	r2, [r4, #26]
   3bcd0:	tst	r2, #1
   3bcd4:	beq	3bcec <fputs@plt+0x2a904>
   3bcd8:	ldrd	r8, [r1]
   3bcdc:	subs	r3, r8, r6
   3bce0:	sbcs	r3, r9, r5
   3bce4:	bicge	r2, r2, #1
   3bce8:	strhge	r2, [r4, #26]
   3bcec:	str	r0, [r1, #8]
   3bcf0:	b	3bcf8 <fputs@plt+0x2a910>
   3bcf4:	str	r0, [r4, #8]
   3bcf8:	str	r0, [r4, #12]
   3bcfc:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   3bd00:	push	{r4, r5, fp, lr}
   3bd04:	add	fp, sp, #8
   3bd08:	mov	r5, r1
   3bd0c:	mov	r4, r0
   3bd10:	ldrb	r0, [r0, #26]
   3bd14:	tst	r0, #2
   3bd18:	moveq	r0, r4
   3bd1c:	bleq	4560c <fputs@plt+0x34224>
   3bd20:	ldr	r0, [r4, #8]
   3bd24:	cmp	r0, #0
   3bd28:	beq	3bd54 <fputs@plt+0x2a96c>
   3bd2c:	ldm	r0, {r2, r3}
   3bd30:	strd	r2, [r5]
   3bd34:	ldr	r0, [r0, #8]
   3bd38:	str	r0, [r4, #8]
   3bd3c:	mov	r5, #1
   3bd40:	cmp	r0, #0
   3bd44:	moveq	r0, r4
   3bd48:	bleq	31420 <fputs@plt+0x20038>
   3bd4c:	mov	r0, r5
   3bd50:	pop	{r4, r5, fp, pc}
   3bd54:	mov	r5, #0
   3bd58:	mov	r0, r5
   3bd5c:	pop	{r4, r5, fp, pc}
   3bd60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bd64:	add	fp, sp, #28
   3bd68:	sub	sp, sp, #12
   3bd6c:	mov	r4, r3
   3bd70:	mov	r5, r2
   3bd74:	mov	r6, r0
   3bd78:	ldr	r0, [r0, #28]
   3bd7c:	cmp	r0, r1
   3bd80:	beq	3be70 <fputs@plt+0x2aa88>
   3bd84:	mov	sl, r1
   3bd88:	ldr	r7, [r6, #8]
   3bd8c:	cmp	r7, #0
   3bd90:	beq	3be6c <fputs@plt+0x2aa84>
   3bd94:	ldrb	r0, [r6, #26]
   3bd98:	add	r8, r6, #20
   3bd9c:	tst	r0, #1
   3bda0:	bne	3bdb0 <fputs@plt+0x2a9c8>
   3bda4:	mov	r0, r7
   3bda8:	bl	45640 <fputs@plt+0x34258>
   3bdac:	mov	r7, r0
   3bdb0:	ldr	r0, [r8]
   3bdb4:	cmp	r0, #0
   3bdb8:	beq	3be0c <fputs@plt+0x2aa24>
   3bdbc:	str	sl, [sp]
   3bdc0:	add	sl, sp, #4
   3bdc4:	mov	r9, #0
   3bdc8:	mov	r8, r0
   3bdcc:	ldr	r0, [r0, #12]
   3bdd0:	cmp	r0, #0
   3bdd4:	beq	3be44 <fputs@plt+0x2aa5c>
   3bdd8:	add	r1, sp, #8
   3bddc:	mov	r2, sl
   3bde0:	bl	45814 <fputs@plt+0x3442c>
   3bde4:	str	r9, [r8, #12]
   3bde8:	ldr	r0, [sp, #8]
   3bdec:	mov	r1, r7
   3bdf0:	bl	456e0 <fputs@plt+0x342f8>
   3bdf4:	mov	r7, r0
   3bdf8:	ldr	r0, [r8, #8]
   3bdfc:	cmp	r0, #0
   3be00:	bne	3bdc8 <fputs@plt+0x2a9e0>
   3be04:	add	r8, r8, #8
   3be08:	ldr	sl, [sp]
   3be0c:	mov	r0, r6
   3be10:	bl	4559c <fputs@plt+0x341b4>
   3be14:	str	r0, [r8]
   3be18:	cmp	r0, #0
   3be1c:	beq	3be54 <fputs@plt+0x2aa6c>
   3be20:	mov	r9, r0
   3be24:	mov	r0, #0
   3be28:	str	r0, [r9]
   3be2c:	str	r0, [r9, #4]
   3be30:	str	r0, [r9, #8]
   3be34:	mov	r0, r7
   3be38:	bl	4579c <fputs@plt+0x343b4>
   3be3c:	str	r0, [r9, #12]
   3be40:	b	3be54 <fputs@plt+0x2aa6c>
   3be44:	mov	r0, r7
   3be48:	bl	4579c <fputs@plt+0x343b4>
   3be4c:	str	r0, [r8, #12]
   3be50:	ldr	sl, [sp]
   3be54:	mov	r0, #0
   3be58:	str	r0, [r6, #8]
   3be5c:	str	r0, [r6, #12]
   3be60:	ldrh	r0, [r6, #26]
   3be64:	orr	r0, r0, #1
   3be68:	strh	r0, [r6, #26]
   3be6c:	str	sl, [r6, #28]
   3be70:	ldr	r1, [r6, #20]
   3be74:	mov	r0, #0
   3be78:	cmp	r1, #0
   3be7c:	bne	3be94 <fputs@plt+0x2aaac>
   3be80:	sub	sp, fp, #28
   3be84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3be88:	ldr	r1, [r1, #8]
   3be8c:	cmp	r1, #0
   3be90:	beq	3be80 <fputs@plt+0x2aa98>
   3be94:	ldr	r2, [r1, #12]
   3be98:	cmp	r2, #0
   3be9c:	bne	3beb4 <fputs@plt+0x2aacc>
   3bea0:	b	3be88 <fputs@plt+0x2aaa0>
   3bea4:	add	r2, r2, #8
   3bea8:	ldr	r2, [r2]
   3beac:	cmp	r2, #0
   3beb0:	beq	3be88 <fputs@plt+0x2aaa0>
   3beb4:	ldr	r6, [r2]
   3beb8:	ldr	r3, [r2, #4]
   3bebc:	subs	r7, r6, r5
   3bec0:	sbcs	r7, r3, r4
   3bec4:	blt	3bea4 <fputs@plt+0x2aabc>
   3bec8:	subs	r7, r5, r6
   3becc:	sbcs	r3, r4, r3
   3bed0:	bge	3bee8 <fputs@plt+0x2ab00>
   3bed4:	add	r2, r2, #12
   3bed8:	ldr	r2, [r2]
   3bedc:	cmp	r2, #0
   3bee0:	bne	3beb4 <fputs@plt+0x2aacc>
   3bee4:	b	3be88 <fputs@plt+0x2aaa0>
   3bee8:	mov	r0, #1
   3beec:	sub	sp, fp, #28
   3bef0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bef4:	str	r1, [r0, #32]
   3bef8:	strh	r2, [r0, #8]
   3befc:	mov	r1, #0
   3bf00:	str	r1, [r0, #24]
   3bf04:	bx	lr
   3bf08:	mov	r1, r0
   3bf0c:	ldrb	r2, [r0, #17]
   3bf10:	mov	r0, #0
   3bf14:	cmp	r2, #2
   3bf18:	bxhi	lr
   3bf1c:	ldr	r2, [r1, #68]	; 0x44
   3bf20:	ldr	r2, [r2]
   3bf24:	cmp	r2, #0
   3bf28:	beq	3bf40 <fputs@plt+0x2ab58>
   3bf2c:	ldrd	r2, [r1, #80]	; 0x50
   3bf30:	rsbs	r1, r2, #0
   3bf34:	rscs	r1, r3, #0
   3bf38:	movge	r0, #1
   3bf3c:	bx	lr
   3bf40:	mov	r0, #1
   3bf44:	bx	lr
   3bf48:	push	{r4, r5, fp, lr}
   3bf4c:	add	fp, sp, #8
   3bf50:	sub	sp, sp, #8
   3bf54:	mov	r4, r0
   3bf58:	ldr	r0, [r0, #216]	; 0xd8
   3bf5c:	cmp	r0, #0
   3bf60:	beq	3bfa4 <fputs@plt+0x2abbc>
   3bf64:	mov	r0, r4
   3bf68:	bl	2c86c <fputs@plt+0x1b484>
   3bf6c:	mov	r5, r0
   3bf70:	cmp	r0, #0
   3bf74:	bne	3c008 <fputs@plt+0x2ac20>
   3bf78:	ldr	r3, [r4, #208]	; 0xd0
   3bf7c:	ldr	r2, [r4, #160]	; 0xa0
   3bf80:	ldrb	r1, [r4, #10]
   3bf84:	ldr	r0, [r4, #216]	; 0xd8
   3bf88:	bl	288d0 <fputs@plt+0x174e8>
   3bf8c:	mov	r5, r0
   3bf90:	mov	r0, #0
   3bf94:	str	r0, [r4, #216]	; 0xd8
   3bf98:	mov	r0, r4
   3bf9c:	bl	2861c <fputs@plt+0x17234>
   3bfa0:	b	3c008 <fputs@plt+0x2ac20>
   3bfa4:	mov	r0, #0
   3bfa8:	str	r0, [sp, #4]
   3bfac:	mov	r0, r4
   3bfb0:	mov	r1, #1
   3bfb4:	bl	27ba0 <fputs@plt+0x167b8>
   3bfb8:	cmp	r0, #0
   3bfbc:	beq	3bfc8 <fputs@plt+0x2abe0>
   3bfc0:	mov	r5, r0
   3bfc4:	b	3c008 <fputs@plt+0x2ac20>
   3bfc8:	ldr	r0, [r4]
   3bfcc:	ldr	r1, [r4, #220]	; 0xdc
   3bfd0:	add	r3, sp, #4
   3bfd4:	mov	r2, #0
   3bfd8:	bl	2b488 <fputs@plt+0x1a0a0>
   3bfdc:	mov	r5, r0
   3bfe0:	cmp	r0, #0
   3bfe4:	bne	3c000 <fputs@plt+0x2ac18>
   3bfe8:	ldr	r0, [sp, #4]
   3bfec:	cmp	r0, #0
   3bff0:	beq	3c000 <fputs@plt+0x2ac18>
   3bff4:	mov	r0, r4
   3bff8:	bl	2c800 <fputs@plt+0x1b418>
   3bffc:	mov	r5, r0
   3c000:	cmp	r5, #0
   3c004:	beq	3c014 <fputs@plt+0x2ac2c>
   3c008:	mov	r0, r5
   3c00c:	sub	sp, fp, #8
   3c010:	pop	{r4, r5, fp, pc}
   3c014:	ldr	r0, [r4, #216]	; 0xd8
   3c018:	cmp	r0, #0
   3c01c:	bne	3bf64 <fputs@plt+0x2ab7c>
   3c020:	mov	r5, #0
   3c024:	b	3c008 <fputs@plt+0x2ac20>
   3c028:	push	{r4, r5, r6, sl, fp, lr}
   3c02c:	add	fp, sp, #16
   3c030:	mov	r4, r0
   3c034:	ldrb	r0, [r0, #5]
   3c038:	ldrb	r2, [r4, #16]
   3c03c:	cmp	r2, #0
   3c040:	cmpne	r1, #4
   3c044:	bne	3c088 <fputs@plt+0x2aca0>
   3c048:	cmp	r0, r1
   3c04c:	beq	3c090 <fputs@plt+0x2aca8>
   3c050:	strb	r1, [r4, #5]
   3c054:	tst	r1, #1
   3c058:	bne	3c070 <fputs@plt+0x2ac88>
   3c05c:	and	r0, r0, #5
   3c060:	cmp	r0, #1
   3c064:	ldrbeq	r0, [r4, #4]
   3c068:	cmpeq	r0, #0
   3c06c:	beq	3c098 <fputs@plt+0x2acb0>
   3c070:	cmp	r1, #2
   3c074:	bne	3c090 <fputs@plt+0x2aca8>
   3c078:	ldr	r0, [r4, #68]	; 0x44
   3c07c:	bl	24b28 <fputs@plt+0x13740>
   3c080:	ldrb	r0, [r4, #5]
   3c084:	pop	{r4, r5, r6, sl, fp, pc}
   3c088:	cmp	r1, #2
   3c08c:	beq	3c048 <fputs@plt+0x2ac60>
   3c090:	ldrb	r0, [r4, #5]
   3c094:	pop	{r4, r5, r6, sl, fp, pc}
   3c098:	ldr	r0, [r4, #68]	; 0x44
   3c09c:	bl	24b28 <fputs@plt+0x13740>
   3c0a0:	ldrb	r0, [r4, #18]
   3c0a4:	cmp	r0, #2
   3c0a8:	bcc	3c0c4 <fputs@plt+0x2acdc>
   3c0ac:	ldr	r0, [r4]
   3c0b0:	ldr	r1, [r4, #180]	; 0xb4
   3c0b4:	mov	r2, #0
   3c0b8:	bl	28e2c <fputs@plt+0x17a44>
   3c0bc:	ldrb	r0, [r4, #5]
   3c0c0:	pop	{r4, r5, r6, sl, fp, pc}
   3c0c4:	ldrb	r6, [r4, #17]
   3c0c8:	cmp	r6, #0
   3c0cc:	beq	3c12c <fputs@plt+0x2ad44>
   3c0d0:	mov	r5, #0
   3c0d4:	mov	r0, r6
   3c0d8:	cmp	r0, #1
   3c0dc:	bne	3c0f0 <fputs@plt+0x2ad08>
   3c0e0:	mov	r0, r4
   3c0e4:	mov	r1, #2
   3c0e8:	bl	27ba0 <fputs@plt+0x167b8>
   3c0ec:	mov	r5, r0
   3c0f0:	cmp	r5, #0
   3c0f4:	bne	3c114 <fputs@plt+0x2ad2c>
   3c0f8:	ldr	r0, [r4]
   3c0fc:	ldr	r1, [r4, #180]	; 0xb4
   3c100:	mov	r2, #0
   3c104:	bl	28e2c <fputs@plt+0x17a44>
   3c108:	cmp	r6, #1
   3c10c:	cmpeq	r5, #0
   3c110:	beq	3c148 <fputs@plt+0x2ad60>
   3c114:	cmp	r6, #0
   3c118:	bne	3c090 <fputs@plt+0x2aca8>
   3c11c:	mov	r0, r4
   3c120:	bl	289f8 <fputs@plt+0x17610>
   3c124:	ldrb	r0, [r4, #5]
   3c128:	pop	{r4, r5, r6, sl, fp, pc}
   3c12c:	mov	r0, r4
   3c130:	bl	2bf50 <fputs@plt+0x1ab68>
   3c134:	mov	r5, r0
   3c138:	ldrb	r0, [r4, #17]
   3c13c:	cmp	r0, #1
   3c140:	beq	3c0e0 <fputs@plt+0x2acf8>
   3c144:	b	3c0f0 <fputs@plt+0x2ad08>
   3c148:	mov	r0, r4
   3c14c:	mov	r1, #1
   3c150:	bl	29954 <fputs@plt+0x1856c>
   3c154:	ldrb	r0, [r4, #5]
   3c158:	pop	{r4, r5, r6, sl, fp, pc}
   3c15c:	mov	r1, r0
   3c160:	mov	r0, #0
   3c164:	cmp	r1, #6
   3c168:	bxeq	lr
   3c16c:	movw	r0, #7940	; 0x1f04
   3c170:	movt	r0, #8
   3c174:	ldr	r0, [r0, r1, lsl #2]
   3c178:	bx	lr
   3c17c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c180:	add	fp, sp, #28
   3c184:	sub	sp, sp, #28
   3c188:	mov	r4, r1
   3c18c:	mov	r7, r0
   3c190:	ldrb	r0, [r1, #67]	; 0x43
   3c194:	cmp	r0, #0
   3c198:	beq	3c1b4 <fputs@plt+0x2adcc>
   3c19c:	ldr	r0, [r4, #152]	; 0x98
   3c1a0:	cmp	r0, #2
   3c1a4:	blt	3c1d0 <fputs@plt+0x2ade8>
   3c1a8:	movw	r2, #24294	; 0x5ee6
   3c1ac:	movt	r2, #8
   3c1b0:	b	3c1bc <fputs@plt+0x2add4>
   3c1b4:	movw	r2, #24254	; 0x5ebe
   3c1b8:	movt	r2, #8
   3c1bc:	mov	r0, r7
   3c1c0:	mov	r1, r4
   3c1c4:	bl	458f8 <fputs@plt+0x34510>
   3c1c8:	mov	r6, #1
   3c1cc:	b	3c590 <fputs@plt+0x2b1a8>
   3c1d0:	ldr	r0, [r4, #16]
   3c1d4:	ldr	r9, [r4, #24]
   3c1d8:	ldr	r1, [r4, #84]	; 0x54
   3c1dc:	str	r1, [sp, #20]
   3c1e0:	ldr	r1, [r4, #88]	; 0x58
   3c1e4:	str	r1, [sp, #16]
   3c1e8:	movw	r1, #55295	; 0xd7ff
   3c1ec:	movt	r1, #65493	; 0xffd5
   3c1f0:	and	r1, r9, r1
   3c1f4:	orr	r1, r1, #10240	; 0x2800
   3c1f8:	orr	r1, r1, #2097152	; 0x200000
   3c1fc:	ldr	r2, [r4, #180]	; 0xb4
   3c200:	str	r2, [sp, #12]
   3c204:	mov	r8, #0
   3c208:	str	r8, [r4, #180]	; 0xb4
   3c20c:	str	r1, [r4, #24]
   3c210:	ldr	r5, [r0, #4]
   3c214:	mov	r0, r5
   3c218:	bl	13b28 <fputs@plt+0x2740>
   3c21c:	bl	2ce0c <fputs@plt+0x1ba24>
   3c220:	str	r0, [sp, #8]
   3c224:	ldr	sl, [r4, #20]
   3c228:	mov	r0, r4
   3c22c:	bl	23ff0 <fputs@plt+0x12c08>
   3c230:	movw	r1, #24369	; 0x5f31
   3c234:	movt	r1, #8
   3c238:	movw	r2, #24337	; 0x5f11
   3c23c:	movt	r2, #8
   3c240:	cmp	r0, #0
   3c244:	moveq	r2, r1
   3c248:	mov	r0, r4
   3c24c:	mov	r1, r7
   3c250:	bl	4592c <fputs@plt+0x34544>
   3c254:	mov	r6, r0
   3c258:	ldr	r0, [r4, #20]
   3c25c:	cmp	r0, sl
   3c260:	ble	3c270 <fputs@plt+0x2ae88>
   3c264:	ldr	r1, [r4, #16]
   3c268:	add	r1, r1, r0, lsl #4
   3c26c:	sub	r8, r1, #16
   3c270:	cmp	r6, #0
   3c274:	bne	3c534 <fputs@plt+0x2b14c>
   3c278:	ldr	r1, [r4, #16]
   3c27c:	add	r0, r1, r0, lsl #4
   3c280:	ldr	sl, [r0, #-12]
   3c284:	mov	r0, sl
   3c288:	bl	459c0 <fputs@plt+0x345d8>
   3c28c:	mov	r0, r5
   3c290:	bl	459f4 <fputs@plt+0x3460c>
   3c294:	str	r0, [sp, #4]
   3c298:	movw	r2, #24393	; 0x5f49
   3c29c:	movt	r2, #8
   3c2a0:	mov	r0, r4
   3c2a4:	mov	r1, r7
   3c2a8:	bl	4592c <fputs@plt+0x34544>
   3c2ac:	mov	r6, r0
   3c2b0:	cmp	r0, #0
   3c2b4:	bne	3c534 <fputs@plt+0x2b14c>
   3c2b8:	movw	r2, #24426	; 0x5f6a
   3c2bc:	movt	r2, #8
   3c2c0:	mov	r0, r4
   3c2c4:	mov	r1, r7
   3c2c8:	bl	4592c <fputs@plt+0x34544>
   3c2cc:	mov	r6, r0
   3c2d0:	cmp	r0, #0
   3c2d4:	bne	3c534 <fputs@plt+0x2b14c>
   3c2d8:	mov	r0, r5
   3c2dc:	mov	r1, #2
   3c2e0:	bl	17038 <fputs@plt+0x5c50>
   3c2e4:	mov	r6, r0
   3c2e8:	cmp	r0, #0
   3c2ec:	bne	3c534 <fputs@plt+0x2b14c>
   3c2f0:	mov	r0, r5
   3c2f4:	bl	13b28 <fputs@plt+0x2740>
   3c2f8:	bl	17358 <fputs@plt+0x5f70>
   3c2fc:	cmp	r0, #5
   3c300:	moveq	r0, #0
   3c304:	streq	r0, [r4, #76]	; 0x4c
   3c308:	mov	r0, r5
   3c30c:	bl	1734c <fputs@plt+0x5f64>
   3c310:	mov	r1, r0
   3c314:	mov	r0, sl
   3c318:	ldr	r2, [sp, #4]
   3c31c:	mov	r3, #0
   3c320:	bl	2010c <fputs@plt+0xed24>
   3c324:	mov	r6, #7
   3c328:	cmp	r0, #0
   3c32c:	bne	3c534 <fputs@plt+0x2b14c>
   3c330:	ldr	r0, [sp, #8]
   3c334:	cmp	r0, #0
   3c338:	beq	3c518 <fputs@plt+0x2b130>
   3c33c:	ldrb	r0, [r4, #69]	; 0x45
   3c340:	cmp	r0, #0
   3c344:	bne	3c534 <fputs@plt+0x2b14c>
   3c348:	ldrsb	r1, [r4, #72]	; 0x48
   3c34c:	cmp	r1, #0
   3c350:	bpl	3c360 <fputs@plt+0x2af78>
   3c354:	mov	r0, r5
   3c358:	bl	45a78 <fputs@plt+0x34690>
   3c35c:	mov	r1, r0
   3c360:	mov	r0, sl
   3c364:	bl	45a10 <fputs@plt+0x34628>
   3c368:	movw	r2, #24433	; 0x5f71
   3c36c:	movt	r2, #8
   3c370:	mov	r0, r4
   3c374:	mov	r1, r7
   3c378:	bl	45ab4 <fputs@plt+0x346cc>
   3c37c:	mov	r6, r0
   3c380:	cmp	r0, #0
   3c384:	bne	3c534 <fputs@plt+0x2b14c>
   3c388:	movw	r2, #24581	; 0x6005
   3c38c:	movt	r2, #8
   3c390:	mov	r0, r4
   3c394:	mov	r1, r7
   3c398:	bl	45ab4 <fputs@plt+0x346cc>
   3c39c:	mov	r6, r0
   3c3a0:	cmp	r0, #0
   3c3a4:	bne	3c534 <fputs@plt+0x2b14c>
   3c3a8:	movw	r2, #24685	; 0x606d
   3c3ac:	movt	r2, #8
   3c3b0:	mov	r0, r4
   3c3b4:	mov	r1, r7
   3c3b8:	bl	45ab4 <fputs@plt+0x346cc>
   3c3bc:	mov	r6, r0
   3c3c0:	cmp	r0, #0
   3c3c4:	bne	3c534 <fputs@plt+0x2b14c>
   3c3c8:	ldr	r0, [r4, #24]
   3c3cc:	orr	r0, r0, #134217728	; 0x8000000
   3c3d0:	str	r0, [r4, #24]
   3c3d4:	movw	r2, #24803	; 0x60e3
   3c3d8:	movt	r2, #8
   3c3dc:	mov	r0, r4
   3c3e0:	mov	r1, r7
   3c3e4:	bl	45ab4 <fputs@plt+0x346cc>
   3c3e8:	mov	r6, r0
   3c3ec:	ldr	r0, [r4, #24]
   3c3f0:	bic	r0, r0, #134217728	; 0x8000000
   3c3f4:	str	r0, [r4, #24]
   3c3f8:	cmp	r6, #0
   3c3fc:	bne	3c534 <fputs@plt+0x2b14c>
   3c400:	movw	r2, #24999	; 0x61a7
   3c404:	movt	r2, #8
   3c408:	mov	r0, r4
   3c40c:	mov	r1, r7
   3c410:	bl	45ab4 <fputs@plt+0x346cc>
   3c414:	mov	r6, r0
   3c418:	cmp	r0, #0
   3c41c:	bne	3c534 <fputs@plt+0x2b14c>
   3c420:	movw	r2, #25112	; 0x6218
   3c424:	movt	r2, #8
   3c428:	mov	r0, r4
   3c42c:	mov	r1, r7
   3c430:	bl	45ab4 <fputs@plt+0x346cc>
   3c434:	mov	r6, r0
   3c438:	cmp	r0, #0
   3c43c:	bne	3c534 <fputs@plt+0x2b14c>
   3c440:	movw	r2, #25267	; 0x62b3
   3c444:	movt	r2, #8
   3c448:	mov	r0, r4
   3c44c:	mov	r1, r7
   3c450:	bl	4592c <fputs@plt+0x34544>
   3c454:	mov	r6, r0
   3c458:	cmp	r0, #0
   3c45c:	bne	3c534 <fputs@plt+0x2b14c>
   3c460:	str	sl, [sp, #8]
   3c464:	mov	r7, #0
   3c468:	movw	sl, #7964	; 0x1f1c
   3c46c:	movt	sl, #8
   3c470:	ldrb	r6, [sl, r7]!
   3c474:	mov	r0, r5
   3c478:	mov	r1, r6
   3c47c:	add	r2, sp, #24
   3c480:	bl	172e4 <fputs@plt+0x5efc>
   3c484:	ldrb	r0, [sl, #1]
   3c488:	ldr	r1, [sp, #24]
   3c48c:	add	r2, r1, r0
   3c490:	ldr	r0, [sp, #8]
   3c494:	mov	r1, r6
   3c498:	bl	17934 <fputs@plt+0x654c>
   3c49c:	cmp	r0, #0
   3c4a0:	bne	3c510 <fputs@plt+0x2b128>
   3c4a4:	add	r7, r7, #2
   3c4a8:	cmp	r7, #9
   3c4ac:	bls	3c468 <fputs@plt+0x2b080>
   3c4b0:	mov	r0, r5
   3c4b4:	ldr	r1, [sp, #8]
   3c4b8:	bl	45b60 <fputs@plt+0x34778>
   3c4bc:	mov	r6, r0
   3c4c0:	cmp	r0, #0
   3c4c4:	bne	3c534 <fputs@plt+0x2b14c>
   3c4c8:	ldr	r0, [sp, #8]
   3c4cc:	bl	459c0 <fputs@plt+0x345d8>
   3c4d0:	mov	r6, r0
   3c4d4:	cmp	r0, #0
   3c4d8:	bne	3c534 <fputs@plt+0x2b14c>
   3c4dc:	ldr	r6, [sp, #8]
   3c4e0:	mov	r0, r6
   3c4e4:	bl	45a78 <fputs@plt+0x34690>
   3c4e8:	mov	r1, r0
   3c4ec:	mov	r0, r5
   3c4f0:	bl	45a10 <fputs@plt+0x34628>
   3c4f4:	mov	r0, r6
   3c4f8:	bl	1734c <fputs@plt+0x5f64>
   3c4fc:	mov	r1, r0
   3c500:	mov	r0, r5
   3c504:	ldr	r2, [sp, #4]
   3c508:	mov	r3, #1
   3c50c:	bl	2010c <fputs@plt+0xed24>
   3c510:	mov	r6, r0
   3c514:	b	3c534 <fputs@plt+0x2b14c>
   3c518:	ldr	r1, [r4, #76]	; 0x4c
   3c51c:	mov	r0, sl
   3c520:	ldr	r2, [sp, #4]
   3c524:	mov	r3, #0
   3c528:	bl	2010c <fputs@plt+0xed24>
   3c52c:	cmp	r0, #0
   3c530:	beq	3c33c <fputs@plt+0x2af54>
   3c534:	ldr	r0, [sp, #12]
   3c538:	str	r0, [r4, #180]	; 0xb4
   3c53c:	ldr	r0, [sp, #20]
   3c540:	str	r0, [r4, #84]	; 0x54
   3c544:	ldr	r0, [sp, #16]
   3c548:	str	r0, [r4, #88]	; 0x58
   3c54c:	str	r9, [r4, #24]
   3c550:	mov	r7, #1
   3c554:	mov	r0, r5
   3c558:	mvn	r1, #0
   3c55c:	mvn	r2, #0
   3c560:	mov	r3, #1
   3c564:	bl	2010c <fputs@plt+0xed24>
   3c568:	strb	r7, [r4, #67]	; 0x43
   3c56c:	cmp	r8, #0
   3c570:	beq	3c588 <fputs@plt+0x2b1a0>
   3c574:	ldr	r0, [r8, #4]
   3c578:	bl	30aa0 <fputs@plt+0x1f6b8>
   3c57c:	mov	r0, #0
   3c580:	str	r0, [r8, #12]
   3c584:	str	r0, [r8, #4]
   3c588:	mov	r0, r4
   3c58c:	bl	17990 <fputs@plt+0x65a8>
   3c590:	mov	r0, r6
   3c594:	sub	sp, fp, #28
   3c598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c59c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3c5a0:	add	fp, sp, #24
   3c5a4:	ldr	r4, [r0, #4]
   3c5a8:	bl	17004 <fputs@plt+0x5c1c>
   3c5ac:	ldrb	r0, [r4, #17]
   3c5b0:	mov	r6, #101	; 0x65
   3c5b4:	cmp	r0, #0
   3c5b8:	beq	3c650 <fputs@plt+0x2b268>
   3c5bc:	mov	r0, r4
   3c5c0:	bl	2cc34 <fputs@plt+0x1b84c>
   3c5c4:	mov	r5, r0
   3c5c8:	ldr	r0, [r4, #12]
   3c5cc:	ldr	r0, [r0, #56]	; 0x38
   3c5d0:	add	r0, r0, #36	; 0x24
   3c5d4:	bl	246f8 <fputs@plt+0x13310>
   3c5d8:	mov	r7, r0
   3c5dc:	mov	r0, r4
   3c5e0:	mov	r1, r5
   3c5e4:	mov	r2, r7
   3c5e8:	bl	2d9e8 <fputs@plt+0x1c600>
   3c5ec:	cmp	r5, r0
   3c5f0:	bcs	3c600 <fputs@plt+0x2b218>
   3c5f4:	movw	r0, #59412	; 0xe814
   3c5f8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   3c5fc:	b	27628 <fputs@plt+0x16240>
   3c600:	cmp	r7, #0
   3c604:	beq	3c650 <fputs@plt+0x2b268>
   3c608:	mov	r8, r0
   3c60c:	mov	r0, r4
   3c610:	mov	r1, #0
   3c614:	mov	r2, #0
   3c618:	bl	2da8c <fputs@plt+0x1c6a4>
   3c61c:	mov	r6, r0
   3c620:	cmp	r0, #0
   3c624:	bne	3c650 <fputs@plt+0x2b268>
   3c628:	mov	r0, r4
   3c62c:	bl	2d95c <fputs@plt+0x1c574>
   3c630:	mov	r0, r4
   3c634:	mov	r1, r8
   3c638:	mov	r2, r5
   3c63c:	mov	r3, #0
   3c640:	bl	2dacc <fputs@plt+0x1c6e4>
   3c644:	mov	r6, r0
   3c648:	cmp	r0, #0
   3c64c:	beq	3c658 <fputs@plt+0x2b270>
   3c650:	mov	r0, r6
   3c654:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3c658:	ldr	r0, [r4, #12]
   3c65c:	ldr	r0, [r0, #72]	; 0x48
   3c660:	bl	17aac <fputs@plt+0x66c4>
   3c664:	mov	r5, r0
   3c668:	ldr	r0, [r4, #12]
   3c66c:	ldr	r1, [r4, #44]	; 0x2c
   3c670:	ldr	r0, [r0, #56]	; 0x38
   3c674:	add	r0, r0, #28
   3c678:	bl	25950 <fputs@plt+0x14568>
   3c67c:	mov	r0, r5
   3c680:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3c684:	push	{r4, r5, r6, sl, fp, lr}
   3c688:	add	fp, sp, #16
   3c68c:	mov	r5, r0
   3c690:	ldrb	r0, [r0, #9]
   3c694:	cmp	r0, #0
   3c698:	beq	3c6e0 <fputs@plt+0x2b2f8>
   3c69c:	mov	r6, r2
   3c6a0:	mov	r4, r1
   3c6a4:	mov	r0, r5
   3c6a8:	bl	17004 <fputs@plt+0x5c1c>
   3c6ac:	add	r0, r6, #1
   3c6b0:	uxtb	r6, r0
   3c6b4:	mov	r0, r5
   3c6b8:	mov	r1, r4
   3c6bc:	mov	r2, r6
   3c6c0:	bl	2b9c4 <fputs@plt+0x1a5dc>
   3c6c4:	cmp	r0, #0
   3c6c8:	popne	{r4, r5, r6, sl, fp, pc}
   3c6cc:	mov	r0, r5
   3c6d0:	mov	r1, r4
   3c6d4:	mov	r2, r6
   3c6d8:	pop	{r4, r5, r6, sl, fp, lr}
   3c6dc:	b	45ce8 <fputs@plt+0x34900>
   3c6e0:	mov	r0, #0
   3c6e4:	pop	{r4, r5, r6, sl, fp, pc}
   3c6e8:	push	{r4, r5, r6, r7, fp, lr}
   3c6ec:	add	fp, sp, #16
   3c6f0:	mov	r5, r1
   3c6f4:	mov	r4, r0
   3c6f8:	ldr	r1, [r0, #316]	; 0x13c
   3c6fc:	cmp	r1, #1
   3c700:	blt	3c710 <fputs@plt+0x2b328>
   3c704:	ldr	r0, [r4, #340]	; 0x154
   3c708:	cmp	r0, #0
   3c70c:	beq	3c768 <fputs@plt+0x2b380>
   3c710:	mov	r0, #0
   3c714:	cmp	r5, #0
   3c718:	beq	3c764 <fputs@plt+0x2b37c>
   3c71c:	ldr	r2, [r5, #8]
   3c720:	ldr	r6, [r2]
   3c724:	ldr	r2, [r6, #56]	; 0x38
   3c728:	cmp	r2, #0
   3c72c:	beq	3c764 <fputs@plt+0x2b37c>
   3c730:	cmp	r1, #1
   3c734:	blt	3c754 <fputs@plt+0x2b36c>
   3c738:	ldr	r2, [r4, #340]	; 0x154
   3c73c:	ldr	r3, [r2]
   3c740:	cmp	r3, r5
   3c744:	beq	3c764 <fputs@plt+0x2b37c>
   3c748:	add	r2, r2, #4
   3c74c:	subs	r1, r1, #1
   3c750:	bne	3c73c <fputs@plt+0x2b354>
   3c754:	mov	r0, r4
   3c758:	bl	45d84 <fputs@plt+0x3499c>
   3c75c:	cmp	r0, #0
   3c760:	beq	3c770 <fputs@plt+0x2b388>
   3c764:	pop	{r4, r5, r6, r7, fp, pc}
   3c768:	mov	r0, #6
   3c76c:	pop	{r4, r5, r6, r7, fp, pc}
   3c770:	ldr	r0, [r5, #8]
   3c774:	ldr	r1, [r6, #56]	; 0x38
   3c778:	blx	r1
   3c77c:	cmp	r0, #0
   3c780:	popne	{r4, r5, r6, r7, fp, pc}
   3c784:	ldr	r6, [r4, #432]	; 0x1b0
   3c788:	ldr	r7, [r4, #436]	; 0x1b4
   3c78c:	mov	r0, r4
   3c790:	mov	r1, r5
   3c794:	bl	45e04 <fputs@plt+0x34a1c>
   3c798:	adds	r1, r6, r7
   3c79c:	mov	r0, #0
   3c7a0:	beq	3c764 <fputs@plt+0x2b37c>
   3c7a4:	sub	r2, r1, #1
   3c7a8:	mov	r0, r4
   3c7ac:	mov	r1, #0
   3c7b0:	pop	{r4, r5, r6, r7, fp, lr}
   3c7b4:	b	311c0 <fputs@plt+0x1fdd8>
   3c7b8:	push	{r4, r5, r6, r7, fp, lr}
   3c7bc:	add	fp, sp, #16
   3c7c0:	sub	sp, sp, #8
   3c7c4:	mov	r6, r3
   3c7c8:	mov	r3, r2
   3c7cc:	mov	r4, r0
   3c7d0:	ldr	r0, [r0, #16]
   3c7d4:	ldr	r2, [r0, r1, lsl #4]
   3c7d8:	mov	r0, r4
   3c7dc:	mov	r1, r3
   3c7e0:	bl	1f85c <fputs@plt+0xe474>
   3c7e4:	mov	r5, r0
   3c7e8:	ldr	r0, [r0, #52]	; 0x34
   3c7ec:	ldr	r7, [r0]
   3c7f0:	add	r0, r4, #320	; 0x140
   3c7f4:	mov	r1, r7
   3c7f8:	bl	43cf8 <fputs@plt+0x32910>
   3c7fc:	cmp	r0, #0
   3c800:	beq	3c844 <fputs@plt+0x2b45c>
   3c804:	mov	r2, r0
   3c808:	ldr	r0, [r0]
   3c80c:	ldr	r3, [r0, #4]
   3c810:	cmp	r3, #0
   3c814:	beq	3c844 <fputs@plt+0x2b45c>
   3c818:	ldr	r0, [r0, #20]
   3c81c:	cmp	r0, #0
   3c820:	beq	3c844 <fputs@plt+0x2b45c>
   3c824:	str	r6, [sp]
   3c828:	mov	r0, r4
   3c82c:	mov	r1, r5
   3c830:	bl	45e30 <fputs@plt+0x34a48>
   3c834:	cmp	r0, #0
   3c838:	beq	3c868 <fputs@plt+0x2b480>
   3c83c:	sub	sp, fp, #16
   3c840:	pop	{r4, r5, r6, r7, fp, pc}
   3c844:	movw	r1, #25451	; 0x636b
   3c848:	movt	r1, #8
   3c84c:	mov	r0, r4
   3c850:	mov	r2, r7
   3c854:	bl	1aabc <fputs@plt+0x96d4>
   3c858:	str	r0, [r6]
   3c85c:	mov	r0, #1
   3c860:	sub	sp, fp, #16
   3c864:	pop	{r4, r5, r6, r7, fp, pc}
   3c868:	mov	r0, r4
   3c86c:	mov	r1, r5
   3c870:	bl	461b8 <fputs@plt+0x34dd0>
   3c874:	mov	r1, r0
   3c878:	mov	r0, #0
   3c87c:	cmp	r1, #0
   3c880:	beq	3c83c <fputs@plt+0x2b454>
   3c884:	mov	r0, r4
   3c888:	bl	45d84 <fputs@plt+0x3499c>
   3c88c:	cmp	r0, #0
   3c890:	bne	3c83c <fputs@plt+0x2b454>
   3c894:	mov	r0, r4
   3c898:	mov	r1, r5
   3c89c:	bl	461b8 <fputs@plt+0x34dd0>
   3c8a0:	mov	r1, r0
   3c8a4:	mov	r0, r4
   3c8a8:	bl	45e04 <fputs@plt+0x34a1c>
   3c8ac:	mov	r0, #0
   3c8b0:	sub	sp, fp, #16
   3c8b4:	pop	{r4, r5, r6, r7, fp, pc}
   3c8b8:	push	{r4, r5, r6, sl, fp, lr}
   3c8bc:	add	fp, sp, #16
   3c8c0:	mov	r3, r2
   3c8c4:	mov	r5, r0
   3c8c8:	ldr	r0, [r0, #16]
   3c8cc:	ldr	r2, [r0, r1, lsl #4]
   3c8d0:	mov	r0, r5
   3c8d4:	mov	r1, r3
   3c8d8:	bl	1f85c <fputs@plt+0xe474>
   3c8dc:	mov	r6, #0
   3c8e0:	cmp	r0, #0
   3c8e4:	beq	3c944 <fputs@plt+0x2b55c>
   3c8e8:	mov	r4, r0
   3c8ec:	ldr	r0, [r0, #56]	; 0x38
   3c8f0:	cmp	r0, #0
   3c8f4:	beq	3c944 <fputs@plt+0x2b55c>
   3c8f8:	ldr	r1, [r0, #8]
   3c8fc:	ldr	r1, [r1, #4]
   3c900:	cmp	r1, #0
   3c904:	bgt	3c94c <fputs@plt+0x2b564>
   3c908:	ldr	r0, [r0, #24]
   3c90c:	cmp	r0, #0
   3c910:	bne	3c8f8 <fputs@plt+0x2b510>
   3c914:	mov	r0, r5
   3c918:	mov	r1, r4
   3c91c:	bl	461e8 <fputs@plt+0x34e00>
   3c920:	mov	r5, r0
   3c924:	ldr	r1, [r0, #4]
   3c928:	ldr	r0, [r0, #8]
   3c92c:	ldr	r1, [r1]
   3c930:	ldr	r1, [r1, #20]
   3c934:	blx	r1
   3c938:	mov	r6, r0
   3c93c:	cmp	r0, #0
   3c940:	beq	3c958 <fputs@plt+0x2b570>
   3c944:	mov	r0, r6
   3c948:	pop	{r4, r5, r6, sl, fp, pc}
   3c94c:	mov	r6, #6
   3c950:	mov	r0, r6
   3c954:	pop	{r4, r5, r6, sl, fp, pc}
   3c958:	mov	r6, #0
   3c95c:	str	r6, [r5, #8]
   3c960:	str	r6, [r4, #56]	; 0x38
   3c964:	mov	r0, r5
   3c968:	bl	2f91c <fputs@plt+0x1e534>
   3c96c:	mov	r0, r6
   3c970:	pop	{r4, r5, r6, sl, fp, pc}
   3c974:	push	{r4, r5, fp, lr}
   3c978:	add	fp, sp, #8
   3c97c:	mov	r4, r1
   3c980:	mov	r5, r0
   3c984:	bl	17004 <fputs@plt+0x5c1c>
   3c988:	ldr	r0, [r5, #4]
   3c98c:	ldr	r0, [r0]
   3c990:	mov	r1, r4
   3c994:	pop	{r4, r5, fp, lr}
   3c998:	b	46250 <fputs@plt+0x34e68>
   3c99c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c9a0:	add	fp, sp, #28
   3c9a4:	sub	sp, sp, #4
   3c9a8:	vpush	{d8-d9}
   3c9ac:	sub	sp, sp, #184	; 0xb8
   3c9b0:	mov	r4, r1
   3c9b4:	mov	r8, r0
   3c9b8:	mov	r0, #0
   3c9bc:	str	r0, [fp, #-52]	; 0xffffffcc
   3c9c0:	ldr	r5, [r8]
   3c9c4:	ldr	r0, [r5, #92]	; 0x5c
   3c9c8:	str	r0, [sp]
   3c9cc:	sub	r0, fp, #84	; 0x54
   3c9d0:	add	r2, sp, #48	; 0x30
   3c9d4:	mov	r1, r5
   3c9d8:	mov	r3, #100	; 0x64
   3c9dc:	bl	1452c <fputs@plt+0x3144>
   3c9e0:	ldr	r0, [r5, #164]	; 0xa4
   3c9e4:	cmp	r0, #2
   3c9e8:	blt	3ca58 <fputs@plt+0x2b670>
   3c9ec:	ldrb	r0, [r4]
   3c9f0:	cmp	r0, #0
   3c9f4:	beq	3ccdc <fputs@plt+0x2b8f4>
   3c9f8:	sub	r5, fp, #84	; 0x54
   3c9fc:	movw	r6, #25595	; 0x63fb
   3ca00:	movt	r6, #8
   3ca04:	mov	r7, r4
   3ca08:	add	r1, r4, #1
   3ca0c:	mov	r4, r1
   3ca10:	uxtb	r0, r0
   3ca14:	cmp	r0, #10
   3ca18:	movne	r1, r4
   3ca1c:	ldrbne	r0, [r1], #1
   3ca20:	cmpne	r0, #0
   3ca24:	bne	3ca0c <fputs@plt+0x2b624>
   3ca28:	mov	r0, r5
   3ca2c:	mov	r1, r6
   3ca30:	mov	r2, #3
   3ca34:	bl	20784 <fputs@plt+0xf39c>
   3ca38:	sub	r2, r4, r7
   3ca3c:	mov	r0, r5
   3ca40:	mov	r1, r7
   3ca44:	bl	20784 <fputs@plt+0xf39c>
   3ca48:	ldrb	r0, [r4]
   3ca4c:	cmp	r0, #0
   3ca50:	bne	3ca04 <fputs@plt+0x2b61c>
   3ca54:	b	3ccdc <fputs@plt+0x2b8f4>
   3ca58:	ldrh	r0, [r8, #68]	; 0x44
   3ca5c:	cmp	r0, #0
   3ca60:	beq	3ccc4 <fputs@plt+0x2b8dc>
   3ca64:	ldrb	r0, [r4]
   3ca68:	cmp	r0, #0
   3ca6c:	beq	3ccdc <fputs@plt+0x2b8f4>
   3ca70:	mov	r6, #1
   3ca74:	sub	r7, fp, #84	; 0x54
   3ca78:	vmov.i32	q4, #0	; 0x00000000
   3ca7c:	b	3caa8 <fputs@plt+0x2b6c0>
   3ca80:	sub	r7, fp, #84	; 0x54
   3ca84:	mov	r0, r7
   3ca88:	movw	r1, #33052	; 0x811c
   3ca8c:	movt	r1, #8
   3ca90:	mov	r2, #4
   3ca94:	bl	20784 <fputs@plt+0xf39c>
   3ca98:	add	r6, r6, #1
   3ca9c:	ldrb	r0, [r4]
   3caa0:	cmp	r0, #0
   3caa4:	beq	3ccdc <fputs@plt+0x2b8f4>
   3caa8:	mov	r0, r4
   3caac:	sub	r1, fp, #56	; 0x38
   3cab0:	bl	46260 <fputs@plt+0x34e78>
   3cab4:	mov	sl, r0
   3cab8:	mov	r0, r7
   3cabc:	mov	r1, r4
   3cac0:	mov	r2, sl
   3cac4:	bl	20784 <fputs@plt+0xf39c>
   3cac8:	ldr	r9, [fp, #-56]	; 0xffffffc8
   3cacc:	cmp	r9, #0
   3cad0:	beq	3ccdc <fputs@plt+0x2b8f4>
   3cad4:	add	r4, r4, sl
   3cad8:	ldrb	r0, [r4]
   3cadc:	cmp	r0, #63	; 0x3f
   3cae0:	bne	3cafc <fputs@plt+0x2b714>
   3cae4:	cmp	r9, #2
   3cae8:	blt	3cb14 <fputs@plt+0x2b72c>
   3caec:	add	r0, r4, #1
   3caf0:	sub	r1, fp, #52	; 0x34
   3caf4:	bl	43b8c <fputs@plt+0x327a4>
   3caf8:	b	3cb18 <fputs@plt+0x2b730>
   3cafc:	mov	r0, r8
   3cb00:	mov	r1, r4
   3cb04:	mov	r2, r9
   3cb08:	bl	1a094 <fputs@plt+0x8cac>
   3cb0c:	str	r0, [fp, #-52]	; 0xffffffcc
   3cb10:	b	3cb18 <fputs@plt+0x2b730>
   3cb14:	str	r6, [fp, #-52]	; 0xffffffcc
   3cb18:	add	r4, r4, r9
   3cb1c:	ldr	r0, [r8, #60]	; 0x3c
   3cb20:	ldr	r6, [fp, #-52]	; 0xffffffcc
   3cb24:	sub	r1, r6, #1
   3cb28:	add	r1, r1, r1, lsl #2
   3cb2c:	add	r7, r0, r1, lsl #3
   3cb30:	ldrh	r0, [r7, #8]
   3cb34:	tst	r0, #1
   3cb38:	bne	3ca80 <fputs@plt+0x2b698>
   3cb3c:	tst	r0, #4
   3cb40:	bne	3cbd4 <fputs@plt+0x2b7ec>
   3cb44:	tst	r0, #8
   3cb48:	bne	3cbf0 <fputs@plt+0x2b808>
   3cb4c:	tst	r0, #2
   3cb50:	bne	3cc10 <fputs@plt+0x2b828>
   3cb54:	tst	r0, #16384	; 0x4000
   3cb58:	bne	3cc3c <fputs@plt+0x2b854>
   3cb5c:	str	r5, [sp, #4]
   3cb60:	sub	sl, fp, #84	; 0x54
   3cb64:	mov	r0, sl
   3cb68:	movw	r1, #29376	; 0x72c0
   3cb6c:	movt	r1, #8
   3cb70:	mov	r2, #2
   3cb74:	bl	20784 <fputs@plt+0xf39c>
   3cb78:	ldr	r9, [r7, #12]
   3cb7c:	cmp	r9, #1
   3cb80:	movw	sl, #25619	; 0x6413
   3cb84:	movt	sl, #8
   3cb88:	blt	3cbb4 <fputs@plt+0x2b7cc>
   3cb8c:	add	r7, r7, #16
   3cb90:	mov	r5, #0
   3cb94:	ldr	r0, [r7]
   3cb98:	ldrb	r2, [r0, r5]
   3cb9c:	sub	r0, fp, #84	; 0x54
   3cba0:	mov	r1, sl
   3cba4:	bl	38df0 <fputs@plt+0x27a08>
   3cba8:	add	r5, r5, #1
   3cbac:	cmp	r9, r5
   3cbb0:	bne	3cb94 <fputs@plt+0x2b7ac>
   3cbb4:	sub	r7, fp, #84	; 0x54
   3cbb8:	mov	r0, r7
   3cbbc:	movw	r1, #24801	; 0x60e1
   3cbc0:	movt	r1, #8
   3cbc4:	mov	r2, #1
   3cbc8:	bl	20784 <fputs@plt+0xf39c>
   3cbcc:	ldr	r5, [sp, #4]
   3cbd0:	b	3ca98 <fputs@plt+0x2b6b0>
   3cbd4:	ldrd	r2, [r7]
   3cbd8:	sub	r7, fp, #84	; 0x54
   3cbdc:	mov	r0, r7
   3cbe0:	movw	r1, #25721	; 0x6479
   3cbe4:	movt	r1, #8
   3cbe8:	bl	38df0 <fputs@plt+0x27a08>
   3cbec:	b	3ca98 <fputs@plt+0x2b6b0>
   3cbf0:	vldr	d16, [r7]
   3cbf4:	vmov	r2, r3, d16
   3cbf8:	sub	r7, fp, #84	; 0x54
   3cbfc:	mov	r0, r7
   3cc00:	movw	r1, #21335	; 0x5357
   3cc04:	movt	r1, #8
   3cc08:	bl	38df0 <fputs@plt+0x27a08>
   3cc0c:	b	3ca98 <fputs@plt+0x2b6b0>
   3cc10:	ldrb	r3, [r5, #66]	; 0x42
   3cc14:	cmp	r3, #1
   3cc18:	bne	3cc58 <fputs@plt+0x2b870>
   3cc1c:	ldr	r2, [r7, #12]
   3cc20:	ldr	r3, [r7, #16]
   3cc24:	sub	r7, fp, #84	; 0x54
   3cc28:	mov	r0, r7
   3cc2c:	movw	r1, #25599	; 0x63ff
   3cc30:	movt	r1, #8
   3cc34:	bl	38df0 <fputs@plt+0x27a08>
   3cc38:	b	3ca98 <fputs@plt+0x2b6b0>
   3cc3c:	ldr	r2, [r7]
   3cc40:	sub	r7, fp, #84	; 0x54
   3cc44:	mov	r0, r7
   3cc48:	movw	r1, #25606	; 0x6406
   3cc4c:	movt	r1, #8
   3cc50:	bl	38df0 <fputs@plt+0x27a08>
   3cc54:	b	3ca98 <fputs@plt+0x2b6b0>
   3cc58:	add	r9, sp, #8
   3cc5c:	mov	r0, r9
   3cc60:	mov	r1, #36	; 0x24
   3cc64:	vst1.64	{d8-d9}, [r0], r1
   3cc68:	mov	ip, #0
   3cc6c:	str	ip, [r0]
   3cc70:	add	r0, r9, #16
   3cc74:	vst1.64	{d8-d9}, [r0]
   3cc78:	str	r5, [sp, #40]	; 0x28
   3cc7c:	ldr	r2, [r7, #12]
   3cc80:	ldr	r1, [r7, #16]
   3cc84:	str	ip, [sp]
   3cc88:	mov	r0, r9
   3cc8c:	bl	18c20 <fputs@plt+0x7838>
   3cc90:	mov	r0, r9
   3cc94:	mov	r1, #1
   3cc98:	bl	31690 <fputs@plt+0x202a8>
   3cc9c:	ldr	r2, [sp, #20]
   3cca0:	ldr	r3, [sp, #24]
   3cca4:	sub	r7, fp, #84	; 0x54
   3cca8:	mov	r0, r7
   3ccac:	movw	r1, #25599	; 0x63ff
   3ccb0:	movt	r1, #8
   3ccb4:	bl	38df0 <fputs@plt+0x27a08>
   3ccb8:	mov	r0, r9
   3ccbc:	bl	1862c <fputs@plt+0x7244>
   3ccc0:	b	3ca98 <fputs@plt+0x2b6b0>
   3ccc4:	mov	r0, r4
   3ccc8:	bl	13690 <fputs@plt+0x22a8>
   3cccc:	mov	r2, r0
   3ccd0:	sub	r0, fp, #84	; 0x54
   3ccd4:	mov	r1, r4
   3ccd8:	bl	20784 <fputs@plt+0xf39c>
   3ccdc:	sub	r0, fp, #84	; 0x54
   3cce0:	bl	1581c <fputs@plt+0x4434>
   3cce4:	sub	sp, fp, #48	; 0x30
   3cce8:	vpop	{d8-d9}
   3ccec:	add	sp, sp, #4
   3ccf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ccf4:	push	{r4, sl, fp, lr}
   3ccf8:	add	fp, sp, #8
   3ccfc:	mov	r4, r0
   3cd00:	bl	18e70 <fputs@plt+0x7a88>
   3cd04:	mov	r0, #4
   3cd08:	strh	r0, [r4, #8]
   3cd0c:	mov	r0, r4
   3cd10:	pop	{r4, sl, fp, pc}
   3cd14:	push	{r4, r5, r6, sl, fp, lr}
   3cd18:	add	fp, sp, #16
   3cd1c:	mov	r4, r2
   3cd20:	mov	r5, r1
   3cd24:	mov	r6, r0
   3cd28:	bl	312e0 <fputs@plt+0x1fef8>
   3cd2c:	mov	r0, r6
   3cd30:	mov	r1, r5
   3cd34:	mov	r2, r4
   3cd38:	pop	{r4, r5, r6, sl, fp, lr}
   3cd3c:	b	38e9c <fputs@plt+0x27ab4>
   3cd40:	push	{r4, sl, fp, lr}
   3cd44:	add	fp, sp, #8
   3cd48:	mov	r4, r0
   3cd4c:	ldrb	r3, [r0, #10]
   3cd50:	ldr	r2, [r0, #12]
   3cd54:	ldr	r0, [r0, #16]
   3cd58:	mov	r1, r4
   3cd5c:	bl	31d90 <fputs@plt+0x209a8>
   3cd60:	cmp	r0, #0
   3cd64:	beq	3cd90 <fputs@plt+0x2b9a8>
   3cd68:	ldrb	r3, [r4, #10]
   3cd6c:	ldr	r2, [r4, #12]
   3cd70:	ldr	r0, [r4, #16]
   3cd74:	mov	r1, r4
   3cd78:	bl	32460 <fputs@plt+0x21078>
   3cd7c:	mov	r1, r0
   3cd80:	mov	r0, #8
   3cd84:	cmp	r1, #0
   3cd88:	movweq	r0, #4
   3cd8c:	pop	{r4, sl, fp, pc}
   3cd90:	mov	r0, #0
   3cd94:	pop	{r4, sl, fp, pc}
   3cd98:	b	391f0 <fputs@plt+0x27e08>
   3cd9c:	push	{r4, sl, fp, lr}
   3cda0:	add	fp, sp, #8
   3cda4:	mov	r4, r0
   3cda8:	ldrb	r0, [r0, #8]
   3cdac:	tst	r0, #13
   3cdb0:	bne	3ce08 <fputs@plt+0x2ba20>
   3cdb4:	ldrb	r3, [r4, #10]
   3cdb8:	ldr	r2, [r4, #12]
   3cdbc:	ldr	r0, [r4, #16]
   3cdc0:	mov	r1, r4
   3cdc4:	bl	32460 <fputs@plt+0x21078>
   3cdc8:	cmp	r0, #0
   3cdcc:	beq	3cdf8 <fputs@plt+0x2ba10>
   3cdd0:	mov	r0, r4
   3cdd4:	bl	187bc <fputs@plt+0x73d4>
   3cdd8:	vstr	d0, [r4]
   3cddc:	ldrh	r0, [r4, #8]
   3cde0:	and	r0, r0, #15872	; 0x3e00
   3cde4:	orr	r0, r0, #8
   3cde8:	strh	r0, [r4, #8]
   3cdec:	mov	r0, r4
   3cdf0:	bl	39160 <fputs@plt+0x27d78>
   3cdf4:	b	3ce08 <fputs@plt+0x2ba20>
   3cdf8:	ldrh	r0, [r4, #8]
   3cdfc:	and	r0, r0, #15872	; 0x3e00
   3ce00:	orr	r0, r0, #4
   3ce04:	strh	r0, [r4, #8]
   3ce08:	ldrh	r0, [r4, #8]
   3ce0c:	bic	r0, r0, #18
   3ce10:	strh	r0, [r4, #8]
   3ce14:	pop	{r4, sl, fp, pc}
   3ce18:	push	{r4, r5, r6, sl, fp, lr}
   3ce1c:	add	fp, sp, #16
   3ce20:	vpush	{d8}
   3ce24:	vldr	d16, [pc, #172]	; 3ced8 <fputs@plt+0x2baf0>
   3ce28:	mov	r4, #1
   3ce2c:	vcmpe.f64	d0, d16
   3ce30:	vmrs	APSR_nzcv, fpscr
   3ce34:	bmi	3cec8 <fputs@plt+0x2bae0>
   3ce38:	vmov.f64	d8, d0
   3ce3c:	vldr	d16, [pc, #156]	; 3cee0 <fputs@plt+0x2baf8>
   3ce40:	mvn	r4, #0
   3ce44:	vcmpe.f64	d0, d16
   3ce48:	vmrs	APSR_nzcv, fpscr
   3ce4c:	bgt	3cec8 <fputs@plt+0x2bae0>
   3ce50:	mov	r5, r1
   3ce54:	mov	r6, r0
   3ce58:	vmov	r0, r1, d8
   3ce5c:	bl	7e788 <fputs@plt+0x6d3a0>
   3ce60:	subs	r2, r6, r0
   3ce64:	sbcs	r2, r5, r1
   3ce68:	blt	3cec8 <fputs@plt+0x2bae0>
   3ce6c:	subs	r2, r0, r6
   3ce70:	sbcs	r2, r1, r5
   3ce74:	bge	3ce9c <fputs@plt+0x2bab4>
   3ce78:	eor	r1, r1, #-2147483648	; 0x80000000
   3ce7c:	orrs	r0, r0, r1
   3ce80:	mov	r0, #1
   3ce84:	mov	r4, #1
   3ce88:	mvneq	r4, #0
   3ce8c:	vcmpe.f64	d8, #0.0
   3ce90:	vmrs	APSR_nzcv, fpscr
   3ce94:	movle	r4, r0
   3ce98:	b	3cec8 <fputs@plt+0x2bae0>
   3ce9c:	mov	r0, r6
   3cea0:	mov	r1, r5
   3cea4:	bl	7e608 <fputs@plt+0x6d220>
   3cea8:	vmov	d16, r0, r1
   3ceac:	vcmpe.f64	d16, d8
   3ceb0:	vmrs	APSR_nzcv, fpscr
   3ceb4:	bmi	3cec8 <fputs@plt+0x2bae0>
   3ceb8:	mov	r4, #0
   3cebc:	vcmpe.f64	d16, d8
   3cec0:	vmrs	APSR_nzcv, fpscr
   3cec4:	movwgt	r4, #1
   3cec8:	mov	r0, r4
   3cecc:	vpop	{d8}
   3ced0:	pop	{r4, r5, r6, sl, fp, pc}
   3ced4:	nop	{0}
   3ced8:	andeq	r0, r0, r0
   3cedc:	mvngt	r0, #0
   3cee0:	andeq	r0, r0, r0
   3cee4:	mvnmi	r0, #0
   3cee8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ceec:	add	fp, sp, #28
   3cef0:	sub	sp, sp, #92	; 0x5c
   3cef4:	mov	r5, r2
   3cef8:	mov	r6, r1
   3cefc:	mov	r7, r0
   3cf00:	ldrb	r0, [r2, #4]
   3cf04:	ldrb	r1, [r7, #10]
   3cf08:	cmp	r1, r0
   3cf0c:	bne	3cf38 <fputs@plt+0x2bb50>
   3cf10:	ldr	r1, [r7, #12]
   3cf14:	ldr	r2, [r7, #16]
   3cf18:	ldr	r0, [r5, #8]
   3cf1c:	ldr	r7, [r5, #12]
   3cf20:	ldr	r3, [r6, #12]
   3cf24:	ldr	r6, [r6, #16]
   3cf28:	str	r6, [sp]
   3cf2c:	blx	r7
   3cf30:	sub	sp, fp, #28
   3cf34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cf38:	mov	r8, r3
   3cf3c:	ldr	r1, [r7, #32]
   3cf40:	add	r9, sp, #48	; 0x30
   3cf44:	mov	r0, r9
   3cf48:	mov	r2, #1
   3cf4c:	bl	3bef4 <fputs@plt+0x2ab0c>
   3cf50:	ldr	r1, [r7, #32]
   3cf54:	add	sl, sp, #8
   3cf58:	mov	r0, sl
   3cf5c:	mov	r2, #1
   3cf60:	bl	3bef4 <fputs@plt+0x2ab0c>
   3cf64:	mov	r0, r9
   3cf68:	mov	r1, r7
   3cf6c:	mov	r2, #4096	; 0x1000
   3cf70:	bl	38e9c <fputs@plt+0x27ab4>
   3cf74:	mov	r0, sl
   3cf78:	mov	r1, r6
   3cf7c:	mov	r2, #4096	; 0x1000
   3cf80:	bl	38e9c <fputs@plt+0x27ab4>
   3cf84:	ldrb	r1, [r5, #4]
   3cf88:	mov	r0, r9
   3cf8c:	bl	188e8 <fputs@plt+0x7500>
   3cf90:	mov	r6, r0
   3cf94:	ldrb	r1, [r5, #4]
   3cf98:	ldr	r4, [sp, #60]	; 0x3c
   3cf9c:	mov	r0, sl
   3cfa0:	bl	188e8 <fputs@plt+0x7500>
   3cfa4:	mov	r7, r0
   3cfa8:	ldr	r0, [r5, #8]
   3cfac:	ldr	r5, [r5, #12]
   3cfb0:	ldr	r3, [sp, #20]
   3cfb4:	str	r7, [sp]
   3cfb8:	cmp	r6, #0
   3cfbc:	moveq	r4, r6
   3cfc0:	cmp	r7, #0
   3cfc4:	moveq	r3, r7
   3cfc8:	mov	r1, r4
   3cfcc:	mov	r2, r6
   3cfd0:	blx	r5
   3cfd4:	mov	r5, r0
   3cfd8:	cmp	r8, #0
   3cfdc:	clzne	r0, r6
   3cfe0:	lsrne	r0, r0, #5
   3cfe4:	clzne	r1, r7
   3cfe8:	lsrne	r1, r1, #5
   3cfec:	orrsne	r0, r0, r1
   3cff0:	movne	r0, #7
   3cff4:	strbne	r0, [r8]
   3cff8:	add	r0, sp, #48	; 0x30
   3cffc:	bl	1862c <fputs@plt+0x7244>
   3d000:	add	r0, sp, #8
   3d004:	bl	1862c <fputs@plt+0x7244>
   3d008:	mov	r0, r5
   3d00c:	sub	sp, fp, #28
   3d010:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d014:	push	{r4, r5, fp, lr}
   3d018:	add	fp, sp, #8
   3d01c:	ldr	r4, [r1, #12]
   3d020:	ldr	r1, [r1, #16]
   3d024:	ldr	r5, [r0, #12]
   3d028:	ldr	r0, [r0, #16]
   3d02c:	cmp	r5, r4
   3d030:	mov	r2, r5
   3d034:	movgt	r2, r4
   3d038:	bl	1110c <memcmp@plt>
   3d03c:	cmp	r0, #0
   3d040:	subeq	r0, r5, r4
   3d044:	pop	{r4, r5, fp, pc}
   3d048:	push	{r4, sl, fp, lr}
   3d04c:	add	fp, sp, #8
   3d050:	sub	sp, sp, #16
   3d054:	mov	r4, r0
   3d058:	ldr	r0, [r0, #16]
   3d05c:	ldrd	r2, [r4, #40]	; 0x28
   3d060:	add	ip, sp, #12
   3d064:	mov	r1, #0
   3d068:	stm	sp, {r1, ip}
   3d06c:	mov	r1, #0
   3d070:	bl	39ee8 <fputs@plt+0x28b00>
   3d074:	cmp	r0, #0
   3d078:	beq	3d084 <fputs@plt+0x2bc9c>
   3d07c:	sub	sp, fp, #8
   3d080:	pop	{r4, sl, fp, pc}
   3d084:	ldr	r0, [sp, #12]
   3d088:	cmp	r0, #0
   3d08c:	beq	3d0a4 <fputs@plt+0x2bcbc>
   3d090:	movw	r0, #5479	; 0x1567
   3d094:	movt	r0, #1
   3d098:	bl	27628 <fputs@plt+0x16240>
   3d09c:	sub	sp, fp, #8
   3d0a0:	pop	{r4, sl, fp, pc}
   3d0a4:	mov	r0, #0
   3d0a8:	str	r0, [r4, #56]	; 0x38
   3d0ac:	strb	r0, [r4, #3]
   3d0b0:	sub	sp, fp, #8
   3d0b4:	pop	{r4, sl, fp, pc}
   3d0b8:	ldrb	r0, [r0, #66]	; 0x42
   3d0bc:	subs	r0, r0, #1
   3d0c0:	movwne	r0, #1
   3d0c4:	bx	lr
   3d0c8:	push	{r4, sl, fp, lr}
   3d0cc:	add	fp, sp, #8
   3d0d0:	sub	sp, sp, #8
   3d0d4:	mov	r4, r0
   3d0d8:	ldr	r0, [r0, #16]
   3d0dc:	add	r1, sp, #4
   3d0e0:	bl	3d104 <fputs@plt+0x2bd1c>
   3d0e4:	mov	r1, #0
   3d0e8:	str	r1, [r4, #56]	; 0x38
   3d0ec:	ldr	r1, [sp, #4]
   3d0f0:	cmp	r1, #0
   3d0f4:	movne	r1, #1
   3d0f8:	strbne	r1, [r4, #2]
   3d0fc:	sub	sp, fp, #8
   3d100:	pop	{r4, sl, fp, pc}
   3d104:	push	{r4, r5, fp, lr}
   3d108:	add	fp, sp, #8
   3d10c:	mov	r4, r1
   3d110:	mov	r5, r0
   3d114:	ldrb	r0, [r0, #66]	; 0x42
   3d118:	cmp	r0, #3
   3d11c:	bcc	3d13c <fputs@plt+0x2bd54>
   3d120:	mov	r0, r5
   3d124:	bl	3d154 <fputs@plt+0x2bd6c>
   3d128:	cmp	r0, #0
   3d12c:	beq	3d13c <fputs@plt+0x2bd54>
   3d130:	mov	r1, #1
   3d134:	str	r1, [r4]
   3d138:	pop	{r4, r5, fp, pc}
   3d13c:	ldrb	r0, [r5, #66]	; 0x42
   3d140:	subs	r1, r0, #1
   3d144:	movwne	r1, #1
   3d148:	mov	r0, #0
   3d14c:	str	r1, [r4]
   3d150:	pop	{r4, r5, fp, pc}
   3d154:	push	{r4, r5, fp, lr}
   3d158:	add	fp, sp, #8
   3d15c:	sub	sp, sp, #16
   3d160:	mov	r4, r0
   3d164:	ldrb	r0, [r0, #66]	; 0x42
   3d168:	cmp	r0, #4
   3d16c:	bne	3d17c <fputs@plt+0x2bd94>
   3d170:	ldr	r0, [r4, #60]	; 0x3c
   3d174:	sub	sp, fp, #8
   3d178:	pop	{r4, r5, fp, pc}
   3d17c:	mov	r5, #0
   3d180:	strb	r5, [r4, #66]	; 0x42
   3d184:	ldr	r2, [r4, #40]	; 0x28
   3d188:	ldr	r3, [r4, #44]	; 0x2c
   3d18c:	ldr	r1, [r4, #48]	; 0x30
   3d190:	add	r0, sp, #12
   3d194:	str	r5, [sp]
   3d198:	str	r0, [sp, #4]
   3d19c:	mov	r0, r4
   3d1a0:	bl	3d1f0 <fputs@plt+0x2be08>
   3d1a4:	cmp	r0, #0
   3d1a8:	beq	3d1b4 <fputs@plt+0x2bdcc>
   3d1ac:	sub	sp, fp, #8
   3d1b0:	pop	{r4, r5, fp, pc}
   3d1b4:	ldr	r0, [r4, #48]	; 0x30
   3d1b8:	bl	14294 <fputs@plt+0x2eac>
   3d1bc:	str	r5, [r4, #48]	; 0x30
   3d1c0:	ldr	r0, [r4, #60]	; 0x3c
   3d1c4:	ldr	r1, [sp, #12]
   3d1c8:	orrs	r0, r0, r1
   3d1cc:	str	r0, [r4, #60]	; 0x3c
   3d1d0:	beq	3d1e4 <fputs@plt+0x2bdfc>
   3d1d4:	ldrb	r0, [r4, #66]	; 0x42
   3d1d8:	cmp	r0, #1
   3d1dc:	moveq	r0, #2
   3d1e0:	strbeq	r0, [r4, #66]	; 0x42
   3d1e4:	mov	r0, #0
   3d1e8:	sub	sp, fp, #8
   3d1ec:	pop	{r4, r5, fp, pc}
   3d1f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d1f4:	add	fp, sp, #28
   3d1f8:	sub	sp, sp, #220	; 0xdc
   3d1fc:	mov	r8, r3
   3d200:	mov	r6, r2
   3d204:	mov	r4, r0
   3d208:	mov	r0, #0
   3d20c:	str	r0, [sp, #12]
   3d210:	ldr	r9, [fp, #12]
   3d214:	ldr	sl, [fp, #8]
   3d218:	cmp	r1, #0
   3d21c:	beq	3d2a4 <fputs@plt+0x2bebc>
   3d220:	mov	r7, r1
   3d224:	ldr	r0, [r4, #72]	; 0x48
   3d228:	add	r1, sp, #16
   3d22c:	add	r3, sp, #12
   3d230:	mov	r2, #200	; 0xc8
   3d234:	bl	3a4c4 <fputs@plt+0x290dc>
   3d238:	cmp	r0, #0
   3d23c:	beq	3d2c4 <fputs@plt+0x2bedc>
   3d240:	mov	r5, r0
   3d244:	ldr	r0, [r4, #72]	; 0x48
   3d248:	mov	r1, r6
   3d24c:	mov	r2, r7
   3d250:	mov	r3, r5
   3d254:	bl	3a550 <fputs@plt+0x29168>
   3d258:	ldrh	r0, [r5, #8]
   3d25c:	cmp	r0, #0
   3d260:	beq	3d2cc <fputs@plt+0x2bee4>
   3d264:	ldr	r7, [sp, #12]
   3d268:	str	sl, [sp]
   3d26c:	str	r9, [sp, #4]
   3d270:	mov	r0, r4
   3d274:	mov	r1, r5
   3d278:	mov	r2, r6
   3d27c:	mov	r3, r8
   3d280:	bl	39ee8 <fputs@plt+0x28b00>
   3d284:	mov	r5, r0
   3d288:	cmp	r7, #0
   3d28c:	beq	3d2e8 <fputs@plt+0x2bf00>
   3d290:	ldr	r0, [r4, #72]	; 0x48
   3d294:	ldr	r0, [r0, #12]
   3d298:	mov	r1, r7
   3d29c:	bl	13ddc <fputs@plt+0x29f4>
   3d2a0:	b	3d2e8 <fputs@plt+0x2bf00>
   3d2a4:	str	sl, [sp]
   3d2a8:	str	r9, [sp, #4]
   3d2ac:	mov	r0, r4
   3d2b0:	mov	r1, #0
   3d2b4:	mov	r2, r6
   3d2b8:	mov	r3, r8
   3d2bc:	bl	39ee8 <fputs@plt+0x28b00>
   3d2c0:	b	3d2e4 <fputs@plt+0x2befc>
   3d2c4:	mov	r5, #7
   3d2c8:	b	3d2e8 <fputs@plt+0x2bf00>
   3d2cc:	ldr	r0, [r4, #72]	; 0x48
   3d2d0:	ldr	r0, [r0, #12]
   3d2d4:	ldr	r1, [sp, #12]
   3d2d8:	bl	13ddc <fputs@plt+0x29f4>
   3d2dc:	movw	r0, #56571	; 0xdcfb
   3d2e0:	bl	27628 <fputs@plt+0x16240>
   3d2e4:	mov	r5, r0
   3d2e8:	mov	r0, r5
   3d2ec:	sub	sp, fp, #28
   3d2f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d2f4:	ldrsb	r2, [r0, #68]	; 0x44
   3d2f8:	add	r2, r0, r2, lsl #2
   3d2fc:	ldr	r2, [r2, #120]	; 0x78
   3d300:	ldr	r2, [r2, #60]	; 0x3c
   3d304:	ldr	r3, [r0, #24]
   3d308:	sub	r2, r2, r3
   3d30c:	ldrh	r3, [r0, #32]
   3d310:	cmp	r2, r3
   3d314:	movhi	r2, r3
   3d318:	str	r2, [r1]
   3d31c:	ldr	r0, [r0, #24]
   3d320:	bx	lr
   3d324:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3d328:	add	fp, sp, #24
   3d32c:	mov	r7, r3
   3d330:	mov	r5, r2
   3d334:	mov	r9, r1
   3d338:	mov	r4, r0
   3d33c:	ldr	r8, [fp, #8]
   3d340:	mov	r0, #1
   3d344:	strh	r0, [r8, #8]
   3d348:	add	r1, r2, #2
   3d34c:	mov	r0, r8
   3d350:	bl	31d60 <fputs@plt+0x20978>
   3d354:	mov	r6, r0
   3d358:	cmp	r0, #0
   3d35c:	beq	3d368 <fputs@plt+0x2bf80>
   3d360:	mov	r0, r6
   3d364:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3d368:	ldr	r3, [r8, #16]
   3d36c:	mov	r0, r4
   3d370:	mov	r1, r9
   3d374:	mov	r2, r5
   3d378:	cmp	r7, #0
   3d37c:	beq	3d388 <fputs@plt+0x2bfa0>
   3d380:	bl	2deb0 <fputs@plt+0x1cac8>
   3d384:	b	3d38c <fputs@plt+0x2bfa4>
   3d388:	bl	1b39c <fputs@plt+0x9fb4>
   3d38c:	mov	r6, r0
   3d390:	cmp	r0, #0
   3d394:	beq	3d3a8 <fputs@plt+0x2bfc0>
   3d398:	mov	r0, r8
   3d39c:	bl	1862c <fputs@plt+0x7244>
   3d3a0:	mov	r0, r6
   3d3a4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3d3a8:	ldr	r0, [r8, #16]
   3d3ac:	mov	r6, #0
   3d3b0:	strb	r6, [r0, r5]
   3d3b4:	ldr	r0, [r8, #16]
   3d3b8:	add	r0, r5, r0
   3d3bc:	strb	r6, [r0, #1]
   3d3c0:	str	r5, [r8, #12]
   3d3c4:	mov	r0, #528	; 0x210
   3d3c8:	strh	r0, [r8, #8]
   3d3cc:	mov	r0, r6
   3d3d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3d3d4:	push	{r4, sl, fp, lr}
   3d3d8:	add	fp, sp, #8
   3d3dc:	mov	r4, r2
   3d3e0:	ldr	r2, [r0]
   3d3e4:	ldr	r0, [r0, #4]
   3d3e8:	rev	r3, r2
   3d3ec:	rev	r0, r0
   3d3f0:	stm	r4, {r0, r3}
   3d3f4:	mov	r2, #4
   3d3f8:	cmp	r1, #6
   3d3fc:	beq	3d414 <fputs@plt+0x2c02c>
   3d400:	vmov	d0, r0, r3
   3d404:	bl	20824 <fputs@plt+0xf43c>
   3d408:	mov	r2, #1
   3d40c:	cmp	r0, #0
   3d410:	movweq	r2, #8
   3d414:	strh	r2, [r4, #8]
   3d418:	pop	{r4, sl, fp, pc}
   3d41c:	push	{fp, lr}
   3d420:	mov	fp, sp
   3d424:	sub	sp, sp, #12
   3d428:	mov	lr, #0
   3d42c:	cmp	lr, r3, lsr #24
   3d430:	beq	3d470 <fputs@plt+0x2c088>
   3d434:	strb	r2, [r0, #8]
   3d438:	lsr	r1, r2, #8
   3d43c:	orr	ip, r1, r3, lsl #24
   3d440:	lsr	r2, r3, #8
   3d444:	mov	r3, #7
   3d448:	orr	r1, ip, #128	; 0x80
   3d44c:	strb	r1, [r0, r3]
   3d450:	lsr	r1, ip, #7
   3d454:	orr	ip, r1, r2, lsl #25
   3d458:	sub	r3, r3, #1
   3d45c:	lsr	r2, r2, #7
   3d460:	cmn	r3, #1
   3d464:	bne	3d448 <fputs@plt+0x2c060>
   3d468:	mov	lr, #9
   3d46c:	b	3d4c4 <fputs@plt+0x2c0dc>
   3d470:	add	ip, sp, #2
   3d474:	orr	r1, r2, #128	; 0x80
   3d478:	strb	r1, [ip, lr]
   3d47c:	lsr	r1, r2, #7
   3d480:	orr	r2, r1, r3, lsl #25
   3d484:	orr	r1, r2, r3, lsr #7
   3d488:	add	lr, lr, #1
   3d48c:	lsr	r3, r3, #7
   3d490:	cmp	r1, #0
   3d494:	bne	3d474 <fputs@plt+0x2c08c>
   3d498:	ldrb	r1, [sp, #2]
   3d49c:	and	r1, r1, #127	; 0x7f
   3d4a0:	strb	r1, [sp, #2]
   3d4a4:	add	r2, ip, lr
   3d4a8:	mov	r3, #0
   3d4ac:	mvn	r1, r3
   3d4b0:	ldrb	r1, [r1, r2]
   3d4b4:	strb	r1, [r0, r3]
   3d4b8:	add	r3, r3, #1
   3d4bc:	cmp	lr, r3
   3d4c0:	bne	3d4ac <fputs@plt+0x2c0c4>
   3d4c4:	mov	r0, lr
   3d4c8:	mov	sp, fp
   3d4cc:	pop	{fp, pc}
   3d4d0:	push	{r4, r5, fp, lr}
   3d4d4:	add	fp, sp, #8
   3d4d8:	sub	sp, sp, #8
   3d4dc:	mov	r4, r0
   3d4e0:	ldrb	r0, [r0, #66]	; 0x42
   3d4e4:	cmp	r0, #3
   3d4e8:	bcc	3d508 <fputs@plt+0x2c120>
   3d4ec:	cmp	r0, #4
   3d4f0:	bne	3d500 <fputs@plt+0x2c118>
   3d4f4:	ldr	r0, [r4, #60]	; 0x3c
   3d4f8:	sub	sp, fp, #8
   3d4fc:	pop	{r4, r5, fp, pc}
   3d500:	mov	r0, r4
   3d504:	bl	2f670 <fputs@plt+0x1e288>
   3d508:	ldrsb	r0, [r4, #68]	; 0x44
   3d50c:	cmp	r0, #0
   3d510:	bmi	3d5a8 <fputs@plt+0x2c1c0>
   3d514:	beq	3d53c <fputs@plt+0x2c154>
   3d518:	sub	r1, r0, #1
   3d51c:	strb	r1, [r4, #68]	; 0x44
   3d520:	sxtb	r0, r0
   3d524:	add	r0, r4, r0, lsl #2
   3d528:	ldr	r0, [r0, #120]	; 0x78
   3d52c:	bl	2c9b8 <fputs@plt+0x1b5d0>
   3d530:	ldrb	r0, [r4, #68]	; 0x44
   3d534:	cmp	r0, #0
   3d538:	bne	3d518 <fputs@plt+0x2c130>
   3d53c:	ldr	r1, [r4, #120]	; 0x78
   3d540:	ldrb	r0, [r1]
   3d544:	cmp	r0, #0
   3d548:	beq	3d598 <fputs@plt+0x2c1b0>
   3d54c:	ldrb	r0, [r1, #2]
   3d550:	ldr	r2, [r4, #72]	; 0x48
   3d554:	clz	r2, r2
   3d558:	lsr	r2, r2, #5
   3d55c:	cmp	r2, r0
   3d560:	bne	3d598 <fputs@plt+0x2c1b0>
   3d564:	mov	r0, #0
   3d568:	strh	r0, [r4, #34]	; 0x22
   3d56c:	strh	r0, [r4, #80]	; 0x50
   3d570:	ldrb	r2, [r4, #64]	; 0x40
   3d574:	and	r2, r2, #241	; 0xf1
   3d578:	strb	r2, [r4, #64]	; 0x40
   3d57c:	ldrh	r2, [r1, #18]
   3d580:	cmp	r2, #0
   3d584:	beq	3d5fc <fputs@plt+0x2c214>
   3d588:	mov	r1, #1
   3d58c:	strb	r1, [r4, #66]	; 0x42
   3d590:	sub	sp, fp, #8
   3d594:	pop	{r4, r5, fp, pc}
   3d598:	movw	r0, #60698	; 0xed1a
   3d59c:	sub	sp, fp, #8
   3d5a0:	pop	{r4, r5, fp, lr}
   3d5a4:	b	27628 <fputs@plt+0x16240>
   3d5a8:	ldr	r1, [r4, #52]	; 0x34
   3d5ac:	cmp	r1, #0
   3d5b0:	beq	3d608 <fputs@plt+0x2c220>
   3d5b4:	ldr	r0, [r4]
   3d5b8:	ldr	r0, [r0, #4]
   3d5bc:	ldrb	r2, [r4, #65]	; 0x41
   3d5c0:	str	r2, [sp]
   3d5c4:	add	r2, r4, #120	; 0x78
   3d5c8:	mov	r5, #0
   3d5cc:	mov	r3, #0
   3d5d0:	bl	3d6fc <fputs@plt+0x2c314>
   3d5d4:	cmp	r0, #0
   3d5d8:	beq	3d5e8 <fputs@plt+0x2c200>
   3d5dc:	strb	r5, [r4, #66]	; 0x42
   3d5e0:	sub	sp, fp, #8
   3d5e4:	pop	{r4, r5, fp, pc}
   3d5e8:	strb	r5, [r4, #68]	; 0x44
   3d5ec:	ldr	r0, [r4, #120]	; 0x78
   3d5f0:	ldrb	r0, [r0, #2]
   3d5f4:	strb	r0, [r4, #69]	; 0x45
   3d5f8:	b	3d53c <fputs@plt+0x2c154>
   3d5fc:	ldrb	r0, [r1, #4]
   3d600:	cmp	r0, #0
   3d604:	beq	3d618 <fputs@plt+0x2c230>
   3d608:	mov	r0, #0
   3d60c:	strb	r0, [r4, #66]	; 0x42
   3d610:	sub	sp, fp, #8
   3d614:	pop	{r4, r5, fp, pc}
   3d618:	ldr	r0, [r1, #84]	; 0x54
   3d61c:	cmp	r0, #1
   3d620:	bne	3d654 <fputs@plt+0x2c26c>
   3d624:	ldr	r0, [r1, #56]	; 0x38
   3d628:	ldrb	r1, [r1, #5]
   3d62c:	add	r0, r1, r0
   3d630:	add	r0, r0, #8
   3d634:	bl	246f8 <fputs@plt+0x13310>
   3d638:	mov	r1, r0
   3d63c:	mov	r0, #1
   3d640:	strb	r0, [r4, #66]	; 0x42
   3d644:	mov	r0, r4
   3d648:	sub	sp, fp, #8
   3d64c:	pop	{r4, r5, fp, lr}
   3d650:	b	3d688 <fputs@plt+0x2c2a0>
   3d654:	movw	r0, #60709	; 0xed25
   3d658:	b	3d59c <fputs@plt+0x2c1b4>
   3d65c:	mov	r1, #0
   3d660:	strh	r1, [r0, #34]	; 0x22
   3d664:	ldrb	r1, [r0, #64]	; 0x40
   3d668:	and	r1, r1, #249	; 0xf9
   3d66c:	strb	r1, [r0, #64]	; 0x40
   3d670:	ldrsb	r1, [r0, #68]	; 0x44
   3d674:	sub	r2, r1, #1
   3d678:	strb	r2, [r0, #68]	; 0x44
   3d67c:	add	r0, r0, r1, lsl #2
   3d680:	ldr	r0, [r0, #120]	; 0x78
   3d684:	b	2c9b8 <fputs@plt+0x1b5d0>
   3d688:	push	{fp, lr}
   3d68c:	mov	fp, sp
   3d690:	sub	sp, sp, #8
   3d694:	mov	r3, r0
   3d698:	ldrsb	r0, [r0, #68]	; 0x44
   3d69c:	cmp	r0, #19
   3d6a0:	blt	3d6b4 <fputs@plt+0x2c2cc>
   3d6a4:	movw	r0, #60571	; 0xec9b
   3d6a8:	mov	sp, fp
   3d6ac:	pop	{fp, lr}
   3d6b0:	b	27628 <fputs@plt+0x16240>
   3d6b4:	mov	ip, #0
   3d6b8:	strh	ip, [r3, #34]	; 0x22
   3d6bc:	add	r0, r0, #1
   3d6c0:	strb	r0, [r3, #68]	; 0x44
   3d6c4:	ldrb	r2, [r3, #64]	; 0x40
   3d6c8:	and	r2, r2, #249	; 0xf9
   3d6cc:	strb	r2, [r3, #64]	; 0x40
   3d6d0:	sxtb	r2, r0
   3d6d4:	add	lr, r3, r2, lsl #1
   3d6d8:	ldr	r0, [r3, #4]
   3d6dc:	strh	ip, [lr, #80]	; 0x50
   3d6e0:	ldrb	ip, [r3, #65]	; 0x41
   3d6e4:	str	ip, [sp]
   3d6e8:	add	r2, r3, r2, lsl #2
   3d6ec:	add	r2, r2, #120	; 0x78
   3d6f0:	bl	3d6fc <fputs@plt+0x2c314>
   3d6f4:	mov	sp, fp
   3d6f8:	pop	{fp, pc}
   3d6fc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3d700:	add	fp, sp, #24
   3d704:	sub	sp, sp, #8
   3d708:	mov	r4, r3
   3d70c:	mov	r8, r2
   3d710:	mov	r5, r1
   3d714:	mov	r7, r0
   3d718:	bl	2cc34 <fputs@plt+0x1b84c>
   3d71c:	cmp	r0, r5
   3d720:	bcs	3d734 <fputs@plt+0x2c34c>
   3d724:	movw	r0, #57791	; 0xe1bf
   3d728:	bl	27628 <fputs@plt+0x16240>
   3d72c:	mov	r6, r0
   3d730:	b	3d754 <fputs@plt+0x2c36c>
   3d734:	ldr	r3, [fp, #8]
   3d738:	ldr	r0, [r7]
   3d73c:	add	r2, sp, #4
   3d740:	mov	r1, r5
   3d744:	bl	17368 <fputs@plt+0x5f80>
   3d748:	mov	r6, r0
   3d74c:	cmp	r0, #0
   3d750:	beq	3d774 <fputs@plt+0x2c38c>
   3d754:	cmp	r4, #0
   3d758:	beq	3d768 <fputs@plt+0x2c380>
   3d75c:	ldrb	r0, [r4, #68]	; 0x44
   3d760:	sub	r0, r0, #1
   3d764:	strb	r0, [r4, #68]	; 0x44
   3d768:	mov	r0, r6
   3d76c:	sub	sp, fp, #24
   3d770:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3d774:	ldr	r6, [sp, #4]
   3d778:	mov	r0, r6
   3d77c:	bl	27e0c <fputs@plt+0x16a24>
   3d780:	str	r0, [r8]
   3d784:	ldrb	r0, [r0]
   3d788:	cmp	r0, #0
   3d78c:	beq	3d7d4 <fputs@plt+0x2c3ec>
   3d790:	mov	r6, #0
   3d794:	cmp	r4, #0
   3d798:	beq	3d768 <fputs@plt+0x2c380>
   3d79c:	ldr	r0, [r8]
   3d7a0:	ldrh	r1, [r0, #18]
   3d7a4:	cmp	r1, #0
   3d7a8:	beq	3d7bc <fputs@plt+0x2c3d4>
   3d7ac:	ldrb	r1, [r4, #69]	; 0x45
   3d7b0:	ldrb	r0, [r0, #2]
   3d7b4:	cmp	r0, r1
   3d7b8:	beq	3d768 <fputs@plt+0x2c380>
   3d7bc:	movw	r0, #57813	; 0xe1d5
   3d7c0:	bl	27628 <fputs@plt+0x16240>
   3d7c4:	mov	r6, r0
   3d7c8:	ldr	r0, [r8]
   3d7cc:	bl	2c348 <fputs@plt+0x1af60>
   3d7d0:	b	3d75c <fputs@plt+0x2c374>
   3d7d4:	mov	r0, r6
   3d7d8:	mov	r1, r5
   3d7dc:	mov	r2, r7
   3d7e0:	bl	2c758 <fputs@plt+0x1b370>
   3d7e4:	ldr	r0, [r8]
   3d7e8:	bl	27e18 <fputs@plt+0x16a30>
   3d7ec:	cmp	r0, #0
   3d7f0:	beq	3d790 <fputs@plt+0x2c3a8>
   3d7f4:	mov	r6, r0
   3d7f8:	ldr	r0, [r8]
   3d7fc:	bl	2c348 <fputs@plt+0x1af60>
   3d800:	b	3d754 <fputs@plt+0x2c36c>
   3d804:	push	{r4, r5, r6, sl, fp, lr}
   3d808:	add	fp, sp, #16
   3d80c:	sub	sp, sp, #32
   3d810:	mov	r4, r0
   3d814:	add	r5, r0, #8
   3d818:	vld1.32	{d16-d17}, [r5]
   3d81c:	add	r0, sp, #16
   3d820:	vst1.64	{d16-d17}, [r0]
   3d824:	add	r0, r4, #40	; 0x28
   3d828:	vld1.32	{d16-d17}, [r0]
   3d82c:	mov	r1, #8
   3d830:	mov	r6, sp
   3d834:	vst1.64	{d16-d17}, [r6], r1
   3d838:	bl	3d8d4 <fputs@plt+0x2c4ec>
   3d83c:	add	r0, r4, #24
   3d840:	bl	3d8e0 <fputs@plt+0x2c4f8>
   3d844:	ldr	r6, [r6]
   3d848:	cmp	r6, #0
   3d84c:	beq	3d860 <fputs@plt+0x2c478>
   3d850:	ldr	r1, [r6, #8]
   3d854:	mov	r0, #0
   3d858:	bl	13ba4 <fputs@plt+0x27bc>
   3d85c:	b	3d844 <fputs@plt+0x2c45c>
   3d860:	mov	r0, sp
   3d864:	bl	3d8e0 <fputs@plt+0x2c4f8>
   3d868:	mov	r0, r5
   3d86c:	bl	3d8d4 <fputs@plt+0x2c4ec>
   3d870:	ldr	r5, [sp, #24]
   3d874:	cmp	r5, #0
   3d878:	beq	3d894 <fputs@plt+0x2c4ac>
   3d87c:	ldr	r1, [r5, #8]
   3d880:	mov	r0, #0
   3d884:	bl	13c04 <fputs@plt+0x281c>
   3d888:	ldr	r5, [r5]
   3d88c:	cmp	r5, #0
   3d890:	bne	3d87c <fputs@plt+0x2c494>
   3d894:	add	r0, sp, #16
   3d898:	bl	3d8e0 <fputs@plt+0x2c4f8>
   3d89c:	add	r0, r4, #56	; 0x38
   3d8a0:	bl	3d8e0 <fputs@plt+0x2c4f8>
   3d8a4:	mov	r0, #0
   3d8a8:	str	r0, [r4, #72]	; 0x48
   3d8ac:	ldrh	r0, [r4, #78]	; 0x4e
   3d8b0:	tst	r0, #1
   3d8b4:	beq	3d8cc <fputs@plt+0x2c4e4>
   3d8b8:	bic	r0, r0, #1
   3d8bc:	strh	r0, [r4, #78]	; 0x4e
   3d8c0:	ldr	r0, [r4, #4]
   3d8c4:	add	r0, r0, #1
   3d8c8:	str	r0, [r4, #4]
   3d8cc:	sub	sp, fp, #16
   3d8d0:	pop	{r4, r5, r6, sl, fp, pc}
   3d8d4:	vmov.i32	q8, #0	; 0x00000000
   3d8d8:	vst1.32	{d16-d17}, [r0]
   3d8dc:	bx	lr
   3d8e0:	push	{r4, r5, r6, r7, fp, lr}
   3d8e4:	add	fp, sp, #16
   3d8e8:	mov	r4, r0
   3d8ec:	ldr	r5, [r0, #8]
   3d8f0:	ldr	r0, [r0, #12]
   3d8f4:	mov	r6, #0
   3d8f8:	str	r6, [r4, #8]
   3d8fc:	bl	14294 <fputs@plt+0x2eac>
   3d900:	str	r6, [r4]
   3d904:	str	r6, [r4, #12]
   3d908:	cmp	r5, #0
   3d90c:	beq	3d928 <fputs@plt+0x2c540>
   3d910:	ldr	r7, [r5]
   3d914:	mov	r0, r5
   3d918:	bl	14294 <fputs@plt+0x2eac>
   3d91c:	cmp	r7, #0
   3d920:	mov	r5, r7
   3d924:	bne	3d910 <fputs@plt+0x2c528>
   3d928:	str	r6, [r4, #4]
   3d92c:	pop	{r4, r5, r6, r7, fp, pc}
   3d930:	vmov.i32	q8, #0	; 0x00000000
   3d934:	mov	r1, #64	; 0x40
   3d938:	mov	r2, r0
   3d93c:	vst1.64	{d16-d17}, [r2], r1
   3d940:	mov	r1, #0
   3d944:	str	r1, [r2]
   3d948:	add	r1, r0, #48	; 0x30
   3d94c:	vst1.64	{d16-d17}, [r1]
   3d950:	add	r1, r0, #32
   3d954:	vst1.64	{d16-d17}, [r1]
   3d958:	add	r0, r0, #16
   3d95c:	vst1.64	{d16-d17}, [r0]
   3d960:	bx	lr
   3d964:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3d968:	add	fp, sp, #24
   3d96c:	mov	r8, r3
   3d970:	mov	r5, r2
   3d974:	mov	r4, r1
   3d978:	mov	r9, r0
   3d97c:	ldr	r7, [r0, #4]
   3d980:	cmp	r2, #0
   3d984:	beq	3d99c <fputs@plt+0x2c5b4>
   3d988:	mov	r0, r7
   3d98c:	bl	3da54 <fputs@plt+0x2c66c>
   3d990:	ldr	r0, [r7, #80]	; 0x50
   3d994:	cmp	r0, #0
   3d998:	beq	3da4c <fputs@plt+0x2c664>
   3d99c:	ldr	r6, [fp, #8]
   3d9a0:	cmp	r4, #1
   3d9a4:	bne	3d9bc <fputs@plt+0x2c5d4>
   3d9a8:	mov	r0, r7
   3d9ac:	bl	2cc34 <fputs@plt+0x1b84c>
   3d9b0:	mov	r4, r0
   3d9b4:	cmp	r0, #0
   3d9b8:	movwne	r4, #1
   3d9bc:	str	r8, [r6, #72]	; 0x48
   3d9c0:	mov	r0, #255	; 0xff
   3d9c4:	strb	r0, [r6, #68]	; 0x44
   3d9c8:	str	r4, [r6, #52]	; 0x34
   3d9cc:	str	r9, [r6]
   3d9d0:	str	r7, [r6, #4]
   3d9d4:	cmp	r5, #0
   3d9d8:	clz	r0, r5
   3d9dc:	movwne	r5, #1
   3d9e0:	strb	r5, [r6, #64]	; 0x40
   3d9e4:	lsr	r0, r0, #5
   3d9e8:	lsl	r0, r0, #1
   3d9ec:	strb	r0, [r6, #65]	; 0x41
   3d9f0:	ldr	r0, [r7, #8]
   3d9f4:	cmp	r0, #0
   3d9f8:	bne	3da0c <fputs@plt+0x2c624>
   3d9fc:	b	3da34 <fputs@plt+0x2c64c>
   3da00:	ldr	r0, [r0, #8]
   3da04:	cmp	r0, #0
   3da08:	beq	3da34 <fputs@plt+0x2c64c>
   3da0c:	ldr	r1, [r0, #52]	; 0x34
   3da10:	cmp	r1, r4
   3da14:	bne	3da00 <fputs@plt+0x2c618>
   3da18:	ldrb	r1, [r0, #64]	; 0x40
   3da1c:	orr	r1, r1, #32
   3da20:	strb	r1, [r0, #64]	; 0x40
   3da24:	ldrb	r1, [r6, #64]	; 0x40
   3da28:	orr	r1, r1, #32
   3da2c:	strb	r1, [r6, #64]	; 0x40
   3da30:	b	3da00 <fputs@plt+0x2c618>
   3da34:	ldr	r0, [r7, #8]
   3da38:	str	r0, [r6, #8]
   3da3c:	str	r6, [r7, #8]
   3da40:	mov	r0, #0
   3da44:	strb	r0, [r6, #66]	; 0x42
   3da48:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3da4c:	mov	r0, #7
   3da50:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3da54:	push	{r4, sl, fp, lr}
   3da58:	add	fp, sp, #8
   3da5c:	mov	r4, r0
   3da60:	ldr	r0, [r0, #80]	; 0x50
   3da64:	cmp	r0, #0
   3da68:	beq	3da70 <fputs@plt+0x2c688>
   3da6c:	pop	{r4, sl, fp, pc}
   3da70:	ldr	r0, [r4, #32]
   3da74:	bl	286dc <fputs@plt+0x172f4>
   3da78:	str	r0, [r4, #80]	; 0x50
   3da7c:	cmp	r0, #0
   3da80:	popeq	{r4, sl, fp, pc}
   3da84:	mov	r1, #0
   3da88:	str	r1, [r0, #4]
   3da8c:	str	r1, [r0]
   3da90:	ldr	r0, [r4, #80]	; 0x50
   3da94:	add	r0, r0, #4
   3da98:	str	r0, [r4, #80]	; 0x50
   3da9c:	pop	{r4, sl, fp, pc}
   3daa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3daa4:	add	fp, sp, #28
   3daa8:	sub	sp, sp, #36	; 0x24
   3daac:	mov	r9, r2
   3dab0:	mov	r8, r1
   3dab4:	mov	r6, r0
   3dab8:	ldr	r7, [r0, #4]
   3dabc:	ldrb	r0, [r7, #17]
   3dac0:	cmp	r0, #0
   3dac4:	beq	3dbbc <fputs@plt+0x2c7d4>
   3dac8:	mov	r0, r7
   3dacc:	bl	2d95c <fputs@plt+0x1c574>
   3dad0:	add	r2, sp, #28
   3dad4:	mov	r0, r6
   3dad8:	mov	r1, #4
   3dadc:	bl	172e4 <fputs@plt+0x5efc>
   3dae0:	movw	r0, #41896	; 0xa3a8
   3dae4:	movt	r0, #9
   3dae8:	ldr	r5, [r0]
   3daec:	ldr	r0, [sp, #28]
   3daf0:	add	r4, r0, #1
   3daf4:	b	3dafc <fputs@plt+0x2c714>
   3daf8:	add	r4, r4, #1
   3dafc:	mov	r0, r7
   3db00:	mov	r1, r4
   3db04:	bl	2d97c <fputs@plt+0x1c594>
   3db08:	sub	r1, r4, #1
   3db0c:	cmp	r4, r0
   3db10:	beq	3daf8 <fputs@plt+0x2c710>
   3db14:	ldr	r0, [r7, #32]
   3db18:	udiv	r0, r5, r0
   3db1c:	cmp	r1, r0
   3db20:	beq	3daf8 <fputs@plt+0x2c710>
   3db24:	str	r4, [sp, #28]
   3db28:	mov	r0, #1
   3db2c:	str	r0, [sp]
   3db30:	add	r1, sp, #16
   3db34:	add	r2, sp, #20
   3db38:	mov	r0, r7
   3db3c:	mov	r3, r4
   3db40:	bl	2e4d8 <fputs@plt+0x1d0f0>
   3db44:	mov	r5, r0
   3db48:	str	r0, [sp, #24]
   3db4c:	cmp	r0, #0
   3db50:	bne	3dc70 <fputs@plt+0x2c888>
   3db54:	ldr	sl, [sp, #20]
   3db58:	cmp	sl, r4
   3db5c:	bne	3dc18 <fputs@plt+0x2c830>
   3db60:	ldr	r0, [sp, #16]
   3db64:	str	r0, [sp, #32]
   3db68:	add	r0, sp, #24
   3db6c:	str	r0, [sp]
   3db70:	mov	r0, r7
   3db74:	mov	r1, r4
   3db78:	mov	r2, #1
   3db7c:	mov	r3, #0
   3db80:	bl	2f0fc <fputs@plt+0x1dd14>
   3db84:	ldr	r5, [sp, #24]
   3db88:	cmp	r5, #0
   3db8c:	bne	3dbb0 <fputs@plt+0x2c7c8>
   3db90:	mov	r0, r6
   3db94:	mov	r1, #4
   3db98:	mov	r2, r4
   3db9c:	bl	17934 <fputs@plt+0x654c>
   3dba0:	str	r0, [sp, #24]
   3dba4:	cmp	r0, #0
   3dba8:	beq	3dbe8 <fputs@plt+0x2c800>
   3dbac:	mov	r5, r0
   3dbb0:	ldr	r0, [sp, #32]
   3dbb4:	bl	2c348 <fputs@plt+0x1af60>
   3dbb8:	b	3dc70 <fputs@plt+0x2c888>
   3dbbc:	mov	r0, #0
   3dbc0:	str	r0, [sp]
   3dbc4:	add	r1, sp, #32
   3dbc8:	add	r2, sp, #28
   3dbcc:	mov	r0, r7
   3dbd0:	mov	r3, #1
   3dbd4:	bl	2e4d8 <fputs@plt+0x1d0f0>
   3dbd8:	mov	r5, r0
   3dbdc:	str	r0, [sp, #24]
   3dbe0:	cmp	r0, #0
   3dbe4:	bne	3dc70 <fputs@plt+0x2c888>
   3dbe8:	mov	r1, #13
   3dbec:	tst	r9, #1
   3dbf0:	movweq	r1, #10
   3dbf4:	ldr	r4, [sp, #32]
   3dbf8:	mov	r0, r4
   3dbfc:	bl	2ca40 <fputs@plt+0x1b658>
   3dc00:	ldr	r0, [r4, #72]	; 0x48
   3dc04:	bl	178d4 <fputs@plt+0x64ec>
   3dc08:	ldr	r0, [sp, #28]
   3dc0c:	str	r0, [r8]
   3dc10:	mov	r5, #0
   3dc14:	b	3dc70 <fputs@plt+0x2c888>
   3dc18:	mov	r0, #0
   3dc1c:	strb	r0, [sp, #15]
   3dc20:	str	r0, [sp, #8]
   3dc24:	mov	r0, r7
   3dc28:	mov	r1, #0
   3dc2c:	mov	r2, #0
   3dc30:	bl	2da8c <fputs@plt+0x1c6a4>
   3dc34:	mov	r5, r0
   3dc38:	str	r0, [sp, #24]
   3dc3c:	ldr	r0, [sp, #16]
   3dc40:	bl	2c348 <fputs@plt+0x1af60>
   3dc44:	cmp	r5, #0
   3dc48:	bne	3dc70 <fputs@plt+0x2c888>
   3dc4c:	add	r2, sp, #32
   3dc50:	mov	r0, r7
   3dc54:	mov	r1, r4
   3dc58:	mov	r3, #0
   3dc5c:	bl	2c280 <fputs@plt+0x1ae98>
   3dc60:	mov	r5, r0
   3dc64:	str	r0, [sp, #24]
   3dc68:	cmp	r0, #0
   3dc6c:	beq	3dc7c <fputs@plt+0x2c894>
   3dc70:	mov	r0, r5
   3dc74:	sub	sp, fp, #28
   3dc78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dc7c:	add	r2, sp, #15
   3dc80:	add	r3, sp, #8
   3dc84:	mov	r0, r7
   3dc88:	mov	r1, r4
   3dc8c:	bl	2e418 <fputs@plt+0x1d030>
   3dc90:	mov	r5, r0
   3dc94:	str	r0, [sp, #24]
   3dc98:	ldrb	r2, [sp, #15]
   3dc9c:	sub	r0, r2, #1
   3dca0:	uxtb	r0, r0
   3dca4:	cmp	r0, #1
   3dca8:	bhi	3dcc4 <fputs@plt+0x2c8dc>
   3dcac:	movw	r0, #64159	; 0xfa9f
   3dcb0:	mov	r5, r2
   3dcb4:	bl	27628 <fputs@plt+0x16240>
   3dcb8:	mov	r2, r5
   3dcbc:	mov	r5, r0
   3dcc0:	str	r0, [sp, #24]
   3dcc4:	ldr	r1, [sp, #32]
   3dcc8:	cmp	r5, #0
   3dccc:	beq	3dcd8 <fputs@plt+0x2c8f0>
   3dcd0:	mov	r0, r1
   3dcd4:	b	3dbb4 <fputs@plt+0x2c7cc>
   3dcd8:	ldr	r3, [sp, #8]
   3dcdc:	mov	r0, #0
   3dce0:	str	sl, [sp]
   3dce4:	str	r0, [sp, #4]
   3dce8:	mov	r0, r7
   3dcec:	mov	sl, r1
   3dcf0:	bl	2ec48 <fputs@plt+0x1d860>
   3dcf4:	mov	r5, r0
   3dcf8:	str	r0, [sp, #24]
   3dcfc:	mov	r0, sl
   3dd00:	bl	2c348 <fputs@plt+0x1af60>
   3dd04:	cmp	r5, #0
   3dd08:	bne	3dc70 <fputs@plt+0x2c888>
   3dd0c:	add	r2, sp, #32
   3dd10:	mov	r0, r7
   3dd14:	mov	r1, r4
   3dd18:	mov	r3, #0
   3dd1c:	bl	2c280 <fputs@plt+0x1ae98>
   3dd20:	mov	r5, r0
   3dd24:	str	r0, [sp, #24]
   3dd28:	cmp	r0, #0
   3dd2c:	bne	3dc70 <fputs@plt+0x2c888>
   3dd30:	ldr	sl, [sp, #32]
   3dd34:	ldr	r0, [sl, #72]	; 0x48
   3dd38:	bl	17aac <fputs@plt+0x66c4>
   3dd3c:	str	r0, [sp, #24]
   3dd40:	cmp	r0, #0
   3dd44:	beq	3db68 <fputs@plt+0x2c780>
   3dd48:	mov	r5, r0
   3dd4c:	mov	r0, sl
   3dd50:	b	3dbb4 <fputs@plt+0x2c7cc>
   3dd54:	push	{r4, sl, fp, lr}
   3dd58:	add	fp, sp, #8
   3dd5c:	mov	r1, r0
   3dd60:	ldr	r2, [r0]
   3dd64:	ldrh	r0, [r2, #6]
   3dd68:	ldrh	r3, [r2, #8]
   3dd6c:	add	r3, r3, r0
   3dd70:	movw	r0, #57384	; 0xe028
   3dd74:	movt	r0, #3
   3dd78:	cmp	r3, #13
   3dd7c:	pophi	{r4, sl, fp, pc}
   3dd80:	ldr	r3, [r2, #16]
   3dd84:	ldrb	lr, [r3]
   3dd88:	mvn	r4, #0
   3dd8c:	cmp	lr, #0
   3dd90:	movweq	r4, #1
   3dd94:	ldr	r3, [r1, #4]
   3dd98:	ldrh	ip, [r3, #8]
   3dd9c:	strb	r4, [r1, #13]
   3dda0:	mov	r3, #1
   3dda4:	cmp	lr, #0
   3dda8:	mvneq	r3, #0
   3ddac:	strb	r3, [r1, #12]
   3ddb0:	tst	ip, #4
   3ddb4:	bne	3ddc4 <fputs@plt+0x2c9dc>
   3ddb8:	tst	ip, #25
   3ddbc:	beq	3ddd0 <fputs@plt+0x2c9e8>
   3ddc0:	pop	{r4, sl, fp, pc}
   3ddc4:	movw	r0, #56804	; 0xdde4
   3ddc8:	movt	r0, #3
   3ddcc:	pop	{r4, sl, fp, pc}
   3ddd0:	ldr	r1, [r2, #20]
   3ddd4:	cmp	r1, #0
   3ddd8:	movweq	r0, #57104	; 0xdf10
   3dddc:	movteq	r0, #3
   3dde0:	pop	{r4, sl, fp, pc}
   3dde4:	push	{r4, r5, r7, r8, r9, sl, fp, lr}
   3dde8:	add	fp, sp, #24
   3ddec:	ldrb	r4, [r1, #1]
   3ddf0:	cmp	r4, #9
   3ddf4:	bhi	3de44 <fputs@plt+0x2ca5c>
   3ddf8:	ldrb	r3, [r1]
   3ddfc:	and	r3, r3, #63	; 0x3f
   3de00:	add	r7, r1, r3
   3de04:	ldr	r3, [r2, #4]
   3de08:	ldrd	r8, [r3]
   3de0c:	mov	ip, #0
   3de10:	add	r3, pc, #4
   3de14:	mov	r5, #0
   3de18:	ldr	pc, [r3, r4, lsl #2]
   3de1c:	andeq	sp, r3, r4, asr #28
   3de20:	andeq	sp, r3, ip, asr #28
   3de24:	andeq	sp, r3, r4, asr lr
   3de28:	andeq	sp, r3, r4, ror #28
   3de2c:	andeq	sp, r3, r0, lsl #29
   3de30:	muleq	r3, r0, lr
   3de34:			; <UNDEFINED> instruction: 0x0003deb0
   3de38:	andeq	sp, r3, r4, asr #28
   3de3c:	andeq	sp, r3, r0, asr #29
   3de40:	andeq	sp, r3, r8, lsr #29
   3de44:	pop	{r4, r5, r7, r8, r9, sl, fp, lr}
   3de48:	b	3e028 <fputs@plt+0x2cc40>
   3de4c:	ldrsb	r5, [r7]
   3de50:	b	3de88 <fputs@plt+0x2caa0>
   3de54:	ldrsb	r3, [r7]
   3de58:	ldrb	r7, [r7, #1]
   3de5c:	orr	r5, r7, r3, lsl #8
   3de60:	b	3de88 <fputs@plt+0x2caa0>
   3de64:	ldrsb	r3, [r7]
   3de68:	ldrb	r5, [r7, #1]
   3de6c:	ldrb	r7, [r7, #2]
   3de70:	lsl	r5, r5, #8
   3de74:	orr	r3, r5, r3, lsl #16
   3de78:	orr	r5, r3, r7
   3de7c:	b	3de88 <fputs@plt+0x2caa0>
   3de80:	ldr	r3, [r7]
   3de84:	rev	r5, r3
   3de88:	asr	ip, r5, #31
   3de8c:	b	3dec0 <fputs@plt+0x2cad8>
   3de90:	ldrsb	r3, [r7]
   3de94:	ldrb	r5, [r7, #1]
   3de98:	orr	ip, r5, r3, lsl #8
   3de9c:	ldr	r3, [r7, #2]
   3dea0:	rev	r5, r3
   3dea4:	b	3dec0 <fputs@plt+0x2cad8>
   3dea8:	mov	r5, #1
   3deac:	b	3dec0 <fputs@plt+0x2cad8>
   3deb0:	ldr	r3, [r7]
   3deb4:	ldr	r7, [r7, #4]
   3deb8:	rev	ip, r3
   3debc:	rev	r5, r7
   3dec0:	subs	r3, r5, r8
   3dec4:	sbcs	r3, ip, r9
   3dec8:	bge	3ded4 <fputs@plt+0x2caec>
   3decc:	ldrsb	r0, [r2, #12]
   3ded0:	pop	{r4, r5, r7, r8, r9, sl, fp, pc}
   3ded4:	subs	r3, r8, r5
   3ded8:	sbcs	r3, r9, ip
   3dedc:	bge	3dee8 <fputs@plt+0x2cb00>
   3dee0:	ldrsb	r0, [r2, #13]
   3dee4:	pop	{r4, r5, r7, r8, r9, sl, fp, pc}
   3dee8:	ldrh	r3, [r2, #8]
   3deec:	cmp	r3, #2
   3def0:	bcc	3df00 <fputs@plt+0x2cb18>
   3def4:	mov	r3, #1
   3def8:	pop	{r4, r5, r7, r8, r9, sl, fp, lr}
   3defc:	b	3e030 <fputs@plt+0x2cc48>
   3df00:	mov	r0, #1
   3df04:	strb	r0, [r2, #14]
   3df08:	ldrsb	r0, [r2, #10]
   3df0c:	pop	{r4, r5, r7, r8, r9, sl, fp, pc}
   3df10:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3df14:	add	fp, sp, #24
   3df18:	sub	sp, sp, #8
   3df1c:	mov	r4, r2
   3df20:	mov	r5, r1
   3df24:	mov	r6, r0
   3df28:	mov	r0, r1
   3df2c:	ldrsb	r1, [r0, #1]!
   3df30:	cmp	r1, #0
   3df34:	bmi	3df5c <fputs@plt+0x2cb74>
   3df38:	uxtb	r0, r1
   3df3c:	str	r0, [sp, #4]
   3df40:	cmp	r0, #11
   3df44:	ble	3dfe0 <fputs@plt+0x2cbf8>
   3df48:	tst	r0, #1
   3df4c:	bne	3df74 <fputs@plt+0x2cb8c>
   3df50:	ldrsb	r0, [r4, #13]
   3df54:	sub	sp, fp, #24
   3df58:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3df5c:	add	r1, sp, #4
   3df60:	bl	39554 <fputs@plt+0x2816c>
   3df64:	ldr	r0, [sp, #4]
   3df68:	cmp	r0, #11
   3df6c:	bgt	3df48 <fputs@plt+0x2cb60>
   3df70:	b	3dfe0 <fputs@plt+0x2cbf8>
   3df74:	ldrb	r1, [r5]
   3df78:	sub	r0, r0, #12
   3df7c:	add	r0, r0, r0, lsr #31
   3df80:	add	r2, r1, r0, asr #1
   3df84:	cmp	r2, r6
   3df88:	ble	3dfa8 <fputs@plt+0x2cbc0>
   3df8c:	movw	r0, #6687	; 0x1a1f
   3df90:	movt	r0, #1
   3df94:	bl	27628 <fputs@plt+0x16240>
   3df98:	strb	r0, [r4, #11]
   3df9c:	mov	r0, #0
   3dfa0:	sub	sp, fp, #24
   3dfa4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3dfa8:	asr	r8, r0, #1
   3dfac:	add	r0, r5, r1
   3dfb0:	ldr	r1, [r4, #4]
   3dfb4:	ldr	r7, [r1, #12]
   3dfb8:	ldr	r1, [r1, #16]
   3dfbc:	cmp	r8, r7
   3dfc0:	mov	r2, r8
   3dfc4:	movgt	r2, r7
   3dfc8:	bl	1110c <memcmp@plt>
   3dfcc:	cmp	r0, #0
   3dfd0:	subseq	r0, r8, r7
   3dfd4:	beq	3dfec <fputs@plt+0x2cc04>
   3dfd8:	cmp	r0, #1
   3dfdc:	bge	3df50 <fputs@plt+0x2cb68>
   3dfe0:	ldrsb	r0, [r4, #12]
   3dfe4:	sub	sp, fp, #24
   3dfe8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3dfec:	ldrh	r0, [r4, #8]
   3dff0:	cmp	r0, #2
   3dff4:	bcc	3e014 <fputs@plt+0x2cc2c>
   3dff8:	mov	r0, r6
   3dffc:	mov	r1, r5
   3e000:	mov	r2, r4
   3e004:	mov	r3, #1
   3e008:	bl	3e030 <fputs@plt+0x2cc48>
   3e00c:	sub	sp, fp, #24
   3e010:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3e014:	mov	r0, #1
   3e018:	strb	r0, [r4, #14]
   3e01c:	ldrsb	r0, [r4, #10]
   3e020:	sub	sp, fp, #24
   3e024:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3e028:	mov	r3, #0
   3e02c:	b	3e030 <fputs@plt+0x2cc48>
   3e030:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e034:	add	fp, sp, #28
   3e038:	sub	sp, sp, #84	; 0x54
   3e03c:	mov	r8, r1
   3e040:	str	r0, [sp, #16]
   3e044:	ldr	sl, [r2]
   3e048:	str	r2, [sp, #12]
   3e04c:	ldr	r6, [r2, #4]
   3e050:	cmp	r3, #0
   3e054:	beq	3e078 <fputs@plt+0x2cc90>
   3e058:	mov	r0, r8
   3e05c:	ldrsb	r1, [r0, #1]!
   3e060:	cmp	r1, #0
   3e064:	bmi	3e094 <fputs@plt+0x2ccac>
   3e068:	uxtb	r0, r1
   3e06c:	str	r0, [sp, #40]	; 0x28
   3e070:	mov	r5, #2
   3e074:	b	3e0a0 <fputs@plt+0x2ccb8>
   3e078:	ldrsb	r0, [r8]
   3e07c:	cmp	r0, #0
   3e080:	bmi	3e0c0 <fputs@plt+0x2ccd8>
   3e084:	uxtb	r0, r0
   3e088:	str	r0, [fp, #-32]	; 0xffffffe0
   3e08c:	mov	r5, #1
   3e090:	b	3e0d0 <fputs@plt+0x2cce8>
   3e094:	add	r1, sp, #40	; 0x28
   3e098:	bl	39554 <fputs@plt+0x2816c>
   3e09c:	add	r5, r0, #1
   3e0a0:	ldrb	r4, [r8]
   3e0a4:	str	r4, [fp, #-32]	; 0xffffffe0
   3e0a8:	ldr	r0, [sp, #40]	; 0x28
   3e0ac:	bl	3968c <fputs@plt+0x282a4>
   3e0b0:	add	r3, r0, r4
   3e0b4:	add	r6, r6, #40	; 0x28
   3e0b8:	mov	r7, #1
   3e0bc:	b	3e100 <fputs@plt+0x2cd18>
   3e0c0:	sub	r1, fp, #32
   3e0c4:	mov	r0, r8
   3e0c8:	bl	39554 <fputs@plt+0x2816c>
   3e0cc:	mov	r5, r0
   3e0d0:	mov	r7, #0
   3e0d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3e0d8:	ldr	r0, [sp, #16]
   3e0dc:	cmp	r3, r0
   3e0e0:	bls	3e100 <fputs@plt+0x2cd18>
   3e0e4:	movw	r0, #6405	; 0x1905
   3e0e8:	movt	r0, #1
   3e0ec:	bl	27628 <fputs@plt+0x16240>
   3e0f0:	ldr	r1, [sp, #12]
   3e0f4:	strb	r0, [r1, #11]
   3e0f8:	mov	r9, #0
   3e0fc:	b	3e48c <fputs@plt+0x2d0a4>
   3e100:	add	r0, sl, #20
   3e104:	str	r0, [sp, #4]
   3e108:	ldr	r0, [sp, #12]
   3e10c:	add	r0, r0, #11
   3e110:	str	r0, [sp]
   3e114:	str	r8, [sp, #8]
   3e118:	ldrh	r1, [r6, #8]
   3e11c:	tst	r1, #4
   3e120:	str	r7, [sp, #28]
   3e124:	str	r6, [sp, #32]
   3e128:	str	r5, [sp, #20]
   3e12c:	str	r3, [sp, #24]
   3e130:	bne	3e16c <fputs@plt+0x2cd84>
   3e134:	tst	r1, #8
   3e138:	bne	3e1c4 <fputs@plt+0x2cddc>
   3e13c:	tst	r1, #2
   3e140:	bne	3e260 <fputs@plt+0x2ce78>
   3e144:	ldrb	r2, [r8, r5]!
   3e148:	sxtb	r9, r2
   3e14c:	tst	r1, #16
   3e150:	bne	3e31c <fputs@plt+0x2cf34>
   3e154:	str	r2, [sp, #36]	; 0x24
   3e158:	cmp	r9, #0
   3e15c:	movwne	r9, #1
   3e160:	cmp	r9, #0
   3e164:	beq	3e3d4 <fputs@plt+0x2cfec>
   3e168:	b	3e478 <fputs@plt+0x2d090>
   3e16c:	ldrb	r0, [r8, r5]
   3e170:	str	r0, [sp, #36]	; 0x24
   3e174:	mov	r9, #1
   3e178:	cmp	r0, #9
   3e17c:	bhi	3e478 <fputs@plt+0x2d090>
   3e180:	cmp	r0, #7
   3e184:	beq	3e230 <fputs@plt+0x2ce48>
   3e188:	mvn	r9, #0
   3e18c:	cmp	r0, #0
   3e190:	beq	3e478 <fputs@plt+0x2d090>
   3e194:	add	r1, r8, r3
   3e198:	bl	3e4a8 <fputs@plt+0x2d0c0>
   3e19c:	ldr	r2, [sp, #32]
   3e1a0:	ldrd	r2, [r2]
   3e1a4:	subs	r5, r0, r2
   3e1a8:	sbcs	r5, r1, r3
   3e1ac:	blt	3e478 <fputs@plt+0x2d090>
   3e1b0:	subs	r0, r2, r0
   3e1b4:	sbcs	r0, r3, r1
   3e1b8:	mov	r9, #1
   3e1bc:	bge	3e3d4 <fputs@plt+0x2cfec>
   3e1c0:	b	3e478 <fputs@plt+0x2d090>
   3e1c4:	mov	r4, sl
   3e1c8:	ldrb	sl, [r8, r5]
   3e1cc:	str	sl, [sp, #36]	; 0x24
   3e1d0:	mov	r9, #1
   3e1d4:	cmp	sl, #9
   3e1d8:	bhi	3e44c <fputs@plt+0x2d064>
   3e1dc:	mvn	r9, #0
   3e1e0:	cmp	sl, #0
   3e1e4:	beq	3e44c <fputs@plt+0x2d064>
   3e1e8:	add	r0, r8, r3
   3e1ec:	mov	r1, sl
   3e1f0:	add	r2, sp, #40	; 0x28
   3e1f4:	bl	396ac <fputs@plt+0x282c4>
   3e1f8:	cmp	sl, #7
   3e1fc:	bne	3e2f4 <fputs@plt+0x2cf0c>
   3e200:	vldr	d16, [sp, #40]	; 0x28
   3e204:	ldr	r0, [sp, #32]
   3e208:	vldr	d17, [r0]
   3e20c:	vcmpe.f64	d16, d17
   3e210:	vmrs	APSR_nzcv, fpscr
   3e214:	mov	sl, r4
   3e218:	bmi	3e478 <fputs@plt+0x2d090>
   3e21c:	vcmpe.f64	d16, d17
   3e220:	vmrs	APSR_nzcv, fpscr
   3e224:	mov	r9, #1
   3e228:	ble	3e3d4 <fputs@plt+0x2cfec>
   3e22c:	b	3e478 <fputs@plt+0x2d090>
   3e230:	add	r0, r8, r3
   3e234:	mov	r1, #7
   3e238:	add	r2, sp, #40	; 0x28
   3e23c:	bl	396ac <fputs@plt+0x282c4>
   3e240:	ldr	r0, [sp, #32]
   3e244:	ldrd	r0, [r0]
   3e248:	vldr	d0, [sp, #40]	; 0x28
   3e24c:	bl	3ce18 <fputs@plt+0x2ba30>
   3e250:	rsb	r9, r0, #0
   3e254:	cmp	r9, #0
   3e258:	beq	3e3d4 <fputs@plt+0x2cfec>
   3e25c:	b	3e478 <fputs@plt+0x2d090>
   3e260:	mov	r0, r8
   3e264:	ldrsb	r1, [r0, r5]!
   3e268:	cmp	r1, #0
   3e26c:	bmi	3e32c <fputs@plt+0x2cf44>
   3e270:	uxtb	r0, r1
   3e274:	str	r0, [sp, #36]	; 0x24
   3e278:	cmp	r0, #12
   3e27c:	bcc	3e454 <fputs@plt+0x2d06c>
   3e280:	tst	r0, #1
   3e284:	beq	3e45c <fputs@plt+0x2d074>
   3e288:	sub	r0, r0, #12
   3e28c:	lsr	r4, r0, #1
   3e290:	str	r4, [sp, #52]	; 0x34
   3e294:	add	r0, r3, r0, lsr #1
   3e298:	ldr	r1, [sp, #16]
   3e29c:	cmp	r0, r1
   3e2a0:	bhi	3e464 <fputs@plt+0x2d07c>
   3e2a4:	ldr	r0, [sp, #4]
   3e2a8:	ldr	r2, [r0, r7, lsl #2]
   3e2ac:	cmp	r2, #0
   3e2b0:	beq	3e34c <fputs@plt+0x2cf64>
   3e2b4:	ldrb	r0, [sl, #4]
   3e2b8:	strb	r0, [sp, #50]	; 0x32
   3e2bc:	add	r0, r8, r3
   3e2c0:	ldr	r1, [sl, #12]
   3e2c4:	str	r0, [sp, #56]	; 0x38
   3e2c8:	mov	r0, #2
   3e2cc:	strh	r0, [sp, #48]	; 0x30
   3e2d0:	str	r1, [sp, #72]	; 0x48
   3e2d4:	add	r0, sp, #40	; 0x28
   3e2d8:	mov	r1, r6
   3e2dc:	ldr	r3, [sp]
   3e2e0:	bl	3cee8 <fputs@plt+0x2bb00>
   3e2e4:	mov	r9, r0
   3e2e8:	cmp	r9, #0
   3e2ec:	beq	3e3d4 <fputs@plt+0x2cfec>
   3e2f0:	b	3e478 <fputs@plt+0x2d090>
   3e2f4:	ldr	r0, [sp, #40]	; 0x28
   3e2f8:	ldr	r1, [sp, #44]	; 0x2c
   3e2fc:	ldr	r2, [sp, #32]
   3e300:	vldr	d0, [r2]
   3e304:	bl	3ce18 <fputs@plt+0x2ba30>
   3e308:	mov	r9, r0
   3e30c:	mov	sl, r4
   3e310:	cmp	r9, #0
   3e314:	beq	3e3d4 <fputs@plt+0x2cfec>
   3e318:	b	3e478 <fputs@plt+0x2d090>
   3e31c:	cmp	r9, #0
   3e320:	bmi	3e35c <fputs@plt+0x2cf74>
   3e324:	str	r2, [sp, #36]	; 0x24
   3e328:	b	3e368 <fputs@plt+0x2cf80>
   3e32c:	add	r1, sp, #36	; 0x24
   3e330:	mov	r4, r3
   3e334:	bl	39554 <fputs@plt+0x2816c>
   3e338:	mov	r3, r4
   3e33c:	ldr	r0, [sp, #36]	; 0x24
   3e340:	cmp	r0, #12
   3e344:	bcs	3e280 <fputs@plt+0x2ce98>
   3e348:	b	3e454 <fputs@plt+0x2d06c>
   3e34c:	add	r0, r8, r3
   3e350:	ldr	r5, [r6, #12]
   3e354:	ldr	r1, [r6, #16]
   3e358:	b	3e3b0 <fputs@plt+0x2cfc8>
   3e35c:	mov	r0, r8
   3e360:	add	r1, sp, #36	; 0x24
   3e364:	bl	39554 <fputs@plt+0x2816c>
   3e368:	ldr	r0, [sp, #36]	; 0x24
   3e36c:	mvn	r9, #0
   3e370:	cmp	r0, #12
   3e374:	bcc	3e478 <fputs@plt+0x2d090>
   3e378:	ands	r1, r0, #1
   3e37c:	bne	3e478 <fputs@plt+0x2d090>
   3e380:	sub	r0, r0, #12
   3e384:	ldr	r3, [sp, #24]
   3e388:	add	r1, r3, r0, lsr #1
   3e38c:	ldr	r2, [sp, #16]
   3e390:	cmp	r1, r2
   3e394:	bhi	3e498 <fputs@plt+0x2d0b0>
   3e398:	lsr	r4, r0, #1
   3e39c:	ldr	r0, [sp, #8]
   3e3a0:	add	r0, r0, r3
   3e3a4:	ldr	r1, [sp, #32]
   3e3a8:	ldr	r5, [r1, #12]
   3e3ac:	ldr	r1, [r1, #16]
   3e3b0:	cmp	r4, r5
   3e3b4:	mov	r2, r5
   3e3b8:	movlt	r2, r4
   3e3bc:	bl	1110c <memcmp@plt>
   3e3c0:	cmp	r0, #0
   3e3c4:	bne	3e474 <fputs@plt+0x2d08c>
   3e3c8:	sub	r9, r4, r5
   3e3cc:	cmp	r9, #0
   3e3d0:	bne	3e478 <fputs@plt+0x2d090>
   3e3d4:	ldr	r5, [sp, #36]	; 0x24
   3e3d8:	mov	r0, r5
   3e3dc:	bl	3968c <fputs@plt+0x282a4>
   3e3e0:	mov	r4, r0
   3e3e4:	mov	r0, r5
   3e3e8:	mov	r1, #0
   3e3ec:	bl	39960 <fputs@plt+0x28578>
   3e3f0:	ldr	r5, [sp, #20]
   3e3f4:	add	r5, r0, r5
   3e3f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3e3fc:	cmp	r5, r0
   3e400:	ldr	r8, [sp, #8]
   3e404:	ldr	r7, [sp, #28]
   3e408:	ldr	r6, [sp, #32]
   3e40c:	ldr	r3, [sp, #24]
   3e410:	bcs	3e438 <fputs@plt+0x2d050>
   3e414:	add	r3, r4, r3
   3e418:	ldr	r0, [sp, #16]
   3e41c:	cmp	r3, r0
   3e420:	addls	r7, r7, #1
   3e424:	addls	r6, r6, #40	; 0x28
   3e428:	ldrls	r0, [sp, #12]
   3e42c:	ldrhls	r0, [r0, #8]
   3e430:	cmpls	r7, r0
   3e434:	bcc	3e118 <fputs@plt+0x2cd30>
   3e438:	mov	r0, #1
   3e43c:	ldr	r1, [sp, #12]
   3e440:	strb	r0, [r1, #14]
   3e444:	ldrsb	r9, [r1, #10]
   3e448:	b	3e48c <fputs@plt+0x2d0a4>
   3e44c:	mov	sl, r4
   3e450:	b	3e478 <fputs@plt+0x2d090>
   3e454:	mvn	r9, #0
   3e458:	b	3e478 <fputs@plt+0x2d090>
   3e45c:	mov	r9, #1
   3e460:	b	3e478 <fputs@plt+0x2d090>
   3e464:	movw	r0, #6405	; 0x1905
   3e468:	movt	r0, #1
   3e46c:	add	r0, r0, #75	; 0x4b
   3e470:	b	3e0ec <fputs@plt+0x2cd04>
   3e474:	mov	r9, r0
   3e478:	ldr	r0, [sl, #16]
   3e47c:	ldr	r1, [sp, #28]
   3e480:	ldrb	r0, [r0, r1]
   3e484:	cmp	r0, #0
   3e488:	rsbne	r9, r9, #0
   3e48c:	mov	r0, r9
   3e490:	sub	sp, fp, #28
   3e494:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e498:	movw	r0, #6405	; 0x1905
   3e49c:	movt	r0, #1
   3e4a0:	orr	r0, r0, #104	; 0x68
   3e4a4:	b	3e0ec <fputs@plt+0x2cd04>
   3e4a8:	cmp	r0, #6
   3e4ac:	bhi	3e4e4 <fputs@plt+0x2d0fc>
   3e4b0:	mov	r2, r1
   3e4b4:	add	r1, pc, #0
   3e4b8:	ldr	pc, [r1, r0, lsl #2]
   3e4bc:	ldrdeq	lr, [r3], -r8
   3e4c0:	ldrdeq	lr, [r3], -r8
   3e4c4:	strdeq	lr, [r3], -r0
   3e4c8:	andeq	lr, r3, r4, lsl #10
   3e4cc:	andeq	lr, r3, r0, asr r5
   3e4d0:	andeq	lr, r3, r4, lsr #10
   3e4d4:	andeq	lr, r3, ip, lsr r5
   3e4d8:	ldrsb	r0, [r2]
   3e4dc:	asr	r1, r0, #31
   3e4e0:	bx	lr
   3e4e4:	sub	r0, r0, #8
   3e4e8:	mov	r1, #0
   3e4ec:	bx	lr
   3e4f0:	ldrsb	r0, [r2]
   3e4f4:	ldrb	r1, [r2, #1]
   3e4f8:	orr	r0, r1, r0, lsl #8
   3e4fc:	asr	r1, r0, #31
   3e500:	bx	lr
   3e504:	ldrsb	r0, [r2]
   3e508:	ldrb	r1, [r2, #1]
   3e50c:	ldrb	r2, [r2, #2]
   3e510:	lsl	r1, r1, #8
   3e514:	orr	r0, r1, r0, lsl #16
   3e518:	orr	r0, r0, r2
   3e51c:	asr	r1, r0, #31
   3e520:	bx	lr
   3e524:	ldrsb	r0, [r2]
   3e528:	ldrb	r1, [r2, #1]
   3e52c:	orr	r1, r1, r0, lsl #8
   3e530:	ldr	r0, [r2, #2]
   3e534:	rev	r0, r0
   3e538:	bx	lr
   3e53c:	ldr	r0, [r2]
   3e540:	ldr	r2, [r2, #4]
   3e544:	rev	r1, r0
   3e548:	rev	r0, r2
   3e54c:	bx	lr
   3e550:	ldr	r0, [r2]
   3e554:	rev	r0, r0
   3e558:	asr	r1, r0, #31
   3e55c:	bx	lr
   3e560:	push	{r4, r5, fp, lr}
   3e564:	add	fp, sp, #8
   3e568:	mov	r5, r1
   3e56c:	mov	r4, r0
   3e570:	ldrb	r0, [r0, #66]	; 0x42
   3e574:	cmp	r0, #1
   3e578:	bne	3e5bc <fputs@plt+0x2d1d4>
   3e57c:	ldrsb	r1, [r4, #68]	; 0x44
   3e580:	add	r0, r4, r1, lsl #2
   3e584:	ldr	r0, [r0, #120]	; 0x78
   3e588:	add	r1, r4, r1, lsl #1
   3e58c:	ldrh	r2, [r1, #80]	; 0x50
   3e590:	add	r2, r2, #1
   3e594:	strh	r2, [r1, #80]	; 0x50
   3e598:	ldrb	r1, [r0, #4]
   3e59c:	ldrh	r3, [r0, #18]
   3e5a0:	uxth	r2, r2
   3e5a4:	cmp	r2, r3
   3e5a8:	bcs	3e608 <fputs@plt+0x2d220>
   3e5ac:	mov	r0, #0
   3e5b0:	cmp	r1, #0
   3e5b4:	bne	3e604 <fputs@plt+0x2d21c>
   3e5b8:	b	3e698 <fputs@plt+0x2d2b0>
   3e5bc:	cmp	r0, #3
   3e5c0:	bcc	3e5d8 <fputs@plt+0x2d1f0>
   3e5c4:	mov	r0, r4
   3e5c8:	bl	3d154 <fputs@plt+0x2bd6c>
   3e5cc:	cmp	r0, #0
   3e5d0:	bne	3e604 <fputs@plt+0x2d21c>
   3e5d4:	ldrb	r0, [r4, #66]	; 0x42
   3e5d8:	cmp	r0, #0
   3e5dc:	beq	3e660 <fputs@plt+0x2d278>
   3e5e0:	ldr	r1, [r4, #60]	; 0x3c
   3e5e4:	cmp	r1, #0
   3e5e8:	beq	3e57c <fputs@plt+0x2d194>
   3e5ec:	mov	r0, #0
   3e5f0:	str	r0, [r4, #60]	; 0x3c
   3e5f4:	mov	r2, #1
   3e5f8:	strb	r2, [r4, #66]	; 0x42
   3e5fc:	cmp	r1, #0
   3e600:	ble	3e57c <fputs@plt+0x2d194>
   3e604:	pop	{r4, r5, fp, pc}
   3e608:	cmp	r1, #0
   3e60c:	beq	3e670 <fputs@plt+0x2d288>
   3e610:	ldrb	r0, [r4, #68]	; 0x44
   3e614:	cmp	r0, #0
   3e618:	beq	3e6a4 <fputs@plt+0x2d2bc>
   3e61c:	mov	r0, r4
   3e620:	bl	3d65c <fputs@plt+0x2c274>
   3e624:	ldrsb	r0, [r4, #68]	; 0x44
   3e628:	add	r1, r4, r0, lsl #1
   3e62c:	ldrh	r1, [r1, #80]	; 0x50
   3e630:	add	r0, r4, r0, lsl #2
   3e634:	ldr	r0, [r0, #120]	; 0x78
   3e638:	ldrh	r2, [r0, #18]
   3e63c:	cmp	r1, r2
   3e640:	bcs	3e610 <fputs@plt+0x2d228>
   3e644:	ldrb	r0, [r0, #2]
   3e648:	cmp	r0, #0
   3e64c:	beq	3e6b8 <fputs@plt+0x2d2d0>
   3e650:	mov	r0, r4
   3e654:	mov	r1, r5
   3e658:	pop	{r4, r5, fp, lr}
   3e65c:	b	3a3d4 <fputs@plt+0x28fec>
   3e660:	mov	r0, #1
   3e664:	str	r0, [r5]
   3e668:	mov	r0, #0
   3e66c:	pop	{r4, r5, fp, pc}
   3e670:	ldr	r1, [r0, #56]	; 0x38
   3e674:	ldrb	r0, [r0, #5]
   3e678:	add	r0, r0, r1
   3e67c:	add	r0, r0, #8
   3e680:	bl	246f8 <fputs@plt+0x13310>
   3e684:	mov	r1, r0
   3e688:	mov	r0, r4
   3e68c:	bl	3d688 <fputs@plt+0x2c2a0>
   3e690:	cmp	r0, #0
   3e694:	popne	{r4, r5, fp, pc}
   3e698:	mov	r0, r4
   3e69c:	pop	{r4, r5, fp, lr}
   3e6a0:	b	3e6c0 <fputs@plt+0x2d2d8>
   3e6a4:	mov	r0, #1
   3e6a8:	str	r0, [r5]
   3e6ac:	mov	r0, #0
   3e6b0:	strb	r0, [r4, #66]	; 0x42
   3e6b4:	pop	{r4, r5, fp, pc}
   3e6b8:	mov	r0, #0
   3e6bc:	pop	{r4, r5, fp, pc}
   3e6c0:	push	{r4, sl, fp, lr}
   3e6c4:	add	fp, sp, #8
   3e6c8:	mov	r4, r0
   3e6cc:	ldrsb	r1, [r4, #68]	; 0x44
   3e6d0:	add	r0, r4, r1, lsl #2
   3e6d4:	ldr	r0, [r0, #120]	; 0x78
   3e6d8:	ldrb	r2, [r0, #4]
   3e6dc:	cmp	r2, #0
   3e6e0:	bne	3e728 <fputs@plt+0x2d340>
   3e6e4:	add	r1, r4, r1, lsl #1
   3e6e8:	ldrh	r1, [r1, #80]	; 0x50
   3e6ec:	ldr	r2, [r0, #56]	; 0x38
   3e6f0:	ldr	r3, [r0, #64]	; 0x40
   3e6f4:	ldrb	r1, [r3, r1, lsl #1]!
   3e6f8:	ldrb	r3, [r3, #1]
   3e6fc:	orr	r1, r3, r1, lsl #8
   3e700:	ldrh	r0, [r0, #20]
   3e704:	and	r0, r1, r0
   3e708:	add	r0, r2, r0
   3e70c:	bl	246f8 <fputs@plt+0x13310>
   3e710:	mov	r1, r0
   3e714:	mov	r0, r4
   3e718:	bl	3d688 <fputs@plt+0x2c2a0>
   3e71c:	cmp	r0, #0
   3e720:	beq	3e6cc <fputs@plt+0x2d2e4>
   3e724:	pop	{r4, sl, fp, pc}
   3e728:	mov	r0, #0
   3e72c:	pop	{r4, sl, fp, pc}
   3e730:	push	{r4, r5, fp, lr}
   3e734:	add	fp, sp, #8
   3e738:	mov	r5, r1
   3e73c:	mov	r4, r0
   3e740:	ldrb	r0, [r0, #66]	; 0x42
   3e744:	cmp	r0, #1
   3e748:	bne	3e7e0 <fputs@plt+0x2d3f8>
   3e74c:	ldrsb	r1, [r4, #68]	; 0x44
   3e750:	add	r0, r4, r1, lsl #2
   3e754:	ldr	r0, [r0, #120]	; 0x78
   3e758:	ldrb	r2, [r0, #4]
   3e75c:	cmp	r2, #0
   3e760:	beq	3e82c <fputs@plt+0x2d444>
   3e764:	ldrsb	r0, [r4, #68]	; 0x44
   3e768:	add	r1, r4, r0, lsl #1
   3e76c:	ldrh	r2, [r1, #80]!	; 0x50
   3e770:	cmp	r2, #0
   3e774:	bne	3e7a4 <fputs@plt+0x2d3bc>
   3e778:	uxtb	r3, r0
   3e77c:	tst	r3, #255	; 0xff
   3e780:	beq	3e88c <fputs@plt+0x2d4a4>
   3e784:	mov	r0, r4
   3e788:	bl	3d65c <fputs@plt+0x2c274>
   3e78c:	ldrsb	r0, [r4, #68]	; 0x44
   3e790:	add	r1, r4, r0, lsl #1
   3e794:	ldrh	r2, [r1, #80]!	; 0x50
   3e798:	uxtb	r3, r0
   3e79c:	cmp	r2, #0
   3e7a0:	beq	3e77c <fputs@plt+0x2d394>
   3e7a4:	sub	r2, r2, #1
   3e7a8:	strh	r2, [r1]
   3e7ac:	add	r0, r4, r0, lsl #2
   3e7b0:	ldr	r1, [r0, #120]	; 0x78
   3e7b4:	ldrb	r2, [r1, #2]
   3e7b8:	mov	r0, #0
   3e7bc:	cmp	r2, #0
   3e7c0:	beq	3e86c <fputs@plt+0x2d484>
   3e7c4:	ldrb	r1, [r1, #4]
   3e7c8:	cmp	r1, #0
   3e7cc:	popne	{r4, r5, fp, pc}
   3e7d0:	mov	r0, r4
   3e7d4:	mov	r1, r5
   3e7d8:	pop	{r4, r5, fp, lr}
   3e7dc:	b	3a458 <fputs@plt+0x29070>
   3e7e0:	cmp	r0, #3
   3e7e4:	bcc	3e7fc <fputs@plt+0x2d414>
   3e7e8:	mov	r0, r4
   3e7ec:	bl	3d154 <fputs@plt+0x2bd6c>
   3e7f0:	cmp	r0, #0
   3e7f4:	bne	3e86c <fputs@plt+0x2d484>
   3e7f8:	ldrb	r0, [r4, #66]	; 0x42
   3e7fc:	cmp	r0, #0
   3e800:	beq	3e870 <fputs@plt+0x2d488>
   3e804:	ldr	r1, [r4, #60]	; 0x3c
   3e808:	cmp	r1, #0
   3e80c:	beq	3e74c <fputs@plt+0x2d364>
   3e810:	mov	r0, #0
   3e814:	str	r0, [r4, #60]	; 0x3c
   3e818:	mov	r2, #1
   3e81c:	strb	r2, [r4, #66]	; 0x42
   3e820:	cmp	r1, #0
   3e824:	bpl	3e74c <fputs@plt+0x2d364>
   3e828:	b	3e86c <fputs@plt+0x2d484>
   3e82c:	add	r1, r4, r1, lsl #1
   3e830:	ldrh	r1, [r1, #80]	; 0x50
   3e834:	ldr	r2, [r0, #56]	; 0x38
   3e838:	ldr	r3, [r0, #64]	; 0x40
   3e83c:	ldrb	r1, [r3, r1, lsl #1]!
   3e840:	ldrb	r3, [r3, #1]
   3e844:	orr	r1, r3, r1, lsl #8
   3e848:	ldrh	r0, [r0, #20]
   3e84c:	and	r0, r1, r0
   3e850:	add	r0, r2, r0
   3e854:	bl	246f8 <fputs@plt+0x13310>
   3e858:	mov	r1, r0
   3e85c:	mov	r0, r4
   3e860:	bl	3d688 <fputs@plt+0x2c2a0>
   3e864:	cmp	r0, #0
   3e868:	beq	3e880 <fputs@plt+0x2d498>
   3e86c:	pop	{r4, r5, fp, pc}
   3e870:	mov	r0, #1
   3e874:	str	r0, [r5]
   3e878:	mov	r0, #0
   3e87c:	pop	{r4, r5, fp, pc}
   3e880:	mov	r0, r4
   3e884:	pop	{r4, r5, fp, lr}
   3e888:	b	3e8a0 <fputs@plt+0x2d4b8>
   3e88c:	mov	r0, #0
   3e890:	strb	r0, [r4, #66]	; 0x42
   3e894:	mov	r1, #1
   3e898:	str	r1, [r5]
   3e89c:	pop	{r4, r5, fp, pc}
   3e8a0:	push	{r4, r5, r6, sl, fp, lr}
   3e8a4:	add	fp, sp, #16
   3e8a8:	mov	r4, r0
   3e8ac:	ldrsb	r5, [r4, #68]	; 0x44
   3e8b0:	add	r0, r4, r5, lsl #2
   3e8b4:	ldr	r6, [r0, #120]	; 0x78
   3e8b8:	ldrb	r0, [r6, #4]
   3e8bc:	cmp	r0, #0
   3e8c0:	bne	3e8fc <fputs@plt+0x2d514>
   3e8c4:	ldr	r0, [r6, #56]	; 0x38
   3e8c8:	ldrb	r1, [r6, #5]
   3e8cc:	add	r0, r1, r0
   3e8d0:	add	r0, r0, #8
   3e8d4:	bl	246f8 <fputs@plt+0x13310>
   3e8d8:	mov	r1, r0
   3e8dc:	add	r0, r4, r5, lsl #1
   3e8e0:	ldrh	r2, [r6, #18]
   3e8e4:	strh	r2, [r0, #80]	; 0x50
   3e8e8:	mov	r0, r4
   3e8ec:	bl	3d688 <fputs@plt+0x2c2a0>
   3e8f0:	cmp	r0, #0
   3e8f4:	beq	3e8ac <fputs@plt+0x2d4c4>
   3e8f8:	pop	{r4, r5, r6, sl, fp, pc}
   3e8fc:	add	r0, r4, r5, lsl #1
   3e900:	ldrh	r1, [r6, #18]
   3e904:	sub	r1, r1, #1
   3e908:	strh	r1, [r0, #80]	; 0x50
   3e90c:	mov	r0, #0
   3e910:	pop	{r4, r5, r6, sl, fp, pc}
   3e914:	push	{r4, r5, r6, r7, fp, lr}
   3e918:	add	fp, sp, #16
   3e91c:	ldrb	r1, [r0, #11]
   3e920:	cmp	r1, #0
   3e924:	beq	3e98c <fputs@plt+0x2d5a4>
   3e928:	mov	ip, #0
   3e92c:	strb	ip, [r0, #11]
   3e930:	ldr	r1, [r0, #4]
   3e934:	ldr	r1, [r1, #8]
   3e938:	cmp	r1, #0
   3e93c:	beq	3e98c <fputs@plt+0x2d5a4>
   3e940:	ldr	lr, [fp, #8]
   3e944:	mov	r4, #1
   3e948:	b	3e95c <fputs@plt+0x2d574>
   3e94c:	strb	ip, [r1, #66]	; 0x42
   3e950:	ldr	r1, [r1, #8]
   3e954:	cmp	r1, #0
   3e958:	beq	3e98c <fputs@plt+0x2d5a4>
   3e95c:	ldrb	r5, [r1, #64]	; 0x40
   3e960:	tst	r5, #16
   3e964:	beq	3e950 <fputs@plt+0x2d568>
   3e968:	strb	r4, [r0, #11]
   3e96c:	cmp	lr, #0
   3e970:	bne	3e94c <fputs@plt+0x2d564>
   3e974:	ldrd	r6, [r1, #16]
   3e978:	eor	r5, r7, r3
   3e97c:	eor	r6, r6, r2
   3e980:	orrs	r5, r6, r5
   3e984:	strbeq	ip, [r1, #66]	; 0x42
   3e988:	b	3e950 <fputs@plt+0x2d568>
   3e98c:	pop	{r4, r5, r6, r7, fp, pc}
   3e990:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e994:	add	fp, sp, #28
   3e998:	sub	sp, sp, #36	; 0x24
   3e99c:	mov	r5, r2
   3e9a0:	mov	r7, r0
   3e9a4:	mov	r2, #0
   3e9a8:	str	r2, [sp, #28]
   3e9ac:	ldr	r4, [r0, #52]	; 0x34
   3e9b0:	mov	r0, #0
   3e9b4:	str	r0, [sp, #20]
   3e9b8:	str	r2, [sp, #24]
   3e9bc:	ldr	r8, [fp, #20]
   3e9c0:	ldr	r0, [fp, #24]
   3e9c4:	add	sl, r0, r8
   3e9c8:	ldrb	r0, [r7, #3]
   3e9cc:	ldrb	r6, [r7, #6]
   3e9d0:	ldr	r3, [fp, #12]
   3e9d4:	ldr	r9, [fp, #8]
   3e9d8:	cmp	r0, #0
   3e9dc:	beq	3ea1c <fputs@plt+0x2d634>
   3e9e0:	cmp	sl, #127	; 0x7f
   3e9e4:	bhi	3e9f4 <fputs@plt+0x2d60c>
   3e9e8:	strb	sl, [r1, r6]
   3e9ec:	mov	r0, #1
   3e9f0:	b	3ea18 <fputs@plt+0x2d630>
   3e9f4:	add	r0, r1, r6
   3e9f8:	asr	r3, sl, #31
   3e9fc:	mov	r9, r1
   3ea00:	mov	r2, sl
   3ea04:	bl	39988 <fputs@plt+0x285a0>
   3ea08:	ldr	r3, [fp, #12]
   3ea0c:	mov	r1, r9
   3ea10:	ldr	r9, [fp, #8]
   3ea14:	uxtb	r0, r0
   3ea18:	add	r6, r0, r6
   3ea1c:	str	r1, [sp, #16]
   3ea20:	add	r0, r1, r6
   3ea24:	mov	r2, r9
   3ea28:	bl	39988 <fputs@plt+0x285a0>
   3ea2c:	ldrb	r1, [r7, #2]
   3ea30:	cmp	r1, #0
   3ea34:	ldr	r1, [sp, #20]
   3ea38:	moveq	r1, r8
   3ea3c:	str	r1, [sp, #20]
   3ea40:	moveq	sl, r9
   3ea44:	ldr	r1, [fp, #16]
   3ea48:	movne	r5, r1
   3ea4c:	moveq	r8, r9
   3ea50:	add	r0, r0, r6
   3ea54:	ldrh	r1, [r7, #10]
   3ea58:	cmp	sl, r1
   3ea5c:	ble	3eab4 <fputs@plt+0x2d6cc>
   3ea60:	ldrh	r2, [r7, #12]
   3ea64:	sub	r3, sl, r2
   3ea68:	ldr	r7, [r7, #52]	; 0x34
   3ea6c:	ldr	r7, [r7, #36]	; 0x24
   3ea70:	sub	r7, r7, #4
   3ea74:	udiv	r6, r3, r7
   3ea78:	mls	r3, r6, r7, r3
   3ea7c:	add	r6, r3, r2
   3ea80:	cmp	r6, r1
   3ea84:	movgt	r6, r2
   3ea88:	add	r1, r6, r0
   3ea8c:	add	r2, r1, #4
   3ea90:	ldr	r3, [fp, #28]
   3ea94:	str	r2, [r3]
   3ea98:	ldr	r2, [sp, #16]
   3ea9c:	add	r1, r2, r1
   3eaa0:	cmp	sl, #1
   3eaa4:	bge	3eadc <fputs@plt+0x2d6f4>
   3eaa8:	mov	r0, #0
   3eaac:	mov	r7, #0
   3eab0:	b	3ec80 <fputs@plt+0x2d898>
   3eab4:	add	r1, sl, r0
   3eab8:	cmp	r1, #4
   3eabc:	movle	r1, #4
   3eac0:	ldr	r2, [fp, #28]
   3eac4:	str	r1, [r2]
   3eac8:	mov	r6, sl
   3eacc:	ldr	r2, [sp, #16]
   3ead0:	mov	r1, r2
   3ead4:	cmp	sl, #1
   3ead8:	blt	3eaa8 <fputs@plt+0x2d6c0>
   3eadc:	str	r1, [sp, #12]
   3eae0:	add	r9, r2, r0
   3eae4:	mov	r0, #0
   3eae8:	str	r0, [sp, #16]
   3eaec:	cmp	r6, #0
   3eaf0:	bne	3ec48 <fputs@plt+0x2d860>
   3eaf4:	b	3eb3c <fputs@plt+0x2d754>
   3eaf8:	mov	r0, r9
   3eafc:	mov	r1, #0
   3eb00:	mov	r2, r7
   3eb04:	bl	1119c <memset@plt>
   3eb08:	subs	r8, r8, r7
   3eb0c:	ldr	r0, [fp, #16]
   3eb10:	addne	r0, r5, r7
   3eb14:	sub	r6, r6, r7
   3eb18:	add	r9, r9, r7
   3eb1c:	sub	sl, sl, r7
   3eb20:	ldr	r1, [sp, #20]
   3eb24:	moveq	r8, r1
   3eb28:	cmp	sl, #0
   3eb2c:	mov	r5, r0
   3eb30:	ble	3ec78 <fputs@plt+0x2d890>
   3eb34:	cmp	r6, #0
   3eb38:	bne	3ec48 <fputs@plt+0x2d860>
   3eb3c:	ldrb	r0, [r4, #17]
   3eb40:	ldr	r6, [sp, #24]
   3eb44:	cmp	r0, #0
   3eb48:	beq	3eb98 <fputs@plt+0x2d7b0>
   3eb4c:	str	r6, [sp, #8]
   3eb50:	movw	r0, #41896	; 0xa3a8
   3eb54:	movt	r0, #9
   3eb58:	ldr	r6, [r0]
   3eb5c:	ldr	r7, [sp, #24]
   3eb60:	mov	r9, r7
   3eb64:	add	r7, r7, #1
   3eb68:	mov	r0, r4
   3eb6c:	mov	r1, r7
   3eb70:	bl	2d97c <fputs@plt+0x1c594>
   3eb74:	cmp	r7, r0
   3eb78:	beq	3eb60 <fputs@plt+0x2d778>
   3eb7c:	ldr	r0, [r4, #32]
   3eb80:	udiv	r0, r6, r0
   3eb84:	cmp	r9, r0
   3eb88:	beq	3eb60 <fputs@plt+0x2d778>
   3eb8c:	add	r0, r9, #1
   3eb90:	str	r0, [sp, #24]
   3eb94:	ldr	r6, [sp, #8]
   3eb98:	ldr	r3, [sp, #24]
   3eb9c:	mov	r0, #0
   3eba0:	str	r0, [sp]
   3eba4:	mov	r0, r4
   3eba8:	add	r1, sp, #28
   3ebac:	add	r2, sp, #24
   3ebb0:	bl	2e4d8 <fputs@plt+0x1d0f0>
   3ebb4:	mov	r7, r0
   3ebb8:	str	r0, [sp, #32]
   3ebbc:	cmp	r0, #0
   3ebc0:	bne	3ec04 <fputs@plt+0x2d81c>
   3ebc4:	ldrb	r0, [r4, #17]
   3ebc8:	cmp	r0, #0
   3ebcc:	beq	3ec04 <fputs@plt+0x2d81c>
   3ebd0:	ldr	r1, [sp, #24]
   3ebd4:	add	r0, sp, #32
   3ebd8:	str	r0, [sp]
   3ebdc:	cmp	r6, #0
   3ebe0:	mov	r2, #4
   3ebe4:	movweq	r2, #3
   3ebe8:	mov	r0, r4
   3ebec:	mov	r3, r6
   3ebf0:	bl	2f0fc <fputs@plt+0x1dd14>
   3ebf4:	ldr	r7, [sp, #32]
   3ebf8:	cmp	r7, #0
   3ebfc:	beq	3ec0c <fputs@plt+0x2d824>
   3ec00:	b	3ec90 <fputs@plt+0x2d8a8>
   3ec04:	cmp	r7, #0
   3ec08:	bne	3ec7c <fputs@plt+0x2d894>
   3ec0c:	ldr	r1, [sp, #24]
   3ec10:	ldr	r0, [sp, #12]
   3ec14:	bl	25950 <fputs@plt+0x14568>
   3ec18:	ldr	r0, [sp, #16]
   3ec1c:	bl	2c348 <fputs@plt+0x1af60>
   3ec20:	ldr	r7, [sp, #28]
   3ec24:	ldr	r0, [r7, #56]	; 0x38
   3ec28:	str	r0, [sp, #12]
   3ec2c:	mov	r1, #0
   3ec30:	bl	25950 <fputs@plt+0x14568>
   3ec34:	ldr	r0, [r4, #36]	; 0x24
   3ec38:	sub	r6, r0, #4
   3ec3c:	str	r7, [sp, #16]
   3ec40:	ldr	r0, [r7, #56]	; 0x38
   3ec44:	add	r9, r0, #4
   3ec48:	cmp	sl, r6
   3ec4c:	mov	r7, sl
   3ec50:	movgt	r7, r6
   3ec54:	cmp	r8, #1
   3ec58:	blt	3eaf8 <fputs@plt+0x2d710>
   3ec5c:	cmp	r7, r8
   3ec60:	movgt	r7, r8
   3ec64:	mov	r0, r9
   3ec68:	mov	r1, r5
   3ec6c:	mov	r2, r7
   3ec70:	bl	11244 <memcpy@plt>
   3ec74:	b	3eb08 <fputs@plt+0x2d720>
   3ec78:	mov	r7, #0
   3ec7c:	ldr	r0, [sp, #16]
   3ec80:	bl	2c348 <fputs@plt+0x1af60>
   3ec84:	mov	r0, r7
   3ec88:	sub	sp, fp, #28
   3ec8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ec90:	ldr	r0, [sp, #28]
   3ec94:	bl	2c348 <fputs@plt+0x1af60>
   3ec98:	b	3ec7c <fputs@plt+0x2d894>
   3ec9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3eca0:	add	fp, sp, #28
   3eca4:	sub	sp, sp, #36	; 0x24
   3eca8:	mov	r5, r2
   3ecac:	mov	r6, r1
   3ecb0:	mov	r7, r0
   3ecb4:	ldr	r4, [r0, #52]	; 0x34
   3ecb8:	ldr	r3, [r0, #80]	; 0x50
   3ecbc:	add	r2, sp, #8
   3ecc0:	blx	r3
   3ecc4:	ldrh	r2, [sp, #26]
   3ecc8:	strh	r2, [r5]
   3eccc:	mov	r5, #0
   3ecd0:	ldr	r0, [sp, #20]
   3ecd4:	ldrh	r1, [sp, #24]
   3ecd8:	cmp	r0, r1
   3ecdc:	beq	3ee14 <fputs@plt+0x2da2c>
   3ece0:	ldrh	r3, [r7, #20]
   3ece4:	ldr	r7, [r7, #56]	; 0x38
   3ece8:	add	r3, r7, r3
   3ecec:	add	r2, r6, r2
   3ecf0:	sub	r7, r2, #1
   3ecf4:	cmp	r7, r3
   3ecf8:	bls	3ed04 <fputs@plt+0x2d91c>
   3ecfc:	movw	r0, #61810	; 0xf172
   3ed00:	b	3ee0c <fputs@plt+0x2da24>
   3ed04:	mvn	r1, r1
   3ed08:	add	r5, r0, r1
   3ed0c:	sub	r0, r2, #4
   3ed10:	bl	246f8 <fputs@plt+0x13310>
   3ed14:	mov	r7, r0
   3ed18:	ldr	r0, [r4, #36]	; 0x24
   3ed1c:	sub	r0, r0, #4
   3ed20:	add	r1, r5, r0
   3ed24:	udiv	r6, r1, r0
   3ed28:	mov	sl, #0
   3ed2c:	mov	r8, sp
   3ed30:	add	r9, sp, #4
   3ed34:	cmp	r6, #0
   3ed38:	bne	3ed54 <fputs@plt+0x2d96c>
   3ed3c:	b	3ee20 <fputs@plt+0x2da38>
   3ed40:	ldr	r7, [sp, #4]
   3ed44:	cmp	r5, #0
   3ed48:	bne	3ee14 <fputs@plt+0x2da2c>
   3ed4c:	cmp	r6, #0
   3ed50:	beq	3ee20 <fputs@plt+0x2da38>
   3ed54:	str	sl, [sp, #4]
   3ed58:	str	sl, [sp]
   3ed5c:	cmp	r7, #2
   3ed60:	bcc	3ee08 <fputs@plt+0x2da20>
   3ed64:	mov	r0, r4
   3ed68:	bl	2cc34 <fputs@plt+0x1b84c>
   3ed6c:	cmp	r7, r0
   3ed70:	bhi	3ee08 <fputs@plt+0x2da20>
   3ed74:	subs	r6, r6, #1
   3ed78:	beq	3ed98 <fputs@plt+0x2d9b0>
   3ed7c:	mov	r0, r4
   3ed80:	mov	r1, r7
   3ed84:	mov	r2, r8
   3ed88:	mov	r3, r9
   3ed8c:	bl	2e2e4 <fputs@plt+0x1cefc>
   3ed90:	cmp	r0, #0
   3ed94:	bne	3ee10 <fputs@plt+0x2da28>
   3ed98:	ldr	r0, [sp]
   3ed9c:	cmp	r0, #0
   3eda0:	bne	3edbc <fputs@plt+0x2d9d4>
   3eda4:	mov	r0, r4
   3eda8:	mov	r1, r7
   3edac:	bl	3f2d8 <fputs@plt+0x2def0>
   3edb0:	str	r0, [sp]
   3edb4:	cmp	r0, #0
   3edb8:	beq	3edd0 <fputs@plt+0x2d9e8>
   3edbc:	ldr	r0, [sp]
   3edc0:	ldr	r0, [r0, #72]	; 0x48
   3edc4:	bl	27e14 <fputs@plt+0x16a2c>
   3edc8:	cmp	r0, #1
   3edcc:	bne	3ede4 <fputs@plt+0x2d9fc>
   3edd0:	ldr	r1, [sp]
   3edd4:	mov	r0, r4
   3edd8:	mov	r2, r7
   3eddc:	bl	3f310 <fputs@plt+0x2df28>
   3ede0:	b	3edec <fputs@plt+0x2da04>
   3ede4:	movw	r0, #61846	; 0xf196
   3ede8:	bl	27628 <fputs@plt+0x16240>
   3edec:	mov	r5, r0
   3edf0:	ldr	r0, [sp]
   3edf4:	cmp	r0, #0
   3edf8:	beq	3ed40 <fputs@plt+0x2d958>
   3edfc:	ldr	r0, [r0, #72]	; 0x48
   3ee00:	bl	178d4 <fputs@plt+0x64ec>
   3ee04:	b	3ed40 <fputs@plt+0x2d958>
   3ee08:	movw	r0, #61826	; 0xf182
   3ee0c:	bl	27628 <fputs@plt+0x16240>
   3ee10:	mov	r5, r0
   3ee14:	mov	r0, r5
   3ee18:	sub	sp, fp, #28
   3ee1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ee20:	mov	r5, #0
   3ee24:	b	3ee14 <fputs@plt+0x2da2c>
   3ee28:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3ee2c:	add	fp, sp, #24
   3ee30:	mov	r4, r0
   3ee34:	ldr	r0, [r3]
   3ee38:	cmp	r0, #0
   3ee3c:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ee40:	mov	r5, r3
   3ee44:	mov	r9, r1
   3ee48:	ldr	r7, [r4, #64]	; 0x40
   3ee4c:	ldrb	r0, [r7, r1, lsl #1]!
   3ee50:	ldrb	r1, [r7, #1]
   3ee54:	orr	r1, r1, r0, lsl #8
   3ee58:	ldr	r0, [r4, #56]	; 0x38
   3ee5c:	ldrb	r3, [r4, #5]
   3ee60:	add	r8, r3, r0
   3ee64:	mov	r6, r8
   3ee68:	ldrb	r0, [r6, #5]!
   3ee6c:	ldrb	r3, [r6, #1]
   3ee70:	orr	r0, r3, r0, lsl #8
   3ee74:	cmp	r1, r0
   3ee78:	bcc	3ee90 <fputs@plt+0x2daa8>
   3ee7c:	add	r0, r1, r2
   3ee80:	ldr	r3, [r4, #52]	; 0x34
   3ee84:	ldr	r3, [r3, #36]	; 0x24
   3ee88:	cmp	r0, r3
   3ee8c:	bls	3eea0 <fputs@plt+0x2dab8>
   3ee90:	movw	r0, #62080	; 0xf280
   3ee94:	bl	27628 <fputs@plt+0x16240>
   3ee98:	str	r0, [r5]
   3ee9c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3eea0:	uxth	r2, r2
   3eea4:	mov	r0, r4
   3eea8:	bl	3f67c <fputs@plt+0x2e294>
   3eeac:	cmp	r0, #0
   3eeb0:	bne	3ee98 <fputs@plt+0x2dab0>
   3eeb4:	ldrh	r0, [r4, #18]
   3eeb8:	sub	r0, r0, #1
   3eebc:	strh	r0, [r4, #18]
   3eec0:	movw	r1, #65535	; 0xffff
   3eec4:	tst	r0, r1
   3eec8:	beq	3ef04 <fputs@plt+0x2db1c>
   3eecc:	uxth	r0, r0
   3eed0:	sub	r0, r0, r9
   3eed4:	lsl	r2, r0, #1
   3eed8:	add	r1, r7, #2
   3eedc:	mov	r0, r7
   3eee0:	bl	11328 <memmove@plt>
   3eee4:	ldrb	r0, [r4, #19]
   3eee8:	strb	r0, [r8, #3]
   3eeec:	ldrb	r0, [r4, #18]
   3eef0:	strb	r0, [r8, #4]
   3eef4:	ldrh	r0, [r4, #16]
   3eef8:	add	r0, r0, #2
   3eefc:	strh	r0, [r4, #16]
   3ef00:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ef04:	mov	r0, #0
   3ef08:	strb	r0, [r8, #7]
   3ef0c:	str	r0, [r8, #1]
   3ef10:	ldr	r0, [r4, #52]	; 0x34
   3ef14:	ldr	r0, [r0, #36]	; 0x24
   3ef18:	lsr	r0, r0, #8
   3ef1c:	strb	r0, [r6]
   3ef20:	ldr	r0, [r4, #52]	; 0x34
   3ef24:	ldr	r0, [r0, #36]	; 0x24
   3ef28:	strb	r0, [r6, #1]
   3ef2c:	ldrb	r0, [r4, #5]
   3ef30:	ldrb	r1, [r4, #6]
   3ef34:	ldr	r2, [r4, #52]	; 0x34
   3ef38:	ldr	r2, [r2, #36]	; 0x24
   3ef3c:	sub	r0, r2, r0
   3ef40:	sub	r0, r0, r1
   3ef44:	sub	r0, r0, #8
   3ef48:	strh	r0, [r4, #16]
   3ef4c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ef50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ef54:	add	fp, sp, #28
   3ef58:	sub	sp, sp, #12
   3ef5c:	mov	r4, r0
   3ef60:	mov	r0, #0
   3ef64:	str	r0, [sp, #8]
   3ef68:	ldr	r9, [fp, #16]
   3ef6c:	ldr	r0, [r9]
   3ef70:	cmp	r0, #0
   3ef74:	beq	3ef80 <fputs@plt+0x2db98>
   3ef78:	sub	sp, fp, #28
   3ef7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ef80:	mov	r6, r3
   3ef84:	mov	sl, r2
   3ef88:	mov	r7, r1
   3ef8c:	ldr	r8, [fp, #12]
   3ef90:	ldrb	r0, [r4, #1]
   3ef94:	cmp	r0, #0
   3ef98:	bne	3efac <fputs@plt+0x2dbc4>
   3ef9c:	ldrh	r0, [r4, #16]
   3efa0:	add	r5, r6, #2
   3efa4:	cmp	r5, r0
   3efa8:	ble	3f004 <fputs@plt+0x2dc1c>
   3efac:	ldr	r5, [fp, #8]
   3efb0:	cmp	r5, #0
   3efb4:	beq	3efcc <fputs@plt+0x2dbe4>
   3efb8:	mov	r0, r5
   3efbc:	mov	r1, sl
   3efc0:	mov	r2, r6
   3efc4:	bl	11244 <memcpy@plt>
   3efc8:	b	3efd0 <fputs@plt+0x2dbe8>
   3efcc:	mov	r5, sl
   3efd0:	cmp	r8, #0
   3efd4:	movne	r0, r5
   3efd8:	movne	r1, r8
   3efdc:	blne	25950 <fputs@plt+0x14568>
   3efe0:	ldrb	r0, [r4, #1]
   3efe4:	add	r1, r0, #1
   3efe8:	strb	r1, [r4, #1]
   3efec:	add	r1, r4, r0, lsl #2
   3eff0:	str	r5, [r1, #32]
   3eff4:	add	r0, r4, r0, lsl #1
   3eff8:	strh	r7, [r0, #22]
   3effc:	sub	sp, fp, #28
   3f000:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f004:	ldr	r0, [r4, #72]	; 0x48
   3f008:	bl	17aac <fputs@plt+0x66c4>
   3f00c:	cmp	r0, #0
   3f010:	bne	3f034 <fputs@plt+0x2dc4c>
   3f014:	ldr	r0, [r4, #56]	; 0x38
   3f018:	str	r0, [sp, #4]
   3f01c:	add	r2, sp, #8
   3f020:	mov	r0, r4
   3f024:	mov	r1, r6
   3f028:	bl	3f928 <fputs@plt+0x2e540>
   3f02c:	cmp	r0, #0
   3f030:	beq	3f040 <fputs@plt+0x2dc58>
   3f034:	str	r0, [r9]
   3f038:	sub	sp, fp, #28
   3f03c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f040:	ldrh	r0, [r4, #16]
   3f044:	sub	r0, r0, r5
   3f048:	strh	r0, [r4, #16]
   3f04c:	ldr	r0, [sp, #8]
   3f050:	str	r0, [sp]
   3f054:	ldr	r1, [sp, #4]
   3f058:	add	r5, r1, r0
   3f05c:	mov	r0, r5
   3f060:	mov	r1, sl
   3f064:	mov	r2, r6
   3f068:	bl	11244 <memcpy@plt>
   3f06c:	cmp	r8, #0
   3f070:	movne	r0, r5
   3f074:	movne	r1, r8
   3f078:	blne	25950 <fputs@plt+0x14568>
   3f07c:	ldr	r0, [r4, #64]	; 0x40
   3f080:	add	r5, r0, r7, lsl #1
   3f084:	add	r0, r5, #2
   3f088:	ldrh	r1, [r4, #18]
   3f08c:	sub	r1, r1, r7
   3f090:	lsl	r2, r1, #1
   3f094:	mov	r1, r5
   3f098:	bl	11328 <memmove@plt>
   3f09c:	ldr	r0, [sp]
   3f0a0:	rev16	r0, r0
   3f0a4:	strh	r0, [r5]
   3f0a8:	ldrh	r0, [r4, #18]
   3f0ac:	add	r0, r0, #1
   3f0b0:	strh	r0, [r4, #18]
   3f0b4:	ldrb	r0, [r4, #5]
   3f0b8:	ldr	r2, [sp, #4]
   3f0bc:	add	r0, r0, r2
   3f0c0:	ldrb	r1, [r0, #4]
   3f0c4:	add	r1, r1, #1
   3f0c8:	strb	r1, [r0, #4]
   3f0cc:	uxtb	r0, r1
   3f0d0:	cmp	r0, r1
   3f0d4:	beq	3f0ec <fputs@plt+0x2dd04>
   3f0d8:	ldrb	r0, [r4, #5]
   3f0dc:	add	r0, r0, r2
   3f0e0:	ldrb	r1, [r0, #3]
   3f0e4:	add	r1, r1, #1
   3f0e8:	strb	r1, [r0, #3]
   3f0ec:	ldr	r0, [r4, #52]	; 0x34
   3f0f0:	ldrb	r0, [r0, #17]
   3f0f4:	cmp	r0, #0
   3f0f8:	movne	r0, r4
   3f0fc:	movne	r1, sl
   3f100:	movne	r2, r9
   3f104:	blne	2f4f8 <fputs@plt+0x1e110>
   3f108:	sub	sp, fp, #28
   3f10c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f114:	add	fp, sp, #28
   3f118:	sub	sp, sp, #36	; 0x24
   3f11c:	mov	r5, r0
   3f120:	ldr	r0, [r0, #4]
   3f124:	ldr	r0, [r0, #36]	; 0x24
   3f128:	lsl	r0, r0, #1
   3f12c:	movw	r1, #43691	; 0xaaab
   3f130:	movt	r1, #43690	; 0xaaaa
   3f134:	umull	r0, r1, r0, r1
   3f138:	lsr	r0, r1, #1
   3f13c:	str	r0, [sp, #8]
   3f140:	add	r0, r5, #124	; 0x7c
   3f144:	str	r0, [sp, #12]
   3f148:	mov	r4, #0
   3f14c:	mov	r0, #0
   3f150:	str	r0, [sp, #16]
   3f154:	b	3f18c <fputs@plt+0x2dda4>
   3f158:	mov	r0, r8
   3f15c:	mov	r1, r7
   3f160:	add	r2, sp, #23
   3f164:	bl	3fe54 <fputs@plt+0x2ea6c>
   3f168:	mov	r6, r0
   3f16c:	strb	r4, [r7, #1]
   3f170:	mov	r0, r7
   3f174:	bl	2c348 <fputs@plt+0x1af60>
   3f178:	ldrb	r0, [r5, #68]	; 0x44
   3f17c:	sub	r0, r0, #1
   3f180:	strb	r0, [r5, #68]	; 0x44
   3f184:	cmp	r6, #0
   3f188:	bne	3f2b8 <fputs@plt+0x2ded0>
   3f18c:	ldrsb	r0, [r5, #68]	; 0x44
   3f190:	add	r1, r5, r0, lsl #2
   3f194:	ldr	r7, [r1, #120]	; 0x78
   3f198:	ldrb	r1, [r7, #1]
   3f19c:	uxtb	r9, r0
   3f1a0:	cmp	r9, #0
   3f1a4:	beq	3f280 <fputs@plt+0x2de98>
   3f1a8:	cmp	r1, #0
   3f1ac:	bne	3f1c0 <fputs@plt+0x2ddd8>
   3f1b0:	ldrh	r1, [r7, #16]
   3f1b4:	ldr	r2, [sp, #8]
   3f1b8:	cmp	r2, r1
   3f1bc:	bge	3f2ac <fputs@plt+0x2dec4>
   3f1c0:	sub	r0, r0, #1
   3f1c4:	add	r1, r5, r0, lsl #1
   3f1c8:	ldrh	sl, [r1, #80]	; 0x50
   3f1cc:	add	r0, r5, r0, lsl #2
   3f1d0:	ldr	r8, [r0, #120]	; 0x78
   3f1d4:	ldr	r0, [r8, #72]	; 0x48
   3f1d8:	bl	17aac <fputs@plt+0x66c4>
   3f1dc:	cmp	r0, #0
   3f1e0:	bne	3f168 <fputs@plt+0x2dd80>
   3f1e4:	ldrb	r0, [r7, #3]
   3f1e8:	cmp	r0, #0
   3f1ec:	mov	r6, sl
   3f1f0:	beq	3f228 <fputs@plt+0x2de40>
   3f1f4:	ldrb	r0, [r7, #1]
   3f1f8:	cmp	r0, #1
   3f1fc:	bne	3f228 <fputs@plt+0x2de40>
   3f200:	ldrh	r0, [r7, #18]
   3f204:	ldrh	r1, [r7, #22]
   3f208:	cmp	r1, r0
   3f20c:	bne	3f228 <fputs@plt+0x2de40>
   3f210:	ldr	r0, [r8, #84]	; 0x54
   3f214:	cmp	r0, #1
   3f218:	beq	3f228 <fputs@plt+0x2de40>
   3f21c:	ldrh	r0, [r8, #18]
   3f220:	cmp	r0, r6
   3f224:	beq	3f158 <fputs@plt+0x2dd70>
   3f228:	ldr	r0, [r5, #4]
   3f22c:	ldr	r0, [r0, #32]
   3f230:	bl	286dc <fputs@plt+0x172f4>
   3f234:	ldr	r4, [sp, #16]
   3f238:	mov	sl, r0
   3f23c:	ldrb	r0, [r5, #67]	; 0x43
   3f240:	and	r0, r0, #1
   3f244:	str	r0, [sp]
   3f248:	sub	r0, r9, #1
   3f24c:	clz	r0, r0
   3f250:	lsr	r3, r0, #5
   3f254:	mov	r0, r8
   3f258:	mov	r1, r6
   3f25c:	mov	r2, sl
   3f260:	bl	40044 <fputs@plt+0x2ec5c>
   3f264:	mov	r6, r0
   3f268:	cmp	r4, #0
   3f26c:	movne	r0, r4
   3f270:	blne	24b58 <fputs@plt+0x13770>
   3f274:	str	sl, [sp, #16]
   3f278:	mov	r4, #0
   3f27c:	b	3f16c <fputs@plt+0x2dd84>
   3f280:	cmp	r1, #0
   3f284:	beq	3f2ac <fputs@plt+0x2dec4>
   3f288:	mov	r0, r7
   3f28c:	ldr	r1, [sp, #12]
   3f290:	bl	3fd30 <fputs@plt+0x2e948>
   3f294:	cmp	r0, #0
   3f298:	bne	3f2b4 <fputs@plt+0x2decc>
   3f29c:	mov	r6, #0
   3f2a0:	str	r6, [r5, #80]	; 0x50
   3f2a4:	mov	r0, #1
   3f2a8:	b	3f180 <fputs@plt+0x2dd98>
   3f2ac:	mov	r6, #0
   3f2b0:	b	3f2b8 <fputs@plt+0x2ded0>
   3f2b4:	mov	r6, r0
   3f2b8:	ldr	r0, [sp, #16]
   3f2bc:	cmp	r0, #0
   3f2c0:	beq	3f2cc <fputs@plt+0x2dee4>
   3f2c4:	ldr	r0, [sp, #16]
   3f2c8:	bl	24b58 <fputs@plt+0x13770>
   3f2cc:	mov	r0, r6
   3f2d0:	sub	sp, fp, #28
   3f2d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f2d8:	push	{r4, r5, fp, lr}
   3f2dc:	add	fp, sp, #8
   3f2e0:	mov	r5, r1
   3f2e4:	mov	r4, r0
   3f2e8:	ldr	r0, [r0]
   3f2ec:	bl	2ad38 <fputs@plt+0x19950>
   3f2f0:	cmp	r0, #0
   3f2f4:	beq	3f308 <fputs@plt+0x2df20>
   3f2f8:	mov	r1, r5
   3f2fc:	mov	r2, r4
   3f300:	pop	{r4, r5, fp, lr}
   3f304:	b	2c758 <fputs@plt+0x1b370>
   3f308:	mov	r0, #0
   3f30c:	pop	{r4, r5, fp, pc}
   3f310:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3f314:	add	fp, sp, #24
   3f318:	sub	sp, sp, #16
   3f31c:	mov	r5, r0
   3f320:	mov	r0, #0
   3f324:	str	r0, [sp, #12]
   3f328:	cmp	r2, #1
   3f32c:	bhi	3f340 <fputs@plt+0x2df58>
   3f330:	movw	r0, #61664	; 0xf0e0
   3f334:	bl	27628 <fputs@plt+0x16240>
   3f338:	sub	sp, fp, #24
   3f33c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3f340:	mov	r4, r2
   3f344:	ldr	r6, [r5, #12]
   3f348:	cmp	r1, #0
   3f34c:	beq	3f360 <fputs@plt+0x2df78>
   3f350:	str	r1, [sp, #8]
   3f354:	ldr	r0, [r1, #72]	; 0x48
   3f358:	bl	3f5cc <fputs@plt+0x2e1e4>
   3f35c:	b	3f370 <fputs@plt+0x2df88>
   3f360:	mov	r0, r5
   3f364:	mov	r1, r4
   3f368:	bl	3f2d8 <fputs@plt+0x2def0>
   3f36c:	str	r0, [sp, #8]
   3f370:	ldr	r0, [r6, #72]	; 0x48
   3f374:	bl	17aac <fputs@plt+0x66c4>
   3f378:	str	r0, [sp, #4]
   3f37c:	cmp	r0, #0
   3f380:	beq	3f3ac <fputs@plt+0x2dfc4>
   3f384:	ldr	r0, [sp, #8]
   3f388:	cmp	r0, #0
   3f38c:	movne	r1, #0
   3f390:	strbne	r1, [r0]
   3f394:	bl	2c348 <fputs@plt+0x1af60>
   3f398:	ldr	r0, [sp, #12]
   3f39c:	bl	2c348 <fputs@plt+0x1af60>
   3f3a0:	ldr	r0, [sp, #4]
   3f3a4:	sub	sp, fp, #24
   3f3a8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3f3ac:	ldr	r0, [r6, #56]	; 0x38
   3f3b0:	add	r7, r0, #36	; 0x24
   3f3b4:	mov	r0, r7
   3f3b8:	bl	246f8 <fputs@plt+0x13310>
   3f3bc:	mov	r8, r0
   3f3c0:	add	r1, r0, #1
   3f3c4:	mov	r0, r7
   3f3c8:	bl	25950 <fputs@plt+0x14568>
   3f3cc:	ldrb	r0, [r5, #22]
   3f3d0:	tst	r0, #4
   3f3d4:	beq	3f410 <fputs@plt+0x2e028>
   3f3d8:	ldr	r0, [sp, #8]
   3f3dc:	cmp	r0, #0
   3f3e0:	beq	3f4b4 <fputs@plt+0x2e0cc>
   3f3e4:	ldr	r7, [sp, #8]
   3f3e8:	ldr	r0, [r7, #72]	; 0x48
   3f3ec:	bl	17aac <fputs@plt+0x66c4>
   3f3f0:	str	r0, [sp, #4]
   3f3f4:	cmp	r0, #0
   3f3f8:	bne	3f384 <fputs@plt+0x2df9c>
   3f3fc:	ldr	r1, [r7, #52]	; 0x34
   3f400:	ldr	r0, [r7, #56]	; 0x38
   3f404:	ldr	r2, [r1, #32]
   3f408:	mov	r1, #0
   3f40c:	bl	1119c <memset@plt>
   3f410:	ldrb	r0, [r5, #17]
   3f414:	cmp	r0, #0
   3f418:	beq	3f444 <fputs@plt+0x2e05c>
   3f41c:	add	r0, sp, #4
   3f420:	str	r0, [sp]
   3f424:	mov	r0, r5
   3f428:	mov	r1, r4
   3f42c:	mov	r2, #2
   3f430:	mov	r3, #0
   3f434:	bl	2f0fc <fputs@plt+0x1dd14>
   3f438:	ldr	r0, [sp, #4]
   3f43c:	cmp	r0, #0
   3f440:	bne	3f384 <fputs@plt+0x2df9c>
   3f444:	cmp	r8, #0
   3f448:	beq	3f4d8 <fputs@plt+0x2e0f0>
   3f44c:	ldr	r0, [r6, #56]	; 0x38
   3f450:	add	r0, r0, #32
   3f454:	bl	246f8 <fputs@plt+0x13310>
   3f458:	mov	r7, r0
   3f45c:	add	r2, sp, #12
   3f460:	mov	r0, r5
   3f464:	mov	r1, r7
   3f468:	mov	r3, #0
   3f46c:	bl	2c280 <fputs@plt+0x1ae98>
   3f470:	str	r0, [sp, #4]
   3f474:	cmp	r0, #0
   3f478:	bne	3f384 <fputs@plt+0x2df9c>
   3f47c:	ldr	r9, [sp, #12]
   3f480:	ldr	r0, [r9, #56]	; 0x38
   3f484:	add	r0, r0, #4
   3f488:	bl	246f8 <fputs@plt+0x13310>
   3f48c:	mov	r8, r0
   3f490:	ldr	r0, [r5, #36]	; 0x24
   3f494:	mvn	r1, #1
   3f498:	add	r1, r1, r0, lsr #2
   3f49c:	cmp	r8, r1
   3f4a0:	bls	3f554 <fputs@plt+0x2e16c>
   3f4a4:	movw	r0, #61717	; 0xf115
   3f4a8:	bl	27628 <fputs@plt+0x16240>
   3f4ac:	str	r0, [sp, #4]
   3f4b0:	b	3f384 <fputs@plt+0x2df9c>
   3f4b4:	add	r2, sp, #8
   3f4b8:	mov	r0, r5
   3f4bc:	mov	r1, r4
   3f4c0:	mov	r3, #0
   3f4c4:	bl	2c280 <fputs@plt+0x1ae98>
   3f4c8:	str	r0, [sp, #4]
   3f4cc:	cmp	r0, #0
   3f4d0:	bne	3f384 <fputs@plt+0x2df9c>
   3f4d4:	b	3f3e4 <fputs@plt+0x2dffc>
   3f4d8:	mov	r7, #0
   3f4dc:	ldr	r0, [sp, #8]
   3f4e0:	cmp	r0, #0
   3f4e4:	beq	3f530 <fputs@plt+0x2e148>
   3f4e8:	ldr	r5, [sp, #8]
   3f4ec:	ldr	r0, [r5, #72]	; 0x48
   3f4f0:	bl	17aac <fputs@plt+0x66c4>
   3f4f4:	str	r0, [sp, #4]
   3f4f8:	cmp	r0, #0
   3f4fc:	bne	3f384 <fputs@plt+0x2df9c>
   3f500:	ldr	r0, [r5, #56]	; 0x38
   3f504:	mov	r1, r7
   3f508:	bl	25950 <fputs@plt+0x14568>
   3f50c:	ldr	r0, [r5, #56]	; 0x38
   3f510:	add	r0, r0, #4
   3f514:	mov	r1, #0
   3f518:	bl	25950 <fputs@plt+0x14568>
   3f51c:	ldr	r0, [r6, #56]	; 0x38
   3f520:	add	r0, r0, #32
   3f524:	mov	r1, r4
   3f528:	bl	25950 <fputs@plt+0x14568>
   3f52c:	b	3f384 <fputs@plt+0x2df9c>
   3f530:	add	r2, sp, #8
   3f534:	mov	r0, r5
   3f538:	mov	r1, r4
   3f53c:	mov	r3, #0
   3f540:	bl	2c280 <fputs@plt+0x1ae98>
   3f544:	str	r0, [sp, #4]
   3f548:	cmp	r0, #0
   3f54c:	bne	3f384 <fputs@plt+0x2df9c>
   3f550:	b	3f4e8 <fputs@plt+0x2e100>
   3f554:	lsr	r0, r0, #2
   3f558:	sub	r0, r0, #8
   3f55c:	cmp	r8, r0
   3f560:	bcs	3f4dc <fputs@plt+0x2e0f4>
   3f564:	ldr	r0, [r9, #72]	; 0x48
   3f568:	bl	17aac <fputs@plt+0x66c4>
   3f56c:	str	r0, [sp, #4]
   3f570:	cmp	r0, #0
   3f574:	bne	3f384 <fputs@plt+0x2df9c>
   3f578:	ldr	r0, [r9, #56]	; 0x38
   3f57c:	add	r1, r8, #1
   3f580:	add	r0, r0, #4
   3f584:	bl	25950 <fputs@plt+0x14568>
   3f588:	ldr	r0, [r9, #56]	; 0x38
   3f58c:	add	r0, r0, r8, lsl #2
   3f590:	add	r0, r0, #8
   3f594:	mov	r1, r4
   3f598:	bl	25950 <fputs@plt+0x14568>
   3f59c:	ldr	r0, [sp, #8]
   3f5a0:	cmp	r0, #0
   3f5a4:	beq	3f5bc <fputs@plt+0x2e1d4>
   3f5a8:	ldrb	r1, [r5, #22]
   3f5ac:	tst	r1, #4
   3f5b0:	bne	3f5bc <fputs@plt+0x2e1d4>
   3f5b4:	ldr	r0, [r0, #72]	; 0x48
   3f5b8:	bl	3f5d0 <fputs@plt+0x2e1e8>
   3f5bc:	mov	r0, r5
   3f5c0:	mov	r1, r4
   3f5c4:	bl	3f5f8 <fputs@plt+0x2e210>
   3f5c8:	b	3f4ac <fputs@plt+0x2e0c4>
   3f5cc:	b	3f65c <fputs@plt+0x2e274>
   3f5d0:	ldrh	r1, [r0, #24]
   3f5d4:	tst	r1, #2
   3f5d8:	bxeq	lr
   3f5dc:	ldr	r2, [r0, #16]
   3f5e0:	ldr	r2, [r2, #104]	; 0x68
   3f5e4:	cmp	r2, #0
   3f5e8:	orreq	r1, r1, #32
   3f5ec:	biceq	r1, r1, #4
   3f5f0:	strheq	r1, [r0, #24]
   3f5f4:	bx	lr
   3f5f8:	push	{r4, r5, fp, lr}
   3f5fc:	add	fp, sp, #8
   3f600:	mov	r4, r1
   3f604:	mov	r5, r0
   3f608:	ldr	r0, [r0, #60]	; 0x3c
   3f60c:	cmp	r0, #0
   3f610:	bne	3f628 <fputs@plt+0x2e240>
   3f614:	ldr	r0, [r5, #44]	; 0x2c
   3f618:	bl	25b2c <fputs@plt+0x14744>
   3f61c:	str	r0, [r5, #60]	; 0x3c
   3f620:	cmp	r0, #0
   3f624:	beq	3f654 <fputs@plt+0x2e26c>
   3f628:	ldr	r5, [r5, #60]	; 0x3c
   3f62c:	mov	r0, r5
   3f630:	bl	2ee70 <fputs@plt+0x1da88>
   3f634:	mov	r1, r0
   3f638:	mov	r0, #0
   3f63c:	cmp	r1, r4
   3f640:	popcc	{r4, r5, fp, pc}
   3f644:	mov	r0, r5
   3f648:	mov	r1, r4
   3f64c:	pop	{r4, r5, fp, lr}
   3f650:	b	2595c <fputs@plt+0x14574>
   3f654:	mov	r0, #7
   3f658:	pop	{r4, r5, fp, pc}
   3f65c:	ldrh	r1, [r0, #26]
   3f660:	add	r1, r1, #1
   3f664:	strh	r1, [r0, #26]
   3f668:	ldr	r0, [r0, #28]
   3f66c:	ldr	r1, [r0, #12]
   3f670:	add	r1, r1, #1
   3f674:	str	r1, [r0, #12]
   3f678:	bx	lr
   3f67c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f680:	add	fp, sp, #28
   3f684:	sub	sp, sp, #20
   3f688:	mov	r5, r2
   3f68c:	mov	r6, r1
   3f690:	mov	sl, r0
   3f694:	ldr	r0, [r0, #52]	; 0x34
   3f698:	ldr	r7, [sl, #56]	; 0x38
   3f69c:	ldrb	r1, [r0, #22]
   3f6a0:	ldr	r4, [r0, #36]	; 0x24
   3f6a4:	tst	r1, #4
   3f6a8:	beq	3f6bc <fputs@plt+0x2e2d4>
   3f6ac:	add	r0, r7, r6
   3f6b0:	mov	r1, #0
   3f6b4:	mov	r2, r5
   3f6b8:	bl	1119c <memset@plt>
   3f6bc:	add	r9, r5, r6
   3f6c0:	ldrb	r2, [sl, #5]
   3f6c4:	add	lr, r2, r7
   3f6c8:	ldrb	r0, [lr, #2]
   3f6cc:	add	ip, r2, #1
   3f6d0:	cmp	r0, #0
   3f6d4:	bne	3f6e4 <fputs@plt+0x2e2fc>
   3f6d8:	ldrb	r0, [r7, ip]
   3f6dc:	cmp	r0, #0
   3f6e0:	beq	3f778 <fputs@plt+0x2e390>
   3f6e4:	str	r5, [sp, #16]
   3f6e8:	str	r9, [sp, #12]
   3f6ec:	sub	r4, r4, #4
   3f6f0:	mov	r8, ip
   3f6f4:	uxth	r9, r8
   3f6f8:	mov	r1, r7
   3f6fc:	ldrb	r0, [r1, r9]!
   3f700:	ldrb	r1, [r1, #1]
   3f704:	orr	r3, r1, r0, lsl #8
   3f708:	cmp	r3, r6
   3f70c:	bcs	3f730 <fputs@plt+0x2e348>
   3f710:	cmp	r3, #0
   3f714:	beq	3f730 <fputs@plt+0x2e348>
   3f718:	add	r0, r9, #4
   3f71c:	cmp	r0, r3
   3f720:	mov	r8, r3
   3f724:	bls	3f6f4 <fputs@plt+0x2e30c>
   3f728:	movw	r0, #57402	; 0xe03a
   3f72c:	b	3f8e8 <fputs@plt+0x2e500>
   3f730:	cmp	r4, r3
   3f734:	bcs	3f740 <fputs@plt+0x2e358>
   3f738:	movw	r0, #57405	; 0xe03d
   3f73c:	b	3f8e8 <fputs@plt+0x2e500>
   3f740:	ldr	r4, [sp, #16]
   3f744:	lsr	r4, r4, #8
   3f748:	mov	r5, #0
   3f74c:	cmp	r3, #0
   3f750:	beq	3f794 <fputs@plt+0x2e3ac>
   3f754:	str	r4, [sp, #8]
   3f758:	ldr	r5, [sp, #12]
   3f75c:	add	r4, r5, #3
   3f760:	cmp	r4, r3
   3f764:	bcc	3f7a0 <fputs@plt+0x2e3b8>
   3f768:	subs	r5, r3, r5
   3f76c:	bcs	3f7b4 <fputs@plt+0x2e3cc>
   3f770:	movw	r0, #57416	; 0xe048
   3f774:	b	3f8e8 <fputs@plt+0x2e500>
   3f778:	lsr	r4, r5, #8
   3f77c:	mov	r1, #0
   3f780:	mov	r0, #0
   3f784:	mov	r8, ip
   3f788:	mov	r2, r5
   3f78c:	str	r5, [sp, #4]
   3f790:	b	3f860 <fputs@plt+0x2e478>
   3f794:	ldr	r3, [sp, #16]
   3f798:	str	r3, [sp, #4]
   3f79c:	b	3f800 <fputs@plt+0x2e418>
   3f7a0:	ldr	r3, [sp, #16]
   3f7a4:	str	r3, [sp, #4]
   3f7a8:	ldr	r4, [sp, #8]
   3f7ac:	mov	r5, #0
   3f7b0:	b	3f800 <fputs@plt+0x2e418>
   3f7b4:	add	r0, r3, r7
   3f7b8:	ldrb	r1, [r0, #2]
   3f7bc:	ldrb	r0, [r0, #3]
   3f7c0:	orr	r0, r0, r1, lsl #8
   3f7c4:	add	r1, r0, r3
   3f7c8:	ldr	r0, [sl, #52]	; 0x34
   3f7cc:	ldr	r0, [r0, #36]	; 0x24
   3f7d0:	cmp	r1, r0
   3f7d4:	bls	3f7e0 <fputs@plt+0x2e3f8>
   3f7d8:	movw	r0, #57418	; 0xe04a
   3f7dc:	b	3f8e8 <fputs@plt+0x2e500>
   3f7e0:	str	r1, [sp, #12]
   3f7e4:	sub	r0, r1, r6
   3f7e8:	str	r0, [sp, #4]
   3f7ec:	uxth	r0, r0
   3f7f0:	lsr	r4, r0, #8
   3f7f4:	mov	r1, r7
   3f7f8:	ldrb	r0, [r1, r3]!
   3f7fc:	ldrb	r1, [r1, #1]
   3f800:	cmp	ip, r9
   3f804:	str	r4, [sp, #8]
   3f808:	bcs	3f82c <fputs@plt+0x2e444>
   3f80c:	add	r3, r9, r7
   3f810:	ldrb	r4, [r3, #2]
   3f814:	ldrb	r3, [r3, #3]
   3f818:	orr	r3, r3, r4, lsl #8
   3f81c:	add	r3, r3, r9
   3f820:	add	r4, r3, #3
   3f824:	cmp	r4, r6
   3f828:	bcs	3f8dc <fputs@plt+0x2e4f4>
   3f82c:	ldr	r9, [sp, #12]
   3f830:	add	r2, r2, #7
   3f834:	ldrb	r3, [r7, r2]
   3f838:	uxtb	r4, r5
   3f83c:	cmp	r3, r4
   3f840:	mov	r4, r5
   3f844:	ldr	r5, [sp, #16]
   3f848:	bcs	3f854 <fputs@plt+0x2e46c>
   3f84c:	movw	r0, #57436	; 0xe05c
   3f850:	b	3f8e8 <fputs@plt+0x2e500>
   3f854:	sub	r3, r3, r4
   3f858:	strb	r3, [r7, r2]
   3f85c:	ldr	r4, [sp, #8]
   3f860:	ldrb	r2, [lr, #5]!
   3f864:	ldrb	r3, [lr, #1]
   3f868:	orr	r3, r3, r2, lsl #8
   3f86c:	uxth	r2, r6
   3f870:	cmp	r3, r2
   3f874:	bne	3f89c <fputs@plt+0x2e4b4>
   3f878:	uxth	r2, r8
   3f87c:	cmp	ip, r2
   3f880:	bne	3f8d4 <fputs@plt+0x2e4ec>
   3f884:	strb	r0, [r7, ip]!
   3f888:	strb	r1, [r7, #1]
   3f88c:	strb	r9, [lr, #1]
   3f890:	lsr	r0, r9, #8
   3f894:	strb	r0, [lr]
   3f898:	b	3f8bc <fputs@plt+0x2e4d4>
   3f89c:	uxtah	r3, r7, r8
   3f8a0:	rev16	r6, r6
   3f8a4:	strh	r6, [r3]
   3f8a8:	strb	r0, [r7, r2]!
   3f8ac:	ldr	r0, [sp, #4]
   3f8b0:	strb	r0, [r7, #3]
   3f8b4:	strb	r4, [r7, #2]
   3f8b8:	strb	r1, [r7, #1]
   3f8bc:	ldrh	r0, [sl, #16]
   3f8c0:	add	r0, r0, r5
   3f8c4:	strh	r0, [sl, #16]
   3f8c8:	mov	r0, #0
   3f8cc:	sub	sp, fp, #28
   3f8d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f8d4:	movw	r0, #57443	; 0xe063
   3f8d8:	b	3f8e8 <fputs@plt+0x2e500>
   3f8dc:	cmp	r3, r6
   3f8e0:	bls	3f8f4 <fputs@plt+0x2e50c>
   3f8e4:	movw	r0, #57430	; 0xe056
   3f8e8:	sub	sp, fp, #28
   3f8ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f8f0:	b	27628 <fputs@plt+0x16240>
   3f8f4:	sub	r3, r6, r3
   3f8f8:	add	r5, r5, r3
   3f8fc:	mov	r3, r5
   3f900:	ldr	r5, [sp, #12]
   3f904:	sub	r4, r5, r9
   3f908:	mov	r9, r5
   3f90c:	mov	r5, r3
   3f910:	str	r4, [sp, #4]
   3f914:	uxth	r3, r4
   3f918:	lsr	r3, r3, #8
   3f91c:	str	r3, [sp, #8]
   3f920:	mov	r6, r8
   3f924:	b	3f830 <fputs@plt+0x2e448>
   3f928:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f92c:	add	fp, sp, #28
   3f930:	sub	sp, sp, #4
   3f934:	mov	r8, r2
   3f938:	mov	r9, r1
   3f93c:	mov	r6, r0
   3f940:	ldr	sl, [r0, #56]	; 0x38
   3f944:	ldrb	r0, [r0, #5]
   3f948:	mov	r1, #0
   3f94c:	str	r1, [sp]
   3f950:	add	r0, r0, sl
   3f954:	mov	r7, r0
   3f958:	ldrb	r1, [r7, #5]!
   3f95c:	ldrb	r2, [r7, #1]
   3f960:	orr	r4, r2, r1, lsl #8
   3f964:	ldrh	r1, [r6, #18]
   3f968:	ldrh	r2, [r6, #14]
   3f96c:	add	r5, r2, r1, lsl #1
   3f970:	cmp	r5, r4
   3f974:	bls	3f994 <fputs@plt+0x2e5ac>
   3f978:	cmp	r4, #0
   3f97c:	bne	3fa04 <fputs@plt+0x2e61c>
   3f980:	ldr	r1, [r6, #52]	; 0x34
   3f984:	ldr	r1, [r1, #36]	; 0x24
   3f988:	mov	r4, #65536	; 0x10000
   3f98c:	cmp	r1, #65536	; 0x10000
   3f990:	bne	3fa04 <fputs@plt+0x2e61c>
   3f994:	ldrb	r1, [r0, #2]
   3f998:	cmp	r1, #0
   3f99c:	bne	3f9ac <fputs@plt+0x2e5c4>
   3f9a0:	ldrb	r0, [r0, #1]
   3f9a4:	cmp	r0, #0
   3f9a8:	beq	3f9b8 <fputs@plt+0x2e5d0>
   3f9ac:	add	r0, r5, #2
   3f9b0:	cmp	r0, r4
   3f9b4:	ble	3fa14 <fputs@plt+0x2e62c>
   3f9b8:	add	r0, r5, r9
   3f9bc:	add	r0, r0, #2
   3f9c0:	cmp	r0, r4
   3f9c4:	ble	3f9f4 <fputs@plt+0x2e60c>
   3f9c8:	mov	r0, r6
   3f9cc:	bl	3fb6c <fputs@plt+0x2e784>
   3f9d0:	str	r0, [sp]
   3f9d4:	cmp	r0, #0
   3f9d8:	bne	3fa38 <fputs@plt+0x2e650>
   3f9dc:	ldrb	r0, [r7]
   3f9e0:	ldrb	r1, [r7, #1]
   3f9e4:	orr	r0, r1, r0, lsl #8
   3f9e8:	sub	r0, r0, #1
   3f9ec:	mov	r1, #1
   3f9f0:	uxtah	r4, r1, r0
   3f9f4:	sub	r0, r4, r9
   3f9f8:	rev16	r1, r0
   3f9fc:	strh	r1, [r7]
   3fa00:	b	3fa30 <fputs@plt+0x2e648>
   3fa04:	movw	r0, #57308	; 0xdfdc
   3fa08:	bl	27628 <fputs@plt+0x16240>
   3fa0c:	sub	sp, fp, #28
   3fa10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fa14:	mov	r2, sp
   3fa18:	mov	r0, r6
   3fa1c:	mov	r1, r9
   3fa20:	bl	3fa50 <fputs@plt+0x2e668>
   3fa24:	cmp	r0, #0
   3fa28:	beq	3fa40 <fputs@plt+0x2e658>
   3fa2c:	sub	r0, r0, sl
   3fa30:	str	r0, [r8]
   3fa34:	mov	r0, #0
   3fa38:	sub	sp, fp, #28
   3fa3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fa40:	ldr	r0, [sp]
   3fa44:	cmp	r0, #0
   3fa48:	bne	3fa38 <fputs@plt+0x2e650>
   3fa4c:	b	3f9b8 <fputs@plt+0x2e5d0>
   3fa50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fa54:	add	fp, sp, #28
   3fa58:	sub	sp, sp, #4
   3fa5c:	mov	r8, r2
   3fa60:	ldr	r2, [r0, #52]	; 0x34
   3fa64:	ldr	sl, [r0, #56]	; 0x38
   3fa68:	ldrb	ip, [r0, #5]
   3fa6c:	add	r5, ip, #1
   3fa70:	mov	r3, sl
   3fa74:	ldrb	r7, [r3, r5]!
   3fa78:	ldrb	r3, [r3, #1]
   3fa7c:	orr	r4, r3, r7, lsl #8
   3fa80:	ldr	lr, [r2, #36]	; 0x24
   3fa84:	sub	r9, lr, #4
   3fa88:	cmp	r4, r9
   3fa8c:	bgt	3fadc <fputs@plt+0x2e6f4>
   3fa90:	mov	r3, r4
   3fa94:	add	r2, r5, #4
   3fa98:	cmp	r4, r2
   3fa9c:	blt	3fadc <fputs@plt+0x2e6f4>
   3faa0:	add	r7, r3, sl
   3faa4:	mov	r4, r7
   3faa8:	ldrb	r2, [r4, #2]!
   3faac:	ldrb	r6, [r4, #1]
   3fab0:	orr	r2, r6, r2, lsl #8
   3fab4:	subs	r6, r2, r1
   3fab8:	bpl	3fae4 <fputs@plt+0x2e6fc>
   3fabc:	mov	r2, sl
   3fac0:	ldrb	r4, [r2, r3]!
   3fac4:	ldrb	r2, [r2, #1]
   3fac8:	orr	r4, r2, r4, lsl #8
   3facc:	cmp	r4, #0
   3fad0:	mov	r5, r3
   3fad4:	bne	3fa88 <fputs@plt+0x2e6a0>
   3fad8:	b	3fb48 <fputs@plt+0x2e760>
   3fadc:	movw	r0, #57230	; 0xdf8e
   3fae0:	b	3fb40 <fputs@plt+0x2e758>
   3fae4:	add	r1, r2, r3
   3fae8:	cmp	r1, lr
   3faec:	bgt	3fb3c <fputs@plt+0x2e754>
   3faf0:	ldrh	r1, [r0, #18]
   3faf4:	ldrh	r0, [r0, #14]
   3faf8:	add	r0, r0, r1, lsl #1
   3fafc:	cmp	r3, r0
   3fb00:	blt	3fb3c <fputs@plt+0x2e754>
   3fb04:	cmp	r6, #3
   3fb08:	bgt	3fb54 <fputs@plt+0x2e76c>
   3fb0c:	add	r1, ip, #7
   3fb10:	ldrb	r2, [sl, r1]
   3fb14:	mov	r0, #0
   3fb18:	cmp	r2, #57	; 0x39
   3fb1c:	bhi	3fb4c <fputs@plt+0x2e764>
   3fb20:	add	r0, sl, r5
   3fb24:	ldrh	r2, [r7]
   3fb28:	strh	r2, [r0]
   3fb2c:	ldrb	r0, [sl, r1]
   3fb30:	add	r0, r0, r6
   3fb34:	strb	r0, [sl, r1]
   3fb38:	b	3fb5c <fputs@plt+0x2e774>
   3fb3c:	movw	r0, #57241	; 0xdf99
   3fb40:	bl	27628 <fputs@plt+0x16240>
   3fb44:	str	r0, [r8]
   3fb48:	mov	r0, #0
   3fb4c:	sub	sp, fp, #28
   3fb50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fb54:	rev16	r0, r6
   3fb58:	strh	r0, [r4]
   3fb5c:	add	r0, r6, r3
   3fb60:	add	r0, sl, r0
   3fb64:	sub	sp, fp, #28
   3fb68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fb6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fb70:	add	fp, sp, #28
   3fb74:	sub	sp, sp, #36	; 0x24
   3fb78:	ldrh	r7, [r0, #18]
   3fb7c:	ldrh	r2, [r0, #14]
   3fb80:	add	r1, r2, r7, lsl #1
   3fb84:	str	r1, [sp, #32]
   3fb88:	ldrb	r3, [r0, #5]
   3fb8c:	ldr	r1, [r0, #52]	; 0x34
   3fb90:	str	r0, [sp, #24]
   3fb94:	ldr	r5, [r0, #56]	; 0x38
   3fb98:	ldr	r4, [r1, #36]	; 0x24
   3fb9c:	cmp	r7, #0
   3fba0:	str	r5, [sp, #20]
   3fba4:	str	r3, [sp, #4]
   3fba8:	beq	3fcc0 <fputs@plt+0x2e8d8>
   3fbac:	sub	r0, r4, #4
   3fbb0:	str	r0, [sp, #16]
   3fbb4:	add	r0, r2, r5
   3fbb8:	add	r9, r0, #1
   3fbbc:	add	r0, r3, r5
   3fbc0:	add	r0, r0, #5
   3fbc4:	str	r0, [sp, #8]
   3fbc8:	mov	r0, #0
   3fbcc:	str	r0, [sp, #28]
   3fbd0:	str	r4, [sp, #12]
   3fbd4:	b	3fbfc <fputs@plt+0x2e814>
   3fbd8:	ldr	r0, [sp, #20]
   3fbdc:	add	r0, r0, r8
   3fbe0:	add	r1, r5, sl
   3fbe4:	mov	r2, r6
   3fbe8:	bl	11244 <memcpy@plt>
   3fbec:	subs	r7, r7, #1
   3fbf0:	add	r9, r9, #2
   3fbf4:	mov	r4, r8
   3fbf8:	beq	3fcc4 <fputs@plt+0x2e8dc>
   3fbfc:	ldrb	r0, [r9, #-1]
   3fc00:	ldrb	r1, [r9]
   3fc04:	orr	sl, r1, r0, lsl #8
   3fc08:	movw	r0, #57167	; 0xdf4f
   3fc0c:	ldr	r1, [sp, #32]
   3fc10:	cmp	sl, r1
   3fc14:	bcc	3fd1c <fputs@plt+0x2e934>
   3fc18:	ldr	r1, [sp, #16]
   3fc1c:	cmp	sl, r1
   3fc20:	bgt	3fd1c <fputs@plt+0x2e934>
   3fc24:	add	r1, r5, sl
   3fc28:	ldr	r0, [sp, #24]
   3fc2c:	ldr	r2, [r0, #76]	; 0x4c
   3fc30:	blx	r2
   3fc34:	mov	r6, r0
   3fc38:	sub	r8, r4, r0
   3fc3c:	movw	r0, #57173	; 0xdf55
   3fc40:	ldr	r1, [sp, #32]
   3fc44:	cmp	r8, r1
   3fc48:	blt	3fd1c <fputs@plt+0x2e934>
   3fc4c:	add	r1, sl, r6
   3fc50:	ldr	r2, [sp, #12]
   3fc54:	cmp	r1, r2
   3fc58:	bgt	3fd1c <fputs@plt+0x2e934>
   3fc5c:	rev16	r0, r8
   3fc60:	strh	r0, [r9, #-1]
   3fc64:	ldr	r0, [sp, #28]
   3fc68:	cmp	r0, #0
   3fc6c:	bne	3fbd8 <fputs@plt+0x2e7f0>
   3fc70:	mov	r0, #0
   3fc74:	str	r0, [sp, #28]
   3fc78:	cmp	r8, sl
   3fc7c:	beq	3fbec <fputs@plt+0x2e804>
   3fc80:	ldr	r0, [sp, #24]
   3fc84:	ldr	r0, [r0, #52]	; 0x34
   3fc88:	ldr	r0, [r0]
   3fc8c:	bl	3fd28 <fputs@plt+0x2e940>
   3fc90:	mov	r5, r0
   3fc94:	ldr	r1, [sp, #8]
   3fc98:	ldrb	r0, [r1]
   3fc9c:	ldrb	r1, [r1, #1]
   3fca0:	orr	r2, r1, r0, lsl #8
   3fca4:	add	r0, r5, r2
   3fca8:	ldr	r1, [sp, #20]
   3fcac:	add	r1, r1, r2
   3fcb0:	sub	r2, r4, r2
   3fcb4:	bl	11244 <memcpy@plt>
   3fcb8:	str	r5, [sp, #28]
   3fcbc:	b	3fbd8 <fputs@plt+0x2e7f0>
   3fcc0:	mov	r8, r4
   3fcc4:	ldr	r2, [sp, #20]
   3fcc8:	ldr	r0, [sp, #4]
   3fccc:	add	r0, r0, r2
   3fcd0:	mov	r1, #0
   3fcd4:	strb	r1, [r0, #7]
   3fcd8:	strh	r1, [r0, #1]
   3fcdc:	rev16	r1, r8
   3fce0:	strh	r1, [r0, #5]
   3fce4:	ldr	r1, [sp, #32]
   3fce8:	add	r0, r2, r1
   3fcec:	sub	r5, r8, r1
   3fcf0:	mov	r1, #0
   3fcf4:	mov	r2, r5
   3fcf8:	bl	1119c <memset@plt>
   3fcfc:	ldr	r0, [sp, #24]
   3fd00:	ldrh	r1, [r0, #16]
   3fd04:	movw	r0, #57197	; 0xdf6d
   3fd08:	cmp	r5, r1
   3fd0c:	bne	3fd1c <fputs@plt+0x2e934>
   3fd10:	mov	r0, #0
   3fd14:	sub	sp, fp, #28
   3fd18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fd1c:	sub	sp, fp, #28
   3fd20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fd24:	b	27628 <fputs@plt+0x16240>
   3fd28:	ldr	r0, [r0, #208]	; 0xd0
   3fd2c:	bx	lr
   3fd30:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3fd34:	add	fp, sp, #24
   3fd38:	sub	sp, sp, #16
   3fd3c:	mov	r8, r1
   3fd40:	mov	r5, r0
   3fd44:	mov	r4, #0
   3fd48:	str	r4, [sp, #8]
   3fd4c:	str	r4, [sp, #4]
   3fd50:	ldr	r6, [r0, #52]	; 0x34
   3fd54:	ldr	r0, [r0, #72]	; 0x48
   3fd58:	bl	17aac <fputs@plt+0x66c4>
   3fd5c:	mov	r7, r0
   3fd60:	str	r0, [sp, #12]
   3fd64:	cmp	r0, #0
   3fd68:	bne	3fdcc <fputs@plt+0x2e9e4>
   3fd6c:	ldr	r3, [r5, #84]	; 0x54
   3fd70:	str	r4, [sp]
   3fd74:	add	r1, sp, #8
   3fd78:	add	r2, sp, #4
   3fd7c:	mov	r0, r6
   3fd80:	bl	2e4d8 <fputs@plt+0x1d0f0>
   3fd84:	str	r0, [sp, #12]
   3fd88:	ldr	r1, [sp, #8]
   3fd8c:	add	r7, sp, #12
   3fd90:	mov	r0, r5
   3fd94:	mov	r2, r7
   3fd98:	bl	412c4 <fputs@plt+0x2fedc>
   3fd9c:	ldrb	r0, [r6, #17]
   3fda0:	cmp	r0, #0
   3fda4:	beq	3fdc0 <fputs@plt+0x2e9d8>
   3fda8:	ldr	r3, [r5, #84]	; 0x54
   3fdac:	ldr	r1, [sp, #4]
   3fdb0:	str	r7, [sp]
   3fdb4:	mov	r0, r6
   3fdb8:	mov	r2, #5
   3fdbc:	bl	2f0fc <fputs@plt+0x1dd14>
   3fdc0:	ldr	r7, [sp, #12]
   3fdc4:	cmp	r7, #0
   3fdc8:	beq	3fde4 <fputs@plt+0x2e9fc>
   3fdcc:	str	r4, [r8]
   3fdd0:	ldr	r0, [sp, #8]
   3fdd4:	bl	2c348 <fputs@plt+0x1af60>
   3fdd8:	mov	r0, r7
   3fddc:	sub	sp, fp, #24
   3fde0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3fde4:	ldrb	r2, [r5, #1]
   3fde8:	ldr	r4, [sp, #8]
   3fdec:	add	r1, r5, #22
   3fdf0:	add	r0, r4, #22
   3fdf4:	lsl	r2, r2, #1
   3fdf8:	bl	11244 <memcpy@plt>
   3fdfc:	ldrb	r2, [r5, #1]
   3fe00:	add	r1, r5, #32
   3fe04:	add	r0, r4, #32
   3fe08:	lsl	r2, r2, #2
   3fe0c:	bl	11244 <memcpy@plt>
   3fe10:	ldrb	r0, [r5, #1]
   3fe14:	strb	r0, [r4, #1]
   3fe18:	ldr	r0, [r4, #56]	; 0x38
   3fe1c:	ldrb	r0, [r0]
   3fe20:	and	r1, r0, #247	; 0xf7
   3fe24:	mov	r0, r5
   3fe28:	bl	2ca40 <fputs@plt+0x1b658>
   3fe2c:	ldr	r0, [r5, #56]	; 0x38
   3fe30:	ldrb	r1, [r5, #5]
   3fe34:	add	r0, r1, r0
   3fe38:	add	r0, r0, #8
   3fe3c:	ldr	r1, [sp, #4]
   3fe40:	bl	25950 <fputs@plt+0x14568>
   3fe44:	ldr	r0, [sp, #8]
   3fe48:	str	r0, [r8]
   3fe4c:	mov	r7, #0
   3fe50:	b	3fdd8 <fputs@plt+0x2e9f0>
   3fe54:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3fe58:	add	fp, sp, #24
   3fe5c:	sub	sp, sp, #32
   3fe60:	mov	r9, r0
   3fe64:	ldrh	r0, [r1, #18]
   3fe68:	cmp	r0, #0
   3fe6c:	beq	3feb0 <fputs@plt+0x2eac8>
   3fe70:	mov	r8, r2
   3fe74:	mov	r6, r1
   3fe78:	ldr	r7, [r1, #52]	; 0x34
   3fe7c:	mov	r0, #0
   3fe80:	str	r0, [sp]
   3fe84:	add	r1, sp, #28
   3fe88:	add	r2, sp, #20
   3fe8c:	mov	r0, r7
   3fe90:	mov	r3, #0
   3fe94:	bl	2e4d8 <fputs@plt+0x1d0f0>
   3fe98:	str	r0, [sp, #24]
   3fe9c:	cmp	r0, #0
   3fea0:	beq	3fec0 <fputs@plt+0x2ead8>
   3fea4:	ldr	r0, [sp, #24]
   3fea8:	sub	sp, fp, #24
   3feac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3feb0:	movw	r0, #62577	; 0xf471
   3feb4:	bl	27628 <fputs@plt+0x16240>
   3feb8:	sub	sp, fp, #24
   3febc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3fec0:	ldr	r1, [r6, #32]
   3fec4:	str	r1, [sp, #16]
   3fec8:	ldr	r2, [r6, #76]	; 0x4c
   3fecc:	mov	r0, r6
   3fed0:	blx	r2
   3fed4:	mov	r4, r0
   3fed8:	strh	r0, [sp, #14]
   3fedc:	ldr	r5, [sp, #28]
   3fee0:	mov	r0, r5
   3fee4:	mov	r1, #13
   3fee8:	bl	2ca40 <fputs@plt+0x1b658>
   3feec:	add	r2, sp, #16
   3fef0:	add	r3, sp, #14
   3fef4:	mov	r0, r5
   3fef8:	mov	r1, #1
   3fefc:	bl	41378 <fputs@plt+0x2ff90>
   3ff00:	str	r0, [sp, #24]
   3ff04:	cmp	r0, #0
   3ff08:	beq	3ff14 <fputs@plt+0x2eb2c>
   3ff0c:	sub	sp, fp, #24
   3ff10:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3ff14:	ldrh	r0, [r5, #14]
   3ff18:	add	r0, r4, r0
   3ff1c:	ldrh	r1, [r7, #36]	; 0x24
   3ff20:	sub	r0, r1, r0
   3ff24:	sub	r0, r0, #2
   3ff28:	strh	r0, [r5, #16]
   3ff2c:	ldrb	r0, [r7, #17]
   3ff30:	cmp	r0, #0
   3ff34:	beq	3ff70 <fputs@plt+0x2eb88>
   3ff38:	ldr	r3, [r9, #84]	; 0x54
   3ff3c:	ldr	r1, [sp, #20]
   3ff40:	add	r0, sp, #24
   3ff44:	str	r0, [sp]
   3ff48:	mov	r0, r7
   3ff4c:	mov	r2, #5
   3ff50:	bl	2f0fc <fputs@plt+0x1dd14>
   3ff54:	ldrh	r0, [r5, #12]
   3ff58:	cmp	r4, r0
   3ff5c:	bls	3ff70 <fputs@plt+0x2eb88>
   3ff60:	ldr	r1, [sp, #16]
   3ff64:	add	r2, sp, #24
   3ff68:	mov	r0, r5
   3ff6c:	bl	2f4f8 <fputs@plt+0x1e110>
   3ff70:	add	r0, r8, #4
   3ff74:	ldrh	r1, [r6, #18]
   3ff78:	ldr	r2, [r6, #56]	; 0x38
   3ff7c:	ldr	r3, [r6, #64]	; 0x40
   3ff80:	add	r1, r3, r1, lsl #1
   3ff84:	ldrb	r3, [r1, #-2]
   3ff88:	ldrb	r1, [r1, #-1]
   3ff8c:	orr	r1, r1, r3, lsl #8
   3ff90:	ldrh	r3, [r6, #20]
   3ff94:	and	r1, r1, r3
   3ff98:	add	r1, r2, r1
   3ff9c:	str	r1, [sp, #16]
   3ffa0:	mov	r3, #0
   3ffa4:	add	r2, r3, #1
   3ffa8:	cmp	r2, #8
   3ffac:	bhi	3ffc4 <fputs@plt+0x2ebdc>
   3ffb0:	add	r3, r1, r3
   3ffb4:	ldrsb	r3, [r3]
   3ffb8:	cmp	r3, #0
   3ffbc:	mov	r3, r2
   3ffc0:	bmi	3ffa4 <fputs@plt+0x2ebbc>
   3ffc4:	add	r1, r1, r2
   3ffc8:	str	r1, [sp, #16]
   3ffcc:	add	r1, r1, #9
   3ffd0:	ldr	r2, [sp, #16]
   3ffd4:	add	r3, r2, #1
   3ffd8:	str	r3, [sp, #16]
   3ffdc:	ldrsb	r2, [r2]
   3ffe0:	strb	r2, [r0], #1
   3ffe4:	cmn	r2, #1
   3ffe8:	bgt	3fff8 <fputs@plt+0x2ec10>
   3ffec:	ldr	r2, [sp, #16]
   3fff0:	cmp	r2, r1
   3fff4:	bcc	3ffd0 <fputs@plt+0x2ebe8>
   3fff8:	ldrh	r1, [r9, #18]
   3fffc:	ldr	r2, [r6, #84]	; 0x54
   40000:	add	r3, sp, #24
   40004:	mov	r7, #0
   40008:	str	r7, [sp]
   4000c:	stmib	sp, {r2, r3}
   40010:	sub	r3, r0, r8
   40014:	mov	r0, r9
   40018:	mov	r2, r8
   4001c:	bl	3ef50 <fputs@plt+0x2db68>
   40020:	ldr	r0, [r9, #56]	; 0x38
   40024:	ldrb	r1, [r9, #5]
   40028:	add	r0, r1, r0
   4002c:	add	r0, r0, #8
   40030:	ldr	r1, [sp, #20]
   40034:	bl	25950 <fputs@plt+0x14568>
   40038:	ldr	r0, [sp, #28]
   4003c:	bl	2c348 <fputs@plt+0x1af60>
   40040:	b	3fea4 <fputs@plt+0x2eabc>
   40044:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40048:	add	fp, sp, #28
   4004c:	sub	sp, sp, #292	; 0x124
   40050:	mov	r6, r0
   40054:	mov	r7, #0
   40058:	str	r7, [fp, #-36]	; 0xffffffdc
   4005c:	strb	r7, [fp, #-144]	; 0xffffff70
   40060:	str	r7, [fp, #-148]	; 0xffffff6c
   40064:	str	r7, [sp, #112]	; 0x70
   40068:	mov	r0, #0
   4006c:	str	r0, [sp, #68]	; 0x44
   40070:	str	r7, [sp, #104]	; 0x68
   40074:	str	r2, [sp, #52]	; 0x34
   40078:	cmp	r2, #0
   4007c:	beq	400b8 <fputs@plt+0x2ecd0>
   40080:	ldr	r8, [r6, #52]	; 0x34
   40084:	ldrb	r2, [r6, #1]
   40088:	ldrh	r0, [r6, #18]
   4008c:	add	r9, r0, r2
   40090:	cmp	r9, #2
   40094:	bcc	400dc <fputs@plt+0x2ecf4>
   40098:	cmp	r1, #0
   4009c:	beq	400c4 <fputs@plt+0x2ecdc>
   400a0:	cmp	r9, r1
   400a4:	bne	400cc <fputs@plt+0x2ece4>
   400a8:	ldr	r1, [fp, #8]
   400ac:	add	r1, r1, r9
   400b0:	sub	r1, r1, #2
   400b4:	b	400d0 <fputs@plt+0x2ece8>
   400b8:	mov	r0, #7
   400bc:	sub	sp, fp, #28
   400c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   400c4:	mov	r1, #0
   400c8:	b	400d0 <fputs@plt+0x2ece8>
   400cc:	sub	r1, r1, #1
   400d0:	str	r1, [sp, #68]	; 0x44
   400d4:	ldr	r1, [fp, #8]
   400d8:	rsb	r9, r1, #2
   400dc:	ldr	r1, [sp, #68]	; 0x44
   400e0:	sub	r1, r1, r2
   400e4:	add	r2, r1, r9
   400e8:	ldr	r1, [r6, #56]	; 0x38
   400ec:	cmp	r2, r0
   400f0:	str	r3, [sp, #36]	; 0x24
   400f4:	bne	40104 <fputs@plt+0x2ed1c>
   400f8:	ldrb	r0, [r6, #5]
   400fc:	add	r0, r0, #8
   40100:	b	4011c <fputs@plt+0x2ed34>
   40104:	ldr	r0, [r6, #64]	; 0x40
   40108:	ldrb	r2, [r0, r2, lsl #1]!
   4010c:	ldrb	r0, [r0, #1]
   40110:	orr	r0, r0, r2, lsl #8
   40114:	ldrh	r2, [r6, #20]
   40118:	and	r0, r0, r2
   4011c:	add	r4, r1, r0
   40120:	mov	r0, r4
   40124:	bl	246f8 <fputs@plt+0x13310>
   40128:	mov	r1, r0
   4012c:	str	r0, [fp, #-140]	; 0xffffff74
   40130:	mov	sl, #0
   40134:	str	sl, [sp]
   40138:	sub	r5, fp, #48	; 0x30
   4013c:	add	r2, r5, r9, lsl #2
   40140:	mov	r0, r8
   40144:	mov	r3, #0
   40148:	bl	3d6fc <fputs@plt+0x2c314>
   4014c:	str	r0, [fp, #-36]	; 0xffffffdc
   40150:	cmp	r0, #0
   40154:	mov	r7, r9
   40158:	beq	40174 <fputs@plt+0x2ed8c>
   4015c:	mov	r0, #4
   40160:	add	r2, r0, r7, lsl #2
   40164:	sub	r0, fp, #48	; 0x30
   40168:	mov	r1, #0
   4016c:	bl	1119c <memset@plt>
   40170:	b	40bd4 <fputs@plt+0x2f7ec>
   40174:	str	r4, [sp, #28]
   40178:	sub	r0, fp, #48	; 0x30
   4017c:	ldr	r0, [r0, r9, lsl #2]
   40180:	ldrb	r1, [r0, #1]
   40184:	ldrh	r0, [r0, #18]
   40188:	add	r0, r0, r1
   4018c:	add	r3, r0, #1
   40190:	cmp	r9, #0
   40194:	str	r9, [sp, #48]	; 0x30
   40198:	str	r8, [sp, #60]	; 0x3c
   4019c:	str	r6, [sp, #76]	; 0x4c
   401a0:	beq	40368 <fputs@plt+0x2ef80>
   401a4:	mvn	r0, #3
   401a8:	add	r5, r0, r9, lsl #2
   401ac:	ldr	r0, [sp, #68]	; 0x44
   401b0:	add	r0, r0, r9
   401b4:	mvn	r1, #1
   401b8:	mov	r2, r9
   401bc:	add	r9, r1, r0, lsl #1
   401c0:	sub	r7, r2, #1
   401c4:	str	r3, [sp, #64]	; 0x40
   401c8:	ldr	r0, [sp, #68]	; 0x44
   401cc:	add	r1, r0, r7
   401d0:	ldrh	r0, [r6, #22]
   401d4:	cmp	r1, r0
   401d8:	bne	40224 <fputs@plt+0x2ee3c>
   401dc:	ldrb	r0, [r6, #1]
   401e0:	cmp	r0, #0
   401e4:	beq	40224 <fputs@plt+0x2ee3c>
   401e8:	ldr	r4, [r6, #32]
   401ec:	sub	r0, fp, #76	; 0x4c
   401f0:	str	r4, [r0, r7, lsl #2]
   401f4:	mov	r0, r4
   401f8:	bl	246f8 <fputs@plt+0x13310>
   401fc:	str	r0, [sp, #72]	; 0x48
   40200:	ldr	r2, [r6, #76]	; 0x4c
   40204:	mov	r0, r6
   40208:	mov	r1, r4
   4020c:	blx	r2
   40210:	sub	r1, fp, #136	; 0x88
   40214:	str	r0, [r1, r7, lsl #2]
   40218:	mov	r0, #0
   4021c:	strb	r0, [r6, #1]
   40220:	b	40308 <fputs@plt+0x2ef20>
   40224:	str	r1, [sp, #56]	; 0x38
   40228:	ldrb	r0, [r6, #1]
   4022c:	ldr	r1, [r6, #64]	; 0x40
   40230:	sub	r0, r1, r0, lsl #1
   40234:	ldrb	r1, [r0, r9]!
   40238:	ldrb	r0, [r0, #1]
   4023c:	orr	r0, r0, r1, lsl #8
   40240:	ldrh	r1, [r6, #20]
   40244:	and	r0, r0, r1
   40248:	ldr	r1, [r6, #56]	; 0x38
   4024c:	mov	r6, r8
   40250:	add	r8, r1, r0
   40254:	sub	r0, fp, #76	; 0x4c
   40258:	str	r8, [r0, r7, lsl #2]
   4025c:	mov	r0, r8
   40260:	bl	246f8 <fputs@plt+0x13310>
   40264:	str	r0, [sp, #72]	; 0x48
   40268:	ldr	r0, [sp, #76]	; 0x4c
   4026c:	ldr	r2, [r0, #76]	; 0x4c
   40270:	ldr	r0, [sp, #76]	; 0x4c
   40274:	mov	r1, r8
   40278:	blx	r2
   4027c:	mov	r4, r0
   40280:	sub	r0, fp, #136	; 0x88
   40284:	str	r4, [r0, r7, lsl #2]
   40288:	ldrb	r0, [r6, #22]
   4028c:	ldr	r6, [sp, #76]	; 0x4c
   40290:	tst	r0, #4
   40294:	beq	402e8 <fputs@plt+0x2ef00>
   40298:	ldr	r0, [r6, #56]	; 0x38
   4029c:	sub	r0, r8, r0
   402a0:	add	r1, r0, r4
   402a4:	ldr	r2, [sp, #60]	; 0x3c
   402a8:	ldr	r2, [r2, #36]	; 0x24
   402ac:	cmp	r1, r2
   402b0:	bgt	40730 <fputs@plt+0x2f348>
   402b4:	ldr	r1, [sp, #52]	; 0x34
   402b8:	add	r0, r1, r0
   402bc:	mov	r1, r8
   402c0:	mov	r2, r4
   402c4:	bl	11244 <memcpy@plt>
   402c8:	sub	r0, fp, #76	; 0x4c
   402cc:	mov	r2, r0
   402d0:	ldr	r0, [r0, r7, lsl #2]
   402d4:	ldr	r1, [r6, #56]	; 0x38
   402d8:	sub	r0, r0, r1
   402dc:	ldr	r1, [sp, #52]	; 0x34
   402e0:	add	r0, r1, r0
   402e4:	str	r0, [r2, r7, lsl #2]
   402e8:	ldrb	r0, [r6, #1]
   402ec:	ldr	r1, [sp, #56]	; 0x38
   402f0:	sub	r1, r1, r0
   402f4:	mov	r0, r6
   402f8:	mov	r2, r4
   402fc:	sub	r3, fp, #36	; 0x24
   40300:	bl	3ee28 <fputs@plt+0x2da40>
   40304:	ldr	r8, [sp, #60]	; 0x3c
   40308:	mov	r0, #0
   4030c:	str	r0, [sp]
   40310:	sub	r4, fp, #48	; 0x30
   40314:	add	r2, r4, r5
   40318:	mov	r0, r8
   4031c:	ldr	r1, [sp, #72]	; 0x48
   40320:	mov	r3, #0
   40324:	bl	3d6fc <fputs@plt+0x2c314>
   40328:	str	r0, [fp, #-36]	; 0xffffffdc
   4032c:	cmp	r0, #0
   40330:	bne	40630 <fputs@plt+0x2f248>
   40334:	ldr	r0, [r4, r7, lsl #2]
   40338:	ldrh	r1, [r0, #18]
   4033c:	ldr	r2, [sp, #64]	; 0x40
   40340:	add	r1, r2, r1
   40344:	ldrb	r0, [r0, #1]
   40348:	add	r0, r1, r0
   4034c:	add	r3, r0, #1
   40350:	sub	r9, r9, #2
   40354:	sub	r7, r7, #1
   40358:	sub	r5, r5, #4
   4035c:	cmn	r7, #1
   40360:	bne	401c4 <fputs@plt+0x2eddc>
   40364:	b	40370 <fputs@plt+0x2ef88>
   40368:	ldr	r0, [fp, #-140]	; 0xffffff74
   4036c:	str	r0, [sp, #72]	; 0x48
   40370:	ldr	r0, [sp, #72]	; 0x48
   40374:	str	r0, [fp, #-140]	; 0xffffff74
   40378:	ldr	r0, [r8, #32]
   4037c:	add	r1, r3, #3
   40380:	bic	r4, r1, #3
   40384:	add	r1, r4, r4, lsl #1
   40388:	add	r0, r0, r1, lsl #1
   4038c:	bl	20208 <fputs@plt+0xee20>
   40390:	str	r0, [sp, #112]	; 0x70
   40394:	cmp	r0, #0
   40398:	beq	40644 <fputs@plt+0x2f25c>
   4039c:	ldr	r9, [sp, #48]	; 0x30
   403a0:	add	r2, r9, #1
   403a4:	add	r0, r0, r4, lsl #2
   403a8:	str	r0, [sp, #116]	; 0x74
   403ac:	ldr	r3, [fp, #-48]	; 0xffffffd0
   403b0:	str	r3, [sp, #108]	; 0x6c
   403b4:	ldrb	r1, [r3, #3]
   403b8:	str	r1, [sp, #72]	; 0x48
   403bc:	str	r3, [sp, #56]	; 0x38
   403c0:	ldrb	r1, [r3, #4]
   403c4:	str	r1, [sp, #24]
   403c8:	lsl	r1, r1, #2
   403cc:	cmn	r9, #1
   403d0:	str	r1, [sp, #40]	; 0x28
   403d4:	str	r2, [sp, #20]
   403d8:	ble	40654 <fputs@plt+0x2f26c>
   403dc:	add	r7, r0, r4, lsl #1
   403e0:	mov	r0, #0
   403e4:	mov	sl, #0
   403e8:	sub	r2, fp, #48	; 0x30
   403ec:	str	r7, [sp, #64]	; 0x40
   403f0:	b	40408 <fputs@plt+0x2f020>
   403f4:	ldr	r9, [sp, #48]	; 0x30
   403f8:	sub	r2, fp, #48	; 0x30
   403fc:	add	r0, r8, #1
   40400:	cmp	r8, r9
   40404:	beq	40678 <fputs@plt+0x2f290>
   40408:	mov	r8, r0
   4040c:	ldr	r5, [r2, r0, lsl #2]
   40410:	ldrh	r0, [r5, #14]
   40414:	ldr	r6, [r5, #56]	; 0x38
   40418:	mov	r4, r6
   4041c:	ldrb	r0, [r4], r0
   40420:	ldr	r1, [sp, #56]	; 0x38
   40424:	ldr	r1, [r1, #56]	; 0x38
   40428:	ldrb	r1, [r1]
   4042c:	cmp	r0, r1
   40430:	bne	40670 <fputs@plt+0x2f288>
   40434:	ldrh	r9, [r5, #20]
   40438:	ldrh	r0, [r5, #18]
   4043c:	ldrb	r1, [r5, #1]
   40440:	add	r0, r1, r0
   40444:	lsl	r2, r0, #1
   40448:	ldr	r0, [sp, #104]	; 0x68
   4044c:	ldr	r1, [sp, #116]	; 0x74
   40450:	add	r0, r1, r0, lsl #1
   40454:	mov	r1, #0
   40458:	bl	1119c <memset@plt>
   4045c:	ldrb	r0, [r5, #1]
   40460:	cmp	r0, #0
   40464:	beq	404d4 <fputs@plt+0x2f0ec>
   40468:	ldrh	r1, [r5, #22]
   4046c:	cmp	r1, #0
   40470:	beq	404b0 <fputs@plt+0x2f0c8>
   40474:	ldrb	r2, [r4]
   40478:	ldrb	r3, [r4, #1]
   4047c:	orr	r2, r3, r2, lsl #8
   40480:	and	r2, r2, r9
   40484:	add	r2, r6, r2
   40488:	ldr	r3, [sp, #104]	; 0x68
   4048c:	ldr	r7, [sp, #112]	; 0x70
   40490:	str	r2, [r7, r3, lsl #2]
   40494:	add	r2, r3, #1
   40498:	str	r2, [sp, #104]	; 0x68
   4049c:	add	r4, r4, #2
   404a0:	subs	r1, r1, #1
   404a4:	bne	40474 <fputs@plt+0x2f08c>
   404a8:	cmp	r0, #0
   404ac:	beq	404d4 <fputs@plt+0x2f0ec>
   404b0:	add	r2, r5, #32
   404b4:	ldr	r1, [sp, #104]	; 0x68
   404b8:	ldr	r3, [r2], #4
   404bc:	ldr	r7, [sp, #112]	; 0x70
   404c0:	str	r3, [r7, r1, lsl #2]
   404c4:	subs	r0, r0, #1
   404c8:	add	r1, r1, #1
   404cc:	bne	404b8 <fputs@plt+0x2f0d0>
   404d0:	str	r1, [sp, #104]	; 0x68
   404d4:	ldrh	r0, [r5, #14]
   404d8:	add	r0, r6, r0
   404dc:	ldrh	r1, [r5, #18]
   404e0:	add	r0, r0, r1, lsl #1
   404e4:	cmp	r4, r0
   404e8:	bcs	40520 <fputs@plt+0x2f138>
   404ec:	ldrb	r1, [r4]
   404f0:	ldrb	r2, [r4, #1]
   404f4:	orr	r1, r2, r1, lsl #8
   404f8:	and	r1, r1, r9
   404fc:	add	r1, r6, r1
   40500:	ldr	r2, [sp, #104]	; 0x68
   40504:	ldr	r3, [sp, #112]	; 0x70
   40508:	str	r1, [r3, r2, lsl #2]
   4050c:	add	r1, r2, #1
   40510:	str	r1, [sp, #104]	; 0x68
   40514:	add	r4, r4, #2
   40518:	cmp	r4, r0
   4051c:	bcc	404ec <fputs@plt+0x2f104>
   40520:	ldr	r0, [sp, #104]	; 0x68
   40524:	sub	r1, fp, #116	; 0x74
   40528:	str	r0, [r1, r8, lsl #2]
   4052c:	ldr	r1, [sp, #72]	; 0x48
   40530:	cmp	r1, #0
   40534:	ldr	r7, [sp, #64]	; 0x40
   40538:	bne	403f4 <fputs@plt+0x2f00c>
   4053c:	ldr	r9, [sp, #48]	; 0x30
   40540:	cmp	r8, r9
   40544:	bge	403f8 <fputs@plt+0x2f010>
   40548:	sub	r1, fp, #136	; 0x88
   4054c:	ldr	r6, [r1, r8, lsl #2]
   40550:	ldr	r1, [sp, #116]	; 0x74
   40554:	add	r0, r1, r0, lsl #1
   40558:	strh	r6, [r0]
   4055c:	sub	r0, fp, #76	; 0x4c
   40560:	ldr	r1, [r0, r8, lsl #2]
   40564:	add	r4, r7, sl
   40568:	uxth	r2, r6
   4056c:	mov	r0, r4
   40570:	bl	11244 <memcpy@plt>
   40574:	ldr	r3, [sp, #40]	; 0x28
   40578:	add	r1, r4, r3
   4057c:	ldr	r0, [sp, #104]	; 0x68
   40580:	ldr	r2, [sp, #112]	; 0x70
   40584:	str	r1, [r2, r0, lsl #2]
   40588:	ldr	r1, [sp, #116]	; 0x74
   4058c:	add	r1, r1, r0, lsl #1
   40590:	ldrh	r2, [r1]
   40594:	sub	r2, r2, r3
   40598:	strh	r2, [r1]
   4059c:	uxtah	sl, sl, r6
   405a0:	ldrb	r1, [r5, #4]
   405a4:	cmp	r1, #0
   405a8:	beq	40608 <fputs@plt+0x2f220>
   405ac:	ldr	r0, [sp, #104]	; 0x68
   405b0:	ldr	r1, [sp, #116]	; 0x74
   405b4:	add	r0, r1, r0, lsl #1
   405b8:	ldrh	r0, [r0]
   405bc:	cmp	r0, #3
   405c0:	sub	r2, fp, #48	; 0x30
   405c4:	mov	r3, #0
   405c8:	bhi	40620 <fputs@plt+0x2f238>
   405cc:	strb	r3, [r7, sl]
   405d0:	ldr	r0, [sp, #104]	; 0x68
   405d4:	ldr	r1, [sp, #116]	; 0x74
   405d8:	add	r0, r1, r0, lsl #1
   405dc:	ldrh	r1, [r0]
   405e0:	add	r1, r1, #1
   405e4:	strh	r1, [r0]
   405e8:	add	sl, sl, #1
   405ec:	ldr	r0, [sp, #104]	; 0x68
   405f0:	ldr	r1, [sp, #116]	; 0x74
   405f4:	add	r0, r1, r0, lsl #1
   405f8:	ldrh	r0, [r0]
   405fc:	cmp	r0, #4
   40600:	bcc	405cc <fputs@plt+0x2f1e4>
   40604:	b	40620 <fputs@plt+0x2f238>
   40608:	ldr	r1, [sp, #112]	; 0x70
   4060c:	ldr	r0, [r1, r0, lsl #2]
   40610:	ldr	r1, [r5, #56]	; 0x38
   40614:	ldr	r1, [r1, #8]
   40618:	str	r1, [r0]
   4061c:	sub	r2, fp, #48	; 0x30
   40620:	ldr	r0, [sp, #104]	; 0x68
   40624:	add	r0, r0, #1
   40628:	str	r0, [sp, #104]	; 0x68
   4062c:	b	403fc <fputs@plt+0x2f014>
   40630:	ldr	r0, [sp, #72]	; 0x48
   40634:	str	r0, [fp, #-140]	; 0xffffff74
   40638:	ldr	r9, [sp, #48]	; 0x30
   4063c:	sub	r5, fp, #48	; 0x30
   40640:	b	4015c <fputs@plt+0x2ed74>
   40644:	mov	r0, #7
   40648:	str	r0, [fp, #-36]	; 0xffffffdc
   4064c:	ldr	r9, [sp, #48]	; 0x30
   40650:	b	40bd0 <fputs@plt+0x2f7e8>
   40654:	mov	r3, r8
   40658:	ldr	r0, [r3, #36]!	; 0x24
   4065c:	str	r3, [sp, #16]
   40660:	add	r0, r1, r0
   40664:	sub	r0, r0, #12
   40668:	str	r0, [sp, #44]	; 0x2c
   4066c:	b	40980 <fputs@plt+0x2f598>
   40670:	movw	r0, #62983	; 0xf607
   40674:	b	40bc4 <fputs@plt+0x2f7dc>
   40678:	ldr	r8, [sp, #60]	; 0x3c
   4067c:	mov	r1, r8
   40680:	ldr	r0, [r1, #36]!	; 0x24
   40684:	str	r1, [sp, #16]
   40688:	ldr	r1, [sp, #40]	; 0x28
   4068c:	add	r0, r1, r0
   40690:	sub	r0, r0, #12
   40694:	str	r0, [sp, #44]	; 0x2c
   40698:	cmp	r9, #0
   4069c:	bmi	40760 <fputs@plt+0x2f378>
   406a0:	mov	r5, #0
   406a4:	sub	r7, fp, #136	; 0x88
   406a8:	b	406d0 <fputs@plt+0x2f2e8>
   406ac:	sub	r0, fp, #116	; 0x74
   406b0:	ldr	r0, [r0, r5, lsl #2]
   406b4:	sub	r1, fp, #96	; 0x60
   406b8:	str	r0, [r1, r5, lsl #2]
   406bc:	add	r0, r5, #1
   406c0:	cmp	r5, r9
   406c4:	mov	r5, r0
   406c8:	sub	r2, fp, #48	; 0x30
   406cc:	beq	40770 <fputs@plt+0x2f388>
   406d0:	ldr	r4, [r2, r5, lsl #2]
   406d4:	ldrh	r0, [r4, #16]
   406d8:	ldr	r1, [sp, #44]	; 0x2c
   406dc:	subs	r0, r1, r0
   406e0:	str	r0, [r7, r5, lsl #2]
   406e4:	bmi	40768 <fputs@plt+0x2f380>
   406e8:	ldrb	r0, [r4, #1]
   406ec:	cmp	r0, #0
   406f0:	beq	406ac <fputs@plt+0x2f2c4>
   406f4:	mov	r6, #0
   406f8:	add	r0, r4, r6, lsl #2
   406fc:	ldr	r1, [r0, #32]
   40700:	ldr	r2, [r4, #76]	; 0x4c
   40704:	mov	r0, r4
   40708:	blx	r2
   4070c:	ldr	r1, [r7, r5, lsl #2]
   40710:	add	r0, r0, r1
   40714:	add	r0, r0, #2
   40718:	str	r0, [r7, r5, lsl #2]
   4071c:	add	r6, r6, #1
   40720:	ldrb	r0, [r4, #1]
   40724:	cmp	r6, r0
   40728:	bcc	406f8 <fputs@plt+0x2f310>
   4072c:	b	406ac <fputs@plt+0x2f2c4>
   40730:	ldr	r0, [sp, #72]	; 0x48
   40734:	str	r0, [fp, #-140]	; 0xffffff74
   40738:	movw	r0, #62916	; 0xf5c4
   4073c:	bl	27628 <fputs@plt+0x16240>
   40740:	str	r0, [fp, #-36]	; 0xffffffdc
   40744:	add	r2, r5, #4
   40748:	sub	r0, fp, #48	; 0x30
   4074c:	mov	sl, #0
   40750:	mov	r1, #0
   40754:	bl	1119c <memset@plt>
   40758:	ldr	r9, [sp, #48]	; 0x30
   4075c:	b	40bd0 <fputs@plt+0x2f7e8>
   40760:	ldr	r2, [sp, #20]
   40764:	b	40980 <fputs@plt+0x2f598>
   40768:	movw	r0, #63081	; 0xf669
   4076c:	b	40bc4 <fputs@plt+0x2f7dc>
   40770:	cmp	r9, #0
   40774:	bmi	40978 <fputs@plt+0x2f590>
   40778:	mov	sl, #0
   4077c:	ldr	r1, [sp, #20]
   40780:	sub	r0, fp, #136	; 0x88
   40784:	ldr	r5, [r0, sl, lsl #2]
   40788:	ldr	r0, [sp, #44]	; 0x2c
   4078c:	cmp	r5, r0
   40790:	ble	40860 <fputs@plt+0x2f478>
   40794:	add	r9, sl, #2
   40798:	add	r6, sl, #1
   4079c:	cmp	r6, r1
   407a0:	bge	40814 <fputs@plt+0x2f42c>
   407a4:	mov	r8, r1
   407a8:	sub	r0, fp, #96	; 0x60
   407ac:	ldr	r7, [r0, sl, lsl #2]
   407b0:	sub	r4, r7, #1
   407b4:	add	r0, sp, #104	; 0x68
   407b8:	mov	r1, r4
   407bc:	bl	414bc <fputs@plt+0x300d4>
   407c0:	add	r0, r0, #2
   407c4:	sub	r1, r5, r0
   407c8:	sub	r2, fp, #136	; 0x88
   407cc:	str	r1, [r2, sl, lsl #2]
   407d0:	ldr	r1, [sp, #72]	; 0x48
   407d4:	cmp	r1, #0
   407d8:	beq	4083c <fputs@plt+0x2f454>
   407dc:	sub	r1, fp, #136	; 0x88
   407e0:	mov	r2, r1
   407e4:	ldr	r1, [r1, r6, lsl #2]
   407e8:	add	r0, r1, r0
   407ec:	str	r0, [r2, r6, lsl #2]
   407f0:	sub	r0, fp, #96	; 0x60
   407f4:	str	r4, [r0, sl, lsl #2]
   407f8:	ldr	r5, [r2, sl, lsl #2]
   407fc:	ldr	r0, [sp, #44]	; 0x2c
   40800:	cmp	r5, r0
   40804:	mov	r1, r8
   40808:	ble	40860 <fputs@plt+0x2f478>
   4080c:	cmp	r6, r1
   40810:	blt	407a4 <fputs@plt+0x2f3bc>
   40814:	cmp	r9, #6
   40818:	bcs	40960 <fputs@plt+0x2f578>
   4081c:	sub	r0, fp, #136	; 0x88
   40820:	mov	r1, #0
   40824:	str	r1, [r0, r6, lsl #2]
   40828:	ldr	r0, [sp, #104]	; 0x68
   4082c:	sub	r1, fp, #96	; 0x60
   40830:	str	r0, [r1, r6, lsl #2]
   40834:	mov	r1, r9
   40838:	b	407a4 <fputs@plt+0x2f3bc>
   4083c:	mov	r0, #0
   40840:	ldr	r1, [sp, #104]	; 0x68
   40844:	cmp	r7, r1
   40848:	bge	407dc <fputs@plt+0x2f3f4>
   4084c:	add	r0, sp, #104	; 0x68
   40850:	mov	r1, r7
   40854:	bl	414bc <fputs@plt+0x300d4>
   40858:	add	r0, r0, #2
   4085c:	b	407dc <fputs@plt+0x2f3f4>
   40860:	mov	r6, r1
   40864:	sub	r0, fp, #96	; 0x60
   40868:	ldr	r7, [r0, sl, lsl #2]
   4086c:	ldr	r0, [sp, #104]	; 0x68
   40870:	cmp	r7, r0
   40874:	bge	4090c <fputs@plt+0x2f524>
   40878:	add	r4, sl, #1
   4087c:	ldr	r9, [sp, #48]	; 0x30
   40880:	sub	r5, fp, #136	; 0x88
   40884:	b	408ac <fputs@plt+0x2f4c4>
   40888:	sub	r5, fp, #136	; 0x88
   4088c:	ldr	r1, [r5, r4, lsl #2]
   40890:	sub	r0, r1, r0
   40894:	str	r0, [r5, r4, lsl #2]
   40898:	sub	r0, fp, #96	; 0x60
   4089c:	ldr	r7, [r0, sl, lsl #2]
   408a0:	ldr	r0, [sp, #104]	; 0x68
   408a4:	cmp	r7, r0
   408a8:	bge	40910 <fputs@plt+0x2f528>
   408ac:	add	r0, sp, #104	; 0x68
   408b0:	mov	r1, r7
   408b4:	bl	414bc <fputs@plt+0x300d4>
   408b8:	ldr	r1, [r5, sl, lsl #2]
   408bc:	add	r0, r0, #2
   408c0:	add	r1, r0, r1
   408c4:	ldr	r2, [sp, #44]	; 0x2c
   408c8:	cmp	r1, r2
   408cc:	bgt	40910 <fputs@plt+0x2f528>
   408d0:	str	r1, [r5, sl, lsl #2]
   408d4:	add	r1, r7, #1
   408d8:	sub	r2, fp, #96	; 0x60
   408dc:	str	r1, [r2, sl, lsl #2]
   408e0:	ldr	r2, [sp, #72]	; 0x48
   408e4:	cmp	r2, #0
   408e8:	bne	40888 <fputs@plt+0x2f4a0>
   408ec:	mov	r0, #0
   408f0:	ldr	r2, [sp, #104]	; 0x68
   408f4:	cmp	r1, r2
   408f8:	bge	40888 <fputs@plt+0x2f4a0>
   408fc:	add	r0, sp, #104	; 0x68
   40900:	bl	414bc <fputs@plt+0x300d4>
   40904:	add	r0, r0, #2
   40908:	b	40888 <fputs@plt+0x2f4a0>
   4090c:	ldr	r9, [sp, #48]	; 0x30
   40910:	ldr	r0, [sp, #104]	; 0x68
   40914:	cmp	r7, r0
   40918:	bge	40cac <fputs@plt+0x2f8c4>
   4091c:	cmp	sl, #0
   40920:	beq	40934 <fputs@plt+0x2f54c>
   40924:	sub	r0, fp, #96	; 0x60
   40928:	add	r0, r0, sl, lsl #2
   4092c:	ldr	r0, [r0, #-4]
   40930:	b	40938 <fputs@plt+0x2f550>
   40934:	mov	r0, #0
   40938:	sub	r5, fp, #48	; 0x30
   4093c:	mov	r1, r6
   40940:	cmp	r7, r0
   40944:	ble	40cb4 <fputs@plt+0x2f8cc>
   40948:	add	sl, sl, #1
   4094c:	cmp	sl, r1
   40950:	blt	40780 <fputs@plt+0x2f398>
   40954:	ldr	r8, [sp, #60]	; 0x3c
   40958:	mov	r2, r1
   4095c:	b	40980 <fputs@plt+0x2f598>
   40960:	movw	r0, #63093	; 0xf675
   40964:	bl	27628 <fputs@plt+0x16240>
   40968:	str	r0, [fp, #-36]	; 0xffffffdc
   4096c:	mov	sl, #0
   40970:	ldr	r9, [sp, #48]	; 0x30
   40974:	b	40bd0 <fputs@plt+0x2f7e8>
   40978:	ldr	r2, [sp, #20]
   4097c:	ldr	r8, [sp, #60]	; 0x3c
   40980:	mov	r0, #0
   40984:	ldr	r1, [sp, #72]	; 0x48
   40988:	sub	r4, r0, r1, lsl #1
   4098c:	str	r2, [sp, #32]
   40990:	b	409a8 <fputs@plt+0x2f5c0>
   40994:	cmp	r0, r1
   40998:	mov	r2, r5
   4099c:	ldr	r9, [sp, #48]	; 0x30
   409a0:	ldr	r8, [sp, #60]	; 0x3c
   409a4:	ble	40bc0 <fputs@plt+0x2f7d8>
   409a8:	sub	r5, r2, #1
   409ac:	cmp	r5, #1
   409b0:	blt	40aac <fputs@plt+0x2f6c4>
   409b4:	sub	r0, fp, #136	; 0x88
   409b8:	ldr	r9, [r0, r5, lsl #2]
   409bc:	str	r2, [sp, #64]	; 0x40
   409c0:	sub	r6, r2, #2
   409c4:	ldr	r8, [r0, r6, lsl #2]
   409c8:	sub	r0, fp, #96	; 0x60
   409cc:	ldr	r7, [r0, r6, lsl #2]
   409d0:	ldr	r0, [sp, #72]	; 0x48
   409d4:	sub	r1, r7, r0
   409d8:	add	r0, sp, #104	; 0x68
   409dc:	bl	414bc <fputs@plt+0x300d4>
   409e0:	lsl	sl, r7, #1
   409e4:	b	40a24 <fputs@plt+0x2f63c>
   409e8:	ldr	r0, [sp, #116]	; 0x74
   409ec:	add	r1, r0, r4
   409f0:	add	r1, r1, sl
   409f4:	ldrh	r1, [r1]
   409f8:	add	r0, r0, sl
   409fc:	ldrh	r0, [r0, #-2]
   40a00:	sub	r2, fp, #96	; 0x60
   40a04:	str	r7, [r2, r6, lsl #2]
   40a08:	sub	r0, r8, r0
   40a0c:	sub	r8, r0, #2
   40a10:	add	r0, r9, r1
   40a14:	add	r9, r0, #2
   40a18:	sub	sl, sl, #2
   40a1c:	cmp	r7, #0
   40a20:	ble	40a78 <fputs@plt+0x2f690>
   40a24:	sub	r7, r7, #1
   40a28:	add	r0, sp, #104	; 0x68
   40a2c:	mov	r1, r7
   40a30:	bl	414bc <fputs@plt+0x300d4>
   40a34:	cmp	r9, #0
   40a38:	beq	409e8 <fputs@plt+0x2f600>
   40a3c:	ldr	r0, [fp, #8]
   40a40:	cmp	r0, #0
   40a44:	bne	40a78 <fputs@plt+0x2f690>
   40a48:	ldr	r0, [sp, #116]	; 0x74
   40a4c:	add	r1, r0, sl
   40a50:	ldrh	r1, [r1, #-2]
   40a54:	sub	r1, r8, r1
   40a58:	sub	r1, r1, #2
   40a5c:	add	r0, r0, r4
   40a60:	add	r0, r0, sl
   40a64:	ldrh	r0, [r0]
   40a68:	add	r0, r9, r0
   40a6c:	add	r0, r0, #2
   40a70:	cmp	r0, r1
   40a74:	ble	409e8 <fputs@plt+0x2f600>
   40a78:	sub	r0, fp, #136	; 0x88
   40a7c:	str	r9, [r0, r5, lsl #2]
   40a80:	str	r8, [r0, r6, lsl #2]
   40a84:	sub	r0, fp, #96	; 0x60
   40a88:	ldr	r0, [r0, r6, lsl #2]
   40a8c:	mov	r1, #0
   40a90:	cmp	r5, #2
   40a94:	blt	40994 <fputs@plt+0x2f5ac>
   40a98:	sub	r1, fp, #96	; 0x60
   40a9c:	ldr	r2, [sp, #64]	; 0x40
   40aa0:	add	r1, r1, r2, lsl #2
   40aa4:	ldr	r1, [r1, #-12]
   40aa8:	b	40994 <fputs@plt+0x2f5ac>
   40aac:	ldr	r0, [sp, #56]	; 0x38
   40ab0:	ldr	r0, [r0, #56]	; 0x38
   40ab4:	ldrb	r7, [r0]
   40ab8:	ldr	r0, [sp, #32]
   40abc:	cmp	r0, #1
   40ac0:	blt	40c20 <fputs@plt+0x2f838>
   40ac4:	mov	r5, #0
   40ac8:	mov	sl, #0
   40acc:	mov	r6, #0
   40ad0:	sub	r4, fp, #48	; 0x30
   40ad4:	cmp	r6, r9
   40ad8:	bgt	40b20 <fputs@plt+0x2f738>
   40adc:	ldr	r0, [r4, r6, lsl #2]
   40ae0:	str	r5, [r4, r6, lsl #2]
   40ae4:	sub	r1, fp, #68	; 0x44
   40ae8:	str	r0, [r1, r6, lsl #2]
   40aec:	str	r0, [sp, #80]	; 0x50
   40af0:	ldr	r0, [r0, #72]	; 0x48
   40af4:	bl	17aac <fputs@plt+0x66c4>
   40af8:	str	r0, [fp, #-36]	; 0xffffffdc
   40afc:	add	sl, sl, #1
   40b00:	cmp	r0, #0
   40b04:	bne	40bd0 <fputs@plt+0x2f7e8>
   40b08:	add	r6, r6, #1
   40b0c:	ldr	r0, [sp, #32]
   40b10:	cmp	r0, r6
   40b14:	beq	40c28 <fputs@plt+0x2f840>
   40b18:	cmp	r6, r9
   40b1c:	ble	40adc <fputs@plt+0x2f6f4>
   40b20:	ldr	r3, [fp, #-140]	; 0xffffff74
   40b24:	str	r5, [sp]
   40b28:	ldr	r0, [fp, #8]
   40b2c:	cmp	r0, #0
   40b30:	movne	r3, #1
   40b34:	mov	r0, r8
   40b38:	add	r1, sp, #80	; 0x50
   40b3c:	sub	r2, fp, #140	; 0x8c
   40b40:	bl	2e4d8 <fputs@plt+0x1d0f0>
   40b44:	str	r0, [fp, #-36]	; 0xffffffdc
   40b48:	cmp	r0, #0
   40b4c:	bne	40bd0 <fputs@plt+0x2f7e8>
   40b50:	ldr	r4, [sp, #80]	; 0x50
   40b54:	mov	r0, r4
   40b58:	mov	r1, r7
   40b5c:	bl	2ca40 <fputs@plt+0x1b658>
   40b60:	sub	r0, fp, #68	; 0x44
   40b64:	str	r4, [r0, r6, lsl #2]
   40b68:	ldr	r0, [sp, #104]	; 0x68
   40b6c:	sub	r1, fp, #116	; 0x74
   40b70:	str	r0, [r1, r6, lsl #2]
   40b74:	add	sl, sl, #1
   40b78:	ldrb	r0, [r8, #17]
   40b7c:	cmp	r0, #0
   40b80:	beq	40bb8 <fputs@plt+0x2f7d0>
   40b84:	ldr	r0, [sp, #76]	; 0x4c
   40b88:	ldr	r3, [r0, #84]	; 0x54
   40b8c:	ldr	r1, [r4, #84]	; 0x54
   40b90:	sub	r0, fp, #36	; 0x24
   40b94:	str	r0, [sp]
   40b98:	mov	r0, r8
   40b9c:	mov	r2, #5
   40ba0:	bl	2f0fc <fputs@plt+0x1dd14>
   40ba4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   40ba8:	cmp	r0, #0
   40bac:	sub	r4, fp, #48	; 0x30
   40bb0:	beq	40b08 <fputs@plt+0x2f720>
   40bb4:	b	40bd0 <fputs@plt+0x2f7e8>
   40bb8:	sub	r4, fp, #48	; 0x30
   40bbc:	b	40b08 <fputs@plt+0x2f720>
   40bc0:	movw	r0, #63168	; 0xf6c0
   40bc4:	bl	27628 <fputs@plt+0x16240>
   40bc8:	str	r0, [fp, #-36]	; 0xffffffdc
   40bcc:	mov	sl, #0
   40bd0:	sub	r5, fp, #48	; 0x30
   40bd4:	ldr	r0, [sp, #112]	; 0x70
   40bd8:	bl	202ac <fputs@plt+0xeec4>
   40bdc:	cmp	r9, #0
   40be0:	bmi	40bf8 <fputs@plt+0x2f810>
   40be4:	add	r4, r9, #1
   40be8:	ldr	r0, [r5], #4
   40bec:	bl	2c348 <fputs@plt+0x1af60>
   40bf0:	subs	r4, r4, #1
   40bf4:	bne	40be8 <fputs@plt+0x2f800>
   40bf8:	cmp	sl, #1
   40bfc:	blt	40c14 <fputs@plt+0x2f82c>
   40c00:	sub	r4, fp, #68	; 0x44
   40c04:	ldr	r0, [r4], #4
   40c08:	bl	2c348 <fputs@plt+0x1af60>
   40c0c:	subs	sl, sl, #1
   40c10:	bne	40c04 <fputs@plt+0x2f81c>
   40c14:	ldr	r0, [fp, #-36]	; 0xffffffdc
   40c18:	sub	sp, fp, #28
   40c1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40c20:	mov	sl, #0
   40c24:	b	40d8c <fputs@plt+0x2f9a4>
   40c28:	cmp	sl, #1
   40c2c:	blt	40d8c <fputs@plt+0x2f9a4>
   40c30:	mov	r0, #0
   40c34:	add	r1, sp, #152	; 0x98
   40c38:	add	r5, sp, #132	; 0x84
   40c3c:	add	r4, sp, #122	; 0x7a
   40c40:	b	40c50 <fputs@plt+0x2f868>
   40c44:	add	r0, r0, #1
   40c48:	cmp	r0, sl
   40c4c:	beq	40cc8 <fputs@plt+0x2f8e0>
   40c50:	sub	r2, fp, #68	; 0x44
   40c54:	ldr	r3, [r2, r0, lsl #2]
   40c58:	ldr	r2, [r3, #84]	; 0x54
   40c5c:	str	r2, [r1, r0, lsl #2]
   40c60:	str	r2, [r5, r0, lsl #2]
   40c64:	add	r6, r4, r0, lsl #1
   40c68:	ldr	r3, [r3, #72]	; 0x48
   40c6c:	ldrh	r3, [r3, #24]
   40c70:	strh	r3, [r6]
   40c74:	cmp	r0, #0
   40c78:	beq	40c44 <fputs@plt+0x2f85c>
   40c7c:	mov	r3, #0
   40c80:	ldr	r6, [r1, r3, lsl #2]
   40c84:	cmp	r6, r2
   40c88:	beq	40c9c <fputs@plt+0x2f8b4>
   40c8c:	add	r3, r3, #1
   40c90:	cmp	r0, r3
   40c94:	bne	40c80 <fputs@plt+0x2f898>
   40c98:	b	40c44 <fputs@plt+0x2f85c>
   40c9c:	movw	r0, #63242	; 0xf70a
   40ca0:	bl	27628 <fputs@plt+0x16240>
   40ca4:	str	r0, [fp, #-36]	; 0xffffffdc
   40ca8:	b	40bd0 <fputs@plt+0x2f7e8>
   40cac:	add	r2, sl, #1
   40cb0:	b	4097c <fputs@plt+0x2f594>
   40cb4:	movw	r0, #63126	; 0xf696
   40cb8:	bl	27628 <fputs@plt+0x16240>
   40cbc:	str	r0, [fp, #-36]	; 0xffffffdc
   40cc0:	mov	sl, #0
   40cc4:	b	40bd4 <fputs@plt+0x2f7ec>
   40cc8:	cmp	sl, #1
   40ccc:	blt	40d8c <fputs@plt+0x2f9a4>
   40cd0:	mov	r6, #0
   40cd4:	mvn	r3, #0
   40cd8:	b	40d14 <fputs@plt+0x2f92c>
   40cdc:	add	r0, r4, r9, lsl #1
   40ce0:	ldrh	r2, [r0]
   40ce4:	sub	r0, fp, #68	; 0x44
   40ce8:	mov	r9, r4
   40cec:	ldr	r4, [r0, r6, lsl #2]
   40cf0:	ldr	r0, [r4, #72]	; 0x48
   40cf4:	mov	r1, r8
   40cf8:	bl	414d8 <fputs@plt+0x300f0>
   40cfc:	str	r8, [r4, #84]	; 0x54
   40d00:	mov	r4, r9
   40d04:	mvn	r3, #0
   40d08:	add	r6, r6, #1
   40d0c:	cmp	r6, sl
   40d10:	beq	40d80 <fputs@plt+0x2f998>
   40d14:	cmp	sl, #1
   40d18:	mov	r9, #0
   40d1c:	beq	40d44 <fputs@plt+0x2f95c>
   40d20:	mov	r9, #0
   40d24:	mov	r0, #1
   40d28:	ldr	r1, [r5, r9, lsl #2]
   40d2c:	ldr	r2, [r5, r0, lsl #2]
   40d30:	cmp	r2, r1
   40d34:	movcc	r9, r0
   40d38:	add	r0, r0, #1
   40d3c:	cmp	sl, r0
   40d40:	bne	40d28 <fputs@plt+0x2f940>
   40d44:	ldr	r8, [r5, r9, lsl #2]
   40d48:	str	r3, [r5, r9, lsl #2]
   40d4c:	cmp	r9, r6
   40d50:	beq	40d08 <fputs@plt+0x2f920>
   40d54:	ble	40cdc <fputs@plt+0x2f8f4>
   40d58:	sub	r0, fp, #68	; 0x44
   40d5c:	ldr	r0, [r0, r9, lsl #2]
   40d60:	ldr	r0, [r0, #72]	; 0x48
   40d64:	ldr	r1, [sp, #60]	; 0x3c
   40d68:	ldr	r1, [r1, #44]	; 0x2c
   40d6c:	add	r1, r9, r1
   40d70:	add	r1, r1, #1
   40d74:	mov	r2, #0
   40d78:	bl	414d8 <fputs@plt+0x300f0>
   40d7c:	b	40cdc <fputs@plt+0x2f8f4>
   40d80:	str	r8, [fp, #-140]	; 0xffffff74
   40d84:	ldr	r9, [sp, #48]	; 0x30
   40d88:	ldr	r8, [sp, #60]	; 0x3c
   40d8c:	sub	r1, sl, #1
   40d90:	sub	r0, fp, #68	; 0x44
   40d94:	str	r1, [sp, #56]	; 0x38
   40d98:	ldr	r4, [r0, r1, lsl #2]
   40d9c:	ldr	r1, [r4, #84]	; 0x54
   40da0:	ldr	r0, [sp, #28]
   40da4:	bl	25950 <fputs@plt+0x14568>
   40da8:	tst	r7, #8
   40dac:	ldr	r0, [sp, #20]
   40db0:	bne	40de0 <fputs@plt+0x2f9f8>
   40db4:	cmp	r0, sl
   40db8:	beq	40de0 <fputs@plt+0x2f9f8>
   40dbc:	cmp	sl, r0
   40dc0:	sub	r0, fp, #48	; 0x30
   40dc4:	sub	r1, fp, #68	; 0x44
   40dc8:	movgt	r0, r1
   40dcc:	ldr	r0, [r0, r9, lsl #2]
   40dd0:	ldr	r0, [r0, #56]	; 0x38
   40dd4:	ldr	r0, [r0, #8]
   40dd8:	ldr	r1, [r4, #56]	; 0x38
   40ddc:	str	r0, [r1, #8]
   40de0:	ldrb	r0, [r8, #17]
   40de4:	cmp	r0, #0
   40de8:	beq	40f80 <fputs@plt+0x2fb98>
   40dec:	ldr	r0, [sp, #104]	; 0x68
   40df0:	cmp	r0, #1
   40df4:	blt	40f80 <fputs@plt+0x2fb98>
   40df8:	ldr	r0, [sp, #16]
   40dfc:	ldr	r0, [r0]
   40e00:	str	r0, [sp, #16]
   40e04:	ldr	r2, [fp, #-68]	; 0xffffffbc
   40e08:	ldrh	r0, [r2, #18]
   40e0c:	ldrb	r1, [r2, #1]
   40e10:	add	r3, r1, r0
   40e14:	str	r2, [sp, #64]	; 0x40
   40e18:	ldr	r2, [r2, #56]	; 0x38
   40e1c:	ldr	r0, [sp, #72]	; 0x48
   40e20:	clz	r0, r0
   40e24:	lsr	r0, r0, #5
   40e28:	str	r0, [sp, #20]
   40e2c:	mov	r7, #0
   40e30:	mov	r5, #0
   40e34:	mov	r6, #0
   40e38:	b	40e64 <fputs@plt+0x2fa7c>
   40e3c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   40e40:	cmp	r0, #0
   40e44:	mov	r3, r6
   40e48:	ldr	r6, [sp, #28]
   40e4c:	ldr	r2, [sp, #32]
   40e50:	bne	40bd0 <fputs@plt+0x2f7e8>
   40e54:	add	r7, r7, #1
   40e58:	ldr	r0, [sp, #104]	; 0x68
   40e5c:	cmp	r7, r0
   40e60:	bge	40f80 <fputs@plt+0x2fb98>
   40e64:	ldr	r0, [sp, #112]	; 0x70
   40e68:	ldr	r4, [r0, r7, lsl #2]
   40e6c:	cmp	r7, r3
   40e70:	bne	40eac <fputs@plt+0x2fac4>
   40e74:	add	r5, r5, #1
   40e78:	sub	r0, fp, #48	; 0x30
   40e7c:	add	r0, r0, r5, lsl #2
   40e80:	cmp	r5, sl
   40e84:	sub	r1, fp, #68	; 0x44
   40e88:	addlt	r0, r1, r5, lsl #2
   40e8c:	ldr	r0, [r0]
   40e90:	ldrh	r1, [r0, #18]
   40e94:	ldr	r2, [sp, #20]
   40e98:	add	r2, r3, r2
   40e9c:	add	r1, r2, r1
   40ea0:	ldrb	r2, [r0, #1]
   40ea4:	add	r3, r1, r2
   40ea8:	ldr	r2, [r0, #56]	; 0x38
   40eac:	sub	r0, fp, #96	; 0x60
   40eb0:	ldr	r0, [r0, r6, lsl #2]
   40eb4:	cmp	r7, r0
   40eb8:	bne	40ed8 <fputs@plt+0x2faf0>
   40ebc:	add	r6, r6, #1
   40ec0:	sub	r0, fp, #68	; 0x44
   40ec4:	ldr	r0, [r0, r6, lsl #2]
   40ec8:	str	r0, [sp, #64]	; 0x40
   40ecc:	ldr	r0, [sp, #72]	; 0x48
   40ed0:	cmp	r0, #0
   40ed4:	beq	40e54 <fputs@plt+0x2fa6c>
   40ed8:	cmp	r5, sl
   40edc:	bge	40f10 <fputs@plt+0x2fb28>
   40ee0:	ldr	r0, [sp, #16]
   40ee4:	add	r0, r2, r0
   40ee8:	cmp	r4, r0
   40eec:	bcs	40f10 <fputs@plt+0x2fb28>
   40ef0:	cmp	r4, r2
   40ef4:	bcc	40f10 <fputs@plt+0x2fb28>
   40ef8:	add	r0, sp, #152	; 0x98
   40efc:	ldr	r0, [r0, r5, lsl #2]
   40f00:	ldr	r1, [sp, #64]	; 0x40
   40f04:	ldr	r1, [r1, #84]	; 0x54
   40f08:	cmp	r1, r0
   40f0c:	beq	40e54 <fputs@plt+0x2fa6c>
   40f10:	str	r2, [sp, #32]
   40f14:	str	r6, [sp, #28]
   40f18:	mov	r6, r3
   40f1c:	ldr	r0, [sp, #24]
   40f20:	cmp	r0, #0
   40f24:	bne	40f50 <fputs@plt+0x2fb68>
   40f28:	mov	r0, r4
   40f2c:	bl	246f8 <fputs@plt+0x13310>
   40f30:	mov	r1, r0
   40f34:	ldr	r0, [sp, #64]	; 0x40
   40f38:	ldr	r3, [r0, #84]	; 0x54
   40f3c:	sub	r0, fp, #36	; 0x24
   40f40:	str	r0, [sp]
   40f44:	mov	r0, r8
   40f48:	mov	r2, #5
   40f4c:	bl	2f0fc <fputs@plt+0x1dd14>
   40f50:	add	r0, sp, #104	; 0x68
   40f54:	mov	r1, r7
   40f58:	bl	414bc <fputs@plt+0x300d4>
   40f5c:	ldr	r1, [sp, #64]	; 0x40
   40f60:	ldrh	r1, [r1, #12]
   40f64:	cmp	r0, r1
   40f68:	bls	40e3c <fputs@plt+0x2fa54>
   40f6c:	ldr	r0, [sp, #64]	; 0x40
   40f70:	mov	r1, r4
   40f74:	sub	r2, fp, #36	; 0x24
   40f78:	bl	2f4f8 <fputs@plt+0x1e110>
   40f7c:	b	40e3c <fputs@plt+0x2fa54>
   40f80:	ldr	r0, [sp, #56]	; 0x38
   40f84:	cmp	r0, #1
   40f88:	blt	41098 <fputs@plt+0x2fcb0>
   40f8c:	mov	r5, #0
   40f90:	mov	r6, #0
   40f94:	ldr	r0, [sp, #52]	; 0x34
   40f98:	add	r9, r0, r6
   40f9c:	sub	r0, fp, #96	; 0x60
   40fa0:	ldr	r0, [r0, r5, lsl #2]
   40fa4:	ldr	r1, [sp, #112]	; 0x70
   40fa8:	ldr	r3, [sp, #116]	; 0x74
   40fac:	ldr	r2, [r1, r0, lsl #2]
   40fb0:	add	r3, r3, r0, lsl #1
   40fb4:	ldrh	r4, [r3]
   40fb8:	ldr	r3, [sp, #40]	; 0x28
   40fbc:	add	r8, r3, r4
   40fc0:	sub	r3, fp, #68	; 0x44
   40fc4:	ldr	r7, [r3, r5, lsl #2]
   40fc8:	ldrb	r3, [r7, #4]
   40fcc:	cmp	r3, #0
   40fd0:	beq	41018 <fputs@plt+0x2fc30>
   40fd4:	ldr	r3, [sp, #72]	; 0x48
   40fd8:	cmp	r3, #0
   40fdc:	beq	41028 <fputs@plt+0x2fc40>
   40fe0:	add	r0, r1, r0, lsl #2
   40fe4:	ldr	r1, [r0, #-4]
   40fe8:	ldr	r3, [r7, #80]	; 0x50
   40fec:	mov	r0, r7
   40ff0:	add	r2, sp, #80	; 0x50
   40ff4:	blx	r3
   40ff8:	ldr	r2, [sp, #80]	; 0x50
   40ffc:	ldr	r3, [sp, #84]	; 0x54
   41000:	add	r0, r9, #4
   41004:	bl	39988 <fputs@plt+0x285a0>
   41008:	add	r8, r0, #4
   4100c:	mov	r2, r9
   41010:	mov	r9, #0
   41014:	b	41050 <fputs@plt+0x2fc68>
   41018:	ldr	r0, [r2]
   4101c:	ldr	r1, [r7, #56]	; 0x38
   41020:	str	r0, [r1, #8]
   41024:	b	41050 <fputs@plt+0x2fc68>
   41028:	sub	r2, r2, #4
   4102c:	cmp	r4, #4
   41030:	bne	41050 <fputs@plt+0x2fc68>
   41034:	ldr	r0, [sp, #76]	; 0x4c
   41038:	ldr	r3, [r0, #76]	; 0x4c
   4103c:	mov	r1, r2
   41040:	mov	r4, r2
   41044:	blx	r3
   41048:	mov	r2, r4
   4104c:	mov	r8, r0
   41050:	ldr	r0, [r7, #84]	; 0x54
   41054:	str	r9, [sp]
   41058:	str	r0, [sp, #4]
   4105c:	sub	r0, fp, #36	; 0x24
   41060:	str	r0, [sp, #8]
   41064:	ldr	r0, [sp, #68]	; 0x44
   41068:	add	r1, r0, r5
   4106c:	ldr	r0, [sp, #76]	; 0x4c
   41070:	mov	r3, r8
   41074:	bl	3ef50 <fputs@plt+0x2db68>
   41078:	ldr	r0, [fp, #-36]	; 0xffffffdc
   4107c:	cmp	r0, #0
   41080:	bne	41258 <fputs@plt+0x2fe70>
   41084:	add	r6, r8, r6
   41088:	add	r5, r5, #1
   4108c:	ldr	r0, [sp, #56]	; 0x38
   41090:	cmp	r0, r5
   41094:	bne	40f94 <fputs@plt+0x2fbac>
   41098:	rsb	r5, sl, #1
   4109c:	cmp	r5, sl
   410a0:	bge	411c0 <fputs@plt+0x2fdd8>
   410a4:	mov	r0, #0
   410a8:	sub	r8, r0, sl, lsl #1
   410ac:	ldr	r0, [sp, #72]	; 0x48
   410b0:	clz	r0, r0
   410b4:	lsr	r3, r0, #5
   410b8:	mvn	r7, #0
   410bc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   410c0:	str	r0, [sp, #68]	; 0x44
   410c4:	sub	r2, fp, #148	; 0x94
   410c8:	str	r3, [sp, #72]	; 0x48
   410cc:	b	41134 <fputs@plt+0x2fd4c>
   410d0:	mov	r2, #0
   410d4:	mov	r1, #0
   410d8:	ldr	r3, [sp, #68]	; 0x44
   410dc:	sub	r0, fp, #68	; 0x44
   410e0:	ldr	r4, [r0, r6, lsl #2]
   410e4:	add	r0, sp, #104	; 0x68
   410e8:	str	r0, [sp]
   410ec:	mov	r0, r4
   410f0:	bl	414e0 <fputs@plt+0x300f8>
   410f4:	str	r0, [fp, #-36]	; 0xffffffdc
   410f8:	cmp	r0, #0
   410fc:	bne	41258 <fputs@plt+0x2fe70>
   41100:	add	r0, r9, #1
   41104:	sub	r2, fp, #148	; 0x94
   41108:	strb	r0, [r2, r6]
   4110c:	sub	r0, fp, #136	; 0x88
   41110:	ldr	r0, [r0, r6, lsl #2]
   41114:	ldr	r1, [sp, #44]	; 0x2c
   41118:	sub	r0, r1, r0
   4111c:	strh	r0, [r4, #16]
   41120:	ldr	r3, [sp, #72]	; 0x48
   41124:	sub	r7, r7, #1
   41128:	add	r5, r5, #1
   4112c:	cmp	r8, r7
   41130:	beq	411c0 <fputs@plt+0x2fdd8>
   41134:	cmp	r5, #0
   41138:	mov	r6, r5
   4113c:	addmi	r6, sl, r7
   41140:	ldrb	r9, [r2, r6]
   41144:	cmp	r9, #0
   41148:	bne	41124 <fputs@plt+0x2fd3c>
   4114c:	cmn	r5, #1
   41150:	bgt	41174 <fputs@plt+0x2fd8c>
   41154:	mvn	r0, #3
   41158:	add	r0, r0, r6, lsl #2
   4115c:	sub	r1, fp, #96	; 0x60
   41160:	ldr	r1, [r1, r0]
   41164:	sub	r4, fp, #116	; 0x74
   41168:	ldr	r0, [r4, r0]
   4116c:	cmp	r0, r1
   41170:	blt	41124 <fputs@plt+0x2fd3c>
   41174:	cmp	r6, #0
   41178:	beq	410d0 <fputs@plt+0x2fce8>
   4117c:	ldr	r0, [sp, #48]	; 0x30
   41180:	cmp	r6, r0
   41184:	ble	41190 <fputs@plt+0x2fda8>
   41188:	ldr	r1, [sp, #104]	; 0x68
   4118c:	b	411a0 <fputs@plt+0x2fdb8>
   41190:	sub	r0, fp, #116	; 0x74
   41194:	add	r0, r0, r6, lsl #2
   41198:	ldr	r0, [r0, #-4]
   4119c:	add	r1, r0, r3
   411a0:	sub	r0, fp, #96	; 0x60
   411a4:	mov	r2, r0
   411a8:	ldr	r0, [r0, r6, lsl #2]
   411ac:	add	r2, r2, r6, lsl #2
   411b0:	ldr	r2, [r2, #-4]
   411b4:	add	r2, r2, r3
   411b8:	sub	r3, r0, r2
   411bc:	b	410dc <fputs@plt+0x2fcf4>
   411c0:	ldr	r0, [sp, #36]	; 0x24
   411c4:	cmp	r0, #0
   411c8:	ldr	r5, [sp, #76]	; 0x4c
   411cc:	beq	411f0 <fputs@plt+0x2fe08>
   411d0:	ldrh	r0, [r5, #18]
   411d4:	cmp	r0, #0
   411d8:	bne	411f0 <fputs@plt+0x2fe08>
   411dc:	ldrb	r0, [r5, #5]
   411e0:	ldr	r4, [fp, #-68]	; 0xffffffbc
   411e4:	ldrh	r1, [r4, #16]
   411e8:	cmp	r0, r1
   411ec:	bls	41260 <fputs@plt+0x2fe78>
   411f0:	ldr	r7, [sp, #60]	; 0x3c
   411f4:	ldrb	r0, [r7, #17]
   411f8:	cmp	r0, #0
   411fc:	ldr	r9, [sp, #48]	; 0x30
   41200:	sub	r4, fp, #68	; 0x44
   41204:	beq	41290 <fputs@plt+0x2fea8>
   41208:	ldr	r0, [sp, #24]
   4120c:	cmp	r0, #0
   41210:	bne	41290 <fputs@plt+0x2fea8>
   41214:	cmp	sl, #1
   41218:	blt	41290 <fputs@plt+0x2fea8>
   4121c:	sub	r8, fp, #36	; 0x24
   41220:	mov	r5, sl
   41224:	ldr	r6, [r4], #4
   41228:	ldr	r0, [r6, #56]	; 0x38
   4122c:	add	r0, r0, #8
   41230:	bl	246f8 <fputs@plt+0x13310>
   41234:	mov	r1, r0
   41238:	ldr	r3, [r6, #84]	; 0x54
   4123c:	str	r8, [sp]
   41240:	mov	r0, r7
   41244:	mov	r2, #5
   41248:	bl	2f0fc <fputs@plt+0x1dd14>
   4124c:	subs	r5, r5, #1
   41250:	bne	41224 <fputs@plt+0x2fe3c>
   41254:	b	41290 <fputs@plt+0x2fea8>
   41258:	ldr	r9, [sp, #48]	; 0x30
   4125c:	b	40bd0 <fputs@plt+0x2f7e8>
   41260:	mov	r0, r4
   41264:	bl	3fb6c <fputs@plt+0x2e784>
   41268:	str	r0, [fp, #-36]	; 0xffffffdc
   4126c:	mov	r1, r5
   41270:	sub	r6, fp, #36	; 0x24
   41274:	mov	r0, r4
   41278:	mov	r2, r6
   4127c:	bl	412c4 <fputs@plt+0x2fedc>
   41280:	mov	r0, r4
   41284:	mov	r1, r6
   41288:	bl	41788 <fputs@plt+0x303a0>
   4128c:	ldr	r9, [sp, #48]	; 0x30
   41290:	cmp	sl, r9
   41294:	bgt	40bd0 <fputs@plt+0x2f7e8>
   41298:	sub	r4, fp, #36	; 0x24
   4129c:	mov	r5, sl
   412a0:	sub	r6, fp, #48	; 0x30
   412a4:	ldr	r0, [r6, r5, lsl #2]
   412a8:	mov	r1, r4
   412ac:	bl	41788 <fputs@plt+0x303a0>
   412b0:	add	r0, r5, #1
   412b4:	cmp	r5, r9
   412b8:	mov	r5, r0
   412bc:	blt	412a4 <fputs@plt+0x2febc>
   412c0:	b	40bd0 <fputs@plt+0x2f7e8>
   412c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   412c8:	add	fp, sp, #28
   412cc:	sub	sp, sp, #4
   412d0:	mov	r6, r0
   412d4:	ldr	r0, [r2]
   412d8:	cmp	r0, #0
   412dc:	bne	41370 <fputs@plt+0x2ff88>
   412e0:	mov	r8, r2
   412e4:	mov	r5, r1
   412e8:	ldrb	r0, [r6, #5]
   412ec:	ldr	r1, [r6, #56]	; 0x38
   412f0:	add	r7, r1, r0
   412f4:	ldrb	r0, [r7, #5]
   412f8:	ldrb	r2, [r7, #6]
   412fc:	orr	r2, r2, r0, lsl #8
   41300:	ldr	r4, [r5, #56]	; 0x38
   41304:	ldr	sl, [r5, #84]	; 0x54
   41308:	add	r0, r4, r2
   4130c:	add	r1, r1, r2
   41310:	ldr	r9, [r6, #52]	; 0x34
   41314:	ldr	r3, [r9, #36]	; 0x24
   41318:	sub	r2, r3, r2
   4131c:	bl	11244 <memcpy@plt>
   41320:	cmp	sl, #1
   41324:	addeq	r4, r4, #100	; 0x64
   41328:	ldrh	r0, [r6, #18]
   4132c:	ldrh	r1, [r6, #14]
   41330:	add	r2, r1, r0, lsl #1
   41334:	mov	r0, r4
   41338:	mov	r1, r7
   4133c:	bl	11244 <memcpy@plt>
   41340:	mov	r0, #0
   41344:	strb	r0, [r5]
   41348:	mov	r0, r5
   4134c:	bl	27e18 <fputs@plt+0x16a30>
   41350:	cmp	r0, #0
   41354:	bne	4136c <fputs@plt+0x2ff84>
   41358:	ldrb	r0, [r9, #17]
   4135c:	cmp	r0, #0
   41360:	beq	41370 <fputs@plt+0x2ff88>
   41364:	mov	r0, r5
   41368:	bl	2eff8 <fputs@plt+0x1dc10>
   4136c:	str	r0, [r8]
   41370:	sub	sp, fp, #28
   41374:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41378:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4137c:	add	fp, sp, #28
   41380:	sub	sp, sp, #20
   41384:	mov	r6, r3
   41388:	mov	r7, r2
   4138c:	mov	r9, r1
   41390:	ldr	r1, [r0, #52]	; 0x34
   41394:	ldr	r8, [r0, #56]	; 0x38
   41398:	ldrb	r2, [r0, #5]
   4139c:	add	r5, r2, r8
   413a0:	str	r0, [sp, #8]
   413a4:	ldr	sl, [r0, #64]	; 0x40
   413a8:	ldr	r0, [r1]
   413ac:	ldr	r4, [r1, #36]	; 0x24
   413b0:	bl	3fd28 <fputs@plt+0x2e940>
   413b4:	mov	r1, r5
   413b8:	ldrb	r2, [r1, #5]!
   413bc:	str	r1, [sp]
   413c0:	ldrb	r1, [r1, #1]
   413c4:	orr	r2, r1, r2, lsl #8
   413c8:	str	r0, [sp, #16]
   413cc:	add	r0, r0, r2
   413d0:	add	r1, r8, r2
   413d4:	sub	r2, r4, r2
   413d8:	bl	11244 <memcpy@plt>
   413dc:	mov	r0, r9
   413e0:	add	r9, r8, r4
   413e4:	cmp	r0, #1
   413e8:	str	r5, [sp, #12]
   413ec:	str	r0, [sp, #4]
   413f0:	blt	41458 <fputs@plt+0x30070>
   413f4:	mov	r5, r0
   413f8:	mov	r4, r9
   413fc:	ldrh	r0, [r6]
   41400:	sub	r4, r4, r0
   41404:	sub	r0, r4, r8
   41408:	rev	r0, r0
   4140c:	lsr	r1, r0, #16
   41410:	ldr	r0, [r7]
   41414:	strh	r1, [sl], #2
   41418:	cmp	r4, sl
   4141c:	bcc	414ac <fputs@plt+0x300c4>
   41420:	sub	r2, r0, r8
   41424:	cmp	r0, r9
   41428:	mov	r1, r0
   4142c:	ldr	r3, [sp, #16]
   41430:	addcc	r1, r3, r2
   41434:	cmp	r0, r8
   41438:	movcc	r1, r0
   4143c:	ldrh	r2, [r6], #2
   41440:	mov	r0, r4
   41444:	bl	11244 <memcpy@plt>
   41448:	add	r7, r7, #4
   4144c:	subs	r5, r5, #1
   41450:	bne	413fc <fputs@plt+0x30014>
   41454:	b	4145c <fputs@plt+0x30074>
   41458:	mov	r4, r9
   4145c:	mov	r0, #0
   41460:	ldr	r3, [sp, #8]
   41464:	strb	r0, [r3, #1]
   41468:	ldr	r1, [sp, #4]
   4146c:	strh	r1, [r3, #18]
   41470:	ldr	r2, [sp, #12]
   41474:	strh	r0, [r2, #1]
   41478:	ldrb	r1, [r3, #19]
   4147c:	strb	r1, [r2, #3]
   41480:	ldrb	r1, [r3, #18]
   41484:	strb	r1, [r2, #4]
   41488:	sub	r1, r4, r8
   4148c:	ldr	r3, [sp]
   41490:	strb	r1, [r3, #1]
   41494:	lsr	r1, r1, #8
   41498:	strb	r1, [r3]
   4149c:	strb	r0, [r2, #7]
   414a0:	mov	r0, #0
   414a4:	sub	sp, fp, #28
   414a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   414ac:	movw	r0, #62287	; 0xf34f
   414b0:	sub	sp, fp, #28
   414b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   414b8:	b	27628 <fputs@plt+0x16240>
   414bc:	ldr	r2, [r0, #12]
   414c0:	add	r2, r2, r1, lsl #1
   414c4:	ldrh	r2, [r2]
   414c8:	cmp	r2, #0
   414cc:	movne	r0, r2
   414d0:	bxne	lr
   414d4:	b	417b8 <fputs@plt+0x303d0>
   414d8:	strh	r2, [r0, #24]
   414dc:	b	2f390 <fputs@plt+0x1dfa8>
   414e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   414e4:	add	fp, sp, #28
   414e8:	sub	sp, sp, #44	; 0x2c
   414ec:	mov	r5, r0
   414f0:	str	r3, [sp, #36]	; 0x24
   414f4:	add	sl, r3, r2
   414f8:	ldr	r6, [r0, #64]	; 0x40
   414fc:	ldrb	r4, [r0, #5]
   41500:	ldr	r7, [r0, #56]	; 0x38
   41504:	ldrh	r8, [r0, #18]
   41508:	ldrb	r0, [r0, #1]
   4150c:	add	r3, r8, r1
   41510:	add	ip, r3, r0
   41514:	ldr	r3, [fp, #8]
   41518:	cmp	r1, r2
   4151c:	str	r1, [sp, #28]
   41520:	str	r2, [sp, #24]
   41524:	bge	4155c <fputs@plt+0x30174>
   41528:	sub	r2, r2, r1
   4152c:	mov	r0, r5
   41530:	str	r6, [sp, #32]
   41534:	mov	r6, ip
   41538:	bl	417ec <fputs@plt+0x30404>
   4153c:	mov	r9, r0
   41540:	ldr	r0, [r5, #64]	; 0x40
   41544:	add	r1, r0, r9, lsl #1
   41548:	lsl	r2, r8, #1
   4154c:	bl	11328 <memmove@plt>
   41550:	mov	ip, r6
   41554:	ldr	r6, [sp, #32]
   41558:	sub	r8, r8, r9
   4155c:	ldr	r0, [sp, #36]	; 0x24
   41560:	add	r0, r6, r0, lsl #1
   41564:	str	r0, [sp, #32]
   41568:	cmp	ip, sl
   4156c:	ble	41588 <fputs@plt+0x301a0>
   41570:	sub	r2, ip, sl
   41574:	mov	r0, r5
   41578:	mov	r1, sl
   4157c:	ldr	r3, [fp, #8]
   41580:	bl	417ec <fputs@plt+0x30404>
   41584:	sub	r8, r8, r0
   41588:	ldr	r2, [sp, #28]
   4158c:	ldr	r6, [sp, #24]
   41590:	add	r1, r4, r7
   41594:	str	r1, [sp, #12]
   41598:	ldrb	r0, [r1, #5]!
   4159c:	str	r1, [sp, #16]
   415a0:	ldrb	r1, [r1, #1]
   415a4:	orr	r0, r1, r0, lsl #8
   415a8:	sub	r0, r0, #1
   415ac:	str	r7, [sp, #20]
   415b0:	uxtah	r0, r7, r0
   415b4:	add	r0, r0, #1
   415b8:	str	r0, [fp, #-32]	; 0xffffffe0
   415bc:	ldr	r1, [sp, #32]
   415c0:	cmp	r0, r1
   415c4:	bcc	41708 <fputs@plt+0x30320>
   415c8:	cmp	r6, r2
   415cc:	bge	41628 <fputs@plt+0x30240>
   415d0:	sub	r4, r2, r6
   415d4:	ldr	r0, [sp, #36]	; 0x24
   415d8:	cmp	r4, r0
   415dc:	movgt	r4, r0
   415e0:	ldr	r9, [r5, #64]	; 0x40
   415e4:	add	r0, r9, r4, lsl #1
   415e8:	lsl	r2, r8, #1
   415ec:	mov	r1, r9
   415f0:	bl	11328 <memmove@plt>
   415f4:	str	r6, [sp]
   415f8:	str	r4, [sp, #4]
   415fc:	ldr	r0, [fp, #8]
   41600:	str	r0, [sp, #8]
   41604:	sub	r2, fp, #32
   41608:	mov	r0, r5
   4160c:	ldr	r1, [sp, #32]
   41610:	mov	r3, r9
   41614:	bl	41910 <fputs@plt+0x30528>
   41618:	ldr	r2, [sp, #28]
   4161c:	cmp	r0, #0
   41620:	bne	41708 <fputs@plt+0x30320>
   41624:	add	r8, r8, r4
   41628:	ldrb	r0, [r5, #1]
   4162c:	cmp	r0, #0
   41630:	beq	416cc <fputs@plt+0x302e4>
   41634:	mov	r9, #0
   41638:	mov	sl, #22
   4163c:	b	41658 <fputs@plt+0x30270>
   41640:	add	r8, r8, #1
   41644:	add	sl, sl, #2
   41648:	add	r9, r9, #1
   4164c:	ldrb	r0, [r5, #1]
   41650:	cmp	r9, r0
   41654:	bcs	416cc <fputs@plt+0x302e4>
   41658:	add	r0, r5, sl
   4165c:	ldrh	r0, [r0]
   41660:	add	r7, r0, r2
   41664:	subs	r0, r7, r6
   41668:	bmi	41644 <fputs@plt+0x3025c>
   4166c:	ldr	r1, [sp, #36]	; 0x24
   41670:	cmp	r0, r1
   41674:	bge	41644 <fputs@plt+0x3025c>
   41678:	sub	r1, r8, r0
   4167c:	lsl	r2, r1, #1
   41680:	ldr	r1, [r5, #64]	; 0x40
   41684:	add	r4, r1, r0, lsl #1
   41688:	add	r0, r4, #2
   4168c:	mov	r1, r4
   41690:	bl	11328 <memmove@plt>
   41694:	str	r7, [sp]
   41698:	mov	r0, #1
   4169c:	str	r0, [sp, #4]
   416a0:	ldr	r0, [fp, #8]
   416a4:	str	r0, [sp, #8]
   416a8:	mov	r0, r5
   416ac:	ldr	r1, [sp, #32]
   416b0:	sub	r2, fp, #32
   416b4:	mov	r3, r4
   416b8:	bl	41910 <fputs@plt+0x30528>
   416bc:	ldr	r2, [sp, #28]
   416c0:	cmp	r0, #0
   416c4:	beq	41640 <fputs@plt+0x30258>
   416c8:	b	41708 <fputs@plt+0x30320>
   416cc:	ldr	r0, [r5, #64]	; 0x40
   416d0:	ldr	r1, [sp, #36]	; 0x24
   416d4:	sub	r1, r1, r8
   416d8:	add	r2, r8, r6
   416dc:	str	r2, [sp]
   416e0:	str	r1, [sp, #4]
   416e4:	ldr	r1, [fp, #8]
   416e8:	str	r1, [sp, #8]
   416ec:	add	r3, r0, r8, lsl #1
   416f0:	sub	r2, fp, #32
   416f4:	mov	r0, r5
   416f8:	ldr	r1, [sp, #32]
   416fc:	bl	41910 <fputs@plt+0x30528>
   41700:	cmp	r0, #0
   41704:	beq	41744 <fputs@plt+0x3035c>
   41708:	ldr	r7, [fp, #8]
   4170c:	mov	r0, r7
   41710:	mov	r1, r6
   41714:	ldr	r4, [sp, #36]	; 0x24
   41718:	mov	r2, r4
   4171c:	bl	41a04 <fputs@plt+0x3061c>
   41720:	ldr	r0, [r7, #8]
   41724:	ldr	r1, [r7, #12]
   41728:	add	r2, r0, r6, lsl #2
   4172c:	add	r3, r1, r6, lsl #1
   41730:	mov	r0, r5
   41734:	mov	r1, r4
   41738:	bl	41378 <fputs@plt+0x2ff90>
   4173c:	sub	sp, fp, #28
   41740:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41744:	mov	r0, #0
   41748:	strb	r0, [r5, #1]
   4174c:	ldr	r1, [sp, #36]	; 0x24
   41750:	strh	r1, [r5, #18]
   41754:	lsr	r1, r1, #8
   41758:	ldr	r2, [sp, #12]
   4175c:	strb	r1, [r2, #3]
   41760:	ldrb	r1, [r5, #18]
   41764:	strb	r1, [r2, #4]
   41768:	ldr	r1, [fp, #-32]	; 0xffffffe0
   4176c:	ldr	r2, [sp, #20]
   41770:	sub	r1, r1, r2
   41774:	rev16	r1, r1
   41778:	ldr	r2, [sp, #16]
   4177c:	strh	r1, [r2]
   41780:	sub	sp, fp, #28
   41784:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41788:	push	{r4, sl, fp, lr}
   4178c:	add	fp, sp, #8
   41790:	mov	r4, r1
   41794:	mov	r1, r0
   41798:	ldr	r0, [r4]
   4179c:	cmp	r0, #0
   417a0:	popne	{r4, sl, fp, pc}
   417a4:	ldr	r0, [r1, #52]	; 0x34
   417a8:	ldr	r2, [r1, #84]	; 0x54
   417ac:	bl	3f310 <fputs@plt+0x2df28>
   417b0:	str	r0, [r4]
   417b4:	pop	{r4, sl, fp, pc}
   417b8:	push	{r4, r5, fp, lr}
   417bc:	add	fp, sp, #8
   417c0:	mov	r4, r1
   417c4:	mov	r5, r0
   417c8:	ldr	r0, [r0, #4]
   417cc:	ldr	r1, [r5, #8]
   417d0:	ldr	r1, [r1, r4, lsl #2]
   417d4:	ldr	r2, [r0, #76]	; 0x4c
   417d8:	blx	r2
   417dc:	ldr	r1, [r5, #12]
   417e0:	add	r1, r1, r4, lsl #1
   417e4:	strh	r0, [r1]
   417e8:	pop	{r4, r5, fp, pc}
   417ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   417f0:	add	fp, sp, #28
   417f4:	sub	sp, sp, #20
   417f8:	cmp	r2, #1
   417fc:	blt	418e0 <fputs@plt+0x304f8>
   41800:	mov	r7, r1
   41804:	add	r6, r2, r1
   41808:	ldr	r1, [r0, #52]	; 0x34
   4180c:	ldr	r5, [r0, #56]	; 0x38
   41810:	ldr	r1, [r1, #36]	; 0x24
   41814:	add	ip, r5, r1
   41818:	ldrb	r2, [r0, #5]
   4181c:	ldrb	r1, [r0, #6]
   41820:	add	r1, r2, r1
   41824:	str	r5, [sp, #12]
   41828:	add	r1, r1, r5
   4182c:	add	lr, r1, #8
   41830:	mov	r8, #0
   41834:	mov	r4, #0
   41838:	mov	r1, #0
   4183c:	str	r6, [sp, #8]
   41840:	str	ip, [sp, #4]
   41844:	b	41864 <fputs@plt+0x3047c>
   41848:	add	sl, r4, sl
   4184c:	add	r8, r8, #1
   41850:	mov	r1, r9
   41854:	mov	r4, sl
   41858:	add	r7, r7, #1
   4185c:	cmp	r7, r6
   41860:	bge	418e8 <fputs@plt+0x30500>
   41864:	ldr	r2, [r3, #8]
   41868:	ldr	r9, [r2, r7, lsl #2]
   4186c:	cmp	r9, lr
   41870:	bcc	41858 <fputs@plt+0x30470>
   41874:	cmp	r9, ip
   41878:	bcs	41858 <fputs@plt+0x30470>
   4187c:	ldr	r2, [r3, #12]
   41880:	add	r2, r2, r7, lsl #1
   41884:	ldrh	sl, [r2]
   41888:	add	r5, r9, sl
   4188c:	cmp	r1, r5
   41890:	beq	41848 <fputs@plt+0x30460>
   41894:	cmp	r1, #0
   41898:	beq	418d8 <fputs@plt+0x304f0>
   4189c:	ldr	r2, [sp, #12]
   418a0:	sub	r1, r1, r2
   418a4:	uxth	r1, r1
   418a8:	uxth	r2, r4
   418ac:	str	r8, [sp, #16]
   418b0:	mov	r4, r0
   418b4:	mov	r6, r3
   418b8:	mov	r8, lr
   418bc:	bl	3f67c <fputs@plt+0x2e294>
   418c0:	mov	lr, r8
   418c4:	ldr	ip, [sp, #4]
   418c8:	mov	r3, r6
   418cc:	ldr	r6, [sp, #8]
   418d0:	mov	r0, r4
   418d4:	ldr	r8, [sp, #16]
   418d8:	cmp	r5, ip
   418dc:	bls	4184c <fputs@plt+0x30464>
   418e0:	mov	r8, #0
   418e4:	b	41904 <fputs@plt+0x3051c>
   418e8:	cmp	r1, #0
   418ec:	beq	41904 <fputs@plt+0x3051c>
   418f0:	ldr	r2, [sp, #12]
   418f4:	sub	r1, r1, r2
   418f8:	uxth	r1, r1
   418fc:	uxth	r2, r4
   41900:	bl	3f67c <fputs@plt+0x2e294>
   41904:	mov	r0, r8
   41908:	sub	sp, fp, #28
   4190c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41910:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41914:	add	fp, sp, #28
   41918:	sub	sp, sp, #20
   4191c:	str	r1, [sp, #4]
   41920:	ldr	r1, [fp, #12]
   41924:	str	r2, [sp]
   41928:	ldr	r9, [r2]
   4192c:	cmp	r1, #1
   41930:	blt	419e4 <fputs@plt+0x305fc>
   41934:	mov	r5, r3
   41938:	ldr	r4, [fp, #8]
   4193c:	add	r1, r1, r4
   41940:	str	r1, [sp, #12]
   41944:	str	r0, [sp, #8]
   41948:	ldr	r7, [r0, #56]	; 0x38
   4194c:	ldr	r6, [fp, #16]
   41950:	b	4199c <fputs@plt+0x305b4>
   41954:	sub	r9, r9, r8
   41958:	ldr	r0, [sp, #4]
   4195c:	cmp	r9, r0
   41960:	mov	sl, r9
   41964:	bcc	419f8 <fputs@plt+0x30610>
   41968:	ldr	r0, [r6, #8]
   4196c:	ldr	r1, [r0, r4, lsl #2]
   41970:	mov	r0, sl
   41974:	mov	r2, r8
   41978:	bl	11328 <memmove@plt>
   4197c:	sub	r0, sl, r7
   41980:	rev	r0, r0
   41984:	lsr	r0, r0, #16
   41988:	strh	r0, [r5], #2
   4198c:	add	r4, r4, #1
   41990:	ldr	r0, [sp, #12]
   41994:	cmp	r4, r0
   41998:	bge	419e4 <fputs@plt+0x305fc>
   4199c:	mov	r0, r6
   419a0:	mov	r1, r4
   419a4:	bl	414bc <fputs@plt+0x300d4>
   419a8:	mov	r8, r0
   419ac:	ldrb	r0, [r7, #1]
   419b0:	cmp	r0, #0
   419b4:	bne	419c4 <fputs@plt+0x305dc>
   419b8:	ldrb	r0, [r7, #2]
   419bc:	cmp	r0, #0
   419c0:	beq	41954 <fputs@plt+0x3056c>
   419c4:	ldr	r0, [sp, #8]
   419c8:	mov	r1, r8
   419cc:	add	r2, sp, #16
   419d0:	bl	3fa50 <fputs@plt+0x2e668>
   419d4:	cmp	r0, #0
   419d8:	beq	41954 <fputs@plt+0x3056c>
   419dc:	mov	sl, r0
   419e0:	b	41968 <fputs@plt+0x30580>
   419e4:	ldr	r0, [sp]
   419e8:	str	r9, [r0]
   419ec:	mov	r0, #0
   419f0:	sub	sp, fp, #28
   419f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   419f8:	mov	r0, #1
   419fc:	sub	sp, fp, #28
   41a00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41a04:	push	{r4, r5, r6, sl, fp, lr}
   41a08:	add	fp, sp, #16
   41a0c:	cmp	r2, #1
   41a10:	blt	41a68 <fputs@plt+0x30680>
   41a14:	mov	r4, r2
   41a18:	mov	r5, r0
   41a1c:	lsl	r6, r1, #1
   41a20:	b	41a34 <fputs@plt+0x3064c>
   41a24:	add	r6, r6, #2
   41a28:	sub	r4, r4, #1
   41a2c:	cmp	r4, #0
   41a30:	ble	41a68 <fputs@plt+0x30680>
   41a34:	ldr	r0, [r5, #12]
   41a38:	add	r0, r0, r6
   41a3c:	ldrh	r0, [r0]
   41a40:	cmp	r0, #0
   41a44:	bne	41a24 <fputs@plt+0x3063c>
   41a48:	ldmib	r5, {r0, r1}
   41a4c:	ldr	r1, [r1, r6, lsl #1]
   41a50:	ldr	r2, [r0, #76]	; 0x4c
   41a54:	blx	r2
   41a58:	ldr	r1, [r5, #12]
   41a5c:	add	r1, r1, r6
   41a60:	strh	r0, [r1]
   41a64:	b	41a24 <fputs@plt+0x3063c>
   41a68:	pop	{r4, r5, r6, sl, fp, pc}
   41a6c:	ldrb	r2, [r0, #56]	; 0x38
   41a70:	cmp	r2, #0
   41a74:	beq	41aa0 <fputs@plt+0x306b8>
   41a78:	ldr	r0, [r0, #20]
   41a7c:	ldr	r2, [r0, #8]
   41a80:	ldr	r0, [r0, #12]
   41a84:	ldr	r2, [r2, #4]
   41a88:	rsb	r2, r2, r2, lsl #3
   41a8c:	add	r0, r0, r2, lsl #3
   41a90:	ldr	r2, [r0, #20]
   41a94:	str	r2, [r1]
   41a98:	ldr	r0, [r0, #32]
   41a9c:	bx	lr
   41aa0:	ldr	r0, [r0, #36]	; 0x24
   41aa4:	ldr	r2, [r0], #8
   41aa8:	str	r2, [r1]
   41aac:	bx	lr
   41ab0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41ab4:	add	fp, sp, #28
   41ab8:	sub	sp, sp, #4
   41abc:	mov	r8, r1
   41ac0:	mov	r4, r0
   41ac4:	bl	41c74 <fputs@plt+0x3088c>
   41ac8:	cmp	r0, #0
   41acc:	beq	41ad8 <fputs@plt+0x306f0>
   41ad0:	sub	sp, fp, #28
   41ad4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41ad8:	ldr	r0, [r8]
   41adc:	str	r0, [sp]
   41ae0:	ldr	r0, [r4, #8]
   41ae4:	bl	41ce8 <fputs@plt+0x30900>
   41ae8:	str	r0, [r4, #32]
   41aec:	mov	r0, #256	; 0x100
   41af0:	mov	r1, #0
   41af4:	bl	16884 <fputs@plt+0x549c>
   41af8:	cmp	r0, #0
   41afc:	beq	41be8 <fputs@plt+0x30800>
   41b00:	mov	r9, r0
   41b04:	ldr	r0, [sp]
   41b08:	cmp	r0, #0
   41b0c:	beq	41b9c <fputs@plt+0x307b4>
   41b10:	mov	r5, #0
   41b14:	mov	r7, sp
   41b18:	mov	sl, r0
   41b1c:	b	41b38 <fputs@plt+0x30750>
   41b20:	ldr	r0, [sp]
   41b24:	str	r0, [r6]
   41b28:	str	sl, [sp]
   41b2c:	cmp	sl, #0
   41b30:	mov	r0, sl
   41b34:	beq	41b9c <fputs@plt+0x307b4>
   41b38:	ldr	r1, [r8, #4]
   41b3c:	cmp	r1, #0
   41b40:	beq	41b58 <fputs@plt+0x30770>
   41b44:	cmp	r1, sl
   41b48:	beq	41b60 <fputs@plt+0x30778>
   41b4c:	ldr	r2, [r0, #4]
   41b50:	add	sl, r1, r2
   41b54:	b	41b64 <fputs@plt+0x3077c>
   41b58:	ldr	sl, [r0, #4]
   41b5c:	b	41b64 <fputs@plt+0x3077c>
   41b60:	mov	sl, #0
   41b64:	str	r5, [r0, #4]
   41b68:	ldr	r2, [r9]
   41b6c:	mov	r6, r9
   41b70:	cmp	r2, #0
   41b74:	beq	41b20 <fputs@plt+0x30738>
   41b78:	ldr	r1, [sp]
   41b7c:	mov	r0, r4
   41b80:	mov	r3, r7
   41b84:	bl	41d18 <fputs@plt+0x30930>
   41b88:	str	r5, [r6], #4
   41b8c:	ldr	r2, [r6]
   41b90:	cmp	r2, #0
   41b94:	bne	41b78 <fputs@plt+0x30790>
   41b98:	b	41b20 <fputs@plt+0x30738>
   41b9c:	mov	r5, #0
   41ba0:	str	r5, [sp]
   41ba4:	mov	r7, sp
   41ba8:	ldr	r2, [r9, r5, lsl #2]
   41bac:	ldr	r1, [sp]
   41bb0:	mov	r0, r4
   41bb4:	mov	r3, r7
   41bb8:	bl	41d18 <fputs@plt+0x30930>
   41bbc:	add	r5, r5, #1
   41bc0:	cmp	r5, #64	; 0x40
   41bc4:	bne	41ba8 <fputs@plt+0x307c0>
   41bc8:	ldr	r0, [sp]
   41bcc:	str	r0, [r8]
   41bd0:	mov	r0, r9
   41bd4:	bl	14294 <fputs@plt+0x2eac>
   41bd8:	ldr	r0, [r4, #12]
   41bdc:	ldrb	r0, [r0, #11]
   41be0:	sub	sp, fp, #28
   41be4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41be8:	mov	r0, #7
   41bec:	sub	sp, fp, #28
   41bf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41bf4:	mov	r1, #1
   41bf8:	strb	r1, [r0, #56]	; 0x38
   41bfc:	add	r2, r0, #64	; 0x40
   41c00:	add	r1, r0, #36	; 0x24
   41c04:	mov	r0, r2
   41c08:	b	420f4 <fputs@plt+0x30d0c>
   41c0c:	push	{r4, r5, r6, r7, fp, lr}
   41c10:	add	fp, sp, #16
   41c14:	sub	sp, sp, #8
   41c18:	mov	r5, r0
   41c1c:	mov	r4, #0
   41c20:	str	r4, [sp, #4]
   41c24:	add	r1, sp, #4
   41c28:	bl	425fc <fputs@plt+0x31214>
   41c2c:	mov	r6, r0
   41c30:	cmp	r0, #0
   41c34:	bne	41c5c <fputs@plt+0x30874>
   41c38:	ldr	r7, [sp, #4]
   41c3c:	add	r0, r5, #64	; 0x40
   41c40:	mov	r1, r7
   41c44:	bl	42798 <fputs@plt+0x313b0>
   41c48:	mov	r6, r0
   41c4c:	str	r7, [r5, #20]
   41c50:	str	r4, [sp, #4]
   41c54:	cmp	r0, #0
   41c58:	beq	41c68 <fputs@plt+0x30880>
   41c5c:	ldr	r0, [sp, #4]
   41c60:	bl	30cb4 <fputs@plt+0x1f8cc>
   41c64:	mov	r4, r6
   41c68:	mov	r0, r4
   41c6c:	sub	sp, fp, #16
   41c70:	pop	{r4, r5, r6, r7, fp, pc}
   41c74:	push	{r4, r5, fp, lr}
   41c78:	add	fp, sp, #8
   41c7c:	sub	sp, sp, #8
   41c80:	mov	r5, r0
   41c84:	ldr	r0, [r0, #12]
   41c88:	mov	r4, #0
   41c8c:	cmp	r0, #0
   41c90:	bne	41cdc <fputs@plt+0x308f4>
   41c94:	ldr	r0, [r5, #8]
   41c98:	ldr	r0, [r0, #28]
   41c9c:	mov	r4, #0
   41ca0:	add	r3, sp, #4
   41ca4:	mov	r1, #0
   41ca8:	mov	r2, #0
   41cac:	bl	3a4c4 <fputs@plt+0x290dc>
   41cb0:	str	r0, [r5, #12]
   41cb4:	ldr	r1, [sp, #4]
   41cb8:	cmp	r1, #0
   41cbc:	beq	41cd8 <fputs@plt+0x308f0>
   41cc0:	ldr	r1, [r5, #8]
   41cc4:	ldr	r1, [r1, #28]
   41cc8:	ldrh	r1, [r1, #6]
   41ccc:	strb	r4, [r0, #11]
   41cd0:	strh	r1, [r0, #8]
   41cd4:	b	41cdc <fputs@plt+0x308f4>
   41cd8:	mov	r4, #7
   41cdc:	mov	r0, r4
   41ce0:	sub	sp, fp, #8
   41ce4:	pop	{r4, r5, fp, pc}
   41ce8:	ldrb	r1, [r0, #60]	; 0x3c
   41cec:	movw	r0, #7972	; 0x1f24
   41cf0:	movt	r0, #4
   41cf4:	movw	r2, #8256	; 0x2040
   41cf8:	movt	r2, #4
   41cfc:	cmp	r1, #2
   41d00:	moveq	r2, r0
   41d04:	movw	r0, #7668	; 0x1df4
   41d08:	movt	r0, #4
   41d0c:	cmp	r1, #1
   41d10:	movne	r0, r2
   41d14:	bx	lr
   41d18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41d1c:	add	fp, sp, #28
   41d20:	sub	sp, sp, #20
   41d24:	mov	r5, r2
   41d28:	mov	r6, r1
   41d2c:	mov	r8, r0
   41d30:	mov	r0, #0
   41d34:	str	r0, [sp, #16]
   41d38:	str	r0, [sp, #12]
   41d3c:	cmp	r1, #0
   41d40:	mov	r0, r1
   41d44:	movwne	r0, #1
   41d48:	add	r4, sp, #16
   41d4c:	cmp	r2, #0
   41d50:	str	r3, [sp, #8]
   41d54:	cmpne	r6, #0
   41d58:	beq	41dd4 <fputs@plt+0x309ec>
   41d5c:	add	r4, sp, #16
   41d60:	add	r9, sp, #12
   41d64:	mov	sl, #0
   41d68:	b	41d94 <fputs@plt+0x309ac>
   41d6c:	str	r5, [r4]
   41d70:	mov	r4, r5
   41d74:	ldr	r5, [r4, #4]!
   41d78:	str	sl, [sp, #12]
   41d7c:	cmp	r6, #0
   41d80:	mov	r0, r6
   41d84:	movwne	r0, #1
   41d88:	cmp	r5, #0
   41d8c:	cmpne	r6, #0
   41d90:	beq	41dd4 <fputs@plt+0x309ec>
   41d94:	mov	r2, r6
   41d98:	ldr	r3, [r2], #8
   41d9c:	ldr	r7, [r8, #32]
   41da0:	mov	r0, r5
   41da4:	ldr	r1, [r0], #8
   41da8:	stm	sp, {r0, r1}
   41dac:	mov	r0, r8
   41db0:	mov	r1, r9
   41db4:	blx	r7
   41db8:	cmp	r0, #0
   41dbc:	bgt	41d6c <fputs@plt+0x30984>
   41dc0:	str	r6, [r4]
   41dc4:	ldr	r0, [r6, #4]!
   41dc8:	mov	r4, r6
   41dcc:	mov	r6, r0
   41dd0:	b	41d7c <fputs@plt+0x30994>
   41dd4:	cmp	r0, #0
   41dd8:	movne	r5, r6
   41ddc:	str	r5, [r4]
   41de0:	ldr	r0, [sp, #16]
   41de4:	ldr	r1, [sp, #8]
   41de8:	str	r0, [r1]
   41dec:	sub	sp, fp, #28
   41df0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41df4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   41df8:	add	fp, sp, #24
   41dfc:	ldrb	r7, [r2]
   41e00:	ldrb	lr, [r2, #1]
   41e04:	ldr	r5, [fp, #8]
   41e08:	ldrb	r4, [r5]
   41e0c:	ldrb	r6, [r5, #1]
   41e10:	cmp	lr, #8
   41e14:	cmpcs	r6, #8
   41e18:	bcs	41e84 <fputs@plt+0x30a9c>
   41e1c:	add	r7, r2, r7
   41e20:	add	r9, r5, r4
   41e24:	cmp	lr, r6
   41e28:	bne	41e8c <fputs@plt+0x30aa4>
   41e2c:	ldrsb	r4, [r7]
   41e30:	ldrb	r6, [r9]
   41e34:	eor	r6, r6, r4
   41e38:	sxtb	r6, r6
   41e3c:	cmp	r6, #0
   41e40:	bmi	41eb8 <fputs@plt+0x30ad0>
   41e44:	cmp	lr, #0
   41e48:	beq	41e78 <fputs@plt+0x30a90>
   41e4c:	mov	r6, #0
   41e50:	movw	r8, #7914	; 0x1eea
   41e54:	movt	r8, #8
   41e58:	ldrb	r4, [r9, r6]
   41e5c:	ldrb	r5, [r7, r6]
   41e60:	subs	ip, r5, r4
   41e64:	bne	41ed4 <fputs@plt+0x30aec>
   41e68:	add	r6, r6, #1
   41e6c:	ldrb	r4, [r8, lr]
   41e70:	cmp	r6, r4
   41e74:	bcc	41e58 <fputs@plt+0x30a70>
   41e78:	ldr	r7, [r0, #8]
   41e7c:	ldr	r6, [r7, #28]
   41e80:	b	41ee4 <fputs@plt+0x30afc>
   41e84:	sub	ip, lr, r6
   41e88:	b	41ed4 <fputs@plt+0x30aec>
   41e8c:	sub	ip, lr, r6
   41e90:	cmp	lr, #7
   41e94:	mvnhi	ip, #0
   41e98:	cmp	r6, #7
   41e9c:	movwhi	ip, #1
   41ea0:	cmp	ip, #1
   41ea4:	blt	41ec8 <fputs@plt+0x30ae0>
   41ea8:	ldrsb	r7, [r7]
   41eac:	cmp	r7, #0
   41eb0:	mvnmi	ip, #0
   41eb4:	b	41ed4 <fputs@plt+0x30aec>
   41eb8:	mov	ip, #1
   41ebc:	cmp	r4, #0
   41ec0:	mvnmi	ip, #0
   41ec4:	b	41f04 <fputs@plt+0x30b1c>
   41ec8:	ldrsb	r7, [r9]
   41ecc:	cmn	r7, #1
   41ed0:	ble	41f00 <fputs@plt+0x30b18>
   41ed4:	ldr	r7, [r0, #8]
   41ed8:	ldr	r6, [r7, #28]
   41edc:	cmp	ip, #0
   41ee0:	bne	41f0c <fputs@plt+0x30b24>
   41ee4:	ldrh	r7, [r6, #6]
   41ee8:	cmp	r7, #2
   41eec:	bcc	41ef8 <fputs@plt+0x30b10>
   41ef0:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   41ef4:	b	42098 <fputs@plt+0x30cb0>
   41ef8:	mov	r0, #0
   41efc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   41f00:	mov	ip, #1
   41f04:	ldr	r0, [r0, #8]
   41f08:	ldr	r6, [r0, #28]
   41f0c:	ldr	r0, [r6, #16]
   41f10:	ldrb	r0, [r0]
   41f14:	cmp	r0, #0
   41f18:	rsbne	ip, ip, #0
   41f1c:	mov	r0, ip
   41f20:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   41f24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41f28:	add	fp, sp, #28
   41f2c:	sub	sp, sp, #28
   41f30:	mov	r5, r2
   41f34:	mov	r7, r0
   41f38:	ldrb	r4, [r2]
   41f3c:	ldr	sl, [fp, #8]
   41f40:	ldrb	r6, [sl]
   41f44:	mov	r0, r2
   41f48:	ldrsb	r2, [r0, #1]!
   41f4c:	cmp	r2, #0
   41f50:	str	r3, [sp, #16]
   41f54:	str	r1, [sp, #12]
   41f58:	bmi	41f68 <fputs@plt+0x30b80>
   41f5c:	uxtb	r0, r2
   41f60:	str	r0, [sp, #24]
   41f64:	b	41f70 <fputs@plt+0x30b88>
   41f68:	add	r1, sp, #24
   41f6c:	bl	39554 <fputs@plt+0x2816c>
   41f70:	add	r4, r5, r4
   41f74:	add	r6, sl, r6
   41f78:	ldr	r0, [sp, #24]
   41f7c:	sub	r0, r0, #13
   41f80:	add	r0, r0, r0, lsr #31
   41f84:	asr	r8, r0, #1
   41f88:	str	r8, [sp, #24]
   41f8c:	mov	r0, sl
   41f90:	ldrsb	r1, [r0, #1]!
   41f94:	cmp	r1, #0
   41f98:	bmi	41fa8 <fputs@plt+0x30bc0>
   41f9c:	uxtb	r0, r1
   41fa0:	str	r0, [sp, #20]
   41fa4:	b	41fb0 <fputs@plt+0x30bc8>
   41fa8:	add	r1, sp, #20
   41fac:	bl	39554 <fputs@plt+0x2816c>
   41fb0:	ldr	r0, [sp, #20]
   41fb4:	sub	r0, r0, #13
   41fb8:	add	r9, r0, r0, lsr #31
   41fbc:	asr	r2, r9, #1
   41fc0:	str	r2, [sp, #20]
   41fc4:	cmp	r8, r9, asr #1
   41fc8:	movlt	r2, r8
   41fcc:	mov	r0, r4
   41fd0:	mov	r1, r6
   41fd4:	bl	1110c <memcmp@plt>
   41fd8:	cmp	r0, #0
   41fdc:	subeq	r0, r8, r9, asr #1
   41fe0:	ldr	r1, [r7, #8]
   41fe4:	ldr	r1, [r1, #28]
   41fe8:	cmp	r0, #0
   41fec:	beq	42008 <fputs@plt+0x30c20>
   41ff0:	ldr	r1, [r1, #16]
   41ff4:	ldrb	r1, [r1]
   41ff8:	cmp	r1, #0
   41ffc:	rsbne	r0, r0, #0
   42000:	sub	sp, fp, #28
   42004:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42008:	ldrh	r1, [r1, #6]
   4200c:	mov	r0, #0
   42010:	cmp	r1, #2
   42014:	bcc	42038 <fputs@plt+0x30c50>
   42018:	ldr	r0, [fp, #12]
   4201c:	str	sl, [sp]
   42020:	str	r0, [sp, #4]
   42024:	mov	r0, r7
   42028:	ldr	r1, [sp, #12]
   4202c:	mov	r2, r5
   42030:	ldr	r3, [sp, #16]
   42034:	bl	42098 <fputs@plt+0x30cb0>
   42038:	sub	sp, fp, #28
   4203c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42040:	push	{r4, r5, r6, r7, fp, lr}
   42044:	add	fp, sp, #16
   42048:	mov	r5, r3
   4204c:	mov	r4, r2
   42050:	mov	r7, r1
   42054:	ldr	r6, [r0, #12]
   42058:	ldr	r1, [r1]
   4205c:	cmp	r1, #0
   42060:	bne	42084 <fputs@plt+0x30c9c>
   42064:	ldr	r1, [fp, #12]
   42068:	ldr	r2, [fp, #8]
   4206c:	ldr	r0, [r0, #8]
   42070:	ldr	r0, [r0, #28]
   42074:	mov	r3, r6
   42078:	bl	3a550 <fputs@plt+0x29168>
   4207c:	mov	r0, #1
   42080:	str	r0, [r7]
   42084:	mov	r0, r5
   42088:	mov	r1, r4
   4208c:	mov	r2, r6
   42090:	pop	{r4, r5, r6, r7, fp, lr}
   42094:	b	3e028 <fputs@plt+0x2cc40>
   42098:	push	{r4, r5, r6, r7, fp, lr}
   4209c:	add	fp, sp, #16
   420a0:	mov	r5, r3
   420a4:	mov	r4, r2
   420a8:	mov	r7, r1
   420ac:	ldr	r6, [r0, #12]
   420b0:	ldr	r1, [r1]
   420b4:	cmp	r1, #0
   420b8:	bne	420dc <fputs@plt+0x30cf4>
   420bc:	ldr	r1, [fp, #12]
   420c0:	ldr	r2, [fp, #8]
   420c4:	ldr	r0, [r0, #8]
   420c8:	ldr	r0, [r0, #28]
   420cc:	mov	r3, r6
   420d0:	bl	3a550 <fputs@plt+0x29168>
   420d4:	mov	r0, #1
   420d8:	str	r0, [r7]
   420dc:	mov	r0, r5
   420e0:	mov	r1, r4
   420e4:	mov	r2, r6
   420e8:	mov	r3, #1
   420ec:	pop	{r4, r5, r6, r7, fp, lr}
   420f0:	b	3e030 <fputs@plt+0x2cc48>
   420f4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   420f8:	add	fp, sp, #24
   420fc:	sub	sp, sp, #48	; 0x30
   42100:	mov	r5, r1
   42104:	mov	r8, r0
   42108:	ldr	r0, [r0, #8]
   4210c:	ldr	r6, [r0, #24]
   42110:	vmov.i32	q8, #0	; 0x00000000
   42114:	add	r0, sp, #8
   42118:	add	r1, r0, #16
   4211c:	vst1.64	{d16-d17}, [r1]
   42120:	mov	r1, #36	; 0x24
   42124:	vst1.64	{d16-d17}, [r0], r1
   42128:	mov	r1, #0
   4212c:	str	r1, [r0]
   42130:	str	r1, [sp, #40]	; 0x28
   42134:	mov	r0, r8
   42138:	ldr	r1, [r0, #40]!	; 0x28
   4213c:	cmp	r1, #0
   42140:	beq	42224 <fputs@plt+0x30e3c>
   42144:	ldr	r0, [r5, #8]
   42148:	ldr	r1, [r8, #40]	; 0x28
   4214c:	ldrd	r2, [r8, #48]	; 0x30
   42150:	adds	r2, r2, r0
   42154:	adc	r0, r3, r0, asr #31
   42158:	adds	r2, r2, #9
   4215c:	adc	r3, r0, #0
   42160:	mov	r0, r6
   42164:	bl	422fc <fputs@plt+0x30f14>
   42168:	mov	r0, r8
   4216c:	mov	r1, r5
   42170:	bl	41ab0 <fputs@plt+0x306c8>
   42174:	cmp	r0, #0
   42178:	bne	42240 <fputs@plt+0x30e58>
   4217c:	ldr	r1, [r8, #48]!	; 0x30
   42180:	ldr	r2, [r8, #-40]	; 0xffffffd8
   42184:	ldr	r0, [r8, #-8]
   42188:	ldr	r3, [r8, #4]
   4218c:	ldr	r2, [r2, #12]
   42190:	stm	sp, {r1, r3}
   42194:	add	r6, sp, #8
   42198:	mov	r1, r6
   4219c:	bl	423a0 <fputs@plt+0x30fb8>
   421a0:	ldr	r0, [r8, #-20]	; 0xffffffec
   421a4:	add	r0, r0, #1
   421a8:	str	r0, [r8, #-20]	; 0xffffffec
   421ac:	ldr	r2, [r5, #8]
   421b0:	asr	r3, r2, #31
   421b4:	mov	r0, r6
   421b8:	bl	4243c <fputs@plt+0x31054>
   421bc:	ldr	r7, [r5]
   421c0:	cmp	r7, #0
   421c4:	beq	42208 <fputs@plt+0x30e20>
   421c8:	add	r6, sp, #8
   421cc:	ldm	r7, {r2, r4}
   421d0:	asr	r3, r2, #31
   421d4:	mov	r0, r6
   421d8:	bl	4243c <fputs@plt+0x31054>
   421dc:	ldr	r2, [r7]
   421e0:	add	r1, r7, #8
   421e4:	mov	r0, r6
   421e8:	bl	42470 <fputs@plt+0x31088>
   421ec:	ldr	r0, [r5, #4]
   421f0:	cmp	r0, #0
   421f4:	moveq	r0, r7
   421f8:	bleq	14294 <fputs@plt+0x2eac>
   421fc:	cmp	r4, #0
   42200:	mov	r7, r4
   42204:	bne	421cc <fputs@plt+0x30de4>
   42208:	mov	r0, #0
   4220c:	str	r0, [r5]
   42210:	add	r0, sp, #8
   42214:	mov	r1, r8
   42218:	bl	4254c <fputs@plt+0x31164>
   4221c:	sub	sp, fp, #24
   42220:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   42224:	str	r0, [sp]
   42228:	mov	r0, r6
   4222c:	mov	r2, #0
   42230:	mov	r3, #0
   42234:	bl	42248 <fputs@plt+0x30e60>
   42238:	cmp	r0, #0
   4223c:	beq	42144 <fputs@plt+0x30d5c>
   42240:	sub	sp, fp, #24
   42244:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   42248:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4224c:	add	fp, sp, #24
   42250:	sub	sp, sp, #24
   42254:	mov	r4, r3
   42258:	mov	r5, r2
   4225c:	mov	r6, r0
   42260:	mov	r0, #202	; 0xca
   42264:	bl	200d4 <fputs@plt+0xecec>
   42268:	mov	r1, r0
   4226c:	movw	r0, #3338	; 0xd0a
   42270:	cmp	r1, #0
   42274:	beq	42280 <fputs@plt+0x30e98>
   42278:	sub	sp, fp, #24
   4227c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   42280:	ldr	r7, [fp, #8]
   42284:	ldr	r0, [r6]
   42288:	add	r1, sp, #20
   4228c:	str	r1, [sp]
   42290:	mov	r8, #0
   42294:	mov	r1, #0
   42298:	mov	r2, r7
   4229c:	movw	r3, #4126	; 0x101e
   422a0:	bl	31048 <fputs@plt+0x1fc60>
   422a4:	str	r0, [sp, #20]
   422a8:	cmp	r0, #0
   422ac:	bne	422f0 <fputs@plt+0x30f08>
   422b0:	str	r8, [sp, #12]
   422b4:	movw	r0, #0
   422b8:	movt	r0, #32767	; 0x7fff
   422bc:	str	r0, [sp, #8]
   422c0:	ldr	r0, [r7]
   422c4:	add	r2, sp, #8
   422c8:	mov	r1, #18
   422cc:	bl	27c5c <fputs@plt+0x16874>
   422d0:	subs	r0, r5, #1
   422d4:	sbcs	r0, r4, #0
   422d8:	blt	422f0 <fputs@plt+0x30f08>
   422dc:	ldr	r1, [r7]
   422e0:	mov	r0, r6
   422e4:	mov	r2, r5
   422e8:	mov	r3, r4
   422ec:	bl	422fc <fputs@plt+0x30f14>
   422f0:	ldr	r0, [sp, #20]
   422f4:	sub	sp, fp, #24
   422f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   422fc:	push	{r4, sl, fp, lr}
   42300:	add	fp, sp, #8
   42304:	sub	sp, sp, #24
   42308:	mov	r4, r1
   4230c:	str	r3, [sp, #20]
   42310:	str	r2, [sp, #16]
   42314:	ldr	r0, [r0, #140]	; 0x8c
   42318:	subs	r1, r0, r2
   4231c:	rscs	r0, r3, r0, asr #31
   42320:	blt	42398 <fputs@plt+0x30fb0>
   42324:	ldr	r0, [r4]
   42328:	ldr	r0, [r0]
   4232c:	cmp	r0, #3
   42330:	blt	42398 <fputs@plt+0x30fb0>
   42334:	mov	r0, #0
   42338:	str	r0, [sp, #12]
   4233c:	mov	r0, #4096	; 0x1000
   42340:	str	r0, [sp, #8]
   42344:	add	r2, sp, #8
   42348:	mov	r0, r4
   4234c:	mov	r1, #6
   42350:	bl	27c5c <fputs@plt+0x16874>
   42354:	add	r2, sp, #16
   42358:	mov	r0, r4
   4235c:	mov	r1, #5
   42360:	bl	27c5c <fputs@plt+0x16874>
   42364:	ldr	r0, [sp, #16]
   42368:	add	r1, sp, #12
   4236c:	stm	sp, {r0, r1}
   42370:	mov	r0, r4
   42374:	mov	r2, #0
   42378:	mov	r3, #0
   4237c:	bl	2cc3c <fputs@plt+0x1b854>
   42380:	ldr	r0, [sp, #12]
   42384:	str	r0, [sp]
   42388:	mov	r0, r4
   4238c:	mov	r2, #0
   42390:	mov	r3, #0
   42394:	bl	28e8c <fputs@plt+0x17aa4>
   42398:	sub	sp, fp, #8
   4239c:	pop	{r4, sl, fp, pc}
   423a0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   423a4:	add	fp, sp, #24
   423a8:	mov	r5, r2
   423ac:	mov	r4, r1
   423b0:	mov	r6, r0
   423b4:	mov	r0, #0
   423b8:	vmov.i32	q8, #0	; 0x00000000
   423bc:	str	r0, [r1, #32]
   423c0:	mov	r1, #36	; 0x24
   423c4:	mov	r2, r4
   423c8:	vst1.64	{d16-d17}, [r2], r1
   423cc:	str	r0, [r2]
   423d0:	add	r0, r4, #16
   423d4:	vst1.64	{d16-d17}, [r0]
   423d8:	asr	r7, r5, #31
   423dc:	mov	r0, r5
   423e0:	mov	r1, r7
   423e4:	bl	141fc <fputs@plt+0x2e14>
   423e8:	str	r0, [r4, #4]
   423ec:	cmp	r0, #0
   423f0:	beq	42430 <fputs@plt+0x31048>
   423f4:	ldr	r8, [fp, #12]
   423f8:	ldr	r9, [fp, #8]
   423fc:	str	r6, [r4, #32]
   42400:	str	r5, [r4, #8]
   42404:	mov	r0, r9
   42408:	mov	r1, r8
   4240c:	mov	r2, r5
   42410:	mov	r3, r7
   42414:	bl	7e668 <fputs@plt+0x6d280>
   42418:	str	r2, [r4, #12]
   4241c:	str	r2, [r4, #16]
   42420:	subs	r0, r9, r2
   42424:	sbc	r1, r8, r2, asr #31
   42428:	strd	r0, [r4, #24]
   4242c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   42430:	mov	r0, #7
   42434:	str	r0, [r4]
   42438:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4243c:	push	{r4, r5, fp, lr}
   42440:	add	fp, sp, #8
   42444:	sub	sp, sp, #16
   42448:	mov	r4, r0
   4244c:	add	r5, sp, #6
   42450:	mov	r0, r5
   42454:	bl	39988 <fputs@plt+0x285a0>
   42458:	mov	r2, r0
   4245c:	mov	r0, r4
   42460:	mov	r1, r5
   42464:	bl	42470 <fputs@plt+0x31088>
   42468:	sub	sp, fp, #8
   4246c:	pop	{r4, r5, fp, pc}
   42470:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42474:	add	fp, sp, #28
   42478:	sub	sp, sp, #12
   4247c:	cmp	r2, #1
   42480:	blt	42544 <fputs@plt+0x3115c>
   42484:	mov	sl, r2
   42488:	mov	r8, r1
   4248c:	mov	r6, r0
   42490:	add	r9, r0, #24
   42494:	mov	r4, r2
   42498:	b	424a8 <fputs@plt+0x310c0>
   4249c:	sub	r4, r4, r7
   424a0:	cmp	r4, #0
   424a4:	ble	42544 <fputs@plt+0x3115c>
   424a8:	ldr	r0, [r6]
   424ac:	cmp	r0, #0
   424b0:	bne	42544 <fputs@plt+0x3115c>
   424b4:	sub	r0, sl, r4
   424b8:	add	r1, r8, r0
   424bc:	ldmib	r6, {r0, r2}
   424c0:	ldr	r3, [r6, #16]
   424c4:	sub	r7, r2, r3
   424c8:	cmp	r4, r7
   424cc:	movle	r7, r4
   424d0:	add	r0, r0, r3
   424d4:	mov	r2, r7
   424d8:	bl	11244 <memcpy@plt>
   424dc:	ldr	r0, [r6, #8]
   424e0:	ldr	r1, [r6, #16]
   424e4:	add	r1, r1, r7
   424e8:	str	r1, [r6, #16]
   424ec:	cmp	r1, r0
   424f0:	bne	4249c <fputs@plt+0x310b4>
   424f4:	ldrd	r2, [r9]
   424f8:	ldr	ip, [r6, #4]
   424fc:	ldr	r5, [r6, #12]
   42500:	ldr	r0, [r6, #32]
   42504:	adds	r2, r2, r5
   42508:	adc	r3, r3, r5, asr #31
   4250c:	stm	sp, {r2, r3}
   42510:	sub	r2, r1, r5
   42514:	add	r1, ip, r5
   42518:	bl	17cd8 <fputs@plt+0x68f0>
   4251c:	str	r0, [r6]
   42520:	mov	r0, #0
   42524:	str	r0, [r6, #12]
   42528:	str	r0, [r6, #16]
   4252c:	ldr	r0, [r6, #8]
   42530:	ldrd	r2, [r9]
   42534:	adds	r2, r2, r0
   42538:	adc	r3, r3, r0, asr #31
   4253c:	strd	r2, [r9]
   42540:	b	4249c <fputs@plt+0x310b4>
   42544:	sub	sp, fp, #28
   42548:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4254c:	push	{r4, r5, r6, sl, fp, lr}
   42550:	add	fp, sp, #16
   42554:	sub	sp, sp, #8
   42558:	mov	r5, r1
   4255c:	mov	r4, r0
   42560:	ldr	r0, [r0]
   42564:	cmp	r0, #0
   42568:	beq	425b4 <fputs@plt+0x311cc>
   4256c:	mov	r6, r4
   42570:	ldr	r0, [r6, #16]!
   42574:	ldrd	r2, [r4, #24]
   42578:	adds	r2, r2, r0
   4257c:	adc	r3, r3, r0, asr #31
   42580:	strd	r2, [r5]
   42584:	ldr	r0, [r4, #4]
   42588:	bl	14294 <fputs@plt+0x2eac>
   4258c:	vmov.i32	q8, #0	; 0x00000000
   42590:	vst1.64	{d16-d17}, [r6]
   42594:	mov	r1, #0
   42598:	str	r1, [r4, #32]
   4259c:	ldr	r0, [r4]
   425a0:	mov	r2, #36	; 0x24
   425a4:	vst1.64	{d16-d17}, [r4], r2
   425a8:	str	r1, [r4]
   425ac:	sub	sp, fp, #16
   425b0:	pop	{r4, r5, r6, sl, fp, pc}
   425b4:	ldr	r1, [r4, #4]
   425b8:	cmp	r1, #0
   425bc:	beq	4256c <fputs@plt+0x31184>
   425c0:	ldr	r2, [r4, #12]
   425c4:	ldr	r3, [r4, #16]
   425c8:	cmp	r3, r2
   425cc:	ble	4256c <fputs@plt+0x31184>
   425d0:	ldr	ip, [r4, #24]
   425d4:	ldr	lr, [r4, #28]
   425d8:	ldr	r0, [r4, #32]
   425dc:	adds	ip, ip, r2
   425e0:	adc	lr, lr, r2, asr #31
   425e4:	stm	sp, {ip, lr}
   425e8:	add	r1, r1, r2
   425ec:	sub	r2, r3, r2
   425f0:	bl	17cd8 <fputs@plt+0x68f0>
   425f4:	str	r0, [r4]
   425f8:	b	4256c <fputs@plt+0x31184>
   425fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42600:	add	fp, sp, #28
   42604:	sub	sp, sp, #44	; 0x2c
   42608:	mov	r2, r0
   4260c:	ldrb	r0, [r0, #59]	; 0x3b
   42610:	cmp	r0, #0
   42614:	beq	42768 <fputs@plt+0x31380>
   42618:	str	r1, [sp, #8]
   4261c:	mov	r6, #0
   42620:	mov	r1, #0
   42624:	str	r2, [sp, #12]
   42628:	str	r1, [sp, #16]
   4262c:	mov	r5, #0
   42630:	str	r5, [fp, #-32]	; 0xffffffe0
   42634:	add	r0, r6, r6, lsl #3
   42638:	add	r4, r2, r0, lsl #3
   4263c:	ldr	r7, [r4, #92]!	; 0x5c
   42640:	mov	r0, r7
   42644:	bl	42810 <fputs@plt+0x31428>
   42648:	str	r0, [sp, #24]
   4264c:	str	r5, [sp, #36]	; 0x24
   42650:	str	r5, [sp, #32]
   42654:	sub	r8, r4, #28
   42658:	cmp	r7, #16
   4265c:	bgt	4267c <fputs@plt+0x31294>
   42660:	mov	r0, r8
   42664:	mov	r1, r7
   42668:	add	r2, sp, #32
   4266c:	sub	r3, fp, #32
   42670:	bl	42850 <fputs@plt+0x31468>
   42674:	mov	r9, r0
   42678:	b	4273c <fputs@plt+0x31354>
   4267c:	mov	r0, #16
   42680:	bl	4295c <fputs@plt+0x31574>
   42684:	str	r0, [fp, #-32]	; 0xffffffe0
   42688:	cmp	r0, #0
   4268c:	mov	r9, #0
   42690:	movweq	r9, #7
   42694:	ldr	r2, [r4]
   42698:	cmp	r2, #1
   4269c:	blt	4273c <fputs@plt+0x31354>
   426a0:	str	r0, [sp, #20]
   426a4:	cmp	r0, #0
   426a8:	beq	4273c <fputs@plt+0x31354>
   426ac:	mov	r5, #0
   426b0:	mov	sl, #16
   426b4:	mov	r7, #0
   426b8:	mov	r1, #0
   426bc:	str	r1, [sp, #28]
   426c0:	add	r1, r2, r5
   426c4:	cmp	r1, #16
   426c8:	mov	r0, #16
   426cc:	movge	r1, r0
   426d0:	mov	r0, r8
   426d4:	add	r2, sp, #32
   426d8:	add	r3, sp, #28
   426dc:	bl	42850 <fputs@plt+0x31468>
   426e0:	cmp	r0, #0
   426e4:	beq	426f8 <fputs@plt+0x31310>
   426e8:	mov	r9, r0
   426ec:	cmp	r9, #0
   426f0:	beq	42724 <fputs@plt+0x3133c>
   426f4:	b	4273c <fputs@plt+0x31354>
   426f8:	ldr	r0, [sp, #28]
   426fc:	str	r0, [sp]
   42700:	mov	r0, r8
   42704:	ldr	r1, [sp, #24]
   42708:	mov	r2, r7
   4270c:	ldr	r3, [sp, #20]
   42710:	bl	429d0 <fputs@plt+0x315e8>
   42714:	mov	r9, r0
   42718:	add	r7, r7, #1
   4271c:	cmp	r9, #0
   42720:	bne	4273c <fputs@plt+0x31354>
   42724:	add	r1, sl, #16
   42728:	sub	r5, r5, #16
   4272c:	ldr	r2, [r4]
   42730:	cmp	r2, sl
   42734:	mov	sl, r1
   42738:	bgt	426b8 <fputs@plt+0x312d0>
   4273c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   42740:	cmp	r9, #0
   42744:	bne	42774 <fputs@plt+0x3138c>
   42748:	add	r6, r6, #1
   4274c:	ldr	r2, [sp, #12]
   42750:	ldrb	r1, [r2, #59]	; 0x3b
   42754:	cmp	r6, r1
   42758:	mov	r1, r0
   4275c:	bcc	42628 <fputs@plt+0x31240>
   42760:	mov	r9, #0
   42764:	b	42784 <fputs@plt+0x3139c>
   42768:	mov	r9, #0
   4276c:	mov	r0, #0
   42770:	b	42788 <fputs@plt+0x313a0>
   42774:	bl	30cb4 <fputs@plt+0x1f8cc>
   42778:	ldr	r0, [sp, #16]
   4277c:	bl	30cb4 <fputs@plt+0x1f8cc>
   42780:	mov	r0, #0
   42784:	ldr	r1, [sp, #8]
   42788:	str	r0, [r1]
   4278c:	mov	r0, r9
   42790:	sub	sp, fp, #28
   42794:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42798:	push	{r4, r5, r6, r7, fp, lr}
   4279c:	add	fp, sp, #16
   427a0:	mov	r5, r1
   427a4:	mov	r4, r0
   427a8:	str	r0, [r1, #4]
   427ac:	ldr	r6, [r1]
   427b0:	cmp	r6, #1
   427b4:	blt	427dc <fputs@plt+0x313f4>
   427b8:	mov	r7, #0
   427bc:	ldr	r0, [r5, #12]
   427c0:	add	r0, r0, r7
   427c4:	bl	43464 <fputs@plt+0x3207c>
   427c8:	cmp	r0, #0
   427cc:	bne	4280c <fputs@plt+0x31424>
   427d0:	add	r7, r7, #56	; 0x38
   427d4:	subs	r6, r6, #1
   427d8:	bne	427bc <fputs@plt+0x313d4>
   427dc:	ldr	r0, [r5]
   427e0:	sub	r6, r0, #1
   427e4:	cmp	r6, #1
   427e8:	blt	42804 <fputs@plt+0x3141c>
   427ec:	mov	r0, r5
   427f0:	mov	r1, r6
   427f4:	bl	43478 <fputs@plt+0x32090>
   427f8:	sub	r6, r6, #1
   427fc:	cmp	r6, #0
   42800:	bgt	427ec <fputs@plt+0x31404>
   42804:	ldr	r0, [r4, #12]
   42808:	ldrb	r0, [r0, #11]
   4280c:	pop	{r4, r5, r6, r7, fp, pc}
   42810:	mov	r1, #0
   42814:	cmp	r0, #17
   42818:	blt	42848 <fputs@plt+0x31460>
   4281c:	mov	r2, #0
   42820:	mov	r3, #16
   42824:	mov	r1, #0
   42828:	lsl	r2, r2, #4
   4282c:	orr	r2, r2, r3, lsr #28
   42830:	lsl	ip, r3, #4
   42834:	add	r1, r1, #1
   42838:	rsbs	r3, r0, r3, lsl #4
   4283c:	sbcs	r3, r2, r0, asr #31
   42840:	mov	r3, ip
   42844:	blt	42828 <fputs@plt+0x31440>
   42848:	mov	r0, r1
   4284c:	bx	lr
   42850:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42854:	add	fp, sp, #28
   42858:	sub	sp, sp, #44	; 0x2c
   4285c:	mov	r8, r3
   42860:	mov	r9, r2
   42864:	mov	r7, r1
   42868:	str	r0, [sp, #24]
   4286c:	ldr	r6, [r2]
   42870:	ldr	r5, [r2, #4]
   42874:	mov	r0, r1
   42878:	bl	4295c <fputs@plt+0x31574>
   4287c:	str	r0, [r8]
   42880:	mov	r4, #0
   42884:	cmp	r0, #0
   42888:	movweq	r4, #7
   4288c:	str	r0, [sp, #28]
   42890:	movwne	r0, #1
   42894:	str	r7, [sp, #20]
   42898:	cmp	r7, #1
   4289c:	str	r9, [sp, #16]
   428a0:	str	r8, [sp, #12]
   428a4:	blt	42928 <fputs@plt+0x31540>
   428a8:	cmp	r0, #0
   428ac:	beq	42928 <fputs@plt+0x31540>
   428b0:	ldr	r0, [sp, #24]
   428b4:	add	r9, r0, #40	; 0x28
   428b8:	mov	r8, #1
   428bc:	mov	r7, #0
   428c0:	mov	r0, #0
   428c4:	str	r0, [sp, #36]	; 0x24
   428c8:	str	r0, [sp, #32]
   428cc:	ldr	r0, [sp, #28]
   428d0:	ldr	r0, [r0, #12]
   428d4:	add	sl, r0, r7
   428d8:	str	sl, [sp]
   428dc:	add	r0, sp, #32
   428e0:	str	r0, [sp, #4]
   428e4:	ldr	r0, [sp, #24]
   428e8:	mov	r1, r9
   428ec:	mov	r2, r6
   428f0:	mov	r3, r5
   428f4:	bl	42b1c <fputs@plt+0x31734>
   428f8:	mov	r4, r0
   428fc:	clz	r0, r0
   42900:	lsr	r0, r0, #5
   42904:	ldr	r6, [sl, #8]
   42908:	ldr	r5, [sl, #12]
   4290c:	ldr	r1, [sp, #20]
   42910:	cmp	r8, r1
   42914:	bge	42928 <fputs@plt+0x31540>
   42918:	add	r8, r8, #1
   4291c:	add	r7, r7, #56	; 0x38
   42920:	cmp	r4, #0
   42924:	beq	428c0 <fputs@plt+0x314d8>
   42928:	cmp	r0, #0
   4292c:	bne	42944 <fputs@plt+0x3155c>
   42930:	ldr	r0, [sp, #28]
   42934:	bl	30cb4 <fputs@plt+0x1f8cc>
   42938:	mov	r0, #0
   4293c:	ldr	r1, [sp, #12]
   42940:	str	r0, [r1]
   42944:	ldr	r0, [sp, #16]
   42948:	str	r6, [r0]
   4294c:	str	r5, [r0, #4]
   42950:	mov	r0, r4
   42954:	sub	sp, fp, #28
   42958:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4295c:	push	{r4, r5, fp, lr}
   42960:	add	fp, sp, #8
   42964:	mov	r1, #2
   42968:	mov	r5, r1
   4296c:	lsl	r1, r1, #1
   42970:	cmp	r5, r0
   42974:	blt	42968 <fputs@plt+0x31580>
   42978:	mov	r0, #100	; 0x64
   4297c:	bl	200d4 <fputs@plt+0xecec>
   42980:	mov	r4, #0
   42984:	cmp	r0, #0
   42988:	bne	429c8 <fputs@plt+0x315e0>
   4298c:	rsb	r0, r5, r5, lsl #4
   42990:	mov	r1, #16
   42994:	add	r0, r1, r0, lsl #2
   42998:	asr	r1, r0, #31
   4299c:	bl	16884 <fputs@plt+0x549c>
   429a0:	cmp	r0, #0
   429a4:	beq	429c8 <fputs@plt+0x315e0>
   429a8:	mov	r1, #0
   429ac:	add	r2, r0, #16
   429b0:	rsb	r3, r5, r5, lsl #3
   429b4:	add	r3, r2, r3, lsl #3
   429b8:	str	r5, [r0]
   429bc:	stmib	r0, {r1, r3}
   429c0:	str	r2, [r0, #12]
   429c4:	mov	r4, r0
   429c8:	mov	r0, r4
   429cc:	pop	{r4, r5, fp, pc}
   429d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   429d4:	add	fp, sp, #28
   429d8:	sub	sp, sp, #4
   429dc:	mov	r5, r3
   429e0:	mov	r9, r2
   429e4:	mov	r7, r1
   429e8:	mov	r8, r0
   429ec:	ldr	r1, [fp, #8]
   429f0:	mov	r2, sp
   429f4:	bl	433c8 <fputs@plt+0x31fe0>
   429f8:	mov	sl, r0
   429fc:	cmp	r7, #2
   42a00:	blt	42ab8 <fputs@plt+0x316d0>
   42a04:	mov	r4, #1
   42a08:	mov	r0, #1
   42a0c:	add	r0, r0, #1
   42a10:	lsl	r4, r4, #4
   42a14:	cmp	r7, r0
   42a18:	bne	42a0c <fputs@plt+0x31624>
   42a1c:	clz	r0, sl
   42a20:	lsr	r1, r0, #5
   42a24:	cmp	r7, #2
   42a28:	blt	42ad4 <fputs@plt+0x316ec>
   42a2c:	cmp	sl, #0
   42a30:	bne	42ad4 <fputs@plt+0x316ec>
   42a34:	mov	r6, #1
   42a38:	b	42a5c <fputs@plt+0x31674>
   42a3c:	asr	r0, r4, #31
   42a40:	add	r0, r4, r0, lsr #28
   42a44:	asr	r4, r0, #4
   42a48:	add	r6, r6, #1
   42a4c:	ldr	r0, [r5]
   42a50:	ldr	r5, [r0, #4]
   42a54:	cmp	r6, r7
   42a58:	bge	42acc <fputs@plt+0x316e4>
   42a5c:	sdiv	r0, r9, r4
   42a60:	asr	r1, r0, #31
   42a64:	add	r1, r0, r1, lsr #28
   42a68:	bic	r1, r1, #15
   42a6c:	sub	r0, r0, r1
   42a70:	rsb	r0, r0, r0, lsl #3
   42a74:	ldr	r1, [r5, #12]
   42a78:	add	r5, r1, r0, lsl #3
   42a7c:	ldr	r0, [r5, #48]!	; 0x30
   42a80:	cmp	r0, #0
   42a84:	bne	42a3c <fputs@plt+0x31654>
   42a88:	mov	r0, #16
   42a8c:	bl	4295c <fputs@plt+0x31574>
   42a90:	cmp	r0, #0
   42a94:	beq	42b04 <fputs@plt+0x3171c>
   42a98:	mov	r1, r0
   42a9c:	mov	r0, r8
   42aa0:	mov	r2, r5
   42aa4:	bl	433c8 <fputs@plt+0x31fe0>
   42aa8:	cmp	r0, #0
   42aac:	beq	42a3c <fputs@plt+0x31654>
   42ab0:	mov	sl, r0
   42ab4:	b	42b08 <fputs@plt+0x31720>
   42ab8:	ldr	r0, [sp]
   42abc:	cmp	sl, #0
   42ac0:	bne	42b0c <fputs@plt+0x31724>
   42ac4:	mov	sl, #0
   42ac8:	b	42ae0 <fputs@plt+0x316f8>
   42acc:	mov	r1, #1
   42ad0:	mov	sl, #0
   42ad4:	ldr	r0, [sp]
   42ad8:	cmp	r1, #0
   42adc:	beq	42b0c <fputs@plt+0x31724>
   42ae0:	asr	r1, r9, #31
   42ae4:	add	r1, r9, r1, lsr #28
   42ae8:	bic	r1, r1, #15
   42aec:	sub	r1, r9, r1
   42af0:	rsb	r1, r1, r1, lsl #3
   42af4:	ldr	r2, [r5, #12]
   42af8:	add	r1, r2, r1, lsl #3
   42afc:	str	r0, [r1, #48]	; 0x30
   42b00:	b	42b10 <fputs@plt+0x31728>
   42b04:	mov	sl, #7
   42b08:	ldr	r0, [sp]
   42b0c:	bl	30e20 <fputs@plt+0x1fa38>
   42b10:	mov	r0, sl
   42b14:	sub	sp, fp, #28
   42b18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42b1c:	push	{r4, r5, r6, sl, fp, lr}
   42b20:	add	fp, sp, #16
   42b24:	sub	sp, sp, #16
   42b28:	mov	r4, r1
   42b2c:	stm	sp, {r2, r3}
   42b30:	ldr	r5, [fp, #8]
   42b34:	mov	r1, r5
   42b38:	mov	r2, r4
   42b3c:	bl	42bac <fputs@plt+0x317c4>
   42b40:	cmp	r0, #0
   42b44:	bne	42b94 <fputs@plt+0x317ac>
   42b48:	ldr	r6, [fp, #12]
   42b4c:	mov	r0, #0
   42b50:	str	r0, [sp, #12]
   42b54:	str	r0, [sp, #8]
   42b58:	add	r1, sp, #8
   42b5c:	mov	r0, r5
   42b60:	bl	42cfc <fputs@plt+0x31914>
   42b64:	ldrd	r2, [r5]
   42b68:	ldr	r1, [sp, #8]
   42b6c:	ldr	r4, [sp, #12]
   42b70:	adds	r2, r1, r2
   42b74:	adc	r3, r4, r3
   42b78:	strd	r2, [r5, #8]
   42b7c:	ldrd	r2, [r6]
   42b80:	adds	r2, r2, r1
   42b84:	adc	r3, r3, r4
   42b88:	strd	r2, [r6]
   42b8c:	cmp	r0, #0
   42b90:	beq	42b9c <fputs@plt+0x317b4>
   42b94:	sub	sp, fp, #16
   42b98:	pop	{r4, r5, r6, sl, fp, pc}
   42b9c:	mov	r0, r5
   42ba0:	sub	sp, fp, #16
   42ba4:	pop	{r4, r5, r6, sl, fp, lr}
   42ba8:	b	42dcc <fputs@plt+0x319e4>
   42bac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42bb0:	add	fp, sp, #28
   42bb4:	sub	sp, sp, #12
   42bb8:	mov	r6, r2
   42bbc:	mov	r4, r1
   42bc0:	mov	r8, r0
   42bc4:	mov	r0, #201	; 0xc9
   42bc8:	bl	200d4 <fputs@plt+0xecec>
   42bcc:	mov	r1, r0
   42bd0:	movw	r0, #266	; 0x10a
   42bd4:	cmp	r1, #0
   42bd8:	bne	42cf4 <fputs@plt+0x3190c>
   42bdc:	ldr	r9, [fp, #12]
   42be0:	ldr	r5, [fp, #8]
   42be4:	mov	r7, r4
   42be8:	ldr	r1, [r7, #44]!	; 0x2c
   42bec:	cmp	r1, #0
   42bf0:	beq	42c10 <fputs@plt+0x31828>
   42bf4:	ldr	r0, [r4, #24]
   42bf8:	str	r1, [sp]
   42bfc:	mov	sl, #0
   42c00:	mov	r2, #0
   42c04:	mov	r3, #0
   42c08:	bl	28e8c <fputs@plt+0x17aa4>
   42c0c:	str	sl, [r4, #44]	; 0x2c
   42c10:	stm	r4, {r5, r9}
   42c14:	ldrd	r0, [r6, #8]
   42c18:	mov	r5, r4
   42c1c:	str	r0, [r5, #8]!
   42c20:	str	r1, [r5, #4]
   42c24:	ldr	r0, [r6]
   42c28:	str	r0, [r5, #16]
   42c2c:	mov	r0, r8
   42c30:	mov	r1, r6
   42c34:	mov	r2, r7
   42c38:	bl	42e9c <fputs@plt+0x31ab4>
   42c3c:	cmp	r0, #0
   42c40:	bne	42cf4 <fputs@plt+0x3190c>
   42c44:	ldr	r1, [r7]
   42c48:	mov	r0, #0
   42c4c:	cmp	r1, #0
   42c50:	bne	42cf4 <fputs@plt+0x3190c>
   42c54:	ldrd	r0, [r4]
   42c58:	ldr	r9, [r4, #36]	; 0x24
   42c5c:	ldr	r2, [r8, #8]
   42c60:	ldr	r6, [r2, #12]
   42c64:	asr	r7, r6, #31
   42c68:	mov	r2, r6
   42c6c:	mov	r3, r7
   42c70:	bl	7e668 <fputs@plt+0x6d280>
   42c74:	mov	r8, r2
   42c78:	mov	r0, #0
   42c7c:	cmp	r9, #0
   42c80:	bne	42ca8 <fputs@plt+0x318c0>
   42c84:	mov	r0, r6
   42c88:	mov	r1, r7
   42c8c:	bl	141fc <fputs@plt+0x2e14>
   42c90:	mov	r1, r0
   42c94:	str	r0, [r4, #36]	; 0x24
   42c98:	str	r6, [r4, #40]	; 0x28
   42c9c:	mov	r0, #0
   42ca0:	cmp	r1, #0
   42ca4:	movweq	r0, #7
   42ca8:	cmp	r8, #0
   42cac:	beq	42cf4 <fputs@plt+0x3190c>
   42cb0:	cmp	r0, #0
   42cb4:	bne	42cf4 <fputs@plt+0x3190c>
   42cb8:	ldm	r5, {r1, r3}
   42cbc:	ldr	r7, [r4]
   42cc0:	ldr	r5, [r4, #4]
   42cc4:	ldr	r0, [r4, #24]
   42cc8:	ldr	r4, [r4, #36]	; 0x24
   42ccc:	str	r7, [sp]
   42cd0:	str	r5, [sp, #4]
   42cd4:	sub	r2, r6, r8
   42cd8:	adds	r6, r7, r2
   42cdc:	adc	r5, r5, r2, asr #31
   42ce0:	subs	r6, r1, r6
   42ce4:	sbcs	r3, r3, r5
   42ce8:	sublt	r2, r1, r7
   42cec:	add	r1, r4, r8
   42cf0:	bl	27490 <fputs@plt+0x160a8>
   42cf4:	sub	sp, fp, #28
   42cf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42cfc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   42d00:	add	fp, sp, #24
   42d04:	sub	sp, sp, #24
   42d08:	mov	r8, r1
   42d0c:	mov	r4, r0
   42d10:	ldr	r0, [r0]
   42d14:	ldr	r1, [r4, #44]	; 0x2c
   42d18:	cmp	r1, #0
   42d1c:	beq	42d28 <fputs@plt+0x31940>
   42d20:	add	r0, r1, r0
   42d24:	b	42d58 <fputs@plt+0x31970>
   42d28:	ldr	r1, [r4, #4]
   42d2c:	ldr	r6, [r4, #40]	; 0x28
   42d30:	asr	r3, r6, #31
   42d34:	mov	r2, r6
   42d38:	bl	7e668 <fputs@plt+0x6d280>
   42d3c:	cmp	r2, #0
   42d40:	beq	42d7c <fputs@plt+0x31994>
   42d44:	sub	r0, r6, r2
   42d48:	cmp	r0, #9
   42d4c:	blt	42d7c <fputs@plt+0x31994>
   42d50:	ldr	r0, [r4, #36]	; 0x24
   42d54:	add	r0, r0, r2
   42d58:	mov	r1, r8
   42d5c:	bl	28484 <fputs@plt+0x1709c>
   42d60:	ldrd	r2, [r4]
   42d64:	adds	r0, r2, r0
   42d68:	adc	r1, r3, #0
   42d6c:	strd	r0, [r4]
   42d70:	mov	r0, #0
   42d74:	sub	sp, fp, #24
   42d78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   42d7c:	mov	r7, #0
   42d80:	add	r6, sp, #4
   42d84:	add	r5, sp, #8
   42d88:	mov	r0, r4
   42d8c:	mov	r1, #1
   42d90:	mov	r2, r6
   42d94:	bl	42f00 <fputs@plt+0x31b18>
   42d98:	cmp	r0, #0
   42d9c:	bne	42d74 <fputs@plt+0x3198c>
   42da0:	ldr	r0, [sp, #4]
   42da4:	ldrsb	r0, [r0]
   42da8:	and	r1, r7, #15
   42dac:	strb	r0, [r5, r1]
   42db0:	add	r7, r7, #1
   42db4:	cmp	r0, #0
   42db8:	bmi	42d88 <fputs@plt+0x319a0>
   42dbc:	add	r0, sp, #8
   42dc0:	mov	r1, r8
   42dc4:	bl	28484 <fputs@plt+0x1709c>
   42dc8:	b	42d70 <fputs@plt+0x31988>
   42dcc:	push	{r4, r5, r6, sl, fp, lr}
   42dd0:	add	fp, sp, #16
   42dd4:	sub	sp, sp, #16
   42dd8:	mov	r4, r0
   42ddc:	mov	r5, #0
   42de0:	str	r5, [sp, #12]
   42de4:	str	r5, [sp, #8]
   42de8:	ldr	r0, [r0]
   42dec:	ldmib	r4, {r1, r2, r3}
   42df0:	subs	r0, r0, r2
   42df4:	sbcs	r0, r1, r3
   42df8:	bge	42e30 <fputs@plt+0x31a48>
   42dfc:	add	r1, sp, #8
   42e00:	mov	r0, r4
   42e04:	bl	42cfc <fputs@plt+0x31914>
   42e08:	mov	r5, r0
   42e0c:	cmp	r0, #0
   42e10:	bne	42e68 <fputs@plt+0x31a80>
   42e14:	ldr	r1, [sp, #8]
   42e18:	str	r1, [r4, #20]
   42e1c:	add	r2, r4, #32
   42e20:	mov	r0, r4
   42e24:	bl	42f00 <fputs@plt+0x31b18>
   42e28:	mov	r5, r0
   42e2c:	b	42e68 <fputs@plt+0x31a80>
   42e30:	ldr	r6, [r4, #48]	; 0x30
   42e34:	cmp	r6, #0
   42e38:	beq	42e60 <fputs@plt+0x31a78>
   42e3c:	mov	r0, r6
   42e40:	bl	430a8 <fputs@plt+0x31cc0>
   42e44:	mov	r5, r0
   42e48:	cmp	r0, #0
   42e4c:	bne	42e60 <fputs@plt+0x31a78>
   42e50:	ldr	r0, [r6, #20]
   42e54:	cmp	r0, #0
   42e58:	mov	r5, #0
   42e5c:	beq	42e74 <fputs@plt+0x31a8c>
   42e60:	mov	r0, r4
   42e64:	bl	30da8 <fputs@plt+0x1f9c0>
   42e68:	mov	r0, r5
   42e6c:	sub	sp, fp, #16
   42e70:	pop	{r4, r5, r6, sl, fp, pc}
   42e74:	ldr	r0, [r6]
   42e78:	ldrd	r2, [r6, #8]
   42e7c:	stm	sp, {r2, r3}
   42e80:	add	r2, r6, #32
   42e84:	mov	r1, r4
   42e88:	bl	42bac <fputs@plt+0x317c4>
   42e8c:	mov	r5, r0
   42e90:	cmp	r0, #0
   42e94:	bne	42e68 <fputs@plt+0x31a80>
   42e98:	b	42dfc <fputs@plt+0x31a14>
   42e9c:	push	{r4, r5, fp, lr}
   42ea0:	add	fp, sp, #8
   42ea4:	sub	sp, sp, #8
   42ea8:	ldrd	r4, [r1, #8]
   42eac:	ldr	r0, [r0, #8]
   42eb0:	ldr	r0, [r0, #24]
   42eb4:	ldr	r0, [r0, #140]	; 0x8c
   42eb8:	subs	r3, r0, r4
   42ebc:	rscs	r0, r5, r0, asr #31
   42ec0:	blt	42ef4 <fputs@plt+0x31b0c>
   42ec4:	ldr	r0, [r1]
   42ec8:	ldr	r1, [r0]
   42ecc:	ldr	r1, [r1]
   42ed0:	cmp	r1, #3
   42ed4:	blt	42ef4 <fputs@plt+0x31b0c>
   42ed8:	str	r4, [sp]
   42edc:	str	r2, [sp, #4]
   42ee0:	mov	r2, #0
   42ee4:	mov	r3, #0
   42ee8:	bl	2cc3c <fputs@plt+0x1b854>
   42eec:	sub	sp, fp, #8
   42ef0:	pop	{r4, r5, fp, pc}
   42ef4:	mov	r0, #0
   42ef8:	sub	sp, fp, #8
   42efc:	pop	{r4, r5, fp, pc}
   42f00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42f04:	add	fp, sp, #28
   42f08:	sub	sp, sp, #12
   42f0c:	mov	r8, r2
   42f10:	mov	r5, r1
   42f14:	mov	r4, r0
   42f18:	ldrd	r6, [r0]
   42f1c:	ldr	r0, [r0, #44]	; 0x2c
   42f20:	cmp	r0, #0
   42f24:	beq	42f48 <fputs@plt+0x31b60>
   42f28:	add	r0, r0, r6
   42f2c:	str	r0, [r8]
   42f30:	adds	r0, r6, r5
   42f34:	adc	r1, r7, r5, asr #31
   42f38:	strd	r0, [r4]
   42f3c:	mov	r0, #0
   42f40:	sub	sp, fp, #28
   42f44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42f48:	ldr	sl, [r4, #40]	; 0x28
   42f4c:	asr	r3, sl, #31
   42f50:	mov	r0, r6
   42f54:	mov	r1, r7
   42f58:	mov	r2, sl
   42f5c:	bl	7e668 <fputs@plt+0x6d280>
   42f60:	mov	r9, r2
   42f64:	cmp	r2, #0
   42f68:	beq	43068 <fputs@plt+0x31c80>
   42f6c:	ldr	r0, [r4, #40]	; 0x28
   42f70:	sub	r6, r0, r9
   42f74:	cmp	r6, r5
   42f78:	bge	4304c <fputs@plt+0x31c64>
   42f7c:	ldr	r1, [r4, #16]
   42f80:	cmp	r1, r5
   42f84:	bge	42fc4 <fputs@plt+0x31bdc>
   42f88:	lsl	r0, r1, #1
   42f8c:	cmp	r1, #64	; 0x40
   42f90:	movwlt	r0, #128	; 0x80
   42f94:	mov	r7, r0
   42f98:	lsl	r0, r0, #1
   42f9c:	cmp	r7, r5
   42fa0:	blt	42f94 <fputs@plt+0x31bac>
   42fa4:	ldr	r0, [r4, #28]
   42fa8:	asr	r3, r7, #31
   42fac:	mov	r2, r7
   42fb0:	bl	14348 <fputs@plt+0x2f60>
   42fb4:	cmp	r0, #0
   42fb8:	beq	4309c <fputs@plt+0x31cb4>
   42fbc:	str	r0, [r4, #28]
   42fc0:	str	r7, [r4, #16]
   42fc4:	ldr	r0, [r4, #28]
   42fc8:	ldr	r1, [r4, #36]	; 0x24
   42fcc:	add	r1, r1, r9
   42fd0:	mov	r2, r6
   42fd4:	bl	11244 <memcpy@plt>
   42fd8:	ldrd	r0, [r4]
   42fdc:	adds	r0, r0, r6
   42fe0:	adc	r1, r1, r6, asr #31
   42fe4:	strd	r0, [r4]
   42fe8:	sub	r6, r5, r6
   42fec:	cmp	r6, #1
   42ff0:	blt	43040 <fputs@plt+0x31c58>
   42ff4:	add	r9, sp, #8
   42ff8:	ldr	r7, [r4, #40]	; 0x28
   42ffc:	cmp	r6, r7
   43000:	movle	r7, r6
   43004:	mov	r0, r4
   43008:	mov	r1, r7
   4300c:	mov	r2, r9
   43010:	bl	42f00 <fputs@plt+0x31b18>
   43014:	cmp	r0, #0
   43018:	bne	42f40 <fputs@plt+0x31b58>
   4301c:	sub	r0, r5, r6
   43020:	ldr	r1, [r4, #28]
   43024:	add	r0, r1, r0
   43028:	ldr	r1, [sp, #8]
   4302c:	mov	r2, r7
   43030:	bl	11244 <memcpy@plt>
   43034:	sub	r6, r6, r7
   43038:	cmp	r6, #0
   4303c:	bgt	42ff8 <fputs@plt+0x31c10>
   43040:	ldr	r0, [r4, #28]
   43044:	str	r0, [r8]
   43048:	b	42f3c <fputs@plt+0x31b54>
   4304c:	ldr	r0, [r4, #36]	; 0x24
   43050:	add	r0, r0, r9
   43054:	str	r0, [r8]
   43058:	ldrd	r0, [r4]
   4305c:	adds	r0, r0, r5
   43060:	adc	r1, r1, r5, asr #31
   43064:	b	42f38 <fputs@plt+0x31b50>
   43068:	ldrd	r2, [r4, #8]
   4306c:	ldr	r0, [r4, #24]
   43070:	ldr	r1, [r4, #36]	; 0x24
   43074:	stm	sp, {r6, r7}
   43078:	subs	r2, r2, r6
   4307c:	sbc	r3, r3, r7
   43080:	subs	r7, sl, r2
   43084:	rscs	r3, r3, sl, asr #31
   43088:	movlt	r2, sl
   4308c:	bl	27490 <fputs@plt+0x160a8>
   43090:	cmp	r0, #0
   43094:	bne	42f40 <fputs@plt+0x31b58>
   43098:	b	42f6c <fputs@plt+0x31b84>
   4309c:	mov	r0, #7
   430a0:	sub	sp, fp, #28
   430a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   430a8:	push	{r4, r6, r7, sl, fp, lr}
   430ac:	add	fp, sp, #16
   430b0:	mov	r4, r0
   430b4:	bl	430e8 <fputs@plt+0x31d00>
   430b8:	add	r1, r4, #48	; 0x30
   430bc:	vld1.64	{d16-d17}, [r1]
   430c0:	add	r1, r4, #32
   430c4:	vst1.64	{d16-d17}, [r1]
   430c8:	ldrd	r2, [r4, #8]
   430cc:	ldrd	r6, [r4, #40]	; 0x28
   430d0:	eor	r1, r7, r3
   430d4:	eor	r2, r6, r2
   430d8:	orrs	r1, r2, r1
   430dc:	moveq	r1, #1
   430e0:	streq	r1, [r4, #20]
   430e4:	pop	{r4, r6, r7, sl, fp, pc}
   430e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   430ec:	add	fp, sp, #28
   430f0:	sub	sp, sp, #76	; 0x4c
   430f4:	mov	r4, r0
   430f8:	ldr	r1, [r0]
   430fc:	ldr	r0, [r0, #4]
   43100:	str	r0, [sp, #24]
   43104:	ldr	r3, [r4, #8]
   43108:	ldr	r7, [r4, #12]
   4310c:	ldr	r0, [r4, #48]	; 0x30
   43110:	ldr	r1, [r1, #8]
   43114:	ldr	r2, [r1, #12]
   43118:	str	r3, [sp, #20]
   4311c:	str	r7, [sp, #16]
   43120:	stm	sp, {r3, r7}
   43124:	add	r5, sp, #32
   43128:	mov	r1, r5
   4312c:	bl	423a0 <fputs@plt+0x30fb8>
   43130:	add	r0, r5, #24
   43134:	str	r0, [sp, #12]
   43138:	ldr	r1, [sp, #24]
   4313c:	ldr	r0, [r1, #8]
   43140:	ldr	r1, [r1, #12]
   43144:	ldr	r0, [r0, #4]
   43148:	rsb	r0, r0, r0, lsl #3
   4314c:	add	r8, r1, r0, lsl #3
   43150:	ldr	r0, [r8, #24]
   43154:	cmp	r0, #0
   43158:	beq	43200 <fputs@plt+0x31e18>
   4315c:	ldr	r7, [r8, #20]
   43160:	ldr	r0, [sp, #12]
   43164:	ldrd	r0, [r0]
   43168:	adds	r0, r0, r7
   4316c:	adc	r1, r1, r7, asr #31
   43170:	ldr	r2, [sp, #48]	; 0x30
   43174:	adds	r9, r0, r2
   43178:	adc	sl, r1, r2, asr #31
   4317c:	asr	r6, r7, #31
   43180:	mov	r0, r7
   43184:	mov	r1, r6
   43188:	bl	39960 <fputs@plt+0x28578>
   4318c:	adds	r1, r9, r0
   43190:	adc	r0, sl, r0, asr #31
   43194:	ldr	r2, [r4, #16]
   43198:	ldr	r3, [sp, #20]
   4319c:	adds	r3, r3, r2
   431a0:	ldr	r5, [sp, #16]
   431a4:	adc	r2, r5, r2, asr #31
   431a8:	subs	r1, r3, r1
   431ac:	sbcs	r0, r2, r0
   431b0:	blt	43200 <fputs@plt+0x31e18>
   431b4:	add	r5, sp, #32
   431b8:	mov	r0, r5
   431bc:	mov	r2, r7
   431c0:	mov	r3, r6
   431c4:	bl	4243c <fputs@plt+0x31054>
   431c8:	ldr	r1, [r8, #32]
   431cc:	mov	r0, r5
   431d0:	mov	r2, r7
   431d4:	bl	42470 <fputs@plt+0x31088>
   431d8:	ldr	r0, [r4, #4]
   431dc:	add	r1, sp, #28
   431e0:	bl	4321c <fputs@plt+0x31e34>
   431e4:	cmp	r0, #0
   431e8:	beq	43138 <fputs@plt+0x31d50>
   431ec:	mov	r7, r0
   431f0:	add	r1, r4, #56	; 0x38
   431f4:	add	r0, sp, #32
   431f8:	bl	4254c <fputs@plt+0x31164>
   431fc:	b	43210 <fputs@plt+0x31e28>
   43200:	add	r1, r4, #56	; 0x38
   43204:	add	r0, sp, #32
   43208:	bl	4254c <fputs@plt+0x31164>
   4320c:	mov	r7, r0
   43210:	mov	r0, r7
   43214:	sub	sp, fp, #28
   43218:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4321c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43220:	add	fp, sp, #28
   43224:	sub	sp, sp, #20
   43228:	mov	r7, r1
   4322c:	mov	r6, r0
   43230:	ldr	r5, [r0, #4]
   43234:	ldr	r0, [r0, #8]
   43238:	ldr	r1, [r6, #12]
   4323c:	ldr	r4, [r0, #4]
   43240:	rsb	r0, r4, r4, lsl #3
   43244:	add	r0, r1, r0, lsl #3
   43248:	bl	42dcc <fputs@plt+0x319e4>
   4324c:	cmp	r0, #0
   43250:	beq	4325c <fputs@plt+0x31e74>
   43254:	sub	sp, fp, #28
   43258:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4325c:	str	r5, [sp, #12]
   43260:	str	r7, [sp, #8]
   43264:	mov	r0, #0
   43268:	str	r0, [sp, #16]
   4326c:	ldr	r0, [r6]
   43270:	add	r7, r0, r4
   43274:	cmp	r7, #2
   43278:	blt	4338c <fputs@plt+0x31fa4>
   4327c:	ldr	r0, [r6, #12]
   43280:	movw	r1, #65534	; 0xfffe
   43284:	and	r1, r4, r1
   43288:	rsb	r1, r1, r1, lsl #3
   4328c:	add	r9, r0, r1, lsl #3
   43290:	orr	r1, r4, #1
   43294:	rsb	r1, r1, r1, lsl #3
   43298:	add	r8, r0, r1, lsl #3
   4329c:	movw	r3, #28087	; 0x6db7
   432a0:	movt	r3, #46811	; 0xb6db
   432a4:	b	432e8 <fputs@plt+0x31f00>
   432a8:	ldr	r0, [r6, #8]
   432ac:	ldr	r1, [r6, #12]
   432b0:	sub	r1, r9, r1
   432b4:	asr	r1, r1, #3
   432b8:	mul	r1, r1, r3
   432bc:	str	r1, [r0, sl, lsl #2]
   432c0:	eor	r1, sl, #1
   432c4:	ldr	r0, [r0, r1, lsl #2]
   432c8:	ldr	r1, [r6, #12]
   432cc:	mov	r2, #0
   432d0:	str	r2, [sp, #16]
   432d4:	rsb	r0, r0, r0, lsl #3
   432d8:	add	r8, r1, r0, lsl #3
   432dc:	cmp	r7, #3
   432e0:	mov	r7, sl
   432e4:	ble	4338c <fputs@plt+0x31fa4>
   432e8:	ldr	r0, [r9, #24]
   432ec:	add	r1, r7, r7, lsr #31
   432f0:	asr	sl, r1, #1
   432f4:	cmp	r0, #0
   432f8:	beq	4335c <fputs@plt+0x31f74>
   432fc:	ldr	r0, [r8, #24]
   43300:	cmp	r0, #0
   43304:	beq	432a8 <fputs@plt+0x31ec0>
   43308:	ldr	r3, [r9, #20]
   4330c:	ldr	r2, [r9, #32]
   43310:	ldr	r0, [sp, #12]
   43314:	ldr	r4, [r0, #32]
   43318:	ldr	r5, [r8, #20]
   4331c:	ldr	r1, [r8, #32]
   43320:	stm	sp, {r1, r5}
   43324:	add	r1, sp, #16
   43328:	blx	r4
   4332c:	movw	r3, #28087	; 0x6db7
   43330:	movt	r3, #46811	; 0xb6db
   43334:	cmp	r0, #0
   43338:	bmi	432a8 <fputs@plt+0x31ec0>
   4333c:	cmp	r9, r8
   43340:	bcs	4334c <fputs@plt+0x31f64>
   43344:	cmp	r0, #0
   43348:	beq	432a8 <fputs@plt+0x31ec0>
   4334c:	ldr	r0, [r9, #24]
   43350:	cmp	r0, #0
   43354:	movne	r0, #0
   43358:	strne	r0, [sp, #16]
   4335c:	ldr	r0, [r6, #8]
   43360:	ldr	r1, [r6, #12]
   43364:	sub	r1, r8, r1
   43368:	asr	r1, r1, #3
   4336c:	mul	r1, r1, r3
   43370:	str	r1, [r0, sl, lsl #2]
   43374:	eor	r1, sl, #1
   43378:	ldr	r0, [r0, r1, lsl #2]
   4337c:	rsb	r0, r0, r0, lsl #3
   43380:	ldr	r1, [r6, #12]
   43384:	add	r9, r1, r0, lsl #3
   43388:	b	432dc <fputs@plt+0x31ef4>
   4338c:	ldr	r0, [r6, #8]
   43390:	ldr	r1, [r6, #12]
   43394:	ldr	r0, [r0, #4]
   43398:	rsb	r0, r0, r0, lsl #3
   4339c:	add	r0, r1, r0, lsl #3
   433a0:	ldr	r0, [r0, #24]
   433a4:	clz	r0, r0
   433a8:	lsr	r0, r0, #5
   433ac:	ldr	r1, [sp, #8]
   433b0:	str	r0, [r1]
   433b4:	ldr	r0, [sp, #12]
   433b8:	ldr	r0, [r0, #12]
   433bc:	ldrb	r0, [r0, #11]
   433c0:	sub	sp, fp, #28
   433c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   433c8:	push	{r4, r5, r6, r7, fp, lr}
   433cc:	add	fp, sp, #16
   433d0:	mov	r5, r2
   433d4:	mov	r7, r1
   433d8:	mov	r6, r0
   433dc:	mov	r0, #100	; 0x64
   433e0:	bl	200d4 <fputs@plt+0xecec>
   433e4:	cmp	r0, #0
   433e8:	beq	43408 <fputs@plt+0x32020>
   433ec:	mov	r0, #0
   433f0:	str	r0, [r5]
   433f4:	mov	r0, r7
   433f8:	bl	30cb4 <fputs@plt+0x1f8cc>
   433fc:	mov	r4, #7
   43400:	mov	r0, r4
   43404:	pop	{r4, r5, r6, r7, fp, pc}
   43408:	mov	r4, #0
   4340c:	mov	r0, #64	; 0x40
   43410:	mov	r1, #0
   43414:	bl	16884 <fputs@plt+0x549c>
   43418:	str	r0, [r5]
   4341c:	cmp	r0, #0
   43420:	beq	433f4 <fputs@plt+0x3200c>
   43424:	strd	r6, [r0]
   43428:	ldr	r1, [r6, #8]
   4342c:	ldr	r2, [r1, #4]
   43430:	ldr	r1, [r1, #8]
   43434:	add	r1, r1, #9
   43438:	add	r2, r2, r2, lsr #31
   4343c:	cmp	r1, r2, asr #1
   43440:	asrle	r1, r2, #1
   43444:	str	r1, [r0, #16]
   43448:	ldr	r0, [r6, #64]	; 0x40
   4344c:	ldr	r3, [r6, #68]	; 0x44
   43450:	adds	r0, r0, r1
   43454:	adc	r1, r3, r1, asr #31
   43458:	strd	r0, [r6, #64]	; 0x40
   4345c:	mov	r0, r4
   43460:	pop	{r4, r5, r6, r7, fp, pc}
   43464:	ldr	r1, [r0, #48]	; 0x30
   43468:	cmp	r1, #0
   4346c:	moveq	r0, #0
   43470:	bxeq	lr
   43474:	b	43544 <fputs@plt+0x3215c>
   43478:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4347c:	add	fp, sp, #24
   43480:	sub	sp, sp, #16
   43484:	mov	r4, r1
   43488:	mov	r5, r0
   4348c:	ldr	r0, [r0]
   43490:	add	r0, r0, r0, lsr #31
   43494:	cmp	r1, r0, asr #1
   43498:	bge	434b4 <fputs@plt+0x320cc>
   4349c:	mov	r0, #4
   434a0:	orr	r0, r0, r4, lsl #3
   434a4:	ldr	r1, [r5, #8]
   434a8:	ldr	r6, [r1, r0]
   434ac:	ldr	r8, [r1, r4, lsl #3]
   434b0:	b	434c8 <fputs@plt+0x320e0>
   434b4:	asr	r0, r0, #1
   434b8:	sub	r0, r4, r0
   434bc:	mov	r1, #1
   434c0:	orr	r6, r1, r0, lsl #1
   434c4:	lsl	r8, r0, #1
   434c8:	ldr	r0, [r5, #12]
   434cc:	rsb	r1, r8, r8, lsl #3
   434d0:	add	r1, r0, r1, lsl #3
   434d4:	ldr	r2, [r1, #24]
   434d8:	cmp	r2, #0
   434dc:	beq	43534 <fputs@plt+0x3214c>
   434e0:	rsb	r2, r6, r6, lsl #3
   434e4:	add	r7, r0, r2, lsl #3
   434e8:	ldr	r0, [r7, #24]
   434ec:	cmp	r0, #0
   434f0:	beq	43530 <fputs@plt+0x32148>
   434f4:	ldr	r0, [r5, #4]
   434f8:	mov	r2, #0
   434fc:	str	r2, [sp, #12]
   43500:	ldr	r3, [r1, #20]
   43504:	ldr	r2, [r1, #32]
   43508:	ldr	r1, [r7, #20]
   4350c:	ldr	r7, [r7, #32]
   43510:	ldr	ip, [r0, #32]
   43514:	str	r7, [sp]
   43518:	str	r1, [sp, #4]
   4351c:	add	r1, sp, #12
   43520:	blx	ip
   43524:	cmp	r0, #1
   43528:	movlt	r6, r8
   4352c:	b	43534 <fputs@plt+0x3214c>
   43530:	mov	r6, r8
   43534:	ldr	r0, [r5, #8]
   43538:	str	r6, [r0, r4, lsl #2]
   4353c:	sub	sp, fp, #24
   43540:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   43544:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   43548:	add	fp, sp, #24
   4354c:	sub	sp, sp, #8
   43550:	mov	r4, r0
   43554:	ldr	r7, [r0, #48]	; 0x30
   43558:	ldr	r6, [r7]
   4355c:	ldr	r1, [r7, #4]
   43560:	ldr	r0, [r6, #8]
   43564:	ldr	r5, [r0, #24]
   43568:	mov	r0, r6
   4356c:	bl	42798 <fputs@plt+0x313b0>
   43570:	cmp	r0, #0
   43574:	beq	43580 <fputs@plt+0x32198>
   43578:	sub	sp, fp, #24
   4357c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   43580:	mov	r0, r6
   43584:	ldr	r1, [r0, #56]!	; 0x38
   43588:	ldr	r8, [r7, #16]
   4358c:	cmp	r1, #0
   43590:	bne	435b8 <fputs@plt+0x321d0>
   43594:	ldrd	r2, [r6, #64]	; 0x40
   43598:	str	r0, [sp]
   4359c:	mov	r0, r5
   435a0:	bl	42248 <fputs@plt+0x30e60>
   435a4:	mov	r1, #0
   435a8:	str	r1, [r6, #64]	; 0x40
   435ac:	str	r1, [r6, #68]	; 0x44
   435b0:	cmp	r0, #0
   435b4:	bne	43578 <fputs@plt+0x32190>
   435b8:	ldr	r0, [r6, #56]	; 0x38
   435bc:	str	r0, [r7, #48]	; 0x30
   435c0:	ldrd	r0, [r6, #64]	; 0x40
   435c4:	strd	r0, [r7, #8]
   435c8:	adds	r0, r0, r8
   435cc:	adc	r1, r1, r8, asr #31
   435d0:	strd	r0, [r6, #64]	; 0x40
   435d4:	mov	r0, r4
   435d8:	sub	sp, fp, #24
   435dc:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   435e0:	b	42dcc <fputs@plt+0x319e4>
   435e4:	movw	r0, #59376	; 0xe7f0
   435e8:	movt	r0, #9
   435ec:	ldr	r0, [r0, #28]
   435f0:	bx	lr
   435f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   435f8:	add	fp, sp, #28
   435fc:	sub	sp, sp, #28
   43600:	mov	r4, r0
   43604:	mov	r0, #0
   43608:	str	r0, [sp, #20]
   4360c:	ldr	r5, [r4, #4]
   43610:	ldr	r0, [r5, #8]
   43614:	movw	r6, #262	; 0x106
   43618:	cmp	r0, #0
   4361c:	bne	43810 <fputs@plt+0x32428>
   43620:	mov	r7, r1
   43624:	cmp	r1, #1
   43628:	bhi	4363c <fputs@plt+0x32254>
   4362c:	movw	r0, #64375	; 0xfb77
   43630:	bl	27628 <fputs@plt+0x16240>
   43634:	mov	r6, r0
   43638:	b	43810 <fputs@plt+0x32428>
   4363c:	mov	r9, r2
   43640:	add	r2, sp, #20
   43644:	mov	r0, r5
   43648:	mov	r1, r7
   4364c:	mov	r3, #0
   43650:	bl	2c280 <fputs@plt+0x1ae98>
   43654:	mov	r6, r0
   43658:	str	r0, [sp, #24]
   4365c:	cmp	r0, #0
   43660:	bne	43810 <fputs@plt+0x32428>
   43664:	mov	r8, #0
   43668:	mov	r0, r4
   4366c:	mov	r1, r7
   43670:	mov	r2, #0
   43674:	bl	3b494 <fputs@plt+0x2a0ac>
   43678:	str	r0, [sp, #24]
   4367c:	cmp	r0, #0
   43680:	beq	43694 <fputs@plt+0x322ac>
   43684:	mov	r6, r0
   43688:	ldr	r0, [sp, #20]
   4368c:	bl	2c348 <fputs@plt+0x1af60>
   43690:	b	43810 <fputs@plt+0x32428>
   43694:	str	r8, [r9]
   43698:	ldrb	r0, [r5, #17]
   4369c:	cmp	r0, #0
   436a0:	beq	43744 <fputs@plt+0x3235c>
   436a4:	add	r2, sp, #16
   436a8:	mov	r0, r4
   436ac:	mov	r1, #4
   436b0:	bl	172e4 <fputs@plt+0x5efc>
   436b4:	ldr	r8, [sp, #16]
   436b8:	cmp	r8, r7
   436bc:	bne	43764 <fputs@plt+0x3237c>
   436c0:	ldr	r6, [sp, #20]
   436c4:	add	r1, sp, #24
   436c8:	mov	r0, r6
   436cc:	bl	41788 <fputs@plt+0x303a0>
   436d0:	mov	r0, r6
   436d4:	bl	2c348 <fputs@plt+0x1af60>
   436d8:	ldr	r6, [sp, #24]
   436dc:	cmp	r6, #0
   436e0:	bne	43810 <fputs@plt+0x32428>
   436e4:	ldr	r0, [r5, #32]
   436e8:	movw	r1, #41896	; 0xa3a8
   436ec:	movt	r1, #9
   436f0:	ldr	r1, [r1]
   436f4:	udiv	r0, r1, r0
   436f8:	add	r7, r0, #1
   436fc:	ldr	r0, [sp, #16]
   43700:	sub	r6, r0, #1
   43704:	cmp	r6, r7
   43708:	bne	43718 <fputs@plt+0x32330>
   4370c:	sub	r6, r6, #1
   43710:	cmp	r6, r7
   43714:	beq	4370c <fputs@plt+0x32324>
   43718:	mov	r0, r5
   4371c:	mov	r1, r6
   43720:	bl	2d97c <fputs@plt+0x1c594>
   43724:	cmp	r6, r0
   43728:	beq	4370c <fputs@plt+0x32324>
   4372c:	mov	r0, r4
   43730:	mov	r1, #4
   43734:	mov	r2, r6
   43738:	bl	17934 <fputs@plt+0x654c>
   4373c:	str	r0, [sp, #24]
   43740:	b	4375c <fputs@plt+0x32374>
   43744:	ldr	r4, [sp, #20]
   43748:	add	r1, sp, #24
   4374c:	mov	r0, r4
   43750:	bl	41788 <fputs@plt+0x303a0>
   43754:	mov	r0, r4
   43758:	bl	2c348 <fputs@plt+0x1af60>
   4375c:	ldr	r6, [sp, #24]
   43760:	b	43810 <fputs@plt+0x32428>
   43764:	ldr	r0, [sp, #20]
   43768:	bl	2c348 <fputs@plt+0x1af60>
   4376c:	add	r2, sp, #12
   43770:	mov	r0, r5
   43774:	mov	r1, r8
   43778:	mov	r3, #0
   4377c:	bl	2c280 <fputs@plt+0x1ae98>
   43780:	mov	r6, r0
   43784:	str	r0, [sp, #24]
   43788:	cmp	r0, #0
   4378c:	bne	43810 <fputs@plt+0x32428>
   43790:	mov	r0, #0
   43794:	ldr	sl, [sp, #12]
   43798:	str	r7, [sp]
   4379c:	str	r0, [sp, #4]
   437a0:	mov	r0, r5
   437a4:	mov	r1, sl
   437a8:	mov	r2, #1
   437ac:	mov	r3, #0
   437b0:	bl	2ec48 <fputs@plt+0x1d860>
   437b4:	mov	r6, r0
   437b8:	str	r0, [sp, #24]
   437bc:	mov	r0, sl
   437c0:	bl	2c348 <fputs@plt+0x1af60>
   437c4:	cmp	r6, #0
   437c8:	bne	43810 <fputs@plt+0x32428>
   437cc:	mov	r0, #0
   437d0:	str	r0, [sp, #12]
   437d4:	add	r2, sp, #12
   437d8:	mov	r0, r5
   437dc:	mov	r1, r8
   437e0:	mov	r3, #0
   437e4:	bl	2c280 <fputs@plt+0x1ae98>
   437e8:	str	r0, [sp, #24]
   437ec:	ldr	r6, [sp, #12]
   437f0:	add	r1, sp, #24
   437f4:	mov	r0, r6
   437f8:	bl	41788 <fputs@plt+0x303a0>
   437fc:	mov	r0, r6
   43800:	bl	2c348 <fputs@plt+0x1af60>
   43804:	ldr	r6, [sp, #24]
   43808:	cmp	r6, #0
   4380c:	beq	4381c <fputs@plt+0x32434>
   43810:	mov	r0, r6
   43814:	sub	sp, fp, #28
   43818:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4381c:	str	r8, [r9]
   43820:	b	436e4 <fputs@plt+0x322fc>
   43824:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43828:	add	fp, sp, #28
   4382c:	sub	sp, sp, #20
   43830:	mov	r6, r3
   43834:	mov	r9, r2
   43838:	mov	r4, r1
   4383c:	mov	r7, r0
   43840:	bl	2cc34 <fputs@plt+0x1b84c>
   43844:	cmp	r0, r4
   43848:	bcs	4385c <fputs@plt+0x32474>
   4384c:	movw	r0, #64249	; 0xfaf9
   43850:	bl	27628 <fputs@plt+0x16240>
   43854:	sub	sp, fp, #28
   43858:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4385c:	mov	r0, #0
   43860:	str	r0, [sp]
   43864:	add	r2, sp, #16
   43868:	mov	r0, r7
   4386c:	mov	r1, r4
   43870:	mov	r3, #0
   43874:	bl	3d6fc <fputs@plt+0x2c314>
   43878:	str	r0, [sp, #12]
   4387c:	cmp	r0, #0
   43880:	beq	4388c <fputs@plt+0x324a4>
   43884:	sub	sp, fp, #28
   43888:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4388c:	ldr	r4, [sp, #16]
   43890:	ldrb	r0, [r4, #8]
   43894:	cmp	r0, #0
   43898:	beq	438c4 <fputs@plt+0x324dc>
   4389c:	movw	r0, #64254	; 0xfafe
   438a0:	bl	27628 <fputs@plt+0x16240>
   438a4:	str	r0, [sp, #12]
   438a8:	mov	r0, #0
   438ac:	strb	r0, [r4, #8]
   438b0:	mov	r0, r4
   438b4:	bl	2c348 <fputs@plt+0x1af60>
   438b8:	ldr	r0, [sp, #12]
   438bc:	sub	sp, fp, #28
   438c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   438c4:	mov	r0, #1
   438c8:	strb	r0, [r4, #8]
   438cc:	ldrb	r5, [r4, #5]
   438d0:	ldrh	r0, [r4, #18]
   438d4:	cmp	r0, #0
   438d8:	beq	4396c <fputs@plt+0x32584>
   438dc:	str	r5, [sp, #4]
   438e0:	mov	sl, #0
   438e4:	add	r8, sp, #10
   438e8:	ldr	r0, [r4, #64]	; 0x40
   438ec:	ldrb	r1, [r0, sl, lsl #1]!
   438f0:	ldrb	r0, [r0, #1]
   438f4:	orr	r0, r0, r1, lsl #8
   438f8:	ldrh	r1, [r4, #20]
   438fc:	and	r0, r0, r1
   43900:	ldr	r1, [r4, #56]	; 0x38
   43904:	add	r5, r1, r0
   43908:	ldrb	r0, [r4, #4]
   4390c:	cmp	r0, #0
   43910:	bne	43938 <fputs@plt+0x32550>
   43914:	mov	r0, r5
   43918:	bl	246f8 <fputs@plt+0x13310>
   4391c:	mov	r1, r0
   43920:	mov	r0, r7
   43924:	mov	r2, #1
   43928:	mov	r3, r6
   4392c:	bl	43824 <fputs@plt+0x3243c>
   43930:	cmp	r0, #0
   43934:	bne	438a4 <fputs@plt+0x324bc>
   43938:	mov	r0, r4
   4393c:	mov	r1, r5
   43940:	mov	r2, r8
   43944:	bl	3ec9c <fputs@plt+0x2d8b4>
   43948:	cmp	r0, #0
   4394c:	bne	438a4 <fputs@plt+0x324bc>
   43950:	add	sl, sl, #1
   43954:	ldrh	r1, [r4, #18]
   43958:	cmp	sl, r1
   4395c:	bcc	438e8 <fputs@plt+0x32500>
   43960:	str	r0, [sp, #12]
   43964:	ldr	r5, [sp, #4]
   43968:	b	43970 <fputs@plt+0x32588>
   4396c:	mov	r1, #0
   43970:	ldrb	r0, [r4, #4]
   43974:	cmp	r0, #0
   43978:	beq	439a4 <fputs@plt+0x325bc>
   4397c:	cmp	r6, #0
   43980:	ldrne	r0, [r6]
   43984:	addne	r0, r0, r1
   43988:	strne	r0, [r6]
   4398c:	cmp	r9, #0
   43990:	beq	439d8 <fputs@plt+0x325f0>
   43994:	add	r1, sp, #12
   43998:	mov	r0, r4
   4399c:	bl	41788 <fputs@plt+0x303a0>
   439a0:	b	438a8 <fputs@plt+0x324c0>
   439a4:	ldr	r0, [r4, #56]	; 0x38
   439a8:	add	r0, r5, r0
   439ac:	add	r0, r0, #8
   439b0:	bl	246f8 <fputs@plt+0x13310>
   439b4:	mov	r1, r0
   439b8:	mov	r0, r7
   439bc:	mov	r2, #1
   439c0:	mov	r3, r6
   439c4:	bl	43824 <fputs@plt+0x3243c>
   439c8:	str	r0, [sp, #12]
   439cc:	cmp	r0, #0
   439d0:	bne	438a8 <fputs@plt+0x324c0>
   439d4:	b	4398c <fputs@plt+0x325a4>
   439d8:	ldr	r0, [r4, #72]	; 0x48
   439dc:	bl	17aac <fputs@plt+0x66c4>
   439e0:	str	r0, [sp, #12]
   439e4:	cmp	r0, #0
   439e8:	bne	438a8 <fputs@plt+0x324c0>
   439ec:	ldr	r0, [r4, #56]	; 0x38
   439f0:	ldrb	r0, [r0, r5]
   439f4:	orr	r1, r0, #8
   439f8:	mov	r0, r4
   439fc:	bl	2ca40 <fputs@plt+0x1b658>
   43a00:	b	438a8 <fputs@plt+0x324c0>
   43a04:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   43a08:	add	fp, sp, #24
   43a0c:	mov	r4, r0
   43a10:	ldr	r6, [r0]
   43a14:	ldrb	r0, [r6, #69]	; 0x45
   43a18:	mov	r5, #7
   43a1c:	cmp	r0, #0
   43a20:	bne	43aa0 <fputs@plt+0x326b8>
   43a24:	ldrb	r0, [r6, #26]
   43a28:	tst	r0, #1
   43a2c:	bne	43a94 <fputs@plt+0x326ac>
   43a30:	mov	r7, r2
   43a34:	movw	r2, #30768	; 0x7830
   43a38:	movt	r2, #8
   43a3c:	cmp	r1, #0
   43a40:	movne	r2, r1
   43a44:	movw	r1, #23433	; 0x5b89
   43a48:	movt	r1, #8
   43a4c:	mov	r0, r6
   43a50:	bl	1aabc <fputs@plt+0x96d4>
   43a54:	mov	r8, r0
   43a58:	cmp	r7, #0
   43a5c:	beq	43a7c <fputs@plt+0x32694>
   43a60:	movw	r1, #23464	; 0x5ba8
   43a64:	movt	r1, #8
   43a68:	mov	r0, r6
   43a6c:	mov	r2, r8
   43a70:	mov	r3, r7
   43a74:	bl	1aabc <fputs@plt+0x96d4>
   43a78:	mov	r8, r0
   43a7c:	ldr	r0, [r4, #4]
   43a80:	ldr	r1, [r0]
   43a84:	mov	r0, r6
   43a88:	bl	13ddc <fputs@plt+0x29f4>
   43a8c:	ldr	r0, [r4, #4]
   43a90:	str	r8, [r0]
   43a94:	ldrb	r0, [r6, #69]	; 0x45
   43a98:	cmp	r0, #0
   43a9c:	beq	43aa8 <fputs@plt+0x326c0>
   43aa0:	str	r5, [r4, #12]
   43aa4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   43aa8:	movw	r0, #44130	; 0xac62
   43aac:	movt	r0, #1
   43ab0:	bl	27628 <fputs@plt+0x16240>
   43ab4:	mov	r5, r0
   43ab8:	str	r5, [r4, #12]
   43abc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   43ac0:	push	{fp, lr}
   43ac4:	mov	fp, sp
   43ac8:	sub	sp, sp, #8
   43acc:	mov	r1, #0
   43ad0:	str	r1, [sp, #4]
   43ad4:	cmp	r0, #0
   43ad8:	addne	r1, sp, #4
   43adc:	blne	43b8c <fputs@plt+0x327a4>
   43ae0:	ldr	r0, [sp, #4]
   43ae4:	mov	sp, fp
   43ae8:	pop	{fp, pc}
   43aec:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   43af0:	add	fp, sp, #24
   43af4:	mov	r6, r0
   43af8:	ldr	r0, [r0, #20]
   43afc:	cmp	r0, #1
   43b00:	blt	43b80 <fputs@plt+0x32798>
   43b04:	mov	r9, r2
   43b08:	mov	r8, r1
   43b0c:	mov	r7, #0
   43b10:	mov	r5, #0
   43b14:	b	43b40 <fputs@plt+0x32758>
   43b18:	add	r0, r4, #24
   43b1c:	mov	r1, r8
   43b20:	bl	43cf8 <fputs@plt+0x32910>
   43b24:	mov	r7, r0
   43b28:	cmp	r0, #0
   43b2c:	bne	43b78 <fputs@plt+0x32790>
   43b30:	ldr	r0, [r6, #20]
   43b34:	add	r5, r5, #1
   43b38:	cmp	r5, r0
   43b3c:	bge	43b78 <fputs@plt+0x32790>
   43b40:	cmp	r5, #2
   43b44:	mov	r0, r5
   43b48:	eorcc	r0, r0, #1
   43b4c:	ldr	r1, [r6, #16]
   43b50:	add	r2, r1, r0, lsl #4
   43b54:	ldr	r4, [r2, #12]
   43b58:	cmp	r9, #0
   43b5c:	beq	43b18 <fputs@plt+0x32730>
   43b60:	ldr	r1, [r1, r0, lsl #4]
   43b64:	mov	r0, r9
   43b68:	bl	15bb4 <fputs@plt+0x47cc>
   43b6c:	cmp	r0, #0
   43b70:	bne	43b30 <fputs@plt+0x32748>
   43b74:	b	43b18 <fputs@plt+0x32730>
   43b78:	mov	r0, r7
   43b7c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   43b80:	mov	r7, #0
   43b84:	mov	r0, r7
   43b88:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   43b8c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   43b90:	add	fp, sp, #24
   43b94:	mov	r8, r1
   43b98:	ldrb	r2, [r0]
   43b9c:	mov	r1, #0
   43ba0:	cmp	r2, #43	; 0x2b
   43ba4:	beq	43bc0 <fputs@plt+0x327d8>
   43ba8:	cmp	r2, #48	; 0x30
   43bac:	beq	43bc8 <fputs@plt+0x327e0>
   43bb0:	cmp	r2, #45	; 0x2d
   43bb4:	addeq	r0, r0, #1
   43bb8:	moveq	r1, #1
   43bbc:	b	43bf4 <fputs@plt+0x3280c>
   43bc0:	add	r0, r0, #1
   43bc4:	b	43bf4 <fputs@plt+0x3280c>
   43bc8:	ldrb	r2, [r0, #1]
   43bcc:	orr	r2, r2, #32
   43bd0:	cmp	r2, #120	; 0x78
   43bd4:	bne	43bf4 <fputs@plt+0x3280c>
   43bd8:	mov	r6, r0
   43bdc:	ldrb	r2, [r6, #2]!
   43be0:	movw	r9, #6044	; 0x179c
   43be4:	movt	r9, #8
   43be8:	ldrb	r2, [r9, r2]
   43bec:	tst	r2, #8
   43bf0:	bne	43c4c <fputs@plt+0x32864>
   43bf4:	ldrb	r2, [r0], #1
   43bf8:	cmp	r2, #48	; 0x30
   43bfc:	beq	43bf4 <fputs@plt+0x3280c>
   43c00:	mov	r2, #0
   43c04:	mvn	r3, #0
   43c08:	mov	r7, #10
   43c0c:	mov	r6, #0
   43c10:	ldrb	r5, [r0, r3]
   43c14:	sub	r5, r5, #48	; 0x30
   43c18:	cmp	r5, #9
   43c1c:	bhi	43cc4 <fputs@plt+0x328dc>
   43c20:	umull	r2, r4, r2, r7
   43c24:	add	r6, r6, r6, lsl #2
   43c28:	add	r6, r4, r6, lsl #1
   43c2c:	adds	r2, r2, r5
   43c30:	adc	r6, r6, r5, asr #31
   43c34:	add	r3, r3, #1
   43c38:	cmp	r3, #10
   43c3c:	bne	43c10 <fputs@plt+0x32828>
   43c40:	mov	r5, #0
   43c44:	mov	r0, r5
   43c48:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   43c4c:	ldrb	r0, [r6], #1
   43c50:	cmp	r0, #48	; 0x30
   43c54:	beq	43c4c <fputs@plt+0x32864>
   43c58:	ldrb	r0, [r6, #-1]
   43c5c:	ldrb	r2, [r9, r0]
   43c60:	mov	r1, #1
   43c64:	mov	r5, #0
   43c68:	tst	r2, #8
   43c6c:	mov	r4, #0
   43c70:	beq	43cac <fputs@plt+0x328c4>
   43c74:	mov	r4, #0
   43c78:	mov	r7, #0
   43c7c:	bl	43df4 <fputs@plt+0x32a0c>
   43c80:	add	r4, r0, r4, lsl #4
   43c84:	ldrb	r0, [r6, r7]
   43c88:	ldrb	r1, [r9, r0]
   43c8c:	and	r1, r1, #8
   43c90:	add	r7, r7, #1
   43c94:	cmp	r7, #7
   43c98:	bhi	43ca4 <fputs@plt+0x328bc>
   43c9c:	cmp	r1, #0
   43ca0:	bne	43c7c <fputs@plt+0x32894>
   43ca4:	clz	r0, r1
   43ca8:	lsr	r1, r0, #5
   43cac:	cmp	r4, #0
   43cb0:	bmi	43cf0 <fputs@plt+0x32908>
   43cb4:	cmp	r1, #0
   43cb8:	beq	43cf0 <fputs@plt+0x32908>
   43cbc:	str	r4, [r8]
   43cc0:	b	43cec <fputs@plt+0x32904>
   43cc4:	subs	r0, r2, r1
   43cc8:	sbc	r3, r6, #0
   43ccc:	mov	r5, #0
   43cd0:	mvn	r7, #-2147483648	; 0x80000000
   43cd4:	subs	r0, r7, r0
   43cd8:	rscs	r0, r3, #0
   43cdc:	blt	43cf0 <fputs@plt+0x32908>
   43ce0:	cmp	r1, #0
   43ce4:	rsbne	r2, r2, #0
   43ce8:	str	r2, [r8]
   43cec:	mov	r5, #1
   43cf0:	mov	r0, r5
   43cf4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   43cf8:	push	{fp, lr}
   43cfc:	mov	fp, sp
   43d00:	sub	sp, sp, #8
   43d04:	add	r2, sp, #4
   43d08:	bl	43d20 <fputs@plt+0x32938>
   43d0c:	cmp	r0, #0
   43d10:	ldrne	r0, [r0, #8]
   43d14:	moveq	r0, #0
   43d18:	mov	sp, fp
   43d1c:	pop	{fp, pc}
   43d20:	push	{r4, r5, r6, r7, fp, lr}
   43d24:	add	fp, sp, #16
   43d28:	mov	r5, r2
   43d2c:	mov	r4, r1
   43d30:	mov	r6, r0
   43d34:	ldr	r7, [r0, #12]
   43d38:	cmp	r7, #0
   43d3c:	beq	43d60 <fputs@plt+0x32978>
   43d40:	mov	r0, r4
   43d44:	bl	43db4 <fputs@plt+0x329cc>
   43d48:	ldr	r1, [r6]
   43d4c:	udiv	r2, r0, r1
   43d50:	mls	r1, r2, r1, r0
   43d54:	add	r0, r7, r1, lsl #3
   43d58:	add	r2, r0, #4
   43d5c:	b	43d6c <fputs@plt+0x32984>
   43d60:	add	r0, r6, #4
   43d64:	add	r2, r6, #8
   43d68:	mov	r1, #0
   43d6c:	ldr	r6, [r2]
   43d70:	ldr	r7, [r0]
   43d74:	str	r1, [r5]
   43d78:	mov	r5, #0
   43d7c:	cmp	r7, #0
   43d80:	beq	43da4 <fputs@plt+0x329bc>
   43d84:	ldr	r0, [r6, #12]
   43d88:	mov	r1, r4
   43d8c:	bl	15bb4 <fputs@plt+0x47cc>
   43d90:	cmp	r0, #0
   43d94:	beq	43dac <fputs@plt+0x329c4>
   43d98:	subs	r7, r7, #1
   43d9c:	ldr	r6, [r6]
   43da0:	bne	43d84 <fputs@plt+0x3299c>
   43da4:	mov	r0, r5
   43da8:	pop	{r4, r5, r6, r7, fp, pc}
   43dac:	mov	r0, r6
   43db0:	pop	{r4, r5, r6, r7, fp, pc}
   43db4:	ldrb	r2, [r0]
   43db8:	cmp	r2, #0
   43dbc:	moveq	r0, #0
   43dc0:	bxeq	lr
   43dc4:	add	r1, r0, #1
   43dc8:	mov	r0, #0
   43dcc:	movw	r3, #5732	; 0x1664
   43dd0:	movt	r3, #8
   43dd4:	uxtb	r2, r2
   43dd8:	ldrb	r2, [r3, r2]
   43ddc:	eor	r0, r0, r0, lsl #3
   43de0:	eor	r0, r0, r2
   43de4:	ldrb	r2, [r1], #1
   43de8:	cmp	r2, #0
   43dec:	bne	43dd4 <fputs@plt+0x329ec>
   43df0:	bx	lr
   43df4:	ubfx	r1, r0, #6, #1
   43df8:	add	r1, r1, r1, lsl #3
   43dfc:	add	r0, r1, r0
   43e00:	and	r0, r0, #15
   43e04:	bx	lr
   43e08:	push	{r4, r5, r6, sl, fp, lr}
   43e0c:	add	fp, sp, #16
   43e10:	mov	r4, r0
   43e14:	ldr	r5, [r0, #8]
   43e18:	ldr	r0, [r0, #12]
   43e1c:	ldrsh	r1, [r0, #38]	; 0x26
   43e20:	cmp	r1, #33	; 0x21
   43e24:	movle	r1, #33	; 0x21
   43e28:	ldrh	r6, [r4, #50]	; 0x32
   43e2c:	mov	r0, r5
   43e30:	strh	r1, [r0], #2
   43e34:	cmp	r6, #5
   43e38:	movcs	r6, #5
   43e3c:	lsl	r1, r6, #1
   43e40:	uxth	r2, r1
   43e44:	movw	r1, #7928	; 0x1ef8
   43e48:	movt	r1, #8
   43e4c:	bl	11244 <memcpy@plt>
   43e50:	ldrh	r0, [r4, #50]	; 0x32
   43e54:	cmp	r6, r0
   43e58:	bcs	43e7c <fputs@plt+0x32a94>
   43e5c:	add	r0, r5, r6, lsl #1
   43e60:	add	r1, r0, #2
   43e64:	mov	r2, #23
   43e68:	strh	r2, [r1], #2
   43e6c:	add	r6, r6, #1
   43e70:	ldrh	r0, [r4, #50]	; 0x32
   43e74:	cmp	r6, r0
   43e78:	bcc	43e68 <fputs@plt+0x32a80>
   43e7c:	ldrb	r1, [r4, #54]	; 0x36
   43e80:	cmp	r1, #0
   43e84:	addne	r0, r5, r0, lsl #1
   43e88:	movne	r1, #0
   43e8c:	strhne	r1, [r0]
   43e90:	pop	{r4, r5, r6, sl, fp, pc}
   43e94:	push	{r4, r5, r6, r7, fp, lr}
   43e98:	add	fp, sp, #16
   43e9c:	sub	sp, sp, #56	; 0x38
   43ea0:	cmp	r2, #0
   43ea4:	beq	43f88 <fputs@plt+0x32ba0>
   43ea8:	mov	r5, r2
   43eac:	ldr	r1, [r2]
   43eb0:	cmp	r1, #0
   43eb4:	beq	43f88 <fputs@plt+0x32ba0>
   43eb8:	mov	r6, r0
   43ebc:	ldr	r0, [r5, #8]
   43ec0:	cmp	r0, #0
   43ec4:	beq	43f88 <fputs@plt+0x32ba0>
   43ec8:	ldm	r6, {r0, r2}
   43ecc:	bl	1f85c <fputs@plt+0xe474>
   43ed0:	cmp	r0, #0
   43ed4:	beq	43f88 <fputs@plt+0x32ba0>
   43ed8:	mov	r4, r0
   43edc:	ldr	r7, [r5, #4]
   43ee0:	cmp	r7, #0
   43ee4:	beq	43f0c <fputs@plt+0x32b24>
   43ee8:	ldr	r0, [r5]
   43eec:	mov	r1, r7
   43ef0:	bl	15b88 <fputs@plt+0x47a0>
   43ef4:	cmp	r0, #0
   43ef8:	beq	43f14 <fputs@plt+0x32b2c>
   43efc:	ldm	r6, {r0, r2}
   43f00:	mov	r1, r7
   43f04:	bl	43aec <fputs@plt+0x32704>
   43f08:	b	43f1c <fputs@plt+0x32b34>
   43f0c:	ldr	r0, [r5, #8]
   43f10:	b	43f68 <fputs@plt+0x32b80>
   43f14:	mov	r0, r4
   43f18:	bl	43f94 <fputs@plt+0x32bac>
   43f1c:	mov	r6, r0
   43f20:	ldr	r0, [r5, #8]
   43f24:	cmp	r6, #0
   43f28:	beq	43f68 <fputs@plt+0x32b80>
   43f2c:	ldrb	r1, [r6, #55]	; 0x37
   43f30:	and	r1, r1, #251	; 0xfb
   43f34:	strb	r1, [r6, #55]	; 0x37
   43f38:	ldr	r2, [r6, #8]
   43f3c:	ldrh	r1, [r6, #50]	; 0x32
   43f40:	add	r1, r1, #1
   43f44:	mov	r3, r6
   43f48:	bl	43fc4 <fputs@plt+0x32bdc>
   43f4c:	ldr	r0, [r6, #36]	; 0x24
   43f50:	cmp	r0, #0
   43f54:	bne	43f88 <fputs@plt+0x32ba0>
   43f58:	ldr	r0, [r6, #8]
   43f5c:	ldrh	r0, [r0]
   43f60:	strh	r0, [r4, #38]	; 0x26
   43f64:	b	43f88 <fputs@plt+0x32ba0>
   43f68:	ldrh	r1, [r4, #40]	; 0x28
   43f6c:	strh	r1, [sp, #48]	; 0x30
   43f70:	add	r2, r4, #38	; 0x26
   43f74:	mov	r3, sp
   43f78:	mov	r1, #1
   43f7c:	bl	43fc4 <fputs@plt+0x32bdc>
   43f80:	ldrh	r0, [sp, #48]	; 0x30
   43f84:	strh	r0, [r4, #40]	; 0x28
   43f88:	mov	r0, #0
   43f8c:	sub	sp, fp, #16
   43f90:	pop	{r4, r5, r6, r7, fp, pc}
   43f94:	ldr	r1, [r0, #8]
   43f98:	mov	r0, #0
   43f9c:	cmp	r1, #0
   43fa0:	bxeq	lr
   43fa4:	ldrb	r2, [r1, #55]	; 0x37
   43fa8:	and	r2, r2, #3
   43fac:	cmp	r2, #2
   43fb0:	beq	43fbc <fputs@plt+0x32bd4>
   43fb4:	ldr	r1, [r1, #20]
   43fb8:	b	43f9c <fputs@plt+0x32bb4>
   43fbc:	mov	r0, r1
   43fc0:	bx	lr
   43fc4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   43fc8:	add	fp, sp, #24
   43fcc:	mov	r9, r3
   43fd0:	mov	r6, r0
   43fd4:	cmp	r1, #1
   43fd8:	blt	44078 <fputs@plt+0x32c90>
   43fdc:	ldrb	r0, [r6]
   43fe0:	cmp	r0, #0
   43fe4:	beq	44078 <fputs@plt+0x32c90>
   43fe8:	mov	r8, r2
   43fec:	mov	r7, r1
   43ff0:	mov	r4, #0
   43ff4:	ldrb	r1, [r6]
   43ff8:	sub	r0, r1, #48	; 0x30
   43ffc:	uxtb	r0, r0
   44000:	cmp	r0, #9
   44004:	bhi	44038 <fputs@plt+0x32c50>
   44008:	mov	r0, #0
   4400c:	mov	r5, r6
   44010:	add	r0, r0, r0, lsl #2
   44014:	lsl	r0, r0, #1
   44018:	uxtab	r0, r0, r1
   4401c:	sub	r0, r0, #48	; 0x30
   44020:	ldrb	r1, [r5, #1]!
   44024:	sub	r2, r1, #48	; 0x30
   44028:	uxtb	r2, r2
   4402c:	cmp	r2, #10
   44030:	bcc	44010 <fputs@plt+0x32c28>
   44034:	b	44040 <fputs@plt+0x32c58>
   44038:	mov	r5, r6
   4403c:	mov	r0, #0
   44040:	mov	r1, #0
   44044:	bl	44150 <fputs@plt+0x32d68>
   44048:	add	r1, r8, r4, lsl #1
   4404c:	strh	r0, [r1]
   44050:	mov	r6, r5
   44054:	ldrb	r0, [r6], #1
   44058:	cmp	r0, #32
   4405c:	movne	r6, r5
   44060:	add	r4, r4, #1
   44064:	cmp	r4, r7
   44068:	bge	44078 <fputs@plt+0x32c90>
   4406c:	ldrb	r0, [r6]
   44070:	cmp	r0, #0
   44074:	bne	43ff4 <fputs@plt+0x32c0c>
   44078:	ldrb	r0, [r9, #55]	; 0x37
   4407c:	and	r0, r0, #187	; 0xbb
   44080:	strb	r0, [r9, #55]	; 0x37
   44084:	ldrb	r0, [r6]
   44088:	cmp	r0, #0
   4408c:	beq	4414c <fputs@plt+0x32d64>
   44090:	movw	r4, #23513	; 0x5bd9
   44094:	movt	r4, #8
   44098:	movw	r7, #23524	; 0x5be4
   4409c:	movt	r7, #8
   440a0:	movw	r8, #23534	; 0x5bee
   440a4:	movt	r8, #8
   440a8:	mov	r0, r4
   440ac:	mov	r1, r6
   440b0:	bl	1b5b8 <fputs@plt+0xa1d0>
   440b4:	cmp	r0, #0
   440b8:	beq	440f0 <fputs@plt+0x32d08>
   440bc:	mov	r0, r7
   440c0:	mov	r1, r6
   440c4:	bl	1b5b8 <fputs@plt+0xa1d0>
   440c8:	cmp	r0, #0
   440cc:	beq	44100 <fputs@plt+0x32d18>
   440d0:	mov	r0, r8
   440d4:	mov	r1, r6
   440d8:	bl	1b5b8 <fputs@plt+0xa1d0>
   440dc:	cmp	r0, #0
   440e0:	bne	44114 <fputs@plt+0x32d2c>
   440e4:	ldrb	r0, [r9, #55]	; 0x37
   440e8:	orr	r0, r0, #64	; 0x40
   440ec:	b	440f8 <fputs@plt+0x32d10>
   440f0:	ldrb	r0, [r9, #55]	; 0x37
   440f4:	orr	r0, r0, #4
   440f8:	strb	r0, [r9, #55]	; 0x37
   440fc:	b	44114 <fputs@plt+0x32d2c>
   44100:	add	r0, r6, #3
   44104:	bl	43ac0 <fputs@plt+0x326d8>
   44108:	asr	r1, r0, #31
   4410c:	bl	44150 <fputs@plt+0x32d68>
   44110:	strh	r0, [r9, #48]	; 0x30
   44114:	sub	r0, r6, #1
   44118:	ldrb	r1, [r6]
   4411c:	orr	r1, r1, #32
   44120:	cmp	r1, #32
   44124:	beq	44134 <fputs@plt+0x32d4c>
   44128:	add	r0, r0, #1
   4412c:	add	r6, r6, #1
   44130:	b	44118 <fputs@plt+0x32d30>
   44134:	mov	r6, r0
   44138:	ldrb	r0, [r6, #1]!
   4413c:	cmp	r0, #32
   44140:	beq	44138 <fputs@plt+0x32d50>
   44144:	cmp	r0, #0
   44148:	bne	440a8 <fputs@plt+0x32cc0>
   4414c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   44150:	push	{fp, lr}
   44154:	mov	fp, sp
   44158:	subs	r2, r0, #8
   4415c:	sbcs	r2, r1, #0
   44160:	bcs	441a0 <fputs@plt+0x32db8>
   44164:	mov	r2, #0
   44168:	subs	r3, r0, #2
   4416c:	sbcs	r3, r1, #0
   44170:	bcc	44234 <fputs@plt+0x32e4c>
   44174:	mov	r2, #40	; 0x28
   44178:	mov	ip, #8
   4417c:	lsl	r1, r1, #1
   44180:	orr	r1, r1, r0, lsr #31
   44184:	lsl	r3, r0, #1
   44188:	sub	r2, r2, #10
   4418c:	rsbs	r0, ip, r0, lsl #1
   44190:	sbcs	r0, r1, #0
   44194:	mov	r0, r3
   44198:	bcc	4417c <fputs@plt+0x32d94>
   4419c:	b	44218 <fputs@plt+0x32e30>
   441a0:	mov	r2, #40	; 0x28
   441a4:	subs	r3, r0, #256	; 0x100
   441a8:	sbcs	r3, r1, #0
   441ac:	bcc	441e0 <fputs@plt+0x32df8>
   441b0:	mov	r2, #40	; 0x28
   441b4:	lsr	r3, r0, #4
   441b8:	orr	ip, r3, r1, lsl #28
   441bc:	lsr	r0, r0, #12
   441c0:	orr	r0, r0, r1, lsl #20
   441c4:	orr	r0, r0, r1, lsr #12
   441c8:	add	r2, r2, #40	; 0x28
   441cc:	lsr	r1, r1, #4
   441d0:	cmp	r0, #0
   441d4:	mov	r0, ip
   441d8:	bne	441b4 <fputs@plt+0x32dcc>
   441dc:	b	441e4 <fputs@plt+0x32dfc>
   441e0:	mov	ip, r0
   441e4:	subs	r0, ip, #16
   441e8:	sbcs	r0, r1, #0
   441ec:	bcc	44214 <fputs@plt+0x32e2c>
   441f0:	lsrs	lr, r1, #1
   441f4:	rrx	r3, ip
   441f8:	add	r2, r2, #10
   441fc:	rsbs	r0, ip, #31
   44200:	rscs	r0, r1, #0
   44204:	mov	ip, r3
   44208:	mov	r1, lr
   4420c:	bcc	441f0 <fputs@plt+0x32e08>
   44210:	b	44218 <fputs@plt+0x32e30>
   44214:	mov	r3, ip
   44218:	and	r0, r3, #7
   4421c:	movw	r1, #37540	; 0x92a4
   44220:	movt	r1, #8
   44224:	add	r0, r1, r0, lsl #1
   44228:	ldrh	r0, [r0]
   4422c:	add	r0, r2, r0
   44230:	sub	r2, r0, #10
   44234:	sxth	r0, r2
   44238:	pop	{fp, pc}
   4423c:	push	{r4, r5, r6, r7, fp, lr}
   44240:	add	fp, sp, #16
   44244:	sub	sp, sp, #8
   44248:	mov	r7, r2
   4424c:	mov	r5, r1
   44250:	mov	r4, r0
   44254:	add	r2, sp, #4
   44258:	bl	43d20 <fputs@plt+0x32938>
   4425c:	cmp	r0, #0
   44260:	beq	44280 <fputs@plt+0x32e98>
   44264:	mov	r1, r0
   44268:	ldr	r6, [r0, #8]
   4426c:	cmp	r7, #0
   44270:	beq	44318 <fputs@plt+0x32f30>
   44274:	str	r7, [r1, #8]
   44278:	str	r5, [r1, #12]
   4427c:	b	4432c <fputs@plt+0x32f44>
   44280:	cmp	r7, #0
   44284:	beq	44310 <fputs@plt+0x32f28>
   44288:	mov	r0, #16
   4428c:	mov	r1, #0
   44290:	bl	141fc <fputs@plt+0x2e14>
   44294:	cmp	r0, #0
   44298:	beq	44328 <fputs@plt+0x32f40>
   4429c:	mov	r6, r0
   442a0:	str	r7, [r0, #8]
   442a4:	str	r5, [r0, #12]
   442a8:	ldr	r0, [r4, #4]
   442ac:	add	r0, r0, #1
   442b0:	str	r0, [r4, #4]
   442b4:	cmp	r0, #10
   442b8:	bcc	442f4 <fputs@plt+0x32f0c>
   442bc:	ldr	r1, [r4]
   442c0:	cmp	r0, r1, lsl #1
   442c4:	bls	442f4 <fputs@plt+0x32f0c>
   442c8:	lsl	r1, r0, #1
   442cc:	mov	r0, r4
   442d0:	bl	443b8 <fputs@plt+0x32fd0>
   442d4:	cmp	r0, #0
   442d8:	beq	442f4 <fputs@plt+0x32f0c>
   442dc:	mov	r0, r5
   442e0:	bl	43db4 <fputs@plt+0x329cc>
   442e4:	ldr	r1, [r4]
   442e8:	udiv	r2, r0, r1
   442ec:	mls	r0, r2, r1, r0
   442f0:	str	r0, [sp, #4]
   442f4:	ldr	r1, [r4, #12]
   442f8:	ldr	r0, [sp, #4]
   442fc:	cmp	r1, #0
   44300:	addne	r1, r1, r0, lsl #3
   44304:	mov	r0, r4
   44308:	mov	r2, r6
   4430c:	bl	44484 <fputs@plt+0x3309c>
   44310:	mov	r6, #0
   44314:	b	4432c <fputs@plt+0x32f44>
   44318:	ldr	r2, [sp, #4]
   4431c:	mov	r0, r4
   44320:	bl	44338 <fputs@plt+0x32f50>
   44324:	b	4432c <fputs@plt+0x32f44>
   44328:	mov	r6, r7
   4432c:	mov	r0, r6
   44330:	sub	sp, fp, #16
   44334:	pop	{r4, r5, r6, r7, fp, pc}
   44338:	push	{r4, sl, fp, lr}
   4433c:	add	fp, sp, #8
   44340:	mov	r4, r0
   44344:	ldm	r1, {r0, r3}
   44348:	cmp	r3, #0
   4434c:	addeq	r3, r4, #8
   44350:	str	r0, [r3]
   44354:	ldr	r0, [r1]
   44358:	cmp	r0, #0
   4435c:	ldrne	r3, [r1, #4]
   44360:	strne	r3, [r0, #4]
   44364:	ldr	r0, [r4, #12]
   44368:	cmp	r0, #0
   4436c:	beq	44394 <fputs@plt+0x32fac>
   44370:	add	ip, r0, r2, lsl #3
   44374:	ldr	r3, [ip, #4]!
   44378:	cmp	r3, r1
   4437c:	bne	44388 <fputs@plt+0x32fa0>
   44380:	ldr	r3, [r1]
   44384:	str	r3, [ip]
   44388:	ldr	r3, [r0, r2, lsl #3]
   4438c:	sub	r3, r3, #1
   44390:	str	r3, [r0, r2, lsl #3]
   44394:	mov	r0, r1
   44398:	bl	14294 <fputs@plt+0x2eac>
   4439c:	ldr	r0, [r4, #4]
   443a0:	subs	r0, r0, #1
   443a4:	str	r0, [r4, #4]
   443a8:	popne	{r4, sl, fp, pc}
   443ac:	mov	r0, r4
   443b0:	pop	{r4, sl, fp, lr}
   443b4:	b	3d8e0 <fputs@plt+0x2c4f8>
   443b8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   443bc:	add	fp, sp, #24
   443c0:	mov	r5, r1
   443c4:	mov	r9, r0
   443c8:	lsl	r0, r1, #3
   443cc:	cmp	r0, #1024	; 0x400
   443d0:	movwhi	r5, #128	; 0x80
   443d4:	ldr	r0, [r9]
   443d8:	mov	r8, #0
   443dc:	cmp	r5, r0
   443e0:	beq	4447c <fputs@plt+0x33094>
   443e4:	bl	277c4 <fputs@plt+0x163dc>
   443e8:	lsl	r0, r5, #3
   443ec:	mov	r8, #0
   443f0:	mov	r1, #0
   443f4:	bl	141fc <fputs@plt+0x2e14>
   443f8:	mov	r5, r0
   443fc:	bl	277e8 <fputs@plt+0x16400>
   44400:	cmp	r5, #0
   44404:	beq	4447c <fputs@plt+0x33094>
   44408:	ldr	r0, [r9, #12]
   4440c:	bl	14294 <fputs@plt+0x2eac>
   44410:	str	r5, [r9, #12]
   44414:	mov	r0, r5
   44418:	bl	14304 <fputs@plt+0x2f1c>
   4441c:	lsr	r6, r0, #3
   44420:	str	r6, [r9]
   44424:	bic	r2, r0, #7
   44428:	mov	r8, #0
   4442c:	mov	r0, r5
   44430:	mov	r1, #0
   44434:	bl	1119c <memset@plt>
   44438:	ldr	r7, [r9, #8]
   4443c:	str	r8, [r9, #8]
   44440:	mov	r8, #1
   44444:	cmp	r7, #0
   44448:	beq	4447c <fputs@plt+0x33094>
   4444c:	ldr	r0, [r7, #12]
   44450:	bl	43db4 <fputs@plt+0x329cc>
   44454:	udiv	r1, r0, r6
   44458:	mls	r0, r1, r6, r0
   4445c:	add	r1, r5, r0, lsl #3
   44460:	ldr	r4, [r7]
   44464:	mov	r0, r9
   44468:	mov	r2, r7
   4446c:	bl	44484 <fputs@plt+0x3309c>
   44470:	cmp	r4, #0
   44474:	mov	r7, r4
   44478:	bne	4444c <fputs@plt+0x33064>
   4447c:	mov	r0, r8
   44480:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   44484:	cmp	r1, #0
   44488:	beq	444e0 <fputs@plt+0x330f8>
   4448c:	ldr	r3, [r1]
   44490:	cmp	r3, #0
   44494:	beq	444d4 <fputs@plt+0x330ec>
   44498:	ldr	ip, [r1, #4]
   4449c:	add	r3, r3, #1
   444a0:	str	r3, [r1]
   444a4:	str	r2, [r1, #4]
   444a8:	cmp	ip, #0
   444ac:	beq	444e0 <fputs@plt+0x330f8>
   444b0:	str	ip, [r2]
   444b4:	ldr	r1, [ip, #4]!
   444b8:	str	r1, [r2, #4]
   444bc:	ldr	r1, [ip]
   444c0:	cmp	r1, #0
   444c4:	addeq	r1, r0, #8
   444c8:	str	r2, [r1]
   444cc:	str	r2, [ip]
   444d0:	bx	lr
   444d4:	add	r3, r3, #1
   444d8:	str	r3, [r1]
   444dc:	str	r2, [r1, #4]
   444e0:	ldr	r1, [r0, #8]!
   444e4:	str	r1, [r2]
   444e8:	ldr	r1, [r0]
   444ec:	cmp	r1, #0
   444f0:	strne	r2, [r1, #4]
   444f4:	mov	r1, #0
   444f8:	str	r1, [r2, #4]
   444fc:	str	r2, [r0]
   44500:	bx	lr
   44504:	push	{r4, r5, fp, lr}
   44508:	add	fp, sp, #8
   4450c:	mov	r4, r1
   44510:	mov	r5, r0
   44514:	ldr	r1, [r1, #36]	; 0x24
   44518:	bl	4455c <fputs@plt+0x33174>
   4451c:	ldr	r1, [r4, #40]	; 0x28
   44520:	mov	r0, r5
   44524:	bl	445f8 <fputs@plt+0x33210>
   44528:	ldr	r1, [r4, #16]
   4452c:	mov	r0, r5
   44530:	bl	13ddc <fputs@plt+0x29f4>
   44534:	ldrb	r0, [r4, #55]	; 0x37
   44538:	tst	r0, #16
   4453c:	beq	4454c <fputs@plt+0x33164>
   44540:	ldr	r1, [r4, #32]
   44544:	mov	r0, r5
   44548:	bl	13ddc <fputs@plt+0x29f4>
   4454c:	mov	r0, r5
   44550:	mov	r1, r4
   44554:	pop	{r4, r5, fp, lr}
   44558:	b	13ddc <fputs@plt+0x29f4>
   4455c:	push	{r4, r5, fp, lr}
   44560:	add	fp, sp, #8
   44564:	cmp	r1, #0
   44568:	popeq	{r4, r5, fp, pc}
   4456c:	mov	r4, r1
   44570:	mov	r5, r0
   44574:	ldrb	r0, [r1, #5]
   44578:	tst	r0, #64	; 0x40
   4457c:	bne	445d8 <fputs@plt+0x331f0>
   44580:	ldr	r1, [r4, #12]
   44584:	mov	r0, r5
   44588:	bl	4455c <fputs@plt+0x33174>
   4458c:	ldr	r1, [r4, #16]
   44590:	mov	r0, r5
   44594:	bl	4455c <fputs@plt+0x33174>
   44598:	ldrb	r0, [r4, #6]
   4459c:	tst	r0, #1
   445a0:	beq	445b0 <fputs@plt+0x331c8>
   445a4:	ldr	r1, [r4, #8]
   445a8:	mov	r0, r5
   445ac:	bl	13ddc <fputs@plt+0x29f4>
   445b0:	ldrb	r0, [r4, #5]
   445b4:	tst	r0, #8
   445b8:	bne	445cc <fputs@plt+0x331e4>
   445bc:	ldr	r1, [r4, #20]
   445c0:	mov	r0, r5
   445c4:	bl	445f8 <fputs@plt+0x33210>
   445c8:	b	445d8 <fputs@plt+0x331f0>
   445cc:	ldr	r1, [r4, #20]
   445d0:	mov	r0, r5
   445d4:	bl	44678 <fputs@plt+0x33290>
   445d8:	ldrb	r0, [r4, #5]
   445dc:	tst	r0, #128	; 0x80
   445e0:	bne	445f4 <fputs@plt+0x3320c>
   445e4:	mov	r0, r5
   445e8:	mov	r1, r4
   445ec:	pop	{r4, r5, fp, lr}
   445f0:	b	13ddc <fputs@plt+0x29f4>
   445f4:	pop	{r4, r5, fp, pc}
   445f8:	cmp	r1, #0
   445fc:	bxeq	lr
   44600:	push	{r4, r5, r6, r7, fp, lr}
   44604:	add	fp, sp, #16
   44608:	mov	r4, r1
   4460c:	mov	r5, r0
   44610:	ldr	r0, [r1]
   44614:	cmp	r0, #1
   44618:	blt	4465c <fputs@plt+0x33274>
   4461c:	ldr	r6, [r4, #4]
   44620:	mov	r7, #0
   44624:	ldr	r1, [r6]
   44628:	mov	r0, r5
   4462c:	bl	4455c <fputs@plt+0x33174>
   44630:	ldr	r1, [r6, #4]
   44634:	mov	r0, r5
   44638:	bl	13ddc <fputs@plt+0x29f4>
   4463c:	ldr	r1, [r6, #8]
   44640:	mov	r0, r5
   44644:	bl	13ddc <fputs@plt+0x29f4>
   44648:	add	r6, r6, #20
   4464c:	add	r7, r7, #1
   44650:	ldr	r0, [r4]
   44654:	cmp	r7, r0
   44658:	blt	44624 <fputs@plt+0x3323c>
   4465c:	ldr	r1, [r4, #4]
   44660:	mov	r0, r5
   44664:	bl	13ddc <fputs@plt+0x29f4>
   44668:	mov	r0, r5
   4466c:	mov	r1, r4
   44670:	pop	{r4, r5, r6, r7, fp, lr}
   44674:	b	13ddc <fputs@plt+0x29f4>
   44678:	mov	r2, #1
   4467c:	b	44680 <fputs@plt+0x33298>
   44680:	push	{r4, r5, r6, r7, fp, lr}
   44684:	add	fp, sp, #16
   44688:	cmp	r1, #0
   4468c:	beq	44730 <fputs@plt+0x33348>
   44690:	mov	r5, r1
   44694:	mov	r4, r0
   44698:	clz	r0, r2
   4469c:	lsr	r6, r0, #5
   446a0:	ldr	r1, [r5]
   446a4:	ldr	r7, [r5, #48]	; 0x30
   446a8:	mov	r0, r4
   446ac:	bl	445f8 <fputs@plt+0x33210>
   446b0:	ldr	r1, [r5, #28]
   446b4:	mov	r0, r4
   446b8:	bl	44734 <fputs@plt+0x3334c>
   446bc:	ldr	r1, [r5, #32]
   446c0:	mov	r0, r4
   446c4:	bl	4455c <fputs@plt+0x33174>
   446c8:	ldr	r1, [r5, #36]	; 0x24
   446cc:	mov	r0, r4
   446d0:	bl	445f8 <fputs@plt+0x33210>
   446d4:	ldr	r1, [r5, #40]	; 0x28
   446d8:	mov	r0, r4
   446dc:	bl	4455c <fputs@plt+0x33174>
   446e0:	ldr	r1, [r5, #44]	; 0x2c
   446e4:	mov	r0, r4
   446e8:	bl	445f8 <fputs@plt+0x33210>
   446ec:	ldr	r1, [r5, #56]	; 0x38
   446f0:	mov	r0, r4
   446f4:	bl	4455c <fputs@plt+0x33174>
   446f8:	ldr	r1, [r5, #60]	; 0x3c
   446fc:	mov	r0, r4
   44700:	bl	4455c <fputs@plt+0x33174>
   44704:	ldr	r1, [r5, #64]	; 0x40
   44708:	mov	r0, r4
   4470c:	bl	44810 <fputs@plt+0x33428>
   44710:	tst	r6, #1
   44714:	moveq	r0, r4
   44718:	moveq	r1, r5
   4471c:	bleq	13ddc <fputs@plt+0x29f4>
   44720:	mov	r6, #0
   44724:	cmp	r7, #0
   44728:	mov	r5, r7
   4472c:	bne	446a0 <fputs@plt+0x332b8>
   44730:	pop	{r4, r5, r6, r7, fp, pc}
   44734:	cmp	r1, #0
   44738:	bxeq	lr
   4473c:	push	{r4, r5, r6, r7, fp, lr}
   44740:	add	fp, sp, #16
   44744:	mov	r4, r1
   44748:	mov	r5, r0
   4474c:	ldr	r0, [r1]
   44750:	cmp	r0, #1
   44754:	blt	44800 <fputs@plt+0x33418>
   44758:	add	r6, r4, #72	; 0x48
   4475c:	mov	r7, #0
   44760:	b	447a8 <fputs@plt+0x333c0>
   44764:	ldr	r1, [r6, #-48]	; 0xffffffd0
   44768:	mov	r0, r5
   4476c:	bl	13c04 <fputs@plt+0x281c>
   44770:	ldr	r1, [r6, #-44]	; 0xffffffd4
   44774:	mov	r0, r5
   44778:	bl	44678 <fputs@plt+0x33290>
   4477c:	ldr	r1, [r6, #-16]
   44780:	mov	r0, r5
   44784:	bl	4455c <fputs@plt+0x33174>
   44788:	ldr	r1, [r6, #-12]
   4478c:	mov	r0, r5
   44790:	bl	44880 <fputs@plt+0x33498>
   44794:	add	r6, r6, #72	; 0x48
   44798:	add	r7, r7, #1
   4479c:	ldr	r0, [r4]
   447a0:	cmp	r7, r0
   447a4:	bge	44800 <fputs@plt+0x33418>
   447a8:	ldr	r1, [r6, #-60]	; 0xffffffc4
   447ac:	mov	r0, r5
   447b0:	bl	13ddc <fputs@plt+0x29f4>
   447b4:	ldr	r1, [r6, #-56]	; 0xffffffc8
   447b8:	mov	r0, r5
   447bc:	bl	13ddc <fputs@plt+0x29f4>
   447c0:	ldr	r1, [r6, #-52]	; 0xffffffcc
   447c4:	mov	r0, r5
   447c8:	bl	13ddc <fputs@plt+0x29f4>
   447cc:	ldrb	r0, [r6, #-27]	; 0xffffffe5
   447d0:	tst	r0, #2
   447d4:	beq	447e4 <fputs@plt+0x333fc>
   447d8:	ldr	r1, [r6]
   447dc:	mov	r0, r5
   447e0:	bl	13ddc <fputs@plt+0x29f4>
   447e4:	ldrb	r0, [r6, #-27]	; 0xffffffe5
   447e8:	tst	r0, #4
   447ec:	beq	44764 <fputs@plt+0x3337c>
   447f0:	ldr	r1, [r6]
   447f4:	mov	r0, r5
   447f8:	bl	445f8 <fputs@plt+0x33210>
   447fc:	b	44764 <fputs@plt+0x3337c>
   44800:	mov	r0, r5
   44804:	mov	r1, r4
   44808:	pop	{r4, r5, r6, r7, fp, lr}
   4480c:	b	13ddc <fputs@plt+0x29f4>
   44810:	cmp	r1, #0
   44814:	bxeq	lr
   44818:	push	{r4, r5, r6, r7, fp, lr}
   4481c:	add	fp, sp, #16
   44820:	mov	r4, r1
   44824:	mov	r5, r0
   44828:	ldr	r0, [r1]
   4482c:	cmp	r0, #1
   44830:	blt	44870 <fputs@plt+0x33488>
   44834:	mov	r6, #0
   44838:	add	r7, r4, r6, lsl #4
   4483c:	ldr	r1, [r7, #12]
   44840:	mov	r0, r5
   44844:	bl	445f8 <fputs@plt+0x33210>
   44848:	ldr	r1, [r7, #16]
   4484c:	mov	r0, r5
   44850:	bl	44678 <fputs@plt+0x33290>
   44854:	ldr	r1, [r7, #8]
   44858:	mov	r0, r5
   4485c:	bl	13ddc <fputs@plt+0x29f4>
   44860:	add	r6, r6, #1
   44864:	ldr	r0, [r4]
   44868:	cmp	r6, r0
   4486c:	blt	44838 <fputs@plt+0x33450>
   44870:	mov	r0, r5
   44874:	mov	r1, r4
   44878:	pop	{r4, r5, r6, r7, fp, lr}
   4487c:	b	13ddc <fputs@plt+0x29f4>
   44880:	cmp	r1, #0
   44884:	bxeq	lr
   44888:	push	{r4, r5, r6, sl, fp, lr}
   4488c:	add	fp, sp, #16
   44890:	mov	r4, r1
   44894:	mov	r5, r0
   44898:	ldr	r1, [r1]
   4489c:	ldr	r0, [r4, #4]
   448a0:	cmp	r0, #1
   448a4:	blt	448cc <fputs@plt+0x334e4>
   448a8:	mov	r6, #0
   448ac:	ldr	r1, [r1, r6, lsl #3]
   448b0:	mov	r0, r5
   448b4:	bl	13ddc <fputs@plt+0x29f4>
   448b8:	add	r6, r6, #1
   448bc:	ldr	r1, [r4]
   448c0:	ldr	r0, [r4, #4]
   448c4:	cmp	r6, r0
   448c8:	blt	448ac <fputs@plt+0x334c4>
   448cc:	mov	r0, r5
   448d0:	bl	13ddc <fputs@plt+0x29f4>
   448d4:	mov	r0, r5
   448d8:	mov	r1, r4
   448dc:	pop	{r4, r5, r6, sl, fp, lr}
   448e0:	b	13ddc <fputs@plt+0x29f4>
   448e4:	ldr	r1, [r0, #4]
   448e8:	ldr	r0, [r0, #24]
   448ec:	add	r0, r0, #8
   448f0:	b	43cf8 <fputs@plt+0x32910>
   448f4:	ldr	r0, [r0, #8]
   448f8:	ldrb	ip, [r0, r1, lsr #3]
   448fc:	and	r3, r1, #7
   44900:	mov	r2, #1
   44904:	orr	r2, ip, r2, lsl r3
   44908:	strb	r2, [r0, r1, lsr #3]
   4490c:	bx	lr
   44910:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44914:	add	fp, sp, #28
   44918:	sub	sp, sp, #28
   4491c:	stmib	sp, {r2, r3}
   44920:	cmp	r3, #1
   44924:	blt	44b20 <fputs@plt+0x33738>
   44928:	mov	r6, r1
   4492c:	mov	r5, r0
   44930:	add	r9, sp, #24
   44934:	ldmib	sp, {r8, sl}
   44938:	b	44944 <fputs@plt+0x3355c>
   4493c:	cmp	sl, #0
   44940:	ble	44b20 <fputs@plt+0x33738>
   44944:	ldr	r0, [r5, #16]
   44948:	cmp	r0, #0
   4494c:	beq	44b20 <fputs@plt+0x33738>
   44950:	cmp	r8, #0
   44954:	ble	44b28 <fputs@plt+0x33740>
   44958:	mov	r0, r5
   4495c:	mov	r1, r8
   44960:	bl	453e0 <fputs@plt+0x33ff8>
   44964:	cmp	r0, #0
   44968:	bne	44b20 <fputs@plt+0x33738>
   4496c:	ldr	r0, [r5, #4]
   44970:	mov	r1, r8
   44974:	mov	r2, r9
   44978:	mov	r3, #0
   4497c:	bl	17368 <fputs@plt+0x5f80>
   44980:	cmp	r0, #0
   44984:	bne	44b50 <fputs@plt+0x33768>
   44988:	sub	r4, sl, #1
   4498c:	ldr	r7, [sp, #24]
   44990:	mov	r0, r7
   44994:	bl	178cc <fputs@plt+0x64e4>
   44998:	cmp	r6, #0
   4499c:	beq	44a20 <fputs@plt+0x33638>
   449a0:	str	r4, [sp, #12]
   449a4:	str	r7, [sp, #16]
   449a8:	str	r0, [sp, #20]
   449ac:	add	r0, r0, #4
   449b0:	bl	246f8 <fputs@plt+0x13310>
   449b4:	mov	r9, r0
   449b8:	ldr	r0, [r5]
   449bc:	ldrb	r0, [r0, #17]
   449c0:	cmp	r0, #0
   449c4:	beq	449dc <fputs@plt+0x335f4>
   449c8:	mov	r0, r5
   449cc:	mov	r1, r8
   449d0:	mov	r2, #2
   449d4:	mov	r3, #0
   449d8:	bl	44b6c <fputs@plt+0x33784>
   449dc:	ldr	r0, [r5]
   449e0:	ldr	r0, [r0, #36]	; 0x24
   449e4:	asr	r1, r0, #31
   449e8:	add	r0, r0, r1, lsr #30
   449ec:	mvn	r1, #1
   449f0:	add	r0, r1, r0, asr #2
   449f4:	cmp	r9, r0
   449f8:	ble	44a60 <fputs@plt+0x33678>
   449fc:	mov	r0, r5
   44a00:	movw	r1, #23697	; 0x5c91
   44a04:	movt	r1, #8
   44a08:	mov	r2, r8
   44a0c:	bl	45328 <fputs@plt+0x33f40>
   44a10:	sub	sl, sl, #2
   44a14:	ldr	r7, [sp, #16]
   44a18:	add	r9, sp, #24
   44a1c:	b	44adc <fputs@plt+0x336f4>
   44a20:	cmp	r4, #1
   44a24:	blt	44a58 <fputs@plt+0x33670>
   44a28:	ldr	r1, [r5]
   44a2c:	ldrb	r1, [r1, #17]
   44a30:	cmp	r1, #0
   44a34:	beq	44a58 <fputs@plt+0x33670>
   44a38:	mov	sl, r0
   44a3c:	bl	246f8 <fputs@plt+0x13310>
   44a40:	mov	r1, r0
   44a44:	mov	r0, r5
   44a48:	mov	r2, #4
   44a4c:	mov	r3, r8
   44a50:	bl	44b6c <fputs@plt+0x33784>
   44a54:	mov	r0, sl
   44a58:	mov	sl, r4
   44a5c:	b	44ae0 <fputs@plt+0x336f8>
   44a60:	mov	r8, r6
   44a64:	cmp	r9, #1
   44a68:	blt	44ac8 <fputs@plt+0x336e0>
   44a6c:	ldr	r0, [sp, #20]
   44a70:	add	r4, r0, #8
   44a74:	mov	r6, r9
   44a78:	b	44a94 <fputs@plt+0x336ac>
   44a7c:	mov	r0, r5
   44a80:	mov	r1, r7
   44a84:	bl	453e0 <fputs@plt+0x33ff8>
   44a88:	subs	r6, r6, #1
   44a8c:	add	r4, r4, #4
   44a90:	beq	44ac8 <fputs@plt+0x336e0>
   44a94:	mov	r0, r4
   44a98:	bl	246f8 <fputs@plt+0x13310>
   44a9c:	mov	r7, r0
   44aa0:	ldr	r0, [r5]
   44aa4:	ldrb	r0, [r0, #17]
   44aa8:	cmp	r0, #0
   44aac:	beq	44a7c <fputs@plt+0x33694>
   44ab0:	mov	r0, r5
   44ab4:	mov	r1, r7
   44ab8:	mov	r2, #2
   44abc:	mov	r3, #0
   44ac0:	bl	44b6c <fputs@plt+0x33784>
   44ac4:	b	44a7c <fputs@plt+0x33694>
   44ac8:	ldr	r0, [sp, #12]
   44acc:	sub	sl, r0, r9
   44ad0:	mov	r6, r8
   44ad4:	add	r9, sp, #24
   44ad8:	ldr	r7, [sp, #16]
   44adc:	ldr	r0, [sp, #20]
   44ae0:	bl	246f8 <fputs@plt+0x13310>
   44ae4:	mov	r8, r0
   44ae8:	mov	r0, r7
   44aec:	bl	178d4 <fputs@plt+0x64ec>
   44af0:	cmp	r6, #0
   44af4:	beq	4493c <fputs@plt+0x33554>
   44af8:	cmp	r8, #0
   44afc:	mov	r0, r8
   44b00:	movwne	r0, #1
   44b04:	cmp	sl, r0
   44b08:	bge	4493c <fputs@plt+0x33554>
   44b0c:	mov	r0, r5
   44b10:	movw	r1, #23736	; 0x5cb8
   44b14:	movt	r1, #8
   44b18:	bl	45328 <fputs@plt+0x33f40>
   44b1c:	b	4493c <fputs@plt+0x33554>
   44b20:	sub	sp, fp, #28
   44b24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44b28:	ldr	r0, [sp, #4]
   44b2c:	str	r0, [sp]
   44b30:	movw	r1, #23618	; 0x5c42
   44b34:	movt	r1, #8
   44b38:	mov	r0, r5
   44b3c:	mov	r2, sl
   44b40:	ldr	r3, [sp, #8]
   44b44:	bl	45328 <fputs@plt+0x33f40>
   44b48:	sub	sp, fp, #28
   44b4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44b50:	movw	r1, #23675	; 0x5c7b
   44b54:	movt	r1, #8
   44b58:	mov	r0, r5
   44b5c:	mov	r2, r8
   44b60:	bl	45328 <fputs@plt+0x33f40>
   44b64:	sub	sp, fp, #28
   44b68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44b6c:	push	{r4, r5, r6, r7, fp, lr}
   44b70:	add	fp, sp, #16
   44b74:	sub	sp, sp, #24
   44b78:	mov	r7, r3
   44b7c:	mov	r6, r2
   44b80:	mov	r4, r1
   44b84:	mov	r5, r0
   44b88:	ldr	r0, [r0]
   44b8c:	sub	r2, fp, #17
   44b90:	add	r3, sp, #16
   44b94:	bl	2e418 <fputs@plt+0x1d030>
   44b98:	cmp	r0, #0
   44b9c:	beq	44bd4 <fputs@plt+0x337ec>
   44ba0:	movw	r1, #3082	; 0xc0a
   44ba4:	cmp	r0, r1
   44ba8:	cmpne	r0, #7
   44bac:	bne	44bb8 <fputs@plt+0x337d0>
   44bb0:	mov	r0, #1
   44bb4:	str	r0, [r5, #24]
   44bb8:	movw	r1, #23823	; 0x5d0f
   44bbc:	movt	r1, #8
   44bc0:	mov	r0, r5
   44bc4:	mov	r2, r4
   44bc8:	bl	45328 <fputs@plt+0x33f40>
   44bcc:	sub	sp, fp, #16
   44bd0:	pop	{r4, r5, r6, r7, fp, pc}
   44bd4:	ldr	r0, [sp, #16]
   44bd8:	ldrb	r1, [fp, #-17]	; 0xffffffef
   44bdc:	cmp	r1, r6
   44be0:	cmpeq	r0, r7
   44be4:	beq	44c0c <fputs@plt+0x33824>
   44be8:	str	r7, [sp]
   44bec:	str	r1, [sp, #4]
   44bf0:	str	r0, [sp, #8]
   44bf4:	movw	r1, #23852	; 0x5d2c
   44bf8:	movt	r1, #8
   44bfc:	mov	r0, r5
   44c00:	mov	r2, r4
   44c04:	mov	r3, r6
   44c08:	bl	45328 <fputs@plt+0x33f40>
   44c0c:	sub	sp, fp, #16
   44c10:	pop	{r4, r5, r6, r7, fp, pc}
   44c14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44c18:	add	fp, sp, #28
   44c1c:	sub	sp, sp, #156	; 0x9c
   44c20:	ldr	r3, [fp, #12]
   44c24:	str	r3, [fp, #-36]	; 0xffffffdc
   44c28:	ldr	r3, [fp, #8]
   44c2c:	str	r3, [fp, #-40]	; 0xffffffd8
   44c30:	mov	r6, #0
   44c34:	str	r6, [fp, #-44]	; 0xffffffd4
   44c38:	cmp	r1, #0
   44c3c:	beq	44d18 <fputs@plt+0x33930>
   44c40:	str	r2, [fp, #-84]	; 0xffffffac
   44c44:	ldr	r5, [r0]
   44c48:	ldr	r2, [r0, #28]
   44c4c:	str	r2, [fp, #-76]	; 0xffffffb4
   44c50:	mov	r4, r0
   44c54:	ldr	r7, [r0, #32]
   44c58:	ldr	r8, [r0, #36]	; 0x24
   44c5c:	ldr	r9, [r5, #36]	; 0x24
   44c60:	mov	sl, r1
   44c64:	bl	453e0 <fputs@plt+0x33ff8>
   44c68:	cmp	r0, #0
   44c6c:	bne	44d18 <fputs@plt+0x33930>
   44c70:	str	r7, [fp, #-80]	; 0xffffffb0
   44c74:	str	r9, [sp, #88]	; 0x58
   44c78:	str	r8, [fp, #-88]	; 0xffffffa8
   44c7c:	movw	r0, #23906	; 0x5d62
   44c80:	movt	r0, #8
   44c84:	str	r0, [r4, #28]
   44c88:	str	sl, [r4, #32]
   44c8c:	sub	r2, fp, #44	; 0x2c
   44c90:	mov	r8, #0
   44c94:	mov	r0, r5
   44c98:	mov	r1, sl
   44c9c:	mov	r3, #0
   44ca0:	bl	2c280 <fputs@plt+0x1ae98>
   44ca4:	cmp	r0, #0
   44ca8:	beq	44cbc <fputs@plt+0x338d4>
   44cac:	mov	r2, r0
   44cb0:	movw	r1, #23916	; 0x5d6c
   44cb4:	movt	r1, #8
   44cb8:	b	44ce8 <fputs@plt+0x33900>
   44cbc:	str	sl, [sp, #60]	; 0x3c
   44cc0:	ldr	r6, [fp, #-44]	; 0xffffffd4
   44cc4:	ldrb	r9, [r6]
   44cc8:	strb	r8, [r6]
   44ccc:	mov	r0, r6
   44cd0:	bl	27e18 <fputs@plt+0x16a30>
   44cd4:	cmp	r0, #0
   44cd8:	beq	44d24 <fputs@plt+0x3393c>
   44cdc:	mov	r2, r0
   44ce0:	movw	r1, #23954	; 0x5d92
   44ce4:	movt	r1, #8
   44ce8:	mov	r0, r4
   44cec:	bl	45328 <fputs@plt+0x33f40>
   44cf0:	mvn	r5, #0
   44cf4:	ldr	r6, [fp, #-88]	; 0xffffffa8
   44cf8:	ldr	r8, [fp, #-80]	; 0xffffffb0
   44cfc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   44d00:	bl	2c348 <fputs@plt+0x1af60>
   44d04:	ldr	r0, [fp, #-76]	; 0xffffffb4
   44d08:	str	r0, [r4, #28]
   44d0c:	str	r8, [r4, #32]
   44d10:	str	r6, [r4, #36]	; 0x24
   44d14:	add	r6, r5, #1
   44d18:	mov	r0, r6
   44d1c:	sub	sp, fp, #28
   44d20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44d24:	ldrb	r2, [r6, #5]
   44d28:	ldr	r1, [r6, #56]	; 0x38
   44d2c:	movw	r0, #23992	; 0x5db8
   44d30:	movt	r0, #8
   44d34:	str	r0, [r4, #28]
   44d38:	str	r1, [sp, #76]	; 0x4c
   44d3c:	str	r2, [sp, #28]
   44d40:	add	r0, r2, r1
   44d44:	ldrb	ip, [r0, #3]
   44d48:	ldrb	r1, [r0, #4]
   44d4c:	ldrb	r2, [r0, #5]
   44d50:	ldrb	r3, [r0, #6]
   44d54:	orr	r2, r3, r2, lsl #8
   44d58:	sub	r8, r2, #1
   44d5c:	mov	r7, #1
   44d60:	orr	r2, r1, ip, lsl #8
   44d64:	str	r6, [sp, #80]	; 0x50
   44d68:	ldrb	sl, [r6, #4]
   44d6c:	cmp	sl, #0
   44d70:	str	r5, [sp, #52]	; 0x34
   44d74:	str	r9, [sp, #16]
   44d78:	str	r0, [sp, #32]
   44d7c:	str	r2, [sp, #24]
   44d80:	beq	44da4 <fputs@plt+0x339bc>
   44d84:	ldr	r1, [r4, #68]	; 0x44
   44d88:	mov	r0, #0
   44d8c:	str	r1, [sp, #44]	; 0x2c
   44d90:	str	r0, [r1]
   44d94:	mvn	r5, #0
   44d98:	mov	r0, #1
   44d9c:	str	r0, [sp, #48]	; 0x30
   44da0:	b	44e14 <fputs@plt+0x33a2c>
   44da4:	add	r0, r0, #8
   44da8:	bl	246f8 <fputs@plt+0x13310>
   44dac:	mov	r6, r0
   44db0:	ldrb	r0, [r5, #17]
   44db4:	cmp	r0, #0
   44db8:	beq	44ddc <fputs@plt+0x339f4>
   44dbc:	movw	r0, #24018	; 0x5dd2
   44dc0:	movt	r0, #8
   44dc4:	str	r0, [r4, #28]
   44dc8:	mov	r0, r4
   44dcc:	mov	r1, r6
   44dd0:	mov	r2, #5
   44dd4:	ldr	r3, [sp, #60]	; 0x3c
   44dd8:	bl	44b6c <fputs@plt+0x33784>
   44ddc:	ldr	r0, [fp, #8]
   44de0:	str	r0, [sp]
   44de4:	ldr	r0, [fp, #12]
   44de8:	str	r0, [sp, #4]
   44dec:	sub	r2, fp, #40	; 0x28
   44df0:	mov	r0, r4
   44df4:	mov	r1, r6
   44df8:	bl	44c14 <fputs@plt+0x3382c>
   44dfc:	mov	r5, r0
   44e00:	mov	r0, #0
   44e04:	str	r0, [sp, #44]	; 0x2c
   44e08:	mov	r0, #0
   44e0c:	str	r0, [sp, #48]	; 0x30
   44e10:	ldr	r2, [sp, #24]
   44e14:	uxth	r0, r8
   44e18:	str	r0, [sp, #72]	; 0x48
   44e1c:	lsl	r1, sl, #2
   44e20:	cmp	r2, #0
   44e24:	ldr	r6, [fp, #-88]	; 0xffffffa8
   44e28:	ldr	r9, [sp, #88]	; 0x58
   44e2c:	str	r1, [sp, #12]
   44e30:	beq	45114 <fputs@plt+0x33d2c>
   44e34:	str	r5, [sp, #56]	; 0x38
   44e38:	uxtah	r0, r7, r8
   44e3c:	str	r0, [sp, #68]	; 0x44
   44e40:	ldr	r0, [sp, #28]
   44e44:	sub	r0, r0, r1
   44e48:	ldr	r1, [sp, #76]	; 0x4c
   44e4c:	add	r7, r1, r0
   44e50:	add	r6, r2, #5
   44e54:	sub	r0, r9, #4
   44e58:	str	r0, [sp, #92]	; 0x5c
   44e5c:	sub	r0, r9, #5
   44e60:	str	r0, [sp, #36]	; 0x24
   44e64:	mov	r2, #1
   44e68:	ldr	r8, [fp, #-80]	; 0xffffffb0
   44e6c:	ldr	r5, [sp, #72]	; 0x48
   44e70:	str	r7, [sp, #64]	; 0x40
   44e74:	b	44eac <fputs@plt+0x33ac4>
   44e78:	ldr	r0, [sp, #92]	; 0x5c
   44e7c:	str	r0, [sp]
   44e80:	mov	r0, r4
   44e84:	movw	r1, #24046	; 0x5dee
   44e88:	movt	r1, #8
   44e8c:	mov	r2, r8
   44e90:	ldr	r3, [sp, #68]	; 0x44
   44e94:	bl	45328 <fputs@plt+0x33f40>
   44e98:	mov	r2, #0
   44e9c:	sub	r6, r6, #1
   44ea0:	cmp	sl, #0
   44ea4:	ldr	r8, [fp, #-80]	; 0xffffffb0
   44ea8:	ble	450e8 <fputs@plt+0x33d00>
   44eac:	ldr	r0, [r4, #16]
   44eb0:	cmp	r0, #0
   44eb4:	beq	450e8 <fputs@plt+0x33d00>
   44eb8:	add	r0, r7, r6, lsl #1
   44ebc:	sub	sl, r6, #6
   44ec0:	str	sl, [r4, #36]	; 0x24
   44ec4:	ldrb	r1, [r0]
   44ec8:	ldrb	r0, [r0, #1]
   44ecc:	orr	r8, r0, r1, lsl #8
   44ed0:	cmp	r8, r5
   44ed4:	bls	44e78 <fputs@plt+0x33a90>
   44ed8:	ldr	r0, [sp, #92]	; 0x5c
   44edc:	cmp	r8, r0
   44ee0:	bhi	44e78 <fputs@plt+0x33a90>
   44ee4:	str	r2, [sp, #84]	; 0x54
   44ee8:	mov	r7, r9
   44eec:	ldr	r0, [sp, #76]	; 0x4c
   44ef0:	add	r5, r0, r8
   44ef4:	ldr	r9, [sp, #80]	; 0x50
   44ef8:	ldr	r3, [r9, #80]	; 0x50
   44efc:	mov	r0, r9
   44f00:	mov	r1, r5
   44f04:	sub	r2, fp, #72	; 0x48
   44f08:	blx	r3
   44f0c:	ldrh	r0, [fp, #-54]	; 0xffffffca
   44f10:	add	r0, r8, r0
   44f14:	cmp	r0, r7
   44f18:	bls	44f38 <fputs@plt+0x33b50>
   44f1c:	mov	r0, r4
   44f20:	movw	r1, #24076	; 0x5e0c
   44f24:	movt	r1, #8
   44f28:	bl	45328 <fputs@plt+0x33f40>
   44f2c:	mov	r2, #0
   44f30:	ldr	r9, [sp, #88]	; 0x58
   44f34:	b	4503c <fputs@plt+0x33c54>
   44f38:	ldrb	r0, [r9, #2]
   44f3c:	cmp	r0, #0
   44f40:	ldr	r7, [sp, #52]	; 0x34
   44f44:	beq	44f9c <fputs@plt+0x33bb4>
   44f48:	mov	r9, r7
   44f4c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   44f50:	ldr	r0, [fp, #-36]	; 0xffffffdc
   44f54:	ldr	r2, [fp, #-72]	; 0xffffffb8
   44f58:	ldr	r3, [fp, #-68]	; 0xffffffbc
   44f5c:	ldr	r7, [sp, #48]	; 0x30
   44f60:	cmp	r7, #0
   44f64:	beq	450bc <fputs@plt+0x33cd4>
   44f68:	subs	r1, r1, r2
   44f6c:	sbcs	r0, r0, r3
   44f70:	bge	44f84 <fputs@plt+0x33b9c>
   44f74:	mov	r0, r4
   44f78:	movw	r1, #24100	; 0x5e24
   44f7c:	movt	r1, #8
   44f80:	bl	45328 <fputs@plt+0x33f40>
   44f84:	ldr	r0, [fp, #-72]	; 0xffffffb8
   44f88:	ldr	r1, [fp, #-68]	; 0xffffffbc
   44f8c:	str	r1, [fp, #-36]	; 0xffffffdc
   44f90:	str	r0, [fp, #-40]	; 0xffffffd8
   44f94:	mov	r7, r9
   44f98:	ldr	r9, [sp, #80]	; 0x50
   44f9c:	ldrh	r0, [fp, #-56]	; 0xffffffc8
   44fa0:	ldr	r1, [fp, #-60]	; 0xffffffc4
   44fa4:	cmp	r1, r0
   44fa8:	bls	45010 <fputs@plt+0x33c28>
   44fac:	ldr	r2, [sp, #36]	; 0x24
   44fb0:	add	r1, r2, r1
   44fb4:	sub	r0, r1, r0
   44fb8:	ldr	r1, [sp, #92]	; 0x5c
   44fbc:	udiv	r0, r0, r1
   44fc0:	str	r0, [sp, #40]	; 0x28
   44fc4:	ldrh	r0, [fp, #-54]	; 0xffffffca
   44fc8:	add	r0, r0, r5
   44fcc:	sub	r0, r0, #4
   44fd0:	bl	246f8 <fputs@plt+0x13310>
   44fd4:	mov	r2, r0
   44fd8:	ldrb	r0, [r7, #17]
   44fdc:	cmp	r0, #0
   44fe0:	beq	45000 <fputs@plt+0x33c18>
   44fe4:	mov	r0, r4
   44fe8:	mov	r1, r2
   44fec:	str	r2, [sp, #20]
   44ff0:	mov	r2, #3
   44ff4:	ldr	r3, [sp, #60]	; 0x3c
   44ff8:	bl	44b6c <fputs@plt+0x33784>
   44ffc:	ldr	r2, [sp, #20]
   45000:	mov	r0, r4
   45004:	mov	r1, #0
   45008:	ldr	r3, [sp, #40]	; 0x28
   4500c:	bl	44910 <fputs@plt+0x33528>
   45010:	ldrb	r0, [r9, #4]
   45014:	cmp	r0, #0
   45018:	beq	45048 <fputs@plt+0x33c60>
   4501c:	ldrh	r0, [fp, #-54]	; 0xffffffca
   45020:	add	r0, r8, r0
   45024:	sub	r0, r0, #1
   45028:	orr	r1, r0, r8, lsl #16
   4502c:	ldr	r0, [sp, #44]	; 0x2c
   45030:	bl	4545c <fputs@plt+0x34074>
   45034:	ldr	r9, [sp, #88]	; 0x58
   45038:	ldr	r2, [sp, #84]	; 0x54
   4503c:	ldr	r5, [sp, #72]	; 0x48
   45040:	ldr	r7, [sp, #64]	; 0x40
   45044:	b	44e9c <fputs@plt+0x33ab4>
   45048:	mov	r0, r5
   4504c:	bl	246f8 <fputs@plt+0x13310>
   45050:	mov	r8, r0
   45054:	ldrb	r0, [r7, #17]
   45058:	cmp	r0, #0
   4505c:	beq	45074 <fputs@plt+0x33c8c>
   45060:	mov	r0, r4
   45064:	mov	r1, r8
   45068:	mov	r2, #5
   4506c:	ldr	r3, [sp, #60]	; 0x3c
   45070:	bl	44b6c <fputs@plt+0x33784>
   45074:	ldr	r0, [fp, #-40]	; 0xffffffd8
   45078:	ldr	r1, [fp, #-36]	; 0xffffffdc
   4507c:	stm	sp, {r0, r1}
   45080:	mov	r0, r4
   45084:	mov	r1, r8
   45088:	sub	r2, fp, #40	; 0x28
   4508c:	bl	44c14 <fputs@plt+0x3382c>
   45090:	mov	r8, r0
   45094:	mov	r0, #0
   45098:	str	r0, [sp, #48]	; 0x30
   4509c:	ldr	r0, [sp, #56]	; 0x38
   450a0:	cmp	r8, r0
   450a4:	ldr	r9, [sp, #88]	; 0x58
   450a8:	ldr	r5, [sp, #72]	; 0x48
   450ac:	ldr	r7, [sp, #64]	; 0x40
   450b0:	bne	450cc <fputs@plt+0x33ce4>
   450b4:	ldr	r2, [sp, #84]	; 0x54
   450b8:	b	44e9c <fputs@plt+0x33ab4>
   450bc:	subs	r1, r2, r1
   450c0:	sbcs	r0, r3, r0
   450c4:	bge	44f74 <fputs@plt+0x33b8c>
   450c8:	b	44f84 <fputs@plt+0x33b9c>
   450cc:	mov	r0, r4
   450d0:	movw	r1, #24124	; 0x5e3c
   450d4:	movt	r1, #8
   450d8:	bl	45328 <fputs@plt+0x33f40>
   450dc:	str	r8, [sp, #56]	; 0x38
   450e0:	ldr	r2, [sp, #84]	; 0x54
   450e4:	b	44e9c <fputs@plt+0x33ab4>
   450e8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   450ec:	ldr	r1, [fp, #-36]	; 0xffffffdc
   450f0:	ldr	r3, [fp, #-84]	; 0xffffffac
   450f4:	strd	r0, [r3]
   450f8:	mov	r0, #0
   450fc:	str	r0, [r4, #28]
   45100:	cmp	r2, #0
   45104:	ldr	r5, [sp, #56]	; 0x38
   45108:	ldr	r6, [fp, #-88]	; 0xffffffa8
   4510c:	bne	45134 <fputs@plt+0x33d4c>
   45110:	b	45300 <fputs@plt+0x33f18>
   45114:	ldr	r0, [fp, #-40]	; 0xffffffd8
   45118:	ldr	r1, [fp, #-36]	; 0xffffffdc
   4511c:	ldr	r2, [fp, #-84]	; 0xffffffac
   45120:	strd	r0, [r2]
   45124:	mov	r0, #0
   45128:	str	r0, [r4, #28]
   4512c:	mov	r2, #1
   45130:	ldr	r8, [fp, #-80]	; 0xffffffb0
   45134:	ldr	r0, [r4, #16]
   45138:	cmp	r0, #1
   4513c:	blt	44cfc <fputs@plt+0x33914>
   45140:	ldr	r0, [sp, #80]	; 0x50
   45144:	ldrb	r0, [r0, #4]
   45148:	cmp	r0, #0
   4514c:	ldr	r3, [sp, #32]
   45150:	ldr	r9, [sp, #44]	; 0x2c
   45154:	ldr	r7, [sp, #76]	; 0x4c
   45158:	str	r5, [sp, #56]	; 0x38
   4515c:	str	r2, [sp, #84]	; 0x54
   45160:	bne	451e4 <fputs@plt+0x33dfc>
   45164:	ldr	r9, [r4, #68]	; 0x44
   45168:	mov	r0, #0
   4516c:	str	r0, [r9]
   45170:	ldr	r1, [sp, #24]
   45174:	cmp	r1, #0
   45178:	beq	451e4 <fputs@plt+0x33dfc>
   4517c:	ldr	r0, [sp, #28]
   45180:	add	r0, r0, r1, lsl #1
   45184:	ldr	r2, [sp, #12]
   45188:	sub	r0, r0, r2
   4518c:	add	r0, r0, r7
   45190:	add	r5, r0, #11
   45194:	ldr	sl, [sp, #80]	; 0x50
   45198:	mov	r8, r1
   4519c:	ldrb	r0, [r5, #-1]
   451a0:	ldrb	r1, [r5]
   451a4:	orr	r6, r1, r0, lsl #8
   451a8:	add	r1, r7, r6
   451ac:	ldr	r2, [sl, #76]	; 0x4c
   451b0:	mov	r0, sl
   451b4:	blx	r2
   451b8:	add	r0, r6, r0
   451bc:	sub	r0, r0, #1
   451c0:	orr	r1, r0, r6, lsl #16
   451c4:	mov	r0, r9
   451c8:	bl	4545c <fputs@plt+0x34074>
   451cc:	sub	r5, r5, #2
   451d0:	sub	r8, r8, #1
   451d4:	cmp	r8, #0
   451d8:	bgt	4519c <fputs@plt+0x33db4>
   451dc:	ldr	r8, [fp, #-80]	; 0xffffffb0
   451e0:	ldr	r3, [sp, #32]
   451e4:	ldrb	r0, [r3, #1]
   451e8:	ldrb	r1, [r3, #2]
   451ec:	orr	r5, r1, r0, lsl #8
   451f0:	cmp	r5, #0
   451f4:	beq	45228 <fputs@plt+0x33e40>
   451f8:	add	r6, r7, r5
   451fc:	ldrb	r0, [r6, #2]
   45200:	ldrb	r1, [r6, #3]
   45204:	orr	r0, r1, r0, lsl #8
   45208:	add	r0, r5, r0
   4520c:	sub	r0, r0, #1
   45210:	orr	r1, r0, r5, lsl #16
   45214:	mov	r0, r9
   45218:	bl	4545c <fputs@plt+0x34074>
   4521c:	ldrb	r0, [r7, r5]
   45220:	ldrb	r1, [r6, #1]
   45224:	b	451ec <fputs@plt+0x33e04>
   45228:	sub	r1, fp, #72	; 0x48
   4522c:	mov	r0, r9
   45230:	bl	454b4 <fputs@plt+0x340cc>
   45234:	mov	r5, #0
   45238:	cmp	r0, #0
   4523c:	beq	45284 <fputs@plt+0x33e9c>
   45240:	sub	r6, fp, #72	; 0x48
   45244:	ldr	sl, [sp, #72]	; 0x48
   45248:	uxth	r0, sl
   4524c:	ldr	r7, [fp, #-72]	; 0xffffffb8
   45250:	lsr	r2, r7, #16
   45254:	cmp	r0, r7, lsr #16
   45258:	bcs	4528c <fputs@plt+0x33ea4>
   4525c:	mvn	r0, r0
   45260:	add	r0, r5, r0
   45264:	add	r5, r0, r2
   45268:	mov	r0, r9
   4526c:	mov	r1, r6
   45270:	bl	454b4 <fputs@plt+0x340cc>
   45274:	cmp	r0, #0
   45278:	mov	sl, r7
   4527c:	bne	45248 <fputs@plt+0x33e60>
   45280:	b	452a4 <fputs@plt+0x33ebc>
   45284:	ldr	r7, [sp, #72]	; 0x48
   45288:	b	452a4 <fputs@plt+0x33ebc>
   4528c:	movw	r1, #24149	; 0x5e55
   45290:	movt	r1, #8
   45294:	mov	r0, r4
   45298:	ldr	r3, [sp, #60]	; 0x3c
   4529c:	bl	45328 <fputs@plt+0x33f40>
   452a0:	mov	r7, sl
   452a4:	ldr	r0, [r9]
   452a8:	cmp	r0, #0
   452ac:	bne	452ec <fputs@plt+0x33f04>
   452b0:	mvn	r0, r7
   452b4:	movt	r0, #65535	; 0xffff
   452b8:	ldr	r1, [sp, #88]	; 0x58
   452bc:	add	r0, r1, r0
   452c0:	add	r2, r0, r5
   452c4:	ldr	r0, [sp, #32]
   452c8:	ldrb	r3, [r0, #7]
   452cc:	cmp	r2, r3
   452d0:	beq	452ec <fputs@plt+0x33f04>
   452d4:	ldr	r0, [sp, #60]	; 0x3c
   452d8:	str	r0, [sp]
   452dc:	movw	r1, #24186	; 0x5e7a
   452e0:	movt	r1, #8
   452e4:	mov	r0, r4
   452e8:	bl	45328 <fputs@plt+0x33f40>
   452ec:	ldr	r0, [sp, #84]	; 0x54
   452f0:	cmp	r0, #0
   452f4:	ldr	r6, [fp, #-88]	; 0xffffffa8
   452f8:	ldr	r5, [sp, #56]	; 0x38
   452fc:	bne	44cfc <fputs@plt+0x33914>
   45300:	ldr	r0, [fp, #-44]	; 0xffffffd4
   45304:	ldr	r1, [sp, #16]
   45308:	strb	r1, [r0]
   4530c:	b	44cfc <fputs@plt+0x33914>
   45310:	ldr	r0, [r0, #8]
   45314:	ldrb	r0, [r0, r1, lsr #3]
   45318:	and	r1, r1, #7
   4531c:	mov	r2, #1
   45320:	and	r0, r0, r2, lsl r1
   45324:	bx	lr
   45328:	sub	sp, sp, #8
   4532c:	push	{r4, r5, r6, sl, fp, lr}
   45330:	add	fp, sp, #16
   45334:	sub	sp, sp, #8
   45338:	mov	r4, r0
   4533c:	str	r2, [fp, #8]
   45340:	str	r3, [fp, #12]
   45344:	ldr	r0, [r0, #16]
   45348:	cmp	r0, #0
   4534c:	beq	453d0 <fputs@plt+0x33fe8>
   45350:	mov	r5, r1
   45354:	sub	r0, r0, #1
   45358:	str	r0, [r4, #16]
   4535c:	ldr	r0, [r4, #20]
   45360:	add	r0, r0, #1
   45364:	str	r0, [r4, #20]
   45368:	add	r0, fp, #8
   4536c:	str	r0, [sp, #4]
   45370:	add	r6, r4, #40	; 0x28
   45374:	ldr	r0, [r4, #52]	; 0x34
   45378:	cmp	r0, #0
   4537c:	beq	45394 <fputs@plt+0x33fac>
   45380:	movw	r1, #61850	; 0xf19a
   45384:	movt	r1, #7
   45388:	mov	r0, r6
   4538c:	mov	r2, #1
   45390:	bl	20784 <fputs@plt+0xf39c>
   45394:	ldr	r1, [r4, #28]
   45398:	cmp	r1, #0
   4539c:	beq	453b0 <fputs@plt+0x33fc8>
   453a0:	ldr	r2, [r4, #32]
   453a4:	ldr	r3, [r4, #36]	; 0x24
   453a8:	mov	r0, r6
   453ac:	bl	38df0 <fputs@plt+0x27a08>
   453b0:	ldr	r2, [sp, #4]
   453b4:	mov	r0, r6
   453b8:	mov	r1, r5
   453bc:	bl	14558 <fputs@plt+0x3170>
   453c0:	ldrb	r0, [r4, #64]	; 0x40
   453c4:	cmp	r0, #1
   453c8:	moveq	r0, #1
   453cc:	streq	r0, [r4, #24]
   453d0:	sub	sp, fp, #16
   453d4:	pop	{r4, r5, r6, sl, fp, lr}
   453d8:	add	sp, sp, #8
   453dc:	bx	lr
   453e0:	push	{r4, r5, r6, sl, fp, lr}
   453e4:	add	fp, sp, #16
   453e8:	mov	r4, #1
   453ec:	cmp	r1, #0
   453f0:	beq	45454 <fputs@plt+0x3406c>
   453f4:	mov	r5, r1
   453f8:	mov	r6, r0
   453fc:	ldr	r0, [r0, #12]
   45400:	cmp	r0, r1
   45404:	bcs	45414 <fputs@plt+0x3402c>
   45408:	movw	r1, #23775	; 0x5cdf
   4540c:	movt	r1, #8
   45410:	b	45430 <fputs@plt+0x34048>
   45414:	mov	r0, r6
   45418:	mov	r1, r5
   4541c:	bl	45310 <fputs@plt+0x33f28>
   45420:	cmp	r0, #0
   45424:	beq	45444 <fputs@plt+0x3405c>
   45428:	movw	r1, #23798	; 0x5cf6
   4542c:	movt	r1, #8
   45430:	mov	r0, r6
   45434:	mov	r2, r5
   45438:	bl	45328 <fputs@plt+0x33f40>
   4543c:	mov	r0, r4
   45440:	pop	{r4, r5, r6, sl, fp, pc}
   45444:	mov	r0, r6
   45448:	mov	r1, r5
   4544c:	bl	448f4 <fputs@plt+0x3350c>
   45450:	mov	r4, #0
   45454:	mov	r0, r4
   45458:	pop	{r4, r5, r6, sl, fp, pc}
   4545c:	push	{fp, lr}
   45460:	mov	fp, sp
   45464:	ldr	r2, [r0]
   45468:	add	lr, r2, #1
   4546c:	str	lr, [r0]
   45470:	str	r1, [r0, lr, lsl #2]
   45474:	mov	ip, #0
   45478:	cmp	ip, lr, lsr #1
   4547c:	popeq	{fp, pc}
   45480:	lsr	r1, lr, #1
   45484:	mov	r3, r1
   45488:	ldr	r2, [r0, lr, lsl #2]
   4548c:	ldr	r1, [r0, r1, lsl #2]
   45490:	cmp	r1, r2
   45494:	bls	454b0 <fputs@plt+0x340c8>
   45498:	str	r2, [r0, r3, lsl #2]
   4549c:	str	r1, [r0, lr, lsl #2]
   454a0:	lsr	r1, r3, #1
   454a4:	cmp	ip, r3, lsr #1
   454a8:	mov	lr, r3
   454ac:	bne	45484 <fputs@plt+0x3409c>
   454b0:	pop	{fp, pc}
   454b4:	push	{r4, sl, fp, lr}
   454b8:	add	fp, sp, #8
   454bc:	ldr	r2, [r0]
   454c0:	cmp	r2, #0
   454c4:	beq	45550 <fputs@plt+0x34168>
   454c8:	ldr	r3, [r0, #4]
   454cc:	str	r3, [r1]
   454d0:	ldr	r1, [r0, r2, lsl #2]
   454d4:	str	r1, [r0, #4]
   454d8:	mvn	r1, #0
   454dc:	str	r1, [r0, r2, lsl #2]
   454e0:	ldr	r1, [r0]
   454e4:	sub	r1, r1, #1
   454e8:	str	r1, [r0]
   454ec:	mov	ip, #1
   454f0:	cmp	r1, #2
   454f4:	bcc	45548 <fputs@plt+0x34160>
   454f8:	mov	ip, #1
   454fc:	mov	r1, #2
   45500:	mov	lr, #1
   45504:	ldr	r2, [r0, r1, lsl #2]
   45508:	orr	r4, r1, #1
   4550c:	ldr	r3, [r0, r4, lsl #2]
   45510:	cmp	r2, r3
   45514:	mov	r3, r1
   45518:	movhi	r3, r4
   4551c:	ldr	r2, [r0, r3, lsl #2]
   45520:	ldr	r1, [r0, lr, lsl #2]
   45524:	cmp	r1, r2
   45528:	bcc	45548 <fputs@plt+0x34160>
   4552c:	str	r2, [r0, lr, lsl #2]
   45530:	str	r1, [r0, r3, lsl #2]
   45534:	lsl	r1, r3, #1
   45538:	ldr	r2, [r0]
   4553c:	cmp	r2, r3, lsl #1
   45540:	mov	lr, r3
   45544:	bcs	45504 <fputs@plt+0x3411c>
   45548:	mov	r0, ip
   4554c:	pop	{r4, sl, fp, pc}
   45550:	mov	ip, #0
   45554:	mov	r0, ip
   45558:	pop	{r4, sl, fp, pc}
   4555c:	mov	ip, #0
   45560:	str	ip, [r1, #28]
   45564:	mov	r3, #1
   45568:	strh	r3, [r1, #26]
   4556c:	add	r3, r1, #32
   45570:	str	ip, [r1]
   45574:	stmib	r1, {r0, ip}
   45578:	str	ip, [r1, #12]
   4557c:	str	r3, [r1, #16]
   45580:	str	ip, [r1, #20]
   45584:	add	r0, r2, #4064	; 0xfe0
   45588:	add	r0, r0, #1044480	; 0xff000
   4558c:	lsr	r0, r0, #4
   45590:	strh	r0, [r1, #24]
   45594:	mov	r0, r1
   45598:	bx	lr
   4559c:	push	{r4, r5, fp, lr}
   455a0:	add	fp, sp, #8
   455a4:	mov	r4, r0
   455a8:	ldrh	r0, [r0, #24]
   455ac:	cmp	r0, #0
   455b0:	bne	455ec <fputs@plt+0x34204>
   455b4:	ldr	r0, [r4, #4]
   455b8:	mov	r5, #0
   455bc:	mov	r2, #1016	; 0x3f8
   455c0:	mov	r3, #0
   455c4:	bl	20bb8 <fputs@plt+0xf7d0>
   455c8:	cmp	r0, #0
   455cc:	beq	45604 <fputs@plt+0x3421c>
   455d0:	ldr	r1, [r4]
   455d4:	mov	r2, r0
   455d8:	str	r1, [r2], #8
   455dc:	mov	r1, #63	; 0x3f
   455e0:	strh	r1, [r4, #24]
   455e4:	str	r2, [r4, #16]
   455e8:	str	r0, [r4]
   455ec:	ldrh	r0, [r4, #24]
   455f0:	sub	r0, r0, #1
   455f4:	strh	r0, [r4, #24]
   455f8:	ldr	r5, [r4, #16]
   455fc:	add	r0, r5, #16
   45600:	str	r0, [r4, #16]
   45604:	mov	r0, r5
   45608:	pop	{r4, r5, fp, pc}
   4560c:	push	{r4, sl, fp, lr}
   45610:	add	fp, sp, #8
   45614:	mov	r4, r0
   45618:	ldrb	r0, [r0, #26]
   4561c:	tst	r0, #1
   45620:	bne	45630 <fputs@plt+0x34248>
   45624:	ldr	r0, [r4, #8]
   45628:	bl	45640 <fputs@plt+0x34258>
   4562c:	str	r0, [r4, #8]
   45630:	ldrh	r0, [r4, #26]
   45634:	orr	r0, r0, #2
   45638:	strh	r0, [r4, #26]
   4563c:	pop	{r4, sl, fp, pc}
   45640:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   45644:	add	fp, sp, #24
   45648:	sub	sp, sp, #160	; 0xa0
   4564c:	mov	r5, r0
   45650:	mov	r8, sp
   45654:	mov	r6, #0
   45658:	mov	r0, r8
   4565c:	mov	r1, #0
   45660:	mov	r2, #160	; 0xa0
   45664:	bl	1119c <memset@plt>
   45668:	cmp	r5, #0
   4566c:	bne	45684 <fputs@plt+0x3429c>
   45670:	b	456bc <fputs@plt+0x342d4>
   45674:	str	r5, [r4]
   45678:	cmp	r7, #0
   4567c:	mov	r5, r7
   45680:	beq	456bc <fputs@plt+0x342d4>
   45684:	ldr	r7, [r5, #8]
   45688:	str	r6, [r5, #8]
   4568c:	ldr	r0, [sp]
   45690:	mov	r4, r8
   45694:	cmp	r0, #0
   45698:	beq	45674 <fputs@plt+0x3428c>
   4569c:	mov	r1, r5
   456a0:	bl	456e0 <fputs@plt+0x342f8>
   456a4:	mov	r5, r0
   456a8:	str	r6, [r4]
   456ac:	ldr	r0, [r4, #4]!
   456b0:	cmp	r0, #0
   456b4:	bne	4569c <fputs@plt+0x342b4>
   456b8:	b	45674 <fputs@plt+0x3428c>
   456bc:	mov	r4, sp
   456c0:	mov	r0, #0
   456c4:	ldr	r1, [r4, -r6, lsl #2]
   456c8:	bl	456e0 <fputs@plt+0x342f8>
   456cc:	sub	r6, r6, #1
   456d0:	cmn	r6, #40	; 0x28
   456d4:	bne	456c4 <fputs@plt+0x342dc>
   456d8:	sub	sp, fp, #24
   456dc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   456e0:	push	{r4, r5, r7, sl, fp, lr}
   456e4:	add	fp, sp, #16
   456e8:	sub	sp, sp, #16
   456ec:	cmp	r0, #0
   456f0:	mov	r3, r0
   456f4:	movwne	r3, #1
   456f8:	mov	ip, sp
   456fc:	cmpne	r1, #0
   45700:	bne	45710 <fputs@plt+0x34328>
   45704:	mov	r2, r0
   45708:	mov	lr, r1
   4570c:	b	45784 <fputs@plt+0x3439c>
   45710:	mov	ip, sp
   45714:	ldm	r1, {r2, r7}
   45718:	ldrd	r4, [r0]
   4571c:	subs	r3, r4, r2
   45720:	sbcs	r3, r5, r7
   45724:	bge	4573c <fputs@plt+0x34354>
   45728:	str	r0, [ip, #8]
   4572c:	ldr	r2, [r0, #8]
   45730:	mov	lr, r1
   45734:	mov	ip, r0
   45738:	b	45764 <fputs@plt+0x3437c>
   4573c:	subs	r2, r2, r4
   45740:	sbcs	r2, r7, r5
   45744:	bge	4575c <fputs@plt+0x34374>
   45748:	str	r1, [ip, #8]
   4574c:	ldr	lr, [r1, #8]
   45750:	mov	r2, r0
   45754:	mov	ip, r1
   45758:	b	45764 <fputs@plt+0x3437c>
   4575c:	ldr	r2, [r0, #8]
   45760:	mov	lr, r1
   45764:	cmp	r2, #0
   45768:	mov	r3, r2
   4576c:	movwne	r3, #1
   45770:	beq	45784 <fputs@plt+0x3439c>
   45774:	cmp	lr, #0
   45778:	mov	r1, lr
   4577c:	mov	r0, r2
   45780:	bne	45714 <fputs@plt+0x3432c>
   45784:	cmp	r3, #0
   45788:	moveq	r2, lr
   4578c:	str	r2, [ip, #8]
   45790:	ldr	r0, [sp, #8]
   45794:	sub	sp, fp, #16
   45798:	pop	{r4, r5, r7, sl, fp, pc}
   4579c:	push	{r4, r5, r6, sl, fp, lr}
   457a0:	add	fp, sp, #16
   457a4:	sub	sp, sp, #8
   457a8:	ldr	r1, [r0, #8]
   457ac:	str	r1, [sp, #4]
   457b0:	mov	r2, #0
   457b4:	str	r2, [r0, #8]
   457b8:	str	r2, [r0, #12]
   457bc:	cmp	r1, #0
   457c0:	beq	45804 <fputs@plt+0x3441c>
   457c4:	mov	r4, #1
   457c8:	add	r5, sp, #4
   457cc:	mov	r6, r1
   457d0:	ldr	r1, [r1, #8]
   457d4:	str	r1, [sp, #4]
   457d8:	str	r0, [r6, #12]
   457dc:	mov	r0, r5
   457e0:	mov	r1, r4
   457e4:	bl	45878 <fputs@plt+0x34490>
   457e8:	str	r0, [r6, #8]
   457ec:	add	r4, r4, #1
   457f0:	ldr	r1, [sp, #4]
   457f4:	cmp	r1, #0
   457f8:	mov	r0, r6
   457fc:	bne	457cc <fputs@plt+0x343e4>
   45800:	b	45808 <fputs@plt+0x34420>
   45804:	mov	r6, r0
   45808:	mov	r0, r6
   4580c:	sub	sp, fp, #16
   45810:	pop	{r4, r5, r6, sl, fp, pc}
   45814:	push	{r4, r5, fp, lr}
   45818:	add	fp, sp, #8
   4581c:	sub	sp, sp, #8
   45820:	mov	r4, r2
   45824:	mov	r5, r0
   45828:	ldr	r0, [r0, #12]
   4582c:	cmp	r0, #0
   45830:	beq	45848 <fputs@plt+0x34460>
   45834:	add	r2, sp, #4
   45838:	bl	45814 <fputs@plt+0x3442c>
   4583c:	ldr	r0, [sp, #4]
   45840:	str	r5, [r0, #8]
   45844:	b	4584c <fputs@plt+0x34464>
   45848:	str	r5, [r1]
   4584c:	mov	r1, r5
   45850:	ldr	r0, [r1, #8]!
   45854:	cmp	r0, #0
   45858:	beq	4586c <fputs@plt+0x34484>
   4585c:	mov	r2, r4
   45860:	sub	sp, fp, #8
   45864:	pop	{r4, r5, fp, lr}
   45868:	b	45814 <fputs@plt+0x3442c>
   4586c:	str	r5, [r4]
   45870:	sub	sp, fp, #8
   45874:	pop	{r4, r5, fp, pc}
   45878:	push	{r4, r5, r6, sl, fp, lr}
   4587c:	add	fp, sp, #16
   45880:	mov	r4, r0
   45884:	ldr	r0, [r0]
   45888:	cmp	r0, #0
   4588c:	beq	458b0 <fputs@plt+0x344c8>
   45890:	cmp	r1, #1
   45894:	bne	458b8 <fputs@plt+0x344d0>
   45898:	ldr	r1, [r0, #8]
   4589c:	str	r1, [r4]
   458a0:	mov	r1, #0
   458a4:	str	r1, [r0, #8]
   458a8:	str	r1, [r0, #12]
   458ac:	pop	{r4, r5, r6, sl, fp, pc}
   458b0:	mov	r0, #0
   458b4:	pop	{r4, r5, r6, sl, fp, pc}
   458b8:	sub	r5, r1, #1
   458bc:	mov	r0, r4
   458c0:	mov	r1, r5
   458c4:	bl	45878 <fputs@plt+0x34490>
   458c8:	ldr	r6, [r4]
   458cc:	cmp	r6, #0
   458d0:	beq	458f4 <fputs@plt+0x3450c>
   458d4:	str	r0, [r6, #12]
   458d8:	ldr	r0, [r6, #8]
   458dc:	str	r0, [r4]
   458e0:	mov	r0, r4
   458e4:	mov	r1, r5
   458e8:	bl	45878 <fputs@plt+0x34490>
   458ec:	str	r0, [r6, #8]
   458f0:	mov	r0, r6
   458f4:	pop	{r4, r5, r6, sl, fp, pc}
   458f8:	push	{r4, r5, r6, sl, fp, lr}
   458fc:	add	fp, sp, #16
   45900:	mov	r4, r2
   45904:	mov	r5, r1
   45908:	mov	r6, r0
   4590c:	ldr	r1, [r0]
   45910:	mov	r0, r5
   45914:	bl	13ddc <fputs@plt+0x29f4>
   45918:	mov	r0, r5
   4591c:	mov	r1, r4
   45920:	bl	19540 <fputs@plt+0x8158>
   45924:	str	r0, [r6]
   45928:	pop	{r4, r5, r6, sl, fp, pc}
   4592c:	push	{r4, r5, fp, lr}
   45930:	add	fp, sp, #8
   45934:	sub	sp, sp, #8
   45938:	cmp	r2, #0
   4593c:	beq	45994 <fputs@plt+0x345ac>
   45940:	mov	r5, r1
   45944:	mov	r4, r0
   45948:	mov	r0, #0
   4594c:	str	r0, [sp]
   45950:	add	r3, sp, #4
   45954:	mov	r0, r4
   45958:	mov	r1, r2
   4595c:	mvn	r2, #0
   45960:	bl	1c080 <fputs@plt+0xac98>
   45964:	cmp	r0, #0
   45968:	beq	459a0 <fputs@plt+0x345b8>
   4596c:	mov	r0, r4
   45970:	bl	1beac <fputs@plt+0xaac4>
   45974:	mov	r2, r0
   45978:	mov	r0, r5
   4597c:	mov	r1, r4
   45980:	bl	458f8 <fputs@plt+0x34510>
   45984:	mov	r0, r4
   45988:	bl	1eb88 <fputs@plt+0xd7a0>
   4598c:	sub	sp, fp, #8
   45990:	pop	{r4, r5, fp, pc}
   45994:	mov	r0, #7
   45998:	sub	sp, fp, #8
   4599c:	pop	{r4, r5, fp, pc}
   459a0:	ldr	r0, [sp, #4]
   459a4:	bl	191a4 <fputs@plt+0x7dbc>
   459a8:	ldr	r1, [sp, #4]
   459ac:	mov	r0, r4
   459b0:	mov	r2, r5
   459b4:	bl	45c70 <fputs@plt+0x34888>
   459b8:	sub	sp, fp, #8
   459bc:	pop	{r4, r5, fp, pc}
   459c0:	push	{r4, sl, fp, lr}
   459c4:	add	fp, sp, #8
   459c8:	mov	r4, r0
   459cc:	bl	17004 <fputs@plt+0x5c1c>
   459d0:	mov	r0, r4
   459d4:	mov	r1, #0
   459d8:	bl	17e14 <fputs@plt+0x6a2c>
   459dc:	cmp	r0, #0
   459e0:	popne	{r4, sl, fp, pc}
   459e4:	mov	r0, r4
   459e8:	mov	r1, #0
   459ec:	pop	{r4, sl, fp, lr}
   459f0:	b	17d98 <fputs@plt+0x69b0>
   459f4:	push	{r4, sl, fp, lr}
   459f8:	add	fp, sp, #8
   459fc:	mov	r4, r0
   45a00:	bl	17004 <fputs@plt+0x5c1c>
   45a04:	mov	r0, r4
   45a08:	pop	{r4, sl, fp, lr}
   45a0c:	b	45cb4 <fputs@plt+0x348cc>
   45a10:	push	{r4, r5, fp, lr}
   45a14:	add	fp, sp, #8
   45a18:	mov	r4, r1
   45a1c:	ldr	r5, [r0, #4]
   45a20:	bl	17004 <fputs@plt+0x5c1c>
   45a24:	ldrb	r0, [r5, #22]
   45a28:	tst	r0, #2
   45a2c:	beq	45a4c <fputs@plt+0x34664>
   45a30:	ldrb	r1, [r5, #17]
   45a34:	uxtb	r2, r4
   45a38:	cmp	r2, #0
   45a3c:	movwne	r2, #1
   45a40:	mov	r0, #8
   45a44:	cmp	r2, r1
   45a48:	popne	{r4, r5, fp, pc}
   45a4c:	uxtb	r0, r4
   45a50:	cmp	r0, #0
   45a54:	movwne	r0, #1
   45a58:	strb	r0, [r5, #17]
   45a5c:	mvn	r0, #1
   45a60:	uxtab	r0, r0, r4
   45a64:	clz	r0, r0
   45a68:	lsr	r0, r0, #5
   45a6c:	strb	r0, [r5, #18]
   45a70:	mov	r0, #0
   45a74:	pop	{r4, r5, fp, pc}
   45a78:	push	{r4, sl, fp, lr}
   45a7c:	add	fp, sp, #8
   45a80:	mov	r4, r0
   45a84:	bl	17004 <fputs@plt+0x5c1c>
   45a88:	ldr	r0, [r4, #4]
   45a8c:	ldrb	r1, [r0, #17]
   45a90:	cmp	r1, #0
   45a94:	beq	45aac <fputs@plt+0x346c4>
   45a98:	ldrb	r1, [r0, #18]
   45a9c:	mov	r0, #2
   45aa0:	cmp	r1, #0
   45aa4:	movweq	r0, #1
   45aa8:	pop	{r4, sl, fp, pc}
   45aac:	mov	r0, #0
   45ab0:	pop	{r4, sl, fp, pc}
   45ab4:	push	{r4, r5, r6, sl, fp, lr}
   45ab8:	add	fp, sp, #16
   45abc:	sub	sp, sp, #8
   45ac0:	mov	r4, r1
   45ac4:	mov	r5, r0
   45ac8:	mov	r0, #0
   45acc:	str	r0, [sp]
   45ad0:	add	r3, sp, #4
   45ad4:	mov	r0, r5
   45ad8:	mov	r1, r2
   45adc:	mvn	r2, #0
   45ae0:	bl	1c080 <fputs@plt+0xac98>
   45ae4:	mov	r6, r0
   45ae8:	cmp	r0, #0
   45aec:	bne	45b54 <fputs@plt+0x3476c>
   45af0:	b	45b18 <fputs@plt+0x34730>
   45af4:	mov	r0, r1
   45af8:	mov	r1, #0
   45afc:	bl	19968 <fputs@plt+0x8580>
   45b00:	mov	r2, r0
   45b04:	mov	r0, r5
   45b08:	mov	r1, r4
   45b0c:	bl	4592c <fputs@plt+0x34544>
   45b10:	cmp	r0, #0
   45b14:	bne	45b40 <fputs@plt+0x34758>
   45b18:	ldr	r0, [sp, #4]
   45b1c:	bl	191a4 <fputs@plt+0x7dbc>
   45b20:	ldr	r1, [sp, #4]
   45b24:	cmp	r0, #100	; 0x64
   45b28:	beq	45af4 <fputs@plt+0x3470c>
   45b2c:	mov	r0, r5
   45b30:	mov	r2, r4
   45b34:	bl	45c70 <fputs@plt+0x34888>
   45b38:	mov	r6, r0
   45b3c:	b	45b54 <fputs@plt+0x3476c>
   45b40:	mov	r6, r0
   45b44:	ldr	r1, [sp, #4]
   45b48:	mov	r0, r5
   45b4c:	mov	r2, r4
   45b50:	bl	45c70 <fputs@plt+0x34888>
   45b54:	mov	r0, r6
   45b58:	sub	sp, fp, #16
   45b5c:	pop	{r4, r5, r6, sl, fp, pc}
   45b60:	push	{r4, r5, r6, r7, fp, lr}
   45b64:	add	fp, sp, #16
   45b68:	sub	sp, sp, #48	; 0x30
   45b6c:	mov	r5, r1
   45b70:	mov	r4, r0
   45b74:	bl	17004 <fputs@plt+0x5c1c>
   45b78:	mov	r0, r5
   45b7c:	bl	17004 <fputs@plt+0x5c1c>
   45b80:	mov	r0, r4
   45b84:	bl	13b28 <fputs@plt+0x2740>
   45b88:	bl	17a98 <fputs@plt+0x66b0>
   45b8c:	mov	r6, r0
   45b90:	ldr	r0, [r0]
   45b94:	cmp	r0, #0
   45b98:	beq	45be4 <fputs@plt+0x347fc>
   45b9c:	mov	r0, r5
   45ba0:	bl	1734c <fputs@plt+0x5f64>
   45ba4:	mov	r7, r0
   45ba8:	mov	r0, r5
   45bac:	bl	17360 <fputs@plt+0x5f78>
   45bb0:	umull	r1, r2, r0, r7
   45bb4:	str	r1, [sp]
   45bb8:	asr	r1, r7, #31
   45bbc:	mla	r0, r0, r1, r2
   45bc0:	str	r0, [sp, #4]
   45bc4:	mov	r2, sp
   45bc8:	mov	r0, r6
   45bcc:	mov	r1, #11
   45bd0:	bl	1fb28 <fputs@plt+0xe740>
   45bd4:	subs	r6, r0, #12
   45bd8:	movne	r6, r0
   45bdc:	cmp	r6, #0
   45be0:	bne	45c64 <fputs@plt+0x3487c>
   45be4:	mov	r6, sp
   45be8:	vmov.i32	q8, #0	; 0x00000000
   45bec:	add	r0, r6, #32
   45bf0:	vst1.64	{d16-d17}, [r0]
   45bf4:	add	r0, r6, #16
   45bf8:	vst1.64	{d16-d17}, [r0]
   45bfc:	mov	r0, #24
   45c00:	mov	r1, r6
   45c04:	vst1.64	{d16-d17}, [r1], r0
   45c08:	ldr	r0, [r5]
   45c0c:	str	r5, [r1]
   45c10:	mov	r1, #1
   45c14:	str	r1, [sp, #16]
   45c18:	str	r4, [sp, #4]
   45c1c:	str	r0, [sp, #20]
   45c20:	mov	r0, r6
   45c24:	mvn	r1, #-2147483648	; 0x80000000
   45c28:	bl	16a60 <fputs@plt+0x5678>
   45c2c:	mov	r0, r6
   45c30:	bl	17e8c <fputs@plt+0x6aa4>
   45c34:	cmp	r0, #0
   45c38:	beq	45c50 <fputs@plt+0x34868>
   45c3c:	mov	r6, r0
   45c40:	ldr	r0, [sp, #4]
   45c44:	bl	13b28 <fputs@plt+0x2740>
   45c48:	bl	45cc8 <fputs@plt+0x348e0>
   45c4c:	b	45c64 <fputs@plt+0x3487c>
   45c50:	ldr	r0, [r4, #4]
   45c54:	ldrh	r1, [r0, #22]
   45c58:	bic	r1, r1, #2
   45c5c:	strh	r1, [r0, #22]
   45c60:	mov	r6, #0
   45c64:	mov	r0, r6
   45c68:	sub	sp, fp, #16
   45c6c:	pop	{r4, r5, r6, r7, fp, pc}
   45c70:	push	{r4, r5, r6, sl, fp, lr}
   45c74:	add	fp, sp, #16
   45c78:	mov	r4, r2
   45c7c:	mov	r6, r0
   45c80:	mov	r0, r1
   45c84:	bl	183b4 <fputs@plt+0x6fcc>
   45c88:	mov	r5, r0
   45c8c:	cmp	r0, #0
   45c90:	beq	45cac <fputs@plt+0x348c4>
   45c94:	mov	r0, r6
   45c98:	bl	1beac <fputs@plt+0xaac4>
   45c9c:	mov	r2, r0
   45ca0:	mov	r0, r4
   45ca4:	mov	r1, r6
   45ca8:	bl	458f8 <fputs@plt+0x34510>
   45cac:	mov	r0, r5
   45cb0:	pop	{r4, r5, r6, sl, fp, pc}
   45cb4:	ldr	r0, [r0, #4]
   45cb8:	ldr	r1, [r0, #32]
   45cbc:	ldr	r0, [r0, #36]	; 0x24
   45cc0:	sub	r0, r1, r0
   45cc4:	bx	lr
   45cc8:	ldrb	r1, [r0, #16]
   45ccc:	cmp	r1, #0
   45cd0:	bxne	lr
   45cd4:	ldrb	r1, [r0, #13]
   45cd8:	cmp	r1, #0
   45cdc:	beq	45ce4 <fputs@plt+0x348fc>
   45ce0:	bx	lr
   45ce4:	b	286e0 <fputs@plt+0x172f8>
   45ce8:	push	{r4, r5, r6, r7, fp, lr}
   45cec:	add	fp, sp, #16
   45cf0:	mov	r4, r2
   45cf4:	mov	r5, r1
   45cf8:	mov	r6, r0
   45cfc:	ldr	r7, [r0, #4]
   45d00:	ldr	r0, [r7, #72]	; 0x48
   45d04:	cmp	r0, #0
   45d08:	bne	45d1c <fputs@plt+0x34934>
   45d0c:	b	45d38 <fputs@plt+0x34950>
   45d10:	ldr	r0, [r0, #12]
   45d14:	cmp	r0, #0
   45d18:	beq	45d38 <fputs@plt+0x34950>
   45d1c:	ldr	r1, [r0, #4]
   45d20:	cmp	r1, r5
   45d24:	bne	45d10 <fputs@plt+0x34928>
   45d28:	ldr	r1, [r0]
   45d2c:	cmp	r1, r6
   45d30:	bne	45d10 <fputs@plt+0x34928>
   45d34:	b	45d60 <fputs@plt+0x34978>
   45d38:	mov	r0, #16
   45d3c:	mov	r1, #0
   45d40:	bl	16884 <fputs@plt+0x549c>
   45d44:	cmp	r0, #0
   45d48:	beq	45d78 <fputs@plt+0x34990>
   45d4c:	str	r6, [r0]
   45d50:	str	r5, [r0, #4]
   45d54:	ldr	r1, [r7, #72]	; 0x48
   45d58:	str	r1, [r0, #12]
   45d5c:	str	r0, [r7, #72]	; 0x48
   45d60:	ldrb	r2, [r0, #8]
   45d64:	mov	r1, #0
   45d68:	cmp	r2, r4
   45d6c:	strbcc	r4, [r0, #8]
   45d70:	mov	r0, r1
   45d74:	pop	{r4, r5, r6, r7, fp, pc}
   45d78:	mov	r1, #7
   45d7c:	mov	r0, r1
   45d80:	pop	{r4, r5, r6, r7, fp, pc}
   45d84:	push	{r4, sl, fp, lr}
   45d88:	add	fp, sp, #8
   45d8c:	mov	r4, r0
   45d90:	ldr	r1, [r0, #316]	; 0x13c
   45d94:	movw	r0, #26215	; 0x6667
   45d98:	movt	r0, #26214	; 0x6666
   45d9c:	smmul	r0, r1, r0
   45da0:	asr	r2, r0, #1
   45da4:	add	r0, r2, r0, lsr #31
   45da8:	add	r0, r0, r0, lsl #2
   45dac:	subs	r0, r1, r0
   45db0:	mov	r0, #0
   45db4:	popne	{r4, sl, fp, pc}
   45db8:	mov	r0, #20
   45dbc:	add	r2, r0, r1, lsl #2
   45dc0:	asr	r3, r2, #31
   45dc4:	ldr	r1, [r4, #340]	; 0x154
   45dc8:	mov	r0, r4
   45dcc:	bl	20b40 <fputs@plt+0xf758>
   45dd0:	cmp	r0, #0
   45dd4:	beq	45dfc <fputs@plt+0x34a14>
   45dd8:	mov	r1, r0
   45ddc:	ldr	r0, [r4, #316]	; 0x13c
   45de0:	vmov.i32	q8, #0	; 0x00000000
   45de4:	add	r2, r1, r0, lsl #2
   45de8:	vst1.32	{d16-d17}, [r2]!
   45dec:	mov	r0, #0
   45df0:	str	r0, [r2]
   45df4:	str	r1, [r4, #340]	; 0x154
   45df8:	pop	{r4, sl, fp, pc}
   45dfc:	mov	r0, #7
   45e00:	pop	{r4, sl, fp, pc}
   45e04:	ldr	r2, [r0, #316]	; 0x13c
   45e08:	ldr	ip, [r0, #340]	; 0x154
   45e0c:	add	r3, r2, #1
   45e10:	str	r3, [r0, #316]	; 0x13c
   45e14:	str	r1, [ip, r2, lsl #2]
   45e18:	mov	r0, r1
   45e1c:	b	45e20 <fputs@plt+0x34a38>
   45e20:	ldr	r1, [r0, #12]
   45e24:	add	r1, r1, #1
   45e28:	str	r1, [r0, #12]
   45e2c:	bx	lr
   45e30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45e34:	add	fp, sp, #28
   45e38:	sub	sp, sp, #44	; 0x2c
   45e3c:	mov	r5, r3
   45e40:	mov	r9, r2
   45e44:	mov	r6, r1
   45e48:	mov	r8, r0
   45e4c:	ldr	sl, [r1, #48]	; 0x30
   45e50:	ldr	r2, [r1, #52]	; 0x34
   45e54:	mov	r0, #0
   45e58:	str	r0, [sp, #24]
   45e5c:	ldr	r0, [r8, #336]	; 0x150
   45e60:	ldr	r4, [fp, #8]
   45e64:	cmp	r0, #0
   45e68:	beq	45e84 <fputs@plt+0x34a9c>
   45e6c:	ldr	r1, [r0, #4]
   45e70:	cmp	r1, r6
   45e74:	beq	45f8c <fputs@plt+0x34ba4>
   45e78:	ldr	r0, [r0, #8]
   45e7c:	cmp	r0, #0
   45e80:	bne	45e6c <fputs@plt+0x34a84>
   45e84:	str	r2, [sp, #20]
   45e88:	ldr	r2, [r6]
   45e8c:	movw	r1, #20776	; 0x5128
   45e90:	movt	r1, #8
   45e94:	mov	r0, r8
   45e98:	bl	1aabc <fputs@plt+0x96d4>
   45e9c:	mov	r7, #7
   45ea0:	cmp	r0, #0
   45ea4:	beq	4616c <fputs@plt+0x34d84>
   45ea8:	str	r5, [sp, #12]
   45eac:	str	r0, [sp, #16]
   45eb0:	mov	r4, #0
   45eb4:	mov	r0, r8
   45eb8:	mov	r2, #28
   45ebc:	mov	r3, #0
   45ec0:	bl	19774 <fputs@plt+0x838c>
   45ec4:	cmp	r0, #0
   45ec8:	beq	45fac <fputs@plt+0x34bc4>
   45ecc:	mov	r5, r0
   45ed0:	stm	r0, {r8, r9}
   45ed4:	ldr	r1, [r6, #64]	; 0x40
   45ed8:	mov	r0, r8
   45edc:	bl	1ab5c <fputs@plt+0x9774>
   45ee0:	ldr	r1, [r8, #16]
   45ee4:	ldr	r0, [r1, r0, lsl #4]
   45ee8:	ldr	r1, [r6, #52]	; 0x34
   45eec:	str	r0, [r1, #4]
   45ef0:	str	r5, [sp, #28]
   45ef4:	str	r6, [sp, #32]
   45ef8:	ldr	r0, [r8, #336]	; 0x150
   45efc:	str	r4, [sp, #40]	; 0x28
   45f00:	str	r0, [sp, #36]	; 0x24
   45f04:	add	r0, sp, #28
   45f08:	str	r0, [r8, #336]	; 0x150
   45f0c:	ldr	r1, [r9, #8]
   45f10:	add	r0, sp, #24
   45f14:	add	r4, r5, #8
   45f18:	str	r4, [sp]
   45f1c:	str	r0, [sp, #4]
   45f20:	mov	r0, r8
   45f24:	mov	r2, sl
   45f28:	ldr	r3, [sp, #20]
   45f2c:	ldr	r7, [sp, #12]
   45f30:	blx	r7
   45f34:	mov	r7, r0
   45f38:	ldr	r0, [sp, #36]	; 0x24
   45f3c:	str	r8, [sp, #20]
   45f40:	str	r0, [r8, #336]	; 0x150
   45f44:	cmp	r7, #0
   45f48:	beq	45fb4 <fputs@plt+0x34bcc>
   45f4c:	cmp	r7, #7
   45f50:	ldr	r4, [sp, #20]
   45f54:	moveq	r0, r4
   45f58:	bleq	19164 <fputs@plt+0x7d7c>
   45f5c:	ldr	r2, [sp, #24]
   45f60:	cmp	r2, #0
   45f64:	beq	46138 <fputs@plt+0x34d50>
   45f68:	movw	r1, #20776	; 0x5128
   45f6c:	movt	r1, #8
   45f70:	mov	r0, r4
   45f74:	bl	1aabc <fputs@plt+0x96d4>
   45f78:	ldr	r1, [fp, #8]
   45f7c:	str	r0, [r1]
   45f80:	ldr	r0, [sp, #24]
   45f84:	bl	14294 <fputs@plt+0x2eac>
   45f88:	b	46154 <fputs@plt+0x34d6c>
   45f8c:	ldr	r2, [r6]
   45f90:	movw	r1, #25470	; 0x637e
   45f94:	movt	r1, #8
   45f98:	mov	r0, r8
   45f9c:	bl	1aabc <fputs@plt+0x96d4>
   45fa0:	str	r0, [r4]
   45fa4:	mov	r7, #6
   45fa8:	b	4616c <fputs@plt+0x34d84>
   45fac:	mov	r0, r8
   45fb0:	b	46164 <fputs@plt+0x34d7c>
   45fb4:	ldr	r0, [r4]
   45fb8:	mov	r7, #0
   45fbc:	cmp	r0, #0
   45fc0:	beq	46178 <fputs@plt+0x34d90>
   45fc4:	str	r7, [r0]
   45fc8:	str	r7, [r0, #4]
   45fcc:	str	r7, [r0, #8]
   45fd0:	ldr	r0, [r5, #8]
   45fd4:	ldr	r1, [r9]
   45fd8:	str	r1, [r0]
   45fdc:	mov	r0, #1
   45fe0:	str	r0, [r5, #12]
   45fe4:	ldr	r0, [sp, #40]	; 0x28
   45fe8:	cmp	r0, #0
   45fec:	beq	46180 <fputs@plt+0x34d98>
   45ff0:	ldr	r0, [r6, #56]	; 0x38
   45ff4:	str	r0, [r5, #24]
   45ff8:	str	r5, [r6, #56]	; 0x38
   45ffc:	ldrsh	r0, [r6, #34]	; 0x22
   46000:	cmp	r0, #1
   46004:	ldr	r4, [sp, #20]
   46008:	blt	46160 <fputs@plt+0x34d78>
   4600c:	movw	sl, #25588	; 0x63f4
   46010:	movt	sl, #8
   46014:	mov	r0, #0
   46018:	str	r0, [sp, #12]
   4601c:	mov	r9, #0
   46020:	b	46048 <fputs@plt+0x34c60>
   46024:	ldrb	r0, [r6, #42]	; 0x2a
   46028:	ldr	r1, [sp, #12]
   4602c:	orr	r0, r0, r1
   46030:	strb	r0, [r6, #42]	; 0x2a
   46034:	ldr	r4, [sp, #20]
   46038:	add	r9, r9, #1
   4603c:	ldrsh	r0, [r6, #34]	; 0x22
   46040:	cmp	r9, r0
   46044:	bge	461b0 <fputs@plt+0x34dc8>
   46048:	ldr	r0, [r6, #4]
   4604c:	add	r0, r0, r9, lsl #4
   46050:	movw	r1, #61851	; 0xf19b
   46054:	movt	r1, #7
   46058:	bl	1f95c <fputs@plt+0xe574>
   4605c:	mov	r5, r0
   46060:	bl	13690 <fputs@plt+0x22a8>
   46064:	cmp	r0, #1
   46068:	blt	46024 <fputs@plt+0x34c3c>
   4606c:	mov	r4, r0
   46070:	mov	r8, #0
   46074:	b	46094 <fputs@plt+0x34cac>
   46078:	ldrb	r0, [r7, #6]
   4607c:	orr	r1, r0, #32
   46080:	cmp	r1, #32
   46084:	beq	460c8 <fputs@plt+0x34ce0>
   46088:	add	r8, r8, #1
   4608c:	cmp	r4, r8
   46090:	beq	46024 <fputs@plt+0x34c3c>
   46094:	add	r7, r5, r8
   46098:	mov	r0, sl
   4609c:	mov	r1, r7
   460a0:	mov	r2, #6
   460a4:	bl	135f0 <fputs@plt+0x2208>
   460a8:	cmp	r0, #0
   460ac:	bne	46088 <fputs@plt+0x34ca0>
   460b0:	cmp	r8, #0
   460b4:	beq	46078 <fputs@plt+0x34c90>
   460b8:	ldrb	r0, [r7, #-1]
   460bc:	cmp	r0, #32
   460c0:	beq	46078 <fputs@plt+0x34c90>
   460c4:	b	46088 <fputs@plt+0x34ca0>
   460c8:	cmp	r0, #0
   460cc:	mov	r0, #7
   460d0:	movweq	r0, #6
   460d4:	add	r1, r0, r8
   460d8:	cmp	r1, r4
   460dc:	bgt	46100 <fputs@plt+0x34d18>
   460e0:	add	r1, r5, r0
   460e4:	mov	r2, r8
   460e8:	ldrb	r3, [r1, r2]
   460ec:	strb	r3, [r5, r2]
   460f0:	add	r2, r2, #1
   460f4:	add	r3, r0, r2
   460f8:	cmp	r3, r4
   460fc:	ble	460e8 <fputs@plt+0x34d00>
   46100:	cmp	r8, #0
   46104:	beq	46118 <fputs@plt+0x34d30>
   46108:	ldrb	r0, [r7]
   4610c:	cmp	r0, #0
   46110:	moveq	r0, #0
   46114:	strbeq	r0, [r7, #-1]
   46118:	ldr	r0, [r6, #4]
   4611c:	add	r0, r0, r9, lsl #4
   46120:	ldrb	r1, [r0, #15]
   46124:	orr	r1, r1, #2
   46128:	strb	r1, [r0, #15]
   4612c:	mov	r0, #128	; 0x80
   46130:	str	r0, [sp, #12]
   46134:	b	46034 <fputs@plt+0x34c4c>
   46138:	movw	r1, #25512	; 0x63a8
   4613c:	movt	r1, #8
   46140:	mov	r0, r4
   46144:	ldr	r2, [sp, #16]
   46148:	bl	1aabc <fputs@plt+0x96d4>
   4614c:	ldr	r1, [fp, #8]
   46150:	str	r0, [r1]
   46154:	mov	r0, r4
   46158:	mov	r1, r5
   4615c:	bl	13ddc <fputs@plt+0x29f4>
   46160:	mov	r0, r4
   46164:	ldr	r1, [sp, #16]
   46168:	bl	13ddc <fputs@plt+0x29f4>
   4616c:	mov	r0, r7
   46170:	sub	sp, fp, #28
   46174:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46178:	ldr	r4, [sp, #20]
   4617c:	b	46160 <fputs@plt+0x34d78>
   46180:	ldr	r2, [r6]
   46184:	movw	r1, #25542	; 0x63c6
   46188:	movt	r1, #8
   4618c:	ldr	r4, [sp, #20]
   46190:	mov	r0, r4
   46194:	bl	1aabc <fputs@plt+0x96d4>
   46198:	ldr	r1, [fp, #8]
   4619c:	str	r0, [r1]
   461a0:	mov	r0, r5
   461a4:	bl	2f91c <fputs@plt+0x1e534>
   461a8:	mov	r7, #1
   461ac:	b	46160 <fputs@plt+0x34d78>
   461b0:	mov	r7, #0
   461b4:	b	46160 <fputs@plt+0x34d78>
   461b8:	mov	r2, r0
   461bc:	ldr	r1, [r1, #56]	; 0x38
   461c0:	mov	r0, #0
   461c4:	cmp	r1, #0
   461c8:	bxeq	lr
   461cc:	ldr	r3, [r1]
   461d0:	cmp	r3, r2
   461d4:	beq	461e0 <fputs@plt+0x34df8>
   461d8:	ldr	r1, [r1, #24]
   461dc:	b	461c4 <fputs@plt+0x34ddc>
   461e0:	mov	r0, r1
   461e4:	bx	lr
   461e8:	push	{r4, r5, fp, lr}
   461ec:	add	fp, sp, #8
   461f0:	ldr	r3, [r1, #56]	; 0x38
   461f4:	mov	lr, #0
   461f8:	str	lr, [r1, #56]	; 0x38
   461fc:	cmp	r3, #0
   46200:	beq	46248 <fputs@plt+0x34e60>
   46204:	mov	ip, #0
   46208:	mov	lr, #0
   4620c:	b	46228 <fputs@plt+0x34e40>
   46210:	ldr	r5, [r4, #344]	; 0x158
   46214:	str	r5, [r3, #24]
   46218:	str	r3, [r4, #344]	; 0x158
   4621c:	cmp	r2, #0
   46220:	mov	r3, r2
   46224:	beq	46248 <fputs@plt+0x34e60>
   46228:	ldr	r4, [r3]
   4622c:	ldr	r2, [r3, #24]
   46230:	cmp	r4, r0
   46234:	bne	46210 <fputs@plt+0x34e28>
   46238:	str	r3, [r1, #56]	; 0x38
   4623c:	str	ip, [r3, #24]
   46240:	mov	lr, r3
   46244:	b	4621c <fputs@plt+0x34e34>
   46248:	mov	r0, lr
   4624c:	pop	{r4, r5, fp, pc}
   46250:	cmp	r1, #1
   46254:	strge	r1, [r0, #164]	; 0xa4
   46258:	ldr	r0, [r0, #164]	; 0xa4
   4625c:	bx	lr
   46260:	push	{r4, r5, r6, r7, fp, lr}
   46264:	add	fp, sp, #16
   46268:	sub	sp, sp, #8
   4626c:	mov	r6, r0
   46270:	mov	r4, #0
   46274:	str	r4, [r1]
   46278:	ldrb	r0, [r0]
   4627c:	cmp	r0, #0
   46280:	beq	462c0 <fputs@plt+0x34ed8>
   46284:	mov	r5, r1
   46288:	mov	r4, #0
   4628c:	add	r7, sp, #4
   46290:	mov	r0, r6
   46294:	mov	r1, r7
   46298:	bl	462cc <fputs@plt+0x34ee4>
   4629c:	ldr	r1, [sp, #4]
   462a0:	cmp	r1, #135	; 0x87
   462a4:	beq	462bc <fputs@plt+0x34ed4>
   462a8:	add	r4, r0, r4
   462ac:	ldrb	r0, [r6, r0]!
   462b0:	cmp	r0, #0
   462b4:	bne	46290 <fputs@plt+0x34ea8>
   462b8:	b	462c0 <fputs@plt+0x34ed8>
   462bc:	str	r0, [r5]
   462c0:	mov	r0, r4
   462c4:	sub	sp, fp, #16
   462c8:	pop	{r4, r5, r6, r7, fp, pc}
   462cc:	push	{r4, r5, fp, lr}
   462d0:	add	fp, sp, #8
   462d4:	mov	lr, r1
   462d8:	ldrb	r1, [r0]
   462dc:	movw	r2, #7974	; 0x1f26
   462e0:	movt	r2, #8
   462e4:	ldrb	r4, [r2, r1]
   462e8:	cmp	r4, #26
   462ec:	bhi	46604 <fputs@plt+0x3521c>
   462f0:	mov	r5, r0
   462f4:	mov	r0, #1
   462f8:	add	r3, pc, #0
   462fc:	ldr	pc, [r3, r4, lsl #2]
   46300:	andeq	r6, r4, r4, ror #7
   46304:	andeq	r6, r4, r4, lsr r4
   46308:	andeq	r6, r4, r0, ror #8
   4630c:			; <UNDEFINED> instruction: 0x000466bc
   46310:	andeq	r6, r4, ip, ror #6
   46314:	andeq	r6, r4, ip, ror #6
   46318:	andeq	r6, r4, ip, lsl #9
   4631c:			; <UNDEFINED> instruction: 0x000464b4
   46320:	ldrdeq	r6, [r4], -ip
   46324:	andeq	r6, r4, r8, lsr r5
   46328:	andeq	r6, r4, ip, ror #10
   4632c:	andeq	r6, r4, r0, lsl #11
   46330:	muleq	r4, r4, r5
   46334:			; <UNDEFINED> instruction: 0x000465b8
   46338:	ldrdeq	r6, [r4], -r4
   4633c:	strdeq	r6, [r4], -r0
   46340:	andeq	r6, r4, ip, lsl #12
   46344:	andeq	r6, r4, r0, ror #12
   46348:	andeq	r6, r4, r8, ror #12
   4634c:	andeq	r6, r4, r0, ror r6
   46350:	andeq	r6, r4, ip, ror r6
   46354:	andeq	r6, r4, r4, lsl #13
   46358:	andeq	r6, r4, ip, lsl #13
   4635c:	muleq	r4, r4, r6
   46360:	muleq	r4, ip, r6
   46364:	andeq	r6, r4, r4, lsr #13
   46368:	andeq	r6, r4, ip, lsr #13
   4636c:	mov	r0, #135	; 0x87
   46370:	str	r0, [lr]
   46374:	ldrb	r2, [r5, #1]
   46378:	mov	r0, #1
   4637c:	cmp	r2, #0
   46380:	beq	46908 <fputs@plt+0x35520>
   46384:	mov	r1, #0
   46388:	movw	ip, #6044	; 0x179c
   4638c:	movt	ip, #8
   46390:	uxtb	r2, r2
   46394:	ldrb	r3, [ip, r2]
   46398:	tst	r3, #70	; 0x46
   4639c:	beq	463ac <fputs@plt+0x34fc4>
   463a0:	add	r1, r1, #1
   463a4:	mov	r2, r0
   463a8:	b	463d0 <fputs@plt+0x34fe8>
   463ac:	cmp	r1, #1
   463b0:	blt	463bc <fputs@plt+0x34fd4>
   463b4:	cmp	r2, #40	; 0x28
   463b8:	beq	468bc <fputs@plt+0x354d4>
   463bc:	cmp	r2, #58	; 0x3a
   463c0:	addeq	r2, r0, #1
   463c4:	ldrbeq	r3, [r5, r2]
   463c8:	cmpeq	r3, #58	; 0x3a
   463cc:	bne	46900 <fputs@plt+0x35518>
   463d0:	add	r0, r2, #1
   463d4:	ldrb	r2, [r5, r0]
   463d8:	cmp	r2, #0
   463dc:	bne	46390 <fputs@plt+0x34fa8>
   463e0:	b	46900 <fputs@plt+0x35518>
   463e4:	ldrb	r1, [r5, #1]
   463e8:	cmp	r1, #39	; 0x27
   463ec:	bne	46460 <fputs@plt+0x35078>
   463f0:	mov	r0, #134	; 0x86
   463f4:	str	r0, [lr]
   463f8:	mov	r0, #2
   463fc:	movw	r1, #6044	; 0x179c
   46400:	movt	r1, #8
   46404:	ldrb	r2, [r5, r0]
   46408:	ldrb	r3, [r1, r2]
   4640c:	add	r0, r0, #1
   46410:	tst	r3, #8
   46414:	bne	46404 <fputs@plt+0x3501c>
   46418:	sub	r0, r0, #1
   4641c:	cmp	r2, #39	; 0x27
   46420:	andseq	r1, r0, #1
   46424:	beq	468a4 <fputs@plt+0x354bc>
   46428:	mov	r1, #161	; 0xa1
   4642c:	str	r1, [lr]
   46430:	b	46894 <fputs@plt+0x354ac>
   46434:	mov	r0, #1
   46438:	ldrb	r1, [r5, r0]
   4643c:	ldrb	r3, [r2, r1]
   46440:	add	r0, r0, #1
   46444:	cmp	r3, #2
   46448:	bcc	46438 <fputs@plt+0x35050>
   4644c:	movw	r2, #6044	; 0x179c
   46450:	movt	r2, #8
   46454:	ldrb	r1, [r2, r1]
   46458:	tst	r1, #70	; 0x46
   4645c:	beq	46818 <fputs@plt+0x35430>
   46460:	movw	r1, #6044	; 0x179c
   46464:	movt	r1, #8
   46468:	ldrb	r2, [r5, r0]
   4646c:	ldrb	r2, [r1, r2]
   46470:	add	r0, r0, #1
   46474:	tst	r2, #70	; 0x46
   46478:	bne	46468 <fputs@plt+0x35080>
   4647c:	mov	r1, #27
   46480:	str	r1, [lr]
   46484:	sub	r0, r0, #1
   46488:	pop	{r4, r5, fp, pc}
   4648c:	mov	r0, #135	; 0x87
   46490:	str	r0, [lr]
   46494:	add	r1, r5, #1
   46498:	mov	r0, #0
   4649c:	ldrb	r2, [r1, r0]
   464a0:	sub	r2, r2, #48	; 0x30
   464a4:	add	r0, r0, #1
   464a8:	cmp	r2, #10
   464ac:	bcc	4649c <fputs@plt+0x350b4>
   464b0:	b	467d4 <fputs@plt+0x353ec>
   464b4:	add	r1, r5, #1
   464b8:	mov	r0, #0
   464bc:	movw	r2, #6044	; 0x179c
   464c0:	movt	r2, #8
   464c4:	ldrb	r3, [r1, r0]
   464c8:	ldrb	r3, [r2, r3]
   464cc:	add	r0, r0, #1
   464d0:	tst	r3, #1
   464d4:	bne	464c4 <fputs@plt+0x350dc>
   464d8:	b	4680c <fputs@plt+0x35424>
   464dc:	ldrb	r2, [r5, #1]
   464e0:	mov	r0, #1
   464e4:	cmp	r2, #0
   464e8:	bne	46504 <fputs@plt+0x3511c>
   464ec:	b	46908 <fputs@plt+0x35520>
   464f0:	mov	r4, r0
   464f4:	add	r0, r4, #1
   464f8:	ldrb	r2, [r5, r0]
   464fc:	cmp	r2, #0
   46500:	beq	46908 <fputs@plt+0x35520>
   46504:	uxtb	r2, r2
   46508:	cmp	r2, r1
   4650c:	bne	464f0 <fputs@plt+0x35108>
   46510:	add	r4, r0, #1
   46514:	ldrb	r3, [r5, r4]
   46518:	cmp	r3, r1
   4651c:	beq	464f4 <fputs@plt+0x3510c>
   46520:	cmp	r2, #39	; 0x27
   46524:	moveq	r1, #97	; 0x61
   46528:	movne	r1, #27
   4652c:	str	r1, [lr]
   46530:	add	r0, r0, #1
   46534:	pop	{r4, r5, fp, pc}
   46538:	mov	ip, #27
   4653c:	mov	r0, #1
   46540:	cmp	r1, #93	; 0x5d
   46544:	beq	46564 <fputs@plt+0x3517c>
   46548:	mov	r0, #1
   4654c:	ldrb	r1, [r5, r0]
   46550:	cmp	r1, #0
   46554:	beq	46844 <fputs@plt+0x3545c>
   46558:	add	r0, r0, #1
   4655c:	cmp	r1, #93	; 0x5d
   46560:	bne	4654c <fputs@plt+0x35164>
   46564:	str	ip, [lr]
   46568:	pop	{r4, r5, fp, pc}
   4656c:	ldrb	r0, [r5, #1]
   46570:	cmp	r0, #124	; 0x7c
   46574:	bne	467e0 <fputs@plt+0x353f8>
   46578:	mov	r0, #94	; 0x5e
   4657c:	b	46854 <fputs@plt+0x3546c>
   46580:	ldrb	r0, [r5, #1]
   46584:	cmp	r0, #45	; 0x2d
   46588:	bne	467e8 <fputs@plt+0x35400>
   4658c:	mov	r0, #2
   46590:	b	467fc <fputs@plt+0x35414>
   46594:	ldrb	r0, [r5, #1]
   46598:	cmp	r0, #60	; 0x3c
   4659c:	beq	46850 <fputs@plt+0x35468>
   465a0:	cmp	r0, #62	; 0x3e
   465a4:	beq	465fc <fputs@plt+0x35214>
   465a8:	cmp	r0, #61	; 0x3d
   465ac:	bne	46860 <fputs@plt+0x35478>
   465b0:	mov	r0, #81	; 0x51
   465b4:	b	46854 <fputs@plt+0x3546c>
   465b8:	ldrb	r0, [r5, #1]
   465bc:	cmp	r0, #62	; 0x3e
   465c0:	beq	46834 <fputs@plt+0x3544c>
   465c4:	cmp	r0, #61	; 0x3d
   465c8:	bne	4683c <fputs@plt+0x35454>
   465cc:	mov	r0, #83	; 0x53
   465d0:	b	46854 <fputs@plt+0x3546c>
   465d4:	mov	r0, #79	; 0x4f
   465d8:	str	r0, [lr]
   465dc:	ldrb	r1, [r5, #1]
   465e0:	mov	r0, #1
   465e4:	cmp	r1, #61	; 0x3d
   465e8:	movweq	r0, #2
   465ec:	pop	{r4, r5, fp, pc}
   465f0:	ldrb	r0, [r5, #1]
   465f4:	cmp	r0, #61	; 0x3d
   465f8:	bne	46604 <fputs@plt+0x3521c>
   465fc:	mov	r0, #78	; 0x4e
   46600:	b	46854 <fputs@plt+0x3546c>
   46604:	mov	r0, #161	; 0xa1
   46608:	b	46864 <fputs@plt+0x3547c>
   4660c:	ldrb	r0, [r5, #1]
   46610:	cmp	r0, #42	; 0x2a
   46614:	bne	467d8 <fputs@plt+0x353f0>
   46618:	ldrb	r2, [r5, #2]
   4661c:	cmp	r2, #0
   46620:	beq	467d8 <fputs@plt+0x353f0>
   46624:	add	r1, r5, #3
   46628:	mov	r0, #0
   4662c:	b	46640 <fputs@plt+0x35258>
   46630:	ldrb	r2, [r1, r0]
   46634:	add	r0, r0, #1
   46638:	cmp	r2, #0
   4663c:	beq	468b4 <fputs@plt+0x354cc>
   46640:	uxtb	r2, r2
   46644:	cmp	r2, #42	; 0x2a
   46648:	bne	46630 <fputs@plt+0x35248>
   4664c:	ldrb	r2, [r1, r0]
   46650:	cmp	r2, #47	; 0x2f
   46654:	bne	46630 <fputs@plt+0x35248>
   46658:	add	r0, r0, #4
   4665c:	b	4680c <fputs@plt+0x35424>
   46660:	mov	r0, #22
   46664:	b	46864 <fputs@plt+0x3547c>
   46668:	mov	r0, #23
   4666c:	b	46864 <fputs@plt+0x3547c>
   46670:	mov	r0, #1
   46674:	str	r0, [lr]
   46678:	pop	{r4, r5, fp, pc}
   4667c:	mov	r0, #89	; 0x59
   46680:	b	46864 <fputs@plt+0x3547c>
   46684:	mov	r0, #91	; 0x5b
   46688:	b	46864 <fputs@plt+0x3547c>
   4668c:	mov	r0, #93	; 0x5d
   46690:	b	46864 <fputs@plt+0x3547c>
   46694:	mov	r0, #26
   46698:	b	46864 <fputs@plt+0x3547c>
   4669c:	mov	r0, #85	; 0x55
   466a0:	b	46864 <fputs@plt+0x3547c>
   466a4:	mov	r0, #96	; 0x60
   466a8:	b	46864 <fputs@plt+0x3547c>
   466ac:	ldrb	r0, [r5, #1]
   466b0:	sub	r0, r0, #48	; 0x30
   466b4:	cmp	r0, #10
   466b8:	bcs	467f0 <fputs@plt+0x35408>
   466bc:	mov	r0, #132	; 0x84
   466c0:	str	r0, [lr]
   466c4:	ldrb	r0, [r5]
   466c8:	cmp	r0, #48	; 0x30
   466cc:	bne	466f8 <fputs@plt+0x35310>
   466d0:	ldrb	r0, [r5, #1]
   466d4:	orr	r0, r0, #32
   466d8:	cmp	r0, #120	; 0x78
   466dc:	bne	466f8 <fputs@plt+0x35310>
   466e0:	ldrb	r1, [r5, #2]
   466e4:	movw	r0, #6044	; 0x179c
   466e8:	movt	r0, #8
   466ec:	ldrb	r1, [r0, r1]
   466f0:	tst	r1, #8
   466f4:	bne	46870 <fputs@plt+0x35488>
   466f8:	mov	r0, #0
   466fc:	ldrb	r1, [r5, r0]
   46700:	sub	r2, r1, #48	; 0x30
   46704:	add	r0, r0, #1
   46708:	cmp	r2, #10
   4670c:	bcc	466fc <fputs@plt+0x35314>
   46710:	cmp	r1, #46	; 0x2e
   46714:	bne	46734 <fputs@plt+0x3534c>
   46718:	ldrb	r1, [r5, r0]
   4671c:	sub	r1, r1, #48	; 0x30
   46720:	add	r0, r0, #1
   46724:	cmp	r1, #10
   46728:	bcc	46718 <fputs@plt+0x35330>
   4672c:	mov	r1, #133	; 0x85
   46730:	str	r1, [lr]
   46734:	sub	r0, r0, #1
   46738:	ldrb	r1, [r5, r0]
   4673c:	orr	r1, r1, #32
   46740:	cmp	r1, #101	; 0x65
   46744:	bne	4679c <fputs@plt+0x353b4>
   46748:	add	r1, r0, r5
   4674c:	ldrb	r2, [r1, #1]
   46750:	sub	r3, r2, #48	; 0x30
   46754:	cmp	r3, #10
   46758:	bcc	46778 <fputs@plt+0x35390>
   4675c:	cmp	r2, #45	; 0x2d
   46760:	cmpne	r2, #43	; 0x2b
   46764:	bne	4679c <fputs@plt+0x353b4>
   46768:	ldrb	r1, [r1, #2]
   4676c:	sub	r1, r1, #48	; 0x30
   46770:	cmp	r1, #9
   46774:	bhi	4679c <fputs@plt+0x353b4>
   46778:	add	r1, r5, #2
   4677c:	ldrb	r2, [r1, r0]
   46780:	sub	r2, r2, #48	; 0x30
   46784:	add	r0, r0, #1
   46788:	cmp	r2, #10
   4678c:	bcc	4677c <fputs@plt+0x35394>
   46790:	mov	r1, #133	; 0x85
   46794:	str	r1, [lr]
   46798:	add	r0, r0, #1
   4679c:	ldrb	r2, [r5, r0]
   467a0:	movw	r1, #6044	; 0x179c
   467a4:	movt	r1, #8
   467a8:	ldrb	r2, [r1, r2]
   467ac:	tst	r2, #70	; 0x46
   467b0:	beq	467d4 <fputs@plt+0x353ec>
   467b4:	add	r2, r5, #1
   467b8:	mov	r3, #161	; 0xa1
   467bc:	str	r3, [lr]
   467c0:	ldrb	r5, [r2, r0]
   467c4:	ldrb	r5, [r1, r5]
   467c8:	add	r0, r0, #1
   467cc:	tst	r5, #70	; 0x46
   467d0:	bne	467bc <fputs@plt+0x353d4>
   467d4:	pop	{r4, r5, fp, pc}
   467d8:	mov	r0, #92	; 0x5c
   467dc:	b	46864 <fputs@plt+0x3547c>
   467e0:	mov	r0, #86	; 0x56
   467e4:	b	46864 <fputs@plt+0x3547c>
   467e8:	mov	r0, #90	; 0x5a
   467ec:	b	46864 <fputs@plt+0x3547c>
   467f0:	mov	r0, #122	; 0x7a
   467f4:	b	46864 <fputs@plt+0x3547c>
   467f8:	add	r0, r0, #1
   467fc:	ldrb	r1, [r5, r0]
   46800:	cmp	r1, #0
   46804:	cmpne	r1, #10
   46808:	bne	467f8 <fputs@plt+0x35410>
   4680c:	mov	r1, #160	; 0xa0
   46810:	str	r1, [lr]
   46814:	pop	{r4, r5, fp, pc}
   46818:	sub	r1, r0, #1
   4681c:	mov	r0, #27
   46820:	str	r0, [lr]
   46824:	mov	r0, r5
   46828:	mov	r2, lr
   4682c:	pop	{r4, r5, fp, lr}
   46830:	b	46914 <fputs@plt+0x3552c>
   46834:	mov	r0, #88	; 0x58
   46838:	b	46854 <fputs@plt+0x3546c>
   4683c:	mov	r0, #80	; 0x50
   46840:	b	46864 <fputs@plt+0x3547c>
   46844:	mov	ip, #161	; 0xa1
   46848:	str	ip, [lr]
   4684c:	pop	{r4, r5, fp, pc}
   46850:	mov	r0, #87	; 0x57
   46854:	str	r0, [lr]
   46858:	mov	r0, #2
   4685c:	pop	{r4, r5, fp, pc}
   46860:	mov	r0, #82	; 0x52
   46864:	str	r0, [lr]
   46868:	mov	r0, #1
   4686c:	pop	{r4, r5, fp, pc}
   46870:	mov	r1, #3
   46874:	ldrb	r2, [r5, r1]
   46878:	ldrb	r2, [r0, r2]
   4687c:	add	r1, r1, #1
   46880:	tst	r2, #8
   46884:	bne	46874 <fputs@plt+0x3548c>
   46888:	sub	r0, r1, #1
   4688c:	pop	{r4, r5, fp, pc}
   46890:	add	r0, r0, #1
   46894:	ldrb	r1, [r5, r0]
   46898:	cmp	r1, #0
   4689c:	cmpne	r1, #39	; 0x27
   468a0:	bne	46890 <fputs@plt+0x354a8>
   468a4:	ldrb	r1, [r5, r0]
   468a8:	cmp	r1, #0
   468ac:	addne	r0, r0, #1
   468b0:	pop	{r4, r5, fp, pc}
   468b4:	add	r0, r0, #2
   468b8:	b	4680c <fputs@plt+0x35424>
   468bc:	add	r2, r0, #1
   468c0:	mov	r0, r2
   468c4:	ldrb	r4, [r5, r2]
   468c8:	cmp	r4, #0
   468cc:	beq	468f8 <fputs@plt+0x35510>
   468d0:	add	r2, r0, #1
   468d4:	cmp	r4, #41	; 0x29
   468d8:	beq	468e8 <fputs@plt+0x35500>
   468dc:	ldrb	r3, [ip, r4]
   468e0:	ands	r3, r3, #1
   468e4:	beq	468c0 <fputs@plt+0x354d8>
   468e8:	cmp	r4, #41	; 0x29
   468ec:	bne	468f8 <fputs@plt+0x35510>
   468f0:	mov	r0, r2
   468f4:	b	46900 <fputs@plt+0x35518>
   468f8:	mov	r2, #161	; 0xa1
   468fc:	str	r2, [lr]
   46900:	cmp	r1, #0
   46904:	popne	{r4, r5, fp, pc}
   46908:	mov	r1, #161	; 0xa1
   4690c:	str	r1, [lr]
   46910:	pop	{r4, r5, fp, pc}
   46914:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46918:	add	fp, sp, #28
   4691c:	mov	r8, r1
   46920:	cmp	r1, #2
   46924:	blt	46a0c <fputs@plt+0x35624>
   46928:	mov	r1, r0
   4692c:	ldrb	r3, [r1], r8
   46930:	movw	r7, #5732	; 0x1664
   46934:	movt	r7, #8
   46938:	ldrb	r3, [r7, r3]
   4693c:	eor	r3, r8, r3, lsl #2
   46940:	ldrb	r1, [r1, #-1]
   46944:	ldrb	r1, [r7, r1]
   46948:	add	r1, r1, r1, lsl #1
   4694c:	eor	r1, r3, r1
   46950:	movw	r3, #1033	; 0x409
   46954:	movt	r3, #33026	; 0x8102
   46958:	smmla	r3, r1, r3, r1
   4695c:	asr	r7, r3, #6
   46960:	add	r3, r7, r3, lsr #31
   46964:	rsb	r3, r3, r3, lsl #7
   46968:	sub	r1, r1, r3
   4696c:	movw	r3, #8783	; 0x224f
   46970:	movt	r3, #8
   46974:	ldrb	r1, [r3, r1]
   46978:	cmp	r1, #0
   4697c:	beq	46a0c <fputs@plt+0x35624>
   46980:	mvn	ip, #0
   46984:	movw	sl, #9034	; 0x234a
   46988:	movt	sl, #8
   4698c:	movw	r9, #8910	; 0x22ce
   46990:	movt	r9, #8
   46994:	b	469a4 <fputs@plt+0x355bc>
   46998:	ldrb	r1, [r9, r6]
   4699c:	cmp	r1, #0
   469a0:	beq	46a0c <fputs@plt+0x35624>
   469a4:	uxtab	r6, ip, r1
   469a8:	ldrb	r1, [sl, r6]
   469ac:	cmp	r1, r8
   469b0:	bne	46998 <fputs@plt+0x355b0>
   469b4:	movw	r1, #9158	; 0x23c6
   469b8:	movt	r1, #8
   469bc:	add	r1, r1, r6, lsl #1
   469c0:	ldrh	r1, [r1]
   469c4:	movw	r3, #8230	; 0x2026
   469c8:	movt	r3, #8
   469cc:	add	r7, r3, r1
   469d0:	mov	r4, r0
   469d4:	mov	r1, r8
   469d8:	ldrb	r3, [r7]
   469dc:	ldrb	lr, [r4]
   469e0:	and	r5, lr, #223	; 0xdf
   469e4:	cmp	r5, r3
   469e8:	bne	46998 <fputs@plt+0x355b0>
   469ec:	add	r4, r4, #1
   469f0:	add	r7, r7, #1
   469f4:	subs	r1, r1, #1
   469f8:	bne	469d8 <fputs@plt+0x355f0>
   469fc:	movw	r0, #9406	; 0x24be
   46a00:	movt	r0, #8
   46a04:	ldrb	r0, [r0, r6]
   46a08:	str	r0, [r2]
   46a0c:	mov	r0, r8
   46a10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46a14:	ldr	r0, [r0, #216]	; 0xd8
   46a18:	b	46a1c <fputs@plt+0x35634>
   46a1c:	cmp	r0, #0
   46a20:	moveq	r0, #0
   46a24:	bxeq	lr
   46a28:	mov	r1, r0
   46a2c:	ldr	r0, [r0, #12]
   46a30:	mov	r2, #0
   46a34:	str	r2, [r1, #12]
   46a38:	bx	lr
   46a3c:	push	{r4, sl, fp, lr}
   46a40:	add	fp, sp, #8
   46a44:	mov	ip, r0
   46a48:	ldr	lr, [r0, #24]
   46a4c:	ldr	r0, [r0, #32]
   46a50:	ldr	lr, [lr, #88]	; 0x58
   46a54:	cmp	lr, r0
   46a58:	ble	46a8c <fputs@plt+0x356a4>
   46a5c:	ldr	lr, [fp, #8]
   46a60:	add	r4, r0, #1
   46a64:	str	r4, [ip, #32]
   46a68:	ldr	ip, [ip, #4]
   46a6c:	add	r4, r0, r0, lsl #2
   46a70:	strb	r1, [ip, r4, lsl #2]!
   46a74:	mov	r1, #0
   46a78:	stmib	ip, {r2, r3, lr}
   46a7c:	str	r1, [ip, #16]
   46a80:	strb	r1, [ip, #3]
   46a84:	strb	r1, [ip, #1]
   46a88:	pop	{r4, sl, fp, pc}
   46a8c:	mov	r0, ip
   46a90:	pop	{r4, sl, fp, lr}
   46a94:	b	46a98 <fputs@plt+0x356b0>
   46a98:	push	{r4, r5, r6, r7, fp, lr}
   46a9c:	add	fp, sp, #16
   46aa0:	mov	r4, r3
   46aa4:	mov	r5, r2
   46aa8:	mov	r6, r1
   46aac:	mov	r7, r0
   46ab0:	bl	46adc <fputs@plt+0x356f4>
   46ab4:	cmp	r0, #0
   46ab8:	beq	46ac4 <fputs@plt+0x356dc>
   46abc:	mov	r0, #1
   46ac0:	pop	{r4, r5, r6, r7, fp, pc}
   46ac4:	mov	r0, r7
   46ac8:	mov	r1, r6
   46acc:	mov	r2, r5
   46ad0:	mov	r3, r4
   46ad4:	pop	{r4, r5, r6, r7, fp, lr}
   46ad8:	b	46a3c <fputs@plt+0x35654>
   46adc:	push	{r4, r5, r6, sl, fp, lr}
   46ae0:	add	fp, sp, #16
   46ae4:	mov	r4, r0
   46ae8:	ldr	r1, [r0, #4]
   46aec:	ldr	r6, [r0, #24]
   46af0:	ldr	r0, [r6]
   46af4:	ldr	r3, [r6, #88]	; 0x58
   46af8:	add	r2, r3, r3, lsl #2
   46afc:	lsl	r2, r2, #3
   46b00:	cmp	r3, #0
   46b04:	movweq	r2, #1020	; 0x3fc
   46b08:	mov	r3, #0
   46b0c:	bl	20b40 <fputs@plt+0xf758>
   46b10:	mov	r5, r0
   46b14:	cmp	r0, #0
   46b18:	beq	46b44 <fputs@plt+0x3575c>
   46b1c:	ldr	r0, [r6]
   46b20:	mov	r1, r5
   46b24:	bl	20738 <fputs@plt+0xf350>
   46b28:	movw	r1, #52429	; 0xcccd
   46b2c:	movt	r1, #52428	; 0xcccc
   46b30:	umull	r1, r2, r0, r1
   46b34:	lsr	r1, r2, #4
   46b38:	str	r1, [r6, #88]	; 0x58
   46b3c:	str	r0, [r6, #92]	; 0x5c
   46b40:	str	r5, [r4, #4]
   46b44:	mov	r0, #7
   46b48:	cmp	r5, #0
   46b4c:	movwne	r0, #0
   46b50:	pop	{r4, r5, r6, sl, fp, pc}
   46b54:	ldrb	r0, [r0, #9]
   46b58:	bx	lr
   46b5c:	push	{r4, r5, r6, r7, fp, lr}
   46b60:	add	fp, sp, #16
   46b64:	mov	r6, r3
   46b68:	mov	r5, r2
   46b6c:	mov	r4, r1
   46b70:	mov	r7, r0
   46b74:	ldrsb	r1, [r1, #1]
   46b78:	cmp	r1, #0
   46b7c:	beq	46b98 <fputs@plt+0x357b0>
   46b80:	ldr	r2, [r4, #16]
   46b84:	ldr	r0, [r7]
   46b88:	bl	2f7ac <fputs@plt+0x1e3c4>
   46b8c:	mov	r0, #0
   46b90:	str	r0, [r4, #16]
   46b94:	strb	r0, [r4, #1]
   46b98:	cmn	r6, #1
   46b9c:	ble	46bd8 <fputs@plt+0x357f0>
   46ba0:	cmp	r6, #0
   46ba4:	bne	46bb4 <fputs@plt+0x357cc>
   46ba8:	mov	r0, r5
   46bac:	bl	13690 <fputs@plt+0x22a8>
   46bb0:	mov	r6, r0
   46bb4:	ldr	r0, [r7]
   46bb8:	asr	r3, r6, #31
   46bbc:	mov	r1, r5
   46bc0:	mov	r2, r6
   46bc4:	bl	46c04 <fputs@plt+0x3581c>
   46bc8:	str	r0, [r4, #16]
   46bcc:	mov	r0, #255	; 0xff
   46bd0:	strb	r0, [r4, #1]
   46bd4:	pop	{r4, r5, r6, r7, fp, pc}
   46bd8:	ldr	r0, [r7, #4]
   46bdc:	sub	r0, r4, r0
   46be0:	asr	r0, r0, #2
   46be4:	movw	r1, #52429	; 0xcccd
   46be8:	movt	r1, #52428	; 0xcccc
   46bec:	mul	r1, r0, r1
   46bf0:	mov	r0, r7
   46bf4:	mov	r2, r5
   46bf8:	mov	r3, r6
   46bfc:	pop	{r4, r5, r6, r7, fp, lr}
   46c00:	b	1ad6c <fputs@plt+0x9984>
   46c04:	push	{r4, r5, r6, r7, fp, lr}
   46c08:	add	fp, sp, #16
   46c0c:	mov	r6, #0
   46c10:	cmp	r1, #0
   46c14:	beq	46c50 <fputs@plt+0x35868>
   46c18:	mov	r4, r2
   46c1c:	mov	r5, r1
   46c20:	adds	r2, r2, #1
   46c24:	adc	r3, r3, #0
   46c28:	bl	20bb8 <fputs@plt+0xf7d0>
   46c2c:	cmp	r0, #0
   46c30:	beq	46c50 <fputs@plt+0x35868>
   46c34:	mov	r7, r0
   46c38:	mov	r1, r5
   46c3c:	mov	r2, r4
   46c40:	bl	11244 <memcpy@plt>
   46c44:	mov	r0, #0
   46c48:	strb	r0, [r7, r4]
   46c4c:	mov	r6, r7
   46c50:	mov	r0, r6
   46c54:	pop	{r4, r5, r6, r7, fp, pc}
   46c58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46c5c:	add	fp, sp, #28
   46c60:	sub	sp, sp, #4
   46c64:	mov	r8, r1
   46c68:	ldr	r5, [r1]
   46c6c:	ldr	sl, [r0, #24]
   46c70:	ldr	r1, [r0, #32]
   46c74:	ldr	r2, [sl, #120]	; 0x78
   46c78:	ldrb	r3, [r0, #89]	; 0x59
   46c7c:	and	r3, r3, #159	; 0x9f
   46c80:	orr	r3, r3, #32
   46c84:	strb	r3, [r0, #89]	; 0x59
   46c88:	cmp	r1, #1
   46c8c:	blt	46d98 <fputs@plt+0x359b0>
   46c90:	ldr	r3, [r0, #4]
   46c94:	add	r3, r3, #16
   46c98:	movw	r4, #9576	; 0x2568
   46c9c:	movt	r4, #8
   46ca0:	mov	r9, #237	; 0xed
   46ca4:	movw	ip, #41940	; 0xa3d4
   46ca8:	movt	ip, #3
   46cac:	movw	lr, #42072	; 0xa458
   46cb0:	movt	lr, #3
   46cb4:	b	46cc4 <fputs@plt+0x358dc>
   46cb8:	add	r3, r3, #20
   46cbc:	cmp	r1, #0
   46cc0:	ble	46d98 <fputs@plt+0x359b0>
   46cc4:	ldrb	r7, [r3, #-16]
   46cc8:	cmp	r7, #12
   46ccc:	bhi	46d68 <fputs@plt+0x35980>
   46cd0:	add	r6, pc, #0
   46cd4:	ldr	pc, [r6, r7, lsl #2]
   46cd8:	andeq	r6, r4, r4, asr #26
   46cdc:	andeq	r6, r4, r4, asr #26
   46ce0:	andeq	r6, r4, r0, lsr sp
   46ce4:	andeq	r6, r4, ip, lsl #26
   46ce8:	andeq	r6, r4, r4, lsr #26
   46cec:	andeq	r6, r4, ip, lsl #26
   46cf0:	andeq	r6, r4, r4, lsr #26
   46cf4:	andeq	r6, r4, ip, lsl #26
   46cf8:	andeq	r6, r4, r8, lsl sp
   46cfc:	andeq	r6, r4, r8, lsl sp
   46d00:	andeq	r6, r4, r8, lsl sp
   46d04:	andeq	r6, r4, r4, asr sp
   46d08:	andeq	r6, r4, ip, asr sp
   46d0c:	strb	r9, [r3, #-15]
   46d10:	str	ip, [r3]
   46d14:	b	46d68 <fputs@plt+0x35980>
   46d18:	ldrb	r6, [r0, #89]	; 0x59
   46d1c:	and	r6, r6, #159	; 0x9f
   46d20:	b	46d48 <fputs@plt+0x35960>
   46d24:	strb	r9, [r3, #-15]
   46d28:	str	lr, [r3]
   46d2c:	b	46d68 <fputs@plt+0x35980>
   46d30:	ldr	r6, [r3, #-8]
   46d34:	cmp	r6, #0
   46d38:	ldrbne	r6, [r0, #89]	; 0x59
   46d3c:	andne	r6, r6, #223	; 0xdf
   46d40:	strbne	r6, [r0, #89]	; 0x59
   46d44:	ldrb	r6, [r0, #89]	; 0x59
   46d48:	orr	r6, r6, #64	; 0x40
   46d4c:	strb	r6, [r0, #89]	; 0x59
   46d50:	b	46d68 <fputs@plt+0x35980>
   46d54:	ldr	r6, [r3, #-32]	; 0xffffffe0
   46d58:	b	46d60 <fputs@plt+0x35978>
   46d5c:	ldr	r6, [r3, #-8]
   46d60:	cmp	r6, r5
   46d64:	movgt	r5, r6
   46d68:	sub	r1, r1, #1
   46d6c:	ldrb	r6, [r4, r7]
   46d70:	strb	r6, [r3, #-14]
   46d74:	tst	r6, #1
   46d78:	beq	46cb8 <fputs@plt+0x358d0>
   46d7c:	ldr	r7, [r3, #-8]
   46d80:	cmn	r7, #1
   46d84:	bgt	46cb8 <fputs@plt+0x358d0>
   46d88:	mvn	r6, r7
   46d8c:	ldr	r6, [r2, r6, lsl #2]
   46d90:	str	r6, [r3, #-8]
   46d94:	b	46cb8 <fputs@plt+0x358d0>
   46d98:	ldr	r1, [sl, #120]	; 0x78
   46d9c:	ldr	r0, [r0]
   46da0:	bl	13ddc <fputs@plt+0x29f4>
   46da4:	mov	r0, #0
   46da8:	str	r0, [sl, #116]	; 0x74
   46dac:	str	r0, [sl, #120]	; 0x78
   46db0:	str	r5, [r8]
   46db4:	sub	sp, fp, #28
   46db8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46dbc:	cmp	r1, #0
   46dc0:	beq	46dcc <fputs@plt+0x359e4>
   46dc4:	mov	r0, r1
   46dc8:	bx	lr
   46dcc:	ldr	r3, [r0, #4]
   46dd0:	add	r1, r2, #7
   46dd4:	bic	r1, r1, #7
   46dd8:	cmp	r3, r1
   46ddc:	bge	46df8 <fputs@plt+0x35a10>
   46de0:	ldr	r2, [r0, #8]
   46de4:	add	r1, r2, r1
   46de8:	str	r1, [r0, #8]
   46dec:	mov	r1, #0
   46df0:	mov	r0, r1
   46df4:	bx	lr
   46df8:	sub	r1, r3, r1
   46dfc:	str	r1, [r0, #4]
   46e00:	ldr	r0, [r0]
   46e04:	add	r1, r0, r1
   46e08:	mov	r0, r1
   46e0c:	bx	lr
   46e10:	ldrb	r1, [r0, #64]	; 0x40
   46e14:	orr	r1, r1, #16
   46e18:	strb	r1, [r0, #64]	; 0x40
   46e1c:	ldr	r0, [r0]
   46e20:	mov	r1, #1
   46e24:	strb	r1, [r0, #11]
   46e28:	bx	lr
   46e2c:	ldr	r0, [r0]
   46e30:	b	17004 <fputs@plt+0x5c1c>
   46e34:	push	{r4, r5, fp, lr}
   46e38:	add	fp, sp, #8
   46e3c:	mov	r4, r0
   46e40:	ldr	r0, [r0]
   46e44:	ldrb	r1, [r0, #149]	; 0x95
   46e48:	mov	r5, #0
   46e4c:	cmp	r1, #0
   46e50:	bne	46e78 <fputs@plt+0x35a90>
   46e54:	add	r1, r4, #4
   46e58:	bl	1f764 <fputs@plt+0xe37c>
   46e5c:	cmp	r0, #0
   46e60:	beq	46e78 <fputs@plt+0x35a90>
   46e64:	str	r0, [r4, #12]
   46e68:	ldr	r1, [r4, #68]	; 0x44
   46e6c:	add	r1, r1, #1
   46e70:	str	r1, [r4, #68]	; 0x44
   46e74:	mov	r5, r0
   46e78:	mov	r0, r5
   46e7c:	pop	{r4, r5, fp, pc}
   46e80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46e84:	add	fp, sp, #28
   46e88:	sub	sp, sp, #12
   46e8c:	mov	r5, r0
   46e90:	ldr	r8, [r1]
   46e94:	mov	r0, #0
   46e98:	str	r0, [sp, #8]
   46e9c:	ldr	r0, [r1, #16]
   46ea0:	mov	r7, #1
   46ea4:	cmp	r0, #0
   46ea8:	beq	46eb8 <fputs@plt+0x35ad0>
   46eac:	mov	r0, r7
   46eb0:	sub	sp, fp, #28
   46eb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46eb8:	mov	r4, r1
   46ebc:	ldr	r9, [r5]
   46ec0:	ldr	r0, [r8, #4]
   46ec4:	cmp	r0, #0
   46ec8:	beq	46edc <fputs@plt+0x35af4>
   46ecc:	ldr	r1, [r8, #8]
   46ed0:	mov	r7, #0
   46ed4:	cmp	r0, r1
   46ed8:	bne	46eac <fputs@plt+0x35ac4>
   46edc:	ldr	r0, [r4, #4]
   46ee0:	bl	13690 <fputs@plt+0x22a8>
   46ee4:	mov	sl, r0
   46ee8:	add	r2, r0, #73	; 0x49
   46eec:	mov	r7, #0
   46ef0:	mov	r0, r9
   46ef4:	mov	r3, #0
   46ef8:	bl	19774 <fputs@plt+0x838c>
   46efc:	cmp	r0, #0
   46f00:	beq	46eac <fputs@plt+0x35ac4>
   46f04:	mov	r6, r0
   46f08:	str	r0, [r4, #16]
   46f0c:	str	r5, [sp, #4]
   46f10:	add	r5, r0, #72	; 0x48
   46f14:	str	r5, [r0]
   46f18:	ldr	r1, [r4, #4]
   46f1c:	add	r2, sl, #1
   46f20:	mov	r0, r5
   46f24:	bl	11244 <memcpy@plt>
   46f28:	mov	r7, #1
   46f2c:	strh	r7, [r6, #36]	; 0x24
   46f30:	ldr	r0, [r9, #16]
   46f34:	ldr	r0, [r0, #12]
   46f38:	ldrb	r1, [r6, #42]	; 0x2a
   46f3c:	orr	r1, r1, #16
   46f40:	strb	r1, [r6, #42]	; 0x2a
   46f44:	mov	r1, #0
   46f48:	str	r1, [r6, #48]	; 0x30
   46f4c:	movw	r1, #65535	; 0xffff
   46f50:	strh	r1, [r6, #32]
   46f54:	str	r0, [r6, #64]	; 0x40
   46f58:	mov	r0, r9
   46f5c:	mov	r1, r5
   46f60:	ldr	sl, [sp, #4]
   46f64:	bl	19540 <fputs@plt+0x8158>
   46f68:	mov	r2, r0
   46f6c:	mov	r0, r9
   46f70:	mov	r1, r6
   46f74:	bl	47000 <fputs@plt+0x35c18>
   46f78:	mov	r0, r9
   46f7c:	mov	r1, r6
   46f80:	mov	r2, #0
   46f84:	bl	47000 <fputs@plt+0x35c18>
   46f88:	ldr	r1, [r6]
   46f8c:	mov	r0, r9
   46f90:	bl	19540 <fputs@plt+0x8158>
   46f94:	mov	r2, r0
   46f98:	mov	r0, r9
   46f9c:	mov	r1, r6
   46fa0:	bl	47000 <fputs@plt+0x35c18>
   46fa4:	ldr	r3, [r8, #8]
   46fa8:	add	r0, sp, #8
   46fac:	str	r0, [sp]
   46fb0:	mov	r0, r9
   46fb4:	mov	r1, r6
   46fb8:	mov	r2, r4
   46fbc:	bl	45e30 <fputs@plt+0x34a48>
   46fc0:	cmp	r0, #0
   46fc4:	beq	46eac <fputs@plt+0x35ac4>
   46fc8:	ldr	r5, [sp, #8]
   46fcc:	movw	r1, #20776	; 0x5128
   46fd0:	movt	r1, #8
   46fd4:	mov	r0, sl
   46fd8:	mov	r2, r5
   46fdc:	bl	1aa38 <fputs@plt+0x9650>
   46fe0:	mov	r0, r9
   46fe4:	mov	r1, r5
   46fe8:	bl	13ddc <fputs@plt+0x29f4>
   46fec:	mov	r0, r9
   46ff0:	mov	r1, r4
   46ff4:	bl	47068 <fputs@plt+0x35c80>
   46ff8:	mov	r7, #0
   46ffc:	b	46eac <fputs@plt+0x35ac4>
   47000:	push	{r4, r5, r6, sl, fp, lr}
   47004:	add	fp, sp, #16
   47008:	mov	r4, r2
   4700c:	mov	r5, r1
   47010:	mov	r6, r0
   47014:	ldr	r0, [r1, #48]	; 0x30
   47018:	ldr	r1, [r1, #52]	; 0x34
   4701c:	mov	r2, #8
   47020:	add	r2, r2, r0, lsl #2
   47024:	asr	r3, r2, #31
   47028:	mov	r0, r6
   4702c:	bl	20b40 <fputs@plt+0xf758>
   47030:	cmp	r0, #0
   47034:	beq	47058 <fputs@plt+0x35c70>
   47038:	ldr	r1, [r5, #48]	; 0x30
   4703c:	add	r2, r1, #1
   47040:	str	r2, [r5, #48]	; 0x30
   47044:	str	r4, [r0, r1, lsl #2]
   47048:	mov	r1, #0
   4704c:	str	r1, [r0, r2, lsl #2]
   47050:	str	r0, [r5, #52]	; 0x34
   47054:	pop	{r4, r5, r6, sl, fp, pc}
   47058:	mov	r0, r6
   4705c:	mov	r1, r4
   47060:	pop	{r4, r5, r6, sl, fp, lr}
   47064:	b	13ddc <fputs@plt+0x29f4>
   47068:	push	{r4, r5, r6, sl, fp, lr}
   4706c:	add	fp, sp, #16
   47070:	ldr	r5, [r1, #16]
   47074:	cmp	r5, #0
   47078:	beq	470ac <fputs@plt+0x35cc4>
   4707c:	mov	r4, r1
   47080:	mov	r6, r0
   47084:	mov	r1, r5
   47088:	bl	470b0 <fputs@plt+0x35cc8>
   4708c:	mov	r0, r6
   47090:	mov	r1, r5
   47094:	bl	47128 <fputs@plt+0x35d40>
   47098:	mov	r0, r6
   4709c:	mov	r1, r5
   470a0:	bl	13ddc <fputs@plt+0x29f4>
   470a4:	mov	r0, #0
   470a8:	str	r0, [r4, #16]
   470ac:	pop	{r4, r5, r6, sl, fp, pc}
   470b0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   470b4:	add	fp, sp, #24
   470b8:	ldr	r8, [r1, #4]
   470bc:	cmp	r8, #0
   470c0:	beq	47124 <fputs@plt+0x35d3c>
   470c4:	mov	r5, r1
   470c8:	mov	r4, r0
   470cc:	ldrsh	r0, [r1, #34]	; 0x22
   470d0:	cmp	r0, #1
   470d4:	blt	47114 <fputs@plt+0x35d2c>
   470d8:	mov	r7, #0
   470dc:	mov	r6, r8
   470e0:	ldr	r1, [r6, r7, lsl #4]!
   470e4:	mov	r0, r4
   470e8:	bl	13ddc <fputs@plt+0x29f4>
   470ec:	ldr	r1, [r6, #4]
   470f0:	mov	r0, r4
   470f4:	bl	4455c <fputs@plt+0x33174>
   470f8:	ldr	r1, [r6, #8]
   470fc:	mov	r0, r4
   47100:	bl	13ddc <fputs@plt+0x29f4>
   47104:	add	r7, r7, #1
   47108:	ldrsh	r0, [r5, #34]	; 0x22
   4710c:	cmp	r7, r0
   47110:	blt	470dc <fputs@plt+0x35cf4>
   47114:	ldr	r1, [r5, #4]
   47118:	mov	r0, r4
   4711c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   47120:	b	13ddc <fputs@plt+0x29f4>
   47124:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   47128:	push	{r4, r5, r6, sl, fp, lr}
   4712c:	add	fp, sp, #16
   47130:	mov	r5, r1
   47134:	mov	r4, r0
   47138:	cmp	r0, #0
   4713c:	beq	4714c <fputs@plt+0x35d64>
   47140:	ldr	r0, [r4, #456]	; 0x1c8
   47144:	cmp	r0, #0
   47148:	bne	47158 <fputs@plt+0x35d70>
   4714c:	mov	r0, #0
   47150:	mov	r1, r5
   47154:	bl	461e8 <fputs@plt+0x34e00>
   47158:	ldr	r0, [r5, #52]	; 0x34
   4715c:	cmp	r0, #0
   47160:	beq	471b8 <fputs@plt+0x35dd0>
   47164:	ldr	r0, [r5, #48]	; 0x30
   47168:	cmp	r0, #1
   4716c:	blt	471a8 <fputs@plt+0x35dc0>
   47170:	mov	r6, #0
   47174:	cmp	r6, #1
   47178:	bne	47194 <fputs@plt+0x35dac>
   4717c:	ldr	r0, [r5, #48]	; 0x30
   47180:	add	r6, r6, #1
   47184:	cmp	r6, r0
   47188:	bge	471a8 <fputs@plt+0x35dc0>
   4718c:	cmp	r6, #1
   47190:	beq	4717c <fputs@plt+0x35d94>
   47194:	ldr	r0, [r5, #52]	; 0x34
   47198:	ldr	r1, [r0, r6, lsl #2]
   4719c:	mov	r0, r4
   471a0:	bl	13ddc <fputs@plt+0x29f4>
   471a4:	b	4717c <fputs@plt+0x35d94>
   471a8:	ldr	r1, [r5, #52]	; 0x34
   471ac:	mov	r0, r4
   471b0:	pop	{r4, r5, r6, sl, fp, lr}
   471b4:	b	13ddc <fputs@plt+0x29f4>
   471b8:	pop	{r4, r5, r6, sl, fp, pc}
   471bc:	push	{r4, r5, fp, lr}
   471c0:	add	fp, sp, #8
   471c4:	ldr	r4, [r0, #344]	; 0x158
   471c8:	mov	r1, #0
   471cc:	str	r1, [r0, #344]	; 0x158
   471d0:	cmp	r4, #0
   471d4:	popeq	{r4, r5, fp, pc}
   471d8:	bl	1b594 <fputs@plt+0xa1ac>
   471dc:	ldr	r5, [r4, #24]
   471e0:	mov	r0, r4
   471e4:	bl	2f91c <fputs@plt+0x1e534>
   471e8:	cmp	r5, #0
   471ec:	mov	r4, r5
   471f0:	bne	471dc <fputs@plt+0x35df4>
   471f4:	pop	{r4, r5, fp, pc}
   471f8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   471fc:	add	fp, sp, #24
   47200:	mov	r4, r0
   47204:	ldr	r0, [r0, #20]
   47208:	cmp	r0, #2
   4720c:	ble	47284 <fputs@plt+0x35e9c>
   47210:	mov	r5, #2
   47214:	mov	r8, #0
   47218:	mov	r7, #0
   4721c:	b	4723c <fputs@plt+0x35e54>
   47220:	add	r5, r5, #1
   47224:	ldr	r0, [r4, #20]
   47228:	add	r1, r7, #1
   4722c:	add	r2, r7, #3
   47230:	cmp	r2, r0
   47234:	mov	r7, r1
   47238:	bge	47290 <fputs@plt+0x35ea8>
   4723c:	ldr	r0, [r4, #16]
   47240:	add	r6, r0, r7, lsl #4
   47244:	ldr	r1, [r6, #36]	; 0x24
   47248:	cmp	r1, #0
   4724c:	beq	47270 <fputs@plt+0x35e88>
   47250:	add	r1, r7, #2
   47254:	cmp	r5, r1
   47258:	bge	47220 <fputs@plt+0x35e38>
   4725c:	add	r1, r6, #32
   47260:	vld1.32	{d16-d17}, [r1]
   47264:	add	r0, r0, r5, lsl #4
   47268:	vst1.32	{d16-d17}, [r0]
   4726c:	b	47220 <fputs@plt+0x35e38>
   47270:	ldr	r1, [r6, #32]
   47274:	mov	r0, r4
   47278:	bl	13ddc <fputs@plt+0x29f4>
   4727c:	str	r8, [r6, #32]
   47280:	b	47224 <fputs@plt+0x35e3c>
   47284:	mov	r0, #2
   47288:	str	r0, [r4, #20]
   4728c:	b	4729c <fputs@plt+0x35eb4>
   47290:	str	r5, [r4, #20]
   47294:	cmp	r5, #2
   47298:	bgt	472d0 <fputs@plt+0x35ee8>
   4729c:	add	r5, r4, #392	; 0x188
   472a0:	ldr	r0, [r4, #16]
   472a4:	cmp	r0, r5
   472a8:	beq	472d0 <fputs@plt+0x35ee8>
   472ac:	vld1.32	{d16-d17}, [r0]!
   472b0:	vld1.32	{d18-d19}, [r0]
   472b4:	mov	r0, r5
   472b8:	vst1.32	{d16-d17}, [r0]!
   472bc:	vst1.32	{d18-d19}, [r0]
   472c0:	ldr	r1, [r4, #16]
   472c4:	mov	r0, r4
   472c8:	bl	13ddc <fputs@plt+0x29f4>
   472cc:	str	r5, [r4, #16]
   472d0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   472d4:	push	{r4, r5, r6, r7, fp, lr}
   472d8:	add	fp, sp, #16
   472dc:	ldr	r7, [r1, #16]
   472e0:	cmp	r7, #0
   472e4:	beq	47388 <fputs@plt+0x35fa0>
   472e8:	mov	r4, r1
   472ec:	mov	r5, r0
   472f0:	b	47348 <fputs@plt+0x35f60>
   472f4:	ldr	r0, [r6, #16]
   472f8:	cmp	r0, #0
   472fc:	beq	47364 <fputs@plt+0x35f7c>
   47300:	ldr	r1, [r6, #12]
   47304:	str	r1, [r0, #12]
   47308:	ldr	r0, [r6, #12]
   4730c:	cmp	r0, #0
   47310:	ldrne	r1, [r6, #16]
   47314:	strne	r1, [r0, #16]
   47318:	ldr	r1, [r6, #28]
   4731c:	mov	r0, r5
   47320:	bl	4738c <fputs@plt+0x35fa4>
   47324:	ldr	r1, [r6, #32]
   47328:	mov	r0, r5
   4732c:	bl	4738c <fputs@plt+0x35fa4>
   47330:	ldr	r7, [r6, #4]
   47334:	mov	r0, r5
   47338:	mov	r1, r6
   4733c:	bl	13ddc <fputs@plt+0x29f4>
   47340:	cmp	r7, #0
   47344:	beq	47388 <fputs@plt+0x35fa0>
   47348:	mov	r6, r7
   4734c:	cmp	r5, #0
   47350:	beq	472f4 <fputs@plt+0x35f0c>
   47354:	ldr	r0, [r5, #456]	; 0x1c8
   47358:	cmp	r0, #0
   4735c:	bne	47318 <fputs@plt+0x35f30>
   47360:	b	472f4 <fputs@plt+0x35f0c>
   47364:	ldr	r2, [r6, #12]
   47368:	cmp	r2, #0
   4736c:	mov	r0, r2
   47370:	moveq	r0, r6
   47374:	ldr	r1, [r0, #8]
   47378:	ldr	r0, [r4, #64]	; 0x40
   4737c:	add	r0, r0, #56	; 0x38
   47380:	bl	4423c <fputs@plt+0x32e54>
   47384:	b	47308 <fputs@plt+0x35f20>
   47388:	pop	{r4, r5, r6, r7, fp, pc}
   4738c:	cmp	r1, #0
   47390:	bxeq	lr
   47394:	push	{r4, r5, r6, sl, fp, lr}
   47398:	add	fp, sp, #16
   4739c:	mov	r4, r1
   473a0:	mov	r5, r0
   473a4:	ldr	r6, [r1, #28]
   473a8:	ldr	r1, [r6, #16]
   473ac:	bl	4455c <fputs@plt+0x33174>
   473b0:	ldr	r1, [r6, #20]
   473b4:	mov	r0, r5
   473b8:	bl	445f8 <fputs@plt+0x33210>
   473bc:	ldr	r1, [r6, #8]
   473c0:	mov	r0, r5
   473c4:	bl	44678 <fputs@plt+0x33290>
   473c8:	ldr	r1, [r4, #12]
   473cc:	mov	r0, r5
   473d0:	bl	4455c <fputs@plt+0x33174>
   473d4:	mov	r0, r5
   473d8:	mov	r1, r4
   473dc:	pop	{r4, r5, r6, sl, fp, lr}
   473e0:	b	13ddc <fputs@plt+0x29f4>
   473e4:	ldr	r1, [r0]
   473e8:	add	r2, r1, #1
   473ec:	str	r2, [r0]
   473f0:	ldrb	r1, [r1]
   473f4:	cmp	r1, #192	; 0xc0
   473f8:	movcc	r0, r1
   473fc:	bxcc	lr
   47400:	movw	r2, #7040	; 0x1b80
   47404:	movt	r2, #8
   47408:	add	r1, r1, r2
   4740c:	ldrb	r1, [r1, #-192]	; 0xffffff40
   47410:	ldr	r2, [r0]
   47414:	ldrb	r3, [r2]
   47418:	and	r3, r3, #192	; 0xc0
   4741c:	cmp	r3, #128	; 0x80
   47420:	bne	4744c <fputs@plt+0x36064>
   47424:	add	r2, r2, #1
   47428:	str	r2, [r0]
   4742c:	ldrb	r3, [r2, #-1]
   47430:	ldrb	ip, [r2]
   47434:	and	r3, r3, #63	; 0x3f
   47438:	orr	r1, r3, r1, lsl #6
   4743c:	add	r2, r2, #1
   47440:	and	r3, ip, #192	; 0xc0
   47444:	cmp	r3, #128	; 0x80
   47448:	beq	47428 <fputs@plt+0x36040>
   4744c:	mov	r0, r1
   47450:	bfc	r0, #0, #11
   47454:	cmp	r0, #55296	; 0xd800
   47458:	mov	r0, r1
   4745c:	movweq	r0, #65533	; 0xfffd
   47460:	cmp	r1, #128	; 0x80
   47464:	movwcc	r0, #65533	; 0xfffd
   47468:	movw	r2, #32767	; 0x7fff
   4746c:	cmp	r2, r1, lsr #1
   47470:	movweq	r0, #65533	; 0xfffd
   47474:	bx	lr
   47478:	mov	r2, r0
   4747c:	movw	r1, #25779	; 0x64b3
   47480:	movt	r1, #8
   47484:	mov	r0, #21
   47488:	b	15994 <fputs@plt+0x45ac>
   4748c:	ldr	r0, [r0]
   47490:	bx	lr
   47494:	push	{r4, r5, r6, sl, fp, lr}
   47498:	add	fp, sp, #16
   4749c:	sub	sp, sp, #208	; 0xd0
   474a0:	mov	r4, r1
   474a4:	mov	r5, r0
   474a8:	mov	r6, sp
   474ac:	mov	r0, r6
   474b0:	mov	r1, r5
   474b4:	mov	r2, #208	; 0xd0
   474b8:	bl	11244 <memcpy@plt>
   474bc:	mov	r0, r5
   474c0:	mov	r1, r4
   474c4:	mov	r2, #208	; 0xd0
   474c8:	bl	11244 <memcpy@plt>
   474cc:	mov	r0, r4
   474d0:	mov	r1, r6
   474d4:	mov	r2, #208	; 0xd0
   474d8:	bl	11244 <memcpy@plt>
   474dc:	ldr	r0, [r5, #52]	; 0x34
   474e0:	ldr	r1, [r4, #52]	; 0x34
   474e4:	str	r1, [r5, #52]	; 0x34
   474e8:	str	r0, [r4, #52]	; 0x34
   474ec:	ldr	r0, [r5, #48]	; 0x30
   474f0:	ldr	r1, [r4, #48]	; 0x30
   474f4:	str	r1, [r5, #48]	; 0x30
   474f8:	str	r0, [r4, #48]	; 0x30
   474fc:	ldr	r0, [r5, #168]	; 0xa8
   47500:	ldr	r1, [r4, #168]	; 0xa8
   47504:	str	r1, [r5, #168]	; 0xa8
   47508:	str	r0, [r4, #168]	; 0xa8
   4750c:	ldrb	r0, [r4, #89]	; 0x59
   47510:	and	r0, r0, #127	; 0x7f
   47514:	ldrb	r1, [r5, #89]	; 0x59
   47518:	and	r1, r1, #128	; 0x80
   4751c:	orr	r0, r0, r1
   47520:	strb	r0, [r4, #89]	; 0x59
   47524:	sub	sp, fp, #16
   47528:	pop	{r4, r5, r6, sl, fp, pc}
   4752c:	mov	r1, #0
   47530:	str	r1, [r0, #80]	; 0x50
   47534:	bx	lr
   47538:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4753c:	add	fp, sp, #28
   47540:	sub	sp, sp, #20
   47544:	mov	r9, r3
   47548:	mov	r7, r2
   4754c:	mov	r6, r1
   47550:	mov	r4, r0
   47554:	mov	r0, #0
   47558:	str	r0, [sp, #16]
   4755c:	mov	r0, r4
   47560:	mov	r2, #544	; 0x220
   47564:	mov	r3, #0
   47568:	bl	19774 <fputs@plt+0x838c>
   4756c:	mov	r5, r0
   47570:	cmp	r0, #0
   47574:	beq	47660 <fputs@plt+0x36278>
   47578:	str	r6, [sp, #12]
   4757c:	ldr	sl, [fp, #16]
   47580:	ldr	r0, [fp, #12]
   47584:	str	r0, [sp, #8]
   47588:	ldr	r0, [fp, #8]
   4758c:	str	r0, [r5, #480]	; 0x1e0
   47590:	ldr	r0, [r4, #20]
   47594:	cmp	r0, #1
   47598:	blt	475f8 <fputs@plt+0x36210>
   4759c:	mov	r8, #0
   475a0:	b	475b4 <fputs@plt+0x361cc>
   475a4:	ldr	r0, [r4, #20]
   475a8:	add	r8, r8, #1
   475ac:	cmp	r8, r0
   475b0:	bge	475f8 <fputs@plt+0x36210>
   475b4:	ldr	r0, [r4, #16]
   475b8:	add	r0, r0, r8, lsl #4
   475bc:	ldr	r0, [r0, #4]
   475c0:	cmp	r0, #0
   475c4:	beq	475a4 <fputs@plt+0x361bc>
   475c8:	bl	47878 <fputs@plt+0x36490>
   475cc:	cmp	r0, #0
   475d0:	beq	475a4 <fputs@plt+0x361bc>
   475d4:	mov	r6, r0
   475d8:	ldr	r0, [r4, #16]
   475dc:	ldr	r3, [r0, r8, lsl #4]
   475e0:	movw	r2, #25824	; 0x64e0
   475e4:	movt	r2, #8
   475e8:	mov	r0, r4
   475ec:	mov	r1, r6
   475f0:	bl	167e8 <fputs@plt+0x5400>
   475f4:	b	47850 <fputs@plt+0x36468>
   475f8:	mov	r0, r4
   475fc:	bl	471bc <fputs@plt+0x35dd4>
   47600:	mov	r0, #0
   47604:	str	r0, [r5, #428]	; 0x1ac
   47608:	str	r4, [r5]
   4760c:	cmp	r7, #0
   47610:	ldr	r6, [sp, #12]
   47614:	bmi	47668 <fputs@plt+0x36280>
   47618:	beq	4762c <fputs@plt+0x36244>
   4761c:	add	r0, r7, r6
   47620:	ldrb	r0, [r0, #-1]
   47624:	cmp	r0, #0
   47628:	beq	47668 <fputs@plt+0x36280>
   4762c:	ldr	r0, [r4, #96]	; 0x60
   47630:	cmp	r0, r7
   47634:	bge	4767c <fputs@plt+0x36294>
   47638:	movw	r2, #25854	; 0x64fe
   4763c:	movt	r2, #8
   47640:	mov	r0, r4
   47644:	mov	r1, #18
   47648:	bl	167e8 <fputs@plt+0x5400>
   4764c:	mov	r0, r4
   47650:	mov	r1, #18
   47654:	bl	18404 <fputs@plt+0x701c>
   47658:	mov	r6, r0
   4765c:	b	47850 <fputs@plt+0x36468>
   47660:	mov	r6, #7
   47664:	b	47850 <fputs@plt+0x36468>
   47668:	add	r2, sp, #16
   4766c:	mov	r0, r5
   47670:	mov	r1, r6
   47674:	bl	1c930 <fputs@plt+0xb548>
   47678:	b	476d4 <fputs@plt+0x362ec>
   4767c:	asr	r3, r7, #31
   47680:	mov	r0, r4
   47684:	mov	r1, r6
   47688:	mov	r2, r7
   4768c:	bl	46c04 <fputs@plt+0x3581c>
   47690:	cmp	r0, #0
   47694:	beq	476cc <fputs@plt+0x362e4>
   47698:	mov	r8, r0
   4769c:	add	r2, sp, #16
   476a0:	mov	r0, r5
   476a4:	mov	r1, r8
   476a8:	bl	1c930 <fputs@plt+0xb548>
   476ac:	ldr	r0, [r5, #484]	; 0x1e4
   476b0:	sub	r0, r0, r8
   476b4:	add	r0, r6, r0
   476b8:	str	r0, [r5, #484]	; 0x1e4
   476bc:	mov	r0, r4
   476c0:	mov	r1, r8
   476c4:	bl	13ddc <fputs@plt+0x29f4>
   476c8:	b	476d4 <fputs@plt+0x362ec>
   476cc:	add	r0, r6, r7
   476d0:	str	r0, [r5, #484]	; 0x1e4
   476d4:	ldr	r0, [r5, #12]
   476d8:	cmp	r0, #101	; 0x65
   476dc:	moveq	r0, #0
   476e0:	streq	r0, [r5, #12]
   476e4:	ldrb	r0, [r5, #17]
   476e8:	cmp	r0, #0
   476ec:	movne	r0, r5
   476f0:	blne	4789c <fputs@plt+0x364b4>
   476f4:	ldrb	r0, [r4, #69]	; 0x45
   476f8:	cmp	r0, #0
   476fc:	movne	r0, #7
   47700:	strne	r0, [r5, #12]
   47704:	str	r9, [sp, #4]
   47708:	cmp	sl, #0
   4770c:	ldrne	r0, [r5, #484]	; 0x1e4
   47710:	strne	r0, [sl]
   47714:	ldr	r6, [r5, #12]
   47718:	cmp	r6, #0
   4771c:	bne	4779c <fputs@plt+0x363b4>
   47720:	ldr	r0, [r5, #8]
   47724:	cmp	r0, #0
   47728:	beq	4779c <fputs@plt+0x363b4>
   4772c:	ldrb	r1, [r5, #453]	; 0x1c5
   47730:	cmp	r1, #0
   47734:	beq	4779c <fputs@plt+0x363b4>
   47738:	cmp	r1, #2
   4773c:	bne	47750 <fputs@plt+0x36368>
   47740:	mov	r9, #12
   47744:	mov	r7, #8
   47748:	mov	r1, #4
   4774c:	b	4775c <fputs@plt+0x36374>
   47750:	mov	r7, #0
   47754:	mov	r1, #8
   47758:	mov	r9, #8
   4775c:	bl	47988 <fputs@plt+0x365a0>
   47760:	movw	r0, #9740	; 0x260c
   47764:	movt	r0, #8
   47768:	add	r8, r0, r7, lsl #2
   4776c:	sub	sl, r9, r7
   47770:	mov	r9, #0
   47774:	mov	r7, #0
   47778:	ldr	r0, [r5, #8]
   4777c:	str	r9, [sp]
   47780:	ldr	r3, [r8, r7, lsl #2]
   47784:	mov	r1, r7
   47788:	mov	r2, #0
   4778c:	bl	47a10 <fputs@plt+0x36628>
   47790:	add	r7, r7, #1
   47794:	cmp	sl, r7
   47798:	bne	47778 <fputs@plt+0x36390>
   4779c:	ldrb	r0, [r4, #149]	; 0x95
   477a0:	cmp	r0, #0
   477a4:	bne	477c0 <fputs@plt+0x363d8>
   477a8:	ldr	r0, [r5, #8]
   477ac:	ldr	r2, [r5, #484]	; 0x1e4
   477b0:	ldr	r1, [sp, #12]
   477b4:	sub	r2, r2, r1
   477b8:	ldr	r3, [sp, #4]
   477bc:	bl	47a44 <fputs@plt+0x3665c>
   477c0:	ldr	r0, [r5, #8]
   477c4:	cmp	r0, #0
   477c8:	beq	477e8 <fputs@plt+0x36400>
   477cc:	cmp	r6, #0
   477d0:	bne	477e0 <fputs@plt+0x363f8>
   477d4:	ldrb	r1, [r4, #69]	; 0x45
   477d8:	cmp	r1, #0
   477dc:	beq	477e8 <fputs@plt+0x36400>
   477e0:	bl	183b4 <fputs@plt+0x6fcc>
   477e4:	b	477f4 <fputs@plt+0x3640c>
   477e8:	ldr	r0, [r5, #8]
   477ec:	ldr	r1, [sp, #8]
   477f0:	str	r0, [r1]
   477f4:	ldr	r7, [sp, #16]
   477f8:	cmp	r7, #0
   477fc:	beq	47824 <fputs@plt+0x3643c>
   47800:	movw	r2, #20776	; 0x5128
   47804:	movt	r2, #8
   47808:	mov	r0, r4
   4780c:	mov	r1, r6
   47810:	mov	r3, r7
   47814:	bl	167e8 <fputs@plt+0x5400>
   47818:	mov	r0, r4
   4781c:	mov	r1, r7
   47820:	b	47840 <fputs@plt+0x36458>
   47824:	mov	r0, r4
   47828:	mov	r1, r6
   4782c:	bl	168b8 <fputs@plt+0x54d0>
   47830:	b	47844 <fputs@plt+0x3645c>
   47834:	ldr	r0, [r1, #4]
   47838:	str	r0, [r5, #532]	; 0x214
   4783c:	mov	r0, r4
   47840:	bl	13ddc <fputs@plt+0x29f4>
   47844:	ldr	r1, [r5, #532]	; 0x214
   47848:	cmp	r1, #0
   4784c:	bne	47834 <fputs@plt+0x3644c>
   47850:	mov	r0, r5
   47854:	bl	1b208 <fputs@plt+0x9e20>
   47858:	mov	r0, r4
   4785c:	mov	r1, r5
   47860:	bl	13ddc <fputs@plt+0x29f4>
   47864:	mov	r0, r4
   47868:	mov	r1, r6
   4786c:	sub	sp, fp, #28
   47870:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47874:	b	18404 <fputs@plt+0x701c>
   47878:	push	{r4, sl, fp, lr}
   4787c:	add	fp, sp, #8
   47880:	mov	r4, r0
   47884:	bl	17004 <fputs@plt+0x5c1c>
   47888:	mov	r0, r4
   4788c:	mov	r1, #1
   47890:	mov	r2, #1
   47894:	pop	{r4, sl, fp, lr}
   47898:	b	2b9c4 <fputs@plt+0x1a5dc>
   4789c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   478a0:	add	fp, sp, #28
   478a4:	sub	sp, sp, #4
   478a8:	mov	sl, r0
   478ac:	ldr	r4, [r0]
   478b0:	ldr	r0, [r4, #20]
   478b4:	cmp	r0, #1
   478b8:	blt	47980 <fputs@plt+0x36598>
   478bc:	mov	r6, #0
   478c0:	mov	r8, sp
   478c4:	mov	r9, #17
   478c8:	b	478e8 <fputs@plt+0x36500>
   478cc:	cmp	r5, #0
   478d0:	movne	r0, r7
   478d4:	blne	459c0 <fputs@plt+0x345d8>
   478d8:	ldr	r0, [r4, #20]
   478dc:	add	r6, r6, #1
   478e0:	cmp	r6, r0
   478e4:	bge	47980 <fputs@plt+0x36598>
   478e8:	ldr	r0, [r4, #16]
   478ec:	add	r0, r0, r6, lsl #4
   478f0:	ldr	r7, [r0, #4]
   478f4:	cmp	r7, #0
   478f8:	beq	478d8 <fputs@plt+0x364f0>
   478fc:	mov	r0, r7
   47900:	bl	1733c <fputs@plt+0x5f54>
   47904:	mov	r5, #0
   47908:	cmp	r0, #0
   4790c:	bne	47928 <fputs@plt+0x36540>
   47910:	mov	r0, r7
   47914:	mov	r1, #0
   47918:	bl	17038 <fputs@plt+0x5c50>
   4791c:	mov	r5, #1
   47920:	cmp	r0, #0
   47924:	bne	47968 <fputs@plt+0x36580>
   47928:	mov	r0, r7
   4792c:	mov	r1, #1
   47930:	mov	r2, r8
   47934:	bl	172e4 <fputs@plt+0x5efc>
   47938:	ldr	r0, [r4, #16]
   4793c:	add	r0, r0, r6, lsl #4
   47940:	ldr	r0, [r0, #12]
   47944:	ldr	r0, [r0]
   47948:	ldr	r1, [sp]
   4794c:	cmp	r1, r0
   47950:	beq	478cc <fputs@plt+0x364e4>
   47954:	mov	r0, r4
   47958:	mov	r1, r6
   4795c:	bl	39bac <fputs@plt+0x287c4>
   47960:	str	r9, [sl, #12]
   47964:	b	478cc <fputs@plt+0x364e4>
   47968:	movw	r1, #3082	; 0xc0a
   4796c:	cmp	r0, r1
   47970:	cmpne	r0, #7
   47974:	bne	47980 <fputs@plt+0x36598>
   47978:	mov	r0, r4
   4797c:	bl	19164 <fputs@plt+0x7d7c>
   47980:	sub	sp, fp, #28
   47984:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47988:	push	{r4, r5, r6, sl, fp, lr}
   4798c:	add	fp, sp, #16
   47990:	mov	r5, r1
   47994:	mov	r4, r0
   47998:	ldr	r6, [r0]
   4799c:	ldr	r0, [r0, #16]
   479a0:	ldrh	r1, [r4, #84]	; 0x54
   479a4:	lsl	r1, r1, #1
   479a8:	bl	2f694 <fputs@plt+0x1e2ac>
   479ac:	ldr	r1, [r4, #16]
   479b0:	mov	r0, r6
   479b4:	bl	13ddc <fputs@plt+0x29f4>
   479b8:	strh	r5, [r4, #84]	; 0x54
   479bc:	add	r0, r5, r5, lsl #2
   479c0:	lsl	r2, r0, #4
   479c4:	mov	r0, r6
   479c8:	mov	r3, #0
   479cc:	bl	19774 <fputs@plt+0x838c>
   479d0:	str	r0, [r4, #16]
   479d4:	cmp	r0, #0
   479d8:	beq	47a0c <fputs@plt+0x36624>
   479dc:	cmp	r5, #1
   479e0:	blt	47a0c <fputs@plt+0x36624>
   479e4:	add	r0, r0, #32
   479e8:	lsl	r1, r5, #1
   479ec:	ldr	r2, [r4]
   479f0:	mov	r3, #1
   479f4:	str	r2, [r0]
   479f8:	strh	r3, [r0, #-24]	; 0xffffffe8
   479fc:	add	r0, r0, #40	; 0x28
   47a00:	sub	r1, r1, #1
   47a04:	cmp	r1, #0
   47a08:	bgt	479f4 <fputs@plt+0x3660c>
   47a0c:	pop	{r4, r5, r6, sl, fp, pc}
   47a10:	ldr	ip, [r0]
   47a14:	ldrb	ip, [ip, #69]	; 0x45
   47a18:	cmp	ip, #0
   47a1c:	bxne	lr
   47a20:	ldrh	ip, [r0, #84]	; 0x54
   47a24:	mla	r1, ip, r2, r1
   47a28:	add	r1, r1, r1, lsl #2
   47a2c:	ldr	r0, [r0, #16]
   47a30:	add	r0, r0, r1, lsl #3
   47a34:	mov	r1, r3
   47a38:	mvn	r2, #0
   47a3c:	mov	r3, #1
   47a40:	b	18c20 <fputs@plt+0x7838>
   47a44:	cmp	r0, #0
   47a48:	bxeq	lr
   47a4c:	push	{r4, r5, fp, lr}
   47a50:	add	fp, sp, #8
   47a54:	mov	r4, r3
   47a58:	mov	r5, r0
   47a5c:	ldr	r0, [r0]
   47a60:	asr	r3, r2, #31
   47a64:	bl	46c04 <fputs@plt+0x3581c>
   47a68:	str	r0, [r5, #168]	; 0xa8
   47a6c:	ldrb	r0, [r5, #89]	; 0x59
   47a70:	and	r0, r0, #127	; 0x7f
   47a74:	orr	r0, r0, r4, lsl #7
   47a78:	strb	r0, [r5, #89]	; 0x59
   47a7c:	pop	{r4, r5, fp, lr}
   47a80:	bx	lr
   47a84:	mov	r2, r0
   47a88:	mov	ip, r0
   47a8c:	ldrb	r3, [ip], r1
   47a90:	cmn	r1, #1
   47a94:	mvnle	ip, #0
   47a98:	mov	r0, #0
   47a9c:	cmp	ip, r2
   47aa0:	bls	47af0 <fputs@plt+0x36708>
   47aa4:	cmp	r3, #0
   47aa8:	beq	47af0 <fputs@plt+0x36708>
   47aac:	mov	r0, #0
   47ab0:	b	47ad0 <fputs@plt+0x366e8>
   47ab4:	add	r2, r2, #1
   47ab8:	add	r0, r0, #1
   47abc:	cmp	r2, ip
   47ac0:	bxcs	lr
   47ac4:	ldrb	r3, [r2]
   47ac8:	cmp	r3, #0
   47acc:	beq	47af0 <fputs@plt+0x36708>
   47ad0:	uxtb	r1, r3
   47ad4:	cmp	r1, #192	; 0xc0
   47ad8:	bcc	47ab4 <fputs@plt+0x366cc>
   47adc:	ldrb	r1, [r2, #1]!
   47ae0:	and	r1, r1, #192	; 0xc0
   47ae4:	cmp	r1, #128	; 0x80
   47ae8:	beq	47adc <fputs@plt+0x366f4>
   47aec:	b	47ab8 <fputs@plt+0x366d0>
   47af0:	bx	lr
   47af4:	cmp	r1, #1
   47af8:	mov	r2, r0
   47afc:	blt	47b24 <fputs@plt+0x3673c>
   47b00:	mov	r2, r0
   47b04:	ldrb	r3, [r2, #1]
   47b08:	and	r3, r3, #248	; 0xf8
   47b0c:	cmp	r3, #216	; 0xd8
   47b10:	mov	r3, #2
   47b14:	movweq	r3, #4
   47b18:	add	r2, r2, r3
   47b1c:	subs	r1, r1, #1
   47b20:	bne	47b04 <fputs@plt+0x3671c>
   47b24:	sub	r0, r2, r0
   47b28:	bx	lr
   47b2c:	push	{r4, r5, r6, sl, fp, lr}
   47b30:	add	fp, sp, #16
   47b34:	cmp	r1, #0
   47b38:	beq	47b90 <fputs@plt+0x367a8>
   47b3c:	mov	r5, r1
   47b40:	mov	r4, r0
   47b44:	ldr	r1, [r5, #16]
   47b48:	ldr	r6, [r5, #28]
   47b4c:	mov	r0, r4
   47b50:	bl	4455c <fputs@plt+0x33174>
   47b54:	ldr	r1, [r5, #20]
   47b58:	mov	r0, r4
   47b5c:	bl	445f8 <fputs@plt+0x33210>
   47b60:	ldr	r1, [r5, #8]
   47b64:	mov	r0, r4
   47b68:	bl	44678 <fputs@plt+0x33290>
   47b6c:	ldr	r1, [r5, #24]
   47b70:	mov	r0, r4
   47b74:	bl	44880 <fputs@plt+0x33498>
   47b78:	mov	r0, r4
   47b7c:	mov	r1, r5
   47b80:	bl	13ddc <fputs@plt+0x29f4>
   47b84:	cmp	r6, #0
   47b88:	mov	r5, r6
   47b8c:	bne	47b44 <fputs@plt+0x3675c>
   47b90:	pop	{r4, r5, r6, sl, fp, pc}
   47b94:	push	{fp, lr}
   47b98:	mov	fp, sp
   47b9c:	movw	r0, #1608	; 0x648
   47ba0:	mov	r1, #0
   47ba4:	bl	141fc <fputs@plt+0x2e14>
   47ba8:	cmp	r0, #0
   47bac:	mvnne	r1, #0
   47bb0:	strne	r1, [r0]
   47bb4:	pop	{fp, pc}
   47bb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47bbc:	add	fp, sp, #28
   47bc0:	sub	sp, sp, #20
   47bc4:	mov	r9, r3
   47bc8:	str	r2, [sp, #4]
   47bcc:	mov	r7, r1
   47bd0:	mov	r4, r0
   47bd4:	ldr	r1, [r0]
   47bd8:	ldr	r0, [fp, #8]
   47bdc:	cmn	r1, #1
   47be0:	movle	r1, #0
   47be4:	strble	r1, [r4, #10]
   47be8:	strhle	r1, [r4, #8]
   47bec:	strle	r1, [r4]
   47bf0:	str	r0, [r4, #4]
   47bf4:	uxtb	r5, r7
   47bf8:	movw	r6, #974	; 0x3ce
   47bfc:	movw	sl, #1301	; 0x515
   47c00:	movw	r8, #975	; 0x3cf
   47c04:	mov	r0, r4
   47c08:	mov	r1, r5
   47c0c:	bl	47ce0 <fputs@plt+0x368f8>
   47c10:	mov	r1, r0
   47c14:	cmp	r0, r6
   47c18:	bls	47c4c <fputs@plt+0x36864>
   47c1c:	cmp	r1, sl
   47c20:	bcs	47c78 <fputs@plt+0x36890>
   47c24:	sub	r1, r1, r8
   47c28:	mov	r0, r4
   47c2c:	bl	47e14 <fputs@plt+0x36a2c>
   47c30:	cmp	r7, #251	; 0xfb
   47c34:	beq	47c44 <fputs@plt+0x3685c>
   47c38:	ldr	r0, [r4]
   47c3c:	cmn	r0, #1
   47c40:	bgt	47c04 <fputs@plt+0x3681c>
   47c44:	sub	sp, fp, #28
   47c48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47c4c:	str	r9, [sp]
   47c50:	movw	r0, #326	; 0x146
   47c54:	lsr	r2, r1, #3
   47c58:	cmp	r2, #54	; 0x36
   47c5c:	addhi	r1, r1, r0
   47c60:	mov	r0, r4
   47c64:	mov	r2, r7
   47c68:	ldr	r3, [sp, #4]
   47c6c:	bl	47dd4 <fputs@plt+0x369ec>
   47c70:	sub	sp, fp, #28
   47c74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47c78:	str	r9, [sp, #12]
   47c7c:	ldr	r1, [sp, #4]
   47c80:	str	r1, [sp, #8]
   47c84:	mov	r0, r4
   47c88:	mov	r2, r9
   47c8c:	bl	4a0c0 <fputs@plt+0x38cd8>
   47c90:	add	r2, sp, #8
   47c94:	mov	r0, r4
   47c98:	mov	r1, r5
   47c9c:	bl	4a0f8 <fputs@plt+0x38d10>
   47ca0:	sub	sp, fp, #28
   47ca4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47ca8:	push	{r4, sl, fp, lr}
   47cac:	add	fp, sp, #8
   47cb0:	mov	r4, r0
   47cb4:	ldr	r0, [r0]
   47cb8:	cmp	r0, #0
   47cbc:	bmi	47cd4 <fputs@plt+0x368ec>
   47cc0:	mov	r0, r4
   47cc4:	bl	4a31c <fputs@plt+0x38f34>
   47cc8:	ldr	r0, [r4]
   47ccc:	cmn	r0, #1
   47cd0:	bgt	47cc0 <fputs@plt+0x368d8>
   47cd4:	mov	r0, r4
   47cd8:	pop	{r4, sl, fp, lr}
   47cdc:	b	14294 <fputs@plt+0x2eac>
   47ce0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47ce4:	add	fp, sp, #28
   47ce8:	ldr	r2, [r0]
   47cec:	add	r0, r0, r2, lsl #4
   47cf0:	ldrh	r0, [r0, #8]
   47cf4:	movw	r2, #974	; 0x3ce
   47cf8:	cmp	r0, r2
   47cfc:	bhi	47d28 <fputs@plt+0x36940>
   47d00:	movw	r2, #9788	; 0x263c
   47d04:	movt	r2, #8
   47d08:	add	r2, r2, r0, lsl #1
   47d0c:	ldrsh	r3, [r2]
   47d10:	cmn	r3, #72	; 0x48
   47d14:	bne	47d2c <fputs@plt+0x36944>
   47d18:	movw	r1, #10668	; 0x29ac
   47d1c:	movt	r1, #8
   47d20:	add	r9, r1, r0, lsl #1
   47d24:	ldrh	r0, [r9]
   47d28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47d2c:	add	ip, r3, #70	; 0x46
   47d30:	movw	lr, #13118	; 0x333e
   47d34:	movt	lr, #8
   47d38:	add	r9, lr, ip, lsl #1
   47d3c:	movw	r5, #1498	; 0x5da
   47d40:	mov	r6, #0
   47d44:	cmp	ip, r5
   47d48:	movwhi	r6, #1
   47d4c:	movw	sl, #13047	; 0x32f7
   47d50:	movt	sl, #8
   47d54:	movw	r8, #11548	; 0x2d1c
   47d58:	movt	r8, #8
   47d5c:	uxtab	r2, r3, r1
   47d60:	uxtb	r4, r1
   47d64:	cmp	r2, r5
   47d68:	bhi	47d78 <fputs@plt+0x36990>
   47d6c:	ldrb	r7, [r8, r2]
   47d70:	cmp	r7, r4
   47d74:	beq	47dcc <fputs@plt+0x369e4>
   47d78:	tst	r1, #255	; 0xff
   47d7c:	beq	47d18 <fputs@plt+0x36930>
   47d80:	cmp	r4, #69	; 0x45
   47d84:	bhi	47db0 <fputs@plt+0x369c8>
   47d88:	ldrb	r2, [sl, r4]
   47d8c:	cmp	r2, #0
   47d90:	mov	r4, r2
   47d94:	movwne	r4, #1
   47d98:	orrs	r4, r4, r6
   47d9c:	beq	47dbc <fputs@plt+0x369d4>
   47da0:	cmp	r2, #0
   47da4:	movne	r1, r2
   47da8:	bne	47d5c <fputs@plt+0x36974>
   47dac:	b	47d18 <fputs@plt+0x36930>
   47db0:	movw	r1, #1498	; 0x5da
   47db4:	cmp	ip, r1
   47db8:	bhi	47d18 <fputs@plt+0x36930>
   47dbc:	ldrb	r1, [r8, ip]
   47dc0:	cmp	r1, #70	; 0x46
   47dc4:	bne	47d18 <fputs@plt+0x36930>
   47dc8:	b	47d24 <fputs@plt+0x3693c>
   47dcc:	add	r9, lr, r2, lsl #1
   47dd0:	b	47d24 <fputs@plt+0x3693c>
   47dd4:	push	{fp, lr}
   47dd8:	mov	fp, sp
   47ddc:	ldr	lr, [r0]
   47de0:	add	ip, lr, #1
   47de4:	str	ip, [r0]
   47de8:	cmp	lr, #99	; 0x63
   47dec:	blt	47df8 <fputs@plt+0x36a10>
   47df0:	pop	{fp, lr}
   47df4:	b	4a2d0 <fputs@plt+0x38ee8>
   47df8:	ldr	lr, [fp, #8]
   47dfc:	add	r0, r0, ip, lsl #4
   47e00:	str	r3, [r0, #12]
   47e04:	str	lr, [r0, #16]
   47e08:	strb	r2, [r0, #10]
   47e0c:	strh	r1, [r0, #8]
   47e10:	pop	{fp, pc}
   47e14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47e18:	add	fp, sp, #28
   47e1c:	sub	sp, sp, #76	; 0x4c
   47e20:	mov	r5, r1
   47e24:	mov	r4, r0
   47e28:	movw	r6, #16116	; 0x3ef4
   47e2c:	movt	r6, #8
   47e30:	add	r0, r6, r1, lsl #1
   47e34:	ldrb	sl, [r0, #1]
   47e38:	ldm	r4, {r0, r9}
   47e3c:	cmp	r0, #99	; 0x63
   47e40:	blt	47e5c <fputs@plt+0x36a74>
   47e44:	cmp	sl, #0
   47e48:	bne	47e5c <fputs@plt+0x36a74>
   47e4c:	mov	r0, r4
   47e50:	sub	sp, fp, #28
   47e54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47e58:	b	4a2d0 <fputs@plt+0x38ee8>
   47e5c:	add	r7, r4, r0, lsl #4
   47e60:	add	r8, r7, #8
   47e64:	lsr	r1, r5, #1
   47e68:	cmp	r1, #134	; 0x86
   47e6c:	bhi	4a024 <fputs@plt+0x38c3c>
   47e70:	add	r1, pc, #0
   47e74:	ldr	pc, [r1, r5, lsl #2]
   47e78:	andeq	r8, r4, r4, lsr #8
   47e7c:	andeq	r8, r4, r0, lsr r4
   47e80:	andeq	r8, r4, ip, lsr r4
   47e84:	andeq	r8, r4, r8, asr #8
   47e88:	andeq	r8, r4, r8, asr r4
   47e8c:	strdeq	r8, [r4], -ip
   47e90:	strdeq	r8, [r4], -ip
   47e94:	strdeq	r8, [r4], -ip
   47e98:	andeq	r8, r4, ip, ror r3
   47e9c:	andeq	r8, r4, ip, ror r3
   47ea0:	andeq	r8, r4, r4, ror #8
   47ea4:	andeq	r8, r4, r0, ror r4
   47ea8:	andeq	r8, r4, r4, lsl #9
   47eac:	muleq	r4, r8, r4
   47eb0:	andeq	r8, r4, ip, lsr #9
   47eb4:	ldrdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   47eb8:			; <UNDEFINED> instruction: 0x000482b0
   47ebc:	andeq	r8, r4, r4, ror #9
   47ec0:	andeq	r8, r4, r0, ror #5
   47ec4:			; <UNDEFINED> instruction: 0x000482b0
   47ec8:	strdeq	r8, [r4], -r0
   47ecc:	andeq	r8, r4, r0, lsl r5
   47ed0:			; <UNDEFINED> instruction: 0x000482b0
   47ed4:	andeq	r8, r4, r0, lsr r5
   47ed8:	andeq	r8, r4, ip, lsl #11
   47edc:	andeq	r8, r4, ip, ror #5
   47ee0:	andeq	r8, r4, r0, lsr #11
   47ee4:			; <UNDEFINED> instruction: 0x000485bc
   47ee8:	ldrdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   47eec:	andeq	r8, r4, r8, lsl #7
   47ef0:	muleq	r4, ip, r3
   47ef4:	strdeq	r8, [r4], -r4
   47ef8:	muleq	r4, ip, r3
   47efc:	strdeq	r8, [r4], -ip
   47f00:	andeq	r8, r4, ip, lsr r6
   47f04:	andeq	r8, r4, ip, ror #12
   47f08:	andeq	r8, r4, ip, ror r6
   47f0c:	muleq	r4, ip, r6
   47f10:			; <UNDEFINED> instruction: 0x000486bc
   47f14:	andeq	r8, r4, r4, asr #13
   47f18:	andeq	r8, r4, r8, lsl r8
   47f1c:	andeq	r8, r4, r4, ror #13
   47f20:			; <UNDEFINED> instruction: 0x000482b0
   47f24:	andeq	r8, r4, r0, ror #5
   47f28:			; <UNDEFINED> instruction: 0x000482b0
   47f2c:	strdeq	r8, [r4], -r4
   47f30:	andeq	r8, r4, r0, lsl r7
   47f34:	andeq	r8, r4, r0, lsr #14
   47f38:	andeq	r8, r4, r0, lsr r7
   47f3c:	andeq	r8, r4, ip, lsr r7
   47f40:	andeq	r8, r4, ip, asr #14
   47f44:	andeq	r8, r4, r8, asr r7
   47f48:	andeq	r8, r4, r4, ror #14
   47f4c:	andeq	r8, r4, r0, ror r7
   47f50:	andeq	r8, r4, r4, lsr #7
   47f54:	andeq	r8, r4, ip, ror r7
   47f58:			; <UNDEFINED> instruction: 0x000482bc
   47f5c:			; <UNDEFINED> instruction: 0x000482b0
   47f60:	andeq	r8, r4, r8, lsl #6
   47f64:	andeq	r8, r4, r4, lsr #7
   47f68:	andeq	r8, r4, ip, ror #5
   47f6c:	andeq	r8, r4, r8, lsl #15
   47f70:	andeq	r8, r4, r8, lsl #7
   47f74:	muleq	r4, r4, r7
   47f78:			; <UNDEFINED> instruction: 0x000487b4
   47f7c:	andeq	r8, r4, ip, ror #15
   47f80:	strdeq	r8, [r4], -ip
   47f84:			; <UNDEFINED> instruction: 0x000482b0
   47f88:			; <UNDEFINED> instruction: 0x000483b0
   47f8c:	andeq	r8, r4, r4, lsl r3
   47f90:			; <UNDEFINED> instruction: 0x000483b0
   47f94:			; <UNDEFINED> instruction: 0x000482bc
   47f98:	andeq	r8, r4, r8, lsr #16
   47f9c:			; <UNDEFINED> instruction: 0x000483bc
   47fa0:	andeq	r8, r4, r4, lsr r8
   47fa4:	andeq	r8, r4, r8, lsl #6
   47fa8:			; <UNDEFINED> instruction: 0x000482b0
   47fac:	andeq	r8, r4, ip, asr #16
   47fb0:	andeq	r8, r4, ip, ror r8
   47fb4:	muleq	r4, r4, r8
   47fb8:	ldrdeq	r8, [r4], -r0
   47fbc:	strdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   47fc0:	strdeq	r8, [r4], -ip
   47fc4:	ldrdeq	r8, [r4], -ip
   47fc8:	strdeq	r8, [r4], -ip
   47fcc:	andeq	r8, r4, r8, ror #19
   47fd0:	andeq	r8, r4, r8, asr #20
   47fd4:	andeq	r8, r4, r4, lsl #21
   47fd8:	andeq	r8, r4, r0, ror #5
   47fdc:	andeq	r8, r4, r4, lsr r3
   47fe0:			; <UNDEFINED> instruction: 0x000482b0
   47fe4:			; <UNDEFINED> instruction: 0x000482b0
   47fe8:	andeq	r8, r4, r8, ror #21
   47fec:	andeq	r8, r4, r4, lsr fp
   47ff0:	andeq	r8, r4, ip, asr fp
   47ff4:	andeq	r8, r4, r0, lsr #6
   47ff8:	andeq	r8, r4, ip, ror #5
   47ffc:	andeq	r8, r4, r8, asr #23
   48000:	andeq	r8, r4, r0, ror #23
   48004:	strdeq	r8, [r4], -r0
   48008:			; <UNDEFINED> instruction: 0x000482b0
   4800c:	andeq	r8, r4, ip, lsl ip
   48010:	andeq	r8, r4, r8, ror #24
   48014:			; <UNDEFINED> instruction: 0x00048cb4
   48018:	ldrdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   4801c:	andeq	r8, r4, ip, ror #5
   48020:	andeq	r8, r4, r0, lsr #6
   48024:	muleq	r4, r4, sp
   48028:	andeq	r8, r4, r0, ror #5
   4802c:			; <UNDEFINED> instruction: 0x00048db0
   48030:	andeq	r8, r4, ip, asr #27
   48034:	andeq	r8, r4, r8, ror #27
   48038:			; <UNDEFINED> instruction: 0x000482bc
   4803c:			; <UNDEFINED> instruction: 0x000482b0
   48040:	andeq	r8, r4, ip, ror #5
   48044:	andeq	r8, r4, r4, lsl #28
   48048:	andeq	r8, r4, r0, lsl lr
   4804c:	andeq	r8, r4, r4, lsr #28
   48050:			; <UNDEFINED> instruction: 0x000482b0
   48054:			; <UNDEFINED> instruction: 0x000482b0
   48058:	andeq	r8, r4, r4, lsl r3
   4805c:	andeq	r8, r4, r0, lsr lr
   48060:	andeq	r8, r4, r8, asr #28
   48064:	andeq	r8, r4, r0, asr #6
   48068:	andeq	r8, r4, r0, ror #5
   4806c:	andeq	r8, r4, r8, ror #28
   48070:			; <UNDEFINED> instruction: 0x000482b0
   48074:	andeq	r8, r4, r4, lsl r3
   48078:			; <UNDEFINED> instruction: 0x000482b0
   4807c:			; <UNDEFINED> instruction: 0x000482bc
   48080:	andeq	r8, r4, ip, ror #5
   48084:	andeq	r8, r4, r4, ror lr
   48088:	andeq	r8, r4, r8, lsl #29
   4808c:	muleq	r4, ip, lr
   48090:			; <UNDEFINED> instruction: 0x00048eb0
   48094:			; <UNDEFINED> instruction: 0x000482b0
   48098:			; <UNDEFINED> instruction: 0x000482bc
   4809c:	andeq	r8, r4, r4, ror #29
   480a0:	andeq	r8, r4, r8, lsr pc
   480a4:	andeq	r8, r4, r4, ror #30
   480a8:	muleq	r4, r8, pc	; <UNPREDICTABLE>
   480ac:	andeq	r8, r4, r8, asr #31
   480b0:			; <UNDEFINED> instruction: 0x000482bc
   480b4:			; <UNDEFINED> instruction: 0x000483bc
   480b8:			; <UNDEFINED> instruction: 0x000482b0
   480bc:	andeq	r9, r4, r8, lsr r0
   480c0:	strdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   480c4:	andeq	r9, r4, r0, lsl r0
   480c8:	andeq	r9, r4, r8, lsr #32
   480cc:	andeq	r8, r4, ip, asr #6
   480d0:	andeq	r8, r4, r8, asr #7
   480d4:	andeq	r8, r4, r8, asr #7
   480d8:	andeq	r9, r4, r4, asr #32
   480dc:	andeq	r9, r4, r8, asr #1
   480e0:	andeq	r8, r4, ip, asr #6
   480e4:	andeq	r8, r4, ip, asr #6
   480e8:	andeq	r9, r4, r8, lsl #3
   480ec:	andeq	r9, r4, r0, lsr #4
   480f0:	andeq	r9, r4, ip, asr #4
   480f4:	andeq	r9, r4, r0, lsl #5
   480f8:	andeq	r9, r4, r0, lsr #6
   480fc:	andeq	r9, r4, ip, ror #6
   48100:	andeq	r8, r4, r8, asr #5
   48104:	andeq	r8, r4, r8, asr #5
   48108:	andeq	r8, r4, r8, asr #5
   4810c:	andeq	r8, r4, r8, asr #5
   48110:	andeq	r8, r4, r8, asr #5
   48114:	andeq	r8, r4, r8, asr #5
   48118:	andeq	r8, r4, r8, asr #5
   4811c:	andeq	r8, r4, r8, asr #5
   48120:			; <UNDEFINED> instruction: 0x000493b8
   48124:	andeq	r9, r4, r4, asr #7
   48128:	ldrdeq	r9, [r4], -r8
   4812c:	strdeq	r9, [r4], -r8
   48130:	andeq	r9, r4, r0, lsl #9
   48134:	muleq	r4, r8, r4
   48138:			; <UNDEFINED> instruction: 0x000494b0
   4813c:	ldrdeq	r9, [r4], -ip
   48140:	andeq	r8, r4, r8, ror #7
   48144:	andeq	r8, r4, r8, ror #7
   48148:	andeq	r9, r4, r8, lsl #10
   4814c:	andeq	r9, r4, r4, lsr #10
   48150:	andeq	r8, r4, r0, asr #6
   48154:	andeq	r8, r4, r8, lsl #6
   48158:	andeq	r9, r4, r0, asr #10
   4815c:	andeq	r8, r4, r0, asr #6
   48160:	andeq	r8, r4, r8, lsl #6
   48164:	muleq	r4, ip, r5
   48168:	andeq	r9, r4, r4, lsr #12
   4816c:	andeq	r9, r4, r0, lsl #13
   48170:	ldrdeq	r9, [r4], -r8
   48174:	andeq	r9, r4, ip, ror r7
   48178:	ldrdeq	r9, [r4], -r4
   4817c:	andeq	r9, r4, r4, asr #16
   48180:	andeq	r9, r4, r0, ror r8
   48184:			; <UNDEFINED> instruction: 0x000482bc
   48188:			; <UNDEFINED> instruction: 0x000482b0
   4818c:	andeq	sl, r4, r4, lsr #32
   48190:			; <UNDEFINED> instruction: 0x000482b0
   48194:			; <UNDEFINED> instruction: 0x000482b0
   48198:	muleq	r4, ip, r8
   4819c:			; <UNDEFINED> instruction: 0x000498b4
   481a0:	andeq	r9, r4, ip, asr #17
   481a4:	andeq	r8, r4, r4, lsr r3
   481a8:			; <UNDEFINED> instruction: 0x000482b0
   481ac:			; <UNDEFINED> instruction: 0x000482b0
   481b0:	andeq	r9, r4, r8, lsr r0
   481b4:	andeq	r9, r4, r0, lsr r9
   481b8:	andeq	r9, r4, r4, asr r9
   481bc:			; <UNDEFINED> instruction: 0x000482b0
   481c0:	andeq	r8, r4, r8, lsl #6
   481c4:	andeq	r9, r4, r8, ror r9
   481c8:	andeq	r8, r4, r4, lsl #8
   481cc:	andeq	r8, r4, r4, lsl #8
   481d0:	andeq	r9, r4, ip, lsl #19
   481d4:	andeq	r9, r4, ip, lsr #19
   481d8:			; <UNDEFINED> instruction: 0x000499b4
   481dc:			; <UNDEFINED> instruction: 0x000499bc
   481e0:	ldrdeq	r9, [r4], -r4
   481e4:	andeq	r8, r4, r0, lsr #6
   481e8:	andeq	r8, r4, r0, lsr #6
   481ec:	strdeq	r9, [r4], -r4
   481f0:	andeq	r9, r4, r4, lsr #20
   481f4:	andeq	r9, r4, r8, ror sl
   481f8:	andeq	r9, r4, r4, lsl #21
   481fc:	muleq	r4, r0, sl
   48200:	muleq	r4, ip, sl
   48204:	andeq	r8, r4, r0, lsl r4
   48208:	andeq	r8, r4, r0, lsl r4
   4820c:	andeq	r9, r4, r8, lsr #21
   48210:			; <UNDEFINED> instruction: 0x000482b0
   48214:			; <UNDEFINED> instruction: 0x000482bc
   48218:			; <UNDEFINED> instruction: 0x00049abc
   4821c:	ldrdeq	r9, [r4], -ip
   48220:	andeq	r9, r4, r8, ror #21
   48224:	andeq	r9, r4, r4, lsl #22
   48228:	andeq	r9, r4, r0, lsl fp
   4822c:	andeq	r9, r4, r4, lsr #22
   48230:	andeq	r9, r4, r8, asr #22
   48234:	andeq	r9, r4, ip, ror #22
   48238:	andeq	r9, r4, r4, lsl #23
   4823c:	muleq	r4, r8, fp
   48240:	ldrdeq	r9, [r4], -r8
   48244:	andeq	r8, r4, r0, ror #5
   48248:	andeq	r8, r4, r4, lsr r3
   4824c:	andeq	r9, r4, r8, lsl ip
   48250:	andeq	r9, r4, r4, lsr #24
   48254:	andeq	r9, r4, r8, lsr ip
   48258:	andeq	r9, r4, r0, asr ip
   4825c:			; <UNDEFINED> instruction: 0x000482b0
   48260:			; <UNDEFINED> instruction: 0x000482bc
   48264:	andeq	r9, r4, r0, ror #24
   48268:	andeq	r9, r4, r4, ror ip
   4826c:	andeq	r9, r4, r8, lsl #25
   48270:	muleq	r4, ip, ip
   48274:			; <UNDEFINED> instruction: 0x00049cb0
   48278:	andeq	r9, r4, r4, asr #25
   4827c:	andeq	r9, r4, ip, ror #25
   48280:	andeq	r9, r4, r4, lsl #26
   48284:	andeq	r9, r4, r4, lsl sp
   48288:	andeq	r9, r4, r4, lsr #26
   4828c:	andeq	r9, r4, r4, asr #26
   48290:	andeq	r8, r4, ip, ror #6
   48294:	andeq	r8, r4, ip, ror #6
   48298:	andeq	r8, r4, ip, ror #6
   4829c:			; <UNDEFINED> instruction: 0x000482b0
   482a0:			; <UNDEFINED> instruction: 0x000482bc
   482a4:	andeq	r8, r4, r4, lsl r3
   482a8:	andeq	r9, r4, r0, asr sp
   482ac:	andeq	r9, r4, r4, ror sp
   482b0:	mov	r0, #0
   482b4:	str	r0, [r8, #20]
   482b8:	b	4a024 <fputs@plt+0x38c3c>
   482bc:	ldr	r0, [r7, #12]
   482c0:	str	r0, [r8, #-12]
   482c4:	b	4a024 <fputs@plt+0x38c3c>
   482c8:	add	r3, r7, #12
   482cc:	ldrb	r1, [r8, #-14]
   482d0:	sub	r2, r8, #28
   482d4:	mov	r0, r9
   482d8:	bl	52120 <fputs@plt+0x40d38>
   482dc:	b	4a024 <fputs@plt+0x38c3c>
   482e0:	mov	r0, #1
   482e4:	str	r0, [r7, #12]
   482e8:	b	4a024 <fputs@plt+0x38c3c>
   482ec:	mov	r0, #0
   482f0:	str	r0, [r8, #20]
   482f4:	str	r0, [r8, #24]
   482f8:	b	4a024 <fputs@plt+0x38c3c>
   482fc:	ldrb	r0, [r7, #10]
   48300:	str	r0, [r7, #12]
   48304:	b	4a024 <fputs@plt+0x38c3c>
   48308:	mov	r0, #1
   4830c:	str	r0, [r8, #-12]
   48310:	b	4a024 <fputs@plt+0x38c3c>
   48314:	ldr	r0, [r7, #12]
   48318:	str	r0, [r8, #-28]	; 0xffffffe4
   4831c:	b	4a024 <fputs@plt+0x38c3c>
   48320:	ldr	r0, [r7, #12]
   48324:	ldr	r1, [r7, #16]
   48328:	str	r0, [r8, #-12]
   4832c:	str	r1, [r8, #-8]
   48330:	b	4a024 <fputs@plt+0x38c3c>
   48334:	mov	r0, #2
   48338:	str	r0, [r7, #12]
   4833c:	b	4a024 <fputs@plt+0x38c3c>
   48340:	mov	r0, #0
   48344:	str	r0, [r7, #12]
   48348:	b	4a024 <fputs@plt+0x38c3c>
   4834c:	ldr	r3, [r7, #12]!
   48350:	ldrb	r2, [r7, #-2]
   48354:	ldr	r0, [r7, #4]
   48358:	str	r0, [sp]
   4835c:	mov	r0, r7
   48360:	mov	r1, r9
   48364:	bl	4b4c0 <fputs@plt+0x3a0d8>
   48368:	b	4a024 <fputs@plt+0x38c3c>
   4836c:	add	r1, r7, #12
   48370:	mov	r0, r9
   48374:	bl	56618 <fputs@plt+0x45230>
   48378:	b	4a024 <fputs@plt+0x38c3c>
   4837c:	mov	r0, r9
   48380:	bl	4a668 <fputs@plt+0x39280>
   48384:	b	4a024 <fputs@plt+0x38c3c>
   48388:	ldr	r0, [r7, #12]
   4838c:	ldr	r1, [r7, #16]
   48390:	str	r0, [r9, #328]	; 0x148
   48394:	str	r1, [r9, #332]	; 0x14c
   48398:	b	4a024 <fputs@plt+0x38c3c>
   4839c:	add	r1, r7, #12
   483a0:	b	48630 <fputs@plt+0x37248>
   483a4:	mov	r0, #0
   483a8:	str	r0, [r8, #-12]
   483ac:	b	4a024 <fputs@plt+0x38c3c>
   483b0:	mov	r0, #10
   483b4:	str	r0, [r8, #20]
   483b8:	b	4a024 <fputs@plt+0x38c3c>
   483bc:	mov	r0, #5
   483c0:	str	r0, [r7, #12]
   483c4:	b	4a024 <fputs@plt+0x38c3c>
   483c8:	ldr	r3, [r7, #12]!
   483cc:	ldr	r0, [r7, #4]
   483d0:	str	r0, [sp]
   483d4:	mov	r0, r7
   483d8:	mov	r1, r9
   483dc:	mov	r2, #27
   483e0:	bl	4b4c0 <fputs@plt+0x3a0d8>
   483e4:	b	4a024 <fputs@plt+0x38c3c>
   483e8:	ldrb	r2, [r8, #-14]
   483ec:	sub	r0, r8, #12
   483f0:	str	r0, [sp]
   483f4:	add	r3, r7, #12
   483f8:	mov	r1, r9
   483fc:	bl	52220 <fputs@plt+0x40e38>
   48400:	b	4a024 <fputs@plt+0x38c3c>
   48404:	mov	r0, r9
   48408:	bl	5250c <fputs@plt+0x41124>
   4840c:	b	4a024 <fputs@plt+0x38c3c>
   48410:	mov	r0, #0
   48414:	ldrb	r1, [r7, #10]
   48418:	str	r1, [r7, #12]
   4841c:	str	r0, [r7, #16]
   48420:	b	4a024 <fputs@plt+0x38c3c>
   48424:	mov	r0, #1
   48428:	strb	r0, [r9, #453]	; 0x1c5
   4842c:	b	4a024 <fputs@plt+0x38c3c>
   48430:	mov	r0, #2
   48434:	strb	r0, [r9, #453]	; 0x1c5
   48438:	b	4a024 <fputs@plt+0x38c3c>
   4843c:	mov	r0, r9
   48440:	bl	4a338 <fputs@plt+0x38f50>
   48444:	b	4a024 <fputs@plt+0x38c3c>
   48448:	ldr	r1, [r8, #-12]
   4844c:	mov	r0, r9
   48450:	bl	4a5a4 <fputs@plt+0x391bc>
   48454:	b	4a024 <fputs@plt+0x38c3c>
   48458:	mov	r0, #7
   4845c:	str	r0, [r8, #20]
   48460:	b	4a024 <fputs@plt+0x38c3c>
   48464:	mov	r0, r9
   48468:	bl	4a6cc <fputs@plt+0x392e4>
   4846c:	b	4a024 <fputs@plt+0x38c3c>
   48470:	add	r2, r7, #12
   48474:	mov	r0, r9
   48478:	mov	r1, #0
   4847c:	bl	4a734 <fputs@plt+0x3934c>
   48480:	b	4a024 <fputs@plt+0x38c3c>
   48484:	add	r2, r7, #12
   48488:	mov	r0, r9
   4848c:	mov	r1, #1
   48490:	bl	4a734 <fputs@plt+0x3934c>
   48494:	b	4a024 <fputs@plt+0x38c3c>
   48498:	add	r2, r7, #12
   4849c:	mov	r0, r9
   484a0:	mov	r1, #2
   484a4:	bl	4a734 <fputs@plt+0x3934c>
   484a8:	b	4a024 <fputs@plt+0x38c3c>
   484ac:	ldr	r3, [r8, #-60]	; 0xffffffc4
   484b0:	ldr	r0, [r8, #-28]	; 0xffffffe4
   484b4:	mov	r1, #0
   484b8:	str	r1, [sp]
   484bc:	str	r1, [sp, #4]
   484c0:	str	r0, [sp, #8]
   484c4:	add	r2, r7, #12
   484c8:	sub	r1, r8, #12
   484cc:	mov	r0, r9
   484d0:	bl	4a7e0 <fputs@plt+0x393f8>
   484d4:	b	4a024 <fputs@plt+0x38c3c>
   484d8:	mov	r0, r9
   484dc:	bl	4ac60 <fputs@plt+0x39878>
   484e0:	b	4a024 <fputs@plt+0x38c3c>
   484e4:	mov	r0, #1
   484e8:	str	r0, [r8, #-28]	; 0xffffffe4
   484ec:	b	4a024 <fputs@plt+0x38c3c>
   484f0:	ldrb	r3, [r7, #12]
   484f4:	mov	r0, #0
   484f8:	str	r0, [sp]
   484fc:	sub	r1, r8, #28
   48500:	sub	r2, r8, #12
   48504:	mov	r0, r9
   48508:	bl	4ac80 <fputs@plt+0x39898>
   4850c:	b	4a024 <fputs@plt+0x38c3c>
   48510:	ldr	r0, [r7, #12]
   48514:	str	r0, [sp]
   48518:	mov	r0, r9
   4851c:	mov	r1, #0
   48520:	mov	r2, #0
   48524:	mov	r3, #0
   48528:	bl	4ac80 <fputs@plt+0x39898>
   4852c:	b	488c0 <fputs@plt+0x374d8>
   48530:	str	r8, [sp, #36]	; 0x24
   48534:	add	r8, r7, #12
   48538:	ldr	r7, [r7, #16]
   4853c:	cmp	r7, #5
   48540:	bne	48560 <fputs@plt+0x37178>
   48544:	ldr	r0, [r8]
   48548:	movw	r1, #23240	; 0x5ac8
   4854c:	movt	r1, #8
   48550:	mov	r2, #5
   48554:	bl	135f0 <fputs@plt+0x2208>
   48558:	cmp	r0, #0
   4855c:	beq	49fe0 <fputs@plt+0x38bf8>
   48560:	mov	r0, #0
   48564:	ldr	r1, [sp, #36]	; 0x24
   48568:	str	r0, [r1, #-12]
   4856c:	ldr	r3, [r8]
   48570:	mov	r8, r1
   48574:	movw	r1, #26041	; 0x65b9
   48578:	movt	r1, #8
   4857c:	mov	r0, r9
   48580:	mov	r2, r7
   48584:	bl	1aa38 <fputs@plt+0x9650>
   48588:	b	4a024 <fputs@plt+0x38c3c>
   4858c:	add	r2, r7, #12
   48590:	sub	r1, r8, #12
   48594:	mov	r0, r9
   48598:	bl	4b168 <fputs@plt+0x39d80>
   4859c:	b	4a024 <fputs@plt+0x38c3c>
   485a0:	ldr	r0, [r7, #12]
   485a4:	ldr	r1, [r7, #16]
   485a8:	add	r0, r0, r1
   485ac:	ldr	r1, [r8, #-44]	; 0xffffffd4
   485b0:	sub	r0, r0, r1
   485b4:	str	r0, [r8, #-40]	; 0xffffffd8
   485b8:	b	4a024 <fputs@plt+0x38c3c>
   485bc:	ldr	r0, [r7, #12]
   485c0:	ldr	r1, [r7, #16]
   485c4:	add	r0, r0, r1
   485c8:	ldr	r1, [r8, #-76]	; 0xffffffb4
   485cc:	sub	r0, r0, r1
   485d0:	str	r0, [r8, #-72]	; 0xffffffb8
   485d4:	b	4a024 <fputs@plt+0x38c3c>
   485d8:	ldr	r1, [r7, #12]
   485dc:	ldr	r2, [r7, #16]
   485e0:	add	r1, r1, r2
   485e4:	ldr	r2, [r8, #-12]
   485e8:	sub	r1, r1, r2
   485ec:	str	r1, [r4, r0, lsl #4]
   485f0:	b	4a024 <fputs@plt+0x38c3c>
   485f4:	sub	r1, r8, #12
   485f8:	b	48630 <fputs@plt+0x37248>
   485fc:	ldr	r2, [r7, #12]
   48600:	mov	r0, #0
   48604:	str	r0, [sp]
   48608:	mov	r0, r9
   4860c:	mov	r1, #155	; 0x9b
   48610:	mov	r3, #0
   48614:	bl	4b430 <fputs@plt+0x3a048>
   48618:	str	r0, [sp, #40]	; 0x28
   4861c:	ldr	r0, [r8, #-12]
   48620:	str	r0, [sp, #44]	; 0x2c
   48624:	ldr	r0, [r7, #20]
   48628:	str	r0, [sp, #48]	; 0x30
   4862c:	add	r1, sp, #40	; 0x28
   48630:	mov	r0, r9
   48634:	bl	4b338 <fputs@plt+0x39f50>
   48638:	b	4a024 <fputs@plt+0x38c3c>
   4863c:	ldr	r3, [r7, #12]
   48640:	ldr	r0, [r7, #16]
   48644:	str	r0, [sp]
   48648:	add	r7, sp, #40	; 0x28
   4864c:	mov	r0, r7
   48650:	mov	r1, r9
   48654:	mov	r2, #97	; 0x61
   48658:	bl	4b4c0 <fputs@plt+0x3a0d8>
   4865c:	mov	r0, r9
   48660:	mov	r1, r7
   48664:	bl	4b338 <fputs@plt+0x39f50>
   48668:	b	4a024 <fputs@plt+0x38c3c>
   4866c:	ldr	r1, [r7, #12]
   48670:	mov	r0, r9
   48674:	bl	4b510 <fputs@plt+0x3a128>
   48678:	b	4a024 <fputs@plt+0x38c3c>
   4867c:	ldr	r3, [r7, #12]
   48680:	ldr	r0, [r8, #-28]	; 0xffffffe4
   48684:	ldr	r2, [r8, #-12]
   48688:	str	r0, [sp]
   4868c:	mov	r0, r9
   48690:	mov	r1, #0
   48694:	bl	4b538 <fputs@plt+0x3a150>
   48698:	b	4a024 <fputs@plt+0x38c3c>
   4869c:	ldr	r0, [r7, #12]
   486a0:	mov	r1, #0
   486a4:	str	r1, [sp]
   486a8:	stmib	sp, {r0, r1}
   486ac:	str	r1, [sp, #12]
   486b0:	str	r1, [sp, #16]
   486b4:	str	r1, [sp, #20]
   486b8:	b	487d4 <fputs@plt+0x373ec>
   486bc:	ldr	r1, [r8, #-12]
   486c0:	b	487f0 <fputs@plt+0x37408>
   486c4:	ldr	r0, [r7, #12]
   486c8:	ldr	r3, [r8, #-12]
   486cc:	str	r0, [sp]
   486d0:	sub	r2, r8, #28
   486d4:	mov	r0, r9
   486d8:	mov	r1, #0
   486dc:	bl	4c610 <fputs@plt+0x3b228>
   486e0:	b	4a024 <fputs@plt+0x38c3c>
   486e4:	add	r1, r7, #12
   486e8:	mov	r0, r9
   486ec:	bl	4ca08 <fputs@plt+0x3b620>
   486f0:	b	4a024 <fputs@plt+0x38c3c>
   486f4:	ldr	r0, [r7, #12]
   486f8:	ldr	r1, [r7, #16]
   486fc:	ldr	r2, [r8, #-12]
   48700:	bic	r1, r2, r1
   48704:	orr	r0, r1, r0
   48708:	str	r0, [r8, #-12]
   4870c:	b	4a024 <fputs@plt+0x38c3c>
   48710:	mov	r0, #0
   48714:	str	r0, [r8, #-12]
   48718:	str	r0, [r8, #-8]
   4871c:	b	4a024 <fputs@plt+0x38c3c>
   48720:	mov	r0, #0
   48724:	str	r0, [r8, #-28]	; 0xffffffe4
   48728:	str	r0, [r8, #-24]	; 0xffffffe8
   4872c:	b	4a024 <fputs@plt+0x38c3c>
   48730:	ldr	r0, [r7, #12]
   48734:	mov	r1, #255	; 0xff
   48738:	b	49ab0 <fputs@plt+0x386c8>
   4873c:	ldr	r0, [r7, #12]
   48740:	mov	r1, #65280	; 0xff00
   48744:	lsl	r0, r0, #8
   48748:	b	49ab0 <fputs@plt+0x386c8>
   4874c:	mov	r0, #7
   48750:	str	r0, [r8, #-12]
   48754:	b	4a024 <fputs@plt+0x38c3c>
   48758:	mov	r0, #8
   4875c:	str	r0, [r8, #-12]
   48760:	b	4a024 <fputs@plt+0x38c3c>
   48764:	mov	r0, #9
   48768:	str	r0, [r7, #12]
   4876c:	b	4a024 <fputs@plt+0x38c3c>
   48770:	mov	r0, #6
   48774:	str	r0, [r7, #12]
   48778:	b	4a024 <fputs@plt+0x38c3c>
   4877c:	mov	r0, #0
   48780:	str	r0, [r8, #-28]	; 0xffffffe4
   48784:	b	4a024 <fputs@plt+0x38c3c>
   48788:	mov	r0, #0
   4878c:	str	r0, [r9, #332]	; 0x14c
   48790:	b	4a024 <fputs@plt+0x38c3c>
   48794:	ldr	r2, [r7, #12]
   48798:	ldr	r1, [r8, #-44]	; 0xffffffd4
   4879c:	ldr	r3, [r8, #-28]	; 0xffffffe4
   487a0:	mov	r0, #0
   487a4:	str	r0, [sp]
   487a8:	mov	r0, r9
   487ac:	bl	4b538 <fputs@plt+0x3a150>
   487b0:	b	4a024 <fputs@plt+0x38c3c>
   487b4:	ldr	r0, [r7, #12]
   487b8:	ldr	r1, [r8, #-28]	; 0xffffffe4
   487bc:	mov	r2, #0
   487c0:	str	r1, [sp]
   487c4:	stmib	sp, {r0, r2}
   487c8:	str	r2, [sp, #12]
   487cc:	str	r2, [sp, #16]
   487d0:	str	r2, [sp, #20]
   487d4:	mov	r0, r9
   487d8:	mov	r1, #0
   487dc:	mov	r2, #0
   487e0:	mov	r3, #0
   487e4:	bl	4b78c <fputs@plt+0x3a3a4>
   487e8:	b	4a024 <fputs@plt+0x38c3c>
   487ec:	ldr	r1, [r8, #-28]	; 0xffffffe4
   487f0:	mov	r0, r9
   487f4:	bl	4c57c <fputs@plt+0x3b194>
   487f8:	b	4a024 <fputs@plt+0x38c3c>
   487fc:	ldr	r1, [r8, #-92]	; 0xffffffa4
   48800:	ldr	r3, [r8, #-28]	; 0xffffffe4
   48804:	ldr	r0, [r8, #-12]
   48808:	str	r0, [sp]
   4880c:	sub	r2, r8, #44	; 0x2c
   48810:	mov	r0, r9
   48814:	bl	4c610 <fputs@plt+0x3b228>
   48818:	ldr	r1, [r7, #12]
   4881c:	mov	r0, r9
   48820:	bl	4c9ec <fputs@plt+0x3b604>
   48824:	b	4a024 <fputs@plt+0x38c3c>
   48828:	mov	r0, #4
   4882c:	str	r0, [r7, #12]
   48830:	b	4a024 <fputs@plt+0x38c3c>
   48834:	ldr	r1, [r7, #12]
   48838:	ldr	r3, [r8, #-12]
   4883c:	mov	r0, r9
   48840:	mov	r2, #0
   48844:	bl	4cacc <fputs@plt+0x3b6e4>
   48848:	b	4a024 <fputs@plt+0x38c3c>
   4884c:	ldr	r0, [r7, #12]
   48850:	ldr	r1, [r8, #-108]	; 0xffffff94
   48854:	ldr	r2, [r8, #-76]	; 0xffffffb4
   48858:	ldr	r3, [r8, #-28]	; 0xffffffe4
   4885c:	str	r3, [sp]
   48860:	stmib	sp, {r0, r1, r2}
   48864:	sub	r1, r8, #124	; 0x7c
   48868:	sub	r2, r8, #60	; 0x3c
   4886c:	sub	r3, r8, #44	; 0x2c
   48870:	mov	r0, r9
   48874:	bl	4cd68 <fputs@plt+0x3b980>
   48878:	b	4a024 <fputs@plt+0x38c3c>
   4887c:	ldr	r1, [r7, #12]
   48880:	ldr	r3, [r8, #-12]
   48884:	mov	r0, r9
   48888:	mov	r2, #1
   4888c:	bl	4cacc <fputs@plt+0x3b6e4>
   48890:	b	4a024 <fputs@plt+0x38c3c>
   48894:	movw	r0, #16768	; 0x4180
   48898:	movt	r0, #8
   4889c:	vld1.64	{d16-d17}, [r0]!
   488a0:	add	r2, sp, #40	; 0x28
   488a4:	mov	r1, r2
   488a8:	vst1.64	{d16-d17}, [r1]!
   488ac:	ldr	r0, [r0]
   488b0:	str	r0, [r1]
   488b4:	ldr	r1, [r7, #12]
   488b8:	mov	r0, r9
   488bc:	bl	4cf14 <fputs@plt+0x3bb2c>
   488c0:	ldr	r1, [r7, #12]
   488c4:	ldr	r0, [r9]
   488c8:	bl	44678 <fputs@plt+0x33290>
   488cc:	b	4a024 <fputs@plt+0x38c3c>
   488d0:	ldr	r7, [r7, #12]
   488d4:	cmp	r7, #0
   488d8:	beq	49e54 <fputs@plt+0x38a6c>
   488dc:	ldr	r0, [r8, #-12]
   488e0:	str	r0, [r7, #64]	; 0x40
   488e4:	mov	r0, r9
   488e8:	mov	r1, r7
   488ec:	bl	4e3a0 <fputs@plt+0x3cfb8>
   488f0:	str	r7, [r8, #-12]
   488f4:	b	4a024 <fputs@plt+0x38c3c>
   488f8:	ldr	r7, [r7, #12]
   488fc:	ldr	r1, [r8, #-28]	; 0xffffffe4
   48900:	cmp	r7, #0
   48904:	beq	49dd4 <fputs@plt+0x389ec>
   48908:	ldr	r0, [r7, #48]	; 0x30
   4890c:	cmp	r0, #0
   48910:	beq	48998 <fputs@plt+0x375b0>
   48914:	mov	r6, r8
   48918:	mov	r8, #0
   4891c:	str	r8, [sp, #44]	; 0x2c
   48920:	mov	r0, r9
   48924:	str	r1, [sp, #36]	; 0x24
   48928:	mov	r1, r7
   4892c:	bl	4e3a0 <fputs@plt+0x3cfb8>
   48930:	add	r0, sp, #40	; 0x28
   48934:	stm	sp, {r0, r7, r8}
   48938:	str	r8, [sp, #12]
   4893c:	mov	r0, r9
   48940:	mov	r1, #0
   48944:	mov	r2, #0
   48948:	mov	r3, #0
   4894c:	bl	4e41c <fputs@plt+0x3d034>
   48950:	mov	r2, r0
   48954:	str	r8, [sp]
   48958:	str	r8, [sp, #4]
   4895c:	str	r8, [sp, #8]
   48960:	str	r8, [sp, #12]
   48964:	str	r8, [sp, #16]
   48968:	str	r8, [sp, #20]
   4896c:	mov	r8, r6
   48970:	movw	r6, #16116	; 0x3ef4
   48974:	movt	r6, #8
   48978:	mov	r0, r9
   4897c:	mov	r1, #0
   48980:	mov	r3, #0
   48984:	bl	4e504 <fputs@plt+0x3d11c>
   48988:	ldr	r1, [sp, #36]	; 0x24
   4898c:	mov	r7, r0
   48990:	cmp	r0, #0
   48994:	beq	49dd4 <fputs@plt+0x389ec>
   48998:	ldr	r0, [r8, #-12]
   4899c:	str	r1, [r7, #48]	; 0x30
   489a0:	strb	r0, [r7, #4]
   489a4:	cmp	r1, #0
   489a8:	ldrne	r0, [r1, #8]
   489ac:	bicne	r0, r0, #512	; 0x200
   489b0:	strne	r0, [r1, #8]
   489b4:	ldr	r0, [r7, #8]
   489b8:	bic	r0, r0, #512	; 0x200
   489bc:	str	r0, [r7, #8]
   489c0:	ldr	r0, [r8, #-12]
   489c4:	cmp	r0, #116	; 0x74
   489c8:	beq	49de0 <fputs@plt+0x389f8>
   489cc:	mov	r0, #1
   489d0:	strb	r0, [r9, #22]
   489d4:	str	r7, [r8, #-28]	; 0xffffffe4
   489d8:	b	4a024 <fputs@plt+0x38c3c>
   489dc:	mov	r0, #116	; 0x74
   489e0:	str	r0, [r8, #-12]
   489e4:	b	4a024 <fputs@plt+0x38c3c>
   489e8:	ldr	r0, [r7, #12]
   489ec:	str	r0, [sp, #36]	; 0x24
   489f0:	ldr	r0, [r7, #16]
   489f4:	str	r0, [sp, #32]
   489f8:	ldr	r0, [r8, #-44]	; 0xffffffd4
   489fc:	ldr	r7, [r8, #-28]	; 0xffffffe4
   48a00:	ldr	r2, [r8, #-12]
   48a04:	ldr	r1, [r8, #-108]	; 0xffffff94
   48a08:	ldr	ip, [r8, #-92]	; 0xffffffa4
   48a0c:	ldr	lr, [r8, #-76]	; 0xffffffb4
   48a10:	ldr	r3, [r8, #-60]	; 0xffffffc4
   48a14:	stm	sp, {r0, r7}
   48a18:	str	r2, [sp, #8]
   48a1c:	str	r1, [sp, #12]
   48a20:	ldr	r0, [sp, #36]	; 0x24
   48a24:	str	r0, [sp, #16]
   48a28:	ldr	r0, [sp, #32]
   48a2c:	str	r0, [sp, #20]
   48a30:	mov	r0, r9
   48a34:	mov	r1, ip
   48a38:	mov	r2, lr
   48a3c:	bl	4e504 <fputs@plt+0x3d11c>
   48a40:	str	r0, [r8, #-124]	; 0xffffff84
   48a44:	b	4a024 <fputs@plt+0x38c3c>
   48a48:	ldr	r1, [r8, #-12]
   48a4c:	mov	r0, #0
   48a50:	mov	r2, #256	; 0x100
   48a54:	str	r0, [sp]
   48a58:	str	r0, [sp, #4]
   48a5c:	str	r0, [sp, #8]
   48a60:	str	r2, [sp, #12]
   48a64:	str	r0, [sp, #16]
   48a68:	str	r0, [sp, #20]
   48a6c:	mov	r0, r9
   48a70:	mov	r2, #0
   48a74:	mov	r3, #0
   48a78:	bl	4e504 <fputs@plt+0x3d11c>
   48a7c:	str	r0, [r8, #-44]	; 0xffffffd4
   48a80:	b	4a024 <fputs@plt+0x38c3c>
   48a84:	ldr	r7, [r8, #-60]	; 0xffffffc4
   48a88:	ldr	r1, [r8, #-12]
   48a8c:	mov	r0, #0
   48a90:	mov	r2, #768	; 0x300
   48a94:	str	r0, [sp]
   48a98:	str	r0, [sp, #4]
   48a9c:	str	r0, [sp, #8]
   48aa0:	str	r2, [sp, #12]
   48aa4:	str	r0, [sp, #16]
   48aa8:	str	r0, [sp, #20]
   48aac:	mov	r0, r9
   48ab0:	mov	r2, #0
   48ab4:	mov	r3, #0
   48ab8:	bl	4e504 <fputs@plt+0x3d11c>
   48abc:	cmp	r7, #0
   48ac0:	ldrne	r1, [r7, #8]
   48ac4:	bicne	r1, r1, #512	; 0x200
   48ac8:	strne	r1, [r7, #8]
   48acc:	cmp	r0, #0
   48ad0:	beq	49e68 <fputs@plt+0x38a80>
   48ad4:	str	r7, [r0, #48]	; 0x30
   48ad8:	mov	r1, #116	; 0x74
   48adc:	strb	r1, [r0, #4]
   48ae0:	str	r0, [r8, #-60]	; 0xffffffc4
   48ae4:	b	4a024 <fputs@plt+0x38c3c>
   48ae8:	mov	r6, r8
   48aec:	ldr	r2, [r8, #-12]!
   48af0:	ldr	r1, [r8, #-16]
   48af4:	mov	r0, r9
   48af8:	bl	4e654 <fputs@plt+0x3d26c>
   48afc:	mov	r1, r0
   48b00:	str	r0, [r8, #-16]
   48b04:	ldr	r0, [r7, #16]
   48b08:	cmp	r0, #0
   48b0c:	addne	r2, r7, #12
   48b10:	movne	r0, r9
   48b14:	movne	r3, #1
   48b18:	blne	4e740 <fputs@plt+0x3d358>
   48b1c:	ldr	r1, [r6, #-28]	; 0xffffffe4
   48b20:	mov	r0, r9
   48b24:	mov	r2, r8
   48b28:	mov	r8, r6
   48b2c:	bl	4e78c <fputs@plt+0x3d3a4>
   48b30:	b	49f08 <fputs@plt+0x38b20>
   48b34:	ldr	r0, [r9]
   48b38:	mov	r1, #158	; 0x9e
   48b3c:	mov	r2, #0
   48b40:	bl	4e7e0 <fputs@plt+0x3d3f8>
   48b44:	mov	r2, r0
   48b48:	ldr	r1, [r8, #-12]
   48b4c:	mov	r0, r9
   48b50:	bl	4e654 <fputs@plt+0x3d26c>
   48b54:	str	r0, [r8, #-12]
   48b58:	b	4a024 <fputs@plt+0x38c3c>
   48b5c:	add	r0, r7, #12
   48b60:	str	r0, [sp]
   48b64:	mov	r6, #0
   48b68:	mov	r0, r9
   48b6c:	mov	r1, #158	; 0x9e
   48b70:	mov	r2, #0
   48b74:	mov	r3, #0
   48b78:	bl	4b430 <fputs@plt+0x3a048>
   48b7c:	mov	r7, r0
   48b80:	sub	r0, r8, #28
   48b84:	str	r0, [sp]
   48b88:	mov	r0, r9
   48b8c:	mov	r1, #27
   48b90:	mov	r2, #0
   48b94:	mov	r3, #0
   48b98:	bl	4b430 <fputs@plt+0x3a048>
   48b9c:	mov	r2, r0
   48ba0:	str	r6, [sp]
   48ba4:	movw	r6, #16116	; 0x3ef4
   48ba8:	movt	r6, #8
   48bac:	mov	r0, r9
   48bb0:	mov	r1, #122	; 0x7a
   48bb4:	mov	r3, r7
   48bb8:	bl	4b430 <fputs@plt+0x3a048>
   48bbc:	mov	r2, r0
   48bc0:	ldr	r1, [r8, #-44]	; 0xffffffd4
   48bc4:	b	4988c <fputs@plt+0x384a4>
   48bc8:	ldr	r0, [r9]
   48bcc:	mov	r2, #80	; 0x50
   48bd0:	mov	r3, #0
   48bd4:	bl	19774 <fputs@plt+0x838c>
   48bd8:	str	r0, [r8, #20]
   48bdc:	b	4a024 <fputs@plt+0x38c3c>
   48be0:	ldr	r0, [r7, #12]
   48be4:	str	r0, [r8, #-12]
   48be8:	bl	4e830 <fputs@plt+0x3d448>
   48bec:	b	4a024 <fputs@plt+0x38c3c>
   48bf0:	ldr	r0, [r8, #-12]
   48bf4:	cmp	r0, #0
   48bf8:	beq	4a024 <fputs@plt+0x38c3c>
   48bfc:	ldr	r1, [r0]
   48c00:	cmp	r1, #1
   48c04:	blt	4a024 <fputs@plt+0x38c3c>
   48c08:	add	r1, r1, r1, lsl #3
   48c0c:	add	r0, r0, r1, lsl #3
   48c10:	ldr	r1, [r7, #12]
   48c14:	strb	r1, [r0, #-28]	; 0xffffffe4
   48c18:	b	4a024 <fputs@plt+0x38c3c>
   48c1c:	ldr	r0, [r7, #12]
   48c20:	ldr	r1, [r8, #-92]	; 0xffffffa4
   48c24:	ldr	r2, [r8, #-12]
   48c28:	mov	r3, #0
   48c2c:	sub	r7, r8, #44	; 0x2c
   48c30:	str	r7, [sp]
   48c34:	str	r3, [sp, #4]
   48c38:	str	r2, [sp, #8]
   48c3c:	str	r0, [sp, #12]
   48c40:	sub	r2, r8, #76	; 0x4c
   48c44:	sub	r3, r8, #60	; 0x3c
   48c48:	mov	r0, r9
   48c4c:	bl	4e41c <fputs@plt+0x3d034>
   48c50:	mov	r1, r0
   48c54:	str	r0, [r8, #-92]	; 0xffffffa4
   48c58:	sub	r2, r8, #28
   48c5c:	mov	r0, r9
   48c60:	bl	4e878 <fputs@plt+0x3d490>
   48c64:	b	4a024 <fputs@plt+0x38c3c>
   48c68:	ldr	r0, [r7, #12]
   48c6c:	ldr	r1, [r8, #-124]	; 0xffffff84
   48c70:	ldr	r2, [r8, #-12]
   48c74:	mov	r3, #0
   48c78:	sub	r7, r8, #28
   48c7c:	str	r7, [sp]
   48c80:	str	r3, [sp, #4]
   48c84:	str	r2, [sp, #8]
   48c88:	str	r0, [sp, #12]
   48c8c:	sub	r2, r8, #108	; 0x6c
   48c90:	sub	r3, r8, #92	; 0x5c
   48c94:	mov	r0, r9
   48c98:	bl	4e41c <fputs@plt+0x3d034>
   48c9c:	mov	r1, r0
   48ca0:	str	r0, [r8, #-124]	; 0xffffff84
   48ca4:	ldr	r2, [r8, #-60]	; 0xffffffc4
   48ca8:	mov	r0, r9
   48cac:	bl	4e900 <fputs@plt+0x3d518>
   48cb0:	b	4a024 <fputs@plt+0x38c3c>
   48cb4:	ldr	r0, [r7, #12]
   48cb8:	ldr	r1, [r8, #-92]	; 0xffffffa4
   48cbc:	ldr	r2, [r8, #-60]	; 0xffffffc4
   48cc0:	ldr	r3, [r8, #-12]
   48cc4:	sub	r7, r8, #28
   48cc8:	str	r7, [sp]
   48ccc:	stmib	sp, {r2, r3}
   48cd0:	str	r0, [sp, #12]
   48cd4:	b	49e3c <fputs@plt+0x38a54>
   48cd8:	ldr	r1, [r8, #-92]	; 0xffffffa4
   48cdc:	cmp	r1, #0
   48ce0:	bne	48d08 <fputs@plt+0x37920>
   48ce4:	ldr	r0, [r8, #-24]	; 0xffffffe8
   48ce8:	cmp	r0, #0
   48cec:	bne	48d08 <fputs@plt+0x37920>
   48cf0:	ldr	r0, [r8, #-12]
   48cf4:	cmp	r0, #0
   48cf8:	bne	48d08 <fputs@plt+0x37920>
   48cfc:	ldr	r0, [r7, #12]
   48d00:	cmp	r0, #0
   48d04:	beq	4a0b4 <fputs@plt+0x38ccc>
   48d08:	ldr	r0, [r8, #-60]	; 0xffffffc4
   48d0c:	ldr	r2, [r0]
   48d10:	cmp	r2, #1
   48d14:	bne	49de8 <fputs@plt+0x38a00>
   48d18:	ldr	r0, [r7, #12]
   48d1c:	ldr	r2, [r8, #-12]
   48d20:	mov	r7, #0
   48d24:	sub	r3, r8, #28
   48d28:	stm	sp, {r3, r7}
   48d2c:	str	r2, [sp, #8]
   48d30:	str	r0, [sp, #12]
   48d34:	mov	r0, r9
   48d38:	mov	r2, #0
   48d3c:	mov	r3, #0
   48d40:	bl	4e41c <fputs@plt+0x3d034>
   48d44:	str	r0, [r8, #-92]	; 0xffffffa4
   48d48:	cmp	r0, #0
   48d4c:	beq	48d84 <fputs@plt+0x3799c>
   48d50:	ldr	r1, [r0]
   48d54:	add	r1, r1, r1, lsl #3
   48d58:	add	r0, r0, r1, lsl #3
   48d5c:	ldr	r1, [r8, #-60]	; 0xffffffc4
   48d60:	ldr	r2, [r1, #16]
   48d64:	str	r2, [r0, #-56]	; 0xffffffc8
   48d68:	ldr	r2, [r1, #12]
   48d6c:	str	r2, [r0, #-60]	; 0xffffffc4
   48d70:	ldr	r2, [r1, #28]
   48d74:	str	r2, [r0, #-44]	; 0xffffffd4
   48d78:	str	r7, [r1, #28]
   48d7c:	str	r7, [r1, #12]
   48d80:	str	r7, [r1, #16]
   48d84:	ldr	r1, [r8, #-60]	; 0xffffffc4
   48d88:	ldr	r0, [r9]
   48d8c:	bl	44734 <fputs@plt+0x3334c>
   48d90:	b	4a024 <fputs@plt+0x38c3c>
   48d94:	add	r3, r7, #12
   48d98:	ldr	r0, [r9]
   48d9c:	sub	r2, r8, #12
   48da0:	mov	r1, #0
   48da4:	bl	4e930 <fputs@plt+0x3d548>
   48da8:	str	r0, [r8, #-12]
   48dac:	b	4a024 <fputs@plt+0x38c3c>
   48db0:	sub	r1, r8, #12
   48db4:	mov	r0, r9
   48db8:	mov	r2, #0
   48dbc:	mov	r3, #0
   48dc0:	bl	4ea14 <fputs@plt+0x3d62c>
   48dc4:	str	r0, [r8, #-12]
   48dc8:	b	4a024 <fputs@plt+0x38c3c>
   48dcc:	sub	r1, r8, #28
   48dd0:	sub	r2, r8, #12
   48dd4:	mov	r0, r9
   48dd8:	mov	r3, #0
   48ddc:	bl	4ea14 <fputs@plt+0x3d62c>
   48de0:	str	r0, [r8, #-28]	; 0xffffffe4
   48de4:	b	4a024 <fputs@plt+0x38c3c>
   48de8:	sub	r1, r8, #44	; 0x2c
   48dec:	sub	r2, r8, #28
   48df0:	sub	r3, r8, #12
   48df4:	mov	r0, r9
   48df8:	bl	4ea14 <fputs@plt+0x3d62c>
   48dfc:	str	r0, [r8, #-44]	; 0xffffffd4
   48e00:	b	4a024 <fputs@plt+0x38c3c>
   48e04:	ldr	r0, [r7, #12]
   48e08:	ldr	r1, [r7, #16]
   48e0c:	b	49ab0 <fputs@plt+0x386c8>
   48e10:	mov	r0, #1
   48e14:	mov	r1, #0
   48e18:	str	r1, [r8, #-12]
   48e1c:	str	r0, [r8, #-8]
   48e20:	b	4a024 <fputs@plt+0x38c3c>
   48e24:	ldr	r0, [r8, #-12]
   48e28:	str	r0, [r8, #-44]	; 0xffffffd4
   48e2c:	b	4a024 <fputs@plt+0x38c3c>
   48e30:	ldr	r1, [r8, #-44]	; 0xffffffd4
   48e34:	ldr	r2, [r8, #-12]
   48e38:	mov	r0, r9
   48e3c:	bl	4e654 <fputs@plt+0x3d26c>
   48e40:	str	r0, [r8, #-44]	; 0xffffffd4
   48e44:	b	48e5c <fputs@plt+0x37a74>
   48e48:	ldr	r2, [r8, #-12]
   48e4c:	mov	r0, r9
   48e50:	mov	r1, #0
   48e54:	bl	4e654 <fputs@plt+0x3d26c>
   48e58:	str	r0, [r8, #-12]
   48e5c:	ldr	r1, [r7, #12]
   48e60:	bl	4eb48 <fputs@plt+0x3d760>
   48e64:	b	4a024 <fputs@plt+0x38c3c>
   48e68:	mvn	r0, #0
   48e6c:	str	r0, [r8, #20]
   48e70:	b	4a024 <fputs@plt+0x38c3c>
   48e74:	ldr	r1, [r7, #12]
   48e78:	str	r1, [r8, #-12]
   48e7c:	mov	r1, #0
   48e80:	str	r1, [r4, r0, lsl #4]
   48e84:	b	4a024 <fputs@plt+0x38c3c>
   48e88:	ldr	r0, [r8, #-28]	; 0xffffffe4
   48e8c:	ldr	r1, [r7, #12]
   48e90:	str	r0, [r8, #-44]	; 0xffffffd4
   48e94:	str	r1, [r8, #-40]	; 0xffffffd8
   48e98:	b	4a024 <fputs@plt+0x38c3c>
   48e9c:	ldr	r0, [r8, #-28]	; 0xffffffe4
   48ea0:	ldr	r1, [r7, #12]
   48ea4:	str	r1, [r8, #-44]	; 0xffffffd4
   48ea8:	str	r0, [r8, #-40]	; 0xffffffd8
   48eac:	b	4a024 <fputs@plt+0x38c3c>
   48eb0:	ldr	r1, [r8, #-76]	; 0xffffffb4
   48eb4:	mov	r0, r9
   48eb8:	mov	r2, #1
   48ebc:	bl	4eb70 <fputs@plt+0x3d788>
   48ec0:	ldr	r1, [r8, #-28]	; 0xffffffe4
   48ec4:	sub	r2, r8, #12
   48ec8:	mov	r0, r9
   48ecc:	bl	4e878 <fputs@plt+0x3d490>
   48ed0:	ldr	r2, [r7, #12]
   48ed4:	ldr	r1, [r8, #-28]	; 0xffffffe4
   48ed8:	mov	r0, r9
   48edc:	bl	4eb90 <fputs@plt+0x3d7a8>
   48ee0:	b	4a024 <fputs@plt+0x38c3c>
   48ee4:	ldr	r1, [r8, #-108]	; 0xffffff94
   48ee8:	mov	r0, r9
   48eec:	mov	r2, #1
   48ef0:	bl	4eb70 <fputs@plt+0x3d788>
   48ef4:	ldr	r1, [r8, #-60]	; 0xffffffc4
   48ef8:	sub	r2, r8, #44	; 0x2c
   48efc:	mov	r0, r9
   48f00:	bl	4e878 <fputs@plt+0x3d490>
   48f04:	ldr	r1, [r8, #-12]
   48f08:	movw	r2, #26068	; 0x65d4
   48f0c:	movt	r2, #8
   48f10:	mov	r0, r9
   48f14:	bl	4f614 <fputs@plt+0x3e22c>
   48f18:	ldr	r3, [r7, #12]
   48f1c:	ldr	r0, [r8, #-76]	; 0xffffffb4
   48f20:	ldr	r1, [r8, #-60]	; 0xffffffc4
   48f24:	ldr	r2, [r8, #-12]
   48f28:	str	r0, [sp]
   48f2c:	mov	r0, r9
   48f30:	bl	4f640 <fputs@plt+0x3e258>
   48f34:	b	4a024 <fputs@plt+0x38c3c>
   48f38:	ldr	r2, [r7, #12]
   48f3c:	ldr	r1, [r8, #-60]	; 0xffffffc4
   48f40:	mov	r0, r9
   48f44:	bl	4e654 <fputs@plt+0x3d26c>
   48f48:	mov	r1, r0
   48f4c:	str	r0, [r8, #-60]	; 0xffffffc4
   48f50:	sub	r2, r8, #28
   48f54:	mov	r0, r9
   48f58:	mov	r3, #1
   48f5c:	bl	4e740 <fputs@plt+0x3d358>
   48f60:	b	4a024 <fputs@plt+0x38c3c>
   48f64:	ldr	r2, [r7, #12]
   48f68:	mov	r0, r9
   48f6c:	mov	r1, #0
   48f70:	bl	4e654 <fputs@plt+0x3d26c>
   48f74:	mov	r7, r0
   48f78:	str	r0, [fp, #-40]	; 0xffffffd8
   48f7c:	sub	r2, r8, #28
   48f80:	mov	r0, r9
   48f84:	mov	r1, r7
   48f88:	mov	r3, #1
   48f8c:	bl	4e740 <fputs@plt+0x3d358>
   48f90:	str	r7, [r8, #-28]	; 0xffffffe4
   48f94:	b	4a024 <fputs@plt+0x38c3c>
   48f98:	ldr	r1, [r8, #-76]	; 0xffffffb4
   48f9c:	mov	r0, r9
   48fa0:	mov	r2, #1
   48fa4:	bl	4eb70 <fputs@plt+0x3d788>
   48fa8:	ldr	r2, [r7, #12]
   48fac:	ldr	r0, [r8, #-60]	; 0xffffffc4
   48fb0:	ldr	r1, [r8, #-28]	; 0xffffffe4
   48fb4:	ldr	r3, [r8, #-12]
   48fb8:	str	r0, [sp]
   48fbc:	mov	r0, r9
   48fc0:	bl	50a94 <fputs@plt+0x3f6ac>
   48fc4:	b	4a024 <fputs@plt+0x38c3c>
   48fc8:	ldr	r1, [r8, #-92]	; 0xffffffa4
   48fcc:	mov	r0, r9
   48fd0:	mov	r2, #1
   48fd4:	bl	4eb70 <fputs@plt+0x3d788>
   48fd8:	ldr	r0, [r8, #-76]	; 0xffffffb4
   48fdc:	ldr	r1, [r8, #-44]	; 0xffffffd4
   48fe0:	ldr	r3, [r8, #-28]	; 0xffffffe4
   48fe4:	str	r0, [sp]
   48fe8:	mov	r0, r9
   48fec:	mov	r2, #0
   48ff0:	bl	50a94 <fputs@plt+0x3f6ac>
   48ff4:	b	4a024 <fputs@plt+0x38c3c>
   48ff8:	add	r2, r7, #12
   48ffc:	ldr	r1, [r8, #-28]	; 0xffffffe4
   49000:	ldr	r0, [r9]
   49004:	bl	51d78 <fputs@plt+0x40990>
   49008:	str	r0, [r8, #-28]	; 0xffffffe4
   4900c:	b	4a024 <fputs@plt+0x38c3c>
   49010:	add	r2, r7, #12
   49014:	ldr	r0, [r9]
   49018:	mov	r1, #0
   4901c:	bl	51d78 <fputs@plt+0x40990>
   49020:	str	r0, [r7, #12]
   49024:	b	4a024 <fputs@plt+0x38c3c>
   49028:	add	r2, r7, #12
   4902c:	sub	r0, r8, #28
   49030:	mov	r1, r0
   49034:	bl	51e18 <fputs@plt+0x40a30>
   49038:	ldr	r0, [r8, #-12]
   4903c:	str	r0, [r8, #-28]	; 0xffffffe4
   49040:	b	4a024 <fputs@plt+0x38c3c>
   49044:	mov	r6, r8
   49048:	sub	r8, r8, #28
   4904c:	str	r8, [sp]
   49050:	mov	r0, r9
   49054:	mov	r1, #27
   49058:	mov	r2, #0
   4905c:	mov	r3, #0
   49060:	bl	4b430 <fputs@plt+0x3a048>
   49064:	str	r0, [sp, #36]	; 0x24
   49068:	add	r7, r7, #12
   4906c:	str	r7, [sp]
   49070:	mov	r0, r9
   49074:	mov	r1, #27
   49078:	mov	r2, #0
   4907c:	mov	r3, #0
   49080:	bl	4b430 <fputs@plt+0x3a048>
   49084:	str	r0, [sp, #32]
   49088:	mov	r0, r8
   4908c:	mov	r1, r8
   49090:	mov	r8, r6
   49094:	movw	r6, #16116	; 0x3ef4
   49098:	movt	r6, #8
   4909c:	mov	r2, r7
   490a0:	bl	51e18 <fputs@plt+0x40a30>
   490a4:	mov	r0, #0
   490a8:	str	r0, [sp]
   490ac:	mov	r0, r9
   490b0:	mov	r1, #122	; 0x7a
   490b4:	ldr	r2, [sp, #36]	; 0x24
   490b8:	ldr	r3, [sp, #32]
   490bc:	bl	4b430 <fputs@plt+0x3a048>
   490c0:	str	r0, [r8, #-28]	; 0xffffffe4
   490c4:	b	4a024 <fputs@plt+0x38c3c>
   490c8:	mov	r6, r8
   490cc:	sub	r8, r8, #60	; 0x3c
   490d0:	str	r8, [sp]
   490d4:	mov	r0, r9
   490d8:	mov	r1, #27
   490dc:	mov	r2, #0
   490e0:	mov	r3, #0
   490e4:	bl	4b430 <fputs@plt+0x3a048>
   490e8:	str	r0, [sp, #36]	; 0x24
   490ec:	sub	r0, r6, #28
   490f0:	str	r0, [sp]
   490f4:	mov	r0, r9
   490f8:	mov	r1, #27
   490fc:	mov	r2, #0
   49100:	mov	r3, #0
   49104:	bl	4b430 <fputs@plt+0x3a048>
   49108:	str	r0, [sp, #32]
   4910c:	add	r7, r7, #12
   49110:	str	r7, [sp]
   49114:	mov	r0, r9
   49118:	mov	r1, #27
   4911c:	mov	r2, #0
   49120:	mov	r3, #0
   49124:	bl	4b430 <fputs@plt+0x3a048>
   49128:	mov	r3, r0
   4912c:	mov	r0, #0
   49130:	str	r0, [sp]
   49134:	mov	r0, r9
   49138:	mov	r1, #122	; 0x7a
   4913c:	ldr	r2, [sp, #32]
   49140:	bl	4b430 <fputs@plt+0x3a048>
   49144:	str	r0, [sp, #32]
   49148:	mov	r0, r8
   4914c:	mov	r1, r8
   49150:	mov	r8, r6
   49154:	movw	r6, #16116	; 0x3ef4
   49158:	movt	r6, #8
   4915c:	mov	r2, r7
   49160:	bl	51e18 <fputs@plt+0x40a30>
   49164:	mov	r0, #0
   49168:	str	r0, [sp]
   4916c:	mov	r0, r9
   49170:	mov	r1, #122	; 0x7a
   49174:	ldr	r2, [sp, #36]	; 0x24
   49178:	ldr	r3, [sp, #32]
   4917c:	bl	4b430 <fputs@plt+0x3a048>
   49180:	str	r0, [r8, #-60]	; 0xffffffc4
   49184:	b	4a024 <fputs@plt+0x38c3c>
   49188:	ldr	r0, [r7, #12]!
   4918c:	ldr	r1, [r7, #4]
   49190:	str	r0, [sp, #40]	; 0x28
   49194:	str	r1, [sp, #44]	; 0x2c
   49198:	cmp	r1, #2
   4919c:	bcc	49d98 <fputs@plt+0x389b0>
   491a0:	ldr	r0, [sp, #40]	; 0x28
   491a4:	ldrb	r1, [r0]
   491a8:	cmp	r1, #35	; 0x23
   491ac:	bne	49d98 <fputs@plt+0x389b0>
   491b0:	ldrb	r0, [r0, #1]
   491b4:	sub	r0, r0, #48	; 0x30
   491b8:	cmp	r0, #9
   491bc:	bhi	49d98 <fputs@plt+0x389b0>
   491c0:	str	r8, [sp, #36]	; 0x24
   491c4:	add	r8, sp, #40	; 0x28
   491c8:	mov	r0, r7
   491cc:	mov	r1, r8
   491d0:	mov	r2, r8
   491d4:	bl	51e18 <fputs@plt+0x40a30>
   491d8:	ldrb	r0, [r9, #18]
   491dc:	cmp	r0, #0
   491e0:	beq	4a090 <fputs@plt+0x38ca8>
   491e4:	str	r8, [sp]
   491e8:	mov	r0, r9
   491ec:	mov	r1, #157	; 0x9d
   491f0:	mov	r2, #0
   491f4:	mov	r3, #0
   491f8:	bl	4b430 <fputs@plt+0x3a048>
   491fc:	str	r0, [r7]
   49200:	cmp	r0, #0
   49204:	ldr	r8, [sp, #36]	; 0x24
   49208:	beq	4a024 <fputs@plt+0x38c3c>
   4920c:	ldr	r2, [sp, #40]	; 0x28
   49210:	add	r1, r0, #28
   49214:	add	r0, r2, #1
   49218:	bl	43b8c <fputs@plt+0x327a4>
   4921c:	b	4a024 <fputs@plt+0x38c3c>
   49220:	add	r2, r7, #12
   49224:	ldr	r1, [r8, #-28]	; 0xffffffe4
   49228:	mov	r0, r9
   4922c:	mov	r3, #1
   49230:	bl	5207c <fputs@plt+0x40c94>
   49234:	str	r0, [r8, #-28]	; 0xffffffe4
   49238:	ldr	r0, [r7, #12]
   4923c:	ldr	r1, [r7, #16]
   49240:	add	r0, r0, r1
   49244:	str	r0, [r8, #-20]	; 0xffffffec
   49248:	b	4a024 <fputs@plt+0x38c3c>
   4924c:	add	r2, r7, #12
   49250:	sub	r0, r8, #76	; 0x4c
   49254:	mov	r1, r0
   49258:	bl	51e18 <fputs@plt+0x40a30>
   4925c:	ldr	r2, [r8, #-44]	; 0xffffffd4
   49260:	sub	r0, r8, #12
   49264:	str	r0, [sp]
   49268:	mov	r0, r9
   4926c:	mov	r1, #38	; 0x26
   49270:	mov	r3, #0
   49274:	bl	4b430 <fputs@plt+0x3a048>
   49278:	str	r0, [r8, #-76]	; 0xffffffb4
   4927c:	b	4a024 <fputs@plt+0x38c3c>
   49280:	ldr	r0, [r8, #-12]
   49284:	cmp	r0, #0
   49288:	beq	492b4 <fputs@plt+0x37ecc>
   4928c:	ldr	r0, [r0]
   49290:	ldr	r1, [r9]
   49294:	ldr	r1, [r1, #116]	; 0x74
   49298:	cmp	r0, r1
   4929c:	ble	492b4 <fputs@plt+0x37ecc>
   492a0:	sub	r2, r8, #60	; 0x3c
   492a4:	movw	r1, #26101	; 0x65f5
   492a8:	movt	r1, #8
   492ac:	mov	r0, r9
   492b0:	bl	1aa38 <fputs@plt+0x9650>
   492b4:	ldr	r1, [r8, #-12]
   492b8:	sub	r6, r8, #60	; 0x3c
   492bc:	mov	r0, r9
   492c0:	mov	r2, r6
   492c4:	bl	520c4 <fputs@plt+0x40cdc>
   492c8:	str	r0, [fp, #-40]	; 0xffffffd8
   492cc:	add	r2, r7, #12
   492d0:	sub	r0, fp, #40	; 0x28
   492d4:	mov	r1, r6
   492d8:	bl	51e18 <fputs@plt+0x40a30>
   492dc:	mov	r2, r8
   492e0:	ldr	r0, [r8, #-28]	; 0xffffffe4
   492e4:	cmp	r0, #1
   492e8:	bne	49300 <fputs@plt+0x37f18>
   492ec:	ldr	r0, [fp, #-40]	; 0xffffffd8
   492f0:	cmp	r0, #0
   492f4:	ldrne	r1, [r0, #4]
   492f8:	orrne	r1, r1, #16
   492fc:	strne	r1, [r0, #4]
   49300:	ldr	r0, [fp, #-32]	; 0xffffffe0
   49304:	vldr	d16, [fp, #-40]	; 0xffffffd8
   49308:	str	r0, [r6, #8]
   4930c:	vstr	d16, [r6]
   49310:	movw	r6, #16116	; 0x3ef4
   49314:	movt	r6, #8
   49318:	mov	r8, r2
   4931c:	b	4a024 <fputs@plt+0x38c3c>
   49320:	mov	r6, r8
   49324:	sub	r8, r8, #44	; 0x2c
   49328:	mov	r0, r9
   4932c:	mov	r1, #0
   49330:	mov	r2, r8
   49334:	bl	520c4 <fputs@plt+0x40cdc>
   49338:	str	r0, [fp, #-40]	; 0xffffffd8
   4933c:	add	r2, r7, #12
   49340:	sub	r0, fp, #40	; 0x28
   49344:	mov	r1, r8
   49348:	mov	r8, r6
   4934c:	movw	r6, #16116	; 0x3ef4
   49350:	movt	r6, #8
   49354:	bl	51e18 <fputs@plt+0x40a30>
   49358:	vldr	d16, [fp, #-40]	; 0xffffffd8
   4935c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   49360:	str	r0, [r8, #-36]	; 0xffffffdc
   49364:	vstr	d16, [r8, #-44]	; 0xffffffd4
   49368:	b	4a024 <fputs@plt+0x38c3c>
   4936c:	mov	r6, r8
   49370:	add	r8, r7, #12
   49374:	mov	r0, r9
   49378:	mov	r1, #0
   4937c:	mov	r2, r8
   49380:	bl	520c4 <fputs@plt+0x40cdc>
   49384:	str	r0, [fp, #-40]	; 0xffffffd8
   49388:	sub	r0, fp, #40	; 0x28
   4938c:	mov	r1, r8
   49390:	mov	r2, r8
   49394:	mov	r8, r6
   49398:	movw	r6, #16116	; 0x3ef4
   4939c:	movt	r6, #8
   493a0:	bl	51e18 <fputs@plt+0x40a30>
   493a4:	vldr	d16, [fp, #-40]	; 0xffffffd8
   493a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   493ac:	str	r0, [r7, #20]
   493b0:	vstr	d16, [r7, #12]
   493b4:	b	4a024 <fputs@plt+0x38c3c>
   493b8:	mov	r0, #0
   493bc:	str	r0, [r7, #20]
   493c0:	b	4a024 <fputs@plt+0x38c3c>
   493c4:	ldr	r0, [r7, #12]
   493c8:	ldr	r1, [r7, #16]
   493cc:	mov	r2, #1
   493d0:	stmdb	r8, {r0, r1, r2}
   493d4:	b	4a024 <fputs@plt+0x38c3c>
   493d8:	ldr	r2, [r7, #12]
   493dc:	mov	r0, r9
   493e0:	mov	r1, #0
   493e4:	bl	4e654 <fputs@plt+0x3d26c>
   493e8:	mov	r1, r0
   493ec:	mov	r6, r8
   493f0:	ldr	r2, [r8, #-28]!	; 0xffffffe4
   493f4:	b	49424 <fputs@plt+0x3803c>
   493f8:	ldr	r2, [r8, #-28]	; 0xffffffe4
   493fc:	mov	r0, r9
   49400:	mov	r1, #0
   49404:	bl	4e654 <fputs@plt+0x3d26c>
   49408:	mov	r1, r0
   4940c:	mov	r6, r8
   49410:	ldr	r2, [r8, #-60]!	; 0xffffffc4
   49414:	mov	r0, r9
   49418:	bl	4e654 <fputs@plt+0x3d26c>
   4941c:	mov	r1, r0
   49420:	ldr	r2, [r7, #12]
   49424:	mov	r0, r9
   49428:	bl	4e654 <fputs@plt+0x3d26c>
   4942c:	mov	r1, r0
   49430:	add	r2, r8, #16
   49434:	mov	r0, r9
   49438:	bl	520c4 <fputs@plt+0x40cdc>
   4943c:	str	r0, [r8]
   49440:	ldr	r1, [r8, #24]
   49444:	mov	r0, r9
   49448:	mov	r2, r8
   4944c:	bl	5215c <fputs@plt+0x40d74>
   49450:	ldr	r0, [r7, #20]
   49454:	str	r0, [r8, #8]
   49458:	ldr	r0, [r8]
   4945c:	mov	r8, r6
   49460:	movw	r6, #16116	; 0x3ef4
   49464:	movt	r6, #8
   49468:	cmp	r0, #0
   4946c:	beq	4a024 <fputs@plt+0x38c3c>
   49470:	ldr	r1, [r0, #4]
   49474:	orr	r1, r1, #128	; 0x80
   49478:	str	r1, [r0, #4]
   4947c:	b	4a024 <fputs@plt+0x38c3c>
   49480:	ldrb	r1, [r7, #10]
   49484:	add	r3, r7, #12
   49488:	sub	r2, r8, #12
   4948c:	mov	r0, r9
   49490:	bl	5219c <fputs@plt+0x40db4>
   49494:	b	4a024 <fputs@plt+0x38c3c>
   49498:	add	r3, r7, #12
   4949c:	sub	r2, r8, #28
   494a0:	mov	r0, r9
   494a4:	mov	r1, #77	; 0x4d
   494a8:	bl	5219c <fputs@plt+0x40db4>
   494ac:	b	4a024 <fputs@plt+0x38c3c>
   494b0:	add	r3, r7, #12
   494b4:	sub	r2, r8, #28
   494b8:	mov	r0, r9
   494bc:	mov	r1, #73	; 0x49
   494c0:	bl	52120 <fputs@plt+0x40d38>
   494c4:	ldr	r1, [r7, #12]
   494c8:	ldr	r2, [r8, #-28]	; 0xffffffe4
   494cc:	mov	r0, r9
   494d0:	mov	r3, #76	; 0x4c
   494d4:	bl	521dc <fputs@plt+0x40df4>
   494d8:	b	4a024 <fputs@plt+0x38c3c>
   494dc:	add	r3, r7, #12
   494e0:	sub	r2, r8, #44	; 0x2c
   494e4:	mov	r0, r9
   494e8:	mov	r1, #148	; 0x94
   494ec:	bl	52120 <fputs@plt+0x40d38>
   494f0:	ldr	r1, [r7, #12]
   494f4:	ldr	r2, [r8, #-44]	; 0xffffffd4
   494f8:	mov	r0, r9
   494fc:	mov	r3, #77	; 0x4d
   49500:	bl	521dc <fputs@plt+0x40df4>
   49504:	b	4a024 <fputs@plt+0x38c3c>
   49508:	sub	r0, r8, #12
   4950c:	str	r0, [sp]
   49510:	add	r3, r7, #12
   49514:	mov	r1, r9
   49518:	mov	r2, #155	; 0x9b
   4951c:	bl	52220 <fputs@plt+0x40e38>
   49520:	b	4a024 <fputs@plt+0x38c3c>
   49524:	sub	r0, r8, #12
   49528:	str	r0, [sp]
   4952c:	add	r3, r7, #12
   49530:	mov	r1, r9
   49534:	mov	r2, #156	; 0x9c
   49538:	bl	52220 <fputs@plt+0x40e38>
   4953c:	b	4a024 <fputs@plt+0x38c3c>
   49540:	ldr	r2, [r8, #-28]	; 0xffffffe4
   49544:	mov	r0, r9
   49548:	mov	r1, #0
   4954c:	bl	4e654 <fputs@plt+0x3d26c>
   49550:	mov	r1, r0
   49554:	ldr	r2, [r7, #12]
   49558:	mov	r0, r9
   4955c:	bl	4e654 <fputs@plt+0x3d26c>
   49560:	str	r0, [sp, #36]	; 0x24
   49564:	mov	r6, r8
   49568:	ldr	r2, [r8, #-60]!	; 0xffffffc4
   4956c:	mov	r0, #0
   49570:	str	r0, [sp]
   49574:	mov	r0, r9
   49578:	mov	r1, #74	; 0x4a
   4957c:	mov	r3, #0
   49580:	bl	4b430 <fputs@plt+0x3a048>
   49584:	str	r0, [r8]
   49588:	cmp	r0, #0
   4958c:	beq	49e74 <fputs@plt+0x38a8c>
   49590:	ldr	r1, [sp, #36]	; 0x24
   49594:	str	r1, [r0, #20]
   49598:	b	49e80 <fputs@plt+0x38a98>
   4959c:	ldr	r0, [r8, #-12]
   495a0:	cmp	r0, #0
   495a4:	beq	49ea0 <fputs@plt+0x38ab8>
   495a8:	ldr	r1, [r0]
   495ac:	cmp	r1, #1
   495b0:	bne	49f9c <fputs@plt+0x38bb4>
   495b4:	ldr	r0, [r0, #4]
   495b8:	mov	r1, r8
   495bc:	ldr	r8, [r0]
   495c0:	mov	r2, #0
   495c4:	str	r2, [r0]
   495c8:	mov	r6, r1
   495cc:	ldr	r1, [r1, #-12]
   495d0:	ldr	r0, [r9]
   495d4:	bl	445f8 <fputs@plt+0x33210>
   495d8:	cmp	r8, #0
   495dc:	beq	495f0 <fputs@plt+0x38208>
   495e0:	ldr	r0, [r8, #4]
   495e4:	mov	r1, #2
   495e8:	bfi	r0, r1, #8, #2
   495ec:	str	r0, [r8, #4]
   495f0:	ldr	r2, [r6, #-60]	; 0xffffffc4
   495f4:	ldr	r0, [r6, #-44]	; 0xffffffd4
   495f8:	mov	r1, #0
   495fc:	str	r1, [sp]
   49600:	mov	r1, #78	; 0x4e
   49604:	cmp	r0, #0
   49608:	movweq	r1, #79	; 0x4f
   4960c:	mov	r0, r9
   49610:	mov	r3, r8
   49614:	mov	r8, r6
   49618:	bl	4b430 <fputs@plt+0x3a048>
   4961c:	str	r0, [r6, #-60]	; 0xffffffc4
   49620:	b	4a00c <fputs@plt+0x38c24>
   49624:	add	r2, r7, #12
   49628:	sub	r0, r8, #28
   4962c:	mov	r1, r0
   49630:	bl	51e18 <fputs@plt+0x40a30>
   49634:	mov	r0, #0
   49638:	str	r0, [sp]
   4963c:	mov	r0, r9
   49640:	mov	r1, #119	; 0x77
   49644:	mov	r2, #0
   49648:	mov	r3, #0
   4964c:	bl	4b430 <fputs@plt+0x3a048>
   49650:	str	r0, [r8, #-28]	; 0xffffffe4
   49654:	cmp	r0, #0
   49658:	beq	49dc4 <fputs@plt+0x389dc>
   4965c:	ldr	r1, [r8, #-12]
   49660:	str	r1, [r0, #20]
   49664:	ldr	r0, [r8, #-28]	; 0xffffffe4
   49668:	ldr	r1, [r0, #4]
   4966c:	orr	r1, r1, #2048	; 0x800
   49670:	orr	r1, r1, #2097152	; 0x200000
   49674:	str	r1, [r0, #4]
   49678:	ldr	r1, [r8, #-28]	; 0xffffffe4
   4967c:	b	49838 <fputs@plt+0x38450>
   49680:	mov	r6, r8
   49684:	ldr	r2, [r6, #-60]!	; 0xffffffc4
   49688:	mov	r0, #0
   4968c:	str	r0, [sp]
   49690:	mov	r0, r9
   49694:	mov	r1, #75	; 0x4b
   49698:	mov	r3, #0
   4969c:	bl	4b430 <fputs@plt+0x3a048>
   496a0:	str	r0, [r6]
   496a4:	cmp	r0, #0
   496a8:	beq	49edc <fputs@plt+0x38af4>
   496ac:	ldr	r1, [r8, #-12]
   496b0:	str	r1, [r0, #20]
   496b4:	ldr	r0, [r8, #-60]	; 0xffffffc4
   496b8:	ldr	r1, [r0, #4]
   496bc:	orr	r1, r1, #2048	; 0x800
   496c0:	orr	r1, r1, #2097152	; 0x200000
   496c4:	str	r1, [r0, #4]
   496c8:	ldr	r1, [r8, #-60]	; 0xffffffc4
   496cc:	mov	r0, r9
   496d0:	bl	52274 <fputs@plt+0x40e8c>
   496d4:	b	49ee8 <fputs@plt+0x38b00>
   496d8:	add	r3, r7, #12
   496dc:	ldr	r0, [r9]
   496e0:	sub	r2, r8, #12
   496e4:	mov	r1, #0
   496e8:	str	r3, [sp, #32]
   496ec:	bl	4e930 <fputs@plt+0x3d548>
   496f0:	str	r0, [sp, #28]
   496f4:	str	r8, [sp, #36]	; 0x24
   496f8:	mov	r6, r8
   496fc:	mov	r8, #0
   49700:	ldr	r2, [r6, #-44]!	; 0xffffffd4
   49704:	str	r8, [sp]
   49708:	mov	r0, r9
   4970c:	mov	r1, #75	; 0x4b
   49710:	mov	r3, #0
   49714:	bl	4b430 <fputs@plt+0x3a048>
   49718:	str	r0, [r6]
   4971c:	cmp	r0, #0
   49720:	beq	49f14 <fputs@plt+0x38b2c>
   49724:	str	r8, [sp]
   49728:	str	r8, [sp, #4]
   4972c:	str	r8, [sp, #8]
   49730:	str	r8, [sp, #12]
   49734:	str	r8, [sp, #16]
   49738:	str	r8, [sp, #20]
   4973c:	mov	r0, r9
   49740:	mov	r1, #0
   49744:	ldr	r2, [sp, #28]
   49748:	mov	r3, #0
   4974c:	bl	4e504 <fputs@plt+0x3d11c>
   49750:	ldr	r1, [r6]
   49754:	str	r0, [r1, #20]
   49758:	ldr	r0, [r6]
   4975c:	ldr	r1, [r0, #4]
   49760:	orr	r1, r1, #2048	; 0x800
   49764:	orr	r1, r1, #2097152	; 0x200000
   49768:	str	r1, [r0, #4]
   4976c:	ldr	r1, [r6]
   49770:	mov	r0, r9
   49774:	bl	52274 <fputs@plt+0x40e8c>
   49778:	b	49f20 <fputs@plt+0x38b38>
   4977c:	add	r2, r7, #12
   49780:	sub	r0, r8, #44	; 0x2c
   49784:	mov	r1, r0
   49788:	bl	51e18 <fputs@plt+0x40a30>
   4978c:	mov	r0, #0
   49790:	str	r0, [sp]
   49794:	mov	r0, r9
   49798:	mov	r1, #20
   4979c:	mov	r2, #0
   497a0:	mov	r3, #0
   497a4:	bl	4b430 <fputs@plt+0x3a048>
   497a8:	str	r0, [r8, #-44]	; 0xffffffd4
   497ac:	cmp	r0, #0
   497b0:	beq	49dc4 <fputs@plt+0x389dc>
   497b4:	mov	r1, r0
   497b8:	ldr	r0, [r8, #-12]
   497bc:	str	r0, [r1, #20]
   497c0:	ldr	r0, [r1, #4]
   497c4:	orr	r0, r0, #2048	; 0x800
   497c8:	orr	r0, r0, #2097152	; 0x200000
   497cc:	str	r0, [r1, #4]
   497d0:	b	49838 <fputs@plt+0x38450>
   497d4:	add	r2, r7, #12
   497d8:	sub	r7, r8, #60	; 0x3c
   497dc:	mov	r0, r7
   497e0:	mov	r1, r7
   497e4:	bl	51e18 <fputs@plt+0x40a30>
   497e8:	ldr	r2, [r8, #-44]	; 0xffffffd4
   497ec:	mov	r0, #0
   497f0:	str	r0, [sp]
   497f4:	mov	r0, r9
   497f8:	mov	r1, #136	; 0x88
   497fc:	mov	r3, #0
   49800:	bl	4b430 <fputs@plt+0x3a048>
   49804:	str	r0, [r8, #-60]	; 0xffffffc4
   49808:	cmp	r0, #0
   4980c:	beq	49f4c <fputs@plt+0x38b64>
   49810:	ldr	r1, [r8, #-28]	; 0xffffffe4
   49814:	ldr	r2, [r8, #-12]
   49818:	cmp	r2, #0
   4981c:	beq	4982c <fputs@plt+0x38444>
   49820:	mov	r0, r9
   49824:	bl	4e654 <fputs@plt+0x3d26c>
   49828:	mov	r1, r0
   4982c:	ldr	r0, [r7]
   49830:	str	r1, [r0, #20]
   49834:	ldr	r1, [r7]
   49838:	mov	r0, r9
   4983c:	bl	52274 <fputs@plt+0x40e8c>
   49840:	b	4a024 <fputs@plt+0x38c3c>
   49844:	ldr	r1, [r8, #-60]	; 0xffffffc4
   49848:	ldr	r2, [r8, #-28]	; 0xffffffe4
   4984c:	mov	r0, r9
   49850:	bl	4e654 <fputs@plt+0x3d26c>
   49854:	mov	r1, r0
   49858:	str	r0, [r8, #-60]	; 0xffffffc4
   4985c:	ldr	r2, [r7, #12]
   49860:	mov	r0, r9
   49864:	bl	4e654 <fputs@plt+0x3d26c>
   49868:	str	r0, [r8, #-60]	; 0xffffffc4
   4986c:	b	4a024 <fputs@plt+0x38c3c>
   49870:	ldr	r2, [r8, #-28]	; 0xffffffe4
   49874:	mov	r0, r9
   49878:	mov	r1, #0
   4987c:	bl	4e654 <fputs@plt+0x3d26c>
   49880:	mov	r1, r0
   49884:	str	r0, [r8, #-44]	; 0xffffffd4
   49888:	ldr	r2, [r7, #12]
   4988c:	mov	r0, r9
   49890:	bl	4e654 <fputs@plt+0x3d26c>
   49894:	str	r0, [r8, #-44]	; 0xffffffd4
   49898:	b	4a024 <fputs@plt+0x38c3c>
   4989c:	ldr	r2, [r7, #12]
   498a0:	ldr	r1, [r8, #-28]	; 0xffffffe4
   498a4:	mov	r0, r9
   498a8:	bl	4e654 <fputs@plt+0x3d26c>
   498ac:	str	r0, [r8, #-28]	; 0xffffffe4
   498b0:	b	4a024 <fputs@plt+0x38c3c>
   498b4:	ldr	r2, [r7, #12]
   498b8:	mov	r0, r9
   498bc:	mov	r1, #0
   498c0:	bl	4e654 <fputs@plt+0x3d26c>
   498c4:	str	r0, [r7, #12]
   498c8:	b	4a024 <fputs@plt+0x38c3c>
   498cc:	ldr	r0, [r9]
   498d0:	sub	r2, r8, #60	; 0x3c
   498d4:	mov	r6, #0
   498d8:	mov	r1, #0
   498dc:	mov	r3, #0
   498e0:	bl	4e930 <fputs@plt+0x3d548>
   498e4:	mov	ip, r0
   498e8:	ldr	r0, [r7, #12]
   498ec:	ldr	r1, [r8, #-156]	; 0xffffff64
   498f0:	ldr	r2, [r8, #-124]	; 0xffffff84
   498f4:	ldr	r7, [r8, #-28]	; 0xffffffe4
   498f8:	sub	r3, r8, #172	; 0xac
   498fc:	str	r7, [sp]
   49900:	stmib	sp, {r1, r3}
   49904:	str	r0, [sp, #12]
   49908:	str	r6, [sp, #16]
   4990c:	movw	r6, #16116	; 0x3ef4
   49910:	movt	r6, #8
   49914:	str	r2, [sp, #20]
   49918:	sub	r1, r8, #108	; 0x6c
   4991c:	sub	r2, r8, #92	; 0x5c
   49920:	mov	r0, r9
   49924:	mov	r3, ip
   49928:	bl	4b78c <fputs@plt+0x3a3a4>
   4992c:	b	4a024 <fputs@plt+0x38c3c>
   49930:	ldr	r0, [r7, #12]
   49934:	ldr	r1, [r8, #-60]	; 0xffffffc4
   49938:	ldr	r3, [r8, #-12]
   4993c:	str	r0, [sp]
   49940:	sub	r2, r8, #28
   49944:	mov	r0, r9
   49948:	bl	522a8 <fputs@plt+0x40ec0>
   4994c:	str	r0, [r8, #-60]	; 0xffffffc4
   49950:	b	4a024 <fputs@plt+0x38c3c>
   49954:	ldr	r0, [r7, #12]
   49958:	ldr	r3, [r8, #-12]
   4995c:	str	r0, [sp]
   49960:	sub	r2, r8, #28
   49964:	mov	r0, r9
   49968:	mov	r1, #0
   4996c:	bl	522a8 <fputs@plt+0x40ec0>
   49970:	str	r0, [r8, #-28]	; 0xffffffe4
   49974:	b	4a024 <fputs@plt+0x38c3c>
   49978:	ldr	r1, [r7, #12]
   4997c:	ldr	r2, [r8, #-12]
   49980:	mov	r0, r9
   49984:	bl	5231c <fputs@plt+0x40f34>
   49988:	b	4a024 <fputs@plt+0x38c3c>
   4998c:	mov	r0, #0
   49990:	str	r0, [sp]
   49994:	add	r2, r7, #12
   49998:	sub	r1, r8, #12
   4999c:	mov	r0, r9
   499a0:	mov	r3, #0
   499a4:	bl	52544 <fputs@plt+0x4115c>
   499a8:	b	4a024 <fputs@plt+0x38c3c>
   499ac:	mov	r0, #0
   499b0:	b	499c0 <fputs@plt+0x385d8>
   499b4:	mov	r0, #0
   499b8:	b	499d8 <fputs@plt+0x385f0>
   499bc:	mov	r0, #1
   499c0:	str	r0, [sp]
   499c4:	add	r3, r7, #12
   499c8:	sub	r1, r8, #44	; 0x2c
   499cc:	sub	r2, r8, #28
   499d0:	b	499e8 <fputs@plt+0x38600>
   499d4:	mov	r0, #1
   499d8:	str	r0, [sp]
   499dc:	sub	r1, r8, #60	; 0x3c
   499e0:	sub	r2, r8, #44	; 0x2c
   499e4:	sub	r3, r8, #12
   499e8:	mov	r0, r9
   499ec:	bl	52544 <fputs@plt+0x4115c>
   499f0:	b	4a024 <fputs@plt+0x38c3c>
   499f4:	ldr	r0, [r8, #-44]	; 0xffffffd4
   499f8:	str	r0, [sp, #40]	; 0x28
   499fc:	ldr	r1, [r7, #12]
   49a00:	ldr	r2, [r7, #16]
   49a04:	sub	r0, r1, r0
   49a08:	add	r0, r0, r2
   49a0c:	str	r0, [sp, #44]	; 0x2c
   49a10:	ldr	r1, [r8, #-12]
   49a14:	add	r2, sp, #40	; 0x28
   49a18:	mov	r0, r9
   49a1c:	bl	54d98 <fputs@plt+0x439b0>
   49a20:	b	4a024 <fputs@plt+0x38c3c>
   49a24:	ldr	ip, [r7, #12]
   49a28:	str	r8, [sp, #36]	; 0x24
   49a2c:	ldr	lr, [r8, #-156]!	; 0xffffff64
   49a30:	ldr	r2, [r8, #128]	; 0x80
   49a34:	ldr	r7, [r8, #32]
   49a38:	ldr	r3, [r8, #80]	; 0x50
   49a3c:	ldr	r0, [r8, #96]	; 0x60
   49a40:	ldr	r1, [r8, #100]	; 0x64
   49a44:	stm	sp, {r0, r1, r2, ip, lr}
   49a48:	str	r7, [sp, #20]
   49a4c:	add	r1, r8, #48	; 0x30
   49a50:	add	r7, r8, #64	; 0x40
   49a54:	mov	r0, r9
   49a58:	mov	r9, r1
   49a5c:	mov	r2, r7
   49a60:	bl	54fb8 <fputs@plt+0x43bd0>
   49a64:	ldr	r0, [r8, #68]	; 0x44
   49a68:	cmp	r0, #0
   49a6c:	beq	49f68 <fputs@plt+0x38b80>
   49a70:	ldm	r7, {r0, r1}
   49a74:	b	49f6c <fputs@plt+0x38b84>
   49a78:	mov	r0, #35	; 0x23
   49a7c:	str	r0, [r7, #12]
   49a80:	b	4a024 <fputs@plt+0x38c3c>
   49a84:	mov	r0, #31
   49a88:	str	r0, [r7, #12]
   49a8c:	b	4a024 <fputs@plt+0x38c3c>
   49a90:	mov	r0, #49	; 0x31
   49a94:	str	r0, [r8, #-12]
   49a98:	b	4a024 <fputs@plt+0x38c3c>
   49a9c:	mov	r0, #35	; 0x23
   49aa0:	str	r0, [r8, #20]
   49aa4:	b	4a024 <fputs@plt+0x38c3c>
   49aa8:	mov	r0, #110	; 0x6e
   49aac:	ldr	r1, [r7, #12]
   49ab0:	str	r0, [r8, #-28]	; 0xffffffe4
   49ab4:	str	r1, [r8, #-24]	; 0xffffffe8
   49ab8:	b	4a024 <fputs@plt+0x38c3c>
   49abc:	ldr	r0, [r8, #-28]	; 0xffffffe4
   49ac0:	ldr	r1, [r8, #-12]
   49ac4:	ldr	r0, [r0, #32]
   49ac8:	str	r1, [r0, #28]
   49acc:	ldr	r0, [r8, #-28]	; 0xffffffe4
   49ad0:	ldr	r1, [r8, #-12]
   49ad4:	str	r1, [r0, #32]
   49ad8:	b	4a024 <fputs@plt+0x38c3c>
   49adc:	ldr	r0, [r8, #-12]
   49ae0:	str	r0, [r0, #32]
   49ae4:	b	4a024 <fputs@plt+0x38c3c>
   49ae8:	ldr	r0, [r7, #12]
   49aec:	ldr	r1, [r7, #16]
   49af0:	str	r0, [r8, #-28]	; 0xffffffe4
   49af4:	str	r1, [r8, #-24]	; 0xffffffe8
   49af8:	movw	r1, #26135	; 0x6617
   49afc:	movt	r1, #8
   49b00:	b	49b18 <fputs@plt+0x38730>
   49b04:	movw	r1, #26230	; 0x6676
   49b08:	movt	r1, #8
   49b0c:	b	49b18 <fputs@plt+0x38730>
   49b10:	movw	r1, #26314	; 0x66ca
   49b14:	movt	r1, #8
   49b18:	mov	r0, r9
   49b1c:	bl	1aa38 <fputs@plt+0x9650>
   49b20:	b	4a024 <fputs@plt+0x38c3c>
   49b24:	ldr	r3, [r7, #12]
   49b28:	ldr	r2, [r8, #-12]
   49b2c:	ldr	r0, [r9]
   49b30:	ldrb	r1, [r8, #-76]	; 0xffffffb4
   49b34:	str	r1, [sp]
   49b38:	sub	r1, r8, #60	; 0x3c
   49b3c:	bl	55454 <fputs@plt+0x4406c>
   49b40:	str	r0, [r8, #-92]	; 0xffffffa4
   49b44:	b	4a024 <fputs@plt+0x38c3c>
   49b48:	ldr	r3, [r7, #12]
   49b4c:	ldr	r2, [r8, #-12]
   49b50:	ldr	r0, [r9]
   49b54:	ldrb	r1, [r8, #-60]	; 0xffffffc4
   49b58:	str	r1, [sp]
   49b5c:	sub	r1, r8, #28
   49b60:	bl	554d0 <fputs@plt+0x440e8>
   49b64:	str	r0, [r8, #-60]	; 0xffffffc4
   49b68:	b	4a024 <fputs@plt+0x38c3c>
   49b6c:	ldr	r2, [r7, #12]
   49b70:	ldr	r0, [r9]
   49b74:	sub	r1, r8, #28
   49b78:	bl	55540 <fputs@plt+0x44158>
   49b7c:	str	r0, [r8, #-60]	; 0xffffffc4
   49b80:	b	4a024 <fputs@plt+0x38c3c>
   49b84:	ldr	r1, [r7, #12]
   49b88:	ldr	r0, [r9]
   49b8c:	bl	55598 <fputs@plt+0x441b0>
   49b90:	str	r0, [r7, #12]
   49b94:	b	4a024 <fputs@plt+0x38c3c>
   49b98:	add	r2, r7, #12
   49b9c:	sub	r0, r8, #44	; 0x2c
   49ba0:	mov	r1, r0
   49ba4:	bl	51e18 <fputs@plt+0x40a30>
   49ba8:	mov	r0, #0
   49bac:	str	r0, [sp]
   49bb0:	mov	r0, r9
   49bb4:	mov	r1, #57	; 0x39
   49bb8:	mov	r2, #0
   49bbc:	mov	r3, #0
   49bc0:	bl	4b430 <fputs@plt+0x3a048>
   49bc4:	str	r0, [r8, #-44]	; 0xffffffd4
   49bc8:	cmp	r0, #0
   49bcc:	movne	r1, #4
   49bd0:	strbne	r1, [r0, #1]
   49bd4:	b	4a024 <fputs@plt+0x38c3c>
   49bd8:	add	r2, r7, #12
   49bdc:	sub	r0, r8, #76	; 0x4c
   49be0:	mov	r1, r0
   49be4:	bl	51e18 <fputs@plt+0x40a30>
   49be8:	sub	r0, r8, #12
   49bec:	str	r0, [sp]
   49bf0:	mov	r0, r9
   49bf4:	mov	r1, #57	; 0x39
   49bf8:	mov	r2, #0
   49bfc:	mov	r3, #0
   49c00:	bl	4b430 <fputs@plt+0x3a048>
   49c04:	str	r0, [r8, #-76]	; 0xffffffb4
   49c08:	cmp	r0, #0
   49c0c:	ldrne	r1, [r8, #-44]	; 0xffffffd4
   49c10:	strbne	r1, [r0, #1]
   49c14:	b	4a024 <fputs@plt+0x38c3c>
   49c18:	mov	r0, #3
   49c1c:	str	r0, [r7, #12]
   49c20:	b	4a024 <fputs@plt+0x38c3c>
   49c24:	ldr	r1, [r7, #12]
   49c28:	ldr	r2, [r8, #-12]
   49c2c:	mov	r0, r9
   49c30:	bl	555e4 <fputs@plt+0x441fc>
   49c34:	b	4a024 <fputs@plt+0x38c3c>
   49c38:	ldr	r3, [r7, #12]
   49c3c:	ldr	r1, [r8, #-44]	; 0xffffffd4
   49c40:	ldr	r2, [r8, #-12]
   49c44:	mov	r0, r9
   49c48:	bl	55710 <fputs@plt+0x44328>
   49c4c:	b	4a024 <fputs@plt+0x38c3c>
   49c50:	ldr	r1, [r7, #12]
   49c54:	mov	r0, r9
   49c58:	bl	55740 <fputs@plt+0x44358>
   49c5c:	b	4a024 <fputs@plt+0x38c3c>
   49c60:	mov	r0, r9
   49c64:	mov	r1, #0
   49c68:	mov	r2, #0
   49c6c:	bl	55774 <fputs@plt+0x4438c>
   49c70:	b	4a024 <fputs@plt+0x38c3c>
   49c74:	add	r2, r7, #12
   49c78:	sub	r1, r8, #12
   49c7c:	mov	r0, r9
   49c80:	bl	55774 <fputs@plt+0x4438c>
   49c84:	b	4a024 <fputs@plt+0x38c3c>
   49c88:	mov	r0, r9
   49c8c:	mov	r1, #0
   49c90:	mov	r2, #0
   49c94:	bl	55910 <fputs@plt+0x44528>
   49c98:	b	4a024 <fputs@plt+0x38c3c>
   49c9c:	add	r2, r7, #12
   49ca0:	sub	r1, r8, #12
   49ca4:	mov	r0, r9
   49ca8:	bl	55910 <fputs@plt+0x44528>
   49cac:	b	4a024 <fputs@plt+0x38c3c>
   49cb0:	add	r2, r7, #12
   49cb4:	ldr	r1, [r8, #-44]	; 0xffffffd4
   49cb8:	mov	r0, r9
   49cbc:	bl	55aa8 <fputs@plt+0x446c0>
   49cc0:	b	4a024 <fputs@plt+0x38c3c>
   49cc4:	mov	r1, r8
   49cc8:	ldr	r0, [r1, #-12]!
   49ccc:	ldr	r2, [r9, #508]	; 0x1fc
   49cd0:	ldr	r3, [r9, #512]	; 0x200
   49cd4:	sub	r0, r2, r0
   49cd8:	add	r0, r0, r3
   49cdc:	str	r0, [r1, #4]
   49ce0:	mov	r0, r9
   49ce4:	bl	55e98 <fputs@plt+0x44ab0>
   49ce8:	b	4a024 <fputs@plt+0x38c3c>
   49cec:	mov	r0, r9
   49cf0:	bl	4ac60 <fputs@plt+0x39878>
   49cf4:	ldr	r1, [r7, #12]
   49cf8:	mov	r0, r9
   49cfc:	bl	5618c <fputs@plt+0x44da4>
   49d00:	b	4a024 <fputs@plt+0x38c3c>
   49d04:	mov	r0, r9
   49d08:	mov	r1, #0
   49d0c:	bl	5635c <fputs@plt+0x44f74>
   49d10:	b	4a024 <fputs@plt+0x38c3c>
   49d14:	add	r1, r7, #12
   49d18:	mov	r0, r9
   49d1c:	bl	5635c <fputs@plt+0x44f74>
   49d20:	b	4a024 <fputs@plt+0x38c3c>
   49d24:	ldr	r0, [r8, #-60]	; 0xffffffc4
   49d28:	str	r0, [sp]
   49d2c:	add	r3, r7, #12
   49d30:	sub	r1, r8, #44	; 0x2c
   49d34:	sub	r2, r8, #28
   49d38:	mov	r0, r9
   49d3c:	bl	564fc <fputs@plt+0x45114>
   49d40:	b	4a024 <fputs@plt+0x38c3c>
   49d44:	mov	r0, r9
   49d48:	bl	565f8 <fputs@plt+0x45210>
   49d4c:	b	4a024 <fputs@plt+0x38c3c>
   49d50:	ldr	r3, [r8, #-60]	; 0xffffffc4
   49d54:	ldr	r0, [r8, #-12]
   49d58:	str	r0, [sp]
   49d5c:	sub	r2, r8, #76	; 0x4c
   49d60:	mov	r0, r9
   49d64:	mov	r1, #0
   49d68:	bl	5664c <fputs@plt+0x45264>
   49d6c:	str	r0, [r8, #-76]	; 0xffffffb4
   49d70:	b	4a024 <fputs@plt+0x38c3c>
   49d74:	ldr	r1, [r8, #-108]	; 0xffffff94
   49d78:	ldr	r3, [r8, #-60]	; 0xffffffc4
   49d7c:	ldr	r0, [r8, #-12]
   49d80:	str	r0, [sp]
   49d84:	sub	r2, r8, #76	; 0x4c
   49d88:	mov	r0, r9
   49d8c:	bl	5664c <fputs@plt+0x45264>
   49d90:	str	r0, [r8, #-108]	; 0xffffff94
   49d94:	b	4a024 <fputs@plt+0x38c3c>
   49d98:	ldr	r3, [sp, #40]	; 0x28
   49d9c:	ldr	r0, [sp, #44]	; 0x2c
   49da0:	str	r0, [sp]
   49da4:	mov	r0, r7
   49da8:	mov	r1, r9
   49dac:	mov	r2, #135	; 0x87
   49db0:	bl	4b4c0 <fputs@plt+0x3a0d8>
   49db4:	ldr	r1, [r7]
   49db8:	mov	r0, r9
   49dbc:	bl	51e30 <fputs@plt+0x40a48>
   49dc0:	b	4a024 <fputs@plt+0x38c3c>
   49dc4:	ldr	r1, [r8, #-12]
   49dc8:	ldr	r0, [r9]
   49dcc:	bl	44678 <fputs@plt+0x33290>
   49dd0:	b	4a024 <fputs@plt+0x38c3c>
   49dd4:	ldr	r0, [r9]
   49dd8:	bl	44678 <fputs@plt+0x33290>
   49ddc:	mov	r7, #0
   49de0:	str	r7, [r8, #-28]	; 0xffffffe4
   49de4:	b	4a024 <fputs@plt+0x38c3c>
   49de8:	bl	4e830 <fputs@plt+0x3d448>
   49dec:	ldr	r2, [r8, #-60]	; 0xffffffc4
   49df0:	mov	r0, #0
   49df4:	mov	r1, #1024	; 0x400
   49df8:	str	r0, [sp]
   49dfc:	str	r0, [sp, #4]
   49e00:	str	r0, [sp, #8]
   49e04:	str	r1, [sp, #12]
   49e08:	str	r0, [sp, #16]
   49e0c:	str	r0, [sp, #20]
   49e10:	mov	r0, r9
   49e14:	mov	r1, #0
   49e18:	mov	r3, #0
   49e1c:	bl	4e504 <fputs@plt+0x3d11c>
   49e20:	ldr	r2, [r7, #12]
   49e24:	ldr	r1, [r8, #-92]	; 0xffffffa4
   49e28:	ldr	r3, [r8, #-12]
   49e2c:	sub	r7, r8, #28
   49e30:	str	r7, [sp]
   49e34:	stmib	sp, {r0, r3}
   49e38:	str	r2, [sp, #12]
   49e3c:	mov	r0, r9
   49e40:	mov	r2, #0
   49e44:	mov	r3, #0
   49e48:	bl	4e41c <fputs@plt+0x3d034>
   49e4c:	str	r0, [r8, #-92]	; 0xffffffa4
   49e50:	b	4a024 <fputs@plt+0x38c3c>
   49e54:	ldr	r1, [r8, #-12]
   49e58:	ldr	r0, [r9]
   49e5c:	bl	44810 <fputs@plt+0x33428>
   49e60:	str	r7, [r8, #-12]
   49e64:	b	4a024 <fputs@plt+0x38c3c>
   49e68:	mov	r0, r7
   49e6c:	str	r7, [r8, #-60]	; 0xffffffc4
   49e70:	b	4a024 <fputs@plt+0x38c3c>
   49e74:	ldr	r0, [r9]
   49e78:	ldr	r1, [sp, #36]	; 0x24
   49e7c:	bl	445f8 <fputs@plt+0x33210>
   49e80:	ldr	r1, [r6, #-44]	; 0xffffffd4
   49e84:	mov	r0, r9
   49e88:	mov	r2, r8
   49e8c:	mov	r8, r6
   49e90:	bl	5215c <fputs@plt+0x40d74>
   49e94:	ldr	r0, [r7, #20]
   49e98:	str	r0, [r6, #-52]	; 0xffffffcc
   49e9c:	b	49f08 <fputs@plt+0x38b20>
   49ea0:	ldr	r1, [r8, #-60]	; 0xffffffc4
   49ea4:	ldr	r0, [r9]
   49ea8:	bl	4455c <fputs@plt+0x33174>
   49eac:	ldr	r0, [r8, #-44]	; 0xffffffd4
   49eb0:	movw	r1, #16788	; 0x4194
   49eb4:	movt	r1, #8
   49eb8:	add	r0, r1, r0, lsl #3
   49ebc:	str	r0, [sp]
   49ec0:	mov	r0, r9
   49ec4:	mov	r1, #132	; 0x84
   49ec8:	mov	r2, #0
   49ecc:	mov	r3, #0
   49ed0:	bl	4b430 <fputs@plt+0x3a048>
   49ed4:	str	r0, [r8, #-60]	; 0xffffffc4
   49ed8:	b	4a014 <fputs@plt+0x38c2c>
   49edc:	ldr	r1, [r8, #-12]
   49ee0:	ldr	r0, [r9]
   49ee4:	bl	44678 <fputs@plt+0x33290>
   49ee8:	ldr	r1, [r8, #-44]	; 0xffffffd4
   49eec:	mov	r0, r9
   49ef0:	mov	r2, r6
   49ef4:	bl	5215c <fputs@plt+0x40d74>
   49ef8:	ldr	r0, [r7, #12]
   49efc:	ldr	r1, [r7, #16]
   49f00:	add	r0, r0, r1
   49f04:	str	r0, [r8, #-52]	; 0xffffffcc
   49f08:	movw	r6, #16116	; 0x3ef4
   49f0c:	movt	r6, #8
   49f10:	b	4a024 <fputs@plt+0x38c3c>
   49f14:	ldr	r0, [r9]
   49f18:	ldr	r1, [sp, #28]
   49f1c:	bl	44734 <fputs@plt+0x3334c>
   49f20:	ldr	r8, [sp, #36]	; 0x24
   49f24:	ldr	r1, [r8, #-28]	; 0xffffffe4
   49f28:	mov	r0, r9
   49f2c:	mov	r2, r6
   49f30:	bl	5215c <fputs@plt+0x40d74>
   49f34:	ldr	r0, [sp, #32]
   49f38:	ldr	r0, [r0]
   49f3c:	cmp	r0, #0
   49f40:	beq	49f7c <fputs@plt+0x38b94>
   49f44:	add	r1, r7, #16
   49f48:	b	49f84 <fputs@plt+0x38b9c>
   49f4c:	ldr	r1, [r8, #-28]	; 0xffffffe4
   49f50:	ldr	r0, [r9]
   49f54:	bl	445f8 <fputs@plt+0x33210>
   49f58:	ldr	r1, [r8, #-12]
   49f5c:	ldr	r0, [r9]
   49f60:	bl	4455c <fputs@plt+0x33174>
   49f64:	b	4a024 <fputs@plt+0x38c3c>
   49f68:	ldm	r9, {r0, r1}
   49f6c:	str	r0, [r8]
   49f70:	str	r1, [r8, #4]
   49f74:	ldr	r8, [sp, #36]	; 0x24
   49f78:	b	4a024 <fputs@plt+0x38c3c>
   49f7c:	sub	r1, r8, #8
   49f80:	ldr	r0, [r8, #-12]
   49f84:	movw	r6, #16116	; 0x3ef4
   49f88:	movt	r6, #8
   49f8c:	ldr	r1, [r1]
   49f90:	add	r0, r0, r1
   49f94:	str	r0, [r8, #-36]	; 0xffffffdc
   49f98:	b	4a024 <fputs@plt+0x38c3c>
   49f9c:	mov	r6, r8
   49fa0:	ldr	r2, [r6, #-60]!	; 0xffffffc4
   49fa4:	mov	r0, #0
   49fa8:	str	r0, [sp]
   49fac:	mov	r0, r9
   49fb0:	mov	r1, #75	; 0x4b
   49fb4:	mov	r3, #0
   49fb8:	bl	4b430 <fputs@plt+0x3a048>
   49fbc:	str	r0, [r6]
   49fc0:	cmp	r0, #0
   49fc4:	beq	49ff0 <fputs@plt+0x38c08>
   49fc8:	ldr	r1, [r8, #-12]
   49fcc:	str	r1, [r0, #20]
   49fd0:	ldr	r1, [r8, #-60]	; 0xffffffc4
   49fd4:	mov	r0, r9
   49fd8:	bl	52274 <fputs@plt+0x40e8c>
   49fdc:	b	49ffc <fputs@plt+0x38c14>
   49fe0:	mov	r0, #96	; 0x60
   49fe4:	ldr	r8, [sp, #36]	; 0x24
   49fe8:	str	r0, [r8, #-12]
   49fec:	b	4a024 <fputs@plt+0x38c3c>
   49ff0:	ldr	r1, [r8, #-12]
   49ff4:	ldr	r0, [r9]
   49ff8:	bl	445f8 <fputs@plt+0x33210>
   49ffc:	ldr	r1, [r8, #-44]	; 0xffffffd4
   4a000:	mov	r0, r9
   4a004:	mov	r2, r6
   4a008:	bl	5215c <fputs@plt+0x40d74>
   4a00c:	movw	r6, #16116	; 0x3ef4
   4a010:	movt	r6, #8
   4a014:	ldr	r0, [r7, #12]
   4a018:	ldr	r1, [r7, #16]
   4a01c:	add	r0, r0, r1
   4a020:	str	r0, [r8, #-52]	; 0xffffffcc
   4a024:	ldrb	r5, [r6, r5, lsl #1]
   4a028:	lsl	r0, sl, #4
   4a02c:	ldrh	r0, [r8, -r0]
   4a030:	mov	r1, r5
   4a034:	bl	56780 <fputs@plt+0x45398>
   4a038:	movw	r1, #974	; 0x3ce
   4a03c:	cmp	r0, r1
   4a040:	bgt	4a074 <fputs@plt+0x38c8c>
   4a044:	ldr	r1, [r4]
   4a048:	rsb	r2, sl, #1
   4a04c:	add	r1, r2, r1
   4a050:	str	r1, [r4]
   4a054:	movw	r1, #326	; 0x146
   4a058:	cmp	r0, #440	; 0x1b8
   4a05c:	addge	r0, r0, r1
   4a060:	lsl	r1, r2, #4
   4a064:	strh	r0, [r8, r1]!
   4a068:	strb	r5, [r8, #2]
   4a06c:	sub	sp, fp, #28
   4a070:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a074:	ldr	r0, [r4]
   4a078:	sub	r0, r0, sl
   4a07c:	str	r0, [r4]
   4a080:	mov	r0, r4
   4a084:	bl	567a8 <fputs@plt+0x453c0>
   4a088:	sub	sp, fp, #28
   4a08c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a090:	movw	r1, #26077	; 0x65dd
   4a094:	movt	r1, #8
   4a098:	add	r2, sp, #40	; 0x28
   4a09c:	mov	r0, r9
   4a0a0:	bl	1aa38 <fputs@plt+0x9650>
   4a0a4:	mov	r0, #0
   4a0a8:	str	r0, [r7]
   4a0ac:	ldr	r8, [sp, #36]	; 0x24
   4a0b0:	b	4a024 <fputs@plt+0x38c3c>
   4a0b4:	ldr	r0, [r8, #-60]	; 0xffffffc4
   4a0b8:	str	r0, [r8, #-92]	; 0xffffffa4
   4a0bc:	b	4a024 <fputs@plt+0x38c3c>
   4a0c0:	push	{r4, r5, fp, lr}
   4a0c4:	add	fp, sp, #8
   4a0c8:	sub	sp, sp, #8
   4a0cc:	mov	r4, r0
   4a0d0:	stm	sp, {r1, r2}
   4a0d4:	ldr	r5, [r0, #4]
   4a0d8:	movw	r1, #26077	; 0x65dd
   4a0dc:	movt	r1, #8
   4a0e0:	mov	r2, sp
   4a0e4:	mov	r0, r5
   4a0e8:	bl	1aa38 <fputs@plt+0x9650>
   4a0ec:	str	r5, [r4, #4]
   4a0f0:	sub	sp, fp, #8
   4a0f4:	pop	{r4, r5, fp, pc}
   4a0f8:	sub	r1, r1, #163	; 0xa3
   4a0fc:	cmp	r1, #86	; 0x56
   4a100:	bxhi	lr
   4a104:	ldr	r0, [r0, #4]
   4a108:	add	r3, pc, #0
   4a10c:	ldr	pc, [r3, r1, lsl #2]
   4a110:	andeq	sl, r4, r4, lsl #5
   4a114:	andeq	sl, r4, ip, asr #5
   4a118:	andeq	sl, r4, ip, asr #5
   4a11c:	andeq	sl, r4, ip, asr #5
   4a120:	andeq	sl, r4, ip, asr #5
   4a124:	andeq	sl, r4, ip, asr #5
   4a128:	andeq	sl, r4, ip, asr #5
   4a12c:	andeq	sl, r4, ip, asr #5
   4a130:	andeq	sl, r4, ip, asr #5
   4a134:	andeq	sl, r4, r8, ror r2
   4a138:	andeq	sl, r4, r8, ror r2
   4a13c:	andeq	sl, r4, ip, asr #5
   4a140:	andeq	sl, r4, ip, asr #5
   4a144:	andeq	sl, r4, ip, asr #5
   4a148:	andeq	sl, r4, ip, ror #4
   4a14c:	andeq	sl, r4, ip, asr #5
   4a150:	andeq	sl, r4, ip, asr #5
   4a154:	andeq	sl, r4, ip, asr #5
   4a158:	andeq	sl, r4, ip, asr #5
   4a15c:	andeq	sl, r4, ip, asr #5
   4a160:	andeq	sl, r4, ip, asr #5
   4a164:	andeq	sl, r4, ip, asr #5
   4a168:	andeq	sl, r4, ip, asr #5
   4a16c:	andeq	sl, r4, ip, ror #4
   4a170:	andeq	sl, r4, ip, ror #4
   4a174:	andeq	sl, r4, ip, asr #5
   4a178:	andeq	sl, r4, ip, asr #5
   4a17c:	andeq	sl, r4, ip, asr #5
   4a180:	andeq	sl, r4, ip, asr #5
   4a184:	andeq	sl, r4, ip, asr #5
   4a188:	muleq	r4, r0, r2
   4a18c:	andeq	sl, r4, r4, lsl #5
   4a190:	andeq	sl, r4, r4, lsl #5
   4a194:	andeq	sl, r4, r8, lsr #5
   4a198:	andeq	sl, r4, ip, asr #5
   4a19c:	andeq	sl, r4, ip, asr #5
   4a1a0:	andeq	sl, r4, ip, ror #4
   4a1a4:	muleq	r4, r0, r2
   4a1a8:	andeq	sl, r4, r8, ror r2
   4a1ac:	andeq	sl, r4, ip, ror #4
   4a1b0:	andeq	sl, r4, r8, ror r2
   4a1b4:	andeq	sl, r4, ip, ror #4
   4a1b8:	andeq	sl, r4, ip, asr #5
   4a1bc:	andeq	sl, r4, r4, lsl #5
   4a1c0:	andeq	sl, r4, ip, ror #4
   4a1c4:	andeq	sl, r4, ip, ror #4
   4a1c8:	andeq	sl, r4, ip, ror #4
   4a1cc:	andeq	sl, r4, ip, asr #5
   4a1d0:	muleq	r4, r0, r2
   4a1d4:	muleq	r4, r0, r2
   4a1d8:	andeq	sl, r4, ip, asr #5
   4a1dc:	andeq	sl, r4, ip, asr #5
   4a1e0:	andeq	sl, r4, r8, ror r2
   4a1e4:	muleq	r4, ip, r2
   4a1e8:	muleq	r4, ip, r2
   4a1ec:	andeq	sl, r4, ip, ror #4
   4a1f0:	andeq	sl, r4, ip, asr #5
   4a1f4:	muleq	r4, ip, r2
   4a1f8:	andeq	sl, r4, ip, asr #5
   4a1fc:	andeq	sl, r4, ip, asr #5
   4a200:	andeq	sl, r4, ip, asr #5
   4a204:	andeq	sl, r4, r8, ror r2
   4a208:	andeq	sl, r4, ip, ror #4
   4a20c:	andeq	sl, r4, r8, ror r2
   4a210:	andeq	sl, r4, ip, asr #5
   4a214:	andeq	sl, r4, ip, asr #5
   4a218:	andeq	sl, r4, ip, asr #5
   4a21c:	andeq	sl, r4, ip, asr #5
   4a220:			; <UNDEFINED> instruction: 0x0004a2b4
   4a224:	andeq	sl, r4, ip, asr #5
   4a228:	andeq	sl, r4, r0, asr #5
   4a22c:	andeq	sl, r4, ip, asr #5
   4a230:	andeq	sl, r4, r8, ror r2
   4a234:			; <UNDEFINED> instruction: 0x0004a2b4
   4a238:	andeq	sl, r4, ip, asr #5
   4a23c:	andeq	sl, r4, ip, asr #5
   4a240:	andeq	sl, r4, ip, asr #5
   4a244:	andeq	sl, r4, r8, ror r2
   4a248:	andeq	sl, r4, ip, asr #5
   4a24c:	andeq	sl, r4, ip, asr #5
   4a250:	andeq	sl, r4, ip, asr #5
   4a254:	andeq	sl, r4, ip, asr #5
   4a258:	andeq	sl, r4, ip, asr #5
   4a25c:	andeq	sl, r4, ip, asr #5
   4a260:	andeq	sl, r4, ip, asr #5
   4a264:	andeq	sl, r4, ip, asr #5
   4a268:	andeq	sl, r4, r8, lsr #5
   4a26c:	ldr	r1, [r2]
   4a270:	ldr	r0, [r0]
   4a274:	b	445f8 <fputs@plt+0x33210>
   4a278:	ldr	r1, [r2]
   4a27c:	ldr	r0, [r0]
   4a280:	b	4455c <fputs@plt+0x33174>
   4a284:	ldr	r1, [r2]
   4a288:	ldr	r0, [r0]
   4a28c:	b	44678 <fputs@plt+0x33290>
   4a290:	ldr	r1, [r2]
   4a294:	ldr	r0, [r0]
   4a298:	b	44734 <fputs@plt+0x3334c>
   4a29c:	ldr	r1, [r2]
   4a2a0:	ldr	r0, [r0]
   4a2a4:	b	44880 <fputs@plt+0x33498>
   4a2a8:	ldr	r1, [r2]
   4a2ac:	ldr	r0, [r0]
   4a2b0:	b	44810 <fputs@plt+0x33428>
   4a2b4:	ldr	r1, [r2]
   4a2b8:	ldr	r0, [r0]
   4a2bc:	b	47b2c <fputs@plt+0x36744>
   4a2c0:	ldr	r1, [r2, #4]
   4a2c4:	ldr	r0, [r0]
   4a2c8:	b	44880 <fputs@plt+0x33498>
   4a2cc:	bx	lr
   4a2d0:	push	{r4, r5, fp, lr}
   4a2d4:	add	fp, sp, #8
   4a2d8:	mov	r4, r0
   4a2dc:	ldr	r0, [r0]
   4a2e0:	ldr	r5, [r4, #4]
   4a2e4:	subs	r0, r0, #1
   4a2e8:	str	r0, [r4]
   4a2ec:	blt	4a304 <fputs@plt+0x38f1c>
   4a2f0:	mov	r0, r4
   4a2f4:	bl	4a31c <fputs@plt+0x38f34>
   4a2f8:	ldr	r0, [r4]
   4a2fc:	cmn	r0, #1
   4a300:	bgt	4a2f0 <fputs@plt+0x38f08>
   4a304:	movw	r1, #26019	; 0x65a3
   4a308:	movt	r1, #8
   4a30c:	mov	r0, r5
   4a310:	bl	1aa38 <fputs@plt+0x9650>
   4a314:	str	r5, [r4, #4]
   4a318:	pop	{r4, r5, fp, pc}
   4a31c:	ldr	r1, [r0]
   4a320:	sub	r2, r1, #1
   4a324:	mov	r3, r0
   4a328:	str	r2, [r3], r1, lsl #4
   4a32c:	ldrb	r1, [r3, #10]
   4a330:	add	r2, r3, #12
   4a334:	b	4a0f8 <fputs@plt+0x38d10>
   4a338:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a33c:	add	fp, sp, #28
   4a340:	sub	sp, sp, #12
   4a344:	mov	r4, r0
   4a348:	ldrb	r0, [r0, #18]
   4a34c:	cmp	r0, #0
   4a350:	bne	4a37c <fputs@plt+0x38f94>
   4a354:	ldr	sl, [r4]
   4a358:	ldrb	r0, [sl, #69]	; 0x45
   4a35c:	cmp	r0, #0
   4a360:	bne	4a370 <fputs@plt+0x38f88>
   4a364:	ldr	r0, [r4, #68]	; 0x44
   4a368:	cmp	r0, #0
   4a36c:	beq	4a384 <fputs@plt+0x38f9c>
   4a370:	ldr	r0, [r4, #12]
   4a374:	cmp	r0, #0
   4a378:	beq	4a564 <fputs@plt+0x3917c>
   4a37c:	sub	sp, fp, #28
   4a380:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a384:	mov	r0, r4
   4a388:	bl	567e0 <fputs@plt+0x453f8>
   4a38c:	cmp	r0, #0
   4a390:	beq	4a564 <fputs@plt+0x3917c>
   4a394:	mov	r5, r0
   4a398:	mov	r0, r5
   4a39c:	mov	r1, #61	; 0x3d
   4a3a0:	bl	56844 <fputs@plt+0x4545c>
   4a3a4:	cmp	r0, #0
   4a3a8:	bne	4a398 <fputs@plt+0x38fb0>
   4a3ac:	mov	r0, r5
   4a3b0:	mov	r1, #21
   4a3b4:	bl	56880 <fputs@plt+0x45498>
   4a3b8:	ldrb	r0, [sl, #69]	; 0x45
   4a3bc:	cmp	r0, #0
   4a3c0:	bne	4a544 <fputs@plt+0x3915c>
   4a3c4:	ldr	r0, [r4, #340]	; 0x154
   4a3c8:	cmp	r0, #0
   4a3cc:	bne	4a3dc <fputs@plt+0x38ff4>
   4a3d0:	ldr	r0, [r4, #324]	; 0x144
   4a3d4:	cmp	r0, #0
   4a3d8:	beq	4a544 <fputs@plt+0x3915c>
   4a3dc:	mov	r7, #0
   4a3e0:	mov	r0, r5
   4a3e4:	mov	r1, #0
   4a3e8:	bl	568a8 <fputs@plt+0x454c0>
   4a3ec:	ldr	r0, [sl, #20]
   4a3f0:	cmp	r0, #1
   4a3f4:	blt	4a480 <fputs@plt+0x39098>
   4a3f8:	add	r8, r4, #344	; 0x158
   4a3fc:	mov	r9, #1
   4a400:	b	4a414 <fputs@plt+0x3902c>
   4a404:	ldr	r0, [sl, #20]
   4a408:	add	r7, r7, #1
   4a40c:	cmp	r7, r0
   4a410:	bge	4a480 <fputs@plt+0x39098>
   4a414:	ldr	r0, [r4, #340]	; 0x154
   4a418:	tst	r0, r9, lsl r7
   4a41c:	beq	4a404 <fputs@plt+0x3901c>
   4a420:	lsl	r6, r9, r7
   4a424:	mov	r0, r5
   4a428:	mov	r1, r7
   4a42c:	bl	1ad14 <fputs@plt+0x992c>
   4a430:	ldr	r0, [r8, r7, lsl #2]
   4a434:	ldr	r1, [sl, #16]
   4a438:	add	r1, r1, r7, lsl #4
   4a43c:	ldr	r1, [r1, #12]
   4a440:	ldr	r1, [r1, #4]
   4a444:	ldr	r2, [r4, #336]	; 0x150
   4a448:	stm	sp, {r0, r1}
   4a44c:	ands	r3, r2, r6
   4a450:	movwne	r3, #1
   4a454:	mov	r0, r5
   4a458:	mov	r1, #2
   4a45c:	mov	r2, r7
   4a460:	bl	1abac <fputs@plt+0x97c4>
   4a464:	ldrb	r0, [sl, #149]	; 0x95
   4a468:	cmp	r0, #0
   4a46c:	bne	4a404 <fputs@plt+0x3901c>
   4a470:	mov	r0, r5
   4a474:	mov	r1, #1
   4a478:	bl	1abf0 <fputs@plt+0x9808>
   4a47c:	b	4a404 <fputs@plt+0x3901c>
   4a480:	ldr	r0, [r4, #456]	; 0x1c8
   4a484:	cmp	r0, #1
   4a488:	blt	4a4d4 <fputs@plt+0x390ec>
   4a48c:	mov	r8, #0
   4a490:	mvn	r9, #9
   4a494:	mov	r7, #0
   4a498:	ldr	r0, [r4, #524]	; 0x20c
   4a49c:	ldr	r1, [r0, r7, lsl #2]
   4a4a0:	mov	r0, sl
   4a4a4:	bl	461b8 <fputs@plt+0x34dd0>
   4a4a8:	str	r8, [sp]
   4a4ac:	stmib	sp, {r0, r9}
   4a4b0:	mov	r0, r5
   4a4b4:	mov	r1, #149	; 0x95
   4a4b8:	mov	r2, #0
   4a4bc:	mov	r3, #0
   4a4c0:	bl	568bc <fputs@plt+0x454d4>
   4a4c4:	add	r7, r7, #1
   4a4c8:	ldr	r0, [r4, #456]	; 0x1c8
   4a4cc:	cmp	r7, r0
   4a4d0:	blt	4a498 <fputs@plt+0x390b0>
   4a4d4:	mov	r6, #0
   4a4d8:	str	r6, [r4, #456]	; 0x1c8
   4a4dc:	mov	r0, r4
   4a4e0:	bl	56900 <fputs@plt+0x45518>
   4a4e4:	mov	r0, r4
   4a4e8:	bl	5696c <fputs@plt+0x45584>
   4a4ec:	ldr	r8, [r4, #324]	; 0x144
   4a4f0:	cmp	r8, #0
   4a4f4:	beq	4a538 <fputs@plt+0x39150>
   4a4f8:	strb	r6, [r4, #23]
   4a4fc:	ldr	r0, [r8]
   4a500:	cmp	r0, #1
   4a504:	blt	4a538 <fputs@plt+0x39150>
   4a508:	mov	r7, #0
   4a50c:	mov	r6, #0
   4a510:	ldr	r0, [r8, #4]
   4a514:	ldr	r1, [r0, r7]!
   4a518:	ldr	r2, [r0, #16]
   4a51c:	mov	r0, r4
   4a520:	bl	56a30 <fputs@plt+0x45648>
   4a524:	add	r7, r7, #20
   4a528:	add	r6, r6, #1
   4a52c:	ldr	r0, [r8]
   4a530:	cmp	r6, r0
   4a534:	blt	4a510 <fputs@plt+0x39128>
   4a538:	mov	r0, r5
   4a53c:	mov	r1, #1
   4a540:	bl	56a9c <fputs@plt+0x456b4>
   4a544:	cmp	r5, #0
   4a548:	beq	4a564 <fputs@plt+0x3917c>
   4a54c:	ldr	r0, [r4, #68]	; 0x44
   4a550:	cmp	r0, #0
   4a554:	bne	4a564 <fputs@plt+0x3917c>
   4a558:	ldrb	r0, [sl, #69]	; 0x45
   4a55c:	cmp	r0, #0
   4a560:	beq	4a574 <fputs@plt+0x3918c>
   4a564:	mov	r0, #1
   4a568:	str	r0, [r4, #12]
   4a56c:	sub	sp, fp, #28
   4a570:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a574:	ldr	r0, [r4, #412]	; 0x19c
   4a578:	cmp	r0, #0
   4a57c:	beq	4a590 <fputs@plt+0x391a8>
   4a580:	ldr	r0, [r4, #72]	; 0x48
   4a584:	cmp	r0, #0
   4a588:	moveq	r0, #1
   4a58c:	streq	r0, [r4, #72]	; 0x48
   4a590:	mov	r0, r5
   4a594:	mov	r1, r4
   4a598:	bl	1ae18 <fputs@plt+0x9a30>
   4a59c:	mov	r0, #101	; 0x65
   4a5a0:	b	4a568 <fputs@plt+0x39180>
   4a5a4:	push	{r4, r5, r6, r7, fp, lr}
   4a5a8:	add	fp, sp, #16
   4a5ac:	sub	sp, sp, #8
   4a5b0:	mov	r5, r1
   4a5b4:	mov	r4, r0
   4a5b8:	ldr	r7, [r0]
   4a5bc:	mov	r0, #0
   4a5c0:	str	r0, [sp]
   4a5c4:	movw	r2, #26605	; 0x67ed
   4a5c8:	movt	r2, #8
   4a5cc:	mov	r0, r4
   4a5d0:	mov	r1, #22
   4a5d4:	mov	r3, #0
   4a5d8:	bl	5c38c <fputs@plt+0x4afa4>
   4a5dc:	cmp	r0, #0
   4a5e0:	beq	4a5ec <fputs@plt+0x39204>
   4a5e4:	sub	sp, fp, #16
   4a5e8:	pop	{r4, r5, r6, r7, fp, pc}
   4a5ec:	mov	r0, r4
   4a5f0:	bl	567e0 <fputs@plt+0x453f8>
   4a5f4:	cmp	r0, #0
   4a5f8:	beq	4a5e4 <fputs@plt+0x391fc>
   4a5fc:	mov	r4, r0
   4a600:	cmp	r5, #7
   4a604:	beq	4a654 <fputs@plt+0x3926c>
   4a608:	ldr	r0, [r7, #20]
   4a60c:	cmp	r0, #1
   4a610:	blt	4a654 <fputs@plt+0x3926c>
   4a614:	mov	r6, #1
   4a618:	cmp	r5, #9
   4a61c:	movweq	r6, #2
   4a620:	mov	r5, #0
   4a624:	mov	r0, r4
   4a628:	mov	r1, #2
   4a62c:	mov	r2, r5
   4a630:	mov	r3, r6
   4a634:	bl	5722c <fputs@plt+0x45e44>
   4a638:	mov	r0, r4
   4a63c:	mov	r1, r5
   4a640:	bl	1ad14 <fputs@plt+0x992c>
   4a644:	add	r5, r5, #1
   4a648:	ldr	r0, [r7, #20]
   4a64c:	cmp	r5, r0
   4a650:	blt	4a624 <fputs@plt+0x3923c>
   4a654:	mov	r0, r4
   4a658:	mov	r1, #1
   4a65c:	sub	sp, fp, #16
   4a660:	pop	{r4, r5, r6, r7, fp, lr}
   4a664:	b	56880 <fputs@plt+0x45498>
   4a668:	push	{r4, sl, fp, lr}
   4a66c:	add	fp, sp, #8
   4a670:	sub	sp, sp, #8
   4a674:	mov	r4, r0
   4a678:	mov	r0, #0
   4a67c:	str	r0, [sp]
   4a680:	movw	r2, #26649	; 0x6819
   4a684:	movt	r2, #8
   4a688:	mov	r0, r4
   4a68c:	mov	r1, #22
   4a690:	mov	r3, #0
   4a694:	bl	5c38c <fputs@plt+0x4afa4>
   4a698:	cmp	r0, #0
   4a69c:	beq	4a6a8 <fputs@plt+0x392c0>
   4a6a0:	sub	sp, fp, #8
   4a6a4:	pop	{r4, sl, fp, pc}
   4a6a8:	mov	r0, r4
   4a6ac:	bl	567e0 <fputs@plt+0x453f8>
   4a6b0:	cmp	r0, #0
   4a6b4:	beq	4a6a0 <fputs@plt+0x392b8>
   4a6b8:	mov	r1, #1
   4a6bc:	mov	r2, #1
   4a6c0:	sub	sp, fp, #8
   4a6c4:	pop	{r4, sl, fp, lr}
   4a6c8:	b	587b0 <fputs@plt+0x473c8>
   4a6cc:	push	{r4, sl, fp, lr}
   4a6d0:	add	fp, sp, #8
   4a6d4:	sub	sp, sp, #8
   4a6d8:	mov	r4, r0
   4a6dc:	mov	r0, #0
   4a6e0:	str	r0, [sp]
   4a6e4:	movw	r2, #36976	; 0x9070
   4a6e8:	movt	r2, #8
   4a6ec:	mov	r0, r4
   4a6f0:	mov	r1, #22
   4a6f4:	mov	r3, #0
   4a6f8:	bl	5c38c <fputs@plt+0x4afa4>
   4a6fc:	cmp	r0, #0
   4a700:	beq	4a70c <fputs@plt+0x39324>
   4a704:	sub	sp, fp, #8
   4a708:	pop	{r4, sl, fp, pc}
   4a70c:	mov	r0, r4
   4a710:	bl	567e0 <fputs@plt+0x453f8>
   4a714:	cmp	r0, #0
   4a718:	beq	4a704 <fputs@plt+0x3931c>
   4a71c:	mov	r1, #1
   4a720:	mov	r2, #1
   4a724:	mov	r3, #1
   4a728:	sub	sp, fp, #8
   4a72c:	pop	{r4, sl, fp, lr}
   4a730:	b	5722c <fputs@plt+0x45e44>
   4a734:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4a738:	add	fp, sp, #24
   4a73c:	sub	sp, sp, #16
   4a740:	mov	r4, r1
   4a744:	mov	r6, r0
   4a748:	ldr	r0, [r0]
   4a74c:	mov	r1, r2
   4a750:	bl	5c448 <fputs@plt+0x4b060>
   4a754:	cmp	r0, #0
   4a758:	beq	4a7d8 <fputs@plt+0x393f0>
   4a75c:	mov	r5, r0
   4a760:	mov	r0, r6
   4a764:	bl	567e0 <fputs@plt+0x453f8>
   4a768:	cmp	r0, #0
   4a76c:	beq	4a7a0 <fputs@plt+0x393b8>
   4a770:	mov	r7, r0
   4a774:	mov	r8, #0
   4a778:	str	r8, [sp]
   4a77c:	movw	r0, #16848	; 0x41d0
   4a780:	movt	r0, #8
   4a784:	ldr	r2, [r0, r4, lsl #2]
   4a788:	mov	r0, r6
   4a78c:	mov	r1, #32
   4a790:	mov	r3, r5
   4a794:	bl	5c38c <fputs@plt+0x4afa4>
   4a798:	cmp	r0, #0
   4a79c:	beq	4a7b4 <fputs@plt+0x393cc>
   4a7a0:	ldr	r0, [r6]
   4a7a4:	mov	r1, r5
   4a7a8:	sub	sp, fp, #24
   4a7ac:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   4a7b0:	b	13ddc <fputs@plt+0x29f4>
   4a7b4:	mvn	r0, #0
   4a7b8:	str	r8, [sp]
   4a7bc:	str	r5, [sp, #4]
   4a7c0:	str	r0, [sp, #8]
   4a7c4:	mov	r0, r7
   4a7c8:	mov	r1, #0
   4a7cc:	mov	r2, r4
   4a7d0:	mov	r3, #0
   4a7d4:	bl	568bc <fputs@plt+0x454d4>
   4a7d8:	sub	sp, fp, #24
   4a7dc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4a7e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a7e4:	add	fp, sp, #28
   4a7e8:	sub	sp, sp, #28
   4a7ec:	mov	r6, r3
   4a7f0:	mov	r7, r2
   4a7f4:	mov	r5, r1
   4a7f8:	mov	r4, r0
   4a7fc:	ldr	r9, [r0]
   4a800:	ldrb	r0, [r9, #149]	; 0x95
   4a804:	cmp	r0, #0
   4a808:	beq	4a848 <fputs@plt+0x39460>
   4a80c:	ldr	r0, [r9, #144]	; 0x90
   4a810:	cmp	r0, #1
   4a814:	bne	4a848 <fputs@plt+0x39460>
   4a818:	ldrb	r8, [r9, #148]	; 0x94
   4a81c:	movw	r0, #23149	; 0x5a6d
   4a820:	movt	r0, #8
   4a824:	movw	r1, #23168	; 0x5a80
   4a828:	movt	r1, #8
   4a82c:	cmp	r8, #1
   4a830:	moveq	r1, r0
   4a834:	mov	r0, r9
   4a838:	bl	19540 <fputs@plt+0x8158>
   4a83c:	mov	r7, r0
   4a840:	str	r5, [sp, #24]
   4a844:	b	4a88c <fputs@plt+0x394a4>
   4a848:	add	r3, sp, #24
   4a84c:	mov	r0, r4
   4a850:	mov	r1, r5
   4a854:	mov	r2, r7
   4a858:	bl	5c50c <fputs@plt+0x4b124>
   4a85c:	cmp	r0, #0
   4a860:	bmi	4a910 <fputs@plt+0x39528>
   4a864:	mov	r8, r0
   4a868:	cmp	r6, #0
   4a86c:	cmpne	r8, #1
   4a870:	bne	4a918 <fputs@plt+0x39530>
   4a874:	cmp	r6, #0
   4a878:	movwne	r8, #1
   4a87c:	ldr	r1, [sp, #24]
   4a880:	mov	r0, r9
   4a884:	bl	5c448 <fputs@plt+0x4b060>
   4a888:	mov	r7, r0
   4a88c:	ldr	r0, [sp, #24]
   4a890:	ldr	r1, [r0]
   4a894:	ldr	r0, [r0, #4]
   4a898:	str	r1, [r4, #500]	; 0x1f4
   4a89c:	str	r0, [r4, #504]	; 0x1f8
   4a8a0:	cmp	r7, #0
   4a8a4:	beq	4a910 <fputs@plt+0x39528>
   4a8a8:	mov	r0, r4
   4a8ac:	mov	r1, r7
   4a8b0:	bl	5c58c <fputs@plt+0x4b1a4>
   4a8b4:	cmp	r0, #0
   4a8b8:	bne	4a904 <fputs@plt+0x3951c>
   4a8bc:	ldr	r0, [r9, #16]
   4a8c0:	ldr	r5, [r0, r8, lsl #4]
   4a8c4:	ldrb	r0, [r9, #148]	; 0x94
   4a8c8:	str	r5, [sp]
   4a8cc:	cmp	r0, #1
   4a8d0:	moveq	r6, r0
   4a8d4:	movw	r0, #23149	; 0x5a6d
   4a8d8:	movt	r0, #8
   4a8dc:	movw	r2, #23168	; 0x5a80
   4a8e0:	movt	r2, #8
   4a8e4:	cmp	r6, #1
   4a8e8:	moveq	r2, r0
   4a8ec:	mov	r0, r4
   4a8f0:	mov	r1, #18
   4a8f4:	mov	r3, #0
   4a8f8:	bl	5c38c <fputs@plt+0x4afa4>
   4a8fc:	cmp	r0, #0
   4a900:	beq	4a93c <fputs@plt+0x39554>
   4a904:	mov	r0, r9
   4a908:	mov	r1, r7
   4a90c:	bl	13ddc <fputs@plt+0x29f4>
   4a910:	sub	sp, fp, #28
   4a914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a918:	ldr	r0, [r7, #4]
   4a91c:	cmp	r0, #0
   4a920:	beq	4a874 <fputs@plt+0x3948c>
   4a924:	movw	r1, #26664	; 0x6828
   4a928:	movt	r1, #8
   4a92c:	mov	r0, r4
   4a930:	bl	1aa38 <fputs@plt+0x9650>
   4a934:	sub	sp, fp, #28
   4a938:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a93c:	ldr	sl, [fp, #12]
   4a940:	cmp	sl, #0
   4a944:	beq	4aadc <fputs@plt+0x396f4>
   4a948:	ldrb	r0, [r4, #454]	; 0x1c6
   4a94c:	cmp	r0, #0
   4a950:	beq	4ab10 <fputs@plt+0x39728>
   4a954:	mov	r0, r9
   4a958:	mov	r2, #72	; 0x48
   4a95c:	mov	r3, #0
   4a960:	bl	19774 <fputs@plt+0x838c>
   4a964:	cmp	r0, #0
   4a968:	beq	4ab5c <fputs@plt+0x39774>
   4a96c:	mov	r6, r0
   4a970:	movw	r0, #65535	; 0xffff
   4a974:	strh	r0, [r6, #32]
   4a978:	str	r7, [r6]
   4a97c:	ldr	r0, [r9, #16]
   4a980:	add	r0, r0, r8, lsl #4
   4a984:	ldr	r0, [r0, #12]
   4a988:	movw	r1, #1
   4a98c:	movt	r1, #200	; 0xc8
   4a990:	str	r1, [r6, #36]	; 0x24
   4a994:	str	r0, [r6, #64]	; 0x40
   4a998:	str	r6, [r4, #488]	; 0x1e8
   4a99c:	ldrb	r0, [r4, #18]
   4a9a0:	cmp	r0, #0
   4a9a4:	bne	4a9c8 <fputs@plt+0x395e0>
   4a9a8:	movw	r1, #26764	; 0x688c
   4a9ac:	movt	r1, #8
   4a9b0:	mov	r0, r7
   4a9b4:	bl	113c4 <strcmp@plt>
   4a9b8:	cmp	r0, #0
   4a9bc:	bne	4a9c8 <fputs@plt+0x395e0>
   4a9c0:	ldr	r0, [r6, #64]	; 0x40
   4a9c4:	str	r6, [r0, #72]	; 0x48
   4a9c8:	ldrb	r0, [r9, #149]	; 0x95
   4a9cc:	cmp	r0, #0
   4a9d0:	bne	4a910 <fputs@plt+0x39528>
   4a9d4:	mov	r0, r4
   4a9d8:	bl	567e0 <fputs@plt+0x453f8>
   4a9dc:	cmp	r0, #0
   4a9e0:	beq	4a910 <fputs@plt+0x39528>
   4a9e4:	mov	r7, r0
   4a9e8:	mov	r5, #1
   4a9ec:	mov	r0, r4
   4a9f0:	mov	r1, #1
   4a9f4:	mov	r2, r8
   4a9f8:	bl	5c604 <fputs@plt+0x4b21c>
   4a9fc:	cmp	sl, #0
   4aa00:	movne	r0, r7
   4aa04:	movne	r1, #149	; 0x95
   4aa08:	blne	56880 <fputs@plt+0x45498>
   4aa0c:	ldr	r0, [r4, #76]	; 0x4c
   4aa10:	add	r2, r0, #2
   4aa14:	add	r1, r0, #1
   4aa18:	str	r1, [sp, #20]
   4aa1c:	str	r1, [r4, #392]	; 0x188
   4aa20:	str	r2, [sp, #16]
   4aa24:	str	r2, [r4, #396]	; 0x18c
   4aa28:	add	r6, r0, #3
   4aa2c:	str	r6, [r4, #76]	; 0x4c
   4aa30:	mov	r0, #2
   4aa34:	str	r0, [sp]
   4aa38:	mov	r0, r7
   4aa3c:	mov	r1, #51	; 0x33
   4aa40:	mov	r2, r8
   4aa44:	mov	r3, r6
   4aa48:	bl	46a3c <fputs@plt+0x35654>
   4aa4c:	mov	r0, r7
   4aa50:	mov	r1, r8
   4aa54:	bl	1ad14 <fputs@plt+0x992c>
   4aa58:	mov	r0, r7
   4aa5c:	mov	r1, #45	; 0x2d
   4aa60:	mov	r2, r6
   4aa64:	bl	587b0 <fputs@plt+0x473c8>
   4aa68:	str	r0, [sp, #12]
   4aa6c:	ldr	r0, [r9, #24]
   4aa70:	tst	r0, #32768	; 0x8000
   4aa74:	movweq	r5, #4
   4aa78:	str	r5, [sp]
   4aa7c:	mov	r0, r7
   4aa80:	mov	r1, #52	; 0x34
   4aa84:	mov	r2, r8
   4aa88:	mov	r3, #2
   4aa8c:	bl	46a3c <fputs@plt+0x35654>
   4aa90:	ldrb	r0, [r9, #66]	; 0x42
   4aa94:	str	r0, [sp]
   4aa98:	mov	r0, r7
   4aa9c:	mov	r1, #52	; 0x34
   4aaa0:	mov	r2, r8
   4aaa4:	mov	r3, #5
   4aaa8:	bl	46a3c <fputs@plt+0x35654>
   4aaac:	mov	r0, r7
   4aab0:	ldr	r1, [sp, #12]
   4aab4:	bl	568a8 <fputs@plt+0x454c0>
   4aab8:	ldr	r0, [fp, #8]
   4aabc:	orrs	r0, sl, r0
   4aac0:	beq	4aba4 <fputs@plt+0x397bc>
   4aac4:	mov	r0, r7
   4aac8:	mov	r1, #22
   4aacc:	mov	r2, #0
   4aad0:	ldr	r3, [sp, #16]
   4aad4:	bl	5722c <fputs@plt+0x45e44>
   4aad8:	b	4abbc <fputs@plt+0x397d4>
   4aadc:	str	r5, [sp]
   4aae0:	ldr	r0, [fp, #8]
   4aae4:	add	r0, r6, r0, lsl #1
   4aae8:	movw	r1, #37528	; 0x9298
   4aaec:	movt	r1, #8
   4aaf0:	ldrb	r1, [r1, r0]
   4aaf4:	mov	r0, r4
   4aaf8:	mov	r2, r7
   4aafc:	mov	r3, #0
   4ab00:	bl	5c38c <fputs@plt+0x4afa4>
   4ab04:	cmp	r0, #0
   4ab08:	bne	4a904 <fputs@plt+0x3951c>
   4ab0c:	b	4a948 <fputs@plt+0x39560>
   4ab10:	ldr	r0, [r9, #16]
   4ab14:	ldr	r5, [r0, r8, lsl #4]
   4ab18:	mov	r0, r4
   4ab1c:	bl	46e34 <fputs@plt+0x35a4c>
   4ab20:	cmp	r0, #0
   4ab24:	bne	4a904 <fputs@plt+0x3951c>
   4ab28:	mov	r0, r9
   4ab2c:	mov	r1, r7
   4ab30:	mov	r2, r5
   4ab34:	bl	1f85c <fputs@plt+0xe474>
   4ab38:	cmp	r0, #0
   4ab3c:	beq	4ab74 <fputs@plt+0x3978c>
   4ab40:	ldr	r0, [fp, #16]
   4ab44:	cmp	r0, #0
   4ab48:	beq	4ac48 <fputs@plt+0x39860>
   4ab4c:	mov	r0, r4
   4ab50:	mov	r1, r8
   4ab54:	bl	5bce8 <fputs@plt+0x4a900>
   4ab58:	b	4a904 <fputs@plt+0x3951c>
   4ab5c:	mov	r0, #7
   4ab60:	str	r0, [r4, #12]
   4ab64:	ldr	r0, [r4, #68]	; 0x44
   4ab68:	add	r0, r0, #1
   4ab6c:	str	r0, [r4, #68]	; 0x44
   4ab70:	b	4a904 <fputs@plt+0x3951c>
   4ab74:	mov	r0, r9
   4ab78:	mov	r1, r7
   4ab7c:	mov	r2, r5
   4ab80:	bl	43aec <fputs@plt+0x32704>
   4ab84:	cmp	r0, #0
   4ab88:	beq	4a954 <fputs@plt+0x3956c>
   4ab8c:	movw	r1, #26729	; 0x6869
   4ab90:	movt	r1, #8
   4ab94:	mov	r0, r4
   4ab98:	mov	r2, r7
   4ab9c:	bl	1aa38 <fputs@plt+0x9650>
   4aba0:	b	4a904 <fputs@plt+0x3951c>
   4aba4:	mov	r0, r7
   4aba8:	mov	r1, #122	; 0x7a
   4abac:	mov	r2, r8
   4abb0:	ldr	r3, [sp, #16]
   4abb4:	bl	5722c <fputs@plt+0x45e44>
   4abb8:	str	r0, [r4, #424]	; 0x1a8
   4abbc:	mov	r0, r4
   4abc0:	mov	r1, r8
   4abc4:	bl	5c64c <fputs@plt+0x4b264>
   4abc8:	mov	r4, #0
   4abcc:	mov	r0, r7
   4abd0:	mov	r1, #74	; 0x4a
   4abd4:	mov	r2, #0
   4abd8:	ldr	r5, [sp, #20]
   4abdc:	mov	r3, r5
   4abe0:	bl	5722c <fputs@plt+0x45e44>
   4abe4:	mvn	r0, #1
   4abe8:	movw	r1, #16860	; 0x41dc
   4abec:	movt	r1, #8
   4abf0:	str	r4, [sp]
   4abf4:	str	r1, [sp, #4]
   4abf8:	str	r0, [sp, #8]
   4abfc:	mov	r0, r7
   4ac00:	mov	r1, #27
   4ac04:	mov	r2, #6
   4ac08:	mov	r3, r6
   4ac0c:	bl	568bc <fputs@plt+0x454d4>
   4ac10:	str	r5, [sp]
   4ac14:	mov	r0, r7
   4ac18:	mov	r1, #75	; 0x4b
   4ac1c:	mov	r2, #0
   4ac20:	mov	r3, r6
   4ac24:	bl	46a3c <fputs@plt+0x35654>
   4ac28:	mov	r0, r7
   4ac2c:	mov	r1, #8
   4ac30:	bl	1abf0 <fputs@plt+0x9808>
   4ac34:	mov	r0, r7
   4ac38:	mov	r1, #61	; 0x3d
   4ac3c:	bl	56880 <fputs@plt+0x45498>
   4ac40:	sub	sp, fp, #28
   4ac44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ac48:	ldr	r2, [sp, #24]
   4ac4c:	movw	r1, #26705	; 0x6851
   4ac50:	movt	r1, #8
   4ac54:	mov	r0, r4
   4ac58:	bl	1aa38 <fputs@plt+0x9650>
   4ac5c:	b	4a904 <fputs@plt+0x3951c>
   4ac60:	ldrb	r1, [r0, #24]
   4ac64:	add	r1, r1, #1
   4ac68:	strb	r1, [r0, #24]
   4ac6c:	ldr	r0, [r0]
   4ac70:	ldr	r1, [r0, #256]	; 0x100
   4ac74:	add	r1, r1, #1
   4ac78:	str	r1, [r0, #256]	; 0x100
   4ac7c:	bx	lr
   4ac80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ac84:	add	fp, sp, #28
   4ac88:	sub	sp, sp, #76	; 0x4c
   4ac8c:	mov	sl, r3
   4ac90:	mov	r5, r1
   4ac94:	mov	r4, r0
   4ac98:	ldr	r6, [r0]
   4ac9c:	ldr	r9, [fp, #8]
   4aca0:	str	r2, [sp, #52]	; 0x34
   4aca4:	cmp	r2, #0
   4aca8:	cmpeq	r9, #0
   4acac:	beq	4b160 <fputs@plt+0x39d78>
   4acb0:	ldr	r7, [r4, #488]	; 0x1e8
   4acb4:	cmp	r7, #0
   4acb8:	beq	4b160 <fputs@plt+0x39d78>
   4acbc:	ldrb	r0, [r6, #149]	; 0x95
   4acc0:	cmp	r0, #0
   4acc4:	beq	4ace4 <fputs@plt+0x398fc>
   4acc8:	ldr	r0, [r6, #144]	; 0x90
   4accc:	str	r0, [r7, #28]
   4acd0:	cmp	r0, #1
   4acd4:	bne	4ace4 <fputs@plt+0x398fc>
   4acd8:	ldrb	r0, [r7, #42]	; 0x2a
   4acdc:	orr	r0, r0, #1
   4ace0:	strb	r0, [r7, #42]	; 0x2a
   4ace4:	tst	sl, #32
   4ace8:	beq	4ad44 <fputs@plt+0x3995c>
   4acec:	ldrb	r0, [r7, #42]	; 0x2a
   4acf0:	tst	r0, #8
   4acf4:	bne	4ad18 <fputs@plt+0x39930>
   4acf8:	tst	r0, #4
   4acfc:	bne	4ad30 <fputs@plt+0x39948>
   4ad00:	ldr	r2, [r7]
   4ad04:	movw	r1, #26917	; 0x6925
   4ad08:	movt	r1, #8
   4ad0c:	mov	r0, r4
   4ad10:	bl	1aa38 <fputs@plt+0x9650>
   4ad14:	b	4ad44 <fputs@plt+0x3995c>
   4ad18:	movw	r1, #26867	; 0x68f3
   4ad1c:	movt	r1, #8
   4ad20:	mov	r0, r4
   4ad24:	sub	sp, fp, #28
   4ad28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ad2c:	b	1aa38 <fputs@plt+0x9650>
   4ad30:	orr	r0, r0, #96	; 0x60
   4ad34:	strb	r0, [r7, #42]	; 0x2a
   4ad38:	mov	r0, r4
   4ad3c:	mov	r1, r7
   4ad40:	bl	5c70c <fputs@plt+0x4b324>
   4ad44:	str	r5, [sp, #48]	; 0x30
   4ad48:	ldr	r1, [r7, #64]	; 0x40
   4ad4c:	mov	r0, r6
   4ad50:	bl	1ab5c <fputs@plt+0x9774>
   4ad54:	str	r0, [sp, #44]	; 0x2c
   4ad58:	ldr	r0, [r7, #24]
   4ad5c:	cmp	r0, #0
   4ad60:	beq	4ad7c <fputs@plt+0x39994>
   4ad64:	str	r0, [sp]
   4ad68:	mov	r0, r4
   4ad6c:	mov	r1, r7
   4ad70:	mov	r2, #4
   4ad74:	mov	r3, #0
   4ad78:	bl	5cabc <fputs@plt+0x4b6d4>
   4ad7c:	mov	r0, r7
   4ad80:	bl	5cb68 <fputs@plt+0x4b780>
   4ad84:	ldr	r8, [r7, #8]
   4ad88:	cmp	r8, #0
   4ad8c:	beq	4ada4 <fputs@plt+0x399bc>
   4ad90:	mov	r0, r8
   4ad94:	bl	5cbc4 <fputs@plt+0x4b7dc>
   4ad98:	ldr	r8, [r8, #20]
   4ad9c:	cmp	r8, #0
   4ada0:	bne	4ad90 <fputs@plt+0x399a8>
   4ada4:	ldrb	r0, [r6, #149]	; 0x95
   4ada8:	cmp	r0, #0
   4adac:	ldr	r5, [sp, #48]	; 0x30
   4adb0:	beq	4ade0 <fputs@plt+0x399f8>
   4adb4:	ldr	r1, [r7]
   4adb8:	ldr	r0, [r7, #64]	; 0x40
   4adbc:	add	r0, r0, #8
   4adc0:	mov	r2, r7
   4adc4:	bl	4423c <fputs@plt+0x32e54>
   4adc8:	cmp	r0, #0
   4adcc:	beq	4aff4 <fputs@plt+0x39c0c>
   4add0:	mov	r0, r6
   4add4:	bl	19164 <fputs@plt+0x7d7c>
   4add8:	sub	sp, fp, #28
   4addc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ade0:	mov	r0, r4
   4ade4:	bl	567e0 <fputs@plt+0x453f8>
   4ade8:	cmp	r0, #0
   4adec:	beq	4b160 <fputs@plt+0x39d78>
   4adf0:	mov	r8, r0
   4adf4:	mov	r1, #61	; 0x3d
   4adf8:	mov	r2, #0
   4adfc:	bl	587b0 <fputs@plt+0x473c8>
   4ae00:	ldr	r0, [r7, #12]
   4ae04:	movw	r1, #29614	; 0x73ae
   4ae08:	movt	r1, #8
   4ae0c:	movw	r5, #35351	; 0x8a17
   4ae10:	movt	r5, #8
   4ae14:	cmp	r0, #0
   4ae18:	moveq	r5, r1
   4ae1c:	movw	r0, #26949	; 0x6945
   4ae20:	movt	r0, #8
   4ae24:	movw	r2, #26955	; 0x694b
   4ae28:	movt	r2, #8
   4ae2c:	moveq	r2, r0
   4ae30:	cmp	r9, #0
   4ae34:	str	r8, [sp, #40]	; 0x28
   4ae38:	beq	4b044 <fputs@plt+0x39c5c>
   4ae3c:	str	r5, [sp, #36]	; 0x24
   4ae40:	ldr	r5, [r4, #76]	; 0x4c
   4ae44:	add	r0, r5, #3
   4ae48:	str	r0, [sp, #32]
   4ae4c:	str	r0, [r4, #76]	; 0x4c
   4ae50:	mov	r0, r4
   4ae54:	bl	59c08 <fputs@plt+0x48820>
   4ae58:	ldr	r3, [r4, #396]	; 0x18c
   4ae5c:	ldr	r0, [sp, #44]	; 0x2c
   4ae60:	str	r0, [sp]
   4ae64:	mov	r0, r8
   4ae68:	mov	r1, #55	; 0x37
   4ae6c:	mov	r2, #1
   4ae70:	bl	46a3c <fputs@plt+0x35654>
   4ae74:	mov	r0, r8
   4ae78:	mov	r1, #16
   4ae7c:	bl	1abf0 <fputs@plt+0x9808>
   4ae80:	mov	r0, #2
   4ae84:	str	r0, [r4, #72]	; 0x48
   4ae88:	mov	r0, r8
   4ae8c:	bl	5b7a4 <fputs@plt+0x4a3bc>
   4ae90:	mov	sl, r0
   4ae94:	add	r0, r0, #1
   4ae98:	str	r0, [sp]
   4ae9c:	str	r5, [sp, #28]
   4aea0:	add	r5, r5, #1
   4aea4:	mov	r0, r8
   4aea8:	mov	r1, #16
   4aeac:	mov	r2, r5
   4aeb0:	mov	r3, #0
   4aeb4:	bl	46a3c <fputs@plt+0x35654>
   4aeb8:	sub	r0, fp, #48	; 0x30
   4aebc:	mov	r1, #13
   4aec0:	mov	r2, r5
   4aec4:	bl	5b700 <fputs@plt+0x4a318>
   4aec8:	mov	r0, r4
   4aecc:	mov	r1, r9
   4aed0:	sub	r2, fp, #48	; 0x30
   4aed4:	bl	4cf14 <fputs@plt+0x3bb2c>
   4aed8:	mov	r0, r8
   4aedc:	mov	r1, r5
   4aee0:	bl	5cc44 <fputs@plt+0x4b85c>
   4aee4:	mov	r0, r8
   4aee8:	mov	r1, sl
   4aeec:	bl	568a8 <fputs@plt+0x454c0>
   4aef0:	ldr	r0, [r4, #68]	; 0x44
   4aef4:	cmp	r0, #0
   4aef8:	bne	4b160 <fputs@plt+0x39d78>
   4aefc:	mov	r0, r4
   4af00:	mov	r1, r9
   4af04:	bl	5cc70 <fputs@plt+0x4b888>
   4af08:	cmp	r0, #0
   4af0c:	beq	4b160 <fputs@plt+0x39d78>
   4af10:	mov	r1, r0
   4af14:	ldr	r0, [sp, #28]
   4af18:	add	sl, r0, #2
   4af1c:	ldrh	r0, [r1, #34]	; 0x22
   4af20:	strh	r0, [r7, #34]	; 0x22
   4af24:	ldr	r0, [r1, #4]
   4af28:	str	r0, [r7, #4]
   4af2c:	mov	r0, #0
   4af30:	str	r0, [r1, #4]
   4af34:	strh	r0, [r1, #34]	; 0x22
   4af38:	mov	r0, r6
   4af3c:	bl	13c04 <fputs@plt+0x281c>
   4af40:	ldr	r2, [fp, #-44]	; 0xffffffd4
   4af44:	ldr	r5, [sp, #40]	; 0x28
   4af48:	mov	r0, r5
   4af4c:	mov	r1, #18
   4af50:	bl	587b0 <fputs@plt+0x473c8>
   4af54:	mov	r9, r0
   4af58:	ldr	r2, [fp, #-40]	; 0xffffffd8
   4af5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   4af60:	str	sl, [sp]
   4af64:	mov	r0, r5
   4af68:	mov	r1, #49	; 0x31
   4af6c:	bl	46a3c <fputs@plt+0x35654>
   4af70:	mov	r0, r5
   4af74:	mov	r1, r7
   4af78:	mov	r2, #0
   4af7c:	bl	5cd54 <fputs@plt+0x4b96c>
   4af80:	mov	r0, r5
   4af84:	mov	r1, #74	; 0x4a
   4af88:	mov	r2, #1
   4af8c:	ldr	r8, [sp, #32]
   4af90:	mov	r3, r8
   4af94:	bl	5722c <fputs@plt+0x45e44>
   4af98:	str	r8, [sp]
   4af9c:	mov	r0, r5
   4afa0:	mov	r1, #75	; 0x4b
   4afa4:	mov	r2, #1
   4afa8:	mov	r3, sl
   4afac:	bl	46a3c <fputs@plt+0x35654>
   4afb0:	mov	r0, r5
   4afb4:	mov	r1, r9
   4afb8:	bl	56a9c <fputs@plt+0x456b4>
   4afbc:	mov	r0, r5
   4afc0:	mov	r1, r9
   4afc4:	bl	568a8 <fputs@plt+0x454c0>
   4afc8:	mov	r0, r5
   4afcc:	mov	r1, #61	; 0x3d
   4afd0:	mov	r2, #1
   4afd4:	bl	587b0 <fputs@plt+0x473c8>
   4afd8:	mov	r0, r6
   4afdc:	mov	r1, r7
   4afe0:	bl	5ce68 <fputs@plt+0x4ba80>
   4afe4:	mov	r9, r0
   4afe8:	ldr	r5, [sp, #44]	; 0x2c
   4afec:	ldr	r8, [sp, #36]	; 0x24
   4aff0:	b	4b08c <fputs@plt+0x39ca4>
   4aff4:	mov	r0, #0
   4aff8:	str	r0, [r4, #488]	; 0x1e8
   4affc:	ldr	r0, [r6, #24]
   4b000:	orr	r0, r0, #2
   4b004:	str	r0, [r6, #24]
   4b008:	ldr	r0, [r7, #12]
   4b00c:	cmp	r0, #0
   4b010:	bne	4b160 <fputs@plt+0x39d78>
   4b014:	ldr	r0, [r5]
   4b018:	cmp	r0, #0
   4b01c:	ldr	r0, [sp, #52]	; 0x34
   4b020:	movne	r0, r5
   4b024:	ldr	r1, [r0]
   4b028:	ldr	r0, [r4, #500]	; 0x1f4
   4b02c:	sub	r1, r1, r0
   4b030:	bl	47a84 <fputs@plt+0x3669c>
   4b034:	add	r0, r0, #13
   4b038:	str	r0, [r7, #44]	; 0x2c
   4b03c:	sub	sp, fp, #28
   4b040:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b044:	cmp	sl, #0
   4b048:	ldr	r0, [sp, #52]	; 0x34
   4b04c:	addne	r0, r4, #508	; 0x1fc
   4b050:	ldr	r3, [r0]
   4b054:	ldr	r1, [r4, #500]	; 0x1f4
   4b058:	ldrb	r1, [r3], -r1
   4b05c:	mov	r8, r5
   4b060:	cmp	r1, #59	; 0x3b
   4b064:	ldrne	r0, [r0, #4]
   4b068:	addne	r3, r0, r3
   4b06c:	ldr	r5, [sp, #44]	; 0x2c
   4b070:	ldr	r0, [r4, #500]	; 0x1f4
   4b074:	str	r0, [sp]
   4b078:	movw	r1, #26960	; 0x6950
   4b07c:	movt	r1, #8
   4b080:	mov	r0, r6
   4b084:	bl	1aabc <fputs@plt+0x96d4>
   4b088:	mov	r9, r0
   4b08c:	ldr	r0, [r6, #16]
   4b090:	ldr	r2, [r0, r5, lsl #4]
   4b094:	ldr	r0, [r7]
   4b098:	ldr	r1, [r4, #392]	; 0x188
   4b09c:	ldr	r3, [r4, #396]	; 0x18c
   4b0a0:	str	r8, [sp]
   4b0a4:	str	r0, [sp, #4]
   4b0a8:	add	ip, sp, #8
   4b0ac:	stm	ip, {r0, r3, r9}
   4b0b0:	str	r1, [sp, #20]
   4b0b4:	movw	r0, #23149	; 0x5a6d
   4b0b8:	movt	r0, #8
   4b0bc:	movw	r3, #23168	; 0x5a80
   4b0c0:	movt	r3, #8
   4b0c4:	cmp	r5, #1
   4b0c8:	moveq	r3, r0
   4b0cc:	movw	r1, #26975	; 0x695f
   4b0d0:	movt	r1, #8
   4b0d4:	mov	r0, r4
   4b0d8:	bl	5d06c <fputs@plt+0x4bc84>
   4b0dc:	mov	r0, r6
   4b0e0:	mov	r1, r9
   4b0e4:	bl	13ddc <fputs@plt+0x29f4>
   4b0e8:	mov	r0, r4
   4b0ec:	mov	r1, r5
   4b0f0:	bl	5d16c <fputs@plt+0x4bd84>
   4b0f4:	ldrb	r0, [r7, #42]	; 0x2a
   4b0f8:	tst	r0, #8
   4b0fc:	beq	4b12c <fputs@plt+0x39d44>
   4b100:	ldr	r0, [r6, #16]
   4b104:	add	r1, r0, r5, lsl #4
   4b108:	ldr	r1, [r1, #12]
   4b10c:	ldr	r1, [r1, #72]	; 0x48
   4b110:	cmp	r1, #0
   4b114:	bne	4b12c <fputs@plt+0x39d44>
   4b118:	ldr	r2, [r0, r5, lsl #4]
   4b11c:	movw	r1, #27062	; 0x69b6
   4b120:	movt	r1, #8
   4b124:	mov	r0, r4
   4b128:	bl	5d06c <fputs@plt+0x4bc84>
   4b12c:	ldr	r2, [r7]
   4b130:	movw	r1, #27104	; 0x69e0
   4b134:	movt	r1, #8
   4b138:	mov	r0, r6
   4b13c:	bl	1aabc <fputs@plt+0x96d4>
   4b140:	mov	r2, r0
   4b144:	ldr	r0, [sp, #40]	; 0x28
   4b148:	mov	r1, r5
   4b14c:	bl	5d1b0 <fputs@plt+0x4bdc8>
   4b150:	ldrb	r0, [r6, #149]	; 0x95
   4b154:	cmp	r0, #0
   4b158:	ldr	r5, [sp, #48]	; 0x30
   4b15c:	bne	4adb4 <fputs@plt+0x399cc>
   4b160:	sub	sp, fp, #28
   4b164:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b168:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b16c:	add	fp, sp, #28
   4b170:	sub	sp, sp, #4
   4b174:	ldr	r7, [r0, #488]	; 0x1e8
   4b178:	cmp	r7, #0
   4b17c:	beq	4b330 <fputs@plt+0x39f48>
   4b180:	mov	r5, r1
   4b184:	mov	sl, r0
   4b188:	ldr	r9, [r0]
   4b18c:	ldrsh	r0, [r7, #34]	; 0x22
   4b190:	ldr	r1, [r9, #100]	; 0x64
   4b194:	cmp	r1, r0
   4b198:	ble	4b2cc <fputs@plt+0x39ee4>
   4b19c:	mov	r8, r2
   4b1a0:	ldr	r0, [r2, #4]
   4b1a4:	ldr	r1, [r5, #4]
   4b1a8:	add	r0, r1, r0
   4b1ac:	add	r2, r0, #2
   4b1b0:	mov	r4, #0
   4b1b4:	mov	r0, r9
   4b1b8:	mov	r3, #0
   4b1bc:	bl	1a918 <fputs@plt+0x9530>
   4b1c0:	cmp	r0, #0
   4b1c4:	beq	4b330 <fputs@plt+0x39f48>
   4b1c8:	mov	r6, r0
   4b1cc:	ldm	r5, {r1, r2}
   4b1d0:	bl	11244 <memcpy@plt>
   4b1d4:	ldr	r0, [r5, #4]
   4b1d8:	strb	r4, [r6, r0]
   4b1dc:	mov	r0, r6
   4b1e0:	bl	5c488 <fputs@plt+0x4b0a0>
   4b1e4:	ldrsh	r0, [r7, #34]	; 0x22
   4b1e8:	cmp	r0, #1
   4b1ec:	blt	4b220 <fputs@plt+0x39e38>
   4b1f0:	ldr	r5, [r7, #4]
   4b1f4:	mov	r4, #0
   4b1f8:	ldr	r1, [r5, r4, lsl #4]
   4b1fc:	mov	r0, r6
   4b200:	bl	15b88 <fputs@plt+0x47a0>
   4b204:	cmp	r0, #0
   4b208:	beq	4b2e8 <fputs@plt+0x39f00>
   4b20c:	add	r4, r4, #1
   4b210:	ldrsh	r0, [r7, #34]	; 0x22
   4b214:	cmp	r4, r0
   4b218:	blt	4b1f8 <fputs@plt+0x39e10>
   4b21c:	uxth	r0, r0
   4b220:	sxth	r0, r0
   4b224:	tst	r0, #7
   4b228:	bne	4b250 <fputs@plt+0x39e68>
   4b22c:	mov	r1, #128	; 0x80
   4b230:	add	r2, r1, r0, lsl #4
   4b234:	ldr	r1, [r7, #4]
   4b238:	mov	r0, r9
   4b23c:	mov	r3, #0
   4b240:	bl	20b40 <fputs@plt+0xf758>
   4b244:	cmp	r0, #0
   4b248:	beq	4b2fc <fputs@plt+0x39f14>
   4b24c:	str	r0, [r7, #4]
   4b250:	ldrsh	r9, [r7, #34]	; 0x22
   4b254:	ldr	r4, [r7, #4]
   4b258:	mov	r0, r4
   4b25c:	str	r6, [r0, r9, lsl #4]!
   4b260:	mov	r1, #0
   4b264:	str	r1, [r0, #4]
   4b268:	str	r1, [r0, #8]
   4b26c:	str	r1, [r0, #12]
   4b270:	ldr	r5, [r8, #4]
   4b274:	cmp	r5, #0
   4b278:	beq	4b310 <fputs@plt+0x39f28>
   4b27c:	mov	r0, r6
   4b280:	bl	13690 <fputs@plt+0x22a8>
   4b284:	add	r0, r6, r0
   4b288:	add	r6, r0, #1
   4b28c:	ldr	r1, [r8]
   4b290:	mov	r0, r6
   4b294:	mov	r2, r5
   4b298:	bl	11244 <memcpy@plt>
   4b29c:	ldr	r0, [r8, #4]
   4b2a0:	mov	r1, #0
   4b2a4:	strb	r1, [r6, r0]
   4b2a8:	add	r4, r4, r9, lsl #4
   4b2ac:	add	r1, r4, #14
   4b2b0:	mov	r0, r6
   4b2b4:	bl	58404 <fputs@plt+0x4701c>
   4b2b8:	strb	r0, [r4, #13]
   4b2bc:	ldrb	r0, [r4, #15]
   4b2c0:	orr	r0, r0, #4
   4b2c4:	strb	r0, [r4, #15]
   4b2c8:	b	4b31c <fputs@plt+0x39f34>
   4b2cc:	ldr	r2, [r7]
   4b2d0:	movw	r1, #28754	; 0x7052
   4b2d4:	movt	r1, #8
   4b2d8:	mov	r0, sl
   4b2dc:	sub	sp, fp, #28
   4b2e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b2e4:	b	1aa38 <fputs@plt+0x9650>
   4b2e8:	movw	r1, #28777	; 0x7069
   4b2ec:	movt	r1, #8
   4b2f0:	mov	r0, sl
   4b2f4:	mov	r2, r6
   4b2f8:	bl	1aa38 <fputs@plt+0x9650>
   4b2fc:	mov	r0, r9
   4b300:	mov	r1, r6
   4b304:	sub	sp, fp, #28
   4b308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b30c:	b	13ddc <fputs@plt+0x29f4>
   4b310:	add	r0, r4, r9, lsl #4
   4b314:	movw	r1, #321	; 0x141
   4b318:	strh	r1, [r0, #13]
   4b31c:	ldrh	r0, [r7, #34]	; 0x22
   4b320:	add	r0, r0, #1
   4b324:	strh	r0, [r7, #34]	; 0x22
   4b328:	mov	r0, #0
   4b32c:	str	r0, [sl, #332]	; 0x14c
   4b330:	sub	sp, fp, #28
   4b334:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b338:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4b33c:	add	fp, sp, #24
   4b340:	sub	sp, sp, #48	; 0x30
   4b344:	mov	r5, r1
   4b348:	mov	r6, r0
   4b34c:	ldr	r4, [r0]
   4b350:	ldr	r0, [r0, #488]	; 0x1e8
   4b354:	cmp	r0, #0
   4b358:	beq	4b41c <fputs@plt+0x3a034>
   4b35c:	ldr	r8, [r0, #4]
   4b360:	ldrsh	r7, [r0, #34]	; 0x22
   4b364:	ldrb	r1, [r4, #149]	; 0x95
   4b368:	ldr	r0, [r5]
   4b36c:	bl	61a7c <fputs@plt+0x50694>
   4b370:	sub	r1, r7, #1
   4b374:	cmp	r0, #0
   4b378:	beq	4b408 <fputs@plt+0x3a020>
   4b37c:	add	r8, r8, r1, lsl #4
   4b380:	ldr	r1, [r8, #4]
   4b384:	mov	r0, r4
   4b388:	bl	4455c <fputs@plt+0x33174>
   4b38c:	mov	r7, sp
   4b390:	vmov.i32	q8, #0	; 0x00000000
   4b394:	add	r0, r7, #32
   4b398:	vst1.64	{d16-d17}, [r0]
   4b39c:	add	r0, r7, #16
   4b3a0:	vst1.64	{d16-d17}, [r0]
   4b3a4:	mov	r0, #12
   4b3a8:	mov	r6, r7
   4b3ac:	vst1.64	{d16-d17}, [r6], r0
   4b3b0:	mov	r0, #159	; 0x9f
   4b3b4:	strb	r0, [sp]
   4b3b8:	ldr	r1, [r5, #4]
   4b3bc:	ldr	r0, [r5, #8]
   4b3c0:	sub	r2, r0, r1
   4b3c4:	asr	r3, r2, #31
   4b3c8:	mov	r0, r4
   4b3cc:	bl	46c04 <fputs@plt+0x3581c>
   4b3d0:	str	r0, [sp, #8]
   4b3d4:	ldr	r0, [r5]
   4b3d8:	str	r0, [r6]
   4b3dc:	mov	r0, #4096	; 0x1000
   4b3e0:	str	r0, [sp, #4]
   4b3e4:	mov	r0, r4
   4b3e8:	mov	r1, r7
   4b3ec:	mov	r2, #1
   4b3f0:	bl	5ab94 <fputs@plt+0x497ac>
   4b3f4:	str	r0, [r8, #4]
   4b3f8:	ldr	r1, [sp, #8]
   4b3fc:	mov	r0, r4
   4b400:	bl	13ddc <fputs@plt+0x29f4>
   4b404:	b	4b41c <fputs@plt+0x3a034>
   4b408:	ldr	r2, [r8, r1, lsl #4]
   4b40c:	movw	r1, #28803	; 0x7083
   4b410:	movt	r1, #8
   4b414:	mov	r0, r6
   4b418:	bl	1aa38 <fputs@plt+0x9650>
   4b41c:	ldr	r1, [r5]
   4b420:	mov	r0, r4
   4b424:	bl	4455c <fputs@plt+0x33174>
   4b428:	sub	sp, fp, #24
   4b42c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4b430:	push	{r4, r5, r6, r7, fp, lr}
   4b434:	add	fp, sp, #16
   4b438:	mov	r5, r3
   4b43c:	mov	r6, r2
   4b440:	mov	r4, r0
   4b444:	cmp	r1, #72	; 0x48
   4b448:	bne	4b458 <fputs@plt+0x3a070>
   4b44c:	ldr	r0, [r4, #68]	; 0x44
   4b450:	cmp	r0, #0
   4b454:	beq	4b4a0 <fputs@plt+0x3a0b8>
   4b458:	ldr	r2, [fp, #8]
   4b45c:	ldr	r0, [r4]
   4b460:	uxtb	r1, r1
   4b464:	mov	r3, #1
   4b468:	bl	5d25c <fputs@plt+0x4be74>
   4b46c:	mov	r7, r0
   4b470:	ldr	r0, [r4]
   4b474:	mov	r1, r7
   4b478:	mov	r2, r6
   4b47c:	mov	r3, r5
   4b480:	bl	61114 <fputs@plt+0x4fd2c>
   4b484:	cmp	r7, #0
   4b488:	beq	4b498 <fputs@plt+0x3a0b0>
   4b48c:	ldr	r1, [r7, #24]
   4b490:	mov	r0, r4
   4b494:	bl	5d61c <fputs@plt+0x4c234>
   4b498:	mov	r0, r7
   4b49c:	pop	{r4, r5, r6, r7, fp, pc}
   4b4a0:	ldr	r0, [r4]
   4b4a4:	mov	r1, r6
   4b4a8:	mov	r2, r5
   4b4ac:	bl	60f54 <fputs@plt+0x4fb6c>
   4b4b0:	mov	r7, r0
   4b4b4:	cmp	r7, #0
   4b4b8:	bne	4b48c <fputs@plt+0x3a0a4>
   4b4bc:	b	4b498 <fputs@plt+0x3a0b0>
   4b4c0:	push	{r4, sl, fp, lr}
   4b4c4:	add	fp, sp, #8
   4b4c8:	sub	sp, sp, #16
   4b4cc:	mov	r4, r0
   4b4d0:	str	r3, [sp, #8]
   4b4d4:	ldr	r0, [fp, #8]
   4b4d8:	str	r0, [sp, #12]
   4b4dc:	add	r0, sp, #8
   4b4e0:	str	r0, [sp]
   4b4e4:	mov	r0, r1
   4b4e8:	mov	r1, r2
   4b4ec:	mov	r2, #0
   4b4f0:	mov	r3, #0
   4b4f4:	bl	4b430 <fputs@plt+0x3a048>
   4b4f8:	ldr	r1, [sp, #8]
   4b4fc:	ldr	r2, [sp, #12]
   4b500:	add	r2, r1, r2
   4b504:	stm	r4, {r0, r1, r2}
   4b508:	sub	sp, fp, #8
   4b50c:	pop	{r4, sl, fp, pc}
   4b510:	ldr	r0, [r0, #488]	; 0x1e8
   4b514:	cmp	r0, #0
   4b518:	beq	4b534 <fputs@plt+0x3a14c>
   4b51c:	ldrsh	r2, [r0, #34]	; 0x22
   4b520:	cmp	r2, #1
   4b524:	bxlt	lr
   4b528:	ldr	r0, [r0, #4]
   4b52c:	add	r0, r0, r2, lsl #4
   4b530:	strb	r1, [r0, #-4]
   4b534:	bx	lr
   4b538:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b53c:	add	fp, sp, #28
   4b540:	sub	sp, sp, #52	; 0x34
   4b544:	mov	r5, r1
   4b548:	mov	r4, r0
   4b54c:	ldr	r7, [r0, #488]	; 0x1e8
   4b550:	cmp	r7, #0
   4b554:	beq	4b724 <fputs@plt+0x3a33c>
   4b558:	ldrb	r0, [r4, #454]	; 0x1c6
   4b55c:	cmp	r0, #0
   4b560:	bne	4b724 <fputs@plt+0x3a33c>
   4b564:	ldrb	r0, [r7, #42]	; 0x2a
   4b568:	tst	r0, #4
   4b56c:	bne	4b654 <fputs@plt+0x3a26c>
   4b570:	mov	r6, r3
   4b574:	mov	r9, r2
   4b578:	ldr	sl, [fp, #8]
   4b57c:	orr	r0, r0, #4
   4b580:	strb	r0, [r7, #42]	; 0x2a
   4b584:	cmp	r5, #0
   4b588:	beq	4b68c <fputs@plt+0x3a2a4>
   4b58c:	ldr	r0, [r5]
   4b590:	str	r0, [fp, #-32]	; 0xffffffe0
   4b594:	cmp	r0, #1
   4b598:	blt	4b6c0 <fputs@plt+0x3a2d8>
   4b59c:	str	r4, [sp, #28]
   4b5a0:	str	sl, [sp, #32]
   4b5a4:	str	r6, [sp, #36]	; 0x24
   4b5a8:	str	r9, [sp, #40]	; 0x28
   4b5ac:	mov	r0, #0
   4b5b0:	str	r0, [fp, #-36]	; 0xffffffdc
   4b5b4:	mvn	r8, #0
   4b5b8:	mov	sl, #0
   4b5bc:	ldr	r4, [fp, #-32]	; 0xffffffe0
   4b5c0:	b	4b5d4 <fputs@plt+0x3a1ec>
   4b5c4:	mov	r8, #0
   4b5c8:	add	sl, sl, #1
   4b5cc:	cmp	sl, r4
   4b5d0:	beq	4b66c <fputs@plt+0x3a284>
   4b5d4:	ldr	r0, [r5, #4]
   4b5d8:	add	r1, sl, sl, lsl #2
   4b5dc:	ldr	r0, [r0, r1, lsl #2]
   4b5e0:	bl	5a40c <fputs@plt+0x49024>
   4b5e4:	mov	r6, r0
   4b5e8:	bl	61a88 <fputs@plt+0x506a0>
   4b5ec:	ldrb	r0, [r6]
   4b5f0:	cmp	r0, #27
   4b5f4:	bne	4b5c8 <fputs@plt+0x3a1e0>
   4b5f8:	ldrsh	r0, [r7, #34]	; 0x22
   4b5fc:	cmp	r0, #1
   4b600:	blt	4b5c4 <fputs@plt+0x3a1dc>
   4b604:	ldr	r6, [r6, #8]
   4b608:	ldr	r9, [r7, #4]
   4b60c:	mov	r8, #0
   4b610:	ldr	r1, [r9]
   4b614:	mov	r0, r6
   4b618:	bl	15bb4 <fputs@plt+0x47cc>
   4b61c:	cmp	r0, #0
   4b620:	beq	4b63c <fputs@plt+0x3a254>
   4b624:	add	r9, r9, #16
   4b628:	add	r8, r8, #1
   4b62c:	ldrsh	r0, [r7, #34]	; 0x22
   4b630:	cmp	r8, r0
   4b634:	blt	4b610 <fputs@plt+0x3a228>
   4b638:	b	4b64c <fputs@plt+0x3a264>
   4b63c:	ldrb	r0, [r9, #15]
   4b640:	orr	r0, r0, #1
   4b644:	strb	r0, [r9, #15]
   4b648:	str	r9, [fp, #-36]	; 0xffffffdc
   4b64c:	ldr	r4, [fp, #-32]	; 0xffffffe0
   4b650:	b	4b5c8 <fputs@plt+0x3a1e0>
   4b654:	ldr	r2, [r7]
   4b658:	movw	r1, #28848	; 0x70b0
   4b65c:	movt	r1, #8
   4b660:	mov	r0, r4
   4b664:	bl	1aa38 <fputs@plt+0x9650>
   4b668:	b	4b724 <fputs@plt+0x3a33c>
   4b66c:	sub	r0, r4, #1
   4b670:	clz	r0, r0
   4b674:	lsr	r0, r0, #5
   4b678:	ldr	r9, [sp, #40]	; 0x28
   4b67c:	ldr	r6, [sp, #36]	; 0x24
   4b680:	ldr	sl, [sp, #32]
   4b684:	ldr	r4, [sp, #28]
   4b688:	b	4b6b0 <fputs@plt+0x3a2c8>
   4b68c:	ldr	r0, [r7, #4]
   4b690:	ldrsh	r1, [r7, #34]	; 0x22
   4b694:	sub	r8, r1, #1
   4b698:	add	r1, r0, r8, lsl #4
   4b69c:	ldrb	r0, [r1, #15]
   4b6a0:	orr	r0, r0, #1
   4b6a4:	str	r1, [fp, #-36]	; 0xffffffdc
   4b6a8:	strb	r0, [r1, #15]
   4b6ac:	mov	r0, #1
   4b6b0:	cmp	r0, #0
   4b6b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   4b6b8:	cmpne	r0, #0
   4b6bc:	bne	4b738 <fputs@plt+0x3a350>
   4b6c0:	cmp	r6, #0
   4b6c4:	beq	4b6dc <fputs@plt+0x3a2f4>
   4b6c8:	movw	r1, #28889	; 0x70d9
   4b6cc:	movt	r1, #8
   4b6d0:	mov	r0, r4
   4b6d4:	bl	1aa38 <fputs@plt+0x9650>
   4b6d8:	b	4b724 <fputs@plt+0x3a33c>
   4b6dc:	mov	r0, #0
   4b6e0:	stm	sp, {r5, r9}
   4b6e4:	str	r0, [sp, #8]
   4b6e8:	str	r0, [sp, #12]
   4b6ec:	str	sl, [sp, #16]
   4b6f0:	str	r0, [sp, #20]
   4b6f4:	mov	r0, r4
   4b6f8:	mov	r1, #0
   4b6fc:	mov	r2, #0
   4b700:	mov	r3, #0
   4b704:	bl	4b78c <fputs@plt+0x3a3a4>
   4b708:	cmp	r0, #0
   4b70c:	beq	4b720 <fputs@plt+0x3a338>
   4b710:	ldrb	r1, [r0, #55]	; 0x37
   4b714:	and	r1, r1, #252	; 0xfc
   4b718:	orr	r1, r1, #2
   4b71c:	strb	r1, [r0, #55]	; 0x37
   4b720:	mov	r5, #0
   4b724:	ldr	r0, [r4]
   4b728:	mov	r1, r5
   4b72c:	sub	sp, fp, #28
   4b730:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b734:	b	445f8 <fputs@plt+0x33210>
   4b738:	movw	r1, #61851	; 0xf19b
   4b73c:	movt	r1, #7
   4b740:	bl	1f95c <fputs@plt+0xe574>
   4b744:	movw	r1, #61366	; 0xefb6
   4b748:	movt	r1, #7
   4b74c:	bl	15bb4 <fputs@plt+0x47cc>
   4b750:	cmp	sl, #1
   4b754:	beq	4b6c0 <fputs@plt+0x3a2d8>
   4b758:	cmp	r0, #0
   4b75c:	bne	4b6c0 <fputs@plt+0x3a2d8>
   4b760:	strb	r9, [r7, #43]	; 0x2b
   4b764:	strh	r8, [r7, #32]
   4b768:	ldrb	r0, [r7, #42]	; 0x2a
   4b76c:	orr	r0, r0, r6, lsl #3
   4b770:	strb	r0, [r7, #42]	; 0x2a
   4b774:	cmp	r5, #0
   4b778:	beq	4b720 <fputs@plt+0x3a338>
   4b77c:	ldr	r0, [r5, #4]
   4b780:	ldrb	r0, [r0, #12]
   4b784:	strb	r0, [r4, #452]	; 0x1c4
   4b788:	b	4b724 <fputs@plt+0x3a33c>
   4b78c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b790:	add	fp, sp, #28
   4b794:	sub	sp, sp, #108	; 0x6c
   4b798:	str	r3, [sp, #64]	; 0x40
   4b79c:	mov	r5, r0
   4b7a0:	ldr	r4, [r0]
   4b7a4:	mov	r9, #0
   4b7a8:	str	r9, [fp, #-56]	; 0xffffffc8
   4b7ac:	str	r9, [fp, #-60]	; 0xffffffc4
   4b7b0:	ldrb	r0, [r4, #69]	; 0x45
   4b7b4:	ldr	sl, [fp, #20]
   4b7b8:	ldr	r6, [fp, #8]
   4b7bc:	cmp	r0, #0
   4b7c0:	bne	4ba34 <fputs@plt+0x3a64c>
   4b7c4:	ldrb	r0, [r5, #454]	; 0x1c6
   4b7c8:	mov	r9, #0
   4b7cc:	cmp	r0, #0
   4b7d0:	bne	4ba34 <fputs@plt+0x3a64c>
   4b7d4:	ldr	r0, [r5, #68]	; 0x44
   4b7d8:	mov	r9, #0
   4b7dc:	cmp	r0, #0
   4b7e0:	bgt	4ba34 <fputs@plt+0x3a64c>
   4b7e4:	mov	r7, r2
   4b7e8:	mov	r8, r1
   4b7ec:	mov	r0, r5
   4b7f0:	bl	46e34 <fputs@plt+0x35a4c>
   4b7f4:	mov	r9, #0
   4b7f8:	cmp	r0, #0
   4b7fc:	bne	4ba34 <fputs@plt+0x3a64c>
   4b800:	ldr	r0, [sp, #64]	; 0x40
   4b804:	cmp	r0, #0
   4b808:	beq	4b8fc <fputs@plt+0x3a514>
   4b80c:	sub	r3, fp, #56	; 0x38
   4b810:	mov	r0, r5
   4b814:	mov	r1, r8
   4b818:	mov	r2, r7
   4b81c:	bl	5c50c <fputs@plt+0x4b124>
   4b820:	cmp	r0, #0
   4b824:	bmi	4ba30 <fputs@plt+0x3a648>
   4b828:	mov	r8, r0
   4b82c:	ldrb	r0, [r4, #149]	; 0x95
   4b830:	cmp	r0, #0
   4b834:	bne	4b86c <fputs@plt+0x3a484>
   4b838:	mov	r0, r5
   4b83c:	ldr	r1, [sp, #64]	; 0x40
   4b840:	bl	61aac <fputs@plt+0x506c4>
   4b844:	cmp	r0, #0
   4b848:	beq	4b86c <fputs@plt+0x3a484>
   4b84c:	ldr	r1, [r7, #4]
   4b850:	cmp	r1, #0
   4b854:	bne	4b86c <fputs@plt+0x3a484>
   4b858:	ldr	r0, [r0, #64]	; 0x40
   4b85c:	ldr	r1, [r4, #16]
   4b860:	ldr	r1, [r1, #28]
   4b864:	cmp	r0, r1
   4b868:	movweq	r8, #1
   4b86c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   4b870:	str	r0, [sp]
   4b874:	sub	r7, fp, #52	; 0x34
   4b878:	movw	r3, #30566	; 0x7766
   4b87c:	movt	r3, #8
   4b880:	mov	r0, r7
   4b884:	mov	r1, r5
   4b888:	mov	r2, r8
   4b88c:	bl	61b10 <fputs@plt+0x50728>
   4b890:	mov	r0, r7
   4b894:	ldr	r7, [sp, #64]	; 0x40
   4b898:	mov	r1, r7
   4b89c:	bl	61b4c <fputs@plt+0x50764>
   4b8a0:	add	r2, r7, #8
   4b8a4:	mov	r7, r8
   4b8a8:	mov	r9, #0
   4b8ac:	mov	r0, r5
   4b8b0:	mov	r1, #0
   4b8b4:	bl	606ac <fputs@plt+0x4f2c4>
   4b8b8:	cmp	r0, #0
   4b8bc:	beq	4ba34 <fputs@plt+0x3a64c>
   4b8c0:	mov	r8, r0
   4b8c4:	cmp	r7, #1
   4b8c8:	mov	r9, r7
   4b8cc:	bne	4b91c <fputs@plt+0x3a534>
   4b8d0:	ldr	r0, [r8, #64]	; 0x40
   4b8d4:	ldr	r1, [r4, #16]
   4b8d8:	ldr	r1, [r1, #28]
   4b8dc:	cmp	r1, r0
   4b8e0:	beq	4b91c <fputs@plt+0x3a534>
   4b8e4:	ldr	r2, [r8]
   4b8e8:	movw	r1, #28945	; 0x7111
   4b8ec:	movt	r1, #8
   4b8f0:	mov	r0, r5
   4b8f4:	bl	1aa38 <fputs@plt+0x9650>
   4b8f8:	b	4ba30 <fputs@plt+0x3a648>
   4b8fc:	ldr	r8, [r5, #488]	; 0x1e8
   4b900:	cmp	r8, #0
   4b904:	beq	4ba30 <fputs@plt+0x3a648>
   4b908:	ldr	r1, [r8, #64]	; 0x40
   4b90c:	mov	r0, r4
   4b910:	bl	1ab5c <fputs@plt+0x9774>
   4b914:	mov	r9, r0
   4b918:	b	4b928 <fputs@plt+0x3a540>
   4b91c:	ldrb	r0, [r8, #42]	; 0x2a
   4b920:	tst	r0, #32
   4b924:	bne	4b930 <fputs@plt+0x3a548>
   4b928:	mov	r0, #0
   4b92c:	b	4b938 <fputs@plt+0x3a550>
   4b930:	mov	r0, r8
   4b934:	bl	43f94 <fputs@plt+0x32bac>
   4b938:	str	r0, [sp, #56]	; 0x38
   4b93c:	ldr	r0, [r4, #16]
   4b940:	str	r0, [sp, #60]	; 0x3c
   4b944:	ldr	r7, [r8]
   4b948:	movw	r1, #26817	; 0x68c1
   4b94c:	movt	r1, #8
   4b950:	mov	r0, r7
   4b954:	mov	r2, #7
   4b958:	bl	135f0 <fputs@plt+0x2208>
   4b95c:	cmp	r0, #0
   4b960:	bne	4b970 <fputs@plt+0x3a588>
   4b964:	ldrb	r0, [r4, #149]	; 0x95
   4b968:	cmp	r0, #0
   4b96c:	beq	4ba74 <fputs@plt+0x3a68c>
   4b970:	ldr	r0, [r8, #12]
   4b974:	cmp	r0, #0
   4b978:	beq	4b988 <fputs@plt+0x3a5a0>
   4b97c:	movw	r1, #29033	; 0x7169
   4b980:	movt	r1, #8
   4b984:	b	4ba28 <fputs@plt+0x3a640>
   4b988:	ldrb	r0, [r8, #42]	; 0x2a
   4b98c:	tst	r0, #16
   4b990:	bne	4ba20 <fputs@plt+0x3a638>
   4b994:	ldr	r1, [fp, #-56]	; 0xffffffc8
   4b998:	cmp	r1, #0
   4b99c:	str	r1, [sp, #52]	; 0x34
   4b9a0:	beq	4baa8 <fputs@plt+0x3a6c0>
   4b9a4:	mov	r0, r4
   4b9a8:	bl	5c448 <fputs@plt+0x4b060>
   4b9ac:	cmp	r0, #0
   4b9b0:	beq	4ba30 <fputs@plt+0x3a648>
   4b9b4:	mov	r7, r0
   4b9b8:	str	r9, [sp, #48]	; 0x30
   4b9bc:	mov	r0, r5
   4b9c0:	mov	r1, r7
   4b9c4:	bl	5c58c <fputs@plt+0x4b1a4>
   4b9c8:	mov	r9, #0
   4b9cc:	cmp	r0, #0
   4b9d0:	bne	4ba38 <fputs@plt+0x3a650>
   4b9d4:	ldrb	r0, [r4, #149]	; 0x95
   4b9d8:	cmp	r0, #0
   4b9dc:	beq	4bb84 <fputs@plt+0x3a79c>
   4b9e0:	ldr	r9, [sp, #48]	; 0x30
   4b9e4:	ldr	r0, [sp, #60]	; 0x3c
   4b9e8:	ldr	r2, [r0, r9, lsl #4]
   4b9ec:	mov	r0, r4
   4b9f0:	mov	r1, r7
   4b9f4:	bl	43aec <fputs@plt+0x32704>
   4b9f8:	cmp	r0, #0
   4b9fc:	beq	4bae8 <fputs@plt+0x3a700>
   4ba00:	ldr	r0, [fp, #28]
   4ba04:	cmp	r0, #0
   4ba08:	beq	4bbb8 <fputs@plt+0x3a7d0>
   4ba0c:	mov	r0, r5
   4ba10:	mov	r1, r9
   4ba14:	bl	5bce8 <fputs@plt+0x4a900>
   4ba18:	mov	r9, #0
   4ba1c:	b	4ba38 <fputs@plt+0x3a650>
   4ba20:	movw	r1, #29058	; 0x7182
   4ba24:	movt	r1, #8
   4ba28:	mov	r0, r5
   4ba2c:	bl	1aa38 <fputs@plt+0x9650>
   4ba30:	mov	r9, #0
   4ba34:	mov	r7, #0
   4ba38:	mov	r0, r4
   4ba3c:	mov	r1, sl
   4ba40:	bl	4455c <fputs@plt+0x33174>
   4ba44:	mov	r0, r4
   4ba48:	mov	r1, r6
   4ba4c:	bl	445f8 <fputs@plt+0x33210>
   4ba50:	mov	r0, r4
   4ba54:	ldr	r1, [sp, #64]	; 0x40
   4ba58:	bl	44734 <fputs@plt+0x3334c>
   4ba5c:	mov	r0, r4
   4ba60:	mov	r1, r7
   4ba64:	bl	13ddc <fputs@plt+0x29f4>
   4ba68:	mov	r0, r9
   4ba6c:	sub	sp, fp, #28
   4ba70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ba74:	add	r0, r7, #7
   4ba78:	movw	r1, #28995	; 0x7143
   4ba7c:	movt	r1, #8
   4ba80:	mov	r2, #9
   4ba84:	bl	135f0 <fputs@plt+0x2208>
   4ba88:	cmp	r0, #0
   4ba8c:	beq	4b970 <fputs@plt+0x3a588>
   4ba90:	movw	r1, #29005	; 0x714d
   4ba94:	movt	r1, #8
   4ba98:	mov	r0, r5
   4ba9c:	mov	r2, r7
   4baa0:	bl	1aa38 <fputs@plt+0x9650>
   4baa4:	b	4ba30 <fputs@plt+0x3a648>
   4baa8:	ldr	r0, [r8, #8]
   4baac:	mov	r3, #1
   4bab0:	cmp	r0, #0
   4bab4:	beq	4bac8 <fputs@plt+0x3a6e0>
   4bab8:	add	r3, r3, #1
   4babc:	ldr	r0, [r0, #20]
   4bac0:	cmp	r0, #0
   4bac4:	bne	4bab8 <fputs@plt+0x3a6d0>
   4bac8:	movw	r1, #29150	; 0x71de
   4bacc:	movt	r1, #8
   4bad0:	mov	r0, r4
   4bad4:	mov	r2, r7
   4bad8:	bl	1aabc <fputs@plt+0x96d4>
   4badc:	mov	r7, r0
   4bae0:	cmp	r0, #0
   4bae4:	beq	4ba30 <fputs@plt+0x3a648>
   4bae8:	str	r9, [sp, #48]	; 0x30
   4baec:	str	r8, [sp, #36]	; 0x24
   4baf0:	ldr	r0, [sp, #60]	; 0x3c
   4baf4:	ldr	r8, [r0, r9, lsl #4]
   4baf8:	str	r8, [sp]
   4bafc:	movw	r0, #23149	; 0x5a6d
   4bb00:	movt	r0, #8
   4bb04:	movw	r2, #23168	; 0x5a80
   4bb08:	movt	r2, #8
   4bb0c:	cmp	r9, #1
   4bb10:	moveq	r2, r0
   4bb14:	mov	r9, #0
   4bb18:	mov	r0, r5
   4bb1c:	mov	r1, #18
   4bb20:	str	r2, [sp, #32]
   4bb24:	mov	r3, #0
   4bb28:	bl	5c38c <fputs@plt+0x4afa4>
   4bb2c:	cmp	r0, #0
   4bb30:	bne	4ba38 <fputs@plt+0x3a650>
   4bb34:	ldr	r0, [sp, #36]	; 0x24
   4bb38:	ldr	r3, [r0]
   4bb3c:	str	r8, [sp]
   4bb40:	mov	r1, #1
   4bb44:	ldr	r0, [sp, #48]	; 0x30
   4bb48:	cmp	r0, #1
   4bb4c:	movweq	r1, #3
   4bb50:	mov	r0, r5
   4bb54:	mov	r2, r7
   4bb58:	bl	5c38c <fputs@plt+0x4afa4>
   4bb5c:	cmp	r0, #0
   4bb60:	bne	4ba38 <fputs@plt+0x3a650>
   4bb64:	cmp	r6, #0
   4bb68:	beq	4bbd4 <fputs@plt+0x3a7ec>
   4bb6c:	movw	r2, #30566	; 0x7766
   4bb70:	movt	r2, #8
   4bb74:	mov	r0, r5
   4bb78:	mov	r1, r6
   4bb7c:	bl	4f614 <fputs@plt+0x3e22c>
   4bb80:	b	4bc30 <fputs@plt+0x3a848>
   4bb84:	mov	r9, #0
   4bb88:	mov	r0, r4
   4bb8c:	mov	r1, r7
   4bb90:	mov	r2, #0
   4bb94:	bl	1f85c <fputs@plt+0xe474>
   4bb98:	cmp	r0, #0
   4bb9c:	beq	4b9e0 <fputs@plt+0x3a5f8>
   4bba0:	movw	r1, #29092	; 0x71a4
   4bba4:	movt	r1, #8
   4bba8:	mov	r0, r5
   4bbac:	mov	r2, r7
   4bbb0:	bl	1aa38 <fputs@plt+0x9650>
   4bbb4:	b	4ba38 <fputs@plt+0x3a650>
   4bbb8:	movw	r1, #29126	; 0x71c6
   4bbbc:	movt	r1, #8
   4bbc0:	mov	r0, r5
   4bbc4:	mov	r2, r7
   4bbc8:	bl	1aa38 <fputs@plt+0x9650>
   4bbcc:	mov	r9, #0
   4bbd0:	b	4ba38 <fputs@plt+0x3a650>
   4bbd4:	ldr	r1, [sp, #36]	; 0x24
   4bbd8:	ldrsh	r0, [r1, #34]	; 0x22
   4bbdc:	ldr	r1, [r1, #4]
   4bbe0:	add	r0, r1, r0, lsl #4
   4bbe4:	ldr	r1, [r0, #-16]
   4bbe8:	add	r6, sp, #68	; 0x44
   4bbec:	mov	r0, r6
   4bbf0:	bl	5d23c <fputs@plt+0x4be54>
   4bbf4:	mov	r9, #0
   4bbf8:	mov	r0, r4
   4bbfc:	mov	r1, #27
   4bc00:	mov	r2, r6
   4bc04:	mov	r3, #0
   4bc08:	bl	5d25c <fputs@plt+0x4be74>
   4bc0c:	mov	r2, r0
   4bc10:	mov	r0, r5
   4bc14:	mov	r1, #0
   4bc18:	bl	4e654 <fputs@plt+0x3d26c>
   4bc1c:	cmp	r0, #0
   4bc20:	beq	4bff0 <fputs@plt+0x3ac08>
   4bc24:	mov	r6, r0
   4bc28:	ldr	r1, [fp, #24]
   4bc2c:	bl	4eb48 <fputs@plt+0x3d760>
   4bc30:	ldr	r0, [r6]
   4bc34:	str	r0, [sp, #44]	; 0x2c
   4bc38:	cmp	r0, #1
   4bc3c:	blt	4bc9c <fputs@plt+0x3a8b4>
   4bc40:	ldr	r0, [r6]
   4bc44:	str	r0, [sp, #44]	; 0x2c
   4bc48:	ldr	r9, [r6, #4]
   4bc4c:	mov	r8, #0
   4bc50:	mov	r0, #0
   4bc54:	str	r0, [sp, #40]	; 0x28
   4bc58:	b	4bc70 <fputs@plt+0x3a888>
   4bc5c:	add	r9, r9, #20
   4bc60:	add	r8, r8, #1
   4bc64:	ldr	r0, [sp, #44]	; 0x2c
   4bc68:	cmp	r8, r0
   4bc6c:	bge	4bca4 <fputs@plt+0x3a8bc>
   4bc70:	ldr	r0, [r9]
   4bc74:	ldrb	r1, [r0]
   4bc78:	cmp	r1, #95	; 0x5f
   4bc7c:	bne	4bc5c <fputs@plt+0x3a874>
   4bc80:	ldr	r0, [r0, #8]
   4bc84:	bl	13690 <fputs@plt+0x22a8>
   4bc88:	ldr	r1, [sp, #40]	; 0x28
   4bc8c:	add	r0, r1, r0
   4bc90:	add	r0, r0, #1
   4bc94:	str	r0, [sp, #40]	; 0x28
   4bc98:	b	4bc5c <fputs@plt+0x3a874>
   4bc9c:	mov	r0, #0
   4bca0:	str	r0, [sp, #40]	; 0x28
   4bca4:	mov	r0, r7
   4bca8:	bl	13690 <fputs@plt+0x22a8>
   4bcac:	str	r0, [sp, #28]
   4bcb0:	ldr	r0, [sp, #56]	; 0x38
   4bcb4:	cmp	r0, #0
   4bcb8:	beq	4bcc8 <fputs@plt+0x3a8e0>
   4bcbc:	ldr	r0, [sp, #56]	; 0x38
   4bcc0:	ldrh	r0, [r0, #50]	; 0x32
   4bcc4:	b	4bccc <fputs@plt+0x3a8e4>
   4bcc8:	mov	r0, #1
   4bccc:	ldr	r1, [sp, #44]	; 0x2c
   4bcd0:	add	r0, r0, r1
   4bcd4:	sxth	r1, r0
   4bcd8:	ldr	r0, [sp, #40]	; 0x28
   4bcdc:	ldr	r2, [sp, #28]
   4bce0:	add	r0, r0, r2
   4bce4:	add	r2, r0, #1
   4bce8:	sub	r3, fp, #60	; 0x3c
   4bcec:	mov	r0, r4
   4bcf0:	bl	61c44 <fputs@plt+0x5085c>
   4bcf4:	str	r0, [sp, #44]	; 0x2c
   4bcf8:	ldrb	r0, [r4, #69]	; 0x45
   4bcfc:	cmp	r0, #0
   4bd00:	beq	4bd18 <fputs@plt+0x3a930>
   4bd04:	mov	r9, #0
   4bd08:	ldr	r0, [sp, #44]	; 0x2c
   4bd0c:	cmp	r0, #0
   4bd10:	bne	4c2ac <fputs@plt+0x3aec4>
   4bd14:	b	4ba38 <fputs@plt+0x3a650>
   4bd18:	ldr	r9, [fp, #12]
   4bd1c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   4bd20:	ldr	r8, [sp, #44]	; 0x2c
   4bd24:	str	r0, [r8]
   4bd28:	ldr	r1, [sp, #28]
   4bd2c:	add	r2, r1, #1
   4bd30:	add	r1, r0, r2
   4bd34:	str	r1, [fp, #-60]	; 0xffffffc4
   4bd38:	mov	r1, r7
   4bd3c:	bl	11244 <memcpy@plt>
   4bd40:	strb	r9, [r8, #54]	; 0x36
   4bd44:	ldr	r0, [sp, #36]	; 0x24
   4bd48:	str	r0, [r8, #12]
   4bd4c:	cmp	r9, #0
   4bd50:	mov	r0, r9
   4bd54:	movwne	r0, #1
   4bd58:	ldr	r1, [sp, #52]	; 0x34
   4bd5c:	clz	r1, r1
   4bd60:	lsr	r1, r1, #5
   4bd64:	orr	r0, r1, r0, lsl #3
   4bd68:	ldrb	r1, [r8, #55]	; 0x37
   4bd6c:	and	r1, r1, #244	; 0xf4
   4bd70:	orr	r0, r0, r1
   4bd74:	strb	r0, [r8, #55]	; 0x37
   4bd78:	ldr	r0, [r4, #16]
   4bd7c:	ldr	r1, [sp, #48]	; 0x30
   4bd80:	add	r0, r0, r1, lsl #4
   4bd84:	ldr	r0, [r0, #12]
   4bd88:	str	r0, [r8, #24]
   4bd8c:	ldr	r0, [r6]
   4bd90:	strh	r0, [r8, #50]	; 0x32
   4bd94:	cmp	sl, #0
   4bd98:	beq	4bdc0 <fputs@plt+0x3a9d8>
   4bd9c:	mov	r0, #0
   4bda0:	str	r0, [sp]
   4bda4:	mov	r0, r5
   4bda8:	ldr	r1, [sp, #36]	; 0x24
   4bdac:	mov	r2, #16
   4bdb0:	mov	r3, sl
   4bdb4:	bl	5cabc <fputs@plt+0x4b6d4>
   4bdb8:	ldr	r0, [sp, #44]	; 0x2c
   4bdbc:	str	sl, [r0, #36]	; 0x24
   4bdc0:	ldr	r0, [r6]
   4bdc4:	cmp	r0, #1
   4bdc8:	blt	4bff8 <fputs@plt+0x3ac10>
   4bdcc:	ldr	r0, [sp, #48]	; 0x30
   4bdd0:	ldr	r1, [sp, #60]	; 0x3c
   4bdd4:	add	r0, r1, r0, lsl #4
   4bdd8:	ldr	r0, [r0, #12]
   4bddc:	ldrb	r0, [r0, #76]	; 0x4c
   4bde0:	str	r0, [sp, #40]	; 0x28
   4bde4:	ldr	r9, [r6, #4]
   4bde8:	mov	sl, #0
   4bdec:	movw	r0, #65535	; 0xffff
   4bdf0:	sub	r0, r0, #1
   4bdf4:	str	r0, [sp, #20]
   4bdf8:	mov	r0, #0
   4bdfc:	str	r0, [sp, #60]	; 0x3c
   4be00:	b	4be44 <fputs@plt+0x3aa5c>
   4be04:	ldr	r1, [sp, #44]	; 0x2c
   4be08:	ldr	r0, [r1, #32]
   4be0c:	ldr	r2, [sp, #60]	; 0x3c
   4be10:	str	r8, [r0, r2, lsl #2]
   4be14:	ldrb	r0, [r9, #12]
   4be18:	ldr	r3, [sp, #40]	; 0x28
   4be1c:	cmp	r3, #3
   4be20:	movls	r0, sl
   4be24:	ldr	r1, [r1, #28]
   4be28:	strb	r0, [r1, r2]
   4be2c:	add	r9, r9, #20
   4be30:	add	r2, r2, #1
   4be34:	ldr	r0, [r6]
   4be38:	str	r2, [sp, #60]	; 0x3c
   4be3c:	cmp	r2, r0
   4be40:	bge	4c000 <fputs@plt+0x3ac18>
   4be44:	ldr	r0, [r9]
   4be48:	bl	61a88 <fputs@plt+0x506a0>
   4be4c:	ldr	r3, [r9]
   4be50:	str	sl, [sp]
   4be54:	mov	r0, r5
   4be58:	ldr	r8, [sp, #36]	; 0x24
   4be5c:	mov	r1, r8
   4be60:	mov	r2, #32
   4be64:	bl	5cabc <fputs@plt+0x4b6d4>
   4be68:	ldr	r0, [r5, #68]	; 0x44
   4be6c:	cmp	r0, #0
   4be70:	bne	4c2a8 <fputs@plt+0x3aec0>
   4be74:	ldr	r0, [r9]
   4be78:	bl	5a40c <fputs@plt+0x49024>
   4be7c:	ldrb	r1, [r0]
   4be80:	cmp	r1, #152	; 0x98
   4be84:	bne	4bec0 <fputs@plt+0x3aad8>
   4be88:	ldrsh	r0, [r0, #32]
   4be8c:	cmn	r0, #1
   4be90:	ble	4bf3c <fputs@plt+0x3ab54>
   4be94:	ldr	r1, [sp, #36]	; 0x24
   4be98:	ldr	r1, [r1, #4]
   4be9c:	add	r1, r1, r0, lsl #4
   4bea0:	ldrb	r1, [r1, #12]
   4bea4:	cmp	r1, #0
   4bea8:	bne	4bf44 <fputs@plt+0x3ab5c>
   4beac:	ldr	r2, [sp, #44]	; 0x2c
   4beb0:	ldrb	r1, [r2, #55]	; 0x37
   4beb4:	and	r1, r1, #247	; 0xf7
   4beb8:	strb	r1, [r2, #55]	; 0x37
   4bebc:	b	4bf44 <fputs@plt+0x3ab5c>
   4bec0:	ldr	r0, [r5, #488]	; 0x1e8
   4bec4:	cmp	r8, r0
   4bec8:	beq	4c3c8 <fputs@plt+0x3afe0>
   4becc:	ldr	r0, [sp, #44]	; 0x2c
   4bed0:	ldr	r0, [r0, #40]	; 0x28
   4bed4:	cmp	r0, #0
   4bed8:	bne	4bf10 <fputs@plt+0x3ab28>
   4bedc:	mov	r0, r4
   4bee0:	mov	r1, r6
   4bee4:	mov	r2, #0
   4bee8:	bl	5aff0 <fputs@plt+0x49c08>
   4beec:	ldr	r1, [sp, #44]	; 0x2c
   4bef0:	str	r0, [r1, #40]	; 0x28
   4bef4:	ldrb	r1, [r4, #69]	; 0x45
   4bef8:	cmp	r1, #0
   4befc:	bne	4bf10 <fputs@plt+0x3ab28>
   4bf00:	ldr	r0, [r0, #4]
   4bf04:	ldr	r1, [sp, #60]	; 0x3c
   4bf08:	add	r1, r1, r1, lsl #2
   4bf0c:	add	r9, r0, r1, lsl #2
   4bf10:	ldr	r1, [sp, #44]	; 0x2c
   4bf14:	ldr	r0, [r1, #4]
   4bf18:	ldr	r2, [sp, #60]	; 0x3c
   4bf1c:	add	r0, r0, r2, lsl #1
   4bf20:	ldr	r2, [sp, #20]
   4bf24:	strh	r2, [r0]
   4bf28:	ldrb	r0, [r1, #55]	; 0x37
   4bf2c:	and	r0, r0, #247	; 0xf7
   4bf30:	strb	r0, [r1, #55]	; 0x37
   4bf34:	mvn	r0, #1
   4bf38:	b	4bf58 <fputs@plt+0x3ab70>
   4bf3c:	ldr	r0, [sp, #36]	; 0x24
   4bf40:	ldrsh	r0, [r0, #32]
   4bf44:	ldr	r1, [sp, #44]	; 0x2c
   4bf48:	ldr	r1, [r1, #4]
   4bf4c:	ldr	r2, [sp, #60]	; 0x3c
   4bf50:	add	r1, r1, r2, lsl #1
   4bf54:	strh	r0, [r1]
   4bf58:	ldr	r1, [r9]
   4bf5c:	ldrb	r2, [r1]
   4bf60:	cmp	r2, #95	; 0x5f
   4bf64:	bne	4bf9c <fputs@plt+0x3abb4>
   4bf68:	ldr	r0, [r1, #8]
   4bf6c:	str	r0, [sp, #28]
   4bf70:	bl	13690 <fputs@plt+0x22a8>
   4bf74:	ldr	r8, [fp, #-60]	; 0xffffffc4
   4bf78:	add	r2, r0, #1
   4bf7c:	str	r2, [sp, #24]
   4bf80:	mov	r0, r8
   4bf84:	ldr	r1, [sp, #28]
   4bf88:	bl	11244 <memcpy@plt>
   4bf8c:	ldr	r0, [sp, #24]
   4bf90:	add	r0, r8, r0
   4bf94:	str	r0, [fp, #-60]	; 0xffffffc4
   4bf98:	b	4bfbc <fputs@plt+0x3abd4>
   4bf9c:	cmp	r0, #0
   4bfa0:	bmi	4bfb8 <fputs@plt+0x3abd0>
   4bfa4:	ldr	r1, [sp, #36]	; 0x24
   4bfa8:	ldr	r1, [r1, #4]
   4bfac:	add	r0, r1, r0, lsl #4
   4bfb0:	ldr	r8, [r0, #8]
   4bfb4:	b	4bfbc <fputs@plt+0x3abd4>
   4bfb8:	mov	r8, #0
   4bfbc:	cmp	r8, #0
   4bfc0:	movw	r0, #6505	; 0x1969
   4bfc4:	movt	r0, #8
   4bfc8:	moveq	r8, r0
   4bfcc:	ldrb	r0, [r4, #149]	; 0x95
   4bfd0:	cmp	r0, #0
   4bfd4:	bne	4be04 <fputs@plt+0x3aa1c>
   4bfd8:	mov	r0, r5
   4bfdc:	mov	r1, r8
   4bfe0:	bl	56eb8 <fputs@plt+0x45ad0>
   4bfe4:	cmp	r0, #0
   4bfe8:	bne	4be04 <fputs@plt+0x3aa1c>
   4bfec:	b	4c2a4 <fputs@plt+0x3aebc>
   4bff0:	mov	r6, #0
   4bff4:	b	4ba38 <fputs@plt+0x3a650>
   4bff8:	mov	r0, #0
   4bffc:	str	r0, [sp, #60]	; 0x3c
   4c000:	ldr	r0, [sp, #56]	; 0x38
   4c004:	cmp	r0, #0
   4c008:	beq	4c0c0 <fputs@plt+0x3acd8>
   4c00c:	ldr	r3, [sp, #56]	; 0x38
   4c010:	ldrh	r0, [r3, #50]	; 0x32
   4c014:	cmp	r0, #0
   4c018:	ldr	r8, [sp, #44]	; 0x2c
   4c01c:	beq	4c0e8 <fputs@plt+0x3ad00>
   4c020:	mov	sl, #0
   4c024:	mov	r9, #0
   4c028:	b	4c084 <fputs@plt+0x3ac9c>
   4c02c:	ldr	r0, [sp, #28]
   4c030:	uxth	r0, r0
   4c034:	ldr	r2, [sp, #60]	; 0x3c
   4c038:	ldr	r1, [sp, #40]	; 0x28
   4c03c:	add	r1, r1, r2, lsl #1
   4c040:	strh	r0, [r1]
   4c044:	ldr	r3, [sp, #56]	; 0x38
   4c048:	ldr	r0, [r3, #32]
   4c04c:	ldr	r0, [r0, r9, lsl #2]
   4c050:	ldr	r1, [r8, #32]
   4c054:	str	r0, [r1, r2, lsl #2]
   4c058:	ldr	r0, [r3, #28]
   4c05c:	ldrb	r0, [r0, r9]
   4c060:	ldr	r1, [r8, #28]
   4c064:	strb	r0, [r1, r2]
   4c068:	add	r2, r2, #1
   4c06c:	str	r2, [sp, #60]	; 0x3c
   4c070:	add	sl, sl, #2
   4c074:	add	r9, r9, #1
   4c078:	ldrh	r0, [r3, #50]	; 0x32
   4c07c:	cmp	r9, r0
   4c080:	bcs	4c0e8 <fputs@plt+0x3ad00>
   4c084:	ldr	r0, [r3, #4]
   4c088:	add	r0, r0, sl
   4c08c:	ldrsh	r2, [r0]
   4c090:	ldrh	r1, [r8, #50]	; 0x32
   4c094:	ldr	r0, [r8, #4]
   4c098:	str	r0, [sp, #40]	; 0x28
   4c09c:	str	r2, [sp, #28]
   4c0a0:	bl	5d3bc <fputs@plt+0x4bfd4>
   4c0a4:	cmp	r0, #0
   4c0a8:	beq	4c02c <fputs@plt+0x3ac44>
   4c0ac:	ldrh	r0, [r8, #52]	; 0x34
   4c0b0:	sub	r0, r0, #1
   4c0b4:	strh	r0, [r8, #52]	; 0x34
   4c0b8:	ldr	r3, [sp, #56]	; 0x38
   4c0bc:	b	4c070 <fputs@plt+0x3ac88>
   4c0c0:	ldr	r8, [sp, #44]	; 0x2c
   4c0c4:	ldr	r0, [r8, #4]
   4c0c8:	ldr	r3, [sp, #60]	; 0x3c
   4c0cc:	add	r0, r0, r3, lsl #1
   4c0d0:	mvn	r1, #0
   4c0d4:	strh	r1, [r0]
   4c0d8:	ldr	r0, [r8, #32]
   4c0dc:	movw	r1, #6505	; 0x1969
   4c0e0:	movt	r1, #8
   4c0e4:	str	r1, [r0, r3, lsl #2]
   4c0e8:	mov	r0, r8
   4c0ec:	bl	43e08 <fputs@plt+0x32a20>
   4c0f0:	ldr	r0, [r5, #488]	; 0x1e8
   4c0f4:	cmp	r0, #0
   4c0f8:	bne	4c104 <fputs@plt+0x3ad1c>
   4c0fc:	ldr	r0, [sp, #44]	; 0x2c
   4c100:	bl	5cbc4 <fputs@plt+0x4b7dc>
   4c104:	ldr	r0, [sp, #64]	; 0x40
   4c108:	cmp	r0, #0
   4c10c:	beq	4c1a4 <fputs@plt+0x3adbc>
   4c110:	ldr	r0, [sp, #36]	; 0x24
   4c114:	ldrsh	r0, [r0, #34]	; 0x22
   4c118:	ldr	r1, [sp, #44]	; 0x2c
   4c11c:	ldrh	r1, [r1, #52]	; 0x34
   4c120:	cmp	r1, r0
   4c124:	blt	4c1a4 <fputs@plt+0x3adbc>
   4c128:	ldr	r1, [sp, #44]	; 0x2c
   4c12c:	ldrb	r0, [r1, #55]	; 0x37
   4c130:	str	r0, [sp, #60]	; 0x3c
   4c134:	orr	r0, r0, #32
   4c138:	strb	r0, [r1, #55]	; 0x37
   4c13c:	ldr	r0, [sp, #36]	; 0x24
   4c140:	ldrsh	r0, [r0, #34]	; 0x22
   4c144:	cmp	r0, #1
   4c148:	blt	4c1a4 <fputs@plt+0x3adbc>
   4c14c:	ldr	r0, [sp, #36]	; 0x24
   4c150:	ldrsh	r9, [r0, #32]
   4c154:	mov	sl, #0
   4c158:	mvn	r8, #0
   4c15c:	cmp	r9, sl
   4c160:	bne	4c180 <fputs@plt+0x3ad98>
   4c164:	ldr	r0, [sp, #36]	; 0x24
   4c168:	ldrsh	r0, [r0, #34]	; 0x22
   4c16c:	add	sl, sl, #1
   4c170:	cmp	sl, r0
   4c174:	bge	4c1a4 <fputs@plt+0x3adbc>
   4c178:	cmp	r9, sl
   4c17c:	beq	4c164 <fputs@plt+0x3ad7c>
   4c180:	sxth	r1, sl
   4c184:	ldr	r0, [sp, #44]	; 0x2c
   4c188:	bl	59e58 <fputs@plt+0x48a70>
   4c18c:	cmp	r0, r8
   4c190:	bgt	4c164 <fputs@plt+0x3ad7c>
   4c194:	ldr	r0, [sp, #60]	; 0x3c
   4c198:	and	r0, r0, #223	; 0xdf
   4c19c:	ldr	r1, [sp, #44]	; 0x2c
   4c1a0:	strb	r0, [r1, #55]	; 0x37
   4c1a4:	ldr	r0, [r5, #488]	; 0x1e8
   4c1a8:	ldr	r1, [sp, #36]	; 0x24
   4c1ac:	cmp	r1, r0
   4c1b0:	bne	4c274 <fputs@plt+0x3ae8c>
   4c1b4:	ldr	r0, [sp, #36]	; 0x24
   4c1b8:	ldr	r9, [r0, #8]
   4c1bc:	cmp	r9, #0
   4c1c0:	beq	4c274 <fputs@plt+0x3ae8c>
   4c1c4:	ldr	r0, [sp, #44]	; 0x2c
   4c1c8:	ldrh	r0, [r0, #50]	; 0x32
   4c1cc:	str	r0, [sp, #40]	; 0x28
   4c1d0:	b	4c1f0 <fputs@plt+0x3ae08>
   4c1d4:	mov	r8, #0
   4c1d8:	ldr	r0, [sp, #56]	; 0x38
   4c1dc:	cmp	r8, r0
   4c1e0:	beq	4c3e0 <fputs@plt+0x3aff8>
   4c1e4:	ldr	r9, [r9, #20]
   4c1e8:	cmp	r9, #0
   4c1ec:	beq	4c274 <fputs@plt+0x3ae8c>
   4c1f0:	ldrh	r1, [r9, #50]	; 0x32
   4c1f4:	ldr	r0, [sp, #40]	; 0x28
   4c1f8:	str	r1, [sp, #56]	; 0x38
   4c1fc:	cmp	r1, r0
   4c200:	bne	4c1e4 <fputs@plt+0x3adfc>
   4c204:	ldr	r0, [sp, #56]	; 0x38
   4c208:	cmp	r0, #0
   4c20c:	beq	4c1d4 <fputs@plt+0x3adec>
   4c210:	ldr	r2, [sp, #44]	; 0x2c
   4c214:	ldr	r1, [r2, #4]
   4c218:	ldr	sl, [r9, #4]
   4c21c:	mov	r8, #0
   4c220:	str	r1, [sp, #60]	; 0x3c
   4c224:	ldrh	r0, [r1]
   4c228:	ldrh	r1, [sl]
   4c22c:	cmp	r1, r0
   4c230:	bne	4c1d8 <fputs@plt+0x3adf0>
   4c234:	ldr	r0, [r2, #32]
   4c238:	ldr	r1, [r0, r8, lsl #2]
   4c23c:	ldr	r0, [r9, #32]
   4c240:	ldr	r0, [r0, r8, lsl #2]
   4c244:	bl	15bb4 <fputs@plt+0x47cc>
   4c248:	cmp	r0, #0
   4c24c:	bne	4c1d8 <fputs@plt+0x3adf0>
   4c250:	add	sl, sl, #2
   4c254:	ldr	r1, [sp, #60]	; 0x3c
   4c258:	add	r1, r1, #2
   4c25c:	add	r8, r8, #1
   4c260:	ldr	r0, [sp, #56]	; 0x38
   4c264:	cmp	r0, r8
   4c268:	ldr	r2, [sp, #44]	; 0x2c
   4c26c:	bne	4c220 <fputs@plt+0x3ae38>
   4c270:	b	4c1d8 <fputs@plt+0x3adf0>
   4c274:	ldrb	r0, [r4, #149]	; 0x95
   4c278:	cmp	r0, #0
   4c27c:	beq	4c2bc <fputs@plt+0x3aed4>
   4c280:	ldr	r2, [sp, #44]	; 0x2c
   4c284:	ldr	r1, [r2]
   4c288:	ldr	r0, [r2, #24]
   4c28c:	add	r0, r0, #24
   4c290:	bl	4423c <fputs@plt+0x32e54>
   4c294:	cmp	r0, #0
   4c298:	beq	4c3a0 <fputs@plt+0x3afb8>
   4c29c:	mov	r0, r4
   4c2a0:	bl	19164 <fputs@plt+0x7d7c>
   4c2a4:	mov	sl, #0
   4c2a8:	mov	r9, #0
   4c2ac:	mov	r0, r4
   4c2b0:	ldr	r1, [sp, #44]	; 0x2c
   4c2b4:	bl	44504 <fputs@plt+0x3311c>
   4c2b8:	b	4ba38 <fputs@plt+0x3a650>
   4c2bc:	ldr	r0, [sp, #64]	; 0x40
   4c2c0:	cmp	r0, #0
   4c2c4:	bne	4c2d8 <fputs@plt+0x3aef0>
   4c2c8:	ldr	r0, [sp, #36]	; 0x24
   4c2cc:	ldrb	r0, [r0, #42]	; 0x2a
   4c2d0:	ands	r0, r0, #32
   4c2d4:	bne	4c510 <fputs@plt+0x3b128>
   4c2d8:	ldr	r0, [r5, #76]	; 0x4c
   4c2dc:	add	sl, r0, #1
   4c2e0:	str	sl, [r5, #76]	; 0x4c
   4c2e4:	mov	r0, r5
   4c2e8:	bl	567e0 <fputs@plt+0x453f8>
   4c2ec:	cmp	r0, #0
   4c2f0:	beq	4c3d8 <fputs@plt+0x3aff0>
   4c2f4:	mov	r9, r0
   4c2f8:	mov	r0, r5
   4c2fc:	mov	r1, #1
   4c300:	ldr	r8, [sp, #48]	; 0x30
   4c304:	mov	r2, r8
   4c308:	bl	5c604 <fputs@plt+0x4b21c>
   4c30c:	mov	r0, r9
   4c310:	mov	r1, #160	; 0xa0
   4c314:	bl	56880 <fputs@plt+0x45498>
   4c318:	ldr	r1, [sp, #44]	; 0x2c
   4c31c:	str	r0, [r1, #44]	; 0x2c
   4c320:	mov	r0, r9
   4c324:	mov	r1, #121	; 0x79
   4c328:	mov	r2, r8
   4c32c:	mov	r3, sl
   4c330:	bl	5722c <fputs@plt+0x45e44>
   4c334:	ldr	r0, [fp, #16]
   4c338:	cmp	r0, #0
   4c33c:	beq	4c434 <fputs@plt+0x3b04c>
   4c340:	ldr	r0, [sp, #52]	; 0x34
   4c344:	ldr	r0, [r0]
   4c348:	ldr	r1, [r5, #508]	; 0x1fc
   4c34c:	ldr	r2, [r5, #512]	; 0x200
   4c350:	sub	r1, r1, r0
   4c354:	add	r3, r1, r2
   4c358:	sub	r1, r3, #1
   4c35c:	ldrb	r2, [r0, r1]
   4c360:	str	r0, [sp]
   4c364:	cmp	r2, #59	; 0x3b
   4c368:	moveq	r3, r1
   4c36c:	movw	r0, #61851	; 0xf19b
   4c370:	movt	r0, #7
   4c374:	movw	r2, #29296	; 0x7270
   4c378:	movt	r2, #8
   4c37c:	ldr	r1, [fp, #12]
   4c380:	cmp	r1, #0
   4c384:	moveq	r2, r0
   4c388:	movw	r1, #29276	; 0x725c
   4c38c:	movt	r1, #8
   4c390:	mov	r0, r4
   4c394:	bl	1aabc <fputs@plt+0x96d4>
   4c398:	mov	r8, r0
   4c39c:	b	4c438 <fputs@plt+0x3b050>
   4c3a0:	ldr	r0, [r4, #24]
   4c3a4:	orr	r0, r0, #2
   4c3a8:	str	r0, [r4, #24]
   4c3ac:	ldr	r0, [sp, #64]	; 0x40
   4c3b0:	cmp	r0, #0
   4c3b4:	beq	4c510 <fputs@plt+0x3b128>
   4c3b8:	ldr	r0, [r4, #144]	; 0x90
   4c3bc:	ldr	r1, [sp, #44]	; 0x2c
   4c3c0:	str	r0, [r1, #44]	; 0x2c
   4c3c4:	b	4c4f0 <fputs@plt+0x3b108>
   4c3c8:	movw	r1, #29173	; 0x71f5
   4c3cc:	movt	r1, #8
   4c3d0:	mov	r0, r5
   4c3d4:	bl	1aa38 <fputs@plt+0x9650>
   4c3d8:	mov	sl, #0
   4c3dc:	b	4bd04 <fputs@plt+0x3a91c>
   4c3e0:	ldr	r0, [sp, #44]	; 0x2c
   4c3e4:	ldrb	r0, [r0, #54]	; 0x36
   4c3e8:	ldrb	r1, [r9, #54]	; 0x36
   4c3ec:	mov	sl, #0
   4c3f0:	cmp	r1, r0
   4c3f4:	beq	4c2ac <fputs@plt+0x3aec4>
   4c3f8:	cmp	r1, #10
   4c3fc:	cmpne	r0, #10
   4c400:	beq	4c418 <fputs@plt+0x3b030>
   4c404:	movw	r1, #29234	; 0x7232
   4c408:	movt	r1, #8
   4c40c:	mov	r0, r5
   4c410:	mov	r2, #0
   4c414:	bl	1aa38 <fputs@plt+0x9650>
   4c418:	ldrb	r0, [r9, #54]	; 0x36
   4c41c:	cmp	r0, #10
   4c420:	bne	4c2ac <fputs@plt+0x3aec4>
   4c424:	ldr	r0, [sp, #44]	; 0x2c
   4c428:	ldrb	r0, [r0, #54]	; 0x36
   4c42c:	strb	r0, [r9, #54]	; 0x36
   4c430:	b	4c2ac <fputs@plt+0x3aec4>
   4c434:	mov	r8, #0
   4c438:	ldr	r0, [r4, #16]
   4c43c:	ldr	r1, [sp, #48]	; 0x30
   4c440:	ldr	r2, [r0, r1, lsl #4]
   4c444:	ldr	r0, [sp, #44]	; 0x2c
   4c448:	ldr	r0, [r0]
   4c44c:	ldr	r1, [sp, #36]	; 0x24
   4c450:	ldr	r1, [r1]
   4c454:	stm	sp, {r0, r1, sl}
   4c458:	str	r8, [sp, #12]
   4c45c:	movw	r1, #29304	; 0x7278
   4c460:	movt	r1, #8
   4c464:	mov	r0, r5
   4c468:	ldr	r3, [sp, #32]
   4c46c:	bl	5d06c <fputs@plt+0x4bc84>
   4c470:	mov	r0, r4
   4c474:	mov	r1, r8
   4c478:	bl	13ddc <fputs@plt+0x29f4>
   4c47c:	ldr	r0, [sp, #64]	; 0x40
   4c480:	cmp	r0, #0
   4c484:	beq	4c4e0 <fputs@plt+0x3b0f8>
   4c488:	mov	r0, r5
   4c48c:	ldr	r8, [sp, #44]	; 0x2c
   4c490:	mov	r1, r8
   4c494:	mov	r2, sl
   4c498:	bl	61cd0 <fputs@plt+0x508e8>
   4c49c:	mov	r0, r5
   4c4a0:	ldr	r5, [sp, #48]	; 0x30
   4c4a4:	mov	r1, r5
   4c4a8:	bl	5d16c <fputs@plt+0x4bd84>
   4c4ac:	ldr	r2, [r8]
   4c4b0:	movw	r1, #29352	; 0x72a8
   4c4b4:	movt	r1, #8
   4c4b8:	mov	r0, r4
   4c4bc:	bl	1aabc <fputs@plt+0x96d4>
   4c4c0:	mov	r2, r0
   4c4c4:	mov	r0, r9
   4c4c8:	mov	r1, r5
   4c4cc:	bl	5d1b0 <fputs@plt+0x4bdc8>
   4c4d0:	mov	r0, r9
   4c4d4:	mov	r1, #147	; 0x93
   4c4d8:	mov	r2, #0
   4c4dc:	bl	587b0 <fputs@plt+0x473c8>
   4c4e0:	ldr	r0, [sp, #44]	; 0x2c
   4c4e4:	ldr	r1, [r0, #44]	; 0x2c
   4c4e8:	mov	r0, r9
   4c4ec:	bl	568a8 <fputs@plt+0x454c0>
   4c4f0:	ldr	r0, [sp, #64]	; 0x40
   4c4f4:	cmp	r0, #0
   4c4f8:	beq	4c510 <fputs@plt+0x3b128>
   4c4fc:	ldrb	r0, [r4, #149]	; 0x95
   4c500:	mov	sl, #0
   4c504:	cmp	r0, #0
   4c508:	mov	r9, #0
   4c50c:	beq	4c2ac <fputs@plt+0x3aec4>
   4c510:	ldr	r0, [fp, #12]
   4c514:	cmp	r0, #5
   4c518:	bne	4c538 <fputs@plt+0x3b150>
   4c51c:	ldr	r0, [sp, #36]	; 0x24
   4c520:	ldr	r0, [r0, #8]
   4c524:	cmp	r0, #0
   4c528:	beq	4c538 <fputs@plt+0x3b150>
   4c52c:	ldrb	r1, [r0, #54]	; 0x36
   4c530:	cmp	r1, #5
   4c534:	bne	4c554 <fputs@plt+0x3b16c>
   4c538:	ldr	r1, [sp, #36]	; 0x24
   4c53c:	ldr	r0, [r1, #8]
   4c540:	ldr	r9, [sp, #44]	; 0x2c
   4c544:	str	r0, [r9, #20]
   4c548:	str	r9, [r1, #8]
   4c54c:	mov	sl, #0
   4c550:	b	4ba38 <fputs@plt+0x3a650>
   4c554:	mov	r1, r0
   4c558:	ldr	r0, [r0, #20]
   4c55c:	cmp	r0, #0
   4c560:	ldrbne	r2, [r0, #54]	; 0x36
   4c564:	cmpne	r2, #5
   4c568:	bne	4c554 <fputs@plt+0x3b16c>
   4c56c:	ldr	r9, [sp, #44]	; 0x2c
   4c570:	str	r0, [r9, #20]
   4c574:	str	r9, [r1, #20]
   4c578:	b	4c54c <fputs@plt+0x3b164>
   4c57c:	push	{r4, r5, r6, r7, fp, lr}
   4c580:	add	fp, sp, #16
   4c584:	mov	r5, r1
   4c588:	ldr	r6, [r0]
   4c58c:	ldr	r7, [r0, #488]	; 0x1e8
   4c590:	cmp	r7, #0
   4c594:	beq	4c5c4 <fputs@plt+0x3b1dc>
   4c598:	mov	r4, r0
   4c59c:	ldrb	r0, [r0, #454]	; 0x1c6
   4c5a0:	cmp	r0, #0
   4c5a4:	bne	4c5c4 <fputs@plt+0x3b1dc>
   4c5a8:	ldrb	r0, [r6, #148]	; 0x94
   4c5ac:	ldr	r1, [r6, #16]
   4c5b0:	add	r0, r1, r0, lsl #4
   4c5b4:	ldr	r0, [r0, #4]
   4c5b8:	bl	205f4 <fputs@plt+0xf20c>
   4c5bc:	cmp	r0, #0
   4c5c0:	beq	4c5d4 <fputs@plt+0x3b1ec>
   4c5c4:	mov	r0, r6
   4c5c8:	mov	r1, r5
   4c5cc:	pop	{r4, r5, r6, r7, fp, lr}
   4c5d0:	b	4455c <fputs@plt+0x33174>
   4c5d4:	ldr	r1, [r7, #24]
   4c5d8:	mov	r0, r4
   4c5dc:	mov	r2, r5
   4c5e0:	bl	4e654 <fputs@plt+0x3d26c>
   4c5e4:	mov	r1, r0
   4c5e8:	str	r0, [r7, #24]
   4c5ec:	ldr	r0, [r4, #332]	; 0x14c
   4c5f0:	cmp	r0, #0
   4c5f4:	beq	4c60c <fputs@plt+0x3b224>
   4c5f8:	add	r2, r4, #328	; 0x148
   4c5fc:	mov	r0, r4
   4c600:	mov	r3, #1
   4c604:	pop	{r4, r5, r6, r7, fp, lr}
   4c608:	b	4e740 <fputs@plt+0x3d358>
   4c60c:	pop	{r4, r5, r6, r7, fp, pc}
   4c610:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c614:	add	fp, sp, #28
   4c618:	sub	sp, sp, #44	; 0x2c
   4c61c:	mov	r6, r3
   4c620:	mov	r8, r1
   4c624:	ldr	r5, [r0]
   4c628:	ldr	r7, [r0, #488]	; 0x1e8
   4c62c:	mov	r1, #0
   4c630:	cmp	r7, #0
   4c634:	beq	4c648 <fputs@plt+0x3b260>
   4c638:	mov	r9, r0
   4c63c:	ldrb	r0, [r0, #454]	; 0x1c6
   4c640:	cmp	r0, #0
   4c644:	beq	4c670 <fputs@plt+0x3b288>
   4c648:	mov	r0, r5
   4c64c:	bl	13ddc <fputs@plt+0x29f4>
   4c650:	mov	r0, r5
   4c654:	mov	r1, r8
   4c658:	bl	445f8 <fputs@plt+0x33210>
   4c65c:	mov	r0, r5
   4c660:	mov	r1, r6
   4c664:	sub	sp, fp, #28
   4c668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c66c:	b	445f8 <fputs@plt+0x33210>
   4c670:	mov	r3, r2
   4c674:	ldr	r2, [fp, #8]
   4c678:	cmp	r8, #0
   4c67c:	str	r3, [fp, #-32]	; 0xffffffe0
   4c680:	beq	4c6bc <fputs@plt+0x3b2d4>
   4c684:	cmp	r6, #0
   4c688:	beq	4c69c <fputs@plt+0x3b2b4>
   4c68c:	ldr	r0, [r8]
   4c690:	ldr	r1, [r6]
   4c694:	cmp	r1, r0
   4c698:	bne	4c748 <fputs@plt+0x3b360>
   4c69c:	ldr	sl, [r8]
   4c6a0:	ldr	r0, [r3, #4]
   4c6a4:	add	r0, r0, sl, lsl #3
   4c6a8:	add	r4, r0, #37	; 0x25
   4c6ac:	cmp	r6, #0
   4c6b0:	bne	4c6e8 <fputs@plt+0x3b300>
   4c6b4:	str	r2, [sp, #20]
   4c6b8:	b	4c76c <fputs@plt+0x3b384>
   4c6bc:	ldrsh	r0, [r7, #34]	; 0x22
   4c6c0:	subs	r0, r0, #1
   4c6c4:	blt	4c648 <fputs@plt+0x3b260>
   4c6c8:	cmp	r6, #0
   4c6cc:	beq	4c75c <fputs@plt+0x3b374>
   4c6d0:	ldr	r1, [r6]
   4c6d4:	cmp	r1, #1
   4c6d8:	bne	4c9cc <fputs@plt+0x3b5e4>
   4c6dc:	ldr	r0, [r3, #4]
   4c6e0:	add	r4, r0, #45	; 0x2d
   4c6e4:	mov	sl, #1
   4c6e8:	ldr	r0, [r6]
   4c6ec:	cmp	r0, #1
   4c6f0:	str	r2, [sp, #20]
   4c6f4:	mov	r0, #1
   4c6f8:	blt	4c770 <fputs@plt+0x3b388>
   4c6fc:	str	r0, [sp, #12]
   4c700:	str	r8, [sp, #36]	; 0x24
   4c704:	str	r5, [sp, #32]
   4c708:	ldr	r5, [r6]
   4c70c:	str	r6, [sp, #28]
   4c710:	ldr	r0, [r6, #4]
   4c714:	add	r6, r0, #4
   4c718:	mov	r8, #0
   4c71c:	ldr	r0, [r6], #20
   4c720:	bl	13690 <fputs@plt+0x22a8>
   4c724:	add	r0, r4, r0
   4c728:	add	r4, r0, #1
   4c72c:	add	r8, r8, #1
   4c730:	cmp	r8, r5
   4c734:	blt	4c71c <fputs@plt+0x3b334>
   4c738:	ldr	r6, [sp, #28]
   4c73c:	ldr	r5, [sp, #32]
   4c740:	ldr	r8, [sp, #36]	; 0x24
   4c744:	b	4c774 <fputs@plt+0x3b38c>
   4c748:	movw	r1, #29526	; 0x7356
   4c74c:	movt	r1, #8
   4c750:	mov	r0, r9
   4c754:	bl	1aa38 <fputs@plt+0x9650>
   4c758:	b	4c9e4 <fputs@plt+0x3b5fc>
   4c75c:	str	r2, [sp, #20]
   4c760:	ldr	r0, [r3, #4]
   4c764:	add	r4, r0, #45	; 0x2d
   4c768:	mov	sl, #1
   4c76c:	mov	r0, #0
   4c770:	str	r0, [sp, #12]
   4c774:	asr	r3, r4, #31
   4c778:	mov	r0, r5
   4c77c:	mov	r2, r4
   4c780:	bl	19774 <fputs@plt+0x838c>
   4c784:	cmp	r0, #0
   4c788:	mov	r1, #0
   4c78c:	beq	4c648 <fputs@plt+0x3b260>
   4c790:	mov	r4, r0
   4c794:	str	r7, [r0]
   4c798:	add	r1, r0, #36	; 0x24
   4c79c:	mov	r0, r7
   4c7a0:	str	r1, [sp, #8]
   4c7a4:	add	r7, r1, sl, lsl #3
   4c7a8:	str	r0, [sp, #24]
   4c7ac:	ldr	r0, [r0, #16]
   4c7b0:	stmib	r4, {r0, r7}
   4c7b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   4c7b8:	ldm	r0, {r1, r2}
   4c7bc:	mov	r0, r7
   4c7c0:	bl	11244 <memcpy@plt>
   4c7c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   4c7c8:	ldr	r0, [r0, #4]
   4c7cc:	mov	r1, #0
   4c7d0:	strb	r1, [r7, r0]
   4c7d4:	str	r7, [sp, #4]
   4c7d8:	mov	r0, r7
   4c7dc:	bl	5c488 <fputs@plt+0x4b0a0>
   4c7e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   4c7e4:	ldr	r2, [r0, #4]
   4c7e8:	str	sl, [r4, #20]
   4c7ec:	cmp	r8, #0
   4c7f0:	str	r5, [sp, #32]
   4c7f4:	str	r8, [sp, #36]	; 0x24
   4c7f8:	str	r4, [sp, #16]
   4c7fc:	beq	4c888 <fputs@plt+0x3b4a0>
   4c800:	cmp	sl, #1
   4c804:	mov	r1, r6
   4c808:	blt	4c920 <fputs@plt+0x3b538>
   4c80c:	str	r1, [sp, #28]
   4c810:	mov	r8, #0
   4c814:	ldr	r7, [sp, #24]
   4c818:	str	r2, [fp, #-32]	; 0xffffffe0
   4c81c:	ldrsh	r0, [r7, #34]	; 0x22
   4c820:	cmp	r0, #1
   4c824:	blt	4c97c <fputs@plt+0x3b594>
   4c828:	ldr	r0, [sp, #36]	; 0x24
   4c82c:	ldr	r0, [r0, #4]
   4c830:	add	r1, r8, r8, lsl #2
   4c834:	add	r0, r0, r1, lsl #2
   4c838:	ldr	r6, [r0, #4]
   4c83c:	ldr	r4, [r7, #4]
   4c840:	mov	r5, #0
   4c844:	ldr	r0, [r4, r5, lsl #4]
   4c848:	mov	r1, r6
   4c84c:	bl	15bb4 <fputs@plt+0x47cc>
   4c850:	cmp	r0, #0
   4c854:	beq	4c86c <fputs@plt+0x3b484>
   4c858:	ldrsh	r0, [r7, #34]	; 0x22
   4c85c:	add	r5, r5, #1
   4c860:	cmp	r5, r0
   4c864:	blt	4c844 <fputs@plt+0x3b45c>
   4c868:	b	4c97c <fputs@plt+0x3b594>
   4c86c:	ldr	r0, [sp, #8]
   4c870:	str	r5, [r0, r8, lsl #3]
   4c874:	add	r8, r8, #1
   4c878:	cmp	r8, sl
   4c87c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   4c880:	bne	4c81c <fputs@plt+0x3b434>
   4c884:	b	4c8a0 <fputs@plt+0x3b4b8>
   4c888:	str	r6, [sp, #28]
   4c88c:	ldr	r7, [sp, #24]
   4c890:	ldrsh	r0, [r7, #34]	; 0x22
   4c894:	sub	r0, r0, #1
   4c898:	ldr	r1, [sp, #8]
   4c89c:	str	r0, [r1]
   4c8a0:	cmp	sl, #1
   4c8a4:	mov	r0, #0
   4c8a8:	movwlt	r0, #1
   4c8ac:	ldr	r1, [sp, #12]
   4c8b0:	eor	r1, r1, #1
   4c8b4:	orrs	r0, r1, r0
   4c8b8:	ldr	r1, [sp, #28]
   4c8bc:	bne	4c920 <fputs@plt+0x3b538>
   4c8c0:	ldr	r0, [sp, #4]
   4c8c4:	add	r0, r2, r0
   4c8c8:	add	r6, r0, #1
   4c8cc:	ldr	r0, [sp, #16]
   4c8d0:	add	r8, r0, #40	; 0x28
   4c8d4:	mov	r5, #4
   4c8d8:	ldr	r0, [r1, #4]
   4c8dc:	ldr	r7, [r0, r5]
   4c8e0:	mov	r0, r7
   4c8e4:	mov	r9, r1
   4c8e8:	bl	13690 <fputs@plt+0x22a8>
   4c8ec:	mov	r4, r0
   4c8f0:	str	r6, [r8], #8
   4c8f4:	mov	r0, r6
   4c8f8:	mov	r1, r7
   4c8fc:	mov	r2, r4
   4c900:	bl	11244 <memcpy@plt>
   4c904:	mov	r1, r9
   4c908:	mov	r0, #0
   4c90c:	strb	r0, [r6, r4]!
   4c910:	add	r6, r6, #1
   4c914:	add	r5, r5, #20
   4c918:	subs	sl, sl, #1
   4c91c:	bne	4c8d8 <fputs@plt+0x3b4f0>
   4c920:	mov	r6, r1
   4c924:	ldr	r1, [sp, #20]
   4c928:	ldr	r4, [sp, #16]
   4c92c:	strb	r1, [r4, #25]
   4c930:	mov	r0, #0
   4c934:	strb	r0, [r4, #24]
   4c938:	lsr	r0, r1, #8
   4c93c:	strb	r0, [r4, #26]
   4c940:	ldr	r1, [r4, #8]
   4c944:	ldr	r7, [sp, #24]
   4c948:	ldr	r0, [r7, #64]	; 0x40
   4c94c:	add	r0, r0, #56	; 0x38
   4c950:	mov	r2, r4
   4c954:	bl	4423c <fputs@plt+0x32e54>
   4c958:	cmp	r0, r4
   4c95c:	beq	4c9b4 <fputs@plt+0x3b5cc>
   4c960:	cmp	r0, #0
   4c964:	ldr	r5, [sp, #32]
   4c968:	ldr	r8, [sp, #36]	; 0x24
   4c96c:	strne	r0, [r4, #12]
   4c970:	strne	r4, [r0, #16]
   4c974:	str	r4, [r7, #16]
   4c978:	b	4c9e4 <fputs@plt+0x3b5fc>
   4c97c:	ldr	r2, [sp, #36]	; 0x24
   4c980:	ldr	r0, [r2, #4]
   4c984:	add	r1, r8, r8, lsl #2
   4c988:	mov	r8, r2
   4c98c:	add	r0, r0, r1, lsl #2
   4c990:	ldr	r2, [r0, #4]
   4c994:	movw	r1, #29620	; 0x73b4
   4c998:	movt	r1, #8
   4c99c:	mov	r0, r9
   4c9a0:	bl	1aa38 <fputs@plt+0x9650>
   4c9a4:	ldr	r1, [sp, #16]
   4c9a8:	ldr	r6, [sp, #28]
   4c9ac:	ldr	r5, [sp, #32]
   4c9b0:	b	4c648 <fputs@plt+0x3b260>
   4c9b4:	ldr	r5, [sp, #32]
   4c9b8:	mov	r0, r5
   4c9bc:	bl	19164 <fputs@plt+0x7d7c>
   4c9c0:	mov	r1, r4
   4c9c4:	ldr	r8, [sp, #36]	; 0x24
   4c9c8:	b	4c648 <fputs@plt+0x3b260>
   4c9cc:	ldr	r1, [r7, #4]
   4c9d0:	ldr	r2, [r1, r0, lsl #4]
   4c9d4:	movw	r1, #29463	; 0x7317
   4c9d8:	movt	r1, #8
   4c9dc:	mov	r0, r9
   4c9e0:	bl	1aa38 <fputs@plt+0x9650>
   4c9e4:	mov	r1, #0
   4c9e8:	b	4c648 <fputs@plt+0x3b260>
   4c9ec:	ldr	r0, [r0, #488]	; 0x1e8
   4c9f0:	cmp	r0, #0
   4c9f4:	bxeq	lr
   4c9f8:	ldr	r0, [r0, #16]
   4c9fc:	cmp	r0, #0
   4ca00:	strbne	r1, [r0, #24]
   4ca04:	bx	lr
   4ca08:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4ca0c:	add	fp, sp, #24
   4ca10:	ldr	r7, [r0, #488]	; 0x1e8
   4ca14:	cmp	r7, #0
   4ca18:	beq	4cab8 <fputs@plt+0x3b6d0>
   4ca1c:	mov	r6, r0
   4ca20:	ldrsh	r8, [r7, #34]	; 0x22
   4ca24:	ldr	r5, [r0]
   4ca28:	mov	r0, r5
   4ca2c:	bl	5c448 <fputs@plt+0x4b060>
   4ca30:	cmp	r0, #0
   4ca34:	beq	4cab8 <fputs@plt+0x3b6d0>
   4ca38:	mov	r4, r0
   4ca3c:	mov	r0, r6
   4ca40:	mov	r1, r4
   4ca44:	bl	56eb8 <fputs@plt+0x45ad0>
   4ca48:	cmp	r0, #0
   4ca4c:	beq	4cabc <fputs@plt+0x3b6d4>
   4ca50:	sub	r6, r8, #1
   4ca54:	ldr	r0, [r7, #4]
   4ca58:	add	r0, r0, r6, lsl #4
   4ca5c:	ldr	r1, [r0, #8]
   4ca60:	mov	r0, r5
   4ca64:	bl	13ddc <fputs@plt+0x29f4>
   4ca68:	ldr	r0, [r7, #4]
   4ca6c:	add	r0, r0, r6, lsl #4
   4ca70:	str	r4, [r0, #8]
   4ca74:	ldr	r0, [r7, #8]
   4ca78:	cmp	r0, #0
   4ca7c:	bne	4ca90 <fputs@plt+0x3b6a8>
   4ca80:	b	4cab8 <fputs@plt+0x3b6d0>
   4ca84:	ldr	r0, [r0, #20]
   4ca88:	cmp	r0, #0
   4ca8c:	beq	4cab8 <fputs@plt+0x3b6d0>
   4ca90:	ldr	r1, [r0, #4]
   4ca94:	ldrsh	r1, [r1]
   4ca98:	cmp	r6, r1
   4ca9c:	bne	4ca84 <fputs@plt+0x3b69c>
   4caa0:	ldr	r1, [r7, #4]
   4caa4:	add	r1, r1, r6, lsl #4
   4caa8:	ldr	r1, [r1, #8]
   4caac:	ldr	r2, [r0, #32]
   4cab0:	str	r1, [r2]
   4cab4:	b	4ca84 <fputs@plt+0x3b69c>
   4cab8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4cabc:	mov	r0, r5
   4cac0:	mov	r1, r4
   4cac4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   4cac8:	b	13ddc <fputs@plt+0x29f4>
   4cacc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cad0:	add	fp, sp, #28
   4cad4:	sub	sp, sp, #4
   4cad8:	mov	r4, r1
   4cadc:	mov	r6, r0
   4cae0:	ldr	r5, [r0]
   4cae4:	ldrb	r0, [r5, #69]	; 0x45
   4cae8:	cmp	r0, #0
   4caec:	bne	4cb08 <fputs@plt+0x3b720>
   4caf0:	mov	r7, r3
   4caf4:	mov	sl, r2
   4caf8:	mov	r0, r6
   4cafc:	bl	46e34 <fputs@plt+0x35a4c>
   4cb00:	cmp	r0, #0
   4cb04:	beq	4cb1c <fputs@plt+0x3b734>
   4cb08:	mov	r0, r5
   4cb0c:	mov	r1, r4
   4cb10:	sub	sp, fp, #28
   4cb14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cb18:	b	44734 <fputs@plt+0x3334c>
   4cb1c:	cmp	r7, #0
   4cb20:	beq	4cbdc <fputs@plt+0x3b7f4>
   4cb24:	ldrb	r0, [r5, #73]	; 0x49
   4cb28:	add	r0, r0, #1
   4cb2c:	strb	r0, [r5, #73]	; 0x49
   4cb30:	add	r2, r4, #8
   4cb34:	mov	r0, r6
   4cb38:	mov	r1, sl
   4cb3c:	bl	606ac <fputs@plt+0x4f2c4>
   4cb40:	mov	r8, r0
   4cb44:	ldrb	r0, [r5, #73]	; 0x49
   4cb48:	sub	r0, r0, #1
   4cb4c:	strb	r0, [r5, #73]	; 0x49
   4cb50:	cmp	r8, #0
   4cb54:	beq	4cbf8 <fputs@plt+0x3b810>
   4cb58:	ldr	r1, [r8, #64]	; 0x40
   4cb5c:	mov	r0, r5
   4cb60:	bl	1ab5c <fputs@plt+0x9774>
   4cb64:	mov	r9, r0
   4cb68:	ldrb	r0, [r8, #42]	; 0x2a
   4cb6c:	tst	r0, #16
   4cb70:	beq	4cb88 <fputs@plt+0x3b7a0>
   4cb74:	mov	r0, r6
   4cb78:	mov	r1, r8
   4cb7c:	bl	60734 <fputs@plt+0x4f34c>
   4cb80:	cmp	r0, #0
   4cb84:	bne	4cb08 <fputs@plt+0x3b720>
   4cb88:	ldr	r0, [r5, #16]
   4cb8c:	ldr	r7, [r0, r9, lsl #4]
   4cb90:	str	r7, [sp]
   4cb94:	movw	r0, #23149	; 0x5a6d
   4cb98:	movt	r0, #8
   4cb9c:	movw	r2, #23168	; 0x5a80
   4cba0:	movt	r2, #8
   4cba4:	cmp	r9, #1
   4cba8:	moveq	r2, r0
   4cbac:	mov	r0, r6
   4cbb0:	mov	r1, #9
   4cbb4:	mov	r3, #0
   4cbb8:	bl	5c38c <fputs@plt+0x4afa4>
   4cbbc:	cmp	r0, #0
   4cbc0:	bne	4cb08 <fputs@plt+0x3b720>
   4cbc4:	cmp	sl, #0
   4cbc8:	beq	4cc10 <fputs@plt+0x3b828>
   4cbcc:	mov	r1, #17
   4cbd0:	cmp	r9, #1
   4cbd4:	movweq	r1, #15
   4cbd8:	b	4cc28 <fputs@plt+0x3b840>
   4cbdc:	add	r2, r4, #8
   4cbe0:	mov	r0, r6
   4cbe4:	mov	r1, sl
   4cbe8:	bl	606ac <fputs@plt+0x4f2c4>
   4cbec:	mov	r8, r0
   4cbf0:	cmp	r8, #0
   4cbf4:	bne	4cb58 <fputs@plt+0x3b770>
   4cbf8:	cmp	r7, #0
   4cbfc:	beq	4cb08 <fputs@plt+0x3b720>
   4cc00:	ldr	r1, [r4, #12]
   4cc04:	mov	r0, r6
   4cc08:	bl	62658 <fputs@plt+0x51270>
   4cc0c:	b	4cb08 <fputs@plt+0x3b720>
   4cc10:	ldrb	r0, [r8, #42]	; 0x2a
   4cc14:	tst	r0, #16
   4cc18:	bne	4cca4 <fputs@plt+0x3b8bc>
   4cc1c:	mov	r1, #11
   4cc20:	cmp	r9, #1
   4cc24:	movweq	r1, #13
   4cc28:	mov	r3, #0
   4cc2c:	ldr	r2, [r8]
   4cc30:	str	r7, [sp]
   4cc34:	mov	r0, r6
   4cc38:	bl	5c38c <fputs@plt+0x4afa4>
   4cc3c:	cmp	r0, #0
   4cc40:	bne	4cb08 <fputs@plt+0x3b720>
   4cc44:	ldr	r2, [r8]
   4cc48:	str	r7, [sp]
   4cc4c:	mov	r0, r6
   4cc50:	mov	r1, #9
   4cc54:	mov	r3, #0
   4cc58:	bl	5c38c <fputs@plt+0x4afa4>
   4cc5c:	cmp	r0, #0
   4cc60:	bne	4cb08 <fputs@plt+0x3b720>
   4cc64:	ldr	r7, [r8]
   4cc68:	movw	r1, #26817	; 0x68c1
   4cc6c:	movt	r1, #8
   4cc70:	mov	r0, r7
   4cc74:	mov	r2, #7
   4cc78:	bl	135f0 <fputs@plt+0x2208>
   4cc7c:	cmp	r0, #0
   4cc80:	beq	4ccc0 <fputs@plt+0x3b8d8>
   4cc84:	ldr	r0, [r8, #12]
   4cc88:	cmp	sl, #0
   4cc8c:	beq	4cce8 <fputs@plt+0x3b900>
   4cc90:	cmp	r0, #0
   4cc94:	bne	4cd08 <fputs@plt+0x3b920>
   4cc98:	movw	r1, #29706	; 0x740a
   4cc9c:	movt	r1, #8
   4cca0:	b	4ccf8 <fputs@plt+0x3b910>
   4cca4:	mov	r0, r5
   4cca8:	mov	r1, r8
   4ccac:	bl	461b8 <fputs@plt+0x34dd0>
   4ccb0:	ldr	r0, [r0, #4]
   4ccb4:	ldr	r3, [r0, #4]
   4ccb8:	mov	r1, #30
   4ccbc:	b	4cc2c <fputs@plt+0x3b844>
   4ccc0:	movw	r1, #29666	; 0x73e2
   4ccc4:	movt	r1, #8
   4ccc8:	mov	r0, r7
   4cccc:	mov	r2, #11
   4ccd0:	bl	135f0 <fputs@plt+0x2208>
   4ccd4:	cmp	r0, #0
   4ccd8:	beq	4cc84 <fputs@plt+0x3b89c>
   4ccdc:	movw	r1, #29678	; 0x73ee
   4cce0:	movt	r1, #8
   4cce4:	b	4ccf8 <fputs@plt+0x3b910>
   4cce8:	cmp	r0, #0
   4ccec:	beq	4cd08 <fputs@plt+0x3b920>
   4ccf0:	movw	r1, #29740	; 0x742c
   4ccf4:	movt	r1, #8
   4ccf8:	mov	r0, r6
   4ccfc:	mov	r2, r7
   4cd00:	bl	1aa38 <fputs@plt+0x9650>
   4cd04:	b	4cb08 <fputs@plt+0x3b720>
   4cd08:	mov	r0, r6
   4cd0c:	bl	567e0 <fputs@plt+0x453f8>
   4cd10:	cmp	r0, #0
   4cd14:	beq	4cb08 <fputs@plt+0x3b720>
   4cd18:	mov	r0, r6
   4cd1c:	mov	r1, #1
   4cd20:	mov	r2, r9
   4cd24:	bl	5c604 <fputs@plt+0x4b21c>
   4cd28:	ldr	r3, [r8]
   4cd2c:	movw	r2, #29772	; 0x744c
   4cd30:	movt	r2, #8
   4cd34:	mov	r0, r6
   4cd38:	mov	r1, r9
   4cd3c:	bl	626d4 <fputs@plt+0x512ec>
   4cd40:	mov	r0, r6
   4cd44:	mov	r1, r4
   4cd48:	mov	r2, r8
   4cd4c:	bl	62770 <fputs@plt+0x51388>
   4cd50:	mov	r0, r6
   4cd54:	mov	r1, r8
   4cd58:	mov	r2, r9
   4cd5c:	mov	r3, sl
   4cd60:	bl	628c0 <fputs@plt+0x514d8>
   4cd64:	b	4cb08 <fputs@plt+0x3b720>
   4cd68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cd6c:	add	fp, sp, #28
   4cd70:	sub	sp, sp, #52	; 0x34
   4cd74:	mov	r7, r0
   4cd78:	mov	r0, #0
   4cd7c:	str	r0, [sp, #12]
   4cd80:	mov	r1, r7
   4cd84:	ldr	r4, [r1], #444	; 0x1bc
   4cd88:	ldrsh	r1, [r1]
   4cd8c:	ldr	r9, [fp, #12]
   4cd90:	ldr	r8, [fp, #8]
   4cd94:	cmp	r1, #1
   4cd98:	blt	4cdcc <fputs@plt+0x3b9e4>
   4cd9c:	movw	r1, #30028	; 0x754c
   4cda0:	movt	r1, #8
   4cda4:	mov	r0, r7
   4cda8:	bl	1aa38 <fputs@plt+0x9650>
   4cdac:	mov	r0, r4
   4cdb0:	mov	r1, r9
   4cdb4:	bl	44678 <fputs@plt+0x33290>
   4cdb8:	mov	r0, r4
   4cdbc:	mov	r1, r8
   4cdc0:	bl	445f8 <fputs@plt+0x33210>
   4cdc4:	sub	sp, fp, #28
   4cdc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cdcc:	mov	r5, r3
   4cdd0:	mov	r6, r2
   4cdd4:	ldr	r1, [fp, #20]
   4cdd8:	ldr	r3, [fp, #16]
   4cddc:	mov	r2, #1
   4cde0:	str	r2, [sp]
   4cde4:	stmib	sp, {r0, r1}
   4cde8:	mov	r0, r7
   4cdec:	mov	r1, r6
   4cdf0:	mov	r2, r5
   4cdf4:	bl	4a7e0 <fputs@plt+0x393f8>
   4cdf8:	ldr	sl, [r7, #488]	; 0x1e8
   4cdfc:	cmp	sl, #0
   4ce00:	beq	4cdac <fputs@plt+0x3b9c4>
   4ce04:	ldr	r0, [r7, #68]	; 0x44
   4ce08:	cmp	r0, #0
   4ce0c:	bne	4cdac <fputs@plt+0x3b9c4>
   4ce10:	add	r3, sp, #12
   4ce14:	mov	r0, r7
   4ce18:	mov	r1, r6
   4ce1c:	mov	r2, r5
   4ce20:	bl	5c50c <fputs@plt+0x4b124>
   4ce24:	ldr	r1, [sl, #64]	; 0x40
   4ce28:	mov	r0, r4
   4ce2c:	bl	1ab5c <fputs@plt+0x9774>
   4ce30:	mov	r2, r0
   4ce34:	ldr	r0, [sp, #12]
   4ce38:	str	r0, [sp]
   4ce3c:	add	r5, sp, #16
   4ce40:	movw	r3, #35351	; 0x8a17
   4ce44:	movt	r3, #8
   4ce48:	mov	r0, r5
   4ce4c:	mov	r1, r7
   4ce50:	bl	61b10 <fputs@plt+0x50728>
   4ce54:	mov	r0, r5
   4ce58:	mov	r1, r9
   4ce5c:	bl	6205c <fputs@plt+0x50c74>
   4ce60:	cmp	r0, #0
   4ce64:	bne	4cdac <fputs@plt+0x3b9c4>
   4ce68:	mov	r0, r4
   4ce6c:	mov	r1, r9
   4ce70:	mov	r2, #1
   4ce74:	bl	5ae9c <fputs@plt+0x49ab4>
   4ce78:	str	r0, [sl, #12]
   4ce7c:	mov	r0, r4
   4ce80:	mov	r1, r8
   4ce84:	mov	r2, #1
   4ce88:	bl	5aff0 <fputs@plt+0x49c08>
   4ce8c:	str	r0, [sl, #24]
   4ce90:	ldrb	r0, [r4, #69]	; 0x45
   4ce94:	cmp	r0, #0
   4ce98:	bne	4cdac <fputs@plt+0x3b9c4>
   4ce9c:	add	r1, r7, #508	; 0x1fc
   4cea0:	ldm	r1, {r0, r1}
   4cea4:	str	r1, [sp, #44]	; 0x2c
   4cea8:	str	r0, [sp, #40]	; 0x28
   4ceac:	ldrb	r1, [r0]
   4ceb0:	cmp	r1, #59	; 0x3b
   4ceb4:	beq	4cec4 <fputs@plt+0x3badc>
   4ceb8:	ldr	r1, [sp, #44]	; 0x2c
   4cebc:	add	r0, r0, r1
   4cec0:	str	r0, [sp, #40]	; 0x28
   4cec4:	mov	r0, #0
   4cec8:	str	r0, [sp, #44]	; 0x2c
   4cecc:	ldr	r0, [sp, #40]	; 0x28
   4ced0:	movw	r1, #6044	; 0x179c
   4ced4:	movt	r1, #8
   4ced8:	ldrb	r2, [r0, #-1]!
   4cedc:	ldrb	r2, [r1, r2]
   4cee0:	tst	r2, #1
   4cee4:	bne	4ced8 <fputs@plt+0x3baf0>
   4cee8:	mov	r1, #1
   4ceec:	str	r1, [sp, #44]	; 0x2c
   4cef0:	str	r0, [sp, #40]	; 0x28
   4cef4:	mov	r0, #0
   4cef8:	str	r0, [sp]
   4cefc:	add	r2, sp, #40	; 0x28
   4cf00:	mov	r0, r7
   4cf04:	mov	r1, #0
   4cf08:	mov	r3, #0
   4cf0c:	bl	4ac80 <fputs@plt+0x39898>
   4cf10:	b	4cdac <fputs@plt+0x3b9c4>
   4cf14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cf18:	add	fp, sp, #28
   4cf1c:	sub	sp, sp, #4
   4cf20:	vpush	{d8-d9}
   4cf24:	sub	sp, sp, #240	; 0xf0
   4cf28:	mov	r7, r1
   4cf2c:	mov	r5, r0
   4cf30:	ldr	r4, [r0]
   4cf34:	ldr	r8, [r0, #468]	; 0x1d4
   4cf38:	ldr	r0, [r0, #472]	; 0x1d8
   4cf3c:	add	r1, r0, #1
   4cf40:	str	r0, [r5, #468]	; 0x1d4
   4cf44:	str	r1, [r5, #472]	; 0x1d8
   4cf48:	mov	r6, #1
   4cf4c:	cmp	r7, #0
   4cf50:	beq	4d06c <fputs@plt+0x3bc84>
   4cf54:	ldrb	r0, [r4, #69]	; 0x45
   4cf58:	cmp	r0, #0
   4cf5c:	bne	4d06c <fputs@plt+0x3bc84>
   4cf60:	ldr	r0, [r5, #68]	; 0x44
   4cf64:	cmp	r0, #0
   4cf68:	bne	4d06c <fputs@plt+0x3bc84>
   4cf6c:	mov	sl, r2
   4cf70:	mov	r0, #0
   4cf74:	str	r0, [sp]
   4cf78:	mov	r0, r5
   4cf7c:	mov	r1, #21
   4cf80:	mov	r2, #0
   4cf84:	mov	r3, #0
   4cf88:	bl	5c38c <fputs@plt+0x4afa4>
   4cf8c:	cmp	r0, #0
   4cf90:	bne	4d06c <fputs@plt+0x3bc84>
   4cf94:	vmov.i32	q4, #0	; 0x00000000
   4cf98:	mov	r0, #32
   4cf9c:	add	r2, sp, #144	; 0x90
   4cfa0:	mov	r1, r2
   4cfa4:	vst1.64	{d8-d9}, [r1], r0
   4cfa8:	vst1.64	{d8-d9}, [r1]
   4cfac:	add	r0, r2, #16
   4cfb0:	vst1.64	{d8-d9}, [r0]
   4cfb4:	ldrb	r0, [sl]
   4cfb8:	cmp	r0, #8
   4cfbc:	bhi	4cfe0 <fputs@plt+0x3bbf8>
   4cfc0:	ldr	r1, [r7, #44]	; 0x2c
   4cfc4:	mov	r0, r4
   4cfc8:	bl	445f8 <fputs@plt+0x33210>
   4cfcc:	mov	r0, #0
   4cfd0:	str	r0, [r7, #44]	; 0x2c
   4cfd4:	ldr	r0, [r7, #8]
   4cfd8:	bic	r0, r0, #1
   4cfdc:	str	r0, [r7, #8]
   4cfe0:	mov	r0, r5
   4cfe4:	mov	r1, r7
   4cfe8:	mov	r2, #0
   4cfec:	bl	5f054 <fputs@plt+0x4dc6c>
   4cff0:	sub	r1, fp, #96	; 0x60
   4cff4:	add	r0, r1, #16
   4cff8:	vst1.32	{d8-d9}, [r0]
   4cffc:	add	r0, r1, #4
   4d000:	vst1.32	{d8-d9}, [r0]
   4d004:	ldr	r0, [r7, #44]	; 0x2c
   4d008:	str	r0, [fp, #-96]	; 0xffffffa0
   4d00c:	ldr	r0, [r5, #68]	; 0x44
   4d010:	cmp	r0, #0
   4d014:	bne	4d04c <fputs@plt+0x3bc64>
   4d018:	ldrb	r0, [r4, #69]	; 0x45
   4d01c:	cmp	r0, #0
   4d020:	bne	4d04c <fputs@plt+0x3bc64>
   4d024:	ldr	r0, [r7, #28]
   4d028:	str	r0, [sp, #104]	; 0x68
   4d02c:	ldr	r0, [r7]
   4d030:	ldr	r6, [r7, #8]
   4d034:	ldr	r2, [r0]
   4d038:	mov	r0, r5
   4d03c:	mov	r1, sl
   4d040:	bl	62db4 <fputs@plt+0x519cc>
   4d044:	cmp	r0, #0
   4d048:	beq	4d080 <fputs@plt+0x3bc98>
   4d04c:	str	r8, [r5, #468]	; 0x1d4
   4d050:	mov	r6, #1
   4d054:	ldr	r1, [sp, #172]	; 0xac
   4d058:	mov	r0, r4
   4d05c:	bl	13ddc <fputs@plt+0x29f4>
   4d060:	ldr	r1, [sp, #184]	; 0xb8
   4d064:	mov	r0, r4
   4d068:	bl	13ddc <fputs@plt+0x29f4>
   4d06c:	mov	r0, r6
   4d070:	sub	sp, fp, #48	; 0x30
   4d074:	vpop	{d8-d9}
   4d078:	add	sp, sp, #4
   4d07c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d080:	ldr	r0, [r7, #48]	; 0x30
   4d084:	ubfx	r1, r6, #3, #1
   4d088:	str	r1, [sp, #100]	; 0x64
   4d08c:	cmp	r0, #0
   4d090:	beq	4d0d4 <fputs@plt+0x3bcec>
   4d094:	ldr	r2, [sp, #104]	; 0x68
   4d098:	str	r2, [sp, #104]	; 0x68
   4d09c:	mov	r0, r5
   4d0a0:	bl	567e0 <fputs@plt+0x453f8>
   4d0a4:	cmp	r0, #0
   4d0a8:	beq	4d04c <fputs@plt+0x3bc64>
   4d0ac:	ldr	r1, [r7, #48]	; 0x30
   4d0b0:	cmp	r1, #0
   4d0b4:	beq	4d194 <fputs@plt+0x3bdac>
   4d0b8:	mov	r0, r5
   4d0bc:	mov	r1, r7
   4d0c0:	mov	r2, sl
   4d0c4:	bl	63560 <fputs@plt+0x52178>
   4d0c8:	mov	r6, r0
   4d0cc:	str	r8, [r5, #468]	; 0x1d4
   4d0d0:	b	4d06c <fputs@plt+0x3bc84>
   4d0d4:	mov	r9, #0
   4d0d8:	ldr	r2, [sp, #104]	; 0x68
   4d0dc:	b	4d0f0 <fputs@plt+0x3bd08>
   4d0e0:	ldr	r0, [r7, #48]	; 0x30
   4d0e4:	add	r9, r9, #1
   4d0e8:	cmp	r0, #0
   4d0ec:	bne	4d098 <fputs@plt+0x3bcb0>
   4d0f0:	ldr	r0, [r2]
   4d0f4:	cmp	r9, r0
   4d0f8:	bge	4d098 <fputs@plt+0x3bcb0>
   4d0fc:	add	r0, r9, r9, lsl #3
   4d100:	add	r1, r2, r0, lsl #3
   4d104:	ldr	r0, [r1, #28]
   4d108:	cmp	r0, #0
   4d10c:	beq	4d0e0 <fputs@plt+0x3bcf8>
   4d110:	ldr	r1, [r1, #24]
   4d114:	ldrsh	r2, [r1, #34]	; 0x22
   4d118:	ldr	r3, [r0]
   4d11c:	ldr	r6, [r3]
   4d120:	cmp	r6, r2
   4d124:	bne	4d51c <fputs@plt+0x3c134>
   4d128:	ldr	r6, [r0, #8]
   4d12c:	ubfx	r0, r6, #3, #1
   4d130:	str	r0, [sp]
   4d134:	mov	r0, r5
   4d138:	mov	r1, r7
   4d13c:	mov	r2, r9
   4d140:	ldr	r3, [sp, #100]	; 0x64
   4d144:	bl	62df4 <fputs@plt+0x51a0c>
   4d148:	cmp	r0, #0
   4d14c:	beq	4d170 <fputs@plt+0x3bd88>
   4d150:	ands	r0, r6, #8
   4d154:	mvn	r9, #0
   4d158:	beq	4d170 <fputs@plt+0x3bd88>
   4d15c:	ldr	r0, [r7, #8]
   4d160:	orr	r0, r0, #8
   4d164:	str	r0, [r7, #8]
   4d168:	mov	r0, #1
   4d16c:	str	r0, [sp, #100]	; 0x64
   4d170:	ldrb	r0, [r4, #69]	; 0x45
   4d174:	cmp	r0, #0
   4d178:	bne	4d04c <fputs@plt+0x3bc64>
   4d17c:	ldr	r2, [r7, #28]
   4d180:	ldrb	r0, [sl]
   4d184:	cmp	r0, #9
   4d188:	ldrcs	r0, [r7, #44]	; 0x2c
   4d18c:	strcs	r0, [fp, #-96]	; 0xffffffa0
   4d190:	b	4d0e0 <fputs@plt+0x3bcf8>
   4d194:	str	r0, [sp, #96]	; 0x60
   4d198:	ldr	r1, [sp, #104]	; 0x68
   4d19c:	ldr	r0, [r1]
   4d1a0:	cmp	r0, #1
   4d1a4:	blt	4d430 <fputs@plt+0x3c048>
   4d1a8:	mov	r2, #0
   4d1ac:	mov	r9, #0
   4d1b0:	b	4d1c8 <fputs@plt+0x3bde0>
   4d1b4:	add	r2, r2, #72	; 0x48
   4d1b8:	add	r9, r9, #1
   4d1bc:	ldr	r0, [r1]
   4d1c0:	cmp	r9, r0
   4d1c4:	bge	4d430 <fputs@plt+0x3c048>
   4d1c8:	add	r6, r1, r2
   4d1cc:	ldr	r0, [r6, #28]
   4d1d0:	cmp	r0, #0
   4d1d4:	beq	4d1b4 <fputs@plt+0x3bdcc>
   4d1d8:	ldr	r3, [r6, #32]
   4d1dc:	cmp	r3, #0
   4d1e0:	beq	4d210 <fputs@plt+0x3be28>
   4d1e4:	ldrb	r0, [r6, #45]	; 0x2d
   4d1e8:	tst	r0, #16
   4d1ec:	bne	4d1b4 <fputs@plt+0x3bdcc>
   4d1f0:	str	r2, [sp, #92]	; 0x5c
   4d1f4:	ldr	r2, [r6, #36]	; 0x24
   4d1f8:	ldr	r0, [sp, #96]	; 0x60
   4d1fc:	mov	r1, #14
   4d200:	bl	5722c <fputs@plt+0x45e44>
   4d204:	ldr	r2, [sp, #92]	; 0x5c
   4d208:	ldr	r1, [sp, #104]	; 0x68
   4d20c:	b	4d1b4 <fputs@plt+0x3bdcc>
   4d210:	str	r0, [sp, #88]	; 0x58
   4d214:	str	r2, [sp, #92]	; 0x5c
   4d218:	mov	r0, r7
   4d21c:	bl	63e50 <fputs@plt+0x52a68>
   4d220:	ldr	r1, [r5, #464]	; 0x1d0
   4d224:	add	r0, r1, r0
   4d228:	str	r0, [r5, #464]	; 0x1d0
   4d22c:	ldrb	r0, [r6, #44]	; 0x2c
   4d230:	tst	r0, #32
   4d234:	bne	4d24c <fputs@plt+0x3be64>
   4d238:	ldr	r3, [r6, #52]	; 0x34
   4d23c:	ldr	r2, [r7, #32]
   4d240:	mov	r0, r4
   4d244:	ldr	r1, [sp, #88]	; 0x58
   4d248:	bl	63e78 <fputs@plt+0x52a90>
   4d24c:	ldr	r0, [sp, #92]	; 0x5c
   4d250:	cmp	r0, #0
   4d254:	beq	4d34c <fputs@plt+0x3bf64>
   4d258:	ldr	r0, [r5, #76]	; 0x4c
   4d25c:	add	r3, r0, #1
   4d260:	str	r3, [r5, #76]	; 0x4c
   4d264:	str	r3, [r6, #36]	; 0x24
   4d268:	mov	r0, #0
   4d26c:	str	r0, [sp, #84]	; 0x54
   4d270:	ldr	r0, [sp, #96]	; 0x60
   4d274:	mov	r1, #22
   4d278:	mov	r2, #0
   4d27c:	bl	5722c <fputs@plt+0x45e44>
   4d280:	str	r0, [sp, #80]	; 0x50
   4d284:	add	r0, r0, #1
   4d288:	str	r0, [r6, #32]
   4d28c:	ldrb	r0, [r6, #45]	; 0x2d
   4d290:	tst	r0, #8
   4d294:	bne	4d2a4 <fputs@plt+0x3bebc>
   4d298:	mov	r0, r5
   4d29c:	bl	5b6d8 <fputs@plt+0x4a2f0>
   4d2a0:	str	r0, [sp, #84]	; 0x54
   4d2a4:	ldr	r2, [r6, #52]	; 0x34
   4d2a8:	add	r0, sp, #112	; 0x70
   4d2ac:	mov	r1, #12
   4d2b0:	bl	5b700 <fputs@plt+0x4a318>
   4d2b4:	ldr	r0, [r5, #472]	; 0x1d8
   4d2b8:	strb	r0, [r6, #48]	; 0x30
   4d2bc:	mov	r0, r5
   4d2c0:	ldr	r1, [sp, #88]	; 0x58
   4d2c4:	add	r2, sp, #112	; 0x70
   4d2c8:	bl	4cf14 <fputs@plt+0x3bb2c>
   4d2cc:	ldr	r0, [r6, #24]
   4d2d0:	ldr	r1, [sp, #88]	; 0x58
   4d2d4:	ldrh	r1, [r1, #6]
   4d2d8:	strh	r1, [r0, #38]	; 0x26
   4d2dc:	ldr	r1, [sp, #84]	; 0x54
   4d2e0:	cmp	r1, #0
   4d2e4:	ldr	r0, [sp, #96]	; 0x60
   4d2e8:	beq	4d2f8 <fputs@plt+0x3bf10>
   4d2ec:	ldr	r0, [sp, #96]	; 0x60
   4d2f0:	bl	568a8 <fputs@plt+0x454c0>
   4d2f4:	ldr	r0, [sp, #96]	; 0x60
   4d2f8:	ldr	r2, [r6, #36]	; 0x24
   4d2fc:	mov	r6, r0
   4d300:	mov	r1, #15
   4d304:	bl	587b0 <fputs@plt+0x473c8>
   4d308:	mov	r2, r0
   4d30c:	mov	r0, r6
   4d310:	ldr	r1, [sp, #80]	; 0x50
   4d314:	bl	63f84 <fputs@plt+0x52b9c>
   4d318:	mov	r0, r5
   4d31c:	bl	63f74 <fputs@plt+0x52b8c>
   4d320:	ldrb	r0, [r4, #69]	; 0x45
   4d324:	cmp	r0, #0
   4d328:	bne	4d04c <fputs@plt+0x3bc64>
   4d32c:	mov	r0, r7
   4d330:	bl	63e50 <fputs@plt+0x52a68>
   4d334:	ldr	r1, [r5, #464]	; 0x1d0
   4d338:	sub	r0, r1, r0
   4d33c:	str	r0, [r5, #464]	; 0x1d0
   4d340:	ldr	r1, [sp, #104]	; 0x68
   4d344:	ldr	r2, [sp, #92]	; 0x5c
   4d348:	b	4d1b4 <fputs@plt+0x3bdcc>
   4d34c:	ldr	r0, [sp, #104]	; 0x68
   4d350:	ldr	r0, [r0]
   4d354:	cmp	r0, #1
   4d358:	beq	4d36c <fputs@plt+0x3bf84>
   4d35c:	ldr	r0, [sp, #104]	; 0x68
   4d360:	ldrb	r0, [r0, #116]	; 0x74
   4d364:	tst	r0, #10
   4d368:	beq	4d258 <fputs@plt+0x3be70>
   4d36c:	ldrb	r0, [r7, #8]
   4d370:	tst	r0, #2
   4d374:	bne	4d258 <fputs@plt+0x3be70>
   4d378:	ldrb	r0, [r4, #65]	; 0x41
   4d37c:	tst	r0, #1
   4d380:	bne	4d258 <fputs@plt+0x3be70>
   4d384:	ldr	r0, [sp, #96]	; 0x60
   4d388:	bl	5b7a4 <fputs@plt+0x4a3bc>
   4d38c:	str	r0, [sp, #84]	; 0x54
   4d390:	ldr	r1, [r5, #76]	; 0x4c
   4d394:	add	r2, r1, #1
   4d398:	str	r2, [r5, #76]	; 0x4c
   4d39c:	str	r2, [r6, #36]	; 0x24
   4d3a0:	add	r0, r0, #1
   4d3a4:	str	r0, [sp, #80]	; 0x50
   4d3a8:	str	r0, [sp]
   4d3ac:	ldr	r0, [sp, #96]	; 0x60
   4d3b0:	mov	r1, #16
   4d3b4:	mov	r3, #0
   4d3b8:	bl	46a3c <fputs@plt+0x35654>
   4d3bc:	ldr	r0, [sp, #80]	; 0x50
   4d3c0:	str	r0, [r6, #32]
   4d3c4:	ldr	r2, [r6, #36]	; 0x24
   4d3c8:	add	r0, sp, #112	; 0x70
   4d3cc:	mov	r1, #13
   4d3d0:	bl	5b700 <fputs@plt+0x4a318>
   4d3d4:	ldr	r0, [r5, #472]	; 0x1d8
   4d3d8:	strb	r0, [r6, #48]	; 0x30
   4d3dc:	mov	r0, r5
   4d3e0:	ldr	r1, [sp, #88]	; 0x58
   4d3e4:	add	r2, sp, #112	; 0x70
   4d3e8:	bl	4cf14 <fputs@plt+0x3bb2c>
   4d3ec:	ldr	r0, [r6, #24]
   4d3f0:	ldr	r1, [sp, #88]	; 0x58
   4d3f4:	ldrh	r1, [r1, #6]
   4d3f8:	strh	r1, [r0, #38]	; 0x26
   4d3fc:	ldrb	r0, [r6, #45]	; 0x2d
   4d400:	orr	r0, r0, #16
   4d404:	strb	r0, [r6, #45]	; 0x2d
   4d408:	ldr	r0, [sp, #120]	; 0x78
   4d40c:	str	r0, [r6, #40]	; 0x28
   4d410:	ldr	r1, [r6, #36]	; 0x24
   4d414:	ldr	r6, [sp, #96]	; 0x60
   4d418:	mov	r0, r6
   4d41c:	bl	5cc44 <fputs@plt+0x4b85c>
   4d420:	mov	r0, r6
   4d424:	ldr	r1, [sp, #84]	; 0x54
   4d428:	bl	568a8 <fputs@plt+0x454c0>
   4d42c:	b	4d318 <fputs@plt+0x3bf30>
   4d430:	ldr	r0, [r7, #32]
   4d434:	str	r0, [sp, #80]	; 0x50
   4d438:	ldr	r2, [r7, #36]	; 0x24
   4d43c:	ldr	r0, [r7, #40]	; 0x28
   4d440:	str	r0, [sp, #84]	; 0x54
   4d444:	ldr	r1, [r7]
   4d448:	ldr	r6, [r7, #8]
   4d44c:	and	r0, r6, #1
   4d450:	strb	r0, [fp, #-64]	; 0xffffffc0
   4d454:	and	r0, r6, #9
   4d458:	cmp	r0, #1
   4d45c:	str	r1, [sp, #88]	; 0x58
   4d460:	bne	4d4ac <fputs@plt+0x3c0c4>
   4d464:	str	r2, [sp, #92]	; 0x5c
   4d468:	ldr	r9, [fp, #-96]	; 0xffffffa0
   4d46c:	mov	r0, r9
   4d470:	ldr	r1, [sp, #88]	; 0x58
   4d474:	mvn	r2, #0
   4d478:	bl	5ab00 <fputs@plt+0x49718>
   4d47c:	ldr	r1, [sp, #88]	; 0x58
   4d480:	cmp	r0, #0
   4d484:	bne	4d4b4 <fputs@plt+0x3c0cc>
   4d488:	bic	r0, r6, #1
   4d48c:	str	r0, [r7, #8]
   4d490:	mov	r0, r4
   4d494:	ldr	r1, [sp, #88]	; 0x58
   4d498:	mov	r2, #0
   4d49c:	bl	5aff0 <fputs@plt+0x49c08>
   4d4a0:	ldr	r1, [sp, #88]	; 0x58
   4d4a4:	mov	r2, r0
   4d4a8:	str	r0, [r7, #36]	; 0x24
   4d4ac:	str	r2, [sp, #92]	; 0x5c
   4d4b0:	ldr	r9, [fp, #-96]	; 0xffffffa0
   4d4b4:	cmp	r9, #0
   4d4b8:	beq	4d538 <fputs@plt+0x3c150>
   4d4bc:	ldr	r3, [r1]
   4d4c0:	mov	r0, r5
   4d4c4:	mov	r6, r1
   4d4c8:	mov	r1, r9
   4d4cc:	mov	r2, #0
   4d4d0:	bl	63f9c <fputs@plt+0x52bb4>
   4d4d4:	ldr	r2, [r5, #72]	; 0x48
   4d4d8:	add	r1, r2, #1
   4d4dc:	str	r1, [r5, #72]	; 0x48
   4d4e0:	str	r2, [fp, #-88]	; 0xffffffa8
   4d4e4:	ldr	r1, [r6]
   4d4e8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   4d4ec:	ldr	r3, [r3]
   4d4f0:	mvn	ip, #5
   4d4f4:	mov	r6, #0
   4d4f8:	str	r6, [sp]
   4d4fc:	stmib	sp, {r0, ip}
   4d500:	add	r0, r3, r1
   4d504:	add	r3, r0, #1
   4d508:	ldr	r6, [sp, #96]	; 0x60
   4d50c:	mov	r0, r6
   4d510:	mov	r1, #57	; 0x39
   4d514:	bl	568bc <fputs@plt+0x454d4>
   4d518:	b	4d540 <fputs@plt+0x3c158>
   4d51c:	ldr	r3, [r1]
   4d520:	str	r6, [sp]
   4d524:	movw	r1, #30064	; 0x7570
   4d528:	movt	r1, #8
   4d52c:	mov	r0, r5
   4d530:	bl	1aa38 <fputs@plt+0x9650>
   4d534:	b	4d04c <fputs@plt+0x3bc64>
   4d538:	mvn	r0, #0
   4d53c:	ldr	r6, [sp, #96]	; 0x60
   4d540:	str	r0, [fp, #-76]	; 0xffffffb4
   4d544:	ldrb	r0, [sl]
   4d548:	cmp	r0, #12
   4d54c:	bne	4d568 <fputs@plt+0x3c180>
   4d550:	ldr	r0, [sp, #88]	; 0x58
   4d554:	ldr	r3, [r0]
   4d558:	ldr	r2, [sl, #4]
   4d55c:	mov	r0, r6
   4d560:	mov	r1, #57	; 0x39
   4d564:	bl	5722c <fputs@plt+0x45e44>
   4d568:	mov	r0, r6
   4d56c:	bl	587d4 <fputs@plt+0x473ec>
   4d570:	mov	r2, r0
   4d574:	mov	r0, #320	; 0x140
   4d578:	strh	r0, [r7, #6]
   4d57c:	mov	r0, r5
   4d580:	mov	r1, r7
   4d584:	str	r2, [sp, #76]	; 0x4c
   4d588:	bl	64038 <fputs@plt+0x52c50>
   4d58c:	ldr	r0, [r7, #12]
   4d590:	cmp	r0, #0
   4d594:	bne	4d5bc <fputs@plt+0x3c1d4>
   4d598:	ldr	r1, [fp, #-76]	; 0xffffffb4
   4d59c:	cmp	r1, #0
   4d5a0:	bmi	4d5bc <fputs@plt+0x3c1d4>
   4d5a4:	mov	r0, r6
   4d5a8:	mov	r2, #58	; 0x3a
   4d5ac:	bl	5d224 <fputs@plt+0x4be3c>
   4d5b0:	ldrb	r0, [fp, #-68]	; 0xffffffbc
   4d5b4:	orr	r0, r0, #1
   4d5b8:	strb	r0, [fp, #-68]	; 0xffffffbc
   4d5bc:	ldrb	r1, [r7, #8]
   4d5c0:	mov	r0, #0
   4d5c4:	tst	r1, #1
   4d5c8:	beq	4d62c <fputs@plt+0x3c244>
   4d5cc:	ldr	r9, [r5, #72]	; 0x48
   4d5d0:	add	r0, r9, #1
   4d5d4:	str	r0, [r5, #72]	; 0x48
   4d5d8:	str	r9, [fp, #-60]	; 0xffffffc4
   4d5dc:	ldr	r1, [r7]
   4d5e0:	mov	r6, #0
   4d5e4:	mov	r0, r5
   4d5e8:	mov	r2, #0
   4d5ec:	mov	r3, #0
   4d5f0:	bl	63f9c <fputs@plt+0x52bb4>
   4d5f4:	mvn	r1, #5
   4d5f8:	str	r6, [sp]
   4d5fc:	ldr	r6, [sp, #96]	; 0x60
   4d600:	stmib	sp, {r0, r1}
   4d604:	mov	r0, r6
   4d608:	mov	r1, #57	; 0x39
   4d60c:	mov	r2, r9
   4d610:	mov	r3, #0
   4d614:	bl	568bc <fputs@plt+0x454d4>
   4d618:	str	r0, [fp, #-56]	; 0xffffffc8
   4d61c:	mov	r0, r6
   4d620:	mov	r1, #8
   4d624:	bl	1abf0 <fputs@plt+0x9808>
   4d628:	mov	r0, #3
   4d62c:	strb	r0, [fp, #-63]	; 0xffffffc1
   4d630:	ldr	r0, [sp, #100]	; 0x64
   4d634:	cmp	r0, #0
   4d638:	ldr	r0, [sp, #92]	; 0x5c
   4d63c:	cmpeq	r0, #0
   4d640:	beq	4d6bc <fputs@plt+0x3c2d4>
   4d644:	cmp	r0, #0
   4d648:	beq	4d7bc <fputs@plt+0x3c3d4>
   4d64c:	ldr	r1, [r7]
   4d650:	ldr	r3, [r1]
   4d654:	cmp	r3, #1
   4d658:	blt	4d678 <fputs@plt+0x3c290>
   4d65c:	ldr	r1, [r1, #4]
   4d660:	add	r1, r1, #18
   4d664:	mov	r2, #0
   4d668:	strh	r2, [r1], #20
   4d66c:	sub	r3, r3, #1
   4d670:	cmp	r3, #0
   4d674:	bgt	4d668 <fputs@plt+0x3c280>
   4d678:	ldr	r3, [r0]
   4d67c:	cmp	r3, #1
   4d680:	blt	4d6a0 <fputs@plt+0x3c2b8>
   4d684:	ldr	r1, [r0, #4]
   4d688:	add	r1, r1, #18
   4d68c:	mov	r2, #0
   4d690:	strh	r2, [r1], #20
   4d694:	sub	r3, r3, #1
   4d698:	cmp	r3, #0
   4d69c:	bgt	4d690 <fputs@plt+0x3c2a8>
   4d6a0:	ldrsh	r1, [r7, #6]
   4d6a4:	mov	r2, #66	; 0x42
   4d6a8:	cmp	r1, #67	; 0x43
   4d6ac:	ldr	r6, [sp, #96]	; 0x60
   4d6b0:	add	r9, sp, #144	; 0x90
   4d6b4:	strhge	r2, [r7, #6]
   4d6b8:	b	4d7c8 <fputs@plt+0x3c3e0>
   4d6bc:	ldr	r0, [r7]
   4d6c0:	ldr	r1, [r7, #8]
   4d6c4:	ldrsh	r2, [r7, #6]
   4d6c8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   4d6cc:	ldrb	r6, [fp, #-64]	; 0xffffffc0
   4d6d0:	and	r1, r1, #16384	; 0x4000
   4d6d4:	cmp	r6, #0
   4d6d8:	orrne	r1, r1, #1024	; 0x400
   4d6dc:	stm	sp, {r0, r1, r2}
   4d6e0:	mov	r0, r5
   4d6e4:	ldr	r1, [sp, #104]	; 0x68
   4d6e8:	ldr	r2, [sp, #80]	; 0x50
   4d6ec:	bl	64198 <fputs@plt+0x52db0>
   4d6f0:	cmp	r0, #0
   4d6f4:	beq	4d04c <fputs@plt+0x3bc64>
   4d6f8:	mov	r9, r0
   4d6fc:	bl	64bd8 <fputs@plt+0x537f0>
   4d700:	ldrsh	r1, [r7, #6]
   4d704:	cmp	r0, r1
   4d708:	strhlt	r0, [r7, #6]
   4d70c:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   4d710:	cmp	r0, #0
   4d714:	beq	4d728 <fputs@plt+0x3c340>
   4d718:	mov	r0, r9
   4d71c:	bl	64be0 <fputs@plt+0x537f8>
   4d720:	cmp	r0, #0
   4d724:	strbne	r0, [fp, #-63]	; 0xffffffc1
   4d728:	ldr	r6, [fp, #-96]	; 0xffffffa0
   4d72c:	cmp	r6, #0
   4d730:	beq	4d750 <fputs@plt+0x3c368>
   4d734:	mov	r0, r9
   4d738:	bl	64be8 <fputs@plt+0x53800>
   4d73c:	str	r0, [fp, #-92]	; 0xffffffa4
   4d740:	ldr	r1, [r6]
   4d744:	cmp	r0, r1
   4d748:	moveq	r0, #0
   4d74c:	streq	r0, [fp, #-96]	; 0xffffffa0
   4d750:	ldr	r1, [fp, #-76]	; 0xffffffb4
   4d754:	cmp	r1, #0
   4d758:	bmi	4d770 <fputs@plt+0x3c388>
   4d75c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   4d760:	cmp	r0, #0
   4d764:	bne	4d770 <fputs@plt+0x3c388>
   4d768:	ldr	r0, [sp, #96]	; 0x60
   4d76c:	bl	56ac8 <fputs@plt+0x456e0>
   4d770:	mov	r0, r9
   4d774:	bl	65444 <fputs@plt+0x5405c>
   4d778:	mov	r6, r0
   4d77c:	mov	r0, r9
   4d780:	bl	6544c <fputs@plt+0x54064>
   4d784:	sub	r1, fp, #64	; 0x40
   4d788:	sub	r2, fp, #96	; 0x60
   4d78c:	str	r2, [sp]
   4d790:	stmib	sp, {r1, sl}
   4d794:	str	r6, [sp, #12]
   4d798:	str	r0, [sp, #16]
   4d79c:	mov	r0, r5
   4d7a0:	mov	r1, r7
   4d7a4:	ldr	r2, [sp, #88]	; 0x58
   4d7a8:	mvn	r3, #0
   4d7ac:	bl	64bf0 <fputs@plt+0x53808>
   4d7b0:	mov	r0, r9
   4d7b4:	bl	65454 <fputs@plt+0x5406c>
   4d7b8:	b	4e270 <fputs@plt+0x3ce88>
   4d7bc:	mov	r2, #0
   4d7c0:	add	r9, sp, #144	; 0x90
   4d7c4:	strh	r2, [r7, #6]
   4d7c8:	ldr	r1, [fp, #-96]	; 0xffffffa0
   4d7cc:	mvn	r2, #0
   4d7d0:	bl	5ab00 <fputs@plt+0x49718>
   4d7d4:	str	r0, [sp, #64]	; 0x40
   4d7d8:	mov	r0, r6
   4d7dc:	bl	587d4 <fputs@plt+0x473ec>
   4d7e0:	ldr	r2, [sp, #92]	; 0x5c
   4d7e4:	str	r0, [sp, #68]	; 0x44
   4d7e8:	add	r0, sp, #112	; 0x70
   4d7ec:	vmov.i32	q8, #0	; 0x00000000
   4d7f0:	add	r0, r0, #8
   4d7f4:	vst1.64	{d16-d17}, [r0]
   4d7f8:	mov	r0, #0
   4d7fc:	str	r0, [sp, #140]	; 0x8c
   4d800:	str	r0, [sp, #136]	; 0x88
   4d804:	ldr	r1, [sp, #104]	; 0x68
   4d808:	str	r1, [sp, #116]	; 0x74
   4d80c:	str	r5, [sp, #112]	; 0x70
   4d810:	str	r9, [sp, #124]	; 0x7c
   4d814:	ldr	r1, [r5, #76]	; 0x4c
   4d818:	add	r1, r1, #1
   4d81c:	str	r1, [sp, #160]	; 0xa0
   4d820:	cmp	r2, #0
   4d824:	ldrne	r0, [r2]
   4d828:	str	r2, [sp, #168]	; 0xa8
   4d82c:	str	r0, [sp, #156]	; 0x9c
   4d830:	add	r6, sp, #112	; 0x70
   4d834:	mov	r0, r6
   4d838:	ldr	r1, [sp, #88]	; 0x58
   4d83c:	bl	658dc <fputs@plt+0x544f4>
   4d840:	ldr	r1, [fp, #-96]	; 0xffffffa0
   4d844:	mov	r0, r6
   4d848:	bl	658dc <fputs@plt+0x544f4>
   4d84c:	ldr	r0, [sp, #84]	; 0x54
   4d850:	cmp	r0, #0
   4d854:	beq	4d864 <fputs@plt+0x3c47c>
   4d858:	add	r0, sp, #112	; 0x70
   4d85c:	ldr	r1, [sp, #84]	; 0x54
   4d860:	bl	65928 <fputs@plt+0x54540>
   4d864:	ldr	r0, [sp, #176]	; 0xb0
   4d868:	ldr	r1, [sp, #188]	; 0xbc
   4d86c:	str	r0, [sp, #180]	; 0xb4
   4d870:	cmp	r1, #1
   4d874:	blt	4d8bc <fputs@plt+0x3c4d4>
   4d878:	mov	r6, #0
   4d87c:	add	r9, sp, #112	; 0x70
   4d880:	ldrh	r0, [sp, #140]	; 0x8c
   4d884:	orr	r0, r0, #8
   4d888:	strh	r0, [sp, #140]	; 0x8c
   4d88c:	ldr	r0, [sp, #184]	; 0xb8
   4d890:	ldr	r0, [r0, r6, lsl #4]
   4d894:	ldr	r1, [r0, #20]
   4d898:	mov	r0, r9
   4d89c:	bl	658dc <fputs@plt+0x544f4>
   4d8a0:	ldrh	r0, [sp, #140]	; 0x8c
   4d8a4:	bic	r0, r0, #8
   4d8a8:	strh	r0, [sp, #140]	; 0x8c
   4d8ac:	add	r6, r6, #1
   4d8b0:	ldr	r0, [sp, #188]	; 0xbc
   4d8b4:	cmp	r6, r0
   4d8b8:	blt	4d880 <fputs@plt+0x3c498>
   4d8bc:	ldr	r0, [r5, #76]	; 0x4c
   4d8c0:	str	r0, [sp, #164]	; 0xa4
   4d8c4:	ldrb	r0, [r4, #69]	; 0x45
   4d8c8:	cmp	r0, #0
   4d8cc:	bne	4d04c <fputs@plt+0x3bc64>
   4d8d0:	ldr	r0, [sp, #92]	; 0x5c
   4d8d4:	cmp	r0, #0
   4d8d8:	beq	4da90 <fputs@plt+0x3c6a8>
   4d8dc:	ldr	r0, [r5, #72]	; 0x48
   4d8e0:	add	r1, r0, #1
   4d8e4:	str	r1, [r5, #72]	; 0x48
   4d8e8:	str	r0, [sp, #148]	; 0x94
   4d8ec:	ldr	r3, [sp, #176]	; 0xb0
   4d8f0:	mov	r6, #0
   4d8f4:	mov	r0, r5
   4d8f8:	ldr	r1, [sp, #92]	; 0x5c
   4d8fc:	mov	r2, #0
   4d900:	bl	63f9c <fputs@plt+0x52bb4>
   4d904:	ldr	r2, [sp, #148]	; 0x94
   4d908:	ldr	r3, [sp, #156]	; 0x9c
   4d90c:	mvn	r1, #5
   4d910:	str	r6, [sp]
   4d914:	str	r0, [sp, #28]
   4d918:	stmib	sp, {r0, r1}
   4d91c:	ldr	r9, [sp, #96]	; 0x60
   4d920:	mov	r0, r9
   4d924:	mov	r1, #58	; 0x3a
   4d928:	bl	568bc <fputs@plt+0x454d4>
   4d92c:	str	r0, [sp, #20]
   4d930:	ldr	r6, [r5, #76]	; 0x4c
   4d934:	add	r0, r6, #3
   4d938:	str	r0, [sp, #52]	; 0x34
   4d93c:	str	r0, [r5, #76]	; 0x4c
   4d940:	mov	r0, r9
   4d944:	bl	587d4 <fputs@plt+0x473ec>
   4d948:	str	r0, [sp, #48]	; 0x30
   4d94c:	ldr	r0, [r5, #76]	; 0x4c
   4d950:	add	r0, r0, #1
   4d954:	str	r0, [sp, #60]	; 0x3c
   4d958:	str	r0, [r5, #76]	; 0x4c
   4d95c:	mov	r0, r9
   4d960:	bl	587d4 <fputs@plt+0x473ec>
   4d964:	str	r0, [sp, #56]	; 0x38
   4d968:	ldr	r2, [r5, #76]	; 0x4c
   4d96c:	str	r2, [sp, #100]	; 0x64
   4d970:	ldr	r0, [sp, #92]	; 0x5c
   4d974:	ldr	r0, [r0]
   4d978:	add	r1, r0, r2
   4d97c:	str	r1, [sp, #24]
   4d980:	add	r0, r1, r0
   4d984:	str	r0, [r5, #76]	; 0x4c
   4d988:	add	r3, r6, #2
   4d98c:	mov	r0, r9
   4d990:	mov	r1, #22
   4d994:	mov	r2, #0
   4d998:	str	r3, [sp, #40]	; 0x28
   4d99c:	bl	5722c <fputs@plt+0x45e44>
   4d9a0:	add	r3, r6, #1
   4d9a4:	mov	r0, r9
   4d9a8:	mov	r1, #22
   4d9ac:	mov	r2, #0
   4d9b0:	str	r3, [sp, #44]	; 0x2c
   4d9b4:	bl	5722c <fputs@plt+0x45e44>
   4d9b8:	ldr	r0, [sp, #92]	; 0x5c
   4d9bc:	ldr	r0, [r0]
   4d9c0:	ldr	r1, [sp, #100]	; 0x64
   4d9c4:	add	r0, r0, r1
   4d9c8:	str	r0, [sp]
   4d9cc:	add	r3, r1, #1
   4d9d0:	mov	r0, r9
   4d9d4:	mov	r1, #25
   4d9d8:	mov	r2, #0
   4d9dc:	str	r3, [sp, #36]	; 0x24
   4d9e0:	bl	46a3c <fputs@plt+0x35654>
   4d9e4:	mov	r0, r9
   4d9e8:	mov	r1, #14
   4d9ec:	ldr	r2, [sp, #60]	; 0x3c
   4d9f0:	ldr	r3, [sp, #56]	; 0x38
   4d9f4:	bl	5722c <fputs@plt+0x45e44>
   4d9f8:	mov	r0, #256	; 0x100
   4d9fc:	ldr	r1, [sp, #64]	; 0x40
   4da00:	cmp	r1, #0
   4da04:	movweq	r0, #2304	; 0x900
   4da08:	mov	r1, #0
   4da0c:	str	r1, [sp]
   4da10:	str	r0, [sp, #4]
   4da14:	mov	r6, #0
   4da18:	str	r1, [sp, #8]
   4da1c:	mov	r0, r5
   4da20:	ldr	r1, [sp, #104]	; 0x68
   4da24:	ldr	r2, [sp, #80]	; 0x50
   4da28:	ldr	r3, [sp, #92]	; 0x5c
   4da2c:	bl	64198 <fputs@plt+0x52db0>
   4da30:	str	r0, [sp, #32]
   4da34:	cmp	r0, #0
   4da38:	beq	4d04c <fputs@plt+0x3bc64>
   4da3c:	ldr	r0, [sp, #32]
   4da40:	bl	64be8 <fputs@plt+0x53800>
   4da44:	ldr	r1, [sp, #92]	; 0x5c
   4da48:	ldr	r1, [r1]
   4da4c:	cmp	r0, r1
   4da50:	mov	r0, #0
   4da54:	str	r0, [sp, #72]	; 0x48
   4da58:	mov	r0, #0
   4da5c:	str	r0, [sp, #100]	; 0x64
   4da60:	beq	4df1c <fputs@plt+0x3cb34>
   4da64:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   4da68:	cmp	r0, #0
   4da6c:	beq	4dd44 <fputs@plt+0x3c95c>
   4da70:	ldrb	r0, [r7, #8]
   4da74:	movw	r2, #30104	; 0x7598
   4da78:	movt	r2, #8
   4da7c:	movw	r1, #30113	; 0x75a1
   4da80:	movt	r1, #8
   4da84:	tst	r0, #1
   4da88:	moveq	r1, r2
   4da8c:	b	4dd4c <fputs@plt+0x3c964>
   4da90:	add	r1, sp, #144	; 0x90
   4da94:	mov	r0, r7
   4da98:	bl	65eec <fputs@plt+0x54b04>
   4da9c:	cmp	r0, #0
   4daa0:	beq	4dbec <fputs@plt+0x3c804>
   4daa4:	mov	r6, r0
   4daa8:	ldr	r1, [r0, #64]	; 0x40
   4daac:	ldr	r0, [r5]
   4dab0:	bl	1ab5c <fputs@plt+0x9774>
   4dab4:	mov	r9, r0
   4dab8:	ldr	r0, [r5, #72]	; 0x48
   4dabc:	str	r0, [sp, #92]	; 0x5c
   4dac0:	add	r0, r0, #1
   4dac4:	str	r0, [r5, #72]	; 0x48
   4dac8:	ldr	r0, [r6, #28]
   4dacc:	str	r0, [sp, #72]	; 0x48
   4dad0:	mov	r0, r5
   4dad4:	mov	r1, r9
   4dad8:	bl	5bce8 <fputs@plt+0x4a900>
   4dadc:	ldr	r0, [r6]
   4dae0:	ldr	r2, [r6, #28]
   4dae4:	str	r0, [sp]
   4dae8:	mov	r0, #0
   4daec:	str	r0, [sp, #100]	; 0x64
   4daf0:	mov	r0, r5
   4daf4:	str	r9, [sp, #80]	; 0x50
   4daf8:	mov	r1, r9
   4dafc:	mov	r3, #0
   4db00:	bl	56c5c <fputs@plt+0x45874>
   4db04:	ldrb	r0, [r6, #42]	; 0x2a
   4db08:	tst	r0, #32
   4db0c:	beq	4db1c <fputs@plt+0x3c734>
   4db10:	mov	r0, r6
   4db14:	bl	43f94 <fputs@plt+0x32bac>
   4db18:	str	r0, [sp, #100]	; 0x64
   4db1c:	ldr	r0, [r6, #8]
   4db20:	cmp	r0, #0
   4db24:	bne	4db3c <fputs@plt+0x3c754>
   4db28:	b	4db84 <fputs@plt+0x3c79c>
   4db2c:	str	r0, [sp, #100]	; 0x64
   4db30:	ldr	r0, [r0, #20]
   4db34:	cmp	r0, #0
   4db38:	beq	4db84 <fputs@plt+0x3c79c>
   4db3c:	ldrb	r1, [r0, #55]	; 0x37
   4db40:	tst	r1, #4
   4db44:	bne	4db30 <fputs@plt+0x3c748>
   4db48:	ldrsh	r1, [r0, #48]	; 0x30
   4db4c:	ldrsh	r2, [r6, #40]	; 0x28
   4db50:	cmp	r1, r2
   4db54:	bge	4db30 <fputs@plt+0x3c748>
   4db58:	ldr	r2, [r0, #36]	; 0x24
   4db5c:	cmp	r2, #0
   4db60:	bne	4db30 <fputs@plt+0x3c748>
   4db64:	ldr	r2, [sp, #100]	; 0x64
   4db68:	cmp	r2, #0
   4db6c:	beq	4db2c <fputs@plt+0x3c744>
   4db70:	ldr	r2, [sp, #100]	; 0x64
   4db74:	ldrsh	r2, [r2, #48]	; 0x30
   4db78:	cmp	r1, r2
   4db7c:	strlt	r0, [sp, #100]	; 0x64
   4db80:	b	4db30 <fputs@plt+0x3c748>
   4db84:	ldr	r0, [sp, #100]	; 0x64
   4db88:	cmp	r0, #0
   4db8c:	beq	4dc88 <fputs@plt+0x3c8a0>
   4db90:	ldr	r1, [sp, #100]	; 0x64
   4db94:	ldr	r0, [r1, #44]	; 0x2c
   4db98:	str	r0, [sp, #72]	; 0x48
   4db9c:	mov	r0, r5
   4dba0:	bl	56d58 <fputs@plt+0x45970>
   4dba4:	mov	r9, r0
   4dba8:	mov	r0, #1
   4dbac:	ldr	r1, [sp, #80]	; 0x50
   4dbb0:	str	r1, [sp]
   4dbb4:	str	r0, [sp, #4]
   4dbb8:	ldr	r0, [sp, #96]	; 0x60
   4dbbc:	mov	r1, #54	; 0x36
   4dbc0:	ldr	r2, [sp, #92]	; 0x5c
   4dbc4:	ldr	r3, [sp, #72]	; 0x48
   4dbc8:	bl	1abac <fputs@plt+0x97c4>
   4dbcc:	cmp	r9, #0
   4dbd0:	beq	4dcac <fputs@plt+0x3c8c4>
   4dbd4:	ldr	r0, [sp, #96]	; 0x60
   4dbd8:	mvn	r1, #0
   4dbdc:	mov	r2, r9
   4dbe0:	mvn	r3, #5
   4dbe4:	bl	1ad6c <fputs@plt+0x9984>
   4dbe8:	b	4dcac <fputs@plt+0x3c8c4>
   4dbec:	mov	r9, #0
   4dbf0:	str	r9, [sp, #108]	; 0x6c
   4dbf4:	ldr	r0, [r7, #40]	; 0x28
   4dbf8:	cmp	r0, #0
   4dbfc:	mov	r6, #0
   4dc00:	mov	r0, #0
   4dc04:	str	r0, [sp, #100]	; 0x64
   4dc08:	beq	4e320 <fputs@plt+0x3cf38>
   4dc0c:	add	r1, sp, #144	; 0x90
   4dc10:	mov	r0, r5
   4dc14:	bl	65df8 <fputs@plt+0x54a10>
   4dc18:	ldr	r3, [sp, #108]	; 0x6c
   4dc1c:	str	r9, [sp]
   4dc20:	stmib	sp, {r6, r9}
   4dc24:	mov	r0, r5
   4dc28:	ldr	r1, [sp, #104]	; 0x68
   4dc2c:	ldr	r2, [sp, #80]	; 0x50
   4dc30:	bl	64198 <fputs@plt+0x52db0>
   4dc34:	cmp	r0, #0
   4dc38:	beq	4e380 <fputs@plt+0x3cf98>
   4dc3c:	mov	r6, r0
   4dc40:	add	r1, sp, #144	; 0x90
   4dc44:	mov	r0, r5
   4dc48:	bl	65acc <fputs@plt+0x546e4>
   4dc4c:	mov	r0, r6
   4dc50:	bl	64be8 <fputs@plt+0x53800>
   4dc54:	cmp	r0, #1
   4dc58:	blt	4dc70 <fputs@plt+0x3c888>
   4dc5c:	mov	r0, r6
   4dc60:	bl	6544c <fputs@plt+0x54064>
   4dc64:	mov	r1, r0
   4dc68:	ldr	r0, [sp, #96]	; 0x60
   4dc6c:	bl	56a9c <fputs@plt+0x456b4>
   4dc70:	mov	r0, r6
   4dc74:	bl	65454 <fputs@plt+0x5406c>
   4dc78:	add	r1, sp, #144	; 0x90
   4dc7c:	mov	r0, r5
   4dc80:	bl	65d7c <fputs@plt+0x54994>
   4dc84:	b	4dcf0 <fputs@plt+0x3c908>
   4dc88:	mov	r0, #1
   4dc8c:	ldr	r1, [sp, #80]	; 0x50
   4dc90:	str	r1, [sp]
   4dc94:	str	r0, [sp, #4]
   4dc98:	ldr	r0, [sp, #96]	; 0x60
   4dc9c:	mov	r1, #54	; 0x36
   4dca0:	ldr	r2, [sp, #92]	; 0x5c
   4dca4:	ldr	r3, [sp, #72]	; 0x48
   4dca8:	bl	1abac <fputs@plt+0x97c4>
   4dcac:	ldr	r0, [sp, #184]	; 0xb8
   4dcb0:	ldr	r3, [r0, #8]
   4dcb4:	ldr	r9, [sp, #96]	; 0x60
   4dcb8:	mov	r0, r9
   4dcbc:	mov	r1, #50	; 0x32
   4dcc0:	ldr	r2, [sp, #92]	; 0x5c
   4dcc4:	bl	5722c <fputs@plt+0x45e44>
   4dcc8:	mov	r0, r9
   4dccc:	mov	r1, #61	; 0x3d
   4dcd0:	ldr	r2, [sp, #92]	; 0x5c
   4dcd4:	bl	587b0 <fputs@plt+0x473c8>
   4dcd8:	mov	r0, r5
   4dcdc:	mov	r1, r6
   4dce0:	ldr	r2, [sp, #100]	; 0x64
   4dce4:	bl	65f84 <fputs@plt+0x54b9c>
   4dce8:	mov	r0, #0
   4dcec:	str	r0, [sp, #100]	; 0x64
   4dcf0:	mov	r6, #0
   4dcf4:	str	r6, [fp, #-96]	; 0xffffffa0
   4dcf8:	mov	r0, r5
   4dcfc:	ldr	r1, [sp, #84]	; 0x54
   4dd00:	ldr	r9, [sp, #68]	; 0x44
   4dd04:	mov	r2, r9
   4dd08:	mov	r3, #16
   4dd0c:	bl	5979c <fputs@plt+0x483b4>
   4dd10:	ldr	r2, [r7]
   4dd14:	str	r6, [sp]
   4dd18:	stmib	sp, {r6, sl}
   4dd1c:	str	r9, [sp, #12]
   4dd20:	str	r9, [sp, #16]
   4dd24:	mov	r0, r5
   4dd28:	mov	r1, r7
   4dd2c:	mvn	r3, #0
   4dd30:	bl	64bf0 <fputs@plt+0x53808>
   4dd34:	mov	r0, r4
   4dd38:	ldr	r1, [sp, #100]	; 0x64
   4dd3c:	bl	445f8 <fputs@plt+0x33210>
   4dd40:	b	4e264 <fputs@plt+0x3ce7c>
   4dd44:	movw	r1, #30113	; 0x75a1
   4dd48:	movt	r1, #8
   4dd4c:	mov	r0, r5
   4dd50:	bl	65980 <fputs@plt+0x54598>
   4dd54:	ldr	r0, [sp, #92]	; 0x5c
   4dd58:	ldr	r1, [r0]
   4dd5c:	ldr	r0, [sp, #176]	; 0xb0
   4dd60:	cmp	r0, #1
   4dd64:	str	r1, [sp, #100]	; 0x64
   4dd68:	blt	4dda8 <fputs@plt+0x3c9c0>
   4dd6c:	ldr	r1, [sp, #172]	; 0xac
   4dd70:	ldr	ip, [sp, #176]	; 0xb0
   4dd74:	add	r0, r1, #12
   4dd78:	mov	r2, #0
   4dd7c:	ldr	r1, [sp, #100]	; 0x64
   4dd80:	mov	r3, r1
   4dd84:	ldr	r6, [r0], #24
   4dd88:	cmp	r6, r3
   4dd8c:	mov	r6, #0
   4dd90:	movwge	r6, #1
   4dd94:	add	r3, r3, r6
   4dd98:	add	r1, r1, r6
   4dd9c:	add	r2, r2, #1
   4dda0:	cmp	r2, ip
   4dda4:	blt	4dd84 <fputs@plt+0x3c99c>
   4dda8:	mov	r0, r5
   4ddac:	str	r1, [sp, #72]	; 0x48
   4ddb0:	bl	58af8 <fputs@plt+0x47710>
   4ddb4:	mov	r6, r0
   4ddb8:	mov	r0, r5
   4ddbc:	bl	659e0 <fputs@plt+0x545f8>
   4ddc0:	mov	r9, #0
   4ddc4:	str	r9, [sp]
   4ddc8:	mov	r0, r5
   4ddcc:	ldr	r1, [sp, #92]	; 0x5c
   4ddd0:	str	r6, [sp, #80]	; 0x50
   4ddd4:	mov	r2, r6
   4ddd8:	mov	r3, #0
   4dddc:	bl	58b38 <fputs@plt+0x47750>
   4dde0:	ldr	r0, [sp, #176]	; 0xb0
   4dde4:	cmp	r0, #1
   4dde8:	ldr	ip, [sp, #100]	; 0x64
   4ddec:	blt	4de50 <fputs@plt+0x3ca68>
   4ddf0:	mov	r6, #0
   4ddf4:	b	4de0c <fputs@plt+0x3ca24>
   4ddf8:	add	r9, r9, #24
   4ddfc:	add	r6, r6, #1
   4de00:	ldr	r0, [sp, #176]	; 0xb0
   4de04:	cmp	r6, r0
   4de08:	bge	4de50 <fputs@plt+0x3ca68>
   4de0c:	ldr	r0, [sp, #172]	; 0xac
   4de10:	add	r1, r0, r9
   4de14:	ldr	r1, [r1, #12]
   4de18:	cmp	r1, ip
   4de1c:	blt	4ddf8 <fputs@plt+0x3ca10>
   4de20:	ldr	r1, [r0, r9]!
   4de24:	ldr	r3, [r0, #4]
   4de28:	ldr	r2, [r0, #8]
   4de2c:	ldr	r0, [sp, #80]	; 0x50
   4de30:	add	r0, ip, r0
   4de34:	str	r0, [sp]
   4de38:	mov	r0, r5
   4de3c:	str	ip, [sp, #100]	; 0x64
   4de40:	bl	65a2c <fputs@plt+0x54644>
   4de44:	ldr	ip, [sp, #100]	; 0x64
   4de48:	add	ip, ip, #1
   4de4c:	b	4ddf8 <fputs@plt+0x3ca10>
   4de50:	mov	r0, r5
   4de54:	bl	596e0 <fputs@plt+0x482f8>
   4de58:	mov	r9, r0
   4de5c:	str	r0, [sp]
   4de60:	ldr	r6, [sp, #96]	; 0x60
   4de64:	mov	r0, r6
   4de68:	mov	r1, #49	; 0x31
   4de6c:	ldr	r2, [sp, #80]	; 0x50
   4de70:	ldr	r3, [sp, #72]	; 0x48
   4de74:	bl	46a3c <fputs@plt+0x35654>
   4de78:	ldr	r2, [sp, #148]	; 0x94
   4de7c:	mov	r0, r6
   4de80:	mov	r1, #109	; 0x6d
   4de84:	mov	r3, r9
   4de88:	bl	5722c <fputs@plt+0x45e44>
   4de8c:	mov	r0, r5
   4de90:	mov	r1, r9
   4de94:	bl	5971c <fputs@plt+0x48334>
   4de98:	mov	r0, r5
   4de9c:	ldr	r1, [sp, #80]	; 0x50
   4dea0:	ldr	r9, [sp, #72]	; 0x48
   4dea4:	mov	r2, r9
   4dea8:	bl	58e3c <fputs@plt+0x47a54>
   4deac:	ldr	r0, [sp, #32]
   4deb0:	bl	65454 <fputs@plt+0x5406c>
   4deb4:	ldr	r6, [r5, #72]	; 0x48
   4deb8:	add	r0, r6, #1
   4debc:	str	r0, [r5, #72]	; 0x48
   4dec0:	str	r6, [sp, #152]	; 0x98
   4dec4:	mov	r0, r5
   4dec8:	bl	596e0 <fputs@plt+0x482f8>
   4decc:	mov	r3, r0
   4ded0:	str	r9, [sp]
   4ded4:	ldr	r9, [sp, #96]	; 0x60
   4ded8:	mov	r0, r9
   4dedc:	mov	r1, #60	; 0x3c
   4dee0:	str	r6, [sp, #72]	; 0x48
   4dee4:	mov	r2, r6
   4dee8:	mov	r6, r3
   4deec:	bl	46a3c <fputs@plt+0x35654>
   4def0:	ldr	r2, [sp, #148]	; 0x94
   4def4:	mov	r0, r9
   4def8:	mov	r1, #106	; 0x6a
   4defc:	ldr	r3, [sp, #68]	; 0x44
   4df00:	bl	5722c <fputs@plt+0x45e44>
   4df04:	mov	r1, #1
   4df08:	mov	r0, #1
   4df0c:	str	r0, [sp, #100]	; 0x64
   4df10:	strb	r1, [sp, #145]	; 0x91
   4df14:	mov	r0, r5
   4df18:	bl	659e0 <fputs@plt+0x545f8>
   4df1c:	ldr	r0, [sp, #64]	; 0x40
   4df20:	cmp	r0, #0
   4df24:	bne	4df64 <fputs@plt+0x3cb7c>
   4df28:	ldrb	r0, [r4, #64]	; 0x40
   4df2c:	tst	r0, #4
   4df30:	bne	4df64 <fputs@plt+0x3cb7c>
   4df34:	ldr	r0, [sp, #100]	; 0x64
   4df38:	cmp	r0, #0
   4df3c:	bne	4df50 <fputs@plt+0x3cb68>
   4df40:	ldr	r0, [sp, #32]
   4df44:	bl	65a7c <fputs@plt+0x54694>
   4df48:	cmp	r0, #0
   4df4c:	beq	4df64 <fputs@plt+0x3cb7c>
   4df50:	mov	r0, #0
   4df54:	str	r0, [fp, #-96]	; 0xffffffa0
   4df58:	ldr	r1, [fp, #-76]	; 0xffffffb4
   4df5c:	ldr	r0, [sp, #96]	; 0x60
   4df60:	bl	56ac8 <fputs@plt+0x456e0>
   4df64:	ldr	r0, [sp, #96]	; 0x60
   4df68:	bl	5b7a4 <fputs@plt+0x4a3bc>
   4df6c:	str	r0, [sp, #64]	; 0x40
   4df70:	mov	r0, r5
   4df74:	bl	659e0 <fputs@plt+0x545f8>
   4df78:	ldr	r0, [sp, #100]	; 0x64
   4df7c:	cmp	r0, #0
   4df80:	beq	4dfa0 <fputs@plt+0x3cbb8>
   4df84:	ldr	r2, [sp, #148]	; 0x94
   4df88:	ldr	r0, [sp, #72]	; 0x48
   4df8c:	str	r0, [sp]
   4df90:	ldr	r0, [sp, #96]	; 0x60
   4df94:	mov	r1, #100	; 0x64
   4df98:	mov	r3, r6
   4df9c:	bl	46a3c <fputs@plt+0x35654>
   4dfa0:	ldr	r0, [sp, #24]
   4dfa4:	add	r0, r0, #1
   4dfa8:	str	r0, [sp, #80]	; 0x50
   4dfac:	ldr	r1, [sp, #92]	; 0x5c
   4dfb0:	ldr	r0, [r1]
   4dfb4:	cmp	r0, #1
   4dfb8:	blt	4e030 <fputs@plt+0x3cc48>
   4dfbc:	mov	r9, #0
   4dfc0:	mov	r6, #0
   4dfc4:	b	4e000 <fputs@plt+0x3cc18>
   4dfc8:	mov	r0, #1
   4dfcc:	strb	r0, [sp, #144]	; 0x90
   4dfd0:	ldr	r0, [r1, #4]
   4dfd4:	ldr	r1, [r0, r9]
   4dfd8:	ldr	r0, [sp, #80]	; 0x50
   4dfdc:	add	r2, r0, r6
   4dfe0:	mov	r0, r5
   4dfe4:	bl	56a30 <fputs@plt+0x45648>
   4dfe8:	add	r9, r9, #20
   4dfec:	add	r6, r6, #1
   4dff0:	ldr	r1, [sp, #92]	; 0x5c
   4dff4:	ldr	r0, [r1]
   4dff8:	cmp	r6, r0
   4dffc:	bge	4e030 <fputs@plt+0x3cc48>
   4e000:	ldr	r0, [sp, #100]	; 0x64
   4e004:	cmp	r0, #0
   4e008:	beq	4dfc8 <fputs@plt+0x3cbe0>
   4e00c:	ldr	r0, [sp, #80]	; 0x50
   4e010:	add	r0, r0, r6
   4e014:	str	r0, [sp]
   4e018:	ldr	r0, [sp, #96]	; 0x60
   4e01c:	mov	r1, #47	; 0x2f
   4e020:	ldr	r2, [sp, #72]	; 0x48
   4e024:	mov	r3, r6
   4e028:	bl	46a3c <fputs@plt+0x35654>
   4e02c:	b	4dfe8 <fputs@plt+0x3cc00>
   4e030:	mov	r6, r0
   4e034:	ldr	r0, [sp, #28]
   4e038:	bl	62260 <fputs@plt+0x50e78>
   4e03c:	mvn	r1, #5
   4e040:	str	r6, [sp]
   4e044:	stmib	sp, {r0, r1}
   4e048:	ldr	r6, [sp, #96]	; 0x60
   4e04c:	mov	r0, r6
   4e050:	mov	r1, #42	; 0x2a
   4e054:	ldr	r2, [sp, #36]	; 0x24
   4e058:	ldr	r9, [sp, #80]	; 0x50
   4e05c:	mov	r3, r9
   4e060:	bl	568bc <fputs@plt+0x454d4>
   4e064:	mov	r0, r6
   4e068:	bl	5b7a4 <fputs@plt+0x4a3bc>
   4e06c:	str	r0, [sp, #72]	; 0x48
   4e070:	add	r2, r0, #1
   4e074:	str	r2, [sp]
   4e078:	mov	r0, r6
   4e07c:	mov	r1, #43	; 0x2b
   4e080:	mov	r3, #0
   4e084:	bl	46a3c <fputs@plt+0x35654>
   4e088:	ldr	r0, [sp, #92]	; 0x5c
   4e08c:	ldr	r3, [r0]
   4e090:	mov	r0, r5
   4e094:	mov	r1, r9
   4e098:	ldr	r2, [sp, #36]	; 0x24
   4e09c:	bl	65a84 <fputs@plt+0x5469c>
   4e0a0:	mov	r0, r6
   4e0a4:	mov	r1, #14
   4e0a8:	ldr	r2, [sp, #52]	; 0x34
   4e0ac:	ldr	r3, [sp, #48]	; 0x30
   4e0b0:	bl	5722c <fputs@plt+0x45e44>
   4e0b4:	mov	r0, r6
   4e0b8:	mov	r1, #138	; 0x8a
   4e0bc:	ldr	r2, [sp, #40]	; 0x28
   4e0c0:	ldr	r3, [sp, #68]	; 0x44
   4e0c4:	bl	5722c <fputs@plt+0x45e44>
   4e0c8:	mov	r0, r6
   4e0cc:	mov	r1, #14
   4e0d0:	ldr	r2, [sp, #60]	; 0x3c
   4e0d4:	ldr	r3, [sp, #56]	; 0x38
   4e0d8:	bl	5722c <fputs@plt+0x45e44>
   4e0dc:	mov	r0, r6
   4e0e0:	ldr	r1, [sp, #72]	; 0x48
   4e0e4:	bl	568a8 <fputs@plt+0x454c0>
   4e0e8:	add	r1, sp, #144	; 0x90
   4e0ec:	mov	r0, r5
   4e0f0:	bl	65acc <fputs@plt+0x546e4>
   4e0f4:	mov	r0, r6
   4e0f8:	mov	r1, #22
   4e0fc:	mov	r2, #1
   4e100:	ldr	r3, [sp, #44]	; 0x2c
   4e104:	bl	5722c <fputs@plt+0x45e44>
   4e108:	ldr	r0, [sp, #100]	; 0x64
   4e10c:	cmp	r0, #0
   4e110:	beq	4e12c <fputs@plt+0x3cd44>
   4e114:	ldr	r2, [sp, #148]	; 0x94
   4e118:	ldr	r0, [sp, #96]	; 0x60
   4e11c:	mov	r1, #3
   4e120:	ldr	r3, [sp, #64]	; 0x40
   4e124:	bl	5722c <fputs@plt+0x45e44>
   4e128:	b	4e140 <fputs@plt+0x3cd58>
   4e12c:	ldr	r0, [sp, #32]
   4e130:	bl	65454 <fputs@plt+0x5406c>
   4e134:	ldr	r0, [sp, #96]	; 0x60
   4e138:	ldr	r1, [sp, #20]
   4e13c:	bl	56ac8 <fputs@plt+0x456e0>
   4e140:	ldr	r9, [sp, #96]	; 0x60
   4e144:	mov	r0, r9
   4e148:	mov	r1, #14
   4e14c:	ldr	r6, [sp, #52]	; 0x34
   4e150:	mov	r2, r6
   4e154:	ldr	r3, [sp, #48]	; 0x30
   4e158:	bl	5722c <fputs@plt+0x45e44>
   4e15c:	mov	r0, r9
   4e160:	ldr	r1, [sp, #68]	; 0x44
   4e164:	bl	56a9c <fputs@plt+0x456b4>
   4e168:	mov	r0, r9
   4e16c:	bl	5b7a4 <fputs@plt+0x4a3bc>
   4e170:	str	r0, [sp, #100]	; 0x64
   4e174:	mov	r0, r9
   4e178:	mov	r1, #22
   4e17c:	mov	r2, #1
   4e180:	ldr	r3, [sp, #40]	; 0x28
   4e184:	bl	5722c <fputs@plt+0x45e44>
   4e188:	mov	r0, r9
   4e18c:	mov	r1, #15
   4e190:	mov	r2, r6
   4e194:	bl	587b0 <fputs@plt+0x473c8>
   4e198:	mov	r0, r9
   4e19c:	ldr	r1, [sp, #48]	; 0x30
   4e1a0:	bl	58900 <fputs@plt+0x47518>
   4e1a4:	mov	r0, r9
   4e1a8:	bl	5b7a4 <fputs@plt+0x4a3bc>
   4e1ac:	str	r0, [sp, #92]	; 0x5c
   4e1b0:	add	r3, r0, #2
   4e1b4:	mov	r0, r9
   4e1b8:	mov	r1, #138	; 0x8a
   4e1bc:	ldr	r2, [sp, #44]	; 0x2c
   4e1c0:	bl	5722c <fputs@plt+0x45e44>
   4e1c4:	mov	r0, r9
   4e1c8:	mov	r1, #15
   4e1cc:	mov	r2, r6
   4e1d0:	bl	587b0 <fputs@plt+0x473c8>
   4e1d4:	add	r1, sp, #144	; 0x90
   4e1d8:	mov	r0, r5
   4e1dc:	bl	65d7c <fputs@plt+0x54994>
   4e1e0:	ldr	r0, [sp, #92]	; 0x5c
   4e1e4:	add	r6, r0, #1
   4e1e8:	mov	r0, r5
   4e1ec:	ldr	r1, [sp, #84]	; 0x54
   4e1f0:	mov	r2, r6
   4e1f4:	mov	r3, #16
   4e1f8:	bl	5979c <fputs@plt+0x483b4>
   4e1fc:	ldr	r2, [r7]
   4e200:	sub	r0, fp, #64	; 0x40
   4e204:	sub	r1, fp, #96	; 0x60
   4e208:	str	r1, [sp]
   4e20c:	stmib	sp, {r0, sl}
   4e210:	str	r6, [sp, #12]
   4e214:	ldr	r0, [sp, #100]	; 0x64
   4e218:	str	r0, [sp, #16]
   4e21c:	mov	r0, r5
   4e220:	mov	r1, r7
   4e224:	mvn	r3, #0
   4e228:	bl	64bf0 <fputs@plt+0x53808>
   4e22c:	mov	r0, r9
   4e230:	mov	r1, #15
   4e234:	ldr	r2, [sp, #52]	; 0x34
   4e238:	bl	587b0 <fputs@plt+0x473c8>
   4e23c:	mov	r0, r9
   4e240:	ldr	r1, [sp, #56]	; 0x38
   4e244:	bl	58900 <fputs@plt+0x47518>
   4e248:	mov	r0, r5
   4e24c:	add	r1, sp, #144	; 0x90
   4e250:	bl	65df8 <fputs@plt+0x54a10>
   4e254:	mov	r0, r9
   4e258:	mov	r1, #15
   4e25c:	ldr	r2, [sp, #60]	; 0x3c
   4e260:	bl	587b0 <fputs@plt+0x473c8>
   4e264:	ldr	r0, [sp, #96]	; 0x60
   4e268:	ldr	r1, [sp, #68]	; 0x44
   4e26c:	bl	58900 <fputs@plt+0x47518>
   4e270:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   4e274:	cmp	r0, #3
   4e278:	ldr	r6, [sp, #96]	; 0x60
   4e27c:	bne	4e290 <fputs@plt+0x3cea8>
   4e280:	movw	r1, #30104	; 0x7598
   4e284:	movt	r1, #8
   4e288:	mov	r0, r5
   4e28c:	bl	65980 <fputs@plt+0x54598>
   4e290:	ldr	r0, [fp, #-96]	; 0xffffffa0
   4e294:	cmp	r0, #0
   4e298:	beq	4e2dc <fputs@plt+0x3cef4>
   4e29c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   4e2a0:	movw	r2, #30122	; 0x75aa
   4e2a4:	movt	r2, #8
   4e2a8:	movw	r1, #30136	; 0x75b8
   4e2ac:	movt	r1, #8
   4e2b0:	cmp	r0, #0
   4e2b4:	movgt	r1, r2
   4e2b8:	mov	r0, r5
   4e2bc:	bl	65980 <fputs@plt+0x54598>
   4e2c0:	ldr	r0, [sp, #88]	; 0x58
   4e2c4:	ldr	r3, [r0]
   4e2c8:	str	sl, [sp]
   4e2cc:	sub	r2, fp, #96	; 0x60
   4e2d0:	mov	r0, r5
   4e2d4:	mov	r1, r7
   4e2d8:	bl	660e8 <fputs@plt+0x54d00>
   4e2dc:	mov	r0, r6
   4e2e0:	ldr	r1, [sp, #76]	; 0x4c
   4e2e4:	bl	58900 <fputs@plt+0x47518>
   4e2e8:	str	r8, [r5, #468]	; 0x1d4
   4e2ec:	ldr	r0, [r5, #68]	; 0x44
   4e2f0:	mov	r6, #1
   4e2f4:	cmp	r0, #0
   4e2f8:	bgt	4d054 <fputs@plt+0x3bc6c>
   4e2fc:	ldrb	r0, [sl]
   4e300:	mov	r6, #0
   4e304:	cmp	r0, #9
   4e308:	bne	4d054 <fputs@plt+0x3bc6c>
   4e30c:	mov	r0, r5
   4e310:	ldr	r1, [sp, #104]	; 0x68
   4e314:	ldr	r2, [sp, #88]	; 0x58
   4e318:	bl	664d8 <fputs@plt+0x550f0>
   4e31c:	b	4d054 <fputs@plt+0x3bc6c>
   4e320:	add	r0, sp, #144	; 0x90
   4e324:	add	r1, sp, #108	; 0x6c
   4e328:	bl	66044 <fputs@plt+0x54c5c>
   4e32c:	cmp	r0, #0
   4e330:	beq	4e390 <fputs@plt+0x3cfa8>
   4e334:	mov	r6, r0
   4e338:	ldr	r1, [sp, #108]	; 0x6c
   4e33c:	mov	r0, r4
   4e340:	mov	r2, #0
   4e344:	bl	5aff0 <fputs@plt+0x49c08>
   4e348:	str	r0, [sp, #100]	; 0x64
   4e34c:	str	r0, [sp, #108]	; 0x6c
   4e350:	ldrb	r0, [r4, #69]	; 0x45
   4e354:	cmp	r0, #0
   4e358:	bne	4dc0c <fputs@plt+0x3c824>
   4e35c:	subs	r0, r6, #1
   4e360:	movwne	r0, #1
   4e364:	ldr	r1, [sp, #100]	; 0x64
   4e368:	ldr	r1, [r1, #4]
   4e36c:	strb	r0, [r1, #12]
   4e370:	ldr	r0, [r1]
   4e374:	mov	r1, #152	; 0x98
   4e378:	strb	r1, [r0]
   4e37c:	b	4dc0c <fputs@plt+0x3c824>
   4e380:	mov	r0, r4
   4e384:	ldr	r1, [sp, #100]	; 0x64
   4e388:	bl	445f8 <fputs@plt+0x33210>
   4e38c:	b	4d04c <fputs@plt+0x3bc64>
   4e390:	mov	r6, #0
   4e394:	mov	r0, #0
   4e398:	str	r0, [sp, #100]	; 0x64
   4e39c:	b	4dc0c <fputs@plt+0x3c824>
   4e3a0:	push	{fp, lr}
   4e3a4:	mov	fp, sp
   4e3a8:	ldr	r2, [r1, #48]	; 0x30
   4e3ac:	cmp	r2, #0
   4e3b0:	popeq	{fp, pc}
   4e3b4:	mov	r2, #0
   4e3b8:	mvn	ip, #0
   4e3bc:	mov	r3, r1
   4e3c0:	str	r2, [r3, #52]	; 0x34
   4e3c4:	ldr	r2, [r3, #8]
   4e3c8:	ldr	lr, [r3, #48]	; 0x30
   4e3cc:	orr	r2, r2, #128	; 0x80
   4e3d0:	str	r2, [r3, #8]
   4e3d4:	add	ip, ip, #1
   4e3d8:	cmp	lr, #0
   4e3dc:	mov	r2, r3
   4e3e0:	mov	r3, lr
   4e3e4:	bne	4e3c0 <fputs@plt+0x3cfd8>
   4e3e8:	ldrb	r1, [r1, #9]
   4e3ec:	tst	r1, #2
   4e3f0:	bne	4e408 <fputs@plt+0x3d020>
   4e3f4:	ldr	r1, [r0]
   4e3f8:	ldr	r1, [r1, #108]	; 0x6c
   4e3fc:	cmp	r1, #1
   4e400:	cmpge	ip, r1
   4e404:	bge	4e40c <fputs@plt+0x3d024>
   4e408:	pop	{fp, pc}
   4e40c:	movw	r1, #30917	; 0x78c5
   4e410:	movt	r1, #8
   4e414:	pop	{fp, lr}
   4e418:	b	1aa38 <fputs@plt+0x9650>
   4e41c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4e420:	add	fp, sp, #24
   4e424:	ldr	r5, [r0]
   4e428:	ldr	r7, [fp, #20]
   4e42c:	ldr	r8, [fp, #16]
   4e430:	ldr	r9, [fp, #12]
   4e434:	cmp	r1, #0
   4e438:	bne	4e470 <fputs@plt+0x3d088>
   4e43c:	cmp	r8, #0
   4e440:	cmpeq	r7, #0
   4e444:	beq	4e470 <fputs@plt+0x3d088>
   4e448:	movw	r1, #28610	; 0x6fc2
   4e44c:	movt	r1, #8
   4e450:	movw	r2, #30987	; 0x790b
   4e454:	movt	r2, #8
   4e458:	cmp	r8, #0
   4e45c:	movne	r2, r1
   4e460:	movw	r1, #30951	; 0x78e7
   4e464:	movt	r1, #8
   4e468:	bl	1aa38 <fputs@plt+0x9650>
   4e46c:	b	4e4d4 <fputs@plt+0x3d0ec>
   4e470:	mov	r0, r5
   4e474:	bl	4e930 <fputs@plt+0x3d548>
   4e478:	cmp	r0, #0
   4e47c:	beq	4e4d4 <fputs@plt+0x3d0ec>
   4e480:	mov	r6, r0
   4e484:	ldr	r0, [r0]
   4e488:	cmp	r0, #0
   4e48c:	beq	4e4d4 <fputs@plt+0x3d0ec>
   4e490:	ldr	r1, [fp, #8]
   4e494:	ldr	r2, [r1, #4]
   4e498:	sub	r4, r0, #1
   4e49c:	cmp	r2, #0
   4e4a0:	beq	4e4b8 <fputs@plt+0x3d0d0>
   4e4a4:	mov	r0, r5
   4e4a8:	bl	5c448 <fputs@plt+0x4b060>
   4e4ac:	add	r1, r4, r4, lsl #3
   4e4b0:	add	r1, r6, r1, lsl #3
   4e4b4:	str	r0, [r1, #20]
   4e4b8:	add	r0, r4, r4, lsl #3
   4e4bc:	add	r0, r6, r0, lsl #3
   4e4c0:	str	r8, [r0, #56]	; 0x38
   4e4c4:	str	r7, [r0, #60]	; 0x3c
   4e4c8:	str	r9, [r0, #28]
   4e4cc:	mov	r0, r6
   4e4d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4e4d4:	mov	r0, r5
   4e4d8:	mov	r1, r8
   4e4dc:	bl	4455c <fputs@plt+0x33174>
   4e4e0:	mov	r0, r5
   4e4e4:	mov	r1, r7
   4e4e8:	bl	44880 <fputs@plt+0x33498>
   4e4ec:	mov	r0, r5
   4e4f0:	mov	r1, r9
   4e4f4:	bl	44678 <fputs@plt+0x33290>
   4e4f8:	mov	r6, #0
   4e4fc:	mov	r0, r6
   4e500:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4e504:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e508:	add	fp, sp, #28
   4e50c:	sub	sp, sp, #76	; 0x4c
   4e510:	str	r3, [sp, #4]
   4e514:	mov	r9, r2
   4e518:	mov	r6, r1
   4e51c:	mov	r7, r0
   4e520:	ldr	r8, [r0]
   4e524:	mov	sl, #0
   4e528:	mov	r0, r8
   4e52c:	mov	r2, #68	; 0x44
   4e530:	mov	r3, #0
   4e534:	bl	20bb8 <fputs@plt+0xf7d0>
   4e538:	mov	r5, r0
   4e53c:	add	ip, sp, #8
   4e540:	cmp	r0, #0
   4e544:	moveq	r5, ip
   4e548:	ldr	r3, [fp, #20]
   4e54c:	cmp	r6, #0
   4e550:	bne	4e588 <fputs@plt+0x3d1a0>
   4e554:	mov	r0, r8
   4e558:	mov	r6, ip
   4e55c:	mov	r1, #158	; 0x9e
   4e560:	mov	r2, #0
   4e564:	mov	r4, r3
   4e568:	bl	4e7e0 <fputs@plt+0x3d3f8>
   4e56c:	mov	r2, r0
   4e570:	mov	r0, r7
   4e574:	mov	r1, #0
   4e578:	bl	4e654 <fputs@plt+0x3d26c>
   4e57c:	mov	r3, r4
   4e580:	mov	ip, r6
   4e584:	mov	r6, r0
   4e588:	ldr	r1, [fp, #28]
   4e58c:	ldr	r2, [fp, #24]
   4e590:	add	lr, fp, #8
   4e594:	ldm	lr, {r4, r7, lr}
   4e598:	mvn	r0, #0
   4e59c:	str	r3, [r5, #8]
   4e5a0:	str	sl, [r5, #12]
   4e5a4:	str	sl, [r5, #16]
   4e5a8:	str	r0, [r5, #20]
   4e5ac:	str	r0, [r5, #24]
   4e5b0:	mov	r0, #119	; 0x77
   4e5b4:	strb	r0, [r5, #4]
   4e5b8:	str	r6, [r5]
   4e5bc:	strh	sl, [r5, #6]
   4e5c0:	cmp	r9, #0
   4e5c4:	bne	4e5f8 <fputs@plt+0x3d210>
   4e5c8:	mov	r0, r8
   4e5cc:	mov	r2, #80	; 0x50
   4e5d0:	mov	sl, lr
   4e5d4:	mov	r3, #0
   4e5d8:	mov	r6, ip
   4e5dc:	mov	r9, r1
   4e5e0:	bl	19774 <fputs@plt+0x838c>
   4e5e4:	mov	r1, r9
   4e5e8:	mov	lr, sl
   4e5ec:	ldr	r2, [fp, #24]
   4e5f0:	mov	ip, r6
   4e5f4:	mov	r9, r0
   4e5f8:	mov	r6, #0
   4e5fc:	str	r1, [r5, #60]	; 0x3c
   4e600:	str	r6, [r5, #64]	; 0x40
   4e604:	str	r9, [r5, #28]
   4e608:	ldr	r0, [sp, #4]
   4e60c:	add	r1, r5, #32
   4e610:	stm	r1, {r0, r4, r7, lr}
   4e614:	str	r6, [r5, #48]	; 0x30
   4e618:	str	r6, [r5, #52]	; 0x34
   4e61c:	str	r2, [r5, #56]	; 0x38
   4e620:	ldrb	r0, [r8, #69]	; 0x45
   4e624:	cmp	r0, #0
   4e628:	beq	4e644 <fputs@plt+0x3d25c>
   4e62c:	subs	r2, r5, ip
   4e630:	movwne	r2, #1
   4e634:	mov	r0, r8
   4e638:	mov	r1, r5
   4e63c:	bl	44680 <fputs@plt+0x33298>
   4e640:	b	4e648 <fputs@plt+0x3d260>
   4e644:	mov	r6, r5
   4e648:	mov	r0, r6
   4e64c:	sub	sp, fp, #28
   4e650:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e654:	push	{r4, r5, r6, r7, fp, lr}
   4e658:	add	fp, sp, #16
   4e65c:	mov	r4, r2
   4e660:	ldr	r6, [r0]
   4e664:	cmp	r1, #0
   4e668:	beq	4e6a8 <fputs@plt+0x3d2c0>
   4e66c:	mov	r5, r1
   4e670:	ldr	r0, [r1]
   4e674:	sub	r1, r0, #1
   4e678:	tst	r0, r1
   4e67c:	bne	4e6f0 <fputs@plt+0x3d308>
   4e680:	ldr	r1, [r5, #4]
   4e684:	add	r0, r0, r0, lsl #2
   4e688:	lsl	r2, r0, #3
   4e68c:	mov	r0, r6
   4e690:	mov	r3, #0
   4e694:	bl	20b40 <fputs@plt+0xf758>
   4e698:	cmp	r0, #0
   4e69c:	beq	4e718 <fputs@plt+0x3d330>
   4e6a0:	str	r0, [r5, #4]
   4e6a4:	b	4e6f0 <fputs@plt+0x3d308>
   4e6a8:	mov	r7, #0
   4e6ac:	mov	r0, r6
   4e6b0:	mov	r2, #8
   4e6b4:	mov	r3, #0
   4e6b8:	bl	20bb8 <fputs@plt+0xf7d0>
   4e6bc:	cmp	r0, #0
   4e6c0:	beq	4e71c <fputs@plt+0x3d334>
   4e6c4:	mov	r5, r0
   4e6c8:	mov	r0, #0
   4e6cc:	str	r0, [r5]
   4e6d0:	mov	r0, r6
   4e6d4:	mov	r2, #20
   4e6d8:	mov	r3, #0
   4e6dc:	bl	20bb8 <fputs@plt+0xf7d0>
   4e6e0:	str	r0, [r5, #4]
   4e6e4:	cmp	r0, #0
   4e6e8:	mov	r7, r5
   4e6ec:	beq	4e71c <fputs@plt+0x3d334>
   4e6f0:	ldm	r5, {r0, r1}
   4e6f4:	add	r2, r0, #1
   4e6f8:	str	r2, [r5]
   4e6fc:	add	r0, r0, r0, lsl #2
   4e700:	str	r4, [r1, r0, lsl #2]!
   4e704:	vmov.i32	q8, #0	; 0x00000000
   4e708:	add	r0, r1, #4
   4e70c:	vst1.32	{d16-d17}, [r0]
   4e710:	mov	r0, r5
   4e714:	pop	{r4, r5, r6, r7, fp, pc}
   4e718:	mov	r7, r5
   4e71c:	mov	r0, r6
   4e720:	mov	r1, r4
   4e724:	bl	4455c <fputs@plt+0x33174>
   4e728:	mov	r0, r6
   4e72c:	mov	r1, r7
   4e730:	bl	445f8 <fputs@plt+0x33210>
   4e734:	mov	r5, #0
   4e738:	mov	r0, r5
   4e73c:	pop	{r4, r5, r6, r7, fp, pc}
   4e740:	cmp	r1, #0
   4e744:	bxeq	lr
   4e748:	push	{r4, r5, r6, sl, fp, lr}
   4e74c:	add	fp, sp, #16
   4e750:	mov	r4, r3
   4e754:	ldm	r1, {r5, r6}
   4e758:	ldm	r2, {r1, r2}
   4e75c:	ldr	r0, [r0]
   4e760:	mov	r3, #0
   4e764:	bl	46c04 <fputs@plt+0x3581c>
   4e768:	add	r1, r5, r5, lsl #2
   4e76c:	add	r1, r6, r1, lsl #2
   4e770:	str	r0, [r1, #-16]
   4e774:	cmp	r4, #0
   4e778:	pop	{r4, r5, r6, sl, fp, lr}
   4e77c:	cmpne	r0, #0
   4e780:	bne	4e788 <fputs@plt+0x3d3a0>
   4e784:	bx	lr
   4e788:	b	5c488 <fputs@plt+0x4b0a0>
   4e78c:	cmp	r1, #0
   4e790:	bxeq	lr
   4e794:	push	{r4, r5, r6, sl, fp, lr}
   4e798:	add	fp, sp, #16
   4e79c:	mov	r4, r2
   4e7a0:	ldr	r5, [r0]
   4e7a4:	ldm	r1, {r0, r1}
   4e7a8:	add	r0, r0, r0, lsl #2
   4e7ac:	add	r6, r1, r0, lsl #2
   4e7b0:	ldr	r1, [r6, #-12]
   4e7b4:	mov	r0, r5
   4e7b8:	bl	13ddc <fputs@plt+0x29f4>
   4e7bc:	ldr	r1, [r4, #4]
   4e7c0:	ldr	r0, [r4, #8]
   4e7c4:	sub	r2, r0, r1
   4e7c8:	asr	r3, r2, #31
   4e7cc:	mov	r0, r5
   4e7d0:	bl	46c04 <fputs@plt+0x3581c>
   4e7d4:	str	r0, [r6, #-12]
   4e7d8:	pop	{r4, r5, r6, sl, fp, lr}
   4e7dc:	bx	lr
   4e7e0:	push	{r4, r5, fp, lr}
   4e7e4:	add	fp, sp, #8
   4e7e8:	sub	sp, sp, #8
   4e7ec:	mov	r4, r1
   4e7f0:	mov	r5, r0
   4e7f4:	str	r2, [sp]
   4e7f8:	cmp	r2, #0
   4e7fc:	beq	4e80c <fputs@plt+0x3d424>
   4e800:	mov	r0, r2
   4e804:	bl	13690 <fputs@plt+0x22a8>
   4e808:	b	4e810 <fputs@plt+0x3d428>
   4e80c:	mov	r0, #0
   4e810:	str	r0, [sp, #4]
   4e814:	mov	r2, sp
   4e818:	mov	r0, r5
   4e81c:	mov	r1, r4
   4e820:	mov	r3, #0
   4e824:	bl	5d25c <fputs@plt+0x4be74>
   4e828:	sub	sp, fp, #8
   4e82c:	pop	{r4, r5, fp, pc}
   4e830:	cmp	r0, #0
   4e834:	bxeq	lr
   4e838:	ldr	r2, [r0]
   4e83c:	sub	r1, r2, #1
   4e840:	cmp	r1, #1
   4e844:	blt	4e86c <fputs@plt+0x3d484>
   4e848:	add	r2, r2, r2, lsl #3
   4e84c:	add	r2, r0, r2, lsl #3
   4e850:	sub	r2, r2, #100	; 0x64
   4e854:	ldrb	r3, [r2]
   4e858:	strb	r3, [r2, #72]	; 0x48
   4e85c:	sub	r2, r2, #72	; 0x48
   4e860:	sub	r1, r1, #1
   4e864:	cmp	r1, #0
   4e868:	bgt	4e854 <fputs@plt+0x3d46c>
   4e86c:	mov	r1, #0
   4e870:	strb	r1, [r0, #44]	; 0x2c
   4e874:	bx	lr
   4e878:	push	{r4, r5, fp, lr}
   4e87c:	add	fp, sp, #8
   4e880:	cmp	r1, #0
   4e884:	beq	4e8e4 <fputs@plt+0x3d4fc>
   4e888:	mov	r4, r1
   4e88c:	ldr	r1, [r1]
   4e890:	cmp	r1, #1
   4e894:	poplt	{r4, r5, fp, pc}
   4e898:	ldr	r3, [r2, #4]
   4e89c:	sub	r5, r1, #1
   4e8a0:	cmp	r3, #1
   4e8a4:	bne	4e8b4 <fputs@plt+0x3d4cc>
   4e8a8:	ldr	r1, [r2]
   4e8ac:	cmp	r1, #0
   4e8b0:	beq	4e8e8 <fputs@plt+0x3d500>
   4e8b4:	ldr	r0, [r0]
   4e8b8:	mov	r1, r2
   4e8bc:	bl	5c448 <fputs@plt+0x4b060>
   4e8c0:	add	r1, r5, r5, lsl #3
   4e8c4:	add	r1, r4, r1, lsl #3
   4e8c8:	str	r0, [r1, #72]	; 0x48
   4e8cc:	cmp	r0, #0
   4e8d0:	movwne	r0, #1
   4e8d4:	ldrb	r2, [r1, #45]	; 0x2d
   4e8d8:	and	r2, r2, #253	; 0xfd
   4e8dc:	orr	r0, r2, r0, lsl #1
   4e8e0:	strb	r0, [r1, #45]	; 0x2d
   4e8e4:	pop	{r4, r5, fp, pc}
   4e8e8:	add	r0, r5, r5, lsl #3
   4e8ec:	add	r0, r4, r0, lsl #3
   4e8f0:	ldrb	r1, [r0, #45]	; 0x2d
   4e8f4:	orr	r1, r1, #1
   4e8f8:	strb	r1, [r0, #45]	; 0x2d
   4e8fc:	pop	{r4, r5, fp, pc}
   4e900:	cmp	r1, #0
   4e904:	beq	4e924 <fputs@plt+0x3d53c>
   4e908:	ldr	r0, [r1]
   4e90c:	add	r0, r0, r0, lsl #3
   4e910:	str	r2, [r1, r0, lsl #3]!
   4e914:	ldrb	r0, [r1, #-27]	; 0xffffffe5
   4e918:	orr	r0, r0, #4
   4e91c:	strb	r0, [r1, #-27]	; 0xffffffe5
   4e920:	bx	lr
   4e924:	ldr	r0, [r0]
   4e928:	mov	r1, r2
   4e92c:	b	445f8 <fputs@plt+0x33210>
   4e930:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   4e934:	add	fp, sp, #24
   4e938:	mov	r7, r3
   4e93c:	mov	r8, r2
   4e940:	mov	r4, r0
   4e944:	cmp	r1, #0
   4e948:	bne	4e978 <fputs@plt+0x3d590>
   4e94c:	mov	r6, #0
   4e950:	mov	r0, r4
   4e954:	mov	r2, #80	; 0x50
   4e958:	mov	r3, #0
   4e95c:	bl	20bb8 <fputs@plt+0xf7d0>
   4e960:	cmp	r0, #0
   4e964:	beq	4ea0c <fputs@plt+0x3d624>
   4e968:	mov	r1, r0
   4e96c:	mov	r0, #0
   4e970:	mov	r3, #1
   4e974:	stm	r1, {r0, r3}
   4e978:	ldr	r3, [r1]
   4e97c:	mov	r0, r4
   4e980:	mov	r2, #1
   4e984:	bl	666c8 <fputs@plt+0x552e0>
   4e988:	mov	r6, r0
   4e98c:	ldrb	r0, [r4, #69]	; 0x45
   4e990:	cmp	r0, #0
   4e994:	beq	4e9b0 <fputs@plt+0x3d5c8>
   4e998:	mov	r0, r4
   4e99c:	mov	r1, r6
   4e9a0:	bl	44734 <fputs@plt+0x3334c>
   4e9a4:	mov	r6, #0
   4e9a8:	mov	r0, r6
   4e9ac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4e9b0:	ldr	r0, [r6]
   4e9b4:	sub	r9, r0, #1
   4e9b8:	cmp	r7, #0
   4e9bc:	beq	4e9d0 <fputs@plt+0x3d5e8>
   4e9c0:	ldr	r5, [r7]
   4e9c4:	cmp	r5, #0
   4e9c8:	movne	r5, r7
   4e9cc:	b	4e9d4 <fputs@plt+0x3d5ec>
   4e9d0:	mov	r5, #0
   4e9d4:	cmp	r5, #0
   4e9d8:	mov	r1, r5
   4e9dc:	moveq	r1, r8
   4e9e0:	mov	r0, r4
   4e9e4:	bl	5c448 <fputs@plt+0x4b060>
   4e9e8:	add	r1, r9, r9, lsl #3
   4e9ec:	add	r7, r6, r1, lsl #3
   4e9f0:	str	r0, [r7, #16]
   4e9f4:	cmp	r5, #0
   4e9f8:	movne	r5, r8
   4e9fc:	mov	r0, r4
   4ea00:	mov	r1, r5
   4ea04:	bl	5c448 <fputs@plt+0x4b060>
   4ea08:	str	r0, [r7, #12]
   4ea0c:	mov	r0, r6
   4ea10:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   4ea14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ea18:	add	fp, sp, #28
   4ea1c:	sub	sp, sp, #44	; 0x2c
   4ea20:	str	r0, [sp, #24]
   4ea24:	str	r3, [sp, #12]
   4ea28:	str	r2, [sp, #20]
   4ea2c:	str	r1, [sp, #16]
   4ea30:	add	r0, sp, #32
   4ea34:	stm	r0, {r1, r2, r3}
   4ea38:	mov	r0, #0
   4ea3c:	add	r1, sp, #32
   4ea40:	movw	r8, #16962	; 0x4242
   4ea44:	movt	r8, #8
   4ea48:	movw	r9, #16928	; 0x4220
   4ea4c:	movt	r9, #8
   4ea50:	mov	r4, #0
   4ea54:	ldr	sl, [r1, r0, lsl #2]
   4ea58:	cmp	sl, #0
   4ea5c:	beq	4ead0 <fputs@plt+0x3d6e8>
   4ea60:	str	r0, [sp, #28]
   4ea64:	ldr	r5, [sl, #4]
   4ea68:	mov	r7, #0
   4ea6c:	b	4ea7c <fputs@plt+0x3d694>
   4ea70:	add	r7, r7, #1
   4ea74:	cmp	r7, #7
   4ea78:	beq	4eacc <fputs@plt+0x3d6e4>
   4ea7c:	add	r0, r7, r7, lsl #1
   4ea80:	add	r6, r8, r0
   4ea84:	ldrb	r1, [r6, #1]
   4ea88:	cmp	r5, r1
   4ea8c:	bne	4ea70 <fputs@plt+0x3d688>
   4ea90:	ldrb	r0, [r8, r0]
   4ea94:	add	r1, r9, r0
   4ea98:	ldr	r0, [sl]
   4ea9c:	mov	r2, r5
   4eaa0:	bl	135f0 <fputs@plt+0x2208>
   4eaa4:	cmp	r0, #0
   4eaa8:	bne	4ea70 <fputs@plt+0x3d688>
   4eaac:	ldrb	r0, [r6, #2]
   4eab0:	orr	r4, r4, r0
   4eab4:	ldr	r0, [sp, #28]
   4eab8:	add	r0, r0, #1
   4eabc:	cmp	r0, #3
   4eac0:	add	r1, sp, #32
   4eac4:	bne	4ea54 <fputs@plt+0x3d66c>
   4eac8:	b	4ead0 <fputs@plt+0x3d6e8>
   4eacc:	orr	r4, r4, #64	; 0x40
   4ead0:	and	r0, r4, #33	; 0x21
   4ead4:	cmp	r0, #33	; 0x21
   4ead8:	beq	4eb08 <fputs@plt+0x3d720>
   4eadc:	ands	r0, r4, #64	; 0x40
   4eae0:	bne	4eb08 <fputs@plt+0x3d720>
   4eae4:	tst	r4, #32
   4eae8:	andne	r0, r4, #24
   4eaec:	cmpne	r0, #8
   4eaf0:	beq	4eb3c <fputs@plt+0x3d754>
   4eaf4:	movw	r1, #31037	; 0x793d
   4eaf8:	movt	r1, #8
   4eafc:	ldr	r0, [sp, #24]
   4eb00:	bl	1aa38 <fputs@plt+0x9650>
   4eb04:	b	4eb38 <fputs@plt+0x3d750>
   4eb08:	movw	r0, #28713	; 0x7029
   4eb0c:	movt	r0, #8
   4eb10:	ldr	r1, [sp, #12]
   4eb14:	cmp	r1, #0
   4eb18:	addeq	r0, r0, #1
   4eb1c:	stm	sp, {r0, r1}
   4eb20:	movw	r1, #30993	; 0x7911
   4eb24:	movt	r1, #8
   4eb28:	ldr	r0, [sp, #24]
   4eb2c:	ldr	r2, [sp, #16]
   4eb30:	ldr	r3, [sp, #20]
   4eb34:	bl	1aa38 <fputs@plt+0x9650>
   4eb38:	mov	r4, #1
   4eb3c:	mov	r0, r4
   4eb40:	sub	sp, fp, #28
   4eb44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4eb48:	cmp	r0, #0
   4eb4c:	beq	4eb6c <fputs@plt+0x3d784>
   4eb50:	cmp	r1, #0
   4eb54:	bxmi	lr
   4eb58:	ldr	r2, [r0]
   4eb5c:	ldr	r0, [r0, #4]
   4eb60:	add	r2, r2, r2, lsl #2
   4eb64:	add	r0, r0, r2, lsl #2
   4eb68:	strb	r1, [r0, #-8]
   4eb6c:	bx	lr
   4eb70:	cmp	r1, #0
   4eb74:	bxeq	lr
   4eb78:	ldr	r3, [r0, #536]	; 0x218
   4eb7c:	str	r3, [r1, #4]
   4eb80:	str	r1, [r0, #536]	; 0x218
   4eb84:	cmp	r2, #0
   4eb88:	strne	r1, [r0, #540]	; 0x21c
   4eb8c:	bx	lr
   4eb90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4eb94:	add	fp, sp, #28
   4eb98:	sub	sp, sp, #156	; 0x9c
   4eb9c:	str	r2, [sp, #92]	; 0x5c
   4eba0:	mov	r8, r1
   4eba4:	mov	r7, r0
   4eba8:	mov	r9, #0
   4ebac:	str	r9, [fp, #-32]	; 0xffffffe0
   4ebb0:	str	r9, [fp, #-36]	; 0xffffffdc
   4ebb4:	str	r9, [fp, #-44]	; 0xffffffd4
   4ebb8:	str	r9, [fp, #-48]	; 0xffffffd0
   4ebbc:	ldr	r5, [r0]
   4ebc0:	ldr	r0, [r0, #68]	; 0x44
   4ebc4:	cmp	r0, #0
   4ebc8:	bne	4ebd8 <fputs@plt+0x3d7f0>
   4ebcc:	ldrb	r0, [r5, #69]	; 0x45
   4ebd0:	cmp	r0, #0
   4ebd4:	beq	4ec0c <fputs@plt+0x3d824>
   4ebd8:	sub	r0, fp, #48	; 0x30
   4ebdc:	bl	72264 <fputs@plt+0x60e7c>
   4ebe0:	mov	r0, r5
   4ebe4:	mov	r1, r8
   4ebe8:	bl	44734 <fputs@plt+0x3334c>
   4ebec:	mov	r0, r5
   4ebf0:	ldr	r1, [sp, #92]	; 0x5c
   4ebf4:	bl	4455c <fputs@plt+0x33174>
   4ebf8:	mov	r0, r5
   4ebfc:	mov	r1, r9
   4ec00:	bl	13ddc <fputs@plt+0x29f4>
   4ec04:	sub	sp, fp, #28
   4ec08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ec0c:	mov	r0, r7
   4ec10:	mov	r1, r8
   4ec14:	bl	61aac <fputs@plt+0x506c4>
   4ec18:	cmp	r0, #0
   4ec1c:	beq	4ebd8 <fputs@plt+0x3d7f0>
   4ec20:	mov	r6, r0
   4ec24:	mov	r9, #0
   4ec28:	str	r9, [sp]
   4ec2c:	mov	r0, r7
   4ec30:	mov	r1, r6
   4ec34:	mov	r2, #109	; 0x6d
   4ec38:	mov	r3, #0
   4ec3c:	bl	7196c <fputs@plt+0x60584>
   4ec40:	mov	r4, r0
   4ec44:	ldr	sl, [r6, #12]
   4ec48:	mov	r0, #1
   4ec4c:	cmp	r4, #0
   4ec50:	bne	4ec70 <fputs@plt+0x3d888>
   4ec54:	mov	r0, r7
   4ec58:	mov	r1, r6
   4ec5c:	mov	r2, #0
   4ec60:	mov	r3, #0
   4ec64:	bl	71a08 <fputs@plt+0x60620>
   4ec68:	cmp	r0, #0
   4ec6c:	movwne	r0, #1
   4ec70:	str	r0, [sp, #88]	; 0x58
   4ec74:	mov	r0, r7
   4ec78:	mov	r1, r6
   4ec7c:	bl	60734 <fputs@plt+0x4f34c>
   4ec80:	cmp	r0, #0
   4ec84:	bne	4ebd8 <fputs@plt+0x3d7f0>
   4ec88:	str	sl, [sp, #84]	; 0x54
   4ec8c:	cmp	r4, #0
   4ec90:	str	r4, [sp, #80]	; 0x50
   4ec94:	movwne	r4, #1
   4ec98:	mov	r0, r7
   4ec9c:	mov	r1, r6
   4eca0:	mov	r2, r4
   4eca4:	bl	71ae0 <fputs@plt+0x606f8>
   4eca8:	cmp	r0, #0
   4ecac:	bne	4ebd8 <fputs@plt+0x3d7f0>
   4ecb0:	ldr	r1, [r6, #64]	; 0x40
   4ecb4:	mov	r0, r5
   4ecb8:	bl	1ab5c <fputs@plt+0x9774>
   4ecbc:	mov	r4, r0
   4ecc0:	ldr	r0, [r5, #16]
   4ecc4:	ldr	r0, [r0, r4, lsl #4]
   4ecc8:	ldr	r2, [r6]
   4eccc:	str	r0, [sp]
   4ecd0:	mov	r9, #0
   4ecd4:	mov	r0, r7
   4ecd8:	mov	r1, #9
   4ecdc:	mov	r3, #0
   4ece0:	bl	5c38c <fputs@plt+0x4afa4>
   4ece4:	cmp	r0, #1
   4ece8:	beq	4ebd8 <fputs@plt+0x3d7f0>
   4ecec:	str	r0, [sp, #60]	; 0x3c
   4ecf0:	str	r4, [sp, #68]	; 0x44
   4ecf4:	ldr	r4, [r7, #72]	; 0x48
   4ecf8:	add	r9, r4, #1
   4ecfc:	str	r9, [r7, #72]	; 0x48
   4ed00:	str	r4, [r8, #52]	; 0x34
   4ed04:	str	r6, [sp, #76]	; 0x4c
   4ed08:	ldr	r0, [r6, #8]
   4ed0c:	cmp	r0, #0
   4ed10:	beq	4ed38 <fputs@plt+0x3d950>
   4ed14:	ldr	r1, [r7, #72]	; 0x48
   4ed18:	mov	sl, #0
   4ed1c:	add	sl, sl, #1
   4ed20:	ldr	r0, [r0, #20]
   4ed24:	cmp	r0, #0
   4ed28:	bne	4ed1c <fputs@plt+0x3d934>
   4ed2c:	add	r0, r1, sl
   4ed30:	str	r0, [r7, #72]	; 0x48
   4ed34:	b	4ed3c <fputs@plt+0x3d954>
   4ed38:	mov	sl, #0
   4ed3c:	ldr	r0, [sp, #84]	; 0x54
   4ed40:	cmp	r0, #0
   4ed44:	beq	4ed5c <fputs@plt+0x3d974>
   4ed48:	ldr	r0, [sp, #76]	; 0x4c
   4ed4c:	ldr	r2, [r0]
   4ed50:	sub	r1, fp, #48	; 0x30
   4ed54:	mov	r0, r7
   4ed58:	bl	71b88 <fputs@plt+0x607a0>
   4ed5c:	mov	r0, r7
   4ed60:	bl	567e0 <fputs@plt+0x453f8>
   4ed64:	str	r0, [sp, #72]	; 0x48
   4ed68:	cmp	r0, #0
   4ed6c:	beq	4eef4 <fputs@plt+0x3db0c>
   4ed70:	ldrb	r0, [r7, #18]
   4ed74:	cmp	r0, #0
   4ed78:	bne	4ed84 <fputs@plt+0x3d99c>
   4ed7c:	ldr	r0, [sp, #72]	; 0x48
   4ed80:	bl	71b9c <fputs@plt+0x607b4>
   4ed84:	str	r9, [sp, #56]	; 0x38
   4ed88:	mov	r0, r7
   4ed8c:	mov	r1, #1
   4ed90:	ldr	r2, [sp, #68]	; 0x44
   4ed94:	bl	5c604 <fputs@plt+0x4b21c>
   4ed98:	ldr	r0, [sp, #84]	; 0x54
   4ed9c:	cmp	r0, #0
   4eda0:	ldr	r6, [sp, #92]	; 0x5c
   4eda4:	beq	4edc4 <fputs@plt+0x3d9dc>
   4eda8:	mov	r0, r7
   4edac:	ldr	r1, [sp, #76]	; 0x4c
   4edb0:	mov	r2, r6
   4edb4:	mov	r3, r4
   4edb8:	bl	71bac <fputs@plt+0x607c4>
   4edbc:	str	r4, [fp, #-32]	; 0xffffffe0
   4edc0:	str	r4, [fp, #-36]	; 0xffffffdc
   4edc4:	str	r4, [sp, #64]	; 0x40
   4edc8:	sub	r0, fp, #80	; 0x50
   4edcc:	vmov.i32	q8, #0	; 0x00000000
   4edd0:	add	r1, r0, #8
   4edd4:	vst1.64	{d16-d17}, [r1]
   4edd8:	mov	r9, #0
   4eddc:	str	r9, [fp, #-52]	; 0xffffffcc
   4ede0:	str	r9, [fp, #-56]	; 0xffffffc8
   4ede4:	str	r8, [fp, #-76]	; 0xffffffb4
   4ede8:	str	r7, [fp, #-80]	; 0xffffffb0
   4edec:	mov	r1, r6
   4edf0:	bl	5d488 <fputs@plt+0x4c0a0>
   4edf4:	cmp	r0, #0
   4edf8:	ldr	r4, [sp, #68]	; 0x44
   4edfc:	ldr	r1, [sp, #60]	; 0x3c
   4ee00:	bne	4ebd8 <fputs@plt+0x3d7f0>
   4ee04:	ldrb	r0, [r5, #24]
   4ee08:	mvn	r6, #0
   4ee0c:	tst	r0, #128	; 0x80
   4ee10:	beq	4ee38 <fputs@plt+0x3da50>
   4ee14:	ldr	r0, [r7, #76]	; 0x4c
   4ee18:	add	r6, r0, #1
   4ee1c:	str	r6, [r7, #76]	; 0x4c
   4ee20:	ldr	r0, [sp, #72]	; 0x48
   4ee24:	mov	r1, #22
   4ee28:	mov	r2, #0
   4ee2c:	mov	r3, r6
   4ee30:	bl	5722c <fputs@plt+0x45e44>
   4ee34:	ldr	r1, [sp, #60]	; 0x3c
   4ee38:	str	r6, [sp, #52]	; 0x34
   4ee3c:	ldr	r6, [sp, #92]	; 0x5c
   4ee40:	orrs	r0, r6, r1
   4ee44:	movwne	r0, #1
   4ee48:	ldr	r1, [sp, #88]	; 0x58
   4ee4c:	orrs	r0, r1, r0
   4ee50:	bne	4eefc <fputs@plt+0x3db14>
   4ee54:	ldr	r0, [sp, #76]	; 0x4c
   4ee58:	ldrb	r0, [r0, #42]	; 0x2a
   4ee5c:	tst	r0, #16
   4ee60:	bne	4eefc <fputs@plt+0x3db14>
   4ee64:	mov	r1, r4
   4ee68:	ldr	r4, [sp, #76]	; 0x4c
   4ee6c:	ldr	r0, [r4]
   4ee70:	ldr	r2, [r4, #28]
   4ee74:	str	r0, [sp]
   4ee78:	mov	r0, r7
   4ee7c:	mov	r3, #1
   4ee80:	bl	56c5c <fputs@plt+0x45874>
   4ee84:	ldrb	r0, [r4, #42]	; 0x2a
   4ee88:	tst	r0, #32
   4ee8c:	ldr	sl, [sp, #72]	; 0x48
   4ee90:	bne	4eebc <fputs@plt+0x3dad4>
   4ee94:	ldr	r0, [r4]
   4ee98:	ldr	r2, [r4, #28]
   4ee9c:	mvn	r1, #1
   4eea0:	ldr	r3, [sp, #52]	; 0x34
   4eea4:	str	r3, [sp]
   4eea8:	stmib	sp, {r0, r1}
   4eeac:	mov	r0, sl
   4eeb0:	mov	r1, #119	; 0x77
   4eeb4:	ldr	r3, [sp, #68]	; 0x44
   4eeb8:	bl	568bc <fputs@plt+0x454d4>
   4eebc:	ldr	r4, [r4, #8]
   4eec0:	mov	r9, #0
   4eec4:	cmp	r4, #0
   4eec8:	beq	4f584 <fputs@plt+0x3e19c>
   4eecc:	ldr	r6, [sp, #68]	; 0x44
   4eed0:	ldr	r2, [r4, #44]	; 0x2c
   4eed4:	mov	r0, sl
   4eed8:	mov	r1, #119	; 0x77
   4eedc:	mov	r3, r6
   4eee0:	bl	5722c <fputs@plt+0x45e44>
   4eee4:	ldr	r4, [r4, #20]
   4eee8:	cmp	r4, #0
   4eeec:	bne	4eed0 <fputs@plt+0x3dae8>
   4eef0:	b	4f584 <fputs@plt+0x3e19c>
   4eef4:	mov	r9, #0
   4eef8:	b	4ebd8 <fputs@plt+0x3d7f0>
   4eefc:	movw	r0, #8204	; 0x200c
   4ef00:	cmp	r1, #0
   4ef04:	movwne	r0, #12
   4ef08:	str	r0, [sp, #44]	; 0x2c
   4ef0c:	ldr	r9, [sp, #76]	; 0x4c
   4ef10:	ldrb	r0, [r9, #42]	; 0x2a
   4ef14:	tst	r0, #32
   4ef18:	bne	4ef68 <fputs@plt+0x3db80>
   4ef1c:	ldr	r0, [r7, #76]	; 0x4c
   4ef20:	add	r4, r0, #1
   4ef24:	str	r4, [r7, #76]	; 0x4c
   4ef28:	mov	r0, #0
   4ef2c:	str	r0, [sp, #68]	; 0x44
   4ef30:	ldr	r0, [sp, #72]	; 0x48
   4ef34:	mov	r1, #25
   4ef38:	mov	r2, #0
   4ef3c:	mov	r3, r4
   4ef40:	bl	5722c <fputs@plt+0x45e44>
   4ef44:	mov	r0, #1
   4ef48:	str	r0, [sp, #48]	; 0x30
   4ef4c:	mov	r0, #0
   4ef50:	str	r0, [sp, #60]	; 0x3c
   4ef54:	mov	r0, #0
   4ef58:	str	r0, [sp, #40]	; 0x28
   4ef5c:	mov	r0, #0
   4ef60:	str	r0, [sp, #32]
   4ef64:	b	4efcc <fputs@plt+0x3dbe4>
   4ef68:	mov	r0, r9
   4ef6c:	bl	43f94 <fputs@plt+0x32bac>
   4ef70:	mov	r6, r0
   4ef74:	ldrh	r3, [r0, #50]	; 0x32
   4ef78:	ldr	r2, [r7, #72]	; 0x48
   4ef7c:	ldr	r4, [r7, #76]	; 0x4c
   4ef80:	sxtah	r0, r4, r3
   4ef84:	add	r1, r2, #1
   4ef88:	str	r1, [r7, #72]	; 0x48
   4ef8c:	str	r0, [r7, #76]	; 0x4c
   4ef90:	str	r3, [sp, #48]	; 0x30
   4ef94:	sxth	r3, r3
   4ef98:	ldr	r0, [sp, #72]	; 0x48
   4ef9c:	mov	r1, #57	; 0x39
   4efa0:	str	r2, [sp, #40]	; 0x28
   4efa4:	bl	5722c <fputs@plt+0x45e44>
   4efa8:	str	r0, [sp, #32]
   4efac:	mov	r0, r7
   4efb0:	str	r6, [sp, #68]	; 0x44
   4efb4:	mov	r1, r6
   4efb8:	ldr	r6, [sp, #92]	; 0x5c
   4efbc:	bl	56d30 <fputs@plt+0x45948>
   4efc0:	add	r0, r4, #1
   4efc4:	str	r0, [sp, #60]	; 0x3c
   4efc8:	mov	r4, #0
   4efcc:	mov	r9, #0
   4efd0:	str	r9, [sp]
   4efd4:	ldr	r0, [sp, #44]	; 0x2c
   4efd8:	str	r0, [sp, #4]
   4efdc:	ldr	r0, [sp, #56]	; 0x38
   4efe0:	str	r0, [sp, #8]
   4efe4:	mov	r0, r7
   4efe8:	mov	r1, r8
   4efec:	mov	r2, r6
   4eff0:	mov	r3, #0
   4eff4:	bl	64198 <fputs@plt+0x52db0>
   4eff8:	cmp	r0, #0
   4effc:	beq	4ebd8 <fputs@plt+0x3d7f0>
   4f000:	str	r4, [sp, #28]
   4f004:	sub	r1, fp, #88	; 0x58
   4f008:	str	r0, [sp, #36]	; 0x24
   4f00c:	bl	71ca4 <fputs@plt+0x608bc>
   4f010:	mov	r4, r0
   4f014:	ldrb	r0, [r5, #24]
   4f018:	tst	r0, #128	; 0x80
   4f01c:	ldr	r6, [sp, #52]	; 0x34
   4f020:	beq	4f038 <fputs@plt+0x3dc50>
   4f024:	ldr	r0, [sp, #72]	; 0x48
   4f028:	mov	r1, #37	; 0x25
   4f02c:	mov	r2, r6
   4f030:	mov	r3, #1
   4f034:	bl	5722c <fputs@plt+0x45e44>
   4f038:	ldr	r0, [sp, #68]	; 0x44
   4f03c:	cmp	r0, #0
   4f040:	ldr	r9, [sp, #64]	; 0x40
   4f044:	str	r4, [sp, #56]	; 0x38
   4f048:	beq	4f120 <fputs@plt+0x3dd38>
   4f04c:	ldr	r0, [sp, #48]	; 0x30
   4f050:	sxth	r6, r0
   4f054:	cmp	r6, #1
   4f058:	ldr	r1, [sp, #60]	; 0x3c
   4f05c:	mov	r3, r1
   4f060:	blt	4f154 <fputs@plt+0x3dd6c>
   4f064:	mov	r9, #0
   4f068:	mov	r4, #0
   4f06c:	ldr	r0, [sp, #68]	; 0x44
   4f070:	ldr	r0, [r0, #4]
   4f074:	add	r0, r0, r9
   4f078:	ldrsh	r3, [r0]
   4f07c:	add	r0, r1, r4
   4f080:	str	r0, [sp]
   4f084:	ldr	r0, [sp, #72]	; 0x48
   4f088:	ldr	r1, [sp, #76]	; 0x4c
   4f08c:	ldr	r2, [sp, #64]	; 0x40
   4f090:	bl	59cbc <fputs@plt+0x488d4>
   4f094:	ldr	r1, [sp, #60]	; 0x3c
   4f098:	add	r9, r9, #2
   4f09c:	add	r4, r4, #1
   4f0a0:	cmp	r6, r4
   4f0a4:	bne	4f06c <fputs@plt+0x3dc84>
   4f0a8:	mov	r3, r1
   4f0ac:	ldr	r9, [sp, #64]	; 0x40
   4f0b0:	ldr	r4, [sp, #56]	; 0x38
   4f0b4:	cmp	r4, #0
   4f0b8:	bne	4f15c <fputs@plt+0x3dd74>
   4f0bc:	ldr	r1, [sp, #68]	; 0x44
   4f0c0:	cmp	r1, #0
   4f0c4:	beq	4f208 <fputs@plt+0x3de20>
   4f0c8:	ldr	r0, [r7]
   4f0cc:	ldr	r2, [r7, #76]	; 0x4c
   4f0d0:	add	r6, r2, #1
   4f0d4:	str	r6, [r7, #76]	; 0x4c
   4f0d8:	bl	70f2c <fputs@plt+0x5fb44>
   4f0dc:	ldr	r1, [sp, #48]	; 0x30
   4f0e0:	sxth	r3, r1
   4f0e4:	str	r6, [sp]
   4f0e8:	stmib	sp, {r0, r3}
   4f0ec:	ldr	sl, [sp, #72]	; 0x48
   4f0f0:	mov	r0, sl
   4f0f4:	mov	r1, #49	; 0x31
   4f0f8:	ldr	r2, [sp, #60]	; 0x3c
   4f0fc:	bl	568bc <fputs@plt+0x454d4>
   4f100:	mov	r0, sl
   4f104:	mov	r1, #110	; 0x6e
   4f108:	ldr	r2, [sp, #40]	; 0x28
   4f10c:	str	r6, [sp, #44]	; 0x2c
   4f110:	mov	r3, r6
   4f114:	bl	5722c <fputs@plt+0x45e44>
   4f118:	mov	r0, #0
   4f11c:	b	4f224 <fputs@plt+0x3de3c>
   4f120:	ldr	r0, [r7, #76]	; 0x4c
   4f124:	mov	r1, #0
   4f128:	add	r0, r0, #1
   4f12c:	stm	sp, {r0, r1}
   4f130:	mov	r0, r7
   4f134:	ldr	r1, [sp, #76]	; 0x4c
   4f138:	mvn	r2, #0
   4f13c:	mov	r3, r9
   4f140:	bl	58118 <fputs@plt+0x46d30>
   4f144:	mov	r3, r0
   4f148:	ldr	r0, [r7, #76]	; 0x4c
   4f14c:	cmp	r3, r0
   4f150:	strgt	r3, [r7, #76]	; 0x4c
   4f154:	cmp	r4, #0
   4f158:	beq	4f0bc <fputs@plt+0x3dcd4>
   4f15c:	str	r3, [sp, #44]	; 0x2c
   4f160:	add	r2, sl, #2
   4f164:	mov	r9, #0
   4f168:	mov	r0, r5
   4f16c:	mov	r3, #0
   4f170:	bl	20bb8 <fputs@plt+0xf7d0>
   4f174:	cmp	r0, #0
   4f178:	beq	4f1fc <fputs@plt+0x3de14>
   4f17c:	mov	r4, r0
   4f180:	add	r6, sl, #1
   4f184:	mov	r1, #1
   4f188:	mov	r2, r6
   4f18c:	bl	1119c <memset@plt>
   4f190:	str	r4, [sp, #60]	; 0x3c
   4f194:	strb	r9, [r4, r6]
   4f198:	ldr	r0, [fp, #-88]	; 0xffffffa8
   4f19c:	cmp	r0, #0
   4f1a0:	ldr	r9, [sp, #64]	; 0x40
   4f1a4:	bmi	4f1b8 <fputs@plt+0x3ddd0>
   4f1a8:	sub	r0, r0, r9
   4f1ac:	mov	r1, #0
   4f1b0:	ldr	r2, [sp, #60]	; 0x3c
   4f1b4:	strb	r1, [r2, r0]
   4f1b8:	ldr	r0, [fp, #-84]	; 0xffffffac
   4f1bc:	cmp	r0, #0
   4f1c0:	ldr	sl, [sp, #72]	; 0x48
   4f1c4:	ldr	r4, [sp, #56]	; 0x38
   4f1c8:	bmi	4f1dc <fputs@plt+0x3ddf4>
   4f1cc:	sub	r0, r0, r9
   4f1d0:	mov	r1, #0
   4f1d4:	ldr	r2, [sp, #60]	; 0x3c
   4f1d8:	strb	r1, [r2, r0]
   4f1dc:	ldr	r1, [sp, #32]
   4f1e0:	cmp	r1, #0
   4f1e4:	movne	r0, sl
   4f1e8:	blne	56ac8 <fputs@plt+0x456e0>
   4f1ec:	mov	r0, sl
   4f1f0:	bl	587d4 <fputs@plt+0x473ec>
   4f1f4:	mov	r6, r0
   4f1f8:	b	4f23c <fputs@plt+0x3de54>
   4f1fc:	ldr	r0, [sp, #36]	; 0x24
   4f200:	bl	65454 <fputs@plt+0x5406c>
   4f204:	b	4ebd8 <fputs@plt+0x3d7f0>
   4f208:	ldr	sl, [sp, #72]	; 0x48
   4f20c:	mov	r0, sl
   4f210:	mov	r1, #129	; 0x81
   4f214:	ldr	r2, [sp, #28]
   4f218:	str	r3, [sp, #44]	; 0x2c
   4f21c:	bl	5722c <fputs@plt+0x45e44>
   4f220:	mov	r0, #1
   4f224:	str	r0, [sp, #48]	; 0x30
   4f228:	ldr	r0, [sp, #36]	; 0x24
   4f22c:	bl	65454 <fputs@plt+0x5406c>
   4f230:	mov	r0, #0
   4f234:	str	r0, [sp, #60]	; 0x3c
   4f238:	mov	r6, #0
   4f23c:	ldr	r0, [sp, #84]	; 0x54
   4f240:	cmp	r0, #0
   4f244:	bne	4f2d8 <fputs@plt+0x3def0>
   4f248:	cmp	r4, #2
   4f24c:	bne	4f2a8 <fputs@plt+0x3dec0>
   4f250:	mov	r0, r7
   4f254:	bl	5b6d8 <fputs@plt+0x4a2f0>
   4f258:	mov	r9, r0
   4f25c:	sub	r0, fp, #36	; 0x24
   4f260:	sub	r1, fp, #32
   4f264:	ldr	r2, [sp, #64]	; 0x40
   4f268:	str	r2, [sp]
   4f26c:	ldr	r2, [sp, #60]	; 0x3c
   4f270:	str	r2, [sp, #4]
   4f274:	str	r1, [sp, #8]
   4f278:	str	r0, [sp, #12]
   4f27c:	mov	r0, r7
   4f280:	ldr	r1, [sp, #76]	; 0x4c
   4f284:	mov	r2, #55	; 0x37
   4f288:	mov	r3, #8
   4f28c:	bl	71cb8 <fputs@plt+0x608d0>
   4f290:	mov	r0, sl
   4f294:	mov	r1, r9
   4f298:	ldr	r4, [sp, #56]	; 0x38
   4f29c:	ldr	r9, [sp, #64]	; 0x40
   4f2a0:	bl	568a8 <fputs@plt+0x454c0>
   4f2a4:	b	4f2d8 <fputs@plt+0x3def0>
   4f2a8:	sub	r0, fp, #36	; 0x24
   4f2ac:	sub	r1, fp, #32
   4f2b0:	str	r9, [sp]
   4f2b4:	ldr	r2, [sp, #60]	; 0x3c
   4f2b8:	str	r2, [sp, #4]
   4f2bc:	str	r1, [sp, #8]
   4f2c0:	str	r0, [sp, #12]
   4f2c4:	mov	r0, r7
   4f2c8:	ldr	r1, [sp, #76]	; 0x4c
   4f2cc:	mov	r2, #55	; 0x37
   4f2d0:	mov	r3, #8
   4f2d4:	bl	71cb8 <fputs@plt+0x608d0>
   4f2d8:	cmp	r4, #0
   4f2dc:	str	r6, [sp, #32]
   4f2e0:	beq	4f33c <fputs@plt+0x3df54>
   4f2e4:	ldr	r0, [sp, #76]	; 0x4c
   4f2e8:	ldrb	r0, [r0, #42]	; 0x2a
   4f2ec:	mov	r1, #0
   4f2f0:	str	r1, [sp, #28]
   4f2f4:	tst	r0, #16
   4f2f8:	bne	4f398 <fputs@plt+0x3dfb0>
   4f2fc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   4f300:	sub	r0, r2, r9
   4f304:	ldr	r1, [sp, #60]	; 0x3c
   4f308:	ldrb	r0, [r1, r0]
   4f30c:	cmp	r0, #0
   4f310:	beq	4f398 <fputs@plt+0x3dfb0>
   4f314:	ldr	r0, [sp, #48]	; 0x30
   4f318:	sxth	r0, r0
   4f31c:	ldr	r1, [sp, #44]	; 0x2c
   4f320:	str	r1, [sp]
   4f324:	str	r0, [sp, #4]
   4f328:	mov	r0, sl
   4f32c:	mov	r1, #68	; 0x44
   4f330:	mov	r3, r6
   4f334:	bl	1abac <fputs@plt+0x97c4>
   4f338:	b	4f398 <fputs@plt+0x3dfb0>
   4f33c:	ldr	r0, [sp, #68]	; 0x44
   4f340:	cmp	r0, #0
   4f344:	beq	4f378 <fputs@plt+0x3df90>
   4f348:	mov	r0, sl
   4f34c:	mov	r1, #108	; 0x6c
   4f350:	ldr	r6, [sp, #40]	; 0x28
   4f354:	mov	r2, r6
   4f358:	bl	587b0 <fputs@plt+0x473c8>
   4f35c:	str	r0, [sp, #28]
   4f360:	mov	r0, sl
   4f364:	mov	r1, #101	; 0x65
   4f368:	mov	r2, r6
   4f36c:	ldr	r3, [sp, #44]	; 0x2c
   4f370:	bl	5722c <fputs@plt+0x45e44>
   4f374:	b	4f398 <fputs@plt+0x3dfb0>
   4f378:	ldr	r0, [sp, #44]	; 0x2c
   4f37c:	str	r0, [sp]
   4f380:	mov	r0, sl
   4f384:	mov	r1, #130	; 0x82
   4f388:	ldr	r2, [sp, #28]
   4f38c:	mov	r3, #0
   4f390:	bl	46a3c <fputs@plt+0x35654>
   4f394:	str	r0, [sp, #28]
   4f398:	ldr	r6, [sp, #52]	; 0x34
   4f39c:	ldr	r9, [sp, #76]	; 0x4c
   4f3a0:	ldrb	r0, [r9, #42]	; 0x2a
   4f3a4:	tst	r0, #16
   4f3a8:	bne	4f460 <fputs@plt+0x3e078>
   4f3ac:	mov	lr, r9
   4f3b0:	ldrb	ip, [r7, #18]
   4f3b4:	mvn	r0, #0
   4f3b8:	ldr	r1, [sp, #88]	; 0x58
   4f3bc:	cmp	r1, #0
   4f3c0:	bne	4f3d4 <fputs@plt+0x3dfec>
   4f3c4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   4f3c8:	ldr	r0, [fp, #-84]	; 0xffffffac
   4f3cc:	cmp	r0, r2
   4f3d0:	mvneq	r0, #0
   4f3d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   4f3d8:	ldr	sl, [fp, #-36]	; 0xffffffdc
   4f3dc:	ldr	r4, [sp, #56]	; 0x38
   4f3e0:	uxtb	r9, r4
   4f3e4:	clz	r1, ip
   4f3e8:	lsr	r1, r1, #5
   4f3ec:	ldr	r2, [sp, #48]	; 0x30
   4f3f0:	sxth	r2, r2
   4f3f4:	str	sl, [sp]
   4f3f8:	ldr	r6, [sp, #44]	; 0x2c
   4f3fc:	str	r6, [sp, #4]
   4f400:	str	r2, [sp, #8]
   4f404:	str	r1, [sp, #12]
   4f408:	mov	r1, #10
   4f40c:	str	r1, [sp, #16]
   4f410:	str	r9, [sp, #20]
   4f414:	str	r0, [sp, #24]
   4f418:	mov	r0, r7
   4f41c:	mov	r1, lr
   4f420:	ldr	r2, [sp, #80]	; 0x50
   4f424:	bl	71f0c <fputs@plt+0x60b24>
   4f428:	ldr	sl, [sp, #72]	; 0x48
   4f42c:	ldr	r6, [sp, #52]	; 0x34
   4f430:	cmp	r4, #0
   4f434:	bne	4f4dc <fputs@plt+0x3e0f4>
   4f438:	ldr	r0, [sp, #68]	; 0x44
   4f43c:	cmp	r0, #0
   4f440:	beq	4f4f4 <fputs@plt+0x3e10c>
   4f444:	ldr	r4, [sp, #28]
   4f448:	add	r3, r4, #1
   4f44c:	mov	r0, sl
   4f450:	mov	r1, #7
   4f454:	ldr	r2, [sp, #40]	; 0x28
   4f458:	bl	5722c <fputs@plt+0x45e44>
   4f45c:	b	4f504 <fputs@plt+0x3e11c>
   4f460:	mov	r0, r5
   4f464:	mov	r1, r9
   4f468:	bl	461b8 <fputs@plt+0x34dd0>
   4f46c:	mov	r1, r9
   4f470:	mov	sl, r0
   4f474:	mov	r0, r7
   4f478:	bl	71e84 <fputs@plt+0x60a9c>
   4f47c:	mvn	r0, #9
   4f480:	ldr	r1, [sp, #44]	; 0x2c
   4f484:	stm	sp, {r1, sl}
   4f488:	ldr	sl, [sp, #72]	; 0x48
   4f48c:	str	r0, [sp, #8]
   4f490:	mov	r0, sl
   4f494:	mov	r1, #12
   4f498:	mov	r2, #0
   4f49c:	mov	r3, #1
   4f4a0:	bl	568bc <fputs@plt+0x454d4>
   4f4a4:	mov	r0, sl
   4f4a8:	mov	r1, #2
   4f4ac:	bl	1abf0 <fputs@plt+0x9808>
   4f4b0:	mov	r0, r7
   4f4b4:	bl	59c08 <fputs@plt+0x48820>
   4f4b8:	ldr	r4, [sp, #56]	; 0x38
   4f4bc:	cmp	r4, #1
   4f4c0:	bne	4f4d4 <fputs@plt+0x3e0ec>
   4f4c4:	ldr	r0, [r7, #416]	; 0x1a0
   4f4c8:	cmp	r0, #0
   4f4cc:	moveq	r0, #0
   4f4d0:	strbeq	r0, [r7, #20]
   4f4d4:	cmp	r4, #0
   4f4d8:	beq	4f438 <fputs@plt+0x3e050>
   4f4dc:	mov	r0, sl
   4f4e0:	ldr	r1, [sp, #32]
   4f4e4:	bl	58900 <fputs@plt+0x47518>
   4f4e8:	ldr	r0, [sp, #36]	; 0x24
   4f4ec:	bl	65454 <fputs@plt+0x5406c>
   4f4f0:	b	4f510 <fputs@plt+0x3e128>
   4f4f4:	mov	r0, sl
   4f4f8:	ldr	r4, [sp, #28]
   4f4fc:	mov	r1, r4
   4f500:	bl	56a9c <fputs@plt+0x456b4>
   4f504:	mov	r0, sl
   4f508:	mov	r1, r4
   4f50c:	bl	568a8 <fputs@plt+0x454c0>
   4f510:	ldr	r0, [sp, #84]	; 0x54
   4f514:	cmp	r0, #0
   4f518:	bne	4f58c <fputs@plt+0x3e1a4>
   4f51c:	ldr	r0, [sp, #76]	; 0x4c
   4f520:	ldrb	r0, [r0, #42]	; 0x2a
   4f524:	tst	r0, #16
   4f528:	bne	4f58c <fputs@plt+0x3e1a4>
   4f52c:	ldr	r0, [sp, #68]	; 0x44
   4f530:	cmp	r0, #0
   4f534:	bne	4f548 <fputs@plt+0x3e160>
   4f538:	ldr	r2, [fp, #-32]	; 0xffffffe0
   4f53c:	mov	r0, sl
   4f540:	mov	r1, #61	; 0x3d
   4f544:	bl	587b0 <fputs@plt+0x473c8>
   4f548:	ldr	r0, [sp, #76]	; 0x4c
   4f54c:	ldr	r4, [r0, #8]
   4f550:	cmp	r4, #0
   4f554:	beq	4f580 <fputs@plt+0x3e198>
   4f558:	mov	r9, #0
   4f55c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   4f560:	add	r2, r9, r0
   4f564:	mov	r0, sl
   4f568:	mov	r1, #61	; 0x3d
   4f56c:	bl	587b0 <fputs@plt+0x473c8>
   4f570:	add	r9, r9, #1
   4f574:	ldr	r4, [r4, #20]
   4f578:	cmp	r4, #0
   4f57c:	bne	4f55c <fputs@plt+0x3e174>
   4f580:	ldr	r9, [sp, #60]	; 0x3c
   4f584:	ldr	r6, [sp, #52]	; 0x34
   4f588:	b	4f590 <fputs@plt+0x3e1a8>
   4f58c:	ldr	r9, [sp, #60]	; 0x3c
   4f590:	ldrb	r0, [r7, #18]
   4f594:	cmp	r0, #0
   4f598:	bne	4f5ac <fputs@plt+0x3e1c4>
   4f59c:	ldr	r0, [r7, #420]	; 0x1a4
   4f5a0:	cmp	r0, #0
   4f5a4:	moveq	r0, r7
   4f5a8:	bleq	72254 <fputs@plt+0x60e6c>
   4f5ac:	ldrb	r0, [r5, #24]
   4f5b0:	tst	r0, #128	; 0x80
   4f5b4:	beq	4ebd8 <fputs@plt+0x3d7f0>
   4f5b8:	ldrb	r0, [r7, #18]
   4f5bc:	cmp	r0, #0
   4f5c0:	bne	4ebd8 <fputs@plt+0x3d7f0>
   4f5c4:	ldr	r0, [r7, #420]	; 0x1a4
   4f5c8:	cmp	r0, #0
   4f5cc:	bne	4ebd8 <fputs@plt+0x3d7f0>
   4f5d0:	mov	r0, sl
   4f5d4:	mov	r1, #33	; 0x21
   4f5d8:	mov	r2, r6
   4f5dc:	mov	r3, #1
   4f5e0:	bl	5722c <fputs@plt+0x45e44>
   4f5e4:	mov	r0, sl
   4f5e8:	mov	r1, #1
   4f5ec:	bl	47988 <fputs@plt+0x365a0>
   4f5f0:	mov	r0, #0
   4f5f4:	str	r0, [sp]
   4f5f8:	movw	r3, #31092	; 0x7974
   4f5fc:	movt	r3, #8
   4f600:	mov	r0, sl
   4f604:	mov	r1, #0
   4f608:	mov	r2, #0
   4f60c:	bl	47a10 <fputs@plt+0x36628>
   4f610:	b	4ebd8 <fputs@plt+0x3d7f0>
   4f614:	cmp	r1, #0
   4f618:	bxeq	lr
   4f61c:	ldr	r1, [r1]
   4f620:	ldr	r3, [r0]
   4f624:	ldr	r3, [r3, #100]	; 0x64
   4f628:	cmp	r1, r3
   4f62c:	ble	4f63c <fputs@plt+0x3e254>
   4f630:	movw	r1, #31231	; 0x79ff
   4f634:	movt	r1, #8
   4f638:	b	1aa38 <fputs@plt+0x9650>
   4f63c:	bx	lr
   4f640:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4f644:	add	fp, sp, #28
   4f648:	sub	sp, sp, #244	; 0xf4
   4f64c:	mov	r4, r3
   4f650:	mov	r7, r2
   4f654:	mov	r8, r1
   4f658:	mov	sl, r0
   4f65c:	mov	r9, #0
   4f660:	str	r9, [fp, #-36]	; 0xffffffdc
   4f664:	str	r9, [fp, #-40]	; 0xffffffd8
   4f668:	ldr	r6, [r0]
   4f66c:	ldr	r0, [r0, #68]	; 0x44
   4f670:	cmp	r0, #0
   4f674:	bne	4f730 <fputs@plt+0x3e348>
   4f678:	ldrb	r0, [r6, #69]	; 0x45
   4f67c:	cmp	r0, #0
   4f680:	bne	4f730 <fputs@plt+0x3e348>
   4f684:	mov	r0, sl
   4f688:	mov	r1, r8
   4f68c:	bl	61aac <fputs@plt+0x506c4>
   4f690:	cmp	r0, #0
   4f694:	beq	4f730 <fputs@plt+0x3e348>
   4f698:	mov	r5, r0
   4f69c:	str	r6, [fp, #-92]	; 0xffffffa4
   4f6a0:	str	r4, [fp, #-100]	; 0xffffff9c
   4f6a4:	ldr	r1, [r0, #64]	; 0x40
   4f6a8:	ldr	r0, [sl]
   4f6ac:	bl	1ab5c <fputs@plt+0x9774>
   4f6b0:	mov	r6, r0
   4f6b4:	sub	r0, fp, #76	; 0x4c
   4f6b8:	str	r0, [sp]
   4f6bc:	mov	r0, sl
   4f6c0:	mov	r1, r5
   4f6c4:	mov	r2, #110	; 0x6e
   4f6c8:	str	r7, [fp, #-96]	; 0xffffffa0
   4f6cc:	mov	r3, r7
   4f6d0:	bl	7196c <fputs@plt+0x60584>
   4f6d4:	mov	r7, r0
   4f6d8:	ldr	r4, [r5, #12]
   4f6dc:	mov	r0, sl
   4f6e0:	mov	r1, r5
   4f6e4:	bl	60734 <fputs@plt+0x4f34c>
   4f6e8:	cmp	r0, #0
   4f6ec:	beq	4f700 <fputs@plt+0x3e318>
   4f6f0:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4f6f4:	ldr	r4, [fp, #-100]	; 0xffffff9c
   4f6f8:	ldr	r6, [fp, #-92]	; 0xffffffa4
   4f6fc:	b	4f730 <fputs@plt+0x3e348>
   4f700:	str	r6, [fp, #-112]	; 0xffffff90
   4f704:	str	r4, [sp, #132]	; 0x84
   4f708:	str	r7, [sp, #128]	; 0x80
   4f70c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   4f710:	mov	r0, sl
   4f714:	mov	r1, r5
   4f718:	bl	71ae0 <fputs@plt+0x606f8>
   4f71c:	cmp	r0, #0
   4f720:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4f724:	ldr	r4, [fp, #-100]	; 0xffffff9c
   4f728:	ldr	r6, [fp, #-92]	; 0xffffffa4
   4f72c:	beq	4f770 <fputs@plt+0x3e388>
   4f730:	sub	r0, fp, #40	; 0x28
   4f734:	bl	72264 <fputs@plt+0x60e7c>
   4f738:	mov	r0, r6
   4f73c:	mov	r1, r9
   4f740:	bl	13ddc <fputs@plt+0x29f4>
   4f744:	mov	r0, r6
   4f748:	mov	r1, r8
   4f74c:	bl	44734 <fputs@plt+0x3334c>
   4f750:	mov	r0, r6
   4f754:	mov	r1, r7
   4f758:	bl	445f8 <fputs@plt+0x33210>
   4f75c:	mov	r0, r6
   4f760:	mov	r1, r4
   4f764:	bl	4455c <fputs@plt+0x33174>
   4f768:	sub	sp, fp, #28
   4f76c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f770:	ldr	r9, [sl, #72]	; 0x48
   4f774:	add	r0, r9, #1
   4f778:	str	r0, [sp, #112]	; 0x70
   4f77c:	str	r0, [sl, #72]	; 0x48
   4f780:	str	r9, [r8, #52]	; 0x34
   4f784:	ldrb	r0, [r5, #42]	; 0x2a
   4f788:	mov	r3, #0
   4f78c:	tst	r0, #32
   4f790:	mov	r0, #0
   4f794:	beq	4f7a4 <fputs@plt+0x3e3bc>
   4f798:	mov	r0, r5
   4f79c:	bl	43f94 <fputs@plt+0x32bac>
   4f7a0:	mov	r3, #0
   4f7a4:	str	r5, [fp, #-104]	; 0xffffff98
   4f7a8:	ldr	r7, [r5, #8]
   4f7ac:	cmp	r7, #0
   4f7b0:	mov	r2, r9
   4f7b4:	beq	4f804 <fputs@plt+0x3e41c>
   4f7b8:	mov	r3, #0
   4f7bc:	mov	r2, r9
   4f7c0:	cmp	r0, #0
   4f7c4:	bne	4f7ec <fputs@plt+0x3e404>
   4f7c8:	ldr	r1, [sl, #72]	; 0x48
   4f7cc:	add	r1, r1, #1
   4f7d0:	str	r1, [sl, #72]	; 0x48
   4f7d4:	add	r3, r3, #1
   4f7d8:	ldr	r7, [r7, #20]
   4f7dc:	cmp	r7, #0
   4f7e0:	beq	4f804 <fputs@plt+0x3e41c>
   4f7e4:	cmp	r0, #0
   4f7e8:	beq	4f7c8 <fputs@plt+0x3e3e0>
   4f7ec:	ldrb	r1, [r7, #55]	; 0x37
   4f7f0:	and	r1, r1, #3
   4f7f4:	cmp	r1, #2
   4f7f8:	ldreq	r2, [sl, #72]	; 0x48
   4f7fc:	streq	r2, [r8, #52]	; 0x34
   4f800:	b	4f7c8 <fputs@plt+0x3e3e0>
   4f804:	str	r0, [fp, #-120]	; 0xffffff88
   4f808:	str	r2, [sp, #116]	; 0x74
   4f80c:	str	r9, [sp, #108]	; 0x6c
   4f810:	ldr	r0, [fp, #-104]	; 0xffffff98
   4f814:	ldrsh	r0, [r0, #34]	; 0x22
   4f818:	add	r0, r3, r0
   4f81c:	add	r0, r3, r0, lsl #2
   4f820:	add	r2, r0, #2
   4f824:	mov	r9, #0
   4f828:	mov	r0, r6
   4f82c:	mov	r5, r3
   4f830:	mov	r3, #0
   4f834:	bl	20bb8 <fputs@plt+0xf7d0>
   4f838:	cmp	r0, #0
   4f83c:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4f840:	beq	4f730 <fputs@plt+0x3e348>
   4f844:	mov	r1, r0
   4f848:	ldr	r6, [fp, #-104]	; 0xffffff98
   4f84c:	ldrsh	r0, [r6, #34]	; 0x22
   4f850:	str	r0, [sp, #96]	; 0x60
   4f854:	add	r0, r1, r0, lsl #2
   4f858:	str	r0, [sp, #104]	; 0x68
   4f85c:	add	r4, r0, r5, lsl #2
   4f860:	str	r5, [sp, #100]	; 0x64
   4f864:	add	r5, r5, #1
   4f868:	mov	r9, #1
   4f86c:	mov	r0, r4
   4f870:	str	r1, [fp, #-116]	; 0xffffff8c
   4f874:	mov	r1, #1
   4f878:	mov	r2, r5
   4f87c:	bl	1119c <memset@plt>
   4f880:	mov	r1, #0
   4f884:	str	r4, [fp, #-124]	; 0xffffff84
   4f888:	str	r5, [sp, #92]	; 0x5c
   4f88c:	strb	r1, [r4, r5]
   4f890:	ldrsh	r0, [r6, #34]	; 0x22
   4f894:	cmp	r0, #1
   4f898:	ldr	r0, [fp, #-116]	; 0xffffff8c
   4f89c:	blt	4f8bc <fputs@plt+0x3e4d4>
   4f8a0:	ldrsh	r1, [r6, #34]	; 0x22
   4f8a4:	cmp	r1, #1
   4f8a8:	movgt	r9, r1
   4f8ac:	lsl	r2, r9, #2
   4f8b0:	mov	r1, #255	; 0xff
   4f8b4:	bl	1119c <memset@plt>
   4f8b8:	mov	r1, #0
   4f8bc:	sub	r0, fp, #72	; 0x48
   4f8c0:	vmov.i32	q8, #0	; 0x00000000
   4f8c4:	add	r0, r0, #8
   4f8c8:	vst1.64	{d16-d17}, [r0]
   4f8cc:	str	r8, [fp, #-68]	; 0xffffffbc
   4f8d0:	str	sl, [fp, #-72]	; 0xffffffb8
   4f8d4:	str	r1, [fp, #-44]	; 0xffffffd4
   4f8d8:	str	r1, [fp, #-48]	; 0xffffffd0
   4f8dc:	ldr	r0, [r7]
   4f8e0:	cmp	r0, #1
   4f8e4:	str	r8, [fp, #-128]	; 0xffffff80
   4f8e8:	str	sl, [fp, #-108]	; 0xffffff94
   4f8ec:	blt	4fa8c <fputs@plt+0x3e6a4>
   4f8f0:	mov	r9, #0
   4f8f4:	mov	r0, #0
   4f8f8:	str	r0, [sp, #120]	; 0x78
   4f8fc:	mov	r0, #0
   4f900:	str	r0, [fp, #-132]	; 0xffffff7c
   4f904:	mov	r0, #0
   4f908:	str	r0, [sp, #136]	; 0x88
   4f90c:	ldr	r6, [fp, #-92]	; 0xffffffa4
   4f910:	ldr	r4, [fp, #-104]	; 0xffffff98
   4f914:	b	4f940 <fputs@plt+0x3e558>
   4f918:	ldr	r0, [fp, #-116]	; 0xffffff8c
   4f91c:	mvn	r1, #0
   4f920:	str	r1, [r0, r8, lsl #2]
   4f924:	ldr	r8, [fp, #-128]	; 0xffffff80
   4f928:	ldr	r0, [r7]
   4f92c:	add	r9, r9, #1
   4f930:	cmp	r9, r0
   4f934:	ldr	sl, [fp, #-108]	; 0xffffff94
   4f938:	ldr	r6, [fp, #-92]	; 0xffffffa4
   4f93c:	bge	4faa4 <fputs@plt+0x3e6bc>
   4f940:	ldr	r0, [r7, #4]
   4f944:	add	sl, r9, r9, lsl #2
   4f948:	ldr	r1, [r0, sl, lsl #2]
   4f94c:	sub	r0, fp, #72	; 0x48
   4f950:	bl	5d488 <fputs@plt+0x4c0a0>
   4f954:	cmp	r0, #0
   4f958:	bne	4fc94 <fputs@plt+0x3e8ac>
   4f95c:	ldrsh	r0, [r4, #34]	; 0x22
   4f960:	cmp	r0, #1
   4f964:	ldr	r6, [fp, #-112]	; 0xffffff90
   4f968:	blt	4f9ac <fputs@plt+0x3e5c4>
   4f96c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   4f970:	ldr	r0, [r0, #4]
   4f974:	str	r0, [sp, #124]	; 0x7c
   4f978:	add	r0, r0, sl, lsl #2
   4f97c:	ldr	r5, [r0, #4]
   4f980:	ldr	r7, [r4, #4]
   4f984:	mov	r8, #0
   4f988:	ldr	r0, [r7, r8, lsl #4]
   4f98c:	mov	r1, r5
   4f990:	bl	15bb4 <fputs@plt+0x47cc>
   4f994:	cmp	r0, #0
   4f998:	beq	4f9f4 <fputs@plt+0x3e60c>
   4f99c:	ldrsh	r0, [r4, #34]	; 0x22
   4f9a0:	add	r8, r8, #1
   4f9a4:	cmp	r8, r0
   4f9a8:	blt	4f988 <fputs@plt+0x3e5a0>
   4f9ac:	ldr	r0, [fp, #-120]	; 0xffffff88
   4f9b0:	cmp	r0, #0
   4f9b4:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4f9b8:	bne	4fc54 <fputs@plt+0x3e86c>
   4f9bc:	ldr	r5, [r7, #4]
   4f9c0:	add	r0, r5, sl, lsl #2
   4f9c4:	ldr	r0, [r0, #4]
   4f9c8:	bl	1f900 <fputs@plt+0xe518>
   4f9cc:	cmp	r0, #0
   4f9d0:	beq	4fc54 <fputs@plt+0x3e86c>
   4f9d4:	ldr	r0, [r5, sl, lsl #2]
   4f9d8:	str	r0, [sp, #136]	; 0x88
   4f9dc:	mov	r0, #1
   4f9e0:	str	r0, [fp, #-132]	; 0xffffff7c
   4f9e4:	mvn	r8, #0
   4f9e8:	movw	r3, #27552	; 0x6ba0
   4f9ec:	movt	r3, #8
   4f9f0:	b	4fa50 <fputs@plt+0x3e668>
   4f9f4:	ldrsh	r0, [r4, #32]
   4f9f8:	cmp	r0, r8
   4f9fc:	bne	4fa18 <fputs@plt+0x3e630>
   4fa00:	ldr	r0, [sp, #124]	; 0x7c
   4fa04:	ldr	r0, [r0, sl, lsl #2]
   4fa08:	str	r0, [sp, #136]	; 0x88
   4fa0c:	mov	r0, #1
   4fa10:	str	r0, [fp, #-132]	; 0xffffff7c
   4fa14:	b	4fa3c <fputs@plt+0x3e654>
   4fa18:	ldr	r0, [fp, #-120]	; 0xffffff88
   4fa1c:	cmp	r0, #0
   4fa20:	beq	4fa3c <fputs@plt+0x3e654>
   4fa24:	add	r0, r7, r8, lsl #4
   4fa28:	ldrb	r0, [r0, #15]
   4fa2c:	tst	r0, #1
   4fa30:	ldr	r0, [sp, #120]	; 0x78
   4fa34:	movne	r0, #1
   4fa38:	str	r0, [sp, #120]	; 0x78
   4fa3c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   4fa40:	str	r9, [r0, r8, lsl #2]
   4fa44:	ldr	r0, [r4, #4]
   4fa48:	ldr	r3, [r0, r8, lsl #4]
   4fa4c:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4fa50:	ldr	r0, [fp, #-92]	; 0xffffffa4
   4fa54:	ldr	r0, [r0, #16]
   4fa58:	ldr	r0, [r0, r6, lsl #4]
   4fa5c:	ldr	r2, [r4]
   4fa60:	str	r0, [sp]
   4fa64:	ldr	r0, [fp, #-108]	; 0xffffff94
   4fa68:	mov	r1, #23
   4fa6c:	bl	5c38c <fputs@plt+0x4afa4>
   4fa70:	cmp	r0, #2
   4fa74:	beq	4f918 <fputs@plt+0x3e530>
   4fa78:	cmp	r0, #1
   4fa7c:	ldr	r8, [fp, #-128]	; 0xffffff80
   4fa80:	bne	4f928 <fputs@plt+0x3e540>
   4fa84:	ldr	r9, [fp, #-116]	; 0xffffff8c
   4fa88:	b	4f6f4 <fputs@plt+0x3e30c>
   4fa8c:	mov	r0, #0
   4fa90:	str	r0, [sp, #136]	; 0x88
   4fa94:	mov	r0, #0
   4fa98:	str	r0, [fp, #-132]	; 0xffffff7c
   4fa9c:	mov	r0, #0
   4faa0:	str	r0, [sp, #120]	; 0x78
   4faa4:	ldr	r5, [fp, #-104]	; 0xffffff98
   4faa8:	ldrb	r0, [r5, #42]	; 0x2a
   4faac:	lsl	r0, r0, #3
   4fab0:	sxtb	r0, r0
   4fab4:	asr	r0, r0, #7
   4fab8:	str	r0, [r8, #64]	; 0x40
   4fabc:	str	r0, [r8, #68]	; 0x44
   4fac0:	ldr	r0, [fp, #-132]	; 0xffffff7c
   4fac4:	ldr	r1, [sp, #120]	; 0x78
   4fac8:	add	r0, r1, r0
   4facc:	str	r0, [sp, #84]	; 0x54
   4fad0:	uxtb	r6, r0
   4fad4:	mov	r0, sl
   4fad8:	mov	r1, r5
   4fadc:	ldr	r9, [fp, #-116]	; 0xffffff8c
   4fae0:	mov	r2, r9
   4fae4:	mov	r3, r6
   4fae8:	bl	71a08 <fputs@plt+0x60620>
   4faec:	str	r0, [sp, #124]	; 0x7c
   4faf0:	ldr	r0, [r5, #8]
   4faf4:	cmp	r0, #0
   4faf8:	ldr	r4, [fp, #-100]	; 0xffffff9c
   4fafc:	ldr	ip, [fp, #-120]	; 0xffffff88
   4fb00:	ldr	lr, [sp, #104]	; 0x68
   4fb04:	beq	4fbb8 <fputs@plt+0x3e7d0>
   4fb08:	ldr	r1, [sp, #124]	; 0x7c
   4fb0c:	orrs	r1, r6, r1
   4fb10:	movwne	r1, #1
   4fb14:	mov	r2, #0
   4fb18:	cmp	r1, #0
   4fb1c:	beq	4fb50 <fputs@plt+0x3e768>
   4fb20:	ldr	r3, [sl, #76]	; 0x4c
   4fb24:	add	r3, r3, #1
   4fb28:	str	r3, [sl, #76]	; 0x4c
   4fb2c:	cmp	r3, #0
   4fb30:	beq	4fba4 <fputs@plt+0x3e7bc>
   4fb34:	str	r3, [lr, r2, lsl #2]
   4fb38:	add	r2, r2, #1
   4fb3c:	ldr	r0, [r0, #20]
   4fb40:	cmp	r0, #0
   4fb44:	beq	4fbb8 <fputs@plt+0x3e7d0>
   4fb48:	cmp	r1, #0
   4fb4c:	bne	4fb20 <fputs@plt+0x3e738>
   4fb50:	cmp	r0, ip
   4fb54:	beq	4fb20 <fputs@plt+0x3e738>
   4fb58:	ldr	r3, [r0, #36]	; 0x24
   4fb5c:	cmp	r3, #0
   4fb60:	bne	4fb20 <fputs@plt+0x3e738>
   4fb64:	ldrh	r3, [r0, #50]	; 0x32
   4fb68:	cmp	r3, #0
   4fb6c:	beq	4fba4 <fputs@plt+0x3e7bc>
   4fb70:	ldr	r3, [r0, #4]
   4fb74:	mov	r7, #0
   4fb78:	ldrsh	r5, [r3]
   4fb7c:	cmp	r5, #0
   4fb80:	bmi	4fb20 <fputs@plt+0x3e738>
   4fb84:	ldr	r5, [r9, r5, lsl #2]
   4fb88:	cmp	r5, #0
   4fb8c:	bpl	4fb20 <fputs@plt+0x3e738>
   4fb90:	add	r7, r7, #1
   4fb94:	add	r3, r3, #2
   4fb98:	ldrh	r5, [r0, #50]	; 0x32
   4fb9c:	cmp	r7, r5
   4fba0:	bcc	4fb78 <fputs@plt+0x3e790>
   4fba4:	ldr	r3, [fp, #-124]	; 0xffffff84
   4fba8:	add	r7, r2, r3
   4fbac:	mov	r3, #0
   4fbb0:	strb	r3, [r7, #1]
   4fbb4:	b	4fb34 <fputs@plt+0x3e74c>
   4fbb8:	mov	r0, sl
   4fbbc:	bl	567e0 <fputs@plt+0x453f8>
   4fbc0:	str	r0, [sp, #88]	; 0x58
   4fbc4:	cmp	r0, #0
   4fbc8:	beq	4fc8c <fputs@plt+0x3e8a4>
   4fbcc:	ldrb	r0, [sl, #18]
   4fbd0:	cmp	r0, #0
   4fbd4:	bne	4fbe0 <fputs@plt+0x3e7f8>
   4fbd8:	ldr	r0, [sp, #88]	; 0x58
   4fbdc:	bl	71b9c <fputs@plt+0x607b4>
   4fbe0:	mov	r0, sl
   4fbe4:	mov	r1, #1
   4fbe8:	ldr	r2, [fp, #-112]	; 0xffffff90
   4fbec:	bl	5c604 <fputs@plt+0x4b21c>
   4fbf0:	ldr	r0, [fp, #-104]	; 0xffffff98
   4fbf4:	ldrb	r0, [r0, #42]	; 0x2a
   4fbf8:	mov	r3, #0
   4fbfc:	tst	r0, #16
   4fc00:	mov	r2, #0
   4fc04:	mov	r7, #0
   4fc08:	mov	r0, #0
   4fc0c:	str	r0, [sp, #80]	; 0x50
   4fc10:	mov	r5, #0
   4fc14:	bne	4fd00 <fputs@plt+0x3e918>
   4fc18:	ldr	r0, [sl, #76]	; 0x4c
   4fc1c:	add	r3, r0, #2
   4fc20:	str	r3, [sl, #76]	; 0x4c
   4fc24:	ldr	r2, [sp, #128]	; 0x80
   4fc28:	cmp	r2, #0
   4fc2c:	ldreq	r1, [sp, #120]	; 0x78
   4fc30:	tsteq	r1, #255	; 0xff
   4fc34:	beq	4fca0 <fputs@plt+0x3e8b8>
   4fc38:	ldr	r1, [fp, #-104]	; 0xffffff98
   4fc3c:	ldrsh	r1, [r1, #34]	; 0x22
   4fc40:	add	r1, r3, r1
   4fc44:	str	r1, [sl, #76]	; 0x4c
   4fc48:	add	r1, r0, #3
   4fc4c:	str	r1, [sp, #80]	; 0x50
   4fc50:	b	4fcb4 <fputs@plt+0x3e8cc>
   4fc54:	ldr	r0, [r7, #4]
   4fc58:	add	r0, r0, sl, lsl #2
   4fc5c:	ldr	r2, [r0, #4]
   4fc60:	movw	r1, #31254	; 0x7a16
   4fc64:	movt	r1, #8
   4fc68:	ldr	r4, [fp, #-108]	; 0xffffff94
   4fc6c:	mov	r0, r4
   4fc70:	bl	1aa38 <fputs@plt+0x9650>
   4fc74:	mov	r0, #1
   4fc78:	strb	r0, [r4, #17]
   4fc7c:	ldr	r9, [fp, #-116]	; 0xffffff8c
   4fc80:	ldr	r4, [fp, #-100]	; 0xffffff9c
   4fc84:	ldr	r8, [fp, #-128]	; 0xffffff80
   4fc88:	b	4f6f8 <fputs@plt+0x3e310>
   4fc8c:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4fc90:	b	4f6f8 <fputs@plt+0x3e310>
   4fc94:	ldr	r9, [fp, #-116]	; 0xffffff8c
   4fc98:	ldr	r4, [fp, #-100]	; 0xffffff9c
   4fc9c:	b	4f730 <fputs@plt+0x3e348>
   4fca0:	mov	r1, #0
   4fca4:	str	r1, [sp, #80]	; 0x50
   4fca8:	ldr	r1, [sp, #124]	; 0x7c
   4fcac:	cmp	r1, #0
   4fcb0:	bne	4fc38 <fputs@plt+0x3e850>
   4fcb4:	cmp	r2, #0
   4fcb8:	ldreq	r1, [sp, #84]	; 0x54
   4fcbc:	tsteq	r1, #255	; 0xff
   4fcc0:	beq	4fcd4 <fputs@plt+0x3e8ec>
   4fcc4:	ldr	r1, [sl, #76]	; 0x4c
   4fcc8:	add	r2, r1, #1
   4fccc:	str	r2, [sl, #76]	; 0x4c
   4fcd0:	b	4fce4 <fputs@plt+0x3e8fc>
   4fcd4:	ldr	r1, [sp, #124]	; 0x7c
   4fcd8:	cmp	r1, #0
   4fcdc:	mov	r2, r3
   4fce0:	bne	4fcc4 <fputs@plt+0x3e8dc>
   4fce4:	add	r5, r0, #1
   4fce8:	ldr	r0, [fp, #-104]	; 0xffffff98
   4fcec:	ldrsh	r0, [r0, #34]	; 0x22
   4fcf0:	ldr	r1, [sl, #76]	; 0x4c
   4fcf4:	add	r0, r1, r0
   4fcf8:	str	r0, [sl, #76]	; 0x4c
   4fcfc:	add	r7, r1, #1
   4fd00:	str	r5, [sp, #68]	; 0x44
   4fd04:	str	r2, [sp, #72]	; 0x48
   4fd08:	str	r3, [fp, #-112]	; 0xffffff90
   4fd0c:	ldr	r0, [sp, #132]	; 0x84
   4fd10:	cmp	r0, #0
   4fd14:	ldr	r5, [fp, #-100]	; 0xffffff9c
   4fd18:	beq	4fd4c <fputs@plt+0x3e964>
   4fd1c:	str	r7, [sp, #76]	; 0x4c
   4fd20:	ldr	r4, [fp, #-104]	; 0xffffff98
   4fd24:	ldr	r2, [r4]
   4fd28:	sub	r1, fp, #40	; 0x28
   4fd2c:	mov	r0, sl
   4fd30:	bl	71b88 <fputs@plt+0x607a0>
   4fd34:	mov	r0, sl
   4fd38:	mov	r1, r4
   4fd3c:	ldr	r7, [sp, #76]	; 0x4c
   4fd40:	mov	r2, r5
   4fd44:	ldr	r3, [sp, #116]	; 0x74
   4fd48:	bl	71bac <fputs@plt+0x607c4>
   4fd4c:	sub	r0, fp, #72	; 0x48
   4fd50:	mov	r1, r5
   4fd54:	bl	5d488 <fputs@plt+0x4c0a0>
   4fd58:	cmp	r0, #0
   4fd5c:	beq	4fd6c <fputs@plt+0x3e984>
   4fd60:	ldr	r4, [fp, #-100]	; 0xffffff9c
   4fd64:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4fd68:	b	4f6f8 <fputs@plt+0x3e310>
   4fd6c:	ldr	r1, [fp, #8]
   4fd70:	ldr	r2, [fp, #-104]	; 0xffffff98
   4fd74:	ldrb	r0, [r2, #42]	; 0x2a
   4fd78:	tst	r0, #16
   4fd7c:	ldr	r4, [fp, #-112]	; 0xffffff90
   4fd80:	bne	4fe3c <fputs@plt+0x3ea54>
   4fd84:	str	r7, [sp, #76]	; 0x4c
   4fd88:	tst	r0, #32
   4fd8c:	ldr	r7, [sp, #88]	; 0x58
   4fd90:	str	r6, [sp, #52]	; 0x34
   4fd94:	bne	4fe68 <fputs@plt+0x3ea80>
   4fd98:	str	r4, [sp]
   4fd9c:	mov	r5, #0
   4fda0:	mov	r0, r7
   4fda4:	mov	r1, #25
   4fda8:	mov	r2, #0
   4fdac:	ldr	r3, [sp, #68]	; 0x44
   4fdb0:	bl	46a3c <fputs@plt+0x35654>
   4fdb4:	mov	r0, #4
   4fdb8:	mov	r1, #0
   4fdbc:	str	r1, [sp, #44]	; 0x2c
   4fdc0:	str	r5, [sp]
   4fdc4:	str	r0, [sp, #4]
   4fdc8:	ldr	r0, [sp, #112]	; 0x70
   4fdcc:	str	r0, [sp, #8]
   4fdd0:	mov	r0, sl
   4fdd4:	mov	r1, r8
   4fdd8:	ldr	r2, [fp, #-100]	; 0xffffff9c
   4fddc:	mov	r3, #0
   4fde0:	bl	64198 <fputs@plt+0x52db0>
   4fde4:	cmp	r0, #0
   4fde8:	ldr	r5, [sp, #116]	; 0x74
   4fdec:	beq	4fd60 <fputs@plt+0x3e978>
   4fdf0:	sub	r1, fp, #84	; 0x54
   4fdf4:	str	r0, [sp, #60]	; 0x3c
   4fdf8:	bl	71ca4 <fputs@plt+0x608bc>
   4fdfc:	mov	r9, r0
   4fe00:	mov	r0, r7
   4fe04:	mov	r1, #103	; 0x67
   4fe08:	mov	r2, r5
   4fe0c:	mov	r3, r4
   4fe10:	bl	5722c <fputs@plt+0x45e44>
   4fe14:	cmp	r9, #0
   4fe18:	beq	4ffa8 <fputs@plt+0x3ebc0>
   4fe1c:	mov	r0, #0
   4fe20:	str	r0, [sp, #48]	; 0x30
   4fe24:	mov	r0, #0
   4fe28:	str	r0, [sp, #56]	; 0x38
   4fe2c:	ldr	r5, [sp, #108]	; 0x6c
   4fe30:	ldr	r8, [sp, #132]	; 0x84
   4fe34:	mov	r4, r7
   4fe38:	b	5003c <fputs@plt+0x3ec54>
   4fe3c:	ldr	r0, [sp, #136]	; 0x88
   4fe40:	stm	sp, {r0, r9}
   4fe44:	ldr	r4, [fp, #-100]	; 0xffffff9c
   4fe48:	str	r4, [sp, #8]
   4fe4c:	str	r1, [sp, #12]
   4fe50:	mov	r0, sl
   4fe54:	mov	r1, r8
   4fe58:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4fe5c:	mov	r3, r7
   4fe60:	bl	747d8 <fputs@plt+0x633f0>
   4fe64:	b	4f6f8 <fputs@plt+0x3e310>
   4fe68:	ldr	r0, [fp, #-120]	; 0xffffff88
   4fe6c:	ldrsh	r5, [r0, #50]	; 0x32
   4fe70:	ldr	r4, [sl, #72]	; 0x48
   4fe74:	mov	r6, sl
   4fe78:	ldr	r1, [sl, #76]	; 0x4c
   4fe7c:	add	r0, r4, #1
   4fe80:	str	r1, [sp, #36]	; 0x24
   4fe84:	add	r3, r1, #1
   4fe88:	add	r1, r3, r5
   4fe8c:	str	r0, [sl, #72]	; 0x48
   4fe90:	str	r1, [sp, #32]
   4fe94:	str	r1, [sl, #76]	; 0x4c
   4fe98:	mov	sl, #0
   4fe9c:	mov	r0, r7
   4fea0:	mov	r1, #25
   4fea4:	mov	r2, #0
   4fea8:	str	r3, [sp, #56]	; 0x38
   4feac:	bl	5722c <fputs@plt+0x45e44>
   4feb0:	mov	r0, r7
   4feb4:	mov	r1, #57	; 0x39
   4feb8:	str	r4, [sp, #44]	; 0x2c
   4febc:	mov	r2, r4
   4fec0:	mov	r3, r5
   4fec4:	bl	5722c <fputs@plt+0x45e44>
   4fec8:	str	r0, [sp, #40]	; 0x28
   4fecc:	mov	r0, r6
   4fed0:	ldr	r1, [fp, #-120]	; 0xffffff88
   4fed4:	bl	56d30 <fputs@plt+0x45948>
   4fed8:	mov	r0, #4
   4fedc:	str	sl, [sp]
   4fee0:	str	r0, [sp, #4]
   4fee4:	ldr	r0, [sp, #112]	; 0x70
   4fee8:	str	r0, [sp, #8]
   4feec:	mov	r0, r6
   4fef0:	mov	r1, r8
   4fef4:	ldr	r2, [fp, #-100]	; 0xffffff9c
   4fef8:	mov	r3, #0
   4fefc:	bl	64198 <fputs@plt+0x52db0>
   4ff00:	cmp	r0, #0
   4ff04:	beq	4ff98 <fputs@plt+0x3ebb0>
   4ff08:	sub	r1, fp, #84	; 0x54
   4ff0c:	str	r0, [sp, #60]	; 0x3c
   4ff10:	bl	71ca4 <fputs@plt+0x608bc>
   4ff14:	str	r0, [sp, #64]	; 0x40
   4ff18:	str	r5, [sp, #48]	; 0x30
   4ff1c:	cmp	r5, #1
   4ff20:	ldr	r9, [fp, #-104]	; 0xffffff98
   4ff24:	ldr	sl, [sp, #116]	; 0x74
   4ff28:	ldr	r4, [fp, #-120]	; 0xffffff88
   4ff2c:	ldr	r6, [sp, #88]	; 0x58
   4ff30:	blt	4ff74 <fputs@plt+0x3eb8c>
   4ff34:	ldr	r0, [sp, #36]	; 0x24
   4ff38:	add	r5, r0, #1
   4ff3c:	mov	r7, #0
   4ff40:	ldr	r8, [sp, #48]	; 0x30
   4ff44:	ldr	r0, [r4, #4]
   4ff48:	add	r0, r0, r7
   4ff4c:	ldrsh	r3, [r0]
   4ff50:	str	r5, [sp]
   4ff54:	mov	r0, r6
   4ff58:	mov	r1, r9
   4ff5c:	mov	r2, sl
   4ff60:	bl	59cbc <fputs@plt+0x488d4>
   4ff64:	add	r5, r5, #1
   4ff68:	add	r7, r7, #2
   4ff6c:	subs	r8, r8, #1
   4ff70:	bne	4ff44 <fputs@plt+0x3eb5c>
   4ff74:	ldr	r9, [sp, #64]	; 0x40
   4ff78:	cmp	r9, #0
   4ff7c:	ldr	r5, [sp, #108]	; 0x6c
   4ff80:	beq	4ffdc <fputs@plt+0x3ebf4>
   4ff84:	ldr	r4, [sp, #88]	; 0x58
   4ff88:	mov	r0, r4
   4ff8c:	ldr	r1, [sp, #40]	; 0x28
   4ff90:	bl	56ac8 <fputs@plt+0x456e0>
   4ff94:	b	50030 <fputs@plt+0x3ec48>
   4ff98:	ldr	r4, [fp, #-100]	; 0xffffff9c
   4ff9c:	ldr	r8, [fp, #-128]	; 0xffffff80
   4ffa0:	ldr	r7, [fp, #-96]	; 0xffffffa0
   4ffa4:	b	4f6f8 <fputs@plt+0x3e310>
   4ffa8:	mov	r4, r7
   4ffac:	mov	r0, r7
   4ffb0:	mov	r1, #129	; 0x81
   4ffb4:	ldr	r2, [sp, #68]	; 0x44
   4ffb8:	ldr	r3, [fp, #-112]	; 0xffffff90
   4ffbc:	bl	5722c <fputs@plt+0x45e44>
   4ffc0:	mov	r0, #0
   4ffc4:	str	r0, [sp, #48]	; 0x30
   4ffc8:	mov	r0, #0
   4ffcc:	str	r0, [sp, #56]	; 0x38
   4ffd0:	ldr	r5, [sp, #108]	; 0x6c
   4ffd4:	ldr	r8, [sp, #132]	; 0x84
   4ffd8:	b	5003c <fputs@plt+0x3ec54>
   4ffdc:	ldr	r0, [fp, #-92]	; 0xffffffa4
   4ffe0:	ldr	r1, [fp, #-120]	; 0xffffff88
   4ffe4:	bl	70f2c <fputs@plt+0x5fb44>
   4ffe8:	ldr	r6, [sp, #32]
   4ffec:	str	r6, [sp]
   4fff0:	str	r0, [sp, #4]
   4fff4:	ldr	r3, [sp, #48]	; 0x30
   4fff8:	str	r3, [sp, #8]
   4fffc:	ldr	r4, [sp, #88]	; 0x58
   50000:	mov	r0, r4
   50004:	mov	r1, #49	; 0x31
   50008:	ldr	r2, [sp, #56]	; 0x38
   5000c:	bl	568bc <fputs@plt+0x454d4>
   50010:	mov	r0, r4
   50014:	mov	r1, #110	; 0x6e
   50018:	ldr	r2, [sp, #44]	; 0x2c
   5001c:	mov	r3, r6
   50020:	bl	5722c <fputs@plt+0x45e44>
   50024:	mov	r0, #0
   50028:	str	r0, [sp, #48]	; 0x30
   5002c:	str	r6, [sp, #56]	; 0x38
   50030:	ldr	sl, [fp, #-108]	; 0xffffff94
   50034:	ldr	r8, [sp, #132]	; 0x84
   50038:	ldr	r6, [sp, #52]	; 0x34
   5003c:	ldr	r0, [sp, #60]	; 0x3c
   50040:	bl	65454 <fputs@plt+0x5406c>
   50044:	ldr	r0, [fp, #-92]	; 0xffffffa4
   50048:	ldrb	r0, [r0, #24]
   5004c:	mov	r1, #0
   50050:	str	r1, [sp, #40]	; 0x28
   50054:	tst	r0, #128	; 0x80
   50058:	beq	50088 <fputs@plt+0x3eca0>
   5005c:	ldr	r0, [sl, #420]	; 0x1a4
   50060:	cmp	r0, #0
   50064:	bne	50088 <fputs@plt+0x3eca0>
   50068:	ldr	r0, [sl, #76]	; 0x4c
   5006c:	add	r3, r0, #1
   50070:	str	r3, [sl, #76]	; 0x4c
   50074:	mov	r0, r4
   50078:	mov	r1, #22
   5007c:	mov	r2, #0
   50080:	str	r3, [sp, #40]	; 0x28
   50084:	bl	5722c <fputs@plt+0x45e44>
   50088:	mov	r0, r4
   5008c:	bl	587d4 <fputs@plt+0x473ec>
   50090:	str	r0, [sp, #60]	; 0x3c
   50094:	cmp	r8, #0
   50098:	str	r9, [sp, #64]	; 0x40
   5009c:	bne	5016c <fputs@plt+0x3ed84>
   500a0:	ldr	r0, [fp, #8]
   500a4:	cmp	r0, #5
   500a8:	beq	500d8 <fputs@plt+0x3ecf0>
   500ac:	ldr	r0, [fp, #-104]	; 0xffffff98
   500b0:	ldr	r0, [r0, #8]
   500b4:	cmp	r0, #0
   500b8:	beq	500e8 <fputs@plt+0x3ed00>
   500bc:	ldrb	r1, [r0, #54]	; 0x36
   500c0:	cmp	r1, #5
   500c4:	beq	500d8 <fputs@plt+0x3ecf0>
   500c8:	ldr	r0, [r0, #20]
   500cc:	cmp	r0, #0
   500d0:	bne	500bc <fputs@plt+0x3ecd4>
   500d4:	b	500e8 <fputs@plt+0x3ed00>
   500d8:	ldr	r0, [fp, #-124]	; 0xffffff84
   500dc:	mov	r1, #1
   500e0:	ldr	r2, [sp, #92]	; 0x5c
   500e4:	bl	1119c <memset@plt>
   500e8:	ldr	r9, [sp, #64]	; 0x40
   500ec:	cmp	r9, #0
   500f0:	ldr	r5, [sp, #108]	; 0x6c
   500f4:	beq	50130 <fputs@plt+0x3ed48>
   500f8:	ldr	r0, [fp, #-84]	; 0xffffffac
   500fc:	cmp	r0, #0
   50100:	bmi	50114 <fputs@plt+0x3ed2c>
   50104:	sub	r0, r0, r5
   50108:	mov	r1, #0
   5010c:	ldr	r2, [fp, #-124]	; 0xffffff84
   50110:	strb	r1, [r2, r0]
   50114:	ldr	r0, [fp, #-80]	; 0xffffffb0
   50118:	cmp	r0, #0
   5011c:	bmi	50130 <fputs@plt+0x3ed48>
   50120:	sub	r0, r0, r5
   50124:	mov	r1, #0
   50128:	ldr	r2, [fp, #-124]	; 0xffffff84
   5012c:	strb	r1, [r2, r0]
   50130:	mov	r0, #0
   50134:	str	r5, [sp]
   50138:	ldr	r1, [fp, #-124]	; 0xffffff84
   5013c:	str	r1, [sp, #4]
   50140:	str	r0, [sp, #8]
   50144:	str	r0, [sp, #12]
   50148:	ldr	sl, [fp, #-108]	; 0xffffff94
   5014c:	mov	r0, sl
   50150:	ldr	r1, [fp, #-104]	; 0xffffff98
   50154:	mov	r2, #55	; 0x37
   50158:	mov	r3, #0
   5015c:	bl	71cb8 <fputs@plt+0x608d0>
   50160:	ldr	r0, [sp, #132]	; 0x84
   50164:	ldr	r4, [sp, #88]	; 0x58
   50168:	mov	r8, r0
   5016c:	cmp	r9, #0
   50170:	ldr	r1, [fp, #-120]	; 0xffffff88
   50174:	mov	r7, r4
   50178:	beq	501f8 <fputs@plt+0x3ee10>
   5017c:	cmp	r8, #0
   50180:	ldr	r9, [fp, #-112]	; 0xffffff90
   50184:	bne	501c8 <fputs@plt+0x3ede0>
   50188:	ldr	r0, [sp, #116]	; 0x74
   5018c:	sub	r0, r0, r5
   50190:	ldr	r2, [fp, #-124]	; 0xffffff84
   50194:	ldrb	r0, [r2, r0]
   50198:	cmp	r0, #0
   5019c:	beq	501c8 <fputs@plt+0x3ede0>
   501a0:	ldr	r0, [sp, #56]	; 0x38
   501a4:	str	r0, [sp]
   501a8:	ldr	r0, [sp, #48]	; 0x30
   501ac:	str	r0, [sp, #4]
   501b0:	mov	r0, r4
   501b4:	mov	r1, #68	; 0x44
   501b8:	ldr	r2, [sp, #116]	; 0x74
   501bc:	ldr	r3, [sp, #60]	; 0x3c
   501c0:	bl	1abac <fputs@plt+0x97c4>
   501c4:	ldr	r1, [fp, #-120]	; 0xffffff88
   501c8:	cmp	r1, #0
   501cc:	ldr	r2, [sp, #56]	; 0x38
   501d0:	moveq	r2, r9
   501d4:	mov	r0, r4
   501d8:	mov	r1, #76	; 0x4c
   501dc:	ldr	r5, [sp, #60]	; 0x3c
   501e0:	mov	r3, r5
   501e4:	bl	5722c <fputs@plt+0x45e44>
   501e8:	mov	r0, #0
   501ec:	str	r0, [sp, #92]	; 0x5c
   501f0:	str	r5, [fp, #-124]	; 0xffffff84
   501f4:	b	502ac <fputs@plt+0x3eec4>
   501f8:	cmp	r1, #0
   501fc:	beq	5026c <fputs@plt+0x3ee84>
   50200:	mov	r0, r4
   50204:	bl	587d4 <fputs@plt+0x473ec>
   50208:	mov	r9, r0
   5020c:	mov	r0, r4
   50210:	mov	r1, #108	; 0x6c
   50214:	ldr	r4, [sp, #44]	; 0x2c
   50218:	mov	r2, r4
   5021c:	ldr	r3, [sp, #60]	; 0x3c
   50220:	bl	5722c <fputs@plt+0x45e44>
   50224:	mov	r0, r7
   50228:	mov	r1, #101	; 0x65
   5022c:	mov	r2, r4
   50230:	mov	r4, r7
   50234:	ldr	r5, [sp, #56]	; 0x38
   50238:	mov	r3, r5
   5023c:	bl	5722c <fputs@plt+0x45e44>
   50240:	str	r0, [sp, #92]	; 0x5c
   50244:	mov	r0, #0
   50248:	str	r5, [sp]
   5024c:	str	r0, [sp, #4]
   50250:	mov	r0, r7
   50254:	mov	r1, #68	; 0x44
   50258:	ldr	r2, [sp, #116]	; 0x74
   5025c:	str	r9, [fp, #-124]	; 0xffffff84
   50260:	mov	r3, r9
   50264:	bl	1abac <fputs@plt+0x97c4>
   50268:	b	502ac <fputs@plt+0x3eec4>
   5026c:	ldr	r9, [fp, #-112]	; 0xffffff90
   50270:	str	r9, [sp]
   50274:	mov	r0, r4
   50278:	mov	r1, #130	; 0x82
   5027c:	ldr	r2, [sp, #68]	; 0x44
   50280:	ldr	r3, [sp, #60]	; 0x3c
   50284:	bl	46a3c <fputs@plt+0x35654>
   50288:	mov	r3, r0
   5028c:	str	r9, [sp]
   50290:	mov	r0, r4
   50294:	mov	r1, #70	; 0x46
   50298:	ldr	r2, [sp, #116]	; 0x74
   5029c:	str	r3, [fp, #-124]	; 0xffffff84
   502a0:	bl	46a3c <fputs@plt+0x35654>
   502a4:	mov	r0, #0
   502a8:	str	r0, [sp, #92]	; 0x5c
   502ac:	ldr	r0, [fp, #-132]	; 0xffffff7c
   502b0:	tst	r0, #255	; 0xff
   502b4:	ldr	r5, [sp, #128]	; 0x80
   502b8:	ldr	r1, [sp, #136]	; 0x88
   502bc:	beq	502e4 <fputs@plt+0x3eefc>
   502c0:	mov	r0, sl
   502c4:	ldr	r4, [sp, #72]	; 0x48
   502c8:	mov	r2, r4
   502cc:	bl	56a30 <fputs@plt+0x45648>
   502d0:	mov	r0, r7
   502d4:	mov	r1, #38	; 0x26
   502d8:	mov	r2, r4
   502dc:	mov	r4, r7
   502e0:	bl	587b0 <fputs@plt+0x473c8>
   502e4:	cmp	r5, #0
   502e8:	ldr	r3, [fp, #-104]	; 0xffffff98
   502ec:	ldreq	r0, [sp, #120]	; 0x78
   502f0:	tsteq	r0, #255	; 0xff
   502f4:	beq	50324 <fputs@plt+0x3ef3c>
   502f8:	ldr	r0, [sp, #124]	; 0x7c
   502fc:	cmp	r0, #0
   50300:	beq	50334 <fputs@plt+0x3ef4c>
   50304:	mov	r0, sl
   50308:	mov	r1, r3
   5030c:	mov	r5, r3
   50310:	bl	724f0 <fputs@plt+0x61108>
   50314:	mov	r6, r0
   50318:	ldr	r1, [sp, #128]	; 0x80
   5031c:	ldr	r2, [fp, #8]
   50320:	b	50344 <fputs@plt+0x3ef5c>
   50324:	ldr	r0, [sp, #124]	; 0x7c
   50328:	cmp	r0, #0
   5032c:	beq	50444 <fputs@plt+0x3f05c>
   50330:	b	502f8 <fputs@plt+0x3ef10>
   50334:	mov	r6, #0
   50338:	ldr	r1, [sp, #128]	; 0x80
   5033c:	ldr	r2, [fp, #8]
   50340:	mov	r5, r3
   50344:	mov	r0, #3
   50348:	stm	sp, {r0, r5}
   5034c:	str	r2, [sp, #8]
   50350:	mov	r9, #0
   50354:	mov	r0, sl
   50358:	ldr	r2, [fp, #-96]	; 0xffffffa0
   5035c:	mov	r3, #0
   50360:	bl	72440 <fputs@plt+0x61058>
   50364:	ldrsh	r1, [r5, #34]	; 0x22
   50368:	cmp	r1, #1
   5036c:	mov	r3, r5
   50370:	ldr	r4, [sp, #80]	; 0x50
   50374:	blt	50408 <fputs@plt+0x3f020>
   50378:	orr	r5, r0, r6
   5037c:	mov	r8, #1
   50380:	cmn	r5, #1
   50384:	bne	503d0 <fputs@plt+0x3efe8>
   50388:	b	50394 <fputs@plt+0x3efac>
   5038c:	tst	r5, r8, lsl r9
   50390:	beq	503d8 <fputs@plt+0x3eff0>
   50394:	add	r0, r4, r9
   50398:	str	r0, [sp]
   5039c:	mov	r0, r7
   503a0:	mov	r1, r3
   503a4:	ldr	r2, [sp, #116]	; 0x74
   503a8:	mov	r6, r3
   503ac:	mov	r3, r9
   503b0:	bl	59cbc <fputs@plt+0x488d4>
   503b4:	ldrsh	r0, [r6, #34]	; 0x22
   503b8:	add	r9, r9, #1
   503bc:	cmp	r9, r0
   503c0:	mov	r3, r6
   503c4:	bge	50408 <fputs@plt+0x3f020>
   503c8:	cmn	r5, #1
   503cc:	beq	50394 <fputs@plt+0x3efac>
   503d0:	cmp	r9, #31
   503d4:	bls	5038c <fputs@plt+0x3efa4>
   503d8:	ldr	r0, [r3, #4]
   503dc:	add	r0, r0, r9, lsl #4
   503e0:	ldrb	r0, [r0, #15]
   503e4:	tst	r0, #1
   503e8:	bne	50394 <fputs@plt+0x3efac>
   503ec:	mov	r6, r3
   503f0:	add	r3, r4, r9
   503f4:	mov	r0, r7
   503f8:	mov	r1, #25
   503fc:	mov	r2, #0
   50400:	bl	5722c <fputs@plt+0x45e44>
   50404:	b	503b4 <fputs@plt+0x3efcc>
   50408:	ldr	r0, [fp, #-120]	; 0xffffff88
   5040c:	cmp	r0, #0
   50410:	ldr	sl, [fp, #-108]	; 0xffffff94
   50414:	ldr	r6, [sp, #52]	; 0x34
   50418:	mov	r4, r7
   5041c:	ldr	r9, [fp, #-112]	; 0xffffff90
   50420:	ldreq	r0, [fp, #-132]	; 0xffffff7c
   50424:	tsteq	r0, #255	; 0xff
   50428:	bne	50444 <fputs@plt+0x3f05c>
   5042c:	mov	r0, r4
   50430:	mov	r1, #30
   50434:	mov	r2, r9
   50438:	ldr	r3, [sp, #72]	; 0x48
   5043c:	bl	5722c <fputs@plt+0x45e44>
   50440:	ldr	r3, [fp, #-104]	; 0xffffff98
   50444:	mov	r8, r4
   50448:	mov	r5, #1
   5044c:	str	r5, [sp]
   50450:	str	r3, [sp, #4]
   50454:	ldr	r0, [fp, #8]
   50458:	str	r0, [sp, #8]
   5045c:	mov	r0, sl
   50460:	ldr	r1, [sp, #128]	; 0x80
   50464:	ldr	r2, [fp, #-96]	; 0xffffffa0
   50468:	mov	r3, #1
   5046c:	bl	72440 <fputs@plt+0x61058>
   50470:	ldr	r3, [fp, #-104]	; 0xffffff98
   50474:	mov	r4, r0
   50478:	ldrsh	r0, [r3, #34]	; 0x22
   5047c:	cmp	r0, #1
   50480:	ldr	r7, [sp, #76]	; 0x4c
   50484:	blt	50530 <fputs@plt+0x3f148>
   50488:	mov	r9, #0
   5048c:	b	504b8 <fputs@plt+0x3f0d0>
   50490:	add	r3, r7, r9
   50494:	mov	r0, r8
   50498:	mov	r1, #25
   5049c:	mov	r2, #0
   504a0:	bl	5722c <fputs@plt+0x45e44>
   504a4:	ldr	r3, [fp, #-104]	; 0xffffff98
   504a8:	ldrsh	r0, [r3, #34]	; 0x22
   504ac:	add	r9, r9, #1
   504b0:	cmp	r9, r0
   504b4:	bge	50530 <fputs@plt+0x3f148>
   504b8:	ldrsh	r0, [r3, #32]
   504bc:	cmp	r9, r0
   504c0:	beq	50490 <fputs@plt+0x3f0a8>
   504c4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   504c8:	ldr	r0, [r0, r9, lsl #2]
   504cc:	cmp	r0, #0
   504d0:	bmi	504f4 <fputs@plt+0x3f10c>
   504d4:	ldr	r1, [fp, #-96]	; 0xffffffa0
   504d8:	ldr	r1, [r1, #4]
   504dc:	add	r0, r0, r0, lsl #2
   504e0:	ldr	r1, [r1, r0, lsl #2]
   504e4:	add	r2, r7, r9
   504e8:	mov	r0, sl
   504ec:	bl	56a30 <fputs@plt+0x45648>
   504f0:	b	504a4 <fputs@plt+0x3f0bc>
   504f4:	cmp	r9, #31
   504f8:	bhi	50510 <fputs@plt+0x3f128>
   504fc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   50500:	ands	r0, r0, #1
   50504:	beq	50510 <fputs@plt+0x3f128>
   50508:	tst	r4, r5, lsl r9
   5050c:	beq	50490 <fputs@plt+0x3f0a8>
   50510:	add	r0, r7, r9
   50514:	str	r0, [sp]
   50518:	mov	r0, sl
   5051c:	mov	r1, r3
   50520:	mov	r2, r9
   50524:	ldr	r3, [sp, #116]	; 0x74
   50528:	bl	65a2c <fputs@plt+0x54644>
   5052c:	b	504a4 <fputs@plt+0x3f0bc>
   50530:	ldrb	r0, [fp, #-76]	; 0xffffffb4
   50534:	tst	r0, #1
   50538:	ldr	r5, [sp, #116]	; 0x74
   5053c:	beq	5064c <fputs@plt+0x3f264>
   50540:	mov	r4, r5
   50544:	mov	r9, r8
   50548:	mov	r0, r8
   5054c:	mov	r1, r3
   50550:	mov	r2, r7
   50554:	mov	r5, r3
   50558:	bl	5cd54 <fputs@plt+0x4b96c>
   5055c:	mov	r0, #1
   50560:	stm	sp, {r0, r5}
   50564:	ldr	r0, [fp, #-112]	; 0xffffff90
   50568:	str	r0, [sp, #8]
   5056c:	ldr	r0, [fp, #8]
   50570:	str	r0, [sp, #12]
   50574:	ldr	r5, [fp, #-124]	; 0xffffff84
   50578:	str	r5, [sp, #16]
   5057c:	mov	r0, sl
   50580:	ldr	r1, [sp, #128]	; 0x80
   50584:	mov	r2, #110	; 0x6e
   50588:	ldr	r3, [fp, #-96]	; 0xffffffa0
   5058c:	bl	72614 <fputs@plt+0x6122c>
   50590:	ldr	r0, [fp, #-120]	; 0xffffff88
   50594:	cmp	r0, #0
   50598:	beq	505c4 <fputs@plt+0x3f1dc>
   5059c:	ldr	r0, [sp, #56]	; 0x38
   505a0:	str	r0, [sp]
   505a4:	ldr	r0, [sp, #48]	; 0x30
   505a8:	str	r0, [sp, #4]
   505ac:	mov	r0, r9
   505b0:	mov	r1, #68	; 0x44
   505b4:	mov	r2, r4
   505b8:	mov	r3, r5
   505bc:	bl	1abac <fputs@plt+0x97c4>
   505c0:	b	505e0 <fputs@plt+0x3f1f8>
   505c4:	ldr	r0, [fp, #-112]	; 0xffffff90
   505c8:	str	r0, [sp]
   505cc:	mov	r0, r9
   505d0:	mov	r1, #70	; 0x46
   505d4:	mov	r2, r4
   505d8:	mov	r3, r5
   505dc:	bl	46a3c <fputs@plt+0x35654>
   505e0:	ldr	r3, [fp, #-104]	; 0xffffff98
   505e4:	ldrsh	r0, [r3, #34]	; 0x22
   505e8:	cmp	r0, #1
   505ec:	mov	r5, r4
   505f0:	blt	5064c <fputs@plt+0x3f264>
   505f4:	mov	r9, #0
   505f8:	b	5060c <fputs@plt+0x3f224>
   505fc:	ldrsh	r0, [r3, #34]	; 0x22
   50600:	add	r9, r9, #1
   50604:	cmp	r9, r0
   50608:	bge	5064c <fputs@plt+0x3f264>
   5060c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   50610:	ldr	r0, [r0, r9, lsl #2]
   50614:	cmn	r0, #1
   50618:	bgt	505fc <fputs@plt+0x3f214>
   5061c:	ldrsh	r0, [r3, #32]
   50620:	cmp	r9, r0
   50624:	beq	505fc <fputs@plt+0x3f214>
   50628:	add	r0, r7, r9
   5062c:	str	r0, [sp]
   50630:	mov	r0, r8
   50634:	mov	r1, r3
   50638:	mov	r2, r5
   5063c:	mov	r3, r9
   50640:	bl	59cbc <fputs@plt+0x488d4>
   50644:	ldr	r3, [fp, #-104]	; 0xffffff98
   50648:	b	505fc <fputs@plt+0x3f214>
   5064c:	ldr	r0, [sp, #132]	; 0x84
   50650:	cmp	r0, #0
   50654:	bne	5089c <fputs@plt+0x3f4b4>
   50658:	mov	r9, #0
   5065c:	str	r9, [fp, #-88]	; 0xffffffa8
   50660:	sub	r0, fp, #88	; 0x58
   50664:	ldr	r1, [fp, #8]
   50668:	uxtb	r1, r1
   5066c:	ldr	r2, [sp, #112]	; 0x70
   50670:	str	r2, [sp]
   50674:	ldr	r2, [sp, #72]	; 0x48
   50678:	str	r2, [sp, #4]
   5067c:	ldr	r4, [fp, #-112]	; 0xffffff90
   50680:	str	r4, [sp, #8]
   50684:	str	r6, [sp, #12]
   50688:	str	r1, [sp, #16]
   5068c:	ldr	r1, [fp, #-124]	; 0xffffff84
   50690:	str	r1, [sp, #20]
   50694:	str	r0, [sp, #24]
   50698:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5069c:	str	r0, [sp, #28]
   506a0:	mov	r0, sl
   506a4:	mov	r1, r3
   506a8:	ldr	r2, [sp, #104]	; 0x68
   506ac:	mov	r3, r5
   506b0:	bl	74b0c <fputs@plt+0x63724>
   506b4:	ldr	r0, [sp, #124]	; 0x7c
   506b8:	cmp	r0, #0
   506bc:	beq	506dc <fputs@plt+0x3f2f4>
   506c0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   506c4:	stm	sp, {r0, r6}
   506c8:	mov	r0, sl
   506cc:	ldr	r1, [fp, #-104]	; 0xffffff98
   506d0:	mov	r2, r4
   506d4:	mov	r3, #0
   506d8:	bl	726b0 <fputs@plt+0x612c8>
   506dc:	ldr	r0, [fp, #-88]	; 0xffffffa8
   506e0:	orrs	r0, r6, r0
   506e4:	clz	r5, r0
   506e8:	ldr	r2, [fp, #-104]	; 0xffffff98
   506ec:	beq	50754 <fputs@plt+0x3f36c>
   506f0:	ldr	r0, [fp, #-120]	; 0xffffff88
   506f4:	cmp	r0, #0
   506f8:	beq	50728 <fputs@plt+0x3f340>
   506fc:	ldr	r0, [sp, #56]	; 0x38
   50700:	str	r0, [sp]
   50704:	ldr	r0, [sp, #48]	; 0x30
   50708:	str	r0, [sp, #4]
   5070c:	ldr	r8, [sp, #88]	; 0x58
   50710:	mov	r0, r8
   50714:	mov	r1, #68	; 0x44
   50718:	ldr	r2, [sp, #116]	; 0x74
   5071c:	mov	r3, #0
   50720:	bl	1abac <fputs@plt+0x97c4>
   50724:	b	50748 <fputs@plt+0x3f360>
   50728:	ldr	r0, [fp, #-112]	; 0xffffff90
   5072c:	str	r0, [sp]
   50730:	ldr	r8, [sp, #88]	; 0x58
   50734:	mov	r0, r8
   50738:	mov	r1, #70	; 0x46
   5073c:	ldr	r2, [sp, #116]	; 0x74
   50740:	mov	r3, #0
   50744:	bl	46a3c <fputs@plt+0x35654>
   50748:	mov	r9, r0
   5074c:	ldr	sl, [fp, #-108]	; 0xffffff94
   50750:	ldr	r2, [fp, #-104]	; 0xffffff98
   50754:	lsr	r5, r5, #5
   50758:	mvn	r0, #0
   5075c:	ldr	r1, [sp, #104]	; 0x68
   50760:	str	r1, [sp]
   50764:	str	r0, [sp, #4]
   50768:	mov	r0, sl
   5076c:	mov	r1, r2
   50770:	ldr	r2, [sp, #116]	; 0x74
   50774:	ldr	r3, [sp, #112]	; 0x70
   50778:	bl	72c0c <fputs@plt+0x61824>
   5077c:	ldr	r0, [sp, #124]	; 0x7c
   50780:	cmp	r0, #0
   50784:	bne	5079c <fputs@plt+0x3f3b4>
   50788:	ldr	r0, [fp, #-120]	; 0xffffff88
   5078c:	cmp	r0, #0
   50790:	ldreq	r0, [sp, #84]	; 0x54
   50794:	tsteq	r0, #255	; 0xff
   50798:	beq	507b0 <fputs@plt+0x3f3c8>
   5079c:	mov	r0, r8
   507a0:	mov	r1, #95	; 0x5f
   507a4:	ldr	r2, [sp, #116]	; 0x74
   507a8:	mov	r3, #0
   507ac:	bl	5722c <fputs@plt+0x45e44>
   507b0:	cmp	r5, #0
   507b4:	moveq	r0, r8
   507b8:	moveq	r1, r9
   507bc:	bleq	568a8 <fputs@plt+0x454c0>
   507c0:	ldr	r0, [sp, #124]	; 0x7c
   507c4:	cmp	r0, #0
   507c8:	beq	50854 <fputs@plt+0x3f46c>
   507cc:	ldr	r9, [fp, #-116]	; 0xffffff8c
   507d0:	str	r9, [sp]
   507d4:	ldr	r5, [sp, #52]	; 0x34
   507d8:	str	r5, [sp, #4]
   507dc:	mov	r8, #0
   507e0:	ldr	sl, [fp, #-108]	; 0xffffff94
   507e4:	mov	r0, sl
   507e8:	ldr	r7, [fp, #-104]	; 0xffffff98
   507ec:	mov	r1, r7
   507f0:	mov	r2, #0
   507f4:	ldr	r4, [sp, #72]	; 0x48
   507f8:	mov	r3, r4
   507fc:	bl	726b0 <fputs@plt+0x612c8>
   50800:	mov	r0, #1
   50804:	str	r4, [sp]
   50808:	ldr	r1, [sp, #104]	; 0x68
   5080c:	str	r1, [sp, #4]
   50810:	str	r0, [sp, #8]
   50814:	str	r8, [sp, #12]
   50818:	str	r8, [sp, #16]
   5081c:	mov	r0, sl
   50820:	mov	r1, r7
   50824:	ldr	r2, [sp, #116]	; 0x74
   50828:	ldr	r3, [sp, #112]	; 0x70
   5082c:	bl	75708 <fputs@plt+0x64320>
   50830:	str	r9, [sp]
   50834:	str	r5, [sp, #4]
   50838:	mov	r0, sl
   5083c:	mov	r5, r7
   50840:	mov	r1, r7
   50844:	ldr	r2, [fp, #-96]	; 0xffffffa0
   50848:	ldr	r3, [fp, #-112]	; 0xffffff90
   5084c:	bl	72d40 <fputs@plt+0x61958>
   50850:	b	50894 <fputs@plt+0x3f4ac>
   50854:	mov	r0, #0
   50858:	mov	r1, #1
   5085c:	ldr	r2, [sp, #72]	; 0x48
   50860:	str	r2, [sp]
   50864:	ldr	r2, [sp, #104]	; 0x68
   50868:	str	r2, [sp, #4]
   5086c:	str	r1, [sp, #8]
   50870:	str	r0, [sp, #12]
   50874:	str	r0, [sp, #16]
   50878:	ldr	sl, [fp, #-108]	; 0xffffff94
   5087c:	mov	r0, sl
   50880:	ldr	r1, [fp, #-104]	; 0xffffff98
   50884:	mov	r5, r1
   50888:	ldr	r2, [sp, #116]	; 0x74
   5088c:	ldr	r3, [sp, #112]	; 0x70
   50890:	bl	75708 <fputs@plt+0x64320>
   50894:	ldr	r8, [sp, #88]	; 0x58
   50898:	mov	r3, r5
   5089c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   508a0:	ldrb	r0, [r0, #24]
   508a4:	tst	r0, #128	; 0x80
   508a8:	ldr	r9, [fp, #-116]	; 0xffffff8c
   508ac:	ldr	r7, [fp, #-124]	; 0xffffff84
   508b0:	beq	508dc <fputs@plt+0x3f4f4>
   508b4:	ldr	r0, [sl, #420]	; 0x1a4
   508b8:	cmp	r0, #0
   508bc:	bne	508dc <fputs@plt+0x3f4f4>
   508c0:	mov	r0, r8
   508c4:	mov	r1, #37	; 0x25
   508c8:	ldr	r2, [sp, #40]	; 0x28
   508cc:	mov	r5, r3
   508d0:	mov	r3, #1
   508d4:	bl	5722c <fputs@plt+0x45e44>
   508d8:	mov	r3, r5
   508dc:	mov	r0, #2
   508e0:	stm	sp, {r0, r3}
   508e4:	ldr	r0, [fp, #-112]	; 0xffffff90
   508e8:	str	r0, [sp, #8]
   508ec:	ldr	r0, [fp, #8]
   508f0:	str	r0, [sp, #12]
   508f4:	str	r7, [sp, #16]
   508f8:	mov	r0, sl
   508fc:	ldr	r1, [sp, #128]	; 0x80
   50900:	mov	r2, #110	; 0x6e
   50904:	mov	r5, r3
   50908:	ldr	r3, [fp, #-96]	; 0xffffffa0
   5090c:	bl	72614 <fputs@plt+0x6122c>
   50910:	ldr	r0, [sp, #64]	; 0x40
   50914:	cmp	r0, #0
   50918:	ldr	r6, [sp, #112]	; 0x70
   5091c:	ldr	r4, [fp, #-100]	; 0xffffff9c
   50920:	bne	50964 <fputs@plt+0x3f57c>
   50924:	ldr	r0, [fp, #-120]	; 0xffffff88
   50928:	cmp	r0, #0
   5092c:	beq	50958 <fputs@plt+0x3f570>
   50930:	mov	sl, r8
   50934:	mov	r0, r8
   50938:	mov	r1, r7
   5093c:	bl	58900 <fputs@plt+0x47518>
   50940:	mov	r0, r8
   50944:	mov	r1, #7
   50948:	ldr	r2, [sp, #44]	; 0x2c
   5094c:	ldr	r3, [sp, #92]	; 0x5c
   50950:	bl	5722c <fputs@plt+0x45e44>
   50954:	b	50964 <fputs@plt+0x3f57c>
   50958:	mov	r0, r8
   5095c:	mov	r1, r7
   50960:	bl	56a9c <fputs@plt+0x456b4>
   50964:	mov	r0, r8
   50968:	ldr	r1, [sp, #60]	; 0x3c
   5096c:	bl	58900 <fputs@plt+0x47518>
   50970:	ldr	r7, [r5, #8]
   50974:	cmp	r7, #0
   50978:	beq	509d0 <fputs@plt+0x3f5e8>
   5097c:	ldr	r0, [sp, #100]	; 0x64
   50980:	lsl	r0, r0, #2
   50984:	ldr	r1, [sp, #96]	; 0x60
   50988:	add	r0, r0, r1, lsl #2
   5098c:	add	r0, r0, r9
   50990:	add	r5, r0, #1
   50994:	b	509ac <fputs@plt+0x3f5c4>
   50998:	add	r6, r6, #1
   5099c:	add	r5, r5, #1
   509a0:	ldr	r7, [r7, #20]
   509a4:	cmp	r7, #0
   509a8:	beq	509d0 <fputs@plt+0x3f5e8>
   509ac:	ldrb	r0, [r5]
   509b0:	cmp	r0, #0
   509b4:	beq	50998 <fputs@plt+0x3f5b0>
   509b8:	mov	r0, r8
   509bc:	mov	r1, #61	; 0x3d
   509c0:	mov	r2, r6
   509c4:	mov	r3, #0
   509c8:	bl	5722c <fputs@plt+0x45e44>
   509cc:	b	50998 <fputs@plt+0x3f5b0>
   509d0:	ldr	r0, [sp, #108]	; 0x6c
   509d4:	ldr	r2, [sp, #116]	; 0x74
   509d8:	cmp	r2, r0
   509dc:	bgt	509f0 <fputs@plt+0x3f608>
   509e0:	mov	r0, r8
   509e4:	mov	r1, #61	; 0x3d
   509e8:	mov	r3, #0
   509ec:	bl	5722c <fputs@plt+0x45e44>
   509f0:	ldr	r5, [fp, #-108]	; 0xffffff94
   509f4:	ldrb	r0, [r5, #18]
   509f8:	cmp	r0, #0
   509fc:	ldr	r8, [fp, #-128]	; 0xffffff80
   50a00:	bne	50a14 <fputs@plt+0x3f62c>
   50a04:	ldr	r0, [r5, #420]	; 0x1a4
   50a08:	cmp	r0, #0
   50a0c:	moveq	r0, r5
   50a10:	bleq	72254 <fputs@plt+0x60e6c>
   50a14:	ldr	r6, [fp, #-92]	; 0xffffffa4
   50a18:	ldrb	r0, [r6, #24]
   50a1c:	tst	r0, #128	; 0x80
   50a20:	ldr	r7, [fp, #-96]	; 0xffffffa0
   50a24:	beq	4f730 <fputs@plt+0x3e348>
   50a28:	ldr	r0, [r5, #420]	; 0x1a4
   50a2c:	cmp	r0, #0
   50a30:	bne	4f730 <fputs@plt+0x3e348>
   50a34:	ldrb	r0, [r5, #18]
   50a38:	cmp	r0, #0
   50a3c:	bne	50a84 <fputs@plt+0x3f69c>
   50a40:	ldr	r4, [sp, #88]	; 0x58
   50a44:	mov	r0, r4
   50a48:	mov	r1, #33	; 0x21
   50a4c:	ldr	r2, [sp, #40]	; 0x28
   50a50:	mov	r3, #1
   50a54:	bl	5722c <fputs@plt+0x45e44>
   50a58:	mov	r0, r4
   50a5c:	mov	r1, #1
   50a60:	bl	47988 <fputs@plt+0x365a0>
   50a64:	mov	r0, #0
   50a68:	str	r0, [sp]
   50a6c:	movw	r3, #31273	; 0x7a29
   50a70:	movt	r3, #8
   50a74:	mov	r0, r4
   50a78:	mov	r1, #0
   50a7c:	mov	r2, #0
   50a80:	bl	47a10 <fputs@plt+0x36628>
   50a84:	ldr	r9, [fp, #-116]	; 0xffffff8c
   50a88:	ldr	r4, [fp, #-100]	; 0xffffff9c
   50a8c:	ldr	r7, [fp, #-96]	; 0xffffffa0
   50a90:	b	4fc84 <fputs@plt+0x3e89c>
   50a94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50a98:	add	fp, sp, #28
   50a9c:	sub	sp, sp, #212	; 0xd4
   50aa0:	mov	r8, r3
   50aa4:	mov	r9, r1
   50aa8:	mov	r7, r0
   50aac:	mov	r5, #0
   50ab0:	str	r5, [fp, #-36]	; 0xffffffdc
   50ab4:	str	r5, [fp, #-40]	; 0xffffffd8
   50ab8:	vmov.i32	q8, #0	; 0x00000000
   50abc:	ldr	sl, [r0]
   50ac0:	sub	r0, fp, #64	; 0x40
   50ac4:	vst1.64	{d16-d17}, [r0]!
   50ac8:	str	r5, [r0]
   50acc:	ldr	r0, [r7, #68]	; 0x44
   50ad0:	cmp	r0, #0
   50ad4:	bne	50ae8 <fputs@plt+0x3f700>
   50ad8:	ldrb	r0, [sl, #69]	; 0x45
   50adc:	mov	r5, #0
   50ae0:	cmp	r0, #0
   50ae4:	beq	50b34 <fputs@plt+0x3f74c>
   50ae8:	mov	r4, #0
   50aec:	mov	r6, r2
   50af0:	mov	r0, sl
   50af4:	mov	r1, r9
   50af8:	bl	44734 <fputs@plt+0x3334c>
   50afc:	mov	r0, sl
   50b00:	mov	r1, r5
   50b04:	bl	445f8 <fputs@plt+0x33210>
   50b08:	mov	r0, sl
   50b0c:	mov	r1, r6
   50b10:	bl	44678 <fputs@plt+0x33290>
   50b14:	mov	r0, sl
   50b18:	mov	r1, r8
   50b1c:	bl	44880 <fputs@plt+0x33498>
   50b20:	mov	r0, sl
   50b24:	mov	r1, r4
   50b28:	bl	13ddc <fputs@plt+0x29f4>
   50b2c:	sub	sp, fp, #28
   50b30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50b34:	mov	r4, #0
   50b38:	cmp	r2, #0
   50b3c:	beq	50b64 <fputs@plt+0x3f77c>
   50b40:	ldrb	r0, [r2, #9]
   50b44:	mov	r5, #0
   50b48:	tst	r0, #1
   50b4c:	beq	50b5c <fputs@plt+0x3f774>
   50b50:	ldr	r0, [r2, #48]	; 0x30
   50b54:	cmp	r0, #0
   50b58:	beq	50b70 <fputs@plt+0x3f788>
   50b5c:	mov	r6, r2
   50b60:	b	50b88 <fputs@plt+0x3f7a0>
   50b64:	mov	r5, #0
   50b68:	mov	r6, #0
   50b6c:	b	50b88 <fputs@plt+0x3f7a0>
   50b70:	ldr	r5, [r2]
   50b74:	mov	r6, #0
   50b78:	str	r6, [r2]
   50b7c:	mov	r0, sl
   50b80:	mov	r1, r2
   50b84:	bl	44678 <fputs@plt+0x33290>
   50b88:	ldr	r0, [r9, #16]
   50b8c:	cmp	r0, #0
   50b90:	beq	50af0 <fputs@plt+0x3f708>
   50b94:	sub	r0, fp, #112	; 0x70
   50b98:	stm	r0, {r5, r6, r8}
   50b9c:	mov	r0, r7
   50ba0:	mov	r1, r9
   50ba4:	bl	61aac <fputs@plt+0x506c4>
   50ba8:	cmp	r0, #0
   50bac:	beq	50c4c <fputs@plt+0x3f864>
   50bb0:	mov	r8, r0
   50bb4:	ldr	r1, [r0, #64]	; 0x40
   50bb8:	mov	r0, sl
   50bbc:	bl	1ab5c <fputs@plt+0x9774>
   50bc0:	mov	r5, r0
   50bc4:	ldr	r0, [sl, #16]
   50bc8:	ldr	r0, [r0, r5, lsl #4]
   50bcc:	ldr	r2, [r8]
   50bd0:	str	r0, [sp]
   50bd4:	mov	r0, r7
   50bd8:	mov	r1, #18
   50bdc:	mov	r3, #0
   50be0:	bl	5c38c <fputs@plt+0x4afa4>
   50be4:	cmp	r0, #0
   50be8:	bne	50c4c <fputs@plt+0x3f864>
   50bec:	ldrb	r4, [r8, #42]	; 0x2a
   50bf0:	sub	r0, fp, #68	; 0x44
   50bf4:	str	r0, [sp]
   50bf8:	mov	r0, r7
   50bfc:	mov	r1, r8
   50c00:	mov	r2, #108	; 0x6c
   50c04:	mov	r3, #0
   50c08:	bl	7196c <fputs@plt+0x60584>
   50c0c:	mov	r6, r0
   50c10:	ldr	r0, [r8, #12]
   50c14:	str	r0, [sp, #116]	; 0x74
   50c18:	mov	r0, r7
   50c1c:	mov	r1, r8
   50c20:	bl	60734 <fputs@plt+0x4f34c>
   50c24:	ubfx	r4, r4, #5, #1
   50c28:	cmp	r0, #0
   50c2c:	bne	50c4c <fputs@plt+0x3f864>
   50c30:	str	r6, [sp, #108]	; 0x6c
   50c34:	ldr	r2, [fp, #-68]	; 0xffffffbc
   50c38:	mov	r0, r7
   50c3c:	mov	r1, r8
   50c40:	bl	71ae0 <fputs@plt+0x606f8>
   50c44:	cmp	r0, #0
   50c48:	beq	50c60 <fputs@plt+0x3f878>
   50c4c:	mov	r4, #0
   50c50:	ldr	r6, [fp, #-108]	; 0xffffff94
   50c54:	ldr	r5, [fp, #-112]	; 0xffffff90
   50c58:	ldr	r8, [fp, #-104]	; 0xffffff98
   50c5c:	b	50af0 <fputs@plt+0x3f708>
   50c60:	str	r8, [sp, #112]	; 0x70
   50c64:	mov	r0, r7
   50c68:	bl	567e0 <fputs@plt+0x453f8>
   50c6c:	str	r0, [sp, #96]	; 0x60
   50c70:	cmp	r0, #0
   50c74:	beq	50c4c <fputs@plt+0x3f864>
   50c78:	str	r4, [sp, #88]	; 0x58
   50c7c:	ldrb	r0, [r7, #18]
   50c80:	cmp	r0, #0
   50c84:	bne	50c90 <fputs@plt+0x3f8a8>
   50c88:	ldr	r0, [sp, #96]	; 0x60
   50c8c:	bl	71b9c <fputs@plt+0x607b4>
   50c90:	ldr	r8, [fp, #8]
   50c94:	ldr	r0, [sp, #108]	; 0x6c
   50c98:	ldr	r1, [fp, #-108]	; 0xffffff94
   50c9c:	orrs	r1, r1, r0
   50ca0:	movwne	r1, #1
   50ca4:	mov	r0, r7
   50ca8:	mov	r2, r5
   50cac:	bl	5c604 <fputs@plt+0x4b21c>
   50cb0:	ldr	r0, [fp, #-104]	; 0xffffff98
   50cb4:	cmp	r0, #0
   50cb8:	beq	50edc <fputs@plt+0x3faf4>
   50cbc:	mov	r0, r7
   50cc0:	mov	r1, r5
   50cc4:	ldr	r8, [sp, #112]	; 0x70
   50cc8:	mov	r2, r8
   50ccc:	bl	76394 <fputs@plt+0x64fac>
   50cd0:	mov	ip, r8
   50cd4:	str	r0, [sp, #72]	; 0x48
   50cd8:	ldrsh	r1, [r8, #34]	; 0x22
   50cdc:	ldr	r0, [r7, #76]	; 0x4c
   50ce0:	add	r6, r0, #1
   50ce4:	str	r1, [sp, #104]	; 0x68
   50ce8:	add	r2, r6, r1
   50cec:	str	r2, [r7, #76]	; 0x4c
   50cf0:	ldrb	r1, [r8, #42]	; 0x2a
   50cf4:	tst	r1, #16
   50cf8:	str	r6, [sp, #76]	; 0x4c
   50cfc:	str	r6, [sp, #80]	; 0x50
   50d00:	addne	r2, r2, #1
   50d04:	strne	r2, [r7, #76]	; 0x4c
   50d08:	addne	r0, r0, #2
   50d0c:	strne	r0, [sp, #80]	; 0x50
   50d10:	eor	r0, r1, #128	; 0x80
   50d14:	lsr	r1, r0, #7
   50d18:	mvn	r4, #0
   50d1c:	ldr	r8, [fp, #-104]	; 0xffffff98
   50d20:	cmp	r8, #0
   50d24:	str	r7, [sp, #92]	; 0x5c
   50d28:	str	r5, [sp, #68]	; 0x44
   50d2c:	beq	50f9c <fputs@plt+0x3fbb4>
   50d30:	ldr	r0, [r8, #4]
   50d34:	cmp	r0, #1
   50d38:	blt	50f8c <fputs@plt+0x3fba4>
   50d3c:	mov	r7, r1
   50d40:	ldm	r8, {r0, r6}
   50d44:	add	r0, r0, #4
   50d48:	mov	r1, #0
   50d4c:	mvn	r2, #0
   50d50:	str	r2, [r0, r1, lsl #3]
   50d54:	add	r1, r1, #1
   50d58:	cmp	r1, r6
   50d5c:	blt	50d50 <fputs@plt+0x3f968>
   50d60:	cmp	r6, #1
   50d64:	blt	50f94 <fputs@plt+0x3fbac>
   50d68:	ldr	r0, [sp, #104]	; 0x68
   50d6c:	sub	r0, r0, #1
   50d70:	str	r0, [sp, #120]	; 0x78
   50d74:	mvn	r4, #0
   50d78:	mov	r3, #0
   50d7c:	mov	r1, r7
   50d80:	str	r6, [sp, #84]	; 0x54
   50d84:	b	50dd4 <fputs@plt+0x3f9ec>
   50d88:	mov	r9, #0
   50d8c:	mov	r3, r5
   50d90:	add	r0, r7, r3, lsl #3
   50d94:	str	r9, [r0, #4]
   50d98:	cmp	r3, r9
   50d9c:	ldr	r1, [sp, #100]	; 0x64
   50da0:	mov	r0, #0
   50da4:	movne	r1, r0
   50da8:	ldr	ip, [sp, #112]	; 0x70
   50dac:	ldrsh	r0, [ip, #32]
   50db0:	cmp	r9, r0
   50db4:	moveq	r4, r3
   50db8:	ldr	r7, [fp, #-104]	; 0xffffff98
   50dbc:	mov	r9, r6
   50dc0:	ldr	r6, [sp, #84]	; 0x54
   50dc4:	add	r3, r3, #1
   50dc8:	cmp	r3, r6
   50dcc:	mov	r8, r7
   50dd0:	beq	50f9c <fputs@plt+0x3fbb4>
   50dd4:	ldr	r7, [r8]
   50dd8:	mov	r0, r8
   50ddc:	ldr	r8, [r7, r3, lsl #3]
   50de0:	ldr	r2, [sp, #104]	; 0x68
   50de4:	cmp	r2, #1
   50de8:	mov	r5, r3
   50dec:	blt	50e60 <fputs@plt+0x3fa78>
   50df0:	str	r1, [sp, #100]	; 0x64
   50df4:	mov	r6, r9
   50df8:	ldr	r9, [ip, #4]
   50dfc:	ldr	r1, [r9]
   50e00:	mov	r0, r8
   50e04:	bl	15bb4 <fputs@plt+0x47cc>
   50e08:	cmp	r0, #0
   50e0c:	beq	50d88 <fputs@plt+0x3f9a0>
   50e10:	add	r0, r9, #16
   50e14:	str	r0, [fp, #-116]	; 0xffffff8c
   50e18:	mov	r0, #0
   50e1c:	mov	r3, r5
   50e20:	ldr	r1, [fp, #-104]	; 0xffffff98
   50e24:	ldr	r7, [r1]
   50e28:	ldr	r8, [r7, r3, lsl #3]
   50e2c:	ldr	r2, [sp, #120]	; 0x78
   50e30:	cmp	r2, r0
   50e34:	beq	50e68 <fputs@plt+0x3fa80>
   50e38:	add	r9, r0, #1
   50e3c:	ldr	r1, [fp, #-116]	; 0xffffff8c
   50e40:	ldr	r1, [r1, r0, lsl #4]
   50e44:	mov	r0, r8
   50e48:	bl	15bb4 <fputs@plt+0x47cc>
   50e4c:	mov	r3, r5
   50e50:	cmp	r0, #0
   50e54:	mov	r0, r9
   50e58:	bne	50e20 <fputs@plt+0x3fa38>
   50e5c:	b	50d90 <fputs@plt+0x3f9a8>
   50e60:	mov	r7, r0
   50e64:	b	50e74 <fputs@plt+0x3fa8c>
   50e68:	mov	r7, r1
   50e6c:	mov	r9, r6
   50e70:	ldr	r6, [sp, #84]	; 0x54
   50e74:	mov	r0, r8
   50e78:	bl	1f900 <fputs@plt+0xe518>
   50e7c:	ldr	r1, [sp, #88]	; 0x58
   50e80:	cmp	r1, #0
   50e84:	ldr	ip, [sp, #112]	; 0x70
   50e88:	bne	50ea0 <fputs@plt+0x3fab8>
   50e8c:	mov	r3, r5
   50e90:	mov	r1, #0
   50e94:	cmp	r0, #0
   50e98:	mov	r4, r5
   50e9c:	bne	50dc4 <fputs@plt+0x3f9dc>
   50ea0:	str	r8, [sp]
   50ea4:	movw	r1, #31295	; 0x7a3f
   50ea8:	movt	r1, #8
   50eac:	mov	r4, #0
   50eb0:	ldr	r5, [sp, #92]	; 0x5c
   50eb4:	mov	r0, r5
   50eb8:	mov	r2, r9
   50ebc:	mov	r3, #0
   50ec0:	bl	1aa38 <fputs@plt+0x9650>
   50ec4:	mov	r0, #1
   50ec8:	strb	r0, [r5, #17]
   50ecc:	ldr	r6, [fp, #-108]	; 0xffffff94
   50ed0:	ldr	r5, [fp, #-112]	; 0xffffff90
   50ed4:	mov	r8, r7
   50ed8:	b	50af0 <fputs@plt+0x3f708>
   50edc:	str	r5, [sp]
   50ee0:	mov	r0, r7
   50ee4:	ldr	r1, [sp, #112]	; 0x70
   50ee8:	ldr	r2, [fp, #-108]	; 0xffffff94
   50eec:	mov	r3, r8
   50ef0:	bl	75a58 <fputs@plt+0x64670>
   50ef4:	mov	r8, #0
   50ef8:	cmp	r0, #0
   50efc:	mov	r4, #0
   50f00:	beq	50cbc <fputs@plt+0x3f8d4>
   50f04:	ldrb	r0, [r7, #18]
   50f08:	cmp	r0, #0
   50f0c:	bne	50f20 <fputs@plt+0x3fb38>
   50f10:	ldr	r0, [r7, #420]	; 0x1a4
   50f14:	cmp	r0, #0
   50f18:	moveq	r0, r7
   50f1c:	bleq	72254 <fputs@plt+0x60e6c>
   50f20:	ldrb	r0, [sl, #24]
   50f24:	tst	r0, #128	; 0x80
   50f28:	beq	50c50 <fputs@plt+0x3f868>
   50f2c:	ldrb	r0, [r7, #18]
   50f30:	cmp	r0, #0
   50f34:	bne	50c50 <fputs@plt+0x3f868>
   50f38:	ldr	r0, [r7, #420]	; 0x1a4
   50f3c:	cmp	r0, #0
   50f40:	bne	50c50 <fputs@plt+0x3f868>
   50f44:	ldr	r7, [sp, #96]	; 0x60
   50f48:	mov	r0, r7
   50f4c:	mov	r1, #33	; 0x21
   50f50:	mov	r2, r8
   50f54:	mov	r3, #1
   50f58:	bl	5722c <fputs@plt+0x45e44>
   50f5c:	mov	r0, r7
   50f60:	mov	r1, #1
   50f64:	bl	47988 <fputs@plt+0x365a0>
   50f68:	mov	r0, #0
   50f6c:	str	r0, [sp]
   50f70:	movw	r3, #31379	; 0x7a93
   50f74:	movt	r3, #8
   50f78:	mov	r0, r7
   50f7c:	mov	r1, #0
   50f80:	mov	r2, #0
   50f84:	bl	47a10 <fputs@plt+0x36628>
   50f88:	b	50c50 <fputs@plt+0x3f868>
   50f8c:	mvn	r4, #0
   50f90:	b	50f9c <fputs@plt+0x3fbb4>
   50f94:	mvn	r4, #0
   50f98:	mov	r1, r7
   50f9c:	str	r4, [fp, #-116]	; 0xffffff8c
   50fa0:	ldr	r0, [sp, #80]	; 0x50
   50fa4:	add	r4, r0, #1
   50fa8:	ldr	r0, [fp, #-108]	; 0xffffff94
   50fac:	cmp	r0, #0
   50fb0:	beq	51048 <fputs@plt+0x3fc60>
   50fb4:	ldr	r2, [sp, #92]	; 0x5c
   50fb8:	ldr	r0, [r2, #76]	; 0x4c
   50fbc:	add	r5, r0, #1
   50fc0:	str	r5, [r2, #76]	; 0x4c
   50fc4:	ldr	r7, [sp, #96]	; 0x60
   50fc8:	mov	r0, r7
   50fcc:	mov	r6, r1
   50fd0:	bl	5b7a4 <fputs@plt+0x4a3bc>
   50fd4:	mov	r8, r0
   50fd8:	add	r0, r0, #1
   50fdc:	str	r0, [sp]
   50fe0:	mov	r0, r7
   50fe4:	mov	r1, #16
   50fe8:	mov	r2, r5
   50fec:	mov	r3, #0
   50ff0:	bl	46a3c <fputs@plt+0x35654>
   50ff4:	sub	r7, fp, #64	; 0x40
   50ff8:	mov	r0, r7
   50ffc:	mov	r1, #13
   51000:	mov	r2, r5
   51004:	bl	5b700 <fputs@plt+0x4a318>
   51008:	uxtb	r0, r6
   5100c:	cmp	r0, #0
   51010:	movne	r0, r4
   51014:	str	r0, [fp, #-56]	; 0xffffffc8
   51018:	ldr	r0, [sp, #112]	; 0x70
   5101c:	ldrsh	r0, [r0, #34]	; 0x22
   51020:	ldr	r6, [fp, #-108]	; 0xffffff94
   51024:	str	r0, [fp, #-52]	; 0xffffffcc
   51028:	ldr	r0, [sp, #92]	; 0x5c
   5102c:	mov	r1, r6
   51030:	mov	r2, r7
   51034:	bl	4cf14 <fputs@plt+0x3bb2c>
   51038:	cmp	r0, #0
   5103c:	beq	510a4 <fputs@plt+0x3fcbc>
   51040:	mov	r4, #0
   51044:	b	50c54 <fputs@plt+0x3f86c>
   51048:	str	r4, [sp, #64]	; 0x40
   5104c:	sub	r0, fp, #100	; 0x64
   51050:	vmov.i32	q8, #0	; 0x00000000
   51054:	add	r1, r0, #16
   51058:	vst1.32	{d16-d17}, [r1]
   5105c:	add	r0, r0, #4
   51060:	vst1.32	{d16-d17}, [r0]
   51064:	ldr	r7, [sp, #92]	; 0x5c
   51068:	str	r7, [fp, #-100]	; 0xffffff9c
   5106c:	ldr	r5, [fp, #-112]	; 0xffffff90
   51070:	cmp	r5, #0
   51074:	mov	r4, #0
   51078:	beq	510d8 <fputs@plt+0x3fcf0>
   5107c:	ldr	r4, [r5]
   51080:	sub	r0, fp, #100	; 0x64
   51084:	mov	r1, r5
   51088:	bl	5d5b0 <fputs@plt+0x4c1c8>
   5108c:	ldr	ip, [sp, #112]	; 0x70
   51090:	cmp	r0, #0
   51094:	beq	510d8 <fputs@plt+0x3fcf0>
   51098:	mov	r4, #0
   5109c:	mov	r6, #0
   510a0:	b	50af0 <fputs@plt+0x3f708>
   510a4:	mov	r7, r8
   510a8:	ldrb	r0, [sl, #69]	; 0x45
   510ac:	cmp	r0, #0
   510b0:	ldr	r8, [fp, #-104]	; 0xffffff98
   510b4:	bne	510cc <fputs@plt+0x3fce4>
   510b8:	str	r4, [sp, #64]	; 0x40
   510bc:	ldr	r0, [sp, #92]	; 0x5c
   510c0:	ldr	r0, [r0, #68]	; 0x44
   510c4:	cmp	r0, #0
   510c8:	beq	512f8 <fputs@plt+0x3ff10>
   510cc:	mov	r4, #0
   510d0:	ldr	r5, [fp, #-112]	; 0xffffff90
   510d4:	b	50af0 <fputs@plt+0x3f708>
   510d8:	mov	r0, #0
   510dc:	str	r0, [sp, #52]	; 0x34
   510e0:	mvn	r0, #0
   510e4:	str	r0, [sp, #100]	; 0x64
   510e8:	mov	r5, #0
   510ec:	cmp	r8, #0
   510f0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   510f4:	bne	51100 <fputs@plt+0x3fd18>
   510f8:	cmp	r4, #1
   510fc:	ldrshge	r0, [ip, #32]
   51100:	str	r0, [fp, #-116]	; 0xffffff8c
   51104:	ldrsh	r6, [ip, #34]	; 0x22
   51108:	cmp	r6, #1
   5110c:	blt	51144 <fputs@plt+0x3fd5c>
   51110:	ldr	r0, [ip, #4]
   51114:	add	lr, r0, #15
   51118:	ldrsh	r3, [ip, #34]	; 0x22
   5111c:	uxth	r6, r3
   51120:	mov	r2, #0
   51124:	mov	r1, #0
   51128:	ldrb	r0, [lr, r2, lsl #4]
   5112c:	ubfx	r0, r0, #1, #1
   51130:	add	r1, r1, r0
   51134:	add	r2, r2, #1
   51138:	cmp	r2, r3
   5113c:	blt	51128 <fputs@plt+0x3fd40>
   51140:	b	51148 <fputs@plt+0x3fd60>
   51144:	mov	r1, #0
   51148:	cmp	r8, #0
   5114c:	bne	51164 <fputs@plt+0x3fd7c>
   51150:	cmp	r4, #0
   51154:	sxthne	r0, r6
   51158:	subne	r0, r0, r1
   5115c:	cmpne	r4, r0
   51160:	bne	512a8 <fputs@plt+0x3fec0>
   51164:	str	r5, [sp, #84]	; 0x54
   51168:	cmp	r8, #0
   5116c:	beq	5117c <fputs@plt+0x3fd94>
   51170:	ldr	r3, [r8, #4]
   51174:	cmp	r4, r3
   51178:	bne	5128c <fputs@plt+0x3fea4>
   5117c:	str	r4, [sp, #68]	; 0x44
   51180:	ldrb	r0, [sl, #24]
   51184:	mov	r8, #0
   51188:	tst	r0, #128	; 0x80
   5118c:	mov	r0, #0
   51190:	str	r0, [sp, #56]	; 0x38
   51194:	ldr	r4, [sp, #96]	; 0x60
   51198:	beq	511bc <fputs@plt+0x3fdd4>
   5119c:	ldr	r0, [r7, #76]	; 0x4c
   511a0:	add	r3, r0, #1
   511a4:	str	r3, [r7, #76]	; 0x4c
   511a8:	mov	r0, r4
   511ac:	mov	r1, #22
   511b0:	mov	r2, #0
   511b4:	str	r3, [sp, #56]	; 0x38
   511b8:	bl	5722c <fputs@plt+0x45e44>
   511bc:	ldr	r5, [sp, #116]	; 0x74
   511c0:	cmp	r5, #0
   511c4:	bne	51254 <fputs@plt+0x3fe6c>
   511c8:	sub	r0, fp, #40	; 0x28
   511cc:	sub	r1, fp, #36	; 0x24
   511d0:	mov	r2, #0
   511d4:	mvn	r3, #0
   511d8:	str	r3, [sp]
   511dc:	str	r2, [sp, #4]
   511e0:	str	r1, [sp, #8]
   511e4:	str	r0, [sp, #12]
   511e8:	ldr	r0, [sp, #92]	; 0x5c
   511ec:	ldr	r1, [sp, #112]	; 0x70
   511f0:	mov	r2, #55	; 0x37
   511f4:	mov	r3, #0
   511f8:	bl	71cb8 <fputs@plt+0x608d0>
   511fc:	mov	r6, r0
   51200:	mov	r0, #4
   51204:	add	r2, r0, r6, lsl #2
   51208:	mov	r0, sl
   5120c:	mov	r3, #0
   51210:	bl	20bb8 <fputs@plt+0xf7d0>
   51214:	cmp	r0, #0
   51218:	beq	51438 <fputs@plt+0x40050>
   5121c:	mov	r8, r0
   51220:	cmp	r6, #1
   51224:	blt	5124c <fputs@plt+0x3fe64>
   51228:	mov	r0, #0
   5122c:	ldr	r2, [sp, #92]	; 0x5c
   51230:	ldr	r1, [r2, #76]	; 0x4c
   51234:	add	r1, r1, #1
   51238:	str	r1, [r2, #76]	; 0x4c
   5123c:	str	r1, [r8, r0, lsl #2]
   51240:	add	r0, r0, #1
   51244:	cmp	r6, r0
   51248:	bne	51230 <fputs@plt+0x3fe48>
   5124c:	ldr	r4, [sp, #96]	; 0x60
   51250:	ldr	r5, [sp, #116]	; 0x74
   51254:	str	r8, [sp, #40]	; 0x28
   51258:	ldr	r0, [sp, #84]	; 0x54
   5125c:	cmp	r0, #0
   51260:	str	r9, [sp, #48]	; 0x30
   51264:	beq	512cc <fputs@plt+0x3fee4>
   51268:	mov	r0, r4
   5126c:	mov	r1, #108	; 0x6c
   51270:	ldr	r2, [sp, #100]	; 0x64
   51274:	bl	587b0 <fputs@plt+0x473c8>
   51278:	str	r0, [sp, #36]	; 0x24
   5127c:	mov	r0, r4
   51280:	bl	5b7a4 <fputs@plt+0x4a3bc>
   51284:	str	r0, [sp, #32]
   51288:	b	51464 <fputs@plt+0x4007c>
   5128c:	movw	r1, #28020	; 0x6d74
   51290:	movt	r1, #8
   51294:	mov	r0, r7
   51298:	mov	r2, r4
   5129c:	bl	1aa38 <fputs@plt+0x9650>
   512a0:	mov	r4, #0
   512a4:	b	51440 <fputs@plt+0x40058>
   512a8:	stm	sp, {r0, r4}
   512ac:	movw	r1, #31327	; 0x7a5f
   512b0:	movt	r1, #8
   512b4:	mov	r4, #0
   512b8:	mov	r0, r7
   512bc:	mov	r2, r9
   512c0:	mov	r3, #0
   512c4:	bl	1aa38 <fputs@plt+0x9650>
   512c8:	b	51440 <fputs@plt+0x40058>
   512cc:	ldr	r0, [fp, #-108]	; 0xffffff94
   512d0:	cmp	r0, #0
   512d4:	beq	5144c <fputs@plt+0x40064>
   512d8:	ldr	r2, [fp, #-60]	; 0xffffffc4
   512dc:	ldr	r4, [sp, #96]	; 0x60
   512e0:	mov	r0, r4
   512e4:	mov	r1, #18
   512e8:	bl	587b0 <fputs@plt+0x473c8>
   512ec:	str	r0, [sp, #32]
   512f0:	str	r0, [sp, #36]	; 0x24
   512f4:	b	51460 <fputs@plt+0x40078>
   512f8:	str	r9, [sp, #48]	; 0x30
   512fc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   51300:	str	r0, [sp, #52]	; 0x34
   51304:	ldr	r4, [sp, #96]	; 0x60
   51308:	mov	r0, r4
   5130c:	mov	r1, r5
   51310:	bl	5cc44 <fputs@plt+0x4b85c>
   51314:	mov	r0, r4
   51318:	mov	r1, r7
   5131c:	bl	568a8 <fputs@plt+0x454c0>
   51320:	ldr	r0, [r6]
   51324:	ldr	r4, [r0]
   51328:	ldr	r0, [sp, #108]	; 0x6c
   5132c:	cmp	r0, #0
   51330:	bne	5134c <fputs@plt+0x3ff64>
   51334:	ldr	r0, [sp, #92]	; 0x5c
   51338:	ldr	r1, [sp, #68]	; 0x44
   5133c:	ldr	r2, [sp, #112]	; 0x70
   51340:	bl	76434 <fputs@plt+0x6504c>
   51344:	cmp	r0, #0
   51348:	beq	51ce8 <fputs@plt+0x40900>
   5134c:	ldr	r7, [sp, #92]	; 0x5c
   51350:	ldr	r8, [r7, #72]	; 0x48
   51354:	add	r0, r8, #1
   51358:	str	r0, [r7, #72]	; 0x48
   5135c:	mov	r0, r7
   51360:	bl	596e0 <fputs@plt+0x482f8>
   51364:	mov	r5, r0
   51368:	str	r0, [sp, #104]	; 0x68
   5136c:	mov	r0, r7
   51370:	bl	596e0 <fputs@plt+0x482f8>
   51374:	str	r0, [sp, #120]	; 0x78
   51378:	ldr	r9, [sp, #96]	; 0x60
   5137c:	mov	r0, r9
   51380:	mov	r1, #57	; 0x39
   51384:	mov	r2, r8
   51388:	mov	r3, r4
   5138c:	bl	5722c <fputs@plt+0x45e44>
   51390:	ldr	r2, [fp, #-60]	; 0xffffffc4
   51394:	mov	r0, r9
   51398:	mov	r1, #18
   5139c:	bl	587b0 <fputs@plt+0x473c8>
   513a0:	mov	r6, r0
   513a4:	str	r5, [sp]
   513a8:	mov	r0, r9
   513ac:	mov	r1, #49	; 0x31
   513b0:	ldr	r2, [sp, #52]	; 0x34
   513b4:	mov	r3, r4
   513b8:	bl	46a3c <fputs@plt+0x35654>
   513bc:	mov	r0, r9
   513c0:	mov	r1, #74	; 0x4a
   513c4:	mov	r2, r8
   513c8:	ldr	r5, [sp, #120]	; 0x78
   513cc:	mov	r3, r5
   513d0:	bl	5722c <fputs@plt+0x45e44>
   513d4:	str	r5, [sp]
   513d8:	mov	r0, r9
   513dc:	mov	r1, #75	; 0x4b
   513e0:	str	r8, [sp, #100]	; 0x64
   513e4:	mov	r2, r8
   513e8:	ldr	r5, [sp, #104]	; 0x68
   513ec:	mov	r3, r5
   513f0:	bl	46a3c <fputs@plt+0x35654>
   513f4:	mov	r0, r9
   513f8:	mov	r1, r6
   513fc:	bl	56a9c <fputs@plt+0x456b4>
   51400:	mov	r0, r9
   51404:	mov	r1, r6
   51408:	bl	568a8 <fputs@plt+0x454c0>
   5140c:	mov	r0, r7
   51410:	mov	r1, r5
   51414:	bl	5971c <fputs@plt+0x48334>
   51418:	mov	r0, r7
   5141c:	ldr	r1, [sp, #120]	; 0x78
   51420:	bl	5971c <fputs@plt+0x48334>
   51424:	mov	r5, #1
   51428:	ldr	r8, [fp, #-104]	; 0xffffff98
   5142c:	ldr	r9, [sp, #48]	; 0x30
   51430:	ldr	ip, [sp, #112]	; 0x70
   51434:	b	510ec <fputs@plt+0x3fd04>
   51438:	mov	r4, #0
   5143c:	ldr	r8, [fp, #-104]	; 0xffffff98
   51440:	ldr	r6, [fp, #-108]	; 0xffffff94
   51444:	ldr	r5, [fp, #-112]	; 0xffffff90
   51448:	b	50af0 <fputs@plt+0x3f708>
   5144c:	mov	r0, #0
   51450:	str	r0, [sp, #32]
   51454:	mov	r0, #0
   51458:	str	r0, [sp, #36]	; 0x24
   5145c:	ldr	r4, [sp, #96]	; 0x60
   51460:	ldr	r5, [sp, #116]	; 0x74
   51464:	mov	r0, r4
   51468:	bl	587d4 <fputs@plt+0x473ec>
   5146c:	str	r0, [sp, #60]	; 0x3c
   51470:	ldrb	r0, [fp, #-68]	; 0xffffffbc
   51474:	tst	r0, #1
   51478:	beq	5171c <fputs@plt+0x40334>
   5147c:	ldr	r0, [sp, #112]	; 0x70
   51480:	ldrsh	r0, [r0, #34]	; 0x22
   51484:	add	r1, r0, #1
   51488:	ldr	r0, [sp, #92]	; 0x5c
   5148c:	bl	58af8 <fputs@plt+0x47710>
   51490:	str	r0, [sp, #44]	; 0x2c
   51494:	ldr	r0, [fp, #-116]	; 0xffffff8c
   51498:	cmn	r0, #1
   5149c:	ble	514cc <fputs@plt+0x400e4>
   514a0:	ldr	r0, [sp, #84]	; 0x54
   514a4:	cmp	r0, #0
   514a8:	beq	514e4 <fputs@plt+0x400fc>
   514ac:	ldr	r0, [sp, #44]	; 0x2c
   514b0:	str	r0, [sp]
   514b4:	ldr	r0, [sp, #96]	; 0x60
   514b8:	mov	r1, #47	; 0x2f
   514bc:	ldr	r2, [sp, #100]	; 0x64
   514c0:	ldr	r3, [fp, #-116]	; 0xffffff8c
   514c4:	bl	46a3c <fputs@plt+0x35654>
   514c8:	b	51504 <fputs@plt+0x4011c>
   514cc:	ldr	r0, [sp, #96]	; 0x60
   514d0:	mov	r1, #22
   514d4:	mvn	r2, #0
   514d8:	ldr	r3, [sp, #44]	; 0x2c
   514dc:	bl	5722c <fputs@plt+0x45e44>
   514e0:	b	51550 <fputs@plt+0x40168>
   514e4:	ldr	r0, [fp, #-112]	; 0xffffff90
   514e8:	ldr	r0, [r0, #4]
   514ec:	ldr	r1, [fp, #-116]	; 0xffffff8c
   514f0:	add	r1, r1, r1, lsl #2
   514f4:	ldr	r1, [r0, r1, lsl #2]
   514f8:	ldr	r0, [sp, #92]	; 0x5c
   514fc:	ldr	r2, [sp, #44]	; 0x2c
   51500:	bl	56a30 <fputs@plt+0x45648>
   51504:	ldr	r4, [sp, #96]	; 0x60
   51508:	mov	r0, r4
   5150c:	mov	r1, #77	; 0x4d
   51510:	ldr	r5, [sp, #44]	; 0x2c
   51514:	mov	r2, r5
   51518:	bl	587b0 <fputs@plt+0x473c8>
   5151c:	mov	r6, r0
   51520:	mov	r0, r4
   51524:	mov	r1, #22
   51528:	mvn	r2, #0
   5152c:	mov	r3, r5
   51530:	bl	5722c <fputs@plt+0x45e44>
   51534:	mov	r0, r4
   51538:	mov	r1, r6
   5153c:	bl	568a8 <fputs@plt+0x454c0>
   51540:	mov	r0, r4
   51544:	mov	r1, #38	; 0x26
   51548:	mov	r2, r5
   5154c:	bl	587b0 <fputs@plt+0x473c8>
   51550:	ldr	r7, [sp, #112]	; 0x70
   51554:	ldrsh	r0, [r7, #34]	; 0x22
   51558:	cmp	r0, #1
   5155c:	ldr	r4, [fp, #-104]	; 0xffffff98
   51560:	ldr	r8, [sp, #84]	; 0x54
   51564:	blt	51694 <fputs@plt+0x402ac>
   51568:	ldr	r0, [fp, #-112]	; 0xffffff90
   5156c:	orrs	r9, r0, r8
   51570:	movwne	r9, #1
   51574:	ldr	r0, [sp, #44]	; 0x2c
   51578:	add	r0, r0, #1
   5157c:	str	r0, [sp, #104]	; 0x68
   51580:	clz	r0, r4
   51584:	lsr	r0, r0, #5
   51588:	str	r0, [sp, #120]	; 0x78
   5158c:	mov	r6, #0
   51590:	mov	r3, #0
   51594:	cmp	r4, #0
   51598:	bne	515e4 <fputs@plt+0x401fc>
   5159c:	b	51620 <fputs@plt+0x40238>
   515a0:	mov	r5, r3
   515a4:	ldr	r0, [sp, #104]	; 0x68
   515a8:	add	r2, r0, r6
   515ac:	ldr	r0, [r7, #4]
   515b0:	add	r0, r0, r6, lsl #4
   515b4:	ldr	r1, [r0, #4]
   515b8:	ldr	r0, [sp, #92]	; 0x5c
   515bc:	bl	56a30 <fputs@plt+0x45648>
   515c0:	ldr	r0, [sp, #120]	; 0x78
   515c4:	mov	r3, r5
   515c8:	add	r3, r5, r0
   515cc:	add	r6, r6, #1
   515d0:	ldrsh	r0, [r7, #34]	; 0x22
   515d4:	cmp	r6, r0
   515d8:	bge	51694 <fputs@plt+0x402ac>
   515dc:	cmp	r4, #0
   515e0:	beq	51620 <fputs@plt+0x40238>
   515e4:	ldr	r0, [r4, #4]
   515e8:	cmp	r0, #1
   515ec:	blt	5161c <fputs@plt+0x40234>
   515f0:	ldr	r0, [r4]
   515f4:	add	r0, r0, #4
   515f8:	mov	r3, #0
   515fc:	ldr	r1, [r0, r3, lsl #3]
   51600:	cmp	r1, r6
   51604:	beq	51620 <fputs@plt+0x40238>
   51608:	ldr	r1, [r4, #4]
   5160c:	add	r3, r3, #1
   51610:	cmp	r3, r1
   51614:	blt	515fc <fputs@plt+0x40214>
   51618:	b	51620 <fputs@plt+0x40238>
   5161c:	mov	r3, #0
   51620:	cmp	r9, #0
   51624:	beq	515a0 <fputs@plt+0x401b8>
   51628:	cmp	r4, #0
   5162c:	beq	5163c <fputs@plt+0x40254>
   51630:	ldr	r0, [r4, #4]
   51634:	cmp	r3, r0
   51638:	bge	515a0 <fputs@plt+0x401b8>
   5163c:	cmp	r8, #0
   51640:	beq	51668 <fputs@plt+0x40280>
   51644:	ldr	r0, [sp, #104]	; 0x68
   51648:	add	r0, r0, r6
   5164c:	str	r0, [sp]
   51650:	ldr	r0, [sp, #96]	; 0x60
   51654:	mov	r1, #47	; 0x2f
   51658:	ldr	r2, [sp, #100]	; 0x64
   5165c:	mov	r5, r3
   51660:	bl	46a3c <fputs@plt+0x35654>
   51664:	b	5168c <fputs@plt+0x402a4>
   51668:	ldr	r0, [fp, #-112]	; 0xffffff90
   5166c:	ldr	r0, [r0, #4]
   51670:	mov	r5, r3
   51674:	add	r1, r3, r3, lsl #2
   51678:	ldr	r1, [r0, r1, lsl #2]
   5167c:	ldr	r0, [sp, #104]	; 0x68
   51680:	add	r2, r0, r6
   51684:	ldr	r0, [sp, #92]	; 0x5c
   51688:	bl	7652c <fputs@plt+0x65144>
   5168c:	ldr	r7, [sp, #112]	; 0x70
   51690:	b	515c0 <fputs@plt+0x401d8>
   51694:	ldr	r0, [sp, #116]	; 0x74
   51698:	mov	r8, r0
   5169c:	cmp	r0, #0
   516a0:	bne	516bc <fputs@plt+0x402d4>
   516a4:	ldr	r0, [sp, #44]	; 0x2c
   516a8:	add	r2, r0, #1
   516ac:	ldr	r0, [sp, #96]	; 0x60
   516b0:	mov	r1, r7
   516b4:	bl	5cd54 <fputs@plt+0x4b96c>
   516b8:	ldr	r7, [sp, #112]	; 0x70
   516bc:	ldrsh	r0, [r7, #34]	; 0x22
   516c0:	mov	r1, #1
   516c4:	mvn	r0, r0
   516c8:	ldr	r5, [sp, #44]	; 0x2c
   516cc:	add	r0, r5, r0
   516d0:	stm	sp, {r1, r7}
   516d4:	str	r0, [sp, #8]
   516d8:	ldr	r0, [fp, #8]
   516dc:	str	r0, [sp, #12]
   516e0:	ldr	r0, [sp, #60]	; 0x3c
   516e4:	str	r0, [sp, #16]
   516e8:	ldr	r4, [sp, #92]	; 0x5c
   516ec:	mov	r0, r4
   516f0:	ldr	r1, [sp, #108]	; 0x6c
   516f4:	mov	r2, #108	; 0x6c
   516f8:	mov	r3, #0
   516fc:	bl	72614 <fputs@plt+0x6122c>
   51700:	ldrsh	r0, [r7, #34]	; 0x22
   51704:	add	r2, r0, #1
   51708:	mov	r0, r4
   5170c:	mov	r1, r5
   51710:	bl	58e3c <fputs@plt+0x47a54>
   51714:	ldr	r4, [sp, #96]	; 0x60
   51718:	mov	r5, r8
   5171c:	cmp	r5, #0
   51720:	bne	51b70 <fputs@plt+0x40788>
   51724:	ldr	r0, [sp, #112]	; 0x70
   51728:	ldrb	r0, [r0, #42]	; 0x2a
   5172c:	tst	r0, #16
   51730:	beq	51748 <fputs@plt+0x40360>
   51734:	ldr	r0, [sp, #96]	; 0x60
   51738:	mov	r1, #25
   5173c:	mov	r2, #0
   51740:	ldr	r3, [sp, #76]	; 0x4c
   51744:	bl	5722c <fputs@plt+0x45e44>
   51748:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5174c:	cmp	r0, #0
   51750:	bmi	51780 <fputs@plt+0x40398>
   51754:	ldr	r0, [sp, #84]	; 0x54
   51758:	cmp	r0, #0
   5175c:	beq	517b8 <fputs@plt+0x403d0>
   51760:	ldr	r0, [sp, #80]	; 0x50
   51764:	str	r0, [sp]
   51768:	ldr	r0, [sp, #96]	; 0x60
   5176c:	mov	r1, #47	; 0x2f
   51770:	ldr	r2, [sp, #100]	; 0x64
   51774:	ldr	r3, [fp, #-116]	; 0xffffff8c
   51778:	bl	46a3c <fputs@plt+0x35654>
   5177c:	b	517e0 <fputs@plt+0x403f8>
   51780:	ldr	r0, [sp, #112]	; 0x70
   51784:	ldrb	r0, [r0, #42]	; 0x2a
   51788:	and	r0, r0, #16
   5178c:	ldr	r1, [sp, #88]	; 0x58
   51790:	orrs	r0, r0, r1
   51794:	beq	51870 <fputs@plt+0x40488>
   51798:	mov	r0, #0
   5179c:	str	r0, [sp, #120]	; 0x78
   517a0:	ldr	r0, [sp, #96]	; 0x60
   517a4:	mov	r1, #25
   517a8:	mov	r2, #0
   517ac:	ldr	r3, [sp, #80]	; 0x50
   517b0:	bl	5722c <fputs@plt+0x45e44>
   517b4:	b	51894 <fputs@plt+0x404ac>
   517b8:	ldr	r0, [fp, #-108]	; 0xffffff94
   517bc:	cmp	r0, #0
   517c0:	beq	51d04 <fputs@plt+0x4091c>
   517c4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   517c8:	ldr	r1, [sp, #52]	; 0x34
   517cc:	add	r2, r0, r1
   517d0:	ldr	r0, [sp, #96]	; 0x60
   517d4:	mov	r1, #30
   517d8:	ldr	r3, [sp, #80]	; 0x50
   517dc:	bl	5722c <fputs@plt+0x45e44>
   517e0:	ldr	r0, [sp, #112]	; 0x70
   517e4:	ldrb	r0, [r0, #42]	; 0x2a
   517e8:	tst	r0, #16
   517ec:	bne	51838 <fputs@plt+0x40450>
   517f0:	ldr	r4, [sp, #96]	; 0x60
   517f4:	mov	r0, r4
   517f8:	mov	r1, #77	; 0x4d
   517fc:	ldr	r7, [sp, #80]	; 0x50
   51800:	mov	r2, r7
   51804:	bl	587b0 <fputs@plt+0x473c8>
   51808:	mov	r6, r0
   5180c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   51810:	ldr	r0, [sp, #72]	; 0x48
   51814:	str	r0, [sp]
   51818:	mov	r0, r4
   5181c:	mov	r1, #74	; 0x4a
   51820:	mov	r3, r7
   51824:	bl	46a3c <fputs@plt+0x35654>
   51828:	mov	r0, r4
   5182c:	mov	r1, r6
   51830:	bl	568a8 <fputs@plt+0x454c0>
   51834:	b	51858 <fputs@plt+0x40470>
   51838:	ldr	r4, [sp, #96]	; 0x60
   5183c:	mov	r0, r4
   51840:	bl	5b7a4 <fputs@plt+0x4a3bc>
   51844:	add	r3, r0, #2
   51848:	mov	r0, r4
   5184c:	mov	r1, #76	; 0x4c
   51850:	ldr	r2, [sp, #80]	; 0x50
   51854:	bl	5722c <fputs@plt+0x45e44>
   51858:	ldr	r0, [sp, #96]	; 0x60
   5185c:	mov	r1, #38	; 0x26
   51860:	ldr	r2, [sp, #80]	; 0x50
   51864:	bl	587b0 <fputs@plt+0x473c8>
   51868:	mov	r0, #0
   5186c:	b	51890 <fputs@plt+0x404a8>
   51870:	ldr	r2, [fp, #-36]	; 0xffffffdc
   51874:	ldr	r0, [sp, #72]	; 0x48
   51878:	str	r0, [sp]
   5187c:	ldr	r0, [sp, #96]	; 0x60
   51880:	mov	r1, #74	; 0x4a
   51884:	ldr	r3, [sp, #80]	; 0x50
   51888:	bl	46a3c <fputs@plt+0x35654>
   5188c:	mov	r0, #1
   51890:	str	r0, [sp, #120]	; 0x78
   51894:	ldr	r0, [sp, #92]	; 0x5c
   51898:	ldr	r1, [sp, #72]	; 0x48
   5189c:	ldr	r2, [sp, #80]	; 0x50
   518a0:	bl	76578 <fputs@plt+0x65190>
   518a4:	ldr	r1, [sp, #112]	; 0x70
   518a8:	ldrsh	r0, [r1, #34]	; 0x22
   518ac:	cmp	r0, #1
   518b0:	ldr	r4, [fp, #-104]	; 0xffffff98
   518b4:	ldr	r7, [sp, #64]	; 0x40
   518b8:	ldr	r8, [sp, #84]	; 0x54
   518bc:	blt	51a2c <fputs@plt+0x40644>
   518c0:	mov	r6, #0
   518c4:	mov	r5, #0
   518c8:	b	518f0 <fputs@plt+0x40508>
   518cc:	ldr	r0, [sp, #96]	; 0x60
   518d0:	mov	r1, #26
   518d4:	mov	r2, ip
   518d8:	bl	587b0 <fputs@plt+0x473c8>
   518dc:	ldr	r1, [sp, #112]	; 0x70
   518e0:	ldrsh	r0, [r1, #34]	; 0x22
   518e4:	add	r6, r6, #1
   518e8:	cmp	r6, r0
   518ec:	bge	51a2c <fputs@plt+0x40644>
   518f0:	add	ip, r6, r7
   518f4:	ldrsh	r0, [r1, #32]
   518f8:	cmp	r6, r0
   518fc:	beq	518cc <fputs@plt+0x404e4>
   51900:	cmp	r4, #0
   51904:	beq	51940 <fputs@plt+0x40558>
   51908:	ldr	r0, [r4, #4]
   5190c:	cmp	r0, #1
   51910:	blt	5195c <fputs@plt+0x40574>
   51914:	ldr	r0, [r4]
   51918:	add	r0, r0, #4
   5191c:	mov	r3, #0
   51920:	ldr	r1, [r0, r3, lsl #3]
   51924:	cmp	r1, r6
   51928:	beq	51960 <fputs@plt+0x40578>
   5192c:	ldr	r1, [r4, #4]
   51930:	add	r3, r3, #1
   51934:	cmp	r3, r1
   51938:	blt	51920 <fputs@plt+0x40538>
   5193c:	b	51960 <fputs@plt+0x40578>
   51940:	ldr	r0, [r1, #4]
   51944:	add	r0, r0, r6, lsl #4
   51948:	ldrb	r0, [r0, #15]
   5194c:	tst	r0, #2
   51950:	bne	519b0 <fputs@plt+0x405c8>
   51954:	sub	r3, r6, r5
   51958:	b	51960 <fputs@plt+0x40578>
   5195c:	mov	r3, #0
   51960:	ldr	r0, [sp, #68]	; 0x44
   51964:	cmp	r0, #0
   51968:	beq	519a8 <fputs@plt+0x405c0>
   5196c:	cmp	r3, #0
   51970:	bmi	519a8 <fputs@plt+0x405c0>
   51974:	cmp	r4, #0
   51978:	beq	51988 <fputs@plt+0x405a0>
   5197c:	ldr	r0, [r4, #4]
   51980:	cmp	r3, r0
   51984:	bge	519a8 <fputs@plt+0x405c0>
   51988:	cmp	r8, #0
   5198c:	beq	519d0 <fputs@plt+0x405e8>
   51990:	str	ip, [sp]
   51994:	ldr	r0, [sp, #96]	; 0x60
   51998:	mov	r1, #47	; 0x2f
   5199c:	ldr	r2, [sp, #100]	; 0x64
   519a0:	bl	46a3c <fputs@plt+0x35654>
   519a4:	b	518dc <fputs@plt+0x404f4>
   519a8:	ldr	r1, [sp, #112]	; 0x70
   519ac:	b	519b4 <fputs@plt+0x405cc>
   519b0:	add	r5, r5, #1
   519b4:	ldr	r0, [r1, #4]
   519b8:	add	r0, r0, r6, lsl #4
   519bc:	ldr	r1, [r0, #4]
   519c0:	ldr	r0, [sp, #92]	; 0x5c
   519c4:	mov	r2, ip
   519c8:	bl	76594 <fputs@plt+0x651ac>
   519cc:	b	518dc <fputs@plt+0x404f4>
   519d0:	ldr	r0, [fp, #-108]	; 0xffffff94
   519d4:	cmp	r0, #0
   519d8:	beq	51a04 <fputs@plt+0x4061c>
   519dc:	ldr	r0, [sp, #52]	; 0x34
   519e0:	cmp	r0, r7
   519e4:	beq	51a20 <fputs@plt+0x40638>
   519e8:	ldr	r0, [sp, #52]	; 0x34
   519ec:	add	r2, r3, r0
   519f0:	ldr	r0, [sp, #96]	; 0x60
   519f4:	mov	r1, #31
   519f8:	mov	r3, ip
   519fc:	bl	5722c <fputs@plt+0x45e44>
   51a00:	b	51a20 <fputs@plt+0x40638>
   51a04:	ldr	r0, [fp, #-112]	; 0xffffff90
   51a08:	ldr	r0, [r0, #4]
   51a0c:	add	r1, r3, r3, lsl #2
   51a10:	ldr	r1, [r0, r1, lsl #2]
   51a14:	ldr	r0, [sp, #92]	; 0x5c
   51a18:	mov	r2, ip
   51a1c:	bl	56a30 <fputs@plt+0x45648>
   51a20:	ldr	r4, [fp, #-104]	; 0xffffff98
   51a24:	ldr	r8, [sp, #84]	; 0x54
   51a28:	b	518dc <fputs@plt+0x404f4>
   51a2c:	ldrb	r0, [r1, #42]	; 0x2a
   51a30:	tst	r0, #16
   51a34:	bne	51af8 <fputs@plt+0x40710>
   51a38:	ldr	r3, [fp, #-36]	; 0xffffffdc
   51a3c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   51a40:	mov	r8, #0
   51a44:	sub	ip, fp, #100	; 0x64
   51a48:	ldr	r1, [fp, #8]
   51a4c:	uxtb	r2, r1
   51a50:	ldr	r1, [fp, #-116]	; 0xffffff8c
   51a54:	mvn	r1, r1
   51a58:	lsr	r1, r1, #31
   51a5c:	str	r0, [sp]
   51a60:	ldr	r9, [sp, #76]	; 0x4c
   51a64:	str	r9, [sp, #4]
   51a68:	str	r8, [sp, #8]
   51a6c:	str	r1, [sp, #12]
   51a70:	str	r2, [sp, #16]
   51a74:	ldr	r0, [sp, #60]	; 0x3c
   51a78:	str	r0, [sp, #20]
   51a7c:	str	ip, [sp, #24]
   51a80:	str	r8, [sp, #28]
   51a84:	ldr	r4, [sp, #92]	; 0x5c
   51a88:	mov	r0, r4
   51a8c:	ldr	r7, [sp, #112]	; 0x70
   51a90:	mov	r1, r7
   51a94:	ldr	r6, [sp, #40]	; 0x28
   51a98:	mov	r2, r6
   51a9c:	bl	74b0c <fputs@plt+0x63724>
   51aa0:	str	r8, [sp]
   51aa4:	str	r8, [sp, #4]
   51aa8:	mov	r0, r4
   51aac:	mov	r1, r7
   51ab0:	mov	r2, #0
   51ab4:	mov	r3, r9
   51ab8:	bl	726b0 <fputs@plt+0x612c8>
   51abc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   51ac0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   51ac4:	ldr	r0, [fp, #-100]	; 0xffffff9c
   51ac8:	clz	r0, r0
   51acc:	lsr	r0, r0, #5
   51ad0:	str	r9, [sp]
   51ad4:	stmib	sp, {r6, r8}
   51ad8:	ldr	r1, [sp, #120]	; 0x78
   51adc:	str	r1, [sp, #12]
   51ae0:	str	r0, [sp, #16]
   51ae4:	mov	r0, r4
   51ae8:	mov	r1, r7
   51aec:	bl	75708 <fputs@plt+0x64320>
   51af0:	ldr	r4, [sp, #96]	; 0x60
   51af4:	b	51b6c <fputs@plt+0x40784>
   51af8:	mov	r0, sl
   51afc:	ldr	r7, [sp, #112]	; 0x70
   51b00:	mov	r1, r7
   51b04:	bl	461b8 <fputs@plt+0x34dd0>
   51b08:	mov	r6, r0
   51b0c:	ldr	r4, [sp, #92]	; 0x5c
   51b10:	mov	r0, r4
   51b14:	mov	r1, r7
   51b18:	bl	71e84 <fputs@plt+0x60a9c>
   51b1c:	ldrsh	r0, [r7, #34]	; 0x22
   51b20:	mvn	r1, #9
   51b24:	ldr	r2, [sp, #76]	; 0x4c
   51b28:	stm	sp, {r2, r6}
   51b2c:	str	r1, [sp, #8]
   51b30:	add	r3, r0, #2
   51b34:	ldr	r6, [sp, #96]	; 0x60
   51b38:	mov	r0, r6
   51b3c:	mov	r1, #12
   51b40:	mov	r2, #1
   51b44:	bl	568bc <fputs@plt+0x454d4>
   51b48:	ldr	r0, [fp, #8]
   51b4c:	cmp	r0, #10
   51b50:	movweq	r0, #2
   51b54:	uxtb	r1, r0
   51b58:	mov	r0, r6
   51b5c:	bl	1abf0 <fputs@plt+0x9808>
   51b60:	mov	r0, r4
   51b64:	mov	r4, r6
   51b68:	bl	59c08 <fputs@plt+0x48820>
   51b6c:	ldr	r5, [sp, #116]	; 0x74
   51b70:	ldrb	r0, [sl, #24]
   51b74:	tst	r0, #128	; 0x80
   51b78:	ldr	r8, [sp, #56]	; 0x38
   51b7c:	beq	51b94 <fputs@plt+0x407ac>
   51b80:	mov	r0, r4
   51b84:	mov	r1, #37	; 0x25
   51b88:	mov	r2, r8
   51b8c:	mov	r3, #1
   51b90:	bl	5722c <fputs@plt+0x45e44>
   51b94:	ldr	r1, [sp, #108]	; 0x6c
   51b98:	cmp	r1, #0
   51b9c:	beq	51be4 <fputs@plt+0x407fc>
   51ba0:	ldr	r2, [sp, #112]	; 0x70
   51ba4:	ldrsh	r0, [r2, #34]	; 0x22
   51ba8:	mov	r3, #2
   51bac:	mvn	r0, r0
   51bb0:	ldr	r6, [sp, #80]	; 0x50
   51bb4:	add	r0, r6, r0
   51bb8:	str	r3, [sp]
   51bbc:	str	r2, [sp, #4]
   51bc0:	str	r0, [sp, #8]
   51bc4:	ldr	r0, [fp, #8]
   51bc8:	str	r0, [sp, #12]
   51bcc:	ldr	r0, [sp, #60]	; 0x3c
   51bd0:	str	r0, [sp, #16]
   51bd4:	ldr	r0, [sp, #92]	; 0x5c
   51bd8:	mov	r2, #108	; 0x6c
   51bdc:	mov	r3, #0
   51be0:	bl	72614 <fputs@plt+0x6122c>
   51be4:	mov	r0, r4
   51be8:	ldr	r1, [sp, #60]	; 0x3c
   51bec:	bl	58900 <fputs@plt+0x47518>
   51bf0:	ldr	r0, [sp, #84]	; 0x54
   51bf4:	cmp	r0, #0
   51bf8:	beq	51c34 <fputs@plt+0x4084c>
   51bfc:	mov	r0, r4
   51c00:	mov	r1, #7
   51c04:	ldr	r6, [sp, #100]	; 0x64
   51c08:	mov	r2, r6
   51c0c:	ldr	r3, [sp, #32]
   51c10:	bl	5722c <fputs@plt+0x45e44>
   51c14:	mov	r0, r4
   51c18:	ldr	r1, [sp, #36]	; 0x24
   51c1c:	bl	568a8 <fputs@plt+0x454c0>
   51c20:	mov	r0, r4
   51c24:	mov	r1, #61	; 0x3d
   51c28:	mov	r2, r6
   51c2c:	bl	587b0 <fputs@plt+0x473c8>
   51c30:	b	51c58 <fputs@plt+0x40870>
   51c34:	ldr	r0, [fp, #-108]	; 0xffffff94
   51c38:	cmp	r0, #0
   51c3c:	beq	51c58 <fputs@plt+0x40870>
   51c40:	mov	r0, r4
   51c44:	ldr	r1, [sp, #32]
   51c48:	bl	56a9c <fputs@plt+0x456b4>
   51c4c:	mov	r0, r4
   51c50:	ldr	r1, [sp, #36]	; 0x24
   51c54:	bl	568a8 <fputs@plt+0x454c0>
   51c58:	cmp	r5, #0
   51c5c:	ldreq	r0, [sp, #112]	; 0x70
   51c60:	ldrbeq	r0, [r0, #42]	; 0x2a
   51c64:	andseq	r0, r0, #16
   51c68:	beq	51c7c <fputs@plt+0x40894>
   51c6c:	ldr	r9, [sp, #48]	; 0x30
   51c70:	ldr	r7, [sp, #92]	; 0x5c
   51c74:	ldr	r4, [sp, #40]	; 0x28
   51c78:	b	50f04 <fputs@plt+0x3fb1c>
   51c7c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   51c80:	ldr	r0, [fp, #-40]	; 0xffffffd8
   51c84:	cmp	r2, r0
   51c88:	bge	51c98 <fputs@plt+0x408b0>
   51c8c:	ldr	r0, [sp, #96]	; 0x60
   51c90:	mov	r1, #61	; 0x3d
   51c94:	bl	587b0 <fputs@plt+0x473c8>
   51c98:	ldr	r0, [sp, #112]	; 0x70
   51c9c:	ldr	r9, [r0, #8]
   51ca0:	cmp	r9, #0
   51ca4:	beq	51cd4 <fputs@plt+0x408ec>
   51ca8:	mov	r6, #0
   51cac:	ldr	r4, [sp, #96]	; 0x60
   51cb0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   51cb4:	add	r2, r6, r0
   51cb8:	mov	r0, r4
   51cbc:	mov	r1, #61	; 0x3d
   51cc0:	bl	587b0 <fputs@plt+0x473c8>
   51cc4:	add	r6, r6, #1
   51cc8:	ldr	r9, [r9, #20]
   51ccc:	cmp	r9, #0
   51cd0:	bne	51cb0 <fputs@plt+0x408c8>
   51cd4:	ldr	r9, [sp, #48]	; 0x30
   51cd8:	ldr	r7, [sp, #92]	; 0x5c
   51cdc:	ldr	r4, [sp, #40]	; 0x28
   51ce0:	ldr	r8, [sp, #56]	; 0x38
   51ce4:	b	50f04 <fputs@plt+0x3fb1c>
   51ce8:	mov	r5, #0
   51cec:	mov	r0, #0
   51cf0:	str	r0, [sp, #100]	; 0x64
   51cf4:	ldr	r8, [fp, #-104]	; 0xffffff98
   51cf8:	ldr	r9, [sp, #48]	; 0x30
   51cfc:	ldr	r7, [sp, #92]	; 0x5c
   51d00:	b	51430 <fputs@plt+0x40048>
   51d04:	ldr	r0, [fp, #-112]	; 0xffffff90
   51d08:	ldr	r0, [r0, #4]
   51d0c:	ldr	r1, [fp, #-116]	; 0xffffff8c
   51d10:	add	r1, r1, r1, lsl #2
   51d14:	ldr	r1, [r0, r1, lsl #2]
   51d18:	ldr	r0, [sp, #92]	; 0x5c
   51d1c:	ldr	r2, [sp, #80]	; 0x50
   51d20:	bl	56a30 <fputs@plt+0x45648>
   51d24:	ldr	r0, [sp, #96]	; 0x60
   51d28:	mvn	r1, #0
   51d2c:	bl	56b3c <fputs@plt+0x45754>
   51d30:	cmp	r0, #0
   51d34:	beq	517e0 <fputs@plt+0x403f8>
   51d38:	ldrb	r1, [r0]
   51d3c:	cmp	r1, #25
   51d40:	bne	517e0 <fputs@plt+0x403f8>
   51d44:	ldr	r1, [sp, #112]	; 0x70
   51d48:	ldrb	r1, [r1, #42]	; 0x2a
   51d4c:	tst	r1, #16
   51d50:	bne	517e0 <fputs@plt+0x403f8>
   51d54:	mov	r1, #74	; 0x4a
   51d58:	strb	r1, [r0]
   51d5c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   51d60:	str	r1, [r0, #4]
   51d64:	ldr	r1, [sp, #80]	; 0x50
   51d68:	str	r1, [r0, #8]
   51d6c:	ldr	r1, [sp, #72]	; 0x48
   51d70:	str	r1, [r0, #12]
   51d74:	b	5188c <fputs@plt+0x404a4>
   51d78:	push	{r4, r5, r6, r7, fp, lr}
   51d7c:	add	fp, sp, #16
   51d80:	sub	sp, sp, #8
   51d84:	mov	r4, r2
   51d88:	mov	r6, r1
   51d8c:	mov	r5, r0
   51d90:	cmp	r1, #0
   51d94:	bne	51db8 <fputs@plt+0x409d0>
   51d98:	mov	r7, #0
   51d9c:	mov	r0, r5
   51da0:	mov	r2, #8
   51da4:	mov	r3, #0
   51da8:	bl	19774 <fputs@plt+0x838c>
   51dac:	mov	r6, r0
   51db0:	cmp	r0, #0
   51db4:	beq	51e0c <fputs@plt+0x40a24>
   51db8:	mov	r3, r6
   51dbc:	ldr	r1, [r3], #4
   51dc0:	add	r0, sp, #4
   51dc4:	str	r0, [sp]
   51dc8:	mov	r0, r5
   51dcc:	mov	r2, #8
   51dd0:	bl	71860 <fputs@plt+0x60478>
   51dd4:	str	r0, [r6]
   51dd8:	ldr	r7, [sp, #4]
   51ddc:	mov	r0, r5
   51de0:	cmn	r7, #1
   51de4:	ble	51e00 <fputs@plt+0x40a18>
   51de8:	mov	r1, r4
   51dec:	bl	5c448 <fputs@plt+0x4b060>
   51df0:	ldr	r1, [r6]
   51df4:	str	r0, [r1, r7, lsl #3]
   51df8:	mov	r7, r6
   51dfc:	b	51e0c <fputs@plt+0x40a24>
   51e00:	mov	r1, r6
   51e04:	bl	44880 <fputs@plt+0x33498>
   51e08:	mov	r7, #0
   51e0c:	mov	r0, r7
   51e10:	sub	sp, fp, #16
   51e14:	pop	{r4, r5, r6, r7, fp, pc}
   51e18:	ldr	r1, [r1]
   51e1c:	str	r1, [r0, #4]
   51e20:	ldm	r2, {r1, r2}
   51e24:	add	r1, r1, r2
   51e28:	str	r1, [r0, #8]
   51e2c:	bx	lr
   51e30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51e34:	add	fp, sp, #28
   51e38:	sub	sp, sp, #12
   51e3c:	cmp	r1, #0
   51e40:	beq	52074 <fputs@plt+0x40c8c>
   51e44:	mov	r7, r1
   51e48:	mov	r4, r0
   51e4c:	ldr	r9, [r0]
   51e50:	ldr	r8, [r1, #8]
   51e54:	mov	r6, r8
   51e58:	ldrb	r0, [r6, #1]!
   51e5c:	cmp	r0, #0
   51e60:	beq	51efc <fputs@plt+0x40b14>
   51e64:	mov	r0, r8
   51e68:	bl	13690 <fputs@plt+0x22a8>
   51e6c:	mov	sl, r0
   51e70:	ldrb	r0, [r8]
   51e74:	cmp	r0, #63	; 0x3f
   51e78:	bne	51f18 <fputs@plt+0x40b30>
   51e7c:	mov	r5, sl
   51e80:	sub	r2, sl, #1
   51e84:	mov	r1, sp
   51e88:	mov	r0, r6
   51e8c:	mov	r3, #1
   51e90:	bl	32460 <fputs@plt+0x21078>
   51e94:	ldm	sp, {r6, sl}
   51e98:	strh	r6, [r7, #32]
   51e9c:	cmp	r0, #0
   51ea0:	bne	51ec4 <fputs@plt+0x40adc>
   51ea4:	subs	r0, r6, #1
   51ea8:	sbcs	r0, sl, #0
   51eac:	blt	51ec4 <fputs@plt+0x40adc>
   51eb0:	ldr	r0, [r9, #128]	; 0x80
   51eb4:	subs	r1, r0, r6
   51eb8:	rscs	r0, sl, r0, asr #31
   51ebc:	mov	r0, r6
   51ec0:	bge	51edc <fputs@plt+0x40af4>
   51ec4:	ldr	r2, [r9, #128]	; 0x80
   51ec8:	movw	r1, #31393	; 0x7aa1
   51ecc:	movt	r1, #8
   51ed0:	mov	r0, r4
   51ed4:	bl	1aa38 <fputs@plt+0x9650>
   51ed8:	mov	r0, #0
   51edc:	mov	r2, #444	; 0x1bc
   51ee0:	mov	r1, r4
   51ee4:	ldrsh	r2, [r1, r2]!	; <UNPREDICTABLE>
   51ee8:	subs	r3, r2, r6
   51eec:	rscs	r2, sl, r2, asr #31
   51ef0:	strhlt	r6, [r1]
   51ef4:	mov	sl, r5
   51ef8:	b	51f94 <fputs@plt+0x40bac>
   51efc:	mov	r0, #444	; 0x1bc
   51f00:	mov	r1, r4
   51f04:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   51f08:	add	r0, r0, #1
   51f0c:	strh	r0, [r1]
   51f10:	strh	r0, [r7, #32]
   51f14:	b	5203c <fputs@plt+0x40c54>
   51f18:	ldr	r0, [r4, #448]	; 0x1c0
   51f1c:	cmp	r0, #1
   51f20:	blt	51f7c <fputs@plt+0x40b94>
   51f24:	ldr	r6, [r4, #476]	; 0x1dc
   51f28:	mov	r0, #0
   51f2c:	mov	r5, #0
   51f30:	b	51f48 <fputs@plt+0x40b60>
   51f34:	ldr	r1, [r4, #448]	; 0x1c0
   51f38:	add	r5, r5, #1
   51f3c:	sxth	r0, r5
   51f40:	cmp	r1, r0
   51f44:	ble	51f7c <fputs@plt+0x40b94>
   51f48:	ldr	r0, [r6, r0, lsl #2]
   51f4c:	cmp	r0, #0
   51f50:	beq	51f34 <fputs@plt+0x40b4c>
   51f54:	mov	r1, r8
   51f58:	bl	113c4 <strcmp@plt>
   51f5c:	cmp	r0, #0
   51f60:	bne	51f34 <fputs@plt+0x40b4c>
   51f64:	mov	r0, #1
   51f68:	uxtah	r0, r0, r5
   51f6c:	strh	r0, [r7, #32]
   51f70:	uxth	r1, r0
   51f74:	cmp	r1, r0
   51f78:	beq	51f94 <fputs@plt+0x40bac>
   51f7c:	mov	r0, #444	; 0x1bc
   51f80:	mov	r1, r4
   51f84:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   51f88:	add	r0, r0, #1
   51f8c:	strh	r0, [r1]
   51f90:	strh	r0, [r7, #32]
   51f94:	sxth	r6, r0
   51f98:	cmp	r6, #1
   51f9c:	blt	5203c <fputs@plt+0x40c54>
   51fa0:	ldr	r0, [r4, #448]	; 0x1c0
   51fa4:	cmp	r0, r6
   51fa8:	bge	51fe8 <fputs@plt+0x40c00>
   51fac:	ldr	r1, [r4, #476]	; 0x1dc
   51fb0:	lsl	r2, r6, #2
   51fb4:	mov	r0, r9
   51fb8:	mov	r3, #0
   51fbc:	bl	20b40 <fputs@plt+0xf758>
   51fc0:	cmp	r0, #0
   51fc4:	beq	52074 <fputs@plt+0x40c8c>
   51fc8:	str	r0, [r4, #476]	; 0x1dc
   51fcc:	ldr	r1, [r4, #448]	; 0x1c0
   51fd0:	add	r0, r0, r1, lsl #2
   51fd4:	sub	r1, r6, r1
   51fd8:	lsl	r2, r1, #2
   51fdc:	mov	r1, #0
   51fe0:	bl	1119c <memset@plt>
   51fe4:	str	r6, [r4, #448]	; 0x1c0
   51fe8:	ldrb	r0, [r8]
   51fec:	cmp	r0, #63	; 0x3f
   51ff0:	bne	52008 <fputs@plt+0x40c20>
   51ff4:	ldr	r0, [r4, #476]	; 0x1dc
   51ff8:	add	r0, r0, r6, lsl #2
   51ffc:	ldr	r0, [r0, #-4]
   52000:	cmp	r0, #0
   52004:	bne	5203c <fputs@plt+0x40c54>
   52008:	mvn	r0, #3
   5200c:	add	r5, r0, r6, lsl #2
   52010:	ldr	r0, [r4, #476]	; 0x1dc
   52014:	ldr	r1, [r0, r5]
   52018:	mov	r0, r9
   5201c:	bl	13ddc <fputs@plt+0x29f4>
   52020:	mov	r0, r9
   52024:	mov	r1, r8
   52028:	mov	r2, sl
   5202c:	mov	r3, #0
   52030:	bl	46c04 <fputs@plt+0x3581c>
   52034:	ldr	r1, [r4, #476]	; 0x1dc
   52038:	str	r0, [r1, r5]
   5203c:	ldr	r0, [r4, #68]	; 0x44
   52040:	cmp	r0, #0
   52044:	bne	52074 <fputs@plt+0x40c8c>
   52048:	mov	r0, #444	; 0x1bc
   5204c:	ldrsh	r0, [r4, r0]
   52050:	ldr	r1, [r9, #128]	; 0x80
   52054:	cmp	r1, r0
   52058:	bge	52074 <fputs@plt+0x40c8c>
   5205c:	movw	r1, #31436	; 0x7acc
   52060:	movt	r1, #8
   52064:	mov	r0, r4
   52068:	sub	sp, fp, #28
   5206c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52070:	b	1aa38 <fputs@plt+0x9650>
   52074:	sub	sp, fp, #28
   52078:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5207c:	push	{r4, sl, fp, lr}
   52080:	add	fp, sp, #8
   52084:	mov	r4, r1
   52088:	ldr	r1, [r2, #4]
   5208c:	cmp	r1, #0
   52090:	beq	520bc <fputs@plt+0x40cd4>
   52094:	ldr	r0, [r0]
   52098:	mov	r1, #95	; 0x5f
   5209c:	bl	5d25c <fputs@plt+0x4be74>
   520a0:	cmp	r0, #0
   520a4:	beq	520bc <fputs@plt+0x40cd4>
   520a8:	str	r4, [r0, #12]
   520ac:	ldr	r1, [r0, #4]
   520b0:	orr	r1, r1, #4352	; 0x1100
   520b4:	str	r1, [r0, #4]
   520b8:	pop	{r4, sl, fp, pc}
   520bc:	mov	r0, r4
   520c0:	pop	{r4, sl, fp, pc}
   520c4:	push	{r4, r5, r6, r7, fp, lr}
   520c8:	add	fp, sp, #16
   520cc:	mov	r4, r1
   520d0:	mov	r6, r0
   520d4:	ldr	r7, [r0]
   520d8:	mov	r0, r7
   520dc:	mov	r1, #151	; 0x97
   520e0:	mov	r3, #1
   520e4:	bl	5d25c <fputs@plt+0x4be74>
   520e8:	mov	r5, r0
   520ec:	cmp	r0, #0
   520f0:	beq	5210c <fputs@plt+0x40d24>
   520f4:	str	r4, [r5, #20]
   520f8:	mov	r0, r6
   520fc:	mov	r1, r5
   52100:	bl	52274 <fputs@plt+0x40e8c>
   52104:	mov	r0, r5
   52108:	pop	{r4, r5, r6, r7, fp, pc}
   5210c:	mov	r0, r7
   52110:	mov	r1, r4
   52114:	bl	445f8 <fputs@plt+0x33210>
   52118:	mov	r0, r5
   5211c:	pop	{r4, r5, r6, r7, fp, pc}
   52120:	push	{r4, r5, r6, sl, fp, lr}
   52124:	add	fp, sp, #16
   52128:	sub	sp, sp, #8
   5212c:	mov	r6, r3
   52130:	mov	r5, r2
   52134:	ldr	r3, [r3]
   52138:	ldr	r2, [r2]
   5213c:	mov	r4, #0
   52140:	str	r4, [sp]
   52144:	bl	4b430 <fputs@plt+0x3a048>
   52148:	str	r0, [r5]
   5214c:	ldr	r0, [r6, #8]
   52150:	str	r0, [r5, #8]
   52154:	sub	sp, fp, #16
   52158:	pop	{r4, r5, r6, sl, fp, pc}
   5215c:	cmp	r1, #0
   52160:	bxeq	lr
   52164:	push	{r4, sl, fp, lr}
   52168:	add	fp, sp, #8
   5216c:	sub	sp, sp, #8
   52170:	mov	r4, r2
   52174:	ldr	r2, [r2]
   52178:	mov	r1, #0
   5217c:	str	r1, [sp]
   52180:	mov	r1, #19
   52184:	mov	r3, #0
   52188:	bl	4b430 <fputs@plt+0x3a048>
   5218c:	str	r0, [r4]
   52190:	sub	sp, fp, #8
   52194:	pop	{r4, sl, fp, lr}
   52198:	bx	lr
   5219c:	push	{r4, r5, fp, lr}
   521a0:	add	fp, sp, #8
   521a4:	sub	sp, sp, #8
   521a8:	mov	r4, r3
   521ac:	mov	r5, r2
   521b0:	ldr	r2, [r2]
   521b4:	mov	r3, #0
   521b8:	str	r3, [sp]
   521bc:	mov	r3, #0
   521c0:	bl	4b430 <fputs@plt+0x3a048>
   521c4:	str	r0, [r5]
   521c8:	ldm	r4, {r0, r1}
   521cc:	add	r0, r0, r1
   521d0:	str	r0, [r5, #8]
   521d4:	sub	sp, fp, #8
   521d8:	pop	{r4, r5, fp, pc}
   521dc:	push	{r4, sl, fp, lr}
   521e0:	add	fp, sp, #8
   521e4:	cmp	r1, #0
   521e8:	movne	r4, r2
   521ec:	cmpne	r2, #0
   521f0:	bne	521f8 <fputs@plt+0x40e10>
   521f4:	pop	{r4, sl, fp, pc}
   521f8:	ldrb	r1, [r1]
   521fc:	cmp	r1, #101	; 0x65
   52200:	popne	{r4, sl, fp, pc}
   52204:	ldr	r0, [r0]
   52208:	strb	r3, [r4]
   5220c:	ldr	r1, [r4, #16]
   52210:	bl	4455c <fputs@plt+0x33174>
   52214:	mov	r0, #0
   52218:	str	r0, [r4, #16]
   5221c:	pop	{r4, sl, fp, pc}
   52220:	push	{r4, r5, fp, lr}
   52224:	add	fp, sp, #8
   52228:	sub	sp, sp, #8
   5222c:	mov	r4, r3
   52230:	mov	r3, r2
   52234:	mov	r5, r0
   52238:	ldr	r0, [fp, #8]
   5223c:	ldr	r0, [r0]
   52240:	str	r0, [r5, #4]
   52244:	ldr	r2, [r4]
   52248:	mov	r0, #0
   5224c:	str	r0, [sp]
   52250:	mov	r0, r1
   52254:	mov	r1, r3
   52258:	mov	r3, #0
   5225c:	bl	4b430 <fputs@plt+0x3a048>
   52260:	str	r0, [r5]
   52264:	ldr	r0, [r4, #8]
   52268:	str	r0, [r5, #8]
   5226c:	sub	sp, fp, #8
   52270:	pop	{r4, r5, fp, pc}
   52274:	push	{r4, r5, fp, lr}
   52278:	add	fp, sp, #8
   5227c:	mov	r4, r0
   52280:	ldr	r0, [r0, #68]	; 0x44
   52284:	cmp	r0, #0
   52288:	popne	{r4, r5, fp, pc}
   5228c:	mov	r5, r1
   52290:	mov	r0, r1
   52294:	bl	61198 <fputs@plt+0x4fdb0>
   52298:	ldr	r1, [r5, #24]
   5229c:	mov	r0, r4
   522a0:	pop	{r4, r5, fp, lr}
   522a4:	b	5d61c <fputs@plt+0x4c234>
   522a8:	push	{r4, r5, r6, r7, fp, lr}
   522ac:	add	fp, sp, #16
   522b0:	mov	r7, r3
   522b4:	mov	r4, r2
   522b8:	mov	r5, r0
   522bc:	mov	r2, #0
   522c0:	bl	4e654 <fputs@plt+0x3d26c>
   522c4:	mov	r6, r0
   522c8:	cmp	r7, #0
   522cc:	ldreq	r0, [fp, #8]
   522d0:	cmneq	r0, #1
   522d4:	beq	52300 <fputs@plt+0x40f18>
   522d8:	ldr	r0, [r5]
   522dc:	ldrb	r0, [r0, #149]	; 0x95
   522e0:	cmp	r0, #0
   522e4:	bne	52300 <fputs@plt+0x40f18>
   522e8:	ldr	r3, [r4]
   522ec:	ldr	r2, [r4, #4]
   522f0:	movw	r1, #31459	; 0x7ae3
   522f4:	movt	r1, #8
   522f8:	mov	r0, r5
   522fc:	bl	1aa38 <fputs@plt+0x9650>
   52300:	mov	r0, r5
   52304:	mov	r1, r6
   52308:	mov	r2, r4
   5230c:	mov	r3, #1
   52310:	bl	4e740 <fputs@plt+0x3d358>
   52314:	mov	r0, r6
   52318:	pop	{r4, r5, r6, r7, fp, pc}
   5231c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52320:	add	fp, sp, #28
   52324:	sub	sp, sp, #20
   52328:	mov	r4, r1
   5232c:	mov	r6, r0
   52330:	ldr	r5, [r0]
   52334:	ldrb	r0, [r5, #69]	; 0x45
   52338:	cmp	r0, #0
   5233c:	bne	52354 <fputs@plt+0x40f6c>
   52340:	mov	r7, r2
   52344:	mov	r0, r6
   52348:	bl	46e34 <fputs@plt+0x35a4c>
   5234c:	cmp	r0, #0
   52350:	beq	52368 <fputs@plt+0x40f80>
   52354:	mov	r0, r5
   52358:	mov	r1, r4
   5235c:	sub	sp, fp, #28
   52360:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52364:	b	44734 <fputs@plt+0x3334c>
   52368:	ldr	r2, [r4, #12]
   5236c:	ldr	r1, [r4, #16]
   52370:	mov	r0, r5
   52374:	bl	43aec <fputs@plt+0x32704>
   52378:	cmp	r0, #0
   5237c:	beq	523a8 <fputs@plt+0x40fc0>
   52380:	mov	sl, r0
   52384:	ldrb	r0, [r0, #55]	; 0x37
   52388:	tst	r0, #3
   5238c:	beq	523c0 <fputs@plt+0x40fd8>
   52390:	movw	r1, #31515	; 0x7b1b
   52394:	movt	r1, #8
   52398:	mov	r0, r6
   5239c:	mov	r2, #0
   523a0:	bl	1aa38 <fputs@plt+0x9650>
   523a4:	b	52354 <fputs@plt+0x40f6c>
   523a8:	cmp	r7, #0
   523ac:	beq	524e8 <fputs@plt+0x41100>
   523b0:	ldr	r1, [r4, #12]
   523b4:	mov	r0, r6
   523b8:	bl	62658 <fputs@plt+0x51270>
   523bc:	b	52500 <fputs@plt+0x41118>
   523c0:	ldr	r1, [sl, #24]
   523c4:	mov	r0, r5
   523c8:	bl	1ab5c <fputs@plt+0x9774>
   523cc:	mov	r8, r0
   523d0:	ldr	r0, [r5, #16]
   523d4:	ldr	r7, [r0, r8, lsl #4]
   523d8:	ldr	r0, [sl, #12]
   523dc:	str	r0, [sp, #16]
   523e0:	str	r7, [sp]
   523e4:	movw	r0, #23149	; 0x5a6d
   523e8:	movt	r0, #8
   523ec:	movw	r9, #23168	; 0x5a80
   523f0:	movt	r9, #8
   523f4:	cmp	r8, #1
   523f8:	moveq	r9, r0
   523fc:	mov	r0, r6
   52400:	mov	r1, #9
   52404:	mov	r2, r9
   52408:	mov	r3, #0
   5240c:	bl	5c38c <fputs@plt+0x4afa4>
   52410:	cmp	r0, #0
   52414:	bne	52354 <fputs@plt+0x40f6c>
   52418:	ldr	r0, [sp, #16]
   5241c:	ldr	r3, [r0]
   52420:	ldr	r2, [sl]
   52424:	str	r7, [sp]
   52428:	mov	r1, #12
   5242c:	cmp	r8, #0
   52430:	movweq	r1, #10
   52434:	mov	r0, r6
   52438:	bl	5c38c <fputs@plt+0x4afa4>
   5243c:	cmp	r0, #0
   52440:	bne	52354 <fputs@plt+0x40f6c>
   52444:	mov	r0, r6
   52448:	bl	567e0 <fputs@plt+0x453f8>
   5244c:	cmp	r0, #0
   52450:	beq	52354 <fputs@plt+0x40f6c>
   52454:	mov	r7, r0
   52458:	mov	r0, r6
   5245c:	mov	r1, #1
   52460:	mov	r2, r8
   52464:	bl	5c604 <fputs@plt+0x4b21c>
   52468:	ldr	r0, [r5, #16]
   5246c:	ldr	r2, [r0, r8, lsl #4]
   52470:	ldr	r0, [sl]
   52474:	str	r0, [sp]
   52478:	movw	r1, #31588	; 0x7b64
   5247c:	movt	r1, #8
   52480:	mov	r0, r6
   52484:	mov	r3, r9
   52488:	bl	5d06c <fputs@plt+0x4bc84>
   5248c:	ldr	r3, [sl]
   52490:	movw	r2, #31637	; 0x7b95
   52494:	movt	r2, #8
   52498:	mov	r0, r6
   5249c:	mov	r1, r8
   524a0:	bl	626d4 <fputs@plt+0x512ec>
   524a4:	mov	r0, r6
   524a8:	mov	r1, r8
   524ac:	bl	5d16c <fputs@plt+0x4bd84>
   524b0:	ldr	r1, [sl, #44]	; 0x2c
   524b4:	mov	r0, r6
   524b8:	mov	r2, r8
   524bc:	bl	62d14 <fputs@plt+0x5192c>
   524c0:	ldr	r0, [sl]
   524c4:	mov	r1, #0
   524c8:	str	r1, [sp]
   524cc:	stmib	sp, {r0, r1}
   524d0:	mov	r0, r7
   524d4:	mov	r1, #126	; 0x7e
   524d8:	mov	r2, r8
   524dc:	mov	r3, #0
   524e0:	bl	568bc <fputs@plt+0x454d4>
   524e4:	b	52354 <fputs@plt+0x40f6c>
   524e8:	movw	r1, #31497	; 0x7b09
   524ec:	movt	r1, #8
   524f0:	mov	r0, r6
   524f4:	mov	r2, r4
   524f8:	mov	r3, #0
   524fc:	bl	1aa38 <fputs@plt+0x9650>
   52500:	mov	r0, #1
   52504:	strb	r0, [r6, #17]
   52508:	b	52354 <fputs@plt+0x40f6c>
   5250c:	push	{r4, sl, fp, lr}
   52510:	add	fp, sp, #8
   52514:	bl	567e0 <fputs@plt+0x453f8>
   52518:	cmp	r0, #0
   5251c:	popeq	{r4, sl, fp, pc}
   52520:	mov	r4, r0
   52524:	mov	r1, #10
   52528:	mov	r2, #0
   5252c:	mov	r3, #0
   52530:	bl	5722c <fputs@plt+0x45e44>
   52534:	mov	r0, r4
   52538:	mov	r1, #0
   5253c:	pop	{r4, sl, fp, lr}
   52540:	b	1ad14 <fputs@plt+0x992c>
   52544:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52548:	add	fp, sp, #28
   5254c:	sub	sp, sp, #148	; 0x94
   52550:	mov	r8, r3
   52554:	mov	r9, r2
   52558:	mov	r5, r1
   5255c:	mov	r6, r0
   52560:	ldr	r7, [r0]
   52564:	bl	567e0 <fputs@plt+0x453f8>
   52568:	cmp	r0, #0
   5256c:	beq	52674 <fputs@plt+0x4128c>
   52570:	mov	r4, r0
   52574:	bl	766fc <fputs@plt+0x65314>
   52578:	mov	r0, #2
   5257c:	str	r0, [r6, #76]	; 0x4c
   52580:	sub	r3, fp, #32
   52584:	mov	r0, r6
   52588:	mov	r1, r5
   5258c:	mov	r2, r9
   52590:	bl	5c50c <fputs@plt+0x4b124>
   52594:	cmp	r0, #0
   52598:	bmi	52674 <fputs@plt+0x4128c>
   5259c:	mov	r5, r0
   525a0:	ldr	sl, [r7, #16]
   525a4:	cmp	r0, #1
   525a8:	bne	525bc <fputs@plt+0x411d4>
   525ac:	mov	r0, r6
   525b0:	bl	239c8 <fputs@plt+0x125e0>
   525b4:	cmp	r0, #0
   525b8:	bne	52674 <fputs@plt+0x4128c>
   525bc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   525c0:	mov	r0, r7
   525c4:	bl	5c448 <fputs@plt+0x4b060>
   525c8:	str	r0, [fp, #-76]	; 0xffffffb4
   525cc:	cmp	r0, #0
   525d0:	beq	52674 <fputs@plt+0x4128c>
   525d4:	ldr	r0, [fp, #8]
   525d8:	cmp	r0, #0
   525dc:	beq	525f8 <fputs@plt+0x41210>
   525e0:	movw	r1, #31641	; 0x7b99
   525e4:	movt	r1, #8
   525e8:	mov	r0, r7
   525ec:	mov	r2, r8
   525f0:	bl	1aabc <fputs@plt+0x96d4>
   525f4:	b	52604 <fputs@plt+0x4121c>
   525f8:	mov	r0, r7
   525fc:	mov	r1, r8
   52600:	bl	5c448 <fputs@plt+0x4b060>
   52604:	mov	r3, r0
   52608:	ldr	r0, [r9, #4]
   5260c:	cmp	r0, #0
   52610:	str	r7, [sp, #88]	; 0x58
   52614:	str	r4, [fp, #-72]	; 0xffffffb8
   52618:	str	r5, [sp, #72]	; 0x48
   5261c:	str	sl, [fp, #-80]	; 0xffffffb0
   52620:	mov	r4, r9
   52624:	beq	52630 <fputs@plt+0x41248>
   52628:	ldr	r5, [sl, r5, lsl #4]
   5262c:	b	52634 <fputs@plt+0x4124c>
   52630:	mov	r5, #0
   52634:	str	r5, [sp]
   52638:	str	r6, [fp, #-84]	; 0xffffffac
   5263c:	mov	r0, r6
   52640:	mov	r1, #19
   52644:	ldr	r2, [fp, #-76]	; 0xffffffb4
   52648:	str	r3, [sp, #84]	; 0x54
   5264c:	bl	5c38c <fputs@plt+0x4afa4>
   52650:	cmp	r0, #0
   52654:	beq	5267c <fputs@plt+0x41294>
   52658:	ldr	r4, [sp, #88]	; 0x58
   5265c:	mov	r0, r4
   52660:	ldr	r1, [fp, #-76]	; 0xffffffb4
   52664:	bl	13ddc <fputs@plt+0x29f4>
   52668:	mov	r0, r4
   5266c:	ldr	r1, [sp, #84]	; 0x54
   52670:	bl	13ddc <fputs@plt+0x29f4>
   52674:	sub	sp, fp, #28
   52678:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5267c:	mov	r0, #0
   52680:	str	r0, [fp, #-36]	; 0xffffffdc
   52684:	ldr	r1, [sp, #84]	; 0x54
   52688:	str	r1, [fp, #-40]	; 0xffffffd8
   5268c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   52690:	str	r1, [fp, #-44]	; 0xffffffd4
   52694:	str	r0, [fp, #-48]	; 0xffffffd0
   52698:	ldr	r7, [sp, #88]	; 0x58
   5269c:	str	r0, [r7, #388]	; 0x184
   526a0:	sub	r3, fp, #48	; 0x30
   526a4:	mov	r0, r7
   526a8:	mov	r1, r5
   526ac:	mov	r2, #14
   526b0:	bl	1f9f4 <fputs@plt+0xe60c>
   526b4:	cmp	r0, #0
   526b8:	beq	52724 <fputs@plt+0x4133c>
   526bc:	mov	r6, r0
   526c0:	cmp	r0, #12
   526c4:	bne	52744 <fputs@plt+0x4135c>
   526c8:	add	r0, r7, #40	; 0x28
   526cc:	str	r0, [sp, #80]	; 0x50
   526d0:	add	r0, r7, #448	; 0x1c0
   526d4:	str	r0, [sp, #76]	; 0x4c
   526d8:	mov	r7, #57	; 0x39
   526dc:	mov	sl, #0
   526e0:	movw	r6, #17020	; 0x427c
   526e4:	movt	r6, #8
   526e8:	add	r0, sl, r7
   526ec:	add	r0, r0, r0, lsr #31
   526f0:	asr	r8, r0, #1
   526f4:	add	r9, r8, r8, lsl #1
   526f8:	ldr	r1, [r6, r9, lsl #2]
   526fc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   52700:	bl	15b88 <fputs@plt+0x47a0>
   52704:	cmp	r0, #0
   52708:	beq	52780 <fputs@plt+0x41398>
   5270c:	addpl	sl, r8, #1
   52710:	cmp	r0, #0
   52714:	submi	r7, r8, #1
   52718:	cmp	sl, r7
   5271c:	ble	526e8 <fputs@plt+0x41300>
   52720:	b	52658 <fputs@plt+0x41270>
   52724:	ldr	r2, [fp, #-48]	; 0xffffffd0
   52728:	movw	r1, #31645	; 0x7b9d
   5272c:	movt	r1, #8
   52730:	ldr	r0, [fp, #-72]	; 0xffffffb8
   52734:	bl	7670c <fputs@plt+0x65324>
   52738:	ldr	r0, [fp, #-48]	; 0xffffffd0
   5273c:	bl	14294 <fputs@plt+0x2eac>
   52740:	b	52658 <fputs@plt+0x41270>
   52744:	ldr	r2, [fp, #-48]	; 0xffffffd0
   52748:	cmp	r2, #0
   5274c:	ldr	r4, [fp, #-84]	; 0xffffffac
   52750:	beq	5276c <fputs@plt+0x41384>
   52754:	movw	r1, #20776	; 0x5128
   52758:	movt	r1, #8
   5275c:	mov	r0, r4
   52760:	bl	1aa38 <fputs@plt+0x9650>
   52764:	ldr	r0, [fp, #-48]	; 0xffffffd0
   52768:	bl	14294 <fputs@plt+0x2eac>
   5276c:	str	r6, [r4, #12]
   52770:	ldr	r0, [r4, #68]	; 0x44
   52774:	add	r0, r0, #1
   52778:	str	r0, [r4, #68]	; 0x44
   5277c:	b	52658 <fputs@plt+0x41270>
   52780:	add	r7, r6, r9, lsl #2
   52784:	ldrb	r0, [r7, #5]
   52788:	tst	r0, #1
   5278c:	beq	527a0 <fputs@plt+0x413b8>
   52790:	ldr	r0, [fp, #-84]	; 0xffffffac
   52794:	bl	46e34 <fputs@plt+0x35a4c>
   52798:	cmp	r0, #0
   5279c:	bne	52658 <fputs@plt+0x41270>
   527a0:	ldrb	r0, [r7, #4]
   527a4:	cmp	r0, #36	; 0x24
   527a8:	bhi	529ac <fputs@plt+0x415c4>
   527ac:	add	r1, pc, #4
   527b0:	str	r5, [sp, #68]	; 0x44
   527b4:	ldr	pc, [r1, r0, lsl #2]
   527b8:	andeq	r2, r5, ip, asr #16
   527bc:	ldrdeq	r2, [r5], -r0
   527c0:	andeq	r2, r5, r8, ror #18
   527c4:	andeq	r2, r5, ip, lsr #19
   527c8:	andeq	r2, r5, r0, ror #19
   527cc:	andeq	r2, r5, r4, lsl sl
   527d0:	andeq	r2, r5, ip, lsl #21
   527d4:			; <UNDEFINED> instruction: 0x00052ab4
   527d8:	andeq	r2, r5, ip, lsr fp
   527dc:	andeq	r2, r5, ip, lsr #19
   527e0:			; <UNDEFINED> instruction: 0x00052bb4
   527e4:	andeq	r2, r5, ip, asr ip
   527e8:	ldrdeq	r2, [r5], -r0
   527ec:	andeq	r2, r5, ip, asr #26
   527f0:	andeq	r3, r5, r4, lsr #5
   527f4:	andeq	r3, r5, r8, ror #7
   527f8:	andeq	r3, r5, r0, lsr #9
   527fc:	ldrdeq	r3, [r5], -r8
   52800:	andeq	r3, r5, ip, asr #13
   52804:	andeq	r4, r5, r8, rrx
   52808:	andeq	r4, r5, r0, ror r1
   5280c:	andeq	r2, r5, ip, lsr #19
   52810:	andeq	r4, r5, ip, ror #3
   52814:	andeq	r4, r5, r8, ror r2
   52818:	andeq	r4, r5, r8, asr #5
   5281c:	andeq	r4, r5, ip, ror r3
   52820:	andeq	r4, r5, ip, asr #7
   52824:	andeq	r4, r5, r0, asr #8
   52828:	andeq	r4, r5, ip, asr #8
   5282c:	muleq	r5, r4, r4
   52830:	muleq	r5, ip, r5
   52834:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   52838:	andeq	r4, r5, r0, ror #14
   5283c:	andeq	r4, r5, r8, ror r7
   52840:	andeq	r4, r5, ip, lsl #16
   52844:	andeq	r4, r5, r4, ror r8
   52848:	andeq	r4, r5, r8, asr #17
   5284c:	ldr	r4, [fp, #-72]	; 0xffffffb8
   52850:	mov	r0, r4
   52854:	ldr	r6, [sp, #72]	; 0x48
   52858:	mov	r1, r6
   5285c:	bl	1ad14 <fputs@plt+0x992c>
   52860:	ldr	r5, [r7, #8]
   52864:	ldr	r0, [sp, #84]	; 0x54
   52868:	cmp	r0, #0
   5286c:	beq	5287c <fputs@plt+0x41494>
   52870:	cmp	r8, #12
   52874:	cmpne	r8, #21
   52878:	bne	54cc4 <fputs@plt+0x438dc>
   5287c:	movw	r2, #17880	; 0x45d8
   52880:	movt	r2, #8
   52884:	mov	r0, r4
   52888:	mov	r1, #3
   5288c:	bl	1ac18 <fputs@plt+0x9830>
   52890:	str	r5, [r0, #32]
   52894:	str	r6, [r0, #24]
   52898:	str	r6, [r0, #4]
   5289c:	mov	r0, r4
   528a0:	mov	r1, #1
   528a4:	bl	47988 <fputs@plt+0x365a0>
   528a8:	mvn	r0, #0
   528ac:	str	r0, [sp]
   528b0:	mov	r0, r4
   528b4:	mov	r1, #0
   528b8:	mov	r2, #0
   528bc:	ldr	r3, [fp, #-76]	; 0xffffffb4
   528c0:	bl	47a10 <fputs@plt+0x36628>
   528c4:	mov	r0, r4
   528c8:	bl	76e10 <fputs@plt+0x65a28>
   528cc:	b	52658 <fputs@plt+0x41270>
   528d0:	ldr	r0, [sp, #72]	; 0x48
   528d4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   528d8:	add	r0, r1, r0, lsl #4
   528dc:	ldr	r4, [r0, #4]
   528e0:	ldr	r0, [sp, #84]	; 0x54
   528e4:	cmp	r0, #0
   528e8:	beq	54a38 <fputs@plt+0x43650>
   528ec:	bl	76924 <fputs@plt+0x6553c>
   528f0:	mov	r5, r0
   528f4:	ldr	r0, [sp, #88]	; 0x58
   528f8:	strb	r5, [r0, #72]	; 0x48
   528fc:	mov	r0, r4
   52900:	mov	r1, r5
   52904:	bl	45a10 <fputs@plt+0x34628>
   52908:	sub	r5, r5, #1
   5290c:	cmp	r5, #1
   52910:	bhi	52658 <fputs@plt+0x41270>
   52914:	cmp	r0, #0
   52918:	bne	52658 <fputs@plt+0x41270>
   5291c:	ldr	r6, [fp, #-72]	; 0xffffffb8
   52920:	mov	r0, r6
   52924:	bl	5b7a4 <fputs@plt+0x4a3bc>
   52928:	mov	r4, r0
   5292c:	movw	r2, #17752	; 0x4558
   52930:	movt	r2, #8
   52934:	mov	r0, r6
   52938:	mov	r1, #5
   5293c:	bl	1ac18 <fputs@plt+0x9830>
   52940:	str	r5, [r0, #92]	; 0x5c
   52944:	ldr	r1, [sp, #72]	; 0x48
   52948:	str	r1, [r0, #84]	; 0x54
   5294c:	add	r2, r4, #4
   52950:	str	r2, [r0, #48]	; 0x30
   52954:	str	r1, [r0, #24]
   52958:	str	r1, [r0, #4]
   5295c:	mov	r0, r6
   52960:	bl	1ad14 <fputs@plt+0x992c>
   52964:	b	52658 <fputs@plt+0x41270>
   52968:	ldr	r0, [sp, #84]	; 0x54
   5296c:	cmp	r0, #0
   52970:	beq	54a54 <fputs@plt+0x4366c>
   52974:	ldr	r4, [r7, #8]
   52978:	ldr	r5, [sp, #88]	; 0x58
   5297c:	ldrb	r1, [r5, #67]	; 0x43
   52980:	cmp	r1, #0
   52984:	biceq	r4, r4, #524288	; 0x80000
   52988:	mov	r1, #0
   5298c:	bl	20410 <fputs@plt+0xf028>
   52990:	cmp	r0, #0
   52994:	beq	54c60 <fputs@plt+0x43878>
   52998:	ldr	r0, [r5, #24]
   5299c:	orr	r0, r0, r4
   529a0:	str	r0, [r5, #24]
   529a4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   529a8:	b	54c88 <fputs@plt+0x438a0>
   529ac:	ldr	r0, [sp, #84]	; 0x54
   529b0:	cmp	r0, #0
   529b4:	ldr	r4, [sp, #88]	; 0x58
   529b8:	beq	529cc <fputs@plt+0x415e4>
   529bc:	bl	43ac0 <fputs@plt+0x326d8>
   529c0:	mov	r1, r0
   529c4:	mov	r0, r4
   529c8:	bl	1df88 <fputs@plt+0xcba0>
   529cc:	ldr	r2, [r4, #428]	; 0x1ac
   529d0:	asr	r3, r2, #31
   529d4:	movw	r1, #32402	; 0x7e92
   529d8:	movt	r1, #8
   529dc:	b	54d8c <fputs@plt+0x439a4>
   529e0:	ldr	r0, [sp, #84]	; 0x54
   529e4:	cmp	r0, #0
   529e8:	beq	54a70 <fputs@plt+0x43688>
   529ec:	ldr	r1, [sp, #72]	; 0x48
   529f0:	ldr	r2, [fp, #-80]	; 0xffffffb0
   529f4:	add	r4, r2, r1, lsl #4
   529f8:	bl	43ac0 <fputs@plt+0x326d8>
   529fc:	mov	r1, r0
   52a00:	ldr	r0, [r4, #12]
   52a04:	str	r1, [r0, #80]	; 0x50
   52a08:	ldr	r0, [r4, #4]
   52a0c:	bl	76774 <fputs@plt+0x6538c>
   52a10:	b	52658 <fputs@plt+0x41270>
   52a14:	ldr	r6, [sp, #84]	; 0x54
   52a18:	cmp	r6, #0
   52a1c:	beq	54a94 <fputs@plt+0x436ac>
   52a20:	mov	r0, #1
   52a24:	str	r0, [fp, #-56]	; 0xffffffc8
   52a28:	sub	r1, fp, #56	; 0x38
   52a2c:	mov	r0, r6
   52a30:	bl	43b8c <fputs@plt+0x327a4>
   52a34:	cmp	r0, #0
   52a38:	ldr	r4, [sp, #88]	; 0x58
   52a3c:	beq	52a58 <fputs@plt+0x41670>
   52a40:	ldr	r0, [sp, #72]	; 0x48
   52a44:	ldr	r1, [fp, #-80]	; 0xffffffb0
   52a48:	add	r0, r1, r0, lsl #4
   52a4c:	ldr	r0, [r0, #4]
   52a50:	ldr	r1, [fp, #-56]	; 0xffffffc8
   52a54:	bl	769a8 <fputs@plt+0x655c0>
   52a58:	ldr	r1, [fp, #-56]	; 0xffffffc8
   52a5c:	cmp	r1, #0
   52a60:	movwne	r1, #1
   52a64:	mov	r0, r6
   52a68:	bl	20410 <fputs@plt+0xf028>
   52a6c:	ldr	r1, [r4, #24]
   52a70:	orr	r2, r1, #32
   52a74:	cmp	r0, #0
   52a78:	biceq	r2, r1, #32
   52a7c:	str	r2, [r4, #24]
   52a80:	mov	r0, r4
   52a84:	bl	769cc <fputs@plt+0x655e4>
   52a88:	b	52658 <fputs@plt+0x41270>
   52a8c:	ldr	r0, [sp, #84]	; 0x54
   52a90:	cmp	r0, #0
   52a94:	beq	52658 <fputs@plt+0x41270>
   52a98:	ldr	r0, [sp, #84]	; 0x54
   52a9c:	mov	r1, #0
   52aa0:	bl	20410 <fputs@plt+0xf028>
   52aa4:	mov	r1, r0
   52aa8:	ldr	r0, [sp, #88]	; 0x58
   52aac:	bl	76d24 <fputs@plt+0x6593c>
   52ab0:	b	52658 <fputs@plt+0x41270>
   52ab4:	mov	r0, #2
   52ab8:	ldr	r1, [fp, #-84]	; 0xffffffac
   52abc:	str	r0, [r1, #76]	; 0x4c
   52ac0:	movw	r2, #42356	; 0xa574
   52ac4:	movt	r2, #9
   52ac8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   52acc:	mov	r1, #2
   52ad0:	bl	76bec <fputs@plt+0x65804>
   52ad4:	ldr	r0, [sp, #88]	; 0x58
   52ad8:	ldr	r6, [r0, #372]	; 0x174
   52adc:	cmp	r6, #0
   52ae0:	beq	52658 <fputs@plt+0x41270>
   52ae4:	mov	r4, #0
   52ae8:	movw	r5, #31967	; 0x7cdf
   52aec:	movt	r5, #8
   52af0:	ldr	r7, [fp, #-72]	; 0xffffffb8
   52af4:	ldr	r0, [r6, #8]
   52af8:	ldr	r0, [r0]
   52afc:	str	r0, [sp]
   52b00:	mov	r0, r7
   52b04:	mov	r1, #1
   52b08:	mov	r2, r5
   52b0c:	mov	r3, r4
   52b10:	bl	76c44 <fputs@plt+0x6585c>
   52b14:	mov	r0, r7
   52b18:	mov	r1, #33	; 0x21
   52b1c:	mov	r2, #1
   52b20:	mov	r3, #2
   52b24:	bl	5722c <fputs@plt+0x45e44>
   52b28:	add	r4, r4, #1
   52b2c:	ldr	r6, [r6]
   52b30:	cmp	r6, #0
   52b34:	bne	52af4 <fputs@plt+0x4170c>
   52b38:	b	52658 <fputs@plt+0x41270>
   52b3c:	mov	r4, #1
   52b40:	ldr	r0, [fp, #-84]	; 0xffffffac
   52b44:	str	r4, [r0, #76]	; 0x4c
   52b48:	movw	r1, #32282	; 0x7e1a
   52b4c:	movt	r1, #8
   52b50:	ldr	r5, [fp, #-72]	; 0xffffffb8
   52b54:	mov	r0, r5
   52b58:	bl	76750 <fputs@plt+0x65368>
   52b5c:	mov	r0, #0
   52b60:	bl	136c8 <fputs@plt+0x22e0>
   52b64:	cmp	r0, #0
   52b68:	beq	52ba8 <fputs@plt+0x417c0>
   52b6c:	mov	r2, r0
   52b70:	mov	r0, r5
   52b74:	mov	r1, #1
   52b78:	bl	56c2c <fputs@plt+0x45844>
   52b7c:	mov	r0, r5
   52b80:	mov	r1, #33	; 0x21
   52b84:	mov	r2, #1
   52b88:	mov	r3, #1
   52b8c:	bl	5722c <fputs@plt+0x45e44>
   52b90:	mov	r0, r4
   52b94:	bl	136c8 <fputs@plt+0x22e0>
   52b98:	mov	r2, r0
   52b9c:	add	r4, r4, #1
   52ba0:	cmp	r0, #0
   52ba4:	bne	52b70 <fputs@plt+0x41788>
   52ba8:	mov	r0, r5
   52bac:	bl	76e10 <fputs@plt+0x65a28>
   52bb0:	b	52658 <fputs@plt+0x41270>
   52bb4:	mov	r0, #3
   52bb8:	ldr	r1, [fp, #-84]	; 0xffffffac
   52bbc:	str	r0, [r1, #76]	; 0x4c
   52bc0:	movw	r2, #42344	; 0xa568
   52bc4:	movt	r2, #9
   52bc8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   52bcc:	mov	r1, #3
   52bd0:	bl	76bec <fputs@plt+0x65804>
   52bd4:	ldr	r0, [sp, #88]	; 0x58
   52bd8:	ldr	r0, [r0, #20]
   52bdc:	cmp	r0, #1
   52be0:	blt	52658 <fputs@plt+0x41270>
   52be4:	mov	r4, #0
   52be8:	movw	r5, #32002	; 0x7d02
   52bec:	movt	r5, #8
   52bf0:	ldr	r7, [sp, #88]	; 0x58
   52bf4:	b	52c08 <fputs@plt+0x41820>
   52bf8:	ldr	r0, [r7, #20]
   52bfc:	add	r4, r4, #1
   52c00:	cmp	r4, r0
   52c04:	bge	52658 <fputs@plt+0x41270>
   52c08:	ldr	r1, [r7, #16]
   52c0c:	add	r0, r1, r4, lsl #4
   52c10:	ldr	r0, [r0, #4]
   52c14:	cmp	r0, #0
   52c18:	beq	52bf8 <fputs@plt+0x41810>
   52c1c:	ldr	r6, [r1, r4, lsl #4]
   52c20:	bl	205c0 <fputs@plt+0xf1d8>
   52c24:	str	r6, [sp]
   52c28:	str	r0, [sp, #4]
   52c2c:	ldr	r6, [fp, #-72]	; 0xffffffb8
   52c30:	mov	r0, r6
   52c34:	mov	r1, #1
   52c38:	mov	r2, r5
   52c3c:	mov	r3, r4
   52c40:	bl	76c44 <fputs@plt+0x6585c>
   52c44:	mov	r0, r6
   52c48:	mov	r1, #33	; 0x21
   52c4c:	mov	r2, #1
   52c50:	mov	r3, #3
   52c54:	bl	5722c <fputs@plt+0x45e44>
   52c58:	b	52bf8 <fputs@plt+0x41810>
   52c5c:	ldr	r6, [fp, #-72]	; 0xffffffb8
   52c60:	mov	r0, r6
   52c64:	ldr	r5, [sp, #72]	; 0x48
   52c68:	mov	r1, r5
   52c6c:	bl	1ad14 <fputs@plt+0x992c>
   52c70:	ldr	r0, [sp, #84]	; 0x54
   52c74:	cmp	r0, #0
   52c78:	beq	54ad8 <fputs@plt+0x436f0>
   52c7c:	bl	43ac0 <fputs@plt+0x326d8>
   52c80:	bl	2ee04 <fputs@plt+0x1da1c>
   52c84:	mov	r4, r0
   52c88:	ldr	r0, [fp, #-84]	; 0xffffffac
   52c8c:	mov	r1, #0
   52c90:	mov	r2, r5
   52c94:	bl	5c604 <fputs@plt+0x4b21c>
   52c98:	str	r4, [sp]
   52c9c:	mov	r0, r6
   52ca0:	mov	r1, #52	; 0x34
   52ca4:	mov	r2, r5
   52ca8:	mov	r3, #3
   52cac:	bl	46a3c <fputs@plt+0x35654>
   52cb0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   52cb4:	add	r0, r0, r5, lsl #4
   52cb8:	ldr	r1, [r0, #12]
   52cbc:	str	r4, [r1, #80]	; 0x50
   52cc0:	ldr	r0, [r0, #4]
   52cc4:	mov	r1, r4
   52cc8:	bl	76774 <fputs@plt+0x6538c>
   52ccc:	b	52658 <fputs@plt+0x41270>
   52cd0:	ldr	r0, [sp, #84]	; 0x54
   52cd4:	cmp	r0, #0
   52cd8:	beq	54b24 <fputs@plt+0x4373c>
   52cdc:	ldr	r0, [sp, #88]	; 0x58
   52ce0:	ldr	r0, [r0, #16]
   52ce4:	ldr	r4, [r0, #12]
   52ce8:	ldrh	r0, [r4, #78]	; 0x4e
   52cec:	and	r0, r0, #5
   52cf0:	cmp	r0, #1
   52cf4:	beq	52658 <fputs@plt+0x41270>
   52cf8:	movw	r0, #17800	; 0x4588
   52cfc:	movt	r0, #8
   52d00:	add	r5, r0, #4
   52d04:	movw	r1, #32190	; 0x7dbe
   52d08:	movt	r1, #8
   52d0c:	ldr	r6, [sp, #84]	; 0x54
   52d10:	mov	r0, r6
   52d14:	bl	15bb4 <fputs@plt+0x47cc>
   52d18:	cmp	r0, #0
   52d1c:	beq	54cf8 <fputs@plt+0x43910>
   52d20:	add	r0, r5, #8
   52d24:	ldr	r1, [r5, #4]
   52d28:	cmp	r1, #0
   52d2c:	mov	r5, r0
   52d30:	bne	52d10 <fputs@plt+0x41928>
   52d34:	movw	r1, #32257	; 0x7e01
   52d38:	movt	r1, #8
   52d3c:	ldr	r0, [fp, #-84]	; 0xffffffac
   52d40:	mov	r2, r6
   52d44:	bl	1aa38 <fputs@plt+0x9650>
   52d48:	b	52658 <fputs@plt+0x41270>
   52d4c:	ldr	r7, [fp, #-84]	; 0xffffffac
   52d50:	ldr	r4, [r7, #76]	; 0x4c
   52d54:	add	r0, r4, #6
   52d58:	str	r0, [sp, #76]	; 0x4c
   52d5c:	str	r0, [r7, #76]	; 0x4c
   52d60:	mov	r0, r7
   52d64:	bl	567e0 <fputs@plt+0x453f8>
   52d68:	movw	r2, #42396	; 0xa59c
   52d6c:	movt	r2, #9
   52d70:	str	r0, [sp, #40]	; 0x28
   52d74:	mov	r1, #4
   52d78:	bl	76bec <fputs@plt+0x65804>
   52d7c:	mov	r0, r7
   52d80:	ldr	r9, [sp, #72]	; 0x48
   52d84:	mov	r1, r9
   52d88:	bl	5bce8 <fputs@plt+0x4a900>
   52d8c:	ldr	r0, [sp, #88]	; 0x58
   52d90:	mov	sl, r0
   52d94:	ldr	r0, [r0, #16]
   52d98:	add	r0, r0, r9, lsl #4
   52d9c:	ldr	r0, [r0, #12]
   52da0:	ldr	r1, [r0, #16]
   52da4:	cmp	r1, #0
   52da8:	beq	52658 <fputs@plt+0x41270>
   52dac:	mov	r0, r1
   52db0:	add	r1, r4, #5
   52db4:	str	r1, [sp, #36]	; 0x24
   52db8:	add	r1, r4, #1
   52dbc:	str	r1, [sp, #56]	; 0x38
   52dc0:	add	r1, r4, #3
   52dc4:	str	r1, [sp, #52]	; 0x34
   52dc8:	add	r1, r4, #2
   52dcc:	str	r1, [sp, #48]	; 0x30
   52dd0:	b	52e10 <fputs@plt+0x41a28>
   52dd4:	ldr	r5, [sp, #28]
   52dd8:	add	r3, r5, #1
   52ddc:	mov	r0, r6
   52de0:	mov	r1, #7
   52de4:	mov	r2, #0
   52de8:	bl	5722c <fputs@plt+0x45e44>
   52dec:	mov	r0, r6
   52df0:	mov	r1, r5
   52df4:	bl	568a8 <fputs@plt+0x454c0>
   52df8:	ldr	r8, [sp, #32]
   52dfc:	ldr	r5, [sp, #68]	; 0x44
   52e00:	mov	r7, r4
   52e04:	mov	r0, r8
   52e08:	cmp	r8, #0
   52e0c:	beq	52658 <fputs@plt+0x41270>
   52e10:	ldr	r2, [sp, #84]	; 0x54
   52e14:	cmp	r2, #0
   52e18:	beq	52e40 <fputs@plt+0x41a58>
   52e1c:	mov	r8, #0
   52e20:	mov	r0, r7
   52e24:	mov	r1, #0
   52e28:	mov	r3, r5
   52e2c:	bl	1a930 <fputs@plt+0x9548>
   52e30:	mov	r6, r0
   52e34:	cmp	r6, #0
   52e38:	bne	52e58 <fputs@plt+0x41a70>
   52e3c:	b	52e04 <fputs@plt+0x41a1c>
   52e40:	mov	r1, r0
   52e44:	ldr	r0, [r0]
   52e48:	ldr	r6, [r1, #8]
   52e4c:	mov	r8, r0
   52e50:	cmp	r6, #0
   52e54:	beq	52e04 <fputs@plt+0x41a1c>
   52e58:	ldr	r0, [r6, #16]
   52e5c:	cmp	r0, #0
   52e60:	beq	52e04 <fputs@plt+0x41a1c>
   52e64:	ldr	r0, [r6]
   52e68:	ldr	r2, [r6, #28]
   52e6c:	str	r0, [sp]
   52e70:	mov	r0, r7
   52e74:	mov	r1, r9
   52e78:	mov	r3, #0
   52e7c:	bl	56c5c <fputs@plt+0x45874>
   52e80:	ldrsh	r0, [r6, #34]	; 0x22
   52e84:	ldr	r1, [sp, #76]	; 0x4c
   52e88:	add	r0, r1, r0
   52e8c:	ldr	r1, [r7, #76]	; 0x4c
   52e90:	cmp	r0, r1
   52e94:	strgt	r0, [r7, #76]	; 0x4c
   52e98:	str	r8, [sp, #32]
   52e9c:	mov	r0, #54	; 0x36
   52ea0:	str	r0, [sp]
   52ea4:	mov	r0, r7
   52ea8:	mov	r1, #0
   52eac:	mov	r2, r9
   52eb0:	mov	r3, r6
   52eb4:	bl	56b74 <fputs@plt+0x4578c>
   52eb8:	ldr	r2, [r6]
   52ebc:	ldr	r0, [sp, #40]	; 0x28
   52ec0:	ldr	r1, [sp, #56]	; 0x38
   52ec4:	bl	56c2c <fputs@plt+0x45844>
   52ec8:	str	r6, [sp, #60]	; 0x3c
   52ecc:	ldr	r6, [r6, #16]
   52ed0:	mov	r8, #1
   52ed4:	cmp	r6, #0
   52ed8:	bne	52f18 <fputs@plt+0x41b30>
   52edc:	b	52fa4 <fputs@plt+0x41bbc>
   52ee0:	ldr	r3, [r5, #44]	; 0x2c
   52ee4:	str	r9, [sp]
   52ee8:	ldr	r0, [sp, #40]	; 0x28
   52eec:	mov	r1, #54	; 0x36
   52ef0:	mov	r2, r8
   52ef4:	bl	46a3c <fputs@plt+0x35654>
   52ef8:	mov	r0, r7
   52efc:	mov	r1, r5
   52f00:	bl	56d30 <fputs@plt+0x45948>
   52f04:	ldr	r5, [sp, #68]	; 0x44
   52f08:	add	r8, r8, #1
   52f0c:	ldr	r6, [r6, #4]
   52f10:	cmp	r6, #0
   52f14:	beq	52fa4 <fputs@plt+0x41bbc>
   52f18:	ldr	r1, [r6, #8]
   52f1c:	mov	r0, sl
   52f20:	mov	r2, r5
   52f24:	bl	1f85c <fputs@plt+0xe474>
   52f28:	cmp	r0, #0
   52f2c:	beq	52f08 <fputs@plt+0x41b20>
   52f30:	mov	r4, r0
   52f34:	mov	r5, #0
   52f38:	str	r5, [fp, #-56]	; 0xffffffc8
   52f3c:	ldr	r0, [r0]
   52f40:	ldr	r2, [r4, #28]
   52f44:	str	r0, [sp]
   52f48:	mov	r0, r7
   52f4c:	mov	r1, r9
   52f50:	mov	r3, #0
   52f54:	bl	56c5c <fputs@plt+0x45874>
   52f58:	str	r5, [sp]
   52f5c:	mov	r0, r7
   52f60:	mov	r1, r4
   52f64:	mov	r2, r6
   52f68:	sub	r3, fp, #56	; 0x38
   52f6c:	bl	733c4 <fputs@plt+0x61fdc>
   52f70:	cmp	r0, #0
   52f74:	bne	52658 <fputs@plt+0x41270>
   52f78:	ldr	r5, [fp, #-56]	; 0xffffffc8
   52f7c:	cmp	r5, #0
   52f80:	bne	52ee0 <fputs@plt+0x41af8>
   52f84:	mov	r0, #54	; 0x36
   52f88:	str	r0, [sp]
   52f8c:	mov	r0, r7
   52f90:	mov	r1, r8
   52f94:	mov	r2, r9
   52f98:	mov	r3, r4
   52f9c:	bl	56b74 <fputs@plt+0x4578c>
   52fa0:	b	52f04 <fputs@plt+0x41b1c>
   52fa4:	mov	r4, r7
   52fa8:	ldr	r0, [r7, #72]	; 0x48
   52fac:	cmp	r0, r8
   52fb0:	strlt	r8, [r4, #72]	; 0x48
   52fb4:	ldr	r6, [sp, #40]	; 0x28
   52fb8:	mov	r0, r6
   52fbc:	mov	r1, #108	; 0x6c
   52fc0:	mov	r2, #0
   52fc4:	bl	587b0 <fputs@plt+0x473c8>
   52fc8:	str	r0, [sp, #28]
   52fcc:	ldr	r0, [sp, #60]	; 0x3c
   52fd0:	ldr	r5, [r0, #16]
   52fd4:	cmp	r5, #0
   52fd8:	beq	52dd4 <fputs@plt+0x419ec>
   52fdc:	mov	r0, #1
   52fe0:	str	r0, [sp, #80]	; 0x50
   52fe4:	b	530b8 <fputs@plt+0x41cd0>
   52fe8:	mov	r0, r6
   52fec:	mov	r1, #103	; 0x67
   52ff0:	mov	r2, #0
   52ff4:	bl	5722c <fputs@plt+0x45e44>
   52ff8:	ldr	r0, [sp, #76]	; 0x4c
   52ffc:	str	r0, [sp]
   53000:	mov	r0, r6
   53004:	mov	r1, #70	; 0x46
   53008:	mov	r2, r7
   5300c:	mov	r3, #0
   53010:	bl	46a3c <fputs@plt+0x35654>
   53014:	mov	r0, r6
   53018:	mov	r1, r8
   5301c:	bl	56a9c <fputs@plt+0x456b4>
   53020:	mov	r0, r6
   53024:	bl	5b7a4 <fputs@plt+0x4a3bc>
   53028:	sub	r1, r0, #2
   5302c:	mov	r0, r6
   53030:	bl	568a8 <fputs@plt+0x454c0>
   53034:	ldr	sl, [sp, #88]	; 0x58
   53038:	mov	r0, r6
   5303c:	mov	r1, #103	; 0x67
   53040:	mov	r2, #0
   53044:	ldr	r3, [sp, #48]	; 0x30
   53048:	bl	5722c <fputs@plt+0x45e44>
   5304c:	ldr	r5, [fp, #-72]	; 0xffffffb8
   53050:	ldr	r3, [r5, #8]
   53054:	sub	r0, r7, #1
   53058:	str	r0, [sp]
   5305c:	mov	r0, r6
   53060:	ldr	r1, [sp, #52]	; 0x34
   53064:	movw	r2, #31999	; 0x7cff
   53068:	movt	r2, #8
   5306c:	bl	76c44 <fputs@plt+0x6585c>
   53070:	mov	r0, r6
   53074:	mov	r1, #33	; 0x21
   53078:	ldr	r2, [sp, #56]	; 0x38
   5307c:	mov	r3, #4
   53080:	bl	5722c <fputs@plt+0x45e44>
   53084:	mov	r0, r6
   53088:	mov	r1, r8
   5308c:	bl	58900 <fputs@plt+0x47518>
   53090:	ldr	r1, [fp, #-60]	; 0xffffffc4
   53094:	mov	r0, sl
   53098:	bl	13ddc <fputs@plt+0x29f4>
   5309c:	add	r7, r7, #1
   530a0:	str	r7, [sp, #80]	; 0x50
   530a4:	ldr	r5, [r5, #4]
   530a8:	cmp	r5, #0
   530ac:	ldr	r9, [sp, #72]	; 0x48
   530b0:	ldr	r4, [fp, #-84]	; 0xffffffac
   530b4:	beq	52dd4 <fputs@plt+0x419ec>
   530b8:	ldr	r1, [r5, #8]
   530bc:	mov	r0, sl
   530c0:	ldr	r2, [sp, #68]	; 0x44
   530c4:	bl	1f85c <fputs@plt+0xe474>
   530c8:	mov	r7, r0
   530cc:	mov	r0, #0
   530d0:	str	r0, [fp, #-56]	; 0xffffffc8
   530d4:	str	r0, [fp, #-60]	; 0xffffffc4
   530d8:	cmp	r7, #0
   530dc:	beq	530fc <fputs@plt+0x41d14>
   530e0:	sub	r0, fp, #60	; 0x3c
   530e4:	str	r0, [sp]
   530e8:	mov	r0, r4
   530ec:	mov	r1, r7
   530f0:	mov	r2, r5
   530f4:	sub	r3, fp, #56	; 0x38
   530f8:	bl	733c4 <fputs@plt+0x61fdc>
   530fc:	mov	r0, r6
   53100:	bl	587d4 <fputs@plt+0x473ec>
   53104:	mov	r8, r0
   53108:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5310c:	str	r7, [sp, #64]	; 0x40
   53110:	cmp	r7, #0
   53114:	str	r5, [fp, #-72]	; 0xffffffb8
   53118:	beq	531a0 <fputs@plt+0x41db8>
   5311c:	cmp	r0, #0
   53120:	bne	531a0 <fputs@plt+0x41db8>
   53124:	ldr	r3, [sp, #76]	; 0x4c
   53128:	ldr	r5, [r5, #36]	; 0x24
   5312c:	ldr	r4, [sp, #60]	; 0x3c
   53130:	ldrsh	r0, [r4, #32]
   53134:	cmp	r5, r0
   53138:	ldr	r7, [sp, #80]	; 0x50
   5313c:	beq	52fe8 <fputs@plt+0x41c00>
   53140:	mov	r9, r3
   53144:	str	r3, [sp]
   53148:	mov	r0, r6
   5314c:	mov	r1, #47	; 0x2f
   53150:	mov	r2, #0
   53154:	mov	r3, r5
   53158:	bl	46a3c <fputs@plt+0x35654>
   5315c:	mov	r0, r6
   53160:	mov	r1, r4
   53164:	mov	r2, r5
   53168:	mov	r3, r9
   5316c:	bl	59e9c <fputs@plt+0x48ab4>
   53170:	mov	r0, r6
   53174:	mov	r1, #76	; 0x4c
   53178:	mov	r2, r9
   5317c:	mov	r3, r8
   53180:	bl	5722c <fputs@plt+0x45e44>
   53184:	mov	r0, r6
   53188:	bl	5b7a4 <fputs@plt+0x4a3bc>
   5318c:	add	r3, r0, #3
   53190:	mov	r0, r6
   53194:	mov	r1, #38	; 0x26
   53198:	mov	r2, r9
   5319c:	b	52ff4 <fputs@plt+0x41c0c>
   531a0:	str	r0, [sp, #44]	; 0x2c
   531a4:	ldr	r9, [r5, #20]
   531a8:	cmp	r9, #1
   531ac:	ldr	r4, [sp, #76]	; 0x4c
   531b0:	mov	sl, r6
   531b4:	ldr	r1, [sp, #60]	; 0x3c
   531b8:	str	r8, [fp, #-80]	; 0xffffffb0
   531bc:	blt	5322c <fputs@plt+0x41e44>
   531c0:	add	r6, r5, #36	; 0x24
   531c4:	mov	r7, #0
   531c8:	mov	r8, #0
   531cc:	ldr	r0, [fp, #-60]	; 0xffffffc4
   531d0:	cmp	r0, #0
   531d4:	mov	r2, r6
   531d8:	addne	r2, r0, r7
   531dc:	ldr	r3, [r2]
   531e0:	add	r5, r4, r8
   531e4:	str	r5, [sp]
   531e8:	mov	r0, sl
   531ec:	mov	r9, r1
   531f0:	mov	r2, #0
   531f4:	bl	59cbc <fputs@plt+0x488d4>
   531f8:	mov	r0, sl
   531fc:	mov	r1, #76	; 0x4c
   53200:	mov	r2, r5
   53204:	ldr	r3, [fp, #-80]	; 0xffffffb0
   53208:	bl	5722c <fputs@plt+0x45e44>
   5320c:	mov	r1, r9
   53210:	add	r6, r6, #8
   53214:	add	r7, r7, #4
   53218:	add	r8, r8, #1
   5321c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   53220:	ldr	r9, [r0, #20]
   53224:	cmp	r8, r9
   53228:	blt	531cc <fputs@plt+0x41de4>
   5322c:	ldr	r0, [sp, #64]	; 0x40
   53230:	cmp	r0, #0
   53234:	mov	r6, sl
   53238:	ldr	sl, [sp, #88]	; 0x58
   5323c:	ldr	r7, [sp, #80]	; 0x50
   53240:	ldr	r8, [fp, #-80]	; 0xffffffb0
   53244:	beq	53038 <fputs@plt+0x41c50>
   53248:	mov	r0, sl
   5324c:	ldr	r1, [sp, #44]	; 0x2c
   53250:	bl	70f2c <fputs@plt+0x5fb44>
   53254:	ldr	r1, [fp, #-72]	; 0xffffffb8
   53258:	ldr	r1, [r1, #20]
   5325c:	ldr	r7, [sp, #36]	; 0x24
   53260:	str	r7, [sp]
   53264:	stmib	sp, {r0, r1}
   53268:	mov	r0, r6
   5326c:	mov	r1, #49	; 0x31
   53270:	ldr	r2, [sp, #76]	; 0x4c
   53274:	mov	r3, r9
   53278:	bl	568bc <fputs@plt+0x454d4>
   5327c:	str	r7, [sp]
   53280:	ldr	r7, [sp, #80]	; 0x50
   53284:	mov	r0, #0
   53288:	str	r0, [sp, #4]
   5328c:	mov	r0, r6
   53290:	mov	r1, #69	; 0x45
   53294:	mov	r2, r7
   53298:	mov	r3, r8
   5329c:	bl	1abac <fputs@plt+0x97c4>
   532a0:	b	53038 <fputs@plt+0x41c50>
   532a4:	ldr	r0, [sp, #84]	; 0x54
   532a8:	cmp	r0, #0
   532ac:	beq	52658 <fputs@plt+0x41270>
   532b0:	ldr	r0, [sp, #88]	; 0x58
   532b4:	ldr	r1, [sp, #84]	; 0x54
   532b8:	mov	r2, r5
   532bc:	bl	1f85c <fputs@plt+0xe474>
   532c0:	str	r0, [sp, #80]	; 0x50
   532c4:	cmp	r0, #0
   532c8:	beq	52658 <fputs@plt+0x41270>
   532cc:	ldr	r0, [fp, #-84]	; 0xffffffac
   532d0:	bl	567e0 <fputs@plt+0x453f8>
   532d4:	mov	r8, r0
   532d8:	ldr	r0, [sp, #80]	; 0x50
   532dc:	ldr	r4, [r0, #16]
   532e0:	cmp	r4, #0
   532e4:	beq	52658 <fputs@plt+0x41270>
   532e8:	mov	r1, #8
   532ec:	ldr	r0, [fp, #-84]	; 0xffffffac
   532f0:	str	r1, [r0, #76]	; 0x4c
   532f4:	ldr	r1, [sp, #72]	; 0x48
   532f8:	bl	5bce8 <fputs@plt+0x4a900>
   532fc:	movw	r2, #42364	; 0xa57c
   53300:	movt	r2, #9
   53304:	mov	r0, r8
   53308:	mov	r1, #8
   5330c:	bl	76bec <fputs@plt+0x65804>
   53310:	mov	r9, #0
   53314:	b	53328 <fputs@plt+0x41f40>
   53318:	add	r9, r9, #1
   5331c:	ldr	r4, [r4, #4]
   53320:	cmp	r4, #0
   53324:	beq	52658 <fputs@plt+0x41270>
   53328:	ldr	r0, [r4, #20]
   5332c:	cmp	r0, #1
   53330:	movw	r5, #32026	; 0x7d1a
   53334:	movt	r5, #8
   53338:	blt	53318 <fputs@plt+0x41f30>
   5333c:	mov	sl, #0
   53340:	add	r0, r4, sl, lsl #3
   53344:	ldr	r1, [r0, #36]	; 0x24
   53348:	ldr	r0, [r0, #40]	; 0x28
   5334c:	str	r0, [fp, #-72]	; 0xffffffb8
   53350:	ldr	r0, [sp, #80]	; 0x50
   53354:	ldr	r0, [r0, #4]
   53358:	ldr	r0, [r0, r1, lsl #4]
   5335c:	str	r0, [fp, #-80]	; 0xffffffb0
   53360:	mov	r6, r5
   53364:	ldr	r5, [r4, #8]
   53368:	ldrb	r0, [r4, #26]
   5336c:	bl	76cf8 <fputs@plt+0x65910>
   53370:	mov	r7, r0
   53374:	ldrb	r0, [r4, #25]
   53378:	bl	76cf8 <fputs@plt+0x65910>
   5337c:	str	sl, [sp]
   53380:	str	r5, [sp, #4]
   53384:	mov	r5, r6
   53388:	movw	r1, #32035	; 0x7d23
   5338c:	movt	r1, #8
   53390:	ldr	r2, [fp, #-80]	; 0xffffffb0
   53394:	str	r2, [sp, #8]
   53398:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5339c:	str	r2, [sp, #12]
   533a0:	str	r7, [sp, #16]
   533a4:	str	r0, [sp, #20]
   533a8:	str	r1, [sp, #24]
   533ac:	mov	r0, r8
   533b0:	mov	r1, #1
   533b4:	mov	r2, r6
   533b8:	mov	r3, r9
   533bc:	bl	76c44 <fputs@plt+0x6585c>
   533c0:	mov	r0, r8
   533c4:	mov	r1, #33	; 0x21
   533c8:	mov	r2, #1
   533cc:	mov	r3, #8
   533d0:	bl	5722c <fputs@plt+0x45e44>
   533d4:	add	sl, sl, #1
   533d8:	ldr	r0, [r4, #20]
   533dc:	cmp	sl, r0
   533e0:	blt	53340 <fputs@plt+0x41f58>
   533e4:	b	53318 <fputs@plt+0x41f30>
   533e8:	ldr	r0, [sp, #84]	; 0x54
   533ec:	cmp	r0, #0
   533f0:	beq	53410 <fputs@plt+0x42028>
   533f4:	sub	r1, fp, #56	; 0x38
   533f8:	bl	43b8c <fputs@plt+0x327a4>
   533fc:	cmp	r0, #0
   53400:	beq	53410 <fputs@plt+0x42028>
   53404:	ldr	r0, [fp, #-56]	; 0xffffffc8
   53408:	cmp	r0, #0
   5340c:	bgt	53418 <fputs@plt+0x42030>
   53410:	mvn	r0, #-2147483648	; 0x80000000
   53414:	str	r0, [fp, #-56]	; 0xffffffc8
   53418:	ldr	r0, [fp, #-84]	; 0xffffffac
   5341c:	mov	r1, #0
   53420:	ldr	r4, [sp, #72]	; 0x48
   53424:	mov	r2, r4
   53428:	bl	5c604 <fputs@plt+0x4b21c>
   5342c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   53430:	ldr	r5, [fp, #-72]	; 0xffffffb8
   53434:	mov	r0, r5
   53438:	mov	r1, #22
   5343c:	mov	r3, #1
   53440:	bl	5722c <fputs@plt+0x45e44>
   53444:	mov	r0, r5
   53448:	mov	r1, #146	; 0x92
   5344c:	mov	r2, r4
   53450:	bl	587b0 <fputs@plt+0x473c8>
   53454:	mov	r4, r0
   53458:	mov	r0, r5
   5345c:	mov	r1, #33	; 0x21
   53460:	mov	r2, #1
   53464:	bl	587b0 <fputs@plt+0x473c8>
   53468:	mov	r0, r5
   5346c:	mov	r1, #37	; 0x25
   53470:	mov	r2, #1
   53474:	mvn	r3, #0
   53478:	bl	5722c <fputs@plt+0x45e44>
   5347c:	mov	r0, r5
   53480:	mov	r1, #138	; 0x8a
   53484:	mov	r2, #1
   53488:	mov	r3, r4
   5348c:	bl	5722c <fputs@plt+0x45e44>
   53490:	mov	r0, r5
   53494:	mov	r1, r4
   53498:	bl	568a8 <fputs@plt+0x454c0>
   5349c:	b	52658 <fputs@plt+0x41270>
   534a0:	ldr	r0, [sp, #84]	; 0x54
   534a4:	cmp	r0, #0
   534a8:	beq	52658 <fputs@plt+0x41270>
   534ac:	ldr	r0, [sp, #88]	; 0x58
   534b0:	ldr	r1, [sp, #84]	; 0x54
   534b4:	mov	r2, r5
   534b8:	bl	43aec <fputs@plt+0x32704>
   534bc:	cmp	r0, #0
   534c0:	beq	52658 <fputs@plt+0x41270>
   534c4:	mov	r4, r0
   534c8:	ldr	sl, [r7, #8]
   534cc:	mov	r0, #52	; 0x34
   534d0:	cmp	sl, #0
   534d4:	movweq	r0, #50	; 0x32
   534d8:	add	r0, r4, r0
   534dc:	ldrh	r5, [r0]
   534e0:	mov	r0, #6
   534e4:	movweq	r0, #3
   534e8:	ldr	r6, [fp, #-84]	; 0xffffffac
   534ec:	str	r0, [r6, #76]	; 0x4c
   534f0:	ldr	r8, [r4, #12]
   534f4:	mov	r0, r6
   534f8:	ldr	r1, [sp, #72]	; 0x48
   534fc:	bl	5bce8 <fputs@plt+0x4a900>
   53500:	ldr	r1, [r6, #76]	; 0x4c
   53504:	movw	r2, #42300	; 0xa53c
   53508:	movt	r2, #9
   5350c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   53510:	bl	76bec <fputs@plt+0x65804>
   53514:	cmp	r5, #0
   53518:	beq	52658 <fputs@plt+0x41270>
   5351c:	mov	r9, #0
   53520:	mov	r6, #0
   53524:	ldr	r7, [fp, #-72]	; 0xffffffb8
   53528:	b	53554 <fputs@plt+0x4216c>
   5352c:	ldr	r0, [fp, #-84]	; 0xffffffac
   53530:	ldr	r3, [r0, #76]	; 0x4c
   53534:	mov	r0, r7
   53538:	mov	r1, #33	; 0x21
   5353c:	mov	r2, #1
   53540:	bl	5722c <fputs@plt+0x45e44>
   53544:	add	r9, r9, #2
   53548:	add	r6, r6, #1
   5354c:	cmp	r5, r6
   53550:	beq	52658 <fputs@plt+0x41270>
   53554:	ldr	r0, [r4, #4]
   53558:	add	r0, r0, r9
   5355c:	ldrsh	r0, [r0]
   53560:	cmp	r0, #0
   53564:	mov	r1, #0
   53568:	bmi	53574 <fputs@plt+0x4218c>
   5356c:	ldr	r1, [r8, #4]
   53570:	ldr	r1, [r1, r0, lsl #4]
   53574:	stm	sp, {r0, r1}
   53578:	mov	r0, r7
   5357c:	mov	r1, #1
   53580:	movw	r2, #31966	; 0x7cde
   53584:	movt	r2, #8
   53588:	mov	r3, r6
   5358c:	bl	76c44 <fputs@plt+0x6585c>
   53590:	cmp	sl, #0
   53594:	beq	5352c <fputs@plt+0x42144>
   53598:	ldrh	r0, [r4, #50]	; 0x32
   5359c:	cmp	r6, r0
   535a0:	mov	r0, #0
   535a4:	movwcc	r0, #1
   535a8:	ldr	r1, [r4, #28]
   535ac:	ldr	r2, [r4, #32]
   535b0:	ldrb	r3, [r1, r6]
   535b4:	ldr	r1, [r2, r6, lsl #2]
   535b8:	str	r1, [sp]
   535bc:	str	r0, [sp, #4]
   535c0:	mov	r0, r7
   535c4:	mov	r1, #4
   535c8:	movw	r2, #31998	; 0x7cfe
   535cc:	movt	r2, #8
   535d0:	bl	76c44 <fputs@plt+0x6585c>
   535d4:	b	5352c <fputs@plt+0x42144>
   535d8:	ldr	r0, [sp, #84]	; 0x54
   535dc:	cmp	r0, #0
   535e0:	beq	52658 <fputs@plt+0x41270>
   535e4:	ldr	r0, [sp, #88]	; 0x58
   535e8:	ldr	r1, [sp, #84]	; 0x54
   535ec:	mov	r2, r5
   535f0:	bl	1f85c <fputs@plt+0xe474>
   535f4:	cmp	r0, #0
   535f8:	beq	52658 <fputs@plt+0x41270>
   535fc:	mov	r6, r0
   53600:	ldr	r5, [fp, #-84]	; 0xffffffac
   53604:	mov	r0, r5
   53608:	bl	567e0 <fputs@plt+0x453f8>
   5360c:	mov	r4, r0
   53610:	mov	r0, #5
   53614:	str	r0, [r5, #76]	; 0x4c
   53618:	mov	r0, r5
   5361c:	ldr	r1, [sp, #72]	; 0x48
   53620:	bl	5bce8 <fputs@plt+0x4a900>
   53624:	movw	r2, #42324	; 0xa554
   53628:	movt	r2, #9
   5362c:	mov	r0, r4
   53630:	mov	r1, #5
   53634:	bl	76bec <fputs@plt+0x65804>
   53638:	ldr	r7, [r6, #8]
   5363c:	cmp	r7, #0
   53640:	beq	52658 <fputs@plt+0x41270>
   53644:	mov	r5, #0
   53648:	movw	r8, #17772	; 0x456c
   5364c:	movt	r8, #8
   53650:	movw	r6, #31996	; 0x7cfc
   53654:	movt	r6, #8
   53658:	ldrb	r0, [r7, #55]	; 0x37
   5365c:	ldrb	r1, [r7, #54]	; 0x36
   53660:	ldr	r2, [r7]
   53664:	ldr	r3, [r7, #36]	; 0x24
   53668:	str	r2, [sp]
   5366c:	cmp	r3, #0
   53670:	movwne	r3, #1
   53674:	str	r3, [sp, #12]
   53678:	cmp	r1, #0
   5367c:	movwne	r1, #1
   53680:	str	r1, [sp, #4]
   53684:	and	r0, r0, #3
   53688:	ldr	r0, [r8, r0, lsl #2]
   5368c:	str	r0, [sp, #8]
   53690:	mov	r0, r4
   53694:	mov	r1, #1
   53698:	mov	r2, r6
   5369c:	mov	r3, r5
   536a0:	bl	76c44 <fputs@plt+0x6585c>
   536a4:	mov	r0, r4
   536a8:	mov	r1, #33	; 0x21
   536ac:	mov	r2, #1
   536b0:	mov	r3, #5
   536b4:	bl	5722c <fputs@plt+0x45e44>
   536b8:	add	r5, r5, #1
   536bc:	ldr	r7, [r7, #20]
   536c0:	cmp	r7, #0
   536c4:	bne	53658 <fputs@plt+0x42270>
   536c8:	b	52658 <fputs@plt+0x41270>
   536cc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   536d0:	ldrb	r5, [r0]
   536d4:	ldr	r4, [r4]
   536d8:	mov	r0, #6
   536dc:	ldr	r1, [fp, #-84]	; 0xffffffac
   536e0:	str	r0, [r1, #76]	; 0x4c
   536e4:	movw	r1, #32045	; 0x7d2d
   536e8:	movt	r1, #8
   536ec:	ldr	sl, [fp, #-72]	; 0xffffffb8
   536f0:	mov	r0, sl
   536f4:	bl	76750 <fputs@plt+0x65368>
   536f8:	mov	r0, #100	; 0x64
   536fc:	str	r0, [fp, #-56]	; 0xffffffc8
   53700:	cmp	r4, #0
   53704:	ldr	r0, [sp, #72]	; 0x48
   53708:	mvneq	r0, #0
   5370c:	str	r0, [sp, #72]	; 0x48
   53710:	ldr	r0, [sp, #84]	; 0x54
   53714:	cmp	r0, #0
   53718:	beq	53734 <fputs@plt+0x4234c>
   5371c:	sub	r1, fp, #56	; 0x38
   53720:	bl	43b8c <fputs@plt+0x327a4>
   53724:	ldr	r0, [fp, #-56]	; 0xffffffc8
   53728:	cmp	r0, #0
   5372c:	movle	r0, #100	; 0x64
   53730:	strle	r0, [fp, #-56]	; 0xffffffc8
   53734:	ldr	r2, [fp, #-56]	; 0xffffffc8
   53738:	mov	r7, #1
   5373c:	mov	r0, sl
   53740:	mov	r1, #22
   53744:	mov	r3, #1
   53748:	bl	5722c <fputs@plt+0x45e44>
   5374c:	ldr	r9, [sp, #88]	; 0x58
   53750:	ldr	r0, [r9, #20]
   53754:	cmp	r0, #1
   53758:	blt	54934 <fputs@plt+0x4354c>
   5375c:	orr	r0, r5, #32
   53760:	str	r0, [sp, #52]	; 0x34
   53764:	mov	r0, #0
   53768:	str	r0, [sp, #56]	; 0x38
   5376c:	b	53788 <fputs@plt+0x423a0>
   53770:	ldr	r0, [r9, #20]
   53774:	ldr	r1, [sp, #56]	; 0x38
   53778:	add	r1, r1, #1
   5377c:	str	r1, [sp, #56]	; 0x38
   53780:	cmp	r1, r0
   53784:	bge	54934 <fputs@plt+0x4354c>
   53788:	ldr	r0, [sp, #72]	; 0x48
   5378c:	cmp	r0, #0
   53790:	bmi	537a4 <fputs@plt+0x423bc>
   53794:	ldr	r0, [sp, #72]	; 0x48
   53798:	ldr	r1, [sp, #56]	; 0x38
   5379c:	cmp	r1, r0
   537a0:	bne	53770 <fputs@plt+0x42388>
   537a4:	ldr	r0, [fp, #-84]	; 0xffffffac
   537a8:	ldr	r5, [sp, #56]	; 0x38
   537ac:	mov	r1, r5
   537b0:	bl	5bce8 <fputs@plt+0x4a900>
   537b4:	mov	r0, sl
   537b8:	mov	r1, #138	; 0x8a
   537bc:	mov	r2, #1
   537c0:	bl	587b0 <fputs@plt+0x473c8>
   537c4:	mov	r4, r0
   537c8:	mov	r6, #0
   537cc:	mov	r0, sl
   537d0:	mov	r1, #21
   537d4:	mov	r2, #0
   537d8:	mov	r3, #0
   537dc:	bl	5722c <fputs@plt+0x45e44>
   537e0:	mov	r0, sl
   537e4:	mov	r1, r4
   537e8:	bl	568a8 <fputs@plt+0x454c0>
   537ec:	ldr	r0, [r9, #16]
   537f0:	add	r0, r0, r5, lsl #4
   537f4:	ldr	r8, [r0, #12]
   537f8:	ldr	r0, [r8, #16]
   537fc:	cmp	r0, #0
   53800:	mov	r4, #0
   53804:	beq	53868 <fputs@plt+0x42480>
   53808:	mov	r4, #0
   5380c:	mov	r6, #0
   53810:	b	53830 <fputs@plt+0x42448>
   53814:	add	r6, r6, r2
   53818:	mov	r1, #0
   5381c:	cmp	r1, r4
   53820:	movgt	r4, r1
   53824:	ldr	r0, [r0]
   53828:	cmp	r0, #0
   5382c:	beq	53868 <fputs@plt+0x42480>
   53830:	ldr	r1, [r0, #8]
   53834:	ldrb	r2, [r1, #42]	; 0x2a
   53838:	bic	r2, r7, r2, lsr #5
   5383c:	ldr	r3, [r1, #8]
   53840:	cmp	r3, #0
   53844:	beq	53814 <fputs@plt+0x4242c>
   53848:	mov	r1, #0
   5384c:	add	r1, r1, #1
   53850:	ldr	r3, [r3, #20]
   53854:	cmp	r3, #0
   53858:	bne	5384c <fputs@plt+0x42464>
   5385c:	add	r2, r6, r2
   53860:	add	r6, r2, r1
   53864:	b	5381c <fputs@plt+0x42434>
   53868:	mov	r0, #4
   5386c:	add	r2, r0, r6, lsl #2
   53870:	mov	r0, r9
   53874:	mov	r3, #0
   53878:	bl	20bb8 <fputs@plt+0xf7d0>
   5387c:	cmp	r0, #0
   53880:	beq	54934 <fputs@plt+0x4354c>
   53884:	ldr	r1, [r8, #16]
   53888:	mov	r3, #0
   5388c:	cmp	r1, #0
   53890:	bne	538a4 <fputs@plt+0x424bc>
   53894:	b	538e8 <fputs@plt+0x42500>
   53898:	ldr	r1, [r1]
   5389c:	cmp	r1, #0
   538a0:	beq	538e8 <fputs@plt+0x42500>
   538a4:	ldr	r2, [r1, #8]
   538a8:	ldrb	r7, [r2, #42]	; 0x2a
   538ac:	tst	r7, #32
   538b0:	bne	538c0 <fputs@plt+0x424d8>
   538b4:	ldr	r7, [r2, #28]
   538b8:	str	r7, [r0, r3, lsl #2]
   538bc:	add	r3, r3, #1
   538c0:	ldr	r2, [r2, #8]
   538c4:	cmp	r2, #0
   538c8:	beq	53898 <fputs@plt+0x424b0>
   538cc:	ldr	r7, [r2, #44]	; 0x2c
   538d0:	str	r7, [r0, r3, lsl #2]
   538d4:	add	r3, r3, #1
   538d8:	ldr	r2, [r2, #20]
   538dc:	cmp	r2, #0
   538e0:	bne	538cc <fputs@plt+0x424e4>
   538e4:	b	53898 <fputs@plt+0x424b0>
   538e8:	mov	r6, #0
   538ec:	str	r6, [r0, r3, lsl #2]
   538f0:	ldr	r7, [fp, #-84]	; 0xffffffac
   538f4:	ldr	r1, [r7, #76]	; 0x4c
   538f8:	add	r2, r4, #8
   538fc:	cmp	r1, r2
   53900:	movgt	r2, r1
   53904:	str	r2, [r7, #76]	; 0x4c
   53908:	mov	r7, #1
   5390c:	str	r7, [sp]
   53910:	str	r0, [sp, #4]
   53914:	mvn	r0, #14
   53918:	str	r0, [sp, #8]
   5391c:	mov	r0, sl
   53920:	mov	r1, #128	; 0x80
   53924:	mov	r2, #2
   53928:	bl	568bc <fputs@plt+0x454d4>
   5392c:	ldr	r5, [sp, #56]	; 0x38
   53930:	uxtb	r1, r5
   53934:	mov	r0, sl
   53938:	bl	1abf0 <fputs@plt+0x9808>
   5393c:	mov	r0, sl
   53940:	mov	r1, #76	; 0x4c
   53944:	mov	r2, #2
   53948:	bl	587b0 <fputs@plt+0x473c8>
   5394c:	mov	r4, r0
   53950:	ldr	r0, [r9, #16]
   53954:	ldr	r2, [r0, r5, lsl #4]
   53958:	mov	r0, r9
   5395c:	movw	r1, #32061	; 0x7d3d
   53960:	movt	r1, #8
   53964:	bl	1aabc <fputs@plt+0x96d4>
   53968:	str	r6, [sp]
   5396c:	str	r0, [sp, #4]
   53970:	mvn	r0, #0
   53974:	str	r0, [sp, #8]
   53978:	mov	r0, sl
   5397c:	mov	r1, #97	; 0x61
   53980:	mov	r2, #0
   53984:	mov	r3, #3
   53988:	bl	568bc <fputs@plt+0x454d4>
   5398c:	str	r7, [sp]
   53990:	mov	r0, sl
   53994:	mov	r1, #29
   53998:	mov	r2, #2
   5399c:	mov	r3, #4
   539a0:	bl	46a3c <fputs@plt+0x35654>
   539a4:	mov	r0, #2
   539a8:	str	r0, [sp]
   539ac:	mov	r0, sl
   539b0:	mov	r1, #94	; 0x5e
   539b4:	mov	r2, #4
   539b8:	mov	r3, #3
   539bc:	bl	46a3c <fputs@plt+0x35654>
   539c0:	mov	r0, sl
   539c4:	mov	r1, #33	; 0x21
   539c8:	mov	r2, #2
   539cc:	mov	r3, #1
   539d0:	bl	5722c <fputs@plt+0x45e44>
   539d4:	mov	r0, sl
   539d8:	mov	r1, r4
   539dc:	bl	568a8 <fputs@plt+0x454c0>
   539e0:	ldr	r0, [sp, #52]	; 0x34
   539e4:	uxtb	r0, r0
   539e8:	str	r0, [sp, #60]	; 0x3c
   539ec:	cmp	r0, #113	; 0x71
   539f0:	beq	53770 <fputs@plt+0x42388>
   539f4:	ldr	r0, [r8, #16]
   539f8:	cmp	r0, #0
   539fc:	beq	53770 <fputs@plt+0x42388>
   53a00:	str	r0, [sp, #68]	; 0x44
   53a04:	ldr	r8, [r0, #8]
   53a08:	ldr	r0, [r8, #8]
   53a0c:	cmp	r0, #0
   53a10:	beq	54048 <fputs@plt+0x42c60>
   53a14:	ldrb	r0, [r8, #42]	; 0x2a
   53a18:	mov	r1, #0
   53a1c:	str	r1, [fp, #-80]	; 0xffffffb0
   53a20:	tst	r0, #32
   53a24:	beq	53a34 <fputs@plt+0x4264c>
   53a28:	mov	r0, r8
   53a2c:	bl	43f94 <fputs@plt+0x32bac>
   53a30:	str	r0, [fp, #-80]	; 0xffffffb0
   53a34:	mov	r0, sl
   53a38:	mov	r1, #138	; 0x8a
   53a3c:	mov	r2, #1
   53a40:	bl	587b0 <fputs@plt+0x473c8>
   53a44:	mov	r4, r0
   53a48:	mov	r0, sl
   53a4c:	mov	r1, #21
   53a50:	mov	r2, #0
   53a54:	mov	r3, #0
   53a58:	bl	5722c <fputs@plt+0x45e44>
   53a5c:	mov	r0, sl
   53a60:	mov	r1, r4
   53a64:	bl	568a8 <fputs@plt+0x454c0>
   53a68:	ldr	r4, [fp, #-84]	; 0xffffffac
   53a6c:	mov	r0, r4
   53a70:	bl	659e0 <fputs@plt+0x545f8>
   53a74:	str	r7, [sp]
   53a78:	mov	r0, #0
   53a7c:	str	r0, [sp, #4]
   53a80:	sub	r0, fp, #60	; 0x3c
   53a84:	str	r0, [sp, #8]
   53a88:	sub	r0, fp, #64	; 0x40
   53a8c:	str	r0, [sp, #12]
   53a90:	mov	r0, r4
   53a94:	mov	r1, r8
   53a98:	mov	r2, #54	; 0x36
   53a9c:	mov	r3, #0
   53aa0:	bl	71cb8 <fputs@plt+0x608d0>
   53aa4:	mov	r0, sl
   53aa8:	mov	r1, #22
   53aac:	mov	r2, #0
   53ab0:	mov	r3, #7
   53ab4:	bl	5722c <fputs@plt+0x45e44>
   53ab8:	ldr	r5, [r8, #8]
   53abc:	cmp	r5, #0
   53ac0:	beq	53aec <fputs@plt+0x42704>
   53ac4:	mov	r4, #8
   53ac8:	mov	r0, sl
   53acc:	mov	r1, #22
   53ad0:	mov	r2, #0
   53ad4:	mov	r3, r4
   53ad8:	bl	5722c <fputs@plt+0x45e44>
   53adc:	add	r4, r4, #1
   53ae0:	ldr	r5, [r5, #20]
   53ae4:	cmp	r5, #0
   53ae8:	bne	53ac8 <fputs@plt+0x426e0>
   53aec:	ldr	r2, [fp, #-60]	; 0xffffffc4
   53af0:	mov	r0, sl
   53af4:	mov	r1, #108	; 0x6c
   53af8:	mov	r3, #0
   53afc:	bl	5722c <fputs@plt+0x45e44>
   53b00:	mov	r0, sl
   53b04:	mov	r1, #37	; 0x25
   53b08:	mov	r2, #7
   53b0c:	mov	r3, #1
   53b10:	bl	5722c <fputs@plt+0x45e44>
   53b14:	str	r0, [sp, #64]	; 0x40
   53b18:	ldrsh	r0, [r8, #34]	; 0x22
   53b1c:	cmp	r0, #1
   53b20:	mvn	r7, #0
   53b24:	blt	53c3c <fputs@plt+0x42854>
   53b28:	mov	r4, #0
   53b2c:	b	53b40 <fputs@plt+0x42758>
   53b30:	ldrsh	r0, [r8, #34]	; 0x22
   53b34:	add	r4, r4, #1
   53b38:	cmp	r4, r0
   53b3c:	bge	53c3c <fputs@plt+0x42854>
   53b40:	ldrsh	r0, [r8, #32]
   53b44:	cmp	r4, r0
   53b48:	beq	53b30 <fputs@plt+0x42748>
   53b4c:	ldr	r0, [r8, #4]
   53b50:	add	r0, r0, r4, lsl #4
   53b54:	ldrb	r0, [r0, #12]
   53b58:	cmp	r0, #0
   53b5c:	beq	53b30 <fputs@plt+0x42748>
   53b60:	ldr	r2, [fp, #-60]	; 0xffffffc4
   53b64:	mov	r0, #3
   53b68:	str	r0, [sp]
   53b6c:	mov	r0, sl
   53b70:	mov	r1, r8
   53b74:	mov	r3, r4
   53b78:	bl	59cbc <fputs@plt+0x488d4>
   53b7c:	mov	r0, sl
   53b80:	mov	r1, #128	; 0x80
   53b84:	bl	1abf0 <fputs@plt+0x9808>
   53b88:	mov	r0, sl
   53b8c:	mov	r1, #77	; 0x4d
   53b90:	mov	r2, #3
   53b94:	bl	587b0 <fputs@plt+0x473c8>
   53b98:	mov	r6, r0
   53b9c:	mov	r0, sl
   53ba0:	mov	r1, #37	; 0x25
   53ba4:	mov	r2, #1
   53ba8:	mvn	r3, #0
   53bac:	bl	5722c <fputs@plt+0x45e44>
   53bb0:	ldr	r2, [r8]
   53bb4:	ldr	r0, [r8, #4]
   53bb8:	ldr	r3, [r0, r4, lsl #4]
   53bbc:	mov	r0, r9
   53bc0:	movw	r1, #32085	; 0x7d55
   53bc4:	movt	r1, #8
   53bc8:	bl	1aabc <fputs@plt+0x96d4>
   53bcc:	mov	r1, #0
   53bd0:	str	r1, [sp]
   53bd4:	stmib	sp, {r0, r7}
   53bd8:	mov	r0, sl
   53bdc:	mov	r1, #97	; 0x61
   53be0:	mov	r2, #0
   53be4:	mov	r3, #3
   53be8:	bl	568bc <fputs@plt+0x454d4>
   53bec:	mov	r0, sl
   53bf0:	mov	r1, #33	; 0x21
   53bf4:	mov	r2, #3
   53bf8:	mov	r3, #1
   53bfc:	bl	5722c <fputs@plt+0x45e44>
   53c00:	mov	r0, sl
   53c04:	mov	r1, #138	; 0x8a
   53c08:	mov	r2, #1
   53c0c:	bl	587b0 <fputs@plt+0x473c8>
   53c10:	mov	r5, r0
   53c14:	mov	r0, sl
   53c18:	mov	r1, #21
   53c1c:	bl	56880 <fputs@plt+0x45498>
   53c20:	mov	r0, sl
   53c24:	mov	r1, r6
   53c28:	bl	568a8 <fputs@plt+0x454c0>
   53c2c:	mov	r0, sl
   53c30:	mov	r1, r5
   53c34:	bl	568a8 <fputs@plt+0x454c0>
   53c38:	b	53b30 <fputs@plt+0x42748>
   53c3c:	ldr	r4, [r8, #8]
   53c40:	cmp	r4, #0
   53c44:	beq	53f04 <fputs@plt+0x42b1c>
   53c48:	mov	r5, #0
   53c4c:	mvn	r9, #0
   53c50:	mov	sl, #0
   53c54:	b	53d20 <fputs@plt+0x42938>
   53c58:	ldr	r0, [fp, #-64]	; 0xffffffc0
   53c5c:	add	r2, r0, sl
   53c60:	ldr	r7, [fp, #-72]	; 0xffffffb8
   53c64:	mov	r0, r7
   53c68:	mov	r1, #7
   53c6c:	bl	587b0 <fputs@plt+0x473c8>
   53c70:	mov	r5, r0
   53c74:	mov	r0, r7
   53c78:	mov	r1, r6
   53c7c:	bl	56a9c <fputs@plt+0x456b4>
   53c80:	mov	r0, r7
   53c84:	mov	r1, r5
   53c88:	bl	568a8 <fputs@plt+0x454c0>
   53c8c:	ldrh	r0, [r4, #50]	; 0x32
   53c90:	ldr	r1, [fp, #-64]	; 0xffffffc0
   53c94:	str	r9, [sp]
   53c98:	str	r0, [sp, #4]
   53c9c:	add	r2, r1, sl
   53ca0:	mov	r0, r7
   53ca4:	mov	r1, #115	; 0x73
   53ca8:	mov	r3, r6
   53cac:	bl	1abac <fputs@plt+0x97c4>
   53cb0:	mov	r0, r7
   53cb4:	mov	r1, #37	; 0x25
   53cb8:	mov	r2, #1
   53cbc:	mvn	r3, #0
   53cc0:	bl	5722c <fputs@plt+0x45e44>
   53cc4:	mov	r0, r7
   53cc8:	mov	r1, #3
   53ccc:	movw	r2, #32131	; 0x7d83
   53cd0:	movt	r2, #8
   53cd4:	bl	56c2c <fputs@plt+0x45844>
   53cd8:	mov	r0, r7
   53cdc:	ldr	r1, [sp, #80]	; 0x50
   53ce0:	bl	56a9c <fputs@plt+0x456b4>
   53ce4:	mov	r0, r7
   53ce8:	mov	r1, r6
   53cec:	bl	58900 <fputs@plt+0x47518>
   53cf0:	ldr	r5, [sp, #76]	; 0x4c
   53cf4:	mov	r0, r7
   53cf8:	mov	r1, r5
   53cfc:	bl	568a8 <fputs@plt+0x454c0>
   53d00:	ldr	r1, [fp, #-68]	; 0xffffffbc
   53d04:	ldr	r0, [fp, #-84]	; 0xffffffac
   53d08:	bl	62420 <fputs@plt+0x51038>
   53d0c:	mov	r5, r4
   53d10:	add	sl, sl, #1
   53d14:	ldr	r4, [r4, #20]
   53d18:	cmp	r4, #0
   53d1c:	beq	53f04 <fputs@plt+0x42b1c>
   53d20:	ldr	r7, [fp, #-72]	; 0xffffffb8
   53d24:	mov	r0, r7
   53d28:	bl	587d4 <fputs@plt+0x473ec>
   53d2c:	mov	r6, r0
   53d30:	ldr	r0, [fp, #-80]	; 0xffffffb0
   53d34:	cmp	r0, r4
   53d38:	beq	53d10 <fputs@plt+0x42928>
   53d3c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   53d40:	mov	r0, #0
   53d44:	str	r0, [sp]
   53d48:	sub	r0, fp, #68	; 0x44
   53d4c:	stmib	sp, {r0, r5, r9}
   53d50:	ldr	r0, [fp, #-84]	; 0xffffffac
   53d54:	mov	r1, r4
   53d58:	mov	r3, #0
   53d5c:	bl	62274 <fputs@plt+0x50e8c>
   53d60:	mov	r9, r0
   53d64:	add	r2, sl, #8
   53d68:	mov	r0, r7
   53d6c:	mov	r1, #37	; 0x25
   53d70:	mov	r3, #1
   53d74:	bl	5722c <fputs@plt+0x45e44>
   53d78:	ldrh	r0, [r4, #52]	; 0x34
   53d7c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   53d80:	str	r9, [sp]
   53d84:	str	r0, [sp, #4]
   53d88:	add	r2, r1, sl
   53d8c:	mov	r0, r7
   53d90:	mov	r1, #69	; 0x45
   53d94:	mov	r3, r6
   53d98:	bl	1abac <fputs@plt+0x97c4>
   53d9c:	mov	r6, r0
   53da0:	mov	r0, r7
   53da4:	mov	r1, #37	; 0x25
   53da8:	mov	r2, #1
   53dac:	mvn	r3, #0
   53db0:	bl	5722c <fputs@plt+0x45e44>
   53db4:	mov	r0, r7
   53db8:	mov	r1, #3
   53dbc:	movw	r2, #32105	; 0x7d69
   53dc0:	movt	r2, #8
   53dc4:	bl	56c2c <fputs@plt+0x45844>
   53dc8:	mov	r5, #3
   53dcc:	str	r5, [sp]
   53dd0:	mov	r0, r7
   53dd4:	mov	r1, #94	; 0x5e
   53dd8:	mov	r2, #7
   53ddc:	mov	r3, #3
   53de0:	bl	46a3c <fputs@plt+0x35654>
   53de4:	mov	r0, r7
   53de8:	mov	r1, #4
   53dec:	movw	r2, #32110	; 0x7d6e
   53df0:	movt	r2, #8
   53df4:	bl	56c2c <fputs@plt+0x45844>
   53df8:	str	r5, [sp]
   53dfc:	mov	r0, r7
   53e00:	mov	r1, #94	; 0x5e
   53e04:	mov	r2, #4
   53e08:	mov	r3, #3
   53e0c:	bl	46a3c <fputs@plt+0x35654>
   53e10:	ldr	r2, [r4]
   53e14:	mov	r0, r7
   53e18:	mov	r1, #4
   53e1c:	bl	56c2c <fputs@plt+0x45844>
   53e20:	str	r0, [sp, #80]	; 0x50
   53e24:	str	r5, [sp]
   53e28:	mov	r0, r7
   53e2c:	mov	r1, #94	; 0x5e
   53e30:	mov	r2, #4
   53e34:	mov	r3, #3
   53e38:	bl	46a3c <fputs@plt+0x35654>
   53e3c:	mov	r0, r7
   53e40:	mov	r1, #33	; 0x21
   53e44:	mov	r2, #3
   53e48:	mov	r3, #1
   53e4c:	bl	5722c <fputs@plt+0x45e44>
   53e50:	mov	r0, r7
   53e54:	mov	r1, #138	; 0x8a
   53e58:	mov	r2, #1
   53e5c:	bl	587b0 <fputs@plt+0x473c8>
   53e60:	mov	r5, r0
   53e64:	mov	r0, r7
   53e68:	mov	r1, #21
   53e6c:	bl	56880 <fputs@plt+0x45498>
   53e70:	mov	r0, r7
   53e74:	mov	r1, r6
   53e78:	bl	568a8 <fputs@plt+0x454c0>
   53e7c:	ldrb	r0, [r4, #54]	; 0x36
   53e80:	cmp	r0, #0
   53e84:	beq	53cf4 <fputs@plt+0x4290c>
   53e88:	str	r5, [sp, #76]	; 0x4c
   53e8c:	mov	r0, r7
   53e90:	bl	587d4 <fputs@plt+0x473ec>
   53e94:	mov	r6, r0
   53e98:	ldrh	r0, [r4, #50]	; 0x32
   53e9c:	cmp	r0, #0
   53ea0:	beq	53c58 <fputs@plt+0x42870>
   53ea4:	mov	r5, #0
   53ea8:	mov	r7, #0
   53eac:	b	53ed8 <fputs@plt+0x42af0>
   53eb0:	add	r2, r9, r7
   53eb4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   53eb8:	mov	r1, #76	; 0x4c
   53ebc:	mov	r3, r6
   53ec0:	bl	5722c <fputs@plt+0x45e44>
   53ec4:	add	r5, r5, #2
   53ec8:	add	r7, r7, #1
   53ecc:	ldrh	r0, [r4, #50]	; 0x32
   53ed0:	cmp	r7, r0
   53ed4:	bcs	53c58 <fputs@plt+0x42870>
   53ed8:	ldr	r0, [r4, #4]
   53edc:	add	r0, r0, r5
   53ee0:	ldrsh	r0, [r0]
   53ee4:	cmp	r0, #0
   53ee8:	bmi	53eb0 <fputs@plt+0x42ac8>
   53eec:	ldr	r1, [r8, #4]
   53ef0:	add	r0, r1, r0, lsl #4
   53ef4:	ldrb	r0, [r0, #12]
   53ef8:	cmp	r0, #0
   53efc:	bne	53ec4 <fputs@plt+0x42adc>
   53f00:	b	53eb0 <fputs@plt+0x42ac8>
   53f04:	ldr	r2, [fp, #-60]	; 0xffffffc4
   53f08:	ldr	sl, [fp, #-72]	; 0xffffffb8
   53f0c:	mov	r0, sl
   53f10:	mov	r1, #7
   53f14:	ldr	r4, [sp, #64]	; 0x40
   53f18:	mov	r3, r4
   53f1c:	bl	5722c <fputs@plt+0x45e44>
   53f20:	sub	r1, r4, #1
   53f24:	mov	r0, sl
   53f28:	bl	568a8 <fputs@plt+0x454c0>
   53f2c:	mov	r0, sl
   53f30:	mov	r1, #2
   53f34:	movw	r2, #32158	; 0x7d9e
   53f38:	movt	r2, #8
   53f3c:	bl	56c2c <fputs@plt+0x45844>
   53f40:	ldr	r6, [r8, #8]
   53f44:	cmp	r6, #0
   53f48:	ldr	r9, [sp, #88]	; 0x58
   53f4c:	mov	r7, #1
   53f50:	beq	54048 <fputs@plt+0x42c60>
   53f54:	mov	r4, #8
   53f58:	b	53f6c <fputs@plt+0x42b84>
   53f5c:	add	r4, r4, #1
   53f60:	ldr	r6, [r6, #20]
   53f64:	cmp	r6, #0
   53f68:	beq	54048 <fputs@plt+0x42c60>
   53f6c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   53f70:	cmp	r0, r6
   53f74:	beq	53f5c <fputs@plt+0x42b74>
   53f78:	mov	r0, sl
   53f7c:	bl	5b7a4 <fputs@plt+0x4a3bc>
   53f80:	mov	r5, r0
   53f84:	add	r3, r0, #2
   53f88:	mov	r0, sl
   53f8c:	mov	r1, #138	; 0x8a
   53f90:	mov	r2, #1
   53f94:	bl	5722c <fputs@plt+0x45e44>
   53f98:	mov	r0, sl
   53f9c:	mov	r1, #21
   53fa0:	mov	r2, #0
   53fa4:	mov	r3, #0
   53fa8:	bl	5722c <fputs@plt+0x45e44>
   53fac:	ldr	r0, [fp, #-64]	; 0xffffffc0
   53fb0:	add	r0, r4, r0
   53fb4:	sub	r2, r0, #8
   53fb8:	mov	r0, sl
   53fbc:	mov	r1, #50	; 0x32
   53fc0:	mov	r3, #3
   53fc4:	bl	5722c <fputs@plt+0x45e44>
   53fc8:	mov	r0, #3
   53fcc:	str	r0, [sp]
   53fd0:	add	r3, r5, #8
   53fd4:	mov	r0, sl
   53fd8:	mov	r1, #79	; 0x4f
   53fdc:	mov	r2, r4
   53fe0:	bl	46a3c <fputs@plt+0x35654>
   53fe4:	mov	r0, sl
   53fe8:	mov	r1, #144	; 0x90
   53fec:	bl	1abf0 <fputs@plt+0x9808>
   53ff0:	mov	r0, sl
   53ff4:	mov	r1, #37	; 0x25
   53ff8:	mov	r2, #1
   53ffc:	mvn	r3, #0
   54000:	bl	5722c <fputs@plt+0x45e44>
   54004:	ldr	r2, [r6]
   54008:	mov	r0, sl
   5400c:	mov	r1, #3
   54010:	bl	56c2c <fputs@plt+0x45844>
   54014:	mov	r0, #7
   54018:	str	r0, [sp]
   5401c:	mov	r0, sl
   54020:	mov	r1, #94	; 0x5e
   54024:	mov	r2, #3
   54028:	mov	r3, #2
   5402c:	bl	46a3c <fputs@plt+0x35654>
   54030:	mov	r0, sl
   54034:	mov	r1, #33	; 0x21
   54038:	mov	r2, #7
   5403c:	mov	r3, #1
   54040:	bl	5722c <fputs@plt+0x45e44>
   54044:	b	53f5c <fputs@plt+0x42b74>
   54048:	ldr	r0, [sp, #60]	; 0x3c
   5404c:	cmp	r0, #113	; 0x71
   54050:	ldr	r0, [sp, #68]	; 0x44
   54054:	beq	53770 <fputs@plt+0x42388>
   54058:	ldr	r0, [r0]
   5405c:	cmp	r0, #0
   54060:	bne	53a00 <fputs@plt+0x42618>
   54064:	b	53770 <fputs@plt+0x42388>
   54068:	movw	r1, #31706	; 0x7bda
   5406c:	movt	r1, #8
   54070:	ldr	r9, [fp, #-72]	; 0xffffffb8
   54074:	mov	r0, r9
   54078:	bl	76750 <fputs@plt+0x65368>
   5407c:	ldr	r7, [sp, #84]	; 0x54
   54080:	cmp	r7, #0
   54084:	beq	540d8 <fputs@plt+0x42cf0>
   54088:	mov	r0, r7
   5408c:	bl	13690 <fputs@plt+0x22a8>
   54090:	mov	r6, r0
   54094:	mov	r5, #0
   54098:	mov	r0, #0
   5409c:	bl	3c15c <fputs@plt+0x2ad74>
   540a0:	cmp	r0, #0
   540a4:	beq	540d8 <fputs@plt+0x42cf0>
   540a8:	mov	r1, r0
   540ac:	mov	r0, r7
   540b0:	mov	r2, r6
   540b4:	bl	135f0 <fputs@plt+0x2208>
   540b8:	cmp	r0, #0
   540bc:	beq	540f4 <fputs@plt+0x42d0c>
   540c0:	add	r5, r5, #1
   540c4:	mov	r0, r5
   540c8:	bl	3c15c <fputs@plt+0x2ad74>
   540cc:	mov	r1, r0
   540d0:	cmp	r0, #0
   540d4:	bne	540ac <fputs@plt+0x42cc4>
   540d8:	ldr	r0, [r4, #4]
   540dc:	mvn	r5, #0
   540e0:	cmp	r0, #0
   540e4:	moveq	r0, #1
   540e8:	streq	r0, [r4, #4]
   540ec:	moveq	r0, #0
   540f0:	streq	r0, [sp, #72]	; 0x48
   540f4:	ldr	r7, [sp, #88]	; 0x58
   540f8:	ldr	r6, [r7, #20]
   540fc:	cmp	r6, #1
   54100:	blt	54974 <fputs@plt+0x4358c>
   54104:	ldr	r0, [sp, #72]	; 0x48
   54108:	add	r8, r0, #1
   5410c:	b	5413c <fputs@plt+0x42d54>
   54110:	mov	r0, r9
   54114:	mov	r1, r6
   54118:	bl	1ad14 <fputs@plt+0x992c>
   5411c:	str	r5, [sp]
   54120:	mov	r0, r9
   54124:	mov	r1, #9
   54128:	mov	r2, r6
   5412c:	mov	r3, #1
   54130:	bl	46a3c <fputs@plt+0x35654>
   54134:	cmp	r6, #0
   54138:	ble	54974 <fputs@plt+0x4358c>
   5413c:	mov	r0, r6
   54140:	ldr	r1, [r7, #16]
   54144:	add	r1, r1, r6, lsl #4
   54148:	ldr	r1, [r1, #-12]
   5414c:	sub	r6, r6, #1
   54150:	cmp	r1, #0
   54154:	beq	54134 <fputs@plt+0x42d4c>
   54158:	cmp	r8, r0
   5415c:	beq	54110 <fputs@plt+0x42d28>
   54160:	ldr	r0, [r4, #4]
   54164:	cmp	r0, #0
   54168:	bne	54134 <fputs@plt+0x42d4c>
   5416c:	b	54110 <fputs@plt+0x42d28>
   54170:	ldr	r0, [sp, #72]	; 0x48
   54174:	ldr	r1, [fp, #-80]	; 0xffffffb0
   54178:	add	r0, r1, r0, lsl #4
   5417c:	ldr	r0, [r0, #4]
   54180:	bl	13b28 <fputs@plt+0x2740>
   54184:	mov	r4, r0
   54188:	mvn	r5, #0
   5418c:	subs	r0, r5, #1
   54190:	sbc	r1, r5, #0
   54194:	str	r1, [fp, #-52]	; 0xffffffcc
   54198:	str	r0, [fp, #-56]	; 0xffffffc8
   5419c:	ldr	r0, [sp, #84]	; 0x54
   541a0:	cmp	r0, #0
   541a4:	beq	541c8 <fputs@plt+0x42de0>
   541a8:	sub	r1, fp, #56	; 0x38
   541ac:	bl	20478 <fputs@plt+0xf090>
   541b0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   541b4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   541b8:	subs	r0, r0, r5
   541bc:	sbcs	r0, r1, r5
   541c0:	strlt	r5, [fp, #-56]	; 0xffffffc8
   541c4:	strlt	r5, [fp, #-52]	; 0xffffffcc
   541c8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   541cc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   541d0:	mov	r0, r4
   541d4:	bl	768e8 <fputs@plt+0x65500>
   541d8:	mov	r2, r0
   541dc:	mov	r3, r1
   541e0:	movw	r1, #31719	; 0x7be7
   541e4:	movt	r1, #8
   541e8:	b	54d8c <fputs@plt+0x439a4>
   541ec:	ldr	r0, [sp, #84]	; 0x54
   541f0:	bl	7684c <fputs@plt+0x65464>
   541f4:	mov	r6, r0
   541f8:	ldr	r0, [r4, #4]
   541fc:	cmn	r6, #1
   54200:	cmpeq	r0, #0
   54204:	beq	54c08 <fputs@plt+0x43820>
   54208:	cmp	r0, #0
   5420c:	bne	54258 <fputs@plt+0x42e70>
   54210:	ldr	r7, [sp, #88]	; 0x58
   54214:	ldr	r0, [r7, #20]
   54218:	cmp	r0, #3
   5421c:	blt	54254 <fputs@plt+0x42e6c>
   54220:	mov	r4, #0
   54224:	ldr	r0, [r7, #16]
   54228:	add	r0, r0, r4, lsl #4
   5422c:	ldr	r0, [r0, #36]	; 0x24
   54230:	bl	13b28 <fputs@plt+0x2740>
   54234:	mov	r1, r6
   54238:	bl	768a4 <fputs@plt+0x654bc>
   5423c:	add	r0, r4, #1
   54240:	ldr	r1, [r7, #20]
   54244:	add	r2, r4, #3
   54248:	cmp	r2, r1
   5424c:	mov	r4, r0
   54250:	blt	54224 <fputs@plt+0x42e3c>
   54254:	strb	r6, [r7, #71]	; 0x47
   54258:	ldr	r0, [sp, #72]	; 0x48
   5425c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   54260:	add	r0, r1, r0, lsl #4
   54264:	ldr	r0, [r0, #4]
   54268:	bl	13b28 <fputs@plt+0x2740>
   5426c:	mov	r1, r6
   54270:	bl	768a4 <fputs@plt+0x654bc>
   54274:	b	54c10 <fputs@plt+0x43828>
   54278:	ldr	r5, [fp, #-84]	; 0xffffffac
   5427c:	mov	r0, r5
   54280:	ldr	r6, [sp, #72]	; 0x48
   54284:	mov	r1, r6
   54288:	bl	5bce8 <fputs@plt+0x4a900>
   5428c:	ldr	r0, [r5, #76]	; 0x4c
   54290:	add	r4, r0, #1
   54294:	str	r4, [r5, #76]	; 0x4c
   54298:	ldr	r0, [fp, #-76]	; 0xffffffb4
   5429c:	ldrb	r0, [r0]
   542a0:	orr	r0, r0, #32
   542a4:	cmp	r0, #112	; 0x70
   542a8:	bne	549d0 <fputs@plt+0x435e8>
   542ac:	ldr	r5, [fp, #-72]	; 0xffffffb8
   542b0:	mov	r0, r5
   542b4:	mov	r1, #156	; 0x9c
   542b8:	mov	r2, r6
   542bc:	mov	r3, r4
   542c0:	bl	5722c <fputs@plt+0x45e44>
   542c4:	b	549f8 <fputs@plt+0x43610>
   542c8:	ldr	r0, [sp, #84]	; 0x54
   542cc:	cmp	r0, #0
   542d0:	ldr	r7, [sp, #88]	; 0x58
   542d4:	beq	5498c <fputs@plt+0x435a4>
   542d8:	sub	r1, fp, #56	; 0x38
   542dc:	bl	20478 <fputs@plt+0xf090>
   542e0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   542e4:	cmn	r0, #1
   542e8:	bgt	54300 <fputs@plt+0x42f18>
   542ec:	movw	r0, #41272	; 0xa138
   542f0:	movt	r0, #9
   542f4:	ldrd	r0, [r0, #176]	; 0xb0
   542f8:	str	r1, [fp, #-52]	; 0xffffffcc
   542fc:	str	r0, [fp, #-56]	; 0xffffffc8
   54300:	ldr	r0, [r4, #4]
   54304:	cmp	r0, #0
   54308:	bne	5431c <fputs@plt+0x42f34>
   5430c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   54310:	ldr	r1, [fp, #-52]	; 0xffffffcc
   54314:	ldr	r2, [sp, #80]	; 0x50
   54318:	strd	r0, [r2]
   5431c:	ldr	r5, [r7, #20]
   54320:	cmp	r5, #1
   54324:	blt	5498c <fputs@plt+0x435a4>
   54328:	ldr	r0, [sp, #72]	; 0x48
   5432c:	add	r6, r0, #1
   54330:	b	54348 <fputs@plt+0x42f60>
   54334:	ldr	r2, [fp, #-56]	; 0xffffffc8
   54338:	ldr	r3, [fp, #-52]	; 0xffffffcc
   5433c:	bl	76a34 <fputs@plt+0x6564c>
   54340:	cmp	r5, #0
   54344:	ble	5498c <fputs@plt+0x435a4>
   54348:	mov	r1, r5
   5434c:	ldr	r0, [r7, #16]
   54350:	add	r0, r0, r5, lsl #4
   54354:	ldr	r0, [r0, #-12]
   54358:	sub	r5, r5, #1
   5435c:	cmp	r0, #0
   54360:	beq	54340 <fputs@plt+0x42f58>
   54364:	cmp	r6, r1
   54368:	beq	54334 <fputs@plt+0x42f4c>
   5436c:	ldr	r1, [r4, #4]
   54370:	cmp	r1, #0
   54374:	bne	54340 <fputs@plt+0x42f58>
   54378:	b	54334 <fputs@plt+0x42f4c>
   5437c:	ldr	r0, [sp, #72]	; 0x48
   54380:	ldr	r1, [fp, #-80]	; 0xffffffb0
   54384:	add	r0, r1, r0, lsl #4
   54388:	ldr	r4, [r0, #4]
   5438c:	ldr	r0, [sp, #84]	; 0x54
   54390:	cmp	r0, #0
   54394:	beq	54b58 <fputs@plt+0x43770>
   54398:	bl	43ac0 <fputs@plt+0x326d8>
   5439c:	mov	r1, r0
   543a0:	ldr	r0, [sp, #88]	; 0x58
   543a4:	str	r1, [r0, #76]	; 0x4c
   543a8:	mov	r0, r4
   543ac:	mvn	r2, #0
   543b0:	mov	r3, #0
   543b4:	bl	2010c <fputs@plt+0xed24>
   543b8:	cmp	r0, #7
   543bc:	bne	52658 <fputs@plt+0x41270>
   543c0:	ldr	r0, [sp, #88]	; 0x58
   543c4:	bl	19164 <fputs@plt+0x7d7c>
   543c8:	b	52658 <fputs@plt+0x41270>
   543cc:	ldr	r0, [sp, #72]	; 0x48
   543d0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   543d4:	add	r0, r1, r0, lsl #4
   543d8:	ldr	r5, [r0, #4]
   543dc:	ldr	r0, [sp, #84]	; 0x54
   543e0:	cmp	r0, #0
   543e4:	beq	54b74 <fputs@plt+0x4378c>
   543e8:	mov	r1, #0
   543ec:	bl	20410 <fputs@plt+0xf028>
   543f0:	mov	r6, r0
   543f4:	ldr	r0, [r4, #4]
   543f8:	cmp	r0, #0
   543fc:	bne	54b78 <fputs@plt+0x43790>
   54400:	ldr	r0, [sp, #88]	; 0x58
   54404:	ldr	r0, [r0, #20]
   54408:	cmp	r0, #1
   5440c:	blt	54b78 <fputs@plt+0x43790>
   54410:	mov	r4, #0
   54414:	ldr	r7, [sp, #88]	; 0x58
   54418:	ldr	r0, [r7, #16]
   5441c:	add	r0, r0, r4, lsl #4
   54420:	ldr	r0, [r0, #4]
   54424:	mov	r1, r6
   54428:	bl	767f8 <fputs@plt+0x65410>
   5442c:	add	r4, r4, #1
   54430:	ldr	r0, [r7, #20]
   54434:	cmp	r4, r0
   54438:	blt	54418 <fputs@plt+0x43030>
   5443c:	b	54b78 <fputs@plt+0x43790>
   54440:	ldr	r0, [sp, #88]	; 0x58
   54444:	bl	1da90 <fputs@plt+0xc6a8>
   54448:	b	52658 <fputs@plt+0x41270>
   5444c:	ldr	r0, [sp, #84]	; 0x54
   54450:	cmp	r0, #0
   54454:	beq	54474 <fputs@plt+0x4308c>
   54458:	sub	r1, fp, #56	; 0x38
   5445c:	bl	20478 <fputs@plt+0xf090>
   54460:	cmp	r0, #0
   54464:	bne	54474 <fputs@plt+0x4308c>
   54468:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5446c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   54470:	bl	140d8 <fputs@plt+0x2cf0>
   54474:	mvn	r0, #0
   54478:	mvn	r1, #0
   5447c:	bl	140d8 <fputs@plt+0x2cf0>
   54480:	mov	r2, r0
   54484:	mov	r3, r1
   54488:	movw	r1, #32342	; 0x7e56
   5448c:	movt	r1, #8
   54490:	b	54d8c <fputs@plt+0x439a4>
   54494:	ldr	r5, [fp, #-84]	; 0xffffffac
   54498:	mov	r0, r5
   5449c:	bl	567e0 <fputs@plt+0x453f8>
   544a0:	mov	r4, r0
   544a4:	mov	r0, #4
   544a8:	str	r0, [r5, #76]	; 0x4c
   544ac:	mov	r0, r5
   544b0:	ldr	r5, [sp, #72]	; 0x48
   544b4:	mov	r1, r5
   544b8:	bl	5bce8 <fputs@plt+0x4a900>
   544bc:	movw	r2, #42284	; 0xa52c
   544c0:	movt	r2, #9
   544c4:	mov	r0, r4
   544c8:	mov	r1, #4
   544cc:	bl	76bec <fputs@plt+0x65804>
   544d0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   544d4:	add	r0, r0, r5, lsl #4
   544d8:	ldr	r0, [r0, #12]
   544dc:	ldr	r7, [r0, #16]
   544e0:	cmp	r7, #0
   544e4:	beq	52658 <fputs@plt+0x41270>
   544e8:	mov	r8, #0
   544ec:	movw	r9, #31945	; 0x7cc9
   544f0:	movt	r9, #8
   544f4:	movw	r6, #31946	; 0x7cca
   544f8:	movt	r6, #8
   544fc:	b	5450c <fputs@plt+0x43124>
   54500:	ldr	r7, [r7]
   54504:	cmp	r7, #0
   54508:	beq	52658 <fputs@plt+0x41270>
   5450c:	ldr	r5, [r7, #8]
   54510:	ldr	r3, [r5]
   54514:	ldrsh	r0, [r5, #40]	; 0x28
   54518:	ldrsh	r1, [r5, #38]	; 0x26
   5451c:	str	r8, [sp]
   54520:	stmib	sp, {r0, r1}
   54524:	mov	r0, r4
   54528:	mov	r1, #1
   5452c:	mov	r2, r9
   54530:	bl	76c44 <fputs@plt+0x6585c>
   54534:	mov	r0, r4
   54538:	mov	r1, #33	; 0x21
   5453c:	mov	r2, #1
   54540:	mov	r3, #4
   54544:	bl	5722c <fputs@plt+0x45e44>
   54548:	ldr	r5, [r5, #8]
   5454c:	cmp	r5, #0
   54550:	beq	54500 <fputs@plt+0x43118>
   54554:	ldrsh	r0, [r5, #48]	; 0x30
   54558:	ldr	r3, [r5]
   5455c:	ldr	r1, [r5, #8]
   54560:	ldrsh	r1, [r1]
   54564:	stm	sp, {r0, r1}
   54568:	mov	r0, r4
   5456c:	mov	r1, #2
   54570:	mov	r2, r6
   54574:	bl	76c44 <fputs@plt+0x6585c>
   54578:	mov	r0, r4
   5457c:	mov	r1, #33	; 0x21
   54580:	mov	r2, #1
   54584:	mov	r3, #4
   54588:	bl	5722c <fputs@plt+0x45e44>
   5458c:	ldr	r5, [r5, #20]
   54590:	cmp	r5, #0
   54594:	bne	54554 <fputs@plt+0x4316c>
   54598:	b	54500 <fputs@plt+0x43118>
   5459c:	ldr	r0, [sp, #84]	; 0x54
   545a0:	cmp	r0, #0
   545a4:	beq	54ba0 <fputs@plt+0x437b8>
   545a8:	ldr	r6, [sp, #88]	; 0x58
   545ac:	ldrb	r1, [r6, #67]	; 0x43
   545b0:	cmp	r1, #0
   545b4:	beq	54ca4 <fputs@plt+0x438bc>
   545b8:	mov	r4, #1
   545bc:	mov	r1, #0
   545c0:	mov	r2, #1
   545c4:	bl	76b24 <fputs@plt+0x6573c>
   545c8:	ldr	r1, [sp, #72]	; 0x48
   545cc:	ldr	r2, [fp, #-80]	; 0xffffffb0
   545d0:	add	r1, r2, r1, lsl #4
   545d4:	strb	r4, [r1, #9]
   545d8:	add	r0, r0, #1
   545dc:	ands	r0, r0, #7
   545e0:	movweq	r0, #1
   545e4:	strb	r0, [r1, #8]
   545e8:	mov	r0, r6
   545ec:	bl	769cc <fputs@plt+0x655e4>
   545f0:	b	52658 <fputs@plt+0x41270>
   545f4:	ldr	r0, [sp, #84]	; 0x54
   545f8:	cmp	r0, #0
   545fc:	beq	52658 <fputs@plt+0x41270>
   54600:	ldr	r0, [sp, #88]	; 0x58
   54604:	ldr	r1, [sp, #84]	; 0x54
   54608:	mov	r2, r5
   5460c:	bl	1f85c <fputs@plt+0xe474>
   54610:	cmp	r0, #0
   54614:	beq	52658 <fputs@plt+0x41270>
   54618:	mov	r4, r0
   5461c:	bl	43f94 <fputs@plt+0x32bac>
   54620:	str	r0, [fp, #-80]	; 0xffffffb0
   54624:	mov	r0, #6
   54628:	ldr	r5, [fp, #-84]	; 0xffffffac
   5462c:	str	r0, [r5, #76]	; 0x4c
   54630:	mov	r0, r5
   54634:	ldr	r1, [sp, #72]	; 0x48
   54638:	bl	5bce8 <fputs@plt+0x4a900>
   5463c:	movw	r2, #42260	; 0xa514
   54640:	movt	r2, #9
   54644:	ldr	r0, [fp, #-72]	; 0xffffffb8
   54648:	mov	r1, #6
   5464c:	bl	76bec <fputs@plt+0x65804>
   54650:	mov	r0, r5
   54654:	mov	r1, r4
   54658:	bl	60734 <fputs@plt+0x4f34c>
   5465c:	ldrsh	r0, [r4, #34]	; 0x22
   54660:	cmp	r0, #1
   54664:	blt	52658 <fputs@plt+0x41270>
   54668:	ldr	r5, [r4, #4]
   5466c:	mov	r9, #0
   54670:	mov	sl, #0
   54674:	b	54690 <fputs@plt+0x432a8>
   54678:	add	sl, sl, #1
   5467c:	add	r5, r5, #16
   54680:	add	r9, r9, #1
   54684:	ldrsh	r0, [r4, #34]	; 0x22
   54688:	cmp	r9, r0
   5468c:	bge	52658 <fputs@plt+0x41270>
   54690:	ldrb	r1, [r5, #15]
   54694:	tst	r1, #2
   54698:	bne	54678 <fputs@plt+0x43290>
   5469c:	ands	r8, r1, #1
   546a0:	ldrne	r1, [fp, #-80]	; 0xffffffb0
   546a4:	cmpne	r1, #0
   546a8:	bne	54724 <fputs@plt+0x4333c>
   546ac:	sub	r6, r9, sl
   546b0:	ldr	r7, [r5]
   546b4:	mov	r0, r5
   546b8:	movw	r1, #61851	; 0xf19b
   546bc:	movt	r1, #7
   546c0:	bl	1f95c <fputs@plt+0xe574>
   546c4:	ldr	r2, [r5, #4]
   546c8:	ldrb	r1, [r5, #12]
   546cc:	cmp	r1, #0
   546d0:	movwne	r1, #1
   546d4:	cmp	r2, #0
   546d8:	beq	546e4 <fputs@plt+0x432fc>
   546dc:	ldr	r2, [r2, #8]
   546e0:	b	546e8 <fputs@plt+0x43300>
   546e4:	mov	r2, #0
   546e8:	str	r7, [sp]
   546ec:	stmib	sp, {r0, r1, r2, r8}
   546f0:	ldr	r7, [fp, #-72]	; 0xffffffb8
   546f4:	mov	r0, r7
   546f8:	mov	r1, #1
   546fc:	movw	r2, #31925	; 0x7cb5
   54700:	movt	r2, #8
   54704:	mov	r3, r6
   54708:	bl	76c44 <fputs@plt+0x6585c>
   5470c:	mov	r0, r7
   54710:	mov	r1, #33	; 0x21
   54714:	mov	r2, #1
   54718:	mov	r3, #6
   5471c:	bl	5722c <fputs@plt+0x45e44>
   54720:	b	5467c <fputs@plt+0x43294>
   54724:	cmp	r0, #1
   54728:	blt	54758 <fputs@plt+0x43370>
   5472c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   54730:	ldr	r2, [r1, #4]
   54734:	mov	r1, #0
   54738:	ldrsh	r3, [r2]
   5473c:	cmp	r9, r3
   54740:	addne	r2, r2, #2
   54744:	addne	r1, r1, #1
   54748:	cmpne	r0, r1
   5474c:	bne	54738 <fputs@plt+0x43350>
   54750:	add	r8, r1, #1
   54754:	b	546ac <fputs@plt+0x432c4>
   54758:	mov	r8, #1
   5475c:	b	546ac <fputs@plt+0x432c4>
   54760:	ldr	r1, [sp, #84]	; 0x54
   54764:	cmp	r1, #0
   54768:	beq	54bc4 <fputs@plt+0x437dc>
   5476c:	ldr	r0, [fp, #-84]	; 0xffffffac
   54770:	bl	76a60 <fputs@plt+0x65678>
   54774:	b	52658 <fputs@plt+0x41270>
   54778:	ldr	r5, [sp, #84]	; 0x54
   5477c:	cmp	r5, #0
   54780:	beq	54be0 <fputs@plt+0x437f8>
   54784:	ldrb	r0, [r5]
   54788:	cmp	r0, #0
   5478c:	ldr	r0, [sp, #88]	; 0x58
   54790:	beq	547c4 <fputs@plt+0x433dc>
   54794:	ldr	r0, [r0]
   54798:	sub	r3, fp, #56	; 0x38
   5479c:	mov	r1, r5
   547a0:	mov	r2, #1
   547a4:	bl	2b488 <fputs@plt+0x1a0a0>
   547a8:	cmp	r0, #0
   547ac:	bne	54cb0 <fputs@plt+0x438c8>
   547b0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   547b4:	cmp	r0, #0
   547b8:	beq	54cb0 <fputs@plt+0x438c8>
   547bc:	ldr	r0, [sp, #88]	; 0x58
   547c0:	ldr	r5, [sp, #84]	; 0x54
   547c4:	ldrb	r0, [r0, #68]	; 0x44
   547c8:	cmp	r0, #1
   547cc:	bhi	547d8 <fputs@plt+0x433f0>
   547d0:	ldr	r0, [fp, #-84]	; 0xffffffac
   547d4:	bl	76a9c <fputs@plt+0x656b4>
   547d8:	movw	r4, #59668	; 0xe914
   547dc:	movt	r4, #9
   547e0:	ldr	r0, [r4]
   547e4:	bl	14294 <fputs@plt+0x2eac>
   547e8:	ldrb	r0, [r5]
   547ec:	cmp	r0, #0
   547f0:	beq	54d14 <fputs@plt+0x4392c>
   547f4:	movw	r0, #20776	; 0x5128
   547f8:	movt	r0, #8
   547fc:	ldr	r1, [sp, #84]	; 0x54
   54800:	bl	158b0 <fputs@plt+0x44c8>
   54804:	str	r0, [r4]
   54808:	b	52658 <fputs@plt+0x41270>
   5480c:	ldr	r0, [sp, #84]	; 0x54
   54810:	cmp	r0, #0
   54814:	ldr	r4, [sp, #88]	; 0x58
   54818:	beq	54850 <fputs@plt+0x43468>
   5481c:	sub	r1, fp, #56	; 0x38
   54820:	bl	20478 <fputs@plt+0xf090>
   54824:	cmp	r0, #0
   54828:	bne	54850 <fputs@plt+0x43468>
   5482c:	mvn	r1, #0
   54830:	ldr	r0, [fp, #-56]	; 0xffffffc8
   54834:	ldr	r2, [fp, #-52]	; 0xffffffcc
   54838:	subs	r3, r1, r0
   5483c:	sbcs	r1, r1, r2
   54840:	biclt	r2, r0, #-2147483648	; 0x80000000
   54844:	movlt	r0, r4
   54848:	movlt	r1, #11
   5484c:	bllt	1ec40 <fputs@plt+0xd858>
   54850:	mov	r0, r4
   54854:	mov	r1, #11
   54858:	mvn	r2, #0
   5485c:	bl	1ec40 <fputs@plt+0xd858>
   54860:	mov	r2, r0
   54864:	asr	r3, r0, #31
   54868:	movw	r1, #32358	; 0x7e66
   5486c:	movt	r1, #8
   54870:	b	54d8c <fputs@plt+0x439a4>
   54874:	ldr	r0, [sp, #84]	; 0x54
   54878:	cmp	r0, #0
   5487c:	ldr	r4, [sp, #88]	; 0x58
   54880:	beq	54894 <fputs@plt+0x434ac>
   54884:	bl	43ac0 <fputs@plt+0x326d8>
   54888:	mov	r1, r0
   5488c:	mov	r0, r4
   54890:	bl	1e7cc <fputs@plt+0xd3e4>
   54894:	ldr	r0, [r4, #220]	; 0xdc
   54898:	mov	r2, #0
   5489c:	movw	r1, #59412	; 0xe814
   548a0:	movt	r1, #1
   548a4:	cmp	r0, r1
   548a8:	mov	r3, #0
   548ac:	ldr	r0, [fp, #-72]	; 0xffffffb8
   548b0:	bne	548bc <fputs@plt+0x434d4>
   548b4:	ldr	r2, [r4, #224]	; 0xe0
   548b8:	asr	r3, r2, #31
   548bc:	movw	r1, #32323	; 0x7e43
   548c0:	movt	r1, #8
   548c4:	b	54d90 <fputs@plt+0x439a8>
   548c8:	ldr	r0, [r4]
   548cc:	cmp	r0, #0
   548d0:	ldr	r7, [sp, #72]	; 0x48
   548d4:	movweq	r7, #10
   548d8:	ldr	r4, [sp, #84]	; 0x54
   548dc:	cmp	r4, #0
   548e0:	beq	54c00 <fputs@plt+0x43818>
   548e4:	movw	r1, #36661	; 0x8f35
   548e8:	movt	r1, #8
   548ec:	mov	r0, r4
   548f0:	bl	15bb4 <fputs@plt+0x47cc>
   548f4:	cmp	r0, #0
   548f8:	beq	54c58 <fputs@plt+0x43870>
   548fc:	movw	r1, #32315	; 0x7e3b
   54900:	movt	r1, #8
   54904:	mov	r0, r4
   54908:	bl	15bb4 <fputs@plt+0x47cc>
   5490c:	cmp	r0, #0
   54910:	beq	54d20 <fputs@plt+0x43938>
   54914:	movw	r1, #20539	; 0x503b
   54918:	movt	r1, #8
   5491c:	mov	r0, r4
   54920:	bl	15bb4 <fputs@plt+0x47cc>
   54924:	mov	r4, #0
   54928:	cmp	r0, #0
   5492c:	movweq	r4, #3
   54930:	b	54d24 <fputs@plt+0x4393c>
   54934:	movw	r2, #17784	; 0x4578
   54938:	movt	r2, #8
   5493c:	mov	r0, sl
   54940:	mov	r1, #4
   54944:	bl	1ac18 <fputs@plt+0x9830>
   54948:	cmp	r0, #0
   5494c:	beq	52658 <fputs@plt+0x41270>
   54950:	ldr	r1, [fp, #-56]	; 0xffffffc8
   54954:	movw	r2, #32187	; 0x7dbb
   54958:	movt	r2, #8
   5495c:	str	r2, [r0, #56]	; 0x38
   54960:	mov	r2, #254	; 0xfe
   54964:	strb	r2, [r0, #41]	; 0x29
   54968:	rsb	r1, r1, #0
   5496c:	str	r1, [r0, #8]
   54970:	b	52658 <fputs@plt+0x41270>
   54974:	mov	r0, r9
   54978:	mov	r1, #33	; 0x21
   5497c:	mov	r2, #1
   54980:	mov	r3, #1
   54984:	bl	5722c <fputs@plt+0x45e44>
   54988:	b	52658 <fputs@plt+0x41270>
   5498c:	mvn	r0, #0
   54990:	str	r0, [fp, #-52]	; 0xffffffcc
   54994:	str	r0, [fp, #-56]	; 0xffffffc8
   54998:	sub	r3, fp, #56	; 0x38
   5499c:	mov	r0, r7
   549a0:	ldr	r1, [sp, #68]	; 0x44
   549a4:	mov	r2, #18
   549a8:	bl	1f9f4 <fputs@plt+0xe60c>
   549ac:	cmp	r0, #12
   549b0:	beq	52658 <fputs@plt+0x41270>
   549b4:	cmp	r0, #0
   549b8:	bne	54c40 <fputs@plt+0x43858>
   549bc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   549c0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   549c4:	movw	r1, #31762	; 0x7c12
   549c8:	movt	r1, #8
   549cc:	b	54d8c <fputs@plt+0x439a4>
   549d0:	ldr	r0, [sp, #84]	; 0x54
   549d4:	bl	43ac0 <fputs@plt+0x326d8>
   549d8:	bl	2ee04 <fputs@plt+0x1da1c>
   549dc:	str	r0, [sp]
   549e0:	ldr	r5, [fp, #-72]	; 0xffffffb8
   549e4:	mov	r0, r5
   549e8:	mov	r1, #157	; 0x9d
   549ec:	mov	r2, r6
   549f0:	mov	r3, r4
   549f4:	bl	46a3c <fputs@plt+0x35654>
   549f8:	mov	r0, r5
   549fc:	mov	r1, #33	; 0x21
   54a00:	mov	r2, r4
   54a04:	mov	r3, #1
   54a08:	bl	5722c <fputs@plt+0x45e44>
   54a0c:	mov	r0, r5
   54a10:	mov	r1, #1
   54a14:	bl	47988 <fputs@plt+0x365a0>
   54a18:	mvn	r0, #0
   54a1c:	str	r0, [sp]
   54a20:	mov	r0, r5
   54a24:	mov	r1, #0
   54a28:	mov	r2, #0
   54a2c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   54a30:	bl	47a10 <fputs@plt+0x36628>
   54a34:	b	52658 <fputs@plt+0x41270>
   54a38:	mov	r0, r4
   54a3c:	bl	45a78 <fputs@plt+0x34690>
   54a40:	mov	r2, r0
   54a44:	asr	r3, r0, #31
   54a48:	movw	r1, #31738	; 0x7bfa
   54a4c:	movt	r1, #8
   54a50:	b	54d8c <fputs@plt+0x439a4>
   54a54:	ldr	r1, [r6, r9, lsl #2]!
   54a58:	ldr	r0, [r6, #8]
   54a5c:	ldr	r2, [sp, #88]	; 0x58
   54a60:	ldr	r2, [r2, #24]
   54a64:	ands	r2, r0, r2
   54a68:	movwne	r2, #1
   54a6c:	b	54bd4 <fputs@plt+0x437ec>
   54a70:	ldr	r0, [sp, #72]	; 0x48
   54a74:	ldr	r1, [fp, #-80]	; 0xffffffb0
   54a78:	add	r0, r1, r0, lsl #4
   54a7c:	ldr	r0, [r0, #12]
   54a80:	ldr	r2, [r0, #80]	; 0x50
   54a84:	asr	r3, r2, #31
   54a88:	movw	r1, #32547	; 0x7f23
   54a8c:	movt	r1, #8
   54a90:	b	54d8c <fputs@plt+0x439a4>
   54a94:	ldr	r0, [sp, #88]	; 0x58
   54a98:	ldrb	r0, [r0, #24]
   54a9c:	mov	r2, #0
   54aa0:	tst	r0, #32
   54aa4:	mov	r3, #0
   54aa8:	beq	54acc <fputs@plt+0x436e4>
   54aac:	ldr	r0, [sp, #72]	; 0x48
   54ab0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   54ab4:	add	r0, r1, r0, lsl #4
   54ab8:	ldr	r0, [r0, #4]
   54abc:	mov	r1, #0
   54ac0:	bl	769a8 <fputs@plt+0x655c0>
   54ac4:	mov	r2, r0
   54ac8:	asr	r3, r0, #31
   54acc:	movw	r1, #31750	; 0x7c06
   54ad0:	movt	r1, #8
   54ad4:	b	54d8c <fputs@plt+0x439a4>
   54ad8:	movw	r1, #32547	; 0x7f23
   54adc:	movt	r1, #8
   54ae0:	mov	r0, r6
   54ae4:	bl	76750 <fputs@plt+0x65368>
   54ae8:	ldr	r1, [fp, #-84]	; 0xffffffac
   54aec:	ldr	r0, [r1, #76]	; 0x4c
   54af0:	add	r0, r0, #2
   54af4:	str	r0, [r1, #76]	; 0x4c
   54af8:	movw	r2, #17716	; 0x4534
   54afc:	movt	r2, #8
   54b00:	mov	r0, r6
   54b04:	mov	r1, #9
   54b08:	bl	1ac18 <fputs@plt+0x9830>
   54b0c:	movw	r1, #63536	; 0xf830
   54b10:	movt	r1, #65535	; 0xffff
   54b14:	str	r1, [r0, #124]	; 0x7c
   54b18:	str	r5, [r0, #24]
   54b1c:	str	r5, [r0, #4]
   54b20:	b	52658 <fputs@plt+0x41270>
   54b24:	ldr	r0, [fp, #-84]	; 0xffffffac
   54b28:	bl	46e34 <fputs@plt+0x35a4c>
   54b2c:	cmp	r0, #0
   54b30:	bne	52658 <fputs@plt+0x41270>
   54b34:	ldr	r0, [fp, #-84]	; 0xffffffac
   54b38:	ldr	r0, [r0]
   54b3c:	ldrb	r0, [r0, #66]	; 0x42
   54b40:	movw	r1, #17800	; 0x4588
   54b44:	movt	r1, #8
   54b48:	ldr	r2, [r1, r0, lsl #3]
   54b4c:	movw	r1, #32248	; 0x7df8
   54b50:	movt	r1, #8
   54b54:	b	54bf4 <fputs@plt+0x4380c>
   54b58:	cmp	r4, #0
   54b5c:	beq	54d7c <fputs@plt+0x43994>
   54b60:	mov	r0, r4
   54b64:	bl	1734c <fputs@plt+0x5f64>
   54b68:	mov	r2, r0
   54b6c:	asr	r3, r0, #31
   54b70:	b	54d84 <fputs@plt+0x4399c>
   54b74:	mvn	r6, #0
   54b78:	ldr	r4, [fp, #-72]	; 0xffffffb8
   54b7c:	mov	r0, r5
   54b80:	mov	r1, r6
   54b84:	bl	767f8 <fputs@plt+0x65410>
   54b88:	mov	r2, r0
   54b8c:	asr	r3, r0, #31
   54b90:	movw	r1, #31662	; 0x7bae
   54b94:	movt	r1, #8
   54b98:	mov	r0, r4
   54b9c:	b	54d90 <fputs@plt+0x439a8>
   54ba0:	ldr	r0, [sp, #72]	; 0x48
   54ba4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   54ba8:	add	r0, r1, r0, lsl #4
   54bac:	ldrb	r0, [r0, #8]
   54bb0:	sub	r2, r0, #1
   54bb4:	asr	r3, r2, #31
   54bb8:	movw	r1, #31829	; 0x7c55
   54bbc:	movt	r1, #8
   54bc0:	b	54d8c <fputs@plt+0x439a4>
   54bc4:	ldr	r0, [sp, #88]	; 0x58
   54bc8:	ldrb	r2, [r0, #68]	; 0x44
   54bcc:	movw	r1, #31772	; 0x7c1c
   54bd0:	movt	r1, #8
   54bd4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   54bd8:	mov	r3, #0
   54bdc:	b	54d90 <fputs@plt+0x439a8>
   54be0:	movw	r0, #59668	; 0xe914
   54be4:	movt	r0, #9
   54be8:	ldr	r2, [r0]
   54bec:	movw	r1, #31783	; 0x7c27
   54bf0:	movt	r1, #8
   54bf4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   54bf8:	bl	7670c <fputs@plt+0x65324>
   54bfc:	b	52658 <fputs@plt+0x41270>
   54c00:	mov	r4, #0
   54c04:	b	54d24 <fputs@plt+0x4393c>
   54c08:	ldr	r0, [sp, #88]	; 0x58
   54c0c:	ldrb	r0, [r0, #71]	; 0x47
   54c10:	ldr	r3, [fp, #-72]	; 0xffffffb8
   54c14:	movw	r1, #31683	; 0x7bc3
   54c18:	movt	r1, #8
   54c1c:	movw	r2, #31676	; 0x7bbc
   54c20:	movt	r2, #8
   54c24:	cmp	r0, #1
   54c28:	moveq	r2, r1
   54c2c:	movw	r1, #31693	; 0x7bcd
   54c30:	movt	r1, #8
   54c34:	mov	r0, r3
   54c38:	bl	7670c <fputs@plt+0x65324>
   54c3c:	b	52658 <fputs@plt+0x41270>
   54c40:	ldr	r1, [fp, #-84]	; 0xffffffac
   54c44:	str	r0, [r1, #12]
   54c48:	ldr	r0, [r1, #68]	; 0x44
   54c4c:	add	r0, r0, #1
   54c50:	str	r0, [r1, #68]	; 0x44
   54c54:	b	52658 <fputs@plt+0x41270>
   54c58:	mov	r4, #1
   54c5c:	b	54d24 <fputs@plt+0x4393c>
   54c60:	ldr	r0, [r5, #24]
   54c64:	bic	r0, r0, r4
   54c68:	str	r0, [r5, #24]
   54c6c:	cmp	r4, #16777216	; 0x1000000
   54c70:	ldr	r0, [fp, #-72]	; 0xffffffb8
   54c74:	bne	54c88 <fputs@plt+0x438a0>
   54c78:	mov	r1, #0
   54c7c:	ldr	r2, [sp, #76]	; 0x4c
   54c80:	str	r1, [r2]
   54c84:	str	r1, [r2, #4]
   54c88:	mov	r1, #147	; 0x93
   54c8c:	mov	r2, #0
   54c90:	mov	r3, #0
   54c94:	bl	5722c <fputs@plt+0x45e44>
   54c98:	mov	r0, r5
   54c9c:	bl	769cc <fputs@plt+0x655e4>
   54ca0:	b	52658 <fputs@plt+0x41270>
   54ca4:	movw	r1, #31841	; 0x7c61
   54ca8:	movt	r1, #8
   54cac:	b	54cb8 <fputs@plt+0x438d0>
   54cb0:	movw	r1, #31804	; 0x7c3c
   54cb4:	movt	r1, #8
   54cb8:	ldr	r0, [fp, #-84]	; 0xffffffac
   54cbc:	bl	1aa38 <fputs@plt+0x9650>
   54cc0:	b	52658 <fputs@plt+0x41270>
   54cc4:	movw	r2, #17872	; 0x45d0
   54cc8:	movt	r2, #8
   54ccc:	mov	r0, r4
   54cd0:	mov	r1, #2
   54cd4:	bl	1ac18 <fputs@plt+0x9830>
   54cd8:	mov	r4, r0
   54cdc:	str	r6, [r0, #24]
   54ce0:	str	r5, [r0, #28]
   54ce4:	str	r6, [r0, #4]
   54ce8:	ldr	r0, [sp, #84]	; 0x54
   54cec:	bl	43ac0 <fputs@plt+0x326d8>
   54cf0:	str	r0, [r4, #32]
   54cf4:	b	52658 <fputs@plt+0x41270>
   54cf8:	ldrb	r0, [r5]
   54cfc:	cmp	r0, #0
   54d00:	movweq	r0, #2
   54d04:	ldr	r1, [sp, #88]	; 0x58
   54d08:	strb	r0, [r1, #66]	; 0x42
   54d0c:	strb	r0, [r4, #77]	; 0x4d
   54d10:	b	52658 <fputs@plt+0x41270>
   54d14:	mov	r0, #0
   54d18:	str	r0, [r4]
   54d1c:	b	52658 <fputs@plt+0x41270>
   54d20:	mov	r4, #2
   54d24:	ldr	r6, [fp, #-72]	; 0xffffffb8
   54d28:	ldr	r5, [fp, #-84]	; 0xffffffac
   54d2c:	mov	r8, #3
   54d30:	movw	r2, #42412	; 0xa5ac
   54d34:	movt	r2, #9
   54d38:	mov	r0, r6
   54d3c:	mov	r1, #3
   54d40:	bl	76bec <fputs@plt+0x65804>
   54d44:	str	r8, [r5, #76]	; 0x4c
   54d48:	mov	r0, #1
   54d4c:	str	r0, [sp]
   54d50:	mov	r0, r6
   54d54:	mov	r1, #8
   54d58:	mov	r2, r7
   54d5c:	mov	r3, r4
   54d60:	bl	46a3c <fputs@plt+0x35654>
   54d64:	mov	r0, r6
   54d68:	mov	r1, #33	; 0x21
   54d6c:	mov	r2, #1
   54d70:	mov	r3, #3
   54d74:	bl	5722c <fputs@plt+0x45e44>
   54d78:	b	52658 <fputs@plt+0x41270>
   54d7c:	mov	r2, #0
   54d80:	mov	r3, #0
   54d84:	movw	r1, #31652	; 0x7ba4
   54d88:	movt	r1, #8
   54d8c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   54d90:	bl	76798 <fputs@plt+0x653b0>
   54d94:	b	52658 <fputs@plt+0x41270>
   54d98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54d9c:	add	fp, sp, #28
   54da0:	sub	sp, sp, #52	; 0x34
   54da4:	mov	r5, r1
   54da8:	mov	r7, r0
   54dac:	ldr	r4, [r0]
   54db0:	ldr	r6, [r0, #492]	; 0x1ec
   54db4:	mov	r0, #0
   54db8:	str	r0, [r7, #492]	; 0x1ec
   54dbc:	cmp	r6, #0
   54dc0:	beq	54e60 <fputs@plt+0x43a78>
   54dc4:	ldr	r0, [r7, #68]	; 0x44
   54dc8:	cmp	r0, #0
   54dcc:	bne	54e60 <fputs@plt+0x43a78>
   54dd0:	mov	sl, r2
   54dd4:	ldr	r8, [r6]
   54dd8:	ldr	r1, [r6, #20]
   54ddc:	mov	r0, r4
   54de0:	bl	1ab5c <fputs@plt+0x9774>
   54de4:	mov	r9, r0
   54de8:	str	r5, [r6, #28]
   54dec:	cmp	r5, #0
   54df0:	beq	54e04 <fputs@plt+0x43a1c>
   54df4:	str	r6, [r5, #4]
   54df8:	ldr	r5, [r5, #28]
   54dfc:	cmp	r5, #0
   54e00:	bne	54df4 <fputs@plt+0x43a0c>
   54e04:	add	r5, sp, #20
   54e08:	mov	r0, r5
   54e0c:	mov	r1, r8
   54e10:	bl	5d23c <fputs@plt+0x4be54>
   54e14:	str	r5, [sp]
   54e18:	add	r5, sp, #28
   54e1c:	movw	r3, #35922	; 0x8c52
   54e20:	movt	r3, #8
   54e24:	mov	r0, r5
   54e28:	mov	r1, r7
   54e2c:	mov	r2, r9
   54e30:	bl	61b10 <fputs@plt+0x50728>
   54e34:	ldr	r1, [r6, #28]
   54e38:	mov	r0, r5
   54e3c:	bl	7714c <fputs@plt+0x65d64>
   54e40:	mov	r5, #0
   54e44:	cmp	r0, #0
   54e48:	bne	54e60 <fputs@plt+0x43a78>
   54e4c:	ldr	r1, [r6, #12]
   54e50:	add	r0, sp, #28
   54e54:	bl	62130 <fputs@plt+0x50d48>
   54e58:	cmp	r0, #0
   54e5c:	beq	54e84 <fputs@plt+0x43a9c>
   54e60:	mov	r7, r6
   54e64:	mov	r0, r4
   54e68:	mov	r1, r7
   54e6c:	bl	13ba4 <fputs@plt+0x27bc>
   54e70:	mov	r0, r4
   54e74:	mov	r1, r5
   54e78:	bl	47b2c <fputs@plt+0x36744>
   54e7c:	sub	sp, fp, #28
   54e80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54e84:	ldrb	r0, [r4, #149]	; 0x95
   54e88:	cmp	r0, #0
   54e8c:	beq	54ec4 <fputs@plt+0x43adc>
   54e90:	ldr	r0, [r4, #16]
   54e94:	add	r0, r0, r9, lsl #4
   54e98:	ldr	r0, [r0, #12]
   54e9c:	add	r0, r0, #40	; 0x28
   54ea0:	mov	r1, r8
   54ea4:	mov	r2, r6
   54ea8:	bl	4423c <fputs@plt+0x32e54>
   54eac:	mov	r7, r0
   54eb0:	cmp	r0, #0
   54eb4:	beq	54f8c <fputs@plt+0x43ba4>
   54eb8:	mov	r0, r4
   54ebc:	bl	19164 <fputs@plt+0x7d7c>
   54ec0:	b	54e64 <fputs@plt+0x43a7c>
   54ec4:	mov	r0, r7
   54ec8:	bl	567e0 <fputs@plt+0x453f8>
   54ecc:	cmp	r0, #0
   54ed0:	beq	54e60 <fputs@plt+0x43a78>
   54ed4:	str	r0, [sp, #16]
   54ed8:	mov	r0, r7
   54edc:	mov	r1, #0
   54ee0:	mov	r2, r9
   54ee4:	bl	5c604 <fputs@plt+0x4b21c>
   54ee8:	ldm	sl, {r1, r2}
   54eec:	mov	r0, r4
   54ef0:	mov	r3, #0
   54ef4:	bl	46c04 <fputs@plt+0x3581c>
   54ef8:	mov	sl, r0
   54efc:	ldr	r0, [r4, #16]
   54f00:	ldr	r2, [r0, r9, lsl #4]
   54f04:	ldr	r0, [r6, #4]
   54f08:	str	r8, [sp]
   54f0c:	stmib	sp, {r0, sl}
   54f10:	movw	r0, #23149	; 0x5a6d
   54f14:	movt	r0, #8
   54f18:	movw	r3, #23168	; 0x5a80
   54f1c:	movt	r3, #8
   54f20:	cmp	r9, #1
   54f24:	moveq	r3, r0
   54f28:	movw	r1, #33174	; 0x8196
   54f2c:	movt	r1, #8
   54f30:	mov	r0, r7
   54f34:	bl	5d06c <fputs@plt+0x4bc84>
   54f38:	mov	r0, r4
   54f3c:	mov	r1, sl
   54f40:	bl	13ddc <fputs@plt+0x29f4>
   54f44:	mov	r0, r7
   54f48:	mov	r1, r9
   54f4c:	bl	5d16c <fputs@plt+0x4bd84>
   54f50:	movw	r1, #33238	; 0x81d6
   54f54:	movt	r1, #8
   54f58:	mov	r0, r4
   54f5c:	mov	r2, r8
   54f60:	bl	1aabc <fputs@plt+0x96d4>
   54f64:	mov	r2, r0
   54f68:	ldr	r0, [sp, #16]
   54f6c:	mov	r1, r9
   54f70:	bl	5d1b0 <fputs@plt+0x4bdc8>
   54f74:	ldrb	r0, [r4, #149]	; 0x95
   54f78:	cmp	r0, #0
   54f7c:	bne	54e90 <fputs@plt+0x43aa8>
   54f80:	mov	r7, r6
   54f84:	mov	r5, #0
   54f88:	b	54e64 <fputs@plt+0x43a7c>
   54f8c:	ldr	r1, [r6, #20]
   54f90:	ldr	r0, [r6, #24]
   54f94:	cmp	r1, r0
   54f98:	bne	54e64 <fputs@plt+0x43a7c>
   54f9c:	ldr	r1, [r6, #4]
   54fa0:	add	r0, r0, #8
   54fa4:	bl	43cf8 <fputs@plt+0x32910>
   54fa8:	ldr	r1, [r0, #60]	; 0x3c
   54fac:	str	r1, [r6, #32]
   54fb0:	str	r6, [r0, #60]	; 0x3c
   54fb4:	b	54e64 <fputs@plt+0x43a7c>
   54fb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54fbc:	add	fp, sp, #28
   54fc0:	sub	sp, sp, #52	; 0x34
   54fc4:	mov	r7, r3
   54fc8:	mov	sl, r2
   54fcc:	mov	r5, r0
   54fd0:	ldr	r4, [r0]
   54fd4:	ldr	r0, [fp, #24]
   54fd8:	ldr	r6, [fp, #16]
   54fdc:	cmp	r0, #0
   54fe0:	beq	55008 <fputs@plt+0x43c20>
   54fe4:	ldr	r0, [sl, #4]
   54fe8:	cmp	r0, #0
   54fec:	beq	55028 <fputs@plt+0x43c40>
   54ff0:	mov	r8, r6
   54ff4:	movw	r1, #33267	; 0x81f3
   54ff8:	movt	r1, #8
   54ffc:	mov	r0, r5
   55000:	bl	1aa38 <fputs@plt+0x9650>
   55004:	b	551d0 <fputs@plt+0x43de8>
   55008:	sub	r3, fp, #32
   5500c:	mov	r0, r5
   55010:	mov	r2, sl
   55014:	bl	5c50c <fputs@plt+0x4b124>
   55018:	cmp	r0, #0
   5501c:	bpl	55030 <fputs@plt+0x43c48>
   55020:	mov	r8, r6
   55024:	b	551d0 <fputs@plt+0x43de8>
   55028:	str	r1, [fp, #-32]	; 0xffffffe0
   5502c:	mov	r0, #1
   55030:	mov	r8, r6
   55034:	cmp	r6, #0
   55038:	beq	551d0 <fputs@plt+0x43de8>
   5503c:	str	r7, [sp, #20]
   55040:	ldrb	r1, [r4, #69]	; 0x45
   55044:	mov	r9, #0
   55048:	cmp	r1, #0
   5504c:	mov	r6, #0
   55050:	bne	551d8 <fputs@plt+0x43df0>
   55054:	mov	r9, r0
   55058:	cmp	r0, #1
   5505c:	mov	r6, r8
   55060:	ldrbne	r0, [r4, #149]	; 0x95
   55064:	cmpne	r0, #0
   55068:	beq	55080 <fputs@plt+0x43c98>
   5506c:	ldr	r1, [r6, #12]
   55070:	mov	r0, r4
   55074:	bl	13ddc <fputs@plt+0x29f4>
   55078:	mov	r0, #0
   5507c:	str	r0, [r6, #12]
   55080:	mov	r0, r5
   55084:	mov	r1, r6
   55088:	bl	61aac <fputs@plt+0x506c4>
   5508c:	ldrb	r1, [r4, #149]	; 0x95
   55090:	cmp	r1, #0
   55094:	beq	550a0 <fputs@plt+0x43cb8>
   55098:	mov	sl, r9
   5509c:	b	550cc <fputs@plt+0x43ce4>
   550a0:	cmp	r0, #0
   550a4:	beq	55098 <fputs@plt+0x43cb0>
   550a8:	ldr	r1, [sl, #4]
   550ac:	cmp	r1, #0
   550b0:	mov	sl, r9
   550b4:	bne	550cc <fputs@plt+0x43ce4>
   550b8:	ldr	r0, [r0, #64]	; 0x40
   550bc:	ldr	r1, [r4, #16]
   550c0:	ldr	r1, [r1, #28]
   550c4:	cmp	r0, r1
   550c8:	movweq	sl, #1
   550cc:	ldrb	r0, [r4, #69]	; 0x45
   550d0:	mov	r9, #0
   550d4:	cmp	r0, #0
   550d8:	mov	r6, #0
   550dc:	bne	551d8 <fputs@plt+0x43df0>
   550e0:	ldr	r7, [fp, #-32]	; 0xffffffe0
   550e4:	str	r7, [sp]
   550e8:	add	r6, sp, #24
   550ec:	movw	r3, #35922	; 0x8c52
   550f0:	movt	r3, #8
   550f4:	mov	r0, r6
   550f8:	mov	r1, r5
   550fc:	mov	r2, sl
   55100:	bl	61b10 <fputs@plt+0x50728>
   55104:	mov	r0, r6
   55108:	mov	r1, r8
   5510c:	bl	61b4c <fputs@plt+0x50764>
   55110:	mov	r9, #0
   55114:	cmp	r0, #0
   55118:	mov	r6, #0
   5511c:	bne	551d8 <fputs@plt+0x43df0>
   55120:	str	r7, [sp, #16]
   55124:	mov	r0, r5
   55128:	mov	r1, r8
   5512c:	bl	61aac <fputs@plt+0x506c4>
   55130:	cmp	r0, #0
   55134:	beq	551b4 <fputs@plt+0x43dcc>
   55138:	ldrb	r1, [r0, #42]	; 0x2a
   5513c:	tst	r1, #16
   55140:	bne	55230 <fputs@plt+0x43e48>
   55144:	str	r0, [sp, #12]
   55148:	mov	r0, r4
   5514c:	ldr	r1, [sp, #16]
   55150:	bl	5c448 <fputs@plt+0x4b060>
   55154:	mov	r6, #0
   55158:	cmp	r0, #0
   5515c:	beq	553c4 <fputs@plt+0x43fdc>
   55160:	mov	r9, r0
   55164:	mov	r0, r5
   55168:	mov	r1, r9
   5516c:	bl	5c58c <fputs@plt+0x4b1a4>
   55170:	cmp	r0, #0
   55174:	bne	551d8 <fputs@plt+0x43df0>
   55178:	ldr	r0, [r4, #16]
   5517c:	add	r0, r0, sl, lsl #4
   55180:	ldr	r0, [r0, #12]
   55184:	add	r0, r0, #40	; 0x28
   55188:	mov	r1, r9
   5518c:	bl	43cf8 <fputs@plt+0x32910>
   55190:	cmp	r0, #0
   55194:	beq	5523c <fputs@plt+0x43e54>
   55198:	ldr	r0, [fp, #28]
   5519c:	cmp	r0, #0
   551a0:	beq	553cc <fputs@plt+0x43fe4>
   551a4:	mov	r0, r5
   551a8:	mov	r1, sl
   551ac:	bl	5bce8 <fputs@plt+0x4a900>
   551b0:	b	551d8 <fputs@plt+0x43df0>
   551b4:	ldrb	r0, [r4, #148]	; 0x94
   551b8:	mov	r9, #0
   551bc:	cmp	r0, #1
   551c0:	mov	r6, #0
   551c4:	bne	551d8 <fputs@plt+0x43df0>
   551c8:	mov	r0, #1
   551cc:	strb	r0, [r4, #150]	; 0x96
   551d0:	mov	r9, #0
   551d4:	mov	r6, #0
   551d8:	mov	r0, r4
   551dc:	mov	r1, r9
   551e0:	bl	13ddc <fputs@plt+0x29f4>
   551e4:	mov	r0, r4
   551e8:	mov	r1, r8
   551ec:	bl	44734 <fputs@plt+0x3334c>
   551f0:	mov	r0, r4
   551f4:	ldr	r1, [fp, #12]
   551f8:	bl	44880 <fputs@plt+0x33498>
   551fc:	mov	r0, r4
   55200:	ldr	r1, [fp, #20]
   55204:	bl	4455c <fputs@plt+0x33174>
   55208:	ldr	r0, [r5, #492]	; 0x1ec
   5520c:	cmp	r0, #0
   55210:	beq	5521c <fputs@plt+0x43e34>
   55214:	sub	sp, fp, #28
   55218:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5521c:	mov	r0, r4
   55220:	mov	r1, r6
   55224:	bl	13ba4 <fputs@plt+0x27bc>
   55228:	sub	sp, fp, #28
   5522c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55230:	movw	r1, #33313	; 0x8221
   55234:	movt	r1, #8
   55238:	b	54ffc <fputs@plt+0x43c14>
   5523c:	ldr	r0, [sp, #12]
   55240:	mov	r7, r0
   55244:	ldr	r0, [r0]
   55248:	movw	r1, #26817	; 0x68c1
   5524c:	movt	r1, #8
   55250:	str	r0, [sp, #16]
   55254:	mov	r2, #7
   55258:	bl	135f0 <fputs@plt+0x2208>
   5525c:	cmp	r0, #0
   55260:	beq	553e4 <fputs@plt+0x43ffc>
   55264:	ldr	r0, [r7, #12]
   55268:	ldr	r1, [sp, #20]
   5526c:	cmp	r1, #49	; 0x31
   55270:	cmpne	r0, #0
   55274:	bne	553f8 <fputs@plt+0x44010>
   55278:	ldr	r2, [sp, #20]
   5527c:	cmp	r2, #49	; 0x31
   55280:	cmpeq	r0, #0
   55284:	beq	55434 <fputs@plt+0x4404c>
   55288:	ldr	r1, [r7, #64]	; 0x40
   5528c:	mov	r0, r4
   55290:	bl	1ab5c <fputs@plt+0x9774>
   55294:	mov	r2, r0
   55298:	ldr	r1, [r4, #16]
   5529c:	ldr	r3, [r1, r0, lsl #4]
   552a0:	ldr	r0, [fp, #24]
   552a4:	cmp	r0, #0
   552a8:	str	r3, [sp, #4]
   552ac:	mov	r0, r3
   552b0:	ldrne	r0, [r1, #16]
   552b4:	str	r0, [sp]
   552b8:	mov	r1, #7
   552bc:	str	r2, [sp, #8]
   552c0:	cmp	r2, #1
   552c4:	movweq	r1, #5
   552c8:	ldr	r0, [fp, #24]
   552cc:	cmp	r0, #0
   552d0:	movwne	r1, #5
   552d4:	mov	r0, r5
   552d8:	mov	r2, r9
   552dc:	ldr	r3, [sp, #16]
   552e0:	bl	5c38c <fputs@plt+0x4afa4>
   552e4:	cmp	r0, #0
   552e8:	bne	551d8 <fputs@plt+0x43df0>
   552ec:	ldr	r0, [sp, #4]
   552f0:	str	r0, [sp]
   552f4:	movw	r0, #23149	; 0x5a6d
   552f8:	movt	r0, #8
   552fc:	movw	r2, #23168	; 0x5a80
   55300:	movt	r2, #8
   55304:	ldr	r1, [sp, #8]
   55308:	cmp	r1, #1
   5530c:	moveq	r2, r0
   55310:	mov	r6, #0
   55314:	mov	r0, r5
   55318:	mov	r1, #18
   5531c:	mov	r3, #0
   55320:	bl	5c38c <fputs@plt+0x4afa4>
   55324:	cmp	r0, #0
   55328:	bne	551d8 <fputs@plt+0x43df0>
   5532c:	mov	r0, r4
   55330:	mov	r2, #36	; 0x24
   55334:	mov	r3, #0
   55338:	bl	19774 <fputs@plt+0x838c>
   5533c:	cmp	r0, #0
   55340:	beq	551d4 <fputs@plt+0x43dec>
   55344:	mov	r6, r0
   55348:	ldr	r7, [fp, #8]
   5534c:	str	r9, [r0]
   55350:	ldr	r1, [r8, #16]
   55354:	mov	r0, r4
   55358:	bl	19540 <fputs@plt+0x8158>
   5535c:	str	r0, [r6, #4]
   55360:	ldr	r0, [r4, #16]
   55364:	add	r0, r0, sl, lsl #4
   55368:	ldr	r0, [r0, #12]
   5536c:	str	r0, [r6, #20]
   55370:	ldr	r0, [sp, #12]
   55374:	ldr	r0, [r0, #64]	; 0x40
   55378:	strb	r7, [r6, #8]
   5537c:	mov	r1, #2
   55380:	ldr	r7, [sp, #20]
   55384:	cmp	r7, #35	; 0x23
   55388:	movweq	r1, #1
   5538c:	cmp	r7, #49	; 0x31
   55390:	movweq	r1, #1
   55394:	strb	r1, [r6, #9]
   55398:	str	r0, [r6, #24]
   5539c:	mov	r0, r4
   553a0:	ldr	r1, [fp, #20]
   553a4:	mov	r2, #1
   553a8:	bl	5ab94 <fputs@plt+0x497ac>
   553ac:	str	r0, [r6, #12]
   553b0:	mov	r0, r4
   553b4:	ldr	r1, [fp, #12]
   553b8:	bl	5b3f8 <fputs@plt+0x4a010>
   553bc:	str	r0, [r6, #16]
   553c0:	str	r6, [r5, #492]	; 0x1ec
   553c4:	mov	r9, #0
   553c8:	b	551d8 <fputs@plt+0x43df0>
   553cc:	movw	r1, #33354	; 0x824a
   553d0:	movt	r1, #8
   553d4:	mov	r0, r5
   553d8:	ldr	r2, [sp, #16]
   553dc:	bl	1aa38 <fputs@plt+0x9650>
   553e0:	b	551d8 <fputs@plt+0x43df0>
   553e4:	movw	r1, #33380	; 0x8264
   553e8:	movt	r1, #8
   553ec:	mov	r0, r5
   553f0:	bl	1aa38 <fputs@plt+0x9650>
   553f4:	b	551d8 <fputs@plt+0x43df0>
   553f8:	mov	r6, #0
   553fc:	str	r6, [sp]
   55400:	movw	r0, #33455	; 0x82af
   55404:	movt	r0, #8
   55408:	movw	r2, #33462	; 0x82b6
   5540c:	movt	r2, #8
   55410:	ldr	r1, [sp, #20]
   55414:	cmp	r1, #35	; 0x23
   55418:	moveq	r2, r0
   5541c:	movw	r1, #33418	; 0x828a
   55420:	movt	r1, #8
   55424:	mov	r0, r5
   55428:	mov	r3, r8
   5542c:	bl	1aa38 <fputs@plt+0x9650>
   55430:	b	551d8 <fputs@plt+0x43df0>
   55434:	movw	r1, #33468	; 0x82bc
   55438:	movt	r1, #8
   5543c:	mov	r6, #0
   55440:	mov	r0, r5
   55444:	mov	r2, r8
   55448:	mov	r3, #0
   5544c:	bl	1aa38 <fputs@plt+0x9650>
   55450:	b	551d8 <fputs@plt+0x43df0>
   55454:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   55458:	add	fp, sp, #24
   5545c:	mov	r4, r3
   55460:	mov	r6, r2
   55464:	mov	r2, r1
   55468:	mov	r5, r0
   5546c:	mov	r1, #110	; 0x6e
   55470:	bl	771bc <fputs@plt+0x65dd4>
   55474:	mov	r7, r0
   55478:	cmp	r0, #0
   5547c:	beq	554b0 <fputs@plt+0x440c8>
   55480:	ldr	r8, [fp, #8]
   55484:	mov	r0, r5
   55488:	mov	r1, r6
   5548c:	mov	r2, #1
   55490:	bl	5aff0 <fputs@plt+0x49c08>
   55494:	str	r0, [r7, #20]
   55498:	mov	r0, r5
   5549c:	mov	r1, r4
   554a0:	mov	r2, #1
   554a4:	bl	5ab94 <fputs@plt+0x497ac>
   554a8:	str	r0, [r7, #16]
   554ac:	strb	r8, [r7, #1]
   554b0:	mov	r0, r5
   554b4:	mov	r1, r6
   554b8:	bl	445f8 <fputs@plt+0x33210>
   554bc:	mov	r0, r5
   554c0:	mov	r1, r4
   554c4:	bl	4455c <fputs@plt+0x33174>
   554c8:	mov	r0, r7
   554cc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   554d0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   554d4:	add	fp, sp, #24
   554d8:	mov	r4, r3
   554dc:	mov	r7, r2
   554e0:	mov	r2, r1
   554e4:	mov	r5, r0
   554e8:	mov	r1, #108	; 0x6c
   554ec:	bl	771bc <fputs@plt+0x65dd4>
   554f0:	mov	r6, r0
   554f4:	cmp	r0, #0
   554f8:	beq	55520 <fputs@plt+0x44138>
   554fc:	ldr	r8, [fp, #8]
   55500:	mov	r0, r5
   55504:	mov	r1, r4
   55508:	mov	r2, #1
   5550c:	bl	5ae9c <fputs@plt+0x49ab4>
   55510:	str	r7, [r6, #24]
   55514:	str	r0, [r6, #8]
   55518:	strb	r8, [r6, #1]
   5551c:	b	5552c <fputs@plt+0x44144>
   55520:	mov	r0, r5
   55524:	mov	r1, r7
   55528:	bl	44880 <fputs@plt+0x33498>
   5552c:	mov	r0, r5
   55530:	mov	r1, r4
   55534:	bl	44678 <fputs@plt+0x33290>
   55538:	mov	r0, r6
   5553c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   55540:	push	{r4, r5, r6, sl, fp, lr}
   55544:	add	fp, sp, #16
   55548:	mov	r4, r2
   5554c:	mov	r2, r1
   55550:	mov	r5, r0
   55554:	mov	r1, #109	; 0x6d
   55558:	bl	771bc <fputs@plt+0x65dd4>
   5555c:	mov	r6, r0
   55560:	cmp	r0, #0
   55564:	beq	55584 <fputs@plt+0x4419c>
   55568:	mov	r0, r5
   5556c:	mov	r1, r4
   55570:	mov	r2, #1
   55574:	bl	5ab94 <fputs@plt+0x497ac>
   55578:	str	r0, [r6, #16]
   5557c:	mov	r0, #10
   55580:	strb	r0, [r6, #1]
   55584:	mov	r0, r5
   55588:	mov	r1, r4
   5558c:	bl	4455c <fputs@plt+0x33174>
   55590:	mov	r0, r6
   55594:	pop	{r4, r5, r6, sl, fp, pc}
   55598:	push	{r4, r5, r6, sl, fp, lr}
   5559c:	add	fp, sp, #16
   555a0:	mov	r5, r1
   555a4:	mov	r6, r0
   555a8:	mov	r4, #0
   555ac:	mov	r2, #36	; 0x24
   555b0:	mov	r3, #0
   555b4:	bl	19774 <fputs@plt+0x838c>
   555b8:	cmp	r0, #0
   555bc:	beq	555d0 <fputs@plt+0x441e8>
   555c0:	str	r5, [r0, #8]
   555c4:	movw	r1, #2679	; 0xa77
   555c8:	strh	r1, [r0]
   555cc:	pop	{r4, r5, r6, sl, fp, pc}
   555d0:	mov	r0, r6
   555d4:	mov	r1, r5
   555d8:	bl	44678 <fputs@plt+0x33290>
   555dc:	mov	r0, r4
   555e0:	pop	{r4, r5, r6, sl, fp, pc}
   555e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   555e8:	add	fp, sp, #28
   555ec:	sub	sp, sp, #12
   555f0:	mov	r8, r1
   555f4:	mov	r9, r0
   555f8:	ldr	r5, [r0]
   555fc:	ldrb	r0, [r5, #69]	; 0x45
   55600:	cmp	r0, #0
   55604:	bne	556fc <fputs@plt+0x44314>
   55608:	mov	r6, r2
   5560c:	mov	r0, r9
   55610:	bl	46e34 <fputs@plt+0x35a4c>
   55614:	cmp	r0, #0
   55618:	bne	556fc <fputs@plt+0x44314>
   5561c:	ldr	r7, [r8, #12]
   55620:	ldr	r0, [r5, #20]
   55624:	cmp	r0, #1
   55628:	blt	556c4 <fputs@plt+0x442dc>
   5562c:	str	r8, [sp, #4]
   55630:	ldr	r0, [r8, #16]
   55634:	str	r0, [sp, #8]
   55638:	mov	r4, #0
   5563c:	mov	r8, #0
   55640:	b	55678 <fputs@plt+0x44290>
   55644:	ldr	r0, [r5, #16]
   55648:	add	r0, r0, sl, lsl #4
   5564c:	ldr	r0, [r0, #12]
   55650:	add	r0, r0, #40	; 0x28
   55654:	ldr	r1, [sp, #8]
   55658:	bl	43cf8 <fputs@plt+0x32910>
   5565c:	mov	r4, r0
   55660:	cmp	r0, #0
   55664:	bne	556a8 <fputs@plt+0x442c0>
   55668:	ldr	r0, [r5, #20]
   5566c:	add	r8, r8, #1
   55670:	cmp	r8, r0
   55674:	bge	556a8 <fputs@plt+0x442c0>
   55678:	cmp	r8, #2
   5567c:	mov	sl, r8
   55680:	eorcc	sl, sl, #1
   55684:	cmp	r7, #0
   55688:	beq	55644 <fputs@plt+0x4425c>
   5568c:	ldr	r0, [r5, #16]
   55690:	ldr	r0, [r0, sl, lsl #4]
   55694:	mov	r1, r7
   55698:	bl	15bb4 <fputs@plt+0x47cc>
   5569c:	cmp	r0, #0
   556a0:	bne	55668 <fputs@plt+0x44280>
   556a4:	b	55644 <fputs@plt+0x4425c>
   556a8:	cmp	r4, #0
   556ac:	ldr	r8, [sp, #4]
   556b0:	beq	556c4 <fputs@plt+0x442dc>
   556b4:	mov	r0, r9
   556b8:	mov	r1, r4
   556bc:	bl	62aec <fputs@plt+0x51704>
   556c0:	b	556fc <fputs@plt+0x44314>
   556c4:	cmp	r6, #0
   556c8:	beq	556dc <fputs@plt+0x442f4>
   556cc:	mov	r0, r9
   556d0:	mov	r1, r7
   556d4:	bl	62658 <fputs@plt+0x51270>
   556d8:	b	556f4 <fputs@plt+0x4430c>
   556dc:	movw	r1, #33514	; 0x82ea
   556e0:	movt	r1, #8
   556e4:	mov	r0, r9
   556e8:	mov	r2, r8
   556ec:	mov	r3, #0
   556f0:	bl	1aa38 <fputs@plt+0x9650>
   556f4:	mov	r0, #1
   556f8:	strb	r0, [r9, #17]
   556fc:	mov	r0, r5
   55700:	mov	r1, r8
   55704:	sub	sp, fp, #28
   55708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5570c:	b	44734 <fputs@plt+0x3334c>
   55710:	push	{fp, lr}
   55714:	mov	fp, sp
   55718:	sub	sp, sp, #16
   5571c:	mov	ip, r1
   55720:	stm	sp, {r1, r2, r3}
   55724:	movw	r2, #17924	; 0x4604
   55728:	movt	r2, #8
   5572c:	mov	r1, #24
   55730:	mov	r3, ip
   55734:	bl	77648 <fputs@plt+0x66260>
   55738:	mov	sp, fp
   5573c:	pop	{fp, pc}
   55740:	push	{fp, lr}
   55744:	mov	fp, sp
   55748:	sub	sp, sp, #16
   5574c:	mov	r3, r1
   55750:	mov	r1, #0
   55754:	str	r1, [sp]
   55758:	stmib	sp, {r1, r3}
   5575c:	movw	r2, #18016	; 0x4660
   55760:	movt	r2, #8
   55764:	mov	r1, #25
   55768:	bl	77648 <fputs@plt+0x66260>
   5576c:	mov	sp, fp
   55770:	pop	{fp, pc}
   55774:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   55778:	add	fp, sp, #24
   5577c:	sub	sp, sp, #8
   55780:	mov	r6, r2
   55784:	mov	r7, r1
   55788:	mov	r4, r0
   5578c:	ldr	r5, [r0]
   55790:	bl	46e34 <fputs@plt+0x35a4c>
   55794:	cmp	r0, #0
   55798:	beq	557a4 <fputs@plt+0x443bc>
   5579c:	sub	sp, fp, #24
   557a0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   557a4:	cmp	r7, #0
   557a8:	beq	5580c <fputs@plt+0x44424>
   557ac:	cmp	r6, #0
   557b0:	beq	557c0 <fputs@plt+0x443d8>
   557b4:	ldr	r0, [r6]
   557b8:	cmp	r0, #0
   557bc:	bne	5582c <fputs@plt+0x44444>
   557c0:	ldr	r0, [r4]
   557c4:	mov	r1, r7
   557c8:	bl	5c448 <fputs@plt+0x4b060>
   557cc:	cmp	r0, #0
   557d0:	beq	5579c <fputs@plt+0x443b4>
   557d4:	mov	r8, r0
   557d8:	ldrb	r1, [r5, #66]	; 0x42
   557dc:	mov	r0, r5
   557e0:	mov	r2, r8
   557e4:	mov	r3, #0
   557e8:	bl	56f20 <fputs@plt+0x45b38>
   557ec:	cmp	r0, #0
   557f0:	beq	55820 <fputs@plt+0x44438>
   557f4:	mov	r0, r4
   557f8:	mov	r1, r8
   557fc:	bl	77f74 <fputs@plt+0x66b8c>
   55800:	mov	r0, r5
   55804:	mov	r1, r8
   55808:	b	5589c <fputs@plt+0x444b4>
   5580c:	mov	r0, r4
   55810:	mov	r1, #0
   55814:	bl	77f74 <fputs@plt+0x66b8c>
   55818:	sub	sp, fp, #24
   5581c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   55820:	mov	r0, r5
   55824:	mov	r1, r8
   55828:	bl	13ddc <fputs@plt+0x29f4>
   5582c:	add	r3, sp, #4
   55830:	mov	r0, r4
   55834:	mov	r1, r7
   55838:	mov	r2, r6
   5583c:	bl	5c50c <fputs@plt+0x4b124>
   55840:	cmp	r0, #0
   55844:	bmi	5579c <fputs@plt+0x443b4>
   55848:	mov	r6, r0
   5584c:	ldr	r1, [sp, #4]
   55850:	mov	r0, r5
   55854:	bl	5c448 <fputs@plt+0x4b060>
   55858:	cmp	r0, #0
   5585c:	beq	5579c <fputs@plt+0x443b4>
   55860:	mov	r7, r0
   55864:	ldr	r0, [r5, #16]
   55868:	ldr	r8, [r0, r6, lsl #4]
   5586c:	mov	r0, r5
   55870:	mov	r1, r7
   55874:	mov	r2, r8
   55878:	bl	1f85c <fputs@plt+0xe474>
   5587c:	cmp	r0, #0
   55880:	beq	558a8 <fputs@plt+0x444c0>
   55884:	mov	r1, r0
   55888:	mov	r0, r4
   5588c:	mov	r2, #0
   55890:	bl	77fe8 <fputs@plt+0x66c00>
   55894:	mov	r0, r5
   55898:	mov	r1, r7
   5589c:	bl	13ddc <fputs@plt+0x29f4>
   558a0:	sub	sp, fp, #24
   558a4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   558a8:	mov	r0, r5
   558ac:	mov	r1, r7
   558b0:	mov	r2, r8
   558b4:	bl	43aec <fputs@plt+0x32704>
   558b8:	mov	r8, r0
   558bc:	mov	r0, r5
   558c0:	mov	r1, r7
   558c4:	bl	13ddc <fputs@plt+0x29f4>
   558c8:	cmp	r8, #0
   558cc:	beq	558f8 <fputs@plt+0x44510>
   558d0:	mov	r0, r4
   558d4:	mov	r1, #0
   558d8:	mov	r2, r6
   558dc:	bl	5c604 <fputs@plt+0x4b21c>
   558e0:	mov	r0, r4
   558e4:	mov	r1, r8
   558e8:	mvn	r2, #0
   558ec:	bl	61cd0 <fputs@plt+0x508e8>
   558f0:	sub	sp, fp, #24
   558f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   558f8:	movw	r1, #34043	; 0x84fb
   558fc:	movt	r1, #8
   55900:	mov	r0, r4
   55904:	bl	1aa38 <fputs@plt+0x9650>
   55908:	sub	sp, fp, #24
   5590c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   55910:	push	{r4, r5, r6, r7, fp, lr}
   55914:	add	fp, sp, #16
   55918:	sub	sp, sp, #8
   5591c:	mov	r7, r2
   55920:	mov	r6, r1
   55924:	mov	r4, r0
   55928:	ldr	r5, [r0]
   5592c:	bl	46e34 <fputs@plt+0x35a4c>
   55930:	cmp	r0, #0
   55934:	beq	55940 <fputs@plt+0x44558>
   55938:	sub	sp, fp, #16
   5593c:	pop	{r4, r5, r6, r7, fp, pc}
   55940:	cmp	r6, #0
   55944:	beq	559bc <fputs@plt+0x445d4>
   55948:	ldr	r0, [r7, #4]
   5594c:	cmp	r0, #0
   55950:	beq	559f0 <fputs@plt+0x44608>
   55954:	add	r3, sp, #4
   55958:	mov	r0, r4
   5595c:	mov	r1, r6
   55960:	mov	r2, r7
   55964:	bl	5c50c <fputs@plt+0x4b124>
   55968:	cmp	r0, #0
   5596c:	bmi	55a8c <fputs@plt+0x446a4>
   55970:	ldr	r1, [r5, #16]
   55974:	ldr	r7, [r1, r0, lsl #4]
   55978:	ldr	r1, [sp, #4]
   5597c:	mov	r0, r5
   55980:	bl	5c448 <fputs@plt+0x4b060>
   55984:	cmp	r0, #0
   55988:	beq	55a8c <fputs@plt+0x446a4>
   5598c:	mov	r6, r0
   55990:	mov	r0, r5
   55994:	mov	r1, r6
   55998:	mov	r2, r7
   5599c:	bl	43aec <fputs@plt+0x32704>
   559a0:	cmp	r0, #0
   559a4:	bne	55a44 <fputs@plt+0x4465c>
   559a8:	mov	r0, r4
   559ac:	mov	r1, #0
   559b0:	mov	r2, r6
   559b4:	mov	r3, r7
   559b8:	b	55a64 <fputs@plt+0x4467c>
   559bc:	ldr	r0, [r5, #20]
   559c0:	cmp	r0, #1
   559c4:	blt	55a8c <fputs@plt+0x446a4>
   559c8:	mov	r6, #0
   559cc:	cmp	r6, #1
   559d0:	movne	r0, r4
   559d4:	movne	r1, r6
   559d8:	blne	780dc <fputs@plt+0x66cf4>
   559dc:	ldr	r0, [r5, #20]
   559e0:	add	r6, r6, #1
   559e4:	cmp	r6, r0
   559e8:	blt	559cc <fputs@plt+0x445e4>
   559ec:	b	55a8c <fputs@plt+0x446a4>
   559f0:	mov	r0, r5
   559f4:	mov	r1, r6
   559f8:	bl	5c6d4 <fputs@plt+0x4b2ec>
   559fc:	cmp	r0, #0
   55a00:	bmi	55a14 <fputs@plt+0x4462c>
   55a04:	mov	r1, r0
   55a08:	mov	r0, r4
   55a0c:	bl	780dc <fputs@plt+0x66cf4>
   55a10:	b	55a8c <fputs@plt+0x446a4>
   55a14:	mov	r0, r5
   55a18:	mov	r1, r6
   55a1c:	bl	5c448 <fputs@plt+0x4b060>
   55a20:	cmp	r0, #0
   55a24:	beq	55a8c <fputs@plt+0x446a4>
   55a28:	mov	r6, r0
   55a2c:	mov	r0, r5
   55a30:	mov	r1, r6
   55a34:	mov	r2, #0
   55a38:	bl	43aec <fputs@plt+0x32704>
   55a3c:	cmp	r0, #0
   55a40:	beq	55a54 <fputs@plt+0x4466c>
   55a44:	mov	r2, r0
   55a48:	ldr	r1, [r0, #12]
   55a4c:	mov	r0, r4
   55a50:	b	55a7c <fputs@plt+0x44694>
   55a54:	mov	r0, r4
   55a58:	mov	r1, #0
   55a5c:	mov	r2, r6
   55a60:	mov	r3, #0
   55a64:	bl	1a930 <fputs@plt+0x9548>
   55a68:	cmp	r0, #0
   55a6c:	beq	55a80 <fputs@plt+0x44698>
   55a70:	mov	r1, r0
   55a74:	mov	r0, r4
   55a78:	mov	r2, #0
   55a7c:	bl	7818c <fputs@plt+0x66da4>
   55a80:	mov	r0, r5
   55a84:	mov	r1, r6
   55a88:	bl	13ddc <fputs@plt+0x29f4>
   55a8c:	mov	r0, r4
   55a90:	bl	567e0 <fputs@plt+0x453f8>
   55a94:	cmp	r0, #0
   55a98:	movne	r1, #147	; 0x93
   55a9c:	blne	56880 <fputs@plt+0x45498>
   55aa0:	sub	sp, fp, #16
   55aa4:	pop	{r4, r5, r6, r7, fp, pc}
   55aa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55aac:	add	fp, sp, #28
   55ab0:	sub	sp, sp, #52	; 0x34
   55ab4:	mov	r5, r1
   55ab8:	mov	r7, r0
   55abc:	ldr	r4, [r0]
   55ac0:	ldr	sl, [r4, #24]
   55ac4:	ldrb	r0, [r4, #69]	; 0x45
   55ac8:	mov	r6, #0
   55acc:	cmp	r0, #0
   55ad0:	beq	55af8 <fputs@plt+0x44710>
   55ad4:	mov	r0, r4
   55ad8:	mov	r1, r5
   55adc:	bl	44734 <fputs@plt+0x3334c>
   55ae0:	mov	r0, r4
   55ae4:	mov	r1, r6
   55ae8:	bl	13ddc <fputs@plt+0x29f4>
   55aec:	str	sl, [r4, #24]
   55af0:	sub	sp, fp, #28
   55af4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55af8:	mov	r9, r2
   55afc:	add	r2, r5, #8
   55b00:	mov	r6, #0
   55b04:	mov	r0, r7
   55b08:	mov	r1, #0
   55b0c:	bl	606ac <fputs@plt+0x4f2c4>
   55b10:	cmp	r0, #0
   55b14:	beq	55ad4 <fputs@plt+0x446ec>
   55b18:	str	r0, [fp, #-32]	; 0xffffffe0
   55b1c:	ldr	r1, [r0, #64]	; 0x40
   55b20:	ldr	r0, [r7]
   55b24:	bl	1ab5c <fputs@plt+0x9774>
   55b28:	ldr	r2, [r4, #16]
   55b2c:	ldr	r1, [r4, #24]
   55b30:	str	r0, [fp, #-36]	; 0xffffffdc
   55b34:	ldr	r8, [r2, r0, lsl #4]
   55b38:	orr	r0, r1, #2097152	; 0x200000
   55b3c:	str	r0, [r4, #24]
   55b40:	mov	r0, r4
   55b44:	mov	r1, r9
   55b48:	bl	5c448 <fputs@plt+0x4b060>
   55b4c:	cmp	r0, #0
   55b50:	beq	55ad4 <fputs@plt+0x446ec>
   55b54:	mov	r6, r0
   55b58:	mov	r0, r4
   55b5c:	mov	r1, r6
   55b60:	mov	r2, r8
   55b64:	bl	1f85c <fputs@plt+0xe474>
   55b68:	cmp	r0, #0
   55b6c:	bne	55b8c <fputs@plt+0x447a4>
   55b70:	mov	r9, r8
   55b74:	mov	r0, r4
   55b78:	mov	r1, r6
   55b7c:	mov	r2, r8
   55b80:	bl	43aec <fputs@plt+0x32704>
   55b84:	cmp	r0, #0
   55b88:	beq	55ba4 <fputs@plt+0x447bc>
   55b8c:	movw	r1, #34199	; 0x8597
   55b90:	movt	r1, #8
   55b94:	mov	r0, r7
   55b98:	mov	r2, r6
   55b9c:	bl	1aa38 <fputs@plt+0x9650>
   55ba0:	b	55ad4 <fputs@plt+0x446ec>
   55ba4:	ldr	r8, [fp, #-32]	; 0xffffffe0
   55ba8:	ldr	r1, [r8]
   55bac:	mov	r0, r7
   55bb0:	bl	78da0 <fputs@plt+0x679b8>
   55bb4:	cmp	r0, #0
   55bb8:	bne	55ad4 <fputs@plt+0x446ec>
   55bbc:	mov	r0, r7
   55bc0:	mov	r1, r6
   55bc4:	bl	5c58c <fputs@plt+0x4b1a4>
   55bc8:	cmp	r0, #0
   55bcc:	bne	55ad4 <fputs@plt+0x446ec>
   55bd0:	ldr	r3, [r8]
   55bd4:	ldr	r0, [r8, #12]
   55bd8:	cmp	r0, #0
   55bdc:	beq	55bf8 <fputs@plt+0x44810>
   55be0:	movw	r1, #34258	; 0x85d2
   55be4:	movt	r1, #8
   55be8:	mov	r0, r7
   55bec:	mov	r2, r3
   55bf0:	bl	1aa38 <fputs@plt+0x9650>
   55bf4:	b	55ad4 <fputs@plt+0x446ec>
   55bf8:	mov	r0, #0
   55bfc:	str	r0, [sp]
   55c00:	mov	r0, r7
   55c04:	mov	r1, #26
   55c08:	mov	r2, r9
   55c0c:	bl	5c38c <fputs@plt+0x4afa4>
   55c10:	cmp	r0, #0
   55c14:	bne	55ad4 <fputs@plt+0x446ec>
   55c18:	mov	r0, r7
   55c1c:	mov	r1, r8
   55c20:	bl	60734 <fputs@plt+0x4f34c>
   55c24:	cmp	r0, #0
   55c28:	bne	55ad4 <fputs@plt+0x446ec>
   55c2c:	str	r9, [sp, #40]	; 0x28
   55c30:	ldrb	r0, [r8, #42]	; 0x2a
   55c34:	mov	r9, #0
   55c38:	tst	r0, #16
   55c3c:	beq	55c60 <fputs@plt+0x44878>
   55c40:	mov	r0, r4
   55c44:	mov	r1, r8
   55c48:	bl	461b8 <fputs@plt+0x34dd0>
   55c4c:	ldr	r1, [r0, #8]
   55c50:	ldr	r1, [r1]
   55c54:	ldr	r9, [r1, #76]	; 0x4c
   55c58:	cmp	r9, #0
   55c5c:	movne	r9, r0
   55c60:	mov	r0, r7
   55c64:	bl	567e0 <fputs@plt+0x453f8>
   55c68:	str	r0, [sp, #36]	; 0x24
   55c6c:	cmp	r0, #0
   55c70:	beq	55ad4 <fputs@plt+0x446ec>
   55c74:	cmp	r9, #0
   55c78:	mov	r1, r9
   55c7c:	movwne	r1, #1
   55c80:	mov	r0, r7
   55c84:	ldr	r2, [fp, #-36]	; 0xffffffdc
   55c88:	bl	5c604 <fputs@plt+0x4b21c>
   55c8c:	mov	r0, r7
   55c90:	ldr	r1, [fp, #-36]	; 0xffffffdc
   55c94:	bl	5d16c <fputs@plt+0x4bd84>
   55c98:	cmp	r9, #0
   55c9c:	beq	55ce8 <fputs@plt+0x44900>
   55ca0:	ldr	r0, [r7, #76]	; 0x4c
   55ca4:	add	r1, r0, #1
   55ca8:	str	r1, [sp, #32]
   55cac:	str	r1, [r7, #76]	; 0x4c
   55cb0:	ldr	r0, [sp, #36]	; 0x24
   55cb4:	mov	r2, r6
   55cb8:	bl	56c2c <fputs@plt+0x45844>
   55cbc:	mvn	r0, #9
   55cc0:	mov	r1, #0
   55cc4:	stm	sp, {r1, r9}
   55cc8:	str	r0, [sp, #8]
   55ccc:	ldr	r0, [sp, #36]	; 0x24
   55cd0:	mov	r1, #155	; 0x9b
   55cd4:	ldr	r2, [sp, #32]
   55cd8:	mov	r3, #0
   55cdc:	bl	568bc <fputs@plt+0x454d4>
   55ce0:	mov	r0, r7
   55ce4:	bl	59c08 <fputs@plt+0x48820>
   55ce8:	ldr	r0, [r8]
   55cec:	str	r0, [sp, #36]	; 0x24
   55cf0:	mvn	r1, #0
   55cf4:	bl	47a84 <fputs@plt+0x3669c>
   55cf8:	str	r0, [sp, #32]
   55cfc:	ldrb	r0, [r4, #26]
   55d00:	tst	r0, #8
   55d04:	beq	55d64 <fputs@plt+0x4497c>
   55d08:	mov	r0, r7
   55d0c:	mov	r1, r8
   55d10:	bl	78e08 <fputs@plt+0x67a20>
   55d14:	cmp	r0, #0
   55d18:	beq	55d64 <fputs@plt+0x4497c>
   55d1c:	mov	r9, r0
   55d20:	ldr	r0, [sp, #36]	; 0x24
   55d24:	stm	sp, {r0, r6, r9}
   55d28:	ldr	r0, [fp, #-36]	; 0xffffffdc
   55d2c:	cmp	r0, #1
   55d30:	movw	r3, #23168	; 0x5a80
   55d34:	movt	r3, #8
   55d38:	movw	r0, #23149	; 0x5a6d
   55d3c:	movt	r0, #8
   55d40:	moveq	r3, r0
   55d44:	movw	r1, #34285	; 0x85ed
   55d48:	movt	r1, #8
   55d4c:	mov	r0, r7
   55d50:	ldr	r2, [sp, #40]	; 0x28
   55d54:	bl	5d06c <fputs@plt+0x4bc84>
   55d58:	mov	r0, r4
   55d5c:	mov	r1, r9
   55d60:	bl	13ddc <fputs@plt+0x29f4>
   55d64:	str	r6, [sp]
   55d68:	str	r6, [sp, #4]
   55d6c:	str	r6, [sp, #8]
   55d70:	str	r6, [sp, #12]
   55d74:	str	r6, [sp, #16]
   55d78:	ldr	r0, [sp, #32]
   55d7c:	str	r0, [sp, #20]
   55d80:	ldr	r0, [sp, #36]	; 0x24
   55d84:	str	r0, [sp, #24]
   55d88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   55d8c:	cmp	r0, #1
   55d90:	movw	r3, #23168	; 0x5a80
   55d94:	movt	r3, #8
   55d98:	movw	r0, #23149	; 0x5a6d
   55d9c:	movt	r0, #8
   55da0:	moveq	r3, r0
   55da4:	movw	r1, #34354	; 0x8632
   55da8:	movt	r1, #8
   55dac:	mov	r0, r7
   55db0:	ldr	r9, [sp, #40]	; 0x28
   55db4:	mov	r2, r9
   55db8:	bl	5d06c <fputs@plt+0x4bc84>
   55dbc:	movw	r1, #26764	; 0x688c
   55dc0:	movt	r1, #8
   55dc4:	mov	r0, r4
   55dc8:	mov	r2, r9
   55dcc:	bl	1f85c <fputs@plt+0xe474>
   55dd0:	cmp	r0, #0
   55dd4:	beq	55df8 <fputs@plt+0x44a10>
   55dd8:	ldr	r0, [r8]
   55ddc:	str	r0, [sp]
   55de0:	movw	r1, #34738	; 0x87b2
   55de4:	movt	r1, #8
   55de8:	mov	r0, r7
   55dec:	mov	r2, r9
   55df0:	mov	r3, r6
   55df4:	bl	5d06c <fputs@plt+0x4bc84>
   55df8:	mov	r0, r7
   55dfc:	mov	r1, r8
   55e00:	bl	78e60 <fputs@plt+0x67a78>
   55e04:	cmp	r0, #0
   55e08:	beq	55e38 <fputs@plt+0x44a50>
   55e0c:	mov	r9, r0
   55e10:	str	r0, [sp]
   55e14:	movw	r1, #34796	; 0x87ec
   55e18:	movt	r1, #8
   55e1c:	mov	r0, r7
   55e20:	mov	r2, r6
   55e24:	mov	r3, r6
   55e28:	bl	5d06c <fputs@plt+0x4bc84>
   55e2c:	mov	r0, r4
   55e30:	mov	r1, r9
   55e34:	bl	13ddc <fputs@plt+0x29f4>
   55e38:	ldrb	r0, [r4, #26]
   55e3c:	tst	r0, #8
   55e40:	beq	55e84 <fputs@plt+0x44a9c>
   55e44:	mov	r0, r8
   55e48:	bl	62a2c <fputs@plt+0x51644>
   55e4c:	cmp	r0, #0
   55e50:	beq	55e84 <fputs@plt+0x44a9c>
   55e54:	mov	r9, r0
   55e58:	b	55e68 <fputs@plt+0x44a80>
   55e5c:	ldr	r9, [r9, #12]
   55e60:	cmp	r9, #0
   55e64:	beq	55e84 <fputs@plt+0x44a9c>
   55e68:	ldr	r1, [r9]
   55e6c:	cmp	r1, r8
   55e70:	beq	55e5c <fputs@plt+0x44a74>
   55e74:	ldr	r2, [r1]
   55e78:	mov	r0, r7
   55e7c:	bl	78f0c <fputs@plt+0x67b24>
   55e80:	b	55e5c <fputs@plt+0x44a74>
   55e84:	mov	r0, r7
   55e88:	mov	r1, r8
   55e8c:	mov	r2, r6
   55e90:	bl	78f0c <fputs@plt+0x67b24>
   55e94:	b	55ad4 <fputs@plt+0x446ec>
   55e98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55e9c:	add	fp, sp, #28
   55ea0:	sub	sp, sp, #52	; 0x34
   55ea4:	mov	r4, r0
   55ea8:	ldr	r0, [r0, #68]	; 0x44
   55eac:	cmp	r0, #0
   55eb0:	bne	55f50 <fputs@plt+0x44b68>
   55eb4:	mov	r2, r1
   55eb8:	ldr	r0, [r4]
   55ebc:	ldrb	r1, [r0, #69]	; 0x45
   55ec0:	cmp	r1, #0
   55ec4:	bne	55f50 <fputs@plt+0x44b68>
   55ec8:	ldr	r1, [r4, #8]
   55ecc:	str	r1, [sp, #32]
   55ed0:	ldr	r9, [r4, #488]	; 0x1e8
   55ed4:	ldr	r1, [r9, #64]	; 0x40
   55ed8:	str	r0, [fp, #-36]	; 0xffffffdc
   55edc:	str	r2, [sp, #40]	; 0x28
   55ee0:	bl	1ab5c <fputs@plt+0x9774>
   55ee4:	mov	r5, r0
   55ee8:	ldm	r9, {r0, r1}
   55eec:	ldrsh	r2, [r9, #34]	; 0x22
   55ef0:	sub	r2, r2, #1
   55ef4:	add	r8, r1, r2, lsl #4
   55ef8:	ldr	r1, [r8, #4]
   55efc:	str	r1, [sp, #36]	; 0x24
   55f00:	ldr	r1, [fp, #-36]	; 0xffffffdc
   55f04:	ldr	r1, [r1, #16]
   55f08:	ldr	r7, [r1, r5, lsl #4]
   55f0c:	add	r6, r0, #16
   55f10:	ldr	r0, [fp, #-36]	; 0xffffffdc
   55f14:	mov	r1, r6
   55f18:	mov	r2, r7
   55f1c:	bl	1f85c <fputs@plt+0xe474>
   55f20:	mov	sl, r0
   55f24:	ldr	r3, [r0]
   55f28:	mov	r0, #0
   55f2c:	str	r0, [sp]
   55f30:	mov	r0, r4
   55f34:	mov	r1, #26
   55f38:	mov	r2, r7
   55f3c:	bl	5c38c <fputs@plt+0x4afa4>
   55f40:	ldr	lr, [sp, #40]	; 0x28
   55f44:	ldr	ip, [fp, #-36]	; 0xffffffdc
   55f48:	cmp	r0, #0
   55f4c:	beq	55f58 <fputs@plt+0x44b70>
   55f50:	sub	sp, fp, #28
   55f54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55f58:	mov	r3, #0
   55f5c:	str	r9, [sp, #28]
   55f60:	str	r7, [sp, #20]
   55f64:	str	r5, [sp, #24]
   55f68:	ldr	r1, [sp, #36]	; 0x24
   55f6c:	cmp	r1, #0
   55f70:	beq	55f84 <fputs@plt+0x44b9c>
   55f74:	ldr	r0, [r1, #12]
   55f78:	ldrb	r0, [r0]
   55f7c:	subs	r3, r0, #101	; 0x65
   55f80:	movne	r3, r1
   55f84:	ldrb	r0, [r8, #15]
   55f88:	tst	r0, #1
   55f8c:	ldr	r2, [sp, #28]
   55f90:	bne	55fac <fputs@plt+0x44bc4>
   55f94:	ldr	r0, [r2, #8]
   55f98:	cmp	r0, #0
   55f9c:	beq	55fc4 <fputs@plt+0x44bdc>
   55fa0:	movw	r1, #34998	; 0x88b6
   55fa4:	movt	r1, #8
   55fa8:	b	55fb4 <fputs@plt+0x44bcc>
   55fac:	movw	r1, #34966	; 0x8896
   55fb0:	movt	r1, #8
   55fb4:	mov	r0, r4
   55fb8:	sub	sp, fp, #28
   55fbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55fc0:	b	1aa38 <fputs@plt+0x9650>
   55fc4:	mov	r5, sl
   55fc8:	ldrb	r0, [ip, #26]
   55fcc:	tst	r0, #8
   55fd0:	beq	55fe4 <fputs@plt+0x44bfc>
   55fd4:	cmp	r3, #0
   55fd8:	ldrne	r0, [r2, #16]
   55fdc:	cmpne	r0, #0
   55fe0:	bne	56168 <fputs@plt+0x44d80>
   55fe4:	mov	r2, r3
   55fe8:	cmp	r3, #0
   55fec:	bne	56008 <fputs@plt+0x44c20>
   55ff0:	ldrb	r0, [r8, #12]
   55ff4:	cmp	r0, #0
   55ff8:	beq	56008 <fputs@plt+0x44c20>
   55ffc:	movw	r1, #35084	; 0x890c
   56000:	movt	r1, #8
   56004:	b	55fb4 <fputs@plt+0x44bcc>
   56008:	cmp	r2, #0
   5600c:	beq	56054 <fputs@plt+0x44c6c>
   56010:	mov	r0, #0
   56014:	str	r0, [fp, #-32]	; 0xffffffe0
   56018:	sub	r0, fp, #32
   5601c:	str	r0, [sp]
   56020:	mov	r0, ip
   56024:	mov	r1, r2
   56028:	mov	r2, #1
   5602c:	mov	r3, #65	; 0x41
   56030:	bl	59f38 <fputs@plt+0x48b50>
   56034:	cmp	r0, #0
   56038:	bne	55f50 <fputs@plt+0x44b68>
   5603c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   56040:	cmp	r0, #0
   56044:	beq	56174 <fputs@plt+0x44d8c>
   56048:	bl	18ac4 <fputs@plt+0x76dc>
   5604c:	ldr	ip, [fp, #-36]	; 0xffffffdc
   56050:	ldr	lr, [sp, #40]	; 0x28
   56054:	ldm	lr, {r1, r2}
   56058:	mov	r0, ip
   5605c:	mov	r3, #0
   56060:	mov	r7, ip
   56064:	mov	r8, lr
   56068:	bl	46c04 <fputs@plt+0x3581c>
   5606c:	cmp	r0, #0
   56070:	beq	56134 <fputs@plt+0x44d4c>
   56074:	mov	r9, r0
   56078:	ldr	r0, [r7, #24]
   5607c:	str	r0, [fp, #-36]	; 0xffffffdc
   56080:	ldr	r0, [r8, #4]
   56084:	sub	r0, r0, #1
   56088:	cmp	r0, #1
   5608c:	ldr	ip, [sp, #24]
   56090:	blt	560cc <fputs@plt+0x44ce4>
   56094:	add	r0, r9, r0
   56098:	mov	r1, #0
   5609c:	movw	r2, #6044	; 0x179c
   560a0:	movt	r2, #8
   560a4:	b	560b4 <fputs@plt+0x44ccc>
   560a8:	strb	r1, [r0], #-1
   560ac:	cmp	r0, r9
   560b0:	bls	560cc <fputs@plt+0x44ce4>
   560b4:	ldrb	r3, [r0]
   560b8:	cmp	r3, #59	; 0x3b
   560bc:	beq	560a8 <fputs@plt+0x44cc0>
   560c0:	ldrb	r3, [r2, r3]
   560c4:	tst	r3, #1
   560c8:	bne	560a8 <fputs@plt+0x44cc0>
   560cc:	ldr	r0, [r7, #24]
   560d0:	orr	r0, r0, #2097152	; 0x200000
   560d4:	str	r0, [r7, #24]
   560d8:	ldr	r0, [sp, #28]
   560dc:	ldr	r0, [r0, #44]	; 0x2c
   560e0:	add	r1, r0, #1
   560e4:	stm	sp, {r0, r9}
   560e8:	str	r1, [sp, #8]
   560ec:	str	r6, [sp, #12]
   560f0:	movw	r0, #23149	; 0x5a6d
   560f4:	movt	r0, #8
   560f8:	movw	r3, #23168	; 0x5a80
   560fc:	movt	r3, #8
   56100:	cmp	ip, #1
   56104:	moveq	r3, r0
   56108:	movw	r1, #35183	; 0x896f
   5610c:	movt	r1, #8
   56110:	mov	r0, r4
   56114:	ldr	r2, [sp, #20]
   56118:	bl	5d06c <fputs@plt+0x4bc84>
   5611c:	mov	r0, r7
   56120:	mov	r1, r9
   56124:	bl	13ddc <fputs@plt+0x29f4>
   56128:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5612c:	str	r0, [r7, #24]
   56130:	mov	r5, sl
   56134:	mov	r0, #4
   56138:	str	r0, [sp]
   5613c:	ldr	r0, [sp, #32]
   56140:	mov	r1, #52	; 0x34
   56144:	ldr	r2, [sp, #24]
   56148:	mov	r3, #2
   5614c:	bl	46a3c <fputs@plt+0x35654>
   56150:	ldr	r2, [r5]
   56154:	mov	r0, r4
   56158:	mov	r1, r5
   5615c:	bl	78f0c <fputs@plt+0x67b24>
   56160:	sub	sp, fp, #28
   56164:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56168:	movw	r1, #35025	; 0x88d1
   5616c:	movt	r1, #8
   56170:	b	55fb4 <fputs@plt+0x44bcc>
   56174:	movw	r1, #35137	; 0x8941
   56178:	movt	r1, #8
   5617c:	mov	r0, r4
   56180:	bl	1aa38 <fputs@plt+0x9650>
   56184:	sub	sp, fp, #28
   56188:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5618c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56190:	add	fp, sp, #28
   56194:	sub	sp, sp, #4
   56198:	mov	r4, r1
   5619c:	mov	r6, r0
   561a0:	ldr	r5, [r0]
   561a4:	ldrb	r0, [r5, #69]	; 0x45
   561a8:	cmp	r0, #0
   561ac:	bne	56200 <fputs@plt+0x44e18>
   561b0:	add	r2, r4, #8
   561b4:	mov	r0, r6
   561b8:	mov	r1, #0
   561bc:	bl	606ac <fputs@plt+0x4f2c4>
   561c0:	cmp	r0, #0
   561c4:	beq	56200 <fputs@plt+0x44e18>
   561c8:	mov	r7, r0
   561cc:	ldrb	r0, [r0, #42]	; 0x2a
   561d0:	tst	r0, #16
   561d4:	bne	561f0 <fputs@plt+0x44e08>
   561d8:	ldr	r0, [r7, #12]
   561dc:	cmp	r0, #0
   561e0:	beq	56214 <fputs@plt+0x44e2c>
   561e4:	movw	r1, #35326	; 0x89fe
   561e8:	movt	r1, #8
   561ec:	b	561f8 <fputs@plt+0x44e10>
   561f0:	movw	r1, #35292	; 0x89dc
   561f4:	movt	r1, #8
   561f8:	mov	r0, r6
   561fc:	bl	1aa38 <fputs@plt+0x9650>
   56200:	mov	r0, r5
   56204:	mov	r1, r4
   56208:	sub	sp, fp, #28
   5620c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56210:	b	44734 <fputs@plt+0x3334c>
   56214:	ldr	r1, [r7]
   56218:	mov	r0, r6
   5621c:	bl	78da0 <fputs@plt+0x679b8>
   56220:	cmp	r0, #0
   56224:	bne	56200 <fputs@plt+0x44e18>
   56228:	ldr	r1, [r7, #64]	; 0x40
   5622c:	mov	r0, r5
   56230:	bl	1ab5c <fputs@plt+0x9774>
   56234:	mov	r8, r0
   56238:	mov	r0, r5
   5623c:	mov	r2, #72	; 0x48
   56240:	mov	r3, #0
   56244:	bl	19774 <fputs@plt+0x838c>
   56248:	cmp	r0, #0
   5624c:	beq	56200 <fputs@plt+0x44e18>
   56250:	mov	r9, r0
   56254:	str	r0, [r6, #488]	; 0x1e8
   56258:	mov	r0, #1
   5625c:	strh	r0, [r9, #36]	; 0x24
   56260:	ldrsh	r0, [r7, #34]	; 0x22
   56264:	strh	r0, [r9, #34]	; 0x22
   56268:	sub	r0, r0, #1
   5626c:	asr	r1, r0, #31
   56270:	add	r0, r0, r1, lsr #29
   56274:	mvn	r1, #112	; 0x70
   56278:	and	r0, r1, r0, lsl #4
   5627c:	add	r2, r0, #128	; 0x80
   56280:	mov	r0, r5
   56284:	mov	r3, #0
   56288:	bl	19774 <fputs@plt+0x838c>
   5628c:	str	r0, [r9, #4]
   56290:	ldr	r2, [r7]
   56294:	movw	r1, #35356	; 0x8a1c
   56298:	movt	r1, #8
   5629c:	mov	r0, r5
   562a0:	bl	1aabc <fputs@plt+0x96d4>
   562a4:	str	r0, [r9]
   562a8:	cmp	r0, #0
   562ac:	ldrne	r0, [r9, #4]
   562b0:	cmpne	r0, #0
   562b4:	beq	56200 <fputs@plt+0x44e18>
   562b8:	str	r8, [sp]
   562bc:	ldr	r1, [r7, #4]
   562c0:	ldrsh	r2, [r9, #34]	; 0x22
   562c4:	lsl	r2, r2, #4
   562c8:	bl	11244 <memcpy@plt>
   562cc:	ldrsh	r0, [r9, #34]	; 0x22
   562d0:	cmp	r0, #1
   562d4:	blt	5630c <fputs@plt+0x44f24>
   562d8:	mov	r8, #0
   562dc:	ldr	sl, [r9, #4]
   562e0:	ldr	r1, [sl, r8, lsl #4]!
   562e4:	mov	r0, r5
   562e8:	bl	19540 <fputs@plt+0x8158>
   562ec:	str	r0, [sl]
   562f0:	mov	r0, #0
   562f4:	str	r0, [sl, #4]
   562f8:	str	r0, [sl, #8]
   562fc:	add	r8, r8, #1
   56300:	ldrsh	r0, [r9, #34]	; 0x22
   56304:	cmp	r8, r0
   56308:	blt	562dc <fputs@plt+0x44ef4>
   5630c:	ldr	r0, [r5, #16]
   56310:	ldr	r8, [sp]
   56314:	add	r0, r0, r8, lsl #4
   56318:	ldr	r0, [r0, #12]
   5631c:	str	r0, [r9, #64]	; 0x40
   56320:	ldr	r0, [r7, #44]	; 0x2c
   56324:	mov	r1, #1
   56328:	strh	r1, [r9, #36]	; 0x24
   5632c:	str	r0, [r9, #44]	; 0x2c
   56330:	mov	r0, r6
   56334:	mov	r1, #0
   56338:	mov	r2, r8
   5633c:	bl	5c604 <fputs@plt+0x4b21c>
   56340:	mov	r0, r6
   56344:	bl	567e0 <fputs@plt+0x453f8>
   56348:	cmp	r0, #0
   5634c:	movne	r0, r6
   56350:	movne	r1, r8
   56354:	blne	5d16c <fputs@plt+0x4bd84>
   56358:	b	56200 <fputs@plt+0x44e18>
   5635c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   56360:	add	fp, sp, #24
   56364:	sub	sp, sp, #16
   56368:	ldr	r5, [r0, #488]	; 0x1e8
   5636c:	cmp	r5, #0
   56370:	beq	564f4 <fputs@plt+0x4510c>
   56374:	mov	r7, r1
   56378:	mov	r4, r0
   5637c:	ldr	r6, [r0]
   56380:	bl	7907c <fputs@plt+0x67c94>
   56384:	mov	r0, #0
   56388:	str	r0, [r4, #516]	; 0x204
   5638c:	ldr	r0, [r5, #48]	; 0x30
   56390:	cmp	r0, #1
   56394:	blt	564f4 <fputs@plt+0x4510c>
   56398:	ldrb	r0, [r6, #149]	; 0x95
   5639c:	cmp	r0, #0
   563a0:	beq	563d0 <fputs@plt+0x44fe8>
   563a4:	ldr	r1, [r5]
   563a8:	ldr	r0, [r5, #64]	; 0x40
   563ac:	add	r0, r0, #8
   563b0:	mov	r2, r5
   563b4:	bl	4423c <fputs@plt+0x32e54>
   563b8:	cmp	r0, #0
   563bc:	beq	564ec <fputs@plt+0x45104>
   563c0:	mov	r0, r6
   563c4:	sub	sp, fp, #24
   563c8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   563cc:	b	19164 <fputs@plt+0x7d7c>
   563d0:	cmp	r7, #0
   563d4:	beq	563ec <fputs@plt+0x45004>
   563d8:	ldr	r0, [r4, #500]	; 0x1f4
   563dc:	ldm	r7, {r1, r2}
   563e0:	sub	r0, r1, r0
   563e4:	add	r0, r0, r2
   563e8:	str	r0, [r4, #504]	; 0x1f8
   563ec:	add	r2, r4, #500	; 0x1f4
   563f0:	movw	r1, #35375	; 0x8a2f
   563f4:	movt	r1, #8
   563f8:	mov	r0, r6
   563fc:	bl	1aabc <fputs@plt+0x96d4>
   56400:	mov	r7, r0
   56404:	ldr	r1, [r5, #64]	; 0x40
   56408:	mov	r0, r6
   5640c:	bl	1ab5c <fputs@plt+0x9774>
   56410:	mov	r8, r0
   56414:	ldr	r0, [r6, #16]
   56418:	ldr	r2, [r0, r8, lsl #4]
   5641c:	ldr	r0, [r5]
   56420:	ldr	r1, [r4, #392]	; 0x188
   56424:	str	r0, [sp]
   56428:	stmib	sp, {r0, r7}
   5642c:	str	r1, [sp, #12]
   56430:	movw	r0, #23149	; 0x5a6d
   56434:	movt	r0, #8
   56438:	movw	r3, #23168	; 0x5a80
   5643c:	movt	r3, #8
   56440:	cmp	r8, #1
   56444:	moveq	r3, r0
   56448:	movw	r1, #35399	; 0x8a47
   5644c:	movt	r1, #8
   56450:	mov	r0, r4
   56454:	bl	5d06c <fputs@plt+0x4bc84>
   56458:	mov	r0, r6
   5645c:	mov	r1, r7
   56460:	bl	13ddc <fputs@plt+0x29f4>
   56464:	mov	r0, r4
   56468:	bl	567e0 <fputs@plt+0x453f8>
   5646c:	mov	r7, r0
   56470:	mov	r0, r4
   56474:	mov	r1, r8
   56478:	bl	5d16c <fputs@plt+0x4bd84>
   5647c:	mov	r0, r7
   56480:	mov	r1, #147	; 0x93
   56484:	mov	r2, #0
   56488:	mov	r3, #0
   5648c:	bl	5722c <fputs@plt+0x45e44>
   56490:	ldr	r2, [r5]
   56494:	movw	r1, #35487	; 0x8a9f
   56498:	movt	r1, #8
   5649c:	mov	r0, r6
   564a0:	bl	1aabc <fputs@plt+0x96d4>
   564a4:	mov	r2, r0
   564a8:	mov	r0, r7
   564ac:	mov	r1, r8
   564b0:	bl	5d1b0 <fputs@plt+0x4bdc8>
   564b4:	ldr	r0, [r4, #76]	; 0x4c
   564b8:	add	r6, r0, #1
   564bc:	str	r6, [r4, #76]	; 0x4c
   564c0:	ldr	r2, [r5]
   564c4:	mov	r0, r7
   564c8:	mov	r1, r6
   564cc:	bl	56c2c <fputs@plt+0x45844>
   564d0:	mov	r0, r7
   564d4:	mov	r1, #150	; 0x96
   564d8:	mov	r2, r8
   564dc:	mov	r3, r6
   564e0:	sub	sp, fp, #24
   564e4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   564e8:	b	5722c <fputs@plt+0x45e44>
   564ec:	mov	r0, #0
   564f0:	str	r0, [r4, #488]	; 0x1e8
   564f4:	sub	sp, fp, #24
   564f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   564fc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   56500:	add	fp, sp, #24
   56504:	sub	sp, sp, #16
   56508:	mov	r5, r3
   5650c:	mov	r4, r0
   56510:	mov	r0, #1
   56514:	str	r0, [sp, #4]
   56518:	mov	r9, #0
   5651c:	str	r9, [sp]
   56520:	ldr	r0, [fp, #8]
   56524:	str	r0, [sp, #8]
   56528:	mov	r0, r4
   5652c:	mov	r3, #0
   56530:	bl	4a7e0 <fputs@plt+0x393f8>
   56534:	ldr	r6, [r4, #488]	; 0x1e8
   56538:	cmp	r6, #0
   5653c:	beq	565f0 <fputs@plt+0x45208>
   56540:	ldr	r1, [r6, #64]	; 0x40
   56544:	ldr	r7, [r4]
   56548:	mov	r0, r7
   5654c:	bl	1ab5c <fputs@plt+0x9774>
   56550:	mov	r8, r0
   56554:	str	r9, [r6, #48]	; 0x30
   56558:	ldrb	r0, [r6, #42]	; 0x2a
   5655c:	orr	r0, r0, #16
   56560:	strb	r0, [r6, #42]	; 0x2a
   56564:	mov	r0, r7
   56568:	mov	r1, r5
   5656c:	bl	5c448 <fputs@plt+0x4b060>
   56570:	mov	r2, r0
   56574:	mov	r0, r7
   56578:	mov	r1, r6
   5657c:	bl	47000 <fputs@plt+0x35c18>
   56580:	mov	r0, r7
   56584:	mov	r1, r6
   56588:	mov	r2, #0
   5658c:	bl	47000 <fputs@plt+0x35c18>
   56590:	ldr	r1, [r6]
   56594:	mov	r0, r7
   56598:	bl	19540 <fputs@plt+0x8158>
   5659c:	mov	r2, r0
   565a0:	mov	r0, r7
   565a4:	mov	r1, r6
   565a8:	bl	47000 <fputs@plt+0x35c18>
   565ac:	ldr	r0, [r4, #500]	; 0x1f4
   565b0:	ldm	r5, {r1, r2}
   565b4:	add	r1, r1, r2
   565b8:	sub	r0, r1, r0
   565bc:	str	r0, [r4, #504]	; 0x1f8
   565c0:	ldr	r0, [r6, #52]	; 0x34
   565c4:	cmp	r0, #0
   565c8:	beq	565f0 <fputs@plt+0x45208>
   565cc:	ldr	r1, [r4]
   565d0:	ldr	r1, [r1, #16]
   565d4:	ldr	r1, [r1, r8, lsl #4]
   565d8:	ldr	r3, [r0]
   565dc:	ldr	r2, [r6]
   565e0:	str	r1, [sp]
   565e4:	mov	r0, r4
   565e8:	mov	r1, #29
   565ec:	bl	5c38c <fputs@plt+0x4afa4>
   565f0:	sub	sp, fp, #24
   565f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   565f8:	push	{r4, sl, fp, lr}
   565fc:	add	fp, sp, #8
   56600:	mov	r4, r0
   56604:	bl	7907c <fputs@plt+0x67c94>
   56608:	mov	r0, #0
   5660c:	str	r0, [r4, #516]	; 0x204
   56610:	str	r0, [r4, #520]	; 0x208
   56614:	pop	{r4, sl, fp, pc}
   56618:	ldr	r2, [r1]
   5661c:	ldr	r3, [r0, #516]	; 0x204
   56620:	cmp	r3, #0
   56624:	beq	5663c <fputs@plt+0x45254>
   56628:	ldr	r1, [r1, #4]
   5662c:	add	r1, r2, r1
   56630:	sub	r1, r1, r3
   56634:	str	r1, [r0, #520]	; 0x208
   56638:	bx	lr
   5663c:	str	r2, [r0, #516]	; 0x204
   56640:	ldr	r1, [r1, #4]
   56644:	str	r1, [r0, #520]	; 0x208
   56648:	bx	lr
   5664c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56650:	add	fp, sp, #28
   56654:	push	{r3}		; (str r3, [sp, #-4]!)
   56658:	mov	r4, r1
   5665c:	mov	r5, r0
   56660:	ldr	sl, [r0]
   56664:	mov	r0, sl
   56668:	mov	r1, r2
   5666c:	bl	5c448 <fputs@plt+0x4b060>
   56670:	mov	r7, r0
   56674:	cmp	r4, #0
   56678:	cmpne	r7, #0
   5667c:	bne	56728 <fputs@plt+0x45340>
   56680:	cmp	r4, #0
   56684:	beq	566a8 <fputs@plt+0x452c0>
   56688:	ldr	r0, [r4]
   5668c:	mov	r1, #24
   56690:	add	r2, r1, r0, lsl #4
   56694:	asr	r3, r2, #31
   56698:	mov	r0, sl
   5669c:	mov	r1, r4
   566a0:	bl	20b40 <fputs@plt+0xf758>
   566a4:	b	566b8 <fputs@plt+0x452d0>
   566a8:	mov	r0, sl
   566ac:	mov	r2, #24
   566b0:	mov	r3, #0
   566b4:	bl	19774 <fputs@plt+0x838c>
   566b8:	ldr	r5, [fp, #8]
   566bc:	ldrb	r1, [sl, #69]	; 0x45
   566c0:	cmp	r1, #0
   566c4:	beq	566f0 <fputs@plt+0x45308>
   566c8:	mov	r0, sl
   566cc:	ldr	r1, [sp]
   566d0:	bl	445f8 <fputs@plt+0x33210>
   566d4:	mov	r0, sl
   566d8:	mov	r1, r5
   566dc:	bl	44678 <fputs@plt+0x33290>
   566e0:	mov	r0, sl
   566e4:	mov	r1, r7
   566e8:	bl	13ddc <fputs@plt+0x29f4>
   566ec:	b	5671c <fputs@plt+0x45334>
   566f0:	ldr	r1, [r0]
   566f4:	add	r2, r0, r1, lsl #4
   566f8:	mov	r3, #0
   566fc:	str	r7, [r2, #8]
   56700:	ldr	r7, [sp]
   56704:	str	r7, [r2, #12]
   56708:	str	r5, [r2, #16]
   5670c:	str	r3, [r2, #20]
   56710:	add	r1, r1, #1
   56714:	str	r1, [r0]
   56718:	mov	r4, r0
   5671c:	mov	r0, r4
   56720:	sub	sp, fp, #28
   56724:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56728:	ldr	r0, [r4]
   5672c:	cmp	r0, #1
   56730:	blt	56680 <fputs@plt+0x45298>
   56734:	add	r6, r4, #8
   56738:	mov	r8, #0
   5673c:	movw	r9, #35514	; 0x8aba
   56740:	movt	r9, #8
   56744:	b	56758 <fputs@plt+0x45370>
   56748:	ldr	r0, [r4]
   5674c:	add	r8, r8, #1
   56750:	cmp	r8, r0
   56754:	bge	56680 <fputs@plt+0x45298>
   56758:	ldr	r1, [r6, r8, lsl #4]
   5675c:	mov	r0, r7
   56760:	bl	15bb4 <fputs@plt+0x47cc>
   56764:	cmp	r0, #0
   56768:	bne	56748 <fputs@plt+0x45360>
   5676c:	mov	r0, r5
   56770:	mov	r1, r9
   56774:	mov	r2, r7
   56778:	bl	1aa38 <fputs@plt+0x9650>
   5677c:	b	56748 <fputs@plt+0x45360>
   56780:	movw	r2, #18152	; 0x46e8
   56784:	movt	r2, #8
   56788:	add	r0, r2, r0, lsl #1
   5678c:	ldrsh	r0, [r0]
   56790:	add	r0, r0, r1
   56794:	movw	r1, #13118	; 0x333e
   56798:	movt	r1, #8
   5679c:	add	r0, r1, r0, lsl #1
   567a0:	ldrh	r0, [r0]
   567a4:	bx	lr
   567a8:	push	{r4, r5, fp, lr}
   567ac:	add	fp, sp, #8
   567b0:	mov	r4, r0
   567b4:	ldr	r0, [r0]
   567b8:	ldr	r5, [r4, #4]
   567bc:	cmp	r0, #0
   567c0:	bmi	567d8 <fputs@plt+0x453f0>
   567c4:	mov	r0, r4
   567c8:	bl	4a31c <fputs@plt+0x38f34>
   567cc:	ldr	r0, [r4]
   567d0:	cmn	r0, #1
   567d4:	bgt	567c4 <fputs@plt+0x453dc>
   567d8:	str	r5, [r4, #4]
   567dc:	pop	{r4, r5, fp, pc}
   567e0:	push	{r4, r5, fp, lr}
   567e4:	add	fp, sp, #8
   567e8:	ldr	r4, [r0, #8]
   567ec:	cmp	r4, #0
   567f0:	bne	56820 <fputs@plt+0x45438>
   567f4:	mov	r5, r0
   567f8:	bl	1aaf0 <fputs@plt+0x9708>
   567fc:	mov	r4, r0
   56800:	str	r0, [r5, #8]
   56804:	cmp	r0, #0
   56808:	movne	r0, r4
   5680c:	movne	r1, #158	; 0x9e
   56810:	blne	56880 <fputs@plt+0x45498>
   56814:	ldr	r0, [r5, #416]	; 0x1a0
   56818:	cmp	r0, #0
   5681c:	beq	56828 <fputs@plt+0x45440>
   56820:	mov	r0, r4
   56824:	pop	{r4, r5, fp, pc}
   56828:	ldr	r0, [r5]
   5682c:	ldrb	r0, [r0, #64]	; 0x40
   56830:	tst	r0, #8
   56834:	moveq	r0, #1
   56838:	strbeq	r0, [r5, #23]
   5683c:	mov	r0, r4
   56840:	pop	{r4, r5, fp, pc}
   56844:	mov	r2, r1
   56848:	ldr	r3, [r0, #24]
   5684c:	ldr	r1, [r0, #32]
   56850:	sub	r1, r1, #1
   56854:	ldr	r3, [r3, #96]	; 0x60
   56858:	cmp	r1, r3
   5685c:	ble	56878 <fputs@plt+0x45490>
   56860:	ldr	ip, [r0, #4]
   56864:	add	r3, r1, r1, lsl #2
   56868:	ldrb	r3, [ip, r3, lsl #2]
   5686c:	cmp	r3, r2
   56870:	bne	56878 <fputs@plt+0x45490>
   56874:	b	56ac8 <fputs@plt+0x456e0>
   56878:	mov	r0, #0
   5687c:	bx	lr
   56880:	push	{fp, lr}
   56884:	mov	fp, sp
   56888:	sub	sp, sp, #8
   5688c:	mov	r2, #0
   56890:	str	r2, [sp]
   56894:	mov	r2, #0
   56898:	mov	r3, #0
   5689c:	bl	46a3c <fputs@plt+0x35654>
   568a0:	mov	sp, fp
   568a4:	pop	{fp, pc}
   568a8:	ldr	ip, [r0, #24]
   568ac:	ldr	r2, [r0, #32]
   568b0:	sub	r3, r2, #1
   568b4:	str	r3, [ip, #96]	; 0x60
   568b8:	b	56b24 <fputs@plt+0x4573c>
   568bc:	push	{r4, r5, fp, lr}
   568c0:	add	fp, sp, #8
   568c4:	sub	sp, sp, #8
   568c8:	mov	r4, r0
   568cc:	ldr	r0, [fp, #8]
   568d0:	str	r0, [sp]
   568d4:	mov	r0, r4
   568d8:	bl	46a3c <fputs@plt+0x35654>
   568dc:	mov	r5, r0
   568e0:	ldr	r2, [fp, #12]
   568e4:	ldr	r3, [fp, #16]
   568e8:	mov	r0, r4
   568ec:	mov	r1, r5
   568f0:	bl	1ad6c <fputs@plt+0x9984>
   568f4:	mov	r0, r5
   568f8:	sub	sp, fp, #8
   568fc:	pop	{r4, r5, fp, pc}
   56900:	push	{r4, r5, r6, r7, fp, lr}
   56904:	add	fp, sp, #16
   56908:	sub	sp, sp, #16
   5690c:	mov	r4, r0
   56910:	bl	567e0 <fputs@plt+0x453f8>
   56914:	mov	r5, r0
   56918:	ldr	r0, [r4, #404]	; 0x194
   5691c:	cmp	r0, #1
   56920:	blt	56964 <fputs@plt+0x4557c>
   56924:	mov	r6, #0
   56928:	mvn	r7, #1
   5692c:	ldr	r0, [r4, #408]	; 0x198
   56930:	ldr	r2, [r0, r6, lsl #4]!
   56934:	ldr	r3, [r0, #4]
   56938:	ldrb	r1, [r0, #8]
   5693c:	ldr	r0, [r0, #12]
   56940:	str	r1, [sp]
   56944:	stmib	sp, {r0, r7}
   56948:	mov	r0, r5
   5694c:	mov	r1, #148	; 0x94
   56950:	bl	568bc <fputs@plt+0x454d4>
   56954:	add	r6, r6, #1
   56958:	ldr	r0, [r4, #404]	; 0x194
   5695c:	cmp	r6, r0
   56960:	blt	5692c <fputs@plt+0x45544>
   56964:	sub	sp, fp, #16
   56968:	pop	{r4, r5, r6, r7, fp, pc}
   5696c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56970:	add	fp, sp, #28
   56974:	sub	sp, sp, #4
   56978:	ldr	r6, [r0, #412]	; 0x19c
   5697c:	cmp	r6, #0
   56980:	beq	56a28 <fputs@plt+0x45640>
   56984:	mov	r4, r0
   56988:	ldr	r9, [r0]
   5698c:	ldr	r5, [r0, #8]
   56990:	movw	r8, #16804	; 0x41a4
   56994:	movt	r8, #8
   56998:	ldr	r2, [r6, #8]
   5699c:	ldr	sl, [r6, #12]
   569a0:	ldr	r0, [r9, #16]
   569a4:	add	r0, r0, r2, lsl #4
   569a8:	ldr	r0, [r0, #12]
   569ac:	ldr	r3, [r0, #72]	; 0x48
   569b0:	mov	r0, #54	; 0x36
   569b4:	str	r0, [sp]
   569b8:	mov	r0, r4
   569bc:	mov	r1, #0
   569c0:	bl	56b74 <fputs@plt+0x4578c>
   569c4:	ldr	r0, [r6, #4]
   569c8:	ldr	r2, [r0]
   569cc:	sub	r7, sl, #1
   569d0:	mov	r0, r5
   569d4:	mov	r1, r7
   569d8:	bl	56c2c <fputs@plt+0x45844>
   569dc:	mov	r0, r5
   569e0:	mov	r1, #10
   569e4:	mov	r2, r8
   569e8:	bl	1ac18 <fputs@plt+0x9830>
   569ec:	cmp	r0, #0
   569f0:	strne	sl, [r0, #72]	; 0x48
   569f4:	strne	r7, [r0, #64]	; 0x40
   569f8:	strne	sl, [r0, #52]	; 0x34
   569fc:	strne	sl, [r0, #168]	; 0xa8
   56a00:	strne	sl, [r0, #112]	; 0x70
   56a04:	movne	r1, #16
   56a08:	strbne	r1, [r0, #63]	; 0x3f
   56a0c:	addne	r1, sl, #1
   56a10:	strne	sl, [r0, #8]
   56a14:	strne	r1, [r0, #12]
   56a18:	strne	r1, [r0, #88]	; 0x58
   56a1c:	ldrne	r6, [r6]
   56a20:	cmpne	r6, #0
   56a24:	bne	56998 <fputs@plt+0x455b0>
   56a28:	sub	sp, fp, #28
   56a2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56a30:	push	{r4, r5, fp, lr}
   56a34:	add	fp, sp, #8
   56a38:	mov	r4, r2
   56a3c:	mov	r5, r0
   56a40:	cmp	r1, #0
   56a44:	beq	56a64 <fputs@plt+0x4567c>
   56a48:	ldrb	r0, [r1]
   56a4c:	cmp	r0, #157	; 0x9d
   56a50:	bne	56a64 <fputs@plt+0x4567c>
   56a54:	ldr	r2, [r1, #28]
   56a58:	ldr	r0, [r5, #8]
   56a5c:	mov	r1, #30
   56a60:	b	56a90 <fputs@plt+0x456a8>
   56a64:	mov	r0, r5
   56a68:	mov	r2, r4
   56a6c:	bl	5724c <fputs@plt+0x45e64>
   56a70:	cmp	r0, r4
   56a74:	bne	56a7c <fputs@plt+0x45694>
   56a78:	pop	{r4, r5, fp, pc}
   56a7c:	mov	r2, r0
   56a80:	ldr	r0, [r5, #8]
   56a84:	cmp	r0, #0
   56a88:	popeq	{r4, r5, fp, pc}
   56a8c:	mov	r1, #31
   56a90:	mov	r3, r4
   56a94:	pop	{r4, r5, fp, lr}
   56a98:	b	5722c <fputs@plt+0x45e44>
   56a9c:	push	{fp, lr}
   56aa0:	mov	fp, sp
   56aa4:	sub	sp, sp, #8
   56aa8:	mov	r3, r1
   56aac:	mov	r1, #0
   56ab0:	str	r1, [sp]
   56ab4:	mov	r1, #13
   56ab8:	mov	r2, #0
   56abc:	bl	46a3c <fputs@plt+0x35654>
   56ac0:	mov	sp, fp
   56ac4:	pop	{fp, pc}
   56ac8:	push	{r4, sl, fp, lr}
   56acc:	add	fp, sp, #8
   56ad0:	mov	ip, r0
   56ad4:	ldr	r0, [r0]
   56ad8:	ldrb	r2, [r0, #69]	; 0x45
   56adc:	mov	r3, #0
   56ae0:	cmp	r2, #0
   56ae4:	beq	56af0 <fputs@plt+0x45708>
   56ae8:	mov	r0, r3
   56aec:	pop	{r4, sl, fp, pc}
   56af0:	ldr	r2, [ip, #4]
   56af4:	add	r1, r1, r1, lsl #2
   56af8:	add	r4, r2, r1, lsl #2
   56afc:	ldr	r2, [r4, #16]
   56b00:	ldrsb	r1, [r4, #1]
   56b04:	bl	2f7ac <fputs@plt+0x1e3c4>
   56b08:	mov	r0, #0
   56b0c:	str	r0, [r4, #16]
   56b10:	mov	r0, #160	; 0xa0
   56b14:	strh	r0, [r4]
   56b18:	mov	r3, #1
   56b1c:	mov	r0, r3
   56b20:	pop	{r4, sl, fp, pc}
   56b24:	push	{r4, sl, fp, lr}
   56b28:	add	fp, sp, #8
   56b2c:	mov	r4, r2
   56b30:	bl	56b3c <fputs@plt+0x45754>
   56b34:	str	r4, [r0, #8]
   56b38:	pop	{r4, sl, fp, pc}
   56b3c:	cmn	r1, #1
   56b40:	bgt	56b4c <fputs@plt+0x45764>
   56b44:	ldr	r1, [r0, #32]
   56b48:	sub	r1, r1, #1
   56b4c:	ldr	r2, [r0]
   56b50:	ldrb	r2, [r2, #69]	; 0x45
   56b54:	cmp	r2, #0
   56b58:	movwne	r0, #59896	; 0xe9f8
   56b5c:	movtne	r0, #9
   56b60:	bxne	lr
   56b64:	ldr	r0, [r0, #4]
   56b68:	add	r1, r1, r1, lsl #2
   56b6c:	add	r0, r0, r1, lsl #2
   56b70:	bx	lr
   56b74:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   56b78:	add	fp, sp, #24
   56b7c:	sub	sp, sp, #8
   56b80:	mov	r7, r3
   56b84:	mov	r5, r2
   56b88:	mov	r8, r1
   56b8c:	mov	r6, r0
   56b90:	bl	567e0 <fputs@plt+0x453f8>
   56b94:	mov	r9, r0
   56b98:	ldr	r0, [r7]
   56b9c:	ldr	r2, [r7, #28]
   56ba0:	str	r0, [sp]
   56ba4:	ldr	r4, [fp, #8]
   56ba8:	sub	r0, r4, #55	; 0x37
   56bac:	clz	r0, r0
   56bb0:	lsr	r3, r0, #5
   56bb4:	mov	r0, r6
   56bb8:	mov	r1, r5
   56bbc:	bl	56c5c <fputs@plt+0x45874>
   56bc0:	ldrb	r0, [r7, #42]	; 0x2a
   56bc4:	tst	r0, #32
   56bc8:	bne	56bf4 <fputs@plt+0x4580c>
   56bcc:	ldr	r3, [r7, #28]
   56bd0:	ldrsh	r0, [r7, #34]	; 0x22
   56bd4:	str	r5, [sp]
   56bd8:	str	r0, [sp, #4]
   56bdc:	mov	r0, r9
   56be0:	mov	r1, r4
   56be4:	mov	r2, r8
   56be8:	bl	1abac <fputs@plt+0x97c4>
   56bec:	sub	sp, fp, #24
   56bf0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   56bf4:	mov	r0, r7
   56bf8:	bl	43f94 <fputs@plt+0x32bac>
   56bfc:	mov	r7, r0
   56c00:	ldr	r3, [r0, #44]	; 0x2c
   56c04:	str	r5, [sp]
   56c08:	mov	r0, r9
   56c0c:	mov	r1, r4
   56c10:	mov	r2, r8
   56c14:	bl	46a3c <fputs@plt+0x35654>
   56c18:	mov	r0, r6
   56c1c:	mov	r1, r7
   56c20:	sub	sp, fp, #24
   56c24:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   56c28:	b	56d30 <fputs@plt+0x45948>
   56c2c:	push	{fp, lr}
   56c30:	mov	fp, sp
   56c34:	sub	sp, sp, #16
   56c38:	mov	r3, r1
   56c3c:	mov	r1, #0
   56c40:	stm	sp, {r1, r2}
   56c44:	str	r1, [sp, #8]
   56c48:	mov	r1, #97	; 0x61
   56c4c:	mov	r2, #0
   56c50:	bl	568bc <fputs@plt+0x454d4>
   56c54:	mov	sp, fp
   56c58:	pop	{fp, pc}
   56c5c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   56c60:	add	fp, sp, #24
   56c64:	mov	r4, r3
   56c68:	mov	r5, r2
   56c6c:	mov	r6, r1
   56c70:	ldr	r7, [r0, #416]	; 0x1a0
   56c74:	cmp	r7, #0
   56c78:	moveq	r7, r0
   56c7c:	ldr	r2, [r7, #404]	; 0x194
   56c80:	ldr	r8, [fp, #8]
   56c84:	cmp	r2, #1
   56c88:	blt	56cd8 <fputs@plt+0x458f0>
   56c8c:	ldr	r0, [r7, #408]	; 0x198
   56c90:	mov	r1, #0
   56c94:	b	56ca8 <fputs@plt+0x458c0>
   56c98:	add	r1, r1, #1
   56c9c:	ldr	r2, [r7, #404]	; 0x194
   56ca0:	cmp	r1, r2
   56ca4:	bge	56cd8 <fputs@plt+0x458f0>
   56ca8:	ldr	r2, [r0, r1, lsl #4]
   56cac:	cmp	r2, r6
   56cb0:	bne	56c98 <fputs@plt+0x458b0>
   56cb4:	add	r2, r0, r1, lsl #4
   56cb8:	ldr	r3, [r2, #4]
   56cbc:	cmp	r3, r5
   56cc0:	bne	56c98 <fputs@plt+0x458b0>
   56cc4:	ldrb	r0, [r2, #8]
   56cc8:	orrs	r0, r0, r4
   56ccc:	movwne	r0, #1
   56cd0:	strb	r0, [r2, #8]
   56cd4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   56cd8:	mov	r0, #16
   56cdc:	add	r2, r0, r2, lsl #4
   56ce0:	asr	r3, r2, #31
   56ce4:	ldr	r0, [r7]
   56ce8:	ldr	r1, [r7, #408]	; 0x198
   56cec:	bl	31590 <fputs@plt+0x201a8>
   56cf0:	str	r0, [r7, #408]	; 0x198
   56cf4:	cmp	r0, #0
   56cf8:	beq	56d1c <fputs@plt+0x45934>
   56cfc:	ldr	r1, [r7, #404]	; 0x194
   56d00:	add	r2, r1, #1
   56d04:	str	r2, [r7, #404]	; 0x194
   56d08:	str	r6, [r0, r1, lsl #4]!
   56d0c:	str	r8, [r0, #12]
   56d10:	strb	r4, [r0, #8]
   56d14:	str	r5, [r0, #4]
   56d18:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   56d1c:	mov	r0, #0
   56d20:	str	r0, [r7, #404]	; 0x194
   56d24:	ldr	r0, [r7]
   56d28:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   56d2c:	b	19164 <fputs@plt+0x7d7c>
   56d30:	push	{r4, sl, fp, lr}
   56d34:	add	fp, sp, #8
   56d38:	ldr	r4, [r0, #8]
   56d3c:	bl	56d58 <fputs@plt+0x45970>
   56d40:	mov	r2, r0
   56d44:	mov	r0, r4
   56d48:	mvn	r1, #0
   56d4c:	mvn	r3, #5
   56d50:	pop	{r4, sl, fp, lr}
   56d54:	b	1ad6c <fputs@plt+0x9984>
   56d58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56d5c:	add	fp, sp, #28
   56d60:	sub	sp, sp, #4
   56d64:	mov	r9, r0
   56d68:	ldr	r0, [r0, #68]	; 0x44
   56d6c:	mov	r5, #0
   56d70:	cmp	r0, #0
   56d74:	beq	56d84 <fputs@plt+0x4599c>
   56d78:	mov	r0, r5
   56d7c:	sub	sp, fp, #28
   56d80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56d84:	mov	r6, r1
   56d88:	ldrh	sl, [r1, #52]	; 0x34
   56d8c:	ldr	r0, [r9]
   56d90:	ldrb	r1, [r1, #55]	; 0x37
   56d94:	tst	r1, #8
   56d98:	bne	56da8 <fputs@plt+0x459c0>
   56d9c:	mov	r1, sl
   56da0:	mov	r2, #0
   56da4:	b	56db0 <fputs@plt+0x459c8>
   56da8:	ldrh	r1, [r6, #50]	; 0x32
   56dac:	sub	r2, sl, r1
   56db0:	bl	56e34 <fputs@plt+0x45a4c>
   56db4:	mov	r4, r0
   56db8:	cmp	r0, #0
   56dbc:	beq	56d78 <fputs@plt+0x45990>
   56dc0:	cmp	sl, #0
   56dc4:	beq	56e10 <fputs@plt+0x45a28>
   56dc8:	add	r5, r4, #20
   56dcc:	mov	r7, #0
   56dd0:	movw	r8, #6505	; 0x1969
   56dd4:	movt	r8, #8
   56dd8:	ldr	r0, [r6, #32]
   56ddc:	ldr	r1, [r0, r7, lsl #2]
   56de0:	cmp	r1, r8
   56de4:	mov	r0, #0
   56de8:	movne	r0, r9
   56dec:	blne	56eb8 <fputs@plt+0x45ad0>
   56df0:	str	r0, [r5, r7, lsl #2]
   56df4:	ldr	r0, [r6, #28]
   56df8:	ldrb	r0, [r0, r7]
   56dfc:	ldr	r1, [r4, #16]
   56e00:	strb	r0, [r1, r7]
   56e04:	add	r7, r7, #1
   56e08:	cmp	sl, r7
   56e0c:	bne	56dd8 <fputs@plt+0x459f0>
   56e10:	ldr	r0, [r9, #68]	; 0x44
   56e14:	cmp	r0, #0
   56e18:	beq	56e2c <fputs@plt+0x45a44>
   56e1c:	mov	r0, r4
   56e20:	bl	2f8f4 <fputs@plt+0x1e50c>
   56e24:	mov	r5, #0
   56e28:	b	56d78 <fputs@plt+0x45990>
   56e2c:	mov	r5, r4
   56e30:	b	56d78 <fputs@plt+0x45990>
   56e34:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   56e38:	add	fp, sp, #24
   56e3c:	mov	r5, r2
   56e40:	mov	r7, r1
   56e44:	mov	r9, r0
   56e48:	add	r6, r2, r1
   56e4c:	add	r8, r6, r6, lsl #2
   56e50:	add	r0, r8, #24
   56e54:	mov	r1, #0
   56e58:	bl	141fc <fputs@plt+0x2e14>
   56e5c:	mov	r4, r0
   56e60:	cmp	r0, #0
   56e64:	beq	56ea8 <fputs@plt+0x45ac0>
   56e68:	strh	r5, [r4, #8]
   56e6c:	strh	r7, [r4, #6]
   56e70:	add	r0, r4, r6, lsl #2
   56e74:	add	r0, r0, #20
   56e78:	str	r0, [r4, #16]
   56e7c:	ldrb	r0, [r9, #66]	; 0x42
   56e80:	str	r9, [r4, #12]
   56e84:	mov	r1, #1
   56e88:	str	r1, [r4]
   56e8c:	strb	r0, [r4, #4]
   56e90:	add	r0, r4, #24
   56e94:	mov	r1, #0
   56e98:	mov	r2, r8
   56e9c:	bl	1119c <memset@plt>
   56ea0:	mov	r0, r4
   56ea4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   56ea8:	mov	r0, r9
   56eac:	bl	19164 <fputs@plt+0x7d7c>
   56eb0:	mov	r0, r4
   56eb4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   56eb8:	push	{r4, r5, r6, r7, fp, lr}
   56ebc:	add	fp, sp, #16
   56ec0:	mov	r4, r1
   56ec4:	mov	r5, r0
   56ec8:	ldr	r0, [r0]
   56ecc:	ldrb	r6, [r0, #66]	; 0x42
   56ed0:	ldrb	r7, [r0, #149]	; 0x95
   56ed4:	mov	r1, r6
   56ed8:	mov	r2, r4
   56edc:	mov	r3, r7
   56ee0:	bl	56f20 <fputs@plt+0x45b38>
   56ee4:	mov	r2, r0
   56ee8:	cmp	r7, #0
   56eec:	beq	56ef8 <fputs@plt+0x45b10>
   56ef0:	mov	r0, r2
   56ef4:	pop	{r4, r5, r6, r7, fp, pc}
   56ef8:	cmp	r2, #0
   56efc:	beq	56f0c <fputs@plt+0x45b24>
   56f00:	ldr	r0, [r2, #12]
   56f04:	cmp	r0, #0
   56f08:	bne	56ef0 <fputs@plt+0x45b08>
   56f0c:	mov	r0, r5
   56f10:	mov	r1, r6
   56f14:	mov	r3, r4
   56f18:	pop	{r4, r5, r6, r7, fp, lr}
   56f1c:	b	56f60 <fputs@plt+0x45b78>
   56f20:	push	{r4, sl, fp, lr}
   56f24:	add	fp, sp, #8
   56f28:	mov	r4, r1
   56f2c:	cmp	r2, #0
   56f30:	beq	56f44 <fputs@plt+0x45b5c>
   56f34:	mov	r1, r2
   56f38:	mov	r2, r3
   56f3c:	bl	57020 <fputs@plt+0x45c38>
   56f40:	b	56f48 <fputs@plt+0x45b60>
   56f44:	ldr	r0, [r0, #8]
   56f48:	cmp	r0, #0
   56f4c:	moveq	r0, #0
   56f50:	addne	r1, r4, r4, lsl #2
   56f54:	addne	r0, r0, r1, lsl #2
   56f58:	subne	r0, r0, #20
   56f5c:	pop	{r4, sl, fp, pc}
   56f60:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   56f64:	add	fp, sp, #24
   56f68:	mov	r4, r3
   56f6c:	mov	r7, r2
   56f70:	mov	r5, r1
   56f74:	mov	r8, r0
   56f78:	ldr	r6, [r0]
   56f7c:	cmp	r2, #0
   56f80:	bne	56fa4 <fputs@plt+0x45bbc>
   56f84:	mov	r0, r6
   56f88:	mov	r1, r5
   56f8c:	mov	r2, r4
   56f90:	mov	r3, #0
   56f94:	bl	56f20 <fputs@plt+0x45b38>
   56f98:	mov	r7, r0
   56f9c:	cmp	r0, #0
   56fa0:	beq	56fb0 <fputs@plt+0x45bc8>
   56fa4:	ldr	r0, [r7, #12]
   56fa8:	cmp	r0, #0
   56fac:	bne	56fe0 <fputs@plt+0x45bf8>
   56fb0:	mov	r0, r6
   56fb4:	mov	r1, r5
   56fb8:	mov	r2, r4
   56fbc:	bl	57100 <fputs@plt+0x45d18>
   56fc0:	mov	r0, r6
   56fc4:	mov	r1, r5
   56fc8:	mov	r2, r4
   56fcc:	mov	r3, #0
   56fd0:	bl	56f20 <fputs@plt+0x45b38>
   56fd4:	mov	r7, r0
   56fd8:	cmp	r0, #0
   56fdc:	beq	57000 <fputs@plt+0x45c18>
   56fe0:	ldr	r0, [r7, #12]
   56fe4:	cmp	r0, #0
   56fe8:	bne	57018 <fputs@plt+0x45c30>
   56fec:	mov	r0, r6
   56ff0:	mov	r1, r7
   56ff4:	bl	571c4 <fputs@plt+0x45ddc>
   56ff8:	cmp	r0, #0
   56ffc:	beq	57018 <fputs@plt+0x45c30>
   57000:	movw	r1, #26399	; 0x671f
   57004:	movt	r1, #8
   57008:	mov	r0, r8
   5700c:	mov	r2, r4
   57010:	bl	1aa38 <fputs@plt+0x9650>
   57014:	mov	r7, #0
   57018:	mov	r0, r7
   5701c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   57020:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   57024:	add	fp, sp, #24
   57028:	mov	r7, r2
   5702c:	mov	r6, r1
   57030:	mov	r4, r0
   57034:	add	r8, r0, #364	; 0x16c
   57038:	mov	r0, r8
   5703c:	bl	43cf8 <fputs@plt+0x32910>
   57040:	mov	r5, r0
   57044:	cmp	r7, #0
   57048:	beq	570f0 <fputs@plt+0x45d08>
   5704c:	cmp	r5, #0
   57050:	bne	570f0 <fputs@plt+0x45d08>
   57054:	mov	r0, r6
   57058:	bl	13690 <fputs@plt+0x22a8>
   5705c:	mov	r9, r0
   57060:	add	r2, r0, #61	; 0x3d
   57064:	mov	r5, #0
   57068:	mov	r0, r4
   5706c:	mov	r3, #0
   57070:	bl	19774 <fputs@plt+0x838c>
   57074:	cmp	r0, #0
   57078:	beq	570f0 <fputs@plt+0x45d08>
   5707c:	mov	r7, r0
   57080:	mov	r0, #3
   57084:	strb	r0, [r7, #44]	; 0x2c
   57088:	mov	r0, #2
   5708c:	strb	r0, [r7, #24]
   57090:	mov	r0, #1
   57094:	strb	r0, [r7, #4]
   57098:	add	r0, r7, #60	; 0x3c
   5709c:	str	r0, [r7, #40]	; 0x28
   570a0:	str	r0, [r7, #20]
   570a4:	str	r0, [r7]
   570a8:	mov	r1, r6
   570ac:	mov	r2, r9
   570b0:	bl	11244 <memcpy@plt>
   570b4:	ldr	r0, [r7]
   570b8:	mov	r5, #0
   570bc:	strb	r5, [r0, r9]
   570c0:	ldr	r1, [r7]
   570c4:	mov	r0, r8
   570c8:	mov	r2, r7
   570cc:	bl	4423c <fputs@plt+0x32e54>
   570d0:	cmp	r0, #0
   570d4:	beq	570f8 <fputs@plt+0x45d10>
   570d8:	mov	r6, r0
   570dc:	mov	r0, r4
   570e0:	bl	19164 <fputs@plt+0x7d7c>
   570e4:	mov	r0, r4
   570e8:	mov	r1, r6
   570ec:	bl	13ddc <fputs@plt+0x29f4>
   570f0:	mov	r0, r5
   570f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   570f8:	mov	r0, r7
   570fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   57100:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   57104:	add	fp, sp, #24
   57108:	mov	r5, r2
   5710c:	mov	r4, r0
   57110:	ldr	r0, [r0, #228]	; 0xe4
   57114:	cmp	r0, #0
   57118:	beq	5715c <fputs@plt+0x45d74>
   5711c:	mov	r6, r1
   57120:	mov	r0, r4
   57124:	mov	r1, r5
   57128:	bl	19540 <fputs@plt+0x8158>
   5712c:	cmp	r0, #0
   57130:	beq	571c0 <fputs@plt+0x45dd8>
   57134:	mov	r7, r0
   57138:	ldr	ip, [r4, #228]	; 0xe4
   5713c:	ldr	r0, [r4, #236]	; 0xec
   57140:	mov	r1, r4
   57144:	mov	r2, r6
   57148:	mov	r3, r7
   5714c:	blx	ip
   57150:	mov	r0, r4
   57154:	mov	r1, r7
   57158:	bl	13ddc <fputs@plt+0x29f4>
   5715c:	ldr	r0, [r4, #232]	; 0xe8
   57160:	cmp	r0, #0
   57164:	beq	571c0 <fputs@plt+0x45dd8>
   57168:	mov	r0, r4
   5716c:	bl	1d304 <fputs@plt+0xbf1c>
   57170:	mov	r6, r0
   57174:	mov	r1, r5
   57178:	mov	r2, #1
   5717c:	mov	r3, #0
   57180:	bl	1d330 <fputs@plt+0xbf48>
   57184:	mov	r0, r6
   57188:	mov	r1, #2
   5718c:	bl	188e8 <fputs@plt+0x7500>
   57190:	cmp	r0, #0
   57194:	beq	571b4 <fputs@plt+0x45dcc>
   57198:	mov	r3, r0
   5719c:	ldrb	r2, [r4, #66]	; 0x42
   571a0:	ldr	r8, [r4, #232]	; 0xe8
   571a4:	ldr	r1, [r4, #236]	; 0xec
   571a8:	mov	r0, r1
   571ac:	mov	r1, r4
   571b0:	blx	r8
   571b4:	mov	r0, r6
   571b8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   571bc:	b	18ac4 <fputs@plt+0x76dc>
   571c0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   571c4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   571c8:	add	fp, sp, #24
   571cc:	mov	r8, r1
   571d0:	mov	r5, r0
   571d4:	ldr	r6, [r1]
   571d8:	mov	r7, #0
   571dc:	movw	r4, #16844	; 0x41cc
   571e0:	movt	r4, #8
   571e4:	ldrb	r1, [r4, -r7]
   571e8:	mov	r0, r5
   571ec:	mov	r2, r6
   571f0:	mov	r3, #0
   571f4:	bl	56f20 <fputs@plt+0x45b38>
   571f8:	ldr	r1, [r0, #12]
   571fc:	cmp	r1, #0
   57200:	bne	57218 <fputs@plt+0x45e30>
   57204:	sub	r7, r7, #1
   57208:	cmn	r7, #3
   5720c:	bne	571e4 <fputs@plt+0x45dfc>
   57210:	mov	r0, #1
   57214:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   57218:	vld1.32	{d16-d17}, [r0]
   5721c:	vst1.32	{d16-d17}, [r8]!
   57220:	mov	r0, #0
   57224:	str	r0, [r8]
   57228:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5722c:	push	{fp, lr}
   57230:	mov	fp, sp
   57234:	sub	sp, sp, #8
   57238:	mov	ip, #0
   5723c:	str	ip, [sp]
   57240:	bl	46a3c <fputs@plt+0x35654>
   57244:	mov	sp, fp
   57248:	pop	{fp, pc}
   5724c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57250:	add	fp, sp, #28
   57254:	sub	sp, sp, #156	; 0x9c
   57258:	mov	r4, r0
   5725c:	ldr	r9, [r0, #8]
   57260:	mov	r0, #0
   57264:	str	r0, [fp, #-32]	; 0xffffffe0
   57268:	str	r0, [fp, #-36]	; 0xffffffdc
   5726c:	cmp	r9, #0
   57270:	beq	57510 <fputs@plt+0x46128>
   57274:	mov	sl, r2
   57278:	mov	r7, r1
   5727c:	cmp	r1, #0
   57280:	beq	57518 <fputs@plt+0x46130>
   57284:	ldrb	r5, [r7]
   57288:	sub	r0, r5, #19
   5728c:	cmp	r0, #140	; 0x8c
   57290:	bhi	576a0 <fputs@plt+0x462b8>
   57294:	add	r1, pc, #0
   57298:	ldr	pc, [r1, r0, lsl #2]
   5729c:			; <UNDEFINED> instruction: 0x000575b4
   572a0:	ldrdeq	r7, [r5], -r4
   572a4:	andeq	r7, r5, r0, lsr #13
   572a8:	andeq	r7, r5, r0, lsr #13
   572ac:	andeq	r7, r5, r0, lsr #13
   572b0:	andeq	r7, r5, r0, lsr #13
   572b4:	andeq	r7, r5, r0, lsr #13
   572b8:	andeq	r7, r5, r0, lsr #13
   572bc:	andeq	r7, r5, r0, lsr #13
   572c0:	andeq	r7, r5, r0, lsr #13
   572c4:	andeq	r7, r5, r0, lsr #13
   572c8:	andeq	r7, r5, r0, lsr #13
   572cc:	andeq	r7, r5, r0, lsr #13
   572d0:	andeq	r7, r5, r0, lsr #13
   572d4:	andeq	r7, r5, r0, lsr #13
   572d8:	andeq	r7, r5, r0, lsr #13
   572dc:	andeq	r7, r5, r0, lsr #13
   572e0:	andeq	r7, r5, r0, lsr #13
   572e4:	andeq	r7, r5, r0, lsr #13
   572e8:	andeq	r7, r5, r0, lsr r7
   572ec:	andeq	r7, r5, r0, lsr #13
   572f0:	andeq	r7, r5, r0, lsr #13
   572f4:	andeq	r7, r5, r0, lsr #13
   572f8:	andeq	r7, r5, r0, lsr #13
   572fc:	andeq	r7, r5, r0, lsr #13
   57300:	andeq	r7, r5, r0, lsr #13
   57304:	andeq	r7, r5, r0, lsr #13
   57308:	andeq	r7, r5, r0, lsr #13
   5730c:	andeq	r7, r5, r0, lsr #13
   57310:	andeq	r7, r5, r0, lsr #13
   57314:	andeq	r7, r5, r0, lsr #13
   57318:	andeq	r7, r5, r0, lsr #13
   5731c:	andeq	r7, r5, r0, lsr #13
   57320:	andeq	r7, r5, r0, lsr #13
   57324:	andeq	r7, r5, r0, lsr #13
   57328:	andeq	r7, r5, r0, lsr #13
   5732c:	andeq	r7, r5, r0, lsr #13
   57330:	andeq	r7, r5, r0, lsr #13
   57334:	muleq	r5, ip, r7
   57338:	andeq	r7, r5, r0, lsr #13
   5733c:	andeq	r7, r5, r0, lsr #13
   57340:	andeq	r7, r5, r0, lsr #13
   57344:	andeq	r7, r5, r0, lsr #13
   57348:	strdeq	r7, [r5], -r0
   5734c:	andeq	r7, r5, r0, lsr #13
   57350:	andeq	r7, r5, r0, lsr #13
   57354:	andeq	r7, r5, r0, lsr #13
   57358:	andeq	r7, r5, r0, lsr #13
   5735c:	andeq	r7, r5, r0, lsr #13
   57360:	andeq	r7, r5, r0, lsr #13
   57364:	andeq	r7, r5, r0, lsr #13
   57368:	andeq	r7, r5, r0, lsr #13
   5736c:	ldrdeq	r7, [r5], -r0
   57370:	ldrdeq	r7, [r5], -r0
   57374:	strdeq	r7, [r5], -r0
   57378:	andeq	r7, r5, r0, asr r8
   5737c:	andeq	r7, r5, ip, asr r9
   57380:	andeq	r7, r5, r4, asr #12
   57384:	andeq	r7, r5, r4, asr #12
   57388:	andeq	r7, r5, r0, asr r5
   5738c:	andeq	r7, r5, r0, asr r5
   57390:	andeq	r7, r5, r0, asr r5
   57394:	andeq	r7, r5, r0, asr r5
   57398:	andeq	r7, r5, r0, asr r5
   5739c:	andeq	r7, r5, r0, asr r5
   573a0:	andeq	r7, r5, r0, lsr #13
   573a4:	ldrdeq	r7, [r5], -r0
   573a8:	ldrdeq	r7, [r5], -r0
   573ac:	ldrdeq	r7, [r5], -r0
   573b0:	ldrdeq	r7, [r5], -r0
   573b4:	ldrdeq	r7, [r5], -r0
   573b8:	ldrdeq	r7, [r5], -r0
   573bc:	ldrdeq	r7, [r5], -r0
   573c0:	ldrdeq	r7, [r5], -r0
   573c4:	ldrdeq	r7, [r5], -r0
   573c8:	ldrdeq	r7, [r5], -r0
   573cc:	muleq	r5, ip, r5
   573d0:			; <UNDEFINED> instruction: 0x000575b4
   573d4:	andeq	r7, r5, r0, ror #19
   573d8:	andeq	r7, r5, r0, lsr #13
   573dc:	andeq	r7, r5, r0, lsr #13
   573e0:	andeq	r7, r5, r0, lsr #13
   573e4:	andeq	r7, r5, r8, lsl r5
   573e8:	andeq	r7, r5, r0, lsr #13
   573ec:	andeq	r7, r5, r0, lsr #13
   573f0:	andeq	r7, r5, r0, lsr #13
   573f4:	andeq	r7, r5, r0, lsr #13
   573f8:	andeq	r7, r5, r0, lsr #13
   573fc:	andeq	r7, r5, r0, lsr #13
   57400:	andeq	r7, r5, r0, lsr #13
   57404:	andeq	r7, r5, r0, lsr #13
   57408:	andeq	r7, r5, r0, lsr #13
   5740c:	andeq	r7, r5, r0, lsr #13
   57410:	andeq	r7, r5, r0, lsr #13
   57414:	andeq	r7, r5, r0, lsr #13
   57418:	andeq	r7, r5, r0, lsr #13
   5741c:	andeq	r7, r5, r0, lsr #13
   57420:	andeq	r7, r5, r0, lsr #13
   57424:	andeq	r7, r5, r0, lsr #13
   57428:	andeq	r7, r5, r0, lsr #13
   5742c:	ldrdeq	r7, [r5], -r4
   57430:	andeq	r7, r5, r0, lsr #13
   57434:	andeq	r7, r5, r0, lsr #13
   57438:	andeq	r7, r5, r0, lsr #13
   5743c:	andeq	r7, r5, r0, lsr #13
   57440:	andeq	r7, r5, r0, lsr #13
   57444:	andeq	r7, r5, r0, lsr #13
   57448:	andeq	r7, r5, r0, lsr #13
   5744c:	andeq	r7, r5, r0, lsr #13
   57450:	andeq	r7, r5, r0, lsr #13
   57454:	andeq	r7, r5, r0, lsr #13
   57458:	andeq	r7, r5, r0, lsr #13
   5745c:	andeq	r7, r5, r0, lsr #13
   57460:	strdeq	r7, [r5], -r4
   57464:	andeq	r7, r5, r4, lsl #20
   57468:	andeq	r7, r5, r4, lsl sl
   5746c:	andeq	r7, r5, ip, ror #20
   57470:	andeq	r7, r5, r0, lsr #13
   57474:	andeq	r7, r5, r0, lsr #13
   57478:	andeq	r7, r5, r0, lsr #13
   5747c:	andeq	r7, r5, r0, lsr #13
   57480:	andeq	r7, r5, r0, lsr #13
   57484:	andeq	r7, r5, r0, lsr #13
   57488:	andeq	r7, r5, r0, lsr #13
   5748c:	andeq	r7, r5, r0, lsr #13
   57490:	andeq	r7, r5, r0, lsr #13
   57494:	andeq	r7, r5, r0, lsr #13
   57498:	andeq	r7, r5, r0, lsr #13
   5749c:	andeq	r7, r5, r0, lsr #13
   574a0:	strdeq	r7, [r5], -r0
   574a4:	andeq	r7, r5, r0, lsr #13
   574a8:	andeq	r7, r5, r0, lsr #13
   574ac:			; <UNDEFINED> instruction: 0x00057ab4
   574b0:	andeq	r7, r5, r8, asr fp
   574b4:	strdeq	r7, [r5], -r0
   574b8:	andeq	r7, r5, r0, lsl fp
   574bc:	andeq	r7, r5, r8, lsl #23
   574c0:	muleq	r5, ip, r5
   574c4:			; <UNDEFINED> instruction: 0x00057bb4
   574c8:	andeq	r7, r5, r0, lsr #13
   574cc:	muleq	r5, ip, r5
   574d0:	ldr	r1, [r7, #12]
   574d4:	sub	r2, fp, #32
   574d8:	mov	r0, r4
   574dc:	bl	58620 <fputs@plt+0x47238>
   574e0:	mov	r6, r0
   574e4:	ldr	r1, [r7, #16]
   574e8:	sub	r2, fp, #36	; 0x24
   574ec:	mov	r0, r4
   574f0:	bl	58620 <fputs@plt+0x47238>
   574f4:	mov	r2, r0
   574f8:	str	sl, [sp]
   574fc:	mov	r0, r9
   57500:	mov	r1, r5
   57504:	mov	r3, r6
   57508:	bl	46a3c <fputs@plt+0x35654>
   5750c:	b	5752c <fputs@plt+0x46144>
   57510:	mov	sl, #0
   57514:	b	57544 <fputs@plt+0x4615c>
   57518:	mov	r0, r9
   5751c:	mov	r1, #25
   57520:	mov	r2, #0
   57524:	mov	r3, sl
   57528:	bl	5722c <fputs@plt+0x45e44>
   5752c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   57530:	mov	r0, r4
   57534:	bl	5971c <fputs@plt+0x48334>
   57538:	ldr	r1, [fp, #-36]	; 0xffffffdc
   5753c:	mov	r0, r4
   57540:	bl	5971c <fputs@plt+0x48334>
   57544:	mov	r0, sl
   57548:	sub	sp, fp, #28
   5754c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57550:	ldr	r1, [r7, #12]
   57554:	sub	r2, fp, #32
   57558:	mov	r0, r4
   5755c:	bl	58620 <fputs@plt+0x47238>
   57560:	mov	r6, r0
   57564:	ldr	r1, [r7, #16]
   57568:	sub	r2, fp, #36	; 0x24
   5756c:	mov	r0, r4
   57570:	bl	58620 <fputs@plt+0x47238>
   57574:	ldr	r1, [r7, #12]
   57578:	ldr	r2, [r7, #16]
   5757c:	mov	r3, #32
   57580:	str	r6, [sp]
   57584:	stmib	sp, {r0, sl}
   57588:	str	r3, [sp, #12]
   5758c:	mov	r0, r4
   57590:	mov	r3, r5
   57594:	bl	5873c <fputs@plt+0x47354>
   57598:	b	5752c <fputs@plt+0x46144>
   5759c:	ldr	r1, [r7, #12]
   575a0:	mov	r0, r4
   575a4:	mov	r2, sl
   575a8:	bl	5724c <fputs@plt+0x45e64>
   575ac:	mov	sl, r0
   575b0:	b	5752c <fputs@plt+0x46144>
   575b4:	ldr	r1, [r7, #12]
   575b8:	sub	r2, fp, #32
   575bc:	mov	r0, r4
   575c0:	bl	58620 <fputs@plt+0x47238>
   575c4:	mov	r2, r0
   575c8:	mov	r0, r9
   575cc:	mov	r1, r5
   575d0:	b	57524 <fputs@plt+0x4613c>
   575d4:	mov	r0, r4
   575d8:	mov	r1, r7
   575dc:	mov	r2, #0
   575e0:	mov	r3, #0
   575e4:	bl	58e68 <fputs@plt+0x47a80>
   575e8:	mov	sl, r0
   575ec:	b	5752c <fputs@plt+0x46144>
   575f0:	ldr	r1, [r7, #12]
   575f4:	sub	r2, fp, #32
   575f8:	mov	r0, r4
   575fc:	bl	58620 <fputs@plt+0x47238>
   57600:	mov	r6, r0
   57604:	ldr	r1, [r7, #16]
   57608:	sub	r2, fp, #36	; 0x24
   5760c:	mov	r0, r4
   57610:	bl	58620 <fputs@plt+0x47238>
   57614:	ldr	r1, [r7, #12]
   57618:	ldr	r2, [r7, #16]
   5761c:	mov	r3, #160	; 0xa0
   57620:	str	r6, [sp]
   57624:	stmib	sp, {r0, sl}
   57628:	str	r3, [sp, #12]
   5762c:	mov	r3, #78	; 0x4e
   57630:	cmp	r5, #73	; 0x49
   57634:	movweq	r3, #79	; 0x4f
   57638:	mov	r0, r4
   5763c:	bl	5873c <fputs@plt+0x47354>
   57640:	b	5752c <fputs@plt+0x46144>
   57644:	mov	r0, r9
   57648:	mov	r1, #22
   5764c:	mov	r2, #1
   57650:	mov	r3, sl
   57654:	bl	5722c <fputs@plt+0x45e44>
   57658:	ldr	r1, [r7, #12]
   5765c:	sub	r2, fp, #32
   57660:	mov	r0, r4
   57664:	bl	58620 <fputs@plt+0x47238>
   57668:	mov	r2, r0
   5766c:	mov	r0, r9
   57670:	mov	r1, r5
   57674:	bl	587b0 <fputs@plt+0x473c8>
   57678:	mov	r5, r0
   5767c:	mov	r0, r9
   57680:	mov	r1, #22
   57684:	mov	r2, #0
   57688:	mov	r3, sl
   5768c:	bl	5722c <fputs@plt+0x45e44>
   57690:	mov	r0, r9
   57694:	mov	r1, r5
   57698:	bl	568a8 <fputs@plt+0x454c0>
   5769c:	b	5752c <fputs@plt+0x46144>
   576a0:	ldr	r0, [r7, #20]
   576a4:	ldr	r5, [r0]
   576a8:	str	r0, [sp, #28]
   576ac:	ldr	r8, [r0, #4]
   576b0:	mov	r0, r9
   576b4:	bl	587d4 <fputs@plt+0x473ec>
   576b8:	str	r0, [sp, #44]	; 0x2c
   576bc:	ldr	r1, [r7, #12]
   576c0:	cmp	r1, #0
   576c4:	str	r1, [sp, #36]	; 0x24
   576c8:	beq	57c30 <fputs@plt+0x46848>
   576cc:	mov	r0, #32
   576d0:	mov	r3, r1
   576d4:	vld1.32	{d16-d17}, [r3], r0
   576d8:	add	r2, r1, #16
   576dc:	sub	r6, fp, #88	; 0x58
   576e0:	vld1.32	{d18-d19}, [r2]
   576e4:	add	r2, r6, #16
   576e8:	vld1.32	{d20-d21}, [r3]
   576ec:	vst1.64	{d18-d19}, [r2]
   576f0:	mov	r2, r6
   576f4:	vst1.64	{d16-d17}, [r2], r0
   576f8:	vst1.64	{d20-d21}, [r2]
   576fc:	sub	r2, fp, #32
   57700:	mov	r0, r4
   57704:	bl	58620 <fputs@plt+0x47238>
   57708:	mov	r1, r0
   5770c:	mov	r0, r6
   57710:	bl	59778 <fputs@plt+0x48390>
   57714:	str	r6, [sp, #60]	; 0x3c
   57718:	mov	r0, #79	; 0x4f
   5771c:	strb	r0, [sp, #48]	; 0x30
   57720:	mov	r0, #0
   57724:	str	r0, [fp, #-32]	; 0xffffffe0
   57728:	add	r7, sp, #48	; 0x30
   5772c:	b	57c34 <fputs@plt+0x4684c>
   57730:	ldr	r1, [r7, #12]
   57734:	mov	r0, r4
   57738:	mov	r2, sl
   5773c:	bl	5724c <fputs@plt+0x45e64>
   57740:	mov	r5, r0
   57744:	cmp	r0, sl
   57748:	beq	57764 <fputs@plt+0x4637c>
   5774c:	mov	r0, r9
   57750:	mov	r1, #31
   57754:	mov	r2, r5
   57758:	mov	r3, sl
   5775c:	bl	5722c <fputs@plt+0x45e44>
   57760:	mov	r5, sl
   57764:	ldr	r0, [r7, #8]
   57768:	mov	r1, #0
   5776c:	bl	58404 <fputs@plt+0x4701c>
   57770:	mov	r3, r0
   57774:	mov	r0, r9
   57778:	mov	r1, #40	; 0x28
   5777c:	mov	r2, sl
   57780:	bl	5722c <fputs@plt+0x45e44>
   57784:	mov	r0, r4
   57788:	mov	r1, r5
   5778c:	mov	r2, #1
   57790:	bl	5861c <fputs@plt+0x47234>
   57794:	mov	sl, r5
   57798:	b	5752c <fputs@plt+0x46144>
   5779c:	ldr	r0, [r4, #420]	; 0x1a4
   577a0:	cmp	r0, #0
   577a4:	beq	57d30 <fputs@plt+0x46948>
   577a8:	ldrb	r2, [r7, #1]
   577ac:	cmp	r2, #2
   577b0:	bne	577c0 <fputs@plt+0x463d8>
   577b4:	mov	r0, r4
   577b8:	bl	59c08 <fputs@plt+0x48820>
   577bc:	ldrb	r2, [r7, #1]
   577c0:	cmp	r2, #4
   577c4:	bne	57de0 <fputs@plt+0x469f8>
   577c8:	ldr	r0, [r7, #8]
   577cc:	mov	r1, #0
   577d0:	str	r1, [sp]
   577d4:	stmib	sp, {r0, r1}
   577d8:	mov	r0, r9
   577dc:	mov	r1, #21
   577e0:	mov	r2, #0
   577e4:	mov	r3, #4
   577e8:	bl	568bc <fputs@plt+0x454d4>
   577ec:	b	5752c <fputs@plt+0x46144>
   577f0:	ldrsh	r0, [r7, #32]
   577f4:	ldr	r1, [r7, #28]
   577f8:	ldr	r5, [r7, #44]	; 0x2c
   577fc:	ldrsh	r2, [r5, #34]	; 0x22
   57800:	add	r2, r2, #1
   57804:	mla	r0, r2, r1, r0
   57808:	add	r2, r0, #1
   5780c:	mov	r0, r9
   57810:	mov	r1, #134	; 0x86
   57814:	mov	r3, sl
   57818:	bl	5722c <fputs@plt+0x45e44>
   5781c:	ldrsh	r0, [r7, #32]
   57820:	cmp	r0, #0
   57824:	bmi	5752c <fputs@plt+0x46144>
   57828:	ldr	r1, [r5, #4]
   5782c:	add	r0, r1, r0, lsl #4
   57830:	ldrb	r0, [r0, #13]
   57834:	cmp	r0, #69	; 0x45
   57838:	bne	5752c <fputs@plt+0x46144>
   5783c:	mov	r0, r9
   57840:	mov	r1, #39	; 0x27
   57844:	mov	r2, sl
   57848:	bl	587b0 <fputs@plt+0x473c8>
   5784c:	b	5752c <fputs@plt+0x46144>
   57850:	ldr	r5, [r7, #12]
   57854:	ldr	r0, [r7, #20]
   57858:	ldr	r0, [r0, #4]
   5785c:	str	r0, [sp, #40]	; 0x28
   57860:	ldr	r6, [r0]
   57864:	str	r6, [sp, #32]
   57868:	sub	r2, fp, #32
   5786c:	mov	r0, r4
   57870:	mov	r1, r5
   57874:	bl	58620 <fputs@plt+0x47238>
   57878:	mov	r7, r0
   5787c:	sub	r2, fp, #36	; 0x24
   57880:	mov	r0, r4
   57884:	mov	r1, r6
   57888:	bl	58620 <fputs@plt+0x47238>
   5788c:	mov	r8, r0
   57890:	mov	r0, r4
   57894:	bl	596e0 <fputs@plt+0x482f8>
   57898:	mov	r6, r0
   5789c:	str	r0, [sp, #44]	; 0x2c
   578a0:	mov	r0, r4
   578a4:	bl	596e0 <fputs@plt+0x482f8>
   578a8:	str	r0, [sp, #36]	; 0x24
   578ac:	mov	r0, #32
   578b0:	stm	sp, {r7, r8}
   578b4:	str	r6, [sp, #8]
   578b8:	str	r0, [sp, #12]
   578bc:	mov	r0, r4
   578c0:	mov	r1, r5
   578c4:	mov	r8, r5
   578c8:	ldr	r2, [sp, #32]
   578cc:	mov	r3, #83	; 0x53
   578d0:	bl	5873c <fputs@plt+0x47354>
   578d4:	ldr	r0, [sp, #40]	; 0x28
   578d8:	ldr	r6, [r0, #20]
   578dc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   578e0:	mov	r0, r4
   578e4:	bl	5971c <fputs@plt+0x48334>
   578e8:	mov	r0, r4
   578ec:	mov	r1, r6
   578f0:	sub	r2, fp, #36	; 0x24
   578f4:	bl	58620 <fputs@plt+0x47238>
   578f8:	str	r7, [sp]
   578fc:	str	r0, [sp, #4]
   57900:	ldr	r5, [sp, #36]	; 0x24
   57904:	str	r5, [sp, #8]
   57908:	mov	r0, #32
   5790c:	str	r0, [sp, #12]
   57910:	mov	r0, r4
   57914:	mov	r1, r8
   57918:	mov	r2, r6
   5791c:	mov	r3, #81	; 0x51
   57920:	bl	5873c <fputs@plt+0x47354>
   57924:	str	sl, [sp]
   57928:	mov	r0, r9
   5792c:	mov	r1, #72	; 0x48
   57930:	ldr	r6, [sp, #44]	; 0x2c
   57934:	mov	r2, r6
   57938:	mov	r3, r5
   5793c:	bl	46a3c <fputs@plt+0x35654>
   57940:	mov	r0, r4
   57944:	mov	r1, r6
   57948:	bl	5971c <fputs@plt+0x48334>
   5794c:	mov	r0, r4
   57950:	mov	r1, r5
   57954:	bl	5971c <fputs@plt+0x48334>
   57958:	b	5752c <fputs@plt+0x46144>
   5795c:	mov	r0, r9
   57960:	bl	587d4 <fputs@plt+0x473ec>
   57964:	mov	r5, r0
   57968:	mov	r0, r9
   5796c:	bl	587d4 <fputs@plt+0x473ec>
   57970:	mov	r8, r0
   57974:	mov	r0, r9
   57978:	mov	r1, #25
   5797c:	mov	r2, #0
   57980:	mov	r3, sl
   57984:	bl	5722c <fputs@plt+0x45e44>
   57988:	mov	r0, r4
   5798c:	mov	r1, r7
   57990:	mov	r2, r5
   57994:	mov	r3, r8
   57998:	bl	5933c <fputs@plt+0x47f54>
   5799c:	mov	r0, r9
   579a0:	mov	r1, #22
   579a4:	mov	r2, #1
   579a8:	mov	r3, sl
   579ac:	bl	5722c <fputs@plt+0x45e44>
   579b0:	mov	r0, r9
   579b4:	mov	r1, r5
   579b8:	bl	58900 <fputs@plt+0x47518>
   579bc:	mov	r0, r9
   579c0:	mov	r1, #37	; 0x25
   579c4:	mov	r2, sl
   579c8:	mov	r3, #0
   579cc:	bl	5722c <fputs@plt+0x45e44>
   579d0:	mov	r0, r9
   579d4:	mov	r1, r8
   579d8:	bl	58900 <fputs@plt+0x47518>
   579dc:	b	5752c <fputs@plt+0x46144>
   579e0:	ldr	r2, [r7, #8]
   579e4:	mov	r0, r9
   579e8:	mov	r1, sl
   579ec:	bl	56c2c <fputs@plt+0x45844>
   579f0:	b	5752c <fputs@plt+0x46144>
   579f4:	mov	r0, r4
   579f8:	mov	r1, r7
   579fc:	mov	r2, #0
   57a00:	b	57ba8 <fputs@plt+0x467c0>
   57a04:	ldr	r1, [r7, #8]
   57a08:	mov	r0, r9
   57a0c:	mov	r2, #0
   57a10:	b	57d7c <fputs@plt+0x46994>
   57a14:	ldr	r0, [r7, #8]
   57a18:	add	r5, r0, #2
   57a1c:	mov	r0, r5
   57a20:	bl	13690 <fputs@plt+0x22a8>
   57a24:	mov	r7, r0
   57a28:	mov	r0, r9
   57a2c:	bl	4748c <fputs@plt+0x360a4>
   57a30:	sub	r7, r7, #1
   57a34:	mov	r1, r5
   57a38:	mov	r2, r7
   57a3c:	bl	58380 <fputs@plt+0x46f98>
   57a40:	mvn	r1, #0
   57a44:	mov	r2, #0
   57a48:	str	r2, [sp]
   57a4c:	stmib	sp, {r0, r1}
   57a50:	add	r0, r7, r7, lsr #31
   57a54:	asr	r2, r0, #1
   57a58:	mov	r0, r9
   57a5c:	mov	r1, #27
   57a60:	mov	r3, sl
   57a64:	bl	568bc <fputs@plt+0x454d4>
   57a68:	b	5752c <fputs@plt+0x46144>
   57a6c:	ldrsh	r2, [r7, #32]
   57a70:	mov	r0, r9
   57a74:	mov	r1, #28
   57a78:	mov	r3, sl
   57a7c:	bl	5722c <fputs@plt+0x45e44>
   57a80:	ldr	r0, [r7, #8]
   57a84:	ldrb	r0, [r0, #1]
   57a88:	cmp	r0, #0
   57a8c:	beq	5752c <fputs@plt+0x46144>
   57a90:	ldrsh	r0, [r7, #32]
   57a94:	ldr	r1, [r4, #476]	; 0x1dc
   57a98:	add	r0, r1, r0, lsl #2
   57a9c:	ldr	r2, [r0, #-4]
   57aa0:	mov	r0, r9
   57aa4:	mvn	r1, #0
   57aa8:	mvn	r3, #1
   57aac:	bl	1ad6c <fputs@plt+0x9984>
   57ab0:	b	5752c <fputs@plt+0x46144>
   57ab4:	ldr	r0, [r4]
   57ab8:	str	r0, [sp, #40]	; 0x28
   57abc:	ldrb	r3, [r0, #66]	; 0x42
   57ac0:	ldrb	r1, [r7, #5]
   57ac4:	mov	r0, #0
   57ac8:	tst	r1, #64	; 0x40
   57acc:	bne	57bbc <fputs@plt+0x467d4>
   57ad0:	ldr	r1, [r7, #20]
   57ad4:	cmp	r1, #0
   57ad8:	beq	57bbc <fputs@plt+0x467d4>
   57adc:	str	r1, [sp, #44]	; 0x2c
   57ae0:	ldr	r5, [r1]
   57ae4:	mov	r1, #1
   57ae8:	str	r1, [sp, #28]
   57aec:	b	57bd0 <fputs@plt+0x467e8>
   57af0:	ldr	r0, [r7, #40]	; 0x28
   57af4:	cmp	r0, #0
   57af8:	beq	57d48 <fputs@plt+0x46960>
   57afc:	ldrsh	r1, [r7, #34]	; 0x22
   57b00:	ldr	r0, [r0, #40]	; 0x28
   57b04:	add	r0, r0, r1, lsl #4
   57b08:	ldr	sl, [r0, #8]
   57b0c:	b	5752c <fputs@plt+0x46144>
   57b10:	ldrsh	r2, [r7, #34]	; 0x22
   57b14:	ldr	r0, [r7, #40]	; 0x28
   57b18:	ldr	r1, [r0, #28]
   57b1c:	ldrb	r3, [r0]
   57b20:	cmp	r3, #0
   57b24:	beq	57d60 <fputs@plt+0x46978>
   57b28:	ldrb	r3, [r0, #1]
   57b2c:	cmp	r3, #0
   57b30:	beq	57b58 <fputs@plt+0x46770>
   57b34:	add	r2, r2, r2, lsl #1
   57b38:	add	r1, r1, r2, lsl #3
   57b3c:	ldr	r3, [r1, #12]
   57b40:	ldr	r2, [r0, #8]
   57b44:	str	sl, [sp]
   57b48:	mov	r0, r9
   57b4c:	mov	r1, #47	; 0x2f
   57b50:	bl	46a3c <fputs@plt+0x35654>
   57b54:	b	5752c <fputs@plt+0x46144>
   57b58:	ldr	r3, [r7, #28]
   57b5c:	cmn	r3, #1
   57b60:	ble	57c18 <fputs@plt+0x46830>
   57b64:	ldrsh	r2, [r7, #32]
   57b68:	ldr	r1, [r7, #44]	; 0x2c
   57b6c:	ldrb	r0, [r7, #38]	; 0x26
   57b70:	str	sl, [sp]
   57b74:	str	r0, [sp, #4]
   57b78:	mov	r0, r4
   57b7c:	bl	58118 <fputs@plt+0x46d30>
   57b80:	mov	sl, r0
   57b84:	b	5752c <fputs@plt+0x46144>
   57b88:	ldr	r1, [r7, #12]
   57b8c:	ldrb	r0, [r1]
   57b90:	cmp	r0, #133	; 0x85
   57b94:	beq	57d70 <fputs@plt+0x46988>
   57b98:	cmp	r0, #132	; 0x84
   57b9c:	bne	57d88 <fputs@plt+0x469a0>
   57ba0:	mov	r0, r4
   57ba4:	mov	r2, #1
   57ba8:	mov	r3, sl
   57bac:	bl	581e8 <fputs@plt+0x46e00>
   57bb0:	b	5752c <fputs@plt+0x46144>
   57bb4:	ldr	sl, [r7, #28]
   57bb8:	b	5752c <fputs@plt+0x46144>
   57bbc:	mov	r1, #0
   57bc0:	str	r1, [sp, #28]
   57bc4:	mov	r1, #0
   57bc8:	str	r1, [sp, #44]	; 0x2c
   57bcc:	mov	r5, #0
   57bd0:	ldr	r8, [r7, #8]
   57bd4:	str	r0, [sp]
   57bd8:	ldr	r0, [sp, #40]	; 0x28
   57bdc:	mov	r1, r8
   57be0:	mov	r2, r5
   57be4:	bl	1e544 <fputs@plt+0xd15c>
   57be8:	cmp	r0, #0
   57bec:	beq	57c00 <fputs@plt+0x46818>
   57bf0:	mov	r2, r0
   57bf4:	ldr	r0, [r0, #16]
   57bf8:	cmp	r0, #0
   57bfc:	beq	57e00 <fputs@plt+0x46a18>
   57c00:	movw	r1, #26456	; 0x6758
   57c04:	movt	r1, #8
   57c08:	mov	r0, r4
   57c0c:	mov	r2, r8
   57c10:	bl	1aa38 <fputs@plt+0x9650>
   57c14:	b	5752c <fputs@plt+0x46144>
   57c18:	ldr	r0, [r4, #100]	; 0x64
   57c1c:	cmp	r0, #1
   57c20:	blt	57ec8 <fputs@plt+0x46ae0>
   57c24:	ldrsh	r1, [r7, #32]
   57c28:	add	sl, r0, r1
   57c2c:	b	5752c <fputs@plt+0x46144>
   57c30:	mov	r7, #0
   57c34:	str	r5, [sp, #32]
   57c38:	sub	r0, r5, #1
   57c3c:	str	r0, [sp, #40]	; 0x28
   57c40:	cmp	r0, #1
   57c44:	blt	57ccc <fputs@plt+0x468e4>
   57c48:	add	r5, r8, #20
   57c4c:	mov	r8, #0
   57c50:	mov	r0, r4
   57c54:	bl	58888 <fputs@plt+0x474a0>
   57c58:	ldr	r0, [r5, #-20]	; 0xffffffec
   57c5c:	ldr	r1, [sp, #36]	; 0x24
   57c60:	cmp	r1, #0
   57c64:	strne	r0, [sp, #64]	; 0x40
   57c68:	moveq	r7, r0
   57c6c:	mov	r0, r9
   57c70:	bl	587d4 <fputs@plt+0x473ec>
   57c74:	mov	r6, r0
   57c78:	mov	r0, r4
   57c7c:	mov	r1, r7
   57c80:	mov	r2, r6
   57c84:	mov	r3, #16
   57c88:	bl	5979c <fputs@plt+0x483b4>
   57c8c:	ldr	r1, [r5], #40	; 0x28
   57c90:	mov	r0, r4
   57c94:	mov	r2, sl
   57c98:	bl	56a30 <fputs@plt+0x45648>
   57c9c:	mov	r0, r9
   57ca0:	ldr	r1, [sp, #44]	; 0x2c
   57ca4:	bl	56a9c <fputs@plt+0x456b4>
   57ca8:	mov	r0, r4
   57cac:	bl	58898 <fputs@plt+0x474b0>
   57cb0:	mov	r0, r9
   57cb4:	mov	r1, r6
   57cb8:	bl	58900 <fputs@plt+0x47518>
   57cbc:	add	r8, r8, #2
   57cc0:	ldr	r0, [sp, #40]	; 0x28
   57cc4:	cmp	r8, r0
   57cc8:	blt	57c50 <fputs@plt+0x46868>
   57ccc:	ldr	r0, [sp, #32]
   57cd0:	tst	r0, #1
   57cd4:	bne	57cf0 <fputs@plt+0x46908>
   57cd8:	mov	r0, r9
   57cdc:	mov	r1, #25
   57ce0:	mov	r2, #0
   57ce4:	mov	r3, sl
   57ce8:	bl	5722c <fputs@plt+0x45e44>
   57cec:	b	57d20 <fputs@plt+0x46938>
   57cf0:	mov	r0, r4
   57cf4:	bl	58888 <fputs@plt+0x474a0>
   57cf8:	ldr	r0, [sp, #28]
   57cfc:	ldr	r0, [r0, #4]
   57d00:	ldr	r1, [sp, #40]	; 0x28
   57d04:	add	r1, r1, r1, lsl #2
   57d08:	ldr	r1, [r0, r1, lsl #2]
   57d0c:	mov	r0, r4
   57d10:	mov	r2, sl
   57d14:	bl	56a30 <fputs@plt+0x45648>
   57d18:	mov	r0, r4
   57d1c:	bl	58898 <fputs@plt+0x474b0>
   57d20:	mov	r0, r9
   57d24:	ldr	r1, [sp, #44]	; 0x2c
   57d28:	bl	58900 <fputs@plt+0x47518>
   57d2c:	b	5752c <fputs@plt+0x46144>
   57d30:	movw	r1, #26479	; 0x676f
   57d34:	movt	r1, #8
   57d38:	mov	r0, r4
   57d3c:	bl	1aa38 <fputs@plt+0x9650>
   57d40:	mov	sl, #0
   57d44:	b	57544 <fputs@plt+0x4615c>
   57d48:	ldr	r2, [r7, #8]
   57d4c:	movw	r1, #26430	; 0x673e
   57d50:	movt	r1, #8
   57d54:	mov	r0, r4
   57d58:	bl	1aa38 <fputs@plt+0x9650>
   57d5c:	b	5752c <fputs@plt+0x46144>
   57d60:	add	r0, r2, r2, lsl #1
   57d64:	add	r0, r1, r0, lsl #3
   57d68:	ldr	sl, [r0, #16]
   57d6c:	b	5752c <fputs@plt+0x46144>
   57d70:	ldr	r1, [r1, #8]
   57d74:	mov	r0, r9
   57d78:	mov	r2, #1
   57d7c:	mov	r3, sl
   57d80:	bl	58304 <fputs@plt+0x46f1c>
   57d84:	b	5752c <fputs@plt+0x46144>
   57d88:	mov	r0, #0
   57d8c:	str	r0, [fp, #-80]	; 0xffffffb0
   57d90:	mov	r0, #17408	; 0x4400
   57d94:	str	r0, [fp, #-84]	; 0xffffffac
   57d98:	mov	r0, #132	; 0x84
   57d9c:	strb	r0, [fp, #-88]	; 0xffffffa8
   57da0:	sub	r1, fp, #88	; 0x58
   57da4:	sub	r2, fp, #32
   57da8:	mov	r0, r4
   57dac:	bl	58620 <fputs@plt+0x47238>
   57db0:	mov	r5, r0
   57db4:	ldr	r1, [r7, #12]
   57db8:	sub	r2, fp, #36	; 0x24
   57dbc:	mov	r0, r4
   57dc0:	bl	58620 <fputs@plt+0x47238>
   57dc4:	mov	r2, r0
   57dc8:	str	sl, [sp]
   57dcc:	mov	r0, r9
   57dd0:	mov	r1, #90	; 0x5a
   57dd4:	mov	r3, r5
   57dd8:	bl	46a3c <fputs@plt+0x35654>
   57ddc:	b	5752c <fputs@plt+0x46144>
   57de0:	ldr	r3, [r7, #8]
   57de4:	mov	r0, #0
   57de8:	str	r0, [sp]
   57dec:	str	r0, [sp, #4]
   57df0:	mov	r0, r4
   57df4:	movw	r1, #1811	; 0x713
   57df8:	bl	59c20 <fputs@plt+0x48838>
   57dfc:	b	5752c <fputs@plt+0x46144>
   57e00:	str	r5, [sp, #36]	; 0x24
   57e04:	ldrh	r0, [r2, #2]
   57e08:	tst	r0, #512	; 0x200
   57e0c:	bne	57ed0 <fputs@plt+0x46ae8>
   57e10:	tst	r0, #1024	; 0x400
   57e14:	ldr	r0, [sp, #44]	; 0x2c
   57e18:	bne	57f60 <fputs@plt+0x46b78>
   57e1c:	ldr	r0, [sp, #36]	; 0x24
   57e20:	cmp	r0, #1
   57e24:	str	r2, [sp, #32]
   57e28:	blt	57f6c <fputs@plt+0x46b84>
   57e2c:	mov	r5, #0
   57e30:	mov	r0, #0
   57e34:	str	r0, [sp, #24]
   57e38:	mov	r8, #0
   57e3c:	mov	r6, #0
   57e40:	cmp	r8, #31
   57e44:	bhi	57e94 <fputs@plt+0x46aac>
   57e48:	b	57e68 <fputs@plt+0x46a80>
   57e4c:	add	r5, r5, #20
   57e50:	add	r8, r8, #1
   57e54:	ldr	r0, [sp, #36]	; 0x24
   57e58:	cmp	r0, r8
   57e5c:	beq	57f78 <fputs@plt+0x46b90>
   57e60:	cmp	r8, #31
   57e64:	bhi	57e94 <fputs@plt+0x46aac>
   57e68:	ldr	r0, [sp, #44]	; 0x2c
   57e6c:	ldr	r0, [r0, #4]
   57e70:	ldr	r0, [r0, r5]
   57e74:	bl	58928 <fputs@plt+0x47540>
   57e78:	cmp	r0, #0
   57e7c:	beq	57e90 <fputs@plt+0x46aa8>
   57e80:	ldr	r0, [sp, #24]
   57e84:	mov	r1, #1
   57e88:	orr	r0, r0, r1, lsl r8
   57e8c:	str	r0, [sp, #24]
   57e90:	ldr	r2, [sp, #32]
   57e94:	cmp	r6, #0
   57e98:	bne	57e4c <fputs@plt+0x46a64>
   57e9c:	ldrh	r0, [r2, #2]
   57ea0:	ands	r0, r0, #32
   57ea4:	beq	57e4c <fputs@plt+0x46a64>
   57ea8:	ldr	r0, [sp, #44]	; 0x2c
   57eac:	ldr	r0, [r0, #4]
   57eb0:	ldr	r1, [r0, r5]
   57eb4:	mov	r0, r4
   57eb8:	bl	58934 <fputs@plt+0x4754c>
   57ebc:	ldr	r2, [sp, #32]
   57ec0:	mov	r6, r0
   57ec4:	b	57e4c <fputs@plt+0x46a64>
   57ec8:	ldr	r3, [r4, #104]	; 0x68
   57ecc:	b	57b64 <fputs@plt+0x4677c>
   57ed0:	mov	r0, r9
   57ed4:	bl	587d4 <fputs@plt+0x473ec>
   57ed8:	mov	r8, r0
   57edc:	ldr	r5, [sp, #44]	; 0x2c
   57ee0:	ldr	r0, [r5, #4]
   57ee4:	ldr	r1, [r0]
   57ee8:	mov	r0, r4
   57eec:	mov	r2, sl
   57ef0:	bl	56a30 <fputs@plt+0x45648>
   57ef4:	ldr	r0, [sp, #36]	; 0x24
   57ef8:	cmp	r0, #2
   57efc:	blt	579d0 <fputs@plt+0x465e8>
   57f00:	sub	r7, r0, #1
   57f04:	mov	r6, #20
   57f08:	mov	r0, r9
   57f0c:	mov	r1, #77	; 0x4d
   57f10:	mov	r2, sl
   57f14:	mov	r3, r8
   57f18:	bl	5722c <fputs@plt+0x45e44>
   57f1c:	mov	r0, r4
   57f20:	mov	r1, sl
   57f24:	mov	r2, #1
   57f28:	bl	5882c <fputs@plt+0x47444>
   57f2c:	mov	r0, r4
   57f30:	bl	58888 <fputs@plt+0x474a0>
   57f34:	ldr	r0, [r5, #4]
   57f38:	ldr	r1, [r0, r6]
   57f3c:	mov	r0, r4
   57f40:	mov	r2, sl
   57f44:	bl	56a30 <fputs@plt+0x45648>
   57f48:	mov	r0, r4
   57f4c:	bl	58898 <fputs@plt+0x474b0>
   57f50:	add	r6, r6, #20
   57f54:	subs	r7, r7, #1
   57f58:	bne	57f08 <fputs@plt+0x46b20>
   57f5c:	b	579d0 <fputs@plt+0x465e8>
   57f60:	ldr	r0, [r0, #4]
   57f64:	ldr	r1, [r0]
   57f68:	b	575a0 <fputs@plt+0x461b8>
   57f6c:	mov	r6, #0
   57f70:	mov	r0, #0
   57f74:	str	r0, [sp, #24]
   57f78:	str	r6, [sp, #20]
   57f7c:	ldr	r0, [sp, #28]
   57f80:	cmp	r0, #0
   57f84:	ldr	r5, [sp, #44]	; 0x2c
   57f88:	mov	r6, #0
   57f8c:	ldr	r8, [sp, #24]
   57f90:	beq	58020 <fputs@plt+0x46c38>
   57f94:	cmp	r8, #0
   57f98:	beq	57fb4 <fputs@plt+0x46bcc>
   57f9c:	ldr	r0, [r4, #76]	; 0x4c
   57fa0:	ldr	r1, [sp, #36]	; 0x24
   57fa4:	add	r1, r0, r1
   57fa8:	str	r1, [r4, #76]	; 0x4c
   57fac:	add	r6, r0, #1
   57fb0:	b	57fc8 <fputs@plt+0x46be0>
   57fb4:	mov	r0, r4
   57fb8:	ldr	r1, [sp, #36]	; 0x24
   57fbc:	bl	58af8 <fputs@plt+0x47710>
   57fc0:	ldr	r2, [sp, #32]
   57fc4:	mov	r6, r0
   57fc8:	ldrh	r0, [r2, #2]
   57fcc:	tst	r0, #192	; 0xc0
   57fd0:	beq	57ff0 <fputs@plt+0x46c08>
   57fd4:	ldr	r1, [r5, #4]
   57fd8:	ldr	r1, [r1]
   57fdc:	ldrb	r2, [r1]
   57fe0:	orr	r2, r2, #2
   57fe4:	cmp	r2, #154	; 0x9a
   57fe8:	andeq	r0, r0, #192	; 0xc0
   57fec:	strbeq	r0, [r1, #38]	; 0x26
   57ff0:	mov	r0, r4
   57ff4:	bl	58888 <fputs@plt+0x474a0>
   57ff8:	mov	r0, #3
   57ffc:	str	r0, [sp]
   58000:	mov	r0, r4
   58004:	mov	r1, r5
   58008:	mov	r2, r6
   5800c:	mov	r3, #0
   58010:	bl	58b38 <fputs@plt+0x47750>
   58014:	mov	r0, r4
   58018:	bl	58898 <fputs@plt+0x474b0>
   5801c:	ldr	r2, [sp, #32]
   58020:	ldr	r0, [sp, #36]	; 0x24
   58024:	cmp	r0, #2
   58028:	blt	58040 <fputs@plt+0x46c58>
   5802c:	ldrb	r1, [r7, #4]
   58030:	mov	r0, #1
   58034:	tst	r1, #128	; 0x80
   58038:	moveq	r0, #0
   5803c:	b	5804c <fputs@plt+0x46c64>
   58040:	cmp	r0, #1
   58044:	bne	58074 <fputs@plt+0x46c8c>
   58048:	mov	r0, #0
   5804c:	ldr	r1, [r5, #4]
   58050:	add	r0, r0, r0, lsl #2
   58054:	ldr	r3, [r1, r0, lsl #2]
   58058:	ldr	r0, [sp, #40]	; 0x28
   5805c:	mov	r1, r2
   58060:	ldr	r5, [sp, #36]	; 0x24
   58064:	mov	r2, r5
   58068:	bl	58cb0 <fputs@plt+0x478c8>
   5806c:	mov	r2, r0
   58070:	b	58078 <fputs@plt+0x46c90>
   58074:	ldr	r5, [sp, #36]	; 0x24
   58078:	ldrb	r0, [r2, #2]
   5807c:	tst	r0, #32
   58080:	ldr	r3, [sp, #20]
   58084:	beq	580c4 <fputs@plt+0x46cdc>
   58088:	mov	r7, r2
   5808c:	cmp	r3, #0
   58090:	bne	5809c <fputs@plt+0x46cb4>
   58094:	ldr	r0, [sp, #40]	; 0x28
   58098:	ldr	r3, [r0, #8]
   5809c:	mvn	r0, #3
   580a0:	mov	r1, #0
   580a4:	stm	sp, {r1, r3}
   580a8:	str	r0, [sp, #8]
   580ac:	mov	r0, r9
   580b0:	mov	r1, #34	; 0x22
   580b4:	mov	r2, #0
   580b8:	mov	r3, #0
   580bc:	bl	568bc <fputs@plt+0x454d4>
   580c0:	mov	r2, r7
   580c4:	mvn	r0, #4
   580c8:	str	sl, [sp]
   580cc:	str	r2, [sp, #4]
   580d0:	str	r0, [sp, #8]
   580d4:	mov	r0, r9
   580d8:	mov	r1, #35	; 0x23
   580dc:	mov	r2, r8
   580e0:	mov	r3, r6
   580e4:	bl	568bc <fputs@plt+0x454d4>
   580e8:	uxtb	r1, r5
   580ec:	mov	r0, r9
   580f0:	bl	1abf0 <fputs@plt+0x9808>
   580f4:	cmp	r5, #0
   580f8:	beq	5752c <fputs@plt+0x46144>
   580fc:	cmp	r8, #0
   58100:	bne	5752c <fputs@plt+0x46144>
   58104:	mov	r0, r4
   58108:	mov	r1, r6
   5810c:	mov	r2, r5
   58110:	bl	58e3c <fputs@plt+0x47a54>
   58114:	b	5752c <fputs@plt+0x46144>
   58118:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5811c:	add	fp, sp, #28
   58120:	sub	sp, sp, #4
   58124:	mov	r7, r3
   58128:	mov	r6, r2
   5812c:	mov	r5, r0
   58130:	ldr	r8, [r0, #8]
   58134:	mov	r0, #0
   58138:	ldr	r9, [fp, #12]
   5813c:	ldr	sl, [fp, #8]
   58140:	b	58150 <fputs@plt+0x46d68>
   58144:	sub	r0, r0, #20
   58148:	cmn	r0, #200	; 0xc8
   5814c:	beq	5819c <fputs@plt+0x46db4>
   58150:	sub	r4, r5, r0
   58154:	ldr	r2, [r4, #136]	; 0x88
   58158:	cmp	r2, #1
   5815c:	blt	58144 <fputs@plt+0x46d5c>
   58160:	ldr	r3, [r4, #124]	; 0x7c
   58164:	cmp	r3, r7
   58168:	bne	58144 <fputs@plt+0x46d5c>
   5816c:	ldrsh	r3, [r4, #128]	; 0x80
   58170:	cmp	r3, r6
   58174:	bne	58144 <fputs@plt+0x46d5c>
   58178:	ldr	r0, [r5, #112]	; 0x70
   5817c:	add	r1, r0, #1
   58180:	str	r1, [r5, #112]	; 0x70
   58184:	str	r0, [r4, #140]	; 0x8c
   58188:	mov	r0, r5
   5818c:	mov	r1, r2
   58190:	bl	59c8c <fputs@plt+0x488a4>
   58194:	ldr	sl, [r4, #136]	; 0x88
   58198:	b	581dc <fputs@plt+0x46df4>
   5819c:	str	sl, [sp]
   581a0:	mov	r0, r8
   581a4:	mov	r2, r7
   581a8:	mov	r3, r6
   581ac:	bl	59cbc <fputs@plt+0x488d4>
   581b0:	cmp	r9, #0
   581b4:	beq	581c8 <fputs@plt+0x46de0>
   581b8:	mov	r0, r8
   581bc:	mov	r1, r9
   581c0:	bl	1abf0 <fputs@plt+0x9808>
   581c4:	b	581dc <fputs@plt+0x46df4>
   581c8:	mov	r0, r5
   581cc:	mov	r1, r7
   581d0:	mov	r2, r6
   581d4:	mov	r3, sl
   581d8:	bl	59d84 <fputs@plt+0x4899c>
   581dc:	mov	r0, sl
   581e0:	sub	sp, fp, #28
   581e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   581e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   581ec:	add	fp, sp, #24
   581f0:	sub	sp, sp, #16
   581f4:	mov	r8, r3
   581f8:	mov	r6, r2
   581fc:	mov	r7, r0
   58200:	ldr	r5, [r0, #8]
   58204:	ldrb	r0, [r1, #5]
   58208:	tst	r0, #4
   5820c:	bne	58270 <fputs@plt+0x46e88>
   58210:	ldr	r4, [r1, #8]
   58214:	add	r1, sp, #8
   58218:	mov	r0, r4
   5821c:	bl	20478 <fputs@plt+0xf090>
   58220:	cmp	r0, #0
   58224:	beq	58294 <fputs@plt+0x46eac>
   58228:	cmp	r6, #0
   5822c:	beq	58238 <fputs@plt+0x46e50>
   58230:	cmp	r0, #2
   58234:	beq	5829c <fputs@plt+0x46eb4>
   58238:	movw	r1, #26529	; 0x67a1
   5823c:	movt	r1, #8
   58240:	mov	r0, r4
   58244:	mov	r2, #2
   58248:	bl	135f0 <fputs@plt+0x2208>
   5824c:	cmp	r0, #0
   58250:	beq	582e8 <fputs@plt+0x46f00>
   58254:	mov	r0, r5
   58258:	mov	r1, r4
   5825c:	mov	r2, r6
   58260:	mov	r3, r8
   58264:	bl	58304 <fputs@plt+0x46f1c>
   58268:	sub	sp, fp, #24
   5826c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   58270:	ldr	r2, [r1, #8]
   58274:	cmp	r6, #0
   58278:	rsbne	r2, r2, #0
   5827c:	mov	r0, r5
   58280:	mov	r1, #22
   58284:	mov	r3, r8
   58288:	sub	sp, fp, #24
   5828c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   58290:	b	5722c <fputs@plt+0x45e44>
   58294:	cmp	r6, #0
   58298:	beq	582c4 <fputs@plt+0x46edc>
   5829c:	ldr	r1, [sp, #8]
   582a0:	ldr	r2, [sp, #12]
   582a4:	rsbs	r1, r1, #0
   582a8:	rsc	r2, r2, #0
   582ac:	subs	r3, r0, #2
   582b0:	movne	r3, r1
   582b4:	str	r3, [sp, #8]
   582b8:	cmp	r0, #2
   582bc:	moveq	r2, #-2147483648	; 0x80000000
   582c0:	str	r2, [sp, #12]
   582c4:	mvn	r0, #12
   582c8:	str	r0, [sp]
   582cc:	add	r3, sp, #8
   582d0:	mov	r0, r5
   582d4:	mov	r1, #23
   582d8:	mov	r2, r8
   582dc:	bl	5a39c <fputs@plt+0x48fb4>
   582e0:	sub	sp, fp, #24
   582e4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   582e8:	movw	r1, #26532	; 0x67a4
   582ec:	movt	r1, #8
   582f0:	mov	r0, r7
   582f4:	mov	r2, r4
   582f8:	bl	1aa38 <fputs@plt+0x9650>
   582fc:	sub	sp, fp, #24
   58300:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   58304:	cmp	r1, #0
   58308:	bxeq	lr
   5830c:	push	{r4, r5, r6, r7, fp, lr}
   58310:	add	fp, sp, #16
   58314:	sub	sp, sp, #16
   58318:	mov	r4, r3
   5831c:	mov	r6, r2
   58320:	mov	r7, r1
   58324:	mov	r5, r0
   58328:	mov	r0, r1
   5832c:	bl	13690 <fputs@plt+0x22a8>
   58330:	mov	r2, r0
   58334:	add	r1, sp, #8
   58338:	mov	r0, r7
   5833c:	mov	r3, #1
   58340:	bl	31d90 <fputs@plt+0x209a8>
   58344:	cmp	r6, #0
   58348:	beq	58358 <fputs@plt+0x46f70>
   5834c:	vldr	d16, [sp, #8]
   58350:	vneg.f64	d16, d16
   58354:	vstr	d16, [sp, #8]
   58358:	mvn	r0, #11
   5835c:	str	r0, [sp]
   58360:	add	r3, sp, #8
   58364:	mov	r0, r5
   58368:	mov	r1, #133	; 0x85
   5836c:	mov	r2, r4
   58370:	bl	5a39c <fputs@plt+0x48fb4>
   58374:	sub	sp, fp, #16
   58378:	pop	{r4, r5, r6, r7, fp, lr}
   5837c:	bx	lr
   58380:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   58384:	add	fp, sp, #24
   58388:	mov	r6, r2
   5838c:	mov	r4, r1
   58390:	add	r1, r2, r2, lsr #31
   58394:	mov	r2, #1
   58398:	add	r2, r2, r1, asr #1
   5839c:	asr	r3, r2, #31
   583a0:	bl	20bb8 <fputs@plt+0xf7d0>
   583a4:	mov	r9, r0
   583a8:	cmp	r0, #0
   583ac:	beq	583fc <fputs@plt+0x47014>
   583b0:	sub	r7, r6, #1
   583b4:	mov	r8, #0
   583b8:	cmp	r7, #1
   583bc:	mov	r0, #0
   583c0:	blt	583f8 <fputs@plt+0x47010>
   583c4:	mov	r5, #0
   583c8:	ldrb	r0, [r4, r5]
   583cc:	bl	43df4 <fputs@plt+0x32a0c>
   583d0:	mov	r6, r0
   583d4:	orr	r0, r5, #1
   583d8:	ldrb	r0, [r4, r0]
   583dc:	bl	43df4 <fputs@plt+0x32a0c>
   583e0:	orr	r0, r0, r6, lsl #4
   583e4:	strb	r0, [r9, r5, lsr #1]
   583e8:	add	r5, r5, #2
   583ec:	cmp	r5, r7
   583f0:	blt	583c8 <fputs@plt+0x46fe0>
   583f4:	lsr	r0, r5, #1
   583f8:	strb	r8, [r9, r0]
   583fc:	mov	r0, r9
   58400:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   58404:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58408:	add	fp, sp, #28
   5840c:	sub	sp, sp, #12
   58410:	ldrb	r8, [r0]
   58414:	cmp	r8, #0
   58418:	str	r1, [sp, #4]
   5841c:	beq	58570 <fputs@plt+0x47188>
   58420:	add	r1, r0, #1
   58424:	mov	r0, #0
   58428:	mov	r9, #67	; 0x43
   5842c:	movw	lr, #5732	; 0x1664
   58430:	movt	lr, #8
   58434:	movw	ip, #30049	; 0x7561
   58438:	movt	ip, #25711	; 0x646f
   5843c:	movw	r3, #28514	; 0x6f62
   58440:	movt	r3, #25196	; 0x626c
   58444:	movw	r2, #24946	; 0x6172
   58448:	movt	r2, #25448	; 0x6368
   5844c:	movw	r5, #24939	; 0x616b
   58450:	movt	r5, #29285	; 0x7265
   58454:	movw	r4, #30050	; 0x7562
   58458:	movt	r4, #25711	; 0x646f
   5845c:	movw	r7, #24940	; 0x616c
   58460:	movt	r7, #29285	; 0x7265
   58464:	mov	sl, #0
   58468:	uxtb	r6, r8
   5846c:	ldrb	r6, [lr, r6]
   58470:	orr	sl, r6, sl, lsl #8
   58474:	cmp	sl, ip
   58478:	ble	584a0 <fputs@plt+0x470b8>
   5847c:	cmp	sl, r5
   58480:	bgt	584c8 <fputs@plt+0x470e0>
   58484:	cmp	sl, r4
   58488:	beq	58520 <fputs@plt+0x47138>
   5848c:	movw	r6, #28513	; 0x6f61
   58490:	movt	r6, #26220	; 0x666c
   58494:	cmp	sl, r6
   58498:	beq	58520 <fputs@plt+0x47138>
   5849c:	b	584e0 <fputs@plt+0x470f8>
   584a0:	cmp	sl, r3
   584a4:	beq	58530 <fputs@plt+0x47148>
   584a8:	cmp	sl, r2
   584ac:	beq	58554 <fputs@plt+0x4716c>
   584b0:	movw	r6, #28514	; 0x6f62
   584b4:	movt	r6, #25452	; 0x636c
   584b8:	cmp	sl, r6
   584bc:	bne	584e0 <fputs@plt+0x470f8>
   584c0:	mov	r9, #66	; 0x42
   584c4:	b	5855c <fputs@plt+0x47174>
   584c8:	cmp	sl, r7
   584cc:	beq	58520 <fputs@plt+0x47138>
   584d0:	movw	r6, #30836	; 0x7874
   584d4:	movt	r6, #29797	; 0x7465
   584d8:	cmp	sl, r6
   584dc:	beq	584c0 <fputs@plt+0x470d8>
   584e0:	mov	r8, r5
   584e4:	mov	r5, r3
   584e8:	mov	r3, r2
   584ec:	mov	r2, r7
   584f0:	mov	r7, r4
   584f4:	bic	r6, sl, #-16777216	; 0xff000000
   584f8:	movw	r4, #28276	; 0x6e74
   584fc:	movt	r4, #105	; 0x69
   58500:	cmp	r6, r4
   58504:	beq	585d4 <fputs@plt+0x471ec>
   58508:	mov	r4, r7
   5850c:	mov	r7, r2
   58510:	mov	r2, r3
   58514:	mov	r3, r5
   58518:	mov	r5, r8
   5851c:	b	5855c <fputs@plt+0x47174>
   58520:	uxtb	r6, r9
   58524:	cmp	r6, #67	; 0x43
   58528:	moveq	r9, #69	; 0x45
   5852c:	b	5855c <fputs@plt+0x47174>
   58530:	uxtb	r6, r9
   58534:	cmp	r6, #69	; 0x45
   58538:	cmpne	r6, #67	; 0x43
   5853c:	bne	5855c <fputs@plt+0x47174>
   58540:	ldrb	r8, [r1]
   58544:	cmp	r8, #40	; 0x28
   58548:	moveq	r0, r1
   5854c:	mov	r9, #65	; 0x41
   58550:	b	58560 <fputs@plt+0x47178>
   58554:	mov	r9, #66	; 0x42
   58558:	mov	r0, r1
   5855c:	ldrb	r8, [r1]
   58560:	add	r1, r1, #1
   58564:	cmp	r8, #0
   58568:	bne	58468 <fputs@plt+0x47080>
   5856c:	b	58578 <fputs@plt+0x47190>
   58570:	mov	r9, #67	; 0x43
   58574:	mov	r0, #0
   58578:	ldr	r4, [sp, #4]
   5857c:	cmp	r4, #0
   58580:	beq	58610 <fputs@plt+0x47228>
   58584:	mov	r1, #1
   58588:	strb	r1, [r4]
   5858c:	uxtb	r1, r9
   58590:	cmp	r1, #66	; 0x42
   58594:	bhi	58610 <fputs@plt+0x47228>
   58598:	cmp	r0, #0
   5859c:	beq	585cc <fputs@plt+0x471e4>
   585a0:	ldrb	r2, [r0]
   585a4:	cmp	r2, #0
   585a8:	beq	58610 <fputs@plt+0x47228>
   585ac:	mvn	r1, #47	; 0x2f
   585b0:	uxtab	r2, r1, r2
   585b4:	cmp	r2, #9
   585b8:	bls	585dc <fputs@plt+0x471f4>
   585bc:	ldrb	r2, [r0, #1]!
   585c0:	cmp	r2, #0
   585c4:	bne	585b0 <fputs@plt+0x471c8>
   585c8:	b	58610 <fputs@plt+0x47228>
   585cc:	mov	r0, #5
   585d0:	b	5860c <fputs@plt+0x47224>
   585d4:	mov	r9, #68	; 0x44
   585d8:	b	58578 <fputs@plt+0x47190>
   585dc:	mov	r1, #0
   585e0:	str	r1, [sp, #8]
   585e4:	add	r1, sp, #8
   585e8:	bl	43b8c <fputs@plt+0x327a4>
   585ec:	ldr	r0, [sp, #8]
   585f0:	asr	r1, r0, #31
   585f4:	add	r0, r0, r1, lsr #30
   585f8:	asr	r1, r0, #2
   585fc:	mov	r2, #254	; 0xfe
   58600:	cmp	r1, #254	; 0xfe
   58604:	asrlt	r2, r0, #2
   58608:	add	r0, r2, #1
   5860c:	strb	r0, [r4]
   58610:	uxtb	r0, r9
   58614:	sub	sp, fp, #28
   58618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5861c:	b	5882c <fputs@plt+0x47444>
   58620:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   58624:	add	fp, sp, #24
   58628:	mov	r8, r2
   5862c:	mov	r4, r0
   58630:	mov	r0, r1
   58634:	bl	5a40c <fputs@plt+0x49024>
   58638:	mov	r5, r0
   5863c:	ldrb	r0, [r4, #23]
   58640:	cmp	r0, #0
   58644:	beq	586d0 <fputs@plt+0x472e8>
   58648:	ldrb	r0, [r5]
   5864c:	cmp	r0, #157	; 0x9d
   58650:	beq	586d0 <fputs@plt+0x472e8>
   58654:	mov	r0, r5
   58658:	bl	5a454 <fputs@plt+0x4906c>
   5865c:	cmp	r0, #0
   58660:	beq	586d0 <fputs@plt+0x472e8>
   58664:	ldr	r0, [r4, #324]	; 0x144
   58668:	mov	r1, #0
   5866c:	str	r1, [r8]
   58670:	cmp	r0, #0
   58674:	beq	58714 <fputs@plt+0x4732c>
   58678:	ldr	r6, [r0]
   5867c:	cmp	r6, #1
   58680:	blt	58714 <fputs@plt+0x4732c>
   58684:	ldr	r0, [r0, #4]
   58688:	add	r7, r0, #16
   5868c:	b	586a0 <fputs@plt+0x472b8>
   58690:	add	r7, r7, #20
   58694:	sub	r6, r6, #1
   58698:	cmp	r6, #0
   5869c:	ble	58714 <fputs@plt+0x4732c>
   586a0:	ldrb	r0, [r7, #-3]
   586a4:	tst	r0, #4
   586a8:	beq	58690 <fputs@plt+0x472a8>
   586ac:	ldr	r0, [r7, #-16]
   586b0:	mov	r1, r5
   586b4:	mvn	r2, #0
   586b8:	bl	5a460 <fputs@plt+0x49078>
   586bc:	cmp	r0, #0
   586c0:	bne	58690 <fputs@plt+0x472a8>
   586c4:	ldr	r7, [r7]
   586c8:	mov	r0, r7
   586cc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   586d0:	mov	r0, r4
   586d4:	bl	596e0 <fputs@plt+0x482f8>
   586d8:	mov	r6, r0
   586dc:	mov	r0, r4
   586e0:	mov	r1, r5
   586e4:	mov	r2, r6
   586e8:	bl	5724c <fputs@plt+0x45e64>
   586ec:	mov	r7, r0
   586f0:	cmp	r0, r6
   586f4:	beq	58708 <fputs@plt+0x47320>
   586f8:	mov	r0, r4
   586fc:	mov	r1, r6
   58700:	bl	5971c <fputs@plt+0x48334>
   58704:	mov	r6, #0
   58708:	str	r6, [r8]
   5870c:	mov	r0, r7
   58710:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   58714:	ldr	r0, [r4, #76]	; 0x4c
   58718:	add	r7, r0, #1
   5871c:	str	r7, [r4, #76]	; 0x4c
   58720:	mov	r0, r4
   58724:	mov	r1, r5
   58728:	mov	r2, r7
   5872c:	mov	r3, #1
   58730:	bl	5a658 <fputs@plt+0x49270>
   58734:	mov	r0, r7
   58738:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5873c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   58740:	add	fp, sp, #24
   58744:	sub	sp, sp, #16
   58748:	mov	r8, r3
   5874c:	mov	r5, r2
   58750:	mov	r6, r1
   58754:	mov	r7, r0
   58758:	bl	5b4c4 <fputs@plt+0x4a0dc>
   5875c:	mov	r4, r0
   58760:	ldr	r2, [fp, #20]
   58764:	mov	r0, r6
   58768:	mov	r1, r5
   5876c:	bl	5b520 <fputs@plt+0x4a138>
   58770:	mov	r5, r0
   58774:	ldr	r0, [r7, #8]
   58778:	mvn	r1, #3
   5877c:	str	r1, [sp, #8]
   58780:	str	r4, [sp, #4]
   58784:	ldr	r1, [fp, #8]
   58788:	str	r1, [sp]
   5878c:	ldr	r2, [fp, #12]
   58790:	ldr	r3, [fp, #16]
   58794:	mov	r1, r8
   58798:	bl	568bc <fputs@plt+0x454d4>
   5879c:	ldr	r0, [r7, #8]
   587a0:	mov	r1, r5
   587a4:	sub	sp, fp, #24
   587a8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   587ac:	b	1abf0 <fputs@plt+0x9808>
   587b0:	push	{fp, lr}
   587b4:	mov	fp, sp
   587b8:	sub	sp, sp, #8
   587bc:	mov	r3, #0
   587c0:	str	r3, [sp]
   587c4:	mov	r3, #0
   587c8:	bl	46a3c <fputs@plt+0x35654>
   587cc:	mov	sp, fp
   587d0:	pop	{fp, pc}
   587d4:	push	{r4, r5, fp, lr}
   587d8:	add	fp, sp, #8
   587dc:	ldr	r5, [r0, #24]
   587e0:	ldr	r4, [r5, #116]	; 0x74
   587e4:	add	r0, r4, #1
   587e8:	str	r0, [r5, #116]	; 0x74
   587ec:	sub	r0, r4, #1
   587f0:	tst	r4, r0
   587f4:	bne	58814 <fputs@plt+0x4742c>
   587f8:	mov	r0, #4
   587fc:	orr	r2, r0, r4, lsl #3
   58800:	ldr	r0, [r5]
   58804:	ldr	r1, [r5, #120]	; 0x78
   58808:	mov	r3, #0
   5880c:	bl	31590 <fputs@plt+0x201a8>
   58810:	str	r0, [r5, #120]	; 0x78
   58814:	ldr	r0, [r5, #120]	; 0x78
   58818:	cmp	r0, #0
   5881c:	mvnne	r1, #0
   58820:	strne	r1, [r0, r4, lsl #2]
   58824:	mvn	r0, r4
   58828:	pop	{r4, r5, fp, pc}
   5882c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   58830:	add	fp, sp, #24
   58834:	mov	r4, r1
   58838:	mov	r5, r0
   5883c:	add	r9, r2, r1
   58840:	mov	r8, #0
   58844:	mov	r7, #0
   58848:	b	58858 <fputs@plt+0x47470>
   5884c:	add	r7, r7, #20
   58850:	cmp	r7, #200	; 0xc8
   58854:	beq	58884 <fputs@plt+0x4749c>
   58858:	add	r6, r5, r7
   5885c:	ldr	r0, [r6, #136]	; 0x88
   58860:	cmp	r0, r4
   58864:	blt	5884c <fputs@plt+0x47464>
   58868:	cmp	r0, r9
   5886c:	bge	5884c <fputs@plt+0x47464>
   58870:	add	r1, r6, #124	; 0x7c
   58874:	mov	r0, r5
   58878:	bl	5b664 <fputs@plt+0x4a27c>
   5887c:	str	r8, [r6, #136]	; 0x88
   58880:	b	5884c <fputs@plt+0x47464>
   58884:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   58888:	ldr	r1, [r0, #108]	; 0x6c
   5888c:	add	r1, r1, #1
   58890:	str	r1, [r0, #108]	; 0x6c
   58894:	bx	lr
   58898:	push	{r4, r5, r6, r7, fp, lr}
   5889c:	add	fp, sp, #16
   588a0:	mov	r4, r0
   588a4:	ldr	r0, [r0, #108]	; 0x6c
   588a8:	sub	r0, r0, #1
   588ac:	str	r0, [r4, #108]	; 0x6c
   588b0:	mov	r5, #0
   588b4:	mov	r6, #0
   588b8:	b	588c8 <fputs@plt+0x474e0>
   588bc:	add	r6, r6, #20
   588c0:	cmp	r6, #200	; 0xc8
   588c4:	beq	588fc <fputs@plt+0x47514>
   588c8:	add	r7, r4, r6
   588cc:	ldr	r0, [r7, #136]	; 0x88
   588d0:	cmp	r0, #0
   588d4:	beq	588bc <fputs@plt+0x474d4>
   588d8:	ldr	r0, [r7, #132]	; 0x84
   588dc:	ldr	r1, [r4, #108]	; 0x6c
   588e0:	cmp	r0, r1
   588e4:	ble	588bc <fputs@plt+0x474d4>
   588e8:	add	r1, r7, #124	; 0x7c
   588ec:	mov	r0, r4
   588f0:	bl	5b664 <fputs@plt+0x4a27c>
   588f4:	str	r5, [r7, #136]	; 0x88
   588f8:	b	588bc <fputs@plt+0x474d4>
   588fc:	pop	{r4, r5, r6, r7, fp, pc}
   58900:	ldr	r2, [r0, #24]
   58904:	ldr	r3, [r2, #120]	; 0x78
   58908:	cmp	r3, #0
   5890c:	ldrne	ip, [r0, #32]
   58910:	mvnne	r1, r1
   58914:	strne	ip, [r3, r1, lsl #2]
   58918:	ldr	r0, [r0, #32]
   5891c:	sub	r0, r0, #1
   58920:	str	r0, [r2, #96]	; 0x60
   58924:	bx	lr
   58928:	mov	r1, #1
   5892c:	mov	r2, #0
   58930:	b	5a6c0 <fputs@plt+0x492d8>
   58934:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   58938:	add	fp, sp, #24
   5893c:	mov	r8, r0
   58940:	mov	r4, #0
   58944:	cmp	r1, #0
   58948:	mov	r6, #0
   5894c:	beq	58adc <fputs@plt+0x476f4>
   58950:	ldr	r0, [r8]
   58954:	b	58964 <fputs@plt+0x4757c>
   58958:	ldr	r1, [r2, #12]
   5895c:	cmp	r1, #0
   58960:	beq	58a90 <fputs@plt+0x476a8>
   58964:	ldr	r3, [r1, #4]
   58968:	tst	r3, #512	; 0x200
   5896c:	bne	58a90 <fputs@plt+0x476a8>
   58970:	mov	r2, r1
   58974:	ldrb	r1, [r1]
   58978:	cmp	r1, #151	; 0x97
   5897c:	ble	589bc <fputs@plt+0x475d4>
   58980:	sub	r1, r1, #152	; 0x98
   58984:	cmp	r1, #5
   58988:	bhi	589d8 <fputs@plt+0x475f0>
   5898c:	add	r6, pc, #0
   58990:	ldr	pc, [r6, r1, lsl #2]
   58994:	andeq	r8, r5, ip, asr #19
   58998:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   5899c:	andeq	r8, r5, ip, asr #19
   589a0:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   589a4:	andeq	r8, r5, r8, asr r9
   589a8:	andeq	r8, r5, ip, lsr #19
   589ac:	ldrb	r1, [r2, #38]	; 0x26
   589b0:	cmp	r1, #95	; 0x5f
   589b4:	bne	589cc <fputs@plt+0x475e4>
   589b8:	b	58a98 <fputs@plt+0x476b0>
   589bc:	cmp	r1, #38	; 0x26
   589c0:	beq	58958 <fputs@plt+0x47570>
   589c4:	cmp	r1, #62	; 0x3e
   589c8:	bne	58a78 <fputs@plt+0x47690>
   589cc:	ldr	r1, [r2, #44]	; 0x2c
   589d0:	cmp	r1, #0
   589d4:	bne	58ab0 <fputs@plt+0x476c8>
   589d8:	tst	r3, #256	; 0x100
   589dc:	beq	58a90 <fputs@plt+0x476a8>
   589e0:	ldr	r1, [r2, #12]
   589e4:	cmp	r1, #0
   589e8:	beq	589f8 <fputs@plt+0x47610>
   589ec:	ldrb	r6, [r1, #5]
   589f0:	tst	r6, #1
   589f4:	bne	5895c <fputs@plt+0x47574>
   589f8:	ldr	r6, [r2, #16]
   589fc:	tst	r3, #2048	; 0x800
   58a00:	bne	58a58 <fputs@plt+0x47670>
   58a04:	ldr	r2, [r2, #20]
   58a08:	cmp	r2, #0
   58a0c:	beq	58a68 <fputs@plt+0x47680>
   58a10:	ldr	r1, [r2]
   58a14:	cmp	r1, #1
   58a18:	blt	58a84 <fputs@plt+0x4769c>
   58a1c:	ldr	r3, [r2, #4]
   58a20:	mov	r5, #0
   58a24:	ldr	r1, [r3]
   58a28:	ldrb	r7, [r1, #5]
   58a2c:	tst	r7, #1
   58a30:	bne	5895c <fputs@plt+0x47574>
   58a34:	add	r5, r5, #1
   58a38:	add	r3, r3, #20
   58a3c:	ldr	r1, [r2]
   58a40:	cmp	r5, r1
   58a44:	blt	58a24 <fputs@plt+0x4763c>
   58a48:	mov	r1, r6
   58a4c:	cmp	r1, #0
   58a50:	bne	58964 <fputs@plt+0x4757c>
   58a54:	b	58a90 <fputs@plt+0x476a8>
   58a58:	mov	r1, r6
   58a5c:	cmp	r1, #0
   58a60:	bne	58964 <fputs@plt+0x4757c>
   58a64:	b	58a90 <fputs@plt+0x476a8>
   58a68:	mov	r1, r6
   58a6c:	cmp	r1, #0
   58a70:	bne	58964 <fputs@plt+0x4757c>
   58a74:	b	58a90 <fputs@plt+0x476a8>
   58a78:	cmp	r1, #95	; 0x5f
   58a7c:	bne	589d8 <fputs@plt+0x475f0>
   58a80:	b	58a98 <fputs@plt+0x476b0>
   58a84:	mov	r1, r6
   58a88:	cmp	r1, #0
   58a8c:	bne	58964 <fputs@plt+0x4757c>
   58a90:	mov	r6, #0
   58a94:	b	58adc <fputs@plt+0x476f4>
   58a98:	ldr	r3, [r2, #8]
   58a9c:	ldrb	r1, [r0, #66]	; 0x42
   58aa0:	mov	r0, r8
   58aa4:	mov	r2, #0
   58aa8:	bl	56f60 <fputs@plt+0x45b78>
   58aac:	b	58ad8 <fputs@plt+0x476f0>
   58ab0:	ldrsh	r2, [r2, #32]
   58ab4:	cmp	r2, #0
   58ab8:	mov	r6, #0
   58abc:	bmi	58adc <fputs@plt+0x476f4>
   58ac0:	ldr	r1, [r1, #4]
   58ac4:	add	r1, r1, r2, lsl #4
   58ac8:	ldr	r2, [r1, #8]
   58acc:	ldrb	r1, [r0, #66]	; 0x42
   58ad0:	mov	r3, #0
   58ad4:	bl	56f20 <fputs@plt+0x45b38>
   58ad8:	mov	r6, r0
   58adc:	mov	r0, r8
   58ae0:	mov	r1, r6
   58ae4:	bl	5b69c <fputs@plt+0x4a2b4>
   58ae8:	cmp	r0, #0
   58aec:	moveq	r4, r6
   58af0:	mov	r0, r4
   58af4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   58af8:	ldr	r3, [r0, #60]	; 0x3c
   58afc:	cmp	r3, r1
   58b00:	bge	58b1c <fputs@plt+0x47734>
   58b04:	ldr	r2, [r0, #76]	; 0x4c
   58b08:	add	r1, r2, r1
   58b0c:	str	r1, [r0, #76]	; 0x4c
   58b10:	add	r2, r2, #1
   58b14:	mov	r0, r2
   58b18:	bx	lr
   58b1c:	ldr	r2, [r0, #64]	; 0x40
   58b20:	sub	r3, r3, r1
   58b24:	add	r1, r2, r1
   58b28:	str	r3, [r0, #60]	; 0x3c
   58b2c:	str	r1, [r0, #64]	; 0x40
   58b30:	mov	r0, r2
   58b34:	bx	lr
   58b38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58b3c:	add	fp, sp, #28
   58b40:	sub	sp, sp, #20
   58b44:	str	r0, [sp, #16]
   58b48:	str	r1, [sp, #4]
   58b4c:	ldr	r6, [r1]
   58b50:	cmp	r6, #1
   58b54:	blt	58ca8 <fputs@plt+0x478c0>
   58b58:	mov	r4, r2
   58b5c:	ldr	r2, [sp, #16]
   58b60:	ldr	r0, [r2, #8]
   58b64:	str	r0, [sp, #8]
   58b68:	ldr	r0, [fp, #8]
   58b6c:	and	r1, r0, #1
   58b70:	eor	r5, r1, #31
   58b74:	ldrb	r1, [r2, #23]
   58b78:	cmp	r1, #0
   58b7c:	andeq	r0, r0, #253	; 0xfd
   58b80:	and	r1, r0, #2
   58b84:	str	r1, [sp, #12]
   58b88:	and	r9, r0, #4
   58b8c:	sub	r0, r3, #1
   58b90:	str	r0, [sp]
   58b94:	ldr	r0, [sp, #4]
   58b98:	ldr	r8, [r0, #4]
   58b9c:	mov	sl, #0
   58ba0:	b	58bc8 <fputs@plt+0x477e0>
   58ba4:	ldr	r0, [sp, #8]
   58ba8:	mov	r1, r5
   58bac:	mov	r2, r7
   58bb0:	mov	r3, r4
   58bb4:	bl	5722c <fputs@plt+0x45e44>
   58bb8:	add	r4, r4, #1
   58bbc:	subs	r6, r6, #1
   58bc0:	add	sl, sl, #20
   58bc4:	beq	58ca8 <fputs@plt+0x478c0>
   58bc8:	ldr	r7, [r8, sl]
   58bcc:	cmp	r9, #0
   58bd0:	beq	58c00 <fputs@plt+0x47818>
   58bd4:	ldr	r0, [sp, #4]
   58bd8:	ldr	r0, [r0, #4]
   58bdc:	add	r0, r0, sl
   58be0:	ldrh	r0, [r0, #16]
   58be4:	cmp	r0, #0
   58be8:	beq	58c00 <fputs@plt+0x47818>
   58bec:	ldr	r1, [sp]
   58bf0:	add	r2, r1, r0
   58bf4:	ldr	r0, [sp, #8]
   58bf8:	mov	r1, r5
   58bfc:	b	58bb0 <fputs@plt+0x477c8>
   58c00:	ldr	r0, [sp, #12]
   58c04:	cmp	r0, #0
   58c08:	beq	58c34 <fputs@plt+0x4784c>
   58c0c:	mov	r0, r7
   58c10:	bl	58928 <fputs@plt+0x47540>
   58c14:	cmp	r0, #0
   58c18:	beq	58c34 <fputs@plt+0x4784c>
   58c1c:	ldr	r0, [sp, #16]
   58c20:	mov	r1, r7
   58c24:	mov	r2, r4
   58c28:	mov	r3, #0
   58c2c:	bl	5a658 <fputs@plt+0x49270>
   58c30:	b	58bb8 <fputs@plt+0x477d0>
   58c34:	ldr	r0, [sp, #16]
   58c38:	mov	r1, r7
   58c3c:	mov	r2, r4
   58c40:	bl	5724c <fputs@plt+0x45e64>
   58c44:	cmp	r4, r0
   58c48:	beq	58bb8 <fputs@plt+0x477d0>
   58c4c:	mov	r7, r0
   58c50:	cmp	r5, #30
   58c54:	bne	58ba4 <fputs@plt+0x477bc>
   58c58:	ldr	r0, [sp, #8]
   58c5c:	mvn	r1, #0
   58c60:	bl	56b3c <fputs@plt+0x45754>
   58c64:	ldrb	r1, [r0]
   58c68:	cmp	r1, #30
   58c6c:	bne	58ba4 <fputs@plt+0x477bc>
   58c70:	ldr	r2, [r0, #4]
   58c74:	ldr	r1, [r0, #12]
   58c78:	add	r2, r1, r2
   58c7c:	add	r2, r2, #1
   58c80:	cmp	r2, r7
   58c84:	bne	58ba4 <fputs@plt+0x477bc>
   58c88:	ldr	r2, [r0, #8]
   58c8c:	add	r2, r1, r2
   58c90:	add	r2, r2, #1
   58c94:	cmp	r4, r2
   58c98:	bne	58ba4 <fputs@plt+0x477bc>
   58c9c:	add	r1, r1, #1
   58ca0:	str	r1, [r0, #12]
   58ca4:	b	58bb8 <fputs@plt+0x477d0>
   58ca8:	sub	sp, fp, #28
   58cac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58cb0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   58cb4:	add	fp, sp, #24
   58cb8:	sub	sp, sp, #16
   58cbc:	mov	r4, r1
   58cc0:	mov	r5, r0
   58cc4:	mov	r0, #0
   58cc8:	str	r0, [sp, #12]
   58ccc:	str	r0, [sp, #8]
   58cd0:	cmp	r3, #0
   58cd4:	beq	58e2c <fputs@plt+0x47a44>
   58cd8:	ldrb	r0, [r3]
   58cdc:	cmp	r0, #152	; 0x98
   58ce0:	bne	58e2c <fputs@plt+0x47a44>
   58ce4:	ldr	r1, [r3, #44]	; 0x2c
   58ce8:	cmp	r1, #0
   58cec:	beq	58e2c <fputs@plt+0x47a44>
   58cf0:	ldrb	r0, [r1, #42]	; 0x2a
   58cf4:	tst	r0, #16
   58cf8:	beq	58e2c <fputs@plt+0x47a44>
   58cfc:	mov	r6, r2
   58d00:	mov	r0, r5
   58d04:	bl	461b8 <fputs@plt+0x34dd0>
   58d08:	ldr	r8, [r0, #8]
   58d0c:	ldr	r9, [r8]
   58d10:	ldr	r0, [r9, #72]	; 0x48
   58d14:	cmp	r0, #0
   58d18:	beq	58e2c <fputs@plt+0x47a44>
   58d1c:	ldr	r1, [r4, #20]
   58d20:	mov	r0, r5
   58d24:	bl	19540 <fputs@plt+0x8158>
   58d28:	cmp	r0, #0
   58d2c:	beq	58e2c <fputs@plt+0x47a44>
   58d30:	mov	r7, r0
   58d34:	ldrb	r0, [r0]
   58d38:	cmp	r0, #0
   58d3c:	beq	58d68 <fputs@plt+0x47980>
   58d40:	add	r1, r7, #1
   58d44:	movw	r2, #5732	; 0x1664
   58d48:	movt	r2, #8
   58d4c:	uxtb	r0, r0
   58d50:	ldrb	r0, [r2, r0]
   58d54:	strb	r0, [r1, #-1]
   58d58:	ldrb	r0, [r1]
   58d5c:	add	r1, r1, #1
   58d60:	cmp	r0, #0
   58d64:	bne	58d4c <fputs@plt+0x47964>
   58d68:	ldr	ip, [r9, #72]	; 0x48
   58d6c:	add	r0, sp, #8
   58d70:	str	r0, [sp]
   58d74:	add	r3, sp, #12
   58d78:	mov	r0, r8
   58d7c:	mov	r1, r6
   58d80:	mov	r2, r7
   58d84:	blx	ip
   58d88:	mov	r6, r0
   58d8c:	mov	r0, r5
   58d90:	mov	r1, r7
   58d94:	bl	13ddc <fputs@plt+0x29f4>
   58d98:	cmp	r6, #0
   58d9c:	beq	58e2c <fputs@plt+0x47a44>
   58da0:	ldr	r0, [r4, #20]
   58da4:	bl	13690 <fputs@plt+0x22a8>
   58da8:	add	r2, r0, #29
   58dac:	mov	r0, r5
   58db0:	mov	r3, #0
   58db4:	bl	19774 <fputs@plt+0x838c>
   58db8:	cmp	r0, #0
   58dbc:	beq	58e2c <fputs@plt+0x47a44>
   58dc0:	mov	r5, r0
   58dc4:	add	r0, r4, #12
   58dc8:	vld1.32	{d16-d17}, [r0]
   58dcc:	add	r0, r5, #12
   58dd0:	mov	r1, #20
   58dd4:	vld1.32	{d18-d19}, [r4], r1
   58dd8:	vst1.32	{d16-d17}, [r0]
   58ddc:	add	r6, r5, #28
   58de0:	str	r6, [r5, #20]
   58de4:	mov	r0, #2
   58de8:	mov	r7, r5
   58dec:	vst1.32	{d18-d19}, [r7], r0
   58df0:	ldr	r4, [r4]
   58df4:	mov	r0, r4
   58df8:	bl	13690 <fputs@plt+0x22a8>
   58dfc:	add	r2, r0, #1
   58e00:	mov	r0, r6
   58e04:	mov	r1, r4
   58e08:	bl	11244 <memcpy@plt>
   58e0c:	ldr	r0, [sp, #12]
   58e10:	str	r0, [r5, #12]
   58e14:	ldrh	r0, [r7]
   58e18:	orr	r0, r0, #16
   58e1c:	ldr	r1, [sp, #8]
   58e20:	strh	r0, [r7]
   58e24:	str	r1, [r5, #4]
   58e28:	b	58e30 <fputs@plt+0x47a48>
   58e2c:	mov	r5, r4
   58e30:	mov	r0, r5
   58e34:	sub	sp, fp, #24
   58e38:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   58e3c:	push	{r4, r5, r6, sl, fp, lr}
   58e40:	add	fp, sp, #16
   58e44:	mov	r5, r2
   58e48:	mov	r4, r1
   58e4c:	mov	r6, r0
   58e50:	bl	5882c <fputs@plt+0x47444>
   58e54:	ldr	r0, [r6, #60]	; 0x3c
   58e58:	cmp	r0, r5
   58e5c:	strlt	r5, [r6, #60]	; 0x3c
   58e60:	strlt	r4, [r6, #64]	; 0x40
   58e64:	pop	{r4, r5, r6, sl, fp, pc}
   58e68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58e6c:	add	fp, sp, #28
   58e70:	sub	sp, sp, #60	; 0x3c
   58e74:	str	r3, [sp, #32]
   58e78:	mov	r9, r2
   58e7c:	mov	r5, r1
   58e80:	mov	r4, r0
   58e84:	bl	567e0 <fputs@plt+0x453f8>
   58e88:	cmp	r0, #0
   58e8c:	beq	59168 <fputs@plt+0x47d80>
   58e90:	mov	r8, r0
   58e94:	mov	r0, r4
   58e98:	bl	58888 <fputs@plt+0x474a0>
   58e9c:	ldrb	r0, [r5, #4]
   58ea0:	mvn	sl, #0
   58ea4:	tst	r0, #32
   58ea8:	bne	58eb8 <fputs@plt+0x47ad0>
   58eac:	mov	r0, r4
   58eb0:	bl	5b6d8 <fputs@plt+0x4a2f0>
   58eb4:	mov	sl, r0
   58eb8:	ldrb	r0, [r4, #453]	; 0x1c5
   58ebc:	cmp	r0, #2
   58ec0:	bne	58f34 <fputs@plt+0x47b4c>
   58ec4:	ldrb	r1, [r5]
   58ec8:	ldr	r0, [r4]
   58ecc:	ldr	r2, [r4, #472]	; 0x1d8
   58ed0:	str	r2, [sp]
   58ed4:	movw	r3, #61851	; 0xf19b
   58ed8:	movt	r3, #7
   58edc:	movw	r2, #26581	; 0x67d5
   58ee0:	movt	r2, #8
   58ee4:	cmn	sl, #1
   58ee8:	movgt	r2, r3
   58eec:	movw	r7, #26593	; 0x67e1
   58ef0:	movt	r7, #8
   58ef4:	movw	r3, #26598	; 0x67e6
   58ef8:	movt	r3, #8
   58efc:	cmp	r1, #75	; 0x4b
   58f00:	moveq	r3, r7
   58f04:	movw	r1, #26556	; 0x67bc
   58f08:	movt	r1, #8
   58f0c:	bl	1aabc <fputs@plt+0x96d4>
   58f10:	ldr	r2, [r4, #468]	; 0x1d4
   58f14:	mvn	r1, #0
   58f18:	mov	r3, #0
   58f1c:	str	r3, [sp]
   58f20:	stmib	sp, {r0, r1}
   58f24:	mov	r0, r8
   58f28:	mov	r1, #161	; 0xa1
   58f2c:	mov	r3, #0
   58f30:	bl	568bc <fputs@plt+0x454d4>
   58f34:	ldrb	r0, [r5]
   58f38:	cmp	r0, #75	; 0x4b
   58f3c:	bne	59170 <fputs@plt+0x47d88>
   58f40:	ldr	r0, [r5, #12]
   58f44:	bl	5b550 <fputs@plt+0x4a168>
   58f48:	strb	r0, [fp, #-29]	; 0xffffffe3
   58f4c:	ldr	r2, [r4, #72]	; 0x48
   58f50:	add	r0, r2, #1
   58f54:	str	r0, [r4, #72]	; 0x48
   58f58:	str	r2, [r5, #28]
   58f5c:	ldr	r6, [sp, #32]
   58f60:	clz	r0, r6
   58f64:	lsr	r3, r0, #5
   58f68:	mov	r0, r8
   58f6c:	mov	r1, #57	; 0x39
   58f70:	bl	5722c <fputs@plt+0x45e44>
   58f74:	str	r0, [sp, #16]
   58f78:	mov	r2, #0
   58f7c:	cmp	r6, #0
   58f80:	bne	58f98 <fputs@plt+0x47bb0>
   58f84:	ldr	r0, [r4]
   58f88:	mov	r1, #1
   58f8c:	mov	r2, #1
   58f90:	bl	56e34 <fputs@plt+0x45a4c>
   58f94:	mov	r2, r0
   58f98:	ldrb	r0, [r5, #5]
   58f9c:	tst	r0, #8
   58fa0:	bne	591b4 <fputs@plt+0x47dcc>
   58fa4:	ldr	r6, [r5, #20]
   58fa8:	cmp	r6, #0
   58fac:	beq	592bc <fputs@plt+0x47ed4>
   58fb0:	str	r5, [sp, #28]
   58fb4:	ldrb	r0, [fp, #-29]	; 0xffffffe3
   58fb8:	cmp	r0, #0
   58fbc:	moveq	r0, #65	; 0x41
   58fc0:	strbeq	r0, [fp, #-29]	; 0xffffffe3
   58fc4:	mov	r5, sl
   58fc8:	cmp	r2, #0
   58fcc:	mov	r7, r2
   58fd0:	beq	58fe8 <fputs@plt+0x47c00>
   58fd4:	ldr	r0, [sp, #28]
   58fd8:	ldr	r1, [r0, #12]
   58fdc:	mov	r0, r4
   58fe0:	bl	58934 <fputs@plt+0x4754c>
   58fe4:	str	r0, [r7, #20]
   58fe8:	str	r7, [sp, #20]
   58fec:	str	r9, [sp, #12]
   58ff0:	mov	r0, r4
   58ff4:	bl	596e0 <fputs@plt+0x482f8>
   58ff8:	str	r0, [sp, #24]
   58ffc:	mov	r0, r4
   59000:	bl	596e0 <fputs@plt+0x482f8>
   59004:	mov	sl, r0
   59008:	ldr	r0, [sp, #32]
   5900c:	cmp	r0, #0
   59010:	beq	59028 <fputs@plt+0x47c40>
   59014:	mov	r0, r8
   59018:	mov	r1, #25
   5901c:	mov	r2, #0
   59020:	mov	r3, sl
   59024:	bl	5722c <fputs@plt+0x45e44>
   59028:	ldr	r9, [r6]
   5902c:	cmp	r9, #1
   59030:	blt	59294 <fputs@plt+0x47eac>
   59034:	ldr	r6, [r6, #4]
   59038:	b	590b0 <fputs@plt+0x47cc8>
   5903c:	mov	r0, r4
   59040:	mov	r1, r7
   59044:	ldr	r2, [sp, #24]
   59048:	bl	5724c <fputs@plt+0x45e64>
   5904c:	mov	r7, r0
   59050:	str	sl, [sp]
   59054:	sub	r0, fp, #29
   59058:	str	r0, [sp, #4]
   5905c:	mov	r0, #1
   59060:	str	r0, [sp, #8]
   59064:	mov	r0, r8
   59068:	mov	r1, #49	; 0x31
   5906c:	mov	r2, r7
   59070:	mov	r3, #1
   59074:	bl	568bc <fputs@plt+0x454d4>
   59078:	mov	r0, r4
   5907c:	mov	r1, r7
   59080:	mov	r2, #1
   59084:	bl	5861c <fputs@plt+0x47234>
   59088:	ldr	r0, [sp, #28]
   5908c:	ldr	r2, [r0, #28]
   59090:	mov	r0, r8
   59094:	mov	r1, #110	; 0x6e
   59098:	mov	r3, sl
   5909c:	bl	5722c <fputs@plt+0x45e44>
   590a0:	add	r6, r6, #20
   590a4:	sub	r9, r9, #1
   590a8:	cmp	r9, #0
   590ac:	ble	59294 <fputs@plt+0x47eac>
   590b0:	ldr	r7, [r6]
   590b4:	cmp	r5, #0
   590b8:	bmi	590dc <fputs@plt+0x47cf4>
   590bc:	mov	r0, r7
   590c0:	bl	58928 <fputs@plt+0x47540>
   590c4:	cmp	r0, #0
   590c8:	bne	590dc <fputs@plt+0x47cf4>
   590cc:	mov	r0, r8
   590d0:	mov	r1, r5
   590d4:	bl	56ac8 <fputs@plt+0x456e0>
   590d8:	mvn	r5, #0
   590dc:	ldr	r0, [sp, #32]
   590e0:	cmp	r0, #0
   590e4:	beq	5903c <fputs@plt+0x47c54>
   590e8:	mov	r0, r7
   590ec:	add	r1, sp, #36	; 0x24
   590f0:	bl	5b71c <fputs@plt+0x4a334>
   590f4:	cmp	r0, #0
   590f8:	beq	59118 <fputs@plt+0x47d30>
   590fc:	ldr	r0, [sp, #28]
   59100:	ldr	r2, [r0, #28]
   59104:	ldr	r0, [sp, #36]	; 0x24
   59108:	str	r0, [sp]
   5910c:	mov	r0, r8
   59110:	mov	r1, #84	; 0x54
   59114:	b	5915c <fputs@plt+0x47d74>
   59118:	mov	r0, r4
   5911c:	mov	r1, r7
   59120:	ldr	r2, [sp, #24]
   59124:	bl	5724c <fputs@plt+0x45e64>
   59128:	mov	r7, r0
   5912c:	mov	r0, r8
   59130:	bl	5b7a4 <fputs@plt+0x4a3bc>
   59134:	add	r3, r0, #2
   59138:	mov	r0, r8
   5913c:	mov	r1, #38	; 0x26
   59140:	mov	r2, r7
   59144:	bl	5722c <fputs@plt+0x45e44>
   59148:	ldr	r0, [sp, #28]
   5914c:	ldr	r2, [r0, #28]
   59150:	str	r7, [sp]
   59154:	mov	r0, r8
   59158:	mov	r1, #75	; 0x4b
   5915c:	mov	r3, sl
   59160:	bl	46a3c <fputs@plt+0x35654>
   59164:	b	590a0 <fputs@plt+0x47cb8>
   59168:	mov	r6, #0
   5916c:	b	59330 <fputs@plt+0x47f48>
   59170:	ldr	r7, [r5, #20]
   59174:	ldr	r0, [r4, #76]	; 0x4c
   59178:	add	r2, r0, #1
   5917c:	str	r2, [r4, #76]	; 0x4c
   59180:	add	r0, sp, #36	; 0x24
   59184:	mov	r1, #0
   59188:	bl	5b700 <fputs@plt+0x4a318>
   5918c:	ldrb	r0, [r5]
   59190:	cmp	r0, #119	; 0x77
   59194:	bne	59208 <fputs@plt+0x47e20>
   59198:	mov	r0, #10
   5919c:	strb	r0, [sp, #36]	; 0x24
   591a0:	ldr	r3, [sp, #40]	; 0x28
   591a4:	str	r3, [sp, #44]	; 0x2c
   591a8:	mov	r0, r8
   591ac:	mov	r1, #25
   591b0:	b	5921c <fputs@plt+0x47e34>
   591b4:	str	r2, [sp, #20]
   591b8:	str	sl, [sp, #32]
   591bc:	ldr	r7, [r5, #20]
   591c0:	ldr	r2, [r5, #28]
   591c4:	add	sl, sp, #36	; 0x24
   591c8:	mov	r0, sl
   591cc:	mov	r1, #11
   591d0:	bl	5b700 <fputs@plt+0x4a318>
   591d4:	ldrb	r0, [fp, #-29]	; 0xffffffe3
   591d8:	strb	r0, [sp, #37]	; 0x25
   591dc:	mov	r6, #0
   591e0:	str	r6, [r7, #12]
   591e4:	mov	r0, r4
   591e8:	mov	r1, r7
   591ec:	mov	r2, sl
   591f0:	bl	4cf14 <fputs@plt+0x3bb2c>
   591f4:	cmp	r0, #0
   591f8:	beq	592c8 <fputs@plt+0x47ee0>
   591fc:	ldr	r0, [sp, #20]
   59200:	bl	2f8f4 <fputs@plt+0x1e50c>
   59204:	b	59330 <fputs@plt+0x47f48>
   59208:	mov	r0, #3
   5920c:	strb	r0, [sp, #36]	; 0x24
   59210:	ldr	r3, [sp, #40]	; 0x28
   59214:	mov	r0, r8
   59218:	mov	r1, #22
   5921c:	mov	r2, #0
   59220:	bl	5722c <fputs@plt+0x45e44>
   59224:	ldr	r1, [r7, #56]	; 0x38
   59228:	ldr	r0, [r4]
   5922c:	bl	4455c <fputs@plt+0x33174>
   59230:	movw	r0, #16788	; 0x4194
   59234:	movt	r0, #8
   59238:	add	r0, r0, #8
   5923c:	str	r0, [sp]
   59240:	mov	r6, #0
   59244:	mov	r0, r4
   59248:	mov	r1, #132	; 0x84
   5924c:	mov	r2, #0
   59250:	mov	r3, #0
   59254:	bl	4b430 <fputs@plt+0x3a048>
   59258:	str	r0, [r7, #56]	; 0x38
   5925c:	str	r6, [r7, #12]
   59260:	ldr	r0, [r7, #8]
   59264:	bic	r0, r0, #512	; 0x200
   59268:	str	r0, [r7, #8]
   5926c:	add	r2, sp, #36	; 0x24
   59270:	mov	r0, r4
   59274:	mov	r1, r7
   59278:	bl	4cf14 <fputs@plt+0x3bb2c>
   5927c:	cmp	r0, #0
   59280:	bne	59330 <fputs@plt+0x47f48>
   59284:	ldr	r6, [sp, #40]	; 0x28
   59288:	cmp	r9, #0
   5928c:	bne	59308 <fputs@plt+0x47f20>
   59290:	b	59318 <fputs@plt+0x47f30>
   59294:	mov	r0, r4
   59298:	ldr	r1, [sp, #24]
   5929c:	bl	5971c <fputs@plt+0x48334>
   592a0:	mov	r0, r4
   592a4:	mov	r1, sl
   592a8:	bl	5971c <fputs@plt+0x48334>
   592ac:	ldr	r9, [sp, #12]
   592b0:	mov	sl, r5
   592b4:	ldr	r5, [sp, #28]
   592b8:	ldr	r2, [sp, #20]
   592bc:	cmp	r2, #0
   592c0:	bne	592ec <fputs@plt+0x47f04>
   592c4:	b	592fc <fputs@plt+0x47f14>
   592c8:	ldr	r1, [r5, #12]
   592cc:	ldr	r0, [r7]
   592d0:	ldr	r0, [r0, #4]
   592d4:	ldr	r2, [r0]
   592d8:	mov	r0, r4
   592dc:	bl	5b4c4 <fputs@plt+0x4a0dc>
   592e0:	ldr	r2, [sp, #20]
   592e4:	str	r0, [r2, #20]
   592e8:	ldr	sl, [sp, #32]
   592ec:	mov	r0, r8
   592f0:	ldr	r1, [sp, #16]
   592f4:	mvn	r3, #5
   592f8:	bl	1ad6c <fputs@plt+0x9984>
   592fc:	mov	r6, #0
   59300:	cmp	r9, #0
   59304:	beq	59318 <fputs@plt+0x47f30>
   59308:	ldr	r1, [r5, #28]
   5930c:	mov	r0, r8
   59310:	mov	r2, r9
   59314:	bl	5b7ac <fputs@plt+0x4a3c4>
   59318:	cmp	sl, #0
   5931c:	movpl	r0, r8
   59320:	movpl	r1, sl
   59324:	blpl	568a8 <fputs@plt+0x454c0>
   59328:	mov	r0, r4
   5932c:	bl	58898 <fputs@plt+0x474b0>
   59330:	mov	r0, r6
   59334:	sub	sp, fp, #28
   59338:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5933c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59340:	add	fp, sp, #28
   59344:	sub	sp, sp, #44	; 0x2c
   59348:	mov	r9, r3
   5934c:	mov	r6, r2
   59350:	mov	sl, r1
   59354:	mov	r8, r0
   59358:	mov	r0, #0
   5935c:	str	r0, [fp, #-32]	; 0xffffffe0
   59360:	sub	r0, fp, #32
   59364:	subs	r3, r2, r3
   59368:	movne	r3, r0
   5936c:	ldr	r5, [r8, #8]
   59370:	mov	r0, r8
   59374:	mov	r2, #3
   59378:	bl	5b820 <fputs@plt+0x4a438>
   5937c:	mov	r7, r0
   59380:	mov	r0, sl
   59384:	bl	5bb44 <fputs@plt+0x4a75c>
   59388:	strb	r0, [fp, #-33]	; 0xffffffdf
   5938c:	mov	r0, r8
   59390:	bl	58888 <fputs@plt+0x474a0>
   59394:	mov	r0, r8
   59398:	bl	596e0 <fputs@plt+0x482f8>
   5939c:	mov	r4, r0
   593a0:	ldr	r1, [sl, #12]
   593a4:	mov	r0, r8
   593a8:	mov	r2, r4
   593ac:	bl	56a30 <fputs@plt+0x45648>
   593b0:	cmp	r7, #5
   593b4:	str	r6, [sp, #24]
   593b8:	bne	59530 <fputs@plt+0x48148>
   593bc:	mov	r0, #0
   593c0:	str	r0, [sp, #28]
   593c4:	ldr	r1, [sl, #12]
   593c8:	mov	r7, r9
   593cc:	ldr	r9, [sl, #20]
   593d0:	mov	r0, r8
   593d4:	bl	58934 <fputs@plt+0x4754c>
   593d8:	str	r0, [sp, #16]
   593dc:	mov	r0, r5
   593e0:	bl	587d4 <fputs@plt+0x473ec>
   593e4:	str	r0, [sp, #12]
   593e8:	str	r7, [sp, #20]
   593ec:	cmp	r7, r6
   593f0:	beq	59418 <fputs@plt+0x48030>
   593f4:	mov	r0, r8
   593f8:	bl	596e0 <fputs@plt+0x482f8>
   593fc:	str	r0, [sp, #28]
   59400:	str	r0, [sp]
   59404:	mov	r0, r5
   59408:	mov	r1, #85	; 0x55
   5940c:	mov	r2, r4
   59410:	mov	r3, r4
   59414:	bl	46a3c <fputs@plt+0x35654>
   59418:	ldr	r0, [r9]
   5941c:	cmp	r0, #1
   59420:	blt	5959c <fputs@plt+0x481b4>
   59424:	mov	r6, #0
   59428:	mov	sl, #0
   5942c:	b	5948c <fputs@plt+0x480a4>
   59430:	str	r8, [sp]
   59434:	ldr	r0, [sp, #16]
   59438:	str	r0, [sp, #4]
   5943c:	mvn	r0, #3
   59440:	str	r0, [sp, #8]
   59444:	mov	r0, r5
   59448:	mov	r1, #79	; 0x4f
   5944c:	mov	r2, r4
   59450:	ldr	r3, [sp, #12]
   59454:	bl	568bc <fputs@plt+0x454d4>
   59458:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   5945c:	mov	r8, r7
   59460:	uxtb	r1, r0
   59464:	mov	r0, r5
   59468:	bl	1abf0 <fputs@plt+0x9808>
   5946c:	ldr	r1, [sp, #32]
   59470:	mov	r0, r7
   59474:	bl	5971c <fputs@plt+0x48334>
   59478:	add	r6, r6, #20
   5947c:	add	sl, sl, #1
   59480:	ldr	r0, [r9]
   59484:	cmp	sl, r0
   59488:	bge	5959c <fputs@plt+0x481b4>
   5948c:	ldr	r0, [r9, #4]
   59490:	ldr	r1, [r0, r6]
   59494:	mov	r7, r8
   59498:	mov	r0, r8
   5949c:	add	r2, sp, #32
   594a0:	bl	58620 <fputs@plt+0x47238>
   594a4:	mov	r8, r0
   594a8:	ldr	r0, [sp, #28]
   594ac:	cmp	r0, #0
   594b0:	beq	594e0 <fputs@plt+0x480f8>
   594b4:	ldr	r0, [r9, #4]
   594b8:	ldr	r0, [r0, r6]
   594bc:	bl	5bba4 <fputs@plt+0x4a7bc>
   594c0:	cmp	r0, #0
   594c4:	beq	594e0 <fputs@plt+0x480f8>
   594c8:	ldr	r2, [sp, #28]
   594cc:	str	r2, [sp]
   594d0:	mov	r0, r5
   594d4:	mov	r1, #85	; 0x55
   594d8:	mov	r3, r8
   594dc:	bl	46a3c <fputs@plt+0x35654>
   594e0:	ldr	r3, [sp, #24]
   594e4:	ldr	r0, [sp, #20]
   594e8:	cmp	r0, r3
   594ec:	bne	59430 <fputs@plt+0x48048>
   594f0:	ldr	r0, [r9]
   594f4:	sub	r0, r0, #1
   594f8:	cmp	sl, r0
   594fc:	blt	59430 <fputs@plt+0x48048>
   59500:	str	r8, [sp]
   59504:	ldr	r0, [sp, #16]
   59508:	str	r0, [sp, #4]
   5950c:	mvn	r0, #3
   59510:	str	r0, [sp, #8]
   59514:	mov	r0, r5
   59518:	mov	r1, #78	; 0x4e
   5951c:	mov	r2, r4
   59520:	bl	568bc <fputs@plt+0x454d4>
   59524:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   59528:	orr	r0, r0, #16
   5952c:	b	5945c <fputs@plt+0x48074>
   59530:	ldr	r0, [sl, #12]
   59534:	bl	5bba4 <fputs@plt+0x4a7bc>
   59538:	cmp	r0, #0
   5953c:	beq	59560 <fputs@plt+0x48178>
   59540:	ldr	r6, [sp, #24]
   59544:	mov	r0, r5
   59548:	cmp	r6, r9
   5954c:	bne	595e4 <fputs@plt+0x481fc>
   59550:	mov	r1, #76	; 0x4c
   59554:	mov	r2, r4
   59558:	mov	r3, r9
   5955c:	bl	5722c <fputs@plt+0x45e44>
   59560:	cmp	r7, #1
   59564:	bne	59630 <fputs@plt+0x48248>
   59568:	mov	r0, r5
   5956c:	mov	r1, #38	; 0x26
   59570:	mov	r2, r4
   59574:	ldr	r6, [sp, #24]
   59578:	mov	r3, r6
   5957c:	bl	5722c <fputs@plt+0x45e44>
   59580:	ldr	r2, [sl, #28]
   59584:	str	r4, [sp]
   59588:	mov	r0, r5
   5958c:	mov	r1, #70	; 0x46
   59590:	mov	r3, r6
   59594:	bl	46a3c <fputs@plt+0x35654>
   59598:	b	596c4 <fputs@plt+0x482dc>
   5959c:	ldr	r6, [sp, #28]
   595a0:	cmp	r6, #0
   595a4:	beq	595c8 <fputs@plt+0x481e0>
   595a8:	mov	r0, r5
   595ac:	mov	r1, #76	; 0x4c
   595b0:	mov	r2, r6
   595b4:	ldr	r3, [sp, #20]
   595b8:	bl	5722c <fputs@plt+0x45e44>
   595bc:	mov	r0, r5
   595c0:	ldr	r1, [sp, #24]
   595c4:	bl	56a9c <fputs@plt+0x456b4>
   595c8:	mov	r0, r5
   595cc:	ldr	r1, [sp, #12]
   595d0:	bl	58900 <fputs@plt+0x47518>
   595d4:	mov	r0, r8
   595d8:	mov	r1, r6
   595dc:	bl	5971c <fputs@plt+0x48334>
   595e0:	b	596c4 <fputs@plt+0x482dc>
   595e4:	mov	r1, #77	; 0x4d
   595e8:	mov	r2, r4
   595ec:	bl	587b0 <fputs@plt+0x473c8>
   595f0:	str	r7, [sp, #28]
   595f4:	mov	r7, r0
   595f8:	ldr	r2, [sl, #28]
   595fc:	mov	r0, r5
   59600:	mov	r1, #108	; 0x6c
   59604:	mov	r3, r6
   59608:	bl	5722c <fputs@plt+0x45e44>
   5960c:	mov	r0, r5
   59610:	mov	r1, r9
   59614:	bl	56a9c <fputs@plt+0x456b4>
   59618:	mov	r0, r5
   5961c:	mov	r1, r7
   59620:	ldr	r7, [sp, #28]
   59624:	bl	568a8 <fputs@plt+0x454c0>
   59628:	cmp	r7, #1
   5962c:	beq	59568 <fputs@plt+0x48180>
   59630:	mov	r6, #1
   59634:	sub	r0, fp, #33	; 0x21
   59638:	mov	r1, #0
   5963c:	str	r1, [sp]
   59640:	stmib	sp, {r0, r6}
   59644:	mov	r0, r5
   59648:	mov	r1, #48	; 0x30
   5964c:	mov	r2, r4
   59650:	mov	r3, #1
   59654:	bl	568bc <fputs@plt+0x454d4>
   59658:	ldr	r2, [sl, #28]
   5965c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   59660:	cmp	r0, #0
   59664:	beq	596b0 <fputs@plt+0x482c8>
   59668:	stm	sp, {r4, r6}
   5966c:	mov	r0, r5
   59670:	mov	r1, #69	; 0x45
   59674:	mov	r3, #0
   59678:	bl	1abac <fputs@plt+0x97c4>
   5967c:	mov	r6, r0
   59680:	ldr	r2, [fp, #-32]	; 0xffffffe0
   59684:	mov	r0, r5
   59688:	mov	r1, #76	; 0x4c
   5968c:	mov	r3, r9
   59690:	bl	5722c <fputs@plt+0x45e44>
   59694:	mov	r0, r5
   59698:	ldr	r1, [sp, #24]
   5969c:	bl	56a9c <fputs@plt+0x456b4>
   596a0:	mov	r0, r5
   596a4:	mov	r1, r6
   596a8:	bl	568a8 <fputs@plt+0x454c0>
   596ac:	b	596c4 <fputs@plt+0x482dc>
   596b0:	stm	sp, {r4, r6}
   596b4:	mov	r0, r5
   596b8:	mov	r1, #68	; 0x44
   596bc:	ldr	r3, [sp, #24]
   596c0:	bl	1abac <fputs@plt+0x97c4>
   596c4:	mov	r0, r8
   596c8:	mov	r1, r4
   596cc:	bl	5971c <fputs@plt+0x48334>
   596d0:	mov	r0, r8
   596d4:	bl	58898 <fputs@plt+0x474b0>
   596d8:	sub	sp, fp, #28
   596dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   596e0:	ldrb	r1, [r0, #19]
   596e4:	cmp	r1, #0
   596e8:	beq	59708 <fputs@plt+0x48320>
   596ec:	sub	r1, r1, #1
   596f0:	strb	r1, [r0, #19]
   596f4:	uxtb	r1, r1
   596f8:	add	r0, r0, r1, lsl #2
   596fc:	ldr	r1, [r0, #28]
   59700:	mov	r0, r1
   59704:	bx	lr
   59708:	ldr	r1, [r0, #76]	; 0x4c
   5970c:	add	r1, r1, #1
   59710:	str	r1, [r0, #76]	; 0x4c
   59714:	mov	r0, r1
   59718:	bx	lr
   5971c:	push	{fp, lr}
   59720:	mov	fp, sp
   59724:	cmp	r1, #0
   59728:	beq	59768 <fputs@plt+0x48380>
   5972c:	ldrb	ip, [r0, #19]
   59730:	cmp	ip, #7
   59734:	pophi	{fp, pc}
   59738:	mov	r3, #0
   5973c:	add	lr, r0, r3
   59740:	ldr	r2, [lr, #136]	; 0x88
   59744:	cmp	r2, r1
   59748:	beq	5976c <fputs@plt+0x48384>
   5974c:	add	r3, r3, #20
   59750:	cmp	r3, #200	; 0xc8
   59754:	bne	5973c <fputs@plt+0x48354>
   59758:	add	r2, ip, #1
   5975c:	strb	r2, [r0, #19]
   59760:	add	r0, r0, ip, lsl #2
   59764:	str	r1, [r0, #28]
   59768:	pop	{fp, pc}
   5976c:	mov	r0, #1
   59770:	strb	r0, [lr, #130]	; 0x82
   59774:	pop	{fp, pc}
   59778:	str	r1, [r0, #28]
   5977c:	ldrb	r1, [r0]
   59780:	mov	r2, #157	; 0x9d
   59784:	strb	r2, [r0]
   59788:	strb	r1, [r0, #38]	; 0x26
   5978c:	ldr	r1, [r0, #4]
   59790:	bic	r1, r1, #4096	; 0x1000
   59794:	str	r1, [r0, #4]
   59798:	bx	lr
   5979c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   597a0:	add	fp, sp, #24
   597a4:	sub	sp, sp, #24
   597a8:	mov	r4, r0
   597ac:	ldr	r5, [r0, #8]
   597b0:	mov	r0, #0
   597b4:	str	r0, [sp, #20]
   597b8:	str	r0, [sp, #16]
   597bc:	cmp	r1, #0
   597c0:	cmpne	r5, #0
   597c4:	bne	597d0 <fputs@plt+0x483e8>
   597c8:	sub	sp, fp, #24
   597cc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   597d0:	mov	r9, r3
   597d4:	mov	r8, r2
   597d8:	mov	r7, r1
   597dc:	ldrb	r0, [r1]
   597e0:	sub	r1, r0, #19
   597e4:	cmp	r1, #129	; 0x81
   597e8:	bhi	59ab0 <fputs@plt+0x486c8>
   597ec:	eor	r6, r0, #1
   597f0:	add	r2, pc, #0
   597f4:	ldr	pc, [r2, r1, lsl #2]
   597f8:	muleq	r5, r8, sl
   597fc:			; <UNDEFINED> instruction: 0x00059ab0
   59800:			; <UNDEFINED> instruction: 0x00059ab0
   59804:			; <UNDEFINED> instruction: 0x00059ab0
   59808:			; <UNDEFINED> instruction: 0x00059ab0
   5980c:			; <UNDEFINED> instruction: 0x00059ab0
   59810:			; <UNDEFINED> instruction: 0x00059ab0
   59814:			; <UNDEFINED> instruction: 0x00059ab0
   59818:			; <UNDEFINED> instruction: 0x00059ab0
   5981c:			; <UNDEFINED> instruction: 0x00059ab0
   59820:			; <UNDEFINED> instruction: 0x00059ab0
   59824:			; <UNDEFINED> instruction: 0x00059ab0
   59828:			; <UNDEFINED> instruction: 0x00059ab0
   5982c:			; <UNDEFINED> instruction: 0x00059ab0
   59830:			; <UNDEFINED> instruction: 0x00059ab0
   59834:			; <UNDEFINED> instruction: 0x00059ab0
   59838:			; <UNDEFINED> instruction: 0x00059ab0
   5983c:			; <UNDEFINED> instruction: 0x00059ab0
   59840:			; <UNDEFINED> instruction: 0x00059ab0
   59844:			; <UNDEFINED> instruction: 0x00059ab0
   59848:			; <UNDEFINED> instruction: 0x00059ab0
   5984c:			; <UNDEFINED> instruction: 0x00059ab0
   59850:			; <UNDEFINED> instruction: 0x00059ab0
   59854:			; <UNDEFINED> instruction: 0x00059ab0
   59858:			; <UNDEFINED> instruction: 0x00059ab0
   5985c:			; <UNDEFINED> instruction: 0x00059ab0
   59860:			; <UNDEFINED> instruction: 0x00059ab0
   59864:			; <UNDEFINED> instruction: 0x00059ab0
   59868:			; <UNDEFINED> instruction: 0x00059ab0
   5986c:			; <UNDEFINED> instruction: 0x00059ab0
   59870:			; <UNDEFINED> instruction: 0x00059ab0
   59874:			; <UNDEFINED> instruction: 0x00059ab0
   59878:			; <UNDEFINED> instruction: 0x00059ab0
   5987c:			; <UNDEFINED> instruction: 0x00059ab0
   59880:			; <UNDEFINED> instruction: 0x00059ab0
   59884:			; <UNDEFINED> instruction: 0x00059ab0
   59888:			; <UNDEFINED> instruction: 0x00059ab0
   5988c:			; <UNDEFINED> instruction: 0x00059ab0
   59890:			; <UNDEFINED> instruction: 0x00059ab0
   59894:			; <UNDEFINED> instruction: 0x00059ab0
   59898:			; <UNDEFINED> instruction: 0x00059ab0
   5989c:			; <UNDEFINED> instruction: 0x00059ab0
   598a0:			; <UNDEFINED> instruction: 0x00059ab0
   598a4:			; <UNDEFINED> instruction: 0x00059ab0
   598a8:			; <UNDEFINED> instruction: 0x00059ab0
   598ac:			; <UNDEFINED> instruction: 0x00059ab0
   598b0:			; <UNDEFINED> instruction: 0x00059ab0
   598b4:			; <UNDEFINED> instruction: 0x00059ab0
   598b8:			; <UNDEFINED> instruction: 0x00059ab0
   598bc:			; <UNDEFINED> instruction: 0x00059ab0
   598c0:			; <UNDEFINED> instruction: 0x00059ab0
   598c4:			; <UNDEFINED> instruction: 0x00059ab0
   598c8:	ldrdeq	r9, [r5], -r0
   598cc:	andeq	r9, r5, ip, lsl fp
   598d0:	andeq	r9, r5, r0, lsl #20
   598d4:	andeq	r9, r5, r8, asr fp
   598d8:	andeq	r9, r5, r4, ror fp
   598dc:	andeq	r9, r5, r0, ror sl
   598e0:	andeq	r9, r5, r0, ror sl
   598e4:	andeq	r9, r5, r0, lsl sl
   598e8:	andeq	r9, r5, r0, lsl sl
   598ec:	andeq	r9, r5, r0, lsl sl
   598f0:	andeq	r9, r5, r0, lsl sl
   598f4:	andeq	r9, r5, r0, lsl sl
   598f8:	andeq	r9, r5, r0, lsl sl
   598fc:			; <UNDEFINED> instruction: 0x00059ab0
   59900:			; <UNDEFINED> instruction: 0x00059ab0
   59904:			; <UNDEFINED> instruction: 0x00059ab0
   59908:			; <UNDEFINED> instruction: 0x00059ab0
   5990c:			; <UNDEFINED> instruction: 0x00059ab0
   59910:			; <UNDEFINED> instruction: 0x00059ab0
   59914:			; <UNDEFINED> instruction: 0x00059ab0
   59918:			; <UNDEFINED> instruction: 0x00059ab0
   5991c:			; <UNDEFINED> instruction: 0x00059ab0
   59920:			; <UNDEFINED> instruction: 0x00059ab0
   59924:			; <UNDEFINED> instruction: 0x00059ab0
   59928:			; <UNDEFINED> instruction: 0x00059ab0
   5992c:			; <UNDEFINED> instruction: 0x00059ab0
   59930:			; <UNDEFINED> instruction: 0x00059ab0
   59934:			; <UNDEFINED> instruction: 0x00059ab0
   59938:			; <UNDEFINED> instruction: 0x00059ab0
   5993c:			; <UNDEFINED> instruction: 0x00059ab0
   59940:			; <UNDEFINED> instruction: 0x00059ab0
   59944:			; <UNDEFINED> instruction: 0x00059ab0
   59948:			; <UNDEFINED> instruction: 0x00059ab0
   5994c:			; <UNDEFINED> instruction: 0x00059ab0
   59950:			; <UNDEFINED> instruction: 0x00059ab0
   59954:			; <UNDEFINED> instruction: 0x00059ab0
   59958:			; <UNDEFINED> instruction: 0x00059ab0
   5995c:			; <UNDEFINED> instruction: 0x00059ab0
   59960:			; <UNDEFINED> instruction: 0x00059ab0
   59964:			; <UNDEFINED> instruction: 0x00059ab0
   59968:			; <UNDEFINED> instruction: 0x00059ab0
   5996c:			; <UNDEFINED> instruction: 0x00059ab0
   59970:			; <UNDEFINED> instruction: 0x00059ab0
   59974:			; <UNDEFINED> instruction: 0x00059ab0
   59978:			; <UNDEFINED> instruction: 0x00059ab0
   5997c:			; <UNDEFINED> instruction: 0x00059ab0
   59980:			; <UNDEFINED> instruction: 0x00059ab0
   59984:			; <UNDEFINED> instruction: 0x00059ab0
   59988:			; <UNDEFINED> instruction: 0x00059ab0
   5998c:			; <UNDEFINED> instruction: 0x00059ab0
   59990:			; <UNDEFINED> instruction: 0x00059ab0
   59994:			; <UNDEFINED> instruction: 0x00059ab0
   59998:			; <UNDEFINED> instruction: 0x00059ab0
   5999c:			; <UNDEFINED> instruction: 0x00059ab0
   599a0:			; <UNDEFINED> instruction: 0x00059ab0
   599a4:			; <UNDEFINED> instruction: 0x00059ab0
   599a8:			; <UNDEFINED> instruction: 0x00059ab0
   599ac:			; <UNDEFINED> instruction: 0x00059ab0
   599b0:			; <UNDEFINED> instruction: 0x00059ab0
   599b4:			; <UNDEFINED> instruction: 0x00059ab0
   599b8:			; <UNDEFINED> instruction: 0x00059ab0
   599bc:			; <UNDEFINED> instruction: 0x00059ab0
   599c0:			; <UNDEFINED> instruction: 0x00059ab0
   599c4:			; <UNDEFINED> instruction: 0x00059ab0
   599c8:			; <UNDEFINED> instruction: 0x00059ab0
   599cc:			; <UNDEFINED> instruction: 0x00059ab0
   599d0:			; <UNDEFINED> instruction: 0x00059ab0
   599d4:			; <UNDEFINED> instruction: 0x00059ab0
   599d8:			; <UNDEFINED> instruction: 0x00059ab0
   599dc:			; <UNDEFINED> instruction: 0x00059ab0
   599e0:			; <UNDEFINED> instruction: 0x00059ab0
   599e4:			; <UNDEFINED> instruction: 0x00059ab0
   599e8:			; <UNDEFINED> instruction: 0x00059ab0
   599ec:			; <UNDEFINED> instruction: 0x00059ab0
   599f0:			; <UNDEFINED> instruction: 0x00059ab0
   599f4:			; <UNDEFINED> instruction: 0x00059ab0
   599f8:			; <UNDEFINED> instruction: 0x00059ab0
   599fc:	andeq	r9, r5, r0, lsl #20
   59a00:	mov	r6, #79	; 0x4f
   59a04:	cmp	r0, #73	; 0x49
   59a08:	movweq	r6, #78	; 0x4e
   59a0c:	mov	r9, #128	; 0x80
   59a10:	ldr	r1, [r7, #12]
   59a14:	add	r2, sp, #20
   59a18:	mov	r0, r4
   59a1c:	bl	58620 <fputs@plt+0x47238>
   59a20:	mov	r5, r0
   59a24:	ldr	r1, [r7, #16]
   59a28:	add	r2, sp, #16
   59a2c:	mov	r0, r4
   59a30:	bl	58620 <fputs@plt+0x47238>
   59a34:	ldr	r1, [r7, #12]
   59a38:	ldr	r2, [r7, #16]
   59a3c:	str	r5, [sp]
   59a40:	stmib	sp, {r0, r8, r9}
   59a44:	mov	r0, r4
   59a48:	mov	r3, r6
   59a4c:	bl	5873c <fputs@plt+0x47354>
   59a50:	ldr	r1, [sp, #20]
   59a54:	mov	r0, r4
   59a58:	bl	5971c <fputs@plt+0x48334>
   59a5c:	ldr	r1, [sp, #16]
   59a60:	mov	r0, r4
   59a64:	bl	5971c <fputs@plt+0x48334>
   59a68:	sub	sp, fp, #24
   59a6c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   59a70:	ldr	r1, [r7, #12]
   59a74:	add	r2, sp, #20
   59a78:	mov	r0, r4
   59a7c:	bl	58620 <fputs@plt+0x47238>
   59a80:	mov	r2, r0
   59a84:	mov	r0, r5
   59a88:	mov	r1, r6
   59a8c:	mov	r3, r8
   59a90:	bl	5722c <fputs@plt+0x45e44>
   59a94:	b	59a50 <fputs@plt+0x48668>
   59a98:	ldr	r1, [r7, #12]
   59a9c:	mov	r0, r4
   59aa0:	mov	r2, r8
   59aa4:	mov	r3, r9
   59aa8:	bl	5bdb0 <fputs@plt+0x4a9c8>
   59aac:	b	59a50 <fputs@plt+0x48668>
   59ab0:	mov	r0, r7
   59ab4:	bl	5c300 <fputs@plt+0x4af18>
   59ab8:	cmp	r0, #0
   59abc:	beq	59b94 <fputs@plt+0x487ac>
   59ac0:	mov	r0, r5
   59ac4:	mov	r1, r8
   59ac8:	bl	56a9c <fputs@plt+0x456b4>
   59acc:	b	59a50 <fputs@plt+0x48668>
   59ad0:	mov	r0, r5
   59ad4:	bl	587d4 <fputs@plt+0x473ec>
   59ad8:	mov	r6, r0
   59adc:	ldr	r1, [r7, #12]
   59ae0:	eor	r3, r9, #16
   59ae4:	mov	r0, r4
   59ae8:	mov	r2, r6
   59aec:	bl	5bdb0 <fputs@plt+0x4a9c8>
   59af0:	mov	r0, r4
   59af4:	bl	58888 <fputs@plt+0x474a0>
   59af8:	ldr	r1, [r7, #16]
   59afc:	mov	r0, r4
   59b00:	mov	r2, r8
   59b04:	mov	r3, r9
   59b08:	bl	5979c <fputs@plt+0x483b4>
   59b0c:	mov	r0, r5
   59b10:	mov	r1, r6
   59b14:	bl	58900 <fputs@plt+0x47518>
   59b18:	b	59b4c <fputs@plt+0x48764>
   59b1c:	ldr	r1, [r7, #12]
   59b20:	mov	r0, r4
   59b24:	mov	r2, r8
   59b28:	mov	r3, r9
   59b2c:	bl	5979c <fputs@plt+0x483b4>
   59b30:	mov	r0, r4
   59b34:	bl	58888 <fputs@plt+0x474a0>
   59b38:	ldr	r1, [r7, #16]
   59b3c:	mov	r0, r4
   59b40:	mov	r2, r8
   59b44:	mov	r3, r9
   59b48:	bl	5979c <fputs@plt+0x483b4>
   59b4c:	mov	r0, r4
   59b50:	bl	58898 <fputs@plt+0x474b0>
   59b54:	b	59a50 <fputs@plt+0x48668>
   59b58:	str	r9, [sp]
   59b5c:	mov	r0, r4
   59b60:	mov	r1, r7
   59b64:	mov	r2, r8
   59b68:	mov	r3, #0
   59b6c:	bl	5c210 <fputs@plt+0x4ae28>
   59b70:	b	59a50 <fputs@plt+0x48668>
   59b74:	cmp	r9, #0
   59b78:	beq	59bd8 <fputs@plt+0x487f0>
   59b7c:	mov	r0, r4
   59b80:	mov	r1, r7
   59b84:	mov	r2, r8
   59b88:	mov	r3, r8
   59b8c:	bl	5933c <fputs@plt+0x47f54>
   59b90:	b	59a50 <fputs@plt+0x48668>
   59b94:	mov	r0, r7
   59b98:	bl	5c344 <fputs@plt+0x4af5c>
   59b9c:	cmp	r0, #0
   59ba0:	bne	59a50 <fputs@plt+0x48668>
   59ba4:	add	r2, sp, #20
   59ba8:	mov	r0, r4
   59bac:	mov	r1, r7
   59bb0:	bl	58620 <fputs@plt+0x47238>
   59bb4:	mov	r2, r0
   59bb8:	cmp	r9, #0
   59bbc:	movwne	r9, #1
   59bc0:	str	r9, [sp]
   59bc4:	mov	r0, r5
   59bc8:	mov	r1, #46	; 0x2e
   59bcc:	mov	r3, r8
   59bd0:	bl	46a3c <fputs@plt+0x35654>
   59bd4:	b	59a50 <fputs@plt+0x48668>
   59bd8:	mov	r0, r5
   59bdc:	bl	587d4 <fputs@plt+0x473ec>
   59be0:	mov	r6, r0
   59be4:	mov	r0, r4
   59be8:	mov	r1, r7
   59bec:	mov	r2, r8
   59bf0:	mov	r3, r6
   59bf4:	bl	5933c <fputs@plt+0x47f54>
   59bf8:	mov	r0, r5
   59bfc:	mov	r1, r6
   59c00:	bl	58900 <fputs@plt+0x47518>
   59c04:	b	59a50 <fputs@plt+0x48668>
   59c08:	ldr	r1, [r0, #416]	; 0x1a0
   59c0c:	cmp	r1, #0
   59c10:	moveq	r1, r0
   59c14:	mov	r0, #1
   59c18:	strb	r0, [r1, #21]
   59c1c:	bx	lr
   59c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59c24:	add	fp, sp, #28
   59c28:	sub	sp, sp, #12
   59c2c:	mov	sl, r3
   59c30:	mov	r4, r2
   59c34:	mov	r8, r1
   59c38:	mov	r5, r0
   59c3c:	bl	567e0 <fputs@plt+0x453f8>
   59c40:	mov	r6, r0
   59c44:	ldr	r9, [fp, #12]
   59c48:	ldr	r7, [fp, #8]
   59c4c:	cmp	r4, #2
   59c50:	moveq	r0, r5
   59c54:	bleq	59c08 <fputs@plt+0x48820>
   59c58:	mov	r0, #0
   59c5c:	stm	sp, {r0, sl}
   59c60:	str	r7, [sp, #8]
   59c64:	mov	r0, r6
   59c68:	mov	r1, #21
   59c6c:	mov	r2, r8
   59c70:	mov	r3, r4
   59c74:	bl	568bc <fputs@plt+0x454d4>
   59c78:	mov	r0, r6
   59c7c:	mov	r1, r9
   59c80:	sub	sp, fp, #28
   59c84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59c88:	b	1abf0 <fputs@plt+0x9808>
   59c8c:	push	{fp, lr}
   59c90:	mov	fp, sp
   59c94:	mov	ip, #0
   59c98:	mov	r3, #0
   59c9c:	add	lr, r0, r3
   59ca0:	ldr	r2, [lr, #136]	; 0x88
   59ca4:	cmp	r2, r1
   59ca8:	strbeq	ip, [lr, #130]	; 0x82
   59cac:	add	r3, r3, #20
   59cb0:	cmp	r3, #200	; 0xc8
   59cb4:	bne	59c9c <fputs@plt+0x488b4>
   59cb8:	pop	{fp, pc}
   59cbc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   59cc0:	add	fp, sp, #24
   59cc4:	sub	sp, sp, #8
   59cc8:	mov	r8, r2
   59ccc:	mov	r6, r0
   59cd0:	ldr	r4, [fp, #8]
   59cd4:	cmp	r3, #0
   59cd8:	bmi	59d08 <fputs@plt+0x48920>
   59cdc:	mov	r5, r3
   59ce0:	mov	r7, r1
   59ce4:	ldrsh	r0, [r1, #32]
   59ce8:	cmp	r0, r3
   59cec:	bne	59d24 <fputs@plt+0x4893c>
   59cf0:	mov	r0, r6
   59cf4:	mov	r1, #103	; 0x67
   59cf8:	mov	r2, r8
   59cfc:	mov	r3, r4
   59d00:	bl	5722c <fputs@plt+0x45e44>
   59d04:	b	59d68 <fputs@plt+0x48980>
   59d08:	mov	r0, r6
   59d0c:	mov	r1, #103	; 0x67
   59d10:	mov	r2, r8
   59d14:	mov	r3, r4
   59d18:	sub	sp, fp, #24
   59d1c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   59d20:	b	5722c <fputs@plt+0x45e44>
   59d24:	ldrb	r0, [r7, #42]	; 0x2a
   59d28:	mov	r9, #153	; 0x99
   59d2c:	tst	r0, #16
   59d30:	movweq	r9, #47	; 0x2f
   59d34:	tst	r0, #32
   59d38:	mov	r3, r5
   59d3c:	beq	59d54 <fputs@plt+0x4896c>
   59d40:	mov	r0, r7
   59d44:	bl	43f94 <fputs@plt+0x32bac>
   59d48:	sxth	r1, r5
   59d4c:	bl	59e58 <fputs@plt+0x48a70>
   59d50:	mov	r3, r0
   59d54:	str	r4, [sp]
   59d58:	mov	r0, r6
   59d5c:	mov	r1, r9
   59d60:	mov	r2, r8
   59d64:	bl	46a3c <fputs@plt+0x35654>
   59d68:	mov	r0, r6
   59d6c:	mov	r1, r7
   59d70:	mov	r2, r5
   59d74:	mov	r3, r4
   59d78:	sub	sp, fp, #24
   59d7c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   59d80:	b	59e9c <fputs@plt+0x48ab4>
   59d84:	push	{r4, r5, r6, sl, fp, lr}
   59d88:	add	fp, sp, #16
   59d8c:	ldr	r5, [r0]
   59d90:	ldrb	r5, [r5, #64]	; 0x40
   59d94:	tst	r5, #2
   59d98:	popne	{r4, r5, r6, sl, fp, pc}
   59d9c:	mov	r4, #0
   59da0:	add	ip, r0, r4
   59da4:	ldr	r5, [ip, #136]	; 0x88
   59da8:	cmp	r5, #0
   59dac:	beq	59e28 <fputs@plt+0x48a40>
   59db0:	add	r4, r4, #20
   59db4:	cmp	r4, #200	; 0xc8
   59db8:	bne	59da0 <fputs@plt+0x489b8>
   59dbc:	add	lr, r0, #140	; 0x8c
   59dc0:	mov	r4, #0
   59dc4:	mvn	r5, #-2147483648	; 0x80000000
   59dc8:	mvn	ip, #0
   59dcc:	ldr	r6, [lr], #20
   59dd0:	cmp	r6, r5
   59dd4:	movlt	ip, r4
   59dd8:	movlt	r5, r6
   59ddc:	add	r4, r4, #1
   59de0:	cmp	r4, #10
   59de4:	bne	59dcc <fputs@plt+0x489e4>
   59de8:	cmp	ip, #0
   59dec:	bmi	59e24 <fputs@plt+0x48a3c>
   59df0:	add	r6, ip, ip, lsl #2
   59df4:	add	r6, r0, r6, lsl #2
   59df8:	ldr	r5, [r0, #108]	; 0x6c
   59dfc:	str	r3, [r6, #136]	; 0x88
   59e00:	strh	r2, [r6, #128]	; 0x80
   59e04:	str	r1, [r6, #124]	; 0x7c
   59e08:	mov	r1, #0
   59e0c:	strb	r1, [r6, #130]	; 0x82
   59e10:	str	r5, [r6, #132]	; 0x84
   59e14:	ldr	r1, [r0, #112]	; 0x70
   59e18:	add	r2, r1, #1
   59e1c:	str	r2, [r0, #112]	; 0x70
   59e20:	str	r1, [r6, #140]	; 0x8c
   59e24:	pop	{r4, r5, r6, sl, fp, pc}
   59e28:	ldr	r5, [r0, #108]	; 0x6c
   59e2c:	ldr	r4, [r0, #112]	; 0x70
   59e30:	str	r3, [ip, #136]	; 0x88
   59e34:	strh	r2, [ip, #128]	; 0x80
   59e38:	str	r1, [ip, #124]	; 0x7c
   59e3c:	mov	r1, #0
   59e40:	strb	r1, [ip, #130]	; 0x82
   59e44:	str	r5, [ip, #132]	; 0x84
   59e48:	add	r1, r4, #1
   59e4c:	str	r1, [r0, #112]	; 0x70
   59e50:	str	r4, [ip, #140]	; 0x8c
   59e54:	pop	{r4, r5, r6, sl, fp, pc}
   59e58:	ldrh	r2, [r0, #52]	; 0x34
   59e5c:	cmp	r2, #0
   59e60:	beq	59e90 <fputs@plt+0x48aa8>
   59e64:	ldr	r3, [r0, #4]
   59e68:	mov	r2, #0
   59e6c:	uxth	ip, r1
   59e70:	ldrh	r1, [r3]
   59e74:	cmp	r1, ip
   59e78:	beq	59e94 <fputs@plt+0x48aac>
   59e7c:	add	r3, r3, #2
   59e80:	add	r2, r2, #1
   59e84:	ldrh	r1, [r0, #52]	; 0x34
   59e88:	cmp	r2, r1
   59e8c:	bcc	59e70 <fputs@plt+0x48a88>
   59e90:	movw	r2, #65535	; 0xffff
   59e94:	sxth	r0, r2
   59e98:	bx	lr
   59e9c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   59ea0:	add	fp, sp, #24
   59ea4:	sub	sp, sp, #8
   59ea8:	mov	r5, r0
   59eac:	ldr	r0, [r1, #12]
   59eb0:	cmp	r0, #0
   59eb4:	bne	59f30 <fputs@plt+0x48b48>
   59eb8:	mov	r8, r3
   59ebc:	mov	r6, r2
   59ec0:	mov	r7, r1
   59ec4:	mov	r0, #0
   59ec8:	str	r0, [sp, #4]
   59ecc:	mov	r0, r5
   59ed0:	bl	4748c <fputs@plt+0x360a4>
   59ed4:	ldr	r1, [r7, #4]
   59ed8:	add	r2, r1, r6, lsl #4
   59edc:	ldr	r1, [r2, #4]
   59ee0:	ldrb	r3, [r2, #13]
   59ee4:	ldrb	r2, [r0, #66]	; 0x42
   59ee8:	add	r4, sp, #4
   59eec:	str	r4, [sp]
   59ef0:	bl	59f38 <fputs@plt+0x48b50>
   59ef4:	ldr	r2, [sp, #4]
   59ef8:	cmp	r2, #0
   59efc:	movne	r0, r5
   59f00:	mvnne	r1, #0
   59f04:	mvnne	r3, #7
   59f08:	blne	1ad6c <fputs@plt+0x9984>
   59f0c:	ldr	r0, [r7, #4]
   59f10:	add	r0, r0, r6, lsl #4
   59f14:	ldrb	r0, [r0, #13]
   59f18:	cmp	r0, #69	; 0x45
   59f1c:	bne	59f30 <fputs@plt+0x48b48>
   59f20:	mov	r0, r5
   59f24:	mov	r1, #39	; 0x27
   59f28:	mov	r2, r8
   59f2c:	bl	587b0 <fputs@plt+0x473c8>
   59f30:	sub	sp, fp, #24
   59f34:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   59f38:	b	59f3c <fputs@plt+0x48b54>
   59f3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59f40:	add	fp, sp, #28
   59f44:	sub	sp, sp, #20
   59f48:	mov	r6, #0
   59f4c:	str	r6, [sp, #16]
   59f50:	ldr	r7, [fp, #8]
   59f54:	cmp	r1, #0
   59f58:	beq	59ff4 <fputs@plt+0x48c0c>
   59f5c:	mov	sl, r3
   59f60:	mov	r8, r2
   59f64:	mov	r5, r1
   59f68:	mov	r9, r0
   59f6c:	b	59f74 <fputs@plt+0x48b8c>
   59f70:	ldr	r5, [r5, #12]
   59f74:	ldrb	r4, [r5]
   59f78:	cmp	r4, #156	; 0x9c
   59f7c:	cmpne	r4, #159	; 0x9f
   59f80:	beq	59f70 <fputs@plt+0x48b88>
   59f84:	cmp	r4, #157	; 0x9d
   59f88:	ldrbeq	r4, [r5, #38]	; 0x26
   59f8c:	cmp	r4, #155	; 0x9b
   59f90:	beq	59ffc <fputs@plt+0x48c14>
   59f94:	cmp	r4, #38	; 0x26
   59f98:	bne	5a02c <fputs@plt+0x48c44>
   59f9c:	ldr	r0, [r5, #8]
   59fa0:	mov	r1, #0
   59fa4:	bl	58404 <fputs@plt+0x4701c>
   59fa8:	mov	r4, r0
   59fac:	ldr	r1, [r5, #12]
   59fb0:	str	r7, [sp]
   59fb4:	mov	r0, r9
   59fb8:	mov	r2, r8
   59fbc:	mov	r3, r4
   59fc0:	bl	59f3c <fputs@plt+0x48b54>
   59fc4:	mov	r6, r0
   59fc8:	ldr	r0, [r7]
   59fcc:	cmp	r0, #0
   59fd0:	beq	5a38c <fputs@plt+0x48fa4>
   59fd4:	mov	r1, r4
   59fd8:	mov	r2, #1
   59fdc:	bl	3929c <fputs@plt+0x27eb4>
   59fe0:	ldr	r0, [r7]
   59fe4:	mov	r1, sl
   59fe8:	mov	r2, #1
   59fec:	bl	3cd98 <fputs@plt+0x2b9b0>
   59ff0:	b	5a38c <fputs@plt+0x48fa4>
   59ff4:	str	r6, [r7]
   59ff8:	b	5a38c <fputs@plt+0x48fa4>
   59ffc:	ldr	r0, [r5, #12]
   5a000:	ldrb	r4, [r0]
   5a004:	and	r1, r4, #254	; 0xfe
   5a008:	cmp	r1, #132	; 0x84
   5a00c:	bne	5a1c0 <fputs@plt+0x48dd8>
   5a010:	mvn	r1, #0
   5a014:	str	r1, [sp, #12]
   5a018:	movw	r7, #22668	; 0x588c
   5a01c:	movt	r7, #8
   5a020:	mvn	r3, #0
   5a024:	mov	r5, r0
   5a028:	b	5a040 <fputs@plt+0x48c58>
   5a02c:	mov	r3, #0
   5a030:	mov	r0, #1
   5a034:	str	r0, [sp, #12]
   5a038:	movw	r7, #61851	; 0xf19b
   5a03c:	movt	r7, #7
   5a040:	sub	r0, r4, #97	; 0x61
   5a044:	mov	r6, #0
   5a048:	cmp	r0, #58	; 0x3a
   5a04c:	bhi	5a380 <fputs@plt+0x48f98>
   5a050:	add	r1, pc, #0
   5a054:	ldr	pc, [r1, r0, lsl #2]
   5a058:	andeq	sl, r5, r4, asr #2
   5a05c:	andeq	sl, r5, r0, lsl #7
   5a060:	andeq	sl, r5, r0, lsl #7
   5a064:	andeq	sl, r5, r0, lsl #7
   5a068:	andeq	sl, r5, r4, asr #4
   5a06c:	andeq	sl, r5, r0, lsl #7
   5a070:	andeq	sl, r5, r0, lsl #7
   5a074:	andeq	sl, r5, r0, lsl #7
   5a078:	andeq	sl, r5, r0, lsl #7
   5a07c:	andeq	sl, r5, r0, lsl #7
   5a080:	andeq	sl, r5, r0, lsl #7
   5a084:	andeq	sl, r5, r0, lsl #7
   5a088:	andeq	sl, r5, r0, lsl #7
   5a08c:	andeq	sl, r5, r0, lsl #7
   5a090:	andeq	sl, r5, r0, lsl #7
   5a094:	andeq	sl, r5, r0, lsl #7
   5a098:	andeq	sl, r5, r0, lsl #7
   5a09c:	andeq	sl, r5, r0, lsl #7
   5a0a0:	andeq	sl, r5, r0, lsl #7
   5a0a4:	andeq	sl, r5, r0, lsl #7
   5a0a8:	andeq	sl, r5, r0, lsl #7
   5a0ac:	andeq	sl, r5, r0, lsl #7
   5a0b0:	andeq	sl, r5, r0, lsl #7
   5a0b4:	andeq	sl, r5, r0, lsl #7
   5a0b8:	andeq	sl, r5, r0, lsl #7
   5a0bc:	andeq	sl, r5, r0, lsl #7
   5a0c0:	andeq	sl, r5, r0, lsl #7
   5a0c4:	andeq	sl, r5, r0, lsl #7
   5a0c8:	andeq	sl, r5, r0, lsl #7
   5a0cc:	andeq	sl, r5, r0, lsl #7
   5a0d0:	andeq	sl, r5, r0, lsl #7
   5a0d4:	andeq	sl, r5, r0, lsl #7
   5a0d8:	andeq	sl, r5, r0, lsl #7
   5a0dc:	andeq	sl, r5, r0, lsl #7
   5a0e0:	andeq	sl, r5, r0, lsl #7
   5a0e4:	andeq	sl, r5, r4, asr #2
   5a0e8:	andeq	sl, r5, r4, asr #2
   5a0ec:	andeq	sl, r5, ip, asr r2
   5a0f0:	andeq	sl, r5, r0, lsl #7
   5a0f4:	andeq	sl, r5, r0, lsl #7
   5a0f8:	andeq	sl, r5, r0, lsl #7
   5a0fc:	andeq	sl, r5, r0, lsl #7
   5a100:	andeq	sl, r5, r0, lsl #7
   5a104:	andeq	sl, r5, r0, lsl #7
   5a108:	andeq	sl, r5, r0, lsl #7
   5a10c:	andeq	sl, r5, r0, lsl #7
   5a110:	andeq	sl, r5, r0, lsl #7
   5a114:	andeq	sl, r5, r0, lsl #7
   5a118:	andeq	sl, r5, r0, lsl #7
   5a11c:	andeq	sl, r5, r0, lsl #7
   5a120:	andeq	sl, r5, r0, lsl #7
   5a124:	andeq	sl, r5, r0, lsl #7
   5a128:	andeq	sl, r5, r0, lsl #7
   5a12c:	andeq	sl, r5, r0, lsl #7
   5a130:	andeq	sl, r5, r0, lsl #7
   5a134:	andeq	sl, r5, r0, lsl #7
   5a138:	andeq	sl, r5, r0, lsl #7
   5a13c:	andeq	sl, r5, r0, lsl #7
   5a140:	andeq	sl, r5, r0, asr #3
   5a144:	mov	r0, r9
   5a148:	str	r9, [sp, #8]
   5a14c:	mov	r9, sl
   5a150:	mov	sl, r8
   5a154:	mov	r8, r3
   5a158:	bl	5a398 <fputs@plt+0x48fb0>
   5a15c:	mov	ip, r8
   5a160:	mov	r8, sl
   5a164:	mov	sl, r9
   5a168:	ldr	r9, [sp, #8]
   5a16c:	str	r0, [sp, #16]
   5a170:	cmp	r0, #0
   5a174:	beq	5a2c4 <fputs@plt+0x48edc>
   5a178:	ldrb	r1, [r5, #5]
   5a17c:	tst	r1, #4
   5a180:	bne	5a2e8 <fputs@plt+0x48f00>
   5a184:	ldr	r3, [r5, #8]
   5a188:	movw	r1, #22663	; 0x5887
   5a18c:	movt	r1, #8
   5a190:	mov	r0, r9
   5a194:	mov	r2, r7
   5a198:	bl	1aabc <fputs@plt+0x96d4>
   5a19c:	cmp	r0, #0
   5a1a0:	beq	5a2c4 <fputs@plt+0x48edc>
   5a1a4:	mov	r1, r0
   5a1a8:	ldr	r0, [sp, #16]
   5a1ac:	movw	r3, #17156	; 0x4304
   5a1b0:	movt	r3, #1
   5a1b4:	mov	r2, #1
   5a1b8:	bl	1d330 <fputs@plt+0xbf48>
   5a1bc:	b	5a304 <fputs@plt+0x48f1c>
   5a1c0:	ldr	r1, [r5, #12]
   5a1c4:	add	r0, sp, #16
   5a1c8:	str	r0, [sp]
   5a1cc:	mov	r0, r9
   5a1d0:	mov	r2, r8
   5a1d4:	mov	r3, sl
   5a1d8:	bl	59f38 <fputs@plt+0x48b50>
   5a1dc:	mov	r6, #0
   5a1e0:	cmp	r0, #0
   5a1e4:	bne	5a380 <fputs@plt+0x48f98>
   5a1e8:	ldr	r0, [sp, #16]
   5a1ec:	cmp	r0, #0
   5a1f0:	beq	5a380 <fputs@plt+0x48f98>
   5a1f4:	bl	3cd9c <fputs@plt+0x2b9b4>
   5a1f8:	ldr	r0, [sp, #16]
   5a1fc:	ldrb	r1, [r0, #8]
   5a200:	tst	r1, #8
   5a204:	bne	5a358 <fputs@plt+0x48f70>
   5a208:	ldr	r2, [r0]
   5a20c:	ldr	r1, [r0, #4]
   5a210:	eor	r3, r1, #-2147483648	; 0x80000000
   5a214:	orrs	r3, r2, r3
   5a218:	bne	5a368 <fputs@plt+0x48f80>
   5a21c:	movw	r1, #0
   5a220:	movt	r1, #17376	; 0x43e0
   5a224:	mov	r2, #0
   5a228:	str	r2, [r0]
   5a22c:	str	r1, [r0, #4]
   5a230:	ldrh	r1, [r0, #8]
   5a234:	and	r1, r1, #15872	; 0x3e00
   5a238:	orr	r1, r1, #8
   5a23c:	strh	r1, [r0, #8]
   5a240:	b	5a374 <fputs@plt+0x48f8c>
   5a244:	mov	r0, r9
   5a248:	bl	5a398 <fputs@plt+0x48fb0>
   5a24c:	str	r0, [sp, #16]
   5a250:	cmp	r0, #0
   5a254:	bne	5a380 <fputs@plt+0x48f98>
   5a258:	b	5a2c4 <fputs@plt+0x48edc>
   5a25c:	mov	r0, r9
   5a260:	bl	5a398 <fputs@plt+0x48fb0>
   5a264:	str	r0, [sp, #16]
   5a268:	cmp	r0, #0
   5a26c:	beq	5a2c4 <fputs@plt+0x48edc>
   5a270:	mov	r4, r0
   5a274:	ldr	r0, [r5, #8]
   5a278:	add	r5, r0, #2
   5a27c:	mov	r0, r5
   5a280:	bl	13690 <fputs@plt+0x22a8>
   5a284:	sub	r6, r0, #1
   5a288:	mov	r0, r9
   5a28c:	mov	r1, r5
   5a290:	mov	r2, r6
   5a294:	bl	58380 <fputs@plt+0x46f98>
   5a298:	mov	r1, r0
   5a29c:	movw	r0, #17156	; 0x4304
   5a2a0:	movt	r0, #1
   5a2a4:	str	r0, [sp]
   5a2a8:	add	r0, r6, r6, lsr #31
   5a2ac:	asr	r2, r0, #1
   5a2b0:	mov	r6, #0
   5a2b4:	mov	r0, r4
   5a2b8:	mov	r3, #0
   5a2bc:	bl	18c20 <fputs@plt+0x7838>
   5a2c0:	b	5a380 <fputs@plt+0x48f98>
   5a2c4:	mov	r0, r9
   5a2c8:	bl	19164 <fputs@plt+0x7d7c>
   5a2cc:	mov	r0, r9
   5a2d0:	mov	r1, #0
   5a2d4:	bl	13ddc <fputs@plt+0x29f4>
   5a2d8:	ldr	r0, [sp, #16]
   5a2dc:	bl	18ac4 <fputs@plt+0x76dc>
   5a2e0:	mov	r6, #7
   5a2e4:	b	5a38c <fputs@plt+0x48fa4>
   5a2e8:	ldr	r1, [r5, #8]
   5a2ec:	ldr	r5, [sp, #12]
   5a2f0:	umull	r2, r3, r5, r1
   5a2f4:	asr	r7, r1, #31
   5a2f8:	mla	r3, r5, r7, r3
   5a2fc:	mla	r3, ip, r1, r3
   5a300:	bl	18e28 <fputs@plt+0x7a40>
   5a304:	eor	r0, sl, #65	; 0x41
   5a308:	orr	r1, r4, #1
   5a30c:	eor	r1, r1, #133	; 0x85
   5a310:	orrs	r0, r0, r1
   5a314:	movweq	sl, #67	; 0x43
   5a318:	ldr	r5, [sp, #16]
   5a31c:	mov	r0, r5
   5a320:	mov	r1, sl
   5a324:	mov	r2, #1
   5a328:	bl	3cd98 <fputs@plt+0x2b9b0>
   5a32c:	ldrh	r0, [r5, #8]
   5a330:	tst	r0, #12
   5a334:	bicne	r0, r0, #2
   5a338:	strhne	r0, [r5, #8]
   5a33c:	cmp	r8, #1
   5a340:	beq	5a380 <fputs@plt+0x48f98>
   5a344:	mov	r0, r5
   5a348:	mov	r1, r8
   5a34c:	bl	31690 <fputs@plt+0x202a8>
   5a350:	mov	r6, r0
   5a354:	b	5a380 <fputs@plt+0x48f98>
   5a358:	vldr	d16, [r0]
   5a35c:	vneg.f64	d16, d16
   5a360:	vstr	d16, [r0]
   5a364:	b	5a374 <fputs@plt+0x48f8c>
   5a368:	rsbs	r2, r2, #0
   5a36c:	rsc	r3, r1, #0
   5a370:	strd	r2, [r0]
   5a374:	mov	r1, sl
   5a378:	mov	r2, r8
   5a37c:	bl	3cd98 <fputs@plt+0x2b9b0>
   5a380:	ldr	r0, [sp, #16]
   5a384:	ldr	r1, [fp, #8]
   5a388:	str	r0, [r1]
   5a38c:	mov	r0, r6
   5a390:	sub	sp, fp, #28
   5a394:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a398:	b	1d304 <fputs@plt+0xbf1c>
   5a39c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5a3a0:	add	fp, sp, #24
   5a3a4:	sub	sp, sp, #16
   5a3a8:	mov	r7, r3
   5a3ac:	mov	r4, r2
   5a3b0:	mov	r5, r1
   5a3b4:	mov	r6, r0
   5a3b8:	bl	4748c <fputs@plt+0x360a4>
   5a3bc:	mov	r8, #0
   5a3c0:	mov	r2, #8
   5a3c4:	mov	r3, #0
   5a3c8:	bl	20bb8 <fputs@plt+0xf7d0>
   5a3cc:	ldr	r1, [fp, #8]
   5a3d0:	cmp	r0, #0
   5a3d4:	beq	5a3e8 <fputs@plt+0x49000>
   5a3d8:	ldr	r2, [r7]
   5a3dc:	ldr	r3, [r7, #4]
   5a3e0:	str	r3, [r0, #4]
   5a3e4:	str	r2, [r0]
   5a3e8:	str	r8, [sp]
   5a3ec:	stmib	sp, {r0, r1}
   5a3f0:	mov	r0, r6
   5a3f4:	mov	r1, r5
   5a3f8:	mov	r2, #0
   5a3fc:	mov	r3, r4
   5a400:	bl	568bc <fputs@plt+0x454d4>
   5a404:	sub	sp, fp, #24
   5a408:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5a40c:	mov	r1, r0
   5a410:	mov	r0, #0
   5a414:	b	5a424 <fputs@plt+0x4903c>
   5a418:	ldr	r1, [r1, #20]
   5a41c:	ldr	r1, [r1, #4]
   5a420:	ldr	r1, [r1]
   5a424:	cmp	r1, #0
   5a428:	bxeq	lr
   5a42c:	ldr	r2, [r1, #4]
   5a430:	tst	r2, #4096	; 0x1000
   5a434:	beq	5a44c <fputs@plt+0x49064>
   5a438:	tst	r2, #262144	; 0x40000
   5a43c:	bne	5a418 <fputs@plt+0x49030>
   5a440:	add	r1, r1, #12
   5a444:	ldr	r1, [r1]
   5a448:	b	5a424 <fputs@plt+0x4903c>
   5a44c:	mov	r0, r1
   5a450:	bx	lr
   5a454:	mov	r1, #2
   5a458:	mov	r2, #0
   5a45c:	b	5a6c0 <fputs@plt+0x492d8>
   5a460:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5a464:	add	fp, sp, #28
   5a468:	sub	sp, sp, #4
   5a46c:	mov	r6, r1
   5a470:	mov	r5, r0
   5a474:	cmp	r0, #0
   5a478:	cmpne	r6, #0
   5a47c:	bne	5a490 <fputs@plt+0x490a8>
   5a480:	subs	r0, r6, r5
   5a484:	movwne	r0, #1
   5a488:	lsl	r7, r0, #1
   5a48c:	b	5a5d8 <fputs@plt+0x491f0>
   5a490:	ldr	r4, [r5, #4]
   5a494:	ldr	r8, [r6, #4]
   5a498:	orr	sl, r8, r4
   5a49c:	tst	sl, #1024	; 0x400
   5a4a0:	bne	5a564 <fputs@plt+0x4917c>
   5a4a4:	ldrb	r9, [r6]
   5a4a8:	ldrb	r3, [r5]
   5a4ac:	cmp	r3, r9
   5a4b0:	bne	5a588 <fputs@plt+0x491a0>
   5a4b4:	orr	r0, r3, #2
   5a4b8:	cmp	r0, #154	; 0x9a
   5a4bc:	bne	5a5e4 <fputs@plt+0x491fc>
   5a4c0:	eor	r0, r8, r4
   5a4c4:	mov	r7, #2
   5a4c8:	tst	r0, #16
   5a4cc:	bne	5a5d8 <fputs@plt+0x491f0>
   5a4d0:	tst	sl, #16384	; 0x4000
   5a4d4:	bne	5a55c <fputs@plt+0x49174>
   5a4d8:	tst	sl, #2048	; 0x800
   5a4dc:	bne	5a5d8 <fputs@plt+0x491f0>
   5a4e0:	mov	r8, r3
   5a4e4:	ldr	r1, [r6, #12]
   5a4e8:	ldr	r0, [r5, #12]
   5a4ec:	mov	r4, r2
   5a4f0:	bl	5a460 <fputs@plt+0x49078>
   5a4f4:	cmp	r0, #0
   5a4f8:	bne	5a5d8 <fputs@plt+0x491f0>
   5a4fc:	ldr	r1, [r6, #16]
   5a500:	ldr	r0, [r5, #16]
   5a504:	mov	r2, r4
   5a508:	bl	5a460 <fputs@plt+0x49078>
   5a50c:	cmp	r0, #0
   5a510:	bne	5a5d8 <fputs@plt+0x491f0>
   5a514:	ldr	r1, [r6, #20]
   5a518:	ldr	r0, [r5, #20]
   5a51c:	mov	r2, r4
   5a520:	bl	5ab00 <fputs@plt+0x49718>
   5a524:	cmp	r0, #0
   5a528:	bne	5a5d8 <fputs@plt+0x491f0>
   5a52c:	tst	sl, #8192	; 0x2000
   5a530:	bne	5a55c <fputs@plt+0x49174>
   5a534:	cmp	r8, #97	; 0x61
   5a538:	beq	5a55c <fputs@plt+0x49174>
   5a53c:	ldrh	r0, [r6, #32]
   5a540:	ldrh	r1, [r5, #32]
   5a544:	cmp	r1, r0
   5a548:	bne	5a5d8 <fputs@plt+0x491f0>
   5a54c:	ldr	r0, [r6, #28]
   5a550:	ldr	r1, [r5, #28]
   5a554:	cmp	r1, r0
   5a558:	bne	5a644 <fputs@plt+0x4925c>
   5a55c:	mov	r7, #0
   5a560:	b	5a5d8 <fputs@plt+0x491f0>
   5a564:	and	r0, r4, r8
   5a568:	tst	r0, #1024	; 0x400
   5a56c:	beq	5a5d4 <fputs@plt+0x491ec>
   5a570:	ldr	r0, [r6, #8]
   5a574:	ldr	r1, [r5, #8]
   5a578:	mov	r7, #0
   5a57c:	cmp	r1, r0
   5a580:	movne	r7, #2
   5a584:	b	5a5d8 <fputs@plt+0x491f0>
   5a588:	cmp	r3, #95	; 0x5f
   5a58c:	bne	5a5b0 <fputs@plt+0x491c8>
   5a590:	ldr	r0, [r5, #12]
   5a594:	mov	r1, r6
   5a598:	mov	r4, r2
   5a59c:	bl	5a460 <fputs@plt+0x49078>
   5a5a0:	mov	r2, r4
   5a5a4:	mov	r7, #1
   5a5a8:	cmp	r0, #2
   5a5ac:	blt	5a5d8 <fputs@plt+0x491f0>
   5a5b0:	cmp	r9, #95	; 0x5f
   5a5b4:	bne	5a5d4 <fputs@plt+0x491ec>
   5a5b8:	ldr	r1, [r6, #12]
   5a5bc:	mov	r0, r5
   5a5c0:	bl	5a460 <fputs@plt+0x49078>
   5a5c4:	mov	r7, #1
   5a5c8:	cmp	r0, #2
   5a5cc:	movge	r7, #2
   5a5d0:	b	5a5d8 <fputs@plt+0x491f0>
   5a5d4:	mov	r7, #2
   5a5d8:	mov	r0, r7
   5a5dc:	sub	sp, fp, #28
   5a5e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a5e4:	ldr	r0, [r5, #8]
   5a5e8:	cmp	r0, #0
   5a5ec:	beq	5a4c0 <fputs@plt+0x490d8>
   5a5f0:	str	r2, [sp]
   5a5f4:	ldr	r1, [r6, #8]
   5a5f8:	mov	r9, r3
   5a5fc:	cmp	r3, #151	; 0x97
   5a600:	bne	5a620 <fputs@plt+0x49238>
   5a604:	bl	15bb4 <fputs@plt+0x47cc>
   5a608:	mov	r7, #2
   5a60c:	cmp	r0, #0
   5a610:	ldr	r2, [sp]
   5a614:	mov	r3, r9
   5a618:	bne	5a5d8 <fputs@plt+0x491f0>
   5a61c:	b	5a4c0 <fputs@plt+0x490d8>
   5a620:	bl	113c4 <strcmp@plt>
   5a624:	cmp	r0, #0
   5a628:	ldr	r2, [sp]
   5a62c:	mov	r3, r9
   5a630:	beq	5a4c0 <fputs@plt+0x490d8>
   5a634:	mov	r7, #2
   5a638:	cmp	r3, #95	; 0x5f
   5a63c:	movweq	r7, #1
   5a640:	b	5a5d8 <fputs@plt+0x491f0>
   5a644:	cmp	r1, r4
   5a648:	bne	5a5d8 <fputs@plt+0x491f0>
   5a64c:	cmn	r0, #1
   5a650:	movle	r7, #0
   5a654:	b	5a5d8 <fputs@plt+0x491f0>
   5a658:	push	{r4, r5, r6, r7, fp, lr}
   5a65c:	add	fp, sp, #16
   5a660:	mov	r5, r3
   5a664:	mov	r6, r2
   5a668:	mov	r4, r0
   5a66c:	ldr	r0, [r0]
   5a670:	ldr	r7, [r4, #324]	; 0x144
   5a674:	mov	r2, #0
   5a678:	bl	5ab94 <fputs@plt+0x497ac>
   5a67c:	mov	r2, r0
   5a680:	mov	r0, r4
   5a684:	mov	r1, r7
   5a688:	bl	4e654 <fputs@plt+0x3d26c>
   5a68c:	cmp	r0, #0
   5a690:	beq	5a6b8 <fputs@plt+0x492d0>
   5a694:	ldm	r0, {r1, r2}
   5a698:	add	r1, r1, r1, lsl #2
   5a69c:	add	r1, r2, r1, lsl #2
   5a6a0:	str	r6, [r1, #-4]
   5a6a4:	ldrb	r2, [r1, #-7]
   5a6a8:	and	r2, r2, #251	; 0xfb
   5a6ac:	and	r3, r5, #1
   5a6b0:	orr	r2, r2, r3, lsl #2
   5a6b4:	strb	r2, [r1, #-7]
   5a6b8:	str	r0, [r4, #324]	; 0x144
   5a6bc:	pop	{r4, r5, r6, r7, fp, pc}
   5a6c0:	push	{fp, lr}
   5a6c4:	mov	fp, sp
   5a6c8:	sub	sp, sp, #32
   5a6cc:	mov	lr, r0
   5a6d0:	vmov.i32	q8, #0	; 0x00000000
   5a6d4:	mov	ip, #24
   5a6d8:	mov	r0, sp
   5a6dc:	mov	r3, r0
   5a6e0:	vst1.64	{d16-d17}, [r3], ip
   5a6e4:	str	r2, [r3]
   5a6e8:	mov	r2, #0
   5a6ec:	str	r2, [sp, #20]
   5a6f0:	str	r2, [sp, #16]
   5a6f4:	strb	r1, [sp, #20]
   5a6f8:	movw	r1, #42960	; 0xa7d0
   5a6fc:	movt	r1, #5
   5a700:	str	r1, [sp, #8]
   5a704:	movw	r1, #42788	; 0xa724
   5a708:	movt	r1, #5
   5a70c:	str	r1, [sp, #4]
   5a710:	mov	r1, lr
   5a714:	bl	5a7e0 <fputs@plt+0x493f8>
   5a718:	ldrb	r0, [sp, #20]
   5a71c:	mov	sp, fp
   5a720:	pop	{fp, pc}
   5a724:	mov	ip, r0
   5a728:	ldrb	r3, [r0, #20]
   5a72c:	cmp	r3, #2
   5a730:	bne	5a740 <fputs@plt+0x49358>
   5a734:	ldrb	r0, [r1, #4]
   5a738:	tst	r0, #1
   5a73c:	bne	5a7c0 <fputs@plt+0x493d8>
   5a740:	ldrb	r2, [r1]
   5a744:	mov	r0, #0
   5a748:	cmp	r2, #151	; 0x97
   5a74c:	bgt	5a780 <fputs@plt+0x49398>
   5a750:	cmp	r2, #27
   5a754:	beq	5a78c <fputs@plt+0x493a4>
   5a758:	cmp	r2, #135	; 0x87
   5a75c:	beq	5a7a8 <fputs@plt+0x493c0>
   5a760:	cmp	r2, #151	; 0x97
   5a764:	bne	5a77c <fputs@plt+0x49394>
   5a768:	cmp	r3, #3
   5a76c:	bhi	5a77c <fputs@plt+0x49394>
   5a770:	ldrb	r1, [r1, #6]
   5a774:	tst	r1, #8
   5a778:	beq	5a7c0 <fputs@plt+0x493d8>
   5a77c:	bx	lr
   5a780:	sub	r2, r2, #152	; 0x98
   5a784:	cmp	r2, #3
   5a788:	bxcs	lr
   5a78c:	cmp	r3, #3
   5a790:	bne	5a7c0 <fputs@plt+0x493d8>
   5a794:	ldr	r2, [ip, #24]
   5a798:	ldr	r1, [r1, #28]
   5a79c:	cmp	r1, r2
   5a7a0:	beq	5a77c <fputs@plt+0x49394>
   5a7a4:	b	5a7c0 <fputs@plt+0x493d8>
   5a7a8:	cmp	r3, #4
   5a7ac:	beq	5a7c0 <fputs@plt+0x493d8>
   5a7b0:	cmp	r3, #5
   5a7b4:	moveq	r2, #101	; 0x65
   5a7b8:	strbeq	r2, [r1]
   5a7bc:	bx	lr
   5a7c0:	mov	r0, #0
   5a7c4:	strb	r0, [ip, #20]
   5a7c8:	mov	r0, #2
   5a7cc:	bx	lr
   5a7d0:	mov	r1, #0
   5a7d4:	strb	r1, [r0, #20]
   5a7d8:	mov	r0, #2
   5a7dc:	bx	lr
   5a7e0:	cmp	r1, #0
   5a7e4:	moveq	r0, #0
   5a7e8:	bxeq	lr
   5a7ec:	b	5a7f0 <fputs@plt+0x49408>
   5a7f0:	push	{r4, r5, r6, r7, fp, lr}
   5a7f4:	add	fp, sp, #16
   5a7f8:	mov	r7, r1
   5a7fc:	mov	r6, r0
   5a800:	ldr	r2, [r0, #4]
   5a804:	blx	r2
   5a808:	mov	r4, r0
   5a80c:	cmp	r0, #0
   5a810:	bne	5a868 <fputs@plt+0x49480>
   5a814:	ldrb	r0, [r7, #5]
   5a818:	tst	r0, #64	; 0x40
   5a81c:	bne	5a868 <fputs@plt+0x49480>
   5a820:	ldr	r1, [r7, #12]
   5a824:	mov	r0, r6
   5a828:	bl	5a7e0 <fputs@plt+0x493f8>
   5a82c:	mov	r5, #2
   5a830:	cmp	r0, #0
   5a834:	bne	5a86c <fputs@plt+0x49484>
   5a838:	ldr	r1, [r7, #16]
   5a83c:	mov	r0, r6
   5a840:	bl	5a7e0 <fputs@plt+0x493f8>
   5a844:	cmp	r0, #0
   5a848:	bne	5a86c <fputs@plt+0x49484>
   5a84c:	ldrb	r0, [r7, #5]
   5a850:	tst	r0, #8
   5a854:	bne	5a874 <fputs@plt+0x4948c>
   5a858:	ldr	r1, [r7, #20]
   5a85c:	mov	r0, r6
   5a860:	bl	5a970 <fputs@plt+0x49588>
   5a864:	b	5a880 <fputs@plt+0x49498>
   5a868:	and	r5, r4, #2
   5a86c:	mov	r0, r5
   5a870:	pop	{r4, r5, r6, r7, fp, pc}
   5a874:	ldr	r1, [r7, #20]
   5a878:	mov	r0, r6
   5a87c:	bl	5a890 <fputs@plt+0x494a8>
   5a880:	cmp	r0, #0
   5a884:	andeq	r5, r4, #2
   5a888:	mov	r0, r5
   5a88c:	pop	{r4, r5, r6, r7, fp, pc}
   5a890:	push	{r4, r5, fp, lr}
   5a894:	add	fp, sp, #8
   5a898:	mov	r4, r0
   5a89c:	mov	r0, #0
   5a8a0:	cmp	r1, #0
   5a8a4:	beq	5a96c <fputs@plt+0x49584>
   5a8a8:	mov	r5, r1
   5a8ac:	ldr	r1, [r4, #8]
   5a8b0:	cmp	r1, #0
   5a8b4:	bne	5a8c4 <fputs@plt+0x494dc>
   5a8b8:	ldr	r1, [r4, #12]
   5a8bc:	cmp	r1, #0
   5a8c0:	beq	5a96c <fputs@plt+0x49584>
   5a8c4:	ldr	r0, [r4, #16]
   5a8c8:	add	r0, r0, #1
   5a8cc:	str	r0, [r4, #16]
   5a8d0:	b	5a8e0 <fputs@plt+0x494f8>
   5a8d4:	ldr	r5, [r5, #48]	; 0x30
   5a8d8:	cmp	r5, #0
   5a8dc:	beq	5a958 <fputs@plt+0x49570>
   5a8e0:	ldr	r2, [r4, #8]
   5a8e4:	cmp	r2, #0
   5a8e8:	beq	5a900 <fputs@plt+0x49518>
   5a8ec:	mov	r0, r4
   5a8f0:	mov	r1, r5
   5a8f4:	blx	r2
   5a8f8:	cmp	r0, #0
   5a8fc:	bne	5a95c <fputs@plt+0x49574>
   5a900:	mov	r0, r4
   5a904:	mov	r1, r5
   5a908:	bl	5a9d0 <fputs@plt+0x495e8>
   5a90c:	cmp	r0, #0
   5a910:	bne	5a944 <fputs@plt+0x4955c>
   5a914:	mov	r0, r4
   5a918:	mov	r1, r5
   5a91c:	bl	5aa78 <fputs@plt+0x49690>
   5a920:	cmp	r0, #0
   5a924:	bne	5a944 <fputs@plt+0x4955c>
   5a928:	ldr	r2, [r4, #12]
   5a92c:	cmp	r2, #0
   5a930:	beq	5a8d4 <fputs@plt+0x494ec>
   5a934:	mov	r0, r4
   5a938:	mov	r1, r5
   5a93c:	blx	r2
   5a940:	b	5a8d4 <fputs@plt+0x494ec>
   5a944:	ldr	r0, [r4, #16]
   5a948:	sub	r0, r0, #1
   5a94c:	str	r0, [r4, #16]
   5a950:	mov	r0, #2
   5a954:	pop	{r4, r5, fp, pc}
   5a958:	mov	r0, #0
   5a95c:	ldr	r1, [r4, #16]
   5a960:	sub	r1, r1, #1
   5a964:	str	r1, [r4, #16]
   5a968:	and	r0, r0, #2
   5a96c:	pop	{r4, r5, fp, pc}
   5a970:	push	{r4, r5, r6, r7, fp, lr}
   5a974:	add	fp, sp, #16
   5a978:	mov	r4, #0
   5a97c:	cmp	r1, #0
   5a980:	beq	5a9bc <fputs@plt+0x495d4>
   5a984:	ldr	r6, [r1]
   5a988:	cmp	r6, #1
   5a98c:	blt	5a9bc <fputs@plt+0x495d4>
   5a990:	mov	r5, r0
   5a994:	ldr	r7, [r1, #4]
   5a998:	ldr	r1, [r7]
   5a99c:	mov	r0, r5
   5a9a0:	bl	5a7e0 <fputs@plt+0x493f8>
   5a9a4:	cmp	r0, #0
   5a9a8:	bne	5a9c4 <fputs@plt+0x495dc>
   5a9ac:	add	r7, r7, #20
   5a9b0:	sub	r6, r6, #1
   5a9b4:	cmp	r6, #0
   5a9b8:	bgt	5a998 <fputs@plt+0x495b0>
   5a9bc:	mov	r0, r4
   5a9c0:	pop	{r4, r5, r6, r7, fp, pc}
   5a9c4:	mov	r4, #2
   5a9c8:	mov	r0, r4
   5a9cc:	pop	{r4, r5, r6, r7, fp, pc}
   5a9d0:	push	{r4, r5, r6, sl, fp, lr}
   5a9d4:	add	fp, sp, #16
   5a9d8:	mov	r6, r1
   5a9dc:	mov	r5, r0
   5a9e0:	ldr	r1, [r1]
   5a9e4:	bl	5a970 <fputs@plt+0x49588>
   5a9e8:	mov	r4, #2
   5a9ec:	cmp	r0, #0
   5a9f0:	bne	5aa70 <fputs@plt+0x49688>
   5a9f4:	ldr	r1, [r6, #32]
   5a9f8:	mov	r0, r5
   5a9fc:	bl	5a7e0 <fputs@plt+0x493f8>
   5aa00:	cmp	r0, #0
   5aa04:	bne	5aa70 <fputs@plt+0x49688>
   5aa08:	ldr	r1, [r6, #36]	; 0x24
   5aa0c:	mov	r0, r5
   5aa10:	bl	5a970 <fputs@plt+0x49588>
   5aa14:	cmp	r0, #0
   5aa18:	bne	5aa70 <fputs@plt+0x49688>
   5aa1c:	ldr	r1, [r6, #40]	; 0x28
   5aa20:	mov	r0, r5
   5aa24:	bl	5a7e0 <fputs@plt+0x493f8>
   5aa28:	cmp	r0, #0
   5aa2c:	bne	5aa70 <fputs@plt+0x49688>
   5aa30:	ldr	r1, [r6, #44]	; 0x2c
   5aa34:	mov	r0, r5
   5aa38:	bl	5a970 <fputs@plt+0x49588>
   5aa3c:	cmp	r0, #0
   5aa40:	bne	5aa70 <fputs@plt+0x49688>
   5aa44:	ldr	r1, [r6, #56]	; 0x38
   5aa48:	mov	r0, r5
   5aa4c:	bl	5a7e0 <fputs@plt+0x493f8>
   5aa50:	cmp	r0, #0
   5aa54:	bne	5aa70 <fputs@plt+0x49688>
   5aa58:	ldr	r1, [r6, #60]	; 0x3c
   5aa5c:	mov	r0, r5
   5aa60:	bl	5a7e0 <fputs@plt+0x493f8>
   5aa64:	cmp	r0, #0
   5aa68:	movwne	r0, #1
   5aa6c:	lsl	r4, r0, #1
   5aa70:	mov	r0, r4
   5aa74:	pop	{r4, r5, r6, sl, fp, pc}
   5aa78:	push	{r4, r5, r6, r7, fp, lr}
   5aa7c:	add	fp, sp, #16
   5aa80:	mov	r4, r0
   5aa84:	ldr	r0, [r1, #28]
   5aa88:	cmp	r0, #0
   5aa8c:	beq	5aaf4 <fputs@plt+0x4970c>
   5aa90:	ldr	r6, [r0]
   5aa94:	cmp	r6, #1
   5aa98:	blt	5aaf4 <fputs@plt+0x4970c>
   5aa9c:	add	r7, r0, #45	; 0x2d
   5aaa0:	mov	r5, #2
   5aaa4:	b	5aab8 <fputs@plt+0x496d0>
   5aaa8:	add	r7, r7, #72	; 0x48
   5aaac:	sub	r6, r6, #1
   5aab0:	cmp	r6, #0
   5aab4:	ble	5aaf4 <fputs@plt+0x4970c>
   5aab8:	ldr	r1, [r7, #-17]	; 0xffffffef
   5aabc:	mov	r0, r4
   5aac0:	bl	5a890 <fputs@plt+0x494a8>
   5aac4:	cmp	r0, #0
   5aac8:	bne	5aaec <fputs@plt+0x49704>
   5aacc:	ldrb	r0, [r7]
   5aad0:	tst	r0, #4
   5aad4:	beq	5aaa8 <fputs@plt+0x496c0>
   5aad8:	ldr	r1, [r7, #27]
   5aadc:	mov	r0, r4
   5aae0:	bl	5a970 <fputs@plt+0x49588>
   5aae4:	cmp	r0, #0
   5aae8:	beq	5aaa8 <fputs@plt+0x496c0>
   5aaec:	mov	r0, r5
   5aaf0:	pop	{r4, r5, r6, r7, fp, pc}
   5aaf4:	mov	r5, #0
   5aaf8:	mov	r0, r5
   5aafc:	pop	{r4, r5, r6, r7, fp, pc}
   5ab00:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5ab04:	add	fp, sp, #24
   5ab08:	mov	r8, r2
   5ab0c:	orrs	r2, r0, r1
   5ab10:	mov	r4, #0
   5ab14:	beq	5ab28 <fputs@plt+0x49740>
   5ab18:	cmp	r0, #0
   5ab1c:	cmpne	r1, #0
   5ab20:	bne	5ab30 <fputs@plt+0x49748>
   5ab24:	mov	r4, #1
   5ab28:	mov	r0, r4
   5ab2c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5ab30:	ldr	r6, [r0]
   5ab34:	ldr	r2, [r1]
   5ab38:	cmp	r6, r2
   5ab3c:	bne	5ab24 <fputs@plt+0x4973c>
   5ab40:	cmp	r6, #1
   5ab44:	blt	5ab28 <fputs@plt+0x49740>
   5ab48:	ldr	r1, [r1, #4]
   5ab4c:	add	r7, r1, #12
   5ab50:	ldr	r0, [r0, #4]
   5ab54:	add	r5, r0, #12
   5ab58:	ldrb	r0, [r7]
   5ab5c:	ldrb	r1, [r5]
   5ab60:	cmp	r1, r0
   5ab64:	bne	5ab24 <fputs@plt+0x4973c>
   5ab68:	ldr	r0, [r5, #-12]
   5ab6c:	ldr	r1, [r7, #-12]
   5ab70:	mov	r2, r8
   5ab74:	bl	5a460 <fputs@plt+0x49078>
   5ab78:	cmp	r0, #0
   5ab7c:	bne	5ab24 <fputs@plt+0x4973c>
   5ab80:	add	r7, r7, #20
   5ab84:	add	r5, r5, #20
   5ab88:	subs	r6, r6, #1
   5ab8c:	bne	5ab58 <fputs@plt+0x49770>
   5ab90:	b	5ab28 <fputs@plt+0x49740>
   5ab94:	mov	r3, #0
   5ab98:	b	5ab9c <fputs@plt+0x497b4>
   5ab9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5aba0:	add	fp, sp, #28
   5aba4:	sub	sp, sp, #28
   5aba8:	cmp	r1, #0
   5abac:	beq	5abd4 <fputs@plt+0x497ec>
   5abb0:	mov	r5, r3
   5abb4:	mov	r7, r2
   5abb8:	mov	r8, r1
   5abbc:	mov	r6, r0
   5abc0:	cmp	r3, #0
   5abc4:	beq	5abdc <fputs@plt+0x497f4>
   5abc8:	ldr	r4, [r5]
   5abcc:	mov	r0, #32768	; 0x8000
   5abd0:	b	5ac00 <fputs@plt+0x49818>
   5abd4:	mov	r4, #0
   5abd8:	b	5addc <fputs@plt+0x499f4>
   5abdc:	mov	r0, r8
   5abe0:	mov	r1, r7
   5abe4:	bl	5ade8 <fputs@plt+0x49a00>
   5abe8:	mov	r2, r0
   5abec:	asr	r3, r0, #31
   5abf0:	mov	r0, r6
   5abf4:	bl	20bb8 <fputs@plt+0xf7d0>
   5abf8:	mov	r4, r0
   5abfc:	mov	r0, #0
   5ac00:	str	r4, [sp, #24]
   5ac04:	cmp	r4, #0
   5ac08:	beq	5addc <fputs@plt+0x499f4>
   5ac0c:	str	r0, [sp, #12]
   5ac10:	str	r5, [sp, #8]
   5ac14:	str	r6, [sp, #20]
   5ac18:	and	r5, r7, #1
   5ac1c:	mov	r0, r8
   5ac20:	str	r7, [sp, #4]
   5ac24:	mov	r1, r7
   5ac28:	bl	5ae44 <fputs@plt+0x49a5c>
   5ac2c:	mov	r7, r0
   5ac30:	ldrb	r0, [r8, #5]
   5ac34:	mov	r6, #0
   5ac38:	tst	r0, #4
   5ac3c:	bne	5ac54 <fputs@plt+0x4986c>
   5ac40:	ldr	r0, [r8, #8]
   5ac44:	cmp	r0, #0
   5ac48:	beq	5ac54 <fputs@plt+0x4986c>
   5ac4c:	bl	13690 <fputs@plt+0x22a8>
   5ac50:	add	r6, r0, #1
   5ac54:	mov	r9, r7
   5ac58:	bfc	r9, #12, #20
   5ac5c:	str	r5, [sp, #16]
   5ac60:	cmp	r5, #0
   5ac64:	bne	5aca4 <fputs@plt+0x498bc>
   5ac68:	mov	r0, r8
   5ac6c:	bl	5ae7c <fputs@plt+0x49a94>
   5ac70:	mov	sl, r0
   5ac74:	mov	r0, r4
   5ac78:	mov	r1, r8
   5ac7c:	mov	r2, sl
   5ac80:	bl	11244 <memcpy@plt>
   5ac84:	cmp	sl, #47	; 0x2f
   5ac88:	bhi	5acb4 <fputs@plt+0x498cc>
   5ac8c:	ldr	r0, [sp, #24]
   5ac90:	add	r0, r0, sl
   5ac94:	rsb	r2, sl, #48	; 0x30
   5ac98:	mov	r1, #0
   5ac9c:	bl	1119c <memset@plt>
   5aca0:	b	5acb4 <fputs@plt+0x498cc>
   5aca4:	mov	r0, r4
   5aca8:	mov	r1, r8
   5acac:	mov	r2, r9
   5acb0:	bl	11244 <memcpy@plt>
   5acb4:	and	r0, r7, #24576	; 0x6000
   5acb8:	ldr	r1, [sp, #12]
   5acbc:	orr	r0, r0, r1
   5acc0:	ldr	r1, [r4, #4]
   5acc4:	bic	r1, r1, #122880	; 0x1e000
   5acc8:	orr	r0, r0, r1
   5accc:	str	r0, [r4, #4]
   5acd0:	cmp	r6, #0
   5acd4:	beq	5acf0 <fputs@plt+0x49908>
   5acd8:	ldr	r0, [sp, #24]
   5acdc:	add	r0, r0, r9
   5ace0:	str	r0, [r4, #8]
   5ace4:	ldr	r1, [r8, #8]
   5ace8:	mov	r2, r6
   5acec:	bl	11244 <memcpy@plt>
   5acf0:	ldr	r0, [r8, #4]
   5acf4:	ldr	r1, [r4, #4]
   5acf8:	orr	r1, r1, r0
   5acfc:	tst	r1, #16384	; 0x4000
   5ad00:	ldr	r7, [sp, #20]
   5ad04:	ldr	r2, [sp, #16]
   5ad08:	bne	5ad34 <fputs@plt+0x4994c>
   5ad0c:	tst	r0, #2048	; 0x800
   5ad10:	bne	5ad24 <fputs@plt+0x4993c>
   5ad14:	ldr	r1, [r8, #20]
   5ad18:	mov	r0, r7
   5ad1c:	bl	5aff0 <fputs@plt+0x49c08>
   5ad20:	b	5ad30 <fputs@plt+0x49948>
   5ad24:	ldr	r1, [r8, #20]
   5ad28:	mov	r0, r7
   5ad2c:	bl	5ae9c <fputs@plt+0x49ab4>
   5ad30:	str	r0, [r4, #20]
   5ad34:	ldr	r6, [r4, #4]
   5ad38:	tst	r6, #24576	; 0x6000
   5ad3c:	beq	5ada8 <fputs@plt+0x499c0>
   5ad40:	mov	r0, r8
   5ad44:	ldr	r1, [sp, #4]
   5ad48:	bl	5b134 <fputs@plt+0x49d4c>
   5ad4c:	ldr	r1, [sp, #24]
   5ad50:	add	r0, r1, r0
   5ad54:	str	r0, [sp, #24]
   5ad58:	tst	r6, #8192	; 0x2000
   5ad5c:	beq	5ad94 <fputs@plt+0x499ac>
   5ad60:	ldr	r1, [r8, #12]
   5ad64:	add	r5, sp, #24
   5ad68:	mov	r0, r7
   5ad6c:	mov	r2, #1
   5ad70:	mov	r3, r5
   5ad74:	bl	5ab9c <fputs@plt+0x497b4>
   5ad78:	str	r0, [r4, #12]
   5ad7c:	ldr	r1, [r8, #16]
   5ad80:	mov	r0, r7
   5ad84:	mov	r2, #1
   5ad88:	mov	r3, r5
   5ad8c:	bl	5ab9c <fputs@plt+0x497b4>
   5ad90:	str	r0, [r4, #16]
   5ad94:	ldr	r1, [sp, #8]
   5ad98:	cmp	r1, #0
   5ad9c:	ldrne	r0, [sp, #24]
   5ada0:	strne	r0, [r1]
   5ada4:	b	5addc <fputs@plt+0x499f4>
   5ada8:	ldrb	r0, [r8, #5]
   5adac:	tst	r0, #64	; 0x40
   5adb0:	bne	5addc <fputs@plt+0x499f4>
   5adb4:	ldr	r1, [r8, #12]
   5adb8:	mov	r0, r7
   5adbc:	mov	r2, #0
   5adc0:	bl	5ab94 <fputs@plt+0x497ac>
   5adc4:	str	r0, [r4, #12]
   5adc8:	ldr	r1, [r8, #16]
   5adcc:	mov	r0, r7
   5add0:	mov	r2, #0
   5add4:	bl	5ab94 <fputs@plt+0x497ac>
   5add8:	str	r0, [r4, #16]
   5addc:	mov	r0, r4
   5ade0:	sub	sp, fp, #28
   5ade4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ade8:	push	{r4, r5, r6, r7, fp, lr}
   5adec:	add	fp, sp, #16
   5adf0:	cmp	r0, #0
   5adf4:	beq	5ae38 <fputs@plt+0x49a50>
   5adf8:	mov	r4, r1
   5adfc:	mov	r6, r0
   5ae00:	bl	5b134 <fputs@plt+0x49d4c>
   5ae04:	mov	r5, r0
   5ae08:	tst	r4, #1
   5ae0c:	beq	5ae3c <fputs@plt+0x49a54>
   5ae10:	ldr	r0, [r6, #12]
   5ae14:	mov	r1, r4
   5ae18:	bl	5ade8 <fputs@plt+0x49a00>
   5ae1c:	mov	r7, r0
   5ae20:	ldr	r0, [r6, #16]
   5ae24:	mov	r1, r4
   5ae28:	bl	5ade8 <fputs@plt+0x49a00>
   5ae2c:	add	r1, r7, r5
   5ae30:	add	r0, r1, r0
   5ae34:	pop	{r4, r5, r6, r7, fp, pc}
   5ae38:	mov	r5, #0
   5ae3c:	mov	r0, r5
   5ae40:	pop	{r4, r5, r6, r7, fp, pc}
   5ae44:	mov	r2, #48	; 0x30
   5ae48:	tst	r1, #1
   5ae4c:	beq	5ae60 <fputs@plt+0x49a78>
   5ae50:	ldr	r1, [r0, #12]
   5ae54:	movw	r2, #8220	; 0x201c
   5ae58:	cmp	r1, #0
   5ae5c:	beq	5ae68 <fputs@plt+0x49a80>
   5ae60:	mov	r0, r2
   5ae64:	bx	lr
   5ae68:	ldr	r1, [r0, #20]
   5ae6c:	movw	r0, #8220	; 0x201c
   5ae70:	cmp	r1, #0
   5ae74:	movweq	r0, #16396	; 0x400c
   5ae78:	bx	lr
   5ae7c:	ldr	r1, [r0, #4]
   5ae80:	mov	r0, #12
   5ae84:	tst	r1, #16384	; 0x4000
   5ae88:	bxne	lr
   5ae8c:	mov	r0, #28
   5ae90:	tst	r1, #8192	; 0x2000
   5ae94:	movweq	r0, #48	; 0x30
   5ae98:	bx	lr
   5ae9c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5aea0:	add	fp, sp, #24
   5aea4:	cmp	r1, #0
   5aea8:	beq	5afe4 <fputs@plt+0x49bfc>
   5aeac:	mov	r8, r2
   5aeb0:	mov	r5, r1
   5aeb4:	mov	r4, r0
   5aeb8:	mov	r7, #0
   5aebc:	mov	r2, #68	; 0x44
   5aec0:	mov	r3, #0
   5aec4:	bl	20bb8 <fputs@plt+0xf7d0>
   5aec8:	cmp	r0, #0
   5aecc:	beq	5afdc <fputs@plt+0x49bf4>
   5aed0:	mov	r6, r0
   5aed4:	ldr	r1, [r5]
   5aed8:	mov	r0, r4
   5aedc:	mov	r2, r8
   5aee0:	bl	5aff0 <fputs@plt+0x49c08>
   5aee4:	str	r0, [r6]
   5aee8:	ldr	r1, [r5, #28]
   5aeec:	mov	r0, r4
   5aef0:	mov	r2, r8
   5aef4:	bl	5b17c <fputs@plt+0x49d94>
   5aef8:	str	r0, [r6, #28]
   5aefc:	ldr	r1, [r5, #32]
   5af00:	mov	r0, r4
   5af04:	mov	r2, r8
   5af08:	bl	5ab94 <fputs@plt+0x497ac>
   5af0c:	str	r0, [r6, #32]
   5af10:	ldr	r1, [r5, #36]	; 0x24
   5af14:	mov	r0, r4
   5af18:	mov	r2, r8
   5af1c:	bl	5aff0 <fputs@plt+0x49c08>
   5af20:	str	r0, [r6, #36]	; 0x24
   5af24:	ldr	r1, [r5, #40]	; 0x28
   5af28:	mov	r0, r4
   5af2c:	mov	r2, r8
   5af30:	bl	5ab94 <fputs@plt+0x497ac>
   5af34:	str	r0, [r6, #40]	; 0x28
   5af38:	ldr	r1, [r5, #44]	; 0x2c
   5af3c:	mov	r0, r4
   5af40:	mov	r2, r8
   5af44:	bl	5aff0 <fputs@plt+0x49c08>
   5af48:	str	r0, [r6, #44]	; 0x2c
   5af4c:	ldrb	r0, [r5, #4]
   5af50:	strb	r0, [r6, #4]
   5af54:	ldr	r1, [r5, #48]	; 0x30
   5af58:	mov	r0, r4
   5af5c:	mov	r2, r8
   5af60:	bl	5ae9c <fputs@plt+0x49ab4>
   5af64:	str	r0, [r6, #48]	; 0x30
   5af68:	cmp	r0, #0
   5af6c:	strne	r6, [r0, #52]	; 0x34
   5af70:	mov	r7, #0
   5af74:	str	r7, [r6, #52]	; 0x34
   5af78:	ldr	r1, [r5, #56]	; 0x38
   5af7c:	mov	r0, r4
   5af80:	mov	r2, r8
   5af84:	bl	5ab94 <fputs@plt+0x497ac>
   5af88:	str	r0, [r6, #56]	; 0x38
   5af8c:	ldr	r1, [r5, #60]	; 0x3c
   5af90:	mov	r0, r4
   5af94:	mov	r2, r8
   5af98:	bl	5ab94 <fputs@plt+0x497ac>
   5af9c:	str	r0, [r6, #60]	; 0x3c
   5afa0:	str	r7, [r6, #16]
   5afa4:	str	r7, [r6, #12]
   5afa8:	ldr	r0, [r5, #8]
   5afac:	mvn	r1, #0
   5afb0:	str	r1, [r6, #20]
   5afb4:	str	r1, [r6, #24]
   5afb8:	bic	r0, r0, #16
   5afbc:	str	r0, [r6, #8]
   5afc0:	ldrh	r0, [r5, #6]
   5afc4:	strh	r0, [r6, #6]
   5afc8:	ldr	r1, [r5, #64]	; 0x40
   5afcc:	mov	r0, r4
   5afd0:	bl	5b340 <fputs@plt+0x49f58>
   5afd4:	str	r0, [r6, #64]	; 0x40
   5afd8:	mov	r7, r6
   5afdc:	mov	r0, r7
   5afe0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5afe4:	mov	r7, #0
   5afe8:	mov	r0, r7
   5afec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5aff0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5aff4:	add	fp, sp, #28
   5aff8:	sub	sp, sp, #4
   5affc:	cmp	r1, #0
   5b000:	beq	5b114 <fputs@plt+0x49d2c>
   5b004:	mov	sl, r2
   5b008:	mov	r8, r1
   5b00c:	mov	r4, r0
   5b010:	mov	r9, #0
   5b014:	mov	r2, #8
   5b018:	mov	r3, #0
   5b01c:	bl	20bb8 <fputs@plt+0xf7d0>
   5b020:	cmp	r0, #0
   5b024:	beq	5b128 <fputs@plt+0x49d40>
   5b028:	mov	r5, r0
   5b02c:	ldr	r0, [r8]
   5b030:	str	r0, [r5]
   5b034:	tst	sl, #1
   5b038:	bne	5b054 <fputs@plt+0x49c6c>
   5b03c:	ldr	r1, [r8]
   5b040:	mov	r2, #1
   5b044:	mov	r0, r2
   5b048:	lsl	r2, r2, #1
   5b04c:	cmp	r0, r1
   5b050:	blt	5b044 <fputs@plt+0x49c5c>
   5b054:	add	r0, r0, r0, lsl #2
   5b058:	lsl	r2, r0, #2
   5b05c:	mov	r9, #0
   5b060:	mov	r0, r4
   5b064:	mov	r3, #0
   5b068:	bl	20bb8 <fputs@plt+0xf7d0>
   5b06c:	str	r0, [r5, #4]
   5b070:	cmp	r0, #0
   5b074:	beq	5b11c <fputs@plt+0x49d34>
   5b078:	mov	r7, r0
   5b07c:	ldr	r0, [r8]
   5b080:	mov	r9, r5
   5b084:	cmp	r0, #1
   5b088:	blt	5b128 <fputs@plt+0x49d40>
   5b08c:	ldr	r5, [r8, #4]
   5b090:	mov	r6, #0
   5b094:	ldr	r1, [r5]
   5b098:	mov	r0, r4
   5b09c:	mov	r2, sl
   5b0a0:	bl	5ab94 <fputs@plt+0x497ac>
   5b0a4:	str	r0, [r7]
   5b0a8:	ldr	r1, [r5, #4]
   5b0ac:	mov	r0, r4
   5b0b0:	bl	19540 <fputs@plt+0x8158>
   5b0b4:	str	r0, [r7, #4]
   5b0b8:	ldr	r1, [r5, #8]
   5b0bc:	mov	r0, r4
   5b0c0:	bl	19540 <fputs@plt+0x8158>
   5b0c4:	str	r0, [r7, #8]
   5b0c8:	ldrb	r0, [r5, #12]
   5b0cc:	strb	r0, [r7, #12]
   5b0d0:	ldrb	r0, [r7, #13]
   5b0d4:	and	r1, r0, #254	; 0xfe
   5b0d8:	strb	r1, [r7, #13]
   5b0dc:	and	r0, r0, #252	; 0xfc
   5b0e0:	ldrb	r1, [r5, #13]
   5b0e4:	and	r1, r1, #2
   5b0e8:	orr	r0, r1, r0
   5b0ec:	strb	r0, [r7, #13]
   5b0f0:	ldr	r0, [r5, #16]
   5b0f4:	str	r0, [r7, #16]
   5b0f8:	add	r7, r7, #20
   5b0fc:	add	r5, r5, #20
   5b100:	add	r6, r6, #1
   5b104:	ldr	r0, [r8]
   5b108:	cmp	r6, r0
   5b10c:	blt	5b094 <fputs@plt+0x49cac>
   5b110:	b	5b128 <fputs@plt+0x49d40>
   5b114:	mov	r9, #0
   5b118:	b	5b128 <fputs@plt+0x49d40>
   5b11c:	mov	r0, r4
   5b120:	mov	r1, r5
   5b124:	bl	13ddc <fputs@plt+0x29f4>
   5b128:	mov	r0, r9
   5b12c:	sub	sp, fp, #28
   5b130:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5b134:	push	{r4, r5, fp, lr}
   5b138:	add	fp, sp, #8
   5b13c:	mov	r5, r0
   5b140:	bl	5ae44 <fputs@plt+0x49a5c>
   5b144:	mov	r4, r0
   5b148:	bfc	r4, #12, #20
   5b14c:	ldrb	r0, [r5, #5]
   5b150:	tst	r0, #4
   5b154:	bne	5b170 <fputs@plt+0x49d88>
   5b158:	ldr	r0, [r5, #8]
   5b15c:	cmp	r0, #0
   5b160:	beq	5b170 <fputs@plt+0x49d88>
   5b164:	bl	13690 <fputs@plt+0x22a8>
   5b168:	add	r0, r4, r0
   5b16c:	add	r4, r0, #1
   5b170:	add	r0, r4, #7
   5b174:	bic	r0, r0, #7
   5b178:	pop	{r4, r5, fp, pc}
   5b17c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b180:	add	fp, sp, #28
   5b184:	sub	sp, sp, #12
   5b188:	str	r2, [sp, #8]
   5b18c:	cmp	r1, #0
   5b190:	beq	5b1c0 <fputs@plt+0x49dd8>
   5b194:	mov	r6, r1
   5b198:	mov	r8, r0
   5b19c:	ldr	r0, [r1]
   5b1a0:	mov	r4, #0
   5b1a4:	cmp	r0, #1
   5b1a8:	blt	5b1c8 <fputs@plt+0x49de0>
   5b1ac:	add	r0, r0, r0, lsl #3
   5b1b0:	mov	r1, #8
   5b1b4:	add	r2, r1, r0, lsl #3
   5b1b8:	asr	r3, r2, #31
   5b1bc:	b	5b1d0 <fputs@plt+0x49de8>
   5b1c0:	mov	r4, #0
   5b1c4:	b	5b334 <fputs@plt+0x49f4c>
   5b1c8:	mov	r2, #80	; 0x50
   5b1cc:	mov	r3, #0
   5b1d0:	mov	r0, r8
   5b1d4:	bl	20bb8 <fputs@plt+0xf7d0>
   5b1d8:	cmp	r0, #0
   5b1dc:	beq	5b334 <fputs@plt+0x49f4c>
   5b1e0:	ldr	r1, [r6]
   5b1e4:	str	r1, [r0]
   5b1e8:	str	r1, [r0, #4]
   5b1ec:	ldr	r1, [r6]
   5b1f0:	cmp	r1, #1
   5b1f4:	blt	5b330 <fputs@plt+0x49f48>
   5b1f8:	mov	r7, #0
   5b1fc:	mov	r5, #0
   5b200:	str	r0, [sp, #4]
   5b204:	b	5b284 <fputs@plt+0x49e9c>
   5b208:	ldr	r0, [r9, #24]
   5b20c:	str	r0, [r4, #24]
   5b210:	cmp	r0, #0
   5b214:	ldrhne	r1, [r0, #36]	; 0x24
   5b218:	addne	r1, r1, #1
   5b21c:	strhne	r1, [r0, #36]	; 0x24
   5b220:	ldr	r1, [r9, #28]
   5b224:	mov	r0, r8
   5b228:	ldr	r6, [sp, #8]
   5b22c:	mov	r2, r6
   5b230:	bl	5ae9c <fputs@plt+0x49ab4>
   5b234:	str	r0, [r4, #28]
   5b238:	ldr	r1, [r9, #56]	; 0x38
   5b23c:	mov	r0, r8
   5b240:	mov	r2, r6
   5b244:	bl	5ab94 <fputs@plt+0x497ac>
   5b248:	str	r0, [r4, #56]	; 0x38
   5b24c:	ldr	r1, [r9, #60]	; 0x3c
   5b250:	mov	r0, r8
   5b254:	bl	5b3f8 <fputs@plt+0x4a010>
   5b258:	str	r0, [r4, #60]	; 0x3c
   5b25c:	ldrd	r0, [r9, #64]	; 0x40
   5b260:	str	r0, [r4, #64]	; 0x40
   5b264:	str	r1, [r4, #68]	; 0x44
   5b268:	add	r7, r7, #72	; 0x48
   5b26c:	add	r5, r5, #1
   5b270:	mov	r6, sl
   5b274:	ldr	r0, [sl]
   5b278:	cmp	r5, r0
   5b27c:	ldr	r0, [sp, #4]
   5b280:	bge	5b330 <fputs@plt+0x49f48>
   5b284:	add	r4, r0, r7
   5b288:	mov	sl, r6
   5b28c:	add	r9, r6, r7
   5b290:	ldr	r0, [r9, #8]
   5b294:	str	r0, [r4, #8]
   5b298:	ldr	r1, [r9, #12]
   5b29c:	mov	r0, r8
   5b2a0:	bl	19540 <fputs@plt+0x8158>
   5b2a4:	str	r0, [r4, #12]
   5b2a8:	ldr	r1, [r9, #16]
   5b2ac:	mov	r0, r8
   5b2b0:	bl	19540 <fputs@plt+0x8158>
   5b2b4:	str	r0, [r4, #16]
   5b2b8:	ldr	r1, [r9, #20]
   5b2bc:	mov	r0, r8
   5b2c0:	bl	19540 <fputs@plt+0x8158>
   5b2c4:	str	r0, [r4, #20]
   5b2c8:	ldr	r0, [r9, #44]	; 0x2c
   5b2cc:	str	r0, [r4, #44]	; 0x2c
   5b2d0:	ldr	r0, [r9, #52]	; 0x34
   5b2d4:	str	r0, [r4, #52]	; 0x34
   5b2d8:	ldr	r0, [r9, #32]
   5b2dc:	str	r0, [r4, #32]
   5b2e0:	ldr	r0, [r9, #36]	; 0x24
   5b2e4:	str	r0, [r4, #36]	; 0x24
   5b2e8:	ldrb	r0, [r4, #45]	; 0x2d
   5b2ec:	tst	r0, #2
   5b2f0:	beq	5b304 <fputs@plt+0x49f1c>
   5b2f4:	ldr	r1, [r9, #72]	; 0x48
   5b2f8:	mov	r0, r8
   5b2fc:	bl	19540 <fputs@plt+0x8158>
   5b300:	str	r0, [r4, #72]	; 0x48
   5b304:	ldr	r0, [r9, #76]	; 0x4c
   5b308:	str	r0, [r4, #76]	; 0x4c
   5b30c:	ldrb	r0, [r4, #45]	; 0x2d
   5b310:	tst	r0, #4
   5b314:	beq	5b208 <fputs@plt+0x49e20>
   5b318:	ldr	r1, [r9, #72]	; 0x48
   5b31c:	mov	r0, r8
   5b320:	ldr	r2, [sp, #8]
   5b324:	bl	5aff0 <fputs@plt+0x49c08>
   5b328:	str	r0, [r4, #72]	; 0x48
   5b32c:	b	5b208 <fputs@plt+0x49e20>
   5b330:	mov	r4, r0
   5b334:	mov	r0, r4
   5b338:	sub	sp, fp, #28
   5b33c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5b340:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5b344:	add	fp, sp, #24
   5b348:	cmp	r1, #0
   5b34c:	beq	5b3ec <fputs@plt+0x4a004>
   5b350:	mov	r9, r1
   5b354:	mov	r6, r0
   5b358:	ldr	r0, [r1]
   5b35c:	mov	r1, #8
   5b360:	orr	r2, r1, r0, lsl #4
   5b364:	asr	r3, r2, #31
   5b368:	mov	r0, r6
   5b36c:	bl	19774 <fputs@plt+0x838c>
   5b370:	mov	r8, r0
   5b374:	cmp	r0, #0
   5b378:	beq	5b3e4 <fputs@plt+0x49ffc>
   5b37c:	ldr	r0, [r9]
   5b380:	str	r0, [r8]
   5b384:	ldr	r0, [r9]
   5b388:	cmp	r0, #1
   5b38c:	blt	5b3e4 <fputs@plt+0x49ffc>
   5b390:	mov	r7, #0
   5b394:	add	r4, r9, r7, lsl #4
   5b398:	ldr	r1, [r4, #16]
   5b39c:	mov	r0, r6
   5b3a0:	mov	r2, #0
   5b3a4:	bl	5ae9c <fputs@plt+0x49ab4>
   5b3a8:	add	r5, r8, r7, lsl #4
   5b3ac:	str	r0, [r5, #16]
   5b3b0:	ldr	r1, [r4, #12]
   5b3b4:	mov	r0, r6
   5b3b8:	mov	r2, #0
   5b3bc:	bl	5aff0 <fputs@plt+0x49c08>
   5b3c0:	str	r0, [r5, #12]
   5b3c4:	ldr	r1, [r4, #8]
   5b3c8:	mov	r0, r6
   5b3cc:	bl	19540 <fputs@plt+0x8158>
   5b3d0:	str	r0, [r5, #8]
   5b3d4:	add	r7, r7, #1
   5b3d8:	ldr	r0, [r9]
   5b3dc:	cmp	r7, r0
   5b3e0:	blt	5b394 <fputs@plt+0x49fac>
   5b3e4:	mov	r0, r8
   5b3e8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5b3ec:	mov	r8, #0
   5b3f0:	mov	r0, r8
   5b3f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5b3f8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5b3fc:	add	fp, sp, #24
   5b400:	cmp	r1, #0
   5b404:	beq	5b4a4 <fputs@plt+0x4a0bc>
   5b408:	mov	r5, r1
   5b40c:	mov	r8, r0
   5b410:	mov	r7, #0
   5b414:	mov	r2, #8
   5b418:	mov	r3, #0
   5b41c:	bl	20bb8 <fputs@plt+0xf7d0>
   5b420:	cmp	r0, #0
   5b424:	beq	5b49c <fputs@plt+0x4a0b4>
   5b428:	mov	r9, r0
   5b42c:	ldr	r0, [r5, #4]
   5b430:	str	r0, [r9, #4]
   5b434:	ldr	r0, [r5, #4]
   5b438:	lsl	r2, r0, #3
   5b43c:	mov	r7, #0
   5b440:	mov	r0, r8
   5b444:	mov	r3, #0
   5b448:	bl	20bb8 <fputs@plt+0xf7d0>
   5b44c:	str	r0, [r9]
   5b450:	cmp	r0, #0
   5b454:	beq	5b4b0 <fputs@plt+0x4a0c8>
   5b458:	ldr	r0, [r5, #4]
   5b45c:	cmp	r0, #1
   5b460:	blt	5b498 <fputs@plt+0x4a0b0>
   5b464:	mov	r7, #0
   5b468:	ldr	r4, [r5]
   5b46c:	ldr	r1, [r4, r7, lsl #3]!
   5b470:	ldr	r6, [r9]
   5b474:	mov	r0, r8
   5b478:	bl	19540 <fputs@plt+0x8158>
   5b47c:	str	r0, [r6, r7, lsl #3]!
   5b480:	ldr	r0, [r4, #4]
   5b484:	str	r0, [r6, #4]
   5b488:	add	r7, r7, #1
   5b48c:	ldr	r0, [r5, #4]
   5b490:	cmp	r7, r0
   5b494:	blt	5b468 <fputs@plt+0x4a080>
   5b498:	mov	r7, r9
   5b49c:	mov	r0, r7
   5b4a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5b4a4:	mov	r7, #0
   5b4a8:	mov	r0, r7
   5b4ac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5b4b0:	mov	r0, r8
   5b4b4:	mov	r1, r9
   5b4b8:	bl	13ddc <fputs@plt+0x29f4>
   5b4bc:	mov	r0, r7
   5b4c0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5b4c4:	push	{r4, r5, fp, lr}
   5b4c8:	add	fp, sp, #8
   5b4cc:	mov	r5, r0
   5b4d0:	ldrb	r0, [r1, #5]
   5b4d4:	tst	r0, #1
   5b4d8:	bne	5b514 <fputs@plt+0x4a12c>
   5b4dc:	mov	r4, r2
   5b4e0:	cmp	r2, #0
   5b4e4:	beq	5b4f4 <fputs@plt+0x4a10c>
   5b4e8:	ldrb	r0, [r4, #5]
   5b4ec:	tst	r0, #1
   5b4f0:	bne	5b504 <fputs@plt+0x4a11c>
   5b4f4:	mov	r0, r5
   5b4f8:	bl	58934 <fputs@plt+0x4754c>
   5b4fc:	cmp	r0, #0
   5b500:	popne	{r4, r5, fp, pc}
   5b504:	mov	r0, r5
   5b508:	mov	r1, r4
   5b50c:	pop	{r4, r5, fp, lr}
   5b510:	b	58934 <fputs@plt+0x4754c>
   5b514:	mov	r0, r5
   5b518:	pop	{r4, r5, fp, lr}
   5b51c:	b	58934 <fputs@plt+0x4754c>
   5b520:	push	{r4, r5, fp, lr}
   5b524:	add	fp, sp, #8
   5b528:	mov	r4, r2
   5b52c:	mov	r5, r0
   5b530:	mov	r0, r1
   5b534:	bl	5b550 <fputs@plt+0x4a168>
   5b538:	mov	r1, r0
   5b53c:	mov	r0, r5
   5b540:	bl	5b618 <fputs@plt+0x4a230>
   5b544:	orr	r0, r0, r4
   5b548:	uxtb	r0, r0
   5b54c:	pop	{r4, r5, fp, pc}
   5b550:	push	{r4, sl, fp, lr}
   5b554:	add	fp, sp, #8
   5b558:	bl	5a40c <fputs@plt+0x49024>
   5b55c:	ldrb	r1, [r0, #5]
   5b560:	mov	r4, #0
   5b564:	tst	r1, #2
   5b568:	bne	5b598 <fputs@plt+0x4a1b0>
   5b56c:	ldrb	r1, [r0]
   5b570:	cmp	r1, #119	; 0x77
   5b574:	bne	5b5a0 <fputs@plt+0x4a1b8>
   5b578:	ldr	r0, [r0, #20]
   5b57c:	ldr	r0, [r0]
   5b580:	ldr	r0, [r0, #4]
   5b584:	ldr	r0, [r0]
   5b588:	bl	5a40c <fputs@plt+0x49024>
   5b58c:	ldrb	r1, [r0, #5]
   5b590:	tst	r1, #2
   5b594:	beq	5b56c <fputs@plt+0x4a184>
   5b598:	mov	r0, r4
   5b59c:	pop	{r4, sl, fp, pc}
   5b5a0:	sub	r2, r1, #152	; 0x98
   5b5a4:	cmp	r2, #5
   5b5a8:	bhi	5b5e8 <fputs@plt+0x4a200>
   5b5ac:	mov	r3, #1
   5b5b0:	mov	r4, #37	; 0x25
   5b5b4:	tst	r4, r3, lsl r2
   5b5b8:	beq	5b5e8 <fputs@plt+0x4a200>
   5b5bc:	ldr	r1, [r0, #44]	; 0x2c
   5b5c0:	cmp	r1, #0
   5b5c4:	beq	5b600 <fputs@plt+0x4a218>
   5b5c8:	ldrsh	r0, [r0, #32]
   5b5cc:	cmp	r0, #0
   5b5d0:	bmi	5b60c <fputs@plt+0x4a224>
   5b5d4:	ldr	r1, [r1, #4]
   5b5d8:	add	r0, r1, r0, lsl #4
   5b5dc:	ldrb	r4, [r0, #13]
   5b5e0:	mov	r0, r4
   5b5e4:	pop	{r4, sl, fp, pc}
   5b5e8:	cmp	r1, #38	; 0x26
   5b5ec:	bne	5b600 <fputs@plt+0x4a218>
   5b5f0:	ldr	r0, [r0, #8]
   5b5f4:	mov	r1, #0
   5b5f8:	pop	{r4, sl, fp, lr}
   5b5fc:	b	58404 <fputs@plt+0x4701c>
   5b600:	ldrb	r4, [r0, #1]
   5b604:	mov	r0, r4
   5b608:	pop	{r4, sl, fp, pc}
   5b60c:	mov	r4, #68	; 0x44
   5b610:	mov	r0, r4
   5b614:	pop	{r4, sl, fp, pc}
   5b618:	push	{r4, sl, fp, lr}
   5b61c:	add	fp, sp, #8
   5b620:	mov	r4, r1
   5b624:	bl	5b550 <fputs@plt+0x4a168>
   5b628:	cmp	r4, #0
   5b62c:	cmpne	r0, #0
   5b630:	bne	5b648 <fputs@plt+0x4a260>
   5b634:	orrs	r1, r0, r4
   5b638:	add	r0, r0, r4
   5b63c:	movweq	r0, #65	; 0x41
   5b640:	uxtb	r0, r0
   5b644:	pop	{r4, sl, fp, pc}
   5b648:	mov	r1, #65	; 0x41
   5b64c:	cmp	r0, #66	; 0x42
   5b650:	movwhi	r1, #67	; 0x43
   5b654:	cmp	r4, #66	; 0x42
   5b658:	movwhi	r1, #67	; 0x43
   5b65c:	mov	r0, r1
   5b660:	pop	{r4, sl, fp, pc}
   5b664:	ldrb	r2, [r1, #6]
   5b668:	cmp	r2, #0
   5b66c:	bxeq	lr
   5b670:	ldrb	r2, [r0, #19]
   5b674:	cmp	r2, #7
   5b678:	bhi	5b690 <fputs@plt+0x4a2a8>
   5b67c:	ldr	ip, [r1, #12]
   5b680:	add	r3, r2, #1
   5b684:	strb	r3, [r0, #19]
   5b688:	add	r0, r0, r2, lsl #2
   5b68c:	str	ip, [r0, #28]
   5b690:	mov	r0, #0
   5b694:	strb	r0, [r1, #6]
   5b698:	bx	lr
   5b69c:	cmp	r1, #0
   5b6a0:	beq	5b6d0 <fputs@plt+0x4a2e8>
   5b6a4:	push	{fp, lr}
   5b6a8:	mov	fp, sp
   5b6ac:	mov	r2, r1
   5b6b0:	ldr	r3, [r1]
   5b6b4:	ldr	r1, [r0]
   5b6b8:	ldrb	r1, [r1, #66]	; 0x42
   5b6bc:	bl	56f60 <fputs@plt+0x45b78>
   5b6c0:	cmp	r0, #0
   5b6c4:	pop	{fp, lr}
   5b6c8:	moveq	r0, #1
   5b6cc:	bxeq	lr
   5b6d0:	mov	r0, #0
   5b6d4:	bx	lr
   5b6d8:	push	{r4, sl, fp, lr}
   5b6dc:	add	fp, sp, #8
   5b6e0:	mov	r4, r0
   5b6e4:	bl	567e0 <fputs@plt+0x453f8>
   5b6e8:	ldr	r2, [r4, #84]	; 0x54
   5b6ec:	add	r1, r2, #1
   5b6f0:	str	r1, [r4, #84]	; 0x54
   5b6f4:	mov	r1, #44	; 0x2c
   5b6f8:	pop	{r4, sl, fp, lr}
   5b6fc:	b	587b0 <fputs@plt+0x473c8>
   5b700:	strb	r1, [r0]
   5b704:	mov	r1, #0
   5b708:	str	r2, [r0, #4]
   5b70c:	str	r1, [r0, #8]
   5b710:	str	r1, [r0, #12]
   5b714:	strb	r1, [r0, #1]
   5b718:	bx	lr
   5b71c:	push	{r4, sl, fp, lr}
   5b720:	add	fp, sp, #8
   5b724:	sub	sp, sp, #8
   5b728:	mov	r4, r1
   5b72c:	ldrb	r1, [r0, #5]
   5b730:	tst	r1, #4
   5b734:	bne	5b764 <fputs@plt+0x4a37c>
   5b738:	ldrb	r2, [r0]
   5b73c:	cmp	r2, #155	; 0x9b
   5b740:	beq	5b77c <fputs@plt+0x4a394>
   5b744:	mov	r1, #0
   5b748:	cmp	r2, #156	; 0x9c
   5b74c:	bne	5b770 <fputs@plt+0x4a388>
   5b750:	ldr	r0, [r0, #12]
   5b754:	mov	r1, r4
   5b758:	sub	sp, fp, #8
   5b75c:	pop	{r4, sl, fp, lr}
   5b760:	b	5b71c <fputs@plt+0x4a334>
   5b764:	ldr	r0, [r0, #8]
   5b768:	str	r0, [r4]
   5b76c:	mov	r1, #1
   5b770:	mov	r0, r1
   5b774:	sub	sp, fp, #8
   5b778:	pop	{r4, sl, fp, pc}
   5b77c:	ldr	r0, [r0, #12]
   5b780:	add	r1, sp, #4
   5b784:	bl	5b71c <fputs@plt+0x4a334>
   5b788:	cmp	r0, #0
   5b78c:	beq	5b79c <fputs@plt+0x4a3b4>
   5b790:	ldr	r0, [sp, #4]
   5b794:	rsb	r0, r0, #0
   5b798:	b	5b768 <fputs@plt+0x4a380>
   5b79c:	mov	r1, #0
   5b7a0:	b	5b770 <fputs@plt+0x4a388>
   5b7a4:	ldr	r0, [r0, #32]
   5b7a8:	bx	lr
   5b7ac:	push	{r4, r5, r6, r7, fp, lr}
   5b7b0:	add	fp, sp, #16
   5b7b4:	sub	sp, sp, #8
   5b7b8:	mov	r5, r2
   5b7bc:	mov	r6, r1
   5b7c0:	mov	r4, r0
   5b7c4:	mov	r1, #22
   5b7c8:	mov	r2, #0
   5b7cc:	mov	r3, r5
   5b7d0:	bl	5722c <fputs@plt+0x45e44>
   5b7d4:	mov	r0, r4
   5b7d8:	mov	r1, #108	; 0x6c
   5b7dc:	mov	r2, r6
   5b7e0:	bl	587b0 <fputs@plt+0x473c8>
   5b7e4:	mov	r7, r0
   5b7e8:	str	r5, [sp]
   5b7ec:	mov	r0, r4
   5b7f0:	mov	r1, #47	; 0x2f
   5b7f4:	mov	r2, r6
   5b7f8:	mov	r3, #0
   5b7fc:	bl	46a3c <fputs@plt+0x35654>
   5b800:	mov	r0, r4
   5b804:	mov	r1, #128	; 0x80
   5b808:	bl	1abf0 <fputs@plt+0x9808>
   5b80c:	mov	r0, r4
   5b810:	mov	r1, r7
   5b814:	sub	sp, fp, #16
   5b818:	pop	{r4, r5, r6, r7, fp, lr}
   5b81c:	b	568a8 <fputs@plt+0x454c0>
   5b820:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b824:	add	fp, sp, #28
   5b828:	sub	sp, sp, #36	; 0x24
   5b82c:	str	r3, [sp, #28]
   5b830:	mov	r7, r2
   5b834:	mov	r4, r1
   5b838:	mov	r5, r0
   5b83c:	ldr	r0, [r0, #72]	; 0x48
   5b840:	str	r0, [sp, #24]
   5b844:	add	r0, r0, #1
   5b848:	str	r0, [r5, #72]	; 0x48
   5b84c:	mov	r0, r5
   5b850:	bl	567e0 <fputs@plt+0x453f8>
   5b854:	str	r0, [sp, #20]
   5b858:	and	r0, r7, #4
   5b85c:	str	r0, [sp, #32]
   5b860:	ldr	r0, [r5, #68]	; 0x44
   5b864:	cmp	r0, #0
   5b868:	beq	5b8e4 <fputs@plt+0x4a4fc>
   5b86c:	tst	r7, #1
   5b870:	beq	5b8a4 <fputs@plt+0x4a4bc>
   5b874:	ldrb	r0, [r4, #5]
   5b878:	tst	r0, #8
   5b87c:	bne	5b8a4 <fputs@plt+0x4a4bc>
   5b880:	mov	r0, r4
   5b884:	bl	5bd88 <fputs@plt+0x4a9a0>
   5b888:	mov	r7, #5
   5b88c:	cmp	r0, #0
   5b890:	beq	5bb30 <fputs@plt+0x4a748>
   5b894:	ldr	r0, [r4, #20]
   5b898:	ldr	r0, [r0]
   5b89c:	cmp	r0, #3
   5b8a0:	blt	5bb30 <fputs@plt+0x4a748>
   5b8a4:	ldr	r6, [r5, #428]	; 0x1ac
   5b8a8:	ldr	r0, [sp, #32]
   5b8ac:	cmp	r0, #0
   5b8b0:	beq	5bab0 <fputs@plt+0x4a6c8>
   5b8b4:	mov	r2, #0
   5b8b8:	str	r2, [r5, #428]	; 0x1ac
   5b8bc:	ldr	r0, [r4, #12]
   5b8c0:	ldrsh	r0, [r0, #32]
   5b8c4:	mov	r7, #2
   5b8c8:	cmn	r0, #1
   5b8cc:	bgt	5bad8 <fputs@plt+0x4a6f0>
   5b8d0:	ldrb	r0, [r4, #5]
   5b8d4:	mov	r7, #2
   5b8d8:	tst	r0, #8
   5b8dc:	movweq	r7, #1
   5b8e0:	b	5bad8 <fputs@plt+0x4a6f0>
   5b8e4:	mov	r0, r4
   5b8e8:	bl	5bc44 <fputs@plt+0x4a85c>
   5b8ec:	cmp	r0, #0
   5b8f0:	beq	5b86c <fputs@plt+0x4a484>
   5b8f4:	ldr	r1, [r0]
   5b8f8:	ldr	r0, [r0, #28]
   5b8fc:	ldr	r1, [r1, #4]
   5b900:	ldr	r1, [r1]
   5b904:	str	r1, [sp, #16]
   5b908:	ldrsh	sl, [r1, #32]
   5b90c:	ldr	r8, [r5]
   5b910:	ldr	r6, [r0, #24]
   5b914:	ldr	r1, [r6, #64]	; 0x40
   5b918:	mov	r0, r8
   5b91c:	bl	1ab5c <fputs@plt+0x9774>
   5b920:	sxth	r9, r0
   5b924:	mov	r0, r5
   5b928:	mov	r1, r9
   5b92c:	bl	5bce8 <fputs@plt+0x4a900>
   5b930:	ldr	r0, [r6]
   5b934:	ldr	r2, [r6, #28]
   5b938:	str	r0, [sp]
   5b93c:	mov	r0, r5
   5b940:	mov	r1, r9
   5b944:	mov	r3, #0
   5b948:	bl	56c5c <fputs@plt+0x45874>
   5b94c:	cmn	sl, #1
   5b950:	ble	5baf8 <fputs@plt+0x4a710>
   5b954:	str	r9, [sp, #4]
   5b958:	ldr	r1, [r4, #12]
   5b95c:	mov	r0, r5
   5b960:	ldr	r2, [sp, #16]
   5b964:	bl	5b4c4 <fputs@plt+0x4a0dc>
   5b968:	str	r0, [sp, #16]
   5b96c:	str	r6, [sp, #12]
   5b970:	ldr	r0, [r6, #4]
   5b974:	str	sl, [sp, #8]
   5b978:	add	r0, r0, sl, lsl #4
   5b97c:	ldrb	r1, [r0, #13]
   5b980:	mov	r0, r4
   5b984:	bl	5bd40 <fputs@plt+0x4a958>
   5b988:	cmp	r0, #0
   5b98c:	beq	5b86c <fputs@plt+0x4a484>
   5b990:	mov	r6, r0
   5b994:	ldr	r0, [sp, #12]
   5b998:	ldr	r9, [r0, #8]
   5b99c:	cmp	r9, #0
   5b9a0:	beq	5b86c <fputs@plt+0x4a484>
   5b9a4:	ldr	r0, [sp, #8]
   5b9a8:	uxth	sl, r0
   5b9ac:	b	5b9c0 <fputs@plt+0x4a5d8>
   5b9b0:	cmp	r6, #0
   5b9b4:	ldrne	r9, [r9, #20]
   5b9b8:	cmpne	r9, #0
   5b9bc:	beq	5b86c <fputs@plt+0x4a484>
   5b9c0:	ldr	r0, [r9, #4]
   5b9c4:	ldrh	r0, [r0]
   5b9c8:	cmp	r0, sl
   5b9cc:	bne	5b9b0 <fputs@plt+0x4a5c8>
   5b9d0:	ldrb	r1, [r8, #66]	; 0x42
   5b9d4:	ldr	r0, [r9, #32]
   5b9d8:	ldr	r2, [r0]
   5b9dc:	mov	r0, r8
   5b9e0:	mov	r3, #0
   5b9e4:	bl	56f20 <fputs@plt+0x45b38>
   5b9e8:	ldr	r1, [sp, #16]
   5b9ec:	cmp	r0, r1
   5b9f0:	bne	5b9b0 <fputs@plt+0x4a5c8>
   5b9f4:	ldr	r0, [sp, #32]
   5b9f8:	cmp	r0, #0
   5b9fc:	beq	5ba18 <fputs@plt+0x4a630>
   5ba00:	ldrh	r0, [r9, #50]	; 0x32
   5ba04:	cmp	r0, #1
   5ba08:	bne	5b9b0 <fputs@plt+0x4a5c8>
   5ba0c:	ldrb	r0, [r9, #54]	; 0x36
   5ba10:	cmp	r0, #0
   5ba14:	beq	5b9b0 <fputs@plt+0x4a5c8>
   5ba18:	mov	r0, r5
   5ba1c:	bl	5b6d8 <fputs@plt+0x4a2f0>
   5ba20:	mov	r8, r0
   5ba24:	ldr	r3, [r9, #44]	; 0x2c
   5ba28:	ldr	r0, [sp, #4]
   5ba2c:	str	r0, [sp]
   5ba30:	ldr	r6, [sp, #20]
   5ba34:	mov	r0, r6
   5ba38:	mov	r1, #54	; 0x36
   5ba3c:	ldr	r2, [sp, #24]
   5ba40:	bl	46a3c <fputs@plt+0x35654>
   5ba44:	mov	r0, r5
   5ba48:	mov	r1, r9
   5ba4c:	bl	56d30 <fputs@plt+0x45948>
   5ba50:	ldr	r0, [r9, #28]
   5ba54:	ldrb	r7, [r0]
   5ba58:	ldr	r1, [sp, #28]
   5ba5c:	cmp	r1, #0
   5ba60:	beq	5ba9c <fputs@plt+0x4a6b4>
   5ba64:	ldr	r0, [sp, #12]
   5ba68:	ldr	r0, [r0, #4]
   5ba6c:	ldr	r2, [sp, #8]
   5ba70:	add	r0, r0, r2, lsl #4
   5ba74:	ldrb	r0, [r0, #12]
   5ba78:	cmp	r0, #0
   5ba7c:	bne	5ba9c <fputs@plt+0x4a6b4>
   5ba80:	ldr	r0, [r5, #76]	; 0x4c
   5ba84:	add	r2, r0, #1
   5ba88:	str	r2, [r5, #76]	; 0x4c
   5ba8c:	str	r2, [r1]
   5ba90:	mov	r0, r6
   5ba94:	ldr	r1, [sp, #24]
   5ba98:	bl	5b7ac <fputs@plt+0x4a3c4>
   5ba9c:	add	r7, r7, #3
   5baa0:	mov	r0, r6
   5baa4:	mov	r1, r8
   5baa8:	bl	568a8 <fputs@plt+0x454c0>
   5baac:	b	5bb30 <fputs@plt+0x4a748>
   5bab0:	mov	r7, #2
   5bab4:	ldr	r1, [sp, #28]
   5bab8:	cmp	r1, #0
   5babc:	beq	5bad4 <fputs@plt+0x4a6ec>
   5bac0:	ldr	r0, [r5, #76]	; 0x4c
   5bac4:	add	r2, r0, #1
   5bac8:	str	r2, [r5, #76]	; 0x4c
   5bacc:	str	r2, [r1]
   5bad0:	b	5bad8 <fputs@plt+0x4a6f0>
   5bad4:	mov	r2, #0
   5bad8:	sub	r0, r7, #1
   5badc:	clz	r0, r0
   5bae0:	lsr	r3, r0, #5
   5bae4:	mov	r0, r5
   5bae8:	mov	r1, r4
   5baec:	bl	58e68 <fputs@plt+0x47a80>
   5baf0:	str	r6, [r5, #428]	; 0x1ac
   5baf4:	b	5bb38 <fputs@plt+0x4a750>
   5baf8:	mov	r0, r5
   5bafc:	bl	5b6d8 <fputs@plt+0x4a2f0>
   5bb00:	mov	r7, r0
   5bb04:	mov	r0, #54	; 0x36
   5bb08:	str	r0, [sp]
   5bb0c:	mov	r0, r5
   5bb10:	ldr	r1, [sp, #24]
   5bb14:	mov	r2, r9
   5bb18:	mov	r3, r6
   5bb1c:	bl	56b74 <fputs@plt+0x4578c>
   5bb20:	ldr	r0, [sp, #20]
   5bb24:	mov	r1, r7
   5bb28:	bl	568a8 <fputs@plt+0x454c0>
   5bb2c:	mov	r7, #1
   5bb30:	ldr	r0, [sp, #24]
   5bb34:	str	r0, [r4, #28]
   5bb38:	mov	r0, r7
   5bb3c:	sub	sp, fp, #28
   5bb40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5bb44:	push	{r4, sl, fp, lr}
   5bb48:	add	fp, sp, #8
   5bb4c:	mov	r4, r0
   5bb50:	ldr	r0, [r0, #12]
   5bb54:	bl	5b550 <fputs@plt+0x4a168>
   5bb58:	mov	r1, r0
   5bb5c:	ldr	r0, [r4, #16]
   5bb60:	cmp	r0, #0
   5bb64:	beq	5bb70 <fputs@plt+0x4a788>
   5bb68:	pop	{r4, sl, fp, lr}
   5bb6c:	b	5b618 <fputs@plt+0x4a230>
   5bb70:	ldrb	r0, [r4, #5]
   5bb74:	tst	r0, #8
   5bb78:	bne	5bb8c <fputs@plt+0x4a7a4>
   5bb7c:	cmp	r1, #0
   5bb80:	movweq	r1, #65	; 0x41
   5bb84:	mov	r0, r1
   5bb88:	pop	{r4, sl, fp, pc}
   5bb8c:	ldr	r0, [r4, #20]
   5bb90:	ldr	r0, [r0]
   5bb94:	ldr	r0, [r0, #4]
   5bb98:	ldr	r0, [r0]
   5bb9c:	pop	{r4, sl, fp, lr}
   5bba0:	b	5b618 <fputs@plt+0x4a230>
   5bba4:	ldrb	r2, [r0]
   5bba8:	add	r1, r2, #101	; 0x65
   5bbac:	uxtb	r1, r1
   5bbb0:	cmp	r1, #1
   5bbb4:	bhi	5bbd0 <fputs@plt+0x4a7e8>
   5bbb8:	ldr	r0, [r0, #12]
   5bbbc:	ldrb	r2, [r0]
   5bbc0:	add	r1, r2, #101	; 0x65
   5bbc4:	uxtb	r1, r1
   5bbc8:	cmp	r1, #2
   5bbcc:	bcc	5bbb8 <fputs@plt+0x4a7d0>
   5bbd0:	cmp	r2, #157	; 0x9d
   5bbd4:	ldrbeq	r2, [r0, #38]	; 0x26
   5bbd8:	sub	r3, r2, #132	; 0x84
   5bbdc:	mov	r1, #0
   5bbe0:	cmp	r3, #3
   5bbe4:	bcc	5bc3c <fputs@plt+0x4a854>
   5bbe8:	cmp	r2, #97	; 0x61
   5bbec:	beq	5bc3c <fputs@plt+0x4a854>
   5bbf0:	cmp	r2, #152	; 0x98
   5bbf4:	bne	5bc38 <fputs@plt+0x4a850>
   5bbf8:	ldrb	r2, [r0, #6]
   5bbfc:	mov	r1, #1
   5bc00:	tst	r2, #16
   5bc04:	bne	5bc3c <fputs@plt+0x4a854>
   5bc08:	ldrsh	r2, [r0, #32]
   5bc0c:	cmp	r2, #0
   5bc10:	mov	r1, #0
   5bc14:	bmi	5bc3c <fputs@plt+0x4a854>
   5bc18:	ldr	r0, [r0, #44]	; 0x2c
   5bc1c:	ldr	r0, [r0, #4]
   5bc20:	add	r0, r0, r2, lsl #4
   5bc24:	ldrb	r0, [r0, #12]
   5bc28:	clz	r0, r0
   5bc2c:	lsr	r1, r0, #5
   5bc30:	mov	r0, r1
   5bc34:	bx	lr
   5bc38:	mov	r1, #1
   5bc3c:	mov	r0, r1
   5bc40:	bx	lr
   5bc44:	mov	r1, r0
   5bc48:	ldr	r0, [r0, #4]
   5bc4c:	and	r2, r0, #2080	; 0x820
   5bc50:	mov	r0, #0
   5bc54:	cmp	r2, #2048	; 0x800
   5bc58:	bne	5bce4 <fputs@plt+0x4a8fc>
   5bc5c:	ldr	r1, [r1, #20]
   5bc60:	ldr	r2, [r1, #48]	; 0x30
   5bc64:	cmp	r2, #0
   5bc68:	bne	5bce4 <fputs@plt+0x4a8fc>
   5bc6c:	ldrb	r2, [r1, #8]
   5bc70:	tst	r2, #9
   5bc74:	bne	5bce4 <fputs@plt+0x4a8fc>
   5bc78:	ldr	r2, [r1, #56]	; 0x38
   5bc7c:	cmp	r2, #0
   5bc80:	bne	5bce4 <fputs@plt+0x4a8fc>
   5bc84:	ldr	r2, [r1, #32]
   5bc88:	cmp	r2, #0
   5bc8c:	bne	5bce4 <fputs@plt+0x4a8fc>
   5bc90:	ldr	r2, [r1, #28]
   5bc94:	ldr	r3, [r2]
   5bc98:	cmp	r3, #1
   5bc9c:	bne	5bce4 <fputs@plt+0x4a8fc>
   5bca0:	ldr	r3, [r2, #28]
   5bca4:	cmp	r3, #0
   5bca8:	bne	5bce4 <fputs@plt+0x4a8fc>
   5bcac:	ldr	r2, [r2, #24]
   5bcb0:	ldrb	r2, [r2, #42]	; 0x2a
   5bcb4:	tst	r2, #16
   5bcb8:	bne	5bce4 <fputs@plt+0x4a8fc>
   5bcbc:	ldr	r2, [r1]
   5bcc0:	ldr	r3, [r2]
   5bcc4:	cmp	r3, #1
   5bcc8:	bxne	lr
   5bccc:	ldr	r0, [r2, #4]
   5bcd0:	ldr	r0, [r0]
   5bcd4:	ldrb	r0, [r0]
   5bcd8:	cmp	r0, #152	; 0x98
   5bcdc:	movne	r1, #0
   5bce0:	mov	r0, r1
   5bce4:	bx	lr
   5bce8:	mov	r2, r0
   5bcec:	mov	r3, #1
   5bcf0:	ldr	r0, [r0, #416]	; 0x1a0
   5bcf4:	cmp	r0, #0
   5bcf8:	moveq	r0, r2
   5bcfc:	ldr	r2, [r0, #340]	; 0x154
   5bd00:	tst	r2, r3, lsl r1
   5bd04:	bxne	lr
   5bd08:	lsl	r3, r3, r1
   5bd0c:	orr	r2, r2, r3
   5bd10:	str	r2, [r0, #340]	; 0x154
   5bd14:	add	r2, r0, r1, lsl #2
   5bd18:	ldr	r3, [r0]
   5bd1c:	ldr	r3, [r3, #16]
   5bd20:	add	r3, r3, r1, lsl #4
   5bd24:	ldr	r3, [r3, #12]
   5bd28:	ldr	r3, [r3]
   5bd2c:	str	r3, [r2, #344]	; 0x158
   5bd30:	cmp	r1, #1
   5bd34:	bne	5bd3c <fputs@plt+0x4a954>
   5bd38:	b	239c8 <fputs@plt+0x125e0>
   5bd3c:	bx	lr
   5bd40:	push	{r4, sl, fp, lr}
   5bd44:	add	fp, sp, #8
   5bd48:	mov	r4, r1
   5bd4c:	bl	5bb44 <fputs@plt+0x4a75c>
   5bd50:	cmp	r0, #65	; 0x41
   5bd54:	beq	5bd70 <fputs@plt+0x4a988>
   5bd58:	cmp	r0, #66	; 0x42
   5bd5c:	bne	5bd78 <fputs@plt+0x4a990>
   5bd60:	sub	r0, r4, #66	; 0x42
   5bd64:	clz	r0, r0
   5bd68:	lsr	r0, r0, #5
   5bd6c:	pop	{r4, sl, fp, pc}
   5bd70:	mov	r0, #1
   5bd74:	pop	{r4, sl, fp, pc}
   5bd78:	mov	r0, #0
   5bd7c:	cmp	r4, #66	; 0x42
   5bd80:	movwhi	r0, #1
   5bd84:	pop	{r4, sl, fp, pc}
   5bd88:	push	{r4, r5, fp, lr}
   5bd8c:	add	fp, sp, #8
   5bd90:	mov	r4, r0
   5bd94:	ldr	r5, [r0, #12]
   5bd98:	mov	r0, #0
   5bd9c:	str	r0, [r4, #12]
   5bda0:	mov	r0, r4
   5bda4:	bl	58928 <fputs@plt+0x47540>
   5bda8:	str	r5, [r4, #12]
   5bdac:	pop	{r4, r5, fp, pc}
   5bdb0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5bdb4:	add	fp, sp, #24
   5bdb8:	sub	sp, sp, #24
   5bdbc:	mov	r4, r0
   5bdc0:	ldr	r5, [r0, #8]
   5bdc4:	mov	r0, #0
   5bdc8:	str	r0, [sp, #20]
   5bdcc:	str	r0, [sp, #16]
   5bdd0:	cmp	r1, #0
   5bdd4:	cmpne	r5, #0
   5bdd8:	bne	5bde4 <fputs@plt+0x4a9fc>
   5bddc:	sub	sp, fp, #24
   5bde0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5bde4:	mov	r9, r3
   5bde8:	mov	r8, r2
   5bdec:	mov	r7, r1
   5bdf0:	ldrb	r6, [r1]
   5bdf4:	sub	r0, r6, #19
   5bdf8:	cmp	r0, #129	; 0x81
   5bdfc:	bhi	5c0c4 <fputs@plt+0x4acdc>
   5be00:	add	r1, pc, #0
   5be04:	ldr	pc, [r1, r0, lsl #2]
   5be08:	andeq	ip, r5, ip, lsr #1
   5be0c:	andeq	ip, r5, r4, asr #1
   5be10:	andeq	ip, r5, r4, asr #1
   5be14:	andeq	ip, r5, r4, asr #1
   5be18:	andeq	ip, r5, r4, asr #1
   5be1c:	andeq	ip, r5, r4, asr #1
   5be20:	andeq	ip, r5, r4, asr #1
   5be24:	andeq	ip, r5, r4, asr #1
   5be28:	andeq	ip, r5, r4, asr #1
   5be2c:	andeq	ip, r5, r4, asr #1
   5be30:	andeq	ip, r5, r4, asr #1
   5be34:	andeq	ip, r5, r4, asr #1
   5be38:	andeq	ip, r5, r4, asr #1
   5be3c:	andeq	ip, r5, r4, asr #1
   5be40:	andeq	ip, r5, r4, asr #1
   5be44:	andeq	ip, r5, r4, asr #1
   5be48:	andeq	ip, r5, r4, asr #1
   5be4c:	andeq	ip, r5, r4, asr #1
   5be50:	andeq	ip, r5, r4, asr #1
   5be54:	andeq	ip, r5, r4, asr #1
   5be58:	andeq	ip, r5, r4, asr #1
   5be5c:	andeq	ip, r5, r4, asr #1
   5be60:	andeq	ip, r5, r4, asr #1
   5be64:	andeq	ip, r5, r4, asr #1
   5be68:	andeq	ip, r5, r4, asr #1
   5be6c:	andeq	ip, r5, r4, asr #1
   5be70:	andeq	ip, r5, r4, asr #1
   5be74:	andeq	ip, r5, r4, asr #1
   5be78:	andeq	ip, r5, r4, asr #1
   5be7c:	andeq	ip, r5, r4, asr #1
   5be80:	andeq	ip, r5, r4, asr #1
   5be84:	andeq	ip, r5, r4, asr #1
   5be88:	andeq	ip, r5, r4, asr #1
   5be8c:	andeq	ip, r5, r4, asr #1
   5be90:	andeq	ip, r5, r4, asr #1
   5be94:	andeq	ip, r5, r4, asr #1
   5be98:	andeq	ip, r5, r4, asr #1
   5be9c:	andeq	ip, r5, r4, asr #1
   5bea0:	andeq	ip, r5, r4, asr #1
   5bea4:	andeq	ip, r5, r4, asr #1
   5bea8:	andeq	ip, r5, r4, asr #1
   5beac:	andeq	ip, r5, r4, asr #1
   5beb0:	andeq	ip, r5, r4, asr #1
   5beb4:	andeq	ip, r5, r4, asr #1
   5beb8:	andeq	ip, r5, r4, asr #1
   5bebc:	andeq	ip, r5, r4, asr #1
   5bec0:	andeq	ip, r5, r4, asr #1
   5bec4:	andeq	ip, r5, r4, asr #1
   5bec8:	andeq	ip, r5, r4, asr #1
   5becc:	andeq	ip, r5, r4, asr #1
   5bed0:	andeq	ip, r5, r4, asr #1
   5bed4:	andeq	ip, r5, r4, asr #1
   5bed8:	andeq	ip, r5, r4, ror #1
   5bedc:	andeq	ip, r5, r8, lsl r1
   5bee0:	andeq	ip, r5, r0, lsl r0
   5bee4:	andeq	ip, r5, ip, ror #2
   5bee8:	andeq	ip, r5, r8, lsl #3
   5beec:	andeq	ip, r5, r4, lsl #1
   5bef0:	andeq	ip, r5, r4, lsl #1
   5bef4:	andeq	ip, r5, r4, lsr #32
   5bef8:	andeq	ip, r5, r4, lsr #32
   5befc:	andeq	ip, r5, r4, lsr #32
   5bf00:	andeq	ip, r5, r4, lsr #32
   5bf04:	andeq	ip, r5, r4, lsr #32
   5bf08:	andeq	ip, r5, r4, lsr #32
   5bf0c:	andeq	ip, r5, r4, asr #1
   5bf10:	andeq	ip, r5, r4, asr #1
   5bf14:	andeq	ip, r5, r4, asr #1
   5bf18:	andeq	ip, r5, r4, asr #1
   5bf1c:	andeq	ip, r5, r4, asr #1
   5bf20:	andeq	ip, r5, r4, asr #1
   5bf24:	andeq	ip, r5, r4, asr #1
   5bf28:	andeq	ip, r5, r4, asr #1
   5bf2c:	andeq	ip, r5, r4, asr #1
   5bf30:	andeq	ip, r5, r4, asr #1
   5bf34:	andeq	ip, r5, r4, asr #1
   5bf38:	andeq	ip, r5, r4, asr #1
   5bf3c:	andeq	ip, r5, r4, asr #1
   5bf40:	andeq	ip, r5, r4, asr #1
   5bf44:	andeq	ip, r5, r4, asr #1
   5bf48:	andeq	ip, r5, r4, asr #1
   5bf4c:	andeq	ip, r5, r4, asr #1
   5bf50:	andeq	ip, r5, r4, asr #1
   5bf54:	andeq	ip, r5, r4, asr #1
   5bf58:	andeq	ip, r5, r4, asr #1
   5bf5c:	andeq	ip, r5, r4, asr #1
   5bf60:	andeq	ip, r5, r4, asr #1
   5bf64:	andeq	ip, r5, r4, asr #1
   5bf68:	andeq	ip, r5, r4, asr #1
   5bf6c:	andeq	ip, r5, r4, asr #1
   5bf70:	andeq	ip, r5, r4, asr #1
   5bf74:	andeq	ip, r5, r4, asr #1
   5bf78:	andeq	ip, r5, r4, asr #1
   5bf7c:	andeq	ip, r5, r4, asr #1
   5bf80:	andeq	ip, r5, r4, asr #1
   5bf84:	andeq	ip, r5, r4, asr #1
   5bf88:	andeq	ip, r5, r4, asr #1
   5bf8c:	andeq	ip, r5, r4, asr #1
   5bf90:	andeq	ip, r5, r4, asr #1
   5bf94:	andeq	ip, r5, r4, asr #1
   5bf98:	andeq	ip, r5, r4, asr #1
   5bf9c:	andeq	ip, r5, r4, asr #1
   5bfa0:	andeq	ip, r5, r4, asr #1
   5bfa4:	andeq	ip, r5, r4, asr #1
   5bfa8:	andeq	ip, r5, r4, asr #1
   5bfac:	andeq	ip, r5, r4, asr #1
   5bfb0:	andeq	ip, r5, r4, asr #1
   5bfb4:	andeq	ip, r5, r4, asr #1
   5bfb8:	andeq	ip, r5, r4, asr #1
   5bfbc:	andeq	ip, r5, r4, asr #1
   5bfc0:	andeq	ip, r5, r4, asr #1
   5bfc4:	andeq	ip, r5, r4, asr #1
   5bfc8:	andeq	ip, r5, r4, asr #1
   5bfcc:	andeq	ip, r5, r4, asr #1
   5bfd0:	andeq	ip, r5, r4, asr #1
   5bfd4:	andeq	ip, r5, r4, asr #1
   5bfd8:	andeq	ip, r5, r4, asr #1
   5bfdc:	andeq	ip, r5, r4, asr #1
   5bfe0:	andeq	ip, r5, r4, asr #1
   5bfe4:	andeq	ip, r5, r4, asr #1
   5bfe8:	andeq	ip, r5, r4, asr #1
   5bfec:	andeq	ip, r5, r4, asr #1
   5bff0:	andeq	ip, r5, r4, asr #1
   5bff4:	andeq	ip, r5, r4, asr #1
   5bff8:	andeq	ip, r5, r4, asr #1
   5bffc:	andeq	ip, r5, r4, asr #1
   5c000:	andeq	ip, r5, r4, asr #1
   5c004:	andeq	ip, r5, r4, asr #1
   5c008:	andeq	ip, r5, r4, asr #1
   5c00c:	andeq	ip, r5, r0, lsl r0
   5c010:	mov	r0, #78	; 0x4e
   5c014:	cmp	r6, #73	; 0x49
   5c018:	movweq	r0, #79	; 0x4f
   5c01c:	mov	r9, #128	; 0x80
   5c020:	mov	r6, r0
   5c024:	ldr	r1, [r7, #12]
   5c028:	add	r2, sp, #20
   5c02c:	mov	r0, r4
   5c030:	bl	58620 <fputs@plt+0x47238>
   5c034:	mov	r5, r0
   5c038:	ldr	r1, [r7, #16]
   5c03c:	add	r2, sp, #16
   5c040:	mov	r0, r4
   5c044:	bl	58620 <fputs@plt+0x47238>
   5c048:	ldr	r1, [r7, #12]
   5c04c:	ldr	r2, [r7, #16]
   5c050:	str	r5, [sp]
   5c054:	stmib	sp, {r0, r8, r9}
   5c058:	mov	r0, r4
   5c05c:	mov	r3, r6
   5c060:	bl	5873c <fputs@plt+0x47354>
   5c064:	ldr	r1, [sp, #20]
   5c068:	mov	r0, r4
   5c06c:	bl	5971c <fputs@plt+0x48334>
   5c070:	ldr	r1, [sp, #16]
   5c074:	mov	r0, r4
   5c078:	bl	5971c <fputs@plt+0x48334>
   5c07c:	sub	sp, fp, #24
   5c080:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5c084:	ldr	r1, [r7, #12]
   5c088:	add	r2, sp, #20
   5c08c:	mov	r0, r4
   5c090:	bl	58620 <fputs@plt+0x47238>
   5c094:	mov	r2, r0
   5c098:	mov	r0, r5
   5c09c:	mov	r1, r6
   5c0a0:	mov	r3, r8
   5c0a4:	bl	5722c <fputs@plt+0x45e44>
   5c0a8:	b	5c064 <fputs@plt+0x4ac7c>
   5c0ac:	ldr	r1, [r7, #12]
   5c0b0:	mov	r0, r4
   5c0b4:	mov	r2, r8
   5c0b8:	mov	r3, r9
   5c0bc:	bl	5979c <fputs@plt+0x483b4>
   5c0c0:	b	5c064 <fputs@plt+0x4ac7c>
   5c0c4:	mov	r0, r7
   5c0c8:	bl	5c344 <fputs@plt+0x4af5c>
   5c0cc:	cmp	r0, #0
   5c0d0:	beq	5c1cc <fputs@plt+0x4ade4>
   5c0d4:	mov	r0, r5
   5c0d8:	mov	r1, r8
   5c0dc:	bl	56a9c <fputs@plt+0x456b4>
   5c0e0:	b	5c064 <fputs@plt+0x4ac7c>
   5c0e4:	ldr	r1, [r7, #12]
   5c0e8:	mov	r0, r4
   5c0ec:	mov	r2, r8
   5c0f0:	mov	r3, r9
   5c0f4:	bl	5bdb0 <fputs@plt+0x4a9c8>
   5c0f8:	mov	r0, r4
   5c0fc:	bl	58888 <fputs@plt+0x474a0>
   5c100:	ldr	r1, [r7, #16]
   5c104:	mov	r0, r4
   5c108:	mov	r2, r8
   5c10c:	mov	r3, r9
   5c110:	bl	5bdb0 <fputs@plt+0x4a9c8>
   5c114:	b	5c160 <fputs@plt+0x4ad78>
   5c118:	mov	r0, r5
   5c11c:	bl	587d4 <fputs@plt+0x473ec>
   5c120:	mov	r6, r0
   5c124:	ldr	r1, [r7, #12]
   5c128:	eor	r3, r9, #16
   5c12c:	mov	r0, r4
   5c130:	mov	r2, r6
   5c134:	bl	5979c <fputs@plt+0x483b4>
   5c138:	mov	r0, r4
   5c13c:	bl	58888 <fputs@plt+0x474a0>
   5c140:	ldr	r1, [r7, #16]
   5c144:	mov	r0, r4
   5c148:	mov	r2, r8
   5c14c:	mov	r3, r9
   5c150:	bl	5bdb0 <fputs@plt+0x4a9c8>
   5c154:	mov	r0, r5
   5c158:	mov	r1, r6
   5c15c:	bl	58900 <fputs@plt+0x47518>
   5c160:	mov	r0, r4
   5c164:	bl	58898 <fputs@plt+0x474b0>
   5c168:	b	5c064 <fputs@plt+0x4ac7c>
   5c16c:	str	r9, [sp]
   5c170:	mov	r0, r4
   5c174:	mov	r1, r7
   5c178:	mov	r2, r8
   5c17c:	mov	r3, #1
   5c180:	bl	5c210 <fputs@plt+0x4ae28>
   5c184:	b	5c064 <fputs@plt+0x4ac7c>
   5c188:	mov	r0, r5
   5c18c:	bl	587d4 <fputs@plt+0x473ec>
   5c190:	mov	r6, r0
   5c194:	cmp	r9, #0
   5c198:	mov	r3, r8
   5c19c:	moveq	r3, r0
   5c1a0:	mov	r0, r4
   5c1a4:	mov	r1, r7
   5c1a8:	mov	r2, r6
   5c1ac:	bl	5933c <fputs@plt+0x47f54>
   5c1b0:	mov	r0, r5
   5c1b4:	mov	r1, r8
   5c1b8:	bl	56a9c <fputs@plt+0x456b4>
   5c1bc:	mov	r0, r5
   5c1c0:	mov	r1, r6
   5c1c4:	bl	58900 <fputs@plt+0x47518>
   5c1c8:	b	5c064 <fputs@plt+0x4ac7c>
   5c1cc:	mov	r0, r7
   5c1d0:	bl	5c300 <fputs@plt+0x4af18>
   5c1d4:	cmp	r0, #0
   5c1d8:	bne	5c064 <fputs@plt+0x4ac7c>
   5c1dc:	add	r2, sp, #20
   5c1e0:	mov	r0, r4
   5c1e4:	mov	r1, r7
   5c1e8:	bl	58620 <fputs@plt+0x47238>
   5c1ec:	mov	r2, r0
   5c1f0:	cmp	r9, #0
   5c1f4:	movwne	r9, #1
   5c1f8:	str	r9, [sp]
   5c1fc:	mov	r0, r5
   5c200:	mov	r1, #45	; 0x2d
   5c204:	mov	r3, r8
   5c208:	bl	46a3c <fputs@plt+0x35654>
   5c20c:	b	5c064 <fputs@plt+0x4ac7c>
   5c210:	push	{r4, r5, r6, r7, fp, lr}
   5c214:	add	fp, sp, #16
   5c218:	sub	sp, sp, #200	; 0xc8
   5c21c:	mov	r6, r3
   5c220:	mov	r5, r2
   5c224:	mov	r4, r0
   5c228:	mov	r0, #0
   5c22c:	str	r0, [sp, #4]
   5c230:	ldr	r0, [r1, #12]
   5c234:	mov	r2, #32
   5c238:	add	r3, r0, #16
   5c23c:	vld1.32	{d16-d17}, [r0], r2
   5c240:	add	r7, sp, #8
   5c244:	vld1.32	{d18-d19}, [r3]
   5c248:	add	r3, r7, #16
   5c24c:	vld1.32	{d20-d21}, [r0]
   5c250:	vst1.64	{d18-d19}, [r3]
   5c254:	mov	r0, r7
   5c258:	vst1.64	{d16-d17}, [r0], r2
   5c25c:	vst1.64	{d20-d21}, [r0]
   5c260:	add	r0, sp, #56	; 0x38
   5c264:	str	r0, [fp, #-48]	; 0xffffffd0
   5c268:	add	r0, sp, #104	; 0x68
   5c26c:	str	r0, [fp, #-52]	; 0xffffffcc
   5c270:	mov	r0, #72	; 0x48
   5c274:	strb	r0, [fp, #-64]	; 0xffffffc0
   5c278:	str	r7, [sp, #116]	; 0x74
   5c27c:	mov	r0, #83	; 0x53
   5c280:	strb	r0, [sp, #104]	; 0x68
   5c284:	ldr	r0, [r1, #20]
   5c288:	ldr	r1, [r0, #4]
   5c28c:	ldr	r1, [r1]
   5c290:	str	r7, [sp, #68]	; 0x44
   5c294:	mov	r2, #81	; 0x51
   5c298:	strb	r2, [sp, #56]	; 0x38
   5c29c:	str	r1, [sp, #120]	; 0x78
   5c2a0:	ldr	r0, [r0, #4]
   5c2a4:	ldr	r0, [r0, #20]
   5c2a8:	str	r0, [sp, #72]	; 0x48
   5c2ac:	add	r2, sp, #4
   5c2b0:	mov	r0, r4
   5c2b4:	mov	r1, r7
   5c2b8:	bl	58620 <fputs@plt+0x47238>
   5c2bc:	mov	r1, r0
   5c2c0:	mov	r0, r7
   5c2c4:	bl	59778 <fputs@plt+0x48390>
   5c2c8:	ldr	r3, [fp, #8]
   5c2cc:	sub	r1, fp, #64	; 0x40
   5c2d0:	mov	r0, r4
   5c2d4:	mov	r2, r5
   5c2d8:	cmp	r6, #0
   5c2dc:	beq	5c2e8 <fputs@plt+0x4af00>
   5c2e0:	bl	5bdb0 <fputs@plt+0x4a9c8>
   5c2e4:	b	5c2ec <fputs@plt+0x4af04>
   5c2e8:	bl	5979c <fputs@plt+0x483b4>
   5c2ec:	ldr	r1, [sp, #4]
   5c2f0:	mov	r0, r4
   5c2f4:	bl	5971c <fputs@plt+0x48334>
   5c2f8:	sub	sp, fp, #16
   5c2fc:	pop	{r4, r5, r6, r7, fp, pc}
   5c300:	push	{r4, sl, fp, lr}
   5c304:	add	fp, sp, #8
   5c308:	sub	sp, sp, #8
   5c30c:	mov	r4, #0
   5c310:	str	r4, [sp, #4]
   5c314:	ldrb	r1, [r0, #4]
   5c318:	tst	r1, #1
   5c31c:	bne	5c338 <fputs@plt+0x4af50>
   5c320:	add	r1, sp, #4
   5c324:	bl	5b71c <fputs@plt+0x4a334>
   5c328:	cmp	r0, #0
   5c32c:	ldrne	r0, [sp, #4]
   5c330:	clzne	r0, r0
   5c334:	lsrne	r4, r0, #5
   5c338:	mov	r0, r4
   5c33c:	sub	sp, fp, #8
   5c340:	pop	{r4, sl, fp, pc}
   5c344:	push	{r4, sl, fp, lr}
   5c348:	add	fp, sp, #8
   5c34c:	sub	sp, sp, #8
   5c350:	mov	r4, #0
   5c354:	str	r4, [sp, #4]
   5c358:	ldrb	r1, [r0, #4]
   5c35c:	tst	r1, #1
   5c360:	bne	5c380 <fputs@plt+0x4af98>
   5c364:	add	r1, sp, #4
   5c368:	bl	5b71c <fputs@plt+0x4a334>
   5c36c:	cmp	r0, #0
   5c370:	beq	5c380 <fputs@plt+0x4af98>
   5c374:	ldr	r4, [sp, #4]
   5c378:	cmp	r4, #0
   5c37c:	movwne	r4, #1
   5c380:	mov	r0, r4
   5c384:	sub	sp, fp, #8
   5c388:	pop	{r4, sl, fp, pc}
   5c38c:	push	{r4, r5, r6, sl, fp, lr}
   5c390:	add	fp, sp, #16
   5c394:	sub	sp, sp, #8
   5c398:	mov	r6, r0
   5c39c:	ldr	r4, [r0]
   5c3a0:	ldrb	r5, [r4, #149]	; 0x95
   5c3a4:	mov	r0, #0
   5c3a8:	cmp	r5, #0
   5c3ac:	bne	5c41c <fputs@plt+0x4b034>
   5c3b0:	ldrb	r5, [r6, #454]	; 0x1c6
   5c3b4:	cmp	r5, #0
   5c3b8:	bne	5c41c <fputs@plt+0x4b034>
   5c3bc:	ldr	ip, [r4, #296]	; 0x128
   5c3c0:	cmp	ip, #0
   5c3c4:	beq	5c41c <fputs@plt+0x4b034>
   5c3c8:	ldr	r5, [fp, #8]
   5c3cc:	ldr	r0, [r4, #300]	; 0x12c
   5c3d0:	ldr	r4, [r6, #496]	; 0x1f0
   5c3d4:	str	r5, [sp]
   5c3d8:	str	r4, [sp, #4]
   5c3dc:	blx	ip
   5c3e0:	cmp	r0, #1
   5c3e4:	bne	5c404 <fputs@plt+0x4b01c>
   5c3e8:	movw	r1, #26611	; 0x67f3
   5c3ec:	movt	r1, #8
   5c3f0:	mov	r0, r6
   5c3f4:	bl	1aa38 <fputs@plt+0x9650>
   5c3f8:	mov	r0, #23
   5c3fc:	str	r0, [r6, #12]
   5c400:	b	5c418 <fputs@plt+0x4b030>
   5c404:	mvn	r1, #2
   5c408:	tst	r0, r1
   5c40c:	beq	5c41c <fputs@plt+0x4b034>
   5c410:	mov	r0, r6
   5c414:	bl	5c424 <fputs@plt+0x4b03c>
   5c418:	mov	r0, #1
   5c41c:	sub	sp, fp, #16
   5c420:	pop	{r4, r5, r6, sl, fp, pc}
   5c424:	push	{r4, sl, fp, lr}
   5c428:	add	fp, sp, #8
   5c42c:	mov	r4, r0
   5c430:	movw	r1, #26626	; 0x6802
   5c434:	movt	r1, #8
   5c438:	bl	1aa38 <fputs@plt+0x9650>
   5c43c:	mov	r0, #1
   5c440:	str	r0, [r4, #12]
   5c444:	pop	{r4, sl, fp, pc}
   5c448:	push	{r4, sl, fp, lr}
   5c44c:	add	fp, sp, #8
   5c450:	cmp	r1, #0
   5c454:	beq	5c47c <fputs@plt+0x4b094>
   5c458:	ldr	r3, [r1]
   5c45c:	ldr	r2, [r1, #4]
   5c460:	mov	r1, r3
   5c464:	mov	r3, #0
   5c468:	bl	46c04 <fputs@plt+0x3581c>
   5c46c:	mov	r4, r0
   5c470:	bl	5c488 <fputs@plt+0x4b0a0>
   5c474:	mov	r0, r4
   5c478:	pop	{r4, sl, fp, pc}
   5c47c:	mov	r4, #0
   5c480:	mov	r0, r4
   5c484:	pop	{r4, sl, fp, pc}
   5c488:	cmp	r0, #0
   5c48c:	beq	5c4ac <fputs@plt+0x4b0c4>
   5c490:	ldrb	ip, [r0]
   5c494:	cmp	ip, #90	; 0x5a
   5c498:	bgt	5c4b0 <fputs@plt+0x4b0c8>
   5c49c:	cmp	ip, #34	; 0x22
   5c4a0:	beq	5c4c4 <fputs@plt+0x4b0dc>
   5c4a4:	cmp	ip, #39	; 0x27
   5c4a8:	beq	5c4c4 <fputs@plt+0x4b0dc>
   5c4ac:	bx	lr
   5c4b0:	cmp	ip, #96	; 0x60
   5c4b4:	beq	5c4c4 <fputs@plt+0x4b0dc>
   5c4b8:	cmp	ip, #91	; 0x5b
   5c4bc:	bxne	lr
   5c4c0:	mov	ip, #93	; 0x5d
   5c4c4:	mov	r3, #1
   5c4c8:	mov	r2, r0
   5c4cc:	b	5c4dc <fputs@plt+0x4b0f4>
   5c4d0:	strb	r1, [r2]
   5c4d4:	add	r2, r2, #1
   5c4d8:	add	r3, r3, #1
   5c4dc:	ldrb	r1, [r0, r3]
   5c4e0:	cmp	r1, ip
   5c4e4:	bne	5c4d0 <fputs@plt+0x4b0e8>
   5c4e8:	add	r3, r3, #1
   5c4ec:	ldrb	r1, [r0, r3]
   5c4f0:	cmp	r1, ip
   5c4f4:	bne	5c500 <fputs@plt+0x4b118>
   5c4f8:	strb	ip, [r2]
   5c4fc:	b	5c4d4 <fputs@plt+0x4b0ec>
   5c500:	mov	r0, #0
   5c504:	strb	r0, [r2]
   5c508:	bx	lr
   5c50c:	push	{r4, r5, fp, lr}
   5c510:	add	fp, sp, #8
   5c514:	mov	r4, r1
   5c518:	mov	r5, r0
   5c51c:	ldr	r0, [r0]
   5c520:	ldr	r1, [r2, #4]
   5c524:	cmp	r1, #0
   5c528:	beq	5c550 <fputs@plt+0x4b168>
   5c52c:	ldrb	r1, [r0, #149]	; 0x95
   5c530:	cmp	r1, #0
   5c534:	beq	5c55c <fputs@plt+0x4b174>
   5c538:	movw	r1, #26780	; 0x689c
   5c53c:	movt	r1, #8
   5c540:	mov	r0, r5
   5c544:	bl	1aa38 <fputs@plt+0x9650>
   5c548:	mvn	r0, #0
   5c54c:	pop	{r4, r5, fp, pc}
   5c550:	ldrb	r0, [r0, #148]	; 0x94
   5c554:	str	r4, [r3]
   5c558:	pop	{r4, r5, fp, pc}
   5c55c:	str	r2, [r3]
   5c560:	mov	r1, r4
   5c564:	bl	5c6d4 <fputs@plt+0x4b2ec>
   5c568:	cmn	r0, #1
   5c56c:	popgt	{r4, r5, fp, pc}
   5c570:	movw	r1, #26797	; 0x68ad
   5c574:	movt	r1, #8
   5c578:	mov	r0, r5
   5c57c:	mov	r2, r4
   5c580:	bl	1aa38 <fputs@plt+0x9650>
   5c584:	mvn	r0, #0
   5c588:	pop	{r4, r5, fp, pc}
   5c58c:	push	{r4, r5, r6, sl, fp, lr}
   5c590:	add	fp, sp, #16
   5c594:	mov	r5, r1
   5c598:	mov	r6, r0
   5c59c:	ldr	r0, [r0]
   5c5a0:	ldrb	r1, [r0, #149]	; 0x95
   5c5a4:	mov	r4, #0
   5c5a8:	cmp	r1, #0
   5c5ac:	bne	5c5fc <fputs@plt+0x4b214>
   5c5b0:	ldrb	r1, [r6, #18]
   5c5b4:	cmp	r1, #0
   5c5b8:	bne	5c5fc <fputs@plt+0x4b214>
   5c5bc:	ldrb	r0, [r0, #25]
   5c5c0:	tst	r0, #8
   5c5c4:	bne	5c5fc <fputs@plt+0x4b214>
   5c5c8:	movw	r1, #26817	; 0x68c1
   5c5cc:	movt	r1, #8
   5c5d0:	mov	r0, r5
   5c5d4:	mov	r2, #7
   5c5d8:	bl	135f0 <fputs@plt+0x2208>
   5c5dc:	cmp	r0, #0
   5c5e0:	bne	5c5fc <fputs@plt+0x4b214>
   5c5e4:	movw	r1, #26825	; 0x68c9
   5c5e8:	movt	r1, #8
   5c5ec:	mov	r0, r6
   5c5f0:	mov	r2, r5
   5c5f4:	bl	1aa38 <fputs@plt+0x9650>
   5c5f8:	mov	r4, #1
   5c5fc:	mov	r0, r4
   5c600:	pop	{r4, r5, r6, sl, fp, pc}
   5c604:	push	{r4, r5, r6, r7, fp, lr}
   5c608:	add	fp, sp, #16
   5c60c:	mov	r4, r2
   5c610:	mov	r5, r1
   5c614:	mov	r6, r0
   5c618:	ldr	r7, [r0, #416]	; 0x1a0
   5c61c:	mov	r1, r2
   5c620:	bl	5bce8 <fputs@plt+0x4a900>
   5c624:	cmp	r7, #0
   5c628:	moveq	r7, r6
   5c62c:	ldr	r0, [r7, #336]	; 0x150
   5c630:	mov	r1, #1
   5c634:	orr	r0, r0, r1, lsl r4
   5c638:	str	r0, [r7, #336]	; 0x150
   5c63c:	ldrb	r0, [r7, #20]
   5c640:	orr	r0, r0, r5
   5c644:	strb	r0, [r7, #20]
   5c648:	pop	{r4, r5, r6, r7, fp, pc}
   5c64c:	push	{r4, r5, r6, r7, fp, lr}
   5c650:	add	fp, sp, #16
   5c654:	sub	sp, sp, #8
   5c658:	mov	r5, r1
   5c65c:	mov	r4, r0
   5c660:	movw	r0, #23149	; 0x5a6d
   5c664:	movt	r0, #8
   5c668:	movw	r7, #23168	; 0x5a80
   5c66c:	movt	r7, #8
   5c670:	cmp	r1, #1
   5c674:	moveq	r7, r0
   5c678:	mov	r0, r4
   5c67c:	bl	567e0 <fputs@plt+0x453f8>
   5c680:	mov	r6, r0
   5c684:	str	r7, [sp]
   5c688:	mov	r7, #1
   5c68c:	mov	r0, r4
   5c690:	mov	r1, r5
   5c694:	mov	r2, #1
   5c698:	mov	r3, #1
   5c69c:	bl	56c5c <fputs@plt+0x45874>
   5c6a0:	mov	r0, #5
   5c6a4:	str	r5, [sp]
   5c6a8:	str	r0, [sp, #4]
   5c6ac:	mov	r0, r6
   5c6b0:	mov	r1, #55	; 0x37
   5c6b4:	mov	r2, #0
   5c6b8:	mov	r3, #1
   5c6bc:	bl	1abac <fputs@plt+0x97c4>
   5c6c0:	ldr	r0, [r4, #72]	; 0x48
   5c6c4:	cmp	r0, #0
   5c6c8:	streq	r7, [r4, #72]	; 0x48
   5c6cc:	sub	sp, fp, #16
   5c6d0:	pop	{r4, r5, r6, r7, fp, pc}
   5c6d4:	push	{r4, r5, r6, sl, fp, lr}
   5c6d8:	add	fp, sp, #16
   5c6dc:	mov	r4, r0
   5c6e0:	bl	5c448 <fputs@plt+0x4b060>
   5c6e4:	mov	r5, r0
   5c6e8:	mov	r0, r4
   5c6ec:	mov	r1, r5
   5c6f0:	bl	1e928 <fputs@plt+0xd540>
   5c6f4:	mov	r6, r0
   5c6f8:	mov	r0, r4
   5c6fc:	mov	r1, r5
   5c700:	bl	13ddc <fputs@plt+0x29f4>
   5c704:	mov	r0, r6
   5c708:	pop	{r4, r5, r6, sl, fp, pc}
   5c70c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5c710:	add	fp, sp, #28
   5c714:	sub	sp, sp, #52	; 0x34
   5c718:	mov	r9, r1
   5c71c:	mov	r5, r0
   5c720:	ldr	r0, [r0]
   5c724:	str	r0, [sp, #32]
   5c728:	ldr	r7, [r5, #8]
   5c72c:	ldr	r1, [r5, #424]	; 0x1a8
   5c730:	cmp	r1, #0
   5c734:	movne	r0, r7
   5c738:	movne	r2, #121	; 0x79
   5c73c:	blne	5d224 <fputs@plt+0x4be3c>
   5c740:	ldrsh	r0, [r9, #32]
   5c744:	cmp	r0, #0
   5c748:	bmi	5c7ec <fputs@plt+0x4b404>
   5c74c:	ldr	r1, [r9, #4]
   5c750:	ldr	r1, [r1, r0, lsl #4]
   5c754:	sub	r4, fp, #36	; 0x24
   5c758:	mov	r0, r4
   5c75c:	bl	5d23c <fputs@plt+0x4be54>
   5c760:	mov	r6, #0
   5c764:	ldr	r0, [sp, #32]
   5c768:	mov	r1, #27
   5c76c:	mov	r2, r4
   5c770:	mov	r3, #0
   5c774:	bl	5d25c <fputs@plt+0x4be74>
   5c778:	mov	r2, r0
   5c77c:	mov	r0, r5
   5c780:	mov	r1, #0
   5c784:	bl	4e654 <fputs@plt+0x3d26c>
   5c788:	cmp	r0, #0
   5c78c:	beq	5cab4 <fputs@plt+0x4b6cc>
   5c790:	ldr	r1, [r0, #4]
   5c794:	ldrb	r2, [r5, #452]	; 0x1c4
   5c798:	strb	r2, [r1, #12]
   5c79c:	ldrb	r1, [r9, #43]	; 0x2b
   5c7a0:	stm	sp, {r0, r1, r6}
   5c7a4:	str	r6, [sp, #12]
   5c7a8:	str	r6, [sp, #16]
   5c7ac:	str	r6, [sp, #20]
   5c7b0:	mov	r0, r5
   5c7b4:	mov	r1, #0
   5c7b8:	mov	r2, #0
   5c7bc:	mov	r3, #0
   5c7c0:	bl	4b78c <fputs@plt+0x3a3a4>
   5c7c4:	cmp	r0, #0
   5c7c8:	beq	5cab4 <fputs@plt+0x4b6cc>
   5c7cc:	mov	r5, r0
   5c7d0:	mvn	r0, #0
   5c7d4:	ldrb	r1, [r5, #55]	; 0x37
   5c7d8:	and	r1, r1, #252	; 0xfc
   5c7dc:	orr	r1, r1, #2
   5c7e0:	strb	r1, [r5, #55]	; 0x37
   5c7e4:	strh	r0, [r9, #32]
   5c7e8:	b	5c894 <fputs@plt+0x4b4ac>
   5c7ec:	mov	r0, r9
   5c7f0:	bl	43f94 <fputs@plt+0x32bac>
   5c7f4:	mov	r4, r0
   5c7f8:	cmp	r7, #0
   5c7fc:	beq	5c810 <fputs@plt+0x4b428>
   5c800:	ldr	r1, [r4, #44]	; 0x2c
   5c804:	mov	r0, r7
   5c808:	mov	r2, #13
   5c80c:	bl	5d224 <fputs@plt+0x4be3c>
   5c810:	ldrh	r0, [r4, #50]	; 0x32
   5c814:	mov	r8, #1
   5c818:	cmp	r0, #2
   5c81c:	mov	sl, r4
   5c820:	bcc	5c88c <fputs@plt+0x4b4a4>
   5c824:	mov	r5, #1
   5c828:	mov	r6, #2
   5c82c:	mov	r8, #1
   5c830:	b	5c858 <fputs@plt+0x4b470>
   5c834:	uxth	r0, r7
   5c838:	add	r1, r4, r8, lsl #1
   5c83c:	strh	r0, [r1]
   5c840:	add	r8, r8, #1
   5c844:	add	r6, r6, #2
   5c848:	add	r5, r5, #1
   5c84c:	ldrh	r0, [sl, #50]	; 0x32
   5c850:	cmp	r5, r0
   5c854:	bcs	5c88c <fputs@plt+0x4b4a4>
   5c858:	ldr	r4, [sl, #4]
   5c85c:	add	r0, r4, r6
   5c860:	ldrsh	r7, [r0]
   5c864:	mov	r0, r4
   5c868:	mov	r1, r8
   5c86c:	mov	r2, r7
   5c870:	bl	5d3bc <fputs@plt+0x4bfd4>
   5c874:	cmp	r0, #0
   5c878:	beq	5c834 <fputs@plt+0x4b44c>
   5c87c:	ldrh	r0, [sl, #52]	; 0x34
   5c880:	sub	r0, r0, #1
   5c884:	strh	r0, [sl, #52]	; 0x34
   5c888:	b	5c844 <fputs@plt+0x4b45c>
   5c88c:	strh	r8, [sl, #50]	; 0x32
   5c890:	mov	r5, sl
   5c894:	ldrb	r0, [r5, #55]	; 0x37
   5c898:	orr	r0, r0, #32
   5c89c:	strb	r0, [r5, #55]	; 0x37
   5c8a0:	ldrh	r6, [r5, #50]	; 0x32
   5c8a4:	ldr	r0, [sp, #32]
   5c8a8:	ldrb	r0, [r0, #151]	; 0x97
   5c8ac:	cmp	r0, #0
   5c8b0:	bne	5c8ec <fputs@plt+0x4b504>
   5c8b4:	cmp	r6, #0
   5c8b8:	beq	5c8e0 <fputs@plt+0x4b4f8>
   5c8bc:	ldr	r0, [r5, #4]
   5c8c0:	ldr	r1, [r9, #4]
   5c8c4:	mov	r2, #2
   5c8c8:	mov	r3, r6
   5c8cc:	ldrsh	r7, [r0], #2
   5c8d0:	add	r7, r1, r7, lsl #4
   5c8d4:	strb	r2, [r7, #12]
   5c8d8:	subs	r3, r3, #1
   5c8dc:	bne	5c8cc <fputs@plt+0x4b4e4>
   5c8e0:	ldrb	r0, [r5, #55]	; 0x37
   5c8e4:	orr	r0, r0, #8
   5c8e8:	strb	r0, [r5, #55]	; 0x37
   5c8ec:	str	r6, [sp, #40]	; 0x28
   5c8f0:	ldr	r0, [r9, #28]
   5c8f4:	str	r0, [r5, #44]	; 0x2c
   5c8f8:	str	r9, [sp, #28]
   5c8fc:	ldr	r9, [r9, #8]
   5c900:	cmp	r9, #0
   5c904:	str	r5, [sp, #36]	; 0x24
   5c908:	beq	5ca18 <fputs@plt+0x4b630>
   5c90c:	ldr	r0, [sp, #40]	; 0x28
   5c910:	lsl	r8, r0, #1
   5c914:	b	5c92c <fputs@plt+0x4b544>
   5c918:	ldrh	r0, [r9, #50]	; 0x32
   5c91c:	strh	r0, [r9, #52]	; 0x34
   5c920:	ldr	r9, [r9, #20]
   5c924:	cmp	r9, #0
   5c928:	beq	5ca18 <fputs@plt+0x4b630>
   5c92c:	ldrb	r0, [r9, #55]	; 0x37
   5c930:	and	r0, r0, #3
   5c934:	cmp	r0, #2
   5c938:	beq	5c920 <fputs@plt+0x4b538>
   5c93c:	ldr	r4, [sp, #40]	; 0x28
   5c940:	cmp	r4, #0
   5c944:	beq	5c918 <fputs@plt+0x4b530>
   5c948:	ldr	r5, [r5, #4]
   5c94c:	ldrh	sl, [r9, #50]	; 0x32
   5c950:	ldr	r7, [r9, #4]
   5c954:	mov	r6, #0
   5c958:	ldrsh	r2, [r5], #2
   5c95c:	mov	r0, r7
   5c960:	mov	r1, sl
   5c964:	bl	5d3bc <fputs@plt+0x4bfd4>
   5c968:	cmp	r0, #0
   5c96c:	addeq	r6, r6, #1
   5c970:	subs	r4, r4, #1
   5c974:	bne	5c958 <fputs@plt+0x4b570>
   5c978:	ldrh	r0, [r9, #50]	; 0x32
   5c97c:	cmp	r6, #0
   5c980:	beq	5ca10 <fputs@plt+0x4b628>
   5c984:	add	r2, r6, r0
   5c988:	ldr	r0, [sp, #32]
   5c98c:	mov	r1, r9
   5c990:	bl	5d3e0 <fputs@plt+0x4bff8>
   5c994:	cmp	r0, #0
   5c998:	ldr	r0, [sp, #40]	; 0x28
   5c99c:	bne	5cab4 <fputs@plt+0x4b6cc>
   5c9a0:	cmp	r0, #0
   5c9a4:	ldr	r5, [sp, #36]	; 0x24
   5c9a8:	beq	5c920 <fputs@plt+0x4b538>
   5c9ac:	ldrh	r6, [r9, #50]	; 0x32
   5c9b0:	mov	sl, #0
   5c9b4:	b	5c9c4 <fputs@plt+0x4b5dc>
   5c9b8:	add	sl, sl, #2
   5c9bc:	cmp	r8, sl
   5c9c0:	beq	5c920 <fputs@plt+0x4b538>
   5c9c4:	ldr	r0, [r5, #4]
   5c9c8:	add	r0, r0, sl
   5c9cc:	ldrsh	r7, [r0]
   5c9d0:	ldrh	r1, [r9, #50]	; 0x32
   5c9d4:	ldr	r4, [r9, #4]
   5c9d8:	mov	r0, r4
   5c9dc:	mov	r2, r7
   5c9e0:	bl	5d3bc <fputs@plt+0x4bfd4>
   5c9e4:	cmp	r0, #0
   5c9e8:	bne	5c9b8 <fputs@plt+0x4b5d0>
   5c9ec:	uxth	r0, r7
   5c9f0:	add	r1, r4, r6, lsl #1
   5c9f4:	strh	r0, [r1]
   5c9f8:	ldr	r0, [r5, #32]
   5c9fc:	ldr	r0, [r0, sl, lsl #1]
   5ca00:	ldr	r1, [r9, #32]
   5ca04:	str	r0, [r1, r6, lsl #2]
   5ca08:	add	r6, r6, #1
   5ca0c:	b	5c9b8 <fputs@plt+0x4b5d0>
   5ca10:	ldr	r5, [sp, #36]	; 0x24
   5ca14:	b	5c91c <fputs@plt+0x4b534>
   5ca18:	ldr	r9, [sp, #28]
   5ca1c:	ldrsh	r2, [r9, #34]	; 0x22
   5ca20:	ldr	r0, [sp, #40]	; 0x28
   5ca24:	cmp	r0, r2
   5ca28:	bge	5caac <fputs@plt+0x4b6c4>
   5ca2c:	ldr	r0, [sp, #32]
   5ca30:	mov	r1, r5
   5ca34:	bl	5d3e0 <fputs@plt+0x4bff8>
   5ca38:	ldr	r1, [sp, #40]	; 0x28
   5ca3c:	cmp	r0, #0
   5ca40:	bne	5cab4 <fputs@plt+0x4b6cc>
   5ca44:	ldrsh	r0, [r9, #34]	; 0x22
   5ca48:	cmp	r0, #1
   5ca4c:	blt	5cab4 <fputs@plt+0x4b6cc>
   5ca50:	mov	r5, #0
   5ca54:	movw	r8, #6505	; 0x1969
   5ca58:	movt	r8, #8
   5ca5c:	ldr	r6, [sp, #36]	; 0x24
   5ca60:	b	5ca78 <fputs@plt+0x4b690>
   5ca64:	mov	r1, r7
   5ca68:	ldrsh	r0, [r9, #34]	; 0x22
   5ca6c:	add	r5, r5, #1
   5ca70:	cmp	r5, r0
   5ca74:	bge	5cab4 <fputs@plt+0x4b6cc>
   5ca78:	ldr	r4, [r6, #4]
   5ca7c:	mov	r0, r4
   5ca80:	mov	r2, r5
   5ca84:	mov	r7, r1
   5ca88:	bl	5d3bc <fputs@plt+0x4bfd4>
   5ca8c:	cmp	r0, #0
   5ca90:	bne	5ca64 <fputs@plt+0x4b67c>
   5ca94:	add	r0, r4, r7, lsl #1
   5ca98:	strh	r5, [r0]
   5ca9c:	ldr	r0, [r6, #32]
   5caa0:	str	r8, [r0, r7, lsl #2]
   5caa4:	add	r7, r7, #1
   5caa8:	b	5ca64 <fputs@plt+0x4b67c>
   5caac:	uxth	r0, r2
   5cab0:	strh	r0, [r5, #52]	; 0x34
   5cab4:	sub	sp, fp, #28
   5cab8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5cabc:	push	{r4, r5, fp, lr}
   5cac0:	add	fp, sp, #8
   5cac4:	sub	sp, sp, #112	; 0x70
   5cac8:	mov	lr, r3
   5cacc:	vmov.i32	q8, #0	; 0x00000000
   5cad0:	mov	ip, sp
   5cad4:	add	r3, ip, #8
   5cad8:	vst1.64	{d16-d17}, [r3]
   5cadc:	add	r3, sp, #32
   5cae0:	add	r4, r3, #16
   5cae4:	vst1.64	{d16-d17}, [r4]
   5cae8:	add	r4, r3, #32
   5caec:	vst1.64	{d16-d17}, [r4]
   5caf0:	add	r4, r3, #48	; 0x30
   5caf4:	vst1.64	{d16-d17}, [r4]
   5caf8:	add	r4, r3, #64	; 0x40
   5cafc:	vst1.64	{d16-d17}, [r4]
   5cb00:	mov	r4, #0
   5cb04:	str	r4, [sp, #28]
   5cb08:	str	r4, [sp, #24]
   5cb0c:	mov	r4, #24
   5cb10:	mov	r5, r3
   5cb14:	vst1.64	{d16-d17}, [r5], r4
   5cb18:	mov	r4, #1
   5cb1c:	str	r4, [sp, #32]
   5cb20:	ldr	r4, [r1]
   5cb24:	str	r1, [r5]
   5cb28:	mvn	r1, #0
   5cb2c:	str	r1, [sp, #84]	; 0x54
   5cb30:	strh	r2, [sp, #28]
   5cb34:	stm	sp, {r0, r3}
   5cb38:	str	r4, [sp, #48]	; 0x30
   5cb3c:	mov	r0, ip
   5cb40:	mov	r1, lr
   5cb44:	bl	5d488 <fputs@plt+0x4c0a0>
   5cb48:	ldr	r1, [fp, #8]
   5cb4c:	cmp	r1, #0
   5cb50:	beq	5cb60 <fputs@plt+0x4b778>
   5cb54:	cmp	r0, #0
   5cb58:	moveq	r0, sp
   5cb5c:	bleq	5d5b0 <fputs@plt+0x4c1c8>
   5cb60:	sub	sp, fp, #8
   5cb64:	pop	{r4, r5, fp, pc}
   5cb68:	push	{r4, sl, fp, lr}
   5cb6c:	add	fp, sp, #8
   5cb70:	mov	r4, r0
   5cb74:	ldrsh	r0, [r0, #34]	; 0x22
   5cb78:	cmp	r0, #1
   5cb7c:	blt	5cba4 <fputs@plt+0x4b7bc>
   5cb80:	ldr	r1, [r4, #4]
   5cb84:	add	r2, r1, #14
   5cb88:	mov	r1, #0
   5cb8c:	ldrb	r3, [r2], #16
   5cb90:	add	r1, r1, r3
   5cb94:	sub	r0, r0, #1
   5cb98:	cmp	r0, #0
   5cb9c:	bgt	5cb8c <fputs@plt+0x4b7a4>
   5cba0:	b	5cba8 <fputs@plt+0x4b7c0>
   5cba4:	mov	r1, #0
   5cba8:	ldrh	r0, [r4, #32]
   5cbac:	add	r0, r1, r0, lsr #15
   5cbb0:	lsl	r0, r0, #2
   5cbb4:	mov	r1, #0
   5cbb8:	bl	44150 <fputs@plt+0x32d68>
   5cbbc:	strh	r0, [r4, #40]	; 0x28
   5cbc0:	pop	{r4, sl, fp, pc}
   5cbc4:	push	{r4, r5, r6, sl, fp, lr}
   5cbc8:	add	fp, sp, #16
   5cbcc:	mov	r6, r0
   5cbd0:	ldrh	r0, [r0, #52]	; 0x34
   5cbd4:	cmp	r0, #0
   5cbd8:	beq	5cc30 <fputs@plt+0x4b848>
   5cbdc:	ldr	r0, [r6, #12]
   5cbe0:	ldr	r0, [r0, #4]
   5cbe4:	ldrh	r1, [r6, #52]	; 0x34
   5cbe8:	ldr	r3, [r6, #4]
   5cbec:	mov	r2, #0
   5cbf0:	mov	r4, #0
   5cbf4:	b	5cc14 <fputs@plt+0x4b82c>
   5cbf8:	add	r5, r0, r5, lsl #4
   5cbfc:	ldrb	r5, [r5, #14]
   5cc00:	add	r2, r5, r2
   5cc04:	add	r3, r3, #2
   5cc08:	add	r4, r4, #1
   5cc0c:	cmp	r4, r1
   5cc10:	bcs	5cc28 <fputs@plt+0x4b840>
   5cc14:	ldrsh	r5, [r3]
   5cc18:	cmp	r5, #0
   5cc1c:	bpl	5cbf8 <fputs@plt+0x4b810>
   5cc20:	mov	r5, #1
   5cc24:	b	5cc00 <fputs@plt+0x4b818>
   5cc28:	lsl	r0, r2, #2
   5cc2c:	b	5cc34 <fputs@plt+0x4b84c>
   5cc30:	mov	r0, #0
   5cc34:	mov	r1, #0
   5cc38:	bl	44150 <fputs@plt+0x32d68>
   5cc3c:	strh	r0, [r6, #48]	; 0x30
   5cc40:	pop	{r4, r5, r6, sl, fp, pc}
   5cc44:	push	{r4, sl, fp, lr}
   5cc48:	add	fp, sp, #8
   5cc4c:	mov	r2, r1
   5cc50:	mov	r4, r0
   5cc54:	mov	r1, #17
   5cc58:	bl	587b0 <fputs@plt+0x473c8>
   5cc5c:	ldr	r0, [r4, #24]
   5cc60:	mov	r1, #0
   5cc64:	strb	r1, [r0, #19]
   5cc68:	str	r1, [r0, #60]	; 0x3c
   5cc6c:	pop	{r4, sl, fp, pc}
   5cc70:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5cc74:	add	fp, sp, #24
   5cc78:	mov	r6, r1
   5cc7c:	mov	r5, r0
   5cc80:	ldr	r9, [r0]
   5cc84:	ldr	r4, [r9, #24]
   5cc88:	orr	r0, r4, #64	; 0x40
   5cc8c:	bic	r0, r0, #4
   5cc90:	str	r0, [r9, #24]
   5cc94:	mov	r8, #0
   5cc98:	mov	r0, r5
   5cc9c:	mov	r2, #0
   5cca0:	bl	5f054 <fputs@plt+0x4dc6c>
   5cca4:	ldr	r0, [r5, #68]	; 0x44
   5cca8:	cmp	r0, #0
   5ccac:	beq	5ccb8 <fputs@plt+0x4b8d0>
   5ccb0:	mov	r0, r8
   5ccb4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5ccb8:	mov	r7, r6
   5ccbc:	ldr	r6, [r6, #48]	; 0x30
   5ccc0:	cmp	r6, #0
   5ccc4:	bne	5ccb8 <fputs@plt+0x4b8d0>
   5ccc8:	str	r4, [r9, #24]
   5cccc:	mov	r8, #0
   5ccd0:	mov	r0, r9
   5ccd4:	mov	r2, #72	; 0x48
   5ccd8:	mov	r3, #0
   5ccdc:	bl	19774 <fputs@plt+0x838c>
   5cce0:	cmp	r0, #0
   5cce4:	beq	5ccb0 <fputs@plt+0x4b8c8>
   5cce8:	mov	r6, r0
   5ccec:	mov	r8, #0
   5ccf0:	str	r8, [r0]
   5ccf4:	movw	r0, #1
   5ccf8:	movt	r0, #200	; 0xc8
   5ccfc:	str	r0, [r6, #36]	; 0x24
   5cd00:	ldr	r1, [r7]
   5cd04:	add	r2, r6, #34	; 0x22
   5cd08:	add	r3, r6, #4
   5cd0c:	mov	r0, r5
   5cd10:	bl	60414 <fputs@plt+0x4f02c>
   5cd14:	mov	r0, r5
   5cd18:	mov	r1, r6
   5cd1c:	mov	r2, r7
   5cd20:	bl	613e8 <fputs@plt+0x50000>
   5cd24:	movw	r0, #65535	; 0xffff
   5cd28:	strh	r0, [r6, #32]
   5cd2c:	ldrb	r0, [r9, #69]	; 0x45
   5cd30:	cmp	r0, #0
   5cd34:	beq	5cd4c <fputs@plt+0x4b964>
   5cd38:	mov	r0, r9
   5cd3c:	mov	r1, r6
   5cd40:	bl	13c04 <fputs@plt+0x281c>
   5cd44:	mov	r0, r8
   5cd48:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5cd4c:	mov	r0, r6
   5cd50:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5cd54:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5cd58:	add	fp, sp, #24
   5cd5c:	sub	sp, sp, #16
   5cd60:	mov	r9, r2
   5cd64:	mov	r5, r0
   5cd68:	ldr	r6, [r1, #20]
   5cd6c:	cmp	r6, #0
   5cd70:	bne	5ce00 <fputs@plt+0x4ba18>
   5cd74:	mov	r7, r1
   5cd78:	mov	r0, r5
   5cd7c:	bl	4748c <fputs@plt+0x360a4>
   5cd80:	mov	r8, r0
   5cd84:	ldrsh	r0, [r7, #34]	; 0x22
   5cd88:	add	r2, r0, #1
   5cd8c:	asr	r3, r2, #31
   5cd90:	mov	r4, #0
   5cd94:	mov	r0, #0
   5cd98:	bl	1a918 <fputs@plt+0x9530>
   5cd9c:	cmp	r0, #0
   5cda0:	beq	5ce58 <fputs@plt+0x4ba70>
   5cda4:	mov	r6, r0
   5cda8:	ldrsh	r0, [r7, #34]	; 0x22
   5cdac:	cmp	r0, #1
   5cdb0:	blt	5cdd8 <fputs@plt+0x4b9f0>
   5cdb4:	mov	r4, #0
   5cdb8:	ldr	r0, [r7, #4]
   5cdbc:	add	r0, r0, r4, lsl #4
   5cdc0:	ldrb	r0, [r0, #13]
   5cdc4:	strb	r0, [r6, r4]
   5cdc8:	add	r4, r4, #1
   5cdcc:	ldrsh	r0, [r7, #34]	; 0x22
   5cdd0:	cmp	r4, r0
   5cdd4:	blt	5cdb8 <fputs@plt+0x4b9d0>
   5cdd8:	mov	r0, #0
   5cddc:	strb	r0, [r6, r4]
   5cde0:	subs	r1, r4, #1
   5cde4:	blt	5cdfc <fputs@plt+0x4ba14>
   5cde8:	add	r2, r6, r4
   5cdec:	ldrb	r2, [r2, #-1]
   5cdf0:	cmp	r2, #65	; 0x41
   5cdf4:	mov	r4, r1
   5cdf8:	beq	5cddc <fputs@plt+0x4b9f4>
   5cdfc:	str	r6, [r7, #20]
   5ce00:	mov	r0, r6
   5ce04:	bl	13690 <fputs@plt+0x22a8>
   5ce08:	cmp	r0, #0
   5ce0c:	beq	5ce38 <fputs@plt+0x4ba50>
   5ce10:	mov	r3, r0
   5ce14:	cmp	r9, #0
   5ce18:	beq	5ce40 <fputs@plt+0x4ba58>
   5ce1c:	mov	r0, #0
   5ce20:	stm	sp, {r0, r6}
   5ce24:	str	r3, [sp, #8]
   5ce28:	mov	r0, r5
   5ce2c:	mov	r1, #48	; 0x30
   5ce30:	mov	r2, r9
   5ce34:	bl	568bc <fputs@plt+0x454d4>
   5ce38:	sub	sp, fp, #24
   5ce3c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5ce40:	mov	r0, r5
   5ce44:	mvn	r1, #0
   5ce48:	mov	r2, r6
   5ce4c:	sub	sp, fp, #24
   5ce50:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   5ce54:	b	1ad6c <fputs@plt+0x9984>
   5ce58:	mov	r0, r8
   5ce5c:	sub	sp, fp, #24
   5ce60:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   5ce64:	b	19164 <fputs@plt+0x7d7c>
   5ce68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ce6c:	add	fp, sp, #28
   5ce70:	sub	sp, sp, #20
   5ce74:	mov	r7, r1
   5ce78:	mov	r8, r0
   5ce7c:	ldrsh	r9, [r1, #34]	; 0x22
   5ce80:	cmp	r9, #1
   5ce84:	str	r1, [sp, #12]
   5ce88:	blt	5cec4 <fputs@plt+0x4badc>
   5ce8c:	ldr	r6, [r7, #4]
   5ce90:	ldrsh	r7, [r7, #34]	; 0x22
   5ce94:	uxth	r9, r7
   5ce98:	mov	r4, #0
   5ce9c:	mov	r5, #0
   5cea0:	ldr	r0, [r6, r4, lsl #4]
   5cea4:	bl	61924 <fputs@plt+0x5053c>
   5cea8:	add	r0, r5, r0
   5ceac:	add	r5, r0, #5
   5ceb0:	add	r4, r4, #1
   5ceb4:	cmp	r4, r7
   5ceb8:	blt	5cea0 <fputs@plt+0x4bab8>
   5cebc:	ldr	r7, [sp, #12]
   5cec0:	b	5cec8 <fputs@plt+0x4bae0>
   5cec4:	mov	r5, #0
   5cec8:	ldr	r0, [r7]
   5cecc:	bl	61924 <fputs@plt+0x5053c>
   5ced0:	add	sl, r0, r5
   5ced4:	sxth	r0, r9
   5ced8:	add	r0, r0, r0, lsl #1
   5cedc:	add	r0, sl, r0, lsl #1
   5cee0:	add	r4, r0, #35	; 0x23
   5cee4:	asr	r3, r4, #31
   5cee8:	mov	r0, #0
   5ceec:	mov	r2, r4
   5cef0:	bl	1a918 <fputs@plt+0x9530>
   5cef4:	mov	r5, r0
   5cef8:	movw	r0, #28716	; 0x702c
   5cefc:	movt	r0, #8
   5cf00:	movw	r1, #28715	; 0x702b
   5cf04:	movt	r1, #8
   5cf08:	cmp	sl, #50	; 0x32
   5cf0c:	movlt	r1, r0
   5cf10:	movw	r0, #28708	; 0x7024
   5cf14:	movt	r0, #8
   5cf18:	movw	r2, #28710	; 0x7026
   5cf1c:	movt	r2, #8
   5cf20:	movlt	r2, r0
   5cf24:	cmp	r5, #0
   5cf28:	beq	5d058 <fputs@plt+0x4bc70>
   5cf2c:	mov	r8, r2
   5cf30:	str	r1, [sp, #4]
   5cf34:	movw	r2, #28718	; 0x702e
   5cf38:	movt	r2, #8
   5cf3c:	mov	r0, r4
   5cf40:	mov	r1, r5
   5cf44:	bl	15964 <fputs@plt+0x457c>
   5cf48:	mov	r0, r5
   5cf4c:	bl	13690 <fputs@plt+0x22a8>
   5cf50:	str	r0, [sp, #16]
   5cf54:	ldr	r2, [r7]
   5cf58:	add	r1, sp, #16
   5cf5c:	mov	r0, r5
   5cf60:	bl	61954 <fputs@plt+0x5056c>
   5cf64:	ldr	r0, [sp, #16]
   5cf68:	mov	r2, r4
   5cf6c:	add	r4, r0, #1
   5cf70:	str	r4, [sp, #16]
   5cf74:	mov	r1, #40	; 0x28
   5cf78:	strb	r1, [r5, r0]
   5cf7c:	add	r6, r5, r4
   5cf80:	sub	r0, r2, r4
   5cf84:	ldrsh	r1, [r7, #34]	; 0x22
   5cf88:	cmp	r1, #1
   5cf8c:	blt	5d040 <fputs@plt+0x4bc58>
   5cf90:	mov	r9, r2
   5cf94:	movw	r1, #61851	; 0xf19b
   5cf98:	movt	r1, #7
   5cf9c:	movw	r2, #28711	; 0x7027
   5cfa0:	movt	r2, #8
   5cfa4:	cmp	sl, #50	; 0x32
   5cfa8:	movlt	r2, r1
   5cfac:	ldr	r1, [r7, #4]
   5cfb0:	str	r1, [sp, #8]
   5cfb4:	mov	sl, #0
   5cfb8:	mov	r1, r6
   5cfbc:	bl	15964 <fputs@plt+0x457c>
   5cfc0:	mov	r0, r6
   5cfc4:	bl	13690 <fputs@plt+0x22a8>
   5cfc8:	add	r0, r0, r4
   5cfcc:	str	r0, [sp, #16]
   5cfd0:	ldr	r4, [sp, #8]
   5cfd4:	ldr	r2, [r4, sl, lsl #4]!
   5cfd8:	mov	r0, r5
   5cfdc:	add	r1, sp, #16
   5cfe0:	bl	61954 <fputs@plt+0x5056c>
   5cfe4:	ldrb	r0, [r4, #13]
   5cfe8:	movw	r1, #16868	; 0x41e4
   5cfec:	movt	r1, #8
   5cff0:	add	r0, r1, r0, lsl #2
   5cff4:	ldr	r6, [r0, #-260]	; 0xfffffefc
   5cff8:	mov	r0, r6
   5cffc:	bl	13690 <fputs@plt+0x22a8>
   5d000:	mov	r4, r0
   5d004:	ldr	r7, [sp, #16]
   5d008:	add	r0, r5, r7
   5d00c:	mov	r1, r6
   5d010:	mov	r2, r4
   5d014:	bl	11244 <memcpy@plt>
   5d018:	add	r4, r7, r4
   5d01c:	str	r4, [sp, #16]
   5d020:	add	r6, r5, r4
   5d024:	sub	r0, r9, r4
   5d028:	add	sl, sl, #1
   5d02c:	ldr	r1, [sp, #12]
   5d030:	ldrsh	r1, [r1, #34]	; 0x22
   5d034:	cmp	sl, r1
   5d038:	mov	r2, r8
   5d03c:	blt	5cfb8 <fputs@plt+0x4bbd0>
   5d040:	movw	r2, #20776	; 0x5128
   5d044:	movt	r2, #8
   5d048:	mov	r1, r6
   5d04c:	ldr	r3, [sp, #4]
   5d050:	bl	15964 <fputs@plt+0x457c>
   5d054:	b	5d060 <fputs@plt+0x4bc78>
   5d058:	mov	r0, r8
   5d05c:	bl	19164 <fputs@plt+0x7d7c>
   5d060:	mov	r0, r5
   5d064:	sub	sp, fp, #28
   5d068:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d06c:	sub	sp, sp, #8
   5d070:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5d074:	add	fp, sp, #24
   5d078:	sub	sp, sp, #112	; 0x70
   5d07c:	mov	r4, r0
   5d080:	str	r2, [fp, #8]
   5d084:	str	r3, [fp, #12]
   5d088:	mov	r0, #0
   5d08c:	str	r0, [fp, #-32]	; 0xffffffe0
   5d090:	ldr	r0, [r4, #68]	; 0x44
   5d094:	cmp	r0, #0
   5d098:	bne	5d15c <fputs@plt+0x4bd74>
   5d09c:	ldr	r5, [r4]
   5d0a0:	add	r2, fp, #8
   5d0a4:	str	r2, [fp, #-28]	; 0xffffffe4
   5d0a8:	mov	r0, r5
   5d0ac:	bl	23904 <fputs@plt+0x1251c>
   5d0b0:	cmp	r0, #0
   5d0b4:	beq	5d15c <fputs@plt+0x4bd74>
   5d0b8:	mov	r6, r0
   5d0bc:	ldrb	r0, [r4, #18]
   5d0c0:	add	r0, r0, #1
   5d0c4:	strb	r0, [r4, #18]
   5d0c8:	add	r7, r4, #444	; 0x1bc
   5d0cc:	mov	r8, sp
   5d0d0:	mov	r0, r8
   5d0d4:	mov	r1, r7
   5d0d8:	mov	r2, #100	; 0x64
   5d0dc:	bl	11244 <memcpy@plt>
   5d0e0:	vmov.i32	q8, #0	; 0x00000000
   5d0e4:	vst1.32	{d16-d17}, [r7]
   5d0e8:	add	r0, r4, #460	; 0x1cc
   5d0ec:	vst1.32	{d16-d17}, [r0]
   5d0f0:	add	r0, r4, #476	; 0x1dc
   5d0f4:	vst1.32	{d16-d17}, [r0]
   5d0f8:	add	r0, r4, #492	; 0x1ec
   5d0fc:	vst1.32	{d16-d17}, [r0]
   5d100:	add	r0, r4, #508	; 0x1fc
   5d104:	vst1.32	{d16-d17}, [r0]
   5d108:	add	r0, r4, #524	; 0x20c
   5d10c:	vst1.32	{d16-d17}, [r0]
   5d110:	mov	r0, #0
   5d114:	str	r0, [r4, #540]	; 0x21c
   5d118:	sub	r2, fp, #32
   5d11c:	mov	r0, r4
   5d120:	mov	r1, r6
   5d124:	bl	1c930 <fputs@plt+0xb548>
   5d128:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5d12c:	mov	r0, r5
   5d130:	bl	13ddc <fputs@plt+0x29f4>
   5d134:	mov	r0, r5
   5d138:	mov	r1, r6
   5d13c:	bl	13ddc <fputs@plt+0x29f4>
   5d140:	mov	r0, r7
   5d144:	mov	r1, r8
   5d148:	mov	r2, #100	; 0x64
   5d14c:	bl	11244 <memcpy@plt>
   5d150:	ldrb	r0, [r4, #18]
   5d154:	sub	r0, r0, #1
   5d158:	strb	r0, [r4, #18]
   5d15c:	sub	sp, fp, #24
   5d160:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   5d164:	add	sp, sp, #8
   5d168:	bx	lr
   5d16c:	push	{fp, lr}
   5d170:	mov	fp, sp
   5d174:	sub	sp, sp, #8
   5d178:	mov	r2, r1
   5d17c:	ldr	r1, [r0]
   5d180:	ldr	r0, [r0, #8]
   5d184:	ldr	r1, [r1, #16]
   5d188:	add	r1, r1, r2, lsl #4
   5d18c:	ldr	r1, [r1, #12]
   5d190:	ldr	r1, [r1]
   5d194:	add	r1, r1, #1
   5d198:	str	r1, [sp]
   5d19c:	mov	r1, #52	; 0x34
   5d1a0:	mov	r3, #1
   5d1a4:	bl	46a3c <fputs@plt+0x35654>
   5d1a8:	mov	sp, fp
   5d1ac:	pop	{fp, pc}
   5d1b0:	push	{r4, r5, fp, lr}
   5d1b4:	add	fp, sp, #8
   5d1b8:	sub	sp, sp, #16
   5d1bc:	mov	r3, r1
   5d1c0:	mov	r4, r0
   5d1c4:	mvn	r0, #0
   5d1c8:	mov	r5, #0
   5d1cc:	str	r5, [sp]
   5d1d0:	str	r2, [sp, #4]
   5d1d4:	str	r0, [sp, #8]
   5d1d8:	mov	r0, r4
   5d1dc:	mov	r1, #123	; 0x7b
   5d1e0:	mov	r2, r3
   5d1e4:	mov	r3, #0
   5d1e8:	bl	568bc <fputs@plt+0x454d4>
   5d1ec:	ldr	r0, [r4]
   5d1f0:	ldr	r0, [r0, #20]
   5d1f4:	cmp	r0, #1
   5d1f8:	blt	5d21c <fputs@plt+0x4be34>
   5d1fc:	mov	r0, r4
   5d200:	mov	r1, r5
   5d204:	bl	1ad14 <fputs@plt+0x992c>
   5d208:	add	r5, r5, #1
   5d20c:	ldr	r0, [r4]
   5d210:	ldr	r0, [r0, #20]
   5d214:	cmp	r5, r0
   5d218:	blt	5d1fc <fputs@plt+0x4be14>
   5d21c:	sub	sp, fp, #8
   5d220:	pop	{r4, r5, fp, pc}
   5d224:	push	{r4, sl, fp, lr}
   5d228:	add	fp, sp, #8
   5d22c:	mov	r4, r2
   5d230:	bl	56b3c <fputs@plt+0x45754>
   5d234:	strb	r4, [r0]
   5d238:	pop	{r4, sl, fp, pc}
   5d23c:	push	{r4, sl, fp, lr}
   5d240:	add	fp, sp, #8
   5d244:	mov	r4, r0
   5d248:	str	r1, [r0]
   5d24c:	mov	r0, r1
   5d250:	bl	13690 <fputs@plt+0x22a8>
   5d254:	str	r0, [r4, #4]
   5d258:	pop	{r4, sl, fp, pc}
   5d25c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5d260:	add	fp, sp, #24
   5d264:	sub	sp, sp, #8
   5d268:	mov	r8, r3
   5d26c:	mov	r4, r2
   5d270:	mov	r7, r1
   5d274:	mov	r5, r0
   5d278:	mov	r6, #0
   5d27c:	str	r6, [sp, #4]
   5d280:	cmp	r2, #0
   5d284:	beq	5d2b4 <fputs@plt+0x4becc>
   5d288:	cmp	r7, #132	; 0x84
   5d28c:	bne	5d2ac <fputs@plt+0x4bec4>
   5d290:	ldr	r0, [r4]
   5d294:	cmp	r0, #0
   5d298:	beq	5d2ac <fputs@plt+0x4bec4>
   5d29c:	add	r1, sp, #4
   5d2a0:	bl	43b8c <fputs@plt+0x327a4>
   5d2a4:	cmp	r0, #0
   5d2a8:	bne	5d2b4 <fputs@plt+0x4becc>
   5d2ac:	ldr	r0, [r4, #4]
   5d2b0:	add	r6, r0, #1
   5d2b4:	add	r2, r6, #48	; 0x30
   5d2b8:	mov	r0, r5
   5d2bc:	mov	r3, #0
   5d2c0:	bl	20bb8 <fputs@plt+0xf7d0>
   5d2c4:	mov	r5, r0
   5d2c8:	cmp	r0, #0
   5d2cc:	beq	5d3b0 <fputs@plt+0x4bfc8>
   5d2d0:	vmov.i32	q8, #0	; 0x00000000
   5d2d4:	mov	r0, #34	; 0x22
   5d2d8:	mov	r1, r5
   5d2dc:	vst1.32	{d16-d17}, [r1], r0
   5d2e0:	mov	r0, r5
   5d2e4:	strb	r7, [r0], #32
   5d2e8:	vst1.32	{d16-d17}, [r0]
   5d2ec:	add	r0, r5, #16
   5d2f0:	vst1.32	{d16-d17}, [r0]
   5d2f4:	movw	r0, #65535	; 0xffff
   5d2f8:	strh	r0, [r1]
   5d2fc:	cmp	r4, #0
   5d300:	beq	5d3a8 <fputs@plt+0x4bfc0>
   5d304:	cmp	r6, #0
   5d308:	beq	5d36c <fputs@plt+0x4bf84>
   5d30c:	add	r7, r5, #48	; 0x30
   5d310:	str	r7, [r5, #8]
   5d314:	ldr	r2, [r4, #4]
   5d318:	cmp	r2, #0
   5d31c:	beq	5d32c <fputs@plt+0x4bf44>
   5d320:	ldr	r1, [r4]
   5d324:	mov	r0, r7
   5d328:	bl	11244 <memcpy@plt>
   5d32c:	ldr	r0, [r4, #4]
   5d330:	mov	r1, #0
   5d334:	strb	r1, [r7, r0]
   5d338:	cmp	r8, #0
   5d33c:	beq	5d3a8 <fputs@plt+0x4bfc0>
   5d340:	cmp	r6, #3
   5d344:	blt	5d3a8 <fputs@plt+0x4bfc0>
   5d348:	ldr	r0, [r4]
   5d34c:	ldrb	r4, [r0]
   5d350:	cmp	r4, #90	; 0x5a
   5d354:	bgt	5d380 <fputs@plt+0x4bf98>
   5d358:	cmp	r4, #34	; 0x22
   5d35c:	beq	5d38c <fputs@plt+0x4bfa4>
   5d360:	cmp	r4, #39	; 0x27
   5d364:	beq	5d38c <fputs@plt+0x4bfa4>
   5d368:	b	5d3a8 <fputs@plt+0x4bfc0>
   5d36c:	ldr	r0, [r5, #4]
   5d370:	orr	r0, r0, #1024	; 0x400
   5d374:	ldr	r1, [sp, #4]
   5d378:	stmib	r5, {r0, r1}
   5d37c:	b	5d3a8 <fputs@plt+0x4bfc0>
   5d380:	cmp	r4, #96	; 0x60
   5d384:	cmpne	r4, #91	; 0x5b
   5d388:	bne	5d3a8 <fputs@plt+0x4bfc0>
   5d38c:	ldr	r0, [r5, #8]
   5d390:	bl	5c488 <fputs@plt+0x4b0a0>
   5d394:	cmp	r4, #34	; 0x22
   5d398:	bne	5d3a8 <fputs@plt+0x4bfc0>
   5d39c:	ldr	r0, [r5, #4]
   5d3a0:	orr	r0, r0, #64	; 0x40
   5d3a4:	str	r0, [r5, #4]
   5d3a8:	mov	r0, #1
   5d3ac:	str	r0, [r5, #24]
   5d3b0:	mov	r0, r5
   5d3b4:	sub	sp, fp, #24
   5d3b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5d3bc:	cmp	r1, #1
   5d3c0:	movlt	r0, #0
   5d3c4:	bxlt	lr
   5d3c8:	sub	r1, r1, #1
   5d3cc:	ldrsh	r3, [r0], #2
   5d3d0:	cmp	r3, r2
   5d3d4:	moveq	r0, #1
   5d3d8:	bxeq	lr
   5d3dc:	b	5d3bc <fputs@plt+0x4bfd4>
   5d3e0:	push	{r4, r5, r6, r7, fp, lr}
   5d3e4:	add	fp, sp, #16
   5d3e8:	mov	r5, r1
   5d3ec:	ldrh	r1, [r1, #52]	; 0x34
   5d3f0:	mov	r4, #0
   5d3f4:	cmp	r1, r2
   5d3f8:	bge	5d474 <fputs@plt+0x4c08c>
   5d3fc:	mov	r6, r2
   5d400:	rsb	r2, r2, r2, lsl #3
   5d404:	asr	r3, r2, #31
   5d408:	bl	19774 <fputs@plt+0x838c>
   5d40c:	cmp	r0, #0
   5d410:	beq	5d47c <fputs@plt+0x4c094>
   5d414:	mov	r7, r0
   5d418:	ldr	r1, [r5, #32]
   5d41c:	ldrh	r0, [r5, #52]	; 0x34
   5d420:	lsl	r2, r0, #2
   5d424:	mov	r0, r7
   5d428:	bl	11244 <memcpy@plt>
   5d42c:	str	r7, [r5, #32]
   5d430:	add	r7, r7, r6, lsl #2
   5d434:	ldr	r1, [r5, #4]
   5d438:	ldrh	r0, [r5, #52]	; 0x34
   5d43c:	lsl	r2, r0, #1
   5d440:	mov	r0, r7
   5d444:	bl	11244 <memcpy@plt>
   5d448:	str	r7, [r5, #4]
   5d44c:	add	r7, r7, r6, lsl #1
   5d450:	ldr	r1, [r5, #28]
   5d454:	ldrh	r2, [r5, #52]	; 0x34
   5d458:	mov	r0, r7
   5d45c:	bl	11244 <memcpy@plt>
   5d460:	strh	r6, [r5, #52]	; 0x34
   5d464:	str	r7, [r5, #28]
   5d468:	ldrb	r0, [r5, #55]	; 0x37
   5d46c:	orr	r0, r0, #16
   5d470:	strb	r0, [r5, #55]	; 0x37
   5d474:	mov	r0, r4
   5d478:	pop	{r4, r5, r6, r7, fp, pc}
   5d47c:	mov	r4, #7
   5d480:	mov	r0, r4
   5d484:	pop	{r4, r5, r6, r7, fp, pc}
   5d488:	push	{r4, r5, r6, sl, fp, lr}
   5d48c:	add	fp, sp, #16
   5d490:	sub	sp, sp, #32
   5d494:	cmp	r1, #0
   5d498:	beq	5d4d4 <fputs@plt+0x4c0ec>
   5d49c:	mov	r4, r1
   5d4a0:	mov	r5, r0
   5d4a4:	ldr	r0, [r1, #24]
   5d4a8:	ldr	r6, [r5]
   5d4ac:	ldr	r1, [r6, #464]	; 0x1d0
   5d4b0:	add	r1, r1, r0
   5d4b4:	mov	r0, r6
   5d4b8:	bl	5d61c <fputs@plt+0x4c234>
   5d4bc:	mov	r1, r0
   5d4c0:	mov	r0, #1
   5d4c4:	cmp	r1, #0
   5d4c8:	beq	5d4e0 <fputs@plt+0x4c0f8>
   5d4cc:	sub	sp, fp, #16
   5d4d0:	pop	{r4, r5, r6, sl, fp, pc}
   5d4d4:	mov	r0, #0
   5d4d8:	sub	sp, fp, #16
   5d4dc:	pop	{r4, r5, r6, sl, fp, pc}
   5d4e0:	ldr	r0, [r4, #24]
   5d4e4:	ldr	r1, [r6, #464]	; 0x1d0
   5d4e8:	add	r0, r1, r0
   5d4ec:	str	r0, [r6, #464]	; 0x1d0
   5d4f0:	ldrh	r6, [r5, #28]
   5d4f4:	movw	r0, #61437	; 0xeffd
   5d4f8:	and	r0, r6, r0
   5d4fc:	strh	r0, [r5, #28]
   5d500:	ldr	r0, [r5]
   5d504:	str	r5, [sp, #28]
   5d508:	mov	r1, #0
   5d50c:	strb	r1, [sp, #24]
   5d510:	str	r1, [sp, #20]
   5d514:	str	r1, [sp, #16]
   5d518:	movw	r1, #56080	; 0xdb10
   5d51c:	movt	r1, #5
   5d520:	str	r1, [sp, #12]
   5d524:	movw	r1, #54864	; 0xd650
   5d528:	movt	r1, #5
   5d52c:	stmib	sp, {r0, r1}
   5d530:	add	r0, sp, #4
   5d534:	mov	r1, r4
   5d538:	bl	5a7e0 <fputs@plt+0x493f8>
   5d53c:	ldr	r0, [r4, #24]
   5d540:	ldr	r1, [r5]
   5d544:	ldr	r2, [r1, #464]	; 0x1d0
   5d548:	sub	r0, r2, r0
   5d54c:	str	r0, [r1, #464]	; 0x1d0
   5d550:	movw	r0, #4098	; 0x1002
   5d554:	ldr	r1, [r5, #24]
   5d558:	cmp	r1, #0
   5d55c:	bgt	5d570 <fputs@plt+0x4c188>
   5d560:	ldr	r1, [sp, #4]
   5d564:	ldr	r1, [r1, #68]	; 0x44
   5d568:	cmp	r1, #1
   5d56c:	blt	5d57c <fputs@plt+0x4c194>
   5d570:	ldr	r1, [r4, #4]
   5d574:	orr	r1, r1, #8
   5d578:	str	r1, [r4, #4]
   5d57c:	and	r0, r6, r0
   5d580:	ldrh	r1, [r5, #28]
   5d584:	tst	r1, #2
   5d588:	beq	5d598 <fputs@plt+0x4c1b0>
   5d58c:	ldr	r2, [r4, #4]
   5d590:	orr	r2, r2, #2
   5d594:	str	r2, [r4, #4]
   5d598:	orr	r0, r1, r0
   5d59c:	strh	r0, [r5, #28]
   5d5a0:	ldr	r0, [r4, #4]
   5d5a4:	ubfx	r0, r0, #3, #1
   5d5a8:	sub	sp, fp, #16
   5d5ac:	pop	{r4, r5, r6, sl, fp, pc}
   5d5b0:	push	{r4, r5, r6, r7, fp, lr}
   5d5b4:	add	fp, sp, #16
   5d5b8:	mov	r5, r0
   5d5bc:	mov	r0, #0
   5d5c0:	cmp	r1, #0
   5d5c4:	beq	5d618 <fputs@plt+0x4c230>
   5d5c8:	mov	r4, r1
   5d5cc:	ldr	r1, [r1]
   5d5d0:	cmp	r1, #1
   5d5d4:	blt	5d618 <fputs@plt+0x4c230>
   5d5d8:	mov	r6, #0
   5d5dc:	mov	r7, #0
   5d5e0:	ldr	r0, [r4, #4]
   5d5e4:	ldr	r1, [r0, r6]
   5d5e8:	mov	r0, r5
   5d5ec:	bl	5d488 <fputs@plt+0x4c0a0>
   5d5f0:	cmp	r0, #0
   5d5f4:	bne	5d614 <fputs@plt+0x4c22c>
   5d5f8:	add	r7, r7, #1
   5d5fc:	add	r6, r6, #20
   5d600:	ldr	r0, [r4]
   5d604:	cmp	r7, r0
   5d608:	blt	5d5e0 <fputs@plt+0x4c1f8>
   5d60c:	mov	r0, #0
   5d610:	pop	{r4, r5, r6, r7, fp, pc}
   5d614:	mov	r0, #2
   5d618:	pop	{r4, r5, r6, r7, fp, pc}
   5d61c:	push	{fp, lr}
   5d620:	mov	fp, sp
   5d624:	ldr	r2, [r0]
   5d628:	ldr	r2, [r2, #104]	; 0x68
   5d62c:	mov	r3, #0
   5d630:	cmp	r2, r1
   5d634:	bge	5d648 <fputs@plt+0x4c260>
   5d638:	movw	r1, #27138	; 0x6a02
   5d63c:	movt	r1, #8
   5d640:	bl	1aa38 <fputs@plt+0x9650>
   5d644:	mov	r3, #1
   5d648:	mov	r0, r3
   5d64c:	pop	{fp, pc}
   5d650:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d654:	add	fp, sp, #28
   5d658:	sub	sp, sp, #28
   5d65c:	mov	r4, r0
   5d660:	ldr	r0, [r1, #4]
   5d664:	mov	r5, #1
   5d668:	tst	r0, #4
   5d66c:	bne	5da7c <fputs@plt+0x4c694>
   5d670:	mov	r7, r1
   5d674:	ldr	r8, [r4, #24]
   5d678:	ldr	r6, [r8]
   5d67c:	orr	r1, r0, #4
   5d680:	str	r1, [r7, #4]
   5d684:	ldrb	r1, [r7]
   5d688:	cmp	r1, #118	; 0x76
   5d68c:	ble	5d760 <fputs@plt+0x4c378>
   5d690:	sub	r1, r1, #119	; 0x77
   5d694:	cmp	r1, #32
   5d698:	bhi	5d7dc <fputs@plt+0x4c3f4>
   5d69c:	add	r2, pc, #0
   5d6a0:	ldr	pc, [r2, r1, lsl #2]
   5d6a4:	andeq	sp, r5, r8, ror r7
   5d6a8:	ldrdeq	sp, [r5], -ip
   5d6ac:	ldrdeq	sp, [r5], -ip
   5d6b0:	andeq	sp, r5, r8, lsr #14
   5d6b4:	ldrdeq	sp, [r5], -ip
   5d6b8:	ldrdeq	sp, [r5], -ip
   5d6bc:	ldrdeq	sp, [r5], -ip
   5d6c0:	ldrdeq	sp, [r5], -ip
   5d6c4:	ldrdeq	sp, [r5], -ip
   5d6c8:	ldrdeq	sp, [r5], -ip
   5d6cc:	ldrdeq	sp, [r5], -ip
   5d6d0:	ldrdeq	sp, [r5], -ip
   5d6d4:	ldrdeq	sp, [r5], -ip
   5d6d8:	ldrdeq	sp, [r5], -ip
   5d6dc:	ldrdeq	sp, [r5], -ip
   5d6e0:	ldrdeq	sp, [r5], -ip
   5d6e4:	andeq	sp, r5, r4, asr #15
   5d6e8:	ldrdeq	sp, [r5], -ip
   5d6ec:	ldrdeq	sp, [r5], -ip
   5d6f0:	ldrdeq	sp, [r5], -ip
   5d6f4:	ldrdeq	sp, [r5], -ip
   5d6f8:	ldrdeq	sp, [r5], -ip
   5d6fc:	ldrdeq	sp, [r5], -ip
   5d700:	ldrdeq	sp, [r5], -ip
   5d704:	ldrdeq	sp, [r5], -ip
   5d708:	ldrdeq	sp, [r5], -ip
   5d70c:	ldrdeq	sp, [r5], -ip
   5d710:	ldrdeq	sp, [r5], -ip
   5d714:	ldrdeq	sp, [r5], -ip
   5d718:	ldrdeq	sp, [r5], -ip
   5d71c:	ldrdeq	sp, [r5], -ip
   5d720:	ldrdeq	sp, [r5], -ip
   5d724:	andeq	sp, r5, r4, lsl #16
   5d728:	movw	r2, #27186	; 0x6a32
   5d72c:	movt	r2, #8
   5d730:	mov	r0, r6
   5d734:	mov	r1, r8
   5d738:	mov	r3, #32
   5d73c:	bl	5e9c4 <fputs@plt+0x4d5dc>
   5d740:	ldr	r0, [r7, #16]
   5d744:	ldrb	r2, [r0]
   5d748:	mov	r1, #0
   5d74c:	cmp	r2, #27
   5d750:	bne	5d908 <fputs@plt+0x4c520>
   5d754:	mov	r5, r7
   5d758:	mov	r2, r0
   5d75c:	b	5d918 <fputs@plt+0x4c530>
   5d760:	cmp	r1, #20
   5d764:	beq	5d778 <fputs@plt+0x4c390>
   5d768:	cmp	r1, #27
   5d76c:	beq	5d8ec <fputs@plt+0x4c504>
   5d770:	cmp	r1, #75	; 0x4b
   5d774:	bne	5d7dc <fputs@plt+0x4c3f4>
   5d778:	tst	r0, #2048	; 0x800
   5d77c:	beq	5d7dc <fputs@plt+0x4c3f4>
   5d780:	ldr	r5, [r8, #20]
   5d784:	movw	r2, #27441	; 0x6b31
   5d788:	movt	r2, #8
   5d78c:	mov	r0, r6
   5d790:	mov	r1, r8
   5d794:	mov	r3, #52	; 0x34
   5d798:	bl	5e9c4 <fputs@plt+0x4d5dc>
   5d79c:	ldr	r1, [r7, #20]
   5d7a0:	mov	r0, r4
   5d7a4:	bl	5a890 <fputs@plt+0x494a8>
   5d7a8:	ldr	r0, [r8, #20]
   5d7ac:	cmp	r5, r0
   5d7b0:	beq	5d7dc <fputs@plt+0x4c3f4>
   5d7b4:	ldr	r0, [r7, #4]
   5d7b8:	orr	r0, r0, #32
   5d7bc:	str	r0, [r7, #4]
   5d7c0:	b	5d7dc <fputs@plt+0x4c3f4>
   5d7c4:	movw	r2, #27452	; 0x6b3c
   5d7c8:	movt	r2, #8
   5d7cc:	mov	r0, r6
   5d7d0:	mov	r1, r8
   5d7d4:	mov	r3, #52	; 0x34
   5d7d8:	bl	5e9c4 <fputs@plt+0x4d5dc>
   5d7dc:	ldr	r0, [r6, #68]	; 0x44
   5d7e0:	mov	r5, #2
   5d7e4:	cmp	r0, #0
   5d7e8:	bne	5da7c <fputs@plt+0x4c694>
   5d7ec:	ldr	r0, [r6]
   5d7f0:	ldrb	r0, [r0, #69]	; 0x45
   5d7f4:	cmp	r0, #0
   5d7f8:	movwne	r0, #1
   5d7fc:	lsl	r5, r0, #1
   5d800:	b	5da7c <fputs@plt+0x4c694>
   5d804:	ldr	r0, [r7, #20]
   5d808:	cmp	r0, #0
   5d80c:	mov	sl, #0
   5d810:	ldrne	sl, [r0]
   5d814:	str	r0, [sp, #20]
   5d818:	ldr	r0, [r6]
   5d81c:	ldrb	r0, [r0, #66]	; 0x42
   5d820:	str	r0, [sp, #24]
   5d824:	movw	r2, #27327	; 0x6abf
   5d828:	movt	r2, #8
   5d82c:	mov	r0, r6
   5d830:	mov	r1, r8
   5d834:	mov	r3, #16
   5d838:	bl	5e9c4 <fputs@plt+0x4d5dc>
   5d83c:	ldr	r9, [r7, #8]
   5d840:	mov	r0, r9
   5d844:	bl	13690 <fputs@plt+0x22a8>
   5d848:	str	r0, [sp, #16]
   5d84c:	ldr	r0, [r6]
   5d850:	mov	r1, #0
   5d854:	str	r1, [sp]
   5d858:	mov	r1, r9
   5d85c:	str	sl, [sp, #12]
   5d860:	mov	r2, sl
   5d864:	ldr	r3, [sp, #24]
   5d868:	bl	1e544 <fputs@plt+0xd15c>
   5d86c:	cmp	r0, #0
   5d870:	beq	5d93c <fputs@plt+0x4c554>
   5d874:	mov	r2, r0
   5d878:	ldr	r0, [r0, #16]
   5d87c:	str	r0, [sp, #8]
   5d880:	ldrb	r0, [r2, #3]
   5d884:	tst	r0, #4
   5d888:	str	r2, [sp, #24]
   5d88c:	beq	5d984 <fputs@plt+0x4c59c>
   5d890:	ldr	r0, [r7, #4]
   5d894:	orr	r0, r0, #266240	; 0x41000
   5d898:	str	r0, [r7, #4]
   5d89c:	ldr	r0, [sp, #12]
   5d8a0:	cmp	r0, #2
   5d8a4:	bne	5d96c <fputs@plt+0x4c584>
   5d8a8:	ldr	r0, [sp, #20]
   5d8ac:	ldr	r0, [r0, #4]
   5d8b0:	ldr	r0, [r0, #20]
   5d8b4:	bl	5ea08 <fputs@plt+0x4d620>
   5d8b8:	ldr	r2, [sp, #24]
   5d8bc:	str	r0, [r7, #28]
   5d8c0:	cmn	r0, #1
   5d8c4:	bgt	5d984 <fputs@plt+0x4c59c>
   5d8c8:	movw	r1, #27203	; 0x6a43
   5d8cc:	movt	r1, #8
   5d8d0:	mov	r0, r6
   5d8d4:	bl	1aa38 <fputs@plt+0x9650>
   5d8d8:	ldr	r2, [sp, #24]
   5d8dc:	ldr	r0, [r8, #24]
   5d8e0:	add	r0, r0, #1
   5d8e4:	str	r0, [r8, #24]
   5d8e8:	b	5d984 <fputs@plt+0x4c59c>
   5d8ec:	ldr	r3, [r7, #8]
   5d8f0:	str	r8, [sp]
   5d8f4:	str	r7, [sp, #4]
   5d8f8:	mov	r0, r6
   5d8fc:	mov	r1, #0
   5d900:	mov	r2, #0
   5d904:	b	5d930 <fputs@plt+0x4c548>
   5d908:	ldr	r2, [r0, #16]
   5d90c:	ldr	r1, [r7, #12]
   5d910:	ldr	r1, [r1, #8]
   5d914:	mov	r5, r0
   5d918:	ldr	r3, [r2, #8]
   5d91c:	ldr	r0, [r5, #12]
   5d920:	ldr	r2, [r0, #8]
   5d924:	str	r8, [sp]
   5d928:	str	r7, [sp, #4]
   5d92c:	mov	r0, r6
   5d930:	bl	5dfa4 <fputs@plt+0x4cbbc>
   5d934:	sub	sp, fp, #28
   5d938:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d93c:	ldr	r0, [r6]
   5d940:	mov	r1, #0
   5d944:	str	r1, [sp]
   5d948:	mov	r1, r9
   5d94c:	mvn	r2, #1
   5d950:	ldr	r3, [sp, #24]
   5d954:	bl	1e544 <fputs@plt+0xd15c>
   5d958:	cmp	r0, #0
   5d95c:	beq	5da3c <fputs@plt+0x4c654>
   5d960:	movw	r1, #27396	; 0x6b04
   5d964:	movt	r1, #8
   5d968:	b	5da54 <fputs@plt+0x4c66c>
   5d96c:	ldr	r0, [r2, #20]
   5d970:	ldrb	r0, [r0]
   5d974:	mov	r1, #125829120	; 0x7800000
   5d978:	cmp	r0, #117	; 0x75
   5d97c:	moveq	r1, #8388608	; 0x800000
   5d980:	str	r1, [r7, #28]
   5d984:	ldr	r3, [r2, #20]
   5d988:	mov	r0, #0
   5d98c:	str	r0, [sp]
   5d990:	mov	r0, r6
   5d994:	mov	r1, #31
   5d998:	mov	sl, r2
   5d99c:	mov	r2, #0
   5d9a0:	bl	5c38c <fputs@plt+0x4afa4>
   5d9a4:	cmp	r0, #0
   5d9a8:	beq	5d9e4 <fputs@plt+0x4c5fc>
   5d9ac:	cmp	r0, #1
   5d9b0:	bne	5d9d8 <fputs@plt+0x4c5f0>
   5d9b4:	ldr	r0, [sp, #24]
   5d9b8:	ldr	r2, [r0, #20]
   5d9bc:	movw	r1, #27274	; 0x6a8a
   5d9c0:	movt	r1, #8
   5d9c4:	mov	r0, r6
   5d9c8:	bl	1aa38 <fputs@plt+0x9650>
   5d9cc:	ldr	r0, [r8, #24]
   5d9d0:	add	r0, r0, #1
   5d9d4:	str	r0, [r8, #24]
   5d9d8:	mov	r0, #101	; 0x65
   5d9dc:	strb	r0, [r7]
   5d9e0:	b	5da7c <fputs@plt+0x4c694>
   5d9e4:	ldrh	r0, [sl, #2]
   5d9e8:	tst	r0, #10240	; 0x2800
   5d9ec:	ldrne	r1, [r7, #4]
   5d9f0:	orrne	r1, r1, #524288	; 0x80000
   5d9f4:	strne	r1, [r7, #4]
   5d9f8:	tst	r0, #2048	; 0x800
   5d9fc:	bne	5da18 <fputs@plt+0x4c630>
   5da00:	movw	r2, #27309	; 0x6aad
   5da04:	movt	r2, #8
   5da08:	mov	r0, r6
   5da0c:	mov	r1, r8
   5da10:	mov	r3, #32
   5da14:	bl	5e9c4 <fputs@plt+0x4d5dc>
   5da18:	ldr	r0, [sp, #8]
   5da1c:	cmp	r0, #0
   5da20:	beq	5da70 <fputs@plt+0x4c688>
   5da24:	ldrb	r0, [r8, #28]
   5da28:	tst	r0, #1
   5da2c:	bne	5da88 <fputs@plt+0x4c6a0>
   5da30:	movw	r1, #27337	; 0x6ac9
   5da34:	movt	r1, #8
   5da38:	b	5da54 <fputs@plt+0x4c66c>
   5da3c:	ldr	r0, [r6]
   5da40:	ldrb	r0, [r0, #149]	; 0x95
   5da44:	cmp	r0, #0
   5da48:	bne	5da70 <fputs@plt+0x4c688>
   5da4c:	movw	r1, #27373	; 0x6aed
   5da50:	movt	r1, #8
   5da54:	mov	r0, r6
   5da58:	ldr	r2, [sp, #16]
   5da5c:	mov	r3, r9
   5da60:	bl	1aa38 <fputs@plt+0x9650>
   5da64:	ldr	r0, [r8, #24]
   5da68:	add	r0, r0, #1
   5da6c:	str	r0, [r8, #24]
   5da70:	mov	r0, r4
   5da74:	ldr	r1, [sp, #20]
   5da78:	bl	5a970 <fputs@plt+0x49588>
   5da7c:	mov	r0, r5
   5da80:	sub	sp, fp, #28
   5da84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5da88:	ldrh	r0, [r8, #28]
   5da8c:	bic	r0, r0, #1
   5da90:	strh	r0, [r8, #28]
   5da94:	mov	r0, r4
   5da98:	ldr	r1, [sp, #20]
   5da9c:	bl	5a970 <fputs@plt+0x49588>
   5daa0:	mov	r0, #0
   5daa4:	strb	r0, [r7, #38]	; 0x26
   5daa8:	mov	r0, #153	; 0x99
   5daac:	strb	r0, [r7]
   5dab0:	mov	r4, r8
   5dab4:	ldr	r1, [r4, #4]
   5dab8:	mov	r0, r7
   5dabc:	bl	5ea90 <fputs@plt+0x4d6a8>
   5dac0:	cmp	r0, #0
   5dac4:	bne	5dae4 <fputs@plt+0x4c6fc>
   5dac8:	ldrb	r0, [r7, #38]	; 0x26
   5dacc:	add	r0, r0, #1
   5dad0:	strb	r0, [r7, #38]	; 0x26
   5dad4:	ldr	r4, [r4, #16]
   5dad8:	cmp	r4, #0
   5dadc:	bne	5dab4 <fputs@plt+0x4c6cc>
   5dae0:	b	5db00 <fputs@plt+0x4c718>
   5dae4:	ldrh	r0, [r4, #28]
   5dae8:	ldr	r1, [sp, #24]
   5daec:	ldrh	r1, [r1, #2]
   5daf0:	and	r1, r1, #4096	; 0x1000
   5daf4:	orr	r0, r1, r0
   5daf8:	orr	r0, r0, #2
   5dafc:	strh	r0, [r4, #28]
   5db00:	ldrh	r0, [r8, #28]
   5db04:	orr	r0, r0, #1
   5db08:	strh	r0, [r8, #28]
   5db0c:	b	5da7c <fputs@plt+0x4c694>
   5db10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5db14:	add	fp, sp, #28
   5db18:	sub	sp, sp, #4
   5db1c:	vpush	{d8-d9}
   5db20:	sub	sp, sp, #56	; 0x38
   5db24:	ldr	r2, [r1, #8]
   5db28:	mov	r4, #1
   5db2c:	tst	r2, #4
   5db30:	bne	5df6c <fputs@plt+0x4cb84>
   5db34:	ldr	r8, [r0]
   5db38:	ldr	sl, [r0, #24]
   5db3c:	ldr	r0, [r8]
   5db40:	str	r0, [sp, #20]
   5db44:	tst	r2, #32
   5db48:	bne	5db80 <fputs@plt+0x4c798>
   5db4c:	mov	r0, r8
   5db50:	mov	r2, sl
   5db54:	bl	5f054 <fputs@plt+0x4dc6c>
   5db58:	ldr	r0, [r8, #68]	; 0x44
   5db5c:	mov	r4, #2
   5db60:	cmp	r0, #0
   5db64:	bne	5df6c <fputs@plt+0x4cb84>
   5db68:	ldr	r0, [sp, #20]
   5db6c:	ldrb	r0, [r0, #69]	; 0x45
   5db70:	mov	r4, #2
   5db74:	cmp	r0, #0
   5db78:	movweq	r4, #1
   5db7c:	b	5df6c <fputs@plt+0x4cb84>
   5db80:	add	r7, sp, #24
   5db84:	add	r4, r7, #4
   5db88:	ldr	r0, [r1, #48]	; 0x30
   5db8c:	cmp	r0, #0
   5db90:	str	r0, [sp]
   5db94:	movwne	r0, #1
   5db98:	str	r0, [sp, #12]
   5db9c:	vmov.i32	q4, #0	; 0x00000000
   5dba0:	mov	r2, #12
   5dba4:	str	r1, [sp, #4]
   5dba8:	mov	r9, r1
   5dbac:	mov	r0, #0
   5dbb0:	str	r0, [sp, #16]
   5dbb4:	str	r4, [sp, #8]
   5dbb8:	ldr	r0, [r9, #8]
   5dbbc:	orr	r0, r0, #4
   5dbc0:	str	r0, [r9, #8]
   5dbc4:	mov	r0, r4
   5dbc8:	vst1.32	{d8-d9}, [r0], r2
   5dbcc:	vst1.32	{d8-d9}, [r0]
   5dbd0:	str	r8, [sp, #24]
   5dbd4:	ldr	r1, [r9, #56]	; 0x38
   5dbd8:	mov	r0, r7
   5dbdc:	bl	5d488 <fputs@plt+0x4c0a0>
   5dbe0:	cmp	r0, #0
   5dbe4:	bne	5df68 <fputs@plt+0x4cb80>
   5dbe8:	ldr	r1, [r9, #60]	; 0x3c
   5dbec:	mov	r0, r7
   5dbf0:	bl	5d488 <fputs@plt+0x4c0a0>
   5dbf4:	cmp	r0, #0
   5dbf8:	bne	5df68 <fputs@plt+0x4cb80>
   5dbfc:	ldrb	r0, [r9, #9]
   5dc00:	tst	r0, #128	; 0x80
   5dc04:	beq	5dc20 <fputs@plt+0x4c838>
   5dc08:	ldr	r0, [r9, #28]
   5dc0c:	ldr	r1, [r9, #44]	; 0x2c
   5dc10:	ldr	r0, [r0, #28]
   5dc14:	str	r1, [r0, #44]	; 0x2c
   5dc18:	mov	r0, #0
   5dc1c:	str	r0, [r9, #44]	; 0x2c
   5dc20:	ldr	r0, [r9, #28]
   5dc24:	ldr	r1, [r0]
   5dc28:	cmp	r1, #1
   5dc2c:	blt	5dd04 <fputs@plt+0x4c91c>
   5dc30:	mov	r4, #0
   5dc34:	b	5dc64 <fputs@plt+0x4c87c>
   5dc38:	ldrb	r0, [r7, #45]	; 0x2d
   5dc3c:	and	r0, r0, #247	; 0xf7
   5dc40:	cmp	r5, #0
   5dc44:	movwne	r5, #1
   5dc48:	orr	r0, r0, r5, lsl #3
   5dc4c:	strb	r0, [r7, #45]	; 0x2d
   5dc50:	add	r4, r4, #1
   5dc54:	ldr	r0, [r9, #28]
   5dc58:	ldr	r1, [r0]
   5dc5c:	cmp	r4, r1
   5dc60:	bge	5dd04 <fputs@plt+0x4c91c>
   5dc64:	add	r1, r4, r4, lsl #3
   5dc68:	add	r7, r0, r1, lsl #3
   5dc6c:	ldr	r1, [r7, #28]
   5dc70:	cmp	r1, #0
   5dc74:	beq	5dc50 <fputs@plt+0x4c868>
   5dc78:	ldr	r6, [r8, #496]	; 0x1f0
   5dc7c:	mov	r5, #0
   5dc80:	cmp	sl, #0
   5dc84:	beq	5dca4 <fputs@plt+0x4c8bc>
   5dc88:	mov	r0, sl
   5dc8c:	ldr	r2, [r0, #16]
   5dc90:	ldr	r0, [r0, #20]
   5dc94:	add	r5, r0, r5
   5dc98:	cmp	r2, #0
   5dc9c:	mov	r0, r2
   5dca0:	bne	5dc8c <fputs@plt+0x4c8a4>
   5dca4:	ldr	r0, [r7, #16]
   5dca8:	cmp	r0, #0
   5dcac:	strne	r0, [r8, #496]	; 0x1f0
   5dcb0:	mov	r0, r8
   5dcb4:	mov	r2, sl
   5dcb8:	bl	5f0ec <fputs@plt+0x4dd04>
   5dcbc:	str	r6, [r8, #496]	; 0x1f0
   5dcc0:	ldr	r0, [r8, #68]	; 0x44
   5dcc4:	cmp	r0, #0
   5dcc8:	bne	5df68 <fputs@plt+0x4cb80>
   5dccc:	ldr	r0, [sp, #20]
   5dcd0:	ldrb	r0, [r0, #69]	; 0x45
   5dcd4:	cmp	r0, #0
   5dcd8:	bne	5df68 <fputs@plt+0x4cb80>
   5dcdc:	cmp	sl, #0
   5dce0:	beq	5dc38 <fputs@plt+0x4c850>
   5dce4:	mov	r0, sl
   5dce8:	ldr	r1, [r0, #16]
   5dcec:	ldr	r0, [r0, #20]
   5dcf0:	sub	r5, r5, r0
   5dcf4:	cmp	r1, #0
   5dcf8:	mov	r0, r1
   5dcfc:	bne	5dce8 <fputs@plt+0x4c900>
   5dd00:	b	5dc38 <fputs@plt+0x4c850>
   5dd04:	mov	r0, #1
   5dd08:	strh	r0, [sp, #52]	; 0x34
   5dd0c:	ldr	r0, [r9, #28]
   5dd10:	str	sl, [sp, #40]	; 0x28
   5dd14:	str	r0, [sp, #28]
   5dd18:	ldr	r1, [r9]
   5dd1c:	add	r7, sp, #24
   5dd20:	mov	r0, r7
   5dd24:	bl	5d5b0 <fputs@plt+0x4c1c8>
   5dd28:	cmp	r0, #0
   5dd2c:	bne	5df68 <fputs@plt+0x4cb80>
   5dd30:	ldr	r4, [r9, #36]	; 0x24
   5dd34:	cmp	r4, #0
   5dd38:	bne	5dd54 <fputs@plt+0x4c96c>
   5dd3c:	ldrh	r0, [sp, #52]	; 0x34
   5dd40:	tst	r0, #2
   5dd44:	bne	5dd54 <fputs@plt+0x4c96c>
   5dd48:	bic	r0, r0, #1
   5dd4c:	strh	r0, [sp, #52]	; 0x34
   5dd50:	b	5dd6c <fputs@plt+0x4c984>
   5dd54:	ldr	r0, [r9, #8]
   5dd58:	ldrh	r1, [sp, #52]	; 0x34
   5dd5c:	and	r1, r1, #4096	; 0x1000
   5dd60:	orr	r0, r1, r0
   5dd64:	orr	r0, r0, #8
   5dd68:	str	r0, [r9, #8]
   5dd6c:	ldr	r1, [r9, #40]	; 0x28
   5dd70:	cmp	r4, #0
   5dd74:	bne	5dd80 <fputs@plt+0x4c998>
   5dd78:	cmp	r1, #0
   5dd7c:	bne	5df80 <fputs@plt+0x4cb98>
   5dd80:	ldr	r0, [r9]
   5dd84:	str	r0, [sp, #32]
   5dd88:	mov	r0, r7
   5dd8c:	bl	5d488 <fputs@plt+0x4c0a0>
   5dd90:	cmp	r0, #0
   5dd94:	bne	5df68 <fputs@plt+0x4cb80>
   5dd98:	ldr	r1, [r9, #32]
   5dd9c:	mov	r0, r7
   5dda0:	bl	5d488 <fputs@plt+0x4c0a0>
   5dda4:	cmp	r0, #0
   5dda8:	bne	5df68 <fputs@plt+0x4cb80>
   5ddac:	ldr	r0, [r9, #28]
   5ddb0:	ldr	r1, [r0]
   5ddb4:	cmp	r1, #1
   5ddb8:	blt	5de08 <fputs@plt+0x4ca20>
   5ddbc:	mov	r5, #0
   5ddc0:	mov	r6, #0
   5ddc4:	b	5dde0 <fputs@plt+0x4c9f8>
   5ddc8:	add	r5, r5, #72	; 0x48
   5ddcc:	add	r6, r6, #1
   5ddd0:	ldr	r0, [r9, #28]
   5ddd4:	ldr	r1, [r0]
   5ddd8:	cmp	r6, r1
   5dddc:	bge	5de08 <fputs@plt+0x4ca20>
   5dde0:	add	r0, r0, r5
   5dde4:	ldrb	r1, [r0, #45]	; 0x2d
   5dde8:	tst	r1, #4
   5ddec:	beq	5ddc8 <fputs@plt+0x4c9e0>
   5ddf0:	ldr	r1, [r0, #72]	; 0x48
   5ddf4:	mov	r0, r7
   5ddf8:	bl	5d5b0 <fputs@plt+0x4c1c8>
   5ddfc:	cmp	r0, #0
   5de00:	beq	5ddc8 <fputs@plt+0x4c9e0>
   5de04:	b	5df68 <fputs@plt+0x4cb80>
   5de08:	mov	r1, #0
   5de0c:	str	r1, [sp, #40]	; 0x28
   5de10:	ldrh	r1, [sp, #52]	; 0x34
   5de14:	orr	r1, r1, #1
   5de18:	strh	r1, [sp, #52]	; 0x34
   5de1c:	ldrb	r1, [r9, #9]
   5de20:	tst	r1, #128	; 0x80
   5de24:	beq	5de3c <fputs@plt+0x4ca54>
   5de28:	ldr	r0, [r0, #28]
   5de2c:	ldr	r1, [r0, #44]	; 0x2c
   5de30:	str	r1, [r9, #44]	; 0x2c
   5de34:	mov	r1, #0
   5de38:	str	r1, [r0, #44]	; 0x2c
   5de3c:	ldr	r0, [sp, #12]
   5de40:	ldr	r1, [sp, #16]
   5de44:	cmp	r1, r0
   5de48:	bcc	5de6c <fputs@plt+0x4ca84>
   5de4c:	ldr	r2, [r9, #44]	; 0x2c
   5de50:	mov	r0, r7
   5de54:	mov	r1, r9
   5de58:	movw	r3, #27749	; 0x6c65
   5de5c:	movt	r3, #8
   5de60:	bl	5f134 <fputs@plt+0x4dd4c>
   5de64:	cmp	r0, #0
   5de68:	bne	5df68 <fputs@plt+0x4cb80>
   5de6c:	ldr	r0, [sp, #20]
   5de70:	ldrb	r0, [r0, #69]	; 0x45
   5de74:	cmp	r0, #0
   5de78:	bne	5df68 <fputs@plt+0x4cb80>
   5de7c:	cmp	r4, #0
   5de80:	beq	5deec <fputs@plt+0x4cb04>
   5de84:	mov	r0, r7
   5de88:	mov	r1, r9
   5de8c:	mov	r2, r4
   5de90:	movw	r3, #27755	; 0x6c6b
   5de94:	movt	r3, #8
   5de98:	bl	5f134 <fputs@plt+0x4dd4c>
   5de9c:	cmp	r0, #0
   5dea0:	bne	5df68 <fputs@plt+0x4cb80>
   5dea4:	ldr	r0, [sp, #20]
   5dea8:	ldrb	r0, [r0, #69]	; 0x45
   5deac:	cmp	r0, #0
   5deb0:	bne	5df68 <fputs@plt+0x4cb80>
   5deb4:	ldr	r0, [r4]
   5deb8:	cmp	r0, #1
   5debc:	blt	5deec <fputs@plt+0x4cb04>
   5dec0:	ldr	r0, [r4, #4]
   5dec4:	mov	r1, #0
   5dec8:	ldr	r2, [r0]
   5decc:	ldrb	r2, [r2, #4]
   5ded0:	tst	r2, #2
   5ded4:	bne	5df58 <fputs@plt+0x4cb70>
   5ded8:	add	r0, r0, #20
   5dedc:	add	r1, r1, #1
   5dee0:	ldr	r2, [r4]
   5dee4:	cmp	r1, r2
   5dee8:	blt	5dec8 <fputs@plt+0x4cae0>
   5deec:	ldr	r1, [r9, #52]	; 0x34
   5def0:	cmp	r1, #0
   5def4:	beq	5df10 <fputs@plt+0x4cb28>
   5def8:	ldr	r0, [r1]
   5defc:	ldr	r0, [r0]
   5df00:	ldr	r2, [r9]
   5df04:	ldr	r2, [r2]
   5df08:	cmp	r2, r0
   5df0c:	bne	5df8c <fputs@plt+0x4cba4>
   5df10:	ldr	r0, [sp, #16]
   5df14:	add	r0, r0, #1
   5df18:	str	r0, [sp, #16]
   5df1c:	ldr	r9, [r9, #48]	; 0x30
   5df20:	cmp	r9, #0
   5df24:	ldr	r4, [sp, #8]
   5df28:	mov	r2, #12
   5df2c:	bne	5dbb8 <fputs@plt+0x4c7d0>
   5df30:	ldr	r0, [sp]
   5df34:	cmp	r0, #0
   5df38:	mov	r4, #2
   5df3c:	ldr	r1, [sp, #4]
   5df40:	beq	5df9c <fputs@plt+0x4cbb4>
   5df44:	mov	r0, r8
   5df48:	bl	5f304 <fputs@plt+0x4df1c>
   5df4c:	cmp	r0, #0
   5df50:	moveq	r4, #1
   5df54:	b	5df6c <fputs@plt+0x4cb84>
   5df58:	movw	r1, #27761	; 0x6c71
   5df5c:	movt	r1, #8
   5df60:	mov	r0, r8
   5df64:	bl	1aa38 <fputs@plt+0x9650>
   5df68:	mov	r4, #2
   5df6c:	mov	r0, r4
   5df70:	sub	sp, fp, #48	; 0x30
   5df74:	vpop	{d8-d9}
   5df78:	add	sp, sp, #4
   5df7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5df80:	movw	r1, #27705	; 0x6c39
   5df84:	movt	r1, #8
   5df88:	b	5df60 <fputs@plt+0x4cb78>
   5df8c:	mov	r0, r8
   5df90:	bl	5f2b8 <fputs@plt+0x4ded0>
   5df94:	mov	r4, #2
   5df98:	b	5df6c <fputs@plt+0x4cb84>
   5df9c:	mov	r4, #1
   5dfa0:	b	5df6c <fputs@plt+0x4cb84>
   5dfa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5dfa8:	add	fp, sp, #28
   5dfac:	sub	sp, sp, #68	; 0x44
   5dfb0:	str	r3, [fp, #-32]	; 0xffffffe0
   5dfb4:	mov	ip, r2
   5dfb8:	mov	r7, r0
   5dfbc:	ldr	r0, [r0]
   5dfc0:	str	r0, [sp, #12]
   5dfc4:	ldr	r2, [fp, #12]
   5dfc8:	mov	r6, #0
   5dfcc:	str	r6, [r2, #44]	; 0x2c
   5dfd0:	mvn	r0, #0
   5dfd4:	str	r0, [r2, #28]
   5dfd8:	ldr	r5, [fp, #8]
   5dfdc:	cmp	r1, #0
   5dfe0:	mov	r8, #0
   5dfe4:	str	r7, [sp, #24]
   5dfe8:	beq	5e06c <fputs@plt+0x4cc84>
   5dfec:	ldrb	r0, [r5, #28]
   5dff0:	mov	r8, #0
   5dff4:	tst	r0, #20
   5dff8:	beq	5e004 <fputs@plt+0x4cc1c>
   5dffc:	mov	r1, #0
   5e000:	b	5e074 <fputs@plt+0x4cc8c>
   5e004:	ldr	r2, [sp, #12]
   5e008:	ldr	r0, [r2, #20]
   5e00c:	cmp	r0, #1
   5e010:	blt	5e074 <fputs@plt+0x4cc8c>
   5e014:	mov	r9, ip
   5e018:	mov	r6, r1
   5e01c:	ldr	r4, [r2, #16]
   5e020:	mov	r5, #0
   5e024:	ldr	r0, [r4, r5, lsl #4]
   5e028:	mov	r1, r6
   5e02c:	bl	15bb4 <fputs@plt+0x47cc>
   5e030:	cmp	r0, #0
   5e034:	beq	5e054 <fputs@plt+0x4cc6c>
   5e038:	add	r5, r5, #1
   5e03c:	ldr	r0, [sp, #12]
   5e040:	ldr	r0, [r0, #20]
   5e044:	cmp	r5, r0
   5e048:	blt	5e024 <fputs@plt+0x4cc3c>
   5e04c:	mov	r8, #0
   5e050:	b	5e05c <fputs@plt+0x4cc74>
   5e054:	add	r0, r4, r5, lsl #4
   5e058:	ldr	r8, [r0, #12]
   5e05c:	ldr	r5, [fp, #8]
   5e060:	mov	r1, r6
   5e064:	mov	ip, r9
   5e068:	mov	r6, #0
   5e06c:	cmp	r5, #0
   5e070:	beq	5e750 <fputs@plt+0x4d368>
   5e074:	cmp	ip, #0
   5e078:	mov	r0, ip
   5e07c:	movwne	r0, #1
   5e080:	str	r1, [fp, #-40]	; 0xffffffd8
   5e084:	clz	r1, r1
   5e088:	lsr	r1, r1, #5
   5e08c:	and	r0, r0, r1
   5e090:	mov	r1, #0
   5e094:	str	r1, [sp, #44]	; 0x2c
   5e098:	eor	r0, r0, #1
   5e09c:	str	r0, [sp, #16]
   5e0a0:	mov	r4, r5
   5e0a4:	mov	r0, #0
   5e0a8:	str	r0, [sp, #8]
   5e0ac:	mov	r6, #0
   5e0b0:	mov	r0, #0
   5e0b4:	str	ip, [fp, #-44]	; 0xffffffd4
   5e0b8:	b	5e0e4 <fputs@plt+0x4ccfc>
   5e0bc:	cmp	r0, #0
   5e0c0:	bne	5e7c4 <fputs@plt+0x4d3dc>
   5e0c4:	ldr	r0, [sp, #20]
   5e0c8:	add	r0, r0, #1
   5e0cc:	ldr	r4, [sp, #28]
   5e0d0:	ldr	r4, [r4, #16]
   5e0d4:	cmp	r4, #0
   5e0d8:	ldr	r7, [sp, #24]
   5e0dc:	ldr	ip, [fp, #-44]	; 0xffffffd4
   5e0e0:	beq	5e7ac <fputs@plt+0x4d3c4>
   5e0e4:	ldr	r2, [r4, #4]
   5e0e8:	cmp	r2, #0
   5e0ec:	str	r4, [sp, #28]
   5e0f0:	str	r0, [sp, #20]
   5e0f4:	beq	5e364 <fputs@plt+0x4cf7c>
   5e0f8:	ldr	r0, [r2]
   5e0fc:	cmp	r0, #1
   5e100:	blt	5e370 <fputs@plt+0x4cf88>
   5e104:	add	r7, r2, #8
   5e108:	mov	r1, #0
   5e10c:	mov	r0, #0
   5e110:	str	r0, [fp, #-36]	; 0xffffffdc
   5e114:	ldr	r9, [fp, #-40]	; 0xffffffd8
   5e118:	str	r2, [sp, #40]	; 0x28
   5e11c:	str	r8, [sp, #32]
   5e120:	b	5e150 <fputs@plt+0x4cd68>
   5e124:	ldr	r5, [fp, #12]
   5e128:	ldr	r2, [sp, #40]	; 0x28
   5e12c:	mov	r1, r8
   5e130:	mov	r8, sl
   5e134:	ldr	ip, [fp, #-44]	; 0xffffffd4
   5e138:	ldr	r6, [sp, #48]	; 0x30
   5e13c:	add	r7, r7, #72	; 0x48
   5e140:	add	r1, r1, #1
   5e144:	ldr	r0, [r2]
   5e148:	cmp	r1, r0
   5e14c:	bge	5e37c <fputs@plt+0x4cf94>
   5e150:	ldrd	r4, [r7, #16]
   5e154:	cmp	r5, #0
   5e158:	beq	5e168 <fputs@plt+0x4cd80>
   5e15c:	ldrb	r0, [r5, #9]
   5e160:	tst	r0, #4
   5e164:	bne	5e178 <fputs@plt+0x4cd90>
   5e168:	ldr	r5, [fp, #12]
   5e16c:	cmp	r9, #0
   5e170:	bne	5e234 <fputs@plt+0x4ce4c>
   5e174:	b	5e240 <fputs@plt+0x4ce58>
   5e178:	str	r1, [sp, #36]	; 0x24
   5e17c:	str	r6, [sp, #48]	; 0x30
   5e180:	ldr	r8, [r5]
   5e184:	ldr	r0, [r8]
   5e188:	cmp	r0, #1
   5e18c:	blt	5e1fc <fputs@plt+0x4ce14>
   5e190:	mov	sl, #0
   5e194:	mov	r6, #8
   5e198:	mov	r9, #0
   5e19c:	ldr	r5, [fp, #12]
   5e1a0:	b	5e1b8 <fputs@plt+0x4cdd0>
   5e1a4:	add	r6, r6, #20
   5e1a8:	add	sl, sl, #1
   5e1ac:	ldr	r0, [r8]
   5e1b0:	cmp	sl, r0
   5e1b4:	bge	5e204 <fputs@plt+0x4ce1c>
   5e1b8:	ldr	r0, [r8, #4]
   5e1bc:	ldr	r0, [r0, r6]
   5e1c0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5e1c4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   5e1c8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   5e1cc:	bl	5eb08 <fputs@plt+0x4d720>
   5e1d0:	cmp	r0, #0
   5e1d4:	beq	5e1a4 <fputs@plt+0x4cdbc>
   5e1d8:	strh	sl, [r5, #32]
   5e1dc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5e1e0:	add	r0, r0, #1
   5e1e4:	str	r0, [fp, #-36]	; 0xffffffdc
   5e1e8:	mov	r9, #1
   5e1ec:	mov	r0, #2
   5e1f0:	str	r0, [sp, #44]	; 0x2c
   5e1f4:	str	r7, [sp, #48]	; 0x30
   5e1f8:	b	5e1a4 <fputs@plt+0x4cdbc>
   5e1fc:	mov	r9, #0
   5e200:	ldr	r5, [fp, #12]
   5e204:	ldr	ip, [fp, #-44]	; 0xffffffd4
   5e208:	cmp	ip, #0
   5e20c:	beq	5e34c <fputs@plt+0x4cf64>
   5e210:	cmp	r9, #0
   5e214:	ldr	r8, [sp, #32]
   5e218:	ldr	r6, [sp, #48]	; 0x30
   5e21c:	ldr	r9, [fp, #-40]	; 0xffffffd8
   5e220:	ldr	r2, [sp, #40]	; 0x28
   5e224:	ldr	r1, [sp, #36]	; 0x24
   5e228:	bne	5e13c <fputs@plt+0x4cd54>
   5e22c:	cmp	r9, #0
   5e230:	beq	5e240 <fputs@plt+0x4ce58>
   5e234:	ldr	r0, [r4, #64]	; 0x40
   5e238:	cmp	r0, r8
   5e23c:	bne	5e13c <fputs@plt+0x4cd54>
   5e240:	cmp	ip, #0
   5e244:	beq	5e28c <fputs@plt+0x4cea4>
   5e248:	mov	sl, r8
   5e24c:	mov	r8, r6
   5e250:	mov	r9, r1
   5e254:	ldr	r0, [r7, #12]
   5e258:	cmp	r0, #0
   5e25c:	ldreq	r0, [r4]
   5e260:	mov	r1, ip
   5e264:	mov	r6, ip
   5e268:	bl	15bb4 <fputs@plt+0x47cc>
   5e26c:	mov	ip, r6
   5e270:	cmp	r0, #0
   5e274:	mov	r1, r9
   5e278:	mov	r6, r8
   5e27c:	mov	r8, sl
   5e280:	ldr	r9, [fp, #-40]	; 0xffffffd8
   5e284:	ldr	r2, [sp, #40]	; 0x28
   5e288:	bne	5e13c <fputs@plt+0x4cd54>
   5e28c:	ldr	r0, [sp, #44]	; 0x2c
   5e290:	cmp	r0, #0
   5e294:	moveq	r6, r7
   5e298:	add	r0, r0, #1
   5e29c:	str	r0, [sp, #44]	; 0x2c
   5e2a0:	ldrsh	r0, [r4, #34]	; 0x22
   5e2a4:	cmp	r0, #1
   5e2a8:	blt	5e13c <fputs@plt+0x4cd54>
   5e2ac:	str	r6, [sp, #48]	; 0x30
   5e2b0:	mov	sl, r8
   5e2b4:	mov	r8, r1
   5e2b8:	ldr	r5, [r4, #4]
   5e2bc:	mov	r6, #0
   5e2c0:	b	5e2d4 <fputs@plt+0x4ceec>
   5e2c4:	ldrsh	r0, [r4, #34]	; 0x22
   5e2c8:	add	r6, r6, #1
   5e2cc:	cmp	r6, r0
   5e2d0:	bge	5e124 <fputs@plt+0x4cd3c>
   5e2d4:	ldr	r0, [r5, r6, lsl #4]
   5e2d8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5e2dc:	bl	15bb4 <fputs@plt+0x47cc>
   5e2e0:	cmp	r0, #0
   5e2e4:	bne	5e2c4 <fputs@plt+0x4cedc>
   5e2e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5e2ec:	cmp	r0, #1
   5e2f0:	bne	5e314 <fputs@plt+0x4cf2c>
   5e2f4:	ldrb	r0, [r7, #36]	; 0x24
   5e2f8:	tst	r0, #4
   5e2fc:	bne	5e2c4 <fputs@plt+0x4cedc>
   5e300:	ldr	r0, [r7, #52]	; 0x34
   5e304:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5e308:	bl	5ec04 <fputs@plt+0x4d81c>
   5e30c:	cmp	r0, #0
   5e310:	bne	5e2c4 <fputs@plt+0x4cedc>
   5e314:	ldrsh	r0, [r4, #32]
   5e318:	cmp	r0, r6
   5e31c:	movweq	r6, #65535	; 0xffff
   5e320:	ldr	r5, [fp, #12]
   5e324:	strh	r6, [r5, #32]
   5e328:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5e32c:	add	r0, r0, #1
   5e330:	str	r0, [fp, #-36]	; 0xffffffdc
   5e334:	mov	r6, r7
   5e338:	ldr	r2, [sp, #40]	; 0x28
   5e33c:	mov	r1, r8
   5e340:	mov	r8, sl
   5e344:	ldr	ip, [fp, #-44]	; 0xffffffd4
   5e348:	b	5e13c <fputs@plt+0x4cd54>
   5e34c:	ldr	r8, [sp, #32]
   5e350:	ldr	r6, [sp, #48]	; 0x30
   5e354:	ldr	r9, [fp, #-40]	; 0xffffffd8
   5e358:	ldr	r2, [sp, #40]	; 0x28
   5e35c:	ldr	r1, [sp, #36]	; 0x24
   5e360:	b	5e13c <fputs@plt+0x4cd54>
   5e364:	mov	r0, #0
   5e368:	str	r0, [fp, #-36]	; 0xffffffdc
   5e36c:	b	5e3d8 <fputs@plt+0x4cff0>
   5e370:	mov	r0, #0
   5e374:	str	r0, [fp, #-36]	; 0xffffffdc
   5e378:	ldr	r5, [fp, #12]
   5e37c:	cmp	r6, #0
   5e380:	beq	5e3c8 <fputs@plt+0x4cfe0>
   5e384:	ldr	r0, [r6, #44]	; 0x2c
   5e388:	str	r0, [r5, #28]
   5e38c:	ldr	r0, [r6, #16]
   5e390:	str	r0, [r5, #44]	; 0x2c
   5e394:	ldrb	r0, [r6, #36]	; 0x24
   5e398:	tst	r0, #8
   5e39c:	mov	r1, r5
   5e3a0:	ldr	r5, [fp, #8]
   5e3a4:	ldr	r7, [sp, #24]
   5e3a8:	ldr	r4, [sp, #28]
   5e3ac:	beq	5e3bc <fputs@plt+0x4cfd4>
   5e3b0:	ldr	r0, [r1, #4]
   5e3b4:	orr	r0, r0, #1048576	; 0x100000
   5e3b8:	str	r0, [r1, #4]
   5e3bc:	ldr	r0, [r1, #44]	; 0x2c
   5e3c0:	ldr	r8, [r0, #64]	; 0x40
   5e3c4:	b	5e3d8 <fputs@plt+0x4cff0>
   5e3c8:	mov	r6, #0
   5e3cc:	ldr	r5, [fp, #8]
   5e3d0:	ldr	r7, [sp, #24]
   5e3d4:	ldr	r4, [sp, #28]
   5e3d8:	ldr	r0, [sp, #44]	; 0x2c
   5e3dc:	cmp	r0, #0
   5e3e0:	movwne	r0, #1
   5e3e4:	ldr	r1, [sp, #16]
   5e3e8:	orrs	r0, r1, r0
   5e3ec:	bne	5e614 <fputs@plt+0x4d22c>
   5e3f0:	ldr	r4, [r7, #420]	; 0x1a4
   5e3f4:	cmp	r4, #0
   5e3f8:	beq	5e47c <fputs@plt+0x4d094>
   5e3fc:	ldrb	r5, [r7, #440]	; 0x1b8
   5e400:	cmp	r5, #109	; 0x6d
   5e404:	beq	5e440 <fputs@plt+0x4d058>
   5e408:	movw	r0, #27463	; 0x6b47
   5e40c:	movt	r0, #8
   5e410:	mov	sl, ip
   5e414:	mov	r1, ip
   5e418:	bl	15bb4 <fputs@plt+0x47cc>
   5e41c:	cmp	r0, #0
   5e420:	beq	5e48c <fputs@plt+0x4d0a4>
   5e424:	cmp	r5, #108	; 0x6c
   5e428:	mov	ip, sl
   5e42c:	bne	5e440 <fputs@plt+0x4d058>
   5e430:	mov	r0, #0
   5e434:	str	r0, [sp, #44]	; 0x2c
   5e438:	ldr	r5, [fp, #8]
   5e43c:	b	5e484 <fputs@plt+0x4d09c>
   5e440:	movw	r0, #27467	; 0x6b4b
   5e444:	movt	r0, #8
   5e448:	mov	sl, ip
   5e44c:	mov	r1, ip
   5e450:	bl	15bb4 <fputs@plt+0x47cc>
   5e454:	mov	r1, #0
   5e458:	cmp	r0, #0
   5e45c:	ldr	r5, [fp, #8]
   5e460:	beq	5e490 <fputs@plt+0x4d0a8>
   5e464:	mov	r0, #0
   5e468:	str	r0, [sp, #44]	; 0x2c
   5e46c:	ldr	r4, [sp, #28]
   5e470:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5e474:	mov	ip, sl
   5e478:	b	5e698 <fputs@plt+0x4d2b0>
   5e47c:	mov	r0, #0
   5e480:	str	r0, [sp, #44]	; 0x2c
   5e484:	ldr	r4, [sp, #28]
   5e488:	b	5e67c <fputs@plt+0x4d294>
   5e48c:	mov	r1, #1
   5e490:	ldr	r0, [fp, #12]
   5e494:	str	r1, [r0, #28]
   5e498:	ldrsh	r7, [r4, #34]	; 0x22
   5e49c:	ldr	r8, [r4, #64]	; 0x40
   5e4a0:	cmp	r7, #1
   5e4a4:	blt	5e4f4 <fputs@plt+0x4d10c>
   5e4a8:	mov	r9, r6
   5e4ac:	ldr	r6, [r4, #4]
   5e4b0:	ldr	r0, [r6]
   5e4b4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5e4b8:	bl	15bb4 <fputs@plt+0x47cc>
   5e4bc:	cmp	r0, #0
   5e4c0:	beq	5e508 <fputs@plt+0x4d120>
   5e4c4:	mov	r5, #1
   5e4c8:	ldrsh	r7, [r4, #34]	; 0x22
   5e4cc:	cmp	r5, r7
   5e4d0:	bge	5e52c <fputs@plt+0x4d144>
   5e4d4:	ldr	r0, [r6, r5, lsl #4]
   5e4d8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5e4dc:	bl	15bb4 <fputs@plt+0x47cc>
   5e4e0:	add	r5, r5, #1
   5e4e4:	cmp	r0, #0
   5e4e8:	bne	5e4c8 <fputs@plt+0x4d0e0>
   5e4ec:	sub	r5, r5, #1
   5e4f0:	b	5e50c <fputs@plt+0x4d124>
   5e4f4:	mov	r5, #0
   5e4f8:	mov	ip, sl
   5e4fc:	cmp	r5, r7
   5e500:	bge	5e53c <fputs@plt+0x4d154>
   5e504:	b	5e570 <fputs@plt+0x4d188>
   5e508:	mov	r5, #0
   5e50c:	mov	ip, sl
   5e510:	mov	r6, r9
   5e514:	ldrsh	r0, [r4, #32]
   5e518:	cmp	r5, r0
   5e51c:	mvneq	r5, #0
   5e520:	cmp	r5, r7
   5e524:	bge	5e53c <fputs@plt+0x4d154>
   5e528:	b	5e570 <fputs@plt+0x4d188>
   5e52c:	mov	ip, sl
   5e530:	mov	r6, r9
   5e534:	cmp	r5, r7
   5e538:	blt	5e570 <fputs@plt+0x4d188>
   5e53c:	mov	r9, r8
   5e540:	mov	r8, r6
   5e544:	mov	r6, ip
   5e548:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5e54c:	bl	1f900 <fputs@plt+0xe518>
   5e550:	cmp	r0, #0
   5e554:	beq	5e564 <fputs@plt+0x4d17c>
   5e558:	ldrb	r0, [r4, #42]	; 0x2a
   5e55c:	tst	r0, #64	; 0x40
   5e560:	mvneq	r5, #0
   5e564:	mov	ip, r6
   5e568:	mov	r6, r8
   5e56c:	mov	r8, r9
   5e570:	ldr	r0, [sp, #44]	; 0x2c
   5e574:	add	r0, r0, #1
   5e578:	str	r0, [sp, #44]	; 0x2c
   5e57c:	cmp	r5, r7
   5e580:	bge	5e5c0 <fputs@plt+0x4d1d8>
   5e584:	cmn	r5, #1
   5e588:	ble	5e5cc <fputs@plt+0x4d1e4>
   5e58c:	mov	r0, #1
   5e590:	lsl	r0, r0, r5
   5e594:	cmp	r5, #31
   5e598:	mvngt	r0, #0
   5e59c:	ldr	r1, [fp, #12]
   5e5a0:	ldr	r1, [r1, #28]
   5e5a4:	cmp	r1, #0
   5e5a8:	ldr	r7, [sp, #24]
   5e5ac:	beq	5e5e0 <fputs@plt+0x4d1f8>
   5e5b0:	ldr	r1, [r7, #436]	; 0x1b4
   5e5b4:	orr	r0, r1, r0
   5e5b8:	str	r0, [r7, #436]	; 0x1b4
   5e5bc:	b	5e5ec <fputs@plt+0x4d204>
   5e5c0:	ldr	r5, [fp, #8]
   5e5c4:	ldr	r7, [sp, #24]
   5e5c8:	b	5e610 <fputs@plt+0x4d228>
   5e5cc:	ldr	r0, [fp, #12]
   5e5d0:	mov	r1, #68	; 0x44
   5e5d4:	strb	r1, [r0, #1]
   5e5d8:	ldr	r7, [sp, #24]
   5e5dc:	b	5e5f0 <fputs@plt+0x4d208>
   5e5e0:	ldr	r1, [r7, #432]	; 0x1b0
   5e5e4:	orr	r0, r1, r0
   5e5e8:	str	r0, [r7, #432]	; 0x1b0
   5e5ec:	ldr	r0, [fp, #12]
   5e5f0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   5e5f4:	add	r1, r1, #1
   5e5f8:	str	r1, [fp, #-36]	; 0xffffffdc
   5e5fc:	str	r4, [r0, #44]	; 0x2c
   5e600:	strh	r5, [r0, #32]
   5e604:	mov	r0, #1
   5e608:	str	r0, [sp, #8]
   5e60c:	ldr	r5, [fp, #8]
   5e610:	ldr	r4, [sp, #28]
   5e614:	cmp	r6, #0
   5e618:	beq	5e67c <fputs@plt+0x4d294>
   5e61c:	ldr	r0, [sp, #44]	; 0x2c
   5e620:	cmp	r0, #1
   5e624:	bne	5e67c <fputs@plt+0x4d294>
   5e628:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5e62c:	cmp	r0, #0
   5e630:	bne	5e698 <fputs@plt+0x4d2b0>
   5e634:	ldrb	r0, [r4, #28]
   5e638:	mov	r1, #1
   5e63c:	str	r1, [sp, #44]	; 0x2c
   5e640:	tst	r0, #32
   5e644:	bne	5e684 <fputs@plt+0x4d29c>
   5e648:	mov	r9, r6
   5e64c:	mov	r6, ip
   5e650:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5e654:	bl	1f900 <fputs@plt+0xe518>
   5e658:	cmp	r0, #0
   5e65c:	beq	5e68c <fputs@plt+0x4d2a4>
   5e660:	ldr	r0, [r9, #16]
   5e664:	ldrb	r0, [r0, #42]	; 0x2a
   5e668:	tst	r0, #64	; 0x40
   5e66c:	mov	ip, r6
   5e670:	beq	5e9a4 <fputs@plt+0x4d5bc>
   5e674:	mov	r0, #0
   5e678:	b	5e694 <fputs@plt+0x4d2ac>
   5e67c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   5e680:	b	5e698 <fputs@plt+0x4d2b0>
   5e684:	mov	r0, #0
   5e688:	b	5e698 <fputs@plt+0x4d2b0>
   5e68c:	mov	r0, #0
   5e690:	mov	ip, r6
   5e694:	mov	r6, r9
   5e698:	cmp	r0, #0
   5e69c:	cmpeq	ip, #0
   5e6a0:	bne	5e0bc <fputs@plt+0x4ccd4>
   5e6a4:	ldr	r7, [r4, #8]
   5e6a8:	cmp	r7, #0
   5e6ac:	beq	5e0bc <fputs@plt+0x4ccd4>
   5e6b0:	ldr	r0, [r7]
   5e6b4:	cmp	r0, #1
   5e6b8:	blt	5e0c4 <fputs@plt+0x4ccdc>
   5e6bc:	ldr	r0, [r7, #4]
   5e6c0:	add	r4, r0, #4
   5e6c4:	mov	r9, #0
   5e6c8:	b	5e6e0 <fputs@plt+0x4d2f8>
   5e6cc:	add	r4, r4, #20
   5e6d0:	add	r9, r9, #1
   5e6d4:	ldr	r0, [r7]
   5e6d8:	cmp	r9, r0
   5e6dc:	bge	5e0c4 <fputs@plt+0x4ccdc>
   5e6e0:	ldr	sl, [r4]
   5e6e4:	cmp	sl, #0
   5e6e8:	beq	5e6cc <fputs@plt+0x4d2e4>
   5e6ec:	mov	r0, sl
   5e6f0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5e6f4:	bl	15bb4 <fputs@plt+0x47cc>
   5e6f8:	cmp	r0, #0
   5e6fc:	bne	5e6cc <fputs@plt+0x4d2e4>
   5e700:	ldr	r0, [sp, #28]
   5e704:	ldrb	r0, [r0, #28]
   5e708:	tst	r0, #1
   5e70c:	bne	5e720 <fputs@plt+0x4d338>
   5e710:	ldr	r0, [r4, #-4]
   5e714:	ldrb	r0, [r0, #4]
   5e718:	tst	r0, #2
   5e71c:	bne	5e830 <fputs@plt+0x4d448>
   5e720:	movw	r0, #61851	; 0xf19b
   5e724:	movt	r0, #7
   5e728:	str	r0, [sp]
   5e72c:	ldr	r0, [sp, #20]
   5e730:	str	r0, [sp, #4]
   5e734:	ldr	r0, [sp, #24]
   5e738:	mov	r1, r7
   5e73c:	mov	r2, r9
   5e740:	ldr	r6, [fp, #12]
   5e744:	mov	r3, r6
   5e748:	bl	5ec68 <fputs@plt+0x4d880>
   5e74c:	b	5e948 <fputs@plt+0x4d560>
   5e750:	str	r1, [fp, #-40]	; 0xffffffd8
   5e754:	mov	r0, #1
   5e758:	mov	r1, #0
   5e75c:	str	r1, [sp, #8]
   5e760:	mov	r1, #0
   5e764:	str	r1, [fp, #-36]	; 0xffffffdc
   5e768:	mov	r4, #0
   5e76c:	cmp	ip, #0
   5e770:	bne	5e7e4 <fputs@plt+0x4d3fc>
   5e774:	cmp	r0, #0
   5e778:	beq	5e7e4 <fputs@plt+0x4d3fc>
   5e77c:	ldr	r1, [fp, #12]
   5e780:	ldrb	r1, [r1, #4]
   5e784:	tst	r1, #64	; 0x40
   5e788:	beq	5e7f0 <fputs@plt+0x4d408>
   5e78c:	mov	r0, #0
   5e790:	ldr	r1, [fp, #12]
   5e794:	str	r0, [r1, #44]	; 0x2c
   5e798:	mov	r0, #97	; 0x61
   5e79c:	strb	r0, [r1]
   5e7a0:	mov	r0, #1
   5e7a4:	sub	sp, fp, #28
   5e7a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e7ac:	mov	r0, #1
   5e7b0:	mov	r1, #0
   5e7b4:	str	r1, [fp, #-36]	; 0xffffffdc
   5e7b8:	cmp	ip, #0
   5e7bc:	beq	5e774 <fputs@plt+0x4d38c>
   5e7c0:	b	5e7e4 <fputs@plt+0x4d3fc>
   5e7c4:	ldr	r7, [sp, #24]
   5e7c8:	ldr	r4, [sp, #28]
   5e7cc:	ldr	ip, [fp, #-44]	; 0xffffffd4
   5e7d0:	str	r0, [fp, #-36]	; 0xffffffdc
   5e7d4:	clz	r0, r0
   5e7d8:	lsr	r0, r0, #5
   5e7dc:	cmp	ip, #0
   5e7e0:	beq	5e774 <fputs@plt+0x4d38c>
   5e7e4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   5e7e8:	cmp	r1, #1
   5e7ec:	beq	5e89c <fputs@plt+0x4d4b4>
   5e7f0:	movw	r1, #27502	; 0x6b6e
   5e7f4:	movt	r1, #8
   5e7f8:	movw	r2, #27517	; 0x6b7d
   5e7fc:	movt	r2, #8
   5e800:	cmp	r0, #0
   5e804:	movne	r2, r1
   5e808:	ldr	r3, [fp, #-40]	; 0xffffffd8
   5e80c:	cmp	r3, #0
   5e810:	beq	5e850 <fputs@plt+0x4d468>
   5e814:	str	ip, [sp]
   5e818:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5e81c:	str	r0, [sp, #4]
   5e820:	movw	r1, #27539	; 0x6b93
   5e824:	movt	r1, #8
   5e828:	mov	r0, r7
   5e82c:	b	5e884 <fputs@plt+0x4d49c>
   5e830:	movw	r1, #27471	; 0x6b4f
   5e834:	movt	r1, #8
   5e838:	ldr	r0, [sp, #24]
   5e83c:	mov	r2, sl
   5e840:	bl	1aa38 <fputs@plt+0x9650>
   5e844:	mov	r0, #2
   5e848:	sub	sp, fp, #28
   5e84c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e850:	cmp	ip, #0
   5e854:	beq	5e874 <fputs@plt+0x4d48c>
   5e858:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5e85c:	str	r0, [sp]
   5e860:	movw	r1, #25753	; 0x6499
   5e864:	movt	r1, #8
   5e868:	mov	r0, r7
   5e86c:	mov	r3, ip
   5e870:	b	5e884 <fputs@plt+0x4d49c>
   5e874:	movw	r1, #25763	; 0x64a3
   5e878:	movt	r1, #8
   5e87c:	mov	r0, r7
   5e880:	ldr	r3, [fp, #-32]	; 0xffffffe0
   5e884:	bl	1aa38 <fputs@plt+0x9650>
   5e888:	mov	r0, #1
   5e88c:	strb	r0, [r7, #17]
   5e890:	ldr	r0, [r5, #24]
   5e894:	add	r0, r0, #1
   5e898:	str	r0, [r5, #24]
   5e89c:	str	r4, [sp, #28]
   5e8a0:	cmp	r6, #0
   5e8a4:	beq	5e8f8 <fputs@plt+0x4d510>
   5e8a8:	ldr	r0, [fp, #12]
   5e8ac:	ldrsh	r0, [r0, #32]
   5e8b0:	mvn	r1, #0
   5e8b4:	cmp	r0, r1
   5e8b8:	ble	5e8f8 <fputs@plt+0x4d510>
   5e8bc:	cmp	r0, #63	; 0x3f
   5e8c0:	movge	r0, #63	; 0x3f
   5e8c4:	mov	r1, #1
   5e8c8:	lsl	r2, r1, r0
   5e8cc:	subs	r3, r0, #32
   5e8d0:	movwpl	r2, #0
   5e8d4:	ldrd	r4, [r6, #56]	; 0x38
   5e8d8:	orr	r2, r4, r2
   5e8dc:	rsb	r0, r0, #32
   5e8e0:	lsr	r0, r1, r0
   5e8e4:	cmp	r3, #0
   5e8e8:	lslpl	r0, r1, r3
   5e8ec:	orr	r3, r5, r0
   5e8f0:	ldr	r5, [fp, #8]
   5e8f4:	strd	r2, [r6, #56]	; 0x38
   5e8f8:	ldr	r6, [fp, #12]
   5e8fc:	ldr	r1, [r6, #12]
   5e900:	ldr	r7, [sp, #12]
   5e904:	mov	r0, r7
   5e908:	bl	4455c <fputs@plt+0x33174>
   5e90c:	mov	r4, #0
   5e910:	str	r4, [r6, #12]
   5e914:	ldr	r1, [r6, #16]
   5e918:	mov	r0, r7
   5e91c:	bl	4455c <fputs@plt+0x33174>
   5e920:	mov	r0, #62	; 0x3e
   5e924:	ldr	r1, [sp, #8]
   5e928:	cmp	r1, #0
   5e92c:	mvneq	r0, #103	; 0x67
   5e930:	strb	r0, [r6]
   5e934:	str	r4, [r6, #16]
   5e938:	mov	r0, #2
   5e93c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   5e940:	cmp	r1, #1
   5e944:	bne	5e99c <fputs@plt+0x4d5b4>
   5e948:	ldrb	r0, [r6, #6]
   5e94c:	tst	r0, #64	; 0x40
   5e950:	ldr	r4, [sp, #28]
   5e954:	bne	5e96c <fputs@plt+0x4d584>
   5e958:	ldr	r3, [r4, #4]
   5e95c:	ldr	r0, [sp, #24]
   5e960:	mov	r1, r6
   5e964:	mov	r2, r8
   5e968:	bl	5ed78 <fputs@plt+0x4d990>
   5e96c:	ldr	r0, [r5, #20]
   5e970:	add	r0, r0, #1
   5e974:	str	r0, [r5, #20]
   5e978:	mov	r0, #1
   5e97c:	cmp	r4, r5
   5e980:	beq	5e99c <fputs@plt+0x4d5b4>
   5e984:	ldr	r5, [r5, #16]
   5e988:	ldr	r1, [r5, #20]
   5e98c:	add	r1, r1, #1
   5e990:	str	r1, [r5, #20]
   5e994:	cmp	r5, r4
   5e998:	bne	5e984 <fputs@plt+0x4d59c>
   5e99c:	sub	sp, fp, #28
   5e9a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e9a4:	mov	r0, #68	; 0x44
   5e9a8:	ldr	r1, [fp, #12]
   5e9ac:	strb	r0, [r1, #1]
   5e9b0:	mvn	r0, #0
   5e9b4:	strh	r0, [r1, #32]
   5e9b8:	mov	r0, #1
   5e9bc:	mov	r6, r9
   5e9c0:	b	5e7d0 <fputs@plt+0x4d3e8>
   5e9c4:	ldrh	r1, [r1, #28]
   5e9c8:	tst	r1, r3
   5e9cc:	bxeq	lr
   5e9d0:	tst	r1, #32
   5e9d4:	bne	5e9f4 <fputs@plt+0x4d60c>
   5e9d8:	movw	ip, #27621	; 0x6be5
   5e9dc:	movt	ip, #8
   5e9e0:	movw	r3, #27667	; 0x6c13
   5e9e4:	movt	r3, #8
   5e9e8:	tst	r1, #4
   5e9ec:	moveq	r3, ip
   5e9f0:	b	5e9fc <fputs@plt+0x4d614>
   5e9f4:	movw	r3, #27649	; 0x6c01
   5e9f8:	movt	r3, #8
   5e9fc:	movw	r1, #27685	; 0x6c25
   5ea00:	movt	r1, #8
   5ea04:	b	1aa38 <fputs@plt+0x9650>
   5ea08:	push	{r4, r5, fp, lr}
   5ea0c:	add	fp, sp, #8
   5ea10:	sub	sp, sp, #8
   5ea14:	movw	r1, #0
   5ea18:	movt	r1, #49136	; 0xbff0
   5ea1c:	str	r1, [sp, #4]
   5ea20:	mov	r1, #0
   5ea24:	str	r1, [sp]
   5ea28:	ldrb	r1, [r0]
   5ea2c:	mvn	r4, #0
   5ea30:	cmp	r1, #133	; 0x85
   5ea34:	bne	5ea7c <fputs@plt+0x4d694>
   5ea38:	ldr	r5, [r0, #8]
   5ea3c:	mov	r0, r5
   5ea40:	bl	13690 <fputs@plt+0x22a8>
   5ea44:	mov	r2, r0
   5ea48:	mov	r1, sp
   5ea4c:	mov	r0, r5
   5ea50:	mov	r3, #1
   5ea54:	bl	31d90 <fputs@plt+0x209a8>
   5ea58:	vldr	d16, [sp]
   5ea5c:	vmov.f64	d17, #112	; 0x3f800000  1.0
   5ea60:	vcmpe.f64	d16, d17
   5ea64:	vmrs	APSR_nzcv, fpscr
   5ea68:	bgt	5ea7c <fputs@plt+0x4d694>
   5ea6c:	vldr	d17, [pc, #20]	; 5ea88 <fputs@plt+0x4d6a0>
   5ea70:	vmul.f64	d16, d16, d17
   5ea74:	vcvt.s32.f64	s0, d16
   5ea78:	vmov	r4, s0
   5ea7c:	mov	r0, r4
   5ea80:	sub	sp, fp, #8
   5ea84:	pop	{r4, r5, fp, pc}
   5ea88:	andeq	r0, r0, r0
   5ea8c:	movmi	r0, r0
   5ea90:	push	{r4, sl, fp, lr}
   5ea94:	add	fp, sp, #8
   5ea98:	sub	sp, sp, #48	; 0x30
   5ea9c:	vmov.i32	q8, #0	; 0x00000000
   5eaa0:	mov	ip, #20
   5eaa4:	add	r3, sp, #16
   5eaa8:	mov	r2, r3
   5eaac:	vst1.64	{d16-d17}, [r2], ip
   5eab0:	mov	r4, #0
   5eab4:	str	r4, [r2]
   5eab8:	str	r4, [sp, #32]
   5eabc:	add	r2, sp, #4
   5eac0:	str	r2, [sp, #40]	; 0x28
   5eac4:	movw	r2, #61416	; 0xefe8
   5eac8:	movt	r2, #5
   5eacc:	str	r2, [sp, #20]
   5ead0:	str	r4, [sp, #12]
   5ead4:	stmib	sp, {r1, r4}
   5ead8:	ldr	r1, [r0, #20]
   5eadc:	mov	r0, r3
   5eae0:	bl	5a970 <fputs@plt+0x49588>
   5eae4:	ldr	r0, [sp, #8]
   5eae8:	ldr	r1, [sp, #12]
   5eaec:	cmp	r0, #0
   5eaf0:	movwgt	r4, #1
   5eaf4:	clz	r0, r1
   5eaf8:	lsr	r0, r0, #5
   5eafc:	orr	r0, r4, r0
   5eb00:	sub	sp, fp, #8
   5eb04:	pop	{r4, sl, fp, pc}
   5eb08:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5eb0c:	add	fp, sp, #24
   5eb10:	mov	r4, r3
   5eb14:	mov	r5, r2
   5eb18:	mov	r8, r1
   5eb1c:	mov	r6, r0
   5eb20:	mov	r7, #0
   5eb24:	b	5eb2c <fputs@plt+0x4d744>
   5eb28:	add	r7, r7, #1
   5eb2c:	ldrb	r0, [r6, r7]
   5eb30:	cmp	r0, #0
   5eb34:	cmpne	r0, #46	; 0x2e
   5eb38:	bne	5eb28 <fputs@plt+0x4d740>
   5eb3c:	cmp	r4, #0
   5eb40:	beq	5eb70 <fputs@plt+0x4d788>
   5eb44:	mov	r0, r6
   5eb48:	mov	r1, r4
   5eb4c:	mov	r2, r7
   5eb50:	bl	135f0 <fputs@plt+0x2208>
   5eb54:	mov	r1, r0
   5eb58:	mov	r0, #0
   5eb5c:	cmp	r1, #0
   5eb60:	bne	5ebcc <fputs@plt+0x4d7e4>
   5eb64:	ldrb	r1, [r4, r7]
   5eb68:	cmp	r1, #0
   5eb6c:	bne	5ebcc <fputs@plt+0x4d7e4>
   5eb70:	add	r9, r6, r7
   5eb74:	add	r0, r9, #1
   5eb78:	mov	r4, #0
   5eb7c:	b	5eb84 <fputs@plt+0x4d79c>
   5eb80:	add	r4, r4, #1
   5eb84:	add	r1, r6, r4
   5eb88:	add	r1, r1, r7
   5eb8c:	ldrb	r1, [r1, #1]
   5eb90:	cmp	r1, #0
   5eb94:	cmpne	r1, #46	; 0x2e
   5eb98:	bne	5eb80 <fputs@plt+0x4d798>
   5eb9c:	cmp	r5, #0
   5eba0:	beq	5ebd0 <fputs@plt+0x4d7e8>
   5eba4:	mov	r1, r5
   5eba8:	mov	r2, r4
   5ebac:	bl	135f0 <fputs@plt+0x2208>
   5ebb0:	mov	r1, r0
   5ebb4:	mov	r0, #0
   5ebb8:	cmp	r1, #0
   5ebbc:	bne	5ebcc <fputs@plt+0x4d7e4>
   5ebc0:	ldrb	r1, [r5, r4]
   5ebc4:	cmp	r1, #0
   5ebc8:	beq	5ebd0 <fputs@plt+0x4d7e8>
   5ebcc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5ebd0:	cmp	r8, #0
   5ebd4:	beq	5ebfc <fputs@plt+0x4d814>
   5ebd8:	add	r0, r9, r4
   5ebdc:	add	r0, r0, #2
   5ebe0:	mov	r1, r8
   5ebe4:	bl	15bb4 <fputs@plt+0x47cc>
   5ebe8:	mov	r1, r0
   5ebec:	mov	r0, #0
   5ebf0:	cmp	r1, #0
   5ebf4:	moveq	r0, #1
   5ebf8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5ebfc:	mov	r0, #1
   5ec00:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5ec04:	push	{r4, r5, r6, r7, fp, lr}
   5ec08:	add	fp, sp, #16
   5ec0c:	mov	r5, r0
   5ec10:	mov	r0, #0
   5ec14:	cmp	r5, #0
   5ec18:	beq	5ec64 <fputs@plt+0x4d87c>
   5ec1c:	mov	r4, r1
   5ec20:	ldr	r1, [r5, #4]
   5ec24:	cmp	r1, #1
   5ec28:	blt	5ec64 <fputs@plt+0x4d87c>
   5ec2c:	ldr	r6, [r5]
   5ec30:	mov	r7, #0
   5ec34:	ldr	r0, [r6, r7, lsl #3]
   5ec38:	mov	r1, r4
   5ec3c:	bl	15bb4 <fputs@plt+0x47cc>
   5ec40:	cmp	r0, #0
   5ec44:	beq	5ec60 <fputs@plt+0x4d878>
   5ec48:	add	r7, r7, #1
   5ec4c:	ldr	r0, [r5, #4]
   5ec50:	cmp	r7, r0
   5ec54:	blt	5ec34 <fputs@plt+0x4d84c>
   5ec58:	mov	r0, #0
   5ec5c:	pop	{r4, r5, r6, r7, fp, pc}
   5ec60:	mov	r0, #1
   5ec64:	pop	{r4, r5, r6, r7, fp, pc}
   5ec68:	push	{r4, r5, r6, r7, fp, lr}
   5ec6c:	add	fp, sp, #16
   5ec70:	mov	r4, r3
   5ec74:	mov	r7, r0
   5ec78:	ldr	r0, [r1, #4]
   5ec7c:	add	r1, r2, r2, lsl #2
   5ec80:	ldr	r1, [r0, r1, lsl #2]
   5ec84:	ldr	r5, [r7]
   5ec88:	mov	r0, r5
   5ec8c:	mov	r2, #0
   5ec90:	bl	5ab94 <fputs@plt+0x497ac>
   5ec94:	cmp	r0, #0
   5ec98:	beq	5ed74 <fputs@plt+0x4d98c>
   5ec9c:	mov	r6, r0
   5eca0:	ldr	r0, [fp, #8]
   5eca4:	ldrb	r0, [r0]
   5eca8:	cmp	r0, #71	; 0x47
   5ecac:	beq	5ecbc <fputs@plt+0x4d8d4>
   5ecb0:	ldr	r1, [fp, #12]
   5ecb4:	mov	r0, r6
   5ecb8:	bl	5ee60 <fputs@plt+0x4da78>
   5ecbc:	ldrb	r0, [r4]
   5ecc0:	cmp	r0, #95	; 0x5f
   5ecc4:	bne	5ecdc <fputs@plt+0x4d8f4>
   5ecc8:	ldr	r2, [r4, #8]
   5eccc:	mov	r0, r7
   5ecd0:	mov	r1, r6
   5ecd4:	bl	5eebc <fputs@plt+0x4dad4>
   5ecd8:	mov	r6, r0
   5ecdc:	ldr	r0, [r6, #4]
   5ece0:	orr	r0, r0, #4194304	; 0x400000
   5ece4:	str	r0, [r6, #4]
   5ece8:	ldr	r0, [r4, #4]
   5ecec:	orr	r0, r0, #32768	; 0x8000
   5ecf0:	str	r0, [r4, #4]
   5ecf4:	mov	r0, r5
   5ecf8:	mov	r1, r4
   5ecfc:	bl	4455c <fputs@plt+0x33174>
   5ed00:	add	r0, r6, #16
   5ed04:	mov	r1, #32
   5ed08:	mov	r2, r6
   5ed0c:	vld1.32	{d16-d17}, [r2], r1
   5ed10:	vld1.32	{d18-d19}, [r0]
   5ed14:	add	r0, r4, #16
   5ed18:	vld1.32	{d20-d21}, [r2]
   5ed1c:	vst1.32	{d18-d19}, [r0]
   5ed20:	add	r0, r4, #32
   5ed24:	vst1.32	{d20-d21}, [r0]
   5ed28:	mov	r0, #5
   5ed2c:	mov	r1, r4
   5ed30:	vst1.32	{d16-d17}, [r1], r0
   5ed34:	ldrb	r0, [r1]
   5ed38:	tst	r0, #4
   5ed3c:	bne	5ed64 <fputs@plt+0x4d97c>
   5ed40:	ldr	r1, [r4, #8]
   5ed44:	cmp	r1, #0
   5ed48:	beq	5ed64 <fputs@plt+0x4d97c>
   5ed4c:	mov	r0, r5
   5ed50:	bl	19540 <fputs@plt+0x8158>
   5ed54:	str	r0, [r4, #8]
   5ed58:	ldr	r0, [r4, #4]
   5ed5c:	orr	r0, r0, #65536	; 0x10000
   5ed60:	str	r0, [r4, #4]
   5ed64:	mov	r0, r5
   5ed68:	mov	r1, r6
   5ed6c:	pop	{r4, r5, r6, r7, fp, lr}
   5ed70:	b	13ddc <fputs@plt+0x29f4>
   5ed74:	pop	{r4, r5, r6, r7, fp, pc}
   5ed78:	push	{r4, r5, r6, sl, fp, lr}
   5ed7c:	add	fp, sp, #16
   5ed80:	mov	r4, r1
   5ed84:	mov	r5, r0
   5ed88:	ldr	r0, [r0]
   5ed8c:	ldr	r1, [r0, #296]	; 0x128
   5ed90:	cmp	r1, #0
   5ed94:	beq	5ee50 <fputs@plt+0x4da68>
   5ed98:	mov	r6, r3
   5ed9c:	mov	r1, r2
   5eda0:	bl	1ab5c <fputs@plt+0x9774>
   5eda4:	cmp	r0, #0
   5eda8:	bmi	5ee50 <fputs@plt+0x4da68>
   5edac:	mov	ip, r0
   5edb0:	ldrb	r0, [r4]
   5edb4:	cmp	r0, #62	; 0x3e
   5edb8:	bne	5edc4 <fputs@plt+0x4d9dc>
   5edbc:	add	r0, r5, #420	; 0x1a4
   5edc0:	b	5ee04 <fputs@plt+0x4da1c>
   5edc4:	ldr	r0, [r6]
   5edc8:	cmp	r0, #1
   5edcc:	blt	5ee50 <fputs@plt+0x4da68>
   5edd0:	add	r0, r6, #52	; 0x34
   5edd4:	ldr	r1, [r4, #28]
   5edd8:	mov	r2, #0
   5eddc:	ldr	r3, [r0]
   5ede0:	cmp	r1, r3
   5ede4:	beq	5ee00 <fputs@plt+0x4da18>
   5ede8:	add	r0, r0, #72	; 0x48
   5edec:	add	r2, r2, #1
   5edf0:	ldr	r3, [r6]
   5edf4:	cmp	r2, r3
   5edf8:	blt	5eddc <fputs@plt+0x4d9f4>
   5edfc:	b	5ee50 <fputs@plt+0x4da68>
   5ee00:	sub	r0, r0, #28
   5ee04:	ldr	r0, [r0]
   5ee08:	cmp	r0, #0
   5ee0c:	beq	5ee50 <fputs@plt+0x4da68>
   5ee10:	ldrsh	r1, [r4, #32]
   5ee14:	cmn	r1, #1
   5ee18:	bgt	5ee2c <fputs@plt+0x4da44>
   5ee1c:	mvn	r2, #0
   5ee20:	ldrsh	r1, [r0, #32]
   5ee24:	cmp	r1, r2
   5ee28:	ble	5ee54 <fputs@plt+0x4da6c>
   5ee2c:	ldr	r2, [r0, #4]
   5ee30:	ldr	r2, [r2, r1, lsl #4]
   5ee34:	ldr	r1, [r0]
   5ee38:	mov	r0, r5
   5ee3c:	mov	r3, ip
   5ee40:	bl	5ef20 <fputs@plt+0x4db38>
   5ee44:	cmp	r0, #2
   5ee48:	moveq	r0, #101	; 0x65
   5ee4c:	strbeq	r0, [r4]
   5ee50:	pop	{r4, r5, r6, sl, fp, pc}
   5ee54:	movw	r2, #27552	; 0x6ba0
   5ee58:	movt	r2, #8
   5ee5c:	b	5ee34 <fputs@plt+0x4da4c>
   5ee60:	cmp	r1, #1
   5ee64:	bxlt	lr
   5ee68:	push	{fp, lr}
   5ee6c:	mov	fp, sp
   5ee70:	sub	sp, sp, #32
   5ee74:	mov	r2, r0
   5ee78:	vmov.i32	q8, #0	; 0x00000000
   5ee7c:	mov	ip, #20
   5ee80:	mov	r0, sp
   5ee84:	mov	r3, r0
   5ee88:	vst1.64	{d16-d17}, [r3], ip
   5ee8c:	mov	ip, #0
   5ee90:	str	ip, [r3]
   5ee94:	str	ip, [sp, #16]
   5ee98:	str	r1, [sp, #24]
   5ee9c:	movw	r1, #61180	; 0xeefc
   5eea0:	movt	r1, #5
   5eea4:	str	r1, [sp, #4]
   5eea8:	mov	r1, r2
   5eeac:	bl	5a7e0 <fputs@plt+0x493f8>
   5eeb0:	mov	sp, fp
   5eeb4:	pop	{fp, lr}
   5eeb8:	bx	lr
   5eebc:	push	{r4, r5, r6, sl, fp, lr}
   5eec0:	add	fp, sp, #16
   5eec4:	sub	sp, sp, #8
   5eec8:	mov	r4, r1
   5eecc:	mov	r5, r0
   5eed0:	mov	r6, sp
   5eed4:	mov	r0, r6
   5eed8:	mov	r1, r2
   5eedc:	bl	5d23c <fputs@plt+0x4be54>
   5eee0:	mov	r0, r5
   5eee4:	mov	r1, r4
   5eee8:	mov	r2, r6
   5eeec:	mov	r3, #0
   5eef0:	bl	5207c <fputs@plt+0x40c94>
   5eef4:	sub	sp, fp, #16
   5eef8:	pop	{r4, r5, r6, sl, fp, pc}
   5eefc:	ldrb	r2, [r1]
   5ef00:	cmp	r2, #153	; 0x99
   5ef04:	bne	5ef18 <fputs@plt+0x4db30>
   5ef08:	ldrb	r0, [r0, #24]
   5ef0c:	ldrb	r2, [r1, #38]	; 0x26
   5ef10:	add	r0, r2, r0
   5ef14:	strb	r0, [r1, #38]	; 0x26
   5ef18:	mov	r0, #0
   5ef1c:	bx	lr
   5ef20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ef24:	add	fp, sp, #28
   5ef28:	sub	sp, sp, #12
   5ef2c:	mov	r7, r3
   5ef30:	mov	r9, r2
   5ef34:	mov	r8, r1
   5ef38:	mov	r4, r0
   5ef3c:	ldr	r6, [r0]
   5ef40:	ldr	r1, [r0, #496]	; 0x1f0
   5ef44:	ldr	r2, [r6, #16]
   5ef48:	ldr	r5, [r6, #296]	; 0x128
   5ef4c:	ldr	r0, [r6, #300]	; 0x12c
   5ef50:	ldr	sl, [r2, r3, lsl #4]
   5ef54:	str	sl, [sp]
   5ef58:	str	r1, [sp, #4]
   5ef5c:	mov	r1, #20
   5ef60:	mov	r2, r8
   5ef64:	mov	r3, r9
   5ef68:	blx	r5
   5ef6c:	mov	r5, r0
   5ef70:	cmp	r0, #1
   5ef74:	bne	5efa4 <fputs@plt+0x4dbbc>
   5ef78:	cmp	r7, #0
   5ef7c:	bne	5efb8 <fputs@plt+0x4dbd0>
   5ef80:	ldr	r0, [r6, #20]
   5ef84:	cmp	r0, #3
   5ef88:	bge	5efb8 <fputs@plt+0x4dbd0>
   5ef8c:	movw	r1, #27591	; 0x6bc7
   5ef90:	movt	r1, #8
   5ef94:	mov	r0, r4
   5ef98:	mov	r2, r8
   5ef9c:	mov	r3, r9
   5efa0:	b	5efd0 <fputs@plt+0x4dbe8>
   5efa4:	mvn	r0, #2
   5efa8:	tst	r5, r0
   5efac:	movne	r0, r4
   5efb0:	blne	5c424 <fputs@plt+0x4b03c>
   5efb4:	b	5efdc <fputs@plt+0x4dbf4>
   5efb8:	str	r9, [sp]
   5efbc:	movw	r1, #27558	; 0x6ba6
   5efc0:	movt	r1, #8
   5efc4:	mov	r0, r4
   5efc8:	mov	r2, sl
   5efcc:	mov	r3, r8
   5efd0:	bl	1aa38 <fputs@plt+0x9650>
   5efd4:	mov	r0, #23
   5efd8:	str	r0, [r4, #12]
   5efdc:	mov	r0, r5
   5efe0:	sub	sp, fp, #28
   5efe4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5efe8:	ldrb	r2, [r1]
   5efec:	orr	r2, r2, #2
   5eff0:	cmp	r2, #154	; 0x9a
   5eff4:	bne	5f04c <fputs@plt+0x4dc64>
   5eff8:	ldr	ip, [r0, #24]
   5effc:	ldr	r3, [ip]
   5f000:	cmp	r3, #0
   5f004:	beq	5f034 <fputs@plt+0x4dc4c>
   5f008:	ldr	r2, [r3]
   5f00c:	cmp	r2, #1
   5f010:	blt	5f034 <fputs@plt+0x4dc4c>
   5f014:	add	r3, r3, #52	; 0x34
   5f018:	ldr	r1, [r1, #28]
   5f01c:	ldr	r0, [r3]
   5f020:	cmp	r1, r0
   5f024:	beq	5f03c <fputs@plt+0x4dc54>
   5f028:	add	r3, r3, #72	; 0x48
   5f02c:	subs	r2, r2, #1
   5f030:	bne	5f01c <fputs@plt+0x4dc34>
   5f034:	add	r0, ip, #8
   5f038:	b	5f040 <fputs@plt+0x4dc58>
   5f03c:	add	r0, ip, #4
   5f040:	ldr	r1, [r0]
   5f044:	add	r1, r1, #1
   5f048:	str	r1, [r0]
   5f04c:	mov	r0, #0
   5f050:	bx	lr
   5f054:	push	{r4, r5, r6, r7, fp, lr}
   5f058:	add	fp, sp, #16
   5f05c:	cmp	r1, #0
   5f060:	beq	5f0d8 <fputs@plt+0x4dcf0>
   5f064:	mov	r5, r0
   5f068:	ldr	r7, [r0]
   5f06c:	ldrb	r0, [r7, #69]	; 0x45
   5f070:	cmp	r0, #0
   5f074:	bne	5f0d8 <fputs@plt+0x4dcf0>
   5f078:	mov	r4, r1
   5f07c:	ldrb	r0, [r1, #8]
   5f080:	tst	r0, #64	; 0x40
   5f084:	bne	5f0d8 <fputs@plt+0x4dcf0>
   5f088:	mov	r6, r2
   5f08c:	mov	r0, r5
   5f090:	mov	r1, r4
   5f094:	bl	5f5c0 <fputs@plt+0x4e1d8>
   5f098:	ldr	r0, [r5, #68]	; 0x44
   5f09c:	cmp	r0, #0
   5f0a0:	bne	5f0d8 <fputs@plt+0x4dcf0>
   5f0a4:	ldrb	r0, [r7, #69]	; 0x45
   5f0a8:	cmp	r0, #0
   5f0ac:	bne	5f0d8 <fputs@plt+0x4dcf0>
   5f0b0:	mov	r0, r5
   5f0b4:	mov	r1, r4
   5f0b8:	mov	r2, r6
   5f0bc:	bl	5f0ec <fputs@plt+0x4dd04>
   5f0c0:	ldr	r0, [r5, #68]	; 0x44
   5f0c4:	cmp	r0, #0
   5f0c8:	popne	{r4, r5, r6, r7, fp, pc}
   5f0cc:	ldrb	r0, [r7, #69]	; 0x45
   5f0d0:	cmp	r0, #0
   5f0d4:	beq	5f0dc <fputs@plt+0x4dcf4>
   5f0d8:	pop	{r4, r5, r6, r7, fp, pc}
   5f0dc:	mov	r0, r5
   5f0e0:	mov	r1, r4
   5f0e4:	pop	{r4, r5, r6, r7, fp, lr}
   5f0e8:	b	5f64c <fputs@plt+0x4e264>
   5f0ec:	push	{fp, lr}
   5f0f0:	mov	fp, sp
   5f0f4:	sub	sp, sp, #32
   5f0f8:	mov	r3, #0
   5f0fc:	str	r3, [sp, #20]
   5f100:	str	r3, [sp, #16]
   5f104:	str	r3, [sp, #24]
   5f108:	movw	r3, #56080	; 0xdb10
   5f10c:	movt	r3, #5
   5f110:	str	r3, [sp, #12]
   5f114:	movw	r3, #54864	; 0xd650
   5f118:	movt	r3, #5
   5f11c:	str	r2, [sp, #28]
   5f120:	stmib	sp, {r0, r3}
   5f124:	add	r0, sp, #4
   5f128:	bl	5a890 <fputs@plt+0x494a8>
   5f12c:	mov	sp, fp
   5f130:	pop	{fp, pc}
   5f134:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f138:	add	fp, sp, #28
   5f13c:	sub	sp, sp, #28
   5f140:	str	r3, [sp, #20]
   5f144:	cmp	r2, #0
   5f148:	beq	5f28c <fputs@plt+0x4dea4>
   5f14c:	mov	r6, r1
   5f150:	str	r0, [sp, #12]
   5f154:	ldr	r0, [r0]
   5f158:	str	r0, [sp, #8]
   5f15c:	ldr	r0, [r2]
   5f160:	cmp	r0, #1
   5f164:	blt	5f274 <fputs@plt+0x4de8c>
   5f168:	ldr	r0, [r6]
   5f16c:	ldr	r0, [r0]
   5f170:	str	r0, [sp, #4]
   5f174:	ldr	sl, [r2, #4]
   5f178:	mov	r7, #0
   5f17c:	str	r2, [sp, #16]
   5f180:	b	5f1c8 <fputs@plt+0x4dde0>
   5f184:	mov	r0, r8
   5f188:	add	r1, sp, #24
   5f18c:	bl	5b71c <fputs@plt+0x4a334>
   5f190:	cmp	r0, #0
   5f194:	beq	5f204 <fputs@plt+0x4de1c>
   5f198:	ldr	r0, [sp, #24]
   5f19c:	sub	r1, r0, #1
   5f1a0:	movw	r2, #65535	; 0xffff
   5f1a4:	cmp	r1, r2
   5f1a8:	bcs	5f298 <fputs@plt+0x4deb0>
   5f1ac:	strh	r0, [sl, #16]
   5f1b0:	add	sl, sl, #20
   5f1b4:	add	r7, r7, #1
   5f1b8:	ldr	r2, [sp, #16]
   5f1bc:	ldr	r0, [r2]
   5f1c0:	cmp	r7, r0
   5f1c4:	bge	5f274 <fputs@plt+0x4de8c>
   5f1c8:	ldr	r9, [sl]
   5f1cc:	mov	r0, r9
   5f1d0:	bl	5a40c <fputs@plt+0x49024>
   5f1d4:	mov	r8, r0
   5f1d8:	ldr	r0, [sp, #20]
   5f1dc:	ldrb	r0, [r0]
   5f1e0:	cmp	r0, #71	; 0x47
   5f1e4:	beq	5f184 <fputs@plt+0x4dd9c>
   5f1e8:	ldr	r0, [r6]
   5f1ec:	mov	r1, r8
   5f1f0:	bl	616a4 <fputs@plt+0x502bc>
   5f1f4:	str	r0, [sp, #24]
   5f1f8:	cmp	r0, #1
   5f1fc:	bge	5f1ac <fputs@plt+0x4ddc4>
   5f200:	b	5f184 <fputs@plt+0x4dd9c>
   5f204:	mov	r0, #0
   5f208:	strh	r0, [sl, #16]
   5f20c:	ldr	r0, [sp, #12]
   5f210:	mov	r1, r9
   5f214:	bl	5d488 <fputs@plt+0x4c0a0>
   5f218:	cmp	r0, #0
   5f21c:	bne	5f2ac <fputs@plt+0x4dec4>
   5f220:	ldr	r0, [r6]
   5f224:	ldr	r1, [r0]
   5f228:	cmp	r1, #1
   5f22c:	blt	5f1b0 <fputs@plt+0x4ddc8>
   5f230:	mov	r4, #0
   5f234:	mov	r5, #0
   5f238:	ldr	r0, [r0, #4]
   5f23c:	ldr	r1, [r0, r4]
   5f240:	mov	r0, r9
   5f244:	mvn	r2, #0
   5f248:	bl	5a460 <fputs@plt+0x49078>
   5f24c:	cmp	r0, #0
   5f250:	addeq	r0, r5, #1
   5f254:	strheq	r0, [sl, #16]
   5f258:	add	r4, r4, #20
   5f25c:	add	r5, r5, #1
   5f260:	ldr	r0, [r6]
   5f264:	ldr	r1, [r0]
   5f268:	cmp	r5, r1
   5f26c:	blt	5f238 <fputs@plt+0x4de50>
   5f270:	b	5f1b0 <fputs@plt+0x4ddc8>
   5f274:	ldr	r0, [sp, #8]
   5f278:	mov	r1, r6
   5f27c:	ldr	r3, [sp, #20]
   5f280:	bl	61750 <fputs@plt+0x50368>
   5f284:	sub	sp, fp, #28
   5f288:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f28c:	mov	r0, #0
   5f290:	sub	sp, fp, #28
   5f294:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f298:	add	r2, r7, #1
   5f29c:	ldr	r0, [sp, #8]
   5f2a0:	ldr	r1, [sp, #20]
   5f2a4:	ldr	r3, [sp, #4]
   5f2a8:	bl	61724 <fputs@plt+0x5033c>
   5f2ac:	mov	r0, #1
   5f2b0:	sub	sp, fp, #28
   5f2b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f2b8:	push	{r4, sl, fp, lr}
   5f2bc:	add	fp, sp, #8
   5f2c0:	mov	r4, r0
   5f2c4:	ldrb	r0, [r1, #9]
   5f2c8:	tst	r0, #1
   5f2cc:	bne	5f2f0 <fputs@plt+0x4df08>
   5f2d0:	ldrb	r0, [r1, #4]
   5f2d4:	bl	6184c <fputs@plt+0x50464>
   5f2d8:	mov	r2, r0
   5f2dc:	movw	r1, #28498	; 0x6f52
   5f2e0:	movt	r1, #8
   5f2e4:	mov	r0, r4
   5f2e8:	pop	{r4, sl, fp, lr}
   5f2ec:	b	1aa38 <fputs@plt+0x9650>
   5f2f0:	movw	r1, #28452	; 0x6f24
   5f2f4:	movt	r1, #8
   5f2f8:	mov	r0, r4
   5f2fc:	pop	{r4, sl, fp, lr}
   5f300:	b	1aa38 <fputs@plt+0x9650>
   5f304:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f308:	add	fp, sp, #28
   5f30c:	sub	sp, sp, #20
   5f310:	ldr	r8, [r1, #44]	; 0x2c
   5f314:	cmp	r8, #0
   5f318:	beq	5f340 <fputs@plt+0x4df58>
   5f31c:	ldr	r3, [r8]
   5f320:	ldr	r5, [r0]
   5f324:	ldr	r2, [r5, #100]	; 0x64
   5f328:	cmp	r3, r2
   5f32c:	ble	5f34c <fputs@plt+0x4df64>
   5f330:	movw	r1, #28613	; 0x6fc5
   5f334:	movt	r1, #8
   5f338:	bl	1aa38 <fputs@plt+0x9650>
   5f33c:	b	5f5b4 <fputs@plt+0x4e1cc>
   5f340:	mov	r0, #0
   5f344:	sub	sp, fp, #28
   5f348:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f34c:	str	r0, [sp, #4]
   5f350:	ldr	r0, [r8]
   5f354:	cmp	r0, #1
   5f358:	blt	5f388 <fputs@plt+0x4dfa0>
   5f35c:	mov	r0, #0
   5f360:	mov	r2, #13
   5f364:	ldr	r3, [r8, #4]
   5f368:	ldrb	r7, [r3, r2]
   5f36c:	and	r7, r7, #254	; 0xfe
   5f370:	strb	r7, [r3, r2]
   5f374:	add	r2, r2, #20
   5f378:	add	r0, r0, #1
   5f37c:	ldr	r3, [r8]
   5f380:	cmp	r0, r3
   5f384:	blt	5f364 <fputs@plt+0x4df7c>
   5f388:	mov	r0, #0
   5f38c:	str	r0, [r1, #52]	; 0x34
   5f390:	ldr	r0, [r1, #48]	; 0x30
   5f394:	cmp	r0, #0
   5f398:	beq	5f3b8 <fputs@plt+0x4dfd0>
   5f39c:	mov	r6, r0
   5f3a0:	str	r1, [r0, #52]	; 0x34
   5f3a4:	ldr	r0, [r0, #48]	; 0x30
   5f3a8:	cmp	r0, #0
   5f3ac:	mov	r1, r6
   5f3b0:	bne	5f39c <fputs@plt+0x4dfb4>
   5f3b4:	b	5f3bc <fputs@plt+0x4dfd4>
   5f3b8:	mov	r6, r1
   5f3bc:	mvn	r1, #0
   5f3c0:	ldr	r0, [r8]
   5f3c4:	cmp	r0, #1
   5f3c8:	blt	5f554 <fputs@plt+0x4e16c>
   5f3cc:	ldr	r0, [r6]
   5f3d0:	str	r0, [sp, #12]
   5f3d4:	ldr	sl, [r8, #4]
   5f3d8:	mov	r9, #0
   5f3dc:	mov	r0, #0
   5f3e0:	str	r0, [sp, #8]
   5f3e4:	b	5f408 <fputs@plt+0x4e020>
   5f3e8:	mov	r0, #1
   5f3ec:	str	r0, [sp, #8]
   5f3f0:	mvn	r1, #0
   5f3f4:	add	sl, sl, #20
   5f3f8:	add	r9, r9, #1
   5f3fc:	ldr	r0, [r8]
   5f400:	cmp	r9, r0
   5f404:	bge	5f540 <fputs@plt+0x4e158>
   5f408:	str	r1, [sp, #16]
   5f40c:	ldrb	r0, [sl, #13]
   5f410:	tst	r0, #1
   5f414:	bne	5f3f4 <fputs@plt+0x4e00c>
   5f418:	ldr	r0, [sl]
   5f41c:	bl	5a40c <fputs@plt+0x49024>
   5f420:	mov	r7, r0
   5f424:	add	r1, sp, #16
   5f428:	bl	5b71c <fputs@plt+0x4a334>
   5f42c:	cmp	r0, #0
   5f430:	beq	5f460 <fputs@plt+0x4e078>
   5f434:	ldr	r0, [sp, #16]
   5f438:	cmp	r0, #1
   5f43c:	blt	5f598 <fputs@plt+0x4e1b0>
   5f440:	ldr	r1, [sp, #12]
   5f444:	ldr	r1, [r1]
   5f448:	cmp	r0, r1
   5f44c:	bgt	5f598 <fputs@plt+0x4e1b0>
   5f450:	ldr	r4, [sp, #16]
   5f454:	cmp	r4, #1
   5f458:	bge	5f484 <fputs@plt+0x4e09c>
   5f45c:	b	5f3e8 <fputs@plt+0x4e000>
   5f460:	ldr	r0, [sp, #12]
   5f464:	mov	r1, r7
   5f468:	bl	616a4 <fputs@plt+0x502bc>
   5f46c:	mov	r4, r0
   5f470:	str	r0, [sp, #16]
   5f474:	cmp	r0, #0
   5f478:	beq	5f4fc <fputs@plt+0x4e114>
   5f47c:	cmp	r4, #1
   5f480:	blt	5f3e8 <fputs@plt+0x4e000>
   5f484:	mov	r0, r5
   5f488:	mov	r1, #132	; 0x84
   5f48c:	mov	r2, #0
   5f490:	bl	4e7e0 <fputs@plt+0x3d3f8>
   5f494:	cmp	r0, #0
   5f498:	beq	5f5b4 <fputs@plt+0x4e1cc>
   5f49c:	str	r4, [r0, #8]
   5f4a0:	ldr	r1, [r0, #4]
   5f4a4:	orr	r1, r1, #1024	; 0x400
   5f4a8:	str	r1, [r0, #4]
   5f4ac:	ldr	r1, [sl]
   5f4b0:	cmp	r1, r7
   5f4b4:	beq	5f4d4 <fputs@plt+0x4e0ec>
   5f4b8:	mov	r2, r1
   5f4bc:	ldr	r1, [r1, #12]
   5f4c0:	ldrb	r3, [r1]
   5f4c4:	cmp	r3, #95	; 0x5f
   5f4c8:	beq	5f4b8 <fputs@plt+0x4e0d0>
   5f4cc:	add	r1, r2, #12
   5f4d0:	b	5f4d8 <fputs@plt+0x4e0f0>
   5f4d4:	mov	r1, sl
   5f4d8:	str	r0, [r1]
   5f4dc:	mov	r0, r5
   5f4e0:	mov	r1, r7
   5f4e4:	bl	4455c <fputs@plt+0x33174>
   5f4e8:	strh	r4, [sl, #16]
   5f4ec:	ldrb	r0, [sl, #13]
   5f4f0:	orr	r0, r0, #1
   5f4f4:	strb	r0, [sl, #13]
   5f4f8:	b	5f3f0 <fputs@plt+0x4e008>
   5f4fc:	mov	r0, r5
   5f500:	mov	r1, r7
   5f504:	mov	r2, #0
   5f508:	bl	5ab94 <fputs@plt+0x497ac>
   5f50c:	mov	r4, r0
   5f510:	ldrb	r0, [r5, #69]	; 0x45
   5f514:	cmp	r0, #0
   5f518:	bne	5f530 <fputs@plt+0x4e148>
   5f51c:	ldr	r0, [sp, #4]
   5f520:	mov	r1, r6
   5f524:	mov	r2, r4
   5f528:	bl	61870 <fputs@plt+0x50488>
   5f52c:	str	r0, [sp, #16]
   5f530:	mov	r0, r5
   5f534:	mov	r1, r4
   5f538:	bl	4455c <fputs@plt+0x33174>
   5f53c:	b	5f450 <fputs@plt+0x4e068>
   5f540:	ldr	r0, [sp, #8]
   5f544:	cmp	r0, #0
   5f548:	ldrne	r6, [r6, #52]	; 0x34
   5f54c:	cmpne	r6, #0
   5f550:	bne	5f3c0 <fputs@plt+0x4dfd8>
   5f554:	ldr	r1, [r8]
   5f558:	mov	r0, #0
   5f55c:	mov	r3, #13
   5f560:	mov	r2, #0
   5f564:	cmp	r2, r1
   5f568:	bge	5f5b8 <fputs@plt+0x4e1d0>
   5f56c:	ldr	r7, [r8, #4]
   5f570:	ldrb	r7, [r7, r3]
   5f574:	add	r3, r3, #20
   5f578:	add	r2, r2, #1
   5f57c:	tst	r7, #1
   5f580:	bne	5f564 <fputs@plt+0x4e17c>
   5f584:	movw	r1, #28647	; 0x6fe7
   5f588:	movt	r1, #8
   5f58c:	ldr	r0, [sp, #4]
   5f590:	bl	1aa38 <fputs@plt+0x9650>
   5f594:	b	5f5b4 <fputs@plt+0x4e1cc>
   5f598:	ldr	r0, [sp, #12]
   5f59c:	ldr	r3, [r0]
   5f5a0:	add	r2, r9, #1
   5f5a4:	movw	r1, #27749	; 0x6c65
   5f5a8:	movt	r1, #8
   5f5ac:	ldr	r0, [sp, #4]
   5f5b0:	bl	61724 <fputs@plt+0x5033c>
   5f5b4:	mov	r0, #1
   5f5b8:	sub	sp, fp, #28
   5f5bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f5c0:	push	{r4, sl, fp, lr}
   5f5c4:	add	fp, sp, #8
   5f5c8:	sub	sp, sp, #32
   5f5cc:	mov	r4, r1
   5f5d0:	mov	r1, sp
   5f5d4:	vmov.i32	q8, #0	; 0x00000000
   5f5d8:	add	r1, r1, #8
   5f5dc:	vst1.64	{d16-d17}, [r1]
   5f5e0:	mov	r1, #0
   5f5e4:	str	r1, [sp, #24]
   5f5e8:	movw	r1, #63128	; 0xf698
   5f5ec:	movt	r1, #5
   5f5f0:	stm	sp, {r0, r1}
   5f5f4:	ldrb	r0, [r0, #22]
   5f5f8:	cmp	r0, #0
   5f5fc:	beq	5f618 <fputs@plt+0x4e230>
   5f600:	movw	r0, #63136	; 0xf6a0
   5f604:	movt	r0, #5
   5f608:	str	r0, [sp, #8]
   5f60c:	mov	r0, sp
   5f610:	mov	r1, r4
   5f614:	bl	5a890 <fputs@plt+0x494a8>
   5f618:	movw	r0, #63512	; 0xf818
   5f61c:	movt	r0, #5
   5f620:	str	r0, [sp, #8]
   5f624:	ldrb	r0, [r4, #9]
   5f628:	tst	r0, #2
   5f62c:	movweq	r0, #132	; 0x84
   5f630:	movteq	r0, #6
   5f634:	streq	r0, [sp, #12]
   5f638:	mov	r0, sp
   5f63c:	mov	r1, r4
   5f640:	bl	5a890 <fputs@plt+0x494a8>
   5f644:	sub	sp, fp, #8
   5f648:	pop	{r4, sl, fp, pc}
   5f64c:	push	{fp, lr}
   5f650:	mov	fp, sp
   5f654:	sub	sp, sp, #32
   5f658:	mov	r2, sp
   5f65c:	vmov.i32	q8, #0	; 0x00000000
   5f660:	add	r3, r2, #8
   5f664:	vst1.64	{d16-d17}, [r3]
   5f668:	mov	r3, #0
   5f66c:	str	r3, [sp, #24]
   5f670:	movw	r3, #63128	; 0xf698
   5f674:	movt	r3, #5
   5f678:	stm	sp, {r0, r3}
   5f67c:	movw	r0, #4964	; 0x1364
   5f680:	movt	r0, #6
   5f684:	str	r0, [sp, #12]
   5f688:	mov	r0, r2
   5f68c:	bl	5a890 <fputs@plt+0x494a8>
   5f690:	mov	sp, fp
   5f694:	pop	{fp, pc}
   5f698:	mov	r0, #0
   5f69c:	bx	lr
   5f6a0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   5f6a4:	add	fp, sp, #24
   5f6a8:	sub	sp, sp, #24
   5f6ac:	mov	r4, r1
   5f6b0:	ldr	r1, [r1, #48]	; 0x30
   5f6b4:	mov	r5, #0
   5f6b8:	cmp	r1, #0
   5f6bc:	beq	5f80c <fputs@plt+0x4e424>
   5f6c0:	ldr	r1, [r4, #44]	; 0x2c
   5f6c4:	cmp	r1, #0
   5f6c8:	beq	5f80c <fputs@plt+0x4e424>
   5f6cc:	mov	r2, r4
   5f6d0:	ldrb	r3, [r2, #4]
   5f6d4:	cmp	r3, #119	; 0x77
   5f6d8:	cmpne	r3, #116	; 0x74
   5f6dc:	bne	5f6f0 <fputs@plt+0x4e308>
   5f6e0:	ldr	r2, [r2, #48]	; 0x30
   5f6e4:	cmp	r2, #0
   5f6e8:	bne	5f6d0 <fputs@plt+0x4e2e8>
   5f6ec:	b	5f80c <fputs@plt+0x4e424>
   5f6f0:	ldr	r3, [r1]
   5f6f4:	ldr	r1, [r1, #4]
   5f6f8:	add	r2, r3, r3, lsl #2
   5f6fc:	add	r1, r1, r2, lsl #2
   5f700:	sub	r2, r1, #20
   5f704:	add	r1, r3, #1
   5f708:	sub	r1, r1, #1
   5f70c:	cmp	r1, #1
   5f710:	blt	5f80c <fputs@plt+0x4e424>
   5f714:	sub	r3, r2, #20
   5f718:	ldr	r2, [r2]
   5f71c:	ldrb	r2, [r2, #5]
   5f720:	tst	r2, #1
   5f724:	mov	r2, r3
   5f728:	beq	5f708 <fputs@plt+0x4e320>
   5f72c:	ldr	r9, [r0]
   5f730:	ldr	r8, [r9]
   5f734:	mov	r7, #0
   5f738:	mov	r0, r8
   5f73c:	mov	r2, #68	; 0x44
   5f740:	mov	r3, #0
   5f744:	bl	19774 <fputs@plt+0x838c>
   5f748:	mov	r5, #2
   5f74c:	cmp	r0, #0
   5f750:	beq	5f80c <fputs@plt+0x4e424>
   5f754:	mov	r6, r0
   5f758:	str	r7, [sp, #20]
   5f75c:	str	r7, [sp, #16]
   5f760:	add	r0, sp, #16
   5f764:	stm	sp, {r0, r6, r7}
   5f768:	str	r7, [sp, #12]
   5f76c:	mov	r0, r9
   5f770:	mov	r1, #0
   5f774:	mov	r2, #0
   5f778:	mov	r3, #0
   5f77c:	bl	4e41c <fputs@plt+0x3d034>
   5f780:	cmp	r0, #0
   5f784:	beq	5f80c <fputs@plt+0x4e424>
   5f788:	mov	r7, r0
   5f78c:	mov	r0, r6
   5f790:	mov	r1, r4
   5f794:	mov	r2, #68	; 0x44
   5f798:	bl	11244 <memcpy@plt>
   5f79c:	str	r7, [r4, #28]
   5f7a0:	mov	r5, #0
   5f7a4:	mov	r0, r8
   5f7a8:	mov	r1, #158	; 0x9e
   5f7ac:	mov	r2, #0
   5f7b0:	bl	4e7e0 <fputs@plt+0x3d3f8>
   5f7b4:	mov	r2, r0
   5f7b8:	mov	r0, r9
   5f7bc:	mov	r1, #0
   5f7c0:	bl	4e654 <fputs@plt+0x3d26c>
   5f7c4:	str	r5, [r4, #32]
   5f7c8:	mov	r1, #119	; 0x77
   5f7cc:	strb	r1, [r4, #4]
   5f7d0:	str	r0, [r4]
   5f7d4:	str	r5, [r6, #36]	; 0x24
   5f7d8:	str	r5, [r6, #40]	; 0x28
   5f7dc:	str	r5, [r6, #44]	; 0x2c
   5f7e0:	str	r5, [r4, #64]	; 0x40
   5f7e4:	str	r5, [r4, #48]	; 0x30
   5f7e8:	str	r5, [r4, #52]	; 0x34
   5f7ec:	ldr	r0, [r4, #8]
   5f7f0:	orr	r0, r0, #32768	; 0x8000
   5f7f4:	bic	r0, r0, #128	; 0x80
   5f7f8:	str	r0, [r4, #8]
   5f7fc:	ldr	r0, [r6, #48]	; 0x30
   5f800:	str	r6, [r0, #52]	; 0x34
   5f804:	str	r5, [r6, #56]	; 0x38
   5f808:	str	r5, [r6, #60]	; 0x3c
   5f80c:	mov	r0, r5
   5f810:	sub	sp, fp, #24
   5f814:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   5f818:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f81c:	add	fp, sp, #28
   5f820:	sub	sp, sp, #92	; 0x5c
   5f824:	mov	r4, r1
   5f828:	mov	r8, r0
   5f82c:	ldr	r6, [r0]
   5f830:	ldr	r2, [r6]
   5f834:	ldr	r1, [r1, #8]
   5f838:	orr	r0, r1, #32
   5f83c:	str	r0, [r4, #8]
   5f840:	ldrb	r0, [r2, #69]	; 0x45
   5f844:	cmp	r0, #0
   5f848:	beq	5f858 <fputs@plt+0x4e470>
   5f84c:	mov	r0, #2
   5f850:	sub	sp, fp, #28
   5f854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f858:	mov	r0, #1
   5f85c:	tst	r1, #32
   5f860:	bne	5f850 <fputs@plt+0x4e468>
   5f864:	ldr	r1, [r4, #28]
   5f868:	str	r1, [sp, #40]	; 0x28
   5f86c:	cmp	r1, #0
   5f870:	beq	5f850 <fputs@plt+0x4e468>
   5f874:	str	r2, [fp, #-52]	; 0xffffffcc
   5f878:	ldr	r0, [r4]
   5f87c:	str	r0, [sp, #12]
   5f880:	ldr	r0, [r8, #12]
   5f884:	movw	r1, #132	; 0x84
   5f888:	movt	r1, #6
   5f88c:	cmp	r0, r1
   5f890:	bne	5f8ac <fputs@plt+0x4e4c4>
   5f894:	mov	r0, r4
   5f898:	bl	600b4 <fputs@plt+0x4eccc>
   5f89c:	ldr	r1, [r0, #64]	; 0x40
   5f8a0:	mov	r0, r6
   5f8a4:	mov	r2, #0
   5f8a8:	bl	4eb70 <fputs@plt+0x3d788>
   5f8ac:	str	r4, [fp, #-40]	; 0xffffffd8
   5f8b0:	mov	r0, r6
   5f8b4:	ldr	r4, [sp, #40]	; 0x28
   5f8b8:	mov	r1, r4
   5f8bc:	bl	600cc <fputs@plt+0x4ece4>
   5f8c0:	ldr	r0, [r4], #8
   5f8c4:	str	r4, [sp, #20]
   5f8c8:	cmp	r0, #1
   5f8cc:	str	r6, [sp, #60]	; 0x3c
   5f8d0:	blt	5faa8 <fputs@plt+0x4e6c0>
   5f8d4:	mov	r5, #0
   5f8d8:	movw	r9, #65535	; 0xffff
   5f8dc:	movw	sl, #27820	; 0x6cac
   5f8e0:	movt	sl, #8
   5f8e4:	ldr	r7, [sp, #20]
   5f8e8:	b	5f95c <fputs@plt+0x4e574>
   5f8ec:	ldr	r0, [sp, #60]	; 0x3c
   5f8f0:	mov	r1, r6
   5f8f4:	bl	60734 <fputs@plt+0x4f34c>
   5f8f8:	cmp	r0, #0
   5f8fc:	bne	5f84c <fputs@plt+0x4e464>
   5f900:	ldr	r1, [r6, #12]
   5f904:	ldr	r0, [fp, #-52]	; 0xffffffcc
   5f908:	mov	r2, #0
   5f90c:	bl	5ae9c <fputs@plt+0x49ab4>
   5f910:	mov	r1, r0
   5f914:	str	r0, [r7, #20]
   5f918:	ldrh	r4, [r6, #34]	; 0x22
   5f91c:	strh	r9, [r6, #34]	; 0x22
   5f920:	mov	r0, r8
   5f924:	bl	5a890 <fputs@plt+0x494a8>
   5f928:	strh	r4, [r6, #34]	; 0x22
   5f92c:	ldr	r6, [sp, #60]	; 0x3c
   5f930:	mov	r0, r6
   5f934:	mov	r1, r7
   5f938:	bl	608b8 <fputs@plt+0x4f4d0>
   5f93c:	cmp	r0, #0
   5f940:	bne	5f84c <fputs@plt+0x4e464>
   5f944:	add	r7, r7, #72	; 0x48
   5f948:	add	r5, r5, #1
   5f94c:	ldr	r0, [sp, #40]	; 0x28
   5f950:	ldr	r0, [r0]
   5f954:	cmp	r5, r0
   5f958:	bge	5faa8 <fputs@plt+0x4e6c0>
   5f95c:	ldrb	r0, [r7, #37]	; 0x25
   5f960:	tst	r0, #32
   5f964:	bne	5f944 <fputs@plt+0x4e55c>
   5f968:	mov	r0, r8
   5f96c:	mov	r1, r7
   5f970:	bl	6014c <fputs@plt+0x4ed64>
   5f974:	cmp	r0, #0
   5f978:	bne	5f84c <fputs@plt+0x4e464>
   5f97c:	ldr	r0, [r7, #16]
   5f980:	cmp	r0, #0
   5f984:	bne	5f92c <fputs@plt+0x4e544>
   5f988:	ldr	r0, [r7, #8]
   5f98c:	cmp	r0, #0
   5f990:	beq	5fa04 <fputs@plt+0x4e61c>
   5f994:	ldr	r0, [sp, #60]	; 0x3c
   5f998:	mov	r1, #0
   5f99c:	mov	r2, r7
   5f9a0:	bl	606ac <fputs@plt+0x4f2c4>
   5f9a4:	str	r0, [r7, #16]
   5f9a8:	cmp	r0, #0
   5f9ac:	beq	5f84c <fputs@plt+0x4e464>
   5f9b0:	mov	r6, r0
   5f9b4:	ldrh	r0, [r0, #36]	; 0x24
   5f9b8:	cmp	r0, r9
   5f9bc:	beq	60014 <fputs@plt+0x4ec2c>
   5f9c0:	add	r0, r0, #1
   5f9c4:	strh	r0, [r6, #36]	; 0x24
   5f9c8:	ldrb	r0, [r6, #42]	; 0x2a
   5f9cc:	tst	r0, #16
   5f9d0:	bne	5f9e8 <fputs@plt+0x4e600>
   5f9d4:	ldr	r0, [sp, #60]	; 0x3c
   5f9d8:	mov	r1, r7
   5f9dc:	bl	60700 <fputs@plt+0x4f318>
   5f9e0:	cmp	r0, #0
   5f9e4:	bne	5f84c <fputs@plt+0x4e464>
   5f9e8:	ldrb	r0, [r6, #42]	; 0x2a
   5f9ec:	tst	r0, #16
   5f9f0:	bne	5f8ec <fputs@plt+0x4e504>
   5f9f4:	ldr	r0, [r6, #12]
   5f9f8:	cmp	r0, #0
   5f9fc:	bne	5f8ec <fputs@plt+0x4e504>
   5fa00:	b	5f92c <fputs@plt+0x4e544>
   5fa04:	ldr	r4, [r7, #20]
   5fa08:	mov	r0, r8
   5fa0c:	mov	r1, r4
   5fa10:	bl	5a890 <fputs@plt+0x494a8>
   5fa14:	cmp	r0, #0
   5fa18:	bne	5f84c <fputs@plt+0x4e464>
   5fa1c:	mov	r9, sl
   5fa20:	ldr	sl, [fp, #-52]	; 0xffffffcc
   5fa24:	mov	r0, sl
   5fa28:	mov	r2, #72	; 0x48
   5fa2c:	mov	r3, #0
   5fa30:	bl	19774 <fputs@plt+0x838c>
   5fa34:	str	r0, [r7, #16]
   5fa38:	cmp	r0, #0
   5fa3c:	beq	5f84c <fputs@plt+0x4e464>
   5fa40:	mov	r6, r0
   5fa44:	mov	r0, #1
   5fa48:	strh	r0, [r6, #36]	; 0x24
   5fa4c:	mov	r0, sl
   5fa50:	mov	sl, r9
   5fa54:	mov	r1, r9
   5fa58:	mov	r2, r6
   5fa5c:	bl	1aabc <fputs@plt+0x96d4>
   5fa60:	str	r0, [r6]
   5fa64:	mov	r0, r4
   5fa68:	ldr	r4, [r4, #48]	; 0x30
   5fa6c:	cmp	r4, #0
   5fa70:	bne	5fa64 <fputs@plt+0x4e67c>
   5fa74:	ldr	r1, [r0]
   5fa78:	add	r2, r6, #34	; 0x22
   5fa7c:	add	r3, r6, #4
   5fa80:	ldr	r0, [sp, #60]	; 0x3c
   5fa84:	bl	60414 <fputs@plt+0x4f02c>
   5fa88:	mov	r0, #200	; 0xc8
   5fa8c:	strh	r0, [r6, #38]	; 0x26
   5fa90:	movw	r9, #65535	; 0xffff
   5fa94:	strh	r9, [r6, #32]
   5fa98:	ldrb	r0, [r6, #42]	; 0x2a
   5fa9c:	orr	r0, r0, #2
   5faa0:	strb	r0, [r6, #42]	; 0x2a
   5faa4:	b	5f92c <fputs@plt+0x4e544>
   5faa8:	ldr	sl, [fp, #-52]	; 0xffffffcc
   5faac:	ldrb	r0, [sl, #69]	; 0x45
   5fab0:	cmp	r0, #0
   5fab4:	bne	5f84c <fputs@plt+0x4e464>
   5fab8:	mov	r0, r6
   5fabc:	ldr	r4, [fp, #-40]	; 0xffffffd8
   5fac0:	mov	r1, r4
   5fac4:	bl	60948 <fputs@plt+0x4f560>
   5fac8:	cmp	r0, #0
   5facc:	bne	5f84c <fputs@plt+0x4e464>
   5fad0:	ldr	r8, [sp, #12]
   5fad4:	ldr	r0, [r8]
   5fad8:	cmp	r0, #1
   5fadc:	blt	6000c <fputs@plt+0x4ec24>
   5fae0:	ldr	r0, [r8, #4]
   5fae4:	mov	r1, #0
   5fae8:	b	5fb10 <fputs@plt+0x4e728>
   5faec:	ldr	r2, [r2, #16]
   5faf0:	ldrb	r2, [r2]
   5faf4:	cmp	r2, #158	; 0x9e
   5faf8:	beq	5fb28 <fputs@plt+0x4e740>
   5fafc:	add	r0, r0, #20
   5fb00:	add	r1, r1, #1
   5fb04:	ldr	r2, [r8]
   5fb08:	cmp	r1, r2
   5fb0c:	bge	6000c <fputs@plt+0x4ec24>
   5fb10:	ldr	r2, [r0]
   5fb14:	ldrb	r3, [r2]
   5fb18:	cmp	r3, #122	; 0x7a
   5fb1c:	beq	5faec <fputs@plt+0x4e704>
   5fb20:	cmp	r3, #158	; 0x9e
   5fb24:	bne	5fafc <fputs@plt+0x4e714>
   5fb28:	ldr	r0, [r8]
   5fb2c:	cmp	r0, #1
   5fb30:	blt	60034 <fputs@plt+0x4ec4c>
   5fb34:	ldr	r9, [r8, #4]
   5fb38:	ldr	r0, [r6]
   5fb3c:	ldr	r0, [r0, #24]
   5fb40:	and	r0, r0, #68	; 0x44
   5fb44:	str	r0, [sp, #56]	; 0x38
   5fb48:	mov	r0, #0
   5fb4c:	str	r0, [fp, #-56]	; 0xffffffc8
   5fb50:	mov	r0, #0
   5fb54:	str	r9, [sp, #8]
   5fb58:	b	5fb7c <fputs@plt+0x4e794>
   5fb5c:	str	r0, [fp, #-56]	; 0xffffffc8
   5fb60:	str	r7, [r4]
   5fb64:	ldr	r0, [r8]
   5fb68:	ldr	r1, [sp, #16]
   5fb6c:	add	r1, r1, #1
   5fb70:	cmp	r1, r0
   5fb74:	mov	r0, r1
   5fb78:	bge	6003c <fputs@plt+0x4ec54>
   5fb7c:	str	r0, [sp, #16]
   5fb80:	add	r5, r0, r0, lsl #2
   5fb84:	mov	r4, r9
   5fb88:	ldr	r2, [r4, r5, lsl #2]!
   5fb8c:	ldrb	r0, [r2]
   5fb90:	cmp	r0, #158	; 0x9e
   5fb94:	mov	r1, #0
   5fb98:	beq	5fbbc <fputs@plt+0x4e7d4>
   5fb9c:	cmp	r0, #122	; 0x7a
   5fba0:	bne	5ff80 <fputs@plt+0x4eb98>
   5fba4:	ldr	r0, [r2, #16]
   5fba8:	ldrb	r0, [r0]
   5fbac:	cmp	r0, #158	; 0x9e
   5fbb0:	bne	5ff80 <fputs@plt+0x4eb98>
   5fbb4:	ldr	r0, [r2, #12]
   5fbb8:	ldr	r1, [r0, #8]
   5fbbc:	str	r1, [sp, #32]
   5fbc0:	ldr	r0, [sp, #40]	; 0x28
   5fbc4:	ldr	r0, [r0]
   5fbc8:	cmp	r0, #1
   5fbcc:	blt	5ffdc <fputs@plt+0x4ebf4>
   5fbd0:	mov	r0, #0
   5fbd4:	str	r0, [sp, #24]
   5fbd8:	mov	r6, #0
   5fbdc:	ldr	r5, [sp, #20]
   5fbe0:	mov	r9, #0
   5fbe4:	b	5fc0c <fputs@plt+0x4e824>
   5fbe8:	ldr	r5, [sp, #48]	; 0x30
   5fbec:	add	r5, r5, #72	; 0x48
   5fbf0:	ldr	r1, [sp, #24]
   5fbf4:	add	r1, r1, #1
   5fbf8:	ldr	r0, [sp, #40]	; 0x28
   5fbfc:	ldr	r0, [r0]
   5fc00:	str	r1, [sp, #24]
   5fc04:	cmp	r1, r0
   5fc08:	bge	5ffc8 <fputs@plt+0x4ebe0>
   5fc0c:	ldr	r0, [r5, #12]
   5fc10:	ldr	r7, [r5, #16]
   5fc14:	ldr	r1, [r5, #20]
   5fc18:	str	r0, [sp, #36]	; 0x24
   5fc1c:	cmp	r0, #0
   5fc20:	bne	5fc2c <fputs@plt+0x4e844>
   5fc24:	ldr	r0, [r7]
   5fc28:	str	r0, [sp, #36]	; 0x24
   5fc2c:	ldrb	r0, [sl, #69]	; 0x45
   5fc30:	cmp	r0, #0
   5fc34:	ldr	r4, [sp, #32]
   5fc38:	bne	5ffc8 <fputs@plt+0x4ebe0>
   5fc3c:	cmp	r1, #0
   5fc40:	str	r5, [sp, #48]	; 0x30
   5fc44:	beq	5fc5c <fputs@plt+0x4e874>
   5fc48:	ldrb	r0, [r1, #9]
   5fc4c:	mov	r2, #0
   5fc50:	str	r2, [sp, #28]
   5fc54:	tst	r0, #4
   5fc58:	bne	5fcb0 <fputs@plt+0x4e8c8>
   5fc5c:	cmp	r4, #0
   5fc60:	beq	5fc78 <fputs@plt+0x4e890>
   5fc64:	mov	r0, r4
   5fc68:	ldr	r1, [sp, #36]	; 0x24
   5fc6c:	bl	15bb4 <fputs@plt+0x47cc>
   5fc70:	cmp	r0, #0
   5fc74:	bne	5fbe8 <fputs@plt+0x4e800>
   5fc78:	ldr	r1, [r7, #64]	; 0x40
   5fc7c:	mov	r0, sl
   5fc80:	bl	1ab5c <fputs@plt+0x9774>
   5fc84:	mov	r1, #0
   5fc88:	cmp	r0, #0
   5fc8c:	bmi	5fca4 <fputs@plt+0x4e8bc>
   5fc90:	ldr	r1, [sl, #16]
   5fc94:	ldr	r0, [r1, r0, lsl #4]
   5fc98:	str	r0, [sp, #28]
   5fc9c:	mov	r1, #0
   5fca0:	b	5fcb0 <fputs@plt+0x4e8c8>
   5fca4:	movw	r0, #23532	; 0x5bec
   5fca8:	movt	r0, #8
   5fcac:	str	r0, [sp, #28]
   5fcb0:	ldrsh	r0, [r7, #34]	; 0x22
   5fcb4:	cmp	r0, #1
   5fcb8:	blt	5fbe8 <fputs@plt+0x4e800>
   5fcbc:	cmp	r1, #0
   5fcc0:	str	r1, [sp, #52]	; 0x34
   5fcc4:	mov	r0, r1
   5fcc8:	movwne	r0, #1
   5fccc:	cmp	r4, #0
   5fcd0:	mov	r1, r4
   5fcd4:	movwne	r1, #1
   5fcd8:	and	r0, r1, r0
   5fcdc:	str	r0, [fp, #-44]	; 0xffffffd4
   5fce0:	ldr	r0, [sp, #24]
   5fce4:	cmp	r0, #0
   5fce8:	movwne	r0, #1
   5fcec:	clz	r1, r4
   5fcf0:	lsr	r1, r1, #5
   5fcf4:	and	r0, r1, r0
   5fcf8:	str	r0, [sp, #44]	; 0x2c
   5fcfc:	mov	r4, #0
   5fd00:	mov	r5, #8
   5fd04:	str	r7, [fp, #-48]	; 0xffffffd0
   5fd08:	b	5fd70 <fputs@plt+0x4e988>
   5fd0c:	str	r8, [sp]
   5fd10:	ldr	r0, [fp, #-52]	; 0xffffffcc
   5fd14:	movw	r1, #27543	; 0x6b97
   5fd18:	movt	r1, #8
   5fd1c:	ldr	r2, [sp, #28]
   5fd20:	ldr	r3, [sp, #36]	; 0x24
   5fd24:	bl	1aabc <fputs@plt+0x96d4>
   5fd28:	add	r1, r7, r7, lsl #2
   5fd2c:	add	r1, sl, r1, lsl #2
   5fd30:	str	r0, [r1, #8]
   5fd34:	ldrb	r0, [r1, #13]
   5fd38:	orr	r0, r0, #2
   5fd3c:	strb	r0, [r1, #13]
   5fd40:	ldr	sl, [fp, #-52]	; 0xffffffcc
   5fd44:	mov	r0, sl
   5fd48:	mov	r1, r9
   5fd4c:	bl	13ddc <fputs@plt+0x29f4>
   5fd50:	mov	r6, #1
   5fd54:	mov	r9, #0
   5fd58:	ldr	r7, [fp, #-48]	; 0xffffffd0
   5fd5c:	add	r5, r5, #20
   5fd60:	add	r4, r4, #1
   5fd64:	ldrsh	r0, [r7, #34]	; 0x22
   5fd68:	cmp	r4, r0
   5fd6c:	bge	5fbe8 <fputs@plt+0x4e800>
   5fd70:	ldr	r7, [r7, #4]
   5fd74:	ldr	r8, [r7, r4, lsl #4]
   5fd78:	ldr	r0, [fp, #-44]	; 0xffffffd4
   5fd7c:	cmp	r0, #0
   5fd80:	beq	5fdac <fputs@plt+0x4e9c4>
   5fd84:	ldr	r0, [sp, #52]	; 0x34
   5fd88:	ldr	r0, [r0]
   5fd8c:	ldr	r0, [r0, #4]
   5fd90:	ldr	r0, [r0, r5]
   5fd94:	mov	r1, #0
   5fd98:	ldr	r2, [sp, #32]
   5fd9c:	mov	r3, #0
   5fda0:	bl	5eb08 <fputs@plt+0x4d720>
   5fda4:	cmp	r0, #0
   5fda8:	beq	5fd58 <fputs@plt+0x4e970>
   5fdac:	ldr	r0, [fp, #-40]	; 0xffffffd8
   5fdb0:	ldrb	r0, [r0, #10]
   5fdb4:	tst	r0, #1
   5fdb8:	bne	5fdcc <fputs@plt+0x4e9e4>
   5fdbc:	add	r0, r7, r4, lsl #4
   5fdc0:	ldrb	r0, [r0, #15]
   5fdc4:	tst	r0, #2
   5fdc8:	bne	5fd58 <fputs@plt+0x4e970>
   5fdcc:	ldr	r0, [sp, #44]	; 0x2c
   5fdd0:	cmp	r0, #0
   5fdd4:	beq	5fe28 <fputs@plt+0x4ea40>
   5fdd8:	ldr	r0, [sp, #48]	; 0x30
   5fddc:	ldrb	r0, [r0, #36]	; 0x24
   5fde0:	tst	r0, #4
   5fde4:	beq	5fe0c <fputs@plt+0x4ea24>
   5fde8:	str	r9, [sp]
   5fdec:	ldr	r0, [sp, #40]	; 0x28
   5fdf0:	ldr	r1, [sp, #24]
   5fdf4:	mov	r2, r8
   5fdf8:	mov	r3, #0
   5fdfc:	bl	60bdc <fputs@plt+0x4f7f4>
   5fe00:	mov	r6, #1
   5fe04:	cmp	r0, #0
   5fe08:	bne	5fd58 <fputs@plt+0x4e970>
   5fe0c:	ldr	r0, [sp, #48]	; 0x30
   5fe10:	ldr	r0, [r0, #52]	; 0x34
   5fe14:	mov	r1, r8
   5fe18:	bl	60c4c <fputs@plt+0x4f864>
   5fe1c:	mov	r6, #1
   5fe20:	cmn	r0, #1
   5fe24:	bgt	5fd58 <fputs@plt+0x4e970>
   5fe28:	mov	r0, sl
   5fe2c:	mov	r1, #27
   5fe30:	mov	r2, r8
   5fe34:	bl	4e7e0 <fputs@plt+0x3d3f8>
   5fe38:	mov	sl, r0
   5fe3c:	ldr	r0, [sp, #56]	; 0x38
   5fe40:	cmp	r0, #4
   5fe44:	beq	5fe5c <fputs@plt+0x4ea74>
   5fe48:	ldr	r0, [sp, #40]	; 0x28
   5fe4c:	ldr	r0, [r0]
   5fe50:	mov	r9, #0
   5fe54:	cmp	r0, #2
   5fe58:	blt	5fef8 <fputs@plt+0x4eb10>
   5fe5c:	ldr	r7, [fp, #-52]	; 0xffffffcc
   5fe60:	mov	r0, r7
   5fe64:	mov	r1, #27
   5fe68:	ldr	r2, [sp, #36]	; 0x24
   5fe6c:	bl	4e7e0 <fputs@plt+0x3d3f8>
   5fe70:	mov	r2, r0
   5fe74:	mov	r9, #0
   5fe78:	str	r9, [sp]
   5fe7c:	ldr	r6, [sp, #60]	; 0x3c
   5fe80:	mov	r0, r6
   5fe84:	mov	r1, #122	; 0x7a
   5fe88:	mov	r3, sl
   5fe8c:	bl	4b430 <fputs@plt+0x3a048>
   5fe90:	mov	sl, r0
   5fe94:	ldr	r2, [sp, #28]
   5fe98:	cmp	r2, #0
   5fe9c:	beq	5fec8 <fputs@plt+0x4eae0>
   5fea0:	mov	r0, r7
   5fea4:	mov	r1, #27
   5fea8:	bl	4e7e0 <fputs@plt+0x3d3f8>
   5feac:	mov	r2, r0
   5feb0:	str	r9, [sp]
   5feb4:	mov	r0, r6
   5feb8:	mov	r1, #122	; 0x7a
   5febc:	mov	r3, sl
   5fec0:	bl	4b430 <fputs@plt+0x3a048>
   5fec4:	mov	sl, r0
   5fec8:	mov	r9, #0
   5fecc:	ldr	r0, [sp, #56]	; 0x38
   5fed0:	cmp	r0, #4
   5fed4:	bne	5fef8 <fputs@plt+0x4eb10>
   5fed8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   5fedc:	movw	r1, #20293	; 0x4f45
   5fee0:	movt	r1, #8
   5fee4:	ldr	r2, [sp, #36]	; 0x24
   5fee8:	mov	r3, r8
   5feec:	bl	1aabc <fputs@plt+0x96d4>
   5fef0:	mov	r8, r0
   5fef4:	mov	r9, r0
   5fef8:	ldr	r7, [sp, #60]	; 0x3c
   5fefc:	mov	r0, r7
   5ff00:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5ff04:	mov	r2, sl
   5ff08:	bl	4e654 <fputs@plt+0x3d26c>
   5ff0c:	mov	r6, r0
   5ff10:	sub	sl, fp, #36	; 0x24
   5ff14:	mov	r0, sl
   5ff18:	mov	r1, r8
   5ff1c:	bl	5d23c <fputs@plt+0x4be54>
   5ff20:	mov	r0, r7
   5ff24:	mov	r1, r6
   5ff28:	mov	r2, sl
   5ff2c:	mov	r3, #0
   5ff30:	bl	4e740 <fputs@plt+0x3d358>
   5ff34:	str	r6, [fp, #-56]	; 0xffffffc8
   5ff38:	cmp	r6, #0
   5ff3c:	beq	5fd40 <fputs@plt+0x4e958>
   5ff40:	ldr	r0, [fp, #-40]	; 0xffffffd8
   5ff44:	ldrb	r0, [r0, #9]
   5ff48:	tst	r0, #4
   5ff4c:	beq	5fd40 <fputs@plt+0x4e958>
   5ff50:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5ff54:	ldm	r1, {r0, sl}
   5ff58:	sub	r7, r0, #1
   5ff5c:	ldr	r0, [sp, #52]	; 0x34
   5ff60:	cmp	r0, #0
   5ff64:	beq	5fd0c <fputs@plt+0x4e924>
   5ff68:	ldr	r0, [r0]
   5ff6c:	ldr	r0, [r0, #4]
   5ff70:	ldr	r1, [r0, r5]
   5ff74:	ldr	r0, [fp, #-52]	; 0xffffffcc
   5ff78:	bl	19540 <fputs@plt+0x8158>
   5ff7c:	b	5fd28 <fputs@plt+0x4e940>
   5ff80:	mov	r0, r6
   5ff84:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5ff88:	bl	4e654 <fputs@plt+0x3d26c>
   5ff8c:	cmp	r0, #0
   5ff90:	mov	r7, #0
   5ff94:	beq	5fb5c <fputs@plt+0x4e774>
   5ff98:	ldr	r2, [r0]
   5ff9c:	ldr	r1, [r0, #4]
   5ffa0:	add	r2, r2, r2, lsl #2
   5ffa4:	add	r3, r1, r2, lsl #2
   5ffa8:	add	r1, r9, r5, lsl #2
   5ffac:	ldr	r2, [r1, #4]
   5ffb0:	str	r2, [r3, #-16]
   5ffb4:	ldr	r2, [r1, #8]
   5ffb8:	str	r2, [r3, #-12]
   5ffbc:	str	r7, [r1, #4]
   5ffc0:	str	r7, [r1, #8]
   5ffc4:	b	5fb5c <fputs@plt+0x4e774>
   5ffc8:	cmp	r6, #0
   5ffcc:	ldr	r6, [sp, #60]	; 0x3c
   5ffd0:	ldr	r8, [sp, #12]
   5ffd4:	ldr	r9, [sp, #8]
   5ffd8:	bne	5fb64 <fputs@plt+0x4e77c>
   5ffdc:	ldr	r2, [sp, #32]
   5ffe0:	mov	r0, r6
   5ffe4:	cmp	r2, #0
   5ffe8:	beq	5fffc <fputs@plt+0x4ec14>
   5ffec:	movw	r1, #27872	; 0x6ce0
   5fff0:	movt	r1, #8
   5fff4:	bl	1aa38 <fputs@plt+0x9650>
   5fff8:	b	5fb64 <fputs@plt+0x4e77c>
   5fffc:	movw	r1, #27890	; 0x6cf2
   60000:	movt	r1, #8
   60004:	bl	1aa38 <fputs@plt+0x9650>
   60008:	b	5fb64 <fputs@plt+0x4e77c>
   6000c:	ldr	r2, [r4]
   60010:	b	60054 <fputs@plt+0x4ec6c>
   60014:	ldr	r2, [r6]
   60018:	movw	r1, #27833	; 0x6cb9
   6001c:	movt	r1, #8
   60020:	ldr	r0, [sp, #60]	; 0x3c
   60024:	bl	1aa38 <fputs@plt+0x9650>
   60028:	mov	r0, #0
   6002c:	str	r0, [r7, #16]
   60030:	b	5f84c <fputs@plt+0x4e464>
   60034:	mov	r0, #0
   60038:	str	r0, [fp, #-56]	; 0xffffffc8
   6003c:	mov	r0, sl
   60040:	mov	r1, r8
   60044:	bl	445f8 <fputs@plt+0x33210>
   60048:	ldr	r2, [fp, #-56]	; 0xffffffc8
   6004c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   60050:	str	r2, [r0]
   60054:	mov	r0, #0
   60058:	cmp	r2, #0
   6005c:	beq	5f850 <fputs@plt+0x4e468>
   60060:	ldr	r1, [sl, #100]	; 0x64
   60064:	ldr	r2, [r2]
   60068:	cmp	r2, r1
   6006c:	ble	5f850 <fputs@plt+0x4e468>
   60070:	movw	r1, #27910	; 0x6d06
   60074:	movt	r1, #8
   60078:	mov	r0, r6
   6007c:	bl	1aa38 <fputs@plt+0x9650>
   60080:	b	5f84c <fputs@plt+0x4e464>
   60084:	push	{r4, sl, fp, lr}
   60088:	add	fp, sp, #8
   6008c:	mov	r4, r0
   60090:	mov	r0, r1
   60094:	bl	600b4 <fputs@plt+0x4eccc>
   60098:	ldr	r0, [r0, #64]	; 0x40
   6009c:	cmp	r0, #0
   600a0:	popeq	{r4, sl, fp, pc}
   600a4:	ldr	r0, [r0, #4]
   600a8:	ldr	r1, [r4]
   600ac:	str	r0, [r1, #536]	; 0x218
   600b0:	pop	{r4, sl, fp, pc}
   600b4:	mov	r1, r0
   600b8:	ldr	r0, [r0, #52]	; 0x34
   600bc:	cmp	r0, #0
   600c0:	bne	600b4 <fputs@plt+0x4eccc>
   600c4:	mov	r0, r1
   600c8:	bx	lr
   600cc:	push	{r4, r5, r6, r7, fp, lr}
   600d0:	add	fp, sp, #16
   600d4:	cmp	r1, #0
   600d8:	beq	60148 <fputs@plt+0x4ed60>
   600dc:	mov	r4, r1
   600e0:	mov	r5, r0
   600e4:	ldr	r0, [r1]
   600e8:	cmp	r0, #1
   600ec:	blt	60148 <fputs@plt+0x4ed60>
   600f0:	add	r6, r4, #52	; 0x34
   600f4:	mov	r7, #0
   600f8:	b	60110 <fputs@plt+0x4ed28>
   600fc:	add	r6, r6, #72	; 0x48
   60100:	add	r7, r7, #1
   60104:	ldr	r0, [r4]
   60108:	cmp	r7, r0
   6010c:	bge	60148 <fputs@plt+0x4ed60>
   60110:	ldr	r0, [r6]
   60114:	cmn	r0, #1
   60118:	bgt	60148 <fputs@plt+0x4ed60>
   6011c:	ldr	r0, [r5, #72]	; 0x48
   60120:	add	r1, r0, #1
   60124:	str	r1, [r5, #72]	; 0x48
   60128:	str	r0, [r6]
   6012c:	ldr	r0, [r6, #-24]	; 0xffffffe8
   60130:	cmp	r0, #0
   60134:	beq	600fc <fputs@plt+0x4ed14>
   60138:	ldr	r1, [r0, #28]
   6013c:	mov	r0, r5
   60140:	bl	600cc <fputs@plt+0x4ece4>
   60144:	b	600fc <fputs@plt+0x4ed14>
   60148:	pop	{r4, r5, r6, r7, fp, pc}
   6014c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60150:	add	fp, sp, #28
   60154:	sub	sp, sp, #20
   60158:	mov	r7, r1
   6015c:	mov	sl, r0
   60160:	ldr	r4, [r0]
   60164:	ldr	r5, [r4]
   60168:	ldr	r0, [r4, #536]	; 0x218
   6016c:	add	r2, sp, #16
   60170:	bl	60cb0 <fputs@plt+0x4f8c8>
   60174:	cmp	r0, #0
   60178:	beq	601a4 <fputs@plt+0x4edbc>
   6017c:	mov	r6, r0
   60180:	ldr	r1, [r0, #12]
   60184:	cmp	r1, #0
   60188:	beq	601b0 <fputs@plt+0x4edc8>
   6018c:	ldr	r2, [r6]
   60190:	mov	r0, r4
   60194:	bl	1aa38 <fputs@plt+0x9650>
   60198:	mov	r0, #1
   6019c:	sub	sp, fp, #28
   601a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   601a4:	mov	r0, #0
   601a8:	sub	sp, fp, #28
   601ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   601b0:	mov	r0, r4
   601b4:	mov	r1, r7
   601b8:	bl	60700 <fputs@plt+0x4f318>
   601bc:	mov	r1, r0
   601c0:	mov	r0, #1
   601c4:	cmp	r1, #0
   601c8:	beq	601d4 <fputs@plt+0x4edec>
   601cc:	sub	sp, fp, #28
   601d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   601d4:	mov	r0, r5
   601d8:	mov	r2, #72	; 0x48
   601dc:	mov	r3, #0
   601e0:	bl	19774 <fputs@plt+0x838c>
   601e4:	str	r0, [r7, #16]
   601e8:	cmp	r0, #0
   601ec:	beq	602f8 <fputs@plt+0x4ef10>
   601f0:	mov	r9, r0
   601f4:	mov	r0, #1
   601f8:	strh	r0, [r9, #36]	; 0x24
   601fc:	ldr	r1, [r6]
   60200:	mov	r0, r5
   60204:	bl	19540 <fputs@plt+0x8158>
   60208:	mov	r1, #200	; 0xc8
   6020c:	strh	r1, [r9, #38]	; 0x26
   60210:	movw	r1, #65535	; 0xffff
   60214:	strh	r1, [r9, #32]
   60218:	str	r0, [r9]
   6021c:	ldrb	r0, [r9, #42]	; 0x2a
   60220:	orr	r0, r0, #66	; 0x42
   60224:	strb	r0, [r9, #42]	; 0x2a
   60228:	ldr	r1, [r6, #8]
   6022c:	mov	r0, r5
   60230:	mov	r2, #0
   60234:	bl	5ae9c <fputs@plt+0x49ab4>
   60238:	mov	r2, r0
   6023c:	str	r0, [r7, #20]
   60240:	ldrb	r1, [r5, #69]	; 0x45
   60244:	mov	r0, #7
   60248:	cmp	r1, #0
   6024c:	bne	601cc <fputs@plt+0x4ede4>
   60250:	str	r2, [sp, #12]
   60254:	ldrb	r0, [r2, #4]
   60258:	sub	r0, r0, #115	; 0x73
   6025c:	uxtb	r0, r0
   60260:	str	r0, [sp, #8]
   60264:	cmp	r0, #1
   60268:	bhi	60304 <fputs@plt+0x4ef1c>
   6026c:	ldr	r0, [sp, #12]
   60270:	ldr	r7, [r0, #28]
   60274:	ldr	r0, [r7]
   60278:	cmp	r0, #1
   6027c:	blt	60304 <fputs@plt+0x4ef1c>
   60280:	add	r5, r7, #45	; 0x2d
   60284:	mov	r8, #0
   60288:	b	602a0 <fputs@plt+0x4eeb8>
   6028c:	add	r5, r5, #72	; 0x48
   60290:	add	r8, r8, #1
   60294:	ldr	r0, [r7]
   60298:	cmp	r8, r0
   6029c:	bge	60304 <fputs@plt+0x4ef1c>
   602a0:	ldr	r0, [r5, #-33]	; 0xffffffdf
   602a4:	cmp	r0, #0
   602a8:	bne	6028c <fputs@plt+0x4eea4>
   602ac:	ldr	r0, [r5, #-29]	; 0xffffffe3
   602b0:	cmp	r0, #0
   602b4:	beq	6028c <fputs@plt+0x4eea4>
   602b8:	ldr	r1, [r6]
   602bc:	bl	15bb4 <fputs@plt+0x47cc>
   602c0:	cmp	r0, #0
   602c4:	bne	6028c <fputs@plt+0x4eea4>
   602c8:	str	r9, [r5, #-21]	; 0xffffffeb
   602cc:	ldrb	r0, [r5]
   602d0:	orr	r0, r0, #32
   602d4:	strb	r0, [r5]
   602d8:	ldrh	r0, [r9, #36]	; 0x24
   602dc:	add	r0, r0, #1
   602e0:	strh	r0, [r9, #36]	; 0x24
   602e4:	ldr	r1, [sp, #12]
   602e8:	ldr	r0, [r1, #8]
   602ec:	orr	r0, r0, #8192	; 0x2000
   602f0:	str	r0, [r1, #8]
   602f4:	b	6028c <fputs@plt+0x4eea4>
   602f8:	mov	r0, #2
   602fc:	sub	sp, fp, #28
   60300:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60304:	ldrh	r0, [r9, #36]	; 0x24
   60308:	cmp	r0, #3
   6030c:	bcc	60320 <fputs@plt+0x4ef38>
   60310:	ldr	r2, [r6]
   60314:	movw	r1, #27941	; 0x6d25
   60318:	movt	r1, #8
   6031c:	b	60190 <fputs@plt+0x4eda8>
   60320:	movw	r0, #27984	; 0x6d50
   60324:	movt	r0, #8
   60328:	str	r0, [r6, #12]
   6032c:	ldr	r8, [r4, #536]	; 0x218
   60330:	ldr	r5, [sp, #16]
   60334:	str	r5, [r4, #536]	; 0x218
   60338:	ldr	r0, [sp, #8]
   6033c:	cmp	r0, #1
   60340:	ldr	r7, [sp, #12]
   60344:	mov	r1, r7
   60348:	ldrls	r1, [r7, #48]	; 0x30
   6034c:	mov	r0, sl
   60350:	bl	5a890 <fputs@plt+0x494a8>
   60354:	str	r5, [r4, #536]	; 0x218
   60358:	mov	r1, r7
   6035c:	mov	r0, r1
   60360:	ldr	r1, [r1, #48]	; 0x30
   60364:	cmp	r1, #0
   60368:	bne	6035c <fputs@plt+0x4ef74>
   6036c:	ldr	r1, [r6, #4]
   60370:	ldr	r2, [r0]
   60374:	cmp	r1, #0
   60378:	beq	603b4 <fputs@plt+0x4efcc>
   6037c:	cmp	r2, #0
   60380:	beq	603b8 <fputs@plt+0x4efd0>
   60384:	ldr	r0, [r1]
   60388:	ldr	r3, [r2]
   6038c:	cmp	r3, r0
   60390:	beq	603b8 <fputs@plt+0x4efd0>
   60394:	ldr	r2, [r6]
   60398:	str	r0, [sp]
   6039c:	movw	r1, #28007	; 0x6d67
   603a0:	movt	r1, #8
   603a4:	mov	r0, r4
   603a8:	bl	1aa38 <fputs@plt+0x9650>
   603ac:	str	r8, [r4, #536]	; 0x218
   603b0:	b	60198 <fputs@plt+0x4edb0>
   603b4:	mov	r1, r2
   603b8:	add	r2, r9, #34	; 0x22
   603bc:	add	r3, r9, #4
   603c0:	mov	r0, r4
   603c4:	bl	60414 <fputs@plt+0x4f02c>
   603c8:	ldr	r0, [sp, #8]
   603cc:	cmp	r0, #1
   603d0:	bhi	60400 <fputs@plt+0x4f018>
   603d4:	ldr	r0, [r7, #8]
   603d8:	movw	r1, #28079	; 0x6daf
   603dc:	movt	r1, #8
   603e0:	movw	r2, #28045	; 0x6d8d
   603e4:	movt	r2, #8
   603e8:	tst	r0, #8192	; 0x2000
   603ec:	moveq	r2, r1
   603f0:	str	r2, [r6, #12]
   603f4:	mov	r0, sl
   603f8:	mov	r1, r7
   603fc:	bl	5a890 <fputs@plt+0x494a8>
   60400:	mov	r0, #0
   60404:	str	r0, [r6, #12]
   60408:	str	r8, [r4, #536]	; 0x218
   6040c:	sub	sp, fp, #28
   60410:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60414:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60418:	add	fp, sp, #28
   6041c:	sub	sp, sp, #44	; 0x2c
   60420:	mov	r9, r3
   60424:	mov	r8, r2
   60428:	mov	r5, r1
   6042c:	ldr	r6, [r0]
   60430:	add	r0, sp, #24
   60434:	bl	3d8d4 <fputs@plt+0x2c4ec>
   60438:	cmp	r5, #0
   6043c:	beq	60648 <fputs@plt+0x4f260>
   60440:	ldr	r7, [r5]
   60444:	lsl	r2, r7, #4
   60448:	mov	r4, #0
   6044c:	mov	r0, r6
   60450:	mov	r3, #0
   60454:	bl	19774 <fputs@plt+0x838c>
   60458:	mov	sl, r0
   6045c:	strh	r7, [r8]
   60460:	str	r0, [r9]
   60464:	str	r7, [sp, #20]
   60468:	cmp	r7, #1
   6046c:	blt	60658 <fputs@plt+0x4f270>
   60470:	str	r9, [sp, #8]
   60474:	str	r8, [sp, #12]
   60478:	add	r7, sp, #24
   6047c:	movw	r8, #28117	; 0x6dd5
   60480:	movt	r8, #8
   60484:	sub	r9, fp, #32
   60488:	mov	r4, #0
   6048c:	str	sl, [sp, #4]
   60490:	str	r5, [sp, #16]
   60494:	b	604b8 <fputs@plt+0x4f0d0>
   60498:	mov	r0, #0
   6049c:	str	r0, [sl]
   604a0:	ldr	r5, [sp, #16]
   604a4:	add	sl, sl, #16
   604a8:	add	r4, r4, #1
   604ac:	ldr	r0, [sp, #20]
   604b0:	cmp	r4, r0
   604b4:	beq	60638 <fputs@plt+0x4f250>
   604b8:	ldrb	r0, [r6, #69]	; 0x45
   604bc:	cmp	r0, #0
   604c0:	bne	60638 <fputs@plt+0x4f250>
   604c4:	ldr	r0, [r5, #4]
   604c8:	add	r1, r4, r4, lsl #2
   604cc:	add	r5, r0, r1, lsl #2
   604d0:	ldr	r2, [r5, #4]
   604d4:	cmp	r2, #0
   604d8:	bne	6054c <fputs@plt+0x4f164>
   604dc:	ldr	r0, [r0, r1, lsl #2]
   604e0:	bl	5a40c <fputs@plt+0x49024>
   604e4:	ldrb	r1, [r0]
   604e8:	cmp	r1, #122	; 0x7a
   604ec:	bne	604f8 <fputs@plt+0x4f110>
   604f0:	ldr	r0, [r0, #16]
   604f4:	b	604e4 <fputs@plt+0x4f0fc>
   604f8:	cmp	r1, #27
   604fc:	beq	60548 <fputs@plt+0x4f160>
   60500:	cmp	r1, #152	; 0x98
   60504:	bne	60540 <fputs@plt+0x4f158>
   60508:	ldr	r1, [r0, #44]	; 0x2c
   6050c:	cmp	r1, #0
   60510:	beq	60540 <fputs@plt+0x4f158>
   60514:	ldrsh	r0, [r0, #32]
   60518:	cmn	r0, #1
   6051c:	bgt	60534 <fputs@plt+0x4f14c>
   60520:	ldrsh	r0, [r1, #32]
   60524:	cmp	r0, #0
   60528:	movw	r2, #23240	; 0x5ac8
   6052c:	movt	r2, #8
   60530:	bmi	6054c <fputs@plt+0x4f164>
   60534:	ldr	r1, [r1, #4]
   60538:	ldr	r2, [r1, r0, lsl #4]
   6053c:	b	6054c <fputs@plt+0x4f164>
   60540:	ldr	r2, [r5, #8]
   60544:	b	6054c <fputs@plt+0x4f164>
   60548:	ldr	r2, [r0, #8]
   6054c:	mov	r0, r6
   60550:	movw	r1, #20776	; 0x5128
   60554:	movt	r1, #8
   60558:	bl	1aabc <fputs@plt+0x96d4>
   6055c:	mov	r5, r0
   60560:	mov	r0, #0
   60564:	str	r0, [fp, #-32]	; 0xffffffe0
   60568:	cmp	r5, #0
   6056c:	beq	60498 <fputs@plt+0x4f0b0>
   60570:	mov	r0, r7
   60574:	mov	r1, r5
   60578:	bl	43cf8 <fputs@plt+0x32910>
   6057c:	cmp	r0, #0
   60580:	beq	60610 <fputs@plt+0x4f228>
   60584:	mov	r0, r5
   60588:	bl	13690 <fputs@plt+0x22a8>
   6058c:	mov	r2, r0
   60590:	cmp	r0, #1
   60594:	blt	605c8 <fputs@plt+0x4f1e0>
   60598:	sub	r1, r2, #1
   6059c:	mov	r0, r1
   605a0:	cmp	r1, #1
   605a4:	blt	605bc <fputs@plt+0x4f1d4>
   605a8:	ldrb	r1, [r5, r0]
   605ac:	sub	r3, r1, #48	; 0x30
   605b0:	sub	r1, r0, #1
   605b4:	cmp	r3, #10
   605b8:	bcc	6059c <fputs@plt+0x4f1b4>
   605bc:	ldrb	r1, [r5, r0]
   605c0:	cmp	r1, #58	; 0x3a
   605c4:	moveq	r2, r0
   605c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   605cc:	add	r0, r0, #1
   605d0:	str	r0, [fp, #-32]	; 0xffffffe0
   605d4:	str	r0, [sp]
   605d8:	mov	r0, r6
   605dc:	mov	r1, r8
   605e0:	mov	r3, r5
   605e4:	bl	1aabc <fputs@plt+0x96d4>
   605e8:	mov	r5, r0
   605ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   605f0:	cmp	r0, #4
   605f4:	bcc	60568 <fputs@plt+0x4f180>
   605f8:	mov	r0, #4
   605fc:	mov	r1, r9
   60600:	bl	15a50 <fputs@plt+0x4668>
   60604:	cmp	r5, #0
   60608:	bne	60570 <fputs@plt+0x4f188>
   6060c:	b	60498 <fputs@plt+0x4f0b0>
   60610:	str	r5, [sl]
   60614:	mov	r0, r7
   60618:	mov	r1, r5
   6061c:	mov	r2, sl
   60620:	bl	4423c <fputs@plt+0x32e54>
   60624:	cmp	r0, sl
   60628:	ldr	r5, [sp, #16]
   6062c:	moveq	r0, r6
   60630:	bleq	19164 <fputs@plt+0x7d7c>
   60634:	b	604a4 <fputs@plt+0x4f0bc>
   60638:	ldr	r8, [sp, #12]
   6063c:	ldr	r9, [sp, #8]
   60640:	ldr	sl, [sp, #4]
   60644:	b	60658 <fputs@plt+0x4f270>
   60648:	mov	sl, #0
   6064c:	strh	sl, [r8]
   60650:	str	sl, [r9]
   60654:	mov	r4, #0
   60658:	add	r0, sp, #24
   6065c:	bl	3d8e0 <fputs@plt+0x2c4f8>
   60660:	ldrb	r0, [r6, #69]	; 0x45
   60664:	cmp	r0, #0
   60668:	beq	606a4 <fputs@plt+0x4f2bc>
   6066c:	cmp	r4, #0
   60670:	beq	6068c <fputs@plt+0x4f2a4>
   60674:	mov	r5, sl
   60678:	ldr	r1, [r5], #16
   6067c:	mov	r0, r6
   60680:	bl	13ddc <fputs@plt+0x29f4>
   60684:	subs	r4, r4, #1
   60688:	bne	60678 <fputs@plt+0x4f290>
   6068c:	mov	r0, r6
   60690:	mov	r1, sl
   60694:	bl	13ddc <fputs@plt+0x29f4>
   60698:	mov	r0, #0
   6069c:	str	r0, [r9]
   606a0:	strh	r0, [r8]
   606a4:	sub	sp, fp, #28
   606a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   606ac:	push	{r4, r5, r6, r7, fp, lr}
   606b0:	add	fp, sp, #16
   606b4:	mov	r6, r2
   606b8:	mov	r4, r1
   606bc:	mov	r5, r0
   606c0:	ldr	r1, [r2]
   606c4:	cmp	r1, #0
   606c8:	beq	606e4 <fputs@plt+0x4f2fc>
   606cc:	ldr	r7, [r5]
   606d0:	mov	r0, r7
   606d4:	bl	1ab5c <fputs@plt+0x9774>
   606d8:	ldr	r1, [r7, #16]
   606dc:	add	r0, r1, r0, lsl #4
   606e0:	b	606e8 <fputs@plt+0x4f300>
   606e4:	add	r0, r6, #4
   606e8:	ldr	r2, [r6, #8]
   606ec:	ldr	r3, [r0]
   606f0:	mov	r0, r5
   606f4:	mov	r1, r4
   606f8:	pop	{r4, r5, r6, r7, fp, lr}
   606fc:	b	1a930 <fputs@plt+0x9548>
   60700:	push	{fp, lr}
   60704:	mov	fp, sp
   60708:	ldrb	r3, [r1, #37]	; 0x25
   6070c:	mov	r2, #0
   60710:	tst	r3, #4
   60714:	beq	6072c <fputs@plt+0x4f344>
   60718:	ldr	r2, [r1, #8]
   6071c:	movw	r1, #28125	; 0x6ddd
   60720:	movt	r1, #8
   60724:	bl	1aa38 <fputs@plt+0x9650>
   60728:	mov	r2, #1
   6072c:	mov	r0, r2
   60730:	pop	{fp, pc}
   60734:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60738:	add	fp, sp, #28
   6073c:	sub	sp, sp, #4
   60740:	mov	r4, r1
   60744:	mov	r6, r0
   60748:	ldr	r5, [r0]
   6074c:	bl	60d44 <fputs@plt+0x4f95c>
   60750:	mov	r7, #1
   60754:	cmp	r0, #0
   60758:	bne	608ac <fputs@plt+0x4f4c4>
   6075c:	ldrb	r0, [r4, #42]	; 0x2a
   60760:	mov	r7, #0
   60764:	tst	r0, #16
   60768:	bne	608ac <fputs@plt+0x4f4c4>
   6076c:	mov	r9, r4
   60770:	ldrsh	r0, [r9, #34]!	; 0x22
   60774:	cmp	r0, #0
   60778:	bgt	608ac <fputs@plt+0x4f4c4>
   6077c:	cmn	r0, #1
   60780:	ble	607c0 <fputs@plt+0x4f3d8>
   60784:	ldr	r1, [r4, #24]
   60788:	cmp	r1, #0
   6078c:	beq	607dc <fputs@plt+0x4f3f4>
   60790:	ldr	r0, [r5, #256]	; 0x100
   60794:	add	r0, r0, #1
   60798:	str	r0, [r5, #256]	; 0x100
   6079c:	add	r3, r4, #4
   607a0:	mov	r0, r6
   607a4:	mov	r2, r9
   607a8:	bl	60414 <fputs@plt+0x4f02c>
   607ac:	ldr	r0, [r5, #256]	; 0x100
   607b0:	sub	r0, r0, #1
   607b4:	str	r0, [r5, #256]	; 0x100
   607b8:	mov	r7, #0
   607bc:	b	6089c <fputs@plt+0x4f4b4>
   607c0:	ldr	r2, [r4]
   607c4:	movw	r1, #28148	; 0x6df4
   607c8:	movt	r1, #8
   607cc:	mov	r0, r6
   607d0:	bl	1aa38 <fputs@plt+0x9650>
   607d4:	mov	r7, #1
   607d8:	b	608ac <fputs@plt+0x4f4c4>
   607dc:	ldr	r1, [r4, #12]
   607e0:	mov	r0, r5
   607e4:	mov	r2, #0
   607e8:	bl	5ae9c <fputs@plt+0x49ab4>
   607ec:	cmp	r0, #0
   607f0:	beq	6087c <fputs@plt+0x4f494>
   607f4:	mov	r8, r0
   607f8:	ldr	r7, [r6, #72]	; 0x48
   607fc:	ldr	r1, [r0, #28]
   60800:	mov	r0, r6
   60804:	bl	600cc <fputs@plt+0x4ece4>
   60808:	movw	r0, #65535	; 0xffff
   6080c:	strh	r0, [r9]
   60810:	ldr	r0, [r5, #256]	; 0x100
   60814:	ldr	sl, [r5, #296]	; 0x128
   60818:	mov	r1, #0
   6081c:	str	r1, [r5, #296]	; 0x128
   60820:	add	r0, r0, #1
   60824:	str	r0, [r5, #256]	; 0x100
   60828:	mov	r0, r6
   6082c:	mov	r1, r8
   60830:	bl	5cc70 <fputs@plt+0x4b888>
   60834:	mov	r1, r0
   60838:	str	sl, [r5, #296]	; 0x128
   6083c:	ldr	r0, [r5, #256]	; 0x100
   60840:	sub	r0, r0, #1
   60844:	str	r0, [r5, #256]	; 0x100
   60848:	str	r7, [r6, #72]	; 0x48
   6084c:	cmp	r1, #0
   60850:	beq	60884 <fputs@plt+0x4f49c>
   60854:	ldrh	r0, [r1, #34]	; 0x22
   60858:	strh	r0, [r4, #34]	; 0x22
   6085c:	ldr	r0, [r1, #4]
   60860:	str	r0, [r4, #4]
   60864:	mov	r7, #0
   60868:	str	r7, [r1, #4]
   6086c:	strh	r7, [r1, #34]	; 0x22
   60870:	mov	r0, r5
   60874:	bl	13c04 <fputs@plt+0x281c>
   60878:	b	60890 <fputs@plt+0x4f4a8>
   6087c:	mov	r7, #1
   60880:	b	6089c <fputs@plt+0x4f4b4>
   60884:	mov	r0, #0
   60888:	strh	r0, [r9]
   6088c:	mov	r7, #1
   60890:	mov	r0, r5
   60894:	mov	r1, r8
   60898:	bl	44678 <fputs@plt+0x33290>
   6089c:	ldr	r0, [r4, #64]	; 0x40
   608a0:	ldrh	r1, [r0, #78]	; 0x4e
   608a4:	orr	r1, r1, #2
   608a8:	strh	r1, [r0, #78]	; 0x4e
   608ac:	mov	r0, r7
   608b0:	sub	sp, fp, #28
   608b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   608b8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   608bc:	add	fp, sp, #24
   608c0:	mov	r8, r0
   608c4:	ldr	r0, [r1, #16]
   608c8:	mov	r4, #0
   608cc:	cmp	r0, #0
   608d0:	beq	60940 <fputs@plt+0x4f558>
   608d4:	mov	r6, r1
   608d8:	ldrb	r1, [r1, #37]	; 0x25
   608dc:	tst	r1, #2
   608e0:	beq	60940 <fputs@plt+0x4f558>
   608e4:	ldr	r5, [r0, #8]
   608e8:	ldr	r7, [r6, #64]	; 0x40
   608ec:	cmp	r5, #0
   608f0:	beq	60914 <fputs@plt+0x4f52c>
   608f4:	ldr	r0, [r5]
   608f8:	mov	r1, r7
   608fc:	bl	15bb4 <fputs@plt+0x47cc>
   60900:	cmp	r0, #0
   60904:	beq	6093c <fputs@plt+0x4f554>
   60908:	ldr	r5, [r5, #20]
   6090c:	cmp	r5, #0
   60910:	bne	608f4 <fputs@plt+0x4f50c>
   60914:	movw	r1, #28178	; 0x6e12
   60918:	movt	r1, #8
   6091c:	mov	r0, r8
   60920:	mov	r2, r7
   60924:	mov	r3, #0
   60928:	bl	1aa38 <fputs@plt+0x9650>
   6092c:	mov	r4, #1
   60930:	strb	r4, [r8, #17]
   60934:	mov	r0, r4
   60938:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6093c:	str	r5, [r6, #68]	; 0x44
   60940:	mov	r0, r4
   60944:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60948:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6094c:	add	fp, sp, #28
   60950:	sub	sp, sp, #52	; 0x34
   60954:	mov	r2, r0
   60958:	ldr	r6, [r1, #28]
   6095c:	ldr	r3, [r6]
   60960:	mov	r0, #0
   60964:	cmp	r3, #2
   60968:	blt	60bc0 <fputs@plt+0x4f7d8>
   6096c:	str	r2, [sp, #32]
   60970:	str	r1, [sp, #16]
   60974:	add	r0, r1, #32
   60978:	str	r0, [sp, #28]
   6097c:	add	r1, r6, #8
   60980:	add	r2, r6, #80	; 0x50
   60984:	mov	r0, #0
   60988:	str	r0, [sp, #24]
   6098c:	b	609bc <fputs@plt+0x4f5d4>
   60990:	ldr	r1, [sp, #20]
   60994:	add	r1, r1, #72	; 0x48
   60998:	ldr	r2, [sp, #36]	; 0x24
   6099c:	add	r2, r2, #72	; 0x48
   609a0:	ldr	r3, [sp, #24]
   609a4:	add	r3, r3, #1
   609a8:	ldr	r0, [r6]
   609ac:	sub	r0, r0, #1
   609b0:	str	r3, [sp, #24]
   609b4:	cmp	r3, r0
   609b8:	bge	60bbc <fputs@plt+0x4f7d4>
   609bc:	str	r2, [sp, #36]	; 0x24
   609c0:	str	r1, [sp, #20]
   609c4:	ldr	r0, [r1, #16]
   609c8:	cmp	r0, #0
   609cc:	beq	60990 <fputs@plt+0x4f5a8>
   609d0:	ldr	r0, [sp, #36]	; 0x24
   609d4:	ldr	r5, [r0, #16]
   609d8:	cmp	r5, #0
   609dc:	beq	60990 <fputs@plt+0x4f5a8>
   609e0:	ldr	r0, [sp, #36]	; 0x24
   609e4:	ldrb	r8, [r0, #36]	; 0x24
   609e8:	ubfx	r0, r8, #5, #1
   609ec:	str	r0, [sp, #40]	; 0x28
   609f0:	tst	r8, #4
   609f4:	ldr	r9, [sp, #32]
   609f8:	ldr	sl, [sp, #28]
   609fc:	beq	60a98 <fputs@plt+0x4f6b0>
   60a00:	ldr	r1, [sp, #36]	; 0x24
   60a04:	ldr	r0, [r1, #48]	; 0x30
   60a08:	cmp	r0, #0
   60a0c:	ldreq	r0, [r1, #52]	; 0x34
   60a10:	cmpeq	r0, #0
   60a14:	bne	60b88 <fputs@plt+0x4f7a0>
   60a18:	ldrsh	r0, [r5, #34]	; 0x22
   60a1c:	cmp	r0, #1
   60a20:	blt	60a98 <fputs@plt+0x4f6b0>
   60a24:	ldr	r0, [sp, #24]
   60a28:	add	r7, r0, #1
   60a2c:	mov	r4, #0
   60a30:	b	60a44 <fputs@plt+0x4f65c>
   60a34:	add	r4, r4, #1
   60a38:	ldrsh	r0, [r5, #34]	; 0x22
   60a3c:	cmp	r4, r0
   60a40:	bge	60a98 <fputs@plt+0x4f6b0>
   60a44:	ldr	r0, [r5, #4]
   60a48:	ldr	r2, [r0, r4, lsl #4]
   60a4c:	sub	r0, fp, #36	; 0x24
   60a50:	str	r0, [sp]
   60a54:	mov	r0, r6
   60a58:	mov	r1, r7
   60a5c:	sub	r3, fp, #32
   60a60:	bl	60bdc <fputs@plt+0x4f7f4>
   60a64:	cmp	r0, #0
   60a68:	beq	60a34 <fputs@plt+0x4f64c>
   60a6c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   60a70:	ldr	r2, [fp, #-32]	; 0xffffffe0
   60a74:	str	r7, [sp]
   60a78:	str	r4, [sp, #4]
   60a7c:	ldr	r0, [sp, #40]	; 0x28
   60a80:	str	r0, [sp, #8]
   60a84:	str	sl, [sp, #12]
   60a88:	mov	r0, r9
   60a8c:	mov	r1, r6
   60a90:	bl	60e14 <fputs@plt+0x4fa2c>
   60a94:	b	60a34 <fputs@plt+0x4f64c>
   60a98:	ldr	r7, [sp, #36]	; 0x24
   60a9c:	ldr	r0, [r7, #48]	; 0x30
   60aa0:	cmp	r0, #0
   60aa4:	beq	60ae4 <fputs@plt+0x4f6fc>
   60aa8:	ldr	r1, [r7, #52]	; 0x34
   60aac:	cmp	r1, #0
   60ab0:	bne	60bc8 <fputs@plt+0x4f7e0>
   60ab4:	ands	r1, r8, #32
   60ab8:	beq	60ac4 <fputs@plt+0x4f6dc>
   60abc:	ldr	r1, [r7, #44]	; 0x2c
   60ac0:	bl	60eb0 <fputs@plt+0x4fac8>
   60ac4:	ldr	r2, [r7, #48]	; 0x30
   60ac8:	ldr	r4, [sp, #16]
   60acc:	ldr	r1, [r4, #32]
   60ad0:	ldr	r0, [r9]
   60ad4:	bl	60f54 <fputs@plt+0x4fb6c>
   60ad8:	str	r0, [r4, #32]
   60adc:	mov	r0, #0
   60ae0:	str	r0, [r7, #48]	; 0x30
   60ae4:	ldr	r9, [r7, #52]	; 0x34
   60ae8:	cmp	r9, #0
   60aec:	beq	60990 <fputs@plt+0x4f5a8>
   60af0:	ldr	r0, [r9, #4]
   60af4:	cmp	r0, #1
   60af8:	blt	60990 <fputs@plt+0x4f5a8>
   60afc:	ldr	r0, [sp, #24]
   60b00:	add	r7, r0, #1
   60b04:	mov	sl, #0
   60b08:	ldr	r0, [r9]
   60b0c:	ldr	r4, [r0, sl, lsl #3]
   60b10:	mov	r0, r5
   60b14:	mov	r1, r4
   60b18:	bl	61010 <fputs@plt+0x4fc28>
   60b1c:	cmp	r0, #0
   60b20:	bmi	60b9c <fputs@plt+0x4f7b4>
   60b24:	mov	r8, r0
   60b28:	sub	r0, fp, #36	; 0x24
   60b2c:	str	r0, [sp]
   60b30:	mov	r0, r6
   60b34:	mov	r1, r7
   60b38:	mov	r2, r4
   60b3c:	sub	r3, fp, #32
   60b40:	bl	60bdc <fputs@plt+0x4f7f4>
   60b44:	cmp	r0, #0
   60b48:	beq	60b9c <fputs@plt+0x4f7b4>
   60b4c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   60b50:	ldr	r2, [fp, #-32]	; 0xffffffe0
   60b54:	stm	sp, {r7, r8}
   60b58:	ldr	r0, [sp, #40]	; 0x28
   60b5c:	str	r0, [sp, #8]
   60b60:	ldr	r0, [sp, #28]
   60b64:	str	r0, [sp, #12]
   60b68:	ldr	r0, [sp, #32]
   60b6c:	mov	r1, r6
   60b70:	bl	60e14 <fputs@plt+0x4fa2c>
   60b74:	add	sl, sl, #1
   60b78:	ldr	r0, [r9, #4]
   60b7c:	cmp	sl, r0
   60b80:	blt	60b08 <fputs@plt+0x4f720>
   60b84:	b	60990 <fputs@plt+0x4f5a8>
   60b88:	movw	r1, #28196	; 0x6e24
   60b8c:	movt	r1, #8
   60b90:	mov	r0, r9
   60b94:	mov	r2, #0
   60b98:	b	60bac <fputs@plt+0x4f7c4>
   60b9c:	movw	r1, #28301	; 0x6e8d
   60ba0:	movt	r1, #8
   60ba4:	ldr	r0, [sp, #32]
   60ba8:	mov	r2, r4
   60bac:	bl	1aa38 <fputs@plt+0x9650>
   60bb0:	mov	r0, #1
   60bb4:	sub	sp, fp, #28
   60bb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60bbc:	mov	r0, #0
   60bc0:	sub	sp, fp, #28
   60bc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60bc8:	movw	r1, #28246	; 0x6e56
   60bcc:	movt	r1, #8
   60bd0:	mov	r0, r9
   60bd4:	bl	1aa38 <fputs@plt+0x9650>
   60bd8:	b	60bb0 <fputs@plt+0x4f7c8>
   60bdc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   60be0:	add	fp, sp, #24
   60be4:	cmp	r1, #1
   60be8:	blt	60c28 <fputs@plt+0x4f840>
   60bec:	mov	r9, r3
   60bf0:	mov	r5, r2
   60bf4:	mov	r6, r1
   60bf8:	ldr	r8, [fp, #8]
   60bfc:	add	r4, r0, #24
   60c00:	mov	r7, #0
   60c04:	ldr	r0, [r4]
   60c08:	mov	r1, r5
   60c0c:	bl	61010 <fputs@plt+0x4fc28>
   60c10:	cmp	r0, #0
   60c14:	bpl	60c30 <fputs@plt+0x4f848>
   60c18:	add	r4, r4, #72	; 0x48
   60c1c:	add	r7, r7, #1
   60c20:	cmp	r6, r7
   60c24:	bne	60c04 <fputs@plt+0x4f81c>
   60c28:	mov	r0, #0
   60c2c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   60c30:	mov	r1, r0
   60c34:	mov	r0, #1
   60c38:	cmp	r9, #0
   60c3c:	beq	60c2c <fputs@plt+0x4f844>
   60c40:	str	r7, [r9]
   60c44:	str	r1, [r8]
   60c48:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   60c4c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   60c50:	add	fp, sp, #24
   60c54:	mvn	r8, #0
   60c58:	cmp	r0, #0
   60c5c:	beq	60ca0 <fputs@plt+0x4f8b8>
   60c60:	mov	r6, r0
   60c64:	ldr	r0, [r0, #4]
   60c68:	cmp	r0, #1
   60c6c:	blt	60ca0 <fputs@plt+0x4f8b8>
   60c70:	mov	r5, r1
   60c74:	ldr	r4, [r6]
   60c78:	mov	r7, #0
   60c7c:	ldr	r0, [r4, r7, lsl #3]
   60c80:	mov	r1, r5
   60c84:	bl	15bb4 <fputs@plt+0x47cc>
   60c88:	cmp	r0, #0
   60c8c:	beq	60ca8 <fputs@plt+0x4f8c0>
   60c90:	add	r7, r7, #1
   60c94:	ldr	r0, [r6, #4]
   60c98:	cmp	r7, r0
   60c9c:	blt	60c7c <fputs@plt+0x4f894>
   60ca0:	mov	r0, r8
   60ca4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60ca8:	mov	r0, r7
   60cac:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60cb0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   60cb4:	add	fp, sp, #24
   60cb8:	mov	r5, r0
   60cbc:	ldr	r0, [r1, #4]
   60cc0:	cmp	r0, #0
   60cc4:	bne	60cd8 <fputs@plt+0x4f8f0>
   60cc8:	ldr	r6, [r1, #8]
   60ccc:	cmp	r6, #0
   60cd0:	cmpne	r5, #0
   60cd4:	bne	60ce4 <fputs@plt+0x4f8fc>
   60cd8:	mov	r7, #0
   60cdc:	mov	r0, r7
   60ce0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60ce4:	mov	r8, r2
   60ce8:	b	60cf8 <fputs@plt+0x4f910>
   60cec:	ldr	r5, [r5, #4]
   60cf0:	cmp	r5, #0
   60cf4:	beq	60cd8 <fputs@plt+0x4f8f0>
   60cf8:	ldr	r0, [r5]
   60cfc:	cmp	r0, #1
   60d00:	blt	60cec <fputs@plt+0x4f904>
   60d04:	add	r7, r5, #8
   60d08:	mov	r4, #0
   60d0c:	ldr	r1, [r7]
   60d10:	mov	r0, r6
   60d14:	bl	15bb4 <fputs@plt+0x47cc>
   60d18:	cmp	r0, #0
   60d1c:	beq	60d38 <fputs@plt+0x4f950>
   60d20:	add	r4, r4, #1
   60d24:	add	r7, r7, #16
   60d28:	ldr	r0, [r5]
   60d2c:	cmp	r4, r0
   60d30:	blt	60d0c <fputs@plt+0x4f924>
   60d34:	b	60cec <fputs@plt+0x4f904>
   60d38:	str	r5, [r8]
   60d3c:	mov	r0, r7
   60d40:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60d44:	push	{r4, r5, r6, r7, fp, lr}
   60d48:	add	fp, sp, #16
   60d4c:	sub	sp, sp, #8
   60d50:	mov	r4, r0
   60d54:	ldrb	r0, [r1, #42]	; 0x2a
   60d58:	mov	r6, #0
   60d5c:	tst	r0, #16
   60d60:	beq	60e08 <fputs@plt+0x4fa20>
   60d64:	mov	r7, r1
   60d68:	ldr	r5, [r4]
   60d6c:	mov	r0, r5
   60d70:	bl	461b8 <fputs@plt+0x34dd0>
   60d74:	cmp	r0, #0
   60d78:	bne	60e08 <fputs@plt+0x4fa20>
   60d7c:	ldr	r0, [r7, #52]	; 0x34
   60d80:	ldr	r1, [r0]
   60d84:	add	r0, r5, #320	; 0x140
   60d88:	bl	43cf8 <fputs@plt+0x32910>
   60d8c:	cmp	r0, #0
   60d90:	beq	60dec <fputs@plt+0x4fa04>
   60d94:	mov	r2, r0
   60d98:	mov	r0, #0
   60d9c:	str	r0, [sp, #4]
   60da0:	ldr	r0, [r2]
   60da4:	ldr	r3, [r0, #8]
   60da8:	add	r0, sp, #4
   60dac:	str	r0, [sp]
   60db0:	mov	r0, r5
   60db4:	mov	r1, r7
   60db8:	bl	45e30 <fputs@plt+0x34a48>
   60dbc:	mov	r6, r0
   60dc0:	cmp	r0, #0
   60dc4:	beq	60ddc <fputs@plt+0x4f9f4>
   60dc8:	ldr	r2, [sp, #4]
   60dcc:	movw	r1, #20776	; 0x5128
   60dd0:	movt	r1, #8
   60dd4:	mov	r0, r4
   60dd8:	bl	1aa38 <fputs@plt+0x9650>
   60ddc:	ldr	r1, [sp, #4]
   60de0:	mov	r0, r5
   60de4:	bl	13ddc <fputs@plt+0x29f4>
   60de8:	b	60e08 <fputs@plt+0x4fa20>
   60dec:	ldr	r0, [r7, #52]	; 0x34
   60df0:	ldr	r2, [r0]
   60df4:	movw	r1, #25451	; 0x636b
   60df8:	movt	r1, #8
   60dfc:	mov	r0, r4
   60e00:	bl	1aa38 <fputs@plt+0x9650>
   60e04:	mov	r6, #1
   60e08:	mov	r0, r6
   60e0c:	sub	sp, fp, #16
   60e10:	pop	{r4, r5, r6, r7, fp, pc}
   60e14:	push	{r4, r5, r6, r7, fp, lr}
   60e18:	add	fp, sp, #16
   60e1c:	sub	sp, sp, #8
   60e20:	mov	r5, r1
   60e24:	mov	r6, r0
   60e28:	ldr	r4, [r0]
   60e2c:	mov	r0, r4
   60e30:	bl	6106c <fputs@plt+0x4fc84>
   60e34:	mov	r7, r0
   60e38:	ldr	r2, [fp, #8]
   60e3c:	ldr	r3, [fp, #12]
   60e40:	mov	r0, r4
   60e44:	mov	r1, r5
   60e48:	bl	6106c <fputs@plt+0x4fc84>
   60e4c:	mov	r5, r0
   60e50:	mov	r0, #0
   60e54:	str	r0, [sp]
   60e58:	mov	r0, r6
   60e5c:	mov	r1, #79	; 0x4f
   60e60:	mov	r2, r7
   60e64:	mov	r3, r5
   60e68:	bl	4b430 <fputs@plt+0x3a048>
   60e6c:	mov	r2, r0
   60e70:	ldr	r6, [fp, #20]
   60e74:	ldr	r0, [fp, #16]
   60e78:	cmp	r0, #0
   60e7c:	cmpne	r2, #0
   60e80:	beq	60e98 <fputs@plt+0x4fab0>
   60e84:	ldr	r0, [r2, #4]
   60e88:	orr	r0, r0, #1
   60e8c:	str	r0, [r2, #4]
   60e90:	ldr	r0, [r5, #28]
   60e94:	strh	r0, [r2, #36]	; 0x24
   60e98:	ldr	r1, [r6]
   60e9c:	mov	r0, r4
   60ea0:	bl	60f54 <fputs@plt+0x4fb6c>
   60ea4:	str	r0, [r6]
   60ea8:	sub	sp, fp, #16
   60eac:	pop	{r4, r5, r6, r7, fp, pc}
   60eb0:	push	{r4, r5, r6, r7, fp, lr}
   60eb4:	add	fp, sp, #16
   60eb8:	cmp	r0, #0
   60ebc:	beq	60f50 <fputs@plt+0x4fb68>
   60ec0:	mov	r4, r1
   60ec4:	mov	r5, r0
   60ec8:	b	60ee4 <fputs@plt+0x4fafc>
   60ecc:	ldr	r0, [r5, #12]
   60ed0:	mov	r1, r4
   60ed4:	bl	60eb0 <fputs@plt+0x4fac8>
   60ed8:	ldr	r5, [r5, #16]
   60edc:	cmp	r5, #0
   60ee0:	beq	60f50 <fputs@plt+0x4fb68>
   60ee4:	strh	r4, [r5, #36]	; 0x24
   60ee8:	ldr	r0, [r5, #4]
   60eec:	orr	r0, r0, #1
   60ef0:	str	r0, [r5, #4]
   60ef4:	ldrb	r0, [r5]
   60ef8:	cmp	r0, #151	; 0x97
   60efc:	bne	60ecc <fputs@plt+0x4fae4>
   60f00:	ldr	r0, [r5, #20]
   60f04:	cmp	r0, #0
   60f08:	beq	60ecc <fputs@plt+0x4fae4>
   60f0c:	ldr	r0, [r5, #20]
   60f10:	ldr	r1, [r0]
   60f14:	cmp	r1, #1
   60f18:	blt	60ecc <fputs@plt+0x4fae4>
   60f1c:	mov	r6, #0
   60f20:	mov	r7, #0
   60f24:	ldr	r0, [r0, #4]
   60f28:	ldr	r0, [r0, r6]
   60f2c:	mov	r1, r4
   60f30:	bl	60eb0 <fputs@plt+0x4fac8>
   60f34:	add	r6, r6, #20
   60f38:	add	r7, r7, #1
   60f3c:	ldr	r0, [r5, #20]
   60f40:	ldr	r1, [r0]
   60f44:	cmp	r7, r1
   60f48:	blt	60f24 <fputs@plt+0x4fb3c>
   60f4c:	b	60ecc <fputs@plt+0x4fae4>
   60f50:	pop	{r4, r5, r6, r7, fp, pc}
   60f54:	push	{r4, r5, r6, r7, fp, lr}
   60f58:	add	fp, sp, #16
   60f5c:	mov	r4, r2
   60f60:	cmp	r1, #0
   60f64:	beq	60fcc <fputs@plt+0x4fbe4>
   60f68:	mov	r6, r1
   60f6c:	cmp	r4, #0
   60f70:	beq	60fd4 <fputs@plt+0x4fbec>
   60f74:	mov	r5, r0
   60f78:	mov	r0, r6
   60f7c:	bl	5c300 <fputs@plt+0x4af18>
   60f80:	cmp	r0, #0
   60f84:	bne	60f98 <fputs@plt+0x4fbb0>
   60f88:	mov	r0, r4
   60f8c:	bl	5c300 <fputs@plt+0x4af18>
   60f90:	cmp	r0, #0
   60f94:	beq	60fdc <fputs@plt+0x4fbf4>
   60f98:	mov	r0, r5
   60f9c:	mov	r1, r6
   60fa0:	bl	4455c <fputs@plt+0x33174>
   60fa4:	mov	r0, r5
   60fa8:	mov	r1, r4
   60fac:	bl	4455c <fputs@plt+0x33174>
   60fb0:	movw	r2, #16788	; 0x4194
   60fb4:	movt	r2, #8
   60fb8:	mov	r0, r5
   60fbc:	mov	r1, #132	; 0x84
   60fc0:	mov	r3, #0
   60fc4:	pop	{r4, r5, r6, r7, fp, lr}
   60fc8:	b	5d25c <fputs@plt+0x4be74>
   60fcc:	mov	r0, r4
   60fd0:	pop	{r4, r5, r6, r7, fp, pc}
   60fd4:	mov	r0, r6
   60fd8:	pop	{r4, r5, r6, r7, fp, pc}
   60fdc:	mov	r0, r5
   60fe0:	mov	r1, #72	; 0x48
   60fe4:	mov	r2, #0
   60fe8:	mov	r3, #0
   60fec:	bl	5d25c <fputs@plt+0x4be74>
   60ff0:	mov	r7, r0
   60ff4:	mov	r0, r5
   60ff8:	mov	r1, r7
   60ffc:	mov	r2, r6
   61000:	mov	r3, r4
   61004:	bl	61114 <fputs@plt+0x4fd2c>
   61008:	mov	r0, r7
   6100c:	pop	{r4, r5, r6, r7, fp, pc}
   61010:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   61014:	add	fp, sp, #24
   61018:	mov	r6, r0
   6101c:	ldrsh	r0, [r0, #34]	; 0x22
   61020:	mvn	r8, #0
   61024:	cmp	r0, #1
   61028:	blt	6105c <fputs@plt+0x4fc74>
   6102c:	mov	r5, r1
   61030:	ldr	r4, [r6, #4]
   61034:	mov	r7, #0
   61038:	ldr	r0, [r4, r7, lsl #4]
   6103c:	mov	r1, r5
   61040:	bl	15bb4 <fputs@plt+0x47cc>
   61044:	cmp	r0, #0
   61048:	beq	61064 <fputs@plt+0x4fc7c>
   6104c:	add	r7, r7, #1
   61050:	ldrsh	r0, [r6, #34]	; 0x22
   61054:	cmp	r7, r0
   61058:	blt	61038 <fputs@plt+0x4fc50>
   6105c:	mov	r0, r8
   61060:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   61064:	mov	r0, r7
   61068:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6106c:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   61070:	add	fp, sp, #24
   61074:	mov	r4, r3
   61078:	mov	r6, r2
   6107c:	mov	r5, r1
   61080:	mov	r1, #152	; 0x98
   61084:	mov	r2, #0
   61088:	mov	r3, #0
   6108c:	bl	5d25c <fputs@plt+0x4be74>
   61090:	cmp	r0, #0
   61094:	beq	61110 <fputs@plt+0x4fd28>
   61098:	add	r1, r6, r6, lsl #3
   6109c:	add	r1, r5, r1, lsl #3
   610a0:	ldr	r2, [r1, #24]
   610a4:	str	r2, [r0, #44]	; 0x2c
   610a8:	ldr	r3, [r1, #52]	; 0x34
   610ac:	str	r3, [r0, #28]
   610b0:	ldrsh	r2, [r2, #32]
   610b4:	cmp	r2, r4
   610b8:	bne	610c8 <fputs@plt+0x4fce0>
   610bc:	movw	r1, #65535	; 0xffff
   610c0:	strh	r1, [r0, #32]
   610c4:	b	61104 <fputs@plt+0x4fd1c>
   610c8:	strh	r4, [r0, #32]
   610cc:	cmp	r4, #63	; 0x3f
   610d0:	movge	r4, #63	; 0x3f
   610d4:	mov	r2, #1
   610d8:	lsl	r3, r2, r4
   610dc:	subs	r6, r4, #32
   610e0:	movwpl	r3, #0
   610e4:	ldrd	r8, [r1, #64]	; 0x40
   610e8:	orr	r8, r8, r3
   610ec:	rsb	r3, r4, #32
   610f0:	lsr	r3, r2, r3
   610f4:	cmp	r6, #0
   610f8:	lslpl	r3, r2, r6
   610fc:	orr	r9, r9, r3
   61100:	strd	r8, [r1, #64]	; 0x40
   61104:	ldr	r1, [r0, #4]
   61108:	orr	r1, r1, #4
   6110c:	str	r1, [r0, #4]
   61110:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   61114:	push	{r4, r5, fp, lr}
   61118:	add	fp, sp, #8
   6111c:	mov	r4, r3
   61120:	cmp	r1, #0
   61124:	beq	6117c <fputs@plt+0x4fd94>
   61128:	movw	r0, #256	; 0x100
   6112c:	movt	r0, #32
   61130:	cmp	r4, #0
   61134:	beq	61150 <fputs@plt+0x4fd68>
   61138:	str	r4, [r1, #16]
   6113c:	ldr	r3, [r4, #4]
   61140:	and	r3, r3, r0
   61144:	ldr	r5, [r1, #4]
   61148:	orr	r3, r5, r3
   6114c:	str	r3, [r1, #4]
   61150:	cmp	r2, #0
   61154:	beq	61170 <fputs@plt+0x4fd88>
   61158:	str	r2, [r1, #12]
   6115c:	ldr	r2, [r2, #4]
   61160:	and	r0, r2, r0
   61164:	ldr	r2, [r1, #4]
   61168:	orr	r0, r2, r0
   6116c:	str	r0, [r1, #4]
   61170:	mov	r0, r1
   61174:	pop	{r4, r5, fp, lr}
   61178:	b	61198 <fputs@plt+0x4fdb0>
   6117c:	mov	r5, r0
   61180:	mov	r1, r2
   61184:	bl	4455c <fputs@plt+0x33174>
   61188:	mov	r0, r5
   6118c:	mov	r1, r4
   61190:	pop	{r4, r5, fp, lr}
   61194:	b	4455c <fputs@plt+0x33174>
   61198:	push	{r4, r5, fp, lr}
   6119c:	add	fp, sp, #8
   611a0:	sub	sp, sp, #8
   611a4:	mov	r4, r0
   611a8:	mov	r0, #0
   611ac:	str	r0, [sp, #4]
   611b0:	ldr	r0, [r4, #12]
   611b4:	add	r5, sp, #4
   611b8:	mov	r1, r5
   611bc:	bl	61230 <fputs@plt+0x4fe48>
   611c0:	ldr	r0, [r4, #16]
   611c4:	mov	r1, r5
   611c8:	bl	61230 <fputs@plt+0x4fe48>
   611cc:	ldrb	r0, [r4, #5]
   611d0:	tst	r0, #8
   611d4:	bne	61210 <fputs@plt+0x4fe28>
   611d8:	ldr	r0, [r4, #20]
   611dc:	cmp	r0, #0
   611e0:	beq	6121c <fputs@plt+0x4fe34>
   611e4:	add	r1, sp, #4
   611e8:	bl	612c8 <fputs@plt+0x4fee0>
   611ec:	ldr	r0, [r4, #20]
   611f0:	bl	6131c <fputs@plt+0x4ff34>
   611f4:	movw	r1, #256	; 0x100
   611f8:	movt	r1, #32
   611fc:	and	r0, r0, r1
   61200:	ldr	r1, [r4, #4]
   61204:	orr	r0, r1, r0
   61208:	str	r0, [r4, #4]
   6120c:	b	6121c <fputs@plt+0x4fe34>
   61210:	ldr	r0, [r4, #20]
   61214:	add	r1, sp, #4
   61218:	bl	6124c <fputs@plt+0x4fe64>
   6121c:	ldr	r0, [sp, #4]
   61220:	add	r0, r0, #1
   61224:	str	r0, [r4, #24]
   61228:	sub	sp, fp, #8
   6122c:	pop	{r4, r5, fp, pc}
   61230:	cmp	r0, #0
   61234:	bxeq	lr
   61238:	ldr	r0, [r0, #24]
   6123c:	ldr	r2, [r1]
   61240:	cmp	r0, r2
   61244:	strgt	r0, [r1]
   61248:	bx	lr
   6124c:	push	{r4, r5, fp, lr}
   61250:	add	fp, sp, #8
   61254:	cmp	r0, #0
   61258:	popeq	{r4, r5, fp, pc}
   6125c:	mov	r4, r1
   61260:	mov	r5, r0
   61264:	ldr	r0, [r5, #32]
   61268:	mov	r1, r4
   6126c:	bl	61230 <fputs@plt+0x4fe48>
   61270:	ldr	r0, [r5, #40]	; 0x28
   61274:	mov	r1, r4
   61278:	bl	61230 <fputs@plt+0x4fe48>
   6127c:	ldr	r0, [r5, #56]	; 0x38
   61280:	mov	r1, r4
   61284:	bl	61230 <fputs@plt+0x4fe48>
   61288:	ldr	r0, [r5, #60]	; 0x3c
   6128c:	mov	r1, r4
   61290:	bl	61230 <fputs@plt+0x4fe48>
   61294:	ldr	r0, [r5]
   61298:	mov	r1, r4
   6129c:	bl	612c8 <fputs@plt+0x4fee0>
   612a0:	ldr	r0, [r5, #36]	; 0x24
   612a4:	mov	r1, r4
   612a8:	bl	612c8 <fputs@plt+0x4fee0>
   612ac:	ldr	r0, [r5, #44]	; 0x2c
   612b0:	mov	r1, r4
   612b4:	bl	612c8 <fputs@plt+0x4fee0>
   612b8:	ldr	r5, [r5, #48]	; 0x30
   612bc:	cmp	r5, #0
   612c0:	bne	61264 <fputs@plt+0x4fe7c>
   612c4:	pop	{r4, r5, fp, pc}
   612c8:	push	{r4, r5, r6, r7, fp, lr}
   612cc:	add	fp, sp, #16
   612d0:	cmp	r0, #0
   612d4:	beq	61318 <fputs@plt+0x4ff30>
   612d8:	mov	r5, r0
   612dc:	ldr	r0, [r0]
   612e0:	cmp	r0, #1
   612e4:	blt	61318 <fputs@plt+0x4ff30>
   612e8:	mov	r4, r1
   612ec:	mov	r6, #0
   612f0:	mov	r7, #0
   612f4:	ldr	r0, [r5, #4]
   612f8:	ldr	r0, [r0, r6]
   612fc:	mov	r1, r4
   61300:	bl	61230 <fputs@plt+0x4fe48>
   61304:	add	r6, r6, #20
   61308:	add	r7, r7, #1
   6130c:	ldr	r0, [r5]
   61310:	cmp	r7, r0
   61314:	blt	612f4 <fputs@plt+0x4ff0c>
   61318:	pop	{r4, r5, r6, r7, fp, pc}
   6131c:	mov	r1, r0
   61320:	mov	r0, #0
   61324:	cmp	r1, #0
   61328:	beq	61360 <fputs@plt+0x4ff78>
   6132c:	ldr	r2, [r1]
   61330:	cmp	r2, #1
   61334:	bxlt	lr
   61338:	ldr	ip, [r1]
   6133c:	ldr	r1, [r1, #4]
   61340:	mov	r3, #0
   61344:	mov	r0, #0
   61348:	ldr	r2, [r1], #20
   6134c:	ldr	r2, [r2, #4]
   61350:	orr	r0, r2, r0
   61354:	add	r3, r3, #1
   61358:	cmp	r3, ip
   6135c:	blt	61348 <fputs@plt+0x4ff60>
   61360:	bx	lr
   61364:	push	{r4, r5, r6, r7, fp, lr}
   61368:	add	fp, sp, #16
   6136c:	ldr	r2, [r1, #8]
   61370:	ldr	r5, [r1, #28]
   61374:	orr	r2, r2, #64	; 0x40
   61378:	str	r2, [r1, #8]
   6137c:	ldr	r1, [r5]
   61380:	cmp	r1, #1
   61384:	blt	613e4 <fputs@plt+0x4fffc>
   61388:	ldr	r4, [r0]
   6138c:	add	r6, r5, #8
   61390:	mov	r7, #0
   61394:	b	613ac <fputs@plt+0x4ffc4>
   61398:	add	r6, r6, #72	; 0x48
   6139c:	add	r7, r7, #1
   613a0:	ldr	r0, [r5]
   613a4:	cmp	r7, r0
   613a8:	bge	613e4 <fputs@plt+0x4fffc>
   613ac:	ldr	r1, [r6, #16]
   613b0:	ldrb	r0, [r1, #42]	; 0x2a
   613b4:	tst	r0, #2
   613b8:	beq	61398 <fputs@plt+0x4ffb0>
   613bc:	ldr	r0, [r6, #20]
   613c0:	cmp	r0, #0
   613c4:	beq	61398 <fputs@plt+0x4ffb0>
   613c8:	mov	r2, r0
   613cc:	ldr	r0, [r0, #48]	; 0x30
   613d0:	cmp	r0, #0
   613d4:	bne	613c8 <fputs@plt+0x4ffe0>
   613d8:	mov	r0, r4
   613dc:	bl	613e8 <fputs@plt+0x50000>
   613e0:	b	61398 <fputs@plt+0x4ffb0>
   613e4:	pop	{r4, r5, r6, r7, fp, pc}
   613e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   613ec:	add	fp, sp, #28
   613f0:	sub	sp, sp, #52	; 0x34
   613f4:	mov	r4, r1
   613f8:	ldr	r3, [r0]
   613fc:	ldrb	r1, [r3, #69]	; 0x45
   61400:	cmp	r1, #0
   61404:	beq	61410 <fputs@plt+0x50028>
   61408:	sub	sp, fp, #28
   6140c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61410:	vmov.i32	q8, #0	; 0x00000000
   61414:	add	r1, sp, #16
   61418:	vst1.64	{d16-d17}, [r1]!
   6141c:	vst1.64	{d16-d17}, [r1]
   61420:	ldr	r1, [r2, #28]
   61424:	str	r1, [sp, #20]
   61428:	ldrsh	r1, [r4, #34]	; 0x22
   6142c:	cmp	r1, #1
   61430:	blt	614fc <fputs@plt+0x50114>
   61434:	str	r3, [sp, #4]
   61438:	str	r0, [sp, #8]
   6143c:	ldr	r0, [r2]
   61440:	ldr	r8, [r0, #4]
   61444:	ldr	r0, [r4, #4]
   61448:	add	r7, r0, #14
   6144c:	mov	r0, #0
   61450:	str	r0, [sp, #12]
   61454:	mov	r9, #0
   61458:	mov	sl, #0
   6145c:	b	61478 <fputs@plt+0x50090>
   61460:	add	r8, r8, #20
   61464:	add	r7, r7, #16
   61468:	add	sl, sl, #1
   6146c:	ldrsh	r0, [r4, #34]	; 0x22
   61470:	cmp	sl, r0
   61474:	bge	614e8 <fputs@plt+0x50100>
   61478:	ldr	r6, [r8]
   6147c:	add	r0, sp, #16
   61480:	mov	r1, r6
   61484:	mov	r2, r7
   61488:	bl	61514 <fputs@plt+0x5012c>
   6148c:	ldrb	r5, [r7]
   61490:	mov	r0, r6
   61494:	bl	5b550 <fputs@plt+0x4a168>
   61498:	cmp	r0, #0
   6149c:	movweq	r0, #65	; 0x41
   614a0:	strb	r0, [r7, #-1]
   614a4:	ldr	r0, [sp, #12]
   614a8:	adds	r0, r0, r5
   614ac:	str	r0, [sp, #12]
   614b0:	adc	r9, r9, #0
   614b4:	ldr	r0, [sp, #8]
   614b8:	mov	r1, r6
   614bc:	bl	58934 <fputs@plt+0x4754c>
   614c0:	cmp	r0, #0
   614c4:	beq	61460 <fputs@plt+0x50078>
   614c8:	ldr	r1, [r7, #-6]
   614cc:	cmp	r1, #0
   614d0:	bne	61460 <fputs@plt+0x50078>
   614d4:	ldr	r1, [r0]
   614d8:	ldr	r0, [sp, #4]
   614dc:	bl	19540 <fputs@plt+0x8158>
   614e0:	str	r0, [r7, #-6]
   614e4:	b	61460 <fputs@plt+0x50078>
   614e8:	lsl	r0, r9, #2
   614ec:	ldr	r2, [sp, #12]
   614f0:	orr	r1, r0, r2, lsr #30
   614f4:	lsl	r0, r2, #2
   614f8:	b	61504 <fputs@plt+0x5011c>
   614fc:	mov	r0, #0
   61500:	mov	r1, #0
   61504:	bl	44150 <fputs@plt+0x32d68>
   61508:	strh	r0, [r4, #40]	; 0x28
   6150c:	sub	sp, fp, #28
   61510:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61514:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   61518:	add	fp, sp, #24
   6151c:	sub	sp, sp, #40	; 0x28
   61520:	mov	r8, r2
   61524:	mov	r2, #1
   61528:	strb	r2, [fp, #-25]	; 0xffffffe7
   6152c:	ldrb	r3, [r1]
   61530:	cmp	r3, #119	; 0x77
   61534:	beq	6160c <fputs@plt+0x50224>
   61538:	mov	r2, #0
   6153c:	cmp	r3, #154	; 0x9a
   61540:	cmpne	r3, #152	; 0x98
   61544:	bne	61640 <fputs@plt+0x50258>
   61548:	cmp	r0, #0
   6154c:	beq	61640 <fputs@plt+0x50258>
   61550:	ldrsh	ip, [r1, #32]
   61554:	mov	r5, #0
   61558:	ldr	r2, [r0, #4]
   6155c:	ldr	r3, [r2]
   61560:	cmp	r3, #1
   61564:	blt	61594 <fputs@plt+0x501ac>
   61568:	add	r6, r2, #28
   6156c:	ldr	r3, [r1, #28]
   61570:	mov	r4, #0
   61574:	ldr	r7, [r6, #24]
   61578:	cmp	r7, r3
   6157c:	beq	615b0 <fputs@plt+0x501c8>
   61580:	add	r6, r6, #72	; 0x48
   61584:	add	r4, r4, #1
   61588:	ldr	r7, [r2]
   6158c:	cmp	r4, r7
   61590:	blt	61574 <fputs@plt+0x5018c>
   61594:	ldr	r0, [r0, #16]
   61598:	mov	r6, #0
   6159c:	cmp	r6, #0
   615a0:	bne	615c0 <fputs@plt+0x501d8>
   615a4:	cmp	r0, #0
   615a8:	bne	61558 <fputs@plt+0x50170>
   615ac:	b	615c0 <fputs@plt+0x501d8>
   615b0:	ldr	r5, [r6]
   615b4:	ldr	r6, [r6, #-4]
   615b8:	cmp	r6, #0
   615bc:	beq	615a4 <fputs@plt+0x501bc>
   615c0:	mov	r2, #0
   615c4:	cmp	r6, #0
   615c8:	beq	61640 <fputs@plt+0x50258>
   615cc:	cmp	r5, #0
   615d0:	beq	61658 <fputs@plt+0x50270>
   615d4:	cmp	ip, #0
   615d8:	bmi	61640 <fputs@plt+0x50258>
   615dc:	ldr	r1, [r5]
   615e0:	ldr	r1, [r1]
   615e4:	cmp	r1, ip
   615e8:	ble	61640 <fputs@plt+0x50258>
   615ec:	ldr	r1, [r5]
   615f0:	ldr	r2, [r5, #28]
   615f4:	ldr	r1, [r1, #4]
   615f8:	add	r3, ip, ip, lsl #2
   615fc:	ldr	r1, [r1, r3, lsl #2]
   61600:	str	r0, [sp, #20]
   61604:	str	r2, [sp, #8]
   61608:	b	61628 <fputs@plt+0x50240>
   6160c:	ldr	r1, [r1, #20]
   61610:	ldr	r2, [r1]
   61614:	ldr	r3, [r1, #28]
   61618:	ldr	r1, [r2, #4]
   6161c:	ldr	r1, [r1]
   61620:	str	r0, [sp, #20]
   61624:	str	r3, [sp, #8]
   61628:	ldr	r0, [r0]
   6162c:	str	r0, [sp, #4]
   61630:	add	r0, sp, #4
   61634:	sub	r2, fp, #25
   61638:	bl	61514 <fputs@plt+0x5012c>
   6163c:	mov	r2, r0
   61640:	cmp	r8, #0
   61644:	ldrbne	r0, [fp, #-25]	; 0xffffffe7
   61648:	strbne	r0, [r8]
   6164c:	mov	r0, r2
   61650:	sub	sp, fp, #24
   61654:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   61658:	ldr	r0, [r6, #64]	; 0x40
   6165c:	cmp	r0, #0
   61660:	beq	61640 <fputs@plt+0x50258>
   61664:	cmn	ip, #1
   61668:	ldrshle	ip, [r6, #32]
   6166c:	cmp	ip, #0
   61670:	bmi	61698 <fputs@plt+0x502b0>
   61674:	ldr	r0, [r6, #4]
   61678:	add	r5, r0, ip, lsl #4
   6167c:	mov	r0, r5
   61680:	mov	r1, #0
   61684:	bl	1f95c <fputs@plt+0xe574>
   61688:	mov	r2, r0
   6168c:	ldrb	r0, [r5, #14]
   61690:	strb	r0, [fp, #-25]	; 0xffffffe7
   61694:	b	61640 <fputs@plt+0x50258>
   61698:	movw	r2, #61366	; 0xefb6
   6169c:	movt	r2, #7
   616a0:	b	61640 <fputs@plt+0x50258>
   616a4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   616a8:	add	fp, sp, #24
   616ac:	mov	r5, r0
   616b0:	ldrb	r0, [r1]
   616b4:	mov	r8, #0
   616b8:	cmp	r0, #27
   616bc:	bne	6171c <fputs@plt+0x50334>
   616c0:	ldr	r0, [r5]
   616c4:	cmp	r0, #1
   616c8:	blt	6171c <fputs@plt+0x50334>
   616cc:	ldr	r6, [r1, #8]
   616d0:	ldr	r0, [r5, #4]
   616d4:	add	r7, r0, #4
   616d8:	mov	r4, #1
   616dc:	b	616f8 <fputs@plt+0x50310>
   616e0:	add	r7, r7, #20
   616e4:	add	r0, r4, #1
   616e8:	ldr	r1, [r5]
   616ec:	cmp	r4, r1
   616f0:	mov	r4, r0
   616f4:	bge	6171c <fputs@plt+0x50334>
   616f8:	ldr	r0, [r7]
   616fc:	cmp	r0, #0
   61700:	beq	616e0 <fputs@plt+0x502f8>
   61704:	mov	r1, r6
   61708:	bl	15bb4 <fputs@plt+0x47cc>
   6170c:	cmp	r0, #0
   61710:	bne	616e0 <fputs@plt+0x502f8>
   61714:	mov	r0, r4
   61718:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6171c:	mov	r0, r8
   61720:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   61724:	push	{fp, lr}
   61728:	mov	fp, sp
   6172c:	sub	sp, sp, #8
   61730:	mov	ip, r1
   61734:	str	r3, [sp]
   61738:	movw	r1, #28365	; 0x6ecd
   6173c:	movt	r1, #8
   61740:	mov	r3, ip
   61744:	bl	1aa38 <fputs@plt+0x9650>
   61748:	mov	sp, fp
   6174c:	pop	{fp, pc}
   61750:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61754:	add	fp, sp, #28
   61758:	sub	sp, sp, #12
   6175c:	mov	r5, r0
   61760:	mov	r0, #0
   61764:	cmp	r2, #0
   61768:	beq	61784 <fputs@plt+0x5039c>
   6176c:	mov	r8, r3
   61770:	mov	r6, r2
   61774:	ldr	r2, [r5]
   61778:	ldrb	r3, [r2, #69]	; 0x45
   6177c:	cmp	r3, #0
   61780:	beq	6178c <fputs@plt+0x503a4>
   61784:	sub	sp, fp, #28
   61788:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6178c:	ldr	r2, [r2, #100]	; 0x64
   61790:	ldr	r3, [r6]
   61794:	cmp	r3, r2
   61798:	ble	617b4 <fputs@plt+0x503cc>
   6179c:	movw	r1, #28421	; 0x6f05
   617a0:	movt	r1, #8
   617a4:	mov	r0, r5
   617a8:	mov	r2, r8
   617ac:	bl	1aa38 <fputs@plt+0x9650>
   617b0:	b	61840 <fputs@plt+0x50458>
   617b4:	ldr	r2, [r6]
   617b8:	cmp	r2, #1
   617bc:	blt	61784 <fputs@plt+0x5039c>
   617c0:	ldr	r9, [r1]
   617c4:	ldr	r0, [r6, #4]
   617c8:	add	r4, r0, #16
   617cc:	mov	r7, #1
   617d0:	mov	sl, #0
   617d4:	b	617f0 <fputs@plt+0x50408>
   617d8:	add	r0, r7, #1
   617dc:	add	r4, r4, #20
   617e0:	ldr	r1, [r6]
   617e4:	cmp	r7, r1
   617e8:	mov	r7, r0
   617ec:	bge	61824 <fputs@plt+0x5043c>
   617f0:	ldrh	r0, [r4]
   617f4:	cmp	r0, #0
   617f8:	beq	617d8 <fputs@plt+0x503f0>
   617fc:	ldr	r3, [r9]
   61800:	cmp	r3, r0
   61804:	blt	61830 <fputs@plt+0x50448>
   61808:	ldr	r3, [r4, #-16]
   6180c:	stm	sp, {r8, sl}
   61810:	sub	r2, r0, #1
   61814:	mov	r0, r5
   61818:	mov	r1, r9
   6181c:	bl	5ec68 <fputs@plt+0x4d880>
   61820:	b	617d8 <fputs@plt+0x503f0>
   61824:	mov	r0, #0
   61828:	sub	sp, fp, #28
   6182c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61830:	mov	r0, r5
   61834:	mov	r1, r8
   61838:	mov	r2, r7
   6183c:	bl	61724 <fputs@plt+0x5033c>
   61840:	mov	r0, #1
   61844:	sub	sp, fp, #28
   61848:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6184c:	sub	r0, r0, #116	; 0x74
   61850:	cmp	r0, #2
   61854:	movwhi	r0, #28607	; 0x6fbf
   61858:	movthi	r0, #8
   6185c:	bxhi	lr
   61860:	movw	r1, #19848	; 0x4d88
   61864:	movt	r1, #8
   61868:	ldr	r0, [r1, r0, lsl #2]
   6186c:	bx	lr
   61870:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   61874:	add	fp, sp, #24
   61878:	sub	sp, sp, #32
   6187c:	mov	r8, r2
   61880:	vmov.i32	q8, #0	; 0x00000000
   61884:	ldr	r6, [r1]
   61888:	mov	r2, sp
   6188c:	add	r3, r2, #12
   61890:	vst1.32	{d16-d17}, [r3]
   61894:	mov	r5, #0
   61898:	str	r5, [sp, #28]
   6189c:	str	r0, [sp]
   618a0:	ldr	r1, [r1, #28]
   618a4:	mov	r3, #1
   618a8:	strh	r3, [sp, #28]
   618ac:	str	r5, [sp, #24]
   618b0:	stmib	sp, {r1, r6}
   618b4:	ldr	r4, [r0]
   618b8:	ldrb	r7, [r4, #73]	; 0x49
   618bc:	strb	r3, [r4, #73]	; 0x49
   618c0:	mov	r0, r2
   618c4:	mov	r1, r8
   618c8:	bl	5d488 <fputs@plt+0x4c0a0>
   618cc:	strb	r7, [r4, #73]	; 0x49
   618d0:	cmp	r0, #0
   618d4:	bne	61918 <fputs@plt+0x50530>
   618d8:	ldr	r7, [r6]
   618dc:	mov	r4, #0
   618e0:	mov	r5, #0
   618e4:	cmp	r5, r7
   618e8:	bge	61914 <fputs@plt+0x5052c>
   618ec:	ldr	r0, [r6, #4]
   618f0:	ldr	r0, [r0, r4]
   618f4:	mov	r1, r8
   618f8:	mvn	r2, #0
   618fc:	bl	5a460 <fputs@plt+0x49078>
   61900:	add	r4, r4, #20
   61904:	add	r5, r5, #1
   61908:	cmp	r0, #1
   6190c:	bgt	618e4 <fputs@plt+0x504fc>
   61910:	b	61918 <fputs@plt+0x50530>
   61914:	mov	r5, #0
   61918:	mov	r0, r5
   6191c:	sub	sp, fp, #24
   61920:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   61924:	mov	r1, #0
   61928:	b	61938 <fputs@plt+0x50550>
   6192c:	add	r1, r1, #1
   61930:	add	r0, r0, #1
   61934:	add	r1, r1, #1
   61938:	ldrb	r2, [r0]
   6193c:	cmp	r2, #34	; 0x22
   61940:	beq	6192c <fputs@plt+0x50544>
   61944:	cmp	r2, #0
   61948:	addeq	r0, r1, #2
   6194c:	bxeq	lr
   61950:	b	61930 <fputs@plt+0x50548>
   61954:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   61958:	add	fp, sp, #24
   6195c:	mov	r6, r2
   61960:	mov	r8, r1
   61964:	mov	r5, r0
   61968:	ldrb	r1, [r2]
   6196c:	ldr	r4, [r8]
   61970:	mov	r7, #0
   61974:	cmp	r1, #0
   61978:	beq	619d0 <fputs@plt+0x505e8>
   6197c:	movw	r0, #6044	; 0x179c
   61980:	movt	r0, #8
   61984:	cmp	r1, #95	; 0x5f
   61988:	beq	6199c <fputs@plt+0x505b4>
   6198c:	ldrb	r1, [r0, r1]
   61990:	ands	r1, r1, #6
   61994:	mov	r9, r6
   61998:	beq	619d4 <fputs@plt+0x505ec>
   6199c:	mov	r1, #1
   619a0:	mov	r7, r1
   619a4:	ldrb	r2, [r6, r1]
   619a8:	cmp	r2, #0
   619ac:	beq	619c8 <fputs@plt+0x505e0>
   619b0:	add	r1, r7, #1
   619b4:	cmp	r2, #95	; 0x5f
   619b8:	beq	619a0 <fputs@plt+0x505b8>
   619bc:	ldrb	r2, [r0, r2]
   619c0:	ands	r2, r2, #6
   619c4:	bne	619a0 <fputs@plt+0x505b8>
   619c8:	add	r9, r6, r7
   619cc:	b	619d4 <fputs@plt+0x505ec>
   619d0:	mov	r9, r6
   619d4:	ldrb	r0, [r6]
   619d8:	sub	r0, r0, #48	; 0x30
   619dc:	cmp	r0, #10
   619e0:	bcc	61a10 <fputs@plt+0x50628>
   619e4:	mov	r0, r6
   619e8:	mov	r1, r7
   619ec:	bl	201e0 <fputs@plt+0xedf8>
   619f0:	cmp	r0, #27
   619f4:	bne	61a10 <fputs@plt+0x50628>
   619f8:	cmp	r7, #0
   619fc:	beq	61a10 <fputs@plt+0x50628>
   61a00:	ldrb	r1, [r9]
   61a04:	mov	r0, #0
   61a08:	cmp	r1, #0
   61a0c:	beq	61a20 <fputs@plt+0x50638>
   61a10:	mov	r0, #34	; 0x22
   61a14:	strb	r0, [r5, r4]
   61a18:	add	r4, r4, #1
   61a1c:	mov	r0, #1
   61a20:	ldrb	r3, [r6]
   61a24:	cmp	r3, #0
   61a28:	beq	61a5c <fputs@plt+0x50674>
   61a2c:	add	r1, r6, #1
   61a30:	mov	r2, #34	; 0x22
   61a34:	strb	r3, [r5, r4]
   61a38:	add	r3, r4, #1
   61a3c:	ldrb	r7, [r1, #-1]
   61a40:	cmp	r7, #34	; 0x22
   61a44:	strbeq	r2, [r5, r3]
   61a48:	addeq	r4, r4, #2
   61a4c:	movne	r4, r3
   61a50:	ldrb	r3, [r1], #1
   61a54:	cmp	r3, #0
   61a58:	bne	61a34 <fputs@plt+0x5064c>
   61a5c:	cmp	r0, #0
   61a60:	movne	r0, #34	; 0x22
   61a64:	strbne	r0, [r5, r4]
   61a68:	addne	r4, r4, #1
   61a6c:	mov	r0, #0
   61a70:	strb	r0, [r5, r4]
   61a74:	str	r4, [r8]
   61a78:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   61a7c:	add	r1, r1, #4
   61a80:	mov	r2, #0
   61a84:	b	5a6c0 <fputs@plt+0x492d8>
   61a88:	ldrb	r1, [r0]
   61a8c:	cmp	r1, #95	; 0x5f
   61a90:	bne	61a9c <fputs@plt+0x506b4>
   61a94:	ldr	r0, [r0, #12]
   61a98:	ldrb	r1, [r0]
   61a9c:	cmp	r1, #97	; 0x61
   61aa0:	moveq	r1, #27
   61aa4:	strbeq	r1, [r0]
   61aa8:	bx	lr
   61aac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   61ab0:	add	fp, sp, #24
   61ab4:	mov	r6, r1
   61ab8:	mov	r5, r0
   61abc:	add	r8, r1, #8
   61ac0:	mov	r4, #0
   61ac4:	mov	r1, #0
   61ac8:	mov	r2, r8
   61acc:	bl	606ac <fputs@plt+0x4f2c4>
   61ad0:	mov	r7, r0
   61ad4:	ldr	r0, [r5]
   61ad8:	ldr	r1, [r6, #24]
   61adc:	bl	13c04 <fputs@plt+0x281c>
   61ae0:	str	r7, [r6, #24]
   61ae4:	cmp	r7, #0
   61ae8:	ldrhne	r0, [r7, #36]	; 0x24
   61aec:	addne	r0, r0, #1
   61af0:	strhne	r0, [r7, #36]	; 0x24
   61af4:	mov	r0, r5
   61af8:	mov	r1, r8
   61afc:	bl	608b8 <fputs@plt+0x4f4d0>
   61b00:	cmp	r0, #0
   61b04:	moveq	r4, r7
   61b08:	mov	r0, r4
   61b0c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   61b10:	ldr	ip, [r1]
   61b14:	str	r1, [r0]
   61b18:	ldr	ip, [ip, #16]
   61b1c:	ldr	r1, [ip, r2, lsl #4]!
   61b20:	str	r1, [r0, #12]
   61b24:	ldr	ip, [ip, #12]
   61b28:	ldr	r1, [sp]
   61b2c:	str	r1, [r0, #20]
   61b30:	str	r3, [r0, #16]
   61b34:	sub	r1, r2, #1
   61b38:	clz	r1, r1
   61b3c:	lsr	r1, r1, #5
   61b40:	str	r1, [r0, #8]
   61b44:	str	ip, [r0, #4]
   61b48:	bx	lr
   61b4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61b50:	add	fp, sp, #28
   61b54:	sub	sp, sp, #4
   61b58:	mov	r7, #0
   61b5c:	cmp	r1, #0
   61b60:	beq	61c38 <fputs@plt+0x50850>
   61b64:	mov	sl, r1
   61b68:	mov	r4, r0
   61b6c:	ldr	r0, [r1]
   61b70:	cmp	r0, #1
   61b74:	blt	61c38 <fputs@plt+0x50850>
   61b78:	ldr	r8, [r4, #12]
   61b7c:	add	r6, sl, #28
   61b80:	mov	r9, #0
   61b84:	mov	r5, #0
   61b88:	ldr	r0, [r4, #8]
   61b8c:	cmp	r0, #0
   61b90:	bne	61bd0 <fputs@plt+0x507e8>
   61b94:	ldr	r7, [r6, #-16]
   61b98:	cmp	r7, #0
   61b9c:	beq	61bb4 <fputs@plt+0x507cc>
   61ba0:	mov	r0, r7
   61ba4:	mov	r1, r8
   61ba8:	bl	15bb4 <fputs@plt+0x47cc>
   61bac:	cmp	r0, #0
   61bb0:	bne	61c18 <fputs@plt+0x50830>
   61bb4:	ldr	r0, [r4]
   61bb8:	ldr	r0, [r0]
   61bbc:	mov	r1, r7
   61bc0:	bl	13ddc <fputs@plt+0x29f4>
   61bc4:	str	r9, [r6, #-16]
   61bc8:	ldr	r0, [r4, #4]
   61bcc:	str	r0, [r6, #-20]	; 0xffffffec
   61bd0:	ldr	r1, [r6]
   61bd4:	mov	r0, r4
   61bd8:	bl	6205c <fputs@plt+0x50c74>
   61bdc:	mov	r7, #1
   61be0:	cmp	r0, #0
   61be4:	bne	61c38 <fputs@plt+0x50850>
   61be8:	ldr	r1, [r6, #28]
   61bec:	mov	r0, r4
   61bf0:	bl	62130 <fputs@plt+0x50d48>
   61bf4:	cmp	r0, #0
   61bf8:	bne	61c38 <fputs@plt+0x50850>
   61bfc:	add	r6, r6, #72	; 0x48
   61c00:	add	r5, r5, #1
   61c04:	ldr	r0, [sl]
   61c08:	cmp	r5, r0
   61c0c:	blt	61b88 <fputs@plt+0x507a0>
   61c10:	mov	r7, #0
   61c14:	b	61c38 <fputs@plt+0x50850>
   61c18:	ldr	r0, [r4]
   61c1c:	ldr	r2, [r4, #16]
   61c20:	ldr	r3, [r4, #20]
   61c24:	str	r7, [sp]
   61c28:	movw	r1, #29379	; 0x72c3
   61c2c:	movt	r1, #8
   61c30:	bl	1aa38 <fputs@plt+0x9650>
   61c34:	mov	r7, #1
   61c38:	mov	r0, r7
   61c3c:	sub	sp, fp, #28
   61c40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61c44:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   61c48:	add	fp, sp, #24
   61c4c:	mov	r8, r3
   61c50:	mov	r5, r1
   61c54:	mov	r1, #7
   61c58:	add	r1, r1, r5, lsl #2
   61c5c:	bic	r6, r1, #7
   61c60:	mov	r1, #2
   61c64:	add	r7, r1, r5, lsl #1
   61c68:	add	r1, r5, r5, lsl #1
   61c6c:	add	r1, r1, r7
   61c70:	add	r1, r1, #7
   61c74:	bic	r1, r1, #7
   61c78:	add	r1, r6, r1
   61c7c:	add	r4, r1, #56	; 0x38
   61c80:	add	r2, r4, r2
   61c84:	asr	r3, r2, #31
   61c88:	bl	19774 <fputs@plt+0x838c>
   61c8c:	cmp	r0, #0
   61c90:	beq	61ccc <fputs@plt+0x508e4>
   61c94:	lsl	r1, r5, #1
   61c98:	strh	r5, [r0, #52]	; 0x34
   61c9c:	add	r2, r0, #56	; 0x38
   61ca0:	sub	r3, r5, #1
   61ca4:	strh	r3, [r0, #50]	; 0x32
   61ca8:	add	r3, r2, r6
   61cac:	add	r7, r3, r7
   61cb0:	str	r7, [r0, #4]
   61cb4:	str	r3, [r0, #8]
   61cb8:	add	r1, r7, r1
   61cbc:	str	r1, [r0, #28]
   61cc0:	str	r2, [r0, #32]
   61cc4:	add	r1, r0, r4
   61cc8:	str	r1, [r8]
   61ccc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   61cd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61cd4:	add	fp, sp, #28
   61cd8:	sub	sp, sp, #60	; 0x3c
   61cdc:	mov	r8, r2
   61ce0:	mov	r5, r1
   61ce4:	mov	r9, r0
   61ce8:	ldr	r4, [r1, #12]
   61cec:	ldr	sl, [r0, #72]	; 0x48
   61cf0:	add	r0, sl, #2
   61cf4:	str	r0, [r9, #72]	; 0x48
   61cf8:	ldr	r1, [r1, #24]
   61cfc:	ldr	r6, [r9]
   61d00:	mov	r0, r6
   61d04:	bl	1ab5c <fputs@plt+0x9774>
   61d08:	mov	r7, r0
   61d0c:	ldr	r0, [r6, #16]
   61d10:	ldr	r0, [r0, r7, lsl #4]
   61d14:	ldr	r2, [r5]
   61d18:	str	r0, [sp]
   61d1c:	mov	r0, r9
   61d20:	mov	r1, #27
   61d24:	mov	r3, #0
   61d28:	bl	5c38c <fputs@plt+0x4afa4>
   61d2c:	cmp	r0, #0
   61d30:	bne	62054 <fputs@plt+0x50c6c>
   61d34:	ldr	r0, [r4]
   61d38:	ldr	r2, [r4, #28]
   61d3c:	str	r0, [sp]
   61d40:	mov	r0, r9
   61d44:	mov	r1, r7
   61d48:	mov	r3, #1
   61d4c:	bl	56c5c <fputs@plt+0x45874>
   61d50:	mov	r0, r9
   61d54:	bl	567e0 <fputs@plt+0x453f8>
   61d58:	cmp	r0, #0
   61d5c:	beq	62054 <fputs@plt+0x50c6c>
   61d60:	mov	r6, r0
   61d64:	str	r4, [sp, #40]	; 0x28
   61d68:	str	r7, [sp, #44]	; 0x2c
   61d6c:	cmn	r8, #1
   61d70:	mov	r0, r8
   61d74:	str	r8, [sp, #24]
   61d78:	ldrle	r0, [r5, #44]	; 0x2c
   61d7c:	str	r0, [sp, #32]
   61d80:	add	r0, sl, #1
   61d84:	str	r0, [fp, #-36]	; 0xffffffdc
   61d88:	mov	r0, r9
   61d8c:	mov	r1, r5
   61d90:	bl	56d58 <fputs@plt+0x45970>
   61d94:	mov	r4, r5
   61d98:	mov	r8, r0
   61d9c:	ldr	r5, [r9, #72]	; 0x48
   61da0:	add	r0, r5, #1
   61da4:	str	r0, [r9, #72]	; 0x48
   61da8:	str	sl, [fp, #-40]	; 0xffffffd8
   61dac:	ldrh	r7, [r4, #50]	; 0x32
   61db0:	mov	r0, r8
   61db4:	bl	62260 <fputs@plt+0x50e78>
   61db8:	mvn	r0, #5
   61dbc:	str	r7, [sp]
   61dc0:	ldr	sl, [fp, #-40]	; 0xffffffd8
   61dc4:	mov	r7, r4
   61dc8:	str	r8, [sp, #36]	; 0x24
   61dcc:	str	r8, [sp, #4]
   61dd0:	str	r0, [sp, #8]
   61dd4:	mov	r0, r6
   61dd8:	mov	r1, #58	; 0x3a
   61ddc:	mov	r2, r5
   61de0:	mov	r3, #0
   61de4:	bl	568bc <fputs@plt+0x454d4>
   61de8:	mov	r0, #54	; 0x36
   61dec:	str	r0, [sp]
   61df0:	mov	r0, r9
   61df4:	mov	r1, sl
   61df8:	ldr	r2, [sp, #44]	; 0x2c
   61dfc:	ldr	r3, [sp, #40]	; 0x28
   61e00:	mov	r4, sl
   61e04:	bl	56b74 <fputs@plt+0x4578c>
   61e08:	mov	r0, r6
   61e0c:	mov	r1, #108	; 0x6c
   61e10:	mov	r2, sl
   61e14:	mov	r3, #0
   61e18:	bl	5722c <fputs@plt+0x45e44>
   61e1c:	mov	sl, r0
   61e20:	mov	r0, r9
   61e24:	bl	596e0 <fputs@plt+0x482f8>
   61e28:	mov	r8, r0
   61e2c:	sub	r0, fp, #32
   61e30:	mov	r1, #0
   61e34:	str	r1, [sp]
   61e38:	stmib	sp, {r0, r1}
   61e3c:	str	r1, [sp, #12]
   61e40:	mov	r0, r9
   61e44:	str	r7, [sp, #20]
   61e48:	mov	r1, r7
   61e4c:	mov	r2, r4
   61e50:	mov	r3, r8
   61e54:	bl	62274 <fputs@plt+0x50e8c>
   61e58:	mov	r0, r6
   61e5c:	mov	r1, #109	; 0x6d
   61e60:	str	r5, [sp, #28]
   61e64:	mov	r2, r5
   61e68:	str	r8, [sp, #40]	; 0x28
   61e6c:	mov	r3, r8
   61e70:	ldr	r8, [sp, #32]
   61e74:	bl	5722c <fputs@plt+0x45e44>
   61e78:	ldr	r1, [fp, #-32]	; 0xffffffe0
   61e7c:	mov	r0, r9
   61e80:	bl	62420 <fputs@plt+0x51038>
   61e84:	add	r3, sl, #1
   61e88:	mov	r0, r6
   61e8c:	mov	r1, #7
   61e90:	mov	r2, r4
   61e94:	bl	5722c <fputs@plt+0x45e44>
   61e98:	mov	r0, r6
   61e9c:	mov	r1, sl
   61ea0:	ldr	r7, [sp, #44]	; 0x2c
   61ea4:	bl	568a8 <fputs@plt+0x454c0>
   61ea8:	ldr	r4, [sp, #24]
   61eac:	cmn	r4, #1
   61eb0:	bgt	61ec8 <fputs@plt+0x50ae0>
   61eb4:	mov	r0, r6
   61eb8:	mov	r1, #119	; 0x77
   61ebc:	mov	r2, r8
   61ec0:	mov	r3, r7
   61ec4:	bl	5722c <fputs@plt+0x45e44>
   61ec8:	str	r7, [sp]
   61ecc:	ldr	r7, [sp, #36]	; 0x24
   61ed0:	str	r7, [sp, #4]
   61ed4:	mvn	r0, #5
   61ed8:	str	r0, [sp, #8]
   61edc:	mov	r0, r6
   61ee0:	mov	r1, #55	; 0x37
   61ee4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   61ee8:	mov	r3, r8
   61eec:	bl	568bc <fputs@plt+0x454d4>
   61ef0:	mov	r0, #16
   61ef4:	and	r0, r0, r4, lsr #27
   61ef8:	eor	r1, r0, #17
   61efc:	mov	r0, r6
   61f00:	bl	1abf0 <fputs@plt+0x9808>
   61f04:	mov	r0, r6
   61f08:	mov	r1, #106	; 0x6a
   61f0c:	ldr	r2, [sp, #28]
   61f10:	mov	r8, r2
   61f14:	mov	r3, #0
   61f18:	bl	5722c <fputs@plt+0x45e44>
   61f1c:	str	r0, [sp, #44]	; 0x2c
   61f20:	ldr	r0, [sp, #20]
   61f24:	mov	sl, r0
   61f28:	ldrb	r4, [r0, #54]	; 0x36
   61f2c:	mov	r0, r6
   61f30:	bl	5b7a4 <fputs@plt+0x4a3bc>
   61f34:	mov	r5, r0
   61f38:	cmp	r7, #0
   61f3c:	cmpne	r4, #0
   61f40:	beq	61f94 <fputs@plt+0x50bac>
   61f44:	add	r4, r5, #3
   61f48:	mov	r0, r6
   61f4c:	mov	r1, r4
   61f50:	bl	56a9c <fputs@plt+0x456b4>
   61f54:	mov	r0, r6
   61f58:	bl	5b7a4 <fputs@plt+0x4a3bc>
   61f5c:	mov	r5, r0
   61f60:	ldrh	r0, [sl, #50]	; 0x32
   61f64:	ldr	r1, [sp, #40]	; 0x28
   61f68:	str	r1, [sp]
   61f6c:	str	r0, [sp, #4]
   61f70:	mov	r0, r6
   61f74:	mov	r1, #99	; 0x63
   61f78:	mov	r2, r8
   61f7c:	mov	r3, r4
   61f80:	bl	1abac <fputs@plt+0x97c4>
   61f84:	mov	r0, r9
   61f88:	mov	r1, #2
   61f8c:	mov	r2, sl
   61f90:	bl	62448 <fputs@plt+0x51060>
   61f94:	ldr	r4, [fp, #-36]	; 0xffffffdc
   61f98:	str	r4, [sp]
   61f9c:	mov	r0, r6
   61fa0:	mov	r1, #100	; 0x64
   61fa4:	mov	r2, r8
   61fa8:	ldr	r7, [sp, #40]	; 0x28
   61fac:	mov	r3, r7
   61fb0:	bl	46a3c <fputs@plt+0x35654>
   61fb4:	mvn	r0, #0
   61fb8:	str	r0, [sp]
   61fbc:	mov	r0, r6
   61fc0:	mov	r1, #105	; 0x69
   61fc4:	mov	r2, r4
   61fc8:	mov	r3, #0
   61fcc:	bl	46a3c <fputs@plt+0x35654>
   61fd0:	mov	r0, #0
   61fd4:	str	r0, [sp]
   61fd8:	mov	r0, r6
   61fdc:	mov	r1, #110	; 0x6e
   61fe0:	mov	r2, r4
   61fe4:	mov	r3, r7
   61fe8:	bl	46a3c <fputs@plt+0x35654>
   61fec:	mov	r0, r6
   61ff0:	mov	r1, #16
   61ff4:	bl	1abf0 <fputs@plt+0x9808>
   61ff8:	mov	r0, r9
   61ffc:	mov	r1, r7
   62000:	bl	5971c <fputs@plt+0x48334>
   62004:	mov	r0, r6
   62008:	mov	r1, #3
   6200c:	mov	r2, r8
   62010:	mov	r3, r5
   62014:	bl	5722c <fputs@plt+0x45e44>
   62018:	mov	r0, r6
   6201c:	ldr	r1, [sp, #44]	; 0x2c
   62020:	bl	568a8 <fputs@plt+0x454c0>
   62024:	mov	r0, r6
   62028:	mov	r1, #61	; 0x3d
   6202c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   62030:	bl	587b0 <fputs@plt+0x473c8>
   62034:	mov	r0, r6
   62038:	mov	r1, #61	; 0x3d
   6203c:	mov	r2, r4
   62040:	bl	587b0 <fputs@plt+0x473c8>
   62044:	mov	r0, r6
   62048:	mov	r1, #61	; 0x3d
   6204c:	mov	r2, r8
   62050:	bl	587b0 <fputs@plt+0x473c8>
   62054:	sub	sp, fp, #28
   62058:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6205c:	push	{r4, r5, r6, sl, fp, lr}
   62060:	add	fp, sp, #16
   62064:	cmp	r1, #0
   62068:	beq	62124 <fputs@plt+0x50d3c>
   6206c:	mov	r5, r1
   62070:	mov	r6, r0
   62074:	mov	r4, #1
   62078:	ldr	r1, [r5]
   6207c:	mov	r0, r6
   62080:	bl	621f8 <fputs@plt+0x50e10>
   62084:	cmp	r0, #0
   62088:	bne	62128 <fputs@plt+0x50d40>
   6208c:	ldr	r1, [r5, #28]
   62090:	mov	r0, r6
   62094:	bl	61b4c <fputs@plt+0x50764>
   62098:	cmp	r0, #0
   6209c:	bne	62128 <fputs@plt+0x50d40>
   620a0:	ldr	r1, [r5, #32]
   620a4:	mov	r0, r6
   620a8:	bl	62130 <fputs@plt+0x50d48>
   620ac:	cmp	r0, #0
   620b0:	bne	62128 <fputs@plt+0x50d40>
   620b4:	ldr	r1, [r5, #36]	; 0x24
   620b8:	mov	r0, r6
   620bc:	bl	621f8 <fputs@plt+0x50e10>
   620c0:	cmp	r0, #0
   620c4:	bne	62128 <fputs@plt+0x50d40>
   620c8:	ldr	r1, [r5, #40]	; 0x28
   620cc:	mov	r0, r6
   620d0:	bl	62130 <fputs@plt+0x50d48>
   620d4:	cmp	r0, #0
   620d8:	bne	62128 <fputs@plt+0x50d40>
   620dc:	ldr	r1, [r5, #44]	; 0x2c
   620e0:	mov	r0, r6
   620e4:	bl	621f8 <fputs@plt+0x50e10>
   620e8:	cmp	r0, #0
   620ec:	bne	62128 <fputs@plt+0x50d40>
   620f0:	ldr	r1, [r5, #56]	; 0x38
   620f4:	mov	r0, r6
   620f8:	bl	62130 <fputs@plt+0x50d48>
   620fc:	cmp	r0, #0
   62100:	bne	62128 <fputs@plt+0x50d40>
   62104:	ldr	r1, [r5, #60]	; 0x3c
   62108:	mov	r0, r6
   6210c:	bl	62130 <fputs@plt+0x50d48>
   62110:	cmp	r0, #0
   62114:	bne	62128 <fputs@plt+0x50d40>
   62118:	ldr	r5, [r5, #48]	; 0x30
   6211c:	cmp	r5, #0
   62120:	bne	62078 <fputs@plt+0x50c90>
   62124:	mov	r4, #0
   62128:	mov	r0, r4
   6212c:	pop	{r4, r5, r6, sl, fp, pc}
   62130:	push	{r4, r5, r6, r7, fp, lr}
   62134:	add	fp, sp, #16
   62138:	mov	r4, #0
   6213c:	cmp	r1, #0
   62140:	beq	621d4 <fputs@plt+0x50dec>
   62144:	mov	r6, r1
   62148:	mov	r5, r0
   6214c:	mov	r7, #101	; 0x65
   62150:	ldrb	r0, [r6]
   62154:	cmp	r0, #135	; 0x87
   62158:	bne	62174 <fputs@plt+0x50d8c>
   6215c:	ldr	r0, [r5]
   62160:	ldr	r1, [r0]
   62164:	ldrb	r1, [r1, #149]	; 0x95
   62168:	cmp	r1, #0
   6216c:	beq	621dc <fputs@plt+0x50df4>
   62170:	strb	r7, [r6]
   62174:	ldr	r0, [r6, #4]
   62178:	tst	r0, #16384	; 0x4000
   6217c:	bne	621d4 <fputs@plt+0x50dec>
   62180:	tst	r0, #2048	; 0x800
   62184:	bne	621a0 <fputs@plt+0x50db8>
   62188:	ldr	r1, [r6, #20]
   6218c:	mov	r0, r5
   62190:	bl	621f8 <fputs@plt+0x50e10>
   62194:	cmp	r0, #0
   62198:	beq	621b4 <fputs@plt+0x50dcc>
   6219c:	b	621ec <fputs@plt+0x50e04>
   621a0:	ldr	r1, [r6, #20]
   621a4:	mov	r0, r5
   621a8:	bl	6205c <fputs@plt+0x50c74>
   621ac:	cmp	r0, #0
   621b0:	bne	621ec <fputs@plt+0x50e04>
   621b4:	ldr	r1, [r6, #16]
   621b8:	mov	r0, r5
   621bc:	bl	62130 <fputs@plt+0x50d48>
   621c0:	cmp	r0, #0
   621c4:	bne	621ec <fputs@plt+0x50e04>
   621c8:	ldr	r6, [r6, #12]
   621cc:	cmp	r6, #0
   621d0:	bne	62150 <fputs@plt+0x50d68>
   621d4:	mov	r0, r4
   621d8:	pop	{r4, r5, r6, r7, fp, pc}
   621dc:	ldr	r2, [r5, #16]
   621e0:	movw	r1, #29425	; 0x72f1
   621e4:	movt	r1, #8
   621e8:	bl	1aa38 <fputs@plt+0x9650>
   621ec:	mov	r4, #1
   621f0:	mov	r0, r4
   621f4:	pop	{r4, r5, r6, r7, fp, pc}
   621f8:	push	{r4, r5, r6, r7, fp, lr}
   621fc:	add	fp, sp, #16
   62200:	mov	r5, r0
   62204:	mov	r0, #0
   62208:	cmp	r1, #0
   6220c:	beq	62254 <fputs@plt+0x50e6c>
   62210:	mov	r4, r1
   62214:	ldr	r1, [r1]
   62218:	cmp	r1, #1
   6221c:	blt	62254 <fputs@plt+0x50e6c>
   62220:	ldr	r6, [r4, #4]
   62224:	mov	r7, #0
   62228:	ldr	r1, [r6]
   6222c:	mov	r0, r5
   62230:	bl	62130 <fputs@plt+0x50d48>
   62234:	cmp	r0, #0
   62238:	bne	62258 <fputs@plt+0x50e70>
   6223c:	add	r6, r6, #20
   62240:	add	r7, r7, #1
   62244:	ldr	r0, [r4]
   62248:	cmp	r7, r0
   6224c:	blt	62228 <fputs@plt+0x50e40>
   62250:	mov	r0, #0
   62254:	pop	{r4, r5, r6, r7, fp, pc}
   62258:	mov	r0, #1
   6225c:	pop	{r4, r5, r6, r7, fp, pc}
   62260:	cmp	r0, #0
   62264:	ldrne	r1, [r0]
   62268:	addne	r1, r1, #1
   6226c:	strne	r1, [r0]
   62270:	bx	lr
   62274:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62278:	add	fp, sp, #28
   6227c:	sub	sp, sp, #20
   62280:	mov	r8, r3
   62284:	str	r2, [sp, #12]
   62288:	mov	r5, r1
   6228c:	mov	r4, r0
   62290:	ldr	r0, [r0, #8]
   62294:	str	r0, [sp, #16]
   62298:	ldr	r7, [fp, #12]
   6229c:	ldr	r6, [fp, #8]
   622a0:	cmp	r7, #0
   622a4:	beq	622ec <fputs@plt+0x50f04>
   622a8:	ldr	r0, [r5, #36]	; 0x24
   622ac:	cmp	r0, #0
   622b0:	beq	622e4 <fputs@plt+0x50efc>
   622b4:	ldr	r0, [sp, #16]
   622b8:	bl	587d4 <fputs@plt+0x473ec>
   622bc:	str	r0, [r7]
   622c0:	ldr	r0, [sp, #12]
   622c4:	str	r0, [r4, #104]	; 0x68
   622c8:	mov	r0, r4
   622cc:	bl	58888 <fputs@plt+0x474a0>
   622d0:	ldr	r2, [r7]
   622d4:	ldr	r1, [r5, #36]	; 0x24
   622d8:	mov	r0, r4
   622dc:	bl	62570 <fputs@plt+0x51188>
   622e0:	b	622ec <fputs@plt+0x50f04>
   622e4:	mov	r0, #0
   622e8:	str	r0, [r7]
   622ec:	ldr	r9, [fp, #16]
   622f0:	cmp	r6, #0
   622f4:	beq	62304 <fputs@plt+0x50f1c>
   622f8:	ldrb	r0, [r5, #55]	; 0x37
   622fc:	tst	r0, #8
   62300:	bne	6230c <fputs@plt+0x50f24>
   62304:	add	r0, r5, #52	; 0x34
   62308:	b	62310 <fputs@plt+0x50f28>
   6230c:	add	r0, r5, #50	; 0x32
   62310:	ldrh	r6, [r0]
   62314:	mov	r0, r4
   62318:	mov	r1, r6
   6231c:	bl	58af8 <fputs@plt+0x47710>
   62320:	mov	r7, r0
   62324:	cmp	r9, #0
   62328:	str	r8, [sp, #8]
   6232c:	beq	62354 <fputs@plt+0x50f6c>
   62330:	ldr	r0, [fp, #20]
   62334:	cmp	r7, r0
   62338:	bne	62354 <fputs@plt+0x50f6c>
   6233c:	ldr	r0, [r9, #36]	; 0x24
   62340:	cmp	r0, #0
   62344:	movne	r9, #0
   62348:	cmp	r6, #0
   6234c:	bne	62360 <fputs@plt+0x50f78>
   62350:	b	623e0 <fputs@plt+0x50ff8>
   62354:	mov	r9, #0
   62358:	cmp	r6, #0
   6235c:	beq	623e0 <fputs@plt+0x50ff8>
   62360:	mov	sl, #0
   62364:	mov	r8, #0
   62368:	cmp	r9, #0
   6236c:	bne	623b0 <fputs@plt+0x50fc8>
   62370:	add	r0, r7, r8
   62374:	str	r0, [sp]
   62378:	mov	r0, r4
   6237c:	mov	r1, r5
   62380:	ldr	r2, [sp, #12]
   62384:	mov	r3, r8
   62388:	bl	625c4 <fputs@plt+0x511dc>
   6238c:	ldr	r0, [sp, #16]
   62390:	mov	r1, #39	; 0x27
   62394:	bl	56844 <fputs@plt+0x4545c>
   62398:	add	sl, sl, #2
   6239c:	add	r8, r8, #1
   623a0:	cmp	r6, r8
   623a4:	beq	623e0 <fputs@plt+0x50ff8>
   623a8:	cmp	r9, #0
   623ac:	beq	62370 <fputs@plt+0x50f88>
   623b0:	ldr	r0, [r9, #4]
   623b4:	add	r0, r0, sl
   623b8:	ldrh	r0, [r0]
   623bc:	movw	r1, #65534	; 0xfffe
   623c0:	cmp	r0, r1
   623c4:	beq	62370 <fputs@plt+0x50f88>
   623c8:	ldr	r1, [r5, #4]
   623cc:	add	r1, r1, sl
   623d0:	ldrh	r1, [r1]
   623d4:	cmp	r0, r1
   623d8:	beq	62398 <fputs@plt+0x50fb0>
   623dc:	b	62370 <fputs@plt+0x50f88>
   623e0:	ldr	r0, [sp, #8]
   623e4:	cmp	r0, #0
   623e8:	beq	62404 <fputs@plt+0x5101c>
   623ec:	str	r0, [sp]
   623f0:	ldr	r0, [sp, #16]
   623f4:	mov	r1, #49	; 0x31
   623f8:	mov	r2, r7
   623fc:	mov	r3, r6
   62400:	bl	46a3c <fputs@plt+0x35654>
   62404:	mov	r0, r4
   62408:	mov	r1, r7
   6240c:	mov	r2, r6
   62410:	bl	58e3c <fputs@plt+0x47a54>
   62414:	mov	r0, r7
   62418:	sub	sp, fp, #28
   6241c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62420:	cmp	r1, #0
   62424:	bxeq	lr
   62428:	push	{r4, sl, fp, lr}
   6242c:	add	fp, sp, #8
   62430:	mov	r4, r0
   62434:	ldr	r0, [r0, #8]
   62438:	bl	58900 <fputs@plt+0x47518>
   6243c:	mov	r0, r4
   62440:	pop	{r4, sl, fp, lr}
   62444:	b	58898 <fputs@plt+0x474b0>
   62448:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6244c:	add	fp, sp, #28
   62450:	sub	sp, sp, #44	; 0x2c
   62454:	mov	r6, r2
   62458:	mov	r4, r1
   6245c:	mov	r5, r0
   62460:	ldr	r8, [r2, #12]
   62464:	ldr	r1, [r0]
   62468:	mov	r0, #200	; 0xc8
   6246c:	str	r0, [sp]
   62470:	add	r0, sp, #16
   62474:	mov	r2, #0
   62478:	mov	r3, #0
   6247c:	bl	1452c <fputs@plt+0x3144>
   62480:	ldr	r0, [r6, #40]	; 0x28
   62484:	cmp	r0, #0
   62488:	str	r4, [sp, #12]
   6248c:	str	r5, [sp, #8]
   62490:	beq	624ac <fputs@plt+0x510c4>
   62494:	ldr	r2, [r6]
   62498:	add	r0, sp, #16
   6249c:	movw	r1, #29449	; 0x7309
   624a0:	movt	r1, #8
   624a4:	bl	38df0 <fputs@plt+0x27a08>
   624a8:	b	6252c <fputs@plt+0x51144>
   624ac:	ldrh	r0, [r6, #50]	; 0x32
   624b0:	cmp	r0, #0
   624b4:	beq	6252c <fputs@plt+0x51144>
   624b8:	mov	r9, #0
   624bc:	add	r7, sp, #16
   624c0:	movw	r4, #20293	; 0x4f45
   624c4:	movt	r4, #8
   624c8:	mov	sl, #0
   624cc:	b	624f8 <fputs@plt+0x51110>
   624d0:	ldr	r2, [r8]
   624d4:	mov	r0, r7
   624d8:	mov	r1, r4
   624dc:	mov	r3, r5
   624e0:	bl	38df0 <fputs@plt+0x27a08>
   624e4:	add	r9, r9, #2
   624e8:	add	sl, sl, #1
   624ec:	ldrh	r0, [r6, #50]	; 0x32
   624f0:	cmp	sl, r0
   624f4:	bcs	6252c <fputs@plt+0x51144>
   624f8:	ldr	r0, [r6, #4]
   624fc:	add	r0, r0, r9
   62500:	ldrsh	r0, [r0]
   62504:	ldr	r1, [r8, #4]
   62508:	ldr	r5, [r1, r0, lsl #4]
   6250c:	cmp	sl, #0
   62510:	beq	624d0 <fputs@plt+0x510e8>
   62514:	mov	r0, r7
   62518:	movw	r1, #29460	; 0x7314
   6251c:	movt	r1, #8
   62520:	mov	r2, #2
   62524:	bl	20784 <fputs@plt+0xf39c>
   62528:	b	624d0 <fputs@plt+0x510e8>
   6252c:	add	r0, sp, #16
   62530:	bl	1581c <fputs@plt+0x4434>
   62534:	mov	r3, r0
   62538:	ldrb	r0, [r6, #55]	; 0x37
   6253c:	mov	r1, #2
   62540:	mvn	r2, #0
   62544:	str	r2, [sp]
   62548:	str	r1, [sp, #4]
   6254c:	and	r0, r0, #3
   62550:	movw	r1, #2067	; 0x813
   62554:	cmp	r0, #2
   62558:	movweq	r1, #1555	; 0x613
   6255c:	ldr	r0, [sp, #8]
   62560:	ldr	r2, [sp, #12]
   62564:	bl	59c20 <fputs@plt+0x48838>
   62568:	sub	sp, fp, #28
   6256c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62570:	push	{r4, r5, r6, r7, fp, lr}
   62574:	add	fp, sp, #16
   62578:	mov	r5, r2
   6257c:	mov	r6, r0
   62580:	ldr	r4, [r0]
   62584:	mov	r0, r4
   62588:	mov	r2, #0
   6258c:	bl	5ab94 <fputs@plt+0x497ac>
   62590:	mov	r7, r0
   62594:	ldrb	r0, [r4, #69]	; 0x45
   62598:	cmp	r0, #0
   6259c:	bne	625b4 <fputs@plt+0x511cc>
   625a0:	mov	r0, r6
   625a4:	mov	r1, r7
   625a8:	mov	r2, r5
   625ac:	mov	r3, #16
   625b0:	bl	5979c <fputs@plt+0x483b4>
   625b4:	mov	r0, r4
   625b8:	mov	r1, r7
   625bc:	pop	{r4, r5, r6, r7, fp, lr}
   625c0:	b	4455c <fputs@plt+0x33174>
   625c4:	ldr	ip, [r1, #4]
   625c8:	add	ip, ip, r3, lsl #1
   625cc:	ldrsh	ip, [ip]
   625d0:	cmn	ip, #2
   625d4:	bne	625f8 <fputs@plt+0x51210>
   625d8:	ldr	ip, [sp]
   625dc:	str	r2, [r0, #104]	; 0x68
   625e0:	ldr	r1, [r1, #40]	; 0x28
   625e4:	ldr	r1, [r1, #4]
   625e8:	add	r2, r3, r3, lsl #2
   625ec:	ldr	r1, [r1, r2, lsl #2]
   625f0:	mov	r2, ip
   625f4:	b	62608 <fputs@plt+0x51220>
   625f8:	ldr	r1, [r1, #12]
   625fc:	ldr	r0, [r0, #8]
   62600:	mov	r3, ip
   62604:	b	59cbc <fputs@plt+0x488d4>
   62608:	push	{r4, r5, r6, r7, fp, lr}
   6260c:	add	fp, sp, #16
   62610:	mov	r5, r2
   62614:	mov	r6, r0
   62618:	ldr	r4, [r0]
   6261c:	mov	r0, r4
   62620:	mov	r2, #0
   62624:	bl	5ab94 <fputs@plt+0x497ac>
   62628:	mov	r7, r0
   6262c:	ldrb	r0, [r4, #69]	; 0x45
   62630:	cmp	r0, #0
   62634:	bne	62648 <fputs@plt+0x51260>
   62638:	mov	r0, r6
   6263c:	mov	r1, r7
   62640:	mov	r2, r5
   62644:	bl	56a30 <fputs@plt+0x45648>
   62648:	mov	r0, r4
   6264c:	mov	r1, r7
   62650:	pop	{r4, r5, r6, r7, fp, lr}
   62654:	b	4455c <fputs@plt+0x33174>
   62658:	push	{r4, r5, r6, r7, fp, lr}
   6265c:	add	fp, sp, #16
   62660:	mov	r5, r0
   62664:	ldr	r7, [r0]
   62668:	ldr	r0, [r7, #20]
   6266c:	cmp	r0, #1
   62670:	blt	626d0 <fputs@plt+0x512e8>
   62674:	mov	r4, r1
   62678:	mov	r6, #0
   6267c:	b	6269c <fputs@plt+0x512b4>
   62680:	mov	r0, r5
   62684:	mov	r1, r6
   62688:	bl	5bce8 <fputs@plt+0x4a900>
   6268c:	ldr	r0, [r7, #20]
   62690:	add	r6, r6, #1
   62694:	cmp	r6, r0
   62698:	bge	626d0 <fputs@plt+0x512e8>
   6269c:	ldr	r0, [r7, #16]
   626a0:	add	r1, r0, r6, lsl #4
   626a4:	ldr	r1, [r1, #4]
   626a8:	cmp	r1, #0
   626ac:	beq	6268c <fputs@plt+0x512a4>
   626b0:	cmp	r4, #0
   626b4:	beq	62680 <fputs@plt+0x51298>
   626b8:	ldr	r1, [r0, r6, lsl #4]
   626bc:	mov	r0, r4
   626c0:	bl	15bb4 <fputs@plt+0x47cc>
   626c4:	cmp	r0, #0
   626c8:	bne	6268c <fputs@plt+0x512a4>
   626cc:	b	62680 <fputs@plt+0x51298>
   626d0:	pop	{r4, r5, r6, r7, fp, pc}
   626d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   626d8:	add	fp, sp, #28
   626dc:	sub	sp, sp, #36	; 0x24
   626e0:	mov	r8, r3
   626e4:	mov	r9, r2
   626e8:	mov	r6, r0
   626ec:	ldr	r0, [r0]
   626f0:	ldr	r0, [r0, #16]
   626f4:	ldr	r7, [r0, r1, lsl #4]
   626f8:	mov	r4, #1
   626fc:	add	r5, sp, #12
   62700:	movw	sl, #29776	; 0x7450
   62704:	movt	sl, #8
   62708:	b	62718 <fputs@plt+0x51330>
   6270c:	add	r4, r4, #1
   62710:	cmp	r4, #5
   62714:	beq	62768 <fputs@plt+0x51380>
   62718:	mov	r0, #24
   6271c:	mov	r1, r5
   62720:	mov	r2, sl
   62724:	mov	r3, r4
   62728:	bl	15964 <fputs@plt+0x457c>
   6272c:	ldr	r0, [r6]
   62730:	mov	r1, r5
   62734:	mov	r2, r7
   62738:	bl	1f85c <fputs@plt+0xe474>
   6273c:	cmp	r0, #0
   62740:	beq	6270c <fputs@plt+0x51324>
   62744:	str	r9, [sp]
   62748:	str	r8, [sp, #4]
   6274c:	mov	r0, r6
   62750:	movw	r1, #29790	; 0x745e
   62754:	movt	r1, #8
   62758:	mov	r2, r7
   6275c:	mov	r3, r5
   62760:	bl	5d06c <fputs@plt+0x4bc84>
   62764:	b	6270c <fputs@plt+0x51324>
   62768:	sub	sp, fp, #28
   6276c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62770:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62774:	add	fp, sp, #28
   62778:	sub	sp, sp, #12
   6277c:	mov	r4, r0
   62780:	ldr	r6, [r0]
   62784:	ldrb	r0, [r6, #26]
   62788:	tst	r0, #8
   6278c:	beq	627ac <fputs@plt+0x513c4>
   62790:	mov	r5, r2
   62794:	ldrb	r0, [r2, #42]	; 0x2a
   62798:	tst	r0, #16
   6279c:	bne	627ac <fputs@plt+0x513c4>
   627a0:	ldr	r0, [r5, #12]
   627a4:	cmp	r0, #0
   627a8:	beq	627b4 <fputs@plt+0x513cc>
   627ac:	sub	sp, fp, #28
   627b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   627b4:	mov	r7, r1
   627b8:	mov	r0, r4
   627bc:	bl	567e0 <fputs@plt+0x453f8>
   627c0:	mov	r8, r0
   627c4:	mov	r0, r5
   627c8:	bl	62a2c <fputs@plt+0x51644>
   627cc:	mov	sl, #0
   627d0:	cmp	r0, #0
   627d4:	mov	r9, #0
   627d8:	bne	6282c <fputs@plt+0x51444>
   627dc:	ldr	r0, [r5, #16]
   627e0:	cmp	r0, #0
   627e4:	beq	627ac <fputs@plt+0x513c4>
   627e8:	ldrb	r1, [r0, #24]
   627ec:	cmp	r1, #0
   627f0:	ldrbeq	r1, [r6, #27]
   627f4:	tsteq	r1, #1
   627f8:	bne	6280c <fputs@plt+0x51424>
   627fc:	ldr	r0, [r0, #4]
   62800:	cmp	r0, #0
   62804:	bne	627e8 <fputs@plt+0x51400>
   62808:	b	627ac <fputs@plt+0x513c4>
   6280c:	mov	r0, r8
   62810:	bl	587d4 <fputs@plt+0x473ec>
   62814:	mov	r9, r0
   62818:	mov	r0, r8
   6281c:	mov	r1, #136	; 0x88
   62820:	mov	r2, #1
   62824:	mov	r3, r9
   62828:	bl	5722c <fputs@plt+0x45e44>
   6282c:	mov	r0, #1
   62830:	strb	r0, [r4, #442]	; 0x1ba
   62834:	mov	r0, r6
   62838:	mov	r1, r7
   6283c:	mov	r2, #0
   62840:	bl	5b17c <fputs@plt+0x49d94>
   62844:	mov	r1, r0
   62848:	mov	r0, r4
   6284c:	mov	r2, #0
   62850:	bl	4eb90 <fputs@plt+0x3d7a8>
   62854:	strb	sl, [r4, #442]	; 0x1ba
   62858:	ldrb	r0, [r6, #27]
   6285c:	tst	r0, #1
   62860:	bne	628a4 <fputs@plt+0x514bc>
   62864:	mov	r0, r8
   62868:	bl	5b7a4 <fputs@plt+0x4a3bc>
   6286c:	add	r3, r0, #2
   62870:	mov	r0, r8
   62874:	mov	r1, #136	; 0x88
   62878:	mov	r2, #0
   6287c:	bl	5722c <fputs@plt+0x45e44>
   62880:	mov	r0, #4
   62884:	mvn	r1, #1
   62888:	str	r1, [sp]
   6288c:	str	r0, [sp, #4]
   62890:	mov	r0, r4
   62894:	movw	r1, #787	; 0x313
   62898:	mov	r2, #2
   6289c:	mov	r3, #0
   628a0:	bl	59c20 <fputs@plt+0x48838>
   628a4:	cmp	r9, #0
   628a8:	beq	627ac <fputs@plt+0x513c4>
   628ac:	mov	r0, r8
   628b0:	mov	r1, r9
   628b4:	sub	sp, fp, #28
   628b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   628bc:	b	58900 <fputs@plt+0x47518>
   628c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   628c4:	add	fp, sp, #28
   628c8:	sub	sp, sp, #20
   628cc:	str	r3, [sp, #16]
   628d0:	mov	r4, r2
   628d4:	mov	r5, r1
   628d8:	mov	r6, r0
   628dc:	ldr	r8, [r0]
   628e0:	ldr	r9, [r8, #16]
   628e4:	bl	567e0 <fputs@plt+0x453f8>
   628e8:	mov	sl, r0
   628ec:	mov	r0, r6
   628f0:	mov	r1, #1
   628f4:	mov	r2, r4
   628f8:	bl	5c604 <fputs@plt+0x4b21c>
   628fc:	ldrb	r0, [r5, #42]	; 0x2a
   62900:	tst	r0, #16
   62904:	movne	r0, sl
   62908:	movne	r1, #149	; 0x95
   6290c:	blne	56880 <fputs@plt+0x45498>
   62910:	mov	r0, r6
   62914:	mov	r1, r5
   62918:	bl	62a3c <fputs@plt+0x51654>
   6291c:	cmp	r0, #0
   62920:	beq	62940 <fputs@plt+0x51558>
   62924:	mov	r7, r0
   62928:	mov	r0, r6
   6292c:	mov	r1, r7
   62930:	bl	62aec <fputs@plt+0x51704>
   62934:	ldr	r7, [r7, #32]
   62938:	cmp	r7, #0
   6293c:	bne	62928 <fputs@plt+0x51540>
   62940:	ldrb	r0, [r5, #42]	; 0x2a
   62944:	tst	r0, #8
   62948:	beq	62964 <fputs@plt+0x5157c>
   6294c:	ldr	r2, [r9, r4, lsl #4]
   62950:	ldr	r3, [r5]
   62954:	movw	r1, #29820	; 0x747c
   62958:	movt	r1, #8
   6295c:	mov	r0, r6
   62960:	bl	5d06c <fputs@plt+0x4bc84>
   62964:	ldr	r2, [r9, r4, lsl #4]
   62968:	ldr	r0, [r5]
   6296c:	str	r0, [sp]
   62970:	movw	r0, #23149	; 0x5a6d
   62974:	movt	r0, #8
   62978:	movw	r3, #23168	; 0x5a80
   6297c:	movt	r3, #8
   62980:	cmp	r4, #1
   62984:	moveq	r3, r0
   62988:	movw	r1, #29865	; 0x74a9
   6298c:	movt	r1, #8
   62990:	mov	r0, r6
   62994:	bl	5d06c <fputs@plt+0x4bc84>
   62998:	ldr	r0, [sp, #16]
   6299c:	cmp	r0, #0
   629a0:	bne	629b8 <fputs@plt+0x515d0>
   629a4:	ldrb	r0, [r5, #42]	; 0x2a
   629a8:	tst	r0, #16
   629ac:	moveq	r0, r6
   629b0:	moveq	r1, r5
   629b4:	bleq	62bf0 <fputs@plt+0x51808>
   629b8:	ldrb	r0, [r5, #42]	; 0x2a
   629bc:	tst	r0, #16
   629c0:	beq	629e8 <fputs@plt+0x51600>
   629c4:	ldr	r0, [r5]
   629c8:	mov	r1, #0
   629cc:	str	r1, [sp]
   629d0:	stmib	sp, {r0, r1}
   629d4:	mov	r0, sl
   629d8:	mov	r1, #151	; 0x97
   629dc:	mov	r2, r4
   629e0:	mov	r3, #0
   629e4:	bl	568bc <fputs@plt+0x454d4>
   629e8:	ldr	r0, [r5]
   629ec:	mov	r1, #0
   629f0:	str	r1, [sp]
   629f4:	stmib	sp, {r0, r1}
   629f8:	mov	r0, sl
   629fc:	mov	r1, #125	; 0x7d
   62a00:	mov	r2, r4
   62a04:	mov	r3, #0
   62a08:	bl	568bc <fputs@plt+0x454d4>
   62a0c:	mov	r0, r6
   62a10:	mov	r1, r4
   62a14:	bl	5d16c <fputs@plt+0x4bd84>
   62a18:	mov	r0, r8
   62a1c:	mov	r1, r4
   62a20:	sub	sp, fp, #28
   62a24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62a28:	b	62c88 <fputs@plt+0x518a0>
   62a2c:	ldr	r1, [r0]
   62a30:	ldr	r0, [r0, #64]	; 0x40
   62a34:	add	r0, r0, #56	; 0x38
   62a38:	b	43cf8 <fputs@plt+0x32910>
   62a3c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   62a40:	add	fp, sp, #24
   62a44:	mov	r8, r1
   62a48:	ldrb	r1, [r0, #442]	; 0x1ba
   62a4c:	mov	r4, #0
   62a50:	cmp	r1, #0
   62a54:	beq	62a60 <fputs@plt+0x51678>
   62a58:	mov	r0, r4
   62a5c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   62a60:	ldr	r0, [r0]
   62a64:	ldr	r0, [r0, #16]
   62a68:	ldr	r0, [r0, #28]
   62a6c:	ldr	r6, [r8, #64]	; 0x40
   62a70:	cmp	r0, r6
   62a74:	beq	62ad0 <fputs@plt+0x516e8>
   62a78:	ldr	r7, [r0, #48]	; 0x30
   62a7c:	cmp	r7, #0
   62a80:	beq	62ad0 <fputs@plt+0x516e8>
   62a84:	mov	r4, #0
   62a88:	b	62a98 <fputs@plt+0x516b0>
   62a8c:	ldr	r7, [r7]
   62a90:	cmp	r7, #0
   62a94:	beq	62adc <fputs@plt+0x516f4>
   62a98:	ldr	r5, [r7, #8]
   62a9c:	ldr	r0, [r5, #24]
   62aa0:	cmp	r0, r6
   62aa4:	bne	62a8c <fputs@plt+0x516a4>
   62aa8:	ldr	r1, [r8]
   62aac:	ldr	r0, [r5, #4]
   62ab0:	bl	15bb4 <fputs@plt+0x47cc>
   62ab4:	cmp	r0, #0
   62ab8:	bne	62a8c <fputs@plt+0x516a4>
   62abc:	cmp	r4, #0
   62ac0:	ldreq	r4, [r8, #60]	; 0x3c
   62ac4:	str	r4, [r5, #32]
   62ac8:	mov	r4, r5
   62acc:	b	62a8c <fputs@plt+0x516a4>
   62ad0:	ldr	r4, [r8, #60]	; 0x3c
   62ad4:	mov	r0, r4
   62ad8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   62adc:	cmp	r4, #0
   62ae0:	ldreq	r4, [r8, #60]	; 0x3c
   62ae4:	mov	r0, r4
   62ae8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   62aec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62af0:	add	fp, sp, #28
   62af4:	sub	sp, sp, #12
   62af8:	mov	r5, r1
   62afc:	mov	r6, r0
   62b00:	ldr	r1, [r1, #20]
   62b04:	ldr	sl, [r0]
   62b08:	mov	r0, sl
   62b0c:	bl	1ab5c <fputs@plt+0x9774>
   62b10:	mov	r8, r0
   62b14:	mov	r0, r5
   62b18:	bl	448e4 <fputs@plt+0x334fc>
   62b1c:	ldr	r1, [sl, #16]
   62b20:	ldr	r7, [r1, r8, lsl #4]
   62b24:	ldr	r2, [r5]
   62b28:	ldr	r3, [r0]
   62b2c:	str	r7, [sp]
   62b30:	movw	r0, #23149	; 0x5a6d
   62b34:	movt	r0, #8
   62b38:	movw	r4, #23168	; 0x5a80
   62b3c:	movt	r4, #8
   62b40:	cmp	r8, #1
   62b44:	moveq	r4, r0
   62b48:	mov	r1, #16
   62b4c:	movweq	r1, #14
   62b50:	mov	r0, r6
   62b54:	bl	5c38c <fputs@plt+0x4afa4>
   62b58:	cmp	r0, #0
   62b5c:	bne	62be8 <fputs@plt+0x51800>
   62b60:	str	r7, [sp]
   62b64:	mov	r0, r6
   62b68:	mov	r1, #9
   62b6c:	mov	r2, r4
   62b70:	mov	r3, #0
   62b74:	bl	5c38c <fputs@plt+0x4afa4>
   62b78:	cmp	r0, #0
   62b7c:	bne	62be8 <fputs@plt+0x51800>
   62b80:	mov	r0, r6
   62b84:	bl	567e0 <fputs@plt+0x453f8>
   62b88:	cmp	r0, #0
   62b8c:	beq	62be8 <fputs@plt+0x51800>
   62b90:	mov	r9, r0
   62b94:	ldr	r0, [sl, #16]
   62b98:	ldr	r2, [r0, r8, lsl #4]
   62b9c:	ldr	r0, [r5]
   62ba0:	str	r0, [sp]
   62ba4:	movw	r1, #29921	; 0x74e1
   62ba8:	movt	r1, #8
   62bac:	mov	r0, r6
   62bb0:	mov	r3, r4
   62bb4:	bl	5d06c <fputs@plt+0x4bc84>
   62bb8:	mov	r0, r6
   62bbc:	mov	r1, r8
   62bc0:	bl	5d16c <fputs@plt+0x4bd84>
   62bc4:	ldr	r0, [r5]
   62bc8:	mov	r1, #0
   62bcc:	str	r1, [sp]
   62bd0:	stmib	sp, {r0, r1}
   62bd4:	mov	r0, r9
   62bd8:	mov	r1, #127	; 0x7f
   62bdc:	mov	r2, r8
   62be0:	mov	r3, #0
   62be4:	bl	568bc <fputs@plt+0x454d4>
   62be8:	sub	sp, fp, #28
   62bec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62bf0:	push	{r4, r5, r6, r7, fp, lr}
   62bf4:	add	fp, sp, #16
   62bf8:	mov	r4, r1
   62bfc:	mov	r5, r0
   62c00:	ldr	r7, [r1, #28]
   62c04:	mov	r0, #0
   62c08:	cmp	r7, r0
   62c0c:	mov	r6, #0
   62c10:	movlt	r6, r7
   62c14:	cmp	r0, #0
   62c18:	moveq	r6, r7
   62c1c:	ldr	r1, [r4, #8]
   62c20:	cmp	r1, #0
   62c24:	beq	62c58 <fputs@plt+0x51870>
   62c28:	ldr	r2, [r1, #20]
   62c2c:	ldr	r1, [r1, #44]	; 0x2c
   62c30:	cmp	r1, r0
   62c34:	mov	r3, r6
   62c38:	movlt	r3, r1
   62c3c:	cmp	r0, #0
   62c40:	moveq	r3, r1
   62c44:	cmp	r1, r6
   62c48:	movgt	r6, r3
   62c4c:	cmp	r2, #0
   62c50:	mov	r1, r2
   62c54:	bne	62c28 <fputs@plt+0x51840>
   62c58:	cmp	r6, #0
   62c5c:	beq	62c84 <fputs@plt+0x5189c>
   62c60:	ldr	r1, [r4, #64]	; 0x40
   62c64:	ldr	r0, [r5]
   62c68:	bl	1ab5c <fputs@plt+0x9774>
   62c6c:	mov	r2, r0
   62c70:	mov	r0, r5
   62c74:	mov	r1, r6
   62c78:	bl	62d14 <fputs@plt+0x5192c>
   62c7c:	mov	r0, r6
   62c80:	b	62c08 <fputs@plt+0x51820>
   62c84:	pop	{r4, r5, r6, r7, fp, pc}
   62c88:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   62c8c:	add	fp, sp, #24
   62c90:	mov	r8, r1
   62c94:	mov	r5, r0
   62c98:	ldr	r0, [r0, #16]
   62c9c:	add	r0, r0, r1, lsl #4
   62ca0:	ldr	r0, [r0, #12]
   62ca4:	ldrb	r1, [r0, #78]	; 0x4e
   62ca8:	tst	r1, #2
   62cac:	beq	62d10 <fputs@plt+0x51928>
   62cb0:	ldr	r7, [r0, #16]
   62cb4:	cmp	r7, #0
   62cb8:	beq	62cf8 <fputs@plt+0x51910>
   62cbc:	mov	r4, #0
   62cc0:	b	62cd0 <fputs@plt+0x518e8>
   62cc4:	ldr	r7, [r7]
   62cc8:	cmp	r7, #0
   62ccc:	beq	62cf8 <fputs@plt+0x51910>
   62cd0:	ldr	r6, [r7, #8]
   62cd4:	ldr	r0, [r6, #12]
   62cd8:	cmp	r0, #0
   62cdc:	beq	62cc4 <fputs@plt+0x518dc>
   62ce0:	mov	r0, r5
   62ce4:	mov	r1, r6
   62ce8:	bl	470b0 <fputs@plt+0x35cc8>
   62cec:	strh	r4, [r6, #34]	; 0x22
   62cf0:	str	r4, [r6, #4]
   62cf4:	b	62cc4 <fputs@plt+0x518dc>
   62cf8:	ldr	r0, [r5, #16]
   62cfc:	add	r0, r0, r8, lsl #4
   62d00:	ldr	r0, [r0, #12]
   62d04:	ldrh	r1, [r0, #78]	; 0x4e
   62d08:	bic	r1, r1, #2
   62d0c:	strh	r1, [r0, #78]	; 0x4e
   62d10:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   62d14:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   62d18:	add	fp, sp, #24
   62d1c:	sub	sp, sp, #16
   62d20:	mov	r5, r2
   62d24:	mov	r8, r1
   62d28:	mov	r4, r0
   62d2c:	bl	567e0 <fputs@plt+0x453f8>
   62d30:	mov	r7, r0
   62d34:	mov	r0, r4
   62d38:	bl	596e0 <fputs@plt+0x482f8>
   62d3c:	mov	r6, r0
   62d40:	str	r5, [sp]
   62d44:	mov	r0, r7
   62d48:	mov	r1, #118	; 0x76
   62d4c:	mov	r2, r8
   62d50:	mov	r3, r6
   62d54:	bl	46a3c <fputs@plt+0x35654>
   62d58:	mov	r0, r4
   62d5c:	bl	59c08 <fputs@plt+0x48820>
   62d60:	ldr	r0, [r4]
   62d64:	ldr	r0, [r0, #16]
   62d68:	ldr	r2, [r0, r5, lsl #4]
   62d6c:	str	r8, [sp]
   62d70:	str	r6, [sp, #4]
   62d74:	str	r6, [sp, #8]
   62d78:	movw	r0, #23149	; 0x5a6d
   62d7c:	movt	r0, #8
   62d80:	movw	r3, #23168	; 0x5a80
   62d84:	movt	r3, #8
   62d88:	cmp	r5, #1
   62d8c:	moveq	r3, r0
   62d90:	movw	r1, #29972	; 0x7514
   62d94:	movt	r1, #8
   62d98:	mov	r0, r4
   62d9c:	bl	5d06c <fputs@plt+0x4bc84>
   62da0:	mov	r0, r4
   62da4:	mov	r1, r6
   62da8:	sub	sp, fp, #24
   62dac:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   62db0:	b	5971c <fputs@plt+0x48334>
   62db4:	push	{fp, lr}
   62db8:	mov	fp, sp
   62dbc:	mov	r3, r0
   62dc0:	mov	r0, #0
   62dc4:	cmp	r2, #2
   62dc8:	blt	62df0 <fputs@plt+0x51a08>
   62dcc:	ldrb	r1, [r1]
   62dd0:	orr	r1, r1, #1
   62dd4:	cmp	r1, #11
   62dd8:	popne	{fp, pc}
   62ddc:	movw	r1, #30145	; 0x75c1
   62de0:	movt	r1, #8
   62de4:	mov	r0, r3
   62de8:	bl	1aa38 <fputs@plt+0x9650>
   62dec:	mov	r0, #1
   62df0:	pop	{fp, pc}
   62df4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62df8:	add	fp, sp, #28
   62dfc:	sub	sp, sp, #4
   62e00:	vpush	{d8-d9}
   62e04:	sub	sp, sp, #48	; 0x30
   62e08:	mov	r8, r3
   62e0c:	mov	r9, r0
   62e10:	ldr	r7, [r0]
   62e14:	ldrb	r3, [r7, #64]	; 0x40
   62e18:	mov	r0, #0
   62e1c:	tst	r3, #1
   62e20:	bne	62fd4 <fputs@plt+0x51bec>
   62e24:	ldr	r0, [r9, #496]	; 0x1f0
   62e28:	ldr	ip, [fp, #8]
   62e2c:	ldr	lr, [r1, #28]
   62e30:	add	r5, r2, r2, lsl #3
   62e34:	add	r3, lr, r5, lsl #3
   62e38:	mov	r4, r3
   62e3c:	ldr	sl, [r4, #28]!
   62e40:	ldr	r6, [r4, #24]
   62e44:	cmp	ip, #0
   62e48:	beq	62ed4 <fputs@plt+0x51aec>
   62e4c:	str	sl, [sp, #40]	; 0x28
   62e50:	cmp	r8, #0
   62e54:	bne	62fd0 <fputs@plt+0x51be8>
   62e58:	str	r0, [sp, #44]	; 0x2c
   62e5c:	ldr	r0, [lr]
   62e60:	cmp	r0, #1
   62e64:	bgt	62fd0 <fputs@plt+0x51be8>
   62e68:	ldr	r0, [r1, #32]
   62e6c:	cmp	r0, #0
   62e70:	beq	62e80 <fputs@plt+0x51a98>
   62e74:	ldrb	r0, [r0, #6]
   62e78:	tst	r0, #32
   62e7c:	bne	62fd0 <fputs@plt+0x51be8>
   62e80:	str	r4, [sp, #32]
   62e84:	mov	sl, lr
   62e88:	str	r3, [sp, #36]	; 0x24
   62e8c:	str	r2, [sp, #24]
   62e90:	ldr	r0, [r1]
   62e94:	mov	r4, r1
   62e98:	bl	6131c <fputs@plt+0x4ff34>
   62e9c:	tst	r0, #2097152	; 0x200000
   62ea0:	bne	62fd0 <fputs@plt+0x51be8>
   62ea4:	ldr	r0, [r4, #44]	; 0x2c
   62ea8:	bl	6131c <fputs@plt+0x4ff34>
   62eac:	tst	r0, #2097152	; 0x200000
   62eb0:	mov	r1, r4
   62eb4:	ldr	ip, [fp, #8]
   62eb8:	ldr	r2, [sp, #24]
   62ebc:	ldr	r3, [sp, #36]	; 0x24
   62ec0:	mov	lr, sl
   62ec4:	ldr	r4, [sp, #32]
   62ec8:	ldr	r0, [sp, #44]	; 0x2c
   62ecc:	ldr	sl, [sp, #40]	; 0x28
   62ed0:	bne	62fd0 <fputs@plt+0x51be8>
   62ed4:	str	r0, [sp, #44]	; 0x2c
   62ed8:	str	r4, [sp, #32]
   62edc:	str	lr, [sp, #28]
   62ee0:	str	r3, [sp, #36]	; 0x24
   62ee4:	ldr	r0, [sl, #28]
   62ee8:	ldr	lr, [sl, #56]	; 0x38
   62eec:	cmp	lr, #0
   62ef0:	beq	62f00 <fputs@plt+0x51b18>
   62ef4:	ldr	r3, [r1, #56]	; 0x38
   62ef8:	cmp	r3, #0
   62efc:	bne	62fd0 <fputs@plt+0x51be8>
   62f00:	ldr	r3, [sl, #60]	; 0x3c
   62f04:	cmp	r3, #0
   62f08:	bne	62fd0 <fputs@plt+0x51be8>
   62f0c:	str	r2, [sp, #24]
   62f10:	str	r6, [sp, #20]
   62f14:	str	r5, [sp, #40]	; 0x28
   62f18:	ldr	r5, [r1, #8]
   62f1c:	cmp	lr, #0
   62f20:	andsne	r3, r5, #128	; 0x80
   62f24:	bne	62fd0 <fputs@plt+0x51be8>
   62f28:	ldr	r0, [r0]
   62f2c:	cmp	r0, #0
   62f30:	beq	62fd0 <fputs@plt+0x51be8>
   62f34:	ldr	r0, [sl, #8]
   62f38:	tst	r0, #1
   62f3c:	bne	62fd0 <fputs@plt+0x51be8>
   62f40:	cmp	lr, #0
   62f44:	beq	62f60 <fputs@plt+0x51b78>
   62f48:	cmp	r8, #0
   62f4c:	bne	62fd0 <fputs@plt+0x51be8>
   62f50:	ldr	r2, [sp, #28]
   62f54:	ldr	r3, [r2]
   62f58:	cmp	r3, #1
   62f5c:	bgt	62fd0 <fputs@plt+0x51be8>
   62f60:	and	r6, r5, #1
   62f64:	cmp	ip, #0
   62f68:	cmpne	r6, #0
   62f6c:	bne	62fd0 <fputs@plt+0x51be8>
   62f70:	str	r7, [sp, #16]
   62f74:	str	r1, [sp, #12]
   62f78:	ldr	r7, [r1, #44]	; 0x2c
   62f7c:	cmp	r7, #0
   62f80:	beq	62f90 <fputs@plt+0x51ba8>
   62f84:	ldr	r3, [sl, #44]	; 0x2c
   62f88:	cmp	r3, #0
   62f8c:	bne	62fd0 <fputs@plt+0x51be8>
   62f90:	cmp	r8, #0
   62f94:	beq	62fa4 <fputs@plt+0x51bbc>
   62f98:	ldr	r3, [sl, #44]	; 0x2c
   62f9c:	cmp	r3, #0
   62fa0:	bne	62fd0 <fputs@plt+0x51be8>
   62fa4:	cmp	lr, #0
   62fa8:	ldr	r3, [sp, #36]	; 0x24
   62fac:	beq	62fc8 <fputs@plt+0x51be0>
   62fb0:	cmp	r6, #0
   62fb4:	bne	62fd0 <fputs@plt+0x51be8>
   62fb8:	ldr	r1, [sp, #12]
   62fbc:	ldr	r2, [r1, #32]
   62fc0:	cmp	r2, #0
   62fc4:	bne	62fd0 <fputs@plt+0x51be8>
   62fc8:	tst	r0, #12288	; 0x3000
   62fcc:	beq	62fe4 <fputs@plt+0x51bfc>
   62fd0:	mov	r0, #0
   62fd4:	sub	sp, fp, #48	; 0x30
   62fd8:	vpop	{d8-d9}
   62fdc:	add	sp, sp, #4
   62fe0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62fe4:	tst	r5, #8192	; 0x2000
   62fe8:	beq	62ff8 <fputs@plt+0x51c10>
   62fec:	ldr	r0, [sl, #48]	; 0x30
   62ff0:	cmp	r0, #0
   62ff4:	bne	62fd0 <fputs@plt+0x51be8>
   62ff8:	mov	r1, r3
   62ffc:	ldrb	r0, [r1, #44]!	; 0x2c
   63000:	str	r1, [sp, #4]
   63004:	tst	r0, #32
   63008:	bne	62fd0 <fputs@plt+0x51be8>
   6300c:	mov	r5, sl
   63010:	ldr	r0, [sl, #48]	; 0x30
   63014:	cmp	r0, #0
   63018:	beq	630dc <fputs@plt+0x51cf4>
   6301c:	cmp	r6, #0
   63020:	bne	62fd0 <fputs@plt+0x51be8>
   63024:	cmp	r8, #0
   63028:	bne	62fd0 <fputs@plt+0x51be8>
   6302c:	ldr	r0, [r5, #44]	; 0x2c
   63030:	cmp	r0, #0
   63034:	bne	62fd0 <fputs@plt+0x51be8>
   63038:	ldr	r0, [sp, #28]
   6303c:	ldr	r0, [r0]
   63040:	cmp	r0, #1
   63044:	bne	62fd0 <fputs@plt+0x51be8>
   63048:	mov	r0, r5
   6304c:	cmp	r0, #0
   63050:	bne	63074 <fputs@plt+0x51c8c>
   63054:	b	6309c <fputs@plt+0x51cb4>
   63058:	ldr	r0, [r0, #28]
   6305c:	ldr	r0, [r0]
   63060:	cmp	r0, #1
   63064:	mov	r0, r1
   63068:	blt	62fd0 <fputs@plt+0x51be8>
   6306c:	cmp	r0, #0
   63070:	beq	6309c <fputs@plt+0x51cb4>
   63074:	ldrb	r1, [r0, #8]
   63078:	tst	r1, #9
   6307c:	bne	62fd0 <fputs@plt+0x51be8>
   63080:	ldr	r1, [r0, #48]	; 0x30
   63084:	cmp	r1, #0
   63088:	beq	63058 <fputs@plt+0x51c70>
   6308c:	ldrb	r2, [r0, #4]
   63090:	cmp	r2, #116	; 0x74
   63094:	beq	63058 <fputs@plt+0x51c70>
   63098:	b	62fd0 <fputs@plt+0x51be8>
   6309c:	cmp	r7, #0
   630a0:	beq	630dc <fputs@plt+0x51cf4>
   630a4:	ldr	r0, [r7]
   630a8:	cmp	r0, #1
   630ac:	blt	630dc <fputs@plt+0x51cf4>
   630b0:	ldr	r0, [r7, #4]
   630b4:	add	r0, r0, #16
   630b8:	mov	r1, #0
   630bc:	ldrh	r2, [r0]
   630c0:	cmp	r2, #0
   630c4:	beq	62fd0 <fputs@plt+0x51be8>
   630c8:	add	r1, r1, #1
   630cc:	add	r0, r0, #20
   630d0:	ldr	r2, [r7]
   630d4:	cmp	r1, r2
   630d8:	blt	630bc <fputs@plt+0x51cd4>
   630dc:	ldr	r8, [sp, #36]	; 0x24
   630e0:	ldr	r0, [r8, #16]!
   630e4:	str	r0, [r9, #496]	; 0x1f0
   630e8:	mov	r7, #0
   630ec:	str	r7, [sp]
   630f0:	mov	r0, r9
   630f4:	mov	r1, #21
   630f8:	mov	r2, #0
   630fc:	mov	r3, #0
   63100:	bl	5c38c <fputs@plt+0x4afa4>
   63104:	ldr	r0, [sp, #44]	; 0x2c
   63108:	str	r0, [r9, #496]	; 0x1f0
   6310c:	ldr	r4, [r5, #48]	; 0x30
   63110:	cmp	r4, #0
   63114:	ldr	r2, [sp, #16]
   63118:	ldr	r1, [sp, #12]
   6311c:	beq	631c0 <fputs@plt+0x51dd8>
   63120:	mov	sl, #116	; 0x74
   63124:	str	r7, [r1, #28]
   63128:	ldr	r0, [r1, #44]	; 0x2c
   6312c:	str	r0, [sp, #44]	; 0x2c
   63130:	ldr	r6, [r1, #48]	; 0x30
   63134:	ldr	r5, [r1, #56]	; 0x38
   63138:	ldr	r0, [r1, #60]	; 0x3c
   6313c:	str	r0, [sp, #8]
   63140:	str	r7, [r1, #56]	; 0x38
   63144:	str	r7, [r1, #60]	; 0x3c
   63148:	str	r7, [r1, #44]	; 0x2c
   6314c:	str	r7, [r1, #48]	; 0x30
   63150:	mov	r0, r2
   63154:	mov	r2, #0
   63158:	bl	5ae9c <fputs@plt+0x49ab4>
   6315c:	ldr	r1, [sp, #12]
   63160:	str	r5, [r1, #56]	; 0x38
   63164:	ldr	r2, [sp, #8]
   63168:	str	r2, [r1, #60]	; 0x3c
   6316c:	ldr	r2, [sp, #44]	; 0x2c
   63170:	str	r2, [r1, #44]	; 0x2c
   63174:	ldr	r2, [sp, #28]
   63178:	str	r2, [r1, #28]
   6317c:	strb	sl, [r1, #4]
   63180:	cmp	r0, #0
   63184:	beq	6319c <fputs@plt+0x51db4>
   63188:	str	r6, [r0, #48]	; 0x30
   6318c:	cmp	r6, #0
   63190:	strne	r0, [r6, #52]	; 0x34
   63194:	str	r1, [r0, #52]	; 0x34
   63198:	b	631a0 <fputs@plt+0x51db8>
   6319c:	mov	r0, r6
   631a0:	ldr	r2, [sp, #16]
   631a4:	str	r0, [r1, #48]	; 0x30
   631a8:	ldrb	r0, [r2, #69]	; 0x45
   631ac:	cmp	r0, #0
   631b0:	bne	63558 <fputs@plt+0x52170>
   631b4:	ldr	r4, [r4, #48]	; 0x30
   631b8:	cmp	r4, #0
   631bc:	bne	63124 <fputs@plt+0x51d3c>
   631c0:	ldr	r5, [sp, #36]	; 0x24
   631c4:	ldr	r1, [r5, #12]
   631c8:	ldr	r6, [sp, #32]
   631cc:	ldr	r0, [r6]
   631d0:	str	r0, [sp, #8]
   631d4:	mov	r0, r2
   631d8:	mov	r4, r2
   631dc:	bl	13ddc <fputs@plt+0x29f4>
   631e0:	ldr	r1, [r8]
   631e4:	mov	r0, r4
   631e8:	bl	13ddc <fputs@plt+0x29f4>
   631ec:	ldr	r1, [r5, #20]
   631f0:	mov	r0, r4
   631f4:	bl	13ddc <fputs@plt+0x29f4>
   631f8:	str	r7, [r5, #12]
   631fc:	str	r7, [r8]
   63200:	str	r7, [r5, #20]
   63204:	str	r7, [r6]
   63208:	ldr	r0, [r5, #24]!
   6320c:	cmp	r0, #0
   63210:	beq	63250 <fputs@plt+0x51e68>
   63214:	mov	r3, r5
   63218:	ldrh	r1, [r0, #36]	; 0x24
   6321c:	cmp	r1, #1
   63220:	bne	63240 <fputs@plt+0x51e58>
   63224:	ldr	r1, [r9, #416]	; 0x1a0
   63228:	cmp	r1, #0
   6322c:	moveq	r1, r9
   63230:	ldr	r2, [r1, #528]	; 0x210
   63234:	str	r2, [r0, #68]	; 0x44
   63238:	str	r0, [r1, #528]	; 0x210
   6323c:	b	63248 <fputs@plt+0x51e60>
   63240:	sub	r1, r1, #1
   63244:	strh	r1, [r0, #36]	; 0x24
   63248:	mov	r0, #0
   6324c:	str	r0, [r3]
   63250:	ldr	r0, [sp, #12]
   63254:	cmp	r0, #0
   63258:	ldr	ip, [sp, #16]
   6325c:	beq	6354c <fputs@plt+0x52164>
   63260:	mov	r0, #60	; 0x3c
   63264:	ldr	r1, [sp, #40]	; 0x28
   63268:	add	r0, r0, r1, lsl #3
   6326c:	str	r0, [sp, #32]
   63270:	ldr	r0, [sp, #24]
   63274:	add	r0, r0, #1
   63278:	str	r0, [sp, #28]
   6327c:	vmov.i32	q4, #0	; 0x00000000
   63280:	mov	sl, #0
   63284:	ldr	r8, [sp, #8]
   63288:	b	6332c <fputs@plt+0x51f44>
   6328c:	ldr	r5, [sp, #12]
   63290:	ldr	r6, [r5, #32]
   63294:	str	r2, [r5, #32]
   63298:	str	r6, [r5, #40]	; 0x28
   6329c:	ldr	r1, [r8, #40]	; 0x28
   632a0:	mov	r0, r4
   632a4:	mov	r2, #0
   632a8:	bl	5ab94 <fputs@plt+0x497ac>
   632ac:	mov	r2, r0
   632b0:	mov	r0, r4
   632b4:	mov	r1, r6
   632b8:	bl	60f54 <fputs@plt+0x4fb6c>
   632bc:	str	r0, [r5, #40]	; 0x28
   632c0:	ldr	r1, [r8, #36]	; 0x24
   632c4:	mov	r0, r4
   632c8:	mov	r2, #0
   632cc:	bl	5aff0 <fputs@plt+0x49c08>
   632d0:	mov	r1, r5
   632d4:	str	r0, [r5, #36]	; 0x24
   632d8:	ldr	r3, [r8]
   632dc:	str	sl, [sp]
   632e0:	mov	r0, r4
   632e4:	ldr	r2, [sp, #20]
   632e8:	bl	667fc <fputs@plt+0x55414>
   632ec:	ldr	r2, [sp, #12]
   632f0:	ldr	r0, [r2, #8]
   632f4:	ldr	r1, [r8, #8]
   632f8:	and	r1, r1, #1
   632fc:	orr	r0, r0, r1
   63300:	str	r0, [r2, #8]
   63304:	ldr	r0, [r8, #56]	; 0x38
   63308:	cmp	r0, #0
   6330c:	strne	r0, [r2, #56]	; 0x38
   63310:	strne	sl, [r8, #56]	; 0x38
   63314:	ldr	r8, [r8, #48]	; 0x30
   63318:	ldr	r2, [r2, #48]	; 0x30
   6331c:	str	r2, [sp, #12]
   63320:	cmp	r2, #0
   63324:	ldr	ip, [sp, #16]
   63328:	beq	6354c <fputs@plt+0x52164>
   6332c:	ldr	r0, [sp, #12]
   63330:	ldr	r6, [r0, #28]
   63334:	ldr	r7, [r8, #28]
   63338:	ldr	r4, [r7]
   6333c:	cmp	r6, #0
   63340:	beq	63360 <fputs@plt+0x51f78>
   63344:	ldr	r0, [sp, #4]
   63348:	ldrb	r5, [r0]
   6334c:	cmp	r4, #2
   63350:	bge	63398 <fputs@plt+0x51fb0>
   63354:	cmp	r4, #1
   63358:	beq	633c8 <fputs@plt+0x51fe0>
   6335c:	b	63444 <fputs@plt+0x5205c>
   63360:	mov	r5, #0
   63364:	mov	r0, ip
   63368:	mov	r1, #0
   6336c:	mov	r2, #0
   63370:	mov	r3, #0
   63374:	bl	4e930 <fputs@plt+0x3d548>
   63378:	ldr	ip, [sp, #16]
   6337c:	mov	r6, r0
   63380:	ldr	r0, [sp, #12]
   63384:	str	r6, [r0, #28]
   63388:	cmp	r6, #0
   6338c:	beq	6354c <fputs@plt+0x52164>
   63390:	cmp	r4, #2
   63394:	blt	63354 <fputs@plt+0x51f6c>
   63398:	sub	r2, r4, #1
   6339c:	mov	r0, ip
   633a0:	mov	r1, r6
   633a4:	ldr	r3, [sp, #28]
   633a8:	bl	666c8 <fputs@plt+0x552e0>
   633ac:	ldr	ip, [sp, #16]
   633b0:	mov	r6, r0
   633b4:	ldr	r0, [sp, #12]
   633b8:	str	r6, [r0, #28]
   633bc:	ldrb	r0, [ip, #69]	; 0x45
   633c0:	cmp	r0, #0
   633c4:	bne	6354c <fputs@plt+0x52164>
   633c8:	str	r5, [sp, #36]	; 0x24
   633cc:	str	r8, [sp, #44]	; 0x2c
   633d0:	ldr	r0, [sp, #32]
   633d4:	add	r5, r6, r0
   633d8:	add	r7, r7, #8
   633dc:	mov	r9, r5
   633e0:	mov	r8, #68	; 0x44
   633e4:	ldr	r1, [r9], #72	; 0x48
   633e8:	mov	r0, ip
   633ec:	bl	44880 <fputs@plt+0x33498>
   633f0:	sub	r0, r5, #52	; 0x34
   633f4:	mov	r1, r7
   633f8:	mov	r2, #72	; 0x48
   633fc:	bl	11244 <memcpy@plt>
   63400:	ldr	ip, [sp, #16]
   63404:	add	r0, r7, #16
   63408:	vst1.64	{d8-d9}, [r0]
   6340c:	add	r0, r7, #32
   63410:	vst1.64	{d8-d9}, [r0]
   63414:	add	r0, r7, #48	; 0x30
   63418:	vst1.64	{d8-d9}, [r0]
   6341c:	str	sl, [r7, #64]	; 0x40
   63420:	add	r0, r7, #72	; 0x48
   63424:	vst1.64	{d8-d9}, [r7], r8
   63428:	str	sl, [r7]
   6342c:	subs	r4, r4, #1
   63430:	mov	r5, r9
   63434:	mov	r7, r0
   63438:	bne	633e4 <fputs@plt+0x51ffc>
   6343c:	ldr	r8, [sp, #44]	; 0x2c
   63440:	ldr	r5, [sp, #36]	; 0x24
   63444:	ldr	r0, [sp, #40]	; 0x28
   63448:	add	r0, r6, r0, lsl #3
   6344c:	strb	r5, [r0, #44]	; 0x2c
   63450:	ldr	r0, [sp, #12]
   63454:	ldr	r4, [r0]
   63458:	ldr	r0, [r4]
   6345c:	cmp	r0, #1
   63460:	blt	634c0 <fputs@plt+0x520d8>
   63464:	mov	r7, #0
   63468:	mov	r5, #0
   6346c:	b	63484 <fputs@plt+0x5209c>
   63470:	add	r7, r7, #20
   63474:	add	r5, r5, #1
   63478:	ldr	r0, [r4]
   6347c:	cmp	r5, r0
   63480:	bge	634c0 <fputs@plt+0x520d8>
   63484:	ldr	r0, [r4, #4]
   63488:	add	r0, r0, r7
   6348c:	ldr	r1, [r0, #4]
   63490:	cmp	r1, #0
   63494:	bne	63470 <fputs@plt+0x52088>
   63498:	ldr	r1, [r0, #8]
   6349c:	mov	r0, ip
   634a0:	bl	19540 <fputs@plt+0x8158>
   634a4:	mov	r6, r0
   634a8:	bl	5c488 <fputs@plt+0x4b0a0>
   634ac:	ldr	ip, [sp, #16]
   634b0:	ldr	r0, [r4, #4]
   634b4:	add	r0, r0, r7
   634b8:	str	r6, [r0, #4]
   634bc:	b	63470 <fputs@plt+0x52088>
   634c0:	ldr	r0, [r8, #44]	; 0x2c
   634c4:	cmp	r0, #0
   634c8:	beq	6350c <fputs@plt+0x52124>
   634cc:	ldr	r1, [r0]
   634d0:	cmp	r1, #1
   634d4:	blt	63500 <fputs@plt+0x52118>
   634d8:	mov	r1, #0
   634dc:	mov	r2, #16
   634e0:	ldr	r3, [r0, #4]
   634e4:	add	r3, r3, r2
   634e8:	strh	sl, [r3]
   634ec:	add	r2, r2, #20
   634f0:	add	r1, r1, #1
   634f4:	ldr	r3, [r0]
   634f8:	cmp	r1, r3
   634fc:	blt	634e0 <fputs@plt+0x520f8>
   63500:	ldr	r1, [sp, #12]
   63504:	str	r0, [r1, #44]	; 0x2c
   63508:	str	sl, [r8, #44]	; 0x2c
   6350c:	ldr	r1, [r8, #32]
   63510:	mov	r0, ip
   63514:	mov	r2, #0
   63518:	mov	r4, ip
   6351c:	bl	5ab94 <fputs@plt+0x497ac>
   63520:	mov	r2, r0
   63524:	ldr	r0, [fp, #8]
   63528:	cmp	r0, #0
   6352c:	bne	6328c <fputs@plt+0x51ea4>
   63530:	ldr	r5, [sp, #12]
   63534:	ldr	r1, [r5, #32]
   63538:	mov	r0, r4
   6353c:	bl	60f54 <fputs@plt+0x4fb6c>
   63540:	mov	r1, r5
   63544:	str	r0, [r5, #32]
   63548:	b	632d8 <fputs@plt+0x51ef0>
   6354c:	mov	r0, ip
   63550:	ldr	r1, [sp, #8]
   63554:	bl	44678 <fputs@plt+0x33290>
   63558:	mov	r0, #1
   6355c:	b	62fd4 <fputs@plt+0x51bec>
   63560:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63564:	add	fp, sp, #28
   63568:	sub	sp, sp, #100	; 0x64
   6356c:	mov	r9, r2
   63570:	mov	r4, r1
   63574:	mov	r7, r0
   63578:	mov	r0, r2
   6357c:	vld1.32	{d16-d17}, [r0]!
   63580:	ldr	r5, [r7]
   63584:	ldr	r8, [r1, #48]	; 0x30
   63588:	sub	r1, fp, #48	; 0x30
   6358c:	vst1.64	{d16-d17}, [r1]!
   63590:	ldr	r0, [r0]
   63594:	str	r0, [r1]
   63598:	ldr	r0, [r8, #44]	; 0x2c
   6359c:	cmp	r0, #0
   635a0:	beq	635bc <fputs@plt+0x521d4>
   635a4:	ldrb	r0, [r4, #4]
   635a8:	bl	6184c <fputs@plt+0x50464>
   635ac:	mov	r2, r0
   635b0:	movw	r1, #30217	; 0x7609
   635b4:	movt	r1, #8
   635b8:	b	635dc <fputs@plt+0x521f4>
   635bc:	ldr	r0, [r8, #56]	; 0x38
   635c0:	cmp	r0, #0
   635c4:	beq	63614 <fputs@plt+0x5222c>
   635c8:	ldrb	r0, [r4, #4]
   635cc:	bl	6184c <fputs@plt+0x50464>
   635d0:	mov	r2, r0
   635d4:	movw	r1, #30265	; 0x7639
   635d8:	movt	r1, #8
   635dc:	mov	r0, r7
   635e0:	bl	1aa38 <fputs@plt+0x9650>
   635e4:	mov	r6, #1
   635e8:	mov	r7, #0
   635ec:	ldr	r0, [fp, #-40]	; 0xffffffd8
   635f0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   635f4:	str	r0, [r9, #8]
   635f8:	str	r1, [r9, #12]
   635fc:	mov	r0, r5
   63600:	mov	r1, r7
   63604:	bl	44678 <fputs@plt+0x33290>
   63608:	mov	r0, r6
   6360c:	sub	sp, fp, #28
   63610:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63614:	str	r5, [sp, #52]	; 0x34
   63618:	mov	r0, r7
   6361c:	bl	567e0 <fputs@plt+0x453f8>
   63620:	mov	sl, r0
   63624:	ldrb	r0, [fp, #-48]	; 0xffffffd0
   63628:	cmp	r0, #12
   6362c:	bne	63650 <fputs@plt+0x52268>
   63630:	ldr	r0, [r4]
   63634:	ldr	r3, [r0]
   63638:	ldr	r2, [fp, #-44]	; 0xffffffd4
   6363c:	mov	r0, sl
   63640:	mov	r1, #57	; 0x39
   63644:	bl	5722c <fputs@plt+0x45e44>
   63648:	mov	r0, #14
   6364c:	strb	r0, [fp, #-48]	; 0xffffffd0
   63650:	ldr	r0, [r4, #8]
   63654:	tst	r0, #512	; 0x200
   63658:	bne	63688 <fputs@plt+0x522a0>
   6365c:	tst	r0, #8192	; 0x2000
   63660:	bne	636a8 <fputs@plt+0x522c0>
   63664:	ldr	r0, [r4, #44]	; 0x2c
   63668:	cmp	r0, #0
   6366c:	beq	63780 <fputs@plt+0x52398>
   63670:	mov	r0, r7
   63674:	mov	r1, r4
   63678:	mov	r2, r9
   6367c:	bl	66eb0 <fputs@plt+0x55ac8>
   63680:	mov	r6, r0
   63684:	b	63608 <fputs@plt+0x52220>
   63688:	sub	r2, fp, #48	; 0x30
   6368c:	mov	r0, r7
   63690:	mov	r1, r4
   63694:	bl	66a8c <fputs@plt+0x556a4>
   63698:	mov	r6, r0
   6369c:	mov	r7, #0
   636a0:	ldr	r5, [sp, #52]	; 0x34
   636a4:	b	635ec <fputs@plt+0x52204>
   636a8:	sub	r2, fp, #48	; 0x30
   636ac:	mov	r0, r7
   636b0:	mov	r1, r4
   636b4:	bl	66afc <fputs@plt+0x55714>
   636b8:	mov	r3, #0
   636bc:	mov	r2, #0
   636c0:	mov	r8, r7
   636c4:	mov	r7, #0
   636c8:	mov	r6, #0
   636cc:	ldrb	r1, [r4, #4]
   636d0:	subs	r0, r1, #116	; 0x74
   636d4:	movwne	r0, #1
   636d8:	str	r0, [sp]
   636dc:	str	r8, [sp, #48]	; 0x30
   636e0:	mov	r0, r8
   636e4:	bl	67784 <fputs@plt+0x5639c>
   636e8:	ldrb	r0, [r4, #8]
   636ec:	tst	r0, #16
   636f0:	bne	636fc <fputs@plt+0x52314>
   636f4:	ldr	r5, [sp, #52]	; 0x34
   636f8:	b	635ec <fputs@plt+0x52204>
   636fc:	ldr	r0, [r4]
   63700:	ldr	r8, [r0]
   63704:	ldr	r0, [sp, #52]	; 0x34
   63708:	mov	r1, r8
   6370c:	mov	r2, #1
   63710:	bl	56e34 <fputs@plt+0x45a4c>
   63714:	cmp	r0, #0
   63718:	beq	637b0 <fputs@plt+0x523c8>
   6371c:	mov	r5, r0
   63720:	str	r6, [sp, #44]	; 0x2c
   63724:	str	r7, [sp, #36]	; 0x24
   63728:	cmp	r8, #1
   6372c:	str	r9, [sp, #40]	; 0x28
   63730:	blt	63dd0 <fputs@plt+0x529e8>
   63734:	str	r4, [sp, #56]	; 0x38
   63738:	add	r4, r5, #20
   6373c:	mov	r6, #0
   63740:	ldr	r7, [sp, #48]	; 0x30
   63744:	b	63754 <fputs@plt+0x5236c>
   63748:	add	r6, r6, #1
   6374c:	cmp	r8, r6
   63750:	beq	637a8 <fputs@plt+0x523c0>
   63754:	mov	r0, r7
   63758:	ldr	r1, [sp, #56]	; 0x38
   6375c:	mov	r2, r6
   63760:	bl	67820 <fputs@plt+0x56438>
   63764:	str	r0, [r4, r6, lsl #2]
   63768:	cmp	r0, #0
   6376c:	bne	63748 <fputs@plt+0x52360>
   63770:	ldr	r0, [sp, #52]	; 0x34
   63774:	ldr	r0, [r0, #8]
   63778:	str	r0, [r4, r6, lsl #2]
   6377c:	b	63748 <fputs@plt+0x52360>
   63780:	ldrb	r0, [r4, #4]
   63784:	cmp	r0, #115	; 0x73
   63788:	cmpne	r0, #117	; 0x75
   6378c:	bne	637bc <fputs@plt+0x523d4>
   63790:	ldrb	r0, [fp, #-48]	; 0xffffffd0
   63794:	cmp	r0, #1
   63798:	str	r4, [sp, #56]	; 0x38
   6379c:	bne	63820 <fputs@plt+0x52438>
   637a0:	ldr	r5, [fp, #-44]	; 0xffffffd4
   637a4:	b	63858 <fputs@plt+0x52470>
   637a8:	ldr	r4, [sp, #56]	; 0x38
   637ac:	b	63dc8 <fputs@plt+0x529e0>
   637b0:	mov	r6, #7
   637b4:	ldr	r5, [sp, #52]	; 0x34
   637b8:	b	635ec <fputs@plt+0x52204>
   637bc:	cmp	r0, #116	; 0x74
   637c0:	bne	63a6c <fputs@plt+0x52684>
   637c4:	ldr	r0, [r4, #12]
   637c8:	str	r0, [r8, #12]
   637cc:	ldr	r0, [r4, #16]
   637d0:	str	r0, [r8, #16]
   637d4:	ldr	r0, [r4, #56]	; 0x38
   637d8:	str	r0, [r8, #56]	; 0x38
   637dc:	ldr	r0, [r4, #60]	; 0x3c
   637e0:	str	r0, [r8, #60]	; 0x3c
   637e4:	ldr	r0, [r7, #472]	; 0x1d8
   637e8:	str	r0, [sp, #32]
   637ec:	sub	r2, fp, #48	; 0x30
   637f0:	mov	r0, r7
   637f4:	mov	r1, r8
   637f8:	bl	4cf14 <fputs@plt+0x3bb2c>
   637fc:	mov	r5, r7
   63800:	mov	r7, #0
   63804:	str	r7, [r4, #56]	; 0x38
   63808:	str	r7, [r4, #60]	; 0x3c
   6380c:	cmp	r0, #0
   63810:	beq	63cd0 <fputs@plt+0x528e8>
   63814:	mov	r6, r0
   63818:	ldr	r5, [sp, #52]	; 0x34
   6381c:	b	635ec <fputs@plt+0x52204>
   63820:	ldr	r5, [r7, #72]	; 0x48
   63824:	add	r0, r5, #1
   63828:	str	r0, [r7, #72]	; 0x48
   6382c:	mov	r0, sl
   63830:	mov	r1, #57	; 0x39
   63834:	mov	r2, r5
   63838:	mov	r3, #0
   6383c:	bl	5722c <fputs@plt+0x45e44>
   63840:	str	r0, [r4, #20]
   63844:	mov	r0, r4
   63848:	bl	600b4 <fputs@plt+0x4eccc>
   6384c:	ldr	r1, [r0, #8]
   63850:	orr	r1, r1, #16
   63854:	str	r1, [r0, #8]
   63858:	add	r4, sp, #60	; 0x3c
   6385c:	mov	r6, #1
   63860:	mov	r0, r4
   63864:	mov	r1, #1
   63868:	mov	r2, r5
   6386c:	bl	5b700 <fputs@plt+0x4a318>
   63870:	ldr	r0, [r7, #472]	; 0x1d8
   63874:	str	r0, [sp, #32]
   63878:	mov	r0, r7
   6387c:	mov	r1, r8
   63880:	mov	r2, r4
   63884:	bl	4cf14 <fputs@plt+0x3bb2c>
   63888:	cmp	r0, #0
   6388c:	beq	638a4 <fputs@plt+0x524bc>
   63890:	mov	r1, r0
   63894:	mov	r7, #0
   63898:	ldr	r5, [sp, #52]	; 0x34
   6389c:	mov	r6, r0
   638a0:	b	635ec <fputs@plt+0x52204>
   638a4:	str	r9, [sp, #40]	; 0x28
   638a8:	mov	r9, #0
   638ac:	ldr	r4, [sp, #56]	; 0x38
   638b0:	str	r9, [r4, #48]	; 0x30
   638b4:	ldr	r0, [r4, #56]	; 0x38
   638b8:	str	r0, [sp, #44]	; 0x2c
   638bc:	str	r9, [r4, #56]	; 0x38
   638c0:	ldr	r0, [r4, #60]	; 0x3c
   638c4:	str	r0, [sp, #36]	; 0x24
   638c8:	str	r9, [r4, #60]	; 0x3c
   638cc:	ldrb	r0, [r4, #4]
   638d0:	cmp	r0, #117	; 0x75
   638d4:	movweq	r6, #2
   638d8:	strb	r6, [sp, #60]	; 0x3c
   638dc:	ldr	r0, [r7, #472]	; 0x1d8
   638e0:	str	r0, [sp, #28]
   638e4:	add	r2, sp, #60	; 0x3c
   638e8:	str	r7, [sp, #48]	; 0x30
   638ec:	mov	r0, r7
   638f0:	mov	r1, r4
   638f4:	bl	4cf14 <fputs@plt+0x3bb2c>
   638f8:	mov	r6, r0
   638fc:	ldr	r1, [r4, #44]	; 0x2c
   63900:	ldr	r0, [sp, #52]	; 0x34
   63904:	bl	445f8 <fputs@plt+0x33210>
   63908:	str	r9, [r4, #44]	; 0x2c
   6390c:	ldr	r7, [r4, #48]	; 0x30
   63910:	str	r8, [r4, #48]	; 0x30
   63914:	ldrb	r0, [r4, #4]
   63918:	cmp	r0, #115	; 0x73
   6391c:	bne	63930 <fputs@plt+0x52548>
   63920:	ldrsh	r1, [r8, #6]
   63924:	ldrsh	r0, [r4, #6]
   63928:	bl	676f4 <fputs@plt+0x5630c>
   6392c:	strh	r0, [r4, #6]
   63930:	ldr	r1, [r4, #56]	; 0x38
   63934:	ldr	r0, [sp, #52]	; 0x34
   63938:	bl	4455c <fputs@plt+0x33174>
   6393c:	ldr	r0, [sp, #44]	; 0x2c
   63940:	str	r0, [r4, #56]	; 0x38
   63944:	ldr	r0, [sp, #36]	; 0x24
   63948:	str	r0, [r4, #60]	; 0x3c
   6394c:	str	r9, [r4, #12]
   63950:	str	r9, [r4, #16]
   63954:	ldrb	r0, [fp, #-48]	; 0xffffffd0
   63958:	cmp	r0, #1
   6395c:	ldr	r9, [sp, #40]	; 0x28
   63960:	beq	63a64 <fputs@plt+0x5267c>
   63964:	str	r6, [sp, #44]	; 0x2c
   63968:	str	r7, [sp, #36]	; 0x24
   6396c:	cmp	r0, #9
   63970:	bne	63998 <fputs@plt+0x525b0>
   63974:	mov	r1, r4
   63978:	mov	r0, r1
   6397c:	ldr	r1, [r1, #48]	; 0x30
   63980:	cmp	r1, #0
   63984:	bne	63978 <fputs@plt+0x52590>
   63988:	ldr	r2, [r0]
   6398c:	ldr	r1, [r0, #28]
   63990:	ldr	r0, [sp, #48]	; 0x30
   63994:	bl	664d8 <fputs@plt+0x550f0>
   63998:	mov	r0, sl
   6399c:	bl	587d4 <fputs@plt+0x473ec>
   639a0:	mov	r8, r4
   639a4:	mov	r4, r0
   639a8:	mov	r0, sl
   639ac:	bl	587d4 <fputs@plt+0x473ec>
   639b0:	mov	r7, r0
   639b4:	ldr	r6, [sp, #48]	; 0x30
   639b8:	mov	r0, r6
   639bc:	mov	r1, r8
   639c0:	mov	r2, r4
   639c4:	bl	64038 <fputs@plt+0x52c50>
   639c8:	mov	r0, sl
   639cc:	mov	r1, #108	; 0x6c
   639d0:	mov	r2, r5
   639d4:	mov	r3, r4
   639d8:	bl	5722c <fputs@plt+0x45e44>
   639dc:	mov	r0, sl
   639e0:	bl	5b7a4 <fputs@plt+0x4a3bc>
   639e4:	str	r0, [sp, #24]
   639e8:	ldr	r2, [r8]
   639ec:	mov	r0, #0
   639f0:	str	r0, [sp]
   639f4:	str	r0, [sp, #4]
   639f8:	sub	r0, fp, #48	; 0x30
   639fc:	str	r0, [sp, #8]
   63a00:	str	r7, [sp, #12]
   63a04:	str	r4, [sp, #16]
   63a08:	mov	r0, r6
   63a0c:	mov	r1, r8
   63a10:	mov	r3, r5
   63a14:	bl	64bf0 <fputs@plt+0x53808>
   63a18:	mov	r0, sl
   63a1c:	mov	r1, r7
   63a20:	bl	58900 <fputs@plt+0x47518>
   63a24:	mov	r0, sl
   63a28:	mov	r1, #7
   63a2c:	mov	r2, r5
   63a30:	ldr	r3, [sp, #24]
   63a34:	bl	5722c <fputs@plt+0x45e44>
   63a38:	mov	r0, sl
   63a3c:	mov	r1, r4
   63a40:	mov	r4, r8
   63a44:	bl	58900 <fputs@plt+0x47518>
   63a48:	mov	r0, sl
   63a4c:	mov	r1, #61	; 0x3d
   63a50:	mov	r2, r5
   63a54:	mov	r3, #0
   63a58:	bl	5722c <fputs@plt+0x45e44>
   63a5c:	ldr	r7, [sp, #36]	; 0x24
   63a60:	ldr	r6, [sp, #44]	; 0x2c
   63a64:	ldr	r8, [sp, #48]	; 0x30
   63a68:	b	63dbc <fputs@plt+0x529d4>
   63a6c:	ldr	r5, [r7, #72]	; 0x48
   63a70:	add	r0, r5, #2
   63a74:	str	r0, [r7, #72]	; 0x48
   63a78:	mov	r0, sl
   63a7c:	mov	r1, #57	; 0x39
   63a80:	mov	r2, r5
   63a84:	mov	r3, #0
   63a88:	bl	5722c <fputs@plt+0x45e44>
   63a8c:	str	r0, [r4, #20]
   63a90:	mov	r0, r4
   63a94:	bl	600b4 <fputs@plt+0x4eccc>
   63a98:	ldr	r1, [r0, #8]
   63a9c:	orr	r1, r1, #16
   63aa0:	str	r1, [r0, #8]
   63aa4:	add	r6, sp, #60	; 0x3c
   63aa8:	mov	r0, r6
   63aac:	mov	r1, #1
   63ab0:	mov	r2, r5
   63ab4:	bl	5b700 <fputs@plt+0x4a318>
   63ab8:	ldr	r0, [r7, #472]	; 0x1d8
   63abc:	str	r0, [sp, #32]
   63ac0:	mov	r0, r7
   63ac4:	mov	r1, r8
   63ac8:	mov	r2, r6
   63acc:	bl	4cf14 <fputs@plt+0x3bb2c>
   63ad0:	cmp	r0, #0
   63ad4:	bne	63698 <fputs@plt+0x522b0>
   63ad8:	str	r9, [sp, #40]	; 0x28
   63adc:	str	r5, [sp, #24]
   63ae0:	add	r5, r5, #1
   63ae4:	mov	r6, #0
   63ae8:	mov	r0, sl
   63aec:	mov	r1, #57	; 0x39
   63af0:	mov	r2, r5
   63af4:	mov	r3, #0
   63af8:	bl	5722c <fputs@plt+0x45e44>
   63afc:	str	r6, [r4, #48]	; 0x30
   63b00:	str	r0, [r4, #24]
   63b04:	ldr	r9, [r4, #56]	; 0x38
   63b08:	ldr	r0, [r4, #60]	; 0x3c
   63b0c:	str	r0, [sp, #20]
   63b10:	str	r6, [r4, #56]	; 0x38
   63b14:	str	r6, [r4, #60]	; 0x3c
   63b18:	str	r5, [sp, #48]	; 0x30
   63b1c:	str	r5, [sp, #64]	; 0x40
   63b20:	ldr	r0, [r7, #472]	; 0x1d8
   63b24:	str	r0, [sp, #28]
   63b28:	add	r2, sp, #60	; 0x3c
   63b2c:	mov	r6, r7
   63b30:	mov	r0, r7
   63b34:	mov	r1, r4
   63b38:	bl	4cf14 <fputs@plt+0x3bb2c>
   63b3c:	str	r0, [sp, #44]	; 0x2c
   63b40:	ldr	r0, [r4, #48]	; 0x30
   63b44:	str	r0, [sp, #36]	; 0x24
   63b48:	str	r8, [r4, #48]	; 0x30
   63b4c:	ldrsh	r0, [r8, #6]
   63b50:	ldrsh	r1, [r4, #6]
   63b54:	cmp	r1, r0
   63b58:	strhgt	r0, [r4, #6]
   63b5c:	ldr	r1, [r4, #56]	; 0x38
   63b60:	ldr	r0, [sp, #52]	; 0x34
   63b64:	bl	4455c <fputs@plt+0x33174>
   63b68:	str	r9, [r4, #56]	; 0x38
   63b6c:	ldr	r0, [sp, #20]
   63b70:	str	r0, [r4, #60]	; 0x3c
   63b74:	ldrb	r0, [fp, #-48]	; 0xffffffd0
   63b78:	cmp	r0, #9
   63b7c:	bne	63ba4 <fputs@plt+0x527bc>
   63b80:	mov	r1, r4
   63b84:	mov	r0, r1
   63b88:	ldr	r1, [r1, #48]	; 0x30
   63b8c:	cmp	r1, #0
   63b90:	bne	63b84 <fputs@plt+0x5279c>
   63b94:	ldr	r2, [r0]
   63b98:	ldr	r1, [r0, #28]
   63b9c:	mov	r0, r6
   63ba0:	bl	664d8 <fputs@plt+0x550f0>
   63ba4:	mov	r0, sl
   63ba8:	bl	587d4 <fputs@plt+0x473ec>
   63bac:	mov	r9, r4
   63bb0:	mov	r4, r0
   63bb4:	mov	r0, sl
   63bb8:	bl	587d4 <fputs@plt+0x473ec>
   63bbc:	mov	r7, r0
   63bc0:	mov	r8, r6
   63bc4:	mov	r0, r6
   63bc8:	mov	r1, r9
   63bcc:	mov	r2, r4
   63bd0:	bl	64038 <fputs@plt+0x52c50>
   63bd4:	mov	r0, sl
   63bd8:	mov	r1, #108	; 0x6c
   63bdc:	ldr	r5, [sp, #24]
   63be0:	mov	r2, r5
   63be4:	mov	r3, r4
   63be8:	bl	5722c <fputs@plt+0x45e44>
   63bec:	mov	r0, r6
   63bf0:	bl	596e0 <fputs@plt+0x482f8>
   63bf4:	mov	r6, r0
   63bf8:	mov	r0, sl
   63bfc:	mov	r1, #101	; 0x65
   63c00:	mov	r2, r5
   63c04:	mov	r3, r6
   63c08:	bl	5722c <fputs@plt+0x45e44>
   63c0c:	str	r0, [sp, #20]
   63c10:	mov	r0, #0
   63c14:	str	r6, [sp]
   63c18:	str	r0, [sp, #4]
   63c1c:	mov	r0, sl
   63c20:	mov	r1, #68	; 0x44
   63c24:	ldr	r2, [sp, #48]	; 0x30
   63c28:	mov	r3, r7
   63c2c:	bl	1abac <fputs@plt+0x97c4>
   63c30:	mov	r0, r8
   63c34:	mov	r1, r6
   63c38:	bl	5971c <fputs@plt+0x48334>
   63c3c:	ldr	r2, [r9]
   63c40:	mov	r0, #0
   63c44:	str	r0, [sp]
   63c48:	str	r0, [sp, #4]
   63c4c:	sub	r0, fp, #48	; 0x30
   63c50:	str	r0, [sp, #8]
   63c54:	str	r7, [sp, #12]
   63c58:	str	r4, [sp, #16]
   63c5c:	mov	r0, r8
   63c60:	mov	r1, r9
   63c64:	mov	r3, r5
   63c68:	bl	64bf0 <fputs@plt+0x53808>
   63c6c:	mov	r0, sl
   63c70:	mov	r1, r7
   63c74:	bl	58900 <fputs@plt+0x47518>
   63c78:	mov	r0, sl
   63c7c:	mov	r1, #7
   63c80:	mov	r2, r5
   63c84:	ldr	r3, [sp, #20]
   63c88:	bl	5722c <fputs@plt+0x45e44>
   63c8c:	mov	r0, sl
   63c90:	mov	r1, r4
   63c94:	mov	r4, r9
   63c98:	bl	58900 <fputs@plt+0x47518>
   63c9c:	mov	r0, sl
   63ca0:	mov	r1, #61	; 0x3d
   63ca4:	ldr	r2, [sp, #48]	; 0x30
   63ca8:	mov	r3, #0
   63cac:	bl	5722c <fputs@plt+0x45e44>
   63cb0:	mov	r0, sl
   63cb4:	mov	r1, #61	; 0x3d
   63cb8:	mov	r2, r5
   63cbc:	mov	r3, #0
   63cc0:	bl	5722c <fputs@plt+0x45e44>
   63cc4:	ldr	r9, [sp, #40]	; 0x28
   63cc8:	ldr	r7, [sp, #36]	; 0x24
   63ccc:	b	63db8 <fputs@plt+0x529d0>
   63cd0:	mov	r0, #0
   63cd4:	mov	r6, #0
   63cd8:	str	r0, [r4, #48]	; 0x30
   63cdc:	ldr	r2, [r8, #12]
   63ce0:	str	r2, [r4, #12]
   63ce4:	ldr	r0, [r8, #16]
   63ce8:	str	r0, [r4, #16]
   63cec:	cmp	r2, #0
   63cf0:	beq	63d28 <fputs@plt+0x52940>
   63cf4:	mov	r0, sl
   63cf8:	mov	r1, #46	; 0x2e
   63cfc:	bl	587b0 <fputs@plt+0x473c8>
   63d00:	mov	r6, r0
   63d04:	ldr	r0, [r4, #16]
   63d08:	cmp	r0, #0
   63d0c:	beq	63d28 <fputs@plt+0x52940>
   63d10:	ldr	r2, [r4, #12]
   63d14:	str	r0, [sp]
   63d18:	add	r3, r0, #1
   63d1c:	mov	r0, sl
   63d20:	mov	r1, #139	; 0x8b
   63d24:	bl	46a3c <fputs@plt+0x35654>
   63d28:	ldr	r0, [r5, #472]	; 0x1d8
   63d2c:	str	r0, [sp, #28]
   63d30:	sub	r2, fp, #48	; 0x30
   63d34:	str	r5, [sp, #48]	; 0x30
   63d38:	mov	r0, r5
   63d3c:	mov	r1, r4
   63d40:	bl	4cf14 <fputs@plt+0x3bb2c>
   63d44:	str	r0, [sp, #44]	; 0x2c
   63d48:	ldr	r7, [r4, #48]	; 0x30
   63d4c:	str	r8, [r4, #48]	; 0x30
   63d50:	ldrsh	r0, [r4, #6]
   63d54:	ldrsh	r1, [r8, #6]
   63d58:	bl	676f4 <fputs@plt+0x5630c>
   63d5c:	strh	r0, [r4, #6]
   63d60:	ldr	r0, [r8, #56]	; 0x38
   63d64:	cmp	r0, #0
   63d68:	beq	63da4 <fputs@plt+0x529bc>
   63d6c:	add	r1, sp, #60	; 0x3c
   63d70:	bl	5b71c <fputs@plt+0x4a334>
   63d74:	cmp	r0, #0
   63d78:	beq	63da4 <fputs@plt+0x529bc>
   63d7c:	ldr	r0, [sp, #60]	; 0x3c
   63d80:	cmp	r0, #1
   63d84:	blt	63da4 <fputs@plt+0x529bc>
   63d88:	mov	r5, r4
   63d8c:	ldrsh	r4, [r4, #6]
   63d90:	asr	r1, r0, #31
   63d94:	bl	44150 <fputs@plt+0x32d68>
   63d98:	cmp	r4, r0
   63d9c:	mov	r4, r5
   63da0:	strhgt	r0, [r4, #6]
   63da4:	cmp	r6, #0
   63da8:	movne	r0, sl
   63dac:	movne	r1, r6
   63db0:	blne	568a8 <fputs@plt+0x454c0>
   63db4:	ldr	r8, [sp, #48]	; 0x30
   63db8:	ldr	r6, [sp, #44]	; 0x2c
   63dbc:	ldr	r2, [sp, #32]
   63dc0:	ldr	r3, [sp, #28]
   63dc4:	b	636cc <fputs@plt+0x522e4>
   63dc8:	cmp	r4, #0
   63dcc:	beq	63e34 <fputs@plt+0x52a4c>
   63dd0:	str	r4, [sp, #56]	; 0x38
   63dd4:	add	r7, r4, #20
   63dd8:	mov	r4, #0
   63ddc:	mvn	r9, #0
   63de0:	ldr	r6, [r7, r4, lsl #2]
   63de4:	cmp	r6, #0
   63de8:	bmi	63e28 <fputs@plt+0x52a40>
   63dec:	mov	r0, sl
   63df0:	mov	r1, r6
   63df4:	mov	r2, r8
   63df8:	bl	56b24 <fputs@plt+0x4573c>
   63dfc:	mov	r0, r5
   63e00:	bl	62260 <fputs@plt+0x50e78>
   63e04:	mov	r0, sl
   63e08:	mov	r1, r6
   63e0c:	mov	r2, r5
   63e10:	mvn	r3, #5
   63e14:	bl	1ad6c <fputs@plt+0x9984>
   63e18:	str	r9, [r7, r4, lsl #2]
   63e1c:	add	r4, r4, #1
   63e20:	cmp	r4, #2
   63e24:	bne	63de0 <fputs@plt+0x529f8>
   63e28:	ldr	r4, [sp, #56]	; 0x38
   63e2c:	ldr	r4, [r4, #48]	; 0x30
   63e30:	b	63dc8 <fputs@plt+0x529e0>
   63e34:	mov	r0, r5
   63e38:	bl	2f8f4 <fputs@plt+0x1e50c>
   63e3c:	ldr	r9, [sp, #40]	; 0x28
   63e40:	ldr	r5, [sp, #52]	; 0x34
   63e44:	ldr	r7, [sp, #36]	; 0x24
   63e48:	ldr	r6, [sp, #44]	; 0x2c
   63e4c:	b	635ec <fputs@plt+0x52204>
   63e50:	push	{fp, lr}
   63e54:	mov	fp, sp
   63e58:	sub	sp, sp, #8
   63e5c:	mov	r1, #0
   63e60:	str	r1, [sp, #4]
   63e64:	add	r1, sp, #4
   63e68:	bl	6124c <fputs@plt+0x4fe64>
   63e6c:	ldr	r0, [sp, #4]
   63e70:	mov	sp, fp
   63e74:	pop	{fp, pc}
   63e78:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   63e7c:	add	fp, sp, #24
   63e80:	mov	r8, #0
   63e84:	cmp	r2, #0
   63e88:	beq	63f64 <fputs@plt+0x52b7c>
   63e8c:	mov	r7, r1
   63e90:	mov	r6, r0
   63e94:	ldrh	r0, [r1, #8]
   63e98:	movw	r1, #8200	; 0x2008
   63e9c:	tst	r0, r1
   63ea0:	bne	63f64 <fputs@plt+0x52b7c>
   63ea4:	ldr	r0, [r7, #56]	; 0x38
   63ea8:	cmp	r0, #0
   63eac:	bne	63f64 <fputs@plt+0x52b7c>
   63eb0:	mov	r9, r3
   63eb4:	mov	r5, r2
   63eb8:	ldrb	r0, [r2]
   63ebc:	mov	r8, #0
   63ec0:	mov	r4, #0
   63ec4:	cmp	r0, #72	; 0x48
   63ec8:	bne	63ef4 <fputs@plt+0x52b0c>
   63ecc:	ldr	r2, [r5, #16]
   63ed0:	mov	r0, r6
   63ed4:	mov	r1, r7
   63ed8:	mov	r3, r9
   63edc:	bl	63e78 <fputs@plt+0x52a90>
   63ee0:	add	r4, r0, r4
   63ee4:	ldr	r5, [r5, #12]
   63ee8:	ldrb	r0, [r5]
   63eec:	cmp	r0, #72	; 0x48
   63ef0:	beq	63ecc <fputs@plt+0x52ae4>
   63ef4:	ldrb	r0, [r5, #4]
   63ef8:	tst	r0, #1
   63efc:	bne	63f64 <fputs@plt+0x52b7c>
   63f00:	mov	r0, r5
   63f04:	mov	r1, r9
   63f08:	bl	67ce4 <fputs@plt+0x568fc>
   63f0c:	cmp	r0, #0
   63f10:	beq	63f6c <fputs@plt+0x52b84>
   63f14:	add	r8, r4, #1
   63f18:	cmp	r7, #0
   63f1c:	beq	63f64 <fputs@plt+0x52b7c>
   63f20:	mov	r0, r6
   63f24:	mov	r1, r5
   63f28:	mov	r2, #0
   63f2c:	bl	5ab94 <fputs@plt+0x497ac>
   63f30:	mov	r1, r0
   63f34:	ldr	r3, [r7]
   63f38:	mov	r0, r6
   63f3c:	mov	r2, r9
   63f40:	bl	66980 <fputs@plt+0x55598>
   63f44:	mov	r2, r0
   63f48:	ldr	r1, [r7, #32]
   63f4c:	mov	r0, r6
   63f50:	bl	60f54 <fputs@plt+0x4fb6c>
   63f54:	str	r0, [r7, #32]
   63f58:	ldr	r7, [r7, #48]	; 0x30
   63f5c:	cmp	r7, #0
   63f60:	bne	63f20 <fputs@plt+0x52b38>
   63f64:	mov	r0, r8
   63f68:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   63f6c:	mov	r0, r4
   63f70:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   63f74:	mov	r1, #0
   63f78:	str	r1, [r0, #60]	; 0x3c
   63f7c:	strb	r1, [r0, #19]
   63f80:	bx	lr
   63f84:	push	{r4, sl, fp, lr}
   63f88:	add	fp, sp, #8
   63f8c:	mov	r4, r2
   63f90:	bl	56b3c <fputs@plt+0x45754>
   63f94:	str	r4, [r0, #4]
   63f98:	pop	{r4, sl, fp, pc}
   63f9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63fa0:	add	fp, sp, #28
   63fa4:	sub	sp, sp, #4
   63fa8:	mov	r5, r2
   63fac:	mov	r4, r1
   63fb0:	mov	r8, r0
   63fb4:	ldr	r7, [r1]
   63fb8:	sub	r1, r7, r2
   63fbc:	ldr	sl, [r0]
   63fc0:	add	r2, r3, #1
   63fc4:	mov	r0, sl
   63fc8:	bl	56e34 <fputs@plt+0x45a4c>
   63fcc:	mov	r6, r0
   63fd0:	cmp	r0, #0
   63fd4:	beq	6402c <fputs@plt+0x52c44>
   63fd8:	cmp	r7, r5
   63fdc:	ble	6402c <fputs@plt+0x52c44>
   63fe0:	sub	r9, r5, r7
   63fe4:	ldr	r0, [r4, #4]
   63fe8:	add	r1, r5, r5, lsl #2
   63fec:	add	r5, r0, r1, lsl #2
   63ff0:	add	r4, r6, #20
   63ff4:	mov	r7, #0
   63ff8:	ldr	r1, [r5]
   63ffc:	mov	r0, r8
   64000:	bl	58934 <fputs@plt+0x4754c>
   64004:	cmp	r0, #0
   64008:	ldreq	r0, [sl, #8]
   6400c:	str	r0, [r4, -r7, lsl #2]
   64010:	ldr	r0, [r6, #16]
   64014:	ldrb	r1, [r5, #12]
   64018:	strb	r1, [r0, -r7]
   6401c:	add	r5, r5, #20
   64020:	sub	r7, r7, #1
   64024:	cmp	r9, r7
   64028:	bne	63ff8 <fputs@plt+0x52c10>
   6402c:	mov	r0, r6
   64030:	sub	sp, fp, #28
   64034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64038:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6403c:	add	fp, sp, #24
   64040:	sub	sp, sp, #8
   64044:	mov	r5, r0
   64048:	ldr	r0, [r1, #12]
   6404c:	cmp	r0, #0
   64050:	beq	6405c <fputs@plt+0x52c74>
   64054:	sub	sp, fp, #24
   64058:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6405c:	mov	r7, r2
   64060:	mov	r6, r1
   64064:	mov	r0, r5
   64068:	bl	659e0 <fputs@plt+0x545f8>
   6406c:	ldr	r0, [r6, #56]	; 0x38
   64070:	cmp	r0, #0
   64074:	beq	64054 <fputs@plt+0x52c6c>
   64078:	ldr	r0, [r5, #76]	; 0x4c
   6407c:	add	r9, r0, #1
   64080:	str	r9, [r5, #76]	; 0x4c
   64084:	str	r9, [r6, #12]
   64088:	mov	r0, r5
   6408c:	bl	567e0 <fputs@plt+0x453f8>
   64090:	mov	r8, r0
   64094:	ldr	r0, [r6, #56]	; 0x38
   64098:	add	r1, sp, #4
   6409c:	bl	5b71c <fputs@plt+0x4a334>
   640a0:	cmp	r0, #0
   640a4:	beq	640f8 <fputs@plt+0x52d10>
   640a8:	ldr	r4, [sp, #4]
   640ac:	mov	r0, r8
   640b0:	mov	r1, #22
   640b4:	mov	r2, r4
   640b8:	mov	r3, r9
   640bc:	bl	5722c <fputs@plt+0x45e44>
   640c0:	cmp	r4, #0
   640c4:	beq	64130 <fputs@plt+0x52d48>
   640c8:	bmi	6413c <fputs@plt+0x52d54>
   640cc:	ldrsh	r7, [r6, #6]
   640d0:	asr	r1, r4, #31
   640d4:	mov	r0, r4
   640d8:	bl	44150 <fputs@plt+0x32d68>
   640dc:	cmp	r7, r0
   640e0:	ble	6413c <fputs@plt+0x52d54>
   640e4:	strh	r0, [r6, #6]
   640e8:	ldr	r0, [r6, #8]
   640ec:	orr	r0, r0, #16384	; 0x4000
   640f0:	str	r0, [r6, #8]
   640f4:	b	6413c <fputs@plt+0x52d54>
   640f8:	ldr	r1, [r6, #56]	; 0x38
   640fc:	mov	r0, r5
   64100:	mov	r2, r9
   64104:	bl	56a30 <fputs@plt+0x45648>
   64108:	mov	r0, r8
   6410c:	mov	r1, #38	; 0x26
   64110:	mov	r2, r9
   64114:	bl	587b0 <fputs@plt+0x473c8>
   64118:	mov	r0, r8
   6411c:	mov	r1, #46	; 0x2e
   64120:	mov	r2, r9
   64124:	mov	r3, r7
   64128:	bl	5722c <fputs@plt+0x45e44>
   6412c:	b	6413c <fputs@plt+0x52d54>
   64130:	mov	r0, r8
   64134:	mov	r1, r7
   64138:	bl	56a9c <fputs@plt+0x456b4>
   6413c:	ldr	r1, [r6, #60]	; 0x3c
   64140:	cmp	r1, #0
   64144:	beq	64054 <fputs@plt+0x52c6c>
   64148:	ldr	r0, [r5, #76]	; 0x4c
   6414c:	add	r4, r0, #1
   64150:	str	r4, [r6, #16]
   64154:	add	r6, r0, #2
   64158:	str	r6, [r5, #76]	; 0x4c
   6415c:	mov	r0, r5
   64160:	mov	r2, r4
   64164:	bl	56a30 <fputs@plt+0x45648>
   64168:	mov	r0, r8
   6416c:	mov	r1, #38	; 0x26
   64170:	mov	r2, r4
   64174:	bl	587b0 <fputs@plt+0x473c8>
   64178:	str	r4, [sp]
   6417c:	mov	r0, r8
   64180:	mov	r1, #139	; 0x8b
   64184:	mov	r2, r9
   64188:	mov	r3, r6
   6418c:	bl	46a3c <fputs@plt+0x35654>
   64190:	sub	sp, fp, #24
   64194:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   64198:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6419c:	add	fp, sp, #28
   641a0:	sub	sp, sp, #92	; 0x5c
   641a4:	mov	r4, r1
   641a8:	ldr	r6, [r0, #8]
   641ac:	vmov.i32	q8, #0	; 0x00000000
   641b0:	str	r0, [fp, #-52]	; 0xffffffcc
   641b4:	ldr	r7, [r0]
   641b8:	sub	r0, fp, #48	; 0x30
   641bc:	vst1.64	{d16-d17}, [r0]!
   641c0:	mov	r9, #0
   641c4:	str	r9, [r0]
   641c8:	ldr	r5, [fp, #12]
   641cc:	cmp	r3, #0
   641d0:	beq	641e4 <fputs@plt+0x52dfc>
   641d4:	ldr	r0, [r3]
   641d8:	cmp	r0, #63	; 0x3f
   641dc:	movwgt	r3, #0
   641e0:	mov	r9, r3
   641e4:	str	r9, [fp, #-40]	; 0xffffffd8
   641e8:	movw	r0, #64511	; 0xfbff
   641ec:	ldrb	r1, [r7, #64]	; 0x40
   641f0:	tst	r1, #32
   641f4:	andne	r5, r5, r0
   641f8:	ldr	r8, [r4]
   641fc:	cmp	r8, #65	; 0x41
   64200:	blt	6421c <fputs@plt+0x52e34>
   64204:	movw	r1, #30408	; 0x76c8
   64208:	movt	r1, #8
   6420c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   64210:	mov	r2, #64	; 0x40
   64214:	bl	1aa38 <fputs@plt+0x9650>
   64218:	b	6451c <fputs@plt+0x53134>
   6421c:	str	r6, [fp, #-56]	; 0xffffffc8
   64220:	str	r2, [sp, #60]	; 0x3c
   64224:	ands	r0, r5, #64	; 0x40
   64228:	str	r0, [sp, #48]	; 0x30
   6422c:	movwne	r8, #1
   64230:	add	r0, r8, r8, lsl #2
   64234:	movw	r1, #743	; 0x2e7
   64238:	add	r0, r1, r0, lsl #4
   6423c:	bic	r6, r0, #7
   64240:	add	r2, r6, #72	; 0x48
   64244:	mov	r0, r7
   64248:	mov	r3, #0
   6424c:	bl	19774 <fputs@plt+0x838c>
   64250:	mov	sl, r0
   64254:	ldrb	r0, [r7, #69]	; 0x45
   64258:	cmp	r0, #0
   6425c:	beq	64270 <fputs@plt+0x52e88>
   64260:	mov	r0, r7
   64264:	mov	r1, sl
   64268:	bl	13ddc <fputs@plt+0x29f4>
   6426c:	b	6451c <fputs@plt+0x53134>
   64270:	str	r7, [sp, #56]	; 0x38
   64274:	ldr	r1, [fp, #8]
   64278:	mvn	r0, #0
   6427c:	str	r0, [sl, #60]	; 0x3c
   64280:	str	r0, [sl, #64]	; 0x40
   64284:	strb	r8, [sl, #43]	; 0x2b
   64288:	ldr	r7, [fp, #-52]	; 0xffffffcc
   6428c:	str	r7, [sl]
   64290:	str	r4, [sp, #52]	; 0x34
   64294:	stmib	sl, {r4, r9}
   64298:	str	r1, [sl, #12]
   6429c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   642a0:	bl	587d4 <fputs@plt+0x473ec>
   642a4:	str	r0, [sl, #52]	; 0x34
   642a8:	str	r0, [sl, #48]	; 0x30
   642ac:	str	r5, [sp, #32]
   642b0:	strh	r5, [sl, #36]	; 0x24
   642b4:	mov	r5, r7
   642b8:	ldr	r0, [fp, #16]
   642bc:	strh	r0, [sl, #34]	; 0x22
   642c0:	ldr	r0, [r7, #428]	; 0x1ac
   642c4:	str	r0, [sl, #56]	; 0x38
   642c8:	add	r0, sl, r6
   642cc:	str	r0, [fp, #-36]	; 0xffffffdc
   642d0:	add	r4, sl, #328	; 0x148
   642d4:	str	r4, [fp, #-44]	; 0xffffffd4
   642d8:	str	sl, [fp, #-48]	; 0xffffffd0
   642dc:	bl	67cf0 <fputs@plt+0x56908>
   642e0:	mov	r6, #0
   642e4:	mov	r0, sl
   642e8:	str	r6, [r0, #68]!	; 0x44
   642ec:	str	r0, [sp, #36]	; 0x24
   642f0:	mov	r0, r4
   642f4:	mov	r1, sl
   642f8:	bl	67d10 <fputs@plt+0x56928>
   642fc:	str	r4, [sp, #40]	; 0x28
   64300:	mov	r0, r4
   64304:	ldr	r1, [sp, #60]	; 0x3c
   64308:	mov	r2, #72	; 0x48
   6430c:	bl	67d34 <fputs@plt+0x5694c>
   64310:	ldr	r0, [fp, #-44]	; 0xffffffd4
   64314:	ldr	r1, [r0, #12]
   64318:	cmp	r1, #1
   6431c:	blt	64394 <fputs@plt+0x52fac>
   64320:	ldr	r4, [fp, #-44]	; 0xffffffd4
   64324:	mov	r7, #0
   64328:	cmp	r8, #0
   6432c:	bne	6437c <fputs@plt+0x52f94>
   64330:	ldr	r0, [r4, #20]
   64334:	ldr	r1, [r0, r6]
   64338:	ldr	r2, [sl, #52]	; 0x34
   6433c:	mov	r0, r5
   64340:	mov	r3, #16
   64344:	bl	5979c <fputs@plt+0x483b4>
   64348:	ldr	r0, [r4, #20]
   6434c:	add	r0, r0, r6
   64350:	ldrh	r1, [r0, #20]
   64354:	orr	r1, r1, #4
   64358:	strh	r1, [r0, #20]
   6435c:	add	r6, r6, #48	; 0x30
   64360:	add	r7, r7, #1
   64364:	ldr	r0, [r4, #12]
   64368:	cmp	r7, r0
   6436c:	mov	r0, r4
   64370:	bge	64394 <fputs@plt+0x52fac>
   64374:	cmp	r8, #0
   64378:	beq	64330 <fputs@plt+0x52f48>
   6437c:	ldr	r0, [r0, #20]
   64380:	ldr	r0, [r0, r6]
   64384:	bl	5a454 <fputs@plt+0x4906c>
   64388:	cmp	r0, #0
   6438c:	bne	64330 <fputs@plt+0x52f48>
   64390:	b	6435c <fputs@plt+0x52f74>
   64394:	cmp	r8, #0
   64398:	bne	643b8 <fputs@plt+0x52fd0>
   6439c:	cmp	r9, #0
   643a0:	ldrne	r0, [r9]
   643a4:	strbne	r0, [sl, #38]	; 0x26
   643a8:	ldr	r0, [sp, #32]
   643ac:	tst	r0, #1024	; 0x400
   643b0:	movne	r0, #1
   643b4:	strbne	r0, [sl, #42]	; 0x2a
   643b8:	str	r9, [sp, #28]
   643bc:	str	r8, [sp, #60]	; 0x3c
   643c0:	str	sl, [sp, #44]	; 0x2c
   643c4:	ldr	r8, [sp, #52]	; 0x34
   643c8:	ldr	r0, [r8]
   643cc:	cmp	r0, #1
   643d0:	ldr	sl, [sp, #40]	; 0x28
   643d4:	ldr	r9, [sp, #36]	; 0x24
   643d8:	blt	64418 <fputs@plt+0x53030>
   643dc:	add	r7, r8, #52	; 0x34
   643e0:	mov	r4, #0
   643e4:	mov	r6, r7
   643e8:	ldr	r1, [r6], #72	; 0x48
   643ec:	mov	r0, r9
   643f0:	bl	67da0 <fputs@plt+0x569b8>
   643f4:	sub	r1, r7, #44	; 0x2c
   643f8:	mov	r0, r5
   643fc:	mov	r2, sl
   64400:	bl	67db4 <fputs@plt+0x569cc>
   64404:	add	r4, r4, #1
   64408:	ldr	r0, [r8]
   6440c:	cmp	r4, r0
   64410:	mov	r7, r6
   64414:	blt	643e8 <fputs@plt+0x53000>
   64418:	mov	r0, r8
   6441c:	mov	r1, sl
   64420:	bl	67eec <fputs@plt+0x56b04>
   64424:	ldr	r0, [sp, #56]	; 0x38
   64428:	ldrb	r0, [r0, #69]	; 0x45
   6442c:	cmp	r0, #0
   64430:	ldr	r6, [sp, #44]	; 0x2c
   64434:	bne	644fc <fputs@plt+0x53114>
   64438:	mov	r2, sl
   6443c:	ldr	r0, [sp, #32]
   64440:	ands	sl, r0, #1024	; 0x400
   64444:	ldr	r4, [sp, #60]	; 0x3c
   64448:	bne	64458 <fputs@plt+0x53070>
   6444c:	cmp	r4, #1
   64450:	bne	644cc <fputs@plt+0x530e4>
   64454:	b	64480 <fputs@plt+0x53098>
   64458:	mov	r0, r5
   6445c:	ldr	r1, [sp, #52]	; 0x34
   64460:	ldr	r3, [fp, #8]
   64464:	bl	67f28 <fputs@plt+0x56b40>
   64468:	cmp	r0, #0
   6446c:	beq	644a4 <fputs@plt+0x530bc>
   64470:	mov	r0, #1
   64474:	strb	r0, [r6, #42]	; 0x2a
   64478:	cmp	r4, #1
   6447c:	bne	644cc <fputs@plt+0x530e4>
   64480:	sub	r0, fp, #48	; 0x30
   64484:	bl	6808c <fputs@plt+0x56ca4>
   64488:	cmp	r0, #0
   6448c:	beq	644cc <fputs@plt+0x530e4>
   64490:	ldr	r0, [r6, #8]
   64494:	cmp	r0, #0
   64498:	ldr	r5, [fp, #-52]	; 0xffffffcc
   6449c:	bne	6457c <fputs@plt+0x53194>
   644a0:	b	64564 <fputs@plt+0x5317c>
   644a4:	ldr	r0, [sp, #28]
   644a8:	cmp	r0, #0
   644ac:	bne	6444c <fputs@plt+0x53064>
   644b0:	ldr	r0, [fp, #8]
   644b4:	str	r0, [r6, #8]
   644b8:	ldrh	r0, [r6, #36]	; 0x24
   644bc:	orr	r0, r0, #512	; 0x200
   644c0:	strh	r0, [r6, #36]	; 0x24
   644c4:	cmp	r4, #1
   644c8:	beq	64480 <fputs@plt+0x53098>
   644cc:	sub	r0, fp, #48	; 0x30
   644d0:	bl	682a4 <fputs@plt+0x56ebc>
   644d4:	cmp	r0, #0
   644d8:	ldr	r5, [fp, #-52]	; 0xffffffcc
   644dc:	bne	644fc <fputs@plt+0x53114>
   644e0:	mov	r0, r6
   644e4:	mov	r1, #0
   644e8:	bl	684d8 <fputs@plt+0x570f0>
   644ec:	ldr	r0, [sp, #56]	; 0x38
   644f0:	ldrb	r0, [r0, #69]	; 0x45
   644f4:	cmp	r0, #0
   644f8:	beq	6452c <fputs@plt+0x53144>
   644fc:	cmp	r6, #0
   64500:	beq	6451c <fputs@plt+0x53134>
   64504:	ldr	r0, [r6, #56]	; 0x38
   64508:	ldr	r1, [fp, #-52]	; 0xffffffcc
   6450c:	str	r0, [r1, #428]	; 0x1ac
   64510:	ldr	r0, [sp, #56]	; 0x38
   64514:	mov	r1, r6
   64518:	bl	6b0b4 <fputs@plt+0x59ccc>
   6451c:	mov	r6, #0
   64520:	mov	r0, r6
   64524:	sub	sp, fp, #28
   64528:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6452c:	ldr	r0, [r6, #8]
   64530:	cmp	r0, #0
   64534:	ldr	r4, [sp, #60]	; 0x3c
   64538:	beq	64564 <fputs@plt+0x5317c>
   6453c:	ldrh	r0, [r6, #32]
   64540:	add	r0, r0, #1
   64544:	sxth	r1, r0
   64548:	mov	r0, r6
   6454c:	bl	684d8 <fputs@plt+0x570f0>
   64550:	ldr	r0, [sp, #56]	; 0x38
   64554:	ldrb	r0, [r0, #69]	; 0x45
   64558:	cmp	r0, #0
   6455c:	bne	64504 <fputs@plt+0x5311c>
   64560:	b	64490 <fputs@plt+0x530a8>
   64564:	ldr	r0, [sp, #56]	; 0x38
   64568:	ldrb	r0, [r0, #26]
   6456c:	tst	r0, #2
   64570:	mvnne	r0, #0
   64574:	strne	r0, [r6, #24]
   64578:	strne	r0, [r6, #28]
   6457c:	ldr	r0, [r5, #68]	; 0x44
   64580:	cmp	r0, #0
   64584:	bne	64504 <fputs@plt+0x5311c>
   64588:	ldr	r0, [sp, #56]	; 0x38
   6458c:	ldrb	r0, [r0, #69]	; 0x45
   64590:	cmp	r0, #0
   64594:	bne	64504 <fputs@plt+0x5311c>
   64598:	ldr	r0, [fp, #8]
   6459c:	cmp	r0, #0
   645a0:	beq	646f0 <fputs@plt+0x53308>
   645a4:	ldrb	r0, [r6, #43]	; 0x2b
   645a8:	cmp	r0, #2
   645ac:	bcc	646f0 <fputs@plt+0x53308>
   645b0:	ldr	r0, [sp, #56]	; 0x38
   645b4:	ldrb	r0, [r0, #65]	; 0x41
   645b8:	tst	r0, #4
   645bc:	bne	646f0 <fputs@plt+0x53308>
   645c0:	ldr	r5, [sp, #36]	; 0x24
   645c4:	mov	r0, r5
   645c8:	ldr	r1, [fp, #8]
   645cc:	bl	68cf8 <fputs@plt+0x57910>
   645d0:	mov	r8, r0
   645d4:	mov	r7, r1
   645d8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   645dc:	cmp	r1, #0
   645e0:	beq	645f4 <fputs@plt+0x5320c>
   645e4:	mov	r0, r5
   645e8:	bl	68cf8 <fputs@plt+0x57910>
   645ec:	orr	r7, r1, r7
   645f0:	orr	r8, r0, r8
   645f4:	ldrb	r2, [r6, #43]	; 0x2b
   645f8:	cmp	r2, #2
   645fc:	bcc	646f0 <fputs@plt+0x53308>
   64600:	str	r7, [sp, #28]
   64604:	str	r8, [sp, #36]	; 0x24
   64608:	add	r0, r6, #736	; 0x2e0
   6460c:	str	r0, [sp, #60]	; 0x3c
   64610:	ldr	lr, [r6, #4]
   64614:	ldr	r9, [fp, #-44]	; 0xffffffd4
   64618:	b	64638 <fputs@plt+0x53250>
   6461c:	sub	r2, r2, #1
   64620:	strb	r2, [r6, #43]	; 0x2b
   64624:	mov	r4, ip
   64628:	sub	r4, ip, #1
   6462c:	uxtb	r0, r2
   64630:	cmp	r0, #1
   64634:	bls	646f0 <fputs@plt+0x53308>
   64638:	uxtb	r1, r2
   6463c:	lsl	r1, r1, #2
   64640:	uxtab	r1, r1, r2
   64644:	ldr	r0, [sp, #60]	; 0x3c
   64648:	add	r1, r0, r1, lsl #4
   6464c:	ldr	r1, [r1, #-16]
   64650:	ldrb	r7, [r1, #16]
   64654:	add	r7, r7, r7, lsl #3
   64658:	add	r7, lr, r7, lsl #3
   6465c:	ldrb	r7, [r7, #44]	; 0x2c
   64660:	tst	r7, #8
   64664:	beq	646f0 <fputs@plt+0x53308>
   64668:	mov	ip, r4
   6466c:	cmp	sl, #0
   64670:	bne	64680 <fputs@plt+0x53298>
   64674:	ldrb	r7, [r1, #37]	; 0x25
   64678:	tst	r7, #16
   6467c:	beq	646ec <fputs@plt+0x53304>
   64680:	ldr	r8, [r1, #8]
   64684:	ldr	r7, [r1, #12]
   64688:	ldr	r0, [sp, #28]
   6468c:	and	r1, r7, r0
   64690:	ldr	r0, [sp, #36]	; 0x24
   64694:	and	r5, r8, r0
   64698:	orrs	r1, r5, r1
   6469c:	bne	646ec <fputs@plt+0x53304>
   646a0:	ldr	r1, [r9, #12]
   646a4:	cmp	r1, #1
   646a8:	blt	6461c <fputs@plt+0x53234>
   646ac:	ldr	r5, [r9, #20]
   646b0:	add	r1, r1, r1, lsl #1
   646b4:	add	r3, r5, r1, lsl #4
   646b8:	b	646c8 <fputs@plt+0x532e0>
   646bc:	add	r5, r5, #48	; 0x30
   646c0:	cmp	r5, r3
   646c4:	bcs	6461c <fputs@plt+0x53234>
   646c8:	ldrd	r0, [r5, #40]	; 0x28
   646cc:	and	r1, r1, r7
   646d0:	and	r0, r0, r8
   646d4:	orrs	r0, r0, r1
   646d8:	beq	646bc <fputs@plt+0x532d4>
   646dc:	ldr	r0, [r5]
   646e0:	ldrb	r0, [r0, #4]
   646e4:	tst	r0, #1
   646e8:	bne	646bc <fputs@plt+0x532d4>
   646ec:	mov	r4, ip
   646f0:	str	r4, [sp, #60]	; 0x3c
   646f4:	ldrsh	r0, [r6, #32]
   646f8:	ldr	r1, [r6]
   646fc:	ldr	r2, [r1, #428]	; 0x1ac
   64700:	add	r0, r2, r0
   64704:	str	r0, [r1, #428]	; 0x1ac
   64708:	mov	r0, #0
   6470c:	str	r0, [sp, #16]
   64710:	ldr	r0, [sp, #32]
   64714:	tst	r0, #4
   64718:	bne	64724 <fputs@plt+0x5333c>
   6471c:	ldr	r8, [sp, #56]	; 0x38
   64720:	b	64794 <fputs@plt+0x533ac>
   64724:	ldr	r0, [r6, #800]	; 0x320
   64728:	ldr	r1, [r0, #36]	; 0x24
   6472c:	ands	r2, r1, #4096	; 0x1000
   64730:	ldr	r8, [sp, #56]	; 0x38
   64734:	bne	6474c <fputs@plt+0x53364>
   64738:	ldr	r3, [sp, #32]
   6473c:	tst	r3, #8192	; 0x2000
   64740:	beq	64794 <fputs@plt+0x533ac>
   64744:	ands	r3, r1, #1024	; 0x400
   64748:	bne	64794 <fputs@plt+0x533ac>
   6474c:	mov	r3, #2
   64750:	cmp	r2, #0
   64754:	movwne	r3, #1
   64758:	ldr	r2, [sp, #44]	; 0x2c
   6475c:	strb	r3, [r2, #40]	; 0x28
   64760:	tst	r1, #64	; 0x40
   64764:	beq	64794 <fputs@plt+0x533ac>
   64768:	ldr	r2, [sp, #52]	; 0x34
   6476c:	ldr	r2, [r2, #24]
   64770:	ldrb	r2, [r2, #42]	; 0x2a
   64774:	ands	r2, r2, #32
   64778:	bne	64794 <fputs@plt+0x533ac>
   6477c:	bic	r1, r1, #64	; 0x40
   64780:	str	r1, [r0, #36]	; 0x24
   64784:	mov	r0, #8
   64788:	ldr	r1, [sp, #32]
   6478c:	and	r0, r0, r1, lsr #10
   64790:	str	r0, [sp, #16]
   64794:	ldr	r0, [sp, #60]	; 0x3c
   64798:	cmp	r0, #1
   6479c:	ldr	r2, [sp, #48]	; 0x30
   647a0:	blt	64ae8 <fputs@plt+0x53700>
   647a4:	ldr	r0, [sp, #44]	; 0x2c
   647a8:	add	r4, r0, #736	; 0x2e0
   647ac:	mov	r0, #53	; 0x35
   647b0:	ldr	r1, [sp, #32]
   647b4:	tst	r1, #4096	; 0x1000
   647b8:	movweq	r0, #54	; 0x36
   647bc:	str	r0, [sp, #28]
   647c0:	clz	r0, r2
   647c4:	lsr	r2, r0, #5
   647c8:	ldr	r0, [fp, #16]
   647cc:	clz	r0, r0
   647d0:	lsr	r0, r0, #5
   647d4:	str	r2, [sp, #48]	; 0x30
   647d8:	orr	r0, r0, r2
   647dc:	str	r0, [sp, #24]
   647e0:	and	r0, r1, #16
   647e4:	str	r0, [sp, #20]
   647e8:	mov	sl, #0
   647ec:	b	64804 <fputs@plt+0x5341c>
   647f0:	add	r4, r4, #80	; 0x50
   647f4:	add	sl, sl, #1
   647f8:	ldr	r0, [sp, #60]	; 0x3c
   647fc:	cmp	sl, r0
   64800:	beq	64ae8 <fputs@plt+0x53700>
   64804:	ldrb	r0, [r4, #44]	; 0x2c
   64808:	add	r0, r0, r0, lsl #3
   6480c:	ldr	r1, [sp, #52]	; 0x34
   64810:	add	r7, r1, r0, lsl #3
   64814:	mov	r5, r7
   64818:	ldr	r6, [r5, #24]!
   6481c:	ldr	r1, [r6, #64]	; 0x40
   64820:	mov	r0, r8
   64824:	bl	1ab5c <fputs@plt+0x9774>
   64828:	mov	r3, r6
   6482c:	mov	r6, r0
   64830:	ldrb	r0, [r3, #42]	; 0x2a
   64834:	ldr	r9, [r4, #64]	; 0x40
   64838:	tst	r0, #2
   6483c:	bne	648dc <fputs@plt+0x534f4>
   64840:	ldr	r1, [r3, #12]
   64844:	cmp	r1, #0
   64848:	bne	648dc <fputs@plt+0x534f4>
   6484c:	ldr	r1, [r9, #36]	; 0x24
   64850:	tst	r1, #1024	; 0x400
   64854:	bne	64898 <fputs@plt+0x534b0>
   64858:	tst	r0, #16
   6485c:	bne	648dc <fputs@plt+0x534f4>
   64860:	and	r0, r1, #64	; 0x40
   64864:	ldr	r1, [sp, #20]
   64868:	orrs	r0, r0, r1
   6486c:	beq	64a34 <fputs@plt+0x5364c>
   64870:	ldr	r0, [r3]
   64874:	ldr	r2, [r3, #28]
   64878:	str	r0, [sp]
   6487c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   64880:	mov	r1, r6
   64884:	mov	r7, r3
   64888:	mov	r3, #0
   6488c:	bl	56c5c <fputs@plt+0x45874>
   64890:	mov	r3, r7
   64894:	b	648dc <fputs@plt+0x534f4>
   64898:	mov	r0, r8
   6489c:	mov	r1, r3
   648a0:	str	r6, [sp, #36]	; 0x24
   648a4:	mov	r6, r3
   648a8:	bl	461b8 <fputs@plt+0x34dd0>
   648ac:	ldr	r2, [r7, #52]	; 0x34
   648b0:	mov	r1, #0
   648b4:	str	r1, [sp]
   648b8:	str	r0, [sp, #4]
   648bc:	mvn	r0, #9
   648c0:	str	r0, [sp, #8]
   648c4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   648c8:	mov	r1, #152	; 0x98
   648cc:	mov	r3, #0
   648d0:	bl	568bc <fputs@plt+0x454d4>
   648d4:	mov	r3, r6
   648d8:	ldr	r6, [sp, #36]	; 0x24
   648dc:	ldrb	r0, [r9, #37]	; 0x25
   648e0:	tst	r0, #2
   648e4:	beq	64a1c <fputs@plt+0x53634>
   648e8:	ldr	r7, [r9, #28]
   648ec:	ldrb	r0, [r3, #42]	; 0x2a
   648f0:	tst	r0, #32
   648f4:	beq	6491c <fputs@plt+0x53534>
   648f8:	ldr	r0, [sp, #48]	; 0x30
   648fc:	eor	r0, r0, #1
   64900:	ldrb	r1, [r7, #55]	; 0x37
   64904:	and	r1, r1, #3
   64908:	sub	r1, r1, #2
   6490c:	clz	r1, r1
   64910:	lsr	r1, r1, #5
   64914:	tst	r1, r0
   64918:	bne	64a14 <fputs@plt+0x5362c>
   6491c:	ldr	r0, [sp, #44]	; 0x2c
   64920:	ldrb	r0, [r0, #40]	; 0x28
   64924:	cmp	r0, #0
   64928:	beq	6497c <fputs@plt+0x53594>
   6492c:	ldr	r0, [r5]
   64930:	ldr	r0, [r0, #8]
   64934:	cmp	r0, #0
   64938:	ldr	r2, [fp, #16]
   6493c:	ldr	r5, [fp, #-52]	; 0xffffffcc
   64940:	beq	64968 <fputs@plt+0x53580>
   64944:	cmp	r0, r7
   64948:	ldr	r2, [fp, #16]
   6494c:	beq	64968 <fputs@plt+0x53580>
   64950:	ldr	r2, [fp, #16]
   64954:	add	r2, r2, #1
   64958:	ldr	r0, [r0, #20]
   6495c:	cmp	r0, #0
   64960:	cmpne	r0, r7
   64964:	bne	64954 <fputs@plt+0x5356c>
   64968:	mov	r8, r9
   6496c:	ldr	r0, [sp, #44]	; 0x2c
   64970:	str	r2, [r0, #64]	; 0x40
   64974:	mov	r1, #55	; 0x37
   64978:	b	649a8 <fputs@plt+0x535c0>
   6497c:	mov	r8, r9
   64980:	ldr	r0, [sp, #24]
   64984:	cmp	r0, #0
   64988:	ldr	r2, [fp, #16]
   6498c:	ldr	r1, [sp, #28]
   64990:	ldr	r5, [fp, #-52]	; 0xffffffcc
   64994:	beq	649a8 <fputs@plt+0x535c0>
   64998:	ldr	r2, [r5, #72]	; 0x48
   6499c:	add	r0, r2, #1
   649a0:	str	r0, [r5, #72]	; 0x48
   649a4:	mov	r1, #54	; 0x36
   649a8:	str	r2, [r4, #8]
   649ac:	ldr	r3, [r7, #44]	; 0x2c
   649b0:	str	r6, [sp]
   649b4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   649b8:	mov	r9, r6
   649bc:	bl	46a3c <fputs@plt+0x35654>
   649c0:	mov	r0, r5
   649c4:	mov	r1, r7
   649c8:	bl	56d30 <fputs@plt+0x45948>
   649cc:	ldr	r0, [r8, #36]	; 0x24
   649d0:	tst	r0, #15
   649d4:	ldr	r8, [sp, #56]	; 0x38
   649d8:	beq	64a1c <fputs@plt+0x53634>
   649dc:	movw	r1, #32770	; 0x8002
   649e0:	ands	r0, r0, r1
   649e4:	bne	64a1c <fputs@plt+0x53634>
   649e8:	ldr	r0, [sp, #44]	; 0x2c
   649ec:	ldrb	r0, [r0, #36]	; 0x24
   649f0:	tst	r0, #1
   649f4:	bne	64a1c <fputs@plt+0x53634>
   649f8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   649fc:	mov	r1, #2
   64a00:	bl	1abf0 <fputs@plt+0x9808>
   64a04:	mov	r6, r9
   64a08:	cmp	r6, #0
   64a0c:	bpl	64a24 <fputs@plt+0x5363c>
   64a10:	b	647f0 <fputs@plt+0x53408>
   64a14:	ldr	r0, [r4, #4]
   64a18:	str	r0, [r4, #8]
   64a1c:	cmp	r6, #0
   64a20:	bmi	647f0 <fputs@plt+0x53408>
   64a24:	ldr	r0, [fp, #-52]	; 0xffffffcc
   64a28:	mov	r1, r6
   64a2c:	bl	5bce8 <fputs@plt+0x4a900>
   64a30:	b	647f0 <fputs@plt+0x53408>
   64a34:	ldr	r1, [sp, #44]	; 0x2c
   64a38:	ldrb	r0, [r1, #40]	; 0x28
   64a3c:	cmp	r0, #0
   64a40:	beq	64a54 <fputs@plt+0x5366c>
   64a44:	ldr	r0, [r7, #52]	; 0x34
   64a48:	str	r0, [r1, #60]	; 0x3c
   64a4c:	mov	r0, #55	; 0x37
   64a50:	b	64a58 <fputs@plt+0x53670>
   64a54:	mov	r0, #54	; 0x36
   64a58:	ldr	r1, [r7, #52]	; 0x34
   64a5c:	str	r0, [sp]
   64a60:	ldr	r0, [fp, #-52]	; 0xffffffcc
   64a64:	str	r6, [sp, #36]	; 0x24
   64a68:	mov	r2, r6
   64a6c:	str	r3, [sp, #12]
   64a70:	bl	56b74 <fputs@plt+0x4578c>
   64a74:	ldr	r0, [sp, #44]	; 0x2c
   64a78:	ldrb	r0, [r0, #40]	; 0x28
   64a7c:	cmp	r0, #0
   64a80:	bne	64ad0 <fputs@plt+0x536e8>
   64a84:	ldr	r0, [sp, #12]
   64a88:	ldrsh	r0, [r0, #34]	; 0x22
   64a8c:	cmp	r0, #63	; 0x3f
   64a90:	bgt	64ad0 <fputs@plt+0x536e8>
   64a94:	ldr	r0, [sp, #12]
   64a98:	ldrb	r0, [r0, #42]	; 0x2a
   64a9c:	tst	r0, #32
   64aa0:	bne	64ad0 <fputs@plt+0x536e8>
   64aa4:	ldrd	r0, [r7, #64]	; 0x40
   64aa8:	clz	r2, r0
   64aac:	add	r3, r2, #32
   64ab0:	cmp	r1, #0
   64ab4:	clzne	r3, r1
   64ab8:	orrs	r2, r0, r1
   64abc:	rsbne	r2, r3, #64	; 0x40
   64ac0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   64ac4:	mvn	r1, #0
   64ac8:	mvn	r3, #13
   64acc:	bl	1ad6c <fputs@plt+0x9984>
   64ad0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   64ad4:	ldr	r1, [sp, #16]
   64ad8:	bl	1abf0 <fputs@plt+0x9808>
   64adc:	ldr	r6, [sp, #36]	; 0x24
   64ae0:	ldr	r3, [sp, #12]
   64ae4:	b	648dc <fputs@plt+0x534f4>
   64ae8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   64aec:	bl	5b7a4 <fputs@plt+0x4a3bc>
   64af0:	ldr	r6, [sp, #44]	; 0x2c
   64af4:	str	r0, [r6, #44]	; 0x2c
   64af8:	ldrb	r0, [r8, #69]	; 0x45
   64afc:	cmp	r0, #0
   64b00:	ldr	r8, [sp, #60]	; 0x3c
   64b04:	bne	64504 <fputs@plt+0x5311c>
   64b08:	cmp	r8, #1
   64b0c:	blt	64520 <fputs@plt+0x53138>
   64b10:	add	r5, r6, #800	; 0x320
   64b14:	mvn	r9, #0
   64b18:	mov	r7, #0
   64b1c:	mvn	sl, #0
   64b20:	b	64b88 <fputs@plt+0x537a0>
   64b24:	ldrb	r0, [r5, #-20]	; 0xffffffec
   64b28:	str	r0, [sp]
   64b2c:	ldr	r0, [sp, #32]
   64b30:	str	r0, [sp, #4]
   64b34:	ldr	r0, [fp, #-52]	; 0xffffffcc
   64b38:	ldr	r1, [sp, #52]	; 0x34
   64b3c:	mov	r2, r4
   64b40:	mov	r3, r7
   64b44:	bl	69544 <fputs@plt+0x5815c>
   64b48:	ldr	r0, [fp, #-56]	; 0xffffffc8
   64b4c:	bl	5b7a4 <fputs@plt+0x4a3bc>
   64b50:	str	r0, [r5, #-32]	; 0xffffffe0
   64b54:	mov	r0, r6
   64b58:	mov	r1, r7
   64b5c:	mov	r2, r9
   64b60:	mov	r3, sl
   64b64:	bl	697fc <fputs@plt+0x58414>
   64b68:	mov	r9, r0
   64b6c:	mov	sl, r1
   64b70:	ldr	r0, [r5, #-40]	; 0xffffffd8
   64b74:	str	r0, [r6, #48]	; 0x30
   64b78:	add	r5, r5, #80	; 0x50
   64b7c:	add	r7, r7, #1
   64b80:	cmp	r8, r7
   64b84:	beq	64520 <fputs@plt+0x53138>
   64b88:	mov	r4, r5
   64b8c:	ldr	r0, [r4], #-64	; 0xffffffc0
   64b90:	ldrb	r0, [r0, #37]	; 0x25
   64b94:	tst	r0, #64	; 0x40
   64b98:	beq	64b24 <fputs@plt+0x5373c>
   64b9c:	ldrb	r0, [r5, #-20]	; 0xffffffec
   64ba0:	stm	sp, {r9, sl}
   64ba4:	str	r4, [sp, #8]
   64ba8:	add	r0, r0, r0, lsl #3
   64bac:	ldr	r1, [sp, #52]	; 0x34
   64bb0:	add	r0, r1, r0, lsl #3
   64bb4:	add	r2, r0, #8
   64bb8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   64bbc:	ldr	r1, [sp, #40]	; 0x28
   64bc0:	bl	68d64 <fputs@plt+0x5797c>
   64bc4:	ldr	r0, [sp, #56]	; 0x38
   64bc8:	ldrb	r0, [r0, #69]	; 0x45
   64bcc:	cmp	r0, #0
   64bd0:	beq	64b24 <fputs@plt+0x5373c>
   64bd4:	b	64504 <fputs@plt+0x5311c>
   64bd8:	ldrsh	r0, [r0, #32]
   64bdc:	bx	lr
   64be0:	ldrb	r0, [r0, #42]	; 0x2a
   64be4:	bx	lr
   64be8:	ldrsb	r0, [r0, #38]	; 0x26
   64bec:	bx	lr
   64bf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64bf4:	add	fp, sp, #28
   64bf8:	sub	sp, sp, #60	; 0x3c
   64bfc:	mov	r6, r3
   64c00:	str	r2, [fp, #-40]	; 0xffffffd8
   64c04:	mov	lr, r1
   64c08:	mov	sl, r0
   64c0c:	ldr	r5, [r0, #8]
   64c10:	ldr	r4, [fp, #16]
   64c14:	ldr	r0, [r4, #4]
   64c18:	str	r0, [sp, #24]
   64c1c:	ldrb	ip, [r4]
   64c20:	mov	r1, #0
   64c24:	ldr	r0, [fp, #24]
   64c28:	str	r0, [sp, #16]
   64c2c:	ldr	r0, [fp, #20]
   64c30:	str	r0, [sp, #44]	; 0x2c
   64c34:	ldr	r2, [fp, #12]
   64c38:	ldr	r0, [fp, #8]
   64c3c:	cmp	r2, #0
   64c40:	mov	r9, #0
   64c44:	ldrbne	r9, [r2, #1]
   64c48:	str	r2, [sp, #28]
   64c4c:	cmp	r0, #0
   64c50:	beq	64c60 <fputs@plt+0x53878>
   64c54:	ldr	r1, [r0]
   64c58:	cmp	r1, #0
   64c5c:	movne	r1, r0
   64c60:	cmp	r9, #0
   64c64:	str	r1, [sp, #40]	; 0x28
   64c68:	cmpeq	r1, #0
   64c6c:	bne	64c94 <fputs@plt+0x538ac>
   64c70:	ldr	r1, [lr, #16]
   64c74:	mov	r0, r5
   64c78:	ldr	r2, [sp, #44]	; 0x2c
   64c7c:	mov	r7, ip
   64c80:	mov	r8, lr
   64c84:	bl	67990 <fputs@plt+0x565a8>
   64c88:	mov	lr, r8
   64c8c:	mov	ip, r7
   64c90:	ldr	r1, [sp, #40]	; 0x28
   64c94:	str	r4, [sp, #32]
   64c98:	ldr	r0, [r4, #8]
   64c9c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   64ca0:	ldr	r8, [r2]
   64ca4:	cmp	r0, #0
   64ca8:	beq	64ccc <fputs@plt+0x538e4>
   64cac:	add	r2, r0, r8
   64cb0:	mov	r0, sl
   64cb4:	ldr	r1, [r0, #76]!	; 0x4c
   64cb8:	mov	r3, #0
   64cbc:	str	r3, [sp, #20]
   64cc0:	cmp	r2, r1
   64cc4:	bgt	64d20 <fputs@plt+0x53938>
   64cc8:	b	64d28 <fputs@plt+0x53940>
   64ccc:	cmp	r1, #0
   64cd0:	beq	64d04 <fputs@plt+0x5391c>
   64cd4:	ldrb	r0, [r1, #28]
   64cd8:	mov	r2, r1
   64cdc:	mov	r1, #1
   64ce0:	bic	r0, r1, r0
   64ce4:	ldr	r1, [r2]
   64ce8:	ldr	r1, [r1]
   64cec:	add	r1, r1, r0
   64cf0:	ldr	r0, [sl, #76]	; 0x4c
   64cf4:	str	r1, [sp, #20]
   64cf8:	add	r0, r1, r0
   64cfc:	str	r0, [sl, #76]	; 0x4c
   64d00:	b	64d0c <fputs@plt+0x53924>
   64d04:	mov	r0, #0
   64d08:	str	r0, [sp, #20]
   64d0c:	mov	r0, sl
   64d10:	ldr	r1, [r0, #76]!	; 0x4c
   64d14:	add	r2, r1, #1
   64d18:	ldr	r3, [sp, #32]
   64d1c:	str	r2, [r3, #8]
   64d20:	add	r1, r1, r8
   64d24:	str	r1, [r0]
   64d28:	mov	r4, lr
   64d2c:	ldr	r0, [sp, #32]
   64d30:	str	r8, [r0, #12]
   64d34:	ldr	r0, [r0, #8]
   64d38:	str	r0, [fp, #-32]	; 0xffffffe0
   64d3c:	cmp	r6, #0
   64d40:	str	sl, [fp, #-36]	; 0xffffffdc
   64d44:	str	ip, [sp, #36]	; 0x24
   64d48:	bmi	64d88 <fputs@plt+0x539a0>
   64d4c:	cmp	r8, #1
   64d50:	ldr	sl, [fp, #-32]	; 0xffffffe0
   64d54:	blt	64dc8 <fputs@plt+0x539e0>
   64d58:	mov	r7, #0
   64d5c:	add	r0, sl, r7
   64d60:	str	r0, [sp]
   64d64:	mov	r0, r5
   64d68:	mov	r1, #47	; 0x2f
   64d6c:	mov	r2, r6
   64d70:	mov	r3, r7
   64d74:	bl	46a3c <fputs@plt+0x35654>
   64d78:	add	r7, r7, #1
   64d7c:	cmp	r8, r7
   64d80:	bne	64d5c <fputs@plt+0x53974>
   64d84:	b	64dc8 <fputs@plt+0x539e0>
   64d88:	sub	r1, ip, #9
   64d8c:	mov	r0, #1
   64d90:	cmp	r1, #2
   64d94:	bcc	64db0 <fputs@plt+0x539c8>
   64d98:	cmp	ip, #3
   64d9c:	beq	64dc8 <fputs@plt+0x539e0>
   64da0:	ldr	r1, [sp, #36]	; 0x24
   64da4:	cmp	r1, #13
   64da8:	ldr	sl, [fp, #-36]	; 0xffffffdc
   64dac:	movne	r0, #0
   64db0:	str	r0, [sp]
   64db4:	mov	r0, sl
   64db8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   64dbc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   64dc0:	mov	r3, #0
   64dc4:	bl	58b38 <fputs@plt+0x47750>
   64dc8:	cmp	r9, #0
   64dcc:	ldr	r7, [fp, #-36]	; 0xffffffdc
   64dd0:	mov	sl, r4
   64dd4:	beq	64f4c <fputs@plt+0x53b64>
   64dd8:	ldr	r2, [sp, #28]
   64ddc:	ldrb	r0, [r2, #1]
   64de0:	cmp	r0, #1
   64de4:	beq	64ee0 <fputs@plt+0x53af8>
   64de8:	cmp	r0, #2
   64dec:	bne	64ef0 <fputs@plt+0x53b08>
   64df0:	str	sl, [sp, #12]
   64df4:	ldr	r6, [r7, #76]	; 0x4c
   64df8:	add	r0, r6, r8
   64dfc:	str	r0, [r7, #76]	; 0x4c
   64e00:	ldr	r1, [r2, #8]
   64e04:	mov	r0, r5
   64e08:	mov	r4, r2
   64e0c:	bl	56ac8 <fputs@plt+0x456e0>
   64e10:	ldr	r1, [r4, #8]
   64e14:	mov	r0, r5
   64e18:	bl	56b3c <fputs@plt+0x45754>
   64e1c:	add	r6, r6, #1
   64e20:	mov	r1, #1
   64e24:	stmib	r0, {r1, r6}
   64e28:	mov	r1, #25
   64e2c:	strb	r1, [r0]
   64e30:	mov	r0, r5
   64e34:	bl	5b7a4 <fputs@plt+0x4a3bc>
   64e38:	cmp	r8, #1
   64e3c:	blt	64f10 <fputs@plt+0x53b28>
   64e40:	add	r0, r0, r8
   64e44:	str	r0, [sp, #28]
   64e48:	sub	r4, r8, #1
   64e4c:	mov	r9, #0
   64e50:	mov	sl, #0
   64e54:	b	64ea0 <fputs@plt+0x53ab8>
   64e58:	str	r0, [sp]
   64e5c:	mov	r0, r5
   64e60:	mov	r1, #79	; 0x4f
   64e64:	ldr	r3, [sp, #44]	; 0x2c
   64e68:	bl	46a3c <fputs@plt+0x35654>
   64e6c:	mov	r0, r5
   64e70:	mvn	r1, #0
   64e74:	mov	r2, r7
   64e78:	mvn	r3, #3
   64e7c:	bl	1ad6c <fputs@plt+0x9984>
   64e80:	mov	r0, r5
   64e84:	mov	r1, #128	; 0x80
   64e88:	bl	1abf0 <fputs@plt+0x9808>
   64e8c:	add	r9, r9, #20
   64e90:	add	sl, sl, #1
   64e94:	cmp	r8, sl
   64e98:	ldr	r7, [fp, #-36]	; 0xffffffdc
   64e9c:	beq	64f10 <fputs@plt+0x53b28>
   64ea0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   64ea4:	ldr	r0, [r0, #4]
   64ea8:	ldr	r1, [r0, r9]
   64eac:	mov	r0, r7
   64eb0:	bl	58934 <fputs@plt+0x4754c>
   64eb4:	mov	r7, r0
   64eb8:	add	r0, r6, sl
   64ebc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   64ec0:	add	r2, r1, sl
   64ec4:	cmp	sl, r4
   64ec8:	bge	64e58 <fputs@plt+0x53a70>
   64ecc:	str	r0, [sp]
   64ed0:	mov	r0, r5
   64ed4:	mov	r1, #78	; 0x4e
   64ed8:	ldr	r3, [sp, #28]
   64edc:	b	64e68 <fputs@plt+0x53a80>
   64ee0:	ldr	r1, [r2, #8]
   64ee4:	mov	r0, r5
   64ee8:	bl	56ac8 <fputs@plt+0x456e0>
   64eec:	b	64f30 <fputs@plt+0x53b48>
   64ef0:	ldr	r1, [r2, #4]
   64ef4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   64ef8:	str	r0, [sp]
   64efc:	mov	r0, r7
   64f00:	ldr	r2, [sp, #44]	; 0x2c
   64f04:	mov	r3, r8
   64f08:	bl	7111c <fputs@plt+0x5fd34>
   64f0c:	b	64f30 <fputs@plt+0x53b48>
   64f10:	sub	r0, r8, #1
   64f14:	str	r0, [sp]
   64f18:	mov	r0, r5
   64f1c:	mov	r1, #30
   64f20:	ldr	r2, [fp, #-32]	; 0xffffffe0
   64f24:	mov	r3, r6
   64f28:	bl	46a3c <fputs@plt+0x35654>
   64f2c:	ldr	sl, [sp, #12]
   64f30:	ldr	r0, [sp, #40]	; 0x28
   64f34:	cmp	r0, #0
   64f38:	bne	64f4c <fputs@plt+0x53b64>
   64f3c:	ldr	r1, [sl, #16]
   64f40:	mov	r0, r5
   64f44:	ldr	r2, [sp, #44]	; 0x2c
   64f48:	bl	67990 <fputs@plt+0x565a8>
   64f4c:	ldr	r0, [sp, #36]	; 0x24
   64f50:	sub	r0, r0, #1
   64f54:	cmp	r0, #13
   64f58:	bhi	65354 <fputs@plt+0x53f6c>
   64f5c:	add	r1, pc, #0
   64f60:	ldr	pc, [r1, r0, lsl #2]
   64f64:	andeq	r5, r6, r8, lsl #3
   64f68:	ldrdeq	r5, [r6], -r0
   64f6c:	andeq	r5, r6, ip, ror #3
   64f70:	andeq	r5, r6, r4, asr r3
   64f74:	muleq	r6, ip, pc	; <UNPREDICTABLE>
   64f78:	muleq	r6, ip, pc	; <UNPREDICTABLE>
   64f7c:	andeq	r5, r6, ip, asr r0
   64f80:	andeq	r5, r6, ip, asr r0
   64f84:	andeq	r5, r6, r8, lsl #2
   64f88:	andeq	r5, r6, r4, lsl #4
   64f8c:	andeq	r5, r6, r4, lsl r2
   64f90:	muleq	r6, ip, pc	; <UNPREDICTABLE>
   64f94:	andeq	r5, r6, r8, lsl #2
   64f98:	muleq	r6, ip, pc	; <UNPREDICTABLE>
   64f9c:	ldr	r4, [sp, #20]
   64fa0:	add	r9, r4, #1
   64fa4:	mov	r0, r7
   64fa8:	mov	r1, r9
   64fac:	bl	58af8 <fputs@plt+0x47710>
   64fb0:	mov	r6, r0
   64fb4:	add	r4, r0, r4
   64fb8:	str	r4, [sp]
   64fbc:	mov	r0, r5
   64fc0:	mov	r1, #49	; 0x31
   64fc4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   64fc8:	mov	r3, r8
   64fcc:	bl	46a3c <fputs@plt+0x35654>
   64fd0:	ldr	r0, [sp, #36]	; 0x24
   64fd4:	cmp	r0, #6
   64fd8:	bne	65024 <fputs@plt+0x53c3c>
   64fdc:	mov	r0, r5
   64fe0:	bl	5b7a4 <fputs@plt+0x4a3bc>
   64fe4:	mov	r1, #0
   64fe8:	str	r6, [sp]
   64fec:	str	r1, [sp, #4]
   64ff0:	ldr	r1, [sp, #24]
   64ff4:	add	r7, r1, #1
   64ff8:	add	r3, r0, #4
   64ffc:	mov	r0, r5
   65000:	mov	r1, #69	; 0x45
   65004:	mov	r2, r7
   65008:	bl	1abac <fputs@plt+0x97c4>
   6500c:	mov	r0, r5
   65010:	mov	r1, #110	; 0x6e
   65014:	mov	r2, r7
   65018:	ldr	r7, [fp, #-36]	; 0xffffffdc
   6501c:	mov	r3, r6
   65020:	bl	5722c <fputs@plt+0x45e44>
   65024:	ldr	r1, [sp, #40]	; 0x28
   65028:	cmp	r1, #0
   6502c:	beq	65120 <fputs@plt+0x53d38>
   65030:	mov	r0, #1
   65034:	ldr	r2, [fp, #-32]	; 0xffffffe0
   65038:	str	r2, [sp]
   6503c:	str	r0, [sp, #4]
   65040:	ldr	r0, [sp, #20]
   65044:	str	r0, [sp, #8]
   65048:	mov	r0, r7
   6504c:	mov	r2, sl
   65050:	mov	r3, r4
   65054:	bl	711a4 <fputs@plt+0x5fdbc>
   65058:	b	65174 <fputs@plt+0x53d8c>
   6505c:	str	sl, [sp, #12]
   65060:	ldr	r0, [sp, #32]
   65064:	ldr	sl, [r0, #16]
   65068:	ldr	r9, [sl]
   6506c:	mov	r0, r7
   65070:	bl	596e0 <fputs@plt+0x482f8>
   65074:	str	r0, [sp, #44]	; 0x2c
   65078:	add	r1, r9, #2
   6507c:	mov	r0, r7
   65080:	str	r1, [fp, #-40]	; 0xffffffd8
   65084:	bl	58af8 <fputs@plt+0x47710>
   65088:	str	r0, [sp, #32]
   6508c:	add	r0, r0, r9
   65090:	str	r0, [sp, #28]
   65094:	add	r6, r0, #1
   65098:	ldr	r0, [sp, #36]	; 0x24
   6509c:	cmp	r0, #8
   650a0:	bne	65268 <fputs@plt+0x53e80>
   650a4:	ldr	r7, [fp, #-32]	; 0xffffffe0
   650a8:	stm	sp, {r7, r8}
   650ac:	ldr	r0, [sp, #24]
   650b0:	add	r4, r0, #1
   650b4:	mov	r0, r5
   650b8:	mov	r1, #69	; 0x45
   650bc:	mov	r2, r4
   650c0:	mov	r3, #0
   650c4:	bl	1abac <fputs@plt+0x97c4>
   650c8:	str	r0, [sp, #36]	; 0x24
   650cc:	str	r6, [sp]
   650d0:	mov	r0, r5
   650d4:	mov	r1, #49	; 0x31
   650d8:	mov	r2, r7
   650dc:	mov	r3, r8
   650e0:	bl	46a3c <fputs@plt+0x35654>
   650e4:	mov	r0, r5
   650e8:	mov	r1, #110	; 0x6e
   650ec:	mov	r2, r4
   650f0:	mov	r3, r6
   650f4:	bl	5722c <fputs@plt+0x45e44>
   650f8:	mov	r0, r5
   650fc:	mov	r1, #16
   65100:	bl	1abf0 <fputs@plt+0x9808>
   65104:	b	6528c <fputs@plt+0x53ea4>
   65108:	ldr	r1, [sp, #40]	; 0x28
   6510c:	cmp	r1, #0
   65110:	beq	6538c <fputs@plt+0x53fa4>
   65114:	ldr	r3, [fp, #-32]	; 0xffffffe0
   65118:	stm	sp, {r3, r8}
   6511c:	b	6524c <fputs@plt+0x53e64>
   65120:	mov	r0, r7
   65124:	bl	596e0 <fputs@plt+0x482f8>
   65128:	mov	r8, r0
   6512c:	mov	r0, r5
   65130:	mov	r1, #74	; 0x4a
   65134:	ldr	r4, [sp, #24]
   65138:	mov	r2, r4
   6513c:	mov	r3, r8
   65140:	bl	5722c <fputs@plt+0x45e44>
   65144:	str	r8, [sp]
   65148:	mov	r0, r5
   6514c:	mov	r1, #75	; 0x4b
   65150:	mov	r2, r4
   65154:	mov	r3, r6
   65158:	bl	46a3c <fputs@plt+0x35654>
   6515c:	mov	r0, r5
   65160:	mov	r1, #8
   65164:	bl	1abf0 <fputs@plt+0x9808>
   65168:	mov	r0, r7
   6516c:	mov	r1, r8
   65170:	bl	5971c <fputs@plt+0x48334>
   65174:	mov	r0, r7
   65178:	mov	r1, r6
   6517c:	mov	r2, r9
   65180:	bl	58e3c <fputs@plt+0x47a54>
   65184:	b	65354 <fputs@plt+0x53f6c>
   65188:	mov	r0, r7
   6518c:	bl	596e0 <fputs@plt+0x482f8>
   65190:	mov	r6, r0
   65194:	str	r0, [sp]
   65198:	mov	r0, r5
   6519c:	mov	r1, #49	; 0x31
   651a0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   651a4:	mov	r3, r8
   651a8:	bl	46a3c <fputs@plt+0x35654>
   651ac:	mov	r0, r5
   651b0:	mov	r1, #110	; 0x6e
   651b4:	ldr	r2, [sp, #24]
   651b8:	mov	r3, r6
   651bc:	bl	5722c <fputs@plt+0x45e44>
   651c0:	mov	r0, r7
   651c4:	mov	r1, r6
   651c8:	bl	5971c <fputs@plt+0x48334>
   651cc:	b	65354 <fputs@plt+0x53f6c>
   651d0:	str	r8, [sp]
   651d4:	mov	r0, r5
   651d8:	mov	r1, #111	; 0x6f
   651dc:	ldr	r2, [sp, #24]
   651e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   651e4:	bl	46a3c <fputs@plt+0x35654>
   651e8:	b	65354 <fputs@plt+0x53f6c>
   651ec:	mov	r0, r5
   651f0:	mov	r1, #22
   651f4:	mov	r2, #1
   651f8:	ldr	r3, [sp, #24]
   651fc:	bl	5722c <fputs@plt+0x45e44>
   65200:	b	65354 <fputs@plt+0x53f6c>
   65204:	ldr	r1, [sp, #40]	; 0x28
   65208:	cmp	r1, #0
   6520c:	bne	6523c <fputs@plt+0x53e54>
   65210:	b	65360 <fputs@plt+0x53f78>
   65214:	ldr	r4, [sp, #32]
   65218:	ldrb	r1, [r4, #1]!
   6521c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   65220:	ldr	r0, [r0, #4]
   65224:	ldr	r0, [r0]
   65228:	bl	5b618 <fputs@plt+0x4a230>
   6522c:	strb	r0, [r4]
   65230:	ldr	r1, [sp, #40]	; 0x28
   65234:	cmp	r1, #0
   65238:	beq	653b0 <fputs@plt+0x53fc8>
   6523c:	mov	r0, #1
   65240:	ldr	r3, [fp, #-32]	; 0xffffffe0
   65244:	str	r3, [sp]
   65248:	str	r0, [sp, #4]
   6524c:	ldr	r0, [sp, #20]
   65250:	str	r0, [sp, #8]
   65254:	mov	r0, r7
   65258:	mov	r2, sl
   6525c:	bl	711a4 <fputs@plt+0x5fdbc>
   65260:	sub	sp, fp, #28
   65264:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65268:	str	r6, [sp]
   6526c:	mov	r0, r5
   65270:	mov	r1, #49	; 0x31
   65274:	ldr	r7, [fp, #-32]	; 0xffffffe0
   65278:	mov	r2, r7
   6527c:	mov	r3, r8
   65280:	bl	46a3c <fputs@plt+0x35654>
   65284:	mov	r0, #0
   65288:	str	r0, [sp, #36]	; 0x24
   6528c:	cmp	r9, #1
   65290:	ldr	r8, [sp, #32]
   65294:	blt	652d4 <fputs@plt+0x53eec>
   65298:	sub	r6, r7, #1
   6529c:	mov	r7, #16
   652a0:	mov	r4, r8
   652a4:	ldr	r0, [sl, #4]
   652a8:	add	r0, r0, r7
   652ac:	ldrh	r0, [r0]
   652b0:	add	r2, r6, r0
   652b4:	mov	r0, r5
   652b8:	mov	r1, #31
   652bc:	mov	r3, r4
   652c0:	bl	5722c <fputs@plt+0x45e44>
   652c4:	add	r4, r4, #1
   652c8:	add	r7, r7, #20
   652cc:	subs	r9, r9, #1
   652d0:	bne	652a4 <fputs@plt+0x53ebc>
   652d4:	mov	r0, r5
   652d8:	mov	r1, #73	; 0x49
   652dc:	ldr	r4, [sp, #24]
   652e0:	mov	r2, r4
   652e4:	ldr	r3, [sp, #28]
   652e8:	bl	5722c <fputs@plt+0x45e44>
   652ec:	ldr	r7, [sp, #44]	; 0x2c
   652f0:	str	r7, [sp]
   652f4:	mov	r0, r5
   652f8:	mov	r1, #49	; 0x31
   652fc:	mov	r2, r8
   65300:	ldr	r6, [fp, #-40]	; 0xffffffd8
   65304:	mov	r3, r6
   65308:	bl	46a3c <fputs@plt+0x35654>
   6530c:	mov	r0, r5
   65310:	mov	r1, #110	; 0x6e
   65314:	mov	r2, r4
   65318:	mov	r3, r7
   6531c:	bl	5722c <fputs@plt+0x45e44>
   65320:	ldr	r1, [sp, #36]	; 0x24
   65324:	cmp	r1, #0
   65328:	movne	r0, r5
   6532c:	blne	568a8 <fputs@plt+0x454c0>
   65330:	ldr	r4, [fp, #-36]	; 0xffffffdc
   65334:	mov	r0, r4
   65338:	mov	r1, r7
   6533c:	bl	5971c <fputs@plt+0x48334>
   65340:	mov	r0, r4
   65344:	mov	r1, r8
   65348:	mov	r2, r6
   6534c:	bl	58e3c <fputs@plt+0x47a54>
   65350:	ldr	sl, [sp, #12]
   65354:	ldr	r0, [sp, #40]	; 0x28
   65358:	cmp	r0, #0
   6535c:	bne	65384 <fputs@plt+0x53f9c>
   65360:	ldr	r2, [sl, #12]
   65364:	cmp	r2, #0
   65368:	beq	65384 <fputs@plt+0x53f9c>
   6536c:	mov	r0, r5
   65370:	mov	r1, #141	; 0x8d
   65374:	ldr	r3, [sp, #16]
   65378:	sub	sp, fp, #28
   6537c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65380:	b	5722c <fputs@plt+0x45e44>
   65384:	sub	sp, fp, #28
   65388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6538c:	ldr	r0, [sp, #36]	; 0x24
   65390:	cmp	r0, #13
   65394:	bne	65418 <fputs@plt+0x54030>
   65398:	ldr	r0, [sp, #32]
   6539c:	ldr	r2, [r0, #4]
   653a0:	mov	r0, r5
   653a4:	mov	r1, #18
   653a8:	bl	587b0 <fputs@plt+0x473c8>
   653ac:	b	65360 <fputs@plt+0x53f78>
   653b0:	mov	r0, r7
   653b4:	bl	596e0 <fputs@plt+0x482f8>
   653b8:	mov	r6, r0
   653bc:	mov	r0, #1
   653c0:	str	r6, [sp]
   653c4:	str	r4, [sp, #4]
   653c8:	str	r0, [sp, #8]
   653cc:	mov	r0, r5
   653d0:	mov	r1, #49	; 0x31
   653d4:	ldr	r4, [fp, #-32]	; 0xffffffe0
   653d8:	mov	r2, r4
   653dc:	mov	r3, #1
   653e0:	bl	568bc <fputs@plt+0x454d4>
   653e4:	mov	r0, r7
   653e8:	mov	r1, r4
   653ec:	mov	r2, #1
   653f0:	bl	5861c <fputs@plt+0x47234>
   653f4:	mov	r0, r5
   653f8:	mov	r1, #110	; 0x6e
   653fc:	ldr	r2, [sp, #24]
   65400:	mov	r3, r6
   65404:	bl	5722c <fputs@plt+0x45e44>
   65408:	mov	r0, r7
   6540c:	mov	r1, r6
   65410:	bl	5971c <fputs@plt+0x48334>
   65414:	b	65360 <fputs@plt+0x53f78>
   65418:	mov	r0, r5
   6541c:	mov	r1, #33	; 0x21
   65420:	ldr	r4, [fp, #-32]	; 0xffffffe0
   65424:	mov	r2, r4
   65428:	mov	r3, r8
   6542c:	bl	5722c <fputs@plt+0x45e44>
   65430:	mov	r0, r7
   65434:	mov	r1, r4
   65438:	mov	r2, r8
   6543c:	bl	5861c <fputs@plt+0x47234>
   65440:	b	65360 <fputs@plt+0x53f78>
   65444:	ldr	r0, [r0, #48]	; 0x30
   65448:	bx	lr
   6544c:	ldr	r0, [r0, #52]	; 0x34
   65450:	bx	lr
   65454:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65458:	add	fp, sp, #28
   6545c:	sub	sp, sp, #28
   65460:	mov	r5, r0
   65464:	ldrd	r0, [r0]
   65468:	str	r1, [sp, #24]
   6546c:	ldr	r1, [r0]
   65470:	str	r1, [sp, #8]
   65474:	ldr	r6, [r0, #8]
   65478:	str	r0, [sp, #4]
   6547c:	bl	659e0 <fputs@plt+0x545f8>
   65480:	ldrb	r8, [r5, #43]	; 0x2b
   65484:	cmp	r8, #0
   65488:	str	r5, [sp, #20]
   6548c:	bne	654b8 <fputs@plt+0x540d0>
   65490:	b	65688 <fputs@plt+0x542a0>
   65494:	ldr	r1, [r7, #764]	; 0x2fc
   65498:	mov	r0, r6
   6549c:	bl	56a9c <fputs@plt+0x456b4>
   654a0:	mov	r0, r6
   654a4:	mov	r1, r5
   654a8:	bl	568a8 <fputs@plt+0x454c0>
   654ac:	cmp	r8, #0
   654b0:	ldr	r5, [sp, #20]
   654b4:	ble	65688 <fputs@plt+0x542a0>
   654b8:	sub	r8, r8, #1
   654bc:	add	r0, r8, r8, lsl #2
   654c0:	add	r7, r5, r0, lsl #4
   654c4:	ldr	r1, [r7, #760]	; 0x2f8
   654c8:	ldr	r9, [r7, #800]	; 0x320
   654cc:	mov	r0, r6
   654d0:	bl	58900 <fputs@plt+0x47518>
   654d4:	mov	sl, r7
   654d8:	ldrb	r1, [sl, #781]!	; 0x30d
   654dc:	cmp	r1, #160	; 0xa0
   654e0:	beq	65508 <fputs@plt+0x54120>
   654e4:	ldr	r2, [r7, #784]	; 0x310
   654e8:	ldr	r3, [r7, #788]	; 0x314
   654ec:	ldrb	r0, [r7, #782]	; 0x30e
   654f0:	str	r0, [sp]
   654f4:	mov	r0, r6
   654f8:	bl	46a3c <fputs@plt+0x35654>
   654fc:	ldrb	r1, [r7, #783]	; 0x30f
   65500:	mov	r0, r6
   65504:	bl	1abf0 <fputs@plt+0x9808>
   65508:	ldrb	r0, [r9, #37]	; 0x25
   6550c:	tst	r0, #8
   65510:	beq	6558c <fputs@plt+0x541a4>
   65514:	mov	r4, r7
   65518:	ldr	r0, [r4, #792]!	; 0x318
   6551c:	cmp	r0, #1
   65520:	blt	6558c <fputs@plt+0x541a4>
   65524:	ldr	r1, [r7, #752]	; 0x2f0
   65528:	mov	r0, r6
   6552c:	bl	58900 <fputs@plt+0x47518>
   65530:	ldr	r5, [r4]
   65534:	cmp	r5, #1
   65538:	blt	6558c <fputs@plt+0x541a4>
   6553c:	ldr	r0, [r7, #796]	; 0x31c
   65540:	add	r1, r5, r5, lsl #1
   65544:	add	r0, r0, r1, lsl #2
   65548:	sub	r4, r0, #4
   6554c:	ldr	r0, [r4, #-4]
   65550:	add	r1, r0, #1
   65554:	mov	r0, r6
   65558:	bl	568a8 <fputs@plt+0x454c0>
   6555c:	ldmdb	r4, {r2, r3}
   65560:	ldrb	r1, [r4]
   65564:	mov	r0, r6
   65568:	bl	5722c <fputs@plt+0x45e44>
   6556c:	ldr	r0, [r4, #-4]
   65570:	sub	r1, r0, #1
   65574:	mov	r0, r6
   65578:	bl	568a8 <fputs@plt+0x454c0>
   6557c:	sub	r4, r4, #12
   65580:	sub	r5, r5, #1
   65584:	cmp	r5, #0
   65588:	bgt	6554c <fputs@plt+0x54164>
   6558c:	ldr	r1, [r7, #748]	; 0x2ec
   65590:	mov	r0, r6
   65594:	bl	58900 <fputs@plt+0x47518>
   65598:	mov	r4, r7
   6559c:	ldr	r1, [r4, #756]!	; 0x2f4
   655a0:	cmp	r1, #0
   655a4:	beq	655cc <fputs@plt+0x541e4>
   655a8:	mov	r0, r6
   655ac:	bl	56a9c <fputs@plt+0x456b4>
   655b0:	ldr	r1, [r4]
   655b4:	mov	r0, r6
   655b8:	bl	568a8 <fputs@plt+0x454c0>
   655bc:	ldr	r0, [r4]
   655c0:	sub	r1, r0, #2
   655c4:	mov	r0, r6
   655c8:	bl	568a8 <fputs@plt+0x454c0>
   655cc:	ldr	r5, [r7, #776]	; 0x308
   655d0:	cmp	r5, #0
   655d4:	beq	65604 <fputs@plt+0x5421c>
   655d8:	sub	r1, r5, #1
   655dc:	mov	r0, r6
   655e0:	bl	56b3c <fputs@plt+0x45754>
   655e4:	ldr	r0, [r0, #4]
   655e8:	cmp	r0, #0
   655ec:	mov	r1, #141	; 0x8d
   655f0:	movweq	r1, #142	; 0x8e
   655f4:	ldr	r2, [r7, #772]	; 0x304
   655f8:	mov	r0, r6
   655fc:	mov	r3, r5
   65600:	bl	5722c <fputs@plt+0x45e44>
   65604:	ldr	r2, [r7, #736]	; 0x2e0
   65608:	cmp	r2, #0
   6560c:	beq	654ac <fputs@plt+0x540c4>
   65610:	mov	r0, r6
   65614:	mov	r1, #138	; 0x8a
   65618:	bl	587b0 <fputs@plt+0x473c8>
   6561c:	mov	r5, r0
   65620:	ldrb	r0, [r9, #36]	; 0x24
   65624:	tst	r0, #64	; 0x40
   65628:	bne	65648 <fputs@plt+0x54260>
   6562c:	add	r0, r8, r8, lsl #3
   65630:	ldr	r1, [sp, #24]
   65634:	add	r0, r1, r0, lsl #3
   65638:	ldr	r2, [r0, #52]	; 0x34
   6563c:	mov	r0, r6
   65640:	mov	r1, #104	; 0x68
   65644:	bl	587b0 <fputs@plt+0x473c8>
   65648:	ldrb	r0, [r9, #37]	; 0x25
   6564c:	tst	r0, #2
   65650:	beq	65664 <fputs@plt+0x5427c>
   65654:	ldr	r2, [r7, #744]	; 0x2e8
   65658:	mov	r0, r6
   6565c:	mov	r1, #104	; 0x68
   65660:	bl	587b0 <fputs@plt+0x473c8>
   65664:	ldrb	r0, [sl]
   65668:	cmp	r0, #15
   6566c:	bne	65494 <fputs@plt+0x540ac>
   65670:	ldr	r3, [r7, #764]	; 0x2fc
   65674:	ldr	r2, [r7, #784]	; 0x310
   65678:	mov	r0, r6
   6567c:	mov	r1, #14
   65680:	bl	5722c <fputs@plt+0x45e44>
   65684:	b	654a0 <fputs@plt+0x540b8>
   65688:	ldr	r1, [r5, #52]	; 0x34
   6568c:	mov	r0, r6
   65690:	bl	58900 <fputs@plt+0x47518>
   65694:	ldrb	r0, [r5, #43]	; 0x2b
   65698:	cmp	r0, #0
   6569c:	ldr	sl, [sp, #8]
   656a0:	beq	658bc <fputs@plt+0x544d4>
   656a4:	add	r8, r5, #736	; 0x2e0
   656a8:	mov	r9, #0
   656ac:	b	656e0 <fputs@plt+0x542f8>
   656b0:	ldr	r3, [r0, #40]	; 0x28
   656b4:	ldr	r2, [r8, #4]
   656b8:	ldr	r1, [r8, #32]
   656bc:	mov	r0, #0
   656c0:	str	r0, [sp]
   656c4:	mov	r0, r6
   656c8:	bl	704b4 <fputs@plt+0x5f0cc>
   656cc:	add	r8, r8, #80	; 0x50
   656d0:	add	r9, r9, #1
   656d4:	ldrb	r0, [r5, #43]	; 0x2b
   656d8:	cmp	r9, r0
   656dc:	bcs	658bc <fputs@plt+0x544d4>
   656e0:	ldrb	r0, [r8, #44]	; 0x2c
   656e4:	add	r0, r0, r0, lsl #3
   656e8:	ldr	r1, [sp, #24]
   656ec:	add	r0, r1, r0, lsl #3
   656f0:	ldr	r3, [r0, #24]
   656f4:	ldrb	r1, [r0, #45]	; 0x2d
   656f8:	ldr	r4, [r8, #64]	; 0x40
   656fc:	tst	r1, #16
   65700:	beq	65710 <fputs@plt+0x54328>
   65704:	ldrb	r1, [sl, #69]	; 0x45
   65708:	cmp	r1, #0
   6570c:	beq	656b0 <fputs@plt+0x542c8>
   65710:	ldrb	r1, [r3, #42]	; 0x2a
   65714:	tst	r1, #2
   65718:	bne	65790 <fputs@plt+0x543a8>
   6571c:	ldr	r1, [r3, #12]
   65720:	cmp	r1, #0
   65724:	bne	65790 <fputs@plt+0x543a8>
   65728:	ldrb	r1, [r5, #36]	; 0x24
   6572c:	tst	r1, #16
   65730:	bne	65790 <fputs@plt+0x543a8>
   65734:	ldrb	r1, [r5, #40]	; 0x28
   65738:	ldr	r7, [r4, #36]	; 0x24
   6573c:	cmp	r1, #0
   65740:	andseq	r1, r7, #64	; 0x40
   65744:	bne	65760 <fputs@plt+0x54378>
   65748:	ldr	r2, [r0, #52]	; 0x34
   6574c:	mov	r0, r6
   65750:	mov	r1, #61	; 0x3d
   65754:	str	r3, [sp, #12]
   65758:	bl	587b0 <fputs@plt+0x473c8>
   6575c:	ldr	r3, [sp, #12]
   65760:	and	r0, r7, #17152	; 0x4300
   65764:	cmp	r0, #512	; 0x200
   65768:	bne	65790 <fputs@plt+0x543a8>
   6576c:	ldr	r2, [r8, #8]
   65770:	ldr	r0, [r5, #64]	; 0x40
   65774:	cmp	r2, r0
   65778:	beq	65790 <fputs@plt+0x543a8>
   6577c:	mov	r0, r6
   65780:	mov	r1, #61	; 0x3d
   65784:	mov	r7, r3
   65788:	bl	587b0 <fputs@plt+0x473c8>
   6578c:	mov	r3, r7
   65790:	ldr	r0, [r4, #36]	; 0x24
   65794:	tst	r0, #576	; 0x240
   65798:	beq	657a4 <fputs@plt+0x543bc>
   6579c:	add	r0, r4, #28
   657a0:	b	657b0 <fputs@plt+0x543c8>
   657a4:	tst	r0, #8192	; 0x2000
   657a8:	beq	656cc <fputs@plt+0x542e4>
   657ac:	add	r0, r8, #56	; 0x38
   657b0:	ldr	r1, [r0]
   657b4:	cmp	r1, #0
   657b8:	beq	656cc <fputs@plt+0x542e4>
   657bc:	ldrb	r0, [r5, #40]	; 0x28
   657c0:	cmp	r0, #0
   657c4:	beq	657d8 <fputs@plt+0x543f0>
   657c8:	ldr	r0, [r1, #12]
   657cc:	ldrb	r0, [r0, #42]	; 0x2a
   657d0:	tst	r0, #32
   657d4:	beq	656cc <fputs@plt+0x542e4>
   657d8:	ldrb	r0, [sl, #69]	; 0x45
   657dc:	cmp	r0, #0
   657e0:	bne	656cc <fputs@plt+0x542e4>
   657e4:	mov	r0, r6
   657e8:	str	r3, [sp, #12]
   657ec:	str	r1, [sp, #16]
   657f0:	bl	5b7a4 <fputs@plt+0x4a3bc>
   657f4:	ldr	r4, [r8, #32]
   657f8:	cmp	r4, r0
   657fc:	bge	656cc <fputs@plt+0x542e4>
   65800:	mov	r7, r0
   65804:	mov	r0, r6
   65808:	mov	r1, r4
   6580c:	bl	56b3c <fputs@plt+0x45754>
   65810:	ldr	r3, [sp, #16]
   65814:	ldr	r2, [sp, #12]
   65818:	sub	r4, r7, r4
   6581c:	add	r7, r0, #4
   65820:	b	65840 <fputs@plt+0x54458>
   65824:	ldr	r0, [r8, #8]
   65828:	mov	r1, #113	; 0x71
   6582c:	strb	r1, [r7, #-4]
   65830:	str	r0, [r7]
   65834:	subs	r4, r4, #1
   65838:	add	r7, r7, #20
   6583c:	beq	656cc <fputs@plt+0x542e4>
   65840:	ldr	r0, [r8, #4]
   65844:	ldr	r1, [r7]
   65848:	cmp	r1, r0
   6584c:	bne	65834 <fputs@plt+0x5444c>
   65850:	ldrb	r0, [r7, #-4]
   65854:	cmp	r0, #103	; 0x67
   65858:	beq	65824 <fputs@plt+0x5443c>
   6585c:	cmp	r0, #47	; 0x2f
   65860:	bne	65834 <fputs@plt+0x5444c>
   65864:	ldr	sl, [r7, #4]
   65868:	ldrb	r0, [r2, #42]	; 0x2a
   6586c:	tst	r0, #32
   65870:	beq	6588c <fputs@plt+0x544a4>
   65874:	mov	r0, r2
   65878:	bl	43f94 <fputs@plt+0x32bac>
   6587c:	ldr	r3, [sp, #16]
   65880:	ldr	r0, [r0, #4]
   65884:	add	r0, r0, sl, lsl #1
   65888:	ldrsh	sl, [r0]
   6588c:	sxth	r1, sl
   65890:	mov	r0, r3
   65894:	bl	59e58 <fputs@plt+0x48a70>
   65898:	ldr	r3, [sp, #16]
   6589c:	cmp	r0, #0
   658a0:	ldr	r5, [sp, #20]
   658a4:	ldr	sl, [sp, #8]
   658a8:	ldr	r2, [sp, #12]
   658ac:	bmi	65834 <fputs@plt+0x5444c>
   658b0:	str	r0, [r7, #4]
   658b4:	ldr	r0, [r8, #8]
   658b8:	b	65830 <fputs@plt+0x54448>
   658bc:	ldr	r0, [r5, #56]	; 0x38
   658c0:	ldr	r1, [sp, #4]
   658c4:	str	r0, [r1, #428]	; 0x1ac
   658c8:	mov	r0, sl
   658cc:	mov	r1, r5
   658d0:	sub	sp, fp, #28
   658d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   658d8:	b	6b0b4 <fputs@plt+0x59ccc>
   658dc:	push	{r4, r5, r6, r7, fp, lr}
   658e0:	add	fp, sp, #16
   658e4:	cmp	r1, #0
   658e8:	beq	65924 <fputs@plt+0x5453c>
   658ec:	mov	r4, r1
   658f0:	mov	r5, r0
   658f4:	ldr	r0, [r1]
   658f8:	cmp	r0, #1
   658fc:	blt	65924 <fputs@plt+0x5453c>
   65900:	ldr	r6, [r4, #4]
   65904:	mov	r7, #0
   65908:	ldr	r1, [r6], #20
   6590c:	mov	r0, r5
   65910:	bl	65928 <fputs@plt+0x54540>
   65914:	add	r7, r7, #1
   65918:	ldr	r0, [r4]
   6591c:	cmp	r7, r0
   65920:	blt	65908 <fputs@plt+0x54520>
   65924:	pop	{r4, r5, r6, r7, fp, pc}
   65928:	push	{fp, lr}
   6592c:	mov	fp, sp
   65930:	sub	sp, sp, #32
   65934:	vmov.i32	q8, #0	; 0x00000000
   65938:	mov	ip, #20
   6593c:	mov	lr, sp
   65940:	mov	r2, lr
   65944:	vst1.64	{d16-d17}, [r2], ip
   65948:	mov	r3, #0
   6594c:	str	r3, [r2]
   65950:	str	r3, [sp, #16]
   65954:	str	r0, [sp, #24]
   65958:	movw	r0, #6120	; 0x17e8
   6595c:	movt	r0, #7
   65960:	str	r0, [sp, #8]
   65964:	movw	r0, #5424	; 0x1530
   65968:	movt	r0, #7
   6596c:	str	r0, [sp, #4]
   65970:	mov	r0, lr
   65974:	bl	5a7e0 <fputs@plt+0x493f8>
   65978:	mov	sp, fp
   6597c:	pop	{fp, pc}
   65980:	push	{r4, r5, fp, lr}
   65984:	add	fp, sp, #8
   65988:	sub	sp, sp, #16
   6598c:	mov	r4, r0
   65990:	ldrb	r0, [r0, #453]	; 0x1c5
   65994:	cmp	r0, #2
   65998:	bne	659d8 <fputs@plt+0x545f0>
   6599c:	mov	r2, r1
   659a0:	ldr	r0, [r4]
   659a4:	ldr	r5, [r4, #8]
   659a8:	movw	r1, #30785	; 0x7841
   659ac:	movt	r1, #8
   659b0:	bl	1aabc <fputs@plt+0x96d4>
   659b4:	ldr	r2, [r4, #468]	; 0x1d4
   659b8:	mvn	r1, #0
   659bc:	mov	r3, #0
   659c0:	str	r3, [sp]
   659c4:	stmib	sp, {r0, r1}
   659c8:	mov	r0, r5
   659cc:	mov	r1, #161	; 0xa1
   659d0:	mov	r3, #0
   659d4:	bl	568bc <fputs@plt+0x454d4>
   659d8:	sub	sp, fp, #8
   659dc:	pop	{r4, r5, fp, pc}
   659e0:	push	{r4, r5, r6, r7, fp, lr}
   659e4:	add	fp, sp, #16
   659e8:	mov	r4, r0
   659ec:	mov	r5, #0
   659f0:	mov	r6, #0
   659f4:	b	65a04 <fputs@plt+0x5461c>
   659f8:	add	r6, r6, #20
   659fc:	cmp	r6, #200	; 0xc8
   65a00:	beq	65a28 <fputs@plt+0x54640>
   65a04:	add	r7, r4, r6
   65a08:	ldr	r0, [r7, #136]	; 0x88
   65a0c:	cmp	r0, #0
   65a10:	beq	659f8 <fputs@plt+0x54610>
   65a14:	add	r1, r7, #124	; 0x7c
   65a18:	mov	r0, r4
   65a1c:	bl	5b664 <fputs@plt+0x4a27c>
   65a20:	str	r5, [r7, #136]	; 0x88
   65a24:	b	659f8 <fputs@plt+0x54610>
   65a28:	pop	{r4, r5, r6, r7, fp, pc}
   65a2c:	push	{r4, r5, fp, lr}
   65a30:	add	fp, sp, #8
   65a34:	sub	sp, sp, #8
   65a38:	mov	r4, r0
   65a3c:	mov	r0, #0
   65a40:	str	r0, [sp, #4]
   65a44:	ldr	r5, [fp, #8]
   65a48:	str	r5, [sp]
   65a4c:	mov	r0, r4
   65a50:	bl	58118 <fputs@plt+0x46d30>
   65a54:	cmp	r0, r5
   65a58:	subeq	sp, fp, #8
   65a5c:	popeq	{r4, r5, fp, pc}
   65a60:	mov	r2, r0
   65a64:	ldr	r0, [r4, #8]
   65a68:	mov	r1, #31
   65a6c:	mov	r3, r5
   65a70:	sub	sp, fp, #8
   65a74:	pop	{r4, r5, fp, lr}
   65a78:	b	5722c <fputs@plt+0x45e44>
   65a7c:	ldrb	r0, [r0, #39]	; 0x27
   65a80:	bx	lr
   65a84:	push	{r4, r5, r6, sl, fp, lr}
   65a88:	add	fp, sp, #16
   65a8c:	sub	sp, sp, #8
   65a90:	mov	r4, r3
   65a94:	mov	r3, r2
   65a98:	mov	r5, r1
   65a9c:	mov	r6, r0
   65aa0:	ldr	r0, [r0, #8]
   65aa4:	str	r4, [sp]
   65aa8:	mov	r1, #29
   65aac:	mov	r2, r5
   65ab0:	bl	46a3c <fputs@plt+0x35654>
   65ab4:	mov	r0, r6
   65ab8:	mov	r1, r5
   65abc:	mov	r2, r4
   65ac0:	sub	sp, fp, #16
   65ac4:	pop	{r4, r5, r6, sl, fp, lr}
   65ac8:	b	5882c <fputs@plt+0x47444>
   65acc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65ad0:	add	fp, sp, #28
   65ad4:	sub	sp, sp, #36	; 0x24
   65ad8:	mov	r8, r1
   65adc:	mov	r5, r0
   65ae0:	ldr	r4, [r0, #8]
   65ae4:	mov	r0, #1
   65ae8:	strb	r0, [r1]
   65aec:	ldr	r0, [r1, #44]	; 0x2c
   65af0:	cmp	r0, #1
   65af4:	str	r4, [sp, #16]
   65af8:	blt	65d00 <fputs@plt+0x54918>
   65afc:	ldr	r9, [r8, #40]	; 0x28
   65b00:	mov	r1, #0
   65b04:	mov	r6, #0
   65b08:	str	r8, [sp, #20]
   65b0c:	b	65b28 <fputs@plt+0x54740>
   65b10:	add	r9, r9, #16
   65b14:	ldr	r1, [sp, #32]
   65b18:	add	r1, r1, #1
   65b1c:	ldr	r0, [r8, #44]	; 0x2c
   65b20:	cmp	r1, r0
   65b24:	bge	65ce0 <fputs@plt+0x548f8>
   65b28:	str	r6, [sp, #28]
   65b2c:	str	r1, [sp, #32]
   65b30:	ldr	r0, [r9]
   65b34:	ldr	r8, [r0, #20]
   65b38:	cmp	r8, #0
   65b3c:	mov	r7, #0
   65b40:	mov	sl, #0
   65b44:	beq	65b78 <fputs@plt+0x54790>
   65b48:	ldr	r7, [r8]
   65b4c:	mov	r0, r5
   65b50:	mov	r1, r7
   65b54:	bl	58af8 <fputs@plt+0x47710>
   65b58:	mov	sl, r0
   65b5c:	mov	r0, #1
   65b60:	str	r0, [sp]
   65b64:	mov	r0, r5
   65b68:	mov	r1, r8
   65b6c:	mov	r2, sl
   65b70:	mov	r3, #0
   65b74:	bl	58b38 <fputs@plt+0x47750>
   65b78:	ldr	r0, [r9, #12]
   65b7c:	cmp	r0, #0
   65b80:	bmi	65bac <fputs@plt+0x547c4>
   65b84:	mov	r0, r4
   65b88:	bl	587d4 <fputs@plt+0x473ec>
   65b8c:	mov	r2, r0
   65b90:	ldr	r1, [r9, #12]
   65b94:	str	sl, [sp]
   65b98:	mov	r0, r5
   65b9c:	str	r2, [sp, #24]
   65ba0:	mov	r3, #1
   65ba4:	bl	7111c <fputs@plt+0x5fd34>
   65ba8:	b	65bb4 <fputs@plt+0x547cc>
   65bac:	mov	r0, #0
   65bb0:	str	r0, [sp, #24]
   65bb4:	ldr	r0, [r9, #4]
   65bb8:	ldrb	r0, [r0, #2]
   65bbc:	tst	r0, #32
   65bc0:	bne	65bd0 <fputs@plt+0x547e8>
   65bc4:	ldr	r8, [sp, #20]
   65bc8:	ldr	r6, [sp, #28]
   65bcc:	b	65c6c <fputs@plt+0x54884>
   65bd0:	cmp	r7, #1
   65bd4:	blt	65c0c <fputs@plt+0x54824>
   65bd8:	ldr	r4, [r8, #4]
   65bdc:	mov	r6, #1
   65be0:	ldr	r1, [r4], #20
   65be4:	mov	r0, r5
   65be8:	bl	58934 <fputs@plt+0x4754c>
   65bec:	cmp	r6, r7
   65bf0:	bge	65c00 <fputs@plt+0x54818>
   65bf4:	add	r6, r6, #1
   65bf8:	cmp	r0, #0
   65bfc:	beq	65be0 <fputs@plt+0x547f8>
   65c00:	cmp	r0, #0
   65c04:	ldr	r4, [sp, #16]
   65c08:	bne	65c14 <fputs@plt+0x5482c>
   65c0c:	ldr	r0, [r5]
   65c10:	ldr	r0, [r0, #8]
   65c14:	ldr	r6, [sp, #28]
   65c18:	cmp	r6, #0
   65c1c:	ldr	r8, [sp, #20]
   65c20:	bne	65c44 <fputs@plt+0x5485c>
   65c24:	ldr	r1, [r8, #36]	; 0x24
   65c28:	cmp	r1, #0
   65c2c:	beq	65c40 <fputs@plt+0x54858>
   65c30:	ldr	r1, [r5, #76]	; 0x4c
   65c34:	add	r6, r1, #1
   65c38:	str	r6, [r5, #76]	; 0x4c
   65c3c:	b	65c44 <fputs@plt+0x5485c>
   65c40:	mov	r6, #0
   65c44:	mov	r1, #0
   65c48:	str	r1, [sp]
   65c4c:	str	r0, [sp, #4]
   65c50:	mvn	r0, #3
   65c54:	str	r0, [sp, #8]
   65c58:	mov	r0, r4
   65c5c:	mov	r1, #34	; 0x22
   65c60:	mov	r2, r6
   65c64:	mov	r3, #0
   65c68:	bl	568bc <fputs@plt+0x454d4>
   65c6c:	ldmib	r9, {r0, r1}
   65c70:	str	r1, [sp]
   65c74:	str	r0, [sp, #4]
   65c78:	mvn	r0, #4
   65c7c:	str	r0, [sp, #8]
   65c80:	mov	r0, r4
   65c84:	mov	r1, #143	; 0x8f
   65c88:	mov	r2, #0
   65c8c:	mov	r3, sl
   65c90:	bl	568bc <fputs@plt+0x454d4>
   65c94:	uxtb	r1, r7
   65c98:	mov	r0, r4
   65c9c:	bl	1abf0 <fputs@plt+0x9808>
   65ca0:	mov	r0, r5
   65ca4:	mov	r1, sl
   65ca8:	mov	r2, r7
   65cac:	bl	5861c <fputs@plt+0x47234>
   65cb0:	mov	r0, r5
   65cb4:	mov	r1, sl
   65cb8:	mov	r2, r7
   65cbc:	bl	58e3c <fputs@plt+0x47a54>
   65cc0:	ldr	r1, [sp, #24]
   65cc4:	cmp	r1, #0
   65cc8:	beq	65b10 <fputs@plt+0x54728>
   65ccc:	mov	r0, r4
   65cd0:	bl	58900 <fputs@plt+0x47518>
   65cd4:	mov	r0, r5
   65cd8:	bl	659e0 <fputs@plt+0x545f8>
   65cdc:	b	65b10 <fputs@plt+0x54728>
   65ce0:	cmp	r6, #0
   65ce4:	beq	65d00 <fputs@plt+0x54918>
   65ce8:	mov	r0, r4
   65cec:	mov	r1, #45	; 0x2d
   65cf0:	mov	r2, r6
   65cf4:	bl	587b0 <fputs@plt+0x473c8>
   65cf8:	mov	r4, r0
   65cfc:	b	65d04 <fputs@plt+0x5491c>
   65d00:	mov	r4, #0
   65d04:	mov	r0, r5
   65d08:	bl	659e0 <fputs@plt+0x545f8>
   65d0c:	ldr	r0, [r8, #36]	; 0x24
   65d10:	cmp	r0, #1
   65d14:	blt	65d48 <fputs@plt+0x54960>
   65d18:	ldr	r0, [r8, #28]
   65d1c:	add	r6, r0, #16
   65d20:	mov	r7, #0
   65d24:	ldr	r2, [r6]
   65d28:	ldr	r1, [r6, #4]
   65d2c:	mov	r0, r5
   65d30:	bl	56a30 <fputs@plt+0x45648>
   65d34:	add	r6, r6, #24
   65d38:	add	r7, r7, #1
   65d3c:	ldr	r0, [r8, #36]	; 0x24
   65d40:	cmp	r7, r0
   65d44:	blt	65d24 <fputs@plt+0x5493c>
   65d48:	mov	r0, #0
   65d4c:	strb	r0, [r8]
   65d50:	mov	r0, r5
   65d54:	bl	659e0 <fputs@plt+0x545f8>
   65d58:	cmp	r4, #0
   65d5c:	beq	65d74 <fputs@plt+0x5498c>
   65d60:	ldr	r0, [sp, #16]
   65d64:	mov	r1, r4
   65d68:	sub	sp, fp, #28
   65d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65d70:	b	568a8 <fputs@plt+0x454c0>
   65d74:	sub	sp, fp, #28
   65d78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65d7c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   65d80:	add	fp, sp, #24
   65d84:	sub	sp, sp, #16
   65d88:	mov	r4, r1
   65d8c:	ldr	r1, [r1, #44]	; 0x2c
   65d90:	cmp	r1, #1
   65d94:	blt	65df0 <fputs@plt+0x54a08>
   65d98:	ldr	r5, [r0, #8]
   65d9c:	ldr	r6, [r4, #40]	; 0x28
   65da0:	mov	r8, #0
   65da4:	mvn	r9, #4
   65da8:	mov	r7, #0
   65dac:	mov	r0, r6
   65db0:	ldr	r1, [r0, r7, lsl #4]!
   65db4:	ldr	r2, [r0, #8]
   65db8:	ldr	r1, [r1, #20]
   65dbc:	cmp	r1, #0
   65dc0:	mov	r3, #0
   65dc4:	ldrne	r3, [r1]
   65dc8:	ldr	r0, [r0, #4]
   65dcc:	str	r8, [sp]
   65dd0:	stmib	sp, {r0, r9}
   65dd4:	mov	r0, r5
   65dd8:	mov	r1, #145	; 0x91
   65ddc:	bl	568bc <fputs@plt+0x454d4>
   65de0:	add	r7, r7, #1
   65de4:	ldr	r0, [r4, #44]	; 0x2c
   65de8:	cmp	r7, r0
   65dec:	blt	65dac <fputs@plt+0x549c4>
   65df0:	sub	sp, fp, #24
   65df4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   65df8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   65dfc:	add	fp, sp, #28
   65e00:	sub	sp, sp, #12
   65e04:	mov	r4, r1
   65e08:	mov	r5, r0
   65e0c:	ldr	r0, [r1, #32]
   65e10:	ldr	r1, [r1, #44]	; 0x2c
   65e14:	cmn	r1, r0
   65e18:	beq	65ee4 <fputs@plt+0x54afc>
   65e1c:	ldr	r6, [r5, #8]
   65e20:	ldr	r3, [r4, #16]
   65e24:	ldr	r0, [r4, #20]
   65e28:	str	r0, [sp]
   65e2c:	mov	r0, r6
   65e30:	mov	r1, #25
   65e34:	mov	r2, #0
   65e38:	bl	46a3c <fputs@plt+0x35654>
   65e3c:	ldr	r0, [r4, #44]	; 0x2c
   65e40:	cmp	r0, #1
   65e44:	blt	65ee4 <fputs@plt+0x54afc>
   65e48:	ldr	r7, [r4, #40]	; 0x28
   65e4c:	mvn	sl, #0
   65e50:	mov	r8, #0
   65e54:	b	65e7c <fputs@plt+0x54a94>
   65e58:	mov	r0, r5
   65e5c:	movw	r1, #30808	; 0x7858
   65e60:	movt	r1, #8
   65e64:	bl	1aa38 <fputs@plt+0x9650>
   65e68:	str	sl, [r9, #12]
   65e6c:	ldr	r0, [r4, #44]	; 0x2c
   65e70:	add	r8, r8, #1
   65e74:	cmp	r8, r0
   65e78:	bge	65ee4 <fputs@plt+0x54afc>
   65e7c:	add	r9, r7, r8, lsl #4
   65e80:	ldr	r0, [r9, #12]
   65e84:	cmp	r0, #0
   65e88:	bmi	65e6c <fputs@plt+0x54a84>
   65e8c:	ldr	r0, [r7, r8, lsl #4]
   65e90:	ldr	r1, [r0, #20]
   65e94:	cmp	r1, #0
   65e98:	beq	65e58 <fputs@plt+0x54a70>
   65e9c:	ldr	r0, [r1]
   65ea0:	cmp	r0, #1
   65ea4:	bne	65e58 <fputs@plt+0x54a70>
   65ea8:	mov	r0, r5
   65eac:	mov	r2, #0
   65eb0:	mov	r3, #0
   65eb4:	bl	63f9c <fputs@plt+0x52bb4>
   65eb8:	ldr	r2, [r9, #12]
   65ebc:	mov	r1, #0
   65ec0:	str	r1, [sp]
   65ec4:	str	r0, [sp, #4]
   65ec8:	mvn	r0, #5
   65ecc:	str	r0, [sp, #8]
   65ed0:	mov	r0, r6
   65ed4:	mov	r1, #57	; 0x39
   65ed8:	mov	r3, #0
   65edc:	bl	568bc <fputs@plt+0x454d4>
   65ee0:	b	65e6c <fputs@plt+0x54a84>
   65ee4:	sub	sp, fp, #28
   65ee8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65eec:	mov	r2, r0
   65ef0:	ldr	r3, [r0, #32]
   65ef4:	mov	r0, #0
   65ef8:	cmp	r3, #0
   65efc:	bne	65f80 <fputs@plt+0x54b98>
   65f00:	ldr	ip, [r2]
   65f04:	ldr	r3, [ip]
   65f08:	cmp	r3, #1
   65f0c:	bne	65f80 <fputs@plt+0x54b98>
   65f10:	ldr	r2, [r2, #28]
   65f14:	ldr	r3, [r2]
   65f18:	cmp	r3, #1
   65f1c:	bne	65f80 <fputs@plt+0x54b98>
   65f20:	ldr	r3, [r2, #28]
   65f24:	cmp	r3, #0
   65f28:	bne	65f80 <fputs@plt+0x54b98>
   65f2c:	ldr	r2, [r2, #24]
   65f30:	ldrb	r3, [r2, #42]	; 0x2a
   65f34:	tst	r3, #16
   65f38:	bne	65f80 <fputs@plt+0x54b98>
   65f3c:	ldr	r3, [ip, #4]
   65f40:	ldr	ip, [r3]
   65f44:	ldrb	r3, [ip]
   65f48:	cmp	r3, #153	; 0x99
   65f4c:	bne	65f80 <fputs@plt+0x54b98>
   65f50:	ldr	r3, [r1, #44]	; 0x2c
   65f54:	cmp	r3, #0
   65f58:	beq	65f80 <fputs@plt+0x54b98>
   65f5c:	ldr	r1, [r1, #40]	; 0x28
   65f60:	ldr	r1, [r1, #4]
   65f64:	ldrb	r1, [r1, #3]
   65f68:	tst	r1, #1
   65f6c:	bxeq	lr
   65f70:	ldrb	r0, [ip, #4]
   65f74:	tst	r0, #16
   65f78:	movne	r2, #0
   65f7c:	mov	r0, r2
   65f80:	bx	lr
   65f84:	push	{r4, sl, fp, lr}
   65f88:	add	fp, sp, #8
   65f8c:	sub	sp, sp, #16
   65f90:	mov	r4, r0
   65f94:	ldrb	r0, [r0, #453]	; 0x1c5
   65f98:	cmp	r0, #2
   65f9c:	bne	6603c <fputs@plt+0x54c54>
   65fa0:	mov	r3, r2
   65fa4:	cmp	r2, #0
   65fa8:	beq	65fc4 <fputs@plt+0x54bdc>
   65fac:	ldrb	r0, [r1, #42]	; 0x2a
   65fb0:	tst	r0, #32
   65fb4:	bne	65fd0 <fputs@plt+0x54be8>
   65fb8:	ldr	r2, [r1]
   65fbc:	ldr	r0, [r4]
   65fc0:	b	65ff8 <fputs@plt+0x54c10>
   65fc4:	ldr	r2, [r1]
   65fc8:	ldr	r0, [r4]
   65fcc:	b	65fe8 <fputs@plt+0x54c00>
   65fd0:	ldr	r2, [r1]
   65fd4:	ldr	r0, [r4]
   65fd8:	ldrb	r1, [r3, #55]	; 0x37
   65fdc:	and	r1, r1, #3
   65fe0:	cmp	r1, #2
   65fe4:	bne	65ff8 <fputs@plt+0x54c10>
   65fe8:	movw	r3, #61851	; 0xf19b
   65fec:	movt	r3, #7
   65ff0:	mov	r1, r3
   65ff4:	b	66004 <fputs@plt+0x54c1c>
   65ff8:	ldr	r1, [r3]
   65ffc:	movw	r3, #30877	; 0x789d
   66000:	movt	r3, #8
   66004:	str	r1, [sp]
   66008:	movw	r1, #30859	; 0x788b
   6600c:	movt	r1, #8
   66010:	bl	1aabc <fputs@plt+0x96d4>
   66014:	ldr	r1, [r4, #8]
   66018:	ldr	r2, [r4, #468]	; 0x1d4
   6601c:	mvn	r3, #0
   66020:	mov	r4, #0
   66024:	str	r4, [sp]
   66028:	stmib	sp, {r0, r3}
   6602c:	mov	r0, r1
   66030:	mov	r1, #161	; 0xa1
   66034:	mov	r3, #0
   66038:	bl	568bc <fputs@plt+0x454d4>
   6603c:	sub	sp, fp, #8
   66040:	pop	{r4, sl, fp, pc}
   66044:	push	{r4, r5, r6, r7, fp, lr}
   66048:	add	fp, sp, #16
   6604c:	mov	r5, r1
   66050:	mov	r4, #0
   66054:	str	r4, [r1]
   66058:	ldr	r1, [r0, #44]	; 0x2c
   6605c:	cmp	r1, #1
   66060:	bne	660d0 <fputs@plt+0x54ce8>
   66064:	ldr	r0, [r0, #40]	; 0x28
   66068:	ldr	r0, [r0]
   6606c:	ldr	r7, [r0, #20]
   66070:	cmp	r7, #0
   66074:	beq	660d0 <fputs@plt+0x54ce8>
   66078:	ldr	r1, [r7]
   6607c:	cmp	r1, #1
   66080:	bne	660d0 <fputs@plt+0x54ce8>
   66084:	ldr	r1, [r7, #4]
   66088:	ldr	r1, [r1]
   6608c:	ldrb	r1, [r1]
   66090:	cmp	r1, #154	; 0x9a
   66094:	bne	660d0 <fputs@plt+0x54ce8>
   66098:	ldr	r6, [r0, #8]
   6609c:	movw	r1, #30900	; 0x78b4
   660a0:	movt	r1, #8
   660a4:	mov	r0, r6
   660a8:	bl	15bb4 <fputs@plt+0x47cc>
   660ac:	cmp	r0, #0
   660b0:	beq	660d8 <fputs@plt+0x54cf0>
   660b4:	movw	r1, #30904	; 0x78b8
   660b8:	movt	r1, #8
   660bc:	mov	r0, r6
   660c0:	bl	15bb4 <fputs@plt+0x47cc>
   660c4:	cmp	r0, #0
   660c8:	streq	r7, [r5]
   660cc:	moveq	r4, #2
   660d0:	mov	r0, r4
   660d4:	pop	{r4, r5, r6, r7, fp, pc}
   660d8:	str	r7, [r5]
   660dc:	mov	r4, #1
   660e0:	mov	r0, r4
   660e4:	pop	{r4, r5, r6, r7, fp, pc}
   660e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   660ec:	add	fp, sp, #28
   660f0:	sub	sp, sp, #68	; 0x44
   660f4:	mov	r8, r3
   660f8:	mov	sl, r2
   660fc:	str	r1, [sp, #40]	; 0x28
   66100:	mov	r7, r0
   66104:	ldr	r6, [r2, #24]
   66108:	ldr	r5, [r0, #8]
   6610c:	mov	r0, r5
   66110:	bl	587d4 <fputs@plt+0x473ec>
   66114:	mov	r9, r0
   66118:	ldr	r0, [sl]
   6611c:	str	r0, [sp, #36]	; 0x24
   66120:	ldr	r3, [sl, #16]
   66124:	ldr	r4, [fp, #8]
   66128:	ldr	r0, [r4, #4]
   6612c:	str	r0, [sp, #24]
   66130:	ldrb	r0, [r4]
   66134:	str	r0, [fp, #-36]	; 0xffffffdc
   66138:	cmp	r3, #0
   6613c:	beq	66168 <fputs@plt+0x54d80>
   66140:	ldr	r2, [sl, #12]
   66144:	mov	r0, r5
   66148:	mov	r1, #14
   6614c:	bl	5722c <fputs@plt+0x45e44>
   66150:	mov	r0, r5
   66154:	mov	r1, r6
   66158:	bl	56a9c <fputs@plt+0x456b4>
   6615c:	ldr	r1, [sl, #16]
   66160:	mov	r0, r5
   66164:	bl	58900 <fputs@plt+0x47518>
   66168:	ldr	r0, [sl, #8]
   6616c:	str	r0, [fp, #-32]	; 0xffffffe0
   66170:	ldr	r0, [fp, #-36]	; 0xffffffdc
   66174:	orr	r0, r0, #4
   66178:	cmp	r0, #13
   6617c:	str	r8, [sp, #16]
   66180:	str	r4, [sp, #20]
   66184:	bne	6619c <fputs@plt+0x54db4>
   66188:	ldr	r0, [r4, #8]
   6618c:	str	r0, [fp, #-40]	; 0xffffffd8
   66190:	mov	r0, #0
   66194:	str	r0, [sp, #44]	; 0x2c
   66198:	b	661b8 <fputs@plt+0x54dd0>
   6619c:	mov	r0, r7
   661a0:	bl	596e0 <fputs@plt+0x482f8>
   661a4:	str	r0, [sp, #44]	; 0x2c
   661a8:	mov	r0, r7
   661ac:	bl	596e0 <fputs@plt+0x482f8>
   661b0:	str	r0, [fp, #-40]	; 0xffffffd8
   661b4:	mov	r8, #1
   661b8:	ldr	r1, [sl, #4]
   661bc:	ldr	r0, [sp, #36]	; 0x24
   661c0:	ldr	r2, [r0]
   661c4:	ldrb	r0, [sl, #28]
   661c8:	tst	r0, #1
   661cc:	str	r9, [fp, #-44]	; 0xffffffd4
   661d0:	str	r7, [sp, #48]	; 0x30
   661d4:	str	r1, [sp, #32]
   661d8:	str	r2, [sp, #28]
   661dc:	bne	66224 <fputs@plt+0x54e3c>
   661e0:	mov	r0, r5
   661e4:	mov	r1, #107	; 0x6b
   661e8:	ldr	r4, [fp, #-32]	; 0xffffffe0
   661ec:	mov	r2, r4
   661f0:	mov	r3, r6
   661f4:	bl	5722c <fputs@plt+0x45e44>
   661f8:	str	r0, [sp, #36]	; 0x24
   661fc:	ldr	r0, [sp, #40]	; 0x28
   66200:	ldr	r1, [r0, #16]
   66204:	mov	r0, r5
   66208:	mov	r2, r9
   6620c:	mov	r9, r6
   66210:	bl	67990 <fputs@plt+0x565a8>
   66214:	mov	r0, #1
   66218:	cmp	r8, #1
   6621c:	bge	662ec <fputs@plt+0x54f04>
   66220:	b	66328 <fputs@plt+0x54f40>
   66224:	str	r6, [sp, #12]
   66228:	mov	r0, r7
   6622c:	sub	r7, r2, r1
   66230:	ldr	r4, [r0, #72]	; 0x48
   66234:	ldr	r1, [r0, #76]	; 0x4c
   66238:	add	r6, r1, #1
   6623c:	add	r1, r4, #1
   66240:	str	r1, [r0, #72]	; 0x48
   66244:	str	r6, [r0, #76]	; 0x4c
   66248:	ldr	r1, [sl, #16]
   6624c:	cmp	r1, #0
   66250:	beq	66260 <fputs@plt+0x54e78>
   66254:	bl	5b6d8 <fputs@plt+0x4a2f0>
   66258:	mov	r9, r0
   6625c:	b	66264 <fputs@plt+0x54e7c>
   66260:	mov	r9, #0
   66264:	add	r0, r8, r7
   66268:	add	r0, r0, #1
   6626c:	str	r0, [sp]
   66270:	mov	r0, r5
   66274:	mov	r1, #60	; 0x3c
   66278:	mov	r2, r4
   6627c:	mov	r3, r6
   66280:	bl	46a3c <fputs@plt+0x35654>
   66284:	cmp	r9, #0
   66288:	movne	r0, r5
   6628c:	movne	r1, r9
   66290:	blne	568a8 <fputs@plt+0x454c0>
   66294:	mov	r0, r5
   66298:	mov	r1, #106	; 0x6a
   6629c:	ldr	r7, [fp, #-32]	; 0xffffffe0
   662a0:	mov	r2, r7
   662a4:	ldr	r9, [sp, #12]
   662a8:	mov	r3, r9
   662ac:	bl	5722c <fputs@plt+0x45e44>
   662b0:	str	r0, [sp, #36]	; 0x24
   662b4:	ldr	r0, [sp, #40]	; 0x28
   662b8:	ldr	r1, [r0, #16]
   662bc:	mov	r0, r5
   662c0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   662c4:	bl	67990 <fputs@plt+0x565a8>
   662c8:	str	r4, [sp]
   662cc:	mov	r0, r5
   662d0:	mov	r1, #100	; 0x64
   662d4:	mov	r2, r7
   662d8:	mov	r3, r6
   662dc:	bl	46a3c <fputs@plt+0x35654>
   662e0:	mov	r0, #0
   662e4:	cmp	r8, #1
   662e8:	blt	66328 <fputs@plt+0x54f40>
   662ec:	ldr	r1, [sp, #28]
   662f0:	add	r0, r0, r1
   662f4:	ldr	r1, [sp, #32]
   662f8:	sub	r7, r0, r1
   662fc:	ldr	r6, [fp, #-40]	; 0xffffffd8
   66300:	str	r6, [sp]
   66304:	mov	r0, r5
   66308:	mov	r1, #47	; 0x2f
   6630c:	mov	r2, r4
   66310:	mov	r3, r7
   66314:	bl	46a3c <fputs@plt+0x35654>
   66318:	add	r6, r6, #1
   6631c:	add	r7, r7, #1
   66320:	subs	r8, r8, #1
   66324:	bne	66300 <fputs@plt+0x54f18>
   66328:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6632c:	sub	r0, r0, #9
   66330:	cmp	r0, #3
   66334:	bhi	66388 <fputs@plt+0x54fa0>
   66338:	add	r1, pc, #8
   6633c:	ldr	r8, [sp, #48]	; 0x30
   66340:	ldr	r7, [sp, #44]	; 0x2c
   66344:	ldr	pc, [r1, r0, lsl #2]
   66348:	andeq	r6, r6, r8, asr r3
   6634c:	andeq	r6, r6, ip, lsr #7
   66350:	andeq	r6, r6, r4, asr #7
   66354:	andeq	r6, r6, ip, lsl r4
   66358:	ldr	r6, [sp, #20]
   6635c:	ldr	r2, [r6, #8]
   66360:	mov	r0, r5
   66364:	mov	r1, #33	; 0x21
   66368:	ldr	r4, [sp, #16]
   6636c:	mov	r3, r4
   66370:	bl	5722c <fputs@plt+0x45e44>
   66374:	ldr	r1, [r6, #8]
   66378:	mov	r0, r8
   6637c:	mov	r2, r4
   66380:	bl	5861c <fputs@plt+0x47234>
   66384:	b	66458 <fputs@plt+0x55070>
   66388:	ldr	r0, [sp, #20]
   6638c:	ldr	r2, [r0, #4]
   66390:	mov	r0, r5
   66394:	mov	r1, #18
   66398:	bl	587b0 <fputs@plt+0x473c8>
   6639c:	ldr	r6, [fp, #-44]	; 0xffffffd4
   663a0:	ldr	r8, [sp, #48]	; 0x30
   663a4:	ldr	r7, [sp, #44]	; 0x2c
   663a8:	b	6645c <fputs@plt+0x55074>
   663ac:	mov	r0, r8
   663b0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   663b4:	ldr	r2, [sp, #24]
   663b8:	mov	r3, #1
   663bc:	bl	65a84 <fputs@plt+0x5469c>
   663c0:	b	66458 <fputs@plt+0x55070>
   663c4:	mov	r0, #1
   663c8:	ldr	r1, [sp, #20]
   663cc:	add	r1, r1, #1
   663d0:	str	r7, [sp]
   663d4:	str	r1, [sp, #4]
   663d8:	str	r0, [sp, #8]
   663dc:	mov	r0, r5
   663e0:	mov	r1, #49	; 0x31
   663e4:	ldr	r4, [fp, #-40]	; 0xffffffd8
   663e8:	mov	r2, r4
   663ec:	mov	r3, #1
   663f0:	bl	568bc <fputs@plt+0x454d4>
   663f4:	mov	r0, r8
   663f8:	mov	r1, r4
   663fc:	mov	r2, #1
   66400:	bl	5861c <fputs@plt+0x47234>
   66404:	mov	r0, r5
   66408:	mov	r1, #110	; 0x6e
   6640c:	ldr	r2, [sp, #24]
   66410:	mov	r3, r7
   66414:	bl	5722c <fputs@plt+0x45e44>
   66418:	b	66458 <fputs@plt+0x55070>
   6641c:	mov	r0, r5
   66420:	mov	r1, #74	; 0x4a
   66424:	ldr	r4, [sp, #24]
   66428:	mov	r2, r4
   6642c:	mov	r3, r7
   66430:	bl	5722c <fputs@plt+0x45e44>
   66434:	str	r7, [sp]
   66438:	mov	r0, r5
   6643c:	mov	r1, #75	; 0x4b
   66440:	mov	r2, r4
   66444:	ldr	r3, [fp, #-40]	; 0xffffffd8
   66448:	bl	46a3c <fputs@plt+0x35654>
   6644c:	mov	r0, r5
   66450:	mov	r1, #8
   66454:	bl	1abf0 <fputs@plt+0x9808>
   66458:	ldr	r6, [fp, #-44]	; 0xffffffd4
   6645c:	ldr	r0, [sp, #36]	; 0x24
   66460:	add	r4, r0, #1
   66464:	cmp	r7, #0
   66468:	beq	66484 <fputs@plt+0x5509c>
   6646c:	mov	r0, r8
   66470:	ldr	r1, [fp, #-40]	; 0xffffffd8
   66474:	bl	5971c <fputs@plt+0x48334>
   66478:	mov	r0, r8
   6647c:	mov	r1, r7
   66480:	bl	5971c <fputs@plt+0x48334>
   66484:	mov	r0, r5
   66488:	mov	r1, r6
   6648c:	bl	58900 <fputs@plt+0x47518>
   66490:	ldrb	r0, [sl, #28]
   66494:	mov	r1, #3
   66498:	tst	r0, #1
   6649c:	movweq	r1, #7
   664a0:	mov	r0, r5
   664a4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   664a8:	mov	r3, r4
   664ac:	bl	5722c <fputs@plt+0x45e44>
   664b0:	ldr	r2, [sl, #12]
   664b4:	cmp	r2, #0
   664b8:	movne	r0, r5
   664bc:	movne	r1, #15
   664c0:	blne	587b0 <fputs@plt+0x473c8>
   664c4:	mov	r0, r5
   664c8:	mov	r1, r9
   664cc:	sub	sp, fp, #28
   664d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   664d4:	b	58900 <fputs@plt+0x47518>
   664d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   664dc:	add	fp, sp, #28
   664e0:	sub	sp, sp, #20
   664e4:	mov	sl, r0
   664e8:	ldrb	r0, [r0, #453]	; 0x1c5
   664ec:	cmp	r0, #0
   664f0:	bne	66510 <fputs@plt+0x55128>
   664f4:	ldrb	r0, [sl, #16]
   664f8:	cmp	r0, #0
   664fc:	bne	66510 <fputs@plt+0x55128>
   66500:	ldr	r8, [sl]
   66504:	ldrb	r0, [r8, #69]	; 0x45
   66508:	cmp	r0, #0
   6650c:	beq	66518 <fputs@plt+0x55130>
   66510:	sub	sp, fp, #28
   66514:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66518:	mov	r4, r2
   6651c:	mov	r5, r1
   66520:	ldr	r9, [sl, #8]
   66524:	mov	r0, #1
   66528:	strb	r0, [sl, #16]
   6652c:	ldr	r7, [r8, #24]
   66530:	ldr	r1, [r2]
   66534:	mov	r0, r9
   66538:	bl	47988 <fputs@plt+0x365a0>
   6653c:	ldr	r0, [r4]
   66540:	cmp	r0, #1
   66544:	blt	666b0 <fputs@plt+0x552c8>
   66548:	and	r0, r7, #4
   6654c:	str	r0, [sp, #12]
   66550:	add	r0, r5, #52	; 0x34
   66554:	str	r0, [sp, #8]
   66558:	and	r0, r7, #68	; 0x44
   6655c:	str	r0, [sp, #16]
   66560:	mov	r7, #0
   66564:	mvn	r6, #0
   66568:	b	66590 <fputs@plt+0x551a8>
   6656c:	str	r6, [sp]
   66570:	mov	r0, r9
   66574:	mov	r1, r7
   66578:	mov	r2, #0
   6657c:	bl	47a10 <fputs@plt+0x36628>
   66580:	ldr	r0, [r4]
   66584:	add	r7, r7, #1
   66588:	cmp	r7, r0
   6658c:	bge	666b0 <fputs@plt+0x552c8>
   66590:	ldr	r0, [r4, #4]
   66594:	add	r1, r7, r7, lsl #2
   66598:	ldr	r2, [r0, r1, lsl #2]
   6659c:	cmp	r2, #0
   665a0:	beq	66580 <fputs@plt+0x55198>
   665a4:	add	r0, r0, r1, lsl #2
   665a8:	ldr	r3, [r0, #4]
   665ac:	cmp	r3, #0
   665b0:	bne	6656c <fputs@plt+0x55184>
   665b4:	ldrb	r1, [r2]
   665b8:	orr	r1, r1, #2
   665bc:	cmp	r1, #154	; 0x9a
   665c0:	bne	66604 <fputs@plt+0x5521c>
   665c4:	ldrsh	ip, [r2, #32]
   665c8:	ldr	r1, [r5]
   665cc:	cmp	r1, #1
   665d0:	blt	66628 <fputs@plt+0x55240>
   665d4:	ldr	r3, [r2, #28]
   665d8:	mov	r2, #0
   665dc:	ldr	r1, [sp, #8]
   665e0:	ldr	r6, [r1]
   665e4:	cmp	r6, r3
   665e8:	beq	6662c <fputs@plt+0x55244>
   665ec:	add	r1, r1, #72	; 0x48
   665f0:	add	r2, r2, #1
   665f4:	ldr	r6, [r5]
   665f8:	cmp	r2, r6
   665fc:	blt	665e0 <fputs@plt+0x551f8>
   66600:	b	6662c <fputs@plt+0x55244>
   66604:	ldr	r1, [r0, #8]
   66608:	cmp	r1, #0
   6660c:	bne	66694 <fputs@plt+0x552ac>
   66610:	add	r2, r7, #1
   66614:	mov	r0, r8
   66618:	movw	r1, #30908	; 0x78bc
   6661c:	movt	r1, #8
   66620:	bl	1aabc <fputs@plt+0x96d4>
   66624:	b	6669c <fputs@plt+0x552b4>
   66628:	mov	r2, #0
   6662c:	add	r1, r2, r2, lsl #3
   66630:	add	r1, r5, r1, lsl #3
   66634:	ldr	r2, [r1, #24]
   66638:	cmn	ip, #1
   6663c:	bgt	66654 <fputs@plt+0x5526c>
   66640:	ldrsh	ip, [r2, #32]
   66644:	cmp	ip, #0
   66648:	movw	r3, #23240	; 0x5ac8
   6664c:	movt	r3, #8
   66650:	bmi	6665c <fputs@plt+0x55274>
   66654:	ldr	r1, [r2, #4]
   66658:	ldr	r3, [r1, ip, lsl #4]
   6665c:	ldr	r1, [sp, #16]
   66660:	cmp	r1, #0
   66664:	mvn	r6, #0
   66668:	beq	66690 <fputs@plt+0x552a8>
   6666c:	ldr	r0, [sp, #12]
   66670:	cmp	r0, #0
   66674:	beq	6656c <fputs@plt+0x55184>
   66678:	ldr	r2, [r2]
   6667c:	mov	r0, r8
   66680:	movw	r1, #20293	; 0x4f45
   66684:	movt	r1, #8
   66688:	bl	1aabc <fputs@plt+0x96d4>
   6668c:	b	6669c <fputs@plt+0x552b4>
   66690:	ldr	r1, [r0, #8]
   66694:	mov	r0, r8
   66698:	bl	19540 <fputs@plt+0x8158>
   6669c:	mov	r3, r0
   666a0:	movw	r0, #17156	; 0x4304
   666a4:	movt	r0, #1
   666a8:	str	r0, [sp]
   666ac:	b	66570 <fputs@plt+0x55188>
   666b0:	mov	r0, sl
   666b4:	mov	r1, r5
   666b8:	mov	r2, r4
   666bc:	sub	sp, fp, #28
   666c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   666c4:	b	718ec <fputs@plt+0x60504>
   666c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   666cc:	add	fp, sp, #28
   666d0:	sub	sp, sp, #4
   666d4:	mov	r4, r3
   666d8:	mov	r9, r2
   666dc:	mov	r7, r1
   666e0:	mov	r8, r0
   666e4:	ldrd	r0, [r1]
   666e8:	add	r0, r0, r2
   666ec:	cmp	r0, r1
   666f0:	bls	66748 <fputs@plt+0x55360>
   666f4:	add	r0, r0, r0, lsl #3
   666f8:	mov	r1, #8
   666fc:	add	r2, r1, r0, lsl #3
   66700:	mov	r0, r8
   66704:	mov	r1, r7
   66708:	mov	r3, #0
   6670c:	bl	20b40 <fputs@plt+0xf758>
   66710:	cmp	r0, #0
   66714:	beq	667f0 <fputs@plt+0x55408>
   66718:	mov	sl, r0
   6671c:	mov	r0, r8
   66720:	mov	r1, sl
   66724:	bl	20738 <fputs@plt+0xf350>
   66728:	sub	r0, r0, #80	; 0x50
   6672c:	movw	r1, #36409	; 0x8e39
   66730:	movt	r1, #14563	; 0x38e3
   66734:	umull	r0, r1, r0, r1
   66738:	mov	r0, #1
   6673c:	add	r0, r0, r1, lsr #4
   66740:	str	r0, [sl, #4]
   66744:	b	6674c <fputs@plt+0x55364>
   66748:	mov	sl, r7
   6674c:	ldr	r6, [sl]
   66750:	cmp	r6, r4
   66754:	ble	66798 <fputs@plt+0x553b0>
   66758:	add	r0, r6, r6, lsl #3
   6675c:	add	r0, sl, r0, lsl #3
   66760:	sub	r7, r0, #64	; 0x40
   66764:	add	r0, r6, r9
   66768:	add	r0, r0, r0, lsl #3
   6676c:	add	r0, sl, r0, lsl #3
   66770:	sub	r5, r0, #64	; 0x40
   66774:	mov	r0, r5
   66778:	mov	r1, r7
   6677c:	mov	r2, #72	; 0x48
   66780:	bl	11244 <memcpy@plt>
   66784:	sub	r7, r7, #72	; 0x48
   66788:	sub	r5, r5, #72	; 0x48
   6678c:	sub	r6, r6, #1
   66790:	cmp	r6, r4
   66794:	bgt	66774 <fputs@plt+0x5538c>
   66798:	ldr	r0, [sl]
   6679c:	add	r0, r0, r9
   667a0:	add	r5, r4, r4, lsl #3
   667a4:	mov	r1, sl
   667a8:	str	r0, [r1], r5, lsl #3
   667ac:	add	r0, r1, #8
   667b0:	add	r1, r9, r9, lsl #3
   667b4:	lsl	r2, r1, #3
   667b8:	mov	r1, #0
   667bc:	bl	1119c <memset@plt>
   667c0:	cmp	r9, #1
   667c4:	blt	667ec <fputs@plt+0x55404>
   667c8:	add	r0, r4, r9
   667cc:	mov	r1, #52	; 0x34
   667d0:	add	r1, r1, r5, lsl #3
   667d4:	mvn	r2, #0
   667d8:	str	r2, [sl, r1]
   667dc:	add	r1, r1, #72	; 0x48
   667e0:	add	r4, r4, #1
   667e4:	cmp	r4, r0
   667e8:	blt	667d8 <fputs@plt+0x553f0>
   667ec:	mov	r7, sl
   667f0:	mov	r0, r7
   667f4:	sub	sp, fp, #28
   667f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   667fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   66800:	add	fp, sp, #28
   66804:	sub	sp, sp, #4
   66808:	cmp	r1, #0
   6680c:	beq	6690c <fputs@plt+0x55524>
   66810:	mov	r4, r3
   66814:	mov	r5, r2
   66818:	mov	sl, r1
   6681c:	mov	r7, r0
   66820:	mov	r9, #1
   66824:	b	6683c <fputs@plt+0x55454>
   66828:	ldr	r0, [fp, #8]
   6682c:	cmp	r0, #0
   66830:	ldrne	sl, [sl, #48]	; 0x30
   66834:	cmpne	sl, #0
   66838:	beq	6690c <fputs@plt+0x55524>
   6683c:	ldr	r1, [sl]
   66840:	mov	r0, r7
   66844:	mov	r2, r5
   66848:	mov	r3, r4
   6684c:	bl	66914 <fputs@plt+0x5552c>
   66850:	ldr	r1, [sl, #36]	; 0x24
   66854:	mov	r0, r7
   66858:	mov	r2, r5
   6685c:	mov	r3, r4
   66860:	bl	66914 <fputs@plt+0x5552c>
   66864:	ldr	r1, [sl, #44]	; 0x2c
   66868:	mov	r0, r7
   6686c:	mov	r2, r5
   66870:	mov	r3, r4
   66874:	bl	66914 <fputs@plt+0x5552c>
   66878:	ldr	r1, [sl, #40]	; 0x28
   6687c:	mov	r0, r7
   66880:	mov	r2, r5
   66884:	mov	r3, r4
   66888:	bl	66980 <fputs@plt+0x55598>
   6688c:	str	r0, [sl, #40]	; 0x28
   66890:	ldr	r1, [sl, #32]
   66894:	mov	r0, r7
   66898:	mov	r2, r5
   6689c:	mov	r3, r4
   668a0:	bl	66980 <fputs@plt+0x55598>
   668a4:	str	r0, [sl, #32]
   668a8:	ldr	r0, [sl, #28]
   668ac:	ldr	r6, [r0]
   668b0:	cmp	r6, #1
   668b4:	blt	66828 <fputs@plt+0x55440>
   668b8:	add	r8, r0, #45	; 0x2d
   668bc:	b	668d0 <fputs@plt+0x554e8>
   668c0:	add	r8, r8, #72	; 0x48
   668c4:	sub	r6, r6, #1
   668c8:	cmp	r6, #0
   668cc:	ble	66828 <fputs@plt+0x55440>
   668d0:	ldr	r1, [r8, #-17]	; 0xffffffef
   668d4:	str	r9, [sp]
   668d8:	mov	r0, r7
   668dc:	mov	r2, r5
   668e0:	mov	r3, r4
   668e4:	bl	667fc <fputs@plt+0x55414>
   668e8:	ldrb	r0, [r8]
   668ec:	tst	r0, #4
   668f0:	beq	668c0 <fputs@plt+0x554d8>
   668f4:	ldr	r1, [r8, #27]
   668f8:	mov	r0, r7
   668fc:	mov	r2, r5
   66900:	mov	r3, r4
   66904:	bl	66914 <fputs@plt+0x5552c>
   66908:	b	668c0 <fputs@plt+0x554d8>
   6690c:	sub	sp, fp, #28
   66910:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66914:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   66918:	add	fp, sp, #24
   6691c:	cmp	r1, #0
   66920:	beq	6697c <fputs@plt+0x55594>
   66924:	mov	r6, r1
   66928:	mov	r7, r0
   6692c:	ldr	r0, [r1]
   66930:	cmp	r0, #1
   66934:	blt	6697c <fputs@plt+0x55594>
   66938:	mov	r8, r3
   6693c:	mov	r9, r2
   66940:	mov	r4, #0
   66944:	mov	r5, #0
   66948:	ldr	r0, [r6, #4]
   6694c:	ldr	r1, [r0, r4]
   66950:	mov	r0, r7
   66954:	mov	r2, r9
   66958:	mov	r3, r8
   6695c:	bl	66980 <fputs@plt+0x55598>
   66960:	ldr	r1, [r6, #4]
   66964:	str	r0, [r1, r4]
   66968:	add	r4, r4, #20
   6696c:	add	r5, r5, #1
   66970:	ldr	r0, [r6]
   66974:	cmp	r5, r0
   66978:	blt	66948 <fputs@plt+0x55560>
   6697c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   66980:	push	{r4, r5, r6, r7, fp, lr}
   66984:	add	fp, sp, #16
   66988:	sub	sp, sp, #8
   6698c:	cmp	r1, #0
   66990:	beq	66a50 <fputs@plt+0x55668>
   66994:	mov	r6, r3
   66998:	mov	r7, r2
   6699c:	mov	r4, r1
   669a0:	mov	r5, r0
   669a4:	ldrb	r0, [r1]
   669a8:	cmp	r0, #152	; 0x98
   669ac:	bne	669fc <fputs@plt+0x55614>
   669b0:	ldr	r0, [r4, #28]
   669b4:	cmp	r0, r7
   669b8:	bne	669fc <fputs@plt+0x55614>
   669bc:	ldrsh	r0, [r4, #32]
   669c0:	cmn	r0, #1
   669c4:	ble	66a80 <fputs@plt+0x55698>
   669c8:	ldr	r1, [r6, #4]
   669cc:	add	r0, r0, r0, lsl #2
   669d0:	ldr	r1, [r1, r0, lsl #2]
   669d4:	mov	r0, r5
   669d8:	mov	r2, #0
   669dc:	bl	5ab94 <fputs@plt+0x497ac>
   669e0:	mov	r6, r0
   669e4:	mov	r0, r5
   669e8:	mov	r1, r4
   669ec:	bl	4455c <fputs@plt+0x33174>
   669f0:	mov	r0, r6
   669f4:	sub	sp, fp, #16
   669f8:	pop	{r4, r5, r6, r7, fp, pc}
   669fc:	ldr	r1, [r4, #12]
   66a00:	mov	r0, r5
   66a04:	mov	r2, r7
   66a08:	mov	r3, r6
   66a0c:	bl	66980 <fputs@plt+0x55598>
   66a10:	str	r0, [r4, #12]
   66a14:	ldr	r1, [r4, #16]
   66a18:	mov	r0, r5
   66a1c:	mov	r2, r7
   66a20:	mov	r3, r6
   66a24:	bl	66980 <fputs@plt+0x55598>
   66a28:	str	r0, [r4, #16]
   66a2c:	ldrb	r0, [r4, #5]
   66a30:	tst	r0, #8
   66a34:	bne	66a58 <fputs@plt+0x55670>
   66a38:	ldr	r1, [r4, #20]
   66a3c:	mov	r0, r5
   66a40:	mov	r2, r7
   66a44:	mov	r3, r6
   66a48:	bl	66914 <fputs@plt+0x5552c>
   66a4c:	b	66a74 <fputs@plt+0x5568c>
   66a50:	mov	r4, #0
   66a54:	b	66a74 <fputs@plt+0x5568c>
   66a58:	ldr	r1, [r4, #20]
   66a5c:	mov	r0, #1
   66a60:	str	r0, [sp]
   66a64:	mov	r0, r5
   66a68:	mov	r2, r7
   66a6c:	mov	r3, r6
   66a70:	bl	667fc <fputs@plt+0x55414>
   66a74:	mov	r0, r4
   66a78:	sub	sp, fp, #16
   66a7c:	pop	{r4, r5, r6, r7, fp, pc}
   66a80:	mov	r0, #101	; 0x65
   66a84:	strb	r0, [r4]
   66a88:	b	66a74 <fputs@plt+0x5568c>
   66a8c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   66a90:	add	fp, sp, #24
   66a94:	mov	r9, r2
   66a98:	mov	r5, r0
   66a9c:	mov	r7, #0
   66aa0:	mov	r6, r1
   66aa4:	add	r7, r7, #1
   66aa8:	ldr	r1, [r1, #48]	; 0x30
   66aac:	cmp	r1, #0
   66ab0:	bne	66aa0 <fputs@plt+0x556b8>
   66ab4:	cmp	r6, #0
   66ab8:	beq	66af4 <fputs@plt+0x5570c>
   66abc:	mov	r8, #0
   66ac0:	ldr	r4, [r6, #48]	; 0x30
   66ac4:	str	r8, [r6, #48]	; 0x30
   66ac8:	mov	r0, r5
   66acc:	mov	r1, r6
   66ad0:	mov	r2, r9
   66ad4:	bl	4cf14 <fputs@plt+0x3bb2c>
   66ad8:	str	r4, [r6, #48]	; 0x30
   66adc:	cmp	r0, #0
   66ae0:	bne	66af8 <fputs@plt+0x55710>
   66ae4:	strh	r7, [r6, #6]
   66ae8:	ldr	r6, [r6, #52]	; 0x34
   66aec:	cmp	r6, #0
   66af0:	bne	66ac0 <fputs@plt+0x556d8>
   66af4:	mov	r0, #0
   66af8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   66afc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   66b00:	add	fp, sp, #28
   66b04:	sub	sp, sp, #92	; 0x5c
   66b08:	mov	sl, r2
   66b0c:	mov	r4, r1
   66b10:	mov	r6, r0
   66b14:	ldr	r8, [r0, #8]
   66b18:	ldr	r0, [r1]
   66b1c:	ldr	r7, [r1, #28]
   66b20:	ldr	r1, [r1, #48]	; 0x30
   66b24:	str	r1, [fp, #-52]	; 0xffffffcc
   66b28:	ldr	r9, [r0]
   66b2c:	mov	r5, #0
   66b30:	str	r5, [sp]
   66b34:	mov	r0, r6
   66b38:	mov	r1, #33	; 0x21
   66b3c:	mov	r2, #0
   66b40:	mov	r3, #0
   66b44:	bl	5c38c <fputs@plt+0x4afa4>
   66b48:	cmp	r0, #0
   66b4c:	beq	66b58 <fputs@plt+0x55770>
   66b50:	sub	sp, fp, #28
   66b54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66b58:	str	r9, [sp, #44]	; 0x2c
   66b5c:	str	sl, [sp, #36]	; 0x24
   66b60:	str	r8, [sp, #52]	; 0x34
   66b64:	mov	r0, r8
   66b68:	bl	587d4 <fputs@plt+0x473ec>
   66b6c:	mov	r8, r0
   66b70:	mov	r9, r6
   66b74:	mov	r0, r6
   66b78:	mov	r1, r4
   66b7c:	mov	r2, r8
   66b80:	bl	64038 <fputs@plt+0x52c50>
   66b84:	ldr	r0, [r4, #60]	; 0x3c
   66b88:	str	r0, [sp, #60]	; 0x3c
   66b8c:	str	r5, [r4, #60]	; 0x3c
   66b90:	ldr	r3, [r4, #12]
   66b94:	ldr	r0, [r4, #16]
   66b98:	str	r0, [sp, #28]
   66b9c:	ldr	r0, [r4, #44]	; 0x2c
   66ba0:	str	r0, [fp, #-56]	; 0xffffffc8
   66ba4:	ldr	r0, [r4, #56]	; 0x38
   66ba8:	str	r0, [sp, #56]	; 0x38
   66bac:	str	r5, [r4, #56]	; 0x38
   66bb0:	str	r5, [r4, #12]
   66bb4:	mov	sl, #0
   66bb8:	str	r5, [r4, #16]
   66bbc:	ldr	r0, [r7]
   66bc0:	cmp	r0, #1
   66bc4:	blt	66bfc <fputs@plt+0x55814>
   66bc8:	add	r0, r7, #52	; 0x34
   66bcc:	mov	r1, #0
   66bd0:	ldrb	r2, [r0, #-7]
   66bd4:	tst	r2, #32
   66bd8:	bne	66bf8 <fputs@plt+0x55810>
   66bdc:	add	r0, r0, #72	; 0x48
   66be0:	add	r1, r1, #1
   66be4:	ldr	r2, [r7]
   66be8:	cmp	r1, r2
   66bec:	blt	66bd0 <fputs@plt+0x557e8>
   66bf0:	mov	sl, #0
   66bf4:	b	66bfc <fputs@plt+0x55814>
   66bf8:	ldr	sl, [r0]
   66bfc:	str	r8, [sp, #40]	; 0x28
   66c00:	mov	r5, r9
   66c04:	ldr	r7, [r9, #72]	; 0x48
   66c08:	add	r1, r7, #1
   66c0c:	str	r1, [r9, #72]	; 0x48
   66c10:	ldrb	r0, [r4, #4]
   66c14:	cmp	r0, #115	; 0x73
   66c18:	str	r3, [sp, #32]
   66c1c:	bne	66c40 <fputs@plt+0x55858>
   66c20:	str	r1, [sp, #48]	; 0x30
   66c24:	add	r0, r7, #2
   66c28:	str	r0, [r5, #72]	; 0x48
   66c2c:	mov	r1, #6
   66c30:	ldr	r6, [fp, #-56]	; 0xffffffc8
   66c34:	cmp	r6, #0
   66c38:	movwne	r1, #8
   66c3c:	b	66c58 <fputs@plt+0x55870>
   66c40:	mov	r1, #5
   66c44:	ldr	r6, [fp, #-56]	; 0xffffffc8
   66c48:	cmp	r6, #0
   66c4c:	movwne	r1, #7
   66c50:	mov	r0, #0
   66c54:	str	r0, [sp, #48]	; 0x30
   66c58:	sub	r0, fp, #48	; 0x30
   66c5c:	mov	r2, r7
   66c60:	bl	5b700 <fputs@plt+0x4a318>
   66c64:	ldr	r0, [r5, #76]	; 0x4c
   66c68:	add	r3, r0, #1
   66c6c:	str	r3, [r5, #76]	; 0x4c
   66c70:	ldr	r8, [sp, #44]	; 0x2c
   66c74:	str	r8, [sp]
   66c78:	ldr	r9, [sp, #52]	; 0x34
   66c7c:	mov	r0, r9
   66c80:	mov	r1, #60	; 0x3c
   66c84:	mov	r2, sl
   66c88:	str	r3, [sp, #24]
   66c8c:	bl	46a3c <fputs@plt+0x35654>
   66c90:	cmp	r6, #0
   66c94:	beq	66cd4 <fputs@plt+0x558ec>
   66c98:	mov	r0, r5
   66c9c:	mov	r1, r4
   66ca0:	bl	67884 <fputs@plt+0x5649c>
   66ca4:	ldr	r1, [r6]
   66ca8:	mvn	r2, #5
   66cac:	mov	r3, #0
   66cb0:	str	r3, [sp]
   66cb4:	stmib	sp, {r0, r2}
   66cb8:	add	r3, r1, #2
   66cbc:	mov	r0, r9
   66cc0:	mov	r1, #57	; 0x39
   66cc4:	mov	r2, r7
   66cc8:	bl	568bc <fputs@plt+0x454d4>
   66ccc:	str	r6, [fp, #-32]	; 0xffffffe0
   66cd0:	b	66ce8 <fputs@plt+0x55900>
   66cd4:	mov	r0, r9
   66cd8:	mov	r1, #57	; 0x39
   66cdc:	mov	r2, r7
   66ce0:	mov	r3, r8
   66ce4:	bl	5722c <fputs@plt+0x45e44>
   66ce8:	mov	r8, r7
   66cec:	ldr	r2, [sp, #48]	; 0x30
   66cf0:	cmp	r2, #0
   66cf4:	beq	66d18 <fputs@plt+0x55930>
   66cf8:	mov	r0, r9
   66cfc:	mov	r1, #57	; 0x39
   66d00:	mov	r3, #0
   66d04:	bl	5722c <fputs@plt+0x45e44>
   66d08:	str	r0, [r4, #20]
   66d0c:	ldr	r0, [r4, #8]
   66d10:	orr	r0, r0, #16
   66d14:	str	r0, [r4, #8]
   66d18:	mov	r0, #0
   66d1c:	str	r0, [r4, #44]	; 0x2c
   66d20:	ldr	r7, [fp, #-52]	; 0xffffffcc
   66d24:	str	r0, [r7, #52]	; 0x34
   66d28:	sub	r2, fp, #48	; 0x30
   66d2c:	mov	r0, r5
   66d30:	mov	r1, r7
   66d34:	bl	4cf14 <fputs@plt+0x3bb2c>
   66d38:	str	r4, [r7, #52]	; 0x34
   66d3c:	cmp	r0, #0
   66d40:	bne	66e88 <fputs@plt+0x55aa0>
   66d44:	mov	r0, r9
   66d48:	mov	r1, #108	; 0x6c
   66d4c:	mov	r2, r8
   66d50:	ldr	r3, [sp, #40]	; 0x28
   66d54:	bl	5722c <fputs@plt+0x45e44>
   66d58:	mov	r7, r6
   66d5c:	str	r0, [sp, #52]	; 0x34
   66d60:	mov	r0, r9
   66d64:	mov	r1, #104	; 0x68
   66d68:	mov	r2, sl
   66d6c:	bl	587b0 <fputs@plt+0x473c8>
   66d70:	cmp	r6, #0
   66d74:	beq	66d9c <fputs@plt+0x559b4>
   66d78:	ldr	r0, [r7]
   66d7c:	ldr	r1, [sp, #24]
   66d80:	str	r1, [sp]
   66d84:	add	r3, r0, #1
   66d88:	mov	r0, r9
   66d8c:	mov	r1, #47	; 0x2f
   66d90:	mov	r2, r8
   66d94:	bl	46a3c <fputs@plt+0x35654>
   66d98:	b	66db0 <fputs@plt+0x559c8>
   66d9c:	mov	r0, r9
   66da0:	mov	r1, #102	; 0x66
   66da4:	mov	r2, r8
   66da8:	ldr	r3, [sp, #24]
   66dac:	bl	5722c <fputs@plt+0x45e44>
   66db0:	ldr	r6, [sp, #36]	; 0x24
   66db4:	mov	r0, r9
   66db8:	mov	r1, #95	; 0x5f
   66dbc:	mov	r2, r8
   66dc0:	bl	587b0 <fputs@plt+0x473c8>
   66dc4:	mov	r0, r9
   66dc8:	bl	587d4 <fputs@plt+0x473ec>
   66dcc:	mov	r7, r0
   66dd0:	mov	r0, r9
   66dd4:	ldr	r1, [sp, #28]
   66dd8:	mov	r2, r7
   66ddc:	bl	67990 <fputs@plt+0x565a8>
   66de0:	ldr	r2, [r4]
   66de4:	mov	r0, #0
   66de8:	str	r0, [sp]
   66dec:	stmib	sp, {r0, r6, r7}
   66df0:	ldr	r6, [sp, #40]	; 0x28
   66df4:	str	r6, [sp, #16]
   66df8:	mov	r0, r5
   66dfc:	mov	r1, r4
   66e00:	mov	r3, sl
   66e04:	bl	64bf0 <fputs@plt+0x53808>
   66e08:	ldr	r2, [sp, #32]
   66e0c:	cmp	r2, #0
   66e10:	movne	r0, r9
   66e14:	movne	r1, #141	; 0x8d
   66e18:	movne	r3, r6
   66e1c:	blne	5722c <fputs@plt+0x45e44>
   66e20:	mov	r0, r9
   66e24:	mov	r1, r7
   66e28:	bl	58900 <fputs@plt+0x47518>
   66e2c:	ldrb	r0, [r4, #8]
   66e30:	tst	r0, #8
   66e34:	ldr	r7, [fp, #-52]	; 0xffffffcc
   66e38:	bne	66e5c <fputs@plt+0x55a74>
   66e3c:	mov	r0, #0
   66e40:	str	r0, [r4, #48]	; 0x30
   66e44:	sub	r2, fp, #48	; 0x30
   66e48:	mov	r0, r5
   66e4c:	mov	r1, r4
   66e50:	bl	4cf14 <fputs@plt+0x3bb2c>
   66e54:	str	r7, [r4, #48]	; 0x30
   66e58:	b	66e6c <fputs@plt+0x55a84>
   66e5c:	movw	r1, #30310	; 0x7666
   66e60:	movt	r1, #8
   66e64:	mov	r0, r5
   66e68:	bl	1aa38 <fputs@plt+0x9650>
   66e6c:	ldr	r1, [sp, #52]	; 0x34
   66e70:	mov	r0, r9
   66e74:	bl	56a9c <fputs@plt+0x456b4>
   66e78:	mov	r0, r9
   66e7c:	mov	r1, r6
   66e80:	bl	58900 <fputs@plt+0x47518>
   66e84:	ldr	r6, [fp, #-56]	; 0xffffffc8
   66e88:	ldr	r1, [r4, #44]	; 0x2c
   66e8c:	ldr	r0, [r5]
   66e90:	bl	445f8 <fputs@plt+0x33210>
   66e94:	ldr	r0, [sp, #56]	; 0x38
   66e98:	str	r0, [r4, #56]	; 0x38
   66e9c:	ldr	r0, [sp, #60]	; 0x3c
   66ea0:	str	r0, [r4, #60]	; 0x3c
   66ea4:	str	r6, [r4, #44]	; 0x2c
   66ea8:	sub	sp, fp, #28
   66eac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66eb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   66eb4:	add	fp, sp, #28
   66eb8:	sub	sp, sp, #148	; 0x94
   66ebc:	str	r2, [sp, #84]	; 0x54
   66ec0:	mov	r5, r1
   66ec4:	mov	sl, r0
   66ec8:	ldr	r8, [r0]
   66ecc:	ldr	r4, [r0, #8]
   66ed0:	mov	r0, r4
   66ed4:	bl	587d4 <fputs@plt+0x473ec>
   66ed8:	str	r0, [fp, #-84]	; 0xffffffac
   66edc:	str	r4, [fp, #-72]	; 0xffffffb8
   66ee0:	mov	r0, r4
   66ee4:	bl	587d4 <fputs@plt+0x473ec>
   66ee8:	str	r0, [sp, #80]	; 0x50
   66eec:	ldr	r7, [r5, #44]	; 0x2c
   66ef0:	ldr	r6, [r5, #48]	; 0x30
   66ef4:	ldrb	r0, [r5, #4]
   66ef8:	ldr	r9, [r7]
   66efc:	str	r0, [fp, #-76]	; 0xffffffb4
   66f00:	cmp	r0, #116	; 0x74
   66f04:	beq	66f14 <fputs@plt+0x55b2c>
   66f08:	ldrb	r0, [r8, #69]	; 0x45
   66f0c:	cmp	r0, #0
   66f10:	beq	6704c <fputs@plt+0x55c64>
   66f14:	mov	r0, #4
   66f18:	add	r2, r0, r9, lsl #2
   66f1c:	mov	r0, #0
   66f20:	str	r0, [sp, #68]	; 0x44
   66f24:	mov	r0, r8
   66f28:	mov	r3, #0
   66f2c:	bl	20bb8 <fputs@plt+0xf7d0>
   66f30:	mov	r4, r0
   66f34:	cmp	r0, #0
   66f38:	mov	r0, #0
   66f3c:	beq	66f7c <fputs@plt+0x55b94>
   66f40:	str	r9, [r4]
   66f44:	cmp	r9, #1
   66f48:	blt	66f70 <fputs@plt+0x55b88>
   66f4c:	add	r0, r4, #4
   66f50:	ldr	r1, [r7, #4]
   66f54:	add	r1, r1, #16
   66f58:	mov	r2, r9
   66f5c:	ldrh	r3, [r1], #20
   66f60:	sub	r3, r3, #1
   66f64:	str	r3, [r0], #4
   66f68:	subs	r2, r2, #1
   66f6c:	bne	66f5c <fputs@plt+0x55b74>
   66f70:	mov	r0, sl
   66f74:	mov	r1, r5
   66f78:	bl	67884 <fputs@plt+0x5649c>
   66f7c:	str	r0, [sp, #48]	; 0x30
   66f80:	str	r7, [r5, #44]	; 0x2c
   66f84:	ldr	r0, [sl]
   66f88:	mov	r1, r7
   66f8c:	mov	r2, #0
   66f90:	bl	5aff0 <fputs@plt+0x49c08>
   66f94:	str	r0, [r6, #44]	; 0x2c
   66f98:	ldr	r0, [fp, #-76]	; 0xffffffb4
   66f9c:	cmp	r0, #116	; 0x74
   66fa0:	mov	r0, #0
   66fa4:	str	r0, [sp, #56]	; 0x38
   66fa8:	str	r6, [fp, #-80]	; 0xffffffb0
   66fac:	str	r4, [sp, #52]	; 0x34
   66fb0:	str	r8, [sp, #16]
   66fb4:	beq	67128 <fputs@plt+0x55d40>
   66fb8:	ldr	r0, [r5]
   66fbc:	ldr	r7, [r0]
   66fc0:	ldr	r0, [sl, #76]	; 0x4c
   66fc4:	add	r3, r0, #1
   66fc8:	add	r0, r3, r7
   66fcc:	str	r0, [sl, #76]	; 0x4c
   66fd0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   66fd4:	mov	r1, #22
   66fd8:	mov	r2, #0
   66fdc:	str	r3, [sp, #68]	; 0x44
   66fe0:	bl	5722c <fputs@plt+0x45e44>
   66fe4:	mov	r0, r8
   66fe8:	mov	r1, r7
   66fec:	mov	r2, #1
   66ff0:	bl	56e34 <fputs@plt+0x45a4c>
   66ff4:	cmp	r0, #0
   66ff8:	beq	67118 <fputs@plt+0x55d30>
   66ffc:	mov	r4, r0
   67000:	cmp	r7, #1
   67004:	blt	67124 <fputs@plt+0x55d3c>
   67008:	mov	r8, #0
   6700c:	mov	r6, #0
   67010:	mov	r0, sl
   67014:	mov	r1, r5
   67018:	mov	r2, r6
   6701c:	bl	67820 <fputs@plt+0x56438>
   67020:	add	r1, r4, r6, lsl #2
   67024:	str	r0, [r1, #20]
   67028:	ldr	r0, [r4, #16]
   6702c:	strb	r8, [r0, r6]
   67030:	add	r6, r6, #1
   67034:	cmp	r7, r6
   67038:	bne	67010 <fputs@plt+0x55c28>
   6703c:	str	r4, [sp, #56]	; 0x38
   67040:	ldr	r8, [sp, #16]
   67044:	ldr	r6, [fp, #-80]	; 0xffffffb0
   67048:	b	67128 <fputs@plt+0x55d40>
   6704c:	mov	r4, #1
   67050:	b	6707c <fputs@plt+0x55c94>
   67054:	mov	r7, r0
   67058:	ldr	r0, [r0, #4]
   6705c:	add	r1, r9, r9, lsl #2
   67060:	add	r0, r0, r1, lsl #2
   67064:	strh	r4, [r0, #16]
   67068:	add	r9, r9, #1
   6706c:	ldrb	r0, [r8, #69]	; 0x45
   67070:	add	r4, r4, #1
   67074:	cmp	r0, #0
   67078:	bne	66f14 <fputs@plt+0x55b2c>
   6707c:	ldr	r0, [r5]
   67080:	ldr	r0, [r0]
   67084:	cmp	r4, r0
   67088:	bgt	66f14 <fputs@plt+0x55b2c>
   6708c:	cmp	r9, #1
   67090:	blt	670c4 <fputs@plt+0x55cdc>
   67094:	ldr	r0, [r7, #4]
   67098:	add	r1, r0, #16
   6709c:	mov	r0, #0
   670a0:	ldrh	r2, [r1]
   670a4:	cmp	r4, r2
   670a8:	addne	r1, r1, #20
   670ac:	addne	r0, r0, #1
   670b0:	cmpne	r9, r0
   670b4:	bne	670a0 <fputs@plt+0x55cb8>
   670b8:	cmp	r0, r9
   670bc:	bne	6706c <fputs@plt+0x55c84>
   670c0:	b	670d0 <fputs@plt+0x55ce8>
   670c4:	mov	r0, #0
   670c8:	cmp	r0, r9
   670cc:	bne	6706c <fputs@plt+0x55c84>
   670d0:	mov	r0, r8
   670d4:	mov	r1, #132	; 0x84
   670d8:	mov	r2, #0
   670dc:	bl	4e7e0 <fputs@plt+0x3d3f8>
   670e0:	cmp	r0, #0
   670e4:	beq	676e8 <fputs@plt+0x56300>
   670e8:	mov	r2, r0
   670ec:	str	r4, [r0, #8]
   670f0:	ldr	r0, [r0, #4]
   670f4:	orr	r0, r0, #1024	; 0x400
   670f8:	str	r0, [r2, #4]
   670fc:	mov	r0, sl
   67100:	mov	r1, r7
   67104:	bl	4e654 <fputs@plt+0x3d26c>
   67108:	cmp	r0, #0
   6710c:	bne	67054 <fputs@plt+0x55c6c>
   67110:	mov	r7, #0
   67114:	b	6706c <fputs@plt+0x55c84>
   67118:	mov	r0, #0
   6711c:	str	r0, [sp, #56]	; 0x38
   67120:	b	67128 <fputs@plt+0x55d40>
   67124:	str	r4, [sp, #56]	; 0x38
   67128:	mov	r7, #0
   6712c:	str	r7, [r5, #48]	; 0x30
   67130:	str	r7, [r6, #52]	; 0x34
   67134:	ldr	r2, [r5, #44]	; 0x2c
   67138:	movw	r3, #27749	; 0x6c65
   6713c:	movt	r3, #8
   67140:	mov	r0, sl
   67144:	mov	r1, r5
   67148:	bl	61750 <fputs@plt+0x50368>
   6714c:	ldr	r0, [r6, #48]	; 0x30
   67150:	cmp	r0, #0
   67154:	bne	67170 <fputs@plt+0x55d88>
   67158:	ldr	r2, [r6, #44]	; 0x2c
   6715c:	movw	r3, #27749	; 0x6c65
   67160:	movt	r3, #8
   67164:	mov	r0, sl
   67168:	mov	r1, r6
   6716c:	bl	61750 <fputs@plt+0x50368>
   67170:	mov	r0, sl
   67174:	mov	r1, r5
   67178:	ldr	r2, [fp, #-84]	; 0xffffffac
   6717c:	bl	64038 <fputs@plt+0x52c50>
   67180:	ldr	r0, [fp, #-76]	; 0xffffffb4
   67184:	cmp	r0, #116	; 0x74
   67188:	bne	671e4 <fputs@plt+0x55dfc>
   6718c:	ldr	r2, [r5, #12]
   67190:	cmp	r2, #0
   67194:	mov	r6, #0
   67198:	beq	671e8 <fputs@plt+0x55e00>
   6719c:	ldr	r0, [sl, #76]	; 0x4c
   671a0:	add	r7, r0, #2
   671a4:	str	r7, [sl, #76]	; 0x4c
   671a8:	ldr	r1, [r5, #16]
   671ac:	cmp	r1, #0
   671b0:	addne	r2, r1, #1
   671b4:	add	r6, r0, #1
   671b8:	ldr	r4, [fp, #-72]	; 0xffffffb8
   671bc:	mov	r0, r4
   671c0:	mov	r1, #30
   671c4:	mov	r3, r6
   671c8:	bl	5722c <fputs@plt+0x45e44>
   671cc:	mov	r0, r4
   671d0:	mov	r1, #30
   671d4:	mov	r2, r6
   671d8:	mov	r3, r7
   671dc:	bl	5722c <fputs@plt+0x45e44>
   671e0:	b	671e8 <fputs@plt+0x55e00>
   671e4:	mov	r6, #0
   671e8:	str	r7, [sp, #72]	; 0x48
   671ec:	ldr	r1, [r5, #56]	; 0x38
   671f0:	mov	r0, r8
   671f4:	bl	4455c <fputs@plt+0x33174>
   671f8:	mov	r4, #0
   671fc:	str	r4, [r5, #56]	; 0x38
   67200:	ldr	r1, [r5, #60]	; 0x3c
   67204:	mov	r0, r8
   67208:	bl	4455c <fputs@plt+0x33174>
   6720c:	str	r4, [r5, #60]	; 0x3c
   67210:	ldr	r1, [sl, #76]	; 0x4c
   67214:	add	r0, r1, #4
   67218:	str	r0, [sp, #76]	; 0x4c
   6721c:	str	r0, [sl, #76]	; 0x4c
   67220:	add	r7, r1, #1
   67224:	mov	r4, r1
   67228:	str	r1, [sp, #60]	; 0x3c
   6722c:	sub	r0, fp, #48	; 0x30
   67230:	mov	r1, #13
   67234:	mov	r2, r7
   67238:	bl	5b700 <fputs@plt+0x4a318>
   6723c:	add	r4, r4, #2
   67240:	sub	r0, fp, #68	; 0x44
   67244:	mov	r1, #13
   67248:	mov	r2, r4
   6724c:	bl	5b700 <fputs@plt+0x4a318>
   67250:	str	r5, [sp, #24]
   67254:	mov	r5, r6
   67258:	ldr	r8, [fp, #-72]	; 0xffffffb8
   6725c:	mov	r0, r8
   67260:	bl	5b7a4 <fputs@plt+0x4a3bc>
   67264:	add	r0, r0, #1
   67268:	str	r0, [sp]
   6726c:	mov	r0, r8
   67270:	mov	r1, #16
   67274:	mov	r2, r7
   67278:	mov	r3, #0
   6727c:	bl	46a3c <fputs@plt+0x35654>
   67280:	mov	r6, r0
   67284:	ldr	r1, [fp, #-80]	; 0xffffffb0
   67288:	str	r5, [r1, #12]
   6728c:	ldr	r5, [sp, #24]
   67290:	ldr	r0, [sl, #472]	; 0x1d8
   67294:	str	r0, [sp, #44]	; 0x2c
   67298:	mov	r0, sl
   6729c:	sub	r2, fp, #48	; 0x30
   672a0:	bl	4cf14 <fputs@plt+0x3bb2c>
   672a4:	mov	r0, r8
   672a8:	str	r7, [sp, #88]	; 0x58
   672ac:	mov	r1, r7
   672b0:	bl	5cc44 <fputs@plt+0x4b85c>
   672b4:	mov	r0, r8
   672b8:	mov	r1, r6
   672bc:	bl	568a8 <fputs@plt+0x454c0>
   672c0:	mov	r0, r8
   672c4:	bl	5b7a4 <fputs@plt+0x4a3bc>
   672c8:	add	r0, r0, #1
   672cc:	str	r0, [sp]
   672d0:	mov	r0, r8
   672d4:	mov	r1, #16
   672d8:	mov	r2, r4
   672dc:	mov	r3, #0
   672e0:	bl	46a3c <fputs@plt+0x35654>
   672e4:	str	r0, [sp, #36]	; 0x24
   672e8:	ldr	r6, [r5, #12]
   672ec:	ldr	r7, [r5, #16]
   672f0:	ldr	r0, [sp, #72]	; 0x48
   672f4:	str	r0, [r5, #12]
   672f8:	mov	r0, #0
   672fc:	str	r0, [sp, #72]	; 0x48
   67300:	mov	r0, #0
   67304:	str	r0, [r5, #16]
   67308:	ldr	r0, [sl, #472]	; 0x1d8
   6730c:	str	r0, [sp, #40]	; 0x28
   67310:	mov	r0, sl
   67314:	mov	r1, r5
   67318:	sub	r2, fp, #68	; 0x44
   6731c:	bl	4cf14 <fputs@plt+0x3bb2c>
   67320:	str	r6, [r5, #12]
   67324:	str	r7, [r5, #16]
   67328:	mov	r0, r8
   6732c:	str	r4, [sp, #64]	; 0x40
   67330:	mov	r1, r4
   67334:	bl	5cc44 <fputs@plt+0x4b85c>
   67338:	ldr	r0, [sp, #60]	; 0x3c
   6733c:	add	r0, r0, #3
   67340:	str	r0, [sp, #28]
   67344:	str	r0, [sp]
   67348:	ldr	r7, [sp, #68]	; 0x44
   6734c:	str	r7, [sp, #4]
   67350:	ldr	r6, [sp, #56]	; 0x38
   67354:	str	r6, [sp, #8]
   67358:	ldr	r4, [fp, #-84]	; 0xffffffac
   6735c:	str	r4, [sp, #12]
   67360:	mov	r0, sl
   67364:	mov	r1, r5
   67368:	sub	r2, fp, #48	; 0x30
   6736c:	ldr	r3, [sp, #84]	; 0x54
   67370:	bl	679c4 <fputs@plt+0x565dc>
   67374:	str	r0, [sp, #60]	; 0x3c
   67378:	ldr	r8, [fp, #-76]	; 0xffffffb4
   6737c:	sub	r0, r8, #115	; 0x73
   67380:	uxtb	r0, r0
   67384:	str	r0, [sp, #32]
   67388:	cmp	r0, #1
   6738c:	bhi	673b8 <fputs@plt+0x55fd0>
   67390:	ldr	r0, [sp, #76]	; 0x4c
   67394:	stm	sp, {r0, r7}
   67398:	str	r6, [sp, #8]
   6739c:	str	r4, [sp, #12]
   673a0:	sub	r2, fp, #68	; 0x44
   673a4:	mov	r0, sl
   673a8:	mov	r1, r5
   673ac:	ldr	r3, [sp, #84]	; 0x54
   673b0:	bl	679c4 <fputs@plt+0x565dc>
   673b4:	str	r0, [sp, #72]	; 0x48
   673b8:	str	sl, [sp, #20]
   673bc:	mov	r0, r6
   673c0:	bl	2f8f4 <fputs@plt+0x1e50c>
   673c4:	sub	r0, r8, #117	; 0x75
   673c8:	uxtb	r0, r0
   673cc:	cmp	r0, #2
   673d0:	str	r4, [sp, #68]	; 0x44
   673d4:	mov	sl, r4
   673d8:	ldr	r6, [fp, #-80]	; 0xffffffb0
   673dc:	bcc	67430 <fputs@plt+0x56048>
   673e0:	ldr	r7, [fp, #-72]	; 0xffffffb8
   673e4:	mov	r0, r7
   673e8:	mov	r1, #14
   673ec:	ldr	r2, [sp, #76]	; 0x4c
   673f0:	ldr	r3, [sp, #72]	; 0x48
   673f4:	bl	5722c <fputs@plt+0x45e44>
   673f8:	mov	sl, r0
   673fc:	mov	r0, r7
   67400:	mov	r1, #18
   67404:	ldr	r2, [sp, #64]	; 0x40
   67408:	mov	r3, r4
   6740c:	bl	5722c <fputs@plt+0x45e44>
   67410:	str	r0, [sp, #68]	; 0x44
   67414:	mov	r0, r7
   67418:	mov	r1, sl
   6741c:	bl	56a9c <fputs@plt+0x456b4>
   67420:	ldrsh	r1, [r6, #6]
   67424:	ldrsh	r0, [r5, #6]
   67428:	bl	676f4 <fputs@plt+0x5630c>
   6742c:	strh	r0, [r5, #6]
   67430:	cmp	r8, #118	; 0x76
   67434:	bne	67458 <fputs@plt+0x56070>
   67438:	ldrsh	r0, [r6, #6]
   6743c:	ldrsh	r1, [r5, #6]
   67440:	cmp	r1, r0
   67444:	mov	r4, sl
   67448:	ldr	r6, [sp, #28]
   6744c:	strhgt	r0, [r5, #6]
   67450:	movgt	r4, sl
   67454:	b	6749c <fputs@plt+0x560b4>
   67458:	ldr	r7, [fp, #-72]	; 0xffffffb8
   6745c:	mov	r0, r7
   67460:	mov	r1, #14
   67464:	ldr	r6, [sp, #28]
   67468:	mov	r2, r6
   6746c:	ldr	r3, [sp, #60]	; 0x3c
   67470:	bl	5722c <fputs@plt+0x45e44>
   67474:	mov	ip, r0
   67478:	mov	r0, r7
   6747c:	mov	r1, #18
   67480:	ldr	r2, [sp, #88]	; 0x58
   67484:	mov	r3, r4
   67488:	mov	r4, ip
   6748c:	bl	5722c <fputs@plt+0x45e44>
   67490:	mov	r0, r7
   67494:	mov	r1, r4
   67498:	bl	56a9c <fputs@plt+0x456b4>
   6749c:	ldr	r8, [fp, #-72]	; 0xffffffb8
   674a0:	mov	r0, r8
   674a4:	mov	r1, #14
   674a8:	mov	r2, r6
   674ac:	ldr	r3, [sp, #60]	; 0x3c
   674b0:	bl	5722c <fputs@plt+0x45e44>
   674b4:	mov	r7, r0
   674b8:	mov	r0, r8
   674bc:	mov	r1, #18
   674c0:	ldr	r2, [sp, #88]	; 0x58
   674c4:	mov	r3, sl
   674c8:	bl	5722c <fputs@plt+0x45e44>
   674cc:	mov	r0, r8
   674d0:	ldr	r1, [sp, #80]	; 0x50
   674d4:	bl	56a9c <fputs@plt+0x456b4>
   674d8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   674dc:	cmp	r0, #116	; 0x74
   674e0:	bne	674f4 <fputs@plt+0x5610c>
   674e4:	str	r7, [fp, #-76]	; 0xffffffb4
   674e8:	str	r7, [sp, #60]	; 0x3c
   674ec:	ldr	r7, [fp, #-72]	; 0xffffffb8
   674f0:	b	67540 <fputs@plt+0x56158>
   674f4:	cmp	r0, #118	; 0x76
   674f8:	bne	67510 <fputs@plt+0x56128>
   674fc:	add	r0, r7, #1
   67500:	str	r0, [sp, #60]	; 0x3c
   67504:	str	r7, [fp, #-76]	; 0xffffffb4
   67508:	ldr	r7, [fp, #-72]	; 0xffffffb8
   6750c:	b	67540 <fputs@plt+0x56158>
   67510:	ldr	r6, [fp, #-72]	; 0xffffffb8
   67514:	mov	r0, r6
   67518:	mov	r1, #18
   6751c:	ldr	r2, [sp, #88]	; 0x58
   67520:	mov	r3, sl
   67524:	bl	5722c <fputs@plt+0x45e44>
   67528:	str	r0, [fp, #-76]	; 0xffffffb4
   6752c:	mov	r0, r6
   67530:	ldr	r1, [sp, #80]	; 0x50
   67534:	bl	56a9c <fputs@plt+0x456b4>
   67538:	str	r7, [sp, #60]	; 0x3c
   6753c:	mov	r7, r6
   67540:	ldr	r6, [sp, #20]
   67544:	mov	r0, r7
   67548:	bl	5b7a4 <fputs@plt+0x4a3bc>
   6754c:	str	r0, [fp, #-72]	; 0xffffffb8
   67550:	ldr	r0, [sp, #32]
   67554:	cmp	r0, #1
   67558:	bhi	67570 <fputs@plt+0x56188>
   6755c:	mov	r0, r7
   67560:	mov	r1, #14
   67564:	ldr	r2, [sp, #76]	; 0x4c
   67568:	ldr	r3, [sp, #72]	; 0x48
   6756c:	bl	5722c <fputs@plt+0x45e44>
   67570:	mov	r0, r7
   67574:	mov	r1, #18
   67578:	ldr	r8, [sp, #64]	; 0x40
   6757c:	mov	r2, r8
   67580:	mov	r3, r4
   67584:	bl	5722c <fputs@plt+0x45e44>
   67588:	mov	r0, r7
   6758c:	mov	sl, r4
   67590:	ldr	r4, [sp, #80]	; 0x50
   67594:	mov	r1, r4
   67598:	bl	56a9c <fputs@plt+0x456b4>
   6759c:	mov	r0, r7
   675a0:	ldr	r1, [sp, #36]	; 0x24
   675a4:	bl	568a8 <fputs@plt+0x454c0>
   675a8:	mov	r0, r7
   675ac:	mov	r1, #18
   675b0:	ldr	r2, [sp, #88]	; 0x58
   675b4:	ldr	r3, [sp, #68]	; 0x44
   675b8:	bl	5722c <fputs@plt+0x45e44>
   675bc:	mov	r0, r7
   675c0:	mov	r1, #18
   675c4:	mov	r2, r8
   675c8:	mov	r3, sl
   675cc:	bl	5722c <fputs@plt+0x45e44>
   675d0:	mov	r0, r7
   675d4:	mov	r1, r4
   675d8:	bl	58900 <fputs@plt+0x47518>
   675dc:	mvn	r0, #14
   675e0:	mov	r1, #0
   675e4:	str	r1, [sp]
   675e8:	ldr	r1, [sp, #52]	; 0x34
   675ec:	str	r1, [sp, #4]
   675f0:	str	r0, [sp, #8]
   675f4:	mov	r0, r7
   675f8:	mov	r1, #41	; 0x29
   675fc:	mov	r2, #0
   67600:	mov	r3, #0
   67604:	bl	568bc <fputs@plt+0x454d4>
   67608:	ldr	r2, [fp, #-40]	; 0xffffffd8
   6760c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   67610:	mvn	r0, #5
   67614:	str	r9, [sp]
   67618:	ldr	r1, [sp, #48]	; 0x30
   6761c:	str	r1, [sp, #4]
   67620:	str	r0, [sp, #8]
   67624:	mov	r0, r7
   67628:	mov	r1, #42	; 0x2a
   6762c:	bl	568bc <fputs@plt+0x454d4>
   67630:	mov	r0, r7
   67634:	mov	r1, #1
   67638:	bl	1abf0 <fputs@plt+0x9808>
   6763c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   67640:	str	r0, [sp]
   67644:	mov	r0, r7
   67648:	mov	r1, #43	; 0x2b
   6764c:	ldr	r2, [sp, #60]	; 0x3c
   67650:	ldr	r3, [fp, #-76]	; 0xffffffb4
   67654:	bl	46a3c <fputs@plt+0x35654>
   67658:	mov	r0, r7
   6765c:	ldr	r1, [fp, #-84]	; 0xffffffac
   67660:	bl	58900 <fputs@plt+0x47518>
   67664:	ldr	r0, [sp, #84]	; 0x54
   67668:	ldrb	r0, [r0]
   6766c:	cmp	r0, #9
   67670:	ldr	r4, [fp, #-80]	; 0xffffffb0
   67674:	bne	6769c <fputs@plt+0x562b4>
   67678:	mov	r1, r4
   6767c:	mov	r0, r1
   67680:	ldr	r1, [r1, #48]	; 0x30
   67684:	cmp	r1, #0
   67688:	bne	6767c <fputs@plt+0x56294>
   6768c:	ldr	r2, [r0]
   67690:	ldr	r1, [r0, #28]
   67694:	mov	r0, r6
   67698:	bl	664d8 <fputs@plt+0x550f0>
   6769c:	ldr	r1, [r5, #48]	; 0x30
   676a0:	cmp	r1, #0
   676a4:	beq	676b0 <fputs@plt+0x562c8>
   676a8:	ldr	r0, [sp, #16]
   676ac:	bl	44678 <fputs@plt+0x33290>
   676b0:	str	r4, [r5, #48]	; 0x30
   676b4:	str	r5, [r4, #52]	; 0x34
   676b8:	ldrb	r1, [r5, #4]
   676bc:	mov	r0, #0
   676c0:	str	r0, [sp]
   676c4:	mov	r0, r6
   676c8:	ldr	r2, [sp, #44]	; 0x2c
   676cc:	ldr	r3, [sp, #40]	; 0x28
   676d0:	bl	67784 <fputs@plt+0x5639c>
   676d4:	ldr	r0, [r6, #68]	; 0x44
   676d8:	cmp	r0, #0
   676dc:	movwne	r0, #1
   676e0:	sub	sp, fp, #28
   676e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   676e8:	mov	r0, #7
   676ec:	sub	sp, fp, #28
   676f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   676f4:	cmp	r0, r1
   676f8:	bge	6773c <fputs@plt+0x56354>
   676fc:	add	r2, r0, #49	; 0x31
   67700:	cmp	r2, r1
   67704:	mov	r2, r1
   67708:	blt	6774c <fputs@plt+0x56364>
   6770c:	add	r2, r0, #31
   67710:	cmp	r2, r1
   67714:	addlt	r2, r1, #1
   67718:	sxthlt	r0, r2
   6771c:	bxlt	lr
   67720:	sub	r0, r1, r0
   67724:	movw	r2, #37437	; 0x923d
   67728:	movt	r2, #8
   6772c:	ldrb	r0, [r2, r0]
   67730:	add	r2, r0, r1
   67734:	sxth	r0, r2
   67738:	bx	lr
   6773c:	add	r2, r1, #49	; 0x31
   67740:	cmp	r2, r0
   67744:	mov	r2, r0
   67748:	bge	67754 <fputs@plt+0x5636c>
   6774c:	sxth	r0, r2
   67750:	bx	lr
   67754:	add	r2, r1, #31
   67758:	cmp	r2, r0
   6775c:	addlt	r2, r0, #1
   67760:	sxthlt	r0, r2
   67764:	bxlt	lr
   67768:	sub	r1, r0, r1
   6776c:	movw	r2, #37437	; 0x923d
   67770:	movt	r2, #8
   67774:	ldrb	r1, [r2, r1]
   67778:	add	r2, r1, r0
   6777c:	sxth	r0, r2
   67780:	bx	lr
   67784:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   67788:	add	fp, sp, #24
   6778c:	sub	sp, sp, #16
   67790:	mov	r4, r0
   67794:	ldrb	r0, [r0, #453]	; 0x1c5
   67798:	cmp	r0, #2
   6779c:	bne	67818 <fputs@plt+0x56430>
   677a0:	mov	r5, r3
   677a4:	mov	r6, r2
   677a8:	ldr	r9, [fp, #8]
   677ac:	ldr	r7, [r4]
   677b0:	ldr	r8, [r4, #8]
   677b4:	mov	r0, r1
   677b8:	bl	6184c <fputs@plt+0x50464>
   677bc:	movw	r1, #61851	; 0xf19b
   677c0:	movt	r1, #7
   677c4:	movw	r2, #30389	; 0x76b5
   677c8:	movt	r2, #8
   677cc:	cmp	r9, #0
   677d0:	moveq	r2, r1
   677d4:	str	r2, [sp]
   677d8:	str	r0, [sp, #4]
   677dc:	movw	r1, #30352	; 0x7690
   677e0:	movt	r1, #8
   677e4:	mov	r0, r7
   677e8:	mov	r2, r6
   677ec:	mov	r3, r5
   677f0:	bl	1aabc <fputs@plt+0x96d4>
   677f4:	ldr	r2, [r4, #468]	; 0x1d4
   677f8:	mvn	r1, #0
   677fc:	mov	r3, #0
   67800:	str	r3, [sp]
   67804:	stmib	sp, {r0, r1}
   67808:	mov	r0, r8
   6780c:	mov	r1, #161	; 0xa1
   67810:	mov	r3, #0
   67814:	bl	568bc <fputs@plt+0x454d4>
   67818:	sub	sp, fp, #24
   6781c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   67820:	push	{r4, r5, r6, sl, fp, lr}
   67824:	add	fp, sp, #16
   67828:	mov	r5, r2
   6782c:	mov	r6, r1
   67830:	mov	r4, r0
   67834:	ldr	r1, [r1, #48]	; 0x30
   67838:	cmp	r1, #0
   6783c:	beq	67854 <fputs@plt+0x5646c>
   67840:	mov	r0, r4
   67844:	mov	r2, r5
   67848:	bl	67820 <fputs@plt+0x56438>
   6784c:	cmp	r0, #0
   67850:	popne	{r4, r5, r6, sl, fp, pc}
   67854:	ldr	r1, [r6]
   67858:	ldr	r2, [r1]
   6785c:	mov	r0, #0
   67860:	cmp	r2, r5
   67864:	ble	67880 <fputs@plt+0x56498>
   67868:	ldr	r0, [r1, #4]
   6786c:	add	r1, r5, r5, lsl #2
   67870:	ldr	r1, [r0, r1, lsl #2]
   67874:	mov	r0, r4
   67878:	pop	{r4, r5, r6, sl, fp, lr}
   6787c:	b	58934 <fputs@plt+0x4754c>
   67880:	pop	{r4, r5, r6, sl, fp, pc}
   67884:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67888:	add	fp, sp, #28
   6788c:	sub	sp, sp, #20
   67890:	mov	r5, r0
   67894:	ldr	r0, [r0]
   67898:	str	r1, [sp, #8]
   6789c:	ldr	r7, [r1, #44]	; 0x2c
   678a0:	ldr	r1, [r7]
   678a4:	str	r1, [sp, #16]
   678a8:	add	r1, r1, #1
   678ac:	str	r0, [sp, #4]
   678b0:	mov	r2, #1
   678b4:	bl	56e34 <fputs@plt+0x45a4c>
   678b8:	mov	sl, r0
   678bc:	cmp	r0, #0
   678c0:	beq	67984 <fputs@plt+0x5659c>
   678c4:	ldr	r0, [sp, #16]
   678c8:	cmp	r0, #1
   678cc:	blt	67984 <fputs@plt+0x5659c>
   678d0:	add	r0, sl, #20
   678d4:	str	r0, [sp, #12]
   678d8:	mov	r8, #0
   678dc:	mov	r9, #16
   678e0:	b	67924 <fputs@plt+0x5653c>
   678e4:	mov	r0, r5
   678e8:	mov	r1, r6
   678ec:	bl	58934 <fputs@plt+0x4754c>
   678f0:	mov	r4, r0
   678f4:	ldr	r0, [sp, #12]
   678f8:	str	r4, [r0, r8, lsl #2]
   678fc:	ldr	r0, [r7, #4]
   67900:	add	r0, r0, r9
   67904:	ldrb	r0, [r0, #-4]
   67908:	ldr	r1, [sl, #16]
   6790c:	strb	r0, [r1, r8]
   67910:	add	r9, r9, #20
   67914:	add	r8, r8, #1
   67918:	ldr	r0, [sp, #16]
   6791c:	cmp	r0, r8
   67920:	beq	67984 <fputs@plt+0x5659c>
   67924:	ldr	r0, [r7, #4]
   67928:	add	r0, r0, r9
   6792c:	ldr	r6, [r0, #-16]
   67930:	ldrb	r1, [r6, #5]
   67934:	tst	r1, #1
   67938:	bne	678e4 <fputs@plt+0x564fc>
   6793c:	ldrh	r0, [r0]
   67940:	sub	r2, r0, #1
   67944:	mov	r0, r5
   67948:	ldr	r1, [sp, #8]
   6794c:	bl	67820 <fputs@plt+0x56438>
   67950:	mov	r4, r0
   67954:	cmp	r0, #0
   67958:	bne	67964 <fputs@plt+0x5657c>
   6795c:	ldr	r0, [sp, #4]
   67960:	ldr	r4, [r0, #8]
   67964:	ldr	r2, [r4]
   67968:	mov	r0, r5
   6796c:	mov	r1, r6
   67970:	bl	5eebc <fputs@plt+0x4dad4>
   67974:	ldr	r1, [r7, #4]
   67978:	add	r1, r1, r9
   6797c:	str	r0, [r1, #-16]
   67980:	b	678f4 <fputs@plt+0x5650c>
   67984:	mov	r0, sl
   67988:	sub	sp, fp, #28
   6798c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67990:	cmp	r1, #1
   67994:	bxlt	lr
   67998:	push	{fp, lr}
   6799c:	mov	fp, sp
   679a0:	sub	sp, sp, #8
   679a4:	mov	r3, r2
   679a8:	mov	r2, r1
   679ac:	mov	r1, #1
   679b0:	str	r1, [sp]
   679b4:	mov	r1, #138	; 0x8a
   679b8:	bl	46a3c <fputs@plt+0x35654>
   679bc:	mov	sp, fp
   679c0:	pop	{fp, pc}
   679c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   679c8:	add	fp, sp, #28
   679cc:	sub	sp, sp, #28
   679d0:	mov	r6, r3
   679d4:	mov	r7, r2
   679d8:	str	r1, [sp, #24]
   679dc:	mov	r9, r0
   679e0:	ldr	r4, [r0, #8]
   679e4:	mov	r0, r4
   679e8:	bl	5b7a4 <fputs@plt+0x4a3bc>
   679ec:	str	r0, [sp, #20]
   679f0:	mov	r0, r4
   679f4:	bl	587d4 <fputs@plt+0x473ec>
   679f8:	mov	r8, r0
   679fc:	ldr	r2, [fp, #12]
   67a00:	cmp	r2, #0
   67a04:	beq	67ab8 <fputs@plt+0x566d0>
   67a08:	mov	r0, r4
   67a0c:	mov	r1, #46	; 0x2e
   67a10:	bl	587b0 <fputs@plt+0x473c8>
   67a14:	str	r0, [sp, #16]
   67a18:	ldr	r5, [r7, #8]
   67a1c:	mov	sl, r6
   67a20:	ldr	r6, [r7, #12]
   67a24:	ldr	r0, [fp, #16]
   67a28:	bl	62260 <fputs@plt+0x50e78>
   67a2c:	mvn	r0, #5
   67a30:	str	r6, [sp]
   67a34:	mov	r6, sl
   67a38:	ldr	r1, [fp, #16]
   67a3c:	str	r1, [sp, #4]
   67a40:	str	r0, [sp, #8]
   67a44:	ldr	r0, [fp, #12]
   67a48:	add	sl, r0, #1
   67a4c:	mov	r0, r4
   67a50:	mov	r1, #42	; 0x2a
   67a54:	mov	r2, r5
   67a58:	mov	r3, sl
   67a5c:	bl	568bc <fputs@plt+0x454d4>
   67a60:	add	r2, r0, #2
   67a64:	str	r2, [sp]
   67a68:	mov	r0, r4
   67a6c:	mov	r1, #43	; 0x2b
   67a70:	mov	r3, r8
   67a74:	bl	46a3c <fputs@plt+0x35654>
   67a78:	mov	r0, r4
   67a7c:	ldr	r1, [sp, #16]
   67a80:	bl	568a8 <fputs@plt+0x454c0>
   67a84:	ldr	r2, [r7, #8]
   67a88:	ldr	r0, [r7, #12]
   67a8c:	sub	r0, r0, #1
   67a90:	str	r0, [sp]
   67a94:	mov	r0, r4
   67a98:	mov	r1, #30
   67a9c:	mov	r3, sl
   67aa0:	bl	46a3c <fputs@plt+0x35654>
   67aa4:	mov	r0, r4
   67aa8:	mov	r1, #22
   67aac:	mov	r2, #1
   67ab0:	ldr	r3, [fp, #12]
   67ab4:	bl	5722c <fputs@plt+0x45e44>
   67ab8:	ldr	r0, [r9]
   67abc:	ldrb	r1, [r0, #69]	; 0x45
   67ac0:	mov	r0, #0
   67ac4:	cmp	r1, #0
   67ac8:	beq	67ad4 <fputs@plt+0x566ec>
   67acc:	sub	sp, fp, #28
   67ad0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67ad4:	ldr	r0, [sp, #24]
   67ad8:	ldr	r1, [r0, #16]
   67adc:	mov	r0, r4
   67ae0:	mov	r2, r8
   67ae4:	bl	67990 <fputs@plt+0x565a8>
   67ae8:	ldrb	r0, [r6]
   67aec:	sub	r0, r0, #10
   67af0:	cmp	r0, #3
   67af4:	bhi	67b28 <fputs@plt+0x56740>
   67af8:	add	r1, pc, #0
   67afc:	ldr	pc, [r1, r0, lsl #2]
   67b00:	andeq	r7, r6, r0, lsl fp
   67b04:	andeq	r7, r6, r0, asr fp
   67b08:	andeq	r7, r6, ip, asr #23
   67b0c:	andeq	r7, r6, r0, asr ip
   67b10:	ldr	r2, [r6, #4]
   67b14:	ldr	r1, [r7, #8]
   67b18:	mov	r0, r9
   67b1c:	mov	r3, #1
   67b20:	bl	65a84 <fputs@plt+0x5469c>
   67b24:	b	67c98 <fputs@plt+0x568b0>
   67b28:	ldr	r2, [r7, #8]
   67b2c:	ldr	r3, [r7, #12]
   67b30:	mov	r0, r4
   67b34:	mov	r1, #33	; 0x21
   67b38:	bl	5722c <fputs@plt+0x45e44>
   67b3c:	ldr	r1, [r7, #8]
   67b40:	ldr	r2, [r7, #12]
   67b44:	mov	r0, r9
   67b48:	bl	5861c <fputs@plt+0x47234>
   67b4c:	b	67c98 <fputs@plt+0x568b0>
   67b50:	ldrb	r1, [r6, #1]!
   67b54:	ldr	r0, [sp, #24]
   67b58:	ldr	r0, [r0]
   67b5c:	ldr	r0, [r0, #4]
   67b60:	ldr	r0, [r0]
   67b64:	bl	5b618 <fputs@plt+0x4a230>
   67b68:	strb	r0, [r6]
   67b6c:	mov	r0, r9
   67b70:	bl	596e0 <fputs@plt+0x482f8>
   67b74:	mov	r5, r0
   67b78:	ldr	r2, [r7, #8]
   67b7c:	mov	r0, #1
   67b80:	stm	sp, {r5, r6}
   67b84:	str	r0, [sp, #8]
   67b88:	mov	r0, r4
   67b8c:	mov	r1, #49	; 0x31
   67b90:	mov	r3, #1
   67b94:	bl	568bc <fputs@plt+0x454d4>
   67b98:	ldr	r1, [r7, #8]
   67b9c:	mov	r0, r9
   67ba0:	mov	r2, #1
   67ba4:	bl	5861c <fputs@plt+0x47234>
   67ba8:	ldr	r2, [r6, #3]
   67bac:	mov	r0, r4
   67bb0:	mov	r1, #110	; 0x6e
   67bb4:	mov	r3, r5
   67bb8:	bl	5722c <fputs@plt+0x45e44>
   67bbc:	mov	r0, r9
   67bc0:	mov	r1, r5
   67bc4:	bl	5971c <fputs@plt+0x48334>
   67bc8:	b	67c98 <fputs@plt+0x568b0>
   67bcc:	mov	r0, r9
   67bd0:	bl	596e0 <fputs@plt+0x482f8>
   67bd4:	mov	sl, r0
   67bd8:	mov	r0, r9
   67bdc:	bl	596e0 <fputs@plt+0x482f8>
   67be0:	mov	r5, r0
   67be4:	ldr	r2, [r7, #8]
   67be8:	ldr	r3, [r7, #12]
   67bec:	str	sl, [sp]
   67bf0:	mov	r0, r4
   67bf4:	mov	r1, #49	; 0x31
   67bf8:	bl	46a3c <fputs@plt+0x35654>
   67bfc:	ldr	r2, [r6, #4]
   67c00:	mov	r0, r4
   67c04:	mov	r1, #74	; 0x4a
   67c08:	mov	r3, r5
   67c0c:	bl	5722c <fputs@plt+0x45e44>
   67c10:	ldr	r2, [r6, #4]
   67c14:	str	r5, [sp]
   67c18:	mov	r0, r4
   67c1c:	mov	r1, #75	; 0x4b
   67c20:	mov	r3, sl
   67c24:	bl	46a3c <fputs@plt+0x35654>
   67c28:	mov	r0, r4
   67c2c:	mov	r1, #8
   67c30:	bl	1abf0 <fputs@plt+0x9808>
   67c34:	mov	r0, r9
   67c38:	mov	r1, r5
   67c3c:	bl	5971c <fputs@plt+0x48334>
   67c40:	mov	r0, r9
   67c44:	mov	r1, sl
   67c48:	bl	5971c <fputs@plt+0x48334>
   67c4c:	b	67c98 <fputs@plt+0x568b0>
   67c50:	ldr	r0, [r6, #8]
   67c54:	cmp	r0, #0
   67c58:	bne	67c74 <fputs@plt+0x5688c>
   67c5c:	ldr	r1, [r7, #12]
   67c60:	mov	r0, r9
   67c64:	bl	58af8 <fputs@plt+0x47710>
   67c68:	str	r0, [r6, #8]
   67c6c:	ldr	r0, [r7, #12]
   67c70:	str	r0, [r6, #12]
   67c74:	ldr	r2, [r6, #8]
   67c78:	ldr	r1, [r7, #8]
   67c7c:	ldr	r3, [r7, #12]
   67c80:	mov	r0, r9
   67c84:	bl	65a84 <fputs@plt+0x5469c>
   67c88:	ldr	r2, [r6, #4]
   67c8c:	mov	r0, r4
   67c90:	mov	r1, #18
   67c94:	bl	587b0 <fputs@plt+0x473c8>
   67c98:	ldr	r5, [fp, #8]
   67c9c:	ldr	r0, [sp, #24]
   67ca0:	ldr	r2, [r0, #12]
   67ca4:	cmp	r2, #0
   67ca8:	beq	67cbc <fputs@plt+0x568d4>
   67cac:	ldr	r3, [fp, #20]
   67cb0:	mov	r0, r4
   67cb4:	mov	r1, #141	; 0x8d
   67cb8:	bl	5722c <fputs@plt+0x45e44>
   67cbc:	mov	r0, r4
   67cc0:	mov	r1, r8
   67cc4:	bl	58900 <fputs@plt+0x47518>
   67cc8:	mov	r0, r4
   67ccc:	mov	r1, #15
   67cd0:	mov	r2, r5
   67cd4:	bl	587b0 <fputs@plt+0x473c8>
   67cd8:	ldr	r0, [sp, #20]
   67cdc:	sub	sp, fp, #28
   67ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67ce4:	mov	r2, r1
   67ce8:	mov	r1, #3
   67cec:	b	5a6c0 <fputs@plt+0x492d8>
   67cf0:	mov	r1, #3
   67cf4:	strh	r1, [r0, #44]	; 0x2c
   67cf8:	mov	r1, #0
   67cfc:	strh	r1, [r0, #40]	; 0x28
   67d00:	str	r1, [r0, #36]	; 0x24
   67d04:	add	r1, r0, #56	; 0x38
   67d08:	str	r1, [r0, #48]	; 0x30
   67d0c:	bx	lr
   67d10:	mov	r2, r1
   67d14:	mov	r1, #8
   67d18:	str	r1, [r0, #16]
   67d1c:	mov	r3, #0
   67d20:	str	r3, [r0, #12]
   67d24:	strd	r2, [r0]
   67d28:	add	r1, r0, #24
   67d2c:	str	r1, [r0, #20]
   67d30:	bx	lr
   67d34:	push	{r4, r5, r6, r7, fp, lr}
   67d38:	add	fp, sp, #16
   67d3c:	mov	r5, r2
   67d40:	mov	r6, r1
   67d44:	mov	r4, r0
   67d48:	mov	r0, r1
   67d4c:	bl	5a40c <fputs@plt+0x49024>
   67d50:	strb	r5, [r4, #8]
   67d54:	cmp	r0, #0
   67d58:	beq	67d88 <fputs@plt+0x569a0>
   67d5c:	mov	r7, r0
   67d60:	ldrb	r0, [r0]
   67d64:	cmp	r0, r5
   67d68:	bne	67d8c <fputs@plt+0x569a4>
   67d6c:	ldr	r1, [r7, #12]
   67d70:	mov	r0, r4
   67d74:	mov	r2, r5
   67d78:	bl	67d34 <fputs@plt+0x5694c>
   67d7c:	ldr	r6, [r7, #16]
   67d80:	mov	r0, r6
   67d84:	b	67d4c <fputs@plt+0x56964>
   67d88:	pop	{r4, r5, r6, r7, fp, pc}
   67d8c:	mov	r0, r4
   67d90:	mov	r1, r6
   67d94:	mov	r2, #0
   67d98:	pop	{r4, r5, r6, r7, fp, lr}
   67d9c:	b	6b158 <fputs@plt+0x59d70>
   67da0:	ldr	r2, [r0]
   67da4:	add	r3, r2, #1
   67da8:	str	r3, [r0], r2, lsl #2
   67dac:	str	r1, [r0, #4]
   67db0:	bx	lr
   67db4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67db8:	add	fp, sp, #28
   67dbc:	sub	sp, sp, #12
   67dc0:	mov	r6, r1
   67dc4:	ldrb	r1, [r1, #37]	; 0x25
   67dc8:	tst	r1, #4
   67dcc:	beq	67ec8 <fputs@plt+0x56ae0>
   67dd0:	ldr	sl, [r6, #64]	; 0x40
   67dd4:	cmp	sl, #0
   67dd8:	beq	67ec8 <fputs@plt+0x56ae0>
   67ddc:	ldr	r1, [sl]
   67de0:	cmp	r1, #1
   67de4:	blt	67ec8 <fputs@plt+0x56ae0>
   67de8:	ldr	r4, [r6, #16]
   67dec:	mov	r5, #0
   67df0:	mov	r7, #0
   67df4:	mov	r8, #0
   67df8:	ldrsh	r1, [r4, #34]	; 0x22
   67dfc:	cmp	r8, r1
   67e00:	bge	67ed0 <fputs@plt+0x56ae8>
   67e04:	ldr	r1, [r4, #4]
   67e08:	add	r3, r1, #15
   67e0c:	ldrb	r1, [r3, r8, lsl #4]
   67e10:	tst	r1, #2
   67e14:	bne	67e2c <fputs@plt+0x56a44>
   67e18:	ldrsh	r1, [r4, #34]	; 0x22
   67e1c:	add	r8, r8, #1
   67e20:	cmp	r8, r1
   67e24:	blt	67e0c <fputs@plt+0x56a24>
   67e28:	b	67ed0 <fputs@plt+0x56ae8>
   67e2c:	str	r5, [sp]
   67e30:	mov	r1, #152	; 0x98
   67e34:	str	r2, [sp, #8]
   67e38:	mov	r2, #0
   67e3c:	mov	r9, r0
   67e40:	mov	r3, #0
   67e44:	bl	4b430 <fputs@plt+0x3a048>
   67e48:	cmp	r0, #0
   67e4c:	beq	67ec8 <fputs@plt+0x56ae0>
   67e50:	mov	r5, r0
   67e54:	ldr	r0, [r6, #44]	; 0x2c
   67e58:	str	r4, [r5, #44]	; 0x2c
   67e5c:	strh	r8, [r5, #32]
   67e60:	str	r0, [r5, #28]
   67e64:	ldr	r0, [sl, #4]
   67e68:	add	r1, r7, r7, lsl #2
   67e6c:	ldr	r1, [r0, r1, lsl #2]
   67e70:	ldr	r0, [r9]
   67e74:	mov	r2, #0
   67e78:	bl	5ab94 <fputs@plt+0x497ac>
   67e7c:	mov	r3, r0
   67e80:	mov	r0, #0
   67e84:	str	r0, [sp]
   67e88:	mov	r0, r9
   67e8c:	mov	r1, #79	; 0x4f
   67e90:	mov	r2, r5
   67e94:	bl	4b430 <fputs@plt+0x3a048>
   67e98:	mov	r1, r0
   67e9c:	ldr	r0, [sp, #8]
   67ea0:	mov	r2, #1
   67ea4:	bl	6b158 <fputs@plt+0x59d70>
   67ea8:	mov	r5, #0
   67eac:	mov	r0, r9
   67eb0:	ldr	r2, [sp, #8]
   67eb4:	add	r7, r7, #1
   67eb8:	add	r8, r8, #1
   67ebc:	ldr	r1, [sl]
   67ec0:	cmp	r7, r1
   67ec4:	blt	67df8 <fputs@plt+0x56a10>
   67ec8:	sub	sp, fp, #28
   67ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67ed0:	ldr	r2, [r4]
   67ed4:	movw	r1, #30436	; 0x76e4
   67ed8:	movt	r1, #8
   67edc:	mov	r3, r7
   67ee0:	sub	sp, fp, #28
   67ee4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67ee8:	b	1aa38 <fputs@plt+0x9650>
   67eec:	push	{r4, r5, r6, sl, fp, lr}
   67ef0:	add	fp, sp, #16
   67ef4:	ldr	r6, [r1, #12]
   67ef8:	cmp	r6, #1
   67efc:	blt	67f24 <fputs@plt+0x56b3c>
   67f00:	mov	r4, r1
   67f04:	mov	r5, r0
   67f08:	sub	r6, r6, #1
   67f0c:	mov	r0, r5
   67f10:	mov	r1, r4
   67f14:	mov	r2, r6
   67f18:	bl	6b2a8 <fputs@plt+0x59ec0>
   67f1c:	cmp	r6, #0
   67f20:	bgt	67f08 <fputs@plt+0x56b20>
   67f24:	pop	{r4, r5, r6, sl, fp, pc}
   67f28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67f2c:	add	fp, sp, #28
   67f30:	sub	sp, sp, #20
   67f34:	mov	r6, r2
   67f38:	ldr	r2, [r1]
   67f3c:	mov	r9, #0
   67f40:	cmp	r2, #1
   67f44:	bne	68080 <fputs@plt+0x56c98>
   67f48:	mov	sl, r3
   67f4c:	str	r0, [sp, #16]
   67f50:	ldr	r8, [r1, #24]
   67f54:	ldr	r4, [r1, #52]	; 0x34
   67f58:	ldr	r0, [r3]
   67f5c:	cmp	r0, #1
   67f60:	blt	67fb4 <fputs@plt+0x56bcc>
   67f64:	ldr	r7, [sl, #4]
   67f68:	mov	r5, #0
   67f6c:	b	67f84 <fputs@plt+0x56b9c>
   67f70:	add	r7, r7, #20
   67f74:	add	r5, r5, #1
   67f78:	ldr	r0, [sl]
   67f7c:	cmp	r5, r0
   67f80:	bge	67fb4 <fputs@plt+0x56bcc>
   67f84:	ldr	r0, [r7]
   67f88:	bl	5a40c <fputs@plt+0x49024>
   67f8c:	ldrb	r1, [r0]
   67f90:	cmp	r1, #152	; 0x98
   67f94:	bne	67f70 <fputs@plt+0x56b88>
   67f98:	ldr	r1, [r0, #28]
   67f9c:	cmp	r1, r4
   67fa0:	bne	67f70 <fputs@plt+0x56b88>
   67fa4:	ldrsh	r0, [r0, #32]
   67fa8:	cmp	r0, #0
   67fac:	bpl	67f70 <fputs@plt+0x56b88>
   67fb0:	b	68074 <fputs@plt+0x56c8c>
   67fb4:	ldr	r7, [r8, #8]
   67fb8:	cmp	r7, #0
   67fbc:	beq	68080 <fputs@plt+0x56c98>
   67fc0:	mov	r8, #2
   67fc4:	mvn	r9, #0
   67fc8:	b	67fe4 <fputs@plt+0x56bfc>
   67fcc:	ldrh	r0, [r7, #50]	; 0x32
   67fd0:	cmp	r5, r0
   67fd4:	beq	68074 <fputs@plt+0x56c8c>
   67fd8:	ldr	r7, [r7, #20]
   67fdc:	cmp	r7, #0
   67fe0:	beq	6807c <fputs@plt+0x56c94>
   67fe4:	ldrb	r0, [r7, #54]	; 0x36
   67fe8:	cmp	r0, #0
   67fec:	beq	67fd8 <fputs@plt+0x56bf0>
   67ff0:	ldrh	r0, [r7, #50]	; 0x32
   67ff4:	mov	r5, #0
   67ff8:	cmp	r0, #0
   67ffc:	bne	68014 <fputs@plt+0x56c2c>
   68000:	b	67fcc <fputs@plt+0x56be4>
   68004:	ldrh	r0, [r7, #50]	; 0x32
   68008:	add	r5, r5, #1
   6800c:	cmp	r5, r0
   68010:	bcs	67fcc <fputs@plt+0x56be4>
   68014:	str	r9, [sp]
   68018:	str	r9, [sp, #4]
   6801c:	str	r8, [sp, #8]
   68020:	str	r7, [sp, #12]
   68024:	mov	r0, r6
   68028:	mov	r1, r4
   6802c:	mov	r2, r5
   68030:	bl	6cd58 <fputs@plt+0x5b970>
   68034:	cmp	r0, #0
   68038:	bne	68004 <fputs@plt+0x56c1c>
   6803c:	str	r5, [sp]
   68040:	ldr	r0, [sp, #16]
   68044:	mov	r1, sl
   68048:	mov	r2, r4
   6804c:	mov	r3, r7
   68050:	bl	6ce00 <fputs@plt+0x5ba18>
   68054:	cmp	r0, #0
   68058:	bmi	67fcc <fputs@plt+0x56be4>
   6805c:	mov	r0, r7
   68060:	mov	r1, r5
   68064:	bl	6ced8 <fputs@plt+0x5baf0>
   68068:	cmp	r0, #0
   6806c:	bne	68004 <fputs@plt+0x56c1c>
   68070:	b	67fcc <fputs@plt+0x56be4>
   68074:	mov	r9, #1
   68078:	b	68080 <fputs@plt+0x56c98>
   6807c:	mov	r9, #0
   68080:	mov	r0, r9
   68084:	sub	sp, fp, #28
   68088:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6808c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68090:	add	fp, sp, #28
   68094:	sub	sp, sp, #28
   68098:	ldr	r4, [r0]
   6809c:	ldrb	r1, [r4, #36]	; 0x24
   680a0:	mov	r5, #0
   680a4:	tst	r1, #32
   680a8:	bne	68244 <fputs@plt+0x56e5c>
   680ac:	ldr	r6, [r4, #4]
   680b0:	ldr	r7, [r6, #24]
   680b4:	ldrb	r1, [r7, #42]	; 0x2a
   680b8:	tst	r1, #16
   680bc:	bne	68244 <fputs@plt+0x56e5c>
   680c0:	ldrb	r1, [r6, #45]	; 0x2d
   680c4:	tst	r1, #2
   680c8:	bne	68244 <fputs@plt+0x56e5c>
   680cc:	ldr	r1, [r6, #52]	; 0x34
   680d0:	ldr	r8, [r0, #12]
   680d4:	mov	r0, #0
   680d8:	strh	r0, [r8, #42]	; 0x2a
   680dc:	str	r0, [r8, #36]	; 0x24
   680e0:	mov	r2, #130	; 0x82
   680e4:	str	r0, [sp]
   680e8:	stmib	sp, {r0, r2}
   680ec:	str	r0, [sp, #12]
   680f0:	add	r9, r4, #328	; 0x148
   680f4:	mov	r0, r9
   680f8:	str	r1, [sp, #24]
   680fc:	mvn	r2, #0
   68100:	bl	6cd58 <fputs@plt+0x5b970>
   68104:	cmp	r0, #0
   68108:	beq	68134 <fputs@plt+0x56d4c>
   6810c:	movw	r1, #4353	; 0x1101
   68110:	str	r1, [r8, #36]	; 0x24
   68114:	ldr	r1, [r8, #48]	; 0x30
   68118:	str	r0, [r1]
   6811c:	mov	r0, #1
   68120:	strh	r0, [r8, #24]
   68124:	strh	r0, [r8, #40]	; 0x28
   68128:	mov	r0, #33	; 0x21
   6812c:	strh	r0, [r8, #20]
   68130:	b	681e8 <fputs@plt+0x56e00>
   68134:	str	r6, [sp, #20]
   68138:	ldr	r5, [r7, #8]
   6813c:	cmp	r5, #0
   68140:	beq	681e8 <fputs@plt+0x56e00>
   68144:	mov	r6, #0
   68148:	b	68164 <fputs@plt+0x56d7c>
   6814c:	ldrh	r0, [r5, #50]	; 0x32
   68150:	cmp	r7, r0
   68154:	beq	68250 <fputs@plt+0x56e68>
   68158:	ldr	r5, [r5, #20]
   6815c:	cmp	r5, #0
   68160:	beq	681e8 <fputs@plt+0x56e00>
   68164:	ldrb	r0, [r5, #54]	; 0x36
   68168:	cmp	r0, #0
   6816c:	beq	68158 <fputs@plt+0x56d70>
   68170:	ldr	r0, [r5, #36]	; 0x24
   68174:	cmp	r0, #0
   68178:	bne	68158 <fputs@plt+0x56d70>
   6817c:	ldrh	r0, [r5, #50]	; 0x32
   68180:	cmp	r0, #3
   68184:	bhi	68158 <fputs@plt+0x56d70>
   68188:	ldrb	r0, [r5, #55]	; 0x37
   6818c:	tst	r0, #8
   68190:	mov	sl, #130	; 0x82
   68194:	movweq	sl, #2
   68198:	ldrh	r0, [r5, #50]	; 0x32
   6819c:	mov	r7, #0
   681a0:	cmp	r0, #0
   681a4:	beq	6814c <fputs@plt+0x56d64>
   681a8:	str	r6, [sp]
   681ac:	stmib	sp, {r6, sl}
   681b0:	str	r5, [sp, #12]
   681b4:	mov	r0, r9
   681b8:	ldr	r1, [sp, #24]
   681bc:	mov	r2, r7
   681c0:	bl	6cd58 <fputs@plt+0x5b970>
   681c4:	cmp	r0, #0
   681c8:	beq	6814c <fputs@plt+0x56d64>
   681cc:	ldr	r1, [r8, #48]	; 0x30
   681d0:	str	r0, [r1, r7, lsl #2]
   681d4:	add	r7, r7, #1
   681d8:	ldrh	r0, [r5, #50]	; 0x32
   681dc:	cmp	r7, r0
   681e0:	bcc	681a8 <fputs@plt+0x56dc0>
   681e4:	b	6814c <fputs@plt+0x56d64>
   681e8:	ldr	r0, [r8, #36]	; 0x24
   681ec:	cmp	r0, #0
   681f0:	beq	68240 <fputs@plt+0x56e58>
   681f4:	mov	r5, #1
   681f8:	strh	r5, [r8, #22]
   681fc:	str	r8, [r4, #800]	; 0x320
   68200:	add	r0, r4, #68	; 0x44
   68204:	ldr	r7, [sp, #24]
   68208:	mov	r1, r7
   6820c:	bl	6bd2c <fputs@plt+0x5a944>
   68210:	strd	r0, [r8, #8]
   68214:	str	r7, [r4, #740]	; 0x2e4
   68218:	strh	r5, [r4, #32]
   6821c:	ldr	r0, [r4, #8]
   68220:	cmp	r0, #0
   68224:	ldrne	r0, [r0]
   68228:	strbne	r0, [r4, #38]	; 0x26
   6822c:	ldrb	r0, [r4, #37]	; 0x25
   68230:	tst	r0, #4
   68234:	movne	r5, #1
   68238:	strbne	r5, [r4, #42]	; 0x2a
   6823c:	b	68244 <fputs@plt+0x56e5c>
   68240:	mov	r5, #0
   68244:	mov	r0, r5
   68248:	sub	sp, fp, #28
   6824c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68250:	movw	r0, #4609	; 0x1201
   68254:	str	r0, [r8, #36]	; 0x24
   68258:	ldrb	r0, [r5, #55]	; 0x37
   6825c:	tst	r0, #32
   68260:	bne	68288 <fputs@plt+0x56ea0>
   68264:	ldr	r0, [sp, #20]
   68268:	ldr	r6, [r0, #64]	; 0x40
   6826c:	ldr	r9, [r0, #68]	; 0x44
   68270:	mov	r0, r5
   68274:	bl	6d2ec <fputs@plt+0x5bf04>
   68278:	bic	r1, r9, r1
   6827c:	bic	r0, r6, r0
   68280:	orrs	r0, r0, r1
   68284:	bne	68290 <fputs@plt+0x56ea8>
   68288:	movw	r0, #4673	; 0x1241
   6828c:	str	r0, [r8, #36]	; 0x24
   68290:	str	r5, [r8, #28]
   68294:	strh	r7, [r8, #24]
   68298:	strh	r7, [r8, #40]	; 0x28
   6829c:	mov	r0, #39	; 0x27
   682a0:	b	6812c <fputs@plt+0x56d44>
   682a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   682a8:	add	fp, sp, #28
   682ac:	sub	sp, sp, #52	; 0x34
   682b0:	ldr	r4, [r0]
   682b4:	str	r0, [sp, #28]
   682b8:	ldr	r7, [r0, #12]
   682bc:	ldm	r4, {r0, r5}
   682c0:	ldr	r0, [r0]
   682c4:	str	r0, [sp, #12]
   682c8:	ldrb	r6, [r4, #43]	; 0x2b
   682cc:	mov	r0, r7
   682d0:	bl	67cf0 <fputs@plt+0x56908>
   682d4:	cmp	r6, #0
   682d8:	str	r7, [sp, #16]
   682dc:	beq	684b4 <fputs@plt+0x570cc>
   682e0:	add	r0, r6, r6, lsl #3
   682e4:	add	r0, r5, r0, lsl #3
   682e8:	add	r8, r0, #8
   682ec:	add	r0, r5, #124	; 0x7c
   682f0:	str	r0, [sp, #32]
   682f4:	add	r0, r7, #8
   682f8:	str	r0, [sp, #24]
   682fc:	add	r7, r4, #68	; 0x44
   68300:	add	sl, r5, #8
   68304:	mov	r4, #0
   68308:	mov	r0, #0
   6830c:	str	r0, [fp, #-32]	; 0xffffffe0
   68310:	mov	r0, #0
   68314:	str	r0, [fp, #-36]	; 0xffffffdc
   68318:	mov	r0, #0
   6831c:	str	r0, [sp, #40]	; 0x28
   68320:	mov	r0, #0
   68324:	str	r0, [sp, #36]	; 0x24
   68328:	mov	r9, #0
   6832c:	ldr	r0, [sp, #16]
   68330:	strb	r9, [r0, #16]
   68334:	ldr	r1, [sl, #44]	; 0x2c
   68338:	mov	r0, r7
   6833c:	bl	6bd2c <fputs@plt+0x5a944>
   68340:	ldr	r2, [sp, #24]
   68344:	strd	r0, [r2]
   68348:	ldrb	r0, [sl, #36]	; 0x24
   6834c:	str	r0, [sp, #20]
   68350:	orr	r0, r0, r4
   68354:	ands	r0, r0, #10
   68358:	ldr	r3, [fp, #-36]	; 0xffffffdc
   6835c:	ldr	r0, [sp, #36]	; 0x24
   68360:	movne	r3, r0
   68364:	ldr	r2, [fp, #-32]	; 0xffffffe0
   68368:	ldr	r0, [sp, #40]	; 0x28
   6836c:	movne	r2, r0
   68370:	ldr	r0, [sl, #16]
   68374:	ldrb	r0, [r0, #42]	; 0x2a
   68378:	tst	r0, #16
   6837c:	str	r2, [fp, #-32]	; 0xffffffe0
   68380:	str	r3, [fp, #-36]	; 0xffffffdc
   68384:	bne	683a8 <fputs@plt+0x56fc0>
   68388:	ldr	r0, [sp, #28]
   6838c:	bl	6d778 <fputs@plt+0x5c390>
   68390:	mov	r6, r0
   68394:	mov	r5, #0
   68398:	mov	r4, #0
   6839c:	cmp	r6, #0
   683a0:	beq	6843c <fputs@plt+0x57054>
   683a4:	b	684c0 <fputs@plt+0x570d8>
   683a8:	add	r0, sl, #72	; 0x48
   683ac:	mov	r5, #0
   683b0:	cmp	r0, r8
   683b4:	mov	r4, #0
   683b8:	bcs	68418 <fputs@plt+0x57030>
   683bc:	mov	r5, #0
   683c0:	ldr	r6, [sp, #32]
   683c4:	mov	r4, #0
   683c8:	orrs	r0, r5, r4
   683cc:	beq	68400 <fputs@plt+0x57018>
   683d0:	ldr	r1, [r6]
   683d4:	mov	r0, r7
   683d8:	bl	6bd2c <fputs@plt+0x5a944>
   683dc:	orr	r4, r1, r4
   683e0:	orr	r5, r0, r5
   683e4:	add	r0, r6, #72	; 0x48
   683e8:	add	r1, r6, #28
   683ec:	cmp	r1, r8
   683f0:	mov	r6, r0
   683f4:	bcs	68418 <fputs@plt+0x57030>
   683f8:	orrs	r0, r5, r4
   683fc:	bne	683d0 <fputs@plt+0x56fe8>
   68400:	ldrb	r0, [r6, #-8]
   68404:	tst	r0, #10
   68408:	bne	683d0 <fputs@plt+0x56fe8>
   6840c:	mov	r5, #0
   68410:	mov	r4, #0
   68414:	b	683e4 <fputs@plt+0x56ffc>
   68418:	str	r5, [sp]
   6841c:	str	r4, [sp, #4]
   68420:	ldr	r0, [sp, #28]
   68424:	ldr	r2, [fp, #-32]	; 0xffffffe0
   68428:	ldr	r3, [fp, #-36]	; 0xffffffdc
   6842c:	bl	6d36c <fputs@plt+0x5bf84>
   68430:	mov	r6, r0
   68434:	cmp	r6, #0
   68438:	bne	684c0 <fputs@plt+0x570d8>
   6843c:	str	r5, [sp]
   68440:	str	r4, [sp, #4]
   68444:	ldr	r0, [sp, #28]
   68448:	ldr	r2, [fp, #-32]	; 0xffffffe0
   6844c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   68450:	bl	6dca4 <fputs@plt+0x5c8bc>
   68454:	cmp	r0, #0
   68458:	bne	684bc <fputs@plt+0x570d4>
   6845c:	ldr	r0, [sp, #12]
   68460:	ldrb	r0, [r0, #69]	; 0x45
   68464:	mov	r6, #0
   68468:	cmp	r0, #0
   6846c:	bne	684c0 <fputs@plt+0x570d8>
   68470:	ldr	r0, [sp, #24]
   68474:	ldrd	r0, [r0]
   68478:	ldr	r2, [sp, #36]	; 0x24
   6847c:	orr	r2, r1, r2
   68480:	str	r2, [sp, #36]	; 0x24
   68484:	ldr	r1, [sp, #40]	; 0x28
   68488:	orr	r1, r0, r1
   6848c:	str	r1, [sp, #40]	; 0x28
   68490:	ldr	r0, [sp, #32]
   68494:	add	r0, r0, #72	; 0x48
   68498:	str	r0, [sp, #32]
   6849c:	add	sl, sl, #72	; 0x48
   684a0:	add	r9, r9, #1
   684a4:	cmp	sl, r8
   684a8:	ldr	r4, [sp, #20]
   684ac:	bcc	6832c <fputs@plt+0x56f44>
   684b0:	b	684c0 <fputs@plt+0x570d8>
   684b4:	mov	r6, #0
   684b8:	b	684c0 <fputs@plt+0x570d8>
   684bc:	mov	r6, r0
   684c0:	ldr	r0, [sp, #12]
   684c4:	ldr	r1, [sp, #16]
   684c8:	bl	6e0e8 <fputs@plt+0x5cd00>
   684cc:	mov	r0, r6
   684d0:	sub	sp, fp, #28
   684d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   684d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   684dc:	add	fp, sp, #28
   684e0:	sub	sp, sp, #132	; 0x84
   684e4:	mov	r6, r0
   684e8:	ldrb	r8, [r0, #43]	; 0x2b
   684ec:	mov	r7, #10
   684f0:	cmp	r8, #2
   684f4:	movweq	r7, #5
   684f8:	movwcc	r7, #1
   684fc:	ldr	r0, [r0]
   68500:	str	r0, [sp, #16]
   68504:	ldr	r0, [r0]
   68508:	mov	r9, #0
   6850c:	str	r1, [sp, #36]	; 0x24
   68510:	cmp	r1, #0
   68514:	ldrne	r1, [r6, #8]
   68518:	cmpne	r1, #0
   6851c:	ldrne	r9, [r1]
   68520:	mov	r1, #32
   68524:	add	r1, r1, r8, lsl #2
   68528:	smulbb	r1, r7, r1
   6852c:	lsl	sl, r9, #1
   68530:	add	r2, sl, r1, lsl #1
   68534:	asr	r3, r2, #31
   68538:	str	r0, [sp, #20]
   6853c:	mov	r5, r7
   68540:	bl	20bb8 <fputs@plt+0xf7d0>
   68544:	cmp	r0, #0
   68548:	beq	685d8 <fputs@plt+0x571f0>
   6854c:	str	r9, [sp, #56]	; 0x38
   68550:	vmov.i32	q8, #0	; 0x00000000
   68554:	add	r1, r0, r5, lsl #5
   68558:	mov	r7, r0
   6855c:	mov	r9, r1
   68560:	mov	r0, r1
   68564:	vst1.64	{d16-d17}, [r0]!
   68568:	vst1.64	{d16-d17}, [r0]
   6856c:	add	r4, r7, r5, lsl #6
   68570:	lsl	r0, r8, #2
   68574:	lsl	r1, r5, #1
   68578:	mov	r2, #0
   6857c:	mov	ip, r8
   68580:	sub	r3, r7, r2, lsl #5
   68584:	str	r4, [r3, #24]
   68588:	add	r4, r4, r0
   6858c:	sub	r2, r2, #1
   68590:	add	r3, r1, r2
   68594:	cmp	r3, #0
   68598:	bgt	68580 <fputs@plt+0x57198>
   6859c:	str	r7, [sp, #24]
   685a0:	ldr	r0, [sp, #56]	; 0x38
   685a4:	cmp	r0, #0
   685a8:	str	ip, [sp, #28]
   685ac:	str	r5, [fp, #-72]	; 0xffffffb8
   685b0:	ldr	r8, [sp, #20]
   685b4:	beq	685e0 <fputs@plt+0x571f8>
   685b8:	str	r4, [sp, #44]	; 0x2c
   685bc:	mov	r0, r4
   685c0:	mov	r1, #0
   685c4:	mov	r2, sl
   685c8:	bl	1119c <memset@plt>
   685cc:	ldr	r5, [fp, #-72]	; 0xffffffb8
   685d0:	ldr	ip, [sp, #28]
   685d4:	b	685e8 <fputs@plt+0x57200>
   685d8:	sub	sp, fp, #28
   685dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   685e0:	mov	r0, #0
   685e4:	str	r0, [sp, #44]	; 0x2c
   685e8:	ldr	r0, [sp, #24]
   685ec:	add	r0, r0, r5, lsl #5
   685f0:	ldr	r1, [sp, #16]
   685f4:	ldr	r1, [r1, #428]	; 0x1ac
   685f8:	cmp	r1, #48	; 0x30
   685fc:	movcs	r1, #48	; 0x30
   68600:	strh	r1, [r0, #16]
   68604:	ldr	r1, [sp, #56]	; 0x38
   68608:	cmp	r1, #0
   6860c:	beq	6861c <fputs@plt+0x57234>
   68610:	cmp	ip, #0
   68614:	mvnne	r1, #0
   68618:	strb	r1, [r0, #22]
   6861c:	cmp	ip, #0
   68620:	mov	r3, r9
   68624:	beq	68b94 <fputs@plt+0x577ac>
   68628:	mov	r2, #1
   6862c:	mov	lr, #0
   68630:	mov	r0, #0
   68634:	str	r0, [sp, #68]	; 0x44
   68638:	mov	r0, #0
   6863c:	str	r0, [fp, #-52]	; 0xffffffcc
   68640:	mov	r7, #0
   68644:	ldr	r0, [sp, #24]
   68648:	mov	r1, #0
   6864c:	str	r1, [fp, #-48]	; 0xffffffd0
   68650:	str	r6, [sp, #64]	; 0x40
   68654:	b	68690 <fputs@plt+0x572a8>
   68658:	mov	r0, #0
   6865c:	str	r0, [fp, #-56]	; 0xffffffc8
   68660:	ldr	r0, [sp, #68]	; 0x44
   68664:	mov	r1, r0
   68668:	add	r1, r0, #1
   6866c:	mov	r0, r1
   68670:	str	r1, [sp, #68]	; 0x44
   68674:	ldr	r0, [sp, #28]
   68678:	cmp	r1, r0
   6867c:	mov	r0, r3
   68680:	ldr	r3, [sp, #72]	; 0x48
   68684:	ldr	r4, [fp, #-56]	; 0xffffffc8
   68688:	mov	r2, r4
   6868c:	beq	68ad4 <fputs@plt+0x576ec>
   68690:	str	r0, [sp, #72]	; 0x48
   68694:	cmp	r2, #1
   68698:	blt	68658 <fputs@plt+0x57270>
   6869c:	ldr	r0, [sp, #72]	; 0x48
   686a0:	add	r0, r0, #52	; 0x34
   686a4:	str	r0, [sp, #32]
   686a8:	ldr	r0, [sp, #68]	; 0x44
   686ac:	lsl	r0, r0, #2
   686b0:	str	r0, [sp, #48]	; 0x30
   686b4:	mov	r0, #0
   686b8:	str	r0, [sp, #60]	; 0x3c
   686bc:	mov	r9, r3
   686c0:	mov	r0, #0
   686c4:	str	r0, [fp, #-56]	; 0xffffffc8
   686c8:	str	r3, [sp, #76]	; 0x4c
   686cc:	str	r2, [sp, #80]	; 0x50
   686d0:	b	686f0 <fputs@plt+0x57308>
   686d4:	add	r9, r9, #32
   686d8:	ldr	r0, [sp, #60]	; 0x3c
   686dc:	add	r0, r0, #1
   686e0:	str	r0, [sp, #60]	; 0x3c
   686e4:	cmp	r0, r2
   686e8:	ldr	r6, [sp, #64]	; 0x40
   686ec:	beq	68660 <fputs@plt+0x57278>
   686f0:	ldr	r6, [r6, #16]
   686f4:	cmp	r6, #0
   686f8:	beq	686d4 <fputs@plt+0x572ec>
   686fc:	add	r0, r9, #8
   68700:	str	r0, [sp, #52]	; 0x34
   68704:	str	r9, [fp, #-44]	; 0xffffffd4
   68708:	b	68720 <fputs@plt+0x57338>
   6870c:	mov	lr, #0
   68710:	ldr	r9, [fp, #-44]	; 0xffffffd4
   68714:	ldr	r6, [r6, #52]	; 0x34
   68718:	cmp	r6, #0
   6871c:	beq	686d4 <fputs@plt+0x572ec>
   68720:	ldrsb	sl, [r9, #22]
   68724:	str	lr, [fp, #-36]	; 0xffffffdc
   68728:	str	lr, [fp, #-40]	; 0xffffffd8
   6872c:	ldrd	r4, [r9]
   68730:	ldrd	r0, [r6]
   68734:	bic	r1, r1, r5
   68738:	bic	r0, r0, r4
   6873c:	orrs	r0, r0, r1
   68740:	bne	68714 <fputs@plt+0x5732c>
   68744:	mov	r9, r6
   68748:	ldr	ip, [r9, #8]!
   6874c:	and	r0, ip, r4
   68750:	ldr	r8, [r9, #4]
   68754:	and	r1, r8, r5
   68758:	orrs	r0, r0, r1
   6875c:	bne	68710 <fputs@plt+0x57328>
   68760:	str	ip, [fp, #-60]	; 0xffffffc4
   68764:	ldrb	r0, [r6, #37]	; 0x25
   68768:	tst	r0, #64	; 0x40
   6876c:	beq	68780 <fputs@plt+0x57398>
   68770:	ldr	r0, [fp, #-44]	; 0xffffffd4
   68774:	ldrsh	r0, [r0, #16]
   68778:	cmp	r0, #10
   6877c:	blt	68710 <fputs@plt+0x57328>
   68780:	str	r7, [fp, #-68]	; 0xffffffbc
   68784:	ldrh	r0, [r6, #20]
   68788:	ldr	r7, [fp, #-44]	; 0xffffffd4
   6878c:	ldrh	r1, [r7, #16]
   68790:	str	r1, [fp, #-76]	; 0xffffffb4
   68794:	add	r0, r1, r0
   68798:	sxth	r1, r0
   6879c:	ldrsh	r0, [r6, #18]
   687a0:	bl	676f4 <fputs@plt+0x5630c>
   687a4:	ldrsh	r1, [r7, #20]
   687a8:	bl	676f4 <fputs@plt+0x5630c>
   687ac:	str	r0, [fp, #-64]	; 0xffffffc0
   687b0:	ldrh	r3, [r6, #22]
   687b4:	cmn	sl, #1
   687b8:	ble	687d0 <fputs@plt+0x573e8>
   687bc:	ldr	r0, [sp, #52]	; 0x34
   687c0:	ldrd	r0, [r0]
   687c4:	str	r1, [fp, #-36]	; 0xffffffdc
   687c8:	str	r0, [fp, #-40]	; 0xffffffd8
   687cc:	b	68804 <fputs@plt+0x5741c>
   687d0:	ldr	r0, [sp, #64]	; 0x40
   687d4:	mov	sl, r3
   687d8:	ldrh	r3, [r0, #36]	; 0x24
   687dc:	ldr	r1, [r0, #8]
   687e0:	ldr	r2, [sp, #68]	; 0x44
   687e4:	uxth	r2, r2
   687e8:	stm	sp, {r2, r6}
   687ec:	sub	r2, fp, #40	; 0x28
   687f0:	str	r2, [sp, #8]
   687f4:	mov	r2, r7
   687f8:	bl	6faec <fputs@plt+0x5e704>
   687fc:	mov	r3, sl
   68800:	mov	sl, r0
   68804:	ldr	lr, [fp, #-72]	; 0xffffffb8
   68808:	ldr	r7, [fp, #-64]	; 0xffffffc0
   6880c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   68810:	ldr	r1, [fp, #-76]	; 0xffffffb4
   68814:	add	r1, r3, r1
   68818:	cmp	sl, #0
   6881c:	mov	r0, r7
   68820:	bmi	68884 <fputs@plt+0x5749c>
   68824:	ldr	r0, [sp, #56]	; 0x38
   68828:	cmp	r0, sl
   6882c:	mov	r0, r7
   68830:	ble	68884 <fputs@plt+0x5749c>
   68834:	str	r1, [fp, #-76]	; 0xffffffb4
   68838:	lsl	r0, sl, #1
   6883c:	ldr	r1, [sp, #44]	; 0x2c
   68840:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   68844:	cmp	r0, #0
   68848:	bne	6886c <fputs@plt+0x57484>
   6884c:	ldr	r0, [sp, #64]	; 0x40
   68850:	str	r1, [sp, #40]	; 0x28
   68854:	ldr	r1, [sp, #36]	; 0x24
   68858:	ldr	r2, [sp, #56]	; 0x38
   6885c:	mov	r3, sl
   68860:	bl	70454 <fputs@plt+0x5f06c>
   68864:	ldr	r1, [sp, #40]	; 0x28
   68868:	strh	r0, [r1]
   6886c:	ldrsh	r1, [r1]
   68870:	mov	r0, r7
   68874:	bl	676f4 <fputs@plt+0x5630c>
   68878:	ldr	lr, [fp, #-72]	; 0xffffffb8
   6887c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   68880:	ldr	r1, [fp, #-76]	; 0xffffffb4
   68884:	sxth	ip, r1
   68888:	ldr	r1, [fp, #-56]	; 0xffffffc8
   6888c:	cmp	r1, #1
   68890:	blt	68900 <fputs@plt+0x57518>
   68894:	orr	r2, r2, r4
   68898:	orr	r3, r8, r5
   6889c:	ldr	r4, [fp, #-56]	; 0xffffffc8
   688a0:	ldr	r5, [sp, #72]	; 0x48
   688a4:	b	688b4 <fputs@plt+0x574cc>
   688a8:	subs	r4, r4, #1
   688ac:	add	r5, r5, #32
   688b0:	beq	68900 <fputs@plt+0x57518>
   688b4:	ldr	r8, [r5]
   688b8:	ldr	r1, [r5, #4]
   688bc:	eor	r1, r1, r3
   688c0:	eor	r7, r8, r2
   688c4:	orrs	r1, r7, r1
   688c8:	bne	688a8 <fputs@plt+0x574c0>
   688cc:	ldrb	r1, [r5, #22]
   688d0:	eor	r1, r1, sl
   688d4:	sxtb	r1, r1
   688d8:	cmn	r1, #1
   688dc:	ble	688a8 <fputs@plt+0x574c0>
   688e0:	ldrsh	r1, [r5, #18]
   688e4:	cmp	r1, r0
   688e8:	bge	68aa8 <fputs@plt+0x576c0>
   688ec:	ldr	r3, [sp, #76]	; 0x4c
   688f0:	mov	lr, #0
   688f4:	ldr	r7, [fp, #-68]	; 0xffffffbc
   688f8:	ldr	r2, [sp, #80]	; 0x50
   688fc:	b	68710 <fputs@plt+0x57328>
   68900:	ldr	r1, [fp, #-56]	; 0xffffffc8
   68904:	cmp	r1, lr
   68908:	ldr	r3, [sp, #76]	; 0x4c
   6890c:	ldr	r7, [fp, #-68]	; 0xffffffbc
   68910:	ldr	r2, [sp, #80]	; 0x50
   68914:	bge	689c0 <fputs@plt+0x575d8>
   68918:	ldr	r2, [fp, #-56]	; 0xffffffc8
   6891c:	cmp	r2, lr
   68920:	mov	r4, r2
   68924:	addlt	r4, r4, #1
   68928:	ldr	r1, [fp, #-52]	; 0xffffffcc
   6892c:	movge	r2, r1
   68930:	ldr	r1, [sp, #72]	; 0x48
   68934:	add	r5, r1, r2, lsl #5
   68938:	ldr	r7, [fp, #-44]	; 0xffffffd4
   6893c:	ldrd	r2, [r7]
   68940:	ldrd	r8, [r9]
   68944:	orr	r1, r9, r3
   68948:	mov	r9, r7
   6894c:	str	r1, [r5, #4]
   68950:	orr	r1, r8, r2
   68954:	mov	r8, r4
   68958:	str	r1, [r5]
   6895c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   68960:	ldr	r2, [fp, #-36]	; 0xffffffdc
   68964:	strb	sl, [r5, #22]
   68968:	ldr	r3, [fp, #-64]	; 0xffffffc0
   6896c:	strh	r3, [r5, #20]
   68970:	strh	r0, [r5, #18]
   68974:	strh	ip, [r5, #16]
   68978:	str	r2, [r5, #12]
   6897c:	str	r1, [r5, #8]
   68980:	ldr	r0, [r5, #24]
   68984:	ldr	r1, [r7, #24]
   68988:	ldr	r2, [sp, #48]	; 0x30
   6898c:	bl	11244 <memcpy@plt>
   68990:	ldr	r4, [fp, #-72]	; 0xffffffb8
   68994:	ldr	r0, [r5, #24]
   68998:	ldr	r1, [sp, #68]	; 0x44
   6899c:	str	r6, [r0, r1, lsl #2]
   689a0:	cmp	r8, r4
   689a4:	bge	689f8 <fputs@plt+0x57610>
   689a8:	str	r8, [fp, #-56]	; 0xffffffc8
   689ac:	ldr	r3, [sp, #76]	; 0x4c
   689b0:	mov	lr, #0
   689b4:	ldr	r2, [sp, #80]	; 0x50
   689b8:	ldr	r7, [fp, #-68]	; 0xffffffbc
   689bc:	b	68714 <fputs@plt+0x5732c>
   689c0:	sxth	r1, r7
   689c4:	cmp	r0, r1
   689c8:	bgt	6870c <fputs@plt+0x57324>
   689cc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   689d0:	sxth	r1, r1
   689d4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   689d8:	cmp	r2, r1
   689dc:	blt	68918 <fputs@plt+0x57530>
   689e0:	uxth	r1, r7
   689e4:	uxth	r2, r0
   689e8:	cmp	r2, r1
   689ec:	ldr	r2, [sp, #80]	; 0x50
   689f0:	beq	6870c <fputs@plt+0x57324>
   689f4:	b	68918 <fputs@plt+0x57530>
   689f8:	ldr	r0, [sp, #72]	; 0x48
   689fc:	ldrh	r1, [r0, #16]
   68a00:	str	r1, [fp, #-48]	; 0xffffffd0
   68a04:	ldrh	r7, [r0, #18]
   68a08:	mov	r0, #0
   68a0c:	str	r0, [fp, #-52]	; 0xffffffcc
   68a10:	cmp	r4, #2
   68a14:	mov	lr, #0
   68a18:	bcc	68a98 <fputs@plt+0x576b0>
   68a1c:	mov	r0, #0
   68a20:	str	r0, [fp, #-52]	; 0xffffffcc
   68a24:	mov	r0, #1
   68a28:	ldr	r1, [sp, #32]
   68a2c:	b	68a50 <fputs@plt+0x57668>
   68a30:	ldrh	r3, [r1]
   68a34:	str	r3, [fp, #-48]	; 0xffffffd0
   68a38:	mov	r7, r2
   68a3c:	str	r0, [fp, #-52]	; 0xffffffcc
   68a40:	add	r1, r1, #32
   68a44:	add	r0, r0, #1
   68a48:	cmp	r4, r0
   68a4c:	beq	68a98 <fputs@plt+0x576b0>
   68a50:	ldrsh	r2, [r1, #-2]
   68a54:	sxth	r3, r7
   68a58:	cmp	r2, r3
   68a5c:	bgt	68a30 <fputs@plt+0x57648>
   68a60:	mov	r5, r7
   68a64:	uxth	r3, r7
   68a68:	uxth	r7, r2
   68a6c:	cmp	r7, r3
   68a70:	bne	68a90 <fputs@plt+0x576a8>
   68a74:	ldrsh	r3, [r1]
   68a78:	ldr	r7, [fp, #-48]	; 0xffffffd0
   68a7c:	sxth	r7, r7
   68a80:	cmp	r3, r7
   68a84:	mov	r7, r5
   68a88:	bgt	68a30 <fputs@plt+0x57648>
   68a8c:	b	68a40 <fputs@plt+0x57658>
   68a90:	mov	r7, r5
   68a94:	b	68a40 <fputs@plt+0x57658>
   68a98:	str	r8, [fp, #-56]	; 0xffffffc8
   68a9c:	ldr	r3, [sp, #76]	; 0x4c
   68aa0:	ldr	r2, [sp, #80]	; 0x50
   68aa4:	b	68714 <fputs@plt+0x5732c>
   68aa8:	ldr	r3, [sp, #76]	; 0x4c
   68aac:	ldr	r7, [fp, #-68]	; 0xffffffbc
   68ab0:	ldr	r2, [sp, #80]	; 0x50
   68ab4:	bne	68acc <fputs@plt+0x576e4>
   68ab8:	ldrsh	r1, [r5, #16]
   68abc:	cmp	r1, ip
   68ac0:	ldr	r4, [fp, #-56]	; 0xffffffc8
   68ac4:	bgt	68938 <fputs@plt+0x57550>
   68ac8:	b	6870c <fputs@plt+0x57324>
   68acc:	ldr	r4, [fp, #-56]	; 0xffffffc8
   68ad0:	b	68938 <fputs@plt+0x57550>
   68ad4:	cmp	r4, #0
   68ad8:	beq	68b24 <fputs@plt+0x5773c>
   68adc:	cmp	r4, #2
   68ae0:	ldr	r8, [sp, #20]
   68ae4:	blt	68b3c <fputs@plt+0x57754>
   68ae8:	ldr	r3, [sp, #72]	; 0x48
   68aec:	add	r1, r3, #50	; 0x32
   68af0:	sub	r0, r4, #1
   68af4:	mov	r2, r1
   68af8:	ldr	ip, [sp, #28]
   68afc:	ldrsh	r5, [r2], #32
   68b00:	ldrsh	r7, [r3, #18]
   68b04:	cmp	r7, r5
   68b08:	subgt	r3, r1, #18
   68b0c:	subs	r0, r0, #1
   68b10:	mov	r1, r2
   68b14:	bne	68afc <fputs@plt+0x57714>
   68b18:	cmp	ip, #0
   68b1c:	bne	68b4c <fputs@plt+0x57764>
   68b20:	b	68b94 <fputs@plt+0x577ac>
   68b24:	movw	r1, #30517	; 0x7735
   68b28:	movt	r1, #8
   68b2c:	ldr	r0, [sp, #16]
   68b30:	bl	1aa38 <fputs@plt+0x9650>
   68b34:	ldr	r8, [sp, #20]
   68b38:	b	68c6c <fputs@plt+0x57884>
   68b3c:	ldr	r3, [sp, #72]	; 0x48
   68b40:	ldr	ip, [sp, #28]
   68b44:	cmp	ip, #0
   68b48:	beq	68b94 <fputs@plt+0x577ac>
   68b4c:	add	r0, r6, #800	; 0x320
   68b50:	mov	r1, #0
   68b54:	ldr	r2, [r3, #24]
   68b58:	ldr	r2, [r2, r1, lsl #2]
   68b5c:	str	r2, [r0]
   68b60:	ldrb	r2, [r2, #16]
   68b64:	strb	r2, [r0, #-20]	; 0xffffffec
   68b68:	add	r2, r2, r2, lsl #3
   68b6c:	mov	r7, r3
   68b70:	ldr	r3, [r6, #4]
   68b74:	add	r2, r3, r2, lsl #3
   68b78:	mov	r3, r7
   68b7c:	ldr	r2, [r2, #52]	; 0x34
   68b80:	str	r2, [r0, #-60]	; 0xffffffc4
   68b84:	add	r0, r0, #80	; 0x50
   68b88:	add	r1, r1, #1
   68b8c:	cmp	ip, r1
   68b90:	bne	68b54 <fputs@plt+0x5776c>
   68b94:	ldrh	r0, [r6, #36]	; 0x24
   68b98:	and	r0, r0, #1536	; 0x600
   68b9c:	cmp	r0, #1024	; 0x400
   68ba0:	bne	68c0c <fputs@plt+0x57824>
   68ba4:	ldr	r0, [sp, #36]	; 0x24
   68ba8:	cmp	r0, #0
   68bac:	beq	68c0c <fputs@plt+0x57824>
   68bb0:	ldrb	r0, [r6, #42]	; 0x2a
   68bb4:	cmp	r0, #0
   68bb8:	bne	68c0c <fputs@plt+0x57824>
   68bbc:	ldr	r0, [r3, #24]
   68bc0:	sub	r7, ip, #1
   68bc4:	ldr	r0, [r0, r7, lsl #2]
   68bc8:	ldr	r1, [r6, #12]
   68bcc:	mov	r2, r3
   68bd0:	sub	r3, fp, #40	; 0x28
   68bd4:	uxth	r7, r7
   68bd8:	str	r7, [sp]
   68bdc:	stmib	sp, {r0, r3}
   68be0:	mov	r0, r6
   68be4:	mov	r4, r2
   68be8:	mov	r3, #512	; 0x200
   68bec:	bl	6faec <fputs@plt+0x5e704>
   68bf0:	ldr	r1, [r6, #12]
   68bf4:	ldr	r1, [r1]
   68bf8:	cmp	r1, r0
   68bfc:	moveq	r0, #2
   68c00:	strbeq	r0, [r6, #42]	; 0x2a
   68c04:	ldr	ip, [sp, #28]
   68c08:	mov	r3, r4
   68c0c:	ldr	r1, [r6, #8]
   68c10:	cmp	r1, #0
   68c14:	beq	68c64 <fputs@plt+0x5787c>
   68c18:	ldrsb	r2, [r3, #22]
   68c1c:	ldrh	r0, [r6, #36]	; 0x24
   68c20:	tst	r0, #512	; 0x200
   68c24:	bne	68c40 <fputs@plt+0x57858>
   68c28:	bic	r2, r2, r2, asr #31
   68c2c:	strb	r2, [r6, #38]	; 0x26
   68c30:	mov	r7, r3
   68c34:	ldrd	r2, [r3, #8]
   68c38:	strd	r2, [r6, #24]
   68c3c:	b	68c54 <fputs@plt+0x5786c>
   68c40:	mov	r7, r3
   68c44:	ldr	r3, [r1]
   68c48:	cmp	r3, r2
   68c4c:	moveq	r2, #2
   68c50:	strbeq	r2, [r6, #42]	; 0x2a
   68c54:	tst	r0, #2048	; 0x800
   68c58:	mov	r3, r7
   68c5c:	cmpne	ip, #0
   68c60:	bne	68c80 <fputs@plt+0x57898>
   68c64:	ldrh	r0, [r3, #16]
   68c68:	strh	r0, [r6, #32]
   68c6c:	mov	r0, r8
   68c70:	ldr	r1, [sp, #24]
   68c74:	sub	sp, fp, #28
   68c78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68c7c:	b	13ddc <fputs@plt+0x29f4>
   68c80:	ldrsb	r0, [r6, #38]	; 0x26
   68c84:	ldr	r2, [r1]
   68c88:	cmp	r2, r0
   68c8c:	bne	68c64 <fputs@plt+0x5787c>
   68c90:	mov	r0, #0
   68c94:	str	r0, [fp, #-36]	; 0xffffffdc
   68c98:	str	r0, [fp, #-40]	; 0xffffffd8
   68c9c:	ldr	r0, [r3, #24]
   68ca0:	sub	r7, ip, #1
   68ca4:	ldr	r0, [r0, r7, lsl #2]
   68ca8:	mov	r2, r3
   68cac:	sub	r3, fp, #40	; 0x28
   68cb0:	uxth	r7, r7
   68cb4:	str	r7, [sp]
   68cb8:	stmib	sp, {r0, r3}
   68cbc:	mov	r0, r6
   68cc0:	mov	r4, r2
   68cc4:	mov	r3, #0
   68cc8:	bl	6faec <fputs@plt+0x5e704>
   68ccc:	ldr	r1, [r6, #8]
   68cd0:	ldr	r1, [r1]
   68cd4:	cmp	r1, r0
   68cd8:	bne	68cf0 <fputs@plt+0x57908>
   68cdc:	mov	r0, #1
   68ce0:	strb	r0, [r6, #39]	; 0x27
   68ce4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   68ce8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   68cec:	strd	r0, [r6, #24]
   68cf0:	mov	r3, r4
   68cf4:	b	68c64 <fputs@plt+0x5787c>
   68cf8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   68cfc:	add	fp, sp, #24
   68d00:	cmp	r1, #0
   68d04:	beq	68d50 <fputs@plt+0x57968>
   68d08:	mov	r8, r0
   68d0c:	ldr	r0, [r1]
   68d10:	cmp	r0, #1
   68d14:	blt	68d50 <fputs@plt+0x57968>
   68d18:	ldr	r9, [r1]
   68d1c:	ldr	r5, [r1, #4]
   68d20:	mov	r4, #0
   68d24:	mov	r6, #0
   68d28:	mov	r7, #0
   68d2c:	ldr	r1, [r5], #20
   68d30:	mov	r0, r8
   68d34:	bl	6bb60 <fputs@plt+0x5a778>
   68d38:	orr	r6, r1, r6
   68d3c:	orr	r4, r0, r4
   68d40:	add	r7, r7, #1
   68d44:	cmp	r7, r9
   68d48:	blt	68d2c <fputs@plt+0x57944>
   68d4c:	b	68d58 <fputs@plt+0x57970>
   68d50:	mov	r4, #0
   68d54:	mov	r6, #0
   68d58:	mov	r0, r4
   68d5c:	mov	r1, r6
   68d60:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   68d64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68d68:	add	fp, sp, #28
   68d6c:	sub	sp, sp, #100	; 0x64
   68d70:	mov	sl, r2
   68d74:	mov	r4, r1
   68d78:	ldr	r1, [r0, #8]
   68d7c:	str	r1, [sp, #44]	; 0x2c
   68d80:	str	r0, [sp, #64]	; 0x40
   68d84:	bl	5b6d8 <fputs@plt+0x4a2f0>
   68d88:	str	r0, [sp, #32]
   68d8c:	ldr	r0, [r4, #12]
   68d90:	str	r4, [sp, #36]	; 0x24
   68d94:	ldr	r5, [r4, #20]
   68d98:	add	r1, r0, r0, lsl #1
   68d9c:	add	r1, r5, r1, lsl #4
   68da0:	str	r1, [fp, #-36]	; 0xffffffdc
   68da4:	ldr	r1, [fp, #16]
   68da8:	str	r1, [sp, #40]	; 0x28
   68dac:	ldr	r8, [r1, #64]	; 0x40
   68db0:	ldr	r1, [sl, #16]
   68db4:	str	r1, [sp, #56]	; 0x38
   68db8:	ldr	r1, [fp, #12]
   68dbc:	str	r1, [fp, #-40]	; 0xffffffd8
   68dc0:	ldr	r1, [fp, #8]
   68dc4:	str	r1, [fp, #-44]	; 0xffffffd4
   68dc8:	cmp	r0, #1
   68dcc:	str	r8, [fp, #-60]	; 0xffffffc4
   68dd0:	str	sl, [fp, #-52]	; 0xffffffcc
   68dd4:	blt	68f68 <fputs@plt+0x57b80>
   68dd8:	mov	r4, #0
   68ddc:	mov	r0, #0
   68de0:	str	r0, [fp, #-48]	; 0xffffffd0
   68de4:	mov	r9, #0
   68de8:	mov	r0, #0
   68dec:	str	r0, [fp, #-56]	; 0xffffffc8
   68df0:	mov	r0, #0
   68df4:	str	r0, [sp, #48]	; 0x30
   68df8:	b	68e10 <fputs@plt+0x57a28>
   68dfc:	ldr	r8, [fp, #-60]	; 0xffffffc4
   68e00:	add	r5, r5, #48	; 0x30
   68e04:	ldr	r0, [fp, #-36]	; 0xffffffdc
   68e08:	cmp	r5, r0
   68e0c:	bcs	68f80 <fputs@plt+0x57b98>
   68e10:	ldrd	r0, [r8]
   68e14:	orrs	r0, r0, r1
   68e18:	bne	68e84 <fputs@plt+0x57a9c>
   68e1c:	ldrb	r0, [r5, #20]
   68e20:	tst	r0, #2
   68e24:	bne	68e84 <fputs@plt+0x57a9c>
   68e28:	ldr	sl, [r5]
   68e2c:	ldrb	r0, [sl, #4]
   68e30:	tst	r0, #1
   68e34:	bne	68e80 <fputs@plt+0x57a98>
   68e38:	ldr	r0, [fp, #-52]	; 0xffffffcc
   68e3c:	ldr	r1, [r0, #44]	; 0x2c
   68e40:	mov	r0, sl
   68e44:	bl	67ce4 <fputs@plt+0x568fc>
   68e48:	cmp	r0, #0
   68e4c:	beq	68e80 <fputs@plt+0x57a98>
   68e50:	ldr	r0, [sp, #64]	; 0x40
   68e54:	ldr	r6, [r0]
   68e58:	mov	r0, r6
   68e5c:	mov	r1, sl
   68e60:	mov	r2, #0
   68e64:	bl	5ab94 <fputs@plt+0x497ac>
   68e68:	mov	r2, r0
   68e6c:	mov	r0, r6
   68e70:	ldr	r8, [fp, #-60]	; 0xffffffc4
   68e74:	ldr	r1, [sp, #48]	; 0x30
   68e78:	bl	60f54 <fputs@plt+0x4fb6c>
   68e7c:	str	r0, [sp, #48]	; 0x30
   68e80:	ldr	sl, [fp, #-52]	; 0xffffffcc
   68e84:	mov	r0, r5
   68e88:	mov	r1, sl
   68e8c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   68e90:	ldr	r3, [fp, #-40]	; 0xffffffd8
   68e94:	bl	6eefc <fputs@plt+0x5db14>
   68e98:	cmp	r0, #0
   68e9c:	beq	68e00 <fputs@plt+0x57a18>
   68ea0:	ldr	r0, [r5, #12]
   68ea4:	rsb	r1, r0, #32
   68ea8:	mov	r3, #1
   68eac:	lsr	r7, r3, r1
   68eb0:	subs	r1, r0, #32
   68eb4:	lslpl	r7, r3, r1
   68eb8:	cmp	r0, #63	; 0x3f
   68ebc:	mov	r2, #-2147483648	; 0x80000000
   68ec0:	movgt	r7, r2
   68ec4:	lsl	r6, r3, r0
   68ec8:	cmp	r1, #0
   68ecc:	movwpl	r6, #0
   68ed0:	cmp	r0, #63	; 0x3f
   68ed4:	movwgt	r6, #0
   68ed8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   68edc:	tst	r1, #255	; 0xff
   68ee0:	bne	68f0c <fputs@plt+0x57b24>
   68ee4:	ldr	r1, [sp, #56]	; 0x38
   68ee8:	ldr	r2, [r1]
   68eec:	ldr	r1, [r1, #4]
   68ef0:	ldr	r3, [r1, r0, lsl #4]
   68ef4:	mov	r0, #284	; 0x11c
   68ef8:	movw	r1, #30535	; 0x7747
   68efc:	movt	r1, #8
   68f00:	bl	15994 <fputs@plt+0x45ac>
   68f04:	mov	r0, #1
   68f08:	str	r0, [fp, #-56]	; 0xffffffc8
   68f0c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   68f10:	and	r0, r6, r0
   68f14:	and	r1, r7, r9
   68f18:	orrs	r0, r0, r1
   68f1c:	bne	68dfc <fputs@plt+0x57a14>
   68f20:	ldr	r0, [sp, #64]	; 0x40
   68f24:	ldr	r0, [r0]
   68f28:	add	sl, r4, #1
   68f2c:	ldr	r8, [fp, #-60]	; 0xffffffc4
   68f30:	mov	r1, r8
   68f34:	mov	r2, sl
   68f38:	bl	6e390 <fputs@plt+0x5cfa8>
   68f3c:	cmp	r0, #0
   68f40:	bne	69538 <fputs@plt+0x58150>
   68f44:	ldr	r0, [r8, #48]	; 0x30
   68f48:	str	r5, [r0, r4, lsl #2]
   68f4c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   68f50:	orr	r0, r6, r0
   68f54:	str	r0, [fp, #-48]	; 0xffffffd0
   68f58:	orr	r9, r7, r9
   68f5c:	mov	r4, sl
   68f60:	ldr	sl, [fp, #-52]	; 0xffffffcc
   68f64:	b	68e00 <fputs@plt+0x57a18>
   68f68:	mov	r0, #0
   68f6c:	str	r0, [sp, #48]	; 0x30
   68f70:	mov	r0, #0
   68f74:	str	r0, [fp, #-48]	; 0xffffffd0
   68f78:	mov	r9, #0
   68f7c:	mov	r4, #0
   68f80:	movw	r0, #16961	; 0x4241
   68f84:	str	r0, [r8, #36]	; 0x24
   68f88:	strh	r4, [r8, #24]
   68f8c:	strh	r4, [r8, #40]	; 0x28
   68f90:	mov	r2, sl
   68f94:	ldr	r0, [r2, #56]!	; 0x38
   68f98:	ldr	r1, [fp, #-48]	; 0xffffffd0
   68f9c:	bic	r6, r0, r1
   68fa0:	mov	r0, #-2147483648	; 0x80000000
   68fa4:	orr	r0, r9, r0
   68fa8:	mvn	r1, #-2147483648	; 0x80000000
   68fac:	eor	r1, r0, r1
   68fb0:	ldr	ip, [r2, #4]
   68fb4:	and	r8, ip, r1
   68fb8:	ldr	r1, [sp, #56]	; 0x38
   68fbc:	ldrsh	r0, [r1, #34]	; 0x22
   68fc0:	cmp	r0, #63	; 0x3f
   68fc4:	mov	r1, r0
   68fc8:	movge	r1, #63	; 0x3f
   68fcc:	sxth	r9, r1
   68fd0:	cmp	r0, #1
   68fd4:	str	r2, [sp, #24]
   68fd8:	blt	69018 <fputs@plt+0x57c30>
   68fdc:	mov	r1, #0
   68fe0:	mov	r2, #1
   68fe4:	lsl	r3, r2, r1
   68fe8:	subs	r7, r1, #32
   68fec:	movwpl	r3, #0
   68ff0:	and	r3, r3, r6
   68ff4:	rsb	r5, r1, #32
   68ff8:	lsr	r5, r2, r5
   68ffc:	lslpl	r5, r2, r7
   69000:	and	r7, r5, r8
   69004:	orrs	r3, r3, r7
   69008:	addne	r4, r4, #1
   6900c:	add	r1, r1, #1
   69010:	cmp	r1, r9
   69014:	blt	68fe4 <fputs@plt+0x57bfc>
   69018:	str	r6, [sp, #16]
   6901c:	mov	r1, #1
   69020:	cmp	ip, #0
   69024:	str	r0, [sp, #20]
   69028:	submi	r1, r0, #62	; 0x3e
   6902c:	add	r0, r1, r4
   69030:	str	r0, [sp, #28]
   69034:	sxth	r1, r0
   69038:	ldr	r5, [sp, #64]	; 0x40
   6903c:	ldr	r0, [r5]
   69040:	mov	r2, #0
   69044:	str	r2, [fp, #-48]	; 0xffffffd0
   69048:	sub	r3, fp, #32
   6904c:	mov	r2, #0
   69050:	bl	61c44 <fputs@plt+0x5085c>
   69054:	cmp	r0, #0
   69058:	beq	69220 <fputs@plt+0x57e38>
   6905c:	mov	r1, r0
   69060:	ldr	r0, [fp, #-60]	; 0xffffffc4
   69064:	str	r1, [r0, #28]
   69068:	ldr	r0, [sp, #56]	; 0x38
   6906c:	str	r0, [r1, #12]
   69070:	movw	r0, #30561	; 0x7761
   69074:	movt	r0, #8
   69078:	str	r1, [sp, #52]	; 0x34
   6907c:	str	r0, [r1]
   69080:	ldr	r0, [sp, #36]	; 0x24
   69084:	ldr	r5, [r0, #20]
   69088:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6908c:	cmp	r5, r0
   69090:	movw	r4, #6505	; 0x1969
   69094:	movt	r4, #8
   69098:	bcs	691a0 <fputs@plt+0x57db8>
   6909c:	mov	r0, #0
   690a0:	str	r0, [fp, #-48]	; 0xffffffd0
   690a4:	mov	r0, #0
   690a8:	str	r0, [fp, #-56]	; 0xffffffc8
   690ac:	mov	r0, #0
   690b0:	str	r0, [sp, #60]	; 0x3c
   690b4:	mov	r6, #1
   690b8:	b	690d0 <fputs@plt+0x57ce8>
   690bc:	ldr	sl, [fp, #-52]	; 0xffffffcc
   690c0:	add	r5, r5, #48	; 0x30
   690c4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   690c8:	cmp	r5, r0
   690cc:	bcs	691a0 <fputs@plt+0x57db8>
   690d0:	mov	r0, r5
   690d4:	mov	r1, sl
   690d8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   690dc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   690e0:	bl	6eefc <fputs@plt+0x5db14>
   690e4:	cmp	r0, #0
   690e8:	beq	690c0 <fputs@plt+0x57cd8>
   690ec:	ldr	r0, [r5, #12]
   690f0:	lsl	r7, r6, r0
   690f4:	subs	r1, r0, #32
   690f8:	movwpl	r7, #0
   690fc:	cmp	r0, #63	; 0x3f
   69100:	movwgt	r7, #0
   69104:	ldr	r2, [fp, #-56]	; 0xffffffc8
   69108:	and	r2, r7, r2
   6910c:	rsb	r3, r0, #32
   69110:	lsr	sl, r6, r3
   69114:	cmp	r1, #0
   69118:	lslpl	sl, r6, r1
   6911c:	cmp	r0, #63	; 0x3f
   69120:	mov	r1, #-2147483648	; 0x80000000
   69124:	movgt	sl, r1
   69128:	ldr	r1, [sp, #60]	; 0x3c
   6912c:	and	r1, sl, r1
   69130:	orrs	r1, r2, r1
   69134:	bne	690bc <fputs@plt+0x57cd4>
   69138:	ldr	r1, [sp, #52]	; 0x34
   6913c:	ldr	r1, [r1, #4]
   69140:	ldr	r2, [fp, #-48]	; 0xffffffd0
   69144:	add	r1, r1, r2, lsl #1
   69148:	ldr	r2, [r5]
   6914c:	strh	r0, [r1]
   69150:	ldr	r1, [r2, #12]
   69154:	ldr	r2, [r2, #16]
   69158:	ldr	r0, [sp, #64]	; 0x40
   6915c:	bl	5b4c4 <fputs@plt+0x4a0dc>
   69160:	cmp	r0, #0
   69164:	mov	r1, r4
   69168:	ldrne	r1, [r0]
   6916c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69170:	orr	r0, r7, r0
   69174:	str	r0, [fp, #-56]	; 0xffffffc8
   69178:	ldr	r0, [sp, #60]	; 0x3c
   6917c:	orr	r0, sl, r0
   69180:	str	r0, [sp, #60]	; 0x3c
   69184:	ldr	r0, [sp, #52]	; 0x34
   69188:	ldr	r0, [r0, #32]
   6918c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   69190:	str	r1, [r0, r2, lsl #2]
   69194:	add	r2, r2, #1
   69198:	str	r2, [fp, #-48]	; 0xffffffd0
   6919c:	b	690bc <fputs@plt+0x57cd4>
   691a0:	ldr	r0, [sp, #20]
   691a4:	cmp	r0, #1
   691a8:	ldr	ip, [sp, #24]
   691ac:	ldr	r6, [sp, #16]
   691b0:	blt	69228 <fputs@plt+0x57e40>
   691b4:	mov	r0, #0
   691b8:	mov	r1, #1
   691bc:	ldr	sl, [sp, #64]	; 0x40
   691c0:	ldr	r5, [sp, #52]	; 0x34
   691c4:	b	691d4 <fputs@plt+0x57dec>
   691c8:	add	r0, r0, #1
   691cc:	cmp	r0, r9
   691d0:	bge	69230 <fputs@plt+0x57e48>
   691d4:	lsl	r2, r1, r0
   691d8:	subs	r3, r0, #32
   691dc:	movwpl	r2, #0
   691e0:	and	r2, r2, r6
   691e4:	rsb	r7, r0, #32
   691e8:	lsr	r7, r1, r7
   691ec:	lslpl	r7, r1, r3
   691f0:	and	r3, r7, r8
   691f4:	orrs	r2, r2, r3
   691f8:	beq	691c8 <fputs@plt+0x57de0>
   691fc:	ldr	r2, [r5, #4]
   69200:	ldr	r3, [fp, #-48]	; 0xffffffd0
   69204:	add	r2, r2, r3, lsl #1
   69208:	strh	r0, [r2]
   6920c:	ldr	r2, [r5, #32]
   69210:	str	r4, [r2, r3, lsl #2]
   69214:	add	r3, r3, #1
   69218:	str	r3, [fp, #-48]	; 0xffffffd0
   6921c:	b	691c8 <fputs@plt+0x57de0>
   69220:	ldr	r6, [sp, #48]	; 0x30
   69224:	b	69524 <fputs@plt+0x5813c>
   69228:	ldr	sl, [sp, #64]	; 0x40
   6922c:	ldr	r5, [sp, #52]	; 0x34
   69230:	ldr	r0, [ip, #4]
   69234:	cmn	r0, #1
   69238:	ble	6924c <fputs@plt+0x57e64>
   6923c:	ldr	r9, [sp, #44]	; 0x2c
   69240:	ldr	r8, [sp, #48]	; 0x30
   69244:	ldr	r7, [sp, #40]	; 0x28
   69248:	b	692b4 <fputs@plt+0x57ecc>
   6924c:	ldr	r6, [sp, #56]	; 0x38
   69250:	ldrsh	r0, [r6, #34]	; 0x22
   69254:	cmp	r0, #64	; 0x40
   69258:	ldr	r9, [sp, #44]	; 0x2c
   6925c:	ldr	r8, [sp, #48]	; 0x30
   69260:	ldr	r7, [sp, #40]	; 0x28
   69264:	blt	692b4 <fputs@plt+0x57ecc>
   69268:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6926c:	lsl	r0, r0, #1
   69270:	mov	r1, #0
   69274:	ldr	r2, [r5, #4]
   69278:	add	r2, r2, r0
   6927c:	add	r3, r1, #63	; 0x3f
   69280:	strh	r3, [r2]
   69284:	ldr	r2, [r5, #32]
   69288:	str	r4, [r2, r0, lsl #1]
   6928c:	add	r2, r1, #1
   69290:	add	r0, r0, #2
   69294:	ldrsh	r3, [r6, #34]	; 0x22
   69298:	add	r1, r1, #64	; 0x40
   6929c:	cmp	r1, r3
   692a0:	mov	r1, r2
   692a4:	blt	69274 <fputs@plt+0x57e8c>
   692a8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   692ac:	add	r0, r0, r2
   692b0:	str	r0, [fp, #-48]	; 0xffffffd0
   692b4:	ldr	r0, [r5, #4]
   692b8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   692bc:	add	r0, r0, r2, lsl #1
   692c0:	movw	r1, #65535	; 0xffff
   692c4:	strh	r1, [r0]
   692c8:	ldr	r0, [r5, #32]
   692cc:	str	r4, [r0, r2, lsl #2]
   692d0:	ldr	r2, [sl, #72]	; 0x48
   692d4:	add	r0, r2, #1
   692d8:	str	r0, [sl, #72]	; 0x48
   692dc:	str	r2, [r7, #8]
   692e0:	mov	r0, r9
   692e4:	mov	r1, #56	; 0x38
   692e8:	ldr	r3, [sp, #28]
   692ec:	bl	5722c <fputs@plt+0x45e44>
   692f0:	mov	r0, sl
   692f4:	mov	r1, r5
   692f8:	bl	56d30 <fputs@plt+0x45948>
   692fc:	mov	r0, sl
   69300:	bl	58888 <fputs@plt+0x474a0>
   69304:	ldr	r0, [sp, #36]	; 0x24
   69308:	ldr	r0, [r0]
   6930c:	ldr	r0, [r0, #4]
   69310:	ldrb	r1, [r7, #44]	; 0x2c
   69314:	add	r1, r1, r1, lsl #3
   69318:	add	r6, r0, r1, lsl #3
   6931c:	mov	r1, r6
   69320:	ldrb	r0, [r1, #45]!	; 0x2d
   69324:	str	r1, [fp, #-36]	; 0xffffffdc
   69328:	tst	r0, #16
   6932c:	bne	69350 <fputs@plt+0x57f68>
   69330:	ldr	r2, [r7, #4]
   69334:	mov	r0, r9
   69338:	mov	r1, #108	; 0x6c
   6933c:	bl	587b0 <fputs@plt+0x473c8>
   69340:	str	r0, [fp, #-40]	; 0xffffffd8
   69344:	mov	r0, #0
   69348:	str	r0, [fp, #-52]	; 0xffffffcc
   6934c:	b	6939c <fputs@plt+0x57fb4>
   69350:	ldr	r5, [r6, #36]	; 0x24
   69354:	mov	r0, r9
   69358:	mov	r1, #22
   6935c:	mov	r2, #0
   69360:	mov	r3, #0
   69364:	bl	5722c <fputs@plt+0x45e44>
   69368:	str	r0, [fp, #-52]	; 0xffffffcc
   6936c:	ldr	r0, [r6, #32]
   69370:	str	r0, [sp]
   69374:	mov	r0, r9
   69378:	mov	r1, #16
   6937c:	mov	r2, r5
   69380:	mov	r3, #0
   69384:	bl	46a3c <fputs@plt+0x35654>
   69388:	mov	r0, r9
   6938c:	mov	r1, #18
   69390:	mov	r2, r5
   69394:	bl	587b0 <fputs@plt+0x473c8>
   69398:	str	r0, [fp, #-40]	; 0xffffffd8
   6939c:	str	r6, [fp, #-44]	; 0xffffffd4
   693a0:	mov	r5, #0
   693a4:	cmp	r8, #0
   693a8:	mov	r7, #0
   693ac:	ldr	r6, [sp, #64]	; 0x40
   693b0:	mov	r4, r8
   693b4:	ldr	r9, [sp, #44]	; 0x2c
   693b8:	beq	693ec <fputs@plt+0x58004>
   693bc:	mov	r0, r9
   693c0:	bl	587d4 <fputs@plt+0x473ec>
   693c4:	mov	r7, r0
   693c8:	mov	r0, r6
   693cc:	mov	r1, r4
   693d0:	mov	r2, r7
   693d4:	mov	r3, #16
   693d8:	bl	5979c <fputs@plt+0x483b4>
   693dc:	ldr	r1, [fp, #-60]	; 0xffffffc4
   693e0:	ldr	r0, [r1, #36]	; 0x24
   693e4:	orr	r0, r0, #131072	; 0x20000
   693e8:	str	r0, [r1, #36]	; 0x24
   693ec:	mov	r0, r6
   693f0:	bl	596e0 <fputs@plt+0x482f8>
   693f4:	mov	sl, r0
   693f8:	ldr	r8, [sp, #40]	; 0x28
   693fc:	ldr	r2, [r8, #4]
   69400:	str	r5, [sp]
   69404:	str	r5, [sp, #4]
   69408:	str	r5, [sp, #8]
   6940c:	str	r5, [sp, #12]
   69410:	mov	r0, r6
   69414:	ldr	r1, [sp, #52]	; 0x34
   69418:	mov	r3, sl
   6941c:	bl	62274 <fputs@plt+0x50e8c>
   69420:	mov	r5, r0
   69424:	ldr	r2, [r8, #8]
   69428:	mov	r0, r9
   6942c:	mov	r1, #110	; 0x6e
   69430:	mov	r3, sl
   69434:	bl	5722c <fputs@plt+0x45e44>
   69438:	mov	r0, r9
   6943c:	mov	r1, #16
   69440:	bl	1abf0 <fputs@plt+0x9808>
   69444:	cmp	r4, #0
   69448:	movne	r0, r9
   6944c:	movne	r1, r7
   69450:	blne	58900 <fputs@plt+0x47518>
   69454:	ldr	r0, [fp, #-36]	; 0xffffffdc
   69458:	ldrb	r0, [r0]
   6945c:	tst	r0, #16
   69460:	bne	69488 <fputs@plt+0x580a0>
   69464:	ldr	r0, [sp, #40]	; 0x28
   69468:	ldr	r2, [r0, #4]
   6946c:	ldr	r7, [fp, #-40]	; 0xffffffd8
   69470:	add	r3, r7, #1
   69474:	ldr	r4, [sp, #44]	; 0x2c
   69478:	mov	r0, r4
   6947c:	mov	r1, #7
   69480:	bl	5722c <fputs@plt+0x45e44>
   69484:	b	694e4 <fputs@plt+0x580fc>
   69488:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6948c:	add	r2, r5, r0
   69490:	ldr	r5, [fp, #-36]	; 0xffffffdc
   69494:	ldr	r4, [sp, #44]	; 0x2c
   69498:	mov	r0, r4
   6949c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   694a0:	bl	56b24 <fputs@plt+0x4573c>
   694a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   694a8:	ldr	r3, [r0, #40]	; 0x28
   694ac:	ldr	r0, [sp, #40]	; 0x28
   694b0:	ldr	r2, [r0, #4]
   694b4:	mov	r0, #1
   694b8:	str	r0, [sp]
   694bc:	mov	r0, r4
   694c0:	ldr	r7, [fp, #-40]	; 0xffffffd8
   694c4:	mov	r1, r7
   694c8:	bl	704b4 <fputs@plt+0x5f0cc>
   694cc:	mov	r0, r4
   694d0:	mov	r1, r7
   694d4:	bl	56a9c <fputs@plt+0x456b4>
   694d8:	ldrb	r0, [r5]
   694dc:	and	r0, r0, #239	; 0xef
   694e0:	strb	r0, [r5]
   694e4:	ldr	r6, [sp, #48]	; 0x30
   694e8:	mov	r0, r4
   694ec:	mov	r1, #3
   694f0:	bl	1abf0 <fputs@plt+0x9808>
   694f4:	mov	r0, r4
   694f8:	mov	r1, r7
   694fc:	bl	568a8 <fputs@plt+0x454c0>
   69500:	ldr	r5, [sp, #64]	; 0x40
   69504:	mov	r0, r5
   69508:	mov	r1, sl
   6950c:	bl	5971c <fputs@plt+0x48334>
   69510:	mov	r0, r5
   69514:	bl	58898 <fputs@plt+0x474b0>
   69518:	mov	r0, r4
   6951c:	ldr	r1, [sp, #32]
   69520:	bl	568a8 <fputs@plt+0x454c0>
   69524:	ldr	r0, [r5]
   69528:	mov	r1, r6
   6952c:	sub	sp, fp, #28
   69530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   69534:	b	4455c <fputs@plt+0x33174>
   69538:	ldr	r5, [sp, #64]	; 0x40
   6953c:	ldr	r6, [sp, #48]	; 0x30
   69540:	b	69524 <fputs@plt+0x5813c>
   69544:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   69548:	add	fp, sp, #28
   6954c:	sub	sp, sp, #156	; 0x9c
   69550:	mov	r5, r1
   69554:	ldrb	r1, [r0, #453]	; 0x1c5
   69558:	cmp	r1, #2
   6955c:	bne	697f4 <fputs@plt+0x5840c>
   69560:	ldr	r7, [r2, #64]	; 0x40
   69564:	ldr	r6, [r7, #36]	; 0x24
   69568:	tst	r6, #8192	; 0x2000
   6956c:	bne	697f4 <fputs@plt+0x5840c>
   69570:	ldr	r4, [fp, #12]
   69574:	tst	r4, #64	; 0x40
   69578:	bne	697f4 <fputs@plt+0x5840c>
   6957c:	mov	sl, r3
   69580:	ldr	r1, [r0]
   69584:	ldr	r3, [r0, #8]
   69588:	str	r3, [sp, #24]
   6958c:	ldr	r8, [r0, #468]	; 0x1d4
   69590:	ldrb	r9, [r2, #44]	; 0x2c
   69594:	ands	r0, r6, #48	; 0x30
   69598:	str	r0, [sp, #20]
   6959c:	movw	r0, #51712	; 0xca00
   695a0:	movt	r0, #15258	; 0x3b9a
   695a4:	beq	695fc <fputs@plt+0x58214>
   695a8:	str	r0, [sp]
   695ac:	sub	r0, fp, #56	; 0x38
   695b0:	add	r2, sp, #28
   695b4:	mov	r3, #100	; 0x64
   695b8:	bl	1452c <fputs@plt+0x3144>
   695bc:	movw	r1, #30572	; 0x776c
   695c0:	movt	r1, #8
   695c4:	mov	r0, #1
   695c8:	str	r0, [sp, #16]
   695cc:	sub	r0, fp, #56	; 0x38
   695d0:	bl	20938 <fputs@plt+0xf550>
   695d4:	add	r0, r9, r9, lsl #3
   695d8:	add	r5, r5, r0, lsl #3
   695dc:	ldr	r0, [r5, #28]
   695e0:	cmp	r0, #0
   695e4:	beq	6963c <fputs@plt+0x58254>
   695e8:	ldrb	r2, [r5, #48]	; 0x30
   695ec:	sub	r0, fp, #56	; 0x38
   695f0:	movw	r1, #26568	; 0x67c8
   695f4:	movt	r1, #8
   695f8:	b	6964c <fputs@plt+0x58264>
   695fc:	tst	r6, #1024	; 0x400
   69600:	bne	69610 <fputs@plt+0x58228>
   69604:	ldrh	r2, [r7, #24]
   69608:	cmp	r2, #0
   6960c:	bne	695a8 <fputs@plt+0x581c0>
   69610:	str	r0, [sp]
   69614:	sub	r0, fp, #56	; 0x38
   69618:	add	r2, sp, #28
   6961c:	mov	r3, #100	; 0x64
   69620:	bl	1452c <fputs@plt+0x3144>
   69624:	tst	r4, #3
   69628:	bne	695bc <fputs@plt+0x581d4>
   6962c:	movw	r1, #30579	; 0x7773
   69630:	movt	r1, #8
   69634:	mov	r0, #0
   69638:	b	695c8 <fputs@plt+0x581e0>
   6963c:	ldr	r2, [r5, #16]
   69640:	sub	r0, fp, #56	; 0x38
   69644:	movw	r1, #61507	; 0xf043
   69648:	movt	r1, #7
   6964c:	bl	38df0 <fputs@plt+0x27a08>
   69650:	ldr	r2, [r5, #20]
   69654:	cmp	r2, #0
   69658:	beq	6966c <fputs@plt+0x58284>
   6965c:	sub	r0, fp, #56	; 0x38
   69660:	movw	r1, #30584	; 0x7778
   69664:	movt	r1, #8
   69668:	bl	38df0 <fputs@plt+0x27a08>
   6966c:	ldr	r4, [fp, #8]
   69670:	tst	r6, #1280	; 0x500
   69674:	beq	696ac <fputs@plt+0x582c4>
   69678:	tst	r6, #256	; 0x100
   6967c:	andsne	r0, r6, #15
   69680:	bne	69720 <fputs@plt+0x58338>
   69684:	tst	r6, #1024	; 0x400
   69688:	ldr	r5, [sp, #24]
   6968c:	beq	697cc <fputs@plt+0x583e4>
   69690:	ldr	r2, [r7, #24]
   69694:	ldr	r3, [r7, #32]
   69698:	sub	r0, fp, #56	; 0x38
   6969c:	movw	r1, #30729	; 0x7809
   696a0:	movt	r1, #8
   696a4:	bl	38df0 <fputs@plt+0x27a08>
   696a8:	b	697cc <fputs@plt+0x583e4>
   696ac:	ldr	r0, [r5, #24]
   696b0:	ldrb	r0, [r0, #42]	; 0x2a
   696b4:	ldr	r1, [r7, #28]
   696b8:	tst	r0, #32
   696bc:	beq	696f0 <fputs@plt+0x58308>
   696c0:	ldrb	r0, [r1, #55]	; 0x37
   696c4:	and	r0, r0, #3
   696c8:	cmp	r0, #2
   696cc:	bne	696f0 <fputs@plt+0x58308>
   696d0:	ldr	r0, [sp, #16]
   696d4:	cmp	r0, #0
   696d8:	ldr	r5, [sp, #24]
   696dc:	beq	697cc <fputs@plt+0x583e4>
   696e0:	str	r1, [sp, #20]
   696e4:	movw	r9, #28933	; 0x7105
   696e8:	movt	r9, #8
   696ec:	b	69764 <fputs@plt+0x5837c>
   696f0:	tst	r6, #131072	; 0x20000
   696f4:	str	r1, [sp, #20]
   696f8:	bne	69734 <fputs@plt+0x5834c>
   696fc:	tst	r6, #16384	; 0x4000
   69700:	bne	69758 <fputs@plt+0x58370>
   69704:	movw	r0, #30658	; 0x77c2
   69708:	movt	r0, #8
   6970c:	movw	r9, #30649	; 0x77b9
   69710:	movt	r9, #8
   69714:	tst	r6, #64	; 0x40
   69718:	moveq	r9, r0
   6971c:	b	69760 <fputs@plt+0x58378>
   69720:	tst	r6, #5
   69724:	beq	69740 <fputs@plt+0x58358>
   69728:	movw	r2, #30675	; 0x77d3
   6972c:	movt	r2, #8
   69730:	b	697b8 <fputs@plt+0x583d0>
   69734:	movw	r9, #30591	; 0x777f
   69738:	movt	r9, #8
   6973c:	b	69760 <fputs@plt+0x58378>
   69740:	ldr	r0, [sp, #20]
   69744:	cmp	r0, #48	; 0x30
   69748:	bne	697a0 <fputs@plt+0x583b8>
   6974c:	movw	r2, #30677	; 0x77d5
   69750:	movt	r2, #8
   69754:	b	697b8 <fputs@plt+0x583d0>
   69758:	movw	r9, #30624	; 0x77a0
   6975c:	movt	r9, #8
   69760:	ldr	r5, [sp, #24]
   69764:	sub	r6, fp, #56	; 0x38
   69768:	movw	r1, #30667	; 0x77cb
   6976c:	movt	r1, #8
   69770:	mov	r0, r6
   69774:	mov	r2, #7
   69778:	bl	20784 <fputs@plt+0xf39c>
   6977c:	ldr	r0, [sp, #20]
   69780:	ldr	r2, [r0]
   69784:	mov	r0, r6
   69788:	mov	r1, r9
   6978c:	bl	38df0 <fputs@plt+0x27a08>
   69790:	mov	r0, r6
   69794:	mov	r1, r7
   69798:	bl	70578 <fputs@plt+0x5f190>
   6979c:	b	697cc <fputs@plt+0x583e4>
   697a0:	movw	r0, #30689	; 0x77e1
   697a4:	movt	r0, #8
   697a8:	movw	r2, #30783	; 0x783f
   697ac:	movt	r2, #8
   697b0:	tst	r6, #32
   697b4:	moveq	r2, r0
   697b8:	ldr	r5, [sp, #24]
   697bc:	sub	r0, fp, #56	; 0x38
   697c0:	movw	r1, #30691	; 0x77e3
   697c4:	movt	r1, #8
   697c8:	bl	38df0 <fputs@plt+0x27a08>
   697cc:	sub	r0, fp, #56	; 0x38
   697d0:	bl	1581c <fputs@plt+0x4434>
   697d4:	mvn	r1, #0
   697d8:	str	r4, [sp]
   697dc:	stmib	sp, {r0, r1}
   697e0:	mov	r0, r5
   697e4:	mov	r1, #161	; 0xa1
   697e8:	mov	r2, r8
   697ec:	mov	r3, sl
   697f0:	bl	568bc <fputs@plt+0x454d4>
   697f4:	sub	sp, fp, #28
   697f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   697fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   69800:	add	fp, sp, #28
   69804:	sub	sp, sp, #164	; 0xa4
   69808:	mov	r7, r3
   6980c:	mov	r5, r2
   69810:	mov	r8, r1
   69814:	mov	r4, r0
   69818:	add	r0, r1, r1, lsl #2
   6981c:	add	sl, r4, r0, lsl #4
   69820:	ldr	r0, [sl, #800]	; 0x320
   69824:	str	r0, [fp, #-88]	; 0xffffffa8
   69828:	mov	r6, sl
   6982c:	ldrb	r0, [r6, #780]!	; 0x30c
   69830:	add	r0, r0, r0, lsl #3
   69834:	ldr	r2, [r4]
   69838:	ldr	r1, [r4, #4]
   6983c:	add	r0, r1, r0, lsl #3
   69840:	str	r0, [fp, #-80]	; 0xffffffb0
   69844:	ldr	r1, [r0, #52]	; 0x34
   69848:	ldr	r0, [r2]
   6984c:	str	r0, [fp, #-84]	; 0xffffffac
   69850:	str	r2, [fp, #-48]	; 0xffffffd0
   69854:	ldr	r9, [r2, #8]
   69858:	add	r0, r4, #68	; 0x44
   6985c:	str	r1, [fp, #-68]	; 0xffffffbc
   69860:	bl	6bd2c <fputs@plt+0x5a944>
   69864:	str	r5, [sp, #92]	; 0x5c
   69868:	bic	r0, r5, r0
   6986c:	mov	r5, sl
   69870:	str	r0, [r5, #808]!	; 0x328
   69874:	str	r7, [sp, #96]	; 0x60
   69878:	bic	r0, r7, r1
   6987c:	str	r0, [r5, #4]
   69880:	ldrd	r0, [r4, #24]
   69884:	subs	r2, r8, #32
   69888:	lsr	r0, r0, r8
   6988c:	str	r8, [sp, #88]	; 0x58
   69890:	rsb	r3, r8, #32
   69894:	ldr	r8, [fp, #-88]	; 0xffffffa8
   69898:	orr	r7, r0, r1, lsl r3
   6989c:	lsrpl	r7, r1, r2
   698a0:	mov	r1, #0
   698a4:	ldrb	r0, [r8, #36]	; 0x24
   698a8:	tst	r0, #64	; 0x40
   698ac:	beq	698c0 <fputs@plt+0x584d8>
   698b0:	ldrb	r0, [r4, #36]	; 0x24
   698b4:	and	r0, r0, #32
   698b8:	mov	r1, #1
   698bc:	eor	r1, r1, r0, lsr #5
   698c0:	str	r1, [sp, #80]	; 0x50
   698c4:	str	r4, [fp, #-56]	; 0xffffffc8
   698c8:	str	r5, [fp, #-52]	; 0xffffffcc
   698cc:	sub	r0, r5, #72	; 0x48
   698d0:	str	r0, [fp, #-44]	; 0xffffffd4
   698d4:	mov	r0, r9
   698d8:	bl	587d4 <fputs@plt+0x473ec>
   698dc:	mov	r4, r0
   698e0:	mov	r0, sl
   698e4:	str	r4, [r0, #752]!	; 0x2f0
   698e8:	str	r0, [fp, #-72]	; 0xffffffb8
   698ec:	mov	r5, sl
   698f0:	str	r4, [r5, #748]!	; 0x2ec
   698f4:	mov	r0, r9
   698f8:	bl	587d4 <fputs@plt+0x473ec>
   698fc:	mov	r1, sl
   69900:	str	r0, [fp, #-64]	; 0xffffffc0
   69904:	str	r0, [r1, #760]!	; 0x2f8
   69908:	str	r1, [fp, #-92]	; 0xffffffa4
   6990c:	ldrb	r0, [r6]
   69910:	cmp	r0, #0
   69914:	ldr	r2, [fp, #-80]	; 0xffffffb0
   69918:	beq	69954 <fputs@plt+0x5856c>
   6991c:	ldrb	r0, [r2, #44]	; 0x2c
   69920:	tst	r0, #8
   69924:	beq	69954 <fputs@plt+0x5856c>
   69928:	ldr	r1, [fp, #-48]	; 0xffffffd0
   6992c:	ldr	r0, [r1, #76]	; 0x4c
   69930:	add	r3, r0, #1
   69934:	str	r3, [r1, #76]	; 0x4c
   69938:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6993c:	str	r3, [r0]
   69940:	mov	r0, r9
   69944:	mov	r1, #22
   69948:	mov	r2, #0
   6994c:	bl	5722c <fputs@plt+0x45e44>
   69950:	ldr	r2, [fp, #-80]	; 0xffffffb0
   69954:	ldrb	r1, [r2, #45]	; 0x2d
   69958:	tst	r1, #16
   6995c:	str	r9, [fp, #-60]	; 0xffffffc4
   69960:	str	sl, [fp, #-76]	; 0xffffffb4
   69964:	bne	69aa0 <fputs@plt+0x586b8>
   69968:	and	r0, r7, #1
   6996c:	str	r0, [sp, #84]	; 0x54
   69970:	ldr	r0, [r8, #36]	; 0x24
   69974:	tst	r0, #1024	; 0x400
   69978:	bne	69ae8 <fputs@plt+0x58700>
   6997c:	tst	r0, #256	; 0x100
   69980:	andsne	r2, r0, #5
   69984:	bne	69d8c <fputs@plt+0x589a4>
   69988:	movw	r2, #258	; 0x102
   6998c:	and	r3, r0, r2
   69990:	cmp	r3, r2
   69994:	ldr	ip, [fp, #-56]	; 0xffffffc8
   69998:	bne	69e44 <fputs@plt+0x58a5c>
   6999c:	mov	r9, #0
   699a0:	tst	r0, #32
   699a4:	mov	r1, #0
   699a8:	mov	r2, #0
   699ac:	beq	699bc <fputs@plt+0x585d4>
   699b0:	ldr	r1, [r8, #48]	; 0x30
   699b4:	ldr	r1, [r1]
   699b8:	mov	r2, #1
   699bc:	tst	r0, #16
   699c0:	beq	699cc <fputs@plt+0x585e4>
   699c4:	ldr	r0, [r8, #48]	; 0x30
   699c8:	ldr	r9, [r0, r2, lsl #2]
   699cc:	ldr	r0, [sp, #84]	; 0x54
   699d0:	cmp	r0, #0
   699d4:	mov	r6, r1
   699d8:	movne	r6, r9
   699dc:	movne	r9, r1
   699e0:	cmp	r6, #0
   699e4:	beq	69ef8 <fputs@plt+0x58b10>
   699e8:	ldr	r5, [r6]
   699ec:	ldr	r1, [r5, #16]
   699f0:	sub	r2, fp, #32
   699f4:	ldr	r7, [fp, #-48]	; 0xffffffd0
   699f8:	mov	r0, r7
   699fc:	bl	58620 <fputs@plt+0x47238>
   69a00:	mov	r8, r0
   69a04:	ldrb	r0, [r5]
   69a08:	str	r8, [sp]
   69a0c:	movw	r1, #37532	; 0x929c
   69a10:	movt	r1, #8
   69a14:	add	r0, r0, r1
   69a18:	ldrb	r1, [r0, #-80]	; 0xffffffb0
   69a1c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   69a20:	ldr	r2, [fp, #-68]	; 0xffffffbc
   69a24:	mov	r3, r4
   69a28:	bl	46a3c <fputs@plt+0x35654>
   69a2c:	mov	r0, r7
   69a30:	mov	r1, r8
   69a34:	mov	r2, #1
   69a38:	bl	5861c <fputs@plt+0x47234>
   69a3c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   69a40:	mov	r0, r7
   69a44:	bl	5971c <fputs@plt+0x48334>
   69a48:	ldr	r0, [fp, #-44]	; 0xffffffd4
   69a4c:	mov	r1, r6
   69a50:	bl	7096c <fputs@plt+0x5f584>
   69a54:	cmp	r9, #0
   69a58:	beq	69f1c <fputs@plt+0x58b34>
   69a5c:	ldr	r5, [r9]
   69a60:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69a64:	ldr	r1, [r0, #76]	; 0x4c
   69a68:	add	r6, r1, #1
   69a6c:	str	r6, [r0, #76]	; 0x4c
   69a70:	ldr	r1, [r5, #16]
   69a74:	mov	r2, r6
   69a78:	bl	56a30 <fputs@plt+0x45648>
   69a7c:	ldrb	r0, [r5]
   69a80:	orr	r0, r0, #2
   69a84:	cmp	r0, #82	; 0x52
   69a88:	bne	6a040 <fputs@plt+0x58c58>
   69a8c:	mov	r8, #83	; 0x53
   69a90:	ldr	r0, [sp, #84]	; 0x54
   69a94:	cmp	r0, #0
   69a98:	movwne	r8, #81	; 0x51
   69a9c:	b	6a050 <fputs@plt+0x58c68>
   69aa0:	ldr	r0, [r2, #32]
   69aa4:	ldr	r5, [r2, #36]	; 0x24
   69aa8:	str	r0, [sp]
   69aac:	mov	r0, r9
   69ab0:	mov	r1, #16
   69ab4:	mov	r2, r5
   69ab8:	mov	r3, #0
   69abc:	bl	46a3c <fputs@plt+0x35654>
   69ac0:	mov	r0, r9
   69ac4:	mov	r1, #18
   69ac8:	mov	r2, r5
   69acc:	mov	r3, r4
   69ad0:	bl	5722c <fputs@plt+0x45e44>
   69ad4:	str	r0, [sl, #788]	; 0x314
   69ad8:	mov	r0, #13
   69adc:	strb	r0, [sl, #781]	; 0x30d
   69ae0:	ldr	ip, [fp, #-56]	; 0xffffffc8
   69ae4:	b	6adac <fputs@plt+0x599c4>
   69ae8:	mov	r4, r5
   69aec:	ldrh	r5, [r8, #40]	; 0x28
   69af0:	ldr	r6, [fp, #-48]	; 0xffffffd0
   69af4:	mov	r0, r6
   69af8:	bl	58888 <fputs@plt+0x474a0>
   69afc:	add	r7, r5, #2
   69b00:	mov	r0, r6
   69b04:	mov	r1, r7
   69b08:	bl	58af8 <fputs@plt+0x47710>
   69b0c:	ldr	r9, [r4]
   69b10:	cmp	r5, #0
   69b14:	str	r0, [fp, #-80]	; 0xffffffb0
   69b18:	str	r7, [sp, #88]	; 0x58
   69b1c:	beq	69b90 <fputs@plt+0x587a8>
   69b20:	add	r4, r0, #2
   69b24:	mov	r7, #0
   69b28:	ldr	sl, [sp, #84]	; 0x54
   69b2c:	b	69b4c <fputs@plt+0x58764>
   69b30:	ldr	r0, [r1]
   69b34:	ldr	r1, [r0, #16]
   69b38:	mov	r0, r6
   69b3c:	bl	56a30 <fputs@plt+0x45648>
   69b40:	add	r7, r7, #1
   69b44:	cmp	r5, r7
   69b48:	beq	69b90 <fputs@plt+0x587a8>
   69b4c:	ldr	r0, [r8, #48]	; 0x30
   69b50:	ldr	r1, [r0, r7, lsl #2]
   69b54:	cmp	r1, #0
   69b58:	beq	69b40 <fputs@plt+0x58758>
   69b5c:	add	r2, r4, r7
   69b60:	ldrb	r0, [r1, #18]
   69b64:	tst	r0, #1
   69b68:	beq	69b30 <fputs@plt+0x58748>
   69b6c:	str	sl, [sp]
   69b70:	str	r2, [sp, #4]
   69b74:	mov	r0, r6
   69b78:	ldr	r2, [fp, #-44]	; 0xffffffd4
   69b7c:	mov	r3, r7
   69b80:	bl	70788 <fputs@plt+0x5f3a0>
   69b84:	ldr	r0, [fp, #-72]	; 0xffffffb8
   69b88:	ldr	r9, [r0]
   69b8c:	b	69b40 <fputs@plt+0x58758>
   69b90:	ldr	r2, [r8, #24]
   69b94:	ldr	r6, [fp, #-60]	; 0xffffffc4
   69b98:	mov	r0, r6
   69b9c:	mov	r1, #22
   69ba0:	ldr	r4, [fp, #-80]	; 0xffffffb0
   69ba4:	mov	r3, r4
   69ba8:	bl	5722c <fputs@plt+0x45e44>
   69bac:	add	r3, r4, #1
   69bb0:	mov	r0, r6
   69bb4:	mov	r1, #22
   69bb8:	mov	r2, r5
   69bbc:	bl	5722c <fputs@plt+0x45e44>
   69bc0:	ldrb	r0, [r8, #28]
   69bc4:	ldr	r1, [r8, #32]
   69bc8:	mvn	r2, #10
   69bcc:	cmp	r0, #0
   69bd0:	mvneq	r2, #1
   69bd4:	str	r4, [sp]
   69bd8:	stmib	sp, {r1, r2}
   69bdc:	mov	r0, r6
   69be0:	mov	r1, #11
   69be4:	ldr	r4, [fp, #-68]	; 0xffffffbc
   69be8:	mov	r2, r4
   69bec:	mov	r3, r9
   69bf0:	bl	568bc <fputs@plt+0x454d4>
   69bf4:	mov	r7, #0
   69bf8:	strb	r7, [r8, #28]
   69bfc:	ldr	r9, [fp, #-76]	; 0xffffffb4
   69c00:	str	r4, [r9, #784]	; 0x310
   69c04:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69c08:	ldrb	r0, [r0, #40]	; 0x28
   69c0c:	mvn	r1, #95	; 0x5f
   69c10:	cmp	r0, #0
   69c14:	mvneq	r1, #101	; 0x65
   69c18:	strb	r1, [r9, #781]	; 0x30d
   69c1c:	mov	r0, r6
   69c20:	bl	5b7a4 <fputs@plt+0x4a3bc>
   69c24:	str	r0, [r9, #788]	; 0x314
   69c28:	cmp	r5, #0
   69c2c:	ldr	r4, [fp, #-84]	; 0xffffffac
   69c30:	beq	69d68 <fputs@plt+0x58980>
   69c34:	add	r0, r9, #796	; 0x31c
   69c38:	str	r0, [fp, #-72]	; 0xffffffb8
   69c3c:	ldr	sl, [r9, #792]	; 0x318
   69c40:	sub	r0, r5, #1
   69c44:	b	69c70 <fputs@plt+0x58888>
   69c48:	ldrh	r0, [r8, #30]
   69c4c:	mov	r1, #1
   69c50:	tst	r0, r1, lsl r9
   69c54:	beq	69c88 <fputs@plt+0x588a0>
   69c58:	ldr	r0, [fp, #-44]	; 0xffffffd4
   69c5c:	mov	r1, r5
   69c60:	bl	7096c <fputs@plt+0x5f584>
   69c64:	sub	r0, r9, #1
   69c68:	cmp	r9, #0
   69c6c:	ble	69d68 <fputs@plt+0x58980>
   69c70:	mov	r9, r0
   69c74:	ldr	r0, [r8, #48]	; 0x30
   69c78:	ldr	r5, [r0, r9, lsl #2]
   69c7c:	add	r0, r9, #1
   69c80:	cmp	r0, #16
   69c84:	ble	69c48 <fputs@plt+0x58860>
   69c88:	ldrb	r0, [r5, #18]
   69c8c:	tst	r0, #1
   69c90:	beq	69c64 <fputs@plt+0x5887c>
   69c94:	ldrb	r0, [r4, #69]	; 0x45
   69c98:	cmp	r0, #0
   69c9c:	bne	69ce0 <fputs@plt+0x588f8>
   69ca0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   69ca4:	ldr	r0, [r0]
   69ca8:	sub	sl, sl, #1
   69cac:	add	r1, sl, sl, lsl #1
   69cb0:	add	r0, r0, r1, lsl #2
   69cb4:	ldr	r1, [r0, #4]
   69cb8:	ldr	r4, [fp, #-60]	; 0xffffffc4
   69cbc:	mov	r0, r4
   69cc0:	bl	56b3c <fputs@plt+0x45754>
   69cc4:	ldrb	r1, [r0]
   69cc8:	ldmib	r0, {r2, r3}
   69ccc:	ldr	r0, [r0, #12]
   69cd0:	str	r0, [sp]
   69cd4:	mov	r0, r4
   69cd8:	ldr	r4, [fp, #-84]	; 0xffffffac
   69cdc:	bl	46a3c <fputs@plt+0x35654>
   69ce0:	str	r7, [sp]
   69ce4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69ce8:	mov	r1, #79	; 0x4f
   69cec:	mov	r2, #0
   69cf0:	mov	r3, #0
   69cf4:	bl	4b430 <fputs@plt+0x3a048>
   69cf8:	cmp	r0, #0
   69cfc:	beq	69c64 <fputs@plt+0x5887c>
   69d00:	mov	r6, r0
   69d04:	ldr	r0, [r5]
   69d08:	ldr	r0, [r0, #12]
   69d0c:	str	r0, [r6, #12]
   69d10:	mov	r0, r4
   69d14:	mov	r1, #157	; 0x9d
   69d18:	mov	r2, #0
   69d1c:	bl	4e7e0 <fputs@plt+0x3d3f8>
   69d20:	str	r0, [r6, #16]
   69d24:	cmp	r0, #0
   69d28:	beq	69d54 <fputs@plt+0x5896c>
   69d2c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   69d30:	add	r1, r1, r9
   69d34:	add	r1, r1, #2
   69d38:	str	r1, [r0, #28]
   69d3c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   69d40:	ldr	r2, [r0]
   69d44:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69d48:	mov	r1, r6
   69d4c:	mov	r3, #0
   69d50:	bl	5979c <fputs@plt+0x483b4>
   69d54:	str	r7, [r6, #12]
   69d58:	mov	r0, r4
   69d5c:	mov	r1, r6
   69d60:	bl	4455c <fputs@plt+0x33174>
   69d64:	b	69c64 <fputs@plt+0x5887c>
   69d68:	ldr	r4, [fp, #-48]	; 0xffffffd0
   69d6c:	mov	r0, r4
   69d70:	ldr	r1, [fp, #-80]	; 0xffffffb0
   69d74:	ldr	r2, [sp, #88]	; 0x58
   69d78:	bl	58e3c <fputs@plt+0x47a54>
   69d7c:	mov	r0, r4
   69d80:	bl	58898 <fputs@plt+0x474b0>
   69d84:	ldr	ip, [fp, #-56]	; 0xffffffc8
   69d88:	b	6adac <fputs@plt+0x599c4>
   69d8c:	ldr	r0, [r8, #48]	; 0x30
   69d90:	ldr	r1, [r0]
   69d94:	ldr	r4, [fp, #-48]	; 0xffffffd0
   69d98:	ldr	r0, [r4, #76]	; 0x4c
   69d9c:	add	r6, r0, #1
   69da0:	str	r6, [r4, #76]	; 0x4c
   69da4:	ldr	r0, [sp, #84]	; 0x54
   69da8:	stm	sp, {r0, r6}
   69dac:	mov	r0, r4
   69db0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   69db4:	mov	r3, #0
   69db8:	bl	70788 <fputs@plt+0x5f3a0>
   69dbc:	mov	r5, r0
   69dc0:	cmp	r0, r6
   69dc4:	movne	r0, r4
   69dc8:	movne	r1, r6
   69dcc:	blne	5971c <fputs@plt+0x48334>
   69dd0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   69dd4:	ldr	r6, [r0]
   69dd8:	ldr	r7, [fp, #-60]	; 0xffffffc4
   69ddc:	mov	r0, r7
   69de0:	mov	r1, #38	; 0x26
   69de4:	mov	r2, r5
   69de8:	mov	r3, r6
   69dec:	bl	5722c <fputs@plt+0x45e44>
   69df0:	str	r5, [sp]
   69df4:	mov	r0, r7
   69df8:	mov	r1, #70	; 0x46
   69dfc:	ldr	r7, [fp, #-68]	; 0xffffffbc
   69e00:	mov	r2, r7
   69e04:	mov	r3, r6
   69e08:	bl	46a3c <fputs@plt+0x35654>
   69e0c:	mov	r0, r4
   69e10:	mov	r1, r5
   69e14:	mov	r2, #1
   69e18:	bl	5861c <fputs@plt+0x47234>
   69e1c:	mov	r0, r4
   69e20:	mov	r1, r7
   69e24:	mvn	r2, #0
   69e28:	mov	r3, r5
   69e2c:	bl	59d84 <fputs@plt+0x4899c>
   69e30:	mov	r0, #160	; 0xa0
   69e34:	ldr	r1, [fp, #-76]	; 0xffffffb4
   69e38:	strb	r0, [r1, #781]	; 0x30d
   69e3c:	ldr	ip, [fp, #-56]	; 0xffffffc8
   69e40:	b	6adac <fputs@plt+0x599c4>
   69e44:	tst	r0, #512	; 0x200
   69e48:	bne	69ea8 <fputs@plt+0x58ac0>
   69e4c:	tst	r0, #8192	; 0x2000
   69e50:	bne	69f28 <fputs@plt+0x58b40>
   69e54:	tst	r1, #32
   69e58:	bne	6a0f8 <fputs@plt+0x58d10>
   69e5c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   69e60:	str	r2, [sl, #784]	; 0x310
   69e64:	movw	r0, #16924	; 0x421c
   69e68:	movt	r0, #8
   69e6c:	ldr	r1, [sp, #84]	; 0x54
   69e70:	ldrb	r0, [r0, r1]
   69e74:	strb	r0, [sl, #781]	; 0x30d
   69e78:	movw	r0, #16926	; 0x421e
   69e7c:	movt	r0, #8
   69e80:	ldrb	r1, [r0, r1]
   69e84:	mov	r0, r9
   69e88:	mov	r3, r4
   69e8c:	bl	5722c <fputs@plt+0x45e44>
   69e90:	ldr	ip, [fp, #-56]	; 0xffffffc8
   69e94:	mov	r1, #1
   69e98:	strb	r1, [sl, #783]	; 0x30f
   69e9c:	add	r0, r0, #1
   69ea0:	str	r0, [sl, #788]	; 0x314
   69ea4:	b	6adac <fputs@plt+0x599c4>
   69ea8:	ldrh	r9, [r8, #24]
   69eac:	mov	r5, #0
   69eb0:	strb	r5, [fp, #-37]	; 0xffffffdb
   69eb4:	ldr	r1, [sl, #744]	; 0x2e8
   69eb8:	str	r1, [sp, #88]	; 0x58
   69ebc:	ldr	r2, [r8, #28]
   69ec0:	ldrb	r1, [ip, #36]	; 0x24
   69ec4:	tst	r1, #1
   69ec8:	mov	r6, #0
   69ecc:	mov	r3, #0
   69ed0:	beq	6a114 <fputs@plt+0x58d2c>
   69ed4:	ldrsb	r1, [ip, #38]	; 0x26
   69ed8:	cmp	r1, #1
   69edc:	blt	6a10c <fputs@plt+0x58d24>
   69ee0:	ldrh	r1, [r2, #50]	; 0x32
   69ee4:	mov	r6, #0
   69ee8:	cmp	r1, r9
   69eec:	movwhi	r6, #1
   69ef0:	mov	r3, r6
   69ef4:	b	6a114 <fputs@plt+0x58d2c>
   69ef8:	mov	r1, #108	; 0x6c
   69efc:	cmp	r0, #0
   69f00:	movwne	r1, #105	; 0x69
   69f04:	ldr	r0, [fp, #-60]	; 0xffffffc4
   69f08:	ldr	r2, [fp, #-68]	; 0xffffffbc
   69f0c:	mov	r3, r4
   69f10:	bl	5722c <fputs@plt+0x45e44>
   69f14:	cmp	r9, #0
   69f18:	bne	69a5c <fputs@plt+0x58674>
   69f1c:	mov	r8, #160	; 0xa0
   69f20:	mov	r6, #0
   69f24:	b	6a05c <fputs@plt+0x58c74>
   69f28:	str	r6, [sp, #64]	; 0x40
   69f2c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   69f30:	ldr	r1, [r2, #72]	; 0x48
   69f34:	ldr	r0, [r2, #76]	; 0x4c
   69f38:	str	r1, [sp, #84]	; 0x54
   69f3c:	add	r1, r1, #1
   69f40:	add	r4, r0, #1
   69f44:	str	r1, [r2, #72]	; 0x48
   69f48:	str	r4, [r2, #76]	; 0x4c
   69f4c:	mov	r0, r9
   69f50:	bl	587d4 <fputs@plt+0x473ec>
   69f54:	ldr	r1, [fp, #-56]	; 0xffffffc8
   69f58:	str	r0, [sp, #76]	; 0x4c
   69f5c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   69f60:	ldr	r0, [r0, #24]
   69f64:	str	r0, [sp, #60]	; 0x3c
   69f68:	ldr	r0, [r8, #48]	; 0x30
   69f6c:	ldr	r0, [r0]
   69f70:	str	r0, [sp, #28]
   69f74:	ldr	r0, [r0, #12]
   69f78:	str	r0, [sp, #48]	; 0x30
   69f7c:	str	r4, [sp, #72]	; 0x48
   69f80:	str	r4, [sl, #784]	; 0x310
   69f84:	mov	r0, #15
   69f88:	strb	r0, [sl, #781]	; 0x30d
   69f8c:	ldrb	r4, [r1, #43]	; 0x2b
   69f90:	cmp	r4, #2
   69f94:	bcc	6a104 <fputs@plt+0x58d1c>
   69f98:	ldr	r0, [sp, #88]	; 0x58
   69f9c:	sub	r8, r4, r0
   69fa0:	add	r0, r8, r8, lsl #3
   69fa4:	mov	r1, #8
   69fa8:	add	r2, r1, r0, lsl #3
   69fac:	ldr	r0, [fp, #-84]	; 0xffffffac
   69fb0:	mov	r3, #0
   69fb4:	bl	1a918 <fputs@plt+0x9530>
   69fb8:	cmp	r0, #0
   69fbc:	beq	6a698 <fputs@plt+0x592b0>
   69fc0:	mov	sl, r0
   69fc4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   69fc8:	add	r1, r0, #8
   69fcc:	uxtb	r0, r8
   69fd0:	str	r0, [sl]
   69fd4:	str	r0, [sl, #4]
   69fd8:	add	r0, sl, #8
   69fdc:	mov	r2, #72	; 0x48
   69fe0:	bl	11244 <memcpy@plt>
   69fe4:	cmp	r8, #2
   69fe8:	blt	6a6c0 <fputs@plt+0x592d8>
   69fec:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69ff0:	ldr	r8, [r0, #4]
   69ff4:	ldr	r0, [sp, #88]	; 0x58
   69ff8:	mvn	r0, r0
   69ffc:	add	r4, r0, r4
   6a000:	ldr	r0, [fp, #-76]	; 0xffffffb4
   6a004:	add	r6, r0, #860	; 0x35c
   6a008:	mov	r7, #80	; 0x50
   6a00c:	add	r0, sl, r7
   6a010:	ldrb	r1, [r6], #80	; 0x50
   6a014:	add	r1, r1, r1, lsl #3
   6a018:	add	r1, r8, r1, lsl #3
   6a01c:	add	r1, r1, #8
   6a020:	mov	r2, #72	; 0x48
   6a024:	bl	11244 <memcpy@plt>
   6a028:	add	r7, r7, #72	; 0x48
   6a02c:	subs	r4, r4, #1
   6a030:	bne	6a00c <fputs@plt+0x58c24>
   6a034:	ldr	r1, [fp, #-56]	; 0xffffffc8
   6a038:	ldr	r9, [fp, #-60]	; 0xffffffc4
   6a03c:	b	6a6c4 <fputs@plt+0x592dc>
   6a040:	mov	r8, #80	; 0x50
   6a044:	ldr	r0, [sp, #84]	; 0x54
   6a048:	cmp	r0, #0
   6a04c:	movwne	r8, #82	; 0x52
   6a050:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6a054:	mov	r1, r9
   6a058:	bl	7096c <fputs@plt+0x5f584>
   6a05c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   6a060:	bl	5b7a4 <fputs@plt+0x4a3bc>
   6a064:	ldr	r1, [fp, #-68]	; 0xffffffbc
   6a068:	str	r1, [sl, #784]	; 0x310
   6a06c:	str	r0, [sl, #788]	; 0x314
   6a070:	ldr	r0, [sp, #84]	; 0x54
   6a074:	eor	r0, r0, #7
   6a078:	strb	r0, [sl, #781]	; 0x30d
   6a07c:	cmp	r8, #160	; 0xa0
   6a080:	ldr	ip, [fp, #-56]	; 0xffffffc8
   6a084:	beq	6adac <fputs@plt+0x599c4>
   6a088:	mov	sl, r6
   6a08c:	ldr	r6, [fp, #-48]	; 0xffffffd0
   6a090:	ldr	r0, [r6, #76]	; 0x4c
   6a094:	add	r5, r0, #1
   6a098:	str	r5, [r6, #76]	; 0x4c
   6a09c:	ldr	r9, [fp, #-60]	; 0xffffffc4
   6a0a0:	mov	r0, r9
   6a0a4:	mov	r1, #103	; 0x67
   6a0a8:	ldr	r7, [fp, #-68]	; 0xffffffbc
   6a0ac:	mov	r2, r7
   6a0b0:	mov	r3, r5
   6a0b4:	bl	5722c <fputs@plt+0x45e44>
   6a0b8:	mov	r0, r6
   6a0bc:	mov	r1, r7
   6a0c0:	mvn	r2, #0
   6a0c4:	mov	r3, r5
   6a0c8:	bl	59d84 <fputs@plt+0x4899c>
   6a0cc:	str	r5, [sp]
   6a0d0:	mov	r0, r9
   6a0d4:	mov	r1, r8
   6a0d8:	mov	r2, sl
   6a0dc:	mov	r3, r4
   6a0e0:	bl	46a3c <fputs@plt+0x35654>
   6a0e4:	mov	r0, r9
   6a0e8:	mov	r1, #83	; 0x53
   6a0ec:	bl	1abf0 <fputs@plt+0x9808>
   6a0f0:	ldr	ip, [fp, #-56]	; 0xffffffc8
   6a0f4:	b	6adac <fputs@plt+0x599c4>
   6a0f8:	mov	r0, #160	; 0xa0
   6a0fc:	strb	r0, [sl, #781]	; 0x30d
   6a100:	b	6adac <fputs@plt+0x599c4>
   6a104:	ldr	sl, [r1, #4]
   6a108:	b	6a6c4 <fputs@plt+0x592dc>
   6a10c:	mov	r6, #0
   6a110:	mov	r3, #0
   6a114:	tst	r0, #32
   6a118:	mov	r1, r9
   6a11c:	beq	6a130 <fputs@plt+0x58d48>
   6a120:	ldr	r1, [r8, #48]	; 0x30
   6a124:	ldr	r5, [r1, r9, lsl #2]
   6a128:	add	r1, r9, #1
   6a12c:	mov	r3, #1
   6a130:	mov	r4, #0
   6a134:	tst	r0, #16
   6a138:	str	r2, [sp, #60]	; 0x3c
   6a13c:	beq	6a1dc <fputs@plt+0x58df4>
   6a140:	ldr	r0, [r8, #48]	; 0x30
   6a144:	ldr	r4, [r0, r1, lsl #2]
   6a148:	ldrb	r0, [r4, #21]
   6a14c:	tst	r0, #1
   6a150:	beq	6a1a4 <fputs@plt+0x58dbc>
   6a154:	ldr	r1, [fp, #-48]	; 0xffffffd0
   6a158:	ldr	r0, [r1, #76]	; 0x4c
   6a15c:	add	r3, r0, #1
   6a160:	str	r3, [r1, #76]	; 0x4c
   6a164:	str	r3, [sl, #772]	; 0x304
   6a168:	ldr	r0, [r2, #28]
   6a16c:	ldrb	r0, [r0, r9]
   6a170:	cmp	r0, #1
   6a174:	ldr	r2, [sp, #84]	; 0x54
   6a178:	eoreq	r2, r2, #1
   6a17c:	mov	r7, r4
   6a180:	ldr	r4, [fp, #-60]	; 0xffffffc4
   6a184:	mov	r0, r4
   6a188:	mov	r1, #22
   6a18c:	bl	5722c <fputs@plt+0x45e44>
   6a190:	mov	r0, r4
   6a194:	mov	r4, r7
   6a198:	bl	5b7a4 <fputs@plt+0x4a3bc>
   6a19c:	ldr	r2, [sp, #60]	; 0x3c
   6a1a0:	str	r0, [sl, #776]	; 0x308
   6a1a4:	mov	r3, #1
   6a1a8:	cmp	r5, #0
   6a1ac:	bne	6a1dc <fputs@plt+0x58df4>
   6a1b0:	ldr	r0, [r2, #4]
   6a1b4:	add	r0, r0, r9, lsl #1
   6a1b8:	ldrsh	r0, [r0]
   6a1bc:	cmp	r0, #0
   6a1c0:	bmi	6a1dc <fputs@plt+0x58df4>
   6a1c4:	ldr	r1, [r2, #12]
   6a1c8:	ldr	r1, [r1, #4]
   6a1cc:	add	r0, r1, r0, lsl #4
   6a1d0:	ldrb	r0, [r0, #12]
   6a1d4:	cmp	r0, #0
   6a1d8:	movweq	r6, #1
   6a1dc:	ldrh	r0, [r2, #50]	; 0x32
   6a1e0:	cmp	r9, r0
   6a1e4:	bcs	6a204 <fputs@plt+0x58e1c>
   6a1e8:	ldr	r1, [r2, #28]
   6a1ec:	ldrb	r1, [r1, r9]
   6a1f0:	cmp	r1, #0
   6a1f4:	movwne	r1, #1
   6a1f8:	ldr	r2, [sp, #84]	; 0x54
   6a1fc:	teq	r2, r1
   6a200:	bne	6a218 <fputs@plt+0x58e30>
   6a204:	ldr	r1, [sp, #84]	; 0x54
   6a208:	cmp	r1, #0
   6a20c:	beq	6a22c <fputs@plt+0x58e44>
   6a210:	cmp	r0, r9
   6a214:	bne	6a22c <fputs@plt+0x58e44>
   6a218:	mov	r0, #0
   6a21c:	str	r0, [sp, #76]	; 0x4c
   6a220:	str	r6, [sp, #52]	; 0x34
   6a224:	mov	r7, r5
   6a228:	b	6a240 <fputs@plt+0x58e58>
   6a22c:	mov	r0, #0
   6a230:	str	r0, [sp, #52]	; 0x34
   6a234:	str	r6, [sp, #76]	; 0x4c
   6a238:	mov	r7, r4
   6a23c:	mov	r4, r5
   6a240:	sub	r0, fp, #36	; 0x24
   6a244:	str	r0, [sp]
   6a248:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6a24c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   6a250:	ldr	r2, [sp, #84]	; 0x54
   6a254:	bl	70a20 <fputs@plt+0x5f638>
   6a258:	str	r0, [fp, #-80]	; 0xffffffb0
   6a25c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   6a260:	cmp	r3, #0
   6a264:	ldrbne	r0, [r3, r9]
   6a268:	strbne	r0, [fp, #-37]	; 0xffffffdb
   6a26c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   6a270:	ldr	r0, [r0]
   6a274:	str	r0, [fp, #-92]	; 0xffffffa4
   6a278:	mov	r1, #1
   6a27c:	cmp	r4, #0
   6a280:	mov	r2, #1
   6a284:	beq	6a294 <fputs@plt+0x58eac>
   6a288:	ldrb	r0, [r4, #18]
   6a28c:	ands	r2, r0, #40	; 0x28
   6a290:	movwne	r2, #1
   6a294:	cmp	r7, #0
   6a298:	beq	6a2a8 <fputs@plt+0x58ec0>
   6a29c:	ldrb	r0, [r7, #18]
   6a2a0:	ands	r1, r0, #40	; 0x28
   6a2a4:	movwne	r1, #1
   6a2a8:	orrs	r6, r9, r4
   6a2ac:	movwne	r6, #1
   6a2b0:	cmp	r4, #0
   6a2b4:	str	r3, [fp, #-72]	; 0xffffffb8
   6a2b8:	add	r0, sp, #64	; 0x40
   6a2bc:	stm	r0, {r1, r4, r7}
   6a2c0:	str	r2, [sp, #56]	; 0x38
   6a2c4:	beq	6a378 <fputs@plt+0x58f90>
   6a2c8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6a2cc:	add	r7, r0, r9
   6a2d0:	ldr	r0, [r4]
   6a2d4:	ldr	r5, [r0, #16]
   6a2d8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6a2dc:	mov	r1, r5
   6a2e0:	mov	r2, r7
   6a2e4:	bl	56a30 <fputs@plt+0x45648>
   6a2e8:	mov	r2, r4
   6a2ec:	ldr	r4, [fp, #-60]	; 0xffffffc4
   6a2f0:	mov	r0, r4
   6a2f4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   6a2f8:	bl	70c58 <fputs@plt+0x5f870>
   6a2fc:	mov	r0, r5
   6a300:	bl	5bba4 <fputs@plt+0x4a7bc>
   6a304:	cmp	r0, #0
   6a308:	beq	6a320 <fputs@plt+0x58f38>
   6a30c:	mov	r0, r4
   6a310:	mov	r1, #76	; 0x4c
   6a314:	mov	r2, r7
   6a318:	ldr	r3, [fp, #-92]	; 0xffffffa4
   6a31c:	bl	5722c <fputs@plt+0x45e44>
   6a320:	ldr	r3, [fp, #-72]	; 0xffffffb8
   6a324:	cmp	r3, #0
   6a328:	ldr	r7, [sp, #72]	; 0x48
   6a32c:	beq	6a368 <fputs@plt+0x58f80>
   6a330:	ldrb	r1, [r3, r9]
   6a334:	mov	r0, r5
   6a338:	bl	5b618 <fputs@plt+0x4a230>
   6a33c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   6a340:	cmp	r0, #65	; 0x41
   6a344:	moveq	r0, #65	; 0x41
   6a348:	strbeq	r0, [r1, r9]
   6a34c:	ldrb	r1, [r1, r9]
   6a350:	mov	r0, r5
   6a354:	bl	70c8c <fputs@plt+0x5f8a4>
   6a358:	ldr	r3, [fp, #-72]	; 0xffffffb8
   6a35c:	cmp	r0, #0
   6a360:	movne	r0, #65	; 0x41
   6a364:	strbne	r0, [r3, r9]
   6a368:	add	r4, r9, #1
   6a36c:	ldr	r5, [fp, #-60]	; 0xffffffc4
   6a370:	ldr	sl, [sp, #84]	; 0x54
   6a374:	b	6a3bc <fputs@plt+0x58fd4>
   6a378:	ldr	r0, [sp, #76]	; 0x4c
   6a37c:	cmp	r0, #0
   6a380:	mov	r4, r9
   6a384:	ldr	r5, [fp, #-60]	; 0xffffffc4
   6a388:	ldr	sl, [sp, #84]	; 0x54
   6a38c:	beq	6a3bc <fputs@plt+0x58fd4>
   6a390:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6a394:	add	r3, r0, r9
   6a398:	mov	r0, #0
   6a39c:	str	r0, [sp, #56]	; 0x38
   6a3a0:	mov	r0, r5
   6a3a4:	mov	r1, #25
   6a3a8:	mov	r2, #0
   6a3ac:	bl	5722c <fputs@plt+0x45e44>
   6a3b0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   6a3b4:	add	r4, r9, #1
   6a3b8:	mov	r6, #1
   6a3bc:	ldr	r0, [sp, #76]	; 0x4c
   6a3c0:	sub	r2, r4, r0
   6a3c4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6a3c8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   6a3cc:	bl	70d98 <fputs@plt+0x5f9b0>
   6a3d0:	ldrh	r0, [r8, #42]	; 0x2a
   6a3d4:	cmp	r0, #0
   6a3d8:	beq	6a3e4 <fputs@plt+0x58ffc>
   6a3dc:	cmp	r4, r0
   6a3e0:	beq	6a414 <fputs@plt+0x5902c>
   6a3e4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6a3e8:	stm	sp, {r0, r4}
   6a3ec:	orr	r0, sl, r6, lsl #2
   6a3f0:	ldr	r1, [sp, #56]	; 0x38
   6a3f4:	orr	r0, r0, r1, lsl #1
   6a3f8:	movw	r1, #37572	; 0x92c4
   6a3fc:	movt	r1, #8
   6a400:	ldrb	r1, [r1, r0]
   6a404:	mov	r0, r5
   6a408:	ldr	r2, [sp, #88]	; 0x58
   6a40c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   6a410:	bl	1abac <fputs@plt+0x97c4>
   6a414:	cmp	r7, #0
   6a418:	beq	6a4e0 <fputs@plt+0x590f8>
   6a41c:	mov	r6, r5
   6a420:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6a424:	add	r5, r0, r9
   6a428:	ldr	r0, [r7]
   6a42c:	ldr	sl, [r0, #16]
   6a430:	ldr	r4, [fp, #-48]	; 0xffffffd0
   6a434:	mov	r0, r4
   6a438:	mov	r1, r5
   6a43c:	mov	r2, #1
   6a440:	bl	5882c <fputs@plt+0x47444>
   6a444:	mov	r0, r4
   6a448:	mov	r1, sl
   6a44c:	mov	r2, r5
   6a450:	bl	56a30 <fputs@plt+0x45648>
   6a454:	mov	r0, r6
   6a458:	ldr	r1, [fp, #-44]	; 0xffffffd4
   6a45c:	mov	r2, r7
   6a460:	bl	70c58 <fputs@plt+0x5f870>
   6a464:	mov	r0, sl
   6a468:	bl	5bba4 <fputs@plt+0x4a7bc>
   6a46c:	cmp	r0, #0
   6a470:	beq	6a488 <fputs@plt+0x590a0>
   6a474:	mov	r0, r6
   6a478:	mov	r1, #76	; 0x4c
   6a47c:	mov	r2, r5
   6a480:	ldr	r3, [fp, #-92]	; 0xffffffa4
   6a484:	bl	5722c <fputs@plt+0x45e44>
   6a488:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   6a48c:	mov	r0, sl
   6a490:	bl	5b618 <fputs@plt+0x4a230>
   6a494:	cmp	r0, #65	; 0x41
   6a498:	ldr	r4, [fp, #-76]	; 0xffffffb4
   6a49c:	ldr	r6, [sp, #88]	; 0x58
   6a4a0:	beq	6a4cc <fputs@plt+0x590e4>
   6a4a4:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   6a4a8:	mov	r0, sl
   6a4ac:	bl	70c8c <fputs@plt+0x5f8a4>
   6a4b0:	cmp	r0, #0
   6a4b4:	bne	6a4cc <fputs@plt+0x590e4>
   6a4b8:	sub	r3, fp, #37	; 0x25
   6a4bc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6a4c0:	mov	r1, r5
   6a4c4:	mov	r2, #1
   6a4c8:	bl	70d98 <fputs@plt+0x5f9b0>
   6a4cc:	add	r9, r9, #1
   6a4d0:	ldr	r5, [fp, #-60]	; 0xffffffc4
   6a4d4:	ldr	r7, [sp, #72]	; 0x48
   6a4d8:	ldr	sl, [sp, #84]	; 0x54
   6a4dc:	b	6a518 <fputs@plt+0x59130>
   6a4e0:	ldr	r0, [sp, #52]	; 0x34
   6a4e4:	cmp	r0, #0
   6a4e8:	ldr	r4, [fp, #-76]	; 0xffffffb4
   6a4ec:	ldr	r6, [sp, #88]	; 0x58
   6a4f0:	beq	6a518 <fputs@plt+0x59130>
   6a4f4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6a4f8:	add	r3, r0, r9
   6a4fc:	mov	r0, #0
   6a500:	str	r0, [sp, #64]	; 0x40
   6a504:	mov	r0, r5
   6a508:	mov	r1, #25
   6a50c:	mov	r2, #0
   6a510:	bl	5722c <fputs@plt+0x45e44>
   6a514:	add	r9, r9, #1
   6a518:	ldr	r0, [fp, #-84]	; 0xffffffac
   6a51c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   6a520:	bl	13ddc <fputs@plt+0x29f4>
   6a524:	mov	r0, r5
   6a528:	bl	5b7a4 <fputs@plt+0x4a3bc>
   6a52c:	str	r0, [r4, #788]	; 0x314
   6a530:	cmp	r9, #0
   6a534:	beq	6a564 <fputs@plt+0x5917c>
   6a538:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6a53c:	stm	sp, {r0, r9}
   6a540:	ldr	r0, [sp, #64]	; 0x40
   6a544:	orr	r0, r0, sl, lsl #1
   6a548:	movw	r1, #37536	; 0x92a0
   6a54c:	movt	r1, #8
   6a550:	ldrb	r1, [r1, r0]
   6a554:	mov	r0, r5
   6a558:	mov	r2, r6
   6a55c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   6a560:	bl	1abac <fputs@plt+0x97c4>
   6a564:	ldr	r4, [fp, #-44]	; 0xffffffd4
   6a568:	mov	r0, r4
   6a56c:	ldr	r1, [sp, #68]	; 0x44
   6a570:	bl	7096c <fputs@plt+0x5f584>
   6a574:	mov	r0, r4
   6a578:	mov	r1, r7
   6a57c:	bl	7096c <fputs@plt+0x5f584>
   6a580:	ldr	r0, [sp, #80]	; 0x50
   6a584:	cmp	r0, #0
   6a588:	ldr	ip, [fp, #-56]	; 0xffffffc8
   6a58c:	ldr	r4, [fp, #-48]	; 0xffffffd0
   6a590:	bne	6ad5c <fputs@plt+0x59974>
   6a594:	ldr	r1, [sp, #60]	; 0x3c
   6a598:	ldr	r0, [r1, #12]
   6a59c:	ldrb	r2, [r0, #42]	; 0x2a
   6a5a0:	tst	r2, #32
   6a5a4:	bne	6a60c <fputs@plt+0x59224>
   6a5a8:	ldrb	r0, [ip, #40]	; 0x28
   6a5ac:	cmp	r0, #0
   6a5b0:	beq	6a6a8 <fputs@plt+0x592c0>
   6a5b4:	ldr	r0, [r4, #76]	; 0x4c
   6a5b8:	add	r5, r0, #1
   6a5bc:	str	r5, [r4, #76]	; 0x4c
   6a5c0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   6a5c4:	mov	r1, #113	; 0x71
   6a5c8:	mov	r2, r6
   6a5cc:	mov	r3, r5
   6a5d0:	bl	5722c <fputs@plt+0x45e44>
   6a5d4:	mov	r0, r4
   6a5d8:	ldr	r4, [fp, #-68]	; 0xffffffbc
   6a5dc:	mov	r1, r4
   6a5e0:	mvn	r2, #0
   6a5e4:	mov	r3, r5
   6a5e8:	bl	59d84 <fputs@plt+0x4899c>
   6a5ec:	str	r5, [sp]
   6a5f0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   6a5f4:	mov	r1, #70	; 0x46
   6a5f8:	mov	r2, r4
   6a5fc:	mov	r3, #0
   6a600:	bl	46a3c <fputs@plt+0x35654>
   6a604:	ldr	ip, [fp, #-56]	; 0xffffffc8
   6a608:	b	6ad5c <fputs@plt+0x59974>
   6a60c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   6a610:	cmp	r1, r6
   6a614:	beq	6ad5c <fputs@plt+0x59974>
   6a618:	bl	43f94 <fputs@plt+0x32bac>
   6a61c:	mov	r6, r0
   6a620:	ldrh	r1, [r0, #50]	; 0x32
   6a624:	mov	r0, r4
   6a628:	bl	58af8 <fputs@plt+0x47710>
   6a62c:	mov	r5, r0
   6a630:	ldrh	r1, [r6, #50]	; 0x32
   6a634:	cmp	r1, #0
   6a638:	beq	6ad34 <fputs@plt+0x5994c>
   6a63c:	mov	r4, #0
   6a640:	mov	r7, #0
   6a644:	ldr	sl, [sp, #88]	; 0x58
   6a648:	ldr	r9, [sp, #60]	; 0x3c
   6a64c:	ldr	r0, [r6, #4]
   6a650:	add	r0, r0, r4
   6a654:	ldrsh	r1, [r0]
   6a658:	mov	r0, r9
   6a65c:	bl	59e58 <fputs@plt+0x48a70>
   6a660:	mov	r3, r0
   6a664:	add	r0, r5, r7
   6a668:	str	r0, [sp]
   6a66c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   6a670:	mov	r1, #47	; 0x2f
   6a674:	mov	r2, sl
   6a678:	bl	46a3c <fputs@plt+0x35654>
   6a67c:	add	r4, r4, #2
   6a680:	add	r7, r7, #1
   6a684:	ldrh	r1, [r6, #50]	; 0x32
   6a688:	cmp	r7, r1
   6a68c:	bcc	6a64c <fputs@plt+0x59264>
   6a690:	ldr	sl, [sp, #84]	; 0x54
   6a694:	b	6ad38 <fputs@plt+0x59950>
   6a698:	ldr	r1, [sp, #96]	; 0x60
   6a69c:	ldr	r0, [sp, #92]	; 0x5c
   6a6a0:	sub	sp, fp, #28
   6a6a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6a6a8:	mov	r0, ip
   6a6ac:	ldr	r2, [fp, #-68]	; 0xffffffbc
   6a6b0:	mov	r3, r6
   6a6b4:	bl	70e44 <fputs@plt+0x5fa5c>
   6a6b8:	ldr	ip, [fp, #-56]	; 0xffffffc8
   6a6bc:	b	6ad5c <fputs@plt+0x59974>
   6a6c0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   6a6c4:	ldr	r8, [sp, #48]	; 0x30
   6a6c8:	ldr	r7, [fp, #-48]	; 0xffffffd0
   6a6cc:	ldrb	r0, [r1, #36]	; 0x24
   6a6d0:	tst	r0, #8
   6a6d4:	mov	r0, #0
   6a6d8:	str	r0, [sp, #52]	; 0x34
   6a6dc:	mov	r0, #0
   6a6e0:	str	r0, [sp, #36]	; 0x24
   6a6e4:	mov	r4, r1
   6a6e8:	str	sl, [sp, #68]	; 0x44
   6a6ec:	bne	6a774 <fputs@plt+0x5938c>
   6a6f0:	ldr	r0, [sp, #60]	; 0x3c
   6a6f4:	ldrb	r1, [r0, #42]	; 0x2a
   6a6f8:	tst	r1, #32
   6a6fc:	bne	6a724 <fputs@plt+0x5933c>
   6a700:	ldr	r0, [r7, #76]	; 0x4c
   6a704:	add	r3, r0, #1
   6a708:	str	r3, [r7, #76]	; 0x4c
   6a70c:	mov	r0, r9
   6a710:	mov	r1, #25
   6a714:	mov	r2, #0
   6a718:	str	r3, [sp, #52]	; 0x34
   6a71c:	bl	5722c <fputs@plt+0x45e44>
   6a720:	b	6a760 <fputs@plt+0x59378>
   6a724:	bl	43f94 <fputs@plt+0x32bac>
   6a728:	mov	r6, r0
   6a72c:	ldr	r2, [r7, #72]	; 0x48
   6a730:	add	r0, r2, #1
   6a734:	str	r0, [r7, #72]	; 0x48
   6a738:	ldrh	r3, [r6, #50]	; 0x32
   6a73c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   6a740:	mov	r1, #57	; 0x39
   6a744:	str	r2, [sp, #52]	; 0x34
   6a748:	bl	5722c <fputs@plt+0x45e44>
   6a74c:	mov	r0, r7
   6a750:	mov	r1, r6
   6a754:	ldr	sl, [sp, #68]	; 0x44
   6a758:	ldr	r9, [fp, #-60]	; 0xffffffc4
   6a75c:	bl	56d30 <fputs@plt+0x45948>
   6a760:	ldr	r0, [r7, #76]	; 0x4c
   6a764:	add	r0, r0, #1
   6a768:	str	r0, [sp, #36]	; 0x24
   6a76c:	str	r0, [r7, #76]	; 0x4c
   6a770:	ldr	r4, [fp, #-56]	; 0xffffffc8
   6a774:	mov	r0, r9
   6a778:	mov	r1, #22
   6a77c:	mov	r2, #0
   6a780:	ldr	r3, [sp, #72]	; 0x48
   6a784:	bl	5722c <fputs@plt+0x45e44>
   6a788:	str	r0, [sp, #24]
   6a78c:	ldr	r0, [r4, #340]	; 0x154
   6a790:	cmp	r0, #2
   6a794:	blt	6a858 <fputs@plt+0x59470>
   6a798:	mov	r3, r4
   6a79c:	ldr	r0, [r4, #340]	; 0x154
   6a7a0:	cmp	r0, #1
   6a7a4:	mov	r4, #0
   6a7a8:	mov	ip, r8
   6a7ac:	blt	6a8a8 <fputs@plt+0x594c0>
   6a7b0:	mov	r4, #0
   6a7b4:	movw	lr, #8191	; 0x1fff
   6a7b8:	mov	r6, #0
   6a7bc:	mov	r9, #0
   6a7c0:	ldr	r7, [sp, #28]
   6a7c4:	b	6a7dc <fputs@plt+0x593f4>
   6a7c8:	add	r4, r4, #48	; 0x30
   6a7cc:	add	r6, r6, #1
   6a7d0:	ldr	r0, [r3, #340]	; 0x154
   6a7d4:	cmp	r6, r0
   6a7d8:	bge	6a864 <fputs@plt+0x5947c>
   6a7dc:	ldr	r0, [r3, #348]	; 0x15c
   6a7e0:	sub	r1, r7, r0
   6a7e4:	cmp	r1, r4
   6a7e8:	beq	6a7c8 <fputs@plt+0x593e0>
   6a7ec:	ldr	r1, [r0, r4]
   6a7f0:	ldrb	r2, [r1, #4]
   6a7f4:	tst	r2, #1
   6a7f8:	bne	6a7c8 <fputs@plt+0x593e0>
   6a7fc:	add	r0, r0, r4
   6a800:	ldrb	r2, [r0, #20]
   6a804:	tst	r2, #6
   6a808:	bne	6a7c8 <fputs@plt+0x593e0>
   6a80c:	ldrh	r0, [r0, #18]
   6a810:	tst	r0, lr
   6a814:	beq	6a7c8 <fputs@plt+0x593e0>
   6a818:	mov	sl, r5
   6a81c:	ldr	r5, [fp, #-84]	; 0xffffffac
   6a820:	mov	r0, r5
   6a824:	mov	r2, #0
   6a828:	bl	5ab94 <fputs@plt+0x497ac>
   6a82c:	mov	r2, r0
   6a830:	mov	r0, r5
   6a834:	mov	r5, sl
   6a838:	ldr	r7, [sp, #28]
   6a83c:	mov	r1, r9
   6a840:	bl	60f54 <fputs@plt+0x4fb6c>
   6a844:	movw	lr, #8191	; 0x1fff
   6a848:	mov	ip, r8
   6a84c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   6a850:	mov	r9, r0
   6a854:	b	6a7c8 <fputs@plt+0x593e0>
   6a858:	mov	r4, #0
   6a85c:	mov	ip, r8
   6a860:	b	6a8a8 <fputs@plt+0x594c0>
   6a864:	cmp	r9, #0
   6a868:	beq	6a898 <fputs@plt+0x594b0>
   6a86c:	mov	r0, #0
   6a870:	str	r0, [sp]
   6a874:	ldr	r7, [fp, #-48]	; 0xffffffd0
   6a878:	mov	r0, r7
   6a87c:	mov	r1, #328	; 0x148
   6a880:	mov	r2, #0
   6a884:	mov	r3, r9
   6a888:	bl	4b430 <fputs@plt+0x3a048>
   6a88c:	mov	ip, r8
   6a890:	mov	r4, r0
   6a894:	b	6a8a0 <fputs@plt+0x594b8>
   6a898:	mov	r4, #0
   6a89c:	ldr	r7, [fp, #-48]	; 0xffffffd0
   6a8a0:	ldr	r9, [fp, #-60]	; 0xffffffc4
   6a8a4:	ldr	sl, [sp, #68]	; 0x44
   6a8a8:	ldr	r0, [ip, #12]
   6a8ac:	cmp	r0, #0
   6a8b0:	str	r4, [sp, #44]	; 0x2c
   6a8b4:	ble	6ac9c <fputs@plt+0x598b4>
   6a8b8:	mov	r8, r7
   6a8bc:	str	r5, [sp, #20]
   6a8c0:	mov	r5, #0
   6a8c4:	mov	r0, #240	; 0xf0
   6a8c8:	str	r0, [fp, #-88]	; 0xffffffa8
   6a8cc:	mov	r7, #0
   6a8d0:	mov	r0, #0
   6a8d4:	str	r0, [fp, #-80]	; 0xffffffb0
   6a8d8:	mov	r0, #0
   6a8dc:	str	r0, [sp, #80]	; 0x50
   6a8e0:	b	6a91c <fputs@plt+0x59534>
   6a8e4:	mov	r8, r7
   6a8e8:	mov	r0, #0
   6a8ec:	str	r0, [sp, #80]	; 0x50
   6a8f0:	ldr	r9, [fp, #-60]	; 0xffffffc4
   6a8f4:	ldr	sl, [sp, #68]	; 0x44
   6a8f8:	mov	r0, r3
   6a8fc:	bl	65454 <fputs@plt+0x5406c>
   6a900:	mov	r5, #0
   6a904:	ldr	r7, [fp, #-72]	; 0xffffffb8
   6a908:	mov	ip, r6
   6a90c:	ldr	r0, [ip, #12]
   6a910:	add	r7, r7, #1
   6a914:	cmp	r7, r0
   6a918:	bge	6ac70 <fputs@plt+0x59888>
   6a91c:	ldr	r0, [ip, #20]
   6a920:	add	r1, r7, r7, lsl #1
   6a924:	add	r2, r0, r1, lsl #4
   6a928:	ldr	r3, [r2, #8]
   6a92c:	ldr	r6, [fp, #-68]	; 0xffffffbc
   6a930:	cmp	r3, r6
   6a934:	beq	6a944 <fputs@plt+0x5955c>
   6a938:	ldrb	r2, [r2, #19]
   6a93c:	tst	r2, #4
   6a940:	beq	6a90c <fputs@plt+0x59524>
   6a944:	ldr	r2, [r0, r1, lsl #4]
   6a948:	cmp	r4, #0
   6a94c:	str	r7, [fp, #-72]	; 0xffffffb8
   6a950:	beq	6a970 <fputs@plt+0x59588>
   6a954:	ldrb	r0, [r2, #4]
   6a958:	tst	r0, #1
   6a95c:	bne	6a970 <fputs@plt+0x59588>
   6a960:	mov	r6, ip
   6a964:	str	r2, [r4, #12]
   6a968:	mov	r2, r4
   6a96c:	b	6a974 <fputs@plt+0x5958c>
   6a970:	mov	r6, ip
   6a974:	mov	r7, r8
   6a978:	ldr	r0, [fp, #-88]	; 0xffffffa8
   6a97c:	uxth	r0, r0
   6a980:	str	r5, [sp]
   6a984:	str	r0, [sp, #4]
   6a988:	ldr	r0, [sp, #84]	; 0x54
   6a98c:	str	r0, [sp, #8]
   6a990:	mov	r0, r8
   6a994:	mov	r1, sl
   6a998:	mov	r3, #0
   6a99c:	mov	r5, #0
   6a9a0:	bl	64198 <fputs@plt+0x52db0>
   6a9a4:	cmp	r0, #0
   6a9a8:	beq	6a900 <fputs@plt+0x59518>
   6a9ac:	mov	r1, r0
   6a9b0:	ldr	r0, [sp, #64]	; 0x40
   6a9b4:	ldrb	r0, [r0]
   6a9b8:	stm	sp, {r0, r5}
   6a9bc:	str	r1, [fp, #-92]	; 0xffffffa4
   6a9c0:	add	r2, r1, #736	; 0x2e0
   6a9c4:	mov	r0, r7
   6a9c8:	mov	r1, sl
   6a9cc:	ldr	r3, [sp, #88]	; 0x58
   6a9d0:	bl	69544 <fputs@plt+0x5815c>
   6a9d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6a9d8:	ldrb	r0, [r0, #36]	; 0x24
   6a9dc:	tst	r0, #8
   6a9e0:	bne	6aa54 <fputs@plt+0x5966c>
   6a9e4:	ldr	r0, [r6, #12]
   6a9e8:	sub	r0, r0, #1
   6a9ec:	ldr	r1, [fp, #-72]	; 0xffffffb8
   6a9f0:	cmp	r1, r0
   6a9f4:	mov	r5, r1
   6a9f8:	mvneq	r5, #0
   6a9fc:	ldr	sl, [sp, #60]	; 0x3c
   6aa00:	ldrb	r0, [sl, #42]	; 0x2a
   6aa04:	tst	r0, #32
   6aa08:	bne	6aa70 <fputs@plt+0x59688>
   6aa0c:	ldr	r0, [sp, #36]	; 0x24
   6aa10:	str	r0, [sp]
   6aa14:	mov	r0, #0
   6aa18:	str	r0, [sp, #4]
   6aa1c:	mov	r0, r7
   6aa20:	mov	r1, sl
   6aa24:	mvn	r2, #0
   6aa28:	ldr	r3, [fp, #-68]	; 0xffffffbc
   6aa2c:	bl	58118 <fputs@plt+0x46d30>
   6aa30:	stm	sp, {r0, r5}
   6aa34:	mov	r0, r9
   6aa38:	mov	r1, #131	; 0x83
   6aa3c:	ldr	r2, [sp, #52]	; 0x34
   6aa40:	mov	r3, #0
   6aa44:	bl	1abac <fputs@plt+0x97c4>
   6aa48:	mov	r8, r0
   6aa4c:	ldr	r6, [sp, #48]	; 0x30
   6aa50:	b	6abac <fputs@plt+0x597c4>
   6aa54:	mov	r0, r9
   6aa58:	mov	r1, #14
   6aa5c:	ldr	r2, [sp, #72]	; 0x48
   6aa60:	ldr	r5, [sp, #76]	; 0x4c
   6aa64:	mov	r3, r5
   6aa68:	bl	5722c <fputs@plt+0x45e44>
   6aa6c:	b	6abdc <fputs@plt+0x597f4>
   6aa70:	str	r5, [sp, #32]
   6aa74:	mov	r0, sl
   6aa78:	bl	43f94 <fputs@plt+0x32bac>
   6aa7c:	mov	r6, r0
   6aa80:	ldrh	r5, [r0, #50]	; 0x32
   6aa84:	mov	r0, r7
   6aa88:	mov	r1, r5
   6aa8c:	bl	58af8 <fputs@plt+0x47710>
   6aa90:	str	r0, [sp, #56]	; 0x38
   6aa94:	str	r5, [sp, #40]	; 0x28
   6aa98:	cmp	r5, #0
   6aa9c:	ldr	r5, [fp, #-68]	; 0xffffffbc
   6aaa0:	beq	6aae8 <fputs@plt+0x59700>
   6aaa4:	mov	r8, r7
   6aaa8:	ldr	r0, [sp, #40]	; 0x28
   6aaac:	lsl	r4, r0, #1
   6aab0:	mov	r7, #0
   6aab4:	ldr	r9, [sp, #56]	; 0x38
   6aab8:	ldr	r0, [r6, #4]
   6aabc:	add	r0, r0, r7
   6aac0:	ldrsh	r2, [r0]
   6aac4:	str	r9, [sp]
   6aac8:	mov	r0, r8
   6aacc:	mov	r1, sl
   6aad0:	mov	r3, r5
   6aad4:	bl	65a2c <fputs@plt+0x54644>
   6aad8:	add	r9, r9, #1
   6aadc:	add	r7, r7, #2
   6aae0:	cmp	r4, r7
   6aae4:	bne	6aab8 <fputs@plt+0x596d0>
   6aae8:	ldr	r4, [sp, #32]
   6aaec:	cmp	r4, #0
   6aaf0:	beq	6ab34 <fputs@plt+0x5974c>
   6aaf4:	ldr	r5, [sp, #56]	; 0x38
   6aaf8:	str	r5, [sp]
   6aafc:	ldr	sl, [sp, #40]	; 0x28
   6ab00:	str	sl, [sp, #4]
   6ab04:	ldr	r0, [fp, #-60]	; 0xffffffc4
   6ab08:	mov	r1, #69	; 0x45
   6ab0c:	ldr	r2, [sp, #52]	; 0x34
   6ab10:	mov	r3, #0
   6ab14:	bl	1abac <fputs@plt+0x97c4>
   6ab18:	mov	r2, r5
   6ab1c:	mov	r8, r0
   6ab20:	cmp	r4, #0
   6ab24:	ldr	r7, [fp, #-48]	; 0xffffffd0
   6ab28:	ldr	r6, [sp, #48]	; 0x30
   6ab2c:	bpl	6ab48 <fputs@plt+0x59760>
   6ab30:	b	6ab98 <fputs@plt+0x597b0>
   6ab34:	mov	r8, #0
   6ab38:	ldr	r7, [fp, #-48]	; 0xffffffd0
   6ab3c:	ldr	r6, [sp, #48]	; 0x30
   6ab40:	ldr	sl, [sp, #40]	; 0x28
   6ab44:	ldr	r2, [sp, #56]	; 0x38
   6ab48:	mov	r9, r4
   6ab4c:	ldr	r5, [sp, #36]	; 0x24
   6ab50:	str	r5, [sp]
   6ab54:	ldr	r4, [fp, #-60]	; 0xffffffc4
   6ab58:	mov	r0, r4
   6ab5c:	mov	r1, #49	; 0x31
   6ab60:	mov	r3, sl
   6ab64:	bl	46a3c <fputs@plt+0x35654>
   6ab68:	mov	r0, #0
   6ab6c:	str	r0, [sp]
   6ab70:	mov	r0, r4
   6ab74:	mov	r1, #110	; 0x6e
   6ab78:	ldr	r2, [sp, #52]	; 0x34
   6ab7c:	mov	r3, r5
   6ab80:	bl	46a3c <fputs@plt+0x35654>
   6ab84:	cmp	r9, #0
   6ab88:	movne	r0, r4
   6ab8c:	movne	r1, #16
   6ab90:	blne	1abf0 <fputs@plt+0x9808>
   6ab94:	ldr	r2, [sp, #56]	; 0x38
   6ab98:	mov	r0, r7
   6ab9c:	mov	r1, r2
   6aba0:	mov	r2, sl
   6aba4:	bl	58e3c <fputs@plt+0x47a54>
   6aba8:	ldr	r9, [fp, #-60]	; 0xffffffc4
   6abac:	ldr	r5, [sp, #76]	; 0x4c
   6abb0:	mov	r0, r9
   6abb4:	mov	r1, #14
   6abb8:	ldr	r2, [sp, #72]	; 0x48
   6abbc:	mov	r3, r5
   6abc0:	bl	5722c <fputs@plt+0x45e44>
   6abc4:	cmp	r8, #0
   6abc8:	ldr	r4, [sp, #44]	; 0x2c
   6abcc:	beq	6abdc <fputs@plt+0x597f4>
   6abd0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   6abd4:	mov	r1, r8
   6abd8:	bl	568a8 <fputs@plt+0x454c0>
   6abdc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   6abe0:	ldrb	r0, [r3, #41]	; 0x29
   6abe4:	cmp	r0, #0
   6abe8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6abec:	movne	r0, #1
   6abf0:	str	r0, [fp, #-80]	; 0xffffffb0
   6abf4:	ldr	r0, [r3, #800]	; 0x320
   6abf8:	ldrb	r1, [r0, #37]	; 0x25
   6abfc:	tst	r1, #2
   6ac00:	beq	6a8e4 <fputs@plt+0x594fc>
   6ac04:	ldr	r1, [fp, #-72]	; 0xffffffb8
   6ac08:	cmp	r1, #0
   6ac0c:	beq	6ac20 <fputs@plt+0x59838>
   6ac10:	ldr	r1, [r0, #28]
   6ac14:	ldr	r2, [sp, #80]	; 0x50
   6ac18:	cmp	r1, r2
   6ac1c:	bne	6a8e4 <fputs@plt+0x594fc>
   6ac20:	ldr	r1, [sp, #60]	; 0x3c
   6ac24:	ldrb	r1, [r1, #42]	; 0x2a
   6ac28:	tst	r1, #32
   6ac2c:	ldr	r9, [fp, #-60]	; 0xffffffc4
   6ac30:	beq	6ac54 <fputs@plt+0x5986c>
   6ac34:	ldr	r1, [r0, #28]
   6ac38:	ldrb	r1, [r1, #55]	; 0x37
   6ac3c:	and	r1, r1, #3
   6ac40:	cmp	r1, #2
   6ac44:	bne	6ac54 <fputs@plt+0x5986c>
   6ac48:	mov	r8, r7
   6ac4c:	mov	r0, #0
   6ac50:	b	6ac68 <fputs@plt+0x59880>
   6ac54:	mov	r8, r7
   6ac58:	ldr	r1, [fp, #-88]	; 0xffffffa8
   6ac5c:	orr	r1, r1, #4096	; 0x1000
   6ac60:	str	r1, [fp, #-88]	; 0xffffffa8
   6ac64:	ldr	r0, [r0, #28]
   6ac68:	str	r0, [sp, #80]	; 0x50
   6ac6c:	b	6a8f4 <fputs@plt+0x5950c>
   6ac70:	ldr	r0, [sp, #80]	; 0x50
   6ac74:	ldr	r1, [fp, #-76]	; 0xffffffb4
   6ac78:	str	r0, [r1, #792]	; 0x318
   6ac7c:	cmp	r0, #0
   6ac80:	ldr	r5, [sp, #20]
   6ac84:	ldr	r7, [sp, #24]
   6ac88:	ldrne	r0, [sp, #84]	; 0x54
   6ac8c:	strne	r0, [r1, #744]	; 0x2e8
   6ac90:	ldr	r8, [fp, #-84]	; 0xffffffac
   6ac94:	ldr	r4, [fp, #-80]	; 0xffffffb0
   6ac98:	b	6acb0 <fputs@plt+0x598c8>
   6ac9c:	mov	r4, #0
   6aca0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   6aca4:	str	r4, [r0, #792]	; 0x318
   6aca8:	ldr	r8, [fp, #-84]	; 0xffffffac
   6acac:	ldr	r7, [sp, #24]
   6acb0:	ldr	r1, [sp, #44]	; 0x2c
   6acb4:	cmp	r1, #0
   6acb8:	movne	r0, #0
   6acbc:	strne	r0, [r1, #12]
   6acc0:	movne	r0, r8
   6acc4:	blne	4455c <fputs@plt+0x33174>
   6acc8:	mov	r0, r9
   6accc:	bl	5b7a4 <fputs@plt+0x4a3bc>
   6acd0:	mov	r2, r0
   6acd4:	mov	r0, r9
   6acd8:	mov	r1, r7
   6acdc:	bl	63f84 <fputs@plt+0x52b9c>
   6ace0:	ldr	r1, [r5]
   6ace4:	mov	r0, r9
   6ace8:	bl	56a9c <fputs@plt+0x456b4>
   6acec:	mov	r0, r9
   6acf0:	ldr	r1, [sp, #76]	; 0x4c
   6acf4:	bl	58900 <fputs@plt+0x47518>
   6acf8:	ldr	ip, [fp, #-56]	; 0xffffffc8
   6acfc:	ldrb	r0, [ip, #43]	; 0x2b
   6ad00:	cmp	r0, #2
   6ad04:	bcc	6ad18 <fputs@plt+0x59930>
   6ad08:	mov	r0, r8
   6ad0c:	mov	r1, sl
   6ad10:	bl	13ddc <fputs@plt+0x29f4>
   6ad14:	ldr	ip, [fp, #-56]	; 0xffffffc8
   6ad18:	cmp	r4, #0
   6ad1c:	bne	6adac <fputs@plt+0x599c4>
   6ad20:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6ad24:	ldr	r1, [sp, #28]
   6ad28:	bl	7096c <fputs@plt+0x5f584>
   6ad2c:	ldr	ip, [fp, #-56]	; 0xffffffc8
   6ad30:	b	6adac <fputs@plt+0x599c4>
   6ad34:	mov	r1, #0
   6ad38:	str	r5, [sp]
   6ad3c:	str	r1, [sp, #4]
   6ad40:	ldr	r0, [fp, #-60]	; 0xffffffc4
   6ad44:	mov	r1, #68	; 0x44
   6ad48:	ldr	r2, [fp, #-68]	; 0xffffffbc
   6ad4c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   6ad50:	bl	1abac <fputs@plt+0x97c4>
   6ad54:	ldr	ip, [fp, #-56]	; 0xffffffc8
   6ad58:	ldr	r6, [sp, #88]	; 0x58
   6ad5c:	ldr	r0, [r8, #36]	; 0x24
   6ad60:	tst	r0, #4096	; 0x1000
   6ad64:	bne	6ad88 <fputs@plt+0x599a0>
   6ad68:	movw	r1, #781	; 0x30d
   6ad6c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   6ad70:	add	r1, r3, r1
   6ad74:	cmp	sl, #0
   6ad78:	moveq	r2, #7
   6ad7c:	movne	r2, #6
   6ad80:	strb	r2, [r1]
   6ad84:	b	6ad94 <fputs@plt+0x599ac>
   6ad88:	mov	r1, #160	; 0xa0
   6ad8c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   6ad90:	strb	r1, [r3, #781]	; 0x30d
   6ad94:	ubfx	r1, r0, #16, #1
   6ad98:	strb	r1, [r3, #782]	; 0x30e
   6ad9c:	str	r6, [r3, #784]	; 0x310
   6ada0:	tst	r0, #15
   6ada4:	moveq	r0, #1
   6ada8:	strbeq	r0, [r3, #783]	; 0x30f
   6adac:	ldr	r4, [ip, #340]	; 0x154
   6adb0:	cmp	r4, #1
   6adb4:	ldr	lr, [fp, #-52]	; 0xffffffcc
   6adb8:	blt	6afdc <fputs@plt+0x59bf4>
   6adbc:	add	r8, ip, #328	; 0x148
   6adc0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   6adc4:	add	r9, r0, #772	; 0x304
   6adc8:	ldr	r0, [ip, #348]	; 0x15c
   6adcc:	add	r7, r0, #20
   6add0:	mov	sl, #1
   6add4:	b	6adec <fputs@plt+0x59a04>
   6add8:	strb	sl, [ip, #41]	; 0x29
   6addc:	add	r7, r7, #48	; 0x30
   6ade0:	sub	r4, r4, #1
   6ade4:	cmp	r4, #0
   6ade8:	ble	6aea8 <fputs@plt+0x59ac0>
   6adec:	ldrh	r0, [r7]
   6adf0:	tst	r0, #6
   6adf4:	bne	6addc <fputs@plt+0x599f4>
   6adf8:	ldrd	r2, [r7, #20]
   6adfc:	ldr	r6, [lr]
   6ae00:	ldr	r1, [lr, #4]
   6ae04:	and	r1, r1, r3
   6ae08:	and	r2, r6, r2
   6ae0c:	orrs	r1, r2, r1
   6ae10:	bne	6add8 <fputs@plt+0x599f0>
   6ae14:	ldr	r5, [r7, #-20]	; 0xffffffec
   6ae18:	ldr	r1, [fp, #-44]	; 0xffffffd4
   6ae1c:	ldr	r1, [r1]
   6ae20:	cmp	r1, #0
   6ae24:	beq	6ae34 <fputs@plt+0x59a4c>
   6ae28:	ldrb	r1, [r5, #4]
   6ae2c:	tst	r1, #1
   6ae30:	beq	6addc <fputs@plt+0x599f4>
   6ae34:	tst	r0, #512	; 0x200
   6ae38:	bne	6ae54 <fputs@plt+0x59a6c>
   6ae3c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6ae40:	mov	r1, r5
   6ae44:	ldr	r2, [fp, #-64]	; 0xffffffc0
   6ae48:	mov	r3, #16
   6ae4c:	bl	5979c <fputs@plt+0x483b4>
   6ae50:	b	6ae90 <fputs@plt+0x59aa8>
   6ae54:	ldr	r2, [r9]
   6ae58:	ldr	r0, [fp, #-60]	; 0xffffffc4
   6ae5c:	mov	r1, #46	; 0x2e
   6ae60:	bl	587b0 <fputs@plt+0x473c8>
   6ae64:	mov	r6, r0
   6ae68:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6ae6c:	mov	r1, r5
   6ae70:	ldr	r2, [fp, #-64]	; 0xffffffc0
   6ae74:	mov	r3, #16
   6ae78:	bl	5979c <fputs@plt+0x483b4>
   6ae7c:	cmp	r6, #0
   6ae80:	beq	6ae90 <fputs@plt+0x59aa8>
   6ae84:	ldr	r0, [fp, #-60]	; 0xffffffc4
   6ae88:	mov	r1, r6
   6ae8c:	bl	568a8 <fputs@plt+0x454c0>
   6ae90:	ldrh	r0, [r7]
   6ae94:	orr	r0, r0, #4
   6ae98:	strh	r0, [r7]
   6ae9c:	ldr	ip, [fp, #-56]	; 0xffffffc8
   6aea0:	ldr	lr, [fp, #-52]	; 0xffffffcc
   6aea4:	b	6addc <fputs@plt+0x599f4>
   6aea8:	ldr	r7, [ip, #340]	; 0x154
   6aeac:	cmp	r7, #1
   6aeb0:	blt	6afdc <fputs@plt+0x59bf4>
   6aeb4:	ldr	r0, [ip, #348]	; 0x15c
   6aeb8:	add	r4, r0, #12
   6aebc:	mov	sl, #131	; 0x83
   6aec0:	b	6aed4 <fputs@plt+0x59aec>
   6aec4:	add	r4, r4, #48	; 0x30
   6aec8:	sub	r7, r7, #1
   6aecc:	cmp	r7, #0
   6aed0:	ble	6afdc <fputs@plt+0x59bf4>
   6aed4:	ldrb	r0, [r4, #8]
   6aed8:	tst	r0, #6
   6aedc:	bne	6aec4 <fputs@plt+0x59adc>
   6aee0:	ldrh	r0, [r4, #6]
   6aee4:	tst	r0, #130	; 0x82
   6aee8:	andsne	r0, r0, #2048	; 0x800
   6aeec:	beq	6aec4 <fputs@plt+0x59adc>
   6aef0:	ldr	r0, [r4, #-4]
   6aef4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   6aef8:	cmp	r0, r1
   6aefc:	bne	6aec4 <fputs@plt+0x59adc>
   6af00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6af04:	ldr	r0, [r0]
   6af08:	cmp	r0, #0
   6af0c:	bne	6aec4 <fputs@plt+0x59adc>
   6af10:	ldr	r9, [r4, #-12]
   6af14:	ldr	r2, [r4]
   6af18:	ldr	r0, [sp, #92]	; 0x5c
   6af1c:	str	r0, [sp]
   6af20:	ldr	r0, [sp, #96]	; 0x60
   6af24:	stmib	sp, {r0, sl}
   6af28:	mov	r0, #0
   6af2c:	str	r0, [sp, #12]
   6af30:	mov	r0, r8
   6af34:	ldr	r1, [fp, #-68]	; 0xffffffbc
   6af38:	bl	6cd58 <fputs@plt+0x5b970>
   6af3c:	ldr	lr, [fp, #-52]	; 0xffffffcc
   6af40:	cmp	r0, #0
   6af44:	beq	6aec4 <fputs@plt+0x59adc>
   6af48:	mov	r6, r0
   6af4c:	ldrb	r0, [r0, #20]
   6af50:	tst	r0, #4
   6af54:	bne	6aec4 <fputs@plt+0x59adc>
   6af58:	ldr	r0, [fp, #-84]	; 0xffffffac
   6af5c:	mov	r2, #48	; 0x30
   6af60:	mov	r3, #0
   6af64:	bl	1a918 <fputs@plt+0x9530>
   6af68:	ldr	lr, [fp, #-52]	; 0xffffffcc
   6af6c:	cmp	r0, #0
   6af70:	beq	6aec4 <fputs@plt+0x59adc>
   6af74:	mov	r5, r0
   6af78:	ldr	r0, [r6]
   6af7c:	add	r1, r0, #16
   6af80:	mov	r2, #32
   6af84:	vld1.32	{d16-d17}, [r0], r2
   6af88:	vld1.32	{d18-d19}, [r1]
   6af8c:	add	r1, r5, #16
   6af90:	vld1.32	{d20-d21}, [r0]
   6af94:	vst1.32	{d18-d19}, [r1]
   6af98:	add	r0, r5, #32
   6af9c:	vst1.32	{d20-d21}, [r0]
   6afa0:	mov	r0, r5
   6afa4:	mov	r1, #12
   6afa8:	vst1.32	{d16-d17}, [r0], r1
   6afac:	ldr	r1, [r9, #12]
   6afb0:	str	r1, [r0]
   6afb4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6afb8:	mov	r1, r5
   6afbc:	ldr	r2, [fp, #-64]	; 0xffffffc0
   6afc0:	mov	r3, #16
   6afc4:	bl	5979c <fputs@plt+0x483b4>
   6afc8:	ldr	r0, [fp, #-84]	; 0xffffffac
   6afcc:	mov	r1, r5
   6afd0:	bl	13ddc <fputs@plt+0x29f4>
   6afd4:	ldr	lr, [fp, #-52]	; 0xffffffcc
   6afd8:	b	6aec4 <fputs@plt+0x59adc>
   6afdc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6afe0:	ldr	r5, [r0]
   6afe4:	cmp	r5, #0
   6afe8:	ldr	r6, [fp, #-48]	; 0xffffffd0
   6afec:	beq	6b0a8 <fputs@plt+0x59cc0>
   6aff0:	ldr	r4, [fp, #-60]	; 0xffffffc4
   6aff4:	mov	r0, r4
   6aff8:	bl	5b7a4 <fputs@plt+0x4a3bc>
   6affc:	ldr	r1, [fp, #-76]	; 0xffffffb4
   6b000:	str	r0, [r1, #764]	; 0x2fc
   6b004:	mov	r0, r4
   6b008:	mov	r1, #22
   6b00c:	mov	r2, #1
   6b010:	mov	r3, r5
   6b014:	bl	5722c <fputs@plt+0x45e44>
   6b018:	mov	r0, r6
   6b01c:	bl	659e0 <fputs@plt+0x545f8>
   6b020:	ldr	lr, [fp, #-52]	; 0xffffffcc
   6b024:	ldr	r7, [fp, #-56]	; 0xffffffc8
   6b028:	ldr	r0, [r7, #340]	; 0x154
   6b02c:	cmp	r0, #1
   6b030:	blt	6b0a8 <fputs@plt+0x59cc0>
   6b034:	ldr	r0, [r7, #348]	; 0x15c
   6b038:	add	r4, r0, #20
   6b03c:	mov	r5, #0
   6b040:	b	6b058 <fputs@plt+0x59c70>
   6b044:	add	r4, r4, #48	; 0x30
   6b048:	add	r5, r5, #1
   6b04c:	ldr	r0, [r7, #340]	; 0x154
   6b050:	cmp	r5, r0
   6b054:	bge	6b0a8 <fputs@plt+0x59cc0>
   6b058:	ldrb	r0, [r4]
   6b05c:	tst	r0, #6
   6b060:	bne	6b044 <fputs@plt+0x59c5c>
   6b064:	ldrd	r0, [r4, #20]
   6b068:	ldrd	r2, [lr]
   6b06c:	and	r1, r3, r1
   6b070:	and	r0, r2, r0
   6b074:	orrs	r0, r0, r1
   6b078:	bne	6b044 <fputs@plt+0x59c5c>
   6b07c:	ldr	r1, [r4, #-20]	; 0xffffffec
   6b080:	mov	r0, r6
   6b084:	ldr	r2, [fp, #-64]	; 0xffffffc0
   6b088:	mov	r3, #16
   6b08c:	bl	5979c <fputs@plt+0x483b4>
   6b090:	ldr	lr, [fp, #-52]	; 0xffffffcc
   6b094:	ldr	r7, [fp, #-56]	; 0xffffffc8
   6b098:	ldrh	r0, [r4]
   6b09c:	orr	r0, r0, #4
   6b0a0:	strh	r0, [r4]
   6b0a4:	b	6b044 <fputs@plt+0x59c5c>
   6b0a8:	ldrd	r0, [lr]
   6b0ac:	sub	sp, fp, #28
   6b0b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b0b4:	cmp	r1, #0
   6b0b8:	bxeq	lr
   6b0bc:	push	{r4, r5, r6, r7, fp, lr}
   6b0c0:	add	fp, sp, #16
   6b0c4:	mov	r4, r1
   6b0c8:	mov	r5, r0
   6b0cc:	ldrb	r0, [r1, #43]	; 0x2b
   6b0d0:	cmp	r0, #0
   6b0d4:	beq	6b120 <fputs@plt+0x59d38>
   6b0d8:	add	r6, r4, #800	; 0x320
   6b0dc:	mov	r7, #0
   6b0e0:	b	6b0f8 <fputs@plt+0x59d10>
   6b0e4:	add	r6, r6, #80	; 0x50
   6b0e8:	add	r7, r7, #1
   6b0ec:	ldrb	r0, [r4, #43]	; 0x2b
   6b0f0:	cmp	r7, r0
   6b0f4:	bcs	6b120 <fputs@plt+0x59d38>
   6b0f8:	ldr	r0, [r6]
   6b0fc:	cmp	r0, #0
   6b100:	beq	6b0e4 <fputs@plt+0x59cfc>
   6b104:	ldrb	r0, [r0, #37]	; 0x25
   6b108:	tst	r0, #8
   6b10c:	beq	6b0e4 <fputs@plt+0x59cfc>
   6b110:	ldr	r1, [r6, #-4]
   6b114:	mov	r0, r5
   6b118:	bl	13ddc <fputs@plt+0x29f4>
   6b11c:	b	6b0e4 <fputs@plt+0x59cfc>
   6b120:	add	r0, r4, #328	; 0x148
   6b124:	bl	71024 <fputs@plt+0x5fc3c>
   6b128:	ldr	r1, [r4, #16]
   6b12c:	cmp	r1, #0
   6b130:	beq	6b148 <fputs@plt+0x59d60>
   6b134:	ldr	r0, [r1, #52]	; 0x34
   6b138:	str	r0, [r4, #16]
   6b13c:	mov	r0, r5
   6b140:	bl	6ecb8 <fputs@plt+0x5d8d0>
   6b144:	b	6b128 <fputs@plt+0x59d40>
   6b148:	mov	r0, r5
   6b14c:	mov	r1, r4
   6b150:	pop	{r4, r5, r6, r7, fp, lr}
   6b154:	b	13ddc <fputs@plt+0x29f4>
   6b158:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b15c:	add	fp, sp, #28
   6b160:	sub	sp, sp, #4
   6b164:	mov	r8, r2
   6b168:	mov	r9, r1
   6b16c:	mov	r4, r0
   6b170:	ldr	r1, [r0, #12]
   6b174:	ldr	r0, [r0, #16]
   6b178:	cmp	r1, r0
   6b17c:	blt	6b21c <fputs@plt+0x59e34>
   6b180:	ldr	r1, [r4]
   6b184:	ldr	r7, [r4, #20]
   6b188:	ldr	r1, [r1]
   6b18c:	ldr	r5, [r1]
   6b190:	add	r0, r0, r0, lsl #1
   6b194:	lsl	r2, r0, #5
   6b198:	mov	r0, r5
   6b19c:	mov	r3, #0
   6b1a0:	bl	20bb8 <fputs@plt+0xf7d0>
   6b1a4:	str	r0, [r4, #20]
   6b1a8:	cmp	r0, #0
   6b1ac:	beq	6b284 <fputs@plt+0x59e9c>
   6b1b0:	ldr	r1, [r4, #12]
   6b1b4:	add	r1, r1, r1, lsl #1
   6b1b8:	lsl	r2, r1, #4
   6b1bc:	mov	r1, r7
   6b1c0:	bl	11244 <memcpy@plt>
   6b1c4:	add	r0, r4, #24
   6b1c8:	cmp	r7, r0
   6b1cc:	movne	r0, r5
   6b1d0:	movne	r1, r7
   6b1d4:	blne	13ddc <fputs@plt+0x29f4>
   6b1d8:	ldr	r1, [r4, #20]
   6b1dc:	mov	r0, r5
   6b1e0:	bl	20738 <fputs@plt+0xf350>
   6b1e4:	movw	r1, #43691	; 0xaaab
   6b1e8:	movt	r1, #43690	; 0xaaaa
   6b1ec:	umull	r0, r1, r0, r1
   6b1f0:	lsr	r0, r1, #5
   6b1f4:	str	r0, [r4, #16]
   6b1f8:	ldr	r2, [r4, #12]
   6b1fc:	ldr	r0, [r4, #20]
   6b200:	add	r3, r2, r2, lsl #1
   6b204:	add	r0, r0, r3, lsl #4
   6b208:	rsb	r1, r2, r1, lsr #5
   6b20c:	add	r1, r1, r1, lsl #1
   6b210:	lsl	r2, r1, #4
   6b214:	mov	r1, #0
   6b218:	bl	1119c <memset@plt>
   6b21c:	ldr	r7, [r4, #12]
   6b220:	ldr	sl, [r4, #20]
   6b224:	add	r0, r7, #1
   6b228:	str	r0, [r4, #12]
   6b22c:	mov	r0, #1
   6b230:	cmp	r9, #0
   6b234:	beq	6b258 <fputs@plt+0x59e70>
   6b238:	ldrb	r1, [r9, #6]
   6b23c:	tst	r1, #4
   6b240:	beq	6b258 <fputs@plt+0x59e70>
   6b244:	ldr	r0, [r9, #28]
   6b248:	asr	r1, r0, #31
   6b24c:	bl	44150 <fputs@plt+0x32d68>
   6b250:	movw	r1, #270	; 0x10e
   6b254:	sub	r0, r0, r1
   6b258:	add	r6, r7, r7, lsl #1
   6b25c:	add	r5, sl, r6, lsl #4
   6b260:	strh	r0, [r5, #16]
   6b264:	mov	r0, r9
   6b268:	bl	5a40c <fputs@plt+0x49024>
   6b26c:	str	r0, [sl, r6, lsl #4]
   6b270:	str	r4, [r5, #24]
   6b274:	strh	r8, [r5, #20]
   6b278:	mvn	r0, #0
   6b27c:	str	r0, [r5, #4]
   6b280:	b	6b29c <fputs@plt+0x59eb4>
   6b284:	tst	r8, #1
   6b288:	movne	r0, r5
   6b28c:	movne	r1, r9
   6b290:	blne	4455c <fputs@plt+0x33174>
   6b294:	str	r7, [r4, #20]
   6b298:	mov	r7, #0
   6b29c:	mov	r0, r7
   6b2a0:	sub	sp, fp, #28
   6b2a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b2a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b2ac:	add	fp, sp, #28
   6b2b0:	sub	sp, sp, #108	; 0x6c
   6b2b4:	mov	r8, r2
   6b2b8:	ldr	r7, [r1]
   6b2bc:	mov	r5, #0
   6b2c0:	str	r5, [fp, #-32]	; 0xffffffe0
   6b2c4:	str	r5, [fp, #-36]	; 0xffffffdc
   6b2c8:	str	r5, [fp, #-40]	; 0xffffffd8
   6b2cc:	ldr	sl, [r7]
   6b2d0:	ldr	r3, [sl]
   6b2d4:	ldrb	r2, [r3, #69]	; 0x45
   6b2d8:	cmp	r2, #0
   6b2dc:	bne	6bb58 <fputs@plt+0x5a770>
   6b2e0:	str	r0, [fp, #-52]	; 0xffffffcc
   6b2e4:	str	r3, [sp, #48]	; 0x30
   6b2e8:	str	r1, [sp, #64]	; 0x40
   6b2ec:	ldr	r4, [r1, #20]
   6b2f0:	add	r9, r8, r8, lsl #1
   6b2f4:	str	r4, [fp, #-56]	; 0xffffffc8
   6b2f8:	ldr	r6, [r4, r9, lsl #4]!
   6b2fc:	ldr	r1, [r6, #12]
   6b300:	add	r7, r7, #68	; 0x44
   6b304:	mov	r0, r7
   6b308:	str	r1, [sp, #28]
   6b30c:	bl	6bb60 <fputs@plt+0x5a778>
   6b310:	str	r0, [sp, #44]	; 0x2c
   6b314:	str	r1, [sp, #40]	; 0x28
   6b318:	str	r6, [fp, #-64]	; 0xffffffc0
   6b31c:	ldrb	r0, [r6]
   6b320:	cmp	r0, #76	; 0x4c
   6b324:	str	r0, [sp, #68]	; 0x44
   6b328:	str	r4, [sp, #36]	; 0x24
   6b32c:	mov	r6, r9
   6b330:	beq	6b35c <fputs@plt+0x59f74>
   6b334:	cmp	r0, #75	; 0x4b
   6b338:	bne	6b368 <fputs@plt+0x59f80>
   6b33c:	ldr	r9, [fp, #-64]	; 0xffffffc0
   6b340:	ldrb	r0, [r9, #5]
   6b344:	tst	r0, #8
   6b348:	bne	6b37c <fputs@plt+0x59f94>
   6b34c:	ldr	r1, [r9, #20]
   6b350:	mov	r0, r7
   6b354:	bl	68cf8 <fputs@plt+0x57910>
   6b358:	b	6b388 <fputs@plt+0x59fa0>
   6b35c:	mov	r1, #0
   6b360:	ldr	r9, [fp, #-64]	; 0xffffffc0
   6b364:	b	6b38c <fputs@plt+0x59fa4>
   6b368:	ldr	r9, [fp, #-64]	; 0xffffffc0
   6b36c:	ldr	r1, [r9, #16]
   6b370:	mov	r0, r7
   6b374:	bl	6bb60 <fputs@plt+0x5a778>
   6b378:	b	6b388 <fputs@plt+0x59fa0>
   6b37c:	ldr	r1, [r9, #20]
   6b380:	mov	r0, r7
   6b384:	bl	6bbfc <fputs@plt+0x5a814>
   6b388:	mov	r5, r0
   6b38c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6b390:	add	r0, r0, r6, lsl #4
   6b394:	str	r0, [sp, #52]	; 0x34
   6b398:	str	r5, [r0, #32]
   6b39c:	str	r1, [r0, #36]	; 0x24
   6b3a0:	mov	r0, r7
   6b3a4:	mov	r1, r9
   6b3a8:	bl	6bb60 <fputs@plt+0x5a778>
   6b3ac:	mov	r4, r0
   6b3b0:	mov	r5, r1
   6b3b4:	ldrb	r0, [r9, #4]
   6b3b8:	mov	r1, #0
   6b3bc:	tst	r0, #1
   6b3c0:	str	r8, [fp, #-60]	; 0xffffffc4
   6b3c4:	str	r6, [sp, #32]
   6b3c8:	str	sl, [fp, #-56]	; 0xffffffc8
   6b3cc:	str	r7, [sp, #24]
   6b3d0:	bne	6b3e8 <fputs@plt+0x5a000>
   6b3d4:	mov	r0, #0
   6b3d8:	str	r0, [sp, #60]	; 0x3c
   6b3dc:	mov	r0, #0
   6b3e0:	str	r0, [sp, #56]	; 0x38
   6b3e4:	b	6b410 <fputs@plt+0x5a028>
   6b3e8:	ldrsh	r1, [r9, #36]	; 0x24
   6b3ec:	mov	r0, r7
   6b3f0:	bl	6bd2c <fputs@plt+0x5a944>
   6b3f4:	subs	r2, r0, #1
   6b3f8:	str	r2, [sp, #60]	; 0x3c
   6b3fc:	sbc	r2, r1, #0
   6b400:	str	r2, [sp, #56]	; 0x38
   6b404:	orr	r5, r1, r5
   6b408:	mov	r1, #0
   6b40c:	orr	r4, r0, r4
   6b410:	mov	r8, r9
   6b414:	mvn	r0, #0
   6b418:	ldr	r6, [sp, #52]	; 0x34
   6b41c:	mov	sl, r6
   6b420:	str	r0, [sl, #8]!
   6b424:	str	r4, [sp, #20]
   6b428:	str	r5, [sp, #16]
   6b42c:	strd	r4, [sl, #32]
   6b430:	str	r0, [sl, #-4]
   6b434:	mov	r5, sl
   6b438:	strh	r1, [r5, #10]!
   6b43c:	ldr	r4, [sp, #68]	; 0x44
   6b440:	mov	r0, r4
   6b444:	bl	6bd88 <fputs@plt+0x5a9a0>
   6b448:	cmp	r0, #0
   6b44c:	beq	6b56c <fputs@plt+0x5a184>
   6b450:	ldr	r0, [sp, #28]
   6b454:	bl	5a40c <fputs@plt+0x49024>
   6b458:	mov	r7, r0
   6b45c:	ldr	r0, [r8, #16]
   6b460:	bl	5a40c <fputs@plt+0x49024>
   6b464:	mov	r4, r0
   6b468:	mov	r9, r6
   6b46c:	ldr	r0, [r9, #32]!
   6b470:	ldr	r1, [r9, #4]
   6b474:	sub	r2, fp, #48	; 0x30
   6b478:	sub	r3, fp, #44	; 0x2c
   6b47c:	str	r7, [sp]
   6b480:	ldr	r7, [sp, #68]	; 0x44
   6b484:	str	r3, [sp, #4]
   6b488:	str	r2, [sp, #8]
   6b48c:	ldr	r2, [sp, #44]	; 0x2c
   6b490:	and	r0, r0, r2
   6b494:	ldr	r3, [sp, #40]	; 0x28
   6b498:	and	r1, r1, r3
   6b49c:	orrs	r0, r0, r1
   6b4a0:	mov	r8, #2048	; 0x800
   6b4a4:	movweq	r8, #8191	; 0x1fff
   6b4a8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6b4ac:	bl	6bdbc <fputs@plt+0x5a9d4>
   6b4b0:	cmp	r0, #0
   6b4b4:	beq	6b4d8 <fputs@plt+0x5a0f0>
   6b4b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6b4bc:	str	r0, [sl]
   6b4c0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6b4c4:	str	r0, [r6, #12]
   6b4c8:	mov	r0, r7
   6b4cc:	bl	6bf24 <fputs@plt+0x5ab3c>
   6b4d0:	and	r0, r0, r8
   6b4d4:	strh	r0, [r5]
   6b4d8:	cmp	r7, #73	; 0x49
   6b4dc:	bne	6b4ec <fputs@plt+0x5a104>
   6b4e0:	ldrh	r0, [r6, #20]
   6b4e4:	orr	r0, r0, #2048	; 0x800
   6b4e8:	strh	r0, [r6, #20]
   6b4ec:	cmp	r4, #0
   6b4f0:	beq	6b660 <fputs@plt+0x5a278>
   6b4f4:	ldrd	r2, [r9]
   6b4f8:	str	r4, [sp]
   6b4fc:	sub	r0, fp, #44	; 0x2c
   6b500:	str	r0, [sp, #4]
   6b504:	sub	r0, fp, #48	; 0x30
   6b508:	str	r0, [sp, #8]
   6b50c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6b510:	bl	6bdbc <fputs@plt+0x5a9d4>
   6b514:	cmp	r0, #0
   6b518:	ldr	r4, [sp, #64]	; 0x40
   6b51c:	beq	6b664 <fputs@plt+0x5a27c>
   6b520:	mov	r9, r4
   6b524:	ldr	r0, [sl]
   6b528:	cmp	r0, #0
   6b52c:	bmi	6b6a0 <fputs@plt+0x5a2b8>
   6b530:	ldr	r4, [sp, #48]	; 0x30
   6b534:	mov	r0, r4
   6b538:	ldr	r1, [fp, #-64]	; 0xffffffc0
   6b53c:	mov	r2, #0
   6b540:	bl	5ab94 <fputs@plt+0x497ac>
   6b544:	mov	r6, r0
   6b548:	ldrb	r0, [r4, #69]	; 0x45
   6b54c:	cmp	r0, #0
   6b550:	ldr	r7, [fp, #-60]	; 0xffffffc4
   6b554:	beq	6b6b4 <fputs@plt+0x5a2cc>
   6b558:	mov	r0, r4
   6b55c:	mov	r1, r6
   6b560:	bl	4455c <fputs@plt+0x33174>
   6b564:	sub	sp, fp, #28
   6b568:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b56c:	cmp	r4, #71	; 0x47
   6b570:	beq	6b670 <fputs@plt+0x5a288>
   6b574:	cmp	r4, #74	; 0x4a
   6b578:	ldr	r4, [sp, #64]	; 0x40
   6b57c:	bne	6b698 <fputs@plt+0x5a2b0>
   6b580:	ldrb	r0, [r4, #8]
   6b584:	cmp	r0, #72	; 0x48
   6b588:	ldr	r7, [sp, #36]	; 0x24
   6b58c:	bne	6b7b8 <fputs@plt+0x5a3d0>
   6b590:	mov	r9, r8
   6b594:	mov	r8, r4
   6b598:	ldr	r0, [r9, #20]
   6b59c:	str	r0, [sp, #68]	; 0x44
   6b5a0:	movw	r5, #16888	; 0x41f8
   6b5a4:	movt	r5, #8
   6b5a8:	mov	r4, #0
   6b5ac:	ldr	sl, [sp, #48]	; 0x30
   6b5b0:	ldrb	r6, [r5], #1
   6b5b4:	ldr	r1, [r9, #12]
   6b5b8:	mov	r0, sl
   6b5bc:	mov	r2, #0
   6b5c0:	bl	5ab94 <fputs@plt+0x497ac>
   6b5c4:	mov	r7, r0
   6b5c8:	ldr	r0, [sp, #68]	; 0x44
   6b5cc:	ldr	r0, [r0, #4]
   6b5d0:	ldr	r1, [r0, -r4]
   6b5d4:	mov	r0, sl
   6b5d8:	mov	r2, #0
   6b5dc:	bl	5ab94 <fputs@plt+0x497ac>
   6b5e0:	mov	r3, r0
   6b5e4:	mov	r0, #0
   6b5e8:	str	r0, [sp]
   6b5ec:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6b5f0:	mov	r1, r6
   6b5f4:	mov	r2, r7
   6b5f8:	bl	4b430 <fputs@plt+0x3a048>
   6b5fc:	mov	r6, r0
   6b600:	mov	r1, r9
   6b604:	bl	6c108 <fputs@plt+0x5ad20>
   6b608:	mov	r0, r8
   6b60c:	mov	r1, r6
   6b610:	mov	r2, #3
   6b614:	bl	6b158 <fputs@plt+0x59d70>
   6b618:	mov	r6, r0
   6b61c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6b620:	mov	r1, r8
   6b624:	mov	r2, r6
   6b628:	bl	6b2a8 <fputs@plt+0x59ec0>
   6b62c:	ldr	r7, [r8, #20]
   6b630:	mov	r0, r8
   6b634:	mov	r1, r6
   6b638:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6b63c:	bl	6bf68 <fputs@plt+0x5ab80>
   6b640:	sub	r4, r4, #20
   6b644:	cmn	r4, #40	; 0x28
   6b648:	bne	6b5b0 <fputs@plt+0x5a1c8>
   6b64c:	ldr	r0, [sp, #32]
   6b650:	add	r7, r7, r0, lsl #4
   6b654:	mov	r4, r8
   6b658:	mov	r8, r9
   6b65c:	b	6b7b8 <fputs@plt+0x5a3d0>
   6b660:	ldr	r4, [sp, #64]	; 0x40
   6b664:	ldr	r7, [sp, #36]	; 0x24
   6b668:	ldr	r8, [fp, #-64]	; 0xffffffc0
   6b66c:	b	6b7b8 <fputs@plt+0x5a3d0>
   6b670:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6b674:	ldr	r4, [sp, #64]	; 0x40
   6b678:	mov	r1, r4
   6b67c:	ldr	r5, [fp, #-60]	; 0xffffffc4
   6b680:	mov	r2, r5
   6b684:	bl	6c130 <fputs@plt+0x5ad48>
   6b688:	ldr	r0, [r4, #20]
   6b68c:	ldr	r1, [sp, #32]
   6b690:	add	r7, r0, r1, lsl #4
   6b694:	b	6b7b8 <fputs@plt+0x5a3d0>
   6b698:	ldr	r7, [sp, #36]	; 0x24
   6b69c:	b	6b7b8 <fputs@plt+0x5a3d0>
   6b6a0:	mov	sl, #0
   6b6a4:	ldr	r6, [fp, #-64]	; 0xffffffc0
   6b6a8:	ldr	r7, [sp, #36]	; 0x24
   6b6ac:	mov	r4, r7
   6b6b0:	b	6b754 <fputs@plt+0x5a36c>
   6b6b4:	mov	sl, r9
   6b6b8:	mov	r0, r9
   6b6bc:	mov	r1, r6
   6b6c0:	mov	r2, #3
   6b6c4:	bl	6b158 <fputs@plt+0x59d70>
   6b6c8:	cmp	r0, #0
   6b6cc:	beq	6bb58 <fputs@plt+0x5a770>
   6b6d0:	mov	r5, r0
   6b6d4:	ldr	r4, [sl, #20]
   6b6d8:	mov	r0, sl
   6b6dc:	mov	r1, r5
   6b6e0:	mov	r2, r7
   6b6e4:	bl	6bf68 <fputs@plt+0x5ab80>
   6b6e8:	add	r0, r5, r5, lsl #1
   6b6ec:	ldr	r1, [sp, #68]	; 0x44
   6b6f0:	cmp	r1, #73	; 0x49
   6b6f4:	bne	6b708 <fputs@plt+0x5a320>
   6b6f8:	add	r1, r4, r0, lsl #4
   6b6fc:	ldrh	r2, [r1, #20]
   6b700:	orr	r2, r2, #2048	; 0x800
   6b704:	strh	r2, [r1, #20]
   6b708:	add	r4, r4, r0, lsl #4
   6b70c:	ldr	sl, [sl, #20]
   6b710:	ldr	r5, [sp, #32]
   6b714:	add	r7, sl, r5, lsl #4
   6b718:	ldrh	r0, [r7, #20]
   6b71c:	orr	r0, r0, #8
   6b720:	strh	r0, [r7, #20]
   6b724:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6b728:	mov	r1, r6
   6b72c:	bl	6bf98 <fputs@plt+0x5abb0>
   6b730:	cmp	r0, #0
   6b734:	beq	6b750 <fputs@plt+0x5a368>
   6b738:	add	r0, sl, r5, lsl #4
   6b73c:	ldrh	r1, [r0, #18]
   6b740:	orr	r1, r1, #2048	; 0x800
   6b744:	strh	r1, [r0, #18]
   6b748:	mov	sl, #2048	; 0x800
   6b74c:	b	6b754 <fputs@plt+0x5a36c>
   6b750:	mov	sl, #0
   6b754:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6b758:	mov	r1, r6
   6b75c:	bl	6c080 <fputs@plt+0x5ac98>
   6b760:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6b764:	ldr	r1, [fp, #-48]	; 0xffffffd0
   6b768:	ldr	r2, [sp, #56]	; 0x38
   6b76c:	ldr	r3, [sp, #40]	; 0x28
   6b770:	orr	r2, r2, r3
   6b774:	ldr	r3, [sp, #60]	; 0x3c
   6b778:	ldr	r5, [sp, #44]	; 0x2c
   6b77c:	orr	r3, r3, r5
   6b780:	str	r3, [r4, #32]
   6b784:	str	r2, [r4, #36]	; 0x24
   6b788:	ldr	r2, [sp, #20]
   6b78c:	str	r2, [r4, #40]	; 0x28
   6b790:	ldr	r2, [sp, #16]
   6b794:	str	r2, [r4, #44]	; 0x2c
   6b798:	strd	r0, [r4, #8]
   6b79c:	ldrb	r0, [r6]
   6b7a0:	bl	6bf24 <fputs@plt+0x5ab3c>
   6b7a4:	add	r0, r0, sl
   6b7a8:	and	r0, r0, r8
   6b7ac:	strh	r0, [r4, #18]
   6b7b0:	ldr	r8, [fp, #-64]	; 0xffffffc0
   6b7b4:	mov	r4, r9
   6b7b8:	ldrb	r0, [r4, #8]
   6b7bc:	cmp	r0, #72	; 0x48
   6b7c0:	bne	6ba48 <fputs@plt+0x5a660>
   6b7c4:	sub	r0, fp, #40	; 0x28
   6b7c8:	str	r0, [sp]
   6b7cc:	sub	r2, fp, #32
   6b7d0:	sub	r3, fp, #36	; 0x24
   6b7d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6b7d8:	mov	r1, r8
   6b7dc:	bl	6c790 <fputs@plt+0x5b3a8>
   6b7e0:	cmp	r0, #0
   6b7e4:	beq	6ba48 <fputs@plt+0x5a660>
   6b7e8:	ldr	r0, [r8, #20]
   6b7ec:	ldr	r0, [r0, #4]
   6b7f0:	ldr	r0, [r0, #20]
   6b7f4:	str	r0, [sp, #68]	; 0x44
   6b7f8:	ldr	r9, [fp, #-32]	; 0xffffffe0
   6b7fc:	ldr	sl, [sp, #48]	; 0x30
   6b800:	mov	r0, sl
   6b804:	mov	r1, r9
   6b808:	mov	r2, #0
   6b80c:	bl	5ab94 <fputs@plt+0x497ac>
   6b810:	mov	r4, r0
   6b814:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6b818:	mov	ip, r0
   6b81c:	cmp	r0, #0
   6b820:	beq	6b8ac <fputs@plt+0x5a4c4>
   6b824:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6b828:	ldr	r0, [r0]
   6b82c:	ldrb	r0, [r0, #69]	; 0x45
   6b830:	cmp	r0, #0
   6b834:	bne	6b8ac <fputs@plt+0x5a4c4>
   6b838:	ldrh	r0, [r7, #20]
   6b83c:	orr	r0, r0, #1024	; 0x400
   6b840:	strh	r0, [r7, #20]
   6b844:	ldr	r0, [r9, #8]
   6b848:	ldrb	r3, [r0]
   6b84c:	cmp	r3, #0
   6b850:	beq	6b8ac <fputs@plt+0x5a4c4>
   6b854:	mov	r6, #0
   6b858:	movw	r1, #6044	; 0x179c
   6b85c:	movt	r1, #8
   6b860:	movw	r2, #5732	; 0x1664
   6b864:	movt	r2, #8
   6b868:	uxtb	r5, r3
   6b86c:	ldrb	r7, [r1, r5]
   6b870:	mvn	r7, r7
   6b874:	orr	r7, r7, #223	; 0xdf
   6b878:	and	r3, r3, r7
   6b87c:	strb	r3, [r0]
   6b880:	ldrb	r0, [r2, r5]
   6b884:	ldr	r3, [r4, #8]
   6b888:	strb	r0, [r3, r6]
   6b88c:	ldr	r3, [r9, #8]
   6b890:	add	r7, r6, #1
   6b894:	add	r0, r3, r7
   6b898:	add	r3, r3, r6
   6b89c:	ldrb	r3, [r3, #1]
   6b8a0:	cmp	r3, #0
   6b8a4:	mov	r6, r7
   6b8a8:	bne	6b868 <fputs@plt+0x5a480>
   6b8ac:	ldrb	r0, [sl, #69]	; 0x45
   6b8b0:	cmp	r0, #0
   6b8b4:	ldr	r8, [fp, #-64]	; 0xffffffc0
   6b8b8:	mov	r7, ip
   6b8bc:	bne	6b908 <fputs@plt+0x5a520>
   6b8c0:	mov	r5, r4
   6b8c4:	ldr	r6, [r4, #8]
   6b8c8:	mov	r0, r6
   6b8cc:	bl	13690 <fputs@plt+0x22a8>
   6b8d0:	sub	r0, r0, #1
   6b8d4:	ldrb	r1, [r6, r0]
   6b8d8:	cmp	r7, #0
   6b8dc:	beq	6b8f8 <fputs@plt+0x5a510>
   6b8e0:	cmp	r1, #64	; 0x40
   6b8e4:	moveq	r2, #0
   6b8e8:	streq	r2, [fp, #-36]	; 0xffffffdc
   6b8ec:	movw	r2, #5732	; 0x1664
   6b8f0:	movt	r2, #8
   6b8f4:	ldrb	r1, [r2, r1]
   6b8f8:	mov	r4, r5
   6b8fc:	add	r1, r1, #1
   6b900:	strb	r1, [r6, r0]
   6b904:	ldr	sl, [sp, #48]	; 0x30
   6b908:	str	r4, [sp, #52]	; 0x34
   6b90c:	mov	r4, #0
   6b910:	mov	r0, sl
   6b914:	ldr	r1, [sp, #68]	; 0x44
   6b918:	mov	r2, #0
   6b91c:	bl	5ab94 <fputs@plt+0x497ac>
   6b920:	mov	r1, r0
   6b924:	movw	r0, #22655	; 0x587f
   6b928:	movt	r0, #8
   6b92c:	movw	r6, #30472	; 0x7708
   6b930:	movt	r6, #8
   6b934:	cmp	r7, #0
   6b938:	moveq	r6, r0
   6b93c:	ldr	r5, [fp, #-56]	; 0xffffffc8
   6b940:	mov	r0, r5
   6b944:	mov	r2, r6
   6b948:	bl	5eebc <fputs@plt+0x4dad4>
   6b94c:	mov	r2, r0
   6b950:	str	r4, [sp]
   6b954:	mov	r0, r5
   6b958:	mov	r1, #83	; 0x53
   6b95c:	mov	r3, r9
   6b960:	bl	4b430 <fputs@plt+0x3a048>
   6b964:	mov	r7, r0
   6b968:	mov	r1, r8
   6b96c:	bl	6c108 <fputs@plt+0x5ad20>
   6b970:	ldr	r4, [sp, #64]	; 0x40
   6b974:	mov	r0, r4
   6b978:	mov	r1, r7
   6b97c:	movw	r2, #259	; 0x103
   6b980:	bl	6b158 <fputs@plt+0x59d70>
   6b984:	mov	r9, r0
   6b988:	ldr	r7, [fp, #-52]	; 0xffffffcc
   6b98c:	mov	r0, r7
   6b990:	mov	r1, r4
   6b994:	mov	r2, r9
   6b998:	bl	6b2a8 <fputs@plt+0x59ec0>
   6b99c:	mov	r0, sl
   6b9a0:	ldr	r1, [sp, #68]	; 0x44
   6b9a4:	mov	r2, #0
   6b9a8:	bl	5ab94 <fputs@plt+0x497ac>
   6b9ac:	mov	r1, r0
   6b9b0:	mov	r0, r5
   6b9b4:	mov	r2, r6
   6b9b8:	bl	5eebc <fputs@plt+0x4dad4>
   6b9bc:	mov	r2, r0
   6b9c0:	mov	r0, #0
   6b9c4:	str	r0, [sp]
   6b9c8:	ldr	r8, [fp, #-64]	; 0xffffffc0
   6b9cc:	mov	r0, r5
   6b9d0:	mov	r1, #82	; 0x52
   6b9d4:	ldr	r3, [sp, #52]	; 0x34
   6b9d8:	bl	4b430 <fputs@plt+0x3a048>
   6b9dc:	mov	r6, r0
   6b9e0:	mov	r1, r8
   6b9e4:	bl	6c108 <fputs@plt+0x5ad20>
   6b9e8:	mov	r0, r4
   6b9ec:	mov	r1, r6
   6b9f0:	movw	r2, #259	; 0x103
   6b9f4:	bl	6b158 <fputs@plt+0x59d70>
   6b9f8:	mov	r6, r0
   6b9fc:	mov	r0, r7
   6ba00:	mov	r1, r4
   6ba04:	mov	r2, r6
   6ba08:	bl	6b2a8 <fputs@plt+0x59ec0>
   6ba0c:	ldr	r0, [r4, #20]
   6ba10:	ldr	r1, [sp, #32]
   6ba14:	add	r7, r0, r1, lsl #4
   6ba18:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6ba1c:	cmp	r0, #0
   6ba20:	beq	6ba48 <fputs@plt+0x5a660>
   6ba24:	mov	r0, r4
   6ba28:	mov	r1, r9
   6ba2c:	ldr	r5, [fp, #-60]	; 0xffffffc4
   6ba30:	mov	r2, r5
   6ba34:	bl	6bf68 <fputs@plt+0x5ab80>
   6ba38:	mov	r0, r4
   6ba3c:	mov	r1, r6
   6ba40:	mov	r2, r5
   6ba44:	bl	6bf68 <fputs@plt+0x5ab80>
   6ba48:	sub	r1, fp, #44	; 0x2c
   6ba4c:	mov	r0, r8
   6ba50:	bl	6ca3c <fputs@plt+0x5b654>
   6ba54:	cmp	r0, #0
   6ba58:	beq	6bb40 <fputs@plt+0x5a758>
   6ba5c:	mov	sl, r4
   6ba60:	ldr	r0, [r8, #20]
   6ba64:	ldr	r0, [r0, #4]
   6ba68:	ldr	r6, [r0]
   6ba6c:	ldr	r5, [r0, #20]
   6ba70:	ldr	r4, [sp, #24]
   6ba74:	mov	r0, r4
   6ba78:	mov	r1, r6
   6ba7c:	bl	6bb60 <fputs@plt+0x5a778>
   6ba80:	mov	r8, r0
   6ba84:	mov	r9, r1
   6ba88:	mov	r0, r4
   6ba8c:	mov	r1, r5
   6ba90:	bl	6bb60 <fputs@plt+0x5a778>
   6ba94:	and	r1, r1, r9
   6ba98:	and	r0, r0, r8
   6ba9c:	orrs	r0, r0, r1
   6baa0:	bne	6bb40 <fputs@plt+0x5a758>
   6baa4:	mov	r4, #0
   6baa8:	ldr	r0, [sp, #48]	; 0x30
   6baac:	mov	r1, r6
   6bab0:	mov	r2, #0
   6bab4:	bl	5ab94 <fputs@plt+0x497ac>
   6bab8:	mov	r3, r0
   6babc:	str	r4, [sp]
   6bac0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6bac4:	mov	r1, #51	; 0x33
   6bac8:	mov	r2, #0
   6bacc:	bl	4b430 <fputs@plt+0x3a048>
   6bad0:	mov	r1, r0
   6bad4:	mov	r0, sl
   6bad8:	mov	r2, #3
   6badc:	bl	6b158 <fputs@plt+0x59d70>
   6bae0:	mov	r1, r0
   6bae4:	add	r0, r0, r0, lsl #1
   6bae8:	ldr	r2, [sl, #20]
   6baec:	add	r6, r2, r0, lsl #4
   6baf0:	strd	r8, [r6, #32]
   6baf4:	ldr	r0, [r5, #28]
   6baf8:	str	r0, [r6, #8]
   6bafc:	ldrsh	r0, [r5, #32]
   6bb00:	mov	r2, #64	; 0x40
   6bb04:	strh	r2, [r6, #18]
   6bb08:	str	r0, [r6, #12]
   6bb0c:	ldrb	r0, [fp, #-44]	; 0xffffffd4
   6bb10:	strb	r0, [r6, #23]
   6bb14:	mov	r0, sl
   6bb18:	ldr	r2, [fp, #-60]	; 0xffffffc4
   6bb1c:	bl	6bf68 <fputs@plt+0x5ab80>
   6bb20:	ldr	r0, [sl, #20]
   6bb24:	ldr	r1, [sp, #32]
   6bb28:	add	r7, r0, r1, lsl #4
   6bb2c:	ldrh	r0, [r7, #20]
   6bb30:	orr	r0, r0, #8
   6bb34:	strh	r0, [r7, #20]
   6bb38:	ldrd	r0, [r7, #40]	; 0x28
   6bb3c:	strd	r0, [r6, #40]	; 0x28
   6bb40:	ldrd	r0, [r7, #32]
   6bb44:	ldr	r2, [sp, #60]	; 0x3c
   6bb48:	orr	r0, r0, r2
   6bb4c:	ldr	r2, [sp, #56]	; 0x38
   6bb50:	orr	r1, r1, r2
   6bb54:	strd	r0, [r7, #32]
   6bb58:	sub	sp, fp, #28
   6bb5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6bb60:	push	{r4, r5, r6, r7, fp, lr}
   6bb64:	add	fp, sp, #16
   6bb68:	cmp	r1, #0
   6bb6c:	beq	6bb94 <fputs@plt+0x5a7ac>
   6bb70:	mov	r5, r1
   6bb74:	mov	r4, r0
   6bb78:	ldrb	r0, [r1]
   6bb7c:	cmp	r0, #152	; 0x98
   6bb80:	bne	6bba0 <fputs@plt+0x5a7b8>
   6bb84:	ldr	r1, [r5, #28]
   6bb88:	mov	r0, r4
   6bb8c:	pop	{r4, r5, r6, r7, fp, lr}
   6bb90:	b	6bd2c <fputs@plt+0x5a944>
   6bb94:	mov	r0, #0
   6bb98:	mov	r1, #0
   6bb9c:	pop	{r4, r5, r6, r7, fp, pc}
   6bba0:	ldr	r1, [r5, #16]
   6bba4:	mov	r0, r4
   6bba8:	bl	6bb60 <fputs@plt+0x5a778>
   6bbac:	mov	r6, r0
   6bbb0:	mov	r7, r1
   6bbb4:	ldr	r1, [r5, #12]
   6bbb8:	mov	r0, r4
   6bbbc:	bl	6bb60 <fputs@plt+0x5a778>
   6bbc0:	orr	r7, r1, r7
   6bbc4:	orr	r6, r0, r6
   6bbc8:	ldrb	r0, [r5, #5]
   6bbcc:	tst	r0, #8
   6bbd0:	bne	6bbe4 <fputs@plt+0x5a7fc>
   6bbd4:	ldr	r1, [r5, #20]
   6bbd8:	mov	r0, r4
   6bbdc:	bl	68cf8 <fputs@plt+0x57910>
   6bbe0:	b	6bbf0 <fputs@plt+0x5a808>
   6bbe4:	ldr	r1, [r5, #20]
   6bbe8:	mov	r0, r4
   6bbec:	bl	6bbfc <fputs@plt+0x5a814>
   6bbf0:	orr	r0, r6, r0
   6bbf4:	orr	r1, r7, r1
   6bbf8:	pop	{r4, r5, r6, r7, fp, pc}
   6bbfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6bc00:	add	fp, sp, #28
   6bc04:	sub	sp, sp, #12
   6bc08:	cmp	r1, #0
   6bc0c:	beq	6bd14 <fputs@plt+0x5a92c>
   6bc10:	mov	r4, r1
   6bc14:	mov	r8, r0
   6bc18:	mov	r6, #0
   6bc1c:	mov	r7, #0
   6bc20:	b	6bc34 <fputs@plt+0x5a84c>
   6bc24:	ldr	r4, [sp, #8]
   6bc28:	ldr	r4, [r4, #48]	; 0x30
   6bc2c:	cmp	r4, #0
   6bc30:	beq	6bd1c <fputs@plt+0x5a934>
   6bc34:	ldr	r1, [r4]
   6bc38:	ldr	sl, [r4, #28]
   6bc3c:	mov	r0, r8
   6bc40:	bl	68cf8 <fputs@plt+0x57910>
   6bc44:	str	r0, [sp, #4]
   6bc48:	orr	r5, r1, r7
   6bc4c:	ldr	r1, [r4, #36]	; 0x24
   6bc50:	mov	r0, r8
   6bc54:	bl	68cf8 <fputs@plt+0x57910>
   6bc58:	str	r0, [sp]
   6bc5c:	orr	r5, r5, r1
   6bc60:	ldr	r1, [r4, #44]	; 0x2c
   6bc64:	mov	r0, r8
   6bc68:	bl	68cf8 <fputs@plt+0x57910>
   6bc6c:	mov	r9, r0
   6bc70:	orr	r7, r5, r1
   6bc74:	ldr	r1, [r4, #32]
   6bc78:	mov	r0, r8
   6bc7c:	bl	6bb60 <fputs@plt+0x5a778>
   6bc80:	mov	r5, r0
   6bc84:	orr	r7, r7, r1
   6bc88:	ldr	r1, [r4, #40]	; 0x28
   6bc8c:	mov	r0, r8
   6bc90:	bl	6bb60 <fputs@plt+0x5a778>
   6bc94:	orr	r7, r7, r1
   6bc98:	ldr	r1, [sp, #4]
   6bc9c:	orr	r1, r1, r6
   6bca0:	ldr	r2, [sp]
   6bca4:	orr	r1, r1, r2
   6bca8:	orr	r1, r1, r9
   6bcac:	orr	r1, r1, r5
   6bcb0:	orr	r6, r1, r0
   6bcb4:	cmp	sl, #0
   6bcb8:	str	r4, [sp, #8]
   6bcbc:	beq	6bc24 <fputs@plt+0x5a83c>
   6bcc0:	ldr	r0, [sl]
   6bcc4:	cmp	r0, #1
   6bcc8:	blt	6bc24 <fputs@plt+0x5a83c>
   6bccc:	ldr	r5, [sl], #28
   6bcd0:	mov	r9, #0
   6bcd4:	ldr	r1, [sl]
   6bcd8:	mov	r0, r8
   6bcdc:	bl	6bbfc <fputs@plt+0x5a814>
   6bce0:	mov	r4, r0
   6bce4:	orr	r7, r1, r7
   6bce8:	ldr	r1, [sl, #28]
   6bcec:	mov	r0, r8
   6bcf0:	bl	6bb60 <fputs@plt+0x5a778>
   6bcf4:	orr	r7, r7, r1
   6bcf8:	orr	r1, r4, r6
   6bcfc:	orr	r6, r1, r0
   6bd00:	add	sl, sl, #72	; 0x48
   6bd04:	add	r9, r9, #1
   6bd08:	cmp	r9, r5
   6bd0c:	blt	6bcd4 <fputs@plt+0x5a8ec>
   6bd10:	b	6bc24 <fputs@plt+0x5a83c>
   6bd14:	mov	r6, #0
   6bd18:	mov	r7, #0
   6bd1c:	mov	r0, r6
   6bd20:	mov	r1, r7
   6bd24:	sub	sp, fp, #28
   6bd28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6bd2c:	ldr	r2, [r0]
   6bd30:	cmp	r2, #1
   6bd34:	blt	6bd5c <fputs@plt+0x5a974>
   6bd38:	add	ip, r0, #4
   6bd3c:	mov	r2, #0
   6bd40:	ldr	r3, [ip, r2, lsl #2]
   6bd44:	cmp	r3, r1
   6bd48:	beq	6bd68 <fputs@plt+0x5a980>
   6bd4c:	add	r2, r2, #1
   6bd50:	ldr	r3, [r0]
   6bd54:	cmp	r2, r3
   6bd58:	blt	6bd40 <fputs@plt+0x5a958>
   6bd5c:	mov	r0, #0
   6bd60:	mov	r1, #0
   6bd64:	bx	lr
   6bd68:	rsb	r0, r2, #32
   6bd6c:	mov	r3, #1
   6bd70:	lsr	r1, r3, r0
   6bd74:	subs	r0, r2, #32
   6bd78:	lslpl	r1, r3, r0
   6bd7c:	lsl	r0, r3, r2
   6bd80:	movwpl	r0, #0
   6bd84:	bx	lr
   6bd88:	sub	r1, r0, #75	; 0x4b
   6bd8c:	cmp	r1, #9
   6bd90:	bcs	6bdac <fputs@plt+0x5a9c4>
   6bd94:	uxth	r1, r1
   6bd98:	movw	r2, #499	; 0x1f3
   6bd9c:	mov	r3, #1
   6bda0:	tst	r3, r2, lsr r1
   6bda4:	movne	r0, #1
   6bda8:	bxne	lr
   6bdac:	sub	r0, r0, #73	; 0x49
   6bdb0:	clz	r0, r0
   6bdb4:	lsr	r0, r0, #5
   6bdb8:	bx	lr
   6bdbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6bdc0:	add	fp, sp, #28
   6bdc4:	sub	sp, sp, #4
   6bdc8:	ldr	r5, [fp, #8]
   6bdcc:	ldrb	r1, [r5]
   6bdd0:	ldr	r7, [fp, #16]
   6bdd4:	ldr	r6, [fp, #12]
   6bdd8:	cmp	r1, #152	; 0x98
   6bddc:	bne	6bdf4 <fputs@plt+0x5aa0c>
   6bde0:	ldr	r0, [r5, #28]
   6bde4:	str	r0, [r6]
   6bde8:	ldrsh	r0, [r5, #32]
   6bdec:	str	r0, [r7]
   6bdf0:	b	6bf0c <fputs@plt+0x5ab24>
   6bdf4:	subs	r1, r2, #1
   6bdf8:	and	r1, r2, r1
   6bdfc:	sbc	r7, r3, #0
   6be00:	and	r7, r3, r7
   6be04:	orrs	r1, r1, r7
   6be08:	movwne	r1, #1
   6be0c:	orr	r7, r2, r3
   6be10:	clz	r7, r7
   6be14:	lsr	r7, r7, #5
   6be18:	orrs	r1, r7, r1
   6be1c:	mov	r4, #0
   6be20:	bne	6bf10 <fputs@plt+0x5ab28>
   6be24:	mov	r4, #0
   6be28:	subs	r1, r2, #2
   6be2c:	sbcs	r1, r3, #0
   6be30:	mov	r1, #0
   6be34:	bcc	6be5c <fputs@plt+0x5aa74>
   6be38:	mov	r1, #0
   6be3c:	lsrs	r7, r3, #1
   6be40:	rrx	r6, r2
   6be44:	add	r1, r1, #1
   6be48:	rsbs	r2, r2, #3
   6be4c:	rscs	r2, r3, #0
   6be50:	mov	r2, r6
   6be54:	mov	r3, r7
   6be58:	bcc	6be3c <fputs@plt+0x5aa54>
   6be5c:	add	r1, r1, r1, lsl #3
   6be60:	add	r0, r0, r1, lsl #3
   6be64:	ldr	r1, [r0, #24]
   6be68:	ldr	r7, [r1, #8]
   6be6c:	cmp	r7, #0
   6be70:	beq	6bf10 <fputs@plt+0x5ab28>
   6be74:	ldr	r6, [r0, #52]	; 0x34
   6be78:	movw	r1, #65534	; 0xfffe
   6be7c:	b	6be8c <fputs@plt+0x5aaa4>
   6be80:	ldr	r7, [r7, #20]
   6be84:	cmp	r7, #0
   6be88:	beq	6bf1c <fputs@plt+0x5ab34>
   6be8c:	ldr	r8, [r7, #40]	; 0x28
   6be90:	cmp	r8, #0
   6be94:	beq	6be80 <fputs@plt+0x5aa98>
   6be98:	ldrh	r0, [r7, #50]	; 0x32
   6be9c:	cmp	r0, #0
   6bea0:	beq	6be80 <fputs@plt+0x5aa98>
   6bea4:	ldr	r9, [r7, #4]
   6bea8:	mov	sl, #0
   6beac:	mov	r4, #0
   6beb0:	b	6becc <fputs@plt+0x5aae4>
   6beb4:	add	sl, sl, #20
   6beb8:	add	r9, r9, #2
   6bebc:	add	r4, r4, #1
   6bec0:	ldrh	r0, [r7, #50]	; 0x32
   6bec4:	cmp	r4, r0
   6bec8:	bcs	6be80 <fputs@plt+0x5aa98>
   6becc:	ldrh	r0, [r9]
   6bed0:	cmp	r0, r1
   6bed4:	bne	6beb4 <fputs@plt+0x5aacc>
   6bed8:	ldr	r0, [r8, #4]
   6bedc:	ldr	r1, [r0, sl]
   6bee0:	mov	r0, r5
   6bee4:	mov	r2, r6
   6bee8:	bl	5a460 <fputs@plt+0x49078>
   6beec:	movw	r1, #65534	; 0xfffe
   6bef0:	cmp	r0, #0
   6bef4:	bne	6beb4 <fputs@plt+0x5aacc>
   6bef8:	ldr	r0, [fp, #12]
   6befc:	str	r6, [r0]
   6bf00:	mvn	r0, #1
   6bf04:	ldr	r1, [fp, #16]
   6bf08:	str	r0, [r1]
   6bf0c:	mov	r4, #1
   6bf10:	mov	r0, r4
   6bf14:	sub	sp, fp, #28
   6bf18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6bf1c:	mov	r4, #0
   6bf20:	b	6bf10 <fputs@plt+0x5ab28>
   6bf24:	cmp	r0, #73	; 0x49
   6bf28:	beq	6bf50 <fputs@plt+0x5ab68>
   6bf2c:	cmp	r0, #75	; 0x4b
   6bf30:	beq	6bf5c <fputs@plt+0x5ab74>
   6bf34:	cmp	r0, #76	; 0x4c
   6bf38:	moveq	r0, #256	; 0x100
   6bf3c:	subne	r0, r0, #79	; 0x4f
   6bf40:	movne	r1, #2
   6bf44:	lslne	r0, r1, r0
   6bf48:	uxth	r0, r0
   6bf4c:	bx	lr
   6bf50:	mov	r0, #128	; 0x80
   6bf54:	uxth	r0, r0
   6bf58:	bx	lr
   6bf5c:	mov	r0, #1
   6bf60:	uxth	r0, r0
   6bf64:	bx	lr
   6bf68:	ldr	r0, [r0, #20]
   6bf6c:	add	r1, r1, r1, lsl #1
   6bf70:	add	r1, r0, r1, lsl #4
   6bf74:	str	r2, [r1, #4]
   6bf78:	add	r2, r2, r2, lsl #1
   6bf7c:	add	r0, r0, r2, lsl #4
   6bf80:	ldrh	r2, [r0, #16]
   6bf84:	strh	r2, [r1, #16]
   6bf88:	ldrb	r1, [r0, #22]
   6bf8c:	add	r1, r1, #1
   6bf90:	strb	r1, [r0, #22]
   6bf94:	bx	lr
   6bf98:	push	{r4, r5, r6, r7, fp, lr}
   6bf9c:	add	fp, sp, #16
   6bfa0:	mov	r4, r0
   6bfa4:	ldr	r0, [r0]
   6bfa8:	ldrb	r0, [r0, #65]	; 0x41
   6bfac:	mov	r6, #0
   6bfb0:	tst	r0, #2
   6bfb4:	bne	6c078 <fputs@plt+0x5ac90>
   6bfb8:	mov	r5, r1
   6bfbc:	ldrb	r0, [r1]
   6bfc0:	cmp	r0, #79	; 0x4f
   6bfc4:	cmpne	r0, #73	; 0x49
   6bfc8:	bne	6c078 <fputs@plt+0x5ac90>
   6bfcc:	ldrb	r0, [r5, #4]
   6bfd0:	tst	r0, #1
   6bfd4:	bne	6c078 <fputs@plt+0x5ac90>
   6bfd8:	ldr	r0, [r5, #12]
   6bfdc:	bl	5b550 <fputs@plt+0x4a168>
   6bfe0:	mov	r7, r0
   6bfe4:	ldr	r0, [r5, #16]
   6bfe8:	bl	5b550 <fputs@plt+0x4a168>
   6bfec:	cmp	r7, r0
   6bff0:	beq	6c000 <fputs@plt+0x5ac18>
   6bff4:	cmp	r7, #67	; 0x43
   6bff8:	cmpcs	r0, #67	; 0x43
   6bffc:	bcc	6c078 <fputs@plt+0x5ac90>
   6c000:	ldr	r1, [r5, #12]
   6c004:	ldr	r2, [r5, #16]
   6c008:	mov	r0, r4
   6c00c:	bl	5b4c4 <fputs@plt+0x4a0dc>
   6c010:	mov	r6, #1
   6c014:	cmp	r0, #0
   6c018:	beq	6c078 <fputs@plt+0x5ac90>
   6c01c:	ldr	r0, [r0]
   6c020:	movw	r1, #22655	; 0x587f
   6c024:	movt	r1, #8
   6c028:	bl	15bb4 <fputs@plt+0x47cc>
   6c02c:	cmp	r0, #0
   6c030:	beq	6c078 <fputs@plt+0x5ac90>
   6c034:	ldr	r1, [r5, #12]
   6c038:	mov	r0, r4
   6c03c:	bl	58934 <fputs@plt+0x4754c>
   6c040:	mov	r6, #0
   6c044:	cmp	r0, #0
   6c048:	mov	r7, #0
   6c04c:	ldrne	r7, [r0]
   6c050:	ldr	r1, [r5, #16]
   6c054:	mov	r0, r4
   6c058:	bl	58934 <fputs@plt+0x4754c>
   6c05c:	cmp	r0, #0
   6c060:	ldrne	r6, [r0]
   6c064:	mov	r0, r7
   6c068:	mov	r1, r6
   6c06c:	bl	15bb4 <fputs@plt+0x47cc>
   6c070:	clz	r0, r0
   6c074:	lsr	r6, r0, #5
   6c078:	mov	r0, r6
   6c07c:	pop	{r4, r5, r6, r7, fp, pc}
   6c080:	push	{r4, sl, fp, lr}
   6c084:	add	fp, sp, #8
   6c088:	mov	r4, r1
   6c08c:	ldr	r1, [r1, #12]
   6c090:	ldr	ip, [r4, #16]
   6c094:	ldr	lr, [ip, #4]
   6c098:	and	r2, lr, #256	; 0x100
   6c09c:	ldr	r3, [r1, #4]
   6c0a0:	and	r3, r3, #256	; 0x100
   6c0a4:	cmp	r3, r2
   6c0a8:	bne	6c0dc <fputs@plt+0x5acf4>
   6c0ac:	cmp	r2, #0
   6c0b0:	bne	6c0d4 <fputs@plt+0x5acec>
   6c0b4:	bl	58934 <fputs@plt+0x4754c>
   6c0b8:	cmp	r0, #0
   6c0bc:	beq	6c0dc <fputs@plt+0x5acf4>
   6c0c0:	ldr	r0, [r4, #12]
   6c0c4:	ldr	r1, [r0, #4]
   6c0c8:	orr	r1, r1, #256	; 0x100
   6c0cc:	str	r1, [r0, #4]
   6c0d0:	b	6c0dc <fputs@plt+0x5acf4>
   6c0d4:	bic	r0, lr, #256	; 0x100
   6c0d8:	str	r0, [ip, #4]
   6c0dc:	ldr	r0, [r4, #12]
   6c0e0:	ldr	r1, [r4, #16]
   6c0e4:	str	r1, [r4, #12]
   6c0e8:	str	r0, [r4, #16]
   6c0ec:	ldrb	r0, [r4]
   6c0f0:	cmp	r0, #80	; 0x50
   6c0f4:	subcs	r0, r0, #80	; 0x50
   6c0f8:	eorcs	r0, r0, #2
   6c0fc:	addcs	r0, r0, #80	; 0x50
   6c100:	strbcs	r0, [r4]
   6c104:	pop	{r4, sl, fp, pc}
   6c108:	cmp	r0, #0
   6c10c:	bxeq	lr
   6c110:	ldr	r2, [r0, #4]
   6c114:	ldr	r3, [r1, #4]
   6c118:	and	r3, r3, #1
   6c11c:	orr	r2, r2, r3
   6c120:	str	r2, [r0, #4]
   6c124:	ldrh	r1, [r1, #36]	; 0x24
   6c128:	strh	r1, [r0, #36]	; 0x24
   6c12c:	bx	lr
   6c130:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c134:	add	fp, sp, #28
   6c138:	sub	sp, sp, #68	; 0x44
   6c13c:	mov	sl, r1
   6c140:	str	r0, [sp, #40]	; 0x28
   6c144:	ldr	r1, [r1]
   6c148:	ldr	r4, [sl, #20]
   6c14c:	str	r2, [sp, #12]
   6c150:	add	r0, r2, r2, lsl #1
   6c154:	str	r4, [sp, #20]
   6c158:	str	r0, [sp, #28]
   6c15c:	ldr	r0, [r4, r0, lsl #4]!
   6c160:	str	r0, [sp, #24]
   6c164:	str	r1, [sp, #32]
   6c168:	ldr	r0, [r1]
   6c16c:	str	r0, [sp, #16]
   6c170:	ldr	r8, [r0]
   6c174:	mov	r0, r8
   6c178:	mov	r2, #416	; 0x1a0
   6c17c:	mov	r3, #0
   6c180:	bl	19774 <fputs@plt+0x838c>
   6c184:	str	r0, [r4, #12]
   6c188:	str	r0, [sp, #44]	; 0x2c
   6c18c:	cmp	r0, #0
   6c190:	beq	6c788 <fputs@plt+0x5b3a0>
   6c194:	ldr	r0, [sp, #28]
   6c198:	ldr	r1, [sp, #20]
   6c19c:	add	r5, r1, r0, lsl #4
   6c1a0:	ldrh	r0, [r5, #20]
   6c1a4:	orr	r0, r0, #16
   6c1a8:	strh	r0, [r5, #20]
   6c1ac:	ldr	r4, [sp, #44]	; 0x2c
   6c1b0:	add	r0, r4, #24
   6c1b4:	mov	r1, #0
   6c1b8:	mov	r2, #384	; 0x180
   6c1bc:	bl	1119c <memset@plt>
   6c1c0:	mov	r0, r4
   6c1c4:	ldr	r1, [sp, #32]
   6c1c8:	bl	67d10 <fputs@plt+0x56928>
   6c1cc:	mov	r0, r4
   6c1d0:	ldr	r1, [sp, #24]
   6c1d4:	mov	r2, #71	; 0x47
   6c1d8:	bl	67d34 <fputs@plt+0x5694c>
   6c1dc:	ldr	r0, [sp, #40]	; 0x28
   6c1e0:	mov	r1, r4
   6c1e4:	bl	67eec <fputs@plt+0x56b04>
   6c1e8:	ldrb	r0, [r8, #69]	; 0x45
   6c1ec:	cmp	r0, #0
   6c1f0:	bne	6c788 <fputs@plt+0x5b3a0>
   6c1f4:	ldr	r4, [sp, #44]	; 0x2c
   6c1f8:	ldr	r6, [r4, #12]
   6c1fc:	cmp	r6, #0
   6c200:	ble	6c480 <fputs@plt+0x5b098>
   6c204:	str	r5, [sp, #8]
   6c208:	ldr	r0, [sp, #32]
   6c20c:	add	r2, r0, #68	; 0x44
   6c210:	ldr	r9, [r4, #20]
   6c214:	mvn	r7, #0
   6c218:	mvn	r0, #0
   6c21c:	str	r0, [fp, #-40]	; 0xffffffd8
   6c220:	mvn	r3, #0
   6c224:	mvn	r5, #0
   6c228:	str	r8, [sp, #36]	; 0x24
   6c22c:	str	sl, [sp, #48]	; 0x30
   6c230:	str	r2, [fp, #-36]	; 0xffffffdc
   6c234:	b	6c280 <fputs@plt+0x5ae98>
   6c238:	mov	r7, #0
   6c23c:	mov	sl, #0
   6c240:	ldr	r3, [fp, #-44]	; 0xffffffd4
   6c244:	and	r3, r7, r3
   6c248:	ldr	r5, [fp, #-32]	; 0xffffffe0
   6c24c:	and	r5, sl, r5
   6c250:	mov	r0, #0
   6c254:	str	r0, [fp, #-40]	; 0xffffffd8
   6c258:	ldr	sl, [sp, #48]	; 0x30
   6c25c:	ldr	r8, [sp, #36]	; 0x24
   6c260:	mov	r7, #0
   6c264:	ldr	r2, [fp, #-36]	; 0xffffffdc
   6c268:	orrs	r1, r3, r5
   6c26c:	beq	6c458 <fputs@plt+0x5b070>
   6c270:	sub	r6, r6, #1
   6c274:	add	r9, r9, #48	; 0x30
   6c278:	cmp	r6, #0
   6c27c:	ble	6c458 <fputs@plt+0x5b070>
   6c280:	str	r5, [fp, #-32]	; 0xffffffe0
   6c284:	ldrh	r5, [r9, #18]
   6c288:	movw	r0, #511	; 0x1ff
   6c28c:	tst	r5, r0
   6c290:	beq	6c2cc <fputs@plt+0x5aee4>
   6c294:	mov	sl, r3
   6c298:	ldrh	r4, [r9, #20]
   6c29c:	tst	r4, #8
   6c2a0:	bne	6c3bc <fputs@plt+0x5afd4>
   6c2a4:	str	r7, [fp, #-44]	; 0xffffffd4
   6c2a8:	ldr	r1, [r9, #8]
   6c2ac:	mov	r0, r2
   6c2b0:	bl	6bd2c <fputs@plt+0x5a944>
   6c2b4:	mov	r7, r0
   6c2b8:	mov	r8, r1
   6c2bc:	tst	r4, #2
   6c2c0:	bne	6c3c8 <fputs@plt+0x5afe0>
   6c2c4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   6c2c8:	b	6c3f8 <fputs@plt+0x5b010>
   6c2cc:	str	r3, [fp, #-44]	; 0xffffffd4
   6c2d0:	mov	r7, #0
   6c2d4:	mov	r0, r8
   6c2d8:	mov	r2, #408	; 0x198
   6c2dc:	mov	r3, #0
   6c2e0:	bl	20bb8 <fputs@plt+0xf7d0>
   6c2e4:	cmp	r0, #0
   6c2e8:	beq	6c43c <fputs@plt+0x5b054>
   6c2ec:	mov	r4, r0
   6c2f0:	str	r0, [r9, #12]
   6c2f4:	mov	r0, #1024	; 0x400
   6c2f8:	strh	r0, [r9, #18]
   6c2fc:	ldrh	r0, [r9, #20]
   6c300:	orr	r0, r0, #32
   6c304:	strh	r0, [r9, #20]
   6c308:	add	r0, r4, #24
   6c30c:	mov	r1, #0
   6c310:	mov	r2, #384	; 0x180
   6c314:	bl	1119c <memset@plt>
   6c318:	ldr	r1, [sl]
   6c31c:	mov	r0, r4
   6c320:	bl	67d10 <fputs@plt+0x56928>
   6c324:	ldr	r1, [r9]
   6c328:	mov	r0, r4
   6c32c:	mov	r2, #72	; 0x48
   6c330:	bl	67d34 <fputs@plt+0x5694c>
   6c334:	ldr	r0, [sp, #40]	; 0x28
   6c338:	mov	r1, r4
   6c33c:	bl	67eec <fputs@plt+0x56b04>
   6c340:	str	sl, [r4, #4]
   6c344:	ldrb	r0, [r8, #69]	; 0x45
   6c348:	cmp	r0, #0
   6c34c:	mov	r7, #0
   6c350:	mov	sl, #0
   6c354:	bne	6c240 <fputs@plt+0x5ae58>
   6c358:	ldr	r0, [r4, #12]
   6c35c:	cmp	r0, #1
   6c360:	blt	6c238 <fputs@plt+0x5ae50>
   6c364:	ldr	r5, [r4, #12]
   6c368:	ldr	r0, [r4, #20]
   6c36c:	add	r4, r0, #8
   6c370:	mov	r7, #0
   6c374:	mov	sl, #0
   6c378:	mov	r8, #0
   6c37c:	b	6c390 <fputs@plt+0x5afa8>
   6c380:	add	r4, r4, #48	; 0x30
   6c384:	add	r8, r8, #1
   6c388:	cmp	r8, r5
   6c38c:	bge	6c240 <fputs@plt+0x5ae58>
   6c390:	ldr	r0, [r4, #-8]
   6c394:	ldrb	r0, [r0]
   6c398:	bl	6bd88 <fputs@plt+0x5a9a0>
   6c39c:	cmp	r0, #0
   6c3a0:	beq	6c380 <fputs@plt+0x5af98>
   6c3a4:	ldr	r1, [r4]
   6c3a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6c3ac:	bl	6bd2c <fputs@plt+0x5a944>
   6c3b0:	orr	sl, r1, sl
   6c3b4:	orr	r7, r0, r7
   6c3b8:	b	6c380 <fputs@plt+0x5af98>
   6c3bc:	mov	r3, sl
   6c3c0:	ldr	sl, [sp, #48]	; 0x30
   6c3c4:	b	6c44c <fputs@plt+0x5b064>
   6c3c8:	ldr	r0, [sp, #44]	; 0x2c
   6c3cc:	ldr	r0, [r0, #20]
   6c3d0:	ldr	r1, [r9, #4]
   6c3d4:	add	r1, r1, r1, lsl #1
   6c3d8:	add	r0, r0, r1, lsl #4
   6c3dc:	ldr	r1, [r0, #8]
   6c3e0:	ldr	r4, [fp, #-36]	; 0xffffffdc
   6c3e4:	mov	r0, r4
   6c3e8:	bl	6bd2c <fputs@plt+0x5a944>
   6c3ec:	orr	r8, r1, r8
   6c3f0:	orr	r7, r0, r7
   6c3f4:	mov	r2, r4
   6c3f8:	mov	r3, sl
   6c3fc:	ldr	sl, [sp, #48]	; 0x30
   6c400:	and	r3, r7, r3
   6c404:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6c408:	and	r0, r7, r0
   6c40c:	lsl	r1, r5, #30
   6c410:	and	r7, r0, r1, asr #31
   6c414:	ldr	r5, [fp, #-32]	; 0xffffffe0
   6c418:	and	r5, r8, r5
   6c41c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6c420:	and	r0, r8, r0
   6c424:	and	r0, r0, r1, asr #31
   6c428:	str	r0, [fp, #-40]	; 0xffffffd8
   6c42c:	ldr	r8, [sp, #36]	; 0x24
   6c430:	orrs	r1, r3, r5
   6c434:	bne	6c270 <fputs@plt+0x5ae88>
   6c438:	b	6c458 <fputs@plt+0x5b070>
   6c43c:	mov	r0, #0
   6c440:	str	r0, [fp, #-40]	; 0xffffffd8
   6c444:	ldr	r2, [fp, #-36]	; 0xffffffdc
   6c448:	ldr	r3, [fp, #-44]	; 0xffffffd4
   6c44c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   6c450:	orrs	r1, r3, r5
   6c454:	bne	6c270 <fputs@plt+0x5ae88>
   6c458:	ldr	r4, [sp, #44]	; 0x2c
   6c45c:	str	r3, [r4, #408]	; 0x198
   6c460:	str	r5, [r4, #412]	; 0x19c
   6c464:	ldr	r0, [sp, #8]
   6c468:	add	r0, r0, #18
   6c46c:	cmp	r1, #0
   6c470:	bne	6c498 <fputs@plt+0x5b0b0>
   6c474:	mov	r1, #0
   6c478:	strh	r1, [r0]
   6c47c:	b	6c548 <fputs@plt+0x5b160>
   6c480:	mvn	r7, #0
   6c484:	str	r7, [r4, #408]	; 0x198
   6c488:	str	r7, [r4, #412]	; 0x19c
   6c48c:	add	r0, r5, #18
   6c490:	mvn	r1, #0
   6c494:	str	r1, [fp, #-40]	; 0xffffffd8
   6c498:	mov	r1, #512	; 0x200
   6c49c:	strh	r1, [r0]
   6c4a0:	ldr	r0, [r4, #12]
   6c4a4:	cmp	r0, #2
   6c4a8:	bne	6c548 <fputs@plt+0x5b160>
   6c4ac:	str	r7, [fp, #-44]	; 0xffffffd4
   6c4b0:	ldr	r0, [r4, #20]
   6c4b4:	mov	r1, #0
   6c4b8:	bl	6cae4 <fputs@plt+0x5b6fc>
   6c4bc:	cmp	r0, #0
   6c4c0:	beq	6c544 <fputs@plt+0x5b15c>
   6c4c4:	mov	r7, r0
   6c4c8:	mov	r9, #1
   6c4cc:	ldr	r5, [sp, #40]	; 0x28
   6c4d0:	b	6c4f0 <fputs@plt+0x5b108>
   6c4d4:	ldr	r0, [r4, #20]
   6c4d8:	mov	r1, r9
   6c4dc:	bl	6cae4 <fputs@plt+0x5b6fc>
   6c4e0:	mov	r7, r0
   6c4e4:	add	r9, r9, #1
   6c4e8:	cmp	r0, #0
   6c4ec:	beq	6c544 <fputs@plt+0x5b15c>
   6c4f0:	ldr	r0, [r4, #20]
   6c4f4:	add	r0, r0, #48	; 0x30
   6c4f8:	mov	r1, #0
   6c4fc:	bl	6cae4 <fputs@plt+0x5b6fc>
   6c500:	cmp	r0, #0
   6c504:	beq	6c4d4 <fputs@plt+0x5b0ec>
   6c508:	mov	r3, r0
   6c50c:	mov	r6, #1
   6c510:	mov	r0, r5
   6c514:	mov	r1, sl
   6c518:	mov	r2, r7
   6c51c:	bl	6cb20 <fputs@plt+0x5b738>
   6c520:	ldr	r0, [r4, #20]
   6c524:	add	r0, r0, #48	; 0x30
   6c528:	mov	r1, r6
   6c52c:	bl	6cae4 <fputs@plt+0x5b6fc>
   6c530:	mov	r3, r0
   6c534:	add	r6, r6, #1
   6c538:	cmp	r0, #0
   6c53c:	bne	6c510 <fputs@plt+0x5b128>
   6c540:	b	6c4d4 <fputs@plt+0x5b0ec>
   6c544:	ldr	r7, [fp, #-44]	; 0xffffffd4
   6c548:	str	r7, [fp, #-44]	; 0xffffffd4
   6c54c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6c550:	orrs	r0, r7, r0
   6c554:	beq	6c788 <fputs@plt+0x5b3a0>
   6c558:	ldr	r0, [sp, #32]
   6c55c:	add	r0, r0, #68	; 0x44
   6c560:	str	r0, [fp, #-32]	; 0xffffffe0
   6c564:	mvn	r5, #0
   6c568:	mov	r0, #0
   6c56c:	str	r0, [fp, #-36]	; 0xffffffdc
   6c570:	ldr	r0, [sp, #44]	; 0x2c
   6c574:	ldr	r9, [r0, #12]
   6c578:	cmp	r9, #1
   6c57c:	blt	6c788 <fputs@plt+0x5b3a0>
   6c580:	ldr	r0, [sp, #44]	; 0x2c
   6c584:	ldr	r6, [r0, #20]
   6c588:	add	r4, r6, #20
   6c58c:	b	6c5a4 <fputs@plt+0x5b1bc>
   6c590:	sub	r9, r9, #1
   6c594:	add	r4, r4, #48	; 0x30
   6c598:	add	r6, r6, #48	; 0x30
   6c59c:	cmp	r9, #0
   6c5a0:	ble	6c788 <fputs@plt+0x5b3a0>
   6c5a4:	ldrh	r0, [r6, #20]
   6c5a8:	bic	r0, r0, #64	; 0x40
   6c5ac:	strh	r0, [r6, #20]
   6c5b0:	ldr	r7, [r6, #8]
   6c5b4:	cmp	r7, r5
   6c5b8:	beq	6c590 <fputs@plt+0x5b1a8>
   6c5bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6c5c0:	mov	r1, r7
   6c5c4:	bl	6bd2c <fputs@plt+0x5a944>
   6c5c8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   6c5cc:	and	r1, r1, r2
   6c5d0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   6c5d4:	and	r0, r0, r2
   6c5d8:	orrs	r0, r0, r1
   6c5dc:	beq	6c590 <fputs@plt+0x5b1a8>
   6c5e0:	ldr	r5, [r6, #12]
   6c5e4:	b	6c604 <fputs@plt+0x5b21c>
   6c5e8:	ldrh	r0, [r4]
   6c5ec:	bic	r0, r0, #64	; 0x40
   6c5f0:	strh	r0, [r4]
   6c5f4:	add	r4, r4, #48	; 0x30
   6c5f8:	sub	r9, r9, #1
   6c5fc:	cmp	r9, #0
   6c600:	ble	6c66c <fputs@plt+0x5b284>
   6c604:	ldr	r0, [r4, #-12]
   6c608:	cmp	r0, r7
   6c60c:	bne	6c5e8 <fputs@plt+0x5b200>
   6c610:	ldr	r0, [r4, #-8]
   6c614:	cmp	r0, r5
   6c618:	bne	6c650 <fputs@plt+0x5b268>
   6c61c:	ldr	r0, [r4, #-20]	; 0xffffffec
   6c620:	ldr	r0, [r0, #16]
   6c624:	bl	5b550 <fputs@plt+0x4a168>
   6c628:	mov	r6, r0
   6c62c:	ldr	r0, [r4, #-20]	; 0xffffffec
   6c630:	ldr	r0, [r0, #12]
   6c634:	bl	5b550 <fputs@plt+0x4a168>
   6c638:	cmp	r6, #0
   6c63c:	cmpne	r6, r0
   6c640:	bne	6c650 <fputs@plt+0x5b268>
   6c644:	ldrh	r0, [r4]
   6c648:	orr	r0, r0, #64	; 0x40
   6c64c:	b	6c5f0 <fputs@plt+0x5b208>
   6c650:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6c654:	add	r0, r0, #1
   6c658:	str	r0, [fp, #-36]	; 0xffffffdc
   6c65c:	cmp	r0, #2
   6c660:	mov	r5, r7
   6c664:	bcc	6c570 <fputs@plt+0x5b188>
   6c668:	b	6c788 <fputs@plt+0x5b3a0>
   6c66c:	ldr	r0, [sp, #44]	; 0x2c
   6c670:	ldr	r7, [r0, #12]
   6c674:	mov	r9, #0
   6c678:	cmp	r7, #1
   6c67c:	blt	6c6e8 <fputs@plt+0x5b300>
   6c680:	ldr	r0, [r0, #20]
   6c684:	add	r6, r0, #20
   6c688:	mov	r1, #0
   6c68c:	mov	r4, #0
   6c690:	b	6c6a0 <fputs@plt+0x5b2b8>
   6c694:	add	r6, r6, #48	; 0x30
   6c698:	cmp	r7, #0
   6c69c:	ble	6c6f0 <fputs@plt+0x5b308>
   6c6a0:	ldrb	r0, [r6]
   6c6a4:	sub	r7, r7, #1
   6c6a8:	tst	r0, #64	; 0x40
   6c6ac:	beq	6c694 <fputs@plt+0x5b2ac>
   6c6b0:	ldr	r0, [r6, #-20]	; 0xffffffec
   6c6b4:	ldr	r1, [r0, #16]
   6c6b8:	mov	r0, r8
   6c6bc:	mov	r2, #0
   6c6c0:	bl	5ab94 <fputs@plt+0x497ac>
   6c6c4:	mov	r2, r0
   6c6c8:	ldr	r0, [sp, #32]
   6c6cc:	ldr	r0, [r0]
   6c6d0:	mov	r1, r4
   6c6d4:	bl	4e654 <fputs@plt+0x3d26c>
   6c6d8:	mov	r4, r0
   6c6dc:	ldr	r0, [r6, #-20]	; 0xffffffec
   6c6e0:	ldr	r1, [r0, #12]
   6c6e4:	b	6c694 <fputs@plt+0x5b2ac>
   6c6e8:	mov	r4, #0
   6c6ec:	mov	r1, #0
   6c6f0:	mov	r0, r8
   6c6f4:	mov	r2, #0
   6c6f8:	bl	5ab94 <fputs@plt+0x497ac>
   6c6fc:	mov	r2, r0
   6c700:	str	r9, [sp]
   6c704:	ldr	r0, [sp, #16]
   6c708:	mov	r1, #75	; 0x4b
   6c70c:	mov	r3, #0
   6c710:	bl	4b430 <fputs@plt+0x3a048>
   6c714:	cmp	r0, #0
   6c718:	beq	6c768 <fputs@plt+0x5b380>
   6c71c:	mov	r6, r0
   6c720:	ldr	r1, [sp, #24]
   6c724:	bl	6c108 <fputs@plt+0x5ad20>
   6c728:	str	r4, [r6, #20]
   6c72c:	mov	r0, sl
   6c730:	mov	r1, r6
   6c734:	mov	r2, #3
   6c738:	bl	6b158 <fputs@plt+0x59d70>
   6c73c:	mov	r4, r0
   6c740:	ldr	r0, [sp, #40]	; 0x28
   6c744:	mov	r1, sl
   6c748:	mov	r2, r4
   6c74c:	bl	6b2a8 <fputs@plt+0x59ec0>
   6c750:	ldr	r5, [sl, #20]
   6c754:	mov	r0, sl
   6c758:	mov	r1, r4
   6c75c:	ldr	r2, [sp, #12]
   6c760:	bl	6bf68 <fputs@plt+0x5ab80>
   6c764:	b	6c778 <fputs@plt+0x5b390>
   6c768:	mov	r0, r8
   6c76c:	mov	r1, r4
   6c770:	bl	445f8 <fputs@plt+0x33210>
   6c774:	ldr	r5, [sp, #20]
   6c778:	ldr	r0, [sp, #28]
   6c77c:	add	r0, r5, r0, lsl #4
   6c780:	mov	r1, #4096	; 0x1000
   6c784:	strh	r1, [r0, #18]
   6c788:	sub	sp, fp, #28
   6c78c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c790:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c794:	add	fp, sp, #28
   6c798:	sub	sp, sp, #12
   6c79c:	mov	r9, r3
   6c7a0:	mov	sl, r2
   6c7a4:	mov	r6, r1
   6c7a8:	mov	r8, r0
   6c7ac:	ldr	r7, [r0]
   6c7b0:	ldr	r2, [fp, #8]
   6c7b4:	add	r3, sp, #9
   6c7b8:	mov	r0, r7
   6c7bc:	bl	6cc1c <fputs@plt+0x5b834>
   6c7c0:	mov	r4, #0
   6c7c4:	cmp	r0, #0
   6c7c8:	beq	6ca28 <fputs@plt+0x5b640>
   6c7cc:	ldr	r5, [r6, #20]
   6c7d0:	ldr	r0, [r5, #4]
   6c7d4:	ldr	r6, [r0, #20]
   6c7d8:	ldrb	r0, [r6]
   6c7dc:	cmp	r0, #152	; 0x98
   6c7e0:	bne	6ca28 <fputs@plt+0x5b640>
   6c7e4:	mov	r0, r6
   6c7e8:	bl	5b550 <fputs@plt+0x4a168>
   6c7ec:	cmp	r0, #66	; 0x42
   6c7f0:	bne	6ca28 <fputs@plt+0x5b640>
   6c7f4:	ldr	r0, [r6, #44]	; 0x2c
   6c7f8:	ldrb	r0, [r0, #42]	; 0x2a
   6c7fc:	tst	r0, #16
   6c800:	bne	6ca28 <fputs@plt+0x5b640>
   6c804:	ldr	r0, [r5, #4]
   6c808:	ldr	r0, [r0]
   6c80c:	bl	5a40c <fputs@plt+0x49024>
   6c810:	mov	r5, r0
   6c814:	ldrb	r0, [r0]
   6c818:	cmp	r0, #135	; 0x87
   6c81c:	bne	6c87c <fputs@plt+0x5b494>
   6c820:	stm	sp, {r0, r5}
   6c824:	ldrsh	r5, [r5, #32]
   6c828:	ldr	r0, [r8, #480]	; 0x1e0
   6c82c:	mov	r1, r5
   6c830:	bl	6ccb4 <fputs@plt+0x5b8cc>
   6c834:	mov	r6, r0
   6c838:	mov	r4, #0
   6c83c:	cmp	r0, #0
   6c840:	beq	6c860 <fputs@plt+0x5b478>
   6c844:	mov	r0, r6
   6c848:	bl	18954 <fputs@plt+0x756c>
   6c84c:	cmp	r0, #3
   6c850:	bne	6c860 <fputs@plt+0x5b478>
   6c854:	mov	r0, r6
   6c858:	bl	18740 <fputs@plt+0x7358>
   6c85c:	mov	r4, r0
   6c860:	ldr	r0, [r8, #8]
   6c864:	mov	r1, r5
   6c868:	bl	6cd18 <fputs@plt+0x5b930>
   6c86c:	ldr	r5, [sp, #4]
   6c870:	cmp	r4, #0
   6c874:	bne	6c8a0 <fputs@plt+0x5b4b8>
   6c878:	b	6c930 <fputs@plt+0x5b548>
   6c87c:	mov	r6, #0
   6c880:	cmp	r0, #97	; 0x61
   6c884:	mov	r4, #0
   6c888:	bne	6ca18 <fputs@plt+0x5b630>
   6c88c:	str	r0, [sp]
   6c890:	ldr	r4, [r5, #8]
   6c894:	mov	r6, #0
   6c898:	cmp	r4, #0
   6c89c:	beq	6c930 <fputs@plt+0x5b548>
   6c8a0:	ldrb	r3, [r4]
   6c8a4:	cmp	r3, #0
   6c8a8:	beq	6c930 <fputs@plt+0x5b548>
   6c8ac:	ldrb	r0, [sp, #9]
   6c8b0:	subs	r0, r3, r0
   6c8b4:	beq	6c930 <fputs@plt+0x5b548>
   6c8b8:	clz	r0, r0
   6c8bc:	lsr	r0, r0, #5
   6c8c0:	ldrb	r1, [sp, #10]
   6c8c4:	cmp	r3, r1
   6c8c8:	str	r6, [sp, #4]
   6c8cc:	beq	6c938 <fputs@plt+0x5b550>
   6c8d0:	ldrb	r2, [sp, #11]
   6c8d4:	cmp	r3, r2
   6c8d8:	mov	r6, #0
   6c8dc:	beq	6c93c <fputs@plt+0x5b554>
   6c8e0:	mov	ip, r5
   6c8e4:	ldrb	r3, [sp, #9]
   6c8e8:	mov	r6, #1
   6c8ec:	ldrb	r5, [r4, r6]
   6c8f0:	sub	r0, r5, r3
   6c8f4:	clz	r0, r0
   6c8f8:	lsr	r0, r0, #5
   6c8fc:	cmp	r5, #0
   6c900:	beq	6ca34 <fputs@plt+0x5b64c>
   6c904:	cmp	r5, r3
   6c908:	beq	6ca34 <fputs@plt+0x5b64c>
   6c90c:	add	r6, r6, #1
   6c910:	cmp	r5, r1
   6c914:	cmpne	r5, r2
   6c918:	bne	6c8ec <fputs@plt+0x5b504>
   6c91c:	sub	r6, r6, #1
   6c920:	mov	r5, ip
   6c924:	cmp	r6, #0
   6c928:	bne	6c944 <fputs@plt+0x5b55c>
   6c92c:	b	6ca10 <fputs@plt+0x5b628>
   6c930:	mov	r4, #0
   6c934:	b	6ca18 <fputs@plt+0x5b630>
   6c938:	mov	r6, #0
   6c93c:	cmp	r6, #0
   6c940:	beq	6ca10 <fputs@plt+0x5b628>
   6c944:	add	r1, r6, r4
   6c948:	ldrb	r2, [r1, #-1]
   6c94c:	cmp	r2, #255	; 0xff
   6c950:	beq	6ca10 <fputs@plt+0x5b628>
   6c954:	mov	r2, #0
   6c958:	cmp	r0, #0
   6c95c:	beq	6c96c <fputs@plt+0x5b584>
   6c960:	ldrb	r0, [r1, #1]
   6c964:	clz	r0, r0
   6c968:	lsr	r2, r0, #5
   6c96c:	str	r2, [r9]
   6c970:	mov	r0, r7
   6c974:	mov	r1, #97	; 0x61
   6c978:	mov	r2, r4
   6c97c:	bl	4e7e0 <fputs@plt+0x3d3f8>
   6c980:	cmp	r0, #0
   6c984:	ldrne	r1, [r0, #8]
   6c988:	movne	r2, #0
   6c98c:	strbne	r2, [r1, r6]
   6c990:	str	r0, [sl]
   6c994:	ldr	r0, [sp]
   6c998:	cmp	r0, #135	; 0x87
   6c99c:	bne	6ca14 <fputs@plt+0x5b62c>
   6c9a0:	ldrsh	r1, [r5, #32]
   6c9a4:	ldr	r7, [r8, #8]
   6c9a8:	mov	r0, r7
   6c9ac:	bl	6cd18 <fputs@plt+0x5b930>
   6c9b0:	ldr	r0, [r9]
   6c9b4:	cmp	r0, #0
   6c9b8:	ldr	r6, [sp, #4]
   6c9bc:	beq	6ca18 <fputs@plt+0x5b630>
   6c9c0:	ldr	r0, [r5, #8]
   6c9c4:	ldrb	r0, [r0, #1]
   6c9c8:	cmp	r0, #0
   6c9cc:	beq	6ca18 <fputs@plt+0x5b630>
   6c9d0:	mov	r0, r8
   6c9d4:	bl	596e0 <fputs@plt+0x482f8>
   6c9d8:	mov	r1, r5
   6c9dc:	mov	r5, r0
   6c9e0:	mov	r0, r8
   6c9e4:	mov	r2, r5
   6c9e8:	bl	5724c <fputs@plt+0x45e64>
   6c9ec:	mov	r0, r7
   6c9f0:	bl	5b7a4 <fputs@plt+0x4a3bc>
   6c9f4:	sub	r1, r0, #1
   6c9f8:	mov	r0, r7
   6c9fc:	bl	6cd40 <fputs@plt+0x5b958>
   6ca00:	mov	r0, r8
   6ca04:	mov	r1, r5
   6ca08:	bl	5971c <fputs@plt+0x48334>
   6ca0c:	b	6ca18 <fputs@plt+0x5b630>
   6ca10:	mov	r4, #0
   6ca14:	ldr	r6, [sp, #4]
   6ca18:	mov	r0, r6
   6ca1c:	bl	18ac4 <fputs@plt+0x76dc>
   6ca20:	cmp	r4, #0
   6ca24:	movwne	r4, #1
   6ca28:	mov	r0, r4
   6ca2c:	sub	sp, fp, #28
   6ca30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ca34:	mov	r5, ip
   6ca38:	b	6c944 <fputs@plt+0x5b55c>
   6ca3c:	push	{r4, r5, r6, r7, fp, lr}
   6ca40:	add	fp, sp, #16
   6ca44:	mov	r4, r1
   6ca48:	mov	r1, r0
   6ca4c:	ldrb	r2, [r0]
   6ca50:	mov	r0, #0
   6ca54:	cmp	r2, #151	; 0x97
   6ca58:	bne	6cacc <fputs@plt+0x5b6e4>
   6ca5c:	ldr	r2, [r1, #20]
   6ca60:	cmp	r2, #0
   6ca64:	beq	6cacc <fputs@plt+0x5b6e4>
   6ca68:	ldr	r3, [r2]
   6ca6c:	cmp	r3, #2
   6ca70:	bne	6cacc <fputs@plt+0x5b6e4>
   6ca74:	ldr	r2, [r2, #4]
   6ca78:	ldr	r2, [r2, #20]
   6ca7c:	ldrb	r3, [r2]
   6ca80:	cmp	r3, #152	; 0x98
   6ca84:	bne	6cacc <fputs@plt+0x5b6e4>
   6ca88:	ldr	r2, [r2, #44]	; 0x2c
   6ca8c:	ldrb	r2, [r2, #42]	; 0x2a
   6ca90:	tst	r2, #16
   6ca94:	beq	6cacc <fputs@plt+0x5b6e4>
   6ca98:	ldr	r5, [r1, #8]
   6ca9c:	mov	r6, #0
   6caa0:	movw	r7, #16892	; 0x41fc
   6caa4:	movt	r7, #8
   6caa8:	ldr	r1, [r7, r6, lsl #3]
   6caac:	mov	r0, r5
   6cab0:	bl	15bb4 <fputs@plt+0x47cc>
   6cab4:	cmp	r0, #0
   6cab8:	beq	6cad0 <fputs@plt+0x5b6e8>
   6cabc:	add	r6, r6, #1
   6cac0:	mov	r0, #0
   6cac4:	cmp	r6, #4
   6cac8:	bne	6caa8 <fputs@plt+0x5b6c0>
   6cacc:	pop	{r4, r5, r6, r7, fp, pc}
   6cad0:	add	r0, r7, r6, lsl #3
   6cad4:	ldrb	r0, [r0, #4]
   6cad8:	strb	r0, [r4]
   6cadc:	mov	r0, #1
   6cae0:	pop	{r4, r5, r6, r7, fp, pc}
   6cae4:	ldrh	r2, [r0, #18]
   6cae8:	cmp	r2, #1024	; 0x400
   6caec:	bne	6cb14 <fputs@plt+0x5b72c>
   6caf0:	ldr	r2, [r0, #12]
   6caf4:	ldr	r3, [r2, #12]
   6caf8:	mov	r0, #0
   6cafc:	cmp	r3, r1
   6cb00:	bxle	lr
   6cb04:	ldr	r0, [r2, #20]
   6cb08:	add	r1, r1, r1, lsl #1
   6cb0c:	add	r0, r0, r1, lsl #4
   6cb10:	bx	lr
   6cb14:	cmp	r1, #0
   6cb18:	movne	r0, #0
   6cb1c:	bx	lr
   6cb20:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6cb24:	add	fp, sp, #24
   6cb28:	mov	r8, r0
   6cb2c:	ldrh	r0, [r2, #18]
   6cb30:	tst	r0, #62	; 0x3e
   6cb34:	movne	r4, r1
   6cb38:	ldrhne	r1, [r3, #18]
   6cb3c:	andsne	r7, r1, #62	; 0x3e
   6cb40:	bne	6cb48 <fputs@plt+0x5b760>
   6cb44:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6cb48:	orr	r7, r1, r0
   6cb4c:	and	r0, r7, #26
   6cb50:	cmp	r0, r7
   6cb54:	andne	r0, r7, #38	; 0x26
   6cb58:	cmpne	r0, r7
   6cb5c:	bne	6cb44 <fputs@plt+0x5b75c>
   6cb60:	ldr	r5, [r3]
   6cb64:	ldr	r1, [r5, #12]
   6cb68:	ldr	r6, [r2]
   6cb6c:	ldr	r0, [r6, #12]
   6cb70:	mvn	r2, #0
   6cb74:	bl	5a460 <fputs@plt+0x49078>
   6cb78:	cmp	r0, #0
   6cb7c:	bne	6cb44 <fputs@plt+0x5b75c>
   6cb80:	ldr	r1, [r5, #16]
   6cb84:	ldr	r0, [r6, #16]
   6cb88:	mvn	r2, #0
   6cb8c:	bl	5a460 <fputs@plt+0x49078>
   6cb90:	cmp	r0, #0
   6cb94:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   6cb98:	sub	r0, r7, #1
   6cb9c:	tst	r0, r7
   6cba0:	beq	6cbb4 <fputs@plt+0x5b7cc>
   6cba4:	mov	r5, #8
   6cba8:	tst	r7, #24
   6cbac:	movweq	r5, #32
   6cbb0:	b	6cbb8 <fputs@plt+0x5b7d0>
   6cbb4:	mov	r5, r7
   6cbb8:	ldr	r0, [r4]
   6cbbc:	ldr	r0, [r0]
   6cbc0:	ldr	r0, [r0]
   6cbc4:	mov	r1, r6
   6cbc8:	mov	r2, #0
   6cbcc:	bl	5ab94 <fputs@plt+0x497ac>
   6cbd0:	cmp	r0, #0
   6cbd4:	beq	6cb44 <fputs@plt+0x5b75c>
   6cbd8:	mov	r1, r0
   6cbdc:	mov	r2, #78	; 0x4e
   6cbe0:	mov	r0, #2
   6cbe4:	add	r3, r2, #1
   6cbe8:	sub	r2, r2, #78	; 0x4e
   6cbec:	cmp	r5, r0, lsl r2
   6cbf0:	mov	r2, r3
   6cbf4:	bne	6cbe4 <fputs@plt+0x5b7fc>
   6cbf8:	strb	r3, [r1]
   6cbfc:	mov	r0, r4
   6cc00:	mov	r2, #3
   6cc04:	bl	6b158 <fputs@plt+0x59d70>
   6cc08:	mov	r2, r0
   6cc0c:	mov	r0, r8
   6cc10:	mov	r1, r4
   6cc14:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   6cc18:	b	6b2a8 <fputs@plt+0x59ec0>
   6cc1c:	push	{r4, r5, r6, sl, fp, lr}
   6cc20:	add	fp, sp, #16
   6cc24:	sub	sp, sp, #8
   6cc28:	mov	r4, r2
   6cc2c:	ldrb	r2, [r1]
   6cc30:	mov	r5, #0
   6cc34:	cmp	r2, #151	; 0x97
   6cc38:	bne	6cca8 <fputs@plt+0x5b8c0>
   6cc3c:	ldr	r2, [r1, #20]
   6cc40:	cmp	r2, #0
   6cc44:	beq	6cca8 <fputs@plt+0x5b8c0>
   6cc48:	ldr	r2, [r2]
   6cc4c:	cmp	r2, #2
   6cc50:	bne	6cca8 <fputs@plt+0x5b8c0>
   6cc54:	mov	r6, r3
   6cc58:	ldr	r1, [r1, #8]
   6cc5c:	mov	r5, #0
   6cc60:	str	r5, [sp]
   6cc64:	mov	r2, #2
   6cc68:	mov	r3, #1
   6cc6c:	bl	1e544 <fputs@plt+0xd15c>
   6cc70:	cmp	r0, #0
   6cc74:	beq	6cca8 <fputs@plt+0x5b8c0>
   6cc78:	ldrb	r1, [r0, #2]
   6cc7c:	tst	r1, #4
   6cc80:	beq	6cca8 <fputs@plt+0x5b8c0>
   6cc84:	ldr	r1, [r0, #4]
   6cc88:	ldrb	r2, [r1, #2]
   6cc8c:	strb	r2, [r6, #2]
   6cc90:	ldrh	r1, [r1]
   6cc94:	strh	r1, [r6]
   6cc98:	ldrh	r0, [r0, #2]
   6cc9c:	mov	r5, #1
   6cca0:	bic	r0, r5, r0, lsr #3
   6cca4:	str	r0, [r4]
   6cca8:	mov	r0, r5
   6ccac:	sub	sp, fp, #16
   6ccb0:	pop	{r4, r5, r6, sl, fp, pc}
   6ccb4:	push	{r4, r5, r6, sl, fp, lr}
   6ccb8:	add	fp, sp, #16
   6ccbc:	mov	r4, #0
   6ccc0:	cmp	r0, #0
   6ccc4:	beq	6cd10 <fputs@plt+0x5b928>
   6ccc8:	ldr	r2, [r0, #60]	; 0x3c
   6cccc:	add	r1, r1, r1, lsl #2
   6ccd0:	add	r6, r2, r1, lsl #3
   6ccd4:	ldrb	r1, [r6, #-32]	; 0xffffffe0
   6ccd8:	tst	r1, #1
   6ccdc:	bne	6cd10 <fputs@plt+0x5b928>
   6cce0:	ldr	r0, [r0]
   6cce4:	bl	1d304 <fputs@plt+0xbf1c>
   6cce8:	cmp	r0, #0
   6ccec:	beq	6cd10 <fputs@plt+0x5b928>
   6ccf0:	mov	r5, r0
   6ccf4:	sub	r1, r6, #40	; 0x28
   6ccf8:	bl	18f64 <fputs@plt+0x7b7c>
   6ccfc:	mov	r0, r5
   6cd00:	mov	r1, #65	; 0x41
   6cd04:	mov	r2, #1
   6cd08:	bl	3cd98 <fputs@plt+0x2b9b0>
   6cd0c:	mov	r4, r5
   6cd10:	mov	r0, r4
   6cd14:	pop	{r4, r5, r6, sl, fp, pc}
   6cd18:	cmp	r1, #33	; 0x21
   6cd1c:	mvnge	r1, #0
   6cd20:	strge	r1, [r0, #188]	; 0xbc
   6cd24:	bxge	lr
   6cd28:	ldr	r2, [r0, #188]	; 0xbc
   6cd2c:	sub	r1, r1, #1
   6cd30:	mov	r3, #1
   6cd34:	orr	r1, r2, r3, lsl r1
   6cd38:	str	r1, [r0, #188]	; 0xbc
   6cd3c:	bx	lr
   6cd40:	push	{fp, lr}
   6cd44:	mov	fp, sp
   6cd48:	bl	56b3c <fputs@plt+0x45754>
   6cd4c:	mov	r1, #0
   6cd50:	str	r1, [r0, #12]
   6cd54:	pop	{fp, pc}
   6cd58:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6cd5c:	add	fp, sp, #24
   6cd60:	sub	sp, sp, #104	; 0x68
   6cd64:	mov	r3, r2
   6cd68:	mov	r2, r1
   6cd6c:	mov	r1, r0
   6cd70:	ldr	r0, [fp, #20]
   6cd74:	str	r0, [sp, #4]
   6cd78:	ldr	r4, [fp, #16]
   6cd7c:	str	r4, [sp]
   6cd80:	add	r0, sp, #8
   6cd84:	bl	6cf14 <fputs@plt+0x5bb2c>
   6cd88:	cmp	r0, #0
   6cd8c:	beq	6cdf0 <fputs@plt+0x5ba08>
   6cd90:	and	r8, r4, #130	; 0x82
   6cd94:	ldr	r9, [fp, #12]
   6cd98:	ldr	r6, [fp, #8]
   6cd9c:	mov	r4, #0
   6cda0:	add	r5, sp, #8
   6cda4:	b	6cdc0 <fputs@plt+0x5b9d8>
   6cda8:	cmp	r4, #0
   6cdac:	moveq	r4, r0
   6cdb0:	mov	r0, r5
   6cdb4:	bl	6cfe4 <fputs@plt+0x5bbfc>
   6cdb8:	cmp	r0, #0
   6cdbc:	beq	6cdf4 <fputs@plt+0x5ba0c>
   6cdc0:	ldrd	r2, [r0, #32]
   6cdc4:	and	r1, r3, r9
   6cdc8:	and	r7, r2, r6
   6cdcc:	orrs	r1, r7, r1
   6cdd0:	bne	6cdb0 <fputs@plt+0x5b9c8>
   6cdd4:	orrs	r1, r2, r3
   6cdd8:	bne	6cda8 <fputs@plt+0x5b9c0>
   6cddc:	ldrh	r1, [r0, #18]
   6cde0:	tst	r8, r1
   6cde4:	beq	6cda8 <fputs@plt+0x5b9c0>
   6cde8:	mov	r4, r0
   6cdec:	b	6cdf4 <fputs@plt+0x5ba0c>
   6cdf0:	mov	r4, #0
   6cdf4:	mov	r0, r4
   6cdf8:	sub	sp, fp, #24
   6cdfc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6ce00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ce04:	add	fp, sp, #28
   6ce08:	sub	sp, sp, #12
   6ce0c:	str	r0, [sp, #8]
   6ce10:	ldr	r0, [r1]
   6ce14:	mvn	sl, #0
   6ce18:	cmp	r0, #1
   6ce1c:	blt	6cecc <fputs@plt+0x5bae4>
   6ce20:	mov	r5, r3
   6ce24:	mov	r6, r2
   6ce28:	mov	r7, r1
   6ce2c:	ldr	r0, [r3, #32]
   6ce30:	ldr	r8, [fp, #8]
   6ce34:	ldr	r0, [r0, r8, lsl #2]
   6ce38:	str	r0, [sp, #4]
   6ce3c:	mov	r9, #0
   6ce40:	mov	sl, #0
   6ce44:	b	6ce5c <fputs@plt+0x5ba74>
   6ce48:	add	r9, r9, #20
   6ce4c:	add	sl, sl, #1
   6ce50:	ldr	r0, [r7]
   6ce54:	cmp	sl, r0
   6ce58:	bge	6cec8 <fputs@plt+0x5bae0>
   6ce5c:	ldr	r0, [r7, #4]
   6ce60:	ldr	r4, [r0, r9]
   6ce64:	mov	r0, r4
   6ce68:	bl	5a40c <fputs@plt+0x49024>
   6ce6c:	ldrb	r1, [r0]
   6ce70:	cmp	r1, #152	; 0x98
   6ce74:	bne	6ce48 <fputs@plt+0x5ba60>
   6ce78:	ldr	r1, [r5, #4]
   6ce7c:	add	r1, r1, r8, lsl #1
   6ce80:	ldrh	r1, [r1]
   6ce84:	ldrh	r2, [r0, #32]
   6ce88:	cmp	r2, r1
   6ce8c:	bne	6ce48 <fputs@plt+0x5ba60>
   6ce90:	ldr	r0, [r0, #28]
   6ce94:	cmp	r0, r6
   6ce98:	bne	6ce48 <fputs@plt+0x5ba60>
   6ce9c:	ldr	r0, [sp, #8]
   6cea0:	mov	r1, r4
   6cea4:	bl	58934 <fputs@plt+0x4754c>
   6cea8:	cmp	r0, #0
   6ceac:	beq	6ce48 <fputs@plt+0x5ba60>
   6ceb0:	ldr	r0, [r0]
   6ceb4:	ldr	r1, [sp, #4]
   6ceb8:	bl	15bb4 <fputs@plt+0x47cc>
   6cebc:	cmp	r0, #0
   6cec0:	bne	6ce48 <fputs@plt+0x5ba60>
   6cec4:	b	6cecc <fputs@plt+0x5bae4>
   6cec8:	mvn	sl, #0
   6cecc:	mov	r0, sl
   6ced0:	sub	sp, fp, #28
   6ced4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ced8:	ldr	r2, [r0, #4]
   6cedc:	add	r1, r2, r1, lsl #1
   6cee0:	ldrsh	r1, [r1]
   6cee4:	cmp	r1, #0
   6cee8:	bmi	6cf00 <fputs@plt+0x5bb18>
   6ceec:	ldr	r0, [r0, #12]
   6cef0:	ldr	r0, [r0, #4]
   6cef4:	add	r0, r0, r1, lsl #4
   6cef8:	ldrb	r0, [r0, #12]
   6cefc:	bx	lr
   6cf00:	mvn	r0, #0
   6cf04:	sub	r0, r1, r0
   6cf08:	clz	r0, r0
   6cf0c:	lsr	r0, r0, #5
   6cf10:	bx	lr
   6cf14:	push	{r4, r5, r6, r7, fp, lr}
   6cf18:	add	fp, sp, #16
   6cf1c:	mov	ip, #0
   6cf20:	str	ip, [r0, #12]
   6cf24:	str	r1, [r0]
   6cf28:	str	r1, [r0, #4]
   6cf2c:	ldr	r1, [fp, #12]
   6cf30:	ldr	lr, [fp, #8]
   6cf34:	cmp	r1, #0
   6cf38:	beq	6cfb4 <fputs@plt+0x5bbcc>
   6cf3c:	ldr	r4, [r1, #4]
   6cf40:	add	r4, r4, r3, lsl #1
   6cf44:	ldrh	r4, [r4]
   6cf48:	mvn	r5, #0
   6cf4c:	movw	r6, #65534	; 0xfffe
   6cf50:	cmp	r4, r6
   6cf54:	bne	6cf6c <fputs@plt+0x5bb84>
   6cf58:	ldr	r6, [r1, #40]	; 0x28
   6cf5c:	ldr	r6, [r6, #4]
   6cf60:	add	r7, r3, r3, lsl #2
   6cf64:	ldr	r6, [r6, r7, lsl #2]
   6cf68:	str	r6, [r0, #12]
   6cf6c:	ldr	r6, [r1, #12]
   6cf70:	ldrh	r6, [r6, #32]
   6cf74:	cmp	r4, r6
   6cf78:	moveq	r4, r5
   6cf7c:	sxth	r4, r4
   6cf80:	cmp	r1, #0
   6cf84:	beq	6cfb8 <fputs@plt+0x5bbd0>
   6cf88:	cmp	r4, r5
   6cf8c:	ble	6cfb8 <fputs@plt+0x5bbd0>
   6cf90:	ldr	r7, [r1, #12]
   6cf94:	ldr	r7, [r7, #4]
   6cf98:	add	r7, r7, r4, lsl #4
   6cf9c:	ldrb	r7, [r7, #13]
   6cfa0:	strb	r7, [r0, #16]
   6cfa4:	ldr	r1, [r1, #32]
   6cfa8:	ldr	r1, [r1, r3, lsl #2]
   6cfac:	str	r1, [r0, #8]
   6cfb0:	b	6cfc0 <fputs@plt+0x5bbd8>
   6cfb4:	mov	r4, r3
   6cfb8:	str	ip, [r0, #8]
   6cfbc:	strb	ip, [r0, #16]
   6cfc0:	strh	r4, [r0, #72]	; 0x48
   6cfc4:	mov	r1, #0
   6cfc8:	str	lr, [r0, #20]
   6cfcc:	str	r1, [r0, #24]
   6cfd0:	str	r2, [r0, #28]
   6cfd4:	movw	r1, #257	; 0x101
   6cfd8:	strh	r1, [r0, #17]
   6cfdc:	pop	{r4, r5, r6, r7, fp, lr}
   6cfe0:	b	6cfe4 <fputs@plt+0x5bbfc>
   6cfe4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6cfe8:	add	fp, sp, #28
   6cfec:	sub	sp, sp, #28
   6cff0:	mov	r4, r0
   6cff4:	ldrb	r1, [r0, #17]
   6cff8:	ldrb	r0, [r0, #18]
   6cffc:	cmp	r0, r1
   6d000:	bls	6d00c <fputs@plt+0x5bc24>
   6d004:	mov	r6, #0
   6d008:	b	6d2e0 <fputs@plt+0x5bef8>
   6d00c:	add	r1, r4, #72	; 0x48
   6d010:	str	r1, [sp, #4]
   6d014:	add	r1, r4, #28
   6d018:	str	r1, [sp, #12]
   6d01c:	ldr	r9, [r4, #24]
   6d020:	mvn	r1, #0
   6d024:	movw	sl, #65534	; 0xfffe
   6d028:	uxtab	r0, r1, r0
   6d02c:	add	r1, r4, r0, lsl #2
   6d030:	ldr	r2, [r1, #28]
   6d034:	add	r0, r4, r0, lsl #1
   6d038:	ldrsh	r5, [r0, #72]	; 0x48
   6d03c:	uxth	r0, r5
   6d040:	str	r0, [sp, #24]
   6d044:	cmp	r0, sl
   6d048:	bne	6d058 <fputs@plt+0x5bc70>
   6d04c:	ldr	r0, [r4, #12]
   6d050:	cmp	r0, #0
   6d054:	beq	6d004 <fputs@plt+0x5bc1c>
   6d058:	ldr	r8, [r4, #4]
   6d05c:	cmp	r8, #0
   6d060:	beq	6d2a8 <fputs@plt+0x5bec0>
   6d064:	str	r2, [sp, #16]
   6d068:	str	r5, [sp, #20]
   6d06c:	b	6d088 <fputs@plt+0x5bca0>
   6d070:	ldr	r0, [r4, #4]
   6d074:	ldr	r8, [r0, #4]
   6d078:	str	r8, [r4, #4]
   6d07c:	mov	r9, #0
   6d080:	cmp	r8, #0
   6d084:	beq	6d2a8 <fputs@plt+0x5bec0>
   6d088:	ldr	r0, [r8, #12]
   6d08c:	cmp	r9, r0
   6d090:	bge	6d070 <fputs@plt+0x5bc88>
   6d094:	ldr	r0, [r8, #20]
   6d098:	add	r1, r9, r9, lsl #1
   6d09c:	add	r6, r0, r1, lsl #4
   6d0a0:	b	6d0d8 <fputs@plt+0x5bcf0>
   6d0a4:	ldr	r1, [r4, #12]
   6d0a8:	ldr	r0, [r6]
   6d0ac:	ldr	r0, [r0, #12]
   6d0b0:	bl	5a460 <fputs@plt+0x49078>
   6d0b4:	ldr	r5, [sp, #20]
   6d0b8:	ldr	r2, [sp, #16]
   6d0bc:	cmp	r0, #0
   6d0c0:	beq	6d0fc <fputs@plt+0x5bd14>
   6d0c4:	add	r6, r6, #48	; 0x30
   6d0c8:	add	r9, r9, #1
   6d0cc:	ldr	r0, [r8, #12]
   6d0d0:	cmp	r9, r0
   6d0d4:	bge	6d070 <fputs@plt+0x5bc88>
   6d0d8:	ldr	r0, [r6, #8]
   6d0dc:	cmp	r0, r2
   6d0e0:	bne	6d0c4 <fputs@plt+0x5bcdc>
   6d0e4:	ldr	r0, [r6, #12]
   6d0e8:	cmp	r0, r5
   6d0ec:	bne	6d0c4 <fputs@plt+0x5bcdc>
   6d0f0:	ldr	r0, [sp, #24]
   6d0f4:	cmp	r0, sl
   6d0f8:	beq	6d0a4 <fputs@plt+0x5bcbc>
   6d0fc:	ldrb	r0, [r4, #18]
   6d100:	cmp	r0, #2
   6d104:	bcc	6d118 <fputs@plt+0x5bd30>
   6d108:	ldr	r0, [r6]
   6d10c:	ldrb	r0, [r0, #4]
   6d110:	tst	r0, #1
   6d114:	bne	6d0c4 <fputs@plt+0x5bcdc>
   6d118:	ldrb	r0, [r6, #19]
   6d11c:	tst	r0, #8
   6d120:	beq	6d1d4 <fputs@plt+0x5bdec>
   6d124:	ldrb	sl, [r4, #17]
   6d128:	cmp	sl, #10
   6d12c:	bhi	6d1d4 <fputs@plt+0x5bdec>
   6d130:	ldr	r0, [r6]
   6d134:	ldr	r0, [r0, #16]
   6d138:	bl	5a40c <fputs@plt+0x49024>
   6d13c:	ldr	r5, [sp, #20]
   6d140:	ldr	r2, [sp, #16]
   6d144:	ldrb	r1, [r0]
   6d148:	cmp	r1, #152	; 0x98
   6d14c:	bne	6d1d4 <fputs@plt+0x5bdec>
   6d150:	mov	ip, r4
   6d154:	cmp	sl, #0
   6d158:	beq	6d1a0 <fputs@plt+0x5bdb8>
   6d15c:	ldr	lr, [r0, #28]
   6d160:	mov	r1, #0
   6d164:	ldr	r3, [sp, #4]
   6d168:	b	6d17c <fputs@plt+0x5bd94>
   6d16c:	add	r3, r3, #2
   6d170:	add	r1, r1, #1
   6d174:	cmp	sl, r1
   6d178:	beq	6d1a4 <fputs@plt+0x5bdbc>
   6d17c:	ldr	r4, [sp, #12]
   6d180:	ldr	r4, [r4, r1, lsl #2]
   6d184:	cmp	r4, lr
   6d188:	bne	6d16c <fputs@plt+0x5bd84>
   6d18c:	ldrh	r4, [r0, #32]
   6d190:	ldrh	r5, [r3]
   6d194:	cmp	r5, r4
   6d198:	bne	6d16c <fputs@plt+0x5bd84>
   6d19c:	b	6d1a4 <fputs@plt+0x5bdbc>
   6d1a0:	mov	r1, #0
   6d1a4:	cmp	r1, sl
   6d1a8:	mov	r4, ip
   6d1ac:	ldr	r5, [sp, #20]
   6d1b0:	bne	6d1d4 <fputs@plt+0x5bdec>
   6d1b4:	add	r7, r4, r1, lsl #2
   6d1b8:	ldr	r3, [r0, #28]
   6d1bc:	str	r3, [r7, #28]
   6d1c0:	add	r1, r4, r1, lsl #1
   6d1c4:	ldrh	r0, [r0, #32]
   6d1c8:	strh	r0, [r1, #72]	; 0x48
   6d1cc:	add	r0, sl, #1
   6d1d0:	strb	r0, [r4, #17]
   6d1d4:	ldrh	r0, [r6, #18]
   6d1d8:	ldr	r1, [r4, #20]
   6d1dc:	tst	r1, r0
   6d1e0:	movw	sl, #65534	; 0xfffe
   6d1e4:	beq	6d0c4 <fputs@plt+0x5bcdc>
   6d1e8:	tst	r0, #256	; 0x100
   6d1ec:	bne	6d268 <fputs@plt+0x5be80>
   6d1f0:	ldr	r0, [r4, #8]
   6d1f4:	cmp	r0, #0
   6d1f8:	beq	6d268 <fputs@plt+0x5be80>
   6d1fc:	ldr	r0, [r8]
   6d200:	ldr	r0, [r0]
   6d204:	str	r0, [sp, #8]
   6d208:	ldrb	r1, [r4, #16]
   6d20c:	ldr	r7, [r6]
   6d210:	mov	r0, r7
   6d214:	bl	5bd40 <fputs@plt+0x4a958>
   6d218:	ldr	r5, [sp, #20]
   6d21c:	ldr	r2, [sp, #16]
   6d220:	cmp	r0, #0
   6d224:	beq	6d0c4 <fputs@plt+0x5bcdc>
   6d228:	ldr	r1, [r7, #12]
   6d22c:	ldr	r2, [r7, #16]
   6d230:	ldr	r5, [sp, #8]
   6d234:	mov	r0, r5
   6d238:	bl	5b4c4 <fputs@plt+0x4a0dc>
   6d23c:	cmp	r0, #0
   6d240:	bne	6d24c <fputs@plt+0x5be64>
   6d244:	ldr	r0, [r5]
   6d248:	ldr	r0, [r0, #8]
   6d24c:	ldr	r1, [r4, #8]
   6d250:	ldr	r0, [r0]
   6d254:	bl	15bb4 <fputs@plt+0x47cc>
   6d258:	cmp	r0, #0
   6d25c:	ldr	r2, [sp, #16]
   6d260:	ldr	r5, [sp, #20]
   6d264:	bne	6d0c4 <fputs@plt+0x5bcdc>
   6d268:	ldrb	r0, [r6, #18]
   6d26c:	tst	r0, #130	; 0x82
   6d270:	beq	6d2d8 <fputs@plt+0x5bef0>
   6d274:	ldr	r0, [r6]
   6d278:	ldr	r0, [r0, #16]
   6d27c:	ldrb	r1, [r0]
   6d280:	cmp	r1, #152	; 0x98
   6d284:	ldreq	r1, [r4, #28]
   6d288:	ldreq	r3, [r0, #28]
   6d28c:	cmpeq	r3, r1
   6d290:	bne	6d2d8 <fputs@plt+0x5bef0>
   6d294:	ldrh	r1, [r4, #72]	; 0x48
   6d298:	ldrh	r0, [r0, #32]
   6d29c:	cmp	r0, r1
   6d2a0:	beq	6d0c4 <fputs@plt+0x5bcdc>
   6d2a4:	b	6d2d8 <fputs@plt+0x5bef0>
   6d2a8:	ldr	r0, [r4]
   6d2ac:	str	r0, [r4, #4]
   6d2b0:	ldrb	r0, [r4, #18]
   6d2b4:	add	r0, r0, #1
   6d2b8:	strb	r0, [r4, #18]
   6d2bc:	ldrb	r1, [r4, #17]
   6d2c0:	uxtb	r2, r0
   6d2c4:	mov	r9, #0
   6d2c8:	cmp	r2, r1
   6d2cc:	mvn	r1, #0
   6d2d0:	bls	6d028 <fputs@plt+0x5bc40>
   6d2d4:	b	6d004 <fputs@plt+0x5bc1c>
   6d2d8:	add	r0, r9, #1
   6d2dc:	str	r0, [r4, #24]
   6d2e0:	mov	r0, r6
   6d2e4:	sub	sp, fp, #28
   6d2e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6d2ec:	push	{r4, r5, fp, lr}
   6d2f0:	add	fp, sp, #8
   6d2f4:	ldrh	lr, [r0, #52]	; 0x34
   6d2f8:	cmp	lr, #0
   6d2fc:	beq	6d360 <fputs@plt+0x5bf78>
   6d300:	ldr	r0, [r0, #4]
   6d304:	add	r0, r0, lr, lsl #1
   6d308:	sub	r3, r0, #2
   6d30c:	mov	r0, #0
   6d310:	mov	ip, #1
   6d314:	mov	r1, #0
   6d318:	b	6d328 <fputs@plt+0x5bf40>
   6d31c:	sub	r3, r3, #2
   6d320:	cmp	lr, #0
   6d324:	ble	6d35c <fputs@plt+0x5bf74>
   6d328:	sub	lr, lr, #1
   6d32c:	ldrsh	r2, [r3]
   6d330:	cmp	r2, #62	; 0x3e
   6d334:	bhi	6d31c <fputs@plt+0x5bf34>
   6d338:	lsl	r4, ip, r2
   6d33c:	subs	r5, r2, #32
   6d340:	movwpl	r4, #0
   6d344:	orr	r0, r4, r0
   6d348:	rsb	r2, r2, #32
   6d34c:	lsr	r2, ip, r2
   6d350:	lslpl	r2, ip, r5
   6d354:	orr	r1, r2, r1
   6d358:	b	6d31c <fputs@plt+0x5bf34>
   6d35c:	pop	{r4, r5, fp, pc}
   6d360:	mov	r0, #0
   6d364:	mov	r1, #0
   6d368:	pop	{r4, r5, fp, pc}
   6d36c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d370:	add	fp, sp, #28
   6d374:	sub	sp, sp, #84	; 0x54
   6d378:	mov	r8, r3
   6d37c:	mov	sl, r2
   6d380:	mov	r7, r0
   6d384:	ldr	r0, [r0]
   6d388:	ldr	r5, [r7, #4]
   6d38c:	ldr	r1, [r7, #8]
   6d390:	ldr	r6, [r7, #12]
   6d394:	ldr	r4, [r0]
   6d398:	ldr	r3, [r0, #4]
   6d39c:	ldrb	r0, [r6, #16]
   6d3a0:	add	r0, r0, r0, lsl #3
   6d3a4:	add	r0, r3, r0, lsl #3
   6d3a8:	add	r0, r0, #8
   6d3ac:	stm	sp, {r0, r1}
   6d3b0:	ldr	r2, [fp, #8]
   6d3b4:	ldr	r3, [fp, #12]
   6d3b8:	mov	r0, r4
   6d3bc:	mov	r1, r5
   6d3c0:	bl	6e124 <fputs@plt+0x5cd3c>
   6d3c4:	cmp	r0, #0
   6d3c8:	beq	6d488 <fputs@plt+0x5c0a0>
   6d3cc:	mov	r9, r0
   6d3d0:	str	r5, [fp, #-44]	; 0xffffffd4
   6d3d4:	str	sl, [fp, #-40]	; 0xffffffd8
   6d3d8:	str	r8, [fp, #-36]	; 0xffffffdc
   6d3dc:	mov	r5, #0
   6d3e0:	strh	r5, [r6, #40]	; 0x28
   6d3e4:	mov	r0, #1024	; 0x400
   6d3e8:	str	r0, [r6, #36]	; 0x24
   6d3ec:	strh	r5, [r6, #18]
   6d3f0:	strb	r5, [r6, #28]
   6d3f4:	ldr	r0, [r4]
   6d3f8:	ldr	sl, [r9]
   6d3fc:	mov	r1, r6
   6d400:	mov	r2, sl
   6d404:	bl	6e390 <fputs@plt+0x5cfa8>
   6d408:	mov	r8, #7
   6d40c:	cmp	r0, #0
   6d410:	bne	6d470 <fputs@plt+0x5c088>
   6d414:	str	r4, [sp, #56]	; 0x38
   6d418:	str	sl, [fp, #-52]	; 0xffffffcc
   6d41c:	sub	r0, fp, #32
   6d420:	mvn	r1, #0
   6d424:	str	r1, [sp]
   6d428:	stmib	sp, {r1, r5, r9}
   6d42c:	str	r0, [sp, #16]
   6d430:	mov	r0, r7
   6d434:	ldr	r5, [fp, #-40]	; 0xffffffd8
   6d438:	mov	r2, r5
   6d43c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   6d440:	mov	r3, r4
   6d444:	bl	6e414 <fputs@plt+0x5d02c>
   6d448:	mov	r2, r0
   6d44c:	cmp	r0, #0
   6d450:	beq	6d494 <fputs@plt+0x5c0ac>
   6d454:	mov	r8, r2
   6d458:	ldr	r0, [r9, #28]
   6d45c:	cmp	r0, #0
   6d460:	beq	6d46c <fputs@plt+0x5c084>
   6d464:	ldr	r0, [r9, #24]
   6d468:	bl	14294 <fputs@plt+0x2eac>
   6d46c:	ldr	r4, [sp, #56]	; 0x38
   6d470:	ldr	r0, [r4]
   6d474:	mov	r1, r9
   6d478:	bl	13ddc <fputs@plt+0x29f4>
   6d47c:	mov	r0, r8
   6d480:	sub	sp, fp, #28
   6d484:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6d488:	mov	r0, #7
   6d48c:	sub	sp, fp, #28
   6d490:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6d494:	ldrd	r0, [r6]
   6d498:	bic	r1, r1, r4
   6d49c:	bic	r0, r0, r5
   6d4a0:	str	r1, [sp, #52]	; 0x34
   6d4a4:	str	r0, [sp, #48]	; 0x30
   6d4a8:	orrs	r0, r0, r1
   6d4ac:	beq	6d540 <fputs@plt+0x5c158>
   6d4b0:	str	r9, [fp, #-48]	; 0xffffffd0
   6d4b4:	str	r6, [sp, #28]
   6d4b8:	str	r7, [sp, #44]	; 0x2c
   6d4bc:	mvn	sl, r5
   6d4c0:	mvn	r8, r4
   6d4c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6d4c8:	cmp	r0, #0
   6d4cc:	beq	6d548 <fputs@plt+0x5c160>
   6d4d0:	mov	r0, #1
   6d4d4:	mvn	r1, #0
   6d4d8:	str	r1, [sp]
   6d4dc:	str	r1, [sp, #4]
   6d4e0:	str	r0, [sp, #8]
   6d4e4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6d4e8:	str	r0, [sp, #12]
   6d4ec:	sub	r0, fp, #32
   6d4f0:	str	r0, [sp, #16]
   6d4f4:	ldr	r0, [sp, #44]	; 0x2c
   6d4f8:	mov	r2, r5
   6d4fc:	mov	r3, r4
   6d500:	bl	6e414 <fputs@plt+0x5d02c>
   6d504:	mov	r2, r0
   6d508:	ldr	r0, [sp, #28]
   6d50c:	ldrd	r0, [r0]
   6d510:	and	r1, r1, r8
   6d514:	and	r0, r0, sl
   6d518:	str	r0, [sp, #40]	; 0x28
   6d51c:	str	r1, [sp, #36]	; 0x24
   6d520:	orr	r0, r0, r1
   6d524:	clz	r0, r0
   6d528:	lsr	r0, r0, #5
   6d52c:	cmp	r2, #0
   6d530:	str	r0, [sp, #24]
   6d534:	str	r0, [sp, #32]
   6d538:	bne	6d6c0 <fputs@plt+0x5c2d8>
   6d53c:	b	6d560 <fputs@plt+0x5c178>
   6d540:	mov	r2, #0
   6d544:	b	6d454 <fputs@plt+0x5c06c>
   6d548:	mov	r0, #0
   6d54c:	str	r0, [sp, #40]	; 0x28
   6d550:	mov	r0, #0
   6d554:	str	r0, [sp, #36]	; 0x24
   6d558:	mov	r0, #0
   6d55c:	str	r0, [sp, #24]
   6d560:	mov	r9, #0
   6d564:	mov	r4, #0
   6d568:	ldr	r0, [sp, #24]
   6d56c:	str	r0, [sp, #32]
   6d570:	b	6d57c <fputs@plt+0x5c194>
   6d574:	cmp	r2, #0
   6d578:	bne	6d6c0 <fputs@plt+0x5c2d8>
   6d57c:	mov	r2, #0
   6d580:	ldr	r5, [fp, #-52]	; 0xffffffcc
   6d584:	cmp	r5, #1
   6d588:	blt	6d6c0 <fputs@plt+0x5c2d8>
   6d58c:	mov	ip, r4
   6d590:	mov	lr, r9
   6d594:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6d598:	ldr	r2, [r0, #20]
   6d59c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6d5a0:	ldr	r3, [r0, #4]
   6d5a4:	add	r3, r3, #8
   6d5a8:	mvn	r9, #0
   6d5ac:	mvn	r4, #0
   6d5b0:	ldr	r6, [r3], #12
   6d5b4:	add	r6, r6, r6, lsl #1
   6d5b8:	add	r6, r2, r6, lsl #4
   6d5bc:	ldrd	r6, [r6, #32]
   6d5c0:	and	r7, r7, r8
   6d5c4:	and	r6, r6, sl
   6d5c8:	subs	r0, r6, r9
   6d5cc:	sbcs	r0, r7, r4
   6d5d0:	mov	r0, #0
   6d5d4:	movwcc	r0, #1
   6d5d8:	subs	r1, lr, r6
   6d5dc:	sbcs	r1, ip, r7
   6d5e0:	mov	r1, #0
   6d5e4:	movwcc	r1, #1
   6d5e8:	ands	r0, r1, r0
   6d5ec:	movne	r4, r7
   6d5f0:	movne	r9, r6
   6d5f4:	subs	r5, r5, #1
   6d5f8:	bne	6d5b0 <fputs@plt+0x5c1c8>
   6d5fc:	mvn	r1, #0
   6d600:	eor	r0, r9, r1
   6d604:	eor	r1, r4, r1
   6d608:	orrs	r0, r0, r1
   6d60c:	beq	6d6bc <fputs@plt+0x5c2d4>
   6d610:	ldr	r0, [sp, #48]	; 0x30
   6d614:	eor	r0, r9, r0
   6d618:	ldr	r1, [sp, #52]	; 0x34
   6d61c:	eor	r1, r4, r1
   6d620:	orrs	r0, r0, r1
   6d624:	mov	r2, #0
   6d628:	beq	6d574 <fputs@plt+0x5c18c>
   6d62c:	ldr	r0, [sp, #40]	; 0x28
   6d630:	eor	r0, r9, r0
   6d634:	ldr	r1, [sp, #36]	; 0x24
   6d638:	eor	r1, r4, r1
   6d63c:	orrs	r0, r0, r1
   6d640:	beq	6d574 <fputs@plt+0x5c18c>
   6d644:	ldr	r7, [fp, #-40]	; 0xffffffd8
   6d648:	orr	r0, r9, r7
   6d64c:	ldr	r5, [fp, #-36]	; 0xffffffdc
   6d650:	orr	r1, r4, r5
   6d654:	stm	sp, {r0, r1}
   6d658:	mov	r0, #0
   6d65c:	str	r0, [sp, #8]
   6d660:	ldr	r0, [fp, #-48]	; 0xffffffd0
   6d664:	str	r0, [sp, #12]
   6d668:	sub	r0, fp, #32
   6d66c:	str	r0, [sp, #16]
   6d670:	ldr	r0, [sp, #44]	; 0x2c
   6d674:	mov	r2, r7
   6d678:	mov	r3, r5
   6d67c:	bl	6e414 <fputs@plt+0x5d02c>
   6d680:	mov	r2, r0
   6d684:	ldr	r0, [sp, #28]
   6d688:	ldrd	r0, [r0]
   6d68c:	eor	r1, r1, r5
   6d690:	eor	r0, r0, r7
   6d694:	orrs	r0, r0, r1
   6d698:	bne	6d574 <fputs@plt+0x5c18c>
   6d69c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6d6a0:	cmp	r0, #0
   6d6a4:	ldr	r0, [sp, #32]
   6d6a8:	movweq	r0, #1
   6d6ac:	str	r0, [sp, #32]
   6d6b0:	mov	r0, #1
   6d6b4:	str	r0, [sp, #24]
   6d6b8:	b	6d574 <fputs@plt+0x5c18c>
   6d6bc:	mov	r2, #0
   6d6c0:	ldr	r0, [sp, #24]
   6d6c4:	orrs	r0, r2, r0
   6d6c8:	beq	6d6ec <fputs@plt+0x5c304>
   6d6cc:	ldr	r4, [fp, #-36]	; 0xffffffdc
   6d6d0:	ldr	r7, [fp, #-40]	; 0xffffffd8
   6d6d4:	ldr	r8, [sp, #44]	; 0x2c
   6d6d8:	ldr	r9, [fp, #-48]	; 0xffffffd0
   6d6dc:	ldr	r0, [sp, #32]
   6d6e0:	orrs	r0, r0, r2
   6d6e4:	bne	6d454 <fputs@plt+0x5c06c>
   6d6e8:	b	6d744 <fputs@plt+0x5c35c>
   6d6ec:	mov	r0, #0
   6d6f0:	ldr	r7, [fp, #-40]	; 0xffffffd8
   6d6f4:	str	r7, [sp]
   6d6f8:	ldr	r4, [fp, #-36]	; 0xffffffdc
   6d6fc:	str	r4, [sp, #4]
   6d700:	str	r0, [sp, #8]
   6d704:	ldr	r9, [fp, #-48]	; 0xffffffd0
   6d708:	str	r9, [sp, #12]
   6d70c:	sub	r0, fp, #32
   6d710:	str	r0, [sp, #16]
   6d714:	ldr	r8, [sp, #44]	; 0x2c
   6d718:	mov	r0, r8
   6d71c:	mov	r2, r7
   6d720:	mov	r3, r4
   6d724:	bl	6e414 <fputs@plt+0x5d02c>
   6d728:	mov	r2, r0
   6d72c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6d730:	cmp	r0, #0
   6d734:	ldr	r0, [sp, #32]
   6d738:	movweq	r0, #1
   6d73c:	orrs	r0, r0, r2
   6d740:	bne	6d454 <fputs@plt+0x5c06c>
   6d744:	mov	r0, #1
   6d748:	str	r7, [sp]
   6d74c:	str	r4, [sp, #4]
   6d750:	str	r0, [sp, #8]
   6d754:	str	r9, [sp, #12]
   6d758:	sub	r0, fp, #32
   6d75c:	str	r0, [sp, #16]
   6d760:	mov	r0, r8
   6d764:	mov	r2, r7
   6d768:	mov	r3, r4
   6d76c:	bl	6e414 <fputs@plt+0x5d02c>
   6d770:	mov	r2, r0
   6d774:	b	6d454 <fputs@plt+0x5c06c>
   6d778:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d77c:	add	fp, sp, #28
   6d780:	sub	sp, sp, #116	; 0x74
   6d784:	str	r3, [sp, #32]
   6d788:	mov	r8, r2
   6d78c:	mov	r5, r0
   6d790:	movw	r0, #65535	; 0xffff
   6d794:	strh	r0, [sp, #50]	; 0x32
   6d798:	ldr	r9, [r5]
   6d79c:	ldr	r0, [r5, #4]
   6d7a0:	str	r0, [sp, #36]	; 0x24
   6d7a4:	ldr	r6, [r5, #12]
   6d7a8:	ldr	r0, [r9, #4]
   6d7ac:	ldrb	r1, [r6, #16]
   6d7b0:	add	r1, r1, r1, lsl #3
   6d7b4:	add	ip, r0, r1, lsl #3
   6d7b8:	mov	r4, ip
   6d7bc:	ldr	r7, [r4, #76]!	; 0x4c
   6d7c0:	mov	r0, r4
   6d7c4:	ldr	r3, [r0, #-52]!	; 0xffffffcc
   6d7c8:	cmp	r7, #0
   6d7cc:	bne	6d868 <fputs@plt+0x5c480>
   6d7d0:	ldrb	r1, [r3, #42]	; 0x2a
   6d7d4:	tst	r1, #32
   6d7d8:	bne	6d864 <fputs@plt+0x5c47c>
   6d7dc:	vmov.i32	q8, #0	; 0x00000000
   6d7e0:	mov	r1, #52	; 0x34
   6d7e4:	add	r7, sp, #56	; 0x38
   6d7e8:	mov	r2, r7
   6d7ec:	vst1.64	{d16-d17}, [r2], r1
   6d7f0:	mov	r1, #0
   6d7f4:	str	r1, [r2]
   6d7f8:	add	r2, r7, #32
   6d7fc:	vst1.64	{d16-d17}, [r2]
   6d800:	add	r2, r7, #16
   6d804:	vst1.64	{d16-d17}, [r2]
   6d808:	str	r1, [sp, #104]	; 0x68
   6d80c:	add	r2, sp, #52	; 0x34
   6d810:	str	r2, [sp, #64]	; 0x40
   6d814:	add	r2, sp, #50	; 0x32
   6d818:	str	r2, [sp, #60]	; 0x3c
   6d81c:	str	r3, [sp, #68]	; 0x44
   6d820:	mov	r2, #5
   6d824:	strb	r2, [sp, #110]	; 0x6e
   6d828:	movw	r2, #1
   6d82c:	movt	r2, #1
   6d830:	str	r2, [sp, #106]	; 0x6a
   6d834:	ldrh	r2, [r3, #40]	; 0x28
   6d838:	strh	r2, [sp, #104]	; 0x68
   6d83c:	ldrh	r2, [r3, #38]	; 0x26
   6d840:	strh	r1, [sp, #54]	; 0x36
   6d844:	strh	r2, [sp, #52]	; 0x34
   6d848:	ldrb	r1, [ip, #45]	; 0x2d
   6d84c:	tst	r1, #1
   6d850:	bne	6d868 <fputs@plt+0x5c480>
   6d854:	ldr	r0, [r0]
   6d858:	ldr	r0, [r0, #8]
   6d85c:	str	r0, [sp, #76]	; 0x4c
   6d860:	b	6d868 <fputs@plt+0x5c480>
   6d864:	ldr	r7, [r3, #8]
   6d868:	str	ip, [sp, #40]	; 0x28
   6d86c:	sub	r0, r4, #68	; 0x44
   6d870:	str	r0, [sp, #28]
   6d874:	str	r3, [sp, #20]
   6d878:	ldrsh	sl, [r3, #38]	; 0x26
   6d87c:	mov	r0, sl
   6d880:	bl	6eed0 <fputs@plt+0x5dae8>
   6d884:	mov	r2, r0
   6d888:	str	r5, [sp, #44]	; 0x2c
   6d88c:	ldr	r0, [r5, #16]
   6d890:	mov	r5, #0
   6d894:	cmp	r0, #0
   6d898:	str	r8, [sp, #16]
   6d89c:	str	r9, [sp, #8]
   6d8a0:	str	r4, [sp, #24]
   6d8a4:	bne	6d8fc <fputs@plt+0x5c514>
   6d8a8:	ldrb	r0, [r9, #36]	; 0x24
   6d8ac:	tst	r0, #128	; 0x80
   6d8b0:	bne	6d8fc <fputs@plt+0x5c514>
   6d8b4:	ldr	r0, [r9]
   6d8b8:	ldr	r0, [r0]
   6d8bc:	ldrb	r0, [r0, #26]
   6d8c0:	tst	r0, #16
   6d8c4:	beq	6d8fc <fputs@plt+0x5c514>
   6d8c8:	ldr	r0, [r4]
   6d8cc:	cmp	r0, #0
   6d8d0:	bne	6d8fc <fputs@plt+0x5c514>
   6d8d4:	ldr	r0, [sp, #40]	; 0x28
   6d8d8:	ldrb	r0, [r0, #45]	; 0x2d
   6d8dc:	tst	r0, #1
   6d8e0:	bne	6d8fc <fputs@plt+0x5c514>
   6d8e4:	and	r0, r0, #40	; 0x28
   6d8e8:	ldr	r1, [sp, #20]
   6d8ec:	ldrb	r1, [r1, #42]	; 0x2a
   6d8f0:	and	r1, r1, #32
   6d8f4:	orrs	r0, r0, r1
   6d8f8:	beq	6db64 <fputs@plt+0x5c77c>
   6d8fc:	cmp	r5, #0
   6d900:	bne	6db58 <fputs@plt+0x5c770>
   6d904:	cmp	r7, #0
   6d908:	beq	6db58 <fputs@plt+0x5c770>
   6d90c:	ldr	r1, [sp, #40]	; 0x28
   6d910:	add	r0, r1, #64	; 0x40
   6d914:	str	r0, [sp, #12]
   6d918:	add	r0, r1, #52	; 0x34
   6d91c:	str	r0, [sp, #40]	; 0x28
   6d920:	mov	r9, #1
   6d924:	ldr	r2, [r7, #36]	; 0x24
   6d928:	cmp	r2, #0
   6d92c:	beq	6d948 <fputs@plt+0x5c560>
   6d930:	ldr	r0, [sp, #40]	; 0x28
   6d934:	ldr	r0, [r0]
   6d938:	ldr	r1, [sp, #36]	; 0x24
   6d93c:	bl	6ef6c <fputs@plt+0x5db84>
   6d940:	cmp	r0, #0
   6d944:	beq	6db44 <fputs@plt+0x5c75c>
   6d948:	ldr	r0, [r7, #8]
   6d94c:	ldrh	sl, [r0]
   6d950:	ldr	r0, [sp, #32]
   6d954:	str	r8, [r6]
   6d958:	str	r0, [r6, #4]
   6d95c:	mov	r0, #0
   6d960:	strh	r0, [r6, #24]
   6d964:	str	r0, [r6, #40]	; 0x28
   6d968:	strh	r0, [r6, #18]
   6d96c:	strb	r0, [r6, #17]
   6d970:	str	r7, [r6, #28]
   6d974:	strh	sl, [r6, #22]
   6d978:	ldr	r0, [sp, #40]	; 0x28
   6d97c:	ldr	r2, [r0]
   6d980:	ldr	r4, [sp, #44]	; 0x2c
   6d984:	mov	r0, r4
   6d988:	mov	r1, r7
   6d98c:	bl	6f018 <fputs@plt+0x5dc30>
   6d990:	mov	r5, r0
   6d994:	ldr	r0, [r7, #44]	; 0x2c
   6d998:	cmp	r0, #0
   6d99c:	ble	6d9e4 <fputs@plt+0x5c5fc>
   6d9a0:	ldrb	r0, [r7, #55]	; 0x37
   6d9a4:	tst	r0, #32
   6d9a8:	bne	6da04 <fputs@plt+0x5c61c>
   6d9ac:	ldr	r0, [sp, #12]
   6d9b0:	ldm	r0, {r4, r8}
   6d9b4:	mov	r0, r7
   6d9b8:	bl	6d2ec <fputs@plt+0x5bf04>
   6d9bc:	bic	r1, r8, r1
   6d9c0:	ldr	r8, [sp, #16]
   6d9c4:	bic	r0, r4, r0
   6d9c8:	orrs	r2, r0, r1
   6d9cc:	mov	r2, #512	; 0x200
   6d9d0:	movweq	r2, #576	; 0x240
   6d9d4:	str	r2, [r6, #36]	; 0x24
   6d9d8:	cmp	r5, #0
   6d9dc:	bne	6da90 <fputs@plt+0x5c6a8>
   6d9e0:	b	6da1c <fputs@plt+0x5c634>
   6d9e4:	mov	r0, #256	; 0x100
   6d9e8:	str	r0, [r6, #36]	; 0x24
   6d9ec:	add	r0, sl, #16
   6d9f0:	strh	r0, [r6, #20]
   6d9f4:	cmp	r5, #0
   6d9f8:	movne	r5, r9
   6d9fc:	strb	r5, [r6, #17]
   6da00:	b	6dad8 <fputs@plt+0x5c6f0>
   6da04:	mov	r0, #576	; 0x240
   6da08:	str	r0, [r6, #36]	; 0x24
   6da0c:	mov	r0, #0
   6da10:	mov	r1, #0
   6da14:	cmp	r5, #0
   6da18:	bne	6da90 <fputs@plt+0x5c6a8>
   6da1c:	ldr	r2, [sp, #20]
   6da20:	ldrb	r2, [r2, #42]	; 0x2a
   6da24:	tst	r2, #32
   6da28:	bne	6da90 <fputs@plt+0x5c6a8>
   6da2c:	orrs	r2, r0, r1
   6da30:	bne	6db00 <fputs@plt+0x5c718>
   6da34:	ldrb	r2, [r7, #55]	; 0x37
   6da38:	tst	r2, #4
   6da3c:	bne	6db00 <fputs@plt+0x5c718>
   6da40:	ldr	r2, [sp, #20]
   6da44:	ldrsh	r2, [r2, #40]	; 0x28
   6da48:	ldrsh	r3, [r7, #48]	; 0x30
   6da4c:	cmp	r3, r2
   6da50:	bge	6db00 <fputs@plt+0x5c718>
   6da54:	ldr	r2, [sp, #8]
   6da58:	ldrb	r2, [r2, #36]	; 0x24
   6da5c:	tst	r2, #4
   6da60:	bne	6db00 <fputs@plt+0x5c718>
   6da64:	movw	r2, #41272	; 0xa138
   6da68:	movt	r2, #9
   6da6c:	ldr	r2, [r2, #16]
   6da70:	cmp	r2, #0
   6da74:	beq	6db00 <fputs@plt+0x5c718>
   6da78:	ldr	r2, [sp, #8]
   6da7c:	ldr	r2, [r2]
   6da80:	ldr	r2, [r2]
   6da84:	ldrb	r2, [r2, #64]	; 0x40
   6da88:	tst	r2, #64	; 0x40
   6da8c:	bne	6db00 <fputs@plt+0x5c718>
   6da90:	cmp	r5, #0
   6da94:	movne	r5, r9
   6da98:	strb	r5, [r6, #17]
   6da9c:	orrs	r0, r0, r1
   6daa0:	ldr	r0, [sp, #20]
   6daa4:	ldrsh	r0, [r0, #40]	; 0x28
   6daa8:	ldrsh	r1, [r7, #48]	; 0x30
   6daac:	rsb	r1, r1, r1, lsl #4
   6dab0:	sdiv	r0, r1, r0
   6dab4:	add	r0, sl, r0
   6dab8:	add	r0, r0, #1
   6dabc:	beq	6dad0 <fputs@plt+0x5c6e8>
   6dac0:	sxth	r0, r0
   6dac4:	add	r1, sl, #16
   6dac8:	sxth	r1, r1
   6dacc:	bl	676f4 <fputs@plt+0x5630c>
   6dad0:	ldr	r4, [sp, #44]	; 0x2c
   6dad4:	strh	r0, [r6, #20]
   6dad8:	sxth	r2, sl
   6dadc:	ldr	r0, [sp, #36]	; 0x24
   6dae0:	mov	r1, r6
   6dae4:	bl	6f17c <fputs@plt+0x5dd94>
   6dae8:	mov	r0, r4
   6daec:	mov	r1, r6
   6daf0:	bl	6e888 <fputs@plt+0x5d4a0>
   6daf4:	strh	sl, [r6, #22]
   6daf8:	cmp	r0, #0
   6dafc:	bne	6db54 <fputs@plt+0x5c76c>
   6db00:	ldr	r0, [sp, #44]	; 0x2c
   6db04:	ldr	r1, [sp, #28]
   6db08:	mov	r2, r7
   6db0c:	mov	r3, #0
   6db10:	bl	6f318 <fputs@plt+0x5df30>
   6db14:	mov	r5, r0
   6db18:	ldr	r0, [sp, #24]
   6db1c:	ldr	r0, [r0]
   6db20:	cmp	r0, #0
   6db24:	bne	6db58 <fputs@plt+0x5c770>
   6db28:	cmp	r5, #0
   6db2c:	bne	6db58 <fputs@plt+0x5c770>
   6db30:	add	r9, r9, #1
   6db34:	ldr	r7, [r7, #20]
   6db38:	cmp	r7, #0
   6db3c:	bne	6d924 <fputs@plt+0x5c53c>
   6db40:	b	6db58 <fputs@plt+0x5c770>
   6db44:	mov	r5, #0
   6db48:	cmp	r5, #0
   6db4c:	beq	6db30 <fputs@plt+0x5c748>
   6db50:	b	6db58 <fputs@plt+0x5c770>
   6db54:	mov	r5, r0
   6db58:	mov	r0, r5
   6db5c:	sub	sp, fp, #28
   6db60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6db64:	str	r2, [sp, #12]
   6db68:	ldr	r0, [sp, #36]	; 0x24
   6db6c:	ldr	r0, [r0, #12]
   6db70:	cmp	r0, #1
   6db74:	blt	6d8fc <fputs@plt+0x5c514>
   6db78:	uxth	r1, sl
   6db7c:	ldr	r2, [sp, #36]	; 0x24
   6db80:	ldr	sl, [r2, #20]
   6db84:	add	r0, r0, r0, lsl #1
   6db88:	add	r4, sl, r0, lsl #4
   6db8c:	ldr	r0, [sp, #12]
   6db90:	add	r0, r0, r1
   6db94:	add	r1, r0, #28
   6db98:	str	r1, [sp]
   6db9c:	add	r0, r0, #4
   6dba0:	str	r0, [sp, #4]
   6dba4:	add	r9, r6, #8
   6dba8:	mov	r8, sl
   6dbac:	ldr	r0, [r8, #32]!
   6dbb0:	ldrd	r2, [r9]
   6dbb4:	and	r0, r2, r0
   6dbb8:	ldr	r1, [r8, #4]
   6dbbc:	and	r1, r3, r1
   6dbc0:	orrs	r0, r0, r1
   6dbc4:	mov	r5, #0
   6dbc8:	bne	6dc78 <fputs@plt+0x5c890>
   6dbcc:	mov	r5, #0
   6dbd0:	mov	r0, sl
   6dbd4:	ldr	r1, [sp, #28]
   6dbd8:	mov	r2, #0
   6dbdc:	mov	r3, #0
   6dbe0:	bl	6eefc <fputs@plt+0x5db14>
   6dbe4:	cmp	r0, #0
   6dbe8:	beq	6dc78 <fputs@plt+0x5c890>
   6dbec:	mov	r0, #1
   6dbf0:	strh	r0, [r6, #24]
   6dbf4:	str	r0, [r6, #40]	; 0x28
   6dbf8:	mov	r0, #0
   6dbfc:	str	r0, [r6, #28]
   6dc00:	ldr	r0, [r6, #48]	; 0x30
   6dc04:	str	sl, [r0]
   6dc08:	ldr	r0, [sp, #4]
   6dc0c:	strh	r0, [r6, #18]
   6dc10:	ldr	r1, [sp, #20]
   6dc14:	ldr	r0, [r1, #12]
   6dc18:	cmp	r0, #0
   6dc1c:	ldr	r0, [sp, #12]
   6dc20:	bne	6dc34 <fputs@plt+0x5c84c>
   6dc24:	ldrb	r1, [r1, #42]	; 0x2a
   6dc28:	tst	r1, #2
   6dc2c:	ldreq	r1, [sp]
   6dc30:	strheq	r1, [r6, #18]
   6dc34:	mov	r1, #43	; 0x2b
   6dc38:	strh	r1, [r6, #22]
   6dc3c:	mov	r1, #43	; 0x2b
   6dc40:	bl	676f4 <fputs@plt+0x5630c>
   6dc44:	mov	r1, #16384	; 0x4000
   6dc48:	str	r1, [r6, #36]	; 0x24
   6dc4c:	strh	r0, [r6, #20]
   6dc50:	ldrd	r0, [r8]
   6dc54:	ldr	r2, [sp, #32]
   6dc58:	orr	r1, r1, r2
   6dc5c:	ldr	r2, [sp, #16]
   6dc60:	orr	r0, r0, r2
   6dc64:	strd	r0, [r6]
   6dc68:	ldr	r0, [sp, #44]	; 0x2c
   6dc6c:	mov	r1, r6
   6dc70:	bl	6e888 <fputs@plt+0x5d4a0>
   6dc74:	mov	r5, r0
   6dc78:	cmp	r5, #0
   6dc7c:	bne	6dc94 <fputs@plt+0x5c8ac>
   6dc80:	add	sl, sl, #48	; 0x30
   6dc84:	cmp	sl, r4
   6dc88:	ldr	r8, [sp, #16]
   6dc8c:	bcc	6dba8 <fputs@plt+0x5c7c0>
   6dc90:	b	6d8fc <fputs@plt+0x5c514>
   6dc94:	ldr	r8, [sp, #16]
   6dc98:	cmp	r5, #0
   6dc9c:	beq	6d904 <fputs@plt+0x5c51c>
   6dca0:	b	6db58 <fputs@plt+0x5c770>
   6dca4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6dca8:	add	fp, sp, #28
   6dcac:	sub	sp, sp, #700	; 0x2bc
   6dcb0:	mov	r8, r3
   6dcb4:	mov	r9, r2
   6dcb8:	mov	sl, r0
   6dcbc:	ldr	r0, [r0]
   6dcc0:	ldr	r2, [sl, #4]
   6dcc4:	ldr	r6, [sl, #12]
   6dcc8:	ldr	r1, [r2, #12]
   6dccc:	str	r2, [sp, #28]
   6dcd0:	ldr	r7, [r2, #20]
   6dcd4:	add	r3, sp, #208	; 0xd0
   6dcd8:	vmov.i32	q8, #0	; 0x00000000
   6dcdc:	add	r2, r3, #32
   6dce0:	vst1.64	{d16-d17}, [r2]
   6dce4:	add	r2, r3, #16
   6dce8:	str	r2, [sp, #16]
   6dcec:	vst1.64	{d16-d17}, [r2]
   6dcf0:	mov	r2, #52	; 0x34
   6dcf4:	vst1.64	{d16-d17}, [r3], r2
   6dcf8:	mov	r2, #0
   6dcfc:	str	r2, [r3]
   6dd00:	str	r2, [sp, #256]	; 0x100
   6dd04:	cmp	r1, #1
   6dd08:	blt	6e0d4 <fputs@plt+0x5ccec>
   6dd0c:	add	r1, r1, r1, lsl #1
   6dd10:	add	r1, r7, r1, lsl #4
   6dd14:	str	r1, [sp, #24]
   6dd18:	ldr	r0, [r0, #4]
   6dd1c:	ldrb	r1, [r6, #16]
   6dd20:	add	r1, r1, r1, lsl #3
   6dd24:	add	r0, r0, r1, lsl #3
   6dd28:	ldr	r1, [r0, #52]	; 0x34
   6dd2c:	str	r1, [sp, #48]	; 0x30
   6dd30:	add	r0, r0, #24
   6dd34:	str	r0, [sp, #56]	; 0x38
   6dd38:	add	r0, sp, #152	; 0x98
   6dd3c:	add	r0, r0, #16
   6dd40:	str	r0, [sp, #76]	; 0x4c
   6dd44:	add	r0, r6, #24
   6dd48:	str	r0, [sp, #12]
   6dd4c:	add	r0, r6, #8
   6dd50:	str	r0, [sp, #20]
   6dd54:	str	r8, [sp, #44]	; 0x2c
   6dd58:	str	r9, [sp, #40]	; 0x28
   6dd5c:	str	sl, [sp, #36]	; 0x24
   6dd60:	str	r6, [sp, #32]
   6dd64:	b	6dd7c <fputs@plt+0x5c994>
   6dd68:	ldr	r7, [sp, #52]	; 0x34
   6dd6c:	add	r7, r7, #48	; 0x30
   6dd70:	ldr	r0, [sp, #24]
   6dd74:	cmp	r7, r0
   6dd78:	bcs	6e0e0 <fputs@plt+0x5ccf8>
   6dd7c:	str	r7, [sp, #52]	; 0x34
   6dd80:	ldrb	r0, [r7, #19]
   6dd84:	tst	r0, #2
   6dd88:	beq	6dd68 <fputs@plt+0x5c980>
   6dd8c:	ldr	r0, [sp, #20]
   6dd90:	ldm	r0, {r0, r3}
   6dd94:	ldr	r1, [sp, #52]	; 0x34
   6dd98:	ldr	r1, [r1, #12]
   6dd9c:	ldr	r2, [r1, #408]	; 0x198
   6dda0:	ldr	r7, [r1, #412]	; 0x19c
   6dda4:	and	r3, r3, r7
   6dda8:	and	r0, r0, r2
   6ddac:	orrs	r0, r0, r3
   6ddb0:	beq	6dd68 <fputs@plt+0x5c980>
   6ddb4:	vld1.32	{d16-d17}, [sl]
   6ddb8:	ldr	r0, [r1, #12]
   6ddbc:	ldr	r5, [r1, #20]
   6ddc0:	add	r1, sp, #264	; 0x108
   6ddc4:	vst1.64	{d16-d17}, [r1]!
   6ddc8:	add	r2, sp, #152	; 0x98
   6ddcc:	str	r2, [r1]
   6ddd0:	mov	r2, #0
   6ddd4:	str	r2, [sp, #272]	; 0x110
   6ddd8:	cmp	r0, #1
   6dddc:	add	r4, sp, #208	; 0xd0
   6dde0:	blt	6e044 <fputs@plt+0x5cc5c>
   6dde4:	add	r0, r0, r0, lsl #1
   6dde8:	add	r0, r5, r0, lsl #4
   6ddec:	mov	r2, #0
   6ddf0:	mov	r7, #1
   6ddf4:	str	r0, [sp, #72]	; 0x48
   6ddf8:	b	6de28 <fputs@plt+0x5ca40>
   6ddfc:	ldr	r8, [sp, #44]	; 0x2c
   6de00:	ldr	r9, [sp, #40]	; 0x28
   6de04:	ldr	sl, [sp, #36]	; 0x24
   6de08:	ldr	r6, [sp, #32]
   6de0c:	ldr	r5, [sp, #68]	; 0x44
   6de10:	ldr	r0, [sp, #72]	; 0x48
   6de14:	ldr	r2, [sp, #64]	; 0x40
   6de18:	ldr	r7, [sp, #60]	; 0x3c
   6de1c:	add	r5, r5, #48	; 0x30
   6de20:	cmp	r5, r0
   6de24:	bcs	6e044 <fputs@plt+0x5cc5c>
   6de28:	ldrb	r0, [r5, #19]
   6de2c:	tst	r0, #4
   6de30:	bne	6de74 <fputs@plt+0x5ca8c>
   6de34:	ldr	r0, [r5, #8]
   6de38:	ldr	r1, [sp, #48]	; 0x30
   6de3c:	cmp	r0, r1
   6de40:	bne	6dffc <fputs@plt+0x5cc14>
   6de44:	ldr	r1, [sp, #28]
   6de48:	ldr	r0, [r1]
   6de4c:	str	r5, [sp, #308]	; 0x134
   6de50:	mov	r2, #1
   6de54:	str	r2, [sp, #300]	; 0x12c
   6de58:	mov	r2, #72	; 0x48
   6de5c:	strb	r2, [sp, #296]	; 0x128
   6de60:	str	r1, [sp, #292]	; 0x124
   6de64:	add	r1, sp, #288	; 0x120
   6de68:	str	r1, [sp, #268]	; 0x10c
   6de6c:	str	r0, [sp, #288]	; 0x120
   6de70:	b	6de7c <fputs@plt+0x5ca94>
   6de74:	ldr	r0, [r5, #12]
   6de78:	str	r0, [sp, #268]	; 0x10c
   6de7c:	mov	r0, #0
   6de80:	strh	r0, [sp, #152]	; 0x98
   6de84:	ldr	r0, [sp, #56]	; 0x38
   6de88:	ldr	r0, [r0]
   6de8c:	ldrb	r0, [r0, #42]	; 0x2a
   6de90:	tst	r0, #16
   6de94:	bne	6deac <fputs@plt+0x5cac4>
   6de98:	add	r0, sp, #264	; 0x108
   6de9c:	mov	r2, r9
   6dea0:	mov	r3, r8
   6dea4:	bl	6d778 <fputs@plt+0x5c390>
   6dea8:	b	6decc <fputs@plt+0x5cae4>
   6deac:	ldr	r0, [fp, #8]
   6deb0:	str	r0, [sp]
   6deb4:	ldr	r0, [fp, #12]
   6deb8:	str	r0, [sp, #4]
   6debc:	add	r0, sp, #264	; 0x108
   6dec0:	mov	r2, r9
   6dec4:	mov	r3, r8
   6dec8:	bl	6d36c <fputs@plt+0x5bf84>
   6decc:	mov	r2, r0
   6ded0:	cmp	r0, #0
   6ded4:	bne	6defc <fputs@plt+0x5cb14>
   6ded8:	ldr	r0, [fp, #8]
   6dedc:	str	r0, [sp]
   6dee0:	ldr	r0, [fp, #12]
   6dee4:	str	r0, [sp, #4]
   6dee8:	add	r0, sp, #264	; 0x108
   6deec:	mov	r2, r9
   6def0:	mov	r3, r8
   6def4:	bl	6dca4 <fputs@plt+0x5c8bc>
   6def8:	mov	r2, r0
   6defc:	ldrh	r0, [sp, #152]	; 0x98
   6df00:	cmp	r0, #0
   6df04:	beq	6e03c <fputs@plt+0x5cc54>
   6df08:	cmp	r7, #0
   6df0c:	bne	6e004 <fputs@plt+0x5cc1c>
   6df10:	str	r7, [sp, #60]	; 0x3c
   6df14:	str	r2, [sp, #64]	; 0x40
   6df18:	str	r5, [sp, #68]	; 0x44
   6df1c:	add	r0, sp, #96	; 0x60
   6df20:	mov	r1, r4
   6df24:	bl	6fadc <fputs@plt+0x5e6f4>
   6df28:	mov	r0, #0
   6df2c:	strh	r0, [sp, #208]	; 0xd0
   6df30:	ldrh	r0, [sp, #96]	; 0x60
   6df34:	cmp	r0, #0
   6df38:	beq	6ddfc <fputs@plt+0x5ca14>
   6df3c:	mov	r0, #0
   6df40:	str	r0, [sp, #84]	; 0x54
   6df44:	ldrh	r0, [sp, #96]	; 0x60
   6df48:	str	r0, [sp, #80]	; 0x50
   6df4c:	b	6df68 <fputs@plt+0x5cb80>
   6df50:	ldr	r0, [sp, #84]	; 0x54
   6df54:	add	r0, r0, #1
   6df58:	str	r0, [sp, #84]	; 0x54
   6df5c:	ldr	r1, [sp, #80]	; 0x50
   6df60:	cmp	r0, r1
   6df64:	bcs	6ddfc <fputs@plt+0x5ca14>
   6df68:	ldrh	r0, [sp, #152]	; 0x98
   6df6c:	cmp	r0, #0
   6df70:	beq	6df50 <fputs@plt+0x5cb68>
   6df74:	add	r0, sp, #96	; 0x60
   6df78:	ldr	r1, [sp, #84]	; 0x54
   6df7c:	add	r0, r0, r1, lsl #4
   6df80:	ldr	r1, [r0, #8]
   6df84:	ldr	r2, [r0, #12]
   6df88:	str	r2, [sp, #88]	; 0x58
   6df8c:	str	r1, [sp, #92]	; 0x5c
   6df90:	ldrh	sl, [r0, #18]
   6df94:	ldrh	r7, [r0, #16]
   6df98:	mov	r6, #0
   6df9c:	ldr	r9, [sp, #76]	; 0x4c
   6dfa0:	ldrd	r4, [r9, #-8]
   6dfa4:	ldrsh	r1, [r9]
   6dfa8:	sxth	r0, r7
   6dfac:	bl	676f4 <fputs@plt+0x5630c>
   6dfb0:	mov	r8, r0
   6dfb4:	ldrsh	r1, [r9, #2]
   6dfb8:	sxth	r0, sl
   6dfbc:	bl	676f4 <fputs@plt+0x5630c>
   6dfc0:	str	r8, [sp]
   6dfc4:	str	r0, [sp, #4]
   6dfc8:	ldr	r0, [sp, #92]	; 0x5c
   6dfcc:	orr	r2, r4, r0
   6dfd0:	add	r4, sp, #208	; 0xd0
   6dfd4:	ldr	r0, [sp, #88]	; 0x58
   6dfd8:	orr	r3, r5, r0
   6dfdc:	mov	r0, r4
   6dfe0:	bl	6e9dc <fputs@plt+0x5d5f4>
   6dfe4:	add	r9, r9, #16
   6dfe8:	add	r6, r6, #1
   6dfec:	ldrh	r0, [sp, #152]	; 0x98
   6dff0:	cmp	r6, r0
   6dff4:	bcc	6dfa0 <fputs@plt+0x5cbb8>
   6dff8:	b	6df50 <fputs@plt+0x5cb68>
   6dffc:	ldr	r0, [sp, #72]	; 0x48
   6e000:	b	6de1c <fputs@plt+0x5ca34>
   6e004:	mov	r0, r4
   6e008:	add	r1, sp, #152	; 0x98
   6e00c:	mov	r7, sl
   6e010:	mov	sl, r9
   6e014:	mov	r9, r8
   6e018:	mov	r8, r2
   6e01c:	bl	6fadc <fputs@plt+0x5e6f4>
   6e020:	mov	r2, r8
   6e024:	mov	r8, r9
   6e028:	mov	r9, sl
   6e02c:	mov	sl, r7
   6e030:	mov	r7, #0
   6e034:	ldr	r0, [sp, #72]	; 0x48
   6e038:	b	6de1c <fputs@plt+0x5ca34>
   6e03c:	mov	r0, #0
   6e040:	strh	r0, [sp, #208]	; 0xd0
   6e044:	mov	r0, #1
   6e048:	strh	r0, [r6, #40]	; 0x28
   6e04c:	ldr	r0, [r6, #48]	; 0x30
   6e050:	ldr	r1, [sp, #52]	; 0x34
   6e054:	str	r1, [r0]
   6e058:	mov	r1, #0
   6e05c:	strh	r1, [r6, #18]
   6e060:	mov	r0, #8192	; 0x2000
   6e064:	str	r0, [r6, #36]	; 0x24
   6e068:	strb	r1, [r6, #17]
   6e06c:	ldr	r0, [sp, #12]
   6e070:	str	r1, [r0]
   6e074:	str	r1, [r0, #4]
   6e078:	str	r1, [r0, #8]
   6e07c:	cmp	r2, #0
   6e080:	bne	6e0d4 <fputs@plt+0x5ccec>
   6e084:	ldrh	r0, [sp, #208]	; 0xd0
   6e088:	add	r4, r0, #1
   6e08c:	ldr	r0, [sp, #16]
   6e090:	subs	r4, r4, #1
   6e094:	beq	6dd68 <fputs@plt+0x5c980>
   6e098:	add	r5, r0, #16
   6e09c:	ldrh	r1, [r0]
   6e0a0:	add	r1, r1, #1
   6e0a4:	strh	r1, [r6, #20]
   6e0a8:	ldrh	r1, [r0, #2]
   6e0ac:	strh	r1, [r6, #22]
   6e0b0:	ldrd	r0, [r0, #-8]
   6e0b4:	strd	r0, [r6]
   6e0b8:	mov	r0, sl
   6e0bc:	mov	r1, r6
   6e0c0:	bl	6e888 <fputs@plt+0x5d4a0>
   6e0c4:	mov	r2, r0
   6e0c8:	cmp	r0, #0
   6e0cc:	mov	r0, r5
   6e0d0:	beq	6e090 <fputs@plt+0x5cca8>
   6e0d4:	mov	r0, r2
   6e0d8:	sub	sp, fp, #28
   6e0dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e0e0:	mov	r2, #0
   6e0e4:	b	6e0d4 <fputs@plt+0x5ccec>
   6e0e8:	push	{r4, r5, fp, lr}
   6e0ec:	add	fp, sp, #8
   6e0f0:	mov	r4, r1
   6e0f4:	mov	r5, r0
   6e0f8:	ldr	r1, [r1, #48]	; 0x30
   6e0fc:	add	r0, r4, #56	; 0x38
   6e100:	cmp	r1, r0
   6e104:	movne	r0, r5
   6e108:	blne	13ddc <fputs@plt+0x29f4>
   6e10c:	mov	r0, r5
   6e110:	mov	r1, r4
   6e114:	bl	6ee50 <fputs@plt+0x5da68>
   6e118:	mov	r0, r4
   6e11c:	pop	{r4, r5, fp, lr}
   6e120:	b	67cf0 <fputs@plt+0x56908>
   6e124:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e128:	add	fp, sp, #28
   6e12c:	sub	sp, sp, #12
   6e130:	mov	r5, r3
   6e134:	mov	sl, r2
   6e138:	mov	lr, r0
   6e13c:	str	r1, [sp, #8]
   6e140:	ldr	r0, [r1, #12]
   6e144:	mov	r7, #0
   6e148:	cmp	r0, #1
   6e14c:	mov	r8, #0
   6e150:	blt	6e1c0 <fputs@plt+0x5cdd8>
   6e154:	ldr	r0, [fp, #8]
   6e158:	ldr	r0, [r0, #44]	; 0x2c
   6e15c:	ldr	r2, [sp, #8]
   6e160:	ldr	r1, [r2, #12]
   6e164:	ldr	r2, [r2, #20]
   6e168:	add	r2, r2, #18
   6e16c:	mov	r3, #0
   6e170:	movw	ip, #63103	; 0xf67f
   6e174:	mov	r8, #0
   6e178:	b	6e18c <fputs@plt+0x5cda4>
   6e17c:	add	r2, r2, #48	; 0x30
   6e180:	add	r3, r3, #1
   6e184:	cmp	r3, r1
   6e188:	bge	6e1c0 <fputs@plt+0x5cdd8>
   6e18c:	ldr	r6, [r2, #-10]
   6e190:	cmp	r6, r0
   6e194:	bne	6e17c <fputs@plt+0x5cd94>
   6e198:	ldr	r6, [r2, #14]
   6e19c:	ldr	r9, [r2, #18]
   6e1a0:	and	r4, r9, r5
   6e1a4:	and	r6, r6, sl
   6e1a8:	orrs	r6, r6, r4
   6e1ac:	bne	6e17c <fputs@plt+0x5cd94>
   6e1b0:	ldrh	r6, [r2]
   6e1b4:	tst	r6, ip
   6e1b8:	addne	r8, r8, #1
   6e1bc:	b	6e17c <fputs@plt+0x5cd94>
   6e1c0:	ldr	r1, [fp, #12]
   6e1c4:	cmp	r1, #0
   6e1c8:	mov	r4, lr
   6e1cc:	beq	6e224 <fputs@plt+0x5ce3c>
   6e1d0:	ldr	r0, [r1]
   6e1d4:	cmp	r0, #1
   6e1d8:	blt	6e218 <fputs@plt+0x5ce30>
   6e1dc:	ldr	r1, [r1, #4]
   6e1e0:	mov	r7, #0
   6e1e4:	ldr	r6, [fp, #8]
   6e1e8:	ldr	r2, [r1]
   6e1ec:	ldrb	r3, [r2]
   6e1f0:	cmp	r3, #152	; 0x98
   6e1f4:	ldreq	r3, [r6, #44]	; 0x2c
   6e1f8:	ldreq	r2, [r2, #28]
   6e1fc:	cmpeq	r2, r3
   6e200:	bne	6e21c <fputs@plt+0x5ce34>
   6e204:	add	r1, r1, #20
   6e208:	add	r7, r7, #1
   6e20c:	cmp	r0, r7
   6e210:	bne	6e1e8 <fputs@plt+0x5ce00>
   6e214:	b	6e21c <fputs@plt+0x5ce34>
   6e218:	mov	r7, #0
   6e21c:	cmp	r7, r0
   6e220:	movwne	r7, #0
   6e224:	add	r0, r8, r8, lsl #2
   6e228:	lsl	r0, r0, #2
   6e22c:	add	r0, r0, r7, lsl #3
   6e230:	add	r2, r0, #72	; 0x48
   6e234:	ldr	r0, [r4]
   6e238:	mov	r9, #0
   6e23c:	mov	r3, #0
   6e240:	bl	19774 <fputs@plt+0x838c>
   6e244:	cmp	r0, #0
   6e248:	beq	6e374 <fputs@plt+0x5cf8c>
   6e24c:	mov	lr, r5
   6e250:	add	r9, r0, #72	; 0x48
   6e254:	add	r1, r8, r8, lsl #1
   6e258:	str	r1, [sp, #4]
   6e25c:	add	r1, r9, r1, lsl #2
   6e260:	add	r2, r1, r7, lsl #3
   6e264:	stm	r0, {r8, r9}
   6e268:	str	r7, [r0, #8]
   6e26c:	str	r1, [r0, #12]
   6e270:	str	r2, [r0, #16]
   6e274:	ldr	r5, [sp, #8]
   6e278:	ldr	r1, [r5, #12]
   6e27c:	cmp	r1, #1
   6e280:	ldr	ip, [fp, #8]
   6e284:	blt	6e328 <fputs@plt+0x5cf40>
   6e288:	ldr	r1, [r5, #20]
   6e28c:	add	r4, r1, #18
   6e290:	mov	r1, #0
   6e294:	mov	r8, #0
   6e298:	b	6e2b0 <fputs@plt+0x5cec8>
   6e29c:	add	r4, r4, #48	; 0x30
   6e2a0:	add	r1, r1, #1
   6e2a4:	ldr	r2, [r5, #12]
   6e2a8:	cmp	r1, r2
   6e2ac:	bge	6e328 <fputs@plt+0x5cf40>
   6e2b0:	ldr	r2, [ip, #44]	; 0x2c
   6e2b4:	ldr	r6, [r4, #-10]
   6e2b8:	cmp	r6, r2
   6e2bc:	bne	6e29c <fputs@plt+0x5ceb4>
   6e2c0:	ldrd	r2, [r4, #14]
   6e2c4:	and	r3, r3, lr
   6e2c8:	and	r2, r2, sl
   6e2cc:	orrs	r2, r2, r3
   6e2d0:	bne	6e29c <fputs@plt+0x5ceb4>
   6e2d4:	ldrh	r2, [r4]
   6e2d8:	movw	r3, #63103	; 0xf67f
   6e2dc:	tst	r2, r3
   6e2e0:	beq	6e29c <fputs@plt+0x5ceb4>
   6e2e4:	ldr	r3, [r4, #-6]
   6e2e8:	add	ip, r8, r8, lsl #1
   6e2ec:	mov	r6, r9
   6e2f0:	str	r3, [r6, ip, lsl #2]!
   6e2f4:	str	r1, [r6, #8]
   6e2f8:	uxtb	r3, r2
   6e2fc:	cmp	r3, #1
   6e300:	movweq	r2, #2
   6e304:	uxtb	r3, r2
   6e308:	cmp	r3, #64	; 0x40
   6e30c:	ldrbeq	r2, [r4, #5]
   6e310:	add	r3, r9, ip, lsl #2
   6e314:	strb	r2, [r3, #4]
   6e318:	add	r8, r8, #1
   6e31c:	ldr	r5, [sp, #8]
   6e320:	ldr	ip, [fp, #8]
   6e324:	b	6e29c <fputs@plt+0x5ceb4>
   6e328:	cmp	r7, #1
   6e32c:	blt	6e36c <fputs@plt+0x5cf84>
   6e330:	ldr	r1, [sp, #4]
   6e334:	add	r1, r0, r1, lsl #2
   6e338:	add	r1, r1, #76	; 0x4c
   6e33c:	ldr	r2, [fp, #12]
   6e340:	ldr	r2, [r2, #4]
   6e344:	add	r2, r2, #12
   6e348:	ldr	r3, [r2, #-12]
   6e34c:	ldrsh	r3, [r3, #32]
   6e350:	str	r3, [r1, #-4]
   6e354:	ldrb	r3, [r2]
   6e358:	strb	r3, [r1]
   6e35c:	add	r1, r1, #8
   6e360:	add	r2, r2, #20
   6e364:	subs	r7, r7, #1
   6e368:	bne	6e348 <fputs@plt+0x5cf60>
   6e36c:	mov	r9, r0
   6e370:	b	6e384 <fputs@plt+0x5cf9c>
   6e374:	movw	r1, #20927	; 0x51bf
   6e378:	movt	r1, #8
   6e37c:	mov	r0, r4
   6e380:	bl	1aa38 <fputs@plt+0x9650>
   6e384:	mov	r0, r9
   6e388:	sub	sp, fp, #28
   6e38c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e390:	push	{r4, r5, r6, r7, fp, lr}
   6e394:	add	fp, sp, #16
   6e398:	mov	r4, r1
   6e39c:	mov	r5, r0
   6e3a0:	ldrh	r1, [r1, #44]	; 0x2c
   6e3a4:	mov	r0, #0
   6e3a8:	cmp	r1, r2
   6e3ac:	bge	6e408 <fputs@plt+0x5d020>
   6e3b0:	add	r0, r2, #7
   6e3b4:	bic	r7, r0, #7
   6e3b8:	lsl	r2, r7, #2
   6e3bc:	mov	r0, r5
   6e3c0:	mov	r3, #0
   6e3c4:	bl	20bb8 <fputs@plt+0xf7d0>
   6e3c8:	cmp	r0, #0
   6e3cc:	beq	6e40c <fputs@plt+0x5d024>
   6e3d0:	mov	r6, r0
   6e3d4:	ldr	r1, [r4, #48]	; 0x30
   6e3d8:	ldrh	r0, [r4, #44]	; 0x2c
   6e3dc:	lsl	r2, r0, #2
   6e3e0:	mov	r0, r6
   6e3e4:	bl	11244 <memcpy@plt>
   6e3e8:	ldr	r1, [r4, #48]	; 0x30
   6e3ec:	add	r0, r4, #56	; 0x38
   6e3f0:	cmp	r1, r0
   6e3f4:	movne	r0, r5
   6e3f8:	blne	13ddc <fputs@plt+0x29f4>
   6e3fc:	strh	r7, [r4, #44]	; 0x2c
   6e400:	str	r6, [r4, #48]	; 0x30
   6e404:	mov	r0, #0
   6e408:	pop	{r4, r5, r6, r7, fp, pc}
   6e40c:	mov	r0, #7
   6e410:	pop	{r4, r5, r6, r7, fp, pc}
   6e414:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e418:	add	fp, sp, #28
   6e41c:	sub	sp, sp, #36	; 0x24
   6e420:	mov	r1, r3
   6e424:	ldr	r6, [fp, #20]
   6e428:	ldr	r8, [r6]
   6e42c:	ldr	r3, [r6, #16]
   6e430:	str	r3, [sp, #24]
   6e434:	ldr	r7, [r0]
   6e438:	ldr	r3, [r0, #4]
   6e43c:	str	r3, [sp, #28]
   6e440:	str	r0, [sp]
   6e444:	ldr	r3, [r0, #12]
   6e448:	ldrb	r0, [r3, #16]
   6e44c:	str	r0, [sp, #8]
   6e450:	ldm	r7, {r0, r7}
   6e454:	str	r7, [sp, #12]
   6e458:	str	r0, [sp, #16]
   6e45c:	ldr	r0, [fp, #24]
   6e460:	mov	r9, #0
   6e464:	str	r9, [r0]
   6e468:	str	r3, [sp, #32]
   6e46c:	str	r2, [r3]
   6e470:	str	r1, [r3, #4]
   6e474:	add	r0, r6, #48	; 0x30
   6e478:	str	r0, [sp, #20]
   6e47c:	add	r0, r6, #64	; 0x40
   6e480:	str	r0, [sp, #4]
   6e484:	cmp	r8, #1
   6e488:	blt	6e500 <fputs@plt+0x5d118>
   6e48c:	ldr	r2, [fp, #12]
   6e490:	ldr	sl, [fp, #8]
   6e494:	ldr	lr, [fp, #16]
   6e498:	ldr	r0, [sp, #28]
   6e49c:	ldr	r3, [r0, #20]
   6e4a0:	ldr	r0, [fp, #20]
   6e4a4:	ldr	r7, [r0, #4]
   6e4a8:	add	r6, r7, #5
   6e4ac:	mov	r7, r8
   6e4b0:	b	6e4c0 <fputs@plt+0x5d0d8>
   6e4b4:	subs	r7, r7, #1
   6e4b8:	add	r6, r6, #12
   6e4bc:	beq	6e500 <fputs@plt+0x5d118>
   6e4c0:	strb	r9, [r6]
   6e4c4:	ldr	r4, [r6, #3]
   6e4c8:	add	r4, r4, r4, lsl #1
   6e4cc:	add	r4, r3, r4, lsl #4
   6e4d0:	ldrd	r0, [r4, #32]
   6e4d4:	and	ip, r1, r2
   6e4d8:	eor	r1, ip, r1
   6e4dc:	and	r5, r0, sl
   6e4e0:	eor	r0, r5, r0
   6e4e4:	orrs	r0, r0, r1
   6e4e8:	bne	6e4b4 <fputs@plt+0x5d0cc>
   6e4ec:	ldrh	r0, [r4, #18]
   6e4f0:	tst	r0, lr
   6e4f4:	moveq	r0, #1
   6e4f8:	strbeq	r0, [r6]
   6e4fc:	b	6e4b4 <fputs@plt+0x5d0cc>
   6e500:	lsl	r2, r8, #3
   6e504:	ldr	r7, [sp, #24]
   6e508:	mov	r0, r7
   6e50c:	mov	r1, #0
   6e510:	bl	1119c <memset@plt>
   6e514:	movw	r1, #17070	; 0x42ae
   6e518:	movt	r1, #21613	; 0x546d
   6e51c:	movw	r0, #40750	; 0x9f2e
   6e520:	movt	r0, #41607	; 0xa287
   6e524:	ldr	r6, [fp, #20]
   6e528:	strd	r0, [r6, #40]	; 0x28
   6e52c:	str	r9, [r6, #32]
   6e530:	str	r9, [r6, #20]
   6e534:	str	r9, [r6, #24]
   6e538:	mov	r0, #25
   6e53c:	ldr	r1, [sp, #20]
   6e540:	stm	r1, {r0, r9}
   6e544:	str	r9, [r6, #56]	; 0x38
   6e548:	ldr	r0, [sp, #8]
   6e54c:	add	r0, r0, r0, lsl #3
   6e550:	ldr	r1, [sp, #12]
   6e554:	add	sl, r1, r0, lsl #3
   6e558:	ldrd	r0, [sl, #64]	; 0x40
   6e55c:	ldr	r2, [sp, #4]
   6e560:	strd	r0, [r2]
   6e564:	ldr	r1, [sl, #24]!
   6e568:	ldr	r0, [sp, #16]
   6e56c:	mov	r2, r6
   6e570:	bl	6e7a0 <fputs@plt+0x5d3b8>
   6e574:	mov	r5, r0
   6e578:	cmp	r0, #0
   6e57c:	bne	6e794 <fputs@plt+0x5d3ac>
   6e580:	mov	r0, #0
   6e584:	cmp	r8, #0
   6e588:	ble	6e6c8 <fputs@plt+0x5d2e0>
   6e58c:	mov	r1, #0
   6e590:	ldr	r4, [sp, #32]
   6e594:	ldr	r2, [r4, #48]	; 0x30
   6e598:	str	r0, [r2, r1, lsl #2]
   6e59c:	add	r1, r1, #1
   6e5a0:	cmp	r8, r1
   6e5a4:	bne	6e594 <fputs@plt+0x5d1ac>
   6e5a8:	mov	r0, #0
   6e5ac:	strh	r0, [r4, #30]
   6e5b0:	cmp	r8, #1
   6e5b4:	blt	6e6d0 <fputs@plt+0x5d2e8>
   6e5b8:	ldr	r0, [r6, #4]
   6e5bc:	add	r2, r0, #8
   6e5c0:	mvn	ip, #0
   6e5c4:	mov	r5, #0
   6e5c8:	b	6e5dc <fputs@plt+0x5d1f4>
   6e5cc:	add	r2, r2, #12
   6e5d0:	add	r5, r5, #1
   6e5d4:	cmp	r8, r5
   6e5d8:	beq	6e6d4 <fputs@plt+0x5d2ec>
   6e5dc:	ldr	r1, [r7, r5, lsl #3]
   6e5e0:	subs	r3, r1, #1
   6e5e4:	blt	6e5cc <fputs@plt+0x5d1e4>
   6e5e8:	cmp	r1, r8
   6e5ec:	bgt	6e778 <fputs@plt+0x5d390>
   6e5f0:	ldr	r6, [r2]
   6e5f4:	cmp	r6, #0
   6e5f8:	bmi	6e778 <fputs@plt+0x5d390>
   6e5fc:	ldr	r0, [sp, #28]
   6e600:	ldr	r7, [r0, #12]
   6e604:	cmp	r6, r7
   6e608:	bge	6e778 <fputs@plt+0x5d390>
   6e60c:	ldr	r7, [r4, #48]	; 0x30
   6e610:	ldr	r0, [r7, r3, lsl #2]
   6e614:	cmp	r0, #0
   6e618:	bne	6e778 <fputs@plt+0x5d390>
   6e61c:	ldrb	r0, [r2, #-3]
   6e620:	cmp	r0, #0
   6e624:	beq	6e778 <fputs@plt+0x5d390>
   6e628:	ldr	r0, [sp, #28]
   6e62c:	ldr	r0, [r0, #20]
   6e630:	add	r6, r6, r6, lsl #1
   6e634:	add	r6, r0, r6, lsl #4
   6e638:	ldr	r4, [r6, #32]
   6e63c:	ldr	lr, [r6, #36]	; 0x24
   6e640:	ldr	r0, [sp, #32]
   6e644:	ldm	r0, {r0, r9}
   6e648:	orr	r0, r0, r4
   6e64c:	orr	r9, r9, lr
   6e650:	ldr	r4, [sp, #32]
   6e654:	stm	r4, {r0, r9}
   6e658:	ldr	r4, [sp, #32]
   6e65c:	str	r6, [r7, r3, lsl #2]
   6e660:	cmp	r3, ip
   6e664:	movgt	ip, r3
   6e668:	cmp	r1, #16
   6e66c:	ldr	r7, [sp, #24]
   6e670:	bgt	6e694 <fputs@plt+0x5d2ac>
   6e674:	add	r0, r7, r5, lsl #3
   6e678:	ldrb	r0, [r0, #4]
   6e67c:	cmp	r0, #0
   6e680:	beq	6e694 <fputs@plt+0x5d2ac>
   6e684:	ldrh	r0, [r4, #30]
   6e688:	mov	r1, #1
   6e68c:	orr	r0, r0, r1, lsl r3
   6e690:	strh	r0, [r4, #30]
   6e694:	ldrb	r0, [r6, #18]
   6e698:	ldr	r6, [fp, #20]
   6e69c:	tst	r0, #1
   6e6a0:	beq	6e5cc <fputs@plt+0x5d1e4>
   6e6a4:	mov	r0, #0
   6e6a8:	str	r0, [r6, #32]
   6e6ac:	ldr	r0, [r6, #56]	; 0x38
   6e6b0:	bic	r0, r0, #1
   6e6b4:	str	r0, [r6, #56]	; 0x38
   6e6b8:	ldr	r0, [fp, #24]
   6e6bc:	mov	r1, #1
   6e6c0:	str	r1, [r0]
   6e6c4:	b	6e5cc <fputs@plt+0x5d1e4>
   6e6c8:	ldr	r4, [sp, #32]
   6e6cc:	strh	r0, [r4, #30]
   6e6d0:	mvn	ip, #0
   6e6d4:	add	r0, ip, #1
   6e6d8:	strh	r0, [r4, #40]	; 0x28
   6e6dc:	ldr	r0, [r6, #20]
   6e6e0:	str	r0, [r4, #24]
   6e6e4:	ldr	r0, [r6, #28]
   6e6e8:	strb	r0, [r4, #28]
   6e6ec:	mov	r0, #0
   6e6f0:	str	r0, [r6, #28]
   6e6f4:	ldr	r1, [r6, #24]
   6e6f8:	str	r1, [r4, #32]
   6e6fc:	ldr	r1, [r6, #32]
   6e700:	cmp	r1, #0
   6e704:	mov	r1, #0
   6e708:	ldrne	r1, [r6, #8]
   6e70c:	strh	r0, [r4, #18]
   6e710:	strb	r1, [r4, #29]
   6e714:	vldr	d0, [r6, #40]	; 0x28
   6e718:	bl	6e828 <fputs@plt+0x5d440>
   6e71c:	strh	r0, [r4, #20]
   6e720:	ldr	r0, [sp, #20]
   6e724:	ldrd	r0, [r0]
   6e728:	bl	44150 <fputs@plt+0x32d68>
   6e72c:	strh	r0, [r4, #22]
   6e730:	ldr	r0, [r6, #56]	; 0x38
   6e734:	ldr	r1, [r4, #36]	; 0x24
   6e738:	orr	r2, r1, #4096	; 0x1000
   6e73c:	tst	r0, #1
   6e740:	biceq	r2, r1, #4096	; 0x1000
   6e744:	str	r2, [r4, #36]	; 0x24
   6e748:	ldr	r0, [sp]
   6e74c:	mov	r1, r4
   6e750:	bl	6e888 <fputs@plt+0x5d4a0>
   6e754:	mov	r5, r0
   6e758:	ldrb	r0, [r4, #28]
   6e75c:	cmp	r0, #0
   6e760:	beq	6e794 <fputs@plt+0x5d3ac>
   6e764:	ldr	r0, [r4, #32]
   6e768:	bl	14294 <fputs@plt+0x2eac>
   6e76c:	mov	r0, #0
   6e770:	strb	r0, [r4, #28]
   6e774:	b	6e794 <fputs@plt+0x5d3ac>
   6e778:	ldr	r0, [sl]
   6e77c:	ldr	r2, [r0]
   6e780:	movw	r1, #30491	; 0x771b
   6e784:	movt	r1, #8
   6e788:	ldr	r0, [sp, #16]
   6e78c:	bl	1aa38 <fputs@plt+0x9650>
   6e790:	mov	r5, #1
   6e794:	mov	r0, r5
   6e798:	sub	sp, fp, #28
   6e79c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e7a0:	push	{r4, r5, r6, sl, fp, lr}
   6e7a4:	add	fp, sp, #16
   6e7a8:	mov	r6, r2
   6e7ac:	mov	r4, r0
   6e7b0:	ldr	r0, [r0]
   6e7b4:	bl	461b8 <fputs@plt+0x34dd0>
   6e7b8:	ldr	r5, [r0, #8]
   6e7bc:	ldr	r0, [r5]
   6e7c0:	ldr	r2, [r0, #12]
   6e7c4:	mov	r0, r5
   6e7c8:	mov	r1, r6
   6e7cc:	blx	r2
   6e7d0:	cmp	r0, #0
   6e7d4:	beq	6e810 <fputs@plt+0x5d428>
   6e7d8:	cmp	r0, #7
   6e7dc:	bne	6e7ec <fputs@plt+0x5d404>
   6e7e0:	ldr	r0, [r4]
   6e7e4:	bl	19164 <fputs@plt+0x7d7c>
   6e7e8:	b	6e810 <fputs@plt+0x5d428>
   6e7ec:	ldr	r2, [r5, #8]
   6e7f0:	cmp	r2, #0
   6e7f4:	bne	6e800 <fputs@plt+0x5d418>
   6e7f8:	bl	190b4 <fputs@plt+0x7ccc>
   6e7fc:	mov	r2, r0
   6e800:	movw	r1, #20776	; 0x5128
   6e804:	movt	r1, #8
   6e808:	mov	r0, r4
   6e80c:	bl	1aa38 <fputs@plt+0x9650>
   6e810:	ldr	r0, [r5, #8]
   6e814:	bl	14294 <fputs@plt+0x2eac>
   6e818:	mov	r0, #0
   6e81c:	str	r0, [r5, #8]
   6e820:	ldr	r0, [r4, #68]	; 0x44
   6e824:	pop	{r4, r5, r6, sl, fp, pc}
   6e828:	push	{fp, lr}
   6e82c:	mov	fp, sp
   6e830:	mov	r0, #0
   6e834:	vmov.f64	d16, #112	; 0x3f800000  1.0
   6e838:	vcmpe.f64	d0, d16
   6e83c:	vmrs	APSR_nzcv, fpscr
   6e840:	bls	6e86c <fputs@plt+0x5d484>
   6e844:	vmov	r0, r1, d0
   6e848:	vldr	d16, [pc, #48]	; 6e880 <fputs@plt+0x5d498>
   6e84c:	vcmpe.f64	d0, d16
   6e850:	vmrs	APSR_nzcv, fpscr
   6e854:	bls	6e874 <fputs@plt+0x5d48c>
   6e858:	lsr	r0, r1, #20
   6e85c:	add	r0, r0, r0, lsl #2
   6e860:	movw	r1, #55316	; 0xd814
   6e864:	movt	r1, #65535	; 0xffff
   6e868:	add	r0, r1, r0, lsl #1
   6e86c:	sxth	r0, r0
   6e870:	pop	{fp, pc}
   6e874:	bl	7e7b8 <fputs@plt+0x6d3d0>
   6e878:	pop	{fp, lr}
   6e87c:	b	44150 <fputs@plt+0x32d68>
   6e880:	andeq	r0, r0, r0
   6e884:	bicsmi	ip, sp, r5, ror #26
   6e888:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6e88c:	add	fp, sp, #24
   6e890:	sub	sp, sp, #8
   6e894:	mov	r4, r1
   6e898:	mov	r1, r0
   6e89c:	ldr	r0, [r0, #16]
   6e8a0:	cmp	r0, #0
   6e8a4:	beq	6e8d0 <fputs@plt+0x5d4e8>
   6e8a8:	ldrh	r1, [r4, #40]	; 0x28
   6e8ac:	mov	r5, #0
   6e8b0:	cmp	r1, #0
   6e8b4:	beq	6e9d0 <fputs@plt+0x5d5e8>
   6e8b8:	ldrd	r2, [r4]
   6e8bc:	ldrsh	r1, [r4, #20]
   6e8c0:	ldrsh	r7, [r4, #22]
   6e8c4:	stm	sp, {r1, r7}
   6e8c8:	bl	6e9dc <fputs@plt+0x5d5f4>
   6e8cc:	b	6e9d0 <fputs@plt+0x5d5e8>
   6e8d0:	ldr	r6, [r1]
   6e8d4:	ldr	r0, [r6]
   6e8d8:	ldr	r5, [r0]
   6e8dc:	ldr	r0, [r6, #16]!
   6e8e0:	mov	r1, r4
   6e8e4:	bl	6eae8 <fputs@plt+0x5d700>
   6e8e8:	mov	r0, r6
   6e8ec:	mov	r1, r4
   6e8f0:	bl	6eb88 <fputs@plt+0x5d7a0>
   6e8f4:	cmp	r0, #0
   6e8f8:	beq	6e918 <fputs@plt+0x5d530>
   6e8fc:	mov	r7, r0
   6e900:	ldr	r6, [r0]
   6e904:	cmp	r6, #0
   6e908:	beq	6e99c <fputs@plt+0x5d5b4>
   6e90c:	mov	r7, r6
   6e910:	ldr	r0, [r7, #52]!	; 0x34
   6e914:	b	6e934 <fputs@plt+0x5d54c>
   6e918:	mov	r5, #0
   6e91c:	b	6e9d0 <fputs@plt+0x5d5e8>
   6e920:	ldr	r0, [r1, #52]	; 0x34
   6e924:	str	r0, [r7]
   6e928:	mov	r0, r5
   6e92c:	bl	6ecb8 <fputs@plt+0x5d8d0>
   6e930:	ldr	r0, [r7]
   6e934:	cmp	r0, #0
   6e938:	beq	6e95c <fputs@plt+0x5d574>
   6e93c:	mov	r0, r7
   6e940:	mov	r1, r4
   6e944:	bl	6eb88 <fputs@plt+0x5d7a0>
   6e948:	cmp	r0, #0
   6e94c:	movne	r7, r0
   6e950:	ldrne	r1, [r0]
   6e954:	cmpne	r1, #0
   6e958:	bne	6e920 <fputs@plt+0x5d538>
   6e95c:	mov	r0, r5
   6e960:	mov	r1, r6
   6e964:	mov	r2, r4
   6e968:	bl	6ecdc <fputs@plt+0x5d8f4>
   6e96c:	mov	r5, r0
   6e970:	ldrb	r0, [r6, #37]	; 0x25
   6e974:	tst	r0, #4
   6e978:	bne	6e9d0 <fputs@plt+0x5d5e8>
   6e97c:	ldr	r0, [r6, #28]
   6e980:	cmp	r0, #0
   6e984:	beq	6e9d0 <fputs@plt+0x5d5e8>
   6e988:	ldr	r0, [r0, #44]	; 0x2c
   6e98c:	cmp	r0, #0
   6e990:	moveq	r0, #0
   6e994:	streq	r0, [r6, #28]
   6e998:	b	6e9d0 <fputs@plt+0x5d5e8>
   6e99c:	mov	r8, #0
   6e9a0:	mov	r0, r5
   6e9a4:	mov	r2, #72	; 0x48
   6e9a8:	mov	r3, #0
   6e9ac:	bl	20bb8 <fputs@plt+0xf7d0>
   6e9b0:	str	r0, [r7]
   6e9b4:	cmp	r0, #0
   6e9b8:	beq	6e9cc <fputs@plt+0x5d5e4>
   6e9bc:	mov	r6, r0
   6e9c0:	bl	67cf0 <fputs@plt+0x56908>
   6e9c4:	str	r8, [r6, #52]	; 0x34
   6e9c8:	b	6e95c <fputs@plt+0x5d574>
   6e9cc:	mov	r5, #7
   6e9d0:	mov	r0, r5
   6e9d4:	sub	sp, fp, #24
   6e9d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6e9dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e9e0:	add	fp, sp, #28
   6e9e4:	mov	r9, r3
   6e9e8:	mov	sl, r2
   6e9ec:	mov	r1, r0
   6e9f0:	ldrh	r8, [r1], #8
   6e9f4:	ldr	ip, [fp, #12]
   6e9f8:	ldr	lr, [fp, #8]
   6e9fc:	cmp	r8, #0
   6ea00:	beq	6ea74 <fputs@plt+0x5d68c>
   6ea04:	movw	r6, #65535	; 0xffff
   6ea08:	mov	r5, r1
   6ea0c:	mov	r7, r8
   6ea10:	b	6ea24 <fputs@plt+0x5d63c>
   6ea14:	add	r5, r5, #16
   6ea18:	sub	r7, r7, #1
   6ea1c:	tst	r7, r6
   6ea20:	beq	6ea6c <fputs@plt+0x5d684>
   6ea24:	ldrsh	r4, [r5, #8]
   6ea28:	cmp	r4, lr
   6ea2c:	blt	6ea44 <fputs@plt+0x5d65c>
   6ea30:	ldrd	r2, [r5]
   6ea34:	bic	r3, r9, r3
   6ea38:	bic	r2, sl, r2
   6ea3c:	orrs	r2, r2, r3
   6ea40:	beq	6ea8c <fputs@plt+0x5d6a4>
   6ea44:	cmp	r4, lr
   6ea48:	bgt	6ea14 <fputs@plt+0x5d62c>
   6ea4c:	ldrd	r2, [r5]
   6ea50:	and	r4, r3, r9
   6ea54:	eor	r3, r4, r3
   6ea58:	and	r4, r2, sl
   6ea5c:	eor	r2, r4, r2
   6ea60:	orrs	r2, r2, r3
   6ea64:	bne	6ea14 <fputs@plt+0x5d62c>
   6ea68:	b	6eae4 <fputs@plt+0x5d6fc>
   6ea6c:	cmp	r8, #3
   6ea70:	bcs	6ea94 <fputs@plt+0x5d6ac>
   6ea74:	lsl	r1, r8, #4
   6ea78:	add	r2, r8, #1
   6ea7c:	strh	r2, [r0], r1
   6ea80:	strh	ip, [r0, #18]
   6ea84:	add	r1, r0, #8
   6ea88:	b	6eacc <fputs@plt+0x5d6e4>
   6ea8c:	mov	r1, r5
   6ea90:	b	6eacc <fputs@plt+0x5d6e4>
   6ea94:	sub	r4, r8, #1
   6ea98:	add	r5, r0, #32
   6ea9c:	ldrh	r0, [r0, #16]
   6eaa0:	mov	r6, r5
   6eaa4:	ldrsh	r2, [r6], #16
   6eaa8:	sxth	r0, r0
   6eaac:	cmp	r0, r2
   6eab0:	subgt	r1, r5, #8
   6eab4:	ldrsh	r0, [r1, #8]
   6eab8:	subs	r4, r4, #1
   6eabc:	mov	r5, r6
   6eac0:	bne	6eaa4 <fputs@plt+0x5d6bc>
   6eac4:	cmp	r0, lr
   6eac8:	ble	6eae4 <fputs@plt+0x5d6fc>
   6eacc:	strh	lr, [r1, #8]
   6ead0:	str	sl, [r1]
   6ead4:	str	r9, [r1, #4]
   6ead8:	ldrsh	r0, [r1, #10]
   6eadc:	cmp	r0, ip
   6eae0:	strhgt	ip, [r1, #10]
   6eae4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6eae8:	push	{r4, r5, fp, lr}
   6eaec:	add	fp, sp, #8
   6eaf0:	mov	r5, r0
   6eaf4:	ldrb	r0, [r1, #37]	; 0x25
   6eaf8:	tst	r0, #2
   6eafc:	cmpne	r5, #0
   6eb00:	beq	6eb84 <fputs@plt+0x5d79c>
   6eb04:	mov	r4, r1
   6eb08:	b	6eb2c <fputs@plt+0x5d744>
   6eb0c:	ldrh	r0, [r5, #20]
   6eb10:	strh	r0, [r4, #20]
   6eb14:	ldrh	r0, [r5, #22]
   6eb18:	sub	r0, r0, #1
   6eb1c:	strh	r0, [r4, #22]
   6eb20:	ldr	r5, [r5, #52]	; 0x34
   6eb24:	cmp	r5, #0
   6eb28:	beq	6eb84 <fputs@plt+0x5d79c>
   6eb2c:	ldrb	r0, [r4, #16]
   6eb30:	ldrb	r1, [r5, #16]
   6eb34:	cmp	r1, r0
   6eb38:	bne	6eb20 <fputs@plt+0x5d738>
   6eb3c:	ldrb	r0, [r5, #37]	; 0x25
   6eb40:	tst	r0, #2
   6eb44:	beq	6eb20 <fputs@plt+0x5d738>
   6eb48:	mov	r0, r5
   6eb4c:	mov	r1, r4
   6eb50:	bl	6ed98 <fputs@plt+0x5d9b0>
   6eb54:	cmp	r0, #0
   6eb58:	bne	6eb0c <fputs@plt+0x5d724>
   6eb5c:	mov	r0, r4
   6eb60:	mov	r1, r5
   6eb64:	bl	6ed98 <fputs@plt+0x5d9b0>
   6eb68:	cmp	r0, #0
   6eb6c:	beq	6eb20 <fputs@plt+0x5d738>
   6eb70:	ldrh	r0, [r5, #20]
   6eb74:	strh	r0, [r4, #20]
   6eb78:	ldrh	r0, [r5, #22]
   6eb7c:	add	r0, r0, #1
   6eb80:	b	6eb1c <fputs@plt+0x5d734>
   6eb84:	pop	{r4, r5, fp, pc}
   6eb88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6eb8c:	add	fp, sp, #28
   6eb90:	ldr	r3, [r0]
   6eb94:	cmp	r3, #0
   6eb98:	beq	6eca8 <fputs@plt+0x5d8c0>
   6eb9c:	ldrb	lr, [r1, #16]
   6eba0:	movw	ip, #513	; 0x201
   6eba4:	b	6ebb8 <fputs@plt+0x5d7d0>
   6eba8:	ldr	r3, [r0, #52]!	; 0x34
   6ebac:	cmp	r3, #0
   6ebb0:	mov	r2, r0
   6ebb4:	beq	6eca4 <fputs@plt+0x5d8bc>
   6ebb8:	mov	r2, r0
   6ebbc:	mov	r0, r3
   6ebc0:	ldrb	r3, [r3, #16]
   6ebc4:	cmp	r3, lr
   6ebc8:	bne	6eba8 <fputs@plt+0x5d7c0>
   6ebcc:	ldrb	r3, [r1, #17]
   6ebd0:	ldrb	r4, [r0, #17]
   6ebd4:	cmp	r4, r3
   6ebd8:	bne	6eba8 <fputs@plt+0x5d7c0>
   6ebdc:	ldrb	r3, [r0, #37]	; 0x25
   6ebe0:	tst	r3, #64	; 0x40
   6ebe4:	beq	6ec24 <fputs@plt+0x5d83c>
   6ebe8:	ldrh	r3, [r1, #42]	; 0x2a
   6ebec:	cmp	r3, #0
   6ebf0:	bne	6ec24 <fputs@plt+0x5d83c>
   6ebf4:	ldr	r3, [r1, #36]	; 0x24
   6ebf8:	and	r3, r3, ip
   6ebfc:	cmp	r3, ip
   6ec00:	bne	6ec24 <fputs@plt+0x5d83c>
   6ec04:	ldrd	r4, [r0]
   6ec08:	ldrd	r6, [r1]
   6ec0c:	and	r3, r7, r5
   6ec10:	eor	r3, r3, r7
   6ec14:	and	r4, r6, r4
   6ec18:	eor	r4, r4, r6
   6ec1c:	orrs	r3, r4, r3
   6ec20:	beq	6eca4 <fputs@plt+0x5d8bc>
   6ec24:	ldrd	r8, [r0]
   6ec28:	ldm	r1, {r4, sl}
   6ec2c:	and	r3, sl, r9
   6ec30:	eor	r7, r3, r9
   6ec34:	and	r6, r4, r8
   6ec38:	eor	r5, r6, r8
   6ec3c:	orrs	r5, r5, r7
   6ec40:	bne	6ec74 <fputs@plt+0x5d88c>
   6ec44:	ldrsh	r5, [r1, #18]
   6ec48:	ldrsh	r7, [r0, #18]
   6ec4c:	cmp	r7, r5
   6ec50:	bgt	6ec74 <fputs@plt+0x5d88c>
   6ec54:	ldrsh	r5, [r1, #20]
   6ec58:	ldrsh	r7, [r0, #20]
   6ec5c:	cmp	r7, r5
   6ec60:	bgt	6ec74 <fputs@plt+0x5d88c>
   6ec64:	ldrsh	r5, [r1, #22]
   6ec68:	ldrsh	r7, [r0, #22]
   6ec6c:	cmp	r7, r5
   6ec70:	ble	6ecac <fputs@plt+0x5d8c4>
   6ec74:	eor	r4, r6, r4
   6ec78:	eor	r3, r3, sl
   6ec7c:	orrs	r3, r4, r3
   6ec80:	bne	6eba8 <fputs@plt+0x5d7c0>
   6ec84:	ldrsh	r3, [r1, #20]
   6ec88:	ldrsh	r4, [r0, #20]
   6ec8c:	cmp	r4, r3
   6ec90:	blt	6eba8 <fputs@plt+0x5d7c0>
   6ec94:	ldrsh	r3, [r1, #22]
   6ec98:	ldrsh	r4, [r0, #22]
   6ec9c:	cmp	r4, r3
   6eca0:	blt	6eba8 <fputs@plt+0x5d7c0>
   6eca4:	mov	r0, r2
   6eca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ecac:	mov	r2, #0
   6ecb0:	mov	r0, r2
   6ecb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ecb8:	push	{r4, r5, fp, lr}
   6ecbc:	add	fp, sp, #8
   6ecc0:	mov	r4, r1
   6ecc4:	mov	r5, r0
   6ecc8:	bl	6e0e8 <fputs@plt+0x5cd00>
   6eccc:	mov	r0, r5
   6ecd0:	mov	r1, r4
   6ecd4:	pop	{r4, r5, fp, lr}
   6ecd8:	b	13ddc <fputs@plt+0x29f4>
   6ecdc:	push	{r4, r5, r6, sl, fp, lr}
   6ece0:	add	fp, sp, #16
   6ece4:	mov	r4, r2
   6ece8:	mov	r5, r1
   6ecec:	mov	r6, r0
   6ecf0:	bl	6ee50 <fputs@plt+0x5da68>
   6ecf4:	ldrh	r2, [r4, #40]	; 0x28
   6ecf8:	mov	r0, r6
   6ecfc:	mov	r1, r5
   6ed00:	bl	6e390 <fputs@plt+0x5cfa8>
   6ed04:	cmp	r0, #0
   6ed08:	beq	6ed24 <fputs@plt+0x5d93c>
   6ed0c:	mov	r0, #0
   6ed10:	str	r0, [r5, #24]
   6ed14:	str	r0, [r5, #28]
   6ed18:	str	r0, [r5, #32]
   6ed1c:	mov	r0, #7
   6ed20:	pop	{r4, r5, r6, sl, fp, pc}
   6ed24:	add	r0, r4, #16
   6ed28:	add	r1, r4, #28
   6ed2c:	vld1.32	{d16-d17}, [r1]
   6ed30:	add	r1, r5, #28
   6ed34:	mov	r2, #36	; 0x24
   6ed38:	vld1.64	{d18-d19}, [r0]
   6ed3c:	mov	r6, r4
   6ed40:	vld1.64	{d20-d21}, [r6], r2
   6ed44:	vst1.32	{d16-d17}, [r1]
   6ed48:	add	r0, r5, #16
   6ed4c:	vst1.64	{d18-d19}, [r0]
   6ed50:	mov	r0, #40	; 0x28
   6ed54:	mov	r1, r5
   6ed58:	vst1.64	{d20-d21}, [r1], r0
   6ed5c:	ldrh	r0, [r1]
   6ed60:	lsl	r2, r0, #2
   6ed64:	ldr	r0, [r5, #48]	; 0x30
   6ed68:	ldr	r1, [r4, #48]	; 0x30
   6ed6c:	bl	11244 <memcpy@plt>
   6ed70:	ldr	r1, [r6]
   6ed74:	mov	r0, #0
   6ed78:	tst	r1, #1024	; 0x400
   6ed7c:	bne	6ed90 <fputs@plt+0x5d9a8>
   6ed80:	tst	r1, #16384	; 0x4000
   6ed84:	movne	r0, #0
   6ed88:	strne	r0, [r4, #28]
   6ed8c:	pop	{r4, r5, r6, sl, fp, pc}
   6ed90:	strb	r0, [r4, #28]
   6ed94:	pop	{r4, r5, r6, sl, fp, pc}
   6ed98:	push	{r4, r5, fp, lr}
   6ed9c:	add	fp, sp, #8
   6eda0:	mov	r2, r0
   6eda4:	ldrh	r3, [r1, #42]	; 0x2a
   6eda8:	ldrh	r4, [r0, #42]	; 0x2a
   6edac:	mov	r0, #0
   6edb0:	cmp	r3, r4
   6edb4:	bhi	6ee4c <fputs@plt+0x5da64>
   6edb8:	ldrh	ip, [r1, #40]	; 0x28
   6edbc:	sub	r3, ip, r3
   6edc0:	ldrh	r5, [r2, #40]	; 0x28
   6edc4:	sub	r4, r5, r4
   6edc8:	cmp	r4, r3
   6edcc:	bge	6ee4c <fputs@plt+0x5da64>
   6edd0:	ldrsh	r3, [r1, #20]
   6edd4:	ldrsh	r4, [r2, #20]
   6edd8:	cmp	r4, r3
   6eddc:	blt	6edf4 <fputs@plt+0x5da0c>
   6ede0:	bgt	6ee4c <fputs@plt+0x5da64>
   6ede4:	ldrsh	r3, [r1, #22]
   6ede8:	ldrsh	r4, [r2, #22]
   6edec:	cmp	r4, r3
   6edf0:	popgt	{r4, r5, fp, pc}
   6edf4:	cmp	r5, #0
   6edf8:	beq	6ee48 <fputs@plt+0x5da60>
   6edfc:	sub	ip, ip, #1
   6ee00:	ldr	lr, [r2, #48]	; 0x30
   6ee04:	b	6ee10 <fputs@plt+0x5da28>
   6ee08:	cmp	r5, #0
   6ee0c:	ble	6ee48 <fputs@plt+0x5da60>
   6ee10:	sub	r5, r5, #1
   6ee14:	ldr	r2, [lr, r5, lsl #2]
   6ee18:	cmp	r2, #0
   6ee1c:	beq	6ee08 <fputs@plt+0x5da20>
   6ee20:	mov	r4, ip
   6ee24:	add	r3, r4, #1
   6ee28:	cmp	r3, #1
   6ee2c:	blt	6ee4c <fputs@plt+0x5da64>
   6ee30:	ldr	r3, [r1, #48]	; 0x30
   6ee34:	ldr	r3, [r3, r4, lsl #2]
   6ee38:	sub	r4, r4, #1
   6ee3c:	cmp	r3, r2
   6ee40:	bne	6ee24 <fputs@plt+0x5da3c>
   6ee44:	b	6ee08 <fputs@plt+0x5da20>
   6ee48:	mov	r0, #1
   6ee4c:	pop	{r4, r5, fp, pc}
   6ee50:	push	{r4, r5, fp, lr}
   6ee54:	add	fp, sp, #8
   6ee58:	mov	r5, r0
   6ee5c:	ldr	r0, [r1, #36]	; 0x24
   6ee60:	tst	r0, #17408	; 0x4400
   6ee64:	beq	6eecc <fputs@plt+0x5dae4>
   6ee68:	mov	r4, r1
   6ee6c:	tst	r0, #1024	; 0x400
   6ee70:	beq	6ee98 <fputs@plt+0x5dab0>
   6ee74:	ldrb	r1, [r4, #28]
   6ee78:	cmp	r1, #0
   6ee7c:	beq	6ee98 <fputs@plt+0x5dab0>
   6ee80:	ldr	r0, [r4, #32]
   6ee84:	bl	14294 <fputs@plt+0x2eac>
   6ee88:	mov	r0, #0
   6ee8c:	str	r0, [r4, #32]
   6ee90:	strb	r0, [r4, #28]
   6ee94:	pop	{r4, r5, fp, pc}
   6ee98:	tst	r0, #16384	; 0x4000
   6ee9c:	beq	6eecc <fputs@plt+0x5dae4>
   6eea0:	ldr	r0, [r4, #28]
   6eea4:	cmp	r0, #0
   6eea8:	popeq	{r4, r5, fp, pc}
   6eeac:	ldr	r1, [r0, #16]
   6eeb0:	mov	r0, r5
   6eeb4:	bl	13ddc <fputs@plt+0x29f4>
   6eeb8:	ldr	r1, [r4, #28]
   6eebc:	mov	r0, r5
   6eec0:	bl	13ddc <fputs@plt+0x29f4>
   6eec4:	mov	r0, #0
   6eec8:	str	r0, [r4, #28]
   6eecc:	pop	{r4, r5, fp, pc}
   6eed0:	mov	r1, #0
   6eed4:	cmp	r0, #11
   6eed8:	blt	6eef4 <fputs@plt+0x5db0c>
   6eedc:	push	{fp, lr}
   6eee0:	mov	fp, sp
   6eee4:	asr	r1, r0, #31
   6eee8:	bl	44150 <fputs@plt+0x32d68>
   6eeec:	sub	r1, r0, #33	; 0x21
   6eef0:	pop	{fp, lr}
   6eef4:	sxth	r0, r1
   6eef8:	bx	lr
   6eefc:	push	{r4, r5, fp, lr}
   6ef00:	add	fp, sp, #8
   6ef04:	mov	ip, r0
   6ef08:	ldr	lr, [r1, #44]	; 0x2c
   6ef0c:	ldr	r4, [r0, #8]
   6ef10:	mov	r0, #0
   6ef14:	cmp	r4, lr
   6ef18:	bne	6ef68 <fputs@plt+0x5db80>
   6ef1c:	ldrb	r4, [ip, #18]
   6ef20:	tst	r4, #130	; 0x82
   6ef24:	beq	6ef68 <fputs@plt+0x5db80>
   6ef28:	ldrd	r4, [ip, #32]
   6ef2c:	and	r3, r5, r3
   6ef30:	and	r2, r4, r2
   6ef34:	orrs	r2, r2, r3
   6ef38:	popne	{r4, r5, fp, pc}
   6ef3c:	ldr	r2, [ip, #12]
   6ef40:	cmp	r2, #0
   6ef44:	bmi	6ef68 <fputs@plt+0x5db80>
   6ef48:	ldr	r0, [r1, #16]
   6ef4c:	ldr	r0, [r0, #4]
   6ef50:	add	r0, r0, r2, lsl #4
   6ef54:	ldrb	r1, [r0, #13]
   6ef58:	ldr	r0, [ip]
   6ef5c:	bl	5bd40 <fputs@plt+0x4a958>
   6ef60:	cmp	r0, #0
   6ef64:	movwne	r0, #1
   6ef68:	pop	{r4, r5, fp, pc}
   6ef6c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6ef70:	add	fp, sp, #24
   6ef74:	mov	r4, r2
   6ef78:	mov	r8, r1
   6ef7c:	mov	r9, r0
   6ef80:	ldrb	r0, [r2]
   6ef84:	cmp	r0, #72	; 0x48
   6ef88:	bne	6efb4 <fputs@plt+0x5dbcc>
   6ef8c:	ldr	r2, [r4, #12]
   6ef90:	mov	r0, r9
   6ef94:	mov	r1, r8
   6ef98:	bl	6ef6c <fputs@plt+0x5db84>
   6ef9c:	cmp	r0, #0
   6efa0:	beq	6f010 <fputs@plt+0x5dc28>
   6efa4:	ldr	r4, [r4, #16]
   6efa8:	ldrb	r0, [r4]
   6efac:	cmp	r0, #72	; 0x48
   6efb0:	beq	6ef8c <fputs@plt+0x5dba4>
   6efb4:	ldr	r0, [r8, #12]
   6efb8:	cmp	r0, #1
   6efbc:	blt	6f010 <fputs@plt+0x5dc28>
   6efc0:	ldr	r5, [r8, #20]
   6efc4:	mov	r6, #0
   6efc8:	ldr	r7, [r5]
   6efcc:	mov	r0, r7
   6efd0:	mov	r1, r4
   6efd4:	mov	r2, r9
   6efd8:	bl	6f980 <fputs@plt+0x5e598>
   6efdc:	cmp	r0, #0
   6efe0:	beq	6effc <fputs@plt+0x5dc14>
   6efe4:	ldrb	r1, [r7, #4]
   6efe8:	mov	r0, #1
   6efec:	tst	r1, #1
   6eff0:	ldrshne	r1, [r7, #36]	; 0x24
   6eff4:	cmpne	r1, r9
   6eff8:	beq	6f014 <fputs@plt+0x5dc2c>
   6effc:	add	r5, r5, #48	; 0x30
   6f000:	add	r6, r6, #1
   6f004:	ldr	r0, [r8, #12]
   6f008:	cmp	r6, r0
   6f00c:	blt	6efc8 <fputs@plt+0x5dbe0>
   6f010:	mov	r0, #0
   6f014:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6f018:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6f01c:	add	fp, sp, #28
   6f020:	sub	sp, sp, #12
   6f024:	mov	r5, r1
   6f028:	mov	r1, r0
   6f02c:	ldrb	r3, [r5, #55]	; 0x37
   6f030:	mov	r0, #0
   6f034:	tst	r3, #4
   6f038:	bne	6f174 <fputs@plt+0x5dd8c>
   6f03c:	ldr	r1, [r1]
   6f040:	ldr	r3, [r1, #8]
   6f044:	cmp	r3, #0
   6f048:	beq	6f174 <fputs@plt+0x5dd8c>
   6f04c:	str	r2, [sp, #8]
   6f050:	ldr	r1, [r3]
   6f054:	cmp	r1, #1
   6f058:	blt	6f174 <fputs@plt+0x5dd8c>
   6f05c:	ldr	r0, [r3, #4]
   6f060:	str	r0, [sp, #4]
   6f064:	mov	r7, #0
   6f068:	str	r3, [sp]
   6f06c:	b	6f088 <fputs@plt+0x5dca0>
   6f070:	add	r7, r7, #1
   6f074:	ldr	r0, [sp]
   6f078:	ldr	r1, [r0]
   6f07c:	mov	r0, #0
   6f080:	cmp	r7, r1
   6f084:	bge	6f174 <fputs@plt+0x5dd8c>
   6f088:	add	r0, r7, r7, lsl #2
   6f08c:	ldr	r1, [sp, #4]
   6f090:	ldr	r0, [r1, r0, lsl #2]
   6f094:	bl	5a40c <fputs@plt+0x49024>
   6f098:	mov	r6, r0
   6f09c:	ldrb	r0, [r0]
   6f0a0:	cmp	r0, #152	; 0x98
   6f0a4:	bne	6f104 <fputs@plt+0x5dd1c>
   6f0a8:	ldr	r0, [r6, #28]
   6f0ac:	ldr	r1, [sp, #8]
   6f0b0:	cmp	r0, r1
   6f0b4:	bne	6f104 <fputs@plt+0x5dd1c>
   6f0b8:	ldrsh	r1, [r6, #32]
   6f0bc:	mov	r0, #1
   6f0c0:	cmp	r1, #0
   6f0c4:	bmi	6f174 <fputs@plt+0x5dd8c>
   6f0c8:	ldrh	r2, [r5, #50]	; 0x32
   6f0cc:	cmp	r2, #0
   6f0d0:	beq	6f070 <fputs@plt+0x5dc88>
   6f0d4:	ldr	r2, [r5, #4]
   6f0d8:	mov	r3, #0
   6f0dc:	ldrh	r6, [r2]
   6f0e0:	uxth	r4, r1
   6f0e4:	cmp	r4, r6
   6f0e8:	beq	6f174 <fputs@plt+0x5dd8c>
   6f0ec:	add	r3, r3, #1
   6f0f0:	add	r2, r2, #2
   6f0f4:	ldrh	r6, [r5, #50]	; 0x32
   6f0f8:	cmp	r3, r6
   6f0fc:	bcc	6f0dc <fputs@plt+0x5dcf4>
   6f100:	b	6f070 <fputs@plt+0x5dc88>
   6f104:	ldr	r8, [r5, #40]	; 0x28
   6f108:	cmp	r8, #0
   6f10c:	beq	6f070 <fputs@plt+0x5dc88>
   6f110:	ldrh	r0, [r5, #50]	; 0x32
   6f114:	cmp	r0, #0
   6f118:	beq	6f070 <fputs@plt+0x5dc88>
   6f11c:	ldr	r9, [r5, #4]
   6f120:	mov	sl, #0
   6f124:	mov	r4, #0
   6f128:	b	6f144 <fputs@plt+0x5dd5c>
   6f12c:	add	sl, sl, #20
   6f130:	add	r9, r9, #2
   6f134:	add	r4, r4, #1
   6f138:	ldrh	r0, [r5, #50]	; 0x32
   6f13c:	cmp	r4, r0
   6f140:	bcs	6f070 <fputs@plt+0x5dc88>
   6f144:	ldrh	r0, [r9]
   6f148:	movw	r1, #65534	; 0xfffe
   6f14c:	cmp	r0, r1
   6f150:	bne	6f12c <fputs@plt+0x5dd44>
   6f154:	ldr	r0, [r8, #4]
   6f158:	ldr	r1, [r0, sl]
   6f15c:	mov	r0, r6
   6f160:	ldr	r2, [sp, #8]
   6f164:	bl	5a460 <fputs@plt+0x49078>
   6f168:	cmp	r0, #0
   6f16c:	bne	6f12c <fputs@plt+0x5dd44>
   6f170:	mov	r0, #1
   6f174:	sub	sp, fp, #28
   6f178:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6f17c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6f180:	add	fp, sp, #28
   6f184:	sub	sp, sp, #12
   6f188:	mov	r4, r1
   6f18c:	ldr	r7, [r0, #12]
   6f190:	cmp	r7, #1
   6f194:	str	r2, [sp, #4]
   6f198:	blt	6f2f4 <fputs@plt+0x5df0c>
   6f19c:	mov	r6, r0
   6f1a0:	ldrd	r0, [r4]
   6f1a4:	ldr	r2, [r4, #12]
   6f1a8:	mov	lr, r4
   6f1ac:	ldr	r3, [lr, #8]!
   6f1b0:	orr	r0, r3, r0
   6f1b4:	mvn	r9, r0
   6f1b8:	orr	r0, r2, r1
   6f1bc:	mvn	r8, r0
   6f1c0:	ldr	sl, [r6, #20]
   6f1c4:	mov	ip, #0
   6f1c8:	str	r8, [sp]
   6f1cc:	b	6f1e8 <fputs@plt+0x5de00>
   6f1d0:	add	r0, r0, r1
   6f1d4:	strh	r0, [r4, #22]
   6f1d8:	add	sl, sl, #48	; 0x30
   6f1dc:	sub	r7, r7, #1
   6f1e0:	cmp	r7, #0
   6f1e4:	ble	6f2f8 <fputs@plt+0x5df10>
   6f1e8:	ldrb	r0, [sl, #20]
   6f1ec:	tst	r0, #2
   6f1f0:	bne	6f2f8 <fputs@plt+0x5df10>
   6f1f4:	ldrd	r0, [sl, #40]	; 0x28
   6f1f8:	and	r2, r1, r8
   6f1fc:	and	r3, r0, r9
   6f200:	orrs	r2, r3, r2
   6f204:	bne	6f1d8 <fputs@plt+0x5ddf0>
   6f208:	ldrd	r2, [lr]
   6f20c:	and	r1, r3, r1
   6f210:	and	r0, r2, r0
   6f214:	orrs	r0, r0, r1
   6f218:	beq	6f1d8 <fputs@plt+0x5ddf0>
   6f21c:	ldrh	r0, [r4, #40]	; 0x28
   6f220:	cmp	r0, #0
   6f224:	beq	6f278 <fputs@plt+0x5de90>
   6f228:	ldr	r1, [r4, #48]	; 0x30
   6f22c:	sub	r1, r1, #4
   6f230:	b	6f240 <fputs@plt+0x5de58>
   6f234:	sub	r0, r0, #1
   6f238:	cmp	r0, #0
   6f23c:	ble	6f278 <fputs@plt+0x5de90>
   6f240:	ldr	r2, [r1, r0, lsl #2]
   6f244:	cmp	r2, #0
   6f248:	beq	6f234 <fputs@plt+0x5de4c>
   6f24c:	cmp	r2, sl
   6f250:	beq	6f1d8 <fputs@plt+0x5ddf0>
   6f254:	ldr	r2, [r2, #4]
   6f258:	cmp	r2, #0
   6f25c:	bmi	6f234 <fputs@plt+0x5de4c>
   6f260:	ldr	r3, [r6, #20]
   6f264:	add	r2, r2, r2, lsl #1
   6f268:	add	r2, r3, r2, lsl #4
   6f26c:	cmp	r2, sl
   6f270:	bne	6f234 <fputs@plt+0x5de4c>
   6f274:	b	6f1d8 <fputs@plt+0x5ddf0>
   6f278:	ldrh	r0, [r4, #22]
   6f27c:	ldrsh	r1, [sl, #16]
   6f280:	cmp	r1, #0
   6f284:	ble	6f1d0 <fputs@plt+0x5dde8>
   6f288:	sub	r0, r0, #1
   6f28c:	strh	r0, [r4, #22]
   6f290:	ldrb	r0, [sl, #18]
   6f294:	tst	r0, #130	; 0x82
   6f298:	beq	6f1d8 <fputs@plt+0x5ddf0>
   6f29c:	ldr	r0, [sl]
   6f2a0:	ldr	r0, [r0, #16]
   6f2a4:	add	r1, sp, #8
   6f2a8:	mov	r5, ip
   6f2ac:	mov	r8, lr
   6f2b0:	bl	5b71c <fputs@plt+0x4a334>
   6f2b4:	mov	lr, r8
   6f2b8:	ldr	r8, [sp]
   6f2bc:	mov	ip, r5
   6f2c0:	ldr	r1, [sp, #8]
   6f2c4:	add	r1, r1, #1
   6f2c8:	cmp	r1, #3
   6f2cc:	mov	r1, #20
   6f2d0:	movwcc	r1, #10
   6f2d4:	cmp	r0, #0
   6f2d8:	mov	r0, #20
   6f2dc:	moveq	r1, r0
   6f2e0:	str	r1, [sp, #8]
   6f2e4:	sxth	r0, r5
   6f2e8:	cmp	r1, r0
   6f2ec:	movgt	ip, r1
   6f2f0:	b	6f1d8 <fputs@plt+0x5ddf0>
   6f2f4:	mov	ip, #0
   6f2f8:	sxth	r0, ip
   6f2fc:	ldr	r1, [sp, #4]
   6f300:	sub	r0, r1, r0
   6f304:	ldrsh	r1, [r4, #22]
   6f308:	cmp	r0, r1
   6f30c:	strhlt	r0, [r4, #22]
   6f310:	sub	sp, fp, #28
   6f314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6f318:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6f31c:	add	fp, sp, #28
   6f320:	sub	sp, sp, #172	; 0xac
   6f324:	mov	r8, r2
   6f328:	ldr	r2, [r0]
   6f32c:	ldr	r2, [r2]
   6f330:	ldr	r7, [r2]
   6f334:	ldrb	r2, [r7, #69]	; 0x45
   6f338:	mov	r6, #7
   6f33c:	cmp	r2, #0
   6f340:	bne	6f974 <fputs@plt+0x5e58c>
   6f344:	str	r7, [sp, #36]	; 0x24
   6f348:	str	r3, [sp, #40]	; 0x28
   6f34c:	ldr	r7, [r0, #12]
   6f350:	ldr	r2, [r7, #36]	; 0x24
   6f354:	mov	r3, #24
   6f358:	str	r2, [sp, #56]	; 0x38
   6f35c:	tst	r2, #32
   6f360:	bne	6f374 <fputs@plt+0x5df8c>
   6f364:	ldrb	r2, [r1, #36]	; 0x24
   6f368:	mov	r3, #63	; 0x3f
   6f36c:	tst	r2, #8
   6f370:	movweq	r3, #447	; 0x1bf
   6f374:	ldrb	r2, [r8, #55]	; 0x37
   6f378:	tst	r2, #4
   6f37c:	bicne	r3, r3, #124	; 0x7c
   6f380:	ldm	r7, {r2, r6}
   6f384:	str	r6, [sp, #48]	; 0x30
   6f388:	str	r2, [sp, #52]	; 0x34
   6f38c:	str	r1, [sp, #32]
   6f390:	ldr	r2, [r1, #44]	; 0x2c
   6f394:	str	r0, [sp, #44]	; 0x2c
   6f398:	ldr	r1, [r0, #4]
   6f39c:	ldrh	r0, [r7, #22]
   6f3a0:	str	r0, [sp, #60]	; 0x3c
   6f3a4:	ldrh	r0, [r7, #40]	; 0x28
   6f3a8:	str	r0, [sp, #64]	; 0x40
   6f3ac:	ldrh	r0, [r7, #42]	; 0x2a
   6f3b0:	str	r0, [sp, #16]
   6f3b4:	ldrh	r4, [r7, #24]
   6f3b8:	stm	sp, {r3, r8}
   6f3bc:	add	r0, sp, #76	; 0x4c
   6f3c0:	mov	r3, r4
   6f3c4:	bl	6cf14 <fputs@plt+0x5bb2c>
   6f3c8:	mov	r9, r0
   6f3cc:	mov	r6, #0
   6f3d0:	strh	r6, [r7, #18]
   6f3d4:	ldr	r0, [r8, #8]
   6f3d8:	ldrsh	r5, [r0]
   6f3dc:	mov	r0, r5
   6f3e0:	bl	6eed0 <fputs@plt+0x5dae8>
   6f3e4:	str	r0, [sp, #28]
   6f3e8:	cmp	r9, #0
   6f3ec:	str	r4, [sp, #68]	; 0x44
   6f3f0:	beq	6f84c <fputs@plt+0x5e464>
   6f3f4:	uxth	r0, r5
   6f3f8:	ldr	r1, [sp, #64]	; 0x40
   6f3fc:	add	r1, r1, #1
   6f400:	str	r1, [sp, #24]
   6f404:	add	r1, r7, #8
   6f408:	str	r1, [sp, #72]	; 0x48
   6f40c:	mov	r1, #0
   6f410:	str	r1, [sp, #12]
   6f414:	sxth	r0, r0
   6f418:	str	r0, [sp, #20]
   6f41c:	mov	r0, #0
   6f420:	str	r0, [sp, #8]
   6f424:	ldrh	sl, [r9, #18]
   6f428:	cmp	sl, #256	; 0x100
   6f42c:	bne	6f448 <fputs@plt+0x5e060>
   6f430:	mov	r0, r8
   6f434:	mov	r1, r4
   6f438:	bl	6ced8 <fputs@plt+0x5baf0>
   6f43c:	mov	r6, #0
   6f440:	cmp	r0, #0
   6f444:	bne	6f7fc <fputs@plt+0x5e414>
   6f448:	mov	r5, r9
   6f44c:	ldr	r0, [r5, #32]!
   6f450:	ldr	r1, [sp, #72]	; 0x48
   6f454:	ldrd	r2, [r1]
   6f458:	and	r0, r2, r0
   6f45c:	ldr	r1, [r5, #4]
   6f460:	and	r1, r3, r1
   6f464:	orrs	r0, r0, r1
   6f468:	mov	r6, #0
   6f46c:	bne	6f7fc <fputs@plt+0x5e414>
   6f470:	cmp	sl, #16
   6f474:	bne	6f484 <fputs@plt+0x5e09c>
   6f478:	ldrh	r0, [r9, #20]
   6f47c:	ands	r0, r0, #256	; 0x100
   6f480:	bne	6f7fc <fputs@plt+0x5e414>
   6f484:	ldr	r0, [sp, #64]	; 0x40
   6f488:	strh	r0, [r7, #40]	; 0x28
   6f48c:	strh	r4, [r7, #24]
   6f490:	ldr	r0, [sp, #56]	; 0x38
   6f494:	str	r0, [r7, #36]	; 0x24
   6f498:	ldr	r0, [sp, #36]	; 0x24
   6f49c:	mov	r1, r7
   6f4a0:	ldr	r2, [sp, #24]
   6f4a4:	bl	6e390 <fputs@plt+0x5cfa8>
   6f4a8:	cmp	r0, #0
   6f4ac:	bne	6f848 <fputs@plt+0x5e460>
   6f4b0:	ldrh	r1, [r7, #40]	; 0x28
   6f4b4:	add	r0, r1, #1
   6f4b8:	strh	r0, [r7, #40]	; 0x28
   6f4bc:	ldr	r2, [r7, #48]	; 0x30
   6f4c0:	str	r9, [r2, r1, lsl #2]
   6f4c4:	ldrd	r2, [r5]
   6f4c8:	ldr	r1, [sp, #48]	; 0x30
   6f4cc:	orr	r1, r3, r1
   6f4d0:	ldr	r3, [sp, #72]	; 0x48
   6f4d4:	ldrd	r4, [r3]
   6f4d8:	bic	r1, r1, r5
   6f4dc:	ldr	r3, [sp, #52]	; 0x34
   6f4e0:	orr	r2, r2, r3
   6f4e4:	bic	r2, r2, r4
   6f4e8:	str	r2, [r7]
   6f4ec:	str	r1, [r7, #4]
   6f4f0:	tst	sl, #1
   6f4f4:	bne	6f578 <fputs@plt+0x5e190>
   6f4f8:	tst	sl, #130	; 0x82
   6f4fc:	beq	6f5c8 <fputs@plt+0x5e1e0>
   6f500:	ldr	r0, [r8, #4]
   6f504:	ldr	r4, [sp, #68]	; 0x44
   6f508:	add	r0, r0, r4, lsl #1
   6f50c:	ldrh	r1, [r0]
   6f510:	ldr	r0, [r7, #36]	; 0x24
   6f514:	orr	r2, r0, #1
   6f518:	str	r2, [r7, #36]	; 0x24
   6f51c:	mvn	r2, #0
   6f520:	uxth	r2, r2
   6f524:	cmp	r1, r2
   6f528:	beq	6f654 <fputs@plt+0x5e26c>
   6f52c:	mov	r6, #0
   6f530:	ldr	r2, [sp, #40]	; 0x28
   6f534:	cmp	r2, #0
   6f538:	bne	6f6b4 <fputs@plt+0x5e2cc>
   6f53c:	sxth	r1, r1
   6f540:	cmp	r1, #1
   6f544:	blt	6f6b4 <fputs@plt+0x5e2cc>
   6f548:	ldrh	r1, [r8, #50]	; 0x32
   6f54c:	sub	r1, r1, #1
   6f550:	cmp	r1, r4
   6f554:	bne	6f6b4 <fputs@plt+0x5e2cc>
   6f558:	ldrb	r1, [r8, #55]	; 0x37
   6f55c:	tst	r1, #8
   6f560:	bne	6f654 <fputs@plt+0x5e26c>
   6f564:	movw	r1, #1
   6f568:	movt	r1, #1
   6f56c:	orr	r0, r0, r1
   6f570:	str	r0, [r7, #36]	; 0x24
   6f574:	b	6f6b4 <fputs@plt+0x5e2cc>
   6f578:	ldr	r0, [r9]
   6f57c:	ldr	r1, [r7, #36]	; 0x24
   6f580:	orr	r1, r1, #4
   6f584:	str	r1, [r7, #36]	; 0x24
   6f588:	ldrb	r1, [r0, #5]
   6f58c:	mov	r6, #46	; 0x2e
   6f590:	tst	r1, #8
   6f594:	bne	6f6b0 <fputs@plt+0x5e2c8>
   6f598:	ldr	r0, [r0, #20]
   6f59c:	mov	r6, #0
   6f5a0:	cmp	r0, #0
   6f5a4:	beq	6f6b0 <fputs@plt+0x5e2c8>
   6f5a8:	ldr	r0, [r0]
   6f5ac:	cmp	r0, #0
   6f5b0:	ldr	r4, [sp, #68]	; 0x44
   6f5b4:	beq	6f6b4 <fputs@plt+0x5e2cc>
   6f5b8:	asr	r1, r0, #31
   6f5bc:	bl	44150 <fputs@plt+0x32d68>
   6f5c0:	mov	r6, r0
   6f5c4:	b	6f6b4 <fputs@plt+0x5e2cc>
   6f5c8:	tst	sl, #256	; 0x100
   6f5cc:	bne	6f668 <fputs@plt+0x5e280>
   6f5d0:	ldr	r1, [r7, #36]	; 0x24
   6f5d4:	tst	sl, #36	; 0x24
   6f5d8:	beq	6f67c <fputs@plt+0x5e294>
   6f5dc:	orr	r1, r1, #34	; 0x22
   6f5e0:	str	r1, [r7, #36]	; 0x24
   6f5e4:	ldrb	r1, [r9, #21]
   6f5e8:	mov	r2, #0
   6f5ec:	str	r2, [sp, #12]
   6f5f0:	tst	r1, #1
   6f5f4:	str	r9, [sp, #8]
   6f5f8:	mov	r6, #0
   6f5fc:	ldr	r4, [sp, #68]	; 0x44
   6f600:	beq	6f6b4 <fputs@plt+0x5e2cc>
   6f604:	mov	r1, #1
   6f608:	uxtah	r2, r1, r0
   6f60c:	ldr	r0, [sp, #36]	; 0x24
   6f610:	mov	r1, r7
   6f614:	bl	6e390 <fputs@plt+0x5cfa8>
   6f618:	cmp	r0, #0
   6f61c:	bne	6f848 <fputs@plt+0x5e460>
   6f620:	add	r2, r9, #48	; 0x30
   6f624:	ldrh	r0, [r7, #40]	; 0x28
   6f628:	add	r1, r0, #1
   6f62c:	strh	r1, [r7, #40]	; 0x28
   6f630:	ldr	r1, [r7, #48]	; 0x30
   6f634:	str	r2, [sp, #12]
   6f638:	str	r2, [r1, r0, lsl #2]
   6f63c:	ldr	r0, [r7, #36]	; 0x24
   6f640:	orr	r0, r0, #16
   6f644:	str	r0, [r7, #36]	; 0x24
   6f648:	mov	r6, #0
   6f64c:	str	r9, [sp, #8]
   6f650:	b	6f6b4 <fputs@plt+0x5e2cc>
   6f654:	movw	r1, #4097	; 0x1001
   6f658:	orr	r0, r0, r1
   6f65c:	str	r0, [r7, #36]	; 0x24
   6f660:	mov	r6, #0
   6f664:	b	6f6b4 <fputs@plt+0x5e2cc>
   6f668:	ldr	r0, [r7, #36]	; 0x24
   6f66c:	orr	r0, r0, #8
   6f670:	str	r0, [r7, #36]	; 0x24
   6f674:	mov	r6, #0
   6f678:	b	6f6b0 <fputs@plt+0x5e2c8>
   6f67c:	orr	r2, r1, #18
   6f680:	str	r2, [r7, #36]	; 0x24
   6f684:	mov	r6, #0
   6f688:	tst	r1, #32
   6f68c:	bne	6f698 <fputs@plt+0x5e2b0>
   6f690:	mov	r0, #0
   6f694:	b	6f6a8 <fputs@plt+0x5e2c0>
   6f698:	ldr	r1, [r7, #48]	; 0x30
   6f69c:	uxth	r0, r0
   6f6a0:	add	r0, r1, r0, lsl #2
   6f6a4:	ldr	r0, [r0, #-8]
   6f6a8:	str	r0, [sp, #8]
   6f6ac:	str	r9, [sp, #12]
   6f6b0:	ldr	r4, [sp, #68]	; 0x44
   6f6b4:	ldrb	r0, [r7, #36]	; 0x24
   6f6b8:	tst	r0, #2
   6f6bc:	bne	6f710 <fputs@plt+0x5e328>
   6f6c0:	ldrh	r0, [r7, #24]
   6f6c4:	add	r0, r0, #1
   6f6c8:	strh	r0, [r7, #24]
   6f6cc:	ldrsh	r1, [r9, #16]
   6f6d0:	cmp	r1, #0
   6f6d4:	ble	6f81c <fputs@plt+0x5e434>
   6f6d8:	uxth	r0, r0
   6f6dc:	ldr	r1, [r8, #8]
   6f6e0:	lsl	r0, r0, #1
   6f6e4:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   6f6e8:	ldrh	r1, [r1, #-2]
   6f6ec:	sub	r0, r0, r1
   6f6f0:	ldrh	r1, [r7, #22]
   6f6f4:	add	r0, r0, r1
   6f6f8:	strh	r0, [r7, #22]
   6f6fc:	tst	sl, #256	; 0x100
   6f700:	ldr	r9, [sp, #32]
   6f704:	addne	r0, r0, #10
   6f708:	strhne	r0, [r7, #22]
   6f70c:	b	6f724 <fputs@plt+0x5e33c>
   6f710:	ldr	r0, [sp, #8]
   6f714:	ldr	r1, [sp, #12]
   6f718:	mov	r2, r7
   6f71c:	bl	6fa24 <fputs@plt+0x5e63c>
   6f720:	ldr	r9, [sp, #32]
   6f724:	ldr	r0, [r9, #16]
   6f728:	ldrsh	r0, [r0, #40]	; 0x28
   6f72c:	ldrsh	r1, [r8, #48]	; 0x30
   6f730:	rsb	r1, r1, r1, lsl #4
   6f734:	sdiv	r0, r1, r0
   6f738:	ldrh	r5, [r7, #22]
   6f73c:	add	r0, r5, r0
   6f740:	add	r0, r0, #1
   6f744:	sxth	r1, r0
   6f748:	ldr	r0, [sp, #28]
   6f74c:	bl	676f4 <fputs@plt+0x5630c>
   6f750:	strh	r0, [r7, #20]
   6f754:	ldrh	r1, [r7, #36]	; 0x24
   6f758:	tst	r1, #320	; 0x140
   6f75c:	bne	6f770 <fputs@plt+0x5e388>
   6f760:	add	r1, r5, #16
   6f764:	sxth	r1, r1
   6f768:	bl	676f4 <fputs@plt+0x5630c>
   6f76c:	strh	r0, [r7, #20]
   6f770:	ldr	r0, [sp, #40]	; 0x28
   6f774:	add	r4, r6, r0
   6f778:	add	r0, r5, r4
   6f77c:	strh	r0, [r7, #22]
   6f780:	ldrh	r0, [r7, #20]
   6f784:	add	r0, r0, r4
   6f788:	strh	r0, [r7, #20]
   6f78c:	ldr	r6, [sp, #44]	; 0x2c
   6f790:	ldr	r0, [r6, #4]
   6f794:	mov	r1, r7
   6f798:	ldr	r2, [sp, #20]
   6f79c:	bl	6f17c <fputs@plt+0x5dd94>
   6f7a0:	mov	r0, r6
   6f7a4:	mov	r1, r7
   6f7a8:	bl	6e888 <fputs@plt+0x5d4a0>
   6f7ac:	mov	r6, r0
   6f7b0:	ldr	r0, [r7, #36]	; 0x24
   6f7b4:	tst	r0, #2
   6f7b8:	ldr	r2, [sp, #60]	; 0x3c
   6f7bc:	movne	r5, r2
   6f7c0:	strh	r5, [r7, #22]
   6f7c4:	tst	r0, #16
   6f7c8:	bne	6f7f4 <fputs@plt+0x5e40c>
   6f7cc:	ldrh	r0, [r8, #52]	; 0x34
   6f7d0:	ldrh	r1, [r7, #24]
   6f7d4:	cmp	r1, r0
   6f7d8:	bcs	6f7f4 <fputs@plt+0x5e40c>
   6f7dc:	sxth	r3, r4
   6f7e0:	ldr	r0, [sp, #44]	; 0x2c
   6f7e4:	mov	r1, r9
   6f7e8:	mov	r2, r8
   6f7ec:	bl	6f318 <fputs@plt+0x5df30>
   6f7f0:	ldr	r2, [sp, #60]	; 0x3c
   6f7f4:	strh	r2, [r7, #22]
   6f7f8:	ldr	r4, [sp, #68]	; 0x44
   6f7fc:	add	r0, sp, #76	; 0x4c
   6f800:	bl	6cfe4 <fputs@plt+0x5bbfc>
   6f804:	cmp	r6, #0
   6f808:	bne	6f84c <fputs@plt+0x5e464>
   6f80c:	mov	r9, r0
   6f810:	cmp	r0, #0
   6f814:	bne	6f424 <fputs@plt+0x5e03c>
   6f818:	b	6f84c <fputs@plt+0x5e464>
   6f81c:	ldr	r2, [r8, #4]
   6f820:	add	r2, r2, r4, lsl #1
   6f824:	ldrsh	r2, [r2]
   6f828:	mvn	r3, #0
   6f82c:	cmp	r2, r3
   6f830:	ble	6f6d8 <fputs@plt+0x5e2f0>
   6f834:	sub	r0, r1, r6
   6f838:	ldrh	r1, [r7, #22]
   6f83c:	add	r0, r0, r1
   6f840:	strh	r0, [r7, #22]
   6f844:	b	6f720 <fputs@plt+0x5e338>
   6f848:	mov	r6, #0
   6f84c:	ldr	r1, [sp, #16]
   6f850:	strh	r1, [r7, #42]	; 0x2a
   6f854:	strh	r4, [r7, #24]
   6f858:	ldr	r0, [sp, #56]	; 0x38
   6f85c:	str	r0, [r7, #36]	; 0x24
   6f860:	ldr	r2, [sp, #64]	; 0x40
   6f864:	strh	r2, [r7, #40]	; 0x28
   6f868:	ldr	r0, [sp, #60]	; 0x3c
   6f86c:	strh	r0, [r7, #22]
   6f870:	ldr	r0, [sp, #52]	; 0x34
   6f874:	ldr	r3, [sp, #48]	; 0x30
   6f878:	stm	r7, {r0, r3}
   6f87c:	cmp	r4, r1
   6f880:	bne	6f974 <fputs@plt+0x5e58c>
   6f884:	ldrh	r0, [r8, #50]	; 0x32
   6f888:	add	r5, r4, #1
   6f88c:	cmp	r5, r0
   6f890:	bcs	6f974 <fputs@plt+0x5e58c>
   6f894:	ldrb	r0, [r8, #55]	; 0x37
   6f898:	tst	r0, #64	; 0x40
   6f89c:	bne	6f974 <fputs@plt+0x5e58c>
   6f8a0:	ldr	r0, [r8, #8]
   6f8a4:	add	r0, r0, r5, lsl #1
   6f8a8:	ldrsh	r0, [r0]
   6f8ac:	cmp	r0, #42	; 0x2a
   6f8b0:	ldr	r9, [sp, #32]
   6f8b4:	add	sl, sp, #36	; 0x24
   6f8b8:	ldm	sl, {r0, r4, sl}
   6f8bc:	blt	6f974 <fputs@plt+0x5e58c>
   6f8c0:	add	r2, r2, #1
   6f8c4:	mov	r1, r7
   6f8c8:	bl	6e390 <fputs@plt+0x5cfa8>
   6f8cc:	mov	r6, r0
   6f8d0:	cmp	r0, #0
   6f8d4:	bne	6f974 <fputs@plt+0x5e58c>
   6f8d8:	ldrh	r0, [r7, #24]
   6f8dc:	add	r0, r0, #1
   6f8e0:	strh	r0, [r7, #24]
   6f8e4:	ldrh	r0, [r7, #42]	; 0x2a
   6f8e8:	add	r0, r0, #1
   6f8ec:	strh	r0, [r7, #42]	; 0x2a
   6f8f0:	ldrh	r0, [r7, #40]	; 0x28
   6f8f4:	add	r1, r0, #1
   6f8f8:	strh	r1, [r7, #40]	; 0x28
   6f8fc:	ldr	r1, [r7, #48]	; 0x30
   6f900:	mov	r6, #0
   6f904:	str	r6, [r1, r0, lsl #2]
   6f908:	ldr	r0, [r7, #36]	; 0x24
   6f90c:	orr	r0, r0, #32768	; 0x8000
   6f910:	str	r0, [r7, #36]	; 0x24
   6f914:	ldr	r0, [r8, #8]
   6f918:	add	r1, r0, r5, lsl #1
   6f91c:	ldrh	r1, [r1]
   6f920:	ldr	r5, [sp, #68]	; 0x44
   6f924:	add	r0, r0, r5, lsl #1
   6f928:	ldrh	r0, [r0]
   6f92c:	sub	r0, r0, r1
   6f930:	ldrh	r1, [r7, #22]
   6f934:	sub	r1, r1, r0
   6f938:	strh	r1, [r7, #22]
   6f93c:	add	r0, r4, r0
   6f940:	add	r0, r0, #5
   6f944:	sxth	r3, r0
   6f948:	mov	r0, sl
   6f94c:	mov	r1, r9
   6f950:	mov	r2, r8
   6f954:	bl	6f318 <fputs@plt+0x5df30>
   6f958:	ldr	r0, [sp, #16]
   6f95c:	strh	r0, [r7, #42]	; 0x2a
   6f960:	strh	r5, [r7, #24]
   6f964:	ldr	r0, [sp, #60]	; 0x3c
   6f968:	strh	r0, [r7, #22]
   6f96c:	ldr	r0, [sp, #56]	; 0x38
   6f970:	str	r0, [r7, #36]	; 0x24
   6f974:	mov	r0, r6
   6f978:	sub	sp, fp, #28
   6f97c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6f980:	push	{r4, r5, r6, r7, fp, lr}
   6f984:	add	fp, sp, #16
   6f988:	mov	r6, r2
   6f98c:	mov	r7, r1
   6f990:	mov	r5, r0
   6f994:	bl	5a460 <fputs@plt+0x49078>
   6f998:	mov	r4, #1
   6f99c:	cmp	r0, #0
   6f9a0:	beq	6fa1c <fputs@plt+0x5e634>
   6f9a4:	ldrb	r0, [r7]
   6f9a8:	cmp	r0, #77	; 0x4d
   6f9ac:	beq	6f9f0 <fputs@plt+0x5e608>
   6f9b0:	cmp	r0, #71	; 0x47
   6f9b4:	bne	6fa18 <fputs@plt+0x5e630>
   6f9b8:	ldr	r1, [r7, #12]
   6f9bc:	mov	r0, r5
   6f9c0:	mov	r2, r6
   6f9c4:	bl	6f980 <fputs@plt+0x5e598>
   6f9c8:	cmp	r0, #0
   6f9cc:	bne	6fa1c <fputs@plt+0x5e634>
   6f9d0:	ldr	r1, [r7, #16]
   6f9d4:	mov	r0, r5
   6f9d8:	mov	r2, r6
   6f9dc:	bl	6f980 <fputs@plt+0x5e598>
   6f9e0:	cmp	r0, #0
   6f9e4:	moveq	r4, #0
   6f9e8:	mov	r0, r4
   6f9ec:	pop	{r4, r5, r6, r7, fp, pc}
   6f9f0:	ldr	r1, [r7, #12]
   6f9f4:	ldr	r0, [r5, #12]
   6f9f8:	mov	r2, r6
   6f9fc:	bl	5a460 <fputs@plt+0x49078>
   6fa00:	cmp	r0, #0
   6fa04:	bne	6fa18 <fputs@plt+0x5e630>
   6fa08:	ldrb	r0, [r5]
   6fa0c:	cmp	r0, #76	; 0x4c
   6fa10:	cmpne	r0, #73	; 0x49
   6fa14:	bne	6fa1c <fputs@plt+0x5e634>
   6fa18:	mov	r4, #0
   6fa1c:	mov	r0, r4
   6fa20:	pop	{r4, r5, r6, r7, fp, pc}
   6fa24:	push	{r4, r5, r6, r7, fp, lr}
   6fa28:	add	fp, sp, #16
   6fa2c:	mov	r4, r2
   6fa30:	mov	r5, r1
   6fa34:	mov	r7, r0
   6fa38:	ldrsh	r6, [r2, #22]
   6fa3c:	mov	r1, r6
   6fa40:	bl	6fab4 <fputs@plt+0x5e6cc>
   6fa44:	mov	r1, r0
   6fa48:	mov	r0, r5
   6fa4c:	bl	6fab4 <fputs@plt+0x5e6cc>
   6fa50:	cmp	r7, #0
   6fa54:	cmpne	r5, #0
   6fa58:	bne	6fa98 <fputs@plt+0x5e6b0>
   6fa5c:	sxth	r1, r0
   6fa60:	cmp	r1, #10
   6fa64:	movle	r0, #10
   6fa68:	uxth	r0, r0
   6fa6c:	mvn	r1, #0
   6fa70:	cmp	r5, #0
   6fa74:	mvnne	r1, #1
   6fa78:	mvnne	r5, #0
   6fa7c:	cmp	r7, #0
   6fa80:	movne	r5, r1
   6fa84:	add	r1, r5, r6
   6fa88:	cmp	r1, r0
   6fa8c:	movgt	r1, r0
   6fa90:	strh	r1, [r4, #22]
   6fa94:	pop	{r4, r5, r6, r7, fp, pc}
   6fa98:	ldrsh	r1, [r7, #16]
   6fa9c:	cmp	r1, #1
   6faa0:	blt	6fa5c <fputs@plt+0x5e674>
   6faa4:	ldrsh	r1, [r5, #16]
   6faa8:	cmp	r1, #0
   6faac:	subgt	r0, r0, #20
   6fab0:	b	6fa5c <fputs@plt+0x5e674>
   6fab4:	cmp	r0, #0
   6fab8:	beq	6fad4 <fputs@plt+0x5e6ec>
   6fabc:	ldrsh	r0, [r0, #16]
   6fac0:	cmp	r0, #0
   6fac4:	addle	r1, r0, r1
   6fac8:	sxthle	r0, r1
   6facc:	bxle	lr
   6fad0:	sub	r1, r1, #20
   6fad4:	sxth	r0, r1
   6fad8:	bx	lr
   6fadc:	ldrh	r2, [r1], #8
   6fae0:	strh	r2, [r0], #8
   6fae4:	lsl	r2, r2, #4
   6fae8:	b	11244 <memcpy@plt>
   6faec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6faf0:	add	fp, sp, #28
   6faf4:	sub	sp, sp, #156	; 0x9c
   6faf8:	str	r2, [sp, #60]	; 0x3c
   6fafc:	str	r1, [fp, #-36]	; 0xffffffdc
   6fb00:	str	r0, [fp, #-76]	; 0xffffffb4
   6fb04:	ldr	r0, [r0]
   6fb08:	ldr	r0, [r0]
   6fb0c:	str	r0, [sp, #76]	; 0x4c
   6fb10:	ldr	r0, [fp, #8]
   6fb14:	cmp	r0, #0
   6fb18:	beq	6fb30 <fputs@plt+0x5e748>
   6fb1c:	ldr	r0, [sp, #76]	; 0x4c
   6fb20:	ldrb	r1, [r0, #64]	; 0x40
   6fb24:	mov	r0, #0
   6fb28:	tst	r1, #128	; 0x80
   6fb2c:	bne	70448 <fputs@plt+0x5f060>
   6fb30:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6fb34:	ldrh	sl, [r0]
   6fb38:	mov	r0, #0
   6fb3c:	cmp	sl, #63	; 0x3f
   6fb40:	bhi	70448 <fputs@plt+0x5f060>
   6fb44:	mvn	r6, #0
   6fb48:	lsl	r0, r6, sl
   6fb4c:	subs	r1, sl, #32
   6fb50:	movwpl	r0, #0
   6fb54:	mvn	r0, r0
   6fb58:	str	r0, [sp, #68]	; 0x44
   6fb5c:	rsb	r0, sl, #32
   6fb60:	ror	r0, r6, r0
   6fb64:	lslpl	r0, r6, r1
   6fb68:	mvn	r0, r0
   6fb6c:	str	r0, [sp, #64]	; 0x40
   6fb70:	cmp	sl, #0
   6fb74:	beq	70394 <fputs@plt+0x5efac>
   6fb78:	ldr	r1, [fp, #-76]	; 0xffffffb4
   6fb7c:	add	r0, r1, #68	; 0x44
   6fb80:	str	r0, [fp, #-48]	; 0xffffffd0
   6fb84:	and	r0, r3, #256	; 0x100
   6fb88:	str	r0, [sp, #20]
   6fb8c:	and	r0, r3, #768	; 0x300
   6fb90:	str	r0, [fp, #-64]	; 0xffffffc0
   6fb94:	add	r0, r1, #328	; 0x148
   6fb98:	str	r0, [fp, #-84]	; 0xffffffac
   6fb9c:	mov	r0, #1
   6fba0:	str	r0, [fp, #-60]	; 0xffffffc4
   6fba4:	mov	r0, #0
   6fba8:	str	r0, [sp, #92]	; 0x5c
   6fbac:	mov	r0, #0
   6fbb0:	str	r0, [sp, #88]	; 0x58
   6fbb4:	mov	r0, #0
   6fbb8:	str	r0, [sp, #84]	; 0x54
   6fbbc:	mov	r0, #0
   6fbc0:	str	r0, [sp, #80]	; 0x50
   6fbc4:	mov	lr, #0
   6fbc8:	mov	ip, #0
   6fbcc:	mov	r0, #0
   6fbd0:	mov	r3, #0
   6fbd4:	str	sl, [fp, #-32]	; 0xffffffe0
   6fbd8:	cmp	r3, #0
   6fbdc:	beq	6fc00 <fputs@plt+0x5e818>
   6fbe0:	ldrd	r0, [r0, #8]
   6fbe4:	ldr	r2, [sp, #88]	; 0x58
   6fbe8:	orr	r2, r1, r2
   6fbec:	str	r2, [sp, #88]	; 0x58
   6fbf0:	ldr	r1, [fp, #-76]	; 0xffffffb4
   6fbf4:	ldr	r2, [sp, #92]	; 0x5c
   6fbf8:	orr	r2, r0, r2
   6fbfc:	str	r2, [sp, #92]	; 0x5c
   6fc00:	ldr	r0, [fp, #8]
   6fc04:	cmp	r3, r0
   6fc08:	ldr	r0, [fp, #12]
   6fc0c:	bcs	6fc1c <fputs@plt+0x5e834>
   6fc10:	ldr	r0, [sp, #60]	; 0x3c
   6fc14:	ldr	r0, [r0, #24]
   6fc18:	ldr	r0, [r0, r3, lsl #2]
   6fc1c:	mov	r2, r0
   6fc20:	ldrb	r0, [r0, #37]	; 0x25
   6fc24:	tst	r0, #4
   6fc28:	bne	703a8 <fputs@plt+0x5efc0>
   6fc2c:	str	r3, [fp, #-88]	; 0xffffffa8
   6fc30:	ldr	r0, [r1, #4]
   6fc34:	str	r2, [fp, #-68]	; 0xffffffbc
   6fc38:	ldrb	r1, [r2, #16]
   6fc3c:	add	r1, r1, r1, lsl #3
   6fc40:	add	r0, r0, r1, lsl #3
   6fc44:	ldr	r0, [r0, #52]	; 0x34
   6fc48:	str	r0, [fp, #-52]	; 0xffffffcc
   6fc4c:	ldr	r0, [sp, #92]	; 0x5c
   6fc50:	mvn	r0, r0
   6fc54:	str	r0, [fp, #-40]	; 0xffffffd8
   6fc58:	ldr	r0, [sp, #88]	; 0x58
   6fc5c:	mvn	r0, r0
   6fc60:	str	r0, [fp, #-44]	; 0xffffffd4
   6fc64:	mov	r4, #0
   6fc68:	mov	r7, #0
   6fc6c:	b	6fc90 <fputs@plt+0x5e8a8>
   6fc70:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6fc74:	mov	lr, sl
   6fc78:	mov	sl, r0
   6fc7c:	mov	ip, r9
   6fc80:	add	r4, r4, #20
   6fc84:	add	r7, r7, #1
   6fc88:	cmp	sl, r7
   6fc8c:	beq	6fdd4 <fputs@plt+0x5e9ec>
   6fc90:	mov	r3, #1
   6fc94:	lsl	r5, r3, r7
   6fc98:	subs	r0, r7, #32
   6fc9c:	movwpl	r5, #0
   6fca0:	and	r1, r5, lr
   6fca4:	rsb	r2, r7, #32
   6fca8:	lsr	r6, r3, r2
   6fcac:	lslpl	r6, r3, r0
   6fcb0:	and	r0, r6, ip
   6fcb4:	orrs	r0, r1, r0
   6fcb8:	bne	6fc80 <fputs@plt+0x5e898>
   6fcbc:	mov	r9, ip
   6fcc0:	mov	sl, lr
   6fcc4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6fcc8:	ldr	r0, [r0, #4]
   6fccc:	ldr	r0, [r0, r4]
   6fcd0:	bl	5a40c <fputs@plt+0x49024>
   6fcd4:	mov	r8, r0
   6fcd8:	ldrb	r0, [r0]
   6fcdc:	cmp	r0, #152	; 0x98
   6fce0:	bne	6fc70 <fputs@plt+0x5e888>
   6fce4:	ldr	r0, [r8, #28]
   6fce8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   6fcec:	cmp	r0, r1
   6fcf0:	bne	6fc70 <fputs@plt+0x5e888>
   6fcf4:	ldrsh	r2, [r8, #32]
   6fcf8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   6fcfc:	str	r0, [sp]
   6fd00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   6fd04:	str	r0, [sp, #4]
   6fd08:	movw	r0, #386	; 0x182
   6fd0c:	str	r0, [sp, #8]
   6fd10:	mov	r0, #0
   6fd14:	str	r0, [sp, #12]
   6fd18:	ldr	r0, [fp, #-84]	; 0xffffffac
   6fd1c:	bl	6cd58 <fputs@plt+0x5b970>
   6fd20:	cmp	r0, #0
   6fd24:	beq	6fc70 <fputs@plt+0x5e888>
   6fd28:	ldrb	r1, [r0, #18]
   6fd2c:	tst	r1, #130	; 0x82
   6fd30:	ldr	r2, [fp, #-32]	; 0xffffffe0
   6fd34:	mov	lr, sl
   6fd38:	mov	ip, r9
   6fd3c:	beq	6fdc4 <fputs@plt+0x5e9dc>
   6fd40:	ldrsh	r3, [r8, #32]
   6fd44:	mvn	r1, #0
   6fd48:	cmp	r3, r1
   6fd4c:	ble	6fdc4 <fputs@plt+0x5e9dc>
   6fd50:	str	r0, [fp, #-56]	; 0xffffffc8
   6fd54:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6fd58:	ldr	r0, [r0, #4]
   6fd5c:	ldr	r1, [r0, r4]
   6fd60:	ldr	r8, [fp, #-76]	; 0xffffffb4
   6fd64:	ldr	r0, [r8]
   6fd68:	bl	58934 <fputs@plt+0x4754c>
   6fd6c:	cmp	r0, #0
   6fd70:	bne	6fd7c <fputs@plt+0x5e994>
   6fd74:	ldr	r0, [sp, #76]	; 0x4c
   6fd78:	ldr	r0, [r0, #8]
   6fd7c:	ldr	r0, [r0]
   6fd80:	str	r0, [fp, #-72]	; 0xffffffb8
   6fd84:	ldr	r0, [fp, #-56]	; 0xffffffc8
   6fd88:	ldr	r1, [r0]
   6fd8c:	ldr	r0, [r8]
   6fd90:	bl	58934 <fputs@plt+0x4754c>
   6fd94:	cmp	r0, #0
   6fd98:	bne	6fda4 <fputs@plt+0x5e9bc>
   6fd9c:	ldr	r0, [sp, #76]	; 0x4c
   6fda0:	ldr	r0, [r0, #8]
   6fda4:	ldr	r1, [r0]
   6fda8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   6fdac:	bl	15bb4 <fputs@plt+0x47cc>
   6fdb0:	cmp	r0, #0
   6fdb4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   6fdb8:	mov	lr, sl
   6fdbc:	mov	ip, r9
   6fdc0:	bne	6fdcc <fputs@plt+0x5e9e4>
   6fdc4:	orr	lr, r5, lr
   6fdc8:	orr	ip, r6, ip
   6fdcc:	mov	sl, r2
   6fdd0:	b	6fc80 <fputs@plt+0x5e898>
   6fdd4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   6fdd8:	ldr	r0, [r0, #36]	; 0x24
   6fddc:	tst	r0, #4096	; 0x1000
   6fde0:	bne	6fe40 <fputs@plt+0x5ea58>
   6fde4:	mov	r1, #0
   6fde8:	str	r1, [sp, #44]	; 0x2c
   6fdec:	tst	r0, #256	; 0x100
   6fdf0:	mvn	r6, #0
   6fdf4:	bne	6fe58 <fputs@plt+0x5ea70>
   6fdf8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   6fdfc:	ldr	r9, [r0, #28]
   6fe00:	mov	r0, #0
   6fe04:	cmp	r9, #0
   6fe08:	ldr	r2, [fp, #-88]	; 0xffffffa8
   6fe0c:	beq	70448 <fputs@plt+0x5f060>
   6fe10:	ldrb	r1, [r9, #55]	; 0x37
   6fe14:	tst	r1, #4
   6fe18:	bne	70448 <fputs@plt+0x5f060>
   6fe1c:	ldrh	r8, [r9, #52]	; 0x34
   6fe20:	ldrb	r4, [r9, #54]	; 0x36
   6fe24:	cmp	r4, #0
   6fe28:	movwne	r4, #1
   6fe2c:	cmp	r8, #0
   6fe30:	beq	6fe48 <fputs@plt+0x5ea60>
   6fe34:	ldrh	r0, [r9, #50]	; 0x32
   6fe38:	str	r0, [sp, #48]	; 0x30
   6fe3c:	b	6fe70 <fputs@plt+0x5ea88>
   6fe40:	ldr	r4, [fp, #-60]	; 0xffffffc4
   6fe44:	mvn	r6, #0
   6fe48:	ldr	r0, [fp, #-68]	; 0xffffffbc
   6fe4c:	tst	r4, #255	; 0xff
   6fe50:	bne	70250 <fputs@plt+0x5ee68>
   6fe54:	b	703c4 <fputs@plt+0x5efdc>
   6fe58:	mov	r8, #1
   6fe5c:	ldr	r4, [fp, #-60]	; 0xffffffc4
   6fe60:	mov	r9, #0
   6fe64:	mov	r0, #0
   6fe68:	str	r0, [sp, #48]	; 0x30
   6fe6c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   6fe70:	rsb	r0, r2, #32
   6fe74:	mov	r1, #1
   6fe78:	lsr	r3, r1, r0
   6fe7c:	subs	r0, r2, #32
   6fe80:	lslpl	r3, r1, r0
   6fe84:	str	r3, [sp, #28]
   6fe88:	lsl	r0, r1, r2
   6fe8c:	movwpl	r0, #0
   6fe90:	str	r0, [sp, #24]
   6fe94:	mov	r0, #0
   6fe98:	str	r0, [sp, #32]
   6fe9c:	mov	r7, #0
   6fea0:	mov	r5, #0
   6fea4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   6fea8:	str	r9, [fp, #-80]	; 0xffffffb0
   6feac:	str	r8, [sp, #36]	; 0x24
   6feb0:	mov	r3, r0
   6feb4:	ldrh	r0, [r0, #24]
   6feb8:	cmp	r5, r0
   6febc:	bcs	6fecc <fputs@plt+0x5eae4>
   6fec0:	ldrh	r1, [r3, #42]	; 0x2a
   6fec4:	cmp	r1, #0
   6fec8:	beq	70130 <fputs@plt+0x5ed48>
   6fecc:	str	r7, [sp, #56]	; 0x38
   6fed0:	mov	r7, #0
   6fed4:	cmp	r9, #0
   6fed8:	str	r5, [fp, #-72]	; 0xffffffb8
   6fedc:	beq	6ff5c <fputs@plt+0x5eb74>
   6fee0:	ldr	r1, [r9, #4]
   6fee4:	ldr	r2, [r9, #12]
   6fee8:	ldr	r3, [r9, #28]
   6feec:	add	r1, r1, r5, lsl #1
   6fef0:	ldrh	r1, [r1]
   6fef4:	ldrh	r2, [r2, #32]
   6fef8:	cmp	r1, r2
   6fefc:	moveq	r1, r6
   6ff00:	sxth	r1, r1
   6ff04:	cmp	r1, r6
   6ff08:	mov	r2, #0
   6ff0c:	movwgt	r2, #1
   6ff10:	str	r2, [sp, #72]	; 0x48
   6ff14:	ldrb	r2, [r3, r5]
   6ff18:	tst	r4, #255	; 0xff
   6ff1c:	str	r1, [fp, #-60]	; 0xffffffc4
   6ff20:	str	r2, [sp, #40]	; 0x28
   6ff24:	beq	6ff54 <fputs@plt+0x5eb6c>
   6ff28:	cmp	r1, r6
   6ff2c:	ble	6ff54 <fputs@plt+0x5eb6c>
   6ff30:	cmp	r5, r0
   6ff34:	bcc	6ff54 <fputs@plt+0x5eb6c>
   6ff38:	ldr	r0, [r9, #12]
   6ff3c:	ldr	r0, [r0, #4]
   6ff40:	ldr	r1, [fp, #-60]	; 0xffffffc4
   6ff44:	add	r0, r0, r1, lsl #4
   6ff48:	ldrb	r0, [r0, #12]
   6ff4c:	cmp	r0, #0
   6ff50:	moveq	r4, r0
   6ff54:	str	r4, [sp, #52]	; 0x34
   6ff58:	b	6ff78 <fputs@plt+0x5eb90>
   6ff5c:	str	r4, [sp, #52]	; 0x34
   6ff60:	mvn	r0, #0
   6ff64:	str	r0, [fp, #-60]	; 0xffffffc4
   6ff68:	mov	r0, #0
   6ff6c:	str	r0, [sp, #72]	; 0x48
   6ff70:	mov	r0, #0
   6ff74:	str	r0, [sp, #40]	; 0x28
   6ff78:	mov	r3, #1
   6ff7c:	mov	r5, #0
   6ff80:	str	ip, [fp, #-44]	; 0xffffffd4
   6ff84:	str	lr, [fp, #-40]	; 0xffffffd8
   6ff88:	mov	r2, #1
   6ff8c:	lsl	r8, r2, r5
   6ff90:	subs	r4, r5, #32
   6ff94:	mov	r0, r8
   6ff98:	movwpl	r0, #0
   6ff9c:	and	r0, r0, lr
   6ffa0:	rsb	r1, r5, #32
   6ffa4:	lsr	r9, r2, r1
   6ffa8:	mov	r1, r9
   6ffac:	lslpl	r1, r2, r4
   6ffb0:	and	r1, r1, ip
   6ffb4:	orrs	r0, r0, r1
   6ffb8:	beq	6ffe0 <fputs@plt+0x5ebf8>
   6ffbc:	mov	r2, sl
   6ffc0:	add	r5, r5, #1
   6ffc4:	mov	sl, r2
   6ffc8:	cmp	r5, r2
   6ffcc:	bcs	70210 <fputs@plt+0x5ee28>
   6ffd0:	add	r7, r7, #20
   6ffd4:	tst	r3, #255	; 0xff
   6ffd8:	bne	6ff88 <fputs@plt+0x5eba0>
   6ffdc:	b	70210 <fputs@plt+0x5ee28>
   6ffe0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6ffe4:	ldr	r0, [r0, #4]
   6ffe8:	ldr	r6, [r0, r7]
   6ffec:	mov	r0, r6
   6fff0:	mov	sl, r3
   6fff4:	bl	5a40c <fputs@plt+0x49024>
   6fff8:	ldr	r1, [fp, #-64]	; 0xffffffc0
   6fffc:	cmp	r1, #0
   70000:	moveq	sl, r1
   70004:	str	sl, [fp, #-56]	; 0xffffffc8
   70008:	ldr	r3, [fp, #-60]	; 0xffffffc4
   7000c:	cmn	r3, #1
   70010:	blt	7003c <fputs@plt+0x5ec54>
   70014:	ldrb	r1, [r0]
   70018:	cmp	r1, #152	; 0x98
   7001c:	bne	70078 <fputs@plt+0x5ec90>
   70020:	ldr	r1, [r0, #28]
   70024:	ldr	r2, [fp, #-52]	; 0xffffffcc
   70028:	cmp	r1, r2
   7002c:	bne	70078 <fputs@plt+0x5ec90>
   70030:	ldrsh	r0, [r0, #32]
   70034:	cmp	r3, r0
   70038:	b	70060 <fputs@plt+0x5ec78>
   7003c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   70040:	ldr	r1, [r1, #40]	; 0x28
   70044:	ldr	r1, [r1, #4]
   70048:	ldr	r2, [fp, #-72]	; 0xffffffb8
   7004c:	add	r2, r2, r2, lsl #2
   70050:	ldr	r1, [r1, r2, lsl #2]
   70054:	ldr	r2, [fp, #-52]	; 0xffffffcc
   70058:	bl	5a460 <fputs@plt+0x49078>
   7005c:	cmp	r0, #0
   70060:	ldr	r2, [fp, #-32]	; 0xffffffe0
   70064:	ldr	lr, [fp, #-40]	; 0xffffffd8
   70068:	ldr	ip, [fp, #-44]	; 0xffffffd4
   7006c:	beq	7008c <fputs@plt+0x5eca4>
   70070:	ldr	r3, [fp, #-56]	; 0xffffffc8
   70074:	b	6ffc0 <fputs@plt+0x5ebd8>
   70078:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7007c:	ldr	lr, [fp, #-40]	; 0xffffffd8
   70080:	ldr	ip, [fp, #-44]	; 0xffffffd4
   70084:	ldr	r3, [fp, #-56]	; 0xffffffc8
   70088:	b	6ffc0 <fputs@plt+0x5ebd8>
   7008c:	ldr	r0, [sp, #72]	; 0x48
   70090:	cmp	r0, #0
   70094:	beq	700e8 <fputs@plt+0x5ed00>
   70098:	ldr	r0, [fp, #-76]	; 0xffffffb4
   7009c:	ldr	r0, [r0]
   700a0:	mov	r1, r6
   700a4:	bl	58934 <fputs@plt+0x4754c>
   700a8:	cmp	r0, #0
   700ac:	bne	700b8 <fputs@plt+0x5ecd0>
   700b0:	ldr	r0, [sp, #76]	; 0x4c
   700b4:	ldr	r0, [r0, #8]
   700b8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   700bc:	ldr	r1, [r1, #32]
   700c0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   700c4:	ldr	r1, [r1, r2, lsl #2]
   700c8:	ldr	r0, [r0]
   700cc:	bl	15bb4 <fputs@plt+0x47cc>
   700d0:	cmp	r0, #0
   700d4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   700d8:	ldr	lr, [fp, #-40]	; 0xffffffd8
   700dc:	ldr	ip, [fp, #-44]	; 0xffffffd4
   700e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   700e4:	bne	6ffc0 <fputs@plt+0x5ebd8>
   700e8:	ldr	r0, [sp, #20]
   700ec:	cmp	r0, #0
   700f0:	bne	7015c <fputs@plt+0x5ed74>
   700f4:	ldr	r0, [sp, #44]	; 0x2c
   700f8:	tst	r0, #255	; 0xff
   700fc:	beq	701b0 <fputs@plt+0x5edc8>
   70100:	ldr	r0, [fp, #-36]	; 0xffffffdc
   70104:	ldr	r0, [r0, #4]
   70108:	add	r0, r0, r7
   7010c:	ldrb	r0, [r0, #12]
   70110:	ldr	r1, [sp, #32]
   70114:	ldr	r3, [sp, #40]	; 0x28
   70118:	eor	r1, r3, r1
   7011c:	uxtb	r1, r1
   70120:	cmp	r1, r0
   70124:	mov	sl, r2
   70128:	beq	70160 <fputs@plt+0x5ed78>
   7012c:	b	70210 <fputs@plt+0x5ee28>
   70130:	ldr	r1, [r3, #48]	; 0x30
   70134:	ldr	r1, [r1, r5, lsl #2]
   70138:	ldrh	r1, [r1, #18]
   7013c:	movw	r2, #386	; 0x182
   70140:	tst	r1, r2
   70144:	beq	6fecc <fputs@plt+0x5eae4>
   70148:	tst	r1, #256	; 0x100
   7014c:	mov	r0, #0
   70150:	movne	r4, r0
   70154:	mov	r0, r3
   70158:	b	701a0 <fputs@plt+0x5edb8>
   7015c:	mov	sl, r2
   70160:	ldr	r0, [fp, #-60]	; 0xffffffc4
   70164:	cmp	r0, #0
   70168:	ldr	r7, [sp, #56]	; 0x38
   7016c:	movwmi	r7, #1
   70170:	cmp	r4, #0
   70174:	movwpl	r8, #0
   70178:	orr	lr, r8, lr
   7017c:	mov	r0, #1
   70180:	lslpl	r9, r0, r4
   70184:	orr	ip, r9, ip
   70188:	mvn	r6, #0
   7018c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   70190:	ldr	r4, [sp, #52]	; 0x34
   70194:	ldr	r9, [fp, #-80]	; 0xffffffb0
   70198:	ldr	r8, [sp, #36]	; 0x24
   7019c:	ldr	r5, [fp, #-72]	; 0xffffffb8
   701a0:	add	r5, r5, #1
   701a4:	cmp	r5, r8
   701a8:	bne	6feb0 <fputs@plt+0x5eac8>
   701ac:	b	70238 <fputs@plt+0x5ee50>
   701b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   701b4:	ldr	r0, [r0, #4]
   701b8:	add	r0, r0, r7
   701bc:	ldrb	r0, [r0, #12]
   701c0:	ldr	r1, [sp, #40]	; 0x28
   701c4:	eor	r1, r0, r1
   701c8:	mov	r0, #1
   701cc:	str	r0, [sp, #44]	; 0x2c
   701d0:	str	r1, [sp, #32]
   701d4:	tst	r1, #255	; 0xff
   701d8:	mov	sl, r2
   701dc:	beq	70204 <fputs@plt+0x5ee1c>
   701e0:	ldr	r0, [fp, #16]
   701e4:	mov	r2, r0
   701e8:	ldrd	r0, [r0]
   701ec:	ldr	r3, [sp, #24]
   701f0:	orr	r0, r0, r3
   701f4:	ldr	r3, [sp, #28]
   701f8:	orr	r1, r1, r3
   701fc:	strd	r0, [r2]
   70200:	b	70160 <fputs@plt+0x5ed78>
   70204:	mov	r0, #0
   70208:	str	r0, [sp, #32]
   7020c:	b	70160 <fputs@plt+0x5ed78>
   70210:	ldr	r0, [sp, #48]	; 0x30
   70214:	ldr	r1, [fp, #-72]	; 0xffffffb8
   70218:	cmp	r1, r0
   7021c:	ldr	r4, [sp, #52]	; 0x34
   70220:	movwcc	r4, #0
   70224:	cmp	r1, #0
   70228:	moveq	r4, r1
   7022c:	mvn	r6, #0
   70230:	ldr	r0, [fp, #-68]	; 0xffffffbc
   70234:	ldr	r7, [sp, #56]	; 0x38
   70238:	mov	r1, #1
   7023c:	str	r1, [fp, #-60]	; 0xffffffc4
   70240:	tst	r7, #255	; 0xff
   70244:	bne	70254 <fputs@plt+0x5ee6c>
   70248:	tst	r4, #255	; 0xff
   7024c:	beq	703c4 <fputs@plt+0x5efdc>
   70250:	str	r4, [fp, #-60]	; 0xffffffc4
   70254:	ldrd	r0, [r0, #8]
   70258:	ldr	r2, [sp, #80]	; 0x50
   7025c:	orr	r2, r1, r2
   70260:	str	r2, [sp, #80]	; 0x50
   70264:	mvn	r1, r2
   70268:	str	r1, [fp, #-52]	; 0xffffffcc
   7026c:	ldr	r1, [sp, #84]	; 0x54
   70270:	orr	r1, r0, r1
   70274:	str	r1, [sp, #84]	; 0x54
   70278:	mvn	r0, r1
   7027c:	str	r0, [fp, #-56]	; 0xffffffc8
   70280:	mov	r5, #0
   70284:	mov	r8, #0
   70288:	b	702a0 <fputs@plt+0x5eeb8>
   7028c:	mov	sl, r4
   70290:	add	r5, r5, #20
   70294:	add	r8, r8, #1
   70298:	cmp	sl, r8
   7029c:	beq	70354 <fputs@plt+0x5ef6c>
   702a0:	mov	r4, sl
   702a4:	mov	r3, #1
   702a8:	lsl	r9, r3, r8
   702ac:	subs	r0, r8, #32
   702b0:	movwpl	r9, #0
   702b4:	and	r1, r9, lr
   702b8:	rsb	r2, r8, #32
   702bc:	lsr	sl, r3, r2
   702c0:	lslpl	sl, r3, r0
   702c4:	and	r0, sl, ip
   702c8:	orrs	r0, r1, r0
   702cc:	bne	7028c <fputs@plt+0x5eea4>
   702d0:	str	ip, [fp, #-44]	; 0xffffffd4
   702d4:	str	lr, [fp, #-40]	; 0xffffffd8
   702d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   702dc:	ldr	r0, [r0, #4]
   702e0:	ldr	r7, [r0, r5]
   702e4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   702e8:	mov	r1, r7
   702ec:	bl	6bb60 <fputs@plt+0x5a778>
   702f0:	mov	r4, r0
   702f4:	mov	r6, r1
   702f8:	orrs	r0, r0, r1
   702fc:	bne	70310 <fputs@plt+0x5ef28>
   70300:	mov	r0, r7
   70304:	bl	58928 <fputs@plt+0x47540>
   70308:	cmp	r0, #0
   7030c:	beq	70340 <fputs@plt+0x5ef58>
   70310:	ldr	r0, [fp, #-56]	; 0xffffffc8
   70314:	and	r0, r4, r0
   70318:	ldr	r1, [fp, #-52]	; 0xffffffcc
   7031c:	and	r1, r6, r1
   70320:	orrs	r0, r0, r1
   70324:	ldr	ip, [fp, #-44]	; 0xffffffd4
   70328:	orreq	ip, ip, sl
   7032c:	ldr	lr, [fp, #-40]	; 0xffffffd8
   70330:	orreq	lr, lr, r9
   70334:	ldr	sl, [fp, #-32]	; 0xffffffe0
   70338:	mvn	r6, #0
   7033c:	b	70290 <fputs@plt+0x5eea8>
   70340:	ldr	sl, [fp, #-32]	; 0xffffffe0
   70344:	mvn	r6, #0
   70348:	ldr	lr, [fp, #-40]	; 0xffffffd8
   7034c:	ldr	ip, [fp, #-44]	; 0xffffffd4
   70350:	b	70290 <fputs@plt+0x5eea8>
   70354:	ldr	r0, [fp, #8]
   70358:	ldr	r3, [fp, #-88]	; 0xffffffa8
   7035c:	cmp	r3, r0
   70360:	ldr	r1, [fp, #-76]	; 0xffffffb4
   70364:	bcs	703cc <fputs@plt+0x5efe4>
   70368:	ldr	r0, [sp, #68]	; 0x44
   7036c:	subs	r0, lr, r0
   70370:	ldr	r0, [sp, #64]	; 0x40
   70374:	sbcs	r0, ip, r0
   70378:	bcs	703cc <fputs@plt+0x5efe4>
   7037c:	add	r3, r3, #1
   70380:	ldr	r0, [fp, #-60]	; 0xffffffc4
   70384:	tst	r0, #255	; 0xff
   70388:	ldr	r0, [fp, #-68]	; 0xffffffbc
   7038c:	bne	6fbd8 <fputs@plt+0x5e7f0>
   70390:	b	703cc <fputs@plt+0x5efe4>
   70394:	mov	lr, #0
   70398:	mov	r0, #1
   7039c:	str	r0, [fp, #-60]	; 0xffffffc4
   703a0:	mov	ip, #0
   703a4:	b	703cc <fputs@plt+0x5efe4>
   703a8:	ldrb	r0, [r2, #29]
   703ac:	cmp	r0, #0
   703b0:	ldr	r0, [sp, #64]	; 0x40
   703b4:	movne	ip, r0
   703b8:	ldr	r0, [sp, #68]	; 0x44
   703bc:	movne	lr, r0
   703c0:	b	703cc <fputs@plt+0x5efe4>
   703c4:	mov	r0, #0
   703c8:	str	r0, [fp, #-60]	; 0xffffffc4
   703cc:	ldr	r0, [sp, #68]	; 0x44
   703d0:	eor	r0, lr, r0
   703d4:	ldr	r1, [sp, #64]	; 0x40
   703d8:	eor	r1, ip, r1
   703dc:	orrs	r0, r0, r1
   703e0:	bne	703ec <fputs@plt+0x5f004>
   703e4:	mov	r0, sl
   703e8:	b	70448 <fputs@plt+0x5f060>
   703ec:	mov	r0, #255	; 0xff
   703f0:	ldr	r1, [fp, #-60]	; 0xffffffc4
   703f4:	tst	r1, #255	; 0xff
   703f8:	bne	70448 <fputs@plt+0x5f060>
   703fc:	mvn	r0, lr
   70400:	mvn	r1, ip
   70404:	sub	sl, sl, #1
   70408:	cmp	sl, #1
   7040c:	blt	70444 <fputs@plt+0x5f05c>
   70410:	lsl	r2, r6, sl
   70414:	subs	r3, sl, #32
   70418:	movwpl	r2, #0
   7041c:	bic	r2, r0, r2
   70420:	rsb	r7, sl, #32
   70424:	lsr	r7, r6, r7
   70428:	orr	r7, r7, r6, lsl sl
   7042c:	cmp	r3, #0
   70430:	lslpl	r7, r6, r3
   70434:	bic	r3, r1, r7
   70438:	orrs	r2, r2, r3
   7043c:	bne	70404 <fputs@plt+0x5f01c>
   70440:	b	703e4 <fputs@plt+0x5effc>
   70444:	mov	r0, #0
   70448:	sxtb	r0, r0
   7044c:	sub	sp, fp, #28
   70450:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   70454:	push	{r4, r5, fp, lr}
   70458:	add	fp, sp, #8
   7045c:	mov	r4, r1
   70460:	mov	r5, r0
   70464:	sub	r0, r2, r3
   70468:	mov	r1, #100	; 0x64
   7046c:	mul	r0, r0, r1
   70470:	sdiv	r0, r0, r2
   70474:	asr	r1, r0, #31
   70478:	bl	44150 <fputs@plt+0x32d68>
   7047c:	ldrb	r1, [r5, #37]	; 0x25
   70480:	tst	r1, #64	; 0x40
   70484:	mov	r1, r4
   70488:	beq	70498 <fputs@plt+0x5f0b0>
   7048c:	ldrsh	r1, [r5, #34]	; 0x22
   70490:	cmp	r1, r4
   70494:	movge	r1, r4
   70498:	add	r4, r4, r0
   7049c:	sxth	r0, r1
   704a0:	bl	6eed0 <fputs@plt+0x5dae8>
   704a4:	add	r0, r4, r0
   704a8:	sub	r0, r0, #50	; 0x32
   704ac:	sxth	r0, r0
   704b0:	pop	{r4, r5, fp, pc}
   704b4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   704b8:	add	fp, sp, #24
   704bc:	mov	r8, r3
   704c0:	mov	r5, r2
   704c4:	mov	r6, r1
   704c8:	mov	r7, r0
   704cc:	bl	5b7a4 <fputs@plt+0x4a3bc>
   704d0:	cmp	r0, r6
   704d4:	ble	70574 <fputs@plt+0x5f18c>
   704d8:	mov	r4, r0
   704dc:	ldr	r9, [fp, #8]
   704e0:	mov	r0, r7
   704e4:	mov	r1, r6
   704e8:	bl	56b3c <fputs@plt+0x45754>
   704ec:	sub	r1, r4, r6
   704f0:	add	r0, r0, #8
   704f4:	mov	r2, #0
   704f8:	mov	ip, #25
   704fc:	mov	lr, #37	; 0x25
   70500:	mov	r6, #1
   70504:	mov	r4, #30
   70508:	b	70524 <fputs@plt+0x5f13c>
   7050c:	str	r2, [r0, #4]
   70510:	str	r2, [r0, #-4]
   70514:	strb	ip, [r0, #-8]
   70518:	add	r0, r0, #20
   7051c:	subs	r1, r1, #1
   70520:	beq	70574 <fputs@plt+0x5f18c>
   70524:	ldr	r3, [r0, #-4]
   70528:	cmp	r3, r5
   7052c:	bne	70518 <fputs@plt+0x5f130>
   70530:	ldrb	r3, [r0, #-8]
   70534:	cmp	r3, #103	; 0x67
   70538:	beq	7055c <fputs@plt+0x5f174>
   7053c:	cmp	r3, #47	; 0x2f
   70540:	bne	70518 <fputs@plt+0x5f130>
   70544:	strb	r4, [r0, #-8]
   70548:	ldm	r0, {r3, r7}
   7054c:	add	r3, r3, r8
   70550:	stmda	r0, {r3, r7}
   70554:	str	r2, [r0, #4]
   70558:	b	70518 <fputs@plt+0x5f130>
   7055c:	cmp	r9, #0
   70560:	beq	7050c <fputs@plt+0x5f124>
   70564:	strb	lr, [r0, #-8]
   70568:	ldr	r3, [r0]
   7056c:	stmda	r0, {r3, r6}
   70570:	b	70518 <fputs@plt+0x5f130>
   70574:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   70578:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7057c:	add	fp, sp, #28
   70580:	sub	sp, sp, #4
   70584:	mov	r4, r0
   70588:	ldrh	r5, [r1, #24]
   7058c:	ldr	sl, [r1, #28]
   70590:	cmp	r5, #0
   70594:	beq	70620 <fputs@plt+0x5f238>
   70598:	str	r1, [sp]
   7059c:	ldrh	r8, [r1, #42]	; 0x2a
   705a0:	movw	r1, #30756	; 0x7824
   705a4:	movt	r1, #8
   705a8:	mov	r0, r4
   705ac:	mov	r2, #2
   705b0:	bl	20784 <fputs@plt+0xf39c>
   705b4:	mov	r7, #0
   705b8:	movw	r9, #30765	; 0x782d
   705bc:	movt	r9, #8
   705c0:	b	705f0 <fputs@plt+0x5f208>
   705c4:	cmp	r7, r8
   705c8:	mov	r1, r9
   705cc:	movw	r0, #30770	; 0x7832
   705d0:	movt	r0, #8
   705d4:	movcc	r1, r0
   705d8:	mov	r0, r4
   705dc:	mov	r2, r6
   705e0:	bl	38df0 <fputs@plt+0x27a08>
   705e4:	add	r7, r7, #1
   705e8:	cmp	r5, r7
   705ec:	beq	70648 <fputs@plt+0x5f260>
   705f0:	mov	r0, sl
   705f4:	mov	r1, r7
   705f8:	bl	706d8 <fputs@plt+0x5f2f0>
   705fc:	mov	r6, r0
   70600:	cmp	r7, #0
   70604:	beq	705c4 <fputs@plt+0x5f1dc>
   70608:	mov	r0, r4
   7060c:	movw	r1, #30759	; 0x7827
   70610:	movt	r1, #8
   70614:	mov	r2, #5
   70618:	bl	20784 <fputs@plt+0xf39c>
   7061c:	b	705c4 <fputs@plt+0x5f1dc>
   70620:	ldrb	r0, [r1, #36]	; 0x24
   70624:	tst	r0, #48	; 0x30
   70628:	beq	706d0 <fputs@plt+0x5f2e8>
   7062c:	str	r1, [sp]
   70630:	movw	r1, #30756	; 0x7824
   70634:	movt	r1, #8
   70638:	mov	r0, r4
   7063c:	mov	r2, #2
   70640:	bl	20784 <fputs@plt+0xf39c>
   70644:	mov	r7, #0
   70648:	ldr	r5, [sp]
   7064c:	ldrb	r0, [r5, #36]	; 0x24
   70650:	tst	r0, #32
   70654:	mov	r6, r7
   70658:	beq	70684 <fputs@plt+0x5f29c>
   7065c:	mov	r0, sl
   70660:	mov	r1, r7
   70664:	bl	706d8 <fputs@plt+0x5f2f0>
   70668:	mov	r2, r0
   7066c:	movw	r3, #30783	; 0x783f
   70670:	movt	r3, #8
   70674:	mov	r0, r4
   70678:	mov	r1, r7
   7067c:	bl	70724 <fputs@plt+0x5f33c>
   70680:	add	r6, r7, #1
   70684:	ldrb	r0, [r5, #36]	; 0x24
   70688:	tst	r0, #16
   7068c:	beq	706b4 <fputs@plt+0x5f2cc>
   70690:	mov	r0, sl
   70694:	mov	r1, r7
   70698:	bl	706d8 <fputs@plt+0x5f2f0>
   7069c:	mov	r2, r0
   706a0:	movw	r3, #30689	; 0x77e1
   706a4:	movt	r3, #8
   706a8:	mov	r0, r4
   706ac:	mov	r1, r6
   706b0:	bl	70724 <fputs@plt+0x5f33c>
   706b4:	movw	r1, #28716	; 0x702c
   706b8:	movt	r1, #8
   706bc:	mov	r0, r4
   706c0:	mov	r2, #1
   706c4:	sub	sp, fp, #28
   706c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   706cc:	b	20784 <fputs@plt+0xf39c>
   706d0:	sub	sp, fp, #28
   706d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   706d8:	ldr	r2, [r0, #4]
   706dc:	add	r1, r2, r1, lsl #1
   706e0:	ldrh	r1, [r1]
   706e4:	movw	r2, #65534	; 0xfffe
   706e8:	cmp	r1, r2
   706ec:	beq	70718 <fputs@plt+0x5f330>
   706f0:	movw	r2, #65535	; 0xffff
   706f4:	cmp	r1, r2
   706f8:	movweq	r0, #23240	; 0x5ac8
   706fc:	movteq	r0, #8
   70700:	bxeq	lr
   70704:	sxth	r1, r1
   70708:	ldr	r0, [r0, #12]
   7070c:	ldr	r0, [r0, #4]
   70710:	ldr	r0, [r0, r1, lsl #4]
   70714:	bx	lr
   70718:	movw	r0, #30778	; 0x783a
   7071c:	movt	r0, #8
   70720:	bx	lr
   70724:	push	{r4, r5, r6, sl, fp, lr}
   70728:	add	fp, sp, #16
   7072c:	mov	r5, r3
   70730:	mov	r6, r2
   70734:	mov	r4, r0
   70738:	cmp	r1, #0
   7073c:	beq	70754 <fputs@plt+0x5f36c>
   70740:	movw	r1, #30759	; 0x7827
   70744:	movt	r1, #8
   70748:	mov	r0, r4
   7074c:	mov	r2, #5
   70750:	bl	20784 <fputs@plt+0xf39c>
   70754:	mov	r0, r4
   70758:	mov	r1, r6
   7075c:	bl	20938 <fputs@plt+0xf550>
   70760:	mov	r0, r4
   70764:	mov	r1, r5
   70768:	mov	r2, #1
   7076c:	bl	20784 <fputs@plt+0xf39c>
   70770:	movw	r1, #30768	; 0x7830
   70774:	movt	r1, #8
   70778:	mov	r0, r4
   7077c:	mov	r2, #1
   70780:	pop	{r4, r5, r6, sl, fp, lr}
   70784:	b	20784 <fputs@plt+0xf39c>
   70788:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7078c:	add	fp, sp, #28
   70790:	sub	sp, sp, #20
   70794:	mov	r5, r2
   70798:	mov	r9, r1
   7079c:	mov	r7, r0
   707a0:	ldr	r4, [r1]
   707a4:	ldrb	r1, [r4]
   707a8:	ldr	r6, [fp, #12]
   707ac:	cmp	r1, #79	; 0x4f
   707b0:	beq	707c8 <fputs@plt+0x5f3e0>
   707b4:	ldr	r0, [r7, #8]
   707b8:	cmp	r1, #76	; 0x4c
   707bc:	beq	707e0 <fputs@plt+0x5f3f8>
   707c0:	cmp	r1, #73	; 0x49
   707c4:	bne	707f4 <fputs@plt+0x5f40c>
   707c8:	ldr	r1, [r4, #16]
   707cc:	mov	r0, r7
   707d0:	mov	r2, r6
   707d4:	bl	5724c <fputs@plt+0x45e64>
   707d8:	mov	r6, r0
   707dc:	b	70954 <fputs@plt+0x5f56c>
   707e0:	mov	r1, #25
   707e4:	mov	r2, #0
   707e8:	mov	r3, r6
   707ec:	bl	5722c <fputs@plt+0x45e44>
   707f0:	b	70954 <fputs@plt+0x5f56c>
   707f4:	ldr	sl, [fp, #8]
   707f8:	ldr	r8, [r5, #64]	; 0x40
   707fc:	ldrb	r1, [r8, #37]	; 0x25
   70800:	tst	r1, #4
   70804:	str	r0, [sp, #16]
   70808:	bne	7082c <fputs@plt+0x5f444>
   7080c:	ldr	r1, [r8, #28]
   70810:	cmp	r1, #0
   70814:	beq	7082c <fputs@plt+0x5f444>
   70818:	ldr	r1, [r1, #28]
   7081c:	ldrb	r1, [r1, r3]
   70820:	cmp	r1, #0
   70824:	clzne	r0, sl
   70828:	lsrne	sl, r0, #5
   7082c:	mov	r0, r7
   70830:	mov	r1, r4
   70834:	mov	r2, #4
   70838:	mov	r3, #0
   7083c:	bl	5b820 <fputs@plt+0x4a438>
   70840:	clz	r1, sl
   70844:	str	r0, [sp, #12]
   70848:	cmp	r0, #4
   7084c:	lsreq	sl, r1, #5
   70850:	mov	r1, #108	; 0x6c
   70854:	cmp	sl, #0
   70858:	movwne	r1, #105	; 0x69
   7085c:	ldr	r4, [r4, #28]
   70860:	ldr	r0, [sp, #16]
   70864:	mov	r2, r4
   70868:	mov	r3, #0
   7086c:	bl	5722c <fputs@plt+0x45e44>
   70870:	ldr	r0, [r8, #36]	; 0x24
   70874:	orr	r0, r0, #2048	; 0x800
   70878:	str	r0, [r8, #36]	; 0x24
   7087c:	ldr	r0, [r5, #56]	; 0x38
   70880:	cmp	r0, #0
   70884:	bne	70894 <fputs@plt+0x5f4ac>
   70888:	ldr	r0, [sp, #16]
   7088c:	bl	587d4 <fputs@plt+0x473ec>
   70890:	str	r0, [r5, #16]
   70894:	ldrd	r0, [r5, #56]	; 0x38
   70898:	add	r2, r0, #1
   7089c:	str	r2, [r5, #56]	; 0x38
   708a0:	ldr	r0, [r7]
   708a4:	add	r2, r2, r2, lsl #1
   708a8:	lsl	r2, r2, #2
   708ac:	mov	r8, #0
   708b0:	mov	r3, #0
   708b4:	bl	31590 <fputs@plt+0x201a8>
   708b8:	str	r0, [r5, #60]	; 0x3c
   708bc:	cmp	r0, #0
   708c0:	beq	70904 <fputs@plt+0x5f51c>
   708c4:	mov	r7, r0
   708c8:	ldr	r0, [r5, #56]	; 0x38
   708cc:	sub	r0, r0, #1
   708d0:	add	r0, r0, r0, lsl #1
   708d4:	str	r0, [sp, #8]
   708d8:	str	r4, [r7, r0, lsl #2]
   708dc:	ldr	r0, [sp, #12]
   708e0:	cmp	r0, #1
   708e4:	bne	7090c <fputs@plt+0x5f524>
   708e8:	ldr	r8, [sp, #16]
   708ec:	mov	r0, r8
   708f0:	mov	r1, #103	; 0x67
   708f4:	mov	r2, r4
   708f8:	mov	r3, r6
   708fc:	bl	5722c <fputs@plt+0x45e44>
   70900:	b	70928 <fputs@plt+0x5f540>
   70904:	str	r8, [r5, #56]	; 0x38
   70908:	b	70954 <fputs@plt+0x5f56c>
   7090c:	str	r6, [sp]
   70910:	ldr	r8, [sp, #16]
   70914:	mov	r0, r8
   70918:	mov	r1, #47	; 0x2f
   7091c:	mov	r2, r4
   70920:	mov	r3, #0
   70924:	bl	46a3c <fputs@plt+0x35654>
   70928:	mov	r1, #5
   7092c:	cmp	sl, #0
   70930:	movwne	r1, #4
   70934:	ldr	r2, [sp, #8]
   70938:	add	r2, r7, r2, lsl #2
   7093c:	strb	r1, [r2, #8]
   70940:	str	r0, [r2, #4]
   70944:	mov	r0, r8
   70948:	mov	r1, #76	; 0x4c
   7094c:	mov	r2, r6
   70950:	bl	587b0 <fputs@plt+0x473c8>
   70954:	mov	r0, r5
   70958:	mov	r1, r9
   7095c:	bl	7096c <fputs@plt+0x5f584>
   70960:	mov	r0, r6
   70964:	sub	sp, fp, #28
   70968:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7096c:	push	{r4, r5, r6, r7, fp, lr}
   70970:	add	fp, sp, #16
   70974:	cmp	r1, #0
   70978:	beq	70a1c <fputs@plt+0x5f634>
   7097c:	add	ip, r0, #72	; 0x48
   70980:	mov	lr, #0
   70984:	ldrh	r2, [r1, #20]
   70988:	tst	r2, #4
   7098c:	bne	70a1c <fputs@plt+0x5f634>
   70990:	ldr	r3, [r0]
   70994:	cmp	r3, #0
   70998:	beq	709ac <fputs@plt+0x5f5c4>
   7099c:	ldr	r3, [r1]
   709a0:	ldrb	r3, [r3, #4]
   709a4:	tst	r3, #1
   709a8:	beq	70a1c <fputs@plt+0x5f634>
   709ac:	ldrd	r4, [ip]
   709b0:	ldrd	r6, [r1, #40]	; 0x28
   709b4:	and	r3, r7, r5
   709b8:	and	r4, r6, r4
   709bc:	orrs	r3, r4, r3
   709c0:	bne	70a1c <fputs@plt+0x5f634>
   709c4:	tst	r2, #1024	; 0x400
   709c8:	mov	r3, #512	; 0x200
   709cc:	movweq	r3, #4
   709d0:	cmp	lr, #0
   709d4:	movweq	r3, #4
   709d8:	orr	r2, r3, r2
   709dc:	strh	r2, [r1, #20]
   709e0:	ldr	r2, [r1, #4]
   709e4:	cmp	r2, #0
   709e8:	bmi	70a1c <fputs@plt+0x5f634>
   709ec:	ldr	r1, [r1, #24]
   709f0:	ldr	r1, [r1, #20]
   709f4:	add	r2, r2, r2, lsl #1
   709f8:	add	r1, r1, r2, lsl #4
   709fc:	ldrb	r2, [r1, #22]
   70a00:	sub	r2, r2, #1
   70a04:	strb	r2, [r1, #22]
   70a08:	tst	r2, #255	; 0xff
   70a0c:	bne	70a1c <fputs@plt+0x5f634>
   70a10:	sub	lr, lr, #1
   70a14:	cmp	r1, #0
   70a18:	bne	70984 <fputs@plt+0x5f59c>
   70a1c:	pop	{r4, r5, r6, r7, fp, pc}
   70a20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   70a24:	add	fp, sp, #28
   70a28:	sub	sp, sp, #36	; 0x24
   70a2c:	str	r2, [sp, #20]
   70a30:	str	r1, [sp, #28]
   70a34:	ldr	r1, [r1, #64]	; 0x40
   70a38:	ldrh	r2, [r1, #24]
   70a3c:	str	r2, [sp, #24]
   70a40:	add	r2, r2, r3
   70a44:	ldr	r5, [r0]
   70a48:	ldr	sl, [r0, #8]
   70a4c:	ldr	r6, [r0, #76]	; 0x4c
   70a50:	str	r2, [sp, #8]
   70a54:	add	r2, r6, r2
   70a58:	ldrh	r4, [r1, #42]	; 0x2a
   70a5c:	str	r1, [sp, #12]
   70a60:	ldr	r1, [r1, #28]
   70a64:	str	r0, [sp, #32]
   70a68:	str	r2, [r0, #76]	; 0x4c
   70a6c:	mov	r0, r5
   70a70:	bl	70f2c <fputs@plt+0x5fb44>
   70a74:	mov	r1, r0
   70a78:	mov	r0, r5
   70a7c:	bl	19540 <fputs@plt+0x8158>
   70a80:	mov	r5, r0
   70a84:	add	r9, r6, #1
   70a88:	cmp	r4, #0
   70a8c:	str	r0, [sp, #16]
   70a90:	beq	70b2c <fputs@plt+0x5f744>
   70a94:	mov	r1, #108	; 0x6c
   70a98:	ldr	r6, [sp, #20]
   70a9c:	cmp	r6, #0
   70aa0:	movwne	r1, #105	; 0x69
   70aa4:	ldr	r7, [sp, #28]
   70aa8:	ldr	r8, [r7, #8]
   70aac:	mov	r0, sl
   70ab0:	mov	r2, r8
   70ab4:	bl	587b0 <fputs@plt+0x473c8>
   70ab8:	mov	r0, sl
   70abc:	mov	r1, #13
   70ac0:	bl	56880 <fputs@plt+0x45498>
   70ac4:	mov	r5, r0
   70ac8:	str	r9, [sp]
   70acc:	str	r4, [sp, #4]
   70ad0:	mov	r1, #66	; 0x42
   70ad4:	cmp	r6, #0
   70ad8:	movwne	r1, #63	; 0x3f
   70adc:	mov	r6, #0
   70ae0:	mov	r0, sl
   70ae4:	mov	r2, r8
   70ae8:	mov	r3, #0
   70aec:	bl	1abac <fputs@plt+0x97c4>
   70af0:	str	r0, [r7, #20]
   70af4:	mov	r0, sl
   70af8:	mov	r1, r5
   70afc:	ldr	r5, [sp, #16]
   70b00:	bl	568a8 <fputs@plt+0x454c0>
   70b04:	add	r0, r9, r6
   70b08:	str	r0, [sp]
   70b0c:	mov	r0, sl
   70b10:	mov	r1, #47	; 0x2f
   70b14:	mov	r2, r8
   70b18:	mov	r3, r6
   70b1c:	bl	46a3c <fputs@plt+0x35654>
   70b20:	add	r6, r6, #1
   70b24:	cmp	r4, r6
   70b28:	bne	70b04 <fputs@plt+0x5f71c>
   70b2c:	ldr	r0, [sp, #24]
   70b30:	cmp	r4, r0
   70b34:	bcs	70c44 <fputs@plt+0x5f85c>
   70b38:	movw	r8, #257	; 0x101
   70b3c:	b	70b74 <fputs@plt+0x5f78c>
   70b40:	mov	r0, sl
   70b44:	mov	r1, #31
   70b48:	mov	r2, r5
   70b4c:	mov	r3, r7
   70b50:	bl	5722c <fputs@plt+0x45e44>
   70b54:	ldr	r5, [sp, #16]
   70b58:	ldrh	r0, [r6, #18]
   70b5c:	tst	r0, r8
   70b60:	beq	70bcc <fputs@plt+0x5f7e4>
   70b64:	add	r4, r4, #1
   70b68:	ldr	r0, [sp, #24]
   70b6c:	cmp	r0, r4
   70b70:	beq	70c44 <fputs@plt+0x5f85c>
   70b74:	ldr	r0, [sp, #12]
   70b78:	ldr	r0, [r0, #48]	; 0x30
   70b7c:	ldr	r6, [r0, r4, lsl #2]
   70b80:	add	r7, r4, r9
   70b84:	ldr	r0, [sp, #20]
   70b88:	stm	sp, {r0, r7}
   70b8c:	ldr	r0, [sp, #32]
   70b90:	mov	r1, r6
   70b94:	ldr	r2, [sp, #28]
   70b98:	mov	r3, r4
   70b9c:	bl	70788 <fputs@plt+0x5f3a0>
   70ba0:	cmp	r7, r0
   70ba4:	beq	70b54 <fputs@plt+0x5f76c>
   70ba8:	mov	r5, r0
   70bac:	ldr	r0, [sp, #8]
   70bb0:	cmp	r0, #1
   70bb4:	bne	70b40 <fputs@plt+0x5f758>
   70bb8:	ldr	r0, [sp, #32]
   70bbc:	mov	r1, r9
   70bc0:	bl	5971c <fputs@plt+0x48334>
   70bc4:	mov	r9, r5
   70bc8:	b	70b54 <fputs@plt+0x5f76c>
   70bcc:	ldrb	r0, [r6, #21]
   70bd0:	ldr	r1, [r6]
   70bd4:	ldr	r6, [r1, #16]
   70bd8:	tst	r0, #8
   70bdc:	bne	70c08 <fputs@plt+0x5f820>
   70be0:	mov	r0, r6
   70be4:	bl	5bba4 <fputs@plt+0x4a7bc>
   70be8:	cmp	r0, #0
   70bec:	beq	70c08 <fputs@plt+0x5f820>
   70bf0:	add	r2, r9, r4
   70bf4:	ldr	r0, [sp, #28]
   70bf8:	ldr	r3, [r0, #12]
   70bfc:	mov	r0, sl
   70c00:	mov	r1, #76	; 0x4c
   70c04:	bl	5722c <fputs@plt+0x45e44>
   70c08:	cmp	r5, #0
   70c0c:	beq	70b64 <fputs@plt+0x5f77c>
   70c10:	ldrb	r1, [r5, r4]
   70c14:	mov	r0, r6
   70c18:	bl	5b618 <fputs@plt+0x4a230>
   70c1c:	cmp	r0, #65	; 0x41
   70c20:	moveq	r0, #65	; 0x41
   70c24:	strbeq	r0, [r5, r4]
   70c28:	ldrb	r1, [r5, r4]
   70c2c:	mov	r0, r6
   70c30:	bl	70c8c <fputs@plt+0x5f8a4>
   70c34:	cmp	r0, #0
   70c38:	movne	r0, #65	; 0x41
   70c3c:	strbne	r0, [r5, r4]
   70c40:	b	70b64 <fputs@plt+0x5f77c>
   70c44:	ldr	r0, [fp, #8]
   70c48:	str	r5, [r0]
   70c4c:	mov	r0, r9
   70c50:	sub	sp, fp, #28
   70c54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   70c58:	push	{r4, sl, fp, lr}
   70c5c:	add	fp, sp, #8
   70c60:	mov	r4, r1
   70c64:	ldrb	r1, [r2, #21]
   70c68:	tst	r1, #1
   70c6c:	popeq	{r4, sl, fp, pc}
   70c70:	mvn	r1, #0
   70c74:	bl	56b3c <fputs@plt+0x45754>
   70c78:	ldr	r1, [r4, #36]	; 0x24
   70c7c:	mov	r2, #1
   70c80:	strb	r2, [r0, #3]
   70c84:	str	r1, [r0, #12]
   70c88:	pop	{r4, sl, fp, pc}
   70c8c:	push	{fp, lr}
   70c90:	mov	fp, sp
   70c94:	mov	r2, r0
   70c98:	mov	r0, #1
   70c9c:	cmp	r1, #65	; 0x41
   70ca0:	bne	70ca8 <fputs@plt+0x5f8c0>
   70ca4:	pop	{fp, pc}
   70ca8:	ldrb	lr, [r2]
   70cac:	add	r3, lr, #101	; 0x65
   70cb0:	uxtb	r3, r3
   70cb4:	cmp	r3, #1
   70cb8:	bhi	70cd4 <fputs@plt+0x5f8ec>
   70cbc:	ldr	r2, [r2, #12]
   70cc0:	ldrb	lr, [r2]
   70cc4:	add	r3, lr, #101	; 0x65
   70cc8:	uxtb	r3, r3
   70ccc:	cmp	r3, #2
   70cd0:	bcc	70cbc <fputs@plt+0x5f8d4>
   70cd4:	cmp	lr, #157	; 0x9d
   70cd8:	ldrbeq	lr, [r2, #38]	; 0x26
   70cdc:	sub	ip, lr, #132	; 0x84
   70ce0:	cmp	ip, #20
   70ce4:	bhi	70d50 <fputs@plt+0x5f968>
   70ce8:	add	r3, pc, #0
   70cec:	ldr	pc, [r3, ip, lsl #2]
   70cf0:	andeq	r0, r7, r0, lsl #27
   70cf4:	andeq	r0, r7, r4, asr #26
   70cf8:	andeq	r0, r7, r4, lsr #25
   70cfc:	andeq	r0, r7, r8, ror #26
   70d00:	andeq	r0, r7, r8, ror #26
   70d04:	andeq	r0, r7, r8, ror #26
   70d08:	andeq	r0, r7, r8, ror #26
   70d0c:	andeq	r0, r7, r8, ror #26
   70d10:	andeq	r0, r7, r8, ror #26
   70d14:	andeq	r0, r7, r8, ror #26
   70d18:	andeq	r0, r7, r8, ror #26
   70d1c:	andeq	r0, r7, r8, ror #26
   70d20:	andeq	r0, r7, r8, ror #26
   70d24:	andeq	r0, r7, r8, ror #26
   70d28:	andeq	r0, r7, r8, ror #26
   70d2c:	andeq	r0, r7, r8, ror #26
   70d30:	andeq	r0, r7, r8, ror #26
   70d34:	andeq	r0, r7, r8, ror #26
   70d38:	andeq	r0, r7, r8, ror #26
   70d3c:	andeq	r0, r7, r8, ror #26
   70d40:	andeq	r0, r7, r0, ror sp
   70d44:	sub	r0, r1, #67	; 0x43
   70d48:	and	r0, r0, #253	; 0xfd
   70d4c:	b	70d5c <fputs@plt+0x5f974>
   70d50:	cmp	lr, #97	; 0x61
   70d54:	bne	70d68 <fputs@plt+0x5f980>
   70d58:	sub	r0, r1, #66	; 0x42
   70d5c:	clz	r0, r0
   70d60:	lsr	r0, r0, #5
   70d64:	pop	{fp, pc}
   70d68:	mov	r0, #0
   70d6c:	pop	{fp, pc}
   70d70:	ldrsh	r2, [r2, #32]
   70d74:	mov	r0, #0
   70d78:	cmn	r2, #1
   70d7c:	popgt	{fp, pc}
   70d80:	sub	r0, r1, #67	; 0x43
   70d84:	uxtb	r1, r0
   70d88:	mov	r0, #0
   70d8c:	cmp	r1, #2
   70d90:	movwcc	r0, #1
   70d94:	pop	{fp, pc}
   70d98:	push	{r4, r5, r6, sl, fp, lr}
   70d9c:	add	fp, sp, #16
   70da0:	sub	sp, sp, #16
   70da4:	cmp	r3, #0
   70da8:	beq	70e0c <fputs@plt+0x5fa24>
   70dac:	mov	r4, r1
   70db0:	mov	r5, r0
   70db4:	ldr	r0, [r0, #8]
   70db8:	cmp	r2, #1
   70dbc:	blt	70de0 <fputs@plt+0x5f9f8>
   70dc0:	ldrb	r1, [r3]
   70dc4:	cmp	r1, #65	; 0x41
   70dc8:	bne	70de0 <fputs@plt+0x5f9f8>
   70dcc:	add	r3, r3, #1
   70dd0:	add	r4, r4, #1
   70dd4:	sub	r2, r2, #1
   70dd8:	cmp	r2, #0
   70ddc:	bgt	70dc0 <fputs@plt+0x5f9d8>
   70de0:	sub	r1, r2, #1
   70de4:	add	r6, r1, #1
   70de8:	cmp	r6, #2
   70dec:	blt	70e04 <fputs@plt+0x5fa1c>
   70df0:	ldrb	r2, [r3, r1]
   70df4:	sub	r1, r1, #1
   70df8:	cmp	r2, #65	; 0x41
   70dfc:	beq	70de4 <fputs@plt+0x5f9fc>
   70e00:	b	70e14 <fputs@plt+0x5fa2c>
   70e04:	cmp	r1, #0
   70e08:	beq	70e14 <fputs@plt+0x5fa2c>
   70e0c:	sub	sp, fp, #16
   70e10:	pop	{r4, r5, r6, sl, fp, pc}
   70e14:	mov	r1, #0
   70e18:	stm	sp, {r1, r3, r6}
   70e1c:	mov	r1, #48	; 0x30
   70e20:	mov	r2, r4
   70e24:	mov	r3, r6
   70e28:	bl	568bc <fputs@plt+0x454d4>
   70e2c:	mov	r0, r5
   70e30:	mov	r1, r4
   70e34:	mov	r2, r6
   70e38:	sub	sp, fp, #16
   70e3c:	pop	{r4, r5, r6, sl, fp, lr}
   70e40:	b	5861c <fputs@plt+0x47234>
   70e44:	push	{r4, r5, r6, r7, fp, lr}
   70e48:	add	fp, sp, #16
   70e4c:	sub	sp, sp, #8
   70e50:	mov	r5, r1
   70e54:	mov	r6, r0
   70e58:	ldr	r7, [r0]
   70e5c:	ldr	r4, [r7, #8]
   70e60:	str	r2, [sp]
   70e64:	mov	r0, r4
   70e68:	mov	r1, #112	; 0x70
   70e6c:	mov	r2, r3
   70e70:	mov	r3, #0
   70e74:	bl	46a3c <fputs@plt+0x35654>
   70e78:	ldrb	r0, [r6, #36]	; 0x24
   70e7c:	tst	r0, #32
   70e80:	beq	70e9c <fputs@plt+0x5fab4>
   70e84:	ldr	r0, [r7, #416]	; 0x1a0
   70e88:	cmp	r0, #0
   70e8c:	moveq	r0, r7
   70e90:	ldr	r0, [r0, #336]	; 0x150
   70e94:	cmp	r0, #0
   70e98:	beq	70ea4 <fputs@plt+0x5fabc>
   70e9c:	sub	sp, fp, #16
   70ea0:	pop	{r4, r5, r6, r7, fp, pc}
   70ea4:	ldr	r6, [r5, #12]
   70ea8:	ldrsh	r0, [r6, #34]	; 0x22
   70eac:	mov	r1, #4
   70eb0:	add	r2, r1, r0, lsl #2
   70eb4:	ldr	r0, [r7]
   70eb8:	mov	r3, #0
   70ebc:	bl	19774 <fputs@plt+0x838c>
   70ec0:	cmp	r0, #0
   70ec4:	beq	70e9c <fputs@plt+0x5fab4>
   70ec8:	mov	r2, r0
   70ecc:	ldrsh	r0, [r6, #34]	; 0x22
   70ed0:	str	r0, [r2]
   70ed4:	ldrh	r0, [r5, #52]	; 0x34
   70ed8:	cmp	r0, #2
   70edc:	bcc	70f14 <fputs@plt+0x5fb2c>
   70ee0:	ldr	r0, [r5, #4]
   70ee4:	ldrh	r1, [r5, #52]	; 0x34
   70ee8:	sub	r1, r1, #1
   70eec:	mov	r3, #0
   70ef0:	ldrsh	r7, [r0]
   70ef4:	cmp	r7, #0
   70ef8:	addpl	r7, r2, r7, lsl #2
   70efc:	addpl	r6, r3, #1
   70f00:	strpl	r6, [r7, #4]
   70f04:	add	r0, r0, #2
   70f08:	add	r3, r3, #1
   70f0c:	cmp	r3, r1
   70f10:	blt	70ef0 <fputs@plt+0x5fb08>
   70f14:	mov	r0, r4
   70f18:	mvn	r1, #0
   70f1c:	mvn	r3, #14
   70f20:	sub	sp, fp, #16
   70f24:	pop	{r4, r5, r6, r7, fp, lr}
   70f28:	b	1ad6c <fputs@plt+0x9984>
   70f2c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   70f30:	add	fp, sp, #24
   70f34:	mov	r4, r1
   70f38:	mov	r5, r0
   70f3c:	ldr	r0, [r1, #16]
   70f40:	cmp	r0, #0
   70f44:	beq	70f50 <fputs@plt+0x5fb68>
   70f48:	ldr	r0, [r4, #16]
   70f4c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   70f50:	ldr	r9, [r4, #12]
   70f54:	ldrh	r0, [r4, #52]	; 0x34
   70f58:	add	r2, r0, #1
   70f5c:	mov	r7, #0
   70f60:	mov	r0, #0
   70f64:	mov	r3, #0
   70f68:	bl	1a918 <fputs@plt+0x9530>
   70f6c:	str	r0, [r4, #16]
   70f70:	cmp	r0, #0
   70f74:	beq	71014 <fputs@plt+0x5fc2c>
   70f78:	ldrh	r0, [r4, #52]	; 0x34
   70f7c:	cmp	r0, #0
   70f80:	beq	71000 <fputs@plt+0x5fc18>
   70f84:	mov	r5, #0
   70f88:	mvn	r8, #0
   70f8c:	mov	r6, #0
   70f90:	mov	r7, #0
   70f94:	b	70fc4 <fputs@plt+0x5fbdc>
   70f98:	ldr	r1, [r9, #4]
   70f9c:	add	r0, r1, r0, lsl #4
   70fa0:	ldrb	r0, [r0, #13]
   70fa4:	ldr	r1, [r4, #16]
   70fa8:	strb	r0, [r1, r7]
   70fac:	add	r5, r5, #20
   70fb0:	add	r6, r6, #2
   70fb4:	add	r7, r7, #1
   70fb8:	ldrh	r0, [r4, #52]	; 0x34
   70fbc:	cmp	r7, r0
   70fc0:	bcs	71000 <fputs@plt+0x5fc18>
   70fc4:	ldr	r0, [r4, #4]
   70fc8:	add	r0, r0, r6
   70fcc:	ldrsh	r0, [r0]
   70fd0:	cmp	r0, r8
   70fd4:	bgt	70f98 <fputs@plt+0x5fbb0>
   70fd8:	beq	70ff8 <fputs@plt+0x5fc10>
   70fdc:	ldr	r0, [r4, #40]	; 0x28
   70fe0:	ldr	r0, [r0, #4]
   70fe4:	ldr	r0, [r0, r5]
   70fe8:	bl	5b550 <fputs@plt+0x4a168>
   70fec:	cmp	r0, #0
   70ff0:	movweq	r0, #65	; 0x41
   70ff4:	b	70fa4 <fputs@plt+0x5fbbc>
   70ff8:	mov	r0, #68	; 0x44
   70ffc:	b	70fa4 <fputs@plt+0x5fbbc>
   71000:	ldr	r0, [r4, #16]
   71004:	mov	r1, #0
   71008:	strb	r1, [r0, r7]
   7100c:	ldr	r0, [r4, #16]
   71010:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   71014:	mov	r0, r5
   71018:	bl	19164 <fputs@plt+0x7d7c>
   7101c:	mov	r0, #0
   71020:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   71024:	push	{r4, r5, r6, r7, fp, lr}
   71028:	add	fp, sp, #16
   7102c:	mov	r5, r0
   71030:	ldr	r0, [r0]
   71034:	ldr	r6, [r5, #12]
   71038:	ldr	r0, [r0]
   7103c:	ldr	r4, [r0]
   71040:	cmp	r6, #1
   71044:	blt	710ac <fputs@plt+0x5fcc4>
   71048:	ldr	r0, [r5, #20]
   7104c:	add	r7, r0, #12
   71050:	b	7106c <fputs@plt+0x5fc84>
   71054:	ldr	r1, [r7]
   71058:	mov	r0, r4
   7105c:	bl	710cc <fputs@plt+0x5fce4>
   71060:	add	r7, r7, #48	; 0x30
   71064:	cmp	r6, #0
   71068:	ble	710ac <fputs@plt+0x5fcc4>
   7106c:	ldrb	r0, [r7, #8]
   71070:	tst	r0, #1
   71074:	beq	71084 <fputs@plt+0x5fc9c>
   71078:	ldr	r1, [r7, #-12]
   7107c:	mov	r0, r4
   71080:	bl	4455c <fputs@plt+0x33174>
   71084:	sub	r6, r6, #1
   71088:	ldrh	r0, [r7, #8]
   7108c:	tst	r0, #16
   71090:	bne	71054 <fputs@plt+0x5fc6c>
   71094:	tst	r0, #32
   71098:	beq	71060 <fputs@plt+0x5fc78>
   7109c:	ldr	r1, [r7]
   710a0:	mov	r0, r4
   710a4:	bl	710f4 <fputs@plt+0x5fd0c>
   710a8:	b	71060 <fputs@plt+0x5fc78>
   710ac:	ldr	r1, [r5, #20]
   710b0:	add	r0, r5, #24
   710b4:	cmp	r1, r0
   710b8:	beq	710c8 <fputs@plt+0x5fce0>
   710bc:	mov	r0, r4
   710c0:	pop	{r4, r5, r6, r7, fp, lr}
   710c4:	b	13ddc <fputs@plt+0x29f4>
   710c8:	pop	{r4, r5, r6, r7, fp, pc}
   710cc:	push	{r4, r5, fp, lr}
   710d0:	add	fp, sp, #8
   710d4:	mov	r4, r1
   710d8:	mov	r5, r0
   710dc:	mov	r0, r1
   710e0:	bl	71024 <fputs@plt+0x5fc3c>
   710e4:	mov	r0, r5
   710e8:	mov	r1, r4
   710ec:	pop	{r4, r5, fp, lr}
   710f0:	b	13ddc <fputs@plt+0x29f4>
   710f4:	push	{r4, r5, fp, lr}
   710f8:	add	fp, sp, #8
   710fc:	mov	r4, r1
   71100:	mov	r5, r0
   71104:	mov	r0, r1
   71108:	bl	71024 <fputs@plt+0x5fc3c>
   7110c:	mov	r0, r5
   71110:	mov	r1, r4
   71114:	pop	{r4, r5, fp, lr}
   71118:	b	13ddc <fputs@plt+0x29f4>
   7111c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71120:	add	fp, sp, #28
   71124:	sub	sp, sp, #12
   71128:	mov	sl, r3
   7112c:	mov	r8, r2
   71130:	mov	r9, r1
   71134:	mov	r4, r0
   71138:	ldr	r7, [r0, #8]
   7113c:	bl	596e0 <fputs@plt+0x482f8>
   71140:	mov	r5, r0
   71144:	str	sl, [sp, #4]
   71148:	ldr	r6, [fp, #8]
   7114c:	str	r6, [sp]
   71150:	mov	r0, r7
   71154:	mov	r1, #69	; 0x45
   71158:	mov	r2, r9
   7115c:	mov	r3, r8
   71160:	bl	1abac <fputs@plt+0x97c4>
   71164:	str	r5, [sp]
   71168:	mov	r0, r7
   7116c:	mov	r1, #49	; 0x31
   71170:	mov	r2, r6
   71174:	mov	r3, sl
   71178:	bl	46a3c <fputs@plt+0x35654>
   7117c:	mov	r0, r7
   71180:	mov	r1, #110	; 0x6e
   71184:	mov	r2, r9
   71188:	mov	r3, r5
   7118c:	bl	5722c <fputs@plt+0x45e44>
   71190:	mov	r0, r4
   71194:	mov	r1, r5
   71198:	sub	sp, fp, #28
   7119c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   711a0:	b	5971c <fputs@plt+0x48334>
   711a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   711a8:	add	fp, sp, #28
   711ac:	sub	sp, sp, #52	; 0x34
   711b0:	mov	r8, r1
   711b4:	mov	sl, r0
   711b8:	ldr	r0, [r1]
   711bc:	ldr	r7, [r0]
   711c0:	ldrb	r1, [r1, #28]
   711c4:	ldr	r9, [sl, #8]
   711c8:	ldr	r0, [sl, #76]	; 0x4c
   711cc:	add	r4, r0, #1
   711d0:	str	r4, [sl, #76]	; 0x4c
   711d4:	and	r1, r1, #1
   711d8:	str	r1, [fp, #-36]	; 0xffffffdc
   711dc:	eor	r5, r1, #1
   711e0:	add	r1, r7, r5
   711e4:	ldr	r6, [fp, #12]
   711e8:	str	r6, [sp, #8]
   711ec:	add	r6, r1, r6
   711f0:	ldr	r1, [r8, #4]
   711f4:	str	r1, [sp, #32]
   711f8:	ldr	r1, [fp, #8]
   711fc:	str	r1, [sp, #16]
   71200:	ldr	r1, [fp, #16]
   71204:	str	r1, [sp, #40]	; 0x28
   71208:	cmp	r1, #0
   7120c:	str	r4, [sp, #20]
   71210:	beq	71220 <fputs@plt+0x5fe38>
   71214:	sub	r0, r3, r7
   71218:	sub	r0, r0, r5
   7121c:	b	7122c <fputs@plt+0x5fe44>
   71220:	add	r1, r6, r4
   71224:	str	r1, [sl, #76]	; 0x4c
   71228:	add	r0, r0, #2
   7122c:	str	r0, [fp, #-32]	; 0xffffffe0
   71230:	ldr	r0, [r2, #16]
   71234:	cmp	r0, #0
   71238:	str	r6, [sp, #28]
   7123c:	str	r7, [sp, #24]
   71240:	str	r3, [sp, #12]
   71244:	mov	r4, r5
   71248:	beq	71254 <fputs@plt+0x5fe6c>
   7124c:	add	r0, r0, #1
   71250:	b	71258 <fputs@plt+0x5fe70>
   71254:	ldr	r0, [r2, #12]
   71258:	str	r0, [sp, #36]	; 0x24
   7125c:	mov	r0, r9
   71260:	bl	587d4 <fputs@plt+0x473ec>
   71264:	str	r0, [r8, #24]
   71268:	ldr	r1, [r8]
   7126c:	mov	r0, #5
   71270:	str	r0, [sp]
   71274:	mov	r0, sl
   71278:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7127c:	ldr	r3, [sp, #16]
   71280:	bl	58b38 <fputs@plt+0x47750>
   71284:	ldr	r0, [fp, #-36]	; 0xffffffdc
   71288:	cmp	r0, #0
   7128c:	bne	712ac <fputs@plt+0x5fec4>
   71290:	ldr	r0, [fp, #-32]	; 0xffffffe0
   71294:	ldr	r1, [sp, #24]
   71298:	add	r3, r0, r1
   7129c:	ldr	r2, [r8, #8]
   712a0:	mov	r0, r9
   712a4:	mov	r1, #73	; 0x49
   712a8:	bl	5722c <fputs@plt+0x45e44>
   712ac:	mov	r6, r9
   712b0:	ldr	r0, [sp, #40]	; 0x28
   712b4:	cmp	r0, #0
   712b8:	bne	712dc <fputs@plt+0x5fef4>
   712bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   712c0:	ldr	r1, [sp, #24]
   712c4:	add	r0, r0, r1
   712c8:	add	r2, r0, r4
   712cc:	mov	r0, sl
   712d0:	ldr	r1, [sp, #12]
   712d4:	ldr	r3, [sp, #8]
   712d8:	bl	65a84 <fputs@plt+0x5469c>
   712dc:	str	sl, [sp, #40]	; 0x28
   712e0:	ldr	r5, [sp, #20]
   712e4:	str	r5, [sp]
   712e8:	ldr	r9, [fp, #-32]	; 0xffffffe0
   712ec:	ldr	r7, [sp, #32]
   712f0:	add	r2, r9, r7
   712f4:	ldr	r0, [sp, #28]
   712f8:	sub	r3, r0, r7
   712fc:	mov	r4, r6
   71300:	mov	r0, r6
   71304:	mov	r1, #49	; 0x31
   71308:	bl	46a3c <fputs@plt+0x35654>
   7130c:	cmp	r7, #1
   71310:	blt	714ac <fputs@plt+0x600c4>
   71314:	ldr	r2, [sp, #40]	; 0x28
   71318:	ldr	r0, [r2, #76]	; 0x4c
   7131c:	ldr	sl, [r8, #4]
   71320:	add	r1, sl, r0
   71324:	str	r1, [r2, #76]	; 0x4c
   71328:	add	r4, r0, #1
   7132c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   71330:	cmp	r0, #0
   71334:	bne	7134c <fputs@plt+0x5ff64>
   71338:	ldr	r0, [sp, #24]
   7133c:	add	r2, r9, r0
   71340:	mov	r0, r6
   71344:	mov	r1, #46	; 0x2e
   71348:	b	71358 <fputs@plt+0x5ff70>
   7134c:	ldr	r2, [r8, #8]
   71350:	mov	r0, r6
   71354:	mov	r1, #59	; 0x3b
   71358:	bl	587b0 <fputs@plt+0x473c8>
   7135c:	str	r0, [fp, #-36]	; 0xffffffdc
   71360:	ldr	r0, [r8, #4]
   71364:	str	r0, [sp]
   71368:	mov	r0, r6
   7136c:	mov	r1, #42	; 0x2a
   71370:	mov	r2, r4
   71374:	mov	r3, r9
   71378:	bl	46a3c <fputs@plt+0x35654>
   7137c:	ldr	r1, [r8, #20]
   71380:	mov	r0, r6
   71384:	bl	56b3c <fputs@plt+0x45754>
   71388:	mov	r9, r0
   7138c:	ldr	r7, [sp, #40]	; 0x28
   71390:	ldr	r0, [r7]
   71394:	ldrb	r0, [r0, #69]	; 0x45
   71398:	cmp	r0, #0
   7139c:	ldr	r1, [sp, #36]	; 0x24
   713a0:	bne	71528 <fputs@plt+0x60140>
   713a4:	mov	r0, r4
   713a8:	mov	r4, r6
   713ac:	str	r0, [sp, #24]
   713b0:	ldr	r0, [sp, #28]
   713b4:	sub	r0, r0, sl
   713b8:	str	r0, [r9, #8]
   713bc:	ldr	r6, [r9, #16]
   713c0:	mov	sl, r1
   713c4:	ldrh	r2, [r6, #6]
   713c8:	ldr	r0, [r6, #16]
   713cc:	mov	r1, #0
   713d0:	bl	1119c <memset@plt>
   713d4:	mov	r0, r4
   713d8:	mvn	r1, #0
   713dc:	mov	r2, r6
   713e0:	mvn	r3, #5
   713e4:	bl	1ad6c <fputs@plt+0x9984>
   713e8:	ldr	r1, [r8]
   713ec:	ldrh	r0, [r6, #8]
   713f0:	sub	r3, r0, #1
   713f4:	mov	r0, r7
   713f8:	ldr	r2, [sp, #32]
   713fc:	bl	63f9c <fputs@plt+0x52bb4>
   71400:	str	r0, [r9, #16]
   71404:	mov	r0, r4
   71408:	bl	5b7a4 <fputs@plt+0x4a3bc>
   7140c:	mov	r6, r0
   71410:	add	r2, r0, #1
   71414:	str	r2, [sp]
   71418:	mov	r0, r4
   7141c:	mov	r1, #43	; 0x2b
   71420:	mov	r3, #0
   71424:	bl	46a3c <fputs@plt+0x35654>
   71428:	mov	r0, r4
   7142c:	bl	587d4 <fputs@plt+0x473ec>
   71430:	mov	r3, r0
   71434:	str	r0, [r8, #16]
   71438:	ldr	r0, [r7, #76]	; 0x4c
   7143c:	add	r2, r0, #1
   71440:	str	r2, [r7, #76]	; 0x4c
   71444:	str	r2, [r8, #12]
   71448:	mov	r0, r4
   7144c:	mov	r1, #14
   71450:	bl	5722c <fputs@plt+0x45e44>
   71454:	ldr	r2, [r8, #8]
   71458:	mov	r0, r4
   7145c:	mov	r1, #120	; 0x78
   71460:	bl	587b0 <fputs@plt+0x473c8>
   71464:	cmp	sl, #0
   71468:	beq	71480 <fputs@plt+0x60098>
   7146c:	ldr	r3, [r8, #24]
   71470:	mov	r0, r4
   71474:	mov	r1, #46	; 0x2e
   71478:	mov	r2, sl
   7147c:	bl	5722c <fputs@plt+0x45e44>
   71480:	mov	r0, r4
   71484:	ldr	r1, [fp, #-36]	; 0xffffffdc
   71488:	bl	568a8 <fputs@plt+0x454c0>
   7148c:	ldr	r3, [r8, #4]
   71490:	ldr	r0, [sp, #40]	; 0x28
   71494:	ldr	r1, [fp, #-32]	; 0xffffffe0
   71498:	ldr	r2, [sp, #24]
   7149c:	bl	65a84 <fputs@plt+0x5469c>
   714a0:	mov	r0, r4
   714a4:	mov	r1, r6
   714a8:	bl	568a8 <fputs@plt+0x454c0>
   714ac:	ldrb	r0, [r8, #28]
   714b0:	mov	r1, #109	; 0x6d
   714b4:	tst	r0, #1
   714b8:	movweq	r1, #110	; 0x6e
   714bc:	ldr	r2, [r8, #8]
   714c0:	mov	r0, r4
   714c4:	mov	r3, r5
   714c8:	bl	5722c <fputs@plt+0x45e44>
   714cc:	ldr	r2, [sp, #36]	; 0x24
   714d0:	cmp	r2, #0
   714d4:	beq	71528 <fputs@plt+0x60140>
   714d8:	mov	r0, #1
   714dc:	str	r0, [sp]
   714e0:	mov	r0, r4
   714e4:	mov	r1, #140	; 0x8c
   714e8:	mov	r3, #0
   714ec:	bl	46a3c <fputs@plt+0x35654>
   714f0:	mov	r6, r0
   714f4:	ldr	r2, [r8, #8]
   714f8:	mov	r0, r4
   714fc:	mov	r1, #105	; 0x69
   71500:	bl	587b0 <fputs@plt+0x473c8>
   71504:	ldr	r2, [r8, #8]
   71508:	mov	r0, r4
   7150c:	mov	r1, #95	; 0x5f
   71510:	bl	587b0 <fputs@plt+0x473c8>
   71514:	mov	r0, r4
   71518:	mov	r1, r6
   7151c:	sub	sp, fp, #28
   71520:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71524:	b	568a8 <fputs@plt+0x454c0>
   71528:	sub	sp, fp, #28
   7152c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71530:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71534:	add	fp, sp, #28
   71538:	sub	sp, sp, #4
   7153c:	mov	r4, r1
   71540:	ldrb	r1, [r1]
   71544:	ldr	r3, [r0, #24]
   71548:	ldr	sl, [r3]
   7154c:	ldr	r2, [r3, #4]
   71550:	ldr	r5, [r3, #12]
   71554:	cmp	r1, #154	; 0x9a
   71558:	beq	71570 <fputs@plt+0x60188>
   7155c:	mov	r6, #0
   71560:	cmp	r1, #153	; 0x99
   71564:	beq	715b8 <fputs@plt+0x601d0>
   71568:	cmp	r1, #152	; 0x98
   7156c:	bne	717dc <fputs@plt+0x603f4>
   71570:	mov	r6, #1
   71574:	cmp	r2, #0
   71578:	beq	717dc <fputs@plt+0x603f4>
   7157c:	ldr	r0, [r2]
   71580:	cmp	r0, #1
   71584:	blt	717dc <fputs@plt+0x603f4>
   71588:	add	r0, r2, #52	; 0x34
   7158c:	ldr	r1, [r4, #28]
   71590:	mov	r3, #0
   71594:	ldr	r7, [r0]
   71598:	cmp	r1, r7
   7159c:	beq	7168c <fputs@plt+0x602a4>
   715a0:	add	r0, r0, #72	; 0x48
   715a4:	add	r3, r3, #1
   715a8:	ldr	r7, [r2]
   715ac:	cmp	r3, r7
   715b0:	blt	71594 <fputs@plt+0x601ac>
   715b4:	b	717dc <fputs@plt+0x603f4>
   715b8:	ldrb	r1, [r3, #28]
   715bc:	tst	r1, #8
   715c0:	bne	717dc <fputs@plt+0x603f4>
   715c4:	ldrb	r1, [r4, #38]	; 0x26
   715c8:	ldr	r0, [r0, #16]
   715cc:	cmp	r0, r1
   715d0:	bne	717dc <fputs@plt+0x603f4>
   715d4:	ldr	r0, [r5, #44]	; 0x2c
   715d8:	cmp	r0, #1
   715dc:	blt	71610 <fputs@plt+0x60228>
   715e0:	ldr	r7, [r5, #40]	; 0x28
   715e4:	mov	r6, #0
   715e8:	ldr	r0, [r7, r6, lsl #4]
   715ec:	mov	r1, r4
   715f0:	mvn	r2, #0
   715f4:	bl	5a460 <fputs@plt+0x49078>
   715f8:	cmp	r0, #0
   715fc:	beq	717d0 <fputs@plt+0x603e8>
   71600:	ldr	r0, [r5, #44]	; 0x2c
   71604:	add	r6, r6, #1
   71608:	cmp	r6, r0
   7160c:	blt	715e8 <fputs@plt+0x60200>
   71610:	ldr	r0, [sl]
   71614:	ldrb	r8, [r0, #66]	; 0x42
   71618:	mov	r1, r5
   7161c:	bl	71828 <fputs@plt+0x60440>
   71620:	mov	r6, r0
   71624:	cmp	r0, #0
   71628:	bmi	717d0 <fputs@plt+0x603e8>
   7162c:	ldr	r9, [r5, #40]	; 0x28
   71630:	mov	r0, r9
   71634:	str	r4, [r0, r6, lsl #4]!
   71638:	ldr	r1, [sl, #76]	; 0x4c
   7163c:	add	r1, r1, #1
   71640:	str	r1, [sl, #76]	; 0x4c
   71644:	str	r1, [r0, #8]
   71648:	ldr	r1, [r4, #8]
   7164c:	ldr	r7, [r4, #20]
   71650:	ldr	r0, [sl]
   71654:	mov	r3, #0
   71658:	cmp	r7, #0
   7165c:	mov	r2, #0
   71660:	ldrne	r2, [r7]
   71664:	str	r3, [sp]
   71668:	mov	r3, r8
   7166c:	bl	1e544 <fputs@plt+0xd15c>
   71670:	add	r1, r9, r6, lsl #4
   71674:	str	r0, [r1, #4]
   71678:	ldrb	r0, [r4, #4]
   7167c:	tst	r0, #16
   71680:	bne	717c0 <fputs@plt+0x603d8>
   71684:	mvn	r0, #0
   71688:	b	717cc <fputs@plt+0x603e4>
   7168c:	ldr	r0, [r5, #32]
   71690:	cmp	r0, #1
   71694:	blt	716dc <fputs@plt+0x602f4>
   71698:	ldr	r0, [r5, #28]
   7169c:	add	r2, r0, #4
   716a0:	mov	r0, #0
   716a4:	b	716bc <fputs@plt+0x602d4>
   716a8:	add	r2, r2, #24
   716ac:	add	r0, r0, #1
   716b0:	ldr	r3, [r5, #32]
   716b4:	cmp	r0, r3
   716b8:	bge	716dc <fputs@plt+0x602f4>
   716bc:	ldr	r3, [r2]
   716c0:	cmp	r3, r1
   716c4:	bne	716a8 <fputs@plt+0x602c0>
   716c8:	ldrsh	r3, [r4, #32]
   716cc:	ldr	r7, [r2, #4]
   716d0:	cmp	r7, r3
   716d4:	bne	716a8 <fputs@plt+0x602c0>
   716d8:	b	717ac <fputs@plt+0x603c4>
   716dc:	ldr	r0, [sl]
   716e0:	mov	r1, r5
   716e4:	bl	717f0 <fputs@plt+0x60408>
   716e8:	cmp	r0, #0
   716ec:	bmi	717ac <fputs@plt+0x603c4>
   716f0:	ldr	r1, [r4, #44]	; 0x2c
   716f4:	ldr	r8, [r5, #28]
   716f8:	add	r2, r0, r0, lsl #1
   716fc:	str	r1, [r8, r2, lsl #3]!
   71700:	ldr	lr, [r4, #28]
   71704:	str	lr, [r8, #4]
   71708:	ldrsh	r2, [r4, #32]
   7170c:	str	r2, [r8, #8]
   71710:	ldr	r1, [sl, #76]	; 0x4c
   71714:	add	r1, r1, #1
   71718:	str	r1, [sl, #76]	; 0x4c
   7171c:	mvn	r3, #0
   71720:	str	r3, [r8, #12]!
   71724:	stmib	r8, {r1, r4}
   71728:	ldr	r7, [r5, #24]
   7172c:	cmp	r7, #0
   71730:	beq	71790 <fputs@plt+0x603a8>
   71734:	ldr	r9, [r7]
   71738:	cmp	r9, #1
   7173c:	blt	71790 <fputs@plt+0x603a8>
   71740:	uxth	ip, r2
   71744:	ldr	r2, [r7, #4]
   71748:	mov	r7, #0
   7174c:	b	71760 <fputs@plt+0x60378>
   71750:	add	r2, r2, #20
   71754:	add	r7, r7, #1
   71758:	cmp	r9, r7
   7175c:	beq	71790 <fputs@plt+0x603a8>
   71760:	ldr	r1, [r2]
   71764:	ldrb	r3, [r1]
   71768:	cmp	r3, #152	; 0x98
   7176c:	bne	71750 <fputs@plt+0x60368>
   71770:	ldr	r3, [r1, #28]
   71774:	cmp	r3, lr
   71778:	bne	71750 <fputs@plt+0x60368>
   7177c:	ldrh	r1, [r1, #32]
   71780:	cmp	r1, ip
   71784:	bne	71750 <fputs@plt+0x60368>
   71788:	str	r7, [r8]
   7178c:	b	717ac <fputs@plt+0x603c4>
   71790:	ldr	r1, [r8]
   71794:	cmn	r1, #1
   71798:	bgt	717ac <fputs@plt+0x603c4>
   7179c:	ldr	r1, [r5, #12]
   717a0:	add	r2, r1, #1
   717a4:	str	r2, [r5, #12]
   717a8:	str	r1, [r8]
   717ac:	strh	r0, [r4, #34]	; 0x22
   717b0:	mov	r0, #154	; 0x9a
   717b4:	strb	r0, [r4]
   717b8:	str	r5, [r4, #40]	; 0x28
   717bc:	b	717dc <fputs@plt+0x603f4>
   717c0:	ldr	r0, [sl, #72]	; 0x48
   717c4:	add	r2, r0, #1
   717c8:	str	r2, [sl, #72]	; 0x48
   717cc:	str	r0, [r1, #12]
   717d0:	str	r5, [r4, #40]	; 0x28
   717d4:	strh	r6, [r4, #34]	; 0x22
   717d8:	mov	r6, #1
   717dc:	mov	r0, r6
   717e0:	sub	sp, fp, #28
   717e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   717e8:	mov	r0, #0
   717ec:	bx	lr
   717f0:	push	{r4, sl, fp, lr}
   717f4:	add	fp, sp, #8
   717f8:	sub	sp, sp, #8
   717fc:	mov	r4, r1
   71800:	ldr	r1, [r1, #28]
   71804:	add	r2, sp, #4
   71808:	str	r2, [sp]
   7180c:	add	r3, r4, #32
   71810:	mov	r2, #24
   71814:	bl	71860 <fputs@plt+0x60478>
   71818:	str	r0, [r4, #28]
   7181c:	ldr	r0, [sp, #4]
   71820:	sub	sp, fp, #8
   71824:	pop	{r4, sl, fp, pc}
   71828:	push	{r4, sl, fp, lr}
   7182c:	add	fp, sp, #8
   71830:	sub	sp, sp, #8
   71834:	mov	r4, r1
   71838:	ldr	r1, [r1, #40]	; 0x28
   7183c:	add	r2, sp, #4
   71840:	str	r2, [sp]
   71844:	add	r3, r4, #44	; 0x2c
   71848:	mov	r2, #16
   7184c:	bl	71860 <fputs@plt+0x60478>
   71850:	str	r0, [r4, #40]	; 0x28
   71854:	ldr	r0, [sp, #4]
   71858:	sub	sp, fp, #8
   7185c:	pop	{r4, sl, fp, pc}
   71860:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   71864:	add	fp, sp, #24
   71868:	mov	r4, r3
   7186c:	mov	r5, r2
   71870:	mov	r9, r1
   71874:	ldr	r6, [r3]
   71878:	sub	r1, r6, #1
   7187c:	ldr	r8, [fp, #8]
   71880:	tst	r6, r1
   71884:	bne	718c0 <fputs@plt+0x604d8>
   71888:	lsl	r1, r6, #1
   7188c:	cmp	r6, #0
   71890:	movweq	r1, #1
   71894:	mul	r2, r1, r5
   71898:	asr	r3, r2, #31
   7189c:	mov	r1, r9
   718a0:	bl	20b40 <fputs@plt+0xf758>
   718a4:	mov	r7, r0
   718a8:	cmp	r0, #0
   718ac:	bne	718c4 <fputs@plt+0x604dc>
   718b0:	mvn	r0, #0
   718b4:	str	r0, [r8]
   718b8:	mov	r0, r9
   718bc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   718c0:	mov	r7, r9
   718c4:	mla	r0, r6, r5, r7
   718c8:	mov	r1, #0
   718cc:	mov	r2, r5
   718d0:	bl	1119c <memset@plt>
   718d4:	str	r6, [r8]
   718d8:	ldr	r0, [r4]
   718dc:	add	r0, r0, #1
   718e0:	str	r0, [r4]
   718e4:	mov	r0, r7
   718e8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   718ec:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   718f0:	add	fp, sp, #24
   718f4:	sub	sp, sp, #40	; 0x28
   718f8:	ldr	r5, [r0, #8]
   718fc:	str	r0, [sp, #8]
   71900:	str	r1, [sp, #12]
   71904:	ldr	r0, [r2]
   71908:	cmp	r0, #1
   7190c:	blt	71964 <fputs@plt+0x6057c>
   71910:	mov	r4, r2
   71914:	mov	r6, #0
   71918:	add	r8, sp, #8
   7191c:	mvn	r9, #0
   71920:	mov	r7, #0
   71924:	ldr	r0, [r4, #4]
   71928:	ldr	r1, [r0, r6]
   7192c:	mov	r0, r8
   71930:	mov	r2, #0
   71934:	bl	61514 <fputs@plt+0x5012c>
   71938:	mov	r3, r0
   7193c:	str	r9, [sp]
   71940:	mov	r0, r5
   71944:	mov	r1, r7
   71948:	mov	r2, #1
   7194c:	bl	47a10 <fputs@plt+0x36628>
   71950:	add	r6, r6, #20
   71954:	add	r7, r7, #1
   71958:	ldr	r0, [r4]
   7195c:	cmp	r7, r0
   71960:	blt	71924 <fputs@plt+0x6053c>
   71964:	sub	sp, fp, #24
   71968:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7196c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   71970:	add	fp, sp, #24
   71974:	mov	r6, r2
   71978:	ldr	r2, [r0]
   7197c:	ldrb	r2, [r2, #26]
   71980:	mov	r9, #0
   71984:	ldr	r8, [fp, #8]
   71988:	tst	r2, #128	; 0x80
   7198c:	mov	r7, #0
   71990:	beq	719f0 <fputs@plt+0x60608>
   71994:	mov	r5, r3
   71998:	bl	62a3c <fputs@plt+0x51654>
   7199c:	cmp	r0, #0
   719a0:	beq	719e8 <fputs@plt+0x60600>
   719a4:	mov	r9, r0
   719a8:	mov	r7, #0
   719ac:	mov	r4, r0
   719b0:	b	719c0 <fputs@plt+0x605d8>
   719b4:	ldr	r4, [r4, #32]
   719b8:	cmp	r4, #0
   719bc:	beq	719f0 <fputs@plt+0x60608>
   719c0:	ldrb	r0, [r4, #8]
   719c4:	cmp	r0, r6
   719c8:	bne	719b4 <fputs@plt+0x605cc>
   719cc:	ldr	r0, [r4, #16]
   719d0:	mov	r1, r5
   719d4:	bl	72284 <fputs@plt+0x60e9c>
   719d8:	cmp	r0, #0
   719dc:	ldrbne	r0, [r4, #9]
   719e0:	orrne	r7, r7, r0
   719e4:	b	719b4 <fputs@plt+0x605cc>
   719e8:	mov	r9, #0
   719ec:	mov	r7, #0
   719f0:	cmp	r8, #0
   719f4:	strne	r7, [r8]
   719f8:	cmp	r7, #0
   719fc:	moveq	r9, r7
   71a00:	mov	r0, r9
   71a04:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   71a08:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   71a0c:	add	fp, sp, #24
   71a10:	ldr	r0, [r0]
   71a14:	ldrb	r0, [r0, #26]
   71a18:	mov	r8, #0
   71a1c:	tst	r0, #8
   71a20:	bne	71a2c <fputs@plt+0x60644>
   71a24:	mov	r0, r8
   71a28:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   71a2c:	mov	r7, r2
   71a30:	mov	r5, r1
   71a34:	cmp	r2, #0
   71a38:	beq	71aac <fputs@plt+0x606c4>
   71a3c:	mov	r6, r3
   71a40:	ldr	r4, [r5, #16]
   71a44:	mov	r0, r5
   71a48:	cmp	r4, #0
   71a4c:	beq	71a70 <fputs@plt+0x60688>
   71a50:	mov	r1, r4
   71a54:	mov	r2, r7
   71a58:	mov	r3, r6
   71a5c:	bl	722f8 <fputs@plt+0x60f10>
   71a60:	cmp	r0, #0
   71a64:	bne	71ad4 <fputs@plt+0x606ec>
   71a68:	ldr	r4, [r4, #4]
   71a6c:	b	71a44 <fputs@plt+0x6065c>
   71a70:	bl	62a2c <fputs@plt+0x51644>
   71a74:	cmp	r0, #0
   71a78:	beq	71a24 <fputs@plt+0x6063c>
   71a7c:	mov	r4, r0
   71a80:	mov	r0, r5
   71a84:	mov	r1, r4
   71a88:	mov	r2, r7
   71a8c:	mov	r3, r6
   71a90:	bl	72364 <fputs@plt+0x60f7c>
   71a94:	cmp	r0, #0
   71a98:	bne	71ad4 <fputs@plt+0x606ec>
   71a9c:	ldr	r4, [r4, #12]
   71aa0:	cmp	r4, #0
   71aa4:	bne	71a80 <fputs@plt+0x60698>
   71aa8:	b	71a24 <fputs@plt+0x6063c>
   71aac:	mov	r0, r5
   71ab0:	bl	62a2c <fputs@plt+0x51644>
   71ab4:	mov	r8, #1
   71ab8:	cmp	r0, #0
   71abc:	bne	71a24 <fputs@plt+0x6063c>
   71ac0:	ldr	r8, [r5, #16]
   71ac4:	cmp	r8, #0
   71ac8:	movwne	r8, #1
   71acc:	mov	r0, r8
   71ad0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   71ad4:	mov	r8, #1
   71ad8:	mov	r0, r8
   71adc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   71ae0:	push	{r4, r5, r6, r7, fp, lr}
   71ae4:	add	fp, sp, #16
   71ae8:	mov	r6, r2
   71aec:	mov	r5, r1
   71af0:	mov	r4, r0
   71af4:	ldrb	r7, [r1, #42]	; 0x2a
   71af8:	tst	r7, #16
   71afc:	beq	71b20 <fputs@plt+0x60738>
   71b00:	ldr	r0, [r4]
   71b04:	mov	r1, r5
   71b08:	bl	461b8 <fputs@plt+0x34dd0>
   71b0c:	ldr	r0, [r0, #4]
   71b10:	ldr	r0, [r0]
   71b14:	ldr	r0, [r0, #52]	; 0x34
   71b18:	cmp	r0, #0
   71b1c:	beq	71b6c <fputs@plt+0x60784>
   71b20:	tst	r7, #1
   71b24:	beq	71b44 <fputs@plt+0x6075c>
   71b28:	ldr	r0, [r4]
   71b2c:	ldrb	r0, [r0, #25]
   71b30:	tst	r0, #8
   71b34:	bne	71b44 <fputs@plt+0x6075c>
   71b38:	ldrb	r0, [r4, #18]
   71b3c:	cmp	r0, #0
   71b40:	beq	71b6c <fputs@plt+0x60784>
   71b44:	mov	r0, #0
   71b48:	cmp	r6, #0
   71b4c:	popne	{r4, r5, r6, r7, fp, pc}
   71b50:	ldr	r1, [r5, #12]
   71b54:	cmp	r1, #0
   71b58:	beq	71b84 <fputs@plt+0x6079c>
   71b5c:	ldr	r2, [r5]
   71b60:	movw	r1, #31134	; 0x799e
   71b64:	movt	r1, #8
   71b68:	b	71b78 <fputs@plt+0x60790>
   71b6c:	ldr	r2, [r5]
   71b70:	movw	r1, #31105	; 0x7981
   71b74:	movt	r1, #8
   71b78:	mov	r0, r4
   71b7c:	bl	1aa38 <fputs@plt+0x9650>
   71b80:	mov	r0, #1
   71b84:	pop	{r4, r5, r6, r7, fp, pc}
   71b88:	str	r0, [r1, #4]
   71b8c:	ldr	r3, [r0, #496]	; 0x1f0
   71b90:	str	r3, [r1]
   71b94:	str	r2, [r0, #496]	; 0x1f0
   71b98:	bx	lr
   71b9c:	ldrb	r1, [r0, #89]	; 0x59
   71ba0:	orr	r1, r1, #4
   71ba4:	strb	r1, [r0, #89]	; 0x59
   71ba8:	bx	lr
   71bac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71bb0:	add	fp, sp, #28
   71bb4:	sub	sp, sp, #52	; 0x34
   71bb8:	str	r3, [sp, #28]
   71bbc:	mov	r6, r2
   71bc0:	mov	r7, r1
   71bc4:	mov	r5, r0
   71bc8:	ldr	r1, [r1, #64]	; 0x40
   71bcc:	ldr	r4, [r0]
   71bd0:	mov	r0, r4
   71bd4:	bl	1ab5c <fputs@plt+0x9774>
   71bd8:	mov	sl, r0
   71bdc:	mov	r8, #0
   71be0:	mov	r0, r4
   71be4:	mov	r1, r6
   71be8:	mov	r2, #0
   71bec:	bl	5ab94 <fputs@plt+0x497ac>
   71bf0:	mov	r9, r0
   71bf4:	mov	r0, r4
   71bf8:	mov	r1, #0
   71bfc:	mov	r2, #0
   71c00:	mov	r3, #0
   71c04:	bl	4e930 <fputs@plt+0x3d548>
   71c08:	mov	r6, r0
   71c0c:	cmp	r0, #0
   71c10:	beq	71c38 <fputs@plt+0x60850>
   71c14:	ldr	r1, [r7]
   71c18:	mov	r0, r4
   71c1c:	bl	19540 <fputs@plt+0x8158>
   71c20:	str	r0, [r6, #16]
   71c24:	ldr	r0, [r4, #16]
   71c28:	ldr	r1, [r0, sl, lsl #4]
   71c2c:	mov	r0, r4
   71c30:	bl	19540 <fputs@plt+0x8158>
   71c34:	str	r0, [r6, #12]
   71c38:	mov	r0, #65536	; 0x10000
   71c3c:	str	r8, [sp]
   71c40:	str	r8, [sp, #4]
   71c44:	str	r8, [sp, #8]
   71c48:	str	r0, [sp, #12]
   71c4c:	str	r8, [sp, #16]
   71c50:	str	r8, [sp, #20]
   71c54:	mov	r0, r5
   71c58:	mov	r1, #0
   71c5c:	mov	r2, r6
   71c60:	mov	r3, r9
   71c64:	bl	4e504 <fputs@plt+0x3d11c>
   71c68:	mov	r6, r0
   71c6c:	add	r7, sp, #32
   71c70:	mov	r0, r7
   71c74:	mov	r1, #12
   71c78:	ldr	r2, [sp, #28]
   71c7c:	bl	5b700 <fputs@plt+0x4a318>
   71c80:	mov	r0, r5
   71c84:	mov	r1, r6
   71c88:	mov	r2, r7
   71c8c:	bl	4cf14 <fputs@plt+0x3bb2c>
   71c90:	mov	r0, r4
   71c94:	mov	r1, r6
   71c98:	bl	44678 <fputs@plt+0x33290>
   71c9c:	sub	sp, fp, #28
   71ca0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71ca4:	ldr	r2, [r0, #60]	; 0x3c
   71ca8:	ldr	r3, [r0, #64]	; 0x40
   71cac:	stm	r1, {r2, r3}
   71cb0:	ldrb	r0, [r0, #40]	; 0x28
   71cb4:	bx	lr
   71cb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71cbc:	add	fp, sp, #28
   71cc0:	sub	sp, sp, #28
   71cc4:	mov	r4, r0
   71cc8:	ldrb	r0, [r1, #42]	; 0x2a
   71ccc:	mov	r8, #0
   71cd0:	tst	r0, #16
   71cd4:	bne	71e78 <fputs@plt+0x60a90>
   71cd8:	mov	sl, r2
   71cdc:	mov	r7, r1
   71ce0:	str	r3, [sp, #20]
   71ce4:	ldr	r8, [fp, #16]
   71ce8:	ldr	r5, [fp, #8]
   71cec:	ldr	r1, [r1, #64]	; 0x40
   71cf0:	ldr	r0, [r4]
   71cf4:	bl	1ab5c <fputs@plt+0x9774>
   71cf8:	str	r0, [sp, #24]
   71cfc:	mov	r0, r4
   71d00:	bl	567e0 <fputs@plt+0x453f8>
   71d04:	mov	r6, r0
   71d08:	cmn	r5, #1
   71d0c:	ldrle	r5, [r4, #72]	; 0x48
   71d10:	cmp	r8, #0
   71d14:	strne	r5, [r8]
   71d18:	ldr	r8, [fp, #20]
   71d1c:	ldr	r1, [fp, #12]
   71d20:	ldrb	r0, [r7, #42]	; 0x2a
   71d24:	tst	r0, #32
   71d28:	bne	71d5c <fputs@plt+0x60974>
   71d2c:	cmp	r1, #0
   71d30:	beq	71d40 <fputs@plt+0x60958>
   71d34:	ldrb	r0, [r1]
   71d38:	cmp	r0, #0
   71d3c:	beq	71d5c <fputs@plt+0x60974>
   71d40:	str	sl, [sp]
   71d44:	mov	r0, r4
   71d48:	mov	r1, r5
   71d4c:	ldr	r2, [sp, #24]
   71d50:	mov	r3, r7
   71d54:	bl	56b74 <fputs@plt+0x4578c>
   71d58:	b	71d80 <fputs@plt+0x60998>
   71d5c:	ldr	r0, [r7]
   71d60:	ldr	r2, [r7, #28]
   71d64:	str	r0, [sp]
   71d68:	sub	r0, sl, #55	; 0x37
   71d6c:	clz	r0, r0
   71d70:	lsr	r3, r0, #5
   71d74:	mov	r0, r4
   71d78:	ldr	r1, [sp, #24]
   71d7c:	bl	56c5c <fputs@plt+0x45874>
   71d80:	str	r5, [sp, #8]
   71d84:	add	r0, r5, #1
   71d88:	cmp	r8, #0
   71d8c:	strne	r0, [r8]
   71d90:	str	r7, [sp, #12]
   71d94:	ldr	r9, [r7, #8]
   71d98:	cmp	r9, #0
   71d9c:	beq	71e68 <fputs@plt+0x60a80>
   71da0:	mov	r7, sl
   71da4:	ldr	r0, [fp, #12]
   71da8:	add	r0, r0, #1
   71dac:	str	r0, [sp, #16]
   71db0:	ldr	r0, [sp, #8]
   71db4:	add	r5, r0, #1
   71db8:	mov	r8, #0
   71dbc:	b	71ddc <fputs@plt+0x609f4>
   71dc0:	mov	r0, r6
   71dc4:	ldr	r1, [sp, #20]
   71dc8:	bl	1abf0 <fputs@plt+0x9808>
   71dcc:	add	r8, r8, #1
   71dd0:	ldr	r9, [r9, #20]
   71dd4:	cmp	r9, #0
   71dd8:	beq	71e58 <fputs@plt+0x60a70>
   71ddc:	add	sl, r5, r8
   71de0:	ldr	r0, [fp, #12]
   71de4:	cmp	r0, #0
   71de8:	beq	71dfc <fputs@plt+0x60a14>
   71dec:	ldr	r0, [sp, #16]
   71df0:	ldrb	r0, [r0, r8]
   71df4:	cmp	r0, #0
   71df8:	beq	71e24 <fputs@plt+0x60a3c>
   71dfc:	ldr	r3, [r9, #44]	; 0x2c
   71e00:	ldr	r0, [sp, #24]
   71e04:	str	r0, [sp]
   71e08:	mov	r0, r6
   71e0c:	mov	r1, r7
   71e10:	mov	r2, sl
   71e14:	bl	46a3c <fputs@plt+0x35654>
   71e18:	mov	r0, r4
   71e1c:	mov	r1, r9
   71e20:	bl	56d30 <fputs@plt+0x45948>
   71e24:	ldrb	r0, [r9, #55]	; 0x37
   71e28:	and	r0, r0, #3
   71e2c:	cmp	r0, #2
   71e30:	bne	71dc0 <fputs@plt+0x609d8>
   71e34:	ldr	r0, [sp, #12]
   71e38:	ldrb	r0, [r0, #42]	; 0x2a
   71e3c:	tst	r0, #32
   71e40:	beq	71dc0 <fputs@plt+0x609d8>
   71e44:	ldr	r0, [fp, #16]
   71e48:	cmp	r0, #0
   71e4c:	ldrne	r0, [fp, #16]
   71e50:	strne	sl, [r0]
   71e54:	b	71dcc <fputs@plt+0x609e4>
   71e58:	ldr	r0, [sp, #8]
   71e5c:	add	r0, r0, r8
   71e60:	add	r0, r0, #1
   71e64:	b	71e6c <fputs@plt+0x60a84>
   71e68:	mov	r8, #0
   71e6c:	ldr	r1, [r4, #72]	; 0x48
   71e70:	cmp	r0, r1
   71e74:	strgt	r0, [r4, #72]	; 0x48
   71e78:	mov	r0, r8
   71e7c:	sub	sp, fp, #28
   71e80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71e84:	push	{r4, r5, fp, lr}
   71e88:	add	fp, sp, #8
   71e8c:	mov	r4, r1
   71e90:	ldr	r5, [r0, #416]	; 0x1a0
   71e94:	cmp	r5, #0
   71e98:	moveq	r5, r0
   71e9c:	ldr	r2, [r5, #456]	; 0x1c8
   71ea0:	cmp	r2, #1
   71ea4:	blt	71ecc <fputs@plt+0x60ae4>
   71ea8:	ldr	r0, [r5, #524]	; 0x20c
   71eac:	mov	r1, #0
   71eb0:	ldr	r2, [r0, r1, lsl #2]
   71eb4:	cmp	r2, r4
   71eb8:	beq	71efc <fputs@plt+0x60b14>
   71ebc:	add	r1, r1, #1
   71ec0:	ldr	r2, [r5, #456]	; 0x1c8
   71ec4:	cmp	r1, r2
   71ec8:	blt	71eb0 <fputs@plt+0x60ac8>
   71ecc:	mov	r0, #4
   71ed0:	add	r2, r0, r2, lsl #2
   71ed4:	asr	r3, r2, #31
   71ed8:	ldr	r0, [r5, #524]	; 0x20c
   71edc:	bl	1447c <fputs@plt+0x3094>
   71ee0:	cmp	r0, #0
   71ee4:	beq	71f00 <fputs@plt+0x60b18>
   71ee8:	str	r0, [r5, #524]	; 0x20c
   71eec:	ldr	r1, [r5, #456]	; 0x1c8
   71ef0:	add	r2, r1, #1
   71ef4:	str	r2, [r5, #456]	; 0x1c8
   71ef8:	str	r4, [r0, r1, lsl #2]
   71efc:	pop	{r4, r5, fp, pc}
   71f00:	ldr	r0, [r5]
   71f04:	pop	{r4, r5, fp, lr}
   71f08:	b	19164 <fputs@plt+0x7d7c>
   71f0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71f10:	add	fp, sp, #28
   71f14:	sub	sp, sp, #76	; 0x4c
   71f18:	mov	r9, r3
   71f1c:	mov	r6, r2
   71f20:	mov	r5, r1
   71f24:	mov	r7, r0
   71f28:	ldr	r4, [r0, #8]
   71f2c:	mov	r0, r4
   71f30:	bl	587d4 <fputs@plt+0x473ec>
   71f34:	mov	r8, r0
   71f38:	ldrb	r0, [r5, #42]	; 0x2a
   71f3c:	mov	r1, #68	; 0x44
   71f40:	tst	r0, #32
   71f44:	movweq	r1, #70	; 0x46
   71f48:	str	r1, [fp, #-48]	; 0xffffffd0
   71f4c:	ldr	r0, [fp, #32]
   71f50:	str	r0, [fp, #-44]	; 0xffffffd4
   71f54:	ldr	r0, [fp, #28]
   71f58:	ldr	sl, [fp, #24]
   71f5c:	ldr	r1, [fp, #20]
   71f60:	str	r1, [sp, #40]	; 0x28
   71f64:	ldr	r1, [fp, #16]
   71f68:	str	r1, [sp, #52]	; 0x34
   71f6c:	ldr	r1, [fp, #12]
   71f70:	str	r1, [fp, #-40]	; 0xffffffd8
   71f74:	ldr	r1, [fp, #8]
   71f78:	str	r1, [sp, #36]	; 0x24
   71f7c:	str	r0, [sp, #44]	; 0x2c
   71f80:	cmp	r0, #0
   71f84:	bne	71fac <fputs@plt+0x60bc4>
   71f88:	ldr	r0, [fp, #-40]	; 0xffffffd8
   71f8c:	str	r0, [sp]
   71f90:	ldr	r0, [sp, #52]	; 0x34
   71f94:	str	r0, [sp, #4]
   71f98:	mov	r0, r4
   71f9c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   71fa0:	mov	r2, r9
   71fa4:	mov	r3, r8
   71fa8:	bl	1abac <fputs@plt+0x97c4>
   71fac:	mov	r0, #0
   71fb0:	str	r0, [fp, #-32]	; 0xffffffe0
   71fb4:	mov	r0, r7
   71fb8:	mov	r1, r5
   71fbc:	mov	r2, #0
   71fc0:	mov	r3, #0
   71fc4:	bl	71a08 <fputs@plt+0x60620>
   71fc8:	cmp	r6, #0
   71fcc:	str	r6, [fp, #-36]	; 0xffffffdc
   71fd0:	cmpeq	r0, #0
   71fd4:	beq	72150 <fputs@plt+0x60d68>
   71fd8:	str	r8, [sp, #32]
   71fdc:	mov	r0, #3
   71fe0:	str	sl, [sp, #48]	; 0x30
   71fe4:	stm	sp, {r0, r5, sl}
   71fe8:	mov	sl, #0
   71fec:	mov	r0, r7
   71ff0:	mov	r1, r6
   71ff4:	mov	r2, #0
   71ff8:	mov	r3, #0
   71ffc:	bl	72440 <fputs@plt+0x61058>
   72000:	mov	r8, r0
   72004:	mov	r0, r7
   72008:	mov	r1, r5
   7200c:	bl	724f0 <fputs@plt+0x61108>
   72010:	str	r0, [sp, #24]
   72014:	ldrsh	r0, [r5, #34]	; 0x22
   72018:	ldr	r6, [r7, #76]	; 0x4c
   7201c:	add	r3, r6, #1
   72020:	add	r0, r3, r0
   72024:	str	r7, [sp, #28]
   72028:	str	r0, [r7, #76]	; 0x4c
   7202c:	mov	r0, r4
   72030:	mov	r1, #30
   72034:	ldr	r2, [fp, #-40]	; 0xffffffd8
   72038:	str	r3, [fp, #-32]	; 0xffffffe0
   7203c:	bl	5722c <fputs@plt+0x45e44>
   72040:	ldrsh	r0, [r5, #34]	; 0x22
   72044:	cmp	r0, #1
   72048:	blt	720ac <fputs@plt+0x60cc4>
   7204c:	ldr	r0, [sp, #24]
   72050:	orr	r8, r0, r8
   72054:	add	r6, r6, #2
   72058:	mov	r7, #1
   7205c:	cmn	r8, #1
   72060:	bne	72098 <fputs@plt+0x60cb0>
   72064:	add	r0, r6, sl
   72068:	str	r0, [sp]
   7206c:	mov	r0, r4
   72070:	mov	r1, r5
   72074:	mov	r2, r9
   72078:	mov	r3, sl
   7207c:	bl	59cbc <fputs@plt+0x488d4>
   72080:	ldrsh	r0, [r5, #34]	; 0x22
   72084:	add	sl, sl, #1
   72088:	cmp	sl, r0
   7208c:	bge	720ac <fputs@plt+0x60cc4>
   72090:	cmn	r8, #1
   72094:	beq	72064 <fputs@plt+0x60c7c>
   72098:	cmp	sl, #31
   7209c:	bhi	72080 <fputs@plt+0x60c98>
   720a0:	tst	r8, r7, lsl sl
   720a4:	bne	72064 <fputs@plt+0x60c7c>
   720a8:	b	72080 <fputs@plt+0x60c98>
   720ac:	mov	r0, r4
   720b0:	bl	5b7a4 <fputs@plt+0x4a3bc>
   720b4:	str	r0, [sp, #24]
   720b8:	mov	r0, #1
   720bc:	stm	sp, {r0, r5}
   720c0:	ldr	sl, [fp, #-32]	; 0xffffffe0
   720c4:	str	sl, [sp, #8]
   720c8:	ldr	r0, [sp, #48]	; 0x30
   720cc:	str	r0, [sp, #12]
   720d0:	ldr	r8, [sp, #32]
   720d4:	str	r8, [sp, #16]
   720d8:	ldr	r7, [sp, #28]
   720dc:	mov	r0, r7
   720e0:	ldr	r6, [fp, #-36]	; 0xffffffdc
   720e4:	mov	r1, r6
   720e8:	mov	r2, #109	; 0x6d
   720ec:	mov	r3, #0
   720f0:	bl	72614 <fputs@plt+0x6122c>
   720f4:	mov	r0, r4
   720f8:	bl	5b7a4 <fputs@plt+0x4a3bc>
   720fc:	ldr	r1, [sp, #24]
   72100:	cmp	r1, r0
   72104:	bge	7212c <fputs@plt+0x60d44>
   72108:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7210c:	str	r0, [sp]
   72110:	ldr	r0, [sp, #52]	; 0x34
   72114:	str	r0, [sp, #4]
   72118:	mov	r0, r4
   7211c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   72120:	mov	r2, r9
   72124:	mov	r3, r8
   72128:	bl	1abac <fputs@plt+0x97c4>
   7212c:	mov	r0, #0
   72130:	str	r0, [sp]
   72134:	str	r0, [sp, #4]
   72138:	mov	r0, r7
   7213c:	mov	r1, r5
   72140:	mov	r2, sl
   72144:	mov	r3, #0
   72148:	bl	726b0 <fputs@plt+0x612c8>
   7214c:	ldr	sl, [sp, #48]	; 0x30
   72150:	ldr	r0, [r5, #12]
   72154:	cmp	r0, #0
   72158:	bne	721fc <fputs@plt+0x60e14>
   7215c:	mov	r0, #0
   72160:	str	r0, [sp]
   72164:	ldr	r0, [fp, #-44]	; 0xffffffd4
   72168:	str	r0, [sp, #4]
   7216c:	mov	r0, r7
   72170:	mov	r1, r5
   72174:	mov	r2, r9
   72178:	ldr	r3, [sp, #36]	; 0x24
   7217c:	bl	72c0c <fputs@plt+0x61824>
   72180:	ldr	r6, [sp, #40]	; 0x28
   72184:	cmp	r6, #0
   72188:	mov	r3, r6
   7218c:	movwne	r3, #1
   72190:	mov	r0, r4
   72194:	mov	r1, #95	; 0x5f
   72198:	mov	r2, r9
   7219c:	bl	5722c <fputs@plt+0x45e44>
   721a0:	cmp	r6, #0
   721a4:	beq	721bc <fputs@plt+0x60dd4>
   721a8:	ldr	r2, [r5]
   721ac:	mov	r0, r4
   721b0:	mvn	r1, #0
   721b4:	mov	r3, #0
   721b8:	bl	1ad6c <fputs@plt+0x9984>
   721bc:	ldr	r9, [sp, #44]	; 0x2c
   721c0:	cmp	r9, #0
   721c4:	movne	r0, r4
   721c8:	movne	r1, #4
   721cc:	blne	1abf0 <fputs@plt+0x9808>
   721d0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   721d4:	cmp	r2, #0
   721d8:	movpl	r0, r4
   721dc:	movpl	r1, #95	; 0x5f
   721e0:	blpl	587b0 <fputs@plt+0x473c8>
   721e4:	sub	r0, r9, #2
   721e8:	clz	r0, r0
   721ec:	lsr	r0, r0, #5
   721f0:	lsl	r1, r0, #1
   721f4:	mov	r0, r4
   721f8:	bl	1abf0 <fputs@plt+0x9808>
   721fc:	mov	r0, #0
   72200:	str	r0, [sp]
   72204:	str	r0, [sp, #4]
   72208:	mov	r0, r7
   7220c:	mov	r1, r5
   72210:	mov	r2, #0
   72214:	ldr	r6, [fp, #-32]	; 0xffffffe0
   72218:	mov	r3, r6
   7221c:	bl	72d40 <fputs@plt+0x61958>
   72220:	mov	r0, #2
   72224:	stm	sp, {r0, r5, r6, sl}
   72228:	str	r8, [sp, #16]
   7222c:	mov	r0, r7
   72230:	ldr	r1, [fp, #-36]	; 0xffffffdc
   72234:	mov	r2, #109	; 0x6d
   72238:	mov	r3, #0
   7223c:	bl	72614 <fputs@plt+0x6122c>
   72240:	mov	r0, r4
   72244:	mov	r1, r8
   72248:	sub	sp, fp, #28
   7224c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72250:	b	58900 <fputs@plt+0x47518>
   72254:	ldr	r1, [r0, #412]	; 0x19c
   72258:	cmp	r1, #0
   7225c:	bxeq	lr
   72260:	b	74714 <fputs@plt+0x6332c>
   72264:	ldr	r1, [r0, #4]
   72268:	cmp	r1, #0
   7226c:	bxeq	lr
   72270:	ldr	r2, [r0]
   72274:	str	r2, [r1, #496]	; 0x1f0
   72278:	mov	r1, #0
   7227c:	str	r1, [r0, #4]
   72280:	bx	lr
   72284:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   72288:	add	fp, sp, #24
   7228c:	mov	r8, #1
   72290:	cmp	r0, #0
   72294:	movne	r5, r1
   72298:	cmpne	r1, #0
   7229c:	bne	722a8 <fputs@plt+0x60ec0>
   722a0:	mov	r0, r8
   722a4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   722a8:	mov	r6, r0
   722ac:	ldr	r0, [r5]
   722b0:	cmp	r0, #1
   722b4:	blt	722ec <fputs@plt+0x60f04>
   722b8:	ldr	r0, [r5, #4]
   722bc:	add	r7, r0, #4
   722c0:	mov	r4, #0
   722c4:	ldr	r1, [r7]
   722c8:	mov	r0, r6
   722cc:	bl	60c4c <fputs@plt+0x4f864>
   722d0:	cmp	r0, #0
   722d4:	bpl	722a0 <fputs@plt+0x60eb8>
   722d8:	add	r4, r4, #1
   722dc:	add	r7, r7, #20
   722e0:	ldr	r0, [r5]
   722e4:	cmp	r4, r0
   722e8:	blt	722c4 <fputs@plt+0x60edc>
   722ec:	mov	r8, #0
   722f0:	mov	r0, r8
   722f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   722f8:	push	{r4, r5, r6, sl, fp, lr}
   722fc:	add	fp, sp, #16
   72300:	ldr	r5, [r1, #20]
   72304:	cmp	r5, #1
   72308:	blt	72358 <fputs@plt+0x60f70>
   7230c:	add	lr, r1, #36	; 0x24
   72310:	mov	r4, #0
   72314:	mov	ip, #1
   72318:	b	7232c <fputs@plt+0x60f44>
   7231c:	add	r4, r4, #1
   72320:	ldr	r5, [r1, #20]
   72324:	cmp	r4, r5
   72328:	bge	72358 <fputs@plt+0x60f70>
   7232c:	ldr	r5, [lr, r4, lsl #3]
   72330:	ldr	r6, [r2, r5, lsl #2]
   72334:	cmn	r6, #1
   72338:	bgt	72350 <fputs@plt+0x60f68>
   7233c:	cmp	r3, #0
   72340:	beq	7231c <fputs@plt+0x60f34>
   72344:	ldrsh	r6, [r0, #32]
   72348:	cmp	r5, r6
   7234c:	bne	7231c <fputs@plt+0x60f34>
   72350:	mov	r0, ip
   72354:	pop	{r4, r5, r6, sl, fp, pc}
   72358:	mov	ip, #0
   7235c:	mov	r0, ip
   72360:	pop	{r4, r5, r6, sl, fp, pc}
   72364:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72368:	add	fp, sp, #28
   7236c:	sub	sp, sp, #4
   72370:	mov	r7, r0
   72374:	ldr	r0, [r1, #20]
   72378:	cmp	r0, #1
   7237c:	blt	72434 <fputs@plt+0x6104c>
   72380:	mov	sl, r3
   72384:	mov	r5, r2
   72388:	mov	r8, r1
   7238c:	ldrsh	r0, [r7, #34]	; 0x22
   72390:	str	r0, [sp]
   72394:	mov	r4, #0
   72398:	b	723ac <fputs@plt+0x60fc4>
   7239c:	add	r4, r4, #1
   723a0:	ldr	r0, [r8, #20]
   723a4:	cmp	r4, r0
   723a8:	bge	72434 <fputs@plt+0x6104c>
   723ac:	ldr	r0, [sp]
   723b0:	cmp	r0, #1
   723b4:	blt	7239c <fputs@plt+0x60fb4>
   723b8:	add	r0, r8, r4, lsl #3
   723bc:	ldr	r6, [r0, #40]	; 0x28
   723c0:	mov	r9, #0
   723c4:	b	723e8 <fputs@plt+0x61000>
   723c8:	add	r0, r0, r9, lsl #4
   723cc:	ldrb	r0, [r0, #15]
   723d0:	tst	r0, #1
   723d4:	bne	72428 <fputs@plt+0x61040>
   723d8:	ldrsh	r0, [r7, #34]	; 0x22
   723dc:	add	r9, r9, #1
   723e0:	cmp	r9, r0
   723e4:	bge	7239c <fputs@plt+0x60fb4>
   723e8:	ldr	r0, [r5, r9, lsl #2]
   723ec:	cmn	r0, #1
   723f0:	bgt	72408 <fputs@plt+0x61020>
   723f4:	cmp	sl, #0
   723f8:	beq	723d8 <fputs@plt+0x60ff0>
   723fc:	ldrsh	r0, [r7, #32]
   72400:	cmp	r9, r0
   72404:	bne	723d8 <fputs@plt+0x60ff0>
   72408:	ldr	r0, [r7, #4]
   7240c:	cmp	r6, #0
   72410:	beq	723c8 <fputs@plt+0x60fe0>
   72414:	ldr	r0, [r0, r9, lsl #4]
   72418:	mov	r1, r6
   7241c:	bl	15bb4 <fputs@plt+0x47cc>
   72420:	cmp	r0, #0
   72424:	bne	723d8 <fputs@plt+0x60ff0>
   72428:	mov	r0, #1
   7242c:	sub	sp, fp, #28
   72430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72434:	mov	r0, #0
   72438:	sub	sp, fp, #28
   7243c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72440:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72444:	add	fp, sp, #28
   72448:	sub	sp, sp, #4
   7244c:	mov	r9, #110	; 0x6e
   72450:	cmp	r2, #0
   72454:	movweq	r9, #109	; 0x6d
   72458:	cmp	r1, #0
   7245c:	beq	724e0 <fputs@plt+0x610f8>
   72460:	mov	r8, r3
   72464:	mov	r5, r2
   72468:	mov	r6, r1
   7246c:	mov	r7, r0
   72470:	ldr	sl, [fp, #8]
   72474:	mov	r4, #0
   72478:	b	72488 <fputs@plt+0x610a0>
   7247c:	ldr	r6, [r6, #32]
   72480:	cmp	r6, #0
   72484:	beq	724e4 <fputs@plt+0x610fc>
   72488:	ldrb	r0, [r6, #8]
   7248c:	cmp	r9, r0
   72490:	bne	7247c <fputs@plt+0x61094>
   72494:	ldrb	r0, [r6, #9]
   72498:	tst	r0, sl
   7249c:	beq	7247c <fputs@plt+0x61094>
   724a0:	ldr	r0, [r6, #16]
   724a4:	mov	r1, r5
   724a8:	bl	72284 <fputs@plt+0x60e9c>
   724ac:	cmp	r0, #0
   724b0:	beq	7247c <fputs@plt+0x61094>
   724b4:	mov	r0, r7
   724b8:	mov	r1, r6
   724bc:	ldr	r2, [fp, #12]
   724c0:	ldr	r3, [fp, #16]
   724c4:	bl	72e10 <fputs@plt+0x61a28>
   724c8:	cmp	r0, #0
   724cc:	beq	7247c <fputs@plt+0x61094>
   724d0:	add	r0, r0, r8, lsl #2
   724d4:	ldr	r0, [r0, #16]
   724d8:	orr	r4, r0, r4
   724dc:	b	7247c <fputs@plt+0x61094>
   724e0:	mov	r4, #0
   724e4:	mov	r0, r4
   724e8:	sub	sp, fp, #28
   724ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   724f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   724f4:	add	fp, sp, #28
   724f8:	sub	sp, sp, #12
   724fc:	mov	sl, r0
   72500:	ldr	r0, [r0]
   72504:	ldrb	r0, [r0, #26]
   72508:	mov	r6, #0
   7250c:	tst	r0, #8
   72510:	beq	72608 <fputs@plt+0x61220>
   72514:	mov	r9, r1
   72518:	ldr	r0, [r1, #16]
   7251c:	mov	r6, #0
   72520:	cmp	r0, #0
   72524:	beq	72578 <fputs@plt+0x61190>
   72528:	mov	r1, #1
   7252c:	b	7253c <fputs@plt+0x61154>
   72530:	ldr	r0, [r0, #4]
   72534:	cmp	r0, #0
   72538:	beq	72578 <fputs@plt+0x61190>
   7253c:	ldr	r2, [r0, #20]
   72540:	cmp	r2, #1
   72544:	blt	72530 <fputs@plt+0x61148>
   72548:	add	r2, r0, #36	; 0x24
   7254c:	ldr	r3, [r0, #20]
   72550:	mov	r7, #0
   72554:	ldr	r5, [r2, r7, lsl #3]
   72558:	lsl	r4, r1, r5
   7255c:	cmp	r5, #31
   72560:	mvngt	r4, #0
   72564:	orr	r6, r4, r6
   72568:	add	r7, r7, #1
   7256c:	cmp	r7, r3
   72570:	blt	72554 <fputs@plt+0x6116c>
   72574:	b	72530 <fputs@plt+0x61148>
   72578:	mov	r0, r9
   7257c:	bl	62a2c <fputs@plt+0x51644>
   72580:	cmp	r0, #0
   72584:	beq	72608 <fputs@plt+0x61220>
   72588:	mov	r7, r0
   7258c:	mov	r8, #0
   72590:	mov	r5, #1
   72594:	b	725a4 <fputs@plt+0x611bc>
   72598:	ldr	r7, [r7, #12]
   7259c:	cmp	r7, #0
   725a0:	beq	72608 <fputs@plt+0x61220>
   725a4:	str	r8, [sp, #8]
   725a8:	str	r8, [sp]
   725ac:	mov	r0, sl
   725b0:	mov	r1, r9
   725b4:	mov	r2, r7
   725b8:	add	r3, sp, #8
   725bc:	bl	733c4 <fputs@plt+0x61fdc>
   725c0:	ldr	r1, [sp, #8]
   725c4:	cmp	r1, #0
   725c8:	beq	72598 <fputs@plt+0x611b0>
   725cc:	ldrh	r0, [r1, #50]	; 0x32
   725d0:	cmp	r0, #0
   725d4:	beq	72598 <fputs@plt+0x611b0>
   725d8:	ldrh	r0, [r1, #50]	; 0x32
   725dc:	ldr	r1, [r1, #4]
   725e0:	mov	r2, #0
   725e4:	ldrsh	r3, [r1], #2
   725e8:	lsl	r4, r5, r3
   725ec:	cmp	r3, #31
   725f0:	mvngt	r4, #0
   725f4:	orr	r6, r4, r6
   725f8:	add	r2, r2, #1
   725fc:	cmp	r2, r0
   72600:	bcc	725e4 <fputs@plt+0x611fc>
   72604:	b	72598 <fputs@plt+0x611b0>
   72608:	mov	r0, r6
   7260c:	sub	sp, fp, #28
   72610:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72614:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72618:	add	fp, sp, #28
   7261c:	sub	sp, sp, #12
   72620:	cmp	r1, #0
   72624:	beq	726a8 <fputs@plt+0x612c0>
   72628:	mov	r4, r3
   7262c:	mov	r5, r2
   72630:	mov	r6, r1
   72634:	mov	r7, r0
   72638:	ldr	r8, [fp, #16]
   7263c:	ldr	r9, [fp, #12]
   72640:	ldr	sl, [fp, #8]
   72644:	b	72654 <fputs@plt+0x6126c>
   72648:	ldr	r6, [r6, #32]
   7264c:	cmp	r6, #0
   72650:	beq	726a8 <fputs@plt+0x612c0>
   72654:	ldrb	r0, [r6, #8]
   72658:	cmp	r0, r5
   7265c:	bne	72648 <fputs@plt+0x61260>
   72660:	ldrb	r0, [r6, #9]
   72664:	cmp	r0, sl
   72668:	bne	72648 <fputs@plt+0x61260>
   7266c:	ldr	r0, [r6, #16]
   72670:	mov	r1, r4
   72674:	bl	72284 <fputs@plt+0x60e9c>
   72678:	cmp	r0, #0
   7267c:	beq	72648 <fputs@plt+0x61260>
   72680:	ldr	r0, [fp, #20]
   72684:	str	r0, [sp]
   72688:	ldr	r0, [fp, #24]
   7268c:	str	r0, [sp, #4]
   72690:	mov	r0, r7
   72694:	mov	r1, r6
   72698:	mov	r2, r9
   7269c:	mov	r3, r8
   726a0:	bl	7361c <fputs@plt+0x62234>
   726a4:	b	72648 <fputs@plt+0x61260>
   726a8:	sub	sp, fp, #28
   726ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   726b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   726b4:	add	fp, sp, #28
   726b8:	sub	sp, sp, #68	; 0x44
   726bc:	str	r3, [sp, #24]
   726c0:	str	r2, [sp, #32]
   726c4:	str	r1, [fp, #-44]	; 0xffffffd4
   726c8:	mov	r7, r0
   726cc:	ldr	sl, [r0]
   726d0:	ldrb	r0, [sl, #26]
   726d4:	tst	r0, #8
   726d8:	bne	726e4 <fputs@plt+0x612fc>
   726dc:	sub	sp, fp, #28
   726e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   726e4:	ldrb	r0, [r7, #442]	; 0x1ba
   726e8:	str	r0, [sp, #36]	; 0x24
   726ec:	ldr	r5, [fp, #8]
   726f0:	ldr	r4, [fp, #-44]	; 0xffffffd4
   726f4:	ldr	r1, [r4, #64]	; 0x40
   726f8:	mov	r0, sl
   726fc:	bl	1ab5c <fputs@plt+0x9774>
   72700:	str	r0, [sp, #40]	; 0x28
   72704:	ldr	r8, [r4, #16]
   72708:	mov	r4, r5
   7270c:	cmp	r8, #0
   72710:	str	r7, [sp, #44]	; 0x2c
   72714:	beq	72a10 <fputs@plt+0x61628>
   72718:	ldr	r0, [sl, #16]
   7271c:	ldr	r1, [sp, #40]	; 0x28
   72720:	ldr	r6, [r0, r1, lsl #4]
   72724:	ldr	r0, [sp, #32]
   72728:	add	r0, r0, #1
   7272c:	str	r0, [sp, #28]
   72730:	str	sl, [sp, #48]	; 0x30
   72734:	str	r6, [sp, #20]
   72738:	b	7275c <fputs@plt+0x61374>
   7273c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   72740:	ldr	sl, [sp, #48]	; 0x30
   72744:	mov	r0, sl
   72748:	bl	13ddc <fputs@plt+0x29f4>
   7274c:	ldr	r6, [sp, #20]
   72750:	ldr	r8, [r8, #4]
   72754:	cmp	r8, #0
   72758:	beq	72a10 <fputs@plt+0x61628>
   7275c:	mov	r0, #0
   72760:	str	r0, [fp, #-32]	; 0xffffffe0
   72764:	str	r0, [fp, #-36]	; 0xffffffdc
   72768:	cmp	r4, #0
   7276c:	beq	727a4 <fputs@plt+0x613bc>
   72770:	ldr	r1, [r8, #8]
   72774:	ldr	r0, [fp, #-44]	; 0xffffffd4
   72778:	ldr	r0, [r0]
   7277c:	bl	15b88 <fputs@plt+0x47a0>
   72780:	cmp	r0, #0
   72784:	beq	727a4 <fputs@plt+0x613bc>
   72788:	ldr	r0, [fp, #-44]	; 0xffffffd4
   7278c:	mov	r1, r8
   72790:	mov	r2, r4
   72794:	ldr	r3, [fp, #12]
   72798:	bl	722f8 <fputs@plt+0x60f10>
   7279c:	cmp	r0, #0
   727a0:	beq	72750 <fputs@plt+0x61368>
   727a4:	ldr	r2, [r8, #8]
   727a8:	ldrb	r0, [r7, #442]	; 0x1ba
   727ac:	cmp	r0, #0
   727b0:	beq	727c8 <fputs@plt+0x613e0>
   727b4:	mov	r0, sl
   727b8:	mov	r1, r2
   727bc:	mov	r2, r6
   727c0:	bl	1f85c <fputs@plt+0xe474>
   727c4:	b	727d8 <fputs@plt+0x613f0>
   727c8:	mov	r0, r7
   727cc:	mov	r1, #0
   727d0:	mov	r3, r6
   727d4:	bl	1a930 <fputs@plt+0x9548>
   727d8:	mov	r5, r0
   727dc:	cmp	r0, #0
   727e0:	beq	72808 <fputs@plt+0x61420>
   727e4:	sub	r0, fp, #36	; 0x24
   727e8:	str	r0, [sp]
   727ec:	mov	r0, r7
   727f0:	mov	r1, r5
   727f4:	mov	r2, r8
   727f8:	sub	r3, fp, #32
   727fc:	bl	733c4 <fputs@plt+0x61fdc>
   72800:	cmp	r0, #0
   72804:	beq	728a0 <fputs@plt+0x614b8>
   72808:	ldr	r0, [sp, #36]	; 0x24
   7280c:	cmp	r0, #0
   72810:	beq	726dc <fputs@plt+0x612f4>
   72814:	ldrb	r0, [sl, #69]	; 0x45
   72818:	cmp	r0, #0
   7281c:	bne	726dc <fputs@plt+0x612f4>
   72820:	cmp	r5, #0
   72824:	ldr	r9, [sp, #28]
   72828:	bne	72750 <fputs@plt+0x61368>
   7282c:	mov	r0, r7
   72830:	bl	567e0 <fputs@plt+0x453f8>
   72834:	mov	r5, r0
   72838:	bl	5b7a4 <fputs@plt+0x4a3bc>
   7283c:	ldr	r1, [r8, #20]
   72840:	cmp	r1, #1
   72844:	blt	72880 <fputs@plt+0x61498>
   72848:	add	r0, r0, r1
   7284c:	add	sl, r0, #1
   72850:	add	r4, r8, #36	; 0x24
   72854:	mov	r6, #0
   72858:	ldr	r0, [r4, r6, lsl #3]
   7285c:	add	r2, r9, r0
   72860:	mov	r0, r5
   72864:	mov	r1, #76	; 0x4c
   72868:	mov	r3, sl
   7286c:	bl	5722c <fputs@plt+0x45e44>
   72870:	add	r6, r6, #1
   72874:	ldr	r0, [r8, #20]
   72878:	cmp	r6, r0
   7287c:	blt	72858 <fputs@plt+0x61470>
   72880:	ldrb	r2, [r8, #24]
   72884:	mov	r0, r5
   72888:	mov	r1, #135	; 0x87
   7288c:	mvn	r3, #0
   72890:	bl	5722c <fputs@plt+0x45e44>
   72894:	ldr	sl, [sp, #48]	; 0x30
   72898:	ldr	r4, [fp, #8]
   7289c:	b	7274c <fputs@plt+0x61364>
   728a0:	ldr	r6, [fp, #-36]	; 0xffffffdc
   728a4:	cmp	r6, #0
   728a8:	bne	728b8 <fputs@plt+0x614d0>
   728ac:	ldr	r0, [r8, #36]	; 0x24
   728b0:	str	r0, [fp, #-40]	; 0xffffffd8
   728b4:	sub	r6, fp, #40	; 0x28
   728b8:	ldr	r0, [r8, #20]
   728bc:	cmp	r0, #1
   728c0:	blt	7294c <fputs@plt+0x61564>
   728c4:	add	r4, r5, #32
   728c8:	mov	r7, #0
   728cc:	ldr	r9, [fp, #-32]	; 0xffffffe0
   728d0:	mov	sl, #0
   728d4:	b	728e8 <fputs@plt+0x61500>
   728d8:	ldr	r0, [r8, #20]
   728dc:	add	r7, r7, #1
   728e0:	cmp	r7, r0
   728e4:	bge	72950 <fputs@plt+0x61568>
   728e8:	ldr	r0, [r6, r7, lsl #2]
   728ec:	ldr	r1, [fp, #-44]	; 0xffffffd4
   728f0:	ldrsh	r1, [r1, #32]
   728f4:	cmp	r0, r1
   728f8:	mvneq	r0, #0
   728fc:	streq	r0, [r6, r7, lsl #2]
   72900:	ldr	r0, [sp, #48]	; 0x30
   72904:	ldr	r0, [r0, #296]	; 0x128
   72908:	cmp	r0, #0
   7290c:	beq	728d8 <fputs@plt+0x614f0>
   72910:	ldr	r0, [r5, #4]
   72914:	cmp	r9, #0
   72918:	mov	r1, r4
   7291c:	ldrne	r1, [r9, #4]
   72920:	addne	r1, r1, r7, lsl #1
   72924:	ldrsh	r1, [r1]
   72928:	ldr	r2, [r0, r1, lsl #4]
   7292c:	ldr	r1, [r5]
   72930:	ldr	r0, [sp, #44]	; 0x2c
   72934:	ldr	r3, [sp, #40]	; 0x28
   72938:	bl	5ef20 <fputs@plt+0x4db38>
   7293c:	sub	r0, r0, #2
   72940:	clz	r0, r0
   72944:	lsr	sl, r0, #5
   72948:	b	728d8 <fputs@plt+0x614f0>
   7294c:	mov	sl, #0
   72950:	ldr	r0, [r5]
   72954:	ldr	r2, [r5, #28]
   72958:	str	r0, [sp]
   7295c:	ldr	r7, [sp, #44]	; 0x2c
   72960:	mov	r0, r7
   72964:	ldr	r4, [sp, #40]	; 0x28
   72968:	mov	r1, r4
   7296c:	mov	r3, #0
   72970:	bl	56c5c <fputs@plt+0x45874>
   72974:	ldr	r0, [r7, #72]	; 0x48
   72978:	add	r0, r0, #1
   7297c:	str	r0, [r7, #72]	; 0x48
   72980:	ldr	r0, [sp, #32]
   72984:	cmp	r0, #0
   72988:	beq	729b8 <fputs@plt+0x615d0>
   7298c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   72990:	str	r8, [sp]
   72994:	str	r6, [sp, #4]
   72998:	str	r0, [sp, #8]
   7299c:	mvn	r0, #0
   729a0:	str	r0, [sp, #12]
   729a4:	str	sl, [sp, #16]
   729a8:	mov	r0, r7
   729ac:	mov	r1, r4
   729b0:	mov	r2, r5
   729b4:	bl	736cc <fputs@plt+0x622e4>
   729b8:	ldr	r0, [sp, #24]
   729bc:	cmp	r0, #0
   729c0:	ldr	r4, [fp, #8]
   729c4:	beq	7273c <fputs@plt+0x61354>
   729c8:	mov	r0, r7
   729cc:	mov	r1, r8
   729d0:	bl	73b4c <fputs@plt+0x62764>
   729d4:	cmp	r0, #0
   729d8:	bne	7273c <fputs@plt+0x61354>
   729dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   729e0:	str	r8, [sp]
   729e4:	str	r6, [sp, #4]
   729e8:	ldr	r0, [sp, #24]
   729ec:	str	r0, [sp, #8]
   729f0:	mov	r0, #1
   729f4:	str	r0, [sp, #12]
   729f8:	str	sl, [sp, #16]
   729fc:	mov	r0, r7
   72a00:	ldr	r1, [sp, #40]	; 0x28
   72a04:	mov	r2, r5
   72a08:	bl	736cc <fputs@plt+0x622e4>
   72a0c:	b	7273c <fputs@plt+0x61354>
   72a10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   72a14:	bl	62a2c <fputs@plt+0x51644>
   72a18:	cmp	r0, #0
   72a1c:	beq	726dc <fputs@plt+0x612f4>
   72a20:	mov	r5, r0
   72a24:	cmp	r4, #0
   72a28:	mov	r0, r4
   72a2c:	movwne	r0, #1
   72a30:	str	r0, [sp, #48]	; 0x30
   72a34:	mov	r6, #0
   72a38:	sub	r8, fp, #36	; 0x24
   72a3c:	sub	r9, fp, #32
   72a40:	b	72a7c <fputs@plt+0x61694>
   72a44:	str	r7, [r9, #16]
   72a48:	mov	r0, sl
   72a4c:	mov	r1, r9
   72a50:	bl	44734 <fputs@plt+0x3334c>
   72a54:	ldr	r4, [fp, #8]
   72a58:	ldr	r1, [fp, #-36]	; 0xffffffdc
   72a5c:	mov	r0, sl
   72a60:	bl	13ddc <fputs@plt+0x29f4>
   72a64:	ldr	r7, [sp, #44]	; 0x2c
   72a68:	mov	r9, r6
   72a6c:	mov	r6, #0
   72a70:	ldr	r5, [r5, #12]
   72a74:	cmp	r5, #0
   72a78:	beq	726dc <fputs@plt+0x612f4>
   72a7c:	str	r6, [fp, #-32]	; 0xffffffe0
   72a80:	str	r6, [fp, #-36]	; 0xffffffdc
   72a84:	cmp	r4, #0
   72a88:	beq	72aa8 <fputs@plt+0x616c0>
   72a8c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   72a90:	mov	r1, r5
   72a94:	mov	r2, r4
   72a98:	ldr	r3, [fp, #12]
   72a9c:	bl	72364 <fputs@plt+0x60f7c>
   72aa0:	cmp	r0, #0
   72aa4:	beq	72a70 <fputs@plt+0x61688>
   72aa8:	ldrb	r0, [r5, #24]
   72aac:	cmp	r0, #0
   72ab0:	bne	72ad8 <fputs@plt+0x616f0>
   72ab4:	ldrb	r0, [sl, #27]
   72ab8:	tst	r0, #1
   72abc:	bne	72ad8 <fputs@plt+0x616f0>
   72ac0:	ldr	r0, [r7, #416]	; 0x1a0
   72ac4:	cmp	r0, #0
   72ac8:	bne	72ad8 <fputs@plt+0x616f0>
   72acc:	ldrb	r0, [r7, #20]
   72ad0:	cmp	r0, #0
   72ad4:	beq	72a70 <fputs@plt+0x61688>
   72ad8:	str	r8, [sp]
   72adc:	mov	r0, r7
   72ae0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   72ae4:	mov	r2, r5
   72ae8:	mov	r3, r9
   72aec:	bl	733c4 <fputs@plt+0x61fdc>
   72af0:	cmp	r0, #0
   72af4:	beq	72b14 <fputs@plt+0x6172c>
   72af8:	ldr	r0, [sp, #36]	; 0x24
   72afc:	cmp	r0, #0
   72b00:	beq	726dc <fputs@plt+0x612f4>
   72b04:	ldrb	r0, [sl, #69]	; 0x45
   72b08:	cmp	r0, #0
   72b0c:	beq	72a70 <fputs@plt+0x61688>
   72b10:	b	726dc <fputs@plt+0x612f4>
   72b14:	mov	r7, #0
   72b18:	mov	r6, r9
   72b1c:	mov	r0, sl
   72b20:	mov	r1, #0
   72b24:	mov	r2, #0
   72b28:	mov	r3, #0
   72b2c:	bl	4e930 <fputs@plt+0x3d548>
   72b30:	cmp	r0, #0
   72b34:	beq	72a58 <fputs@plt+0x61670>
   72b38:	mov	r9, r0
   72b3c:	ldr	r0, [r5]
   72b40:	str	r0, [r9, #24]
   72b44:	ldr	r1, [r5]
   72b48:	ldr	r1, [r1]
   72b4c:	str	r1, [r9, #16]
   72b50:	ldrh	r1, [r0, #36]	; 0x24
   72b54:	add	r1, r1, #1
   72b58:	strh	r1, [r0, #36]	; 0x24
   72b5c:	ldr	r0, [sp, #44]	; 0x2c
   72b60:	ldr	r2, [r0, #72]	; 0x48
   72b64:	add	r1, r2, #1
   72b68:	str	r1, [r0, #72]	; 0x48
   72b6c:	str	r2, [r9, #52]	; 0x34
   72b70:	ldr	r2, [sp, #24]
   72b74:	cmp	r2, #0
   72b78:	beq	72ba0 <fputs@plt+0x617b8>
   72b7c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   72b80:	ldr	r1, [fp, #-36]	; 0xffffffdc
   72b84:	str	r5, [sp]
   72b88:	stmib	sp, {r1, r2}
   72b8c:	mvn	r1, #0
   72b90:	str	r1, [sp, #12]
   72b94:	mov	r1, r9
   72b98:	ldr	r2, [fp, #-44]	; 0xffffffd4
   72b9c:	bl	73bb0 <fputs@plt+0x627c8>
   72ba0:	ldr	r0, [sp, #32]
   72ba4:	cmp	r0, #0
   72ba8:	beq	72a44 <fputs@plt+0x6165c>
   72bac:	ldr	r0, [sp, #48]	; 0x30
   72bb0:	add	r0, r5, r0
   72bb4:	ldrb	r4, [r0, #25]
   72bb8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   72bbc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   72bc0:	str	r5, [sp]
   72bc4:	str	r0, [sp, #4]
   72bc8:	ldr	r0, [sp, #32]
   72bcc:	str	r0, [sp, #8]
   72bd0:	mov	r0, #1
   72bd4:	str	r0, [sp, #12]
   72bd8:	ldr	r0, [sp, #44]	; 0x2c
   72bdc:	mov	r1, r9
   72be0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   72be4:	bl	73bb0 <fputs@plt+0x627c8>
   72be8:	ldrb	r0, [r5, #24]
   72bec:	cmp	r0, #0
   72bf0:	bne	72a44 <fputs@plt+0x6165c>
   72bf4:	cmp	r4, #7
   72bf8:	cmpne	r4, #9
   72bfc:	beq	72a44 <fputs@plt+0x6165c>
   72c00:	ldr	r0, [sp, #44]	; 0x2c
   72c04:	bl	59c08 <fputs@plt+0x48820>
   72c08:	b	72a44 <fputs@plt+0x6165c>
   72c0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72c10:	add	fp, sp, #28
   72c14:	sub	sp, sp, #36	; 0x24
   72c18:	mov	r4, r3
   72c1c:	str	r2, [sp, #28]
   72c20:	mov	r6, r1
   72c24:	str	r0, [sp, #20]
   72c28:	ldr	r0, [r0, #8]
   72c2c:	str	r0, [sp, #24]
   72c30:	ldrb	r0, [r1, #42]	; 0x2a
   72c34:	mov	r8, #0
   72c38:	tst	r0, #32
   72c3c:	beq	72c4c <fputs@plt+0x61864>
   72c40:	mov	r0, r6
   72c44:	bl	43f94 <fputs@plt+0x32bac>
   72c48:	mov	r8, r0
   72c4c:	ldr	r7, [r6, #8]
   72c50:	cmp	r7, #0
   72c54:	beq	72d38 <fputs@plt+0x61950>
   72c58:	ldr	r2, [fp, #12]
   72c5c:	ldr	sl, [fp, #8]
   72c60:	mov	r0, #0
   72c64:	mvn	r5, #0
   72c68:	mov	r9, sl
   72c6c:	ldr	r6, [sp, #20]
   72c70:	cmp	sl, #0
   72c74:	bne	72c98 <fputs@plt+0x618b0>
   72c78:	b	72d2c <fputs@plt+0x61944>
   72c7c:	add	r4, r4, #1
   72c80:	add	r9, r9, #4
   72c84:	ldr	r7, [r7, #20]
   72c88:	cmp	r7, #0
   72c8c:	beq	72d38 <fputs@plt+0x61950>
   72c90:	cmp	sl, #0
   72c94:	beq	72d2c <fputs@plt+0x61944>
   72c98:	cmp	r7, r8
   72c9c:	beq	72c7c <fputs@plt+0x61894>
   72ca0:	ldr	r1, [r9]
   72ca4:	cmp	r1, #0
   72ca8:	beq	72c7c <fputs@plt+0x61894>
   72cac:	cmp	r2, r4
   72cb0:	beq	72c7c <fputs@plt+0x61894>
   72cb4:	mov	r1, #1
   72cb8:	str	r1, [sp]
   72cbc:	add	r1, sp, #32
   72cc0:	str	r1, [sp, #4]
   72cc4:	str	r0, [sp, #8]
   72cc8:	str	r5, [sp, #12]
   72ccc:	mov	r0, r6
   72cd0:	mov	r1, r7
   72cd4:	ldr	r2, [sp, #28]
   72cd8:	mov	r3, #0
   72cdc:	bl	62274 <fputs@plt+0x50e8c>
   72ce0:	mov	r5, r0
   72ce4:	ldrb	r0, [r7, #55]	; 0x37
   72ce8:	tst	r0, #8
   72cec:	mov	r0, #50	; 0x32
   72cf0:	movweq	r0, #52	; 0x34
   72cf4:	add	r0, r7, r0
   72cf8:	ldrh	r0, [r0]
   72cfc:	str	r0, [sp]
   72d00:	ldr	r0, [sp, #24]
   72d04:	mov	r1, #111	; 0x6f
   72d08:	mov	r2, r4
   72d0c:	mov	r3, r5
   72d10:	bl	46a3c <fputs@plt+0x35654>
   72d14:	ldr	r1, [sp, #32]
   72d18:	mov	r0, r6
   72d1c:	bl	62420 <fputs@plt+0x51038>
   72d20:	ldr	r2, [fp, #12]
   72d24:	mov	r0, r7
   72d28:	b	72c7c <fputs@plt+0x61894>
   72d2c:	cmp	r7, r8
   72d30:	bne	72cac <fputs@plt+0x618c4>
   72d34:	b	72c7c <fputs@plt+0x61894>
   72d38:	sub	sp, fp, #28
   72d3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72d40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72d44:	add	fp, sp, #28
   72d48:	sub	sp, sp, #12
   72d4c:	mov	r7, r0
   72d50:	ldr	r0, [r0]
   72d54:	ldrb	r0, [r0, #26]
   72d58:	tst	r0, #8
   72d5c:	beq	72e08 <fputs@plt+0x61a20>
   72d60:	mov	r8, r3
   72d64:	mov	sl, r2
   72d68:	mov	r6, r1
   72d6c:	mov	r0, r1
   72d70:	bl	62a2c <fputs@plt+0x51644>
   72d74:	cmp	r0, #0
   72d78:	beq	72e08 <fputs@plt+0x61a20>
   72d7c:	mov	r4, r0
   72d80:	ldr	r9, [fp, #12]
   72d84:	ldr	r5, [fp, #8]
   72d88:	cmp	r5, #0
   72d8c:	bne	72da8 <fputs@plt+0x619c0>
   72d90:	b	72dc4 <fputs@plt+0x619dc>
   72d94:	ldr	r4, [r4, #12]
   72d98:	cmp	r4, #0
   72d9c:	beq	72e08 <fputs@plt+0x61a20>
   72da0:	cmp	r5, #0
   72da4:	beq	72dc4 <fputs@plt+0x619dc>
   72da8:	mov	r0, r6
   72dac:	mov	r1, r4
   72db0:	mov	r2, r5
   72db4:	mov	r3, r9
   72db8:	bl	72364 <fputs@plt+0x60f7c>
   72dbc:	cmp	r0, #0
   72dc0:	beq	72d94 <fputs@plt+0x619ac>
   72dc4:	mov	r0, r7
   72dc8:	mov	r1, r6
   72dcc:	mov	r2, r4
   72dd0:	mov	r3, sl
   72dd4:	bl	7402c <fputs@plt+0x62c44>
   72dd8:	cmp	r0, #0
   72ddc:	beq	72d94 <fputs@plt+0x619ac>
   72de0:	mov	r1, r0
   72de4:	mov	r0, #2
   72de8:	str	r0, [sp]
   72dec:	mov	r0, #0
   72df0:	str	r0, [sp, #4]
   72df4:	mov	r0, r7
   72df8:	mov	r2, r6
   72dfc:	mov	r3, r8
   72e00:	bl	7361c <fputs@plt+0x62234>
   72e04:	b	72d94 <fputs@plt+0x619ac>
   72e08:	sub	sp, fp, #28
   72e0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72e10:	push	{fp, lr}
   72e14:	mov	fp, sp
   72e18:	ldr	ip, [r0, #416]	; 0x1a0
   72e1c:	cmp	ip, #0
   72e20:	moveq	ip, r0
   72e24:	ldr	ip, [ip, #532]	; 0x214
   72e28:	cmp	ip, #0
   72e2c:	bne	72e44 <fputs@plt+0x61a5c>
   72e30:	pop	{fp, lr}
   72e34:	b	72e64 <fputs@plt+0x61a7c>
   72e38:	ldr	ip, [ip, #4]
   72e3c:	cmp	ip, #0
   72e40:	beq	72e30 <fputs@plt+0x61a48>
   72e44:	ldr	lr, [ip]
   72e48:	cmp	lr, r1
   72e4c:	bne	72e38 <fputs@plt+0x61a50>
   72e50:	ldr	lr, [ip, #12]
   72e54:	cmp	lr, r3
   72e58:	bne	72e38 <fputs@plt+0x61a50>
   72e5c:	mov	r0, ip
   72e60:	pop	{fp, pc}
   72e64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72e68:	add	fp, sp, #28
   72e6c:	sub	sp, sp, #52	; 0x34
   72e70:	str	r3, [sp, #12]
   72e74:	str	r2, [sp, #8]
   72e78:	str	r1, [sp, #16]
   72e7c:	mov	r9, r0
   72e80:	ldr	r7, [r0]
   72e84:	ldr	sl, [r0, #416]	; 0x1a0
   72e88:	mov	r5, #0
   72e8c:	mov	r0, r7
   72e90:	mov	r2, #24
   72e94:	mov	r3, #0
   72e98:	bl	19774 <fputs@plt+0x838c>
   72e9c:	cmp	sl, #0
   72ea0:	moveq	sl, r9
   72ea4:	cmp	r0, #0
   72ea8:	beq	730f0 <fputs@plt+0x61d08>
   72eac:	mov	r8, r0
   72eb0:	ldr	r0, [sl, #532]	; 0x214
   72eb4:	str	r0, [r8, #4]
   72eb8:	str	r8, [sl, #532]	; 0x214
   72ebc:	mov	r5, #0
   72ec0:	mov	r0, r7
   72ec4:	mov	r2, #28
   72ec8:	mov	r3, #0
   72ecc:	bl	19774 <fputs@plt+0x838c>
   72ed0:	str	r0, [r8, #8]
   72ed4:	cmp	r0, #0
   72ed8:	beq	730f0 <fputs@plt+0x61d08>
   72edc:	mov	r4, r0
   72ee0:	ldr	r0, [sl, #8]
   72ee4:	mov	r1, r4
   72ee8:	bl	730fc <fputs@plt+0x61d14>
   72eec:	mvn	r0, #0
   72ef0:	ldr	r1, [sp, #12]
   72ef4:	str	r1, [r8, #12]
   72ef8:	str	r0, [r8, #16]
   72efc:	str	r0, [r8, #20]
   72f00:	ldr	r0, [sp, #16]
   72f04:	str	r0, [r8]
   72f08:	mov	r5, #0
   72f0c:	mov	r0, r7
   72f10:	mov	r2, #544	; 0x220
   72f14:	mov	r3, #0
   72f18:	bl	19774 <fputs@plt+0x838c>
   72f1c:	cmp	r0, #0
   72f20:	beq	730f0 <fputs@plt+0x61d08>
   72f24:	mov	r6, r0
   72f28:	str	r4, [sp, #4]
   72f2c:	add	r0, sp, #20
   72f30:	vmov.i32	q8, #0	; 0x00000000
   72f34:	add	r1, r0, #16
   72f38:	vst1.32	{d16-d17}, [r1]
   72f3c:	add	r0, r0, #4
   72f40:	vst1.32	{d16-d17}, [r0]
   72f44:	str	r6, [sp, #20]
   72f48:	str	r7, [r6]
   72f4c:	str	sl, [r6, #416]	; 0x1a0
   72f50:	ldr	r0, [sp, #8]
   72f54:	str	r0, [r6, #420]	; 0x1a4
   72f58:	ldr	r5, [sp, #16]
   72f5c:	ldr	r0, [r5]
   72f60:	str	r0, [r6, #496]	; 0x1f0
   72f64:	ldrb	r0, [r5, #8]
   72f68:	strb	r0, [r6, #440]	; 0x1b8
   72f6c:	ldr	r0, [r9, #428]	; 0x1ac
   72f70:	str	r0, [r6, #428]	; 0x1ac
   72f74:	mov	r0, r6
   72f78:	bl	567e0 <fputs@plt+0x453f8>
   72f7c:	mov	r4, r7
   72f80:	cmp	r0, #0
   72f84:	beq	730d8 <fputs@plt+0x61cf0>
   72f88:	mov	r7, r0
   72f8c:	ldr	r2, [r5]
   72f90:	movw	r1, #31172	; 0x79c4
   72f94:	movt	r1, #8
   72f98:	mov	r0, r4
   72f9c:	bl	1aabc <fputs@plt+0x96d4>
   72fa0:	mov	r2, r0
   72fa4:	str	r7, [sp, #8]
   72fa8:	mov	r0, r7
   72fac:	mvn	r1, #0
   72fb0:	mvn	r3, #0
   72fb4:	bl	1ad6c <fputs@plt+0x9984>
   72fb8:	ldr	r1, [r5, #12]
   72fbc:	mov	r5, #0
   72fc0:	cmp	r1, #0
   72fc4:	beq	72ff4 <fputs@plt+0x61c0c>
   72fc8:	mov	r0, r4
   72fcc:	mov	r2, #0
   72fd0:	bl	5ab94 <fputs@plt+0x497ac>
   72fd4:	mov	r1, r0
   72fd8:	add	r0, sp, #20
   72fdc:	str	r1, [sp]
   72fe0:	bl	5d488 <fputs@plt+0x4c0a0>
   72fe4:	cmp	r0, #0
   72fe8:	beq	72ffc <fputs@plt+0x61c14>
   72fec:	ldr	r7, [sp, #4]
   72ff0:	b	7302c <fputs@plt+0x61c44>
   72ff4:	ldr	r7, [sp, #4]
   72ff8:	b	73038 <fputs@plt+0x61c50>
   72ffc:	ldrb	r0, [r4, #69]	; 0x45
   73000:	cmp	r0, #0
   73004:	ldr	r7, [sp, #4]
   73008:	bne	7302c <fputs@plt+0x61c44>
   7300c:	ldr	r0, [sp, #8]
   73010:	bl	587d4 <fputs@plt+0x473ec>
   73014:	mov	r5, r0
   73018:	mov	r0, r6
   7301c:	ldr	r1, [sp]
   73020:	mov	r2, r5
   73024:	mov	r3, #16
   73028:	bl	5979c <fputs@plt+0x483b4>
   7302c:	mov	r0, r4
   73030:	ldr	r1, [sp]
   73034:	bl	4455c <fputs@plt+0x33174>
   73038:	ldr	r0, [sp, #16]
   7303c:	ldr	r1, [r0, #28]
   73040:	mov	r0, r6
   73044:	ldr	r2, [sp, #12]
   73048:	bl	7310c <fputs@plt+0x61d24>
   7304c:	cmp	r5, #0
   73050:	mov	r1, r5
   73054:	ldr	r5, [sp, #8]
   73058:	movne	r0, r5
   7305c:	blne	58900 <fputs@plt+0x47518>
   73060:	mov	r0, r5
   73064:	mov	r1, #21
   73068:	bl	56880 <fputs@plt+0x45498>
   7306c:	mov	r0, r9
   73070:	mov	r1, r6
   73074:	bl	732c4 <fputs@plt+0x61edc>
   73078:	mov	r9, r4
   7307c:	ldrb	r0, [r4, #69]	; 0x45
   73080:	cmp	r0, #0
   73084:	bne	7309c <fputs@plt+0x61cb4>
   73088:	add	r1, r7, #4
   7308c:	add	r2, sl, #400	; 0x190
   73090:	mov	r0, r5
   73094:	bl	732f4 <fputs@plt+0x61f0c>
   73098:	str	r0, [r7]
   7309c:	ldr	r0, [r6, #76]	; 0x4c
   730a0:	str	r0, [r7, #8]
   730a4:	ldr	r0, [r6, #72]	; 0x48
   730a8:	str	r0, [r7, #12]
   730ac:	ldr	r0, [r6, #84]	; 0x54
   730b0:	ldr	r1, [sp, #16]
   730b4:	str	r1, [r7, #20]
   730b8:	str	r0, [r7, #16]
   730bc:	ldr	r0, [r6, #432]	; 0x1b0
   730c0:	str	r0, [r8, #16]
   730c4:	ldr	r0, [r6, #436]	; 0x1b4
   730c8:	str	r0, [r8, #20]
   730cc:	mov	r0, r5
   730d0:	bl	2f9e0 <fputs@plt+0x1e5f8>
   730d4:	mov	r4, r9
   730d8:	mov	r0, r6
   730dc:	bl	1b208 <fputs@plt+0x9e20>
   730e0:	mov	r0, r4
   730e4:	mov	r1, r6
   730e8:	bl	13ddc <fputs@plt+0x29f4>
   730ec:	mov	r5, r8
   730f0:	mov	r0, r5
   730f4:	sub	sp, fp, #28
   730f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   730fc:	ldr	r2, [r0, #192]	; 0xc0
   73100:	str	r2, [r1, #24]
   73104:	str	r1, [r0, #192]	; 0xc0
   73108:	bx	lr
   7310c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   73110:	add	fp, sp, #28
   73114:	sub	sp, sp, #36	; 0x24
   73118:	cmp	r1, #0
   7311c:	beq	732bc <fputs@plt+0x61ed4>
   73120:	mov	sl, r2
   73124:	mov	r5, r1
   73128:	mov	r6, r0
   7312c:	ldr	r8, [r0]
   73130:	ldr	r0, [r0, #8]
   73134:	str	r0, [sp, #12]
   73138:	uxtb	r7, r2
   7313c:	str	r7, [sp, #8]
   73140:	b	73150 <fputs@plt+0x61d68>
   73144:	ldr	r5, [r5, #28]
   73148:	cmp	r5, #0
   7314c:	beq	732bc <fputs@plt+0x61ed4>
   73150:	cmp	sl, #10
   73154:	mov	r0, r7
   73158:	ldrbeq	r0, [r5, #1]
   7315c:	strb	r0, [r6, #441]	; 0x1b9
   73160:	ldrb	r0, [r5]
   73164:	cmp	r0, #108	; 0x6c
   73168:	beq	73204 <fputs@plt+0x61e1c>
   7316c:	cmp	r0, #109	; 0x6d
   73170:	beq	731d0 <fputs@plt+0x61de8>
   73174:	cmp	r0, #110	; 0x6e
   73178:	bne	73258 <fputs@plt+0x61e70>
   7317c:	mov	r0, r6
   73180:	mov	r1, r5
   73184:	bl	73328 <fputs@plt+0x61f40>
   73188:	mov	r4, r0
   7318c:	ldr	r1, [r5, #20]
   73190:	mov	r0, r8
   73194:	mov	r2, #0
   73198:	bl	5aff0 <fputs@plt+0x49c08>
   7319c:	mov	r9, r0
   731a0:	ldr	r1, [r5, #16]
   731a4:	mov	r0, r8
   731a8:	mov	r2, #0
   731ac:	bl	5ab94 <fputs@plt+0x497ac>
   731b0:	mov	r3, r0
   731b4:	ldrb	r0, [r6, #441]	; 0x1b9
   731b8:	str	r0, [sp]
   731bc:	mov	r0, r6
   731c0:	mov	r1, r4
   731c4:	mov	r2, r9
   731c8:	bl	4f640 <fputs@plt+0x3e258>
   731cc:	b	732a0 <fputs@plt+0x61eb8>
   731d0:	mov	r0, r6
   731d4:	mov	r1, r5
   731d8:	bl	73328 <fputs@plt+0x61f40>
   731dc:	mov	r4, r0
   731e0:	ldr	r1, [r5, #16]
   731e4:	mov	r0, r8
   731e8:	mov	r2, #0
   731ec:	bl	5ab94 <fputs@plt+0x497ac>
   731f0:	mov	r2, r0
   731f4:	mov	r0, r6
   731f8:	mov	r1, r4
   731fc:	bl	4eb90 <fputs@plt+0x3d7a8>
   73200:	b	732a0 <fputs@plt+0x61eb8>
   73204:	mov	r0, r6
   73208:	mov	r1, r5
   7320c:	bl	73328 <fputs@plt+0x61f40>
   73210:	mov	r9, r0
   73214:	ldr	r1, [r5, #8]
   73218:	mov	r0, r8
   7321c:	mov	r2, #0
   73220:	bl	5ae9c <fputs@plt+0x49ab4>
   73224:	mov	r7, r0
   73228:	ldr	r1, [r5, #24]
   7322c:	mov	r0, r8
   73230:	bl	5b3f8 <fputs@plt+0x4a010>
   73234:	mov	r3, r0
   73238:	ldrb	r0, [r6, #441]	; 0x1b9
   7323c:	str	r0, [sp]
   73240:	mov	r0, r6
   73244:	mov	r1, r9
   73248:	mov	r2, r7
   7324c:	ldr	r7, [sp, #8]
   73250:	bl	50a94 <fputs@plt+0x3f6ac>
   73254:	b	732a0 <fputs@plt+0x61eb8>
   73258:	ldr	r1, [r5, #8]
   7325c:	mov	r0, r8
   73260:	mov	r2, #0
   73264:	bl	5ae9c <fputs@plt+0x49ab4>
   73268:	mov	r4, r0
   7326c:	add	r7, sp, #16
   73270:	mov	r0, r7
   73274:	mov	r1, #4
   73278:	mov	r2, #0
   7327c:	bl	5b700 <fputs@plt+0x4a318>
   73280:	mov	r0, r6
   73284:	mov	r1, r4
   73288:	mov	r2, r7
   7328c:	ldr	r7, [sp, #8]
   73290:	bl	4cf14 <fputs@plt+0x3bb2c>
   73294:	mov	r0, r8
   73298:	mov	r1, r4
   7329c:	bl	44678 <fputs@plt+0x33290>
   732a0:	ldrb	r0, [r5]
   732a4:	cmp	r0, #119	; 0x77
   732a8:	beq	73144 <fputs@plt+0x61d5c>
   732ac:	ldr	r0, [sp, #12]
   732b0:	mov	r1, #98	; 0x62
   732b4:	bl	56880 <fputs@plt+0x45498>
   732b8:	b	73144 <fputs@plt+0x61d5c>
   732bc:	sub	sp, fp, #28
   732c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   732c4:	ldr	r2, [r0, #68]	; 0x44
   732c8:	cmp	r2, #0
   732cc:	beq	732d8 <fputs@plt+0x61ef0>
   732d0:	ldm	r1, {r0, r1}
   732d4:	b	13ddc <fputs@plt+0x29f4>
   732d8:	ldr	r2, [r1, #4]
   732dc:	str	r2, [r0, #4]
   732e0:	ldr	r2, [r1, #68]	; 0x44
   732e4:	str	r2, [r0, #68]	; 0x44
   732e8:	ldr	r1, [r1, #12]
   732ec:	str	r1, [r0, #12]
   732f0:	bx	lr
   732f4:	push	{r4, r5, r6, sl, fp, lr}
   732f8:	add	fp, sp, #16
   732fc:	mov	r4, r1
   73300:	mov	r5, r0
   73304:	ldr	r6, [r0, #4]
   73308:	mov	r1, r2
   7330c:	bl	46c58 <fputs@plt+0x35870>
   73310:	ldr	r0, [r5, #32]
   73314:	str	r0, [r4]
   73318:	mov	r0, #0
   7331c:	str	r0, [r5, #4]
   73320:	mov	r0, r6
   73324:	pop	{r4, r5, r6, sl, fp, pc}
   73328:	push	{r4, r5, r6, sl, fp, lr}
   7332c:	add	fp, sp, #16
   73330:	mov	r6, r1
   73334:	ldr	r5, [r0]
   73338:	mov	r0, r5
   7333c:	mov	r1, #0
   73340:	mov	r2, #0
   73344:	mov	r3, #0
   73348:	bl	4e930 <fputs@plt+0x3d548>
   7334c:	mov	r4, r0
   73350:	cmp	r0, #0
   73354:	beq	73394 <fputs@plt+0x61fac>
   73358:	ldr	r1, [r6, #12]
   7335c:	mov	r0, r5
   73360:	bl	19540 <fputs@plt+0x8158>
   73364:	ldr	r1, [r4]
   73368:	add	r1, r1, r1, lsl #3
   7336c:	add	r1, r4, r1, lsl #3
   73370:	str	r0, [r1, #-56]	; 0xffffffc8
   73374:	ldr	r0, [r6, #4]
   73378:	ldr	r1, [r0, #20]
   7337c:	mov	r0, r5
   73380:	bl	1ab5c <fputs@plt+0x9774>
   73384:	cmp	r0, #0
   73388:	beq	7339c <fputs@plt+0x61fb4>
   7338c:	cmp	r0, #2
   73390:	bge	7339c <fputs@plt+0x61fb4>
   73394:	mov	r0, r4
   73398:	pop	{r4, r5, r6, sl, fp, pc}
   7339c:	ldr	r1, [r5, #16]
   733a0:	ldr	r1, [r1, r0, lsl #4]
   733a4:	mov	r0, r5
   733a8:	bl	19540 <fputs@plt+0x8158>
   733ac:	ldr	r1, [r4]
   733b0:	add	r1, r1, r1, lsl #3
   733b4:	add	r1, r4, r1, lsl #3
   733b8:	str	r0, [r1, #-60]	; 0xffffffc4
   733bc:	mov	r0, r4
   733c0:	pop	{r4, r5, r6, sl, fp, pc}
   733c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   733c8:	add	fp, sp, #28
   733cc:	sub	sp, sp, #20
   733d0:	mov	sl, r3
   733d4:	mov	r6, r2
   733d8:	mov	r5, r1
   733dc:	mov	r7, r0
   733e0:	ldr	r8, [r2, #20]
   733e4:	ldr	r4, [r2, #40]	; 0x28
   733e8:	cmp	r8, #1
   733ec:	bne	73434 <fputs@plt+0x6204c>
   733f0:	ldrsh	r0, [r5, #32]
   733f4:	cmp	r0, #0
   733f8:	bmi	7346c <fputs@plt+0x62084>
   733fc:	cmp	r4, #0
   73400:	beq	735cc <fputs@plt+0x621e4>
   73404:	ldr	r1, [r5, #4]
   73408:	ldr	r0, [r1, r0, lsl #4]
   7340c:	mov	r1, r4
   73410:	bl	15bb4 <fputs@plt+0x47cc>
   73414:	mov	r1, #0
   73418:	cmp	r0, #0
   7341c:	beq	73610 <fputs@plt+0x62228>
   73420:	str	r7, [sp, #4]
   73424:	mov	r0, #0
   73428:	str	r0, [sp, #12]
   7342c:	str	sl, [sp]
   73430:	b	7347c <fputs@plt+0x62094>
   73434:	ldr	r9, [fp, #8]
   73438:	cmp	r9, #0
   7343c:	beq	7346c <fputs@plt+0x62084>
   73440:	ldr	r0, [r7]
   73444:	lsl	r2, r8, #2
   73448:	mov	r3, #0
   7344c:	bl	20bb8 <fputs@plt+0xf7d0>
   73450:	cmp	r0, #0
   73454:	beq	7360c <fputs@plt+0x62224>
   73458:	str	r7, [sp, #4]
   7345c:	str	sl, [sp]
   73460:	str	r0, [sp, #12]
   73464:	str	r0, [r9]
   73468:	b	7347c <fputs@plt+0x62094>
   7346c:	str	r7, [sp, #4]
   73470:	str	sl, [sp]
   73474:	mov	r0, #0
   73478:	str	r0, [sp, #12]
   7347c:	str	r5, [sp, #16]
   73480:	ldr	r9, [r5, #8]
   73484:	cmp	r9, #0
   73488:	beq	735d4 <fputs@plt+0x621ec>
   7348c:	str	r4, [sp, #8]
   73490:	b	734ac <fputs@plt+0x620c4>
   73494:	cmp	sl, r8
   73498:	ldr	r4, [sp, #8]
   7349c:	beq	735c4 <fputs@plt+0x621dc>
   734a0:	ldr	r9, [r9, #20]
   734a4:	cmp	r9, #0
   734a8:	beq	735d4 <fputs@plt+0x621ec>
   734ac:	ldrh	r0, [r9, #50]	; 0x32
   734b0:	cmp	r8, r0
   734b4:	bne	734a0 <fputs@plt+0x620b8>
   734b8:	ldrb	r0, [r9, #54]	; 0x36
   734bc:	cmp	r0, #0
   734c0:	beq	734a0 <fputs@plt+0x620b8>
   734c4:	cmp	r4, #0
   734c8:	beq	73584 <fputs@plt+0x6219c>
   734cc:	mov	sl, #0
   734d0:	cmp	r8, #1
   734d4:	bge	734f0 <fputs@plt+0x62108>
   734d8:	b	73494 <fputs@plt+0x620ac>
   734dc:	mov	r5, #0
   734e0:	cmp	r5, r8
   734e4:	addne	sl, sl, #1
   734e8:	cmpne	sl, r8
   734ec:	beq	73494 <fputs@plt+0x620ac>
   734f0:	ldr	r0, [r9, #4]
   734f4:	add	r0, r0, sl, lsl #1
   734f8:	ldrsh	r5, [r0]
   734fc:	cmp	r5, #0
   73500:	bmi	73494 <fputs@plt+0x620ac>
   73504:	ldr	r0, [r9, #32]
   73508:	ldr	r0, [r0, sl, lsl #2]
   7350c:	ldr	r1, [sp, #16]
   73510:	ldr	r7, [r1, #4]
   73514:	add	r1, r7, r5, lsl #4
   73518:	ldr	r1, [r1, #8]
   7351c:	cmp	r1, #0
   73520:	movw	r2, #6505	; 0x1969
   73524:	movt	r2, #8
   73528:	moveq	r1, r2
   7352c:	bl	15bb4 <fputs@plt+0x47cc>
   73530:	cmp	r0, #0
   73534:	bne	73494 <fputs@plt+0x620ac>
   73538:	cmp	r8, #1
   7353c:	blt	734dc <fputs@plt+0x620f4>
   73540:	ldr	r7, [r7, r5, lsl #4]
   73544:	mov	r5, #0
   73548:	add	r4, r6, r5, lsl #3
   7354c:	ldr	r0, [r4, #40]	; 0x28
   73550:	mov	r1, r7
   73554:	bl	15bb4 <fputs@plt+0x47cc>
   73558:	cmp	r0, #0
   7355c:	beq	73570 <fputs@plt+0x62188>
   73560:	add	r5, r5, #1
   73564:	cmp	r8, r5
   73568:	bne	73548 <fputs@plt+0x62160>
   7356c:	b	734e0 <fputs@plt+0x620f8>
   73570:	ldr	r1, [sp, #12]
   73574:	cmp	r1, #0
   73578:	ldrne	r0, [r4, #36]	; 0x24
   7357c:	strne	r0, [r1, sl, lsl #2]
   73580:	b	734e0 <fputs@plt+0x620f8>
   73584:	ldrb	r0, [r9, #55]	; 0x37
   73588:	and	r0, r0, #3
   7358c:	cmp	r0, #2
   73590:	bne	734a0 <fputs@plt+0x620b8>
   73594:	ldr	r0, [sp, #12]
   73598:	cmp	r0, #0
   7359c:	beq	735c4 <fputs@plt+0x621dc>
   735a0:	cmp	r8, #1
   735a4:	blt	735c4 <fputs@plt+0x621dc>
   735a8:	add	r0, r6, #36	; 0x24
   735ac:	ldr	r1, [r0], #8
   735b0:	ldr	r2, [sp, #12]
   735b4:	str	r1, [r2], #4
   735b8:	str	r2, [sp, #12]
   735bc:	subs	r8, r8, #1
   735c0:	bne	735ac <fputs@plt+0x621c4>
   735c4:	ldr	r0, [sp]
   735c8:	str	r9, [r0]
   735cc:	mov	r1, #0
   735d0:	b	73610 <fputs@plt+0x62228>
   735d4:	ldr	r4, [sp, #4]
   735d8:	ldrb	r0, [r4, #442]	; 0x1ba
   735dc:	cmp	r0, #0
   735e0:	bne	73600 <fputs@plt+0x62218>
   735e4:	ldr	r0, [r6]
   735e8:	ldr	r3, [r6, #8]
   735ec:	ldr	r2, [r0]
   735f0:	movw	r1, #31186	; 0x79d2
   735f4:	movt	r1, #8
   735f8:	mov	r0, r4
   735fc:	bl	1aa38 <fputs@plt+0x9650>
   73600:	ldr	r0, [r4]
   73604:	ldr	r1, [sp, #12]
   73608:	bl	13ddc <fputs@plt+0x29f4>
   7360c:	mov	r1, #1
   73610:	mov	r0, r1
   73614:	sub	sp, fp, #28
   73618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7361c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   73620:	add	fp, sp, #24
   73624:	sub	sp, sp, #16
   73628:	mov	r8, r3
   7362c:	mov	r4, r2
   73630:	mov	r7, r1
   73634:	mov	r6, r0
   73638:	bl	567e0 <fputs@plt+0x453f8>
   7363c:	mov	r5, r0
   73640:	ldr	r3, [fp, #8]
   73644:	mov	r0, r6
   73648:	mov	r1, r7
   7364c:	mov	r2, r4
   73650:	bl	72e10 <fputs@plt+0x61a28>
   73654:	cmp	r0, #0
   73658:	beq	73680 <fputs@plt+0x62298>
   7365c:	ldr	r3, [fp, #12]
   73660:	ldr	r1, [r7]
   73664:	cmp	r1, #0
   73668:	beq	73688 <fputs@plt+0x622a0>
   7366c:	ldr	r1, [r6]
   73670:	ldr	r1, [r1, #24]
   73674:	mov	r2, #1
   73678:	bic	r7, r2, r1, lsr #18
   7367c:	b	7368c <fputs@plt+0x622a4>
   73680:	sub	sp, fp, #24
   73684:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   73688:	mov	r7, #0
   7368c:	ldr	r1, [r6, #76]	; 0x4c
   73690:	add	r1, r1, #1
   73694:	str	r1, [r6, #76]	; 0x4c
   73698:	ldr	r0, [r0, #8]
   7369c:	mvn	r2, #17
   736a0:	str	r1, [sp]
   736a4:	stmib	sp, {r0, r2}
   736a8:	mov	r0, r5
   736ac:	mov	r1, #132	; 0x84
   736b0:	mov	r2, r8
   736b4:	bl	568bc <fputs@plt+0x454d4>
   736b8:	mov	r0, r5
   736bc:	mov	r1, r7
   736c0:	sub	sp, fp, #24
   736c4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   736c8:	b	1abf0 <fputs@plt+0x9808>
   736cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   736d0:	add	fp, sp, #28
   736d4:	sub	sp, sp, #60	; 0x3c
   736d8:	str	r3, [sp, #32]
   736dc:	str	r2, [sp, #28]
   736e0:	str	r1, [sp, #40]	; 0x28
   736e4:	mov	r4, r0
   736e8:	bl	567e0 <fputs@plt+0x453f8>
   736ec:	mov	r7, r0
   736f0:	str	r4, [sp, #36]	; 0x24
   736f4:	ldr	r0, [r4, #72]	; 0x48
   736f8:	str	r0, [sp, #44]	; 0x2c
   736fc:	mov	r0, r7
   73700:	bl	587d4 <fputs@plt+0x473ec>
   73704:	mov	sl, r0
   73708:	ldr	r6, [fp, #24]
   7370c:	ldr	r0, [fp, #20]
   73710:	ldr	r1, [fp, #16]
   73714:	str	r1, [fp, #-36]	; 0xffffffdc
   73718:	ldr	r8, [fp, #12]
   7371c:	ldr	r2, [fp, #8]
   73720:	str	r0, [fp, #-40]	; 0xffffffd8
   73724:	cmn	r0, #1
   73728:	str	r2, [fp, #-32]	; 0xffffffe0
   7372c:	bgt	7374c <fputs@plt+0x62364>
   73730:	ldr	r0, [fp, #-32]	; 0xffffffe0
   73734:	ldrb	r2, [r0, #24]
   73738:	mov	r0, r7
   7373c:	mov	r1, #136	; 0x88
   73740:	mov	r3, sl
   73744:	bl	5722c <fputs@plt+0x45e44>
   73748:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7374c:	ldr	r9, [r2, #20]
   73750:	cmp	r9, #1
   73754:	blt	73790 <fputs@plt+0x623a8>
   73758:	ldr	r0, [fp, #-36]	; 0xffffffdc
   7375c:	add	r5, r0, #1
   73760:	mov	r4, #0
   73764:	ldr	r0, [r8, r4, lsl #2]
   73768:	add	r2, r5, r0
   7376c:	mov	r0, r7
   73770:	mov	r1, #76	; 0x4c
   73774:	mov	r3, sl
   73778:	bl	5722c <fputs@plt+0x45e44>
   7377c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   73780:	add	r4, r4, #1
   73784:	ldr	r9, [r2, #20]
   73788:	cmp	r4, r9
   7378c:	blt	73764 <fputs@plt+0x6237c>
   73790:	ldr	r0, [sp, #44]	; 0x2c
   73794:	sub	r0, r0, #1
   73798:	cmp	r6, #0
   7379c:	mov	r6, sl
   737a0:	mov	sl, r0
   737a4:	ldr	r4, [sp, #36]	; 0x24
   737a8:	bne	73a98 <fputs@plt+0x626b0>
   737ac:	ldr	r5, [sp, #32]
   737b0:	cmp	r5, #0
   737b4:	beq	73998 <fputs@plt+0x625b0>
   737b8:	str	r6, [sp, #20]
   737bc:	mov	r0, r4
   737c0:	mov	r1, r9
   737c4:	bl	58af8 <fputs@plt+0x47710>
   737c8:	str	r0, [sp, #24]
   737cc:	mov	r0, r4
   737d0:	bl	596e0 <fputs@plt+0x482f8>
   737d4:	str	r0, [sp, #12]
   737d8:	ldr	r3, [r5, #44]	; 0x2c
   737dc:	ldr	r0, [sp, #40]	; 0x28
   737e0:	str	r0, [sp]
   737e4:	mov	r0, r7
   737e8:	mov	r1, #54	; 0x36
   737ec:	str	sl, [sp, #16]
   737f0:	mov	r2, sl
   737f4:	bl	46a3c <fputs@plt+0x35654>
   737f8:	mov	r0, r4
   737fc:	mov	r1, r5
   73800:	bl	56d30 <fputs@plt+0x45948>
   73804:	cmp	r9, #1
   73808:	mov	sl, r7
   7380c:	blt	73848 <fputs@plt+0x62460>
   73810:	ldr	r0, [fp, #-36]	; 0xffffffdc
   73814:	add	r5, r0, #1
   73818:	ldr	r6, [sp, #24]
   7381c:	mov	r7, r8
   73820:	mov	r4, r9
   73824:	ldr	r0, [r7], #4
   73828:	add	r2, r5, r0
   7382c:	mov	r0, sl
   73830:	mov	r1, #30
   73834:	mov	r3, r6
   73838:	bl	5722c <fputs@plt+0x45e44>
   7383c:	add	r6, r6, #1
   73840:	subs	r4, r4, #1
   73844:	bne	73824 <fputs@plt+0x6243c>
   73848:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7384c:	cmp	r0, #1
   73850:	mov	r7, sl
   73854:	ldr	r5, [sp, #20]
   73858:	ldr	r4, [sp, #36]	; 0x24
   7385c:	bne	7391c <fputs@plt+0x62534>
   73860:	ldr	r0, [fp, #-32]	; 0xffffffe0
   73864:	ldr	r0, [r0]
   73868:	ldr	r1, [sp, #28]
   7386c:	cmp	r0, r1
   73870:	bne	7391c <fputs@plt+0x62534>
   73874:	mov	r0, r7
   73878:	bl	5b7a4 <fputs@plt+0x4a3bc>
   7387c:	cmp	r9, #1
   73880:	ldr	r4, [sp, #28]
   73884:	ldr	r3, [fp, #-36]	; 0xffffffdc
   73888:	ldr	r5, [sp, #32]
   7388c:	blt	73908 <fputs@plt+0x62520>
   73890:	add	r0, r9, r0
   73894:	add	r0, r0, #1
   73898:	str	r0, [sp, #44]	; 0x2c
   7389c:	add	r0, r3, #1
   738a0:	str	r0, [sp, #40]	; 0x28
   738a4:	mov	sl, #0
   738a8:	mov	r6, r9
   738ac:	ldr	r0, [r5, #4]
   738b0:	add	r0, r0, sl
   738b4:	ldrh	r0, [r0]
   738b8:	sxtah	r1, r3, r0
   738bc:	ldrh	r2, [r4, #32]
   738c0:	cmp	r0, r2
   738c4:	mov	r0, r3
   738c8:	addne	r0, r1, #1
   738cc:	ldr	r1, [r8, sl, lsl #1]
   738d0:	str	r0, [sp]
   738d4:	ldr	r0, [sp, #40]	; 0x28
   738d8:	add	r2, r0, r1
   738dc:	mov	r0, r7
   738e0:	mov	r1, #78	; 0x4e
   738e4:	ldr	r3, [sp, #44]	; 0x2c
   738e8:	bl	46a3c <fputs@plt+0x35654>
   738ec:	mov	r0, r7
   738f0:	mov	r1, #16
   738f4:	bl	1abf0 <fputs@plt+0x9808>
   738f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   738fc:	add	sl, sl, #2
   73900:	subs	r6, r6, #1
   73904:	bne	738ac <fputs@plt+0x624c4>
   73908:	mov	r0, r7
   7390c:	ldr	r5, [sp, #20]
   73910:	mov	r1, r5
   73914:	bl	56a9c <fputs@plt+0x456b4>
   73918:	ldr	r4, [sp, #36]	; 0x24
   7391c:	ldr	r0, [r4]
   73920:	ldr	r1, [sp, #32]
   73924:	bl	70f2c <fputs@plt+0x5fb44>
   73928:	mov	r8, r5
   7392c:	ldr	r6, [sp, #12]
   73930:	str	r6, [sp]
   73934:	stmib	sp, {r0, r9}
   73938:	mov	r0, r7
   7393c:	mov	r1, #49	; 0x31
   73940:	ldr	r5, [sp, #24]
   73944:	mov	r2, r5
   73948:	mov	r3, r9
   7394c:	bl	568bc <fputs@plt+0x454d4>
   73950:	mov	r0, #0
   73954:	str	r6, [sp]
   73958:	str	r0, [sp, #4]
   7395c:	mov	r0, r7
   73960:	mov	r1, #69	; 0x45
   73964:	ldr	sl, [sp, #16]
   73968:	mov	r2, sl
   7396c:	mov	r3, r8
   73970:	bl	1abac <fputs@plt+0x97c4>
   73974:	mov	r0, r4
   73978:	mov	r1, r6
   7397c:	mov	r6, r8
   73980:	bl	5971c <fputs@plt+0x48334>
   73984:	mov	r0, r4
   73988:	mov	r1, r5
   7398c:	mov	r2, r9
   73990:	bl	58e3c <fputs@plt+0x47a54>
   73994:	b	73a94 <fputs@plt+0x626ac>
   73998:	mov	r5, r4
   7399c:	mov	r0, r4
   739a0:	bl	596e0 <fputs@plt+0x482f8>
   739a4:	mov	r4, r0
   739a8:	ldr	r0, [r8]
   739ac:	ldr	r1, [fp, #-36]	; 0xffffffdc
   739b0:	add	r0, r1, r0
   739b4:	add	r2, r0, #1
   739b8:	mov	r0, r7
   739bc:	mov	r1, #31
   739c0:	mov	r3, r4
   739c4:	bl	5722c <fputs@plt+0x45e44>
   739c8:	mov	r0, r7
   739cc:	mov	r1, #38	; 0x26
   739d0:	mov	r2, r4
   739d4:	mov	r3, #0
   739d8:	bl	5722c <fputs@plt+0x45e44>
   739dc:	mov	r9, r0
   739e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   739e4:	cmp	r0, #1
   739e8:	ldr	r8, [sp, #28]
   739ec:	bne	73a24 <fputs@plt+0x6263c>
   739f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   739f4:	ldr	r0, [r0]
   739f8:	cmp	r0, r8
   739fc:	bne	73a24 <fputs@plt+0x6263c>
   73a00:	str	r4, [sp]
   73a04:	mov	r0, r7
   73a08:	mov	r1, #79	; 0x4f
   73a0c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   73a10:	mov	r3, r6
   73a14:	bl	46a3c <fputs@plt+0x35654>
   73a18:	mov	r0, r7
   73a1c:	mov	r1, #144	; 0x90
   73a20:	bl	1abf0 <fputs@plt+0x9808>
   73a24:	mov	r0, #54	; 0x36
   73a28:	str	r0, [sp]
   73a2c:	mov	r0, r5
   73a30:	mov	r1, sl
   73a34:	ldr	r2, [sp, #40]	; 0x28
   73a38:	mov	r3, r8
   73a3c:	bl	56b74 <fputs@plt+0x4578c>
   73a40:	str	r4, [sp]
   73a44:	mov	r0, r7
   73a48:	mov	r1, #70	; 0x46
   73a4c:	mov	r2, sl
   73a50:	mov	r3, #0
   73a54:	bl	46a3c <fputs@plt+0x35654>
   73a58:	mov	r0, r7
   73a5c:	mov	r1, r6
   73a60:	bl	56a9c <fputs@plt+0x456b4>
   73a64:	mov	r0, r7
   73a68:	bl	5b7a4 <fputs@plt+0x4a3bc>
   73a6c:	sub	r1, r0, #2
   73a70:	mov	r0, r7
   73a74:	bl	568a8 <fputs@plt+0x454c0>
   73a78:	mov	r0, r7
   73a7c:	mov	r1, r9
   73a80:	bl	568a8 <fputs@plt+0x454c0>
   73a84:	mov	r0, r5
   73a88:	mov	r1, r4
   73a8c:	mov	r4, r5
   73a90:	bl	5971c <fputs@plt+0x48334>
   73a94:	ldr	r2, [fp, #-32]	; 0xffffffe0
   73a98:	ldrb	r0, [r2, #24]
   73a9c:	cmp	r0, #0
   73aa0:	bne	73aec <fputs@plt+0x62704>
   73aa4:	ldr	r1, [r4]
   73aa8:	ldrb	r1, [r1, #27]
   73aac:	tst	r1, #1
   73ab0:	bne	73acc <fputs@plt+0x626e4>
   73ab4:	ldr	r1, [r4, #416]	; 0x1a0
   73ab8:	cmp	r1, #0
   73abc:	bne	73acc <fputs@plt+0x626e4>
   73ac0:	ldrb	r1, [r4, #20]
   73ac4:	cmp	r1, #0
   73ac8:	beq	73b24 <fputs@plt+0x6273c>
   73acc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   73ad0:	cmp	r1, #1
   73ad4:	blt	73aec <fputs@plt+0x62704>
   73ad8:	cmp	r0, #0
   73adc:	bne	73aec <fputs@plt+0x62704>
   73ae0:	mov	r0, r4
   73ae4:	bl	59c08 <fputs@plt+0x48820>
   73ae8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   73aec:	ldrb	r2, [r2, #24]
   73af0:	mov	r0, r7
   73af4:	mov	r1, #135	; 0x87
   73af8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   73afc:	bl	5722c <fputs@plt+0x45e44>
   73b00:	mov	r0, r7
   73b04:	mov	r1, r6
   73b08:	bl	58900 <fputs@plt+0x47518>
   73b0c:	mov	r0, r7
   73b10:	mov	r1, #61	; 0x3d
   73b14:	mov	r2, sl
   73b18:	sub	sp, fp, #28
   73b1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   73b20:	b	587b0 <fputs@plt+0x473c8>
   73b24:	mov	r0, #4
   73b28:	mvn	r1, #1
   73b2c:	str	r1, [sp]
   73b30:	str	r0, [sp, #4]
   73b34:	mov	r0, r4
   73b38:	movw	r1, #787	; 0x313
   73b3c:	mov	r2, #2
   73b40:	mov	r3, #0
   73b44:	bl	59c20 <fputs@plt+0x48838>
   73b48:	b	73b00 <fputs@plt+0x62718>
   73b4c:	ldr	r2, [r0, #416]	; 0x1a0
   73b50:	cmp	r2, #0
   73b54:	moveq	r2, r0
   73b58:	ldr	r2, [r2, #532]	; 0x214
   73b5c:	mov	r0, #0
   73b60:	cmp	r2, #0
   73b64:	beq	73b98 <fputs@plt+0x627b0>
   73b68:	ldr	r2, [r2]
   73b6c:	ldr	r0, [r1, #28]
   73b70:	cmp	r2, r0
   73b74:	bne	73b88 <fputs@plt+0x627a0>
   73b78:	ldrb	r3, [r1, #25]
   73b7c:	mov	r0, #1
   73b80:	cmp	r3, #7
   73b84:	bxeq	lr
   73b88:	ldr	r0, [r1, #32]
   73b8c:	cmp	r2, r0
   73b90:	beq	73b9c <fputs@plt+0x627b4>
   73b94:	mov	r0, #0
   73b98:	bx	lr
   73b9c:	ldrb	r1, [r1, #26]
   73ba0:	mov	r0, #1
   73ba4:	cmp	r1, #7
   73ba8:	movne	r0, #0
   73bac:	bx	lr
   73bb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   73bb4:	add	fp, sp, #28
   73bb8:	sub	sp, sp, #92	; 0x5c
   73bbc:	mov	r9, r3
   73bc0:	mov	r5, r2
   73bc4:	str	r1, [sp, #28]
   73bc8:	mov	r1, r0
   73bcc:	ldr	r0, [r0]
   73bd0:	str	r0, [sp, #40]	; 0x28
   73bd4:	str	r1, [sp, #44]	; 0x2c
   73bd8:	mov	r0, r1
   73bdc:	bl	567e0 <fputs@plt+0x453f8>
   73be0:	mov	r4, r0
   73be4:	mov	r7, #0
   73be8:	ldr	r0, [fp, #20]
   73bec:	ldr	r6, [fp, #8]
   73bf0:	cmn	r0, #1
   73bf4:	mov	r0, #0
   73bf8:	bgt	73c10 <fputs@plt+0x62828>
   73bfc:	ldrb	r2, [r6, #24]
   73c00:	mov	r0, r4
   73c04:	mov	r1, #136	; 0x88
   73c08:	mov	r3, #0
   73c0c:	bl	5722c <fputs@plt+0x45e44>
   73c10:	str	r5, [sp, #36]	; 0x24
   73c14:	str	r4, [sp, #20]
   73c18:	str	r0, [sp, #16]
   73c1c:	ldr	r0, [r6, #20]
   73c20:	cmp	r0, #1
   73c24:	blt	73cfc <fputs@plt+0x62914>
   73c28:	ldr	r8, [fp, #12]
   73c2c:	mov	sl, #0
   73c30:	mov	r5, #0
   73c34:	mov	r7, #0
   73c38:	b	73cd8 <fputs@plt+0x628f0>
   73c3c:	sxth	r3, r0
   73c40:	ldr	r7, [sp, #44]	; 0x2c
   73c44:	mov	r0, r7
   73c48:	ldr	r2, [fp, #16]
   73c4c:	bl	73f50 <fputs@plt+0x62b68>
   73c50:	str	r0, [sp, #48]	; 0x30
   73c54:	ldr	r0, [fp, #12]
   73c58:	cmp	r0, #0
   73c5c:	mov	r0, r8
   73c60:	addeq	r0, r6, #36	; 0x24
   73c64:	ldr	r0, [r0]
   73c68:	lsl	r0, r0, #16
   73c6c:	ldr	r1, [r6]
   73c70:	ldr	r1, [r1, #4]
   73c74:	ldr	r2, [r1, r0, asr #12]
   73c78:	mov	r4, r9
   73c7c:	ldr	r9, [sp, #40]	; 0x28
   73c80:	mov	r0, r9
   73c84:	mov	r1, #27
   73c88:	bl	4e7e0 <fputs@plt+0x3d3f8>
   73c8c:	mov	r3, r0
   73c90:	mov	r0, #0
   73c94:	str	r0, [sp]
   73c98:	mov	r0, r7
   73c9c:	mov	r1, #79	; 0x4f
   73ca0:	ldr	r2, [sp, #48]	; 0x30
   73ca4:	bl	4b430 <fputs@plt+0x3a048>
   73ca8:	mov	r2, r0
   73cac:	mov	r0, r9
   73cb0:	mov	r9, r4
   73cb4:	ldr	r1, [sp, #52]	; 0x34
   73cb8:	bl	60f54 <fputs@plt+0x4fb6c>
   73cbc:	mov	r7, r0
   73cc0:	add	sl, sl, #2
   73cc4:	add	r8, r8, #4
   73cc8:	add	r5, r5, #1
   73ccc:	ldr	r0, [r6, #20]
   73cd0:	cmp	r5, r0
   73cd4:	bge	73cfc <fputs@plt+0x62914>
   73cd8:	str	r7, [sp, #52]	; 0x34
   73cdc:	cmp	r9, #0
   73ce0:	movw	r0, #65535	; 0xffff
   73ce4:	ldr	r1, [sp, #36]	; 0x24
   73ce8:	beq	73c3c <fputs@plt+0x62854>
   73cec:	ldr	r0, [r9, #4]
   73cf0:	add	r0, r0, sl
   73cf4:	ldrh	r0, [r0]
   73cf8:	b	73c3c <fputs@plt+0x62854>
   73cfc:	ldr	sl, [fp, #20]
   73d00:	cmp	sl, #1
   73d04:	blt	73d84 <fputs@plt+0x6299c>
   73d08:	ldr	r0, [r6]
   73d0c:	ldr	r4, [sp, #36]	; 0x24
   73d10:	cmp	r0, r4
   73d14:	bne	73d84 <fputs@plt+0x6299c>
   73d18:	ldrb	r0, [r4, #42]	; 0x2a
   73d1c:	tst	r0, #32
   73d20:	bne	73d98 <fputs@plt+0x629b0>
   73d24:	ldr	r6, [sp, #44]	; 0x2c
   73d28:	mov	r0, r6
   73d2c:	mov	r1, r4
   73d30:	ldr	r2, [fp, #16]
   73d34:	mvn	r3, #0
   73d38:	bl	73f50 <fputs@plt+0x62b68>
   73d3c:	mov	r9, r0
   73d40:	ldr	r5, [sp, #28]
   73d44:	ldr	r2, [r5, #52]	; 0x34
   73d48:	ldr	r8, [sp, #40]	; 0x28
   73d4c:	mov	r0, r8
   73d50:	mov	r1, r4
   73d54:	mvn	r3, #0
   73d58:	bl	73ff8 <fputs@plt+0x62c10>
   73d5c:	mov	r3, r0
   73d60:	mov	r0, #0
   73d64:	str	r0, [sp]
   73d68:	mov	r0, r6
   73d6c:	mov	r1, #78	; 0x4e
   73d70:	mov	r2, r9
   73d74:	bl	4b430 <fputs@plt+0x3a048>
   73d78:	mov	r2, r0
   73d7c:	ldr	r9, [sp, #16]
   73d80:	b	73ea4 <fputs@plt+0x62abc>
   73d84:	ldr	r8, [sp, #40]	; 0x28
   73d88:	ldr	r9, [sp, #16]
   73d8c:	ldr	r5, [sp, #28]
   73d90:	ldr	r6, [sp, #44]	; 0x2c
   73d94:	b	73eb4 <fputs@plt+0x62acc>
   73d98:	str	r7, [sp, #52]	; 0x34
   73d9c:	mov	r0, r4
   73da0:	bl	43f94 <fputs@plt+0x32bac>
   73da4:	mov	r7, r0
   73da8:	ldrh	r0, [r0, #50]	; 0x32
   73dac:	cmp	r0, #0
   73db0:	mov	r3, #0
   73db4:	ldr	r8, [sp, #40]	; 0x28
   73db8:	ldr	r6, [sp, #44]	; 0x2c
   73dbc:	ldr	r0, [fp, #16]
   73dc0:	beq	73e74 <fputs@plt+0x62a8c>
   73dc4:	mov	r1, r4
   73dc8:	mov	r4, r9
   73dcc:	mov	r2, r0
   73dd0:	mov	r5, #0
   73dd4:	mov	r9, #0
   73dd8:	mov	r3, #0
   73ddc:	str	r7, [sp, #24]
   73de0:	str	r3, [sp, #48]	; 0x30
   73de4:	ldr	r0, [r4, #4]
   73de8:	add	r0, r0, r5
   73dec:	ldrsh	sl, [r0]
   73df0:	mov	r0, r6
   73df4:	mov	r3, sl
   73df8:	mov	r6, r1
   73dfc:	mov	r7, r2
   73e00:	bl	73f50 <fputs@plt+0x62b68>
   73e04:	str	r0, [sp, #32]
   73e08:	ldr	r0, [sp, #28]
   73e0c:	ldr	r2, [r0, #52]	; 0x34
   73e10:	mov	r0, r8
   73e14:	mov	r1, r6
   73e18:	mov	r3, sl
   73e1c:	bl	73ff8 <fputs@plt+0x62c10>
   73e20:	mov	r3, r0
   73e24:	mov	r0, #0
   73e28:	str	r0, [sp]
   73e2c:	ldr	r0, [sp, #44]	; 0x2c
   73e30:	mov	r1, #79	; 0x4f
   73e34:	ldr	r2, [sp, #32]
   73e38:	bl	4b430 <fputs@plt+0x3a048>
   73e3c:	mov	r2, r0
   73e40:	mov	r0, r8
   73e44:	ldr	r1, [sp, #48]	; 0x30
   73e48:	bl	60f54 <fputs@plt+0x4fb6c>
   73e4c:	mov	r2, r7
   73e50:	mov	r1, r6
   73e54:	ldr	r7, [sp, #24]
   73e58:	ldr	r6, [sp, #44]	; 0x2c
   73e5c:	mov	r3, r0
   73e60:	add	r5, r5, #2
   73e64:	add	r9, r9, #1
   73e68:	ldrh	r0, [r7, #50]	; 0x32
   73e6c:	cmp	r9, r0
   73e70:	bcc	73de0 <fputs@plt+0x629f8>
   73e74:	mov	r0, #0
   73e78:	str	r0, [sp]
   73e7c:	mov	r0, r6
   73e80:	mov	r1, #19
   73e84:	mov	r2, r3
   73e88:	mov	r3, #0
   73e8c:	bl	4b430 <fputs@plt+0x3a048>
   73e90:	mov	r2, r0
   73e94:	ldr	r9, [sp, #16]
   73e98:	ldr	sl, [fp, #20]
   73e9c:	ldr	r5, [sp, #28]
   73ea0:	ldr	r7, [sp, #52]	; 0x34
   73ea4:	mov	r0, r8
   73ea8:	mov	r1, r7
   73eac:	bl	60f54 <fputs@plt+0x4fb6c>
   73eb0:	mov	r7, r0
   73eb4:	add	r0, sp, #56	; 0x38
   73eb8:	vmov.i32	q8, #0	; 0x00000000
   73ebc:	add	r1, r0, #8
   73ec0:	vst1.64	{d16-d17}, [r1]
   73ec4:	mov	r4, #0
   73ec8:	str	r4, [sp, #84]	; 0x54
   73ecc:	str	r4, [sp, #80]	; 0x50
   73ed0:	str	r5, [sp, #60]	; 0x3c
   73ed4:	str	r6, [sp, #56]	; 0x38
   73ed8:	mov	r1, r7
   73edc:	bl	5d488 <fputs@plt+0x4c0a0>
   73ee0:	str	r4, [sp]
   73ee4:	str	r4, [sp, #4]
   73ee8:	str	r4, [sp, #8]
   73eec:	mov	r0, r6
   73ef0:	mov	r1, r5
   73ef4:	mov	r2, r7
   73ef8:	mov	r3, #0
   73efc:	bl	64198 <fputs@plt+0x52db0>
   73f00:	mov	r4, r0
   73f04:	ldr	r0, [fp, #8]
   73f08:	ldrb	r2, [r0, #24]
   73f0c:	ldr	r5, [sp, #20]
   73f10:	mov	r0, r5
   73f14:	mov	r1, #135	; 0x87
   73f18:	mov	r3, sl
   73f1c:	bl	5722c <fputs@plt+0x45e44>
   73f20:	cmp	r4, #0
   73f24:	movne	r0, r4
   73f28:	blne	65454 <fputs@plt+0x5406c>
   73f2c:	mov	r0, r8
   73f30:	mov	r1, r7
   73f34:	bl	4455c <fputs@plt+0x33174>
   73f38:	cmp	r9, #0
   73f3c:	movne	r0, r5
   73f40:	movne	r1, r9
   73f44:	blne	568a8 <fputs@plt+0x454c0>
   73f48:	sub	sp, fp, #28
   73f4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   73f50:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   73f54:	add	fp, sp, #24
   73f58:	mov	r6, r3
   73f5c:	mov	r8, r2
   73f60:	mov	r9, r1
   73f64:	mov	r4, r0
   73f68:	ldr	r5, [r0]
   73f6c:	mov	r7, #0
   73f70:	mov	r0, r5
   73f74:	mov	r1, #157	; 0x9d
   73f78:	mov	r2, #0
   73f7c:	bl	4e7e0 <fputs@plt+0x3d3f8>
   73f80:	cmp	r0, #0
   73f84:	beq	73fb4 <fputs@plt+0x62bcc>
   73f88:	mov	r1, r0
   73f8c:	cmp	r6, #0
   73f90:	bmi	73fa4 <fputs@plt+0x62bbc>
   73f94:	ldrh	r0, [r9, #32]
   73f98:	uxth	r2, r6
   73f9c:	cmp	r0, r2
   73fa0:	bne	73fbc <fputs@plt+0x62bd4>
   73fa4:	mov	r0, #68	; 0x44
   73fa8:	strb	r0, [r1, #1]
   73fac:	str	r8, [r1, #28]
   73fb0:	mov	r7, r1
   73fb4:	mov	r0, r7
   73fb8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   73fbc:	add	r0, r8, r6
   73fc0:	add	r0, r0, #1
   73fc4:	ldr	r2, [r9, #4]
   73fc8:	str	r0, [r1, #28]
   73fcc:	add	r0, r2, r6, lsl #4
   73fd0:	ldrb	r2, [r0, #13]
   73fd4:	strb	r2, [r1, #1]
   73fd8:	ldr	r2, [r0, #8]
   73fdc:	cmp	r2, #0
   73fe0:	bne	73fec <fputs@plt+0x62c04>
   73fe4:	ldr	r0, [r5, #8]
   73fe8:	ldr	r2, [r0]
   73fec:	mov	r0, r4
   73ff0:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   73ff4:	b	5eebc <fputs@plt+0x4dad4>
   73ff8:	push	{r4, r5, r6, sl, fp, lr}
   73ffc:	add	fp, sp, #16
   74000:	mov	r6, r3
   74004:	mov	r5, r2
   74008:	mov	r4, r1
   7400c:	mov	r1, #152	; 0x98
   74010:	mov	r2, #0
   74014:	bl	4e7e0 <fputs@plt+0x3d3f8>
   74018:	cmp	r0, #0
   7401c:	strhne	r6, [r0, #32]
   74020:	strne	r5, [r0, #28]
   74024:	strne	r4, [r0, #44]	; 0x2c
   74028:	pop	{r4, r5, r6, sl, fp, pc}
   7402c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74030:	add	fp, sp, #28
   74034:	sub	sp, sp, #156	; 0x9c
   74038:	mov	sl, r1
   7403c:	cmp	r3, #0
   74040:	str	r3, [sp, #84]	; 0x54
   74044:	movwne	r3, #1
   74048:	str	r2, [sp, #92]	; 0x5c
   7404c:	add	r1, r2, r3
   74050:	ldrb	r4, [r1, #25]
   74054:	str	r0, [sp, #88]	; 0x58
   74058:	ldr	r6, [r0]
   7405c:	cmp	r4, #6
   74060:	bne	74074 <fputs@plt+0x62c8c>
   74064:	ldrb	r1, [r6, #27]
   74068:	mov	r5, #0
   7406c:	tst	r1, #1
   74070:	bne	74694 <fputs@plt+0x632ac>
   74074:	ldr	r0, [sp, #92]	; 0x5c
   74078:	add	r7, r0, r3, lsl #2
   7407c:	ldr	r5, [r7, #28]!
   74080:	cmp	r4, #0
   74084:	beq	74694 <fputs@plt+0x632ac>
   74088:	cmp	r5, #0
   7408c:	bne	74694 <fputs@plt+0x632ac>
   74090:	mov	r0, #0
   74094:	str	r0, [fp, #-32]	; 0xffffffe0
   74098:	str	r0, [fp, #-36]	; 0xffffffdc
   7409c:	sub	r0, fp, #36	; 0x24
   740a0:	str	r0, [sp]
   740a4:	sub	r3, fp, #32
   740a8:	ldr	r8, [sp, #88]	; 0x58
   740ac:	mov	r0, r8
   740b0:	mov	r1, sl
   740b4:	ldr	r9, [sp, #92]	; 0x5c
   740b8:	mov	r2, r9
   740bc:	bl	733c4 <fputs@plt+0x61fdc>
   740c0:	cmp	r0, #0
   740c4:	bne	74690 <fputs@plt+0x632a8>
   740c8:	ldr	r0, [r9, #20]
   740cc:	cmp	r0, #1
   740d0:	str	r4, [sp, #32]
   740d4:	str	r6, [sp, #80]	; 0x50
   740d8:	str	sl, [sp, #64]	; 0x40
   740dc:	str	r7, [sp, #24]
   740e0:	mov	r0, #0
   740e4:	blt	74478 <fputs@plt+0x63090>
   740e8:	str	r0, [sp, #28]
   740ec:	subs	r0, r4, #6
   740f0:	movwne	r0, #1
   740f4:	eor	r1, r4, #9
   740f8:	ldr	r2, [sp, #84]	; 0x54
   740fc:	orrs	r1, r2, r1
   74100:	movwne	r1, #1
   74104:	and	r0, r0, r1
   74108:	str	r0, [sp, #60]	; 0x3c
   7410c:	add	r0, sl, #32
   74110:	str	r0, [sp, #56]	; 0x38
   74114:	movw	r0, #16992	; 0x4260
   74118:	movt	r0, #8
   7411c:	ldrd	r0, [r0]
   74120:	str	r1, [sp, #48]	; 0x30
   74124:	str	r0, [sp, #52]	; 0x34
   74128:	movw	r0, #16984	; 0x4258
   7412c:	movt	r0, #8
   74130:	ldrd	r0, [r0]
   74134:	str	r1, [sp, #40]	; 0x28
   74138:	str	r0, [sp, #44]	; 0x2c
   7413c:	ldr	sl, [fp, #-32]	; 0xffffffe0
   74140:	sub	r6, fp, #72	; 0x48
   74144:	sub	r9, fp, #48	; 0x30
   74148:	mov	r7, #0
   7414c:	mov	r0, #0
   74150:	str	r0, [fp, #-76]	; 0xffffffb4
   74154:	mov	r0, #0
   74158:	str	r0, [sp, #76]	; 0x4c
   7415c:	mov	r5, #0
   74160:	mov	r0, #0
   74164:	str	r0, [sp, #68]	; 0x44
   74168:	mov	r0, #0
   7416c:	str	r0, [fp, #-80]	; 0xffffffb0
   74170:	ldr	r4, [sp, #92]	; 0x5c
   74174:	str	sl, [sp, #36]	; 0x24
   74178:	b	741e4 <fputs@plt+0x62dfc>
   7417c:	mov	r0, #0
   74180:	str	r0, [sp]
   74184:	mov	r0, r8
   74188:	mov	r1, #101	; 0x65
   7418c:	mov	r2, #0
   74190:	mov	r3, #0
   74194:	bl	4b430 <fputs@plt+0x3a048>
   74198:	mov	r2, r0
   7419c:	mov	r0, r8
   741a0:	ldr	r1, [sp, #68]	; 0x44
   741a4:	bl	4e654 <fputs@plt+0x3d26c>
   741a8:	mov	r1, r0
   741ac:	mov	r0, r8
   741b0:	str	r1, [sp, #68]	; 0x44
   741b4:	sub	r2, fp, #64	; 0x40
   741b8:	mov	r3, #0
   741bc:	bl	4e740 <fputs@plt+0x3d358>
   741c0:	sub	r6, fp, #72	; 0x48
   741c4:	add	r7, r7, #4
   741c8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   741cc:	add	r0, r0, #2
   741d0:	str	r0, [fp, #-76]	; 0xffffffb4
   741d4:	add	r5, r5, #1
   741d8:	ldr	r0, [r4, #20]
   741dc:	cmp	r5, r0
   741e0:	bge	74498 <fputs@plt+0x630b0>
   741e4:	str	r5, [fp, #-88]	; 0xffffffa8
   741e8:	ldr	r0, [sp, #44]	; 0x2c
   741ec:	str	r0, [fp, #-48]	; 0xffffffd0
   741f0:	ldr	r0, [sp, #40]	; 0x28
   741f4:	str	r0, [fp, #-44]	; 0xffffffd4
   741f8:	ldr	r0, [sp, #48]	; 0x30
   741fc:	str	r0, [fp, #-52]	; 0xffffffcc
   74200:	ldr	r0, [sp, #52]	; 0x34
   74204:	str	r0, [fp, #-56]	; 0xffffffc8
   74208:	ldr	r0, [fp, #-36]	; 0xffffffdc
   7420c:	str	r7, [fp, #-84]	; 0xffffffac
   74210:	add	r1, r0, r7
   74214:	cmp	r0, #0
   74218:	addeq	r1, r4, #36	; 0x24
   7421c:	ldr	r5, [r1]
   74220:	ldr	r0, [sp, #64]	; 0x40
   74224:	ldr	r0, [r0, #4]
   74228:	cmp	sl, #0
   7422c:	ldr	r1, [sp, #56]	; 0x38
   74230:	beq	74240 <fputs@plt+0x62e58>
   74234:	ldr	r1, [sl, #4]
   74238:	ldr	r2, [fp, #-76]	; 0xffffffb4
   7423c:	add	r1, r1, r2
   74240:	ldrsh	r1, [r1]
   74244:	ldr	r1, [r0, r1, lsl #4]
   74248:	mov	r0, r6
   7424c:	bl	5d23c <fputs@plt+0x4be54>
   74250:	ldr	r0, [r4]
   74254:	ldr	r0, [r0, #4]
   74258:	str	r5, [sp, #72]	; 0x48
   7425c:	ldr	r1, [r0, r5, lsl #4]
   74260:	sub	r7, fp, #64	; 0x40
   74264:	mov	r0, r7
   74268:	bl	5d23c <fputs@plt+0x4be54>
   7426c:	ldr	sl, [sp, #80]	; 0x50
   74270:	mov	r0, sl
   74274:	mov	r1, #27
   74278:	mov	r2, r9
   7427c:	mov	r3, #0
   74280:	bl	5d25c <fputs@plt+0x4be74>
   74284:	mov	r4, r0
   74288:	mov	r0, sl
   7428c:	mov	r1, #27
   74290:	mov	r2, r6
   74294:	mov	r3, #0
   74298:	bl	5d25c <fputs@plt+0x4be74>
   7429c:	mov	r3, r0
   742a0:	mov	r0, #0
   742a4:	str	r0, [sp]
   742a8:	mov	r0, r8
   742ac:	mov	r1, #122	; 0x7a
   742b0:	mov	r2, r4
   742b4:	bl	4b430 <fputs@plt+0x3a048>
   742b8:	mov	r4, r0
   742bc:	mov	r0, sl
   742c0:	mov	r1, #27
   742c4:	mov	r2, r7
   742c8:	mov	r7, #0
   742cc:	mov	r3, #0
   742d0:	bl	5d25c <fputs@plt+0x4be74>
   742d4:	mov	r3, r0
   742d8:	str	r7, [sp]
   742dc:	mov	r0, r8
   742e0:	mov	r1, #79	; 0x4f
   742e4:	mov	r2, r4
   742e8:	bl	4b430 <fputs@plt+0x3a048>
   742ec:	mov	r2, r0
   742f0:	mov	r0, sl
   742f4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   742f8:	bl	60f54 <fputs@plt+0x4fb6c>
   742fc:	mov	r1, r0
   74300:	ldr	r0, [sp, #84]	; 0x54
   74304:	cmp	r0, #0
   74308:	str	r1, [fp, #-80]	; 0xffffffb0
   7430c:	beq	743cc <fputs@plt+0x62fe4>
   74310:	mov	r0, sl
   74314:	mov	r1, #27
   74318:	mov	r2, r9
   7431c:	mov	r3, #0
   74320:	bl	5d25c <fputs@plt+0x4be74>
   74324:	mov	r4, r0
   74328:	mov	r0, sl
   7432c:	mov	r1, #27
   74330:	mov	r2, r6
   74334:	mov	r3, #0
   74338:	bl	5d25c <fputs@plt+0x4be74>
   7433c:	mov	r3, r0
   74340:	str	r7, [sp]
   74344:	mov	r0, r8
   74348:	mov	r1, #122	; 0x7a
   7434c:	mov	r2, r4
   74350:	bl	4b430 <fputs@plt+0x3a048>
   74354:	mov	r4, r0
   74358:	mov	r0, sl
   7435c:	mov	r1, #27
   74360:	sub	r2, fp, #56	; 0x38
   74364:	mov	r3, #0
   74368:	bl	5d25c <fputs@plt+0x4be74>
   7436c:	mov	r5, r0
   74370:	mov	r0, sl
   74374:	mov	r1, #27
   74378:	mov	r2, r6
   7437c:	mov	r3, #0
   74380:	bl	5d25c <fputs@plt+0x4be74>
   74384:	mov	r3, r0
   74388:	str	r7, [sp]
   7438c:	ldr	r0, [sp, #88]	; 0x58
   74390:	mov	r1, #122	; 0x7a
   74394:	mov	r2, r5
   74398:	ldr	r8, [sp, #88]	; 0x58
   7439c:	bl	4b430 <fputs@plt+0x3a048>
   743a0:	mov	r3, r0
   743a4:	str	r7, [sp]
   743a8:	mov	r0, r8
   743ac:	mov	r1, #73	; 0x49
   743b0:	mov	r2, r4
   743b4:	bl	4b430 <fputs@plt+0x3a048>
   743b8:	mov	r2, r0
   743bc:	mov	r0, sl
   743c0:	ldr	r1, [sp, #76]	; 0x4c
   743c4:	bl	60f54 <fputs@plt+0x4fb6c>
   743c8:	str	r0, [sp, #76]	; 0x4c
   743cc:	ldr	r4, [sp, #92]	; 0x5c
   743d0:	ldr	sl, [sp, #36]	; 0x24
   743d4:	ldr	r7, [fp, #-84]	; 0xffffffac
   743d8:	ldr	r5, [fp, #-88]	; 0xffffffa8
   743dc:	ldr	r0, [sp, #60]	; 0x3c
   743e0:	cmp	r0, #0
   743e4:	beq	741c0 <fputs@plt+0x62dd8>
   743e8:	ldr	r0, [sp, #32]
   743ec:	cmp	r0, #8
   743f0:	beq	7444c <fputs@plt+0x63064>
   743f4:	cmp	r0, #9
   743f8:	bne	7417c <fputs@plt+0x62d94>
   743fc:	ldr	r6, [sp, #80]	; 0x50
   74400:	mov	r0, r6
   74404:	mov	r1, #27
   74408:	sub	r2, fp, #56	; 0x38
   7440c:	mov	r3, #0
   74410:	bl	5d25c <fputs@plt+0x4be74>
   74414:	mov	r4, r0
   74418:	mov	r0, r6
   7441c:	mov	r1, #27
   74420:	sub	r2, fp, #72	; 0x48
   74424:	mov	r3, #0
   74428:	bl	5d25c <fputs@plt+0x4be74>
   7442c:	mov	r3, r0
   74430:	mov	r0, #0
   74434:	str	r0, [sp]
   74438:	mov	r0, r8
   7443c:	mov	r1, #122	; 0x7a
   74440:	mov	r2, r4
   74444:	ldr	r4, [sp, #92]	; 0x5c
   74448:	b	74194 <fputs@plt+0x62dac>
   7444c:	ldr	r0, [r4]
   74450:	ldr	r0, [r0, #4]
   74454:	ldr	r1, [sp, #72]	; 0x48
   74458:	add	r0, r0, r1, lsl #4
   7445c:	ldr	r1, [r0, #4]
   74460:	cmp	r1, #0
   74464:	beq	7417c <fputs@plt+0x62d94>
   74468:	ldr	r0, [sp, #80]	; 0x50
   7446c:	mov	r2, #0
   74470:	bl	5ab94 <fputs@plt+0x497ac>
   74474:	b	74198 <fputs@plt+0x62db0>
   74478:	str	r0, [sp, #28]
   7447c:	mov	r0, #0
   74480:	str	r0, [fp, #-80]	; 0xffffffb0
   74484:	mov	r0, #0
   74488:	str	r0, [sp, #68]	; 0x44
   7448c:	mov	r0, #0
   74490:	str	r0, [sp, #76]	; 0x4c
   74494:	ldr	r4, [sp, #92]	; 0x5c
   74498:	ldr	r1, [fp, #-36]	; 0xffffffdc
   7449c:	ldr	r6, [sp, #80]	; 0x50
   744a0:	mov	r0, r6
   744a4:	bl	13ddc <fputs@plt+0x29f4>
   744a8:	ldr	r0, [r4]
   744ac:	ldr	r7, [r0]
   744b0:	mov	r0, r7
   744b4:	bl	13690 <fputs@plt+0x22a8>
   744b8:	mov	sl, r0
   744bc:	ldr	r0, [sp, #32]
   744c0:	cmp	r0, #6
   744c4:	bne	74554 <fputs@plt+0x6316c>
   744c8:	str	sl, [fp, #-44]	; 0xffffffd4
   744cc:	str	r7, [fp, #-48]	; 0xffffffd0
   744d0:	movw	r2, #21247	; 0x52ff
   744d4:	movt	r2, #8
   744d8:	mov	r0, r6
   744dc:	mov	r1, #57	; 0x39
   744e0:	bl	4e7e0 <fputs@plt+0x3d3f8>
   744e4:	mov	r2, r0
   744e8:	cmp	r0, #0
   744ec:	movne	r0, #2
   744f0:	strbne	r0, [r2, #1]
   744f4:	mov	r9, #0
   744f8:	mov	r0, r8
   744fc:	mov	r1, #0
   74500:	bl	4e654 <fputs@plt+0x3d26c>
   74504:	mov	r4, r0
   74508:	sub	r2, fp, #48	; 0x30
   7450c:	ldr	r6, [sp, #80]	; 0x50
   74510:	mov	r0, r6
   74514:	mov	r1, #0
   74518:	mov	r3, #0
   7451c:	bl	4e930 <fputs@plt+0x3d548>
   74520:	mov	r2, r0
   74524:	str	r9, [sp]
   74528:	str	r9, [sp, #4]
   7452c:	str	r9, [sp, #8]
   74530:	str	r9, [sp, #12]
   74534:	str	r9, [sp, #16]
   74538:	str	r9, [sp, #20]
   7453c:	mov	r0, r8
   74540:	mov	r1, r4
   74544:	ldr	r3, [fp, #-80]	; 0xffffffb0
   74548:	bl	4e504 <fputs@plt+0x3d11c>
   7454c:	str	r0, [sp, #28]
   74550:	b	74558 <fputs@plt+0x63170>
   74554:	ldr	r9, [fp, #-80]	; 0xffffffb0
   74558:	ldr	r4, [sp, #68]	; 0x44
   7455c:	ldr	r0, [r6, #256]	; 0x100
   74560:	add	r0, r0, #1
   74564:	str	r0, [r6, #256]	; 0x100
   74568:	add	r2, sl, #73	; 0x49
   7456c:	mov	r8, #0
   74570:	mov	r0, r6
   74574:	mov	r3, #0
   74578:	bl	19774 <fputs@plt+0x838c>
   7457c:	mov	r5, r0
   74580:	cmp	r0, #0
   74584:	beq	74628 <fputs@plt+0x63240>
   74588:	add	r0, r5, #72	; 0x48
   7458c:	str	r0, [r5, #48]	; 0x30
   74590:	add	r8, r5, #36	; 0x24
   74594:	str	r8, [r5, #28]
   74598:	mov	r1, r7
   7459c:	mov	r2, sl
   745a0:	bl	11244 <memcpy@plt>
   745a4:	mov	r0, r6
   745a8:	mov	r1, r9
   745ac:	mov	r2, #1
   745b0:	bl	5ab94 <fputs@plt+0x497ac>
   745b4:	str	r0, [r5, #52]	; 0x34
   745b8:	mov	r0, r6
   745bc:	mov	r1, r4
   745c0:	mov	r2, #1
   745c4:	bl	5aff0 <fputs@plt+0x49c08>
   745c8:	str	r0, [r5, #56]	; 0x38
   745cc:	mov	r0, r6
   745d0:	ldr	r7, [sp, #28]
   745d4:	mov	r1, r7
   745d8:	mov	r2, #1
   745dc:	bl	5ae9c <fputs@plt+0x49ab4>
   745e0:	str	r0, [r5, #44]	; 0x2c
   745e4:	ldr	r2, [sp, #76]	; 0x4c
   745e8:	mov	sl, r4
   745ec:	cmp	r2, #0
   745f0:	beq	74638 <fputs@plt+0x63250>
   745f4:	mov	r0, #0
   745f8:	str	r0, [sp]
   745fc:	ldr	r0, [sp, #88]	; 0x58
   74600:	mov	r1, #19
   74604:	mov	r3, #0
   74608:	bl	4b430 <fputs@plt+0x3a048>
   7460c:	mov	r4, r0
   74610:	mov	r0, r6
   74614:	mov	r1, r4
   74618:	mov	r2, #1
   7461c:	bl	5ab94 <fputs@plt+0x497ac>
   74620:	str	r0, [r5, #12]
   74624:	b	7463c <fputs@plt+0x63254>
   74628:	mov	sl, r4
   7462c:	ldr	r7, [sp, #28]
   74630:	ldr	r4, [sp, #76]	; 0x4c
   74634:	b	7463c <fputs@plt+0x63254>
   74638:	mov	r4, #0
   7463c:	ldr	r0, [r6, #256]	; 0x100
   74640:	sub	r0, r0, #1
   74644:	str	r0, [r6, #256]	; 0x100
   74648:	mov	r0, r6
   7464c:	mov	r1, r9
   74650:	bl	4455c <fputs@plt+0x33174>
   74654:	mov	r0, r6
   74658:	mov	r1, r4
   7465c:	bl	4455c <fputs@plt+0x33174>
   74660:	mov	r0, r6
   74664:	mov	r1, sl
   74668:	bl	445f8 <fputs@plt+0x33210>
   7466c:	mov	r0, r6
   74670:	mov	r1, r7
   74674:	bl	44678 <fputs@plt+0x33290>
   74678:	ldrb	r0, [r6, #69]	; 0x45
   7467c:	cmp	r0, #1
   74680:	bne	746a0 <fputs@plt+0x632b8>
   74684:	mov	r0, r6
   74688:	mov	r1, r5
   7468c:	bl	4738c <fputs@plt+0x35fa4>
   74690:	mov	r5, #0
   74694:	mov	r0, r5
   74698:	sub	sp, fp, #28
   7469c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   746a0:	ldr	r0, [sp, #32]
   746a4:	cmp	r0, #6
   746a8:	beq	746d0 <fputs@plt+0x632e8>
   746ac:	cmp	r0, #9
   746b0:	ldr	r1, [sp, #64]	; 0x40
   746b4:	ldr	r2, [sp, #24]
   746b8:	bne	746c8 <fputs@plt+0x632e0>
   746bc:	ldr	r0, [sp, #84]	; 0x54
   746c0:	cmp	r0, #0
   746c4:	beq	746e0 <fputs@plt+0x632f8>
   746c8:	mov	r0, #110	; 0x6e
   746cc:	b	746e4 <fputs@plt+0x632fc>
   746d0:	mov	r0, #119	; 0x77
   746d4:	ldr	r1, [sp, #64]	; 0x40
   746d8:	ldr	r2, [sp, #24]
   746dc:	b	746e4 <fputs@plt+0x632fc>
   746e0:	mov	r0, #109	; 0x6d
   746e4:	str	r5, [r8, #4]
   746e8:	strb	r0, [r8]
   746ec:	ldr	r0, [r1, #64]	; 0x40
   746f0:	str	r0, [r5, #20]
   746f4:	str	r0, [r5, #24]
   746f8:	str	r5, [r2]
   746fc:	mov	r0, #109	; 0x6d
   74700:	ldr	r1, [sp, #84]	; 0x54
   74704:	cmp	r1, #0
   74708:	movwne	r0, #110	; 0x6e
   7470c:	strb	r0, [r5, #8]
   74710:	b	74694 <fputs@plt+0x632ac>
   74714:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74718:	add	fp, sp, #28
   7471c:	sub	sp, sp, #4
   74720:	ldr	r6, [r0, #412]	; 0x19c
   74724:	cmp	r6, #0
   74728:	beq	747d0 <fputs@plt+0x633e8>
   7472c:	mov	r4, r0
   74730:	ldr	r9, [r0]
   74734:	ldr	r5, [r0, #8]
   74738:	ldr	r0, [r6, #8]
   7473c:	ldr	sl, [r6, #12]
   74740:	ldr	r1, [r9, #16]
   74744:	add	r8, r1, r0, lsl #4
   74748:	mov	r0, r4
   7474c:	bl	596e0 <fputs@plt+0x482f8>
   74750:	mov	r7, r0
   74754:	ldr	r0, [r8, #12]
   74758:	ldr	r3, [r0, #72]	; 0x48
   7475c:	ldr	r2, [r6, #8]
   74760:	mov	r0, #55	; 0x37
   74764:	str	r0, [sp]
   74768:	mov	r0, r4
   7476c:	mov	r1, #0
   74770:	bl	56b74 <fputs@plt+0x4578c>
   74774:	mov	r0, r5
   74778:	mov	r1, #5
   7477c:	movw	r2, #17000	; 0x4268
   74780:	movt	r2, #8
   74784:	bl	1ac18 <fputs@plt+0x9830>
   74788:	cmp	r0, #0
   7478c:	beq	747d0 <fputs@plt+0x633e8>
   74790:	str	r7, [r0, #52]	; 0x34
   74794:	mov	r1, #8
   74798:	strb	r1, [r0, #63]	; 0x3f
   7479c:	add	r1, sl, #1
   747a0:	str	r7, [r0, #68]	; 0x44
   747a4:	str	r1, [r0, #72]	; 0x48
   747a8:	sub	r2, sl, #1
   747ac:	str	r2, [r0, #44]	; 0x2c
   747b0:	str	r1, [r0, #28]
   747b4:	str	r1, [r0, #4]
   747b8:	mov	r0, r4
   747bc:	mov	r1, r7
   747c0:	bl	5971c <fputs@plt+0x48334>
   747c4:	ldr	r6, [r6]
   747c8:	cmp	r6, #0
   747cc:	bne	74738 <fputs@plt+0x63350>
   747d0:	sub	sp, fp, #28
   747d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   747d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   747dc:	add	fp, sp, #28
   747e0:	sub	sp, sp, #60	; 0x3c
   747e4:	mov	sl, r3
   747e8:	mov	r7, r2
   747ec:	mov	r8, r1
   747f0:	mov	r6, r0
   747f4:	ldr	r0, [r0]
   747f8:	ldr	r4, [r6, #8]
   747fc:	mov	r1, r2
   74800:	bl	461b8 <fputs@plt+0x34dd0>
   74804:	str	r0, [sp, #24]
   74808:	ldr	r0, [r8, #52]	; 0x34
   7480c:	str	r0, [sp, #44]	; 0x2c
   74810:	ldrsh	r0, [r7, #34]	; 0x22
   74814:	ldr	r2, [r6, #72]	; 0x48
   74818:	add	r1, r2, #1
   7481c:	str	r1, [r6, #72]	; 0x48
   74820:	add	r5, r0, #2
   74824:	mov	r0, r4
   74828:	mov	r1, #57	; 0x39
   7482c:	str	r2, [sp, #28]
   74830:	mov	r3, r5
   74834:	bl	5722c <fputs@plt+0x45e44>
   74838:	str	r0, [sp, #32]
   7483c:	ldr	r9, [r6, #76]	; 0x4c
   74840:	add	r0, r9, r5
   74844:	str	r0, [sp, #12]
   74848:	add	r0, r0, #2
   7484c:	str	r0, [sp, #16]
   74850:	str	r0, [r6, #76]	; 0x4c
   74854:	mov	r0, #4
   74858:	mov	r1, #0
   7485c:	str	r1, [sp]
   74860:	stmib	sp, {r0, r1}
   74864:	ldr	r2, [fp, #16]
   74868:	mov	r0, r6
   7486c:	mov	r1, r8
   74870:	mov	r3, #0
   74874:	bl	64198 <fputs@plt+0x52db0>
   74878:	str	r0, [sp, #36]	; 0x24
   7487c:	cmp	r0, #0
   74880:	beq	74ac8 <fputs@plt+0x636e0>
   74884:	add	r3, r9, #1
   74888:	mov	r0, r4
   7488c:	mov	r1, #103	; 0x67
   74890:	mov	r8, r4
   74894:	ldr	r4, [sp, #44]	; 0x2c
   74898:	mov	r2, r4
   7489c:	str	r3, [sp, #20]
   748a0:	bl	5722c <fputs@plt+0x45e44>
   748a4:	ldr	r1, [fp, #8]
   748a8:	add	r3, r9, #2
   748ac:	cmp	r1, #0
   748b0:	str	r5, [sp, #40]	; 0x28
   748b4:	str	r8, [fp, #-40]	; 0xffffffd8
   748b8:	beq	748cc <fputs@plt+0x634e4>
   748bc:	mov	r0, r6
   748c0:	mov	r2, r3
   748c4:	bl	56a30 <fputs@plt+0x45648>
   748c8:	b	748dc <fputs@plt+0x634f4>
   748cc:	mov	r0, r8
   748d0:	mov	r1, #103	; 0x67
   748d4:	ldr	r2, [sp, #44]	; 0x2c
   748d8:	bl	5722c <fputs@plt+0x45e44>
   748dc:	ldrsh	r0, [r7, #34]	; 0x22
   748e0:	cmp	r0, #1
   748e4:	blt	74950 <fputs@plt+0x63568>
   748e8:	mov	r2, r4
   748ec:	ldr	r5, [fp, #12]
   748f0:	add	r8, r9, #3
   748f4:	mov	r9, #0
   748f8:	b	74928 <fputs@plt+0x63540>
   748fc:	add	r0, r8, r9
   74900:	str	r0, [sp]
   74904:	ldr	r0, [fp, #-40]	; 0xffffffd8
   74908:	mov	r1, #153	; 0x99
   7490c:	mov	r3, r9
   74910:	bl	46a3c <fputs@plt+0x35654>
   74914:	ldrsh	r0, [r7, #34]	; 0x22
   74918:	add	r9, r9, #1
   7491c:	cmp	r9, r0
   74920:	mov	r2, r4
   74924:	bge	74950 <fputs@plt+0x63568>
   74928:	ldr	r0, [r5, r9, lsl #2]
   7492c:	cmp	r0, #0
   74930:	bmi	748fc <fputs@plt+0x63514>
   74934:	ldr	r1, [sl, #4]
   74938:	add	r0, r0, r0, lsl #2
   7493c:	ldr	r1, [r1, r0, lsl #2]
   74940:	add	r2, r8, r9
   74944:	mov	r0, r6
   74948:	bl	56a30 <fputs@plt+0x45648>
   7494c:	b	74914 <fputs@plt+0x6352c>
   74950:	sub	r1, fp, #36	; 0x24
   74954:	ldr	sl, [sp, #36]	; 0x24
   74958:	mov	r0, sl
   7495c:	bl	71ca4 <fputs@plt+0x608bc>
   74960:	mov	r5, r0
   74964:	cmp	r0, #0
   74968:	beq	74998 <fputs@plt+0x635b0>
   7496c:	ldr	r4, [fp, #-40]	; 0xffffffd8
   74970:	mov	r0, r4
   74974:	ldr	r8, [sp, #32]
   74978:	mov	r1, r8
   7497c:	bl	56ac8 <fputs@plt+0x456e0>
   74980:	ldr	r0, [r6, #416]	; 0x1a0
   74984:	cmp	r0, #0
   74988:	ldr	r9, [sp, #28]
   7498c:	moveq	r0, #0
   74990:	strbeq	r0, [r6, #20]
   74994:	b	74a60 <fputs@plt+0x63678>
   74998:	str	r5, [sp, #44]	; 0x2c
   7499c:	ldr	r0, [sp, #12]
   749a0:	add	r8, r0, #1
   749a4:	str	r8, [sp]
   749a8:	ldr	r4, [fp, #-40]	; 0xffffffd8
   749ac:	mov	r0, r4
   749b0:	mov	r1, #49	; 0x31
   749b4:	ldr	r2, [sp, #20]
   749b8:	ldr	r3, [sp, #40]	; 0x28
   749bc:	bl	46a3c <fputs@plt+0x35654>
   749c0:	mov	r0, r4
   749c4:	mov	r1, #74	; 0x4a
   749c8:	ldr	r9, [sp, #28]
   749cc:	mov	r2, r9
   749d0:	ldr	r5, [sp, #16]
   749d4:	mov	r3, r5
   749d8:	bl	5722c <fputs@plt+0x45e44>
   749dc:	str	r5, [sp]
   749e0:	mov	r0, r4
   749e4:	mov	r1, #75	; 0x4b
   749e8:	mov	r2, r9
   749ec:	mov	r3, r8
   749f0:	bl	46a3c <fputs@plt+0x35654>
   749f4:	mov	r0, sl
   749f8:	bl	65454 <fputs@plt+0x5406c>
   749fc:	mov	r0, r4
   74a00:	mov	r1, #108	; 0x6c
   74a04:	mov	r2, r9
   74a08:	bl	587b0 <fputs@plt+0x473c8>
   74a0c:	mov	r8, r0
   74a10:	ldr	r0, [sp, #40]	; 0x28
   74a14:	cmp	r0, #1
   74a18:	blt	74a5c <fputs@plt+0x63674>
   74a1c:	str	r8, [sp, #32]
   74a20:	mov	r5, #0
   74a24:	ldr	sl, [sp, #40]	; 0x28
   74a28:	ldr	r8, [sp, #20]
   74a2c:	add	r0, r8, r5
   74a30:	str	r0, [sp]
   74a34:	mov	r0, r4
   74a38:	mov	r1, #47	; 0x2f
   74a3c:	mov	r2, r9
   74a40:	mov	r3, r5
   74a44:	bl	46a3c <fputs@plt+0x35654>
   74a48:	add	r5, r5, #1
   74a4c:	cmp	sl, r5
   74a50:	bne	74a2c <fputs@plt+0x63644>
   74a54:	ldr	sl, [sp, #36]	; 0x24
   74a58:	ldr	r8, [sp, #32]
   74a5c:	ldr	r5, [sp, #44]	; 0x2c
   74a60:	mov	r0, r6
   74a64:	mov	r1, r7
   74a68:	bl	71e84 <fputs@plt+0x60a9c>
   74a6c:	mvn	r0, #9
   74a70:	ldr	r1, [sp, #20]
   74a74:	str	r1, [sp]
   74a78:	ldr	r1, [sp, #24]
   74a7c:	str	r1, [sp, #4]
   74a80:	str	r0, [sp, #8]
   74a84:	mov	r0, r4
   74a88:	mov	r1, #12
   74a8c:	mov	r2, #0
   74a90:	ldr	r3, [sp, #40]	; 0x28
   74a94:	bl	568bc <fputs@plt+0x454d4>
   74a98:	ldr	r0, [fp, #20]
   74a9c:	cmp	r0, #10
   74aa0:	movweq	r0, #2
   74aa4:	uxtb	r1, r0
   74aa8:	mov	r0, r4
   74aac:	bl	1abf0 <fputs@plt+0x9808>
   74ab0:	mov	r0, r6
   74ab4:	bl	59c08 <fputs@plt+0x48820>
   74ab8:	cmp	r5, #0
   74abc:	beq	74ad0 <fputs@plt+0x636e8>
   74ac0:	mov	r0, sl
   74ac4:	bl	65454 <fputs@plt+0x5406c>
   74ac8:	sub	sp, fp, #28
   74acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74ad0:	add	r3, r8, #1
   74ad4:	mov	r0, r4
   74ad8:	mov	r1, #7
   74adc:	mov	r2, r9
   74ae0:	bl	5722c <fputs@plt+0x45e44>
   74ae4:	mov	r0, r4
   74ae8:	mov	r1, r8
   74aec:	bl	568a8 <fputs@plt+0x454c0>
   74af0:	mov	r0, r4
   74af4:	mov	r1, #61	; 0x3d
   74af8:	mov	r2, r9
   74afc:	mov	r3, #0
   74b00:	bl	5722c <fputs@plt+0x45e44>
   74b04:	sub	sp, fp, #28
   74b08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74b0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74b10:	add	fp, sp, #28
   74b14:	sub	sp, sp, #108	; 0x6c
   74b18:	str	r3, [sp, #36]	; 0x24
   74b1c:	str	r2, [sp, #48]	; 0x30
   74b20:	mov	r4, r1
   74b24:	ldr	r1, [r0]
   74b28:	str	r1, [sp, #44]	; 0x2c
   74b2c:	str	r0, [fp, #-40]	; 0xffffffd8
   74b30:	bl	567e0 <fputs@plt+0x453f8>
   74b34:	mov	r5, r0
   74b38:	ldrsh	r7, [r4, #34]	; 0x22
   74b3c:	ldrb	r0, [r4, #42]	; 0x2a
   74b40:	tst	r0, #32
   74b44:	bne	74b54 <fputs@plt+0x6376c>
   74b48:	mov	r0, #0
   74b4c:	mov	r1, #1
   74b50:	b	74b60 <fputs@plt+0x63778>
   74b54:	mov	r0, r4
   74b58:	bl	43f94 <fputs@plt+0x32bac>
   74b5c:	ldrh	r1, [r0, #50]	; 0x32
   74b60:	str	r1, [sp, #52]	; 0x34
   74b64:	str	r0, [fp, #-60]	; 0xffffffc4
   74b68:	ldr	r1, [fp, #36]	; 0x24
   74b6c:	ldr	r0, [fp, #12]
   74b70:	cmp	r7, #1
   74b74:	str	r5, [fp, #-36]	; 0xffffffdc
   74b78:	blt	74cdc <fputs@plt+0x638f4>
   74b7c:	add	sl, r0, #1
   74b80:	mov	r8, #0
   74b84:	movw	r9, #20293	; 0x4f45
   74b88:	movt	r9, #8
   74b8c:	b	74bf4 <fputs@plt+0x6380c>
   74b90:	ldr	r0, [fp, #-40]	; 0xffffffd8
   74b94:	bl	59c08 <fputs@plt+0x48820>
   74b98:	ldr	r2, [r4]
   74b9c:	ldr	r0, [r4, #4]
   74ba0:	ldr	r3, [r0, r8, lsl #4]
   74ba4:	ldr	r0, [sp, #44]	; 0x2c
   74ba8:	mov	r1, r9
   74bac:	bl	1aabc <fputs@plt+0x96d4>
   74bb0:	add	r1, sl, r8
   74bb4:	str	r1, [sp]
   74bb8:	str	r0, [sp, #4]
   74bbc:	mvn	r0, #0
   74bc0:	str	r0, [sp, #8]
   74bc4:	mov	r0, r5
   74bc8:	mov	r1, #20
   74bcc:	movw	r2, #1299	; 0x513
   74bd0:	mov	r3, r6
   74bd4:	bl	568bc <fputs@plt+0x454d4>
   74bd8:	mov	r0, r5
   74bdc:	mov	r1, #1
   74be0:	bl	1abf0 <fputs@plt+0x9808>
   74be4:	ldr	r1, [fp, #36]	; 0x24
   74be8:	add	r8, r8, #1
   74bec:	cmp	r7, r8
   74bf0:	beq	74cdc <fputs@plt+0x638f4>
   74bf4:	ldrsh	r0, [r4, #32]
   74bf8:	cmp	r8, r0
   74bfc:	beq	74be8 <fputs@plt+0x63800>
   74c00:	cmp	r1, #0
   74c04:	beq	74c14 <fputs@plt+0x6382c>
   74c08:	ldr	r0, [r1, r8, lsl #2]
   74c0c:	cmp	r0, #0
   74c10:	bmi	74be8 <fputs@plt+0x63800>
   74c14:	ldr	r0, [r4, #4]
   74c18:	add	r0, r0, r8, lsl #4
   74c1c:	ldrb	r6, [r0, #12]
   74c20:	cmp	r6, #0
   74c24:	beq	74be8 <fputs@plt+0x63800>
   74c28:	cmp	r6, #10
   74c2c:	movweq	r6, #2
   74c30:	ldr	r1, [fp, #24]
   74c34:	cmp	r1, #10
   74c38:	movne	r6, r1
   74c3c:	cmp	r6, #5
   74c40:	bne	74c54 <fputs@plt+0x6386c>
   74c44:	ldr	r0, [r0, #4]
   74c48:	cmp	r0, #0
   74c4c:	mov	r6, #5
   74c50:	movweq	r6, #2
   74c54:	sub	r0, r6, #1
   74c58:	cmp	r0, #3
   74c5c:	bhi	74c90 <fputs@plt+0x638a8>
   74c60:	add	r1, pc, #0
   74c64:	ldr	pc, [r1, r0, lsl #2]
   74c68:	muleq	r7, r8, fp
   74c6c:	muleq	r7, r0, fp
   74c70:	muleq	r7, r8, fp
   74c74:	andeq	r4, r7, r8, ror ip
   74c78:	add	r2, sl, r8
   74c7c:	mov	r0, r5
   74c80:	mov	r1, #76	; 0x4c
   74c84:	ldr	r3, [fp, #28]
   74c88:	bl	5722c <fputs@plt+0x45e44>
   74c8c:	b	74be4 <fputs@plt+0x637fc>
   74c90:	add	r6, sl, r8
   74c94:	mov	r0, r5
   74c98:	mov	r1, #77	; 0x4d
   74c9c:	mov	r2, r6
   74ca0:	bl	587b0 <fputs@plt+0x473c8>
   74ca4:	mov	r5, r9
   74ca8:	mov	r9, r0
   74cac:	ldr	r0, [r4, #4]
   74cb0:	add	r0, r0, r8, lsl #4
   74cb4:	ldr	r1, [r0, #4]
   74cb8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   74cbc:	mov	r2, r6
   74cc0:	bl	56a30 <fputs@plt+0x45648>
   74cc4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   74cc8:	mov	r1, r9
   74ccc:	mov	r9, r5
   74cd0:	ldr	r5, [fp, #-36]	; 0xffffffdc
   74cd4:	bl	568a8 <fputs@plt+0x454c0>
   74cd8:	b	74be4 <fputs@plt+0x637fc>
   74cdc:	str	r4, [fp, #-48]	; 0xffffffd0
   74ce0:	ldr	r8, [r4, #24]
   74ce4:	cmp	r8, #0
   74ce8:	ldr	r4, [fp, #-40]	; 0xffffffd8
   74cec:	beq	74e08 <fputs@plt+0x63a20>
   74cf0:	ldr	r0, [sp, #44]	; 0x2c
   74cf4:	ldrb	r0, [r0, #25]
   74cf8:	tst	r0, #32
   74cfc:	bne	74e08 <fputs@plt+0x63a20>
   74d00:	ldr	r0, [fp, #12]
   74d04:	add	r0, r0, #1
   74d08:	str	r0, [r4, #100]	; 0x64
   74d0c:	ldr	r0, [r8]
   74d10:	cmp	r0, #1
   74d14:	blt	74e08 <fputs@plt+0x63a20>
   74d18:	ldr	r6, [fp, #24]
   74d1c:	cmp	r6, #10
   74d20:	movweq	r6, #2
   74d24:	mov	sl, #0
   74d28:	mov	r9, #0
   74d2c:	b	74d64 <fputs@plt+0x6397c>
   74d30:	mov	r0, r5
   74d34:	ldr	r1, [fp, #28]
   74d38:	bl	56a9c <fputs@plt+0x456b4>
   74d3c:	mov	r6, #4
   74d40:	mov	r0, r5
   74d44:	mov	r1, r7
   74d48:	bl	58900 <fputs@plt+0x47518>
   74d4c:	ldr	r1, [fp, #36]	; 0x24
   74d50:	add	sl, sl, #20
   74d54:	add	r9, r9, #1
   74d58:	ldr	r0, [r8]
   74d5c:	cmp	r9, r0
   74d60:	bge	74e08 <fputs@plt+0x63a20>
   74d64:	ldr	r0, [r8, #4]
   74d68:	ldr	r4, [r0, sl]
   74d6c:	cmp	r1, #0
   74d70:	beq	74d8c <fputs@plt+0x639a4>
   74d74:	mov	r0, r4
   74d78:	ldr	r2, [fp, #20]
   74d7c:	bl	75900 <fputs@plt+0x64518>
   74d80:	ldr	r1, [fp, #36]	; 0x24
   74d84:	cmp	r0, #0
   74d88:	bne	74d50 <fputs@plt+0x63968>
   74d8c:	ldr	r5, [fp, #-36]	; 0xffffffdc
   74d90:	mov	r0, r5
   74d94:	bl	587d4 <fputs@plt+0x473ec>
   74d98:	mov	r7, r0
   74d9c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   74da0:	mov	r1, r4
   74da4:	mov	r2, r7
   74da8:	mov	r3, #16
   74dac:	bl	5bdb0 <fputs@plt+0x4a9c8>
   74db0:	cmp	r6, #4
   74db4:	beq	74d30 <fputs@plt+0x63948>
   74db8:	ldr	r0, [r8, #4]
   74dbc:	add	r0, r0, sl
   74dc0:	ldr	r3, [r0, #4]
   74dc4:	cmp	r3, #0
   74dc8:	bne	74dd4 <fputs@plt+0x639ec>
   74dcc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   74dd0:	ldr	r3, [r0]
   74dd4:	mov	r0, #0
   74dd8:	str	r0, [sp]
   74ddc:	mov	r0, #3
   74de0:	str	r0, [sp, #4]
   74de4:	cmp	r6, #5
   74de8:	movweq	r6, #2
   74dec:	ldr	r4, [fp, #-40]	; 0xffffffd8
   74df0:	mov	r0, r4
   74df4:	movw	r1, #275	; 0x113
   74df8:	mov	r2, r6
   74dfc:	bl	59c20 <fputs@plt+0x48838>
   74e00:	ldr	r5, [fp, #-36]	; 0xffffffdc
   74e04:	b	74d40 <fputs@plt+0x63958>
   74e08:	mov	r6, #0
   74e0c:	ldr	r0, [fp, #20]
   74e10:	cmp	r0, #0
   74e14:	beq	74ed4 <fputs@plt+0x63aec>
   74e18:	ldr	r0, [fp, #-60]	; 0xffffffc4
   74e1c:	cmp	r0, #0
   74e20:	mov	sl, #0
   74e24:	mov	r0, #0
   74e28:	str	r0, [sp, #40]	; 0x28
   74e2c:	ldr	r7, [fp, #-48]	; 0xffffffd0
   74e30:	ldr	r4, [fp, #-36]	; 0xffffffdc
   74e34:	bne	75084 <fputs@plt+0x63c9c>
   74e38:	mov	r0, r4
   74e3c:	bl	587d4 <fputs@plt+0x473ec>
   74e40:	mov	r8, r0
   74e44:	ldrb	r6, [r7, #43]	; 0x2b
   74e48:	cmp	r6, #10
   74e4c:	movweq	r6, #2
   74e50:	ldr	r0, [fp, #24]
   74e54:	cmp	r0, #10
   74e58:	movne	r6, r0
   74e5c:	ldr	r0, [fp, #16]
   74e60:	cmp	r0, #0
   74e64:	beq	74e8c <fputs@plt+0x63aa4>
   74e68:	str	r0, [sp]
   74e6c:	mov	r0, r4
   74e70:	mov	r1, #79	; 0x4f
   74e74:	ldr	r2, [fp, #12]
   74e78:	mov	r3, r8
   74e7c:	bl	46a3c <fputs@plt+0x35654>
   74e80:	mov	r0, r4
   74e84:	mov	r1, #144	; 0x90
   74e88:	bl	1abf0 <fputs@plt+0x9808>
   74e8c:	mov	sl, #0
   74e90:	ldr	r0, [fp, #24]
   74e94:	cmp	r0, #5
   74e98:	beq	74f24 <fputs@plt+0x63b3c>
   74e9c:	cmp	r6, #5
   74ea0:	bne	74f24 <fputs@plt+0x63b3c>
   74ea4:	ldr	r0, [r7, #8]
   74ea8:	cmp	r0, #0
   74eac:	beq	74eec <fputs@plt+0x63b04>
   74eb0:	ldrb	r1, [r0, #54]	; 0x36
   74eb4:	sub	r1, r1, #3
   74eb8:	uxtb	r1, r1
   74ebc:	cmp	r1, #1
   74ec0:	bls	74f14 <fputs@plt+0x63b2c>
   74ec4:	ldr	r0, [r0, #20]
   74ec8:	cmp	r0, #0
   74ecc:	bne	74eb0 <fputs@plt+0x63ac8>
   74ed0:	b	74f24 <fputs@plt+0x63b3c>
   74ed4:	mov	sl, #0
   74ed8:	mov	r0, #0
   74edc:	str	r0, [sp, #40]	; 0x28
   74ee0:	ldr	r7, [fp, #-48]	; 0xffffffd0
   74ee4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   74ee8:	b	75084 <fputs@plt+0x63c9c>
   74eec:	ldr	r0, [fp, #12]
   74ef0:	str	r0, [sp]
   74ef4:	mov	r5, r4
   74ef8:	mov	r0, r4
   74efc:	mov	r1, #70	; 0x46
   74f00:	ldr	r2, [sp, #36]	; 0x24
   74f04:	mov	r3, r8
   74f08:	bl	46a3c <fputs@plt+0x35654>
   74f0c:	mov	sl, #0
   74f10:	b	74f60 <fputs@plt+0x63b78>
   74f14:	mov	r0, r4
   74f18:	mov	r1, #13
   74f1c:	bl	56880 <fputs@plt+0x45498>
   74f20:	mov	sl, r0
   74f24:	ldr	r0, [fp, #12]
   74f28:	str	r0, [sp]
   74f2c:	mov	r0, r4
   74f30:	mov	r1, #70	; 0x46
   74f34:	ldr	r2, [sp, #36]	; 0x24
   74f38:	mov	r3, r8
   74f3c:	bl	46a3c <fputs@plt+0x35654>
   74f40:	sub	r0, r6, #1
   74f44:	cmp	r0, #3
   74f48:	bcc	75030 <fputs@plt+0x63c48>
   74f4c:	cmp	r6, #4
   74f50:	beq	7501c <fputs@plt+0x63c34>
   74f54:	cmp	r6, #5
   74f58:	bne	7502c <fputs@plt+0x63c44>
   74f5c:	mov	r5, r4
   74f60:	ldr	r0, [sp, #44]	; 0x2c
   74f64:	ldrb	r0, [r0, #26]
   74f68:	tst	r0, #4
   74f6c:	ldr	r6, [fp, #-40]	; 0xffffffd8
   74f70:	beq	74f9c <fputs@plt+0x63bb4>
   74f74:	mov	r0, #0
   74f78:	str	r0, [sp]
   74f7c:	mov	r0, r6
   74f80:	mov	r1, r7
   74f84:	mov	r2, #109	; 0x6d
   74f88:	mov	r3, #0
   74f8c:	bl	7196c <fputs@plt+0x60584>
   74f90:	mov	r4, r0
   74f94:	cmp	r0, #0
   74f98:	bne	74fbc <fputs@plt+0x63bd4>
   74f9c:	mov	r4, #0
   74fa0:	mov	r0, r6
   74fa4:	mov	r1, r7
   74fa8:	mov	r2, #0
   74fac:	mov	r3, #0
   74fb0:	bl	71a08 <fputs@plt+0x60620>
   74fb4:	cmp	r0, #0
   74fb8:	beq	756bc <fputs@plt+0x642d4>
   74fbc:	mov	r0, r6
   74fc0:	bl	759f8 <fputs@plt+0x64610>
   74fc4:	mvn	ip, #0
   74fc8:	mov	r0, #1
   74fcc:	mov	r1, #5
   74fd0:	mov	r2, #0
   74fd4:	ldr	r3, [fp, #8]
   74fd8:	str	r3, [sp]
   74fdc:	ldr	r3, [fp, #12]
   74fe0:	str	r3, [sp, #4]
   74fe4:	str	r0, [sp, #8]
   74fe8:	str	r2, [sp, #12]
   74fec:	str	r1, [sp, #16]
   74ff0:	mov	r1, #1
   74ff4:	str	r1, [sp, #40]	; 0x28
   74ff8:	str	r0, [sp, #20]
   74ffc:	str	ip, [sp, #24]
   75000:	mov	r0, r6
   75004:	mov	r1, r7
   75008:	mov	r2, r4
   7500c:	ldr	r3, [sp, #36]	; 0x24
   75010:	bl	71f0c <fputs@plt+0x60b24>
   75014:	mov	r4, r5
   75018:	b	75048 <fputs@plt+0x63c60>
   7501c:	mov	r0, r4
   75020:	ldr	r1, [fp, #28]
   75024:	bl	56a9c <fputs@plt+0x456b4>
   75028:	b	75040 <fputs@plt+0x63c58>
   7502c:	mov	r6, #2
   75030:	ldr	r0, [fp, #-40]	; 0xffffffd8
   75034:	mov	r1, r6
   75038:	mov	r2, r7
   7503c:	bl	75974 <fputs@plt+0x6458c>
   75040:	mov	r0, #0
   75044:	str	r0, [sp, #40]	; 0x28
   75048:	mov	r0, r4
   7504c:	mov	r1, r8
   75050:	bl	58900 <fputs@plt+0x47518>
   75054:	cmp	sl, #0
   75058:	beq	7507c <fputs@plt+0x63c94>
   7505c:	mov	r0, r4
   75060:	mov	r1, #13
   75064:	bl	56880 <fputs@plt+0x45498>
   75068:	mov	r6, r0
   7506c:	mov	r0, r4
   75070:	mov	r1, sl
   75074:	bl	568a8 <fputs@plt+0x454c0>
   75078:	b	75084 <fputs@plt+0x63c9c>
   7507c:	mov	r6, #0
   75080:	mov	sl, #0
   75084:	str	r6, [sp, #28]
   75088:	str	sl, [sp, #32]
   7508c:	ldr	r8, [r7, #8]
   75090:	cmp	r8, #0
   75094:	beq	75680 <fputs@plt+0x64298>
   75098:	ldr	r0, [fp, #16]
   7509c:	add	r0, r0, #1
   750a0:	str	r0, [sp, #68]	; 0x44
   750a4:	ldr	r0, [fp, #12]
   750a8:	add	r0, r0, #1
   750ac:	str	r0, [fp, #-44]	; 0xffffffd4
   750b0:	movw	sl, #65535	; 0xffff
   750b4:	mov	r5, #0
   750b8:	mov	r0, #0
   750bc:	str	r0, [fp, #-64]	; 0xffffffc0
   750c0:	mvn	r6, #0
   750c4:	ldr	r7, [sp, #48]	; 0x30
   750c8:	b	750fc <fputs@plt+0x63d14>
   750cc:	ldrh	r2, [r8, #52]	; 0x34
   750d0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   750d4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   750d8:	bl	58e3c <fputs@plt+0x47a54>
   750dc:	mov	r0, r4
   750e0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   750e4:	bl	58900 <fputs@plt+0x47518>
   750e8:	mov	r7, r9
   750ec:	add	r5, r5, #1
   750f0:	ldr	r8, [r8, #20]
   750f4:	cmp	r8, #0
   750f8:	beq	75680 <fputs@plt+0x64298>
   750fc:	ldr	r0, [r7, r5, lsl #2]
   75100:	cmp	r0, #0
   75104:	beq	750ec <fputs@plt+0x63d04>
   75108:	ldr	r0, [fp, #-64]	; 0xffffffc0
   7510c:	tst	r0, #255	; 0xff
   75110:	bne	7512c <fputs@plt+0x63d44>
   75114:	mov	r0, r4
   75118:	ldr	r1, [fp, #-48]	; 0xffffffd0
   7511c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   75120:	bl	5cd54 <fputs@plt+0x4b96c>
   75124:	mov	r0, #1
   75128:	str	r0, [fp, #-64]	; 0xffffffc0
   7512c:	mov	r0, r4
   75130:	bl	587d4 <fputs@plt+0x473ec>
   75134:	mov	r1, r4
   75138:	mov	r9, r0
   7513c:	ldr	r0, [r8, #36]	; 0x24
   75140:	cmp	r0, #0
   75144:	ldr	r4, [fp, #-40]	; 0xffffffd8
   75148:	beq	75180 <fputs@plt+0x63d98>
   7514c:	ldr	r3, [r7, r5, lsl #2]
   75150:	mov	r0, r1
   75154:	mov	r1, #25
   75158:	mov	r2, #0
   7515c:	bl	5722c <fputs@plt+0x45e44>
   75160:	ldr	r0, [fp, #-44]	; 0xffffffd4
   75164:	str	r0, [r4, #100]	; 0x64
   75168:	ldr	r1, [r8, #36]	; 0x24
   7516c:	mov	r0, r4
   75170:	mov	r2, r9
   75174:	bl	62570 <fputs@plt+0x51188>
   75178:	mov	r0, #0
   7517c:	str	r0, [r4, #100]	; 0x64
   75180:	str	r9, [fp, #-52]	; 0xffffffcc
   75184:	ldrh	r1, [r8, #52]	; 0x34
   75188:	mov	r0, r4
   7518c:	bl	58af8 <fputs@plt+0x47710>
   75190:	str	r0, [fp, #-32]	; 0xffffffe0
   75194:	ldrh	r0, [r8, #52]	; 0x34
   75198:	cmp	r0, #0
   7519c:	str	r5, [fp, #-56]	; 0xffffffc8
   751a0:	mov	r9, r7
   751a4:	beq	75290 <fputs@plt+0x63ea8>
   751a8:	mov	r4, #0
   751ac:	mov	r7, #0
   751b0:	mov	r5, #0
   751b4:	b	75204 <fputs@plt+0x63e1c>
   751b8:	ldr	sl, [fp, #-40]	; 0xffffffd8
   751bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   751c0:	str	r0, [sl, #100]	; 0x64
   751c4:	ldr	r0, [r8, #40]	; 0x28
   751c8:	ldr	r0, [r0, #4]
   751cc:	ldr	r1, [r0, r4]
   751d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   751d4:	add	r2, r0, r5
   751d8:	mov	r0, sl
   751dc:	bl	62608 <fputs@plt+0x51220>
   751e0:	mov	r0, #0
   751e4:	str	r0, [sl, #100]	; 0x64
   751e8:	movw	sl, #65535	; 0xffff
   751ec:	add	r4, r4, #20
   751f0:	add	r7, r7, #2
   751f4:	add	r5, r5, #1
   751f8:	ldrh	r3, [r8, #52]	; 0x34
   751fc:	cmp	r5, r3
   75200:	bcs	75294 <fputs@plt+0x63eac>
   75204:	ldr	r0, [r8, #4]
   75208:	add	r0, r0, r7
   7520c:	ldrh	r1, [r0]
   75210:	sxth	r0, r1
   75214:	cmp	r1, sl
   75218:	beq	7523c <fputs@plt+0x63e54>
   7521c:	movw	r2, #65534	; 0xfffe
   75220:	cmp	r1, r2
   75224:	beq	751b8 <fputs@plt+0x63dd0>
   75228:	ldr	r1, [fp, #-48]	; 0xffffffd0
   7522c:	ldrh	r1, [r1, #32]
   75230:	uxth	r2, r0
   75234:	cmp	r2, r1
   75238:	bne	75268 <fputs@plt+0x63e80>
   7523c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   75240:	add	r1, r1, r5
   75244:	cmp	r1, r6
   75248:	beq	751ec <fputs@plt+0x63e04>
   7524c:	ldr	r2, [r8, #36]	; 0x24
   75250:	cmp	r2, #0
   75254:	mvn	r2, #0
   75258:	movne	r1, r2
   7525c:	mov	r6, r1
   75260:	ldr	r2, [fp, #12]
   75264:	b	75270 <fputs@plt+0x63e88>
   75268:	ldr	r1, [fp, #-44]	; 0xffffffd4
   7526c:	add	r2, r1, r0
   75270:	cmp	r0, #0
   75274:	mov	r1, #31
   75278:	movwmi	r1, #32
   7527c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75280:	add	r3, r0, r5
   75284:	ldr	r0, [fp, #-36]	; 0xffffffdc
   75288:	bl	5722c <fputs@plt+0x45e44>
   7528c:	b	751ec <fputs@plt+0x63e04>
   75290:	mov	r3, #0
   75294:	mov	r7, r9
   75298:	ldr	r5, [fp, #-56]	; 0xffffffc8
   7529c:	ldr	r0, [r9, r5, lsl #2]
   752a0:	str	r0, [sp]
   752a4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   752a8:	mov	r0, r4
   752ac:	mov	r1, #49	; 0x31
   752b0:	ldr	r9, [fp, #-32]	; 0xffffffe0
   752b4:	mov	r2, r9
   752b8:	bl	46a3c <fputs@plt+0x35654>
   752bc:	ldrh	r2, [r8, #52]	; 0x34
   752c0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   752c4:	mov	r1, r9
   752c8:	bl	5861c <fputs@plt+0x47234>
   752cc:	ldr	r0, [fp, #20]
   752d0:	cmp	r0, #0
   752d4:	bne	75300 <fputs@plt+0x63f18>
   752d8:	ldr	r0, [fp, #16]
   752dc:	cmp	r0, #0
   752e0:	beq	75300 <fputs@plt+0x63f18>
   752e4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   752e8:	cmp	r0, r8
   752ec:	bne	75300 <fputs@plt+0x63f18>
   752f0:	mov	r0, r4
   752f4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   752f8:	bl	58900 <fputs@plt+0x47518>
   752fc:	b	750ec <fputs@plt+0x63d04>
   75300:	mov	r9, r7
   75304:	ldrb	r7, [r8, #54]	; 0x36
   75308:	cmp	r7, #0
   7530c:	beq	750cc <fputs@plt+0x63ce4>
   75310:	str	r6, [sp, #56]	; 0x38
   75314:	ldr	r0, [fp, #8]
   75318:	add	r6, r5, r0
   7531c:	ldrh	r1, [r8, #50]	; 0x32
   75320:	mov	r0, r4
   75324:	ldr	r4, [fp, #-32]	; 0xffffffe0
   75328:	str	r4, [sp]
   7532c:	str	r1, [sp, #4]
   75330:	mov	r1, #67	; 0x43
   75334:	mov	r2, r6
   75338:	ldr	r5, [fp, #-52]	; 0xffffffcc
   7533c:	mov	r3, r5
   75340:	bl	1abac <fputs@plt+0x97c4>
   75344:	cmp	r7, #10
   75348:	movweq	r7, #2
   7534c:	ldr	r0, [fp, #24]
   75350:	cmp	r0, #10
   75354:	movne	r7, r0
   75358:	str	r7, [sp, #60]	; 0x3c
   7535c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   75360:	cmp	r0, r8
   75364:	mov	r0, r4
   75368:	beq	75378 <fputs@plt+0x63f90>
   7536c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   75370:	ldr	r1, [sp, #52]	; 0x34
   75374:	bl	58af8 <fputs@plt+0x47710>
   75378:	str	r0, [sp, #64]	; 0x40
   7537c:	ldr	r0, [fp, #16]
   75380:	cmp	r0, #0
   75384:	bne	75394 <fputs@plt+0x63fac>
   75388:	ldr	r0, [sp, #60]	; 0x3c
   7538c:	cmp	r0, #5
   75390:	bne	75538 <fputs@plt+0x64150>
   75394:	ldr	r0, [fp, #-48]	; 0xffffffd0
   75398:	ldrb	r0, [r0, #42]	; 0x2a
   7539c:	tst	r0, #32
   753a0:	bne	753f4 <fputs@plt+0x6400c>
   753a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   753a8:	mov	r1, #113	; 0x71
   753ac:	mov	r2, r6
   753b0:	ldr	r3, [sp, #64]	; 0x40
   753b4:	bl	5722c <fputs@plt+0x45e44>
   753b8:	ldr	r0, [fp, #16]
   753bc:	cmp	r0, #0
   753c0:	beq	75538 <fputs@plt+0x64150>
   753c4:	ldr	r0, [fp, #16]
   753c8:	str	r0, [sp]
   753cc:	ldr	r4, [fp, #-36]	; 0xffffffdc
   753d0:	mov	r0, r4
   753d4:	mov	r1, #79	; 0x4f
   753d8:	ldr	r2, [sp, #64]	; 0x40
   753dc:	mov	r3, r5
   753e0:	bl	46a3c <fputs@plt+0x35654>
   753e4:	mov	r0, r4
   753e8:	mov	r1, #144	; 0x90
   753ec:	bl	1abf0 <fputs@plt+0x9808>
   753f0:	b	75538 <fputs@plt+0x64150>
   753f4:	ldr	r7, [fp, #-60]	; 0xffffffc4
   753f8:	cmp	r7, r8
   753fc:	ldr	sl, [fp, #-36]	; 0xffffffdc
   75400:	ldr	r9, [sp, #64]	; 0x40
   75404:	beq	75460 <fputs@plt+0x64078>
   75408:	ldrh	r0, [r7, #50]	; 0x32
   7540c:	cmp	r0, #0
   75410:	beq	75460 <fputs@plt+0x64078>
   75414:	mov	r4, #0
   75418:	mov	r5, #0
   7541c:	ldr	r0, [r7, #4]
   75420:	add	r0, r0, r4
   75424:	ldrsh	r1, [r0]
   75428:	mov	r0, r8
   7542c:	bl	59e58 <fputs@plt+0x48a70>
   75430:	mov	r3, r0
   75434:	add	r0, r9, r5
   75438:	str	r0, [sp]
   7543c:	mov	r0, sl
   75440:	mov	r1, #47	; 0x2f
   75444:	mov	r2, r6
   75448:	bl	46a3c <fputs@plt+0x35654>
   7544c:	add	r4, r4, #2
   75450:	add	r5, r5, #1
   75454:	ldrh	r0, [r7, #50]	; 0x32
   75458:	cmp	r5, r0
   7545c:	bcc	7541c <fputs@plt+0x64034>
   75460:	ldr	r0, [fp, #16]
   75464:	cmp	r0, #0
   75468:	ldr	sl, [fp, #-52]	; 0xffffffcc
   7546c:	beq	75538 <fputs@plt+0x64150>
   75470:	ldrb	r0, [r8, #55]	; 0x37
   75474:	and	r0, r0, #3
   75478:	cmp	r0, #2
   7547c:	ldr	r6, [sp, #64]	; 0x40
   75480:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75484:	moveq	r6, r0
   75488:	ldr	r0, [fp, #-60]	; 0xffffffc4
   7548c:	ldrh	r0, [r0, #50]	; 0x32
   75490:	cmp	r0, #0
   75494:	beq	75538 <fputs@plt+0x64150>
   75498:	ldr	r0, [fp, #-36]	; 0xffffffdc
   7549c:	bl	5b7a4 <fputs@plt+0x4a3bc>
   754a0:	ldr	r1, [fp, #-60]	; 0xffffffc4
   754a4:	ldrh	r1, [r1, #50]	; 0x32
   754a8:	add	r7, r0, r1
   754ac:	mov	r5, #0
   754b0:	mov	r4, #78	; 0x4e
   754b4:	ldr	r9, [fp, #-60]	; 0xffffffc4
   754b8:	ldr	r0, [r9, #32]
   754bc:	ldr	r1, [r0, r5, lsl #2]
   754c0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   754c4:	bl	56eb8 <fputs@plt+0x45ad0>
   754c8:	ldr	r1, [r9, #4]
   754cc:	add	r1, r1, r5, lsl #1
   754d0:	ldrsh	r1, [r1]
   754d4:	ldrh	r2, [r9, #50]	; 0x32
   754d8:	add	r3, r5, r6
   754dc:	str	r3, [sp]
   754e0:	str	r0, [sp, #4]
   754e4:	mvn	r0, #3
   754e8:	str	r0, [sp, #8]
   754ec:	sub	r0, r2, #1
   754f0:	cmp	r5, r0
   754f4:	moveq	r7, sl
   754f8:	movweq	r4, #79	; 0x4f
   754fc:	ldr	r0, [sp, #68]	; 0x44
   75500:	add	r2, r0, r1
   75504:	ldr	sl, [fp, #-36]	; 0xffffffdc
   75508:	mov	r0, sl
   7550c:	mov	r1, r4
   75510:	mov	r3, r7
   75514:	bl	568bc <fputs@plt+0x454d4>
   75518:	mov	r0, sl
   7551c:	ldr	sl, [fp, #-52]	; 0xffffffcc
   75520:	mov	r1, #144	; 0x90
   75524:	bl	1abf0 <fputs@plt+0x9808>
   75528:	add	r5, r5, #1
   7552c:	ldrh	r0, [r9, #50]	; 0x32
   75530:	cmp	r5, r0
   75534:	bcc	754b4 <fputs@plt+0x640cc>
   75538:	ldr	r6, [sp, #60]	; 0x3c
   7553c:	sub	r0, r6, #1
   75540:	cmp	r0, #3
   75544:	bcs	75574 <fputs@plt+0x6418c>
   75548:	mov	r1, r6
   7554c:	ldr	r9, [fp, #-40]	; 0xffffffd8
   75550:	mov	r0, r9
   75554:	mov	r2, r8
   75558:	bl	62448 <fputs@plt+0x51060>
   7555c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   75560:	ldr	r7, [sp, #48]	; 0x30
   75564:	movw	sl, #65535	; 0xffff
   75568:	ldr	r5, [fp, #-56]	; 0xffffffc8
   7556c:	ldr	r6, [sp, #56]	; 0x38
   75570:	b	75640 <fputs@plt+0x64258>
   75574:	cmp	r6, #4
   75578:	ldr	r4, [fp, #-36]	; 0xffffffdc
   7557c:	ldr	r7, [sp, #48]	; 0x30
   75580:	ldr	r9, [fp, #-40]	; 0xffffffd8
   75584:	movw	sl, #65535	; 0xffff
   75588:	ldr	r6, [sp, #56]	; 0x38
   7558c:	bne	755a0 <fputs@plt+0x641b8>
   75590:	mov	r0, r4
   75594:	ldr	r1, [fp, #28]
   75598:	bl	56a9c <fputs@plt+0x456b4>
   7559c:	b	7563c <fputs@plt+0x64254>
   755a0:	mov	r0, r9
   755a4:	bl	759f8 <fputs@plt+0x64610>
   755a8:	ldr	r0, [sp, #44]	; 0x2c
   755ac:	ldrb	r0, [r0, #26]
   755b0:	mov	r2, #0
   755b4:	tst	r0, #4
   755b8:	beq	755dc <fputs@plt+0x641f4>
   755bc:	mov	r0, #0
   755c0:	str	r0, [sp]
   755c4:	mov	r0, r9
   755c8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   755cc:	mov	r2, #109	; 0x6d
   755d0:	mov	r3, #0
   755d4:	bl	7196c <fputs@plt+0x60584>
   755d8:	mov	r2, r0
   755dc:	ldr	r0, [sp, #52]	; 0x34
   755e0:	sxth	r0, r0
   755e4:	ldr	r1, [fp, #-60]	; 0xffffffc4
   755e8:	sub	r1, r1, r8
   755ec:	clz	r1, r1
   755f0:	lsr	r1, r1, #5
   755f4:	ldr	r3, [fp, #8]
   755f8:	str	r3, [sp]
   755fc:	ldr	r3, [sp, #64]	; 0x40
   75600:	str	r3, [sp, #4]
   75604:	str	r0, [sp, #8]
   75608:	mov	r0, #0
   7560c:	str	r0, [sp, #12]
   75610:	mov	r0, #5
   75614:	str	r0, [sp, #16]
   75618:	str	r1, [sp, #20]
   7561c:	mvn	r0, #0
   75620:	str	r0, [sp, #24]
   75624:	mov	r0, r9
   75628:	ldr	r1, [fp, #-48]	; 0xffffffd0
   7562c:	ldr	r3, [sp, #36]	; 0x24
   75630:	bl	71f0c <fputs@plt+0x60b24>
   75634:	mov	r0, #1
   75638:	str	r0, [sp, #40]	; 0x28
   7563c:	ldr	r5, [fp, #-56]	; 0xffffffc8
   75640:	mov	r0, r4
   75644:	ldr	r1, [fp, #-52]	; 0xffffffcc
   75648:	bl	58900 <fputs@plt+0x47518>
   7564c:	ldrh	r2, [r8, #52]	; 0x34
   75650:	mov	r0, r9
   75654:	ldr	r4, [fp, #-32]	; 0xffffffe0
   75658:	mov	r1, r4
   7565c:	bl	58e3c <fputs@plt+0x47a54>
   75660:	ldr	r1, [sp, #64]	; 0x40
   75664:	cmp	r1, r4
   75668:	beq	75678 <fputs@plt+0x64290>
   7566c:	mov	r0, r9
   75670:	ldr	r2, [sp, #52]	; 0x34
   75674:	bl	58e3c <fputs@plt+0x47a54>
   75678:	ldr	r4, [fp, #-36]	; 0xffffffdc
   7567c:	b	750ec <fputs@plt+0x63d04>
   75680:	mov	r5, r4
   75684:	ldr	r4, [fp, #32]
   75688:	ldr	r0, [sp, #32]
   7568c:	cmp	r0, #0
   75690:	beq	756ac <fputs@plt+0x642c4>
   75694:	add	r1, r0, #1
   75698:	mov	r0, r5
   7569c:	bl	56a9c <fputs@plt+0x456b4>
   756a0:	mov	r0, r5
   756a4:	ldr	r1, [sp, #28]
   756a8:	bl	568a8 <fputs@plt+0x454c0>
   756ac:	ldr	r0, [sp, #40]	; 0x28
   756b0:	str	r0, [r4]
   756b4:	sub	sp, fp, #28
   756b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   756bc:	ldr	r0, [r7, #8]
   756c0:	mov	r1, #1
   756c4:	str	r1, [sp, #40]	; 0x28
   756c8:	cmp	r0, #0
   756cc:	beq	75700 <fputs@plt+0x64318>
   756d0:	ldr	r4, [fp, #-40]	; 0xffffffd8
   756d4:	mov	r0, r4
   756d8:	bl	759f8 <fputs@plt+0x64610>
   756dc:	mvn	r0, #0
   756e0:	mov	r1, #0
   756e4:	str	r1, [sp]
   756e8:	str	r0, [sp, #4]
   756ec:	mov	r0, r4
   756f0:	mov	r1, r7
   756f4:	ldr	r2, [sp, #36]	; 0x24
   756f8:	ldr	r3, [fp, #8]
   756fc:	bl	72c0c <fputs@plt+0x61824>
   75700:	mov	r4, r5
   75704:	b	75048 <fputs@plt+0x63c60>
   75708:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7570c:	add	fp, sp, #28
   75710:	sub	sp, sp, #36	; 0x24
   75714:	mov	r7, r3
   75718:	mov	r9, r2
   7571c:	mov	r5, r1
   75720:	mov	r6, r0
   75724:	bl	567e0 <fputs@plt+0x453f8>
   75728:	mov	r4, r0
   7572c:	ldr	r8, [r5, #8]
   75730:	ldr	r0, [fp, #24]
   75734:	ldr	r1, [fp, #20]
   75738:	ldr	r2, [fp, #16]
   7573c:	ldr	r3, [fp, #8]
   75740:	cmp	r8, #0
   75744:	str	r5, [sp, #32]
   75748:	str	r6, [sp, #28]
   7574c:	str	r0, [sp, #24]
   75750:	str	r9, [sp, #20]
   75754:	str	r1, [sp, #16]
   75758:	str	r2, [sp, #12]
   7575c:	str	r3, [sp, #8]
   75760:	beq	7580c <fputs@plt+0x64424>
   75764:	ldr	sl, [fp, #12]
   75768:	cmp	r0, #0
   7576c:	movwne	r0, #1
   75770:	lsl	r9, r0, #4
   75774:	mov	r5, #0
   75778:	b	7579c <fputs@plt+0x643b4>
   7577c:	mov	r0, r4
   75780:	bl	1abf0 <fputs@plt+0x9808>
   75784:	mov	r5, #1
   75788:	add	r7, r7, #1
   7578c:	add	sl, sl, #4
   75790:	ldr	r8, [r8, #20]
   75794:	cmp	r8, #0
   75798:	beq	75810 <fputs@plt+0x64428>
   7579c:	ldr	r6, [sl]
   757a0:	cmp	r6, #0
   757a4:	beq	75788 <fputs@plt+0x643a0>
   757a8:	ldr	r0, [r8, #36]	; 0x24
   757ac:	cmp	r0, #0
   757b0:	beq	757d0 <fputs@plt+0x643e8>
   757b4:	mov	r0, r4
   757b8:	bl	5b7a4 <fputs@plt+0x4a3bc>
   757bc:	add	r3, r0, #2
   757c0:	mov	r0, r4
   757c4:	mov	r1, #76	; 0x4c
   757c8:	mov	r2, r6
   757cc:	bl	5722c <fputs@plt+0x45e44>
   757d0:	ldr	r3, [sl]
   757d4:	mov	r0, r4
   757d8:	mov	r1, #110	; 0x6e
   757dc:	mov	r2, r7
   757e0:	bl	5722c <fputs@plt+0x45e44>
   757e4:	ldrb	r0, [r8, #55]	; 0x37
   757e8:	and	r0, r0, #3
   757ec:	cmp	r0, #2
   757f0:	mov	r1, r9
   757f4:	bne	7577c <fputs@plt+0x64394>
   757f8:	ldr	r0, [sp, #32]
   757fc:	ldrb	r0, [r0, #42]	; 0x2a
   75800:	ubfx	r0, r0, #5, #1
   75804:	orr	r1, r0, r9
   75808:	b	7577c <fputs@plt+0x64394>
   7580c:	mov	r5, #0
   75810:	ldr	r6, [sp, #32]
   75814:	ldrb	r0, [r6, #42]	; 0x2a
   75818:	tst	r0, #32
   7581c:	bne	758f8 <fputs@plt+0x64510>
   75820:	ldr	r9, [sp, #28]
   75824:	mov	r0, r9
   75828:	bl	596e0 <fputs@plt+0x482f8>
   7582c:	mov	r8, r0
   75830:	ldrsh	r3, [r6, #34]	; 0x22
   75834:	str	r0, [sp]
   75838:	ldr	sl, [sp, #8]
   7583c:	add	r7, sl, #1
   75840:	mov	r0, r4
   75844:	mov	r1, #49	; 0x31
   75848:	mov	r2, r7
   7584c:	bl	46a3c <fputs@plt+0x35654>
   75850:	tst	r5, #255	; 0xff
   75854:	bne	75868 <fputs@plt+0x64480>
   75858:	mov	r0, r4
   7585c:	mov	r1, r6
   75860:	mov	r2, #0
   75864:	bl	5cd54 <fputs@plt+0x4b96c>
   75868:	ldrsh	r2, [r6, #34]	; 0x22
   7586c:	mov	r0, r9
   75870:	mov	r1, r7
   75874:	bl	5861c <fputs@plt+0x47234>
   75878:	ldrb	r5, [r9, #18]
   7587c:	str	sl, [sp]
   75880:	mov	r0, r4
   75884:	mov	r1, #75	; 0x4b
   75888:	ldr	r2, [sp, #20]
   7588c:	mov	r3, r8
   75890:	bl	46a3c <fputs@plt+0x35654>
   75894:	mov	r7, #5
   75898:	ldr	r0, [sp, #12]
   7589c:	cmp	r0, #0
   758a0:	movweq	r7, #3
   758a4:	cmp	r5, #0
   758a8:	movne	r7, #0
   758ac:	ldr	r0, [sp, #16]
   758b0:	cmp	r0, #0
   758b4:	orrne	r7, r7, #8
   758b8:	ldr	r0, [sp, #24]
   758bc:	cmp	r0, #0
   758c0:	orrne	r7, r7, #16
   758c4:	ldrb	r0, [r9, #18]
   758c8:	cmp	r0, #0
   758cc:	bne	758e4 <fputs@plt+0x644fc>
   758d0:	ldr	r2, [r6]
   758d4:	mov	r0, r4
   758d8:	mvn	r1, #0
   758dc:	mov	r3, #0
   758e0:	bl	1ad6c <fputs@plt+0x9984>
   758e4:	mov	r0, r4
   758e8:	mov	r1, r7
   758ec:	sub	sp, fp, #28
   758f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   758f4:	b	1abf0 <fputs@plt+0x9808>
   758f8:	sub	sp, fp, #28
   758fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   75900:	push	{r4, r5, fp, lr}
   75904:	add	fp, sp, #8
   75908:	sub	sp, sp, #32
   7590c:	mov	r5, r2
   75910:	mov	r2, r0
   75914:	vmov.i32	q8, #0	; 0x00000000
   75918:	mov	ip, #20
   7591c:	mov	r0, sp
   75920:	mov	r3, r0
   75924:	vst1.64	{d16-d17}, [r3], ip
   75928:	mov	r4, #0
   7592c:	str	r4, [r3]
   75930:	str	r4, [sp, #16]
   75934:	str	r1, [sp, #24]
   75938:	movw	r1, #23056	; 0x5a10
   7593c:	movt	r1, #7
   75940:	str	r1, [sp, #4]
   75944:	mov	r1, r2
   75948:	bl	5a7e0 <fputs@plt+0x493f8>
   7594c:	cmp	r5, #0
   75950:	bne	75960 <fputs@plt+0x64578>
   75954:	ldrb	r0, [sp, #20]
   75958:	and	r0, r0, #253	; 0xfd
   7595c:	strb	r0, [sp, #20]
   75960:	ldrb	r0, [sp, #20]
   75964:	clz	r0, r0
   75968:	lsr	r0, r0, #5
   7596c:	sub	sp, fp, #8
   75970:	pop	{r4, r5, fp, pc}
   75974:	push	{r4, r5, fp, lr}
   75978:	add	fp, sp, #8
   7597c:	sub	sp, sp, #8
   75980:	mov	r3, r2
   75984:	mov	r4, r1
   75988:	mov	r5, r0
   7598c:	ldr	r2, [r2]
   75990:	ldr	r0, [r0]
   75994:	ldrsh	r1, [r3, #32]
   75998:	cmp	r1, #0
   7599c:	bmi	759c0 <fputs@plt+0x645d8>
   759a0:	ldr	r3, [r3, #4]
   759a4:	ldr	r3, [r3, r1, lsl #4]
   759a8:	movw	r1, #20293	; 0x4f45
   759ac:	movt	r1, #8
   759b0:	bl	1aabc <fputs@plt+0x96d4>
   759b4:	mov	r3, r0
   759b8:	movw	r1, #1555	; 0x613
   759bc:	b	759d4 <fputs@plt+0x645ec>
   759c0:	movw	r1, #31286	; 0x7a36
   759c4:	movt	r1, #8
   759c8:	bl	1aabc <fputs@plt+0x96d4>
   759cc:	mov	r3, r0
   759d0:	movw	r1, #2579	; 0xa13
   759d4:	mov	r0, #2
   759d8:	mvn	r2, #0
   759dc:	str	r2, [sp]
   759e0:	str	r0, [sp, #4]
   759e4:	mov	r0, r5
   759e8:	mov	r2, r4
   759ec:	bl	59c20 <fputs@plt+0x48838>
   759f0:	sub	sp, fp, #8
   759f4:	pop	{r4, r5, fp, pc}
   759f8:	ldr	r1, [r0, #416]	; 0x1a0
   759fc:	cmp	r1, #0
   75a00:	moveq	r1, r0
   75a04:	mov	r0, #1
   75a08:	strb	r0, [r1, #20]
   75a0c:	bx	lr
   75a10:	ldrb	r2, [r1]
   75a14:	cmp	r2, #152	; 0x98
   75a18:	bne	75a50 <fputs@plt+0x64668>
   75a1c:	ldrsh	r1, [r1, #32]
   75a20:	cmp	r1, #0
   75a24:	bmi	75a44 <fputs@plt+0x6465c>
   75a28:	ldr	r2, [r0, #24]
   75a2c:	ldr	r1, [r2, r1, lsl #2]
   75a30:	cmp	r1, #0
   75a34:	bmi	75a50 <fputs@plt+0x64668>
   75a38:	ldrb	r1, [r0, #20]
   75a3c:	orr	r1, r1, #1
   75a40:	b	75a4c <fputs@plt+0x64664>
   75a44:	ldrb	r1, [r0, #20]
   75a48:	orr	r1, r1, #2
   75a4c:	strb	r1, [r0, #20]
   75a50:	mov	r0, #0
   75a54:	bx	lr
   75a58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   75a5c:	add	fp, sp, #28
   75a60:	sub	sp, sp, #60	; 0x3c
   75a64:	mov	r6, #0
   75a68:	cmp	r2, #0
   75a6c:	beq	75b90 <fputs@plt+0x647a8>
   75a70:	mov	r4, r0
   75a74:	ldr	r0, [r0, #536]	; 0x218
   75a78:	cmp	r0, #0
   75a7c:	bne	75b90 <fputs@plt+0x647a8>
   75a80:	mov	r5, r2
   75a84:	ldr	r0, [r2, #64]	; 0x40
   75a88:	cmp	r0, #0
   75a8c:	bne	75b90 <fputs@plt+0x647a8>
   75a90:	mov	r9, r3
   75a94:	mov	r7, r1
   75a98:	ldr	r8, [r4]
   75a9c:	mov	r0, r4
   75aa0:	bl	62a3c <fputs@plt+0x51654>
   75aa4:	cmp	r0, #0
   75aa8:	bne	75b90 <fputs@plt+0x647a8>
   75aac:	ldrb	r0, [r7, #42]	; 0x2a
   75ab0:	tst	r0, #16
   75ab4:	bne	75b90 <fputs@plt+0x647a8>
   75ab8:	cmp	r9, #10
   75abc:	bne	75ae0 <fputs@plt+0x646f8>
   75ac0:	ldrsh	r0, [r7, #32]
   75ac4:	cmp	r0, #0
   75ac8:	bmi	75adc <fputs@plt+0x646f4>
   75acc:	ldrb	r9, [r7, #43]	; 0x2b
   75ad0:	cmp	r9, #10
   75ad4:	moveq	r9, #2
   75ad8:	b	75ae0 <fputs@plt+0x646f8>
   75adc:	mov	r9, #2
   75ae0:	ldr	r0, [r5, #28]
   75ae4:	ldr	r1, [r0]
   75ae8:	cmp	r1, #1
   75aec:	bne	75b90 <fputs@plt+0x647a8>
   75af0:	ldr	r1, [r0, #28]
   75af4:	cmp	r1, #0
   75af8:	bne	75b90 <fputs@plt+0x647a8>
   75afc:	ldr	r1, [r5, #32]
   75b00:	cmp	r1, #0
   75b04:	bne	75b90 <fputs@plt+0x647a8>
   75b08:	ldr	r1, [r5, #44]	; 0x2c
   75b0c:	cmp	r1, #0
   75b10:	bne	75b90 <fputs@plt+0x647a8>
   75b14:	ldr	r1, [r5, #36]	; 0x24
   75b18:	cmp	r1, #0
   75b1c:	bne	75b90 <fputs@plt+0x647a8>
   75b20:	ldr	r1, [r5, #56]	; 0x38
   75b24:	cmp	r1, #0
   75b28:	bne	75b90 <fputs@plt+0x647a8>
   75b2c:	ldr	r1, [r5, #48]	; 0x30
   75b30:	cmp	r1, #0
   75b34:	bne	75b90 <fputs@plt+0x647a8>
   75b38:	ldrb	r1, [r5, #8]
   75b3c:	tst	r1, #1
   75b40:	bne	75b90 <fputs@plt+0x647a8>
   75b44:	ldr	r1, [r5]
   75b48:	ldr	r2, [r1]
   75b4c:	cmp	r2, #1
   75b50:	bne	75b90 <fputs@plt+0x647a8>
   75b54:	ldr	r1, [r1, #4]
   75b58:	ldr	r1, [r1]
   75b5c:	ldrb	r1, [r1]
   75b60:	cmp	r1, #158	; 0x9e
   75b64:	bne	75b90 <fputs@plt+0x647a8>
   75b68:	add	r2, r0, #8
   75b6c:	mov	r6, #0
   75b70:	mov	r0, r4
   75b74:	mov	r1, #0
   75b78:	bl	606ac <fputs@plt+0x4f2c4>
   75b7c:	str	r0, [fp, #-32]	; 0xffffffe0
   75b80:	cmp	r0, #0
   75b84:	ldrne	r0, [fp, #-32]	; 0xffffffe0
   75b88:	cmpne	r0, r7
   75b8c:	bne	75b9c <fputs@plt+0x647b4>
   75b90:	mov	r0, r6
   75b94:	sub	sp, fp, #28
   75b98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   75b9c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75ba0:	ldrb	r0, [r0, #42]	; 0x2a
   75ba4:	tst	r0, #16
   75ba8:	bne	75b90 <fputs@plt+0x647a8>
   75bac:	ldrb	r1, [r7, #42]	; 0x2a
   75bb0:	mov	r2, #1
   75bb4:	bic	r1, r2, r1, lsr #5
   75bb8:	bic	r0, r2, r0, lsr #5
   75bbc:	cmp	r0, r1
   75bc0:	bne	75b90 <fputs@plt+0x647a8>
   75bc4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75bc8:	ldr	r0, [r0, #12]
   75bcc:	cmp	r0, #0
   75bd0:	bne	75b90 <fputs@plt+0x647a8>
   75bd4:	ldrh	r0, [r7, #34]	; 0x22
   75bd8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   75bdc:	ldrh	r1, [r1, #34]	; 0x22
   75be0:	cmp	r0, r1
   75be4:	bne	75b90 <fputs@plt+0x647a8>
   75be8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   75bec:	ldrh	r1, [r1, #32]
   75bf0:	ldrh	r2, [r7, #32]
   75bf4:	cmp	r2, r1
   75bf8:	bne	75b90 <fputs@plt+0x647a8>
   75bfc:	sxth	r0, r0
   75c00:	cmp	r0, #1
   75c04:	blt	75ce8 <fputs@plt+0x64900>
   75c08:	rsb	r0, r0, #0
   75c0c:	str	r0, [sp, #40]	; 0x28
   75c10:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75c14:	ldr	r0, [r0, #4]
   75c18:	str	r0, [fp, #-40]	; 0xffffffd8
   75c1c:	ldr	r0, [r7, #4]
   75c20:	str	r0, [sp, #44]	; 0x2c
   75c24:	mov	r6, #0
   75c28:	mov	r0, #0
   75c2c:	str	r0, [fp, #-36]	; 0xffffffdc
   75c30:	b	75c4c <fputs@plt+0x64864>
   75c34:	ldr	r1, [fp, #-36]	; 0xffffffdc
   75c38:	sub	r1, r1, #1
   75c3c:	ldr	r0, [sp, #40]	; 0x28
   75c40:	str	r1, [fp, #-36]	; 0xffffffdc
   75c44:	cmp	r0, r1
   75c48:	beq	75ce8 <fputs@plt+0x64900>
   75c4c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   75c50:	ldr	r2, [fp, #-36]	; 0xffffffdc
   75c54:	sub	r5, r0, r2, lsl #4
   75c58:	ldrb	r0, [r5, #13]
   75c5c:	ldr	r1, [sp, #44]	; 0x2c
   75c60:	sub	sl, r1, r2, lsl #4
   75c64:	ldrb	r1, [sl, #13]
   75c68:	cmp	r1, r0
   75c6c:	bne	75b90 <fputs@plt+0x647a8>
   75c70:	ldr	r1, [r5, #8]
   75c74:	ldr	r0, [sl, #8]
   75c78:	bl	15b88 <fputs@plt+0x47a0>
   75c7c:	cmp	r0, #0
   75c80:	bne	75b90 <fputs@plt+0x647a8>
   75c84:	ldrb	r0, [sl, #12]
   75c88:	cmp	r0, #0
   75c8c:	beq	75c9c <fputs@plt+0x648b4>
   75c90:	ldrb	r0, [r5, #12]
   75c94:	cmp	r0, #0
   75c98:	beq	75b90 <fputs@plt+0x647a8>
   75c9c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   75ca0:	cmp	r0, #0
   75ca4:	beq	75c34 <fputs@plt+0x6484c>
   75ca8:	ldr	r0, [r5, #4]
   75cac:	clz	r1, r0
   75cb0:	lsr	r1, r1, #5
   75cb4:	ldr	r2, [sl, #4]
   75cb8:	clz	r3, r2
   75cbc:	lsr	r3, r3, #5
   75cc0:	teq	r3, r1
   75cc4:	bne	75b90 <fputs@plt+0x647a8>
   75cc8:	cmp	r2, #0
   75ccc:	beq	75c34 <fputs@plt+0x6484c>
   75cd0:	ldr	r1, [r0, #8]
   75cd4:	ldr	r0, [r2, #8]
   75cd8:	bl	113c4 <strcmp@plt>
   75cdc:	cmp	r0, #0
   75ce0:	beq	75c34 <fputs@plt+0x6484c>
   75ce4:	b	75b90 <fputs@plt+0x647a8>
   75ce8:	ldr	r0, [r7, #8]
   75cec:	cmp	r0, #0
   75cf0:	beq	75d6c <fputs@plt+0x64984>
   75cf4:	mov	sl, r0
   75cf8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75cfc:	ldr	r0, [r0, #8]
   75d00:	str	r0, [fp, #-40]	; 0xffffffd8
   75d04:	cmp	r0, #0
   75d08:	beq	75e84 <fputs@plt+0x64a9c>
   75d0c:	mov	r0, #0
   75d10:	str	r0, [fp, #-36]	; 0xffffffdc
   75d14:	mov	r6, #0
   75d18:	ldrb	r0, [sl, #54]	; 0x36
   75d1c:	cmp	r0, #0
   75d20:	ldr	r0, [fp, #-36]	; 0xffffffdc
   75d24:	movne	r0, #1
   75d28:	str	r0, [fp, #-36]	; 0xffffffdc
   75d2c:	ldr	r5, [fp, #-40]	; 0xffffffd8
   75d30:	mov	r0, sl
   75d34:	mov	r1, r5
   75d38:	bl	765f0 <fputs@plt+0x65208>
   75d3c:	cmp	r0, #0
   75d40:	bne	75d54 <fputs@plt+0x6496c>
   75d44:	ldr	r5, [r5, #20]
   75d48:	cmp	r5, #0
   75d4c:	bne	75d30 <fputs@plt+0x64948>
   75d50:	b	75b90 <fputs@plt+0x647a8>
   75d54:	mov	r0, sl
   75d58:	ldr	r0, [sl, #20]
   75d5c:	mov	sl, r0
   75d60:	cmp	r0, #0
   75d64:	bne	75d18 <fputs@plt+0x64930>
   75d68:	b	75d74 <fputs@plt+0x6498c>
   75d6c:	mov	r0, #0
   75d70:	str	r0, [fp, #-36]	; 0xffffffdc
   75d74:	ldr	r1, [r7, #24]
   75d78:	cmp	r1, #0
   75d7c:	beq	75d9c <fputs@plt+0x649b4>
   75d80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75d84:	ldr	r0, [r0, #24]
   75d88:	mvn	r2, #0
   75d8c:	bl	5ab00 <fputs@plt+0x49718>
   75d90:	mov	r6, #0
   75d94:	cmp	r0, #0
   75d98:	bne	75b90 <fputs@plt+0x647a8>
   75d9c:	ldr	r0, [r8, #24]
   75da0:	tst	r0, #524288	; 0x80000
   75da4:	beq	75db8 <fputs@plt+0x649d0>
   75da8:	ldr	r1, [r7, #16]
   75dac:	mov	r6, #0
   75db0:	cmp	r1, #0
   75db4:	bne	75b90 <fputs@plt+0x647a8>
   75db8:	mov	r6, #0
   75dbc:	tst	r0, #128	; 0x80
   75dc0:	bne	75b90 <fputs@plt+0x647a8>
   75dc4:	ldr	r5, [fp, #8]
   75dc8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75dcc:	ldr	r1, [r0, #64]	; 0x40
   75dd0:	mov	r0, r8
   75dd4:	bl	1ab5c <fputs@plt+0x9774>
   75dd8:	mov	r6, r0
   75ddc:	mov	r0, r4
   75de0:	bl	567e0 <fputs@plt+0x453f8>
   75de4:	str	r0, [fp, #-40]	; 0xffffffd8
   75de8:	mov	r0, r4
   75dec:	str	r6, [sp, #28]
   75df0:	mov	r1, r6
   75df4:	bl	5bce8 <fputs@plt+0x4a900>
   75df8:	ldr	r6, [r4, #72]	; 0x48
   75dfc:	add	r0, r6, #2
   75e00:	str	r0, [r4, #72]	; 0x48
   75e04:	mov	r0, r4
   75e08:	mov	r1, r5
   75e0c:	mov	r2, r7
   75e10:	bl	76394 <fputs@plt+0x64fac>
   75e14:	str	r0, [sp, #32]
   75e18:	mov	r0, r4
   75e1c:	bl	596e0 <fputs@plt+0x482f8>
   75e20:	str	r0, [sp, #40]	; 0x28
   75e24:	mov	r0, r4
   75e28:	bl	596e0 <fputs@plt+0x482f8>
   75e2c:	str	r0, [sp, #16]
   75e30:	mov	r0, #55	; 0x37
   75e34:	str	r0, [sp]
   75e38:	str	r6, [sp, #36]	; 0x24
   75e3c:	add	r1, r6, #1
   75e40:	mov	r0, r4
   75e44:	str	r1, [sp, #44]	; 0x2c
   75e48:	mov	r2, r5
   75e4c:	mov	r3, r7
   75e50:	bl	56b74 <fputs@plt+0x4578c>
   75e54:	ldrb	r0, [r8, #27]
   75e58:	mov	r1, #0
   75e5c:	str	r1, [sp, #20]
   75e60:	tst	r0, #8
   75e64:	bne	75ee8 <fputs@plt+0x64b00>
   75e68:	ldrsh	r0, [r7, #32]
   75e6c:	cmn	r0, #1
   75e70:	ble	75e8c <fputs@plt+0x64aa4>
   75e74:	ldr	r0, [fp, #-36]	; 0xffffffdc
   75e78:	cmp	r0, #0
   75e7c:	bne	75eb0 <fputs@plt+0x64ac8>
   75e80:	b	75ea4 <fputs@plt+0x64abc>
   75e84:	mov	r6, #0
   75e88:	b	75b90 <fputs@plt+0x647a8>
   75e8c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   75e90:	cmp	r0, #0
   75e94:	bne	75eb0 <fputs@plt+0x64ac8>
   75e98:	ldr	r0, [r7, #8]
   75e9c:	cmp	r0, #0
   75ea0:	bne	75eb0 <fputs@plt+0x64ac8>
   75ea4:	sub	r0, r9, #1
   75ea8:	cmp	r0, #2
   75eac:	bcc	75ee8 <fputs@plt+0x64b00>
   75eb0:	ldr	r5, [fp, #-40]	; 0xffffffd8
   75eb4:	mov	r0, r5
   75eb8:	mov	r1, #108	; 0x6c
   75ebc:	ldr	r2, [sp, #44]	; 0x2c
   75ec0:	mov	r3, #0
   75ec4:	bl	5722c <fputs@plt+0x45e44>
   75ec8:	mov	r6, r0
   75ecc:	mov	r0, r5
   75ed0:	mov	r1, #13
   75ed4:	bl	56880 <fputs@plt+0x45498>
   75ed8:	str	r0, [sp, #20]
   75edc:	mov	r0, r5
   75ee0:	mov	r1, r6
   75ee4:	bl	568a8 <fputs@plt+0x454c0>
   75ee8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   75eec:	ldrb	r0, [r0, #42]	; 0x2a
   75ef0:	tst	r0, #32
   75ef4:	bne	75fa8 <fputs@plt+0x64bc0>
   75ef8:	mov	r0, #54	; 0x36
   75efc:	str	r0, [sp]
   75f00:	mov	r0, r4
   75f04:	ldr	r5, [sp, #36]	; 0x24
   75f08:	mov	r1, r5
   75f0c:	ldr	r2, [sp, #28]
   75f10:	ldr	r3, [fp, #-32]	; 0xffffffe0
   75f14:	bl	56b74 <fputs@plt+0x4578c>
   75f18:	ldr	r0, [fp, #-40]	; 0xffffffd8
   75f1c:	mov	r1, #108	; 0x6c
   75f20:	mov	r2, r5
   75f24:	mov	r3, #0
   75f28:	bl	5722c <fputs@plt+0x45e44>
   75f2c:	str	r0, [sp, #12]
   75f30:	ldrsh	r0, [r7, #32]
   75f34:	cmp	r0, #0
   75f38:	bmi	75ff0 <fputs@plt+0x64c08>
   75f3c:	ldr	r5, [fp, #-40]	; 0xffffffd8
   75f40:	mov	r0, r5
   75f44:	mov	r1, #103	; 0x67
   75f48:	ldr	r2, [sp, #36]	; 0x24
   75f4c:	ldr	r6, [sp, #16]
   75f50:	mov	r3, r6
   75f54:	bl	5722c <fputs@plt+0x45e44>
   75f58:	str	r0, [fp, #-36]	; 0xffffffdc
   75f5c:	str	r6, [sp]
   75f60:	mov	r0, r5
   75f64:	mov	r1, #70	; 0x46
   75f68:	ldr	r2, [sp, #44]	; 0x2c
   75f6c:	mov	r3, #0
   75f70:	bl	46a3c <fputs@plt+0x35654>
   75f74:	mov	sl, r0
   75f78:	mov	r0, r4
   75f7c:	mov	r1, r9
   75f80:	mov	r2, r7
   75f84:	bl	75974 <fputs@plt+0x6458c>
   75f88:	mov	r0, r5
   75f8c:	mov	r1, sl
   75f90:	bl	568a8 <fputs@plt+0x454c0>
   75f94:	mov	r0, r4
   75f98:	ldr	r1, [sp, #32]
   75f9c:	mov	r2, r6
   75fa0:	bl	76578 <fputs@plt+0x65190>
   75fa4:	b	76024 <fputs@plt+0x64c3c>
   75fa8:	ldr	r0, [r7]
   75fac:	ldr	r2, [r7, #28]
   75fb0:	str	r0, [sp]
   75fb4:	mov	r0, r4
   75fb8:	ldr	r1, [fp, #8]
   75fbc:	mov	r3, #1
   75fc0:	bl	56c5c <fputs@plt+0x45874>
   75fc4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   75fc8:	ldr	r0, [r1]
   75fcc:	ldr	r2, [r1, #28]
   75fd0:	str	r0, [sp]
   75fd4:	mov	r0, #0
   75fd8:	str	r0, [sp, #12]
   75fdc:	mov	r0, r4
   75fe0:	ldr	r1, [sp, #28]
   75fe4:	mov	r3, #0
   75fe8:	bl	56c5c <fputs@plt+0x45874>
   75fec:	b	760b8 <fputs@plt+0x64cd0>
   75ff0:	ldr	r0, [r7, #8]
   75ff4:	cmp	r0, #0
   75ff8:	beq	7600c <fputs@plt+0x64c24>
   75ffc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   76000:	mov	r1, #103	; 0x67
   76004:	ldr	r2, [sp, #36]	; 0x24
   76008:	b	76018 <fputs@plt+0x64c30>
   7600c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   76010:	mov	r1, #74	; 0x4a
   76014:	ldr	r2, [sp, #44]	; 0x2c
   76018:	ldr	r3, [sp, #16]
   7601c:	bl	5722c <fputs@plt+0x45e44>
   76020:	str	r0, [fp, #-36]	; 0xffffffdc
   76024:	ldr	r5, [fp, #-40]	; 0xffffffd8
   76028:	mov	r0, r5
   7602c:	mov	r1, #102	; 0x66
   76030:	ldr	sl, [sp, #36]	; 0x24
   76034:	mov	r2, sl
   76038:	ldr	r6, [sp, #40]	; 0x28
   7603c:	mov	r3, r6
   76040:	bl	5722c <fputs@plt+0x45e44>
   76044:	ldr	r0, [r7]
   76048:	mov	r1, #0
   7604c:	ldr	r2, [sp, #16]
   76050:	str	r2, [sp]
   76054:	stmib	sp, {r0, r1}
   76058:	mov	r0, r5
   7605c:	mov	r1, #75	; 0x4b
   76060:	ldr	r9, [sp, #44]	; 0x2c
   76064:	mov	r2, r9
   76068:	mov	r3, r6
   7606c:	bl	568bc <fputs@plt+0x454d4>
   76070:	mov	r0, r5
   76074:	mov	r1, #11
   76078:	bl	1abf0 <fputs@plt+0x9808>
   7607c:	mov	r0, r5
   76080:	mov	r1, #7
   76084:	mov	r2, sl
   76088:	ldr	r3, [fp, #-36]	; 0xffffffdc
   7608c:	bl	5722c <fputs@plt+0x45e44>
   76090:	mov	r0, r5
   76094:	mov	r1, #61	; 0x3d
   76098:	mov	r2, sl
   7609c:	mov	r3, #0
   760a0:	bl	5722c <fputs@plt+0x45e44>
   760a4:	mov	r0, r5
   760a8:	mov	r1, #61	; 0x3d
   760ac:	mov	r2, r9
   760b0:	mov	r3, #0
   760b4:	bl	5722c <fputs@plt+0x45e44>
   760b8:	ldr	sl, [r7, #8]
   760bc:	cmp	sl, #0
   760c0:	bne	76154 <fputs@plt+0x64d6c>
   760c4:	b	76310 <fputs@plt+0x64f28>
   760c8:	mov	r0, #1
   760cc:	str	r0, [sp]
   760d0:	ldr	r5, [fp, #-40]	; 0xffffffd8
   760d4:	mov	r0, r5
   760d8:	mov	r1, #110	; 0x6e
   760dc:	ldr	r9, [sp, #44]	; 0x2c
   760e0:	mov	r2, r9
   760e4:	ldr	r3, [sp, #40]	; 0x28
   760e8:	bl	46a3c <fputs@plt+0x35654>
   760ec:	mov	r0, r5
   760f0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   760f4:	bl	1abf0 <fputs@plt+0x9808>
   760f8:	ldr	r7, [sp, #32]
   760fc:	add	r3, r7, #1
   76100:	mov	r0, r5
   76104:	mov	r1, #7
   76108:	ldr	r6, [sp, #36]	; 0x24
   7610c:	mov	r2, r6
   76110:	bl	5722c <fputs@plt+0x45e44>
   76114:	mov	r0, r5
   76118:	mov	r1, r7
   7611c:	bl	568a8 <fputs@plt+0x454c0>
   76120:	mov	r0, r5
   76124:	mov	r1, #61	; 0x3d
   76128:	mov	r2, r6
   7612c:	mov	r3, #0
   76130:	bl	5722c <fputs@plt+0x45e44>
   76134:	mov	r0, r5
   76138:	mov	r1, #61	; 0x3d
   7613c:	mov	r2, r9
   76140:	mov	r3, #0
   76144:	bl	5722c <fputs@plt+0x45e44>
   76148:	ldr	sl, [sl, #20]
   7614c:	cmp	sl, #0
   76150:	beq	76310 <fputs@plt+0x64f28>
   76154:	ldr	r0, [fp, #-32]	; 0xffffffe0
   76158:	ldr	r6, [r0, #8]
   7615c:	cmp	r6, #0
   76160:	mov	r9, #0
   76164:	beq	76194 <fputs@plt+0x64dac>
   76168:	mov	r0, sl
   7616c:	mov	r1, r6
   76170:	bl	765f0 <fputs@plt+0x65208>
   76174:	cmp	r0, #0
   76178:	bne	76190 <fputs@plt+0x64da8>
   7617c:	ldr	r6, [r6, #20]
   76180:	cmp	r6, #0
   76184:	bne	76168 <fputs@plt+0x64d80>
   76188:	mov	r9, #0
   7618c:	b	76194 <fputs@plt+0x64dac>
   76190:	mov	r9, r6
   76194:	ldr	r3, [r9, #44]	; 0x2c
   76198:	ldr	r0, [sp, #28]
   7619c:	str	r0, [sp]
   761a0:	ldr	r5, [fp, #-40]	; 0xffffffd8
   761a4:	mov	r0, r5
   761a8:	mov	r1, #54	; 0x36
   761ac:	ldr	r6, [sp, #36]	; 0x24
   761b0:	mov	r2, r6
   761b4:	bl	46a3c <fputs@plt+0x35654>
   761b8:	mov	r0, r4
   761bc:	mov	r1, r9
   761c0:	bl	56d30 <fputs@plt+0x45948>
   761c4:	ldr	r3, [sl, #44]	; 0x2c
   761c8:	ldr	r0, [fp, #8]
   761cc:	str	r0, [sp]
   761d0:	mov	r0, r5
   761d4:	mov	r1, #55	; 0x37
   761d8:	ldr	r2, [sp, #44]	; 0x2c
   761dc:	bl	46a3c <fputs@plt+0x35654>
   761e0:	mov	r0, r4
   761e4:	mov	r1, sl
   761e8:	bl	56d30 <fputs@plt+0x45948>
   761ec:	mov	r0, r5
   761f0:	mov	r1, #1
   761f4:	bl	1abf0 <fputs@plt+0x9808>
   761f8:	mov	r0, #0
   761fc:	str	r0, [fp, #-36]	; 0xffffffdc
   76200:	mov	r0, r5
   76204:	mov	r1, #108	; 0x6c
   76208:	mov	r2, r6
   7620c:	mov	r3, #0
   76210:	bl	5722c <fputs@plt+0x45e44>
   76214:	str	r0, [sp, #32]
   76218:	mov	r0, r5
   7621c:	mov	r1, #101	; 0x65
   76220:	mov	r2, r6
   76224:	ldr	r3, [sp, #40]	; 0x28
   76228:	bl	5722c <fputs@plt+0x45e44>
   7622c:	ldrb	r0, [r8, #27]
   76230:	tst	r0, #8
   76234:	beq	762dc <fputs@plt+0x64ef4>
   76238:	ldrh	r1, [r9, #52]	; 0x34
   7623c:	mov	r0, #0
   76240:	str	r0, [fp, #-36]	; 0xffffffdc
   76244:	str	r1, [sp, #24]
   76248:	cmp	r1, #0
   7624c:	mov	r5, #0
   76250:	mov	r6, #0
   76254:	beq	762b0 <fputs@plt+0x64ec8>
   76258:	ldr	r0, [r9, #32]
   7625c:	mov	r7, r0
   76260:	ldr	r1, [r0]
   76264:	movw	r0, #6505	; 0x1969
   76268:	movt	r0, #8
   7626c:	bl	15b88 <fputs@plt+0x47a0>
   76270:	cmp	r0, #0
   76274:	mov	r5, #0
   76278:	ldr	r6, [sp, #24]
   7627c:	bne	762b0 <fputs@plt+0x64ec8>
   76280:	mov	r1, #1
   76284:	mov	r5, r1
   76288:	ldrh	r6, [r9, #52]	; 0x34
   7628c:	cmp	r1, r6
   76290:	bcs	762b0 <fputs@plt+0x64ec8>
   76294:	ldr	r1, [r7, r5, lsl #2]
   76298:	movw	r0, #6505	; 0x1969
   7629c:	movt	r0, #8
   762a0:	bl	15b88 <fputs@plt+0x47a0>
   762a4:	add	r1, r5, #1
   762a8:	cmp	r0, #0
   762ac:	beq	76284 <fputs@plt+0x64e9c>
   762b0:	cmp	r5, r6
   762b4:	bne	762dc <fputs@plt+0x64ef4>
   762b8:	mvn	r0, #0
   762bc:	str	r0, [sp]
   762c0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   762c4:	mov	r1, #105	; 0x69
   762c8:	ldr	r2, [sp, #44]	; 0x2c
   762cc:	mov	r3, #0
   762d0:	bl	46a3c <fputs@plt+0x35654>
   762d4:	mov	r0, #16
   762d8:	str	r0, [fp, #-36]	; 0xffffffdc
   762dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   762e0:	ldrb	r0, [r0, #42]	; 0x2a
   762e4:	tst	r0, #32
   762e8:	beq	760c8 <fputs@plt+0x64ce0>
   762ec:	ldrb	r0, [sl, #55]	; 0x37
   762f0:	and	r0, r0, #3
   762f4:	sub	r0, r0, #2
   762f8:	clz	r0, r0
   762fc:	lsr	r0, r0, #5
   76300:	ldr	r1, [fp, #-36]	; 0xffffffdc
   76304:	orr	r1, r1, r0
   76308:	str	r1, [fp, #-36]	; 0xffffffdc
   7630c:	b	760c8 <fputs@plt+0x64ce0>
   76310:	ldr	r0, [sp, #12]
   76314:	cmp	r0, #0
   76318:	beq	76328 <fputs@plt+0x64f40>
   7631c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   76320:	ldr	r1, [sp, #12]
   76324:	bl	568a8 <fputs@plt+0x454c0>
   76328:	mov	r0, r4
   7632c:	ldr	r1, [sp, #16]
   76330:	bl	5971c <fputs@plt+0x48334>
   76334:	mov	r0, r4
   76338:	ldr	r1, [sp, #40]	; 0x28
   7633c:	bl	5971c <fputs@plt+0x48334>
   76340:	ldr	r0, [sp, #20]
   76344:	cmp	r0, #0
   76348:	beq	7638c <fputs@plt+0x64fa4>
   7634c:	mov	r6, #0
   76350:	ldr	r4, [fp, #-40]	; 0xffffffd8
   76354:	mov	r0, r4
   76358:	mov	r1, #21
   7635c:	mov	r2, #0
   76360:	mov	r3, #0
   76364:	bl	5722c <fputs@plt+0x45e44>
   76368:	mov	r0, r4
   7636c:	ldr	r1, [sp, #20]
   76370:	bl	568a8 <fputs@plt+0x454c0>
   76374:	mov	r0, r4
   76378:	mov	r1, #61	; 0x3d
   7637c:	ldr	r2, [sp, #44]	; 0x2c
   76380:	mov	r3, #0
   76384:	bl	5722c <fputs@plt+0x45e44>
   76388:	b	75b90 <fputs@plt+0x647a8>
   7638c:	mov	r6, #1
   76390:	b	75b90 <fputs@plt+0x647a8>
   76394:	push	{r4, r5, r6, r7, fp, lr}
   76398:	add	fp, sp, #16
   7639c:	mov	r5, r1
   763a0:	mov	r1, r0
   763a4:	ldrb	r0, [r2, #42]	; 0x2a
   763a8:	mov	r6, #0
   763ac:	tst	r0, #8
   763b0:	beq	7642c <fputs@plt+0x65044>
   763b4:	mov	r4, r2
   763b8:	ldr	r7, [r1, #416]	; 0x1a0
   763bc:	cmp	r7, #0
   763c0:	moveq	r7, r1
   763c4:	ldr	r0, [r7, #412]	; 0x19c
   763c8:	cmp	r0, #0
   763cc:	beq	763e8 <fputs@plt+0x65000>
   763d0:	ldr	r2, [r0, #4]
   763d4:	cmp	r2, r4
   763d8:	beq	76428 <fputs@plt+0x65040>
   763dc:	ldr	r0, [r0]
   763e0:	cmp	r0, #0
   763e4:	bne	763d0 <fputs@plt+0x64fe8>
   763e8:	ldr	r0, [r1]
   763ec:	mov	r6, #0
   763f0:	mov	r2, #16
   763f4:	mov	r3, #0
   763f8:	bl	20bb8 <fputs@plt+0xf7d0>
   763fc:	cmp	r0, #0
   76400:	beq	7642c <fputs@plt+0x65044>
   76404:	ldr	r1, [r7, #412]	; 0x19c
   76408:	str	r1, [r0]
   7640c:	str	r0, [r7, #412]	; 0x19c
   76410:	stmib	r0, {r4, r5}
   76414:	ldr	r1, [r7, #76]	; 0x4c
   76418:	add	r2, r1, #2
   7641c:	str	r2, [r0, #12]
   76420:	add	r1, r1, #3
   76424:	str	r1, [r7, #76]	; 0x4c
   76428:	ldr	r6, [r0, #12]
   7642c:	mov	r0, r6
   76430:	pop	{r4, r5, r6, r7, fp, pc}
   76434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76438:	add	fp, sp, #28
   7643c:	sub	sp, sp, #4
   76440:	mov	r8, r2
   76444:	mov	r9, r1
   76448:	mov	r6, r0
   7644c:	bl	567e0 <fputs@plt+0x453f8>
   76450:	mov	r7, r0
   76454:	bl	5b7a4 <fputs@plt+0x4a3bc>
   76458:	mov	r5, r0
   7645c:	ldrb	r0, [r8, #42]	; 0x2a
   76460:	mov	r4, #0
   76464:	tst	r0, #16
   76468:	mov	sl, #0
   7646c:	beq	76480 <fputs@plt+0x65098>
   76470:	ldr	r0, [r6]
   76474:	mov	r1, r8
   76478:	bl	461b8 <fputs@plt+0x34dd0>
   7647c:	mov	sl, r0
   76480:	cmp	r5, #2
   76484:	blt	76520 <fputs@plt+0x65138>
   76488:	mov	r6, #1
   7648c:	b	764a8 <fputs@plt+0x650c0>
   76490:	ldr	r0, [r0, #16]
   76494:	cmp	r0, sl
   76498:	beq	76514 <fputs@plt+0x6512c>
   7649c:	add	r6, r6, #1
   764a0:	cmp	r6, r5
   764a4:	beq	7651c <fputs@plt+0x65134>
   764a8:	mov	r0, r7
   764ac:	mov	r1, r6
   764b0:	bl	56b3c <fputs@plt+0x45754>
   764b4:	ldrb	r1, [r0]
   764b8:	cmp	r1, #152	; 0x98
   764bc:	beq	76490 <fputs@plt+0x650a8>
   764c0:	cmp	r1, #54	; 0x36
   764c4:	bne	7649c <fputs@plt+0x650b4>
   764c8:	ldr	r2, [r0, #12]
   764cc:	cmp	r2, r9
   764d0:	bne	7649c <fputs@plt+0x650b4>
   764d4:	ldr	r2, [r0, #8]
   764d8:	ldr	r3, [r8, #28]
   764dc:	cmp	r2, r3
   764e0:	beq	76514 <fputs@plt+0x6512c>
   764e4:	ldr	r3, [r8, #8]
   764e8:	cmp	r3, #0
   764ec:	beq	7649c <fputs@plt+0x650b4>
   764f0:	ldr	r4, [r3, #44]	; 0x2c
   764f4:	cmp	r2, r4
   764f8:	beq	76514 <fputs@plt+0x6512c>
   764fc:	ldr	r3, [r3, #20]
   76500:	cmp	r3, #0
   76504:	bne	764f0 <fputs@plt+0x65108>
   76508:	cmp	r1, #152	; 0x98
   7650c:	beq	76490 <fputs@plt+0x650a8>
   76510:	b	7649c <fputs@plt+0x650b4>
   76514:	mov	r4, #1
   76518:	b	76520 <fputs@plt+0x65138>
   7651c:	mov	r4, #0
   76520:	mov	r0, r4
   76524:	sub	sp, fp, #28
   76528:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7652c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   76530:	add	fp, sp, #24
   76534:	mov	r4, r2
   76538:	mov	r5, r1
   7653c:	mov	r6, r0
   76540:	ldr	r8, [r0, #8]
   76544:	bl	56a30 <fputs@plt+0x45648>
   76548:	ldr	r0, [r6, #76]	; 0x4c
   7654c:	add	r7, r0, #1
   76550:	str	r7, [r6, #76]	; 0x4c
   76554:	mov	r0, r8
   76558:	mov	r1, #30
   7655c:	mov	r2, r4
   76560:	mov	r3, r7
   76564:	bl	5722c <fputs@plt+0x45e44>
   76568:	mov	r0, r5
   7656c:	mov	r1, r7
   76570:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   76574:	b	59778 <fputs@plt+0x48390>
   76578:	cmp	r1, #1
   7657c:	bxlt	lr
   76580:	mov	r3, r2
   76584:	mov	r2, r1
   76588:	ldr	r0, [r0, #8]
   7658c:	mov	r1, #137	; 0x89
   76590:	b	5722c <fputs@plt+0x45e44>
   76594:	push	{r4, r5, r6, sl, fp, lr}
   76598:	add	fp, sp, #16
   7659c:	mov	r4, r2
   765a0:	mov	r5, r1
   765a4:	mov	r6, r0
   765a8:	ldrb	r0, [r0, #23]
   765ac:	cmp	r0, #0
   765b0:	beq	765dc <fputs@plt+0x651f4>
   765b4:	mov	r0, r5
   765b8:	bl	58928 <fputs@plt+0x47540>
   765bc:	cmp	r0, #0
   765c0:	beq	765dc <fputs@plt+0x651f4>
   765c4:	mov	r0, r6
   765c8:	mov	r1, r5
   765cc:	mov	r2, r4
   765d0:	mov	r3, #0
   765d4:	pop	{r4, r5, r6, sl, fp, lr}
   765d8:	b	5a658 <fputs@plt+0x49270>
   765dc:	mov	r0, r6
   765e0:	mov	r1, r5
   765e4:	mov	r2, r4
   765e8:	pop	{r4, r5, r6, sl, fp, lr}
   765ec:	b	56a30 <fputs@plt+0x45648>
   765f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   765f4:	add	fp, sp, #28
   765f8:	sub	sp, sp, #4
   765fc:	mov	r5, r1
   76600:	mov	r6, r0
   76604:	ldrh	r9, [r1, #50]	; 0x32
   76608:	ldrh	r1, [r0, #50]	; 0x32
   7660c:	mov	r0, #0
   76610:	cmp	r1, r9
   76614:	bne	766e8 <fputs@plt+0x65300>
   76618:	ldrb	r2, [r5, #54]	; 0x36
   7661c:	ldrb	r1, [r6, #54]	; 0x36
   76620:	cmp	r1, r2
   76624:	bne	766e8 <fputs@plt+0x65300>
   76628:	cmp	r9, #0
   7662c:	beq	766d0 <fputs@plt+0x652e8>
   76630:	ldr	r4, [r6, #4]
   76634:	ldr	r7, [r5, #4]
   76638:	mov	sl, #0
   7663c:	mov	r8, #0
   76640:	ldrh	r0, [r7]
   76644:	ldrh	r1, [r4]
   76648:	cmp	r0, r1
   7664c:	bne	766f0 <fputs@plt+0x65308>
   76650:	movw	r1, #65534	; 0xfffe
   76654:	cmp	r0, r1
   76658:	bne	76684 <fputs@plt+0x6529c>
   7665c:	ldr	r0, [r6, #40]	; 0x28
   76660:	ldr	r0, [r0, #4]
   76664:	ldr	r1, [r0, sl]
   76668:	ldr	r0, [r5, #40]	; 0x28
   7666c:	ldr	r0, [r0, #4]
   76670:	ldr	r0, [r0, sl]
   76674:	mvn	r2, #0
   76678:	bl	5a460 <fputs@plt+0x49078>
   7667c:	cmp	r0, #0
   76680:	bne	766f0 <fputs@plt+0x65308>
   76684:	ldr	r0, [r6, #28]
   76688:	ldrb	r0, [r0, r8]
   7668c:	ldr	r1, [r5, #28]
   76690:	ldrb	r1, [r1, r8]
   76694:	cmp	r1, r0
   76698:	bne	766f0 <fputs@plt+0x65308>
   7669c:	ldr	r0, [r6, #32]
   766a0:	ldr	r1, [r0, r8, lsl #2]
   766a4:	ldr	r0, [r5, #32]
   766a8:	ldr	r0, [r0, r8, lsl #2]
   766ac:	bl	15b88 <fputs@plt+0x47a0>
   766b0:	cmp	r0, #0
   766b4:	bne	766f0 <fputs@plt+0x65308>
   766b8:	add	r8, r8, #1
   766bc:	add	sl, sl, #20
   766c0:	add	r7, r7, #2
   766c4:	add	r4, r4, #2
   766c8:	cmp	r9, r8
   766cc:	bne	76640 <fputs@plt+0x65258>
   766d0:	ldr	r1, [r6, #36]	; 0x24
   766d4:	ldr	r0, [r5, #36]	; 0x24
   766d8:	mvn	r2, #0
   766dc:	bl	5a460 <fputs@plt+0x49078>
   766e0:	clz	r0, r0
   766e4:	lsr	r0, r0, #5
   766e8:	sub	sp, fp, #28
   766ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   766f0:	mov	r0, #0
   766f4:	sub	sp, fp, #28
   766f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   766fc:	ldrb	r1, [r0, #89]	; 0x59
   76700:	orr	r1, r1, #8
   76704:	strb	r1, [r0, #89]	; 0x59
   76708:	bx	lr
   7670c:	cmp	r2, #0
   76710:	bxeq	lr
   76714:	push	{r4, r5, fp, lr}
   76718:	add	fp, sp, #8
   7671c:	mov	r5, r1
   76720:	mov	r4, r0
   76724:	mov	r1, #1
   76728:	bl	56c2c <fputs@plt+0x45844>
   7672c:	mov	r0, r4
   76730:	mov	r1, r5
   76734:	bl	76750 <fputs@plt+0x65368>
   76738:	mov	r0, r4
   7673c:	mov	r1, #33	; 0x21
   76740:	mov	r2, #1
   76744:	mov	r3, #1
   76748:	pop	{r4, r5, fp, lr}
   7674c:	b	5722c <fputs@plt+0x45e44>
   76750:	push	{fp, lr}
   76754:	mov	fp, sp
   76758:	sub	sp, sp, #8
   7675c:	str	r1, [sp, #4]
   76760:	add	r2, sp, #4
   76764:	mov	r1, #1
   76768:	bl	76bec <fputs@plt+0x65804>
   7676c:	mov	sp, fp
   76770:	pop	{fp, pc}
   76774:	push	{r4, r5, fp, lr}
   76778:	add	fp, sp, #8
   7677c:	mov	r4, r1
   76780:	ldr	r5, [r0, #4]
   76784:	bl	17004 <fputs@plt+0x5c1c>
   76788:	ldr	r0, [r5]
   7678c:	mov	r1, r4
   76790:	pop	{r4, r5, fp, lr}
   76794:	b	2495c <fputs@plt+0x13574>
   76798:	push	{r4, r5, fp, lr}
   7679c:	add	fp, sp, #8
   767a0:	sub	sp, sp, #16
   767a4:	mov	r4, r1
   767a8:	mov	r5, r0
   767ac:	str	r3, [sp, #12]
   767b0:	str	r2, [sp, #8]
   767b4:	mvn	r0, #12
   767b8:	str	r0, [sp]
   767bc:	add	r3, sp, #8
   767c0:	mov	r0, r5
   767c4:	mov	r1, #23
   767c8:	mov	r2, #1
   767cc:	bl	5a39c <fputs@plt+0x48fb4>
   767d0:	mov	r0, r5
   767d4:	mov	r1, r4
   767d8:	bl	76750 <fputs@plt+0x65368>
   767dc:	mov	r0, r5
   767e0:	mov	r1, #33	; 0x21
   767e4:	mov	r2, #1
   767e8:	mov	r3, #1
   767ec:	sub	sp, fp, #8
   767f0:	pop	{r4, r5, fp, lr}
   767f4:	b	5722c <fputs@plt+0x45e44>
   767f8:	cmp	r0, #0
   767fc:	moveq	r0, #0
   76800:	bxeq	lr
   76804:	push	{r4, r5, fp, lr}
   76808:	add	fp, sp, #8
   7680c:	mov	r5, r1
   76810:	mov	r4, r0
   76814:	bl	17004 <fputs@plt+0x5c1c>
   76818:	cmp	r5, #0
   7681c:	bmi	7683c <fputs@plt+0x65454>
   76820:	ldr	r0, [r4, #4]
   76824:	ldrh	r1, [r0, #22]
   76828:	bic	r2, r1, #4
   7682c:	strh	r2, [r0, #22]
   76830:	cmp	r5, #0
   76834:	orrne	r1, r1, #4
   76838:	strhne	r1, [r0, #22]
   7683c:	ldr	r0, [r4, #4]
   76840:	ldrh	r0, [r0, #22]
   76844:	ubfx	r0, r0, #2, #1
   76848:	pop	{r4, r5, fp, pc}
   7684c:	push	{r4, sl, fp, lr}
   76850:	add	fp, sp, #8
   76854:	cmp	r0, #0
   76858:	beq	7688c <fputs@plt+0x654a4>
   7685c:	mov	r4, r0
   76860:	movw	r1, #31683	; 0x7bc3
   76864:	movt	r1, #8
   76868:	bl	15bb4 <fputs@plt+0x47cc>
   7686c:	cmp	r0, #0
   76870:	beq	76894 <fputs@plt+0x654ac>
   76874:	movw	r1, #31676	; 0x7bbc
   76878:	movt	r1, #8
   7687c:	mov	r0, r4
   76880:	bl	15bb4 <fputs@plt+0x47cc>
   76884:	cmp	r0, #0
   76888:	beq	7689c <fputs@plt+0x654b4>
   7688c:	mvn	r0, #0
   76890:	pop	{r4, sl, fp, pc}
   76894:	mov	r0, #1
   76898:	pop	{r4, sl, fp, pc}
   7689c:	mov	r0, #0
   768a0:	pop	{r4, sl, fp, pc}
   768a4:	push	{r4, r5, fp, lr}
   768a8:	add	fp, sp, #8
   768ac:	mov	r4, r0
   768b0:	cmp	r1, #0
   768b4:	bmi	768c4 <fputs@plt+0x654dc>
   768b8:	ldrb	r0, [r4, #13]
   768bc:	cmp	r0, #0
   768c0:	beq	768cc <fputs@plt+0x654e4>
   768c4:	ldrb	r0, [r4, #4]
   768c8:	pop	{r4, r5, fp, pc}
   768cc:	mov	r5, r1
   768d0:	ldr	r0, [r4, #216]	; 0xd8
   768d4:	bl	76e20 <fputs@plt+0x65a38>
   768d8:	cmp	r0, #0
   768dc:	strbeq	r5, [r4, #4]
   768e0:	ldrb	r0, [r4, #4]
   768e4:	pop	{r4, r5, fp, pc}
   768e8:	push	{r4, sl, fp, lr}
   768ec:	add	fp, sp, #8
   768f0:	mov	r1, r3
   768f4:	mov	r4, r0
   768f8:	mvn	r0, #0
   768fc:	subs	r3, r2, r0
   76900:	sbcs	r0, r1, r0
   76904:	blt	7691c <fputs@plt+0x65534>
   76908:	str	r2, [r4, #168]	; 0xa8
   7690c:	str	r1, [r4, #172]	; 0xac
   76910:	ldr	r0, [r4, #216]	; 0xd8
   76914:	mov	r3, r1
   76918:	bl	76e40 <fputs@plt+0x65a58>
   7691c:	ldrd	r0, [r4, #168]	; 0xa8
   76920:	pop	{r4, sl, fp, pc}
   76924:	push	{r4, sl, fp, lr}
   76928:	add	fp, sp, #8
   7692c:	mov	r4, r0
   76930:	movw	r1, #19910	; 0x4dc6
   76934:	movt	r1, #8
   76938:	bl	15bb4 <fputs@plt+0x47cc>
   7693c:	cmp	r0, #0
   76940:	beq	76990 <fputs@plt+0x655a8>
   76944:	movw	r1, #36661	; 0x8f35
   76948:	movt	r1, #8
   7694c:	mov	r0, r4
   76950:	bl	15bb4 <fputs@plt+0x47cc>
   76954:	cmp	r0, #0
   76958:	beq	76998 <fputs@plt+0x655b0>
   7695c:	movw	r1, #32974	; 0x80ce
   76960:	movt	r1, #8
   76964:	mov	r0, r4
   76968:	bl	15bb4 <fputs@plt+0x47cc>
   7696c:	cmp	r0, #0
   76970:	beq	769a0 <fputs@plt+0x655b8>
   76974:	mov	r0, r4
   76978:	bl	43ac0 <fputs@plt+0x326d8>
   7697c:	mov	r1, r0
   76980:	mov	r0, #0
   76984:	cmp	r1, #3
   76988:	uxtbcc	r0, r1
   7698c:	pop	{r4, sl, fp, pc}
   76990:	mov	r0, #0
   76994:	pop	{r4, sl, fp, pc}
   76998:	mov	r0, #1
   7699c:	pop	{r4, sl, fp, pc}
   769a0:	mov	r0, #2
   769a4:	pop	{r4, sl, fp, pc}
   769a8:	push	{r4, r5, fp, lr}
   769ac:	add	fp, sp, #8
   769b0:	mov	r4, r1
   769b4:	ldr	r5, [r0, #4]
   769b8:	bl	17004 <fputs@plt+0x5c1c>
   769bc:	ldr	r0, [r5]
   769c0:	mov	r1, r4
   769c4:	pop	{r4, r5, fp, lr}
   769c8:	b	76e54 <fputs@plt+0x65a6c>
   769cc:	push	{r4, r5, r6, sl, fp, lr}
   769d0:	add	fp, sp, #16
   769d4:	mov	r4, r0
   769d8:	ldrb	r0, [r0, #67]	; 0x43
   769dc:	cmp	r0, #0
   769e0:	beq	76a30 <fputs@plt+0x65648>
   769e4:	ldr	r5, [r4, #20]
   769e8:	cmp	r5, #1
   769ec:	blt	76a30 <fputs@plt+0x65648>
   769f0:	ldr	r0, [r4, #16]
   769f4:	add	r6, r0, #4
   769f8:	b	76a08 <fputs@plt+0x65620>
   769fc:	add	r6, r6, #16
   76a00:	cmp	r5, #0
   76a04:	ble	76a30 <fputs@plt+0x65648>
   76a08:	sub	r5, r5, #1
   76a0c:	ldr	r0, [r6]
   76a10:	cmp	r0, #0
   76a14:	beq	769fc <fputs@plt+0x65614>
   76a18:	ldrb	r1, [r6, #4]
   76a1c:	ldr	r2, [r4, #24]
   76a20:	and	r2, r2, #56	; 0x38
   76a24:	orr	r1, r2, r1
   76a28:	bl	76ec4 <fputs@plt+0x65adc>
   76a2c:	b	769fc <fputs@plt+0x65614>
   76a30:	pop	{r4, r5, r6, sl, fp, pc}
   76a34:	push	{r4, r5, r6, sl, fp, lr}
   76a38:	add	fp, sp, #16
   76a3c:	mov	r4, r3
   76a40:	mov	r5, r2
   76a44:	ldr	r6, [r0, #4]
   76a48:	bl	17004 <fputs@plt+0x5c1c>
   76a4c:	ldr	r0, [r6]
   76a50:	mov	r2, r5
   76a54:	mov	r3, r4
   76a58:	pop	{r4, r5, r6, sl, fp, lr}
   76a5c:	b	24618 <fputs@plt+0x13230>
   76a60:	push	{r4, r5, r6, sl, fp, lr}
   76a64:	add	fp, sp, #16
   76a68:	mov	r5, r0
   76a6c:	mov	r0, r1
   76a70:	bl	76fa8 <fputs@plt+0x65bc0>
   76a74:	mov	r4, r0
   76a78:	ldr	r6, [r5]
   76a7c:	ldrb	r0, [r6, #68]	; 0x44
   76a80:	cmp	r4, r0
   76a84:	popeq	{r4, r5, r6, sl, fp, pc}
   76a88:	mov	r0, r5
   76a8c:	bl	76a9c <fputs@plt+0x656b4>
   76a90:	cmp	r0, #0
   76a94:	strbeq	r4, [r6, #68]	; 0x44
   76a98:	pop	{r4, r5, r6, sl, fp, pc}
   76a9c:	push	{r4, r5, r6, sl, fp, lr}
   76aa0:	add	fp, sp, #16
   76aa4:	mov	r5, r0
   76aa8:	ldr	r4, [r0]
   76aac:	ldr	r0, [r4, #16]
   76ab0:	ldr	r6, [r0, #20]
   76ab4:	cmp	r6, #0
   76ab8:	beq	76af4 <fputs@plt+0x6570c>
   76abc:	ldrb	r0, [r4, #67]	; 0x43
   76ac0:	cmp	r0, #0
   76ac4:	beq	76ad8 <fputs@plt+0x656f0>
   76ac8:	mov	r0, r6
   76acc:	bl	1733c <fputs@plt+0x5f54>
   76ad0:	cmp	r0, #0
   76ad4:	beq	76b00 <fputs@plt+0x65718>
   76ad8:	movw	r1, #32986	; 0x80da
   76adc:	movt	r1, #8
   76ae0:	mov	r0, r5
   76ae4:	bl	1aa38 <fputs@plt+0x9650>
   76ae8:	mov	r5, #1
   76aec:	mov	r0, r5
   76af0:	pop	{r4, r5, r6, sl, fp, pc}
   76af4:	mov	r5, #0
   76af8:	mov	r0, r5
   76afc:	pop	{r4, r5, r6, sl, fp, pc}
   76b00:	mov	r0, r6
   76b04:	bl	30aa0 <fputs@plt+0x1f6b8>
   76b08:	ldr	r0, [r4, #16]
   76b0c:	mov	r5, #0
   76b10:	str	r5, [r0, #20]
   76b14:	mov	r0, r4
   76b18:	bl	17990 <fputs@plt+0x65a8>
   76b1c:	mov	r0, r5
   76b20:	pop	{r4, r5, r6, sl, fp, pc}
   76b24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76b28:	add	fp, sp, #28
   76b2c:	sub	sp, sp, #4
   76b30:	mov	r5, r0
   76b34:	ldrb	r0, [r0]
   76b38:	sub	r0, r0, #48	; 0x30
   76b3c:	cmp	r0, #9
   76b40:	bhi	76b50 <fputs@plt+0x65768>
   76b44:	mov	r0, r5
   76b48:	bl	43ac0 <fputs@plt+0x326d8>
   76b4c:	b	76be0 <fputs@plt+0x657f8>
   76b50:	mov	r9, r1
   76b54:	str	r2, [sp]
   76b58:	mov	r0, r5
   76b5c:	bl	13690 <fputs@plt+0x22a8>
   76b60:	mov	r7, r0
   76b64:	mov	r4, #0
   76b68:	movw	r6, #37588	; 0x92d4
   76b6c:	movt	r6, #8
   76b70:	movw	sl, #37580	; 0x92cc
   76b74:	movt	sl, #8
   76b78:	movw	r8, #17892	; 0x45e4
   76b7c:	movt	r8, #8
   76b80:	b	76b90 <fputs@plt+0x657a8>
   76b84:	add	r4, r4, #1
   76b88:	cmp	r4, #8
   76b8c:	beq	76bdc <fputs@plt+0x657f4>
   76b90:	ldrb	r0, [r6, r4]
   76b94:	cmp	r7, r0
   76b98:	bne	76b84 <fputs@plt+0x6579c>
   76b9c:	ldrb	r0, [sl, r4]
   76ba0:	add	r0, r8, r0
   76ba4:	mov	r1, r5
   76ba8:	mov	r2, r7
   76bac:	bl	135f0 <fputs@plt+0x2208>
   76bb0:	cmp	r0, #0
   76bb4:	bne	76b84 <fputs@plt+0x6579c>
   76bb8:	cmp	r9, #0
   76bbc:	beq	76bcc <fputs@plt+0x657e4>
   76bc0:	orr	r0, r4, #1
   76bc4:	cmp	r0, #7
   76bc8:	beq	76b84 <fputs@plt+0x6579c>
   76bcc:	movw	r0, #37596	; 0x92dc
   76bd0:	movt	r0, #8
   76bd4:	ldrb	r0, [r0, r4]
   76bd8:	b	76be0 <fputs@plt+0x657f8>
   76bdc:	ldr	r0, [sp]
   76be0:	uxtb	r0, r0
   76be4:	sub	sp, fp, #28
   76be8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76bec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   76bf0:	add	fp, sp, #24
   76bf4:	sub	sp, sp, #8
   76bf8:	mov	r4, r2
   76bfc:	mov	r5, r1
   76c00:	mov	r6, r0
   76c04:	bl	47988 <fputs@plt+0x365a0>
   76c08:	cmp	r5, #1
   76c0c:	blt	76c3c <fputs@plt+0x65854>
   76c10:	mov	r8, #0
   76c14:	mov	r7, #0
   76c18:	ldr	r3, [r4, r7, lsl #2]
   76c1c:	str	r8, [sp]
   76c20:	mov	r0, r6
   76c24:	mov	r1, r7
   76c28:	mov	r2, #0
   76c2c:	bl	47a10 <fputs@plt+0x36628>
   76c30:	add	r7, r7, #1
   76c34:	cmp	r5, r7
   76c38:	bne	76c18 <fputs@plt+0x65830>
   76c3c:	sub	sp, fp, #24
   76c40:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   76c44:	sub	sp, sp, #4
   76c48:	push	{r4, r5, r6, r7, fp, lr}
   76c4c:	add	fp, sp, #16
   76c50:	sub	sp, sp, #20
   76c54:	mov	r4, r2
   76c58:	mov	r5, r1
   76c5c:	mov	r6, r0
   76c60:	str	r3, [fp, #8]
   76c64:	add	r0, fp, #8
   76c68:	str	r0, [sp, #16]
   76c6c:	mov	r7, #0
   76c70:	b	76cb0 <fputs@plt+0x658c8>
   76c74:	ldr	r0, [sp, #16]
   76c78:	add	r1, r0, #4
   76c7c:	str	r1, [sp, #16]
   76c80:	ldr	r0, [r0]
   76c84:	str	r7, [sp]
   76c88:	stmib	sp, {r0, r7}
   76c8c:	cmp	r0, #0
   76c90:	mov	r1, #97	; 0x61
   76c94:	movweq	r1, #25
   76c98:	mov	r0, r6
   76c9c:	mov	r2, #0
   76ca0:	mov	r3, r5
   76ca4:	bl	568bc <fputs@plt+0x454d4>
   76ca8:	add	r4, r4, #1
   76cac:	add	r5, r5, #1
   76cb0:	ldrb	r0, [r4]
   76cb4:	cmp	r0, #115	; 0x73
   76cb8:	beq	76c74 <fputs@plt+0x6588c>
   76cbc:	cmp	r0, #0
   76cc0:	beq	76ce8 <fputs@plt+0x65900>
   76cc4:	ldr	r0, [sp, #16]
   76cc8:	add	r1, r0, #4
   76ccc:	str	r1, [sp, #16]
   76cd0:	ldr	r2, [r0]
   76cd4:	mov	r0, r6
   76cd8:	mov	r1, #22
   76cdc:	mov	r3, r5
   76ce0:	bl	5722c <fputs@plt+0x45e44>
   76ce4:	b	76ca8 <fputs@plt+0x658c0>
   76ce8:	sub	sp, fp, #16
   76cec:	pop	{r4, r5, r6, r7, fp, lr}
   76cf0:	add	sp, sp, #4
   76cf4:	bx	lr
   76cf8:	sub	r0, r0, #6
   76cfc:	uxtb	r1, r0
   76d00:	cmp	r1, #3
   76d04:	movwhi	r0, #33086	; 0x813e
   76d08:	movthi	r0, #8
   76d0c:	bxhi	lr
   76d10:	sxtb	r0, r0
   76d14:	movw	r1, #19860	; 0x4d94
   76d18:	movt	r1, #8
   76d1c:	ldr	r0, [r1, r0, lsl #2]
   76d20:	bx	lr
   76d24:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   76d28:	add	fp, sp, #24
   76d2c:	sub	sp, sp, #24
   76d30:	mov	r5, r1
   76d34:	mov	r4, r0
   76d38:	mov	r7, #0
   76d3c:	movw	r9, #28680	; 0x7008
   76d40:	movt	r9, #7
   76d44:	movw	r0, #17917	; 0x45fd
   76d48:	movt	r0, #8
   76d4c:	movw	r6, #6040	; 0x1798
   76d50:	movt	r6, #8
   76d54:	cmp	r1, #0
   76d58:	movne	r6, r0
   76d5c:	stm	sp, {r6, r9}
   76d60:	str	r7, [sp, #8]
   76d64:	str	r7, [sp, #12]
   76d68:	str	r7, [sp, #16]
   76d6c:	movw	r8, #32425	; 0x7ea9
   76d70:	movt	r8, #8
   76d74:	mov	r0, r4
   76d78:	mov	r1, r8
   76d7c:	mov	r2, #2
   76d80:	mov	r3, #1
   76d84:	bl	1e144 <fputs@plt+0xcd5c>
   76d88:	stm	sp, {r6, r9}
   76d8c:	str	r7, [sp, #8]
   76d90:	str	r7, [sp, #12]
   76d94:	str	r7, [sp, #16]
   76d98:	mov	r0, r4
   76d9c:	mov	r1, r8
   76da0:	mov	r2, #3
   76da4:	mov	r3, #1
   76da8:	bl	1e144 <fputs@plt+0xcd5c>
   76dac:	movw	r0, #6036	; 0x1794
   76db0:	movt	r0, #8
   76db4:	stm	sp, {r0, r9}
   76db8:	str	r7, [sp, #8]
   76dbc:	str	r7, [sp, #12]
   76dc0:	str	r7, [sp, #16]
   76dc4:	movw	r7, #30479	; 0x770f
   76dc8:	movt	r7, #8
   76dcc:	mov	r0, r4
   76dd0:	mov	r1, r7
   76dd4:	mov	r2, #2
   76dd8:	mov	r3, #1
   76ddc:	bl	1e144 <fputs@plt+0xcd5c>
   76de0:	mov	r0, r4
   76de4:	mov	r1, r7
   76de8:	mov	r2, #12
   76dec:	bl	77110 <fputs@plt+0x65d28>
   76df0:	mov	r2, #4
   76df4:	cmp	r5, #0
   76df8:	movwne	r2, #12
   76dfc:	mov	r0, r4
   76e00:	mov	r1, r8
   76e04:	sub	sp, fp, #24
   76e08:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   76e0c:	b	77110 <fputs@plt+0x65d28>
   76e10:	ldrb	r1, [r0, #89]	; 0x59
   76e14:	and	r1, r1, #247	; 0xf7
   76e18:	strb	r1, [r0, #89]	; 0x59
   76e1c:	bx	lr
   76e20:	cmp	r0, #0
   76e24:	moveq	r0, #0
   76e28:	bxeq	lr
   76e2c:	ldrb	r0, [r0, #43]	; 0x2b
   76e30:	sub	r0, r0, #2
   76e34:	clz	r0, r0
   76e38:	lsr	r0, r0, #5
   76e3c:	bx	lr
   76e40:	cmp	r0, #0
   76e44:	movne	r1, r3
   76e48:	strne	r2, [r0, #16]
   76e4c:	strne	r1, [r0, #20]
   76e50:	bx	lr
   76e54:	ldr	r0, [r0, #212]	; 0xd4
   76e58:	b	76e5c <fputs@plt+0x65a74>
   76e5c:	push	{r4, sl, fp, lr}
   76e60:	add	fp, sp, #8
   76e64:	mov	r4, r0
   76e68:	cmp	r1, #0
   76e6c:	beq	76eac <fputs@plt+0x65ac4>
   76e70:	cmn	r1, #1
   76e74:	bgt	76ea8 <fputs@plt+0x65ac0>
   76e78:	asr	r0, r1, #31
   76e7c:	lsl	r0, r0, #10
   76e80:	orr	r2, r0, r1, lsr #22
   76e84:	mov	r0, #0
   76e88:	subs	r0, r0, r1, lsl #10
   76e8c:	rsc	r1, r2, #0
   76e90:	ldr	r2, [r4, #24]
   76e94:	ldr	r3, [r4, #28]
   76e98:	add	r2, r3, r2
   76e9c:	asr	r3, r2, #31
   76ea0:	bl	7e668 <fputs@plt+0x6d280>
   76ea4:	mov	r1, r0
   76ea8:	str	r1, [r4, #20]
   76eac:	mov	r0, r4
   76eb0:	bl	24c2c <fputs@plt+0x13844>
   76eb4:	ldr	r1, [r4, #20]
   76eb8:	cmp	r0, r1
   76ebc:	movlt	r0, r1
   76ec0:	pop	{r4, sl, fp, pc}
   76ec4:	push	{r4, r5, fp, lr}
   76ec8:	add	fp, sp, #8
   76ecc:	mov	r4, r1
   76ed0:	ldr	r5, [r0, #4]
   76ed4:	bl	17004 <fputs@plt+0x5c1c>
   76ed8:	ldr	r0, [r5]
   76edc:	mov	r1, r4
   76ee0:	pop	{r4, r5, fp, lr}
   76ee4:	b	76ee8 <fputs@plt+0x65b00>
   76ee8:	ldrb	r2, [r0, #13]
   76eec:	cmp	r2, #0
   76ef0:	beq	76f04 <fputs@plt+0x65b1c>
   76ef4:	mov	r2, #1
   76ef8:	strh	r2, [r0, #7]
   76efc:	mov	r2, #0
   76f00:	b	76f34 <fputs@plt+0x65b4c>
   76f04:	and	r2, r1, #7
   76f08:	mov	r3, #0
   76f0c:	cmp	r2, #2
   76f10:	movwhi	r3, #1
   76f14:	strb	r3, [r0, #8]
   76f18:	sub	r3, r2, #1
   76f1c:	clz	r3, r3
   76f20:	lsr	r3, r3, #5
   76f24:	strb	r3, [r0, #7]
   76f28:	sub	r2, r2, #4
   76f2c:	clz	r2, r2
   76f30:	lsr	r2, r2, #5
   76f34:	strb	r2, [r0, #9]
   76f38:	ldrb	r2, [r0, #7]
   76f3c:	cmp	r2, #0
   76f40:	beq	76f4c <fputs@plt+0x65b64>
   76f44:	mov	r2, #0
   76f48:	b	76f70 <fputs@plt+0x65b88>
   76f4c:	tst	r1, #8
   76f50:	bne	76f6c <fputs@plt+0x65b84>
   76f54:	mov	r2, #2
   76f58:	strb	r2, [r0, #12]
   76f5c:	tst	r1, #16
   76f60:	movne	r2, #3
   76f64:	strb	r2, [r0, #10]
   76f68:	b	76f78 <fputs@plt+0x65b90>
   76f6c:	mov	r2, #3
   76f70:	strb	r2, [r0, #10]
   76f74:	strb	r2, [r0, #12]
   76f78:	ldrb	r3, [r0, #8]
   76f7c:	ldrb	r2, [r0, #12]
   76f80:	strb	r2, [r0, #11]
   76f84:	cmp	r3, #0
   76f88:	orrne	r2, r2, #32
   76f8c:	strbne	r2, [r0, #11]
   76f90:	ldrb	r2, [r0, #21]
   76f94:	and	r3, r2, #254	; 0xfe
   76f98:	tst	r1, #32
   76f9c:	orreq	r3, r2, #1
   76fa0:	strb	r3, [r0, #21]
   76fa4:	bx	lr
   76fa8:	push	{r4, sl, fp, lr}
   76fac:	add	fp, sp, #8
   76fb0:	mov	r4, r0
   76fb4:	ldrb	r0, [r0]
   76fb8:	sub	r0, r0, #48	; 0x30
   76fbc:	uxtb	r1, r0
   76fc0:	cmp	r1, #2
   76fc4:	popls	{r4, sl, fp, pc}
   76fc8:	movw	r1, #36690	; 0x8f52
   76fcc:	movt	r1, #8
   76fd0:	mov	r0, r4
   76fd4:	bl	15bb4 <fputs@plt+0x47cc>
   76fd8:	cmp	r0, #0
   76fdc:	beq	77000 <fputs@plt+0x65c18>
   76fe0:	movw	r1, #36266	; 0x8daa
   76fe4:	movt	r1, #8
   76fe8:	mov	r0, r4
   76fec:	bl	15bb4 <fputs@plt+0x47cc>
   76ff0:	clz	r0, r0
   76ff4:	lsr	r0, r0, #5
   76ff8:	lsl	r0, r0, #1
   76ffc:	pop	{r4, sl, fp, pc}
   77000:	mov	r0, #1
   77004:	pop	{r4, sl, fp, pc}
   77008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7700c:	add	fp, sp, #28
   77010:	sub	sp, sp, #4
   77014:	mov	r5, r2
   77018:	mov	r7, r1
   7701c:	mov	r4, r0
   77020:	bl	195a8 <fputs@plt+0x81c0>
   77024:	mov	r6, r0
   77028:	mov	r0, r4
   7702c:	bl	1959c <fputs@plt+0x81b4>
   77030:	mov	r8, r0
   77034:	ldr	r0, [r5]
   77038:	bl	18740 <fputs@plt+0x7358>
   7703c:	mov	sl, r0
   77040:	ldr	r0, [r5, #4]
   77044:	bl	18740 <fputs@plt+0x7358>
   77048:	mov	r9, r0
   7704c:	ldr	r0, [r5]
   77050:	bl	18748 <fputs@plt+0x7360>
   77054:	ldr	r1, [r6, #124]	; 0x7c
   77058:	cmp	r0, r1
   7705c:	ble	7707c <fputs@plt+0x65c94>
   77060:	movw	r1, #33096	; 0x8148
   77064:	movt	r1, #8
   77068:	mov	r0, r4
   7706c:	mvn	r2, #0
   77070:	sub	sp, fp, #28
   77074:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77078:	b	18bec <fputs@plt+0x7804>
   7707c:	cmp	r7, #3
   77080:	bne	770b8 <fputs@plt+0x65cd0>
   77084:	ldr	r0, [r5, #8]
   77088:	bl	18740 <fputs@plt+0x7358>
   7708c:	str	r0, [sp]
   77090:	cmp	r0, #0
   77094:	beq	770c8 <fputs@plt+0x65ce0>
   77098:	mvn	r1, #0
   7709c:	bl	47a84 <fputs@plt+0x3669c>
   770a0:	cmp	r0, #1
   770a4:	bne	770f4 <fputs@plt+0x65d0c>
   770a8:	mov	r0, sp
   770ac:	bl	473e4 <fputs@plt+0x35ffc>
   770b0:	mov	r3, r0
   770b4:	b	770bc <fputs@plt+0x65cd4>
   770b8:	ldrb	r3, [r8, #2]
   770bc:	cmp	sl, #0
   770c0:	cmpne	r9, #0
   770c4:	bne	770d0 <fputs@plt+0x65ce8>
   770c8:	sub	sp, fp, #28
   770cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   770d0:	mov	r0, sl
   770d4:	mov	r1, r9
   770d8:	mov	r2, r8
   770dc:	bl	1b5dc <fputs@plt+0xa1f4>
   770e0:	mov	r1, r0
   770e4:	mov	r0, r4
   770e8:	sub	sp, fp, #28
   770ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   770f0:	b	18e18 <fputs@plt+0x7a30>
   770f4:	movw	r1, #33129	; 0x8169
   770f8:	movt	r1, #8
   770fc:	mov	r0, r4
   77100:	mvn	r2, #0
   77104:	bl	18bec <fputs@plt+0x7804>
   77108:	sub	sp, fp, #28
   7710c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77110:	push	{r4, sl, fp, lr}
   77114:	add	fp, sp, #8
   77118:	sub	sp, sp, #8
   7711c:	mov	r4, r2
   77120:	mov	r2, #0
   77124:	str	r2, [sp]
   77128:	mov	r2, #2
   7712c:	mov	r3, #1
   77130:	bl	1e544 <fputs@plt+0xd15c>
   77134:	cmp	r0, #0
   77138:	ldrhne	r1, [r0, #2]
   7713c:	orrne	r1, r1, r4
   77140:	strhne	r1, [r0, #2]
   77144:	sub	sp, fp, #8
   77148:	pop	{r4, sl, fp, pc}
   7714c:	push	{r4, r5, r6, sl, fp, lr}
   77150:	add	fp, sp, #16
   77154:	cmp	r1, #0
   77158:	beq	771b0 <fputs@plt+0x65dc8>
   7715c:	mov	r4, r1
   77160:	mov	r5, r0
   77164:	mov	r6, #1
   77168:	ldr	r1, [r4, #8]
   7716c:	mov	r0, r5
   77170:	bl	6205c <fputs@plt+0x50c74>
   77174:	cmp	r0, #0
   77178:	bne	771b4 <fputs@plt+0x65dcc>
   7717c:	ldr	r1, [r4, #16]
   77180:	mov	r0, r5
   77184:	bl	62130 <fputs@plt+0x50d48>
   77188:	cmp	r0, #0
   7718c:	bne	771b4 <fputs@plt+0x65dcc>
   77190:	ldr	r1, [r4, #20]
   77194:	mov	r0, r5
   77198:	bl	621f8 <fputs@plt+0x50e10>
   7719c:	cmp	r0, #0
   771a0:	bne	771b4 <fputs@plt+0x65dcc>
   771a4:	ldr	r4, [r4, #28]
   771a8:	cmp	r4, #0
   771ac:	bne	77168 <fputs@plt+0x65d80>
   771b0:	mov	r6, #0
   771b4:	mov	r0, r6
   771b8:	pop	{r4, r5, r6, sl, fp, pc}
   771bc:	push	{r4, r5, r6, sl, fp, lr}
   771c0:	add	fp, sp, #16
   771c4:	mov	r6, r2
   771c8:	mov	r4, r1
   771cc:	ldr	r1, [r2, #4]
   771d0:	add	r2, r1, #37	; 0x25
   771d4:	mov	r3, #0
   771d8:	bl	19774 <fputs@plt+0x838c>
   771dc:	mov	r5, r0
   771e0:	cmp	r0, #0
   771e4:	beq	77208 <fputs@plt+0x65e20>
   771e8:	ldm	r6, {r1, r2}
   771ec:	add	r6, r5, #36	; 0x24
   771f0:	mov	r0, r6
   771f4:	bl	11244 <memcpy@plt>
   771f8:	mov	r0, r6
   771fc:	bl	5c488 <fputs@plt+0x4b0a0>
   77200:	strb	r4, [r5]
   77204:	str	r6, [r5, #12]
   77208:	mov	r0, r5
   7720c:	pop	{r4, r5, r6, sl, fp, pc}
   77210:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77214:	add	fp, sp, #28
   77218:	sub	sp, sp, #44	; 0x2c
   7721c:	mov	r4, r2
   77220:	mov	r8, r0
   77224:	bl	195a8 <fputs@plt+0x81c0>
   77228:	mov	r5, r0
   7722c:	mov	r7, #0
   77230:	str	r7, [fp, #-32]	; 0xffffffe0
   77234:	str	r7, [sp, #36]	; 0x24
   77238:	str	r7, [sp, #28]
   7723c:	ldr	r0, [r4]
   77240:	bl	18740 <fputs@plt+0x7358>
   77244:	mov	sl, r0
   77248:	movw	r6, #61851	; 0xf19b
   7724c:	movt	r6, #7
   77250:	cmp	r0, #0
   77254:	moveq	sl, r6
   77258:	ldr	r0, [r4, #4]
   7725c:	bl	18740 <fputs@plt+0x7358>
   77260:	mov	r4, r0
   77264:	cmp	r0, #0
   77268:	moveq	r4, r6
   7726c:	ldr	r0, [r5, #20]
   77270:	ldr	r2, [r5, #120]	; 0x78
   77274:	add	r1, r2, #2
   77278:	cmp	r0, r1
   7727c:	bge	772f8 <fputs@plt+0x65f10>
   77280:	ldrb	r0, [r5, #67]	; 0x43
   77284:	cmp	r0, #0
   77288:	beq	7730c <fputs@plt+0x65f24>
   7728c:	ldr	r1, [r5, #16]
   77290:	ldr	r3, [r5, #20]
   77294:	cmp	r3, #1
   77298:	blt	772c8 <fputs@plt+0x65ee0>
   7729c:	mov	r7, #0
   772a0:	ldr	r0, [r1, r7, lsl #4]
   772a4:	mov	r1, r4
   772a8:	bl	15bb4 <fputs@plt+0x47cc>
   772ac:	cmp	r0, #0
   772b0:	beq	7735c <fputs@plt+0x65f74>
   772b4:	add	r7, r7, #1
   772b8:	ldr	r1, [r5, #16]
   772bc:	ldr	r3, [r5, #20]
   772c0:	cmp	r7, r3
   772c4:	blt	772a0 <fputs@plt+0x65eb8>
   772c8:	add	r0, r5, #392	; 0x188
   772cc:	cmp	r1, r0
   772d0:	beq	77388 <fputs@plt+0x65fa0>
   772d4:	mov	r0, #16
   772d8:	add	r2, r0, r3, lsl #4
   772dc:	mov	r0, r5
   772e0:	mov	r3, #0
   772e4:	bl	20b40 <fputs@plt+0xf758>
   772e8:	mov	r9, r0
   772ec:	cmp	r0, #0
   772f0:	bne	773bc <fputs@plt+0x65fd4>
   772f4:	b	77354 <fputs@plt+0x65f6c>
   772f8:	movw	r1, #33548	; 0x830c
   772fc:	movt	r1, #8
   77300:	mov	r0, r5
   77304:	bl	1aabc <fputs@plt+0x96d4>
   77308:	b	7731c <fputs@plt+0x65f34>
   7730c:	movw	r1, #33585	; 0x8331
   77310:	movt	r1, #8
   77314:	mov	r0, r5
   77318:	bl	1aabc <fputs@plt+0x96d4>
   7731c:	mov	r1, r0
   77320:	str	r0, [sp, #28]
   77324:	cmp	r1, #0
   77328:	beq	77344 <fputs@plt+0x65f5c>
   7732c:	mov	r0, r8
   77330:	mvn	r2, #0
   77334:	bl	18bec <fputs@plt+0x7804>
   77338:	ldr	r1, [sp, #28]
   7733c:	mov	r0, r5
   77340:	bl	13ddc <fputs@plt+0x29f4>
   77344:	cmp	r7, #0
   77348:	movne	r0, r8
   7734c:	movne	r1, r7
   77350:	blne	19060 <fputs@plt+0x7c78>
   77354:	sub	sp, fp, #28
   77358:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7735c:	movw	r1, #33627	; 0x835b
   77360:	movt	r1, #8
   77364:	mov	r0, r5
   77368:	mov	r2, r4
   7736c:	bl	1aabc <fputs@plt+0x96d4>
   77370:	mov	r1, r0
   77374:	str	r0, [sp, #28]
   77378:	mov	r7, #0
   7737c:	cmp	r1, #0
   77380:	bne	7732c <fputs@plt+0x65f44>
   77384:	b	77344 <fputs@plt+0x65f5c>
   77388:	mov	r0, r5
   7738c:	mov	r2, #48	; 0x30
   77390:	mov	r3, #0
   77394:	bl	20bb8 <fputs@plt+0xf7d0>
   77398:	cmp	r0, #0
   7739c:	beq	77354 <fputs@plt+0x65f6c>
   773a0:	mov	r9, r0
   773a4:	ldr	r0, [r5, #16]
   773a8:	vld1.32	{d16-d17}, [r0]!
   773ac:	vld1.32	{d18-d19}, [r0]
   773b0:	mov	r0, r9
   773b4:	vst1.32	{d16-d17}, [r0]!
   773b8:	vst1.32	{d18-d19}, [r0]
   773bc:	str	r9, [r5, #16]
   773c0:	ldr	r6, [r5, #20]
   773c4:	vmov.i32	q8, #0	; 0x00000000
   773c8:	add	r7, r9, r6, lsl #4
   773cc:	vst1.32	{d16-d17}, [r7]
   773d0:	ldr	r0, [r5, #48]	; 0x30
   773d4:	str	r0, [sp, #32]
   773d8:	ldr	r0, [r5]
   773dc:	ldr	r0, [r0, #16]
   773e0:	add	r1, sp, #36	; 0x24
   773e4:	sub	r2, fp, #32
   773e8:	str	r2, [sp]
   773ec:	str	r1, [sp, #4]
   773f0:	add	r2, sp, #32
   773f4:	add	r3, sp, #24
   773f8:	mov	r1, sl
   773fc:	bl	777d8 <fputs@plt+0x663f0>
   77400:	cmp	r0, #0
   77404:	beq	77438 <fputs@plt+0x66050>
   77408:	cmp	r0, #7
   7740c:	moveq	r0, r5
   77410:	bleq	19164 <fputs@plt+0x7d7c>
   77414:	ldr	r4, [sp, #36]	; 0x24
   77418:	mov	r0, r8
   7741c:	mov	r1, r4
   77420:	mvn	r2, #0
   77424:	bl	18bec <fputs@plt+0x7804>
   77428:	mov	r0, r4
   7742c:	bl	14294 <fputs@plt+0x2eac>
   77430:	sub	sp, fp, #28
   77434:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77438:	str	r6, [sp, #16]
   7743c:	ldr	r0, [sp, #32]
   77440:	orr	r1, r0, #256	; 0x100
   77444:	str	r1, [sp, #32]
   77448:	ldr	r0, [sp, #24]
   7744c:	ldr	r6, [fp, #-32]	; 0xffffffe0
   77450:	mov	r2, #0
   77454:	str	r2, [sp]
   77458:	str	r1, [sp, #4]
   7745c:	str	r7, [sp, #20]
   77460:	add	r3, r7, #4
   77464:	mov	r1, r6
   77468:	mov	r2, r5
   7746c:	str	r3, [sp, #12]
   77470:	bl	23a84 <fputs@plt+0x1269c>
   77474:	mov	r7, r0
   77478:	mov	r0, r6
   7747c:	bl	14294 <fputs@plt+0x2eac>
   77480:	ldr	r0, [r5, #20]
   77484:	add	r0, r0, #1
   77488:	str	r0, [r5, #20]
   7748c:	cmp	r7, #0
   77490:	beq	774bc <fputs@plt+0x660d4>
   77494:	cmp	r7, #19
   77498:	ldr	r6, [sp, #16]
   7749c:	bne	77570 <fputs@plt+0x66188>
   774a0:	movw	r1, #33657	; 0x8379
   774a4:	movt	r1, #8
   774a8:	mov	r0, r5
   774ac:	bl	1aabc <fputs@plt+0x96d4>
   774b0:	str	r0, [sp, #28]
   774b4:	mov	r7, #1
   774b8:	b	77570 <fputs@plt+0x66188>
   774bc:	ldr	r6, [sp, #12]
   774c0:	ldr	r1, [r6]
   774c4:	mov	r0, r5
   774c8:	bl	77d5c <fputs@plt+0x66974>
   774cc:	ldr	r1, [sp, #20]
   774d0:	str	r0, [r1, #12]
   774d4:	cmp	r0, #0
   774d8:	beq	77518 <fputs@plt+0x66130>
   774dc:	ldrb	r1, [r0, #76]	; 0x4c
   774e0:	mov	r7, #0
   774e4:	cmp	r1, #0
   774e8:	beq	7751c <fputs@plt+0x66134>
   774ec:	ldrb	r1, [r5, #66]	; 0x42
   774f0:	ldrb	r0, [r0, #77]	; 0x4d
   774f4:	cmp	r0, r1
   774f8:	beq	7751c <fputs@plt+0x66134>
   774fc:	movw	r1, #33686	; 0x8396
   77500:	movt	r1, #8
   77504:	mov	r0, r5
   77508:	bl	1aabc <fputs@plt+0x96d4>
   7750c:	str	r0, [sp, #28]
   77510:	mov	r7, #1
   77514:	b	7751c <fputs@plt+0x66134>
   77518:	mov	r7, #7
   7751c:	ldr	r0, [r6]
   77520:	bl	17004 <fputs@plt+0x5c1c>
   77524:	ldr	r0, [r6]
   77528:	bl	13b28 <fputs@plt+0x2740>
   7752c:	ldrb	r1, [r5, #71]	; 0x47
   77530:	bl	768a4 <fputs@plt+0x654bc>
   77534:	ldr	r0, [r6]
   77538:	str	r0, [sp, #8]
   7753c:	ldr	r0, [r5, #16]
   77540:	ldr	r0, [r0, #4]
   77544:	mvn	r1, #0
   77548:	bl	767f8 <fputs@plt+0x65410>
   7754c:	mov	r1, r0
   77550:	ldr	r0, [sp, #8]
   77554:	bl	767f8 <fputs@plt+0x65410>
   77558:	ldr	r0, [r6]
   7755c:	ldr	r1, [r5, #24]
   77560:	and	r1, r1, #56	; 0x38
   77564:	orr	r1, r1, #3
   77568:	bl	76ec4 <fputs@plt+0x65adc>
   7756c:	ldr	r6, [sp, #16]
   77570:	mov	r0, #3
   77574:	ldr	r1, [sp, #20]
   77578:	strb	r0, [r1, #8]
   7757c:	mov	r0, r5
   77580:	mov	r1, r4
   77584:	bl	19540 <fputs@plt+0x8158>
   77588:	str	r0, [r9, r6, lsl #4]
   7758c:	orrs	r0, r7, r0
   77590:	movweq	r7, #7
   77594:	cmp	r7, #0
   77598:	bne	775bc <fputs@plt+0x661d4>
   7759c:	mov	r0, r5
   775a0:	bl	13ae4 <fputs@plt+0x26fc>
   775a4:	add	r1, sp, #28
   775a8:	mov	r0, r5
   775ac:	bl	1f764 <fputs@plt+0xe37c>
   775b0:	mov	r7, r0
   775b4:	cmp	r0, #0
   775b8:	beq	77354 <fputs@plt+0x65f6c>
   775bc:	ldrd	r0, [r5, #16]
   775c0:	sub	r4, r1, #1
   775c4:	add	r0, r0, r4, lsl #4
   775c8:	ldr	r0, [r0, #4]
   775cc:	cmp	r0, #0
   775d0:	beq	775ec <fputs@plt+0x66204>
   775d4:	bl	30aa0 <fputs@plt+0x1f6b8>
   775d8:	ldr	r0, [r5, #16]
   775dc:	add	r0, r0, r4, lsl #4
   775e0:	mov	r1, #0
   775e4:	str	r1, [r0, #12]
   775e8:	str	r1, [r0, #4]
   775ec:	mov	r0, r5
   775f0:	bl	17990 <fputs@plt+0x65a8>
   775f4:	str	r4, [r5, #20]
   775f8:	movw	r0, #3082	; 0xc0a
   775fc:	cmp	r7, r0
   77600:	cmpne	r7, #7
   77604:	bne	77628 <fputs@plt+0x66240>
   77608:	mov	r0, r5
   7760c:	bl	19164 <fputs@plt+0x7d7c>
   77610:	ldr	r1, [sp, #28]
   77614:	mov	r0, r5
   77618:	bl	13ddc <fputs@plt+0x29f4>
   7761c:	movw	r1, #20927	; 0x51bf
   77620:	movt	r1, #8
   77624:	b	77314 <fputs@plt+0x65f2c>
   77628:	ldr	r1, [sp, #28]
   7762c:	cmp	r1, #0
   77630:	bne	7732c <fputs@plt+0x65f44>
   77634:	movw	r1, #33754	; 0x83da
   77638:	movt	r1, #8
   7763c:	mov	r0, r5
   77640:	mov	r2, sl
   77644:	b	77304 <fputs@plt+0x65f1c>
   77648:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7764c:	add	fp, sp, #28
   77650:	sub	sp, sp, #52	; 0x34
   77654:	mov	r8, r3
   77658:	mov	sl, r2
   7765c:	str	r1, [sp, #16]
   77660:	mov	r7, r0
   77664:	vmov.i32	q8, #0	; 0x00000000
   77668:	ldr	r4, [r0]
   7766c:	add	r0, sp, #20
   77670:	add	r1, r0, #16
   77674:	vst1.32	{d16-d17}, [r1]
   77678:	add	r1, r0, #4
   7767c:	vst1.32	{d16-d17}, [r1]
   77680:	str	r7, [sp, #20]
   77684:	ldr	r6, [fp, #8]
   77688:	mov	r1, r6
   7768c:	bl	77df8 <fputs@plt+0x66a10>
   77690:	ldr	r9, [fp, #16]
   77694:	ldr	r5, [fp, #12]
   77698:	cmp	r0, #0
   7769c:	bne	776c8 <fputs@plt+0x662e0>
   776a0:	add	r0, sp, #20
   776a4:	mov	r1, r5
   776a8:	bl	77df8 <fputs@plt+0x66a10>
   776ac:	cmp	r0, #0
   776b0:	bne	776c8 <fputs@plt+0x662e0>
   776b4:	add	r0, sp, #20
   776b8:	mov	r1, r9
   776bc:	bl	77df8 <fputs@plt+0x66a10>
   776c0:	cmp	r0, #0
   776c4:	beq	776f4 <fputs@plt+0x6630c>
   776c8:	mov	r0, r4
   776cc:	mov	r1, r6
   776d0:	bl	4455c <fputs@plt+0x33174>
   776d4:	mov	r0, r4
   776d8:	mov	r1, r5
   776dc:	bl	4455c <fputs@plt+0x33174>
   776e0:	mov	r0, r4
   776e4:	mov	r1, r9
   776e8:	bl	4455c <fputs@plt+0x33174>
   776ec:	sub	sp, fp, #28
   776f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   776f4:	cmp	r8, #0
   776f8:	beq	7772c <fputs@plt+0x66344>
   776fc:	ldrb	r1, [r8]
   77700:	mov	r0, #0
   77704:	cmp	r1, #97	; 0x61
   77708:	mov	r2, #0
   7770c:	ldreq	r2, [r8, #8]
   77710:	str	r0, [sp]
   77714:	mov	r0, r7
   77718:	ldr	r1, [sp, #16]
   7771c:	mov	r3, #0
   77720:	bl	5c38c <fputs@plt+0x4afa4>
   77724:	cmp	r0, #0
   77728:	bne	776c8 <fputs@plt+0x662e0>
   7772c:	mov	r0, r7
   77730:	bl	567e0 <fputs@plt+0x453f8>
   77734:	str	r0, [sp, #12]
   77738:	mov	r0, r7
   7773c:	mov	r1, #4
   77740:	bl	58af8 <fputs@plt+0x47710>
   77744:	mov	r8, r0
   77748:	mov	r0, r7
   7774c:	mov	r1, r6
   77750:	mov	r2, r8
   77754:	bl	56a30 <fputs@plt+0x45648>
   77758:	add	r2, r8, #1
   7775c:	mov	r0, r7
   77760:	mov	r1, r5
   77764:	bl	56a30 <fputs@plt+0x45648>
   77768:	add	r2, r8, #2
   7776c:	mov	r0, r7
   77770:	ldr	r7, [sp, #12]
   77774:	mov	r1, r9
   77778:	bl	56a30 <fputs@plt+0x45648>
   7777c:	cmp	r7, #0
   77780:	beq	776c8 <fputs@plt+0x662e0>
   77784:	ldrsb	r0, [sl]
   77788:	mvn	r1, #4
   7778c:	add	r2, r8, #3
   77790:	stm	sp, {r2, sl}
   77794:	str	r1, [sp, #8]
   77798:	sub	r3, r2, r0
   7779c:	mov	r0, r7
   777a0:	mov	r1, #35	; 0x23
   777a4:	mov	r2, #0
   777a8:	bl	568bc <fputs@plt+0x454d4>
   777ac:	ldrb	r1, [sl]
   777b0:	mov	r0, r7
   777b4:	bl	1abf0 <fputs@plt+0x9808>
   777b8:	ldr	r0, [sp, #16]
   777bc:	sub	r0, r0, #24
   777c0:	clz	r0, r0
   777c4:	lsr	r2, r0, #5
   777c8:	mov	r0, r7
   777cc:	mov	r1, #147	; 0x93
   777d0:	bl	587b0 <fputs@plt+0x473c8>
   777d4:	b	776c8 <fputs@plt+0x662e0>
   777d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   777dc:	add	fp, sp, #28
   777e0:	sub	sp, sp, #28
   777e4:	mov	r5, r3
   777e8:	mov	r8, r2
   777ec:	mov	r7, r1
   777f0:	mov	sl, r0
   777f4:	ldr	r4, [r2]
   777f8:	mov	r0, r1
   777fc:	bl	13690 <fputs@plt+0x22a8>
   77800:	mov	r6, r0
   77804:	cmp	r0, #5
   77808:	blt	77840 <fputs@plt+0x66458>
   7780c:	movw	r0, #41272	; 0xa138
   77810:	movt	r0, #9
   77814:	ldr	r0, [r0, #12]
   77818:	and	r1, r4, #64	; 0x40
   7781c:	orrs	r0, r0, r1
   77820:	beq	77840 <fputs@plt+0x66458>
   77824:	movw	r1, #33782	; 0x83f6
   77828:	movt	r1, #8
   7782c:	mov	r0, r7
   77830:	mov	r2, #5
   77834:	bl	11250 <bcmp@plt>
   77838:	cmp	r0, #0
   7783c:	beq	778a4 <fputs@plt+0x664bc>
   77840:	add	r0, r6, #2
   77844:	asr	r1, r0, #31
   77848:	bl	14264 <fputs@plt+0x2e7c>
   7784c:	cmp	r0, #0
   77850:	beq	77910 <fputs@plt+0x66528>
   77854:	mov	r9, r0
   77858:	mov	r1, r7
   7785c:	mov	r2, r6
   77860:	bl	11244 <memcpy@plt>
   77864:	add	r0, r9, r6
   77868:	mov	r1, #0
   7786c:	strh	r1, [r0]
   77870:	bic	r4, r4, #64	; 0x40
   77874:	mov	r0, sl
   77878:	bl	13e78 <fputs@plt+0x2a90>
   7787c:	str	r0, [r5]
   77880:	mov	r6, #0
   77884:	cmp	r0, #0
   77888:	bne	77d10 <fputs@plt+0x66928>
   7788c:	movw	r0, #33902	; 0x846e
   77890:	movt	r0, #8
   77894:	mov	r1, sl
   77898:	bl	158b0 <fputs@plt+0x44c8>
   7789c:	mov	r6, #1
   778a0:	b	77cfc <fputs@plt+0x66914>
   778a4:	str	r5, [sp, #16]
   778a8:	orr	r0, r4, #64	; 0x40
   778ac:	str	r0, [sp, #20]
   778b0:	add	r0, r6, #2
   778b4:	asr	r1, r0, #31
   778b8:	mov	r2, r7
   778bc:	adds	r3, r0, #1
   778c0:	adc	r5, r1, #0
   778c4:	ldrb	r4, [r2], #1
   778c8:	cmp	r4, #38	; 0x26
   778cc:	moveq	r0, r3
   778d0:	moveq	r1, r5
   778d4:	subs	r6, r6, #1
   778d8:	bne	778bc <fputs@plt+0x664d4>
   778dc:	bl	14264 <fputs@plt+0x2e7c>
   778e0:	cmp	r0, #0
   778e4:	beq	77910 <fputs@plt+0x66528>
   778e8:	mov	r9, r0
   778ec:	ldrb	r0, [r7, #5]
   778f0:	mov	r5, #5
   778f4:	cmp	r0, #47	; 0x2f
   778f8:	bne	7797c <fputs@plt+0x66594>
   778fc:	ldrb	r0, [r7, #6]
   77900:	cmp	r0, #47	; 0x2f
   77904:	bne	7797c <fputs@plt+0x66594>
   77908:	mov	r5, #7
   7790c:	b	7791c <fputs@plt+0x66534>
   77910:	mov	r6, #7
   77914:	b	77d1c <fputs@plt+0x66934>
   77918:	add	r5, r5, #1
   7791c:	ldrb	r0, [r7, r5]
   77920:	cmp	r0, #0
   77924:	cmpne	r0, #47	; 0x2f
   77928:	bne	77918 <fputs@plt+0x66530>
   7792c:	cmp	r5, #16
   77930:	beq	77940 <fputs@plt+0x66558>
   77934:	cmp	r5, #7
   77938:	beq	7797c <fputs@plt+0x66594>
   7793c:	b	7795c <fputs@plt+0x66574>
   77940:	add	r1, r7, #7
   77944:	movw	r0, #33788	; 0x83fc
   77948:	movt	r0, #8
   7794c:	mov	r2, #9
   77950:	bl	11250 <bcmp@plt>
   77954:	cmp	r0, #0
   77958:	beq	77978 <fputs@plt+0x66590>
   7795c:	sub	r1, r5, #7
   77960:	add	r2, r7, #7
   77964:	movw	r0, #33798	; 0x8406
   77968:	movt	r0, #8
   7796c:	bl	158b0 <fputs@plt+0x44c8>
   77970:	mov	r6, #1
   77974:	b	77cf8 <fputs@plt+0x66910>
   77978:	mov	r5, #16
   7797c:	str	sl, [sp, #8]
   77980:	str	r8, [sp, #12]
   77984:	mov	ip, #0
   77988:	sub	r8, ip, #1
   7798c:	movw	lr, #6044	; 0x179c
   77990:	movt	lr, #8
   77994:	mov	sl, #0
   77998:	str	r9, [sp, #24]
   7799c:	ldrb	r1, [r7, r5]
   779a0:	cmp	r1, #0
   779a4:	cmpne	r1, #35	; 0x23
   779a8:	beq	77b34 <fputs@plt+0x6674c>
   779ac:	add	r2, r5, #1
   779b0:	cmp	r1, #37	; 0x25
   779b4:	bne	779dc <fputs@plt+0x665f4>
   779b8:	ldrb	r0, [r7, r2]
   779bc:	ldrb	r3, [lr, r0]
   779c0:	tst	r3, #8
   779c4:	beq	779dc <fputs@plt+0x665f4>
   779c8:	add	r3, r5, r7
   779cc:	ldrb	r6, [r3, #2]
   779d0:	ldrb	r3, [lr, r6]
   779d4:	tst	r3, #8
   779d8:	bne	77a44 <fputs@plt+0x6665c>
   779dc:	cmp	sl, #1
   779e0:	bne	77ac8 <fputs@plt+0x666e0>
   779e4:	cmp	r1, #61	; 0x3d
   779e8:	cmpne	r1, #38	; 0x26
   779ec:	bne	77ae8 <fputs@plt+0x66700>
   779f0:	ldrb	r0, [r9, r8]
   779f4:	cmp	r0, #0
   779f8:	beq	77a1c <fputs@plt+0x66634>
   779fc:	cmp	r1, #38	; 0x26
   77a00:	bne	77af0 <fputs@plt+0x66708>
   77a04:	mov	r1, #0
   77a08:	strb	r1, [r9, ip]
   77a0c:	add	ip, ip, #1
   77a10:	mov	sl, #1
   77a14:	b	77b0c <fputs@plt+0x66724>
   77a18:	add	r5, r5, #1
   77a1c:	add	r0, r7, r5
   77a20:	ldrb	r0, [r0, #1]
   77a24:	cmp	r0, #0
   77a28:	beq	77a3c <fputs@plt+0x66654>
   77a2c:	cmp	r0, #35	; 0x23
   77a30:	ldrbne	r0, [r7, r5]
   77a34:	cmpne	r0, #38	; 0x26
   77a38:	bne	77a18 <fputs@plt+0x66630>
   77a3c:	add	r5, r5, #1
   77a40:	b	7799c <fputs@plt+0x665b4>
   77a44:	mov	r9, ip
   77a48:	bl	43df4 <fputs@plt+0x32a0c>
   77a4c:	mov	r4, r0
   77a50:	mov	r0, r6
   77a54:	bl	43df4 <fputs@plt+0x32a0c>
   77a58:	add	r1, r0, r4, lsl #4
   77a5c:	add	r5, r5, #3
   77a60:	mov	ip, r9
   77a64:	cmp	r1, #0
   77a68:	bne	77b20 <fputs@plt+0x66738>
   77a6c:	ldr	r9, [sp, #24]
   77a70:	movw	r4, #6044	; 0x179c
   77a74:	movt	r4, #8
   77a78:	mov	lr, r4
   77a7c:	ldrb	r0, [r7, r5]
   77a80:	cmp	r0, #0
   77a84:	cmpne	r0, #35	; 0x23
   77a88:	beq	7799c <fputs@plt+0x665b4>
   77a8c:	cmp	sl, #0
   77a90:	cmpeq	r0, #63	; 0x3f
   77a94:	beq	7799c <fputs@plt+0x665b4>
   77a98:	cmp	sl, #1
   77a9c:	bne	77ab4 <fputs@plt+0x666cc>
   77aa0:	cmp	r0, #38	; 0x26
   77aa4:	beq	7799c <fputs@plt+0x665b4>
   77aa8:	cmp	r0, #61	; 0x3d
   77aac:	bne	77ac0 <fputs@plt+0x666d8>
   77ab0:	b	7799c <fputs@plt+0x665b4>
   77ab4:	cmp	sl, #2
   77ab8:	cmpeq	r0, #38	; 0x26
   77abc:	beq	7799c <fputs@plt+0x665b4>
   77ac0:	add	r5, r5, #1
   77ac4:	b	77a7c <fputs@plt+0x66694>
   77ac8:	cmp	sl, #0
   77acc:	beq	77af8 <fputs@plt+0x66710>
   77ad0:	cmp	sl, #2
   77ad4:	bne	77b0c <fputs@plt+0x66724>
   77ad8:	mov	sl, #2
   77adc:	cmp	r1, #38	; 0x26
   77ae0:	beq	77b04 <fputs@plt+0x6671c>
   77ae4:	b	77b0c <fputs@plt+0x66724>
   77ae8:	mov	sl, #1
   77aec:	b	77b0c <fputs@plt+0x66724>
   77af0:	mov	sl, #2
   77af4:	b	77b08 <fputs@plt+0x66720>
   77af8:	mov	sl, #0
   77afc:	cmp	r1, #63	; 0x3f
   77b00:	bne	77b0c <fputs@plt+0x66724>
   77b04:	mov	sl, #1
   77b08:	mov	r1, #0
   77b0c:	mov	r5, r2
   77b10:	strb	r1, [r9, ip]
   77b14:	add	ip, ip, #1
   77b18:	sub	r8, ip, #1
   77b1c:	b	7799c <fputs@plt+0x665b4>
   77b20:	ldr	r9, [sp, #24]
   77b24:	movw	r4, #6044	; 0x179c
   77b28:	movt	r4, #8
   77b2c:	mov	lr, r4
   77b30:	b	77b10 <fputs@plt+0x66728>
   77b34:	cmp	sl, #1
   77b38:	moveq	r0, #0
   77b3c:	strbeq	r0, [r9, ip]
   77b40:	addeq	ip, ip, #1
   77b44:	ldr	r8, [sp, #12]
   77b48:	ldr	sl, [sp, #8]
   77b4c:	ldr	r5, [sp, #16]
   77b50:	add	r0, r9, ip
   77b54:	mov	r1, #0
   77b58:	strh	r1, [r0]
   77b5c:	mov	r0, r9
   77b60:	bl	13690 <fputs@plt+0x22a8>
   77b64:	add	r7, r0, r9
   77b68:	ldrb	r0, [r7, #1]!
   77b6c:	cmp	r0, #0
   77b70:	beq	77d28 <fputs@plt+0x66940>
   77b74:	movw	r4, #33830	; 0x8426
   77b78:	movt	r4, #8
   77b7c:	b	77ba8 <fputs@plt+0x667c0>
   77b80:	mov	r0, r4
   77b84:	mov	r1, r7
   77b88:	mov	r2, #5
   77b8c:	bl	11250 <bcmp@plt>
   77b90:	cmp	r0, #0
   77b94:	beq	77c3c <fputs@plt+0x66854>
   77b98:	add	r7, sl, r6
   77b9c:	ldrb	r0, [r7, #1]!
   77ba0:	cmp	r0, #0
   77ba4:	beq	77d30 <fputs@plt+0x66948>
   77ba8:	mov	r0, r7
   77bac:	bl	13690 <fputs@plt+0x22a8>
   77bb0:	mov	r8, r0
   77bb4:	add	r0, r0, r7
   77bb8:	add	r6, r0, #1
   77bbc:	mov	r0, r6
   77bc0:	bl	13690 <fputs@plt+0x22a8>
   77bc4:	mov	sl, r0
   77bc8:	cmp	r8, #5
   77bcc:	beq	77b80 <fputs@plt+0x66798>
   77bd0:	cmp	r8, #4
   77bd4:	beq	77c00 <fputs@plt+0x66818>
   77bd8:	cmp	r8, #3
   77bdc:	bne	77b98 <fputs@plt+0x667b0>
   77be0:	movw	r0, #33826	; 0x8422
   77be4:	movt	r0, #8
   77be8:	mov	r1, r7
   77bec:	mov	r2, #3
   77bf0:	bl	11250 <bcmp@plt>
   77bf4:	cmp	r0, #0
   77bf8:	streq	r6, [sp, #8]
   77bfc:	b	77b98 <fputs@plt+0x667b0>
   77c00:	movw	r0, #31701	; 0x7bd5
   77c04:	movt	r0, #8
   77c08:	mov	r1, r7
   77c0c:	mov	r2, #4
   77c10:	bl	11250 <bcmp@plt>
   77c14:	cmp	r0, #0
   77c18:	bne	77b98 <fputs@plt+0x667b0>
   77c1c:	ldr	r0, [sp, #20]
   77c20:	and	r4, r0, #135	; 0x87
   77c24:	mvn	r8, #135	; 0x87
   77c28:	movw	r0, #17976	; 0x4638
   77c2c:	movt	r0, #8
   77c30:	movw	r1, #20518	; 0x5026
   77c34:	movt	r1, #8
   77c38:	b	77c50 <fputs@plt+0x66868>
   77c3c:	mov	r1, r4
   77c40:	mov	r4, #393216	; 0x60000
   77c44:	mvn	r8, #393216	; 0x60000
   77c48:	movw	r0, #17952	; 0x4620
   77c4c:	movt	r0, #8
   77c50:	str	r1, [sp, #4]
   77c54:	ldr	r7, [r0]
   77c58:	cmp	r7, #0
   77c5c:	beq	77cdc <fputs@plt+0x668f4>
   77c60:	add	r5, r0, #4
   77c64:	b	77c7c <fputs@plt+0x66894>
   77c68:	add	r0, r5, #8
   77c6c:	ldr	r7, [r5, #4]
   77c70:	cmp	r7, #0
   77c74:	mov	r5, r0
   77c78:	beq	77cdc <fputs@plt+0x668f4>
   77c7c:	mov	r0, r7
   77c80:	bl	13690 <fputs@plt+0x22a8>
   77c84:	cmp	sl, r0
   77c88:	bne	77c68 <fputs@plt+0x66880>
   77c8c:	mov	r0, r6
   77c90:	mov	r1, r7
   77c94:	mov	r2, sl
   77c98:	bl	11250 <bcmp@plt>
   77c9c:	cmp	r0, #0
   77ca0:	bne	77c68 <fputs@plt+0x66880>
   77ca4:	ldr	r0, [r5]
   77ca8:	cmp	r0, #0
   77cac:	beq	77cdc <fputs@plt+0x668f4>
   77cb0:	bic	r1, r0, #128	; 0x80
   77cb4:	cmp	r1, r4
   77cb8:	bgt	77d40 <fputs@plt+0x66958>
   77cbc:	ldr	r1, [sp, #20]
   77cc0:	and	r1, r8, r1
   77cc4:	orr	r0, r0, r1
   77cc8:	str	r0, [sp, #20]
   77ccc:	ldr	r5, [sp, #16]
   77cd0:	movw	r4, #33830	; 0x8426
   77cd4:	movt	r4, #8
   77cd8:	b	77b98 <fputs@plt+0x667b0>
   77cdc:	movw	r0, #33858	; 0x8442
   77ce0:	movt	r0, #8
   77ce4:	ldr	r1, [sp, #4]
   77ce8:	mov	r2, r6
   77cec:	bl	158b0 <fputs@plt+0x44c8>
   77cf0:	mov	r6, #1
   77cf4:	ldr	r8, [sp, #12]
   77cf8:	ldr	r4, [sp, #20]
   77cfc:	ldr	r1, [fp, #12]
   77d00:	str	r0, [r1]
   77d04:	mov	r0, r9
   77d08:	bl	14294 <fputs@plt+0x2eac>
   77d0c:	mov	r9, #0
   77d10:	ldr	r0, [fp, #8]
   77d14:	str	r4, [r8]
   77d18:	str	r9, [r0]
   77d1c:	mov	r0, r6
   77d20:	sub	sp, fp, #28
   77d24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77d28:	ldr	r4, [sp, #20]
   77d2c:	b	77874 <fputs@plt+0x6648c>
   77d30:	ldr	r8, [sp, #12]
   77d34:	ldr	r4, [sp, #20]
   77d38:	ldr	sl, [sp, #8]
   77d3c:	b	77874 <fputs@plt+0x6648c>
   77d40:	movw	r0, #33878	; 0x8456
   77d44:	movt	r0, #8
   77d48:	ldr	r1, [sp, #4]
   77d4c:	mov	r2, r6
   77d50:	bl	158b0 <fputs@plt+0x44c8>
   77d54:	mov	r6, #3
   77d58:	b	77cf4 <fputs@plt+0x6690c>
   77d5c:	push	{r4, r5, fp, lr}
   77d60:	add	fp, sp, #8
   77d64:	mov	r5, r0
   77d68:	cmp	r1, #0
   77d6c:	beq	77d88 <fputs@plt+0x669a0>
   77d70:	movw	r2, #55300	; 0xd804
   77d74:	movt	r2, #3
   77d78:	mov	r0, r1
   77d7c:	mov	r1, #84	; 0x54
   77d80:	bl	24910 <fputs@plt+0x13528>
   77d84:	b	77d98 <fputs@plt+0x669b0>
   77d88:	mov	r0, #0
   77d8c:	mov	r2, #84	; 0x54
   77d90:	mov	r3, #0
   77d94:	bl	19774 <fputs@plt+0x838c>
   77d98:	mov	r4, r0
   77d9c:	cmp	r0, #0
   77da0:	beq	77db8 <fputs@plt+0x669d0>
   77da4:	ldrb	r0, [r4, #76]	; 0x4c
   77da8:	cmp	r0, #0
   77dac:	beq	77dc8 <fputs@plt+0x669e0>
   77db0:	mov	r0, r4
   77db4:	pop	{r4, r5, fp, pc}
   77db8:	mov	r0, r5
   77dbc:	bl	19164 <fputs@plt+0x7d7c>
   77dc0:	mov	r0, r4
   77dc4:	pop	{r4, r5, fp, pc}
   77dc8:	add	r0, r4, #8
   77dcc:	bl	3d8d4 <fputs@plt+0x2c4ec>
   77dd0:	add	r0, r4, #24
   77dd4:	bl	3d8d4 <fputs@plt+0x2c4ec>
   77dd8:	add	r0, r4, #40	; 0x28
   77ddc:	bl	3d8d4 <fputs@plt+0x2c4ec>
   77de0:	add	r0, r4, #56	; 0x38
   77de4:	bl	3d8d4 <fputs@plt+0x2c4ec>
   77de8:	mov	r0, #1
   77dec:	strb	r0, [r4, #77]	; 0x4d
   77df0:	mov	r0, r4
   77df4:	pop	{r4, r5, fp, pc}
   77df8:	cmp	r1, #0
   77dfc:	beq	77e14 <fputs@plt+0x66a2c>
   77e00:	ldrb	r2, [r1]
   77e04:	cmp	r2, #27
   77e08:	bne	77e1c <fputs@plt+0x66a34>
   77e0c:	mov	r0, #97	; 0x61
   77e10:	strb	r0, [r1]
   77e14:	mov	r0, #0
   77e18:	bx	lr
   77e1c:	b	5d488 <fputs@plt+0x4c0a0>
   77e20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77e24:	add	fp, sp, #28
   77e28:	sub	sp, sp, #132	; 0x84
   77e2c:	mov	r9, r0
   77e30:	ldr	r0, [r2]
   77e34:	bl	18740 <fputs@plt+0x7358>
   77e38:	movw	sl, #61851	; 0xf19b
   77e3c:	movt	sl, #7
   77e40:	cmp	r0, #0
   77e44:	movne	sl, r0
   77e48:	mov	r0, r9
   77e4c:	bl	195a8 <fputs@plt+0x81c0>
   77e50:	mov	r6, r0
   77e54:	ldr	r0, [r0, #20]
   77e58:	cmp	r0, #1
   77e5c:	blt	77eb8 <fputs@plt+0x66ad0>
   77e60:	ldr	r5, [r6, #16]
   77e64:	mov	r4, #0
   77e68:	b	77e7c <fputs@plt+0x66a94>
   77e6c:	ldr	r0, [r6, #20]
   77e70:	add	r4, r4, #1
   77e74:	cmp	r4, r0
   77e78:	bge	77eb8 <fputs@plt+0x66ad0>
   77e7c:	add	r7, r5, r4, lsl #4
   77e80:	ldr	r0, [r7, #4]
   77e84:	cmp	r0, #0
   77e88:	beq	77e6c <fputs@plt+0x66a84>
   77e8c:	ldr	r0, [r5, r4, lsl #4]
   77e90:	mov	r1, sl
   77e94:	bl	15bb4 <fputs@plt+0x47cc>
   77e98:	cmp	r0, #0
   77e9c:	bne	77e6c <fputs@plt+0x66a84>
   77ea0:	cmp	r4, #1
   77ea4:	bhi	77ee8 <fputs@plt+0x66b00>
   77ea8:	add	r1, sp, #4
   77eac:	movw	r2, #33953	; 0x84a1
   77eb0:	movt	r2, #8
   77eb4:	b	77ec4 <fputs@plt+0x66adc>
   77eb8:	add	r1, sp, #4
   77ebc:	movw	r2, #33932	; 0x848c
   77ec0:	movt	r2, #8
   77ec4:	mov	r0, #128	; 0x80
   77ec8:	mov	r3, sl
   77ecc:	bl	15964 <fputs@plt+0x457c>
   77ed0:	add	r1, sp, #4
   77ed4:	mov	r0, r9
   77ed8:	mvn	r2, #0
   77edc:	bl	18bec <fputs@plt+0x7804>
   77ee0:	sub	sp, fp, #28
   77ee4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77ee8:	ldrb	r0, [r6, #67]	; 0x43
   77eec:	cmp	r0, #0
   77ef0:	beq	77f28 <fputs@plt+0x66b40>
   77ef4:	ldr	r8, [r7, #4]
   77ef8:	mov	r0, r8
   77efc:	bl	1733c <fputs@plt+0x5f54>
   77f00:	cmp	r0, #0
   77f04:	bne	77f18 <fputs@plt+0x66b30>
   77f08:	mov	r0, r8
   77f0c:	bl	77f64 <fputs@plt+0x66b7c>
   77f10:	cmp	r0, #0
   77f14:	beq	77f40 <fputs@plt+0x66b58>
   77f18:	add	r1, sp, #4
   77f1c:	movw	r2, #34021	; 0x84e5
   77f20:	movt	r2, #8
   77f24:	b	77ec4 <fputs@plt+0x66adc>
   77f28:	add	r1, sp, #4
   77f2c:	movw	r2, #33979	; 0x84bb
   77f30:	movt	r2, #8
   77f34:	mov	r0, #128	; 0x80
   77f38:	bl	15964 <fputs@plt+0x457c>
   77f3c:	b	77ed0 <fputs@plt+0x66ae8>
   77f40:	mov	r0, r8
   77f44:	bl	30aa0 <fputs@plt+0x1f6b8>
   77f48:	mov	r0, #0
   77f4c:	str	r0, [r7, #4]
   77f50:	str	r0, [r7, #12]
   77f54:	mov	r0, r6
   77f58:	bl	471f8 <fputs@plt+0x35e10>
   77f5c:	sub	sp, fp, #28
   77f60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77f64:	ldr	r0, [r0, #16]
   77f68:	cmp	r0, #0
   77f6c:	movwne	r0, #1
   77f70:	bx	lr
   77f74:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   77f78:	add	fp, sp, #24
   77f7c:	mov	r5, r0
   77f80:	ldr	r8, [r0]
   77f84:	ldr	r0, [r8, #20]
   77f88:	cmp	r0, #1
   77f8c:	blt	77fe4 <fputs@plt+0x66bfc>
   77f90:	mov	r4, r1
   77f94:	ldr	r9, [r8, #16]
   77f98:	mov	r6, #0
   77f9c:	b	77fb4 <fputs@plt+0x66bcc>
   77fa0:	add	r9, r9, #16
   77fa4:	add	r6, r6, #1
   77fa8:	ldr	r0, [r8, #20]
   77fac:	cmp	r6, r0
   77fb0:	bge	77fe4 <fputs@plt+0x66bfc>
   77fb4:	ldr	r0, [r9, #12]
   77fb8:	ldr	r7, [r0, #16]
   77fbc:	cmp	r7, #0
   77fc0:	beq	77fa0 <fputs@plt+0x66bb8>
   77fc4:	ldr	r1, [r7, #8]
   77fc8:	mov	r0, r5
   77fcc:	mov	r2, r4
   77fd0:	bl	77fe8 <fputs@plt+0x66c00>
   77fd4:	ldr	r7, [r7]
   77fd8:	cmp	r7, #0
   77fdc:	bne	77fc4 <fputs@plt+0x66bdc>
   77fe0:	b	77fa0 <fputs@plt+0x66bb8>
   77fe4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   77fe8:	push	{r4, r5, r6, r7, fp, lr}
   77fec:	add	fp, sp, #16
   77ff0:	ldr	r7, [r1, #8]
   77ff4:	cmp	r7, #0
   77ff8:	beq	78068 <fputs@plt+0x66c80>
   77ffc:	mov	r4, r2
   78000:	mov	r5, r1
   78004:	mov	r6, r0
   78008:	cmp	r4, #0
   7800c:	bne	78050 <fputs@plt+0x66c68>
   78010:	ldr	r1, [r5, #64]	; 0x40
   78014:	ldr	r0, [r6]
   78018:	bl	1ab5c <fputs@plt+0x9774>
   7801c:	mov	r2, r0
   78020:	mov	r0, r6
   78024:	mov	r1, #0
   78028:	bl	5c604 <fputs@plt+0x4b21c>
   7802c:	mov	r0, r6
   78030:	mov	r1, r7
   78034:	mvn	r2, #0
   78038:	bl	61cd0 <fputs@plt+0x508e8>
   7803c:	ldr	r7, [r7, #20]
   78040:	cmp	r7, #0
   78044:	beq	78068 <fputs@plt+0x66c80>
   78048:	cmp	r4, #0
   7804c:	beq	78010 <fputs@plt+0x66c28>
   78050:	mov	r0, r4
   78054:	mov	r1, r7
   78058:	bl	7806c <fputs@plt+0x66c84>
   7805c:	cmp	r0, #0
   78060:	bne	78010 <fputs@plt+0x66c28>
   78064:	b	7803c <fputs@plt+0x66c54>
   78068:	pop	{r4, r5, r6, r7, fp, pc}
   7806c:	push	{r4, r5, r6, r7, fp, lr}
   78070:	add	fp, sp, #16
   78074:	mov	r5, r0
   78078:	ldrh	r0, [r1, #52]	; 0x34
   7807c:	cmp	r0, #0
   78080:	beq	780d4 <fputs@plt+0x66cec>
   78084:	mov	r4, r1
   78088:	ldr	r6, [r1, #4]
   7808c:	mov	r7, #0
   78090:	b	780a8 <fputs@plt+0x66cc0>
   78094:	add	r6, r6, #2
   78098:	add	r7, r7, #1
   7809c:	ldrh	r0, [r4, #52]	; 0x34
   780a0:	cmp	r7, r0
   780a4:	bcs	780d4 <fputs@plt+0x66cec>
   780a8:	ldrsh	r0, [r6]
   780ac:	cmp	r0, #0
   780b0:	bmi	78094 <fputs@plt+0x66cac>
   780b4:	ldr	r0, [r4, #32]
   780b8:	ldr	r0, [r0, r7, lsl #2]
   780bc:	mov	r1, r5
   780c0:	bl	15bb4 <fputs@plt+0x47cc>
   780c4:	cmp	r0, #0
   780c8:	bne	78094 <fputs@plt+0x66cac>
   780cc:	mov	r0, #1
   780d0:	pop	{r4, r5, r6, r7, fp, pc}
   780d4:	mov	r0, #0
   780d8:	pop	{r4, r5, r6, r7, fp, pc}
   780dc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   780e0:	add	fp, sp, #24
   780e4:	sub	sp, sp, #8
   780e8:	mov	r8, r1
   780ec:	mov	r5, r0
   780f0:	ldr	r0, [r0]
   780f4:	ldr	r0, [r0, #16]
   780f8:	add	r0, r0, r1, lsl #4
   780fc:	ldr	r4, [r0, #12]
   78100:	mov	r6, #0
   78104:	mov	r0, r5
   78108:	mov	r1, #0
   7810c:	mov	r2, r8
   78110:	bl	5c604 <fputs@plt+0x4b21c>
   78114:	ldr	r9, [r5, #72]	; 0x48
   78118:	add	r0, r9, #3
   7811c:	str	r0, [r5, #72]	; 0x48
   78120:	str	r6, [sp]
   78124:	mov	r0, r5
   78128:	mov	r1, r8
   7812c:	mov	r2, r9
   78130:	mov	r3, #0
   78134:	bl	78244 <fputs@plt+0x66e5c>
   78138:	ldr	r7, [r4, #16]
   7813c:	cmp	r7, #0
   78140:	beq	78178 <fputs@plt+0x66d90>
   78144:	ldr	r4, [r5, #72]	; 0x48
   78148:	ldr	r0, [r5, #76]	; 0x4c
   7814c:	add	r6, r0, #1
   78150:	ldr	r1, [r7, #8]
   78154:	str	r6, [sp]
   78158:	str	r4, [sp, #4]
   7815c:	mov	r0, r5
   78160:	mov	r2, #0
   78164:	mov	r3, r9
   78168:	bl	783c4 <fputs@plt+0x66fdc>
   7816c:	ldr	r7, [r7]
   78170:	cmp	r7, #0
   78174:	bne	78150 <fputs@plt+0x66d68>
   78178:	mov	r0, r5
   7817c:	mov	r1, r8
   78180:	sub	sp, fp, #24
   78184:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   78188:	b	78aa4 <fputs@plt+0x676bc>
   7818c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   78190:	add	fp, sp, #24
   78194:	sub	sp, sp, #8
   78198:	mov	r8, r2
   7819c:	mov	r6, r1
   781a0:	mov	r4, r0
   781a4:	ldr	r1, [r1, #64]	; 0x40
   781a8:	ldr	r0, [r0]
   781ac:	bl	1ab5c <fputs@plt+0x9774>
   781b0:	mov	r7, r0
   781b4:	mov	r0, r4
   781b8:	mov	r1, #0
   781bc:	mov	r2, r7
   781c0:	bl	5c604 <fputs@plt+0x4b21c>
   781c4:	ldr	r5, [r4, #72]	; 0x48
   781c8:	add	r0, r5, #3
   781cc:	str	r0, [r4, #72]	; 0x48
   781d0:	movw	r0, #29772	; 0x744c
   781d4:	movt	r0, #8
   781d8:	movw	r1, #31637	; 0x7b95
   781dc:	movt	r1, #8
   781e0:	cmp	r8, #0
   781e4:	moveq	r1, r0
   781e8:	mov	r0, r8
   781ec:	moveq	r0, r6
   781f0:	ldr	r3, [r0]
   781f4:	str	r1, [sp]
   781f8:	mov	r0, r4
   781fc:	mov	r1, r7
   78200:	mov	r2, r5
   78204:	bl	78244 <fputs@plt+0x66e5c>
   78208:	ldr	r0, [r4, #72]	; 0x48
   7820c:	ldr	r1, [r4, #76]	; 0x4c
   78210:	add	r1, r1, #1
   78214:	str	r1, [sp]
   78218:	str	r0, [sp, #4]
   7821c:	mov	r0, r4
   78220:	mov	r1, r6
   78224:	mov	r2, r8
   78228:	mov	r3, r5
   7822c:	bl	783c4 <fputs@plt+0x66fdc>
   78230:	mov	r0, r4
   78234:	mov	r1, r7
   78238:	sub	sp, fp, #24
   7823c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   78240:	b	78aa4 <fputs@plt+0x676bc>
   78244:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78248:	add	fp, sp, #28
   7824c:	sub	sp, sp, #44	; 0x2c
   78250:	str	r3, [sp, #20]
   78254:	mov	r5, r2
   78258:	mov	r7, r1
   7825c:	mov	r6, r0
   78260:	ldr	r4, [r0]
   78264:	bl	567e0 <fputs@plt+0x453f8>
   78268:	str	r0, [sp, #12]
   7826c:	cmp	r0, #0
   78270:	beq	783bc <fputs@plt+0x66fd4>
   78274:	str	r6, [sp, #24]
   78278:	str	r5, [sp, #8]
   7827c:	movw	r0, #18044	; 0x467c
   78280:	movt	r0, #8
   78284:	add	r9, r0, #4
   78288:	ldr	r6, [r4, #16]
   7828c:	mov	r5, #0
   78290:	str	r4, [sp, #16]
   78294:	b	782c0 <fputs@plt+0x66ed8>
   78298:	ldr	r0, [sp, #12]
   7829c:	mov	r1, #119	; 0x77
   782a0:	mov	r2, r8
   782a4:	mov	r3, r7
   782a8:	bl	5722c <fputs@plt+0x45e44>
   782ac:	ldr	r4, [sp, #16]
   782b0:	add	r9, r9, #8
   782b4:	sub	r5, r5, #1
   782b8:	cmn	r5, #3
   782bc:	beq	7838c <fputs@plt+0x66fa4>
   782c0:	ldr	r2, [r6, r7, lsl #4]
   782c4:	ldr	sl, [r9, #-4]
   782c8:	mov	r0, r4
   782cc:	mov	r1, sl
   782d0:	bl	1f85c <fputs@plt+0xe474>
   782d4:	cmp	r0, #0
   782d8:	beq	78344 <fputs@plt+0x66f5c>
   782dc:	ldr	r8, [r0, #28]
   782e0:	add	r0, sp, #32
   782e4:	str	r8, [r0, -r5, lsl #2]
   782e8:	mov	r0, #0
   782ec:	add	r1, sp, #29
   782f0:	strb	r0, [r1, -r5]
   782f4:	str	sl, [sp]
   782f8:	ldr	r4, [sp, #24]
   782fc:	mov	r0, r4
   78300:	mov	r1, r7
   78304:	mov	r2, r8
   78308:	mov	r3, #1
   7830c:	bl	56c5c <fputs@plt+0x45874>
   78310:	ldr	r0, [sp, #20]
   78314:	cmp	r0, #0
   78318:	beq	78298 <fputs@plt+0x66eb0>
   7831c:	ldr	r2, [r6, r7, lsl #4]
   78320:	ldr	r1, [fp, #8]
   78324:	str	r1, [sp]
   78328:	str	r0, [sp, #4]
   7832c:	mov	r0, r4
   78330:	movw	r1, #29790	; 0x745e
   78334:	movt	r1, #8
   78338:	mov	r3, sl
   7833c:	bl	5d06c <fputs@plt+0x4bc84>
   78340:	b	782ac <fputs@plt+0x66ec4>
   78344:	cmp	r5, #0
   78348:	bne	782b0 <fputs@plt+0x66ec8>
   7834c:	ldr	r2, [r6, r7, lsl #4]
   78350:	ldr	r0, [r9]
   78354:	str	r0, [sp]
   78358:	ldr	r8, [sp, #24]
   7835c:	mov	r0, r8
   78360:	movw	r1, #34128	; 0x8550
   78364:	movt	r1, #8
   78368:	mov	r3, sl
   7836c:	bl	5d06c <fputs@plt+0x4bc84>
   78370:	ldr	r0, [r8, #396]	; 0x18c
   78374:	add	r1, sp, #32
   78378:	str	r0, [r1, -r5, lsl #2]
   7837c:	add	r0, sp, #29
   78380:	mov	r1, #16
   78384:	strb	r1, [r0, -r5]
   78388:	b	782b0 <fputs@plt+0x66ec8>
   7838c:	ldr	r3, [sp, #32]
   78390:	mov	r0, #3
   78394:	str	r7, [sp]
   78398:	str	r0, [sp, #4]
   7839c:	ldr	r4, [sp, #12]
   783a0:	mov	r0, r4
   783a4:	mov	r1, #55	; 0x37
   783a8:	ldr	r2, [sp, #8]
   783ac:	bl	1abac <fputs@plt+0x97c4>
   783b0:	ldrb	r1, [sp, #29]
   783b4:	mov	r0, r4
   783b8:	bl	1abf0 <fputs@plt+0x9808>
   783bc:	sub	sp, fp, #28
   783c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   783c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   783c8:	add	fp, sp, #28
   783cc:	sub	sp, sp, #108	; 0x6c
   783d0:	str	r3, [fp, #-52]	; 0xffffffcc
   783d4:	mov	r5, r2
   783d8:	mov	r7, r1
   783dc:	mov	r4, r0
   783e0:	ldr	r6, [r0]
   783e4:	ldr	r0, [r0, #76]	; 0x4c
   783e8:	ldr	r8, [fp, #8]
   783ec:	add	r1, r8, #7
   783f0:	cmp	r0, r1
   783f4:	str	r1, [fp, #-32]	; 0xffffffe0
   783f8:	movle	r0, r1
   783fc:	str	r0, [r4, #76]	; 0x4c
   78400:	ldr	r9, [fp, #12]
   78404:	mov	r0, r4
   78408:	bl	567e0 <fputs@plt+0x453f8>
   7840c:	str	r0, [fp, #-48]	; 0xffffffd0
   78410:	cmp	r7, #0
   78414:	ldrne	r0, [fp, #-48]	; 0xffffffd0
   78418:	cmpne	r0, #0
   7841c:	bne	78428 <fputs@plt+0x67040>
   78420:	sub	sp, fp, #28
   78424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78428:	ldr	r0, [r7, #28]
   7842c:	cmp	r0, #0
   78430:	beq	78420 <fputs@plt+0x67038>
   78434:	ldr	r1, [r7]
   78438:	movw	r0, #34151	; 0x8567
   7843c:	movt	r0, #8
   78440:	mov	r2, #0
   78444:	bl	1ba84 <fputs@plt+0xa69c>
   78448:	cmp	r0, #0
   7844c:	beq	78420 <fputs@plt+0x67038>
   78450:	ldr	r1, [r7, #64]	; 0x40
   78454:	mov	r0, r6
   78458:	bl	1ab5c <fputs@plt+0x9774>
   7845c:	mov	sl, r0
   78460:	ldr	r0, [r6, #16]
   78464:	ldr	r0, [r0, sl, lsl #4]
   78468:	ldr	r2, [r7]
   7846c:	str	r0, [sp]
   78470:	mov	r0, r4
   78474:	mov	r1, #28
   78478:	mov	r3, #0
   7847c:	bl	5c38c <fputs@plt+0x4afa4>
   78480:	cmp	r0, #0
   78484:	bne	78420 <fputs@plt+0x67038>
   78488:	str	r6, [sp, #40]	; 0x28
   7848c:	add	r0, r8, #6
   78490:	str	r0, [sp, #24]
   78494:	add	r0, r8, #5
   78498:	str	r0, [sp, #44]	; 0x2c
   7849c:	add	r6, r8, #4
   784a0:	add	r0, r8, #3
   784a4:	str	r0, [fp, #-60]	; 0xffffffc4
   784a8:	ldr	r0, [r7]
   784ac:	ldr	r2, [r7, #28]
   784b0:	str	r0, [sp]
   784b4:	mov	r0, r4
   784b8:	mov	r1, sl
   784bc:	mov	r3, #0
   784c0:	bl	56c5c <fputs@plt+0x45874>
   784c4:	ldr	r0, [r4, #72]	; 0x48
   784c8:	add	r1, r9, #2
   784cc:	cmp	r0, r1
   784d0:	movgt	r1, r0
   784d4:	str	r1, [r4, #72]	; 0x48
   784d8:	mov	r0, #54	; 0x36
   784dc:	str	r0, [sp]
   784e0:	str	r4, [sp, #56]	; 0x38
   784e4:	mov	r0, r4
   784e8:	mov	r1, r9
   784ec:	mov	r2, sl
   784f0:	mov	r3, r7
   784f4:	bl	56b74 <fputs@plt+0x4578c>
   784f8:	ldr	r2, [r7]
   784fc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   78500:	str	r6, [sp, #48]	; 0x30
   78504:	mov	r1, r6
   78508:	bl	56c2c <fputs@plt+0x45844>
   7850c:	ldr	r0, [r7, #8]
   78510:	cmp	r0, #0
   78514:	str	r8, [sp, #28]
   78518:	str	r9, [sp, #16]
   7851c:	beq	789c4 <fputs@plt+0x675dc>
   78520:	mov	r1, r0
   78524:	mov	r0, sl
   78528:	str	r7, [sp, #52]	; 0x34
   7852c:	add	r2, r8, #2
   78530:	str	r2, [fp, #-40]	; 0xffffffd8
   78534:	add	r2, r8, #1
   78538:	str	r2, [sp, #68]	; 0x44
   7853c:	add	sl, r9, #1
   78540:	mov	r2, #1
   78544:	ldr	r9, [fp, #-32]	; 0xffffffe0
   78548:	str	r0, [sp, #32]
   7854c:	ldr	r4, [fp, #-52]	; 0xffffffcc
   78550:	mov	r7, r1
   78554:	ldr	r6, [sp, #48]	; 0x30
   78558:	str	r5, [sp, #36]	; 0x24
   7855c:	str	sl, [fp, #-36]	; 0xffffffdc
   78560:	b	78678 <fputs@plt+0x67290>
   78564:	str	r0, [fp, #-64]	; 0xffffffc0
   78568:	str	r9, [sp, #60]	; 0x3c
   7856c:	str	r7, [sp, #64]	; 0x40
   78570:	ldr	r4, [fp, #-52]	; 0xffffffcc
   78574:	ldr	sl, [fp, #-36]	; 0xffffffdc
   78578:	ldr	r5, [sp, #48]	; 0x30
   7857c:	ldr	r9, [fp, #-32]	; 0xffffffe0
   78580:	str	r8, [sp]
   78584:	movw	r0, #18096	; 0x46b0
   78588:	movt	r0, #8
   7858c:	str	r0, [sp, #4]
   78590:	mvn	r0, #4
   78594:	str	r0, [sp, #8]
   78598:	mov	r0, r6
   7859c:	mov	r1, #35	; 0x23
   785a0:	mov	r2, #1
   785a4:	ldr	r7, [sp, #68]	; 0x44
   785a8:	mov	r3, r7
   785ac:	bl	568bc <fputs@plt+0x454d4>
   785b0:	mov	r0, r6
   785b4:	mov	r1, #2
   785b8:	bl	1abf0 <fputs@plt+0x9808>
   785bc:	mov	r0, r6
   785c0:	mov	r1, #7
   785c4:	mov	r2, sl
   785c8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   785cc:	bl	5722c <fputs@plt+0x45e44>
   785d0:	mov	r0, r6
   785d4:	mov	r1, r7
   785d8:	ldr	r2, [sp, #24]
   785dc:	bl	78acc <fputs@plt+0x676e4>
   785e0:	str	r8, [sp]
   785e4:	movw	r0, #34160	; 0x8570
   785e8:	movt	r0, #8
   785ec:	str	r0, [sp, #4]
   785f0:	mov	r0, #0
   785f4:	str	r0, [sp, #8]
   785f8:	mov	r0, r6
   785fc:	mov	r1, #49	; 0x31
   78600:	mov	r2, r5
   78604:	mov	r3, #3
   78608:	bl	568bc <fputs@plt+0x454d4>
   7860c:	mov	r0, r6
   78610:	mov	r1, #74	; 0x4a
   78614:	mov	r2, r4
   78618:	mov	r7, r4
   7861c:	ldr	r4, [sp, #28]
   78620:	mov	r3, r4
   78624:	bl	5722c <fputs@plt+0x45e44>
   78628:	str	r4, [sp]
   7862c:	mov	r4, r7
   78630:	mov	r0, r6
   78634:	mov	r1, #75	; 0x4b
   78638:	mov	r2, r7
   7863c:	mov	r3, r8
   78640:	bl	46a3c <fputs@plt+0x35654>
   78644:	mov	r0, r6
   78648:	mov	r1, #8
   7864c:	bl	1abf0 <fputs@plt+0x9808>
   78650:	mov	r0, r6
   78654:	ldr	r1, [sp, #60]	; 0x3c
   78658:	bl	568a8 <fputs@plt+0x454c0>
   7865c:	ldr	r7, [sp, #64]	; 0x40
   78660:	ldr	r2, [fp, #-56]	; 0xffffffc8
   78664:	mov	r6, r5
   78668:	ldr	r5, [sp, #36]	; 0x24
   7866c:	ldr	r7, [r7, #20]
   78670:	cmp	r7, #0
   78674:	beq	789d0 <fputs@plt+0x675e8>
   78678:	cmp	r5, #0
   7867c:	cmpne	r7, r5
   78680:	bne	7866c <fputs@plt+0x67284>
   78684:	ldr	r0, [r7, #36]	; 0x24
   78688:	cmp	r0, #0
   7868c:	moveq	r2, r0
   78690:	str	r2, [fp, #-56]	; 0xffffffc8
   78694:	ldr	r0, [sp, #52]	; 0x34
   78698:	ldrb	r0, [r0, #42]	; 0x2a
   7869c:	tst	r0, #32
   786a0:	beq	786c8 <fputs@plt+0x672e0>
   786a4:	ldrb	r0, [r7, #55]	; 0x37
   786a8:	and	r0, r0, #3
   786ac:	cmp	r0, #2
   786b0:	bne	786c8 <fputs@plt+0x672e0>
   786b4:	ldr	r0, [sp, #52]	; 0x34
   786b8:	ldr	r2, [r0]
   786bc:	ldrh	sl, [r7, #50]	; 0x32
   786c0:	mov	r4, sl
   786c4:	b	786e8 <fputs@plt+0x67300>
   786c8:	ldr	r2, [r7]
   786cc:	ldrh	sl, [r7, #52]	; 0x34
   786d0:	ldrb	r0, [r7, #55]	; 0x37
   786d4:	tst	r0, #8
   786d8:	bne	786e4 <fputs@plt+0x672fc>
   786dc:	mov	r4, sl
   786e0:	b	786e8 <fputs@plt+0x67300>
   786e4:	ldrh	r4, [r7, #50]	; 0x32
   786e8:	ldr	r6, [fp, #-48]	; 0xffffffd0
   786ec:	mov	r0, r6
   786f0:	ldr	r1, [sp, #44]	; 0x2c
   786f4:	bl	56c2c <fputs@plt+0x45844>
   786f8:	sub	r5, r4, #1
   786fc:	add	r0, r5, r9
   78700:	ldr	r4, [sp, #56]	; 0x38
   78704:	ldr	r1, [r4, #76]	; 0x4c
   78708:	cmp	r1, r0
   7870c:	movgt	r0, r1
   78710:	str	r0, [r4, #76]	; 0x4c
   78714:	ldr	r3, [r7, #44]	; 0x2c
   78718:	ldr	r0, [sp, #32]
   7871c:	str	r0, [sp]
   78720:	mov	r0, r6
   78724:	mov	r1, #54	; 0x36
   78728:	ldr	r9, [fp, #-36]	; 0xffffffdc
   7872c:	mov	r2, r9
   78730:	bl	46a3c <fputs@plt+0x35654>
   78734:	mov	r0, r4
   78738:	mov	r1, r7
   7873c:	bl	56d30 <fputs@plt+0x45948>
   78740:	mov	r0, r6
   78744:	mov	r1, #22
   78748:	mov	r2, sl
   7874c:	ldr	r4, [fp, #-40]	; 0xffffffd8
   78750:	mov	r3, r4
   78754:	bl	5722c <fputs@plt+0x45e44>
   78758:	ldrh	r2, [r7, #50]	; 0x32
   7875c:	mov	r0, r6
   78760:	mov	r1, #22
   78764:	ldr	r8, [fp, #-60]	; 0xffffffc4
   78768:	mov	r3, r8
   7876c:	bl	5722c <fputs@plt+0x45e44>
   78770:	ldr	r0, [sp, #68]	; 0x44
   78774:	str	r0, [sp]
   78778:	movw	r0, #18068	; 0x4694
   7877c:	movt	r0, #8
   78780:	str	r0, [sp, #4]
   78784:	mvn	r0, #4
   78788:	str	r0, [sp, #8]
   7878c:	mov	r0, r6
   78790:	mov	r1, #35	; 0x23
   78794:	mov	r2, #0
   78798:	mov	r3, r4
   7879c:	bl	568bc <fputs@plt+0x454d4>
   787a0:	mov	r0, r6
   787a4:	mov	r1, #2
   787a8:	bl	1abf0 <fputs@plt+0x9808>
   787ac:	mov	r0, r6
   787b0:	mov	r1, #108	; 0x6c
   787b4:	mov	r2, r9
   787b8:	bl	587b0 <fputs@plt+0x473c8>
   787bc:	mov	r9, r0
   787c0:	mov	r0, r6
   787c4:	mov	r1, #22
   787c8:	mov	r2, #0
   787cc:	mov	r3, r4
   787d0:	bl	5722c <fputs@plt+0x45e44>
   787d4:	mov	r0, r6
   787d8:	bl	5b7a4 <fputs@plt+0x4a3bc>
   787dc:	cmp	r5, #1
   787e0:	blt	78564 <fputs@plt+0x6717c>
   787e4:	mov	r0, r6
   787e8:	bl	587d4 <fputs@plt+0x473ec>
   787ec:	mov	r8, r0
   787f0:	lsl	r2, r5, #2
   787f4:	ldr	r0, [sp, #40]	; 0x28
   787f8:	mov	r3, #0
   787fc:	bl	20bb8 <fputs@plt+0xf7d0>
   78800:	str	r0, [fp, #-44]	; 0xffffffd4
   78804:	cmp	r0, #0
   78808:	ldr	r4, [fp, #-52]	; 0xffffffcc
   7880c:	beq	789b0 <fputs@plt+0x675c8>
   78810:	str	r9, [sp, #60]	; 0x3c
   78814:	mov	r0, r6
   78818:	mov	r1, #13
   7881c:	bl	56880 <fputs@plt+0x45498>
   78820:	mov	r0, r6
   78824:	bl	5b7a4 <fputs@plt+0x4a3bc>
   78828:	str	r0, [fp, #-64]	; 0xffffffc0
   7882c:	mov	r4, r5
   78830:	cmp	r5, #1
   78834:	ldr	r5, [fp, #-32]	; 0xffffffe0
   78838:	bne	78868 <fputs@plt+0x67480>
   7883c:	ldrh	r0, [r7, #50]	; 0x32
   78840:	cmp	r0, #1
   78844:	bne	78868 <fputs@plt+0x67480>
   78848:	ldrb	r0, [r7, #54]	; 0x36
   7884c:	cmp	r0, #0
   78850:	beq	78868 <fputs@plt+0x67480>
   78854:	mov	r0, r6
   78858:	mov	r1, #77	; 0x4d
   7885c:	mov	r2, r5
   78860:	mov	r3, r8
   78864:	bl	5722c <fputs@plt+0x45e44>
   78868:	str	r8, [sp, #20]
   7886c:	mov	r8, #0
   78870:	ldr	r9, [sp, #56]	; 0x38
   78874:	ldr	sl, [fp, #-60]	; 0xffffffc4
   78878:	mov	r5, r4
   7887c:	ldr	r0, [r7, #32]
   78880:	ldr	r1, [r0, r8, lsl #2]
   78884:	mov	r0, r9
   78888:	bl	56eb8 <fputs@plt+0x45ad0>
   7888c:	mov	r4, r0
   78890:	mov	r0, r6
   78894:	mov	r1, #22
   78898:	mov	r2, r8
   7889c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   788a0:	bl	5722c <fputs@plt+0x45e44>
   788a4:	str	sl, [sp]
   788a8:	mov	r0, r6
   788ac:	mov	r1, #47	; 0x2f
   788b0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   788b4:	mov	r3, r8
   788b8:	bl	46a3c <fputs@plt+0x35654>
   788bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   788c0:	add	r0, r0, r8
   788c4:	stm	sp, {r0, r4}
   788c8:	mvn	r0, #3
   788cc:	str	r0, [sp, #8]
   788d0:	mov	r0, r6
   788d4:	mov	r1, #78	; 0x4e
   788d8:	mov	r2, sl
   788dc:	mov	r3, #0
   788e0:	bl	568bc <fputs@plt+0x454d4>
   788e4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   788e8:	str	r0, [r1, r8, lsl #2]
   788ec:	mov	r0, r6
   788f0:	mov	r1, #128	; 0x80
   788f4:	bl	1abf0 <fputs@plt+0x9808>
   788f8:	add	r8, r8, #1
   788fc:	cmp	r5, r8
   78900:	bne	7887c <fputs@plt+0x67494>
   78904:	str	r7, [sp, #64]	; 0x40
   78908:	mov	r0, r6
   7890c:	mov	r1, #22
   78910:	mov	r2, r5
   78914:	ldr	r3, [fp, #-40]	; 0xffffffd8
   78918:	bl	5722c <fputs@plt+0x45e44>
   7891c:	mov	r0, r6
   78920:	ldr	r8, [sp, #20]
   78924:	mov	r1, r8
   78928:	bl	56a9c <fputs@plt+0x456b4>
   7892c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   78930:	sub	r1, r0, #1
   78934:	mov	r0, r6
   78938:	bl	568a8 <fputs@plt+0x454c0>
   7893c:	cmp	r5, #1
   78940:	ldr	r9, [fp, #-32]	; 0xffffffe0
   78944:	ldr	sl, [fp, #-36]	; 0xffffffdc
   78948:	ldr	r7, [fp, #-44]	; 0xffffffd4
   7894c:	blt	78988 <fputs@plt+0x675a0>
   78950:	mov	r4, #0
   78954:	ldr	r1, [r7, r4, lsl #2]
   78958:	mov	r0, r6
   7895c:	bl	568a8 <fputs@plt+0x454c0>
   78960:	add	r0, r9, r4
   78964:	str	r0, [sp]
   78968:	mov	r0, r6
   7896c:	mov	r1, #47	; 0x2f
   78970:	mov	r2, sl
   78974:	mov	r3, r4
   78978:	bl	46a3c <fputs@plt+0x35654>
   7897c:	add	r4, r4, #1
   78980:	cmp	r5, r4
   78984:	bne	78954 <fputs@plt+0x6756c>
   78988:	mov	r0, r6
   7898c:	mov	r1, r8
   78990:	bl	58900 <fputs@plt+0x47518>
   78994:	ldr	r0, [sp, #40]	; 0x28
   78998:	mov	r1, r7
   7899c:	bl	13ddc <fputs@plt+0x29f4>
   789a0:	ldr	r4, [fp, #-52]	; 0xffffffcc
   789a4:	ldr	r8, [fp, #-60]	; 0xffffffc4
   789a8:	ldr	r5, [sp, #48]	; 0x30
   789ac:	b	78580 <fputs@plt+0x67198>
   789b0:	ldr	r5, [sp, #36]	; 0x24
   789b4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   789b8:	ldr	r6, [sp, #48]	; 0x30
   789bc:	ldr	r9, [fp, #-32]	; 0xffffffe0
   789c0:	b	7866c <fputs@plt+0x67284>
   789c4:	mov	r2, #1
   789c8:	ldr	r4, [fp, #-52]	; 0xffffffcc
   789cc:	ldr	r6, [sp, #48]	; 0x30
   789d0:	tst	r2, #255	; 0xff
   789d4:	ldr	r7, [sp, #28]
   789d8:	ldr	r2, [sp, #16]
   789dc:	beq	78420 <fputs@plt+0x67038>
   789e0:	cmp	r5, #0
   789e4:	bne	78420 <fputs@plt+0x67038>
   789e8:	mov	r9, r4
   789ec:	ldr	r5, [fp, #-48]	; 0xffffffd0
   789f0:	mov	r0, r5
   789f4:	mov	r1, #50	; 0x32
   789f8:	ldr	r4, [sp, #24]
   789fc:	mov	r3, r4
   78a00:	bl	5722c <fputs@plt+0x45e44>
   78a04:	mov	r0, r5
   78a08:	mov	r1, #46	; 0x2e
   78a0c:	mov	r2, r4
   78a10:	bl	587b0 <fputs@plt+0x473c8>
   78a14:	mov	r8, r0
   78a18:	mov	sl, #0
   78a1c:	mov	r0, r5
   78a20:	mov	r1, #25
   78a24:	mov	r2, #0
   78a28:	ldr	r3, [sp, #44]	; 0x2c
   78a2c:	bl	5722c <fputs@plt+0x45e44>
   78a30:	ldr	r4, [fp, #-60]	; 0xffffffc4
   78a34:	str	r4, [sp]
   78a38:	movw	r0, #34160	; 0x8570
   78a3c:	movt	r0, #8
   78a40:	stmib	sp, {r0, sl}
   78a44:	mov	r0, r5
   78a48:	mov	r1, #49	; 0x31
   78a4c:	mov	r2, r6
   78a50:	mov	r3, #3
   78a54:	bl	568bc <fputs@plt+0x454d4>
   78a58:	mov	r0, r5
   78a5c:	mov	r1, #74	; 0x4a
   78a60:	mov	r2, r9
   78a64:	mov	r3, r7
   78a68:	bl	5722c <fputs@plt+0x45e44>
   78a6c:	str	r7, [sp]
   78a70:	mov	r0, r5
   78a74:	mov	r1, #75	; 0x4b
   78a78:	mov	r2, r9
   78a7c:	mov	r3, r4
   78a80:	bl	46a3c <fputs@plt+0x35654>
   78a84:	mov	r0, r5
   78a88:	mov	r1, #8
   78a8c:	bl	1abf0 <fputs@plt+0x9808>
   78a90:	mov	r0, r5
   78a94:	mov	r1, r8
   78a98:	sub	sp, fp, #28
   78a9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78aa0:	b	568a8 <fputs@plt+0x454c0>
   78aa4:	push	{r4, sl, fp, lr}
   78aa8:	add	fp, sp, #8
   78aac:	mov	r4, r1
   78ab0:	bl	567e0 <fputs@plt+0x453f8>
   78ab4:	cmp	r0, #0
   78ab8:	popeq	{r4, sl, fp, pc}
   78abc:	mov	r1, #124	; 0x7c
   78ac0:	mov	r2, r4
   78ac4:	pop	{r4, sl, fp, lr}
   78ac8:	b	587b0 <fputs@plt+0x473c8>
   78acc:	push	{r4, sl, fp, lr}
   78ad0:	add	fp, sp, #8
   78ad4:	sub	sp, sp, #16
   78ad8:	mov	r3, r1
   78adc:	mov	r4, r0
   78ae0:	mvn	r0, #4
   78ae4:	movw	r1, #18124	; 0x46cc
   78ae8:	movt	r1, #8
   78aec:	str	r2, [sp]
   78af0:	str	r1, [sp, #4]
   78af4:	str	r0, [sp, #8]
   78af8:	mov	r0, r4
   78afc:	mov	r1, #35	; 0x23
   78b00:	mov	r2, #0
   78b04:	bl	568bc <fputs@plt+0x454d4>
   78b08:	mov	r0, r4
   78b0c:	mov	r1, #1
   78b10:	sub	sp, fp, #8
   78b14:	pop	{r4, sl, fp, lr}
   78b18:	b	1abf0 <fputs@plt+0x9808>
   78b1c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   78b20:	add	fp, sp, #24
   78b24:	mov	r6, r2
   78b28:	mov	r9, r0
   78b2c:	ldr	r0, [r2]
   78b30:	bl	1883c <fputs@plt+0x7454>
   78b34:	mov	r5, r0
   78b38:	ldr	r0, [r6, #4]
   78b3c:	add	r1, r5, #1
   78b40:	bic	r4, r1, #1
   78b44:	bl	1883c <fputs@plt+0x7454>
   78b48:	mov	r8, r0
   78b4c:	mov	r0, #56	; 0x38
   78b50:	add	r6, r0, r4, lsl #3
   78b54:	mov	r0, r9
   78b58:	bl	195a8 <fputs@plt+0x81c0>
   78b5c:	mov	r7, r0
   78b60:	asr	r3, r6, #31
   78b64:	mov	r2, r6
   78b68:	bl	19774 <fputs@plt+0x838c>
   78b6c:	cmp	r0, #0
   78b70:	beq	78bb4 <fputs@plt+0x677cc>
   78b74:	mov	r1, r0
   78b78:	str	r5, [r0, #8]
   78b7c:	str	r8, [r0, #12]
   78b80:	mov	r0, #0
   78b84:	str	r0, [r1]
   78b88:	str	r7, [r1, #52]	; 0x34
   78b8c:	add	r0, r1, #56	; 0x38
   78b90:	add	r2, r0, r4, lsl #2
   78b94:	str	r2, [r1, #20]
   78b98:	str	r0, [r1, #24]
   78b9c:	movw	r3, #35776	; 0x8bc0
   78ba0:	movt	r3, #7
   78ba4:	mov	r0, r9
   78ba8:	mov	r2, #56	; 0x38
   78bac:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   78bb0:	b	18af0 <fputs@plt+0x7708>
   78bb4:	mov	r0, r9
   78bb8:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   78bbc:	b	19130 <fputs@plt+0x7d48>
   78bc0:	mov	r1, r0
   78bc4:	ldr	r0, [r0, #52]	; 0x34
   78bc8:	b	13ddc <fputs@plt+0x29f4>
   78bcc:	push	{r4, r5, fp, lr}
   78bd0:	add	fp, sp, #8
   78bd4:	mov	r5, r2
   78bd8:	ldr	r0, [r2]
   78bdc:	bl	18650 <fputs@plt+0x7268>
   78be0:	mov	r4, r0
   78be4:	ldr	r0, [r5, #4]
   78be8:	bl	1883c <fputs@plt+0x7454>
   78bec:	ldr	r1, [r4]
   78bf0:	cmp	r1, #0
   78bf4:	beq	78c58 <fputs@plt+0x67870>
   78bf8:	cmp	r0, #1
   78bfc:	blt	78c1c <fputs@plt+0x67834>
   78c00:	ldr	r1, [r4, #20]
   78c04:	mov	r2, r0
   78c08:	ldr	r3, [r1]
   78c0c:	add	r3, r3, #1
   78c10:	str	r3, [r1], #4
   78c14:	subs	r2, r2, #1
   78c18:	bne	78c08 <fputs@plt+0x67820>
   78c1c:	ldr	r1, [r4, #8]
   78c20:	cmp	r0, r1
   78c24:	bge	78c84 <fputs@plt+0x6789c>
   78c28:	ldr	r1, [r4, #20]
   78c2c:	ldr	r2, [r4, #24]
   78c30:	mov	r3, #1
   78c34:	ldr	r5, [r2, r0, lsl #2]
   78c38:	add	r5, r5, #1
   78c3c:	str	r5, [r2, r0, lsl #2]
   78c40:	str	r3, [r1, r0, lsl #2]
   78c44:	add	r0, r0, #1
   78c48:	ldr	r5, [r4, #8]
   78c4c:	cmp	r0, r5
   78c50:	blt	78c34 <fputs@plt+0x6784c>
   78c54:	b	78c84 <fputs@plt+0x6789c>
   78c58:	ldr	r0, [r4, #8]
   78c5c:	cmp	r0, #1
   78c60:	blt	78c84 <fputs@plt+0x6789c>
   78c64:	ldr	r0, [r4, #20]
   78c68:	mov	r1, #0
   78c6c:	mov	r2, #1
   78c70:	str	r2, [r0, r1, lsl #2]
   78c74:	add	r1, r1, #1
   78c78:	ldr	r3, [r4, #8]
   78c7c:	cmp	r1, r3
   78c80:	blt	78c70 <fputs@plt+0x67888>
   78c84:	ldr	r0, [r4]
   78c88:	add	r0, r0, #1
   78c8c:	str	r0, [r4]
   78c90:	pop	{r4, r5, fp, pc}
   78c94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78c98:	add	fp, sp, #28
   78c9c:	sub	sp, sp, #12
   78ca0:	mov	r8, r0
   78ca4:	ldr	r0, [r2]
   78ca8:	bl	18650 <fputs@plt+0x7268>
   78cac:	mov	r5, r0
   78cb0:	ldr	r0, [r0, #12]
   78cb4:	mov	r1, #25
   78cb8:	mul	r0, r0, r1
   78cbc:	add	r0, r0, #25
   78cc0:	asr	r1, r0, #31
   78cc4:	bl	16884 <fputs@plt+0x549c>
   78cc8:	cmp	r0, #0
   78ccc:	beq	78d90 <fputs@plt+0x679a8>
   78cd0:	mov	r9, r0
   78cd4:	ldr	r0, [r5]
   78cd8:	mov	sl, #0
   78cdc:	stm	sp, {r0, sl}
   78ce0:	movw	r2, #34194	; 0x8592
   78ce4:	movt	r2, #8
   78ce8:	mov	r0, #24
   78cec:	mov	r1, r9
   78cf0:	bl	15964 <fputs@plt+0x457c>
   78cf4:	ldr	r0, [r5, #12]
   78cf8:	cmp	r0, #1
   78cfc:	blt	78d70 <fputs@plt+0x67988>
   78d00:	mov	r0, r9
   78d04:	bl	13690 <fputs@plt+0x22a8>
   78d08:	add	r7, r9, r0
   78d0c:	movw	r4, #34193	; 0x8591
   78d10:	movt	r4, #8
   78d14:	mov	r6, #0
   78d18:	ldr	r0, [r5]
   78d1c:	ldr	r1, [r5, #24]
   78d20:	ldr	r1, [r1, r6, lsl #2]
   78d24:	add	r2, r1, #1
   78d28:	adds	r0, r2, r0
   78d2c:	adc	r1, sl, #0
   78d30:	subs	r0, r0, #1
   78d34:	sbc	r1, r1, #0
   78d38:	mov	r3, #0
   78d3c:	bl	7e73c <fputs@plt+0x6d354>
   78d40:	stm	sp, {r0, r1}
   78d44:	mov	r0, #24
   78d48:	mov	r1, r7
   78d4c:	mov	r2, r4
   78d50:	bl	15964 <fputs@plt+0x457c>
   78d54:	mov	r0, r7
   78d58:	bl	13690 <fputs@plt+0x22a8>
   78d5c:	add	r7, r7, r0
   78d60:	add	r6, r6, #1
   78d64:	ldr	r0, [r5, #12]
   78d68:	cmp	r6, r0
   78d6c:	blt	78d18 <fputs@plt+0x67930>
   78d70:	movw	r3, #17044	; 0x4294
   78d74:	movt	r3, #1
   78d78:	mov	r0, r8
   78d7c:	mov	r1, r9
   78d80:	mvn	r2, #0
   78d84:	sub	sp, fp, #28
   78d88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78d8c:	b	18ea4 <fputs@plt+0x7abc>
   78d90:	mov	r0, r8
   78d94:	sub	sp, fp, #28
   78d98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78d9c:	b	19130 <fputs@plt+0x7d48>
   78da0:	push	{r4, r5, r6, sl, fp, lr}
   78da4:	add	fp, sp, #16
   78da8:	mov	r4, r1
   78dac:	mov	r5, r0
   78db0:	mov	r0, r1
   78db4:	bl	13690 <fputs@plt+0x22a8>
   78db8:	mov	r6, #0
   78dbc:	cmp	r0, #7
   78dc0:	blt	78de0 <fputs@plt+0x679f8>
   78dc4:	movw	r1, #26817	; 0x68c1
   78dc8:	movt	r1, #8
   78dcc:	mov	r0, r4
   78dd0:	mov	r2, #7
   78dd4:	bl	135f0 <fputs@plt+0x2208>
   78dd8:	cmp	r0, #0
   78ddc:	beq	78de8 <fputs@plt+0x67a00>
   78de0:	mov	r0, r6
   78de4:	pop	{r4, r5, r6, sl, fp, pc}
   78de8:	movw	r1, #34888	; 0x8848
   78dec:	movt	r1, #8
   78df0:	mov	r0, r5
   78df4:	mov	r2, r4
   78df8:	bl	1aa38 <fputs@plt+0x9650>
   78dfc:	mov	r6, #1
   78e00:	mov	r0, r6
   78e04:	pop	{r4, r5, r6, sl, fp, pc}
   78e08:	push	{r4, r5, fp, lr}
   78e0c:	add	fp, sp, #8
   78e10:	mov	r4, r0
   78e14:	mov	r0, r1
   78e18:	bl	62a2c <fputs@plt+0x51644>
   78e1c:	cmp	r0, #0
   78e20:	beq	78e54 <fputs@plt+0x67a6c>
   78e24:	mov	r5, r0
   78e28:	mov	r1, #0
   78e2c:	ldr	r0, [r4]
   78e30:	ldr	r2, [r5]
   78e34:	ldr	r2, [r2]
   78e38:	bl	7901c <fputs@plt+0x67c34>
   78e3c:	mov	r1, r0
   78e40:	ldr	r5, [r5, #12]
   78e44:	cmp	r5, #0
   78e48:	bne	78e2c <fputs@plt+0x67a44>
   78e4c:	mov	r0, r1
   78e50:	pop	{r4, r5, fp, pc}
   78e54:	mov	r1, #0
   78e58:	mov	r0, r1
   78e5c:	pop	{r4, r5, fp, pc}
   78e60:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   78e64:	add	fp, sp, #24
   78e68:	mov	r8, r0
   78e6c:	ldr	r5, [r0]
   78e70:	ldr	r0, [r5, #16]
   78e74:	ldr	r4, [r0, #28]
   78e78:	ldr	r0, [r1, #64]	; 0x40
   78e7c:	cmp	r0, r4
   78e80:	beq	78f04 <fputs@plt+0x67b1c>
   78e84:	mov	r0, r8
   78e88:	bl	62a3c <fputs@plt+0x51654>
   78e8c:	cmp	r0, #0
   78e90:	beq	78f04 <fputs@plt+0x67b1c>
   78e94:	mov	r7, r0
   78e98:	mov	r6, #0
   78e9c:	b	78eac <fputs@plt+0x67ac4>
   78ea0:	ldr	r7, [r7, #32]
   78ea4:	cmp	r7, #0
   78ea8:	beq	78ed0 <fputs@plt+0x67ae8>
   78eac:	ldr	r0, [r7, #20]
   78eb0:	cmp	r0, r4
   78eb4:	bne	78ea0 <fputs@plt+0x67ab8>
   78eb8:	ldr	r2, [r7]
   78ebc:	mov	r0, r5
   78ec0:	mov	r1, r6
   78ec4:	bl	7901c <fputs@plt+0x67c34>
   78ec8:	mov	r6, r0
   78ecc:	b	78ea0 <fputs@plt+0x67ab8>
   78ed0:	cmp	r6, #0
   78ed4:	beq	78f04 <fputs@plt+0x67b1c>
   78ed8:	ldr	r0, [r8]
   78edc:	movw	r1, #34930	; 0x8872
   78ee0:	movt	r1, #8
   78ee4:	mov	r2, r6
   78ee8:	bl	1aabc <fputs@plt+0x96d4>
   78eec:	mov	r5, r0
   78ef0:	ldr	r0, [r8]
   78ef4:	mov	r1, r6
   78ef8:	bl	13ddc <fputs@plt+0x29f4>
   78efc:	mov	r0, r5
   78f00:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   78f04:	mov	r0, #0
   78f08:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   78f0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78f10:	add	fp, sp, #28
   78f14:	sub	sp, sp, #12
   78f18:	mov	r8, r2
   78f1c:	mov	sl, r1
   78f20:	mov	r6, r0
   78f24:	bl	567e0 <fputs@plt+0x453f8>
   78f28:	cmp	r0, #0
   78f2c:	beq	79014 <fputs@plt+0x67c2c>
   78f30:	mov	r4, r0
   78f34:	ldr	r1, [sl, #64]	; 0x40
   78f38:	ldr	r0, [r6]
   78f3c:	bl	1ab5c <fputs@plt+0x9774>
   78f40:	mov	r9, r0
   78f44:	mov	r0, r6
   78f48:	mov	r1, sl
   78f4c:	bl	62a3c <fputs@plt+0x51654>
   78f50:	cmp	r0, #0
   78f54:	beq	78f98 <fputs@plt+0x67bb0>
   78f58:	mov	r7, r0
   78f5c:	mov	r5, #0
   78f60:	ldr	r1, [r7, #20]
   78f64:	ldr	r0, [r6]
   78f68:	bl	1ab5c <fputs@plt+0x9774>
   78f6c:	mov	r2, r0
   78f70:	ldr	r0, [r7]
   78f74:	str	r5, [sp]
   78f78:	stmib	sp, {r0, r5}
   78f7c:	mov	r0, r4
   78f80:	mov	r1, #127	; 0x7f
   78f84:	mov	r3, #0
   78f88:	bl	568bc <fputs@plt+0x454d4>
   78f8c:	ldr	r7, [r7, #32]
   78f90:	cmp	r7, #0
   78f94:	bne	78f60 <fputs@plt+0x67b78>
   78f98:	ldr	r0, [sl]
   78f9c:	mov	r1, #0
   78fa0:	str	r1, [sp]
   78fa4:	stmib	sp, {r0, r1}
   78fa8:	mov	r0, r4
   78fac:	mov	r1, #125	; 0x7d
   78fb0:	mov	r2, r9
   78fb4:	mov	r3, #0
   78fb8:	bl	568bc <fputs@plt+0x454d4>
   78fbc:	ldr	r0, [r6]
   78fc0:	movw	r1, #34954	; 0x888a
   78fc4:	movt	r1, #8
   78fc8:	mov	r2, r8
   78fcc:	bl	1aabc <fputs@plt+0x96d4>
   78fd0:	cmp	r0, #0
   78fd4:	beq	79014 <fputs@plt+0x67c2c>
   78fd8:	mov	r2, r0
   78fdc:	mov	r0, r4
   78fe0:	mov	r1, r9
   78fe4:	bl	5d1b0 <fputs@plt+0x4bdc8>
   78fe8:	mov	r0, r6
   78fec:	mov	r1, sl
   78ff0:	bl	78e60 <fputs@plt+0x67a78>
   78ff4:	cmp	r0, #0
   78ff8:	beq	79014 <fputs@plt+0x67c2c>
   78ffc:	mov	r2, r0
   79000:	mov	r0, r4
   79004:	mov	r1, #1
   79008:	sub	sp, fp, #28
   7900c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79010:	b	5d1b0 <fputs@plt+0x4bdc8>
   79014:	sub	sp, fp, #28
   79018:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7901c:	push	{r4, r5, r6, sl, fp, lr}
   79020:	add	fp, sp, #16
   79024:	mov	r3, r2
   79028:	mov	r4, r0
   7902c:	cmp	r1, #0
   79030:	beq	79064 <fputs@plt+0x67c7c>
   79034:	mov	r5, r1
   79038:	movw	r1, #34916	; 0x8864
   7903c:	movt	r1, #8
   79040:	mov	r0, r4
   79044:	mov	r2, r5
   79048:	bl	1aabc <fputs@plt+0x96d4>
   7904c:	mov	r6, r0
   79050:	mov	r0, r4
   79054:	mov	r1, r5
   79058:	bl	13ddc <fputs@plt+0x29f4>
   7905c:	mov	r0, r6
   79060:	pop	{r4, r5, r6, sl, fp, pc}
   79064:	movw	r1, #29857	; 0x74a1
   79068:	movt	r1, #8
   7906c:	mov	r0, r4
   79070:	mov	r2, r3
   79074:	pop	{r4, r5, r6, sl, fp, lr}
   79078:	b	1aabc <fputs@plt+0x96d4>
   7907c:	push	{r4, r5, fp, lr}
   79080:	add	fp, sp, #8
   79084:	ldr	r1, [r0, #516]	; 0x204
   79088:	cmp	r1, #0
   7908c:	popeq	{r4, r5, fp, pc}
   79090:	ldr	r4, [r0, #488]	; 0x1e8
   79094:	cmp	r4, #0
   79098:	beq	790c4 <fputs@plt+0x67cdc>
   7909c:	ldr	r5, [r0]
   790a0:	ldr	r2, [r0, #520]	; 0x208
   790a4:	asr	r3, r2, #31
   790a8:	mov	r0, r5
   790ac:	bl	46c04 <fputs@plt+0x3581c>
   790b0:	mov	r2, r0
   790b4:	mov	r0, r5
   790b8:	mov	r1, r4
   790bc:	pop	{r4, r5, fp, lr}
   790c0:	b	47000 <fputs@plt+0x35c18>
   790c4:	pop	{r4, r5, fp, pc}
   790c8:	push	{r4, sl, fp, lr}
   790cc:	add	fp, sp, #8
   790d0:	mov	r4, r0
   790d4:	ldr	r0, [r2]
   790d8:	bl	18740 <fputs@plt+0x7358>
   790dc:	cmp	r0, #0
   790e0:	popeq	{r4, sl, fp, pc}
   790e4:	bl	13568 <fputs@plt+0x2180>
   790e8:	mov	r1, r0
   790ec:	mov	r0, r4
   790f0:	pop	{r4, sl, fp, lr}
   790f4:	b	18e18 <fputs@plt+0x7a30>
   790f8:	push	{r4, sl, fp, lr}
   790fc:	add	fp, sp, #8
   79100:	mov	r4, r0
   79104:	ldr	r0, [r2]
   79108:	bl	1883c <fputs@plt+0x7454>
   7910c:	bl	136c8 <fputs@plt+0x22e0>
   79110:	mov	r1, r0
   79114:	mov	r0, r4
   79118:	mvn	r2, #0
   7911c:	mov	r3, #0
   79120:	pop	{r4, sl, fp, lr}
   79124:	b	18ea4 <fputs@plt+0x7abc>
   79128:	movw	r1, #5712	; 0x1650
   7912c:	movt	r1, #8
   79130:	mvn	r2, #0
   79134:	mov	r3, #0
   79138:	b	18ea4 <fputs@plt+0x7abc>
   7913c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79140:	add	fp, sp, #28
   79144:	sub	sp, sp, #20
   79148:	mov	r4, r2
   7914c:	mov	r7, r1
   79150:	mov	r6, r0
   79154:	ldr	r5, [r2]
   79158:	mov	r0, r5
   7915c:	bl	18954 <fputs@plt+0x756c>
   79160:	cmp	r0, #5
   79164:	beq	79388 <fputs@plt+0x67fa0>
   79168:	mov	r0, r5
   7916c:	bl	18740 <fputs@plt+0x7358>
   79170:	cmp	r0, #0
   79174:	beq	79388 <fputs@plt+0x67fa0>
   79178:	mov	r9, r0
   7917c:	ldr	r0, [r4]
   79180:	bl	18748 <fputs@plt+0x7360>
   79184:	mov	r5, r0
   79188:	cmp	r7, #1
   7918c:	bne	79248 <fputs@plt+0x67e60>
   79190:	mov	r0, #0
   79194:	str	r0, [sp, #4]
   79198:	movw	r0, #18782	; 0x495e
   7919c:	movt	r0, #8
   791a0:	str	r0, [sp, #12]
   791a4:	movw	r4, #18784	; 0x4960
   791a8:	movt	r4, #8
   791ac:	mov	sl, #1
   791b0:	mov	r0, r6
   791b4:	bl	1959c <fputs@plt+0x81b4>
   791b8:	tst	r0, #1
   791bc:	str	r6, [sp, #8]
   791c0:	str	r4, [sp, #16]
   791c4:	beq	793f8 <fputs@plt+0x68010>
   791c8:	mov	r3, r5
   791cc:	cmp	r5, #1
   791d0:	blt	792b4 <fputs@plt+0x67ecc>
   791d4:	str	r0, [sp]
   791d8:	mov	r6, r9
   791dc:	ldr	r8, [sp, #12]
   791e0:	mov	r5, r4
   791e4:	mov	r9, sl
   791e8:	b	791fc <fputs@plt+0x67e14>
   791ec:	add	r8, r8, #1
   791f0:	add	r5, r5, #4
   791f4:	subs	r9, r9, #1
   791f8:	beq	792a8 <fputs@plt+0x67ec0>
   791fc:	ldrb	r4, [r8]
   79200:	cmp	r3, r4
   79204:	blt	791ec <fputs@plt+0x67e04>
   79208:	ldr	r1, [r5]
   7920c:	mov	r0, r6
   79210:	mov	r2, r4
   79214:	mov	r7, r3
   79218:	bl	11250 <bcmp@plt>
   7921c:	mov	r3, r7
   79220:	cmp	r0, #0
   79224:	bne	791ec <fputs@plt+0x67e04>
   79228:	sub	r3, r3, r4
   7922c:	mov	r9, r6
   79230:	add	r9, r6, r4
   79234:	cmp	r3, #0
   79238:	ldr	r6, [sp, #8]
   7923c:	ldr	r4, [sp, #16]
   79240:	bgt	791d8 <fputs@plt+0x67df0>
   79244:	b	79328 <fputs@plt+0x67f40>
   79248:	ldr	r0, [r4, #4]
   7924c:	bl	18740 <fputs@plt+0x7358>
   79250:	cmp	r0, #0
   79254:	beq	79388 <fputs@plt+0x67fa0>
   79258:	mov	r7, r0
   7925c:	ldrb	r1, [r0]
   79260:	cmp	r1, #0
   79264:	beq	793d8 <fputs@plt+0x67ff0>
   79268:	mov	r4, #0
   7926c:	mov	r0, r7
   79270:	b	79288 <fputs@plt+0x67ea0>
   79274:	add	r0, r0, #1
   79278:	ldrb	r1, [r0]
   7927c:	add	r4, r4, #1
   79280:	cmp	r1, #0
   79284:	beq	79348 <fputs@plt+0x67f60>
   79288:	uxtb	r1, r1
   7928c:	cmp	r1, #192	; 0xc0
   79290:	bcc	79274 <fputs@plt+0x67e8c>
   79294:	ldrb	r1, [r0, #1]!
   79298:	and	r2, r1, #192	; 0xc0
   7929c:	cmp	r2, #128	; 0x80
   792a0:	beq	79294 <fputs@plt+0x67eac>
   792a4:	b	7927c <fputs@plt+0x67e94>
   792a8:	mov	r9, r6
   792ac:	ldr	r6, [sp, #8]
   792b0:	ldr	r0, [sp]
   792b4:	tst	r0, #2
   792b8:	beq	79324 <fputs@plt+0x67f3c>
   792bc:	cmp	r3, #1
   792c0:	blt	79324 <fputs@plt+0x67f3c>
   792c4:	ldr	r4, [sp, #12]
   792c8:	ldr	r7, [sp, #16]
   792cc:	mov	r5, sl
   792d0:	b	792e4 <fputs@plt+0x67efc>
   792d4:	add	r4, r4, #1
   792d8:	add	r7, r7, #4
   792dc:	subs	r5, r5, #1
   792e0:	beq	79320 <fputs@plt+0x67f38>
   792e4:	ldrb	r2, [r4]
   792e8:	cmp	r3, r2
   792ec:	blt	792d4 <fputs@plt+0x67eec>
   792f0:	sub	r6, r3, r2
   792f4:	add	r0, r9, r6
   792f8:	ldr	r1, [r7]
   792fc:	mov	r8, r3
   79300:	bl	11250 <bcmp@plt>
   79304:	mov	r3, r8
   79308:	cmp	r0, #0
   7930c:	bne	792d4 <fputs@plt+0x67eec>
   79310:	cmp	r6, #0
   79314:	mov	r3, r6
   79318:	bgt	792c4 <fputs@plt+0x67edc>
   7931c:	mov	r3, r6
   79320:	ldr	r6, [sp, #8]
   79324:	ldr	r4, [sp, #16]
   79328:	ldr	r0, [sp, #4]
   7932c:	cmp	r0, #0
   79330:	beq	793dc <fputs@plt+0x67ff4>
   79334:	mov	r0, r4
   79338:	mov	r4, r3
   7933c:	bl	14294 <fputs@plt+0x2eac>
   79340:	mov	r3, r4
   79344:	b	793dc <fputs@plt+0x67ff4>
   79348:	mov	r0, #5
   7934c:	umull	r2, r3, r4, r0
   79350:	mov	r0, r6
   79354:	bl	7ace0 <fputs@plt+0x698f8>
   79358:	cmp	r0, #0
   7935c:	beq	79388 <fputs@plt+0x67fa0>
   79360:	mov	r1, r0
   79364:	ldrb	r0, [r7]
   79368:	cmp	r0, #0
   7936c:	beq	793d8 <fputs@plt+0x67ff0>
   79370:	add	r3, r1, r4, lsl #2
   79374:	mov	r4, r1
   79378:	mov	sl, #0
   7937c:	str	r7, [sp, #4]
   79380:	mov	r0, r7
   79384:	b	793b0 <fputs@plt+0x67fc8>
   79388:	sub	sp, fp, #28
   7938c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79390:	ldr	r1, [r4, sl, lsl #2]
   79394:	sub	r1, r0, r1
   79398:	strb	r1, [r3, sl]
   7939c:	add	sl, sl, #1
   793a0:	ldrb	r1, [r0]
   793a4:	cmp	r1, #0
   793a8:	mov	r7, r0
   793ac:	beq	79408 <fputs@plt+0x68020>
   793b0:	str	r7, [r4, sl, lsl #2]
   793b4:	ldrb	r2, [r0], #1
   793b8:	cmp	r2, #192	; 0xc0
   793bc:	bcc	79390 <fputs@plt+0x67fa8>
   793c0:	mov	r0, r7
   793c4:	ldrb	r1, [r0, #1]!
   793c8:	and	r1, r1, #192	; 0xc0
   793cc:	cmp	r1, #128	; 0x80
   793d0:	beq	793c4 <fputs@plt+0x67fdc>
   793d4:	b	79390 <fputs@plt+0x67fa8>
   793d8:	mov	r3, r5
   793dc:	mov	r0, r6
   793e0:	mov	r1, r9
   793e4:	mov	r2, r3
   793e8:	mvn	r3, #0
   793ec:	sub	sp, fp, #28
   793f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   793f4:	b	18ea4 <fputs@plt+0x7abc>
   793f8:	mov	r3, r5
   793fc:	tst	r0, #2
   79400:	bne	792bc <fputs@plt+0x67ed4>
   79404:	b	79324 <fputs@plt+0x67f3c>
   79408:	str	r3, [sp, #12]
   7940c:	b	791b0 <fputs@plt+0x67dc8>
   79410:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79414:	add	fp, sp, #28
   79418:	sub	sp, sp, #4
   7941c:	mov	r4, r2
   79420:	mov	r9, r1
   79424:	mov	r5, r0
   79428:	bl	1959c <fputs@plt+0x81b4>
   7942c:	mov	r7, r0
   79430:	str	r5, [sp]
   79434:	mov	r0, r5
   79438:	bl	7ad3c <fputs@plt+0x69954>
   7943c:	mov	sl, r0
   79440:	ldr	r0, [r4]
   79444:	cmp	r7, #0
   79448:	mvnne	r7, #0
   7944c:	bl	18954 <fputs@plt+0x756c>
   79450:	cmp	r0, #5
   79454:	beq	794bc <fputs@plt+0x680d4>
   79458:	mov	r5, #0
   7945c:	cmp	r9, #2
   79460:	blt	794a8 <fputs@plt+0x680c0>
   79464:	mov	r5, #0
   79468:	mov	r8, #1
   7946c:	ldr	r6, [r4, r8, lsl #2]
   79470:	mov	r0, r6
   79474:	bl	18954 <fputs@plt+0x756c>
   79478:	cmp	r0, #5
   7947c:	beq	794bc <fputs@plt+0x680d4>
   79480:	ldr	r0, [r4, r5, lsl #2]
   79484:	mov	r1, r6
   79488:	mov	r2, sl
   7948c:	bl	39360 <fputs@plt+0x27f78>
   79490:	eor	r0, r0, r7
   79494:	cmn	r0, #1
   79498:	movgt	r5, r8
   7949c:	add	r8, r8, #1
   794a0:	cmp	r9, r8
   794a4:	bne	7946c <fputs@plt+0x68084>
   794a8:	ldr	r1, [r4, r5, lsl #2]
   794ac:	ldr	r0, [sp]
   794b0:	sub	sp, fp, #28
   794b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   794b8:	b	18f5c <fputs@plt+0x7b74>
   794bc:	sub	sp, fp, #28
   794c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   794c4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   794c8:	add	fp, sp, #24
   794cc:	mov	r7, r2
   794d0:	mov	r5, r0
   794d4:	ldr	r4, [r2]
   794d8:	mov	r1, #40	; 0x28
   794dc:	bl	195b4 <fputs@plt+0x81cc>
   794e0:	cmp	r0, #0
   794e4:	beq	79514 <fputs@plt+0x6812c>
   794e8:	mov	r6, r0
   794ec:	ldr	r0, [r7]
   794f0:	bl	18954 <fputs@plt+0x756c>
   794f4:	ldrh	r1, [r6, #8]
   794f8:	cmp	r0, #5
   794fc:	bne	79518 <fputs@plt+0x68130>
   79500:	cmp	r1, #0
   79504:	beq	79514 <fputs@plt+0x6812c>
   79508:	mov	r0, r5
   7950c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   79510:	b	7ad58 <fputs@plt+0x69970>
   79514:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   79518:	cmp	r1, #0
   7951c:	beq	7956c <fputs@plt+0x68184>
   79520:	mov	r0, r5
   79524:	bl	7ad3c <fputs@plt+0x69954>
   79528:	mov	r7, r0
   7952c:	mov	r0, r5
   79530:	bl	1959c <fputs@plt+0x81b4>
   79534:	mov	r8, r0
   79538:	mov	r0, r6
   7953c:	mov	r1, r4
   79540:	mov	r2, r7
   79544:	bl	39360 <fputs@plt+0x27f78>
   79548:	cmp	r8, #0
   7954c:	beq	79558 <fputs@plt+0x68170>
   79550:	cmp	r0, #0
   79554:	bmi	79578 <fputs@plt+0x68190>
   79558:	cmp	r0, #1
   7955c:	blt	79508 <fputs@plt+0x68120>
   79560:	cmp	r8, #0
   79564:	beq	79578 <fputs@plt+0x68190>
   79568:	b	79508 <fputs@plt+0x68120>
   7956c:	mov	r0, r5
   79570:	bl	195a8 <fputs@plt+0x81c0>
   79574:	str	r0, [r6, #32]
   79578:	mov	r0, r6
   7957c:	mov	r1, r4
   79580:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   79584:	b	18f64 <fputs@plt+0x7b7c>
   79588:	push	{r4, r5, fp, lr}
   7958c:	add	fp, sp, #8
   79590:	mov	r4, r0
   79594:	mov	r1, #0
   79598:	bl	195b4 <fputs@plt+0x81cc>
   7959c:	cmp	r0, #0
   795a0:	popeq	{r4, r5, fp, pc}
   795a4:	mov	r5, r0
   795a8:	ldrh	r0, [r0, #8]
   795ac:	cmp	r0, #0
   795b0:	movne	r0, r4
   795b4:	movne	r1, r5
   795b8:	blne	18f5c <fputs@plt+0x7b74>
   795bc:	mov	r0, r5
   795c0:	pop	{r4, r5, fp, lr}
   795c4:	b	1862c <fputs@plt+0x7244>
   795c8:	push	{r4, sl, fp, lr}
   795cc:	add	fp, sp, #8
   795d0:	mov	r4, r0
   795d4:	ldr	r0, [r2]
   795d8:	bl	18954 <fputs@plt+0x756c>
   795dc:	sub	r0, r0, #1
   795e0:	cmp	r0, #3
   795e4:	bhi	795f8 <fputs@plt+0x68210>
   795e8:	movw	r1, #19876	; 0x4da4
   795ec:	movt	r1, #8
   795f0:	ldr	r1, [r1, r0, lsl #2]
   795f4:	b	79600 <fputs@plt+0x68218>
   795f8:	movw	r1, #20743	; 0x5107
   795fc:	movt	r1, #8
   79600:	mov	r0, r4
   79604:	mvn	r2, #0
   79608:	mov	r3, #0
   7960c:	pop	{r4, sl, fp, lr}
   79610:	b	18ea4 <fputs@plt+0x7abc>
   79614:	push	{r4, r5, fp, lr}
   79618:	add	fp, sp, #8
   7961c:	mov	r4, r0
   79620:	ldr	r5, [r2]
   79624:	mov	r0, r5
   79628:	bl	18954 <fputs@plt+0x756c>
   7962c:	sub	r1, r0, #1
   79630:	cmp	r1, #2
   79634:	bcc	79648 <fputs@plt+0x68260>
   79638:	cmp	r0, #3
   7963c:	beq	79658 <fputs@plt+0x68270>
   79640:	cmp	r0, #4
   79644:	bne	796bc <fputs@plt+0x682d4>
   79648:	mov	r0, r5
   7964c:	bl	18748 <fputs@plt+0x7360>
   79650:	mov	r1, r0
   79654:	b	796b0 <fputs@plt+0x682c8>
   79658:	mov	r0, r5
   7965c:	bl	18740 <fputs@plt+0x7358>
   79660:	cmp	r0, #0
   79664:	popeq	{r4, r5, fp, pc}
   79668:	ldrb	r2, [r0]
   7966c:	mov	r1, #0
   79670:	cmp	r2, #0
   79674:	bne	79690 <fputs@plt+0x682a8>
   79678:	b	796b0 <fputs@plt+0x682c8>
   7967c:	add	r0, r0, #1
   79680:	ldrb	r2, [r0]
   79684:	add	r1, r1, #1
   79688:	cmp	r2, #0
   7968c:	beq	796b0 <fputs@plt+0x682c8>
   79690:	uxtb	r2, r2
   79694:	cmp	r2, #192	; 0xc0
   79698:	bcc	7967c <fputs@plt+0x68294>
   7969c:	ldrb	r2, [r0, #1]!
   796a0:	and	r3, r2, #192	; 0xc0
   796a4:	cmp	r3, #128	; 0x80
   796a8:	beq	7969c <fputs@plt+0x682b4>
   796ac:	b	79684 <fputs@plt+0x6829c>
   796b0:	mov	r0, r4
   796b4:	pop	{r4, r5, fp, lr}
   796b8:	b	18e18 <fputs@plt+0x7a30>
   796bc:	mov	r0, r4
   796c0:	pop	{r4, r5, fp, lr}
   796c4:	b	18e68 <fputs@plt+0x7a80>
   796c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   796cc:	add	fp, sp, #28
   796d0:	sub	sp, sp, #4
   796d4:	mov	r4, r2
   796d8:	mov	r6, r0
   796dc:	ldr	r5, [r2]
   796e0:	mov	r0, r5
   796e4:	bl	18954 <fputs@plt+0x756c>
   796e8:	mov	r7, r0
   796ec:	ldr	r0, [r4, #4]
   796f0:	bl	18954 <fputs@plt+0x756c>
   796f4:	cmp	r7, #5
   796f8:	movne	r9, r0
   796fc:	cmpne	r0, #5
   79700:	bne	7970c <fputs@plt+0x68324>
   79704:	sub	sp, fp, #28
   79708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7970c:	str	r6, [sp]
   79710:	mov	r0, r5
   79714:	bl	18748 <fputs@plt+0x7360>
   79718:	mov	r5, r0
   7971c:	ldr	r0, [r4, #4]
   79720:	bl	18748 <fputs@plt+0x7360>
   79724:	mov	r6, r0
   79728:	ldr	r0, [r4]
   7972c:	cmp	r7, #4
   79730:	cmpeq	r9, #4
   79734:	beq	79754 <fputs@plt+0x6836c>
   79738:	bl	18740 <fputs@plt+0x7358>
   7973c:	mov	r7, r0
   79740:	ldr	r0, [r4, #4]
   79744:	bl	18740 <fputs@plt+0x7358>
   79748:	mov	sl, r0
   7974c:	mov	r4, #1
   79750:	b	7976c <fputs@plt+0x68384>
   79754:	bl	18650 <fputs@plt+0x7268>
   79758:	mov	r7, r0
   7975c:	ldr	r0, [r4, #4]
   79760:	bl	18650 <fputs@plt+0x7268>
   79764:	mov	sl, r0
   79768:	mov	r4, #0
   7976c:	mov	r8, #0
   79770:	cmp	r6, r5
   79774:	bgt	797e4 <fputs@plt+0x683fc>
   79778:	mov	r9, #1
   7977c:	b	79790 <fputs@plt+0x683a8>
   79780:	mov	r1, r5
   79784:	sub	r5, r0, #2
   79788:	cmp	r6, r1
   7978c:	bge	797e4 <fputs@plt+0x683fc>
   79790:	mov	r0, r7
   79794:	mov	r1, sl
   79798:	mov	r2, r6
   7979c:	bl	11250 <bcmp@plt>
   797a0:	cmp	r0, #0
   797a4:	beq	797e0 <fputs@plt+0x683f8>
   797a8:	add	r2, r7, #1
   797ac:	add	r1, r5, #1
   797b0:	add	r9, r9, #1
   797b4:	mov	r0, r1
   797b8:	mov	r7, r2
   797bc:	cmp	r4, #0
   797c0:	beq	79780 <fputs@plt+0x68398>
   797c4:	sub	r1, r0, #1
   797c8:	mov	r2, r7
   797cc:	ldrb	r3, [r2], #1
   797d0:	and	r3, r3, #192	; 0xc0
   797d4:	cmp	r3, #128	; 0x80
   797d8:	beq	797b4 <fputs@plt+0x683cc>
   797dc:	b	79784 <fputs@plt+0x6839c>
   797e0:	mov	r8, r9
   797e4:	ldr	r0, [sp]
   797e8:	mov	r1, r8
   797ec:	sub	sp, fp, #28
   797f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   797f4:	b	18e18 <fputs@plt+0x7a30>
   797f8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   797fc:	add	fp, sp, #24
   79800:	sub	sp, sp, #48	; 0x30
   79804:	mov	r4, r2
   79808:	mov	r7, r1
   7980c:	mov	r8, r0
   79810:	bl	195a8 <fputs@plt+0x81c0>
   79814:	cmp	r7, #1
   79818:	blt	798a8 <fputs@plt+0x684c0>
   7981c:	mov	r5, r0
   79820:	ldr	r0, [r4]
   79824:	bl	18740 <fputs@plt+0x7358>
   79828:	cmp	r0, #0
   7982c:	beq	798a8 <fputs@plt+0x684c0>
   79830:	mov	r6, r0
   79834:	mov	r0, #0
   79838:	str	r0, [sp, #40]	; 0x28
   7983c:	add	r0, r4, #4
   79840:	str	r0, [sp, #44]	; 0x2c
   79844:	sub	r0, r7, #1
   79848:	str	r0, [sp, #36]	; 0x24
   7984c:	ldr	r0, [r5, #92]	; 0x5c
   79850:	str	r0, [sp]
   79854:	add	r4, sp, #8
   79858:	mov	r0, r4
   7985c:	mov	r1, r5
   79860:	mov	r2, #0
   79864:	mov	r3, #0
   79868:	bl	1452c <fputs@plt+0x3144>
   7986c:	mov	r0, #2
   79870:	strb	r0, [sp, #33]	; 0x21
   79874:	add	r2, sp, #36	; 0x24
   79878:	mov	r0, r4
   7987c:	mov	r1, r6
   79880:	bl	38df0 <fputs@plt+0x27a08>
   79884:	ldr	r5, [sp, #20]
   79888:	mov	r0, r4
   7988c:	bl	1581c <fputs@plt+0x4434>
   79890:	mov	r1, r0
   79894:	movw	r3, #17156	; 0x4304
   79898:	movt	r3, #1
   7989c:	mov	r0, r8
   798a0:	mov	r2, r5
   798a4:	bl	18ea4 <fputs@plt+0x7abc>
   798a8:	sub	sp, fp, #24
   798ac:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   798b0:	push	{r4, sl, fp, lr}
   798b4:	add	fp, sp, #8
   798b8:	sub	sp, sp, #8
   798bc:	mov	r4, r0
   798c0:	ldr	r0, [r2]
   798c4:	bl	18740 <fputs@plt+0x7358>
   798c8:	str	r0, [sp, #4]
   798cc:	cmp	r0, #0
   798d0:	beq	798f4 <fputs@plt+0x6850c>
   798d4:	ldrb	r0, [r0]
   798d8:	cmp	r0, #0
   798dc:	beq	798f4 <fputs@plt+0x6850c>
   798e0:	add	r0, sp, #4
   798e4:	bl	473e4 <fputs@plt+0x35ffc>
   798e8:	mov	r1, r0
   798ec:	mov	r0, r4
   798f0:	bl	18e18 <fputs@plt+0x7a30>
   798f4:	sub	sp, fp, #8
   798f8:	pop	{r4, sl, fp, pc}
   798fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79900:	add	fp, sp, #28
   79904:	sub	sp, sp, #20
   79908:	mov	r6, r2
   7990c:	mov	r7, r1
   79910:	mov	r4, r0
   79914:	mov	r0, #1
   79918:	orr	r0, r0, r1, lsl #2
   7991c:	asr	r1, r0, #31
   79920:	bl	14264 <fputs@plt+0x2e7c>
   79924:	cmp	r0, #0
   79928:	beq	79a58 <fputs@plt+0x68670>
   7992c:	str	r4, [sp, #12]
   79930:	cmp	r7, #1
   79934:	str	r0, [sp, #16]
   79938:	mov	r5, r0
   7993c:	blt	79a28 <fputs@plt+0x68640>
   79940:	movw	sl, #65535	; 0xffff
   79944:	movt	sl, #16
   79948:	add	r4, sl, #983040	; 0xf0000
   7994c:	mov	r8, #0
   79950:	mov	r9, #2
   79954:	ldr	r5, [sp, #16]
   79958:	b	7996c <fputs@plt+0x68584>
   7995c:	strb	r2, [r5], #1
   79960:	add	r6, r6, #4
   79964:	subs	r7, r7, #1
   79968:	beq	79a28 <fputs@plt+0x68640>
   7996c:	ldr	r0, [r6]
   79970:	bl	188cc <fputs@plt+0x74e4>
   79974:	and	r2, r0, r4
   79978:	subs	r0, sl, r0
   7997c:	rscs	r0, r1, #0
   79980:	mov	r0, #0
   79984:	movwcc	r0, #1
   79988:	cmp	r0, #0
   7998c:	movwne	r2, #65533	; 0xfffd
   79990:	cmp	r2, #127	; 0x7f
   79994:	bls	7995c <fputs@plt+0x68574>
   79998:	cmp	r8, r2, lsr #11
   7999c:	bne	799c0 <fputs@plt+0x685d8>
   799a0:	lsr	r0, r2, #6
   799a4:	bfi	r2, r9, #6, #26
   799a8:	strb	r2, [r5, #1]
   799ac:	mov	r1, #6
   799b0:	bfi	r0, r1, #5, #27
   799b4:	strb	r0, [r5]
   799b8:	add	r5, r5, #2
   799bc:	b	79960 <fputs@plt+0x68578>
   799c0:	mov	r0, r2
   799c4:	bfi	r0, r9, #6, #26
   799c8:	cmp	r8, r2, lsr #16
   799cc:	bne	799f8 <fputs@plt+0x68610>
   799d0:	strb	r0, [r5, #2]
   799d4:	lsr	r0, r2, #6
   799d8:	bfi	r0, r9, #6, #26
   799dc:	strb	r0, [r5, #1]
   799e0:	lsr	r0, r2, #12
   799e4:	mov	r1, #14
   799e8:	bfi	r0, r1, #4, #28
   799ec:	strb	r0, [r5]
   799f0:	add	r5, r5, #3
   799f4:	b	79960 <fputs@plt+0x68578>
   799f8:	strb	r0, [r5, #3]
   799fc:	mov	r0, #240	; 0xf0
   79a00:	orr	r0, r0, r2, lsr #18
   79a04:	strb	r0, [r5]
   79a08:	lsr	r0, r2, #6
   79a0c:	bfi	r0, r9, #6, #26
   79a10:	strb	r0, [r5, #2]
   79a14:	lsr	r0, r2, #12
   79a18:	bfi	r0, r9, #6, #26
   79a1c:	strb	r0, [r5, #1]
   79a20:	add	r5, r5, #4
   79a24:	b	79960 <fputs@plt+0x68578>
   79a28:	mov	r0, #1
   79a2c:	movw	r1, #17044	; 0x4294
   79a30:	movt	r1, #1
   79a34:	str	r1, [sp]
   79a38:	str	r0, [sp, #4]
   79a3c:	ldr	r1, [sp, #16]
   79a40:	sub	r2, r5, r1
   79a44:	asr	r3, r2, #31
   79a48:	ldr	r0, [sp, #12]
   79a4c:	bl	18ec4 <fputs@plt+0x7adc>
   79a50:	sub	sp, fp, #28
   79a54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79a58:	mov	r0, r4
   79a5c:	sub	sp, fp, #28
   79a60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79a64:	b	19130 <fputs@plt+0x7d48>
   79a68:	push	{r4, r5, fp, lr}
   79a6c:	add	fp, sp, #8
   79a70:	mov	r4, r0
   79a74:	ldr	r5, [r2]
   79a78:	mov	r0, r5
   79a7c:	bl	18954 <fputs@plt+0x756c>
   79a80:	cmp	r0, #5
   79a84:	beq	79ac8 <fputs@plt+0x686e0>
   79a88:	cmp	r0, #1
   79a8c:	bne	79ad4 <fputs@plt+0x686ec>
   79a90:	mov	r0, r5
   79a94:	bl	188cc <fputs@plt+0x74e4>
   79a98:	mov	r2, r0
   79a9c:	cmn	r1, #1
   79aa0:	bgt	79b00 <fputs@plt+0x68718>
   79aa4:	eor	r0, r1, #-2147483648	; 0x80000000
   79aa8:	orrs	r0, r2, r0
   79aac:	bne	79af8 <fputs@plt+0x68710>
   79ab0:	movw	r1, #35859	; 0x8c13
   79ab4:	movt	r1, #8
   79ab8:	mov	r0, r4
   79abc:	mvn	r2, #0
   79ac0:	pop	{r4, r5, fp, lr}
   79ac4:	b	18bec <fputs@plt+0x7804>
   79ac8:	mov	r0, r4
   79acc:	pop	{r4, r5, fp, lr}
   79ad0:	b	18e68 <fputs@plt+0x7a80>
   79ad4:	mov	r0, r5
   79ad8:	bl	187b8 <fputs@plt+0x73d0>
   79adc:	vneg.f64	d16, d0
   79ae0:	vcmpe.f64	d0, #0.0
   79ae4:	vmrs	APSR_nzcv, fpscr
   79ae8:	vmovmi.f64	d0, d16
   79aec:	mov	r0, r4
   79af0:	pop	{r4, r5, fp, lr}
   79af4:	b	18bac <fputs@plt+0x77c4>
   79af8:	rsbs	r2, r2, #0
   79afc:	rsc	r1, r1, #0
   79b00:	mov	r0, r4
   79b04:	mov	r3, r1
   79b08:	pop	{r4, r5, fp, lr}
   79b0c:	b	18e60 <fputs@plt+0x7a78>
   79b10:	push	{r4, r5, r6, sl, fp, lr}
   79b14:	add	fp, sp, #16
   79b18:	sub	sp, sp, #8
   79b1c:	mov	r6, r2
   79b20:	mov	r4, r0
   79b24:	mov	r5, #0
   79b28:	cmp	r1, #2
   79b2c:	bne	79b58 <fputs@plt+0x68770>
   79b30:	ldr	r5, [r6, #4]
   79b34:	mov	r0, r5
   79b38:	bl	18954 <fputs@plt+0x756c>
   79b3c:	cmp	r0, #5
   79b40:	beq	79c4c <fputs@plt+0x68864>
   79b44:	mov	r0, r5
   79b48:	bl	1883c <fputs@plt+0x7454>
   79b4c:	cmp	r0, #30
   79b50:	movge	r0, #30
   79b54:	bic	r5, r0, r0, asr #31
   79b58:	ldr	r6, [r6]
   79b5c:	mov	r0, r6
   79b60:	bl	18954 <fputs@plt+0x756c>
   79b64:	cmp	r0, #5
   79b68:	beq	79c4c <fputs@plt+0x68864>
   79b6c:	mov	r0, r6
   79b70:	bl	187b8 <fputs@plt+0x73d0>
   79b74:	vldr	d16, [pc, #236]	; 79c68 <fputs@plt+0x68880>
   79b78:	vstr	d0, [sp]
   79b7c:	vcmpe.f64	d0, d16
   79b80:	vmrs	APSR_nzcv, fpscr
   79b84:	bpl	79bb8 <fputs@plt+0x687d0>
   79b88:	cmp	r5, #0
   79b8c:	bne	79bb8 <fputs@plt+0x687d0>
   79b90:	vcmpe.f64	d0, #0.0
   79b94:	vmrs	APSR_nzcv, fpscr
   79b98:	blt	79bb8 <fputs@plt+0x687d0>
   79b9c:	vmov.f64	d16, #96	; 0x3f000000  0.5
   79ba0:	vadd.f64	d16, d0, d16
   79ba4:	vmov	r0, r1, d16
   79ba8:	bl	7e788 <fputs@plt+0x6d3a0>
   79bac:	bl	7e608 <fputs@plt+0x6d220>
   79bb0:	stm	sp, {r0, r1}
   79bb4:	b	79c40 <fputs@plt+0x68858>
   79bb8:	vldr	d16, [pc, #176]	; 79c70 <fputs@plt+0x68888>
   79bbc:	vcmpe.f64	d0, d16
   79bc0:	vmrs	APSR_nzcv, fpscr
   79bc4:	ble	79c00 <fputs@plt+0x68818>
   79bc8:	cmp	r5, #0
   79bcc:	bne	79c00 <fputs@plt+0x68818>
   79bd0:	vcmpe.f64	d0, #0.0
   79bd4:	vmrs	APSR_nzcv, fpscr
   79bd8:	bpl	79c00 <fputs@plt+0x68818>
   79bdc:	vmov.f64	d16, #96	; 0x3f000000  0.5
   79be0:	vsub.f64	d16, d16, d0
   79be4:	vmov	r0, r1, d16
   79be8:	bl	7e788 <fputs@plt+0x6d3a0>
   79bec:	bl	7e608 <fputs@plt+0x6d220>
   79bf0:	eor	r1, r1, #-2147483648	; 0x80000000
   79bf4:	vmov	d16, r0, r1
   79bf8:	vstr	d16, [sp]
   79bfc:	b	79c40 <fputs@plt+0x68858>
   79c00:	vmov	r2, r3, d0
   79c04:	movw	r0, #35876	; 0x8c24
   79c08:	movt	r0, #8
   79c0c:	mov	r1, r5
   79c10:	bl	158b0 <fputs@plt+0x44c8>
   79c14:	cmp	r0, #0
   79c18:	beq	79c54 <fputs@plt+0x6886c>
   79c1c:	mov	r5, r0
   79c20:	bl	13690 <fputs@plt+0x22a8>
   79c24:	mov	r2, r0
   79c28:	mov	r1, sp
   79c2c:	mov	r0, r5
   79c30:	mov	r3, #1
   79c34:	bl	31d90 <fputs@plt+0x209a8>
   79c38:	mov	r0, r5
   79c3c:	bl	14294 <fputs@plt+0x2eac>
   79c40:	vldr	d0, [sp]
   79c44:	mov	r0, r4
   79c48:	bl	18bac <fputs@plt+0x77c4>
   79c4c:	sub	sp, fp, #16
   79c50:	pop	{r4, r5, r6, sl, fp, pc}
   79c54:	mov	r0, r4
   79c58:	bl	19130 <fputs@plt+0x7d48>
   79c5c:	sub	sp, fp, #16
   79c60:	pop	{r4, r5, r6, sl, fp, pc}
   79c64:	nop	{0}
   79c68:	andeq	r0, r0, r0
   79c6c:	mvnmi	r0, #0
   79c70:	andeq	r0, r0, r0
   79c74:	mvngt	r0, #0
   79c78:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   79c7c:	add	fp, sp, #24
   79c80:	mov	r6, r2
   79c84:	mov	r8, r0
   79c88:	ldr	r0, [r2]
   79c8c:	bl	18740 <fputs@plt+0x7358>
   79c90:	mov	r5, r0
   79c94:	ldr	r0, [r6]
   79c98:	bl	18748 <fputs@plt+0x7360>
   79c9c:	cmp	r5, #0
   79ca0:	beq	79d18 <fputs@plt+0x68930>
   79ca4:	mov	r6, r0
   79ca8:	asr	r0, r0, #31
   79cac:	adds	r2, r6, #1
   79cb0:	adc	r3, r0, #0
   79cb4:	mov	r0, r8
   79cb8:	bl	7ace0 <fputs@plt+0x698f8>
   79cbc:	cmp	r0, #0
   79cc0:	beq	79d18 <fputs@plt+0x68930>
   79cc4:	mov	r1, r0
   79cc8:	cmp	r6, #1
   79ccc:	blt	79d00 <fputs@plt+0x68918>
   79cd0:	movw	r0, #6044	; 0x179c
   79cd4:	movt	r0, #8
   79cd8:	mov	r2, r1
   79cdc:	mov	r3, r6
   79ce0:	ldrb	r4, [r5], #1
   79ce4:	ldrb	r7, [r0, r4]
   79ce8:	mvn	r7, r7
   79cec:	orr	r7, r7, #223	; 0xdf
   79cf0:	and	r7, r4, r7
   79cf4:	strb	r7, [r2], #1
   79cf8:	subs	r3, r3, #1
   79cfc:	bne	79ce0 <fputs@plt+0x688f8>
   79d00:	movw	r3, #17044	; 0x4294
   79d04:	movt	r3, #1
   79d08:	mov	r0, r8
   79d0c:	mov	r2, r6
   79d10:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   79d14:	b	18ea4 <fputs@plt+0x7abc>
   79d18:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   79d1c:	push	{r4, r5, r6, r7, fp, lr}
   79d20:	add	fp, sp, #16
   79d24:	mov	r6, r2
   79d28:	mov	r7, r0
   79d2c:	ldr	r0, [r2]
   79d30:	bl	18740 <fputs@plt+0x7358>
   79d34:	mov	r5, r0
   79d38:	ldr	r0, [r6]
   79d3c:	bl	18748 <fputs@plt+0x7360>
   79d40:	cmp	r5, #0
   79d44:	beq	79db0 <fputs@plt+0x689c8>
   79d48:	mov	r6, r0
   79d4c:	asr	r0, r0, #31
   79d50:	adds	r2, r6, #1
   79d54:	adc	r3, r0, #0
   79d58:	mov	r0, r7
   79d5c:	bl	7ace0 <fputs@plt+0x698f8>
   79d60:	cmp	r0, #0
   79d64:	beq	79db0 <fputs@plt+0x689c8>
   79d68:	mov	r1, r0
   79d6c:	cmp	r6, #1
   79d70:	blt	79d98 <fputs@plt+0x689b0>
   79d74:	movw	r0, #5732	; 0x1664
   79d78:	movt	r0, #8
   79d7c:	mov	r2, r1
   79d80:	mov	r3, r6
   79d84:	ldrb	r4, [r5], #1
   79d88:	ldrb	r4, [r0, r4]
   79d8c:	strb	r4, [r2], #1
   79d90:	subs	r3, r3, #1
   79d94:	bne	79d84 <fputs@plt+0x6899c>
   79d98:	movw	r3, #17044	; 0x4294
   79d9c:	movt	r3, #1
   79da0:	mov	r0, r7
   79da4:	mov	r2, r6
   79da8:	pop	{r4, r5, r6, r7, fp, lr}
   79dac:	b	18ea4 <fputs@plt+0x7abc>
   79db0:	pop	{r4, r5, r6, r7, fp, pc}
   79db4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   79db8:	add	fp, sp, #24
   79dbc:	mov	r5, r2
   79dc0:	mov	r8, r0
   79dc4:	ldr	r0, [r2]
   79dc8:	bl	18650 <fputs@plt+0x7268>
   79dcc:	mov	r6, r0
   79dd0:	ldr	r0, [r5]
   79dd4:	bl	18748 <fputs@plt+0x7360>
   79dd8:	mov	r5, r0
   79ddc:	mov	r0, #1
   79de0:	orr	r2, r0, r5, lsl #1
   79de4:	asr	r0, r5, #31
   79de8:	lsl	r0, r0, #1
   79dec:	orr	r3, r0, r5, lsr #31
   79df0:	mov	r0, r8
   79df4:	bl	7ace0 <fputs@plt+0x698f8>
   79df8:	cmp	r0, #0
   79dfc:	beq	79e60 <fputs@plt+0x68a78>
   79e00:	mov	r1, r0
   79e04:	cmp	r5, #1
   79e08:	blt	79e40 <fputs@plt+0x68a58>
   79e0c:	movw	r2, #37556	; 0x92b4
   79e10:	movt	r2, #8
   79e14:	mov	r3, r5
   79e18:	mov	r0, r1
   79e1c:	ldrb	r4, [r6], #1
   79e20:	ldrb	r7, [r2, r4, lsr #4]
   79e24:	strb	r7, [r0]
   79e28:	and	r7, r4, #15
   79e2c:	ldrb	r7, [r2, r7]
   79e30:	strb	r7, [r0, #1]
   79e34:	add	r0, r0, #2
   79e38:	subs	r3, r3, #1
   79e3c:	bne	79e1c <fputs@plt+0x68a34>
   79e40:	mov	r2, #0
   79e44:	strb	r2, [r0]
   79e48:	lsl	r2, r5, #1
   79e4c:	movw	r3, #17044	; 0x4294
   79e50:	movt	r3, #1
   79e54:	mov	r0, r8
   79e58:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   79e5c:	b	18ea4 <fputs@plt+0x7abc>
   79e60:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   79e64:	push	{r4, sl, fp, lr}
   79e68:	add	fp, sp, #8
   79e6c:	sub	sp, sp, #8
   79e70:	mov	r4, r0
   79e74:	mov	r1, sp
   79e78:	mov	r0, #8
   79e7c:	bl	15a50 <fputs@plt+0x4668>
   79e80:	ldr	r0, [sp, #4]
   79e84:	cmn	r0, #1
   79e88:	bgt	79ea4 <fputs@plt+0x68abc>
   79e8c:	ldr	r1, [sp]
   79e90:	rsbs	r1, r1, #0
   79e94:	str	r1, [sp]
   79e98:	bic	r0, r0, #-2147483648	; 0x80000000
   79e9c:	rsc	r0, r0, #0
   79ea0:	str	r0, [sp, #4]
   79ea4:	ldm	sp, {r2, r3}
   79ea8:	mov	r0, r4
   79eac:	bl	18e60 <fputs@plt+0x7a78>
   79eb0:	sub	sp, fp, #8
   79eb4:	pop	{r4, sl, fp, pc}
   79eb8:	push	{r4, r5, r6, sl, fp, lr}
   79ebc:	add	fp, sp, #16
   79ec0:	mov	r4, r0
   79ec4:	ldr	r0, [r2]
   79ec8:	bl	1883c <fputs@plt+0x7454>
   79ecc:	mov	r5, r0
   79ed0:	cmp	r0, #1
   79ed4:	movle	r5, #1
   79ed8:	mov	r0, r4
   79edc:	mov	r2, r5
   79ee0:	mov	r3, #0
   79ee4:	bl	7ace0 <fputs@plt+0x698f8>
   79ee8:	cmp	r0, #0
   79eec:	beq	79f1c <fputs@plt+0x68b34>
   79ef0:	mov	r6, r0
   79ef4:	mov	r0, r5
   79ef8:	mov	r1, r6
   79efc:	bl	15a50 <fputs@plt+0x4668>
   79f00:	movw	r3, #17044	; 0x4294
   79f04:	movt	r3, #1
   79f08:	mov	r0, r4
   79f0c:	mov	r1, r6
   79f10:	mov	r2, r5
   79f14:	pop	{r4, r5, r6, sl, fp, lr}
   79f18:	b	18af0 <fputs@plt+0x7708>
   79f1c:	pop	{r4, r5, r6, sl, fp, pc}
   79f20:	push	{r4, r5, fp, lr}
   79f24:	add	fp, sp, #8
   79f28:	mov	r5, r2
   79f2c:	mov	r4, r0
   79f30:	bl	7ad3c <fputs@plt+0x69954>
   79f34:	mov	r2, r0
   79f38:	ldm	r5, {r0, r1}
   79f3c:	bl	39360 <fputs@plt+0x27f78>
   79f40:	cmp	r0, #0
   79f44:	popeq	{r4, r5, fp, pc}
   79f48:	ldr	r1, [r5]
   79f4c:	mov	r0, r4
   79f50:	pop	{r4, r5, fp, lr}
   79f54:	b	18f5c <fputs@plt+0x7b74>
   79f58:	movw	r1, #20189	; 0x4edd
   79f5c:	movt	r1, #8
   79f60:	mvn	r2, #0
   79f64:	mov	r3, #0
   79f68:	b	18ea4 <fputs@plt+0x7abc>
   79f6c:	push	{r4, r5, fp, lr}
   79f70:	add	fp, sp, #8
   79f74:	mov	r4, r2
   79f78:	ldr	r0, [r2]
   79f7c:	bl	1883c <fputs@plt+0x7454>
   79f80:	mov	r5, r0
   79f84:	ldr	r0, [r4, #4]
   79f88:	bl	18740 <fputs@plt+0x7358>
   79f8c:	mov	r2, r0
   79f90:	movw	r1, #20776	; 0x5128
   79f94:	movt	r1, #8
   79f98:	mov	r0, r5
   79f9c:	pop	{r4, r5, fp, lr}
   79fa0:	b	15994 <fputs@plt+0x45ac>
   79fa4:	push	{r4, r5, r6, r7, fp, lr}
   79fa8:	add	fp, sp, #16
   79fac:	vpush	{d8}
   79fb0:	sub	sp, sp, #72	; 0x48
   79fb4:	mov	r6, r2
   79fb8:	mov	r4, r0
   79fbc:	ldr	r5, [r2]
   79fc0:	mov	r0, r5
   79fc4:	bl	18954 <fputs@plt+0x756c>
   79fc8:	sub	r0, r0, #1
   79fcc:	cmp	r0, #3
   79fd0:	bhi	7a004 <fputs@plt+0x68c1c>
   79fd4:	add	r1, pc, #0
   79fd8:	ldr	pc, [r1, r0, lsl #2]
   79fdc:	andeq	r9, r7, ip, ror #31
   79fe0:	andeq	sl, r7, ip, lsl r0
   79fe4:	muleq	r7, r8, r0
   79fe8:	andeq	sl, r7, r0, asr r1
   79fec:	mov	r0, r4
   79ff0:	mov	r1, r5
   79ff4:	sub	sp, fp, #24
   79ff8:	vpop	{d8}
   79ffc:	pop	{r4, r5, r6, r7, fp, lr}
   7a000:	b	18f5c <fputs@plt+0x7b74>
   7a004:	movw	r1, #33052	; 0x811c
   7a008:	movt	r1, #8
   7a00c:	mov	r0, r4
   7a010:	mov	r2, #4
   7a014:	mov	r3, #0
   7a018:	b	7a238 <fputs@plt+0x68e50>
   7a01c:	mov	r0, r5
   7a020:	bl	187b8 <fputs@plt+0x73d0>
   7a024:	vorr	d8, d0, d0
   7a028:	vstr	d0, [sp]
   7a02c:	add	r5, sp, #14
   7a030:	movw	r2, #21335	; 0x5357
   7a034:	movt	r2, #8
   7a038:	mov	r0, #50	; 0x32
   7a03c:	mov	r1, r5
   7a040:	bl	15964 <fputs@plt+0x457c>
   7a044:	sub	r1, fp, #32
   7a048:	mov	r0, r5
   7a04c:	mov	r2, #20
   7a050:	mov	r3, #1
   7a054:	bl	31d90 <fputs@plt+0x209a8>
   7a058:	vldr	d16, [fp, #-32]	; 0xffffffe0
   7a05c:	vcmp.f64	d8, d16
   7a060:	vmrs	APSR_nzcv, fpscr
   7a064:	beq	7a080 <fputs@plt+0x68c98>
   7a068:	vstr	d8, [sp]
   7a06c:	add	r1, sp, #14
   7a070:	movw	r2, #35881	; 0x8c29
   7a074:	movt	r2, #8
   7a078:	mov	r0, #50	; 0x32
   7a07c:	bl	15964 <fputs@plt+0x457c>
   7a080:	add	r1, sp, #14
   7a084:	mov	r0, r4
   7a088:	mvn	r2, #0
   7a08c:	mvn	r3, #0
   7a090:	bl	18ea4 <fputs@plt+0x7abc>
   7a094:	b	7a210 <fputs@plt+0x68e28>
   7a098:	mov	r0, r5
   7a09c:	bl	18740 <fputs@plt+0x7358>
   7a0a0:	cmp	r0, #0
   7a0a4:	beq	7a210 <fputs@plt+0x68e28>
   7a0a8:	mov	r5, r0
   7a0ac:	mov	r0, #0
   7a0b0:	mov	r1, #0
   7a0b4:	mov	r3, #0
   7a0b8:	b	7a0c8 <fputs@plt+0x68ce0>
   7a0bc:	adds	r1, r1, #1
   7a0c0:	adc	r3, r3, #0
   7a0c4:	add	r0, r0, #1
   7a0c8:	ldrb	r2, [r5, r0]
   7a0cc:	cmp	r2, #39	; 0x27
   7a0d0:	beq	7a0bc <fputs@plt+0x68cd4>
   7a0d4:	cmp	r2, #0
   7a0d8:	bne	7a0c4 <fputs@plt+0x68cdc>
   7a0dc:	add	r0, r0, #3
   7a0e0:	adds	r2, r1, r0
   7a0e4:	adc	r3, r3, #0
   7a0e8:	mov	r0, r4
   7a0ec:	bl	7ace0 <fputs@plt+0x698f8>
   7a0f0:	cmp	r0, #0
   7a0f4:	beq	7a210 <fputs@plt+0x68e28>
   7a0f8:	mov	r1, r0
   7a0fc:	mov	ip, #39	; 0x27
   7a100:	mov	r3, r0
   7a104:	strb	ip, [r3], #1
   7a108:	ldrb	r0, [r5]
   7a10c:	cmp	r0, #0
   7a110:	beq	7a21c <fputs@plt+0x68e34>
   7a114:	add	r7, r5, #1
   7a118:	mov	r6, #1
   7a11c:	mov	r2, #2
   7a120:	strb	r0, [r3]
   7a124:	ldrb	r0, [r7, #-1]
   7a128:	cmp	r0, #39	; 0x27
   7a12c:	strbeq	ip, [r1, r2]
   7a130:	addeq	r6, r6, #2
   7a134:	movne	r6, r2
   7a138:	add	r3, r1, r6
   7a13c:	add	r2, r6, #1
   7a140:	ldrb	r0, [r7], #1
   7a144:	cmp	r0, #0
   7a148:	bne	7a120 <fputs@plt+0x68d38>
   7a14c:	b	7a220 <fputs@plt+0x68e38>
   7a150:	mov	r0, r5
   7a154:	bl	18650 <fputs@plt+0x7268>
   7a158:	mov	r5, r0
   7a15c:	ldr	r0, [r6]
   7a160:	bl	18748 <fputs@plt+0x7360>
   7a164:	mov	r6, r0
   7a168:	asr	r0, r0, #31
   7a16c:	lsl	r0, r0, #1
   7a170:	orr	r0, r0, r6, lsr #31
   7a174:	mov	r1, #4
   7a178:	adds	r2, r1, r6, lsl #1
   7a17c:	adc	r3, r0, #0
   7a180:	mov	r0, r4
   7a184:	bl	7ace0 <fputs@plt+0x698f8>
   7a188:	cmp	r0, #0
   7a18c:	beq	7a210 <fputs@plt+0x68e28>
   7a190:	mov	r7, r0
   7a194:	cmp	r6, #1
   7a198:	blt	7a1d4 <fputs@plt+0x68dec>
   7a19c:	add	r0, r7, #2
   7a1a0:	movw	r1, #37556	; 0x92b4
   7a1a4:	movt	r1, #8
   7a1a8:	mov	r2, r6
   7a1ac:	ldrb	r3, [r5]
   7a1b0:	ldrb	r3, [r1, r3, lsr #4]
   7a1b4:	strb	r3, [r0]
   7a1b8:	ldrb	r3, [r5], #1
   7a1bc:	and	r3, r3, #15
   7a1c0:	ldrb	r3, [r1, r3]
   7a1c4:	strb	r3, [r0, #1]
   7a1c8:	add	r0, r0, #2
   7a1cc:	subs	r2, r2, #1
   7a1d0:	bne	7a1ac <fputs@plt+0x68dc4>
   7a1d4:	add	r0, r7, r6, lsl #1
   7a1d8:	mov	r1, #39	; 0x27
   7a1dc:	strh	r1, [r0, #2]
   7a1e0:	movw	r0, #10072	; 0x2758
   7a1e4:	strh	r0, [r7]
   7a1e8:	mov	r0, r4
   7a1ec:	mov	r1, r7
   7a1f0:	mvn	r2, #0
   7a1f4:	mvn	r3, #0
   7a1f8:	bl	18ea4 <fputs@plt+0x7abc>
   7a1fc:	mov	r0, r7
   7a200:	sub	sp, fp, #24
   7a204:	vpop	{d8}
   7a208:	pop	{r4, r5, r6, r7, fp, lr}
   7a20c:	b	14294 <fputs@plt+0x2eac>
   7a210:	sub	sp, fp, #24
   7a214:	vpop	{d8}
   7a218:	pop	{r4, r5, r6, r7, fp, pc}
   7a21c:	mov	r2, #2
   7a220:	strb	ip, [r3]
   7a224:	mov	r0, #0
   7a228:	strb	r0, [r1, r2]
   7a22c:	movw	r3, #17044	; 0x4294
   7a230:	movt	r3, #1
   7a234:	mov	r0, r4
   7a238:	sub	sp, fp, #24
   7a23c:	vpop	{d8}
   7a240:	pop	{r4, r5, r6, r7, fp, lr}
   7a244:	b	18ea4 <fputs@plt+0x7abc>
   7a248:	push	{r4, sl, fp, lr}
   7a24c:	add	fp, sp, #8
   7a250:	mov	r4, r0
   7a254:	bl	195a8 <fputs@plt+0x81c0>
   7a258:	bl	1de84 <fputs@plt+0xca9c>
   7a25c:	mov	r2, r0
   7a260:	mov	r0, r4
   7a264:	mov	r3, r1
   7a268:	pop	{r4, sl, fp, lr}
   7a26c:	b	18e60 <fputs@plt+0x7a78>
   7a270:	push	{r4, sl, fp, lr}
   7a274:	add	fp, sp, #8
   7a278:	mov	r4, r0
   7a27c:	bl	195a8 <fputs@plt+0x81c0>
   7a280:	bl	1de8c <fputs@plt+0xcaa4>
   7a284:	mov	r1, r0
   7a288:	mov	r0, r4
   7a28c:	pop	{r4, sl, fp, lr}
   7a290:	b	18e18 <fputs@plt+0x7a30>
   7a294:	push	{r4, sl, fp, lr}
   7a298:	add	fp, sp, #8
   7a29c:	mov	r4, r0
   7a2a0:	bl	195a8 <fputs@plt+0x81c0>
   7a2a4:	bl	1de94 <fputs@plt+0xcaac>
   7a2a8:	mov	r1, r0
   7a2ac:	mov	r0, r4
   7a2b0:	pop	{r4, sl, fp, lr}
   7a2b4:	b	18e18 <fputs@plt+0x7a30>
   7a2b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a2bc:	add	fp, sp, #28
   7a2c0:	sub	sp, sp, #44	; 0x2c
   7a2c4:	mov	r6, r2
   7a2c8:	mov	r4, r0
   7a2cc:	ldr	r0, [r2]
   7a2d0:	bl	18740 <fputs@plt+0x7358>
   7a2d4:	cmp	r0, #0
   7a2d8:	beq	7a46c <fputs@plt+0x69084>
   7a2dc:	mov	r5, r0
   7a2e0:	ldr	r0, [r6]
   7a2e4:	bl	18748 <fputs@plt+0x7360>
   7a2e8:	mov	r8, r0
   7a2ec:	ldr	r0, [r6, #4]
   7a2f0:	bl	18740 <fputs@plt+0x7358>
   7a2f4:	cmp	r0, #0
   7a2f8:	beq	7a46c <fputs@plt+0x69084>
   7a2fc:	mov	r7, r0
   7a300:	ldrb	r0, [r0]
   7a304:	cmp	r0, #0
   7a308:	beq	7a474 <fputs@plt+0x6908c>
   7a30c:	ldr	r0, [r6, #4]
   7a310:	bl	18748 <fputs@plt+0x7360>
   7a314:	str	r0, [sp, #36]	; 0x24
   7a318:	ldr	r0, [r6, #8]
   7a31c:	bl	18740 <fputs@plt+0x7358>
   7a320:	str	r0, [sp, #24]
   7a324:	cmp	r0, #0
   7a328:	beq	7a46c <fputs@plt+0x69084>
   7a32c:	ldr	r0, [r6, #8]
   7a330:	bl	18748 <fputs@plt+0x7360>
   7a334:	str	r0, [sp, #20]
   7a338:	add	r9, r8, #1
   7a33c:	asr	r6, r9, #31
   7a340:	mov	r0, r4
   7a344:	mov	r2, r9
   7a348:	mov	r3, r6
   7a34c:	bl	7ace0 <fputs@plt+0x698f8>
   7a350:	cmp	r0, #0
   7a354:	beq	7a46c <fputs@plt+0x69084>
   7a358:	mov	r2, r0
   7a35c:	ldr	r0, [sp, #36]	; 0x24
   7a360:	subs	r1, r8, r0
   7a364:	str	r1, [fp, #-32]	; 0xffffffe0
   7a368:	str	r4, [sp, #16]
   7a36c:	str	r8, [sp, #4]
   7a370:	bmi	7a488 <fputs@plt+0x690a0>
   7a374:	str	r6, [sp, #32]
   7a378:	ldr	r1, [sp, #20]
   7a37c:	sub	r1, r1, r0
   7a380:	str	r1, [sp, #12]
   7a384:	sub	r1, r0, #1
   7a388:	str	r1, [sp, #8]
   7a38c:	mov	r4, #0
   7a390:	mov	sl, #0
   7a394:	b	7a3b4 <fputs@plt+0x68fcc>
   7a398:	strb	r6, [r2, r4]
   7a39c:	add	r4, r4, #1
   7a3a0:	mov	r0, sl
   7a3a4:	add	sl, r0, #1
   7a3a8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   7a3ac:	cmp	r0, r1
   7a3b0:	bge	7a490 <fputs@plt+0x690a8>
   7a3b4:	mov	r0, r5
   7a3b8:	ldrb	r6, [r0, sl]!
   7a3bc:	ldrb	r1, [r7]
   7a3c0:	cmp	r6, r1
   7a3c4:	bne	7a398 <fputs@plt+0x68fb0>
   7a3c8:	mov	r1, r7
   7a3cc:	mov	r8, r2
   7a3d0:	ldr	r2, [sp, #36]	; 0x24
   7a3d4:	bl	11250 <bcmp@plt>
   7a3d8:	mov	r2, r8
   7a3dc:	cmp	r0, #0
   7a3e0:	bne	7a398 <fputs@plt+0x68fb0>
   7a3e4:	ldr	r1, [sp, #12]
   7a3e8:	adds	r9, r9, r1
   7a3ec:	ldr	r0, [sp, #32]
   7a3f0:	adc	r0, r0, r1, asr #31
   7a3f4:	subs	r6, r9, #1
   7a3f8:	str	r0, [sp, #32]
   7a3fc:	sbc	r0, r0, #0
   7a400:	str	r0, [sp, #28]
   7a404:	ldr	r0, [sp, #16]
   7a408:	bl	195a8 <fputs@plt+0x81c0>
   7a40c:	ldr	r0, [r0, #92]	; 0x5c
   7a410:	subs	r1, r0, r6
   7a414:	ldr	r1, [sp, #28]
   7a418:	rscs	r0, r1, r0, asr #31
   7a41c:	blt	7a4d4 <fputs@plt+0x690ec>
   7a420:	asr	r3, r9, #31
   7a424:	mov	r0, r8
   7a428:	mov	r2, r9
   7a42c:	bl	1447c <fputs@plt+0x3094>
   7a430:	cmp	r0, #0
   7a434:	beq	7a4e0 <fputs@plt+0x690f8>
   7a438:	mov	r6, r0
   7a43c:	add	r0, r0, r4
   7a440:	ldr	r1, [sp, #24]
   7a444:	mov	r8, r5
   7a448:	ldr	r5, [sp, #20]
   7a44c:	mov	r2, r5
   7a450:	bl	11244 <memcpy@plt>
   7a454:	ldr	r0, [sp, #8]
   7a458:	add	r0, r0, sl
   7a45c:	add	r4, r4, r5
   7a460:	mov	r5, r8
   7a464:	mov	r2, r6
   7a468:	b	7a3a4 <fputs@plt+0x68fbc>
   7a46c:	sub	sp, fp, #28
   7a470:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a474:	ldr	r1, [r6]
   7a478:	mov	r0, r4
   7a47c:	sub	sp, fp, #28
   7a480:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a484:	b	18f5c <fputs@plt+0x7b74>
   7a488:	mov	sl, #0
   7a48c:	mov	r4, #0
   7a490:	add	r0, r2, r4
   7a494:	add	r1, r5, sl
   7a498:	mov	r6, r2
   7a49c:	ldr	r2, [sp, #4]
   7a4a0:	sub	r5, r2, sl
   7a4a4:	mov	r2, r5
   7a4a8:	bl	11244 <memcpy@plt>
   7a4ac:	add	r2, r4, r5
   7a4b0:	mov	r0, #0
   7a4b4:	strb	r0, [r6, r2]
   7a4b8:	movw	r3, #17044	; 0x4294
   7a4bc:	movt	r3, #1
   7a4c0:	ldr	r0, [sp, #16]
   7a4c4:	mov	r1, r6
   7a4c8:	sub	sp, fp, #28
   7a4cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a4d0:	b	18ea4 <fputs@plt+0x7abc>
   7a4d4:	ldr	r0, [sp, #16]
   7a4d8:	bl	190ec <fputs@plt+0x7d04>
   7a4dc:	b	7a4e8 <fputs@plt+0x69100>
   7a4e0:	ldr	r0, [sp, #16]
   7a4e4:	bl	19130 <fputs@plt+0x7d48>
   7a4e8:	mov	r0, r8
   7a4ec:	sub	sp, fp, #28
   7a4f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a4f4:	b	14294 <fputs@plt+0x2eac>
   7a4f8:	push	{r4, sl, fp, lr}
   7a4fc:	add	fp, sp, #8
   7a500:	mov	r4, r0
   7a504:	ldr	r0, [r2]
   7a508:	bl	188cc <fputs@plt+0x74e4>
   7a50c:	mov	r2, r0
   7a510:	mov	r3, #0
   7a514:	rsbs	r0, r0, #0
   7a518:	rscs	r0, r1, #0
   7a51c:	movwlt	r3, #1
   7a520:	cmp	r3, #0
   7a524:	moveq	r2, r3
   7a528:	movne	r3, r1
   7a52c:	mov	r0, r4
   7a530:	bl	19028 <fputs@plt+0x7c40>
   7a534:	cmp	r0, #0
   7a538:	popeq	{r4, sl, fp, pc}
   7a53c:	mov	r1, r0
   7a540:	mov	r0, r4
   7a544:	pop	{r4, sl, fp, lr}
   7a548:	b	19060 <fputs@plt+0x7c78>
   7a54c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a550:	add	fp, sp, #28
   7a554:	sub	sp, sp, #12
   7a558:	mov	r6, r2
   7a55c:	mov	r4, r1
   7a560:	mov	r8, r0
   7a564:	ldr	r5, [r2, #4]
   7a568:	mov	r0, r5
   7a56c:	bl	18954 <fputs@plt+0x756c>
   7a570:	cmp	r0, #5
   7a574:	bne	7a580 <fputs@plt+0x69198>
   7a578:	sub	sp, fp, #28
   7a57c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a580:	cmp	r4, #3
   7a584:	bne	7a598 <fputs@plt+0x691b0>
   7a588:	ldr	r0, [r6, #8]
   7a58c:	bl	18954 <fputs@plt+0x756c>
   7a590:	cmp	r0, #5
   7a594:	beq	7a578 <fputs@plt+0x69190>
   7a598:	ldr	r0, [r6]
   7a59c:	bl	18954 <fputs@plt+0x756c>
   7a5a0:	mov	r9, r0
   7a5a4:	mov	r0, r5
   7a5a8:	bl	1883c <fputs@plt+0x7454>
   7a5ac:	mov	sl, r0
   7a5b0:	ldr	r0, [r6]
   7a5b4:	cmp	r9, #4
   7a5b8:	bne	7a5dc <fputs@plt+0x691f4>
   7a5bc:	bl	18748 <fputs@plt+0x7360>
   7a5c0:	mov	r7, r0
   7a5c4:	ldr	r0, [r6]
   7a5c8:	bl	18650 <fputs@plt+0x7268>
   7a5cc:	cmp	r0, #0
   7a5d0:	beq	7a578 <fputs@plt+0x69190>
   7a5d4:	mov	r5, r0
   7a5d8:	b	7a644 <fputs@plt+0x6925c>
   7a5dc:	bl	18740 <fputs@plt+0x7358>
   7a5e0:	cmp	r0, #0
   7a5e4:	beq	7a578 <fputs@plt+0x69190>
   7a5e8:	mov	r5, r0
   7a5ec:	mov	r7, #0
   7a5f0:	cmn	sl, #1
   7a5f4:	bgt	7a644 <fputs@plt+0x6925c>
   7a5f8:	ldrb	r1, [r5]
   7a5fc:	cmp	r1, #0
   7a600:	beq	7a644 <fputs@plt+0x6925c>
   7a604:	mov	r7, #0
   7a608:	mov	r0, r5
   7a60c:	b	7a624 <fputs@plt+0x6923c>
   7a610:	add	r0, r0, #1
   7a614:	ldrb	r1, [r0]
   7a618:	add	r7, r7, #1
   7a61c:	cmp	r1, #0
   7a620:	beq	7a644 <fputs@plt+0x6925c>
   7a624:	uxtb	r1, r1
   7a628:	cmp	r1, #192	; 0xc0
   7a62c:	bcc	7a610 <fputs@plt+0x69228>
   7a630:	ldrb	r1, [r0, #1]!
   7a634:	and	r2, r1, #192	; 0xc0
   7a638:	cmp	r2, #128	; 0x80
   7a63c:	beq	7a630 <fputs@plt+0x69248>
   7a640:	b	7a618 <fputs@plt+0x69230>
   7a644:	cmp	r4, #3
   7a648:	bne	7a69c <fputs@plt+0x692b4>
   7a64c:	ldr	r0, [r6, #8]
   7a650:	bl	1883c <fputs@plt+0x7454>
   7a654:	mov	r1, #0
   7a658:	rsbs	r2, r0, #0
   7a65c:	sbc	r3, r1, r0, asr #31
   7a660:	asr	r1, r0, #31
   7a664:	cmp	r1, #0
   7a668:	movpl	r2, r0
   7a66c:	movpl	r3, r1
   7a670:	lsr	r1, r0, #31
   7a674:	cmn	sl, #1
   7a678:	ble	7a6b8 <fputs@plt+0x692d0>
   7a67c:	cmp	sl, #0
   7a680:	beq	7a6f8 <fputs@plt+0x69310>
   7a684:	asr	r0, sl, #31
   7a688:	subs	r6, sl, #1
   7a68c:	sbc	r0, r0, #0
   7a690:	cmp	r1, #0
   7a694:	bne	7a72c <fputs@plt+0x69344>
   7a698:	b	7a750 <fputs@plt+0x69368>
   7a69c:	mov	r0, r8
   7a6a0:	bl	195a8 <fputs@plt+0x81c0>
   7a6a4:	ldr	r2, [r0, #92]	; 0x5c
   7a6a8:	asr	r3, r2, #31
   7a6ac:	mov	r1, #0
   7a6b0:	cmn	sl, #1
   7a6b4:	bgt	7a67c <fputs@plt+0x69294>
   7a6b8:	asr	r0, r7, #31
   7a6bc:	adds	r6, r7, sl
   7a6c0:	adc	r0, r0, sl, asr #31
   7a6c4:	cmn	r0, #1
   7a6c8:	bgt	7a724 <fputs@plt+0x6933c>
   7a6cc:	adds	r4, r2, r6
   7a6d0:	adc	r3, r3, r0
   7a6d4:	mov	r6, #0
   7a6d8:	rsbs	r0, r4, #0
   7a6dc:	rscs	r0, r3, #0
   7a6e0:	mov	r2, #0
   7a6e4:	movwlt	r2, #1
   7a6e8:	cmp	r2, #0
   7a6ec:	moveq	r3, r2
   7a6f0:	movne	r2, r4
   7a6f4:	b	7a720 <fputs@plt+0x69338>
   7a6f8:	subs	ip, r2, #1
   7a6fc:	sbc	r4, r3, #0
   7a700:	mov	r6, #0
   7a704:	rsbs	r0, r2, #0
   7a708:	rscs	r0, r3, #0
   7a70c:	mov	r0, #0
   7a710:	movwlt	r0, #1
   7a714:	cmp	r0, #0
   7a718:	movne	r3, r4
   7a71c:	movne	r2, ip
   7a720:	mov	r0, #0
   7a724:	cmp	r1, #0
   7a728:	beq	7a750 <fputs@plt+0x69368>
   7a72c:	subs	r1, r6, r2
   7a730:	sbcs	r4, r0, r3
   7a734:	movwmi	r1, #0
   7a738:	movmi	r3, r0
   7a73c:	movmi	r2, r6
   7a740:	bic	r0, r4, r4, asr #31
   7a744:	cmp	r9, #4
   7a748:	bne	7a7bc <fputs@plt+0x693d4>
   7a74c:	b	7a75c <fputs@plt+0x69374>
   7a750:	mov	r1, r6
   7a754:	cmp	r9, #4
   7a758:	bne	7a7bc <fputs@plt+0x693d4>
   7a75c:	adds	r6, r2, r1
   7a760:	adc	r4, r3, r0
   7a764:	subs	r6, r7, r6
   7a768:	rscs	r6, r4, r7, asr #31
   7a76c:	bge	7a794 <fputs@plt+0x693ac>
   7a770:	subs	r6, r7, r1
   7a774:	rsc	r3, r0, r7, asr #31
   7a778:	mov	r2, #0
   7a77c:	rsbs	r0, r6, #0
   7a780:	rscs	r0, r3, #0
   7a784:	movwlt	r2, #1
   7a788:	cmp	r2, #0
   7a78c:	moveq	r3, r2
   7a790:	movne	r2, r6
   7a794:	mvn	r0, #0
   7a798:	str	r0, [sp]
   7a79c:	add	r1, r5, r1
   7a7a0:	mov	r0, r8
   7a7a4:	bl	18b4c <fputs@plt+0x7764>
   7a7a8:	sub	sp, fp, #28
   7a7ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a7b0:	add	r5, r5, #1
   7a7b4:	subs	r1, r1, #1
   7a7b8:	sbc	r0, r0, #0
   7a7bc:	orrs	r7, r1, r0
   7a7c0:	ldrb	r7, [r5]
   7a7c4:	cmpne	r7, #0
   7a7c8:	beq	7a7ec <fputs@plt+0x69404>
   7a7cc:	uxtb	r7, r7
   7a7d0:	cmp	r7, #192	; 0xc0
   7a7d4:	bcc	7a7b0 <fputs@plt+0x693c8>
   7a7d8:	ldrb	r7, [r5, #1]!
   7a7dc:	and	r7, r7, #192	; 0xc0
   7a7e0:	cmp	r7, #128	; 0x80
   7a7e4:	beq	7a7d8 <fputs@plt+0x693f0>
   7a7e8:	b	7a7b4 <fputs@plt+0x693cc>
   7a7ec:	cmp	r7, #0
   7a7f0:	mov	r0, r5
   7a7f4:	beq	7a848 <fputs@plt+0x69460>
   7a7f8:	orrs	r0, r2, r3
   7a7fc:	mov	r0, r5
   7a800:	beq	7a848 <fputs@plt+0x69460>
   7a804:	mov	r0, r5
   7a808:	b	7a828 <fputs@plt+0x69440>
   7a80c:	add	r0, r0, #1
   7a810:	subs	r2, r2, #1
   7a814:	sbc	r3, r3, #0
   7a818:	ldrb	r7, [r0]
   7a81c:	cmp	r7, #0
   7a820:	orrsne	r1, r2, r3
   7a824:	beq	7a848 <fputs@plt+0x69460>
   7a828:	uxtb	r1, r7
   7a82c:	cmp	r1, #192	; 0xc0
   7a830:	bcc	7a80c <fputs@plt+0x69424>
   7a834:	ldrb	r1, [r0, #1]!
   7a838:	and	r1, r1, #192	; 0xc0
   7a83c:	cmp	r1, #128	; 0x80
   7a840:	beq	7a834 <fputs@plt+0x6944c>
   7a844:	b	7a810 <fputs@plt+0x69428>
   7a848:	mov	r1, #1
   7a84c:	mvn	r2, #0
   7a850:	str	r2, [sp]
   7a854:	str	r1, [sp, #4]
   7a858:	sub	r2, r0, r5
   7a85c:	asr	r3, r2, #31
   7a860:	mov	r0, r8
   7a864:	mov	r1, r5
   7a868:	bl	18ec4 <fputs@plt+0x7adc>
   7a86c:	sub	sp, fp, #28
   7a870:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a874:	push	{r4, r5, r6, sl, fp, lr}
   7a878:	add	fp, sp, #16
   7a87c:	mov	r5, r2
   7a880:	mov	r1, #32
   7a884:	bl	195b4 <fputs@plt+0x81cc>
   7a888:	mov	r4, r0
   7a88c:	ldr	r0, [r5]
   7a890:	bl	1a268 <fputs@plt+0x8e80>
   7a894:	cmp	r4, #0
   7a898:	cmpne	r0, #5
   7a89c:	bne	7a8a4 <fputs@plt+0x694bc>
   7a8a0:	pop	{r4, r5, r6, sl, fp, pc}
   7a8a4:	ldrd	r2, [r4, #16]
   7a8a8:	adds	r2, r2, #1
   7a8ac:	adc	r3, r3, #0
   7a8b0:	strd	r2, [r4, #16]
   7a8b4:	ldr	r1, [r5]
   7a8b8:	cmp	r0, #1
   7a8bc:	bne	7a918 <fputs@plt+0x69530>
   7a8c0:	mov	r0, r1
   7a8c4:	bl	188cc <fputs@plt+0x74e4>
   7a8c8:	mov	r5, r0
   7a8cc:	mov	r6, r1
   7a8d0:	bl	7e608 <fputs@plt+0x6d220>
   7a8d4:	vldr	d16, [r4]
   7a8d8:	vmov	d17, r0, r1
   7a8dc:	vadd.f64	d16, d16, d17
   7a8e0:	vstr	d16, [r4]
   7a8e4:	ldrb	r0, [r4, #25]
   7a8e8:	ldrb	r1, [r4, #24]
   7a8ec:	orrs	r0, r1, r0
   7a8f0:	popne	{r4, r5, r6, sl, fp, pc}
   7a8f4:	add	r0, r4, #8
   7a8f8:	mov	r2, r5
   7a8fc:	mov	r3, r6
   7a900:	bl	38f78 <fputs@plt+0x27b90>
   7a904:	cmp	r0, #0
   7a908:	beq	7a8a0 <fputs@plt+0x694b8>
   7a90c:	mov	r0, #1
   7a910:	strb	r0, [r4, #24]
   7a914:	pop	{r4, r5, r6, sl, fp, pc}
   7a918:	mov	r0, r1
   7a91c:	bl	187b8 <fputs@plt+0x73d0>
   7a920:	vldr	d16, [r4]
   7a924:	mov	r0, #1
   7a928:	vadd.f64	d16, d0, d16
   7a92c:	strb	r0, [r4, #25]
   7a930:	vstr	d16, [r4]
   7a934:	pop	{r4, r5, r6, sl, fp, pc}
   7a938:	push	{r4, sl, fp, lr}
   7a93c:	add	fp, sp, #8
   7a940:	mov	r4, r0
   7a944:	mov	r1, #0
   7a948:	bl	195b4 <fputs@plt+0x81cc>
   7a94c:	cmp	r0, #0
   7a950:	beq	7a98c <fputs@plt+0x695a4>
   7a954:	add	r1, r0, #8
   7a958:	ldrd	r2, [r1, #8]
   7a95c:	subs	r2, r2, #1
   7a960:	sbcs	r2, r3, #0
   7a964:	poplt	{r4, sl, fp, pc}
   7a968:	ldrb	r2, [r0, #24]
   7a96c:	cmp	r2, #0
   7a970:	beq	7a990 <fputs@plt+0x695a8>
   7a974:	movw	r1, #35859	; 0x8c13
   7a978:	movt	r1, #8
   7a97c:	mov	r0, r4
   7a980:	mvn	r2, #0
   7a984:	pop	{r4, sl, fp, lr}
   7a988:	b	18bec <fputs@plt+0x7804>
   7a98c:	pop	{r4, sl, fp, pc}
   7a990:	ldrb	r2, [r0, #25]
   7a994:	cmp	r2, #0
   7a998:	beq	7a9ac <fputs@plt+0x695c4>
   7a99c:	vldr	d0, [r0]
   7a9a0:	mov	r0, r4
   7a9a4:	pop	{r4, sl, fp, lr}
   7a9a8:	b	18bac <fputs@plt+0x77c4>
   7a9ac:	ldrd	r2, [r1]
   7a9b0:	mov	r0, r4
   7a9b4:	pop	{r4, sl, fp, lr}
   7a9b8:	b	18e60 <fputs@plt+0x7a78>
   7a9bc:	push	{r4, sl, fp, lr}
   7a9c0:	add	fp, sp, #8
   7a9c4:	mov	r4, r0
   7a9c8:	mov	r1, #0
   7a9cc:	bl	195b4 <fputs@plt+0x81cc>
   7a9d0:	cmp	r0, #0
   7a9d4:	beq	7a9e0 <fputs@plt+0x695f8>
   7a9d8:	vldr	d0, [r0]
   7a9dc:	b	7a9e4 <fputs@plt+0x695fc>
   7a9e0:	vmov.i32	d0, #0	; 0x00000000
   7a9e4:	mov	r0, r4
   7a9e8:	pop	{r4, sl, fp, lr}
   7a9ec:	b	18bac <fputs@plt+0x77c4>
   7a9f0:	push	{r4, r5, fp, lr}
   7a9f4:	add	fp, sp, #8
   7a9f8:	mov	r4, r0
   7a9fc:	mov	r1, #0
   7aa00:	bl	195b4 <fputs@plt+0x81cc>
   7aa04:	cmp	r0, #0
   7aa08:	popeq	{r4, r5, fp, pc}
   7aa0c:	mov	r5, r0
   7aa10:	ldrd	r0, [r0, #16]
   7aa14:	subs	r2, r0, #1
   7aa18:	sbcs	r2, r1, #0
   7aa1c:	blt	7aa3c <fputs@plt+0x69654>
   7aa20:	bl	7e608 <fputs@plt+0x6d220>
   7aa24:	vldr	d16, [r5]
   7aa28:	vmov	d17, r0, r1
   7aa2c:	vdiv.f64	d0, d16, d17
   7aa30:	mov	r0, r4
   7aa34:	pop	{r4, r5, fp, lr}
   7aa38:	b	18bac <fputs@plt+0x77c4>
   7aa3c:	pop	{r4, r5, fp, pc}
   7aa40:	push	{r4, r5, r6, sl, fp, lr}
   7aa44:	add	fp, sp, #16
   7aa48:	mov	r5, r2
   7aa4c:	mov	r6, r1
   7aa50:	mov	r1, #8
   7aa54:	bl	195b4 <fputs@plt+0x81cc>
   7aa58:	mov	r4, r0
   7aa5c:	cmp	r6, #0
   7aa60:	beq	7aa90 <fputs@plt+0x696a8>
   7aa64:	ldr	r0, [r5]
   7aa68:	bl	18954 <fputs@plt+0x756c>
   7aa6c:	cmp	r4, #0
   7aa70:	beq	7aa8c <fputs@plt+0x696a4>
   7aa74:	cmp	r0, #5
   7aa78:	beq	7aa8c <fputs@plt+0x696a4>
   7aa7c:	ldrd	r0, [r4]
   7aa80:	adds	r0, r0, #1
   7aa84:	adc	r1, r1, #0
   7aa88:	strd	r0, [r4]
   7aa8c:	pop	{r4, r5, r6, sl, fp, pc}
   7aa90:	cmp	r4, #0
   7aa94:	bne	7aa7c <fputs@plt+0x69694>
   7aa98:	b	7aa8c <fputs@plt+0x696a4>
   7aa9c:	push	{r4, r6, r7, sl, fp, lr}
   7aaa0:	add	fp, sp, #16
   7aaa4:	mov	r4, r0
   7aaa8:	mov	r6, #0
   7aaac:	mov	r1, #0
   7aab0:	bl	195b4 <fputs@plt+0x81cc>
   7aab4:	cmp	r0, #0
   7aab8:	beq	7aac4 <fputs@plt+0x696dc>
   7aabc:	ldrd	r6, [r0]
   7aac0:	b	7aac8 <fputs@plt+0x696e0>
   7aac4:	mov	r7, #0
   7aac8:	mov	r0, r4
   7aacc:	mov	r2, r6
   7aad0:	mov	r3, r7
   7aad4:	pop	{r4, r6, r7, sl, fp, lr}
   7aad8:	b	18e60 <fputs@plt+0x7a78>
   7aadc:	push	{r4, r5, r6, r7, fp, lr}
   7aae0:	add	fp, sp, #16
   7aae4:	mov	r4, r2
   7aae8:	mov	r6, r1
   7aaec:	mov	r7, r0
   7aaf0:	ldr	r0, [r2]
   7aaf4:	bl	18954 <fputs@plt+0x756c>
   7aaf8:	cmp	r0, #5
   7aafc:	popeq	{r4, r5, r6, r7, fp, pc}
   7ab00:	mov	r0, r7
   7ab04:	mov	r1, #28
   7ab08:	bl	195b4 <fputs@plt+0x81cc>
   7ab0c:	cmp	r0, #0
   7ab10:	beq	7aba8 <fputs@plt+0x697c0>
   7ab14:	mov	r5, r0
   7ab18:	mov	r0, r7
   7ab1c:	bl	195a8 <fputs@plt+0x81c0>
   7ab20:	ldr	r1, [r5, #20]
   7ab24:	ldr	r0, [r0, #92]	; 0x5c
   7ab28:	str	r0, [r5, #20]
   7ab2c:	cmp	r1, #0
   7ab30:	beq	7ab78 <fputs@plt+0x69790>
   7ab34:	cmp	r6, #2
   7ab38:	bne	7ab60 <fputs@plt+0x69778>
   7ab3c:	ldr	r0, [r4, #4]
   7ab40:	bl	18740 <fputs@plt+0x7358>
   7ab44:	mov	r6, r0
   7ab48:	ldr	r0, [r4, #4]
   7ab4c:	bl	18748 <fputs@plt+0x7360>
   7ab50:	cmp	r0, #0
   7ab54:	beq	7ab78 <fputs@plt+0x69790>
   7ab58:	mov	r2, r0
   7ab5c:	b	7ab6c <fputs@plt+0x69784>
   7ab60:	mov	r2, #1
   7ab64:	movw	r6, #28708	; 0x7024
   7ab68:	movt	r6, #8
   7ab6c:	mov	r0, r5
   7ab70:	mov	r1, r6
   7ab74:	bl	20784 <fputs@plt+0xf39c>
   7ab78:	ldr	r0, [r4]
   7ab7c:	bl	18740 <fputs@plt+0x7358>
   7ab80:	mov	r6, r0
   7ab84:	ldr	r0, [r4]
   7ab88:	bl	18748 <fputs@plt+0x7360>
   7ab8c:	cmp	r6, #0
   7ab90:	beq	7aba8 <fputs@plt+0x697c0>
   7ab94:	mov	r2, r0
   7ab98:	mov	r0, r5
   7ab9c:	mov	r1, r6
   7aba0:	pop	{r4, r5, r6, r7, fp, lr}
   7aba4:	b	20784 <fputs@plt+0xf39c>
   7aba8:	pop	{r4, r5, r6, r7, fp, pc}
   7abac:	push	{r4, sl, fp, lr}
   7abb0:	add	fp, sp, #8
   7abb4:	mov	r4, r0
   7abb8:	mov	r1, #0
   7abbc:	bl	195b4 <fputs@plt+0x81cc>
   7abc0:	cmp	r0, #0
   7abc4:	popeq	{r4, sl, fp, pc}
   7abc8:	ldrb	r1, [r0, #24]
   7abcc:	cmp	r1, #1
   7abd0:	beq	7abe8 <fputs@plt+0x69800>
   7abd4:	cmp	r1, #2
   7abd8:	bne	7abf4 <fputs@plt+0x6980c>
   7abdc:	mov	r0, r4
   7abe0:	pop	{r4, sl, fp, lr}
   7abe4:	b	190ec <fputs@plt+0x7d04>
   7abe8:	mov	r0, r4
   7abec:	pop	{r4, sl, fp, lr}
   7abf0:	b	19130 <fputs@plt+0x7d48>
   7abf4:	bl	1581c <fputs@plt+0x4434>
   7abf8:	mov	r1, r0
   7abfc:	movw	r3, #17044	; 0x4294
   7ac00:	movt	r3, #1
   7ac04:	mov	r0, r4
   7ac08:	mvn	r2, #0
   7ac0c:	pop	{r4, sl, fp, lr}
   7ac10:	b	18ea4 <fputs@plt+0x7abc>
   7ac14:	movw	r0, #44020	; 0xabf4
   7ac18:	movt	r0, #9
   7ac1c:	mov	r1, #3
   7ac20:	b	7ac34 <fputs@plt+0x6984c>
   7ac24:	movw	r0, #44104	; 0xac48
   7ac28:	movt	r0, #9
   7ac2c:	mov	r1, #8
   7ac30:	b	7ac34 <fputs@plt+0x6984c>
   7ac34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7ac38:	add	fp, sp, #28
   7ac3c:	sub	sp, sp, #4
   7ac40:	cmp	r1, #1
   7ac44:	blt	7acd8 <fputs@plt+0x698f0>
   7ac48:	mov	r4, r1
   7ac4c:	mov	r5, r0
   7ac50:	movw	r8, #5732	; 0x1664
   7ac54:	movt	r8, #8
   7ac58:	movw	r9, #17097	; 0x42c9
   7ac5c:	movt	r9, #45590	; 0xb216
   7ac60:	mov	sl, #23
   7ac64:	b	7ac90 <fputs@plt+0x698a8>
   7ac68:	mov	r0, #0
   7ac6c:	str	r0, [r5, #8]
   7ac70:	movw	r0, #59680	; 0xe920
   7ac74:	movt	r0, #9
   7ac78:	ldr	r1, [r0, r6, lsl #2]!
   7ac7c:	str	r1, [r5, #24]
   7ac80:	str	r5, [r0]
   7ac84:	add	r5, r5, #28
   7ac88:	subs	r4, r4, #1
   7ac8c:	beq	7acd8 <fputs@plt+0x698f0>
   7ac90:	ldr	r7, [r5, #20]
   7ac94:	mov	r0, r7
   7ac98:	bl	13690 <fputs@plt+0x22a8>
   7ac9c:	ldrb	r1, [r7]
   7aca0:	ldrb	r1, [r8, r1]
   7aca4:	add	r0, r0, r1
   7aca8:	smmla	r1, r0, r9, r0
   7acac:	asr	r2, r1, #4
   7acb0:	add	r1, r2, r1, lsr #31
   7acb4:	mls	r6, r1, sl, r0
   7acb8:	mov	r0, r6
   7acbc:	mov	r1, r7
   7acc0:	bl	7cf00 <fputs@plt+0x6bb18>
   7acc4:	cmp	r0, #0
   7acc8:	beq	7ac68 <fputs@plt+0x69880>
   7accc:	ldr	r1, [r0, #8]!
   7acd0:	str	r1, [r5, #8]
   7acd4:	b	7ac80 <fputs@plt+0x69898>
   7acd8:	sub	sp, fp, #28
   7acdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ace0:	push	{r4, r5, r6, sl, fp, lr}
   7ace4:	add	fp, sp, #16
   7ace8:	mov	r5, r3
   7acec:	mov	r6, r2
   7acf0:	mov	r4, r0
   7acf4:	bl	195a8 <fputs@plt+0x81c0>
   7acf8:	ldr	r0, [r0, #92]	; 0x5c
   7acfc:	subs	r1, r0, r6
   7ad00:	rscs	r0, r5, r0, asr #31
   7ad04:	bge	7ad18 <fputs@plt+0x69930>
   7ad08:	mov	r0, r4
   7ad0c:	bl	190ec <fputs@plt+0x7d04>
   7ad10:	mov	r0, #0
   7ad14:	pop	{r4, r5, r6, sl, fp, pc}
   7ad18:	mov	r0, r6
   7ad1c:	mov	r1, r5
   7ad20:	bl	141fc <fputs@plt+0x2e14>
   7ad24:	cmp	r0, #0
   7ad28:	popne	{r4, r5, r6, sl, fp, pc}
   7ad2c:	mov	r0, r4
   7ad30:	bl	19130 <fputs@plt+0x7d48>
   7ad34:	mov	r0, #0
   7ad38:	pop	{r4, r5, r6, sl, fp, pc}
   7ad3c:	ldr	r1, [r0, #12]
   7ad40:	ldr	r0, [r0, #16]
   7ad44:	ldr	r1, [r1, #4]
   7ad48:	add	r0, r0, r0, lsl #2
   7ad4c:	add	r0, r1, r0, lsl #2
   7ad50:	ldr	r0, [r0, #-4]
   7ad54:	bx	lr
   7ad58:	mov	r1, #1
   7ad5c:	strb	r1, [r0, #24]
   7ad60:	bx	lr
   7ad64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7ad68:	add	fp, sp, #28
   7ad6c:	sub	sp, sp, #20
   7ad70:	mov	r5, r2
   7ad74:	mov	sl, r0
   7ad78:	ldr	r0, [r2]
   7ad7c:	bl	18740 <fputs@plt+0x7358>
   7ad80:	mov	r7, r0
   7ad84:	ldr	r0, [r5, #4]
   7ad88:	bl	18740 <fputs@plt+0x7358>
   7ad8c:	mov	r9, r0
   7ad90:	mov	r0, sl
   7ad94:	bl	195a8 <fputs@plt+0x81c0>
   7ad98:	cmp	r7, #0
   7ad9c:	beq	7ae3c <fputs@plt+0x69a54>
   7ada0:	mov	r1, r0
   7ada4:	ldrb	r0, [r7]
   7ada8:	cmp	r0, #0
   7adac:	beq	7ae3c <fputs@plt+0x69a54>
   7adb0:	mov	r0, #0
   7adb4:	add	r6, sp, #16
   7adb8:	mov	r5, r7
   7adbc:	str	r1, [sp, #12]
   7adc0:	mov	r8, r0
   7adc4:	mov	r4, r5
   7adc8:	add	r5, r5, r0
   7adcc:	mov	r0, r5
   7add0:	mov	r1, r6
   7add4:	bl	462cc <fputs@plt+0x34ee4>
   7add8:	ldr	r1, [sp, #16]
   7addc:	cmp	r1, #160	; 0xa0
   7ade0:	beq	7adc8 <fputs@plt+0x699e0>
   7ade4:	cmp	r1, #125	; 0x7d
   7ade8:	cmpne	r1, #22
   7adec:	beq	7ae00 <fputs@plt+0x69a18>
   7adf0:	ldrb	r1, [r5]
   7adf4:	cmp	r1, #0
   7adf8:	bne	7adc0 <fputs@plt+0x699d8>
   7adfc:	b	7ae3c <fputs@plt+0x69a54>
   7ae00:	add	r0, r4, r8
   7ae04:	str	r9, [sp]
   7ae08:	str	r0, [sp, #4]
   7ae0c:	sub	r2, r4, r7
   7ae10:	movw	r1, #35951	; 0x8c6f
   7ae14:	movt	r1, #8
   7ae18:	ldr	r0, [sp, #12]
   7ae1c:	mov	r3, r7
   7ae20:	bl	1aabc <fputs@plt+0x96d4>
   7ae24:	mov	r1, r0
   7ae28:	movw	r3, #17156	; 0x4304
   7ae2c:	movt	r3, #1
   7ae30:	mov	r0, sl
   7ae34:	mvn	r2, #0
   7ae38:	bl	18ea4 <fputs@plt+0x7abc>
   7ae3c:	sub	sp, fp, #28
   7ae40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ae44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7ae48:	add	fp, sp, #28
   7ae4c:	sub	sp, sp, #20
   7ae50:	mov	r5, r2
   7ae54:	mov	sl, r0
   7ae58:	ldr	r0, [r2]
   7ae5c:	bl	18740 <fputs@plt+0x7358>
   7ae60:	mov	r7, r0
   7ae64:	ldr	r0, [r5, #4]
   7ae68:	bl	18740 <fputs@plt+0x7358>
   7ae6c:	str	r0, [sp, #12]
   7ae70:	mov	r0, sl
   7ae74:	bl	195a8 <fputs@plt+0x81c0>
   7ae78:	str	r0, [sp, #8]
   7ae7c:	cmp	r7, #0
   7ae80:	beq	7af40 <fputs@plt+0x69b58>
   7ae84:	ldrb	r0, [r7]
   7ae88:	cmp	r0, #0
   7ae8c:	beq	7af40 <fputs@plt+0x69b58>
   7ae90:	mov	r0, #0
   7ae94:	mov	r4, #3
   7ae98:	add	r6, sp, #16
   7ae9c:	mov	r5, r7
   7aea0:	b	7aeb0 <fputs@plt+0x69ac8>
   7aea4:	ldrb	r1, [r5]
   7aea8:	cmp	r1, #0
   7aeac:	beq	7af40 <fputs@plt+0x69b58>
   7aeb0:	mov	r9, r0
   7aeb4:	mov	r8, r5
   7aeb8:	add	r5, r5, r0
   7aebc:	mov	r0, r5
   7aec0:	mov	r1, r6
   7aec4:	bl	462cc <fputs@plt+0x34ee4>
   7aec8:	ldr	r1, [sp, #16]
   7aecc:	cmp	r1, #160	; 0xa0
   7aed0:	beq	7aeb8 <fputs@plt+0x69ad0>
   7aed4:	subs	r2, r1, #107	; 0x6b
   7aed8:	addne	r2, r4, #1
   7aedc:	subs	r4, r1, #122	; 0x7a
   7aee0:	movne	r4, r2
   7aee4:	cmp	r4, #2
   7aee8:	bne	7aea4 <fputs@plt+0x69abc>
   7aeec:	cmp	r1, #5
   7aef0:	cmpne	r1, #137	; 0x89
   7aef4:	beq	7af00 <fputs@plt+0x69b18>
   7aef8:	cmp	r1, #46	; 0x2e
   7aefc:	bne	7aea4 <fputs@plt+0x69abc>
   7af00:	add	r0, r8, r9
   7af04:	ldr	r1, [sp, #12]
   7af08:	str	r1, [sp]
   7af0c:	str	r0, [sp, #4]
   7af10:	sub	r2, r8, r7
   7af14:	movw	r1, #35951	; 0x8c6f
   7af18:	movt	r1, #8
   7af1c:	ldr	r0, [sp, #8]
   7af20:	mov	r3, r7
   7af24:	bl	1aabc <fputs@plt+0x96d4>
   7af28:	mov	r1, r0
   7af2c:	movw	r3, #17156	; 0x4304
   7af30:	movt	r3, #1
   7af34:	mov	r0, sl
   7af38:	mvn	r2, #0
   7af3c:	bl	18ea4 <fputs@plt+0x7abc>
   7af40:	sub	sp, fp, #28
   7af44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7af48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7af4c:	add	fp, sp, #28
   7af50:	sub	sp, sp, #28
   7af54:	mov	r5, r2
   7af58:	mov	r6, r0
   7af5c:	bl	195a8 <fputs@plt+0x81c0>
   7af60:	mov	r4, r0
   7af64:	ldr	r0, [r5]
   7af68:	bl	18740 <fputs@plt+0x7358>
   7af6c:	mov	r8, r0
   7af70:	ldr	r0, [r5, #4]
   7af74:	bl	18740 <fputs@plt+0x7358>
   7af78:	mov	r7, r0
   7af7c:	ldr	r0, [r5, #8]
   7af80:	bl	18740 <fputs@plt+0x7358>
   7af84:	cmp	r8, #0
   7af88:	cmpne	r7, #0
   7af8c:	bne	7af98 <fputs@plt+0x69bb0>
   7af90:	sub	sp, fp, #28
   7af94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7af98:	ldrb	r1, [r8]
   7af9c:	cmp	r1, #0
   7afa0:	movw	r5, #61851	; 0xf19b
   7afa4:	movt	r5, #7
   7afa8:	str	r6, [sp, #20]
   7afac:	beq	7b0b4 <fputs@plt+0x69ccc>
   7afb0:	str	r0, [sp, #12]
   7afb4:	str	r7, [sp, #16]
   7afb8:	mov	r7, #0
   7afbc:	add	sl, sp, #24
   7afc0:	mov	r6, r8
   7afc4:	b	7afe8 <fputs@plt+0x69c00>
   7afc8:	mov	r0, r4
   7afcc:	mov	r1, r5
   7afd0:	bl	13ddc <fputs@plt+0x29f4>
   7afd4:	movw	r5, #61851	; 0xf19b
   7afd8:	movt	r5, #7
   7afdc:	ldrb	r0, [r6, r9]!
   7afe0:	cmp	r0, #0
   7afe4:	beq	7b0b8 <fputs@plt+0x69cd0>
   7afe8:	mov	r0, r6
   7afec:	mov	r1, sl
   7aff0:	bl	462cc <fputs@plt+0x34ee4>
   7aff4:	mov	r9, r0
   7aff8:	ldr	r0, [sp, #24]
   7affc:	cmp	r0, #105	; 0x69
   7b000:	bne	7afdc <fputs@plt+0x69bf4>
   7b004:	add	r6, r6, r9
   7b008:	mov	r0, r6
   7b00c:	mov	r1, sl
   7b010:	bl	462cc <fputs@plt+0x34ee4>
   7b014:	mov	r9, r0
   7b018:	ldr	r0, [sp, #24]
   7b01c:	cmp	r0, #160	; 0xa0
   7b020:	beq	7b004 <fputs@plt+0x69c1c>
   7b024:	cmp	r0, #161	; 0xa1
   7b028:	beq	7b0b8 <fputs@plt+0x69cd0>
   7b02c:	mov	r0, r4
   7b030:	asr	r3, r9, #31
   7b034:	mov	r1, r6
   7b038:	mov	r2, r9
   7b03c:	bl	46c04 <fputs@plt+0x3581c>
   7b040:	cmp	r0, #0
   7b044:	beq	7b104 <fputs@plt+0x69d1c>
   7b048:	mov	r5, r0
   7b04c:	bl	5c488 <fputs@plt+0x4b0a0>
   7b050:	ldr	r0, [sp, #16]
   7b054:	mov	r1, r5
   7b058:	bl	15bb4 <fputs@plt+0x47cc>
   7b05c:	cmp	r0, #0
   7b060:	bne	7afc8 <fputs@plt+0x69be0>
   7b064:	str	r8, [sp]
   7b068:	ldr	r0, [sp, #12]
   7b06c:	str	r0, [sp, #4]
   7b070:	cmp	r7, #0
   7b074:	mov	r2, r7
   7b078:	movw	r0, #61851	; 0xf19b
   7b07c:	movt	r0, #7
   7b080:	moveq	r2, r0
   7b084:	sub	r3, r6, r8
   7b088:	mov	r0, r4
   7b08c:	movw	r1, #35962	; 0x8c7a
   7b090:	movt	r1, #8
   7b094:	bl	1aabc <fputs@plt+0x96d4>
   7b098:	str	r0, [sp, #8]
   7b09c:	mov	r0, r4
   7b0a0:	mov	r1, r7
   7b0a4:	bl	13ddc <fputs@plt+0x29f4>
   7b0a8:	add	r8, r6, r9
   7b0ac:	ldr	r7, [sp, #8]
   7b0b0:	b	7afc8 <fputs@plt+0x69be0>
   7b0b4:	mov	r7, #0
   7b0b8:	cmp	r7, #0
   7b0bc:	movne	r5, r7
   7b0c0:	movw	r1, #22663	; 0x5887
   7b0c4:	movt	r1, #8
   7b0c8:	mov	r0, r4
   7b0cc:	mov	r2, r5
   7b0d0:	mov	r3, r8
   7b0d4:	bl	1aabc <fputs@plt+0x96d4>
   7b0d8:	mov	r1, r0
   7b0dc:	movw	r3, #17156	; 0x4304
   7b0e0:	movt	r3, #1
   7b0e4:	ldr	r0, [sp, #20]
   7b0e8:	mvn	r2, #0
   7b0ec:	bl	18ea4 <fputs@plt+0x7abc>
   7b0f0:	mov	r0, r4
   7b0f4:	mov	r1, r7
   7b0f8:	bl	13ddc <fputs@plt+0x29f4>
   7b0fc:	sub	sp, fp, #28
   7b100:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b104:	movw	r5, #61851	; 0xf19b
   7b108:	movt	r5, #7
   7b10c:	b	7b0b8 <fputs@plt+0x69cd0>
   7b110:	push	{r4, sl, fp, lr}
   7b114:	add	fp, sp, #8
   7b118:	sub	sp, sp, #48	; 0x30
   7b11c:	mov	r4, r0
   7b120:	mov	r3, sp
   7b124:	bl	7b9b8 <fputs@plt+0x6a5d0>
   7b128:	cmp	r0, #0
   7b12c:	beq	7b138 <fputs@plt+0x69d50>
   7b130:	sub	sp, fp, #8
   7b134:	pop	{r4, sl, fp, pc}
   7b138:	mov	r0, sp
   7b13c:	bl	7bae0 <fputs@plt+0x6a6f8>
   7b140:	ldm	sp, {r0, r1}
   7b144:	bl	7e608 <fputs@plt+0x6d220>
   7b148:	vldr	d16, [pc, #24]	; 7b168 <fputs@plt+0x69d80>
   7b14c:	vmov	d17, r0, r1
   7b150:	vdiv.f64	d0, d17, d16
   7b154:	mov	r0, r4
   7b158:	bl	18bac <fputs@plt+0x77c4>
   7b15c:	sub	sp, fp, #8
   7b160:	pop	{r4, sl, fp, pc}
   7b164:	nop	{0}
   7b168:	andeq	r0, r0, r0
   7b16c:	orrsmi	r9, r4, r0, ror r9
   7b170:	push	{r4, r5, fp, lr}
   7b174:	add	fp, sp, #8
   7b178:	sub	sp, sp, #160	; 0xa0
   7b17c:	mov	r4, r0
   7b180:	sub	r3, fp, #56	; 0x38
   7b184:	bl	7b9b8 <fputs@plt+0x6a5d0>
   7b188:	cmp	r0, #0
   7b18c:	beq	7b198 <fputs@plt+0x69db0>
   7b190:	sub	sp, fp, #8
   7b194:	pop	{r4, r5, fp, pc}
   7b198:	sub	r0, fp, #56	; 0x38
   7b19c:	bl	7cc58 <fputs@plt+0x6b870>
   7b1a0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   7b1a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   7b1a8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   7b1ac:	stm	sp, {r0, r1}
   7b1b0:	add	r5, sp, #12
   7b1b4:	movw	r2, #36173	; 0x8d4d
   7b1b8:	movt	r2, #8
   7b1bc:	mov	r0, #100	; 0x64
   7b1c0:	mov	r1, r5
   7b1c4:	bl	15964 <fputs@plt+0x457c>
   7b1c8:	mov	r0, r4
   7b1cc:	mov	r1, r5
   7b1d0:	mvn	r2, #0
   7b1d4:	mvn	r3, #0
   7b1d8:	bl	18ea4 <fputs@plt+0x7abc>
   7b1dc:	sub	sp, fp, #8
   7b1e0:	pop	{r4, r5, fp, pc}
   7b1e4:	push	{r4, r5, fp, lr}
   7b1e8:	add	fp, sp, #8
   7b1ec:	sub	sp, sp, #160	; 0xa0
   7b1f0:	mov	r4, r0
   7b1f4:	sub	r3, fp, #56	; 0x38
   7b1f8:	bl	7b9b8 <fputs@plt+0x6a5d0>
   7b1fc:	cmp	r0, #0
   7b200:	beq	7b20c <fputs@plt+0x69e24>
   7b204:	sub	sp, fp, #8
   7b208:	pop	{r4, r5, fp, pc}
   7b20c:	sub	r0, fp, #56	; 0x38
   7b210:	bl	7ce30 <fputs@plt+0x6ba48>
   7b214:	ldr	r3, [fp, #-36]	; 0xffffffdc
   7b218:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7b21c:	vldr	d16, [fp, #-24]	; 0xffffffe8
   7b220:	vcvt.s32.f64	s0, d16
   7b224:	str	r0, [sp]
   7b228:	vstr	s0, [sp, #4]
   7b22c:	add	r5, sp, #12
   7b230:	movw	r2, #36203	; 0x8d6b
   7b234:	movt	r2, #8
   7b238:	mov	r0, #100	; 0x64
   7b23c:	mov	r1, r5
   7b240:	bl	15964 <fputs@plt+0x457c>
   7b244:	mov	r0, r4
   7b248:	mov	r1, r5
   7b24c:	mvn	r2, #0
   7b250:	mvn	r3, #0
   7b254:	bl	18ea4 <fputs@plt+0x7abc>
   7b258:	sub	sp, fp, #8
   7b25c:	pop	{r4, r5, fp, pc}
   7b260:	push	{r4, r5, fp, lr}
   7b264:	add	fp, sp, #8
   7b268:	sub	sp, sp, #168	; 0xa8
   7b26c:	mov	r4, r0
   7b270:	sub	r3, fp, #56	; 0x38
   7b274:	bl	7b9b8 <fputs@plt+0x6a5d0>
   7b278:	cmp	r0, #0
   7b27c:	beq	7b288 <fputs@plt+0x69ea0>
   7b280:	sub	sp, fp, #8
   7b284:	pop	{r4, r5, fp, pc}
   7b288:	sub	r0, fp, #56	; 0x38
   7b28c:	bl	7cc38 <fputs@plt+0x6b850>
   7b290:	ldr	r3, [fp, #-48]	; 0xffffffd0
   7b294:	sub	r5, fp, #44	; 0x2c
   7b298:	ldm	r5, {r0, r1, r2, r5}
   7b29c:	vldr	d16, [fp, #-24]	; 0xffffffe8
   7b2a0:	vcvt.s32.f64	s0, d16
   7b2a4:	stm	sp, {r0, r1, r2, r5}
   7b2a8:	vstr	s0, [sp, #16]
   7b2ac:	add	r5, sp, #20
   7b2b0:	movw	r2, #36188	; 0x8d5c
   7b2b4:	movt	r2, #8
   7b2b8:	mov	r0, #100	; 0x64
   7b2bc:	mov	r1, r5
   7b2c0:	bl	15964 <fputs@plt+0x457c>
   7b2c4:	mov	r0, r4
   7b2c8:	mov	r1, r5
   7b2cc:	mvn	r2, #0
   7b2d0:	mvn	r3, #0
   7b2d4:	bl	18ea4 <fputs@plt+0x7abc>
   7b2d8:	sub	sp, fp, #8
   7b2dc:	pop	{r4, r5, fp, pc}
   7b2e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b2e4:	add	fp, sp, #28
   7b2e8:	sub	sp, sp, #4
   7b2ec:	vpush	{d8-d9}
   7b2f0:	sub	sp, sp, #224	; 0xe0
   7b2f4:	cmp	r1, #0
   7b2f8:	beq	7b974 <fputs@plt+0x6a58c>
   7b2fc:	mov	r6, r2
   7b300:	mov	r7, r1
   7b304:	mov	r4, r0
   7b308:	ldr	r0, [r2]
   7b30c:	bl	18740 <fputs@plt+0x7358>
   7b310:	cmp	r0, #0
   7b314:	beq	7b974 <fputs@plt+0x6a58c>
   7b318:	mov	r5, r0
   7b31c:	sub	r1, r7, #1
   7b320:	add	r2, r6, #4
   7b324:	sub	r9, fp, #104	; 0x68
   7b328:	mov	r0, r4
   7b32c:	mov	r3, r9
   7b330:	bl	7b9b8 <fputs@plt+0x6a5d0>
   7b334:	cmp	r0, #0
   7b338:	bne	7b974 <fputs@plt+0x6a58c>
   7b33c:	mov	r0, r4
   7b340:	bl	195a8 <fputs@plt+0x81c0>
   7b344:	mov	r3, #0
   7b348:	mov	r2, #1
   7b34c:	mov	r1, #0
   7b350:	b	7b368 <fputs@plt+0x69f80>
   7b354:	cmp	r7, #0
   7b358:	beq	7b500 <fputs@plt+0x6a118>
   7b35c:	adds	r2, r2, #1
   7b360:	adc	r1, r1, #0
   7b364:	add	r3, r3, #1
   7b368:	ldrb	r7, [r5, r3]
   7b36c:	cmp	r7, #37	; 0x25
   7b370:	bne	7b354 <fputs@plt+0x69f6c>
   7b374:	add	r3, r3, #1
   7b378:	ldrb	r7, [r5, r3]
   7b37c:	sub	r7, r7, #37	; 0x25
   7b380:	cmp	r7, #82	; 0x52
   7b384:	bhi	7b974 <fputs@plt+0x6a58c>
   7b388:	add	r6, pc, #0
   7b38c:	ldr	pc, [r6, r7, lsl #2]
   7b390:	andeq	fp, r7, ip, asr r3
   7b394:	andeq	fp, r7, r4, ror r9
   7b398:	andeq	fp, r7, r4, ror r9
   7b39c:	andeq	fp, r7, r4, ror r9
   7b3a0:	andeq	fp, r7, r4, ror r9
   7b3a4:	andeq	fp, r7, r4, ror r9
   7b3a8:	andeq	fp, r7, r4, ror r9
   7b3ac:	andeq	fp, r7, r4, ror r9
   7b3b0:	andeq	fp, r7, r4, ror r9
   7b3b4:	andeq	fp, r7, r4, ror r9
   7b3b8:	andeq	fp, r7, r4, ror r9
   7b3bc:	andeq	fp, r7, r4, ror r9
   7b3c0:	andeq	fp, r7, r4, ror r9
   7b3c4:	andeq	fp, r7, r4, ror r9
   7b3c8:	andeq	fp, r7, r4, ror r9
   7b3cc:	andeq	fp, r7, r4, ror r9
   7b3d0:	andeq	fp, r7, r4, ror r9
   7b3d4:	andeq	fp, r7, r4, ror r9
   7b3d8:	andeq	fp, r7, r4, ror r9
   7b3dc:	andeq	fp, r7, r4, ror r9
   7b3e0:	andeq	fp, r7, r4, ror r9
   7b3e4:	andeq	fp, r7, r4, ror r9
   7b3e8:	andeq	fp, r7, r4, ror r9
   7b3ec:	andeq	fp, r7, r4, ror r9
   7b3f0:	andeq	fp, r7, r4, ror r9
   7b3f4:	andeq	fp, r7, r4, ror r9
   7b3f8:	andeq	fp, r7, r4, ror r9
   7b3fc:	andeq	fp, r7, r4, ror r9
   7b400:	andeq	fp, r7, r4, ror r9
   7b404:	andeq	fp, r7, r4, ror r9
   7b408:	andeq	fp, r7, r4, ror r9
   7b40c:	andeq	fp, r7, r4, ror r9
   7b410:	andeq	fp, r7, r4, ror r9
   7b414:	andeq	fp, r7, r4, ror r9
   7b418:	andeq	fp, r7, r4, ror r9
   7b41c:	ldrdeq	fp, [r7], -ip
   7b420:	andeq	fp, r7, r4, ror r9
   7b424:	andeq	fp, r7, r4, ror #9
   7b428:	andeq	fp, r7, r4, ror r9
   7b42c:	andeq	fp, r7, r4, ror r9
   7b430:	ldrdeq	fp, [r7], -ip
   7b434:	andeq	fp, r7, r4, ror r9
   7b438:	andeq	fp, r7, r4, ror r9
   7b43c:	andeq	fp, r7, r4, ror r9
   7b440:	andeq	fp, r7, r4, ror r9
   7b444:	andeq	fp, r7, r4, ror r9
   7b448:	ldrdeq	fp, [r7], -ip
   7b44c:	andeq	fp, r7, r4, ror r9
   7b450:	andeq	fp, r7, r4, ror r9
   7b454:	andeq	fp, r7, r4, ror r9
   7b458:	ldrdeq	fp, [r7], -ip
   7b45c:	andeq	fp, r7, r4, ror r9
   7b460:	andeq	fp, r7, ip, ror #9
   7b464:	andeq	fp, r7, r4, ror r9
   7b468:	andeq	fp, r7, r4, ror r9
   7b46c:	andeq	fp, r7, r4, ror r9
   7b470:	andeq	fp, r7, r4, ror r9
   7b474:	andeq	fp, r7, r4, ror r9
   7b478:	andeq	fp, r7, r4, ror r9
   7b47c:	andeq	fp, r7, r4, ror r9
   7b480:	andeq	fp, r7, r4, ror r9
   7b484:	andeq	fp, r7, r4, ror r9
   7b488:	andeq	fp, r7, r4, ror r9
   7b48c:	ldrdeq	fp, [r7], -ip
   7b490:	andeq	fp, r7, r4, ror r9
   7b494:	andeq	fp, r7, ip, ror #9
   7b498:	andeq	fp, r7, r4, ror r9
   7b49c:	andeq	fp, r7, r4, ror r9
   7b4a0:	andeq	fp, r7, r4, ror r9
   7b4a4:	strdeq	fp, [r7], -r4
   7b4a8:	andeq	fp, r7, r4, ror r9
   7b4ac:	andeq	fp, r7, r4, ror r9
   7b4b0:	ldrdeq	fp, [r7], -ip
   7b4b4:	andeq	fp, r7, r4, ror r9
   7b4b8:	andeq	fp, r7, r4, ror r9
   7b4bc:	andeq	fp, r7, r4, ror r9
   7b4c0:	andeq	fp, r7, r4, ror r9
   7b4c4:	andeq	fp, r7, r4, ror r9
   7b4c8:	andeq	fp, r7, r4, ror #9
   7b4cc:	andeq	fp, r7, r4, ror r9
   7b4d0:	andeq	fp, r7, r4, ror r9
   7b4d4:	andeq	fp, r7, r4, ror r9
   7b4d8:	andeq	fp, r7, ip, asr r3
   7b4dc:	adds	r2, r2, #1
   7b4e0:	b	7b4f8 <fputs@plt+0x6a110>
   7b4e4:	adds	r2, r2, #50	; 0x32
   7b4e8:	b	7b4f8 <fputs@plt+0x6a110>
   7b4ec:	adds	r2, r2, #8
   7b4f0:	b	7b4f8 <fputs@plt+0x6a110>
   7b4f4:	adds	r2, r2, #3
   7b4f8:	adc	r1, r1, #0
   7b4fc:	b	7b35c <fputs@plt+0x69f74>
   7b500:	subs	r3, r2, #100	; 0x64
   7b504:	sbcs	r3, r1, #0
   7b508:	bcs	7b514 <fputs@plt+0x6a12c>
   7b50c:	add	r7, sp, #68	; 0x44
   7b510:	b	7b544 <fputs@plt+0x6a15c>
   7b514:	ldr	r3, [r0, #92]	; 0x5c
   7b518:	subs	r7, r3, r2
   7b51c:	rscs	r1, r1, r3, asr #31
   7b520:	bcs	7b530 <fputs@plt+0x6a148>
   7b524:	mov	r0, r4
   7b528:	bl	190ec <fputs@plt+0x7d04>
   7b52c:	b	7b974 <fputs@plt+0x6a58c>
   7b530:	asr	r3, r2, #31
   7b534:	bl	20bb8 <fputs@plt+0xf7d0>
   7b538:	mov	r7, r0
   7b53c:	cmp	r0, #0
   7b540:	beq	7b984 <fputs@plt+0x6a59c>
   7b544:	str	r4, [sp, #8]
   7b548:	mov	r0, r9
   7b54c:	bl	7bae0 <fputs@plt+0x6a6f8>
   7b550:	mov	r0, r9
   7b554:	bl	7cc38 <fputs@plt+0x6b850>
   7b558:	vldr	d8, [pc, #984]	; 7b938 <fputs@plt+0x6a550>
   7b55c:	movw	r6, #23552	; 0x5c00
   7b560:	movt	r6, #1318	; 0x526
   7b564:	vldr	d9, [pc, #980]	; 7b940 <fputs@plt+0x6a558>
   7b568:	mov	sl, #0
   7b56c:	mov	r0, #0
   7b570:	str	r7, [sp, #12]
   7b574:	b	7b598 <fputs@plt+0x6a1b0>
   7b578:	add	r1, r7, sl
   7b57c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   7b580:	mov	r0, #3
   7b584:	movw	r2, #36183	; 0x8d57
   7b588:	movt	r2, #8
   7b58c:	bl	15964 <fputs@plt+0x457c>
   7b590:	add	sl, sl, #2
   7b594:	add	r0, r8, #1
   7b598:	ldrb	r1, [r5, r0]
   7b59c:	cmp	r1, #37	; 0x25
   7b5a0:	beq	7b5bc <fputs@plt+0x6a1d4>
   7b5a4:	cmp	r1, #0
   7b5a8:	beq	7b948 <fputs@plt+0x6a560>
   7b5ac:	strb	r1, [r7, sl]
   7b5b0:	add	sl, sl, #1
   7b5b4:	add	r0, r0, #1
   7b5b8:	b	7b598 <fputs@plt+0x6a1b0>
   7b5bc:	add	r8, r0, #1
   7b5c0:	ldrb	r0, [r5, r8]
   7b5c4:	sub	r0, r0, #72	; 0x48
   7b5c8:	cmp	r0, #47	; 0x2f
   7b5cc:	bhi	7b7b0 <fputs@plt+0x6a3c8>
   7b5d0:	add	r1, pc, #0
   7b5d4:	ldr	pc, [r1, r0, lsl #2]
   7b5d8:	andeq	fp, r7, r4, lsr #15
   7b5dc:			; <UNDEFINED> instruction: 0x0007b7b0
   7b5e0:			; <UNDEFINED> instruction: 0x0007b7b8
   7b5e4:			; <UNDEFINED> instruction: 0x0007b7b0
   7b5e8:			; <UNDEFINED> instruction: 0x0007b7b0
   7b5ec:	andeq	fp, r7, r8, ror #15
   7b5f0:			; <UNDEFINED> instruction: 0x0007b7b0
   7b5f4:			; <UNDEFINED> instruction: 0x0007b7b0
   7b5f8:			; <UNDEFINED> instruction: 0x0007b7b0
   7b5fc:			; <UNDEFINED> instruction: 0x0007b7b0
   7b600:			; <UNDEFINED> instruction: 0x0007b7b0
   7b604:	strdeq	fp, [r7], -r4
   7b608:			; <UNDEFINED> instruction: 0x0007b7b0
   7b60c:			; <UNDEFINED> instruction: 0x0007b7b0
   7b610:			; <UNDEFINED> instruction: 0x0007b7b0
   7b614:	muleq	r7, r8, r6
   7b618:			; <UNDEFINED> instruction: 0x0007b7b0
   7b61c:	andeq	fp, r7, r8, lsl #16
   7b620:			; <UNDEFINED> instruction: 0x0007b7b0
   7b624:			; <UNDEFINED> instruction: 0x0007b7b0
   7b628:			; <UNDEFINED> instruction: 0x0007b7b0
   7b62c:			; <UNDEFINED> instruction: 0x0007b7b0
   7b630:			; <UNDEFINED> instruction: 0x0007b7b0
   7b634:			; <UNDEFINED> instruction: 0x0007b7b0
   7b638:			; <UNDEFINED> instruction: 0x0007b7b0
   7b63c:			; <UNDEFINED> instruction: 0x0007b7b0
   7b640:			; <UNDEFINED> instruction: 0x0007b7b0
   7b644:			; <UNDEFINED> instruction: 0x0007b7b0
   7b648:	andeq	fp, r7, r8, ror r5
   7b64c:			; <UNDEFINED> instruction: 0x0007b7b0
   7b650:	andeq	fp, r7, r8, lsr #16
   7b654:			; <UNDEFINED> instruction: 0x0007b7b0
   7b658:			; <UNDEFINED> instruction: 0x0007b7b0
   7b65c:			; <UNDEFINED> instruction: 0x0007b7b0
   7b660:	muleq	r7, r8, r6
   7b664:			; <UNDEFINED> instruction: 0x0007b7b0
   7b668:			; <UNDEFINED> instruction: 0x0007b7b0
   7b66c:	andeq	fp, r7, r4, asr r8
   7b670:			; <UNDEFINED> instruction: 0x0007b7b0
   7b674:			; <UNDEFINED> instruction: 0x0007b7b0
   7b678:			; <UNDEFINED> instruction: 0x0007b7b0
   7b67c:			; <UNDEFINED> instruction: 0x0007b7b0
   7b680:			; <UNDEFINED> instruction: 0x0007b7b0
   7b684:	andeq	fp, r7, r0, ror #16
   7b688:			; <UNDEFINED> instruction: 0x0007b7b0
   7b68c:			; <UNDEFINED> instruction: 0x0007b7b0
   7b690:			; <UNDEFINED> instruction: 0x0007b7b0
   7b694:			; <UNDEFINED> instruction: 0x0007b8bc
   7b698:	add	r0, r9, #16
   7b69c:	mov	r2, #32
   7b6a0:	vld1.64	{d16-d17}, [r9], r2
   7b6a4:	vld1.64	{d18-d19}, [r0]
   7b6a8:	add	r2, sp, #16
   7b6ac:	add	r0, r2, #16
   7b6b0:	vld1.64	{d20-d21}, [r9]
   7b6b4:	vst1.64	{d18-d19}, [r0]
   7b6b8:	add	r0, r2, #32
   7b6bc:	vst1.64	{d20-d21}, [r0]
   7b6c0:	mov	r0, r2
   7b6c4:	mov	r1, #12
   7b6c8:	vst1.64	{d16-d17}, [r0], r1
   7b6cc:	mov	r1, #1
   7b6d0:	str	r1, [r0]
   7b6d4:	str	r1, [sp, #32]
   7b6d8:	mov	r0, #0
   7b6dc:	strb	r0, [sp, #58]	; 0x3a
   7b6e0:	mov	r0, r2
   7b6e4:	bl	7bae0 <fputs@plt+0x6a6f8>
   7b6e8:	movw	r7, #11776	; 0x2e00
   7b6ec:	movt	r7, #659	; 0x293
   7b6f0:	mov	r2, r6
   7b6f4:	ldr	r6, [fp, #-104]	; 0xffffff98
   7b6f8:	ldr	r4, [fp, #-100]	; 0xffffff9c
   7b6fc:	adds	r0, r6, r7
   7b700:	adc	r1, r4, #0
   7b704:	ldr	r7, [sp, #16]
   7b708:	ldr	r3, [sp, #20]
   7b70c:	subs	r0, r0, r7
   7b710:	sbc	r1, r1, r3
   7b714:	mov	r3, #0
   7b718:	bl	7e668 <fputs@plt+0x6d280>
   7b71c:	mov	r9, r0
   7b720:	ldrb	r0, [r5, r8]
   7b724:	cmp	r0, #87	; 0x57
   7b728:	bne	7b900 <fputs@plt+0x6a518>
   7b72c:	movw	r0, #11776	; 0x2e00
   7b730:	movt	r0, #659	; 0x293
   7b734:	adds	r0, r6, r0
   7b738:	adc	r1, r4, #0
   7b73c:	movw	r6, #23552	; 0x5c00
   7b740:	movt	r6, #1318	; 0x526
   7b744:	mov	r2, r6
   7b748:	mov	r3, #0
   7b74c:	bl	7e668 <fputs@plt+0x6d280>
   7b750:	mov	r2, #7
   7b754:	mov	r3, #0
   7b758:	bl	7e668 <fputs@plt+0x6d280>
   7b75c:	sub	r0, r9, r2
   7b760:	add	r0, r0, #7
   7b764:	movw	r1, #9363	; 0x2493
   7b768:	movt	r1, #37449	; 0x9249
   7b76c:	smmla	r0, r0, r1, r0
   7b770:	asr	r1, r0, #2
   7b774:	add	r3, r1, r0, lsr #31
   7b778:	ldr	r7, [sp, #12]
   7b77c:	add	r1, r7, sl
   7b780:	mov	r0, #3
   7b784:	movw	r2, #36183	; 0x8d57
   7b788:	movt	r2, #8
   7b78c:	bl	15964 <fputs@plt+0x457c>
   7b790:	mov	r0, #2
   7b794:	add	sl, sl, r0
   7b798:	add	r0, r8, #1
   7b79c:	sub	r9, fp, #104	; 0x68
   7b7a0:	b	7b598 <fputs@plt+0x6a1b0>
   7b7a4:	add	r1, r7, sl
   7b7a8:	ldr	r3, [fp, #-84]	; 0xffffffac
   7b7ac:	b	7b580 <fputs@plt+0x6a198>
   7b7b0:	mov	r0, #37	; 0x25
   7b7b4:	b	7b8f0 <fputs@plt+0x6a508>
   7b7b8:	ldr	r0, [fp, #-104]	; 0xffffff98
   7b7bc:	ldr	r1, [fp, #-100]	; 0xffffff9c
   7b7c0:	bl	7e608 <fputs@plt+0x6d220>
   7b7c4:	vmov	d16, r0, r1
   7b7c8:	vdiv.f64	d16, d16, d8
   7b7cc:	vstr	d16, [sp]
   7b7d0:	add	r6, r7, sl
   7b7d4:	mov	r0, #20
   7b7d8:	mov	r1, r6
   7b7dc:	movw	r2, #22685	; 0x589d
   7b7e0:	movt	r2, #8
   7b7e4:	b	7b89c <fputs@plt+0x6a4b4>
   7b7e8:	add	r1, r7, sl
   7b7ec:	ldr	r3, [fp, #-80]	; 0xffffffb0
   7b7f0:	b	7b580 <fputs@plt+0x6a198>
   7b7f4:	vldr	d16, [fp, #-72]	; 0xffffffb8
   7b7f8:	vcvt.s32.f64	s0, d16
   7b7fc:	add	r1, r7, sl
   7b800:	vmov	r3, s0
   7b804:	b	7b580 <fputs@plt+0x6a198>
   7b808:	add	r6, r7, sl
   7b80c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   7b810:	mov	r0, #5
   7b814:	mov	r1, r6
   7b818:	movw	r2, #36230	; 0x8d86
   7b81c:	movt	r2, #8
   7b820:	bl	15964 <fputs@plt+0x457c>
   7b824:	b	7b8a0 <fputs@plt+0x6a4b8>
   7b828:	vldr	d16, [fp, #-72]	; 0xffffffb8
   7b82c:	vcmpe.f64	d16, d9
   7b830:	vmrs	APSR_nzcv, fpscr
   7b834:	vselgt.f64	d16, d9, d16
   7b838:	vstr	d16, [sp]
   7b83c:	add	r6, r7, sl
   7b840:	mov	r0, #7
   7b844:	mov	r1, r6
   7b848:	movw	r2, #36218	; 0x8d7a
   7b84c:	movt	r2, #8
   7b850:	b	7b89c <fputs@plt+0x6a4b4>
   7b854:	add	r1, r7, sl
   7b858:	ldr	r3, [fp, #-92]	; 0xffffffa4
   7b85c:	b	7b580 <fputs@plt+0x6a198>
   7b860:	ldr	r0, [fp, #-104]	; 0xffffff98
   7b864:	ldr	r1, [fp, #-100]	; 0xffffff9c
   7b868:	mov	r2, #1000	; 0x3e8
   7b86c:	mov	r3, #0
   7b870:	bl	7e668 <fputs@plt+0x6d280>
   7b874:	movw	r2, #38592	; 0x96c0
   7b878:	movt	r2, #59228	; 0xe75c
   7b87c:	adds	r0, r0, r2
   7b880:	sbc	r1, r1, #49	; 0x31
   7b884:	stm	sp, {r0, r1}
   7b888:	add	r6, r7, sl
   7b88c:	mov	r0, #30
   7b890:	mov	r1, r6
   7b894:	movw	r2, #25721	; 0x6479
   7b898:	movt	r2, #8
   7b89c:	bl	15964 <fputs@plt+0x457c>
   7b8a0:	mov	r0, r6
   7b8a4:	movw	r6, #23552	; 0x5c00
   7b8a8:	movt	r6, #1318	; 0x526
   7b8ac:	bl	13690 <fputs@plt+0x22a8>
   7b8b0:	add	sl, r0, sl
   7b8b4:	add	r0, r8, #1
   7b8b8:	b	7b598 <fputs@plt+0x6a1b0>
   7b8bc:	ldr	r0, [fp, #-104]	; 0xffffff98
   7b8c0:	ldr	r1, [fp, #-100]	; 0xffffff9c
   7b8c4:	movw	r2, #35328	; 0x8a00
   7b8c8:	movt	r2, #1977	; 0x7b9
   7b8cc:	adds	r0, r0, r2
   7b8d0:	adc	r1, r1, #0
   7b8d4:	mov	r2, r6
   7b8d8:	mov	r3, #0
   7b8dc:	bl	7e668 <fputs@plt+0x6d280>
   7b8e0:	mov	r2, #7
   7b8e4:	mov	r3, #0
   7b8e8:	bl	7e668 <fputs@plt+0x6d280>
   7b8ec:	add	r0, r2, #48	; 0x30
   7b8f0:	strb	r0, [r7, sl]
   7b8f4:	add	sl, sl, #1
   7b8f8:	add	r0, r8, #1
   7b8fc:	b	7b598 <fputs@plt+0x6a1b0>
   7b900:	ldr	r7, [sp, #12]
   7b904:	add	r1, r7, sl
   7b908:	add	r3, r9, #1
   7b90c:	mov	r0, #4
   7b910:	movw	r2, #36225	; 0x8d81
   7b914:	movt	r2, #8
   7b918:	bl	15964 <fputs@plt+0x457c>
   7b91c:	mov	r0, #3
   7b920:	add	sl, sl, r0
   7b924:	add	r0, r8, #1
   7b928:	sub	r9, fp, #104	; 0x68
   7b92c:	movw	r6, #23552	; 0x5c00
   7b930:	movt	r6, #1318	; 0x526
   7b934:	b	7b598 <fputs@plt+0x6a1b0>
   7b938:	andeq	r0, r0, r0
   7b93c:	orrsmi	r9, r4, r0, ror r9
   7b940:	blcc	19921bc <stderr@@GLIBC_2.4+0x18f748c>
   7b944:	ldrdmi	pc, [sp], #-255	; 0xffffff01
   7b948:	mov	r0, #0
   7b94c:	strb	r0, [r7, sl]
   7b950:	add	r0, sp, #68	; 0x44
   7b954:	movw	r3, #17156	; 0x4304
   7b958:	movt	r3, #1
   7b95c:	cmp	r7, r0
   7b960:	mvneq	r3, #0
   7b964:	ldr	r0, [sp, #8]
   7b968:	mov	r1, r7
   7b96c:	mvn	r2, #0
   7b970:	bl	18ea4 <fputs@plt+0x7abc>
   7b974:	sub	sp, fp, #48	; 0x30
   7b978:	vpop	{d8-d9}
   7b97c:	add	sp, sp, #4
   7b980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b984:	mov	r0, r4
   7b988:	bl	19130 <fputs@plt+0x7d48>
   7b98c:	b	7b974 <fputs@plt+0x6a58c>
   7b990:	mov	r1, #0
   7b994:	mov	r2, #0
   7b998:	b	7b1e4 <fputs@plt+0x69dfc>
   7b99c:	mov	r1, #0
   7b9a0:	mov	r2, #0
   7b9a4:	b	7b260 <fputs@plt+0x69e78>
   7b9a8:	mov	r1, #0
   7b9ac:	mov	r2, #0
   7b9b0:	b	7b170 <fputs@plt+0x69d88>
   7b9b4:	nop	{0}
   7b9b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b9bc:	add	fp, sp, #28
   7b9c0:	sub	sp, sp, #4
   7b9c4:	mov	r4, r3
   7b9c8:	mov	r9, r1
   7b9cc:	mov	sl, r0
   7b9d0:	vmov.i32	q8, #0	; 0x00000000
   7b9d4:	mov	r0, #32
   7b9d8:	mov	r1, r3
   7b9dc:	vst1.64	{d16-d17}, [r1], r0
   7b9e0:	vst1.64	{d16-d17}, [r1]
   7b9e4:	add	r0, r3, #16
   7b9e8:	vst1.64	{d16-d17}, [r0]
   7b9ec:	cmp	r9, #0
   7b9f0:	beq	7ba88 <fputs@plt+0x6a6a0>
   7b9f4:	mov	r8, r2
   7b9f8:	ldr	r7, [r2]
   7b9fc:	mov	r0, r7
   7ba00:	bl	18954 <fputs@plt+0x756c>
   7ba04:	sub	r0, r0, #1
   7ba08:	cmp	r0, #1
   7ba0c:	bhi	7ba9c <fputs@plt+0x6a6b4>
   7ba10:	mov	r0, r7
   7ba14:	bl	187b8 <fputs@plt+0x73d0>
   7ba18:	vldr	d16, [pc, #184]	; 7bad8 <fputs@plt+0x6a6f0>
   7ba1c:	vmov.f64	d17, #96	; 0x3f000000  0.5
   7ba20:	mov	r0, #1
   7ba24:	vmla.f64	d17, d0, d16
   7ba28:	strb	r0, [r4, #42]	; 0x2a
   7ba2c:	vmov	r0, r1, d17
   7ba30:	bl	7e788 <fputs@plt+0x6d3a0>
   7ba34:	strd	r0, [r4]
   7ba38:	cmp	r9, #2
   7ba3c:	blt	7ba80 <fputs@plt+0x6a698>
   7ba40:	add	r6, r8, #4
   7ba44:	sub	r5, r9, #1
   7ba48:	mov	r7, #1
   7ba4c:	ldr	r0, [r6]
   7ba50:	bl	18740 <fputs@plt+0x7358>
   7ba54:	cmp	r0, #0
   7ba58:	beq	7bac8 <fputs@plt+0x6a6e0>
   7ba5c:	mov	r1, r0
   7ba60:	mov	r0, sl
   7ba64:	mov	r2, r4
   7ba68:	bl	7bd80 <fputs@plt+0x6a998>
   7ba6c:	cmp	r0, #0
   7ba70:	bne	7bac8 <fputs@plt+0x6a6e0>
   7ba74:	add	r6, r6, #4
   7ba78:	subs	r5, r5, #1
   7ba7c:	bne	7ba4c <fputs@plt+0x6a664>
   7ba80:	mov	r7, #0
   7ba84:	b	7bac8 <fputs@plt+0x6a6e0>
   7ba88:	mov	r0, sl
   7ba8c:	mov	r1, r4
   7ba90:	sub	sp, fp, #28
   7ba94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7ba98:	b	7bc70 <fputs@plt+0x6a888>
   7ba9c:	mov	r0, r7
   7baa0:	bl	18740 <fputs@plt+0x7358>
   7baa4:	mov	r7, #1
   7baa8:	cmp	r0, #0
   7baac:	beq	7bac8 <fputs@plt+0x6a6e0>
   7bab0:	mov	r1, r0
   7bab4:	mov	r0, sl
   7bab8:	mov	r2, r4
   7babc:	bl	7bca8 <fputs@plt+0x6a8c0>
   7bac0:	cmp	r0, #0
   7bac4:	beq	7ba38 <fputs@plt+0x6a650>
   7bac8:	mov	r0, r7
   7bacc:	sub	sp, fp, #28
   7bad0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7bad4:	nop	{0}
   7bad8:	andeq	r0, r0, r0
   7badc:	orrsmi	r9, r4, r0, ror r9
   7bae0:	push	{r4, r5, r6, r7, fp, lr}
   7bae4:	add	fp, sp, #16
   7bae8:	mov	r4, r0
   7baec:	ldrb	r0, [r0, #42]	; 0x2a
   7baf0:	cmp	r0, #0
   7baf4:	popne	{r4, r5, r6, r7, fp, pc}
   7baf8:	ldrb	r1, [r4, #40]	; 0x28
   7bafc:	mov	ip, #1
   7bb00:	cmp	r1, #0
   7bb04:	beq	7bb18 <fputs@plt+0x6a730>
   7bb08:	add	r3, r4, #8
   7bb0c:	ldm	r3, {r1, r2, r3}
   7bb10:	add	r3, r3, #2
   7bb14:	b	7bb24 <fputs@plt+0x6a73c>
   7bb18:	mov	r1, #2000	; 0x7d0
   7bb1c:	mov	r3, #3
   7bb20:	mov	r2, #1
   7bb24:	cmp	r2, #3
   7bb28:	sublt	r1, r1, #1
   7bb2c:	movw	lr, #34079	; 0x851f
   7bb30:	movt	lr, #20971	; 0x51eb
   7bb34:	smmul	r6, r1, lr
   7bb38:	asr	r0, r6, #7
   7bb3c:	add	r0, r0, r6, lsr #31
   7bb40:	movw	r6, #31457	; 0x7ae1
   7bb44:	movt	r6, #44564	; 0xae14
   7bb48:	smmul	r6, r1, r6
   7bb4c:	asr	r7, r6, #5
   7bb50:	add	r5, r7, r6, lsr #31
   7bb54:	add	r3, r3, r5
   7bb58:	add	r0, r3, r0
   7bb5c:	cmp	r2, #3
   7bb60:	addlt	r2, r2, #12
   7bb64:	movw	r3, #43857	; 0xab51
   7bb68:	movt	r3, #4
   7bb6c:	mla	r2, r2, r3, r3
   7bb70:	movw	r3, #35757	; 0x8bad
   7bb74:	movt	r3, #26843	; 0x68db
   7bb78:	smmul	r2, r2, r3
   7bb7c:	asr	r3, r2, #12
   7bb80:	add	r2, r3, r2, lsr #31
   7bb84:	add	r0, r0, r2
   7bb88:	movw	r2, #23292	; 0x5afc
   7bb8c:	movt	r2, #2628	; 0xa44
   7bb90:	movw	r3, #36525	; 0x8ead
   7bb94:	mla	r1, r1, r3, r2
   7bb98:	smmul	r1, r1, lr
   7bb9c:	asr	r2, r1, #5
   7bba0:	add	r1, r2, r1, lsr #31
   7bba4:	add	r0, r0, r1
   7bba8:	vldr	d16, [pc, #168]	; 7bc58 <fputs@plt+0x6a870>
   7bbac:	vmov	s0, r0
   7bbb0:	vcvt.f64.s32	d17, s0
   7bbb4:	vldr	d18, [pc, #164]	; 7bc60 <fputs@plt+0x6a878>
   7bbb8:	vadd.f64	d16, d17, d16
   7bbbc:	vmul.f64	d16, d16, d18
   7bbc0:	strb	ip, [r4, #42]	; 0x2a
   7bbc4:	vmov	r0, r1, d16
   7bbc8:	bl	7e788 <fputs@plt+0x6d3a0>
   7bbcc:	mov	r6, r0
   7bbd0:	mov	r7, r1
   7bbd4:	strd	r6, [r4]
   7bbd8:	ldrb	r0, [r4, #41]	; 0x29
   7bbdc:	cmp	r0, #0
   7bbe0:	beq	7bc54 <fputs@plt+0x6a86c>
   7bbe4:	vldr	d16, [pc, #124]	; 7bc68 <fputs@plt+0x6a880>
   7bbe8:	vldr	d17, [r4, #32]
   7bbec:	vmul.f64	d16, d17, d16
   7bbf0:	vmov	r0, r1, d16
   7bbf4:	bl	7e788 <fputs@plt+0x6d3a0>
   7bbf8:	adds	r2, r0, r6
   7bbfc:	adc	r1, r1, r7
   7bc00:	ldr	r0, [r4, #20]
   7bc04:	ldr	r3, [r4, #24]
   7bc08:	movw	r7, #28125	; 0x6ddd
   7bc0c:	mul	r7, r0, r7
   7bc10:	movw	r0, #60000	; 0xea60
   7bc14:	mul	r3, r3, r0
   7bc18:	add	r3, r3, r7, lsl #7
   7bc1c:	adds	r2, r2, r3
   7bc20:	adc	r3, r1, r3, asr #31
   7bc24:	strd	r2, [r4]
   7bc28:	ldrb	r1, [r4, #43]	; 0x2b
   7bc2c:	cmp	r1, #0
   7bc30:	beq	7bc54 <fputs@plt+0x6a86c>
   7bc34:	mov	r1, #0
   7bc38:	strb	r1, [r4, #43]	; 0x2b
   7bc3c:	strh	r1, [r4, #40]	; 0x28
   7bc40:	ldr	r1, [r4, #28]
   7bc44:	mul	r0, r1, r0
   7bc48:	subs	r2, r2, r0
   7bc4c:	sbc	r3, r3, r0, asr #31
   7bc50:	strd	r2, [r4]
   7bc54:	pop	{r4, r5, r6, r7, fp, pc}
   7bc58:	andeq	r0, r0, r0
   7bc5c:	addsgt	sp, r7, r0, lsl #4
   7bc60:	andeq	r0, r0, r0
   7bc64:	orrsmi	r9, r4, r0, ror r9
   7bc68:	andeq	r0, r0, r0
   7bc6c:	addmi	r4, pc, r0
   7bc70:	push	{r4, sl, fp, lr}
   7bc74:	add	fp, sp, #8
   7bc78:	mov	r4, r1
   7bc7c:	bl	7c618 <fputs@plt+0x6b230>
   7bc80:	strd	r0, [r4]
   7bc84:	subs	r0, r0, #1
   7bc88:	sbcs	r0, r1, #0
   7bc8c:	blt	7bca0 <fputs@plt+0x6a8b8>
   7bc90:	mov	r0, #1
   7bc94:	strb	r0, [r4, #42]	; 0x2a
   7bc98:	mov	r0, #0
   7bc9c:	pop	{r4, sl, fp, pc}
   7bca0:	mov	r0, #1
   7bca4:	pop	{r4, sl, fp, pc}
   7bca8:	push	{r4, r5, r6, r7, fp, lr}
   7bcac:	add	fp, sp, #16
   7bcb0:	sub	sp, sp, #8
   7bcb4:	mov	r4, r2
   7bcb8:	mov	r5, r1
   7bcbc:	mov	r7, r0
   7bcc0:	mov	r0, r1
   7bcc4:	mov	r1, r2
   7bcc8:	bl	7c668 <fputs@plt+0x6b280>
   7bccc:	mov	r6, #0
   7bcd0:	cmp	r0, #0
   7bcd4:	beq	7bd68 <fputs@plt+0x6a980>
   7bcd8:	mov	r0, r5
   7bcdc:	mov	r1, r4
   7bce0:	bl	7c750 <fputs@plt+0x6b368>
   7bce4:	cmp	r0, #0
   7bce8:	beq	7bd68 <fputs@plt+0x6a980>
   7bcec:	movw	r1, #36045	; 0x8ccd
   7bcf0:	movt	r1, #8
   7bcf4:	mov	r0, r5
   7bcf8:	bl	15bb4 <fputs@plt+0x47cc>
   7bcfc:	cmp	r0, #0
   7bd00:	beq	7bd58 <fputs@plt+0x6a970>
   7bd04:	mov	r0, r5
   7bd08:	bl	13690 <fputs@plt+0x22a8>
   7bd0c:	mov	r2, r0
   7bd10:	mov	r1, sp
   7bd14:	mov	r6, #1
   7bd18:	mov	r0, r5
   7bd1c:	mov	r3, #1
   7bd20:	bl	31d90 <fputs@plt+0x209a8>
   7bd24:	cmp	r0, #0
   7bd28:	beq	7bd68 <fputs@plt+0x6a980>
   7bd2c:	vldr	d16, [pc, #68]	; 7bd78 <fputs@plt+0x6a990>
   7bd30:	vldr	d17, [sp]
   7bd34:	vmov.f64	d18, #96	; 0x3f000000  0.5
   7bd38:	mov	r0, #1
   7bd3c:	vmla.f64	d18, d17, d16
   7bd40:	strb	r0, [r4, #42]	; 0x2a
   7bd44:	vmov	r0, r1, d18
   7bd48:	bl	7e788 <fputs@plt+0x6d3a0>
   7bd4c:	strd	r0, [r4]
   7bd50:	mov	r6, #0
   7bd54:	b	7bd68 <fputs@plt+0x6a980>
   7bd58:	mov	r0, r7
   7bd5c:	mov	r1, r4
   7bd60:	bl	7bc70 <fputs@plt+0x6a888>
   7bd64:	mov	r6, r0
   7bd68:	mov	r0, r6
   7bd6c:	sub	sp, fp, #16
   7bd70:	pop	{r4, r5, r6, r7, fp, pc}
   7bd74:	nop	{0}
   7bd78:	andeq	r0, r0, r0
   7bd7c:	orrsmi	r9, r4, r0, ror r9
   7bd80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7bd84:	add	fp, sp, #28
   7bd88:	sub	sp, sp, #4
   7bd8c:	vpush	{d8-d10}
   7bd90:	sub	sp, sp, #96	; 0x60
   7bd94:	mov	sl, r2
   7bd98:	mov	r5, r0
   7bd9c:	mov	r0, #1
   7bda0:	str	r0, [fp, #-60]	; 0xffffffc4
   7bda4:	mov	r2, #0
   7bda8:	movw	r3, #5732	; 0x1664
   7bdac:	movt	r3, #8
   7bdb0:	add	r0, sp, #50	; 0x32
   7bdb4:	ldrb	r7, [r1, r2]
   7bdb8:	cmp	r7, #0
   7bdbc:	beq	7bdd8 <fputs@plt+0x6a9f0>
   7bdc0:	ldrb	r7, [r3, r7]
   7bdc4:	strb	r7, [r0, r2]
   7bdc8:	add	r2, r2, #1
   7bdcc:	cmp	r2, #29
   7bdd0:	bne	7bdb4 <fputs@plt+0x6a9cc>
   7bdd4:	mov	r2, #29
   7bdd8:	mov	r1, #0
   7bddc:	strb	r1, [r0, r2]
   7bde0:	ldrb	r1, [sp, #50]	; 0x32
   7bde4:	sub	r1, r1, #43	; 0x2b
   7bde8:	cmp	r1, #76	; 0x4c
   7bdec:	bhi	7c5d8 <fputs@plt+0x6b1f0>
   7bdf0:	add	r2, pc, #0
   7bdf4:	ldr	pc, [r2, r1, lsl #2]
   7bdf8:	andeq	fp, r7, ip, lsr #30
   7bdfc:	ldrdeq	ip, [r7], -r8
   7be00:	andeq	fp, r7, ip, lsr #30
   7be04:	ldrdeq	ip, [r7], -r8
   7be08:	ldrdeq	ip, [r7], -r8
   7be0c:	andeq	fp, r7, ip, lsr #30
   7be10:	andeq	fp, r7, ip, lsr #30
   7be14:	andeq	fp, r7, ip, lsr #30
   7be18:	andeq	fp, r7, ip, lsr #30
   7be1c:	andeq	fp, r7, ip, lsr #30
   7be20:	andeq	fp, r7, ip, lsr #30
   7be24:	andeq	fp, r7, ip, lsr #30
   7be28:	andeq	fp, r7, ip, lsr #30
   7be2c:	andeq	fp, r7, ip, lsr #30
   7be30:	andeq	fp, r7, ip, lsr #30
   7be34:	ldrdeq	ip, [r7], -r8
   7be38:	ldrdeq	ip, [r7], -r8
   7be3c:	ldrdeq	ip, [r7], -r8
   7be40:	ldrdeq	ip, [r7], -r8
   7be44:	ldrdeq	ip, [r7], -r8
   7be48:	ldrdeq	ip, [r7], -r8
   7be4c:	ldrdeq	ip, [r7], -r8
   7be50:	ldrdeq	ip, [r7], -r8
   7be54:	ldrdeq	ip, [r7], -r8
   7be58:	ldrdeq	ip, [r7], -r8
   7be5c:	ldrdeq	ip, [r7], -r8
   7be60:	ldrdeq	ip, [r7], -r8
   7be64:	ldrdeq	ip, [r7], -r8
   7be68:	ldrdeq	ip, [r7], -r8
   7be6c:	ldrdeq	ip, [r7], -r8
   7be70:	ldrdeq	ip, [r7], -r8
   7be74:	ldrdeq	ip, [r7], -r8
   7be78:	ldrdeq	ip, [r7], -r8
   7be7c:	ldrdeq	ip, [r7], -r8
   7be80:	ldrdeq	ip, [r7], -r8
   7be84:	ldrdeq	ip, [r7], -r8
   7be88:	ldrdeq	ip, [r7], -r8
   7be8c:	ldrdeq	ip, [r7], -r8
   7be90:	ldrdeq	ip, [r7], -r8
   7be94:	ldrdeq	ip, [r7], -r8
   7be98:	ldrdeq	ip, [r7], -r8
   7be9c:	ldrdeq	ip, [r7], -r8
   7bea0:	ldrdeq	ip, [r7], -r8
   7bea4:	ldrdeq	ip, [r7], -r8
   7bea8:	ldrdeq	ip, [r7], -r8
   7beac:	ldrdeq	ip, [r7], -r8
   7beb0:	ldrdeq	ip, [r7], -r8
   7beb4:	ldrdeq	ip, [r7], -r8
   7beb8:	ldrdeq	ip, [r7], -r8
   7bebc:	ldrdeq	ip, [r7], -r8
   7bec0:	ldrdeq	ip, [r7], -r8
   7bec4:	ldrdeq	ip, [r7], -r8
   7bec8:	ldrdeq	ip, [r7], -r8
   7becc:	ldrdeq	ip, [r7], -r8
   7bed0:	ldrdeq	ip, [r7], -r8
   7bed4:	ldrdeq	ip, [r7], -r8
   7bed8:	ldrdeq	ip, [r7], -r8
   7bedc:	ldrdeq	ip, [r7], -r8
   7bee0:	ldrdeq	ip, [r7], -r8
   7bee4:	ldrdeq	ip, [r7], -r8
   7bee8:	ldrdeq	ip, [r7], -r8
   7beec:	ldrdeq	ip, [r7], -r8
   7bef0:	ldrdeq	ip, [r7], -r8
   7bef4:	ldrdeq	ip, [r7], -r8
   7bef8:	ldrdeq	ip, [r7], -r8
   7befc:	andeq	ip, r7, r8, lsl #2
   7bf00:	ldrdeq	ip, [r7], -r8
   7bf04:	ldrdeq	ip, [r7], -r8
   7bf08:	ldrdeq	ip, [r7], -r8
   7bf0c:	ldrdeq	ip, [r7], -r8
   7bf10:	ldrdeq	ip, [r7], -r8
   7bf14:	ldrdeq	ip, [r7], -r8
   7bf18:	andeq	ip, r7, r0, asr #2
   7bf1c:	ldrdeq	ip, [r7], -r8
   7bf20:	andeq	ip, r7, r4, ror #3
   7bf24:	ldrdeq	ip, [r7], -r8
   7bf28:	andeq	ip, r7, r0, lsr #5
   7bf2c:	add	r7, r0, #1
   7bf30:	mov	r2, #1
   7bf34:	movw	r6, #6044	; 0x179c
   7bf38:	movt	r6, #8
   7bf3c:	b	7bf54 <fputs@plt+0x6ab6c>
   7bf40:	ldrb	r0, [r6, r0]
   7bf44:	tst	r0, #1
   7bf48:	bne	7bf64 <fputs@plt+0x6ab7c>
   7bf4c:	add	r7, r7, #1
   7bf50:	add	r2, r2, #1
   7bf54:	ldrb	r0, [r7]
   7bf58:	cmp	r0, #0
   7bf5c:	cmpne	r0, #58	; 0x3a
   7bf60:	bne	7bf40 <fputs@plt+0x6ab58>
   7bf64:	add	r5, sp, #50	; 0x32
   7bf68:	sub	r1, fp, #72	; 0x48
   7bf6c:	mov	r4, #1
   7bf70:	mov	r0, r5
   7bf74:	mov	r3, #1
   7bf78:	bl	31d90 <fputs@plt+0x209a8>
   7bf7c:	cmp	r0, #0
   7bf80:	beq	7c04c <fputs@plt+0x6ac64>
   7bf84:	ldrb	r0, [r7]
   7bf88:	cmp	r0, #58	; 0x3a
   7bf8c:	bne	7c054 <fputs@plt+0x6ac6c>
   7bf90:	mov	r1, sp
   7bf94:	vmov.i32	q8, #0	; 0x00000000
   7bf98:	add	r0, r1, #16
   7bf9c:	vst1.64	{d16-d17}, [r0]
   7bfa0:	mov	r0, #32
   7bfa4:	mov	r2, r1
   7bfa8:	vst1.64	{d16-d17}, [r2], r0
   7bfac:	vst1.64	{d16-d17}, [r2]
   7bfb0:	ldrb	r0, [sp, #50]	; 0x32
   7bfb4:	sub	r0, r0, #48	; 0x30
   7bfb8:	cmp	r0, #10
   7bfbc:	addcs	r5, r5, #1
   7bfc0:	mov	r0, r5
   7bfc4:	bl	7c750 <fputs@plt+0x6b368>
   7bfc8:	cmp	r0, #0
   7bfcc:	bne	7c5d8 <fputs@plt+0x6b1f0>
   7bfd0:	mov	r0, sp
   7bfd4:	bl	7bae0 <fputs@plt+0x6a6f8>
   7bfd8:	ldm	sp, {r0, r1}
   7bfdc:	movw	r2, #53760	; 0xd200
   7bfe0:	movt	r2, #64876	; 0xfd6c
   7bfe4:	adds	r0, r0, r2
   7bfe8:	sbc	r1, r1, #0
   7bfec:	movw	r2, #23552	; 0x5c00
   7bff0:	movt	r2, #1318	; 0x526
   7bff4:	mov	r5, #0
   7bff8:	mov	r3, #0
   7bffc:	bl	7e668 <fputs@plt+0x6d280>
   7c000:	stm	sp, {r2, r3}
   7c004:	ldrb	r0, [sp, #50]	; 0x32
   7c008:	cmp	r0, #45	; 0x2d
   7c00c:	bne	7c020 <fputs@plt+0x6ac38>
   7c010:	rsbs	r0, r2, #0
   7c014:	str	r0, [sp]
   7c018:	rsc	r0, r3, #0
   7c01c:	str	r0, [sp, #4]
   7c020:	mov	r0, sl
   7c024:	bl	7bae0 <fputs@plt+0x6a6f8>
   7c028:	mov	r0, sl
   7c02c:	bl	7cc28 <fputs@plt+0x6b840>
   7c030:	ldrd	r0, [sl]
   7c034:	ldm	sp, {r2, r3}
   7c038:	adds	r0, r0, r2
   7c03c:	adc	r1, r1, r3
   7c040:	strd	r0, [sl]
   7c044:	str	r5, [fp, #-60]	; 0xffffffc4
   7c048:	b	7c5d8 <fputs@plt+0x6b1f0>
   7c04c:	str	r4, [fp, #-60]	; 0xffffffc4
   7c050:	b	7c5d8 <fputs@plt+0x6b1f0>
   7c054:	sub	r7, r7, #2
   7c058:	ldrb	r0, [r7, #2]
   7c05c:	ldrb	r0, [r6, r0]
   7c060:	add	r7, r7, #1
   7c064:	tst	r0, #1
   7c068:	bne	7c058 <fputs@plt+0x6ac70>
   7c06c:	add	r5, r7, #1
   7c070:	mov	r0, r5
   7c074:	bl	13690 <fputs@plt+0x22a8>
   7c078:	sub	r1, r0, #3
   7c07c:	cmp	r1, #7
   7c080:	bhi	7c5d8 <fputs@plt+0x6b1f0>
   7c084:	ldrb	r1, [r7, r0]
   7c088:	cmp	r1, #115	; 0x73
   7c08c:	movne	r6, r0
   7c090:	subeq	r6, r0, #1
   7c094:	moveq	r1, #0
   7c098:	strbeq	r1, [r7, r0]
   7c09c:	mov	r0, sl
   7c0a0:	bl	7bae0 <fputs@plt+0x6a6f8>
   7c0a4:	vldr	d9, [fp, #-72]	; 0xffffffb8
   7c0a8:	vmov.f64	d16, #224	; 0xbf000000 -0.5
   7c0ac:	vmov.f64	d8, #96	; 0x3f000000  0.5
   7c0b0:	mov	r0, #0
   7c0b4:	vcmpe.f64	d9, #0.0
   7c0b8:	vmrs	APSR_nzcv, fpscr
   7c0bc:	vmovmi.f64	d8, d16
   7c0c0:	str	r0, [fp, #-60]	; 0xffffffc4
   7c0c4:	sub	r0, r6, #3
   7c0c8:	cmp	r0, #3
   7c0cc:	bhi	7c510 <fputs@plt+0x6b128>
   7c0d0:	add	r1, pc, #0
   7c0d4:	ldr	pc, [r1, r0, lsl #2]
   7c0d8:	andeq	ip, r7, r8, ror #1
   7c0dc:			; <UNDEFINED> instruction: 0x0007c3b8
   7c0e0:	andeq	ip, r7, ip, lsr r4
   7c0e4:	andeq	ip, r7, r0, ror #9
   7c0e8:	movw	r1, #35979	; 0x8c8b
   7c0ec:	movt	r1, #8
   7c0f0:	mov	r0, r5
   7c0f4:	bl	113c4 <strcmp@plt>
   7c0f8:	cmp	r0, #0
   7c0fc:	bne	7c510 <fputs@plt+0x6b128>
   7c100:	vldr	d16, [pc, #976]	; 7c4d8 <fputs@plt+0x6b0f0>
   7c104:	b	7c5b4 <fputs@plt+0x6b1cc>
   7c108:	add	r0, sp, #50	; 0x32
   7c10c:	movw	r1, #36077	; 0x8ced
   7c110:	movt	r1, #8
   7c114:	mov	r2, #10
   7c118:	bl	11250 <bcmp@plt>
   7c11c:	cmp	r0, #0
   7c120:	bne	7c5d8 <fputs@plt+0x6b1f0>
   7c124:	mov	r0, sl
   7c128:	bl	7bae0 <fputs@plt+0x6a6f8>
   7c12c:	sub	r2, fp, #60	; 0x3c
   7c130:	mov	r0, sl
   7c134:	mov	r1, r5
   7c138:	bl	7ca78 <fputs@plt+0x6b690>
   7c13c:	b	7c5c0 <fputs@plt+0x6b1d8>
   7c140:	add	r5, sp, #50	; 0x32
   7c144:	movw	r1, #36110	; 0x8d0e
   7c148:	movt	r1, #8
   7c14c:	mov	r0, r5
   7c150:	mov	r2, #9
   7c154:	bl	11250 <bcmp@plt>
   7c158:	cmp	r0, #0
   7c15c:	bne	7c5d8 <fputs@plt+0x6b1f0>
   7c160:	mov	r0, sl
   7c164:	bl	7cc58 <fputs@plt+0x6b870>
   7c168:	mov	r6, #0
   7c16c:	mov	r7, #1
   7c170:	strh	r7, [sl, #41]	; 0x29
   7c174:	str	r6, [sl, #32]
   7c178:	str	r6, [sl, #36]	; 0x24
   7c17c:	strb	r6, [sl, #43]	; 0x2b
   7c180:	str	r6, [sl, #20]
   7c184:	str	r6, [sl, #24]
   7c188:	add	r5, r5, #9
   7c18c:	movw	r1, #36120	; 0x8d18
   7c190:	movt	r1, #8
   7c194:	mov	r0, r5
   7c198:	mov	r2, #6
   7c19c:	bl	11250 <bcmp@plt>
   7c1a0:	cmp	r0, #0
   7c1a4:	beq	7c574 <fputs@plt+0x6b18c>
   7c1a8:	movw	r1, #36126	; 0x8d1e
   7c1ac:	movt	r1, #8
   7c1b0:	mov	r0, r5
   7c1b4:	mov	r2, #5
   7c1b8:	bl	11250 <bcmp@plt>
   7c1bc:	cmp	r0, #0
   7c1c0:	beq	7c590 <fputs@plt+0x6b1a8>
   7c1c4:	movw	r1, #35979	; 0x8c8b
   7c1c8:	movt	r1, #8
   7c1cc:	mov	r0, r5
   7c1d0:	mov	r2, #4
   7c1d4:	bl	11250 <bcmp@plt>
   7c1d8:	cmp	r0, #0
   7c1dc:	bne	7c5d8 <fputs@plt+0x6b1f0>
   7c1e0:	b	7c5a4 <fputs@plt+0x6b1bc>
   7c1e4:	add	r0, sp, #50	; 0x32
   7c1e8:	movw	r1, #36087	; 0x8cf7
   7c1ec:	movt	r1, #8
   7c1f0:	mov	r2, #10
   7c1f4:	bl	11250 <bcmp@plt>
   7c1f8:	cmp	r0, #0
   7c1fc:	beq	7c51c <fputs@plt+0x6b134>
   7c200:	add	r0, sp, #50	; 0x32
   7c204:	movw	r1, #36097	; 0x8d01
   7c208:	movt	r1, #8
   7c20c:	mov	r2, #4
   7c210:	bl	11250 <bcmp@plt>
   7c214:	cmp	r0, #0
   7c218:	bne	7c5d8 <fputs@plt+0x6b1f0>
   7c21c:	ldrb	r0, [sl, #44]	; 0x2c
   7c220:	cmp	r0, #0
   7c224:	bne	7c5a4 <fputs@plt+0x6b1bc>
   7c228:	mov	r0, sl
   7c22c:	bl	7bae0 <fputs@plt+0x6a6f8>
   7c230:	sub	r2, fp, #60	; 0x3c
   7c234:	mov	r0, sl
   7c238:	mov	r1, r5
   7c23c:	bl	7ca78 <fputs@plt+0x6b690>
   7c240:	mov	r6, r0
   7c244:	ldr	r0, [fp, #-60]	; 0xffffffc4
   7c248:	cmp	r0, #0
   7c24c:	bne	7c294 <fputs@plt+0x6aeac>
   7c250:	mov	r7, r1
   7c254:	ldrd	r0, [sl]
   7c258:	subs	r0, r0, r6
   7c25c:	sbc	r1, r1, r7
   7c260:	strd	r0, [sl]
   7c264:	mov	r0, sl
   7c268:	bl	7cc28 <fputs@plt+0x6b840>
   7c26c:	sub	r2, fp, #60	; 0x3c
   7c270:	mov	r0, sl
   7c274:	mov	r1, r5
   7c278:	bl	7ca78 <fputs@plt+0x6b690>
   7c27c:	subs	r0, r6, r0
   7c280:	sbc	r1, r7, r1
   7c284:	ldrd	r2, [sl]
   7c288:	adds	r0, r0, r2
   7c28c:	adc	r1, r1, r3
   7c290:	strd	r0, [sl]
   7c294:	mov	r0, #1
   7c298:	strb	r0, [sl, #44]	; 0x2c
   7c29c:	b	7c5d8 <fputs@plt+0x6b1f0>
   7c2a0:	add	r5, sp, #50	; 0x32
   7c2a4:	movw	r1, #36101	; 0x8d05
   7c2a8:	movt	r1, #8
   7c2ac:	mov	r0, r5
   7c2b0:	mov	r2, #8
   7c2b4:	bl	11250 <bcmp@plt>
   7c2b8:	cmp	r0, #0
   7c2bc:	bne	7c5d8 <fputs@plt+0x6b1f0>
   7c2c0:	add	r5, r5, #8
   7c2c4:	mov	r0, r5
   7c2c8:	bl	13690 <fputs@plt+0x22a8>
   7c2cc:	mov	r2, r0
   7c2d0:	sub	r1, fp, #72	; 0x48
   7c2d4:	mov	r0, r5
   7c2d8:	mov	r3, #1
   7c2dc:	bl	31d90 <fputs@plt+0x209a8>
   7c2e0:	cmp	r0, #0
   7c2e4:	beq	7c5d8 <fputs@plt+0x6b1f0>
   7c2e8:	vldr	d16, [fp, #-72]	; 0xffffffb8
   7c2ec:	vcvt.s32.f64	s0, d16
   7c2f0:	vcvt.f64.s32	d17, s0
   7c2f4:	vmov.f64	d18, #28	; 0x40e00000  7.0
   7c2f8:	vcmpe.f64	d16, d18
   7c2fc:	vmrs	APSR_nzcv, fpscr
   7c300:	bpl	7c5d8 <fputs@plt+0x6b1f0>
   7c304:	vmov	r6, s0
   7c308:	cmp	r6, #0
   7c30c:	bmi	7c5d8 <fputs@plt+0x6b1f0>
   7c310:	vcmp.f64	d16, d17
   7c314:	vmrs	APSR_nzcv, fpscr
   7c318:	bne	7c5d8 <fputs@plt+0x6b1f0>
   7c31c:	mov	r0, sl
   7c320:	bl	7cc38 <fputs@plt+0x6b850>
   7c324:	mov	r7, #0
   7c328:	strh	r7, [sl, #42]	; 0x2a
   7c32c:	mov	r0, sl
   7c330:	bl	7bae0 <fputs@plt+0x6a6f8>
   7c334:	ldrd	r8, [sl]
   7c338:	movw	r0, #35328	; 0x8a00
   7c33c:	movt	r0, #1977	; 0x7b9
   7c340:	adds	r0, r8, r0
   7c344:	adc	r1, r9, #0
   7c348:	movw	r5, #23552	; 0x5c00
   7c34c:	movt	r5, #1318	; 0x526
   7c350:	mov	r2, r5
   7c354:	mov	r3, #0
   7c358:	bl	7e668 <fputs@plt+0x6d280>
   7c35c:	mov	r2, #7
   7c360:	mov	r3, #0
   7c364:	bl	7e668 <fputs@plt+0x6d280>
   7c368:	subs	r0, r2, #7
   7c36c:	sbc	r1, r3, #0
   7c370:	subs	r4, r6, r2
   7c374:	rscs	r4, r3, r6, asr #31
   7c378:	mov	r4, #0
   7c37c:	movwlt	r4, #1
   7c380:	cmp	r4, #0
   7c384:	moveq	r1, r3
   7c388:	moveq	r0, r2
   7c38c:	subs	r0, r6, r0
   7c390:	rsc	r1, r1, r6, asr #31
   7c394:	umull	r0, r2, r0, r5
   7c398:	adds	r0, r0, r8
   7c39c:	mla	r1, r1, r5, r2
   7c3a0:	adc	r1, r1, r9
   7c3a4:	strd	r0, [sl]
   7c3a8:	mov	r0, sl
   7c3ac:	bl	7cc28 <fputs@plt+0x6b840>
   7c3b0:	str	r7, [fp, #-60]	; 0xffffffc4
   7c3b4:	b	7c5d8 <fputs@plt+0x6b1f0>
   7c3b8:	movw	r1, #36131	; 0x8d23
   7c3bc:	movt	r1, #8
   7c3c0:	mov	r0, r5
   7c3c4:	bl	113c4 <strcmp@plt>
   7c3c8:	cmp	r0, #0
   7c3cc:	beq	7c580 <fputs@plt+0x6b198>
   7c3d0:	movw	r1, #36126	; 0x8d1e
   7c3d4:	movt	r1, #8
   7c3d8:	mov	r0, r5
   7c3dc:	bl	113c4 <strcmp@plt>
   7c3e0:	cmp	r0, #0
   7c3e4:	bne	7c510 <fputs@plt+0x6b128>
   7c3e8:	mov	r0, sl
   7c3ec:	bl	7cc38 <fputs@plt+0x6b850>
   7c3f0:	mov	r0, #0
   7c3f4:	strb	r0, [sl, #42]	; 0x2a
   7c3f8:	ldr	r0, [sl, #8]
   7c3fc:	vcvt.s32.f64	s20, d9
   7c400:	vmov	r1, s20
   7c404:	add	r0, r0, r1
   7c408:	str	r0, [sl, #8]
   7c40c:	mov	r0, sl
   7c410:	bl	7bae0 <fputs@plt+0x6a6f8>
   7c414:	vcvt.f64.s32	d16, s20
   7c418:	vcmp.f64	d9, d16
   7c41c:	vmrs	APSR_nzcv, fpscr
   7c420:	beq	7c5d0 <fputs@plt+0x6b1e8>
   7c424:	vldr	d17, [pc, #476]	; 7c608 <fputs@plt+0x6b220>
   7c428:	vldr	d18, [pc, #448]	; 7c5f0 <fputs@plt+0x6b208>
   7c42c:	vsub.f64	d16, d9, d16
   7c430:	vmul.f64	d16, d16, d17
   7c434:	vmla.f64	d8, d16, d18
   7c438:	b	7c5b8 <fputs@plt+0x6b1d0>
   7c43c:	movw	r1, #36120	; 0x8d18
   7c440:	movt	r1, #8
   7c444:	mov	r0, r5
   7c448:	bl	113c4 <strcmp@plt>
   7c44c:	cmp	r0, #0
   7c450:	bne	7c510 <fputs@plt+0x6b128>
   7c454:	mov	r0, sl
   7c458:	bl	7cc38 <fputs@plt+0x6b850>
   7c45c:	mov	r0, #0
   7c460:	strb	r0, [sl, #42]	; 0x2a
   7c464:	ldrd	r0, [sl, #8]
   7c468:	vcvt.s32.f64	s20, d9
   7c46c:	vmov	r2, s20
   7c470:	add	r1, r1, r2
   7c474:	mvn	r2, #11
   7c478:	cmp	r1, #0
   7c47c:	mvngt	r2, #0
   7c480:	add	r2, r2, r1
   7c484:	movw	r3, #43691	; 0xaaab
   7c488:	movt	r3, #10922	; 0x2aaa
   7c48c:	smmul	r2, r2, r3
   7c490:	asr	r3, r2, #1
   7c494:	add	r2, r3, r2, lsr #31
   7c498:	add	r0, r2, r0
   7c49c:	sub	r2, r2, r2, lsl #2
   7c4a0:	add	r1, r1, r2, lsl #2
   7c4a4:	strd	r0, [sl, #8]
   7c4a8:	mov	r0, sl
   7c4ac:	bl	7bae0 <fputs@plt+0x6a6f8>
   7c4b0:	vcvt.f64.s32	d16, s20
   7c4b4:	vcmp.f64	d9, d16
   7c4b8:	vmrs	APSR_nzcv, fpscr
   7c4bc:	beq	7c5d0 <fputs@plt+0x6b1e8>
   7c4c0:	vldr	d17, [pc, #296]	; 7c5f0 <fputs@plt+0x6b208>
   7c4c4:	vmov.f64	d18, #62	; 0x41f00000  30.0
   7c4c8:	vsub.f64	d16, d9, d16
   7c4cc:	vmul.f64	d16, d16, d18
   7c4d0:	vmla.f64	d8, d16, d17
   7c4d4:	b	7c5b8 <fputs@plt+0x6b1d0>
   7c4d8:	andeq	r0, r0, r0
   7c4dc:	orrsmi	r9, r4, r0, ror r9
   7c4e0:	movw	r1, #36136	; 0x8d28
   7c4e4:	movt	r1, #8
   7c4e8:	mov	r0, r5
   7c4ec:	bl	113c4 <strcmp@plt>
   7c4f0:	cmp	r0, #0
   7c4f4:	beq	7c588 <fputs@plt+0x6b1a0>
   7c4f8:	movw	r1, #36143	; 0x8d2f
   7c4fc:	movt	r1, #8
   7c500:	mov	r0, r5
   7c504:	bl	113c4 <strcmp@plt>
   7c508:	cmp	r0, #0
   7c50c:	beq	7c5b0 <fputs@plt+0x6b1c8>
   7c510:	mov	r0, #1
   7c514:	str	r0, [fp, #-60]	; 0xffffffc4
   7c518:	b	7c5d0 <fputs@plt+0x6b1e8>
   7c51c:	ldrb	r0, [sl, #42]	; 0x2a
   7c520:	cmp	r0, #0
   7c524:	beq	7c200 <fputs@plt+0x6ae18>
   7c528:	ldrd	r0, [sl]
   7c52c:	movw	r2, #43200	; 0xa8c0
   7c530:	adds	r0, r0, r2
   7c534:	adc	r1, r1, #0
   7c538:	movw	r2, #20864	; 0x5180
   7c53c:	movt	r2, #1
   7c540:	mov	r4, #0
   7c544:	mov	r3, #0
   7c548:	bl	7e668 <fputs@plt+0x6d280>
   7c54c:	movw	r2, #8704	; 0x2200
   7c550:	movt	r2, #15955	; 0x3e53
   7c554:	adds	r0, r0, r2
   7c558:	movw	r2, #49096	; 0xbfc8
   7c55c:	adc	r1, r1, r2
   7c560:	strd	r0, [sl]
   7c564:	mov	r0, sl
   7c568:	bl	7cc28 <fputs@plt+0x6b840>
   7c56c:	str	r4, [fp, #-60]	; 0xffffffc4
   7c570:	b	7c5d8 <fputs@plt+0x6b1f0>
   7c574:	str	r7, [sl, #16]
   7c578:	str	r6, [fp, #-60]	; 0xffffffc4
   7c57c:	b	7c5d8 <fputs@plt+0x6b1f0>
   7c580:	vldr	d16, [pc, #136]	; 7c610 <fputs@plt+0x6b228>
   7c584:	b	7c5b4 <fputs@plt+0x6b1cc>
   7c588:	vldr	d16, [pc, #112]	; 7c600 <fputs@plt+0x6b218>
   7c58c:	b	7c5b4 <fputs@plt+0x6b1cc>
   7c590:	mov	r0, sl
   7c594:	bl	7cc58 <fputs@plt+0x6b870>
   7c598:	mov	r0, #1
   7c59c:	str	r0, [sl, #12]
   7c5a0:	str	r0, [sl, #16]
   7c5a4:	mov	r0, #0
   7c5a8:	str	r0, [fp, #-60]	; 0xffffffc4
   7c5ac:	b	7c5d8 <fputs@plt+0x6b1f0>
   7c5b0:	vldr	d16, [pc, #64]	; 7c5f8 <fputs@plt+0x6b210>
   7c5b4:	vmla.f64	d8, d9, d16
   7c5b8:	vmov	r0, r1, d8
   7c5bc:	bl	7e788 <fputs@plt+0x6d3a0>
   7c5c0:	ldrd	r2, [sl]
   7c5c4:	adds	r0, r2, r0
   7c5c8:	adc	r1, r3, r1
   7c5cc:	strd	r0, [sl]
   7c5d0:	mov	r0, sl
   7c5d4:	bl	7cc28 <fputs@plt+0x6b840>
   7c5d8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   7c5dc:	sub	sp, fp, #56	; 0x38
   7c5e0:	vpop	{d8-d10}
   7c5e4:	add	sp, sp, #4
   7c5e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7c5ec:	nop	{0}
   7c5f0:	andeq	r0, r0, r0
   7c5f4:	orrsmi	r9, r4, r0, ror r9
   7c5f8:	andeq	r0, r0, r0
   7c5fc:	addmi	r4, pc, r0
   7c600:	andeq	r0, r0, r0
   7c604:	rscmi	r4, sp, r0, lsl #24
   7c608:	andeq	r0, r0, r0
   7c60c:	rsbsmi	sp, r6, r0
   7c610:	andeq	r0, r0, r0
   7c614:	cmpmi	fp, r0, asr #14
   7c618:	push	{r4, sl, fp, lr}
   7c61c:	add	fp, sp, #8
   7c620:	ldr	r4, [r0, #12]
   7c624:	ldr	r1, [r4, #136]!	; 0x88
   7c628:	ldr	r2, [r4, #4]
   7c62c:	orrs	r1, r1, r2
   7c630:	beq	7c63c <fputs@plt+0x6b254>
   7c634:	ldrd	r0, [r4]
   7c638:	pop	{r4, sl, fp, pc}
   7c63c:	ldr	r0, [r0]
   7c640:	ldr	r0, [r0, #32]
   7c644:	ldr	r0, [r0]
   7c648:	mov	r1, r4
   7c64c:	bl	2f968 <fputs@plt+0x1e580>
   7c650:	cmp	r0, #0
   7c654:	movne	r0, #0
   7c658:	strne	r0, [r4]
   7c65c:	strne	r0, [r4, #4]
   7c660:	ldrd	r0, [r4]
   7c664:	pop	{r4, sl, fp, pc}
   7c668:	push	{r4, r5, r6, r7, fp, lr}
   7c66c:	add	fp, sp, #16
   7c670:	sub	sp, sp, #16
   7c674:	mov	r4, r1
   7c678:	mov	r6, r0
   7c67c:	ldrb	r7, [r6], #1
   7c680:	add	r1, sp, #4
   7c684:	str	r1, [sp]
   7c688:	cmp	r7, #45	; 0x2d
   7c68c:	movne	r6, r0
   7c690:	movw	r1, #36049	; 0x8cd1
   7c694:	movt	r1, #8
   7c698:	add	r2, sp, #12
   7c69c:	add	r3, sp, #8
   7c6a0:	mov	r0, r6
   7c6a4:	bl	7c8b0 <fputs@plt+0x6b4c8>
   7c6a8:	mov	r5, #1
   7c6ac:	cmp	r0, #3
   7c6b0:	bne	7c740 <fputs@plt+0x6b358>
   7c6b4:	add	r6, r6, #9
   7c6b8:	movw	r0, #6044	; 0x179c
   7c6bc:	movt	r0, #8
   7c6c0:	ldrb	r2, [r6, #1]!
   7c6c4:	ldrb	r1, [r0, r2]
   7c6c8:	and	r1, r1, #1
   7c6cc:	cmp	r2, #84	; 0x54
   7c6d0:	beq	7c6c0 <fputs@plt+0x6b2d8>
   7c6d4:	cmp	r1, #0
   7c6d8:	bne	7c6c0 <fputs@plt+0x6b2d8>
   7c6dc:	mov	r0, r6
   7c6e0:	mov	r1, r4
   7c6e4:	bl	7c750 <fputs@plt+0x6b368>
   7c6e8:	cmp	r0, #0
   7c6ec:	beq	7c704 <fputs@plt+0x6b31c>
   7c6f0:	ldrb	r0, [r6]
   7c6f4:	cmp	r0, #0
   7c6f8:	bne	7c740 <fputs@plt+0x6b358>
   7c6fc:	mov	r0, #0
   7c700:	strb	r0, [r4, #41]	; 0x29
   7c704:	mov	r0, #1
   7c708:	strb	r0, [r4, #40]	; 0x28
   7c70c:	mov	r5, #0
   7c710:	strb	r5, [r4, #42]	; 0x2a
   7c714:	ldr	r0, [sp, #12]
   7c718:	cmp	r7, #45	; 0x2d
   7c71c:	rsbeq	r0, r0, #0
   7c720:	ldr	r1, [sp, #8]
   7c724:	ldr	r2, [sp, #4]
   7c728:	add	r3, r4, #8
   7c72c:	stm	r3, {r0, r1, r2}
   7c730:	ldrb	r0, [r4, #43]	; 0x2b
   7c734:	cmp	r0, #0
   7c738:	movne	r0, r4
   7c73c:	blne	7bae0 <fputs@plt+0x6a6f8>
   7c740:	mov	r0, r5
   7c744:	sub	sp, fp, #16
   7c748:	pop	{r4, r5, r6, r7, fp, pc}
   7c74c:	nop	{0}
   7c750:	push	{r4, r5, r6, sl, fp, lr}
   7c754:	add	fp, sp, #16
   7c758:	sub	sp, sp, #16
   7c75c:	mov	r4, r1
   7c760:	mov	r5, r0
   7c764:	movw	r1, #36061	; 0x8cdd
   7c768:	movt	r1, #8
   7c76c:	add	r2, sp, #12
   7c770:	add	r3, sp, #8
   7c774:	bl	7c8b0 <fputs@plt+0x6b4c8>
   7c778:	mov	r6, #1
   7c77c:	cmp	r0, #2
   7c780:	bne	7c888 <fputs@plt+0x6b4a0>
   7c784:	mov	r0, r5
   7c788:	ldrb	r1, [r0, #5]!
   7c78c:	cmp	r1, #58	; 0x3a
   7c790:	bne	7c830 <fputs@plt+0x6b448>
   7c794:	add	r0, r5, #6
   7c798:	movw	r1, #35884	; 0x8c2c
   7c79c:	movt	r1, #8
   7c7a0:	add	r2, sp, #4
   7c7a4:	bl	7c8b0 <fputs@plt+0x6b4c8>
   7c7a8:	cmp	r0, #1
   7c7ac:	bne	7c888 <fputs@plt+0x6b4a0>
   7c7b0:	vmov.i32	d16, #0	; 0x00000000
   7c7b4:	mov	r0, r5
   7c7b8:	ldrb	r1, [r0, #8]!
   7c7bc:	cmp	r1, #46	; 0x2e
   7c7c0:	bne	7c83c <fputs@plt+0x6b454>
   7c7c4:	mov	r1, r5
   7c7c8:	ldrb	r2, [r1, #9]!
   7c7cc:	sub	r2, r2, #48	; 0x30
   7c7d0:	cmp	r2, #9
   7c7d4:	bhi	7c83c <fputs@plt+0x6b454>
   7c7d8:	ldrb	r0, [r1]
   7c7dc:	sub	r2, r0, #48	; 0x30
   7c7e0:	cmp	r2, #9
   7c7e4:	bhi	7c894 <fputs@plt+0x6b4ac>
   7c7e8:	vmov.i32	d17, #0	; 0x00000000
   7c7ec:	vmov.f64	d16, #112	; 0x3f800000  1.0
   7c7f0:	add	r1, r5, #10
   7c7f4:	vldr	d18, [pc, #172]	; 7c8a8 <fputs@plt+0x6b4c0>
   7c7f8:	vmov.f64	d19, #36	; 0x41200000  10.0
   7c7fc:	uxtb	r0, r0
   7c800:	vmov	s0, r0
   7c804:	vcvt.f64.u32	d20, s0
   7c808:	ldrb	r0, [r1], #1
   7c80c:	vmla.f64	d20, d17, d19
   7c810:	vmul.f64	d16, d16, d19
   7c814:	vadd.f64	d17, d20, d18
   7c818:	sub	r2, r0, #48	; 0x30
   7c81c:	cmp	r2, #10
   7c820:	bcc	7c7fc <fputs@plt+0x6b414>
   7c824:	sub	r0, r1, #1
   7c828:	vdiv.f64	d16, d17, d16
   7c82c:	b	7c83c <fputs@plt+0x6b454>
   7c830:	mov	r1, #0
   7c834:	vmov.i32	d16, #0	; 0x00000000
   7c838:	str	r1, [sp, #4]
   7c83c:	mov	r6, #1
   7c840:	strh	r6, [r4, #41]	; 0x29
   7c844:	ldr	r1, [sp, #12]
   7c848:	ldr	r2, [sp, #8]
   7c84c:	str	r1, [r4, #20]
   7c850:	str	r2, [r4, #24]
   7c854:	vldr	s0, [sp, #4]
   7c858:	vcvt.f64.s32	d17, s0
   7c85c:	vadd.f64	d16, d16, d17
   7c860:	vstr	d16, [r4, #32]
   7c864:	mov	r1, r4
   7c868:	bl	7c9a4 <fputs@plt+0x6b5bc>
   7c86c:	cmp	r0, #0
   7c870:	bne	7c888 <fputs@plt+0x6b4a0>
   7c874:	ldr	r0, [r4, #28]
   7c878:	cmp	r0, #0
   7c87c:	movwne	r0, #1
   7c880:	strb	r0, [r4, #43]	; 0x2b
   7c884:	mov	r6, #0
   7c888:	mov	r0, r6
   7c88c:	sub	sp, fp, #16
   7c890:	pop	{r4, r5, r6, sl, fp, pc}
   7c894:	vmov.f64	d16, #112	; 0x3f800000  1.0
   7c898:	vmov.i32	d17, #0	; 0x00000000
   7c89c:	mov	r0, r1
   7c8a0:	vdiv.f64	d16, d17, d16
   7c8a4:	b	7c83c <fputs@plt+0x6b454>
   7c8a8:	andeq	r0, r0, r0
   7c8ac:	subgt	r0, r8, r0
   7c8b0:	sub	sp, sp, #8
   7c8b4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7c8b8:	add	fp, sp, #24
   7c8bc:	sub	sp, sp, #4
   7c8c0:	mov	ip, r0
   7c8c4:	str	r2, [fp, #8]
   7c8c8:	str	r3, [fp, #12]
   7c8cc:	add	r0, fp, #8
   7c8d0:	str	r0, [sp]
   7c8d4:	mov	r0, #0
   7c8d8:	movw	lr, #18788	; 0x4964
   7c8dc:	movt	lr, #8
   7c8e0:	ldrb	r2, [r1]
   7c8e4:	ldrb	r5, [r1, #1]
   7c8e8:	ldrb	r8, [r1, #2]
   7c8ec:	ldrb	r3, [r1, #3]
   7c8f0:	cmp	r2, #48	; 0x30
   7c8f4:	bne	7c900 <fputs@plt+0x6b518>
   7c8f8:	mov	r2, #0
   7c8fc:	b	7c938 <fputs@plt+0x6b550>
   7c900:	sub	r6, r2, #49	; 0x31
   7c904:	mov	r2, #0
   7c908:	ldrb	r7, [ip]
   7c90c:	sub	r4, r7, #48	; 0x30
   7c910:	cmp	r4, #9
   7c914:	bhi	7c994 <fputs@plt+0x6b5ac>
   7c918:	add	r2, r2, r2, lsl #2
   7c91c:	add	r2, r7, r2, lsl #1
   7c920:	sub	r2, r2, #48	; 0x30
   7c924:	sub	r4, r6, #1
   7c928:	add	ip, ip, #1
   7c92c:	tst	r6, #255	; 0xff
   7c930:	mov	r6, r4
   7c934:	bne	7c908 <fputs@plt+0x6b520>
   7c938:	sub	r4, r5, #48	; 0x30
   7c93c:	uxtb	r4, r4
   7c940:	cmp	r2, r4
   7c944:	blt	7c994 <fputs@plt+0x6b5ac>
   7c948:	add	r4, lr, r8, lsl #1
   7c94c:	ldrh	r4, [r4, #-194]	; 0xffffff3e
   7c950:	cmp	r2, r4
   7c954:	bgt	7c994 <fputs@plt+0x6b5ac>
   7c958:	cmp	r3, #0
   7c95c:	beq	7c96c <fputs@plt+0x6b584>
   7c960:	ldrb	r4, [ip]
   7c964:	cmp	r3, r4
   7c968:	bne	7c994 <fputs@plt+0x6b5ac>
   7c96c:	ldr	r4, [sp]
   7c970:	add	r5, r4, #4
   7c974:	str	r5, [sp]
   7c978:	ldr	r4, [r4]
   7c97c:	str	r2, [r4]
   7c980:	add	r1, r1, #4
   7c984:	add	r0, r0, #1
   7c988:	add	ip, ip, #1
   7c98c:	cmp	r3, #0
   7c990:	bne	7c8e0 <fputs@plt+0x6b4f8>
   7c994:	sub	sp, fp, #24
   7c998:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   7c99c:	add	sp, sp, #8
   7c9a0:	bx	lr
   7c9a4:	push	{r4, r5, r6, r7, fp, lr}
   7c9a8:	add	fp, sp, #16
   7c9ac:	sub	sp, sp, #8
   7c9b0:	mov	r5, r1
   7c9b4:	mov	r4, r0
   7c9b8:	movw	r6, #6044	; 0x179c
   7c9bc:	movt	r6, #8
   7c9c0:	ldrb	r0, [r4], #1
   7c9c4:	ldrb	r0, [r6, r0]
   7c9c8:	tst	r0, #1
   7c9cc:	bne	7c9c0 <fputs@plt+0x6b5d8>
   7c9d0:	mov	r0, #0
   7c9d4:	str	r0, [r5, #28]
   7c9d8:	ldrb	r0, [r4, #-1]
   7c9dc:	cmp	r0, #45	; 0x2d
   7c9e0:	beq	7c9f4 <fputs@plt+0x6b60c>
   7c9e4:	cmp	r0, #43	; 0x2b
   7c9e8:	bne	7ca40 <fputs@plt+0x6b658>
   7c9ec:	mov	r7, #1
   7c9f0:	b	7c9f8 <fputs@plt+0x6b610>
   7c9f4:	mvn	r7, #0
   7c9f8:	movw	r1, #36069	; 0x8ce5
   7c9fc:	movt	r1, #8
   7ca00:	add	r2, sp, #4
   7ca04:	mov	r3, sp
   7ca08:	mov	r0, r4
   7ca0c:	bl	7c8b0 <fputs@plt+0x6b4c8>
   7ca10:	mov	r1, r0
   7ca14:	mov	r0, #1
   7ca18:	cmp	r1, #2
   7ca1c:	bne	7ca70 <fputs@plt+0x6b688>
   7ca20:	ldr	r0, [sp, #4]
   7ca24:	rsb	r0, r0, r0, lsl #4
   7ca28:	ldr	r1, [sp]
   7ca2c:	add	r0, r1, r0, lsl #2
   7ca30:	mul	r0, r0, r7
   7ca34:	str	r0, [r5, #28]
   7ca38:	add	r4, r4, #5
   7ca3c:	b	7ca4c <fputs@plt+0x6b664>
   7ca40:	orr	r1, r0, #32
   7ca44:	cmp	r1, #122	; 0x7a
   7ca48:	bne	7ca68 <fputs@plt+0x6b680>
   7ca4c:	ldrb	r0, [r4], #1
   7ca50:	ldrb	r0, [r6, r0]
   7ca54:	tst	r0, #1
   7ca58:	bne	7ca4c <fputs@plt+0x6b664>
   7ca5c:	mov	r0, #1
   7ca60:	strb	r0, [r5, #44]	; 0x2c
   7ca64:	ldrb	r0, [r4, #-1]
   7ca68:	cmp	r0, #0
   7ca6c:	movwne	r0, #1
   7ca70:	sub	sp, fp, #16
   7ca74:	pop	{r4, r5, r6, r7, fp, pc}
   7ca78:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7ca7c:	add	fp, sp, #24
   7ca80:	sub	sp, sp, #144	; 0x90
   7ca84:	mov	r8, r2
   7ca88:	mov	r5, r1
   7ca8c:	vmov.i32	q8, #0	; 0x00000000
   7ca90:	mov	r1, sp
   7ca94:	add	r2, r1, #16
   7ca98:	vst1.64	{d16-d17}, [r2]
   7ca9c:	mov	r2, #28
   7caa0:	vst1.64	{d16-d17}, [r1], r2
   7caa4:	vst1.32	{d16-d17}, [r1]
   7caa8:	add	r2, r0, #16
   7caac:	mov	r1, #32
   7cab0:	vld1.64	{d16-d17}, [r0], r1
   7cab4:	sub	r1, fp, #72	; 0x48
   7cab8:	vld1.64	{d18-d19}, [r2]
   7cabc:	add	r2, r1, #16
   7cac0:	vld1.64	{d20-d21}, [r0]
   7cac4:	vst1.64	{d18-d19}, [r2]
   7cac8:	add	r0, r1, #32
   7cacc:	vst1.64	{d20-d21}, [r0]
   7cad0:	mov	r0, #8
   7cad4:	mov	r4, r1
   7cad8:	vst1.64	{d16-d17}, [r4], r0
   7cadc:	mov	r0, r1
   7cae0:	bl	7cc38 <fputs@plt+0x6b850>
   7cae4:	ldr	r0, [r4]
   7cae8:	movw	r1, #1971	; 0x7b3
   7caec:	sub	r0, r0, r1
   7caf0:	cmp	r0, #67	; 0x43
   7caf4:	bcc	7cb24 <fputs@plt+0x6b73c>
   7caf8:	mov	r0, #0
   7cafc:	str	r0, [fp, #-36]	; 0xffffffdc
   7cb00:	str	r0, [fp, #-40]	; 0xffffffd8
   7cb04:	str	r0, [fp, #-48]	; 0xffffffd0
   7cb08:	str	r0, [fp, #-52]	; 0xffffffcc
   7cb0c:	mov	r0, #1
   7cb10:	str	r0, [fp, #-56]	; 0xffffffc8
   7cb14:	str	r0, [fp, #-60]	; 0xffffffc4
   7cb18:	mov	r0, #2000	; 0x7d0
   7cb1c:	str	r0, [fp, #-64]	; 0xffffffc0
   7cb20:	b	7cb3c <fputs@plt+0x6b754>
   7cb24:	vldr	d16, [fp, #-40]	; 0xffffffd8
   7cb28:	vmov.f64	d17, #96	; 0x3f000000  0.5
   7cb2c:	vadd.f64	d16, d16, d17
   7cb30:	vcvt.s32.f64	s0, d16
   7cb34:	vcvt.f64.s32	d16, s0
   7cb38:	vstr	d16, [fp, #-40]	; 0xffffffd8
   7cb3c:	mov	r6, #0
   7cb40:	strb	r6, [fp, #-30]	; 0xffffffe2
   7cb44:	str	r6, [fp, #-44]	; 0xffffffd4
   7cb48:	sub	r0, fp, #72	; 0x48
   7cb4c:	bl	7bae0 <fputs@plt+0x6a6f8>
   7cb50:	ldr	r7, [fp, #-72]	; 0xffffffb8
   7cb54:	ldr	r4, [fp, #-68]	; 0xffffffbc
   7cb58:	mov	r0, r7
   7cb5c:	mov	r1, r4
   7cb60:	mov	r2, #1000	; 0x3e8
   7cb64:	mov	r3, #0
   7cb68:	bl	7e668 <fputs@plt+0x6d280>
   7cb6c:	movw	r1, #38592	; 0x96c0
   7cb70:	movt	r1, #59228	; 0xe75c
   7cb74:	add	r0, r0, r1
   7cb78:	str	r0, [sp, #44]	; 0x2c
   7cb7c:	add	r0, sp, #44	; 0x2c
   7cb80:	mov	r1, sp
   7cb84:	bl	7cdc8 <fputs@plt+0x6b9e0>
   7cb88:	cmp	r0, #0
   7cb8c:	beq	7cbb4 <fputs@plt+0x6b7cc>
   7cb90:	movw	r1, #36150	; 0x8d36
   7cb94:	movt	r1, #8
   7cb98:	mov	r0, r5
   7cb9c:	mvn	r2, #0
   7cba0:	bl	18bec <fputs@plt+0x7804>
   7cba4:	mov	r0, #1
   7cba8:	str	r0, [r8]
   7cbac:	mov	r1, #0
   7cbb0:	b	7cc1c <fputs@plt+0x6b834>
   7cbb4:	vldr	s0, [sp]
   7cbb8:	movw	r0, #257	; 0x101
   7cbbc:	vcvt.f64.s32	d16, s0
   7cbc0:	str	r0, [sp, #88]	; 0x58
   7cbc4:	ldr	r0, [sp, #12]
   7cbc8:	str	r0, [sp, #64]	; 0x40
   7cbcc:	ldr	r0, [sp, #8]
   7cbd0:	str	r0, [sp, #68]	; 0x44
   7cbd4:	ldr	r0, [sp, #4]
   7cbd8:	str	r0, [sp, #72]	; 0x48
   7cbdc:	ldr	r0, [sp, #20]
   7cbe0:	movw	r1, #1900	; 0x76c
   7cbe4:	add	r0, r0, r1
   7cbe8:	str	r0, [sp, #56]	; 0x38
   7cbec:	ldr	r0, [sp, #16]
   7cbf0:	add	r0, r0, #1
   7cbf4:	str	r0, [sp, #60]	; 0x3c
   7cbf8:	vstr	d16, [sp, #80]	; 0x50
   7cbfc:	add	r0, sp, #48	; 0x30
   7cc00:	bl	7bae0 <fputs@plt+0x6a6f8>
   7cc04:	mov	r0, #0
   7cc08:	str	r0, [r8]
   7cc0c:	ldr	r0, [sp, #48]	; 0x30
   7cc10:	ldr	r1, [sp, #52]	; 0x34
   7cc14:	subs	r6, r0, r7
   7cc18:	sbc	r1, r1, r4
   7cc1c:	mov	r0, r6
   7cc20:	sub	sp, fp, #24
   7cc24:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7cc28:	mov	r1, #0
   7cc2c:	strb	r1, [r0, #43]	; 0x2b
   7cc30:	strh	r1, [r0, #40]	; 0x28
   7cc34:	bx	lr
   7cc38:	push	{r4, sl, fp, lr}
   7cc3c:	add	fp, sp, #8
   7cc40:	mov	r4, r0
   7cc44:	bl	7cc58 <fputs@plt+0x6b870>
   7cc48:	mov	r0, r4
   7cc4c:	pop	{r4, sl, fp, lr}
   7cc50:	b	7ce30 <fputs@plt+0x6ba48>
   7cc54:	nop	{0}
   7cc58:	push	{r4, sl, fp, lr}
   7cc5c:	add	fp, sp, #8
   7cc60:	mov	r4, r0
   7cc64:	ldrb	r0, [r0, #40]	; 0x28
   7cc68:	cmp	r0, #0
   7cc6c:	popne	{r4, sl, fp, pc}
   7cc70:	ldrb	r0, [r4, #42]	; 0x2a
   7cc74:	cmp	r0, #0
   7cc78:	beq	7cd7c <fputs@plt+0x6b994>
   7cc7c:	ldrd	r0, [r4]
   7cc80:	movw	r2, #11776	; 0x2e00
   7cc84:	movt	r2, #659	; 0x293
   7cc88:	adds	r0, r0, r2
   7cc8c:	adc	r1, r1, #0
   7cc90:	movw	r2, #23552	; 0x5c00
   7cc94:	movt	r2, #1318	; 0x526
   7cc98:	mov	r3, #0
   7cc9c:	bl	7e668 <fputs@plt+0x6d280>
   7cca0:	vldr	d16, [pc, #248]	; 7cda0 <fputs@plt+0x6b9b8>
   7cca4:	vldr	d17, [pc, #252]	; 7cda8 <fputs@plt+0x6b9c0>
   7cca8:	vmov	s0, r0
   7ccac:	vcvt.f64.s32	d18, s0
   7ccb0:	vadd.f64	d16, d18, d16
   7ccb4:	vdiv.f64	d16, d16, d17
   7ccb8:	vcvt.s32.f64	s0, d16
   7ccbc:	vmov	r1, s0
   7ccc0:	add	r0, r0, r1
   7ccc4:	asr	r2, r1, #31
   7ccc8:	add	r1, r1, r2, lsr #30
   7cccc:	sub	r0, r0, r1, asr #2
   7ccd0:	movw	r1, #1525	; 0x5f5
   7ccd4:	vldr	d16, [pc, #212]	; 7cdb0 <fputs@plt+0x6b9c8>
   7ccd8:	add	r0, r0, r1
   7ccdc:	vldr	d17, [pc, #212]	; 7cdb8 <fputs@plt+0x6b9d0>
   7cce0:	vmov	s0, r0
   7cce4:	vcvt.f64.s32	d18, s0
   7cce8:	vadd.f64	d16, d18, d16
   7ccec:	vdiv.f64	d16, d16, d17
   7ccf0:	vcvt.s32.f64	s0, d16
   7ccf4:	vmov	r1, s0
   7ccf8:	mov	r2, r1
   7ccfc:	bfc	r2, #15, #17
   7cd00:	movw	r3, #36525	; 0x8ead
   7cd04:	mul	r2, r2, r3
   7cd08:	movw	r3, #34079	; 0x851f
   7cd0c:	movt	r3, #20971	; 0x51eb
   7cd10:	umull	r2, r3, r2, r3
   7cd14:	vldr	d16, [pc, #164]	; 7cdc0 <fputs@plt+0x6b9d8>
   7cd18:	sub	r0, r0, r3, lsr #5
   7cd1c:	vmov	s0, r0
   7cd20:	vcvt.f64.s32	d17, s0
   7cd24:	vdiv.f64	d17, d17, d16
   7cd28:	vcvt.s32.f64	s0, d17
   7cd2c:	vmov	r2, s0
   7cd30:	mvn	r3, #12
   7cd34:	vcvt.f64.s32	d17, s0
   7cd38:	cmp	r2, #14
   7cd3c:	mvnlt	r3, #0
   7cd40:	vmul.f64	d16, d17, d16
   7cd44:	add	r2, r3, r2
   7cd48:	vcvt.s32.f64	s0, d16
   7cd4c:	vmov	r3, s0
   7cd50:	sub	r0, r0, r3
   7cd54:	movw	r3, #60820	; 0xed94
   7cd58:	movt	r3, #65535	; 0xffff
   7cd5c:	orr	r3, r3, #1
   7cd60:	cmp	r2, #2
   7cd64:	movwgt	r3, #60820	; 0xed94
   7cd68:	movtgt	r3, #65535	; 0xffff
   7cd6c:	add	r1, r3, r1
   7cd70:	str	r1, [r4, #8]
   7cd74:	str	r2, [r4, #12]
   7cd78:	b	7cd8c <fputs@plt+0x6b9a4>
   7cd7c:	mov	r0, #1
   7cd80:	mov	r1, #2000	; 0x7d0
   7cd84:	str	r1, [r4, #8]
   7cd88:	str	r0, [r4, #12]
   7cd8c:	str	r0, [r4, #16]
   7cd90:	mov	r0, #1
   7cd94:	strb	r0, [r4, #40]	; 0x28
   7cd98:	pop	{r4, sl, fp, pc}
   7cd9c:	nop	{0}
   7cda0:	andmi	r0, r0, r0
   7cda4:	teqgt	ip, r0	; <illegal shifter operand>
   7cda8:	andeq	r0, r0, r0
   7cdac:	rscmi	sp, r1, r8, lsl #11
   7cdb0:	strbtvs	r6, [r6], -r6, ror #12
   7cdb4:	subsgt	r8, lr, r6, ror #12
   7cdb8:	andeq	r0, r0, r0
   7cdbc:	rsbsmi	sp, r6, r0, lsl #8
   7cdc0:	ldrbcs	r5, [r2, -r1, ror #8]
   7cdc4:	eorsmi	r9, lr, r0, lsr #19
   7cdc8:	push	{r4, sl, fp, lr}
   7cdcc:	add	fp, sp, #8
   7cdd0:	mov	r4, r1
   7cdd4:	bl	11100 <localtime@plt>
   7cdd8:	mov	r1, r0
   7cddc:	clz	r0, r0
   7cde0:	lsr	r0, r0, #5
   7cde4:	movw	r2, #41272	; 0xa138
   7cde8:	movt	r2, #9
   7cdec:	ldr	r2, [r2, #268]	; 0x10c
   7cdf0:	cmp	r2, #0
   7cdf4:	movwne	r2, #1
   7cdf8:	orrs	r0, r0, r2
   7cdfc:	popne	{r4, sl, fp, pc}
   7ce00:	mov	r2, #28
   7ce04:	mov	r3, r1
   7ce08:	vld1.32	{d16-d17}, [r3], r2
   7ce0c:	add	r1, r1, #16
   7ce10:	vld1.32	{d18-d19}, [r1]
   7ce14:	add	r1, r4, #16
   7ce18:	vld1.32	{d20-d21}, [r3]
   7ce1c:	vst1.32	{d18-d19}, [r1]
   7ce20:	vst1.32	{d16-d17}, [r4], r2
   7ce24:	vst1.32	{d20-d21}, [r4]
   7ce28:	pop	{r4, sl, fp, pc}
   7ce2c:	nop	{0}
   7ce30:	push	{r4, sl, fp, lr}
   7ce34:	add	fp, sp, #8
   7ce38:	mov	r4, r0
   7ce3c:	ldrb	r0, [r0, #41]	; 0x29
   7ce40:	cmp	r0, #0
   7ce44:	popne	{r4, sl, fp, pc}
   7ce48:	mov	r0, r4
   7ce4c:	bl	7bae0 <fputs@plt+0x6a6f8>
   7ce50:	ldrd	r0, [r4]
   7ce54:	movw	r2, #11776	; 0x2e00
   7ce58:	movt	r2, #659	; 0x293
   7ce5c:	adds	r0, r0, r2
   7ce60:	adc	r1, r1, #0
   7ce64:	movw	r2, #23552	; 0x5c00
   7ce68:	movt	r2, #1318	; 0x526
   7ce6c:	mov	r3, #0
   7ce70:	bl	7e668 <fputs@plt+0x6d280>
   7ce74:	vldr	d16, [pc, #124]	; 7cef8 <fputs@plt+0x6bb10>
   7ce78:	vmov	s0, r2
   7ce7c:	vcvt.f64.s32	d17, s0
   7ce80:	vdiv.f64	d16, d17, d16
   7ce84:	vcvt.s32.f64	s0, d16
   7ce88:	vmov	r0, s0
   7ce8c:	movw	r1, #46021	; 0xb3c5
   7ce90:	movt	r1, #37282	; 0x91a2
   7ce94:	smmla	r1, r0, r1, r0
   7ce98:	asr	r2, r1, #11
   7ce9c:	add	r1, r2, r1, lsr #31
   7cea0:	movw	r2, #61936	; 0xf1f0
   7cea4:	movt	r2, #65535	; 0xffff
   7cea8:	mla	r0, r1, r2, r0
   7ceac:	movw	r2, #34953	; 0x8889
   7ceb0:	movt	r2, #34952	; 0x8888
   7ceb4:	smmla	r2, r0, r2, r0
   7ceb8:	asr	r3, r2, #5
   7cebc:	add	r2, r3, r2, lsr #31
   7cec0:	sub	r3, r2, r2, lsl #4
   7cec4:	add	r0, r0, r3, lsl #2
   7cec8:	vcvt.f64.s32	d17, s0
   7cecc:	vmov	s0, r0
   7ced0:	vsub.f64	d16, d16, d17
   7ced4:	vcvt.f64.s32	d17, s0
   7ced8:	mov	r0, #1
   7cedc:	vadd.f64	d16, d16, d17
   7cee0:	strb	r0, [r4, #41]	; 0x29
   7cee4:	str	r1, [r4, #20]
   7cee8:	str	r2, [r4, #24]
   7ceec:	vstr	d16, [r4, #32]
   7cef0:	pop	{r4, sl, fp, pc}
   7cef4:	nop	{0}
   7cef8:	andeq	r0, r0, r0
   7cefc:	addmi	r4, pc, r0
   7cf00:	push	{r4, r5, r6, sl, fp, lr}
   7cf04:	add	fp, sp, #16
   7cf08:	mov	r5, r1
   7cf0c:	movw	r1, #59680	; 0xe920
   7cf10:	movt	r1, #9
   7cf14:	ldr	r6, [r1, r0, lsl #2]
   7cf18:	mov	r4, #0
   7cf1c:	cmp	r6, #0
   7cf20:	beq	7cf44 <fputs@plt+0x6bb5c>
   7cf24:	ldr	r0, [r6, #20]
   7cf28:	mov	r1, r5
   7cf2c:	bl	15bb4 <fputs@plt+0x47cc>
   7cf30:	cmp	r0, #0
   7cf34:	beq	7cf4c <fputs@plt+0x6bb64>
   7cf38:	ldr	r6, [r6, #24]
   7cf3c:	cmp	r6, #0
   7cf40:	bne	7cf24 <fputs@plt+0x6bb3c>
   7cf44:	mov	r0, r4
   7cf48:	pop	{r4, r5, r6, sl, fp, pc}
   7cf4c:	mov	r4, r6
   7cf50:	mov	r0, r4
   7cf54:	pop	{r4, r5, r6, sl, fp, pc}
   7cf58:	push	{r4, r5, fp, lr}
   7cf5c:	add	fp, sp, #8
   7cf60:	add	r0, r0, #7
   7cf64:	bic	r4, r0, #7
   7cf68:	add	r0, r4, #8
   7cf6c:	bl	112ec <malloc@plt>
   7cf70:	cmp	r0, #0
   7cf74:	beq	7cf88 <fputs@plt+0x6bba0>
   7cf78:	asr	r5, r4, #31
   7cf7c:	strd	r4, [r0]
   7cf80:	add	r0, r0, #8
   7cf84:	pop	{r4, r5, fp, pc}
   7cf88:	movw	r1, #36235	; 0x8d8b
   7cf8c:	movt	r1, #8
   7cf90:	mov	r0, #7
   7cf94:	mov	r2, r4
   7cf98:	bl	15994 <fputs@plt+0x45ac>
   7cf9c:	mov	r0, #0
   7cfa0:	pop	{r4, r5, fp, pc}
   7cfa4:	sub	r0, r0, #8
   7cfa8:	b	111d8 <free@plt>
   7cfac:	push	{r4, r6, r7, sl, fp, lr}
   7cfb0:	add	fp, sp, #16
   7cfb4:	mov	r6, r1
   7cfb8:	mov	r4, r0
   7cfbc:	sub	r0, r0, #8
   7cfc0:	add	r1, r1, #8
   7cfc4:	bl	11394 <realloc@plt>
   7cfc8:	cmp	r0, #0
   7cfcc:	beq	7cfe0 <fputs@plt+0x6bbf8>
   7cfd0:	asr	r7, r6, #31
   7cfd4:	strd	r6, [r0]
   7cfd8:	add	r0, r0, #8
   7cfdc:	pop	{r4, r6, r7, sl, fp, pc}
   7cfe0:	mov	r0, r4
   7cfe4:	bl	7d008 <fputs@plt+0x6bc20>
   7cfe8:	mov	r2, r0
   7cfec:	movw	r1, #36273	; 0x8db1
   7cff0:	movt	r1, #8
   7cff4:	mov	r0, #7
   7cff8:	mov	r3, r6
   7cffc:	bl	15994 <fputs@plt+0x45ac>
   7d000:	mov	r0, #0
   7d004:	pop	{r4, r6, r7, sl, fp, pc}
   7d008:	ldr	r0, [r0, #-8]
   7d00c:	bx	lr
   7d010:	add	r0, r0, #7
   7d014:	bic	r0, r0, #7
   7d018:	bx	lr
   7d01c:	mov	r0, #0
   7d020:	bx	lr
   7d024:	bx	lr
   7d028:	push	{r4, r5, fp, lr}
   7d02c:	add	fp, sp, #8
   7d030:	movw	r0, #59784	; 0xe988
   7d034:	movt	r0, #9
   7d038:	vmov.i32	q8, #0	; 0x00000000
   7d03c:	add	r1, r0, #48	; 0x30
   7d040:	vst1.64	{d16-d17}, [r1]
   7d044:	mov	r1, #0
   7d048:	str	r1, [r0, #96]	; 0x60
   7d04c:	add	r2, r0, #80	; 0x50
   7d050:	vst1.64	{d16-d17}, [r2]
   7d054:	add	r2, r0, #64	; 0x40
   7d058:	vst1.64	{d16-d17}, [r2]
   7d05c:	add	r2, r0, #32
   7d060:	vst1.64	{d16-d17}, [r2]
   7d064:	add	r2, r0, #16
   7d068:	vst1.64	{d16-d17}, [r2]
   7d06c:	mov	r2, #52	; 0x34
   7d070:	mov	r3, r0
   7d074:	vst1.64	{d16-d17}, [r3], r2
   7d078:	mov	r2, #10
   7d07c:	str	r2, [r0, #12]
   7d080:	mov	r2, #1
   7d084:	str	r2, [r3]
   7d088:	movw	r2, #41272	; 0xa138
   7d08c:	movt	r2, #9
   7d090:	ldr	r3, [r2, #204]	; 0xcc
   7d094:	ldr	r5, [r2, #212]	; 0xd4
   7d098:	clz	r2, r3
   7d09c:	lsr	r4, r2, #5
   7d0a0:	cmp	r5, #0
   7d0a4:	movne	r5, r5
   7d0a8:	cmp	r3, #0
   7d0ac:	movne	r5, r1
   7d0b0:	strd	r4, [r0, #56]	; 0x38
   7d0b4:	mov	r0, #0
   7d0b8:	pop	{r4, r5, fp, pc}
   7d0bc:	vmov.i32	q8, #0	; 0x00000000
   7d0c0:	mov	r0, #96	; 0x60
   7d0c4:	movw	r1, #59784	; 0xe988
   7d0c8:	movt	r1, #9
   7d0cc:	mov	r2, r1
   7d0d0:	vst1.64	{d16-d17}, [r2], r0
   7d0d4:	mov	r0, #0
   7d0d8:	str	r0, [r2]
   7d0dc:	add	r0, r1, #80	; 0x50
   7d0e0:	vst1.64	{d16-d17}, [r0]
   7d0e4:	add	r0, r1, #64	; 0x40
   7d0e8:	vst1.64	{d16-d17}, [r0]
   7d0ec:	add	r0, r1, #48	; 0x30
   7d0f0:	vst1.64	{d16-d17}, [r0]
   7d0f4:	add	r0, r1, #32
   7d0f8:	vst1.64	{d16-d17}, [r0]
   7d0fc:	add	r0, r1, #16
   7d100:	vst1.64	{d16-d17}, [r0]
   7d104:	bx	lr
   7d108:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7d10c:	add	fp, sp, #24
   7d110:	mov	r5, r2
   7d114:	mov	r8, r1
   7d118:	mov	r7, r0
   7d11c:	movw	r6, #59784	; 0xe988
   7d120:	movt	r6, #9
   7d124:	ldr	r0, [r6, #56]	; 0x38
   7d128:	mov	r1, #52	; 0x34
   7d12c:	mul	r0, r0, r1
   7d130:	add	r0, r0, #60	; 0x3c
   7d134:	asr	r1, r0, #31
   7d138:	bl	16884 <fputs@plt+0x549c>
   7d13c:	cmp	r0, #0
   7d140:	beq	7d1e4 <fputs@plt+0x6bdfc>
   7d144:	mov	r4, r0
   7d148:	ldr	r0, [r6, #56]	; 0x38
   7d14c:	cmp	r0, #0
   7d150:	movne	r0, #10
   7d154:	strne	r0, [r4, #72]	; 0x48
   7d158:	addne	r6, r4, #60	; 0x3c
   7d15c:	ldrb	r0, [r6, #34]	; 0x22
   7d160:	cmp	r0, #0
   7d164:	bne	7d17c <fputs@plt+0x6bd94>
   7d168:	add	r0, r6, #20
   7d16c:	str	r0, [r6, #44]	; 0x2c
   7d170:	str	r0, [r6, #48]	; 0x30
   7d174:	mov	r0, #1
   7d178:	strb	r0, [r6, #34]	; 0x22
   7d17c:	cmp	r5, #0
   7d180:	mov	r0, r5
   7d184:	movwne	r0, #1
   7d188:	add	r1, r7, r8
   7d18c:	add	r1, r1, #32
   7d190:	stm	r4, {r6, r7, r8}
   7d194:	str	r1, [r4, #12]
   7d198:	str	r0, [r4, #16]
   7d19c:	mov	r0, r4
   7d1a0:	bl	7d3d8 <fputs@plt+0x6bff0>
   7d1a4:	cmp	r5, #0
   7d1a8:	beq	7d1c8 <fputs@plt+0x6bde0>
   7d1ac:	mov	r0, #10
   7d1b0:	str	r0, [r4, #20]
   7d1b4:	ldmib	r6, {r0, r1}
   7d1b8:	add	r2, r1, #10
   7d1bc:	sub	r0, r0, r1
   7d1c0:	str	r2, [r6, #8]
   7d1c4:	str	r0, [r6, #12]
   7d1c8:	ldr	r0, [r4, #44]	; 0x2c
   7d1cc:	cmp	r0, #0
   7d1d0:	beq	7d1dc <fputs@plt+0x6bdf4>
   7d1d4:	mov	r0, r4
   7d1d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7d1dc:	mov	r0, r4
   7d1e0:	bl	7d344 <fputs@plt+0x6bf5c>
   7d1e4:	mov	r4, #0
   7d1e8:	mov	r0, r4
   7d1ec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7d1f0:	push	{fp, lr}
   7d1f4:	mov	fp, sp
   7d1f8:	ldr	r2, [r0, #16]
   7d1fc:	cmp	r2, #0
   7d200:	popeq	{fp, pc}
   7d204:	ldr	r2, [r0]
   7d208:	ldr	r3, [r0, #24]
   7d20c:	sub	ip, r1, r3
   7d210:	ldmib	r2, {r3, lr}
   7d214:	add	r3, r3, ip
   7d218:	str	r3, [r2, #4]
   7d21c:	sub	r3, r3, lr
   7d220:	add	r3, r3, #10
   7d224:	str	r3, [r2, #12]
   7d228:	add	r2, r1, r1, lsl #3
   7d22c:	movw	r3, #52429	; 0xcccd
   7d230:	movt	r3, #52428	; 0xcccc
   7d234:	umull	r2, r3, r2, r3
   7d238:	lsr	r2, r3, #3
   7d23c:	str	r1, [r0, #24]
   7d240:	str	r2, [r0, #28]
   7d244:	pop	{fp, lr}
   7d248:	b	7d498 <fputs@plt+0x6c0b0>
   7d24c:	ldr	r0, [r0, #40]	; 0x28
   7d250:	bx	lr
   7d254:	b	7d5f0 <fputs@plt+0x6c208>
   7d258:	cmp	r2, #0
   7d25c:	bne	7d274 <fputs@plt+0x6be8c>
   7d260:	ldr	r2, [r0]
   7d264:	ldr	ip, [r2, #4]
   7d268:	ldr	r3, [r2, #16]
   7d26c:	cmp	r3, ip
   7d270:	bls	7d280 <fputs@plt+0x6be98>
   7d274:	mov	r0, r1
   7d278:	mov	r1, #1
   7d27c:	b	7d544 <fputs@plt+0x6c15c>
   7d280:	add	r3, r2, #20
   7d284:	str	r3, [r1, #28]
   7d288:	ldr	r3, [r2, #44]	; 0x2c
   7d28c:	str	r3, [r1, #24]
   7d290:	str	r1, [r3, #28]
   7d294:	str	r1, [r2, #44]	; 0x2c
   7d298:	ldr	r2, [r0, #36]	; 0x24
   7d29c:	add	r2, r2, #1
   7d2a0:	str	r2, [r0, #36]	; 0x24
   7d2a4:	mov	r0, #0
   7d2a8:	strb	r0, [r1, #12]
   7d2ac:	bx	lr
   7d2b0:	push	{r4, sl, fp, lr}
   7d2b4:	add	fp, sp, #8
   7d2b8:	ldr	ip, [r0, #44]	; 0x2c
   7d2bc:	ldr	lr, [r0, #48]	; 0x30
   7d2c0:	udiv	r4, r2, ip
   7d2c4:	mls	r2, r4, ip, r2
   7d2c8:	add	r2, lr, r2, lsl #2
   7d2cc:	mov	lr, r2
   7d2d0:	ldr	r4, [r2]
   7d2d4:	add	r2, r4, #16
   7d2d8:	cmp	r4, r1
   7d2dc:	bne	7d2cc <fputs@plt+0x6bee4>
   7d2e0:	ldr	r2, [r1, #16]
   7d2e4:	str	r2, [lr]
   7d2e8:	str	r3, [r1, #8]
   7d2ec:	udiv	r2, r3, ip
   7d2f0:	mls	ip, r2, ip, r3
   7d2f4:	ldr	r4, [r0, #48]	; 0x30
   7d2f8:	ldr	r2, [r4, ip, lsl #2]
   7d2fc:	str	r2, [r1, #16]
   7d300:	str	r1, [r4, ip, lsl #2]
   7d304:	ldr	r1, [r0, #32]
   7d308:	cmp	r1, r3
   7d30c:	strcc	r3, [r0, #32]
   7d310:	pop	{r4, sl, fp, pc}
   7d314:	push	{r4, r5, fp, lr}
   7d318:	add	fp, sp, #8
   7d31c:	mov	r4, r0
   7d320:	ldr	r0, [r0, #32]
   7d324:	cmp	r0, r1
   7d328:	popcc	{r4, r5, fp, pc}
   7d32c:	mov	r5, r1
   7d330:	mov	r0, r4
   7d334:	bl	7d9f8 <fputs@plt+0x6c610>
   7d338:	sub	r0, r5, #1
   7d33c:	str	r0, [r4, #32]
   7d340:	pop	{r4, r5, fp, pc}
   7d344:	push	{r4, r5, fp, lr}
   7d348:	add	fp, sp, #8
   7d34c:	mov	r4, r0
   7d350:	ldr	r5, [r0]
   7d354:	mov	r1, #0
   7d358:	bl	7d9f8 <fputs@plt+0x6c610>
   7d35c:	ldr	r0, [r4, #24]
   7d360:	ldmib	r5, {r1, r2}
   7d364:	sub	r0, r1, r0
   7d368:	str	r0, [r5, #4]
   7d36c:	ldr	r1, [r4, #20]
   7d370:	sub	r1, r2, r1
   7d374:	str	r1, [r5, #8]
   7d378:	sub	r0, r0, r1
   7d37c:	add	r0, r0, #10
   7d380:	str	r0, [r5, #12]
   7d384:	mov	r0, r4
   7d388:	bl	7d498 <fputs@plt+0x6c0b0>
   7d38c:	ldr	r0, [r4, #56]	; 0x38
   7d390:	bl	14294 <fputs@plt+0x2eac>
   7d394:	ldr	r0, [r4, #48]	; 0x30
   7d398:	bl	14294 <fputs@plt+0x2eac>
   7d39c:	mov	r0, r4
   7d3a0:	pop	{r4, r5, fp, lr}
   7d3a4:	b	14294 <fputs@plt+0x2eac>
   7d3a8:	push	{r4, r5, fp, lr}
   7d3ac:	add	fp, sp, #8
   7d3b0:	ldr	r1, [r0, #16]
   7d3b4:	cmp	r1, #0
   7d3b8:	popeq	{r4, r5, fp, pc}
   7d3bc:	ldr	r4, [r0]
   7d3c0:	ldr	r5, [r4, #4]
   7d3c4:	mov	r1, #0
   7d3c8:	str	r1, [r4, #4]
   7d3cc:	bl	7d498 <fputs@plt+0x6c0b0>
   7d3d0:	str	r5, [r4, #4]
   7d3d4:	pop	{r4, r5, fp, pc}
   7d3d8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7d3dc:	add	fp, sp, #24
   7d3e0:	mov	r8, r0
   7d3e4:	ldr	r0, [r0, #44]	; 0x2c
   7d3e8:	lsl	r1, r0, #1
   7d3ec:	mov	r6, #256	; 0x100
   7d3f0:	cmp	r1, #256	; 0x100
   7d3f4:	lslhi	r6, r0, #1
   7d3f8:	cmp	r0, #0
   7d3fc:	blne	277c4 <fputs@plt+0x163dc>
   7d400:	lsl	r0, r6, #2
   7d404:	mov	r1, #0
   7d408:	bl	16884 <fputs@plt+0x549c>
   7d40c:	mov	r5, r0
   7d410:	ldr	r0, [r8, #44]	; 0x2c
   7d414:	cmp	r0, #0
   7d418:	blne	277e8 <fputs@plt+0x16400>
   7d41c:	cmp	r5, #0
   7d420:	beq	7d494 <fputs@plt+0x6c0ac>
   7d424:	ldr	r0, [r8, #44]	; 0x2c
   7d428:	cmp	r0, #0
   7d42c:	beq	7d484 <fputs@plt+0x6c09c>
   7d430:	ldr	r0, [r8, #44]	; 0x2c
   7d434:	mov	r1, #0
   7d438:	b	7d448 <fputs@plt+0x6c060>
   7d43c:	add	r1, r1, #1
   7d440:	cmp	r1, r0
   7d444:	bcs	7d484 <fputs@plt+0x6c09c>
   7d448:	ldr	r2, [r8, #48]	; 0x30
   7d44c:	ldr	r2, [r2, r1, lsl #2]
   7d450:	cmp	r2, #0
   7d454:	beq	7d43c <fputs@plt+0x6c054>
   7d458:	ldr	r3, [r2, #8]
   7d45c:	ldr	r4, [r2, #16]
   7d460:	udiv	r7, r3, r6
   7d464:	mls	r3, r7, r6, r3
   7d468:	ldr	r7, [r5, r3, lsl #2]
   7d46c:	str	r7, [r2, #16]
   7d470:	str	r2, [r5, r3, lsl #2]
   7d474:	cmp	r4, #0
   7d478:	mov	r2, r4
   7d47c:	bne	7d458 <fputs@plt+0x6c070>
   7d480:	b	7d43c <fputs@plt+0x6c054>
   7d484:	ldr	r0, [r8, #48]	; 0x30
   7d488:	bl	14294 <fputs@plt+0x2eac>
   7d48c:	str	r6, [r8, #44]	; 0x2c
   7d490:	str	r5, [r8, #48]	; 0x30
   7d494:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7d498:	push	{r4, r5, fp, lr}
   7d49c:	add	fp, sp, #8
   7d4a0:	mov	r4, r0
   7d4a4:	ldr	r5, [r0]
   7d4a8:	ldr	r0, [r5, #4]
   7d4ac:	ldr	r1, [r5, #16]
   7d4b0:	cmp	r1, r0
   7d4b4:	bls	7d4d8 <fputs@plt+0x6c0f0>
   7d4b8:	ldr	r0, [r5, #48]	; 0x30
   7d4bc:	ldrb	r1, [r0, #14]
   7d4c0:	cmp	r1, #0
   7d4c4:	bne	7d4d8 <fputs@plt+0x6c0f0>
   7d4c8:	bl	7d508 <fputs@plt+0x6c120>
   7d4cc:	mov	r1, #1
   7d4d0:	bl	7d544 <fputs@plt+0x6c15c>
   7d4d4:	b	7d4a8 <fputs@plt+0x6c0c0>
   7d4d8:	ldr	r0, [r4, #40]	; 0x28
   7d4dc:	cmp	r0, #0
   7d4e0:	beq	7d4e8 <fputs@plt+0x6c100>
   7d4e4:	pop	{r4, r5, fp, pc}
   7d4e8:	ldr	r0, [r4, #56]	; 0x38
   7d4ec:	cmp	r0, #0
   7d4f0:	popeq	{r4, r5, fp, pc}
   7d4f4:	bl	14294 <fputs@plt+0x2eac>
   7d4f8:	mov	r0, #0
   7d4fc:	str	r0, [r4, #52]	; 0x34
   7d500:	str	r0, [r4, #56]	; 0x38
   7d504:	pop	{r4, r5, fp, pc}
   7d508:	add	r3, r0, #20
   7d50c:	ldm	r3, {r1, r2, r3}
   7d510:	str	r2, [r3, #24]
   7d514:	ldr	r2, [r0, #24]
   7d518:	ldr	r3, [r0, #28]
   7d51c:	str	r3, [r2, #28]
   7d520:	mov	r2, #0
   7d524:	str	r2, [r0, #24]
   7d528:	str	r2, [r0, #28]
   7d52c:	mov	r2, #1
   7d530:	strb	r2, [r0, #12]
   7d534:	ldr	r2, [r1, #36]	; 0x24
   7d538:	sub	r2, r2, #1
   7d53c:	str	r2, [r1, #36]	; 0x24
   7d540:	bx	lr
   7d544:	push	{r4, sl, fp, lr}
   7d548:	add	fp, sp, #8
   7d54c:	ldr	r2, [r0, #8]
   7d550:	ldr	ip, [r0, #20]
   7d554:	ldr	r3, [ip, #44]	; 0x2c
   7d558:	ldr	lr, [ip, #48]	; 0x30
   7d55c:	udiv	r4, r2, r3
   7d560:	mls	r2, r4, r3, r2
   7d564:	add	r3, lr, r2, lsl #2
   7d568:	mov	r2, r3
   7d56c:	ldr	r4, [r3]
   7d570:	add	r3, r4, #16
   7d574:	cmp	r4, r0
   7d578:	bne	7d568 <fputs@plt+0x6c180>
   7d57c:	ldr	r3, [r3]
   7d580:	str	r3, [r2]
   7d584:	ldr	r2, [ip, #40]	; 0x28
   7d588:	sub	r2, r2, #1
   7d58c:	str	r2, [ip, #40]	; 0x28
   7d590:	cmp	r1, #0
   7d594:	popeq	{r4, sl, fp, pc}
   7d598:	pop	{r4, sl, fp, lr}
   7d59c:	b	7d5a0 <fputs@plt+0x6c1b8>
   7d5a0:	push	{r4, sl, fp, lr}
   7d5a4:	add	fp, sp, #8
   7d5a8:	ldr	r4, [r0, #20]
   7d5ac:	ldrb	r1, [r0, #13]
   7d5b0:	cmp	r1, #0
   7d5b4:	beq	7d5c8 <fputs@plt+0x6c1e0>
   7d5b8:	ldr	r1, [r4, #52]	; 0x34
   7d5bc:	str	r1, [r0, #16]
   7d5c0:	str	r0, [r4, #52]	; 0x34
   7d5c4:	b	7d5d0 <fputs@plt+0x6c1e8>
   7d5c8:	ldr	r0, [r0]
   7d5cc:	bl	27d7c <fputs@plt+0x16994>
   7d5d0:	ldr	r0, [r4, #16]
   7d5d4:	cmp	r0, #0
   7d5d8:	popeq	{r4, sl, fp, pc}
   7d5dc:	ldr	r0, [r4]
   7d5e0:	ldr	r1, [r0, #16]
   7d5e4:	sub	r1, r1, #1
   7d5e8:	str	r1, [r0, #16]
   7d5ec:	pop	{r4, sl, fp, pc}
   7d5f0:	push	{fp, lr}
   7d5f4:	mov	fp, sp
   7d5f8:	mov	ip, r0
   7d5fc:	ldr	r0, [r0, #44]	; 0x2c
   7d600:	ldr	lr, [ip, #48]	; 0x30
   7d604:	udiv	r3, r1, r0
   7d608:	mls	r0, r3, r0, r1
   7d60c:	ldr	r0, [lr, r0, lsl #2]
   7d610:	cmp	r0, #0
   7d614:	beq	7d630 <fputs@plt+0x6c248>
   7d618:	ldr	r3, [r0, #8]
   7d61c:	cmp	r3, r1
   7d620:	beq	7d644 <fputs@plt+0x6c25c>
   7d624:	ldr	r0, [r0, #16]
   7d628:	cmp	r0, #0
   7d62c:	bne	7d618 <fputs@plt+0x6c230>
   7d630:	cmp	r2, #0
   7d634:	beq	7d654 <fputs@plt+0x6c26c>
   7d638:	mov	r0, ip
   7d63c:	pop	{fp, lr}
   7d640:	b	7d65c <fputs@plt+0x6c274>
   7d644:	ldrb	r1, [r0, #12]
   7d648:	cmp	r1, #0
   7d64c:	bleq	7d508 <fputs@plt+0x6c120>
   7d650:	pop	{fp, pc}
   7d654:	mov	r0, #0
   7d658:	pop	{fp, pc}
   7d65c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7d660:	add	fp, sp, #28
   7d664:	sub	sp, sp, #4
   7d668:	mov	sl, r2
   7d66c:	mov	r7, r1
   7d670:	mov	r5, r0
   7d674:	ldr	r9, [r0]
   7d678:	ldr	r4, [r0, #40]	; 0x28
   7d67c:	cmp	r2, #1
   7d680:	bne	7d6c8 <fputs@plt+0x6c2e0>
   7d684:	str	r7, [sp]
   7d688:	ldr	r7, [r5, #36]	; 0x24
   7d68c:	sub	r8, r4, r7
   7d690:	ldr	r0, [r9, #12]
   7d694:	mov	r6, #0
   7d698:	cmp	r8, r0
   7d69c:	bcs	7d7e8 <fputs@plt+0x6c400>
   7d6a0:	ldr	r0, [r5, #28]
   7d6a4:	cmp	r8, r0
   7d6a8:	bcs	7d7e8 <fputs@plt+0x6c400>
   7d6ac:	mov	r0, r5
   7d6b0:	bl	7d7f4 <fputs@plt+0x6c40c>
   7d6b4:	cmp	r7, r8
   7d6b8:	ldr	r7, [sp]
   7d6bc:	bcs	7d6c8 <fputs@plt+0x6c2e0>
   7d6c0:	cmp	r0, #0
   7d6c4:	bne	7d7e8 <fputs@plt+0x6c400>
   7d6c8:	ldr	r0, [r5, #44]	; 0x2c
   7d6cc:	cmp	r4, r0
   7d6d0:	movcs	r0, r5
   7d6d4:	blcs	7d3d8 <fputs@plt+0x6bff0>
   7d6d8:	ldr	r0, [r5, #16]
   7d6dc:	cmp	r0, #0
   7d6e0:	beq	7d764 <fputs@plt+0x6c37c>
   7d6e4:	ldr	r6, [r9, #48]	; 0x30
   7d6e8:	ldrb	r0, [r6, #14]
   7d6ec:	cmp	r0, #0
   7d6f0:	bne	7d764 <fputs@plt+0x6c37c>
   7d6f4:	ldr	r0, [r5, #24]
   7d6f8:	ldr	r1, [r5, #40]	; 0x28
   7d6fc:	add	r1, r1, #1
   7d700:	cmp	r1, r0
   7d704:	bcs	7d718 <fputs@plt+0x6c330>
   7d708:	mov	r0, r5
   7d70c:	bl	7d7f4 <fputs@plt+0x6c40c>
   7d710:	cmp	r0, #0
   7d714:	beq	7d764 <fputs@plt+0x6c37c>
   7d718:	mov	r0, r6
   7d71c:	mov	r1, #0
   7d720:	bl	7d544 <fputs@plt+0x6c15c>
   7d724:	mov	r0, r6
   7d728:	bl	7d508 <fputs@plt+0x6c120>
   7d72c:	ldr	r1, [r5, #12]
   7d730:	ldr	r0, [r6, #20]
   7d734:	ldr	r2, [r0, #12]
   7d738:	cmp	r2, r1
   7d73c:	bne	7d75c <fputs@plt+0x6c374>
   7d740:	ldr	r0, [r0, #16]
   7d744:	ldr	r1, [r5, #16]
   7d748:	sub	r0, r1, r0
   7d74c:	ldr	r1, [r9, #16]
   7d750:	add	r0, r0, r1
   7d754:	str	r0, [r9, #16]
   7d758:	b	7d784 <fputs@plt+0x6c39c>
   7d75c:	mov	r0, r6
   7d760:	bl	7d5a0 <fputs@plt+0x6c1b8>
   7d764:	sub	r0, sl, #1
   7d768:	clz	r0, r0
   7d76c:	lsr	r1, r0, #5
   7d770:	mov	r0, r5
   7d774:	bl	7d828 <fputs@plt+0x6c440>
   7d778:	mov	r6, r0
   7d77c:	cmp	r0, #0
   7d780:	beq	7d7e4 <fputs@plt+0x6c3fc>
   7d784:	ldr	r0, [r5, #40]	; 0x28
   7d788:	ldr	r1, [r5, #44]	; 0x2c
   7d78c:	add	r0, r0, #1
   7d790:	str	r0, [r5, #40]	; 0x28
   7d794:	str	r7, [r6, #8]
   7d798:	udiv	r0, r7, r1
   7d79c:	mls	r0, r0, r1, r7
   7d7a0:	ldr	r1, [r5, #48]	; 0x30
   7d7a4:	ldr	r1, [r1, r0, lsl #2]
   7d7a8:	mov	r2, #0
   7d7ac:	mov	r3, #1
   7d7b0:	strb	r3, [r6, #12]
   7d7b4:	str	r1, [r6, #16]
   7d7b8:	str	r5, [r6, #20]
   7d7bc:	str	r2, [r6, #24]
   7d7c0:	str	r2, [r6, #28]
   7d7c4:	ldr	r1, [r6, #4]
   7d7c8:	str	r2, [r1]
   7d7cc:	ldr	r1, [r5, #48]	; 0x30
   7d7d0:	str	r6, [r1, r0, lsl #2]
   7d7d4:	ldr	r0, [r5, #32]
   7d7d8:	cmp	r0, r7
   7d7dc:	strcc	r7, [r5, #32]
   7d7e0:	b	7d7e8 <fputs@plt+0x6c400>
   7d7e4:	mov	r6, #0
   7d7e8:	mov	r0, r6
   7d7ec:	sub	sp, fp, #28
   7d7f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d7f4:	movw	r1, #59784	; 0xe988
   7d7f8:	movt	r1, #9
   7d7fc:	ldr	r2, [r1, #68]	; 0x44
   7d800:	cmp	r2, #0
   7d804:	beq	7d824 <fputs@plt+0x6c43c>
   7d808:	ldr	r2, [r1, #64]	; 0x40
   7d80c:	ldr	r3, [r0, #4]
   7d810:	ldr	r0, [r0, #8]
   7d814:	add	r0, r0, r3
   7d818:	cmp	r0, r2
   7d81c:	ldrle	r0, [r1, #96]	; 0x60
   7d820:	bxle	lr
   7d824:	b	435e4 <fputs@plt+0x321fc>
   7d828:	push	{r4, r5, r6, r7, fp, lr}
   7d82c:	add	fp, sp, #16
   7d830:	mov	r4, r0
   7d834:	ldr	r0, [r0, #52]	; 0x34
   7d838:	cmp	r0, #0
   7d83c:	beq	7d858 <fputs@plt+0x6c470>
   7d840:	ldr	r0, [r4, #52]	; 0x34
   7d844:	ldr	r1, [r0, #16]
   7d848:	str	r1, [r4, #52]	; 0x34
   7d84c:	mov	r1, #0
   7d850:	str	r1, [r0, #16]
   7d854:	b	7d8a8 <fputs@plt+0x6c4c0>
   7d858:	mov	r5, r1
   7d85c:	ldr	r0, [r4, #40]	; 0x28
   7d860:	cmp	r0, #0
   7d864:	beq	7d8c8 <fputs@plt+0x6c4e0>
   7d868:	cmp	r5, #0
   7d86c:	blne	277c4 <fputs@plt+0x163dc>
   7d870:	ldr	r0, [r4, #12]
   7d874:	bl	2870c <fputs@plt+0x17324>
   7d878:	mov	r6, r0
   7d87c:	ldr	r7, [r4, #4]
   7d880:	cmp	r5, #0
   7d884:	blne	277e8 <fputs@plt+0x16400>
   7d888:	cmp	r6, #0
   7d88c:	beq	7d8dc <fputs@plt+0x6c4f4>
   7d890:	add	r0, r6, r7
   7d894:	mov	r1, #0
   7d898:	strh	r1, [r0, #13]
   7d89c:	add	r1, r0, #32
   7d8a0:	str	r6, [r0]
   7d8a4:	str	r1, [r0, #4]
   7d8a8:	ldr	r1, [r4, #16]
   7d8ac:	cmp	r1, #0
   7d8b0:	beq	7d8c4 <fputs@plt+0x6c4dc>
   7d8b4:	ldr	r1, [r4]
   7d8b8:	ldr	r2, [r1, #16]
   7d8bc:	add	r2, r2, #1
   7d8c0:	str	r2, [r1, #16]
   7d8c4:	pop	{r4, r5, r6, r7, fp, pc}
   7d8c8:	mov	r0, r4
   7d8cc:	bl	7d8e4 <fputs@plt+0x6c4fc>
   7d8d0:	cmp	r0, #0
   7d8d4:	bne	7d840 <fputs@plt+0x6c458>
   7d8d8:	b	7d868 <fputs@plt+0x6c480>
   7d8dc:	mov	r0, #0
   7d8e0:	pop	{r4, r5, r6, r7, fp, pc}
   7d8e4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7d8e8:	add	fp, sp, #24
   7d8ec:	mov	r4, r0
   7d8f0:	movw	r5, #59784	; 0xe988
   7d8f4:	movt	r5, #9
   7d8f8:	ldr	r1, [r5, #60]	; 0x3c
   7d8fc:	mov	r0, #0
   7d900:	cmp	r1, #0
   7d904:	beq	7d9f4 <fputs@plt+0x6c60c>
   7d908:	ldr	r1, [r4, #24]
   7d90c:	cmp	r1, #3
   7d910:	bcc	7d9f4 <fputs@plt+0x6c60c>
   7d914:	bl	277c4 <fputs@plt+0x163dc>
   7d918:	ldr	r1, [r5, #60]	; 0x3c
   7d91c:	cmp	r1, #1
   7d920:	blt	7d938 <fputs@plt+0x6c550>
   7d924:	asr	ip, r1, #31
   7d928:	ldr	r0, [r4, #12]
   7d92c:	mov	r3, r1
   7d930:	mov	r1, r0
   7d934:	b	7d944 <fputs@plt+0x6c55c>
   7d938:	mvn	ip, #0
   7d93c:	movw	r3, #64512	; 0xfc00
   7d940:	movt	r3, #65535	; 0xffff
   7d944:	ldr	r5, [r4, #12]
   7d948:	ldr	r2, [r4, #24]
   7d94c:	umull	lr, r0, r2, r5
   7d950:	asr	r6, r5, #31
   7d954:	mla	r8, r2, r6, r0
   7d958:	umull	r0, r7, r3, r1
   7d95c:	asr	r6, r1, #31
   7d960:	mla	r3, r3, r6, r7
   7d964:	mla	r1, ip, r1, r3
   7d968:	mov	r3, #0
   7d96c:	subs	r7, lr, r0
   7d970:	sbcs	r7, r8, r1
   7d974:	movwlt	r3, #1
   7d978:	cmp	r3, #0
   7d97c:	mulne	r0, r2, r5
   7d980:	movwne	r1, #0
   7d984:	bl	141fc <fputs@plt+0x2e14>
   7d988:	mov	r5, r0
   7d98c:	str	r0, [r4, #56]	; 0x38
   7d990:	bl	277e8 <fputs@plt+0x16400>
   7d994:	cmp	r5, #0
   7d998:	beq	7d9e8 <fputs@plt+0x6c600>
   7d99c:	mov	r0, r5
   7d9a0:	bl	14304 <fputs@plt+0x2f1c>
   7d9a4:	ldr	r1, [r4, #12]
   7d9a8:	sdiv	r0, r0, r1
   7d9ac:	cmp	r0, #1
   7d9b0:	blt	7d9e8 <fputs@plt+0x6c600>
   7d9b4:	ldr	r2, [r4, #4]
   7d9b8:	mov	r3, #1
   7d9bc:	str	r5, [r5, r2]
   7d9c0:	add	r7, r5, r2
   7d9c4:	strh	r3, [r7, #13]
   7d9c8:	add	r6, r7, #32
   7d9cc:	str	r6, [r7, #4]
   7d9d0:	ldr	r6, [r4, #52]	; 0x34
   7d9d4:	str	r6, [r7, #16]
   7d9d8:	str	r7, [r4, #52]	; 0x34
   7d9dc:	add	r5, r5, r1
   7d9e0:	subs	r0, r0, #1
   7d9e4:	bne	7d9bc <fputs@plt+0x6c5d4>
   7d9e8:	ldr	r0, [r4, #52]	; 0x34
   7d9ec:	cmp	r0, #0
   7d9f0:	movwne	r0, #1
   7d9f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7d9f8:	push	{r4, r5, r6, r7, fp, lr}
   7d9fc:	add	fp, sp, #16
   7da00:	mov	r5, r0
   7da04:	ldr	r0, [r0, #44]	; 0x2c
   7da08:	cmp	r0, #0
   7da0c:	beq	7da90 <fputs@plt+0x6c6a8>
   7da10:	mov	r4, r1
   7da14:	mov	r6, #0
   7da18:	b	7da2c <fputs@plt+0x6c644>
   7da1c:	ldr	r0, [r5, #44]	; 0x2c
   7da20:	add	r6, r6, #1
   7da24:	cmp	r6, r0
   7da28:	bcs	7da90 <fputs@plt+0x6c6a8>
   7da2c:	ldr	r7, [r5, #48]	; 0x30
   7da30:	ldr	r0, [r7, r6, lsl #2]!
   7da34:	cmp	r0, #0
   7da38:	bne	7da50 <fputs@plt+0x6c668>
   7da3c:	b	7da1c <fputs@plt+0x6c634>
   7da40:	add	r7, r0, #16
   7da44:	ldr	r0, [r7]
   7da48:	cmp	r0, #0
   7da4c:	beq	7da1c <fputs@plt+0x6c634>
   7da50:	ldr	r1, [r0, #8]
   7da54:	cmp	r1, r4
   7da58:	bcc	7da40 <fputs@plt+0x6c658>
   7da5c:	ldr	r1, [r5, #40]	; 0x28
   7da60:	sub	r1, r1, #1
   7da64:	str	r1, [r5, #40]	; 0x28
   7da68:	ldr	r1, [r0, #16]
   7da6c:	str	r1, [r7]
   7da70:	ldrb	r1, [r0, #12]
   7da74:	cmp	r1, #0
   7da78:	bleq	7d508 <fputs@plt+0x6c120>
   7da7c:	bl	7d5a0 <fputs@plt+0x6c1b8>
   7da80:	ldr	r0, [r7]
   7da84:	cmp	r0, #0
   7da88:	bne	7da50 <fputs@plt+0x6c668>
   7da8c:	b	7da1c <fputs@plt+0x6c634>
   7da90:	pop	{r4, r5, r6, r7, fp, pc}
   7da94:	ldr	r0, [r0, #44]	; 0x2c
   7da98:	movw	r1, #41272	; 0xa138
   7da9c:	movt	r1, #9
   7daa0:	ldr	r1, [r1, #156]	; 0x9c
   7daa4:	bx	r1
   7daa8:	push	{r4, r5, r6, sl, fp, lr}
   7daac:	add	fp, sp, #16
   7dab0:	mov	r4, r0
   7dab4:	bl	13ae4 <fputs@plt+0x26fc>
   7dab8:	ldr	r0, [r4, #20]
   7dabc:	cmp	r0, #1
   7dac0:	blt	7db20 <fputs@plt+0x6c738>
   7dac4:	mov	r5, #0
   7dac8:	b	7dadc <fputs@plt+0x6c6f4>
   7dacc:	ldr	r0, [r4, #20]
   7dad0:	add	r5, r5, #1
   7dad4:	cmp	r5, r0
   7dad8:	bge	7db20 <fputs@plt+0x6c738>
   7dadc:	ldr	r0, [r4, #16]
   7dae0:	add	r0, r0, r5, lsl #4
   7dae4:	ldr	r0, [r0, #12]
   7dae8:	cmp	r0, #0
   7daec:	beq	7dacc <fputs@plt+0x6c6e4>
   7daf0:	ldr	r6, [r0, #16]
   7daf4:	cmp	r6, #0
   7daf8:	beq	7dacc <fputs@plt+0x6c6e4>
   7dafc:	ldr	r1, [r6, #8]
   7db00:	ldrb	r0, [r1, #42]	; 0x2a
   7db04:	tst	r0, #16
   7db08:	movne	r0, r4
   7db0c:	blne	7dbcc <fputs@plt+0x6c7e4>
   7db10:	ldr	r6, [r6]
   7db14:	cmp	r6, #0
   7db18:	bne	7dafc <fputs@plt+0x6c714>
   7db1c:	b	7dacc <fputs@plt+0x6c6e4>
   7db20:	ldr	r5, [r4, #328]	; 0x148
   7db24:	cmp	r5, #0
   7db28:	beq	7db4c <fputs@plt+0x6c764>
   7db2c:	ldr	r0, [r5, #8]
   7db30:	ldr	r1, [r0, #16]
   7db34:	cmp	r1, #0
   7db38:	movne	r0, r4
   7db3c:	blne	7dbcc <fputs@plt+0x6c7e4>
   7db40:	ldr	r5, [r5]
   7db44:	cmp	r5, #0
   7db48:	bne	7db2c <fputs@plt+0x6c744>
   7db4c:	mov	r0, r4
   7db50:	pop	{r4, r5, r6, sl, fp, lr}
   7db54:	b	471bc <fputs@plt+0x35dd4>
   7db58:	push	{r4, r5, r6, r7, fp, lr}
   7db5c:	add	fp, sp, #16
   7db60:	mov	r5, r0
   7db64:	ldr	r0, [r0, #4]
   7db68:	mov	r4, #1
   7db6c:	cmp	r0, #0
   7db70:	bne	7dbb8 <fputs@plt+0x6c7d0>
   7db74:	ldr	r0, [r5, #20]
   7db78:	cmp	r0, #1
   7db7c:	blt	7dbc0 <fputs@plt+0x6c7d8>
   7db80:	ldr	r0, [r5, #16]
   7db84:	add	r6, r0, #4
   7db88:	mov	r7, #0
   7db8c:	b	7dba0 <fputs@plt+0x6c7b8>
   7db90:	add	r7, r7, #1
   7db94:	ldr	r0, [r5, #20]
   7db98:	cmp	r7, r0
   7db9c:	bge	7dbc0 <fputs@plt+0x6c7d8>
   7dba0:	ldr	r0, [r6, r7, lsl #4]
   7dba4:	cmp	r0, #0
   7dba8:	beq	7db90 <fputs@plt+0x6c7a8>
   7dbac:	bl	77f64 <fputs@plt+0x66b7c>
   7dbb0:	cmp	r0, #0
   7dbb4:	beq	7db90 <fputs@plt+0x6c7a8>
   7dbb8:	mov	r0, r4
   7dbbc:	pop	{r4, r5, r6, r7, fp, pc}
   7dbc0:	mov	r4, #0
   7dbc4:	mov	r0, r4
   7dbc8:	pop	{r4, r5, r6, r7, fp, pc}
   7dbcc:	add	r3, r1, #56	; 0x38
   7dbd0:	ldr	r1, [r3]
   7dbd4:	cmp	r1, #0
   7dbd8:	bxeq	lr
   7dbdc:	mov	ip, r3
   7dbe0:	mov	r3, r1
   7dbe4:	ldr	r2, [r3], #24
   7dbe8:	cmp	r2, r0
   7dbec:	bne	7dbd0 <fputs@plt+0x6c7e8>
   7dbf0:	ldr	r0, [r1, #24]
   7dbf4:	str	r0, [ip]
   7dbf8:	mov	r0, r1
   7dbfc:	b	2f91c <fputs@plt+0x1e534>
   7dc00:	push	{r4, r5, fp, lr}
   7dc04:	add	fp, sp, #8
   7dc08:	ldr	r4, [r1, #24]
   7dc0c:	cmp	r4, #0
   7dc10:	popeq	{r4, r5, fp, pc}
   7dc14:	mov	r5, r0
   7dc18:	ldr	r0, [r4]
   7dc1c:	subs	r0, r0, #1
   7dc20:	str	r0, [r4]
   7dc24:	beq	7dc2c <fputs@plt+0x6c844>
   7dc28:	pop	{r4, r5, fp, pc}
   7dc2c:	ldr	r1, [r4, #4]
   7dc30:	ldr	r0, [r4, #8]
   7dc34:	blx	r1
   7dc38:	mov	r0, r5
   7dc3c:	mov	r1, r4
   7dc40:	pop	{r4, r5, fp, lr}
   7dc44:	b	13ddc <fputs@plt+0x29f4>
   7dc48:	cmn	r1, #2
   7dc4c:	bne	7dc64 <fputs@plt+0x6c87c>
   7dc50:	ldr	r3, [r0, #12]
   7dc54:	cmp	r3, #0
   7dc58:	movwne	r3, #6
   7dc5c:	mov	r0, r3
   7dc60:	bx	lr
   7dc64:	ldrsb	ip, [r0]
   7dc68:	cmp	ip, #0
   7dc6c:	bmi	7dc84 <fputs@plt+0x6c89c>
   7dc70:	mov	r3, #0
   7dc74:	cmp	ip, r1
   7dc78:	beq	7dc84 <fputs@plt+0x6c89c>
   7dc7c:	mov	r0, r3
   7dc80:	bx	lr
   7dc84:	mov	r3, #1
   7dc88:	cmp	ip, r1
   7dc8c:	movweq	r3, #4
   7dc90:	ldrh	r0, [r0, #2]
   7dc94:	and	r1, r0, #3
   7dc98:	cmp	r1, r2
   7dc9c:	andne	r0, r0, r2
   7dca0:	ubfxne	r0, r0, #1, #1
   7dca4:	addne	r0, r0, r3
   7dca8:	bxne	lr
   7dcac:	orr	r3, r3, #2
   7dcb0:	mov	r0, r3
   7dcb4:	bx	lr
   7dcb8:	push	{r4, r5, r6, r7, fp, lr}
   7dcbc:	add	fp, sp, #16
   7dcc0:	cmp	r0, #0
   7dcc4:	beq	7dd04 <fputs@plt+0x6c91c>
   7dcc8:	mov	r4, r3
   7dccc:	mov	r5, r2
   7dcd0:	mov	r6, r1
   7dcd4:	ldr	r7, [r0, #4]
   7dcd8:	bl	17004 <fputs@plt+0x5c1c>
   7dcdc:	ldrb	r1, [r7, #20]
   7dce0:	mov	r0, #6
   7dce4:	cmp	r1, #0
   7dce8:	popne	{r4, r5, r6, r7, fp, pc}
   7dcec:	ldr	r0, [r7]
   7dcf0:	mov	r1, r6
   7dcf4:	mov	r2, r5
   7dcf8:	mov	r3, r4
   7dcfc:	pop	{r4, r5, r6, r7, fp, lr}
   7dd00:	b	7dd0c <fputs@plt+0x6c924>
   7dd04:	mov	r0, #0
   7dd08:	pop	{r4, r5, r6, r7, fp, pc}
   7dd0c:	push	{r4, r5, r6, r7, fp, lr}
   7dd10:	add	fp, sp, #16
   7dd14:	sub	sp, sp, #24
   7dd18:	mov	ip, r0
   7dd1c:	ldr	r0, [r0, #216]	; 0xd8
   7dd20:	cmp	r0, #0
   7dd24:	beq	7dd38 <fputs@plt+0x6c950>
   7dd28:	cmp	r1, #0
   7dd2c:	beq	7dd44 <fputs@plt+0x6c95c>
   7dd30:	ldr	lr, [ip, #184]	; 0xb8
   7dd34:	b	7dd48 <fputs@plt+0x6c960>
   7dd38:	mov	r0, #0
   7dd3c:	sub	sp, fp, #16
   7dd40:	pop	{r4, r5, r6, r7, fp, pc}
   7dd44:	mov	lr, #0
   7dd48:	ldr	r7, [ip, #188]	; 0xbc
   7dd4c:	ldrb	r5, [ip, #10]
   7dd50:	ldr	r6, [ip, #160]	; 0xa0
   7dd54:	ldr	r4, [ip, #208]	; 0xd0
   7dd58:	stm	sp, {r5, r6}
   7dd5c:	str	r4, [sp, #8]
   7dd60:	str	r2, [sp, #12]
   7dd64:	str	r3, [sp, #16]
   7dd68:	mov	r2, lr
   7dd6c:	mov	r3, r7
   7dd70:	bl	28bcc <fputs@plt+0x177e4>
   7dd74:	sub	sp, fp, #16
   7dd78:	pop	{r4, r5, r6, r7, fp, pc}
   7dd7c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7dd80:	add	fp, sp, #24
   7dd84:	mov	r4, r3
   7dd88:	mov	r7, r2
   7dd8c:	mov	r5, r1
   7dd90:	mov	r9, r0
   7dd94:	cmp	r1, r3
   7dd98:	mov	r6, r3
   7dd9c:	movlt	r6, r1
   7dda0:	ldr	r8, [fp, #8]
   7dda4:	mov	r0, r2
   7dda8:	mov	r1, r8
   7ddac:	mov	r2, r6
   7ddb0:	bl	1110c <memcmp@plt>
   7ddb4:	cmp	r0, #0
   7ddb8:	beq	7ddc0 <fputs@plt+0x6c9d8>
   7ddbc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7ddc0:	cmp	r9, #0
   7ddc4:	beq	7ddfc <fputs@plt+0x6ca14>
   7ddc8:	add	r0, r7, r6
   7ddcc:	sub	r1, r5, r6
   7ddd0:	bl	7df28 <fputs@plt+0x6cb40>
   7ddd4:	cmp	r0, #0
   7ddd8:	beq	7ddfc <fputs@plt+0x6ca14>
   7dddc:	add	r0, r8, r6
   7dde0:	sub	r1, r4, r6
   7dde4:	bl	7df28 <fputs@plt+0x6cb40>
   7dde8:	mov	r1, r0
   7ddec:	mov	r0, #0
   7ddf0:	cmp	r1, #0
   7ddf4:	subeq	r0, r5, r4
   7ddf8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7ddfc:	sub	r0, r5, r4
   7de00:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7de04:	push	{r4, r5, fp, lr}
   7de08:	add	fp, sp, #8
   7de0c:	mov	r4, r3
   7de10:	mov	r0, r2
   7de14:	mov	r5, r1
   7de18:	cmp	r1, r3
   7de1c:	mov	r2, r3
   7de20:	movlt	r2, r1
   7de24:	ldr	r1, [fp, #8]
   7de28:	bl	135f0 <fputs@plt+0x2208>
   7de2c:	cmp	r0, #0
   7de30:	subeq	r0, r5, r4
   7de34:	pop	{r4, r5, fp, pc}
   7de38:	push	{r4, sl, fp, lr}
   7de3c:	add	fp, sp, #8
   7de40:	mov	r4, r0
   7de44:	movw	r1, #37118	; 0x90fe
   7de48:	movt	r1, #8
   7de4c:	mov	r2, #2
   7de50:	bl	1e4cc <fputs@plt+0xd0e4>
   7de54:	cmp	r0, #7
   7de58:	popne	{r4, sl, fp, pc}
   7de5c:	mov	r0, r4
   7de60:	pop	{r4, sl, fp, lr}
   7de64:	b	19164 <fputs@plt+0x7d7c>
   7de68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7de6c:	add	fp, sp, #28
   7de70:	sub	sp, sp, #4
   7de74:	mov	r4, r0
   7de78:	movw	r7, #60180	; 0xeb14
   7de7c:	movt	r7, #9
   7de80:	ldr	r0, [r7]
   7de84:	cmp	r0, #0
   7de88:	beq	7df20 <fputs@plt+0x6cb38>
   7de8c:	mov	r9, #1
   7de90:	mov	r5, #0
   7de94:	movw	r6, #60184	; 0xeb18
   7de98:	movt	r6, #9
   7de9c:	movw	sl, #18992	; 0x4a30
   7dea0:	movt	sl, #8
   7dea4:	mov	r8, #0
   7dea8:	b	7dec8 <fputs@plt+0x6cae0>
   7deac:	mov	r9, #0
   7deb0:	str	r9, [sp]
   7deb4:	ldr	r0, [sp]
   7deb8:	bl	14294 <fputs@plt+0x2eac>
   7debc:	add	r8, r8, #1
   7dec0:	cmp	r9, #0
   7dec4:	beq	7df20 <fputs@plt+0x6cb38>
   7dec8:	ldr	r0, [r7]
   7decc:	cmp	r8, r0
   7ded0:	bcs	7deac <fputs@plt+0x6cac4>
   7ded4:	ldr	r0, [r6]
   7ded8:	ldr	r3, [r0, r8, lsl #2]
   7dedc:	str	r5, [sp]
   7dee0:	cmp	r3, #0
   7dee4:	beq	7deb4 <fputs@plt+0x6cacc>
   7dee8:	mov	r0, r4
   7deec:	mov	r1, sp
   7def0:	mov	r2, sl
   7def4:	blx	r3
   7def8:	cmp	r0, #0
   7defc:	beq	7deb4 <fputs@plt+0x6cacc>
   7df00:	mov	r1, r0
   7df04:	ldr	r3, [sp]
   7df08:	mov	r0, r4
   7df0c:	movw	r2, #37124	; 0x9104
   7df10:	movt	r2, #8
   7df14:	bl	167e8 <fputs@plt+0x5400>
   7df18:	mov	r9, #0
   7df1c:	b	7deb4 <fputs@plt+0x6cacc>
   7df20:	sub	sp, fp, #28
   7df24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7df28:	sub	r0, r0, #1
   7df2c:	mov	r2, r1
   7df30:	cmp	r1, #1
   7df34:	blt	7df48 <fputs@plt+0x6cb60>
   7df38:	ldrb	r3, [r0, r2]
   7df3c:	sub	r1, r2, #1
   7df40:	cmp	r3, #32
   7df44:	beq	7df2c <fputs@plt+0x6cb44>
   7df48:	clz	r0, r2
   7df4c:	lsr	r0, r0, #5
   7df50:	bx	lr
   7df54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7df58:	add	fp, sp, #28
   7df5c:	sub	sp, sp, #68	; 0x44
   7df60:	mov	r8, r2
   7df64:	mov	sl, r1
   7df68:	mov	r9, r0
   7df6c:	mov	r0, #0
   7df70:	str	r0, [fp, #-32]	; 0xffffffe0
   7df74:	movw	r1, #37238	; 0x9176
   7df78:	movt	r1, #8
   7df7c:	str	r1, [fp, #-36]	; 0xffffffdc
   7df80:	movw	r1, #60026	; 0xea7a
   7df84:	movt	r1, #7
   7df88:	str	r1, [fp, #-40]	; 0xffffffd8
   7df8c:	movw	r1, #23149	; 0x5a6d
   7df90:	movt	r1, #8
   7df94:	movw	r7, #23168	; 0x5a80
   7df98:	movt	r7, #8
   7df9c:	cmp	sl, #1
   7dfa0:	moveq	r7, r1
   7dfa4:	str	r7, [fp, #-44]	; 0xffffffd4
   7dfa8:	str	r0, [sp, #28]
   7dfac:	str	sl, [sp, #24]
   7dfb0:	str	r9, [sp, #16]
   7dfb4:	str	r2, [sp, #20]
   7dfb8:	add	r0, sp, #16
   7dfbc:	sub	r2, fp, #44	; 0x2c
   7dfc0:	mov	r1, #3
   7dfc4:	mov	r3, #0
   7dfc8:	bl	3b51c <fputs@plt+0x2a134>
   7dfcc:	ldr	r6, [sp, #28]
   7dfd0:	cmp	r6, #0
   7dfd4:	beq	7dffc <fputs@plt+0x6cc14>
   7dfd8:	movw	r0, #3082	; 0xc0a
   7dfdc:	cmp	r6, r0
   7dfe0:	cmpne	r6, #7
   7dfe4:	bne	7dff0 <fputs@plt+0x6cc08>
   7dfe8:	mov	r0, r9
   7dfec:	bl	19164 <fputs@plt+0x7d7c>
   7dff0:	mov	r0, r6
   7dff4:	sub	sp, fp, #28
   7dff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7dffc:	ldr	r1, [r9, #16]
   7e000:	add	r2, r1, sl, lsl #4
   7e004:	mov	r5, r2
   7e008:	ldr	r0, [r5, #4]!
   7e00c:	cmp	r0, #0
   7e010:	beq	7e09c <fputs@plt+0x6ccb4>
   7e014:	str	r2, [sp, #12]
   7e018:	bl	17004 <fputs@plt+0x5c1c>
   7e01c:	ldr	r4, [r5]
   7e020:	mov	r0, r4
   7e024:	bl	1733c <fputs@plt+0x5f54>
   7e028:	mov	r1, #0
   7e02c:	cmp	r0, #0
   7e030:	beq	7e0bc <fputs@plt+0x6ccd4>
   7e034:	str	r1, [sp, #8]
   7e038:	add	r6, sp, #32
   7e03c:	mov	r4, #1
   7e040:	ldr	r0, [r5]
   7e044:	mov	r1, r4
   7e048:	mov	r2, r6
   7e04c:	bl	172e4 <fputs@plt+0x5efc>
   7e050:	add	r4, r4, #1
   7e054:	add	r6, r6, #4
   7e058:	cmp	r4, #6
   7e05c:	bne	7e040 <fputs@plt+0x6cc58>
   7e060:	ldr	r6, [sp, #12]
   7e064:	ldr	r4, [r6, #12]!
   7e068:	ldr	r0, [sp, #32]
   7e06c:	str	r0, [r4]
   7e070:	ldr	r0, [sp, #48]	; 0x30
   7e074:	cmp	r0, #0
   7e078:	beq	7e0ec <fputs@plt+0x6cd04>
   7e07c:	cmp	sl, #0
   7e080:	beq	7e108 <fputs@plt+0x6cd20>
   7e084:	ldrb	r1, [r9, #66]	; 0x42
   7e088:	cmp	r0, r1
   7e08c:	beq	7e114 <fputs@plt+0x6cd2c>
   7e090:	movw	r2, #33686	; 0x8396
   7e094:	movt	r2, #8
   7e098:	b	7e174 <fputs@plt+0x6cd8c>
   7e09c:	mov	r6, #0
   7e0a0:	cmp	sl, #1
   7e0a4:	bne	7dff0 <fputs@plt+0x6cc08>
   7e0a8:	ldr	r0, [r1, #28]
   7e0ac:	ldrh	r1, [r0, #78]	; 0x4e
   7e0b0:	orr	r1, r1, #1
   7e0b4:	strh	r1, [r0, #78]	; 0x4e
   7e0b8:	b	7dff0 <fputs@plt+0x6cc08>
   7e0bc:	mov	r0, r4
   7e0c0:	mov	r1, #0
   7e0c4:	bl	17038 <fputs@plt+0x5c50>
   7e0c8:	cmp	r0, #0
   7e0cc:	beq	7e298 <fputs@plt+0x6ceb0>
   7e0d0:	mov	r6, r0
   7e0d4:	bl	190b4 <fputs@plt+0x7ccc>
   7e0d8:	mov	r2, r0
   7e0dc:	mov	r0, r8
   7e0e0:	mov	r1, r9
   7e0e4:	bl	458f8 <fputs@plt+0x34510>
   7e0e8:	b	7dfd8 <fputs@plt+0x6cbf0>
   7e0ec:	ldr	r0, [r9, #16]
   7e0f0:	add	r0, r0, sl, lsl #4
   7e0f4:	ldr	r0, [r0, #12]
   7e0f8:	ldrh	r1, [r0, #78]	; 0x4e
   7e0fc:	orr	r1, r1, #4
   7e100:	strh	r1, [r0, #78]	; 0x4e
   7e104:	b	7e114 <fputs@plt+0x6cd2c>
   7e108:	ands	r0, r0, #3
   7e10c:	movweq	r0, #1
   7e110:	strb	r0, [r9, #66]	; 0x42
   7e114:	ldrb	r0, [r9, #66]	; 0x42
   7e118:	strb	r0, [r4, #77]	; 0x4d
   7e11c:	ldr	r0, [r4, #80]	; 0x50
   7e120:	cmp	r0, #0
   7e124:	bne	7e14c <fputs@plt+0x6cd64>
   7e128:	ldr	r0, [sp, #40]	; 0x28
   7e12c:	bl	2ee04 <fputs@plt+0x1da1c>
   7e130:	mov	r1, r0
   7e134:	cmp	r0, #0
   7e138:	movweq	r1, #63536	; 0xf830
   7e13c:	movteq	r1, #65535	; 0xffff
   7e140:	str	r1, [r4, #80]	; 0x50
   7e144:	ldr	r0, [r5]
   7e148:	bl	76774 <fputs@plt+0x6538c>
   7e14c:	ldr	r1, [r6]
   7e150:	ldr	r0, [sp, #36]	; 0x24
   7e154:	strb	r0, [r1, #76]	; 0x4c
   7e158:	tst	r0, #255	; 0xff
   7e15c:	beq	7e194 <fputs@plt+0x6cdac>
   7e160:	uxtb	r1, r0
   7e164:	cmp	r1, #5
   7e168:	bcc	7e19c <fputs@plt+0x6cdb4>
   7e16c:	movw	r2, #37314	; 0x91c2
   7e170:	movt	r2, #8
   7e174:	mov	r0, r8
   7e178:	mov	r1, r9
   7e17c:	bl	458f8 <fputs@plt+0x34510>
   7e180:	mov	r6, #1
   7e184:	ldr	r2, [sp, #8]
   7e188:	cmp	r2, #0
   7e18c:	bne	7e28c <fputs@plt+0x6cea4>
   7e190:	b	7dfd8 <fputs@plt+0x6cbf0>
   7e194:	mov	r2, #1
   7e198:	strb	r2, [r1, #76]	; 0x4c
   7e19c:	cmp	sl, #0
   7e1a0:	bne	7e1b4 <fputs@plt+0x6cdcc>
   7e1a4:	cmp	r0, #4
   7e1a8:	ldrge	r0, [r9, #24]
   7e1ac:	bicge	r0, r0, #32768	; 0x8000
   7e1b0:	strge	r0, [r9, #24]
   7e1b4:	ldr	r0, [r9, #16]
   7e1b8:	ldr	r2, [r0, sl, lsl #4]
   7e1bc:	movw	r1, #37338	; 0x91da
   7e1c0:	movt	r1, #8
   7e1c4:	mov	r0, r9
   7e1c8:	mov	r3, r7
   7e1cc:	bl	1aabc <fputs@plt+0x96d4>
   7e1d0:	mov	r4, r0
   7e1d4:	ldr	r6, [r9, #296]	; 0x128
   7e1d8:	mov	r0, #0
   7e1dc:	str	r0, [r9, #296]	; 0x128
   7e1e0:	str	r0, [sp]
   7e1e4:	movw	r2, #46364	; 0xb51c
   7e1e8:	movt	r2, #3
   7e1ec:	add	r3, sp, #16
   7e1f0:	mov	r0, r9
   7e1f4:	mov	r1, r4
   7e1f8:	bl	1baa8 <fputs@plt+0xa6c0>
   7e1fc:	mov	r7, r0
   7e200:	str	r6, [r9, #296]	; 0x128
   7e204:	ldr	r6, [sp, #28]
   7e208:	mov	r0, r9
   7e20c:	mov	r1, r4
   7e210:	bl	13ddc <fputs@plt+0x29f4>
   7e214:	cmp	r7, #0
   7e218:	movne	r6, r7
   7e21c:	cmp	r6, #0
   7e220:	bne	7e230 <fputs@plt+0x6ce48>
   7e224:	mov	r0, r9
   7e228:	mov	r1, sl
   7e22c:	bl	3b6d4 <fputs@plt+0x2a2ec>
   7e230:	ldrb	r0, [r9, #69]	; 0x45
   7e234:	cmp	r0, #0
   7e238:	beq	7e250 <fputs@plt+0x6ce68>
   7e23c:	mov	r0, r9
   7e240:	bl	17990 <fputs@plt+0x65a8>
   7e244:	mov	r6, #7
   7e248:	ldr	r2, [sp, #8]
   7e24c:	b	7e25c <fputs@plt+0x6ce74>
   7e250:	cmp	r6, #0
   7e254:	ldr	r2, [sp, #8]
   7e258:	beq	7e268 <fputs@plt+0x6ce80>
   7e25c:	ldrb	r0, [r9, #26]
   7e260:	tst	r0, #1
   7e264:	beq	7e284 <fputs@plt+0x6ce9c>
   7e268:	ldr	r0, [r9, #16]
   7e26c:	add	r0, r0, sl, lsl #4
   7e270:	ldr	r0, [r0, #12]
   7e274:	ldrh	r1, [r0, #78]	; 0x4e
   7e278:	orr	r1, r1, #1
   7e27c:	strh	r1, [r0, #78]	; 0x4e
   7e280:	mov	r6, #0
   7e284:	cmp	r2, #0
   7e288:	beq	7dfd8 <fputs@plt+0x6cbf0>
   7e28c:	ldr	r0, [r5]
   7e290:	bl	459c0 <fputs@plt+0x345d8>
   7e294:	b	7dfd8 <fputs@plt+0x6cbf0>
   7e298:	mov	r1, #1
   7e29c:	b	7e034 <fputs@plt+0x6cc4c>
   7e2a0:	ldr	r0, [r0, #8]
   7e2a4:	bx	lr
   7e2a8:	eor	r1, r1, #-2147483648	; 0x80000000
   7e2ac:	b	7e2b4 <fputs@plt+0x6cecc>
   7e2b0:	eor	r3, r3, #-2147483648	; 0x80000000
   7e2b4:	push	{r4, r5, lr}
   7e2b8:	lsl	r4, r1, #1
   7e2bc:	lsl	r5, r3, #1
   7e2c0:	teq	r4, r5
   7e2c4:	teqeq	r0, r2
   7e2c8:	orrsne	ip, r4, r0
   7e2cc:	orrsne	ip, r5, r2
   7e2d0:	mvnsne	ip, r4, asr #21
   7e2d4:	mvnsne	ip, r5, asr #21
   7e2d8:	beq	7e4c4 <fputs@plt+0x6d0dc>
   7e2dc:	lsr	r4, r4, #21
   7e2e0:	rsbs	r5, r4, r5, lsr #21
   7e2e4:	rsblt	r5, r5, #0
   7e2e8:	ble	7e308 <fputs@plt+0x6cf20>
   7e2ec:	add	r4, r4, r5
   7e2f0:	eor	r2, r0, r2
   7e2f4:	eor	r3, r1, r3
   7e2f8:	eor	r0, r2, r0
   7e2fc:	eor	r1, r3, r1
   7e300:	eor	r2, r0, r2
   7e304:	eor	r3, r1, r3
   7e308:	cmp	r5, #54	; 0x36
   7e30c:	pophi	{r4, r5, pc}
   7e310:	tst	r1, #-2147483648	; 0x80000000
   7e314:	lsl	r1, r1, #12
   7e318:	mov	ip, #1048576	; 0x100000
   7e31c:	orr	r1, ip, r1, lsr #12
   7e320:	beq	7e32c <fputs@plt+0x6cf44>
   7e324:	rsbs	r0, r0, #0
   7e328:	rsc	r1, r1, #0
   7e32c:	tst	r3, #-2147483648	; 0x80000000
   7e330:	lsl	r3, r3, #12
   7e334:	orr	r3, ip, r3, lsr #12
   7e338:	beq	7e344 <fputs@plt+0x6cf5c>
   7e33c:	rsbs	r2, r2, #0
   7e340:	rsc	r3, r3, #0
   7e344:	teq	r4, r5
   7e348:	beq	7e4ac <fputs@plt+0x6d0c4>
   7e34c:	sub	r4, r4, #1
   7e350:	rsbs	lr, r5, #32
   7e354:	blt	7e370 <fputs@plt+0x6cf88>
   7e358:	lsl	ip, r2, lr
   7e35c:	adds	r0, r0, r2, lsr r5
   7e360:	adc	r1, r1, #0
   7e364:	adds	r0, r0, r3, lsl lr
   7e368:	adcs	r1, r1, r3, asr r5
   7e36c:	b	7e38c <fputs@plt+0x6cfa4>
   7e370:	sub	r5, r5, #32
   7e374:	add	lr, lr, #32
   7e378:	cmp	r2, #1
   7e37c:	lsl	ip, r3, lr
   7e380:	orrcs	ip, ip, #2
   7e384:	adds	r0, r0, r3, asr r5
   7e388:	adcs	r1, r1, r3, asr #31
   7e38c:	and	r5, r1, #-2147483648	; 0x80000000
   7e390:	bpl	7e3a0 <fputs@plt+0x6cfb8>
   7e394:	rsbs	ip, ip, #0
   7e398:	rscs	r0, r0, #0
   7e39c:	rsc	r1, r1, #0
   7e3a0:	cmp	r1, #1048576	; 0x100000
   7e3a4:	bcc	7e3e4 <fputs@plt+0x6cffc>
   7e3a8:	cmp	r1, #2097152	; 0x200000
   7e3ac:	bcc	7e3cc <fputs@plt+0x6cfe4>
   7e3b0:	lsrs	r1, r1, #1
   7e3b4:	rrxs	r0, r0
   7e3b8:	rrx	ip, ip
   7e3bc:	add	r4, r4, #1
   7e3c0:	lsl	r2, r4, #21
   7e3c4:	cmn	r2, #4194304	; 0x400000
   7e3c8:	bcs	7e524 <fputs@plt+0x6d13c>
   7e3cc:	cmp	ip, #-2147483648	; 0x80000000
   7e3d0:	lsrseq	ip, r0, #1
   7e3d4:	adcs	r0, r0, #0
   7e3d8:	adc	r1, r1, r4, lsl #20
   7e3dc:	orr	r1, r1, r5
   7e3e0:	pop	{r4, r5, pc}
   7e3e4:	lsls	ip, ip, #1
   7e3e8:	adcs	r0, r0, r0
   7e3ec:	adc	r1, r1, r1
   7e3f0:	tst	r1, #1048576	; 0x100000
   7e3f4:	sub	r4, r4, #1
   7e3f8:	bne	7e3cc <fputs@plt+0x6cfe4>
   7e3fc:	teq	r1, #0
   7e400:	moveq	r1, r0
   7e404:	moveq	r0, #0
   7e408:	clz	r3, r1
   7e40c:	addeq	r3, r3, #32
   7e410:	sub	r3, r3, #11
   7e414:	subs	r2, r3, #32
   7e418:	bge	7e43c <fputs@plt+0x6d054>
   7e41c:	adds	r2, r2, #12
   7e420:	ble	7e438 <fputs@plt+0x6d050>
   7e424:	add	ip, r2, #20
   7e428:	rsb	r2, r2, #12
   7e42c:	lsl	r0, r1, ip
   7e430:	lsr	r1, r1, r2
   7e434:	b	7e44c <fputs@plt+0x6d064>
   7e438:	add	r2, r2, #20
   7e43c:	rsble	ip, r2, #32
   7e440:	lsl	r1, r1, r2
   7e444:	orrle	r1, r1, r0, lsr ip
   7e448:	lslle	r0, r0, r2
   7e44c:	subs	r4, r4, r3
   7e450:	addge	r1, r1, r4, lsl #20
   7e454:	orrge	r1, r1, r5
   7e458:	popge	{r4, r5, pc}
   7e45c:	mvn	r4, r4
   7e460:	subs	r4, r4, #31
   7e464:	bge	7e4a0 <fputs@plt+0x6d0b8>
   7e468:	adds	r4, r4, #12
   7e46c:	bgt	7e488 <fputs@plt+0x6d0a0>
   7e470:	add	r4, r4, #20
   7e474:	rsb	r2, r4, #32
   7e478:	lsr	r0, r0, r4
   7e47c:	orr	r0, r0, r1, lsl r2
   7e480:	orr	r1, r5, r1, lsr r4
   7e484:	pop	{r4, r5, pc}
   7e488:	rsb	r4, r4, #12
   7e48c:	rsb	r2, r4, #32
   7e490:	lsr	r0, r0, r2
   7e494:	orr	r0, r0, r1, lsl r4
   7e498:	mov	r1, r5
   7e49c:	pop	{r4, r5, pc}
   7e4a0:	lsr	r0, r1, r4
   7e4a4:	mov	r1, r5
   7e4a8:	pop	{r4, r5, pc}
   7e4ac:	teq	r4, #0
   7e4b0:	eor	r3, r3, #1048576	; 0x100000
   7e4b4:	eoreq	r1, r1, #1048576	; 0x100000
   7e4b8:	addeq	r4, r4, #1
   7e4bc:	subne	r5, r5, #1
   7e4c0:	b	7e34c <fputs@plt+0x6cf64>
   7e4c4:	mvns	ip, r4, asr #21
   7e4c8:	mvnsne	ip, r5, asr #21
   7e4cc:	beq	7e534 <fputs@plt+0x6d14c>
   7e4d0:	teq	r4, r5
   7e4d4:	teqeq	r0, r2
   7e4d8:	beq	7e4ec <fputs@plt+0x6d104>
   7e4dc:	orrs	ip, r4, r0
   7e4e0:	moveq	r1, r3
   7e4e4:	moveq	r0, r2
   7e4e8:	pop	{r4, r5, pc}
   7e4ec:	teq	r1, r3
   7e4f0:	movne	r1, #0
   7e4f4:	movne	r0, #0
   7e4f8:	popne	{r4, r5, pc}
   7e4fc:	lsrs	ip, r4, #21
   7e500:	bne	7e514 <fputs@plt+0x6d12c>
   7e504:	lsls	r0, r0, #1
   7e508:	adcs	r1, r1, r1
   7e50c:	orrcs	r1, r1, #-2147483648	; 0x80000000
   7e510:	pop	{r4, r5, pc}
   7e514:	adds	r4, r4, #4194304	; 0x400000
   7e518:	addcc	r1, r1, #1048576	; 0x100000
   7e51c:	popcc	{r4, r5, pc}
   7e520:	and	r5, r1, #-2147483648	; 0x80000000
   7e524:	orr	r1, r5, #2130706432	; 0x7f000000
   7e528:	orr	r1, r1, #15728640	; 0xf00000
   7e52c:	mov	r0, #0
   7e530:	pop	{r4, r5, pc}
   7e534:	mvns	ip, r4, asr #21
   7e538:	movne	r1, r3
   7e53c:	movne	r0, r2
   7e540:	mvnseq	ip, r5, asr #21
   7e544:	movne	r3, r1
   7e548:	movne	r2, r0
   7e54c:	orrs	r4, r0, r1, lsl #12
   7e550:	orrseq	r5, r2, r3, lsl #12
   7e554:	teqeq	r1, r3
   7e558:	orrne	r1, r1, #524288	; 0x80000
   7e55c:	pop	{r4, r5, pc}
   7e560:	teq	r0, #0
   7e564:	moveq	r1, #0
   7e568:	bxeq	lr
   7e56c:	push	{r4, r5, lr}
   7e570:	mov	r4, #1024	; 0x400
   7e574:	add	r4, r4, #50	; 0x32
   7e578:	mov	r5, #0
   7e57c:	mov	r1, #0
   7e580:	b	7e3fc <fputs@plt+0x6d014>
   7e584:	teq	r0, #0
   7e588:	moveq	r1, #0
   7e58c:	bxeq	lr
   7e590:	push	{r4, r5, lr}
   7e594:	mov	r4, #1024	; 0x400
   7e598:	add	r4, r4, #50	; 0x32
   7e59c:	ands	r5, r0, #-2147483648	; 0x80000000
   7e5a0:	rsbmi	r0, r0, #0
   7e5a4:	mov	r1, #0
   7e5a8:	b	7e3fc <fputs@plt+0x6d014>
   7e5ac:	lsls	r2, r0, #1
   7e5b0:	asr	r1, r2, #3
   7e5b4:	rrx	r1, r1
   7e5b8:	lsl	r0, r2, #28
   7e5bc:	andsne	r3, r2, #-16777216	; 0xff000000
   7e5c0:	teqne	r3, #-16777216	; 0xff000000
   7e5c4:	eorne	r1, r1, #939524096	; 0x38000000
   7e5c8:	bxne	lr
   7e5cc:	bics	r2, r2, #-16777216	; 0xff000000
   7e5d0:	bxeq	lr
   7e5d4:	teq	r3, #-16777216	; 0xff000000
   7e5d8:	orreq	r1, r1, #524288	; 0x80000
   7e5dc:	bxeq	lr
   7e5e0:	push	{r4, r5, lr}
   7e5e4:	mov	r4, #896	; 0x380
   7e5e8:	and	r5, r1, #-2147483648	; 0x80000000
   7e5ec:	bic	r1, r1, #-2147483648	; 0x80000000
   7e5f0:	b	7e3fc <fputs@plt+0x6d014>
   7e5f4:	orrs	r2, r0, r1
   7e5f8:	bxeq	lr
   7e5fc:	push	{r4, r5, lr}
   7e600:	mov	r5, #0
   7e604:	b	7e624 <fputs@plt+0x6d23c>
   7e608:	orrs	r2, r0, r1
   7e60c:	bxeq	lr
   7e610:	push	{r4, r5, lr}
   7e614:	ands	r5, r1, #-2147483648	; 0x80000000
   7e618:	bpl	7e624 <fputs@plt+0x6d23c>
   7e61c:	rsbs	r0, r0, #0
   7e620:	rsc	r1, r1, #0
   7e624:	mov	r4, #1024	; 0x400
   7e628:	add	r4, r4, #50	; 0x32
   7e62c:	lsrs	ip, r1, #22
   7e630:	beq	7e3a0 <fputs@plt+0x6cfb8>
   7e634:	mov	r2, #3
   7e638:	lsrs	ip, ip, #3
   7e63c:	addne	r2, r2, #3
   7e640:	lsrs	ip, ip, #3
   7e644:	addne	r2, r2, #3
   7e648:	add	r2, r2, ip, lsr #3
   7e64c:	rsb	r3, r2, #32
   7e650:	lsl	ip, r0, r3
   7e654:	lsr	r0, r0, r2
   7e658:	orr	r0, r0, r1, lsl r3
   7e65c:	lsr	r1, r1, r2
   7e660:	add	r4, r4, r2
   7e664:	b	7e3a0 <fputs@plt+0x6cfb8>
   7e668:	cmp	r3, #0
   7e66c:	cmpeq	r2, #0
   7e670:	bne	7e694 <fputs@plt+0x6d2ac>
   7e674:	cmp	r1, #0
   7e678:	movlt	r1, #-2147483648	; 0x80000000
   7e67c:	movlt	r0, #0
   7e680:	blt	7e690 <fputs@plt+0x6d2a8>
   7e684:	cmpeq	r0, #0
   7e688:	mvnne	r1, #-2147483648	; 0x80000000
   7e68c:	mvnne	r0, #0
   7e690:	b	7e778 <fputs@plt+0x6d390>
   7e694:	sub	sp, sp, #8
   7e698:	push	{sp, lr}
   7e69c:	cmp	r1, #0
   7e6a0:	blt	7e6c0 <fputs@plt+0x6d2d8>
   7e6a4:	cmp	r3, #0
   7e6a8:	blt	7e6f4 <fputs@plt+0x6d30c>
   7e6ac:	bl	7e7f8 <fputs@plt+0x6d410>
   7e6b0:	ldr	lr, [sp, #4]
   7e6b4:	add	sp, sp, #8
   7e6b8:	pop	{r2, r3}
   7e6bc:	bx	lr
   7e6c0:	rsbs	r0, r0, #0
   7e6c4:	sbc	r1, r1, r1, lsl #1
   7e6c8:	cmp	r3, #0
   7e6cc:	blt	7e718 <fputs@plt+0x6d330>
   7e6d0:	bl	7e7f8 <fputs@plt+0x6d410>
   7e6d4:	ldr	lr, [sp, #4]
   7e6d8:	add	sp, sp, #8
   7e6dc:	pop	{r2, r3}
   7e6e0:	rsbs	r0, r0, #0
   7e6e4:	sbc	r1, r1, r1, lsl #1
   7e6e8:	rsbs	r2, r2, #0
   7e6ec:	sbc	r3, r3, r3, lsl #1
   7e6f0:	bx	lr
   7e6f4:	rsbs	r2, r2, #0
   7e6f8:	sbc	r3, r3, r3, lsl #1
   7e6fc:	bl	7e7f8 <fputs@plt+0x6d410>
   7e700:	ldr	lr, [sp, #4]
   7e704:	add	sp, sp, #8
   7e708:	pop	{r2, r3}
   7e70c:	rsbs	r0, r0, #0
   7e710:	sbc	r1, r1, r1, lsl #1
   7e714:	bx	lr
   7e718:	rsbs	r2, r2, #0
   7e71c:	sbc	r3, r3, r3, lsl #1
   7e720:	bl	7e7f8 <fputs@plt+0x6d410>
   7e724:	ldr	lr, [sp, #4]
   7e728:	add	sp, sp, #8
   7e72c:	pop	{r2, r3}
   7e730:	rsbs	r2, r2, #0
   7e734:	sbc	r3, r3, r3, lsl #1
   7e738:	bx	lr
   7e73c:	cmp	r3, #0
   7e740:	cmpeq	r2, #0
   7e744:	bne	7e75c <fputs@plt+0x6d374>
   7e748:	cmp	r1, #0
   7e74c:	cmpeq	r0, #0
   7e750:	mvnne	r1, #0
   7e754:	mvnne	r0, #0
   7e758:	b	7e778 <fputs@plt+0x6d390>
   7e75c:	sub	sp, sp, #8
   7e760:	push	{sp, lr}
   7e764:	bl	7e7f8 <fputs@plt+0x6d410>
   7e768:	ldr	lr, [sp, #4]
   7e76c:	add	sp, sp, #8
   7e770:	pop	{r2, r3}
   7e774:	bx	lr
   7e778:	push	{r1, lr}
   7e77c:	mov	r0, #8
   7e780:	bl	11274 <raise@plt>
   7e784:	pop	{r1, pc}
   7e788:	vmov	d7, r0, r1
   7e78c:	vcmpe.f64	d7, #0.0
   7e790:	vmrs	APSR_nzcv, fpscr
   7e794:	bmi	7e79c <fputs@plt+0x6d3b4>
   7e798:	b	7e7b8 <fputs@plt+0x6d3d0>
   7e79c:	push	{r4, lr}
   7e7a0:	eor	r1, r1, #-2147483648	; 0x80000000
   7e7a4:	bl	7e7b8 <fputs@plt+0x6d3d0>
   7e7a8:	rsbs	r0, r0, #0
   7e7ac:	rsc	r1, r1, #0
   7e7b0:	pop	{r4, pc}
   7e7b4:	andeq	r0, r0, r0
   7e7b8:	vmov	d6, r0, r1
   7e7bc:	vldr	d7, [pc, #36]	; 7e7e8 <fputs@plt+0x6d400>
   7e7c0:	vldr	d5, [pc, #40]	; 7e7f0 <fputs@plt+0x6d408>
   7e7c4:	vmul.f64	d7, d6, d7
   7e7c8:	vcvt.u32.f64	s14, d7
   7e7cc:	vcvt.f64.u32	d4, s14
   7e7d0:	vmov	r1, s14
   7e7d4:	vmls.f64	d6, d4, d5
   7e7d8:	vcvt.u32.f64	s15, d6
   7e7dc:	vmov	r0, s15
   7e7e0:	bx	lr
   7e7e4:	nop			; (mov r0, r0)
   7e7e8:	andeq	r0, r0, r0
   7e7ec:	ldclcc	0, cr0, [r0]
   7e7f0:	andeq	r0, r0, r0
   7e7f4:	mvnsmi	r0, r0
   7e7f8:	cmp	r1, r3
   7e7fc:	cmpeq	r0, r2
   7e800:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7e804:	mov	r4, r0
   7e808:	movcc	r0, #0
   7e80c:	mov	r5, r1
   7e810:	ldr	lr, [sp, #36]	; 0x24
   7e814:	movcc	r1, r0
   7e818:	bcc	7e914 <fputs@plt+0x6d52c>
   7e81c:	cmp	r3, #0
   7e820:	clzeq	ip, r2
   7e824:	clzne	ip, r3
   7e828:	addeq	ip, ip, #32
   7e82c:	cmp	r5, #0
   7e830:	clzeq	r1, r4
   7e834:	addeq	r1, r1, #32
   7e838:	clzne	r1, r5
   7e83c:	sub	ip, ip, r1
   7e840:	sub	sl, ip, #32
   7e844:	lsl	r9, r3, ip
   7e848:	rsb	fp, ip, #32
   7e84c:	orr	r9, r9, r2, lsl sl
   7e850:	orr	r9, r9, r2, lsr fp
   7e854:	lsl	r8, r2, ip
   7e858:	cmp	r5, r9
   7e85c:	cmpeq	r4, r8
   7e860:	movcc	r0, #0
   7e864:	movcc	r1, r0
   7e868:	bcc	7e884 <fputs@plt+0x6d49c>
   7e86c:	mov	r0, #1
   7e870:	subs	r4, r4, r8
   7e874:	lsl	r1, r0, sl
   7e878:	orr	r1, r1, r0, lsr fp
   7e87c:	lsl	r0, r0, ip
   7e880:	sbc	r5, r5, r9
   7e884:	cmp	ip, #0
   7e888:	beq	7e914 <fputs@plt+0x6d52c>
   7e88c:	lsr	r6, r8, #1
   7e890:	orr	r6, r6, r9, lsl #31
   7e894:	lsr	r7, r9, #1
   7e898:	mov	r2, ip
   7e89c:	b	7e8c0 <fputs@plt+0x6d4d8>
   7e8a0:	subs	r3, r4, r6
   7e8a4:	sbc	r8, r5, r7
   7e8a8:	adds	r3, r3, r3
   7e8ac:	adc	r8, r8, r8
   7e8b0:	adds	r4, r3, #1
   7e8b4:	adc	r5, r8, #0
   7e8b8:	subs	r2, r2, #1
   7e8bc:	beq	7e8dc <fputs@plt+0x6d4f4>
   7e8c0:	cmp	r5, r7
   7e8c4:	cmpeq	r4, r6
   7e8c8:	bcs	7e8a0 <fputs@plt+0x6d4b8>
   7e8cc:	adds	r4, r4, r4
   7e8d0:	adc	r5, r5, r5
   7e8d4:	subs	r2, r2, #1
   7e8d8:	bne	7e8c0 <fputs@plt+0x6d4d8>
   7e8dc:	lsr	r3, r4, ip
   7e8e0:	orr	r3, r3, r5, lsl fp
   7e8e4:	lsr	r2, r5, ip
   7e8e8:	orr	r3, r3, r5, lsr sl
   7e8ec:	adds	r0, r0, r4
   7e8f0:	mov	r4, r3
   7e8f4:	lsl	r3, r2, ip
   7e8f8:	orr	r3, r3, r4, lsl sl
   7e8fc:	lsl	ip, r4, ip
   7e900:	orr	r3, r3, r4, lsr fp
   7e904:	adc	r1, r1, r5
   7e908:	subs	r0, r0, ip
   7e90c:	mov	r5, r2
   7e910:	sbc	r1, r1, r3
   7e914:	cmp	lr, #0
   7e918:	strdne	r4, [lr]
   7e91c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7e920:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7e924:	mov	r7, r0
   7e928:	ldr	r6, [pc, #72]	; 7e978 <fputs@plt+0x6d590>
   7e92c:	ldr	r5, [pc, #72]	; 7e97c <fputs@plt+0x6d594>
   7e930:	add	r6, pc, r6
   7e934:	add	r5, pc, r5
   7e938:	sub	r6, r6, r5
   7e93c:	mov	r8, r1
   7e940:	mov	r9, r2
   7e944:	bl	110a4 <rb_sleep@plt-0x20>
   7e948:	asrs	r6, r6, #2
   7e94c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   7e950:	mov	r4, #0
   7e954:	add	r4, r4, #1
   7e958:	ldr	r3, [r5], #4
   7e95c:	mov	r2, r9
   7e960:	mov	r1, r8
   7e964:	mov	r0, r7
   7e968:	blx	r3
   7e96c:	cmp	r6, r4
   7e970:	bne	7e954 <fputs@plt+0x6d56c>
   7e974:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7e978:			; <UNDEFINED> instruction: 0x0001b5bc
   7e97c:			; <UNDEFINED> instruction: 0x0001b5b4
   7e980:	bx	lr
   7e984:	mov	r2, r1
   7e988:	mov	r1, r0
   7e98c:	mov	r0, #3
   7e990:	b	112c8 <__xstat64@plt>
   7e994:	mov	r2, r1
   7e998:	mov	r1, r0
   7e99c:	mov	r0, #3
   7e9a0:	b	111b4 <__fxstat64@plt>
   7e9a4:	mov	r2, r1
   7e9a8:	mov	r1, r0
   7e9ac:	mov	r0, #3
   7e9b0:	b	11358 <__lxstat64@plt>

Disassembly of section .fini:

0007e9b4 <.fini>:
   7e9b4:	push	{r3, lr}
   7e9b8:	pop	{r3, pc}
