<stg><name>cal_mag_phase</name>


<trans_list>

<trans id="140" from="1" to="2">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="2" to="39">
<condition id="248">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="2" to="3">
<condition id="285">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="3" to="4">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="4" to="5">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="5" to="6">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="6" to="7">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="7" to="8">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="8" to="9">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="9" to="10">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="10" to="11">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="11" to="12">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="12" to="13">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="13" to="14">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="14" to="15">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="15" to="16">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="16" to="17">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="17" to="18">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="18" to="19">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="19" to="20">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="20" to="21">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="21" to="22">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="22" to="23">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="23" to="24">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="24" to="25">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="25" to="26">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="26" to="27">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="27" to="28">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="28" to="29">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="29" to="30">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="30" to="31">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="31" to="32">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="32" to="33">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="33" to="34">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="34" to="35">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="35" to="36">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="36" to="37">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="37" to="38">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="38" to="2">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0">
<![CDATA[
entry:0  br label %bb43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb43:0  %i = phi i11 [ 0, %entry ], [ %i_2, %bb42 ]     ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb43:1  %exitcond1 = icmp eq i11 %i, -1024              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb43:2  %i_2 = add i11 %i, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb43:3  br i1 %exitcond1, label %return, label %bb

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="64" op_0_bw="11">
<![CDATA[
bb:3  %tmp = zext i11 %i to i64                       ; <i64> [#uses=7]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:5  %real_V_addr = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:6  %imag_V_addr = getelementptr [1024 x i32]* %imag_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="imag_V_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="10">
<![CDATA[
bb:7  %real_V_load = load i32* %real_V_addr           ; <i32> [#uses=5]

]]></node>
<StgValue><ssdm name="real_V_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="10">
<![CDATA[
bb:8  %imag_V_load = load i32* %imag_V_addr           ; <i32> [#uses=4]

]]></node>
<StgValue><ssdm name="imag_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="10">
<![CDATA[
bb:7  %real_V_load = load i32* %real_V_addr           ; <i32> [#uses=5]

]]></node>
<StgValue><ssdm name="real_V_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="10">
<![CDATA[
bb:8  %imag_V_load = load i32* %imag_V_addr           ; <i32> [#uses=4]

]]></node>
<StgValue><ssdm name="imag_V_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="36" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:13  %tmp_s = icmp sgt i32 %real_V_load, 0           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:14  br i1 %tmp_s, label %bb1, label %bb2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb2:0  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %real_V_load, i32 31) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2:1  br i1 %tmp_129, label %bb5, label %bb22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb5:0  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %imag_V_load, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5:1  br i1 %tmp_130, label %bb10, label %bb12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb10:0  br i1 %tmp_129, label %bb17, label %bb22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb22:0  %not2 = icmp eq i32 %real_V_load, 0             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="not2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb22:1  %not3 = icmp sgt i32 %imag_V_load, 0            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="not3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb22:2  %or_cond = and i1 %not2, %not3                  ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="10" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb22:3  %phaseFrame_V_addr_3 = getelementptr [1024 x i26]* %phaseFrame_V, i64 0, i64 %tmp ; <i26*> [#uses=2]

]]></node>
<StgValue><ssdm name="phaseFrame_V_addr_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb22:4  br i1 %or_cond, label %bb37, label %bb35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="26" op_1_bw="10">
<![CDATA[
bb35:0  store i26 -1647099, i26* %phaseFrame_V_addr_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="26" op_1_bw="10">
<![CDATA[
bb37:0  store i26 1647099, i26* %phaseFrame_V_addr_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="35" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]

]]></node>
<StgValue><ssdm name="arctan_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="34" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]

]]></node>
<StgValue><ssdm name="arctan_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="33" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]

]]></node>
<StgValue><ssdm name="arctan_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="32" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]

]]></node>
<StgValue><ssdm name="arctan_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="31" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]

]]></node>
<StgValue><ssdm name="arctan_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="30" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]

]]></node>
<StgValue><ssdm name="arctan_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="79" st_id="10" stage="29" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]

]]></node>
<StgValue><ssdm name="arctan_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="28" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]

]]></node>
<StgValue><ssdm name="arctan_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="83" st_id="12" stage="27" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]

]]></node>
<StgValue><ssdm name="arctan_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="26" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]

]]></node>
<StgValue><ssdm name="arctan_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="87" st_id="14" stage="25" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]

]]></node>
<StgValue><ssdm name="arctan_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="89" st_id="15" stage="24" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]

]]></node>
<StgValue><ssdm name="arctan_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="91" st_id="16" stage="23" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="92" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="23" op_0_bw="22">
<![CDATA[
bb:12  %arctan_V_2_cast = sext i22 %arctan_V to i23    ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="arctan_V_2_cast"/></StgValue>
</operation>

<operation id="93" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb12:0  %r_V = add i23 %arctan_V_2_cast, 3294198        ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="10" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb12:1  %phaseFrame_V_addr_1 = getelementptr [1024 x i26]* %phaseFrame_V, i64 0, i64 %tmp ; <i26*> [#uses=1]

]]></node>
<StgValue><ssdm name="phaseFrame_V_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="26" op_0_bw="23">
<![CDATA[
bb12:2  %r_V_cast_cast = zext i23 %r_V to i26           ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_cast_cast"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="26" op_1_bw="10">
<![CDATA[
bb12:3  store i26 %r_V_cast_cast, i26* %phaseFrame_V_addr_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="24" op_0_bw="22">
<![CDATA[
bb17:0  %r_V_trunc_ext_cast = sext i22 %arctan_V to i24 ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_trunc_ext_cast"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb17:1  %r_V_s = add i24 %r_V_trunc_ext_cast, -3294198  ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb17:2  %phaseFrame_V_addr_2 = getelementptr [1024 x i26]* %phaseFrame_V, i64 0, i64 %tmp ; <i26*> [#uses=1]

]]></node>
<StgValue><ssdm name="phaseFrame_V_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="26" op_0_bw="24">
<![CDATA[
bb17:3  %r_V_cast_cast_310 = sext i24 %r_V_s to i26     ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_cast_cast_310"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="26" op_1_bw="10">
<![CDATA[
bb17:4  store i26 %r_V_cast_cast_310, i26* %phaseFrame_V_addr_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="10" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1:0  %phaseFrame_V_addr = getelementptr [1024 x i26]* %phaseFrame_V, i64 0, i64 %tmp ; <i26*> [#uses=1]

]]></node>
<StgValue><ssdm name="phaseFrame_V_addr"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="26" op_0_bw="22">
<![CDATA[
bb1:1  %arctan_V_2_cast8 = sext i22 %arctan_V to i26   ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="arctan_V_2_cast8"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="26" op_1_bw="10">
<![CDATA[
bb1:2  store i26 %arctan_V_2_cast8, i26* %phaseFrame_V_addr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="105" st_id="17" stage="22" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="106" st_id="18" stage="21" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="107" st_id="19" stage="20" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="108" st_id="20" stage="19" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="109" st_id="21" stage="18" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="110" st_id="22" stage="17" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="111" st_id="23" stage="16" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="112" st_id="24" stage="15" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="113" st_id="25" stage="14" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="114" st_id="26" stage="13" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="115" st_id="27" stage="12" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="116" st_id="28" stage="11" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="117" st_id="29" stage="10" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="118" st_id="30" stage="9" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="119" st_id="31" stage="8" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="120" st_id="32" stage="7" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="121" st_id="33" stage="6" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="122" st_id="34" stage="5" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="123" st_id="35" stage="4" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="124" st_id="36" stage="3" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="125" st_id="37" stage="2" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="126" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="127" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb:1  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str170) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="128" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str50) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:4  %magFrame_V_addr = getelementptr [1024 x i32]* %magFrame_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="magFrame_V_addr"/></StgValue>
</operation>

<operation id="130" st_id="38" stage="1" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="131" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb:10  store i32 %call_ret, i32* %magFrame_V_addr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
bb12:4  br label %bb42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
bb35:1  br label %bb42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
bb37:1  br label %bb42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0">
<![CDATA[
bb17:5  br label %bb42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
bb1:3  br label %bb42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb42:0  %empty_311 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str170, i32 %tmp_68) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="138" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
bb42:1  br label %bb43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="139" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
