

================================================================
== Vitis HLS Report for 'initializeArrays'
================================================================
* Date:           Tue Jul 30 23:06:07 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.663 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6404|     6404|  64.040 us|  64.040 us|  6404|  6404|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initArraysSPloop1_initArraysSPloop2_initArraysSPloop3  |     2560|     2560|         1|          1|          1|  2560|       yes|
        |- initArraysPPloop1_initArraysPPloop3_initArraysPPloop4  |     3840|     3840|         1|          1|          1|  3840|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%br_ln540 = br void" [patchMaker.cpp:540]   --->   Operation 6 'br' 'br_ln540' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.93>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i12 0, void, i12 %add_ln540_1, void %.split12" [patchMaker.cpp:540]   --->   Operation 7 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%a = phi i6 0, void, i6 %select_ln540_1, void %.split12" [patchMaker.cpp:540]   --->   Operation 8 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %select_ln544_2, void %.split12" [patchMaker.cpp:544]   --->   Operation 9 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%b = phi i3 0, void, i3 %select_ln544_1, void %.split12" [patchMaker.cpp:544]   --->   Operation 10 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%c = phi i5 0, void, i5 %add_ln550, void %.split12" [patchMaker.cpp:550]   --->   Operation 11 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.74ns)   --->   "%add_ln540_1 = add i12 %indvar_flatten13, i12 1" [patchMaker.cpp:540]   --->   Operation 12 'add' 'add_ln540_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.62ns)   --->   "%icmp_ln540 = icmp_eq  i12 %indvar_flatten13, i12 2560" [patchMaker.cpp:540]   --->   Operation 14 'icmp' 'icmp_ln540' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln540 = br i1 %icmp_ln540, void %.split12, void %.preheader.preheader.preheader" [patchMaker.cpp:540]   --->   Operation 15 'br' 'br_ln540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln540 = add i6 %a, i6 1" [patchMaker.cpp:540]   --->   Operation 16 'add' 'add_ln540' <Predicate = (!icmp_ln540)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysSPloop1_initArraysSPloop2_initArraysSPloop3_str"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2560, i64 2560, i64 2560"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.58ns)   --->   "%icmp_ln544 = icmp_eq  i8 %indvar_flatten, i8 80" [patchMaker.cpp:544]   --->   Operation 19 'icmp' 'icmp_ln544' <Predicate = (!icmp_ln540)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.27ns)   --->   "%select_ln540 = select i1 %icmp_ln544, i3 0, i3 %b" [patchMaker.cpp:540]   --->   Operation 20 'select' 'select_ln540' <Predicate = (!icmp_ln540)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.29ns)   --->   "%select_ln540_1 = select i1 %icmp_ln544, i6 %add_ln540, i6 %a" [patchMaker.cpp:540]   --->   Operation 21 'select' 'select_ln540_1' <Predicate = (!icmp_ln540)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i6 %select_ln540_1" [patchMaker.cpp:555]   --->   Operation 22 'zext' 'zext_ln555' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln540_1, i2 0" [patchMaker.cpp:555]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln555 = add i8 %tmp, i8 %zext_ln555" [patchMaker.cpp:555]   --->   Operation 24 'add' 'add_ln555' <Predicate = (!icmp_ln540)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln540)   --->   "%xor_ln540 = xor i1 %icmp_ln544, i1 1" [patchMaker.cpp:540]   --->   Operation 26 'xor' 'xor_ln540' <Predicate = (!icmp_ln540)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.63ns)   --->   "%icmp_ln550 = icmp_eq  i5 %c, i5 16" [patchMaker.cpp:550]   --->   Operation 27 'icmp' 'icmp_ln550' <Predicate = (!icmp_ln540)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln540 = and i1 %icmp_ln550, i1 %xor_ln540" [patchMaker.cpp:540]   --->   Operation 28 'and' 'and_ln540' <Predicate = (!icmp_ln540)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.57ns)   --->   "%add_ln544 = add i3 %select_ln540, i3 1" [patchMaker.cpp:544]   --->   Operation 29 'add' 'add_ln544' <Predicate = (!icmp_ln540)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysSPloop2_initArraysSPloop3_str"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln544)   --->   "%or_ln544 = or i1 %and_ln540, i1 %icmp_ln544" [patchMaker.cpp:544]   --->   Operation 31 'or' 'or_ln544' <Predicate = (!icmp_ln540)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln544 = select i1 %or_ln544, i5 0, i5 %c" [patchMaker.cpp:544]   --->   Operation 32 'select' 'select_ln544' <Predicate = (!icmp_ln540)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.27ns)   --->   "%select_ln544_1 = select i1 %and_ln540, i3 %add_ln544, i3 %select_ln540" [patchMaker.cpp:544]   --->   Operation 33 'select' 'select_ln544_1' <Predicate = (!icmp_ln540)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln555_1 = zext i3 %select_ln544_1" [patchMaker.cpp:555]   --->   Operation 34 'zext' 'zext_ln555_1' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln555_1 = add i8 %add_ln555, i8 %zext_ln555_1" [patchMaker.cpp:555]   --->   Operation 35 'add' 'add_ln555_1' <Predicate = (!icmp_ln540)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_23_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln555_1, i4 0" [patchMaker.cpp:555]   --->   Operation 36 'bitconcatenate' 'tmp_23_cast' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln555_2 = zext i5 %select_ln544" [patchMaker.cpp:555]   --->   Operation 38 'zext' 'zext_ln555_2' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.74ns)   --->   "%add_ln555_2 = add i12 %tmp_23_cast, i12 %zext_ln555_2" [patchMaker.cpp:555]   --->   Operation 39 'add' 'add_ln555_2' <Predicate = (!icmp_ln540)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln555_3 = zext i12 %add_ln555_2" [patchMaker.cpp:555]   --->   Operation 40 'zext' 'zext_ln555_3' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i32 %patches_superpoints, i64 0, i64 %zext_ln555_3" [patchMaker.cpp:555]   --->   Operation 41 'getelementptr' 'patches_superpoints_addr' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln550 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [patchMaker.cpp:550]   --->   Operation 42 'specloopname' 'specloopname_ln550' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.64ns)   --->   "%store_ln555 = store i32 0, i12 %patches_superpoints_addr" [patchMaker.cpp:555]   --->   Operation 43 'store' 'store_ln555' <Predicate = (!icmp_ln540)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln550 = add i5 %select_ln544, i5 1" [patchMaker.cpp:550]   --->   Operation 44 'add' 'add_ln550' <Predicate = (!icmp_ln540)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln544_1 = add i8 %indvar_flatten, i8 1" [patchMaker.cpp:544]   --->   Operation 45 'add' 'add_ln544_1' <Predicate = (!icmp_ln540)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.30ns)   --->   "%select_ln544_2 = select i1 %icmp_ln544, i8 1, i8 %add_ln544_1" [patchMaker.cpp:544]   --->   Operation 46 'select' 'select_ln544_2' <Predicate = (!icmp_ln540)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln540)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln561 = br void %.preheader.preheader" [patchMaker.cpp:561]   --->   Operation 48 'br' 'br_ln561' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i12 %add_ln561_1, void %.preheader, i12 0, void %.preheader.preheader.preheader" [patchMaker.cpp:561]   --->   Operation 49 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%a_1 = phi i6 %select_ln561_1, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:561]   --->   Operation 50 'phi' 'a_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %select_ln565_2, void %.preheader, i8 0, void %.preheader.preheader.preheader" [patchMaker.cpp:565]   --->   Operation 51 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%b_3 = phi i3 %select_ln565_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:565]   --->   Operation 52 'phi' 'b_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i6 %select_ln571_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:571]   --->   Operation 53 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%c_3 = phi i3 %select_ln571_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:571]   --->   Operation 54 'phi' 'c_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%d = phi i3 %add_ln577, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:577]   --->   Operation 55 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.74ns)   --->   "%add_ln561_1 = add i12 %indvar_flatten59, i12 1" [patchMaker.cpp:561]   --->   Operation 56 'add' 'add_ln561_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.62ns)   --->   "%icmp_ln561 = icmp_eq  i12 %indvar_flatten59, i12 3840" [patchMaker.cpp:561]   --->   Operation 58 'icmp' 'icmp_ln561' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln561 = br i1 %icmp_ln561, void %.preheader, void" [patchMaker.cpp:561]   --->   Operation 59 'br' 'br_ln561' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln561 = add i6 %a_1, i6 1" [patchMaker.cpp:561]   --->   Operation 60 'add' 'add_ln561' <Predicate = (!icmp_ln561)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop1_initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3840, i64 3840, i64 3840"   --->   Operation 62 'speclooptripcount' 'empty_39' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.58ns)   --->   "%icmp_ln565 = icmp_eq  i8 %indvar_flatten35, i8 120" [patchMaker.cpp:565]   --->   Operation 63 'icmp' 'icmp_ln565' <Predicate = (!icmp_ln561)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.27ns)   --->   "%select_ln561 = select i1 %icmp_ln565, i3 0, i3 %b_3" [patchMaker.cpp:561]   --->   Operation 64 'select' 'select_ln561' <Predicate = (!icmp_ln561)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.29ns)   --->   "%select_ln561_1 = select i1 %icmp_ln565, i6 %add_ln561, i6 %a_1" [patchMaker.cpp:561]   --->   Operation 65 'select' 'select_ln561_1' <Predicate = (!icmp_ln561)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln582 = zext i6 %select_ln561_1" [patchMaker.cpp:582]   --->   Operation 66 'zext' 'zext_ln582' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln561_1, i2 0" [patchMaker.cpp:582]   --->   Operation 67 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln582_1 = zext i8 %tmp_s" [patchMaker.cpp:582]   --->   Operation 68 'zext' 'zext_ln582_1' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln582 = add i9 %zext_ln582_1, i9 %zext_ln582" [patchMaker.cpp:582]   --->   Operation 69 'add' 'add_ln582' <Predicate = (!icmp_ln561)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.12ns)   --->   "%xor_ln561 = xor i1 %icmp_ln565, i1 1" [patchMaker.cpp:561]   --->   Operation 71 'xor' 'xor_ln561' <Predicate = (!icmp_ln561)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.49ns)   --->   "%icmp_ln577 = icmp_eq  i3 %d, i3 6" [patchMaker.cpp:577]   --->   Operation 72 'icmp' 'icmp_ln577' <Predicate = (!icmp_ln561)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln565)   --->   "%and_ln561 = and i1 %icmp_ln577, i1 %xor_ln561" [patchMaker.cpp:561]   --->   Operation 73 'and' 'and_ln561' <Predicate = (!icmp_ln561)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.61ns)   --->   "%icmp_ln571 = icmp_eq  i6 %indvar_flatten21, i6 24" [patchMaker.cpp:571]   --->   Operation 74 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln561)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.12ns)   --->   "%and_ln561_1 = and i1 %icmp_ln571, i1 %xor_ln561" [patchMaker.cpp:561]   --->   Operation 75 'and' 'and_ln561_1' <Predicate = (!icmp_ln561)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.57ns)   --->   "%add_ln565 = add i3 %select_ln561, i3 1" [patchMaker.cpp:565]   --->   Operation 76 'add' 'add_ln565' <Predicate = (!icmp_ln561)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop2_initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.12ns)   --->   "%or_ln565 = or i1 %and_ln561_1, i1 %icmp_ln565" [patchMaker.cpp:565]   --->   Operation 78 'or' 'or_ln565' <Predicate = (!icmp_ln561)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.27ns)   --->   "%select_ln565 = select i1 %or_ln565, i3 0, i3 %c_3" [patchMaker.cpp:565]   --->   Operation 79 'select' 'select_ln565' <Predicate = (!icmp_ln561)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.27ns)   --->   "%select_ln565_1 = select i1 %and_ln561_1, i3 %add_ln565, i3 %select_ln561" [patchMaker.cpp:565]   --->   Operation 80 'select' 'select_ln565_1' <Predicate = (!icmp_ln561)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln582_2 = zext i3 %select_ln565_1" [patchMaker.cpp:582]   --->   Operation 81 'zext' 'zext_ln582_2' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln582_1 = add i9 %add_ln582, i9 %zext_ln582_2" [patchMaker.cpp:582]   --->   Operation 82 'add' 'add_ln582_1' <Predicate = (!icmp_ln561)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln582_1, i2 0" [patchMaker.cpp:571]   --->   Operation 83 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln571 = zext i11 %tmp_3" [patchMaker.cpp:571]   --->   Operation 84 'zext' 'zext_ln571' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln565)   --->   "%xor_ln565 = xor i1 %icmp_ln571, i1 1" [patchMaker.cpp:565]   --->   Operation 86 'xor' 'xor_ln565' <Predicate = (!icmp_ln561)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln565)   --->   "%or_ln565_1 = or i1 %icmp_ln565, i1 %xor_ln565" [patchMaker.cpp:565]   --->   Operation 87 'or' 'or_ln565_1' <Predicate = (!icmp_ln561)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln565 = and i1 %and_ln561, i1 %or_ln565_1" [patchMaker.cpp:565]   --->   Operation 88 'and' 'and_ln565' <Predicate = (!icmp_ln561)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.57ns)   --->   "%add_ln571 = add i3 %select_ln565, i3 1" [patchMaker.cpp:571]   --->   Operation 89 'add' 'add_ln571' <Predicate = (!icmp_ln561)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%or_ln571 = or i1 %and_ln565, i1 %and_ln561_1" [patchMaker.cpp:571]   --->   Operation 91 'or' 'or_ln571' <Predicate = (!icmp_ln561)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%or_ln571_1 = or i1 %or_ln571, i1 %icmp_ln565" [patchMaker.cpp:571]   --->   Operation 92 'or' 'or_ln571_1' <Predicate = (!icmp_ln561)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln571 = select i1 %or_ln571_1, i3 0, i3 %d" [patchMaker.cpp:571]   --->   Operation 93 'select' 'select_ln571' <Predicate = (!icmp_ln561)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.27ns)   --->   "%select_ln571_1 = select i1 %and_ln565, i3 %add_ln571, i3 %select_ln565" [patchMaker.cpp:571]   --->   Operation 94 'select' 'select_ln571_1' <Predicate = (!icmp_ln561)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln582_3 = zext i3 %select_ln571_1" [patchMaker.cpp:582]   --->   Operation 95 'zext' 'zext_ln582_3' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.73ns)   --->   "%add_ln582_2 = add i63 %zext_ln571, i63 %zext_ln582_3" [patchMaker.cpp:582]   --->   Operation 96 'add' 'add_ln582_2' <Predicate = (!icmp_ln561)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln582 = trunc i63 %add_ln582_2" [patchMaker.cpp:582]   --->   Operation 97 'trunc' 'trunc_ln582' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln582, i3 0" [patchMaker.cpp:582]   --->   Operation 98 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln582_1 = trunc i63 %add_ln582_2" [patchMaker.cpp:582]   --->   Operation 99 'trunc' 'trunc_ln582_1' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln582_1, i1 0" [patchMaker.cpp:582]   --->   Operation 100 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln582 = sub i12 %p_shl2_cast, i12 %p_shl3_cast" [patchMaker.cpp:582]   --->   Operation 101 'sub' 'sub_ln582' <Predicate = (!icmp_ln561)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 102 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln582_4 = zext i3 %select_ln571" [patchMaker.cpp:582]   --->   Operation 103 'zext' 'zext_ln582_4' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln582_3 = add i12 %sub_ln582, i12 %zext_ln582_4" [patchMaker.cpp:582]   --->   Operation 104 'add' 'add_ln582_3' <Predicate = (!icmp_ln561)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln582_5 = zext i12 %add_ln582_3" [patchMaker.cpp:582]   --->   Operation 105 'zext' 'zext_ln582_5' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln582_5" [patchMaker.cpp:582]   --->   Operation 106 'getelementptr' 'patches_parameters_addr' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln577 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [patchMaker.cpp:577]   --->   Operation 107 'specloopname' 'specloopname_ln577' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.64ns)   --->   "%store_ln582 = store i32 0, i12 %patches_parameters_addr" [patchMaker.cpp:582]   --->   Operation 108 'store' 'store_ln582' <Predicate = (!icmp_ln561)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_4 : Operation 109 [1/1] (0.57ns)   --->   "%add_ln577 = add i3 %select_ln571, i3 1" [patchMaker.cpp:577]   --->   Operation 109 'add' 'add_ln577' <Predicate = (!icmp_ln561)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.70ns)   --->   "%add_ln571_1 = add i6 %indvar_flatten21, i6 1" [patchMaker.cpp:571]   --->   Operation 110 'add' 'add_ln571_1' <Predicate = (!icmp_ln561)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.29ns)   --->   "%select_ln571_2 = select i1 %or_ln565, i6 1, i6 %add_ln571_1" [patchMaker.cpp:571]   --->   Operation 111 'select' 'select_ln571_2' <Predicate = (!icmp_ln561)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln565_1 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:565]   --->   Operation 112 'add' 'add_ln565_1' <Predicate = (!icmp_ln561)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.30ns)   --->   "%select_ln565_2 = select i1 %icmp_ln565, i8 1, i8 %add_ln565_1" [patchMaker.cpp:565]   --->   Operation 113 'select' 'select_ln565_2' <Predicate = (!icmp_ln561)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln561)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln587 = ret" [patchMaker.cpp:587]   --->   Operation 115 'ret' 'ret_ln587' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln540                 (br               ) [ 011000]
indvar_flatten13         (phi              ) [ 001000]
a                        (phi              ) [ 001000]
indvar_flatten           (phi              ) [ 001000]
b                        (phi              ) [ 001000]
c                        (phi              ) [ 001000]
add_ln540_1              (add              ) [ 011000]
specpipeline_ln0         (specpipeline     ) [ 000000]
icmp_ln540               (icmp             ) [ 001000]
br_ln540                 (br               ) [ 000000]
add_ln540                (add              ) [ 000000]
specloopname_ln0         (specloopname     ) [ 000000]
empty                    (speclooptripcount) [ 000000]
icmp_ln544               (icmp             ) [ 000000]
select_ln540             (select           ) [ 000000]
select_ln540_1           (select           ) [ 011000]
zext_ln555               (zext             ) [ 000000]
tmp                      (bitconcatenate   ) [ 000000]
add_ln555                (add              ) [ 000000]
specpipeline_ln0         (specpipeline     ) [ 000000]
xor_ln540                (xor              ) [ 000000]
icmp_ln550               (icmp             ) [ 000000]
and_ln540                (and              ) [ 000000]
add_ln544                (add              ) [ 000000]
specloopname_ln0         (specloopname     ) [ 000000]
or_ln544                 (or               ) [ 000000]
select_ln544             (select           ) [ 000000]
select_ln544_1           (select           ) [ 011000]
zext_ln555_1             (zext             ) [ 000000]
add_ln555_1              (add              ) [ 000000]
tmp_23_cast              (bitconcatenate   ) [ 000000]
specpipeline_ln0         (specpipeline     ) [ 000000]
zext_ln555_2             (zext             ) [ 000000]
add_ln555_2              (add              ) [ 000000]
zext_ln555_3             (zext             ) [ 000000]
patches_superpoints_addr (getelementptr    ) [ 000000]
specloopname_ln550       (specloopname     ) [ 000000]
store_ln555              (store            ) [ 000000]
add_ln550                (add              ) [ 011000]
add_ln544_1              (add              ) [ 000000]
select_ln544_2           (select           ) [ 011000]
br_ln0                   (br               ) [ 011000]
br_ln561                 (br               ) [ 000110]
indvar_flatten59         (phi              ) [ 000010]
a_1                      (phi              ) [ 000010]
indvar_flatten35         (phi              ) [ 000010]
b_3                      (phi              ) [ 000010]
indvar_flatten21         (phi              ) [ 000010]
c_3                      (phi              ) [ 000010]
d                        (phi              ) [ 000010]
add_ln561_1              (add              ) [ 000110]
specpipeline_ln0         (specpipeline     ) [ 000000]
icmp_ln561               (icmp             ) [ 000010]
br_ln561                 (br               ) [ 000000]
add_ln561                (add              ) [ 000000]
specloopname_ln0         (specloopname     ) [ 000000]
empty_39                 (speclooptripcount) [ 000000]
icmp_ln565               (icmp             ) [ 000000]
select_ln561             (select           ) [ 000000]
select_ln561_1           (select           ) [ 000110]
zext_ln582               (zext             ) [ 000000]
tmp_s                    (bitconcatenate   ) [ 000000]
zext_ln582_1             (zext             ) [ 000000]
add_ln582                (add              ) [ 000000]
specpipeline_ln0         (specpipeline     ) [ 000000]
xor_ln561                (xor              ) [ 000000]
icmp_ln577               (icmp             ) [ 000000]
and_ln561                (and              ) [ 000000]
icmp_ln571               (icmp             ) [ 000000]
and_ln561_1              (and              ) [ 000000]
add_ln565                (add              ) [ 000000]
specloopname_ln0         (specloopname     ) [ 000000]
or_ln565                 (or               ) [ 000000]
select_ln565             (select           ) [ 000000]
select_ln565_1           (select           ) [ 000110]
zext_ln582_2             (zext             ) [ 000000]
add_ln582_1              (add              ) [ 000000]
tmp_3                    (bitconcatenate   ) [ 000000]
zext_ln571               (zext             ) [ 000000]
specpipeline_ln0         (specpipeline     ) [ 000000]
xor_ln565                (xor              ) [ 000000]
or_ln565_1               (or               ) [ 000000]
and_ln565                (and              ) [ 000000]
add_ln571                (add              ) [ 000000]
specloopname_ln0         (specloopname     ) [ 000000]
or_ln571                 (or               ) [ 000000]
or_ln571_1               (or               ) [ 000000]
select_ln571             (select           ) [ 000000]
select_ln571_1           (select           ) [ 000110]
zext_ln582_3             (zext             ) [ 000000]
add_ln582_2              (add              ) [ 000000]
trunc_ln582              (trunc            ) [ 000000]
p_shl2_cast              (bitconcatenate   ) [ 000000]
trunc_ln582_1            (trunc            ) [ 000000]
p_shl3_cast              (bitconcatenate   ) [ 000000]
sub_ln582                (sub              ) [ 000000]
specpipeline_ln0         (specpipeline     ) [ 000000]
zext_ln582_4             (zext             ) [ 000000]
add_ln582_3              (add              ) [ 000000]
zext_ln582_5             (zext             ) [ 000000]
patches_parameters_addr  (getelementptr    ) [ 000000]
specloopname_ln577       (specloopname     ) [ 000000]
store_ln582              (store            ) [ 000000]
add_ln577                (add              ) [ 000110]
add_ln571_1              (add              ) [ 000000]
select_ln571_2           (select           ) [ 000110]
add_ln565_1              (add              ) [ 000000]
select_ln565_2           (select           ) [ 000110]
br_ln0                   (br               ) [ 000110]
ret_ln587                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="patches_superpoints">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="patches_parameters">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysSPloop1_initArraysSPloop2_initArraysSPloop3_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysSPloop2_initArraysSPloop3_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysPPloop1_initArraysPPloop3_initArraysPPloop4_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysPPloop2_initArraysPPloop3_initArraysPPloop4_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysPPloop3_initArraysPPloop4_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="patches_superpoints_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="12" slack="0"/>
<pin id="94" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln555_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="12" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln555/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="patches_parameters_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln582_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln582/4 "/>
</bind>
</comp>

<comp id="118" class="1005" name="indvar_flatten13_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="1"/>
<pin id="120" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten13_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="12" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="a_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="1"/>
<pin id="131" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="a_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="indvar_flatten_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="1"/>
<pin id="142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="b_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="1"/>
<pin id="153" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="b_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="c_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="1"/>
<pin id="164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="c_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="indvar_flatten59_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="1"/>
<pin id="175" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="indvar_flatten59_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="a_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="1"/>
<pin id="186" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="a_1_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_1/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="indvar_flatten35_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten35 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvar_flatten35_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten35/4 "/>
</bind>
</comp>

<comp id="206" class="1005" name="b_3_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="1"/>
<pin id="208" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_3 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="b_3_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_3/4 "/>
</bind>
</comp>

<comp id="217" class="1005" name="indvar_flatten21_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="1"/>
<pin id="219" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="indvar_flatten21_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/4 "/>
</bind>
</comp>

<comp id="228" class="1005" name="c_3_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="1"/>
<pin id="230" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_3 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="c_3_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_3/4 "/>
</bind>
</comp>

<comp id="239" class="1005" name="d_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="1"/>
<pin id="241" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="d_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln540_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln540_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln540_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="12" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln540/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln540_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln540/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln544_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln544/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln540_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln540/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln540_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="6" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln540_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln555_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln555/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="6" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln555_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="6" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln555/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="xor_ln540_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln540/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln550_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln550/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="and_ln540_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln540/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln544_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln544/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_ln544_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln544/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln544_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln544_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="0" index="2" bw="3" slack="0"/>
<pin id="350" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544_1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln555_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln555_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln555_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="3" slack="0"/>
<pin id="361" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln555_1/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_23_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23_cast/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln555_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln555_2/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln555_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="0" index="1" bw="5" slack="0"/>
<pin id="379" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln555_2/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln555_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln555_3/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln550_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln550/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln544_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln544_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln544_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544_2/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln561_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln561_1/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln561_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="0" index="1" bw="9" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln561/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln561_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln561/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln565_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln565/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln561_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="3" slack="0"/>
<pin id="435" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln561/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln561_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="6" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln561_1/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln582_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln582/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_s_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="6" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln582_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln582_1/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln582_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="6" slack="0"/>
<pin id="466" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln582/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="xor_ln561_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln561/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln577_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln577/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="and_ln561_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln561/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln571_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="0" index="1" bw="6" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="and_ln561_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln561_1/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln565_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln565/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="or_ln565_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln565/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln565_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="3" slack="0"/>
<pin id="515" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln565/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln565_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="3" slack="0"/>
<pin id="522" dir="0" index="2" bw="3" slack="0"/>
<pin id="523" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln565_1/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln582_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln582_2/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln582_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="0"/>
<pin id="533" dir="0" index="1" bw="3" slack="0"/>
<pin id="534" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln582_1/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="0"/>
<pin id="539" dir="0" index="1" bw="9" slack="0"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln571_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="11" slack="0"/>
<pin id="547" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln571/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="xor_ln565_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln565/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln565_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln565_1/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="and_ln565_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln565/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln571_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln571/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="or_ln571_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln571/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="or_ln571_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln571_1/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln571_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="0" index="2" bw="3" slack="0"/>
<pin id="589" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln571_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="3" slack="0"/>
<pin id="596" dir="0" index="2" bw="3" slack="0"/>
<pin id="597" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571_1/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln582_3_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="0"/>
<pin id="603" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln582_3/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln582_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="11" slack="0"/>
<pin id="607" dir="0" index="1" bw="3" slack="0"/>
<pin id="608" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln582_2/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="trunc_ln582_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="12" slack="0"/>
<pin id="613" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln582/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_shl2_cast_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="12" slack="0"/>
<pin id="617" dir="0" index="1" bw="9" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="trunc_ln582_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="12" slack="0"/>
<pin id="625" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln582_1/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="p_shl3_cast_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="12" slack="0"/>
<pin id="629" dir="0" index="1" bw="11" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sub_ln582_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="0"/>
<pin id="637" dir="0" index="1" bw="12" slack="0"/>
<pin id="638" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln582/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln582_4_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="0"/>
<pin id="643" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln582_4/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln582_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="12" slack="0"/>
<pin id="647" dir="0" index="1" bw="3" slack="0"/>
<pin id="648" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln582_3/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln582_5_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="12" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln582_5/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln577_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln577/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln571_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln571_1/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="select_ln571_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="0" index="2" bw="6" slack="0"/>
<pin id="672" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571_2/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln565_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln565_1/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="select_ln565_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="0" index="2" bw="8" slack="0"/>
<pin id="686" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln565_2/4 "/>
</bind>
</comp>

<comp id="690" class="1005" name="add_ln540_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="0"/>
<pin id="692" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln540_1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="select_ln540_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="0"/>
<pin id="700" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln540_1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="select_ln544_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="3" slack="0"/>
<pin id="705" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="add_ln550_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln550 "/>
</bind>
</comp>

<comp id="713" class="1005" name="select_ln544_2_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544_2 "/>
</bind>
</comp>

<comp id="718" class="1005" name="add_ln561_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="12" slack="0"/>
<pin id="720" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln561_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="select_ln561_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="6" slack="0"/>
<pin id="728" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln561_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="select_ln565_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="3" slack="0"/>
<pin id="733" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln565_1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="select_ln571_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="3" slack="0"/>
<pin id="738" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln571_1 "/>
</bind>
</comp>

<comp id="741" class="1005" name="add_ln577_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="3" slack="0"/>
<pin id="743" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln577 "/>
</bind>
</comp>

<comp id="746" class="1005" name="select_ln571_2_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="6" slack="0"/>
<pin id="748" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln571_2 "/>
</bind>
</comp>

<comp id="751" class="1005" name="select_ln565_2_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln565_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="56" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="56" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="122" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="122" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="133" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="144" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="10" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="155" pin="4"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="268" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="262" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="133" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="282" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="290" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="268" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="166" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="308" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="274" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="320" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="268" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="166" pin="4"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="320" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="326" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="274" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="302" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="54" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="338" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="364" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="391"><net_src comp="338" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="60" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="144" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="62" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="268" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="62" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="393" pin="2"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="177" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="14" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="177" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="188" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="28" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="199" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="70" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="10" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="210" pin="4"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="425" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="419" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="188" pin="4"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="439" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="42" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="447" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="425" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="44" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="243" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="72" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="469" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="221" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="74" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="469" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="431" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="48" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="493" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="425" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="10" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="232" pin="4"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="493" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="499" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="431" pin="3"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="463" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="78" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="42" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="487" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="44" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="425" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="549" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="481" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="555" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="511" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="48" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="561" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="493" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="425" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="10" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="243" pin="4"/><net_sink comp="585" pin=2"/></net>

<net id="598"><net_src comp="561" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="567" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="511" pin="3"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="545" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="82" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="10" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="605" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="84" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="86" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="639"><net_src comp="615" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="627" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="585" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="635" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="660"><net_src comp="585" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="48" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="221" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="28" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="505" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="28" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="662" pin="2"/><net_sink comp="668" pin=2"/></net>

<net id="680"><net_src comp="199" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="62" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="425" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="62" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="676" pin="2"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="250" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="701"><net_src comp="282" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="706"><net_src comp="346" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="711"><net_src comp="387" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="716"><net_src comp="399" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="721"><net_src comp="407" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="729"><net_src comp="439" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="734"><net_src comp="519" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="739"><net_src comp="593" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="744"><net_src comp="656" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="749"><net_src comp="668" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="754"><net_src comp="682" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="199" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: patches_superpoints | {2 }
	Port: patches_parameters | {4 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		add_ln540_1 : 1
		icmp_ln540 : 1
		br_ln540 : 2
		add_ln540 : 1
		icmp_ln544 : 1
		select_ln540 : 2
		select_ln540_1 : 2
		zext_ln555 : 3
		tmp : 3
		add_ln555 : 4
		xor_ln540 : 2
		icmp_ln550 : 1
		and_ln540 : 2
		add_ln544 : 3
		or_ln544 : 2
		select_ln544 : 2
		select_ln544_1 : 2
		zext_ln555_1 : 3
		add_ln555_1 : 4
		tmp_23_cast : 5
		zext_ln555_2 : 3
		add_ln555_2 : 6
		zext_ln555_3 : 7
		patches_superpoints_addr : 8
		store_ln555 : 9
		add_ln550 : 3
		add_ln544_1 : 1
		select_ln544_2 : 2
	State 3
	State 4
		add_ln561_1 : 1
		icmp_ln561 : 1
		br_ln561 : 2
		add_ln561 : 1
		icmp_ln565 : 1
		select_ln561 : 2
		select_ln561_1 : 2
		zext_ln582 : 3
		tmp_s : 3
		zext_ln582_1 : 4
		add_ln582 : 5
		xor_ln561 : 2
		icmp_ln577 : 1
		and_ln561 : 2
		icmp_ln571 : 1
		and_ln561_1 : 2
		add_ln565 : 3
		or_ln565 : 2
		select_ln565 : 2
		select_ln565_1 : 2
		zext_ln582_2 : 3
		add_ln582_1 : 4
		tmp_3 : 5
		zext_ln571 : 6
		xor_ln565 : 2
		or_ln565_1 : 2
		and_ln565 : 2
		add_ln571 : 3
		or_ln571 : 2
		or_ln571_1 : 2
		select_ln571 : 2
		select_ln571_1 : 4
		zext_ln582_3 : 5
		add_ln582_2 : 7
		trunc_ln582 : 8
		p_shl2_cast : 9
		trunc_ln582_1 : 8
		p_shl3_cast : 9
		sub_ln582 : 10
		zext_ln582_4 : 3
		add_ln582_3 : 11
		zext_ln582_5 : 12
		patches_parameters_addr : 13
		store_ln582 : 14
		add_ln577 : 3
		add_ln571_1 : 1
		select_ln571_2 : 2
		add_ln565_1 : 1
		select_ln565_2 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln540_1_fu_250  |    0    |    19   |
|          |    add_ln540_fu_262   |    0    |    13   |
|          |    add_ln555_fu_302   |    0    |    17   |
|          |    add_ln544_fu_326   |    0    |    10   |
|          |   add_ln555_1_fu_358  |    0    |    17   |
|          |   add_ln555_2_fu_376  |    0    |    19   |
|          |    add_ln550_fu_387   |    0    |    12   |
|          |   add_ln544_1_fu_393  |    0    |    15   |
|          |   add_ln561_1_fu_407  |    0    |    19   |
|    add   |    add_ln561_fu_419   |    0    |    13   |
|          |    add_ln582_fu_463   |    0    |    17   |
|          |    add_ln565_fu_499   |    0    |    10   |
|          |   add_ln582_1_fu_531  |    0    |    17   |
|          |    add_ln571_fu_567   |    0    |    10   |
|          |   add_ln582_2_fu_605  |    0    |    18   |
|          |   add_ln582_3_fu_645  |    0    |    17   |
|          |    add_ln577_fu_656   |    0    |    10   |
|          |   add_ln571_1_fu_662  |    0    |    13   |
|          |   add_ln565_1_fu_676  |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln540_fu_256   |    0    |    12   |
|          |   icmp_ln544_fu_268   |    0    |    11   |
|          |   icmp_ln550_fu_314   |    0    |    9    |
|   icmp   |   icmp_ln561_fu_413   |    0    |    12   |
|          |   icmp_ln565_fu_425   |    0    |    11   |
|          |   icmp_ln577_fu_475   |    0    |    8    |
|          |   icmp_ln571_fu_487   |    0    |    10   |
|----------|-----------------------|---------|---------|
|          |  select_ln540_fu_274  |    0    |    3    |
|          | select_ln540_1_fu_282 |    0    |    6    |
|          |  select_ln544_fu_338  |    0    |    5    |
|          | select_ln544_1_fu_346 |    0    |    3    |
|          | select_ln544_2_fu_399 |    0    |    8    |
|          |  select_ln561_fu_431  |    0    |    3    |
|  select  | select_ln561_1_fu_439 |    0    |    6    |
|          |  select_ln565_fu_511  |    0    |    3    |
|          | select_ln565_1_fu_519 |    0    |    3    |
|          |  select_ln571_fu_585  |    0    |    3    |
|          | select_ln571_1_fu_593 |    0    |    3    |
|          | select_ln571_2_fu_668 |    0    |    6    |
|          | select_ln565_2_fu_682 |    0    |    8    |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln582_fu_635   |    0    |    17   |
|----------|-----------------------|---------|---------|
|          |    or_ln544_fu_332    |    0    |    2    |
|          |    or_ln565_fu_505    |    0    |    2    |
|    or    |   or_ln565_1_fu_555   |    0    |    2    |
|          |    or_ln571_fu_573    |    0    |    2    |
|          |   or_ln571_1_fu_579   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    and_ln540_fu_320   |    0    |    2    |
|    and   |    and_ln561_fu_481   |    0    |    2    |
|          |   and_ln561_1_fu_493  |    0    |    2    |
|          |    and_ln565_fu_561   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    xor_ln540_fu_308   |    0    |    2    |
|    xor   |    xor_ln561_fu_469   |    0    |    2    |
|          |    xor_ln565_fu_549   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   zext_ln555_fu_290   |    0    |    0    |
|          |  zext_ln555_1_fu_354  |    0    |    0    |
|          |  zext_ln555_2_fu_372  |    0    |    0    |
|          |  zext_ln555_3_fu_382  |    0    |    0    |
|          |   zext_ln582_fu_447   |    0    |    0    |
|   zext   |  zext_ln582_1_fu_459  |    0    |    0    |
|          |  zext_ln582_2_fu_527  |    0    |    0    |
|          |   zext_ln571_fu_545   |    0    |    0    |
|          |  zext_ln582_3_fu_601  |    0    |    0    |
|          |  zext_ln582_4_fu_641  |    0    |    0    |
|          |  zext_ln582_5_fu_651  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_294      |    0    |    0    |
|          |   tmp_23_cast_fu_364  |    0    |    0    |
|bitconcatenate|      tmp_s_fu_451     |    0    |    0    |
|          |      tmp_3_fu_537     |    0    |    0    |
|          |   p_shl2_cast_fu_615  |    0    |    0    |
|          |   p_shl3_cast_fu_627  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln582_fu_611  |    0    |    0    |
|          |  trunc_ln582_1_fu_623 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   455   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       a_1_reg_184      |    6   |
|        a_reg_129       |    6   |
|   add_ln540_1_reg_690  |   12   |
|    add_ln550_reg_708   |    5   |
|   add_ln561_1_reg_718  |   12   |
|    add_ln577_reg_741   |    3   |
|       b_3_reg_206      |    3   |
|        b_reg_151       |    3   |
|       c_3_reg_228      |    3   |
|        c_reg_162       |    5   |
|        d_reg_239       |    3   |
|indvar_flatten13_reg_118|   12   |
|indvar_flatten21_reg_217|    6   |
|indvar_flatten35_reg_195|    8   |
|indvar_flatten59_reg_173|   12   |
| indvar_flatten_reg_140 |    8   |
| select_ln540_1_reg_698 |    6   |
| select_ln544_1_reg_703 |    3   |
| select_ln544_2_reg_713 |    8   |
| select_ln561_1_reg_726 |    6   |
| select_ln565_1_reg_731 |    3   |
| select_ln565_2_reg_751 |    8   |
| select_ln571_1_reg_736 |    3   |
| select_ln571_2_reg_746 |    6   |
+------------------------+--------+
|          Total         |   150  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   455  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   150  |    -   |
+-----------+--------+--------+
|   Total   |   150  |   455  |
+-----------+--------+--------+
