Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 73e58def40bb435bb2fa19cf5cd72890 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SCI_RECEIVER_tb_behav xil_defaultlib.SCI_RECEIVER_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral_architecture of entity xil_defaultlib.SCI_RECEIVER [\SCI_RECEIVER(baud_counter_top=1...]
Compiling architecture testbench of entity xil_defaultlib.sci_receiver_tb
Built simulation snapshot SCI_RECEIVER_tb_behav
