0.7
2020.2
May  7 2023
15:24:31
C:/Users/danie/Desktop/project_5/project_5.sim/sim_1/synth/func/xsim/tb_uart_func_synth.v,1702351130,verilog,,C:/Users/danie/Desktop/project_5/project_5.srcs/sources_1/imports/Exercise5/uart_rx.v,,glbl;uart_loopback,,,,,,,,
C:/Users/danie/Desktop/project_5/project_5.srcs/sim_1/imports/Exercise5/tb_uart.v,1701916037,verilog,,,,tb_uart,,,,,,,,
C:/Users/danie/Desktop/project_5/project_5.srcs/sources_1/imports/Exercise5/uart_rx.v,1702057602,verilog,,C:/Users/danie/Desktop/project_5/project_5.srcs/sources_1/imports/Exercise5/uart_tx.v,,uart_rx,,,,,,,,
C:/Users/danie/Desktop/project_5/project_5.srcs/sources_1/imports/Exercise5/uart_tx.v,1701916037,verilog,,C:/Users/danie/Desktop/project_5/project_5.srcs/sim_1/imports/Exercise5/tb_uart.v,,uart_tx,,,,,,,,
