// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
{
  "choices": [
    {
      "finish_reason": "stop",
      "index": 0,
      "logprobs": null,
      "text": "always @(posedge clk or negedge reset)\nbegin\n  if (reset)\n    present_state <= 0;\n  else if (in)\n    present_state <= next_state;\n  else\n    present_state <= present_state + 1;\n  out <= present_state;\nend\n"
    },
    {
      "finish_reason": "stop",
      "index": 1,
      "logprobs": null,
      "text": "always @(posedge clk)\nbegin\n  if (reset)\n    next_state <= 0;\n  else if (next_state == 0)\n    if (in)\n      next_state <= 0;\n    else\n      next_state <= 1;\n  else if (next_state == 1)\n    if (in)\n      next_state <= 1;\n    else\n      next_state <= 0;\n  else\n    next_state <= next_state;\n  present_state <= next_state;\nend\n"
    },
    {
      "finish_reason": "stop",
      "index": 2,
      "logprobs": null,
      "text": "always @(posedge clk)\nbegin\n  if (reset) next_state <= 0;\n  else next_state <= in;\n  if (next_state) present_state <= 1;\n  else present_state <= 0;\n  out <= present_state;\nend\n"
    }
  ],
  "created": 1663519336,
  "id": "cmpl-GYpiefdTYnkR1f7dKzng88lCUsWeJ",
  "model": "codegen",
  "object": "text_completion",
  "usage": {
    "completion_tokens": 265,
    "prompt_tokens": 148,
    "total_tokens": 413
  }
}