# do hex_decoder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {hex_decoder.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:52 on Oct 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." hex_decoder.vo 
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	hex_decoder
# End time: 20:13:53 on Oct 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/h/u11/c6/01/gillyuv2/CSC258/Lab2 {/h/u11/c6/01/gillyuv2/CSC258/Lab2/hex_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:53 on Oct 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/h/u11/c6/01/gillyuv2/CSC258/Lab2" /h/u11/c6/01/gillyuv2/CSC258/Lab2/hex_decoder.v 
# -- Compiling module hex_decoder
# -- Compiling module zero
# -- Compiling module one
# -- Compiling module two
# -- Compiling module three
# -- Compiling module four
# -- Compiling module five
# -- Compiling module six
# 
# Top level modules:
# 	hex_decoder
# End time: 20:13:53 on Oct 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  hex_decoder
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" hex_decoder 
# Start time: 20:13:53 on Oct 02,2017
# Loading work.hex_decoder
# Loading work.zero
# Loading work.one
# Loading work.two
# Loading work.three
# Loading work.four
# Loading work.five
# Loading work.six
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# FATAL ERROR: Unable to read lock file necessary for use of uncounted nodelocked license. Exiting.
# End time: 20:18:53 on Oct 02,2017, Elapsed time: 0:05:00
# Errors: 0, Warnings: 0
