Abstract To manage power and memory wall affects, the HPC industry supports FPGA reconfigurable accelerators and vector processing cores for data-intensive scientific applications. FPGA based vector accelerators are used to increase the performance of high-performance application kernels. Adding more vector lanes does not affect the performance, if the processor/memory performance gap dominates. In addition if on/off-chip communication time becomes more critical than computation time, causes performance degradation. The system generates multiple delays due to application’s irregular data arrangement and complex scheduling scheme. Therefore, just like generic scalar processors, all sets of vector machine – vector supercomputers to vector microprocessors – are required to have data management and access units that improve the on/off-chip bandwidth and hide main memory latency. In this work, we propose an Advanced Programmable Vector Memory Controller (PVMC), which boosts noncontiguous vector data accesses by integrating descriptors of memory patterns, a specialized on-chip memory, a memory manager in hardware, and multiple DRAM controllers. We implemented and validated the proposed system on an Altera DE4 FPGA board. The PVMC is also integrated with ARM Cortex-A9 processor on Xilinx Zynq All-Programmable System on Chip architecture. We compare the performance of a system with vector and scalar processors without PVMC. When compared with a baseline vector system, the results show that the PVMC system transfers data sets up to 1.40x to 2.12x faster, achieves between 2.01x to 4.53x of speedup for 10 applications and consumes 2.56 to 4.04 times less energy.
microprocessors     0.9999816047254917^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Central_processing_unit

vector                        0.9999993401074693^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Vector_processor      

architecture                  0.9999968067425978^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Computer_architecture 

processors                    0.9999999828778529^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Central_processing_unit

vector                        0.9999993401074693^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Vector_processor      

vector                        0.9999993401074693^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Vector_processor      

vector supercomputers         1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Vector_processor      

Altera                        1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Altera                

bandwidth                     0.999605003881069^^http://www.w3.org/2001/XMLSchema#double            http://dbpedia.org/resource/Bandwidth_(computing) 

DRAM controllers              1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Memory_controller     

FPGA                          1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Field-programmable_gate_array

accelerators                  1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Hardware_acceleration 

processor                     0.9999999611743541^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Central_processing_unit

vector                        0.9999993401074693^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Vector_processor      

main memory                   0.9986589558437493^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Computer_data_storage 

hardware                      0.65543531555302^^http://www.w3.org/2001/XMLSchema#double             http://dbpedia.org/resource/Computer_hardware     

processor                     0.9999999611743541^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Central_processing_unit

FPGA                          1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Field-programmable_gate_array

scheduling                    1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Scheduling_(computing)

vector                        0.9999993401074693^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Vector_processor      

vector                        0.9999993401074693^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Vector_processor      

computation time              0.6221256375776117^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Computational_complexity_theory

memory manager                0.9999999999995453^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Memory_management     

scalar                        0.9999999999974989^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Scalar_processor      

memory                        0.9023100163171875^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Computer_data_storage 

Xilinx                        1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Xilinx                

energy                        0.9999992384501355^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Energy                

scalar                        0.9999999999974989^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Scalar_processor      

memory wall                   1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Random-access_memory  

vector                        0.9999993401074693^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Vector_processor      

memory                        0.9023100163171875^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Computer_data_storage 

memory latency                0.999908514191062^^http://www.w3.org/2001/XMLSchema#double            http://dbpedia.org/resource/CAS_latency           

data sets                     0.9999995824569813^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Data_set              

memory                        0.9023100163171875^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Computer_data_storage 

speedup                       1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Speedup               

ARM Cortex-A9                 1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/ARM_Cortex-A9_MPCore  

FPGA                          1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Field-programmable_gate_array

reconfigurable                1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Reconfigurable_computing

vector processing             1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Vector_processor      

accelerators                  1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Hardware_acceleration 

Memory Controller             1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Memory_controller     

communication                 0.9999999999470219^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Inter-process_communication

processors                    0.9999999828778529^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Central_processing_unit

kernels                       0.9999859185984495^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Kernel_(computing)    

HPC                           1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Supercomputer         

data management               0.9999945989773432^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Big_data              

