-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity decoder is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    num1 : IN STD_LOGIC_VECTOR (31 downto 0);
    num2 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of decoder is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "decoder_decoder,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a12ti-csg325-1L,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.197069,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=9449,HLS_SYN_LUT=16816,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (47 downto 0) := "000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (47 downto 0) := "000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (47 downto 0) := "000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (47 downto 0) := "000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (47 downto 0) := "000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (47 downto 0) := "000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (47 downto 0) := "000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (47 downto 0) := "000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (47 downto 0) := "000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (47 downto 0) := "001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (47 downto 0) := "010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (47 downto 0) := "100000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv64_4010000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000010000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv28_FFFFFFF : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111111111111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv12_C01 : STD_LOGIC_VECTOR (11 downto 0) := "110000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv29_1 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";

    signal grp_fu_435_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_447 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_fu_453_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_reg_1424 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_51_fu_458_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_51_reg_1429 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_s_reg_1434 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_55_reg_1440 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_decoder_Pipeline_decoder_label0_fu_293_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_1446 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_decoder_Pipeline_decoder_label1_fu_301_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock8_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal k1_2_fu_514_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal k1_2_reg_1456 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal expo1_V_fu_540_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal expo1_V_reg_1463 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_67_fu_600_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Result_67_reg_1470 : STD_LOGIC_VECTOR (27 downto 0);
    signal expo2_V_fu_647_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal expo2_V_reg_1475 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_69_fu_706_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Result_69_reg_1482 : STD_LOGIC_VECTOR (27 downto 0);
    signal k2_4_fu_725_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal k2_4_reg_1487 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln125_fu_732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sext_ln126_fu_736_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_425_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul2_reg_1510 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_430_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul3_reg_1515 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_417_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal dc_reg_1520 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_fu_421_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal dc_1_reg_1525 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_70_reg_1530 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal val_fu_865_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_reg_1535 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_72_reg_1541 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_1_fu_990_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_1_reg_1546 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp1_conv_fu_1011_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp1_conv_reg_1558 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal exp2_conv_fu_1022_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp2_conv_reg_1564 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln147_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln147_reg_1570 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_reg_1574 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_reg_1578 : STD_LOGIC_VECTOR (0 downto 0);
    signal exponent_arr_V_1_fu_1050_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal j_20_fu_1060_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_20_reg_1594 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal j_fu_1091_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_reg_1602 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal carry_V_1_loc_load_reg_1613 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal k_final_fu_1111_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal k_final_reg_1617 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1121_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1622 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_final_1_fu_1129_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal k_final_1_reg_1626 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln256_1_fu_1135_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln256_1_reg_1631 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub228_fu_1140_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub228_reg_1636 : STD_LOGIC_VECTOR (4 downto 0);
    signal opposite_bit_index_final_fu_1177_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal opposite_bit_index_final_reg_1647 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal trunc_ln297_fu_1183_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln297_reg_1653 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_22_fu_1214_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_22_reg_1658 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal p_Result_75_fu_1258_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_75_reg_1664 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_26_fu_1266_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_26_reg_1670 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decoder_Pipeline_decoder_label0_fu_293_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label0_fu_293_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label0_fu_293_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label0_fu_293_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label0_fu_293_cnt1_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_decoder_Pipeline_decoder_label0_fu_293_cnt1_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label0_fu_293_in_1_out : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_decoder_Pipeline_decoder_label0_fu_293_in_1_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label1_fu_301_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label1_fu_301_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label1_fu_301_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label1_fu_301_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label1_fu_301_cnt2_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_decoder_Pipeline_decoder_label1_fu_301_cnt2_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label1_fu_301_in_2_out : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_decoder_Pipeline_decoder_label1_fu_301_in_2_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label2_fu_309_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label2_fu_309_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label2_fu_309_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label2_fu_309_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label2_fu_309_exponent1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decoder_Pipeline_decoder_label2_fu_309_exponent1_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_ce : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_425_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_425_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_425_p_ce : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_1675_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_1675_p_ce : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label2_fu_309_grp_pow_generic_double_s_fu_1678_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decoder_Pipeline_decoder_label2_fu_309_grp_pow_generic_double_s_fu_1678_p_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label4_fu_321_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label4_fu_321_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label4_fu_321_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label4_fu_321_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label4_fu_321_mant2_new_V_1_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decoder_Pipeline_decoder_label4_fu_321_mant2_new_V_1_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label4_fu_321_mant1_new_V_1_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decoder_Pipeline_decoder_label4_fu_321_mant1_new_V_1_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label3_fu_329_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label3_fu_329_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label3_fu_329_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label3_fu_329_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label3_fu_329_exponent2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decoder_Pipeline_decoder_label3_fu_329_exponent2_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_ce : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_425_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_425_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_425_p_ce : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_1675_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_1675_p_ce : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label3_fu_329_grp_pow_generic_double_s_fu_1678_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_decoder_Pipeline_decoder_label3_fu_329_grp_pow_generic_double_s_fu_1678_p_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label9_fu_341_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label9_fu_341_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label9_fu_341_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label9_fu_341_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label9_fu_341_mant2_final_V_8_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decoder_Pipeline_decoder_label9_fu_341_mant2_final_V_8_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label9_fu_341_mant1_final_V_8_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decoder_Pipeline_decoder_label9_fu_341_mant1_final_V_8_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label7_fu_349_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label7_fu_349_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label7_fu_349_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label7_fu_349_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label7_fu_349_mant1_new_new_V_1_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decoder_Pipeline_decoder_label7_fu_349_mant1_new_new_V_1_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label8_fu_356_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label8_fu_356_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label8_fu_356_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label8_fu_356_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label8_fu_356_mant2_final_V_7_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decoder_Pipeline_decoder_label8_fu_356_mant2_final_V_7_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label8_fu_356_mant1_final_V_7_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decoder_Pipeline_decoder_label8_fu_356_mant1_final_V_7_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label10_fu_364_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label10_fu_364_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label10_fu_364_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label10_fu_364_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label10_fu_364_sum_V_2_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decoder_Pipeline_decoder_label10_fu_364_sum_V_2_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label10_fu_364_carry_V_1_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_decoder_Pipeline_decoder_label10_fu_364_carry_V_1_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label5_fu_374_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label5_fu_374_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label5_fu_374_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label5_fu_374_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label5_fu_374_mant2_new_new_V_1_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decoder_Pipeline_decoder_label5_fu_374_mant2_new_new_V_1_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label6_fu_381_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label6_fu_381_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label6_fu_381_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label6_fu_381_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label6_fu_381_mant2_final_V_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decoder_Pipeline_decoder_label6_fu_381_mant2_final_V_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label6_fu_381_mant1_final_V_out : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_decoder_Pipeline_decoder_label6_fu_381_mant1_final_V_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label12_fu_389_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label12_fu_389_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label12_fu_389_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label12_fu_389_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label12_fu_389_result_V_26_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decoder_Pipeline_decoder_label12_fu_389_result_V_26_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label11_fu_395_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label11_fu_395_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label11_fu_395_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label11_fu_395_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label11_fu_395_result_V_25_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decoder_Pipeline_decoder_label11_fu_395_result_V_25_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label14_fu_401_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label14_fu_401_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label14_fu_401_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label14_fu_401_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label14_fu_401_result_V_29_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decoder_Pipeline_decoder_label14_fu_401_result_V_29_out_ap_vld : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label13_fu_409_ap_start : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label13_fu_409_ap_done : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label13_fu_409_ap_idle : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label13_fu_409_ap_ready : STD_LOGIC;
    signal grp_decoder_Pipeline_decoder_label13_fu_409_result_V_28_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decoder_Pipeline_decoder_label13_fu_409_result_V_28_out_ap_vld : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_1678_ap_start : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_1678_ap_done : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_1678_ap_idle : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_1678_ap_ready : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_1678_exp : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pow_generic_double_s_fu_1678_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal mant1_final_V_reg_230 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal mant2_final_V_reg_242 : STD_LOGIC_VECTOR (28 downto 0);
    signal exponent_arr_V_2_reg_254 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_k_final_2_phi_fu_269_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal result_V_reg_275 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_result_V_9_phi_fu_287_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal grp_decoder_Pipeline_decoder_label0_fu_293_ap_start_reg : STD_LOGIC := '0';
    signal cnt1_loc_fu_214 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_1_loc_fu_210 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_decoder_Pipeline_decoder_label1_fu_301_ap_start_reg : STD_LOGIC := '0';
    signal cnt2_loc_fu_206 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_2_loc_fu_202 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_decoder_Pipeline_decoder_label2_fu_309_ap_start_reg : STD_LOGIC := '0';
    signal grp_decoder_Pipeline_decoder_label4_fu_321_ap_start_reg : STD_LOGIC := '0';
    signal grp_decoder_Pipeline_decoder_label3_fu_329_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_decoder_Pipeline_decoder_label9_fu_341_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_decoder_Pipeline_decoder_label7_fu_349_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_decoder_Pipeline_decoder_label8_fu_356_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_decoder_Pipeline_decoder_label10_fu_364_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_decoder_Pipeline_decoder_label5_fu_374_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal grp_decoder_Pipeline_decoder_label6_fu_381_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal grp_decoder_Pipeline_decoder_label12_fu_389_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal grp_decoder_Pipeline_decoder_label11_fu_395_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_decoder_Pipeline_decoder_label14_fu_401_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal grp_decoder_Pipeline_decoder_label13_fu_409_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fu_417_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_417_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_fu_425_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fu_435_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_438_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln40_fu_487_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal cnt1_cast_fu_494_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal k1_1_fu_508_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal k1_fu_502_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln60_fu_521_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln628_fu_525_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln628_fu_531_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln628_fu_535_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln779_fu_498_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln61_fu_545_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln628_fu_555_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln628_1_fu_561_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln628_1_fu_565_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_66_fu_571_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln66_fu_549_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_32_fu_576_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln368_fu_580_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln368_1_fu_584_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln368_fu_588_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln368_1_fu_594_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal select_ln78_fu_613_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln98_fu_628_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln628_1_fu_632_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln628_2_fu_638_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln628_2_fu_642_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln99_fu_651_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln628_1_fu_655_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln628_3_fu_661_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln628_3_fu_665_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_68_fu_671_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln779_1_fu_624_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln103_fu_680_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_33_fu_676_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln368_2_fu_686_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln368_3_fu_690_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln368_2_fu_694_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln368_3_fu_700_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal cnt2_cast_fu_620_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal k2_3_fu_713_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal k2_fu_719_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_V_fu_748_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_71_fu_769_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal mantissa_fu_773_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_V_fu_759_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_fu_787_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_fu_791_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1512_fu_805_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal isNeg_fu_797_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1512_fu_811_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ush_fu_815_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1488_fu_823_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_fu_783_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln1488_fu_827_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal r_V_fu_831_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_fu_843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_22_fu_837_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln818_fu_851_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_855_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_1_fu_873_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_73_fu_894_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal mantissa_1_fu_898_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_V_1_fu_884_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_1_fu_912_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_1_fu_916_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1512_1_fu_930_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal isNeg_2_fu_922_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1512_1_fu_936_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ush_3_fu_940_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1488_1_fu_948_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_1_fu_908_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln1488_1_fu_952_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal r_V_23_fu_956_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_28_fu_968_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_24_fu_962_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln818_1_fu_976_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_980_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_V_5_fu_1006_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_V_8_fu_1017_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln180_fu_1055_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln153_fu_1086_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln255_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln256_fu_1117_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal abscond_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_fu_1153_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal abs_fu_1165_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln288_fu_1173_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_30_fu_1190_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln288_1_fu_1187_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Repl2_5_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln368_fu_1221_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln368_4_fu_1226_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln368_4_fu_1230_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_74_fu_1204_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln368_fu_1236_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln368_5_fu_1248_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln368_1_fu_1242_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln368_5_fu_1252_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_417_ce : STD_LOGIC;
    signal grp_fu_425_ce : STD_LOGIC;
    signal grp_fu_435_ce : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_438_ce : STD_LOGIC;
    signal grp_fu_1675_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1675_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1675_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component decoder_decoder_Pipeline_decoder_label0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num1_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        p_Result_14 : IN STD_LOGIC_VECTOR (0 downto 0);
        cnt1_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        cnt1_out_ap_vld : OUT STD_LOGIC;
        in_1_out : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_1_out_ap_vld : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component decoder_decoder_Pipeline_decoder_label1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num2_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        p_Result_18 : IN STD_LOGIC_VECTOR (0 downto 0);
        cnt2_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        cnt2_out_ap_vld : OUT STD_LOGIC;
        in_2_out : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_2_out_ap_vld : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component decoder_decoder_Pipeline_decoder_label2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        expo1_V : IN STD_LOGIC_VECTOR (1 downto 0);
        exponent1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        exponent1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_417_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_417_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_417_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_417_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_417_p_ce : OUT STD_LOGIC;
        grp_fu_425_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_425_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_425_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_425_p_ce : OUT STD_LOGIC;
        grp_fu_1675_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1675_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1675_p_ce : OUT STD_LOGIC;
        grp_pow_generic_double_s_fu_1678_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_pow_generic_double_s_fu_1678_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_pow_generic_double_s_fu_1678_p_start : OUT STD_LOGIC;
        grp_pow_generic_double_s_fu_1678_p_ready : IN STD_LOGIC;
        grp_pow_generic_double_s_fu_1678_p_done : IN STD_LOGIC;
        grp_pow_generic_double_s_fu_1678_p_idle : IN STD_LOGIC );
    end component;


    component decoder_decoder_Pipeline_decoder_label4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_Result_68 : IN STD_LOGIC_VECTOR (27 downto 0);
        p_Result_70 : IN STD_LOGIC_VECTOR (27 downto 0);
        mant2_new_V_1_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        mant2_new_V_1_out_ap_vld : OUT STD_LOGIC;
        mant1_new_V_1_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        mant1_new_V_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_decoder_Pipeline_decoder_label3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        expo2_V : IN STD_LOGIC_VECTOR (1 downto 0);
        exponent2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        exponent2_out_ap_vld : OUT STD_LOGIC;
        grp_fu_417_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_417_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_417_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_417_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_417_p_ce : OUT STD_LOGIC;
        grp_fu_425_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_425_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_425_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_425_p_ce : OUT STD_LOGIC;
        grp_fu_1675_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1675_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1675_p_ce : OUT STD_LOGIC;
        grp_pow_generic_double_s_fu_1678_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_pow_generic_double_s_fu_1678_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_pow_generic_double_s_fu_1678_p_start : OUT STD_LOGIC;
        grp_pow_generic_double_s_fu_1678_p_ready : IN STD_LOGIC;
        grp_pow_generic_double_s_fu_1678_p_done : IN STD_LOGIC;
        grp_pow_generic_double_s_fu_1678_p_idle : IN STD_LOGIC );
    end component;


    component decoder_decoder_Pipeline_decoder_label9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mant1_new_V_1_reload : IN STD_LOGIC_VECTOR (28 downto 0);
        mant2_new_V_1_reload : IN STD_LOGIC_VECTOR (28 downto 0);
        mant2_final_V_8_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        mant2_final_V_8_out_ap_vld : OUT STD_LOGIC;
        mant1_final_V_8_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        mant1_final_V_8_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_decoder_Pipeline_decoder_label7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        j_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        mant1_new_V_1_reload : IN STD_LOGIC_VECTOR (28 downto 0);
        mant1_new_new_V_1_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        mant1_new_new_V_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_decoder_Pipeline_decoder_label8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mant1_new_new_V_1_reload : IN STD_LOGIC_VECTOR (28 downto 0);
        mant2_new_V_1_reload : IN STD_LOGIC_VECTOR (28 downto 0);
        mant2_final_V_7_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        mant2_final_V_7_out_ap_vld : OUT STD_LOGIC;
        mant1_final_V_7_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        mant1_final_V_7_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_decoder_Pipeline_decoder_label10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mant1_final_V_9 : IN STD_LOGIC_VECTOR (28 downto 0);
        mant2_final_V_9 : IN STD_LOGIC_VECTOR (28 downto 0);
        sum_V_2_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        sum_V_2_out_ap_vld : OUT STD_LOGIC;
        carry_V_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        carry_V_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_decoder_Pipeline_decoder_label5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        j_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        mant2_new_V_1_reload : IN STD_LOGIC_VECTOR (28 downto 0);
        mant2_new_new_V_1_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        mant2_new_new_V_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_decoder_Pipeline_decoder_label6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mant1_new_V_1_reload : IN STD_LOGIC_VECTOR (28 downto 0);
        mant2_new_new_V_1_reload : IN STD_LOGIC_VECTOR (28 downto 0);
        mant2_final_V_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        mant2_final_V_out_ap_vld : OUT STD_LOGIC;
        mant1_final_V_out : OUT STD_LOGIC_VECTOR (28 downto 0);
        mant1_final_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_decoder_Pipeline_decoder_label12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        k_final_1 : IN STD_LOGIC_VECTOR (4 downto 0);
        result_V_26_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        result_V_26_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_decoder_Pipeline_decoder_label11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sub228 : IN STD_LOGIC_VECTOR (4 downto 0);
        result_V_25_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        result_V_25_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_decoder_Pipeline_decoder_label14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_Result_95 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln303 : IN STD_LOGIC_VECTOR (6 downto 0);
        r_V_28 : IN STD_LOGIC_VECTOR (28 downto 0);
        result_V_29_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        result_V_29_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_decoder_Pipeline_decoder_label13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_Result_95 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln303 : IN STD_LOGIC_VECTOR (6 downto 0);
        sum_V_2_reload : IN STD_LOGIC_VECTOR (28 downto 0);
        result_V_28_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        result_V_28_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_pow_generic_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        exp : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component decoder_dadd_64ns_64ns_64_8_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component decoder_dmul_64ns_64ns_64_7_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component decoder_sitodp_32s_64_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component decoder_sitodp_32ns_64_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_decoder_Pipeline_decoder_label0_fu_293 : component decoder_decoder_Pipeline_decoder_label0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label0_fu_293_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label0_fu_293_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label0_fu_293_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label0_fu_293_ap_ready,
        num1_cast => empty_51_reg_1429,
        p_Result_14 => p_Result_s_reg_1434,
        cnt1_out => grp_decoder_Pipeline_decoder_label0_fu_293_cnt1_out,
        cnt1_out_ap_vld => grp_decoder_Pipeline_decoder_label0_fu_293_cnt1_out_ap_vld,
        in_1_out => grp_decoder_Pipeline_decoder_label0_fu_293_in_1_out,
        in_1_out_ap_vld => grp_decoder_Pipeline_decoder_label0_fu_293_in_1_out_ap_vld,
        ap_return => grp_decoder_Pipeline_decoder_label0_fu_293_ap_return);

    grp_decoder_Pipeline_decoder_label1_fu_301 : component decoder_decoder_Pipeline_decoder_label1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label1_fu_301_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label1_fu_301_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label1_fu_301_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label1_fu_301_ap_ready,
        num2_cast => empty_reg_1424,
        p_Result_18 => p_Result_55_reg_1440,
        cnt2_out => grp_decoder_Pipeline_decoder_label1_fu_301_cnt2_out,
        cnt2_out_ap_vld => grp_decoder_Pipeline_decoder_label1_fu_301_cnt2_out_ap_vld,
        in_2_out => grp_decoder_Pipeline_decoder_label1_fu_301_in_2_out,
        in_2_out_ap_vld => grp_decoder_Pipeline_decoder_label1_fu_301_in_2_out_ap_vld,
        ap_return => grp_decoder_Pipeline_decoder_label1_fu_301_ap_return);

    grp_decoder_Pipeline_decoder_label2_fu_309 : component decoder_decoder_Pipeline_decoder_label2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label2_fu_309_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label2_fu_309_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label2_fu_309_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label2_fu_309_ap_ready,
        expo1_V => expo1_V_reg_1463,
        exponent1_out => grp_decoder_Pipeline_decoder_label2_fu_309_exponent1_out,
        exponent1_out_ap_vld => grp_decoder_Pipeline_decoder_label2_fu_309_exponent1_out_ap_vld,
        grp_fu_417_p_din0 => grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_din0,
        grp_fu_417_p_din1 => grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_din1,
        grp_fu_417_p_opcode => grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_opcode,
        grp_fu_417_p_dout0 => grp_fu_417_p2,
        grp_fu_417_p_ce => grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_ce,
        grp_fu_425_p_din0 => grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_425_p_din0,
        grp_fu_425_p_din1 => grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_425_p_din1,
        grp_fu_425_p_dout0 => grp_fu_425_p2,
        grp_fu_425_p_ce => grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_425_p_ce,
        grp_fu_1675_p_din0 => grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_1675_p_din0,
        grp_fu_1675_p_dout0 => grp_fu_1675_p1,
        grp_fu_1675_p_ce => grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_1675_p_ce,
        grp_pow_generic_double_s_fu_1678_p_din1 => grp_decoder_Pipeline_decoder_label2_fu_309_grp_pow_generic_double_s_fu_1678_p_din1,
        grp_pow_generic_double_s_fu_1678_p_dout0 => grp_pow_generic_double_s_fu_1678_ap_return,
        grp_pow_generic_double_s_fu_1678_p_start => grp_decoder_Pipeline_decoder_label2_fu_309_grp_pow_generic_double_s_fu_1678_p_start,
        grp_pow_generic_double_s_fu_1678_p_ready => grp_pow_generic_double_s_fu_1678_ap_ready,
        grp_pow_generic_double_s_fu_1678_p_done => grp_pow_generic_double_s_fu_1678_ap_done,
        grp_pow_generic_double_s_fu_1678_p_idle => grp_pow_generic_double_s_fu_1678_ap_idle);

    grp_decoder_Pipeline_decoder_label4_fu_321 : component decoder_decoder_Pipeline_decoder_label4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label4_fu_321_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label4_fu_321_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label4_fu_321_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label4_fu_321_ap_ready,
        p_Result_68 => p_Result_67_reg_1470,
        p_Result_70 => p_Result_69_reg_1482,
        mant2_new_V_1_out => grp_decoder_Pipeline_decoder_label4_fu_321_mant2_new_V_1_out,
        mant2_new_V_1_out_ap_vld => grp_decoder_Pipeline_decoder_label4_fu_321_mant2_new_V_1_out_ap_vld,
        mant1_new_V_1_out => grp_decoder_Pipeline_decoder_label4_fu_321_mant1_new_V_1_out,
        mant1_new_V_1_out_ap_vld => grp_decoder_Pipeline_decoder_label4_fu_321_mant1_new_V_1_out_ap_vld);

    grp_decoder_Pipeline_decoder_label3_fu_329 : component decoder_decoder_Pipeline_decoder_label3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label3_fu_329_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label3_fu_329_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label3_fu_329_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label3_fu_329_ap_ready,
        expo2_V => expo2_V_reg_1475,
        exponent2_out => grp_decoder_Pipeline_decoder_label3_fu_329_exponent2_out,
        exponent2_out_ap_vld => grp_decoder_Pipeline_decoder_label3_fu_329_exponent2_out_ap_vld,
        grp_fu_417_p_din0 => grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_din0,
        grp_fu_417_p_din1 => grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_din1,
        grp_fu_417_p_opcode => grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_opcode,
        grp_fu_417_p_dout0 => grp_fu_417_p2,
        grp_fu_417_p_ce => grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_ce,
        grp_fu_425_p_din0 => grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_425_p_din0,
        grp_fu_425_p_din1 => grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_425_p_din1,
        grp_fu_425_p_dout0 => grp_fu_425_p2,
        grp_fu_425_p_ce => grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_425_p_ce,
        grp_fu_1675_p_din0 => grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_1675_p_din0,
        grp_fu_1675_p_dout0 => grp_fu_1675_p1,
        grp_fu_1675_p_ce => grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_1675_p_ce,
        grp_pow_generic_double_s_fu_1678_p_din1 => grp_decoder_Pipeline_decoder_label3_fu_329_grp_pow_generic_double_s_fu_1678_p_din1,
        grp_pow_generic_double_s_fu_1678_p_dout0 => grp_pow_generic_double_s_fu_1678_ap_return,
        grp_pow_generic_double_s_fu_1678_p_start => grp_decoder_Pipeline_decoder_label3_fu_329_grp_pow_generic_double_s_fu_1678_p_start,
        grp_pow_generic_double_s_fu_1678_p_ready => grp_pow_generic_double_s_fu_1678_ap_ready,
        grp_pow_generic_double_s_fu_1678_p_done => grp_pow_generic_double_s_fu_1678_ap_done,
        grp_pow_generic_double_s_fu_1678_p_idle => grp_pow_generic_double_s_fu_1678_ap_idle);

    grp_decoder_Pipeline_decoder_label9_fu_341 : component decoder_decoder_Pipeline_decoder_label9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label9_fu_341_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label9_fu_341_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label9_fu_341_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label9_fu_341_ap_ready,
        mant1_new_V_1_reload => grp_decoder_Pipeline_decoder_label4_fu_321_mant1_new_V_1_out,
        mant2_new_V_1_reload => grp_decoder_Pipeline_decoder_label4_fu_321_mant2_new_V_1_out,
        mant2_final_V_8_out => grp_decoder_Pipeline_decoder_label9_fu_341_mant2_final_V_8_out,
        mant2_final_V_8_out_ap_vld => grp_decoder_Pipeline_decoder_label9_fu_341_mant2_final_V_8_out_ap_vld,
        mant1_final_V_8_out => grp_decoder_Pipeline_decoder_label9_fu_341_mant1_final_V_8_out,
        mant1_final_V_8_out_ap_vld => grp_decoder_Pipeline_decoder_label9_fu_341_mant1_final_V_8_out_ap_vld);

    grp_decoder_Pipeline_decoder_label7_fu_349 : component decoder_decoder_Pipeline_decoder_label7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label7_fu_349_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label7_fu_349_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label7_fu_349_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label7_fu_349_ap_ready,
        j_4 => j_20_reg_1594,
        mant1_new_V_1_reload => grp_decoder_Pipeline_decoder_label4_fu_321_mant1_new_V_1_out,
        mant1_new_new_V_1_out => grp_decoder_Pipeline_decoder_label7_fu_349_mant1_new_new_V_1_out,
        mant1_new_new_V_1_out_ap_vld => grp_decoder_Pipeline_decoder_label7_fu_349_mant1_new_new_V_1_out_ap_vld);

    grp_decoder_Pipeline_decoder_label8_fu_356 : component decoder_decoder_Pipeline_decoder_label8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label8_fu_356_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label8_fu_356_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label8_fu_356_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label8_fu_356_ap_ready,
        mant1_new_new_V_1_reload => grp_decoder_Pipeline_decoder_label7_fu_349_mant1_new_new_V_1_out,
        mant2_new_V_1_reload => grp_decoder_Pipeline_decoder_label4_fu_321_mant2_new_V_1_out,
        mant2_final_V_7_out => grp_decoder_Pipeline_decoder_label8_fu_356_mant2_final_V_7_out,
        mant2_final_V_7_out_ap_vld => grp_decoder_Pipeline_decoder_label8_fu_356_mant2_final_V_7_out_ap_vld,
        mant1_final_V_7_out => grp_decoder_Pipeline_decoder_label8_fu_356_mant1_final_V_7_out,
        mant1_final_V_7_out_ap_vld => grp_decoder_Pipeline_decoder_label8_fu_356_mant1_final_V_7_out_ap_vld);

    grp_decoder_Pipeline_decoder_label10_fu_364 : component decoder_decoder_Pipeline_decoder_label10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label10_fu_364_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label10_fu_364_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label10_fu_364_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label10_fu_364_ap_ready,
        mant1_final_V_9 => mant1_final_V_reg_230,
        mant2_final_V_9 => mant2_final_V_reg_242,
        sum_V_2_out => grp_decoder_Pipeline_decoder_label10_fu_364_sum_V_2_out,
        sum_V_2_out_ap_vld => grp_decoder_Pipeline_decoder_label10_fu_364_sum_V_2_out_ap_vld,
        carry_V_1_out => grp_decoder_Pipeline_decoder_label10_fu_364_carry_V_1_out,
        carry_V_1_out_ap_vld => grp_decoder_Pipeline_decoder_label10_fu_364_carry_V_1_out_ap_vld);

    grp_decoder_Pipeline_decoder_label5_fu_374 : component decoder_decoder_Pipeline_decoder_label5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label5_fu_374_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label5_fu_374_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label5_fu_374_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label5_fu_374_ap_ready,
        j_2 => j_reg_1602,
        mant2_new_V_1_reload => grp_decoder_Pipeline_decoder_label4_fu_321_mant2_new_V_1_out,
        mant2_new_new_V_1_out => grp_decoder_Pipeline_decoder_label5_fu_374_mant2_new_new_V_1_out,
        mant2_new_new_V_1_out_ap_vld => grp_decoder_Pipeline_decoder_label5_fu_374_mant2_new_new_V_1_out_ap_vld);

    grp_decoder_Pipeline_decoder_label6_fu_381 : component decoder_decoder_Pipeline_decoder_label6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label6_fu_381_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label6_fu_381_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label6_fu_381_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label6_fu_381_ap_ready,
        mant1_new_V_1_reload => grp_decoder_Pipeline_decoder_label4_fu_321_mant1_new_V_1_out,
        mant2_new_new_V_1_reload => grp_decoder_Pipeline_decoder_label5_fu_374_mant2_new_new_V_1_out,
        mant2_final_V_out => grp_decoder_Pipeline_decoder_label6_fu_381_mant2_final_V_out,
        mant2_final_V_out_ap_vld => grp_decoder_Pipeline_decoder_label6_fu_381_mant2_final_V_out_ap_vld,
        mant1_final_V_out => grp_decoder_Pipeline_decoder_label6_fu_381_mant1_final_V_out,
        mant1_final_V_out_ap_vld => grp_decoder_Pipeline_decoder_label6_fu_381_mant1_final_V_out_ap_vld);

    grp_decoder_Pipeline_decoder_label12_fu_389 : component decoder_decoder_Pipeline_decoder_label12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label12_fu_389_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label12_fu_389_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label12_fu_389_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label12_fu_389_ap_ready,
        k_final_1 => trunc_ln256_1_reg_1631,
        result_V_26_out => grp_decoder_Pipeline_decoder_label12_fu_389_result_V_26_out,
        result_V_26_out_ap_vld => grp_decoder_Pipeline_decoder_label12_fu_389_result_V_26_out_ap_vld);

    grp_decoder_Pipeline_decoder_label11_fu_395 : component decoder_decoder_Pipeline_decoder_label11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label11_fu_395_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label11_fu_395_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label11_fu_395_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label11_fu_395_ap_ready,
        sub228 => sub228_reg_1636,
        result_V_25_out => grp_decoder_Pipeline_decoder_label11_fu_395_result_V_25_out,
        result_V_25_out_ap_vld => grp_decoder_Pipeline_decoder_label11_fu_395_result_V_25_out_ap_vld);

    grp_decoder_Pipeline_decoder_label14_fu_401 : component decoder_decoder_Pipeline_decoder_label14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label14_fu_401_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label14_fu_401_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label14_fu_401_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label14_fu_401_ap_ready,
        p_Result_95 => p_Result_75_reg_1664,
        sext_ln303 => j_22_reg_1658,
        r_V_28 => r_V_26_reg_1670,
        result_V_29_out => grp_decoder_Pipeline_decoder_label14_fu_401_result_V_29_out,
        result_V_29_out_ap_vld => grp_decoder_Pipeline_decoder_label14_fu_401_result_V_29_out_ap_vld);

    grp_decoder_Pipeline_decoder_label13_fu_409 : component decoder_decoder_Pipeline_decoder_label13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_Pipeline_decoder_label13_fu_409_ap_start,
        ap_done => grp_decoder_Pipeline_decoder_label13_fu_409_ap_done,
        ap_idle => grp_decoder_Pipeline_decoder_label13_fu_409_ap_idle,
        ap_ready => grp_decoder_Pipeline_decoder_label13_fu_409_ap_ready,
        p_Result_95 => p_Result_75_reg_1664,
        sext_ln303 => j_22_reg_1658,
        sum_V_2_reload => grp_decoder_Pipeline_decoder_label10_fu_364_sum_V_2_out,
        result_V_28_out => grp_decoder_Pipeline_decoder_label13_fu_409_result_V_28_out,
        result_V_28_out_ap_vld => grp_decoder_Pipeline_decoder_label13_fu_409_result_V_28_out_ap_vld);

    grp_pow_generic_double_s_fu_1678 : component decoder_pow_generic_double_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pow_generic_double_s_fu_1678_ap_start,
        ap_done => grp_pow_generic_double_s_fu_1678_ap_done,
        ap_idle => grp_pow_generic_double_s_fu_1678_ap_idle,
        ap_ready => grp_pow_generic_double_s_fu_1678_ap_ready,
        exp => grp_pow_generic_double_s_fu_1678_exp,
        ap_return => grp_pow_generic_double_s_fu_1678_ap_return);

    dadd_64ns_64ns_64_8_full_dsp_1_U73 : component decoder_dadd_64ns_64ns_64_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_417_p0,
        din1 => grp_fu_417_p1,
        ce => grp_fu_417_ce,
        dout => grp_fu_417_p2);

    dadd_64ns_64ns_64_8_full_dsp_1_U74 : component decoder_dadd_64ns_64ns_64_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul3_reg_1515,
        din1 => reg_447,
        ce => ap_const_logic_1,
        dout => grp_fu_421_p2);

    dmul_64ns_64ns_64_7_max_dsp_1_U75 : component decoder_dmul_64ns_64ns_64_7_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_425_p0,
        din1 => grp_fu_425_p1,
        ce => grp_fu_425_ce,
        dout => grp_fu_425_p2);

    dmul_64ns_64ns_64_7_max_dsp_1_U76 : component decoder_dmul_64ns_64ns_64_7_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_447,
        din1 => ap_const_lv64_4010000000000000,
        ce => ap_const_logic_1,
        dout => grp_fu_430_p2);

    sitodp_32s_64_6_no_dsp_1_U77 : component decoder_sitodp_32s_64_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_435_p0,
        ce => grp_fu_435_ce,
        dout => grp_fu_435_p1);

    sitodp_32s_64_6_no_dsp_1_U78 : component decoder_sitodp_32s_64_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_438_p0,
        ce => grp_fu_438_ce,
        dout => grp_fu_438_p1);

    sitodp_32ns_64_6_no_dsp_1_U79 : component decoder_sitodp_32ns_64_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1675_p0,
        ce => grp_fu_1675_ce,
        dout => grp_fu_1675_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label0_fu_293_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label0_fu_293_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    grp_decoder_Pipeline_decoder_label0_fu_293_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label0_fu_293_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label0_fu_293_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label10_fu_364_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label10_fu_364_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    grp_decoder_Pipeline_decoder_label10_fu_364_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label10_fu_364_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label10_fu_364_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label11_fu_395_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label11_fu_395_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_29_fu_1121_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                    grp_decoder_Pipeline_decoder_label11_fu_395_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label11_fu_395_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label11_fu_395_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label12_fu_389_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label12_fu_389_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_29_fu_1121_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                    grp_decoder_Pipeline_decoder_label12_fu_389_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label12_fu_389_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label12_fu_389_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label13_fu_409_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label13_fu_409_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state45) and (carry_V_1_loc_load_reg_1613 = ap_const_lv1_1))) then 
                    grp_decoder_Pipeline_decoder_label13_fu_409_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label13_fu_409_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label13_fu_409_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label14_fu_401_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label14_fu_401_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state45) and (carry_V_1_loc_load_reg_1613 = ap_const_lv1_0))) then 
                    grp_decoder_Pipeline_decoder_label14_fu_401_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label14_fu_401_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label14_fu_401_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label1_fu_301_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label1_fu_301_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    grp_decoder_Pipeline_decoder_label1_fu_301_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label1_fu_301_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label1_fu_301_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label2_fu_309_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label2_fu_309_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_decoder_Pipeline_decoder_label2_fu_309_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label2_fu_309_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label2_fu_309_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label3_fu_329_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label3_fu_329_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_decoder_Pipeline_decoder_label3_fu_329_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label3_fu_329_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label3_fu_329_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label4_fu_321_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label4_fu_321_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_decoder_Pipeline_decoder_label4_fu_321_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label4_fu_321_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label4_fu_321_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label5_fu_374_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label5_fu_374_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                    grp_decoder_Pipeline_decoder_label5_fu_374_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label5_fu_374_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label5_fu_374_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label6_fu_381_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label6_fu_381_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                    grp_decoder_Pipeline_decoder_label6_fu_381_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label6_fu_381_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label6_fu_381_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label7_fu_349_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label7_fu_349_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_decoder_Pipeline_decoder_label7_fu_349_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label7_fu_349_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label7_fu_349_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label8_fu_356_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label8_fu_356_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_decoder_Pipeline_decoder_label8_fu_356_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label8_fu_356_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label8_fu_356_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_Pipeline_decoder_label9_fu_341_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_Pipeline_decoder_label9_fu_341_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln175_fu_1034_p2 = ap_const_lv1_0) and (icmp_ln147_fu_1028_p2 = ap_const_lv1_0))) then 
                    grp_decoder_Pipeline_decoder_label9_fu_341_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_Pipeline_decoder_label9_fu_341_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_Pipeline_decoder_label9_fu_341_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    exponent_arr_V_2_reg_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state35) and (icmp_ln147_reg_1570 = ap_const_lv1_1))) then 
                exponent_arr_V_2_reg_254 <= expo1_V_reg_1463;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state35) and (icmp_ln175_reg_1574 = ap_const_lv1_1) and (icmp_ln147_reg_1570 = ap_const_lv1_0))) then 
                exponent_arr_V_2_reg_254 <= expo2_V_reg_1475;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                exponent_arr_V_2_reg_254 <= exponent_arr_V_1_fu_1050_p3;
            end if; 
        end if;
    end process;

    mant1_final_V_reg_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state35) and (icmp_ln147_reg_1570 = ap_const_lv1_1))) then 
                mant1_final_V_reg_230 <= grp_decoder_Pipeline_decoder_label6_fu_381_mant1_final_V_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state35) and (icmp_ln175_reg_1574 = ap_const_lv1_1) and (icmp_ln147_reg_1570 = ap_const_lv1_0))) then 
                mant1_final_V_reg_230 <= grp_decoder_Pipeline_decoder_label8_fu_356_mant1_final_V_7_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                mant1_final_V_reg_230 <= grp_decoder_Pipeline_decoder_label9_fu_341_mant1_final_V_8_out;
            end if; 
        end if;
    end process;

    mant2_final_V_reg_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state35) and (icmp_ln147_reg_1570 = ap_const_lv1_1))) then 
                mant2_final_V_reg_242 <= grp_decoder_Pipeline_decoder_label6_fu_381_mant2_final_V_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state35) and (icmp_ln175_reg_1574 = ap_const_lv1_1) and (icmp_ln147_reg_1570 = ap_const_lv1_0))) then 
                mant2_final_V_reg_242 <= grp_decoder_Pipeline_decoder_label8_fu_356_mant2_final_V_7_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                mant2_final_V_reg_242 <= grp_decoder_Pipeline_decoder_label9_fu_341_mant2_final_V_8_out;
            end if; 
        end if;
    end process;

    result_V_reg_275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                if ((tmp_29_reg_1622 = ap_const_lv1_1)) then 
                    result_V_reg_275 <= grp_decoder_Pipeline_decoder_label11_fu_395_result_V_25_out;
                elsif ((tmp_29_reg_1622 = ap_const_lv1_0)) then 
                    result_V_reg_275 <= grp_decoder_Pipeline_decoder_label12_fu_389_result_V_26_out;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                carry_V_1_loc_load_reg_1613 <= grp_decoder_Pipeline_decoder_label10_fu_364_carry_V_1_out;
                k_final_reg_1617 <= k_final_fu_1111_p3;
                tmp_29_reg_1622 <= k_final_fu_1111_p3(5 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_decoder_Pipeline_decoder_label0_fu_293_cnt1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                cnt1_loc_fu_214 <= grp_decoder_Pipeline_decoder_label0_fu_293_cnt1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_decoder_Pipeline_decoder_label1_fu_301_cnt2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                cnt2_loc_fu_206 <= grp_decoder_Pipeline_decoder_label1_fu_301_cnt2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                dc_1_reg_1525 <= grp_fu_421_p2;
                dc_reg_1520 <= grp_fu_417_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_51_reg_1429 <= empty_51_fu_458_p1;
                empty_reg_1424 <= empty_fu_453_p1;
                p_Result_55_reg_1440 <= num2(30 downto 30);
                p_Result_s_reg_1434 <= num1(30 downto 30);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                exp1_conv_reg_1558 <= exp1_conv_fu_1011_p3;
                exp2_conv_reg_1564 <= exp2_conv_fu_1022_p3;
                icmp_ln147_reg_1570 <= icmp_ln147_fu_1028_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                expo1_V_reg_1463 <= expo1_V_fu_540_p1;
                expo2_V_reg_1475 <= expo2_V_fu_647_p1;
                k1_2_reg_1456 <= k1_2_fu_514_p3;
                k2_4_reg_1487 <= k2_4_fu_725_p3;
                p_Result_67_reg_1470 <= p_Result_67_fu_600_p2;
                p_Result_69_reg_1482 <= p_Result_69_fu_706_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln147_fu_1028_p2 = ap_const_lv1_0))) then
                icmp_ln175_reg_1574 <= icmp_ln175_fu_1034_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln175_fu_1034_p2 = ap_const_lv1_0) and (icmp_ln147_fu_1028_p2 = ap_const_lv1_0))) then
                icmp_ln216_reg_1578 <= icmp_ln216_fu_1040_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_decoder_Pipeline_decoder_label0_fu_293_in_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                in_1_loc_fu_210 <= grp_decoder_Pipeline_decoder_label0_fu_293_in_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_decoder_Pipeline_decoder_label1_fu_301_in_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                in_2_loc_fu_202 <= grp_decoder_Pipeline_decoder_label1_fu_301_in_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                j_20_reg_1594 <= j_20_fu_1060_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                j_22_reg_1658 <= j_22_fu_1214_p2;
                p_Result_75_reg_1664 <= p_Result_75_fu_1258_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                j_reg_1602 <= j_fu_1091_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_29_fu_1121_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                k_final_1_reg_1626 <= k_final_1_fu_1129_p2;
                trunc_ln256_1_reg_1631 <= trunc_ln256_1_fu_1135_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                mul2_reg_1510 <= grp_fu_425_p2;
                mul3_reg_1515 <= grp_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                opposite_bit_index_final_reg_1647 <= opposite_bit_index_final_fu_1177_p2;
                trunc_ln297_reg_1653 <= trunc_ln297_fu_1183_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                p_Result_70_reg_1530 <= data_V_fu_748_p1(63 downto 63);
                p_Result_72_reg_1541 <= data_V_1_fu_873_p1(63 downto 63);
                val_1_reg_1546 <= val_1_fu_990_p3;
                val_reg_1535 <= val_fu_865_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state45) and (carry_V_1_loc_load_reg_1613 = ap_const_lv1_0))) then
                    r_V_26_reg_1670(28 downto 1) <= r_V_26_fu_1266_p2(28 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state9))) then
                reg_441 <= grp_fu_435_p1;
                reg_447 <= grp_fu_438_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_29_fu_1121_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                sub228_reg_1636 <= sub228_fu_1140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                targetBlock8_reg_1451 <= grp_decoder_Pipeline_decoder_label1_fu_301_ap_return;
                targetBlock_reg_1446 <= grp_decoder_Pipeline_decoder_label0_fu_293_ap_return;
            end if;
        end if;
    end process;
    r_V_26_reg_1670(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state26, icmp_ln147_fu_1028_p2, icmp_ln175_fu_1034_p2, carry_V_1_loc_load_reg_1613, ap_CS_fsm_state41, tmp_29_fu_1121_p3, ap_CS_fsm_state45, grp_decoder_Pipeline_decoder_label3_fu_329_ap_done, grp_decoder_Pipeline_decoder_label9_fu_341_ap_done, grp_decoder_Pipeline_decoder_label7_fu_349_ap_done, grp_decoder_Pipeline_decoder_label8_fu_356_ap_done, grp_decoder_Pipeline_decoder_label10_fu_364_ap_done, grp_decoder_Pipeline_decoder_label5_fu_374_ap_done, grp_decoder_Pipeline_decoder_label6_fu_381_ap_done, grp_decoder_Pipeline_decoder_label12_fu_389_ap_done, grp_decoder_Pipeline_decoder_label11_fu_395_ap_done, grp_decoder_Pipeline_decoder_label14_fu_401_ap_done, grp_decoder_Pipeline_decoder_label13_fu_409_ap_done, ap_CS_fsm_state6, ap_CS_fsm_state27, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state40, ap_CS_fsm_state37, ap_CS_fsm_state39, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, ap_CS_fsm_state48, ap_block_state4_on_subcall_done, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_decoder_Pipeline_decoder_label3_fu_329_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln175_fu_1034_p2 = ap_const_lv1_1) and (icmp_ln147_fu_1028_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln175_fu_1034_p2 = ap_const_lv1_0) and (icmp_ln147_fu_1028_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state27 => 
                if (((grp_decoder_Pipeline_decoder_label9_fu_341_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((grp_decoder_Pipeline_decoder_label7_fu_349_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((grp_decoder_Pipeline_decoder_label8_fu_356_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((grp_decoder_Pipeline_decoder_label5_fu_374_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((grp_decoder_Pipeline_decoder_label6_fu_381_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                if (((grp_decoder_Pipeline_decoder_label10_fu_364_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                if (((tmp_29_fu_1121_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state42 => 
                if (((grp_decoder_Pipeline_decoder_label12_fu_389_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state44 => 
                if (((grp_decoder_Pipeline_decoder_label11_fu_395_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state45) and (carry_V_1_loc_load_reg_1613 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state46 => 
                if (((grp_decoder_Pipeline_decoder_label14_fu_401_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state48 => 
                if (((grp_decoder_Pipeline_decoder_label13_fu_409_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    abs_fu_1165_p3 <= 
        ap_phi_mux_k_final_2_phi_fu_269_p4 when (abscond_fu_1159_p2(0) = '1') else 
        neg_fu_1153_p2;
    abscond_fu_1159_p2 <= "1" when (signed(ap_phi_mux_k_final_2_phi_fu_269_p4) > signed(ap_const_lv6_0)) else "0";
    add_ln180_fu_1055_p2 <= std_logic_vector(unsigned(exp1_conv_reg_1558) + unsigned(ap_const_lv32_1C));
    add_ln368_fu_1221_p2 <= std_logic_vector(unsigned(trunc_ln297_reg_1653) + unsigned(ap_const_lv5_1E));
    add_ln515_1_fu_916_p2 <= std_logic_vector(unsigned(zext_ln515_1_fu_912_p1) + unsigned(ap_const_lv12_C01));
    add_ln515_fu_791_p2 <= std_logic_vector(unsigned(zext_ln515_fu_787_p1) + unsigned(ap_const_lv12_C01));
    add_ln628_1_fu_632_p2 <= std_logic_vector(unsigned(trunc_ln98_fu_628_p1) + unsigned(ap_const_lv5_1E));
    add_ln628_fu_525_p2 <= std_logic_vector(unsigned(trunc_ln60_fu_521_p1) + unsigned(ap_const_lv5_1E));
    and_ln368_1_fu_1242_p2 <= (xor_ln368_fu_1236_p2 and p_Result_74_fu_1204_p4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;
    ap_ST_fsm_state1_blk <= ap_const_logic_0;
    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(grp_decoder_Pipeline_decoder_label9_fu_341_ap_done)
    begin
        if ((grp_decoder_Pipeline_decoder_label9_fu_341_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_decoder_Pipeline_decoder_label7_fu_349_ap_done)
    begin
        if ((grp_decoder_Pipeline_decoder_label7_fu_349_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_decoder_Pipeline_decoder_label8_fu_356_ap_done)
    begin
        if ((grp_decoder_Pipeline_decoder_label8_fu_356_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;

    ap_ST_fsm_state37_blk_assign_proc : process(grp_decoder_Pipeline_decoder_label5_fu_374_ap_done)
    begin
        if ((grp_decoder_Pipeline_decoder_label5_fu_374_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(grp_decoder_Pipeline_decoder_label6_fu_381_ap_done)
    begin
        if ((grp_decoder_Pipeline_decoder_label6_fu_381_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(grp_decoder_Pipeline_decoder_label10_fu_364_ap_done)
    begin
        if ((grp_decoder_Pipeline_decoder_label10_fu_364_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(grp_decoder_Pipeline_decoder_label12_fu_389_ap_done)
    begin
        if ((grp_decoder_Pipeline_decoder_label12_fu_389_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;

    ap_ST_fsm_state44_blk_assign_proc : process(grp_decoder_Pipeline_decoder_label11_fu_395_ap_done)
    begin
        if ((grp_decoder_Pipeline_decoder_label11_fu_395_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state45_blk <= ap_const_logic_0;

    ap_ST_fsm_state46_blk_assign_proc : process(grp_decoder_Pipeline_decoder_label14_fu_401_ap_done)
    begin
        if ((grp_decoder_Pipeline_decoder_label14_fu_401_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state46_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state46_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state47_blk <= ap_const_logic_0;

    ap_ST_fsm_state48_blk_assign_proc : process(grp_decoder_Pipeline_decoder_label13_fu_409_ap_done)
    begin
        if ((grp_decoder_Pipeline_decoder_label13_fu_409_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_decoder_Pipeline_decoder_label3_fu_329_ap_done)
    begin
        if ((grp_decoder_Pipeline_decoder_label3_fu_329_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(grp_decoder_Pipeline_decoder_label0_fu_293_ap_done, grp_decoder_Pipeline_decoder_label1_fu_301_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_decoder_Pipeline_decoder_label1_fu_301_ap_done = ap_const_logic_0) or (grp_decoder_Pipeline_decoder_label0_fu_293_ap_done = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_decoder_Pipeline_decoder_label2_fu_309_ap_done, grp_decoder_Pipeline_decoder_label4_fu_321_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_decoder_Pipeline_decoder_label4_fu_321_ap_done = ap_const_logic_0) or (grp_decoder_Pipeline_decoder_label2_fu_309_ap_done = ap_const_logic_0));
    end process;


    ap_phi_mux_k_final_2_phi_fu_269_p4_assign_proc : process(k_final_reg_1617, tmp_29_reg_1622, k_final_1_reg_1626, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
            if ((tmp_29_reg_1622 = ap_const_lv1_1)) then 
                ap_phi_mux_k_final_2_phi_fu_269_p4 <= k_final_reg_1617;
            elsif ((tmp_29_reg_1622 = ap_const_lv1_0)) then 
                ap_phi_mux_k_final_2_phi_fu_269_p4 <= k_final_1_reg_1626;
            else 
                ap_phi_mux_k_final_2_phi_fu_269_p4 <= "XXXXXX";
            end if;
        else 
            ap_phi_mux_k_final_2_phi_fu_269_p4 <= "XXXXXX";
        end if; 
    end process;


    ap_phi_mux_result_V_9_phi_fu_287_p4_assign_proc : process(carry_V_1_loc_load_reg_1613, grp_decoder_Pipeline_decoder_label14_fu_401_result_V_29_out, grp_decoder_Pipeline_decoder_label13_fu_409_result_V_28_out, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
            if ((carry_V_1_loc_load_reg_1613 = ap_const_lv1_1)) then 
                ap_phi_mux_result_V_9_phi_fu_287_p4 <= grp_decoder_Pipeline_decoder_label13_fu_409_result_V_28_out;
            elsif ((carry_V_1_loc_load_reg_1613 = ap_const_lv1_0)) then 
                ap_phi_mux_result_V_9_phi_fu_287_p4 <= grp_decoder_Pipeline_decoder_label14_fu_401_result_V_29_out;
            else 
                ap_phi_mux_result_V_9_phi_fu_287_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_result_V_9_phi_fu_287_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ap_return <= ap_phi_mux_result_V_9_phi_fu_287_p4;
    cnt1_cast_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cnt1_loc_fu_214),6));
    cnt2_cast_fu_620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cnt2_loc_fu_206),6));
    data_V_1_fu_873_p1 <= dc_1_reg_1525;
    data_V_fu_748_p1 <= dc_reg_1520;
    empty_51_fu_458_p1 <= num1(31 - 1 downto 0);
    empty_fu_453_p1 <= num2(31 - 1 downto 0);
    exp1_conv_fu_1011_p3 <= 
        result_V_5_fu_1006_p2 when (p_Result_70_reg_1530(0) = '1') else 
        val_reg_1535;
    exp2_conv_fu_1022_p3 <= 
        result_V_8_fu_1017_p2 when (p_Result_72_reg_1541(0) = '1') else 
        val_1_reg_1546;
    expo1_V_fu_540_p1 <= lshr_ln628_fu_535_p2(2 - 1 downto 0);
    expo2_V_fu_647_p1 <= lshr_ln628_2_fu_642_p2(2 - 1 downto 0);
    exponent_arr_V_1_fu_1050_p3 <= 
        expo1_V_reg_1463 when (icmp_ln216_reg_1578(0) = '1') else 
        expo2_V_reg_1475;
    grp_decoder_Pipeline_decoder_label0_fu_293_ap_start <= grp_decoder_Pipeline_decoder_label0_fu_293_ap_start_reg;
    grp_decoder_Pipeline_decoder_label10_fu_364_ap_start <= grp_decoder_Pipeline_decoder_label10_fu_364_ap_start_reg;
    grp_decoder_Pipeline_decoder_label11_fu_395_ap_start <= grp_decoder_Pipeline_decoder_label11_fu_395_ap_start_reg;
    grp_decoder_Pipeline_decoder_label12_fu_389_ap_start <= grp_decoder_Pipeline_decoder_label12_fu_389_ap_start_reg;
    grp_decoder_Pipeline_decoder_label13_fu_409_ap_start <= grp_decoder_Pipeline_decoder_label13_fu_409_ap_start_reg;
    grp_decoder_Pipeline_decoder_label14_fu_401_ap_start <= grp_decoder_Pipeline_decoder_label14_fu_401_ap_start_reg;
    grp_decoder_Pipeline_decoder_label1_fu_301_ap_start <= grp_decoder_Pipeline_decoder_label1_fu_301_ap_start_reg;
    grp_decoder_Pipeline_decoder_label2_fu_309_ap_start <= grp_decoder_Pipeline_decoder_label2_fu_309_ap_start_reg;
    grp_decoder_Pipeline_decoder_label3_fu_329_ap_start <= grp_decoder_Pipeline_decoder_label3_fu_329_ap_start_reg;
    grp_decoder_Pipeline_decoder_label4_fu_321_ap_start <= grp_decoder_Pipeline_decoder_label4_fu_321_ap_start_reg;
    grp_decoder_Pipeline_decoder_label5_fu_374_ap_start <= grp_decoder_Pipeline_decoder_label5_fu_374_ap_start_reg;
    grp_decoder_Pipeline_decoder_label6_fu_381_ap_start <= grp_decoder_Pipeline_decoder_label6_fu_381_ap_start_reg;
    grp_decoder_Pipeline_decoder_label7_fu_349_ap_start <= grp_decoder_Pipeline_decoder_label7_fu_349_ap_start_reg;
    grp_decoder_Pipeline_decoder_label8_fu_356_ap_start <= grp_decoder_Pipeline_decoder_label8_fu_356_ap_start_reg;
    grp_decoder_Pipeline_decoder_label9_fu_341_ap_start <= grp_decoder_Pipeline_decoder_label9_fu_341_ap_start_reg;

    grp_fu_1675_ce_assign_proc : process(ap_CS_fsm_state4, grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_1675_p_ce, grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_1675_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1675_ce <= grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_1675_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1675_ce <= grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_1675_p_ce;
        else 
            grp_fu_1675_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1675_p0_assign_proc : process(ap_CS_fsm_state4, grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_1675_p_din0, grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_1675_p_din0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1675_p0 <= grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_1675_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1675_p0 <= grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_1675_p_din0;
        else 
            grp_fu_1675_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_417_ce_assign_proc : process(ap_CS_fsm_state4, grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_ce, grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_417_ce <= grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_417_ce <= grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_ce;
        else 
            grp_fu_417_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_417_p0_assign_proc : process(ap_CS_fsm_state4, mul2_reg_1510, grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_din0, grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_417_p0 <= grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_417_p0 <= grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_417_p0 <= mul2_reg_1510;
        else 
            grp_fu_417_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_417_p1_assign_proc : process(reg_441, ap_CS_fsm_state4, grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_din1, grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_417_p1 <= grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_417_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_417_p1 <= grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_417_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_417_p1 <= reg_441;
        else 
            grp_fu_417_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_425_ce_assign_proc : process(ap_CS_fsm_state4, grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_425_p_ce, grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_425_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_425_ce <= grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_425_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_425_ce <= grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_425_p_ce;
        else 
            grp_fu_425_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_425_p0_assign_proc : process(reg_441, ap_CS_fsm_state4, grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_425_p_din0, grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_425_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_425_p0 <= grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_425_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_425_p0 <= grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_425_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_425_p0 <= reg_441;
        else 
            grp_fu_425_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_425_p1_assign_proc : process(ap_CS_fsm_state4, grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_425_p_din1, grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_425_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_425_p1 <= grp_decoder_Pipeline_decoder_label3_fu_329_grp_fu_425_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_425_p1 <= grp_decoder_Pipeline_decoder_label2_fu_309_grp_fu_425_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_425_p1 <= ap_const_lv64_4010000000000000;
        else 
            grp_fu_425_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_435_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state4, grp_decoder_Pipeline_decoder_label3_fu_329_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_block_state4_on_subcall_done, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done)) or ((grp_decoder_Pipeline_decoder_label3_fu_329_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            grp_fu_435_ce <= ap_const_logic_1;
        else 
            grp_fu_435_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_435_p0_assign_proc : process(sext_ln125_fu_732_p1, ap_CS_fsm_state4, grp_decoder_Pipeline_decoder_label2_fu_309_exponent1_out, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_435_p0 <= grp_decoder_Pipeline_decoder_label2_fu_309_exponent1_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_435_p0 <= sext_ln125_fu_732_p1;
        else 
            grp_fu_435_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_438_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state4, grp_decoder_Pipeline_decoder_label3_fu_329_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_block_state4_on_subcall_done, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done)) or ((grp_decoder_Pipeline_decoder_label3_fu_329_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            grp_fu_438_ce <= ap_const_logic_1;
        else 
            grp_fu_438_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_438_p0_assign_proc : process(ap_CS_fsm_state4, sext_ln126_fu_736_p1, grp_decoder_Pipeline_decoder_label3_fu_329_exponent2_out, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_438_p0 <= grp_decoder_Pipeline_decoder_label3_fu_329_exponent2_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_438_p0 <= sext_ln126_fu_736_p1;
        else 
            grp_fu_438_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_double_s_fu_1678_ap_start_assign_proc : process(ap_CS_fsm_state4, grp_decoder_Pipeline_decoder_label2_fu_309_grp_pow_generic_double_s_fu_1678_p_start, grp_decoder_Pipeline_decoder_label3_fu_329_grp_pow_generic_double_s_fu_1678_p_start, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_pow_generic_double_s_fu_1678_ap_start <= grp_decoder_Pipeline_decoder_label3_fu_329_grp_pow_generic_double_s_fu_1678_p_start;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_pow_generic_double_s_fu_1678_ap_start <= grp_decoder_Pipeline_decoder_label2_fu_309_grp_pow_generic_double_s_fu_1678_p_start;
        else 
            grp_pow_generic_double_s_fu_1678_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_pow_generic_double_s_fu_1678_exp_assign_proc : process(ap_CS_fsm_state4, grp_decoder_Pipeline_decoder_label2_fu_309_grp_pow_generic_double_s_fu_1678_p_din1, grp_decoder_Pipeline_decoder_label3_fu_329_grp_pow_generic_double_s_fu_1678_p_din1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_pow_generic_double_s_fu_1678_exp <= grp_decoder_Pipeline_decoder_label3_fu_329_grp_pow_generic_double_s_fu_1678_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_pow_generic_double_s_fu_1678_exp <= grp_decoder_Pipeline_decoder_label2_fu_309_grp_pow_generic_double_s_fu_1678_p_din1;
        else 
            grp_pow_generic_double_s_fu_1678_exp <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln147_fu_1028_p2 <= "1" when (signed(exp1_conv_fu_1011_p3) > signed(exp2_conv_fu_1022_p3)) else "0";
    icmp_ln175_fu_1034_p2 <= "1" when (signed(exp2_conv_fu_1022_p3) > signed(exp1_conv_fu_1011_p3)) else "0";
    icmp_ln216_fu_1040_p2 <= "1" when (signed(grp_decoder_Pipeline_decoder_label2_fu_309_exponent1_out) > signed(grp_decoder_Pipeline_decoder_label3_fu_329_exponent2_out)) else "0";
    icmp_ln255_fu_1107_p2 <= "1" when (signed(k1_2_reg_1456) > signed(k2_4_reg_1487)) else "0";
    isNeg_2_fu_922_p3 <= add_ln515_1_fu_916_p2(11 downto 11);
    isNeg_fu_797_p3 <= add_ln515_fu_791_p2(11 downto 11);
    j_20_fu_1060_p2 <= std_logic_vector(unsigned(add_ln180_fu_1055_p2) - unsigned(exp2_conv_reg_1564));
    j_22_fu_1214_p2 <= std_logic_vector(signed(opposite_bit_index_final_reg_1647) + signed(ap_const_lv7_7D));
    j_fu_1091_p2 <= std_logic_vector(unsigned(sub_ln153_fu_1086_p2) + unsigned(exp2_conv_reg_1564));
    k1_1_fu_508_p2 <= std_logic_vector(unsigned(cnt1_cast_fu_494_p1) + unsigned(ap_const_lv6_3F));
    k1_2_fu_514_p3 <= 
        k1_1_fu_508_p2 when (p_Result_s_reg_1434(0) = '1') else 
        k1_fu_502_p2;
    k1_fu_502_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(cnt1_cast_fu_494_p1));
    k2_3_fu_713_p2 <= std_logic_vector(unsigned(cnt2_cast_fu_620_p1) + unsigned(ap_const_lv6_3F));
    k2_4_fu_725_p3 <= 
        k2_3_fu_713_p2 when (p_Result_55_reg_1440(0) = '1') else 
        k2_fu_719_p2;
    k2_fu_719_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(cnt2_cast_fu_620_p1));
    k_final_1_fu_1129_p2 <= std_logic_vector(unsigned(k_final_fu_1111_p3) + unsigned(ap_const_lv6_1));
    k_final_fu_1111_p3 <= 
        k1_2_reg_1456 when (icmp_ln255_fu_1107_p2(0) = '1') else 
        k2_4_reg_1487;
    lshr_ln628_1_fu_565_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln628_1_fu_561_p1(31-1 downto 0)))));
    lshr_ln628_2_fu_642_p2 <= std_logic_vector(shift_right(unsigned(num2),to_integer(unsigned('0' & zext_ln628_2_fu_638_p1(31-1 downto 0)))));
    lshr_ln628_3_fu_665_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln628_3_fu_661_p1(31-1 downto 0)))));
    lshr_ln628_fu_535_p2 <= std_logic_vector(shift_right(unsigned(num1),to_integer(unsigned('0' & zext_ln628_fu_531_p1(31-1 downto 0)))));
    mantissa_1_fu_898_p4 <= ((ap_const_lv1_1 & p_Result_73_fu_894_p1) & ap_const_lv1_0);
    mantissa_fu_773_p4 <= ((ap_const_lv1_1 & p_Result_71_fu_769_p1) & ap_const_lv1_0);
    neg_fu_1153_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(ap_phi_mux_k_final_2_phi_fu_269_p4));
    opposite_bit_index_final_fu_1177_p2 <= std_logic_vector(unsigned(ap_const_lv7_1E) - unsigned(sext_ln288_fu_1173_p1));
    p_Repl2_5_fu_1198_p2 <= (tmp_30_fu_1190_p3 xor ap_const_lv1_1);
    p_Result_66_fu_571_p2 <= (num1 and lshr_ln628_1_fu_565_p2);
    p_Result_67_fu_600_p2 <= (shl_ln368_fu_588_p2 and shl_ln368_1_fu_594_p2);
    p_Result_68_fu_671_p2 <= (num2 and lshr_ln628_3_fu_665_p2);
    p_Result_69_fu_706_p2 <= (shl_ln368_3_fu_700_p2 and shl_ln368_2_fu_694_p2);
    p_Result_71_fu_769_p1 <= data_V_fu_748_p1(52 - 1 downto 0);
    p_Result_73_fu_894_p1 <= data_V_1_fu_873_p1(52 - 1 downto 0);
    
    p_Result_74_fu_1204_p4_proc : process(result_V_reg_275, sext_ln288_1_fu_1187_p1, p_Repl2_5_fu_1198_p2)
    begin
        p_Result_74_fu_1204_p4 <= result_V_reg_275;
        if to_integer(unsigned(sext_ln288_1_fu_1187_p1)) >= result_V_reg_275'low and to_integer(unsigned(sext_ln288_1_fu_1187_p1)) <= result_V_reg_275'high then
            p_Result_74_fu_1204_p4(to_integer(unsigned(sext_ln288_1_fu_1187_p1))) <= p_Repl2_5_fu_1198_p2(0);
        end if;
    end process;

    p_Result_75_fu_1258_p2 <= (shl_ln368_5_fu_1252_p2 or and_ln368_1_fu_1242_p2);
    r_V_22_fu_837_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_fu_783_p1),to_integer(unsigned('0' & zext_ln1488_fu_827_p1(31-1 downto 0)))));
    r_V_23_fu_956_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_1_fu_908_p1),to_integer(unsigned('0' & zext_ln1488_1_fu_952_p1(31-1 downto 0)))));
    r_V_24_fu_962_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_1_fu_908_p1),to_integer(unsigned('0' & zext_ln1488_1_fu_952_p1(31-1 downto 0)))));
    r_V_26_fu_1266_p2 <= std_logic_vector(shift_left(unsigned(grp_decoder_Pipeline_decoder_label10_fu_364_sum_V_2_out),to_integer(unsigned('0' & ap_const_lv29_1(29-1 downto 0)))));
    r_V_fu_831_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_fu_783_p1),to_integer(unsigned('0' & zext_ln1488_fu_827_p1(31-1 downto 0)))));
    result_V_5_fu_1006_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(val_reg_1535));
    result_V_8_fu_1017_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(val_1_reg_1546));
    select_ln40_fu_487_p3 <= 
        ap_const_lv6_3F when (targetBlock_reg_1446(0) = '1') else 
        in_1_loc_fu_210;
    select_ln78_fu_613_p3 <= 
        ap_const_lv6_3F when (targetBlock8_reg_1451(0) = '1') else 
        in_2_loc_fu_202;
        sext_ln125_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(k1_2_reg_1456),32));

        sext_ln126_fu_736_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(k2_4_reg_1487),32));

        sext_ln1488_1_fu_948_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_3_fu_940_p3),32));

        sext_ln1488_fu_823_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_fu_815_p3),32));

        sext_ln1512_1_fu_936_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1512_1_fu_930_p2),12));

        sext_ln1512_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1512_fu_805_p2),12));

        sext_ln288_1_fu_1187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(opposite_bit_index_final_reg_1647),32));

        sext_ln288_fu_1173_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(abs_fu_1165_p3),7));

    shl_ln368_1_fu_594_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv28_FFFFFFF),to_integer(unsigned('0' & zext_ln368_1_fu_584_p1(28-1 downto 0)))));
    shl_ln368_2_fu_694_p2 <= std_logic_vector(shift_left(unsigned(tmp_33_fu_676_p1),to_integer(unsigned('0' & zext_ln368_2_fu_686_p1(28-1 downto 0)))));
    shl_ln368_3_fu_700_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv28_FFFFFFF),to_integer(unsigned('0' & zext_ln368_3_fu_690_p1(28-1 downto 0)))));
    shl_ln368_4_fu_1230_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_3),to_integer(unsigned('0' & zext_ln368_4_fu_1226_p1(31-1 downto 0)))));
    shl_ln368_5_fu_1252_p2 <= std_logic_vector(shift_left(unsigned(zext_ln368_5_fu_1248_p1),to_integer(unsigned('0' & zext_ln368_4_fu_1226_p1(31-1 downto 0)))));
    shl_ln368_fu_588_p2 <= std_logic_vector(shift_left(unsigned(tmp_32_fu_576_p1),to_integer(unsigned('0' & zext_ln368_fu_580_p1(28-1 downto 0)))));
    sub228_fu_1140_p2 <= std_logic_vector(unsigned(ap_const_lv5_0) - unsigned(trunc_ln256_fu_1117_p1));
    sub_ln103_fu_680_p2 <= std_logic_vector(signed(ap_const_lv5_1E) - signed(trunc_ln779_1_fu_624_p1));
    sub_ln1512_1_fu_930_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_V_1_fu_884_p4));
    sub_ln1512_fu_805_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_V_fu_759_p4));
    sub_ln153_fu_1086_p2 <= std_logic_vector(unsigned(ap_const_lv32_1C) - unsigned(exp1_conv_reg_1558));
    sub_ln628_1_fu_655_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) - unsigned(trunc_ln99_fu_651_p1));
    sub_ln628_fu_555_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) - unsigned(trunc_ln61_fu_545_p1));
    sub_ln66_fu_549_p2 <= std_logic_vector(signed(ap_const_lv5_1E) - signed(trunc_ln779_fu_498_p1));
    tmp_28_fu_968_p3 <= r_V_23_fu_956_p2(53 downto 53);
    tmp_29_fu_1121_p3 <= k_final_fu_1111_p3(5 downto 5);
    tmp_2_fu_980_p4 <= r_V_24_fu_962_p2(84 downto 53);
    tmp_30_fu_1190_p3 <= result_V_reg_275(30 downto 30);
    tmp_32_fu_576_p1 <= p_Result_66_fu_571_p2(28 - 1 downto 0);
    tmp_33_fu_676_p1 <= p_Result_68_fu_671_p2(28 - 1 downto 0);
    tmp_fu_843_p3 <= r_V_fu_831_p2(53 downto 53);
    tmp_s_fu_855_p4 <= r_V_22_fu_837_p2(84 downto 53);
    trunc_ln256_1_fu_1135_p1 <= k_final_1_fu_1129_p2(5 - 1 downto 0);
    trunc_ln256_fu_1117_p1 <= k_final_fu_1111_p3(5 - 1 downto 0);
    trunc_ln297_fu_1183_p1 <= opposite_bit_index_final_fu_1177_p2(5 - 1 downto 0);
    trunc_ln60_fu_521_p1 <= select_ln40_fu_487_p3(5 - 1 downto 0);
    trunc_ln61_fu_545_p1 <= select_ln40_fu_487_p3(5 - 1 downto 0);
    trunc_ln779_1_fu_624_p1 <= select_ln78_fu_613_p3(5 - 1 downto 0);
    trunc_ln779_fu_498_p1 <= select_ln40_fu_487_p3(5 - 1 downto 0);
    trunc_ln98_fu_628_p1 <= select_ln78_fu_613_p3(5 - 1 downto 0);
    trunc_ln99_fu_651_p1 <= select_ln78_fu_613_p3(5 - 1 downto 0);
    ush_3_fu_940_p3 <= 
        sext_ln1512_1_fu_936_p1 when (isNeg_2_fu_922_p3(0) = '1') else 
        add_ln515_1_fu_916_p2;
    ush_fu_815_p3 <= 
        sext_ln1512_fu_811_p1 when (isNeg_fu_797_p3(0) = '1') else 
        add_ln515_fu_791_p2;
    val_1_fu_990_p3 <= 
        zext_ln818_1_fu_976_p1 when (isNeg_2_fu_922_p3(0) = '1') else 
        tmp_2_fu_980_p4;
    val_fu_865_p3 <= 
        zext_ln818_fu_851_p1 when (isNeg_fu_797_p3(0) = '1') else 
        tmp_s_fu_855_p4;
    xor_ln368_fu_1236_p2 <= (shl_ln368_4_fu_1230_p2 xor ap_const_lv32_FFFFFFFF);
    xs_exp_V_1_fu_884_p4 <= data_V_1_fu_873_p1(62 downto 52);
    xs_exp_V_fu_759_p4 <= data_V_fu_748_p1(62 downto 52);
    zext_ln1488_1_fu_952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1488_1_fu_948_p1),137));
    zext_ln1488_fu_827_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1488_fu_823_p1),137));
    zext_ln15_1_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_1_fu_898_p4),137));
    zext_ln15_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_fu_773_p4),137));
    zext_ln368_1_fu_584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln66_fu_549_p2),28));
    zext_ln368_2_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln103_fu_680_p2),28));
    zext_ln368_3_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln103_fu_680_p2),28));
    zext_ln368_4_fu_1226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln368_fu_1221_p2),32));
    zext_ln368_5_fu_1248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exponent_arr_V_2_reg_254),32));
    zext_ln368_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln66_fu_549_p2),28));
    zext_ln515_1_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_V_1_fu_884_p4),12));
    zext_ln515_fu_787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_V_fu_759_p4),12));
    zext_ln628_1_fu_561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln628_fu_555_p2),32));
    zext_ln628_2_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln628_1_fu_632_p2),32));
    zext_ln628_3_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln628_1_fu_655_p2),32));
    zext_ln628_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln628_fu_525_p2),32));
    zext_ln818_1_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_968_p3),32));
    zext_ln818_fu_851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_843_p3),32));
end behav;
