#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe1cbf450 .scope module, "tb" "tb" 2 6;
 .timescale -4 -4;
L_0x7fffe1ce2020 .functor NAND 1, L_0x7fffe1ce20e0, v0x7fffe1ce1820_0, C4<1>, C4<1>;
L_0x7fffe1ce20e0 .functor NOT 1, v0x7fffe1ce18e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe1ce22b0 .functor NOT 1, v0x7fffe1ce18e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe1ce24f0 .functor NOT 1, v0x7fffe1ce0f40_0, C4<0>, C4<0>, C4<0>;
L_0x7fffe1ce25e0 .functor NOT 1, v0x7fffe1ce18e0_0, C4<0>, C4<0>, C4<0>;
v0x7fffe1ce1730_0 .net "Clk", 0 0, v0x7fffe1ce1650_0;  1 drivers
v0x7fffe1ce1820_0 .var "I", 0 0;
v0x7fffe1ce18e0_0 .var "S", 0 0;
v0x7fffe1ce1980_0 .var "T", 0 0;
v0x7fffe1ce1a50_0 .net *"_s1", 0 0, L_0x7fffe1ce20e0;  1 drivers
v0x7fffe1ce1b60_0 .net "b1", 0 0, L_0x7fffe1ce21a0;  1 drivers
v0x7fffe1ce1c00_0 .net "b2", 0 0, L_0x7fffe1ce23c0;  1 drivers
v0x7fffe1ce1cd0_0 .var "dumpfile_path", 512 0;
v0x7fffe1ce1d70_0 .net "net0", 0 0, L_0x7fffe1ce2020;  1 drivers
v0x7fffe1ce1e40_0 .net "net1", 0 0, v0x7fffe1cdfd80_0;  1 drivers
v0x7fffe1ce1ee0_0 .net "net2", 0 0, v0x7fffe1ce0f40_0;  1 drivers
v0x7fffe1ce1f80_0 .var "reset", 0 0;
S_0x7fffe1cc0300 .scope module, "my_dff" "dff" 2 13, 3 1 0, S_0x7fffe1cbf450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7fffe1cc0480_0 .net "clk", 0 0, v0x7fffe1ce1650_0;  alias, 1 drivers
v0x7fffe1cdfcc0_0 .net "data", 0 0, L_0x7fffe1ce2020;  alias, 1 drivers
v0x7fffe1cdfd80_0 .var "q", 0 0;
v0x7fffe1cdfe20_0 .net "reset", 0 0, v0x7fffe1ce1f80_0;  1 drivers
E_0x7fffe1caf170/0 .event negedge, v0x7fffe1cdfe20_0;
E_0x7fffe1caf170/1 .event posedge, v0x7fffe1cc0480_0;
E_0x7fffe1caf170 .event/or E_0x7fffe1caf170/0, E_0x7fffe1caf170/1;
S_0x7fffe1cdff60 .scope module, "my_mux1" "mux" 2 15, 4 1 0, S_0x7fffe1cbf450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "din_0"
    .port_info 1 /INPUT 1 "din_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "mux_out"
v0x7fffe1ce01c0_0 .net "din_0", 0 0, v0x7fffe1ce0f40_0;  alias, 1 drivers
v0x7fffe1ce0280_0 .net "din_1", 0 0, L_0x7fffe1ce22b0;  1 drivers
v0x7fffe1ce0340_0 .net "mux_out", 0 0, L_0x7fffe1ce21a0;  alias, 1 drivers
v0x7fffe1ce03e0_0 .net "sel", 0 0, v0x7fffe1cdfd80_0;  alias, 1 drivers
L_0x7fffe1ce21a0 .functor MUXZ 1, v0x7fffe1ce0f40_0, L_0x7fffe1ce22b0, v0x7fffe1cdfd80_0, C4<>;
S_0x7fffe1ce0510 .scope module, "my_mux2" "mux" 2 16, 4 1 0, S_0x7fffe1cbf450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "din_0"
    .port_info 1 /INPUT 1 "din_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "mux_out"
v0x7fffe1ce0780_0 .net "din_0", 0 0, L_0x7fffe1ce24f0;  1 drivers
v0x7fffe1ce0840_0 .net "din_1", 0 0, L_0x7fffe1ce25e0;  1 drivers
v0x7fffe1ce0900_0 .net "mux_out", 0 0, L_0x7fffe1ce23c0;  alias, 1 drivers
v0x7fffe1ce09d0_0 .net "sel", 0 0, v0x7fffe1cdfd80_0;  alias, 1 drivers
L_0x7fffe1ce23c0 .functor MUXZ 1, L_0x7fffe1ce24f0, L_0x7fffe1ce25e0, v0x7fffe1cdfd80_0, C4<>;
S_0x7fffe1ce0b40 .scope module, "my_tff" "tff" 2 14, 5 1 0, S_0x7fffe1cbf450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7fffe1ce0dc0_0 .net "clk", 0 0, v0x7fffe1cdfd80_0;  alias, 1 drivers
v0x7fffe1ce0e80_0 .net "data", 0 0, v0x7fffe1ce1980_0;  1 drivers
v0x7fffe1ce0f40_0 .var "q", 0 0;
v0x7fffe1ce1040_0 .net "reset", 0 0, v0x7fffe1ce1f80_0;  alias, 1 drivers
E_0x7fffe1caf060/0 .event negedge, v0x7fffe1cdfe20_0;
E_0x7fffe1caf060/1 .event posedge, v0x7fffe1cdfd80_0;
E_0x7fffe1caf060 .event/or E_0x7fffe1caf060/0, E_0x7fffe1caf060/1;
S_0x7fffe1ce1160 .scope module, "myclock" "clock_gen" 2 10, 6 2 0, S_0x7fffe1cbf450;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk"
P_0x7fffe1ce1380 .param/l "PERIOD" 0 6 4, +C4<00000000000000000000000000001001>;
v0x7fffe1ce1650_0 .var "clk", 0 0;
S_0x7fffe1ce1460 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 6 9, 6 9 0, S_0x7fffe1ce1160;
 .timescale -4 -4;
    .scope S_0x7fffe1ce1160;
T_0 ;
    %fork t_1, S_0x7fffe1ce1460;
    %jmp t_0;
    .scope S_0x7fffe1ce1460;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe1ce1650_0, 0;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe1ce1650_0, 0;
    %delay 4, 0;
    %end;
    .scope S_0x7fffe1ce1160;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffe1cc0300;
T_1 ;
    %wait E_0x7fffe1caf170;
    %load/vec4 v0x7fffe1cdfe20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe1cdfd80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffe1cdfcc0_0;
    %assign/vec4 v0x7fffe1cdfd80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffe1ce0b40;
T_2 ;
    %wait E_0x7fffe1caf060;
    %load/vec4 v0x7fffe1ce1040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe1ce0f40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffe1ce0e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fffe1ce0f40_0;
    %nor/r;
    %assign/vec4 v0x7fffe1ce0f40_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffe1cbf450;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe1ce18e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe1ce1820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe1ce1f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe1ce1980_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe1ce1f80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe1ce18e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe1ce1820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe1ce18e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe1ce1820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe1ce18e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe1ce1820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe1ce18e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe1ce1820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe1ce18e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe1ce1820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe1ce18e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe1ce1820_0, 0, 1;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fffe1cbf450;
T_4 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0x7fffe1ce1cd0_0, 0, 513;
    %end;
    .thread T_4;
    .scope S_0x7fffe1cbf450;
T_5 ;
    %vpi_call 2 50 "$dumpfile", v0x7fffe1ce1cd0_0 {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffe1cbf450 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "src/tb.v";
    "./src/dff.v";
    "./src/mux.v";
    "./src/tff.v";
    "./src/clock.v";
