Analysis & Synthesis report for SAP3_Project
Thu Dec 21 13:15:04 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Registers Added for RAM Pass-Through Logic
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for memory:memory|altsyncram:ram_rtl_0|altsyncram_cdp1:auto_generated
 14. Parameter Settings for Inferred Entity Instance: memory:memory|altsyncram:ram_rtl_0
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "controller:controller"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 21 13:15:04 2023       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; SAP3_Project                                ;
; Top-level Entity Name           ; processor_core                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 248                                         ;
; Total pins                      ; 26                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 524,288                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; processor_core     ; SAP3_Project       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                       ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                              ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; processor_core.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v                             ;         ;
; reg_file.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/reg_file.v                                   ;         ;
; memory.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/memory.v                                     ;         ;
; IR.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/IR.v                                         ;         ;
; I_O_controller.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/I_O_controller.v                             ;         ;
; controller.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v                                 ;         ;
; ALU.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v                                        ;         ;
; e:addition_program.txt                       ; yes             ; Auto-Generated Megafunction                           ; e:addition_program.txt                                                                                                                                    ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                     ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                              ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                        ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                     ;         ;
; aglobal211.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                                     ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                      ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                                         ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                                         ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                                       ;         ;
; db/altsyncram_cdp1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/altsyncram_cdp1.tdf                       ;         ;
; db/SAP3_Project.ram0_memory_e411fb78.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif ;         ;
; db/decode_dla.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/decode_dla.tdf                            ;         ;
; db/decode_61a.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/decode_61a.tdf                            ;         ;
; db/mux_tfb.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/mux_tfb.tdf                               ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 896       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1265      ;
;     -- 7 input functions                    ; 14        ;
;     -- 6 input functions                    ; 494       ;
;     -- 5 input functions                    ; 144       ;
;     -- 4 input functions                    ; 430       ;
;     -- <=3 input functions                  ; 183       ;
;                                             ;           ;
; Dedicated logic registers                   ; 248       ;
;                                             ;           ;
; I/O pins                                    ; 26        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 524288    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 312       ;
; Total fan-out                               ; 8854      ;
; Average fan-out                             ; 5.44      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |processor_core                           ; 1265 (75)           ; 248 (0)                   ; 524288            ; 0          ; 26   ; 0            ; |processor_core                                                                                            ; processor_core  ; work         ;
;    |ALU:alu|                              ; 131 (131)           ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_core|ALU:alu                                                                                    ; ALU             ; work         ;
;    |IR:ir|                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_core|IR:ir                                                                                      ; IR              ; work         ;
;    |I_O_controller:i_o_ctrl|              ; 2 (2)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_core|I_O_controller:i_o_ctrl                                                                    ; I_O_controller  ; work         ;
;    |controller:controller|                ; 398 (398)           ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_core|controller:controller                                                                      ; controller      ; work         ;
;    |memory:memory|                        ; 58 (22)             ; 83 (74)                   ; 524288            ; 0          ; 0    ; 0            ; |processor_core|memory:memory                                                                              ; memory          ; work         ;
;       |altsyncram:ram_rtl_0|              ; 36 (0)              ; 9 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |processor_core|memory:memory|altsyncram:ram_rtl_0                                                         ; altsyncram      ; work         ;
;          |altsyncram_cdp1:auto_generated| ; 36 (5)              ; 9 (9)                     ; 524288            ; 0          ; 0    ; 0            ; |processor_core|memory:memory|altsyncram:ram_rtl_0|altsyncram_cdp1:auto_generated                          ; altsyncram_cdp1 ; work         ;
;             |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_core|memory:memory|altsyncram:ram_rtl_0|altsyncram_cdp1:auto_generated|decode_61a:rden_decode_b ; decode_61a      ; work         ;
;             |decode_dla:decode2|          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_core|memory:memory|altsyncram:ram_rtl_0|altsyncram_cdp1:auto_generated|decode_dla:decode2       ; decode_dla      ; work         ;
;             |mux_tfb:mux3|                ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_core|memory:memory|altsyncram:ram_rtl_0|altsyncram_cdp1:auto_generated|mux_tfb:mux3             ; mux_tfb         ; work         ;
;    |reg_file:reg_file|                    ; 601 (601)           ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_core|reg_file:reg_file                                                                          ; reg_file        ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; Name                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                          ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; memory:memory|altsyncram:ram_rtl_0|altsyncram_cdp1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; db/SAP3_Project.ram0_memory_e411fb78.hdl.mif ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 248   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 197   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 204   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; memory:memory|ram_rtl_0_bypass[34]      ; 3       ;
; memory:memory|ram~2                     ; 1       ;
; memory:memory|ram_rtl_0_bypass[36]      ; 3       ;
; memory:memory|ram_rtl_0_bypass[35]      ; 2       ;
; memory:memory|ram~3                     ; 1       ;
; memory:memory|ram_rtl_0_bypass[38]      ; 3       ;
; memory:memory|ram_rtl_0_bypass[37]      ; 2       ;
; memory:memory|ram~4                     ; 1       ;
; memory:memory|ram_rtl_0_bypass[40]      ; 3       ;
; memory:memory|ram_rtl_0_bypass[39]      ; 2       ;
; memory:memory|ram~5                     ; 1       ;
; memory:memory|ram_rtl_0_bypass[42]      ; 3       ;
; memory:memory|ram_rtl_0_bypass[41]      ; 2       ;
; memory:memory|ram~6                     ; 1       ;
; memory:memory|ram_rtl_0_bypass[44]      ; 3       ;
; memory:memory|ram_rtl_0_bypass[43]      ; 2       ;
; memory:memory|ram_rtl_0_bypass[46]      ; 3       ;
; memory:memory|ram_rtl_0_bypass[48]      ; 3       ;
; Total number of inverted registers = 18 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                   ;
+------------------------------------+-------------------------+
; Register Name                      ; RAM Name                ;
+------------------------------------+-------------------------+
; memory:memory|ram_rtl_0_bypass[0]  ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[1]  ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[2]  ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[3]  ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[4]  ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[5]  ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[6]  ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[7]  ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[8]  ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[9]  ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[10] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[11] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[12] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[13] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[14] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[15] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[16] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[17] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[18] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[19] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[20] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[21] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[22] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[23] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[24] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[25] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[26] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[27] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[28] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[29] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[30] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[31] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[32] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[33] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[34] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[35] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[36] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[37] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[38] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[39] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[40] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[41] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[42] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[43] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[44] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[45] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[46] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[47] ; memory:memory|ram_rtl_0 ;
; memory:memory|ram_rtl_0_bypass[48] ; memory:memory|ram_rtl_0 ;
+------------------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |processor_core|ALU:alu|flags[2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |processor_core|ALU:alu|tmp2[1]                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |processor_core|reg_file:reg_file|data[11][5]       ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |processor_core|reg_file:reg_file|data[10][6]       ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |processor_core|reg_file:reg_file|data[9][6]        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |processor_core|reg_file:reg_file|data[8][7]        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |processor_core|reg_file:reg_file|data[7][7]        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |processor_core|reg_file:reg_file|data[6][7]        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |processor_core|reg_file:reg_file|data[5][3]        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |processor_core|reg_file:reg_file|data[4][0]        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |processor_core|reg_file:reg_file|data[3][7]        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |processor_core|reg_file:reg_file|data[2][0]        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |processor_core|reg_file:reg_file|data[1][1]        ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |processor_core|reg_file:reg_file|data[0][2]        ;
; 23:1               ; 7 bits    ; 105 LEs       ; 63 LEs               ; 42 LEs                 ; Yes        ; |processor_core|ALU:alu|Acc[2]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor_core|controller:controller|ctrl_word     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |processor_core|controller:controller|Selector24    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |processor_core|bus[8]                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |processor_core|controller:controller|ctrl_word     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor_core|controller:controller|ctrl_word     ;
; 12:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_core|reg_file:reg_file|Mux18             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |processor_core|controller:controller|ctrl_word[34] ;
; 12:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_core|reg_file:reg_file|Mux5              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_core|reg_file:reg_file|Mux8              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |processor_core|controller:controller|Selector24    ;
; 20:1               ; 2 bits    ; 26 LEs        ; 14 LEs               ; 12 LEs                 ; No         ; |processor_core|controller:controller|ctrl_word[22] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for memory:memory|altsyncram:ram_rtl_0|altsyncram_cdp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:memory|altsyncram:ram_rtl_0                ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 8                                            ; Untyped        ;
; WIDTHAD_A                          ; 16                                           ; Untyped        ;
; NUMWORDS_A                         ; 65536                                        ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 8                                            ; Untyped        ;
; WIDTHAD_B                          ; 16                                           ; Untyped        ;
; NUMWORDS_B                         ; 65536                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/SAP3_Project.ram0_memory_e411fb78.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_cdp1                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 1                                  ;
; Entity Instance                           ; memory:memory|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                          ;
;     -- WIDTH_A                            ; 8                                  ;
;     -- NUMWORDS_A                         ; 65536                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 8                                  ;
;     -- NUMWORDS_B                         ; 65536                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:controller"                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_word[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 248                         ;
;     CLR               ; 7                           ;
;     ENA               ; 14                          ;
;     ENA CLR           ; 182                         ;
;     ENA CLR SLD       ; 8                           ;
;     plain             ; 37                          ;
; arriav_lcell_comb     ; 1265                        ;
;     arith             ; 81                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 46                          ;
;     extend            ; 14                          ;
;         7 data inputs ; 14                          ;
;     normal            ; 1151                        ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 68                          ;
;         4 data inputs ; 384                         ;
;         5 data inputs ; 144                         ;
;         6 data inputs ; 494                         ;
;     shared            ; 19                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 9                           ;
; boundary_port         ; 26                          ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 11.50                       ;
; Average LUT depth     ; 8.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Thu Dec 21 13:12:59 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SAP3_Project -c SAP3_Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file processor_core_tb.v
    Info (12023): Found entity 1: processor_core_tb File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_core.v
    Info (12023): Found entity 1: processor_core File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/reg_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mar.v
    Info (12023): Found entity 1: MAR File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/MAR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: IR File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/IR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i_o_controller.v
    Info (12023): Found entity 1: I_O_controller File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/I_O_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock.v
    Info (12023): Found entity 1: clock File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file io_prephiral.v
    Info (12023): Found entity 1: io_prephiral File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/io_prephiral.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file microcontroller.v
    Info (12023): Found entity 1: microcontroller File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/microcontroller.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at controller.v(14): created implicit net for "out" File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at ALU.v(50): created implicit net for "flg_c" File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at ALU.v(51): created implicit net for "flg_z" File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at ALU.v(52): created implicit net for "flg_s" File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at ALU.v(53): created implicit net for "flg_p" File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v Line: 53
Info (12127): Elaborating entity "processor_core" for the top level hierarchy
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:reg_file" File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v Line: 32
Warning (10230): Verilog HDL assignment warning at reg_file.v(30): truncated value with size 32 to match size of target (16) File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/reg_file.v Line: 30
Warning (10230): Verilog HDL assignment warning at reg_file.v(32): truncated value with size 32 to match size of target (16) File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/reg_file.v Line: 32
Warning (10230): Verilog HDL assignment warning at reg_file.v(34): truncated value with size 32 to match size of target (16) File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/reg_file.v Line: 34
Info (12128): Elaborating entity "memory" for hierarchy "memory:memory" File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v Line: 45
Warning (10850): Verilog HDL warning at memory.v(11): number of words (9) in memory file does not match the number of elements in the address range [0:65535] File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/memory.v Line: 11
Info (12128): Elaborating entity "IR" for hierarchy "IR:ir" File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v Line: 55
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v Line: 83
Warning (10230): Verilog HDL assignment warning at ALU.v(103): truncated value with size 32 to match size of target (8) File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v Line: 103
Warning (10230): Verilog HDL assignment warning at ALU.v(106): truncated value with size 32 to match size of target (8) File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v Line: 106
Info (12128): Elaborating entity "controller" for hierarchy "controller:controller" File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at controller.v(14): object "out" assigned a value but never read File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 14
Warning (10230): Verilog HDL assignment warning at controller.v(14): truncated value with size 35 to match size of target (1) File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 14
Warning (10230): Verilog HDL assignment warning at controller.v(87): truncated value with size 32 to match size of target (4) File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 87
Warning (10230): Verilog HDL assignment warning at controller.v(187): truncated value with size 7 to match size of target (5) File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 187
Warning (10230): Verilog HDL assignment warning at controller.v(194): truncated value with size 7 to match size of target (5) File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 194
Warning (10027): Verilog HDL or VHDL warning at the controller.v(622): index expression is not wide enough to address all of the elements in the array File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 622
Warning (10027): Verilog HDL or VHDL warning at the controller.v(660): index expression is not wide enough to address all of the elements in the array File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 660
Warning (10027): Verilog HDL or VHDL warning at the controller.v(723): index expression is not wide enough to address all of the elements in the array File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 723
Warning (10230): Verilog HDL assignment warning at controller.v(846): truncated value with size 32 to match size of target (2) File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 846
Warning (10230): Verilog HDL assignment warning at controller.v(857): truncated value with size 32 to match size of target (2) File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 857
Warning (10230): Verilog HDL assignment warning at controller.v(864): truncated value with size 32 to match size of target (2) File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 864
Warning (10935): Verilog HDL Casex/Casez warning at controller.v(139): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 139
Warning (10935): Verilog HDL Casex/Casez warning at controller.v(160): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 160
Warning (10935): Verilog HDL Casex/Casez warning at controller.v(206): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 206
Warning (10935): Verilog HDL Casex/Casez warning at controller.v(253): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 253
Warning (10935): Verilog HDL Casex/Casez warning at controller.v(310): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 310
Warning (10935): Verilog HDL Casex/Casez warning at controller.v(758): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 758
Warning (10272): Verilog HDL Case Statement warning at controller.v(873): case item expression covers a value already covered by a previous case item File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 873
Warning (10763): Verilog HDL warning at controller.v(119): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 119
Warning (10270): Verilog HDL Case Statement warning at controller.v(119): incomplete case statement has no default case item File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v Line: 119
Info (12128): Elaborating entity "I_O_controller" for hierarchy "I_O_controller:i_o_ctrl" File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v Line: 126
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "memory:memory|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:memory|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/SAP3_Project.ram0_memory_e411fb78.hdl.mif
Info (12130): Elaborated megafunction instantiation "memory:memory|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory:memory|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SAP3_Project.ram0_memory_e411fb78.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cdp1.tdf
    Info (12023): Found entity 1: altsyncram_cdp1 File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/altsyncram_cdp1.tdf Line: 34
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/decode_dla.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/decode_61a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/mux_tfb.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/output_files/SAP3_Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1477 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 1387 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Thu Dec 21 13:15:05 2023
    Info: Elapsed time: 00:02:06
    Info: Total CPU time (on all processors): 00:02:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/output_files/SAP3_Project.map.smsg.


