--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/w/pwh/rh2/src/pwh_lab/rh_video_display/rh_video_display.ise
-intstyle ise -v 3 -s 4 -xml lab3 lab3.ncd -o lab3.twr lab3.pcf -ucf labkit.ucf

Design file:              lab3.ncd
Physical constraint file: lab3.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_down |    2.846(R)|   -0.414(R)|clock_65mhz       |   0.000|
button_enter|    1.365(R)|   -0.012(R)|clock_65mhz       |   0.000|
button_up   |    1.445(R)|   -0.612(R)|clock_65mhz       |   0.000|
switch<0>   |    7.068(R)|   -2.878(R)|clock_65mhz       |   0.000|
switch<1>   |    6.843(R)|   -2.222(R)|clock_65mhz       |   0.000|
switch<7>   |    0.096(R)|    0.645(R)|clock_65mhz       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
disp_clock      |   11.124(R)|clock_65mhz       |   0.000|
led<2>          |   17.741(R)|clock_65mhz       |   0.000|
led<3>          |   14.349(R)|clock_65mhz       |   0.000|
led<4>          |   14.298(R)|clock_65mhz       |   0.000|
vga_out_blank_b |   13.982(R)|clock_65mhz       |   0.000|
vga_out_blue<0> |   15.782(R)|clock_65mhz       |   0.000|
vga_out_blue<1> |   14.460(R)|clock_65mhz       |   0.000|
vga_out_blue<2> |   15.304(R)|clock_65mhz       |   0.000|
vga_out_blue<3> |   14.613(R)|clock_65mhz       |   0.000|
vga_out_blue<4> |   14.293(R)|clock_65mhz       |   0.000|
vga_out_blue<5> |   12.685(R)|clock_65mhz       |   0.000|
vga_out_blue<6> |   13.388(R)|clock_65mhz       |   0.000|
vga_out_blue<7> |   11.748(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   14.321(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   15.155(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   13.803(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   13.891(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   16.142(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   16.137(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   16.116(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   15.702(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   12.808(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   15.802(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   13.427(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   15.809(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   15.847(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   15.158(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   14.115(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   13.240(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   14.813(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   13.775(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   16.856|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.458|
switch<0>      |led<0>             |    6.389|
switch<1>      |led<1>             |    7.127|
---------------+-------------------+---------+


Analysis completed Thu Nov 29 21:28:36 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



