INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codes/vivado/lab_2/lab_2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [D:/codes/vivado/lab_2/lab_2.srcs/sources_1/new/alu.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codes/vivado/lab_2/lab_2.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
