# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SSS0all.gen/sources_1/bd/SSS0all/ipshared/7707/G.srcs/sources_1/new/G.vhd" \
"../../../../SSS0all.gen/sources_1/bd/SSS0all/ip/SSS0all_G_0_0/sim/SSS0all_G_0_0.vhd" \
"../../../../SSS0all.gen/sources_1/bd/SSS0all/ipshared/69b8/SS.srcs/sources_1/new/SS.vhd" \
"../../../../SSS0all.gen/sources_1/bd/SSS0all/ip/SSS0all_SS_0_0/sim/SSS0all_SS_0_0.vhd" \
"../../../../SSS0all.gen/sources_1/bd/SSS0all/ipshared/74d3/DMC.srcs/sources_1/new/DMC.vhd" \
"../../../../SSS0all.gen/sources_1/bd/SSS0all/ip/SSS0all_DMC_0_0/sim/SSS0all_DMC_0_0.vhd" \
"../../../../SSS0all.gen/sources_1/bd/SSS0all/ipshared/b515/TCT.srcs/sources_1/new/TCT.vhd" \
"../../../../SSS0all.gen/sources_1/bd/SSS0all/ip/SSS0all_TCT_0_0/sim/SSS0all_TCT_0_0.vhd" \
"../../../../SSS0all.gen/sources_1/bd/SSS0all/ipshared/0f4f/32IT.srcs/sources_1/new/32IT.vhd" \
"../../../../SSS0all.gen/sources_1/bd/SSS0all/ip/SSS0all_IT_0_0/sim/SSS0all_IT_0_0.vhd" \
"../../../../SSS0all.gen/sources_1/bd/SSS0all/sim/SSS0all.vhd" \
"../../../../SSS0all.gen/sources_1/bd/SSS0all/hdl/SSS0all_wrapper.vhd" \

# Do not sort compile order
nosort
