

================================================================
== Vitis HLS Report for 'rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2'
================================================================
* Date:           Tue Jul 18 12:19:45 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rgb2grey
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.745 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_19_2  |        ?|        ?|         7|          3|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 0, i1 %dst_V_last_V, i1 0, i1 0, void @empty_7"   --->   Operation 13 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 0, i1 %src_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 14 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dst_V_last_V, i1 %dst_V_strb_V, i1 %dst_V_keep_V, i8 %dst_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_last_V, i1 %src_V_strb_V, i1 %src_V_keep_V, i8 %src_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sub15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub15"   --->   Operation 17 'read' 'sub15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mul_ln4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln4"   --->   Operation 18 'read' 'mul_ln4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 19 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 20 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln0 = store i31 0, i31 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.74>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j_2 = load i31 %j" [../src/top.cpp:19]   --->   Operation 25 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [../src/top.cpp:17]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [../src/top.cpp:17]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i31 %i_1" [../src/top.cpp:17]   --->   Operation 28 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.96ns)   --->   "%cmp14 = icmp_eq  i32 %zext_ln17_1, i32 %sub_read" [../src/top.cpp:17]   --->   Operation 29 'icmp' 'cmp14' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i31 %j_2" [../src/top.cpp:19]   --->   Operation 30 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.96ns)   --->   "%icmp_ln19 = icmp_slt  i32 %zext_ln19, i32 %cols_read" [../src/top.cpp:19]   --->   Operation 31 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.26ns)   --->   "%icmp_ln17 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln4_read" [../src/top.cpp:17]   --->   Operation 32 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.69ns)   --->   "%add_ln17 = add i64 %indvar_flatten_load, i64 1" [../src/top.cpp:17]   --->   Operation 33 'add' 'add_ln17' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc22.loopexit, void %for.end24.loopexit.exitStub" [../src/top.cpp:17]   --->   Operation 34 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.87ns)   --->   "%add_ln17_1 = add i31 %i_1, i31 1" [../src/top.cpp:17]   --->   Operation 35 'add' 'add_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i31 %add_ln17_1" [../src/top.cpp:17]   --->   Operation 36 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.96ns)   --->   "%cmp14_mid1 = icmp_eq  i32 %zext_ln17, i32 %sub_read" [../src/top.cpp:17]   --->   Operation 37 'icmp' 'cmp14_mid1' <Predicate = (!icmp_ln17)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node g_last_V)   --->   "%select_ln17 = select i1 %icmp_ln19, i1 %cmp14, i1 %cmp14_mid1" [../src/top.cpp:17]   --->   Operation 38 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln33)   --->   "%select_ln17_1 = select i1 %icmp_ln19, i31 %j_2, i31 0" [../src/top.cpp:17]   --->   Operation 39 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln33)   --->   "%zext_ln17_2 = zext i31 %select_ln17_1" [../src/top.cpp:17]   --->   Operation 40 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.71ns)   --->   "%select_ln17_2 = select i1 %icmp_ln19, i31 %i_1, i31 %add_ln17_1" [../src/top.cpp:17]   --->   Operation 41 'select' 'select_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V"   --->   Operation 42 'read' 'empty' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i11 %empty"   --->   Operation 43 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.96ns) (out node of the LUT)   --->   "%icmp_ln33 = icmp_eq  i32 %zext_ln17_2, i32 %sub15_read" [../src/top.cpp:33]   --->   Operation 44 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln17)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.81ns) (out node of the LUT)   --->   "%g_last_V = and i1 %select_ln17, i1 %icmp_ln33" [../src/top.cpp:33]   --->   Operation 45 'and' 'g_last_V' <Predicate = (!icmp_ln17)> <Delay = 0.81> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.87ns)   --->   "%add_ln19 = add i31 %j_2, i31 1" [../src/top.cpp:19]   --->   Operation 46 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.71ns)   --->   "%j_3 = select i1 %icmp_ln19, i31 %add_ln19, i31 1" [../src/top.cpp:19]   --->   Operation 47 'select' 'j_3' <Predicate = (!icmp_ln17)> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.29ns)   --->   "%store_ln19 = store i64 %add_ln17, i64 %indvar_flatten" [../src/top.cpp:19]   --->   Operation 48 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.29>
ST_2 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln19 = store i31 %select_ln17_2, i31 %i" [../src/top.cpp:19]   --->   Operation 49 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.29>
ST_2 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln19 = store i31 %j_3, i31 %j" [../src/top.cpp:19]   --->   Operation 50 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 3.59>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_16 = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V"   --->   Operation 51 'read' 'empty_16' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue i11 %empty_16"   --->   Operation 52 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i8 %tmp_data_V_2"   --->   Operation 53 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.59ns)   --->   "%ret_V_6 = mul i16 %zext_ln1494_1, i16 150"   --->   Operation 54 'mul' 'ret_V_6' <Predicate = (!icmp_ln17)> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.98>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_17 = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V"   --->   Operation 55 'read' 'empty_17' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i11 %empty_17"   --->   Operation 56 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i8 %tmp_data_V_3"   --->   Operation 57 'zext' 'zext_ln1494' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 58 [3/3] (0.98ns) (grouped into DSP with root node ret_V)   --->   "%ret_V_5 = mul i15 %zext_ln1494, i15 77"   --->   Operation 58 'mul' 'ret_V_5' <Predicate = (!icmp_ln17)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.98>
ST_5 : Operation 59 [2/3] (0.98ns) (grouped into DSP with root node ret_V)   --->   "%ret_V_5 = mul i15 %zext_ln1494, i15 77"   --->   Operation 59 'mul' 'ret_V_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i8 %tmp_data_V_1"   --->   Operation 60 'zext' 'zext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [3/3] (0.98ns) (grouped into DSP with root node ret_V_4)   --->   "%ret_V_3 = mul i13 %zext_ln1494_2, i13 29"   --->   Operation 61 'mul' 'ret_V_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%ret_V_5 = mul i15 %zext_ln1494, i15 77"   --->   Operation 62 'mul' 'ret_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%zext_ln1495 = zext i15 %ret_V_5"   --->   Operation 63 'zext' 'zext_ln1495' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (1.76ns) (root node of the DSP)   --->   "%ret_V = add i16 %zext_ln1495, i16 %ret_V_6"   --->   Operation 64 'add' 'ret_V' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [2/3] (0.98ns) (grouped into DSP with root node ret_V_4)   --->   "%ret_V_3 = mul i13 %zext_ln1494_2, i13 29"   --->   Operation 65 'mul' 'ret_V_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.52>
ST_7 : Operation 66 [1/2] (1.76ns) (root node of the DSP)   --->   "%ret_V = add i16 %zext_ln1495, i16 %ret_V_6"   --->   Operation 66 'add' 'ret_V' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%ret_V_3 = mul i13 %zext_ln1494_2, i13 29"   --->   Operation 67 'mul' 'ret_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%zext_ln1495_1 = zext i13 %ret_V_3"   --->   Operation 68 'zext' 'zext_ln1495_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [2/2] (1.76ns) (root node of the DSP)   --->   "%ret_V_4 = add i16 %ret_V, i16 %zext_ln1495_1"   --->   Operation 69 'add' 'ret_V_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_19_2_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../src/top.cpp:20]   --->   Operation 71 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/top.cpp:19]   --->   Operation 72 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/2] (1.76ns) (root node of the DSP)   --->   "%ret_V_4 = add i16 %ret_V, i16 %zext_ln1495_1"   --->   Operation 73 'add' 'ret_V_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%g_data_V = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ret_V_4, i32 8, i32 15"   --->   Operation 74 'partselect' 'g_data_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 %dst_V_last_V, i8 %g_data_V, i1 0, i1 0, i1 %g_last_V"   --->   Operation 75 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.body4" [../src/top.cpp:19]   --->   Operation 76 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [15]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [24]  (1.3 ns)

 <State 2>: 4.75ns
The critical path consists of the following:
	'load' operation ('j', ../src/top.cpp:19) on local variable 'j' [29]  (0 ns)
	'icmp' operation ('icmp_ln19', ../src/top.cpp:19) [35]  (1.97 ns)
	'select' operation ('select_ln17_1', ../src/top.cpp:17) [45]  (0 ns)
	'icmp' operation ('icmp_ln33', ../src/top.cpp:33) [67]  (1.97 ns)
	'and' operation ('g.last.V', ../src/top.cpp:33) [68]  (0.813 ns)

 <State 3>: 3.59ns
The critical path consists of the following:
	axis read operation ('empty_16') on port 'src_V_data_V' [52]  (0 ns)
	'mul' operation ('ret.V') [59]  (3.59 ns)

 <State 4>: 0.98ns
The critical path consists of the following:
	axis read operation ('empty_17') on port 'src_V_data_V' [54]  (0 ns)
	'mul' operation of DSP[61] ('ret.V') [57]  (0.98 ns)

 <State 5>: 0.98ns
The critical path consists of the following:
	'mul' operation of DSP[61] ('ret.V') [57]  (0.98 ns)

 <State 6>: 1.76ns
The critical path consists of the following:
	'mul' operation of DSP[61] ('ret.V') [57]  (0 ns)
	'add' operation of DSP[61] ('ret.V') [61]  (1.76 ns)

 <State 7>: 3.52ns
The critical path consists of the following:
	'add' operation of DSP[61] ('ret.V') [61]  (1.76 ns)
	'add' operation of DSP[65] ('ret.V') [65]  (1.76 ns)

 <State 8>: 1.76ns
The critical path consists of the following:
	'add' operation of DSP[65] ('ret.V') [65]  (1.76 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
