[View]
Entity=testbench_for_complete_mips
Architecture=
TopLevelType=2
[file:.\src\Complete_MIPS.vhd]
Enabled=1
[file:.\src\Memory.vhd]
Enabled=1
[file:.\src\MIPS.vhd]
Enabled=1
[file:.\src\MIPS_Testbench.vhd]
Enabled=1
[file:.\src\REG.vhd]
Enabled=1
[file:.\src\Testbench\MIPS_Testbench.vhd]
Enabled=1
[file:.\src\HiLo_Register.vhd]
Enabled=1
[file:.\src\Program.vhd]
Enabled=1
[file:.\src\Testbench\testbench.asdb]
Enabled=1
[file:.\src\Testbench\testbench.awc]
Enabled=1
[file:.\src\HEX2Seven.vhd]
Enabled=1
[file:.\src\pll.vhd]
Enabled=1
[file:.\src\pll.vho]
Enabled=1
[file:.\src\pll_0002.v]
Enabled=1
[file:.\src\PLL\pll.vhd]
Enabled=1
[file:.\src\PLL\pll.vho]
Enabled=1
[file:.\src\PLL\pll_0002.v]
Enabled=1
[file:.\src\PLL\REG.vhd]
Enabled=1
[file:.\src\pll1Mhz.vhd]
Enabled=1
[file:.\src\PLL\pll1Mhz.vhd]
Enabled=1
[file:.\src\pll1Mhz_0002.v]
Enabled=1
[file:.\src\PLL\pll1Mhz_0002.v]
Enabled=1
[file:.\src\Testbench\complete_mips_TB.vhd]
Enabled=1
LIB=
[file:.\src\Testbench\complete_mips_TB_runtest.do]
Enabled=1
[file:.\src\Testbench\Complete_MIPS.asdb]
Enabled=1
[file:.\src\Testbench\Complete_MIPS.awc]
Enabled=1
