INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/ip/read_byte_fifo/sim/read_byte_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_byte_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/ip/read_fifo/sim/read_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmd_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmd_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/control_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/msg_sender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msg_sender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/usb_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sim_1/new/toplevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_tb
