Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Sep 30 00:16:21 2017
| Host         : DESKTOP-HLT9O59 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AHBLITE_SYS_timing_summary_routed.rpt -rpx AHBLITE_SYS_timing_summary_routed.rpx
| Design       : AHBLITE_SYS
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     82.555        0.000                      0                 2335        0.104        0.000                      0                 2335        3.000        0.000                       0                   716  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
CLK                  {0.000 5.000}        10.000          100.000         
  clk_out1_ClockDiv  {0.000 50.000}       100.000         10.000          
  clkfbout_ClockDiv  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_ClockDiv       82.555        0.000                      0                 2335        0.104        0.000                      0                 2335       48.750        0.000                       0                   712  
  clkfbout_ClockDiv                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ClockDiv
  To Clock:  clk_out1_ClockDiv

Setup :            0  Failing Endpoints,  Worst Slack       82.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.555ns  (required time - arrival time)
  Source:                 dut/arm/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/arm/dp/rf/rf_reg[7][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_ClockDiv rise@100.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        16.953ns  (logic 2.816ns (16.610%)  route 14.137ns (83.390%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 98.658 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    -0.683    dut/arm/dp/pcreg/clk_out1
    SLICE_X33Y8          FDCE                                         r  dut/arm/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.227 r  dut/arm/dp/pcreg/q_reg[2]/Q
                         net (fo=18, routed)          2.230     2.003    dut/arm/dp/pcreg/PC__0[2]
    SLICE_X35Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.127 r  dut/arm/dp/pcreg/g0_b14/O
                         net (fo=9, routed)           1.079     3.206    dut/arm/dp/pcreg/Instr[14]
    SLICE_X35Y3          LUT4 (Prop_lut4_I0_O)        0.152     3.358 f  dut/arm/dp/pcreg/q[1]_i_5__0/O
                         net (fo=15, routed)          1.057     4.415    dut/arm/dp/pcreg/controls16_out
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.747 r  dut/arm/dp/pcreg/q[10]_i_4/O
                         net (fo=49, routed)          1.009     5.755    dut/arm/dp/pcreg/q_reg[0]_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I1_O)        0.124     5.879 r  dut/arm/dp/pcreg/q[0]_i_35__0/O
                         net (fo=112, routed)         4.287    10.166    dut/arm/dp/rf/q_reg[1]_1[0]
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.290 r  dut/arm/dp/rf/rf[14][25]_i_10/O
                         net (fo=2, routed)           0.971    11.261    dut/arm/dp/pcreg/rf_reg[7][25]
    SLICE_X32Y17         LUT5 (Prop_lut5_I2_O)        0.124    11.385 r  dut/arm/dp/pcreg/rf[14][25]_i_7/O
                         net (fo=3, routed)           0.711    12.096    dut/arm/dp/pcreg/SrcA[25]
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.616 r  dut/arm/dp/pcreg/q_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.616    dut/arm/dp/pcreg/q_reg[0]_i_7_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.835 r  dut/arm/dp/pcreg/q_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.700    13.536    dut/arm/dp/pcreg/alu/sum[28]
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.287    13.823 r  dut/arm/dp/pcreg/rf[14][28]_i_3/O
                         net (fo=4, routed)           0.849    14.672    dut/arm/dp/pcreg/DataAdr__0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.354    15.026 r  dut/arm/dp/pcreg/rf[7][28]_i_1/O
                         net (fo=8, routed)           1.245    16.271    dut/arm/dp/rf/q_reg[11]_5[28]
    SLICE_X27Y21         FDRE                                         r  dut/arm/dp/rf/rf_reg[7][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.490    98.658    dut/arm/dp/rf/clk_out1
    SLICE_X27Y21         FDRE                                         r  dut/arm/dp/rf/rf_reg[7][28]/C
                         clock pessimism              0.588    99.246    
                         clock uncertainty           -0.149    99.097    
    SLICE_X27Y21         FDRE (Setup_fdre_C_D)       -0.271    98.826    dut/arm/dp/rf/rf_reg[7][28]
  -------------------------------------------------------------------
                         required time                         98.826    
                         arrival time                         -16.271    
  -------------------------------------------------------------------
                         slack                                 82.555    

Slack (MET) :             82.657ns  (required time - arrival time)
  Source:                 dut/arm/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/arm/dp/rf/rf_reg[2][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_ClockDiv rise@100.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        16.852ns  (logic 2.816ns (16.710%)  route 14.036ns (83.290%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 98.659 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    -0.683    dut/arm/dp/pcreg/clk_out1
    SLICE_X33Y8          FDCE                                         r  dut/arm/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.227 r  dut/arm/dp/pcreg/q_reg[2]/Q
                         net (fo=18, routed)          2.230     2.003    dut/arm/dp/pcreg/PC__0[2]
    SLICE_X35Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.127 r  dut/arm/dp/pcreg/g0_b14/O
                         net (fo=9, routed)           1.079     3.206    dut/arm/dp/pcreg/Instr[14]
    SLICE_X35Y3          LUT4 (Prop_lut4_I0_O)        0.152     3.358 f  dut/arm/dp/pcreg/q[1]_i_5__0/O
                         net (fo=15, routed)          1.057     4.415    dut/arm/dp/pcreg/controls16_out
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.747 r  dut/arm/dp/pcreg/q[10]_i_4/O
                         net (fo=49, routed)          1.009     5.755    dut/arm/dp/pcreg/q_reg[0]_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I1_O)        0.124     5.879 r  dut/arm/dp/pcreg/q[0]_i_35__0/O
                         net (fo=112, routed)         4.287    10.166    dut/arm/dp/rf/q_reg[1]_1[0]
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.290 r  dut/arm/dp/rf/rf[14][25]_i_10/O
                         net (fo=2, routed)           0.971    11.261    dut/arm/dp/pcreg/rf_reg[7][25]
    SLICE_X32Y17         LUT5 (Prop_lut5_I2_O)        0.124    11.385 r  dut/arm/dp/pcreg/rf[14][25]_i_7/O
                         net (fo=3, routed)           0.711    12.096    dut/arm/dp/pcreg/SrcA[25]
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.616 r  dut/arm/dp/pcreg/q_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.616    dut/arm/dp/pcreg/q_reg[0]_i_7_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.835 r  dut/arm/dp/pcreg/q_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.700    13.536    dut/arm/dp/pcreg/alu/sum[28]
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.287    13.823 r  dut/arm/dp/pcreg/rf[14][28]_i_3/O
                         net (fo=4, routed)           0.849    14.672    dut/arm/dp/pcreg/DataAdr__0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.354    15.026 r  dut/arm/dp/pcreg/rf[7][28]_i_1/O
                         net (fo=8, routed)           1.143    16.169    dut/arm/dp/rf/q_reg[11]_5[28]
    SLICE_X26Y19         FDRE                                         r  dut/arm/dp/rf/rf_reg[2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.491    98.659    dut/arm/dp/rf/clk_out1
    SLICE_X26Y19         FDRE                                         r  dut/arm/dp/rf/rf_reg[2][28]/C
                         clock pessimism              0.588    99.247    
                         clock uncertainty           -0.149    99.098    
    SLICE_X26Y19         FDRE (Setup_fdre_C_D)       -0.271    98.827    dut/arm/dp/rf/rf_reg[2][28]
  -------------------------------------------------------------------
                         required time                         98.827    
                         arrival time                         -16.169    
  -------------------------------------------------------------------
                         slack                                 82.657    

Slack (MET) :             82.697ns  (required time - arrival time)
  Source:                 dut/arm/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/arm/dp/rf/rf_reg[6][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_ClockDiv rise@100.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        16.812ns  (logic 2.816ns (16.750%)  route 13.996ns (83.250%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 98.659 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    -0.683    dut/arm/dp/pcreg/clk_out1
    SLICE_X33Y8          FDCE                                         r  dut/arm/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.227 r  dut/arm/dp/pcreg/q_reg[2]/Q
                         net (fo=18, routed)          2.230     2.003    dut/arm/dp/pcreg/PC__0[2]
    SLICE_X35Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.127 r  dut/arm/dp/pcreg/g0_b14/O
                         net (fo=9, routed)           1.079     3.206    dut/arm/dp/pcreg/Instr[14]
    SLICE_X35Y3          LUT4 (Prop_lut4_I0_O)        0.152     3.358 f  dut/arm/dp/pcreg/q[1]_i_5__0/O
                         net (fo=15, routed)          1.057     4.415    dut/arm/dp/pcreg/controls16_out
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.747 r  dut/arm/dp/pcreg/q[10]_i_4/O
                         net (fo=49, routed)          1.009     5.755    dut/arm/dp/pcreg/q_reg[0]_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I1_O)        0.124     5.879 r  dut/arm/dp/pcreg/q[0]_i_35__0/O
                         net (fo=112, routed)         4.287    10.166    dut/arm/dp/rf/q_reg[1]_1[0]
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.290 r  dut/arm/dp/rf/rf[14][25]_i_10/O
                         net (fo=2, routed)           0.971    11.261    dut/arm/dp/pcreg/rf_reg[7][25]
    SLICE_X32Y17         LUT5 (Prop_lut5_I2_O)        0.124    11.385 r  dut/arm/dp/pcreg/rf[14][25]_i_7/O
                         net (fo=3, routed)           0.711    12.096    dut/arm/dp/pcreg/SrcA[25]
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.616 r  dut/arm/dp/pcreg/q_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.616    dut/arm/dp/pcreg/q_reg[0]_i_7_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.835 r  dut/arm/dp/pcreg/q_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.700    13.536    dut/arm/dp/pcreg/alu/sum[28]
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.287    13.823 r  dut/arm/dp/pcreg/rf[14][28]_i_3/O
                         net (fo=4, routed)           0.849    14.672    dut/arm/dp/pcreg/DataAdr__0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.354    15.026 r  dut/arm/dp/pcreg/rf[7][28]_i_1/O
                         net (fo=8, routed)           1.104    16.130    dut/arm/dp/rf/q_reg[11]_5[28]
    SLICE_X27Y20         FDRE                                         r  dut/arm/dp/rf/rf_reg[6][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.491    98.659    dut/arm/dp/rf/clk_out1
    SLICE_X27Y20         FDRE                                         r  dut/arm/dp/rf/rf_reg[6][28]/C
                         clock pessimism              0.588    99.247    
                         clock uncertainty           -0.149    99.098    
    SLICE_X27Y20         FDRE (Setup_fdre_C_D)       -0.271    98.827    dut/arm/dp/rf/rf_reg[6][28]
  -------------------------------------------------------------------
                         required time                         98.827    
                         arrival time                         -16.130    
  -------------------------------------------------------------------
                         slack                                 82.697    

Slack (MET) :             82.781ns  (required time - arrival time)
  Source:                 dut/arm/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/arm/dp/rf/rf_reg[6][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_ClockDiv rise@100.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        16.731ns  (logic 2.759ns (16.490%)  route 13.972ns (83.510%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 98.659 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    -0.683    dut/arm/dp/pcreg/clk_out1
    SLICE_X33Y8          FDCE                                         r  dut/arm/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.227 r  dut/arm/dp/pcreg/q_reg[2]/Q
                         net (fo=18, routed)          2.230     2.003    dut/arm/dp/pcreg/PC__0[2]
    SLICE_X35Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.127 r  dut/arm/dp/pcreg/g0_b14/O
                         net (fo=9, routed)           1.079     3.206    dut/arm/dp/pcreg/Instr[14]
    SLICE_X35Y3          LUT4 (Prop_lut4_I0_O)        0.152     3.358 f  dut/arm/dp/pcreg/q[1]_i_5__0/O
                         net (fo=15, routed)          1.057     4.415    dut/arm/dp/pcreg/controls16_out
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.747 r  dut/arm/dp/pcreg/q[10]_i_4/O
                         net (fo=49, routed)          1.009     5.755    dut/arm/dp/pcreg/q_reg[0]_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I1_O)        0.124     5.879 r  dut/arm/dp/pcreg/q[0]_i_35__0/O
                         net (fo=112, routed)         3.408     9.287    dut/arm/dp/rf/q_reg[1]_1[0]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.411 r  dut/arm/dp/rf/rf[14][21]_i_10/O
                         net (fo=1, routed)           0.825    10.236    dut/arm/dp/pcreg/rf_reg[7][21]
    SLICE_X26Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.360 r  dut/arm/dp/pcreg/rf[14][21]_i_7/O
                         net (fo=3, routed)           1.442    11.802    dut/arm/dp/alu/SrcA[21]
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.926 r  dut/arm/dp/alu/rf[14][23]_i_12/O
                         net (fo=1, routed)           0.000    11.926    dut/arm/dp/pcreg/rf_reg[14][23]_0[1]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.459 r  dut/arm/dp/pcreg/rf_reg[14][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.459    dut/arm/dp/pcreg/rf_reg[14][23]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.678 r  dut/arm/dp/pcreg/q_reg[0]_i_7/O[0]
                         net (fo=2, routed)           0.800    13.478    dut/arm/dp/pcreg/alu/sum[24]
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.295    13.773 r  dut/arm/dp/pcreg/rf[14][24]_i_3/O
                         net (fo=3, routed)           0.842    14.615    dut/arm/dp/pcreg/DataAdr__0[24]
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.152    14.767 r  dut/arm/dp/pcreg/rf[7][24]_i_1/O
                         net (fo=8, routed)           1.281    16.048    dut/arm/dp/rf/q_reg[11]_5[24]
    SLICE_X28Y20         FDRE                                         r  dut/arm/dp/rf/rf_reg[6][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.491    98.659    dut/arm/dp/rf/clk_out1
    SLICE_X28Y20         FDRE                                         r  dut/arm/dp/rf/rf_reg[6][24]/C
                         clock pessimism              0.588    99.247    
                         clock uncertainty           -0.149    99.098    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)       -0.269    98.829    dut/arm/dp/rf/rf_reg[6][24]
  -------------------------------------------------------------------
                         required time                         98.829    
                         arrival time                         -16.048    
  -------------------------------------------------------------------
                         slack                                 82.781    

Slack (MET) :             82.803ns  (required time - arrival time)
  Source:                 dut/arm/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/arm/dp/rf/rf_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_ClockDiv rise@100.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        16.693ns  (logic 2.816ns (16.869%)  route 13.877ns (83.131%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 98.660 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    -0.683    dut/arm/dp/pcreg/clk_out1
    SLICE_X33Y8          FDCE                                         r  dut/arm/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.227 r  dut/arm/dp/pcreg/q_reg[2]/Q
                         net (fo=18, routed)          2.230     2.003    dut/arm/dp/pcreg/PC__0[2]
    SLICE_X35Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.127 r  dut/arm/dp/pcreg/g0_b14/O
                         net (fo=9, routed)           1.079     3.206    dut/arm/dp/pcreg/Instr[14]
    SLICE_X35Y3          LUT4 (Prop_lut4_I0_O)        0.152     3.358 f  dut/arm/dp/pcreg/q[1]_i_5__0/O
                         net (fo=15, routed)          1.057     4.415    dut/arm/dp/pcreg/controls16_out
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.747 r  dut/arm/dp/pcreg/q[10]_i_4/O
                         net (fo=49, routed)          1.009     5.755    dut/arm/dp/pcreg/q_reg[0]_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I1_O)        0.124     5.879 r  dut/arm/dp/pcreg/q[0]_i_35__0/O
                         net (fo=112, routed)         4.287    10.166    dut/arm/dp/rf/q_reg[1]_1[0]
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.290 r  dut/arm/dp/rf/rf[14][25]_i_10/O
                         net (fo=2, routed)           0.971    11.261    dut/arm/dp/pcreg/rf_reg[7][25]
    SLICE_X32Y17         LUT5 (Prop_lut5_I2_O)        0.124    11.385 r  dut/arm/dp/pcreg/rf[14][25]_i_7/O
                         net (fo=3, routed)           0.711    12.096    dut/arm/dp/pcreg/SrcA[25]
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.616 r  dut/arm/dp/pcreg/q_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.616    dut/arm/dp/pcreg/q_reg[0]_i_7_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.835 r  dut/arm/dp/pcreg/q_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.700    13.536    dut/arm/dp/pcreg/alu/sum[28]
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.287    13.823 r  dut/arm/dp/pcreg/rf[14][28]_i_3/O
                         net (fo=4, routed)           0.849    14.672    dut/arm/dp/pcreg/DataAdr__0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.354    15.026 r  dut/arm/dp/pcreg/rf[7][28]_i_1/O
                         net (fo=8, routed)           0.985    16.011    dut/arm/dp/rf/q_reg[11]_5[28]
    SLICE_X27Y18         FDRE                                         r  dut/arm/dp/rf/rf_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.492    98.660    dut/arm/dp/rf/clk_out1
    SLICE_X27Y18         FDRE                                         r  dut/arm/dp/rf/rf_reg[0][28]/C
                         clock pessimism              0.588    99.248    
                         clock uncertainty           -0.149    99.099    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.285    98.814    dut/arm/dp/rf/rf_reg[0][28]
  -------------------------------------------------------------------
                         required time                         98.814    
                         arrival time                         -16.011    
  -------------------------------------------------------------------
                         slack                                 82.803    

Slack (MET) :             82.832ns  (required time - arrival time)
  Source:                 dut/arm/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/arm/dp/rf/rf_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_ClockDiv rise@100.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        16.664ns  (logic 2.816ns (16.899%)  route 13.848ns (83.101%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 98.659 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    -0.683    dut/arm/dp/pcreg/clk_out1
    SLICE_X33Y8          FDCE                                         r  dut/arm/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.227 r  dut/arm/dp/pcreg/q_reg[2]/Q
                         net (fo=18, routed)          2.230     2.003    dut/arm/dp/pcreg/PC__0[2]
    SLICE_X35Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.127 r  dut/arm/dp/pcreg/g0_b14/O
                         net (fo=9, routed)           1.079     3.206    dut/arm/dp/pcreg/Instr[14]
    SLICE_X35Y3          LUT4 (Prop_lut4_I0_O)        0.152     3.358 f  dut/arm/dp/pcreg/q[1]_i_5__0/O
                         net (fo=15, routed)          1.057     4.415    dut/arm/dp/pcreg/controls16_out
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.747 r  dut/arm/dp/pcreg/q[10]_i_4/O
                         net (fo=49, routed)          1.009     5.755    dut/arm/dp/pcreg/q_reg[0]_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I1_O)        0.124     5.879 r  dut/arm/dp/pcreg/q[0]_i_35__0/O
                         net (fo=112, routed)         4.287    10.166    dut/arm/dp/rf/q_reg[1]_1[0]
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.290 r  dut/arm/dp/rf/rf[14][25]_i_10/O
                         net (fo=2, routed)           0.971    11.261    dut/arm/dp/pcreg/rf_reg[7][25]
    SLICE_X32Y17         LUT5 (Prop_lut5_I2_O)        0.124    11.385 r  dut/arm/dp/pcreg/rf[14][25]_i_7/O
                         net (fo=3, routed)           0.711    12.096    dut/arm/dp/pcreg/SrcA[25]
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.616 r  dut/arm/dp/pcreg/q_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.616    dut/arm/dp/pcreg/q_reg[0]_i_7_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.835 r  dut/arm/dp/pcreg/q_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.700    13.536    dut/arm/dp/pcreg/alu/sum[28]
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.287    13.823 r  dut/arm/dp/pcreg/rf[14][28]_i_3/O
                         net (fo=4, routed)           0.849    14.672    dut/arm/dp/pcreg/DataAdr__0[28]
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.354    15.026 r  dut/arm/dp/pcreg/rf[7][28]_i_1/O
                         net (fo=8, routed)           0.955    15.981    dut/arm/dp/rf/q_reg[11]_5[28]
    SLICE_X27Y19         FDRE                                         r  dut/arm/dp/rf/rf_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.491    98.659    dut/arm/dp/rf/clk_out1
    SLICE_X27Y19         FDRE                                         r  dut/arm/dp/rf/rf_reg[4][28]/C
                         clock pessimism              0.588    99.247    
                         clock uncertainty           -0.149    99.098    
    SLICE_X27Y19         FDRE (Setup_fdre_C_D)       -0.285    98.813    dut/arm/dp/rf/rf_reg[4][28]
  -------------------------------------------------------------------
                         required time                         98.813    
                         arrival time                         -15.981    
  -------------------------------------------------------------------
                         slack                                 82.832    

Slack (MET) :             82.839ns  (required time - arrival time)
  Source:                 dut/arm/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/arm/dp/rf/rf_reg[6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_ClockDiv rise@100.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        16.704ns  (logic 2.730ns (16.344%)  route 13.974ns (83.656%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 98.660 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    -0.683    dut/arm/dp/pcreg/clk_out1
    SLICE_X33Y8          FDCE                                         r  dut/arm/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.227 r  dut/arm/dp/pcreg/q_reg[2]/Q
                         net (fo=18, routed)          2.230     2.003    dut/arm/dp/pcreg/PC__0[2]
    SLICE_X35Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.127 r  dut/arm/dp/pcreg/g0_b14/O
                         net (fo=9, routed)           1.079     3.206    dut/arm/dp/pcreg/Instr[14]
    SLICE_X35Y3          LUT4 (Prop_lut4_I0_O)        0.152     3.358 f  dut/arm/dp/pcreg/q[1]_i_5__0/O
                         net (fo=15, routed)          1.057     4.415    dut/arm/dp/pcreg/controls16_out
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.747 r  dut/arm/dp/pcreg/q[10]_i_4/O
                         net (fo=49, routed)          1.009     5.755    dut/arm/dp/pcreg/q_reg[0]_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I1_O)        0.124     5.879 r  dut/arm/dp/pcreg/q[0]_i_35__0/O
                         net (fo=112, routed)         4.287    10.166    dut/arm/dp/rf/q_reg[1]_1[0]
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.290 r  dut/arm/dp/rf/rf[14][25]_i_10/O
                         net (fo=2, routed)           0.971    11.261    dut/arm/dp/pcreg/rf_reg[7][25]
    SLICE_X32Y17         LUT5 (Prop_lut5_I2_O)        0.124    11.385 r  dut/arm/dp/pcreg/rf[14][25]_i_7/O
                         net (fo=3, routed)           0.711    12.096    dut/arm/dp/pcreg/SrcA[25]
    SLICE_X30Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.616 r  dut/arm/dp/pcreg/q_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.616    dut/arm/dp/pcreg/q_reg[0]_i_7_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.931 r  dut/arm/dp/pcreg/q_reg[0]_i_3/O[3]
                         net (fo=2, routed)           0.918    13.849    dut/arm/dp/pcreg/q_reg[1]_1[0]
    SLICE_X32Y16         LUT5 (Prop_lut5_I0_O)        0.307    14.156 r  dut/arm/dp/pcreg/q[1]_i_2/O
                         net (fo=5, routed)           0.868    15.024    dut/arm/dp/pcreg/rf_reg[14][31]_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.152    15.176 r  dut/arm/dp/pcreg/rf[7][31]_i_2/O
                         net (fo=8, routed)           0.845    16.021    dut/arm/dp/rf/q_reg[11]_5[31]
    SLICE_X34Y20         FDRE                                         r  dut/arm/dp/rf/rf_reg[6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.492    98.660    dut/arm/dp/rf/clk_out1
    SLICE_X34Y20         FDRE                                         r  dut/arm/dp/rf/rf_reg[6][31]/C
                         clock pessimism              0.588    99.248    
                         clock uncertainty           -0.149    99.099    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)       -0.239    98.860    dut/arm/dp/rf/rf_reg[6][31]
  -------------------------------------------------------------------
                         required time                         98.860    
                         arrival time                         -16.021    
  -------------------------------------------------------------------
                         slack                                 82.839    

Slack (MET) :             82.865ns  (required time - arrival time)
  Source:                 dut/arm/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/arm/dp/rf/rf_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_ClockDiv rise@100.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        16.670ns  (logic 2.872ns (17.229%)  route 13.798ns (82.771%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 98.660 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    -0.683    dut/arm/dp/pcreg/clk_out1
    SLICE_X33Y8          FDCE                                         r  dut/arm/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.227 r  dut/arm/dp/pcreg/q_reg[2]/Q
                         net (fo=18, routed)          2.230     2.003    dut/arm/dp/pcreg/PC__0[2]
    SLICE_X35Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.127 r  dut/arm/dp/pcreg/g0_b14/O
                         net (fo=9, routed)           1.079     3.206    dut/arm/dp/pcreg/Instr[14]
    SLICE_X35Y3          LUT4 (Prop_lut4_I0_O)        0.152     3.358 f  dut/arm/dp/pcreg/q[1]_i_5__0/O
                         net (fo=15, routed)          1.057     4.415    dut/arm/dp/pcreg/controls16_out
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.747 r  dut/arm/dp/pcreg/q[10]_i_4/O
                         net (fo=49, routed)          1.009     5.755    dut/arm/dp/pcreg/q_reg[0]_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I1_O)        0.124     5.879 r  dut/arm/dp/pcreg/q[0]_i_35__0/O
                         net (fo=112, routed)         3.408     9.287    dut/arm/dp/rf/q_reg[1]_1[0]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.411 r  dut/arm/dp/rf/rf[14][21]_i_10/O
                         net (fo=1, routed)           0.825    10.236    dut/arm/dp/pcreg/rf_reg[7][21]
    SLICE_X26Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.360 r  dut/arm/dp/pcreg/rf[14][21]_i_7/O
                         net (fo=3, routed)           1.442    11.802    dut/arm/dp/alu/SrcA[21]
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.926 r  dut/arm/dp/alu/rf[14][23]_i_12/O
                         net (fo=1, routed)           0.000    11.926    dut/arm/dp/pcreg/rf_reg[14][23]_0[1]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.459 r  dut/arm/dp/pcreg/rf_reg[14][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.459    dut/arm/dp/pcreg/rf_reg[14][23]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.782 r  dut/arm/dp/pcreg/q_reg[0]_i_7/O[1]
                         net (fo=2, routed)           1.046    13.828    dut/arm/dp/pcreg/alu/sum[25]
    SLICE_X32Y16         LUT5 (Prop_lut5_I0_O)        0.306    14.134 r  dut/arm/dp/pcreg/rf[14][25]_i_3/O
                         net (fo=3, routed)           0.724    14.858    dut/arm/dp/pcreg/DataAdr__0[25]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.150    15.008 r  dut/arm/dp/pcreg/rf[7][25]_i_1/O
                         net (fo=8, routed)           0.979    15.987    dut/arm/dp/rf/q_reg[11]_5[25]
    SLICE_X34Y19         FDRE                                         r  dut/arm/dp/rf/rf_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.492    98.660    dut/arm/dp/rf/clk_out1
    SLICE_X34Y19         FDRE                                         r  dut/arm/dp/rf/rf_reg[4][25]/C
                         clock pessimism              0.588    99.248    
                         clock uncertainty           -0.149    99.099    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)       -0.247    98.852    dut/arm/dp/rf/rf_reg[4][25]
  -------------------------------------------------------------------
                         required time                         98.852    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 82.865    

Slack (MET) :             82.884ns  (required time - arrival time)
  Source:                 dut/arm/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/arm/dp/rf/rf_reg[6][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_ClockDiv rise@100.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        16.699ns  (logic 2.872ns (17.199%)  route 13.827ns (82.801%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 98.660 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    -0.683    dut/arm/dp/pcreg/clk_out1
    SLICE_X33Y8          FDCE                                         r  dut/arm/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.227 r  dut/arm/dp/pcreg/q_reg[2]/Q
                         net (fo=18, routed)          2.230     2.003    dut/arm/dp/pcreg/PC__0[2]
    SLICE_X35Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.127 r  dut/arm/dp/pcreg/g0_b14/O
                         net (fo=9, routed)           1.079     3.206    dut/arm/dp/pcreg/Instr[14]
    SLICE_X35Y3          LUT4 (Prop_lut4_I0_O)        0.152     3.358 f  dut/arm/dp/pcreg/q[1]_i_5__0/O
                         net (fo=15, routed)          1.057     4.415    dut/arm/dp/pcreg/controls16_out
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.747 r  dut/arm/dp/pcreg/q[10]_i_4/O
                         net (fo=49, routed)          1.009     5.755    dut/arm/dp/pcreg/q_reg[0]_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I1_O)        0.124     5.879 r  dut/arm/dp/pcreg/q[0]_i_35__0/O
                         net (fo=112, routed)         3.408     9.287    dut/arm/dp/rf/q_reg[1]_1[0]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.411 r  dut/arm/dp/rf/rf[14][21]_i_10/O
                         net (fo=1, routed)           0.825    10.236    dut/arm/dp/pcreg/rf_reg[7][21]
    SLICE_X26Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.360 r  dut/arm/dp/pcreg/rf[14][21]_i_7/O
                         net (fo=3, routed)           1.442    11.802    dut/arm/dp/alu/SrcA[21]
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.926 r  dut/arm/dp/alu/rf[14][23]_i_12/O
                         net (fo=1, routed)           0.000    11.926    dut/arm/dp/pcreg/rf_reg[14][23]_0[1]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.459 r  dut/arm/dp/pcreg/rf_reg[14][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.459    dut/arm/dp/pcreg/rf_reg[14][23]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.782 r  dut/arm/dp/pcreg/q_reg[0]_i_7/O[1]
                         net (fo=2, routed)           1.046    13.828    dut/arm/dp/pcreg/alu/sum[25]
    SLICE_X32Y16         LUT5 (Prop_lut5_I0_O)        0.306    14.134 r  dut/arm/dp/pcreg/rf[14][25]_i_3/O
                         net (fo=3, routed)           0.724    14.858    dut/arm/dp/pcreg/DataAdr__0[25]
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.150    15.008 r  dut/arm/dp/pcreg/rf[7][25]_i_1/O
                         net (fo=8, routed)           1.008    16.016    dut/arm/dp/rf/q_reg[11]_5[25]
    SLICE_X32Y20         FDRE                                         r  dut/arm/dp/rf/rf_reg[6][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.492    98.660    dut/arm/dp/rf/clk_out1
    SLICE_X32Y20         FDRE                                         r  dut/arm/dp/rf/rf_reg[6][25]/C
                         clock pessimism              0.622    99.282    
                         clock uncertainty           -0.149    99.133    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)       -0.233    98.900    dut/arm/dp/rf/rf_reg[6][25]
  -------------------------------------------------------------------
                         required time                         98.900    
                         arrival time                         -16.016    
  -------------------------------------------------------------------
                         slack                                 82.884    

Slack (MET) :             82.921ns  (required time - arrival time)
  Source:                 dut/arm/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/arm/dp/rf/rf_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_ClockDiv rise@100.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        16.578ns  (logic 2.759ns (16.643%)  route 13.819ns (83.357%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 98.659 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.676    -0.683    dut/arm/dp/pcreg/clk_out1
    SLICE_X33Y8          FDCE                                         r  dut/arm/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.227 r  dut/arm/dp/pcreg/q_reg[2]/Q
                         net (fo=18, routed)          2.230     2.003    dut/arm/dp/pcreg/PC__0[2]
    SLICE_X35Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.127 r  dut/arm/dp/pcreg/g0_b14/O
                         net (fo=9, routed)           1.079     3.206    dut/arm/dp/pcreg/Instr[14]
    SLICE_X35Y3          LUT4 (Prop_lut4_I0_O)        0.152     3.358 f  dut/arm/dp/pcreg/q[1]_i_5__0/O
                         net (fo=15, routed)          1.057     4.415    dut/arm/dp/pcreg/controls16_out
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.747 r  dut/arm/dp/pcreg/q[10]_i_4/O
                         net (fo=49, routed)          1.009     5.755    dut/arm/dp/pcreg/q_reg[0]_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I1_O)        0.124     5.879 r  dut/arm/dp/pcreg/q[0]_i_35__0/O
                         net (fo=112, routed)         3.408     9.287    dut/arm/dp/rf/q_reg[1]_1[0]
    SLICE_X26Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.411 r  dut/arm/dp/rf/rf[14][21]_i_10/O
                         net (fo=1, routed)           0.825    10.236    dut/arm/dp/pcreg/rf_reg[7][21]
    SLICE_X26Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.360 r  dut/arm/dp/pcreg/rf[14][21]_i_7/O
                         net (fo=3, routed)           1.442    11.802    dut/arm/dp/alu/SrcA[21]
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.926 r  dut/arm/dp/alu/rf[14][23]_i_12/O
                         net (fo=1, routed)           0.000    11.926    dut/arm/dp/pcreg/rf_reg[14][23]_0[1]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.459 r  dut/arm/dp/pcreg/rf_reg[14][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.459    dut/arm/dp/pcreg/rf_reg[14][23]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.678 r  dut/arm/dp/pcreg/q_reg[0]_i_7/O[0]
                         net (fo=2, routed)           0.800    13.478    dut/arm/dp/pcreg/alu/sum[24]
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.295    13.773 r  dut/arm/dp/pcreg/rf[14][24]_i_3/O
                         net (fo=3, routed)           0.842    14.615    dut/arm/dp/pcreg/DataAdr__0[24]
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.152    14.767 r  dut/arm/dp/pcreg/rf[7][24]_i_1/O
                         net (fo=8, routed)           1.128    15.895    dut/arm/dp/rf/q_reg[11]_5[24]
    SLICE_X29Y19         FDRE                                         r  dut/arm/dp/rf/rf_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  CLK (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         1.491    98.659    dut/arm/dp/rf/clk_out1
    SLICE_X29Y19         FDRE                                         r  dut/arm/dp/rf/rf_reg[1][24]/C
                         clock pessimism              0.588    99.247    
                         clock uncertainty           -0.149    99.098    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.282    98.816    dut/arm/dp/rf/rf_reg[1][24]
  -------------------------------------------------------------------
                         required time                         98.816    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                 82.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/dmem/adrreg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockDiv rise@0.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.935%)  route 0.251ns (64.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.594    -0.467    dut/dmem/adrreg/clk_out1
    SLICE_X41Y6          FDRE                                         r  dut/dmem/adrreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  dut/dmem/adrreg/q_reg[2]/Q
                         net (fo=162, routed)         0.251    -0.074    dut/dmem/ram/ram_reg_0_255_9_9/A2
    SLICE_X38Y5          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.861    -0.702    dut/dmem/ram/ram_reg_0_255_9_9/WCLK
    SLICE_X38Y5          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_A/CLK
                         clock pessimism              0.269    -0.433    
    SLICE_X38Y5          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.179    dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/dmem/adrreg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockDiv rise@0.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.935%)  route 0.251ns (64.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.594    -0.467    dut/dmem/adrreg/clk_out1
    SLICE_X41Y6          FDRE                                         r  dut/dmem/adrreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  dut/dmem/adrreg/q_reg[2]/Q
                         net (fo=162, routed)         0.251    -0.074    dut/dmem/ram/ram_reg_0_255_9_9/A2
    SLICE_X38Y5          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.861    -0.702    dut/dmem/ram/ram_reg_0_255_9_9/WCLK
    SLICE_X38Y5          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_B/CLK
                         clock pessimism              0.269    -0.433    
    SLICE_X38Y5          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.179    dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/dmem/adrreg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockDiv rise@0.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.935%)  route 0.251ns (64.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.594    -0.467    dut/dmem/adrreg/clk_out1
    SLICE_X41Y6          FDRE                                         r  dut/dmem/adrreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  dut/dmem/adrreg/q_reg[2]/Q
                         net (fo=162, routed)         0.251    -0.074    dut/dmem/ram/ram_reg_0_255_9_9/A2
    SLICE_X38Y5          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.861    -0.702    dut/dmem/ram/ram_reg_0_255_9_9/WCLK
    SLICE_X38Y5          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_C/CLK
                         clock pessimism              0.269    -0.433    
    SLICE_X38Y5          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.179    dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut/dmem/adrreg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockDiv rise@0.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.935%)  route 0.251ns (64.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.594    -0.467    dut/dmem/adrreg/clk_out1
    SLICE_X41Y6          FDRE                                         r  dut/dmem/adrreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  dut/dmem/adrreg/q_reg[2]/Q
                         net (fo=162, routed)         0.251    -0.074    dut/dmem/ram/ram_reg_0_255_9_9/A2
    SLICE_X38Y5          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.861    -0.702    dut/dmem/ram/ram_reg_0_255_9_9/WCLK
    SLICE_X38Y5          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_D/CLK
                         clock pessimism              0.269    -0.433    
    SLICE_X38Y5          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.179    dut/dmem/ram/ram_reg_0_255_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dut/dmem/adrreg/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockDiv rise@0.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.828%)  route 0.160ns (53.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.564    -0.497    dut/dmem/adrreg/clk_out1
    SLICE_X35Y7          FDRE                                         r  dut/dmem/adrreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  dut/dmem/adrreg/q_reg[5]/Q
                         net (fo=128, routed)         0.160    -0.196    dut/dmem/ram/ram_reg_0_255_10_10/A5
    SLICE_X34Y6          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.834    -0.729    dut/dmem/ram/ram_reg_0_255_10_10/WCLK
    SLICE_X34Y6          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_A/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X34Y6          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.310    dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dut/dmem/adrreg/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockDiv rise@0.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.828%)  route 0.160ns (53.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.564    -0.497    dut/dmem/adrreg/clk_out1
    SLICE_X35Y7          FDRE                                         r  dut/dmem/adrreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  dut/dmem/adrreg/q_reg[5]/Q
                         net (fo=128, routed)         0.160    -0.196    dut/dmem/ram/ram_reg_0_255_10_10/A5
    SLICE_X34Y6          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.834    -0.729    dut/dmem/ram/ram_reg_0_255_10_10/WCLK
    SLICE_X34Y6          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_B/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X34Y6          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.310    dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dut/dmem/adrreg/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_C/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockDiv rise@0.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.828%)  route 0.160ns (53.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.564    -0.497    dut/dmem/adrreg/clk_out1
    SLICE_X35Y7          FDRE                                         r  dut/dmem/adrreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  dut/dmem/adrreg/q_reg[5]/Q
                         net (fo=128, routed)         0.160    -0.196    dut/dmem/ram/ram_reg_0_255_10_10/A5
    SLICE_X34Y6          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.834    -0.729    dut/dmem/ram/ram_reg_0_255_10_10/WCLK
    SLICE_X34Y6          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_C/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X34Y6          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.310    dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dut/dmem/adrreg/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_D/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockDiv rise@0.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.828%)  route 0.160ns (53.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.564    -0.497    dut/dmem/adrreg/clk_out1
    SLICE_X35Y7          FDRE                                         r  dut/dmem/adrreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  dut/dmem/adrreg/q_reg[5]/Q
                         net (fo=128, routed)         0.160    -0.196    dut/dmem/ram/ram_reg_0_255_10_10/A5
    SLICE_X34Y6          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.834    -0.729    dut/dmem/ram/ram_reg_0_255_10_10/WCLK
    SLICE_X34Y6          RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X34Y6          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.310    dut/dmem/ram/ram_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dut/dmem/adrreg/q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/dmem/ram/ram_reg_0_255_2_2/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockDiv rise@0.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.649%)  route 0.234ns (62.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.593    -0.468    dut/dmem/adrreg/clk_out1
    SLICE_X41Y9          FDRE                                         r  dut/dmem/adrreg/q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  dut/dmem/adrreg/q_reg[3]_rep/Q
                         net (fo=128, routed)         0.234    -0.093    dut/dmem/ram/ram_reg_0_255_2_2/A3
    SLICE_X42Y10         RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_2_2/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.861    -0.702    dut/dmem/ram/ram_reg_0_255_2_2/WCLK
    SLICE_X42Y10         RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_2_2/RAMS64E_A/CLK
                         clock pessimism              0.249    -0.453    
    SLICE_X42Y10         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.213    dut/dmem/ram/ram_reg_0_255_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dut/dmem/adrreg/q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dut/dmem/ram/ram_reg_0_255_2_2/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_ClockDiv  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_ClockDiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockDiv rise@0.000ns - clk_out1_ClockDiv rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.649%)  route 0.234ns (62.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.593    -0.468    dut/dmem/adrreg/clk_out1
    SLICE_X41Y9          FDRE                                         r  dut/dmem/adrreg/q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  dut/dmem/adrreg/q_reg[3]_rep/Q
                         net (fo=128, routed)         0.234    -0.093    dut/dmem/ram/ram_reg_0_255_2_2/A3
    SLICE_X42Y10         RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_2_2/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockDiv rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    instance_name/inst/clk_in1_ClockDiv
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    instance_name/inst/clk_out1_ClockDiv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  instance_name/inst/clkout1_buf/O
                         net (fo=710, routed)         0.861    -0.702    dut/dmem/ram/ram_reg_0_255_2_2/WCLK
    SLICE_X42Y10         RAMS64E                                      r  dut/dmem/ram/ram_reg_0_255_2_2/RAMS64E_B/CLK
                         clock pessimism              0.249    -0.453    
    SLICE_X42Y10         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.213    dut/dmem/ram/ram_reg_0_255_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ClockDiv
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y4      rf_reg[14][31]_i_14/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y4      rf_reg[14][31]_i_14/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y10     dut/arm/dp/pcreg/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y10     dut/arm/dp/pcreg/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y11     dut/arm/dp/pcreg/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y11     dut/arm/dp/pcreg/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y11     dut/arm/dp/pcreg/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y11     dut/arm/dp/pcreg/q_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y9      dut/dmem/ram/ram_reg_0_255_21_21/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y9      dut/dmem/ram/ram_reg_0_255_21_21/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y7      dut/dmem/ram/ram_reg_0_255_8_8/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y7      dut/dmem/ram/ram_reg_0_255_8_8/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y7      dut/dmem/ram/ram_reg_0_255_8_8/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y7      dut/dmem/ram/ram_reg_0_255_8_8/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y9      dut/dmem/ram/ram_reg_0_255_21_21/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y9      dut/dmem/ram/ram_reg_0_255_21_21/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y12     dut/dmem/ram/ram_reg_0_255_22_22/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y12     dut/dmem/ram/ram_reg_0_255_22_22/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y15     dut/dmem/ram/ram_reg_0_255_27_27/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y15     dut/dmem/ram/ram_reg_0_255_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y11     dut/dmem/ram/ram_reg_0_255_29_29/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y11     dut/dmem/ram/ram_reg_0_255_29_29/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y11     dut/dmem/ram/ram_reg_0_255_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y11     dut/dmem/ram/ram_reg_0_255_29_29/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y11     dut/dmem/ram/ram_reg_0_255_14_14/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y11     dut/dmem/ram/ram_reg_0_255_14_14/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y11     dut/dmem/ram/ram_reg_0_255_14_14/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y11     dut/dmem/ram/ram_reg_0_255_14_14/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDiv
  To Clock:  clkfbout_ClockDiv

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDiv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT



