// Seed: 2299288517
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wand id_4,
    input uwire id_5
);
  wire id_7;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    output wand id_6,
    output tri0 id_7,
    output supply0 id_8,
    output tri id_9,
    input tri id_10,
    input wand id_11,
    output wand id_12,
    input supply1 id_13,
    input supply0 id_14,
    input wand id_15,
    output wand id_16
);
  initial begin : LABEL_0
    id_0 <= id_14;
  end
  module_0 modCall_1 (
      id_4,
      id_16,
      id_13,
      id_16,
      id_1,
      id_5
  );
endmodule
