

================================================================
== Vitis HLS Report for 'dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1'
================================================================
* Date:           Thu Jan 23 17:45:41 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1973|     1973|  19.730 us|  19.730 us|  1973|  1973|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_for_flat_VITIS_LOOP_40_1  |     1971|     1971|        13|          1|          1|  1960|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    126|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   5|    348|    711|    -|
|Memory           |       16|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|     81|    -|
|Register         |        -|   -|    421|     96|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       16|   5|    769|   1014|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       13|   6|      2|      5|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U540  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U541   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   5|  348|  711|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                  Module                                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |dense_weights_U  |dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1_dense_weights_ROM_AUTO_1R  |       16|  0|   0|    0|  7840|   32|     1|       250880|
    +-----------------+-------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                         |       16|  0|   0|    0|  7840|   32|     1|       250880|
    +-----------------+-------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln36_1_fu_163_p2              |         +|   0|  0|  12|          11|           1|
    |add_ln36_fu_175_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln40_fu_219_p2                |         +|   0|  0|  13|           4|           1|
    |add_ln45_1_fu_272_p2              |         +|   0|  0|  13|          13|          13|
    |add_ln45_fu_263_p2                |         +|   0|  0|  13|          13|          13|
    |empty_fu_213_p2                   |         +|   0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_401                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln36_fu_157_p2               |      icmp|   0|  0|  12|          11|           8|
    |icmp_ln40_fu_181_p2               |      icmp|   0|  0|  13|           4|           4|
    |or_ln36_fu_187_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln36_1_fu_201_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln36_fu_193_p3             |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 126|          81|          66|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_d_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_i_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |d_fu_62                               |   9|          2|    4|          8|
    |flat_to_dense_streams_0_blk_n         |   9|          2|    1|          2|
    |i_fu_66                               |   9|          2|    8|         16|
    |indvar_flatten_fu_70                  |   9|          2|   11|         22|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   49|         98|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_reg_373                        |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |d_fu_62                            |   4|   0|    4|          0|
    |dense_array_addr_reg_357           |   4|   0|    4|          0|
    |dense_array_load_reg_368           |  32|   0|   32|          0|
    |dense_weights_load_reg_342         |  32|   0|   32|          0|
    |empty_reg_336                      |  10|   0|   10|          0|
    |i_fu_66                            |   8|   0|    8|          0|
    |icmp_ln36_reg_322                  |   1|   0|    1|          0|
    |indvar_flatten_fu_70               |  11|   0|   11|          0|
    |mul7_reg_363                       |  32|   0|   32|          0|
    |or_ln36_reg_326                    |   1|   0|    1|          0|
    |or_ln36_reg_326_pp0_iter1_reg      |   1|   0|    1|          0|
    |p_07_fu_74                         |  32|   0|   32|          0|
    |select_ln36_reg_330                |   4|   0|    4|          0|
    |dense_array_addr_reg_357           |  64|  32|    4|          0|
    |icmp_ln36_reg_322                  |  64|  32|    1|          0|
    |select_ln36_reg_330                |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 421|  96|  238|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1|  return value|
|flat_to_dense_streams_0_dout            |   in|   32|     ap_fifo|                        flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_num_data_valid  |   in|    9|     ap_fifo|                        flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_fifo_cap        |   in|    9|     ap_fifo|                        flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_empty_n         |   in|    1|     ap_fifo|                        flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_read            |  out|    1|     ap_fifo|                        flat_to_dense_streams_0|       pointer|
|mul_ln36                                |   in|   10|     ap_none|                                       mul_ln36|        scalar|
|dense_array_address0                    |  out|    4|   ap_memory|                                    dense_array|         array|
|dense_array_ce0                         |  out|    1|   ap_memory|                                    dense_array|         array|
|dense_array_we0                         |  out|    1|   ap_memory|                                    dense_array|         array|
|dense_array_d0                          |  out|   32|   ap_memory|                                    dense_array|         array|
|dense_array_address1                    |  out|    4|   ap_memory|                                    dense_array|         array|
|dense_array_ce1                         |  out|    1|   ap_memory|                                    dense_array|         array|
|dense_array_q1                          |   in|   32|   ap_memory|                                    dense_array|         array|
+----------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 3 2 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 
2 --> 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.67>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%d = alloca i32 1" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 16 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_07 = alloca i32 1"   --->   Operation 19 'alloca' 'p_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln36_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln36"   --->   Operation 21 'read' 'mul_ln36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 0, i8 %i" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 23 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 0, i4 %d" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 24 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc.split"   --->   Operation 26 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.63ns)   --->   "%icmp_ln36 = icmp_eq  i11 %indvar_flatten_load, i11 1960" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 28 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.63ns)   --->   "%add_ln36_1 = add i11 %indvar_flatten_load, i11 1" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 29 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc11, void %for.inc20.preheader.exitStub" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 30 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%d_load = load i4 %d" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 31 'load' 'd_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %i_load, i8 1" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 33 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @dense_for_flat_VITIS_LOOP_40_1_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1960, i64 1960, i64 1960"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.73ns)   --->   "%icmp_ln40 = icmp_eq  i4 %d_load, i4 10" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 36 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%or_ln36 = or i1 %icmp_ln40, i1 %first_iter_0" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 37 'or' 'or_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.02ns)   --->   "%select_ln36 = select i1 %icmp_ln40, i4 0, i4 %d_load" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 38 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.24ns)   --->   "%select_ln36_1 = select i1 %icmp_ln40, i8 %add_ln36, i8 %i_load" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 39 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %or_ln36, void %for.inc.split, void %for.first.iter.for.inc" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 40 'br' 'br_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %select_ln36_1" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 41 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.73ns)   --->   "%empty = add i10 %mul_ln36_read, i10 %zext_ln36" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 42 'add' 'empty' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln40 = add i4 %select_ln36, i4 1" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 43 'add' 'add_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln36 = store i11 %add_ln36_1, i11 %indvar_flatten" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 44 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 %select_ln36_1, i8 %i" [CNN_Optimal/src/dense.cpp:36]   --->   Operation 45 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 %add_ln40, i4 %d" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 46 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 47 'br' 'br_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 2 <SV = 2> <Delay = 3.62>
ST_2 : Operation 48 [1/1] (3.62ns)   --->   "%flat_to_dense_streams_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0" [CNN_Optimal/src/dense.cpp:38]   --->   Operation 48 'read' 'flat_to_dense_streams_0_read' <Predicate = (or_ln36)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln38 = store i32 %flat_to_dense_streams_0_read, i32 %p_07" [CNN_Optimal/src/dense.cpp:38]   --->   Operation 49 'store' 'store_ln38' <Predicate = (or_ln36)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.split" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 50 'br' 'br_ln40' <Predicate = (or_ln36)> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (3.25ns)   --->   "%dense_weights_load = load i13 %dense_weights_addr" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 51 'load' 'dense_weights_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7840> <ROM>

State 3 <SV = 1> <Delay = 7.06>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %empty, i3 0" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 52 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty, i1 0" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 53 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i11 %tmp_1" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 54 'zext' 'zext_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln45 = add i13 %tmp, i13 %zext_ln45" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 55 'add' 'add_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i4 %select_ln36" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 56 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln45_1 = add i13 %add_ln45, i13 %zext_ln45_1" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 57 'add' 'add_ln45_1' <Predicate = (!icmp_ln36)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i13 %add_ln45_1" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 58 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%dense_weights_addr = getelementptr i32 %dense_weights, i64 0, i64 %zext_ln45_2" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 59 'getelementptr' 'dense_weights_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%dense_weights_load = load i13 %dense_weights_addr" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 60 'load' 'dense_weights_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7840> <ROM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_07_load = load i32 %p_07"   --->   Operation 61 'load' 'p_07_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%flat_value = bitcast i32 %p_07_load" [CNN_Optimal/src/dense.cpp:38]   --->   Operation 62 'bitcast' 'flat_value' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 63 [4/4] (5.70ns)   --->   "%mul7 = fmul i32 %dense_weights_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 63 'fmul' 'mul7' <Predicate = (!icmp_ln36)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 64 [3/4] (5.70ns)   --->   "%mul7 = fmul i32 %dense_weights_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 64 'fmul' 'mul7' <Predicate = (!icmp_ln36)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %select_ln36" [CNN_Optimal/src/dense.cpp:40]   --->   Operation 65 'zext' 'zext_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 66 [2/4] (5.70ns)   --->   "%mul7 = fmul i32 %dense_weights_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 66 'fmul' 'mul7' <Predicate = (!icmp_ln36)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr i32 %dense_array, i64 0, i64 %zext_ln40" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 67 'getelementptr' 'dense_array_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (2.32ns)   --->   "%dense_array_load = load i4 %dense_array_addr" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 68 'load' 'dense_array_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 69 [1/4] (5.70ns)   --->   "%mul7 = fmul i32 %dense_weights_load, i32 %flat_value" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 69 'fmul' 'mul7' <Predicate = (!icmp_ln36)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/2] (2.32ns)   --->   "%dense_array_load = load i4 %dense_array_addr" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 70 'load' 'dense_array_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 71 [5/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 71 'fadd' 'add' <Predicate = (!icmp_ln36)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 72 [4/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 72 'fadd' 'add' <Predicate = (!icmp_ln36)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 73 [3/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 73 'fadd' 'add' <Predicate = (!icmp_ln36)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 74 [2/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 74 'fadd' 'add' <Predicate = (!icmp_ln36)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 75 [1/5] (7.25ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 75 'fadd' 'add' <Predicate = (!icmp_ln36)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [CNN_Optimal/src/dense.cpp:42]   --->   Operation 76 'specpipeline' 'specpipeline_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln45 = store i32 %add, i4 %dense_array_addr" [CNN_Optimal/src/dense.cpp:45]   --->   Operation 77 'store' 'store_ln45' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ flat_to_dense_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d                            (alloca           ) [ 01000000000000]
i                            (alloca           ) [ 01000000000000]
indvar_flatten               (alloca           ) [ 01000000000000]
p_07                         (alloca           ) [ 01111000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000]
mul_ln36_read                (read             ) [ 00000000000000]
store_ln0                    (store            ) [ 00000000000000]
store_ln36                   (store            ) [ 00000000000000]
store_ln40                   (store            ) [ 00000000000000]
br_ln0                       (br               ) [ 00000000000000]
first_iter_0                 (phi              ) [ 01000000000000]
indvar_flatten_load          (load             ) [ 00000000000000]
icmp_ln36                    (icmp             ) [ 01111111111111]
add_ln36_1                   (add              ) [ 00000000000000]
br_ln36                      (br               ) [ 00000000000000]
d_load                       (load             ) [ 00000000000000]
i_load                       (load             ) [ 00000000000000]
add_ln36                     (add              ) [ 00000000000000]
specloopname_ln0             (specloopname     ) [ 00000000000000]
speclooptripcount_ln0        (speclooptripcount) [ 00000000000000]
icmp_ln40                    (icmp             ) [ 00000000000000]
or_ln36                      (or               ) [ 01110000000000]
select_ln36                  (select           ) [ 01111110000000]
select_ln36_1                (select           ) [ 00000000000000]
br_ln40                      (br               ) [ 00000000000000]
zext_ln36                    (zext             ) [ 00000000000000]
empty                        (add              ) [ 01010000000000]
add_ln40                     (add              ) [ 00000000000000]
store_ln36                   (store            ) [ 00000000000000]
store_ln36                   (store            ) [ 00000000000000]
store_ln40                   (store            ) [ 00000000000000]
br_ln40                      (br               ) [ 01000000000000]
flat_to_dense_streams_0_read (read             ) [ 00000000000000]
store_ln38                   (store            ) [ 00000000000000]
br_ln40                      (br               ) [ 00000000000000]
dense_weights_load           (load             ) [ 01001111000000]
tmp                          (bitconcatenate   ) [ 00000000000000]
tmp_1                        (bitconcatenate   ) [ 00000000000000]
zext_ln45                    (zext             ) [ 00000000000000]
add_ln45                     (add              ) [ 00000000000000]
zext_ln45_1                  (zext             ) [ 00000000000000]
add_ln45_1                   (add              ) [ 00000000000000]
zext_ln45_2                  (zext             ) [ 00000000000000]
dense_weights_addr           (getelementptr    ) [ 01100000000000]
p_07_load                    (load             ) [ 00000000000000]
flat_value                   (bitcast          ) [ 01000111000000]
zext_ln40                    (zext             ) [ 00000000000000]
dense_array_addr             (getelementptr    ) [ 01000001111111]
mul7                         (fmul             ) [ 01000000111110]
dense_array_load             (load             ) [ 01000000111110]
add                          (fadd             ) [ 01000000000001]
specpipeline_ln42            (specpipeline     ) [ 00000000000000]
store_ln45                   (store            ) [ 00000000000000]
ret_ln0                      (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln36">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_array"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flat_to_dense_streams_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_for_flat_VITIS_LOOP_40_1_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="d_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_07_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_07/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mul_ln36_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln36_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="flat_to_dense_streams_0_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_to_dense_streams_0_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dense_weights_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_load/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="dense_array_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="7"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="118" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_array_load/6 store_ln45/13 "/>
</bind>
</comp>

<comp id="120" class="1005" name="first_iter_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="first_iter_0_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="11" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln36_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln40_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln36_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="0" index="1" bw="11" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln36_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="d_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln36_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln40_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="or_ln36_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln36_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln36_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln36_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="empty_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln40_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln36_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="11" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln36_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln40_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln38_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="1"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln45_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln45_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln45_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln45_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="13" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln45_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_07_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="3"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_07_load/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="flat_value_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="flat_value/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln40_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="5"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/6 "/>
</bind>
</comp>

<comp id="295" class="1005" name="d_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="302" class="1005" name="i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="309" class="1005" name="indvar_flatten_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_07_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="2"/>
<pin id="318" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_07 "/>
</bind>
</comp>

<comp id="322" class="1005" name="icmp_ln36_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="326" class="1005" name="or_ln36_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="2"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln36 "/>
</bind>
</comp>

<comp id="330" class="1005" name="select_ln36_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="336" class="1005" name="empty_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="1"/>
<pin id="338" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="342" class="1005" name="dense_weights_load_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_load "/>
</bind>
</comp>

<comp id="347" class="1005" name="dense_weights_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="13" slack="1"/>
<pin id="349" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="flat_value_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_value "/>
</bind>
</comp>

<comp id="357" class="1005" name="dense_array_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="mul7_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="368" class="1005" name="dense_array_load_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_load "/>
</bind>
</comp>

<comp id="373" class="1005" name="add_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="119"><net_src comp="103" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="169" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="123" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="181" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="169" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="181" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="175" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="172" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="78" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="193" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="163" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="201" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="219" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="84" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="245" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="276"><net_src comp="263" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="298"><net_src comp="62" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="305"><net_src comp="66" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="312"><net_src comp="70" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="319"><net_src comp="74" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="325"><net_src comp="157" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="187" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="193" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="339"><net_src comp="213" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="345"><net_src comp="97" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="350"><net_src comp="90" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="355"><net_src comp="286" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="360"><net_src comp="103" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="366"><net_src comp="135" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="371"><net_src comp="110" pin="7"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="376"><net_src comp="131" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="110" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_array | {13 }
	Port: flat_to_dense_streams_0 | {}
	Port: dense_weights | {}
 - Input state : 
	Port: dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1 : mul_ln36 | {1 }
	Port: dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1 : dense_array | {6 7 }
	Port: dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1 : flat_to_dense_streams_0 | {2 }
	Port: dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1 : dense_weights | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln36 : 1
		store_ln40 : 1
		first_iter_0 : 1
		indvar_flatten_load : 1
		icmp_ln36 : 2
		add_ln36_1 : 2
		br_ln36 : 3
		d_load : 1
		i_load : 1
		add_ln36 : 2
		icmp_ln40 : 2
		or_ln36 : 3
		select_ln36 : 3
		select_ln36_1 : 3
		br_ln40 : 3
		zext_ln36 : 4
		empty : 5
		add_ln40 : 4
		store_ln36 : 3
		store_ln36 : 4
		store_ln40 : 5
	State 2
	State 3
		zext_ln45 : 1
		add_ln45 : 2
		add_ln45_1 : 3
		zext_ln45_2 : 4
		dense_weights_addr : 5
		dense_weights_load : 6
	State 4
		flat_value : 1
		mul7 : 2
	State 5
	State 6
		dense_array_addr : 1
		dense_array_load : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   fadd   |                grp_fu_131               |    2    |   205   |   390   |
|----------|-----------------------------------------|---------|---------|---------|
|   fmul   |                grp_fu_135               |    3    |   143   |   321   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            add_ln36_1_fu_163            |    0    |    0    |    12   |
|          |             add_ln36_fu_175             |    0    |    0    |    15   |
|    add   |               empty_fu_213              |    0    |    0    |    13   |
|          |             add_ln40_fu_219             |    0    |    0    |    13   |
|          |             add_ln45_fu_263             |    0    |    0    |    13   |
|          |            add_ln45_1_fu_272            |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln36_fu_157            |    0    |    0    |    12   |
|          |             icmp_ln40_fu_181            |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|
|  select  |            select_ln36_fu_193           |    0    |    0    |    4    |
|          |           select_ln36_1_fu_201          |    0    |    0    |    8    |
|----------|-----------------------------------------|---------|---------|---------|
|    or    |              or_ln36_fu_187             |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|   read   |         mul_ln36_read_read_fu_78        |    0    |    0    |    0    |
|          | flat_to_dense_streams_0_read_read_fu_84 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             zext_ln36_fu_209            |    0    |    0    |    0    |
|          |             zext_ln45_fu_259            |    0    |    0    |    0    |
|   zext   |            zext_ln45_1_fu_269           |    0    |    0    |    0    |
|          |            zext_ln45_2_fu_278           |    0    |    0    |    0    |
|          |             zext_ln40_fu_291            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|bitconcatenate|                tmp_fu_245               |    0    |    0    |    0    |
|          |               tmp_1_fu_252              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    5    |   348   |   829   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        add_reg_373       |   32   |
|         d_reg_295        |    4   |
| dense_array_addr_reg_357 |    4   |
| dense_array_load_reg_368 |   32   |
|dense_weights_addr_reg_347|   13   |
|dense_weights_load_reg_342|   32   |
|       empty_reg_336      |   10   |
|   first_iter_0_reg_120   |    1   |
|    flat_value_reg_352    |   32   |
|         i_reg_302        |    8   |
|     icmp_ln36_reg_322    |    1   |
|  indvar_flatten_reg_309  |   11   |
|       mul7_reg_363       |   32   |
|      or_ln36_reg_326     |    1   |
|       p_07_reg_316       |   32   |
|    select_ln36_reg_330   |    4   |
+--------------------------+--------+
|           Total          |   249  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_135    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   829  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   249  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   597  |   856  |
+-----------+--------+--------+--------+--------+
