<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="axi_intc_auto_pc_0_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_intc_auto_ds_1_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_auto_ds_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_intc_auto_rs_0_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_auto_rs_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_intc_auto_cc_1_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_auto_cc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_intc_m01_regslice_0_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_m01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_intc_auto_cc_2_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_auto_cc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_intc_axi_uartlite_0_0_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_intc_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_intc_xbar_0_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_intc_blk_mem_gen_0_0_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_and_rst_clk_wiz_0_1_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/clk_and_rst_clk_wiz_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_and_rst_proc_sys_reset_0_0_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/clk_and_rst_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_intc_auto_cc_0_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_intc_auto_ds_0_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_intc_auto_cc_3_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_auto_cc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="axi_intc_auto_cc_2_synth_1"/>
	</Run>
	<Run Id="axi_intc_auto_cc_4_synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/axi_intc_auto_cc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/nimro/VivadoProjects/Cores-SweRV_fpga/hardware/project/script/eh1_zedboard/eh1_zedboard.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="axi_intc_auto_pc_0_synth_1"/>
		<Parent Id="axi_intc_auto_ds_1_synth_1"/>
		<Parent Id="axi_intc_auto_rs_0_synth_1"/>
		<Parent Id="axi_intc_auto_cc_1_synth_1"/>
		<Parent Id="axi_intc_m01_regslice_0_synth_1"/>
		<Parent Id="axi_intc_auto_cc_2_synth_1"/>
		<Parent Id="axi_intc_axi_uartlite_0_0_synth_1"/>
		<Parent Id="axi_intc_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="axi_intc_xbar_0_synth_1"/>
		<Parent Id="axi_intc_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="clk_and_rst_clk_wiz_0_1_synth_1"/>
		<Parent Id="clk_and_rst_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="axi_intc_auto_cc_0_synth_1"/>
		<Parent Id="axi_intc_auto_ds_0_synth_1"/>
		<Parent Id="axi_intc_auto_cc_3_synth_1"/>
		<Parent Id="axi_intc_auto_cc_4_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

