Loading plugins phase: Elapsed time ==> 0s.927ms
Initializing data phase: Elapsed time ==> 3s.479ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v1_10 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v1_10\PSoC5\ADC_SAR_SEQ_v1_10.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v1_10\PSoC5\ADC_SAR_SEQ_v1_10.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v1_10\PSoC5\ADC_SAR_SEQ_v1_10.cysch (Shape_885)

ADD: sdb.M0065: information: Analog terminal "AMuxHw_1.BoutTerm" on ADC_SAR_SEQ_v1_10 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v1_10\PSoC5\ADC_SAR_SEQ_v1_10.cysch (Signal: V_diff1)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v1_10\PSoC5\ADC_SAR_SEQ_v1_10.cysch (Shape_302)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v1_10\PSoC5\ADC_SAR_SEQ_v1_10.cysch (Shape_387)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v1_10\PSoC5\ADC_SAR_SEQ_v1_10.cysch (Shape_458.136)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v1_10\PSoC5\ADC_SAR_SEQ_v1_10.cysch (Shape_533)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v1_10\PSoC5\ADC_SAR_SEQ_v1_10.cysch (Shape_598)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 14s.494ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.522ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 PSoC_2_Pi.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 PSoC_2_Pi.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 -verilog PSoC_2_Pi.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Oct 23 11:26:04 2014


======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_2_Pi.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Oct 23 11:26:04 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v1_10\ADC_AMUX_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v1_10\bADC_SAR_SEQ_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_2_Pi.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
PSoC_2_Pi.v (line 2284, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 -verilog PSoC_2_Pi.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Oct 23 11:26:06 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\codegentemp\PSoC_2_Pi.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\codegentemp\PSoC_2_Pi.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v1_10\ADC_AMUX_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v1_10\bADC_SAR_SEQ_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_2_Pi.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -dcpsoc3 -verilog PSoC_2_Pi.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Oct 23 11:26:16 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\codegentemp\PSoC_2_Pi.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\codegentemp\PSoC_2_Pi.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v1_10\ADC_AMUX_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v1_10\bADC_SAR_SEQ_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_not_empty\
	\SPIS_1:BSPIS:es3:SPISlave:control_7\
	\SPIS_1:BSPIS:es3:SPISlave:control_6\
	\SPIS_1:BSPIS:es3:SPISlave:control_5\
	\SPIS_1:BSPIS:es3:SPISlave:control_4\
	\SPIS_1:BSPIS:es3:SPISlave:control_3\
	\SPIS_1:BSPIS:es3:SPISlave:control_2\
	\SPIS_1:BSPIS:es3:SPISlave:control_1\
	\SPIS_1:BSPIS:es3:SPISlave:control_0\
	\SPIS_1:Net_146\
	\SPIS_1:BSPIS:es3:SPISlave:dpcounter_zero\
	Net_2041
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_1055
	Net_1056
	\PWM_1:PWMUDB:MODULE_2:b_31\
	\PWM_1:PWMUDB:MODULE_2:b_30\
	\PWM_1:PWMUDB:MODULE_2:b_29\
	\PWM_1:PWMUDB:MODULE_2:b_28\
	\PWM_1:PWMUDB:MODULE_2:b_27\
	\PWM_1:PWMUDB:MODULE_2:b_26\
	\PWM_1:PWMUDB:MODULE_2:b_25\
	\PWM_1:PWMUDB:MODULE_2:b_24\
	\PWM_1:PWMUDB:MODULE_2:b_23\
	\PWM_1:PWMUDB:MODULE_2:b_22\
	\PWM_1:PWMUDB:MODULE_2:b_21\
	\PWM_1:PWMUDB:MODULE_2:b_20\
	\PWM_1:PWMUDB:MODULE_2:b_19\
	\PWM_1:PWMUDB:MODULE_2:b_18\
	\PWM_1:PWMUDB:MODULE_2:b_17\
	\PWM_1:PWMUDB:MODULE_2:b_16\
	\PWM_1:PWMUDB:MODULE_2:b_15\
	\PWM_1:PWMUDB:MODULE_2:b_14\
	\PWM_1:PWMUDB:MODULE_2:b_13\
	\PWM_1:PWMUDB:MODULE_2:b_12\
	\PWM_1:PWMUDB:MODULE_2:b_11\
	\PWM_1:PWMUDB:MODULE_2:b_10\
	\PWM_1:PWMUDB:MODULE_2:b_9\
	\PWM_1:PWMUDB:MODULE_2:b_8\
	\PWM_1:PWMUDB:MODULE_2:b_7\
	\PWM_1:PWMUDB:MODULE_2:b_6\
	\PWM_1:PWMUDB:MODULE_2:b_5\
	\PWM_1:PWMUDB:MODULE_2:b_4\
	\PWM_1:PWMUDB:MODULE_2:b_3\
	\PWM_1:PWMUDB:MODULE_2:b_2\
	\PWM_1:PWMUDB:MODULE_2:b_1\
	\PWM_1:PWMUDB:MODULE_2:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1057
	Net_1054
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\WaveDAC8_1:Net_280\
	\WaveDAC8_1:Net_80\
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	\PWM_2:Net_101\
	Net_941
	Net_942
	\PWM_2:PWMUDB:MODULE_3:b_31\
	\PWM_2:PWMUDB:MODULE_3:b_30\
	\PWM_2:PWMUDB:MODULE_3:b_29\
	\PWM_2:PWMUDB:MODULE_3:b_28\
	\PWM_2:PWMUDB:MODULE_3:b_27\
	\PWM_2:PWMUDB:MODULE_3:b_26\
	\PWM_2:PWMUDB:MODULE_3:b_25\
	\PWM_2:PWMUDB:MODULE_3:b_24\
	\PWM_2:PWMUDB:MODULE_3:b_23\
	\PWM_2:PWMUDB:MODULE_3:b_22\
	\PWM_2:PWMUDB:MODULE_3:b_21\
	\PWM_2:PWMUDB:MODULE_3:b_20\
	\PWM_2:PWMUDB:MODULE_3:b_19\
	\PWM_2:PWMUDB:MODULE_3:b_18\
	\PWM_2:PWMUDB:MODULE_3:b_17\
	\PWM_2:PWMUDB:MODULE_3:b_16\
	\PWM_2:PWMUDB:MODULE_3:b_15\
	\PWM_2:PWMUDB:MODULE_3:b_14\
	\PWM_2:PWMUDB:MODULE_3:b_13\
	\PWM_2:PWMUDB:MODULE_3:b_12\
	\PWM_2:PWMUDB:MODULE_3:b_11\
	\PWM_2:PWMUDB:MODULE_3:b_10\
	\PWM_2:PWMUDB:MODULE_3:b_9\
	\PWM_2:PWMUDB:MODULE_3:b_8\
	\PWM_2:PWMUDB:MODULE_3:b_7\
	\PWM_2:PWMUDB:MODULE_3:b_6\
	\PWM_2:PWMUDB:MODULE_3:b_5\
	\PWM_2:PWMUDB:MODULE_3:b_4\
	\PWM_2:PWMUDB:MODULE_3:b_3\
	\PWM_2:PWMUDB:MODULE_3:b_2\
	\PWM_2:PWMUDB:MODULE_3:b_1\
	\PWM_2:PWMUDB:MODULE_3:b_0\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_943
	Net_940
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	\PWM_3:PWMUDB:km_run\
	\PWM_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_3:PWMUDB:capt_rising\
	\PWM_3:PWMUDB:capt_falling\
	\PWM_3:PWMUDB:trig_rise\
	\PWM_3:PWMUDB:trig_fall\
	\PWM_3:PWMUDB:sc_kill\
	\PWM_3:PWMUDB:min_kill\
	\PWM_3:PWMUDB:km_tc\
	\PWM_3:PWMUDB:db_tc\
	\PWM_3:PWMUDB:dith_sel\
	\PWM_3:PWMUDB:compare2\
	\PWM_3:Net_101\
	Net_955
	Net_956
	\PWM_3:PWMUDB:MODULE_4:b_31\
	\PWM_3:PWMUDB:MODULE_4:b_30\
	\PWM_3:PWMUDB:MODULE_4:b_29\
	\PWM_3:PWMUDB:MODULE_4:b_28\
	\PWM_3:PWMUDB:MODULE_4:b_27\
	\PWM_3:PWMUDB:MODULE_4:b_26\
	\PWM_3:PWMUDB:MODULE_4:b_25\
	\PWM_3:PWMUDB:MODULE_4:b_24\
	\PWM_3:PWMUDB:MODULE_4:b_23\
	\PWM_3:PWMUDB:MODULE_4:b_22\
	\PWM_3:PWMUDB:MODULE_4:b_21\
	\PWM_3:PWMUDB:MODULE_4:b_20\
	\PWM_3:PWMUDB:MODULE_4:b_19\
	\PWM_3:PWMUDB:MODULE_4:b_18\
	\PWM_3:PWMUDB:MODULE_4:b_17\
	\PWM_3:PWMUDB:MODULE_4:b_16\
	\PWM_3:PWMUDB:MODULE_4:b_15\
	\PWM_3:PWMUDB:MODULE_4:b_14\
	\PWM_3:PWMUDB:MODULE_4:b_13\
	\PWM_3:PWMUDB:MODULE_4:b_12\
	\PWM_3:PWMUDB:MODULE_4:b_11\
	\PWM_3:PWMUDB:MODULE_4:b_10\
	\PWM_3:PWMUDB:MODULE_4:b_9\
	\PWM_3:PWMUDB:MODULE_4:b_8\
	\PWM_3:PWMUDB:MODULE_4:b_7\
	\PWM_3:PWMUDB:MODULE_4:b_6\
	\PWM_3:PWMUDB:MODULE_4:b_5\
	\PWM_3:PWMUDB:MODULE_4:b_4\
	\PWM_3:PWMUDB:MODULE_4:b_3\
	\PWM_3:PWMUDB:MODULE_4:b_2\
	\PWM_3:PWMUDB:MODULE_4:b_1\
	\PWM_3:PWMUDB:MODULE_4:b_0\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_957
	Net_954
	\PWM_3:Net_113\
	\PWM_3:Net_107\
	\PWM_3:Net_114\
	\PWM_4:PWMUDB:km_run\
	\PWM_4:PWMUDB:ctrl_cmpmode2_2\
	\PWM_4:PWMUDB:ctrl_cmpmode2_1\
	\PWM_4:PWMUDB:ctrl_cmpmode2_0\
	\PWM_4:PWMUDB:ctrl_cmpmode1_2\
	\PWM_4:PWMUDB:ctrl_cmpmode1_1\
	\PWM_4:PWMUDB:ctrl_cmpmode1_0\
	\PWM_4:PWMUDB:capt_rising\
	\PWM_4:PWMUDB:capt_falling\
	\PWM_4:PWMUDB:trig_rise\
	\PWM_4:PWMUDB:trig_fall\
	\PWM_4:PWMUDB:sc_kill\
	\PWM_4:PWMUDB:min_kill\
	\PWM_4:PWMUDB:km_tc\
	\PWM_4:PWMUDB:db_tc\
	\PWM_4:PWMUDB:dith_sel\
	\PWM_4:PWMUDB:compare2\
	\PWM_4:Net_101\
	Net_3277
	Net_3278
	\PWM_4:PWMUDB:MODULE_5:b_31\
	\PWM_4:PWMUDB:MODULE_5:b_30\
	\PWM_4:PWMUDB:MODULE_5:b_29\
	\PWM_4:PWMUDB:MODULE_5:b_28\
	\PWM_4:PWMUDB:MODULE_5:b_27\
	\PWM_4:PWMUDB:MODULE_5:b_26\
	\PWM_4:PWMUDB:MODULE_5:b_25\
	\PWM_4:PWMUDB:MODULE_5:b_24\
	\PWM_4:PWMUDB:MODULE_5:b_23\
	\PWM_4:PWMUDB:MODULE_5:b_22\
	\PWM_4:PWMUDB:MODULE_5:b_21\
	\PWM_4:PWMUDB:MODULE_5:b_20\
	\PWM_4:PWMUDB:MODULE_5:b_19\
	\PWM_4:PWMUDB:MODULE_5:b_18\
	\PWM_4:PWMUDB:MODULE_5:b_17\
	\PWM_4:PWMUDB:MODULE_5:b_16\
	\PWM_4:PWMUDB:MODULE_5:b_15\
	\PWM_4:PWMUDB:MODULE_5:b_14\
	\PWM_4:PWMUDB:MODULE_5:b_13\
	\PWM_4:PWMUDB:MODULE_5:b_12\
	\PWM_4:PWMUDB:MODULE_5:b_11\
	\PWM_4:PWMUDB:MODULE_5:b_10\
	\PWM_4:PWMUDB:MODULE_5:b_9\
	\PWM_4:PWMUDB:MODULE_5:b_8\
	\PWM_4:PWMUDB:MODULE_5:b_7\
	\PWM_4:PWMUDB:MODULE_5:b_6\
	\PWM_4:PWMUDB:MODULE_5:b_5\
	\PWM_4:PWMUDB:MODULE_5:b_4\
	\PWM_4:PWMUDB:MODULE_5:b_3\
	\PWM_4:PWMUDB:MODULE_5:b_2\
	\PWM_4:PWMUDB:MODULE_5:b_1\
	\PWM_4:PWMUDB:MODULE_5:b_0\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:a_31\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:a_30\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:a_29\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:a_28\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:a_27\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:a_26\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:a_25\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:a_24\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_31\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_30\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_29\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_28\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_27\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_26\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_25\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_24\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_23\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_22\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_21\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_20\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_19\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_18\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_17\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_16\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_15\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_14\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_13\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_12\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_11\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_10\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_9\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_8\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_7\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_6\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_5\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_4\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_3\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_2\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_1\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:b_0\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_31\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_30\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_29\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_28\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_27\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_26\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_25\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_24\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_23\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_22\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_21\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_20\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_19\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_18\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_17\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_16\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_15\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_14\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_13\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_12\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_11\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_10\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_9\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_8\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_7\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_6\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_5\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_4\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_3\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:s_2\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3279
	Net_3276
	\PWM_4:Net_113\
	\PWM_4:Net_107\
	\PWM_4:Net_114\
	\PWM_5:PWMUDB:km_run\
	\PWM_5:PWMUDB:ctrl_cmpmode2_2\
	\PWM_5:PWMUDB:ctrl_cmpmode2_1\
	\PWM_5:PWMUDB:ctrl_cmpmode2_0\
	\PWM_5:PWMUDB:ctrl_cmpmode1_2\
	\PWM_5:PWMUDB:ctrl_cmpmode1_1\
	\PWM_5:PWMUDB:ctrl_cmpmode1_0\
	\PWM_5:PWMUDB:capt_rising\
	\PWM_5:PWMUDB:capt_falling\
	\PWM_5:PWMUDB:trig_rise\
	\PWM_5:PWMUDB:trig_fall\
	\PWM_5:PWMUDB:sc_kill\
	\PWM_5:PWMUDB:min_kill\
	\PWM_5:PWMUDB:km_tc\
	\PWM_5:PWMUDB:db_tc\
	\PWM_5:PWMUDB:dith_sel\
	\PWM_5:PWMUDB:compare2\
	\PWM_5:Net_101\
	Net_983
	Net_984
	\PWM_5:PWMUDB:MODULE_6:b_31\
	\PWM_5:PWMUDB:MODULE_6:b_30\
	\PWM_5:PWMUDB:MODULE_6:b_29\
	\PWM_5:PWMUDB:MODULE_6:b_28\
	\PWM_5:PWMUDB:MODULE_6:b_27\
	\PWM_5:PWMUDB:MODULE_6:b_26\
	\PWM_5:PWMUDB:MODULE_6:b_25\
	\PWM_5:PWMUDB:MODULE_6:b_24\
	\PWM_5:PWMUDB:MODULE_6:b_23\
	\PWM_5:PWMUDB:MODULE_6:b_22\
	\PWM_5:PWMUDB:MODULE_6:b_21\
	\PWM_5:PWMUDB:MODULE_6:b_20\
	\PWM_5:PWMUDB:MODULE_6:b_19\
	\PWM_5:PWMUDB:MODULE_6:b_18\
	\PWM_5:PWMUDB:MODULE_6:b_17\
	\PWM_5:PWMUDB:MODULE_6:b_16\
	\PWM_5:PWMUDB:MODULE_6:b_15\
	\PWM_5:PWMUDB:MODULE_6:b_14\
	\PWM_5:PWMUDB:MODULE_6:b_13\
	\PWM_5:PWMUDB:MODULE_6:b_12\
	\PWM_5:PWMUDB:MODULE_6:b_11\
	\PWM_5:PWMUDB:MODULE_6:b_10\
	\PWM_5:PWMUDB:MODULE_6:b_9\
	\PWM_5:PWMUDB:MODULE_6:b_8\
	\PWM_5:PWMUDB:MODULE_6:b_7\
	\PWM_5:PWMUDB:MODULE_6:b_6\
	\PWM_5:PWMUDB:MODULE_6:b_5\
	\PWM_5:PWMUDB:MODULE_6:b_4\
	\PWM_5:PWMUDB:MODULE_6:b_3\
	\PWM_5:PWMUDB:MODULE_6:b_2\
	\PWM_5:PWMUDB:MODULE_6:b_1\
	\PWM_5:PWMUDB:MODULE_6:b_0\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_985
	Net_982
	\PWM_5:Net_113\
	\PWM_5:Net_107\
	\PWM_5:Net_114\
	\PWM_6:PWMUDB:km_run\
	\PWM_6:PWMUDB:ctrl_cmpmode2_2\
	\PWM_6:PWMUDB:ctrl_cmpmode2_1\
	\PWM_6:PWMUDB:ctrl_cmpmode2_0\
	\PWM_6:PWMUDB:ctrl_cmpmode1_2\
	\PWM_6:PWMUDB:ctrl_cmpmode1_1\
	\PWM_6:PWMUDB:ctrl_cmpmode1_0\
	\PWM_6:PWMUDB:capt_rising\
	\PWM_6:PWMUDB:capt_falling\
	\PWM_6:PWMUDB:trig_rise\
	\PWM_6:PWMUDB:trig_fall\
	\PWM_6:PWMUDB:sc_kill\
	\PWM_6:PWMUDB:min_kill\
	\PWM_6:PWMUDB:km_tc\
	\PWM_6:PWMUDB:db_tc\
	\PWM_6:PWMUDB:dith_sel\
	\PWM_6:PWMUDB:compare2\
	\PWM_6:Net_101\
	Net_997
	Net_998
	\PWM_6:PWMUDB:MODULE_7:b_31\
	\PWM_6:PWMUDB:MODULE_7:b_30\
	\PWM_6:PWMUDB:MODULE_7:b_29\
	\PWM_6:PWMUDB:MODULE_7:b_28\
	\PWM_6:PWMUDB:MODULE_7:b_27\
	\PWM_6:PWMUDB:MODULE_7:b_26\
	\PWM_6:PWMUDB:MODULE_7:b_25\
	\PWM_6:PWMUDB:MODULE_7:b_24\
	\PWM_6:PWMUDB:MODULE_7:b_23\
	\PWM_6:PWMUDB:MODULE_7:b_22\
	\PWM_6:PWMUDB:MODULE_7:b_21\
	\PWM_6:PWMUDB:MODULE_7:b_20\
	\PWM_6:PWMUDB:MODULE_7:b_19\
	\PWM_6:PWMUDB:MODULE_7:b_18\
	\PWM_6:PWMUDB:MODULE_7:b_17\
	\PWM_6:PWMUDB:MODULE_7:b_16\
	\PWM_6:PWMUDB:MODULE_7:b_15\
	\PWM_6:PWMUDB:MODULE_7:b_14\
	\PWM_6:PWMUDB:MODULE_7:b_13\
	\PWM_6:PWMUDB:MODULE_7:b_12\
	\PWM_6:PWMUDB:MODULE_7:b_11\
	\PWM_6:PWMUDB:MODULE_7:b_10\
	\PWM_6:PWMUDB:MODULE_7:b_9\
	\PWM_6:PWMUDB:MODULE_7:b_8\
	\PWM_6:PWMUDB:MODULE_7:b_7\
	\PWM_6:PWMUDB:MODULE_7:b_6\
	\PWM_6:PWMUDB:MODULE_7:b_5\
	\PWM_6:PWMUDB:MODULE_7:b_4\
	\PWM_6:PWMUDB:MODULE_7:b_3\
	\PWM_6:PWMUDB:MODULE_7:b_2\
	\PWM_6:PWMUDB:MODULE_7:b_1\
	\PWM_6:PWMUDB:MODULE_7:b_0\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_999
	Net_996
	\PWM_6:Net_113\
	\PWM_6:Net_107\
	\PWM_6:Net_114\
	\PWM_7:PWMUDB:km_run\
	\PWM_7:PWMUDB:ctrl_cmpmode2_2\
	\PWM_7:PWMUDB:ctrl_cmpmode2_1\
	\PWM_7:PWMUDB:ctrl_cmpmode2_0\
	\PWM_7:PWMUDB:ctrl_cmpmode1_2\
	\PWM_7:PWMUDB:ctrl_cmpmode1_1\
	\PWM_7:PWMUDB:ctrl_cmpmode1_0\
	\PWM_7:PWMUDB:capt_rising\
	\PWM_7:PWMUDB:capt_falling\
	\PWM_7:PWMUDB:trig_rise\
	\PWM_7:PWMUDB:trig_fall\
	\PWM_7:PWMUDB:sc_kill\
	\PWM_7:PWMUDB:min_kill\
	\PWM_7:PWMUDB:km_tc\
	\PWM_7:PWMUDB:db_tc\
	\PWM_7:PWMUDB:dith_sel\
	\PWM_7:PWMUDB:compare2\
	\PWM_7:Net_101\
	Net_1011
	Net_1012
	\PWM_7:PWMUDB:MODULE_8:b_31\
	\PWM_7:PWMUDB:MODULE_8:b_30\
	\PWM_7:PWMUDB:MODULE_8:b_29\
	\PWM_7:PWMUDB:MODULE_8:b_28\
	\PWM_7:PWMUDB:MODULE_8:b_27\
	\PWM_7:PWMUDB:MODULE_8:b_26\
	\PWM_7:PWMUDB:MODULE_8:b_25\
	\PWM_7:PWMUDB:MODULE_8:b_24\
	\PWM_7:PWMUDB:MODULE_8:b_23\
	\PWM_7:PWMUDB:MODULE_8:b_22\
	\PWM_7:PWMUDB:MODULE_8:b_21\
	\PWM_7:PWMUDB:MODULE_8:b_20\
	\PWM_7:PWMUDB:MODULE_8:b_19\
	\PWM_7:PWMUDB:MODULE_8:b_18\
	\PWM_7:PWMUDB:MODULE_8:b_17\
	\PWM_7:PWMUDB:MODULE_8:b_16\
	\PWM_7:PWMUDB:MODULE_8:b_15\
	\PWM_7:PWMUDB:MODULE_8:b_14\
	\PWM_7:PWMUDB:MODULE_8:b_13\
	\PWM_7:PWMUDB:MODULE_8:b_12\
	\PWM_7:PWMUDB:MODULE_8:b_11\
	\PWM_7:PWMUDB:MODULE_8:b_10\
	\PWM_7:PWMUDB:MODULE_8:b_9\
	\PWM_7:PWMUDB:MODULE_8:b_8\
	\PWM_7:PWMUDB:MODULE_8:b_7\
	\PWM_7:PWMUDB:MODULE_8:b_6\
	\PWM_7:PWMUDB:MODULE_8:b_5\
	\PWM_7:PWMUDB:MODULE_8:b_4\
	\PWM_7:PWMUDB:MODULE_8:b_3\
	\PWM_7:PWMUDB:MODULE_8:b_2\
	\PWM_7:PWMUDB:MODULE_8:b_1\
	\PWM_7:PWMUDB:MODULE_8:b_0\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1013
	Net_1010
	\PWM_7:Net_113\
	\PWM_7:Net_107\
	\PWM_7:Net_114\
	\PWM_8:PWMUDB:km_run\
	\PWM_8:PWMUDB:ctrl_cmpmode2_2\
	\PWM_8:PWMUDB:ctrl_cmpmode2_1\
	\PWM_8:PWMUDB:ctrl_cmpmode2_0\
	\PWM_8:PWMUDB:ctrl_cmpmode1_2\
	\PWM_8:PWMUDB:ctrl_cmpmode1_1\
	\PWM_8:PWMUDB:ctrl_cmpmode1_0\
	\PWM_8:PWMUDB:capt_rising\
	\PWM_8:PWMUDB:capt_falling\
	\PWM_8:PWMUDB:trig_rise\
	\PWM_8:PWMUDB:trig_fall\
	\PWM_8:PWMUDB:sc_kill\
	\PWM_8:PWMUDB:min_kill\
	\PWM_8:PWMUDB:km_tc\
	\PWM_8:PWMUDB:db_tc\
	\PWM_8:PWMUDB:dith_sel\
	\PWM_8:PWMUDB:compare2\
	\PWM_8:Net_101\
	Net_1025
	Net_1026
	\PWM_8:PWMUDB:MODULE_9:b_31\
	\PWM_8:PWMUDB:MODULE_9:b_30\
	\PWM_8:PWMUDB:MODULE_9:b_29\
	\PWM_8:PWMUDB:MODULE_9:b_28\
	\PWM_8:PWMUDB:MODULE_9:b_27\
	\PWM_8:PWMUDB:MODULE_9:b_26\
	\PWM_8:PWMUDB:MODULE_9:b_25\
	\PWM_8:PWMUDB:MODULE_9:b_24\
	\PWM_8:PWMUDB:MODULE_9:b_23\
	\PWM_8:PWMUDB:MODULE_9:b_22\
	\PWM_8:PWMUDB:MODULE_9:b_21\
	\PWM_8:PWMUDB:MODULE_9:b_20\
	\PWM_8:PWMUDB:MODULE_9:b_19\
	\PWM_8:PWMUDB:MODULE_9:b_18\
	\PWM_8:PWMUDB:MODULE_9:b_17\
	\PWM_8:PWMUDB:MODULE_9:b_16\
	\PWM_8:PWMUDB:MODULE_9:b_15\
	\PWM_8:PWMUDB:MODULE_9:b_14\
	\PWM_8:PWMUDB:MODULE_9:b_13\
	\PWM_8:PWMUDB:MODULE_9:b_12\
	\PWM_8:PWMUDB:MODULE_9:b_11\
	\PWM_8:PWMUDB:MODULE_9:b_10\
	\PWM_8:PWMUDB:MODULE_9:b_9\
	\PWM_8:PWMUDB:MODULE_9:b_8\
	\PWM_8:PWMUDB:MODULE_9:b_7\
	\PWM_8:PWMUDB:MODULE_9:b_6\
	\PWM_8:PWMUDB:MODULE_9:b_5\
	\PWM_8:PWMUDB:MODULE_9:b_4\
	\PWM_8:PWMUDB:MODULE_9:b_3\
	\PWM_8:PWMUDB:MODULE_9:b_2\
	\PWM_8:PWMUDB:MODULE_9:b_1\
	\PWM_8:PWMUDB:MODULE_9:b_0\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1027
	Net_1024
	\PWM_8:Net_113\
	\PWM_8:Net_107\
	\PWM_8:Net_114\
	\ADC_SAR_Seq_1:bSAR_SEQ:sw_soc\
	\ADC_SAR_Seq_1:soc_out\
	\ADC_SAR_Seq_1:Net_3905\
	\ADC_SAR_Seq_1:Net_3867\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_2\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_2\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_1\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_1\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_0\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_0\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:xneq\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:xlt\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:xlte\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:xgt\
	\ADC_SAR_Seq_1:MODULE_1:g1:a0:xgte\
	\ADC_SAR_Seq_1:MODULE_1:lt\
	\ADC_SAR_Seq_1:MODULE_1:gt\
	\ADC_SAR_Seq_1:MODULE_1:gte\
	\ADC_SAR_Seq_1:MODULE_1:lte\
	\ADC_SAR_Seq_1:MODULE_1:neq\
	\IDAC8_1:Net_157\
	\I2C_1:udb_clk\
	Net_1987
	\I2C_1:Net_973\
	Net_1988
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_1993
	\I2C_1:Net_975\
	Net_1991
	Net_1992
	\USBUART:dma_nrq_0\
	\USBUART:Net_1800\
	\USBUART:dma_nrq_3\
	\USBUART:Net_1803\
	\USBUART:Net_1801\
	\USBUART:dma_nrq_1\
	\USBUART:dma_nrq_4\
	\USBUART:Net_1804\
	\USBUART:dma_nrq_5\
	\USBUART:Net_1805\
	\USBUART:dma_nrq_6\
	\USBUART:Net_1806\
	\USBUART:dma_nrq_7\
	\USBUART:Net_1807\
	\USBUART:dma_nrq_2\
	\USBUART:Net_1802\
	\DEBUG_UART:BUART:HalfDuplexSend\
	\DEBUG_UART:BUART:FinalAddrMode_2\
	\DEBUG_UART:BUART:FinalAddrMode_1\
	\DEBUG_UART:BUART:FinalAddrMode_0\
	\DEBUG_UART:BUART:reset_sr\
	Net_3395
	Net_3396

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_4_2\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_31\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_30\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_29\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_28\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_27\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_26\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_25\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_24\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_23\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_22\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_21\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_20\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_19\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_18\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_17\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_16\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_15\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_14\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_13\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_12\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_11\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_10\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_9\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_8\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_7\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_6\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_5\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_4\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_3\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_5_2\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 1142 User equations/components.
Deleted 240 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__miso_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__sclk_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_12_2_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__mosi_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing Net_637 to zero
Aliasing tmpOE__GPIO_12_0_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_12_3_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_12_4_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing \SPIS_1:BSPIS:es3:SPISlave:tx_status_5\ to zero
Aliasing \SPIS_1:BSPIS:es3:SPISlave:tx_status_4\ to zero
Aliasing \SPIS_1:BSPIS:es3:SPISlave:tx_status_3\ to zero
Aliasing \SPIS_1:BSPIS:es3:SPISlave:rx_status_2\ to zero
Aliasing \SPIS_1:BSPIS:es3:SPISlave:rx_status_1\ to zero
Aliasing \SPIS_1:BSPIS:es3:SPISlave:rx_status_0\ to zero
Aliasing \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\ to zero
Aliasing tmpOE__PWM_out_1_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_2\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GPIO_12_1_net_0
Aliasing \VDAC8_2:Net_83\ to zero
Aliasing \VDAC8_2:Net_81\ to zero
Aliasing \VDAC8_2:Net_82\ to zero
Aliasing tmpOE__WaveDAC_out_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing Net_1184 to tmpOE__GPIO_12_1_net_0
Aliasing \WaveDAC8_1:VDAC8:Net_83\ to zero
Aliasing \WaveDAC8_1:VDAC8:Net_81\ to zero
Aliasing \WaveDAC8_1:VDAC8:Net_82\ to zero
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to tmpOE__GPIO_12_1_net_0
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing \ADC_DelSig_1:soc\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2:PWMUDB:trig_out\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2:PWMUDB:reset\ to zero
Aliasing \PWM_2:PWMUDB:status_6\ to zero
Aliasing \PWM_2:PWMUDB:status_4\ to zero
Aliasing \PWM_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cs_addr_2\ to \PWM_2:PWMUDB:status_2\
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_3:PWMUDB:hwCapture\ to zero
Aliasing \PWM_3:PWMUDB:trig_out\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_3:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_3:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_3:PWMUDB:reset\ to zero
Aliasing \PWM_3:PWMUDB:status_6\ to zero
Aliasing \PWM_3:PWMUDB:status_4\ to zero
Aliasing \PWM_3:PWMUDB:cmp2\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cs_addr_2\ to \PWM_3:PWMUDB:status_2\
Aliasing \PWM_3:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_3:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_3:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_4:PWMUDB:hwCapture\ to zero
Aliasing \PWM_4:PWMUDB:trig_out\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_4:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_4:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:final_kill\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_4:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_4:PWMUDB:reset\ to zero
Aliasing \PWM_4:PWMUDB:status_6\ to zero
Aliasing \PWM_4:PWMUDB:status_4\ to zero
Aliasing \PWM_4:PWMUDB:cmp2\ to zero
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:cs_addr_2\ to \PWM_4:PWMUDB:status_2\
Aliasing \PWM_4:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_4:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_4:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_5:PWMUDB:hwCapture\ to zero
Aliasing \PWM_5:PWMUDB:trig_out\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_5:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_5:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:final_kill\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_5:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_5:PWMUDB:reset\ to zero
Aliasing \PWM_5:PWMUDB:status_6\ to zero
Aliasing \PWM_5:PWMUDB:status_4\ to zero
Aliasing \PWM_5:PWMUDB:cmp2\ to zero
Aliasing \PWM_5:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:cs_addr_2\ to \PWM_5:PWMUDB:status_2\
Aliasing \PWM_5:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_5:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_5:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_6:PWMUDB:hwCapture\ to zero
Aliasing \PWM_6:PWMUDB:trig_out\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_6:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_6:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:final_kill\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_6:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_6:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_6:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_6:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_6:PWMUDB:reset\ to zero
Aliasing \PWM_6:PWMUDB:status_6\ to zero
Aliasing \PWM_6:PWMUDB:status_4\ to zero
Aliasing \PWM_6:PWMUDB:cmp2\ to zero
Aliasing \PWM_6:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_6:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:cs_addr_2\ to \PWM_6:PWMUDB:status_2\
Aliasing \PWM_6:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_6:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_6:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_7:PWMUDB:hwCapture\ to zero
Aliasing \PWM_7:PWMUDB:trig_out\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_7:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_7:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_7:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:final_kill\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_7:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_7:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_7:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_7:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_7:PWMUDB:reset\ to zero
Aliasing \PWM_7:PWMUDB:status_6\ to zero
Aliasing \PWM_7:PWMUDB:status_4\ to zero
Aliasing \PWM_7:PWMUDB:cmp2\ to zero
Aliasing \PWM_7:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_7:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:cs_addr_2\ to \PWM_7:PWMUDB:status_2\
Aliasing \PWM_7:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_7:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_7:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_8:PWMUDB:hwCapture\ to zero
Aliasing \PWM_8:PWMUDB:trig_out\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_8:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_8:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_8:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:final_kill\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_8:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_8:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_8:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_8:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_8:PWMUDB:reset\ to zero
Aliasing \PWM_8:PWMUDB:status_6\ to zero
Aliasing \PWM_8:PWMUDB:status_4\ to zero
Aliasing \PWM_8:PWMUDB:cmp2\ to zero
Aliasing \PWM_8:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_8:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:cs_addr_2\ to \PWM_8:PWMUDB:status_2\
Aliasing \PWM_8:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_8:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_8:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__PWM_out_3_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__PWM_out_2_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__PWM_out_4_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__PWM_out_5_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__PWM_out_6_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__PWM_out_7_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__PWM_out_8_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__analog_in_9_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__analog_in_10_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__SAR_in_1_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_enable\ to tmpOE__GPIO_12_1_net_0
Aliasing \ADC_SAR_Seq_1:SAR:vp_ctl_0\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vp_ctl_2\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vn_ctl_1\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vn_ctl_3\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vp_ctl_1\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vp_ctl_3\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vn_ctl_0\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:vn_ctl_2\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:soc\ to zero
Aliasing \ADC_SAR_Seq_1:SAR:tmpOE__Bypass_net_0\ to tmpOE__GPIO_12_1_net_0
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_7\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_6\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_5\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_4\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_3\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_2\ to zero
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:status_1\ to zero
Aliasing Net_3184 to \ADC_SAR_Seq_1:bSAR_SEQ:status_0\
Aliasing \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__GPIO_12_1_net_0
Aliasing \IDAC8_1:Net_125\ to zero
Aliasing \IDAC8_1:Net_194\ to zero
Aliasing \IDAC8_1:Net_195\ to zero
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing tmpOE__IDAC_out_1_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__VDAC_out_1_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__VDAC_out_2_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing \I2C_1:Net_969\ to tmpOE__GPIO_12_1_net_0
Aliasing \I2C_1:Net_968\ to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_12_5_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_12_6_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_12_7_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing \Port_12_Control:clk\ to zero
Aliasing \Port_12_Control:rst\ to zero
Aliasing tmpOE__GPIO_2_0_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_2_1_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_2_2_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_2_7_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_2_6_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_2_5_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_2_4_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_2_3_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing \Port_2_Control:clk\ to zero
Aliasing \Port_2_Control:rst\ to zero
Aliasing tmpOE__GPIO_4_0_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_4_7_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_4_6_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_4_5_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_4_4_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_4_3_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_4_2_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_4_1_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing \Port_4_Control:clk\ to zero
Aliasing \Port_4_Control:rst\ to zero
Aliasing tmpOE__GPIO_5_0_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_5_7_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_5_6_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing \Port_5_Control:clk\ to zero
Aliasing \Port_5_Control:rst\ to zero
Aliasing tmpOE__GPIO_5_5_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_5_4_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_5_3_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_5_2_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__GPIO_5_1_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__DELSIG_IN_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__analog_in_8_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__analog_in_7_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__analog_in_6_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__analog_in_5_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__analog_in_4_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__analog_in_3_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__analog_in_2_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__analog_in_1_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__GPIO_12_1_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__GPIO_12_1_net_0
Aliasing \DEBUG_UART:BUART:tx_hd_send_break\ to zero
Aliasing \DEBUG_UART:BUART:FinalParityType_1\ to zero
Aliasing \DEBUG_UART:BUART:FinalParityType_0\ to zero
Aliasing \DEBUG_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \DEBUG_UART:BUART:tx_status_6\ to zero
Aliasing \DEBUG_UART:BUART:tx_status_5\ to zero
Aliasing \DEBUG_UART:BUART:tx_status_4\ to zero
Aliasing tmpOE__Rx_1_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_2:PWMUDB:prevCompare1\\D\ to \PWM_2:PWMUDB:pwm_temp\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_3:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_3:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_3:PWMUDB:prevCompare1\\D\ to \PWM_3:PWMUDB:pwm_temp\
Aliasing \PWM_4:PWMUDB:min_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_4:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_4:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_4:PWMUDB:prevCompare1\\D\ to \PWM_4:PWMUDB:pwm_temp\
Aliasing \PWM_5:PWMUDB:min_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_5:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_5:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_5:PWMUDB:prevCompare1\\D\ to \PWM_5:PWMUDB:pwm_temp\
Aliasing \PWM_6:PWMUDB:min_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_6:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_6:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_6:PWMUDB:prevCompare1\\D\ to \PWM_6:PWMUDB:pwm_temp\
Aliasing \PWM_7:PWMUDB:min_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_7:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_7:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_7:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_7:PWMUDB:prevCompare1\\D\ to \PWM_7:PWMUDB:pwm_temp\
Aliasing \PWM_8:PWMUDB:min_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_8:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_8:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_8:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_8:PWMUDB:prevCompare1\\D\ to \PWM_8:PWMUDB:pwm_temp\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\\D\ to \ADC_SAR_Seq_1:MODIN1_5\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\\D\ to \ADC_SAR_Seq_1:MODIN1_4\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\\D\ to \ADC_SAR_Seq_1:MODIN1_3\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\\D\ to \ADC_SAR_Seq_1:MODIN1_2\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\\D\ to \ADC_SAR_Seq_1:MODIN1_1\
Aliasing \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\\D\ to \ADC_SAR_Seq_1:MODIN1_0\
Aliasing \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\\D\ to \ADC_SAR_Seq_1:bSAR_SEQ:comp_clk_reg\\D\
Aliasing \DEBUG_UART:BUART:reset_reg\\D\ to zero
Removing Rhs of wire Net_2080[2] = \Port_12_Control:control_out_1\[3919]
Removing Rhs of wire Net_2080[2] = \Port_12_Control:control_1\[3933]
Removing Lhs of wire one[7] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__miso_net_0[10] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_638[11] = \SPIS_1:miso_wire\[86]
Removing Lhs of wire tmpOE__sclk_net_0[17] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__GPIO_12_2_net_0[23] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2155[24] = \Port_12_Control:control_out_2\[3920]
Removing Rhs of wire Net_2155[24] = \Port_12_Control:control_2\[3932]
Removing Lhs of wire tmpOE__mosi_net_0[30] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire Net_637[35] = zero[6]
Removing Lhs of wire tmpOE__GPIO_12_0_net_0[37] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2083[38] = \Port_12_Control:control_out_0\[3918]
Removing Rhs of wire Net_2083[38] = \Port_12_Control:control_0\[3934]
Removing Lhs of wire tmpOE__GPIO_12_3_net_0[44] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2110[45] = \Port_12_Control:control_out_3\[3921]
Removing Rhs of wire Net_2110[45] = \Port_12_Control:control_3\[3931]
Removing Lhs of wire tmpOE__GPIO_12_4_net_0[51] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2133[52] = \Port_12_Control:control_out_4\[3922]
Removing Rhs of wire Net_2133[52] = \Port_12_Control:control_4\[3930]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:cnt_reset\[57] = zero[6]
Removing Rhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_load\[59] = \SPIS_1:BSPIS:es3:SPISlave:load\[60]
Removing Rhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_load\[59] = \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one\[77]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:prc_clk_src\[67] = Net_636[18]
Removing Rhs of wire \SPIS_1:Net_81\[70] = \SPIS_1:Net_89\[160]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_status_2\[90] = \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\[80]
Removing Rhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\[91] = \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_not_full\[92]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_status_6\[93] = \SPIS_1:BSPIS:es3:SPISlave:byte_complete\[61]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:rx_status_3\[96] = \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\[95]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:rx_status_5\[97] = \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\[64]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:rx_status_6\[98] = \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\[85]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_status_5\[99] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_status_4\[100] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:tx_status_3\[101] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:rx_status_2\[102] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:rx_status_1\[103] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:rx_status_0\[104] = zero[6]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:mosi_fin\[105] = \SPIS_1:Net_75\[106]
Removing Lhs of wire \SPIS_1:Net_75\[106] = Net_635[31]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\[132] = zero[6]
Removing Lhs of wire tmpOE__PWM_out_1_net_0[164] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_1063[165] = \PWM_1:Net_96\[346]
Removing Rhs of wire Net_1063[165] = \PWM_1:PWMUDB:pwm_reg_i\[338]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[187] = \PWM_1:PWMUDB:control_7\[179]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[197] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[198] = \PWM_1:PWMUDB:control_7\[179]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[202] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[204] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[205] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[206] = \PWM_1:PWMUDB:runmode_enable\[203]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[210] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[211] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[212] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[213] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[216] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\[220] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\[508]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\[222] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\[509]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[223] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[224] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[225] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[226] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[229] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[230] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[232] = zero[6]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[233] = \PWM_1:PWMUDB:fifo_full\[252]
Removing Lhs of wire \PWM_1:PWMUDB:status_2\[234] = \PWM_1:PWMUDB:tc_i\[208]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[235] = \PWM_1:PWMUDB:cmp2_status_reg\[244]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[236] = \PWM_1:PWMUDB:cmp1_status_reg\[243]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[241] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[242] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[246] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[247] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[248] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[249] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[250] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[251] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[253] = \PWM_1:PWMUDB:tc_i\[208]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[254] = \PWM_1:PWMUDB:runmode_enable\[203]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[255] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[336] = \PWM_1:PWMUDB:cmp1_less\[307]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[341] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[343] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[349] = \PWM_1:PWMUDB:cmp1\[239]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\[390] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\[391] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\[392] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\[393] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\[394] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\[395] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\[396] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\[397] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\[398] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\[399] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\[400] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\[401] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\[402] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\[403] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\[404] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\[405] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\[406] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\[407] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\[408] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\[409] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\[410] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\[411] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\[412] = \PWM_1:PWMUDB:MODIN3_1\[413]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN3_1\[413] = \PWM_1:PWMUDB:dith_count_1\[219]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\[414] = \PWM_1:PWMUDB:MODIN3_0\[415]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN3_0\[415] = \PWM_1:PWMUDB:dith_count_0\[221]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[547] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[548] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \VDAC8_2:Net_83\[555] = zero[6]
Removing Lhs of wire \VDAC8_2:Net_81\[556] = zero[6]
Removing Lhs of wire \VDAC8_2:Net_82\[557] = zero[6]
Removing Lhs of wire tmpOE__WaveDAC_out_net_0[562] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire Net_1184[570] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire \WaveDAC8_1:Net_183\[583] = \WaveDAC8_1:demux:tmp__demux_0_reg\[588]
Removing Rhs of wire \WaveDAC8_1:Net_107\[586] = \WaveDAC8_1:demux:tmp__demux_1_reg\[591]
Removing Rhs of wire \WaveDAC8_1:Net_134\[589] = \WaveDAC8_1:cydff_1\[605]
Removing Lhs of wire \WaveDAC8_1:Net_336\[590] = \WaveDAC8_1:Net_279\[574]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_83\[593] = zero[6]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_81\[594] = zero[6]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_82\[595] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[611] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[612] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[613] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[614] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[615] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[616] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[617] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[618] = zero[6]
Removing Lhs of wire \ADC_SAR_1:Net_188\[621] = \ADC_SAR_1:Net_221\[620]
Removing Lhs of wire \ADC_SAR_1:soc\[627] = zero[6]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[645] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[672] = \ADC_DelSig_1:Net_250\[708]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[675] = zero[6]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[676] = zero[6]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[710] = zero[6]
Removing Lhs of wire \ADC_DelSig_1:soc\[712] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[730] = \PWM_2:PWMUDB:control_7\[722]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[740] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[741] = \PWM_2:PWMUDB:control_7\[722]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[745] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[747] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[748] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[749] = \PWM_2:PWMUDB:runmode_enable\[746]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[753] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[754] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[755] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[756] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[759] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_1\[763] = \PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\[1051]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_0\[765] = \PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\[1052]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[766] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[767] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[768] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[769] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:reset\[772] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[773] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[775] = zero[6]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[776] = \PWM_2:PWMUDB:fifo_full\[795]
Removing Lhs of wire \PWM_2:PWMUDB:status_2\[777] = \PWM_2:PWMUDB:tc_i\[751]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[778] = \PWM_2:PWMUDB:cmp2_status_reg\[787]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[779] = \PWM_2:PWMUDB:cmp1_status_reg\[786]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status\[784] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2\[785] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[789] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[790] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[791] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[792] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[793] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[794] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[796] = \PWM_2:PWMUDB:tc_i\[751]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[797] = \PWM_2:PWMUDB:runmode_enable\[746]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[798] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[879] = \PWM_2:PWMUDB:cmp1_less\[850]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[884] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[886] = zero[6]
Removing Rhs of wire \PWM_2:Net_96\[889] = \PWM_2:PWMUDB:pwm_reg_i\[881]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[892] = \PWM_2:PWMUDB:cmp1\[782]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_23\[933] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_22\[934] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_21\[935] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_20\[936] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_19\[937] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_18\[938] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_17\[939] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_16\[940] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_15\[941] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_14\[942] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_13\[943] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_12\[944] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_11\[945] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_10\[946] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_9\[947] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_8\[948] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_7\[949] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_6\[950] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_5\[951] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_4\[952] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_3\[953] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_2\[954] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_1\[955] = \PWM_2:PWMUDB:MODIN4_1\[956]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN4_1\[956] = \PWM_2:PWMUDB:dith_count_1\[762]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:a_0\[957] = \PWM_2:PWMUDB:MODIN4_0\[958]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN4_0\[958] = \PWM_2:PWMUDB:dith_count_0\[764]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1090] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1091] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_949[1092] = \PWM_2:Net_96\[889]
Removing Lhs of wire \PWM_3:PWMUDB:ctrl_enable\[1114] = \PWM_3:PWMUDB:control_7\[1106]
Removing Lhs of wire \PWM_3:PWMUDB:hwCapture\[1124] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:hwEnable\[1125] = \PWM_3:PWMUDB:control_7\[1106]
Removing Lhs of wire \PWM_3:PWMUDB:trig_out\[1129] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\R\[1131] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\S\[1132] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_enable\[1133] = \PWM_3:PWMUDB:runmode_enable\[1130]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\R\[1137] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\S\[1138] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\R\[1139] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\S\[1140] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill\[1143] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_1\[1147] = \PWM_3:PWMUDB:MODULE_4:g2:a0:s_1\[1435]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_0\[1149] = \PWM_3:PWMUDB:MODULE_4:g2:a0:s_0\[1436]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\R\[1150] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\S\[1151] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\R\[1152] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\S\[1153] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:reset\[1156] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:status_6\[1157] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:status_4\[1159] = zero[6]
Removing Rhs of wire \PWM_3:PWMUDB:status_3\[1160] = \PWM_3:PWMUDB:fifo_full\[1179]
Removing Lhs of wire \PWM_3:PWMUDB:status_2\[1161] = \PWM_3:PWMUDB:tc_i\[1135]
Removing Rhs of wire \PWM_3:PWMUDB:status_1\[1162] = \PWM_3:PWMUDB:cmp2_status_reg\[1171]
Removing Rhs of wire \PWM_3:PWMUDB:status_0\[1163] = \PWM_3:PWMUDB:cmp1_status_reg\[1170]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status\[1168] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2\[1169] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\R\[1173] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\S\[1174] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\R\[1175] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\S\[1176] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\R\[1177] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\S\[1178] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_2\[1180] = \PWM_3:PWMUDB:tc_i\[1135]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_1\[1181] = \PWM_3:PWMUDB:runmode_enable\[1130]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_0\[1182] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:compare1\[1263] = \PWM_3:PWMUDB:cmp1_less\[1234]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i\[1268] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i\[1270] = zero[6]
Removing Rhs of wire \PWM_3:Net_96\[1273] = \PWM_3:PWMUDB:pwm_reg_i\[1265]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_temp\[1276] = \PWM_3:PWMUDB:cmp1\[1166]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_23\[1317] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_22\[1318] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_21\[1319] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_20\[1320] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_19\[1321] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_18\[1322] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_17\[1323] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_16\[1324] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_15\[1325] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_14\[1326] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_13\[1327] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_12\[1328] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_11\[1329] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_10\[1330] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_9\[1331] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_8\[1332] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_7\[1333] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_6\[1334] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_5\[1335] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_4\[1336] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_3\[1337] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_2\[1338] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_1\[1339] = \PWM_3:PWMUDB:MODIN5_1\[1340]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN5_1\[1340] = \PWM_3:PWMUDB:dith_count_1\[1146]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:a_0\[1341] = \PWM_3:PWMUDB:MODIN5_0\[1342]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN5_0\[1342] = \PWM_3:PWMUDB:dith_count_0\[1148]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1474] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1475] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_963[1476] = \PWM_3:Net_96\[1273]
Removing Lhs of wire \PWM_4:PWMUDB:ctrl_enable\[1497] = \PWM_4:PWMUDB:control_7\[1489]
Removing Lhs of wire \PWM_4:PWMUDB:hwCapture\[1507] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:hwEnable\[1508] = \PWM_4:PWMUDB:control_7\[1489]
Removing Lhs of wire \PWM_4:PWMUDB:trig_out\[1512] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\R\[1514] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\S\[1515] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_enable\[1516] = \PWM_4:PWMUDB:runmode_enable\[1513]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\R\[1520] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\S\[1521] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\R\[1522] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\S\[1523] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill\[1526] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_1\[1530] = \PWM_4:PWMUDB:MODULE_5:g2:a0:s_1\[1818]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_0\[1532] = \PWM_4:PWMUDB:MODULE_5:g2:a0:s_0\[1819]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\R\[1533] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\S\[1534] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\R\[1535] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\S\[1536] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:reset\[1539] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:status_6\[1540] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:status_4\[1542] = zero[6]
Removing Rhs of wire \PWM_4:PWMUDB:status_3\[1543] = \PWM_4:PWMUDB:fifo_full\[1562]
Removing Lhs of wire \PWM_4:PWMUDB:status_2\[1544] = \PWM_4:PWMUDB:tc_i\[1518]
Removing Rhs of wire \PWM_4:PWMUDB:status_1\[1545] = \PWM_4:PWMUDB:cmp2_status_reg\[1554]
Removing Rhs of wire \PWM_4:PWMUDB:status_0\[1546] = \PWM_4:PWMUDB:cmp1_status_reg\[1553]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status\[1551] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2\[1552] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\R\[1556] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\S\[1557] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\R\[1558] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\S\[1559] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\R\[1560] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\S\[1561] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_2\[1563] = \PWM_4:PWMUDB:tc_i\[1518]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_1\[1564] = \PWM_4:PWMUDB:runmode_enable\[1513]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_0\[1565] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:compare1\[1646] = \PWM_4:PWMUDB:cmp1_less\[1617]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_i\[1651] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_i\[1653] = zero[6]
Removing Rhs of wire \PWM_4:Net_96\[1656] = \PWM_4:PWMUDB:pwm_reg_i\[1648]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_temp\[1659] = \PWM_4:PWMUDB:cmp1\[1549]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_23\[1700] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_22\[1701] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_21\[1702] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_20\[1703] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_19\[1704] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_18\[1705] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_17\[1706] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_16\[1707] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_15\[1708] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_14\[1709] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_13\[1710] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_12\[1711] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_11\[1712] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_10\[1713] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_9\[1714] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_8\[1715] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_7\[1716] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_6\[1717] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_5\[1718] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_4\[1719] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_3\[1720] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_2\[1721] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_1\[1722] = \PWM_4:PWMUDB:MODIN6_1\[1723]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN6_1\[1723] = \PWM_4:PWMUDB:dith_count_1\[1529]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:a_0\[1724] = \PWM_4:PWMUDB:MODIN6_0\[1725]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN6_0\[1725] = \PWM_4:PWMUDB:dith_count_0\[1531]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1857] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1858] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_3274[1859] = \PWM_4:Net_96\[1656]
Removing Lhs of wire \PWM_5:PWMUDB:ctrl_enable\[1881] = \PWM_5:PWMUDB:control_7\[1873]
Removing Lhs of wire \PWM_5:PWMUDB:hwCapture\[1891] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:hwEnable\[1892] = \PWM_5:PWMUDB:control_7\[1873]
Removing Lhs of wire \PWM_5:PWMUDB:trig_out\[1896] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\R\[1898] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\S\[1899] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_enable\[1900] = \PWM_5:PWMUDB:runmode_enable\[1897]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\R\[1904] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\S\[1905] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\R\[1906] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\S\[1907] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill\[1910] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_1\[1914] = \PWM_5:PWMUDB:MODULE_6:g2:a0:s_1\[2202]
Removing Lhs of wire \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_0\[1916] = \PWM_5:PWMUDB:MODULE_6:g2:a0:s_0\[2203]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_1\\R\[1917] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_1\\S\[1918] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_0\\R\[1919] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_0\\S\[1920] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:reset\[1923] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:status_6\[1924] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:status_4\[1926] = zero[6]
Removing Rhs of wire \PWM_5:PWMUDB:status_3\[1927] = \PWM_5:PWMUDB:fifo_full\[1946]
Removing Lhs of wire \PWM_5:PWMUDB:status_2\[1928] = \PWM_5:PWMUDB:tc_i\[1902]
Removing Rhs of wire \PWM_5:PWMUDB:status_1\[1929] = \PWM_5:PWMUDB:cmp2_status_reg\[1938]
Removing Rhs of wire \PWM_5:PWMUDB:status_0\[1930] = \PWM_5:PWMUDB:cmp1_status_reg\[1937]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status\[1935] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2\[1936] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\R\[1940] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\S\[1941] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\R\[1942] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\S\[1943] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\R\[1944] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\S\[1945] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_2\[1947] = \PWM_5:PWMUDB:tc_i\[1902]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_1\[1948] = \PWM_5:PWMUDB:runmode_enable\[1897]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_0\[1949] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:compare1\[2030] = \PWM_5:PWMUDB:cmp1_less\[2001]
Removing Lhs of wire \PWM_5:PWMUDB:pwm1_i\[2035] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:pwm2_i\[2037] = zero[6]
Removing Rhs of wire \PWM_5:Net_96\[2040] = \PWM_5:PWMUDB:pwm_reg_i\[2032]
Removing Lhs of wire \PWM_5:PWMUDB:pwm_temp\[2043] = \PWM_5:PWMUDB:cmp1\[1933]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_23\[2084] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_22\[2085] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_21\[2086] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_20\[2087] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_19\[2088] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_18\[2089] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_17\[2090] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_16\[2091] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_15\[2092] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_14\[2093] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_13\[2094] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_12\[2095] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_11\[2096] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_10\[2097] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_9\[2098] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_8\[2099] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_7\[2100] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_6\[2101] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_5\[2102] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_4\[2103] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_3\[2104] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_2\[2105] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_1\[2106] = \PWM_5:PWMUDB:MODIN7_1\[2107]
Removing Lhs of wire \PWM_5:PWMUDB:MODIN7_1\[2107] = \PWM_5:PWMUDB:dith_count_1\[1913]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:a_0\[2108] = \PWM_5:PWMUDB:MODIN7_0\[2109]
Removing Lhs of wire \PWM_5:PWMUDB:MODIN7_0\[2109] = \PWM_5:PWMUDB:dith_count_0\[1915]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[2241] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[2242] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_991[2243] = \PWM_5:Net_96\[2040]
Removing Lhs of wire \PWM_6:PWMUDB:ctrl_enable\[2264] = \PWM_6:PWMUDB:control_7\[2256]
Removing Lhs of wire \PWM_6:PWMUDB:hwCapture\[2274] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:hwEnable\[2275] = \PWM_6:PWMUDB:control_7\[2256]
Removing Lhs of wire \PWM_6:PWMUDB:trig_out\[2279] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\R\[2281] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\S\[2282] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_enable\[2283] = \PWM_6:PWMUDB:runmode_enable\[2280]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\R\[2287] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\S\[2288] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\R\[2289] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\S\[2290] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill\[2293] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_1\[2297] = \PWM_6:PWMUDB:MODULE_7:g2:a0:s_1\[2585]
Removing Lhs of wire \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_0\[2299] = \PWM_6:PWMUDB:MODULE_7:g2:a0:s_0\[2586]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_1\\R\[2300] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_1\\S\[2301] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_0\\R\[2302] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_0\\S\[2303] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:reset\[2306] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:status_6\[2307] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:status_4\[2309] = zero[6]
Removing Rhs of wire \PWM_6:PWMUDB:status_3\[2310] = \PWM_6:PWMUDB:fifo_full\[2329]
Removing Lhs of wire \PWM_6:PWMUDB:status_2\[2311] = \PWM_6:PWMUDB:tc_i\[2285]
Removing Rhs of wire \PWM_6:PWMUDB:status_1\[2312] = \PWM_6:PWMUDB:cmp2_status_reg\[2321]
Removing Rhs of wire \PWM_6:PWMUDB:status_0\[2313] = \PWM_6:PWMUDB:cmp1_status_reg\[2320]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status\[2318] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2\[2319] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\R\[2323] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\S\[2324] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\R\[2325] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\S\[2326] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\R\[2327] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\S\[2328] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_2\[2330] = \PWM_6:PWMUDB:tc_i\[2285]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_1\[2331] = \PWM_6:PWMUDB:runmode_enable\[2280]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_0\[2332] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:compare1\[2413] = \PWM_6:PWMUDB:cmp1_less\[2384]
Removing Lhs of wire \PWM_6:PWMUDB:pwm1_i\[2418] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:pwm2_i\[2420] = zero[6]
Removing Rhs of wire \PWM_6:Net_96\[2423] = \PWM_6:PWMUDB:pwm_reg_i\[2415]
Removing Lhs of wire \PWM_6:PWMUDB:pwm_temp\[2426] = \PWM_6:PWMUDB:cmp1\[2316]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_23\[2467] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_22\[2468] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_21\[2469] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_20\[2470] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_19\[2471] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_18\[2472] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_17\[2473] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_16\[2474] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_15\[2475] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_14\[2476] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_13\[2477] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_12\[2478] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_11\[2479] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_10\[2480] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_9\[2481] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_8\[2482] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_7\[2483] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_6\[2484] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_5\[2485] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_4\[2486] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_3\[2487] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_2\[2488] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_1\[2489] = \PWM_6:PWMUDB:MODIN8_1\[2490]
Removing Lhs of wire \PWM_6:PWMUDB:MODIN8_1\[2490] = \PWM_6:PWMUDB:dith_count_1\[2296]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:a_0\[2491] = \PWM_6:PWMUDB:MODIN8_0\[2492]
Removing Lhs of wire \PWM_6:PWMUDB:MODIN8_0\[2492] = \PWM_6:PWMUDB:dith_count_0\[2298]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[2624] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[2625] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_1005[2626] = \PWM_6:Net_96\[2423]
Removing Lhs of wire \PWM_7:PWMUDB:ctrl_enable\[2648] = \PWM_7:PWMUDB:control_7\[2640]
Removing Lhs of wire \PWM_7:PWMUDB:hwCapture\[2658] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:hwEnable\[2659] = \PWM_7:PWMUDB:control_7\[2640]
Removing Lhs of wire \PWM_7:PWMUDB:trig_out\[2663] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:runmode_enable\\R\[2665] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:runmode_enable\\S\[2666] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_enable\[2667] = \PWM_7:PWMUDB:runmode_enable\[2664]
Removing Lhs of wire \PWM_7:PWMUDB:ltch_kill_reg\\R\[2671] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:ltch_kill_reg\\S\[2672] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:min_kill_reg\\R\[2673] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:min_kill_reg\\S\[2674] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill\[2677] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_1\[2681] = \PWM_7:PWMUDB:MODULE_8:g2:a0:s_1\[2969]
Removing Lhs of wire \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_0\[2683] = \PWM_7:PWMUDB:MODULE_8:g2:a0:s_0\[2970]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_1\\R\[2684] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_1\\S\[2685] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_0\\R\[2686] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_0\\S\[2687] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:reset\[2690] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:status_6\[2691] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:status_4\[2693] = zero[6]
Removing Rhs of wire \PWM_7:PWMUDB:status_3\[2694] = \PWM_7:PWMUDB:fifo_full\[2713]
Removing Lhs of wire \PWM_7:PWMUDB:status_2\[2695] = \PWM_7:PWMUDB:tc_i\[2669]
Removing Rhs of wire \PWM_7:PWMUDB:status_1\[2696] = \PWM_7:PWMUDB:cmp2_status_reg\[2705]
Removing Rhs of wire \PWM_7:PWMUDB:status_0\[2697] = \PWM_7:PWMUDB:cmp1_status_reg\[2704]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status\[2702] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2\[2703] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp1_status_reg\\R\[2707] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp1_status_reg\\S\[2708] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status_reg\\R\[2709] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status_reg\\S\[2710] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill_reg\\R\[2711] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill_reg\\S\[2712] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:cs_addr_2\[2714] = \PWM_7:PWMUDB:tc_i\[2669]
Removing Lhs of wire \PWM_7:PWMUDB:cs_addr_1\[2715] = \PWM_7:PWMUDB:runmode_enable\[2664]
Removing Lhs of wire \PWM_7:PWMUDB:cs_addr_0\[2716] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:compare1\[2797] = \PWM_7:PWMUDB:cmp1_less\[2768]
Removing Lhs of wire \PWM_7:PWMUDB:pwm1_i\[2802] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:pwm2_i\[2804] = zero[6]
Removing Rhs of wire \PWM_7:Net_96\[2807] = \PWM_7:PWMUDB:pwm_reg_i\[2799]
Removing Lhs of wire \PWM_7:PWMUDB:pwm_temp\[2810] = \PWM_7:PWMUDB:cmp1\[2700]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_23\[2851] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_22\[2852] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_21\[2853] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_20\[2854] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_19\[2855] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_18\[2856] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_17\[2857] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_16\[2858] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_15\[2859] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_14\[2860] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_13\[2861] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_12\[2862] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_11\[2863] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_10\[2864] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_9\[2865] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_8\[2866] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_7\[2867] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_6\[2868] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_5\[2869] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_4\[2870] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_3\[2871] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_2\[2872] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_1\[2873] = \PWM_7:PWMUDB:MODIN9_1\[2874]
Removing Lhs of wire \PWM_7:PWMUDB:MODIN9_1\[2874] = \PWM_7:PWMUDB:dith_count_1\[2680]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:a_0\[2875] = \PWM_7:PWMUDB:MODIN9_0\[2876]
Removing Lhs of wire \PWM_7:PWMUDB:MODIN9_0\[2876] = \PWM_7:PWMUDB:dith_count_0\[2682]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[3008] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[3009] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_1019[3010] = \PWM_7:Net_96\[2807]
Removing Lhs of wire \PWM_8:PWMUDB:ctrl_enable\[3031] = \PWM_8:PWMUDB:control_7\[3023]
Removing Lhs of wire \PWM_8:PWMUDB:hwCapture\[3041] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:hwEnable\[3042] = \PWM_8:PWMUDB:control_7\[3023]
Removing Lhs of wire \PWM_8:PWMUDB:trig_out\[3046] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:runmode_enable\\R\[3048] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:runmode_enable\\S\[3049] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_enable\[3050] = \PWM_8:PWMUDB:runmode_enable\[3047]
Removing Lhs of wire \PWM_8:PWMUDB:ltch_kill_reg\\R\[3054] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:ltch_kill_reg\\S\[3055] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:min_kill_reg\\R\[3056] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:min_kill_reg\\S\[3057] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill\[3060] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_1\[3064] = \PWM_8:PWMUDB:MODULE_9:g2:a0:s_1\[3352]
Removing Lhs of wire \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_0\[3066] = \PWM_8:PWMUDB:MODULE_9:g2:a0:s_0\[3353]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_1\\R\[3067] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_1\\S\[3068] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_0\\R\[3069] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_0\\S\[3070] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:reset\[3073] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:status_6\[3074] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:status_4\[3076] = zero[6]
Removing Rhs of wire \PWM_8:PWMUDB:status_3\[3077] = \PWM_8:PWMUDB:fifo_full\[3096]
Removing Lhs of wire \PWM_8:PWMUDB:status_2\[3078] = \PWM_8:PWMUDB:tc_i\[3052]
Removing Rhs of wire \PWM_8:PWMUDB:status_1\[3079] = \PWM_8:PWMUDB:cmp2_status_reg\[3088]
Removing Rhs of wire \PWM_8:PWMUDB:status_0\[3080] = \PWM_8:PWMUDB:cmp1_status_reg\[3087]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status\[3085] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2\[3086] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp1_status_reg\\R\[3090] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp1_status_reg\\S\[3091] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status_reg\\R\[3092] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status_reg\\S\[3093] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill_reg\\R\[3094] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill_reg\\S\[3095] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:cs_addr_2\[3097] = \PWM_8:PWMUDB:tc_i\[3052]
Removing Lhs of wire \PWM_8:PWMUDB:cs_addr_1\[3098] = \PWM_8:PWMUDB:runmode_enable\[3047]
Removing Lhs of wire \PWM_8:PWMUDB:cs_addr_0\[3099] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:compare1\[3180] = \PWM_8:PWMUDB:cmp1_less\[3151]
Removing Lhs of wire \PWM_8:PWMUDB:pwm1_i\[3185] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:pwm2_i\[3187] = zero[6]
Removing Rhs of wire \PWM_8:Net_96\[3190] = \PWM_8:PWMUDB:pwm_reg_i\[3182]
Removing Lhs of wire \PWM_8:PWMUDB:pwm_temp\[3193] = \PWM_8:PWMUDB:cmp1\[3083]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_23\[3234] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_22\[3235] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_21\[3236] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_20\[3237] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_19\[3238] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_18\[3239] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_17\[3240] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_16\[3241] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_15\[3242] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_14\[3243] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_13\[3244] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_12\[3245] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_11\[3246] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_10\[3247] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_9\[3248] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_8\[3249] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_7\[3250] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_6\[3251] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_5\[3252] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_4\[3253] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_3\[3254] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_2\[3255] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_1\[3256] = \PWM_8:PWMUDB:MODIN10_1\[3257]
Removing Lhs of wire \PWM_8:PWMUDB:MODIN10_1\[3257] = \PWM_8:PWMUDB:dith_count_1\[3063]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:a_0\[3258] = \PWM_8:PWMUDB:MODIN10_0\[3259]
Removing Lhs of wire \PWM_8:PWMUDB:MODIN10_0\[3259] = \PWM_8:PWMUDB:dith_count_0\[3065]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[3391] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[3392] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_1033[3393] = \PWM_8:Net_96\[3190]
Removing Lhs of wire tmpOE__PWM_out_3_net_0[3400] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_2_net_0[3406] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_4_net_0[3412] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_5_net_0[3418] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_6_net_0[3424] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_7_net_0[3430] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__PWM_out_8_net_0[3436] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__analog_in_9_net_0[3442] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__analog_in_10_net_0[3449] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__SAR_in_1_net_0[3456] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_enable\[3461] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq_1:cmp_vv_vv_MODGEN_1\[3463] = \ADC_SAR_Seq_1:MODULE_1:g1:a0:xeq\[3794]
Removing Lhs of wire \ADC_SAR_Seq_1:clock\[3464] = Net_2991[3696]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_5\[3466] = \ADC_SAR_Seq_1:bSAR_SEQ:count_5\[3665]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_4\[3468] = \ADC_SAR_Seq_1:bSAR_SEQ:count_4\[3666]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_3\[3470] = \ADC_SAR_Seq_1:bSAR_SEQ:count_3\[3667]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_2\[3472] = \ADC_SAR_Seq_1:bSAR_SEQ:count_2\[3668]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_1\[3474] = \ADC_SAR_Seq_1:bSAR_SEQ:count_1\[3669]
Removing Rhs of wire \ADC_SAR_Seq_1:ch_addr_0\[3476] = \ADC_SAR_Seq_1:bSAR_SEQ:count_0\[3670]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vp_ctl_0\[3608] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vp_ctl_2\[3609] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vn_ctl_1\[3610] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vn_ctl_3\[3611] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vp_ctl_1\[3612] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vp_ctl_3\[3613] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vn_ctl_0\[3614] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:vn_ctl_2\[3615] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:Net_188\[3616] = Net_2991[3696]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:soc\[3622] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:SAR:tmpOE__Bypass_net_0\[3641] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:enable\[3657] = \ADC_SAR_Seq_1:bSAR_SEQ:control_0\[3658]
Removing Rhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:load_period\[3659] = \ADC_SAR_Seq_1:bSAR_SEQ:control_1\[3660]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_7\[3671] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_6\[3672] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_5\[3673] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_4\[3674] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_3\[3675] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_2\[3676] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_1\[3677] = zero[6]
Removing Rhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:status_0\[3678] = \ADC_SAR_Seq_1:bSAR_SEQ:comp_clk_reg\[3679]
Removing Rhs of wire Net_3184[3684] = \ADC_SAR_Seq_1:bSAR_SEQ:status_0\[3678]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_5\[3705] = \ADC_SAR_Seq_1:MODIN1_5\[3706]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN1_5\[3706] = \ADC_SAR_Seq_1:ch_addr_5\[3466]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_4\[3707] = \ADC_SAR_Seq_1:MODIN1_4\[3708]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN1_4\[3708] = \ADC_SAR_Seq_1:ch_addr_4\[3468]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_3\[3709] = \ADC_SAR_Seq_1:MODIN1_3\[3710]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN1_3\[3710] = \ADC_SAR_Seq_1:ch_addr_3\[3470]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_2\[3711] = \ADC_SAR_Seq_1:MODIN1_2\[3712]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN1_2\[3712] = \ADC_SAR_Seq_1:ch_addr_2\[3472]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_1\[3713] = \ADC_SAR_Seq_1:MODIN1_1\[3714]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN1_1\[3714] = \ADC_SAR_Seq_1:ch_addr_1\[3474]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_0\[3715] = \ADC_SAR_Seq_1:MODIN1_0\[3716]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN1_0\[3716] = \ADC_SAR_Seq_1:ch_addr_0\[3476]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_5\[3717] = \ADC_SAR_Seq_1:MODIN2_5\[3718]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_5\[3718] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\[3465]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_4\[3719] = \ADC_SAR_Seq_1:MODIN2_4\[3720]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_4\[3720] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\[3467]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_3\[3721] = \ADC_SAR_Seq_1:MODIN2_3\[3722]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_3\[3722] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\[3469]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_2\[3723] = \ADC_SAR_Seq_1:MODIN2_2\[3724]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_2\[3724] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\[3471]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_1\[3725] = \ADC_SAR_Seq_1:MODIN2_1\[3726]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_1\[3726] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\[3473]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_0\[3727] = \ADC_SAR_Seq_1:MODIN2_0\[3728]
Removing Lhs of wire \ADC_SAR_Seq_1:MODIN2_0\[3728] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\[3475]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_5\[3729] = \ADC_SAR_Seq_1:ch_addr_5\[3466]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_4\[3730] = \ADC_SAR_Seq_1:ch_addr_4\[3468]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_3\[3731] = \ADC_SAR_Seq_1:ch_addr_3\[3470]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_2\[3732] = \ADC_SAR_Seq_1:ch_addr_2\[3472]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_1\[3733] = \ADC_SAR_Seq_1:ch_addr_1\[3474]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_0\[3734] = \ADC_SAR_Seq_1:ch_addr_0\[3476]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_5\[3735] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\[3465]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_4\[3736] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\[3467]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_3\[3737] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\[3469]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_2\[3738] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\[3471]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_1\[3739] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\[3473]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_0\[3740] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\[3475]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_5\[3741] = \ADC_SAR_Seq_1:ch_addr_5\[3466]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_4\[3742] = \ADC_SAR_Seq_1:ch_addr_4\[3468]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_3\[3743] = \ADC_SAR_Seq_1:ch_addr_3\[3470]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_2\[3744] = \ADC_SAR_Seq_1:ch_addr_2\[3472]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_1\[3745] = \ADC_SAR_Seq_1:ch_addr_1\[3474]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_0\[3746] = \ADC_SAR_Seq_1:ch_addr_0\[3476]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_5\[3747] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\[3465]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_4\[3748] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\[3467]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_3\[3749] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\[3469]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_2\[3750] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\[3471]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_1\[3751] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\[3473]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_0\[3752] = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\[3475]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_0\[3759] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_0\[3760] = \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_0\[3758]
Removing Lhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eqi_0\[3766] = \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_5\[3765]
Removing Rhs of wire \ADC_SAR_Seq_1:MODULE_1:g1:a0:xeq\[3794] = \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_1\[3767]
Removing Lhs of wire \IDAC8_1:Net_125\[3806] = zero[6]
Removing Lhs of wire \IDAC8_1:Net_158\[3807] = zero[6]
Removing Lhs of wire \IDAC8_1:Net_123\[3808] = zero[6]
Removing Lhs of wire \IDAC8_1:Net_194\[3813] = zero[6]
Removing Lhs of wire \IDAC8_1:Net_195\[3814] = zero[6]
Removing Lhs of wire \VDAC8_1:Net_83\[3816] = zero[6]
Removing Lhs of wire \VDAC8_1:Net_81\[3817] = zero[6]
Removing Lhs of wire \VDAC8_1:Net_82\[3818] = zero[6]
Removing Lhs of wire tmpOE__IDAC_out_1_net_0[3823] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__VDAC_out_1_net_0[3829] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__VDAC_out_2_net_0[3835] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire \I2C_1:sda_x_wire\[3843] = \I2C_1:Net_643_1\[3844]
Removing Rhs of wire \I2C_1:Net_697\[3846] = \I2C_1:Net_643_2\[3852]
Removing Rhs of wire \I2C_1:Net_1109_0\[3849] = \I2C_1:scl_yfb\[3862]
Removing Rhs of wire \I2C_1:Net_1109_1\[3850] = \I2C_1:sda_yfb\[3863]
Removing Lhs of wire \I2C_1:scl_x_wire\[3853] = \I2C_1:Net_643_0\[3851]
Removing Lhs of wire \I2C_1:Net_969\[3854] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \I2C_1:Net_968\[3855] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[3865] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[3868] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[3876] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__SDA_1_net_0[3881] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__GPIO_12_5_net_0[3886] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2131[3887] = \Port_12_Control:control_out_5\[3923]
Removing Rhs of wire Net_2131[3887] = \Port_12_Control:control_5\[3929]
Removing Lhs of wire tmpOE__GPIO_12_6_net_0[3893] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2157[3894] = \Port_12_Control:control_out_6\[3924]
Removing Rhs of wire Net_2157[3894] = \Port_12_Control:control_6\[3928]
Removing Lhs of wire tmpOE__GPIO_12_7_net_0[3900] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2127[3901] = \Port_12_Control:control_out_7\[3925]
Removing Rhs of wire Net_2127[3901] = \Port_12_Control:control_7\[3927]
Removing Lhs of wire \Port_12_Status:status_0\[3906] = Net_2158[39]
Removing Lhs of wire \Port_12_Status:status_1\[3907] = Net_2055[3]
Removing Lhs of wire \Port_12_Status:status_2\[3908] = Net_2160[25]
Removing Lhs of wire \Port_12_Status:status_3\[3909] = Net_2161[46]
Removing Lhs of wire \Port_12_Status:status_4\[3910] = Net_2163[53]
Removing Lhs of wire \Port_12_Status:status_5\[3911] = Net_2164[3888]
Removing Lhs of wire \Port_12_Status:status_6\[3912] = Net_2165[3895]
Removing Lhs of wire \Port_12_Status:status_7\[3913] = Net_2166[3902]
Removing Lhs of wire \Port_12_Control:clk\[3916] = zero[6]
Removing Lhs of wire \Port_12_Control:rst\[3917] = zero[6]
Removing Lhs of wire tmpOE__GPIO_2_0_net_0[3937] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2062[3938] = \Port_2_Control:control_out_0\[4003]
Removing Rhs of wire Net_2062[3938] = \Port_2_Control:control_0\[4019]
Removing Lhs of wire tmpOE__GPIO_2_1_net_0[3944] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2064[3945] = \Port_2_Control:control_out_1\[4004]
Removing Rhs of wire Net_2064[3945] = \Port_2_Control:control_1\[4018]
Removing Lhs of wire tmpOE__GPIO_2_2_net_0[3951] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2066[3952] = \Port_2_Control:control_out_2\[4005]
Removing Rhs of wire Net_2066[3952] = \Port_2_Control:control_2\[4017]
Removing Lhs of wire tmpOE__GPIO_2_7_net_0[3958] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2076[3959] = \Port_2_Control:control_out_7\[4010]
Removing Rhs of wire Net_2076[3959] = \Port_2_Control:control_7\[4012]
Removing Lhs of wire tmpOE__GPIO_2_6_net_0[3965] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2074[3966] = \Port_2_Control:control_out_6\[4009]
Removing Rhs of wire Net_2074[3966] = \Port_2_Control:control_6\[4013]
Removing Lhs of wire tmpOE__GPIO_2_5_net_0[3972] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2072[3973] = \Port_2_Control:control_out_5\[4008]
Removing Rhs of wire Net_2072[3973] = \Port_2_Control:control_5\[4014]
Removing Lhs of wire tmpOE__GPIO_2_4_net_0[3979] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2070[3980] = \Port_2_Control:control_out_4\[4007]
Removing Rhs of wire Net_2070[3980] = \Port_2_Control:control_4\[4015]
Removing Lhs of wire tmpOE__GPIO_2_3_net_0[3986] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2068[3987] = \Port_2_Control:control_out_3\[4006]
Removing Rhs of wire Net_2068[3987] = \Port_2_Control:control_3\[4016]
Removing Lhs of wire \Port_2_Status:status_0\[3992] = Net_2061[3939]
Removing Lhs of wire \Port_2_Status:status_1\[3993] = Net_2063[3946]
Removing Lhs of wire \Port_2_Status:status_2\[3994] = Net_2065[3953]
Removing Lhs of wire \Port_2_Status:status_3\[3995] = Net_2067[3988]
Removing Lhs of wire \Port_2_Status:status_4\[3996] = Net_2069[3981]
Removing Lhs of wire \Port_2_Status:status_5\[3997] = Net_2071[3974]
Removing Lhs of wire \Port_2_Status:status_6\[3998] = Net_2073[3967]
Removing Lhs of wire \Port_2_Status:status_7\[3999] = Net_2075[3960]
Removing Lhs of wire \Port_2_Control:clk\[4001] = zero[6]
Removing Lhs of wire \Port_2_Control:rst\[4002] = zero[6]
Removing Lhs of wire tmpOE__GPIO_4_0_net_0[4021] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2099[4022] = \Port_4_Control:control_out_0\[4087]
Removing Rhs of wire Net_2099[4022] = \Port_4_Control:control_0\[4103]
Removing Lhs of wire tmpOE__GPIO_4_7_net_0[4028] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2114[4029] = \Port_4_Control:control_out_7\[4094]
Removing Rhs of wire Net_2114[4029] = \Port_4_Control:control_7\[4096]
Removing Lhs of wire tmpOE__GPIO_4_6_net_0[4035] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2112[4036] = \Port_4_Control:control_out_6\[4093]
Removing Rhs of wire Net_2112[4036] = \Port_4_Control:control_6\[4097]
Removing Lhs of wire tmpOE__GPIO_4_5_net_0[4042] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2109[4043] = \Port_4_Control:control_out_5\[4092]
Removing Rhs of wire Net_2109[4043] = \Port_4_Control:control_5\[4098]
Removing Lhs of wire tmpOE__GPIO_4_4_net_0[4049] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2107[4050] = \Port_4_Control:control_out_4\[4091]
Removing Rhs of wire Net_2107[4050] = \Port_4_Control:control_4\[4099]
Removing Lhs of wire tmpOE__GPIO_4_3_net_0[4056] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2105[4057] = \Port_4_Control:control_out_3\[4090]
Removing Rhs of wire Net_2105[4057] = \Port_4_Control:control_3\[4100]
Removing Lhs of wire tmpOE__GPIO_4_2_net_0[4063] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2103[4064] = \Port_4_Control:control_out_2\[4089]
Removing Rhs of wire Net_2103[4064] = \Port_4_Control:control_2\[4101]
Removing Lhs of wire tmpOE__GPIO_4_1_net_0[4070] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2101[4071] = \Port_4_Control:control_out_1\[4088]
Removing Rhs of wire Net_2101[4071] = \Port_4_Control:control_1\[4102]
Removing Lhs of wire \Port_4_Status:status_0\[4076] = Net_2098[4023]
Removing Lhs of wire \Port_4_Status:status_1\[4077] = Net_2100[4072]
Removing Lhs of wire \Port_4_Status:status_2\[4078] = Net_2102[4065]
Removing Lhs of wire \Port_4_Status:status_3\[4079] = Net_2104[4058]
Removing Lhs of wire \Port_4_Status:status_4\[4080] = Net_2106[4051]
Removing Lhs of wire \Port_4_Status:status_5\[4081] = Net_2108[4044]
Removing Lhs of wire \Port_4_Status:status_6\[4082] = Net_2111[4037]
Removing Lhs of wire \Port_4_Status:status_7\[4083] = Net_2113[4030]
Removing Lhs of wire \Port_4_Control:clk\[4085] = zero[6]
Removing Lhs of wire \Port_4_Control:rst\[4086] = zero[6]
Removing Lhs of wire tmpOE__GPIO_5_0_net_0[4105] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2120[4106] = \Port_5_Control:control_out_0\[4141]
Removing Rhs of wire Net_2120[4106] = \Port_5_Control:control_0\[4162]
Removing Lhs of wire tmpOE__GPIO_5_7_net_0[4112] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2139[4113] = \Port_5_Control:control_out_7\[4153]
Removing Rhs of wire Net_2139[4113] = \Port_5_Control:control_7\[4155]
Removing Lhs of wire tmpOE__GPIO_5_6_net_0[4119] = tmpOE__GPIO_12_1_net_0[1]
Removing Rhs of wire Net_2138[4120] = \Port_5_Control:control_out_6\[4152]
Removing Rhs of wire Net_2138[4120] = \Port_5_Control:control_6\[4156]
Removing Lhs of wire \Port_5_Status:status_0\[4125] = Net_2119[4107]
Removing Lhs of wire \Port_5_Status:status_1\[4126] = Net_2121[4127]
Removing Lhs of wire \Port_5_Status:status_2\[4128] = Net_2123[4129]
Removing Lhs of wire \Port_5_Status:status_3\[4130] = Net_2125[4131]
Removing Lhs of wire \Port_5_Status:status_4\[4132] = Net_2126[4133]
Removing Lhs of wire \Port_5_Status:status_5\[4134] = Net_2128[4135]
Removing Lhs of wire \Port_5_Status:status_6\[4136] = Net_2129[4121]
Removing Lhs of wire \Port_5_Status:status_7\[4137] = Net_2130[4114]
Removing Lhs of wire \Port_5_Control:clk\[4139] = zero[6]
Removing Lhs of wire \Port_5_Control:rst\[4140] = zero[6]
Removing Rhs of wire Net_2122[4142] = \Port_5_Control:control_out_1\[4143]
Removing Rhs of wire Net_2122[4142] = \Port_5_Control:control_1\[4161]
Removing Rhs of wire Net_2124[4144] = \Port_5_Control:control_out_2\[4145]
Removing Rhs of wire Net_2124[4144] = \Port_5_Control:control_2\[4160]
Removing Rhs of wire Net_2135[4146] = \Port_5_Control:control_out_3\[4147]
Removing Rhs of wire Net_2135[4146] = \Port_5_Control:control_3\[4159]
Removing Rhs of wire Net_2136[4148] = \Port_5_Control:control_out_4\[4149]
Removing Rhs of wire Net_2136[4148] = \Port_5_Control:control_4\[4158]
Removing Rhs of wire Net_2137[4150] = \Port_5_Control:control_out_5\[4151]
Removing Rhs of wire Net_2137[4150] = \Port_5_Control:control_5\[4157]
Removing Lhs of wire tmpOE__GPIO_5_5_net_0[4164] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__GPIO_5_4_net_0[4169] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__GPIO_5_3_net_0[4174] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__GPIO_5_2_net_0[4179] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__GPIO_5_1_net_0[4184] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__DELSIG_IN_net_0[4189] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__analog_in_8_net_0[4195] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__analog_in_7_net_0[4201] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__analog_in_6_net_0[4207] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__analog_in_5_net_0[4213] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__analog_in_4_net_0[4219] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__analog_in_3_net_0[4225] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__analog_in_2_net_0[4231] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__analog_in_1_net_0[4238] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[4274] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[4281] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \DEBUG_UART:Net_61\[4308] = \DEBUG_UART:Net_9\[4307]
Removing Lhs of wire \DEBUG_UART:BUART:tx_hd_send_break\[4312] = zero[6]
Removing Lhs of wire \DEBUG_UART:BUART:FinalParityType_1\[4314] = zero[6]
Removing Lhs of wire \DEBUG_UART:BUART:FinalParityType_0\[4315] = zero[6]
Removing Lhs of wire \DEBUG_UART:BUART:tx_ctrl_mark\[4319] = zero[6]
Removing Lhs of wire \DEBUG_UART:BUART:reset_reg_dp\[4320] = \DEBUG_UART:BUART:reset_reg\[4311]
Removing Lhs of wire \DEBUG_UART:BUART:tx_status_6\[4380] = zero[6]
Removing Lhs of wire \DEBUG_UART:BUART:tx_status_5\[4381] = zero[6]
Removing Lhs of wire \DEBUG_UART:BUART:tx_status_4\[4382] = zero[6]
Removing Lhs of wire \DEBUG_UART:BUART:tx_status_1\[4384] = \DEBUG_UART:BUART:tx_fifo_empty\[4345]
Removing Lhs of wire \DEBUG_UART:BUART:tx_status_3\[4386] = \DEBUG_UART:BUART:tx_fifo_notfull\[4344]
Removing Lhs of wire tmpOE__Rx_1_net_0[4393] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[4399] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\\D\[4404] = \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\[62]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\\D\[4405] = \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\[65]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\\D\[4406] = Net_635[31]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[4407] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[4408] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[4409] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[4412] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[4415] = \PWM_1:PWMUDB:cmp1\[239]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[4416] = \PWM_1:PWMUDB:cmp1_status\[240]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[4417] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[4418] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_reg_i\\D\[4419] = \PWM_1:PWMUDB:pwm_i\[339]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_reg_i\\D\[4420] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_reg_i\\D\[4421] = zero[6]
Removing Lhs of wire \WaveDAC8_1:cydff_1\\D\[4423] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[4424] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[4425] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[4426] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[4429] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[4432] = \PWM_2:PWMUDB:cmp1\[782]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[4433] = \PWM_2:PWMUDB:cmp1_status\[783]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[4434] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[4435] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_reg_i\\D\[4436] = \PWM_2:PWMUDB:pwm_i\[882]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_reg_i\\D\[4437] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_reg_i\\D\[4438] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\D\[4440] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:prevCapture\\D\[4441] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:trig_last\\D\[4442] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\D\[4445] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:prevCompare1\\D\[4448] = \PWM_3:PWMUDB:cmp1\[1166]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\D\[4449] = \PWM_3:PWMUDB:cmp1_status\[1167]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\D\[4450] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\D\[4451] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_reg_i\\D\[4452] = \PWM_3:PWMUDB:pwm_i\[1266]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_reg_i\\D\[4453] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_reg_i\\D\[4454] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\D\[4456] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:prevCapture\\D\[4457] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:trig_last\\D\[4458] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\D\[4461] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:prevCompare1\\D\[4464] = \PWM_4:PWMUDB:cmp1\[1549]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\D\[4465] = \PWM_4:PWMUDB:cmp1_status\[1550]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\D\[4466] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\D\[4467] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_reg_i\\D\[4468] = \PWM_4:PWMUDB:pwm_i\[1649]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_reg_i\\D\[4469] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_reg_i\\D\[4470] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\D\[4472] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:prevCapture\\D\[4473] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:trig_last\\D\[4474] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\D\[4477] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:prevCompare1\\D\[4480] = \PWM_5:PWMUDB:cmp1\[1933]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\D\[4481] = \PWM_5:PWMUDB:cmp1_status\[1934]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\D\[4482] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\D\[4483] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:pwm_reg_i\\D\[4484] = \PWM_5:PWMUDB:pwm_i\[2033]
Removing Lhs of wire \PWM_5:PWMUDB:pwm1_reg_i\\D\[4485] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:pwm2_reg_i\\D\[4486] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\D\[4488] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:prevCapture\\D\[4489] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:trig_last\\D\[4490] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\D\[4493] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:prevCompare1\\D\[4496] = \PWM_6:PWMUDB:cmp1\[2316]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\D\[4497] = \PWM_6:PWMUDB:cmp1_status\[2317]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\D\[4498] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\D\[4499] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_6:PWMUDB:pwm_reg_i\\D\[4500] = \PWM_6:PWMUDB:pwm_i\[2416]
Removing Lhs of wire \PWM_6:PWMUDB:pwm1_reg_i\\D\[4501] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:pwm2_reg_i\\D\[4502] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:min_kill_reg\\D\[4504] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:prevCapture\\D\[4505] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:trig_last\\D\[4506] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:ltch_kill_reg\\D\[4509] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:prevCompare1\\D\[4512] = \PWM_7:PWMUDB:cmp1\[2700]
Removing Lhs of wire \PWM_7:PWMUDB:cmp1_status_reg\\D\[4513] = \PWM_7:PWMUDB:cmp1_status\[2701]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status_reg\\D\[4514] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill_reg\\D\[4515] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_7:PWMUDB:pwm_reg_i\\D\[4516] = \PWM_7:PWMUDB:pwm_i\[2800]
Removing Lhs of wire \PWM_7:PWMUDB:pwm1_reg_i\\D\[4517] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:pwm2_reg_i\\D\[4518] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:min_kill_reg\\D\[4520] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:prevCapture\\D\[4521] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:trig_last\\D\[4522] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:ltch_kill_reg\\D\[4525] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:prevCompare1\\D\[4528] = \PWM_8:PWMUDB:cmp1\[3083]
Removing Lhs of wire \PWM_8:PWMUDB:cmp1_status_reg\\D\[4529] = \PWM_8:PWMUDB:cmp1_status\[3084]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status_reg\\D\[4530] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill_reg\\D\[4531] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_8:PWMUDB:pwm_reg_i\\D\[4532] = \PWM_8:PWMUDB:pwm_i\[3183]
Removing Lhs of wire \PWM_8:PWMUDB:pwm1_reg_i\\D\[4533] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:pwm2_reg_i\\D\[4534] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\\D\[4536] = \ADC_SAR_Seq_1:ch_addr_5\[3466]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\\D\[4537] = \ADC_SAR_Seq_1:ch_addr_4\[3468]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\\D\[4538] = \ADC_SAR_Seq_1:ch_addr_3\[3470]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\\D\[4539] = \ADC_SAR_Seq_1:ch_addr_2\[3472]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\\D\[4540] = \ADC_SAR_Seq_1:ch_addr_1\[3474]
Removing Lhs of wire \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\\D\[4541] = \ADC_SAR_Seq_1:ch_addr_0\[3476]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:comp_clk_reg\\D\[4606] = \ADC_SAR_Seq_1:bSAR_SEQ:comb_logic\[3683]
Removing Lhs of wire \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\\D\[4607] = \ADC_SAR_Seq_1:bSAR_SEQ:comb_logic\[3683]
Removing Lhs of wire \DEBUG_UART:BUART:reset_reg\\D\[4608] = zero[6]
Removing Lhs of wire \DEBUG_UART:BUART:tx_bitclk\\D\[4613] = \DEBUG_UART:BUART:tx_bitclk_enable_pre\[4331]

------------------------------------------------------
Aliased 0 equations, 991 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__GPIO_12_1_net_0' (cost = 0):
tmpOE__GPIO_12_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:es3:SPISlave:tx_load\' (cost = 6):
\SPIS_1:BSPIS:es3:SPISlave:tx_load\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:count_3\ and not \SPIS_1:BSPIS:es3:SPISlave:count_2\ and not \SPIS_1:BSPIS:es3:SPISlave:count_1\ and \SPIS_1:BSPIS:es3:SPISlave:count_0\));

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:es3:SPISlave:byte_complete\' (cost = 1):
\SPIS_1:BSPIS:es3:SPISlave:byte_complete\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:cmp1\' (cost = 0):
\PWM_3:PWMUDB:cmp1\ <= (\PWM_3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:cmp1\' (cost = 0):
\PWM_4:PWMUDB:cmp1\ <= (\PWM_4:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:cmp1\' (cost = 0):
\PWM_5:PWMUDB:cmp1\ <= (\PWM_5:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_5:PWMUDB:dith_count_1\ and \PWM_5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:cmp1\' (cost = 0):
\PWM_6:PWMUDB:cmp1\ <= (\PWM_6:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_6:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_6:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:cmp1\' (cost = 0):
\PWM_7:PWMUDB:cmp1\ <= (\PWM_7:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_7:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_7:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_7:PWMUDB:dith_count_1\ and \PWM_7:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:cmp1\' (cost = 0):
\PWM_8:PWMUDB:cmp1\ <= (\PWM_8:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_8:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_8:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_8:PWMUDB:dith_count_1\ and \PWM_8:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\));

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:counter_load\' (cost = 3):
\DEBUG_UART:BUART:counter_load\ <= ((not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_bitclk\)
	OR (not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_state_0\ and not \DEBUG_UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:tx_counter_tc\' (cost = 0):
\DEBUG_UART:BUART:tx_counter_tc\ <= (not \DEBUG_UART:BUART:tx_counter_dp\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_3:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\PWM_4:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:dith_count_1\)
	OR (not \PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_5:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_5:PWMUDB:dith_count_0\ and \PWM_5:PWMUDB:dith_count_1\)
	OR (not \PWM_5:PWMUDB:dith_count_1\ and \PWM_5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_6:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_6:PWMUDB:dith_count_0\ and \PWM_6:PWMUDB:dith_count_1\)
	OR (not \PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_7:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_7:PWMUDB:dith_count_0\ and \PWM_7:PWMUDB:dith_count_1\)
	OR (not \PWM_7:PWMUDB:dith_count_1\ and \PWM_7:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_8:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_8:PWMUDB:dith_count_0\ and \PWM_8:PWMUDB:dith_count_1\)
	OR (not \PWM_8:PWMUDB:dith_count_1\ and \PWM_8:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\ADC_SAR_Seq_1:MODULE_1:g1:a0:xeq\' (cost = 64):
\ADC_SAR_Seq_1:MODULE_1:g1:a0:xeq\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 218 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SPIS_1:BSPIS:es3:SPISlave:inv_ss\ to tmpOE__GPIO_12_1_net_0
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_3:PWMUDB:final_capture\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_4:PWMUDB:final_capture\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_5:PWMUDB:final_capture\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_6:PWMUDB:final_capture\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_7:PWMUDB:final_capture\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_8:PWMUDB:final_capture\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Rhs of wire Net_638[11] = \SPIS_1:BSPIS:es3:SPISlave:miso_from_dp\[87]
Removing Lhs of wire \SPIS_1:BSPIS:es3:SPISlave:inv_ss\[58] = tmpOE__GPIO_12_1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[257] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[518] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[528] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[538] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[800] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1061] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1071] = zero[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1081] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_capture\[1184] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1445] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1455] = zero[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1465] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_capture\[1567] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1828] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1838] = zero[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1848] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:final_capture\[1951] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[2212] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[2222] = zero[6]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[2232] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:final_capture\[2334] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[2595] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[2605] = zero[6]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[2615] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:final_capture\[2718] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[2979] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[2989] = zero[6]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[2999] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:final_capture\[3101] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[3362] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[3372] = zero[6]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[3382] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[4410] = \PWM_1:PWMUDB:control_7\[179]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[4427] = \PWM_2:PWMUDB:control_7\[722]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\D\[4443] = \PWM_3:PWMUDB:control_7\[1106]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\D\[4459] = \PWM_4:PWMUDB:control_7\[1489]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\D\[4475] = \PWM_5:PWMUDB:control_7\[1873]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\D\[4491] = \PWM_6:PWMUDB:control_7\[2256]
Removing Lhs of wire \PWM_7:PWMUDB:runmode_enable\\D\[4507] = \PWM_7:PWMUDB:control_7\[2640]
Removing Lhs of wire \PWM_8:PWMUDB:runmode_enable\\D\[4523] = \PWM_8:PWMUDB:control_7\[3023]
Removing Lhs of wire \DEBUG_UART:BUART:tx_ctrl_mark_last\\D\[4615] = \DEBUG_UART:BUART:tx_ctrl_mark_last\[4389]

------------------------------------------------------
Aliased 0 equations, 43 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj" -dcpsoc3 PSoC_2_Pi.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 16s.182ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Thursday, 23 October 2014 11:26:20
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mark\Documents\Capstone\GitRepo\psoc_2_pi\PSoC Creator\PSoC_2_Pi.cydsn\PSoC_2_Pi.cyprj -d CY8C5868AXI-LP035 PSoC_2_Pi.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.236ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_0\ kept \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_0\ kept \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\
    Removed wire end \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_1\ kept \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_1\ kept \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \DEBUG_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:trig_last\ from registered to combinatorial
Assigning clock GPIO_clk to clock BUS_CLK because it is a pass-through
Assigning clock ADC_SAR_Seq_1_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock USBUART_Clock_vbus to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PWM_1_2_clk'. Fanout=4, Signal=Net_1114
    Analog  Clock 0: Automatic-assigning  clock 'WaveDAC_clk'. Fanout=0, Signal=Net_1100
    Digital Clock 1: Automatic-assigning  clock 'PWM_7_8_clk'. Fanout=4, Signal=Net_1690
    Digital Clock 2: Automatic-assigning  clock 'PWM_5_6_clk'. Fanout=4, Signal=Net_1686
    Analog  Clock 1: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 3: Automatic-assigning  clock 'PWM_3_4_clk'. Fanout=4, Signal=Net_1689
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=72, Signal=Net_2991
    Analog  Clock 2: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_221\
    Analog  Clock 3: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 5: Automatic-assigning  clock 'SPIS_1_IntClock'. Fanout=1, Signal=\SPIS_1:Net_81\
    Digital Clock 6: Automatic-assigning  clock 'DEBUG_UART_IntClock'. Fanout=1, Signal=\DEBUG_UART:Net_9\
    Digital Clock 7: Automatic-assigning  clock 'WaveDAC8_1_DacClk'. Fanout=4, Signal=\WaveDAC8_1:Net_279\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_3391:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\SPIS_1:BSPIS:es3:SPISlave:dp_clk_src\:macrocell'
    Removed unused cell/equation 'Net_3391D:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:tc_reg_i\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ADC_SAR_Seq_1:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \DEBUG_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: DEBUG_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: DEBUG_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_1_2_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_1_2_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_1_2_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_1_2_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_1_2_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_1_2_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_1_2_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_1_2_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_3_4_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_3_4_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_3:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_3_4_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_3_4_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_4:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_3_4_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_3_4_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_4:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_3_4_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_3_4_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_5:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_5_6_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_5_6_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_5:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_5_6_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_5_6_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_6:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_5_6_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_5_6_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_6:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_5_6_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_5_6_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_7:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_7_8_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_7_8_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_7:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_7_8_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_7_8_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_8:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_7_8_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_7_8_clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_8:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWM_7_8_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_7_8_clk, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es3:SPISlave:ClkEn\: with output requested to be synchronous
        ClockIn: SPIS_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIS_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es3:SPISlave:DpClkEn\: with output requested to be asynchronous
        ClockIn: sclk(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: sclk(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:es3:SPISlave:PrcClkEn\: with output requested to be asynchronous
        ClockIn: sclk(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: sclk(0):iocell.fb, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\, GPIO_4_0(0), GPIO_4_1(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\:macrocell'
    Removed unused cell/equation '\ADC_SAR_Seq_1:bSAR_SEQ:comb_logic\:macrocell'
    Removed unused cell/equation '\DEBUG_UART:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\DEBUG_UART:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\DEBUG_UART:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\DEBUG_UART:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\DEBUG_UART:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\DEBUG_UART:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\DEBUG_UART:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PWM_8:PWMUDB:final_kill_reg\, Duplicate of \PWM_7:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\PWM_8:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_8:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \PWM_6:PWMUDB:final_kill_reg\, Duplicate of \PWM_5:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\PWM_6:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_6:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \PWM_4:PWMUDB:final_kill_reg\, Duplicate of \PWM_3:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\PWM_4:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_4:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \PWM_2:PWMUDB:final_kill_reg\, Duplicate of \PWM_1:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\PWM_2:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_2:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \PWM_8:PWMUDB:status_5\, Duplicate of \PWM_7:PWMUDB:status_5\ 
    MacroCell: Name=\PWM_8:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:final_kill_reg\
        );
        Output = \PWM_8:PWMUDB:status_5\ (fanout=1)

    Removing \PWM_6:PWMUDB:status_5\, Duplicate of \PWM_5:PWMUDB:status_5\ 
    MacroCell: Name=\PWM_6:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:final_kill_reg\
        );
        Output = \PWM_6:PWMUDB:status_5\ (fanout=1)

    Removing \PWM_4:PWMUDB:status_5\, Duplicate of \PWM_3:PWMUDB:status_5\ 
    MacroCell: Name=\PWM_4:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:final_kill_reg\
        );
        Output = \PWM_4:PWMUDB:status_5\ (fanout=1)

    Removing \PWM_2:PWMUDB:status_5\, Duplicate of \PWM_1:PWMUDB:status_5\ 
    MacroCell: Name=\PWM_2:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_2:PWMUDB:status_5\ (fanout=1)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \DEBUG_UART:BUART:tx_parity_bit\, Duplicate of \DEBUG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEBUG_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEBUG_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \DEBUG_UART:BUART:tx_mark\, Duplicate of \DEBUG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEBUG_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEBUG_UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\DEBUG_UART:BUART:tx_ctrl_mark_last\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_2:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_3:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_4:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_5:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_6:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_7:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_8:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = DELSIG_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DELSIG_IN(0)__PA ,
            analog_term => Net_1145 ,
            pad => DELSIG_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_0(0)__PA ,
            input => Net_2083 ,
            fb => Net_2158 ,
            pad => GPIO_12_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_1(0)__PA ,
            input => Net_2080 ,
            fb => Net_2055 ,
            pad => GPIO_12_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_2(0)__PA ,
            input => Net_2155 ,
            fb => Net_2160 ,
            pad => GPIO_12_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_3(0)__PA ,
            input => Net_2110 ,
            fb => Net_2161 ,
            pad => GPIO_12_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_4(0)__PA ,
            input => Net_2133 ,
            fb => Net_2163 ,
            pad => GPIO_12_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_5(0)__PA ,
            input => Net_2131 ,
            fb => Net_2164 ,
            pad => GPIO_12_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_6(0)__PA ,
            input => Net_2157 ,
            fb => Net_2165 ,
            pad => GPIO_12_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_12_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_12_7(0)__PA ,
            input => Net_2127 ,
            fb => Net_2166 ,
            pad => GPIO_12_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_0(0)__PA ,
            input => Net_2062 ,
            fb => Net_2061 ,
            pad => GPIO_2_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_1(0)__PA ,
            input => Net_2064 ,
            fb => Net_2063 ,
            pad => GPIO_2_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_2(0)__PA ,
            input => Net_2066 ,
            fb => Net_2065 ,
            pad => GPIO_2_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_3(0)__PA ,
            input => Net_2068 ,
            fb => Net_2067 ,
            pad => GPIO_2_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_4(0)__PA ,
            input => Net_2070 ,
            fb => Net_2069 ,
            pad => GPIO_2_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_5(0)__PA ,
            input => Net_2072 ,
            fb => Net_2071 ,
            pad => GPIO_2_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_6(0)__PA ,
            input => Net_2074 ,
            fb => Net_2073 ,
            pad => GPIO_2_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_2_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_2_7(0)__PA ,
            input => Net_2076 ,
            fb => Net_2075 ,
            pad => GPIO_2_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_4_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_4_0(0)__PA ,
            input => Net_2099 ,
            fb => Net_2098 ,
            pad => GPIO_4_0(0)_PAD );

    Pin : Name = GPIO_4_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_4_1(0)__PA ,
            input => Net_2101 ,
            fb => Net_2100 ,
            pad => GPIO_4_1(0)_PAD );

    Pin : Name = GPIO_4_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_4_2(0)__PA ,
            input => Net_2103 ,
            fb => Net_2102 ,
            pad => GPIO_4_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_4_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_4_3(0)__PA ,
            input => Net_2105 ,
            fb => Net_2104 ,
            pad => GPIO_4_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_4_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_4_4(0)__PA ,
            input => Net_2107 ,
            fb => Net_2106 ,
            pad => GPIO_4_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_4_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_4_5(0)__PA ,
            input => Net_2109 ,
            fb => Net_2108 ,
            pad => GPIO_4_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_4_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_4_6(0)__PA ,
            input => Net_2112 ,
            fb => Net_2111 ,
            pad => GPIO_4_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_4_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_4_7(0)__PA ,
            input => Net_2114 ,
            fb => Net_2113 ,
            pad => GPIO_4_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_0(0)__PA ,
            input => Net_2120 ,
            fb => Net_2119 ,
            pad => GPIO_5_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_1(0)__PA ,
            input => Net_2122 ,
            fb => Net_2121 ,
            pad => GPIO_5_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_2(0)__PA ,
            input => Net_2124 ,
            fb => Net_2123 ,
            pad => GPIO_5_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_3(0)__PA ,
            input => Net_2135 ,
            fb => Net_2125 ,
            pad => GPIO_5_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_4(0)__PA ,
            input => Net_2136 ,
            fb => Net_2126 ,
            pad => GPIO_5_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_5(0)__PA ,
            input => Net_2137 ,
            fb => Net_2128 ,
            pad => GPIO_5_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_6(0)__PA ,
            input => Net_2138 ,
            fb => Net_2129 ,
            pad => GPIO_5_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_5_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_5_7(0)__PA ,
            input => Net_2139 ,
            fb => Net_2130 ,
            pad => GPIO_5_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IDAC_out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IDAC_out_1(0)__PA ,
            analog_term => Net_1175 ,
            pad => IDAC_out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_1(0)__PA ,
            input => Net_1063 ,
            pad => PWM_out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_2(0)__PA ,
            input => Net_949 ,
            pad => PWM_out_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_3(0)__PA ,
            input => Net_963 ,
            pad => PWM_out_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_4(0)__PA ,
            input => Net_3274 ,
            pad => PWM_out_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_5(0)__PA ,
            input => Net_991 ,
            pad => PWM_out_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_6(0)__PA ,
            input => Net_1005 ,
            pad => PWM_out_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_7(0)__PA ,
            input => Net_1019 ,
            pad => PWM_out_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_out_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_out_8(0)__PA ,
            input => Net_1033 ,
            pad => PWM_out_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAR_in_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAR_in_1(0)__PA ,
            analog_term => Net_1378 ,
            pad => SAR_in_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            input => \I2C_1:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_3293 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VDAC_out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VDAC_out_1(0)__PA ,
            analog_term => Net_1190 ,
            pad => VDAC_out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VDAC_out_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VDAC_out_2(0)__PA ,
            analog_term => Net_1553 ,
            pad => VDAC_out_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WaveDAC_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WaveDAC_out(0)__PA ,
            analog_term => \WaveDAC8_1:BuffAmp:Net_29\ ,
            pad => WaveDAC_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_215\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_Seq_1:SAR:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_Seq_1:SAR:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_Seq_1:SAR:Net_215\ ,
            pad => \ADC_SAR_Seq_1:SAR:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = analog_in_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_1(0)__PA ,
            analog_term => Net_2593 ,
            pad => analog_in_1(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = analog_in_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_10(0)__PA ,
            analog_term => Net_3191 ,
            pad => analog_in_10(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ );
        Properties:
        {
        }

    Pin : Name = analog_in_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_2(0)__PA ,
            analog_term => Net_2594 ,
            pad => analog_in_2(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = analog_in_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_3(0)__PA ,
            analog_term => Net_2596 ,
            pad => analog_in_3(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ );
        Properties:
        {
        }

    Pin : Name = analog_in_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_4(0)__PA ,
            analog_term => Net_2597 ,
            pad => analog_in_4(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ );
        Properties:
        {
        }

    Pin : Name = analog_in_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_5(0)__PA ,
            analog_term => Net_2599 ,
            pad => analog_in_5(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ );
        Properties:
        {
        }

    Pin : Name = analog_in_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_6(0)__PA ,
            analog_term => Net_2601 ,
            pad => analog_in_6(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ );
        Properties:
        {
        }

    Pin : Name = analog_in_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_7(0)__PA ,
            analog_term => Net_2602 ,
            pad => analog_in_7(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ );
        Properties:
        {
        }

    Pin : Name = analog_in_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_8(0)__PA ,
            analog_term => Net_2604 ,
            pad => analog_in_8(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ );
        Properties:
        {
        }

    Pin : Name = analog_in_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analog_in_9(0)__PA ,
            analog_term => Net_3190 ,
            pad => analog_in_9(0)_PAD ,
            input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ );
        Properties:
        {
        }

    Pin : Name = miso(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => miso(0)__PA ,
            input => Net_638 ,
            pad => miso(0)_PAD );
        Properties:
        {
        }

    Pin : Name = mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mosi(0)__PA ,
            fb => Net_635 ,
            pad => mosi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sclk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sclk(0)__PA ,
            fb => Net_636 ,
            pad => sclk(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1005, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = Net_1005 (fanout=1)

    MacroCell: Name=Net_1019, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = Net_1019 (fanout=1)

    MacroCell: Name=Net_1033, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = Net_1033 (fanout=1)

    MacroCell: Name=Net_1063, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1063 (fanout=1)

    MacroCell: Name=Net_3184, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ * !Net_3184
            + \ADC_SAR_Seq_1:nrq\
        );
        Output = Net_3184 (fanout=4)

    MacroCell: Name=Net_3274, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_3274 (fanout=1)

    MacroCell: Name=Net_3293, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:txn\
        );
        Output = Net_3293 (fanout=1)

    MacroCell: Name=Net_949, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_949 (fanout=1)

    MacroCell: Name=Net_963, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_963 (fanout=1)

    MacroCell: Name=Net_991, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = Net_991 (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:ch_addr_5\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:ch_addr_4\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:ch_addr_3\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:ch_addr_2\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:ch_addr_5\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:ch_addr_4\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:ch_addr_3\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:ch_addr_2\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:ch_addr_1\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:ch_addr_1\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ * 
              \ADC_SAR_Seq_1:ch_addr_0\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ * 
              !\ADC_SAR_Seq_1:ch_addr_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_1\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_2\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_3\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_4\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_5\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ * !Net_3184
            + \ADC_SAR_Seq_1:nrq\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ (fanout=2)

    MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3183 * \ADC_SAR_Seq_1:bSAR_SEQ:enable\
            + \ADC_SAR_Seq_1:bSAR_SEQ:load_period\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_bitclk_dp\
        );
        Output = \DEBUG_UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\DEBUG_UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_bitclk_dp\
        );
        Output = \DEBUG_UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_fifo_empty\ * 
              !\DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_fifo_empty\ * 
              \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_fifo_empty\ * \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_0\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\DEBUG_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_bitclk\ * 
              !\DEBUG_UART:BUART:tx_counter_dp\
            + \DEBUG_UART:BUART:tx_state_0\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\DEBUG_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_state_2\ * \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_bitclk\ * 
              !\DEBUG_UART:BUART:tx_counter_dp\
        );
        Output = \DEBUG_UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\DEBUG_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_fifo_empty\ * 
              \DEBUG_UART:BUART:tx_state_2\ * \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_fifo_notfull\
        );
        Output = \DEBUG_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \DEBUG_UART:BUART:txn\ * \DEBUG_UART:BUART:tx_state_1\ * 
              !\DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:txn\ * \DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_shift_out\ * 
              !\DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_state_2\ * !\DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_shift_out\ * 
              !\DEBUG_UART:BUART:tx_state_2\ * \DEBUG_UART:BUART:tx_bitclk\ * 
              \DEBUG_UART:BUART:tx_counter_dp\
        );
        Output = \DEBUG_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_1:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_3:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:final_kill_reg\
        );
        Output = \PWM_3:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_5:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\
        );
        Output = \PWM_5:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_5:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:prevCompare1\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:final_kill_reg\
        );
        Output = \PWM_5:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\PWM_6:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_6:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\
        );
        Output = \PWM_6:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_6:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_6:PWMUDB:prevCompare1\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_7:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\
        );
        Output = \PWM_7:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_7:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:prevCompare1\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:final_kill_reg\
        );
        Output = \PWM_7:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\PWM_8:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_8:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\
        );
        Output = \PWM_8:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_8:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_8:PWMUDB:prevCompare1\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_636)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_635
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_635 * !\SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:count_0\
            + \SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
            + !\SPIS_1:BSPIS:es3:SPISlave:count_0\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:tx_load\ (fanout=3)

    MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ (fanout=1)

    MacroCell: Name=\WaveDAC8_1:Net_107\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WaveDAC8_1:Net_134\ * \WaveDAC8_1:Net_279_local\
        );
        Output = \WaveDAC8_1:Net_107\ (fanout=1)

    MacroCell: Name=\WaveDAC8_1:Net_134\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\WaveDAC8_1:Net_279\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \WaveDAC8_1:Net_134\ (fanout=2)

    MacroCell: Name=\WaveDAC8_1:Net_183\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WaveDAC8_1:Net_134\ * \WaveDAC8_1:Net_279_local\
        );
        Output = \WaveDAC8_1:Net_183\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\DEBUG_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \DEBUG_UART:Net_9\ ,
            cs_addr_2 => \DEBUG_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \DEBUG_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \DEBUG_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \DEBUG_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \DEBUG_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \DEBUG_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \DEBUG_UART:Net_9\ ,
            cs_addr_0 => \DEBUG_UART:BUART:counter_load_not\ ,
            cl0_comb => \DEBUG_UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \DEBUG_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1114 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1114 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1114 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1114 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
            chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1689 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1689 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
            chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1689 ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_4:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1689 ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_4:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ ,
            chain_in => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_4:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1686 ,
            cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_5:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1686 ,
            cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_5:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_5:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_5:PWMUDB:status_3\ ,
            chain_in => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_5:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1686 ,
            cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_6:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1686 ,
            cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_6:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_6:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_6:PWMUDB:status_3\ ,
            chain_in => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_6:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1690 ,
            cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_7:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1690 ,
            cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_7:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_7:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_7:PWMUDB:status_3\ ,
            chain_in => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_7:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1690 ,
            cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_8:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1690 ,
            cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_8:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_8:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_8:PWMUDB:status_3\ ,
            chain_in => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_8:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\
        PORT MAP (
            clock => Net_636 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_0 => \SPIS_1:BSPIS:es3:SPISlave:tx_load\ ,
            route_si => \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ ,
            f1_load => \SPIS_1:BSPIS:es3:SPISlave:tx_load\ ,
            so_comb => Net_638 ,
            f0_bus_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => Net_2991 ,
            status_0 => Net_3184 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\Port_12_Status:sts:sts_reg\
        PORT MAP (
            status_7 => Net_2166 ,
            status_6 => Net_2165 ,
            status_5 => Net_2164 ,
            status_4 => Net_2163 ,
            status_3 => Net_2161 ,
            status_2 => Net_2160 ,
            status_1 => Net_2055 ,
            status_0 => Net_2158 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Port_2_Status:sts:sts_reg\
        PORT MAP (
            status_7 => Net_2075 ,
            status_6 => Net_2073 ,
            status_5 => Net_2071 ,
            status_4 => Net_2069 ,
            status_3 => Net_2067 ,
            status_2 => Net_2065 ,
            status_1 => Net_2063 ,
            status_0 => Net_2061 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Port_4_Status:sts:sts_reg\
        PORT MAP (
            status_7 => Net_2113 ,
            status_6 => Net_2111 ,
            status_5 => Net_2108 ,
            status_4 => Net_2106 ,
            status_3 => Net_2104 ,
            status_2 => Net_2102 ,
            status_1 => Net_2100 ,
            status_0 => Net_2098 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Port_5_Status:sts:sts_reg\
        PORT MAP (
            status_7 => Net_2130 ,
            status_6 => Net_2129 ,
            status_5 => Net_2128 ,
            status_4 => Net_2126 ,
            status_3 => Net_2125 ,
            status_2 => Net_2123 ,
            status_1 => Net_2121 ,
            status_0 => Net_2119 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\DEBUG_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \DEBUG_UART:Net_9\ ,
            status_3 => \DEBUG_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \DEBUG_UART:BUART:tx_status_2\ ,
            status_1 => \DEBUG_UART:BUART:tx_fifo_empty\ ,
            status_0 => \DEBUG_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1114 ,
            status_5 => \PWM_1:PWMUDB:status_5\ ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:tc_i\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1114 ,
            status_5 => \PWM_1:PWMUDB:status_5\ ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:tc_i\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1689 ,
            status_5 => \PWM_3:PWMUDB:status_5\ ,
            status_3 => \PWM_3:PWMUDB:status_3\ ,
            status_2 => \PWM_3:PWMUDB:tc_i\ ,
            status_0 => \PWM_3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1689 ,
            status_5 => \PWM_3:PWMUDB:status_5\ ,
            status_3 => \PWM_4:PWMUDB:status_3\ ,
            status_2 => \PWM_4:PWMUDB:tc_i\ ,
            status_0 => \PWM_4:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_5:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1686 ,
            status_5 => \PWM_5:PWMUDB:status_5\ ,
            status_3 => \PWM_5:PWMUDB:status_3\ ,
            status_2 => \PWM_5:PWMUDB:tc_i\ ,
            status_0 => \PWM_5:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_6:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1686 ,
            status_5 => \PWM_5:PWMUDB:status_5\ ,
            status_3 => \PWM_6:PWMUDB:status_3\ ,
            status_2 => \PWM_6:PWMUDB:tc_i\ ,
            status_0 => \PWM_6:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_7:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1690 ,
            status_5 => \PWM_7:PWMUDB:status_5\ ,
            status_3 => \PWM_7:PWMUDB:status_3\ ,
            status_2 => \PWM_7:PWMUDB:tc_i\ ,
            status_0 => \PWM_7:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_8:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1690 ,
            status_5 => \PWM_7:PWMUDB:status_5\ ,
            status_3 => \PWM_8:PWMUDB:status_3\ ,
            status_2 => \PWM_8:PWMUDB:tc_i\ ,
            status_0 => \PWM_8:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            status_6 => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ ,
            status_4 => \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ ,
            status_3 => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            status_6 => \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ ,
            status_2 => \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\ ,
            status_0 => \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_1\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            in => \SPIS_1:BSPIS:es3:SPISlave:tx_load\ ,
            out => \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_2\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            in => \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
            out => \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_3\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            in => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ ,
            out => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_4\
        PORT MAP (
            clock => \SPIS_1:Net_81\ ,
            in => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
            out => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => Net_2991 ,
            control_7 => \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ ,
            control_6 => \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ ,
            control_5 => \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ ,
            control_4 => \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ ,
            control_3 => \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ ,
            control_2 => \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ ,
            control_1 => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ ,
            control_0 => \ADC_SAR_Seq_1:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1114 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1114 ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1689 ,
            control_7 => \PWM_3:PWMUDB:control_7\ ,
            control_6 => \PWM_3:PWMUDB:control_6\ ,
            control_5 => \PWM_3:PWMUDB:control_5\ ,
            control_4 => \PWM_3:PWMUDB:control_4\ ,
            control_3 => \PWM_3:PWMUDB:control_3\ ,
            control_2 => \PWM_3:PWMUDB:control_2\ ,
            control_1 => \PWM_3:PWMUDB:control_1\ ,
            control_0 => \PWM_3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1689 ,
            control_7 => \PWM_4:PWMUDB:control_7\ ,
            control_6 => \PWM_4:PWMUDB:control_6\ ,
            control_5 => \PWM_4:PWMUDB:control_5\ ,
            control_4 => \PWM_4:PWMUDB:control_4\ ,
            control_3 => \PWM_4:PWMUDB:control_3\ ,
            control_2 => \PWM_4:PWMUDB:control_2\ ,
            control_1 => \PWM_4:PWMUDB:control_1\ ,
            control_0 => \PWM_4:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_5:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1686 ,
            control_7 => \PWM_5:PWMUDB:control_7\ ,
            control_6 => \PWM_5:PWMUDB:control_6\ ,
            control_5 => \PWM_5:PWMUDB:control_5\ ,
            control_4 => \PWM_5:PWMUDB:control_4\ ,
            control_3 => \PWM_5:PWMUDB:control_3\ ,
            control_2 => \PWM_5:PWMUDB:control_2\ ,
            control_1 => \PWM_5:PWMUDB:control_1\ ,
            control_0 => \PWM_5:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_6:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1686 ,
            control_7 => \PWM_6:PWMUDB:control_7\ ,
            control_6 => \PWM_6:PWMUDB:control_6\ ,
            control_5 => \PWM_6:PWMUDB:control_5\ ,
            control_4 => \PWM_6:PWMUDB:control_4\ ,
            control_3 => \PWM_6:PWMUDB:control_3\ ,
            control_2 => \PWM_6:PWMUDB:control_2\ ,
            control_1 => \PWM_6:PWMUDB:control_1\ ,
            control_0 => \PWM_6:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_7:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1690 ,
            control_7 => \PWM_7:PWMUDB:control_7\ ,
            control_6 => \PWM_7:PWMUDB:control_6\ ,
            control_5 => \PWM_7:PWMUDB:control_5\ ,
            control_4 => \PWM_7:PWMUDB:control_4\ ,
            control_3 => \PWM_7:PWMUDB:control_3\ ,
            control_2 => \PWM_7:PWMUDB:control_2\ ,
            control_1 => \PWM_7:PWMUDB:control_1\ ,
            control_0 => \PWM_7:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_8:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1690 ,
            control_7 => \PWM_8:PWMUDB:control_7\ ,
            control_6 => \PWM_8:PWMUDB:control_6\ ,
            control_5 => \PWM_8:PWMUDB:control_5\ ,
            control_4 => \PWM_8:PWMUDB:control_4\ ,
            control_3 => \PWM_8:PWMUDB:control_3\ ,
            control_2 => \PWM_8:PWMUDB:control_2\ ,
            control_1 => \PWM_8:PWMUDB:control_1\ ,
            control_0 => \PWM_8:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Port_12_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_2127 ,
            control_6 => Net_2157 ,
            control_5 => Net_2131 ,
            control_4 => Net_2133 ,
            control_3 => Net_2110 ,
            control_2 => Net_2155 ,
            control_1 => Net_2080 ,
            control_0 => Net_2083 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Port_2_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_2076 ,
            control_6 => Net_2074 ,
            control_5 => Net_2072 ,
            control_4 => Net_2070 ,
            control_3 => Net_2068 ,
            control_2 => Net_2066 ,
            control_1 => Net_2064 ,
            control_0 => Net_2062 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Port_4_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_2114 ,
            control_6 => Net_2112 ,
            control_5 => Net_2109 ,
            control_4 => Net_2107 ,
            control_3 => Net_2105 ,
            control_2 => Net_2103 ,
            control_1 => Net_2101 ,
            control_0 => Net_2099 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Port_5_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_2139 ,
            control_6 => Net_2138 ,
            control_5 => Net_2137 ,
            control_4 => Net_2136 ,
            control_3 => Net_2135 ,
            control_2 => Net_2124 ,
            control_1 => Net_2122 ,
            control_0 => Net_2120 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => Net_2991 ,
            enable => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ ,
            count_5 => \ADC_SAR_Seq_1:ch_addr_5\ ,
            count_4 => \ADC_SAR_Seq_1:ch_addr_4\ ,
            count_3 => \ADC_SAR_Seq_1:ch_addr_3\ ,
            count_2 => \ADC_SAR_Seq_1:ch_addr_2\ ,
            count_1 => \ADC_SAR_Seq_1:ch_addr_1\ ,
            count_0 => \ADC_SAR_Seq_1:ch_addr_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001001"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIS_1:BSPIS:es3:SPISlave:BitCounter\
        PORT MAP (
            clock => Net_636 ,
            count_6 => \SPIS_1:BSPIS:es3:SPISlave:count_6\ ,
            count_5 => \SPIS_1:BSPIS:es3:SPISlave:count_5\ ,
            count_4 => \SPIS_1:BSPIS:es3:SPISlave:count_4\ ,
            count_3 => \SPIS_1:BSPIS:es3:SPISlave:count_3\ ,
            count_2 => \SPIS_1:BSPIS:es3:SPISlave:count_2\ ,
            count_1 => \SPIS_1:BSPIS:es3:SPISlave:count_1\ ,
            count_0 => \SPIS_1:BSPIS:es3:SPISlave:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\ADC_SAR_Seq_1:FinalBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq_1:Net_3698\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq_1:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ADC_SAR_Seq_1:TempBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq_1:Net_3830\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq_1:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_183\ ,
            termin => zero ,
            termout => Net_1185 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_107\ ,
            termin => zero ,
            termout => Net_1186 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_1148 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_1381 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => Net_3184 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_3290 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    8 :    0 :    8 : 100.00%
Analog clock dividers         :    4 :    0 :    4 : 100.00%
Pins                          :   67 :    5 :   72 :  93.06%
UDB Macrocells                :  139 :   53 :  192 :  72.40%
UDB Unique Pterms             :  157 :  227 :  384 :  40.89%
UDB Total Pterms              :  163 :      :      : 
UDB Datapath Cells            :   19 :    5 :   24 :  79.17%
UDB Status Cells              :   17 :    7 :   24 :  70.83%
             Status Registers :    5 
            StatusI Registers :   11 
                   Sync Cells :    4 (in 1 status cell)
UDB Control Cells             :   15 :    9 :   24 :  62.50%
            Control Registers :   13 
                 Count7 Cells :    2 
DMA Channels                  :    4 :   20 :   24 :  16.67%
Interrupts                    :   12 :   20 :   32 :  37.50%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    4 :    0 :    4 : 100.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    1 :    3 :    4 :  25.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    2 :    0 :    2 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.166ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 1s.386ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_690\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3193" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3195" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3196" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3198" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3200" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3201" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3203" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3205" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3206" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3208" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3210" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3211" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3213" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3215" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3216" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3218" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3220" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3221" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3223" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3225" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3226" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3228" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3230" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3231" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3233" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3235" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3236" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3238" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3240" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3241" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3243" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3245" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3246" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3248" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3250" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3251" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3253" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3255" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3256" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3257" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3258" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3259" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3260" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3261" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3262" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3263" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3264" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3265" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3266" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3267" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3268" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3269" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3270" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_3271" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : DELSIG_IN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : GPIO_12_0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : GPIO_12_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : GPIO_12_2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : GPIO_12_3(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : GPIO_12_4(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : GPIO_12_5(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : GPIO_12_6(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : GPIO_12_7(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : GPIO_2_0(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : GPIO_2_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : GPIO_2_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : GPIO_2_3(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : GPIO_2_4(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : GPIO_2_5(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : GPIO_2_6(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : GPIO_2_7(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : GPIO_4_2(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : GPIO_4_3(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : GPIO_4_4(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : GPIO_4_5(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : GPIO_4_6(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : GPIO_4_7(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : GPIO_5_0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : GPIO_5_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : GPIO_5_2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : GPIO_5_3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : GPIO_5_4(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : GPIO_5_5(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : GPIO_5_6(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : GPIO_5_7(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : IDAC_out_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : PWM_out_1(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : PWM_out_2(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : PWM_out_3(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : PWM_out_4(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : PWM_out_5(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : PWM_out_6(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : PWM_out_7(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : PWM_out_8(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Rx_1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : SAR_in_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SCL_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SDA_1(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Tx_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VDAC_out_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VDAC_out_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : WaveDAC_out(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_Seq_1:SAR:Bypass(0)\ (fixed, SAR-ExtVref)
IO_0@[IOP=(3)][IoId=(0)] : analog_in_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : analog_in_10(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : analog_in_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : analog_in_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : analog_in_4(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : analog_in_5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : analog_in_6(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : analog_in_7(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : analog_in_8(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : analog_in_9(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : miso(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : mosi(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : sclk(0) (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \WaveDAC8_1:BuffAmp:ABuf\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_Seq_1:SAR:ADC_SAR\ (fixed, SAR-ExtVref)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC8_1:viDAC8\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_2:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \WaveDAC8_1:VDAC8:viDAC8\
Info: apr.M0064: The signal 'Net_2593' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_2594' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_2596' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_2597' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_2599' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_2601' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_2602' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_2604' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3190' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3191' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3193' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3195' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3196' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3198' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3200' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3201' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3203' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3205' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3206' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3208' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3210' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3211' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3213' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3215' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3216' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3218' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3220' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3221' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3223' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3225' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3226' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3228' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3230' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3231' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3233' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3235' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3236' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3238' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3240' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3241' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3243' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3245' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3246' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3248' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3250' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3251' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3253' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3255' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3256' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3257' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3258' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3259' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3260' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3261' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3262' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3263' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3264' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3265' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3266' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3267' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3268' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3269' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3270' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3271' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 32% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 73% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : DELSIG_IN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : GPIO_12_0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : GPIO_12_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : GPIO_12_2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : GPIO_12_3(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : GPIO_12_4(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : GPIO_12_5(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : GPIO_12_6(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : GPIO_12_7(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : GPIO_2_0(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : GPIO_2_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : GPIO_2_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : GPIO_2_3(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : GPIO_2_4(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : GPIO_2_5(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : GPIO_2_6(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : GPIO_2_7(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : GPIO_4_2(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : GPIO_4_3(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : GPIO_4_4(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : GPIO_4_5(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : GPIO_4_6(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : GPIO_4_7(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : GPIO_5_0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : GPIO_5_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : GPIO_5_2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : GPIO_5_3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : GPIO_5_4(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : GPIO_5_5(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : GPIO_5_6(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : GPIO_5_7(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : IDAC_out_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : PWM_out_1(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : PWM_out_2(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : PWM_out_3(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : PWM_out_4(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : PWM_out_5(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : PWM_out_6(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : PWM_out_7(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : PWM_out_8(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Rx_1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : SAR_in_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SCL_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SDA_1(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Tx_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VDAC_out_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VDAC_out_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : WaveDAC_out(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_Seq_1:SAR:Bypass(0)\ (fixed, SAR-ExtVref)
IO_0@[IOP=(3)][IoId=(0)] : analog_in_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : analog_in_10(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : analog_in_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : analog_in_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : analog_in_4(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : analog_in_5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : analog_in_6(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : analog_in_7(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : analog_in_8(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : analog_in_9(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : miso(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : mosi(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : sclk(0) (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \WaveDAC8_1:BuffAmp:ABuf\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_Seq_1:SAR:ADC_SAR\ (fixed, SAR-ExtVref)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
VIDAC[0]@[FFB(VIDAC,0)] : \IDAC8_1:viDAC8\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_2:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \WaveDAC8_1:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 2s.978ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_1378" overuses wire "SAR vplus wire R"
Net "Net_1190" overuses wire "AGL[5]"
Net "Net_1553" overuses wire "AGR[5]"
Net "Net_1553" overuses wire "AGL[5]"
Net "AmuxNose::\ADC_DelSig_1:AMux\" overuses wire "Vssa Wire"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "Vssa Wire"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "SAR vplus wire R"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "AGR[5]"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "SAR vplus wire R"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "SAR vplus wire R"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "SAR vplus wire R"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "AGR[5]"
Net "Net_1190" overuses wire "AGL[5]"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "AGL[5]"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "SIO Ref[0] Sw__0b"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "SIO Ref[0] Sw__1b"
Net "Net_1553" overuses wire "v3 Wire"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "v3 Wire"
Net "Net_1190" overuses wire "AGL[5]"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "AGL[5]"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "SIO Ref[0] Sw__0b"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "SIO Ref[0] Sw__1b"
Net "Net_1378" overuses wire "SAR vplus wire R"
Net "AmuxNose::\ADC_DelSig_1:AMux\" overuses wire "Vssa Wire"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "Vssa Wire"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "SAR vplus wire R"
Net "Net_1190" overuses wire "AGL[5]"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "AGL[5]"
Net "Net_1190" overuses wire "AGL[4]"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "AGL[4]"
Net "Net_1190" overuses wire "amuxbusL"
Net "Net_1553" overuses wire "amuxbusL"
Net "Net_1190" overuses wire "AGL[4]"
Net "AmuxEye::\ADC_SAR_Seq_1:AMuxHw_2\" overuses wire "AGL[4]"
Analog Routing phase: Elapsed time ==> 0s.326ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_1:Net_520\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_690\ {
  }
  Net: \ADC_SAR_Seq_1:Net_2803\ {
    sar_0_vplus
  }
  Net: Net_2593 {
    p3_0
  }
  Net: Net_2594 {
    p3_1
  }
  Net: Net_2596 {
    p3_2
  }
  Net: Net_2597 {
    p3_3
  }
  Net: Net_2599 {
    p3_4
  }
  Net: Net_2601 {
    p3_5
  }
  Net: Net_2602 {
    p3_6
  }
  Net: Net_2604 {
    p3_7
  }
  Net: Net_3190 {
    p0_3
  }
  Net: Net_3191 {
    p0_7
  }
  Net: Net_3193 {
  }
  Net: Net_3195 {
  }
  Net: Net_3196 {
  }
  Net: Net_3198 {
  }
  Net: Net_3200 {
  }
  Net: Net_3201 {
  }
  Net: Net_3203 {
  }
  Net: Net_3205 {
  }
  Net: Net_3206 {
  }
  Net: Net_3208 {
  }
  Net: Net_3210 {
  }
  Net: Net_3211 {
  }
  Net: Net_3213 {
  }
  Net: Net_3215 {
  }
  Net: Net_3216 {
  }
  Net: Net_3218 {
  }
  Net: Net_3220 {
  }
  Net: Net_3221 {
  }
  Net: Net_3223 {
  }
  Net: Net_3225 {
  }
  Net: Net_3226 {
  }
  Net: Net_3228 {
  }
  Net: Net_3230 {
  }
  Net: Net_3231 {
  }
  Net: Net_3233 {
  }
  Net: Net_3235 {
  }
  Net: Net_3236 {
  }
  Net: Net_3238 {
  }
  Net: Net_3240 {
  }
  Net: Net_3241 {
  }
  Net: Net_3243 {
  }
  Net: Net_3245 {
  }
  Net: Net_3246 {
  }
  Net: Net_3248 {
  }
  Net: Net_3250 {
  }
  Net: Net_3251 {
  }
  Net: Net_3253 {
  }
  Net: Net_3255 {
  }
  Net: Net_3256 {
  }
  Net: Net_3257 {
  }
  Net: Net_3258 {
  }
  Net: Net_3259 {
  }
  Net: Net_3260 {
  }
  Net: Net_3261 {
  }
  Net: Net_3262 {
  }
  Net: Net_3263 {
  }
  Net: Net_3264 {
  }
  Net: Net_3265 {
  }
  Net: Net_3266 {
  }
  Net: Net_3267 {
  }
  Net: Net_3268 {
  }
  Net: Net_3269 {
  }
  Net: Net_3270 {
  }
  Net: Net_3271 {
  }
  Net: Net_1145 {
    dsm_0_vplus
    agl1_x_dsm_0_vplus
    agl1
    agl1_x_p15_5
    p15_5
  }
  Net: Net_1175 {
    vidac_0_iout
    p0_6_x_vidac_0_iout
    p0_6
  }
  Net: Net_1378 {
    sar_1_vplus
    agr0_x_sar_1_vplus
    agr0
    agl0_x_agr0
    agl0
    agl0_x_p15_4
    p15_4
  }
  Net: Net_1190 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: Net_1553 {
    vidac_3_vout
    amuxbusr_x_vidac_3_vout
    amuxbusr
    amuxbusl_x_amuxbusr
    amuxbusl
    amuxbusl_x_p0_5
    p0_5
  }
  Net: \WaveDAC8_1:BuffAmp:Net_29\ {
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: \ADC_DelSig_1:Net_573\ {
  }
  Net: \ADC_DelSig_1:Net_41\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_677\ {
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_1:Net_215\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_SAR_1:Net_248\ {
    sar_0_vref
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: \ADC_SAR_Seq_1:SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_Seq_1:SAR:Net_215\ {
    p0_4
    p0_4_exvref
  }
  Net: \IDAC8_1:Net_124\ {
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: \VDAC8_2:Net_77\ {
  }
  Net: \WaveDAC8_1:Net_189\ {
    vidac_1_vout
    abusr3_x_vidac_1_vout
    abusr3
    abusl3_x_abusr3
    abusl3
    abusl3_x_opamp_2_vplus
    opamp_2_vplus
  }
  Net: \WaveDAC8_1:VDAC8:Net_77\ {
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
  Net: AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\ {
    sar_0_vplus
    agl7_x_sar_0_vplus
    agl7
    agl7_x_agr7
    agr7
    agr7_x_sc_3_vref
    sc_3_vref
    agr5_x_sc_3_vref
    agr5
    agr5_x_p3_1
    agl4_x_sar_0_vplus
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p3_4
    agl6_x_sar_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_p3_2
    agr5_x_p3_5
    agr6_x_p3_6
    agl7_x_p0_3
    agl7_x_p0_7
    agr7_x_p3_3
    agr4_x_p3_0
    agr7_x_p3_7
    p3_1
    p3_4
    p3_2
    p3_5
    p3_6
    p0_3
    p0_7
    p3_3
    p3_0
    p3_7
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_1145
  agl1_x_dsm_0_vplus                               -> Net_1145
  agl1                                             -> Net_1145
  agl1_x_p15_5                                     -> Net_1145
  p15_5                                            -> Net_1145
  vidac_0_iout                                     -> Net_1175
  p0_6_x_vidac_0_iout                              -> Net_1175
  p0_6                                             -> Net_1175
  sar_1_vplus                                      -> Net_1378
  agr0_x_sar_1_vplus                               -> Net_1378
  agr0                                             -> Net_1378
  agl0_x_agr0                                      -> Net_1378
  agl0                                             -> Net_1378
  agl0_x_p15_4                                     -> Net_1378
  p15_4                                            -> Net_1378
  vidac_2_vout                                     -> Net_1190
  agl5_x_vidac_2_vout                              -> Net_1190
  agl5                                             -> Net_1190
  agl5_x_p0_1                                      -> Net_1190
  p0_1                                             -> Net_1190
  vidac_3_vout                                     -> Net_1553
  amuxbusr_x_vidac_3_vout                          -> Net_1553
  amuxbusr                                         -> Net_1553
  amuxbusl_x_amuxbusr                              -> Net_1553
  amuxbusl                                         -> Net_1553
  amuxbusl_x_p0_5                                  -> Net_1553
  p0_5                                             -> Net_1553
  p0_0                                             -> \WaveDAC8_1:BuffAmp:Net_29\
  opamp_2_vminus_x_p0_0                            -> \WaveDAC8_1:BuffAmp:Net_29\
  opamp_2_vminus                                   -> \WaveDAC8_1:BuffAmp:Net_29\
  sar_1_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_2                                             -> \ADC_SAR_1:Net_215\
  p0_2_exvref                                      -> \ADC_SAR_1:Net_215\
  sar_0_vref                                       -> \ADC_SAR_1:Net_248\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_248\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_248\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_248\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_248\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_248\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_248\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_248\
  sar_1_vref                                       -> \ADC_SAR_1:Net_248\
  sar_0_vrefhi                                     -> \ADC_SAR_Seq_1:SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_Seq_1:SAR:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_Seq_1:SAR:Net_126\
  p0_4                                             -> \ADC_SAR_Seq_1:SAR:Net_215\
  p0_4_exvref                                      -> \ADC_SAR_Seq_1:SAR:Net_215\
  vidac_1_vout                                     -> \WaveDAC8_1:Net_189\
  abusr3_x_vidac_1_vout                            -> \WaveDAC8_1:Net_189\
  abusr3                                           -> \WaveDAC8_1:Net_189\
  abusl3_x_abusr3                                  -> \WaveDAC8_1:Net_189\
  abusl3                                           -> \WaveDAC8_1:Net_189\
  abusl3_x_opamp_2_vplus                           -> \WaveDAC8_1:Net_189\
  opamp_2_vplus                                    -> \WaveDAC8_1:Net_189\
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_520\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  sar_0_vplus                                      -> \ADC_SAR_Seq_1:Net_2803\
  p3_0                                             -> Net_2593
  p3_1                                             -> Net_2594
  p3_2                                             -> Net_2596
  p3_3                                             -> Net_2597
  p3_4                                             -> Net_2599
  p3_5                                             -> Net_2601
  p3_6                                             -> Net_2602
  p3_7                                             -> Net_2604
  p0_3                                             -> Net_3190
  p0_7                                             -> Net_3191
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
  agl7_x_sar_0_vplus                               -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agl7                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agl7_x_agr7                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr7                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr7_x_sc_3_vref                                 -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  sc_3_vref                                        -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr5_x_sc_3_vref                                 -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr5                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr5_x_p3_1                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agl4_x_sar_0_vplus                               -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agl4                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agl4_x_agr4                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr4                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr4_x_p3_4                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agl6_x_sar_0_vplus                               -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agl6                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agl6_x_agr6                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr6                                             -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr6_x_p3_2                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr5_x_p3_5                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr6_x_p3_6                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agl7_x_p0_3                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agl7_x_p0_7                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr7_x_p3_3                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr4_x_p3_0                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
  agr7_x_p3_7                                      -> AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
}
Mux Info {
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_520\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_690\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
  Mux: \ADC_SAR_Seq_1:AMuxHw_2\ {
     Mouth: \ADC_SAR_Seq_1:Net_2803\
     Guts:  AmuxNet::\ADC_SAR_Seq_1:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_2593
      Outer: agr4_x_p3_0
      Inner: __open__
      Path {
        p3_0
        agr4_x_p3_0
        agr4
        agl4_x_agr4
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_2594
      Outer: agr5_x_p3_1
      Inner: __open__
      Path {
        p3_1
        agr5_x_p3_1
        agr5
        agr5_x_sc_3_vref
        sc_3_vref
        agr7_x_sc_3_vref
        agr7
        agl7_x_agr7
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_2596
      Outer: agr6_x_p3_2
      Inner: __open__
      Path {
        p3_2
        agr6_x_p3_2
        agr6
        agl6_x_agr6
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_2597
      Outer: agr7_x_p3_3
      Inner: __open__
      Path {
        p3_3
        agr7_x_p3_3
        agr7
        agl7_x_agr7
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_2599
      Outer: agr4_x_p3_4
      Inner: __open__
      Path {
        p3_4
        agr4_x_p3_4
        agr4
        agl4_x_agr4
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_2601
      Outer: agr5_x_p3_5
      Inner: __open__
      Path {
        p3_5
        agr5_x_p3_5
        agr5
        agr5_x_sc_3_vref
        sc_3_vref
        agr7_x_sc_3_vref
        agr7
        agl7_x_agr7
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 6 {
      Net:   Net_2602
      Outer: agr6_x_p3_6
      Inner: __open__
      Path {
        p3_6
        agr6_x_p3_6
        agr6
        agl6_x_agr6
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 7 {
      Net:   Net_2604
      Outer: agr7_x_p3_7
      Inner: __open__
      Path {
        p3_7
        agr7_x_p3_7
        agr7
        agl7_x_agr7
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 8 {
      Net:   Net_3190
      Outer: agl7_x_p0_3
      Inner: __open__
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 9 {
      Net:   Net_3191
      Outer: agl7_x_p0_7
      Inner: __open__
      Path {
        p0_7
        agl7_x_p0_7
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 10 {
      Net:   Net_3193
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_3195
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_3196
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_3198
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_3200
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_3201
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_3203
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_3205
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_3206
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_3208
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_3210
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_3211
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_3213
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_3215
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_3216
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_3218
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_3220
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_3221
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_3223
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_3225
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_3226
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_3228
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_3230
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_3231
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_3233
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_3235
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_3236
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_3238
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_3240
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_3241
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_3243
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_3245
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_3246
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_3248
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_3250
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_3251
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_3253
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_3255
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_3256
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_3257
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_3258
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_3259
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_3260
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_3261
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_3262
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_3263
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_3264
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_3265
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_3266
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_3267
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_3268
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_3269
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_3270
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_3271
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.601ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 11.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   47 :    1 :   48 :  97.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.17
                   Pterms :            3.47
               Macrocells :            2.96
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.050ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 1s.684ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.053ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1960, final cost is 1960 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       9.25 :       5.79
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_636)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_635
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_3:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:final_kill_reg\
        );
        Output = \PWM_3:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_3:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1690 ,
        cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_7:PWMUDB:sP16:pwmdp:u1\

statuscell: Name =\Port_5_Status:sts:sts_reg\
    PORT MAP (
        status_7 => Net_2130 ,
        status_6 => Net_2129 ,
        status_5 => Net_2128 ,
        status_4 => Net_2126 ,
        status_3 => Net_2125 ,
        status_2 => Net_2123 ,
        status_1 => Net_2121 ,
        status_0 => Net_2119 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Port_5_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_2139 ,
        control_6 => Net_2138 ,
        control_5 => Net_2137 ,
        control_4 => Net_2136 ,
        control_3 => Net_2135 ,
        control_2 => Net_2124 ,
        control_1 => Net_2122 ,
        control_0 => Net_2120 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3274, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_3274 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_963, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_963 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:tx_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:tx_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_635 * !\SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:count_0\
            + \SPIS_1:BSPIS:es3:SPISlave:count_3\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS_1:BSPIS:es3:SPISlave:count_2\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS_1:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
            + !\SPIS_1:BSPIS:es3:SPISlave:count_0\ * 
              \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1689 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
        chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1689 ,
        status_5 => \PWM_3:PWMUDB:status_5\ ,
        status_3 => \PWM_3:PWMUDB:status_3\ ,
        status_2 => \PWM_3:PWMUDB:tc_i\ ,
        status_0 => \PWM_3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1689 ,
        control_7 => \PWM_3:PWMUDB:control_7\ ,
        control_6 => \PWM_3:PWMUDB:control_6\ ,
        control_5 => \PWM_3:PWMUDB:control_5\ ,
        control_4 => \PWM_3:PWMUDB:control_4\ ,
        control_3 => \PWM_3:PWMUDB:control_3\ ,
        control_2 => \PWM_3:PWMUDB:control_2\ ,
        control_1 => \PWM_3:PWMUDB:control_1\ ,
        control_0 => \PWM_3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1114 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
        chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

statuscell: Name =\Port_12_Status:sts:sts_reg\
    PORT MAP (
        status_7 => Net_2166 ,
        status_6 => Net_2165 ,
        status_5 => Net_2164 ,
        status_4 => Net_2163 ,
        status_3 => Net_2161 ,
        status_2 => Net_2160 ,
        status_1 => Net_2055 ,
        status_0 => Net_2158 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

count7cell: Name =\SPIS_1:BSPIS:es3:SPISlave:BitCounter\
    PORT MAP (
        clock => Net_636 ,
        count_6 => \SPIS_1:BSPIS:es3:SPISlave:count_6\ ,
        count_5 => \SPIS_1:BSPIS:es3:SPISlave:count_5\ ,
        count_4 => \SPIS_1:BSPIS:es3:SPISlave:count_4\ ,
        count_3 => \SPIS_1:BSPIS:es3:SPISlave:count_3\ ,
        count_2 => \SPIS_1:BSPIS:es3:SPISlave:count_2\ ,
        count_1 => \SPIS_1:BSPIS:es3:SPISlave:count_1\ ,
        count_0 => \SPIS_1:BSPIS:es3:SPISlave:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_949, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_949 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\
    PORT MAP (
        clock => Net_636 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_0 => \SPIS_1:BSPIS:es3:SPISlave:tx_load\ ,
        route_si => \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ ,
        f1_load => \SPIS_1:BSPIS:es3:SPISlave:tx_load\ ,
        so_comb => Net_638 ,
        f0_bus_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

controlcell: Name =\Port_2_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_2076 ,
        control_6 => Net_2074 ,
        control_5 => Net_2072 ,
        control_4 => Net_2070 ,
        control_3 => Net_2068 ,
        control_2 => Net_2066 ,
        control_1 => Net_2064 ,
        control_0 => Net_2062 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_2\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        in => \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
        out => \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_4\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        in => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
        out => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_8:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\
        );
        Output = \PWM_8:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1033, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = Net_1033 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_8:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_8:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_8:PWMUDB:prevCompare1\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1690 ,
        cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_8:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_8:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_8:PWMUDB:status_3\ ,
        chain_in => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_8:PWMUDB:sP16:pwmdp:u0\

statuscell: Name =\Port_2_Status:sts:sts_reg\
    PORT MAP (
        status_7 => Net_2075 ,
        status_6 => Net_2073 ,
        status_5 => Net_2071 ,
        status_4 => Net_2069 ,
        status_3 => Net_2067 ,
        status_2 => Net_2065 ,
        status_1 => Net_2063 ,
        status_0 => Net_2061 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1686 ,
        cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_5:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        status_6 => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ ,
        status_4 => \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ ,
        status_3 => \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_6:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_6:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\
        );
        Output = \PWM_6:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1690 ,
        cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_7:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_7:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_7:PWMUDB:status_3\ ,
        chain_in => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_7:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_8:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1690 ,
        control_7 => \PWM_8:PWMUDB:control_7\ ,
        control_6 => \PWM_8:PWMUDB:control_6\ ,
        control_5 => \PWM_8:PWMUDB:control_5\ ,
        control_4 => \PWM_8:PWMUDB:control_4\ ,
        control_3 => \PWM_8:PWMUDB:control_3\ ,
        control_2 => \PWM_8:PWMUDB:control_2\ ,
        control_1 => \PWM_8:PWMUDB:control_1\ ,
        control_0 => \PWM_8:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1689) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_7:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:final_kill_reg\
        );
        Output = \PWM_7:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1689 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_3\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        in => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ ,
        out => \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_7:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\
        );
        Output = \PWM_7:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1019, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = Net_1019 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_7:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_7:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:prevCompare1\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_7:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1690) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_7:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_5:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:final_kill_reg\
        );
        Output = \PWM_5:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1114 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_7:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1690 ,
        status_5 => \PWM_7:PWMUDB:status_5\ ,
        status_3 => \PWM_7:PWMUDB:status_3\ ,
        status_2 => \PWM_7:PWMUDB:tc_i\ ,
        status_0 => \PWM_7:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_7:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1690 ,
        control_7 => \PWM_7:PWMUDB:control_7\ ,
        control_6 => \PWM_7:PWMUDB:control_6\ ,
        control_5 => \PWM_7:PWMUDB:control_5\ ,
        control_4 => \PWM_7:PWMUDB:control_4\ ,
        control_3 => \PWM_7:PWMUDB:control_3\ ,
        control_2 => \PWM_7:PWMUDB:control_2\ ,
        control_1 => \PWM_7:PWMUDB:control_1\ ,
        control_0 => \PWM_7:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\PWM_5:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_5:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Port_4_Status:sts:sts_reg\
    PORT MAP (
        status_7 => Net_2113 ,
        status_6 => Net_2111 ,
        status_5 => Net_2108 ,
        status_4 => Net_2106 ,
        status_3 => Net_2104 ,
        status_2 => Net_2102 ,
        status_1 => Net_2100 ,
        status_0 => Net_2098 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1114 ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:byte_complete\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1690 ,
        cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_8:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_8:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1690 ,
        status_5 => \PWM_7:PWMUDB:status_5\ ,
        status_3 => \PWM_8:PWMUDB:status_3\ ,
        status_2 => \PWM_8:PWMUDB:tc_i\ ,
        status_0 => \PWM_8:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_5:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\
        );
        Output = \PWM_5:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_6:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_6:PWMUDB:prevCompare1\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_5:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:prevCompare1\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1005, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = Net_1005 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_5:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_991, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1686) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = Net_991 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1686 ,
        cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_5:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_5:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_5:PWMUDB:status_3\ ,
        chain_in => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_5:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_5:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1686 ,
        status_5 => \PWM_5:PWMUDB:status_5\ ,
        status_3 => \PWM_5:PWMUDB:status_3\ ,
        status_2 => \PWM_5:PWMUDB:tc_i\ ,
        status_0 => \PWM_5:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_5:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1686 ,
        control_7 => \PWM_5:PWMUDB:control_7\ ,
        control_6 => \PWM_5:PWMUDB:control_6\ ,
        control_5 => \PWM_5:PWMUDB:control_5\ ,
        control_4 => \PWM_5:PWMUDB:control_4\ ,
        control_3 => \PWM_5:PWMUDB:control_3\ ,
        control_2 => \PWM_5:PWMUDB:control_2\ ,
        control_1 => \PWM_5:PWMUDB:control_1\ ,
        control_0 => \PWM_5:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\DEBUG_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \DEBUG_UART:Net_9\ ,
        cs_addr_2 => \DEBUG_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \DEBUG_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \DEBUG_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \DEBUG_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \DEBUG_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \DEBUG_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\DEBUG_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \DEBUG_UART:Net_9\ ,
        status_3 => \DEBUG_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \DEBUG_UART:BUART:tx_status_2\ ,
        status_1 => \DEBUG_UART:BUART:tx_fifo_empty\ ,
        status_0 => \DEBUG_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DEBUG_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_fifo_empty\ * 
              \DEBUG_UART:BUART:tx_state_2\ * \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\DEBUG_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_bitclk_dp\
        );
        Output = \DEBUG_UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\DEBUG_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_fifo_notfull\
        );
        Output = \DEBUG_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1689 ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_4:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ ,
        chain_in => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_4:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1689 ,
        status_5 => \PWM_3:PWMUDB:status_5\ ,
        status_3 => \PWM_4:PWMUDB:status_3\ ,
        status_2 => \PWM_4:PWMUDB:tc_i\ ,
        status_0 => \PWM_4:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DEBUG_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \DEBUG_UART:BUART:txn\ * \DEBUG_UART:BUART:tx_state_1\ * 
              !\DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:txn\ * \DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_shift_out\ * 
              !\DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_state_2\ * !\DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_shift_out\ * 
              !\DEBUG_UART:BUART:tx_state_2\ * \DEBUG_UART:BUART:tx_bitclk\ * 
              \DEBUG_UART:BUART:tx_counter_dp\
        );
        Output = \DEBUG_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEBUG_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_bitclk\ * 
              !\DEBUG_UART:BUART:tx_counter_dp\
            + \DEBUG_UART:BUART:tx_state_0\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\DEBUG_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_fifo_empty\ * 
              !\DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_fifo_empty\ * 
              \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_fifo_empty\ * \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_0\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        status_6 => \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ ,
        status_2 => \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\ ,
        status_0 => \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Port_12_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_2127 ,
        control_6 => Net_2157 ,
        control_5 => Net_2131 ,
        control_4 => Net_2133 ,
        control_3 => Net_2110 ,
        control_2 => Net_2155 ,
        control_1 => Net_2080 ,
        control_0 => Net_2083 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\DEBUG_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_state_2\ * \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_bitclk\ * 
              !\DEBUG_UART:BUART:tx_counter_dp\
        );
        Output = \DEBUG_UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DEBUG_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \DEBUG_UART:Net_9\ ,
        cs_addr_0 => \DEBUG_UART:BUART:counter_load_not\ ,
        cl0_comb => \DEBUG_UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \DEBUG_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\DEBUG_UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_bitclk_dp\
        );
        Output = \DEBUG_UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1686 ,
        cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_6:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_6:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_6:PWMUDB:status_3\ ,
        chain_in => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_6:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_6:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1686 ,
        status_5 => \PWM_5:PWMUDB:status_5\ ,
        status_3 => \PWM_6:PWMUDB:status_3\ ,
        status_2 => \PWM_6:PWMUDB:tc_i\ ,
        status_0 => \PWM_6:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_6:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1686 ,
        control_7 => \PWM_6:PWMUDB:control_7\ ,
        control_6 => \PWM_6:PWMUDB:control_6\ ,
        control_5 => \PWM_6:PWMUDB:control_5\ ,
        control_4 => \PWM_6:PWMUDB:control_4\ ,
        control_3 => \PWM_6:PWMUDB:control_3\ ,
        control_2 => \PWM_6:PWMUDB:control_2\ ,
        control_1 => \PWM_6:PWMUDB:control_1\ ,
        control_0 => \PWM_6:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ * !Net_3184
            + \ADC_SAR_Seq_1:nrq\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3293, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:txn\
        );
        Output = Net_3293 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3184, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ * !Net_3184
            + \ADC_SAR_Seq_1:nrq\
        );
        Output = Net_3184 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => Net_2991 ,
        status_0 => Net_3184 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Port_4_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_2114 ,
        control_6 => Net_2112 ,
        control_5 => Net_2109 ,
        control_4 => Net_2107 ,
        control_3 => Net_2105 ,
        control_2 => Net_2103 ,
        control_1 => Net_2101 ,
        control_0 => Net_2099 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_3\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_1\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_2\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => Net_2991 ,
        control_7 => \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ ,
        control_6 => \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ ,
        control_5 => \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ ,
        control_4 => \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ ,
        control_3 => \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ ,
        control_2 => \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ ,
        control_1 => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ ,
        control_0 => \ADC_SAR_Seq_1:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1689 ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_4:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1114 ,
        status_5 => \PWM_1:PWMUDB:status_5\ ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:tc_i\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_5\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1114 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1689 ,
        control_7 => \PWM_4:PWMUDB:control_7\ ,
        control_6 => \PWM_4:PWMUDB:control_6\ ,
        control_5 => \PWM_4:PWMUDB:control_5\ ,
        control_4 => \PWM_4:PWMUDB:control_4\ ,
        control_3 => \PWM_4:PWMUDB:control_3\ ,
        control_2 => \PWM_4:PWMUDB:control_2\ ,
        control_1 => \PWM_4:PWMUDB:control_1\ ,
        control_0 => \PWM_4:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:ch_addr_5\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:ch_addr_4\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:ch_addr_3\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:ch_addr_2\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:ch_addr_1\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:ch_addr_1\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ * 
              \ADC_SAR_Seq_1:ch_addr_0\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ * 
              !\ADC_SAR_Seq_1:ch_addr_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WaveDAC8_1:Net_134\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\WaveDAC8_1:Net_279\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \WaveDAC8_1:Net_134\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:ch_addr_5\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:ch_addr_4\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:ch_addr_3\
            + !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:ch_addr_2\
            + \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\WaveDAC8_1:Net_107\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WaveDAC8_1:Net_134\ * \WaveDAC8_1:Net_279_local\
        );
        Output = \WaveDAC8_1:Net_107\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\WaveDAC8_1:Net_183\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\WaveDAC8_1:Net_134\ * \WaveDAC8_1:Net_279_local\
        );
        Output = \WaveDAC8_1:Net_183\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1114 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

count7cell: Name =\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => Net_2991 ,
        enable => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ ,
        count_5 => \ADC_SAR_Seq_1:ch_addr_5\ ,
        count_4 => \ADC_SAR_Seq_1:ch_addr_4\ ,
        count_3 => \ADC_SAR_Seq_1:ch_addr_3\ ,
        count_2 => \ADC_SAR_Seq_1:ch_addr_2\ ,
        count_1 => \ADC_SAR_Seq_1:ch_addr_1\ ,
        count_0 => \ADC_SAR_Seq_1:ch_addr_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001001"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:ch_addr_4\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3183 * \ADC_SAR_Seq_1:bSAR_SEQ:enable\
            + \ADC_SAR_Seq_1:bSAR_SEQ:load_period\
        );
        Output = \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1063, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_1063 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1686 ,
        cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_6:PWMUDB:sP16:pwmdp:u1\

synccell: Name =\SPIS_1:BSPIS:es3:SPISlave:sync_1\
    PORT MAP (
        clock => \SPIS_1:Net_81\ ,
        in => \SPIS_1:BSPIS:es3:SPISlave:tx_load\ ,
        out => \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_1:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1114 ,
        status_5 => \PWM_1:PWMUDB:status_5\ ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:tc_i\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1114 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_1381 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => Net_3184 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_3290 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_1148 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =\ADC_SAR_Seq_1:FinalBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq_1:Net_3698\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq_1:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(1)] 
    drqcell: Name =\ADC_SAR_Seq_1:TempBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq_1:Net_3830\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq_1:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(2)] 
    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_183\ ,
            termin => zero ,
            termout => Net_1185 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(3)] 
    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            dmareq => \WaveDAC8_1:Net_107\ ,
            termin => zero ,
            termout => Net_1186 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = WaveDAC_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WaveDAC_out(0)__PA ,
        analog_term => \WaveDAC8_1:BuffAmp:Net_29\ ,
        pad => WaveDAC_out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VDAC_out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VDAC_out_1(0)__PA ,
        analog_term => Net_1190 ,
        pad => VDAC_out_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_215\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = analog_in_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_9(0)__PA ,
        analog_term => Net_3190 ,
        pad => analog_in_9(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR_Seq_1:SAR:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_Seq_1:SAR:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_Seq_1:SAR:Net_215\ ,
        pad => \ADC_SAR_Seq_1:SAR:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VDAC_out_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VDAC_out_2(0)__PA ,
        analog_term => Net_1553 ,
        pad => VDAC_out_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IDAC_out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IDAC_out_1(0)__PA ,
        analog_term => Net_1175 ,
        pad => IDAC_out_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = analog_in_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_10(0)__PA ,
        analog_term => Net_3191 ,
        pad => analog_in_10(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = GPIO_4_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_4_0(0)__PA ,
        input => Net_2099 ,
        fb => Net_2098 ,
        pad => GPIO_4_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = sclk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sclk(0)__PA ,
        fb => Net_636 ,
        pad => sclk(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GPIO_4_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_4_1(0)__PA ,
        input => Net_2101 ,
        fb => Net_2100 ,
        pad => GPIO_4_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = miso(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => miso(0)__PA ,
        input => Net_638 ,
        pad => miso(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mosi(0)__PA ,
        fb => Net_635 ,
        pad => mosi(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        input => \I2C_1:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = GPIO_2_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_0(0)__PA ,
        input => Net_2062 ,
        fb => Net_2061 ,
        pad => GPIO_2_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = GPIO_2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_1(0)__PA ,
        input => Net_2064 ,
        fb => Net_2063 ,
        pad => GPIO_2_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GPIO_2_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_2(0)__PA ,
        input => Net_2066 ,
        fb => Net_2065 ,
        pad => GPIO_2_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GPIO_2_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_3(0)__PA ,
        input => Net_2068 ,
        fb => Net_2067 ,
        pad => GPIO_2_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GPIO_2_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_4(0)__PA ,
        input => Net_2070 ,
        fb => Net_2069 ,
        pad => GPIO_2_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = GPIO_2_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_5(0)__PA ,
        input => Net_2072 ,
        fb => Net_2071 ,
        pad => GPIO_2_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GPIO_2_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_6(0)__PA ,
        input => Net_2074 ,
        fb => Net_2073 ,
        pad => GPIO_2_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GPIO_2_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_2_7(0)__PA ,
        input => Net_2076 ,
        fb => Net_2075 ,
        pad => GPIO_2_7(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = analog_in_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_1(0)__PA ,
        analog_term => Net_2593 ,
        pad => analog_in_1(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = analog_in_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_2(0)__PA ,
        analog_term => Net_2594 ,
        pad => analog_in_2(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = analog_in_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_3(0)__PA ,
        analog_term => Net_2596 ,
        pad => analog_in_3(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = analog_in_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_4(0)__PA ,
        analog_term => Net_2597 ,
        pad => analog_in_4(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = analog_in_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_5(0)__PA ,
        analog_term => Net_2599 ,
        pad => analog_in_5(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = analog_in_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_6(0)__PA ,
        analog_term => Net_2601 ,
        pad => analog_in_6(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = analog_in_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_7(0)__PA ,
        analog_term => Net_2602 ,
        pad => analog_in_7(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = analog_in_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analog_in_8(0)__PA ,
        analog_term => Net_2604 ,
        pad => analog_in_8(0)_PAD ,
        input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_3293 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GPIO_4_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_4_2(0)__PA ,
        input => Net_2103 ,
        fb => Net_2102 ,
        pad => GPIO_4_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GPIO_4_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_4_3(0)__PA ,
        input => Net_2105 ,
        fb => Net_2104 ,
        pad => GPIO_4_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GPIO_4_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_4_4(0)__PA ,
        input => Net_2107 ,
        fb => Net_2106 ,
        pad => GPIO_4_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = GPIO_4_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_4_5(0)__PA ,
        input => Net_2109 ,
        fb => Net_2108 ,
        pad => GPIO_4_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GPIO_4_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_4_6(0)__PA ,
        input => Net_2112 ,
        fb => Net_2111 ,
        pad => GPIO_4_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GPIO_4_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_4_7(0)__PA ,
        input => Net_2114 ,
        fb => Net_2113 ,
        pad => GPIO_4_7(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = GPIO_5_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_0(0)__PA ,
        input => Net_2120 ,
        fb => Net_2119 ,
        pad => GPIO_5_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = GPIO_5_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_1(0)__PA ,
        input => Net_2122 ,
        fb => Net_2121 ,
        pad => GPIO_5_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GPIO_5_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_2(0)__PA ,
        input => Net_2124 ,
        fb => Net_2123 ,
        pad => GPIO_5_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GPIO_5_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_3(0)__PA ,
        input => Net_2135 ,
        fb => Net_2125 ,
        pad => GPIO_5_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GPIO_5_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_4(0)__PA ,
        input => Net_2136 ,
        fb => Net_2126 ,
        pad => GPIO_5_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = GPIO_5_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_5(0)__PA ,
        input => Net_2137 ,
        fb => Net_2128 ,
        pad => GPIO_5_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GPIO_5_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_6(0)__PA ,
        input => Net_2138 ,
        fb => Net_2129 ,
        pad => GPIO_5_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GPIO_5_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_5_7(0)__PA ,
        input => Net_2139 ,
        fb => Net_2130 ,
        pad => GPIO_5_7(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_1(0)__PA ,
        input => Net_1063 ,
        pad => PWM_out_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PWM_out_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_2(0)__PA ,
        input => Net_949 ,
        pad => PWM_out_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PWM_out_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_3(0)__PA ,
        input => Net_963 ,
        pad => PWM_out_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PWM_out_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_4(0)__PA ,
        input => Net_3274 ,
        pad => PWM_out_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PWM_out_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_5(0)__PA ,
        input => Net_991 ,
        pad => PWM_out_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWM_out_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_6(0)__PA ,
        input => Net_1005 ,
        pad => PWM_out_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PWM_out_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_7(0)__PA ,
        input => Net_1019 ,
        pad => PWM_out_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWM_out_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_out_8(0)__PA ,
        input => Net_1033 ,
        pad => PWM_out_8(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = GPIO_12_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_0(0)__PA ,
        input => Net_2083 ,
        fb => Net_2158 ,
        pad => GPIO_12_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = GPIO_12_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_1(0)__PA ,
        input => Net_2080 ,
        fb => Net_2055 ,
        pad => GPIO_12_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GPIO_12_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_2(0)__PA ,
        input => Net_2155 ,
        fb => Net_2160 ,
        pad => GPIO_12_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GPIO_12_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_3(0)__PA ,
        input => Net_2110 ,
        fb => Net_2161 ,
        pad => GPIO_12_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GPIO_12_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_4(0)__PA ,
        input => Net_2133 ,
        fb => Net_2163 ,
        pad => GPIO_12_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = GPIO_12_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_5(0)__PA ,
        input => Net_2131 ,
        fb => Net_2164 ,
        pad => GPIO_12_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GPIO_12_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_6(0)__PA ,
        input => Net_2157 ,
        fb => Net_2165 ,
        pad => GPIO_12_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GPIO_12_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_12_7(0)__PA ,
        input => Net_2127 ,
        fb => Net_2166 ,
        pad => GPIO_12_7(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__GPIO_12_1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__GPIO_12_1_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = SAR_in_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAR_in_1(0)__PA ,
        analog_term => Net_1378 ,
        pad => SAR_in_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DELSIG_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DELSIG_IN(0)__PA ,
        analog_term => Net_1145 ,
        pad => DELSIG_IN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_1114 ,
            dclk_0 => Net_1114_local ,
            aclk_glb_0 => Net_1100 ,
            aclk_0 => Net_1100_local ,
            clk_a_dig_glb_0 => Net_1100_adig ,
            clk_a_dig_0 => Net_1100_adig_local ,
            dclk_glb_1 => Net_1690 ,
            dclk_1 => Net_1690_local ,
            dclk_glb_2 => Net_1686 ,
            dclk_2 => Net_1686_local ,
            aclk_glb_1 => \ADC_DelSig_1:Net_93\ ,
            aclk_1 => \ADC_DelSig_1:Net_93_local\ ,
            clk_a_dig_glb_1 => \ADC_DelSig_1:Net_93_adig\ ,
            clk_a_dig_1 => \ADC_DelSig_1:Net_93_adig_local\ ,
            dclk_glb_3 => Net_1689 ,
            dclk_3 => Net_1689_local ,
            dclk_glb_4 => Net_2991 ,
            dclk_4 => Net_2991_local ,
            aclk_glb_2 => \ADC_SAR_1:Net_221\ ,
            aclk_2 => \ADC_SAR_1:Net_221_local\ ,
            clk_a_dig_glb_2 => \ADC_SAR_1:Net_221_adig\ ,
            clk_a_dig_2 => \ADC_SAR_1:Net_221_adig_local\ ,
            aclk_glb_3 => \ADC_DelSig_1:Net_488\ ,
            aclk_3 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_3 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_3 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_5 => \SPIS_1:Net_81\ ,
            dclk_5 => \SPIS_1:Net_81_local\ ,
            dclk_glb_6 => \DEBUG_UART:Net_9\ ,
            dclk_6 => \DEBUG_UART:Net_9_local\ ,
            dclk_glb_7 => \WaveDAC8_1:Net_279\ ,
            dclk_7 => \WaveDAC8_1:Net_279_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_1145 ,
            vminus => \ADC_DelSig_1:Net_520\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_573\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_41\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_677\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_1148 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_3290 ,
            arb_int => \USBUART:Net_79\ ,
            usb_int => \USBUART:Net_81\ ,
            ept_int_8 => \USBUART:ept_int_8\ ,
            ept_int_7 => \USBUART:ept_int_7\ ,
            ept_int_6 => \USBUART:ept_int_6\ ,
            ept_int_5 => \USBUART:ept_int_5\ ,
            ept_int_4 => \USBUART:ept_int_4\ ,
            ept_int_3 => \USBUART:ept_int_3\ ,
            ept_int_2 => \USBUART:ept_int_2\ ,
            ept_int_1 => \USBUART:ept_int_1\ ,
            ept_int_0 => \USBUART:ept_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_req_7\ ,
            dma_req_6 => \USBUART:dma_req_6\ ,
            dma_req_5 => \USBUART:dma_req_5\ ,
            dma_req_4 => \USBUART:dma_req_4\ ,
            dma_req_3 => \USBUART:dma_req_3\ ,
            dma_req_2 => \USBUART:dma_req_2\ ,
            dma_req_1 => \USBUART:dma_req_1\ ,
            dma_req_0 => \USBUART:dma_req_0\ ,
            dma_termin => \USBUART:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\IDAC8_1:viDAC8\
        PORT MAP (
            vout => \IDAC8_1:Net_124\ ,
            iout => Net_1175 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,1)]: 
    vidaccell: Name =\WaveDAC8_1:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \WaveDAC8_1:Net_279_local\ ,
            vout => \WaveDAC8_1:Net_189\ ,
            iout => \WaveDAC8_1:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_1190 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,3)]: 
    vidaccell: Name =\VDAC8_2:viDAC8\
        PORT MAP (
            vout => Net_1553 ,
            iout => \VDAC8_2:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(OpAmp,0)]: 
    Opamp Block @ [FFB(OpAmp,2)]: 
    abufcell: Name =\WaveDAC8_1:BuffAmp:ABuf\
        PORT MAP (
            vplus => \WaveDAC8_1:Net_189\ ,
            vminus => \WaveDAC8_1:BuffAmp:Net_29\ ,
            vout => \WaveDAC8_1:BuffAmp:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ [FFB(Vref,13)]: 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\ADC_SAR_Seq_1:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ADC_SAR_Seq_1:Net_2803\ ,
            vminus => \ADC_SAR_Seq_1:SAR:Net_126\ ,
            ext_pin => \ADC_SAR_Seq_1:SAR:Net_215\ ,
            vrefhi_out => \ADC_SAR_Seq_1:SAR:Net_126\ ,
            vref => \ADC_SAR_1:Net_248\ ,
            clk_udb => Net_2991_local ,
            irq => \ADC_SAR_Seq_1:SAR:Net_252\ ,
            next => Net_3183 ,
            data_out_udb_11 => \ADC_SAR_Seq_1:SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_Seq_1:SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_Seq_1:SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_Seq_1:SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_Seq_1:SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_Seq_1:SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_Seq_1:SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_Seq_1:SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_Seq_1:SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_Seq_1:SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_Seq_1:SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_Seq_1:SAR:Net_207_0\ ,
            eof_udb => \ADC_SAR_Seq_1:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }
    SAR @ [FFB(SAR,1)]: 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_1378 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_215\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_248\ ,
            clock => \ADC_SAR_1:Net_221\ ,
            pump_clock => \ADC_SAR_1:Net_221\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_1384 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_1381 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_690\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_SAR_Seq_1:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_3271 ,
            muxin_62 => Net_3270 ,
            muxin_61 => Net_3269 ,
            muxin_60 => Net_3268 ,
            muxin_59 => Net_3267 ,
            muxin_58 => Net_3266 ,
            muxin_57 => Net_3265 ,
            muxin_56 => Net_3264 ,
            muxin_55 => Net_3263 ,
            muxin_54 => Net_3262 ,
            muxin_53 => Net_3261 ,
            muxin_52 => Net_3260 ,
            muxin_51 => Net_3259 ,
            muxin_50 => Net_3258 ,
            muxin_49 => Net_3257 ,
            muxin_48 => Net_3256 ,
            muxin_47 => Net_3255 ,
            muxin_46 => Net_3253 ,
            muxin_45 => Net_3251 ,
            muxin_44 => Net_3250 ,
            muxin_43 => Net_3248 ,
            muxin_42 => Net_3246 ,
            muxin_41 => Net_3245 ,
            muxin_40 => Net_3243 ,
            muxin_39 => Net_3241 ,
            muxin_38 => Net_3240 ,
            muxin_37 => Net_3238 ,
            muxin_36 => Net_3236 ,
            muxin_35 => Net_3235 ,
            muxin_34 => Net_3233 ,
            muxin_33 => Net_3231 ,
            muxin_32 => Net_3230 ,
            muxin_31 => Net_3228 ,
            muxin_30 => Net_3226 ,
            muxin_29 => Net_3225 ,
            muxin_28 => Net_3223 ,
            muxin_27 => Net_3221 ,
            muxin_26 => Net_3220 ,
            muxin_25 => Net_3218 ,
            muxin_24 => Net_3216 ,
            muxin_23 => Net_3215 ,
            muxin_22 => Net_3213 ,
            muxin_21 => Net_3211 ,
            muxin_20 => Net_3210 ,
            muxin_19 => Net_3208 ,
            muxin_18 => Net_3206 ,
            muxin_17 => Net_3205 ,
            muxin_16 => Net_3203 ,
            muxin_15 => Net_3201 ,
            muxin_14 => Net_3200 ,
            muxin_13 => Net_3198 ,
            muxin_12 => Net_3196 ,
            muxin_11 => Net_3195 ,
            muxin_10 => Net_3193 ,
            muxin_9 => Net_3191 ,
            muxin_8 => Net_3190 ,
            muxin_7 => Net_2604 ,
            muxin_6 => Net_2602 ,
            muxin_5 => Net_2601 ,
            muxin_4 => Net_2599 ,
            muxin_3 => Net_2597 ,
            muxin_2 => Net_2596 ,
            muxin_1 => Net_2594 ,
            muxin_0 => Net_2593 ,
            hw_ctrl_en_63 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ ,
            vout => \ADC_SAR_Seq_1:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                               | 
Port | Pin | Fixed |      Type |       Drive Mode |                          Name | Connections
-----+-----+-------+-----------+------------------+-------------------------------+-----------------------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |                WaveDAC_out(0) | Analog(\WaveDAC8_1:BuffAmp:Net_29\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |                 VDAC_out_1(0) | Analog(Net_1190)
     |   2 |     * |      NONE |      HI_Z_ANALOG |         \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_215\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |                analog_in_9(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\), Analog(Net_3190)
     |   4 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_Seq_1:SAR:Bypass(0)\ | Analog(\ADC_SAR_Seq_1:SAR:Net_215\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                 VDAC_out_2(0) | Analog(Net_1553)
     |   6 |     * |      NONE |      HI_Z_ANALOG |                 IDAC_out_1(0) | Analog(Net_1175)
     |   7 |     * |      NONE |      HI_Z_ANALOG |               analog_in_10(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\), Analog(Net_3191)
-----+-----+-------+-----------+------------------+-------------------------------+-----------------------------------------------------------------
   1 |   0 |       |      NONE |         CMOS_OUT |                   GPIO_4_0(0) | FB(Net_2098), In(Net_2099)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |                       sclk(0) | FB(Net_636)
     |   2 |       |      NONE |         CMOS_OUT |                   GPIO_4_1(0) | FB(Net_2100), In(Net_2101)
     |   3 |     * |      NONE |         CMOS_OUT |                       miso(0) | In(Net_638)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                       mosi(0) | FB(Net_635)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |                      SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |                      SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
-----+-----+-------+-----------+------------------+-------------------------------+-----------------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |                   GPIO_2_0(0) | FB(Net_2061), In(Net_2062)
     |   1 |     * |      NONE |         CMOS_OUT |                   GPIO_2_1(0) | FB(Net_2063), In(Net_2064)
     |   2 |     * |      NONE |         CMOS_OUT |                   GPIO_2_2(0) | FB(Net_2065), In(Net_2066)
     |   3 |     * |      NONE |         CMOS_OUT |                   GPIO_2_3(0) | FB(Net_2067), In(Net_2068)
     |   4 |     * |      NONE |         CMOS_OUT |                   GPIO_2_4(0) | FB(Net_2069), In(Net_2070)
     |   5 |     * |      NONE |         CMOS_OUT |                   GPIO_2_5(0) | FB(Net_2071), In(Net_2072)
     |   6 |     * |      NONE |         CMOS_OUT |                   GPIO_2_6(0) | FB(Net_2073), In(Net_2074)
     |   7 |     * |      NONE |         CMOS_OUT |                   GPIO_2_7(0) | FB(Net_2075), In(Net_2076)
-----+-----+-------+-----------+------------------+-------------------------------+-----------------------------------------------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |                analog_in_1(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_2593)
     |   1 |     * |      NONE |      HI_Z_ANALOG |                analog_in_2(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_2594)
     |   2 |     * |      NONE |      HI_Z_ANALOG |                analog_in_3(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\), Analog(Net_2596)
     |   3 |     * |      NONE |      HI_Z_ANALOG |                analog_in_4(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\), Analog(Net_2597)
     |   4 |     * |      NONE |      HI_Z_ANALOG |                analog_in_5(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\), Analog(Net_2599)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                analog_in_6(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\), Analog(Net_2601)
     |   6 |     * |      NONE |      HI_Z_ANALOG |                analog_in_7(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\), Analog(Net_2602)
     |   7 |     * |      NONE |      HI_Z_ANALOG |                analog_in_8(0) | In(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\), Analog(Net_2604)
-----+-----+-------+-----------+------------------+-------------------------------+-----------------------------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |                       Tx_1(0) | In(Net_3293)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |                       Rx_1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |                   GPIO_4_2(0) | FB(Net_2102), In(Net_2103)
     |   3 |     * |      NONE |         CMOS_OUT |                   GPIO_4_3(0) | FB(Net_2104), In(Net_2105)
     |   4 |     * |      NONE |         CMOS_OUT |                   GPIO_4_4(0) | FB(Net_2106), In(Net_2107)
     |   5 |     * |      NONE |         CMOS_OUT |                   GPIO_4_5(0) | FB(Net_2108), In(Net_2109)
     |   6 |     * |      NONE |         CMOS_OUT |                   GPIO_4_6(0) | FB(Net_2111), In(Net_2112)
     |   7 |     * |      NONE |         CMOS_OUT |                   GPIO_4_7(0) | FB(Net_2113), In(Net_2114)
-----+-----+-------+-----------+------------------+-------------------------------+-----------------------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |                   GPIO_5_0(0) | FB(Net_2119), In(Net_2120)
     |   1 |     * |      NONE |         CMOS_OUT |                   GPIO_5_1(0) | FB(Net_2121), In(Net_2122)
     |   2 |     * |      NONE |         CMOS_OUT |                   GPIO_5_2(0) | FB(Net_2123), In(Net_2124)
     |   3 |     * |      NONE |         CMOS_OUT |                   GPIO_5_3(0) | FB(Net_2125), In(Net_2135)
     |   4 |     * |      NONE |         CMOS_OUT |                   GPIO_5_4(0) | FB(Net_2126), In(Net_2136)
     |   5 |     * |      NONE |         CMOS_OUT |                   GPIO_5_5(0) | FB(Net_2128), In(Net_2137)
     |   6 |     * |      NONE |         CMOS_OUT |                   GPIO_5_6(0) | FB(Net_2129), In(Net_2138)
     |   7 |     * |      NONE |         CMOS_OUT |                   GPIO_5_7(0) | FB(Net_2130), In(Net_2139)
-----+-----+-------+-----------+------------------+-------------------------------+-----------------------------------------------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |                  PWM_out_1(0) | In(Net_1063)
     |   1 |     * |      NONE |         CMOS_OUT |                  PWM_out_2(0) | In(Net_949)
     |   2 |     * |      NONE |         CMOS_OUT |                  PWM_out_3(0) | In(Net_963)
     |   3 |     * |      NONE |         CMOS_OUT |                  PWM_out_4(0) | In(Net_3274)
     |   4 |     * |      NONE |         CMOS_OUT |                  PWM_out_5(0) | In(Net_991)
     |   5 |     * |      NONE |         CMOS_OUT |                  PWM_out_6(0) | In(Net_1005)
     |   6 |     * |      NONE |         CMOS_OUT |                  PWM_out_7(0) | In(Net_1019)
     |   7 |     * |      NONE |         CMOS_OUT |                  PWM_out_8(0) | In(Net_1033)
-----+-----+-------+-----------+------------------+-------------------------------+-----------------------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |                  GPIO_12_0(0) | FB(Net_2158), In(Net_2083)
     |   1 |     * |      NONE |         CMOS_OUT |                  GPIO_12_1(0) | FB(Net_2055), In(Net_2080)
     |   2 |     * |      NONE |         CMOS_OUT |                  GPIO_12_2(0) | FB(Net_2160), In(Net_2155)
     |   3 |     * |      NONE |         CMOS_OUT |                  GPIO_12_3(0) | FB(Net_2161), In(Net_2110)
     |   4 |     * |      NONE |         CMOS_OUT |                  GPIO_12_4(0) | FB(Net_2163), In(Net_2133)
     |   5 |     * |      NONE |         CMOS_OUT |                  GPIO_12_5(0) | FB(Net_2164), In(Net_2131)
     |   6 |     * |      NONE |         CMOS_OUT |                  GPIO_12_6(0) | FB(Net_2165), In(Net_2157)
     |   7 |     * |      NONE |         CMOS_OUT |                  GPIO_12_7(0) | FB(Net_2166), In(Net_2127)
-----+-----+-------+-----------+------------------+-------------------------------+-----------------------------------------------------------------
  15 |   4 |     * |      NONE |      HI_Z_ANALOG |                   SAR_in_1(0) | Analog(Net_1378)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                  DELSIG_IN(0) | Analog(Net_1145)
     |   6 |       |   FALLING |      HI_Z_ANALOG |               \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |               \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
----------------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Info: plm.M0038: The pin named VDAC_out_1(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0040: The pin named \ADC_SAR_1:Bypass(0)\ at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named analog_in_9(0) at location P0[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named \ADC_SAR_Seq_1:SAR:Bypass(0)\ at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named VDAC_out_2(0) at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0039: The pin named analog_in_10(0) at location P0[7] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0039: The pin named analog_in_1(0) at location P3[0] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0039: The pin named analog_in_2(0) at location P3[1] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0040: The pin named analog_in_3(0) at location P3[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named analog_in_4(0) at location P3[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named analog_in_5(0) at location P3[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named analog_in_6(0) at location P3[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0038: The pin named analog_in_7(0) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named analog_in_8(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named GPIO_12_0(0) at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Info: plm.M0038: The pin named GPIO_12_1(0) at location P12[1] prevents usage of special purposes: I2C:SDA. (App=cydsfit)
Info: plm.M0038: The pin named GPIO_12_4(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Info: plm.M0038: The pin named GPIO_12_5(0) at location P12[5] prevents usage of special purposes: I2C:SDA. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.227ms
Digital Placement phase: Elapsed time ==> 14s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 11s.843ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 6s.555ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.253ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC_2_Pi_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.387ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.613ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 41s.352ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 41s.425ms
API generation phase: Elapsed time ==> 9s.068ms
Dependency generation phase: Elapsed time ==> 0s.071ms
Cleanup phase: Elapsed time ==> 0s.006ms
