Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jan 18 15:54:16 2024
| Host         : DESKTOP-DBLLDSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Single_Cycle_RISCV32I_control_sets_placed.rpt
| Design       : Single_Cycle_RISCV32I
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   207 |
|    Minimum number of control sets                        |   207 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   207 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |   196 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           52 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             359 |          100 |
| Yes          | No                    | No                     |            4031 |         1845 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2412 |         1111 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                     Enable Signal                    |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Decode_Stage/Alu_Control_id_reg_reg[1]_0    |                                                      |                                   |                1 |              1 |         1.00 |
|  Decode_Stage/Alu_Control_id_reg_reg[4]_0[0] |                                                      |                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                               | UART/tx_o_i_1_n_2                                    |                                   |                1 |              1 |         1.00 |
|  Decode_Stage/Alu_Control_id_reg_reg[0]_2[0] |                                                      |                                   |                1 |              2 |         2.00 |
|  Decode_Stage/Alu_Control_id_reg_reg[4]_2[0] |                                                      |                                   |                1 |              2 |         2.00 |
|  Decode_Stage/Alu_Control_id_reg_reg[0]_0[0] |                                                      |                                   |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                               |                                                      |                                   |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                               | ALU/Multiplier/sel                                   | ALU/Multiplier/clear              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                               | ALU/Divider/count                                    | Decode_Stage/SR[0]                |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                               | UART/shreg[7]_i_1_n_2                                | rst_i_IBUF                        |                2 |              8 |         4.00 |
|  Fetch_Stage/instruction_if_id_reg_reg[3]_4  |                                                      |                                   |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_0             |                                   |                5 |             30 |         6.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_10[0]         |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/E[0]                                   |                                   |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_12[0]         |                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_13[0]         |                                   |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_14[0]         |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_1[0]          | rst_i_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_15[0]         |                                   |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_26[0]         |                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_15[0]         |                                   |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_28[0]         |                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_29[0]         |                                   |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_14[0]         |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_5[0]          |                                   |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_12[0]         |                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_6[0]          |                                   |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_17[0]         |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_4[0]          |                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_11[0]         |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_23[0]         |                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_3[0]          | rst_i_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_30[0]         |                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_31[0]         |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_20[0]         |                                   |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_0[0]          | rst_i_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_19[0]         |                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_32[0]         |                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_33[0]         |                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_2[0]          | rst_i_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_16[0]         |                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_3[0]          |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_22[0]         |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_5[0]          | rst_i_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_10[0]         |                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_9[0]          |                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_24[0]         |                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_21[0]         |                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_16[0]         |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_19[0]         |                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_25[0]         |                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_27[0]         |                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_2[0]          |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_8[0]          |                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_1[0]          | rst_i_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_18[0]         |                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_2[0]          | rst_i_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_3[0]          | rst_i_IBUF                        |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_25[0]         |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_27[0]         |                                   |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_18[0]         |                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_23[0]         |                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_7[0]          |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_12[0]         |                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_24[0]         |                                   |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_13[0]         |                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_6[0]          | rst_i_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_8[0]          |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_14[0]         |                                   |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_4[0]          | rst_i_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_7[0]          |                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_13[0]         |                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_15[0]         |                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_10[0]         |                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_17[0]         |                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_20[0]         |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_26[0]         |                                   |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_9[0]          |                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[1]_11[0]         |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_21[0]         |                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_22[0]         |                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_8[0]          |                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[3]_10[0]         |                                   |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_4[0]          | rst_i_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_6[0]          |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[3]_11[0]         |                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[3]_7[0]          |                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[4]_3[0]          |                                   |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[3]_1[0]          | rst_i_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[4]_6[0]          |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_1[0]          | rst_i_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_0[0]          | rst_i_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[3]_8[0]          |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_10[0]         |                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_34[0]         |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[3]_2[0]          | rst_i_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[3]_4[0]          |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[4]_1[0]          | rst_i_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_9[0]          |                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[3]_3[0]          |                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[4]_5[0]          |                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[3]_9[0]          |                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_12[0]         |                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_13[0]         |                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[2]_7[0]          |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[3]_5[0]          |                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[4]_4[0]          |                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[3]_6[0]          |                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[4]_0[0]          | rst_i_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[4]_7[0]          |                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[4]_8[0]          |                                   |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_11[0]         |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[3]_0[0]          | rst_i_IBUF                        |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_12[0]         |                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_15[0]         |                                   |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_7[0]          |                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_1[0]          |                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_6[0]          |                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_7[0]          | rst_i_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_1[0]          |                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_0[0]          |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_6[0]          | rst_i_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_8[0]          |                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_10[0]         |                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_4[0]          | rst_i_IBUF                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_3[0]          |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_17[0]         |                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_11[0]         |                                   |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_2[0]          | rst_i_IBUF                        |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_6[0]          |                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_5[0]          |                                   |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_3[0]          | rst_i_IBUF                        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_12[0]         |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_15[0]         |                                   |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_5[0]          |                                   |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_14[0]         |                                   |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_16[0]         |                                   |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_14[0]         |                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_8[0]          |                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_3[0]          |                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_13[0]         |                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_17[0]         |                                   |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_9[0]          |                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_16[0]         |                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_2[0]          |                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_10[0]         |                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_4[0]          |                                   |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_13[0]         |                                   |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_14[0]         |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_9[0]          |                                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_2[0]          |                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_4[0]          |                                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_0[0]          |                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_11[0]         |                                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_8[0]          |                                   |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[6]_7[0]          |                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_15[0]         |                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[7]_9[0]          |                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[5]_5[0]          | rst_i_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | ALU/Multiplier/E[0]                                  | rst_i_IBUF                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                               | ALU/Multiplier/valid2_out                            | ALU/Multiplier/clear              |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                               | ALU/Multiplier/multiplier[31]_i_1_n_2                | rst_i_IBUF                        |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                               | ALU/Multiplier/product05_out                         | ALU/Multiplier/clear              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_1[0]          |                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | ALU/Divider/result_o[31]_i_1_n_2                     | rst_i_IBUF                        |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/E[0]                             | rst_i_IBUF                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[1]_rep_10[0] | rst_i_IBUF                        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[1]_rep_5[0]  | rst_i_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[1]_rep_7[0]  | rst_i_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[1]_rep_8[0]  | rst_i_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[1]_rep_9[0]  | rst_i_IBUF                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[2]_0[0]      | rst_i_IBUF                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[2]_2[0]      | rst_i_IBUF                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[2]_3[0]      | rst_i_IBUF                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[2]_4[0]      | rst_i_IBUF                        |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[2]_5[0]      | rst_i_IBUF                        |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[2]_6[0]      | rst_i_IBUF                        |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[2]_7[0]      | rst_i_IBUF                        |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[2]_8[0]      | rst_i_IBUF                        |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[1]_rep_3[0]  | rst_i_IBUF                        |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[3]_0[0]      | rst_i_IBUF                        |               28 |             32 |         1.14 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[3]_1[0]      | rst_i_IBUF                        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[2]_1[0]      | rst_i_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[1]_rep_4[0]  | rst_i_IBUF                        |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[1]_rep_6[0]  | rst_i_IBUF                        |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[3]_2[0]      | rst_i_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[3]_3[0]      | rst_i_IBUF                        |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[4]_1[0]      | rst_i_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[4]_2[0]      | rst_i_IBUF                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[4]_3[0]      | rst_i_IBUF                        |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[4]_4[0]      | rst_i_IBUF                        |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[4]_5[0]      | rst_i_IBUF                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[4]_6[0]      | rst_i_IBUF                        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[1]_rep_1[0]  | rst_i_IBUF                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[1]_rep_2[0]  | rst_i_IBUF                        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                               | Memory_Access_Stage/rd_addr_mem_reg_reg[4]_7[0]      | rst_i_IBUF                        |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG                               | UART/bittimer                                        | rst_i_IBUF                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_11[0]         |                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                               | Execute_Stage/alu_result_ex_reg_reg[0]_0[0]          | rst_i_IBUF                        |               12 |             32 |         2.67 |
|  n_0_2556_BUFG                               |                                                      |                                   |               22 |             32 |         1.45 |
|  n_1_5138_BUFG                               |                                                      |                                   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                               | Decode_Stage/A_Q_reg1                                | ALU/Divider/B_reg[32]_i_1_n_2     |                9 |             33 |         3.67 |
|  clk_IBUF_BUFG                               | ALU/Divider/busy_o_reg_1                             | rst_i_IBUF                        |               10 |             35 |         3.50 |
|  clk_IBUF_BUFG                               | ALU/Divider/A_Q_reg[63]_i_1_n_2                      | rst_i_IBUF                        |               23 |             64 |         2.78 |
|  clk_IBUF_BUFG                               | ALU/Divider/busy_o_reg_1                             | Decode_Stage/Jump_id_reg_reg_0[0] |               37 |             92 |         2.49 |
|  clk_IBUF_BUFG                               | ALU/Divider/E[0]                                     | Decode_Stage/jalr_top_reg_0       |               62 |            187 |         3.02 |
|  clk_IBUF_BUFG                               |                                                      | rst_i_IBUF                        |              100 |            359 |         3.59 |
+----------------------------------------------+------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


