###############################################################
#  Generated by:      Cadence Innovus 16.12-s051_1
#  OS:                Linux x86_64(Host ID ecegrid-thin6.ecn.purdue.edu)
#  Generated on:      Thu Apr 26 13:03:51 2018
#  Design:            shabang
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix shabang_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   is_txing                                   (^) checked with  
leading edge of 'clk'
Beginpoint: I0/USB_output/TX/Controller/state_reg[3]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: osu05
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 3.950
- Arrival Time                  5.337
= Slack Time                   -1.387
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                            |         |       |   0.000 |   -1.387 | 
     | U5/YPAD                                            |  ^   | clk                                            | PADINC  | 0.000 |   0.000 |   -1.387 | 
     | U5/DI                                              |  ^   | nclk                                           | PADINC  | 0.154 |   0.154 |   -1.233 | 
     | I0/USB_output/TX/Controller/state_reg[3]/CLK       |  ^   | nclk                                           | DFFSR   | 1.002 |   1.157 |   -0.230 | 
     | I0/USB_output/TX/Controller/state_reg[3]/Q         |  ^   | I0/USB_output/TX/Controller/state[3]           | DFFSR   | 0.583 |   1.740 |    0.353 | 
     | I0/USB_output/TX/Controller/FE_OFC251_state_3/A    |  ^   | I0/USB_output/TX/Controller/state[3]           | INVX2   | 0.004 |   1.744 |    0.357 | 
     | I0/USB_output/TX/Controller/FE_OFC251_state_3/Y    |  v   | I0/USB_output/TX/Controller/FE_OFN172_state_3  | INVX2   | 0.181 |   1.925 |    0.538 | 
     | I0/USB_output/TX/Controller/FE_RC_172_0/A          |  v   | I0/USB_output/TX/Controller/FE_OFN172_state_3  | INVX2   | 0.000 |   1.925 |    0.538 | 
     | I0/USB_output/TX/Controller/FE_RC_172_0/Y          |  ^   | I0/USB_output/TX/Controller/FE_RN_100_0        | INVX2   | 0.116 |   2.041 |    0.654 | 
     | I0/USB_output/TX/Controller/FE_RC_171_0_dup/A      |  ^   | I0/USB_output/TX/Controller/FE_RN_100_0        | AND2X2  | 0.001 |   2.041 |    0.654 | 
     | I0/USB_output/TX/Controller/FE_RC_171_0_dup/Y      |  ^   | I0/USB_output/TX/Controller/FE_RN_13           | AND2X2  | 0.212 |   2.253 |    0.866 | 
     | I0/USB_output/TX/Controller/FE_RC_386_0_dup/A      |  ^   | I0/USB_output/TX/Controller/FE_RN_13           | NAND2X1 | 0.001 |   2.254 |    0.867 | 
     | I0/USB_output/TX/Controller/FE_RC_386_0_dup/Y      |  v   | I0/USB_output/TX/Controller/FE_RN_12           | NAND2X1 | 0.218 |   2.472 |    1.085 | 
     | I0/USB_output/TX/Controller/FE_RC_280_0/A          |  v   | I0/USB_output/TX/Controller/FE_RN_12           | AND2X2  | 0.004 |   2.477 |    1.090 | 
     | I0/USB_output/TX/Controller/FE_RC_280_0/Y          |  v   | I0/USB_output/TX/Controller/FE_RN_165_0        | AND2X2  | 0.245 |   2.721 |    1.335 | 
     | I0/USB_output/TX/Controller/FE_RC_419_0/C          |  v   | I0/USB_output/TX/Controller/FE_RN_165_0        | NAND3X1 | 0.001 |   2.722 |    1.335 | 
     | I0/USB_output/TX/Controller/FE_RC_419_0/Y          |  ^   | I0/USB_output/TX/Controller/n82                | NAND3X1 | 0.175 |   2.897 |    1.510 | 
     | I0/USB_output/TX/Controller/FE_RC_147_0/C          |  ^   | I0/USB_output/TX/Controller/n82                | NOR3X1  | 0.002 |   2.899 |    1.512 | 
     | I0/USB_output/TX/Controller/FE_RC_147_0/Y          |  v   | I0/USB_output/TX/Controller/FE_RN_88_0         | NOR3X1  | 0.278 |   3.177 |    1.790 | 
     | I0/USB_output/TX/Controller/FE_RC_185_0/C          |  v   | I0/USB_output/TX/Controller/FE_RN_88_0         | NAND3X1 | 0.001 |   3.178 |    1.791 | 
     | I0/USB_output/TX/Controller/FE_RC_185_0/Y          |  ^   | I0/USB_output/TX/FSM_byte[3]                   | NAND3X1 | 0.331 |   3.509 |    2.122 | 
     | I0/USB_output/TX/Controller/FE_RC_255_0/B          |  ^   | I0/USB_output/TX/FSM_byte[3]                   | NOR2X1  | 0.002 |   3.511 |    2.124 | 
     | I0/USB_output/TX/Controller/FE_RC_255_0/Y          |  v   | I0/USB_output/TX/Controller/FE_RN_149_0        | NOR2X1  | 0.215 |   3.726 |    2.339 | 
     | I0/USB_output/TX/Controller/FE_RC_256_0/A          |  v   | I0/USB_output/TX/Controller/FE_RN_149_0        | INVX2   | 0.001 |   3.728 |    2.341 | 
     | I0/USB_output/TX/Controller/FE_RC_256_0/Y          |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing | INVX2   | 0.133 |   3.861 |    2.474 | 
     | I0/USB_output/TX/Controller/FE_OFC345_nis_txing/A  |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing | INVX4   | 0.000 |   3.861 |    2.474 | 
     | I0/USB_output/TX/Controller/FE_OFC345_nis_txing/Y  |  v   | I0/USB_output/FE_OCPN2408_nis_txing            | INVX4   | 0.098 |   3.958 |    2.571 | 
     | I0/USB_output/TX/Controller/FE_OCPC416_nis_txing/A |  v   | I0/USB_output/FE_OCPN2408_nis_txing            | BUFX2   | 0.001 |   3.960 |    2.573 | 
     | I0/USB_output/TX/Controller/FE_OCPC416_nis_txing/Y |  v   | nis_txing                                      | BUFX2   | 0.344 |   4.304 |    2.917 | 
     | FE_OFC347_nis_txing/A                              |  v   | nis_txing                                      | INVX2   | 0.013 |   4.317 |    2.931 | 
     | FE_OFC347_nis_txing/Y                              |  ^   | FE_OFN127_FE_OFN12_nis_txing                   | INVX2   | 0.417 |   4.735 |    3.348 | 
     | U1/DO                                              |  ^   | FE_OFN127_FE_OFN12_nis_txing                   | PADOUT  | 0.044 |   4.779 |    3.392 | 
     | U1/YPAD                                            |  ^   | is_txing                                       | PADOUT  | 0.558 |   5.337 |    3.950 | 
     | is_txing                                           |  ^   | is_txing                                       | shabang | 0.000 |   5.337 |    3.950 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[5]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[5]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q                       
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.244
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.863
- Arrival Time                  6.258
= Slack Time                   -0.395
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.395 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.395 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.241 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.762 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q        |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | DFFSR   | 0.760 |   1.917 |    1.522 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/A   |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | BUFX2   | 0.005 |   1.921 |    1.526 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/Y   |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | BUFX2   | 0.323 |   2.245 |    1.850 | 
     | I0/Ethernet_input/FIFO/MEM/U184/B                  |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | NAND2X1 | 0.003 |   2.248 |    1.853 | 
     | I0/Ethernet_input/FIFO/MEM/U184/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | NAND2X1 | 0.515 |   2.762 |    2.367 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | INVX4   | 0.009 |   2.772 |    2.377 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX4   | 0.363 |   3.135 |    2.740 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC315_n2342/A       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX2   | 0.027 |   3.162 |    2.767 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC315_n2342/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN73_n2342          | INVX2   | 0.749 |   3.911 |    3.516 | 
     | I0/Ethernet_input/FIFO/MEM/U922/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN73_n2342          | OAI22X1 | 0.035 |   3.947 |    3.552 | 
     | I0/Ethernet_input/FIFO/MEM/U922/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n893                    | OAI22X1 | 0.161 |   4.108 |    3.713 | 
     | I0/Ethernet_input/FIFO/MEM/U924/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n893                    | NOR2X1  | 0.002 |   4.110 |    3.715 | 
     | I0/Ethernet_input/FIFO/MEM/U924/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n907                    | NOR2X1  | 0.329 |   4.439 |    4.044 | 
     | I0/Ethernet_input/FIFO/MEM/U938/A                  |  ^   | I0/Ethernet_input/FIFO/MEM/n907                    | AOI22X1 | 0.006 |   4.446 |    4.051 | 
     | I0/Ethernet_input/FIFO/MEM/U938/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n925                    | AOI22X1 | 0.162 |   4.608 |    4.213 | 
     | I0/Ethernet_input/FIFO/MEM/U956/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n925                    | NAND2X1 | 0.001 |   4.609 |    4.214 | 
     | I0/Ethernet_input/FIFO/MEM/U956/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n961                    | NAND2X1 | 0.380 |   4.989 |    4.594 | 
     | I0/Ethernet_input/FIFO/MEM/U992/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/n961                    | OAI21X1 | 0.010 |   4.998 |    4.604 | 
     | I0/Ethernet_input/FIFO/MEM/U992/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n1033                   | OAI21X1 | 0.324 |   5.322 |    4.927 | 
     | I0/Ethernet_input/FIFO/MEM/U1064/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n1033                   | NAND2X1 | 0.006 |   5.328 |    4.933 | 
     | I0/Ethernet_input/FIFO/MEM/U1064/Y                 |  ^   | I0/r_data[5]                                       | NAND2X1 | 0.393 |   5.721 |    5.326 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U9/C       |  ^   | I0/r_data[5]                                       | AOI22X1 | 0.004 |   5.726 |    5.331 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U9/Y       |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n9         | AOI22X1 | 0.110 |   5.836 |    5.441 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U7/B       |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n9         | NAND2X1 | 0.001 |   5.837 |    5.442 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U7/Y       |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[5 | NAND2X1 | 0.196 |   6.034 |    5.639 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[5 | INVX2   | 0.000 |   6.034 |    5.639 | 
     | 19/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX2   | 0.100 |   6.134 |    5.739 | 
     | 19/Y                                               |      | 16                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.001 |   6.135 |    5.740 | 
     | 17/B                                               |      | 16                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.122 |   6.257 |    5.862 | 
     | 17/Y                                               |      | 34                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.001 |   6.258 |    5.863 | 
     | mp_reg_reg[5]/D                                    |      | 34                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.395 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.395 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.549 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.552 | 
     | mp_reg_reg[5]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[3]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[3]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q                       
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.244
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.863
- Arrival Time                  6.223
= Slack Time                   -0.361
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.361 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.361 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.206 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.796 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/EM/FE_OFN2386_r_count_1     | DFFSR   | 0.473 |   1.630 |    1.269 | 
     | I0/Ethernet_input/FIFO/EM/FE_OFC382_r_count_1/A    |  ^   | I0/Ethernet_input/FIFO/EM/FE_OFN2386_r_count_1     | BUFX2   | 0.001 |   1.631 |    1.270 | 
     | I0/Ethernet_input/FIFO/EM/FE_OFC382_r_count_1/Y    |  ^   | I0/Ethernet_input/FIFO/FE_OFN175_r_count_1         | BUFX2   | 0.344 |   1.974 |    1.614 | 
     | I0/Ethernet_input/FIFO/MEM/FE_RC_383_0/B           |  ^   | I0/Ethernet_input/FIFO/FE_OFN175_r_count_1         | NOR2X1  | 0.004 |   1.978 |    1.618 | 
     | I0/Ethernet_input/FIFO/MEM/FE_RC_383_0/Y           |  v   | I0/Ethernet_input/FIFO/MEM/FE_RN_225_0             | NOR2X1  | 0.172 |   2.151 |    1.790 | 
     | I0/Ethernet_input/FIFO/MEM/FE_RC_382_0/B           |  v   | I0/Ethernet_input/FIFO/MEM/FE_RN_225_0             | NAND2X1 | 0.001 |   2.151 |    1.791 | 
     | I0/Ethernet_input/FIFO/MEM/FE_RC_382_0/Y           |  ^   | I0/Ethernet_input/FIFO/MEM/n2347                   | NAND2X1 | 0.257 |   2.408 |    2.047 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC350_n2347/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2347                   | BUFX4   | 0.003 |   2.411 |    2.050 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC350_n2347/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN85_n2347          | BUFX4   | 0.384 |   2.795 |    2.435 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC399_n2347/A       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN85_n2347          | BUFX4   | 0.049 |   2.844 |    2.484 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC399_n2347/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2393_n            | BUFX4   | 0.508 |   3.353 |    2.992 | 
     | I0/Ethernet_input/FIFO/MEM/U656/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2393_n            | NOR2X1  | 0.095 |   3.448 |    3.088 | 
     | I0/Ethernet_input/FIFO/MEM/U656/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n626                    | NOR2X1  | 0.249 |   3.697 |    3.337 | 
     | I0/Ethernet_input/FIFO/MEM/U657/B                  |  v   | I0/Ethernet_input/FIFO/MEM/n626                    | NOR2X1  | 0.001 |   3.698 |    3.338 | 
     | I0/Ethernet_input/FIFO/MEM/U657/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n627                    | NOR2X1  | 0.141 |   3.840 |    3.479 | 
     | I0/Ethernet_input/FIFO/MEM/U658/C                  |  ^   | I0/Ethernet_input/FIFO/MEM/n627                    | OAI21X1 | 0.001 |   3.841 |    3.480 | 
     | I0/Ethernet_input/FIFO/MEM/U658/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n629                    | OAI21X1 | 0.128 |   3.969 |    3.608 | 
     | I0/Ethernet_input/FIFO/MEM/U660/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n629                    | NOR2X1  | 0.001 |   3.970 |    3.609 | 
     | I0/Ethernet_input/FIFO/MEM/U660/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n638                    | NOR2X1  | 0.194 |   4.164 |    3.803 | 
     | I0/Ethernet_input/FIFO/MEM/U669/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/n638                    | AOI22X1 | 0.002 |   4.166 |    3.805 | 
     | I0/Ethernet_input/FIFO/MEM/U669/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n640                    | AOI22X1 | 0.370 |   4.535 |    4.175 | 
     | I0/Ethernet_input/FIFO/MEM/U670/B                  |  v   | I0/Ethernet_input/FIFO/MEM/n640                    | NAND2X1 | 0.010 |   4.545 |    4.185 | 
     | I0/Ethernet_input/FIFO/MEM/U670/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n677                    | NAND2X1 | 0.389 |   4.934 |    4.573 | 
     | I0/Ethernet_input/FIFO/MEM/U706/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/n677                    | OAI21X1 | 0.006 |   4.940 |    4.580 | 
     | I0/Ethernet_input/FIFO/MEM/U706/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n749                    | OAI21X1 | 0.332 |   5.272 |    4.912 | 
     | I0/Ethernet_input/FIFO/MEM/U778/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n749                    | NAND2X1 | 0.007 |   5.279 |    4.918 | 
     | I0/Ethernet_input/FIFO/MEM/U778/Y                  |  ^   | I0/r_data[3]                                       | NAND2X1 | 0.372 |   5.650 |    5.290 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U15/C      |  ^   | I0/r_data[3]                                       | AOI22X1 | 0.003 |   5.654 |    5.293 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U15/Y      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n13        | AOI22X1 | 0.126 |   5.780 |    5.419 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U13/A      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n13        | NAND2X1 | 0.001 |   5.781 |    5.420 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U13/Y      |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[3 | NAND2X1 | 0.225 |   6.006 |    5.646 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[3 | INVX2   | 0.000 |   6.006 |    5.646 | 
     | 25/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX2   | 0.096 |   6.103 |    5.742 | 
     | 25/Y                                               |      | 20                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.001 |   6.104 |    5.743 | 
     | 23/B                                               |      | 20                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.119 |   6.223 |    5.862 | 
     | 23/Y                                               |      | 32                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.001 |   6.223 |    5.863 | 
     | mp_reg_reg[3]/D                                    |      | 32                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.361 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.361 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.515 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.517 | 
     | mp_reg_reg[3]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[1]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[1]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q                       
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.225
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.882
- Arrival Time                  6.239
= Slack Time                   -0.357
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.357 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.357 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.202 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.800 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q        |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | DFFSR   | 0.760 |   1.917 |    1.560 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/A   |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | BUFX2   | 0.005 |   1.921 |    1.565 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/Y   |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | BUFX2   | 0.323 |   2.245 |    1.888 | 
     | I0/Ethernet_input/FIFO/MEM/U184/B                  |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | NAND2X1 | 0.003 |   2.248 |    1.891 | 
     | I0/Ethernet_input/FIFO/MEM/U184/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | NAND2X1 | 0.515 |   2.762 |    2.406 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | INVX4   | 0.009 |   2.772 |    2.415 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX4   | 0.363 |   3.135 |    2.778 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC314_n2342/A       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX4   | 0.020 |   3.154 |    2.798 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC314_n2342/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN69_n2342          | INVX4   | 0.720 |   3.874 |    3.517 | 
     | I0/Ethernet_input/FIFO/MEM/U402/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN69_n2342          | OAI22X1 | 0.139 |   4.013 |    3.656 | 
     | I0/Ethernet_input/FIFO/MEM/U402/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n375                    | OAI22X1 | 0.151 |   4.164 |    3.807 | 
     | I0/Ethernet_input/FIFO/MEM/U404/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n375                    | NOR2X1  | 0.002 |   4.165 |    3.808 | 
     | I0/Ethernet_input/FIFO/MEM/U404/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n389                    | NOR2X1  | 0.228 |   4.393 |    4.036 | 
     | I0/Ethernet_input/FIFO/MEM/U418/A                  |  ^   | I0/Ethernet_input/FIFO/MEM/n389                    | AOI22X1 | 0.003 |   4.396 |    4.039 | 
     | I0/Ethernet_input/FIFO/MEM/U418/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n390                    | AOI22X1 | 0.315 |   4.711 |    4.354 | 
     | I0/Ethernet_input/FIFO/MEM/U419/B                  |  v   | I0/Ethernet_input/FIFO/MEM/n390                    | NAND2X1 | 0.005 |   4.715 |    4.359 | 
     | I0/Ethernet_input/FIFO/MEM/U419/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n392                    | NAND2X1 | 0.263 |   4.978 |    4.621 | 
     | I0/Ethernet_input/FIFO/MEM/U420/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/n392                    | OAI21X1 | 0.002 |   4.980 |    4.623 | 
     | I0/Ethernet_input/FIFO/MEM/U420/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n465                    | OAI21X1 | 0.322 |   5.302 |    4.945 | 
     | I0/Ethernet_input/FIFO/MEM/U492/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n465                    | NAND2X1 | 0.006 |   5.308 |    4.951 | 
     | I0/Ethernet_input/FIFO/MEM/U492/Y                  |  ^   | I0/r_data[1]                                       | NAND2X1 | 0.402 |   5.710 |    5.353 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U21/C      |  ^   | I0/r_data[1]                                       | AOI22X1 | 0.005 |   5.715 |    5.358 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U21/Y      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n17        | AOI22X1 | 0.123 |   5.838 |    5.481 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U19/A      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n17        | NAND2X1 | 0.001 |   5.839 |    5.482 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U19/Y      |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[1 | NAND2X1 | 0.201 |   6.041 |    5.684 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/F |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[1 | NAND2X1 | 0.000 |   6.041 |    5.684 | 
     | E_RC_440_0/A                                       |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/F |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/F | NAND2X1 | 0.077 |   6.118 |    5.761 | 
     | E_RC_440_0/Y                                       |      | E_RN_262_0                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/F |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/F | NAND2X1 | 0.001 |   6.119 |    5.762 | 
     | E_RC_439_0/A                                       |      | E_RN_262_0                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/F |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | NAND2X1 | 0.119 |   6.238 |    5.881 | 
     | E_RC_439_0/Y                                       |      | 30                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.001 |   6.239 |    5.882 | 
     | mp_reg_reg[1]/D                                    |      | 30                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.357 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.357 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.511 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.514 | 
     | mp_reg_reg[1]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[6]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[6]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q                       
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.243
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.863
- Arrival Time                  6.206
= Slack Time                   -0.342
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.342 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.342 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.188 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.815 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q        |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | DFFSR   | 0.760 |   1.917 |    1.575 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/A   |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | BUFX2   | 0.005 |   1.921 |    1.579 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/Y   |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | BUFX2   | 0.323 |   2.245 |    1.903 | 
     | I0/Ethernet_input/FIFO/MEM/U184/B                  |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | NAND2X1 | 0.003 |   2.248 |    1.906 | 
     | I0/Ethernet_input/FIFO/MEM/U184/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | NAND2X1 | 0.515 |   2.762 |    2.420 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | INVX4   | 0.009 |   2.772 |    2.429 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX4   | 0.363 |   3.135 |    2.793 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC314_n2342/A       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX4   | 0.020 |   3.154 |    2.812 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC314_n2342/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN69_n2342          | INVX4   | 0.720 |   3.874 |    3.532 | 
     | I0/Ethernet_input/FIFO/MEM/U1117/B                 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN69_n2342          | OAI22X1 | 0.139 |   4.013 |    3.671 | 
     | I0/Ethernet_input/FIFO/MEM/U1117/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1085                   | OAI22X1 | 0.163 |   4.176 |    3.834 | 
     | I0/Ethernet_input/FIFO/MEM/U1119/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n1085                   | NOR2X1  | 0.002 |   4.178 |    3.836 | 
     | I0/Ethernet_input/FIFO/MEM/U1119/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n1099                   | NOR2X1  | 0.189 |   4.367 |    4.025 | 
     | I0/Ethernet_input/FIFO/MEM/U1133/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n1099                   | AOI22X1 | 0.003 |   4.370 |    4.028 | 
     | I0/Ethernet_input/FIFO/MEM/U1133/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1100                   | AOI22X1 | 0.268 |   4.638 |    4.296 | 
     | I0/Ethernet_input/FIFO/MEM/U1134/B                 |  v   | I0/Ethernet_input/FIFO/MEM/n1100                   | NAND2X1 | 0.003 |   4.641 |    4.299 | 
     | I0/Ethernet_input/FIFO/MEM/U1134/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n1102                   | NAND2X1 | 0.256 |   4.897 |    4.555 | 
     | I0/Ethernet_input/FIFO/MEM/U1135/B                 |  ^   | I0/Ethernet_input/FIFO/MEM/n1102                   | OAI21X1 | 0.002 |   4.899 |    4.557 | 
     | I0/Ethernet_input/FIFO/MEM/U1135/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1175                   | OAI21X1 | 0.312 |   5.211 |    4.869 | 
     | I0/Ethernet_input/FIFO/MEM/U1207/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n1175                   | NAND2X1 | 0.009 |   5.220 |    4.878 | 
     | I0/Ethernet_input/FIFO/MEM/U1207/Y                 |  ^   | I0/r_data[6]                                       | NAND2X1 | 0.422 |   5.642 |    5.300 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/FE_RC_411_ |  ^   | I0/r_data[6]                                       | OAI21X1 | 0.005 |   5.647 |    5.305 | 
     | 0/B                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/FE_RC_411_ |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n7         | OAI21X1 | 0.166 |   5.813 |    5.471 | 
     | 0/Y                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U4/A       |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n7         | NAND2X1 | 0.003 |   5.817 |    5.474 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U4/Y       |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[6 | NAND2X1 | 0.183 |   6.000 |    5.658 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[6 | INVX2   | 0.000 |   6.000 |    5.658 | 
     | 16/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX2   | 0.092 |   6.092 |    5.750 | 
     | 16/Y                                               |      | 14                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.001 |   6.093 |    5.751 | 
     | 14/B                                               |      | 14                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.112 |   6.205 |    5.863 | 
     | 14/Y                                               |      | 35                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.000 |   6.206 |    5.863 | 
     | mp_reg_reg[6]/D                                    |      | 35                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.342 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.342 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.496 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.499 | 
     | mp_reg_reg[6]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[7]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[7]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q                       
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.243
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.864
- Arrival Time                  6.202
= Slack Time                   -0.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.338 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.338 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.183 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.819 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q        |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | DFFSR   | 0.760 |   1.917 |    1.579 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/A   |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | BUFX2   | 0.005 |   1.921 |    1.584 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/Y   |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | BUFX2   | 0.323 |   2.245 |    1.907 | 
     | I0/Ethernet_input/FIFO/MEM/U184/B                  |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | NAND2X1 | 0.003 |   2.248 |    1.910 | 
     | I0/Ethernet_input/FIFO/MEM/U184/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | NAND2X1 | 0.515 |   2.762 |    2.424 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | INVX4   | 0.009 |   2.772 |    2.434 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX4   | 0.363 |   3.135 |    2.797 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC315_n2342/A       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX2   | 0.027 |   3.162 |    2.824 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC315_n2342/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN73_n2342          | INVX2   | 0.749 |   3.911 |    3.574 | 
     | I0/Ethernet_input/FIFO/MEM/U1208/D                 |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN73_n2342          | OAI22X1 | 0.019 |   3.930 |    3.592 | 
     | I0/Ethernet_input/FIFO/MEM/U1208/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1177                   | OAI22X1 | 0.176 |   4.106 |    3.768 | 
     | I0/Ethernet_input/FIFO/MEM/U1210/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n1177                   | NOR2X1  | 0.001 |   4.107 |    3.769 | 
     | I0/Ethernet_input/FIFO/MEM/U1210/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n1193                   | NOR2X1  | 0.142 |   4.249 |    3.911 | 
     | I0/Ethernet_input/FIFO/MEM/U1226/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n1193                   | AOI22X1 | 0.002 |   4.251 |    3.913 | 
     | I0/Ethernet_input/FIFO/MEM/U1226/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1213                   | AOI22X1 | 0.163 |   4.414 |    4.076 | 
     | I0/Ethernet_input/FIFO/MEM/U1246/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n1213                   | NAND2X1 | 0.001 |   4.415 |    4.078 | 
     | I0/Ethernet_input/FIFO/MEM/U1246/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2277                   | NAND2X1 | 0.358 |   4.773 |    4.436 | 
     | I0/Ethernet_input/FIFO/MEM/U1286/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2277                   | OAI21X1 | 0.008 |   4.782 |    4.444 | 
     | I0/Ethernet_input/FIFO/MEM/U1286/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2365                   | OAI21X1 | 0.354 |   5.136 |    4.798 | 
     | I0/Ethernet_input/FIFO/MEM/U1358/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2365                   | NAND2X1 | 0.007 |   5.143 |    4.805 | 
     | I0/Ethernet_input/FIFO/MEM/U1358/Y                 |  ^   | I0/r_data[7]                                       | NAND2X1 | 0.452 |   5.595 |    5.257 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/FE_RC_391_ |  ^   | I0/r_data[7]                                       | OAI21X1 | 0.005 |   5.601 |    5.263 | 
     | 0/A                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/FE_RC_391_ |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n1         | OAI21X1 | 0.199 |   5.799 |    5.461 | 
     | 0/Y                                                |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U1/A       |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n1         | NAND2X1 | 0.003 |   5.803 |    5.465 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U1/Y       |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[7 | NAND2X1 | 0.198 |   6.001 |    5.663 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[7 | INVX2   | 0.000 |   6.001 |    5.663 | 
     | 13/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX2   | 0.091 |   6.092 |    5.754 | 
     | 13/Y                                               |      | 10                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.001 |   6.092 |    5.755 | 
     | 11/B                                               |      | 10                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.109 |   6.201 |    5.863 | 
     | 11/Y                                               |      | 36                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.000 |   6.202 |    5.864 | 
     | mp_reg_reg[7]/D                                    |      | 36                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.338 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.338 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.492 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.495 | 
     | mp_reg_reg[7]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/serial_out_reg/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/serial_out_reg/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q                       
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.230
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.877
- Arrival Time                  6.195
= Slack Time                   -0.318
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.318 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.318 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.163 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.839 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q        |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | DFFSR   | 0.760 |   1.917 |    1.599 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/A   |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | BUFX2   | 0.005 |   1.921 |    1.604 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/Y   |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | BUFX2   | 0.323 |   2.245 |    1.927 | 
     | I0/Ethernet_input/FIFO/MEM/U184/B                  |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | NAND2X1 | 0.003 |   2.248 |    1.930 | 
     | I0/Ethernet_input/FIFO/MEM/U184/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | NAND2X1 | 0.515 |   2.762 |    2.444 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | INVX4   | 0.009 |   2.772 |    2.454 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX4   | 0.363 |   3.135 |    2.817 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC314_n2342/A       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX4   | 0.020 |   3.154 |    2.837 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC314_n2342/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN69_n2342          | INVX4   | 0.720 |   3.874 |    3.556 | 
     | I0/Ethernet_input/FIFO/MEM/U238/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN69_n2342          | OAI22X1 | 0.129 |   4.003 |    3.686 | 
     | I0/Ethernet_input/FIFO/MEM/U238/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n213                    | OAI22X1 | 0.131 |   4.135 |    3.817 | 
     | I0/Ethernet_input/FIFO/MEM/U240/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n213                    | NOR2X1  | 0.001 |   4.136 |    3.818 | 
     | I0/Ethernet_input/FIFO/MEM/U240/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n229                    | NOR2X1  | 0.182 |   4.318 |    4.000 | 
     | I0/Ethernet_input/FIFO/MEM/U256/A                  |  ^   | I0/Ethernet_input/FIFO/MEM/n229                    | AOI22X1 | 0.002 |   4.320 |    4.002 | 
     | I0/Ethernet_input/FIFO/MEM/U256/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n249                    | AOI22X1 | 0.259 |   4.579 |    4.261 | 
     | I0/Ethernet_input/FIFO/MEM/U276/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n249                    | NAND2X1 | 0.007 |   4.586 |    4.268 | 
     | I0/Ethernet_input/FIFO/MEM/U276/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n250                    | NAND2X1 | 0.251 |   4.836 |    4.519 | 
     | I0/Ethernet_input/FIFO/MEM/U277/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/n250                    | OAI21X1 | 0.001 |   4.838 |    4.520 | 
     | I0/Ethernet_input/FIFO/MEM/U277/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n323                    | OAI21X1 | 0.316 |   5.154 |    4.836 | 
     | I0/Ethernet_input/FIFO/MEM/U349/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n323                    | NAND2X1 | 0.006 |   5.161 |    4.843 | 
     | I0/Ethernet_input/FIFO/MEM/U349/Y                  |  ^   | I0/r_data[0]                                       | NAND2X1 | 0.430 |   5.590 |    5.272 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U26/C      |  ^   | I0/r_data[0]                                       | AOI22X1 | 0.005 |   5.595 |    5.277 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U26/Y      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n19        | AOI22X1 | 0.159 |   5.754 |    5.436 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U22/A      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n19        | NAND2X1 | 0.003 |   5.757 |    5.439 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U22/Y      |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[0 | NAND2X1 | 0.209 |   5.966 |    5.648 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/F |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[0 | NAND2X1 | 0.000 |   5.966 |    5.648 | 
     | E_RC_437_0/A                                       |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/F |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/F | NAND2X1 | 0.088 |   6.054 |    5.736 | 
     | E_RC_437_0/Y                                       |      | E_RN_260_0                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/F |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/F | NAND2X1 | 0.001 |   6.055 |    5.737 | 
     | E_RC_436_0/A                                       |      | E_RN_260_0                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/F |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | NAND2X1 | 0.139 |   6.194 |    5.876 | 
     | E_RC_436_0/Y                                       |      | 29                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/s |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.001 |   6.195 |    5.877 | 
     | erial_out_reg/D                                    |      | 29                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.318 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.318 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.472 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/s |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.475 | 
     | erial_out_reg/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[4]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[4]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q                       
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.244
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.863
- Arrival Time                  6.171
= Slack Time                   -0.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.308 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.308 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.153 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.849 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q        |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | DFFSR   | 0.760 |   1.917 |    1.609 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/A   |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | BUFX2   | 0.005 |   1.921 |    1.614 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/Y   |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | BUFX2   | 0.323 |   2.245 |    1.937 | 
     | I0/Ethernet_input/FIFO/MEM/U184/B                  |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | NAND2X1 | 0.003 |   2.248 |    1.940 | 
     | I0/Ethernet_input/FIFO/MEM/U184/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | NAND2X1 | 0.515 |   2.762 |    2.455 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | INVX4   | 0.009 |   2.772 |    2.464 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX4   | 0.363 |   3.135 |    2.827 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC315_n2342/A       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX2   | 0.027 |   3.162 |    2.855 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC315_n2342/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN73_n2342          | INVX2   | 0.749 |   3.911 |    3.604 | 
     | I0/Ethernet_input/FIFO/MEM/U779/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN73_n2342          | OAI22X1 | 0.016 |   3.927 |    3.620 | 
     | I0/Ethernet_input/FIFO/MEM/U779/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n751                    | OAI22X1 | 0.155 |   4.082 |    3.775 | 
     | I0/Ethernet_input/FIFO/MEM/U781/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n751                    | NOR2X1  | 0.002 |   4.084 |    3.777 | 
     | I0/Ethernet_input/FIFO/MEM/U781/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n765                    | NOR2X1  | 0.267 |   4.352 |    4.044 | 
     | I0/Ethernet_input/FIFO/MEM/U795/A                  |  ^   | I0/Ethernet_input/FIFO/MEM/n765                    | AOI22X1 | 0.004 |   4.355 |    4.048 | 
     | I0/Ethernet_input/FIFO/MEM/U795/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n783                    | AOI22X1 | 0.153 |   4.508 |    4.201 | 
     | I0/Ethernet_input/FIFO/MEM/U813/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n783                    | NAND2X1 | 0.001 |   4.509 |    4.201 | 
     | I0/Ethernet_input/FIFO/MEM/U813/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n819                    | NAND2X1 | 0.322 |   4.831 |    4.523 | 
     | I0/Ethernet_input/FIFO/MEM/U849/A                  |  ^   | I0/Ethernet_input/FIFO/MEM/n819                    | OAI21X1 | 0.006 |   4.837 |    4.529 | 
     | I0/Ethernet_input/FIFO/MEM/U849/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n891                    | OAI21X1 | 0.340 |   5.176 |    4.869 | 
     | I0/Ethernet_input/FIFO/MEM/U921/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n891                    | NAND2X1 | 0.006 |   5.183 |    4.875 | 
     | I0/Ethernet_input/FIFO/MEM/U921/Y                  |  ^   | I0/r_data[4]                                       | NAND2X1 | 0.410 |   5.592 |    5.285 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U12/C      |  ^   | I0/r_data[4]                                       | AOI22X1 | 0.005 |   5.597 |    5.290 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U12/Y      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n11        | AOI22X1 | 0.134 |   5.731 |    5.423 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U10/A      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n11        | NAND2X1 | 0.001 |   5.733 |    5.425 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U10/Y      |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[4 | NAND2X1 | 0.227 |   5.960 |    5.652 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[4 | INVX2   | 0.000 |   5.960 |    5.652 | 
     | 22/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX2   | 0.094 |   6.054 |    5.746 | 
     | 22/Y                                               |      | 18                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.001 |   6.054 |    5.747 | 
     | 20/B                                               |      | 18                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.116 |   6.170 |    5.863 | 
     | 20/Y                                               |      | 33                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.001 |   6.171 |    5.863 | 
     | mp_reg_reg[4]/D                                    |      | 33                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.308 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.308 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.462 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.464 | 
     | mp_reg_reg[4]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/USB_output/RX/USB_RECEIVER/FIFO/RX/
URFC/empty_flag_r_reg/CLK 
Endpoint:   I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/empty_flag_r_reg/D (^) 
checked with  leading edge of 'clk'
Beginpoint: I0/USB_output/TX/Controller/state_reg[3]/Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.233
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.874
- Arrival Time                  6.162
= Slack Time                   -0.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.288 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.288 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.133 | 
     | I0/USB_output/TX/Controller/state_reg[3]/CLK       |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.869 | 
     | I0/USB_output/TX/Controller/state_reg[3]/Q         |  ^   | I0/USB_output/TX/Controller/state[3]               | DFFSR   | 0.583 |   1.740 |    1.452 | 
     | I0/USB_output/TX/Controller/FE_OFC251_state_3/A    |  ^   | I0/USB_output/TX/Controller/state[3]               | INVX2   | 0.004 |   1.744 |    1.456 | 
     | I0/USB_output/TX/Controller/FE_OFC251_state_3/Y    |  v   | I0/USB_output/TX/Controller/FE_OFN172_state_3      | INVX2   | 0.181 |   1.925 |    1.637 | 
     | I0/USB_output/TX/Controller/FE_RC_172_0/A          |  v   | I0/USB_output/TX/Controller/FE_OFN172_state_3      | INVX2   | 0.000 |   1.925 |    1.637 | 
     | I0/USB_output/TX/Controller/FE_RC_172_0/Y          |  ^   | I0/USB_output/TX/Controller/FE_RN_100_0            | INVX2   | 0.116 |   2.041 |    1.753 | 
     | I0/USB_output/TX/Controller/FE_RC_171_0_dup/A      |  ^   | I0/USB_output/TX/Controller/FE_RN_100_0            | AND2X2  | 0.001 |   2.041 |    1.753 | 
     | I0/USB_output/TX/Controller/FE_RC_171_0_dup/Y      |  ^   | I0/USB_output/TX/Controller/FE_RN_13               | AND2X2  | 0.212 |   2.253 |    1.965 | 
     | I0/USB_output/TX/Controller/FE_RC_386_0_dup/A      |  ^   | I0/USB_output/TX/Controller/FE_RN_13               | NAND2X1 | 0.001 |   2.254 |    1.966 | 
     | I0/USB_output/TX/Controller/FE_RC_386_0_dup/Y      |  v   | I0/USB_output/TX/Controller/FE_RN_12               | NAND2X1 | 0.218 |   2.472 |    2.185 | 
     | I0/USB_output/TX/Controller/FE_RC_280_0/A          |  v   | I0/USB_output/TX/Controller/FE_RN_12               | AND2X2  | 0.004 |   2.477 |    2.189 | 
     | I0/USB_output/TX/Controller/FE_RC_280_0/Y          |  v   | I0/USB_output/TX/Controller/FE_RN_165_0            | AND2X2  | 0.245 |   2.721 |    2.434 | 
     | I0/USB_output/TX/Controller/FE_RC_419_0/C          |  v   | I0/USB_output/TX/Controller/FE_RN_165_0            | NAND3X1 | 0.001 |   2.722 |    2.434 | 
     | I0/USB_output/TX/Controller/FE_RC_419_0/Y          |  ^   | I0/USB_output/TX/Controller/n82                    | NAND3X1 | 0.175 |   2.897 |    2.609 | 
     | I0/USB_output/TX/Controller/FE_RC_147_0/C          |  ^   | I0/USB_output/TX/Controller/n82                    | NOR3X1  | 0.002 |   2.899 |    2.611 | 
     | I0/USB_output/TX/Controller/FE_RC_147_0/Y          |  v   | I0/USB_output/TX/Controller/FE_RN_88_0             | NOR3X1  | 0.278 |   3.177 |    2.889 | 
     | I0/USB_output/TX/Controller/FE_RC_185_0/C          |  v   | I0/USB_output/TX/Controller/FE_RN_88_0             | NAND3X1 | 0.001 |   3.178 |    2.890 | 
     | I0/USB_output/TX/Controller/FE_RC_185_0/Y          |  ^   | I0/USB_output/TX/FSM_byte[3]                       | NAND3X1 | 0.331 |   3.509 |    3.221 | 
     | I0/USB_output/TX/Controller/FE_RC_255_0/B          |  ^   | I0/USB_output/TX/FSM_byte[3]                       | NOR2X1  | 0.002 |   3.511 |    3.223 | 
     | I0/USB_output/TX/Controller/FE_RC_255_0/Y          |  v   | I0/USB_output/TX/Controller/FE_RN_149_0            | NOR2X1  | 0.215 |   3.726 |    3.439 | 
     | I0/USB_output/TX/Controller/FE_RC_256_0/A          |  v   | I0/USB_output/TX/Controller/FE_RN_149_0            | INVX2   | 0.001 |   3.728 |    3.440 | 
     | I0/USB_output/TX/Controller/FE_RC_256_0/Y          |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing     | INVX2   | 0.133 |   3.861 |    3.573 | 
     | I0/USB_output/TX/Controller/FE_OFC345_nis_txing/A  |  ^   | I0/USB_output/TX/Controller/FE_OFN12_nis_txing     | INVX4   | 0.000 |   3.861 |    3.573 | 
     | I0/USB_output/TX/Controller/FE_OFC345_nis_txing/Y  |  v   | I0/USB_output/FE_OCPN2408_nis_txing                | INVX4   | 0.098 |   3.958 |    3.671 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/FE_RC_304_0/B     |  v   | I0/USB_output/FE_OCPN2408_nis_txing                | NAND2X1 | 0.004 |   3.962 |    3.674 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/FE_RC_304_0/Y     |  ^   | I0/USB_output/RX/RXPU_OF_DESTINY/FE_RN_181_0       | NAND2X1 | 0.126 |   4.089 |    3.801 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/FE_RC_375_0/B     |  ^   | I0/USB_output/RX/RXPU_OF_DESTINY/FE_RN_181_0       | NAND2X1 | 0.001 |   4.089 |    3.802 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/FE_RC_375_0/Y     |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/FE_RN_222_0       | NAND2X1 | 0.098 |   4.187 |    3.900 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/FE_RC_374_0/C     |  v   | I0/USB_output/RX/RXPU_OF_DESTINY/FE_RN_222_0       | NAND3X1 | 0.001 |   4.188 |    3.900 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/FE_RC_374_0/Y     |  ^   | I0/USB_output/RX/read_rcv_fifo                     | NAND3X1 | 0.160 |   4.348 |    4.060 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_RC_2 |  ^   | I0/USB_output/RX/read_rcv_fifo                     | AND2X2  | 0.002 |   4.350 |    4.062 | 
     | 53_0/B                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_RC_2 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/renable | AND2X2  | 0.253 |   4.603 |    4.315 | 
     | 53_0/Y                                             |      | _p2                                                |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/FE |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/renable | AND2X2  | 0.006 |   4.609 |    4.321 | 
     | _RC_326_0/B                                        |      | _p2                                                |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/FE |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/FE | AND2X2  | 0.169 |   4.778 |    4.490 | 
     | _RC_326_0/Y                                        |      | _RN_130_0                                          |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/FE |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/FE | NAND2X1 | 0.001 |   4.779 |    4.491 | 
     | _RC_223_0_dup/A                                    |      | _RN_130_0                                          |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/FE |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/FE | NAND2X1 | 0.094 |   4.873 |    4.585 | 
     | _RC_223_0_dup/Y                                    |      | _RN_5                                              |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/FE |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/FE | NAND3X1 | 0.001 |   4.874 |    4.586 | 
     | _RC_222_0/C                                        |      | _RN_5                                              |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/RPU1/FE |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | NAND3X1 | 0.215 |   5.088 |    4.801 | 
     | _RC_222_0/Y                                        |      | t[3]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_OCPC |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/rptr_nx | BUFX2   | 0.001 |   5.089 |    4.801 | 
     | 413_rptr_nxt_3/A                                   |      | t[3]                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_OCPC |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_OCPN | BUFX2   | 0.315 |   5.404 |    5.117 | 
     | 413_rptr_nxt_3/Y                                   |      | 2405_rptr_nxt_3                                    |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U20/B   |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_OCPN | XOR2X1  | 0.003 |   5.407 |    5.120 | 
     |                                                    |      | 2405_rptr_nxt_3                                    |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/U20/Y   |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/gray_rp | XOR2X1  | 0.364 |   5.771 |    5.483 | 
     |                                                    |      | tr[2]                                              |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_RC_3 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/gray_rp | NAND2X1 | 0.002 |   5.773 |    5.485 | 
     | 42_0/B                                             |      | tr[2]                                              |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_RC_3 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_RN_2 | NAND2X1 | 0.174 |   5.947 |    5.659 | 
     | 42_0/Y                                             |      | 07_0                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_RC_3 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_RN_2 | NAND2X1 | 0.000 |   5.947 |    5.660 | 
     | 41_0/B                                             |      | 07_0                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_RC_3 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_RN_2 | NAND2X1 | 0.119 |   6.066 |    5.778 | 
     | 41_0/Y                                             |      | 08_0                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_RC_3 |  v   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_RN_2 | NOR3X1  | 0.001 |   6.067 |    5.779 | 
     | 40_0/C                                             |      | 08_0                                               |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/FE_RC_3 |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/N3      | NOR3X1  | 0.094 |   6.161 |    5.873 | 
     | 40_0/Y                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/empty_f |  ^   | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/N3      | DFFSR   | 0.001 |   6.162 |    5.874 | 
     | lag_r_reg/D                                        |      |                                                    |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.288 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.288 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.442 | 
     | I0/USB_output/RX/USB_RECEIVER/FIFO/RX/URFC/empty_f |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.445 | 
     | lag_r_reg/CLK                                      |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[2]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[2]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.117
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.990
- Arrival Time                  6.274
= Slack Time                   -0.284
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.284 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.284 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.130 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.873 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | DFFSR   | 0.460 |   1.616 |    1.332 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/A    |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | INVX2   | 0.001 |   1.617 |    1.333 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/Y    |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | INVX2   | 0.131 |   1.748 |    1.464 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/A     |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | NAND2X1 | 0.002 |   1.751 |    1.467 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | NAND2X1 | 0.161 |   1.912 |    1.628 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | OAI21X1 | 0.001 |   1.913 |    1.629 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | OAI21X1 | 0.152 |   2.065 |    1.781 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | AND2X2  | 0.001 |   2.066 |    1.782 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | AND2X2  | 0.327 |   2.393 |    2.109 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | NAND2X1 | 0.004 |   2.396 |    2.112 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.177 |   2.573 |    2.290 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.001 |   2.574 |    2.291 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND2X1 | 0.107 |   2.682 |    2.398 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND3X1 | 0.001 |   2.683 |    2.399 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.153 |   2.836 |    2.552 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.837 |    2.553 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.149 |   2.986 |    2.702 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.703 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.257 |   3.244 |    2.960 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.250 |    2.966 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.207 |   3.457 |    3.173 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.458 |    3.174 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.196 |   3.655 |    3.371 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.657 |    3.374 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.170 |   3.827 |    3.543 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.828 |    3.544 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.077 |   3.905 |    3.621 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  v   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.905 |    3.621 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.114 |   4.019 |    3.735 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.020 |    3.736 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  v   | I0/fifo_ready                                      | NAND3X1 | 0.273 |   4.293 |    4.009 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.300 |    4.016 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X2  | 0.417 |   4.717 |    4.433 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/B          |  v   | I0/USB_output/send_data                            | OAI21X1 | 0.010 |   4.727 |    4.443 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/Y          |  ^   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.251 |   4.978 |    4.694 | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Tim_rst                           | BUFX4   | 0.002 |   4.981 |    4.697 | 
     | rst/A                                              |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | BUFX4   | 0.305 |   5.286 |    5.002 | 
     | rst/Y                                              |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | NOR2X1  | 0.009 |   5.294 |    5.010 | 
     | 7_dup/B                                            |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NOR2X1  | 0.307 |   5.601 |    5.317 | 
     | 7_dup/Y                                            |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | BUFX2   | 0.002 |   5.603 |    5.319 | 
     | _OCPC407_n52/A                                     |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | BUFX2   | 0.387 |   5.990 |    5.706 | 
     | _OCPC407_n52/Y                                     |      | _OCPN2399_n52                                      |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NAND2X1 | 0.008 |   5.998 |    5.714 | 
     | 2/B                                                |      | _OCPN2399_n52                                      |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n6 | NAND2X1 | 0.163 |   6.160 |    5.877 | 
     | 2/Y                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n6 | OAI21X1 | 0.001 |   6.161 |    5.877 | 
     | 1/C                                                |      | 0                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.111 |   6.273 |    5.989 | 
     | 1/Y                                                |      | e_84/B[2]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.001 |   6.274 |    5.990 | 
     | unt_out_reg[2]/D                                   |      | e_84/B[2]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.284 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.284 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.438 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.441 | 
     | unt_out_reg[2]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[4]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[4]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.110
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.996
- Arrival Time                  6.279
= Slack Time                   -0.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.283 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.283 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.128 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.874 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | DFFSR   | 0.460 |   1.616 |    1.334 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/A    |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | INVX2   | 0.001 |   1.617 |    1.334 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/Y    |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | INVX2   | 0.131 |   1.748 |    1.466 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/A     |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | NAND2X1 | 0.002 |   1.751 |    1.468 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | NAND2X1 | 0.161 |   1.912 |    1.629 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | OAI21X1 | 0.001 |   1.913 |    1.630 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | OAI21X1 | 0.152 |   2.065 |    1.783 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | AND2X2  | 0.001 |   2.066 |    1.784 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | AND2X2  | 0.327 |   2.393 |    2.110 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | NAND2X1 | 0.004 |   2.396 |    2.114 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.177 |   2.573 |    2.291 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.001 |   2.574 |    2.292 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND2X1 | 0.107 |   2.682 |    2.399 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND3X1 | 0.001 |   2.683 |    2.401 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.153 |   2.836 |    2.553 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.837 |    2.554 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.149 |   2.986 |    2.704 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.705 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.257 |   3.244 |    2.962 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.250 |    2.968 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.207 |   3.457 |    3.175 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.458 |    3.176 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.196 |   3.655 |    3.372 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.657 |    3.375 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.170 |   3.827 |    3.545 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.828 |    3.545 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.077 |   3.905 |    3.622 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  v   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.905 |    3.623 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.114 |   4.019 |    3.737 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.020 |    3.737 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  v   | I0/fifo_ready                                      | NAND3X1 | 0.273 |   4.293 |    4.011 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.300 |    4.018 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X2  | 0.417 |   4.717 |    4.435 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/B          |  v   | I0/USB_output/send_data                            | OAI21X1 | 0.010 |   4.727 |    4.444 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/Y          |  ^   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.251 |   4.978 |    4.696 | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Tim_rst                           | BUFX4   | 0.002 |   4.981 |    4.698 | 
     | rst/A                                              |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | BUFX4   | 0.305 |   5.286 |    5.003 | 
     | rst/Y                                              |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | NOR2X1  | 0.009 |   5.294 |    5.012 | 
     | 7_dup/B                                            |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NOR2X1  | 0.307 |   5.601 |    5.319 | 
     | 7_dup/Y                                            |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | BUFX2   | 0.002 |   5.603 |    5.320 | 
     | _OCPC407_n52/A                                     |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | BUFX2   | 0.387 |   5.990 |    5.707 | 
     | _OCPC407_n52/Y                                     |      | _OCPN2399_n52                                      |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NAND2X1 | 0.007 |   5.996 |    5.714 | 
     | 8/B                                                |      | _OCPN2399_n52                                      |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | NAND2X1 | 0.180 |   6.176 |    5.894 | 
     | 8/Y                                                |      | 7                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | OAI21X1 | 0.001 |   6.177 |    5.895 | 
     | 7/C                                                |      | 7                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.101 |   6.278 |    5.995 | 
     | 7/Y                                                |      | e_84/B[4]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.001 |   6.279 |    5.996 | 
     | unt_out_reg[4]/D                                   |      | e_84/B[4]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.283 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.283 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.437 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.439 | 
     | unt_out_reg[4]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[3]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[3]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.114
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.993
- Arrival Time                  6.272
= Slack Time                   -0.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.279 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.279 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.125 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.877 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | DFFSR   | 0.460 |   1.616 |    1.337 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/A    |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | INVX2   | 0.001 |   1.617 |    1.338 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/Y    |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | INVX2   | 0.131 |   1.748 |    1.469 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/A     |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | NAND2X1 | 0.002 |   1.751 |    1.471 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | NAND2X1 | 0.161 |   1.912 |    1.632 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | OAI21X1 | 0.001 |   1.913 |    1.633 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | OAI21X1 | 0.152 |   2.065 |    1.786 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | AND2X2  | 0.001 |   2.066 |    1.787 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | AND2X2  | 0.327 |   2.393 |    2.113 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | NAND2X1 | 0.004 |   2.396 |    2.117 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.177 |   2.573 |    2.294 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.001 |   2.574 |    2.295 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND2X1 | 0.107 |   2.682 |    2.402 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND3X1 | 0.001 |   2.683 |    2.404 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.153 |   2.836 |    2.556 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.837 |    2.557 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.149 |   2.986 |    2.707 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.708 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.257 |   3.244 |    2.965 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.250 |    2.971 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.207 |   3.457 |    3.178 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.458 |    3.179 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.196 |   3.655 |    3.375 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.657 |    3.378 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.170 |   3.827 |    3.548 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.828 |    3.548 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.077 |   3.905 |    3.625 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  v   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.905 |    3.626 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.114 |   4.019 |    3.740 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.020 |    3.740 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  v   | I0/fifo_ready                                      | NAND3X1 | 0.273 |   4.293 |    4.014 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.300 |    4.021 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X2  | 0.417 |   4.717 |    4.438 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/B          |  v   | I0/USB_output/send_data                            | OAI21X1 | 0.010 |   4.727 |    4.447 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/Y          |  ^   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.251 |   4.978 |    4.699 | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Tim_rst                           | BUFX4   | 0.002 |   4.981 |    4.701 | 
     | rst/A                                              |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | BUFX4   | 0.305 |   5.286 |    5.006 | 
     | rst/Y                                              |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | NOR2X1  | 0.009 |   5.294 |    5.015 | 
     | 7_dup/B                                            |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NOR2X1  | 0.307 |   5.601 |    5.322 | 
     | 7_dup/Y                                            |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | BUFX2   | 0.002 |   5.603 |    5.323 | 
     | _OCPC407_n52/A                                     |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | BUFX2   | 0.387 |   5.990 |    5.710 | 
     | _OCPC407_n52/Y                                     |      | _OCPN2399_n52                                      |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NAND2X1 | 0.007 |   5.996 |    5.717 | 
     | 0/B                                                |      | _OCPN2399_n52                                      |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | NAND2X1 | 0.168 |   6.164 |    5.884 | 
     | 0/Y                                                |      | 9                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | OAI21X1 | 0.001 |   6.165 |    5.885 | 
     | 9/C                                                |      | 9                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.106 |   6.271 |    5.991 | 
     | 9/Y                                                |      | e_84/B[3]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.001 |   6.272 |    5.993 | 
     | unt_out_reg[3]/D                                   |      | e_84/B[3]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.279 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.279 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.434 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.436 | 
     | unt_out_reg[3]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/incoming_byte/
shiftreg/tmp_reg_reg[2]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/tmp_reg_reg[2]/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q                       
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.244
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.863
- Arrival Time                  6.136
= Slack Time                   -0.273
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.273 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.273 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.119 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.884 | 
     | I0/Ethernet_input/FIFO/EM/r_binary_reg[0]/Q        |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | DFFSR   | 0.760 |   1.917 |    1.644 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/A   |  v   | I0/Ethernet_input/FIFO/r_count[0]                  | BUFX2   | 0.005 |   1.921 |    1.648 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC342_r_count_0/Y   |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | BUFX2   | 0.323 |   2.245 |    1.972 | 
     | I0/Ethernet_input/FIFO/MEM/U184/B                  |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2368_r_count_0    | NAND2X1 | 0.003 |   2.248 |    1.974 | 
     | I0/Ethernet_input/FIFO/MEM/U184/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | NAND2X1 | 0.515 |   2.762 |    2.489 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2342                   | INVX4   | 0.009 |   2.772 |    2.498 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC312_n2342/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX4   | 0.363 |   3.135 |    2.862 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC314_n2342/A       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN135_n2342         | INVX4   | 0.020 |   3.154 |    2.881 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC314_n2342/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN69_n2342          | INVX4   | 0.720 |   3.874 |    3.601 | 
     | I0/Ethernet_input/FIFO/MEM/U528/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN69_n2342          | OAI22X1 | 0.130 |   4.004 |    3.731 | 
     | I0/Ethernet_input/FIFO/MEM/U528/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n501                    | OAI22X1 | 0.109 |   4.112 |    3.839 | 
     | I0/Ethernet_input/FIFO/MEM/U530/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n501                    | NOR2X1  | 0.001 |   4.113 |    3.840 | 
     | I0/Ethernet_input/FIFO/MEM/U530/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n515                    | NOR2X1  | 0.213 |   4.326 |    4.053 | 
     | I0/Ethernet_input/FIFO/MEM/U544/A                  |  ^   | I0/Ethernet_input/FIFO/MEM/n515                    | AOI22X1 | 0.002 |   4.328 |    4.055 | 
     | I0/Ethernet_input/FIFO/MEM/U544/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n533                    | AOI22X1 | 0.275 |   4.603 |    4.330 | 
     | I0/Ethernet_input/FIFO/MEM/U562/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n533                    | NAND2X1 | 0.006 |   4.610 |    4.337 | 
     | I0/Ethernet_input/FIFO/MEM/U562/Y                  |  ^   | I0/Ethernet_input/FIFO/MEM/n534                    | NAND2X1 | 0.259 |   4.869 |    4.596 | 
     | I0/Ethernet_input/FIFO/MEM/U563/B                  |  ^   | I0/Ethernet_input/FIFO/MEM/n534                    | OAI21X1 | 0.001 |   4.870 |    4.597 | 
     | I0/Ethernet_input/FIFO/MEM/U563/Y                  |  v   | I0/Ethernet_input/FIFO/MEM/n607                    | OAI21X1 | 0.305 |   5.175 |    4.902 | 
     | I0/Ethernet_input/FIFO/MEM/U635/A                  |  v   | I0/Ethernet_input/FIFO/MEM/n607                    | NAND2X1 | 0.006 |   5.181 |    4.908 | 
     | I0/Ethernet_input/FIFO/MEM/U635/Y                  |  ^   | I0/r_data[2]                                       | NAND2X1 | 0.411 |   5.592 |    5.319 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U18/C      |  ^   | I0/r_data[2]                                       | AOI22X1 | 0.005 |   5.597 |    5.324 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U18/Y      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n15        | AOI22X1 | 0.103 |   5.701 |    5.428 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U16/A      |  v   | I0/USB_output/TX/Pipeline/incoming_byte/n15        | NAND2X1 | 0.001 |   5.702 |    5.429 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/U16/Y      |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[2 | NAND2X1 | 0.221 |   5.923 |    5.650 | 
     |                                                    |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/mux_byte[2 | INVX2   | 0.000 |   5.923 |    5.650 | 
     | 28/A                                               |      | ]                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | INVX2   | 0.090 |   6.013 |    5.739 | 
     | 28/Y                                               |      | 22                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  v   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.000 |   6.013 |    5.739 | 
     | 26/B                                               |      | 22                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/U |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | OAI21X1 | 0.122 |   6.135 |    5.862 | 
     | 26/Y                                               |      | 31                                                 |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/n | DFFSR   | 0.001 |   6.136 |    5.863 | 
     | mp_reg_reg[2]/D                                    |      | 31                                                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.273 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.273 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.428 | 
     | I0/USB_output/TX/Pipeline/incoming_byte/shiftreg/t |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.430 | 
     | mp_reg_reg[2]/CLK                                  |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[5]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[5]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.111
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.996
- Arrival Time                  6.259
= Slack Time                   -0.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.264 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.264 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.109 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.893 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | DFFSR   | 0.460 |   1.616 |    1.353 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/A    |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | INVX2   | 0.001 |   1.617 |    1.353 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/Y    |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | INVX2   | 0.131 |   1.748 |    1.485 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/A     |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | NAND2X1 | 0.002 |   1.751 |    1.487 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | NAND2X1 | 0.161 |   1.912 |    1.648 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | OAI21X1 | 0.001 |   1.913 |    1.649 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | OAI21X1 | 0.152 |   2.065 |    1.802 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | AND2X2  | 0.001 |   2.066 |    1.803 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | AND2X2  | 0.327 |   2.393 |    2.129 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | NAND2X1 | 0.004 |   2.396 |    2.133 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.177 |   2.573 |    2.310 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.001 |   2.574 |    2.311 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND2X1 | 0.107 |   2.682 |    2.418 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND3X1 | 0.001 |   2.683 |    2.420 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.153 |   2.836 |    2.572 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.837 |    2.573 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.149 |   2.986 |    2.723 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.724 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.257 |   3.244 |    2.981 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.250 |    2.987 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.207 |   3.457 |    3.194 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.458 |    3.195 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.196 |   3.655 |    3.391 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.657 |    3.394 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.170 |   3.827 |    3.564 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.828 |    3.564 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.077 |   3.905 |    3.641 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  v   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.905 |    3.642 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.114 |   4.019 |    3.756 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.020 |    3.756 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  v   | I0/fifo_ready                                      | NAND3X1 | 0.273 |   4.293 |    4.030 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.300 |    4.037 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X2  | 0.417 |   4.717 |    4.454 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/B          |  v   | I0/USB_output/send_data                            | OAI21X1 | 0.010 |   4.727 |    4.463 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/Y          |  ^   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.251 |   4.978 |    4.715 | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Tim_rst                           | BUFX4   | 0.002 |   4.981 |    4.717 | 
     | rst/A                                              |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | BUFX4   | 0.305 |   5.286 |    5.022 | 
     | rst/Y                                              |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | NOR2X1  | 0.009 |   5.294 |    5.031 | 
     | 7_dup/B                                            |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NOR2X1  | 0.307 |   5.601 |    5.338 | 
     | 7_dup/Y                                            |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | BUFX2   | 0.002 |   5.603 |    5.339 | 
     | _OCPC407_n52/A                                     |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | BUFX2   | 0.387 |   5.990 |    5.726 | 
     | _OCPC407_n52/Y                                     |      | _OCPN2399_n52                                      |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NAND2X1 | 0.004 |   5.993 |    5.730 | 
     | 6/B                                                |      | _OCPN2399_n52                                      |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | NAND2X1 | 0.169 |   6.162 |    5.899 | 
     | 6/Y                                                |      | 5                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | OAI21X1 | 0.001 |   6.164 |    5.900 | 
     | 5/C                                                |      | 5                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.095 |   6.258 |    5.995 | 
     | 5/Y                                                |      | e_84/B[5]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.001 |   6.259 |    5.996 | 
     | unt_out_reg[5]/D                                   |      | e_84/B[5]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.264 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.264 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.418 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.420 | 
     | unt_out_reg[5]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[0]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[0]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.111
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.996
- Arrival Time                  6.258
= Slack Time                   -0.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.262 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.262 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.108 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.895 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | DFFSR   | 0.460 |   1.616 |    1.354 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/A    |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | INVX2   | 0.001 |   1.617 |    1.355 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/Y    |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | INVX2   | 0.131 |   1.748 |    1.486 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/A     |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | NAND2X1 | 0.002 |   1.751 |    1.489 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | NAND2X1 | 0.161 |   1.912 |    1.650 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | OAI21X1 | 0.001 |   1.913 |    1.651 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | OAI21X1 | 0.152 |   2.065 |    1.803 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | AND2X2  | 0.001 |   2.066 |    1.804 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | AND2X2  | 0.327 |   2.393 |    2.131 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | NAND2X1 | 0.004 |   2.396 |    2.134 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.177 |   2.573 |    2.312 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.001 |   2.574 |    2.313 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND2X1 | 0.107 |   2.682 |    2.420 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND3X1 | 0.001 |   2.683 |    2.421 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.153 |   2.836 |    2.574 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.837 |    2.575 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.149 |   2.986 |    2.724 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.725 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.257 |   3.244 |    2.982 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.250 |    2.988 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.207 |   3.457 |    3.195 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.458 |    3.196 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.196 |   3.655 |    3.393 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.657 |    3.396 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.170 |   3.827 |    3.565 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.828 |    3.566 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.077 |   3.905 |    3.643 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  v   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.905 |    3.643 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.114 |   4.019 |    3.757 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.020 |    3.758 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  v   | I0/fifo_ready                                      | NAND3X1 | 0.273 |   4.293 |    4.031 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.300 |    4.038 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X2  | 0.417 |   4.717 |    4.455 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/B          |  v   | I0/USB_output/send_data                            | OAI21X1 | 0.010 |   4.727 |    4.465 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/Y          |  ^   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.251 |   4.978 |    4.716 | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Tim_rst                           | BUFX4   | 0.002 |   4.981 |    4.719 | 
     | rst/A                                              |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | BUFX4   | 0.305 |   5.286 |    5.024 | 
     | rst/Y                                              |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | NOR2X1  | 0.009 |   5.294 |    5.032 | 
     | 7_dup/B                                            |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NOR2X1  | 0.307 |   5.601 |    5.339 | 
     | 7_dup/Y                                            |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | BUFX2   | 0.002 |   5.603 |    5.341 | 
     | _OCPC407_n52/A                                     |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | BUFX2   | 0.387 |   5.990 |    5.728 | 
     | _OCPC407_n52/Y                                     |      | _OCPN2399_n52                                      |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NAND2X1 | 0.009 |   5.998 |    5.736 | 
     | 6/B                                                |      | _OCPN2399_n52                                      |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n6 | NAND2X1 | 0.160 |   6.158 |    5.896 | 
     | 6/Y                                                |      | 2                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n6 | OAI21X1 | 0.001 |   6.159 |    5.897 | 
     | 5/C                                                |      | 2                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.098 |   6.257 |    5.995 | 
     | 5/Y                                                |      | e_84/B[0]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.001 |   6.258 |    5.996 | 
     | unt_out_reg[0]/D                                   |      | e_84/B[0]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.262 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.262 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.416 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.419 | 
     | unt_out_reg[0]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/count_out_reg[1]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/count_out_reg[1]/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                        
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.104
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 6.002
- Arrival Time                  6.246
= Slack Time                   -0.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.243 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.243 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.089 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.914 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | DFFSR   | 0.460 |   1.616 |    1.373 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/A    |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | INVX2   | 0.001 |   1.617 |    1.374 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/Y    |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | INVX2   | 0.131 |   1.748 |    1.505 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/A     |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | NAND2X1 | 0.002 |   1.751 |    1.508 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | NAND2X1 | 0.161 |   1.912 |    1.669 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | OAI21X1 | 0.001 |   1.913 |    1.670 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | OAI21X1 | 0.152 |   2.065 |    1.822 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | AND2X2  | 0.001 |   2.066 |    1.823 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | AND2X2  | 0.327 |   2.393 |    2.150 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | NAND2X1 | 0.004 |   2.396 |    2.153 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.177 |   2.573 |    2.330 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.001 |   2.574 |    2.331 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND2X1 | 0.107 |   2.682 |    2.439 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND3X1 | 0.001 |   2.683 |    2.440 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.153 |   2.836 |    2.593 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.837 |    2.594 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.149 |   2.986 |    2.743 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.744 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.257 |   3.244 |    3.001 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.250 |    3.007 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.207 |   3.457 |    3.214 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.458 |    3.215 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.196 |   3.655 |    3.412 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.657 |    3.414 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.170 |   3.827 |    3.584 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.828 |    3.585 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.077 |   3.905 |    3.662 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  v   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.905 |    3.662 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.114 |   4.019 |    3.776 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.020 |    3.777 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  v   | I0/fifo_ready                                      | NAND3X1 | 0.273 |   4.293 |    4.050 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.300 |    4.057 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X2  | 0.417 |   4.717 |    4.474 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/B          |  v   | I0/USB_output/send_data                            | OAI21X1 | 0.010 |   4.727 |    4.484 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/Y          |  ^   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.251 |   4.978 |    4.735 | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Tim_rst                           | BUFX4   | 0.002 |   4.981 |    4.738 | 
     | rst/A                                              |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | BUFX4   | 0.305 |   5.286 |    5.043 | 
     | rst/Y                                              |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | NOR2X1  | 0.009 |   5.294 |    5.051 | 
     | 7_dup/B                                            |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NOR2X1  | 0.307 |   5.601 |    5.358 | 
     | 7_dup/Y                                            |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | BUFX2   | 0.002 |   5.603 |    5.360 | 
     | _OCPC407_n52/A                                     |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | BUFX2   | 0.387 |   5.990 |    5.746 | 
     | _OCPC407_n52/Y                                     |      | _OCPN2399_n52                                      |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NAND2X1 | 0.009 |   5.998 |    5.755 | 
     | 4/B                                                |      | _OCPN2399_n52                                      |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n6 | NAND2X1 | 0.152 |   6.150 |    5.907 | 
     | 4/Y                                                |      | 1                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n6 | OAI21X1 | 0.000 |   6.150 |    5.907 | 
     | 3/C                                                |      | 1                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | OAI21X1 | 0.094 |   6.245 |    6.002 | 
     | 3/Y                                                |      | e_84/B[1]                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/gt | DFFSR   | 0.001 |   6.246 |    6.002 | 
     | unt_out_reg[1]/D                                   |      | e_84/B[1]                                          |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.243 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.243 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.398 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/co |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.400 | 
     | unt_out_reg[1]/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Byte_
Counter/rollover_flag_reg/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/rollover_flag_reg/D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.102
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 6.005
- Arrival Time                  6.232
= Slack Time                   -0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.227 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.227 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.072 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.930 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | DFFSR   | 0.460 |   1.616 |    1.390 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/A    |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | INVX2   | 0.001 |   1.617 |    1.390 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/Y    |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | INVX2   | 0.131 |   1.748 |    1.522 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/A     |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | NAND2X1 | 0.002 |   1.751 |    1.524 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | NAND2X1 | 0.161 |   1.912 |    1.685 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | OAI21X1 | 0.001 |   1.913 |    1.686 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | OAI21X1 | 0.152 |   2.065 |    1.838 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | AND2X2  | 0.001 |   2.066 |    1.839 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | AND2X2  | 0.327 |   2.393 |    2.166 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | NAND2X1 | 0.004 |   2.396 |    2.170 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.177 |   2.573 |    2.347 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.001 |   2.574 |    2.348 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND2X1 | 0.107 |   2.682 |    2.455 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND3X1 | 0.001 |   2.683 |    2.456 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.153 |   2.836 |    2.609 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.837 |    2.610 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.149 |   2.986 |    2.759 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.760 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.257 |   3.244 |    3.018 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.250 |    3.024 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.207 |   3.457 |    3.231 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.458 |    3.232 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.196 |   3.655 |    3.428 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.657 |    3.431 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.170 |   3.827 |    3.600 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.828 |    3.601 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.077 |   3.905 |    3.678 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  v   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.905 |    3.678 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.114 |   4.019 |    3.792 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.020 |    3.793 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  v   | I0/fifo_ready                                      | NAND3X1 | 0.273 |   4.293 |    4.067 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.300 |    4.074 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X2  | 0.417 |   4.717 |    4.491 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/B          |  v   | I0/USB_output/send_data                            | OAI21X1 | 0.010 |   4.727 |    4.500 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/Y          |  ^   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.251 |   4.978 |    4.752 | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Tim_rst                           | BUFX4   | 0.002 |   4.981 |    4.754 | 
     | rst/A                                              |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | BUFX4   | 0.305 |   5.286 |    5.059 | 
     | rst/Y                                              |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | NOR2X1  | 0.009 |   5.294 |    5.067 | 
     | 7_dup/B                                            |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U5 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NOR2X1  | 0.307 |   5.601 |    5.374 | 
     | 7_dup/Y                                            |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NAND2X1 | 0.002 |   5.603 |    5.376 | 
     | 4/A                                                |      | _RN_3                                              |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/U4 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | NAND2X1 | 0.278 |   5.881 |    5.654 | 
     | 4/Y                                                |      | 4                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n5 | NAND3X1 | 0.002 |   5.882 |    5.656 | 
     | _RC_145_0/B                                        |      | 4                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NAND3X1 | 0.112 |   5.994 |    5.768 | 
     | _RC_145_0/Y                                        |      | _RN_85_0                                           |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | OAI21X1 | 0.002 |   5.996 |    5.770 | 
     | _RC_421_0/B                                        |      | _RN_85_0                                           |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | OAI21X1 | 0.142 |   6.138 |    5.912 | 
     | _RC_421_0/Y                                        |      | _RN_246_0                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE | NAND2X1 | 0.000 |   6.138 |    5.912 | 
     | _RC_420_0/B                                        |      | _RN_246_0                                          |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/FE |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n8 | NAND2X1 | 0.092 |   6.230 |    6.004 | 
     | _RC_420_0/Y                                        |      | 1                                                  |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/ro |  v   | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/n8 | DFFSR   | 0.001 |   6.232 |    6.005 | 
     | llover_flag_reg/D                                  |      | 1                                                  |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.227 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.227 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.381 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Byte_Counter/ro |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.384 | 
     | llover_flag_reg/CLK                                |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Bit_
Counter/rollover_flag_reg/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/rollover_flag_reg/D 
(^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[0]/Q                        
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.238
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.869
- Arrival Time                  6.094
= Slack Time                   -0.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.224 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.224 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.070 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[0]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.932 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[0]/Q        |  v   | I0/Ethernet_input/FIFO/FL/FE_OCPN2397_w_count_0    | DFFSR   | 0.521 |   1.678 |    1.454 | 
     | I0/Ethernet_input/FIFO/FL/FE_OCPC423_w_count_0/A   |  v   | I0/Ethernet_input/FIFO/FL/FE_OCPN2397_w_count_0    | BUFX2   | 0.001 |   1.679 |    1.455 | 
     | I0/Ethernet_input/FIFO/FL/FE_OCPC423_w_count_0/Y   |  v   | I0/Ethernet_input/FIFO/FL/FE_OCPN2407_n            | BUFX2   | 0.270 |   1.949 |    1.725 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_202_0/B     |  v   | I0/Ethernet_input/FIFO/FL/FE_OCPN2407_n            | OAI21X1 | 0.002 |   1.951 |    1.727 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_202_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_12_0        | OAI21X1 | 0.182 |   2.133 |    1.909 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_201_0/A     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_12_0        | NAND2X1 | 0.001 |   2.134 |    1.910 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_201_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | NAND2X1 | 0.070 |   2.204 |    1.980 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_447_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | AND2X2  | 0.000 |   2.204 |    1.980 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_447_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_267_0       | AND2X2  | 0.331 |   2.535 |    2.311 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_325_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_267_0       | OAI21X1 | 0.007 |   2.543 |    2.318 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_325_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_190_0       | OAI21X1 | 0.159 |   2.702 |    2.478 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_190_0       | NAND3X1 | 0.001 |   2.703 |    2.478 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.095 |   2.797 |    2.573 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.798 |    2.574 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.188 |   2.986 |    2.762 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.763 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.201 |   3.188 |    2.964 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.194 |    2.970 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.271 |   3.465 |    3.241 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.466 |    3.242 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.216 |   3.682 |    3.458 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.685 |    3.461 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.081 |   3.766 |    3.542 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.767 |    3.542 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.134 |   3.901 |    3.676 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  ^   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.901 |    3.677 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  v   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.127 |   4.028 |    3.804 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  v   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.029 |    3.805 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  ^   | I0/fifo_ready                                      | NAND3X1 | 0.424 |   4.453 |    4.229 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.461 |    4.236 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X2  | 0.246 |   4.706 |    4.482 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/B          |  ^   | I0/USB_output/send_data                            | OAI21X1 | 0.010 |   4.716 |    4.492 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/Y          |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.192 |   4.908 |    4.683 | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_RC_380_0/A   |  v   | I0/USB_output/TX/Tim_rst                           | OR2X2   | 0.002 |   4.910 |    4.686 | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_RC_380_0/Y   |  v   | I0/USB_output/TX/Pipeline/TX_timer/bit_reset       | OR2X2   | 0.326 |   5.236 |    5.012 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/FE_ |  v   | I0/USB_output/TX/Pipeline/TX_timer/bit_reset       | OR2X2   | 0.003 |   5.239 |    5.015 | 
     | RC_248_0/A                                         |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/FE_ |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n23 | OR2X2   | 0.330 |   5.570 |    5.345 | 
     | RC_248_0/Y                                         |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U23 |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n23 | OAI22X1 | 0.006 |   5.576 |    5.352 | 
     | /B                                                 |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U23 |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | OAI22X1 | 0.226 |   5.802 |    5.578 | 
     | /Y                                                 |      | t_count[1]                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/FE_ |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | NAND2X1 | 0.002 |   5.804 |    5.579 | 
     | RC_122_0/B                                         |      | t_count[1]                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/FE_ |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n1  | NAND2X1 | 0.149 |   5.953 |    5.728 | 
     | RC_122_0/Y                                         |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U8/ |  v   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/n1  | OAI21X1 | 0.002 |   5.955 |    5.730 | 
     | A                                                  |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/U8/ |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | OAI21X1 | 0.139 |   6.093 |    5.869 | 
     | Y                                                  |      | t_flag                                             |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/rol |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/nex | DFFSR   | 0.001 |   6.094 |    5.869 | 
     | lover_flag_reg/D                                   |      | t_flag                                             |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.224 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.224 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.379 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Bit_Counter/rol |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.381 | 
     | lover_flag_reg/CLK                                 |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/bit_stuffer/
ones_counter/rollover_flag_reg/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/rollover_flag_
reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.102
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 6.005
- Arrival Time                  6.225
= Slack Time                   -0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.220 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.220 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.066 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.937 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | DFFSR   | 0.460 |   1.616 |    1.396 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/A    |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | INVX2   | 0.001 |   1.617 |    1.397 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/Y    |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | INVX2   | 0.131 |   1.748 |    1.528 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/A     |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | NAND2X1 | 0.002 |   1.751 |    1.531 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | NAND2X1 | 0.161 |   1.912 |    1.692 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | OAI21X1 | 0.001 |   1.913 |    1.693 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | OAI21X1 | 0.152 |   2.065 |    1.845 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | AND2X2  | 0.001 |   2.066 |    1.846 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | AND2X2  | 0.327 |   2.393 |    2.173 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | NAND2X1 | 0.004 |   2.396 |    2.176 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.177 |   2.573 |    2.354 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.001 |   2.574 |    2.355 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND2X1 | 0.107 |   2.682 |    2.462 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND3X1 | 0.001 |   2.683 |    2.463 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.153 |   2.836 |    2.616 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.837 |    2.617 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.149 |   2.986 |    2.766 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.767 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.257 |   3.244 |    3.024 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.250 |    3.030 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.207 |   3.457 |    3.237 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.458 |    3.238 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.196 |   3.655 |    3.435 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.657 |    3.438 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.170 |   3.827 |    3.607 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.828 |    3.608 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.077 |   3.905 |    3.685 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  v   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.905 |    3.685 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.114 |   4.019 |    3.799 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.020 |    3.800 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  v   | I0/fifo_ready                                      | NAND3X1 | 0.273 |   4.293 |    4.073 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.300 |    4.080 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X2  | 0.417 |   4.717 |    4.497 | 
     | I0/USB_output/TX/Controller/FE_OCPC419_send_data/A |  v   | I0/USB_output/send_data                            | INVX2   | 0.009 |   4.727 |    4.507 | 
     | I0/USB_output/TX/Controller/FE_OCPC419_send_data/Y |  ^   | I0/USB_output/TX/Controller/n28                    | INVX2   | 0.139 |   4.866 |    4.646 | 
     | I0/USB_output/TX/Controller/FE_RC_433_0/A          |  ^   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.001 |   4.867 |    4.648 | 
     | I0/USB_output/TX/Controller/FE_RC_433_0/Y          |  v   | I0/USB_output/TX/Tim_en                            | NAND2X1 | 0.162 |   5.030 |    4.810 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/U7/B         |  v   | I0/USB_output/TX/Tim_en                            | NAND2X1 | 0.001 |   5.031 |    4.811 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/U7/Y         |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/_0_net_      | NAND2X1 | 0.281 |   5.312 |    5.092 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/_0_net_      | NOR2X1  | 0.006 |   5.318 |    5.098 | 
     | /U29/B                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NOR2X1  | 0.308 |   5.626 |    5.406 | 
     | /U29/Y                                             |      | /n22                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND2X1 | 0.002 |   5.628 |    5.408 | 
     | /FE_RC_212_0/B                                     |      | /n22                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND2X1 | 0.196 |   5.825 |    5.605 | 
     | /FE_RC_212_0/Y                                     |      | /FE_RN_122_0                                       |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI21X1 | 0.001 |   5.826 |    5.606 | 
     | /FE_RC_211_0/C                                     |      | /FE_RN_122_0                                       |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | OAI21X1 | 0.152 |   5.978 |    5.758 | 
     | /FE_RC_211_0/Y                                     |      | /next_count[2]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND3X1 | 0.001 |   5.979 |    5.759 | 
     | /FE_RC_423_0/C                                     |      | /next_count[2]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND3X1 | 0.158 |   6.137 |    5.917 | 
     | /FE_RC_423_0/Y                                     |      | /FE_RN_256_0                                       |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND2X1 | 0.001 |   6.137 |    5.917 | 
     | /FE_RC_422_0/B                                     |      | /FE_RN_256_0                                       |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND2X1 | 0.087 |   6.224 |    6.004 | 
     | /FE_RC_422_0/Y                                     |      | /next_flag                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | DFFSR   | 0.001 |   6.225 |    6.005 | 
     | /rollover_flag_reg/D                               |      | /next_flag                                         |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.220 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.220 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.374 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.377 | 
     | /rollover_flag_reg/CLK                             |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[39][5]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[39][5]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.391
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.716
- Arrival Time                  5.886
= Slack Time                   -0.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |   -0.170 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |   -0.170 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |   -0.016 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    0.986 | 
     | _stp/parallel_out_reg[5]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | DFFSR    | 0.845 |   2.001 |    1.831 | 
     | _stp/parallel_out_reg[5]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/A |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | BUFX4    | 0.009 |   2.010 |    1.840 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.735 |   2.745 |    2.575 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.381 |   3.126 |    2.956 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX4    | 0.954 |   4.080 |    3.910 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX2    | 0.303 |   4.383 |    4.213 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | BUFX2    | 1.010 |   5.393 |    5.223 | 
     | I0/Ethernet_input/FIFO/MEM/U2038/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | MUX2X1   | 0.097 |   5.490 |    5.319 | 
     | I0/Ethernet_input/FIFO/MEM/U2038/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2759                 | MUX2X1   | 0.250 |   5.740 |    5.570 | 
     | I0/Ethernet_input/FIFO/MEM/U2037/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2759                 | INVX1    | 0.001 |   5.741 |    5.571 | 
     | I0/Ethernet_input/FIFO/MEM/U2037/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1925                 | INVX1    | 0.145 |   5.886 |    5.716 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[39][5]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1925                 | DFFPOSX1 | 0.001 |   5.886 |    5.716 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.170 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.170 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.325 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[39][5]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.327 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[55][5]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[55][5]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.713
- Arrival Time                  5.876
= Slack Time                   -0.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |   -0.164 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |   -0.164 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |   -0.009 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    0.993 | 
     | _stp/parallel_out_reg[5]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | DFFSR    | 0.845 |   2.001 |    1.838 | 
     | _stp/parallel_out_reg[5]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/A |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | BUFX4    | 0.009 |   2.010 |    1.846 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.735 |   2.745 |    2.581 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.381 |   3.126 |    2.962 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX4    | 0.954 |   4.080 |    3.917 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX2    | 0.303 |   4.383 |    4.220 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | BUFX2    | 1.010 |   5.393 |    5.229 | 
     | I0/Ethernet_input/FIFO/MEM/U2312/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | MUX2X1   | 0.099 |   5.492 |    5.328 | 
     | I0/Ethernet_input/FIFO/MEM/U2312/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2905                 | MUX2X1   | 0.251 |   5.743 |    5.580 | 
     | I0/Ethernet_input/FIFO/MEM/U2311/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2905                 | INVX1    | 0.001 |   5.744 |    5.580 | 
     | I0/Ethernet_input/FIFO/MEM/U2311/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1797                 | INVX1    | 0.132 |   5.876 |    5.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[55][5]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1797                 | DFFPOSX1 | 0.000 |   5.876 |    5.713 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.164 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.164 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.318 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[55][5]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.320 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[53][5]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[53][5]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.389
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.717
- Arrival Time                  5.879
= Slack Time                   -0.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |   -0.162 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |   -0.162 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |   -0.007 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    0.995 | 
     | _stp/parallel_out_reg[5]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | DFFSR    | 0.845 |   2.001 |    1.840 | 
     | _stp/parallel_out_reg[5]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/A |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | BUFX4    | 0.009 |   2.010 |    1.848 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.735 |   2.745 |    2.583 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.381 |   3.126 |    2.964 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX4    | 0.954 |   4.080 |    3.918 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX2    | 0.303 |   4.383 |    4.222 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | BUFX2    | 1.010 |   5.393 |    5.231 | 
     | I0/Ethernet_input/FIFO/MEM/U2278/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | MUX2X1   | 0.098 |   5.491 |    5.329 | 
     | I0/Ethernet_input/FIFO/MEM/U2278/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2887                 | MUX2X1   | 0.238 |   5.729 |    5.567 | 
     | I0/Ethernet_input/FIFO/MEM/U2277/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2887                 | INVX1    | 0.000 |   5.729 |    5.567 | 
     | I0/Ethernet_input/FIFO/MEM/U2277/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1813                 | INVX1    | 0.149 |   5.878 |    5.716 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[53][5]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1813                 | DFFPOSX1 | 0.001 |   5.879 |    5.717 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.162 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.162 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.316 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[53][5]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.319 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/bit_stuffer/
ones_counter/count_out_reg[1]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter/count_out_reg[1]/
D (^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[0]/Q                         
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.215
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.892
- Arrival Time                  6.051
= Slack Time                   -0.159
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.159 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.159 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.005 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[0]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.998 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[0]/Q        |  v   | I0/Ethernet_input/FIFO/FL/FE_OCPN2397_w_count_0    | DFFSR   | 0.521 |   1.678 |    1.519 | 
     | I0/Ethernet_input/FIFO/FL/FE_OCPC423_w_count_0/A   |  v   | I0/Ethernet_input/FIFO/FL/FE_OCPN2397_w_count_0    | BUFX2   | 0.001 |   1.679 |    1.520 | 
     | I0/Ethernet_input/FIFO/FL/FE_OCPC423_w_count_0/Y   |  v   | I0/Ethernet_input/FIFO/FL/FE_OCPN2407_n            | BUFX2   | 0.270 |   1.949 |    1.790 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_202_0/B     |  v   | I0/Ethernet_input/FIFO/FL/FE_OCPN2407_n            | OAI21X1 | 0.002 |   1.951 |    1.792 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_202_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_12_0        | OAI21X1 | 0.182 |   2.133 |    1.974 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_201_0/A     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_12_0        | NAND2X1 | 0.001 |   2.134 |    1.975 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_201_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | NAND2X1 | 0.070 |   2.204 |    2.045 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_447_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | AND2X2  | 0.000 |   2.204 |    2.045 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_447_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_267_0       | AND2X2  | 0.331 |   2.535 |    2.376 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_325_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_267_0       | OAI21X1 | 0.007 |   2.543 |    2.384 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_325_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_190_0       | OAI21X1 | 0.159 |   2.702 |    2.543 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_190_0       | NAND3X1 | 0.001 |   2.703 |    2.544 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.095 |   2.797 |    2.638 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.798 |    2.639 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.188 |   2.986 |    2.828 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.829 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.201 |   3.188 |    3.029 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.194 |    3.035 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.271 |   3.465 |    3.306 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.466 |    3.308 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.216 |   3.682 |    3.523 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.685 |    3.526 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.081 |   3.766 |    3.607 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.767 |    3.608 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.134 |   3.901 |    3.742 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  ^   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.901 |    3.742 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  v   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.127 |   4.028 |    3.869 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  v   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.029 |    3.870 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  ^   | I0/fifo_ready                                      | NAND3X1 | 0.424 |   4.453 |    4.294 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.461 |    4.302 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X2  | 0.246 |   4.706 |    4.547 | 
     | I0/USB_output/TX/Controller/FE_OCPC419_send_data/A |  ^   | I0/USB_output/send_data                            | INVX2   | 0.009 |   4.716 |    4.557 | 
     | I0/USB_output/TX/Controller/FE_OCPC419_send_data/Y |  v   | I0/USB_output/TX/Controller/n28                    | INVX2   | 0.132 |   4.848 |    4.689 | 
     | I0/USB_output/TX/Controller/FE_RC_433_0/A          |  v   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.001 |   4.850 |    4.691 | 
     | I0/USB_output/TX/Controller/FE_RC_433_0/Y          |  ^   | I0/USB_output/TX/Tim_en                            | NAND2X1 | 0.235 |   5.084 |    4.925 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/U7/B         |  ^   | I0/USB_output/TX/Tim_en                            | NAND2X1 | 0.001 |   5.085 |    4.926 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/U7/Y         |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/_0_net_      | NAND2X1 | 0.226 |   5.311 |    5.152 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/_0_net_      | NOR2X1  | 0.006 |   5.317 |    5.158 | 
     | /U29/B                                             |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NOR2X1  | 0.229 |   5.546 |    5.387 | 
     | /U29/Y                                             |      | /n22                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND2X1 | 0.001 |   5.547 |    5.388 | 
     | /FE_RC_127_0/B                                     |      | /n22                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND2X1 | 0.105 |   5.652 |    5.493 | 
     | /FE_RC_127_0/Y                                     |      | /FE_RN_75_0                                        |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  v   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND2X1 | 0.001 |   5.653 |    5.494 | 
     | /FE_RC_424_0/B                                     |      | /FE_RN_75_0                                        |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | NAND2X1 | 0.187 |   5.839 |    5.680 | 
     | /FE_RC_424_0/Y                                     |      | /FE_RN_255_0                                       |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | BUFX2   | 0.002 |   5.841 |    5.682 | 
     | /FE_OCPC438_FE_RN_255_0/A                          |      | /FE_RN_255_0                                       |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | BUFX2   | 0.208 |   6.050 |    5.891 | 
     | /FE_OCPC438_FE_RN_255_0/Y                          |      | /FE_OCPN438_FE_RN_255_0                            |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter | DFFSR   | 0.001 |   6.051 |    5.892 | 
     | /count_out_reg[1]/D                                |      | /FE_OCPN438_FE_RN_255_0                            |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.159 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.159 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.313 | 
     | I0/USB_output/TX/Pipeline/bit_stuffer/ones_counter |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.316 | 
     | /count_out_reg[1]/CLK                              |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Width_
Generator/count_out_reg[0]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[0]/
D (^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.240
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.867
- Arrival Time                  6.024
= Slack Time                   -0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.158 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.158 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |   -0.003 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    0.999 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | DFFSR   | 0.460 |   1.616 |    1.459 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/A    |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | INVX2   | 0.001 |   1.617 |    1.459 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/Y    |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | INVX2   | 0.131 |   1.748 |    1.591 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/A     |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | NAND2X1 | 0.002 |   1.751 |    1.593 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | NAND2X1 | 0.161 |   1.912 |    1.754 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | OAI21X1 | 0.001 |   1.913 |    1.755 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | OAI21X1 | 0.152 |   2.065 |    1.908 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | AND2X2  | 0.001 |   2.066 |    1.909 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | AND2X2  | 0.327 |   2.393 |    2.235 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | NAND2X1 | 0.004 |   2.396 |    2.239 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.177 |   2.573 |    2.416 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.001 |   2.574 |    2.417 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND2X1 | 0.107 |   2.682 |    2.524 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND3X1 | 0.001 |   2.683 |    2.526 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.153 |   2.836 |    2.678 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.837 |    2.679 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.149 |   2.986 |    2.829 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.830 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.257 |   3.244 |    3.087 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.250 |    3.093 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.207 |   3.457 |    3.300 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.458 |    3.301 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.196 |   3.655 |    3.497 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.657 |    3.500 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.170 |   3.827 |    3.670 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.828 |    3.670 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.077 |   3.905 |    3.747 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  v   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.905 |    3.748 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.114 |   4.019 |    3.862 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.020 |    3.862 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  v   | I0/fifo_ready                                      | NAND3X1 | 0.273 |   4.293 |    4.136 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.300 |    4.143 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X2  | 0.417 |   4.717 |    4.560 | 
     | I0/USB_output/TX/Controller/FE_OCPC419_send_data/A |  v   | I0/USB_output/send_data                            | INVX2   | 0.009 |   4.727 |    4.569 | 
     | I0/USB_output/TX/Controller/FE_OCPC419_send_data/Y |  ^   | I0/USB_output/TX/Controller/n28                    | INVX2   | 0.139 |   4.866 |    4.709 | 
     | I0/USB_output/TX/Controller/FE_RC_433_0/A          |  ^   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.001 |   4.867 |    4.710 | 
     | I0/USB_output/TX/Controller/FE_RC_433_0/Y          |  v   | I0/USB_output/TX/Tim_en                            | NAND2X1 | 0.162 |   5.030 |    4.872 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Tim_en                            | BUFX2   | 0.002 |   5.032 |    4.874 | 
     | /FE_OCPC421_Tim_en/A                               |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | BUFX2   | 0.263 |   5.295 |    5.137 | 
     | /FE_OCPC421_Tim_en/Y                               |      | /FE_OCPN2402_Tim_en                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | NOR2X1  | 0.003 |   5.297 |    5.140 | 
     | /FE_RC_354_0/B                                     |      | /FE_OCPN2402_Tim_en                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | NOR2X1  | 0.184 |   5.482 |    5.324 | 
     | /FE_RC_354_0/Y                                     |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX2   | 0.002 |   5.484 |    5.326 | 
     | /FE_RC_142_0/A                                     |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX2   | 0.143 |   5.627 |    5.470 | 
     | /FE_RC_142_0/Y                                     |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | BUFX2   | 0.001 |   5.628 |    5.471 | 
     | /FE_OFC404_n23/A                                   |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | BUFX2   | 0.259 |   5.887 |    5.729 | 
     | /FE_OFC404_n23/Y                                   |      | /FE_OFN2396_n23                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI21X1 | 0.003 |   5.890 |    5.732 | 
     | /FE_RC_242_0/B                                     |      | /FE_OFN2396_n23                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI21X1 | 0.134 |   6.024 |    5.866 | 
     | /FE_RC_242_0/Y                                     |      | /next_count[0]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | DFFSR   | 0.001 |   6.024 |    5.867 | 
     | /count_out_reg[0]/D                                |      | /next_count[0]                                     |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.158 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.158 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.312 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.314 | 
     | /count_out_reg[0]/CLK                              |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Width_
Generator/rollover_flag_reg/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/rollover_flag_
reg/D (^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[0]/Q                         
(v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.234
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.872
- Arrival Time                  6.025
= Slack Time                   -0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.153 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.153 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    0.002 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[0]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    1.004 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[0]/Q        |  v   | I0/Ethernet_input/FIFO/FL/FE_OCPN2397_w_count_0    | DFFSR   | 0.521 |   1.678 |    1.525 | 
     | I0/Ethernet_input/FIFO/FL/FE_OCPC423_w_count_0/A   |  v   | I0/Ethernet_input/FIFO/FL/FE_OCPN2397_w_count_0    | BUFX2   | 0.001 |   1.679 |    1.526 | 
     | I0/Ethernet_input/FIFO/FL/FE_OCPC423_w_count_0/Y   |  v   | I0/Ethernet_input/FIFO/FL/FE_OCPN2407_n            | BUFX2   | 0.270 |   1.949 |    1.797 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_202_0/B     |  v   | I0/Ethernet_input/FIFO/FL/FE_OCPN2407_n            | OAI21X1 | 0.002 |   1.951 |    1.798 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_202_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_12_0        | OAI21X1 | 0.182 |   2.133 |    1.980 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_201_0/A     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_12_0        | NAND2X1 | 0.001 |   2.134 |    1.982 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_201_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | NAND2X1 | 0.070 |   2.204 |    2.051 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_447_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/n21               | AND2X2  | 0.000 |   2.204 |    2.051 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_447_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_267_0       | AND2X2  | 0.331 |   2.535 |    2.383 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_325_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_267_0       | OAI21X1 | 0.007 |   2.543 |    2.390 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_325_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_190_0       | OAI21X1 | 0.159 |   2.702 |    2.549 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_190_0       | NAND3X1 | 0.001 |   2.703 |    2.550 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.095 |   2.797 |    2.645 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.798 |    2.645 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.188 |   2.986 |    2.834 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.835 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.201 |   3.188 |    3.036 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.194 |    3.042 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.271 |   3.465 |    3.313 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.466 |    3.314 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.216 |   3.682 |    3.530 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.685 |    3.532 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.081 |   3.766 |    3.613 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.767 |    3.614 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.134 |   3.901 |    3.748 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  ^   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.901 |    3.748 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  v   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.127 |   4.028 |    3.876 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  v   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.029 |    3.877 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  ^   | I0/fifo_ready                                      | NAND3X1 | 0.424 |   4.453 |    4.301 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  ^   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.461 |    4.308 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  ^   | I0/USB_output/send_data                            | AND2X2  | 0.246 |   4.706 |    4.554 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/B          |  ^   | I0/USB_output/send_data                            | OAI21X1 | 0.010 |   4.716 |    4.563 | 
     | I0/USB_output/TX/Controller/FE_RC_396_0/Y          |  v   | I0/USB_output/TX/Tim_rst                           | OAI21X1 | 0.192 |   4.908 |    4.755 | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  v   | I0/USB_output/TX/Tim_rst                           | BUFX4   | 0.002 |   4.910 |    4.757 | 
     | rst/A                                              |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPC439_Tim_ |  v   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | BUFX4   | 0.320 |   5.230 |    5.077 | 
     | rst/Y                                              |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/FE_OCPN2400_Tim | BUFX4   | 0.003 |   5.233 |    5.081 | 
     | /FE_RC_355_0/A                                     |      | _rst                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | BUFX4   | 0.243 |   5.476 |    5.324 | 
     | /FE_RC_355_0/Y                                     |      | /FE_OCPN2404_n                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX2   | 0.005 |   5.481 |    5.328 | 
     | /FE_RC_118_0/A                                     |      | /FE_OCPN2404_n                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX2   | 0.072 |   5.553 |    5.400 | 
     | /FE_RC_118_0/Y                                     |      | /FE_RN_69_0                                        |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | NAND2X1 | 0.001 |   5.554 |    5.401 | 
     | /FE_RC_115_0/A                                     |      | /FE_RN_69_0                                        |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | NAND2X1 | 0.113 |   5.667 |    5.514 | 
     | /FE_RC_115_0/Y                                     |      | /FE_RN_72_0                                        |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | AND2X2  | 0.002 |   5.668 |    5.516 | 
     | /FE_RC_231_0/A                                     |      | /FE_RN_72_0                                        |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | AND2X2  | 0.218 |   5.886 |    5.733 | 
     | /FE_RC_231_0/Y                                     |      | /FE_RN_135_0                                       |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI21X1 | 0.002 |   5.888 |    5.735 | 
     | /FE_RC_230_0/B                                     |      | /FE_RN_135_0                                       |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI21X1 | 0.136 |   6.024 |    5.871 | 
     | /FE_RC_230_0/Y                                     |      | /next_flag                                         |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | DFFSR   | 0.002 |   6.025 |    5.872 | 
     | /rollover_flag_reg/D                               |      | /next_flag                                         |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.153 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.153 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.307 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.309 | 
     | /rollover_flag_reg/CLK                             |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/USB_output/TX/Pipeline/TX_timer/Width_
Generator/count_out_reg[1]/CLK 
Endpoint:   I0/USB_output/TX/Pipeline/TX_timer/Width_Generator/count_out_reg[1]/
D (^) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q                         
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.235
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.872
- Arrival Time                  6.024
= Slack Time                   -0.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.151 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.151 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    0.003 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/CLK      |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    1.005 | 
     | I0/Ethernet_input/FIFO/FL/w_binary_reg[1]/Q        |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | DFFSR   | 0.460 |   1.616 |    1.465 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/A    |  ^   | I0/Ethernet_input/FIFO/FL/FE_OFN132_w_count_1      | INVX2   | 0.001 |   1.617 |    1.466 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC343_w_count_1/Y    |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | INVX2   | 0.131 |   1.748 |    1.597 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/A     |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN133_w_count_1      | NAND2X1 | 0.002 |   1.751 |    1.599 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_232_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | NAND2X1 | 0.161 |   1.912 |    1.761 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_127_0       | OAI21X1 | 0.001 |   1.913 |    1.761 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_219_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | OAI21X1 | 0.152 |   2.065 |    1.914 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_109_0       | AND2X2  | 0.001 |   2.066 |    1.915 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_200_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | AND2X2  | 0.327 |   2.393 |    2.241 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/A     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_34_0        | NAND2X1 | 0.004 |   2.396 |    2.245 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_377_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.177 |   2.573 |    2.422 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_223_0       | NAND2X1 | 0.001 |   2.574 |    2.423 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_376_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND2X1 | 0.107 |   2.682 |    2.530 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_154_0       | NAND3X1 | 0.001 |   2.683 |    2.532 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_324_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | NAND3X1 | 0.153 |   2.836 |    2.685 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_64_0        | OAI21X1 | 0.001 |   2.837 |    2.685 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_309_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | OAI21X1 | 0.149 |   2.986 |    2.835 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/B     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_59_0        | NAND2X1 | 0.001 |   2.987 |    2.836 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_163_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | NAND2X1 | 0.257 |   3.244 |    3.093 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_96_0        | AND2X2  | 0.006 |   3.250 |    3.099 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_236_0_dup/Y |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | AND2X2  | 0.207 |   3.457 |    3.306 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/A |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_17          | OAI21X1 | 0.001 |   3.458 |    3.307 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_235_0_dup/Y |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | OAI21X1 | 0.196 |   3.655 |    3.503 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/C     |  v   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_13          | NAND3X1 | 0.003 |   3.657 |    3.506 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_299_0/Y     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND3X1 | 0.170 |   3.827 |    3.676 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/B     |  ^   | I0/Ethernet_input/FIFO/FL/sub_52/FE_RN_176_0       | NAND2X1 | 0.001 |   3.828 |    3.677 | 
     | I0/Ethernet_input/FIFO/FL/sub_52/FE_RC_298_0/Y     |  v   | I0/Ethernet_input/FIFO/FL/N3                       | NAND2X1 | 0.077 |   3.905 |    3.753 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/A            |  v   | I0/Ethernet_input/FIFO/FL/N3                       | INVX1   | 0.000 |   3.905 |    3.754 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_381_0/Y            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | INVX1   | 0.114 |   4.019 |    3.868 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/B            |  ^   | I0/Ethernet_input/FIFO/FL/FE_RN_33_0               | NAND3X1 | 0.001 |   4.020 |    3.869 | 
     | I0/Ethernet_input/FIFO/FL/FE_RC_233_0/Y            |  v   | I0/fifo_ready                                      | NAND3X1 | 0.273 |   4.293 |    4.142 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/B             |  v   | I0/fifo_ready                                      | AND2X2  | 0.007 |   4.300 |    4.149 | 
     | I0/USB_output/RX/RXPU_OF_DESTINY/U10/Y             |  v   | I0/USB_output/send_data                            | AND2X2  | 0.417 |   4.717 |    4.566 | 
     | I0/USB_output/TX/Controller/FE_OCPC419_send_data/A |  v   | I0/USB_output/send_data                            | INVX2   | 0.009 |   4.727 |    4.575 | 
     | I0/USB_output/TX/Controller/FE_OCPC419_send_data/Y |  ^   | I0/USB_output/TX/Controller/n28                    | INVX2   | 0.139 |   4.866 |    4.715 | 
     | I0/USB_output/TX/Controller/FE_RC_433_0/A          |  ^   | I0/USB_output/TX/Controller/n28                    | NAND2X1 | 0.001 |   4.867 |    4.716 | 
     | I0/USB_output/TX/Controller/FE_RC_433_0/Y          |  v   | I0/USB_output/TX/Tim_en                            | NAND2X1 | 0.162 |   5.030 |    4.878 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Tim_en                            | BUFX2   | 0.002 |   5.032 |    4.880 | 
     | /FE_OCPC421_Tim_en/A                               |      |                                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | BUFX2   | 0.263 |   5.295 |    5.143 | 
     | /FE_OCPC421_Tim_en/Y                               |      | /FE_OCPN2402_Tim_en                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | NOR2X1  | 0.003 |   5.297 |    5.146 | 
     | /FE_RC_354_0/B                                     |      | /FE_OCPN2402_Tim_en                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | NOR2X1  | 0.184 |   5.482 |    5.330 | 
     | /FE_RC_354_0/Y                                     |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX2   | 0.002 |   5.484 |    5.332 | 
     | /FE_RC_142_0/A                                     |      | /n5                                                |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | INVX2   | 0.143 |   5.627 |    5.476 | 
     | /FE_RC_142_0/Y                                     |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | BUFX2   | 0.001 |   5.628 |    5.477 | 
     | /FE_OFC404_n23/A                                   |      | /n23                                               |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | BUFX2   | 0.259 |   5.887 |    5.735 | 
     | /FE_OFC404_n23/Y                                   |      | /FE_OFN2396_n23                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  v   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI21X1 | 0.003 |   5.889 |    5.738 | 
     | /FE_RC_295_0/B                                     |      | /FE_OFN2396_n23                                    |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | OAI21X1 | 0.134 |   6.023 |    5.872 | 
     | /FE_RC_295_0/Y                                     |      | /next_count[1]                                     |         |       |         |          | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator | DFFSR   | 0.001 |   6.024 |    5.872 | 
     | /count_out_reg[1]/D                                |      | /next_count[1]                                     |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                                    |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                                |  ^   | clk  |        |       |   0.000 |    0.151 | 
     | U5/YPAD                                            |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.151 | 
     | U5/DI                                              |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.306 | 
     | I0/USB_output/TX/Pipeline/TX_timer/Width_Generator |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.308 | 
     | /count_out_reg[1]/CLK                              |      |      |        |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[37][5]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[37][5]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.713
- Arrival Time                  5.863
= Slack Time                   -0.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |   -0.150 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |   -0.150 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    0.004 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    1.007 | 
     | _stp/parallel_out_reg[5]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | DFFSR    | 0.845 |   2.001 |    1.851 | 
     | _stp/parallel_out_reg[5]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/A |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | BUFX4    | 0.009 |   2.010 |    1.860 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.735 |   2.745 |    2.595 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.381 |   3.126 |    2.976 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX4    | 0.954 |   4.080 |    3.930 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX2    | 0.303 |   4.383 |    4.233 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | BUFX2    | 1.010 |   5.393 |    5.243 | 
     | I0/Ethernet_input/FIFO/MEM/U2004/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | MUX2X1   | 0.096 |   5.489 |    5.339 | 
     | I0/Ethernet_input/FIFO/MEM/U2004/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2741                 | MUX2X1   | 0.235 |   5.724 |    5.574 | 
     | I0/Ethernet_input/FIFO/MEM/U2003/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2741                 | INVX1    | 0.000 |   5.724 |    5.574 | 
     | I0/Ethernet_input/FIFO/MEM/U2003/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1941                 | INVX1    | 0.138 |   5.862 |    5.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[37][5]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1941                 | DFFPOSX1 | 0.001 |   5.863 |    5.713 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.150 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.150 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.304 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[37][5]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.307 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[49][5]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[49][5]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.712
- Arrival Time                  5.862
= Slack Time                   -0.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |   -0.150 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |   -0.150 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    0.005 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    1.007 | 
     | _stp/parallel_out_reg[5]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | DFFSR    | 0.845 |   2.001 |    1.852 | 
     | _stp/parallel_out_reg[5]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/A |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | BUFX4    | 0.009 |   2.010 |    1.860 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.735 |   2.745 |    2.595 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.381 |   3.126 |    2.976 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX4    | 0.954 |   4.080 |    3.930 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX2    | 0.303 |   4.383 |    4.234 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | BUFX2    | 1.010 |   5.393 |    5.243 | 
     | I0/Ethernet_input/FIFO/MEM/U2210/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | MUX2X1   | 0.094 |   5.487 |    5.338 | 
     | I0/Ethernet_input/FIFO/MEM/U2210/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2851                 | MUX2X1   | 0.242 |   5.729 |    5.580 | 
     | I0/Ethernet_input/FIFO/MEM/U2209/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2851                 | INVX1    | 0.000 |   5.730 |    5.580 | 
     | I0/Ethernet_input/FIFO/MEM/U2209/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1845                 | INVX1    | 0.132 |   5.861 |    5.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[49][5]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1845                 | DFFPOSX1 | 0.001 |   5.862 |    5.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.150 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.150 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.304 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[49][5]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.306 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[20][5]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[20][5]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.713
- Arrival Time                  5.862
= Slack Time                   -0.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.149 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.149 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.005 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.008 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.745 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.750 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.043 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.051 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.231 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.231 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.438 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.439 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.681 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.683 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.855 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.858 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.073 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.074 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NOR2X1   | 0.498 |   3.721 |    3.572 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NAND3X1  | 0.008 |   3.729 |    3.580 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | NAND3X1  | 0.607 |   4.337 |    4.188 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | INVX8    | 0.007 |   4.343 |    4.194 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | INVX8    | 0.277 |   4.621 |    4.472 | 
     | I0/Ethernet_input/FIFO/MEM/U1724/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | AND2X2   | 0.118 |   4.739 |    4.590 | 
     | I0/Ethernet_input/FIFO/MEM/U1724/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2584                   | AND2X2   | 0.648 |   5.387 |    5.238 | 
     | I0/Ethernet_input/FIFO/MEM/U1713/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n2584                   | MUX2X1   | 0.048 |   5.435 |    5.286 | 
     | I0/Ethernet_input/FIFO/MEM/U1713/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2586                   | MUX2X1   | 0.294 |   5.729 |    5.580 | 
     | I0/Ethernet_input/FIFO/MEM/U1712/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2586                   | INVX1    | 0.001 |   5.729 |    5.580 | 
     | I0/Ethernet_input/FIFO/MEM/U1712/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2077                   | INVX1    | 0.132 |   5.861 |    5.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[20][5]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n2077                   | DFFPOSX1 | 0.001 |   5.862 |    5.713 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.149 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.149 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.303 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[20][5]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.306 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[20][3]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[20][3]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.391
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.715
- Arrival Time                  5.863
= Slack Time                   -0.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.148 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.148 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.006 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.009 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.746 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.751 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.044 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.052 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.232 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.232 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.439 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.440 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.682 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.684 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.856 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.859 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.074 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.075 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NOR2X1   | 0.498 |   3.721 |    3.573 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NAND3X1  | 0.008 |   3.729 |    3.581 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | NAND3X1  | 0.607 |   4.337 |    4.189 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | INVX8    | 0.007 |   4.343 |    4.195 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | INVX8    | 0.277 |   4.621 |    4.473 | 
     | I0/Ethernet_input/FIFO/MEM/U1724/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | AND2X2   | 0.118 |   4.739 |    4.591 | 
     | I0/Ethernet_input/FIFO/MEM/U1724/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2584                   | AND2X2   | 0.648 |   5.387 |    5.239 | 
     | I0/Ethernet_input/FIFO/MEM/U1717/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n2584                   | MUX2X1   | 0.053 |   5.440 |    5.292 | 
     | I0/Ethernet_input/FIFO/MEM/U1717/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2588                   | MUX2X1   | 0.287 |   5.727 |    5.579 | 
     | I0/Ethernet_input/FIFO/MEM/U1716/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2588                   | INVX1    | 0.000 |   5.727 |    5.579 | 
     | I0/Ethernet_input/FIFO/MEM/U1716/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2075                   | INVX1    | 0.135 |   5.863 |    5.715 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[20][3]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n2075                   | DFFPOSX1 | 0.001 |   5.863 |    5.715 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.148 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.148 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.302 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[20][3]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.305 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[81][1]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[81][1]/D         (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.359
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.748
- Arrival Time                  5.895
= Slack Time                   -0.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.148 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.148 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.007 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.009 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.746 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.751 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.044 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.053 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.232 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.233 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.439 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.440 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.683 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.684 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.857 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.859 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.074 | 
     | I0/Ethernet_input/FIFO/MEM/U3587/B                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.075 | 
     | I0/Ethernet_input/FIFO/MEM/U3587/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3131                   | NOR2X1   | 0.489 |   3.712 |    3.564 | 
     | I0/Ethernet_input/FIFO/MEM/U3010/C                 |  v   | I0/Ethernet_input/FIFO/MEM/n3131                   | NAND3X1  | 0.010 |   3.721 |    3.573 | 
     | I0/Ethernet_input/FIFO/MEM/U3010/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3277                   | NAND3X1  | 0.297 |   4.018 |    3.870 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC128_n3277/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n3277                   | INVX2    | 0.001 |   4.019 |    3.871 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC128_n3277/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n3141                   | INVX2    | 0.148 |   4.167 |    4.019 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC295_n3141/A       |  v   | I0/Ethernet_input/FIFO/MEM/n3141                   | INVX4    | 0.001 |   4.168 |    4.020 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC295_n3141/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2355_n3141        | INVX4    | 0.149 |   4.317 |    4.169 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC297_n3141/A       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2355_n3141        | INVX4    | 0.017 |   4.334 |    4.186 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC297_n3141/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2357_n3141        | INVX4    | 0.318 |   4.652 |    4.504 | 
     | I0/Ethernet_input/FIFO/MEM/U2770/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2357_n3141        | AND2X2   | 0.048 |   4.700 |    4.552 | 
     | I0/Ethernet_input/FIFO/MEM/U2770/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3143                   | AND2X2   | 0.688 |   5.388 |    5.240 | 
     | I0/Ethernet_input/FIFO/MEM/U2767/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n3143                   | MUX2X1   | 0.029 |   5.417 |    5.269 | 
     | I0/Ethernet_input/FIFO/MEM/U2767/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3149                   | MUX2X1   | 0.321 |   5.738 |    5.590 | 
     | I0/Ethernet_input/FIFO/MEM/U2766/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n3149                   | INVX1    | 0.001 |   5.739 |    5.591 | 
     | I0/Ethernet_input/FIFO/MEM/U2766/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n1585                   | INVX1    | 0.156 |   5.894 |    5.747 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][1]/D      |  ^   | I0/Ethernet_input/FIFO/MEM/n1585                   | DFFPOSX1 | 0.001 |   5.895 |    5.748 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.148 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.148 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.302 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][1]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.304 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[35][5]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[35][5]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.392
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.714
- Arrival Time                  5.861
= Slack Time                   -0.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |   -0.147 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |   -0.147 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    0.007 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    1.010 | 
     | _stp/parallel_out_reg[5]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | DFFSR    | 0.845 |   2.001 |    1.854 | 
     | _stp/parallel_out_reg[5]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/A |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | BUFX4    | 0.009 |   2.010 |    1.863 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.735 |   2.745 |    2.598 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.381 |   3.126 |    2.979 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX4    | 0.954 |   4.080 |    3.933 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX2    | 0.303 |   4.383 |    4.236 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | BUFX2    | 1.010 |   5.393 |    5.246 | 
     | I0/Ethernet_input/FIFO/MEM/U1970/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | MUX2X1   | 0.087 |   5.480 |    5.333 | 
     | I0/Ethernet_input/FIFO/MEM/U1970/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2723                 | MUX2X1   | 0.239 |   5.719 |    5.572 | 
     | I0/Ethernet_input/FIFO/MEM/U1969/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2723                 | INVX1    | 0.000 |   5.719 |    5.572 | 
     | I0/Ethernet_input/FIFO/MEM/U1969/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1957                 | INVX1    | 0.142 |   5.861 |    5.714 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[35][5]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1957                 | DFFPOSX1 | 0.001 |   5.861 |    5.714 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.147 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.147 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.301 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[35][5]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.304 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/FL/full_reg/CLK 
Endpoint:   I0/Ethernet_input/FIFO/FL/full_reg/D                  (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.115
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.992
- Arrival Time                  6.137
= Slack Time                   -0.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |  Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |         |       |   0.000 |   -0.146 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC  | 0.000 |   0.000 |   -0.146 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC  | 0.154 |   0.154 |    0.008 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR   | 1.002 |   1.157 |    1.011 | 
     | ]/CLK                                              |      |                                                    |         |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR   | 0.737 |   1.894 |    1.748 | 
     | ]/Q                                                |      |                                                    |         |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4   | 0.005 |   1.899 |    1.753 | 
     | tate_3/A                                           |      |                                                    |         |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4   | 0.293 |   2.192 |    2.046 | 
     | tate_3/Y                                           |      | tate_3                                             |         |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1 | 0.009 |   2.200 |    2.054 | 
     |                                                    |      | tate_3                                             |         |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1 | 0.180 |   2.380 |    2.234 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1  | 0.000 |   2.380 |    2.234 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1  | 0.206 |   2.587 |    2.441 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1 | 0.001 |   2.587 |    2.442 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1 | 0.243 |   2.830 |    2.684 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2   | 0.002 |   2.832 |    2.686 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2   | 0.172 |   3.004 |    2.858 | 
     | I0/Ethernet_input/FIFO/FL/U76/C                    |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND3X1 | 0.003 |   3.007 |    2.861 | 
     | I0/Ethernet_input/FIFO/FL/U76/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n50                      | NAND3X1 | 0.238 |   3.245 |    3.099 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC253_n50/A          |  ^   | I0/Ethernet_input/FIFO/FL/n50                      | INVX2   | 0.003 |   3.248 |    3.102 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC253_n50/Y          |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN173_n50            | INVX2   | 0.123 |   3.371 |    3.225 | 
     | I0/Ethernet_input/FIFO/FL/U74/B                    |  v   | I0/Ethernet_input/FIFO/FL/FE_OFN173_n50            | NAND3X1 | 0.000 |   3.372 |    3.226 | 
     | I0/Ethernet_input/FIFO/FL/U74/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n37                      | NAND3X1 | 0.233 |   3.605 |    3.459 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC246_n37/A          |  ^   | I0/Ethernet_input/FIFO/FL/n37                      | INVX2   | 0.002 |   3.607 |    3.461 | 
     | I0/Ethernet_input/FIFO/FL/FE_OFC246_n37/Y          |  v   | I0/Ethernet_input/FIFO/FL/n39                      | INVX2   | 0.126 |   3.733 |    3.587 | 
     | I0/Ethernet_input/FIFO/FL/U72/B                    |  v   | I0/Ethernet_input/FIFO/FL/n39                      | NAND3X1 | 0.000 |   3.733 |    3.587 | 
     | I0/Ethernet_input/FIFO/FL/U72/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n40                      | NAND3X1 | 0.369 |   4.102 |    3.956 | 
     | I0/Ethernet_input/FIFO/FL/U71/B                    |  ^   | I0/Ethernet_input/FIFO/FL/n40                      | NOR2X1  | 0.011 |   4.112 |    3.966 | 
     | I0/Ethernet_input/FIFO/FL/U71/Y                    |  v   | I0/Ethernet_input/FIFO/FL/n51                      | NOR2X1  | 0.417 |   4.530 |    4.384 | 
     | I0/Ethernet_input/FIFO/FL/U70/A                    |  v   | I0/Ethernet_input/FIFO/FL/n51                      | NAND2X1 | 0.003 |   4.533 |    4.387 | 
     | I0/Ethernet_input/FIFO/FL/U70/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n52                      | NAND2X1 | 0.380 |   4.913 |    4.768 | 
     | I0/Ethernet_input/FIFO/FL/U69/A                    |  ^   | I0/Ethernet_input/FIFO/FL/n52                      | XNOR2X1 | 0.000 |   4.914 |    4.768 | 
     | I0/Ethernet_input/FIFO/FL/U69/Y                    |  v   | I0/Ethernet_input/FIFO/FL/w_binary_n[7]            | XNOR2X1 | 0.286 |   5.200 |    5.054 | 
     | I0/Ethernet_input/FIFO/FL/U67/A                    |  v   | I0/Ethernet_input/FIFO/FL/w_binary_n[7]            | XOR2X1  | 0.001 |   5.201 |    5.055 | 
     | I0/Ethernet_input/FIFO/FL/U67/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/w_gray_n[6]              | XOR2X1  | 0.292 |   5.493 |    5.347 | 
     | I0/Ethernet_input/FIFO/FL/U66/B                    |  ^   | I0/Ethernet_input/FIFO/FL/w_gray_n[6]              | XOR2X1  | 0.003 |   5.497 |    5.351 | 
     | I0/Ethernet_input/FIFO/FL/U66/Y                    |  v   | I0/Ethernet_input/FIFO/FL/n41                      | XOR2X1  | 0.239 |   5.736 |    5.590 | 
     | I0/Ethernet_input/FIFO/FL/U54/A                    |  v   | I0/Ethernet_input/FIFO/FL/n41                      | NAND3X1 | 0.001 |   5.737 |    5.591 | 
     | I0/Ethernet_input/FIFO/FL/U54/Y                    |  ^   | I0/Ethernet_input/FIFO/FL/n29                      | NAND3X1 | 0.188 |   5.924 |    5.779 | 
     | I0/Ethernet_input/FIFO/FL/U39/A                    |  ^   | I0/Ethernet_input/FIFO/FL/n29                      | NOR2X1  | 0.001 |   5.925 |    5.779 | 
     | I0/Ethernet_input/FIFO/FL/U39/Y                    |  v   | I0/Ethernet_input/FIFO/FL/n54                      | NOR2X1  | 0.211 |   6.136 |    5.990 | 
     | I0/Ethernet_input/FIFO/FL/full_reg/D               |  v   | I0/Ethernet_input/FIFO/FL/n54                      | DFFSR   | 0.001 |   6.137 |    5.992 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |  Net |  Cell  | Delay | Arrival | Required | 
     |                                        |      |      |        |       |  Time   |   Time   | 
     |----------------------------------------+------+------+--------+-------+---------+----------| 
     | clk                                    |  ^   | clk  |        |       |   0.000 |    0.146 | 
     | U5/YPAD                                |  ^   | clk  | PADINC | 0.000 |   0.000 |    0.146 | 
     | U5/DI                                  |  ^   | nclk | PADINC | 0.154 |   0.154 |    0.300 | 
     | I0/Ethernet_input/FIFO/FL/full_reg/CLK |  ^   | nclk | DFFSR  | 1.002 |   1.157 |    1.303 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[51][5]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[51][5]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.712
- Arrival Time                  5.858
= Slack Time                   -0.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |   -0.145 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |   -0.145 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    0.009 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    1.012 | 
     | _stp/parallel_out_reg[5]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | DFFSR    | 0.845 |   2.001 |    1.856 | 
     | _stp/parallel_out_reg[5]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/A |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | BUFX4    | 0.009 |   2.010 |    1.865 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.735 |   2.745 |    2.600 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.381 |   3.126 |    2.981 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX4    | 0.954 |   4.080 |    3.935 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX2    | 0.303 |   4.383 |    4.238 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | BUFX2    | 1.010 |   5.393 |    5.248 | 
     | I0/Ethernet_input/FIFO/MEM/U2244/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | MUX2X1   | 0.096 |   5.489 |    5.343 | 
     | I0/Ethernet_input/FIFO/MEM/U2244/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2869                 | MUX2X1   | 0.237 |   5.726 |    5.580 | 
     | I0/Ethernet_input/FIFO/MEM/U2243/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2869                 | INVX1    | 0.000 |   5.726 |    5.580 | 
     | I0/Ethernet_input/FIFO/MEM/U2243/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1829                 | INVX1    | 0.131 |   5.857 |    5.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[51][5]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1829                 | DFFPOSX1 | 0.001 |   5.858 |    5.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.145 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.145 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.300 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[51][5]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.302 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[33][5]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[33][5]/D                       
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.395
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.712
- Arrival Time                  5.854
= Slack Time                   -0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |   -0.141 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |   -0.141 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    0.013 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    1.015 | 
     | _stp/parallel_out_reg[5]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | DFFSR    | 0.845 |   2.001 |    1.860 | 
     | _stp/parallel_out_reg[5]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/A |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | BUFX4    | 0.009 |   2.010 |    1.869 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.735 |   2.745 |    2.603 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.381 |   3.126 |    2.985 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX4    | 0.954 |   4.080 |    3.939 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX2    | 0.303 |   4.383 |    4.242 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | BUFX2    | 1.010 |   5.393 |    5.251 | 
     | I0/Ethernet_input/FIFO/MEM/U1936/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | MUX2X1   | 0.087 |   5.480 |    5.339 | 
     | I0/Ethernet_input/FIFO/MEM/U1936/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2705                 | MUX2X1   | 0.244 |   5.724 |    5.582 | 
     | I0/Ethernet_input/FIFO/MEM/U1935/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2705                 | INVX1    | 0.000 |   5.724 |    5.583 | 
     | I0/Ethernet_input/FIFO/MEM/U1935/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1973                 | INVX1    | 0.129 |   5.853 |    5.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[33][5]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1973                 | DFFPOSX1 | 0.001 |   5.854 |    5.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.141 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.141 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.296 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[33][5]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.298 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[17][5]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[17][5]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.713
- Arrival Time                  5.854
= Slack Time                   -0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.141 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.141 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.013 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.016 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.752 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.757 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.051 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.059 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.239 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.239 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.446 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.446 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.689 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.691 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.863 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.866 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.080 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.082 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NOR2X1   | 0.498 |   3.721 |    3.580 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NAND3X1  | 0.008 |   3.729 |    3.588 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | NAND3X1  | 0.607 |   4.337 |    4.195 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | INVX8    | 0.007 |   4.343 |    4.202 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | INVX8    | 0.277 |   4.621 |    4.479 | 
     | I0/Ethernet_input/FIFO/MEM/U1673/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | AND2X2   | 0.114 |   4.735 |    4.593 | 
     | I0/Ethernet_input/FIFO/MEM/U1673/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2557                   | AND2X2   | 0.660 |   5.394 |    5.253 | 
     | I0/Ethernet_input/FIFO/MEM/U1662/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n2557                   | MUX2X1   | 0.035 |   5.430 |    5.288 | 
     | I0/Ethernet_input/FIFO/MEM/U1662/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2559                   | MUX2X1   | 0.292 |   5.721 |    5.580 | 
     | I0/Ethernet_input/FIFO/MEM/U1661/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2559                   | INVX1    | 0.001 |   5.722 |    5.581 | 
     | I0/Ethernet_input/FIFO/MEM/U1661/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2101                   | INVX1    | 0.131 |   5.853 |    5.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[17][5]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n2101                   | DFFPOSX1 | 0.001 |   5.854 |    5.713 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.141 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.141 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.296 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[17][5]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.298 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[81][0]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[81][0]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.713
- Arrival Time                  5.854
= Slack Time                   -0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.141 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.141 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.013 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.016 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.752 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.758 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.051 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.059 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.239 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.239 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.446 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.446 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.689 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.691 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.863 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.866 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.081 | 
     | I0/Ethernet_input/FIFO/MEM/U3587/B                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.081 | 
     | I0/Ethernet_input/FIFO/MEM/U3587/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3131                   | NOR2X1   | 0.489 |   3.712 |    3.571 | 
     | I0/Ethernet_input/FIFO/MEM/U3010/C                 |  v   | I0/Ethernet_input/FIFO/MEM/n3131                   | NAND3X1  | 0.010 |   3.721 |    3.580 | 
     | I0/Ethernet_input/FIFO/MEM/U3010/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3277                   | NAND3X1  | 0.297 |   4.018 |    3.877 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC128_n3277/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n3277                   | INVX2    | 0.001 |   4.019 |    3.878 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC128_n3277/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n3141                   | INVX2    | 0.148 |   4.167 |    4.026 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC295_n3141/A       |  v   | I0/Ethernet_input/FIFO/MEM/n3141                   | INVX4    | 0.001 |   4.168 |    4.027 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC295_n3141/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2355_n3141        | INVX4    | 0.149 |   4.317 |    4.176 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC297_n3141/A       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2355_n3141        | INVX4    | 0.017 |   4.334 |    4.193 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC297_n3141/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2357_n3141        | INVX4    | 0.318 |   4.652 |    4.511 | 
     | I0/Ethernet_input/FIFO/MEM/U2770/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2357_n3141        | AND2X2   | 0.048 |   4.700 |    4.559 | 
     | I0/Ethernet_input/FIFO/MEM/U2770/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3143                   | AND2X2   | 0.688 |   5.388 |    5.247 | 
     | I0/Ethernet_input/FIFO/MEM/U2769/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n3143                   | MUX2X1   | 0.034 |   5.422 |    5.281 | 
     | I0/Ethernet_input/FIFO/MEM/U2769/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3150                   | MUX2X1   | 0.296 |   5.718 |    5.577 | 
     | I0/Ethernet_input/FIFO/MEM/U2768/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3150                   | INVX1    | 0.001 |   5.719 |    5.578 | 
     | I0/Ethernet_input/FIFO/MEM/U2768/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1584                   | INVX1    | 0.135 |   5.853 |    5.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][0]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1584                   | DFFPOSX1 | 0.001 |   5.854 |    5.713 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.141 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.141 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.295 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][0]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.298 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[17][1]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[17][1]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.392
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.714
- Arrival Time                  5.855
= Slack Time                   -0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.141 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.141 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.014 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.016 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.753 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.758 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.051 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.060 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.239 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.240 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.446 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.447 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.690 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.692 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.864 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.866 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.081 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.082 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NOR2X1   | 0.498 |   3.721 |    3.580 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NAND3X1  | 0.008 |   3.729 |    3.589 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | NAND3X1  | 0.607 |   4.337 |    4.196 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | INVX8    | 0.007 |   4.343 |    4.203 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | INVX8    | 0.277 |   4.621 |    4.480 | 
     | I0/Ethernet_input/FIFO/MEM/U1673/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | AND2X2   | 0.114 |   4.735 |    4.594 | 
     | I0/Ethernet_input/FIFO/MEM/U1673/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2557                   | AND2X2   | 0.660 |   5.394 |    5.254 | 
     | I0/Ethernet_input/FIFO/MEM/U1670/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n2557                   | MUX2X1   | 0.036 |   5.430 |    5.290 | 
     | I0/Ethernet_input/FIFO/MEM/U1670/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2563                   | MUX2X1   | 0.289 |   5.719 |    5.578 | 
     | I0/Ethernet_input/FIFO/MEM/U1669/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2563                   | INVX1    | 0.001 |   5.720 |    5.579 | 
     | I0/Ethernet_input/FIFO/MEM/U1669/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2097                   | INVX1    | 0.135 |   5.854 |    5.714 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[17][1]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n2097                   | DFFPOSX1 | 0.001 |   5.855 |    5.714 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.141 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.141 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.295 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[17][1]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.297 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[20][1]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[20][1]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.712
- Arrival Time                  5.853
= Slack Time                   -0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.140 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.140 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.014 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.017 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.753 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.758 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.052 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.060 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.240 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.240 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.447 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.447 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.690 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.692 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.864 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.867 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.081 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.083 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NOR2X1   | 0.498 |   3.721 |    3.581 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NAND3X1  | 0.008 |   3.729 |    3.589 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | NAND3X1  | 0.607 |   4.337 |    4.196 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | INVX8    | 0.007 |   4.343 |    4.203 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | INVX8    | 0.277 |   4.621 |    4.480 | 
     | I0/Ethernet_input/FIFO/MEM/U1724/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | AND2X2   | 0.118 |   4.739 |    4.598 | 
     | I0/Ethernet_input/FIFO/MEM/U1724/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2584                   | AND2X2   | 0.648 |   5.387 |    5.247 | 
     | I0/Ethernet_input/FIFO/MEM/U1721/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n2584                   | MUX2X1   | 0.053 |   5.440 |    5.300 | 
     | I0/Ethernet_input/FIFO/MEM/U1721/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2590                   | MUX2X1   | 0.286 |   5.726 |    5.586 | 
     | I0/Ethernet_input/FIFO/MEM/U1720/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2590                   | INVX1    | 0.000 |   5.726 |    5.586 | 
     | I0/Ethernet_input/FIFO/MEM/U1720/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2073                   | INVX1    | 0.127 |   5.852 |    5.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[20][1]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n2073                   | DFFPOSX1 | 0.000 |   5.853 |    5.712 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.140 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.140 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.295 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[20][1]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.297 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[17][3]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[17][3]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.392
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.715
- Arrival Time                  5.854
= Slack Time                   -0.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.138 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.138 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.016 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.018 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.755 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.760 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.053 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.062 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.241 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.242 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.448 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.449 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.692 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.694 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.866 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.869 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.083 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.085 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NOR2X1   | 0.498 |   3.721 |    3.583 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NAND3X1  | 0.008 |   3.729 |    3.591 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | NAND3X1  | 0.607 |   4.337 |    4.198 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | INVX8    | 0.007 |   4.343 |    4.205 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | INVX8    | 0.277 |   4.621 |    4.482 | 
     | I0/Ethernet_input/FIFO/MEM/U1673/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | AND2X2   | 0.114 |   4.735 |    4.596 | 
     | I0/Ethernet_input/FIFO/MEM/U1673/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2557                   | AND2X2   | 0.660 |   5.394 |    5.256 | 
     | I0/Ethernet_input/FIFO/MEM/U1666/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n2557                   | MUX2X1   | 0.037 |   5.431 |    5.293 | 
     | I0/Ethernet_input/FIFO/MEM/U1666/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2561                   | MUX2X1   | 0.287 |   5.719 |    5.580 | 
     | I0/Ethernet_input/FIFO/MEM/U1665/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2561                   | INVX1    | 0.000 |   5.719 |    5.580 | 
     | I0/Ethernet_input/FIFO/MEM/U1665/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2099                   | INVX1    | 0.134 |   5.853 |    5.714 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[17][3]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n2099                   | DFFPOSX1 | 0.001 |   5.854 |    5.715 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.138 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.138 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.293 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[17][3]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.295 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[81][7]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[81][7]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.391
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.715
- Arrival Time                  5.853
= Slack Time                   -0.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.138 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.138 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.017 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.019 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.756 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.761 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.054 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.063 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.242 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.243 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.449 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.450 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.693 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.694 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.867 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.869 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.084 | 
     | I0/Ethernet_input/FIFO/MEM/U3587/B                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.085 | 
     | I0/Ethernet_input/FIFO/MEM/U3587/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3131                   | NOR2X1   | 0.489 |   3.712 |    3.574 | 
     | I0/Ethernet_input/FIFO/MEM/U3010/C                 |  v   | I0/Ethernet_input/FIFO/MEM/n3131                   | NAND3X1  | 0.010 |   3.721 |    3.583 | 
     | I0/Ethernet_input/FIFO/MEM/U3010/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3277                   | NAND3X1  | 0.297 |   4.018 |    3.880 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC128_n3277/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n3277                   | INVX2    | 0.001 |   4.019 |    3.881 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC128_n3277/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n3141                   | INVX2    | 0.148 |   4.167 |    4.029 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC295_n3141/A       |  v   | I0/Ethernet_input/FIFO/MEM/n3141                   | INVX4    | 0.001 |   4.168 |    4.030 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC295_n3141/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2355_n3141        | INVX4    | 0.149 |   4.317 |    4.179 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC297_n3141/A       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2355_n3141        | INVX4    | 0.017 |   4.334 |    4.196 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC297_n3141/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2357_n3141        | INVX4    | 0.318 |   4.652 |    4.514 | 
     | I0/Ethernet_input/FIFO/MEM/U2770/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2357_n3141        | AND2X2   | 0.048 |   4.700 |    4.562 | 
     | I0/Ethernet_input/FIFO/MEM/U2770/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3143                   | AND2X2   | 0.688 |   5.388 |    5.250 | 
     | I0/Ethernet_input/FIFO/MEM/U2755/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n3143                   | MUX2X1   | 0.032 |   5.420 |    5.283 | 
     | I0/Ethernet_input/FIFO/MEM/U2755/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3142                   | MUX2X1   | 0.305 |   5.725 |    5.588 | 
     | I0/Ethernet_input/FIFO/MEM/U2754/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3142                   | INVX1    | 0.001 |   5.726 |    5.588 | 
     | I0/Ethernet_input/FIFO/MEM/U2754/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1591                   | INVX1    | 0.127 |   5.853 |    5.715 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][7]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1591                   | DFFPOSX1 | 0.001 |   5.853 |    5.715 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.138 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.138 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.292 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][7]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.294 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[22][5]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[22][5]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.392
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.714
- Arrival Time                  5.849
= Slack Time                   -0.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.135 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.135 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.020 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.022 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.759 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.764 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.057 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.066 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.245 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.246 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.452 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.453 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.696 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.697 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.870 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.872 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.087 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.088 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NOR2X1   | 0.498 |   3.721 |    3.586 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NAND3X1  | 0.008 |   3.729 |    3.594 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | NAND3X1  | 0.607 |   4.337 |    4.202 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | INVX8    | 0.007 |   4.343 |    4.209 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | INVX8    | 0.277 |   4.621 |    4.486 | 
     | I0/Ethernet_input/FIFO/MEM/U1758/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | AND2X2   | 0.116 |   4.736 |    4.602 | 
     | I0/Ethernet_input/FIFO/MEM/U1758/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2602                   | AND2X2   | 0.650 |   5.387 |    5.252 | 
     | I0/Ethernet_input/FIFO/MEM/U1747/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n2602                   | MUX2X1   | 0.027 |   5.414 |    5.279 | 
     | I0/Ethernet_input/FIFO/MEM/U1747/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2604                   | MUX2X1   | 0.297 |   5.711 |    5.576 | 
     | I0/Ethernet_input/FIFO/MEM/U1746/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2604                   | INVX1    | 0.001 |   5.711 |    5.577 | 
     | I0/Ethernet_input/FIFO/MEM/U1746/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2061                   | INVX1    | 0.137 |   5.849 |    5.714 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[22][5]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n2061                   | DFFPOSX1 | 0.001 |   5.849 |    5.714 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.135 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.135 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.289 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[22][5]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.291 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[17][4]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[17][4]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.395
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.712
- Arrival Time                  5.847
= Slack Time                   -0.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.135 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.135 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.020 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.022 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.759 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.764 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.057 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.066 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.245 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.246 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.452 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.453 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.696 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.697 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.870 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.872 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.087 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.088 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NOR2X1   | 0.498 |   3.721 |    3.586 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NAND3X1  | 0.008 |   3.729 |    3.594 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | NAND3X1  | 0.607 |   4.337 |    4.202 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | INVX8    | 0.007 |   4.343 |    4.209 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | INVX8    | 0.277 |   4.621 |    4.486 | 
     | I0/Ethernet_input/FIFO/MEM/U1673/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | AND2X2   | 0.114 |   4.735 |    4.600 | 
     | I0/Ethernet_input/FIFO/MEM/U1673/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2557                   | AND2X2   | 0.660 |   5.394 |    5.260 | 
     | I0/Ethernet_input/FIFO/MEM/U1664/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n2557                   | MUX2X1   | 0.031 |   5.425 |    5.290 | 
     | I0/Ethernet_input/FIFO/MEM/U1664/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2560                   | MUX2X1   | 0.290 |   5.715 |    5.580 | 
     | I0/Ethernet_input/FIFO/MEM/U1663/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2560                   | INVX1    | 0.000 |   5.716 |    5.581 | 
     | I0/Ethernet_input/FIFO/MEM/U1663/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2100                   | INVX1    | 0.131 |   5.846 |    5.711 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[17][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n2100                   | DFFPOSX1 | 0.001 |   5.847 |    5.712 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.135 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.135 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.289 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[17][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.291 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[8][5]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[8][5]/D                        
(v) checked with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/Shift_Register/shift_stp/parallel_out_
reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.394
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.712
- Arrival Time                  5.846
= Slack Time                   -0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                  |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                              |          |       |   0.000 |   -0.133 | 
     | U5/YPAD                                            |  ^   | clk                                              | PADINC   | 0.000 |   0.000 |   -0.133 | 
     | U5/DI                                              |  ^   | nclk                                             | PADINC   | 0.154 |   0.154 |    0.021 | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  ^   | nclk                                             | DFFSR    | 1.002 |   1.157 |    1.023 | 
     | _stp/parallel_out_reg[5]/CLK                       |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/Shift_Register/shift |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | DFFSR    | 0.845 |   2.001 |    1.868 | 
     | _stp/parallel_out_reg[5]/Q                         |      |                                                  |          |       |         |          | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/A |  v   | I0/Ethernet_input/E_Data_Bus[5]                  | BUFX4    | 0.009 |   2.010 |    1.877 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC22_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.735 |   2.745 |    2.611 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN23_E_Data_Bus_5 | BUFX4    | 0.381 |   3.126 |    2.993 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC24_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX4    | 0.954 |   4.080 |    3.947 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/A |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN25_E_Data_Bus_5 | BUFX2    | 0.303 |   4.383 |    4.250 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC26_E_Data_Bus_5/Y |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | BUFX2    | 1.010 |   5.393 |    5.259 | 
     | I0/Ethernet_input/FIFO/MEM/U1507/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN27_E_Data_Bus_5 | MUX2X1   | 0.084 |   5.477 |    5.343 | 
     | I0/Ethernet_input/FIFO/MEM/U1507/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2465                 | MUX2X1   | 0.236 |   5.713 |    5.579 | 
     | I0/Ethernet_input/FIFO/MEM/U1506/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2465                 | INVX1    | 0.000 |   5.713 |    5.579 | 
     | I0/Ethernet_input/FIFO/MEM/U1506/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2173                 | INVX1    | 0.132 |   5.845 |    5.712 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[8][5]/D       |  v   | I0/Ethernet_input/FIFO/MEM/n2173                 | DFFPOSX1 | 0.001 |   5.846 |    5.712 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                |      |      |          |       |  Time   |   Time   | 
     |------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                            |  ^   | clk  |          |       |   0.000 |    0.133 | 
     | U5/YPAD                                        |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.133 | 
     | U5/DI                                          |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.288 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[8][5]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.290 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[81][3]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[81][3]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.392
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.715
- Arrival Time                  5.848
= Slack Time                   -0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.133 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.133 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.021 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.024 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.760 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.765 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.058 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.067 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.247 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.247 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.453 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.454 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.697 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.699 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.871 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.874 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.088 | 
     | I0/Ethernet_input/FIFO/MEM/U3587/B                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.089 | 
     | I0/Ethernet_input/FIFO/MEM/U3587/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3131                   | NOR2X1   | 0.489 |   3.712 |    3.578 | 
     | I0/Ethernet_input/FIFO/MEM/U3010/C                 |  v   | I0/Ethernet_input/FIFO/MEM/n3131                   | NAND3X1  | 0.010 |   3.721 |    3.588 | 
     | I0/Ethernet_input/FIFO/MEM/U3010/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3277                   | NAND3X1  | 0.297 |   4.018 |    3.885 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC128_n3277/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n3277                   | INVX2    | 0.001 |   4.019 |    3.885 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC128_n3277/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n3141                   | INVX2    | 0.148 |   4.167 |    4.033 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC295_n3141/A       |  v   | I0/Ethernet_input/FIFO/MEM/n3141                   | INVX4    | 0.001 |   4.168 |    4.035 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC295_n3141/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2355_n3141        | INVX4    | 0.149 |   4.317 |    4.184 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC297_n3141/A       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2355_n3141        | INVX4    | 0.017 |   4.334 |    4.201 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC297_n3141/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2357_n3141        | INVX4    | 0.318 |   4.652 |    4.519 | 
     | I0/Ethernet_input/FIFO/MEM/U2770/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2357_n3141        | AND2X2   | 0.048 |   4.700 |    4.566 | 
     | I0/Ethernet_input/FIFO/MEM/U2770/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3143                   | AND2X2   | 0.688 |   5.388 |    5.255 | 
     | I0/Ethernet_input/FIFO/MEM/U2763/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n3143                   | MUX2X1   | 0.023 |   5.411 |    5.278 | 
     | I0/Ethernet_input/FIFO/MEM/U2763/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3147                   | MUX2X1   | 0.307 |   5.718 |    5.585 | 
     | I0/Ethernet_input/FIFO/MEM/U2762/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3147                   | INVX1    | 0.001 |   5.719 |    5.586 | 
     | I0/Ethernet_input/FIFO/MEM/U2762/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1587                   | INVX1    | 0.128 |   5.847 |    5.714 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][3]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1587                   | DFFPOSX1 | 0.001 |   5.848 |    5.715 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.133 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.133 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.288 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][3]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.290 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[20][0]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[20][0]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.391
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.716
- Arrival Time                  5.845
= Slack Time                   -0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.129 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.129 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.025 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.027 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.764 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.769 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.062 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.071 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.250 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.251 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.457 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.458 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.701 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.703 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.875 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.878 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.092 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.094 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NOR2X1   | 0.498 |   3.721 |    3.592 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NAND3X1  | 0.008 |   3.729 |    3.600 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | NAND3X1  | 0.607 |   4.337 |    4.207 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | INVX8    | 0.007 |   4.343 |    4.214 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | INVX8    | 0.277 |   4.621 |    4.491 | 
     | I0/Ethernet_input/FIFO/MEM/U1724/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | AND2X2   | 0.118 |   4.739 |    4.609 | 
     | I0/Ethernet_input/FIFO/MEM/U1724/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2584                   | AND2X2   | 0.648 |   5.387 |    5.258 | 
     | I0/Ethernet_input/FIFO/MEM/U1723/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n2584                   | MUX2X1   | 0.023 |   5.410 |    5.281 | 
     | I0/Ethernet_input/FIFO/MEM/U1723/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2591                   | MUX2X1   | 0.291 |   5.701 |    5.572 | 
     | I0/Ethernet_input/FIFO/MEM/U1722/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2591                   | INVX1    | 0.001 |   5.702 |    5.573 | 
     | I0/Ethernet_input/FIFO/MEM/U1722/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2072                   | INVX1    | 0.142 |   5.845 |    5.715 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[20][0]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n2072                   | DFFPOSX1 | 0.001 |   5.845 |    5.716 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.129 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.129 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.284 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[20][0]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.286 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[81][6]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[81][6]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.392
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.715
- Arrival Time                  5.843
= Slack Time                   -0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.128 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.128 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.026 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.029 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.765 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.770 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.064 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.072 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.252 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.252 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.459 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.459 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.702 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.704 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.876 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.879 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.093 | 
     | I0/Ethernet_input/FIFO/MEM/U3587/B                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.094 | 
     | I0/Ethernet_input/FIFO/MEM/U3587/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3131                   | NOR2X1   | 0.489 |   3.712 |    3.583 | 
     | I0/Ethernet_input/FIFO/MEM/U3010/C                 |  v   | I0/Ethernet_input/FIFO/MEM/n3131                   | NAND3X1  | 0.010 |   3.721 |    3.593 | 
     | I0/Ethernet_input/FIFO/MEM/U3010/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3277                   | NAND3X1  | 0.297 |   4.018 |    3.890 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC128_n3277/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n3277                   | INVX2    | 0.001 |   4.019 |    3.891 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC128_n3277/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n3141                   | INVX2    | 0.148 |   4.167 |    4.039 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC295_n3141/A       |  v   | I0/Ethernet_input/FIFO/MEM/n3141                   | INVX4    | 0.001 |   4.168 |    4.040 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC295_n3141/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2355_n3141        | INVX4    | 0.149 |   4.317 |    4.189 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC297_n3141/A       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2355_n3141        | INVX4    | 0.017 |   4.334 |    4.206 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC297_n3141/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2357_n3141        | INVX4    | 0.318 |   4.652 |    4.524 | 
     | I0/Ethernet_input/FIFO/MEM/U2770/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2357_n3141        | AND2X2   | 0.048 |   4.700 |    4.572 | 
     | I0/Ethernet_input/FIFO/MEM/U2770/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3143                   | AND2X2   | 0.688 |   5.388 |    5.260 | 
     | I0/Ethernet_input/FIFO/MEM/U2757/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n3143                   | MUX2X1   | 0.016 |   5.404 |    5.276 | 
     | I0/Ethernet_input/FIFO/MEM/U2757/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3144                   | MUX2X1   | 0.302 |   5.706 |    5.578 | 
     | I0/Ethernet_input/FIFO/MEM/U2756/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3144                   | INVX1    | 0.001 |   5.707 |    5.579 | 
     | I0/Ethernet_input/FIFO/MEM/U2756/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1590                   | INVX1    | 0.135 |   5.842 |    5.714 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][6]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1590                   | DFFPOSX1 | 0.001 |   5.843 |    5.715 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.128 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.128 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.283 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][6]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.285 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[81][4]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[81][4]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.393
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.714
- Arrival Time                  5.841
= Slack Time                   -0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.127 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.127 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.027 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.030 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.766 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.772 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.065 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.073 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.253 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.253 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.460 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.460 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.703 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.705 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.877 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.880 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.095 | 
     | I0/Ethernet_input/FIFO/MEM/U3587/B                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.095 | 
     | I0/Ethernet_input/FIFO/MEM/U3587/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3131                   | NOR2X1   | 0.489 |   3.712 |    3.585 | 
     | I0/Ethernet_input/FIFO/MEM/U3010/C                 |  v   | I0/Ethernet_input/FIFO/MEM/n3131                   | NAND3X1  | 0.010 |   3.721 |    3.594 | 
     | I0/Ethernet_input/FIFO/MEM/U3010/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3277                   | NAND3X1  | 0.297 |   4.018 |    3.891 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC128_n3277/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n3277                   | INVX2    | 0.001 |   4.019 |    3.892 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC128_n3277/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n3141                   | INVX2    | 0.148 |   4.167 |    4.040 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC295_n3141/A       |  v   | I0/Ethernet_input/FIFO/MEM/n3141                   | INVX4    | 0.001 |   4.168 |    4.041 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC295_n3141/Y       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2355_n3141        | INVX4    | 0.149 |   4.317 |    4.190 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC297_n3141/A       |  ^   | I0/Ethernet_input/FIFO/MEM/FE_OFN2355_n3141        | INVX4    | 0.017 |   4.334 |    4.207 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC297_n3141/Y       |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2357_n3141        | INVX4    | 0.318 |   4.652 |    4.525 | 
     | I0/Ethernet_input/FIFO/MEM/U2770/A                 |  v   | I0/Ethernet_input/FIFO/MEM/FE_OFN2357_n3141        | AND2X2   | 0.048 |   4.700 |    4.573 | 
     | I0/Ethernet_input/FIFO/MEM/U2770/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n3143                   | AND2X2   | 0.688 |   5.388 |    5.261 | 
     | I0/Ethernet_input/FIFO/MEM/U2761/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n3143                   | MUX2X1   | 0.033 |   5.421 |    5.294 | 
     | I0/Ethernet_input/FIFO/MEM/U2761/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3146                   | MUX2X1   | 0.293 |   5.714 |    5.587 | 
     | I0/Ethernet_input/FIFO/MEM/U2760/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n3146                   | INVX1    | 0.000 |   5.714 |    5.587 | 
     | I0/Ethernet_input/FIFO/MEM/U2760/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n1588                   | INVX1    | 0.126 |   5.840 |    5.713 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][4]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n1588                   | DFFPOSX1 | 0.001 |   5.841 |    5.714 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.127 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.127 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.281 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[81][4]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.284 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[17][6]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[17][6]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.391
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.716
- Arrival Time                  5.843
= Slack Time                   -0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.127 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.127 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.028 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.030 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.767 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.772 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.065 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.074 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.253 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.254 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.460 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.461 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.704 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.705 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.878 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.880 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.095 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.096 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NOR2X1   | 0.498 |   3.721 |    3.594 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NAND3X1  | 0.008 |   3.729 |    3.602 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | NAND3X1  | 0.607 |   4.337 |    4.210 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | INVX8    | 0.007 |   4.343 |    4.217 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | INVX8    | 0.277 |   4.621 |    4.494 | 
     | I0/Ethernet_input/FIFO/MEM/U1673/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | AND2X2   | 0.114 |   4.735 |    4.608 | 
     | I0/Ethernet_input/FIFO/MEM/U1673/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2557                   | AND2X2   | 0.660 |   5.394 |    5.268 | 
     | I0/Ethernet_input/FIFO/MEM/U1660/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n2557                   | MUX2X1   | 0.034 |   5.428 |    5.301 | 
     | I0/Ethernet_input/FIFO/MEM/U1660/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2558                   | MUX2X1   | 0.288 |   5.716 |    5.589 | 
     | I0/Ethernet_input/FIFO/MEM/U1659/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2558                   | INVX1    | 0.000 |   5.716 |    5.589 | 
     | I0/Ethernet_input/FIFO/MEM/U1659/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2102                   | INVX1    | 0.126 |   5.842 |    5.716 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[17][6]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n2102                   | DFFPOSX1 | 0.001 |   5.843 |    5.716 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.127 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.127 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.281 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[17][6]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.283 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/Ethernet_input/FIFO/MEM/array_
reg[17][0]/CLK 
Endpoint:   I0/Ethernet_input/FIFO/MEM/array_reg[17][0]/D         (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3]/Q (^) triggered 
by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: osu05
Other End Arrival Time          1.157
- Setup                         0.392
+ Phase Shift                   5.000
- Uncertainty                   0.050
= Required Time                 5.715
- Arrival Time                  5.840
= Slack Time                   -0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                                    |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |          |       |   0.000 |   -0.125 | 
     | U5/YPAD                                            |  ^   | clk                                                | PADINC   | 0.000 |   0.000 |   -0.125 | 
     | U5/DI                                              |  ^   | nclk                                               | PADINC   | 0.154 |   0.154 |    0.029 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | nclk                                               | DFFSR    | 1.002 |   1.157 |    1.032 | 
     | ]/CLK                                              |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/state_reg[3 |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | DFFSR    | 0.737 |   1.894 |    1.768 | 
     | ]/Q                                                |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/state[3]    | INVX4    | 0.005 |   1.899 |    1.774 | 
     | tate_3/A                                           |      |                                                    |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFC125_s |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | INVX4    | 0.293 |   2.192 |    2.067 | 
     | tate_3/Y                                           |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/B       |  v   | I0/Ethernet_input/P_Processor/ERCU_FSM/FE_OFN125_s | NAND2X1  | 0.009 |   2.200 |    2.075 | 
     |                                                    |      | tate_3                                             |          |       |         |          | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U82/Y       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NAND2X1  | 0.180 |   2.380 |    2.255 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/A       |  ^   | I0/Ethernet_input/P_Processor/ERCU_FSM/n62         | NOR2X1   | 0.000 |   2.380 |    2.255 | 
     | I0/Ethernet_input/P_Processor/ERCU_FSM/U80/Y       |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NOR2X1   | 0.206 |   2.587 |    2.462 | 
     | I0/Ethernet_input/P_Processor/U2/A                 |  v   | I0/Ethernet_input/P_Processor/ERCU_w               | NAND3X1  | 0.001 |   2.587 |    2.462 | 
     | I0/Ethernet_input/P_Processor/U2/Y                 |  ^   | I0/Ethernet_input/w_en                             | NAND3X1  | 0.243 |   2.830 |    2.705 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/A              |  ^   | I0/Ethernet_input/w_en                             | INVX2    | 0.002 |   2.832 |    2.707 | 
     | I0/Ethernet_input/FIFO/FE_OFC126_n1/Y              |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | INVX2    | 0.172 |   3.004 |    2.879 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/A                 |  v   | I0/Ethernet_input/FIFO/FE_OFN126_n1                | NAND2X1  | 0.003 |   3.007 |    2.882 | 
     | I0/Ethernet_input/FIFO/MEM/U3588/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NAND2X1  | 0.215 |   3.222 |    3.097 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2984                   | NOR2X1   | 0.001 |   3.223 |    3.098 | 
     | I0/Ethernet_input/FIFO/MEM/U2462/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NOR2X1   | 0.498 |   3.721 |    3.596 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2545                   | NAND3X1  | 0.008 |   3.729 |    3.604 | 
     | I0/Ethernet_input/FIFO/MEM/U1913/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | NAND3X1  | 0.607 |   4.337 |    4.211 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/A       |  ^   | I0/Ethernet_input/FIFO/MEM/n2691                   | INVX8    | 0.007 |   4.343 |    4.218 | 
     | I0/Ethernet_input/FIFO/MEM/FE_OFC129_n2691/Y       |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | INVX8    | 0.277 |   4.621 |    4.496 | 
     | I0/Ethernet_input/FIFO/MEM/U1673/A                 |  v   | I0/Ethernet_input/FIFO/MEM/n2555                   | AND2X2   | 0.114 |   4.735 |    4.609 | 
     | I0/Ethernet_input/FIFO/MEM/U1673/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2557                   | AND2X2   | 0.660 |   5.394 |    5.269 | 
     | I0/Ethernet_input/FIFO/MEM/U1672/S                 |  v   | I0/Ethernet_input/FIFO/MEM/n2557                   | MUX2X1   | 0.018 |   5.412 |    5.287 | 
     | I0/Ethernet_input/FIFO/MEM/U1672/Y                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2564                   | MUX2X1   | 0.286 |   5.698 |    5.573 | 
     | I0/Ethernet_input/FIFO/MEM/U1671/A                 |  ^   | I0/Ethernet_input/FIFO/MEM/n2564                   | INVX1    | 0.000 |   5.698 |    5.573 | 
     | I0/Ethernet_input/FIFO/MEM/U1671/Y                 |  v   | I0/Ethernet_input/FIFO/MEM/n2096                   | INVX1    | 0.141 |   5.840 |    5.715 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[17][0]/D      |  v   | I0/Ethernet_input/FIFO/MEM/n2096                   | DFFPOSX1 | 0.001 |   5.840 |    5.715 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |  Net |   Cell   | Delay | Arrival | Required | 
     |                                                 |      |      |          |       |  Time   |   Time   | 
     |-------------------------------------------------+------+------+----------+-------+---------+----------| 
     | clk                                             |  ^   | clk  |          |       |   0.000 |    0.125 | 
     | U5/YPAD                                         |  ^   | clk  | PADINC   | 0.000 |   0.000 |    0.125 | 
     | U5/DI                                           |  ^   | nclk | PADINC   | 0.154 |   0.154 |    0.279 | 
     | I0/Ethernet_input/FIFO/MEM/array_reg[17][0]/CLK |  ^   | nclk | DFFPOSX1 | 1.002 |   1.157 |    1.282 | 
     +-------------------------------------------------------------------------------------------------------+ 

