æ‚¨çš„é—®é¢˜æ¶‰åŠCPUå¾®æ¶æ„çš„å¤šä¸ªæ ¸å¿ƒå±‚é¢ã€‚æˆ‘å°†é€ä¸€è§£é‡Š**å¯„å­˜å™¨å¼€é”€**ã€**æ—¶é’Ÿæ ‘è®¾è®¡**çš„ç‰©ç†å®ç°ï¼Œä»¥åŠ**è¶…æ ‡é‡ã€ä¹±åºæ‰§è¡Œã€åˆ†æ”¯é¢„æµ‹**å¦‚ä½•ååŒæå‡IPCã€‚

Your question touches on multiple core aspects of CPU microarchitecture. I will explain each one step by step: **register overhead**, **clock tree design** from a physical implementation perspective, and how **superscalar, out-of-order execution, and branch prediction** work together to improve IPC.

---

## ä¸€ã€å¯„å­˜å™¨å¼€é”€ï¼šæµæ°´çº¿çš„"ä»£ä»·"
## I. Register Overhead: The "Cost" of Pipelines

### ğŸ“¦ ä»€ä¹ˆæ˜¯å¯„å­˜å™¨å¼€é”€ï¼Ÿ| What is Register Overhead?

åœ¨æµæ°´çº¿CPUä¸­ï¼Œ**æ¯ä¸ªæµæ°´çº¿é˜¶æ®µä¹‹é—´éƒ½å¿…é¡»æœ‰å¯„å­˜å™¨ï¼ˆFlip-Flopï¼‰æ¥æš‚å­˜ä¸­é—´ç»“æœ**ã€‚å¯„å­˜å™¨å¼€é”€åŒ…å«ä¸‰ä¸ªæ–¹é¢ï¼š

In a pipelined CPU, **registers (Flip-Flops) must be placed between each pipeline stage** to hold intermediate results . Register overhead consists of three aspects:

1. **é¢ç§¯å¼€é”€ (Area Overhead)**ï¼šæ¯ä¸ªå¯„å­˜å™¨ç”±å¤šä¸ªæ™¶ä½“ç®¡æ„æˆï¼Œæµæ°´çº¿è¶Šæ·±ï¼Œéœ€è¦çš„å¯„å­˜å™¨è¶Šå¤šï¼ŒèŠ¯ç‰‡é¢ç§¯è¶Šå¤§ã€‚
   **Area Overhead**: Each register consists of multiple transistors. The deeper the pipeline, the more registers are needed, and the larger the chip area.

2. **å»¶è¿Ÿå¼€é”€ (Latency Overhead)**ï¼šå¯„å­˜å™¨æœ¬èº«æœ‰**æ—¶é’Ÿåˆ°è¾“å‡ºå»¶è¿Ÿï¼ˆClk-to-Q delayï¼‰**å’Œ**å»ºç«‹æ—¶é—´ï¼ˆSetup timeï¼‰**ã€‚å³ä½¿ç»„åˆé€»è¾‘ä¸º0ï¼Œä¿¡å·é€šè¿‡å¯„å­˜å™¨ä¹Ÿéœ€è¦æ—¶é—´ã€‚
   **Latency Overhead**: Registers themselves have **clock-to-Q delay** and **setup time** . Even if combinational logic delay is zero, signals still take time to pass through registers.

3. **åŠŸè€—å¼€é”€ (Power Overhead)**ï¼šæ—¶é’Ÿæ ‘ä¸Šçš„å¯„å­˜å™¨å èŠ¯ç‰‡æ€»åŠŸè€—çš„**40%ä»¥ä¸Š**ã€‚æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œæ‰€æœ‰å¯„å­˜å™¨éƒ½è¦ç¿»è½¬æˆ–ç»´æŒçŠ¶æ€ã€‚
   **Power Overhead**: Registers on the clock tree account for **over 40% of total chip power consumption** . Every clock cycle, all registers either toggle or maintain state.

### ğŸ“Š å¯„å­˜å™¨å¼€é”€çš„é‡åŒ– | Quantifying Register Overhead

| æµæ°´çº¿æ·±åº¦ | å¯„å­˜å™¨æ•°é‡ | é¢ç§¯å¼€é”€ | æ¯çº§å»¶è¿Ÿä¸­å¯„å­˜å™¨å æ¯” |
|-----------|-----------|---------|---------------------|
| 5çº§ (æµ…) | ~5ç»„ | åŸºå‡† | ~10% |
| 14çº§ (ç°ä»£CPU) | ~14ç»„ | 2.8å€ | ~20-25% |
| 31çº§ (Pentium 4) | ~31ç»„ | 6.2å€ | ~40% |

**æ ¸å¿ƒæ´å¯Ÿ**ï¼šæ·±æµæ°´çº¿è™½ç„¶æå‡äº†é¢‘ç‡ï¼Œä½†ä»˜å‡ºçš„ä»£ä»·æ˜¯**æ›´å¤šçš„å¯„å­˜å™¨å¼€é”€**ã€‚è¿™å°±æ˜¯ä¸ºä»€ä¹ˆç°ä»£CPUä¸å†è¿½æ±‚31çº§è¶…æ·±æµæ°´çº¿â€”â€”æ”¶ç›Šè¢«å¯„å­˜å™¨å¼€é”€æŠµæ¶ˆäº†ã€‚

**Core Insight**: While deep pipelines increase frequency, the cost is **greater register overhead**. This is why modern CPUs no longer pursue 31-stage ultra-deep pipelinesâ€”the gains are offset by register overhead.

---

## äºŒã€æ—¶é’Ÿæ ‘è®¾è®¡ï¼šCPUçš„"å¿ƒè·³ç½‘ç»œ"
## II. Clock Tree Design: The CPU's "Heartbeat Network"

### â“ ä¸ºä»€ä¹ˆè¦æœ‰æ—¶é’Ÿæ ‘ï¼Ÿ| Why Do We Need a Clock Tree?

ç°ä»£CPUæœ‰æ•°åäº¿ä¸ªå¯„å­˜å™¨ï¼Œä¸å¯èƒ½ç”¨ä¸€æ ¹å¯¼çº¿æŠŠæ—¶é’Ÿä¿¡å·åŒæ—¶é€åˆ°æ‰€æœ‰å¯„å­˜å™¨â€”â€”è·ç¦»å¤ªé•¿ï¼Œä¿¡å·ä¼šè¡°å‡å’Œåç§»ã€‚å› æ­¤éœ€è¦**æ—¶é’Ÿæ ‘**ï¼šä¸€ç§åˆ†çº§ã€åˆ†å‰çš„æ—¶é’Ÿåˆ†å‘ç½‘ç»œã€‚

Modern CPUs have billions of registers. It's impossible to deliver the clock signal to all registers simultaneously with a single wireâ€”the distance is too long, and signals would attenuate and skew. Hence the need for a **clock tree**: a hierarchical, branched clock distribution network .

### ğŸŒ³ æ—¶é’Ÿæ ‘çš„ç»“æ„ | Clock Tree Structure

```
æ—¶é’Ÿæº (PLL/æ™¶æŒ¯)
    â†“
[æ—¶é’Ÿç¼“å†²å™¨] -- é©±åŠ¨èƒ½åŠ›æ”¾å¤§
    â†“
    â”œâ”€â”€ [ç¼“å†²å™¨] â†’ åŒºåŸŸ1å¯„å­˜å™¨ç»„
    â””â”€â”€ [ç¼“å†²å™¨] â†’ åŒºåŸŸ2å¯„å­˜å™¨ç»„
           â†“
        [ç¼“å†²å™¨] â†’ æ›´ç»†åˆ†çš„å¯„å­˜å™¨ç°‡
```

- **æ—¶é’Ÿç¼“å†²å™¨ (Clock Buffers)**ï¼šé€çº§æ”¾å¤§æ—¶é’Ÿä¿¡å·ï¼Œå¢å¼ºé©±åŠ¨èƒ½åŠ›
- **æ—¶é’Ÿç½‘æ ¼ (Clock Mesh)**ï¼šæ›´é«˜çº§çš„æŠ€æœ¯ï¼Œé¢„å…ˆåœ¨æ•´ä¸ªèŠ¯ç‰‡ä¸Šæ­å»ºç½‘æ ¼çŠ¶æ—¶é’Ÿç½‘ç»œï¼Œå‡å°‘æ—¶é’Ÿåæ–œ

### â±ï¸ æ—¶é’Ÿåæ–œ (Clock Skew) ä¸çº¦æŸ | Clock Skew and Constraints

æ—¶é’Ÿä¿¡å·åˆ°è¾¾ä¸åŒå¯„å­˜å™¨çš„æ—¶é—´å·®ç§°ä¸º**æ—¶é’Ÿåæ–œ**ã€‚å®ƒå¿…é¡»æ»¡è¶³ä¸¥æ ¼çš„æ—¶åºçº¦æŸï¼š

The time difference for the clock signal to reach different registers is called **clock skew**. It must satisfy strict timing constraints :

**å»ºç«‹æ—¶é—´çº¦æŸ (Setup Time Constraint)**ï¼š
```
T > t_setup + t_cq + max(t_logic) - (t_clk2 - t_clk1)
```
- ä¿è¯æ•°æ®åœ¨ä¸‹ä¸€ä¸ªæ—¶é’Ÿæ²¿åˆ°æ¥å‰ç¨³å®š
- Ensures data is stable before the next clock edge

**ä¿æŒæ—¶é—´çº¦æŸ (Hold Time Constraint)**ï¼š
```
t_clk1 + t_cq + min(t_logic) > t_clk2 + t_hold
```
- ä¿è¯æ•°æ®ä¸è¢«è¿‡å¿«è¦†ç›–
- Ensures data isn't overwritten too quickly

### ğŸ’¡ æ—¶é’Ÿé—¨æ§ (Clock Gating)ï¼šé™ä½åŠŸè€—çš„å…³é”®æŠ€æœ¯ | Clock Gating: Key Technique for Power Reduction

ä¸ºäº†é™ä½æ—¶é’Ÿæ ‘åŠŸè€—ï¼ˆå èŠ¯ç‰‡æ€»åŠŸè€—40%ä»¥ä¸Šï¼‰ï¼Œç°ä»£CPUå¹¿æ³›é‡‡ç”¨**æ—¶é’Ÿé—¨æ§**ï¼š

To reduce clock tree power consumption (over 40% of total chip power), modern CPUs widely use **clock gating** :

- **åŸç†**ï¼šå½“å¯„å­˜å™¨æ¨¡å—ç©ºé—²æ—¶ï¼Œå…³é—­å…¶æ—¶é’Ÿä¿¡å·
  **Principle**: When a register module is idle, its clock signal is shut off
- **å®ç°**ï¼šæ’å…¥"é—¨æ§æ—¶é’Ÿå•å…ƒ"ï¼ˆANDé—¨ + é”å­˜å™¨ï¼‰
  **Implementation**: Insert "clock gating cells" (AND gate + latch)
- **æ”¶ç›Š**ï¼šåŠ¨æ€åŠŸè€—ä¸æ—¶é’Ÿç¿»è½¬é¢‘ç‡æˆæ­£æ¯”ï¼Œå…³æ‰æ—¶é’Ÿâ‰ˆå…³æ‰åŠŸè€—
  **Benefit**: Dynamic power is proportional to clock toggle frequency; turning off the clock â‰ˆ turning off power

**å¯„å­˜å™¨èšç±» (Register Clustering)** æŠ€æœ¯è¿›ä¸€æ­¥ä¼˜åŒ–ï¼šå°†æ´»åŠ¨æ¨¡å¼ç›¸ä¼¼çš„å¯„å­˜å™¨æ”¾åœ¨ä¸€èµ·ï¼Œå…±ç”¨é—¨æ§ä¿¡å·ï¼Œå¯ä½¿æ—¶é’Ÿæ ‘åŠŸè€—é™ä½**20-31%**ã€‚

**Register Clustering** technology further optimizes this: placing registers with similar activity patterns together, sharing gating signals, can reduce clock tree power consumption by **20-31%** .

---

## ä¸‰ã€è¶…æ ‡é‡ã€ä¹±åºæ‰§è¡Œã€åˆ†æ”¯é¢„æµ‹å¦‚ä½•æå‡IPCï¼Ÿ
## III. How Superscalar, Out-of-Order, and Branch Prediction Improve IPC

IPCï¼ˆInstructions Per Cycleï¼‰æ˜¯CPUæ€§èƒ½çš„æ ¸å¿ƒæŒ‡æ ‡ã€‚è¿™ä¸‰ä¸ªæŠ€æœ¯ä»ä¸åŒç»´åº¦æå‡IPCã€‚

IPC (Instructions Per Cycle) is the core metric of CPU performance. These three technologies improve IPC from different dimensions.

### ğŸš€ 1. è¶…æ ‡é‡ (Superscalar)ï¼šæ¨ªå‘æ‰©å±•
### 1. Superscalar: Horizontal Scaling

**é—®é¢˜**ï¼šä¼ ç»Ÿå•å‘å°„CPUæ¯ä¸ªå‘¨æœŸåªèƒ½æ‰§è¡Œ1æ¡æŒ‡ä»¤ã€‚
**Problem**: Traditional single-issue CPUs can only execute 1 instruction per cycle.

**è§£å†³æ–¹æ¡ˆ**ï¼šè¶…æ ‡é‡è®¾è®¡è®©CPUæ¯å‘¨æœŸ**å–æŒ‡ã€è§£ç ã€å‘å°„ã€æ‰§è¡Œå¤šæ¡æŒ‡ä»¤**ã€‚
**Solution**: Superscalar design allows the CPU to **fetch, decode, issue, and execute multiple instructions per cycle** .

**ç¡¬ä»¶å®ç°**ï¼š
- å¤šä¸ªæ‰§è¡Œå•å…ƒå¹¶è¡Œï¼ˆå¤šä¸ªALUã€å¤šä¸ªFPUã€å¤šä¸ªLoad/Storeå•å…ƒï¼‰
- å¤šå¥—å–æŒ‡/è§£ç é€»è¾‘
- ä¿ç•™ç«™ï¼ˆReservation Stationsï¼‰åŒæ—¶è·Ÿè¸ªå¤šæ¡æŒ‡ä»¤

**Hardware Implementation**:
- Multiple execution units in parallel (multiple ALUs, multiple FPUs, multiple Load/Store units) 
- Multiple fetch/decode logic sets
- Reservation stations tracking multiple instructions simultaneously

**IPCæå‡**ï¼šç†è®ºä¸Šï¼Œ4å‘å°„è¶…æ ‡é‡å¤„ç†å™¨IPCå¯è¾¾4ã€‚å®é™…å—ä¾èµ–å…³ç³»é™åˆ¶ï¼Œæ–‡ä¸­å®ç°çš„RISC-Vè¶…æ ‡é‡å¤„ç†å™¨IPCå¯è¾¾**0.746-1.476**ã€‚

**IPC Improvement**: Theoretically, a 4-issue superscalar processor can achieve IPC of 4. In practice, limited by dependencies, the RISC-V superscalar processor implemented in the paper achieves IPC of **0.746-1.476** .

### ğŸ”€ 2. ä¹±åºæ‰§è¡Œ (Out-of-Order)ï¼šæ¶ˆé™¤"å‡ä¾èµ–"é˜»å¡
### 2. Out-of-Order Execution: Eliminating "False Dependency" Stalls

**é—®é¢˜**ï¼šç¨‹åºä»£ç ä¸­å­˜åœ¨å„ç§ä¾èµ–ï¼Œå¦‚æœä¸¥æ ¼æŒ‰é¡ºåºæ‰§è¡Œï¼Œä¸€æ—¦ä¸€æ¡æŒ‡ä»¤ç­‰å¾…æ•°æ®ï¼Œåé¢æ•´ä¸ªæµæ°´çº¿éƒ½ä¼šåœé¡¿ã€‚
**Problem**: Programs have various dependencies. If execution is strictly in-order, once one instruction waits for data, the entire pipeline stalls.

**è§£å†³æ–¹æ¡ˆ**ï¼šä¹±åºæ‰§è¡Œè®©CPU**åŠ¨æ€è°ƒåº¦æŒ‡ä»¤**â€”â€”ä¸ç­‰å¾…é˜»å¡æŒ‡ä»¤ï¼Œå…ˆæ‰§è¡Œåé¢å·²ç»å°±ç»ªçš„ç‹¬ç«‹æŒ‡ä»¤ã€‚
**Solution**: Out-of-order execution lets the CPU **dynamically schedule instructions**â€”without waiting for blocked instructions, it executes subsequent independent instructions that are ready .

**å…³é”®ç¡¬ä»¶ç»„ä»¶**ï¼š
- **é‡æ’åºç¼“å†²åŒº (ROB, Reorder Buffer)**ï¼šè·Ÿè¸ªæŒ‡ä»¤çŠ¶æ€ï¼Œä¿è¯æœ€ç»ˆæäº¤é¡ºåºä¸ç¨‹åºä¸€è‡´
- **ä¿ç•™ç«™ (Reservation Stations)**ï¼šæš‚å­˜ç­‰å¾…æ‰§è¡Œçš„æŒ‡ä»¤ï¼Œç›‘æ§æ“ä½œæ•°å°±ç»ªçŠ¶æ€
- **å¯„å­˜å™¨é‡å‘½å (Register Renaming)**ï¼šæ¶ˆé™¤å‡ä¾èµ–ï¼ˆWAW/WARï¼‰

**Key Hardware Components**:
- **Reorder Buffer (ROB)**: Tracks instruction status, ensuring final commit order matches the program 
- **Reservation Stations**: Temporarily store instructions waiting for execution, monitoring operand readiness
- **Register Renaming**: Eliminates false dependencies (WAW/WAR)

**IPCæå‡**ï¼šé€šè¿‡å¡«æ»¡æœ¬æ¥ä¼š"æ°”æ³¡"çš„æµæ°´çº¿å‘¨æœŸï¼Œæ˜¾è‘—æå‡IPCã€‚

**IPC Improvement**: By filling pipeline cycles that would otherwise be "bubbles," significantly improving IPC.

### ğŸ¯ 3. åˆ†æ”¯é¢„æµ‹ (Branch Prediction)ï¼šä¿æŒæµæ°´çº¿æ»¡è´Ÿè·
### 3. Branch Prediction: Keeping the Pipeline Full

**é—®é¢˜**ï¼šé‡åˆ°åˆ†æ”¯æŒ‡ä»¤æ—¶ï¼Œå¿…é¡»ç­‰æ¡ä»¶è®¡ç®—ç»“æœæ‰çŸ¥é“ä¸‹ä¸€æ­¥å»å“ªã€‚å¦‚æœç­‰å¾…ï¼Œæµæ°´çº¿ä¼šåœé¡¿ã€‚
**Problem**: When encountering a branch instruction, you must wait for the condition result to know where to go next. If you wait, the pipeline stalls.

**è§£å†³æ–¹æ¡ˆ**ï¼šåˆ†æ”¯é¢„æµ‹**çŒœæµ‹**åˆ†æ”¯èµ°å‘ï¼Œå¹¶**æŠ•æœºæ‰§è¡Œ**é¢„æµ‹è·¯å¾„çš„æŒ‡ä»¤ã€‚
**Solution**: Branch prediction **guesses** the branch direction and **speculatively executes** instructions on the predicted path .

**ç¡¬ä»¶å®ç°**ï¼š
- **åˆ†æ”¯ç›®æ ‡ç¼“å†²åŒº (BTB)**ï¼šè®°å½•ä¹‹å‰åˆ†æ”¯çš„ç›®æ ‡åœ°å€
- **åˆ†æ”¯å†å²è¡¨ (BHT)**ï¼šè®°å½•åˆ†æ”¯çš„å†å²èµ°å‘æ¨¡å¼
- **ä¸¤çº§è‡ªé€‚åº”é¢„æµ‹å™¨**ï¼šæ ¹æ®å…¨å±€/å±€éƒ¨å†å²åŠ¨æ€é¢„æµ‹

**Hardware Implementation**:
- **Branch Target Buffer (BTB)**: Records target addresses of previous branches
- **Branch History Table (BHT)**: Records historical branch direction patterns
- **Two-level adaptive predictors**: Dynamically predict based on global/local history

**é¢„æµ‹é”™è¯¯çš„ä»£ä»·**ï¼šéœ€è¦**æ¸…ç©ºæµæ°´çº¿**ï¼Œä¸¢å¼ƒæ‰€æœ‰æŠ•æœºæ‰§è¡Œçš„æŒ‡ä»¤ï¼Œä»æ­£ç¡®è·¯å¾„é‡æ–°å¼€å§‹ã€‚è¿™ä¸ªä»£ä»·â‰ˆ**æµæ°´çº¿æ·±åº¦**ã€‚
**Cost of Misprediction**: Requires **flushing the pipeline**, discarding all speculatively executed instructions, and restarting from the correct path . This cost â‰ˆ **pipeline depth**.

**ä¼˜åŒ–æŠ€æœ¯**ï¼šæ¢å¤å…³é”®è¯¯é¢„æµ‹ï¼ˆRCMï¼‰æœºåˆ¶å¯å°†IPCæå‡**10.05%**ã€‚
**Optimization Technique**: Recovery Critical Misprediction (RCM) mechanism can improve IPC by **10.05%** .

---

## å››ã€ä¸‰è€…çš„ååŒå·¥ä½œï¼šä¸€ä¸ªå®Œæ•´çš„æµæ°´çº¿å‘¨æœŸ
## IV. The Synergy: A Complete Pipeline Cycle

è®©æˆ‘ä»¬ç”¨ä¸€ä¸ªä¾‹å­å±•ç¤ºè¿™ä¸‰ä¸ªæŠ€æœ¯å¦‚ä½•ååŒæå‡IPCï¼š

Let's use an example to show how these three technologies work together to improve IPC:

**å‡è®¾ç¨‹åºä»£ç **ï¼š
```
1:  load  R1, [addr]      ; ä»å†…å­˜åŠ è½½æ•°æ®åˆ°R1ï¼ˆé•¿å»¶è¿Ÿï¼‰
2:  add   R2, R1, R3      ; ä¾èµ–R1ï¼Œå¿…é¡»ç­‰å¾…
3:  sub   R4, R5, R6      ; ç‹¬ç«‹æŒ‡ä»¤
4:  mul   R7, R8, R9      ; ç‹¬ç«‹æŒ‡ä»¤
5:  beq   R10, R11, L1    ; åˆ†æ”¯æŒ‡ä»¤
6:  or    R12, R13, R14   ; åˆ†æ”¯åçš„æŒ‡ä»¤
```

### ğŸ”„ æ‰§è¡Œæµç¨‹ | Execution Flow

**å‘¨æœŸ1**ï¼š
- è¶…æ ‡é‡å–æŒ‡å•å…ƒåŒæ—¶å–æŒ‡ä»¤1ã€2ã€3ã€4
- Superscalar fetch unit simultaneously fetches instructions 1, 2, 3, 4

**å‘¨æœŸ2**ï¼š
- æŒ‡ä»¤1è¿›å…¥æ‰§è¡Œå•å…ƒï¼ˆè®¿å­˜ï¼Œé•¿å»¶è¿Ÿï¼‰
- æŒ‡ä»¤2å‘ç°ä¾èµ–R1ï¼Œè¿›å…¥ä¿ç•™ç«™ç­‰å¾…
- **ä¹±åºæ‰§è¡Œ**ï¼šæŒ‡ä»¤3ã€4ç›´æ¥å‘å°„åˆ°ALUæ‰§è¡Œï¼ˆä¸ç­‰å¾…æŒ‡ä»¤1ï¼ï¼‰
- Instruction 1 enters execution unit (memory access, long latency)
- Instruction 2 finds dependency on R1, enters reservation station to wait
- **Out-of-order**: Instructions 3 and 4 are directly issued to ALU (no waiting for instruction 1!)

**å‘¨æœŸ3**ï¼š
- **åˆ†æ”¯é¢„æµ‹**ï¼šé¢„æµ‹beqä¸º"ä¸è·³è½¬"
- æŒ‡ä»¤5ï¼ˆbeqï¼‰å‘å°„ï¼ŒåŒæ—¶**æŠ•æœºæ‰§è¡Œ**æŒ‡ä»¤6
- **Branch prediction**: Predicts beq as "not taken"
- Instruction 5 (beq) issues, while **speculatively executing** instruction 6

**å‘¨æœŸ4**ï¼š
- æŒ‡ä»¤1å®Œæˆï¼Œå”¤é†’æŒ‡ä»¤2
- æŒ‡ä»¤2å‘å°„æ‰§è¡Œ
- åˆ†æ”¯ç»“æœè®¡ç®—ï¼šå¦‚æœé¢„æµ‹æ­£ç¡®ï¼ŒæŒ‡ä»¤6å·²æå‰æ‰§è¡Œï¼Œæµæ°´çº¿æ»¡è´Ÿè·ï¼›å¦‚æœé”™è¯¯ï¼Œæ¸…ç©ºæµæ°´çº¿ï¼Œä»L1é‡æ–°å–æŒ‡
- Instruction 1 completes, wakes instruction 2
- Instruction 2 issues and executes
- Branch result computed: If prediction correct, instruction 6 already executed ahead, pipeline full; if wrong, flush pipeline, restart fetch from L1

### ğŸ“Š IPCæå‡æ•ˆæœé‡åŒ– | Quantified IPC Improvement

| åœºæ™¯ | å®Œæˆè¿™6æ¡æŒ‡ä»¤æ‰€éœ€å‘¨æœŸ | IPC |
|------|----------------------|-----|
| å•å‘å°„ã€é¡ºåºã€æ— åˆ†æ”¯é¢„æµ‹ | å‡è®¾æ¯æŒ‡ä»¤1å‘¨æœŸ+åˆ†æ”¯ç­‰å¾…+ä¾èµ–ç­‰å¾… â‰ˆ 10å‘¨æœŸ | 0.6 |
| 4å‘å°„ã€ä¹±åºã€åˆ†æ”¯é¢„æµ‹ | å¦‚ä¸Šæµç¨‹ â‰ˆ 4-5å‘¨æœŸ | 1.2-1.5 |

**æå‡å¹…åº¦**ï¼š2-2.5å€ï¼

**Improvement**: 2-2.5x!

---

## äº”ã€æ€»ç»“ï¼šä¸‰ç§æŠ€æœ¯å„å¸å…¶èŒ
## V. Summary: Each Technology Has Its Role

| æŠ€æœ¯ | è§£å†³çš„é—®é¢˜ | æå‡IPCçš„æœºåˆ¶ | ç¡¬ä»¶ä»£ä»· |
|------|-----------|--------------|---------|
| **è¶…æ ‡é‡** | æ‰§è¡Œå•å…ƒé—²ç½® | æ¯å‘¨æœŸåšæ›´å¤šå·¥ä½œ | å¤šä¸ªæ‰§è¡Œå•å…ƒã€å¤šå¥—å–æŒ‡è§£ç  |
| **ä¹±åºæ‰§è¡Œ** | ä¾èµ–å¯¼è‡´çš„ç­‰å¾… | å¡«æ»¡ç©ºé—²å‘¨æœŸ | ROBã€ä¿ç•™ç«™ã€é‡å‘½åå¯„å­˜å™¨ |
| **åˆ†æ”¯é¢„æµ‹** | æ§åˆ¶æµä¸ç¡®å®šæ€§ | ä¿æŒæµæ°´çº¿æ»¡è´Ÿè· | BTBã€BHTã€é¢„æµ‹å™¨ã€è¯¯é¢„æµ‹æ¢å¤ |

**ä¸‰è€…å…³ç³»**ï¼š
- **è¶…æ ‡é‡**æä¾›**å®½åº¦**ï¼ˆæ¯å‘¨æœŸåšå¤šå°‘ï¼‰
- **ä¹±åºæ‰§è¡Œ**æä¾›**æ·±åº¦å¡«å……**ï¼ˆå¦‚ä½•åˆ©ç”¨ç­‰å¾…æ—¶é—´ï¼‰
- **åˆ†æ”¯é¢„æµ‹**æä¾›**æ–¹å‘ä¿è¯**ï¼ˆç¡®ä¿å¡«è¿›å»çš„æŒ‡ä»¤å¤§æ¦‚ç‡æ˜¯å¯¹çš„ï¼‰

**The Relationship**:
- **Superscalar** provides **width** (how much to do per cycle)
- **Out-of-order** provides **depth filling** (how to utilize waiting time)
- **Branch prediction** provides **direction assurance** (ensuring filled instructions are likely correct)

è¿™ä¸‰å¤§æŠ€æœ¯å…±åŒå°†ç°ä»£CPUçš„IPCä»æ—©æœŸçš„~0.5æå‡åˆ°å¦‚ä»Šçš„**2-4ç”šè‡³æ›´é«˜**ï¼ŒåŒæ—¶å…è®¸æµæ°´çº¿æ·±è¾¾**14-19çº§**è€Œä¿æŒé«˜æ•ˆã€‚

These three technologies together have elevated modern CPU IPC from the early ~0.5 to today's **2-4 or even higher**, while allowing pipelines as deep as **14-19 stages** to remain efficient.

---

å¸Œæœ›è¿™ä¸ªä»**ç‰©ç†å®ç°åˆ°æ¶æ„ååŒ**çš„å®Œæ•´è§£é‡Šï¼Œè®©ä½ å¯¹CPUçš„å¾®è§‚ä¸–ç•Œæœ‰äº†æ›´ç«‹ä½“çš„ç†è§£ã€‚å¦‚æœ‰ä»»ä½•éƒ¨åˆ†éœ€è¦è¿›ä¸€æ­¥æ·±å…¥ï¼Œè¯·éšæ—¶å‘Šè¯‰æˆ‘ï¼
