
*** Running vivado
    with args -log clk_wiz_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_1.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source clk_wiz_1.tcl -notrace
create_project: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.371 ; gain = 17.027 ; free physical = 827 ; free virtual = 12579
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1245.762 ; gain = 72.000 ; free physical = 527 ; free virtual = 12377
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [/home/harshad/Project/git/AJIT_Ethernet/boards/v0/ip/ClkWiz156_25MHz/ClockingWizFor156_25MHz/ClockingWizFor156_25MHz.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_clk_wiz' [/home/harshad/Project/git/AJIT_Ethernet/boards/v0/ip/ClkWiz156_25MHz/ClockingWizFor156_25MHz/ClockingWizFor156_25MHz.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/home/harshad/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_clk_wiz' (4#1) [/home/harshad/Project/git/AJIT_Ethernet/boards/v0/ip/ClkWiz156_25MHz/ClockingWizFor156_25MHz/ClockingWizFor156_25MHz.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1' (5#1) [/home/harshad/Project/git/AJIT_Ethernet/boards/v0/ip/ClkWiz156_25MHz/ClockingWizFor156_25MHz/ClockingWizFor156_25MHz.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.262 ; gain = 112.500 ; free physical = 491 ; free virtual = 12347
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.262 ; gain = 112.500 ; free physical = 490 ; free virtual = 12347
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1698.574 ; gain = 1.000 ; free physical = 149 ; free virtual = 11998
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1698.574 ; gain = 524.812 ; free physical = 161 ; free virtual = 12049
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1698.574 ; gain = 524.812 ; free physical = 158 ; free virtual = 12047
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1698.574 ; gain = 524.812 ; free physical = 149 ; free virtual = 12038
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1698.574 ; gain = 524.812 ; free physical = 146 ; free virtual = 12035
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1698.574 ; gain = 524.812 ; free physical = 143 ; free virtual = 12033
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.574 ; gain = 539.812 ; free physical = 107 ; free virtual = 11616
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.574 ; gain = 539.812 ; free physical = 103 ; free virtual = 11616
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 1722.590 ; gain = 548.828 ; free physical = 93 ; free virtual = 11614
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1722.590 ; gain = 548.828 ; free physical = 123 ; free virtual = 11616
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1722.590 ; gain = 548.828 ; free physical = 123 ; free virtual = 11616
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1722.590 ; gain = 548.828 ; free physical = 122 ; free virtual = 11615
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1722.590 ; gain = 548.828 ; free physical = 121 ; free virtual = 11615
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1722.590 ; gain = 548.828 ; free physical = 121 ; free virtual = 11615
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1722.590 ; gain = 548.828 ; free physical = 121 ; free virtual = 11615

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUFDS     |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1722.590 ; gain = 548.828 ; free physical = 122 ; free virtual = 11616
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 1741.590 ; gain = 622.219 ; free physical = 148 ; free virtual = 11582
