#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb95870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb95a00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xb872d0 .functor NOT 1, L_0xbedc40, C4<0>, C4<0>, C4<0>;
L_0xbeda20 .functor XOR 2, L_0xbed8c0, L_0xbed980, C4<00>, C4<00>;
L_0xbedb30 .functor XOR 2, L_0xbeda20, L_0xbeda90, C4<00>, C4<00>;
v0xbe67e0_0 .net *"_ivl_10", 1 0, L_0xbeda90;  1 drivers
v0xbe68e0_0 .net *"_ivl_12", 1 0, L_0xbedb30;  1 drivers
v0xbe69c0_0 .net *"_ivl_2", 1 0, L_0xbe9b00;  1 drivers
v0xbe6a80_0 .net *"_ivl_4", 1 0, L_0xbed8c0;  1 drivers
v0xbe6b60_0 .net *"_ivl_6", 1 0, L_0xbed980;  1 drivers
v0xbe6c90_0 .net *"_ivl_8", 1 0, L_0xbeda20;  1 drivers
v0xbe6d70_0 .net "a", 0 0, v0xbe2250_0;  1 drivers
v0xbe6e10_0 .net "b", 0 0, v0xbe22f0_0;  1 drivers
v0xbe6eb0_0 .net "c", 0 0, v0xbe2390_0;  1 drivers
v0xbe6f50_0 .var "clk", 0 0;
v0xbe6ff0_0 .net "d", 0 0, v0xbe24d0_0;  1 drivers
v0xbe7090_0 .net "out_pos_dut", 0 0, L_0xbed740;  1 drivers
v0xbe7130_0 .net "out_pos_ref", 0 0, L_0xbe8660;  1 drivers
v0xbe71d0_0 .net "out_sop_dut", 0 0, L_0xbeb1e0;  1 drivers
v0xbe7270_0 .net "out_sop_ref", 0 0, L_0xbbca00;  1 drivers
v0xbe7310_0 .var/2u "stats1", 223 0;
v0xbe73b0_0 .var/2u "strobe", 0 0;
v0xbe7450_0 .net "tb_match", 0 0, L_0xbedc40;  1 drivers
v0xbe7520_0 .net "tb_mismatch", 0 0, L_0xb872d0;  1 drivers
v0xbe75c0_0 .net "wavedrom_enable", 0 0, v0xbe27a0_0;  1 drivers
v0xbe7690_0 .net "wavedrom_title", 511 0, v0xbe2840_0;  1 drivers
L_0xbe9b00 .concat [ 1 1 0 0], L_0xbe8660, L_0xbbca00;
L_0xbed8c0 .concat [ 1 1 0 0], L_0xbe8660, L_0xbbca00;
L_0xbed980 .concat [ 1 1 0 0], L_0xbed740, L_0xbeb1e0;
L_0xbeda90 .concat [ 1 1 0 0], L_0xbe8660, L_0xbbca00;
L_0xbedc40 .cmp/eeq 2, L_0xbe9b00, L_0xbedb30;
S_0xb95b90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xb95a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb876b0 .functor AND 1, v0xbe2390_0, v0xbe24d0_0, C4<1>, C4<1>;
L_0xb87a90 .functor NOT 1, v0xbe2250_0, C4<0>, C4<0>, C4<0>;
L_0xb87e70 .functor NOT 1, v0xbe22f0_0, C4<0>, C4<0>, C4<0>;
L_0xb880f0 .functor AND 1, L_0xb87a90, L_0xb87e70, C4<1>, C4<1>;
L_0xba0400 .functor AND 1, L_0xb880f0, v0xbe2390_0, C4<1>, C4<1>;
L_0xbbca00 .functor OR 1, L_0xb876b0, L_0xba0400, C4<0>, C4<0>;
L_0xbe7ae0 .functor NOT 1, v0xbe22f0_0, C4<0>, C4<0>, C4<0>;
L_0xbe7b50 .functor OR 1, L_0xbe7ae0, v0xbe24d0_0, C4<0>, C4<0>;
L_0xbe7c60 .functor AND 1, v0xbe2390_0, L_0xbe7b50, C4<1>, C4<1>;
L_0xbe7d20 .functor NOT 1, v0xbe2250_0, C4<0>, C4<0>, C4<0>;
L_0xbe7df0 .functor OR 1, L_0xbe7d20, v0xbe22f0_0, C4<0>, C4<0>;
L_0xbe7e60 .functor AND 1, L_0xbe7c60, L_0xbe7df0, C4<1>, C4<1>;
L_0xbe7fe0 .functor NOT 1, v0xbe22f0_0, C4<0>, C4<0>, C4<0>;
L_0xbe8050 .functor OR 1, L_0xbe7fe0, v0xbe24d0_0, C4<0>, C4<0>;
L_0xbe7f70 .functor AND 1, v0xbe2390_0, L_0xbe8050, C4<1>, C4<1>;
L_0xbe81e0 .functor NOT 1, v0xbe2250_0, C4<0>, C4<0>, C4<0>;
L_0xbe82e0 .functor OR 1, L_0xbe81e0, v0xbe24d0_0, C4<0>, C4<0>;
L_0xbe83a0 .functor AND 1, L_0xbe7f70, L_0xbe82e0, C4<1>, C4<1>;
L_0xbe8550 .functor XNOR 1, L_0xbe7e60, L_0xbe83a0, C4<0>, C4<0>;
v0xb86c00_0 .net *"_ivl_0", 0 0, L_0xb876b0;  1 drivers
v0xb87000_0 .net *"_ivl_12", 0 0, L_0xbe7ae0;  1 drivers
v0xb873e0_0 .net *"_ivl_14", 0 0, L_0xbe7b50;  1 drivers
v0xb877c0_0 .net *"_ivl_16", 0 0, L_0xbe7c60;  1 drivers
v0xb87ba0_0 .net *"_ivl_18", 0 0, L_0xbe7d20;  1 drivers
v0xb87f80_0 .net *"_ivl_2", 0 0, L_0xb87a90;  1 drivers
v0xb88200_0 .net *"_ivl_20", 0 0, L_0xbe7df0;  1 drivers
v0xbe07c0_0 .net *"_ivl_24", 0 0, L_0xbe7fe0;  1 drivers
v0xbe08a0_0 .net *"_ivl_26", 0 0, L_0xbe8050;  1 drivers
v0xbe0980_0 .net *"_ivl_28", 0 0, L_0xbe7f70;  1 drivers
v0xbe0a60_0 .net *"_ivl_30", 0 0, L_0xbe81e0;  1 drivers
v0xbe0b40_0 .net *"_ivl_32", 0 0, L_0xbe82e0;  1 drivers
v0xbe0c20_0 .net *"_ivl_36", 0 0, L_0xbe8550;  1 drivers
L_0x7fc64cc50018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xbe0ce0_0 .net *"_ivl_38", 0 0, L_0x7fc64cc50018;  1 drivers
v0xbe0dc0_0 .net *"_ivl_4", 0 0, L_0xb87e70;  1 drivers
v0xbe0ea0_0 .net *"_ivl_6", 0 0, L_0xb880f0;  1 drivers
v0xbe0f80_0 .net *"_ivl_8", 0 0, L_0xba0400;  1 drivers
v0xbe1060_0 .net "a", 0 0, v0xbe2250_0;  alias, 1 drivers
v0xbe1120_0 .net "b", 0 0, v0xbe22f0_0;  alias, 1 drivers
v0xbe11e0_0 .net "c", 0 0, v0xbe2390_0;  alias, 1 drivers
v0xbe12a0_0 .net "d", 0 0, v0xbe24d0_0;  alias, 1 drivers
v0xbe1360_0 .net "out_pos", 0 0, L_0xbe8660;  alias, 1 drivers
v0xbe1420_0 .net "out_sop", 0 0, L_0xbbca00;  alias, 1 drivers
v0xbe14e0_0 .net "pos0", 0 0, L_0xbe7e60;  1 drivers
v0xbe15a0_0 .net "pos1", 0 0, L_0xbe83a0;  1 drivers
L_0xbe8660 .functor MUXZ 1, L_0x7fc64cc50018, L_0xbe7e60, L_0xbe8550, C4<>;
S_0xbe1720 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xb95a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xbe2250_0 .var "a", 0 0;
v0xbe22f0_0 .var "b", 0 0;
v0xbe2390_0 .var "c", 0 0;
v0xbe2430_0 .net "clk", 0 0, v0xbe6f50_0;  1 drivers
v0xbe24d0_0 .var "d", 0 0;
v0xbe25c0_0 .var/2u "fail", 0 0;
v0xbe2660_0 .var/2u "fail1", 0 0;
v0xbe2700_0 .net "tb_match", 0 0, L_0xbedc40;  alias, 1 drivers
v0xbe27a0_0 .var "wavedrom_enable", 0 0;
v0xbe2840_0 .var "wavedrom_title", 511 0;
E_0xb941e0/0 .event negedge, v0xbe2430_0;
E_0xb941e0/1 .event posedge, v0xbe2430_0;
E_0xb941e0 .event/or E_0xb941e0/0, E_0xb941e0/1;
S_0xbe1a50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xbe1720;
 .timescale -12 -12;
v0xbe1c90_0 .var/2s "i", 31 0;
E_0xb94080 .event posedge, v0xbe2430_0;
S_0xbe1d90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xbe1720;
 .timescale -12 -12;
v0xbe1f90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xbe2070 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xbe1720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xbe2a20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xb95a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xbe8810 .functor NOT 1, v0xbe22f0_0, C4<0>, C4<0>, C4<0>;
L_0xbe89b0 .functor AND 1, v0xbe2250_0, L_0xbe8810, C4<1>, C4<1>;
L_0xbe8a90 .functor NOT 1, v0xbe2390_0, C4<0>, C4<0>, C4<0>;
L_0xbe8c10 .functor AND 1, L_0xbe89b0, L_0xbe8a90, C4<1>, C4<1>;
L_0xbe8d50 .functor NOT 1, v0xbe24d0_0, C4<0>, C4<0>, C4<0>;
L_0xbe8ed0 .functor AND 1, L_0xbe8c10, L_0xbe8d50, C4<1>, C4<1>;
L_0xbe9020 .functor NOT 1, v0xbe2250_0, C4<0>, C4<0>, C4<0>;
L_0xbe91a0 .functor AND 1, L_0xbe9020, v0xbe22f0_0, C4<1>, C4<1>;
L_0xbe92b0 .functor NOT 1, v0xbe2390_0, C4<0>, C4<0>, C4<0>;
L_0xbe9320 .functor AND 1, L_0xbe91a0, L_0xbe92b0, C4<1>, C4<1>;
L_0xbe9490 .functor NOT 1, v0xbe24d0_0, C4<0>, C4<0>, C4<0>;
L_0xbe9500 .functor AND 1, L_0xbe9320, L_0xbe9490, C4<1>, C4<1>;
L_0xbe9630 .functor OR 1, L_0xbe8ed0, L_0xbe9500, C4<0>, C4<0>;
L_0xbe9740 .functor NOT 1, v0xbe2250_0, C4<0>, C4<0>, C4<0>;
L_0xbe95c0 .functor NOT 1, v0xbe22f0_0, C4<0>, C4<0>, C4<0>;
L_0xbe9830 .functor AND 1, L_0xbe9740, L_0xbe95c0, C4<1>, C4<1>;
L_0xbe99d0 .functor AND 1, L_0xbe9830, v0xbe2390_0, C4<1>, C4<1>;
L_0xbe9a90 .functor NOT 1, v0xbe24d0_0, C4<0>, C4<0>, C4<0>;
L_0xbe9ba0 .functor AND 1, L_0xbe99d0, L_0xbe9a90, C4<1>, C4<1>;
L_0xbe9cb0 .functor OR 1, L_0xbe9630, L_0xbe9ba0, C4<0>, C4<0>;
L_0xbe9e70 .functor NOT 1, v0xbe2250_0, C4<0>, C4<0>, C4<0>;
L_0xbe9ee0 .functor NOT 1, v0xbe22f0_0, C4<0>, C4<0>, C4<0>;
L_0xbea010 .functor AND 1, L_0xbe9e70, L_0xbe9ee0, C4<1>, C4<1>;
L_0xbea120 .functor NOT 1, v0xbe2390_0, C4<0>, C4<0>, C4<0>;
L_0xbea260 .functor AND 1, L_0xbea010, L_0xbea120, C4<1>, C4<1>;
L_0xbea370 .functor AND 1, L_0xbea260, v0xbe24d0_0, C4<1>, C4<1>;
L_0xbea510 .functor OR 1, L_0xbe9cb0, L_0xbea370, C4<0>, C4<0>;
L_0xbea620 .functor NOT 1, v0xbe2250_0, C4<0>, C4<0>, C4<0>;
L_0xbea780 .functor NOT 1, v0xbe22f0_0, C4<0>, C4<0>, C4<0>;
L_0xbea7f0 .functor AND 1, L_0xbea620, L_0xbea780, C4<1>, C4<1>;
L_0xbeaa00 .functor AND 1, L_0xbea7f0, v0xbe24d0_0, C4<1>, C4<1>;
L_0xbeaac0 .functor AND 1, L_0xbeaa00, v0xbe2390_0, C4<1>, C4<1>;
L_0xbeac90 .functor OR 1, L_0xbea510, L_0xbeaac0, C4<0>, C4<0>;
L_0xbeada0 .functor AND 1, v0xbe2250_0, v0xbe22f0_0, C4<1>, C4<1>;
L_0xbeaf30 .functor AND 1, L_0xbeada0, v0xbe2390_0, C4<1>, C4<1>;
L_0xbeaff0 .functor AND 1, L_0xbeaf30, v0xbe24d0_0, C4<1>, C4<1>;
L_0xbeb1e0 .functor OR 1, L_0xbeac90, L_0xbeaff0, C4<0>, C4<0>;
L_0xbeb340 .functor NOT 1, v0xbe2250_0, C4<0>, C4<0>, C4<0>;
L_0xbeb0b0 .functor NOT 1, v0xbe22f0_0, C4<0>, C4<0>, C4<0>;
L_0xbeb120 .functor OR 1, L_0xbeb340, L_0xbeb0b0, C4<0>, C4<0>;
L_0xbeb690 .functor OR 1, L_0xbeb120, v0xbe2390_0, C4<0>, C4<0>;
L_0xbeb750 .functor OR 1, L_0xbeb690, v0xbe24d0_0, C4<0>, C4<0>;
L_0xbeb970 .functor NOT 1, v0xbe22f0_0, C4<0>, C4<0>, C4<0>;
L_0xbeb9e0 .functor OR 1, v0xbe2250_0, L_0xbeb970, C4<0>, C4<0>;
L_0xbebc10 .functor OR 1, L_0xbeb9e0, v0xbe2390_0, C4<0>, C4<0>;
L_0xbebcd0 .functor OR 1, L_0xbebc10, v0xbe24d0_0, C4<0>, C4<0>;
L_0xbebf10 .functor AND 1, L_0xbeb750, L_0xbebcd0, C4<1>, C4<1>;
L_0xbec020 .functor OR 1, v0xbe2250_0, v0xbe22f0_0, C4<0>, C4<0>;
L_0xbec430 .functor NOT 1, v0xbe2390_0, C4<0>, C4<0>, C4<0>;
L_0xbec6b0 .functor OR 1, L_0xbec020, L_0xbec430, C4<0>, C4<0>;
L_0xbec960 .functor OR 1, L_0xbec6b0, v0xbe24d0_0, C4<0>, C4<0>;
L_0xbecc30 .functor AND 1, L_0xbebf10, L_0xbec960, C4<1>, C4<1>;
L_0xbecef0 .functor OR 1, v0xbe2250_0, v0xbe22f0_0, C4<0>, C4<0>;
L_0xbed170 .functor OR 1, L_0xbecef0, v0xbe2390_0, C4<0>, C4<0>;
L_0xbed3f0 .functor NOT 1, v0xbe24d0_0, C4<0>, C4<0>, C4<0>;
L_0xbed460 .functor OR 1, L_0xbed170, L_0xbed3f0, C4<0>, C4<0>;
L_0xbed740 .functor AND 1, L_0xbecc30, L_0xbed460, C4<1>, C4<1>;
v0xbe2be0_0 .net *"_ivl_0", 0 0, L_0xbe8810;  1 drivers
v0xbe2cc0_0 .net *"_ivl_10", 0 0, L_0xbe8ed0;  1 drivers
v0xbe2da0_0 .net *"_ivl_100", 0 0, L_0xbec960;  1 drivers
v0xbe2e90_0 .net *"_ivl_102", 0 0, L_0xbecc30;  1 drivers
v0xbe2f70_0 .net *"_ivl_104", 0 0, L_0xbecef0;  1 drivers
v0xbe30a0_0 .net *"_ivl_106", 0 0, L_0xbed170;  1 drivers
v0xbe3180_0 .net *"_ivl_108", 0 0, L_0xbed3f0;  1 drivers
v0xbe3260_0 .net *"_ivl_110", 0 0, L_0xbed460;  1 drivers
v0xbe3340_0 .net *"_ivl_12", 0 0, L_0xbe9020;  1 drivers
v0xbe34b0_0 .net *"_ivl_14", 0 0, L_0xbe91a0;  1 drivers
v0xbe3590_0 .net *"_ivl_16", 0 0, L_0xbe92b0;  1 drivers
v0xbe3670_0 .net *"_ivl_18", 0 0, L_0xbe9320;  1 drivers
v0xbe3750_0 .net *"_ivl_2", 0 0, L_0xbe89b0;  1 drivers
v0xbe3830_0 .net *"_ivl_20", 0 0, L_0xbe9490;  1 drivers
v0xbe3910_0 .net *"_ivl_22", 0 0, L_0xbe9500;  1 drivers
v0xbe39f0_0 .net *"_ivl_24", 0 0, L_0xbe9630;  1 drivers
v0xbe3ad0_0 .net *"_ivl_26", 0 0, L_0xbe9740;  1 drivers
v0xbe3cc0_0 .net *"_ivl_28", 0 0, L_0xbe95c0;  1 drivers
v0xbe3da0_0 .net *"_ivl_30", 0 0, L_0xbe9830;  1 drivers
v0xbe3e80_0 .net *"_ivl_32", 0 0, L_0xbe99d0;  1 drivers
v0xbe3f60_0 .net *"_ivl_34", 0 0, L_0xbe9a90;  1 drivers
v0xbe4040_0 .net *"_ivl_36", 0 0, L_0xbe9ba0;  1 drivers
v0xbe4120_0 .net *"_ivl_38", 0 0, L_0xbe9cb0;  1 drivers
v0xbe4200_0 .net *"_ivl_4", 0 0, L_0xbe8a90;  1 drivers
v0xbe42e0_0 .net *"_ivl_40", 0 0, L_0xbe9e70;  1 drivers
v0xbe43c0_0 .net *"_ivl_42", 0 0, L_0xbe9ee0;  1 drivers
v0xbe44a0_0 .net *"_ivl_44", 0 0, L_0xbea010;  1 drivers
v0xbe4580_0 .net *"_ivl_46", 0 0, L_0xbea120;  1 drivers
v0xbe4660_0 .net *"_ivl_48", 0 0, L_0xbea260;  1 drivers
v0xbe4740_0 .net *"_ivl_50", 0 0, L_0xbea370;  1 drivers
v0xbe4820_0 .net *"_ivl_52", 0 0, L_0xbea510;  1 drivers
v0xbe4900_0 .net *"_ivl_54", 0 0, L_0xbea620;  1 drivers
v0xbe49e0_0 .net *"_ivl_56", 0 0, L_0xbea780;  1 drivers
v0xbe4cd0_0 .net *"_ivl_58", 0 0, L_0xbea7f0;  1 drivers
v0xbe4db0_0 .net *"_ivl_6", 0 0, L_0xbe8c10;  1 drivers
v0xbe4e90_0 .net *"_ivl_60", 0 0, L_0xbeaa00;  1 drivers
v0xbe4f70_0 .net *"_ivl_62", 0 0, L_0xbeaac0;  1 drivers
v0xbe5050_0 .net *"_ivl_64", 0 0, L_0xbeac90;  1 drivers
v0xbe5130_0 .net *"_ivl_66", 0 0, L_0xbeada0;  1 drivers
v0xbe5210_0 .net *"_ivl_68", 0 0, L_0xbeaf30;  1 drivers
v0xbe52f0_0 .net *"_ivl_70", 0 0, L_0xbeaff0;  1 drivers
v0xbe53d0_0 .net *"_ivl_74", 0 0, L_0xbeb340;  1 drivers
v0xbe54b0_0 .net *"_ivl_76", 0 0, L_0xbeb0b0;  1 drivers
v0xbe5590_0 .net *"_ivl_78", 0 0, L_0xbeb120;  1 drivers
v0xbe5670_0 .net *"_ivl_8", 0 0, L_0xbe8d50;  1 drivers
v0xbe5750_0 .net *"_ivl_80", 0 0, L_0xbeb690;  1 drivers
v0xbe5830_0 .net *"_ivl_82", 0 0, L_0xbeb750;  1 drivers
v0xbe5910_0 .net *"_ivl_84", 0 0, L_0xbeb970;  1 drivers
v0xbe59f0_0 .net *"_ivl_86", 0 0, L_0xbeb9e0;  1 drivers
v0xbe5ad0_0 .net *"_ivl_88", 0 0, L_0xbebc10;  1 drivers
v0xbe5bb0_0 .net *"_ivl_90", 0 0, L_0xbebcd0;  1 drivers
v0xbe5c90_0 .net *"_ivl_92", 0 0, L_0xbebf10;  1 drivers
v0xbe5d70_0 .net *"_ivl_94", 0 0, L_0xbec020;  1 drivers
v0xbe5e50_0 .net *"_ivl_96", 0 0, L_0xbec430;  1 drivers
v0xbe5f30_0 .net *"_ivl_98", 0 0, L_0xbec6b0;  1 drivers
v0xbe6010_0 .net "a", 0 0, v0xbe2250_0;  alias, 1 drivers
v0xbe60b0_0 .net "b", 0 0, v0xbe22f0_0;  alias, 1 drivers
v0xbe61a0_0 .net "c", 0 0, v0xbe2390_0;  alias, 1 drivers
v0xbe6290_0 .net "d", 0 0, v0xbe24d0_0;  alias, 1 drivers
v0xbe6380_0 .net "out_pos", 0 0, L_0xbed740;  alias, 1 drivers
v0xbe6440_0 .net "out_sop", 0 0, L_0xbeb1e0;  alias, 1 drivers
S_0xbe65c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xb95a00;
 .timescale -12 -12;
E_0xb7c9f0 .event anyedge, v0xbe73b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xbe73b0_0;
    %nor/r;
    %assign/vec4 v0xbe73b0_0, 0;
    %wait E_0xb7c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xbe1720;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe25c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe2660_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xbe1720;
T_4 ;
    %wait E_0xb941e0;
    %load/vec4 v0xbe2700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbe25c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xbe1720;
T_5 ;
    %wait E_0xb94080;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %wait E_0xb94080;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %wait E_0xb94080;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %wait E_0xb94080;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %wait E_0xb94080;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %wait E_0xb94080;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %wait E_0xb94080;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %wait E_0xb94080;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %wait E_0xb94080;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %wait E_0xb94080;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %wait E_0xb94080;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %wait E_0xb94080;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %wait E_0xb94080;
    %load/vec4 v0xbe25c0_0;
    %store/vec4 v0xbe2660_0, 0, 1;
    %fork t_1, S_0xbe1a50;
    %jmp t_0;
    .scope S_0xbe1a50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbe1c90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xbe1c90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xb94080;
    %load/vec4 v0xbe1c90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbe1c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xbe1c90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xbe1720;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb941e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xbe24d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbe22f0_0, 0;
    %assign/vec4 v0xbe2250_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xbe25c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xbe2660_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb95a00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe6f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe73b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xb95a00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xbe6f50_0;
    %inv;
    %store/vec4 v0xbe6f50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xb95a00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xbe2430_0, v0xbe7520_0, v0xbe6d70_0, v0xbe6e10_0, v0xbe6eb0_0, v0xbe6ff0_0, v0xbe7270_0, v0xbe71d0_0, v0xbe7130_0, v0xbe7090_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xb95a00;
T_9 ;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xb95a00;
T_10 ;
    %wait E_0xb941e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbe7310_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbe7310_0, 4, 32;
    %load/vec4 v0xbe7450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbe7310_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbe7310_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbe7310_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xbe7270_0;
    %load/vec4 v0xbe7270_0;
    %load/vec4 v0xbe71d0_0;
    %xor;
    %load/vec4 v0xbe7270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbe7310_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbe7310_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xbe7130_0;
    %load/vec4 v0xbe7130_0;
    %load/vec4 v0xbe7090_0;
    %xor;
    %load/vec4 v0xbe7130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbe7310_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xbe7310_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbe7310_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response20/top_module.sv";
