 URL : "https://github.com/ashleyjr/Verilog/issues/2" TITLE : create test generators BODY : pull together random assembly. when running on model and end rtl should get same result