--**********************************************************
-- Experiment 8 - 4.1(d)
--	Author: C. A. Snyder
--			  M. Bbela
--			  B. Rutledge
--	
--	File:	reaction_rng.vhd
--
--	Design units:
--		ENTITY reaction_rng
--		ARCHITECTURE rng_arch
--
--	Purpose: random number generator (between 1 and 7) 
--				for reaction timer
--
--	Library/Package:
--		ieee.std_logic_1164
--		ieee.std_logic_unsigned
--
--
--	Software/Version:
--		Simulated by: Altera Quartus v13.0
--		Synthesized by: Altera Quartus v13.0
--
--	Revisiom History:
--		Version 1.0:
--		Date: 11/10/2015
--		Comments: Original
--**********************************************************

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY reaction_rng IS 
	PORT( 
		rng_clk : IN std_logic;
		rng_cheatTime : OUT std_logic_vector (2 DOWNTO 0)
	);
END reaction_rng;

ARCHITECTURE rng_arch OF reaction_rng IS
	BEGIN
END rng_arch;