

================================================================
== Synthesis Summary Report of 'cyclicPrefixRemoval'
================================================================
+ General Information: 
    * Date:           Sun May 14 18:14:36 2023
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        cpr
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |        Modules        | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |        & Loops        | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ cyclicPrefixRemoval  |     -|  1.87|        1|  10.000|         -|        2|     -|        no|     -|   -|  78 (~0%)|  224 (~0%)|    -|
    +-----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | z        | 0x10   | 32    | W      | Data signal of z                 |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| inpstream | both          | 64    | 1      | 1      |
| oupstream | both          | 64    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+---------------------------------+
| Argument  | Direction | Datatype                        |
+-----------+-----------+---------------------------------+
| inpstream | in        | stream<std::complex<float>, 0>& |
| oupstream | out       | stream<std::complex<float>, 0>& |
| z         | in        | int                             |
+-----------+-----------+---------------------------------+

* SW-to-HW Mapping
+-----------+---------------+-----------+-----------------------------+
| Argument  | HW Interface  | HW Type   | HW Info                     |
+-----------+---------------+-----------+-----------------------------+
| inpstream | inpstream     | interface |                             |
| oupstream | oupstream     | interface |                             |
| z         | s_axi_control | register  | name=z offset=0x10 range=32 |
+-----------+---------------+-----------+-----------------------------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------+------------------------------------------------+
| Type      | Options               | Location                                       |
+-----------+-----------------------+------------------------------------------------+
| interface | axis port=inpstream   | ../cpr.cpp:6 in cyclicprefixremoval, inpstream |
| interface | axis port=oupstream   | ../cpr.cpp:7 in cyclicprefixremoval, oupstream |
| interface | s_axilite port=z      | ../cpr.cpp:8 in cyclicprefixremoval, z         |
| interface | s_axilite port=return | ../cpr.cpp:9 in cyclicprefixremoval, return    |
+-----------+-----------------------+------------------------------------------------+


