

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_VITIS_LOOP_30_1'
================================================================
* Date:           Tue Oct 21 19:35:40 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.492 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |       32|       32|         3|          2|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    138|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     82|    -|
|Memory           |        0|    -|      11|      4|    -|
|Multiplexer      |        -|    -|       0|     95|    -|
|Register         |        -|    -|      83|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      94|    319|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_6ns_8s_13_1_1_U1  |mul_6ns_8s_13_1_1  |        0|   0|  0|  41|    0|
    |mul_6ns_8s_13_1_1_U2  |mul_6ns_8s_13_1_1  |        0|   0|  0|  41|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   0|  0|  82|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Kvalues_U  |cordiccart2pol_Pipeline_VITIS_LOOP_30_1_Kvalues_ROM_AUTO_1R  |        0|  6|   2|    0|    16|    6|     1|           96|
    |angles_U   |cordiccart2pol_Pipeline_VITIS_LOOP_30_1_angles_ROM_AUTO_1R   |        0|  5|   2|    0|    16|    5|     1|           80|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                             |        0| 11|   4|    0|    32|   11|     2|          176|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_247_p2         |         +|   0|  0|  14|          13|          13|
    |add_ln41_fu_258_p2         |         +|   0|  0|  14|          13|          13|
    |current_theta_2_fu_268_p2  |         +|   0|  0|  15|           8|           8|
    |i_fu_167_p2                |         +|   0|  0|  13|           4|           1|
    |current_theta_1_fu_252_p2  |         -|   0|  0|  15|           8|           8|
    |sub_ln35_fu_242_p2         |         -|   0|  0|  14|          13|          13|
    |sub_ln42_fu_263_p2         |         -|   0|  0|  14|          13|          13|
    |icmp_ln30_fu_173_p2        |      icmp|   0|  0|  13|           4|           2|
    |current_theta_2_out        |    select|   0|  0|   8|           1|           8|
    |current_x_fu_329_p3        |    select|   0|  0|   8|           1|           8|
    |current_y_fu_302_p3        |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 138|          80|          97|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load          |   9|          2|    4|          8|
    |current_theta5_fu_72              |   9|          2|    8|         16|
    |current_x_12_fu_64                |   9|          2|    8|         16|
    |current_y_14_fu_68                |   9|          2|    8|         16|
    |i1_fu_60                          |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  95|         21|   37|         75|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |angles_load_reg_411               |   5|   0|    5|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |current_theta5_fu_72              |   8|   0|    8|          0|
    |current_x_12_fu_64                |   8|   0|    8|          0|
    |current_x_12_load_reg_394         |   8|   0|    8|          0|
    |current_y_14_fu_68                |   8|   0|    8|          0|
    |current_y_14_load_reg_399         |   8|   0|    8|          0|
    |i1_fu_60                          |   4|   0|    4|          0|
    |icmp_ln30_reg_390                 |   1|   0|    1|          0|
    |mul_ln35_reg_416                  |  13|   0|   13|          0|
    |mul_ln36_reg_422                  |  13|   0|   13|          0|
    |tmp_4_reg_404                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  83|   0|   83|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_30_1|  return value|
|select_ln18                 |   in|    7|     ap_none|                              select_ln18|        scalar|
|y_new                       |   in|    8|     ap_none|                                    y_new|        scalar|
|x_new                       |   in|    8|     ap_none|                                    x_new|        scalar|
|current_theta_2_out         |  out|    8|      ap_vld|                      current_theta_2_out|       pointer|
|current_theta_2_out_ap_vld  |  out|    1|      ap_vld|                      current_theta_2_out|       pointer|
|x_new_1_out                 |  out|    8|      ap_vld|                              x_new_1_out|       pointer|
|x_new_1_out_ap_vld          |  out|    1|      ap_vld|                              x_new_1_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

