// Seed: 2518859852
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_7;
  supply1 id_8 = id_7 != id_8;
  wire id_9;
  assign module_1.type_5 = 0;
endmodule
module module_0 (
    input wor id_0,
    input uwire id_1,
    input supply0 id_2
);
  tri0 id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  always @(id_4 or posedge 1) id_4 = 1;
  always @(negedge module_1[1 : 1'd0]) $display;
endmodule
