Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_testing_1narrow_wrapper_xst.prj"
Verilog Include Directory          : {"/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vsx475tff1759-1
Output File Name                   : "../implementation/system_testing_1narrow_wrapper.ngc"

---- Source Options
Top Module Name                    : system_testing_1narrow_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v1_00_b
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
WARNING:HDLCompiler:443 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 378: Function get_reg_file_area does not always return a value.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" into library proc_common_v1_00_b
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd" into library proc_common_v1_00_b
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v1_00_b
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_c/hdl/vhdl/ipif_pkg.vhd" into library ipif_common_v1_00_c
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_c/hdl/vhdl/interrupt_control.vhd" into library ipif_common_v1_00_c
Parsing entity <interrupt_control>.
Parsing architecture <implementation> of entity <interrupt_control>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_c/hdl/vhdl/ipif_steer.vhd" into library ipif_common_v1_00_c
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/reset_mir.vhd" into library opb_ipif_v3_00_a
Parsing entity <reset_mir>.
Parsing architecture <implementation> of entity <reset_mir>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd" into library opb_ipif_v3_00_a
Parsing entity <opb_bam>.
Parsing architecture <implementation> of entity <opb_bam>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_ipif.vhd" into library opb_ipif_v3_00_a
Parsing entity <opb_ipif>.
Parsing architecture <imp> of entity <opb_ipif>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_a/hdl/vhdl/bram_if.vhd" into library bram_if_cntlr_v1_00_a
Parsing entity <bram_if>.
Parsing architecture <implementation> of entity <bram_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_bram_if_cntlr_v1_00_a/hdl/vhdl/opb_bram_if_cntlr.vhd" into library opb_bram_if_cntlr_v1_00_a
Parsing entity <opb_bram_if_cntlr>.
Parsing architecture <implementation> of entity <opb_bram_if_cntlr>.
Parsing VHDL file "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system_testing_1narrow_wrapper.vhd" into library work
Parsing entity <system_testing_1narrow_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_testing_1narrow_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_testing_1narrow_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <opb_bram_if_cntlr> (architecture <implementation>) with generics from library <opb_bram_if_cntlr_v1_00_a>.

Elaborating entity <opb_ipif> (architecture <imp>) with generics from library <opb_ipif_v3_00_a>.

Elaborating entity <opb_bam> (architecture <implementation>) with generics from library <opb_ipif_v3_00_a>.

Elaborating entity <pselect> (architecture <imp>) with generics from library <proc_common_v1_00_b>.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" Line 114: <muxcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd" Line 1003: Assignment to opb_select_s0_d1 ignored, since the identifier is never used

Elaborating entity <pselect> (architecture <imp>) with generics from library <proc_common_v1_00_b>.

Elaborating entity <IPIF_Steer> (architecture <IMP>) with generics from library <ipif_common_v1_00_c>.
WARNING:HDLCompiler:92 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd" Line 1335: bus2ip_cs_enable_s0 should be on the sensitivity list of the process

Elaborating entity <bram_if> (architecture <implementation>) with generics from library <bram_if_cntlr_v1_00_a>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_testing_1narrow_wrapper>.
    Related source file is "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system_testing_1narrow_wrapper.vhd".
    Summary:
	no macro.
Unit <system_testing_1narrow_wrapper> synthesized.

Synthesizing Unit <opb_bram_if_cntlr>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_bram_if_cntlr_v1_00_a/hdl/vhdl/opb_bram_if_cntlr.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_BASEADDR = "00000001000000000000000000000000"
        C_HIGHADDR = "00000001000000000000111111111111"
        C_INCLUDE_BURST_SUPPORT = 0
        C_OPB_DWIDTH = 32
        C_OPB_AWIDTH = 32
        C_OPB_CLK_PERIOD_PS = 10000
WARNING:Xst:37 - Detected unknown constraint/property "SPECIAL". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "ADDR_SLICE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "NUM_WRITE_ENABLES". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "AWIDTH". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "DWIDTH". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <OPB_Clk>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <OPB_Rst>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_bram_if_cntlr_v1_00_a/hdl/vhdl/opb_bram_if_cntlr.vhd" line 602: Output port <Bus2IP_CE> of the instance <I_opb_ipif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_bram_if_cntlr_v1_00_a/hdl/vhdl/opb_bram_if_cntlr.vhd" line 602: Output port <Bus2IP_Burst> of the instance <I_opb_ipif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_bram_if_cntlr_v1_00_a/hdl/vhdl/opb_bram_if_cntlr.vhd" line 602: Output port <Device_Intr> of the instance <I_opb_ipif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_bram_if_cntlr_v1_00_a/hdl/vhdl/opb_bram_if_cntlr.vhd" line 659: Output port <IP2Bus_RdAck> of the instance <I_BRAM_CONTROLLER> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ip2bus_rdack>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <opb_bram_if_cntlr> synthesized.

Synthesizing Unit <opb_ipif>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_ipif.vhd".
        C_ARD_ID_ARRAY = (120)
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000001000000000000000000000000","0000000000000000000000000000000000000001000000000000111111111111")
        C_ARD_DWIDTH_ARRAY = (32)
        C_ARD_NUM_CE_ARRAY = (1)
        C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0),(0,0,0,0,0,0),(0,0,0,0,0,0))
        C_PIPELINE_MODEL = 4
        C_DEV_BLK_ID = 1
        C_DEV_MIR_ENABLE = 0
        C_AWIDTH = 32
        C_DWIDTH = 32
        C_FAMILY = "virtexe"
        C_IP_INTR_MODE_ARRAY = (1,1)
        C_INCLUDE_DEV_ISC = 0
        C_INCLUDE_DEV_IID = 0
        C_DEV_BURST_ENABLE = 0
    Summary:
	no macro.
Unit <opb_ipif> synthesized.

Synthesizing Unit <opb_bam>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd".
        C_ARD_ID_ARRAY = (120)
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000001000000000000000000000000","0000000000000000000000000000000000000001000000000000111111111111")
        C_ARD_DWIDTH_ARRAY = (32)
        C_ARD_NUM_CE_ARRAY = (1)
        C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0),(0,0,0,0,0,0),(0,0,0,0,0,0))
        C_PIPELINE_MODEL = 4
        C_DEV_BLK_ID = 1
        C_DEV_MIR_ENABLE = 0
        C_AWIDTH = 32
        C_DWIDTH = 32
        C_FAMILY = "virtexe"
        C_IP_INTR_MODE_ARRAY = (1,1)
        C_INCLUDE_DEV_ISC = 0
        C_INCLUDE_DEV_IID = 0
        C_DEV_BURST_ENABLE = 0
WARNING:Xst:647 - Input <IP2Bus_Intr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_seqAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd" line 1260: Output port <Rd_Data_Out> of the instance <I_STEER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd" line 1284: Output port <Wr_Data_Out> of the instance <I_MIRROR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd" line 1284: Output port <BE_Out> of the instance <I_MIRROR> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Device_Intr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <sln_retry_s2>.
    Found 1-bit register for signal <sln_errack_s2>.
    Found 1-bit register for signal <sln_toutsup_s2>.
    Found 32-bit register for signal <sln_dbus_s2>.
    Found 1-bit register for signal <postedwrack_s2>.
    Found 1-bit register for signal <inh_cs_wnot_pw>.
    Found 1-bit register for signal <sln_xferack_s2>.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <opb_bam> synthesized.

Synthesizing Unit <pselect_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
        C_AB = 20
        C_AW = 32
        C_BAR = "00000001000000000000000000000000"
WARNING:Xst:647 - Input <A<20:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <pselect_1> synthesized.

Synthesizing Unit <pselect_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
        C_AB = 0
        C_AW = 12
        C_BAR = "000000000000"
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pselect_2> synthesized.

Synthesizing Unit <IPIF_Steer>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_c/hdl/vhdl/ipif_steer.vhd".
        C_DWIDTH = 32
        C_SMALLEST = 32
        C_AWIDTH = 32
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Decode_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <IPIF_Steer> synthesized.

Synthesizing Unit <bram_if>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_a/hdl/vhdl/bram_if.vhd".
        C_IPIF_AWIDTH = 32
        C_IPIF_DWIDTH = 32
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IP2Bus_RdAck_i>.
    Found 1-bit register for signal <read_enable_dly1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <bram_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 10
 1-bit register                                        : 9
 32-bit register                                       : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system_testing_1narrow_wrapper> ...

Optimizing unit <opb_bam> ...

Optimizing unit <pselect_1> ...

Optimizing unit <bram_if> ...
WARNING:Xst:1710 - FF/Latch <testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_errack_s2> (without init value) has a constant value of 0 in block <system_testing_1narrow_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_retry_s2> (without init value) has a constant value of 0 in block <system_testing_1narrow_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_toutsup_s2> (without init value) has a constant value of 0 in block <system_testing_1narrow_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <testing_1narrow/I_BRAM_CONTROLLER/read_enable_dly1> of sequential type is unconnected in block <system_testing_1narrow_wrapper>.
WARNING:Xst:2677 - Node <testing_1narrow/I_BRAM_CONTROLLER/IP2Bus_RdAck_i> of sequential type is unconnected in block <system_testing_1narrow_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_testing_1narrow_wrapper, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_testing_1narrow_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 86
#      GND                         : 1
#      LUT2                        : 4
#      LUT3                        : 33
#      LUT4                        : 9
#      LUT6                        : 34
#      MUXCY                       : 5
# FlipFlops/Latches                : 36
#      FD                          : 36

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  595200     0%  
 Number of Slice LUTs:                   80  out of  297600     0%  
    Number used as Logic:                80  out of  297600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     80
   Number with an unused Flip Flop:      44  out of     80    55%  
   Number with an unused LUT:             0  out of     80     0%  
   Number of fully used LUT-FF pairs:    36  out of     80    45%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         212
 Number of bonded IOBs:                   0  out of    840     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
bram_clk                           | NONE(testing_1narrow/ip2bus_rdack)| 36    |
-----------------------------------+-----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.245ns (Maximum Frequency: 803.091MHz)
   Minimum input arrival time before clock: 2.443ns
   Maximum output required time after clock: 1.087ns
   Maximum combinational path delay: 1.589ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'bram_clk'
  Clock period: 1.245ns (frequency: 803.091MHz)
  Total number of paths / destination ports: 137 / 35
-------------------------------------------------------------------------
Delay:               1.245ns (Levels of Logic = 1)
  Source:            testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2 (FF)
  Destination:       testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2 (FF)
  Source Clock:      bram_clk rising
  Destination Clock: bram_clk rising

  Data Path: testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2 to testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              35   0.375   0.791  testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2 (testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2)
     LUT6:I2->O            1   0.068   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2_rstpot (testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2_rstpot)
     FD:D                      0.011          testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2
    ----------------------------------------
    Total                      1.245ns (0.454ns logic, 0.791ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bram_clk'
  Total number of paths / destination ports: 857 / 36
-------------------------------------------------------------------------
Offset:              2.443ns (Levels of Logic = 8)
  Source:            opb_abus<0> (PAD)
  Destination:       testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2 (FF)
  Destination Clock: bram_clk rising

  Data Path: opb_abus<0> to testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.068   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/lut_out<0>1 (testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/lut_out<0>)
     MUXCY:S->O            1   0.290   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[0].MUXCY_I (testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<1>)
     MUXCY:CI->O           1   0.020   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[1].MUXCY_I (testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<2>)
     MUXCY:CI->O           1   0.020   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[2].MUXCY_I (testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<3>)
     MUXCY:CI->O           1   0.020   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[3].MUXCY_I (testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<4>)
     MUXCY:CI->O          41   0.220   0.646  testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[4].MUXCY_I (testing_1narrow/I_opb_ipif/OPB_BAM_I/devicesel_s0)
     LUT2:I0->O            1   0.068   0.775  testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2_rstpot_SW0 (N6)
     LUT6:I1->O            1   0.068   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2_rstpot (testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2_rstpot)
     FD:D                      0.011          testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2
    ----------------------------------------
    Total                      2.443ns (1.022ns logic, 1.421ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bram_clk'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              1.087ns (Levels of Logic = 1)
  Source:            testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2 (FF)
  Destination:       sln_xferack (PAD)
  Source Clock:      bram_clk rising

  Data Path: testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2 to sln_xferack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              35   0.375   0.644  testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2 (testing_1narrow/I_opb_ipif/OPB_BAM_I/sln_xferack_s2)
     LUT2:I0->O            0   0.068   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/Sln_xferAck1 (sln_xferack)
    ----------------------------------------
    Total                      1.087ns (0.443ns logic, 0.644ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 180 / 72
-------------------------------------------------------------------------
Delay:               1.589ns (Levels of Logic = 7)
  Source:            opb_abus<0> (PAD)
  Destination:       bram_wen<0> (PAD)

  Data Path: opb_abus<0> to bram_wen<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.068   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/lut_out<0>1 (testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/lut_out<0>)
     MUXCY:S->O            1   0.290   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[0].MUXCY_I (testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<1>)
     MUXCY:CI->O           1   0.020   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[1].MUXCY_I (testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<2>)
     MUXCY:CI->O           1   0.020   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[2].MUXCY_I (testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<3>)
     MUXCY:CI->O           1   0.020   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[3].MUXCY_I (testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<4>)
     MUXCY:CI->O          41   0.220   0.646  testing_1narrow/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[4].MUXCY_I (testing_1narrow/I_opb_ipif/OPB_BAM_I/devicesel_s0)
     LUT2:I0->O            0   0.068   0.000  testing_1narrow/I_opb_ipif/OPB_BAM_I/bus2ip_cs_s01 (bram_en)
    ----------------------------------------
    Total                      1.589ns (0.943ns logic, 0.646ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock bram_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bram_clk       |    1.245|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.50 secs
 
--> 


Total memory usage is 430748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    8 (   0 filtered)

