Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> Reading design: pwm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pwm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pwm"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : pwm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\vboxuser\Documents\FPGA\PWM\pwm.v" into library work
Parsing module <pwm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pwm>.

Elaborating module <IBUFGDS(DIFF_TERM="FALSE",IOSTANDARD="LVDS_25")>.
WARNING:HDLCompiler:413 - "C:\Users\vboxuser\Documents\FPGA\PWM\pwm.v" Line 28: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\vboxuser\Documents\FPGA\PWM\pwm.v" Line 47: Result of 22-bit expression is truncated to fit in 21-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pwm>.
    Related source file is "C:\Users\vboxuser\Documents\FPGA\PWM\pwm.v".
    Found 8-bit register for signal <brightness>.
    Found 8-bit register for signal <pwm_count>.
    Found 21-bit register for signal <breathe_div>.
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <pwm_count[7]_GND_1_o_add_0_OUT> created at line 28.
    Found 21-bit adder for signal <breathe_div[20]_GND_1_o_add_7_OUT> created at line 47.
    Found 8-bit adder for signal <brightness[7]_count[7]_add_9_OUT> created at line 49.
    Found 9-bit adder for signal <n0050> created at line 55.
    Found 9-bit adder for signal <n0052> created at line 56.
    Found 9-bit adder for signal <n0054> created at line 57.
    Found 9-bit adder for signal <n0056> created at line 58.
    Found 9-bit adder for signal <n0058> created at line 59.
    Found 9-bit adder for signal <n0060> created at line 60.
    Found 9-bit adder for signal <n0062> created at line 61.
    Found 8-bit comparator greater for signal <led<0>> created at line 54
    Found 9-bit comparator greater for signal <led<1>> created at line 55
    Found 9-bit comparator greater for signal <led<2>> created at line 56
    Found 9-bit comparator greater for signal <led<3>> created at line 57
    Found 9-bit comparator greater for signal <led<4>> created at line 58
    Found 9-bit comparator greater for signal <led<5>> created at line 59
    Found 9-bit comparator greater for signal <led<6>> created at line 60
    Found 9-bit comparator greater for signal <led<7>> created at line 61
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <pwm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 21-bit adder                                          : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 7
# Registers                                            : 4
 21-bit register                                       : 1
 8-bit register                                        : 3
# Comparators                                          : 8
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <count_0> (without init value) has a constant value of 1 in block <pwm>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <pwm>.
The following registers are absorbed into accumulator <brightness>: 1 register on signal <brightness>.
The following registers are absorbed into counter <pwm_count>: 1 register on signal <pwm_count>.
The following registers are absorbed into counter <breathe_div>: 1 register on signal <breathe_div>.
Unit <pwm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 9-bit adder                                           : 7
# Counters                                             : 2
 21-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 8
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <count_0> (without init value) has a constant value of 1 in block <pwm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <count_1> in Unit <pwm> is equivalent to the following 6 FFs/Latches, which will be removed : <count_2> <count_3> <count_4> <count_5> <count_6> <count_7> 
INFO:Xst:2146 - In block <pwm>, Counter <breathe_div> <pwm_count> are equivalent, XST will keep only <breathe_div>.

Optimizing unit <pwm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pwm, actual ratio is 0.
FlipFlop breathe_div_2 has been replicated 1 time(s)
FlipFlop breathe_div_3 has been replicated 1 time(s)
FlipFlop breathe_div_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pwm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 163
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 20
#      LUT2                        : 15
#      LUT3                        : 13
#      LUT4                        : 11
#      LUT5                        : 14
#      LUT6                        : 28
#      MUXCY                       : 27
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 33
#      FDC                         : 24
#      FDCE                        : 9
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 10
#      IBUF                        : 1
#      IBUFGDS                     : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  301440     0%  
 Number of Slice LUTs:                  103  out of  150720     0%  
    Number used as Logic:               103  out of  150720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    104
   Number with an unused Flip Flop:      71  out of    104    68%  
   Number with an unused LUT:             1  out of    104     0%  
   Number of fully used LUT-FF pairs:    32  out of    104    30%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    600     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkp                               | IBUFGDS+BUFG           | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.495ns (Maximum Frequency: 400.802MHz)
   Minimum input arrival time before clock: 0.989ns
   Maximum output required time after clock: 4.359ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkp'
  Clock period: 2.495ns (frequency: 400.802MHz)
  Total number of paths / destination ports: 528 / 42
-------------------------------------------------------------------------
Delay:               2.495ns (Levels of Logic = 2)
  Source:            brightness_1 (FF)
  Destination:       count_1 (FF)
  Source Clock:      clkp rising
  Destination Clock: clkp rising

  Data Path: brightness_1 to count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.375   0.831  brightness_1 (brightness_1)
     LUT6:I0->O            1   0.068   0.491  _n0101_inv21 (_n0101_inv2)
     LUT6:I4->O            1   0.068   0.399  _n0101_inv23 (_n0101_inv)
     FDCE:CE                   0.263          count_1
    ----------------------------------------
    Total                      2.495ns (0.774ns logic, 1.721ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkp'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              0.989ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       count_1 (FF)
  Destination Clock: clkp rising

  Data Path: reset to count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.003   0.552  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.434          count_1
    ----------------------------------------
    Total                      0.989ns (0.437ns logic, 0.552ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkp'
  Total number of paths / destination ports: 336 / 8
-------------------------------------------------------------------------
Offset:              4.359ns (Levels of Logic = 7)
  Source:            breathe_div_2 (FF)
  Destination:       led<2> (PAD)
  Source Clock:      clkp rising

  Data Path: breathe_div_2 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   0.375   0.915  breathe_div_2 (breathe_div_2)
     LUT6:I1->O            3   0.068   0.431  led<2>3 (led<2>1)
     LUT4:I3->O            2   0.068   0.644  led<2>13_SW0 (N2)
     LUT6:I2->O            1   0.068   0.000  led<2>13_G (N9)
     MUXF7:I1->O           2   0.248   0.587  led<2>13 (led<2>2)
     LUT6:I3->O            1   0.068   0.417  led<2>24 (led<2>24)
     LUT6:I5->O            1   0.068   0.399  led<2>25 (led_2_OBUF)
     OBUF:I->O                 0.003          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      4.359ns (0.966ns logic, 3.393ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkp           |    2.495|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.52 secs
 
--> 

Total memory usage is 211044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

