$date
	Sat Oct 22 21:06:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#242058
b11 &
b11 %
1$
b11 !
1"
#242059
0"
#242062
b1010 &
b1010 %
#242066
b101 &
b101 %
#242070
b10000 &
b10000 %
#242074
b1000 &
b1000 %
#242078
b100 &
b100 %
#242082
b10 &
b10 %
#242086
b1 &
1#
b1 %
#242090
b0 &
b0 %
0#
0$
#1276074
b1101 &
b1101 %
1$
b1101 !
1"
#1276075
0"
#1276078
b101000 &
b101000 %
#1276082
b10100 &
b10100 %
#1276086
b1010 &
b1010 %
#1276090
b101 &
b101 %
#1276094
b10000 &
b10000 %
#1276098
b1000 &
b1000 %
#1276102
b100 &
b100 %
#1276106
b10 &
b10 %
#1276110
b1 &
1#
b1 %
#1276114
b0 &
b0 %
0#
0$
#2308678
b100 &
b100 %
1$
b100 !
1"
#2308679
0"
#2308682
b10 &
b10 %
#2308686
b1 &
1#
b1 %
#2308690
b0 &
b0 %
0#
0$
#4500012
