
stm32f446xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000096c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000b30  08000b38  00010b38  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000b30  08000b30  00010b38  2**0
                  CONTENTS
  4 .ARM          00000000  08000b30  08000b30  00010b38  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000b30  08000b38  00010b38  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b30  08000b30  00010b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000b34  08000b34  00010b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010b38  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000b38  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000b38  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010b38  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010b68  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001940  00000000  00000000  00010bab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000006cc  00000000  00000000  000124eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001e8  00000000  00000000  00012bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000160  00000000  00000000  00012da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002a8c  00000000  00000000  00012f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000250c  00000000  00000000  0001598c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000b84a  00000000  00000000  00017e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000710  00000000  00000000  000236e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000088  00000000  00000000  00023df4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000b18 	.word	0x08000b18

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000b18 	.word	0x08000b18

08000204 <SPI2_GPIOInits>:
 * PB14 --> SPI2_MISO
 * PB15 --> SPI2_MOSI
 * ALT Function Mode - 5
 */

void SPI2_GPIOInits(void){
 8000204:	b580      	push	{r7, lr}
 8000206:	b084      	sub	sp, #16
 8000208:	af00      	add	r7, sp, #0

	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 800020a:	4b14      	ldr	r3, [pc, #80]	; (800025c <SPI2_GPIOInits+0x58>)
 800020c:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800020e:	2302      	movs	r3, #2
 8000210:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000212:	2305      	movs	r3, #5
 8000214:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOType = GPIO_OP_TYPE_PP;
 8000216:	2300      	movs	r3, #0
 8000218:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800021a:	2300      	movs	r3, #0
 800021c:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800021e:	2302      	movs	r3, #2
 8000220:	72bb      	strb	r3, [r7, #10]

	// SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_13;
 8000222:	230d      	movs	r3, #13
 8000224:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	4618      	mov	r0, r3
 800022a:	f000 f945 	bl	80004b8 <GPIO_Init>

	// MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_15;
 800022e:	230f      	movs	r3, #15
 8000230:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000232:	1d3b      	adds	r3, r7, #4
 8000234:	4618      	mov	r0, r3
 8000236:	f000 f93f 	bl	80004b8 <GPIO_Init>

	// MISO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_14;
 800023a:	230e      	movs	r3, #14
 800023c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	4618      	mov	r0, r3
 8000242:	f000 f939 	bl	80004b8 <GPIO_Init>

	// NSS
	// SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
	// SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 0;
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_12;
 8000246:	230c      	movs	r3, #12
 8000248:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	4618      	mov	r0, r3
 800024e:	f000 f933 	bl	80004b8 <GPIO_Init>
	// GPIO_WriteToOutputPin(GPIOB, GPIO_PIN_NUM_12, ENABLE);
}
 8000252:	bf00      	nop
 8000254:	3710      	adds	r7, #16
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	40020400 	.word	0x40020400

08000260 <SPI2_Inits>:
void delay()
{
	for (uint32_t i; i <= 5000000; i++);
}

void SPI2_Inits(void){
 8000260:	b580      	push	{r7, lr}
 8000262:	b088      	sub	sp, #32
 8000264:	af00      	add	r7, sp, #0

	SPI_Handle_t SPI2Handle;

	SPI2Handle.pSPIx = SPI2;
 8000266:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <SPI2_Inits+0x38>)
 8000268:	603b      	str	r3, [r7, #0]
	SPI2Handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800026a:	2301      	movs	r3, #1
 800026c:	717b      	strb	r3, [r7, #5]
	SPI2Handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800026e:	2301      	movs	r3, #1
 8000270:	713b      	strb	r3, [r7, #4]
	SPI2Handle.SPIConfig.SPI_ClkSpeed = SPI_CLK_SPEED_DIV128;
 8000272:	2306      	movs	r3, #6
 8000274:	71bb      	strb	r3, [r7, #6]
	SPI2Handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000276:	2300      	movs	r3, #0
 8000278:	71fb      	strb	r3, [r7, #7]
	SPI2Handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800027a:	2300      	movs	r3, #0
 800027c:	723b      	strb	r3, [r7, #8]
	SPI2Handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 800027e:	2300      	movs	r3, #0
 8000280:	727b      	strb	r3, [r7, #9]
	SPI2Handle.SPIConfig.SPI_SSM = SPI_SSM_DI; // Hardware slave management enabled for NSS pin
 8000282:	2300      	movs	r3, #0
 8000284:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI2Handle);
 8000286:	463b      	mov	r3, r7
 8000288:	4618      	mov	r0, r3
 800028a:	f000 fb09 	bl	80008a0 <SPI_Init>
}
 800028e:	bf00      	nop
 8000290:	3720      	adds	r7, #32
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	40003800 	.word	0x40003800

0800029c <main>:

	GPIO_Init(&GpioLed);
}

int main(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
    // uint8_t recvData[6] = {0}; // Array to store received data


    // Initialize GPIO pins and SPI2
    SPI2_GPIOInits();
 80002a0:	f7ff ffb0 	bl	8000204 <SPI2_GPIOInits>
    SPI2_Inits();
 80002a4:	f7ff ffdc 	bl	8000260 <SPI2_Inits>
    SPI_SSOEConfig(SPI2, ENABLE);
 80002a8:	2101      	movs	r1, #1
 80002aa:	4805      	ldr	r0, [pc, #20]	; (80002c0 <main+0x24>)
 80002ac:	f000 fbba 	bl	8000a24 <SPI_SSOEConfig>
    // Function to get Flash Chip UID
    // W25QXX_READ_UID(SPI2, recvData);

    // Function to enable/disable the write function
    // writeEnable_Flash();
    W25QXX_WRITE_CONTROL(SPI2, DISABLE);
 80002b0:	2100      	movs	r1, #0
 80002b2:	4803      	ldr	r0, [pc, #12]	; (80002c0 <main+0x24>)
 80002b4:	f000 fbd2 	bl	8000a5c <W25QXX_WRITE_CONTROL>


    return 0;
 80002b8:	2300      	movs	r3, #0
}
 80002ba:	4618      	mov	r0, r3
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	40003800 	.word	0x40003800

080002c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002c4:	480d      	ldr	r0, [pc, #52]	; (80002fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002c8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002cc:	480c      	ldr	r0, [pc, #48]	; (8000300 <LoopForever+0x6>)
  ldr r1, =_edata
 80002ce:	490d      	ldr	r1, [pc, #52]	; (8000304 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002d0:	4a0d      	ldr	r2, [pc, #52]	; (8000308 <LoopForever+0xe>)
  movs r3, #0
 80002d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002d4:	e002      	b.n	80002dc <LoopCopyDataInit>

080002d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002da:	3304      	adds	r3, #4

080002dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002e0:	d3f9      	bcc.n	80002d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002e2:	4a0a      	ldr	r2, [pc, #40]	; (800030c <LoopForever+0x12>)
  ldr r4, =_ebss
 80002e4:	4c0a      	ldr	r4, [pc, #40]	; (8000310 <LoopForever+0x16>)
  movs r3, #0
 80002e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002e8:	e001      	b.n	80002ee <LoopFillZerobss>

080002ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002ec:	3204      	adds	r2, #4

080002ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002f0:	d3fb      	bcc.n	80002ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002f2:	f000 fbed 	bl	8000ad0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002f6:	f7ff ffd1 	bl	800029c <main>

080002fa <LoopForever>:

LoopForever:
  b LoopForever
 80002fa:	e7fe      	b.n	80002fa <LoopForever>
  ldr   r0, =_estack
 80002fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000300:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000304:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000308:	08000b38 	.word	0x08000b38
  ldr r2, =_sbss
 800030c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000310:	2000001c 	.word	0x2000001c

08000314 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000314:	e7fe      	b.n	8000314 <ADC_IRQHandler>
	...

08000318 <GPIO_PeriClockControl>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
 8000320:	460b      	mov	r3, r1
 8000322:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000324:	78fb      	ldrb	r3, [r7, #3]
 8000326:	2b01      	cmp	r3, #1
 8000328:	d157      	bne.n	80003da <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	4a59      	ldr	r2, [pc, #356]	; (8000494 <GPIO_PeriClockControl+0x17c>)
 800032e:	4293      	cmp	r3, r2
 8000330:	d106      	bne.n	8000340 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000332:	4b59      	ldr	r3, [pc, #356]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000336:	4a58      	ldr	r2, [pc, #352]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000338:	f043 0301 	orr.w	r3, r3, #1
 800033c:	6313      	str	r3, [r2, #48]	; 0x30
		else if(pGPIOx == GPIOH)
		{
			GPIOH_PCLK_DI();
		}
	}
}
 800033e:	e0a3      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOB)
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	4a56      	ldr	r2, [pc, #344]	; (800049c <GPIO_PeriClockControl+0x184>)
 8000344:	4293      	cmp	r3, r2
 8000346:	d106      	bne.n	8000356 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000348:	4b53      	ldr	r3, [pc, #332]	; (8000498 <GPIO_PeriClockControl+0x180>)
 800034a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800034c:	4a52      	ldr	r2, [pc, #328]	; (8000498 <GPIO_PeriClockControl+0x180>)
 800034e:	f043 0302 	orr.w	r3, r3, #2
 8000352:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000354:	e098      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOC)
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	4a51      	ldr	r2, [pc, #324]	; (80004a0 <GPIO_PeriClockControl+0x188>)
 800035a:	4293      	cmp	r3, r2
 800035c:	d106      	bne.n	800036c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800035e:	4b4e      	ldr	r3, [pc, #312]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000362:	4a4d      	ldr	r2, [pc, #308]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000364:	f043 0304 	orr.w	r3, r3, #4
 8000368:	6313      	str	r3, [r2, #48]	; 0x30
}
 800036a:	e08d      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOD)
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	4a4d      	ldr	r2, [pc, #308]	; (80004a4 <GPIO_PeriClockControl+0x18c>)
 8000370:	4293      	cmp	r3, r2
 8000372:	d106      	bne.n	8000382 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000374:	4b48      	ldr	r3, [pc, #288]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000378:	4a47      	ldr	r2, [pc, #284]	; (8000498 <GPIO_PeriClockControl+0x180>)
 800037a:	f043 0308 	orr.w	r3, r3, #8
 800037e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000380:	e082      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	4a48      	ldr	r2, [pc, #288]	; (80004a8 <GPIO_PeriClockControl+0x190>)
 8000386:	4293      	cmp	r3, r2
 8000388:	d106      	bne.n	8000398 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800038a:	4b43      	ldr	r3, [pc, #268]	; (8000498 <GPIO_PeriClockControl+0x180>)
 800038c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800038e:	4a42      	ldr	r2, [pc, #264]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000390:	f043 0310 	orr.w	r3, r3, #16
 8000394:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000396:	e077      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOF)
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	4a44      	ldr	r2, [pc, #272]	; (80004ac <GPIO_PeriClockControl+0x194>)
 800039c:	4293      	cmp	r3, r2
 800039e:	d106      	bne.n	80003ae <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80003a0:	4b3d      	ldr	r3, [pc, #244]	; (8000498 <GPIO_PeriClockControl+0x180>)
 80003a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003a4:	4a3c      	ldr	r2, [pc, #240]	; (8000498 <GPIO_PeriClockControl+0x180>)
 80003a6:	f043 0320 	orr.w	r3, r3, #32
 80003aa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003ac:	e06c      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOG)
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	4a3f      	ldr	r2, [pc, #252]	; (80004b0 <GPIO_PeriClockControl+0x198>)
 80003b2:	4293      	cmp	r3, r2
 80003b4:	d106      	bne.n	80003c4 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003b6:	4b38      	ldr	r3, [pc, #224]	; (8000498 <GPIO_PeriClockControl+0x180>)
 80003b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ba:	4a37      	ldr	r2, [pc, #220]	; (8000498 <GPIO_PeriClockControl+0x180>)
 80003bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003c0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003c2:	e061      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOH)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	4a3b      	ldr	r2, [pc, #236]	; (80004b4 <GPIO_PeriClockControl+0x19c>)
 80003c8:	4293      	cmp	r3, r2
 80003ca:	d15d      	bne.n	8000488 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 80003cc:	4b32      	ldr	r3, [pc, #200]	; (8000498 <GPIO_PeriClockControl+0x180>)
 80003ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003d0:	4a31      	ldr	r2, [pc, #196]	; (8000498 <GPIO_PeriClockControl+0x180>)
 80003d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003d6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003d8:	e056      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	4a2d      	ldr	r2, [pc, #180]	; (8000494 <GPIO_PeriClockControl+0x17c>)
 80003de:	4293      	cmp	r3, r2
 80003e0:	d106      	bne.n	80003f0 <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 80003e2:	4b2d      	ldr	r3, [pc, #180]	; (8000498 <GPIO_PeriClockControl+0x180>)
 80003e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e6:	4a2c      	ldr	r2, [pc, #176]	; (8000498 <GPIO_PeriClockControl+0x180>)
 80003e8:	f023 0301 	bic.w	r3, r3, #1
 80003ec:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003ee:	e04b      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOB)
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	4a2a      	ldr	r2, [pc, #168]	; (800049c <GPIO_PeriClockControl+0x184>)
 80003f4:	4293      	cmp	r3, r2
 80003f6:	d106      	bne.n	8000406 <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 80003f8:	4b27      	ldr	r3, [pc, #156]	; (8000498 <GPIO_PeriClockControl+0x180>)
 80003fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003fc:	4a26      	ldr	r2, [pc, #152]	; (8000498 <GPIO_PeriClockControl+0x180>)
 80003fe:	f023 0302 	bic.w	r3, r3, #2
 8000402:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000404:	e040      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOC)
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	4a25      	ldr	r2, [pc, #148]	; (80004a0 <GPIO_PeriClockControl+0x188>)
 800040a:	4293      	cmp	r3, r2
 800040c:	d106      	bne.n	800041c <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 800040e:	4b22      	ldr	r3, [pc, #136]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000412:	4a21      	ldr	r2, [pc, #132]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000414:	f023 0304 	bic.w	r3, r3, #4
 8000418:	6313      	str	r3, [r2, #48]	; 0x30
}
 800041a:	e035      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOD)
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	4a21      	ldr	r2, [pc, #132]	; (80004a4 <GPIO_PeriClockControl+0x18c>)
 8000420:	4293      	cmp	r3, r2
 8000422:	d106      	bne.n	8000432 <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 8000424:	4b1c      	ldr	r3, [pc, #112]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000428:	4a1b      	ldr	r2, [pc, #108]	; (8000498 <GPIO_PeriClockControl+0x180>)
 800042a:	f023 0308 	bic.w	r3, r3, #8
 800042e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000430:	e02a      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	4a1c      	ldr	r2, [pc, #112]	; (80004a8 <GPIO_PeriClockControl+0x190>)
 8000436:	4293      	cmp	r3, r2
 8000438:	d106      	bne.n	8000448 <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 800043a:	4b17      	ldr	r3, [pc, #92]	; (8000498 <GPIO_PeriClockControl+0x180>)
 800043c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800043e:	4a16      	ldr	r2, [pc, #88]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000440:	f023 0310 	bic.w	r3, r3, #16
 8000444:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000446:	e01f      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOF)
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	4a18      	ldr	r2, [pc, #96]	; (80004ac <GPIO_PeriClockControl+0x194>)
 800044c:	4293      	cmp	r3, r2
 800044e:	d106      	bne.n	800045e <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_EN();
 8000450:	4b11      	ldr	r3, [pc, #68]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000454:	4a10      	ldr	r2, [pc, #64]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000456:	f043 0320 	orr.w	r3, r3, #32
 800045a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800045c:	e014      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOG)
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	4a13      	ldr	r2, [pc, #76]	; (80004b0 <GPIO_PeriClockControl+0x198>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d106      	bne.n	8000474 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 8000466:	4b0c      	ldr	r3, [pc, #48]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800046a:	4a0b      	ldr	r2, [pc, #44]	; (8000498 <GPIO_PeriClockControl+0x180>)
 800046c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000470:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000472:	e009      	b.n	8000488 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOH)
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	4a0f      	ldr	r2, [pc, #60]	; (80004b4 <GPIO_PeriClockControl+0x19c>)
 8000478:	4293      	cmp	r3, r2
 800047a:	d105      	bne.n	8000488 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 800047c:	4b06      	ldr	r3, [pc, #24]	; (8000498 <GPIO_PeriClockControl+0x180>)
 800047e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000480:	4a05      	ldr	r2, [pc, #20]	; (8000498 <GPIO_PeriClockControl+0x180>)
 8000482:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000486:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000488:	bf00      	nop
 800048a:	370c      	adds	r7, #12
 800048c:	46bd      	mov	sp, r7
 800048e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000492:	4770      	bx	lr
 8000494:	40020000 	.word	0x40020000
 8000498:	40023800 	.word	0x40023800
 800049c:	40020400 	.word	0x40020400
 80004a0:	40020800 	.word	0x40020800
 80004a4:	40020c00 	.word	0x40020c00
 80004a8:	40021000 	.word	0x40021000
 80004ac:	40021400 	.word	0x40021400
 80004b0:	40021800 	.word	0x40021800
 80004b4:	40021c00 	.word	0x40021c00

080004b8 <GPIO_Init>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b086      	sub	sp, #24
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; // Temp register
 80004c0:	2300      	movs	r3, #0
 80004c2:	617b      	str	r3, [r7, #20]

	// Enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	2101      	movs	r1, #1
 80004ca:	4618      	mov	r0, r3
 80004cc:	f7ff ff24 	bl	8000318 <GPIO_PeriClockControl>

	//1. Configure the mode of GPIO PIN
	if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	795b      	ldrb	r3, [r3, #5]
 80004d4:	2b03      	cmp	r3, #3
 80004d6:	d81f      	bhi.n	8000518 <GPIO_Init+0x60>
	{
		// Non interrupt mode
		temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	795b      	ldrb	r3, [r3, #5]
 80004dc:	461a      	mov	r2, r3
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	791b      	ldrb	r3, [r3, #4]
 80004e2:	005b      	lsls	r3, r3, #1
 80004e4:	fa02 f303 	lsl.w	r3, r2, r3
 80004e8:	617b      	str	r3, [r7, #20]
		pGPIOHandle -> pGPIOx -> MODER &= ~(0x3 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);	// Clearing
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	681a      	ldr	r2, [r3, #0]
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	791b      	ldrb	r3, [r3, #4]
 80004f4:	4619      	mov	r1, r3
 80004f6:	2303      	movs	r3, #3
 80004f8:	408b      	lsls	r3, r1
 80004fa:	43db      	mvns	r3, r3
 80004fc:	4619      	mov	r1, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	400a      	ands	r2, r1
 8000504:	601a      	str	r2, [r3, #0]
		pGPIOHandle -> pGPIOx -> MODER |= temp;	// Setting
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	6819      	ldr	r1, [r3, #0]
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	697a      	ldr	r2, [r7, #20]
 8000512:	430a      	orrs	r2, r1
 8000514:	601a      	str	r2, [r3, #0]
 8000516:	e0c2      	b.n	800069e <GPIO_Init+0x1e6>
	}
	else
	{
		// this part will code later (interrupt mode)
		if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	795b      	ldrb	r3, [r3, #5]
 800051c:	2b04      	cmp	r3, #4
 800051e:	d117      	bne.n	8000550 <GPIO_Init+0x98>
		{
			//1. Configure the FTSR
			EXTI ->FTSR |= (1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 8000520:	4b47      	ldr	r3, [pc, #284]	; (8000640 <GPIO_Init+0x188>)
 8000522:	68db      	ldr	r3, [r3, #12]
 8000524:	687a      	ldr	r2, [r7, #4]
 8000526:	7912      	ldrb	r2, [r2, #4]
 8000528:	4611      	mov	r1, r2
 800052a:	2201      	movs	r2, #1
 800052c:	408a      	lsls	r2, r1
 800052e:	4611      	mov	r1, r2
 8000530:	4a43      	ldr	r2, [pc, #268]	; (8000640 <GPIO_Init+0x188>)
 8000532:	430b      	orrs	r3, r1
 8000534:	60d3      	str	r3, [r2, #12]
			// Clear the corresponding RTSR bit
			EXTI ->RTSR &= ~(1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 8000536:	4b42      	ldr	r3, [pc, #264]	; (8000640 <GPIO_Init+0x188>)
 8000538:	689b      	ldr	r3, [r3, #8]
 800053a:	687a      	ldr	r2, [r7, #4]
 800053c:	7912      	ldrb	r2, [r2, #4]
 800053e:	4611      	mov	r1, r2
 8000540:	2201      	movs	r2, #1
 8000542:	408a      	lsls	r2, r1
 8000544:	43d2      	mvns	r2, r2
 8000546:	4611      	mov	r1, r2
 8000548:	4a3d      	ldr	r2, [pc, #244]	; (8000640 <GPIO_Init+0x188>)
 800054a:	400b      	ands	r3, r1
 800054c:	6093      	str	r3, [r2, #8]
 800054e:	e035      	b.n	80005bc <GPIO_Init+0x104>
		}
		else if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	795b      	ldrb	r3, [r3, #5]
 8000554:	2b05      	cmp	r3, #5
 8000556:	d117      	bne.n	8000588 <GPIO_Init+0xd0>
		{
			//1. Configure the RTSR
			EXTI ->RTSR |= (1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 8000558:	4b39      	ldr	r3, [pc, #228]	; (8000640 <GPIO_Init+0x188>)
 800055a:	689b      	ldr	r3, [r3, #8]
 800055c:	687a      	ldr	r2, [r7, #4]
 800055e:	7912      	ldrb	r2, [r2, #4]
 8000560:	4611      	mov	r1, r2
 8000562:	2201      	movs	r2, #1
 8000564:	408a      	lsls	r2, r1
 8000566:	4611      	mov	r1, r2
 8000568:	4a35      	ldr	r2, [pc, #212]	; (8000640 <GPIO_Init+0x188>)
 800056a:	430b      	orrs	r3, r1
 800056c:	6093      	str	r3, [r2, #8]
			// Clear the corresponding FTSR bit
			EXTI ->FTSR &= ~(1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 800056e:	4b34      	ldr	r3, [pc, #208]	; (8000640 <GPIO_Init+0x188>)
 8000570:	68db      	ldr	r3, [r3, #12]
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	7912      	ldrb	r2, [r2, #4]
 8000576:	4611      	mov	r1, r2
 8000578:	2201      	movs	r2, #1
 800057a:	408a      	lsls	r2, r1
 800057c:	43d2      	mvns	r2, r2
 800057e:	4611      	mov	r1, r2
 8000580:	4a2f      	ldr	r2, [pc, #188]	; (8000640 <GPIO_Init+0x188>)
 8000582:	400b      	ands	r3, r1
 8000584:	60d3      	str	r3, [r2, #12]
 8000586:	e019      	b.n	80005bc <GPIO_Init+0x104>
		}
		else if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	795b      	ldrb	r3, [r3, #5]
 800058c:	2b06      	cmp	r3, #6
 800058e:	d115      	bne.n	80005bc <GPIO_Init+0x104>
		{
			//1. Configure both FTSR and RTSR
			EXTI ->RTSR |= (1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 8000590:	4b2b      	ldr	r3, [pc, #172]	; (8000640 <GPIO_Init+0x188>)
 8000592:	689b      	ldr	r3, [r3, #8]
 8000594:	687a      	ldr	r2, [r7, #4]
 8000596:	7912      	ldrb	r2, [r2, #4]
 8000598:	4611      	mov	r1, r2
 800059a:	2201      	movs	r2, #1
 800059c:	408a      	lsls	r2, r1
 800059e:	4611      	mov	r1, r2
 80005a0:	4a27      	ldr	r2, [pc, #156]	; (8000640 <GPIO_Init+0x188>)
 80005a2:	430b      	orrs	r3, r1
 80005a4:	6093      	str	r3, [r2, #8]

			EXTI ->FTSR |= (1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 80005a6:	4b26      	ldr	r3, [pc, #152]	; (8000640 <GPIO_Init+0x188>)
 80005a8:	68db      	ldr	r3, [r3, #12]
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	7912      	ldrb	r2, [r2, #4]
 80005ae:	4611      	mov	r1, r2
 80005b0:	2201      	movs	r2, #1
 80005b2:	408a      	lsls	r2, r1
 80005b4:	4611      	mov	r1, r2
 80005b6:	4a22      	ldr	r2, [pc, #136]	; (8000640 <GPIO_Init+0x188>)
 80005b8:	430b      	orrs	r3, r1
 80005ba:	60d3      	str	r3, [r2, #12]
		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber / 4;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	791b      	ldrb	r3, [r3, #4]
 80005c0:	089b      	lsrs	r3, r3, #2
 80005c2:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber % 4;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	791b      	ldrb	r3, [r3, #4]
 80005c8:	f003 0303 	and.w	r3, r3, #3
 80005cc:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle ->pGPIOx);
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a1c      	ldr	r2, [pc, #112]	; (8000644 <GPIO_Init+0x18c>)
 80005d4:	4293      	cmp	r3, r2
 80005d6:	d045      	beq.n	8000664 <GPIO_Init+0x1ac>
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a1a      	ldr	r2, [pc, #104]	; (8000648 <GPIO_Init+0x190>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d02b      	beq.n	800063a <GPIO_Init+0x182>
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a19      	ldr	r2, [pc, #100]	; (800064c <GPIO_Init+0x194>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d024      	beq.n	8000636 <GPIO_Init+0x17e>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a17      	ldr	r2, [pc, #92]	; (8000650 <GPIO_Init+0x198>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d01d      	beq.n	8000632 <GPIO_Init+0x17a>
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4a16      	ldr	r2, [pc, #88]	; (8000654 <GPIO_Init+0x19c>)
 80005fc:	4293      	cmp	r3, r2
 80005fe:	d016      	beq.n	800062e <GPIO_Init+0x176>
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a14      	ldr	r2, [pc, #80]	; (8000658 <GPIO_Init+0x1a0>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d00f      	beq.n	800062a <GPIO_Init+0x172>
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	4a13      	ldr	r2, [pc, #76]	; (800065c <GPIO_Init+0x1a4>)
 8000610:	4293      	cmp	r3, r2
 8000612:	d008      	beq.n	8000626 <GPIO_Init+0x16e>
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a11      	ldr	r2, [pc, #68]	; (8000660 <GPIO_Init+0x1a8>)
 800061a:	4293      	cmp	r3, r2
 800061c:	d101      	bne.n	8000622 <GPIO_Init+0x16a>
 800061e:	2307      	movs	r3, #7
 8000620:	e021      	b.n	8000666 <GPIO_Init+0x1ae>
 8000622:	2300      	movs	r3, #0
 8000624:	e01f      	b.n	8000666 <GPIO_Init+0x1ae>
 8000626:	2306      	movs	r3, #6
 8000628:	e01d      	b.n	8000666 <GPIO_Init+0x1ae>
 800062a:	2305      	movs	r3, #5
 800062c:	e01b      	b.n	8000666 <GPIO_Init+0x1ae>
 800062e:	2304      	movs	r3, #4
 8000630:	e019      	b.n	8000666 <GPIO_Init+0x1ae>
 8000632:	2303      	movs	r3, #3
 8000634:	e017      	b.n	8000666 <GPIO_Init+0x1ae>
 8000636:	2302      	movs	r3, #2
 8000638:	e015      	b.n	8000666 <GPIO_Init+0x1ae>
 800063a:	2301      	movs	r3, #1
 800063c:	e013      	b.n	8000666 <GPIO_Init+0x1ae>
 800063e:	bf00      	nop
 8000640:	40013c00 	.word	0x40013c00
 8000644:	40020000 	.word	0x40020000
 8000648:	40020400 	.word	0x40020400
 800064c:	40020800 	.word	0x40020800
 8000650:	40020c00 	.word	0x40020c00
 8000654:	40021000 	.word	0x40021000
 8000658:	40021400 	.word	0x40021400
 800065c:	40021800 	.word	0x40021800
 8000660:	40021c00 	.word	0x40021c00
 8000664:	2300      	movs	r3, #0
 8000666:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000668:	4b5d      	ldr	r3, [pc, #372]	; (80007e0 <GPIO_Init+0x328>)
 800066a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800066c:	4a5c      	ldr	r2, [pc, #368]	; (80007e0 <GPIO_Init+0x328>)
 800066e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000672:	6453      	str	r3, [r2, #68]	; 0x44
		SYSGFG -> EXTICR[temp1] = portcode << (temp2 * 4);
 8000674:	7c7a      	ldrb	r2, [r7, #17]
 8000676:	7cbb      	ldrb	r3, [r7, #18]
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	fa02 f103 	lsl.w	r1, r2, r3
 800067e:	4a59      	ldr	r2, [pc, #356]	; (80007e4 <GPIO_Init+0x32c>)
 8000680:	7cfb      	ldrb	r3, [r7, #19]
 8000682:	3302      	adds	r3, #2
 8000684:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. Enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 8000688:	4b57      	ldr	r3, [pc, #348]	; (80007e8 <GPIO_Init+0x330>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	7912      	ldrb	r2, [r2, #4]
 8000690:	4611      	mov	r1, r2
 8000692:	2201      	movs	r2, #1
 8000694:	408a      	lsls	r2, r1
 8000696:	4611      	mov	r1, r2
 8000698:	4a53      	ldr	r2, [pc, #332]	; (80007e8 <GPIO_Init+0x330>)
 800069a:	430b      	orrs	r3, r1
 800069c:	6013      	str	r3, [r2, #0]

	}

	temp = 0;
 800069e:	2300      	movs	r3, #0
 80006a0:	617b      	str	r3, [r7, #20]
	//2. Configure the Speed
	temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	799b      	ldrb	r3, [r3, #6]
 80006a6:	461a      	mov	r2, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	791b      	ldrb	r3, [r3, #4]
 80006ac:	005b      	lsls	r3, r3, #1
 80006ae:	fa02 f303 	lsl.w	r3, r2, r3
 80006b2:	617b      	str	r3, [r7, #20]
	pGPIOHandle -> pGPIOx -> OSPEEDR &= ~(0x3 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);	// clearing
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	689a      	ldr	r2, [r3, #8]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	791b      	ldrb	r3, [r3, #4]
 80006be:	4619      	mov	r1, r3
 80006c0:	2303      	movs	r3, #3
 80006c2:	408b      	lsls	r3, r1
 80006c4:	43db      	mvns	r3, r3
 80006c6:	4619      	mov	r1, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	400a      	ands	r2, r1
 80006ce:	609a      	str	r2, [r3, #8]
	pGPIOHandle -> pGPIOx -> OSPEEDR |= temp;	// Setting
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	6899      	ldr	r1, [r3, #8]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	697a      	ldr	r2, [r7, #20]
 80006dc:	430a      	orrs	r2, r1
 80006de:	609a      	str	r2, [r3, #8]

	temp = 0;
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]
	//3. Configure the Push-pull settings
	temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	79db      	ldrb	r3, [r3, #7]
 80006e8:	461a      	mov	r2, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	791b      	ldrb	r3, [r3, #4]
 80006ee:	005b      	lsls	r3, r3, #1
 80006f0:	fa02 f303 	lsl.w	r3, r2, r3
 80006f4:	617b      	str	r3, [r7, #20]
	pGPIOHandle -> pGPIOx -> PUPDR &= ~(0x3 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	68da      	ldr	r2, [r3, #12]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	791b      	ldrb	r3, [r3, #4]
 8000700:	4619      	mov	r1, r3
 8000702:	2303      	movs	r3, #3
 8000704:	408b      	lsls	r3, r1
 8000706:	43db      	mvns	r3, r3
 8000708:	4619      	mov	r1, r3
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	400a      	ands	r2, r1
 8000710:	60da      	str	r2, [r3, #12]
	pGPIOHandle -> pGPIOx -> PUPDR |= temp;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	68d9      	ldr	r1, [r3, #12]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	697a      	ldr	r2, [r7, #20]
 800071e:	430a      	orrs	r2, r1
 8000720:	60da      	str	r2, [r3, #12]

	temp = 0;
 8000722:	2300      	movs	r3, #0
 8000724:	617b      	str	r3, [r7, #20]
	//4. Configure the Output Type
	if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT){
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	795b      	ldrb	r3, [r3, #5]
 800072a:	2b01      	cmp	r3, #1
 800072c:	d11d      	bne.n	800076a <GPIO_Init+0x2b2>
		temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinOType << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	7a1b      	ldrb	r3, [r3, #8]
 8000732:	461a      	mov	r2, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	791b      	ldrb	r3, [r3, #4]
 8000738:	fa02 f303 	lsl.w	r3, r2, r3
 800073c:	617b      	str	r3, [r7, #20]
		pGPIOHandle -> pGPIOx -> OTYPER &= ~(0x3 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	685a      	ldr	r2, [r3, #4]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	791b      	ldrb	r3, [r3, #4]
 8000748:	4619      	mov	r1, r3
 800074a:	2303      	movs	r3, #3
 800074c:	408b      	lsls	r3, r1
 800074e:	43db      	mvns	r3, r3
 8000750:	4619      	mov	r1, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	400a      	ands	r2, r1
 8000758:	605a      	str	r2, [r3, #4]
		pGPIOHandle -> pGPIOx -> OTYPER |= temp;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	6859      	ldr	r1, [r3, #4]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	697a      	ldr	r2, [r7, #20]
 8000766:	430a      	orrs	r2, r1
 8000768:	605a      	str	r2, [r3, #4]
	}
	//5. Configure the Alternate functionality, if required
	if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	795b      	ldrb	r3, [r3, #5]
 800076e:	2b02      	cmp	r3, #2
 8000770:	d131      	bne.n	80007d6 <GPIO_Init+0x31e>
	{
		// Configure the alternate function here
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber / 8;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	791b      	ldrb	r3, [r3, #4]
 8000776:	08db      	lsrs	r3, r3, #3
 8000778:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber % 8;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	791b      	ldrb	r3, [r3, #4]
 800077e:	f003 0307 	and.w	r3, r3, #7
 8000782:	73fb      	strb	r3, [r7, #15]

		pGPIOHandle -> pGPIOx -> AFR[temp1] &= ~(0xF << (4 * temp2));
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	7c3a      	ldrb	r2, [r7, #16]
 800078a:	3208      	adds	r2, #8
 800078c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000790:	7bfb      	ldrb	r3, [r7, #15]
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	220f      	movs	r2, #15
 8000796:	fa02 f303 	lsl.w	r3, r2, r3
 800079a:	43db      	mvns	r3, r3
 800079c:	4618      	mov	r0, r3
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	7c3a      	ldrb	r2, [r7, #16]
 80007a4:	4001      	ands	r1, r0
 80007a6:	3208      	adds	r2, #8
 80007a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle -> pGPIOx -> AFR[temp1] |= pGPIOHandle -> GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	7c3a      	ldrb	r2, [r7, #16]
 80007b2:	3208      	adds	r2, #8
 80007b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	7a5b      	ldrb	r3, [r3, #9]
 80007bc:	461a      	mov	r2, r3
 80007be:	7bfb      	ldrb	r3, [r7, #15]
 80007c0:	009b      	lsls	r3, r3, #2
 80007c2:	fa02 f303 	lsl.w	r3, r2, r3
 80007c6:	4618      	mov	r0, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	7c3a      	ldrb	r2, [r7, #16]
 80007ce:	4301      	orrs	r1, r0
 80007d0:	3208      	adds	r2, #8
 80007d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}
}
 80007d6:	bf00      	nop
 80007d8:	3718      	adds	r7, #24
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40023800 	.word	0x40023800
 80007e4:	40013800 	.word	0x40013800
 80007e8:	40013c00 	.word	0x40013c00

080007ec <SPI_PeriClockControl>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	460b      	mov	r3, r1
 80007f6:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80007f8:	78fb      	ldrb	r3, [r7, #3]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d12b      	bne.n	8000856 <SPI_PeriClockControl+0x6a>
	{
		if(pSPIx == SPI1)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	4a22      	ldr	r2, [pc, #136]	; (800088c <SPI_PeriClockControl+0xa0>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d106      	bne.n	8000814 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 8000806:	4b22      	ldr	r3, [pc, #136]	; (8000890 <SPI_PeriClockControl+0xa4>)
 8000808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800080a:	4a21      	ldr	r2, [pc, #132]	; (8000890 <SPI_PeriClockControl+0xa4>)
 800080c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000810:	6453      	str	r3, [r2, #68]	; 0x44
		}else if(pSPIx == SPI2)
		{
			SPI2_PCLK_DI();
		}
	}
}
 8000812:	e035      	b.n	8000880 <SPI_PeriClockControl+0x94>
		}else if(pSPIx == SPI2)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	4a1f      	ldr	r2, [pc, #124]	; (8000894 <SPI_PeriClockControl+0xa8>)
 8000818:	4293      	cmp	r3, r2
 800081a:	d106      	bne.n	800082a <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 800081c:	4b1c      	ldr	r3, [pc, #112]	; (8000890 <SPI_PeriClockControl+0xa4>)
 800081e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000820:	4a1b      	ldr	r2, [pc, #108]	; (8000890 <SPI_PeriClockControl+0xa4>)
 8000822:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000826:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000828:	e02a      	b.n	8000880 <SPI_PeriClockControl+0x94>
		}else if(pSPIx == SPI3)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4a1a      	ldr	r2, [pc, #104]	; (8000898 <SPI_PeriClockControl+0xac>)
 800082e:	4293      	cmp	r3, r2
 8000830:	d106      	bne.n	8000840 <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 8000832:	4b17      	ldr	r3, [pc, #92]	; (8000890 <SPI_PeriClockControl+0xa4>)
 8000834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000836:	4a16      	ldr	r2, [pc, #88]	; (8000890 <SPI_PeriClockControl+0xa4>)
 8000838:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800083c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800083e:	e01f      	b.n	8000880 <SPI_PeriClockControl+0x94>
		}else if(pSPIx == SPI4)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	4a16      	ldr	r2, [pc, #88]	; (800089c <SPI_PeriClockControl+0xb0>)
 8000844:	4293      	cmp	r3, r2
 8000846:	d11b      	bne.n	8000880 <SPI_PeriClockControl+0x94>
			SPI4_PCLK_EN();
 8000848:	4b11      	ldr	r3, [pc, #68]	; (8000890 <SPI_PeriClockControl+0xa4>)
 800084a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800084c:	4a10      	ldr	r2, [pc, #64]	; (8000890 <SPI_PeriClockControl+0xa4>)
 800084e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000852:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000854:	e014      	b.n	8000880 <SPI_PeriClockControl+0x94>
		if(pSPIx == SPI1)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4a0c      	ldr	r2, [pc, #48]	; (800088c <SPI_PeriClockControl+0xa0>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d106      	bne.n	800086c <SPI_PeriClockControl+0x80>
			SPI1_PCLK_DI();
 800085e:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <SPI_PeriClockControl+0xa4>)
 8000860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000862:	4a0b      	ldr	r2, [pc, #44]	; (8000890 <SPI_PeriClockControl+0xa4>)
 8000864:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000868:	6453      	str	r3, [r2, #68]	; 0x44
}
 800086a:	e009      	b.n	8000880 <SPI_PeriClockControl+0x94>
		}else if(pSPIx == SPI2)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	4a09      	ldr	r2, [pc, #36]	; (8000894 <SPI_PeriClockControl+0xa8>)
 8000870:	4293      	cmp	r3, r2
 8000872:	d105      	bne.n	8000880 <SPI_PeriClockControl+0x94>
			SPI2_PCLK_DI();
 8000874:	4b06      	ldr	r3, [pc, #24]	; (8000890 <SPI_PeriClockControl+0xa4>)
 8000876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000878:	4a05      	ldr	r2, [pc, #20]	; (8000890 <SPI_PeriClockControl+0xa4>)
 800087a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800087e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000880:	bf00      	nop
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	40013000 	.word	0x40013000
 8000890:	40023800 	.word	0x40023800
 8000894:	40003800 	.word	0x40003800
 8000898:	40003c00 	.word	0x40003c00
 800089c:	40013400 	.word	0x40013400

080008a0 <SPI_Init>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b084      	sub	sp, #16
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	// Configure the SPI_CR1 Register

	// Enable the peripheral clock
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	2101      	movs	r1, #1
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff ff9c 	bl	80007ec <SPI_PeriClockControl>

	uint32_t tempReg = 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	60fb      	str	r3, [r7, #12]

	// 1. Configure the device mode
	tempReg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	791b      	ldrb	r3, [r3, #4]
 80008bc:	009b      	lsls	r3, r3, #2
 80008be:	461a      	mov	r2, r3
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	4313      	orrs	r3, r2
 80008c4:	60fb      	str	r3, [r7, #12]

	// 2. Configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	795b      	ldrb	r3, [r3, #5]
 80008ca:	2b01      	cmp	r3, #1
 80008cc:	d104      	bne.n	80008d8 <SPI_Init+0x38>
	{
		// BIDI mode should be cleared
		tempReg &= ~(1 << SPI_CR1_BIDIMODE);
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	e014      	b.n	8000902 <SPI_Init+0x62>

	}else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	795b      	ldrb	r3, [r3, #5]
 80008dc:	2b02      	cmp	r3, #2
 80008de:	d104      	bne.n	80008ea <SPI_Init+0x4a>
	{
		// BIDI mode should be set
		tempReg |= (1 << SPI_CR1_BIDIMODE);
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	e00b      	b.n	8000902 <SPI_Init+0x62>
	}else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	795b      	ldrb	r3, [r3, #5]
 80008ee:	2b03      	cmp	r3, #3
 80008f0:	d107      	bne.n	8000902 <SPI_Init+0x62>
	{
		// BIDI mode should be cleared & RXONLY bit must be set
		tempReg &= ~(1 << SPI_CR1_BIDIMODE);
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80008f8:	60fb      	str	r3, [r7, #12]
		tempReg |= (1 << SPI_CR1_RXONLY);
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000900:	60fb      	str	r3, [r7, #12]
	}

	// 3. Configure the SPI serial clock speed (baudRate)
	tempReg |= pSPIHandle->SPIConfig.SPI_ClkSpeed << SPI_CR1_BR;
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	799b      	ldrb	r3, [r3, #6]
 8000906:	00db      	lsls	r3, r3, #3
 8000908:	461a      	mov	r2, r3
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	4313      	orrs	r3, r2
 800090e:	60fb      	str	r3, [r7, #12]

	// 4. Configure the DFF [DATA FRAME FORMAT]
	tempReg |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	79db      	ldrb	r3, [r3, #7]
 8000914:	02db      	lsls	r3, r3, #11
 8000916:	461a      	mov	r2, r3
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	4313      	orrs	r3, r2
 800091c:	60fb      	str	r3, [r7, #12]

	// 5. Configure the CPOL
	tempReg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	7a1b      	ldrb	r3, [r3, #8]
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	461a      	mov	r2, r3
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	4313      	orrs	r3, r2
 800092a:	60fb      	str	r3, [r7, #12]

	// 6. Configure the CPHA
	tempReg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	7a5b      	ldrb	r3, [r3, #9]
 8000930:	461a      	mov	r2, r3
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	4313      	orrs	r3, r2
 8000936:	60fb      	str	r3, [r7, #12]

	// 7. Configur the SSM
	tempReg |= pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	7a9b      	ldrb	r3, [r3, #10]
 800093c:	025b      	lsls	r3, r3, #9
 800093e:	461a      	mov	r2, r3
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	4313      	orrs	r3, r2
 8000944:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempReg;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	68fa      	ldr	r2, [r7, #12]
 800094c:	601a      	str	r2, [r3, #0]

}
 800094e:	bf00      	nop
 8000950:	3710      	adds	r7, #16
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}

08000956 <SPI_GetFlagStatus>:
 * @return								- status of the flag either 0 or 1
 *
 * @note								- None
 *****************************************************************************************************************/
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 8000956:	b480      	push	{r7}
 8000958:	b083      	sub	sp, #12
 800095a:	af00      	add	r7, sp, #0
 800095c:	6078      	str	r0, [r7, #4]
 800095e:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	689a      	ldr	r2, [r3, #8]
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	4013      	ands	r3, r2
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 800096c:	2301      	movs	r3, #1
 800096e:	e000      	b.n	8000972 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000970:	2300      	movs	r3, #0
}
 8000972:	4618      	mov	r0, r3
 8000974:	370c      	adds	r7, #12
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr

0800097e <SPI_SendData>:
 * @return								- None
 *
 * @note								- This is a blocking call / Polling type
 *****************************************************************************************************************/
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b084      	sub	sp, #16
 8000982:	af00      	add	r7, sp, #0
 8000984:	60f8      	str	r0, [r7, #12]
 8000986:	60b9      	str	r1, [r7, #8]
 8000988:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 800098a:	e027      	b.n	80009dc <SPI_SendData+0x5e>
	{
		// 1. Wait until TXE is set
		//while(!(pSPIx->SR & (1 << 1)));
		while(SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 800098c:	bf00      	nop
 800098e:	2102      	movs	r1, #2
 8000990:	68f8      	ldr	r0, [r7, #12]
 8000992:	f7ff ffe0 	bl	8000956 <SPI_GetFlagStatus>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d0f8      	beq.n	800098e <SPI_SendData+0x10>

		// 2. Check the DFF bit in CR1
		if(pSPIx->CR1 & (1 << SPI_CR1_DFF))
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d00e      	beq.n	80009c6 <SPI_SendData+0x48>
		{
			// 16 bit DFF
			// 1. Load the data into the DR
			pSPIx->DR = *(uint16_t*)pTxBuffer;
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	881b      	ldrh	r3, [r3, #0]
 80009ac:	461a      	mov	r2, r3
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	60da      	str	r2, [r3, #12]
			Len--;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	3b01      	subs	r3, #1
 80009b6:	607b      	str	r3, [r7, #4]
			Len--;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	3b01      	subs	r3, #1
 80009bc:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	3301      	adds	r3, #1
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	e00a      	b.n	80009dc <SPI_SendData+0x5e>
		}else
		{
			// 8 bit DFF
			pSPIx->DR = *(uint8_t*)pTxBuffer;
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	461a      	mov	r2, r3
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	60da      	str	r2, [r3, #12]
			Len--;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	3b01      	subs	r3, #1
 80009d4:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 80009d6:	68bb      	ldr	r3, [r7, #8]
 80009d8:	3301      	adds	r3, #1
 80009da:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d1d4      	bne.n	800098c <SPI_SendData+0xe>

		}
	}
}
 80009e2:	bf00      	nop
 80009e4:	bf00      	nop
 80009e6:	3710      	adds	r7, #16
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}

080009ec <SPI_PeripheralControl>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	460b      	mov	r3, r1
 80009f6:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 80009f8:	78fb      	ldrb	r3, [r7, #3]
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d106      	bne.n	8000a0c <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000a0a:	e005      	b.n	8000a18 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	601a      	str	r2, [r3, #0]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr

08000a24 <SPI_SSOEConfig>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	460b      	mov	r3, r1
 8000a2e:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000a30:	78fb      	ldrb	r3, [r7, #3]
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	d106      	bne.n	8000a44 <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	f043 0204 	orr.w	r2, r3, #4
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 8000a42:	e005      	b.n	8000a50 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	f023 0204 	bic.w	r2, r3, #4
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	605a      	str	r2, [r3, #4]
}
 8000a50:	bf00      	nop
 8000a52:	370c      	adds	r7, #12
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr

08000a5c <W25QXX_WRITE_CONTROL>:
    SPI_PeripheralControl(SPI2, DISABLE);

}

void W25QXX_WRITE_CONTROL(SPI_RegDef_t *pSPIx, uint8_t EnorDn)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	460b      	mov	r3, r1
 8000a66:	70fb      	strb	r3, [r7, #3]
	uint8_t write_en[1] = {W25QXX_WRITE_EN};
 8000a68:	2306      	movs	r3, #6
 8000a6a:	733b      	strb	r3, [r7, #12]
	uint8_t write_di[1] = {W25QXX_WRITE_DI};
 8000a6c:	2304      	movs	r3, #4
 8000a6e:	723b      	strb	r3, [r7, #8]
	// Enable the flash write
	SPI_PeripheralControl(pSPIx, ENABLE);
 8000a70:	2101      	movs	r1, #1
 8000a72:	6878      	ldr	r0, [r7, #4]
 8000a74:	f7ff ffba 	bl	80009ec <SPI_PeripheralControl>

	if(EnorDn == ENABLE)
 8000a78:	78fb      	ldrb	r3, [r7, #3]
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d110      	bne.n	8000aa0 <W25QXX_WRITE_CONTROL+0x44>
	{

		SPI_SendData(pSPIx, write_en, 1);
 8000a7e:	f107 030c 	add.w	r3, r7, #12
 8000a82:	2201      	movs	r2, #1
 8000a84:	4619      	mov	r1, r3
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	f7ff ff79 	bl	800097e <SPI_SendData>
		// Delay to ensure the SPI transaction completes (adjust as needed)
		for(uint32_t j = 0; j < 100; j++);
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	617b      	str	r3, [r7, #20]
 8000a90:	e002      	b.n	8000a98 <W25QXX_WRITE_CONTROL+0x3c>
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	3301      	adds	r3, #1
 8000a96:	617b      	str	r3, [r7, #20]
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	2b63      	cmp	r3, #99	; 0x63
 8000a9c:	d9f9      	bls.n	8000a92 <W25QXX_WRITE_CONTROL+0x36>
 8000a9e:	e00f      	b.n	8000ac0 <W25QXX_WRITE_CONTROL+0x64>
	}
	else
	{
		// Disable the flash write
		SPI_SendData(pSPIx, write_di, 1);
 8000aa0:	f107 0308 	add.w	r3, r7, #8
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	6878      	ldr	r0, [r7, #4]
 8000aaa:	f7ff ff68 	bl	800097e <SPI_SendData>
		// Delay to ensure the SPI transaction completes (adjust as needed)
		for(uint32_t j = 0; j < 100; j++);
 8000aae:	2300      	movs	r3, #0
 8000ab0:	613b      	str	r3, [r7, #16]
 8000ab2:	e002      	b.n	8000aba <W25QXX_WRITE_CONTROL+0x5e>
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	613b      	str	r3, [r7, #16]
 8000aba:	693b      	ldr	r3, [r7, #16]
 8000abc:	2b63      	cmp	r3, #99	; 0x63
 8000abe:	d9f9      	bls.n	8000ab4 <W25QXX_WRITE_CONTROL+0x58>
	}

	// Disable the flash write
	SPI_PeripheralControl(pSPIx, DISABLE);
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	6878      	ldr	r0, [r7, #4]
 8000ac4:	f7ff ff92 	bl	80009ec <SPI_PeripheralControl>

}
 8000ac8:	bf00      	nop
 8000aca:	3718      	adds	r7, #24
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}

08000ad0 <__libc_init_array>:
 8000ad0:	b570      	push	{r4, r5, r6, lr}
 8000ad2:	4d0d      	ldr	r5, [pc, #52]	; (8000b08 <__libc_init_array+0x38>)
 8000ad4:	4c0d      	ldr	r4, [pc, #52]	; (8000b0c <__libc_init_array+0x3c>)
 8000ad6:	1b64      	subs	r4, r4, r5
 8000ad8:	10a4      	asrs	r4, r4, #2
 8000ada:	2600      	movs	r6, #0
 8000adc:	42a6      	cmp	r6, r4
 8000ade:	d109      	bne.n	8000af4 <__libc_init_array+0x24>
 8000ae0:	4d0b      	ldr	r5, [pc, #44]	; (8000b10 <__libc_init_array+0x40>)
 8000ae2:	4c0c      	ldr	r4, [pc, #48]	; (8000b14 <__libc_init_array+0x44>)
 8000ae4:	f000 f818 	bl	8000b18 <_init>
 8000ae8:	1b64      	subs	r4, r4, r5
 8000aea:	10a4      	asrs	r4, r4, #2
 8000aec:	2600      	movs	r6, #0
 8000aee:	42a6      	cmp	r6, r4
 8000af0:	d105      	bne.n	8000afe <__libc_init_array+0x2e>
 8000af2:	bd70      	pop	{r4, r5, r6, pc}
 8000af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000af8:	4798      	blx	r3
 8000afa:	3601      	adds	r6, #1
 8000afc:	e7ee      	b.n	8000adc <__libc_init_array+0xc>
 8000afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b02:	4798      	blx	r3
 8000b04:	3601      	adds	r6, #1
 8000b06:	e7f2      	b.n	8000aee <__libc_init_array+0x1e>
 8000b08:	08000b30 	.word	0x08000b30
 8000b0c:	08000b30 	.word	0x08000b30
 8000b10:	08000b30 	.word	0x08000b30
 8000b14:	08000b34 	.word	0x08000b34

08000b18 <_init>:
 8000b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b1a:	bf00      	nop
 8000b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b1e:	bc08      	pop	{r3}
 8000b20:	469e      	mov	lr, r3
 8000b22:	4770      	bx	lr

08000b24 <_fini>:
 8000b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b26:	bf00      	nop
 8000b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b2a:	bc08      	pop	{r3}
 8000b2c:	469e      	mov	lr, r3
 8000b2e:	4770      	bx	lr
