#! /usr/bin/vvp
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x91c6e50 .scope module, "ecpu_tb" "ecpu_tb" 2 4;
 .timescale -12 -12;
P_0x91c8b34 .param/l "DWIDTH" 2 8, +C4<010000>;
P_0x91c8b48 .param/l "Mk" 2 12, +C4<01>;
P_0x91c8b5c .param/l "N" 2 13, +C4<010000>;
P_0x91c8b70 .param/l "OPWIDTH" 2 9, +C4<0100>;
v0x91eead8_0 .net "A_ACC", 15 0, L_0x91f2560; 1 drivers
v0x91eecb0_0 .net "B_ACC", 15 0, L_0x91f2378; 1 drivers
v0x91eed40_0 .net "CLK", 0 0, v0x9174808_0; 1 drivers
v0x9162310_0 .var "INT_EXT", 0 0;
v0x91eee38_0 .net "RESET_N", 0 0, v0x91c3e88_0; 1 drivers
v0x91eeed8_0 .net "duration", 63 0, C4<0000000000000000000000000000000000000000000000000000000100101100>; 1 drivers
S_0x91b5610 .scope module, "ecpu0" "ecpu" 2 25, 3 1, S_0x91c6e50;
 .timescale -9 -12;
P_0x91c3c9c .param/l "DWIDTH" 3 10, +C4<010000>;
P_0x91c3cb0 .param/l "Mk" 3 14, +C4<01>;
P_0x91c3cc4 .param/l "N" 3 15, +C4<010000>;
P_0x91c3cd8 .param/l "OPWIDTH" 3 11, +C4<0100>;
L_0x91e92c0 .functor BUFZ 1, v0x9174808_0, C4<0>, C4<0>, C4<0>;
L_0x91e9568 .functor BUFZ 1, v0x9174808_0, C4<0>, C4<0>, C4<0>;
L_0x91e2d38 .functor BUFZ 1, v0x9174808_0, C4<0>, C4<0>, C4<0>;
L_0x9177ad0 .functor NOT 1, v0x91c3e88_0, C4<0>, C4<0>, C4<0>;
L_0x918b780 .functor NOT 1, v0x91c3e88_0, C4<0>, C4<0>, C4<0>;
L_0x91e8300 .functor NOT 1, v0x91c3e88_0, C4<0>, C4<0>, C4<0>;
v0x91edd50_0 .net "A", 15 0, L_0x91f2608; 1 drivers
v0x91eddf0_0 .alias "A_ACC", 15 0, v0x91eead8_0;
v0x91ede40_0 .net "B", 15 0, L_0x91edda0; 1 drivers
v0x91edee0_0 .alias "B_ACC", 15 0, v0x91eecb0_0;
v0x91edf30_0 .net "C", 0 0, v0x91e93d0_0; 1 drivers
v0x91edfd0_0 .alias "CLK", 0 0, v0x91eed40_0;
RS_0x91cdb5c .resolv tri, L_0x9177ad0, C4<0>, C4<z>, C4<z>;
v0x91ee020_0 .net8 "CLR", 0 0, RS_0x91cdb5c; 2 drivers
v0x91ee070_0 .net "INT_EXT", 0 0, v0x9162310_0; 1 drivers
v0x91ee0c0_0 .alias "RESET_N", 0 0, v0x91eee38_0;
v0x91ee110_0 .net "S", 3 0, L_0x91f2920; 1 drivers
v0x91ee1b0_0 .net "V", 0 0, v0x91e94b8_0; 1 drivers
v0x91ee250_0 .net "Y", 15 0, v0x91e95a0_0; 1 drivers
v0x91ee2f0_0 .net "Z", 0 0, v0x91e9688_0; 1 drivers
v0x91ee390_0 .net "alu_clk", 0 0, L_0x91e92c0; 1 drivers
v0x91ee3e0_0 .net "ram_address", 9 0, v0x916ab50_0; 1 drivers
v0x91ee430_0 .net "ram_clk", 0 0, L_0x91e9568; 1 drivers
v0x91ee480_0 .net "ram_data_in", 15 0, v0x91b42e8_0; 1 drivers
v0x91ee4d0_0 .net "ram_data_out", 15 0, v0x91e3150_0; 1 drivers
v0x91ee570_0 .net "ram_enable", 0 0, v0x9194bc8_0; 1 drivers
v0x91ee5c0_0 .net "ram_rd", 0 0, v0x91cc5d8_0; 1 drivers
v0x91ee520_0 .net "ram_reset", 0 0, L_0x918b780; 1 drivers
v0x91ee668_0 .net "ram_rw_mask", 15 0, v0x91b4940_0; 1 drivers
v0x91ee718_0 .net "ram_wr", 0 0, v0x91b9658_0; 1 drivers
v0x91ee768_0 .net "rom_address", 9 0, v0x91b47f8_0; 1 drivers
v0x91ee820_0 .net "rom_clk", 0 0, L_0x91e2d38; 1 drivers
v0x91ee870_0 .net "rom_data_in", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x91ee7b8_0 .net "rom_data_out", 15 0, v0x915b268_0; 1 drivers
v0x91ee980_0 .net "rom_enable", 0 0, v0x91c75e8_0; 1 drivers
v0x91ee8c0_0 .net "rom_rd", 0 0, v0x91c7398_0; 1 drivers
v0x91eea88_0 .net "rom_reset", 0 0, L_0x91e8300; 1 drivers
v0x91ee9f8_0 .net "rom_rw_mask", 15 0, v0x91c7b90_0; 1 drivers
v0x91eeb98_0 .net "rom_wr", 0 0, C4<0>; 1 drivers
S_0x91e8568 .scope module, "ecpu_alu" "alu" 3 69, 4 4, S_0x91b5610;
 .timescale -9 -12;
P_0x91e85ec .param/l "DWIDTH" 4 6, +C4<010000>;
P_0x91e8600 .param/l "OPWIDTH" 4 7, +C4<0100>;
L_0x91e81d8 .functor BUFZ 1, RS_0x91cdb5c, C4<0>, C4<0>, C4<0>;
v0x91ece98_0 .alias "A", 15 0, v0x91edd50_0;
v0x91ecee8_0 .alias "B", 15 0, v0x91ede40_0;
v0x91ecf78_0 .alias "C", 0 0, v0x91edf30_0;
v0x91ed008_0 .alias "CLK", 0 0, v0x91ee390_0;
v0x91ed058_0 .alias "CLR", 0 0, v0x91ee020_0;
v0x91ed0a8_0 .alias "S", 3 0, v0x91ee110_0;
v0x91ed158_0 .alias "V", 0 0, v0x91ee1b0_0;
v0x91ed1e8_0 .alias "Y", 15 0, v0x91ee250_0;
v0x91ed278_0 .alias "Z", 0 0, v0x91ee2f0_0;
v0x91ed308_0 .net "add_AB", 0 0, L_0x91eee88; 1 drivers
v0x91ed358_0 .net "and_AB", 0 0, L_0x91ef678; 1 drivers
v0x91ed3a8_0 .net "clr_ALL", 0 0, L_0x91ef250; 1 drivers
v0x91ed3f8_0 .net "clr_C", 0 0, C4<z>; 0 drivers
v0x91ed448_0 .net "clr_V", 0 0, C4<z>; 0 drivers
v0x91ed4d8_0 .net "clr_Z", 0 0, C4<z>; 0 drivers
v0x91ed528_0 .net "cmp_AB", 0 0, L_0x91ef160; 1 drivers
v0x91ed5a0_0 .net "cpl_A", 0 0, L_0x91ef4e0; 1 drivers
v0x91ed618_0 .net "cpl_B", 0 0, L_0x91ef700; 1 drivers
v0x91ed6e0_0 .net "dec_A", 0 0, L_0x91ef2e0; 1 drivers
v0x91ed758_0 .net "dec_B", 0 0, L_0x91ef380; 1 drivers
v0x91ed800_0 .net "inc_A", 0 0, L_0x91ef070; 1 drivers
v0x91ed850_0 .net "inc_B", 0 0, L_0x91ef0c0; 1 drivers
v0x91ed900_0 .net "load_inputs", 0 0, v0x91ec8b8_0; 1 drivers
v0x91ed978_0 .net "load_outputs", 0 0, v0x91ec928_0; 1 drivers
v0x91ed8a0_0 .net "mul_AB", 0 0, L_0x91ef428; 1 drivers
v0x91eda58_0 .net "or_AB", 0 0, L_0x91ef5a0; 1 drivers
v0x91edb18_0 .net "reset", 0 0, L_0x91e81d8; 1 drivers
v0x91edb90_0 .net "sl_AB", 0 0, L_0x91ef200; 1 drivers
v0x91edaa8_0 .net "sr_AB", 0 0, L_0x91ef1b0; 1 drivers
v0x91edc58_0 .net "sub_AB", 0 0, L_0x91ef110; 1 drivers
v0x91edc08_0 .net "xor_AB", 0 0, L_0x91ef7b8; 1 drivers
S_0x91ebf60 .scope module, "controller" "alu_controller" 4 53, 5 4, S_0x91e8568;
 .timescale -9 -12;
P_0x91e8f7c .param/l "OPBITS" 5 36, C4<00000000000000000000000000010000>;
P_0x91e8f90 .param/l "OPWIDTH" 5 35, +C4<0100>;
v0x91ec298_0 .alias "add_AB", 0 0, v0x91ed308_0;
v0x91ec318_0 .alias "and_AB", 0 0, v0x91ed358_0;
v0x91ec388_0 .alias "clk", 0 0, v0x91ee390_0;
v0x91ec3d8_0 .alias "clr", 0 0, v0x91ed3a8_0;
v0x91ec428_0 .alias "clr_C", 0 0, v0x91ed3f8_0;
v0x91ec498_0 .alias "clr_V", 0 0, v0x91ed448_0;
v0x91ec528_0 .alias "clr_Z", 0 0, v0x91ed4d8_0;
v0x91ec598_0 .alias "cmp_AB", 0 0, v0x91ed528_0;
v0x91ec5e8_0 .alias "cpl_A", 0 0, v0x91ed5a0_0;
v0x91ec658_0 .alias "cpl_B", 0 0, v0x91ed618_0;
v0x91ec6f8_0 .alias "dec_A", 0 0, v0x91ed6e0_0;
v0x91ec768_0 .alias "dec_B", 0 0, v0x91ed758_0;
v0x91ec7d8_0 .alias "inc_A", 0 0, v0x91ed800_0;
v0x91ec848_0 .alias "inc_B", 0 0, v0x91ed850_0;
v0x91ec8b8_0 .var "load_inputs", 0 0;
v0x91ec928_0 .var "load_outputs", 0 0;
v0x91ec998_0 .alias "mul_AB", 0 0, v0x91ed8a0_0;
v0x91eca08_0 .var "next_opcode", 3 0;
v0x91ecaa8_0 .alias "opcode", 3 0, v0x91ee110_0;
v0x91ecaf8_0 .var "opcode_sel", 65537 0;
v0x91eca58_0 .alias "or_AB", 0 0, v0x91eda58_0;
v0x91ecbc0_0 .alias "reset", 0 0, v0x91edb18_0;
v0x91ecc70_0 .alias "sl_AB", 0 0, v0x91edb90_0;
v0x91ecce0_0 .alias "sr_AB", 0 0, v0x91edaa8_0;
v0x91ecc10_0 .alias "sub_AB", 0 0, v0x91edc58_0;
v0x91ecdb8_0 .var "this_opcode", 3 0;
v0x91ecd30_0 .alias "xor_AB", 0 0, v0x91edc08_0;
E_0x91ebd50 .event edge, v0x91ecdb8_0;
L_0x91eee88 .part v0x91ecaf8_0, 0, 1;
L_0x91ef070 .part v0x91ecaf8_0, 1, 1;
L_0x91ef0c0 .part v0x91ecaf8_0, 9, 1;
L_0x91ef110 .part v0x91ecaf8_0, 2, 1;
L_0x91ef160 .part v0x91ecaf8_0, 3, 1;
L_0x91ef200 .part v0x91ecaf8_0, 4, 1;
L_0x91ef1b0 .part v0x91ecaf8_0, 5, 1;
L_0x91ef250 .part v0x91ecaf8_0, 6, 1;
L_0x91ef2e0 .part v0x91ecaf8_0, 7, 1;
L_0x91ef380 .part v0x91ecaf8_0, 8, 1;
L_0x91ef428 .part v0x91ecaf8_0, 10, 1;
L_0x91ef4e0 .part v0x91ecaf8_0, 11, 1;
L_0x91ef678 .part v0x91ecaf8_0, 12, 1;
L_0x91ef5a0 .part v0x91ecaf8_0, 13, 1;
L_0x91ef7b8 .part v0x91ecaf8_0, 14, 1;
L_0x91ef700 .part v0x91ecaf8_0, 15, 1;
S_0x91e8618 .scope module, "datapath" "alu_datapath" 4 85, 6 2, S_0x91e8568;
 .timescale -9 -12;
P_0x91b5c7c .param/l "ALU_WIDTH" 6 40, +C4<010000>;
L_0x91ee200 .functor NOT 16, v0x91e9210_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x9182260 .functor AND 1, L_0x91efbb0, L_0x91efc40, C4<1>, C4<1>;
L_0x91e9068 .functor AND 1, L_0x9182260, L_0x91efcd0, C4<1>, C4<1>;
L_0x91ef530 .functor AND 1, L_0x91e9068, L_0x91efd70, C4<1>, C4<1>;
L_0x91ef3f0 .functor AND 1, L_0x91ef110, L_0x91eff28, C4<1>, C4<1>;
L_0x91e9480 .functor OR 1, L_0x91ef3f0, L_0x91ef700, C4<0>, C4<0>;
L_0x91ef4a8 .functor NOT 16, v0x91e92f8_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x91effc8 .functor AND 1, L_0x91efdc0, L_0x91ef070, C4<1>, C4<1>;
L_0x91f0200 .functor AND 1, L_0x91effc8, L_0x91f0148, C4<1>, C4<1>;
L_0x91f0658 .functor OR 1, L_0x91ef110, L_0x91ef070, C4<0>, C4<0>;
L_0x91f0098 .functor OR 1, L_0x91f0658, L_0x91ef0c0, C4<0>, C4<0>;
L_0x91f0878 .functor OR 1, L_0x91ef678, L_0x91ef5a0, C4<0>, C4<0>;
L_0x91ef2a8 .functor AND 1, L_0x91f08f8, L_0x91f0998, C4<1>, C4<1>;
L_0x91ef6c8 .functor AND 1, L_0x91f0878, L_0x91ef2a8, C4<1>, C4<1>;
L_0x91f0948 .functor OR 1, L_0x91ef200, L_0x91ef1b0, C4<0>, C4<0>;
L_0x91f0f88 .functor OR 1, L_0x91ef7b8, L_0x91ef160, C4<0>, C4<0>;
L_0x91f0e10 .functor AND 1, L_0x91eee88, L_0x91f1120, C4<1>, C4<1>;
L_0x91e9398 .functor AND 1, L_0x91f0e10, L_0x91f11e8, C4<1>, C4<1>;
L_0x91e96d8 .functor AND 1, L_0x91e9398, L_0x91f0fc0, C4<1>, C4<1>;
L_0x91ef640 .functor AND 1, L_0x91e96d8, L_0x91f13a0, C4<1>, C4<1>;
L_0x91ef348 .functor AND 1, L_0x91ef640, L_0x91f1290, C4<1>, C4<1>;
L_0x91f1460 .functor OR 1, L_0x91ef678, L_0x91ef5a0, C4<0>, C4<0>;
L_0x91f1498 .functor OR 1, L_0x91f1460, L_0x91ef7b8, C4<0>, C4<0>;
L_0x91f1170 .functor OR 1, L_0x91f1498, L_0x91ef700, C4<0>, C4<0>;
L_0x91f1090 .functor OR 1, L_0x91f1170, L_0x91ef250, C4<0>, C4<0>;
L_0x91f16f0 .functor OR 1, L_0x91ef200, L_0x91ef1b0, C4<0>, C4<0>;
L_0x91f1980 .functor BUFZ 16, v0x91e9210_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x91f1cf0 .functor BUFZ 16, v0x91e92f8_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x91e91b0_0 .alias "A", 15 0, v0x91edd50_0;
v0x91e9210_0 .var "Areg", 15 0;
v0x91e9270_0 .alias "B", 15 0, v0x91ede40_0;
v0x91e92f8_0 .var "Breg", 15 0;
v0x91e9348_0 .alias "C", 0 0, v0x91edf30_0;
v0x91e93d0_0 .var "Creg", 0 0;
v0x91e9430_0 .alias "V", 0 0, v0x91ee1b0_0;
v0x91e94b8_0 .var "Vreg", 0 0;
v0x91e9518_0 .alias "Y", 15 0, v0x91ee250_0;
v0x91e95a0_0 .var "Yreg", 15 0;
v0x91e9600_0 .alias "Z", 0 0, v0x91ee2f0_0;
v0x91e9688_0 .var "Zreg", 0 0;
v0x91e9720_0 .net *"_s102", 0 0, C4<1>; 1 drivers
v0x91e9780_0 .net *"_s104", 0 0, C4<0>; 1 drivers
v0x91e9820_0 .net *"_s108", 0 0, L_0x91f0f88; 1 drivers
v0x91e9880_0 .net *"_s110", 0 0, C4<0>; 1 drivers
v0x91e9928_0 .net *"_s112", 0 0, C4<1>; 1 drivers
v0x91e9988_0 .net *"_s116", 0 0, L_0x91f1120; 1 drivers
v0x91e9a38_0 .net *"_s118", 0 0, L_0x91f0e10; 1 drivers
v0x91e9a98_0 .net *"_s12", 15 0, C4<0000000000000000>; 1 drivers
v0x91e9b40_0 .net *"_s120", 0 0, L_0x91f11e8; 1 drivers
v0x91e9ba0_0 .net *"_s122", 0 0, L_0x91e9398; 1 drivers
v0x91e9ae8_0 .net *"_s124", 0 0, L_0x91f0fc0; 1 drivers
v0x91e9c50_0 .net *"_s126", 0 0, L_0x91e96d8; 1 drivers
v0x91e9bf0_0 .net *"_s128", 0 0, L_0x91f13a0; 1 drivers
v0x91e9d08_0 .net *"_s130", 0 0, L_0x91ef640; 1 drivers
v0x91e9ca0_0 .net *"_s132", 0 0, L_0x91f1290; 1 drivers
v0x91e9dc8_0 .net *"_s134", 0 0, L_0x91ef348; 1 drivers
v0x91e9d68_0 .net *"_s137", 0 0, L_0x91f1528; 1 drivers
v0x91e9e90_0 .net *"_s138", 0 0, L_0x91f1460; 1 drivers
v0x91e9e28_0 .net *"_s14", 15 0, L_0x91ee200; 1 drivers
v0x91e9f60_0 .net *"_s140", 0 0, L_0x91f1498; 1 drivers
v0x91e9ef0_0 .net *"_s142", 0 0, L_0x91f1170; 1 drivers
v0x91ea038_0 .net *"_s144", 0 0, L_0x91f1090; 1 drivers
v0x91e9fb0_0 .net *"_s146", 0 0, C4<0>; 1 drivers
v0x91ea118_0 .net *"_s148", 0 0, L_0x91f16f0; 1 drivers
v0x91ea088_0 .net *"_s150", 0 0, L_0x91f17e0; 1 drivers
v0x91ea200_0 .net *"_s152", 0 0, L_0x91f1908; 1 drivers
v0x91ea168_0 .net *"_s156", 0 0, C4<1>; 1 drivers
v0x91ea2f0_0 .net *"_s158", 0 0, C4<0>; 1 drivers
v0x91ea250_0 .net *"_s16", 15 0, C4<0000000000000000>; 1 drivers
v0x91ea3e8_0 .net *"_s18", 15 0, C4<1111111111111111>; 1 drivers
v0x91ea340_0 .net *"_s20", 15 0, L_0x91efa70; 1 drivers
v0x91ea390_0 .net *"_s22", 15 0, L_0x91efac0; 1 drivers
v0x91ea4f0_0 .net *"_s24", 15 0, L_0x91efb10; 1 drivers
v0x91ea550_0 .net *"_s28", 0 0, L_0x91efbb0; 1 drivers
v0x91ea438_0 .net *"_s30", 0 0, L_0x91efc40; 1 drivers
v0x91ea498_0 .net *"_s32", 0 0, L_0x9182260; 1 drivers
v0x91ea668_0 .net *"_s34", 0 0, L_0x91efcd0; 1 drivers
v0x91ea6c8_0 .net *"_s36", 0 0, L_0x91e9068; 1 drivers
v0x91ea5a0_0 .net *"_s38", 0 0, L_0x91efd70; 1 drivers
v0x91ea600_0 .net *"_s40", 0 0, L_0x91ef530; 1 drivers
v0x91ea7f0_0 .net *"_s42", 15 0, C4<1111111111111111>; 1 drivers
v0x91ea850_0 .net *"_s44", 15 0, L_0x91efeb0; 1 drivers
v0x91ea718_0 .net *"_s46", 0 0, L_0x91eff28; 1 drivers
v0x91ea778_0 .net *"_s48", 0 0, L_0x91ef3f0; 1 drivers
v0x91ea988_0 .net *"_s50", 0 0, L_0x91e9480; 1 drivers
v0x91ea9d8_0 .net *"_s52", 15 0, L_0x91ef4a8; 1 drivers
v0x91ea8a0_0 .net *"_s54", 0 0, L_0x91efdc0; 1 drivers
v0x91ea900_0 .net *"_s56", 0 0, L_0x91effc8; 1 drivers
v0x91eab20_0 .net *"_s58", 0 0, L_0x91f0148; 1 drivers
v0x91eab80_0 .net *"_s60", 0 0, L_0x91f0200; 1 drivers
v0x91eaa28_0 .net *"_s62", 15 0, C4<0000000000000000>; 1 drivers
v0x91eaa88_0 .net *"_s64", 15 0, C4<0000000000000000>; 1 drivers
v0x91eacd8_0 .net *"_s66", 15 0, L_0x91f0300; 1 drivers
v0x91ead38_0 .net *"_s68", 15 0, L_0x91f03a8; 1 drivers
v0x91eabd0_0 .net *"_s70", 15 0, L_0x91f0470; 1 drivers
v0x91eac30_0 .net *"_s74", 0 0, L_0x91f0658; 1 drivers
v0x91eac80_0 .net *"_s76", 0 0, L_0x91f0098; 1 drivers
v0x91eaea0_0 .net *"_s78", 0 0, C4<1>; 1 drivers
v0x91ead88_0 .net *"_s80", 0 0, C4<0>; 1 drivers
v0x91eade8_0 .net *"_s84", 0 0, L_0x91f0878; 1 drivers
v0x91eae38_0 .net *"_s86", 0 0, L_0x91f08f8; 1 drivers
v0x91eb018_0 .net *"_s88", 0 0, L_0x91f0998; 1 drivers
v0x91eaf00_0 .net *"_s90", 0 0, L_0x91ef2a8; 1 drivers
v0x91eaf60_0 .net *"_s92", 0 0, L_0x91ef6c8; 1 drivers
v0x91eafc0_0 .net *"_s95", 15 0, L_0x91f0ad8; 1 drivers
v0x91eb1b0_0 .net *"_s96", 0 0, L_0x91f0948; 1 drivers
v0x91eb078_0 .net *"_s98", 15 0, L_0x91f0c48; 1 drivers
v0x91eb0d8_0 .alias "add_AB", 0 0, v0x91ed308_0;
v0x91eb138_0 .net "adderORsel", 0 0, L_0x91f0e70; 1 drivers
v0x91eb348_0 .net "adderXORsel", 0 0, L_0x91f1018; 1 drivers
v0x91eb220_0 .net "adder_in_a", 15 0, L_0x91efb60; 1 drivers
v0x91eb290_0 .net "adder_in_b", 15 0, L_0x91f0538; 1 drivers
v0x91eb4f0_0 .net "adder_out", 15 0, v0x91e9110_0; 1 drivers
v0x91eb560_0 .net "alu_out", 15 0, L_0x91f0d10; 1 drivers
v0x91eb398_0 .alias "and_AB", 0 0, v0x91ed358_0;
v0x91eb3e8_0 .net "carry", 0 0, L_0x91f19e0; 1 drivers
v0x91eb438_0 .net "carry_in", 0 0, L_0x91f0788; 1 drivers
v0x91eb718_0 .net "carry_out", 16 0, v0x91e8e40_0; 1 drivers
v0x91eb5b0_0 .alias "clk", 0 0, v0x91ee390_0;
v0x91eb620_0 .alias "clr", 0 0, v0x91ed3a8_0;
v0x91eb670_0 .alias "clr_C", 0 0, v0x91ed3f8_0;
v0x91eb6c0_0 .alias "clr_V", 0 0, v0x91ed448_0;
v0x91eb8e8_0 .alias "clr_Z", 0 0, v0x91ed4d8_0;
v0x91eb938_0 .alias "cmp_AB", 0 0, v0x91ed528_0;
v0x91eb768_0 .alias "cpl_A", 0 0, v0x91ed5a0_0;
v0x91eb7c8_0 .alias "cpl_B", 0 0, v0x91ed618_0;
v0x91eb818_0 .alias "dec_A", 0 0, v0x91ed6e0_0;
v0x91eb878_0 .alias "dec_B", 0 0, v0x91ed758_0;
v0x91ebb20_0 .alias "inc_A", 0 0, v0x91ed800_0;
v0x91ebb70_0 .alias "inc_B", 0 0, v0x91ed850_0;
v0x91eb988_0 .alias "load_inputs", 0 0, v0x91ed900_0;
v0x91eb9e8_0 .alias "load_outputs", 0 0, v0x91ed978_0;
v0x91eba38_0 .net "logic0", 15 0, C4<0000000000000000>; 1 drivers
v0x91eba98_0 .net "logic1", 15 0, C4<0000000000000001>; 1 drivers
v0x91ebd70_0 .alias "mul_AB", 0 0, v0x91ed8a0_0;
v0x91ebdd0_0 .alias "or_AB", 0 0, v0x91eda58_0;
v0x91ebbc0_0 .alias "reset", 0 0, v0x91edb18_0;
v0x91ebc20_0 .net "shifter_carry", 0 0, v0x91e87b8_0; 1 drivers
v0x91ebc70_0 .net "shifter_direction", 0 0, L_0x91f1b70; 1 drivers
v0x91ebce0_0 .net "shifter_inA", 15 0, L_0x91f1980; 1 drivers
v0x91ebfe8_0 .net "shifter_inB", 15 0, L_0x91f1cf0; 1 drivers
v0x91ec058_0 .net "shifter_out", 15 0, v0x91e8a18_0; 1 drivers
v0x91ebe20_0 .alias "sl_AB", 0 0, v0x91edb90_0;
v0x91ebe70_0 .alias "sr_AB", 0 0, v0x91edaa8_0;
v0x91ebec0_0 .alias "sub_AB", 0 0, v0x91edc58_0;
v0x91ebf10_0 .alias "xor_AB", 0 0, v0x91edc08_0;
E_0x91e8698 .event posedge, v0x91ebbc0_0, v0x91e8828_0;
L_0x91efa70 .functor MUXZ 16, v0x91e9210_0, C4<1111111111111111>, L_0x91ef380, C4<>;
L_0x91efac0 .functor MUXZ 16, L_0x91efa70, C4<0000000000000000>, L_0x91ef0c0, C4<>;
L_0x91efb10 .functor MUXZ 16, L_0x91efac0, L_0x91ee200, L_0x91ef4e0, C4<>;
L_0x91efb60 .functor MUXZ 16, L_0x91efb10, C4<0000000000000000>, L_0x91ef700, C4<>;
L_0x91efbb0 .reduce/nor L_0x91ef110;
L_0x91efc40 .reduce/nor L_0x91ef070;
L_0x91efcd0 .reduce/nor L_0x91ef4e0;
L_0x91efd70 .reduce/nor L_0x91ef700;
L_0x91efeb0 .functor MUXZ 16, v0x91e92f8_0, C4<1111111111111111>, L_0x91ef2e0, C4<>;
L_0x91eff28 .reduce/nor L_0x91ef070;
L_0x91efdc0 .reduce/nor L_0x91ef110;
L_0x91f0148 .reduce/nor L_0x91ef700;
L_0x91f0300 .functor MUXZ 16, L_0x91f0538, C4<0000000000000000>, L_0x91ef4e0, C4<>;
L_0x91f03a8 .functor MUXZ 16, L_0x91f0300, C4<0000000000000000>, L_0x91f0200, C4<>;
L_0x91f0470 .functor MUXZ 16, L_0x91f03a8, L_0x91ef4a8, L_0x91e9480, C4<>;
L_0x91f0538 .functor MUXZ 16, L_0x91f0470, L_0x91efeb0, L_0x91ef530, C4<>;
L_0x91f0788 .functor MUXZ 1, C4<0>, C4<1>, L_0x91f0098, C4<>;
L_0x91f08f8 .reduce/nor L_0x91ef200;
L_0x91f0998 .reduce/nor L_0x91ef1b0;
L_0x91f0ad8 .part v0x91e8e40_0, 1, 16;
L_0x91f0c48 .functor MUXZ 16, v0x91e9110_0, v0x91e8a18_0, L_0x91f0948, C4<>;
L_0x91f0d10 .functor MUXZ 16, L_0x91f0c48, L_0x91f0ad8, L_0x91ef6c8, C4<>;
L_0x91f0e70 .functor MUXZ 1, C4<0>, C4<1>, L_0x91ef5a0, C4<>;
L_0x91f1018 .functor MUXZ 1, C4<1>, C4<0>, L_0x91f0f88, C4<>;
L_0x91f1120 .reduce/nor L_0x91ef678;
L_0x91f11e8 .reduce/nor L_0x91ef5a0;
L_0x91f0fc0 .reduce/nor L_0x91ef7b8;
L_0x91f13a0 .reduce/nor L_0x91ef700;
L_0x91f1290 .reduce/nor L_0x91ef250;
L_0x91f1528 .part v0x91e8e40_0, 16, 1;
L_0x91f17e0 .functor MUXZ 1, L_0x91f19e0, v0x91e87b8_0, L_0x91f16f0, C4<>;
L_0x91f1908 .functor MUXZ 1, L_0x91f17e0, C4<0>, L_0x91f1090, C4<>;
L_0x91f19e0 .functor MUXZ 1, L_0x91f1908, L_0x91f1528, L_0x91ef348, C4<>;
L_0x91f1b70 .functor MUXZ 1, C4<0>, C4<1>, L_0x91ef1b0, C4<>;
S_0x91e8a78 .scope module, "adder" "alu_adder" 6 163, 7 3, S_0x91e8618;
 .timescale 0 0;
P_0x91e8afc .param/l "ADDER_WIDTH" 7 17, +C4<010000>;
L_0x91f1d60 .functor BUFZ 16, L_0x91f1e08, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x91f1d98 .functor BUFZ 16, L_0x91f1ed0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x91f1dd0 .functor BUFZ 16, L_0x91f05d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x91f1e08 .functor XOR 16, L_0x91efb60, L_0x91f0538, C4<0000000000000000>, C4<0000000000000000>;
L_0x91f05d0 .functor AND 16, L_0x91efb60, L_0x91f0538, C4<1111111111111111>, C4<1111111111111111>;
L_0x91f1ed0 .functor OR 16, L_0x91efb60, L_0x91f0538, C4<0000000000000000>, C4<0000000000000000>;
v0x91e8b80_0 .alias "ORsel", 0 0, v0x91eb138_0;
v0x91e8bf0_0 .alias "XORsel", 0 0, v0x91eb348_0;
v0x91e8c50_0 .net "XandY", 15 0, L_0x91f05d0; 1 drivers
v0x91e8cb0_0 .net "XorY", 15 0, L_0x91f1ed0; 1 drivers
v0x91e8d00_0 .net "XxorY", 15 0, L_0x91f1e08; 1 drivers
v0x91e8d60_0 .net "and_result", 15 0, L_0x91f1dd0; 1 drivers
v0x91e8de0_0 .alias "carry_in", 0 0, v0x91eb438_0;
v0x91e8e40_0 .var "carry_out", 16 0;
v0x91e8ec8_0 .var "i", 31 0;
v0x91e8f28_0 .net "or_result", 15 0, L_0x91f1d98; 1 drivers
v0x91e8fb8_0 .alias "x", 15 0, v0x91eb220_0;
v0x91e9018_0 .net "xor_result", 15 0, L_0x91f1d60; 1 drivers
v0x91e90b0_0 .alias "y", 15 0, v0x91eb290_0;
v0x91e9110_0 .var "z", 15 0;
E_0x91e8b18/0 .event edge, v0x91e8b80_0, v0x91e8bf0_0, v0x91e8cb0_0, v0x91e8c50_0;
E_0x91e8b18/1 .event edge, v0x91e8d00_0, v0x91e8e40_0, v0x91e90b0_0, v0x91e8fb8_0;
E_0x91e8b18 .event/or E_0x91e8b18/0, E_0x91e8b18/1;
S_0x91e86c8 .scope module, "shifter" "alu_barrel_shifter" 6 173, 8 2, S_0x91e8618;
 .timescale -9 -12;
P_0x91e874c .param/l "DWIDTH" 8 10, +C4<010000>;
v0x91e87b8_0 .var "c", 0 0;
v0x91e8828_0 .alias "clk", 0 0, v0x91ee390_0;
v0x91e8888_0 .alias "direction", 0 0, v0x91ebc70_0;
v0x91e88e8_0 .alias "x", 15 0, v0x91ebce0_0;
v0x91e8938_0 .alias "y", 15 0, v0x91ebfe8_0;
v0x91e8998_0 .var "y_tmp", 15 0;
v0x91e8a18_0 .var "z", 15 0;
E_0x91e8768 .event negedge, v0x91e8828_0;
S_0x91e2dc0 .scope module, "ecpu_ram" "ram" 3 81, 9 1, S_0x91b5610;
 .timescale 0 0;
P_0x91e2e44 .param/l "Mk" 9 3, +C4<01>;
P_0x91e2e58 .param/l "N" 9 4, +C4<010000>;
v0x91e80a0_0 .alias "address", 9 0, v0x91ee3e0_0;
v0x91e8138_0 .alias "clk", 0 0, v0x91ee430_0;
v0x91e8188_0 .alias "data_in", 15 0, v0x91ee480_0;
v0x91e8210_0 .alias "data_out", 15 0, v0x91ee4d0_0;
v0x91e82b0_0 .alias "enable", 0 0, v0x91ee570_0;
v0x91e8338_0 .alias "rd", 0 0, v0x91ee5c0_0;
v0x91e83c0_0 .alias "reset", 0 0, v0x91ee520_0;
v0x91e8410_0 .net "rw", 0 0, C4<z>; 0 drivers
v0x91e8460_0 .alias "rw_mask", 15 0, v0x91ee668_0;
v0x91e84e8_0 .alias "wr", 0 0, v0x91ee718_0;
S_0x91e2e70 .scope module, "ram_1k_x_16_0" "ram_mk_x_n" 9 22, 10 1, S_0x91e2dc0;
 .timescale 0 0;
P_0x91e2ef4 .param/l "Mk" 10 3, +C4<01>;
P_0x91e2f08 .param/l "N" 10 4, +C4<010000>;
v0x91e2f78_0 .alias "address", 9 0, v0x91ee3e0_0;
v0x91e3000_0 .alias "clk", 0 0, v0x91ee430_0;
v0x91e3060_0 .alias "data_in", 15 0, v0x91ee480_0;
v0x91e30d8_0 .alias "data_out", 15 0, v0x91ee4d0_0;
v0x91e3150_0 .var "data_out_reg", 15 0;
v0x91e31a0_0 .alias "enable", 0 0, v0x91ee570_0;
v0x91e3218 .array "mem", 1023 0, 15 0;
v0x91e7ec0_0 .alias "rd", 0 0, v0x91ee5c0_0;
v0x91e7f60_0 .alias "reset", 0 0, v0x91ee520_0;
v0x91e7fc0_0 .alias "rw_mask", 15 0, v0x91ee668_0;
v0x91e8040_0 .alias "wr", 0 0, v0x91e8410_0;
E_0x91c0d80 .event posedge, v0x91e3000_0;
S_0x91598a8 .scope module, "ecpu_rom" "rom" 3 94, 11 1, S_0x91b5610;
 .timescale 0 0;
P_0x91c4334 .param/l "Mk" 11 3, +C4<01>;
P_0x91c4348 .param/l "N" 11 4, +C4<010000>;
v0x918b720_0 .alias "address", 9 0, v0x91ee768_0;
v0x91e2a90_0 .alias "clk", 0 0, v0x91ee820_0;
v0x91e2ae0_0 .alias "data_in", 15 0, v0x91ee870_0;
v0x91e2b30_0 .alias "data_out", 15 0, v0x91ee7b8_0;
v0x91e2bc0_0 .alias "enable", 0 0, v0x91ee980_0;
v0x91e2c10_0 .alias "rd", 0 0, v0x91ee8c0_0;
v0x91e2c98_0 .alias "reset", 0 0, v0x91eea88_0;
v0x91e2ce8_0 .alias "rw_mask", 15 0, v0x91ee9f8_0;
v0x91e2d70_0 .alias "wr", 0 0, v0x91eeb98_0;
S_0x918a018 .scope module, "rom_mk_x_n_0" "ram_mk_x_n" 11 22, 10 1, S_0x91598a8;
 .timescale 0 0;
P_0x9171774 .param/l "Mk" 10 3, +C4<01>;
P_0x9171788 .param/l "N" 10 4, +C4<010000>;
v0x918a098_0 .alias "address", 9 0, v0x91ee768_0;
v0x918a0e8_0 .alias "clk", 0 0, v0x91ee820_0;
v0x915b1c8_0 .alias "data_in", 15 0, v0x91ee870_0;
v0x915b218_0 .alias "data_out", 15 0, v0x91ee7b8_0;
v0x915b268_0 .var "data_out_reg", 15 0;
v0x915b2b8_0 .alias "enable", 0 0, v0x91ee980_0;
v0x9188f98 .array "mem", 1023 0, 15 0;
v0x9188fe8_0 .alias "rd", 0 0, v0x91ee8c0_0;
v0x9189060_0 .alias "reset", 0 0, v0x91eea88_0;
v0x918b640_0 .alias "rw_mask", 15 0, v0x91ee9f8_0;
v0x918b6c0_0 .net "wr", 0 0, C4<0>; 1 drivers
E_0x91b67e8 .event posedge, v0x918a0e8_0;
S_0x91bce78 .scope module, "ecpu_core" "ecpu_core_generic" 3 106, 12 2, S_0x91b5610;
 .timescale -9 -12;
P_0x91c0e64 .param/l "DWIDTH" 12 34, +C4<010000>;
P_0x91c0e78 .param/l "Mk" 12 38, +C4<01>;
P_0x91c0e8c .param/l "N" 12 39, +C4<010000>;
P_0x91c0ea0 .param/l "OPWIDTH" 12 35, +C4<0100>;
v0x9160468_0 .alias "A", 15 0, v0x91edd50_0;
v0x916a0b8_0 .alias "A_ACC", 15 0, v0x91eead8_0;
v0x916a108_0 .alias "B", 15 0, v0x91ede40_0;
v0x9162220_0 .alias "B_ACC", 15 0, v0x91eecb0_0;
v0x9162270_0 .alias "C", 0 0, v0x91edf30_0;
v0x91622c0_0 .alias "CLK", 0 0, v0x91eed40_0;
v0x91895a8_0 .alias "CLR", 0 0, v0x91ee020_0;
v0x91895f8_0 .alias "INT_EXT", 0 0, v0x91ee070_0;
v0x9189648_0 .alias "RESET_N", 0 0, v0x91eee38_0;
v0x9189698_0 .alias "S", 3 0, v0x91ee110_0;
v0x91854f8_0 .alias "V", 0 0, v0x91ee1b0_0;
v0x9185548_0 .alias "Y", 15 0, v0x91ee250_0;
v0x9185598_0 .alias "Z", 0 0, v0x91ee2f0_0;
v0x91855e8_0 .net "a_acc_reg_select", 3 0, v0x91b6388_0; 1 drivers
v0x9177298_0 .net "b_acc_reg_select", 3 0, v0x91b6758_0; 1 drivers
v0x91772e8_0 .net "load_alu", 0 0, v0x91b5440_0; 1 drivers
v0x9177338_0 .alias "ram_address", 9 0, v0x91ee3e0_0;
v0x9177388_0 .alias "ram_data_in", 15 0, v0x91ee480_0;
v0x9174018_0 .alias "ram_data_out", 15 0, v0x91ee4d0_0;
v0x9174068_0 .alias "ram_enable", 0 0, v0x91ee570_0;
v0x9173fc8_0 .alias "ram_rd", 0 0, v0x91ee5c0_0;
v0x9181a30_0 .alias "ram_rw_mask", 15 0, v0x91ee668_0;
v0x91740b8_0 .alias "ram_wr", 0 0, v0x91ee718_0;
v0x9181ae0_0 .net "read_alu", 0 0, v0x91b9530_0; 1 drivers
v0x9181a80_0 .alias "rom_address", 9 0, v0x91ee768_0;
v0x918a9d8_0 .net "rom_byte_granted", 0 0, v0x91b9780_0; 1 drivers
v0x918a970_0 .net "rom_byte_required", 0 0, L_0x91f2750; 1 drivers
v0x915c610_0 .net "rom_byte_valid", 0 0, v0x91c46b0_0; 1 drivers
v0x915c660_0 .alias "rom_data_out", 15 0, v0x91ee7b8_0;
v0x915c6b0_0 .alias "rom_enable", 0 0, v0x91ee980_0;
v0x915c700_0 .alias "rom_rd", 0 0, v0x91ee8c0_0;
v0x918aa28_0 .alias "rom_rw_mask", 15 0, v0x91ee9f8_0;
S_0x91c7818 .scope module, "ecpu_core_datapath0" "ecpu_core_datapath" 12 82, 13 2, S_0x91bce78;
 .timescale -9 -12;
P_0x91c7274 .param/l "DWIDTH" 13 26, +C4<010000>;
P_0x91c7288 .param/l "Mk" 13 30, +C4<01>;
P_0x91c729c .param/l "N" 13 31, +C4<010000>;
P_0x91c72b0 .param/l "OPWIDTH" 13 27, +C4<0100>;
L_0x91f20e8 .functor OR 1, v0x91b5440_0, v0x9171720_0, C4<0>, C4<0>;
L_0x91f22c8 .functor OR 1, L_0x91f20e8, v0x915d8b0_0, C4<0>, C4<0>;
v0x91cc4f8_0 .alias "A", 15 0, v0x91edd50_0;
v0x91c0bc8_0 .alias "A_ACC", 15 0, v0x91eead8_0;
v0x91b65a0_0 .alias "B", 15 0, v0x91ede40_0;
v0x91b65f0_0 .alias "B_ACC", 15 0, v0x91eecb0_0;
v0x91b5e00_0 .alias "C", 0 0, v0x91edf30_0;
v0x91b5e50_0 .alias "CLR", 0 0, v0x91ee020_0;
v0x91b5a30_0 .alias "S", 3 0, v0x91ee110_0;
v0x91b5a80_0 .alias "V", 0 0, v0x91ee1b0_0;
v0x91b4d30_0 .alias "Y", 15 0, v0x91ee250_0;
v0x91b4d80_0 .alias "Z", 0 0, v0x91ee2f0_0;
v0x91c1398_0 .net *"_s0", 3 0, C4<0000>; 1 drivers
v0x91c13e8_0 .net *"_s11", 11 0, C4<000000000000>; 1 drivers
v0x91c10e0_0 .net *"_s12", 0 0, L_0x91f20e8; 1 drivers
v0x91c1130_0 .net *"_s14", 0 0, L_0x91f22c8; 1 drivers
v0x91c68d0_0 .net *"_s16", 15 0, L_0x91f2300; 1 drivers
v0x91c6920_0 .net *"_s18", 15 0, L_0x91ef910; 1 drivers
v0x91c6408_0 .net *"_s2", 0 0, L_0x91f1b20; 1 drivers
v0x91c6458_0 .net *"_s20", 15 0, L_0x91f2470; 1 drivers
v0x91b4498_0 .net *"_s24", 3 0, C4<0000>; 1 drivers
v0x91b01a8_0 .net *"_s26", 0 0, L_0x91f2678; 1 drivers
v0x91b4448_0 .net *"_s28", 3 0, C4<0001>; 1 drivers
v0x91b61b8_0 .net *"_s30", 0 0, L_0x91f2268; 1 drivers
v0x91b6208_0 .net *"_s32", 15 0, L_0x91f27b8; 1 drivers
v0x91c61c0_0 .net *"_s4", 3 0, C4<0001>; 1 drivers
v0x91c6210_0 .net *"_s41", 3 0, L_0x91ede90; 1 drivers
v0x91b1d68_0 .net *"_s46", 0 0, C4<1>; 1 drivers
v0x91b01f8_0 .net *"_s48", 0 0, C4<0>; 1 drivers
v0x91b6928_0 .net *"_s6", 0 0, L_0x91f2148; 1 drivers
v0x91b6978_0 .net *"_s8", 15 0, L_0x91f21c0; 1 drivers
v0x91b69c8_0 .alias "a_acc_reg_select", 3 0, v0x91855e8_0;
v0x91b1db8_0 .alias "b_acc_reg_select", 3 0, v0x9177298_0;
v0x91717a0_0 .alias "clk", 0 0, v0x91eed40_0;
v0x91717f0_0 .alias "load_alu", 0 0, v0x91772e8_0;
v0x9171720_0 .var "load_alu_reg0", 0 0;
v0x915d8b0_0 .var "load_alu_reg1", 0 0;
v0x915d900_0 .alias "read_alu", 0 0, v0x9181ae0_0;
v0x915d820_0 .alias "rom_byte_granted", 0 0, v0x918a9d8_0;
v0x9160500_0 .alias "rom_byte_required", 0 0, v0x918a970_0;
v0x9160550_0 .alias "rom_data_out", 15 0, v0x91ee7b8_0;
L_0x91f1b20 .cmp/eq 4, v0x91b6388_0, C4<0000>;
L_0x91f2148 .cmp/eq 4, v0x91b6388_0, C4<0001>;
L_0x91f21c0 .concat [ 4 12 0 0], L_0x91f2920, C4<000000000000>;
L_0x91f2300 .functor MUXZ 16, v0x91e95a0_0, v0x915b268_0, L_0x91f22c8, C4<>;
L_0x91ef910 .functor MUXZ 16, L_0x91f2300, L_0x91f21c0, v0x915d8b0_0, C4<>;
L_0x91f2470 .functor MUXZ 16, L_0x91f2560, L_0x91ef910, L_0x91f2148, C4<>;
L_0x91f2560 .functor MUXZ 16, L_0x91f2470, v0x915b268_0, L_0x91f1b20, C4<>;
L_0x91f2678 .cmp/eq 4, v0x91b6758_0, C4<0000>;
L_0x91f2268 .cmp/eq 4, v0x91b6758_0, C4<0001>;
L_0x91f27b8 .functor MUXZ 16, L_0x91f2378, v0x91e95a0_0, L_0x91f2268, C4<>;
L_0x91f2378 .functor MUXZ 16, L_0x91f27b8, v0x915b268_0, L_0x91f2678, C4<>;
L_0x91f2608 .functor MUXZ 16, L_0x91f2608, v0x915b268_0, v0x91b5440_0, C4<>;
L_0x91edda0 .functor MUXZ 16, L_0x91edda0, v0x915b268_0, v0x9171720_0, C4<>;
L_0x91ede90 .part v0x915b268_0, 0, 4;
L_0x91f2920 .functor MUXZ 4, L_0x91f2920, L_0x91ede90, v0x91b9530_0, C4<>;
L_0x91f2750 .functor MUXZ 1, C4<0>, C4<1>, v0x91b9780_0, C4<>;
S_0x91bc738 .scope module, "ecpu_core_controller0" "ecpu_core_controller" 12 102, 14 2, S_0x91bce78;
 .timescale -9 -12;
P_0x91c1574 .param/l "DWIDTH" 14 41, +C4<010000>;
P_0x91c1588 .param/l "Mk" 14 45, +C4<01>;
P_0x91c159c .param/l "N" 14 46, +C4<010000>;
P_0x91c15b0 .param/l "OPWIDTH" 14 42, +C4<0100>;
v0x91c0fa0_0 .alias "A", 15 0, v0x91edd50_0;
v0x9194b38_0 .alias "B", 15 0, v0x91ede40_0;
v0x9194da0_0 .alias "C", 0 0, v0x91edf30_0;
v0x91b91a8_0 .alias "CLK", 0 0, v0x91eed40_0;
v0x91be670_0 .alias "CLR", 0 0, v0x91ee020_0;
v0x91c0a00_0 .alias "INT_EXT", 0 0, v0x91ee070_0;
v0x91c0cf0_0 .alias "RESET_N", 0 0, v0x91eee38_0;
v0x91b92d8_0 .alias "S", 3 0, v0x91ee110_0;
v0x91b5818_0 .alias "V", 0 0, v0x91ee1b0_0;
v0x91b5be8_0 .alias "Y", 15 0, v0x91ee250_0;
v0x91b5fb8_0 .alias "Z", 0 0, v0x91ee2f0_0;
v0x91b6388_0 .var "a_acc_reg_select", 3 0;
v0x91b6758_0 .var "b_acc_reg_select", 3 0;
v0x91b4ee8_0 .var "counter", 1 0;
v0x91b52c0_0 .var "halt_cpu", 0 0;
v0x91b5440_0 .var "load_alu", 0 0;
v0x91b4af0_0 .var "next_counter", 1 0;
v0x91b41a8_0 .var "next_pcounter", 9 0;
v0x91b4698_0 .var "next_state", 2 0;
v0x91825a0_0 .alias "ram_address", 9 0, v0x91ee3e0_0;
v0x916ab50_0 .var "ram_address_reg", 9 0;
v0x91ba330_0 .alias "ram_data_in", 15 0, v0x91ee480_0;
v0x91b42e8_0 .var "ram_data_in_reg", 15 0;
v0x91be058_0 .alias "ram_data_out", 15 0, v0x91ee4d0_0;
v0x91bdc28_0 .alias "ram_enable", 0 0, v0x91ee570_0;
v0x9194bc8_0 .var "ram_enable_reg", 0 0;
v0x91c0578_0 .alias "ram_rd", 0 0, v0x91ee5c0_0;
v0x91cc5d8_0 .var "ram_rd_reg", 0 0;
v0x91b4538_0 .alias "ram_rw_mask", 15 0, v0x91ee668_0;
v0x91b4940_0 .var "ram_rw_mask_reg", 15 0;
v0x91b21f0_0 .alias "ram_wr", 0 0, v0x91ee718_0;
v0x91b9658_0 .var "ram_wr_reg", 0 0;
v0x91b9530_0 .var "read_alu", 0 0;
v0x91b9428_0 .alias "rom_address", 9 0, v0x91ee768_0;
v0x91b47f8_0 .var "rom_address_reg", 9 0;
v0x91b9780_0 .var "rom_byte_granted", 0 0;
v0x91c11f0_0 .alias "rom_byte_required", 0 0, v0x918a970_0;
v0x91c46b0_0 .var "rom_byte_valid", 0 0;
v0x91c58f0_0 .alias "rom_data_out", 15 0, v0x91ee7b8_0;
v0x91c7710_0 .alias "rom_enable", 0 0, v0x91ee980_0;
v0x91c75e8_0 .var "rom_enable_reg", 0 0;
v0x91c74c0_0 .alias "rom_rd", 0 0, v0x91ee8c0_0;
v0x91c7398_0 .var "rom_rd_reg", 0 0;
v0x91c7cb8_0 .alias "rom_rw_mask", 15 0, v0x91ee9f8_0;
v0x91c7b90_0 .var "rom_rw_mask_reg", 15 0;
v0x91c7a68_0 .var "this_pcounter", 9 0;
v0x91c7940_0 .var "this_state", 2 0;
E_0x91b4238/0 .event edge, v0x91c3e88_0, v0x91b4af0_0, v0x91b9530_0, v0x91b9780_0;
E_0x91b4238/1 .event edge, v0x91c11f0_0, v0x91c7a68_0, v0x91c7940_0;
E_0x91b4238 .event/or E_0x91b4238/0, E_0x91b4238/1;
S_0x9177ff0 .scope module, "ecpu_monitor0" "ecpu_monitor" 2 33, 15 1, S_0x91c6e50;
 .timescale -9 -12;
P_0x91c65ec .param/l "DWIDTH" 15 8, +C4<010000>;
P_0x91c6600 .param/l "Mk" 15 12, +C4<01>;
P_0x91c6614 .param/l "N" 15 13, +C4<010000>;
P_0x91c6628 .param/l "OPWIDTH" 15 9, +C4<0100>;
v0x91b6be0_0 .alias "A_ACC", 15 0, v0x91eead8_0;
v0x91b6b78_0 .alias "B_ACC", 15 0, v0x91eecb0_0;
v0x9194c90_0 .alias "CLK", 0 0, v0x91eed40_0;
v0x91c6a88_0 .alias "INT_EXT", 0 0, v0x91ee070_0;
v0x91c4190_0 .alias "RESET_N", 0 0, v0x91eee38_0;
S_0x9194a28 .scope module, "ecpu0_reset_gen" "reset_gen" 2 60, 16 1, S_0x91c6e50;
 .timescale -9 -12;
v0x91c7110_0 .alias "clk", 0 0, v0x91eed40_0;
v0x91c4380_0 .alias "duration", 63 0, v0x91eeed8_0;
v0x91c3e88_0 .var "reset", 0 0;
E_0x91c7208 .event posedge, v0x9174808_0;
S_0x9162f10 .scope module, "ecpu0_clk_gen" "clk_gen" 2 63, 17 1, S_0x91c6e50;
 .timescale -9 -12;
v0x9174808_0 .var "clk", 0 0;
v0x91c71a8_0 .net "period_hi", 63 0, C4<0000000000000000000000000000000000000000000000000000000000001010>; 1 drivers
v0x91c8060_0 .net "period_lo", 63 0, C4<0000000000000000000000000000000000000000000000000000000000001010>; 1 drivers
S_0x91cbab0 .scope module, "ecpu0_tb_ticker" "ticker" 2 66, 18 1, S_0x91c6e50;
 .timescale -9 -12;
P_0x91cd034 .param/l "enable" 18 4, +C4<01>;
P_0x91cd048 .param/l "interval" 18 3, +C4<010011100010000>;
    .scope S_0x91ebf60;
T_0 ;
    %wait E_0x91e8698;
    %load/v 8, v0x91ecbc0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %movi 8, 6, 4;
    %ix/load 0, 4;
    %assign/v0 v0x91ecdb8_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x91ecaa8_0, 4;
    %ix/load 0, 4;
    %assign/v0 v0x91ecdb8_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x91ebf60;
T_1 ;
    %wait E_0x91ebd50;
    %ix/load 0, 65538;
    %assign/v0 v0x91ecaf8_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 0;
    %load/v 8, v0x91ecdb8_0, 4;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.7, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_1.9, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_1.10, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_1.11, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_1.12, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_1.13, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_1.14, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_1.15, 6;
    %load/v 8, v0x91ecdb8_0, 4;
    %ix/load 0, 4;
    %assign/v0 v0x91eca08_0, 0, 8;
    %jmp T_1.17;
T_1.0 ;
    %ix/load 0, 1;
    %ix/load 1, 6;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %jmp T_1.17;
T_1.1 ;
    %ix/load 0, 1;
    %ix/load 1, 0;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.2 ;
    %ix/load 0, 1;
    %ix/load 1, 1;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.3 ;
    %ix/load 0, 1;
    %ix/load 1, 9;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.4 ;
    %ix/load 0, 1;
    %ix/load 1, 7;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.5 ;
    %ix/load 0, 1;
    %ix/load 1, 8;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.6 ;
    %ix/load 0, 1;
    %ix/load 1, 2;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.7 ;
    %ix/load 0, 1;
    %ix/load 1, 3;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %jmp T_1.17;
T_1.8 ;
    %ix/load 0, 1;
    %ix/load 1, 12;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.9 ;
    %ix/load 0, 1;
    %ix/load 1, 13;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.10 ;
    %ix/load 0, 1;
    %ix/load 1, 14;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.11 ;
    %ix/load 0, 1;
    %ix/load 1, 10;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.12 ;
    %ix/load 0, 1;
    %ix/load 1, 11;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.13 ;
    %ix/load 0, 1;
    %ix/load 1, 15;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.14 ;
    %ix/load 0, 1;
    %ix/load 1, 4;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.15 ;
    %ix/load 0, 1;
    %ix/load 1, 5;
    %assign/v0/x1 v0x91ecaf8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec8b8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91ec928_0, 0, 1;
    %jmp T_1.17;
T_1.17 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x91e8a78;
T_2 ;
    %wait E_0x91e8b18;
    %load/v 8, v0x91e8de0_0, 1;
    %ix/load 0, 1;
    %ix/load 1, 0;
    %assign/v0/x1 v0x91e8e40_0, 0, 8;
    %set/v v0x91e8ec8_0, 0, 32;
T_2.0 ;
    %load/v 8, v0x91e8ec8_0, 32;
   %cmpi/u 8, 16, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv 1, v0x91e8ec8_0;
    %load/x1p 8, v0x91e8d00_0, 1;
; Save base=8 wid=1 in lookaside.
    %ix/getv 1, v0x91e8ec8_0;
    %load/x1p 9, v0x91e8e40_0, 1;
; Save base=9 wid=1 in lookaside.
    %load/v 10, v0x91e8bf0_0, 1;
    %and 9, 10, 1;
    %xor 8, 9, 1;
    %ix/getv 1, v0x91e8ec8_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 1;
    %assign/v0/x1 v0x91e9110_0, 0, 8;
t_0 ;
    %ix/getv 1, v0x91e8ec8_0;
    %load/x1p 8, v0x91e8c50_0, 1;
; Save base=8 wid=1 in lookaside.
    %ix/getv 1, v0x91e8ec8_0;
    %load/x1p 9, v0x91e8e40_0, 1;
; Save base=9 wid=1 in lookaside.
    %load/v 10, v0x91e8b80_0, 1;
    %or 9, 10, 1;
    %ix/getv 1, v0x91e8ec8_0;
    %load/x1p 10, v0x91e8cb0_0, 1;
; Save base=10 wid=1 in lookaside.
    %and 9, 10, 1;
    %or 8, 9, 1;
    %ix/load 0, 1;
    %load/vp0 9, v0x91e8ec8_0, 32;
    %ix/get 1, 9, 32;
    %jmp/1 t_1, 4;
    %ix/load 0, 1;
    %assign/v0/x1 v0x91e8e40_0, 0, 8;
t_1 ;
    %ix/load 0, 1;
    %load/vp0 8, v0x91e8ec8_0, 32;
    %set/v v0x91e8ec8_0, 8, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x91e86c8;
T_3 ;
    %wait E_0x91e8768;
    %load/v 8, v0x91e88e8_0, 16;
    %set/v v0x91e8a18_0, 8, 16;
    %set/v v0x91e87b8_0, 0, 1;
    %load/v 24, v0x91e8938_0, 3; Only need 3 of 16 bits
; Save base=24 wid=3 in lookaside.
    %mov 8, 24, 3;
    %mov 11, 0, 13;
    %set/v v0x91e8998_0, 8, 16;
T_3.0 ;
    %load/v 8, v0x91e8998_0, 16;
    %cmp/u 0, 8, 16;
    %jmp/0xz T_3.1, 5;
    %load/v 8, v0x91e8888_0, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 1, 1;
    %mov 4, 0, 1;
    %load/x1p 24, v0x91e8a18_0, 15;
; Save base=24 wid=15 in lookaside.
    %mov 8, 24, 15;
    %load/v 24, v0x91e8a18_0, 1; Only need 1 of 16 bits
; Save base=24 wid=1 in lookaside.
    %mov 23, 24, 1;
    %set/v v0x91e8a18_0, 8, 16;
    %load/v 8, v0x91e8a18_0, 1; Only need 1 of 16 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0x91e87b8_0, 8, 1;
    %jmp T_3.3;
T_3.2 ;
    %ix/load 1, 15;
    %mov 4, 0, 1;
    %load/x1p 24, v0x91e8a18_0, 1;
; Save base=24 wid=1 in lookaside.
    %mov 8, 24, 1;
    %load/v 24, v0x91e8a18_0, 15; Only need 15 of 16 bits
; Save base=24 wid=15 in lookaside.
    %mov 9, 24, 15;
    %set/v v0x91e8a18_0, 8, 16;
    %ix/load 1, 14;
    %mov 4, 0, 1;
    %load/x1p 8, v0x91e8a18_0, 1;
; Save base=8 wid=1 in lookaside.
    %set/v v0x91e87b8_0, 8, 1;
T_3.3 ;
    %load/v 8, v0x91e8998_0, 16;
    %mov 24, 8, 16;
    %mov 40, 0, 16;
    %subi 24, 1, 32;
    %set/v v0x91e8998_0, 24, 16;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x91e8618;
T_4 ;
    %wait E_0x91e8698;
    %load/v 8, v0x91ebbc0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 16;
    %assign/v0 v0x91e9210_0, 0, 0;
    %ix/load 0, 16;
    %assign/v0 v0x91e92f8_0, 0, 0;
    %ix/load 0, 16;
    %assign/v0 v0x91e95a0_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91e9688_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91e93d0_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91e94b8_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x91eb988_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0x91e91b0_0, 16;
    %ix/load 0, 16;
    %assign/v0 v0x91e9210_0, 0, 8;
    %load/v 8, v0x91e9270_0, 16;
    %ix/load 0, 16;
    %assign/v0 v0x91e92f8_0, 0, 8;
T_4.2 ;
    %load/v 8, v0x91eb9e8_0, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v0x91eb560_0, 16;
    %ix/load 0, 16;
    %assign/v0 v0x91e95a0_0, 0, 8;
T_4.4 ;
    %load/v 8, v0x91eb620_0, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 16;
    %assign/v0 v0x91e9210_0, 0, 0;
    %ix/load 0, 16;
    %assign/v0 v0x91e92f8_0, 0, 0;
    %ix/load 0, 16;
    %assign/v0 v0x91e95a0_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91e93d0_0, 0, 0;
T_4.6 ;
    %load/v 8, v0x91eb8e8_0, 1;
    %jmp/0xz  T_4.8, 8;
    %ix/load 0, 1;
    %assign/v0 v0x91e9688_0, 0, 0;
T_4.8 ;
    %load/v 8, v0x91eb670_0, 1;
    %jmp/0xz  T_4.10, 8;
    %ix/load 0, 1;
    %assign/v0 v0x91e93d0_0, 0, 0;
T_4.10 ;
    %load/v 8, v0x91eb6c0_0, 1;
    %jmp/0xz  T_4.12, 8;
    %ix/load 0, 1;
    %assign/v0 v0x91e94b8_0, 0, 0;
T_4.12 ;
    %load/v 8, v0x91eb560_0, 16;
    %cmpi/u 8, 0, 16;
    %jmp/0xz  T_4.14, 4;
    %ix/load 0, 1;
    %assign/v0 v0x91e9688_0, 0, 1;
    %jmp T_4.15;
T_4.14 ;
    %ix/load 0, 1;
    %assign/v0 v0x91e9688_0, 0, 0;
T_4.15 ;
    %load/v 8, v0x91eb3e8_0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91e93d0_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x91e2e70;
T_5 ;
    %wait E_0x91c0d80;
    %load/v 8, v0x91e7f60_0, 1;
    %inv 8, 1;
    %load/v 9, v0x91e7ec0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 3, v0x91e2f78_0;
    %load/av 8, v0x91e3218, 16;
    %ix/load 0, 16;
    %assign/v0 v0x91e3150_0, 0, 8;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x91e2e70;
T_6 ;
    %wait E_0x91c0d80;
    %load/v 8, v0x91e7f60_0, 1;
    %inv 8, 1;
    %load/v 9, v0x91e8040_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x91e3060_0, 16;
    %ix/getv 3, v0x91e2f78_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 16; word width
    %ix/load 1, 0; part off
    %assign/av v0x91e3218, 0, 8;
t_2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x918a018;
T_7 ;
    %wait E_0x91b67e8;
    %load/v 8, v0x9189060_0, 1;
    %inv 8, 1;
    %load/v 9, v0x9188fe8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 3, v0x918a098_0;
    %load/av 8, v0x9188f98, 16;
    %ix/load 0, 16;
    %assign/v0 v0x915b268_0, 0, 8;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x918a018;
T_8 ;
    %wait E_0x91b67e8;
    %load/v 8, v0x9189060_0, 1;
    %inv 8, 1;
    %load/v 9, v0x918b6c0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v0x915b1c8_0, 16;
    %ix/getv 3, v0x918a098_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 16; word width
    %ix/load 1, 0; part off
    %assign/av v0x9188f98, 0, 8;
t_3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x91598a8;
T_9 ;
    %vpi_call 11 36 "$readmemh", "rom_data.vh", v0x9188f98;
    %end;
    .thread T_9;
    .scope S_0x91c7818;
T_10 ;
    %wait E_0x91c7208;
    %load/v 8, v0x91717f0_0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x9171720_0, 0, 8;
    %load/v 8, v0x9171720_0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x915d8b0_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_0x91bc738;
T_11 ;
    %wait E_0x91c7208;
    %load/v 8, v0x91c0cf0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 3;
    %assign/v0 v0x91c7940_0, 0, 0;
    %ix/load 0, 10;
    %assign/v0 v0x91c7a68_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x91b4698_0, 3;
    %ix/load 0, 3;
    %assign/v0 v0x91c7940_0, 0, 8;
    %load/v 8, v0x91b41a8_0, 10;
    %ix/load 0, 10;
    %assign/v0 v0x91c7a68_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x91bc738;
T_12 ;
    %wait E_0x91c7208;
    %load/v 8, v0x91b52c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x91c58f0_0, 16;
    %cmpi/u 8, 7, 16;
    %mov 8, 4, 1;
    %load/v 9, v0x91b6388_0, 4;
    %cmpi/u 9, 1, 4;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1;
    %assign/v0 v0x91b9530_0, 0, 1;
    %ix/load 0, 2;
    %assign/v0 v0x91b4af0_0, 0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0x91c58f0_0, 16;
    %cmpi/u 8, 128, 16;
    %jmp/0xz  T_12.4, 4;
    %ix/load 0, 1;
    %assign/v0 v0x91b9530_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91b5440_0, 0, 1;
    %load/v 8, v0x91b4af0_0, 2;
    %mov 10, 8, 2;
    %mov 12, 0, 30;
   %addi 10, 1, 32;
    %ix/load 0, 2;
    %assign/v0 v0x91b4af0_0, 0, 10;
    %jmp T_12.5;
T_12.4 ;
    %load/v 8, v0x91b9428_0, 10;
    %mov 18, 8, 10;
    %mov 28, 0, 23;
    %cmpi/u 18, 1023, 33;
    %jmp/0xz  T_12.6, 4;
    %ix/load 0, 1;
    %assign/v0 v0x91b9530_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91b5440_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91b52c0_0, 0, 1;
    %load/v 8, v0x91b4af0_0, 2;
    %mov 10, 8, 2;
    %mov 12, 0, 30;
   %addi 10, 1, 32;
    %ix/load 0, 2;
    %assign/v0 v0x91b4af0_0, 0, 10;
    %jmp T_12.7;
T_12.6 ;
    %ix/load 0, 1;
    %assign/v0 v0x91b9530_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91b5440_0, 0, 0;
    %load/v 8, v0x91b4af0_0, 2;
    %mov 10, 8, 2;
    %mov 12, 0, 30;
   %addi 10, 1, 32;
    %ix/load 0, 2;
    %assign/v0 v0x91b4af0_0, 0, 10;
T_12.7 ;
T_12.5 ;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x91c0cf0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.8, 8;
    %ix/load 0, 1;
    %assign/v0 v0x91b52c0_0, 0, 0;
T_12.8 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x91bc738;
T_13 ;
    %wait E_0x91b4238;
    %load/v 8, v0x91c0cf0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 2;
    %assign/v0 v0x91b4af0_0, 0, 0;
    %ix/load 0, 2;
    %assign/v0 v0x91b4ee8_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x91c7940_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_13.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_13.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_13.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_13.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_13.7, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.2 ;
    %ix/load 0, 1;
    %assign/v0 v0x91c75e8_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91c7398_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 8;
    %ix/load 0, 1;
    %assign/v0 v0x91c46b0_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91b9780_0, 0, 0;
    %ix/load 0, 10;
    %assign/v0 v0x91b41a8_0, 0, 0;
    %jmp T_13.9;
T_13.3 ;
    %ix/load 0, 1;
    %assign/v0 v0x91c75e8_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91c7398_0, 0, 0;
    %load/v 8, v0x91c11f0_0, 1;
    %jmp/0xz  T_13.10, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 8;
    %jmp T_13.11;
T_13.10 ;
    %movi 8, 1, 3;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 8;
T_13.11 ;
    %ix/load 0, 1;
    %assign/v0 v0x91c46b0_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91b9780_0, 0, 0;
    %jmp T_13.9;
T_13.4 ;
    %ix/load 0, 1;
    %assign/v0 v0x91c75e8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91c7398_0, 0, 1;
    %ix/load 0, 16;
    %assign/v0 v0x91c7b90_0, 0, 1;
    %load/v 8, v0x91b52c0_0, 1;
    %jmp/0xz  T_13.12, 8;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 1;
    %jmp T_13.13;
T_13.12 ;
    %load/v 8, v0x91c7a68_0, 10;
    %ix/load 0, 10;
    %assign/v0 v0x91b47f8_0, 0, 8;
    %load/v 8, v0x91c7a68_0, 10;
    %mov 18, 8, 10;
    %mov 28, 0, 22;
   %addi 18, 1, 32;
    %ix/load 0, 10;
    %assign/v0 v0x91b41a8_0, 0, 18;
    %load/v 8, v0x91b9530_0, 1;
    %jmp/0xz  T_13.14, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 8;
    %jmp T_13.15;
T_13.14 ;
    %load/v 8, v0x91c11f0_0, 1;
    %jmp/0xz  T_13.16, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 8;
    %jmp T_13.17;
T_13.16 ;
    %movi 8, 1, 3;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 8;
T_13.17 ;
T_13.15 ;
T_13.13 ;
    %ix/load 0, 4;
    %assign/v0 v0x91b6388_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91c46b0_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91b9780_0, 0, 1;
    %jmp T_13.9;
T_13.5 ;
    %ix/load 0, 1;
    %assign/v0 v0x91c75e8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91c7398_0, 0, 1;
    %ix/load 0, 16;
    %assign/v0 v0x91c7b90_0, 0, 1;
    %load/v 8, v0x91b52c0_0, 1;
    %jmp/0xz  T_13.18, 8;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 1;
    %jmp T_13.19;
T_13.18 ;
    %load/v 8, v0x91c7a68_0, 10;
    %ix/load 0, 10;
    %assign/v0 v0x91b47f8_0, 0, 8;
    %load/v 8, v0x91c7a68_0, 10;
    %mov 18, 8, 10;
    %mov 28, 0, 22;
   %addi 18, 1, 32;
    %ix/load 0, 10;
    %assign/v0 v0x91b41a8_0, 0, 18;
    %load/v 8, v0x91b9530_0, 1;
    %jmp/0xz  T_13.20, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 8;
    %jmp T_13.21;
T_13.20 ;
    %load/v 8, v0x91c11f0_0, 1;
    %jmp/0xz  T_13.22, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 8;
    %jmp T_13.23;
T_13.22 ;
    %movi 8, 1, 3;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 8;
T_13.23 ;
T_13.21 ;
T_13.19 ;
    %ix/load 0, 4;
    %assign/v0 v0x91b6388_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91c46b0_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91b9780_0, 0, 1;
    %jmp T_13.9;
T_13.6 ;
    %load/v 8, v0x91b4ee8_0, 2;
    %mov 10, 8, 2;
    %mov 12, 0, 1;
   %cmpi/u 10, 3, 3;
    %jmp/0xz  T_13.24, 5;
    %movi 8, 4, 3;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 8;
    %load/v 11, v0x91b4af0_0, 2;
    %ix/load 0, 2;
    %assign/v0 v0x91b4ee8_0, 0, 11;
    %ix/load 0, 1;
    %assign/v0 v0x91c75e8_0, 0, 1;
    %ix/load 0, 1;
    %assign/v0 v0x91c7398_0, 0, 1;
    %ix/load 0, 16;
    %assign/v0 v0x91c7b90_0, 0, 1;
    %load/v 11, v0x91c7a68_0, 10;
    %ix/load 0, 10;
    %assign/v0 v0x91b47f8_0, 0, 11;
    %load/v 11, v0x91c7a68_0, 10;
    %mov 21, 11, 10;
    %mov 31, 0, 22;
   %addi 21, 1, 32;
    %ix/load 0, 10;
    %assign/v0 v0x91b41a8_0, 0, 21;
    %jmp T_13.25;
T_13.24 ;
    %movi 8, 2, 3;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 8;
    %ix/load 0, 2;
    %assign/v0 v0x91b4ee8_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91c75e8_0, 0, 0;
    %ix/load 0, 1;
    %assign/v0 v0x91c7398_0, 0, 0;
T_13.25 ;
    %movi 8, 1, 4;
    %ix/load 0, 4;
    %assign/v0 v0x91b6388_0, 0, 8;
    %jmp T_13.9;
T_13.7 ;
    %jmp T_13.9;
T_13.8 ;
    %ix/load 0, 3;
    %assign/v0 v0x91b4698_0, 0, 1;
    %jmp T_13.9;
T_13.9 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x9177ff0;
T_14 ;
    %wait E_0x91c7208;
    %vpi_call 15 24 "$display", "[%0t] ACCA=%0h  ACCB=%0h", $time, v0x91b6be0_0, v0x91b6b78_0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x9194a28;
T_15 ;
    %set/v v0x91c3e88_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x9194a28;
T_16 ;
    %wait E_0x91c7208;
    %load/v 8, v0x91c4380_0, 64;
    %vpi_func 16 13 "$time", 72, 64;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_16.0, 5;
    %set/v v0x91c3e88_0, 1, 1;
    %jmp T_16.1;
T_16.0 ;
    %set/v v0x91c3e88_0, 0, 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x9162f10;
T_17 ;
    %set/v v0x9174808_0, 0, 1;
T_17.0 ;
    %load/v 8, v0x91c8060_0, 64;
    %movi 72, 0, 11;
    %muli 8, 1000, 75;
    %ix/get 0, 8, 75;
    %delayx 0;
    %set/v v0x9174808_0, 1, 1;
    %load/v 8, v0x91c71a8_0, 64;
    %movi 72, 0, 11;
    %muli 8, 1000, 75;
    %ix/get 0, 8, 75;
    %delayx 0;
    %set/v v0x9174808_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0x91cbab0;
T_18 ;
    %vpi_func 18 8 "$time", 8, 64;
    %movi 72, 10000, 64;
    %mod 8, 72, 64;
    %cmpi/u 8, 0, 64;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 18 11 "$display", "Time has reached [%0t ps]", $time;
T_18.0 ;
    %delay 1000, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x91c6e50;
T_19 ;
    %set/v v0x9162310_0, 0, 1;
    %delay 750000, 0;
    %vpi_call 2 52 "$display", "End of sim at [%0t ps]", $time;
    %vpi_call 2 53 "$finish";
    %end;
    .thread T_19;
    .scope S_0x91c6e50;
T_20 ;
    %vpi_call 2 71 "$dumpfile", "ecpu_tb.vcd";
    %vpi_call 2 72 "$dumpvars";
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "/home/leonous/projects/verilog/ecpu/tb/ecpu_tb.v";
    "/home/leonous/projects/verilog/ecpu/rtl/verilog/ecpu.v";
    "/home/leonous/projects/verilog/ecpu/components/alu/rtl/verilog/alu.v";
    "/home/leonous/projects/verilog/ecpu/components/alu/rtl/verilog/alu_controller.v";
    "/home/leonous/projects/verilog/ecpu/components/alu/rtl/verilog/alu_datapath.v";
    "/home/leonous/projects/verilog/ecpu/components/adder/alu_adder.v";
    "/home/leonous/projects/verilog/ecpu/components/barrel_shifter/simple/barrel_shifter_simple.v";
    "/home/leonous/projects/verilog/ecpu/components/ram/ram.v";
    "/home/leonous/projects/verilog/ecpu/components/ram/ram_mk_x_n.v";
    "/home/leonous/projects/verilog/ecpu/components/rom/rom.v";
    "/home/leonous/projects/verilog/ecpu/rtl/verilog/ecpu_core_generic.v";
    "/home/leonous/projects/verilog/ecpu/rtl/verilog/ecpu_core_datapath.v";
    "/home/leonous/projects/verilog/ecpu/rtl/verilog/ecpu_core_controller.v";
    "/home/leonous/projects/verilog/ecpu/tb/components/ecpu_monitor/ecpu_monitor.v";
    "/home/leonous/projects/verilog/ecpu/tb/components/reset_gen/reset_gen.v";
    "/home/leonous/projects/verilog/ecpu/tb/components/clk_gen/clk_gen.v";
    "/home/leonous/projects/verilog/ecpu/tb/components/ticker/ticker.v";
