<div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="5dc29ed3-d425-4ee1-a8a6-99ec335e7f80" class="confluenceTable"><colgroup><col style="width: 112.0px;"/><col style="width: 70.0px;"/><col style="width: 118.0px;"/><col style="width: 125.0px;"/><col style="width: 121.0px;"/><col style="width: 214.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Synth Flow</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Synth Checks</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Summary</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtlbuild_1201_5nm_dcnxt/top_metrics.html" rel="nofollow">12-01-2022</a></p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>DCNXT Hier</p></td><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtlbuild_1201_5nm_dcnxt/syn_checks.rpt" rel="nofollow">syn_checks</a></p></td><td class="confluenceTd"><p>With 20% clock uncertainty &amp; MC. Several blocks are failing.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtlbuild_012023_5nm_dcnxt/top_metrics.html" rel="nofollow">01-20-2023</a></p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>DCNXT Hier</p></td><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtlbuild_012023_5nm_dcnxt/syn_checks.rpt" rel="nofollow">syn_checks</a></p></td><td class="confluenceTd"><p>With 15% clock uncertainty, SC. Few critical blocks are failing, need to improve.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtl_021523_5nm_dcnxt/top_metrics.html" rel="nofollow">03-06-2023</a></p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>DCNXT - ioaiu_top_a</p></td><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtl_021523_5nm_dcnxt/syn_checks.rpt" rel="nofollow">syn_checks</a></p></td><td class="confluenceTd"><p>EricT timing fixed rtl with 15% uncertainty, 5% ULVT is failing -40ps flop2flop. Prior run was failing with -14ps; need investigation.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtl_031023_5nm_dcnxt_mcmm/top_metrics.html" rel="nofollow">03-10-2023</a></p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>DCNXT - ioaiu_top_a</p></td><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtl_031023_5nm_dcnxt_mcmm/syn_checks.rpt" rel="nofollow">syn_checks</a></p></td><td class="confluenceTd"><p>EricT new timing fixed rtl with 15% uncertainty, 5% ULVT is failing -29ps flop2flop. It improved from previous run. </p></td></tr></tbody></table></div><p />