Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
License 'RTL_Compiler_Ultra' (main version: 14.2, alternate version: 14.2) checkout failed.
Checking out license 'Genus_Synthesis'... (0 seconds elapsed)
Reading GUI preferences file '/home/student6/.cadence/rc.gui'.
Finished loading tool scripts (5 seconds elapsed)

                                                                            Cadence Encounter(R) RTL Compiler
                                                               Version RC14.27 - v14.20-s064_1 (64-bit), built Feb 26 2016


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights reserved worldwide. 

WARNING: This version of RC is 2104 days old.
         Visit downloads.cadence.com for the latest release of RC.


=========================================================================================================================================================================================
                                                                      Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
=========================================================================================================================================================================================

Sourcing '../Scripts/MyModule_syn.tcl' (Tue Nov 30 18:02:00 +0300 2021)...
Sourcing '../Source/Technology/X-FAB_typ.tcl' (Tue Nov 30 18:02:00 +0300 2021)...
  Setting attribute of root '/': 'lib_search_path' = /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_HD/v4_0/liberty_LP5MOS/v4_0_0/PVT_1_80V_range

  Message Summary for Library D_CELLS_HD_LP5MOS_typ_1_80V_25C.lib:
  ****************************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 81
  ****************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'D_CELLS_HD_LP5MOS_typ_1_80V_25C.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX0'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX1'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX2'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX4'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX0'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX1'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX2'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX4'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX0'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX1'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX2'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX4'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX0'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX1'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX2'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX4'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX0'
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCNHDX0
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX1'
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCNHDX1
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX2'
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCNHDX2
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX4'
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCNHDX4
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCPHDX0
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCPHDX1
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCPHDX2
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCPHDX4
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEBUHDX8' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEBUHDX8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEHD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEHD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED1HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED1HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED2HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED2HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED3HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED3HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED5HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED5HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED7HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED7HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED10HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED10HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED15HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED15HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED25HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED25HD' must have an output pin.
  Setting attribute of root '/': 'library' = D_CELLS_HD_LP5MOS_typ_1_80V_25C.lib
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'core_hd' read already, this site in file '/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_HD/v4_0/LEF/v4_0_0/xt018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef' is ignored.

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : Wire parameter is missing. [PHYS-15]
        : 'OFFSET' parameter is missing for layer 'MET1' [line 184 in file /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef]
        : Check the parameter in technology section.
Warning : Wire parameter is missing. [PHYS-15]
        : 'OFFSET' parameter is missing for layer 'MET3' [line 245 in file /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef]
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.23, 3) of 'WIDTH' for layers 'MET1' and 'METTPL' is too large.
        : Make sure to check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.61, 6.3) of 'PITCH' for layers 'MET1' and 'METTPL' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.23, 2.5) of 'MINSPACING' for layers 'MET1' and 'METTPL' is too large.
  Library has 464 usable logic and 192 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'D_CELLS_HD_LP5MOS_typ_1_80V_25C.lib', Total cells: 772, Unusable cells: 114.
	List of unusable cells: 'DLHRTHDX1 DLHSTHDX1 DLHTHDX1 DLLRTHDX1 DLLSTHDX1 DLLTHDX1 LGCNHDX0 LGCNHDX1 LGCNHDX2 LGCNHDX4 ... and others.'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'CLKVBUFHD' was marked 'avoid' because there was no physical data in the LEF file.
        : To prevent the library cell from being set to 'avoid', set attribute 'lib_lef_consistency_check_enable' to 'false'.
  Setting attribute of root '/': 'lef_library' = /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_HD/v4_0/LEF/v4_0_0/xt018_D_CELLS_HD.lef /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_HD/v4_0/LEF/v4_0_0/xt018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef

  According to cap_table_file, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.23, 3) of 'WIDTH' for layers 'M1' and 'M6' is too large.
  Setting attribute of root '/': 'cap_table_file' = /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_typ.capTbl
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
  initial begin
        |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../Source/First_Block_H2_z.v' on line 163, column 9.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
  initial begin
        |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../Source/First_Block_H2_z_1.v' on line 170, column 9.
  initial begin
        |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../Source/Third_Block_H3_z.v' on line 262, column 9.
  initial begin
        |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../Source/Non_recursive_CIC1.v' on line 73, column 9.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'D_CELLS_HD_LP5MOS_typ_1_80V_25C.lib', Total cells: 772, Unusable cells: 114.
	List of unusable cells: 'DLHRTHDX1 DLHSTHDX1 DLHTHDX1 DLLRTHDX1 DLLSTHDX1 DLLTHDX1 LGCNHDX0 LGCNHDX1 LGCNHDX2 LGCNHDX4 ... and others.'
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'Non_recursive_CIC1' from file '../Source/Non_recursive_CIC1.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'Non_recursive_CIC1'.
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"              - successful      4 , failed      0 (runtime  0.00)
 "get_ports"               - successful      7 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"   - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"        - successful      2 , failed      0 (runtime  0.00)
Total runtime 0
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 0.99
Via Resistance      : 4.97 ohm (from cap_table_file)
Site size           : 5.11 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         1.00        0.000268    
M2              V         1.00        0.000241    
M3              H         1.00        0.000241    
M4              V         1.00        0.000239    
M5              H         1.00        0.000249    
M6              V         1.00        0.000249 ** 

** = 'M6' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         1.00         0.332640    
M2              V         1.00         0.262594    
M3              H         1.00         0.262594    
M4              V         1.00         0.262594    
M5              H         1.00         0.076778    
M6              V         1.00         0.003045 ** 

** = 'M6' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
MET1            H         1.00         0.230000    
MET2            V         1.00         0.280000    
MET3            H         1.00         0.280000    
MET4            V         1.00         0.280000    
METTP           H         1.00         0.440000    
METTPL          V         1.00         3.000000 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'Non_recursive_CIC1' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 10 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances,        set the 'information_level' attribute to 2 or above.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 8 hierarchical instances.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'Non_recursive_CIC1' using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 10 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 15 hierarchical instances.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'First_Block_H2_z' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'First_Block_H2_z'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 18 carry-save groups in module 'First_Block_H2_z'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'First_Block_H2_z_1' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'First_Block_H2_z_1'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 5 carry-save groups in module 'First_Block_H2_z_1'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'Non_recursive_CIC1_tc' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'Non_recursive_CIC1_tc'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'Non_recursive_CIC1_tc'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'Third_Block_H3_z' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'Third_Block_H3_z'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 38 carry-save groups in module 'Third_Block_H3_z'.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'Non_recursive_CIC1'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 7 hierarchical instances.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'Non_recursive_CIC1' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'Non_recursive_CIC1' using 'medium' effort.
Multi-threaded constant propagation [1|0] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 23 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack: -177390 ps
Target path end-point (Port: Non_recursive_CIC1/Out1[16])

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 8 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map              5498349  -193441 
            Worst cost_group: clk, WNS: -193441.1
            Path: In1[15] --> Out1[16]

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           clk           -177390  -193441    50000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack: -193218 ps
Target path end-point (Port: Non_recursive_CIC1/Out1[16])

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr             3796739  -194226 
            Worst cost_group: clk, WNS: -194226.7
            Path: In1[10] --> Out1[9]

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           clk           -193218  -194227    50000 

Info    : 'Conformal LEC14.2-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.2-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'Non_recursive_CIC1' in file 'fv/Non_recursive_CIC1/rtl_to_g1.do' ...
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'Non_recursive_CIC1'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'Non_recursive_CIC1' using 'medium' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt               3796739  -194226 -106665105         0        0        0
            Worst cost_group: clk, WNS: -194226.7
            Path: In1[10] --> Out1[9]
 const_prop              3795559  -194350 -106727525         0        0        0
            Worst cost_group: clk, WNS: -194350.0
            Path: In1[10] --> Out1[9]
 simp_cc_inputs          3698935  -194247 -106654190         0        0        0
            Worst cost_group: clk, WNS: -194247.8
            Path: In1[10] --> Out1[9]
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay              3698935  -194247 -106654190         0        0        0
            Worst cost_group: clk, WNS: -194247.8
            Path: In1[10] --> Out1[9]
 incr_delay              3760683  -190869 -104121718         0        0        0
            Worst cost_group: clk, WNS: -190869.5
            Path: In1[13] --> Out1[9]
 incr_delay              3784276  -190081 -103523643         0        0        0
            Worst cost_group: clk, WNS: -190081.7
            Path: In1[12] --> Out1[15]
 incr_delay              3799051  -189616 -103137115         0        0        0
            Worst cost_group: clk, WNS: -189616.1
            Path: In1[15] --> Out1[10]
 incr_delay              3808047  -189350 -102946645         0        0        0
            Worst cost_group: clk, WNS: -189350.0
            Path: In1[15] --> Out1[10]
 incr_delay              3815892  -189190 -102835225         0        0        0
            Worst cost_group: clk, WNS: -189190.0
            Path: In1[15] --> Out1[16]
 incr_delay              3823246  -189070 -102760229         0        0        0
            Worst cost_group: clk, WNS: -189070.6
            Path: In1[15] --> Out1[15]
 incr_delay              3827769  -188979 -102710736         0        0        0
            Worst cost_group: clk, WNS: -188979.9
            Path: In1[15] --> Out1[10]
 incr_delay              3829259  -188927 -102682177         0        0        0
            Worst cost_group: clk, WNS: -188927.3
            Path: In1[15] --> Out1[10]
 incr_delay              3831064  -188887 -102653616         0        0        0
            Worst cost_group: clk, WNS: -188887.6
            Path: In1[15] --> Out1[10]
 incr_delay              3832275  -188848 -102628824         0        0        0
            Worst cost_group: clk, WNS: -188848.6
            Path: In1[15] --> Out1[10]
 incr_delay              3833220  -188823 -102609827         0        0        0
            Worst cost_group: clk, WNS: -188823.0
            Path: In1[15] --> Out1[10]
 incr_delay              3834110  -188798 -102588623         0        0        0
            Worst cost_group: clk, WNS: -188798.8
            Path: In1[15] --> Out1[10]
 incr_delay              3834626  -188784 -102578814         0        0        0
            Worst cost_group: clk, WNS: -188784.8
            Path: In1[15] --> Out1[10]
 incr_delay              3835109  -188770 -102569504         0        0        0
            Worst cost_group: clk, WNS: -188770.2
            Path: In1[15] --> Out1[10]
 incr_delay              3836493  -188756 -102558432         0        0        0
            Worst cost_group: clk, WNS: -188756.4
            Path: In1[15] --> Out1[10]
 incr_delay              3837784  -188741 -102547044         0        0        0
            Worst cost_group: clk, WNS: -188741.5
            Path: In1[15] --> Out1[10]
 incr_delay              3839199  -188730 -102538878         0        0        0
            Worst cost_group: clk, WNS: -188730.5
            Path: In1[15] --> Out1[10]
 incr_delay              3839406  -188717 -102530353         0        0        0
            Worst cost_group: clk, WNS: -188717.8
            Path: In1[15] --> Out1[10]
 incr_delay              3839643  -188713 -102528287         0        0        0
            Worst cost_group: clk, WNS: -188713.7
            Path: In1[15] --> Out1[10]
 incr_delay              3839641  -188710 -102526564         0        0        0
            Worst cost_group: clk, WNS: -188710.8
            Path: In1[15] --> Out1[10]
 incr_delay              3839650  -188704 -102522498         0        0        0
            Worst cost_group: clk, WNS: -188704.9
            Path: In1[15] --> Out1[10]
 incr_delay              3839922  -188692 -102513003         0        0        0
            Worst cost_group: clk, WNS: -188692.9
            Path: In1[15] --> Out1[10]
 incr_delay              3840122  -188688 -102512096         0        0        0
            Worst cost_group: clk, WNS: -188688.8
            Path: In1[15] --> Out1[10]
 incr_delay              3840667  -188664 -102506560         0        0        0
            Worst cost_group: clk, WNS: -188664.7
            Path: In1[15] --> Out1[10]
 incr_delay              3840853  -188660 -102505602         0        0        0
            Worst cost_group: clk, WNS: -188660.4
            Path: In1[15] --> Out1[10]
 incr_delay              3840871  -188660 -102505418         0        0        0
            Worst cost_group: clk, WNS: -188660.2
            Path: In1[15] --> Out1[10]
 incr_delay              3840927  -188656 -102501340         0        0        0
            Worst cost_group: clk, WNS: -188656.5
            Path: In1[15] --> Out1[10]
 incr_delay              3841024  -188654 -102499561         0        0        0
            Worst cost_group: clk, WNS: -188654.4
            Path: In1[15] --> Out1[10]
 incr_delay              3841499  -188650 -102496431         0        0        0
            Worst cost_group: clk, WNS: -188650.2
            Path: In1[15] --> Out1[10]
 incr_delay              3841965  -188627 -102479344         0        0        0
            Worst cost_group: clk, WNS: -188627.5
            Path: In1[15] --> Out1[10]
 incr_delay              3842112  -188610 -102466929         0        0        0
            Worst cost_group: clk, WNS: -188610.8
            Path: In1[15] --> Out1[10]
 incr_delay              3842354  -188605 -102463396         0        0        0
            Worst cost_group: clk, WNS: -188605.9
            Path: In1[15] --> Out1[10]
 incr_delay              3842479  -188599 -102458670         0        0        0
            Worst cost_group: clk, WNS: -188599.7
            Path: In1[15] --> Out1[10]
 incr_delay              3842737  -188594 -102454855         0        0        0
            Worst cost_group: clk, WNS: -188594.5
            Path: In1[15] --> Out1[10]
 incr_delay              3842848  -188592 -102452714         0        0        0
            Worst cost_group: clk, WNS: -188592.8
            Path: In1[15] --> Out1[10]
 incr_delay              3842833  -188591 -102451522         0        0        0
            Worst cost_group: clk, WNS: -188591.2
            Path: In1[15] --> Out1[10]
 incr_delay              3842798  -188587 -102451086         0        0        0
            Worst cost_group: clk, WNS: -188587.8
            Path: In1[15] --> Out1[10]
 incr_delay              3843698  -188565 -102448783         0        0        0
            Worst cost_group: clk, WNS: -188565.8
            Path: In1[15] --> Out1[10]
 incr_delay              3844253  -188555 -102446386         0        0        0
            Worst cost_group: clk, WNS: -188555.2
            Path: In1[15] --> Out1[16]
 incr_delay              3844361  -188537 -102443440         0        0        0
            Worst cost_group: clk, WNS: -188537.6
            Path: In1[15] --> Out1[16]
 incr_delay              3845094  -188523 -102439620         0        0        0
            Worst cost_group: clk, WNS: -188523.5
            Path: In1[15] --> Out1[16]
 incr_delay              3845673  -188516 -102436684         0        0        0
            Worst cost_group: clk, WNS: -188516.6
            Path: In1[15] --> Out1[16]
 incr_delay              3846392  -188505 -102430738         0        0        0
            Worst cost_group: clk, WNS: -188505.0
            Path: In1[15] --> Out1[16]
 incr_delay              3846794  -188499 -102427323         0        0        0
            Worst cost_group: clk, WNS: -188499.3
            Path: In1[15] --> Out1[16]
 incr_delay              3847412  -188491 -102422973         0        0        0
            Worst cost_group: clk, WNS: -188491.0
            Path: In1[15] --> Out1[16]
 incr_delay              3847932  -188485 -102419920         0        0        0
            Worst cost_group: clk, WNS: -188485.6
            Path: In1[15] --> Out1[16]
 incr_delay              3848118  -188481 -102417354         0        0        0
            Worst cost_group: clk, WNS: -188481.5
            Path: In1[15] --> Out1[16]
 incr_delay              3848443  -188479 -102415761         0        0        0
            Worst cost_group: clk, WNS: -188479.0
            Path: In1[15] --> Out1[16]
 incr_delay              3848688  -188472 -102411755         0        0        0
            Worst cost_group: clk, WNS: -188472.5
            Path: In1[15] --> Out1[16]
 incr_delay              3848948  -188468 -102409627         0        0        0
            Worst cost_group: clk, WNS: -188468.8
            Path: In1[15] --> Out1[16]
 incr_delay              3849434  -188460 -102405731         0        0        0
            Worst cost_group: clk, WNS: -188460.3
            Path: In1[15] --> Out1[16]
 incr_delay              3849616  -188458 -102404529         0        0        0
            Worst cost_group: clk, WNS: -188458.0
            Path: In1[15] --> Out1[16]
 incr_delay              3849844  -188450 -102401173         0        0        0
            Worst cost_group: clk, WNS: -188450.9
            Path: In1[15] --> Out1[16]
 incr_delay              3849969  -188449 -102400210         0        0        0
            Worst cost_group: clk, WNS: -188449.2
            Path: In1[15] --> Out1[16]
 incr_delay              3850000  -188448 -102400130         0        0        0
            Worst cost_group: clk, WNS: -188448.9
            Path: In1[15] --> Out1[16]
 incr_delay              3850050  -188448 -102399901         0        0        0
            Worst cost_group: clk, WNS: -188448.1
            Path: In1[15] --> Out1[16]
 incr_delay              3850130  -188447 -102399794         0        0        0
            Worst cost_group: clk, WNS: -188447.8
            Path: In1[15] --> Out1[16]
 incr_delay              3850227  -188444 -102399286         0        0        0
            Worst cost_group: clk, WNS: -188444.2
            Path: In1[15] --> Out1[16]
 incr_delay              3850474  -188440 -102398350         0        0        0
            Worst cost_group: clk, WNS: -188440.9
            Path: In1[15] --> Out1[16]
 incr_delay              3850641  -188436 -102397181         0        0        0
            Worst cost_group: clk, WNS: -188436.2
            Path: In1[15] --> Out1[16]
 incr_delay              3851319  -188429 -102395706         0        0        0
            Worst cost_group: clk, WNS: -188429.5
            Path: In1[15] --> Out1[16]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz    133128  (    11593 /    12066 )  3066.83
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st     80000  (        0 /        0 )  0.00
          plc_st     80000  (        0 /        0 )  0.00
        plc_star     80000  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st     80000  (        0 /        0 )  0.00
            fopt     80000  (        0 /        0 )  1.64
       crit_dnsz    270086  (     6647 /     8288 )  2346.05
             dup     83192  (      120 /      134 )  62.47
            fopt    100947  (     2440 /     3585 )  1063.11
        setup_dn     80150  (        0 /        0 )  0.08
         buf2inv     80150  (        0 /        0 )  0.18
             exp       631  (       61 /      208 )  89.45
       gate_deco    143077  (      179 /      289 )  1436.23
       gcomp_tim    249437  (      804 /     2107 )  1214.53
  inv_pair_2_buf     93230  (        0 /        0 )  4.00

 init_drc                3851319  -188429 -102395706         0        0        0
            Worst cost_group: clk, WNS: -188429.5
            Path: In1[15] --> Out1[16]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                3851319  -188429 -102395706         0        0        0
            Worst cost_group: clk, WNS: -188429.5
            Path: In1[15] --> Out1[16]
 incr_tns                3848780  -188407 -102354218         0        0        0
            Worst cost_group: clk, WNS: -188407.7
            Path: In1[15] --> Out1[16]
 incr_tns                3848780  -188407 -102354218         0        0        0
            Worst cost_group: clk, WNS: -188407.7
            Path: In1[15] --> Out1[16]
 incr_tns                3848780  -188407 -102354218         0        0        0
            Worst cost_group: clk, WNS: -188407.7
            Path: In1[15] --> Out1[16]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      4007  (      251 /      308 )  12.68
       plc_lo_st      3756  (        0 /        0 )  0.00
            fopt      3756  (        0 /        0 )  1.13
       crit_dnsz      9097  (      746 /     1381 )  81.03
             dup      3010  (        1 /        3 )  10.96
        setup_dn      3009  (        1 /        1 )  0.46
         buf2inv      3008  (        0 /        0 )  0.00

 init_area               3848780  -188407 -102354218         0        0        0
            Worst cost_group: clk, WNS: -188407.7
            Path: In1[15] --> Out1[16]
 undup                   3845709  -188407 -102353686         0        0        0
            Worst cost_group: clk, WNS: -188407.1
            Path: In1[15] --> Out1[16]
 rem_buf                 3829645  -188405 -102334596         0        0        0
            Worst cost_group: clk, WNS: -188405.9
            Path: In1[15] --> Out1[16]
 rem_buf                 3787846  -188404 -102329548         0        0        0
            Worst cost_group: clk, WNS: -188404.6
            Path: In1[15] --> Out1[16]
 rem_inv                 3776347  -188404 -102316209         0        0        0
            Worst cost_group: clk, WNS: -188404.0
            Path: In1[15] --> Out1[16]
 merge_bi                3752675  -188401 -102313389         0        0        0
            Worst cost_group: clk, WNS: -188401.5
            Path: In1[15] --> Out1[16]
 rem_inv_qb              3751393  -188395 -102303315         0        0        0
            Worst cost_group: clk, WNS: -188395.7
            Path: In1[15] --> Out1[16]
 io_phase                3729063  -188393 -102298856         0        0        0
            Worst cost_group: clk, WNS: -188393.1
            Path: In1[15] --> Out1[16]
 gate_comp               3638420  -188369 -102272416         0        0        0
            Worst cost_group: clk, WNS: -188369.7
            Path: In1[15] --> Out1[16]
 gcomp_mog               3638338  -188369 -102271911         0        0        0
            Worst cost_group: clk, WNS: -188369.7
            Path: In1[15] --> Out1[16]
 glob_area               3634741  -188369 -102271458         0        0        0
            Worst cost_group: clk, WNS: -188369.1
            Path: In1[15] --> Out1[16]
 area_down               3595975  -188353 -102254751         0        0        0
            Worst cost_group: clk, WNS: -188353.9
            Path: In1[6] --> Out1[15]
 rem_buf                 3582421  -188353 -102250826         0        0        0
            Worst cost_group: clk, WNS: -188353.3
            Path: In1[15] --> Out1[15]
 rem_buf                 3579862  -188353 -102249869         0        0        0
            Worst cost_group: clk, WNS: -188353.1
            Path: In1[15] --> Out1[15]
 rem_inv                 3576331  -188353 -102249710         0        0        0
            Worst cost_group: clk, WNS: -188353.0
            Path: In1[15] --> Out1[15]
 merge_bi                3571496  -188351 -102247837         0        0        0
            Worst cost_group: clk, WNS: -188351.7
            Path: In1[15] --> Out1[15]
 rem_inv_qb              3571324  -188350 -102245543         0        0        0
            Worst cost_group: clk, WNS: -188350.3
            Path: In1[15] --> Out1[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup       556  (      117 /      136 )  6.95
         rem_buf     13037  (     2969 /     3539 )  154.16
         rem_inv      3370  (      685 /      775 )  32.84
        merge_bi      2323  (     1541 /     1716 )  59.35
      rem_inv_qb       507  (       10 /       13 )  4.05
        io_phase      7464  (     1128 /     1319 )  67.76
       gate_comp     34419  (     3741 /     4738 )  184.55
       gcomp_mog       109  (        5 /        7 )  12.85
       glob_area       242  (      177 /      242 )  87.48
       area_down      4511  (     1797 /     4099 )  621.08
  gate_deco_area         0  (        0 /        0 )  0.11
         rem_buf     13598  (      851 /     1288 )  112.78
         rem_inv      2310  (      217 /      262 )  16.16
        merge_bi       937  (      346 /      415 )  25.42
      rem_inv_qb       143  (        1 /        3 )  1.46

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay              3571324  -188350 -102245543         0        0        0
            Worst cost_group: clk, WNS: -188350.3
            Path: In1[15] --> Out1[15]
 incr_delay              3581682  -188140 -102071463         0        0        0
            Worst cost_group: clk, WNS: -188140.9
            Path: In1[10] --> Out1[10]
 incr_delay              3585347  -188074 -102022181         0        0        0
            Worst cost_group: clk, WNS: -188074.0
            Path: In1[10] --> Out1[10]
 incr_delay              3587226  -188038 -101998164         0        0        0
            Worst cost_group: clk, WNS: -188038.7
            Path: In1[10] --> Out1[10]
 incr_delay              3589780  -188006 -101981614         0        0        0
            Worst cost_group: clk, WNS: -188006.1
            Path: In1[10] --> Out1[10]
 incr_delay              3591342  -187992 -101972828         0        0        0
            Worst cost_group: clk, WNS: -187992.1
            Path: In1[10] --> Out1[10]
 incr_delay              3593187  -187972 -101964255         0        0        0
            Worst cost_group: clk, WNS: -187972.7
            Path: In1[10] --> Out1[10]
 incr_delay              3593741  -187969 -101962826         0        0        0
            Worst cost_group: clk, WNS: -187969.4
            Path: In1[10] --> Out1[10]
 incr_delay              3593879  -187968 -101961961         0        0        0
            Worst cost_group: clk, WNS: -187968.1
            Path: In1[10] --> Out1[10]
 incr_delay              3594012  -187963 -101959421         0        0        0
            Worst cost_group: clk, WNS: -187963.2
            Path: In1[10] --> Out1[10]
 incr_delay              3594672  -187956 -101955814         0        0        0
            Worst cost_group: clk, WNS: -187956.3
            Path: In1[10] --> Out1[10]
 incr_delay              3594707  -187951 -101953210         0        0        0
            Worst cost_group: clk, WNS: -187951.9
            Path: In1[10] --> Out1[10]
 incr_delay              3594934  -187950 -101952323         0        0        0
            Worst cost_group: clk, WNS: -187950.7
            Path: In1[10] --> Out1[10]
 incr_delay              3595016  -187948 -101950663         0        0        0
            Worst cost_group: clk, WNS: -187948.4
            Path: In1[10] --> Out1[10]
 incr_delay              3595517  -187941 -101945214         0        0        0
            Worst cost_group: clk, WNS: -187941.0
            Path: In1[10] --> Out1[10]
 incr_delay              3596343  -187930 -101937565         0        0        0
            Worst cost_group: clk, WNS: -187930.6
            Path: In1[10] --> Out1[10]
 incr_delay              3597007  -187925 -101933748         0        0        0
            Worst cost_group: clk, WNS: -187925.0
            Path: In1[10] --> Out1[10]
 incr_delay              3597264  -187923 -101932950         0        0        0
            Worst cost_group: clk, WNS: -187923.9
            Path: In1[10] --> Out1[10]
 incr_delay              3597353  -187922 -101932228         0        0        0
            Worst cost_group: clk, WNS: -187922.7
            Path: In1[10] --> Out1[10]
 incr_delay              3597703  -187920 -101931025         0        0        0
            Worst cost_group: clk, WNS: -187920.9
            Path: In1[10] --> Out1[10]
 incr_delay              3598233  -187914 -101929619         0        0        0
            Worst cost_group: clk, WNS: -187914.7
            Path: In1[10] --> Out1[10]
 incr_delay              3598305  -187913 -101928830         0        0        0
            Worst cost_group: clk, WNS: -187913.6
            Path: In1[10] --> Out1[10]
 incr_delay              3598309  -187912 -101928279         0        0        0
            Worst cost_group: clk, WNS: -187912.7
            Path: In1[10] --> Out1[10]
 incr_delay              3598576  -187909 -101927128         0        0        0
            Worst cost_group: clk, WNS: -187909.3
            Path: In1[10] --> Out1[10]
 incr_delay              3598692  -187906 -101926193         0        0        0
            Worst cost_group: clk, WNS: -187906.6
            Path: In1[10] --> Out1[10]
 incr_delay              3599373  -187903 -101924255         0        0        0
            Worst cost_group: clk, WNS: -187903.3
            Path: In1[10] --> Out1[10]
 incr_delay              3599663  -187901 -101922780         0        0        0
            Worst cost_group: clk, WNS: -187901.2
            Path: In1[10] --> Out1[10]
 incr_delay              3599891  -187899 -101921964         0        0        0
            Worst cost_group: clk, WNS: -187899.6
            Path: In1[10] --> Out1[10]
 incr_delay              3599939  -187899 -101921806         0        0        0
            Worst cost_group: clk, WNS: -187899.0
            Path: In1[10] --> Out1[10]
 incr_delay              3600027  -187898 -101921323         0        0        0
            Worst cost_group: clk, WNS: -187898.0
            Path: In1[10] --> Out1[10]
 incr_delay              3600407  -187890 -101916462         0        0        0
            Worst cost_group: clk, WNS: -187890.9
            Path: In1[10] --> Out1[10]
 incr_delay              3601374  -187885 -101913234         0        0        0
            Worst cost_group: clk, WNS: -187885.5
            Path: In1[10] --> Out1[10]
 incr_delay              3601809  -187878 -101908364         0        0        0
            Worst cost_group: clk, WNS: -187878.6
            Path: In1[10] --> Out1[10]
 incr_delay              3601929  -187876 -101907590         0        0        0
            Worst cost_group: clk, WNS: -187876.9
            Path: In1[10] --> Out1[10]
 incr_delay              3602019  -187876 -101907544         0        0        0
            Worst cost_group: clk, WNS: -187876.7
            Path: In1[10] --> Out1[10]
 incr_delay              3602107  -187875 -101906958         0        0        0
            Worst cost_group: clk, WNS: -187875.8
            Path: In1[10] --> Out1[10]
 incr_delay              3602380  -187871 -101903999         0        0        0
            Worst cost_group: clk, WNS: -187871.1
            Path: In1[10] --> Out1[10]
 incr_delay              3602402  -187870 -101903541         0        0        0
            Worst cost_group: clk, WNS: -187870.3
            Path: In1[10] --> Out1[10]
 incr_delay              3602511  -187866 -101902195         0        0        0
            Worst cost_group: clk, WNS: -187866.0
            Path: In1[10] --> Out1[10]
 incr_delay              3602980  -187861 -101900282         0        0        0
            Worst cost_group: clk, WNS: -187861.2
            Path: In1[10] --> Out1[10]
 incr_delay              3604261  -187857 -101899526         0        0        0
            Worst cost_group: clk, WNS: -187857.4
            Path: In1[10] --> Out1[10]
 incr_delay              3604598  -187855 -101898362         0        0        0
            Worst cost_group: clk, WNS: -187855.4
            Path: In1[10] --> Out1[10]
 incr_delay              3604661  -187853 -101898053         0        0        0
            Worst cost_group: clk, WNS: -187853.5
            Path: In1[10] --> Out1[15]
 incr_delay              3604761  -187851 -101897655         0        0        0
            Worst cost_group: clk, WNS: -187851.9
            Path: In1[10] --> Out1[15]
 incr_delay              3604801  -187851 -101897366         0        0        0
            Worst cost_group: clk, WNS: -187851.1
            Path: In1[10] --> Out1[15]
 incr_delay              3605144  -187847 -101895991         0        0        0
            Worst cost_group: clk, WNS: -187847.7
            Path: In1[10] --> Out1[15]
 incr_delay              3605410  -187841 -101894007         0        0        0
            Worst cost_group: clk, WNS: -187841.8
            Path: In1[10] --> Out1[15]
 incr_delay              3605438  -187837 -101892554         0        0        0
            Worst cost_group: clk, WNS: -187837.8
            Path: In1[10] --> Out1[15]
 incr_delay              3605661  -187833 -101891530         0        0        0
            Worst cost_group: clk, WNS: -187833.4
            Path: In1[10] --> Out1[15]
 incr_delay              3606114  -187829 -101890438         0        0        0
            Worst cost_group: clk, WNS: -187829.5
            Path: In1[10] --> Out1[15]
 incr_delay              3606353  -187825 -101889007         0        0        0
            Worst cost_group: clk, WNS: -187825.4
            Path: In1[10] --> Out1[15]
 incr_delay              3606398  -187822 -101888172         0        0        0
            Worst cost_group: clk, WNS: -187822.6
            Path: In1[10] --> Out1[15]
 incr_delay              3606545  -187821 -101887660         0        0        0
            Worst cost_group: clk, WNS: -187821.9
            Path: In1[10] --> Out1[15]
 incr_delay              3606731  -187819 -101886040         0        0        0
            Worst cost_group: clk, WNS: -187819.5
            Path: In1[10] --> Out1[15]
 incr_delay              3606822  -187817 -101885024         0        0        0
            Worst cost_group: clk, WNS: -187817.7
            Path: In1[10] --> Out1[15]
 incr_delay              3606840  -187817 -101884803         0        0        0
            Worst cost_group: clk, WNS: -187817.2
            Path: In1[10] --> Out1[15]
 incr_delay              3607108  -187814 -101883144         0        0        0
            Worst cost_group: clk, WNS: -187814.8
            Path: In1[10] --> Out1[15]
 incr_delay              3607243  -187814 -101883073         0        0        0
            Worst cost_group: clk, WNS: -187814.7
            Path: In1[10] --> Out1[15]
 incr_delay              3607679  -187813 -101882152         0        0        0
            Worst cost_group: clk, WNS: -187813.4
            Path: In1[10] --> Out1[15]
 incr_delay              3607970  -187807 -101877601         0        0        0
            Worst cost_group: clk, WNS: -187807.1
            Path: In1[10] --> Out1[15]
 incr_delay              3608166  -187804 -101875599         0        0        0
            Worst cost_group: clk, WNS: -187804.3
            Path: In1[10] --> Out1[15]
 incr_delay              3608301  -187798 -101871209         0        0        0
            Worst cost_group: clk, WNS: -187798.2
            Path: In1[10] --> Out1[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz     97347  (     2382 /     2763 )  762.87
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st     78627  (        0 /        0 )  0.00
          plc_st     78627  (        0 /        0 )  0.00
        plc_star     78627  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st     78627  (        0 /        0 )  0.00
            fopt     78627  (        0 /        0 )  1.64
       crit_dnsz    212049  (     1245 /     2154 )  774.60
             dup     79624  (       40 /       46 )  38.13
            fopt     84477  (      535 /     1368 )  488.62
        setup_dn     78686  (        0 /        0 )  0.08
         buf2inv     78686  (        0 /        0 )  0.19
             exp       583  (       61 /      225 )  91.02
       gate_deco     95393  (       72 /      140 )  941.95
       gcomp_tim     86833  (      129 /      309 )  261.88
  inv_pair_2_buf    101268  (        0 /        0 )  0.82

 init_drc                3608301  -187798 -101871209         0        0        0
            Worst cost_group: clk, WNS: -187798.2
            Path: In1[10] --> Out1[15]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area               3608301  -187798 -101871209         0        0        0
            Worst cost_group: clk, WNS: -187798.2
            Path: In1[10] --> Out1[15]
 rem_buf                 3596405  -187798 -101871016         0        0        0
            Worst cost_group: clk, WNS: -187798.1
            Path: In1[10] --> Out1[15]
 merge_bi                3590857  -187797 -101870839         0        0        0
            Worst cost_group: clk, WNS: -187797.9
            Path: In1[10] --> Out1[15]
 io_phase                3584432  -187797 -101869326         0        0        0
            Worst cost_group: clk, WNS: -187797.1
            Path: In1[10] --> Out1[15]
 gate_comp               3569839  -187796 -101868528         0        0        0
            Worst cost_group: clk, WNS: -187796.8
            Path: In1[10] --> Out1[15]
