{
  "Name": "main",
  "Doc": "Three irqs are explicitly cleared, so they can be put into register with a data\nthat is read only. However, irqs must not be placed in the same register.",
  "IsArray": false,
  "Count": 1,
  "Align": 0,
  "Masters": 1,
  "Reset": "",
  "Width": 32,
  "Sizes": {
    "BlockAligned": 4,
    "Compact": 4,
    "Own": 4
  },
  "AddrSpace": {
    "Start": 0,
    "End": 3
  },
  "Consts": {
    "Bools": null,
    "BoolLists": null,
    "Floats": null,
    "Ints": null,
    "IntLists": null,
    "Strings": null
  },
  "Blackboxes": null,
  "Configs": null,
  "Groups": null,
  "Irqs": [
    {
      "Name": "i1",
      "Doc": "",
      "IsArray": false,
      "Count": 1,
      "AddEnable": false,
      "Clear": "Explicit",
      "EnableInitValue": "",
      "EnableResetValue": "",
      "InTrigger": "Level",
      "OutTrigger": "Level",
      "Access": {
        "Type": "SingleOneReg",
        "RegCount": 1,
        "RegWidth": 32,
        "ItemCount": 1,
        "ItemWidth": 1,
        "StartAddr": 1,
        "EndAddr": 1,
        "StartBit": 30,
        "EndBit": 30,
        "StartRegWidth": 1,
        "EndRegWidth": 1
      },
      "EnableAccess": {
        "Type": "",
        "RegCount": 0,
        "RegWidth": 0,
        "ItemCount": 0,
        "ItemWidth": 0,
        "StartAddr": 0,
        "EndAddr": 0,
        "StartBit": 0,
        "EndBit": 0,
        "StartRegWidth": 0,
        "EndRegWidth": 0
      },
      "ClearAddr": 1
    },
    {
      "Name": "i2",
      "Doc": "",
      "IsArray": false,
      "Count": 1,
      "AddEnable": false,
      "Clear": "Explicit",
      "EnableInitValue": "",
      "EnableResetValue": "",
      "InTrigger": "Level",
      "OutTrigger": "Level",
      "Access": {
        "Type": "SingleOneReg",
        "RegCount": 1,
        "RegWidth": 32,
        "ItemCount": 1,
        "ItemWidth": 1,
        "StartAddr": 2,
        "EndAddr": 2,
        "StartBit": 0,
        "EndBit": 0,
        "StartRegWidth": 1,
        "EndRegWidth": 1
      },
      "EnableAccess": {
        "Type": "",
        "RegCount": 0,
        "RegWidth": 0,
        "ItemCount": 0,
        "ItemWidth": 0,
        "StartAddr": 0,
        "EndAddr": 0,
        "StartBit": 0,
        "EndBit": 0,
        "StartRegWidth": 0,
        "EndRegWidth": 0
      },
      "ClearAddr": 2
    },
    {
      "Name": "i3",
      "Doc": "",
      "IsArray": false,
      "Count": 1,
      "AddEnable": false,
      "Clear": "Explicit",
      "EnableInitValue": "",
      "EnableResetValue": "",
      "InTrigger": "Level",
      "OutTrigger": "Level",
      "Access": {
        "Type": "SingleOneReg",
        "RegCount": 1,
        "RegWidth": 32,
        "ItemCount": 1,
        "ItemWidth": 1,
        "StartAddr": 3,
        "EndAddr": 3,
        "StartBit": 0,
        "EndBit": 0,
        "StartRegWidth": 1,
        "EndRegWidth": 1
      },
      "EnableAccess": {
        "Type": "",
        "RegCount": 0,
        "RegWidth": 0,
        "ItemCount": 0,
        "ItemWidth": 0,
        "StartAddr": 0,
        "EndAddr": 0,
        "StartBit": 0,
        "EndBit": 0,
        "StartRegWidth": 0,
        "EndRegWidth": 0
      },
      "ClearAddr": 3
    }
  ],
  "Masks": null,
  "Procs": null,
  "Statics": [
    {
      "Name": "ID",
      "Doc": "Bus identifier.",
      "IsArray": false,
      "Count": 1,
      "InitValue": "x\"c8a708d1\"",
      "ReadValue": "",
      "ResetValue": "",
      "Width": 32,
      "Access": {
        "Type": "SingleOneReg",
        "RegCount": 1,
        "RegWidth": 32,
        "ItemCount": 1,
        "ItemWidth": 32,
        "StartAddr": 0,
        "EndAddr": 0,
        "StartBit": 0,
        "EndBit": 31,
        "StartRegWidth": 32,
        "EndRegWidth": 32
      }
    }
  ],
  "Statuses": [
    {
      "Name": "s",
      "Doc": "",
      "IsArray": false,
      "Count": 1,
      "Atomic": true,
      "ReadValue": "",
      "Width": 30,
      "Access": {
        "Type": "SingleOneReg",
        "RegCount": 1,
        "RegWidth": 32,
        "ItemCount": 1,
        "ItemWidth": 30,
        "StartAddr": 1,
        "EndAddr": 1,
        "StartBit": 0,
        "EndBit": 29,
        "StartRegWidth": 30,
        "EndRegWidth": 30
      }
    }
  ],
  "Streams": null,
  "Subblocks": null
}