$date
	Tue Dec  3 23:38:21 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cache_tb $end
$var wire 32 ! data_in [31:0] $end
$var wire 1 " hitmiss $end
$var wire 32 # data_out [31:0] $end
$var reg 35 $ addr [34:0] $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$var reg 1 ' valid $end
$var reg 1 ( write $end
$scope module c0 $end
$var wire 35 ) addr [34:0] $end
$var wire 1 % clk $end
$var wire 32 * data_in [31:0] $end
$var wire 1 " hitmiss $end
$var wire 1 & rst $end
$var wire 1 ' valid $end
$var wire 1 ( write $end
$var reg 32 + data_out [31:0] $end
$var reg 24 , tag_rd [23:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
bx +
bz *
b11111111111111111111111100000000000 )
0(
0'
1&
1%
b11111111111111111111111100000000000 $
bx #
0"
bz !
$end
#10000
0%
#20000
b111111111111111111111111 ,
1%
0&
#30000
0%
#40000
1%
#50000
0%
#60000
1%
#70000
0%
#80000
1%
#90000
0%
#100000
1%
#110000
0%
#120000
b0 #
b0 +
1"
1%
1'
#130000
0%
#140000
1%
#150000
0%
#160000
1%
#170000
0%
#180000
1%
#190000
0%
#200000
1%
#210000
0%
#220000
0"
b1 #
b1 +
b100010001000100010001 ,
1%
b11111111111111111111111100000001001 $
b11111111111111111111111100000001001 )
#230000
0%
#240000
1%
#250000
0%
#260000
1%
#270000
0%
#280000
1%
#290000
0%
#300000
1%
#310000
0%
#320000
1%
