
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-zhang-21.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed Sep 13 10:13:32 EDT 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_int8_pack_dataflow_sa_vitis3.prj'
Sourcing Tcl script 'run_2019.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_int8_pack_dataflow_sa_vitis3.prj/out.prj'.
INFO: [HLS 200-10] Opening and resetting solution '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_int8_pack_dataflow_sa_vitis3.prj/out.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Adding design file 'gemm_systolic_array.cpp' to the project
INFO: [HLS 200-10] Adding design file 'systolic_array.cpp' to the project
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_int8_pack_dataflow_sa_vitis3.prj/out.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:258:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:259:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:259:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:260:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:566:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:569:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:569:30
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:569:36
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:573:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:573:30
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:573:36
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:589:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:592:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:592:30
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:592:36
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:595:31
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:595:38
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:595:45
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:598:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:598:35
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:598:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:604:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:604:32
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:610:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:613:28
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:613:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:613:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:616:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:619:30
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:619:37
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:619:44
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:625:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: kernel.cpp:625:32
WARNING: [HLS 200-471] Dataflow form checks found 33 issue(s) in file kernel.cpp
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:48:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:58:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:66:2
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: systolic_array.cpp:36:51
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:99:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:109:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:117:2
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: systolic_array.cpp:87:51
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:150:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:160:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:168:2
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: systolic_array.cpp:138:51
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:201:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:211:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:219:2
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: systolic_array.cpp:189:51
WARNING: [HLS 200-471] Dataflow form checks found 16 issue(s) in file systolic_array.cpp
INFO: [HLS 200-10] Analyzing design file 'gemm_systolic_array.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:36:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:36:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:36:57
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:40:4
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:90:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:90:40
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:90:56
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:79:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:93:4
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:139:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:139:40
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:139:56
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:128:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:142:4
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:188:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:188:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:188:57
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:177:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:192:4
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:243:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:243:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:243:57
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:232:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:247:4
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:298:26
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:298:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:298:58
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:287:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:302:4
WARNING: [HLS 200-471] Dataflow form checks found 30 issue(s) in file gemm_systolic_array.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::write(io_pack_int const&)' into 'input_loader_kv' (kernel.cpp:28:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::write(io_pack_int const&)' into 'input_loader_kv' (kernel.cpp:29:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::read(io_pack_int&)' into 'hls::stream<io_pack_int, 0>::read()' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:97:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read(signed char&)' into 'hls::stream<signed char, 0>::read()' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:97:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'PE_8_4_pack' (systolic_array.cpp:10:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'PE_8_4_pack' (systolic_array.cpp:16:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'PE_8_4_pack' (systolic_array.cpp:15:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'PE_8_4_pack' (systolic_array.cpp:11:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'systolic_array_k_768' (systolic_array.cpp:37:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<48>, 0>::write(ap_int<48> const&)' into 'systolic_array_k_768' (systolic_array.cpp:79:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_768' (systolic_array.cpp:72:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_768' (systolic_array.cpp:69:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'systolic_array_k_768' (systolic_array.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'systolic_array_k_768' (systolic_array.cpp:54:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_768' (systolic_array.cpp:54:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'systolic_array_k_768' (systolic_array.cpp:51:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_768' (systolic_array.cpp:51:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<48>, 0>::read(ap_int<48>&)' into 'hls::stream<ap_int<48>, 0>::read()' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:97:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::write(io_pack_int const&)' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:52:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::write(io_pack_int const&)' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:51:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:12:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<48>, 0>::stream()' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:16:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<48>, 0>::read()' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:43:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::read()' into 'Linear_layer_k' (kernel.cpp:47:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::read()' into 'K_writer' (kernel.cpp:88:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::read()' into 'Linear_layer_v' (kernel.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::read()' into 'V_writer' (kernel.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::stream()' into 'Bert_layer_dataflow_region_1' (kernel.cpp:562:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::stream()' into 'Bert_layer_dataflow_region_1' (kernel.cpp:564:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::stream()' into 'Bert_layer_dataflow_region_1' (kernel.cpp:567:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::stream()' into 'Bert_layer_dataflow_region_1' (kernel.cpp:571:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'input_loader_q_res0' (kernel.cpp:126:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::write(io_pack_int const&)' into 'input_loader_q_res0' (kernel.cpp:127:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::read()' into 'Linear_layer_q' (kernel.cpp:145:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'PE_8_8' (systolic_array.cpp:26:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'PE_8_8' (systolic_array.cpp:30:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'PE_8_8' (systolic_array.cpp:29:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'PE_8_8' (systolic_array.cpp:27:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'systolic_array_k_64' (systolic_array.cpp:139:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<24>, 0>::write(ap_int<24> const&)' into 'systolic_array_k_64' (systolic_array.cpp:181:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_64' (systolic_array.cpp:174:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_64' (systolic_array.cpp:171:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'systolic_array_k_64' (systolic_array.cpp:140:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'systolic_array_k_64' (systolic_array.cpp:156:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_64' (systolic_array.cpp:156:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'systolic_array_k_64' (systolic_array.cpp:153:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_64' (systolic_array.cpp:153:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<24>, 0>::read(ap_int<24>&)' into 'hls::stream<ap_int<24>, 0>::read()' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:97:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:100:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<24>, 0>::read()' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:96:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:86:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:83:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<24>, 0>::stream()' into 'gemm_systolic_array_attn' (gemm_systolic_array.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::read()' into 'Attention_layer' (kernel.cpp:171:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::read(io_pack_float&)' into 'hls::stream<io_pack_float, 0>::read()' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:97:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::read()' into 'Softmax_layer' (kernel.cpp:195:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::write(io_pack_int const&)' into 'Softmax_layer' (kernel.cpp:212:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'systolic_array_k_16' (systolic_array.cpp:190:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<24>, 0>::write(ap_int<24> const&)' into 'systolic_array_k_16' (systolic_array.cpp:232:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_16' (systolic_array.cpp:225:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_16' (systolic_array.cpp:222:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'systolic_array_k_16' (systolic_array.cpp:191:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'systolic_array_k_16' (systolic_array.cpp:207:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_16' (systolic_array.cpp:207:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'systolic_array_k_16' (systolic_array.cpp:204:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_16' (systolic_array.cpp:204:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:114:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::write(io_pack_int const&)' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:149:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<24>, 0>::read()' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:145:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<24>, 0>::stream()' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:119:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:135:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:132:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::read()' into 'Context_layer' (kernel.cpp:231:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::stream()' into 'Self_attention' (kernel.cpp:251:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::stream()' into 'Self_attention' (kernel.cpp:253:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:163:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:204:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:203:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<48>, 0>::read()' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:195:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:164:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:184:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:181:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<48>, 0>::stream()' into 'gemm_systolic_array_ds0' (gemm_systolic_array.cpp:168:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::read()' into 'Linear_layer_ds0' (kernel.cpp:277:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::read()' into 'Res_layer0' (kernel.cpp:299:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'Res_layer0' (kernel.cpp:304:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::read()' into 'Res_layer0' (kernel.cpp:300:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::read()' into 'Layer_norm0' (kernel.cpp:325:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'Layer_norm0' (kernel.cpp:347:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::read()' into 'input_loader_ds1_res1' (kernel.cpp:363:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::write(io_pack_int const&)' into 'input_loader_ds1_res1' (kernel.cpp:369:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'input_loader_ds1_res1' (kernel.cpp:364:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:218:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:259:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:258:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<48>, 0>::read()' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:250:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:219:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:239:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:236:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<48>, 0>::stream()' into 'gemm_systolic_array_ds1' (gemm_systolic_array.cpp:223:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::read()' into 'Linear_layer_ds1' (kernel.cpp:387:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::read()' into 'Gelu_layer' (kernel.cpp:407:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::write(io_pack_int const&)' into 'Gelu_layer' (kernel.cpp:423:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'systolic_array_k_3072' (systolic_array.cpp:88:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<48>, 0>::write(ap_int<48> const&)' into 'systolic_array_k_3072' (systolic_array.cpp:130:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_3072' (systolic_array.cpp:123:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_3072' (systolic_array.cpp:120:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'systolic_array_k_3072' (systolic_array.cpp:89:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'systolic_array_k_3072' (systolic_array.cpp:105:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_3072' (systolic_array.cpp:105:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'systolic_array_k_3072' (systolic_array.cpp:102:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::read()' into 'systolic_array_k_3072' (systolic_array.cpp:102:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:273:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:314:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:313:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<48>, 0>::read()' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:305:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::stream()' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:274:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:294:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<signed char, 0>::write(signed char const&)' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:291:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<48>, 0>::stream()' into 'gemm_systolic_array_ds2' (gemm_systolic_array.cpp:278:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::read()' into 'Linear_layer_ds2' (kernel.cpp:440:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::read()' into 'Res_layer1' (kernel.cpp:461:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'Res_layer1' (kernel.cpp:466:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::read()' into 'Res_layer1' (kernel.cpp:462:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::read()' into 'Layer_norm1' (kernel.cpp:487:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::write(io_pack_float const&)' into 'Layer_norm1' (kernel.cpp:509:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::read()' into 'output_writer' (kernel.cpp:520:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:585:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:587:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:590:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:623:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:593:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:620:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:596:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:617:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:599:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:614:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:602:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:611:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_float, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:606:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<io_pack_int, 0>::stream()' into 'Bert_layer_dataflow_region_2' (kernel.cpp:608:27)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::fp_struct(float)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13:17)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::__signbit() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59:8)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::__signbit() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:47:20)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::expv() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18:79)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::mantissa() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15:57)
INFO: [HLS 214-131] Inlining function 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' into '__hls_fptosi_float_i8' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:49:52)
INFO: [HLS 214-131] Inlining function '__hls_fptosi_float_i8' into 'input_loader_kv' (kernel.cpp:25:26)
INFO: [HLS 214-131] Inlining function '__hls_fptosi_float_i8' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:46:21)
INFO: [HLS 214-131] Inlining function '__hls_fptosi_float_i8' into 'gemm_systolic_array_qkv' (gemm_systolic_array.cpp:47:21)
INFO: [HLS 214-131] Inlining function '__hls_fptosi_float_i8' into 'input_loader_q_res0' (kernel.cpp:123:29)
INFO: [HLS 214-131] Inlining function 'std::exp(float)' into 'Softmax_layer' (kernel.cpp:198:19)
INFO: [HLS 214-131] Inlining function '__hls_fptosi_float_i8' into 'Softmax_layer' (kernel.cpp:209:20)
INFO: [HLS 214-131] Inlining function '__hls_fptosi_float_i8' into 'gemm_systolic_array_cont' (gemm_systolic_array.cpp:146:20)
INFO: [HLS 214-131] Inlining function '__hls_fptosi_float_i8' into 'input_loader_ds1_res1' (kernel.cpp:366:26)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:17:21)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:17:21)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513:17)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:527:16)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:225:4)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:237:4)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:235:4)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:233:4)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:231:4)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:229:4)
INFO: [HLS 214-131] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:227:4)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:324:15)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:325:15)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:334:20)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:335:20)
INFO: [HLS 214-131] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373:10)
INFO: [HLS 214-131] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:375:10)
INFO: [HLS 214-131] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:376:10)
INFO: [HLS 214-131] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:384:10)
INFO: [HLS 214-131] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:441:14)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:349:17)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:370:16)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12:16)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14:13)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12:23)
INFO: [HLS 214-131] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13:10)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:15:14)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:189:15)
INFO: [HLS 214-131] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:209:10)
INFO: [HLS 214-131] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:210:10)
INFO: [HLS 214-131] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:237:20)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:8:22)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:61:18)
INFO: [HLS 214-131] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:90:16)
INFO: [HLS 214-131] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:62:17)
INFO: [HLS 214-131] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:68:13)
INFO: [HLS 214-131] Inlining function 'tanhf' into 'std::tanh(float)' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:525:12)
INFO: [HLS 214-131] Inlining function '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' into 'Gelu_layer' (kernel.cpp:411:20)
INFO: [HLS 214-131] Inlining function 'std::tanh(float)' into 'Gelu_layer' (kernel.cpp:415:20)
INFO: [HLS 214-131] Inlining function '__hls_fptosi_float_i8' into 'Gelu_layer' (kernel.cpp:420:21)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:25:26)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:49:23)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:73:23)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:121:27)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:147:23)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:173:23)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:199:19)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:208:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:233:23)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:279:23)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:328:21)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:337:12)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:337:12)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:338:16)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:338:14)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:344:21)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:345:41)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:345:54)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:389:23)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:442:23)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:490:21)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:499:12)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:499:12)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:500:16)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:500:14)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:506:21)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:507:41)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:507:54)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:522:18)
WARNING: [HLS 214-167] The program may have out of bound array access (kernel.cpp:666:12)
WARNING: [HLS 200-651] Found issues in source files:
warning: kernel.cpp:25:26: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: kernel.cpp:49:23: The program may have out of bound array access
warning: kernel.cpp:73:23: The program may have out of bound array access
warning: kernel.cpp:121:27: The program may have out of bound array access
warning: kernel.cpp:147:23: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: kernel.cpp:173:23: The program may have out of bound array access
warning: kernel.cpp:199:19: The program may have out of bound array access
warning: kernel.cpp:208:19: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: kernel.cpp:233:23: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: kernel.cpp:279:23: The program may have out of bound array access
warning: kernel.cpp:328:21: The program may have out of bound array access
warning: kernel.cpp:337:12: The program may have out of bound array access
warning: kernel.cpp:337:12: The program may have out of bound array access
warning: kernel.cpp:338:16: The program may have out of bound array access
warning: kernel.cpp:338:14: The program may have out of bound array access
warning: kernel.cpp:344:21: The program may have out of bound array access
warning: kernel.cpp:345:41: The program may have out of bound array access
warning: kernel.cpp:345:54: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: kernel.cpp:389:23: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108:9: The program may have out of bound array access
warning: kernel.cpp:442:23: The program may have out of bound array access
warning: kernel.cpp:490:21: The program may have out of bound array access
warning: kernel.cpp:499:12: The program may have out of bound array access
warning: kernel.cpp:499:12: The program may have out of bound array access
warning: kernel.cpp:500:16: The program may have out of bound array access
warning: kernel.cpp:500:14: The program may have out of bound array access
warning: kernel.cpp:506:21: The program may have out of bound array access
warning: kernel.cpp:507:41: The program may have out of bound array access
warning: kernel.cpp:507:54: The program may have out of bound array access
warning: kernel.cpp:522:18: The program may have out of bound array access
warning: kernel.cpp:666:12: The program may have out of bound array access

INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:51 ; elapsed = 00:04:18 . Memory (MB): peak = 1020.734 ; gain = 527.117 ; free physical = 242364 ; free virtual = 331750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:51 ; elapsed = 00:04:18 . Memory (MB): peak = 1020.734 ; gain = 527.117 ; free physical = 242362 ; free virtual = 331748
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:20) in function 'gemm_systolic_array_qkv.1': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:20) in function 'gemm_systolic_array_qkv.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:172) in function 'gemm_systolic_array_ds0.1': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:172) in function 'gemm_systolic_array_ds0.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:227) in function 'gemm_systolic_array_ds1.1': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:227) in function 'gemm_systolic_array_ds1.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:282) in function 'gemm_systolic_array_ds2.1': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:282) in function 'gemm_systolic_array_ds2.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:74) in function 'gemm_systolic_array_attn.1': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (gemm_systolic_array.cpp:75) in function 'gemm_systolic_array_attn.1': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:74) in function 'gemm_systolic_array_attn.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (gemm_systolic_array.cpp:75) in function 'gemm_systolic_array_attn.1' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:123) in function 'gemm_systolic_array_cont.1': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:123) in function 'gemm_systolic_array_cont.1' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:11:51 ; elapsed = 00:12:19 . Memory (MB): peak = 1660.734 ; gain = 1167.117 ; free physical = 241400 ; free virtual = 330887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'input_loader_kv.1' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'input_loader_q_res0.1' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'Softmax_layer.1' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'input_loader_ds1_res1.1' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'Gelu_layer.1' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:19:52 ; elapsed = 00:20:24 . Memory (MB): peak = 1670.184 ; gain = 1176.566 ; free physical = 240474 ; free virtual = 330381
INFO: [XFORM 203-510] Pipelining loop 'l_write_outp_j' (kernel.cpp:674) in function 'Bert_layer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_loader_j' (kernel.cpp:361) in function 'input_loader_ds1_res1.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_exp_sum_j6' (kernel.cpp:193) in function 'Softmax_layer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j7' (kernel.cpp:205) in function 'Softmax_layer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j13' (kernel.cpp:459) in function 'Res_layer1.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j13' (kernel.cpp:297) in function 'Res_layer0.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j1' (kernel.cpp:69) in function 'Linear_layer_v.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j1' (kernel.cpp:143) in function 'Linear_layer_q.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j1' (kernel.cpp:45) in function 'Linear_layer_k.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j1' (kernel.cpp:438) in function 'Linear_layer_ds2.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j1' (kernel.cpp:385) in function 'Linear_layer_ds1.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j1' (kernel.cpp:275) in function 'Linear_layer_ds0.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_mean_var_j14' (kernel.cpp:479) in function 'Layer_norm1.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j16' (kernel.cpp:503) in function 'Layer_norm1.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_mean_var_j14' (kernel.cpp:317) in function 'Layer_norm0.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j16' (kernel.cpp:341) in function 'Layer_norm0.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j20' (kernel.cpp:405) in function 'Gelu_layer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j' (kernel.cpp:518) in function 'output_writer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_AB' (gemm_systolic_array.cpp:288) in function 'gemm_systolic_array_ds2.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_bias_scale_j' (gemm_systolic_array.cpp:302) in function 'gemm_systolic_array_ds2.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_load' (systolic_array.cpp:99) in function 'systolic_array_k_3072' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_AB' (systolic_array.cpp:117) in function 'systolic_array_k_3072' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_C' (systolic_array.cpp:127) in function 'systolic_array_k_3072' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_AB' (gemm_systolic_array.cpp:233) in function 'gemm_systolic_array_ds1.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_bias_scale_j' (gemm_systolic_array.cpp:247) in function 'gemm_systolic_array_ds1.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_AB' (gemm_systolic_array.cpp:178) in function 'gemm_systolic_array_ds0.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_bias_scale_j' (gemm_systolic_array.cpp:192) in function 'gemm_systolic_array_ds0.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_load' (systolic_array.cpp:201) in function 'systolic_array_k_16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_AB' (systolic_array.cpp:219) in function 'systolic_array_k_16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_C' (systolic_array.cpp:229) in function 'systolic_array_k_16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_load' (systolic_array.cpp:150) in function 'systolic_array_k_64' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_AB' (systolic_array.cpp:168) in function 'systolic_array_k_64' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_C' (systolic_array.cpp:178) in function 'systolic_array_k_64' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_load_j' (kernel.cpp:118) in function 'input_loader_q_res0.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_write_j' (kernel.cpp:101) in function 'V_writer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_write_j' (kernel.cpp:86) in function 'K_writer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_AB' (gemm_systolic_array.cpp:26) in function 'gemm_systolic_array_qkv.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_bias_scale_j' (gemm_systolic_array.cpp:40) in function 'gemm_systolic_array_qkv.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_load' (systolic_array.cpp:48) in function 'systolic_array_k_768' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_AB' (systolic_array.cpp:66) in function 'systolic_array_k_768' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain_C' (systolic_array.cpp:76) in function 'systolic_array_k_768' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_load_j' (kernel.cpp:22) in function 'input_loader_kv.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j1' (kernel.cpp:229) in function 'Context_layer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_AB' (gemm_systolic_array.cpp:129) in function 'gemm_systolic_array_cont.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_bias_scale_j' (gemm_systolic_array.cpp:142) in function 'gemm_systolic_array_cont.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j1' (kernel.cpp:169) in function 'Attention_layer.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_block_AB' (gemm_systolic_array.cpp:80) in function 'gemm_systolic_array_attn.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_bias_scale_j' (gemm_systolic_array.cpp:93) in function 'gemm_systolic_array_attn.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_loader_i' (kernel.cpp:365) in function 'input_loader_ds1_res1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_exp_sum_i6' (kernel.cpp:196) in function 'Softmax_layer.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_update_i7' (kernel.cpp:207) in function 'Softmax_layer.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_i13' (kernel.cpp:463) in function 'Res_layer1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_i13' (kernel.cpp:301) in function 'Res_layer0.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:72) in function 'Linear_layer_v.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:146) in function 'Linear_layer_q.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:48) in function 'Linear_layer_k.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:441) in function 'Linear_layer_ds2.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:388) in function 'Linear_layer_ds1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:278) in function 'Linear_layer_ds0.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_mean_var_i14' (kernel.cpp:479) in function 'Layer_norm1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_mean_var_i15' (kernel.cpp:479) in function 'Layer_norm1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_mean_var_i16' (kernel.cpp:505) in function 'Layer_norm1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_mean_var_i14' (kernel.cpp:317) in function 'Layer_norm0.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_mean_var_i15' (kernel.cpp:317) in function 'Layer_norm0.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_mean_var_i16' (kernel.cpp:343) in function 'Layer_norm0.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_i20' (kernel.cpp:408) in function 'Gelu_layer.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_scale_outp_i' (kernel.cpp:521) in function 'output_writer.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (gemm_systolic_array.cpp:290) in function 'gemm_systolic_array_ds2.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (gemm_systolic_array.cpp:293) in function 'gemm_systolic_array_ds2.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_bias_scale_i' (gemm_systolic_array.cpp:304) in function 'gemm_systolic_array_ds2.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systolic_array.cpp:101) in function 'systolic_array_k_3072' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systolic_array.cpp:104) in function 'systolic_array_k_3072' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'systolic_array' (systolic_array.cpp:109) in function 'systolic_array_k_3072' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (systolic_array.cpp:111) in function 'systolic_array_k_3072' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (systolic_array.cpp:119) in function 'systolic_array_k_3072' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (systolic_array.cpp:122) in function 'systolic_array_k_3072' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (systolic_array.cpp:129) in function 'systolic_array_k_3072' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (gemm_systolic_array.cpp:235) in function 'gemm_systolic_array_ds1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (gemm_systolic_array.cpp:238) in function 'gemm_systolic_array_ds1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_bias_scale_i' (gemm_systolic_array.cpp:249) in function 'gemm_systolic_array_ds1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (gemm_systolic_array.cpp:180) in function 'gemm_systolic_array_ds0.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (gemm_systolic_array.cpp:183) in function 'gemm_systolic_array_ds0.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_bias_scale_i' (gemm_systolic_array.cpp:194) in function 'gemm_systolic_array_ds0.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systolic_array.cpp:203) in function 'systolic_array_k_16' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systolic_array.cpp:206) in function 'systolic_array_k_16' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'systolic_array' (systolic_array.cpp:211) in function 'systolic_array_k_16' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (systolic_array.cpp:213) in function 'systolic_array_k_16' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (systolic_array.cpp:221) in function 'systolic_array_k_16' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (systolic_array.cpp:224) in function 'systolic_array_k_16' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (systolic_array.cpp:231) in function 'systolic_array_k_16' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systolic_array.cpp:152) in function 'systolic_array_k_64' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systolic_array.cpp:155) in function 'systolic_array_k_64' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'systolic_array' (systolic_array.cpp:160) in function 'systolic_array_k_64' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (systolic_array.cpp:162) in function 'systolic_array_k_64' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (systolic_array.cpp:170) in function 'systolic_array_k_64' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (systolic_array.cpp:173) in function 'systolic_array_k_64' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (systolic_array.cpp:180) in function 'systolic_array_k_64' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_load_i' (kernel.cpp:120) in function 'input_loader_q_res0.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_write_i' (kernel.cpp:104) in function 'V_writer.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_write_i' (kernel.cpp:89) in function 'K_writer.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (gemm_systolic_array.cpp:28) in function 'gemm_systolic_array_qkv.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (gemm_systolic_array.cpp:31) in function 'gemm_systolic_array_qkv.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_bias_scale_i' (gemm_systolic_array.cpp:42) in function 'gemm_systolic_array_qkv.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systolic_array.cpp:50) in function 'systolic_array_k_768' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systolic_array.cpp:53) in function 'systolic_array_k_768' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'systolic_array' (systolic_array.cpp:58) in function 'systolic_array_k_768' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (systolic_array.cpp:60) in function 'systolic_array_k_768' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (systolic_array.cpp:68) in function 'systolic_array_k_768' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (systolic_array.cpp:71) in function 'systolic_array_k_768' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (systolic_array.cpp:78) in function 'systolic_array_k_768' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_load_i' (kernel.cpp:24) in function 'input_loader_kv.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:232) in function 'Context_layer.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (gemm_systolic_array.cpp:131) in function 'gemm_systolic_array_cont.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (gemm_systolic_array.cpp:134) in function 'gemm_systolic_array_cont.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_bias_scale_i' (gemm_systolic_array.cpp:144) in function 'gemm_systolic_array_cont.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:172) in function 'Attention_layer.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (gemm_systolic_array.cpp:82) in function 'gemm_systolic_array_attn.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (gemm_systolic_array.cpp:85) in function 'gemm_systolic_array_attn.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'l_bias_scale_i' (gemm_systolic_array.cpp:95) in function 'gemm_systolic_array_attn.1' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'data_pack.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack_0.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack_1.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack_res.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack_q.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack_0.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack_1.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack_direct' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack_shortcut' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack_ds.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack_0.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack_1.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack_0.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack_1.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack_direct' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack_shortcut' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'inp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack.data' automatically.
INFO: [XFORM 203-102] Partitioning array 'outp_data_pack' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf20' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf19' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf18' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_C_drainer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_fifo.V' (systolic_array.cpp:88) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_fifo.V' (systolic_array.cpp:89) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_C_drainer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_C_drainer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_fifo.V' (systolic_array.cpp:190) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_fifo.V' (systolic_array.cpp:191) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_C_drainer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_fifo.V' (systolic_array.cpp:139) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_fifo.V' (systolic_array.cpp:140) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_C_drainer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_C_drainer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_fifo.V' (systolic_array.cpp:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_fifo.V' (systolic_array.cpp:38) .
INFO: [XFORM 203-101] Partitioning array 'inp_sumRow' (kernel.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf' (kernel.cpp:186) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inp_buf' (kernel.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inp_buf' (kernel.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inp_buf' (kernel.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inp_buf' (kernel.cpp:434) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inp_buf' (kernel.cpp:381) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inp_buf' (kernel.cpp:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf' (kernel.cpp:476) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf' (kernel.cpp:314) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf1' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'buf3' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'buf5' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'buf7' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'buf9' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'buf11' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'inp' (kernel.cpp:635) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outp' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'K.data' (kernel.cpp:655) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V.data' (kernel.cpp:659) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inp_buf' (kernel.cpp:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inp_buf' (kernel.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C_drainer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo.V' (systolic_array.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo.V' (systolic_array.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C_drainer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C_drainer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo.V' (systolic_array.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo.V' (systolic_array.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C_drainer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo.V' (systolic_array.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo.V' (systolic_array.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C_drainer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C_drainer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo.V' (systolic_array.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo.V' (systolic_array.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:94) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:196) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:145) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'C.V' (systolic_array.cpp:43) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo.V' (systolic_array.cpp:88) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo.V' (systolic_array.cpp:89) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo.V' (systolic_array.cpp:190) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo.V' (systolic_array.cpp:191) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo.V' (systolic_array.cpp:139) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo.V' (systolic_array.cpp:140) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo.V' (systolic_array.cpp:37) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo.V' (systolic_array.cpp:38) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:48) to a process function for dataflow in function 'systolic_array_k_768'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:66) to a process function for dataflow in function 'systolic_array_k_768'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:76) to a process function for dataflow in function 'systolic_array_k_768'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:150) to a process function for dataflow in function 'systolic_array_k_64'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:168) to a process function for dataflow in function 'systolic_array_k_64'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:178) to a process function for dataflow in function 'systolic_array_k_64'.
INFO: [XFORM 203-721] Changing loop 'Loop_init_block_AB_proc' (gemm_systolic_array.cpp:80) to a process function for dataflow in function 'gemm_systolic_array_attn.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_bias_scale_j_proc' (gemm_systolic_array.cpp:93) to a process function for dataflow in function 'gemm_systolic_array_attn.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:201) to a process function for dataflow in function 'systolic_array_k_16'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:219) to a process function for dataflow in function 'systolic_array_k_16'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:229) to a process function for dataflow in function 'systolic_array_k_16'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:99) to a process function for dataflow in function 'systolic_array_k_3072'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:117) to a process function for dataflow in function 'systolic_array_k_3072'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:127) to a process function for dataflow in function 'systolic_array_k_3072'.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_B_loader.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_A_loader.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:26)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:21)  of function 'gemm_systolic_array_qkv.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:178)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (gemm_systolic_array.cpp:192)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:173)  of function 'gemm_systolic_array_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:233)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (gemm_systolic_array.cpp:247)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:228)  of function 'gemm_systolic_array_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:288)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (gemm_systolic_array.cpp:302)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:283)  of function 'gemm_systolic_array_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:129)  to a process function for dataflow in function 'gemm_systolic_array_cont.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (gemm_systolic_array.cpp:142)  to a process function for dataflow in function 'gemm_systolic_array_cont.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:124)  of function 'gemm_systolic_array_cont.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_multi_head (kernel.cpp:256)  of function 'Self_attention.1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'bias.V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'bias.V' has read operations in process function 'l_bias_scale_j_proc'.
INFO: [HLS 200-755] Binding port 0 of memory 'inp[0]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[1]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[2]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[3]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[4]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[5]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[6]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[7]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[8]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[9]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[10]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[11]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[12]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[13]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[14]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[15]' to function 'input_loader_kv.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K[0].data' to function 'K_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K[1].data' to function 'K_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K[2].data' to function 'K_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K[3].data' to function 'K_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K[4].data' to function 'K_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K[5].data' to function 'K_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K[6].data' to function 'K_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K[7].data' to function 'K_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K[8].data' to function 'K_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K[9].data' to function 'K_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K[10].data' to function 'K_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K[11].data' to function 'K_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'V[0].data' to function 'V_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'V[1].data' to function 'V_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'V[2].data' to function 'V_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'V[3].data' to function 'V_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'V[4].data' to function 'V_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'V[5].data' to function 'V_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'V[6].data' to function 'V_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'V[7].data' to function 'V_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'V[8].data' to function 'V_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'V[9].data' to function 'V_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'V[10].data' to function 'V_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'V[11].data' to function 'V_writer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'A'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A1'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A1' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A2'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A2' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A3'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A3' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A4'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A4' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A5'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A5' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A6'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A6' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A7'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A7' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A8'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A8' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A9'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A9' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A10'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A10' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A11'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A11' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A12'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A12' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A13'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A13' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A14'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A14' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A15'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'A15' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'B' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
INFO: [HLS 200-755] Binding port 0 of memory 'B'  to function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' 
WARNING: [XFORM 203-713] Reading dataflow channel 'B16'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'B16' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
INFO: [HLS 200-755] Binding port 0 of memory 'B16'  to function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' 
WARNING: [XFORM 203-713] Reading dataflow channel 'B17'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'B17' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
INFO: [HLS 200-755] Binding port 0 of memory 'B17'  to function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' 
WARNING: [XFORM 203-713] Reading dataflow channel 'B18'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'B18' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
INFO: [HLS 200-755] Binding port 0 of memory 'B18'  to function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' 
WARNING: [XFORM 203-713] Reading dataflow channel 'B19'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'B19' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
INFO: [HLS 200-755] Binding port 0 of memory 'B19'  to function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' 
WARNING: [XFORM 203-713] Reading dataflow channel 'B20'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'B20' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
INFO: [HLS 200-755] Binding port 0 of memory 'B20'  to function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' 
WARNING: [XFORM 203-713] Reading dataflow channel 'B21'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'B21' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
INFO: [HLS 200-755] Binding port 0 of memory 'B21'  to function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' 
WARNING: [XFORM 203-713] Reading dataflow channel 'B22'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'B22' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
INFO: [HLS 200-755] Binding port 0 of memory 'B22'  to function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' 
WARNING: [XFORM 203-713] Reading dataflow channel 'B23'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'B23' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
INFO: [HLS 200-755] Binding port 0 of memory 'B23'  to function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' 
WARNING: [XFORM 203-713] Reading dataflow channel 'B24'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'B24' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
INFO: [HLS 200-755] Binding port 0 of memory 'B24'  to function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' 
WARNING: [XFORM 203-713] Reading dataflow channel 'B25'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'B25' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
INFO: [HLS 200-755] Binding port 0 of memory 'B25'  to function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' 
WARNING: [XFORM 203-713] Reading dataflow channel 'B26'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'B26' has read operations in process function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'.
INFO: [HLS 200-755] Binding port 0 of memory 'B26'  to function 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' 
INFO: [HLS 200-755] Binding port 0 of memory 'B'  to function 'init_block_AB_proc1272' 
INFO: [HLS 200-755] Binding port 0 of memory 'B16'  to function 'init_block_AB_proc1272' 
INFO: [HLS 200-755] Binding port 0 of memory 'B17'  to function 'init_block_AB_proc1272' 
INFO: [HLS 200-755] Binding port 0 of memory 'B18'  to function 'init_block_AB_proc1272' 
INFO: [HLS 200-755] Binding port 0 of memory 'B19'  to function 'init_block_AB_proc1272' 
INFO: [HLS 200-755] Binding port 0 of memory 'B20'  to function 'init_block_AB_proc1272' 
INFO: [HLS 200-755] Binding port 0 of memory 'B21'  to function 'init_block_AB_proc1272' 
INFO: [HLS 200-755] Binding port 0 of memory 'B22'  to function 'init_block_AB_proc1272' 
INFO: [HLS 200-755] Binding port 0 of memory 'B23'  to function 'init_block_AB_proc1272' 
INFO: [HLS 200-755] Binding port 0 of memory 'B24'  to function 'init_block_AB_proc1272' 
INFO: [HLS 200-755] Binding port 0 of memory 'B25'  to function 'init_block_AB_proc1272' 
INFO: [HLS 200-755] Binding port 0 of memory 'B26'  to function 'init_block_AB_proc1272' 
INFO: [HLS 200-755] Binding port 0 of memory 'K'  to function 'Attention_layer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K1'  to function 'Attention_layer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K2'  to function 'Attention_layer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K3'  to function 'Attention_layer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K4'  to function 'Attention_layer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K5'  to function 'Attention_layer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K6'  to function 'Attention_layer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K7'  to function 'Attention_layer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K8'  to function 'Attention_layer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K9'  to function 'Attention_layer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K10'  to function 'Attention_layer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'K11'  to function 'Attention_layer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V' has read operations in process function 'Context_layer.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V'  to function 'Context_layer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V12'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V12' has read operations in process function 'Context_layer.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V12'  to function 'Context_layer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V13'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V13' has read operations in process function 'Context_layer.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V13'  to function 'Context_layer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V14'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V14' has read operations in process function 'Context_layer.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V14'  to function 'Context_layer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V15'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V15' has read operations in process function 'Context_layer.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V15'  to function 'Context_layer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V16'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V16' has read operations in process function 'Context_layer.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V16'  to function 'Context_layer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V17'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V17' has read operations in process function 'Context_layer.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V17'  to function 'Context_layer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V18'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V18' has read operations in process function 'Context_layer.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V18'  to function 'Context_layer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V19'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V19' has read operations in process function 'Context_layer.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V19'  to function 'Context_layer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V20'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V20' has read operations in process function 'Context_layer.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V20'  to function 'Context_layer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V21'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V21' has read operations in process function 'Context_layer.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V21'  to function 'Context_layer.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V22'  in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V22' has read operations in process function 'Context_layer.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V22'  to function 'Context_layer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[0]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[1]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[2]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[3]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[4]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[5]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[6]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[7]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[8]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[9]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[10]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[11]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[12]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[13]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[14]' to function 'input_loader_q_res0.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'inp[15]' to function 'input_loader_q_res0.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'K[0].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'K[0].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'K[0].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'K[1].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'K[1].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'K[1].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'K[2].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'K[2].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'K[2].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'K[3].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'K[3].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'K[3].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'K[4].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'K[4].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'K[4].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'K[5].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'K[5].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'K[5].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'K[6].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'K[6].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'K[6].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'K[7].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'K[7].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'K[7].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'K[8].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'K[8].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'K[8].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'K[9].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'K[9].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'K[9].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'K[10].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'K[10].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'K[10].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'K[11].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'K[11].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'K[11].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V[0].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V[0].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V[0].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V[1].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V[1].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V[1].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V[2].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V[2].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V[2].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V[3].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V[3].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V[3].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V[4].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V[4].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V[4].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V[5].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V[5].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V[5].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V[6].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V[6].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V[6].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V[7].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V[7].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V[7].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V[8].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V[8].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V[8].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V[9].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V[9].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V[9].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V[10].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V[10].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V[10].data' to function 'Self_attention.1' 
WARNING: [XFORM 203-713] Reading dataflow channel 'V[11].data' in the middle of dataflow may reduce its performance. Use a separate process to perform the reads or consider marking the channel as stable.
WARNING: [XFORM 203-713] Argument 'V[11].data' has read operations in process function 'Self_attention.1'.
INFO: [HLS 200-755] Binding port 0 of memory 'V[11].data' to function 'Self_attention.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[0]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[1]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[2]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[3]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[4]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[5]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[6]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[7]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[8]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[9]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[10]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[11]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[12]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[13]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[14]' to function 'output_writer.1' 
INFO: [HLS 200-755] Binding port 0 of memory 'outp[15]' to function 'output_writer.1' 
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768', detected/extracted 260 process function(s): 
	 'systolic_array_k_768_Block_.split862_proc'
	 'systolic_array_k_768_Loop_data_load_proc225'
	 'PE_8_4_pack226'
	 'PE_8_4_pack227'
	 'PE_8_4_pack228'
	 'PE_8_4_pack229'
	 'PE_8_4_pack230'
	 'PE_8_4_pack231'
	 'PE_8_4_pack232'
	 'PE_8_4_pack233'
	 'PE_8_4_pack234'
	 'PE_8_4_pack235'
	 'PE_8_4_pack236'
	 'PE_8_4_pack237'
	 'PE_8_4_pack238'
	 'PE_8_4_pack239'
	 'PE_8_4_pack240'
	 'PE_8_4_pack241'
	 'PE_8_4_pack242'
	 'PE_8_4_pack243'
	 'PE_8_4_pack244'
	 'PE_8_4_pack245'
	 'PE_8_4_pack246'
	 'PE_8_4_pack247'
	 'PE_8_4_pack248'
	 'PE_8_4_pack249'
	 'PE_8_4_pack250'
	 'PE_8_4_pack251'
	 'PE_8_4_pack252'
	 'PE_8_4_pack253'
	 'PE_8_4_pack254'
	 'PE_8_4_pack255'
	 'PE_8_4_pack256'
	 'PE_8_4_pack257'
	 'PE_8_4_pack258'
	 'PE_8_4_pack259'
	 'PE_8_4_pack260'
	 'PE_8_4_pack261'
	 'PE_8_4_pack262'
	 'PE_8_4_pack263'
	 'PE_8_4_pack264'
	 'PE_8_4_pack265'
	 'PE_8_4_pack266'
	 'PE_8_4_pack267'
	 'PE_8_4_pack268'
	 'PE_8_4_pack269'
	 'PE_8_4_pack270'
	 'PE_8_4_pack271'
	 'PE_8_4_pack272'
	 'PE_8_4_pack273'
	 'PE_8_4_pack274'
	 'PE_8_4_pack275'
	 'PE_8_4_pack276'
	 'PE_8_4_pack277'
	 'PE_8_4_pack278'
	 'PE_8_4_pack279'
	 'PE_8_4_pack280'
	 'PE_8_4_pack281'
	 'PE_8_4_pack282'
	 'PE_8_4_pack283'
	 'PE_8_4_pack284'
	 'PE_8_4_pack285'
	 'PE_8_4_pack286'
	 'PE_8_4_pack287'
	 'PE_8_4_pack288'
	 'PE_8_4_pack289'
	 'PE_8_4_pack290'
	 'PE_8_4_pack291'
	 'PE_8_4_pack292'
	 'PE_8_4_pack293'
	 'PE_8_4_pack294'
	 'PE_8_4_pack295'
	 'PE_8_4_pack296'
	 'PE_8_4_pack297'
	 'PE_8_4_pack298'
	 'PE_8_4_pack299'
	 'PE_8_4_pack300'
	 'PE_8_4_pack301'
	 'PE_8_4_pack302'
	 'PE_8_4_pack303'
	 'PE_8_4_pack304'
	 'PE_8_4_pack305'
	 'PE_8_4_pack306'
	 'PE_8_4_pack307'
	 'PE_8_4_pack308'
	 'PE_8_4_pack309'
	 'PE_8_4_pack310'
	 'PE_8_4_pack311'
	 'PE_8_4_pack312'
	 'PE_8_4_pack313'
	 'PE_8_4_pack314'
	 'PE_8_4_pack315'
	 'PE_8_4_pack316'
	 'PE_8_4_pack317'
	 'PE_8_4_pack318'
	 'PE_8_4_pack319'
	 'PE_8_4_pack320'
	 'PE_8_4_pack321'
	 'PE_8_4_pack322'
	 'PE_8_4_pack323'
	 'PE_8_4_pack324'
	 'PE_8_4_pack325'
	 'PE_8_4_pack326'
	 'PE_8_4_pack327'
	 'PE_8_4_pack328'
	 'PE_8_4_pack329'
	 'PE_8_4_pack330'
	 'PE_8_4_pack331'
	 'PE_8_4_pack332'
	 'PE_8_4_pack333'
	 'PE_8_4_pack334'
	 'PE_8_4_pack335'
	 'PE_8_4_pack336'
	 'PE_8_4_pack337'
	 'PE_8_4_pack338'
	 'PE_8_4_pack339'
	 'PE_8_4_pack340'
	 'PE_8_4_pack341'
	 'PE_8_4_pack342'
	 'PE_8_4_pack343'
	 'PE_8_4_pack344'
	 'PE_8_4_pack345'
	 'PE_8_4_pack346'
	 'PE_8_4_pack347'
	 'PE_8_4_pack348'
	 'PE_8_4_pack349'
	 'PE_8_4_pack350'
	 'PE_8_4_pack351'
	 'PE_8_4_pack352'
	 'PE_8_4_pack353'
	 'PE_8_4_pack354'
	 'PE_8_4_pack355'
	 'PE_8_4_pack356'
	 'PE_8_4_pack357'
	 'PE_8_4_pack358'
	 'PE_8_4_pack359'
	 'PE_8_4_pack360'
	 'PE_8_4_pack361'
	 'PE_8_4_pack362'
	 'PE_8_4_pack363'
	 'PE_8_4_pack364'
	 'PE_8_4_pack365'
	 'PE_8_4_pack366'
	 'PE_8_4_pack367'
	 'PE_8_4_pack368'
	 'PE_8_4_pack369'
	 'PE_8_4_pack370'
	 'PE_8_4_pack371'
	 'PE_8_4_pack372'
	 'PE_8_4_pack373'
	 'PE_8_4_pack374'
	 'PE_8_4_pack375'
	 'PE_8_4_pack376'
	 'PE_8_4_pack377'
	 'PE_8_4_pack378'
	 'PE_8_4_pack379'
	 'PE_8_4_pack380'
	 'PE_8_4_pack381'
	 'PE_8_4_pack382'
	 'PE_8_4_pack383'
	 'PE_8_4_pack384'
	 'PE_8_4_pack385'
	 'PE_8_4_pack386'
	 'PE_8_4_pack387'
	 'PE_8_4_pack388'
	 'PE_8_4_pack389'
	 'PE_8_4_pack390'
	 'PE_8_4_pack391'
	 'PE_8_4_pack392'
	 'PE_8_4_pack393'
	 'PE_8_4_pack394'
	 'PE_8_4_pack395'
	 'PE_8_4_pack396'
	 'PE_8_4_pack397'
	 'PE_8_4_pack398'
	 'PE_8_4_pack399'
	 'PE_8_4_pack400'
	 'PE_8_4_pack401'
	 'PE_8_4_pack402'
	 'PE_8_4_pack403'
	 'PE_8_4_pack404'
	 'PE_8_4_pack405'
	 'PE_8_4_pack406'
	 'PE_8_4_pack407'
	 'PE_8_4_pack408'
	 'PE_8_4_pack409'
	 'PE_8_4_pack410'
	 'PE_8_4_pack411'
	 'PE_8_4_pack412'
	 'PE_8_4_pack413'
	 'PE_8_4_pack414'
	 'PE_8_4_pack415'
	 'PE_8_4_pack416'
	 'PE_8_4_pack417'
	 'PE_8_4_pack418'
	 'PE_8_4_pack419'
	 'PE_8_4_pack420'
	 'PE_8_4_pack421'
	 'PE_8_4_pack422'
	 'PE_8_4_pack423'
	 'PE_8_4_pack424'
	 'PE_8_4_pack425'
	 'PE_8_4_pack426'
	 'PE_8_4_pack427'
	 'PE_8_4_pack428'
	 'PE_8_4_pack429'
	 'PE_8_4_pack430'
	 'PE_8_4_pack431'
	 'PE_8_4_pack432'
	 'PE_8_4_pack433'
	 'PE_8_4_pack434'
	 'PE_8_4_pack435'
	 'PE_8_4_pack436'
	 'PE_8_4_pack437'
	 'PE_8_4_pack438'
	 'PE_8_4_pack439'
	 'PE_8_4_pack440'
	 'PE_8_4_pack441'
	 'PE_8_4_pack442'
	 'PE_8_4_pack443'
	 'PE_8_4_pack444'
	 'PE_8_4_pack445'
	 'PE_8_4_pack446'
	 'PE_8_4_pack447'
	 'PE_8_4_pack448'
	 'PE_8_4_pack449'
	 'PE_8_4_pack450'
	 'PE_8_4_pack451'
	 'PE_8_4_pack452'
	 'PE_8_4_pack453'
	 'PE_8_4_pack454'
	 'PE_8_4_pack455'
	 'PE_8_4_pack456'
	 'PE_8_4_pack457'
	 'PE_8_4_pack458'
	 'PE_8_4_pack459'
	 'PE_8_4_pack460'
	 'PE_8_4_pack461'
	 'PE_8_4_pack462'
	 'PE_8_4_pack463'
	 'PE_8_4_pack464'
	 'PE_8_4_pack465'
	 'PE_8_4_pack466'
	 'PE_8_4_pack467'
	 'PE_8_4_pack468'
	 'PE_8_4_pack469'
	 'PE_8_4_pack470'
	 'PE_8_4_pack471'
	 'PE_8_4_pack472'
	 'PE_8_4_pack473'
	 'PE_8_4_pack474'
	 'PE_8_4_pack475'
	 'PE_8_4_pack476'
	 'PE_8_4_pack477'
	 'PE_8_4_pack478'
	 'PE_8_4_pack479'
	 'PE_8_4_pack480'
	 'PE_8_4_pack481'
	 'systolic_array_k_768_Loop_data_drain_AB_proc482'
	 'systolic_array_k_768_Loop_data_drain_C_proc483'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 3 process function(s): 
	 'init_block_AB_proc1573'
	 'systolic_array_k_768'
	 'l_bias_scale_j_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'Bert_layer_dataflow_region_1', detected/extracted 5 process function(s): 
	 'input_loader_kv.1'
	 'Linear_layer_k.1'
	 'K_writer.1'
	 'Linear_layer_v.1'
	 'V_writer.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_64', detected/extracted 260 process function(s): 
	 'systolic_array_k_64_Block_.split862_proc'
	 'systolic_array_k_64_Loop_data_load_proc484'
	 'PE_8_8485'
	 'PE_8_8486'
	 'PE_8_8487'
	 'PE_8_8488'
	 'PE_8_8489'
	 'PE_8_8490'
	 'PE_8_8491'
	 'PE_8_8492'
	 'PE_8_8493'
	 'PE_8_8494'
	 'PE_8_8495'
	 'PE_8_8496'
	 'PE_8_8497'
	 'PE_8_8498'
	 'PE_8_8499'
	 'PE_8_8500'
	 'PE_8_8501'
	 'PE_8_8502'
	 'PE_8_8503'
	 'PE_8_8504'
	 'PE_8_8505'
	 'PE_8_8506'
	 'PE_8_8507'
	 'PE_8_8508'
	 'PE_8_8509'
	 'PE_8_8510'
	 'PE_8_8511'
	 'PE_8_8512'
	 'PE_8_8513'
	 'PE_8_8514'
	 'PE_8_8515'
	 'PE_8_8516'
	 'PE_8_8517'
	 'PE_8_8518'
	 'PE_8_8519'
	 'PE_8_8520'
	 'PE_8_8521'
	 'PE_8_8522'
	 'PE_8_8523'
	 'PE_8_8524'
	 'PE_8_8525'
	 'PE_8_8526'
	 'PE_8_8527'
	 'PE_8_8528'
	 'PE_8_8529'
	 'PE_8_8530'
	 'PE_8_8531'
	 'PE_8_8532'
	 'PE_8_8533'
	 'PE_8_8534'
	 'PE_8_8535'
	 'PE_8_8536'
	 'PE_8_8537'
	 'PE_8_8538'
	 'PE_8_8539'
	 'PE_8_8540'
	 'PE_8_8541'
	 'PE_8_8542'
	 'PE_8_8543'
	 'PE_8_8544'
	 'PE_8_8545'
	 'PE_8_8546'
	 'PE_8_8547'
	 'PE_8_8548'
	 'PE_8_8549'
	 'PE_8_8550'
	 'PE_8_8551'
	 'PE_8_8552'
	 'PE_8_8553'
	 'PE_8_8554'
	 'PE_8_8555'
	 'PE_8_8556'
	 'PE_8_8557'
	 'PE_8_8558'
	 'PE_8_8559'
	 'PE_8_8560'
	 'PE_8_8561'
	 'PE_8_8562'
	 'PE_8_8563'
	 'PE_8_8564'
	 'PE_8_8565'
	 'PE_8_8566'
	 'PE_8_8567'
	 'PE_8_8568'
	 'PE_8_8569'
	 'PE_8_8570'
	 'PE_8_8571'
	 'PE_8_8572'
	 'PE_8_8573'
	 'PE_8_8574'
	 'PE_8_8575'
	 'PE_8_8576'
	 'PE_8_8577'
	 'PE_8_8578'
	 'PE_8_8579'
	 'PE_8_8580'
	 'PE_8_8581'
	 'PE_8_8582'
	 'PE_8_8583'
	 'PE_8_8584'
	 'PE_8_8585'
	 'PE_8_8586'
	 'PE_8_8587'
	 'PE_8_8588'
	 'PE_8_8589'
	 'PE_8_8590'
	 'PE_8_8591'
	 'PE_8_8592'
	 'PE_8_8593'
	 'PE_8_8594'
	 'PE_8_8595'
	 'PE_8_8596'
	 'PE_8_8597'
	 'PE_8_8598'
	 'PE_8_8599'
	 'PE_8_8600'
	 'PE_8_8601'
	 'PE_8_8602'
	 'PE_8_8603'
	 'PE_8_8604'
	 'PE_8_8605'
	 'PE_8_8606'
	 'PE_8_8607'
	 'PE_8_8608'
	 'PE_8_8609'
	 'PE_8_8610'
	 'PE_8_8611'
	 'PE_8_8612'
	 'PE_8_8613'
	 'PE_8_8614'
	 'PE_8_8615'
	 'PE_8_8616'
	 'PE_8_8617'
	 'PE_8_8618'
	 'PE_8_8619'
	 'PE_8_8620'
	 'PE_8_8621'
	 'PE_8_8622'
	 'PE_8_8623'
	 'PE_8_8624'
	 'PE_8_8625'
	 'PE_8_8626'
	 'PE_8_8627'
	 'PE_8_8628'
	 'PE_8_8629'
	 'PE_8_8630'
	 'PE_8_8631'
	 'PE_8_8632'
	 'PE_8_8633'
	 'PE_8_8634'
	 'PE_8_8635'
	 'PE_8_8636'
	 'PE_8_8637'
	 'PE_8_8638'
	 'PE_8_8639'
	 'PE_8_8640'
	 'PE_8_8641'
	 'PE_8_8642'
	 'PE_8_8643'
	 'PE_8_8644'
	 'PE_8_8645'
	 'PE_8_8646'
	 'PE_8_8647'
	 'PE_8_8648'
	 'PE_8_8649'
	 'PE_8_8650'
	 'PE_8_8651'
	 'PE_8_8652'
	 'PE_8_8653'
	 'PE_8_8654'
	 'PE_8_8655'
	 'PE_8_8656'
	 'PE_8_8657'
	 'PE_8_8658'
	 'PE_8_8659'
	 'PE_8_8660'
	 'PE_8_8661'
	 'PE_8_8662'
	 'PE_8_8663'
	 'PE_8_8664'
	 'PE_8_8665'
	 'PE_8_8666'
	 'PE_8_8667'
	 'PE_8_8668'
	 'PE_8_8669'
	 'PE_8_8670'
	 'PE_8_8671'
	 'PE_8_8672'
	 'PE_8_8673'
	 'PE_8_8674'
	 'PE_8_8675'
	 'PE_8_8676'
	 'PE_8_8677'
	 'PE_8_8678'
	 'PE_8_8679'
	 'PE_8_8680'
	 'PE_8_8681'
	 'PE_8_8682'
	 'PE_8_8683'
	 'PE_8_8684'
	 'PE_8_8685'
	 'PE_8_8686'
	 'PE_8_8687'
	 'PE_8_8688'
	 'PE_8_8689'
	 'PE_8_8690'
	 'PE_8_8691'
	 'PE_8_8692'
	 'PE_8_8693'
	 'PE_8_8694'
	 'PE_8_8695'
	 'PE_8_8696'
	 'PE_8_8697'
	 'PE_8_8698'
	 'PE_8_8699'
	 'PE_8_8700'
	 'PE_8_8701'
	 'PE_8_8702'
	 'PE_8_8703'
	 'PE_8_8704'
	 'PE_8_8705'
	 'PE_8_8706'
	 'PE_8_8707'
	 'PE_8_8708'
	 'PE_8_8709'
	 'PE_8_8710'
	 'PE_8_8711'
	 'PE_8_8712'
	 'PE_8_8713'
	 'PE_8_8714'
	 'PE_8_8715'
	 'PE_8_8716'
	 'PE_8_8717'
	 'PE_8_8718'
	 'PE_8_8719'
	 'PE_8_8720'
	 'PE_8_8721'
	 'PE_8_8722'
	 'PE_8_8723'
	 'PE_8_8724'
	 'PE_8_8725'
	 'PE_8_8726'
	 'PE_8_8727'
	 'PE_8_8728'
	 'PE_8_8729'
	 'PE_8_8730'
	 'PE_8_8731'
	 'PE_8_8732'
	 'PE_8_8733'
	 'PE_8_8734'
	 'PE_8_8735'
	 'PE_8_8736'
	 'PE_8_8737'
	 'PE_8_8738'
	 'PE_8_8739'
	 'PE_8_8740'
	 'systolic_array_k_64_Loop_data_drain_AB_proc741'
	 'systolic_array_k_64_Loop_data_drain_C_proc742'.
INFO: [XFORM 203-712] Applying dataflow to function 'gemm_systolic_array_attn.1', detected/extracted 5 process function(s): 
	 'gemm_systolic_array_attn.1.entry1834'
	 'gemm_systolic_array_attn.1_Block_.split20.034_proc'
	 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743'
	 'systolic_array_k_64'
	 'gemm_systolic_array_attn.1_Loop_l_bias_scale_j_proc744'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_16', detected/extracted 260 process function(s): 
	 'systolic_array_k_16_Block_.split862_proc'
	 'systolic_array_k_16_Loop_data_load_proc745'
	 'PE_8_8746'
	 'PE_8_8747'
	 'PE_8_8748'
	 'PE_8_8749'
	 'PE_8_8750'
	 'PE_8_8751'
	 'PE_8_8752'
	 'PE_8_8753'
	 'PE_8_8754'
	 'PE_8_8755'
	 'PE_8_8756'
	 'PE_8_8757'
	 'PE_8_8758'
	 'PE_8_8759'
	 'PE_8_8760'
	 'PE_8_8761'
	 'PE_8_8762'
	 'PE_8_8763'
	 'PE_8_8764'
	 'PE_8_8765'
	 'PE_8_8766'
	 'PE_8_8767'
	 'PE_8_8768'
	 'PE_8_8769'
	 'PE_8_8770'
	 'PE_8_8771'
	 'PE_8_8772'
	 'PE_8_8773'
	 'PE_8_8774'
	 'PE_8_8775'
	 'PE_8_8776'
	 'PE_8_8777'
	 'PE_8_8778'
	 'PE_8_8779'
	 'PE_8_8780'
	 'PE_8_8781'
	 'PE_8_8782'
	 'PE_8_8783'
	 'PE_8_8784'
	 'PE_8_8785'
	 'PE_8_8786'
	 'PE_8_8787'
	 'PE_8_8788'
	 'PE_8_8789'
	 'PE_8_8790'
	 'PE_8_8791'
	 'PE_8_8792'
	 'PE_8_8793'
	 'PE_8_8794'
	 'PE_8_8795'
	 'PE_8_8796'
	 'PE_8_8797'
	 'PE_8_8798'
	 'PE_8_8799'
	 'PE_8_8800'
	 'PE_8_8801'
	 'PE_8_8802'
	 'PE_8_8803'
	 'PE_8_8804'
	 'PE_8_8805'
	 'PE_8_8806'
	 'PE_8_8807'
	 'PE_8_8808'
	 'PE_8_8809'
	 'PE_8_8810'
	 'PE_8_8811'
	 'PE_8_8812'
	 'PE_8_8813'
	 'PE_8_8814'
	 'PE_8_8815'
	 'PE_8_8816'
	 'PE_8_8817'
	 'PE_8_8818'
	 'PE_8_8819'
	 'PE_8_8820'
	 'PE_8_8821'
	 'PE_8_8822'
	 'PE_8_8823'
	 'PE_8_8824'
	 'PE_8_8825'
	 'PE_8_8826'
	 'PE_8_8827'
	 'PE_8_8828'
	 'PE_8_8829'
	 'PE_8_8830'
	 'PE_8_8831'
	 'PE_8_8832'
	 'PE_8_8833'
	 'PE_8_8834'
	 'PE_8_8835'
	 'PE_8_8836'
	 'PE_8_8837'
	 'PE_8_8838'
	 'PE_8_8839'
	 'PE_8_8840'
	 'PE_8_8841'
	 'PE_8_8842'
	 'PE_8_8843'
	 'PE_8_8844'
	 'PE_8_8845'
	 'PE_8_8846'
	 'PE_8_8847'
	 'PE_8_8848'
	 'PE_8_8849'
	 'PE_8_8850'
	 'PE_8_8851'
	 'PE_8_8852'
	 'PE_8_8853'
	 'PE_8_8854'
	 'PE_8_8855'
	 'PE_8_8856'
	 'PE_8_8857'
	 'PE_8_8858'
	 'PE_8_8859'
	 'PE_8_8860'
	 'PE_8_8861'
	 'PE_8_8862'
	 'PE_8_8863'
	 'PE_8_8864'
	 'PE_8_8865'
	 'PE_8_8866'
	 'PE_8_8867'
	 'PE_8_8868'
	 'PE_8_8869'
	 'PE_8_8870'
	 'PE_8_8871'
	 'PE_8_8872'
	 'PE_8_8873'
	 'PE_8_8874'
	 'PE_8_8875'
	 'PE_8_8876'
	 'PE_8_8877'
	 'PE_8_8878'
	 'PE_8_8879'
	 'PE_8_8880'
	 'PE_8_8881'
	 'PE_8_8882'
	 'PE_8_8883'
	 'PE_8_8884'
	 'PE_8_8885'
	 'PE_8_8886'
	 'PE_8_8887'
	 'PE_8_8888'
	 'PE_8_8889'
	 'PE_8_8890'
	 'PE_8_8891'
	 'PE_8_8892'
	 'PE_8_8893'
	 'PE_8_8894'
	 'PE_8_8895'
	 'PE_8_8896'
	 'PE_8_8897'
	 'PE_8_8898'
	 'PE_8_8899'
	 'PE_8_8900'
	 'PE_8_8901'
	 'PE_8_8902'
	 'PE_8_8903'
	 'PE_8_8904'
	 'PE_8_8905'
	 'PE_8_8906'
	 'PE_8_8907'
	 'PE_8_8908'
	 'PE_8_8909'
	 'PE_8_8910'
	 'PE_8_8911'
	 'PE_8_8912'
	 'PE_8_8913'
	 'PE_8_8914'
	 'PE_8_8915'
	 'PE_8_8916'
	 'PE_8_8917'
	 'PE_8_8918'
	 'PE_8_8919'
	 'PE_8_8920'
	 'PE_8_8921'
	 'PE_8_8922'
	 'PE_8_8923'
	 'PE_8_8924'
	 'PE_8_8925'
	 'PE_8_8926'
	 'PE_8_8927'
	 'PE_8_8928'
	 'PE_8_8929'
	 'PE_8_8930'
	 'PE_8_8931'
	 'PE_8_8932'
	 'PE_8_8933'
	 'PE_8_8934'
	 'PE_8_8935'
	 'PE_8_8936'
	 'PE_8_8937'
	 'PE_8_8938'
	 'PE_8_8939'
	 'PE_8_8940'
	 'PE_8_8941'
	 'PE_8_8942'
	 'PE_8_8943'
	 'PE_8_8944'
	 'PE_8_8945'
	 'PE_8_8946'
	 'PE_8_8947'
	 'PE_8_8948'
	 'PE_8_8949'
	 'PE_8_8950'
	 'PE_8_8951'
	 'PE_8_8952'
	 'PE_8_8953'
	 'PE_8_8954'
	 'PE_8_8955'
	 'PE_8_8956'
	 'PE_8_8957'
	 'PE_8_8958'
	 'PE_8_8959'
	 'PE_8_8960'
	 'PE_8_8961'
	 'PE_8_8962'
	 'PE_8_8963'
	 'PE_8_8964'
	 'PE_8_8965'
	 'PE_8_8966'
	 'PE_8_8967'
	 'PE_8_8968'
	 'PE_8_8969'
	 'PE_8_8970'
	 'PE_8_8971'
	 'PE_8_8972'
	 'PE_8_8973'
	 'PE_8_8974'
	 'PE_8_8975'
	 'PE_8_8976'
	 'PE_8_8977'
	 'PE_8_8978'
	 'PE_8_8979'
	 'PE_8_8980'
	 'PE_8_8981'
	 'PE_8_8982'
	 'PE_8_8983'
	 'PE_8_8984'
	 'PE_8_8985'
	 'PE_8_8986'
	 'PE_8_8987'
	 'PE_8_8988'
	 'PE_8_8989'
	 'PE_8_8990'
	 'PE_8_8991'
	 'PE_8_8992'
	 'PE_8_8993'
	 'PE_8_8994'
	 'PE_8_8995'
	 'PE_8_8996'
	 'PE_8_8997'
	 'PE_8_8998'
	 'PE_8_8999'
	 'PE_8_81000'
	 'PE_8_81001'
	 'systolic_array_k_16_Loop_data_drain_AB_proc1002'
	 'systolic_array_k_16_Loop_data_drain_C_proc1003'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop1274', detected/extracted 3 process function(s): 
	 'init_block_AB_proc1272'
	 'systolic_array_k_16'
	 'l_bias_scale_j_proc1273'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_multi_head', detected/extracted 3 process function(s): 
	 'Attention_layer.1'
	 'Softmax_layer.1'
	 'Context_layer.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop1265', detected/extracted 3 process function(s): 
	 'init_block_AB_proc1263'
	 'systolic_array_k_768'
	 'l_bias_scale_j_proc1264'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop1268', detected/extracted 3 process function(s): 
	 'init_block_AB_proc1266'
	 'systolic_array_k_768'
	 'l_bias_scale_j_proc1267'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_3072', detected/extracted 260 process function(s): 
	 'systolic_array_k_3072_Block_.split862_proc'
	 'systolic_array_k_3072_Loop_data_load_proc1004'
	 'PE_8_4_pack1005'
	 'PE_8_4_pack1006'
	 'PE_8_4_pack1007'
	 'PE_8_4_pack1008'
	 'PE_8_4_pack1009'
	 'PE_8_4_pack1010'
	 'PE_8_4_pack1011'
	 'PE_8_4_pack1012'
	 'PE_8_4_pack1013'
	 'PE_8_4_pack1014'
	 'PE_8_4_pack1015'
	 'PE_8_4_pack1016'
	 'PE_8_4_pack1017'
	 'PE_8_4_pack1018'
	 'PE_8_4_pack1019'
	 'PE_8_4_pack1020'
	 'PE_8_4_pack1021'
	 'PE_8_4_pack1022'
	 'PE_8_4_pack1023'
	 'PE_8_4_pack1024'
	 'PE_8_4_pack1025'
	 'PE_8_4_pack1026'
	 'PE_8_4_pack1027'
	 'PE_8_4_pack1028'
	 'PE_8_4_pack1029'
	 'PE_8_4_pack1030'
	 'PE_8_4_pack1031'
	 'PE_8_4_pack1032'
	 'PE_8_4_pack1033'
	 'PE_8_4_pack1034'
	 'PE_8_4_pack1035'
	 'PE_8_4_pack1036'
	 'PE_8_4_pack1037'
	 'PE_8_4_pack1038'
	 'PE_8_4_pack1039'
	 'PE_8_4_pack1040'
	 'PE_8_4_pack1041'
	 'PE_8_4_pack1042'
	 'PE_8_4_pack1043'
	 'PE_8_4_pack1044'
	 'PE_8_4_pack1045'
	 'PE_8_4_pack1046'
	 'PE_8_4_pack1047'
	 'PE_8_4_pack1048'
	 'PE_8_4_pack1049'
	 'PE_8_4_pack1050'
	 'PE_8_4_pack1051'
	 'PE_8_4_pack1052'
	 'PE_8_4_pack1053'
	 'PE_8_4_pack1054'
	 'PE_8_4_pack1055'
	 'PE_8_4_pack1056'
	 'PE_8_4_pack1057'
	 'PE_8_4_pack1058'
	 'PE_8_4_pack1059'
	 'PE_8_4_pack1060'
	 'PE_8_4_pack1061'
	 'PE_8_4_pack1062'
	 'PE_8_4_pack1063'
	 'PE_8_4_pack1064'
	 'PE_8_4_pack1065'
	 'PE_8_4_pack1066'
	 'PE_8_4_pack1067'
	 'PE_8_4_pack1068'
	 'PE_8_4_pack1069'
	 'PE_8_4_pack1070'
	 'PE_8_4_pack1071'
	 'PE_8_4_pack1072'
	 'PE_8_4_pack1073'
	 'PE_8_4_pack1074'
	 'PE_8_4_pack1075'
	 'PE_8_4_pack1076'
	 'PE_8_4_pack1077'
	 'PE_8_4_pack1078'
	 'PE_8_4_pack1079'
	 'PE_8_4_pack1080'
	 'PE_8_4_pack1081'
	 'PE_8_4_pack1082'
	 'PE_8_4_pack1083'
	 'PE_8_4_pack1084'
	 'PE_8_4_pack1085'
	 'PE_8_4_pack1086'
	 'PE_8_4_pack1087'
	 'PE_8_4_pack1088'
	 'PE_8_4_pack1089'
	 'PE_8_4_pack1090'
	 'PE_8_4_pack1091'
	 'PE_8_4_pack1092'
	 'PE_8_4_pack1093'
	 'PE_8_4_pack1094'
	 'PE_8_4_pack1095'
	 'PE_8_4_pack1096'
	 'PE_8_4_pack1097'
	 'PE_8_4_pack1098'
	 'PE_8_4_pack1099'
	 'PE_8_4_pack1100'
	 'PE_8_4_pack1101'
	 'PE_8_4_pack1102'
	 'PE_8_4_pack1103'
	 'PE_8_4_pack1104'
	 'PE_8_4_pack1105'
	 'PE_8_4_pack1106'
	 'PE_8_4_pack1107'
	 'PE_8_4_pack1108'
	 'PE_8_4_pack1109'
	 'PE_8_4_pack1110'
	 'PE_8_4_pack1111'
	 'PE_8_4_pack1112'
	 'PE_8_4_pack1113'
	 'PE_8_4_pack1114'
	 'PE_8_4_pack1115'
	 'PE_8_4_pack1116'
	 'PE_8_4_pack1117'
	 'PE_8_4_pack1118'
	 'PE_8_4_pack1119'
	 'PE_8_4_pack1120'
	 'PE_8_4_pack1121'
	 'PE_8_4_pack1122'
	 'PE_8_4_pack1123'
	 'PE_8_4_pack1124'
	 'PE_8_4_pack1125'
	 'PE_8_4_pack1126'
	 'PE_8_4_pack1127'
	 'PE_8_4_pack1128'
	 'PE_8_4_pack1129'
	 'PE_8_4_pack1130'
	 'PE_8_4_pack1131'
	 'PE_8_4_pack1132'
	 'PE_8_4_pack1133'
	 'PE_8_4_pack1134'
	 'PE_8_4_pack1135'
	 'PE_8_4_pack1136'
	 'PE_8_4_pack1137'
	 'PE_8_4_pack1138'
	 'PE_8_4_pack1139'
	 'PE_8_4_pack1140'
	 'PE_8_4_pack1141'
	 'PE_8_4_pack1142'
	 'PE_8_4_pack1143'
	 'PE_8_4_pack1144'
	 'PE_8_4_pack1145'
	 'PE_8_4_pack1146'
	 'PE_8_4_pack1147'
	 'PE_8_4_pack1148'
	 'PE_8_4_pack1149'
	 'PE_8_4_pack1150'
	 'PE_8_4_pack1151'
	 'PE_8_4_pack1152'
	 'PE_8_4_pack1153'
	 'PE_8_4_pack1154'
	 'PE_8_4_pack1155'
	 'PE_8_4_pack1156'
	 'PE_8_4_pack1157'
	 'PE_8_4_pack1158'
	 'PE_8_4_pack1159'
	 'PE_8_4_pack1160'
	 'PE_8_4_pack1161'
	 'PE_8_4_pack1162'
	 'PE_8_4_pack1163'
	 'PE_8_4_pack1164'
	 'PE_8_4_pack1165'
	 'PE_8_4_pack1166'
	 'PE_8_4_pack1167'
	 'PE_8_4_pack1168'
	 'PE_8_4_pack1169'
	 'PE_8_4_pack1170'
	 'PE_8_4_pack1171'
	 'PE_8_4_pack1172'
	 'PE_8_4_pack1173'
	 'PE_8_4_pack1174'
	 'PE_8_4_pack1175'
	 'PE_8_4_pack1176'
	 'PE_8_4_pack1177'
	 'PE_8_4_pack1178'
	 'PE_8_4_pack1179'
	 'PE_8_4_pack1180'
	 'PE_8_4_pack1181'
	 'PE_8_4_pack1182'
	 'PE_8_4_pack1183'
	 'PE_8_4_pack1184'
	 'PE_8_4_pack1185'
	 'PE_8_4_pack1186'
	 'PE_8_4_pack1187'
	 'PE_8_4_pack1188'
	 'PE_8_4_pack1189'
	 'PE_8_4_pack1190'
	 'PE_8_4_pack1191'
	 'PE_8_4_pack1192'
	 'PE_8_4_pack1193'
	 'PE_8_4_pack1194'
	 'PE_8_4_pack1195'
	 'PE_8_4_pack1196'
	 'PE_8_4_pack1197'
	 'PE_8_4_pack1198'
	 'PE_8_4_pack1199'
	 'PE_8_4_pack1200'
	 'PE_8_4_pack1201'
	 'PE_8_4_pack1202'
	 'PE_8_4_pack1203'
	 'PE_8_4_pack1204'
	 'PE_8_4_pack1205'
	 'PE_8_4_pack1206'
	 'PE_8_4_pack1207'
	 'PE_8_4_pack1208'
	 'PE_8_4_pack1209'
	 'PE_8_4_pack1210'
	 'PE_8_4_pack1211'
	 'PE_8_4_pack1212'
	 'PE_8_4_pack1213'
	 'PE_8_4_pack1214'
	 'PE_8_4_pack1215'
	 'PE_8_4_pack1216'
	 'PE_8_4_pack1217'
	 'PE_8_4_pack1218'
	 'PE_8_4_pack1219'
	 'PE_8_4_pack1220'
	 'PE_8_4_pack1221'
	 'PE_8_4_pack1222'
	 'PE_8_4_pack1223'
	 'PE_8_4_pack1224'
	 'PE_8_4_pack1225'
	 'PE_8_4_pack1226'
	 'PE_8_4_pack1227'
	 'PE_8_4_pack1228'
	 'PE_8_4_pack1229'
	 'PE_8_4_pack1230'
	 'PE_8_4_pack1231'
	 'PE_8_4_pack1232'
	 'PE_8_4_pack1233'
	 'PE_8_4_pack1234'
	 'PE_8_4_pack1235'
	 'PE_8_4_pack1236'
	 'PE_8_4_pack1237'
	 'PE_8_4_pack1238'
	 'PE_8_4_pack1239'
	 'PE_8_4_pack1240'
	 'PE_8_4_pack1241'
	 'PE_8_4_pack1242'
	 'PE_8_4_pack1243'
	 'PE_8_4_pack1244'
	 'PE_8_4_pack1245'
	 'PE_8_4_pack1246'
	 'PE_8_4_pack1247'
	 'PE_8_4_pack1248'
	 'PE_8_4_pack1249'
	 'PE_8_4_pack1250'
	 'PE_8_4_pack1251'
	 'PE_8_4_pack1252'
	 'PE_8_4_pack1253'
	 'PE_8_4_pack1254'
	 'PE_8_4_pack1255'
	 'PE_8_4_pack1256'
	 'PE_8_4_pack1257'
	 'PE_8_4_pack1258'
	 'PE_8_4_pack1259'
	 'PE_8_4_pack1260'
	 'systolic_array_k_3072_Loop_data_drain_AB_proc1261'
	 'systolic_array_k_3072_Loop_data_drain_C_proc1262'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop1271', detected/extracted 3 process function(s): 
	 'init_block_AB_proc1269'
	 'systolic_array_k_3072'
	 'l_bias_scale_j_proc1270'.
INFO: [XFORM 203-712] Applying dataflow to function 'Bert_layer_dataflow_region_2', detected/extracted 13 process function(s): 
	 'input_loader_q_res0.1'
	 'Linear_layer_q.1'
	 'Self_attention.1'
	 'Linear_layer_ds0.1'
	 'Res_layer0.1'
	 'Layer_norm0.1'
	 'input_loader_ds1_res1.1'
	 'Linear_layer_ds1.1'
	 'Gelu_layer.1'
	 'Linear_layer_ds2.1'
	 'Res_layer1.1'
	 'Layer_norm1.1'
	 'output_writer.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:37:19 ; elapsed = 00:37:59 . Memory (MB): peak = 1800.434 ; gain = 1306.816 ; free physical = 269175 ; free virtual = 359142
INFO: [XFORM 203-541] Flattening a loop nest 'l_read_inp_i' (kernel.cpp:663:25) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_write_outp_i' (kernel.cpp:673:28) in function 'Bert_layer'.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)
WARNING: [XFORM 203-631] Renaming function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' to 'generic_cast_IEEE754<signed char, 6, float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59:1)
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<float>' to 'generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'outp[0]' (kernel.cpp:522:18)
INFO: [HLS 200-472] Inferring partial write operation for 'V[0].data' (kernel.cpp:105:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0]' (kernel.cpp:199:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf[0]' (kernel.cpp:73:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf[0]' (kernel.cpp:147:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf[0]' (kernel.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf[0]' (kernel.cpp:442:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf[0]' (kernel.cpp:389:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf[0]' (kernel.cpp:279:23)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0]' (kernel.cpp:490:21)
INFO: [HLS 200-472] Inferring partial write operation for 'buf[0]' (kernel.cpp:328:21)
INFO: [HLS 200-472] Inferring partial write operation for 'K[0].data' (kernel.cpp:90:33)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf[0]' (kernel.cpp:233:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inp[0]' (kernel.cpp:666:12)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf[0]' (kernel.cpp:173:23)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 01:49:41 ; elapsed = 01:50:37 . Memory (MB): peak = 14588.734 ; gain = 14095.117 ; free physical = 258017 ; free virtual = 348049
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_cast_IEEE754<signed char, 6, float>' to 'generic_cast_IEEE754_signed_char_6_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_kv.1' to 'input_loader_kv_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768_Block_.split862_proc' to 'systolic_array_k_768_Block_split862_proc'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_qkv.1' to 'gemm_systolic_array_qkv_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_k.1' to 'Linear_layer_k_1'.
WARNING: [SYN 201-103] Legalizing function name 'K_writer.1' to 'K_writer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_v.1' to 'Linear_layer_v_1'.
WARNING: [SYN 201-103] Legalizing function name 'V_writer.1' to 'V_writer_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_q_res0.1' to 'input_loader_q_res0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_q.1' to 'Linear_layer_q_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_attn.1.entry1834' to 'gemm_systolic_array_attn_1_entry1834'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_attn.1_Block_.split20.034_proc' to 'gemm_systolic_array_attn_1_Block_split20_034_proc'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_attn.1_Loop_init_block_AB_proc743' to 'gemm_systolic_array_attn_1_Loop_init_block_AB_proc743'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64_Block_.split862_proc' to 'systolic_array_k_64_Block_split862_proc'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_attn.1_Loop_l_bias_scale_j_proc744' to 'gemm_systolic_array_attn_1_Loop_l_bias_scale_j_proc744'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_attn.1' to 'gemm_systolic_array_attn_1'.
WARNING: [SYN 201-103] Legalizing function name 'Attention_layer.1' to 'Attention_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1' to 'Softmax_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_16_Block_.split862_proc' to 'systolic_array_k_16_Block_split862_proc'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_cont.1' to 'gemm_systolic_array_cont_1'.
WARNING: [SYN 201-103] Legalizing function name 'Context_layer.1' to 'Context_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Self_attention.1' to 'Self_attention_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_ds0.1' to 'gemm_systolic_array_ds0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds0.1' to 'Linear_layer_ds0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Res_layer0.1' to 'Res_layer0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1' to 'Layer_norm0_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_ds1_res1.1' to 'input_loader_ds1_res1_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_ds1.1' to 'gemm_systolic_array_ds1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds1.1' to 'Linear_layer_ds1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'Gelu_layer.1' to 'Gelu_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072_Block_.split862_proc' to 'systolic_array_k_3072_Block_split862_proc'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_ds2.1' to 'gemm_systolic_array_ds2_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds2.1' to 'Linear_layer_ds2_1'.
WARNING: [SYN 201-103] Legalizing function name 'Res_layer1.1' to 'Res_layer1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1' to 'Layer_norm1_1'.
WARNING: [SYN 201-103] Legalizing function name 'output_writer.1' to 'output_writer_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_cast_IEEE754_signed_char_6_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_cast_IEEE754<signed char, 6, float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6640.49 seconds; current allocated memory: 136.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 136.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_kv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_load_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 136.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 137.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc1573' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 138.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 139.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Block_split862_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 139.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Loop_data_load_proc225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 139.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 140.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_293) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 140.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_292) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 141.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_291) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 141.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 141.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_290) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 141.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 142.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_289) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 142.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 142.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_288) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 142.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 142.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 142.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 143.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_286) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 143.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 143.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_285) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 143.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 143.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_284) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 143.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 144.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_283) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 144.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 144.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_282) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 144.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 144.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_281) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 144.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 145.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_280) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 145.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 145.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_279) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 145.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 145.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_278) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 145.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 146.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_277) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 146.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 146.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_276) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 146.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 146.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_275) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 146.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 147.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_274) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 147.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 147.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_273) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 147.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 147.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_272) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 147.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 148.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_271) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 148.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 148.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_270) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 148.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 148.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_269) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 148.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 149.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_268) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 149.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 149.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_267) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 149.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 149.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_266) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 149.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 150.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_265) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 150.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 150.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_264) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 150.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 150.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_263) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 150.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 151.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_262) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 151.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 151.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_261) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 151.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 151.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_260) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 152.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 152.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_259) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 152.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 152.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_258) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 152.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 152.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_257) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 153.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 153.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_256) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 153.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 153.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_255) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 153.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 153.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_254) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 154.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 154.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_253) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 154.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 154.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_252) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 154.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 154.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_251) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 155.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 155.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_250) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 155.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 155.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_249) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 155.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 155.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_248) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 156.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 156.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_247) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 156.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 156.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_246) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 156.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 156.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_245) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 157.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 157.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_244) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 157.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 157.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_243) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 157.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 157.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_242) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 158.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 158.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_241) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 158.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 158.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_240) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 158.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 158.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_239) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 159.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 159.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_238) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 159.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 159.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_237) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 159.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 159.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_236) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 160.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 160.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_235) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 160.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 160.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_234) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 160.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 160.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_233) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 161.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 161.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_232) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 161.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 161.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_231) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 161.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 161.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack289' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_230) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 162.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 162.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack290' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_229) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 162.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 162.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_228) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 162.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 162.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack292' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_227) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 163.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 163.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_226) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 163.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 163.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_225) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 163.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 163.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack295' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_224) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 164.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 164.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_223) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 164.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 164.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack297' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_222) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 164.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 164.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack298' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_221) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 165.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 165.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack299' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_220) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 165.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 165.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack300' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_219) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 165.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 165.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack301' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_218) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 166.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 166.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack302' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_217) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 166.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 166.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack303' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 166.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 166.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_215) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 167.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 167.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack305' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_214) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 167.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 167.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack306' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_213) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 167.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 167.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack307' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_212) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 168.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 168.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack308' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_211) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 168.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 168.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack309' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_210) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 168.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 168.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_209) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 169.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 169.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_208) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 169.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 169.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_207) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 169.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 170.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_206) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 170.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 170.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_205) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 170.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 170.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_204) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 170.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 171.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 171.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 171.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 171.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 171.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_201) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 171.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 172.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_200) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 172.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 172.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_199) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 172.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 172.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 172.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 173.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_197) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 173.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 173.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_196) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 173.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 173.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_195) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 173.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 174.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_194) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 174.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 174.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_193) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 174.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 174.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 174.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 175.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 175.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 175.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_190) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 175.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 175.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_189) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 175.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 176.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 176.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 176.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_187) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 176.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 176.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_186) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 176.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 177.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_185) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 177.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 177.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_184) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 177.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 177.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_183) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 177.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 178.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_182) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 178.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 178.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_181) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 178.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 178.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_180) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 178.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 179.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_179) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 179.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 179.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_178) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 179.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 179.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 179.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 180.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_176) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 180.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 180.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_175) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 180.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 180.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_174) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 180.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 181.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 181.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 181.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_172) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 181.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 181.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_171) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 181.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 182.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_170) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 182.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 182.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_169) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 182.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 182.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_168) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 182.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 183.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_167) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 183.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 183.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_166) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 183.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 183.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_165) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 183.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 184.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_164) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 184.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 184.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_163) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 184.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 184.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_162) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 184.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 185.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_161) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 185.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 185.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_160) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 185.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 185.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 185.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 186.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_158) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 186.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 186.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_157) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 186.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 186.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_156) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 186.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 187.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_155) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 187.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 187.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_154) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 187.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 187.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_153) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 187.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 188.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_152) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 188.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 188.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_151) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 188.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 188.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_150) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 188.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 189.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_149) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 189.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 189.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_148) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 189.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 189.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_147) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 189.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 190.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_146) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 190.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 190.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_145) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 190.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 190.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_144) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 190.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 191.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_143) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 191.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 191.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_142) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 191.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 191.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_141) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 191.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 192.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_140) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 192.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 192.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_139) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 192.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 192.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_138) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 192.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 193.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_137) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 193.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 193.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_136) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 193.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 193.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_135) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 193.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 194.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_134) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 194.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 194.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_133) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 194.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 194.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_132) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 194.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 195.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_131) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 195.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 195.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_130) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 195.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 195.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_129) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 195.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 196.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_128) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 196.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 196.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 196.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 196.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_126) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 196.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 197.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_125) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 197.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 197.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_124) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 197.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 197.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_123) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 197.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 198.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_122) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 198.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 198.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_121) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 198.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 198.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_120) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 198.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 199.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_119) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 199.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 199.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack401' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 199.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 199.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_117) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 199.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 200.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_116) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 200.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 200.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_115) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 200.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 200.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack405' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_114) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 200.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 201.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_113) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 201.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 201.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_112) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 201.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 201.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_111) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 201.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 202.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack409' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_110) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 202.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 202.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_109) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 202.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 202.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_108) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 202.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 203.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_107) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 203.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 203.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack413' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_106) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 203.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 203.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_105) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 203.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 204.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_104) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 204.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 204.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_103) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 204.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 204.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_102) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 204.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 205.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack418' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_101) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 205.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 205.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack419' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_100) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 205.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 205.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack420' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_99) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 205.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 206.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack421' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_98) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 206.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 206.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack422' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_97) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 206.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 206.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack423' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_96) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 206.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 207.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack424' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_95) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 207.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 207.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack425' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 207.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 207.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack426' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_93) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 207.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 208.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack427' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_92) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 208.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 208.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack428' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_91) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 208.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 208.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack429' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_90) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 208.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 209.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack430' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_89) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 209.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 209.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack431' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_88) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 209.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 209.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack432' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_87) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 209.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 210.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack433' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_86) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 210.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 210.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack434' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 210.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 210.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack435' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 210.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 211.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack436' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_83) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 211.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 211.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack437' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_82) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 211.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 211.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack438' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 211.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 212.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack439' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_80) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 212.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 212.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack440' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_79) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 212.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 212.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack441' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_78) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 212.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 213.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack442' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_77) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 213.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 213.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack443' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 213.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 213.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack444' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_75) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 213.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 214.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack445' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 214.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 214.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack446' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 214.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 214.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack447' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_72) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 214.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 215.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_71) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 215.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 215.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack449' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_70) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 215.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 215.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack450' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_69) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 215.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 216.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack451' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 216.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 216.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack452' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_67) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 216.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 216.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack453' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 216.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 217.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack454' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_65) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 217.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 217.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack455' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 217.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 217.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack456' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 217.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 218.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack457' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 218.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 218.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack458' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 218.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 218.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack459' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 218.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 219.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack460' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 219.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 219.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack461' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 219.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 219.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack462' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_57) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 219.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 220.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack463' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_56) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 220.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 220.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack464' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_55) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 220.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 220.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack465' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_54) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 220.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 221.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack466' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 221.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 221.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack467' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 221.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 221.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack468' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 221.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 222.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack469' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 222.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 222.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack470' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 222.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 222.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack471' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 222.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 223.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack472' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_47) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 223.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 223.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack473' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_46) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 223.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 223.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack474' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 223.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 224.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack475' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_44) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 224.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 224.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack476' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 224.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 224.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack477' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_42) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 224.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 225.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack478' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 225.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 225.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack479' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 225.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 225.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack480' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 225.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 226.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack481' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=p_Val2_38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 226.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 226.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Loop_data_drain_AB_proc482' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 226.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 227.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Loop_data_drain_C_proc483' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 228.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 231.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 236.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.66 seconds; current allocated memory: 252.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 253.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 255.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 256.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 257.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_qkv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 257.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 258.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_k_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 258.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 259.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'K_writer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_j'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('K_10_data_addr_1_write_ln90', kernel.cpp:90) of variable 'trunc_ln88_1', kernel.cpp:88 on array 'K_10_data' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'K_10_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 260.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
ERROR: [HLS 200-757] Port 0 of array K_1_data is already bound to process input_loader_kv.1. It cannot also be allocated to process K_writer.1
ERROR: [HLS 200-103] Dataflow error
Synthesis failed.
    while executing
"source run_2019.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [HLS 200-112] Total elapsed time: 6820.03 seconds; peak allocated memory: 642.961 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Sep 13 12:07:12 2023...
