// Seed: 3628563434
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output tri0 id_3
);
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input uwire id_2,
    output tri1 id_3
);
  wire id_5;
  module_0(
      id_2, id_2, id_3, id_3
  );
  wire id_6;
endmodule
module module_2 (
    input  wand  id_0,
    output tri0  id_1,
    output logic id_2,
    output wire  id_3,
    output wor   id_4,
    input  logic id_5,
    input  wand  id_6
);
  initial begin
    id_2 <= 1'b0;
  end
  wire id_8;
  wire id_9;
  id_10(
      1'h0, id_0, id_4
  );
  initial id_2 = id_5;
  module_0(
      id_6, id_0, id_4, id_1
  );
  assign id_3 = 1;
endmodule
