<stg><name>encrypt</name>


<trans_list>

<trans id="478" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="5" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="9" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="12" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="16" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="19" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="20" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="23" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="34" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="35" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="38" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="39" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="40" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="41" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="42" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="43" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="44" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="46" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="47" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %PlainText) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %CipherText) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @encrypt_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="64">
<![CDATA[
:3  %StateArray = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="StateArray"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %StateArray_addr = getelementptr [16 x i8]* %StateArray, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="StateArray_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %StateArray_addr_1 = getelementptr [16 x i8]* %StateArray, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="StateArray_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %StateArray_addr_2 = getelementptr [16 x i8]* %StateArray, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="StateArray_addr_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %StateArray_addr_3 = getelementptr [16 x i8]* %StateArray, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="StateArray_addr_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %StateArray_addr_4 = getelementptr [16 x i8]* %StateArray, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="StateArray_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %StateArray_addr_5 = getelementptr [16 x i8]* %StateArray, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="StateArray_addr_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %StateArray_addr_6 = getelementptr [16 x i8]* %StateArray, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="StateArray_addr_6"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %StateArray_addr_7 = getelementptr [16 x i8]* %StateArray, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="StateArray_addr_7"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %StateArray_addr_8 = getelementptr [16 x i8]* %StateArray, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="StateArray_addr_8"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %StateArray_addr_9 = getelementptr [16 x i8]* %StateArray, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="StateArray_addr_9"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %StateArray_addr_10 = getelementptr [16 x i8]* %StateArray, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="StateArray_addr_10"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %StateArray_addr_11 = getelementptr [16 x i8]* %StateArray, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="StateArray_addr_11"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
:16  %ExpandedKey = alloca [176 x i8], align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
:17  %StateArrayTmp = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="StateArrayTmp"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln31"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:19  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %CipherText, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %CipherText, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:21  %empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %PlainText, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %PlainText, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln33"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.loopexit9

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit9:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit9.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit9:1  %icmp_ln51 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit9:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit9:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit9:4  br i1 %icmp_ln51, label %.preheader14.preheader, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader15.preheader:0  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="5">
<![CDATA[
.preheader15.preheader:1  %zext_ln52 = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:2  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader15:0  %j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15:1  %icmp_ln52 = icmp eq i3 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15:3  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %icmp_ln52, label %.loopexit9.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln53 = zext i3 %j_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln53 = add i6 %zext_ln52, %zext_ln53

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln53_1 = zext i6 %add_ln53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln53_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Key1_addr = getelementptr [16 x i8]* @Key1, i64 0, i64 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="Key1_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
:5  %Key1_load = load i8* %Key1_addr, align 1

]]></Node>
<StgValue><ssdm name="Key1_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.loopexit9.loopexit:0  br label %.loopexit9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ExpandedKey_addr_4 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
:5  %Key1_load = load i8* %Key1_addr, align 1

]]></Node>
<StgValue><ssdm name="Key1_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %Key1_load, i8* %ExpandedKey_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader14:0  %i1_0 = phi i4 [ %i_9, %5 ], [ 1, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:1  %icmp_ln58 = icmp eq i4 %i1_0, -5

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:3  br i1 %icmp_ln58, label %.preheader13.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %add_ln60 = add i4 %i1_0, -1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2  %tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln60, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln60_1 = or i8 %tmp_1, 7

]]></Node>
<StgValue><ssdm name="or_ln60_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:6  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %or_ln60_1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %ExpandedKey_addr = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %or_ln61 = or i8 %tmp_1, 11

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:9  %tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %or_ln61)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %ExpandedKey_addr_1 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
:19  %ExpandedKey_load = load i8* %ExpandedKey_addr, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
:20  %ExpandedKey_load_1 = load i8* %ExpandedKey_addr_1, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %or_ln62_1 = or i8 %tmp_1, 15

]]></Node>
<StgValue><ssdm name="or_ln62_1"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:14  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %or_ln62_1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %ExpandedKey_addr_2 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %or_ln63 = or i8 %tmp_1, 3

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:17  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %or_ln63)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %ExpandedKey_addr_3 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
:19  %ExpandedKey_load = load i8* %ExpandedKey_addr, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
:20  %ExpandedKey_load_1 = load i8* %ExpandedKey_addr_1, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8">
<![CDATA[
:21  %ExpandedKey_load_2 = load i8* %ExpandedKey_addr_2, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_2"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
:22  %ExpandedKey_load_3 = load i8* %ExpandedKey_addr_3, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln60 = zext i4 %add_ln60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8">
<![CDATA[
:21  %ExpandedKey_load_2 = load i8* %ExpandedKey_addr_2, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_2"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
:22  %ExpandedKey_load_3 = load i8* %ExpandedKey_addr_3, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_3"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="8">
<![CDATA[
:23  %zext_ln66 = zext i8 %ExpandedKey_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %SBox_addr = getelementptr inbounds [256 x i8]* @SBox, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="SBox_addr"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
:25  %SBox_load = load i8* %SBox_addr, align 1

]]></Node>
<StgValue><ssdm name="SBox_load"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
:26  %zext_ln67 = zext i8 %ExpandedKey_load_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %SBox_addr_1 = getelementptr inbounds [256 x i8]* @SBox, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="SBox_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
:28  %TempKeyCol_1 = load i8* %SBox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="TempKeyCol_1"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
:29  %zext_ln68 = zext i8 %ExpandedKey_load_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %SBox_addr_2 = getelementptr inbounds [256 x i8]* @SBox, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="SBox_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8">
<![CDATA[
:31  %TempKeyCol_2 = load i8* %SBox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="TempKeyCol_2"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="8">
<![CDATA[
:32  %zext_ln69 = zext i8 %ExpandedKey_load_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %SBox_addr_3 = getelementptr inbounds [256 x i8]* @SBox, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="SBox_addr_3"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8">
<![CDATA[
:34  %TempKeyCol_3 = load i8* %SBox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="TempKeyCol_3"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %RCon_addr = getelementptr inbounds [10 x i8]* @RCon, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="RCon_addr"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="4">
<![CDATA[
:36  %RCon_load = load i8* %RCon_addr, align 1

]]></Node>
<StgValue><ssdm name="RCon_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %or_ln60 = or i8 %tmp_1, 4

]]></Node>
<StgValue><ssdm name="or_ln60"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:4  %tmp_2_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln60)

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %or_ln62 = or i8 %tmp_1, 12

]]></Node>
<StgValue><ssdm name="or_ln62"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:12  %tmp_5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln62)

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
:25  %SBox_load = load i8* %SBox_addr, align 1

]]></Node>
<StgValue><ssdm name="SBox_load"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
:28  %TempKeyCol_1 = load i8* %SBox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="TempKeyCol_1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8">
<![CDATA[
:31  %TempKeyCol_2 = load i8* %SBox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="TempKeyCol_2"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8">
<![CDATA[
:34  %TempKeyCol_3 = load i8* %SBox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="TempKeyCol_3"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="4">
<![CDATA[
:36  %RCon_load = load i8* %RCon_addr, align 1

]]></Node>
<StgValue><ssdm name="RCon_load"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %TempKeyCol_0 = xor i8 %RCon_load, %SBox_load

]]></Node>
<StgValue><ssdm name="TempKeyCol_0"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:38  %tmp_8 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i1_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39  %or_ln82 = or i8 %tmp_8, 4

]]></Node>
<StgValue><ssdm name="or_ln82"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:40  %tmp_9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln82)

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  %or_ln84 = or i8 %tmp_8, 12

]]></Node>
<StgValue><ssdm name="or_ln84"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:42  %tmp_10_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln84)

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %3

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %TempKeyCol_3_0 = phi i8 [ %TempKeyCol_3, %2 ], [ %TempKeyCol_3_1, %4 ]

]]></Node>
<StgValue><ssdm name="TempKeyCol_3_0"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %TempKeyCol_2_0 = phi i8 [ %TempKeyCol_2, %2 ], [ %TempKeyCol_2_1, %4 ]

]]></Node>
<StgValue><ssdm name="TempKeyCol_2_0"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %TempKeyCol_1_0 = phi i8 [ %TempKeyCol_1, %2 ], [ %TempKeyCol_1_1, %4 ]

]]></Node>
<StgValue><ssdm name="TempKeyCol_1_0"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3  %TempKeyCol_0_0 = phi i8 [ %TempKeyCol_0, %2 ], [ %TempKeyCol_0_1, %4 ]

]]></Node>
<StgValue><ssdm name="TempKeyCol_0_0"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %j2_0 = phi i3 [ 0, %2 ], [ %j_1, %4 ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %icmp_ln75 = icmp eq i3 %j2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %j_1 = add i3 %j2_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln75, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="3">
<![CDATA[
:0  %zext_ln76 = zext i3 %j2_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="1" op_3_bw="3">
<![CDATA[
:1  %tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3(i4 %add_ln60, i1 false, i3 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="8">
<![CDATA[
:2  %zext_ln76_1 = zext i8 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ExpandedKey_addr_5 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_5"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln77 = add i9 %zext_ln76, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="9">
<![CDATA[
:5  %zext_ln77 = zext i9 %add_ln77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ExpandedKey_addr_6 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_6"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %add_ln79 = add i9 %zext_ln76, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %add_ln82 = add i9 %zext_ln76, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:22  %add_ln84 = add i9 %zext_ln76, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
:25  %ExpandedKey_load_4 = load i8* %ExpandedKey_addr_5, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_4"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
:27  %ExpandedKey_load_5 = load i8* %ExpandedKey_addr_6, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_5"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %i_9 = add i4 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %or_ln78 = or i8 %tmp_2, 8

]]></Node>
<StgValue><ssdm name="or_ln78"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:8  %tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %or_ln78)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %ExpandedKey_addr_7 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_7"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="9">
<![CDATA[
:11  %zext_ln79 = zext i9 %add_ln79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %ExpandedKey_addr_8 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_8"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
:25  %ExpandedKey_load_4 = load i8* %ExpandedKey_addr_5, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_4"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %TempKeyCol_0_1 = xor i8 %ExpandedKey_load_4, %TempKeyCol_0_0

]]></Node>
<StgValue><ssdm name="TempKeyCol_0_1"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
:27  %ExpandedKey_load_5 = load i8* %ExpandedKey_addr_6, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_5"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %TempKeyCol_1_1 = xor i8 %ExpandedKey_load_5, %TempKeyCol_1_0

]]></Node>
<StgValue><ssdm name="TempKeyCol_1_1"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8">
<![CDATA[
:29  %ExpandedKey_load_6 = load i8* %ExpandedKey_addr_7, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_6"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8">
<![CDATA[
:31  %ExpandedKey_load_7 = load i8* %ExpandedKey_addr_8, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="1" op_3_bw="3">
<![CDATA[
:13  %tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3(i4 %i1_0, i1 false, i3 %j2_0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="8">
<![CDATA[
:14  %zext_ln81 = zext i8 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %ExpandedKey_addr_9 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_9"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="9">
<![CDATA[
:17  %zext_ln82 = zext i9 %add_ln82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %ExpandedKey_addr_10 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_10"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8">
<![CDATA[
:29  %ExpandedKey_load_6 = load i8* %ExpandedKey_addr_7, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_6"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %TempKeyCol_2_1 = xor i8 %ExpandedKey_load_6, %TempKeyCol_2_0

]]></Node>
<StgValue><ssdm name="TempKeyCol_2_1"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8">
<![CDATA[
:31  %ExpandedKey_load_7 = load i8* %ExpandedKey_addr_8, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_7"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  %TempKeyCol_3_1 = xor i8 %ExpandedKey_load_7, %TempKeyCol_3_0

]]></Node>
<StgValue><ssdm name="TempKeyCol_3_1"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33  store i8 %TempKeyCol_0_1, i8* %ExpandedKey_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  store i8 %TempKeyCol_1_1, i8* %ExpandedKey_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %or_ln83 = or i8 %tmp_9, 8

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:20  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %or_ln83)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %ExpandedKey_addr_11 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_11"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="9">
<![CDATA[
:23  %zext_ln84 = zext i9 %add_ln84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %ExpandedKey_addr_12 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_12"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  store i8 %TempKeyCol_2_1, i8* %ExpandedKey_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  store i8 %TempKeyCol_3_1, i8* %ExpandedKey_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:37  br label %3

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader13:0  %i3_0 = phi i3 [ %i_2, %.preheader13.loopexit ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:1  %icmp_ln88 = icmp eq i3 %i3_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:3  %i_2 = add i3 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %icmp_ln88, label %.preheader11.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader12.preheader:0  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i3_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="5">
<![CDATA[
.preheader12.preheader:1  %zext_ln89 = zext i5 %tmp_s to i6

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:2  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader12:0  %j4_0 = phi i3 [ %j_2, %6 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="j4_0"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:1  %icmp_ln89 = icmp eq i3 %j4_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:3  %j_2 = add i3 %j4_0, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %icmp_ln89, label %.preheader13.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln90 = zext i3 %j4_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln90 = add i6 %zext_ln89, %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln90_1 = zext i6 %add_ln90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln90_1"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %PlainText_addr = getelementptr [16 x i8]* %PlainText, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="PlainText_addr"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="4">
<![CDATA[
:5  %PlainText_load = load i8* %PlainText_addr, align 1

]]></Node>
<StgValue><ssdm name="PlainText_load"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.loopexit:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %StateArray_addr_12 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="StateArray_addr_12"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="4">
<![CDATA[
:5  %PlainText_load = load i8* %PlainText_addr, align 1

]]></Node>
<StgValue><ssdm name="PlainText_load"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:6  store i8 %PlainText_load, i8* %StateArray_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader11:0  %i5_0 = phi i3 [ %i_10, %.preheader11.loopexit ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="i5_0"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:1  %icmp_ln95 = icmp eq i3 %i5_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:3  %i_10 = add i3 %i5_0, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %icmp_ln95, label %.preheader9.preheader, label %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader10.preheader:0  %tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i5_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="5">
<![CDATA[
.preheader10.preheader:1  %zext_ln96 = zext i5 %tmp_11 to i6

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:2  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader10:0  %j6_0 = phi i3 [ %j_3, %7 ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="j6_0"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:1  %icmp_ln96 = icmp eq i3 %j6_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:3  %j_3 = add i3 %j6_0, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:4  br i1 %icmp_ln96, label %.preheader11.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln97 = zext i3 %j6_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln97 = add i6 %zext_ln96, %zext_ln97

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln97_1 = zext i6 %add_ln97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %StateArray_addr_13 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln97_1

]]></Node>
<StgValue><ssdm name="StateArray_addr_13"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ExpandedKey_addr_13 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln97_1

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_13"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8">
<![CDATA[
:5  %ExpandedKey_load_8 = load i8* %ExpandedKey_addr_13, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_8"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="4">
<![CDATA[
:6  %StateArray_load = load i8* %StateArray_addr_13, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.loopexit:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="253" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8">
<![CDATA[
:5  %ExpandedKey_load_8 = load i8* %ExpandedKey_addr_13, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_8"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="4">
<![CDATA[
:6  %StateArray_load = load i8* %StateArray_addr_13, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %xor_ln97 = xor i8 %StateArray_load, %ExpandedKey_load_8

]]></Node>
<StgValue><ssdm name="xor_ln97"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:8  store i8 %xor_ln97, i8* %StateArray_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader9:0  %r_0 = phi i4 [ %r, %13 ], [ 1, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:1  %icmp_ln100 = icmp eq i4 %r_0, -5

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:3  br i1 %icmp_ln100, label %.preheader2.preheader, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader8:0  %i7_0 = phi i3 [ %i_12, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="i7_0"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:1  %icmp_ln102 = icmp eq i3 %i7_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:3  %i_12 = add i3 %i7_0, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %icmp_ln102, label %9, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader7.preheader:0  %tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i7_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="5">
<![CDATA[
.preheader7.preheader:1  %zext_ln103 = zext i5 %tmp_13 to i6

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:2  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="4">
<![CDATA[
:0  %x = load i8* %StateArray_addr, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="4">
<![CDATA[
:1  %StateArray_load_2 = load i8* %StateArray_addr_1, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader7:0  %j8_0 = phi i3 [ %j_5, %8 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="j8_0"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:1  %icmp_ln103 = icmp eq i3 %j8_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:3  %j_5 = add i3 %j8_0, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %icmp_ln103, label %.preheader8.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln104_1 = zext i3 %j8_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln104 = add i6 %zext_ln103, %zext_ln104_1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln104_2 = zext i6 %add_ln104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %StateArray_addr_15 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="StateArray_addr_15"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="4">
<![CDATA[
:4  %StateArray_load_14 = load i8* %StateArray_addr_15, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_14"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.loopexit:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="285" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="4">
<![CDATA[
:4  %StateArray_load_14 = load i8* %StateArray_addr_15, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_14"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="8">
<![CDATA[
:5  %zext_ln104 = zext i8 %StateArray_load_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %SBox_addr_4 = getelementptr inbounds [256 x i8]* @SBox, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="SBox_addr_4"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8">
<![CDATA[
:7  %SBox_load_4 = load i8* %SBox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="SBox_load_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="289" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8">
<![CDATA[
:7  %SBox_load_4 = load i8* %SBox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="SBox_load_4"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:8  store i8 %SBox_load_4, i8* %StateArray_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="292" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="4">
<![CDATA[
:0  %x = load i8* %StateArray_addr, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="4">
<![CDATA[
:1  %StateArray_load_2 = load i8* %StateArray_addr_1, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_2"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="4">
<![CDATA[
:3  %StateArray_load_3 = load i8* %StateArray_addr_2, align 2

]]></Node>
<StgValue><ssdm name="StateArray_load_3"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="4">
<![CDATA[
:5  %StateArray_load_4 = load i8* %StateArray_addr_3, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="296" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="4">
<![CDATA[
:3  %StateArray_load_3 = load i8* %StateArray_addr_2, align 2

]]></Node>
<StgValue><ssdm name="StateArray_load_3"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="4">
<![CDATA[
:5  %StateArray_load_4 = load i8* %StateArray_addr_3, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_4"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="4">
<![CDATA[
:8  %x_1 = load i8* %StateArray_addr_4, align 8

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="4">
<![CDATA[
:9  %StateArray_load_6 = load i8* %StateArray_addr_5, align 2

]]></Node>
<StgValue><ssdm name="StateArray_load_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="300" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="4">
<![CDATA[
:8  %x_1 = load i8* %StateArray_addr_4, align 8

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="4">
<![CDATA[
:9  %StateArray_load_6 = load i8* %StateArray_addr_5, align 2

]]></Node>
<StgValue><ssdm name="StateArray_load_6"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="4">
<![CDATA[
:12  %x_2 = load i8* %StateArray_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="4">
<![CDATA[
:13  %StateArray_load_8 = load i8* %StateArray_addr_7, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="304" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="4">
<![CDATA[
:12  %x_2 = load i8* %StateArray_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="4">
<![CDATA[
:13  %StateArray_load_8 = load i8* %StateArray_addr_7, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_8"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="4">
<![CDATA[
:16  %x_3 = load i8* %StateArray_addr_8, align 1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="4">
<![CDATA[
:17  %StateArray_load_10 = load i8* %StateArray_addr_9, align 2

]]></Node>
<StgValue><ssdm name="StateArray_load_10"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="308" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="4">
<![CDATA[
:16  %x_3 = load i8* %StateArray_addr_8, align 1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="4">
<![CDATA[
:17  %StateArray_load_10 = load i8* %StateArray_addr_9, align 2

]]></Node>
<StgValue><ssdm name="StateArray_load_10"/></StgValue>
</operation>

<operation id="310" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="4">
<![CDATA[
:19  %StateArray_load_11 = load i8* %StateArray_addr_10, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_11"/></StgValue>
</operation>

<operation id="311" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="4">
<![CDATA[
:21  %StateArray_load_12 = load i8* %StateArray_addr_11, align 4

]]></Node>
<StgValue><ssdm name="StateArray_load_12"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="312" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:2  store i8 %StateArray_load_2, i8* %StateArray_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:4  store i8 %StateArray_load_3, i8* %StateArray_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="4">
<![CDATA[
:19  %StateArray_load_11 = load i8* %StateArray_addr_10, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_11"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="4">
<![CDATA[
:21  %StateArray_load_12 = load i8* %StateArray_addr_11, align 4

]]></Node>
<StgValue><ssdm name="StateArray_load_12"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="316" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:6  store i8 %StateArray_load_4, i8* %StateArray_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="317" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:7  store i8 %x, i8* %StateArray_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="318" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:10  store i8 %StateArray_load_6, i8* %StateArray_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:11  store i8 %x_1, i8* %StateArray_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="320" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:14  store i8 %StateArray_load_8, i8* %StateArray_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="321" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:15  store i8 %x_2, i8* %StateArray_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="322" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:18  store i8 %StateArray_load_10, i8* %StateArray_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="323" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:20  store i8 %StateArray_load_11, i8* %StateArray_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="324" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:22  store i8 %StateArray_load_12, i8* %StateArray_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="325" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:23  store i8 %x_3, i8* %StateArray_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="326" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %icmp_ln128 = icmp eq i4 %r_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="327" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:25  br i1 %icmp_ln128, label %.loopexit, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="328" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="329" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader6:0  %i9_0 = phi i3 [ %i_13, %10 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="i9_0"/></StgValue>
</operation>

<operation id="330" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:1  %icmp_ln132 = icmp eq i3 %i9_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="331" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="332" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:3  %i_13 = add i3 %i9_0, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="333" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln132, label %.preheader5.preheader, label %10

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="334" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln133 = zext i3 %i9_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="335" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %StateArray_addr_16 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="StateArray_addr_16"/></StgValue>
</operation>

<operation id="336" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %xor_ln133_6 = xor i3 %i9_0, -4

]]></Node>
<StgValue><ssdm name="xor_ln133_6"/></StgValue>
</operation>

<operation id="337" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="3">
<![CDATA[
:3  %zext_ln133_1 = zext i3 %xor_ln133_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_1"/></StgValue>
</operation>

<operation id="338" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %StateArray_addr_17 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="StateArray_addr_17"/></StgValue>
</operation>

<operation id="339" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="4">
<![CDATA[
:14  %StateArray_load_15 = load i8* %StateArray_addr_16, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_15"/></StgValue>
</operation>

<operation id="340" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="4">
<![CDATA[
:18  %StateArray_load_16 = load i8* %StateArray_addr_17, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_16"/></StgValue>
</operation>

<operation id="341" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="342" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:5  %tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %i9_0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="343" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %StateArray_addr_18 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="StateArray_addr_18"/></StgValue>
</operation>

<operation id="344" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="3">
<![CDATA[
:7  %sext_ln133 = sext i3 %xor_ln133_6 to i4

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="345" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="4">
<![CDATA[
:8  %zext_ln133_2 = zext i4 %sext_ln133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133_2"/></StgValue>
</operation>

<operation id="346" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %StateArray_addr_19 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln133_2

]]></Node>
<StgValue><ssdm name="StateArray_addr_19"/></StgValue>
</operation>

<operation id="347" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="4">
<![CDATA[
:14  %StateArray_load_15 = load i8* %StateArray_addr_16, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_15"/></StgValue>
</operation>

<operation id="348" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %shl_ln133 = shl i8 %StateArray_load_15, 1

]]></Node>
<StgValue><ssdm name="shl_ln133"/></StgValue>
</operation>

<operation id="349" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:16  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_15, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="350" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:17  %select_ln133 = select i1 %tmp_15, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln133"/></StgValue>
</operation>

<operation id="351" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="4">
<![CDATA[
:18  %StateArray_load_16 = load i8* %StateArray_addr_17, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_16"/></StgValue>
</operation>

<operation id="352" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %shl_ln133_1 = shl i8 %StateArray_load_16, 1

]]></Node>
<StgValue><ssdm name="shl_ln133_1"/></StgValue>
</operation>

<operation id="353" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:20  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_16, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="354" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:21  %select_ln133_1 = select i1 %tmp_16, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln133_1"/></StgValue>
</operation>

<operation id="355" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="4">
<![CDATA[
:22  %StateArray_load_17 = load i8* %StateArray_addr_18, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_17"/></StgValue>
</operation>

<operation id="356" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="4">
<![CDATA[
:23  %StateArray_load_18 = load i8* %StateArray_addr_19, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_18"/></StgValue>
</operation>

<operation id="357" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %xor_ln133_2 = xor i8 %select_ln133, %shl_ln133

]]></Node>
<StgValue><ssdm name="xor_ln133_2"/></StgValue>
</operation>

<operation id="358" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  %xor_ln133_3 = xor i8 %shl_ln133_1, %select_ln133_1

]]></Node>
<StgValue><ssdm name="xor_ln133_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="359" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %StateArrayTmp_addr = getelementptr [16 x i8]* %StateArrayTmp, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="StateArrayTmp_addr"/></StgValue>
</operation>

<operation id="360" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %StateArrayTmp_addr_1 = getelementptr [16 x i8]* %StateArrayTmp, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="StateArrayTmp_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="4">
<![CDATA[
:22  %StateArray_load_17 = load i8* %StateArray_addr_18, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_17"/></StgValue>
</operation>

<operation id="362" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="4">
<![CDATA[
:23  %StateArray_load_18 = load i8* %StateArray_addr_19, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_18"/></StgValue>
</operation>

<operation id="363" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24  %xor_ln133 = xor i8 %StateArray_load_17, %StateArray_load_18

]]></Node>
<StgValue><ssdm name="xor_ln133"/></StgValue>
</operation>

<operation id="364" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %xor_ln133_1 = xor i8 %xor_ln133, %StateArray_load_16

]]></Node>
<StgValue><ssdm name="xor_ln133_1"/></StgValue>
</operation>

<operation id="365" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %xor_ln133_4 = xor i8 %xor_ln133_3, %xor_ln133_2

]]></Node>
<StgValue><ssdm name="xor_ln133_4"/></StgValue>
</operation>

<operation id="366" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %xor_ln133_5 = xor i8 %xor_ln133_4, %xor_ln133_1

]]></Node>
<StgValue><ssdm name="xor_ln133_5"/></StgValue>
</operation>

<operation id="367" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:30  store i8 %xor_ln133_5, i8* %StateArrayTmp_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="368" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  %shl_ln136 = shl i8 %StateArray_load_17, 1

]]></Node>
<StgValue><ssdm name="shl_ln136"/></StgValue>
</operation>

<operation id="369" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:32  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="370" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:33  %select_ln136 = select i1 %tmp_17, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>

<operation id="371" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %xor_ln136 = xor i8 %xor_ln133, %StateArray_load_15

]]></Node>
<StgValue><ssdm name="xor_ln136"/></StgValue>
</operation>

<operation id="372" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %xor_ln136_1 = xor i8 %shl_ln136, %select_ln136

]]></Node>
<StgValue><ssdm name="xor_ln136_1"/></StgValue>
</operation>

<operation id="373" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  %xor_ln136_2 = xor i8 %xor_ln136_1, %xor_ln133_3

]]></Node>
<StgValue><ssdm name="xor_ln136_2"/></StgValue>
</operation>

<operation id="374" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %xor_ln136_3 = xor i8 %xor_ln136_2, %xor_ln136

]]></Node>
<StgValue><ssdm name="xor_ln136_3"/></StgValue>
</operation>

<operation id="375" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:38  store i8 %xor_ln136_3, i8* %StateArrayTmp_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="376" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39  %shl_ln139 = shl i8 %StateArray_load_18, 1

]]></Node>
<StgValue><ssdm name="shl_ln139"/></StgValue>
</operation>

<operation id="377" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:40  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %StateArray_load_18, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="378" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:41  %select_ln139 = select i1 %tmp_18, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln139"/></StgValue>
</operation>

<operation id="379" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42  %xor_ln139 = xor i8 %StateArray_load_15, %StateArray_load_18

]]></Node>
<StgValue><ssdm name="xor_ln139"/></StgValue>
</operation>

<operation id="380" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43  %xor_ln139_1 = xor i8 %xor_ln139, %StateArray_load_16

]]></Node>
<StgValue><ssdm name="xor_ln139_1"/></StgValue>
</operation>

<operation id="381" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44  %xor_ln139_2 = xor i8 %shl_ln139, %select_ln139

]]></Node>
<StgValue><ssdm name="xor_ln139_2"/></StgValue>
</operation>

<operation id="382" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %xor_ln139_3 = xor i8 %xor_ln139_2, %xor_ln136_1

]]></Node>
<StgValue><ssdm name="xor_ln139_3"/></StgValue>
</operation>

<operation id="383" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:46  %xor_ln139_4 = xor i8 %xor_ln139_3, %xor_ln139_1

]]></Node>
<StgValue><ssdm name="xor_ln139_4"/></StgValue>
</operation>

<operation id="384" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:48  %xor_ln142 = xor i8 %StateArray_load_16, %StateArray_load_17

]]></Node>
<StgValue><ssdm name="xor_ln142"/></StgValue>
</operation>

<operation id="385" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:49  %xor_ln142_1 = xor i8 %xor_ln142, %StateArray_load_15

]]></Node>
<StgValue><ssdm name="xor_ln142_1"/></StgValue>
</operation>

<operation id="386" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  %xor_ln142_2 = xor i8 %xor_ln139_2, %xor_ln133_2

]]></Node>
<StgValue><ssdm name="xor_ln142_2"/></StgValue>
</operation>

<operation id="387" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:51  %xor_ln142_3 = xor i8 %xor_ln142_2, %xor_ln142_1

]]></Node>
<StgValue><ssdm name="xor_ln142_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="388" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %StateArrayTmp_addr_2 = getelementptr [16 x i8]* %StateArrayTmp, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="StateArrayTmp_addr_2"/></StgValue>
</operation>

<operation id="389" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %StateArrayTmp_addr_3 = getelementptr [16 x i8]* %StateArrayTmp, i64 0, i64 %zext_ln133_2

]]></Node>
<StgValue><ssdm name="StateArrayTmp_addr_3"/></StgValue>
</operation>

<operation id="390" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:47  store i8 %xor_ln139_4, i8* %StateArrayTmp_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="391" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:52  store i8 %xor_ln142_3, i8* %StateArrayTmp_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="392" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
:53  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="393" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader5:0  %i10_0 = phi i3 [ %i_14, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="i10_0"/></StgValue>
</operation>

<operation id="394" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:1  %icmp_ln148 = icmp eq i3 %i10_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="395" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="396" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:3  %i_14 = add i3 %i10_0, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="397" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln148, label %.loopexit.loopexit, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="398" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader4.preheader:0  %tmp_19 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i10_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="399" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="5">
<![CDATA[
.preheader4.preheader:1  %zext_ln149 = zext i5 %tmp_19 to i6

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="400" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="401" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="402" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.loopexit:0  %tmp_20 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %r_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="403" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="6">
<![CDATA[
.loopexit:1  %zext_ln156 = zext i6 %tmp_20 to i7

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="404" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:2  br label %.loopexit8

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="405" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4:0  %j11_0 = phi i3 [ %j_6, %11 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="j11_0"/></StgValue>
</operation>

<operation id="406" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:1  %icmp_ln149 = icmp eq i3 %j11_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="407" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="408" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:3  %j_6 = add i3 %j11_0, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="409" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln149, label %.preheader5.loopexit, label %11

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="410" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln150 = zext i3 %j11_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="411" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln150 = add i6 %zext_ln149, %zext_ln150

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="412" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln150_1 = zext i6 %add_ln150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln150_1"/></StgValue>
</operation>

<operation id="413" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %StateArrayTmp_addr_4 = getelementptr [16 x i8]* %StateArrayTmp, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="StateArrayTmp_addr_4"/></StgValue>
</operation>

<operation id="414" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="4">
<![CDATA[
:5  %StateArrayTmp_load = load i8* %StateArrayTmp_addr_4, align 1

]]></Node>
<StgValue><ssdm name="StateArrayTmp_load"/></StgValue>
</operation>

<operation id="415" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="416" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %StateArray_addr_20 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="StateArray_addr_20"/></StgValue>
</operation>

<operation id="417" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="4">
<![CDATA[
:5  %StateArrayTmp_load = load i8* %StateArrayTmp_addr_4, align 1

]]></Node>
<StgValue><ssdm name="StateArrayTmp_load"/></StgValue>
</operation>

<operation id="418" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:6  store i8 %StateArrayTmp_load, i8* %StateArray_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="419" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="420" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit8:0  %i12_0 = phi i3 [ 0, %.loopexit ], [ %i_15, %.loopexit8.loopexit ]

]]></Node>
<StgValue><ssdm name="i12_0"/></StgValue>
</operation>

<operation id="421" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit8:1  %icmp_ln156 = icmp eq i3 %i12_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="422" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit8:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="423" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit8:3  %i_15 = add i3 %i12_0, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="424" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit8:4  br i1 %icmp_ln156, label %13, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="425" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="7" op_0_bw="3">
<![CDATA[
.preheader3.preheader:0  %zext_ln158 = zext i3 %i12_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="426" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader3.preheader:1  %tmp_21 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i12_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="427" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="5">
<![CDATA[
.preheader3.preheader:2  %zext_ln158_1 = zext i5 %tmp_21 to i6

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="428" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3.preheader:3  %add_ln158 = add i7 %zext_ln158, %zext_ln156

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="429" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader3.preheader:4  %tmp_28_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln158, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="430" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:5  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="431" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r = add i4 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="432" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="433" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3:0  %j13_0 = phi i3 [ %j_7, %12 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="j13_0"/></StgValue>
</operation>

<operation id="434" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:1  %icmp_ln157 = icmp eq i3 %j13_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="435" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="436" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:3  %j_7 = add i3 %j13_0, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="437" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln157, label %.loopexit8.loopexit, label %12

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="438" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="3">
<![CDATA[
:0  %zext_ln158_2 = zext i3 %j13_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln158_2"/></StgValue>
</operation>

<operation id="439" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="3">
<![CDATA[
:1  %zext_ln158_3 = zext i3 %j13_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln158_3"/></StgValue>
</operation>

<operation id="440" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln158_1 = add i6 %zext_ln158_1, %zext_ln158_3

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>

<operation id="441" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln158_4 = zext i6 %add_ln158_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_4"/></StgValue>
</operation>

<operation id="442" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %StateArray_addr_21 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="StateArray_addr_21"/></StgValue>
</operation>

<operation id="443" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln158_2 = add i9 %tmp_28_cast, %zext_ln158_2

]]></Node>
<StgValue><ssdm name="add_ln158_2"/></StgValue>
</operation>

<operation id="444" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="9">
<![CDATA[
:6  %zext_ln158_5 = zext i9 %add_ln158_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_5"/></StgValue>
</operation>

<operation id="445" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %ExpandedKey_addr_14 = getelementptr [176 x i8]* %ExpandedKey, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="ExpandedKey_addr_14"/></StgValue>
</operation>

<operation id="446" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8">
<![CDATA[
:8  %ExpandedKey_load_9 = load i8* %ExpandedKey_addr_14, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_9"/></StgValue>
</operation>

<operation id="447" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="4">
<![CDATA[
:9  %StateArray_load_19 = load i8* %StateArray_addr_21, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_19"/></StgValue>
</operation>

<operation id="448" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
.loopexit8.loopexit:0  br label %.loopexit8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="449" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8">
<![CDATA[
:8  %ExpandedKey_load_9 = load i8* %ExpandedKey_addr_14, align 1

]]></Node>
<StgValue><ssdm name="ExpandedKey_load_9"/></StgValue>
</operation>

<operation id="450" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="4">
<![CDATA[
:9  %StateArray_load_19 = load i8* %StateArray_addr_21, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_19"/></StgValue>
</operation>

<operation id="451" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %xor_ln158 = xor i8 %StateArray_load_19, %ExpandedKey_load_9

]]></Node>
<StgValue><ssdm name="xor_ln158"/></StgValue>
</operation>

<operation id="452" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:11  store i8 %xor_ln158, i8* %StateArray_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="453" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="454" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0  %i14_0 = phi i3 [ %i_11, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i14_0"/></StgValue>
</operation>

<operation id="455" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:1  %icmp_ln161 = icmp eq i3 %i14_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="456" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="457" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3  %i_11 = add i3 %i14_0, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="458" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln161, label %15, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="459" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i14_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="460" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %zext_ln162 = zext i5 %tmp_12 to i6

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="461" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="462" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln167"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="463" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %j15_0 = phi i3 [ %j_4, %14 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j15_0"/></StgValue>
</operation>

<operation id="464" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln162 = icmp eq i3 %j15_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="465" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="466" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %j_4 = add i3 %j15_0, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="467" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln162, label %.preheader2.loopexit, label %14

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="468" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln163 = zext i3 %j15_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="469" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln163 = add i6 %zext_ln162, %zext_ln163

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="470" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln163_1 = zext i6 %add_ln163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="471" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %StateArray_addr_14 = getelementptr [16 x i8]* %StateArray, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="StateArray_addr_14"/></StgValue>
</operation>

<operation id="472" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="4">
<![CDATA[
:5  %StateArray_load_13 = load i8* %StateArray_addr_14, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_13"/></StgValue>
</operation>

<operation id="473" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="474" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %CipherText_addr = getelementptr [16 x i8]* %CipherText, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="CipherText_addr"/></StgValue>
</operation>

<operation id="475" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="4">
<![CDATA[
:5  %StateArray_load_13 = load i8* %StateArray_addr_14, align 1

]]></Node>
<StgValue><ssdm name="StateArray_load_13"/></StgValue>
</operation>

<operation id="476" st_id="47" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:6  store i8 %StateArray_load_13, i8* %CipherText_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="477" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
