// Seed: 3592171325
`timescale 1ps / 1 ps
module module_0;
  logic id_1;
endmodule
module module_1 (
    input id_1,
    input id_2
);
  assign id_2 = 1;
  assign id_1 = id_1;
endmodule
`timescale 1ps / 1ps
