<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: boards/common/kw41z/include/periph_conf_common.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:23 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('kw41z_2include_2periph__conf__common_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">periph_conf_common.h</div></div>
</div><!--header-->
<div class="contents">
<a href="kw41z_2include_2periph__conf__common_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (C) 2017 Eistec AB</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser General</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * Public License v2.1. See the file LICENSE in the top level directory for more</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * details.</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#ifndef PERIPH_CONF_COMMON_H</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define PERIPH_CONF_COMMON_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;periph_cpu.h&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>{</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">static</span> <span class="keyword">const</span> clock_config_t clock_config = {</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="comment">/*</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">     * This configuration results in the system running with the internal clock</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">     * with the following clock frequencies:</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">     * Core:  48 MHz</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">     * Bus:   24 MHz</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">     * Flash: 24 MHz</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">     */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    .clkdiv1            = SIM_CLKDIV1_OUTDIV1(0) | SIM_CLKDIV1_OUTDIV4(1),</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <span class="comment">/* unsure if this RTC load cap configuration is correct, but it matches the</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">     * settings used by the example code in the NXP provided SDK */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    .rtc_clc            = 0,</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    <span class="comment">/* Use the 32 kHz oscillator as ERCLK32K. Note that the values here have a</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">     * different mapping for the KW41Z than the values used in the Kinetis K series */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    .osc32ksel          = SIM_SOPT1_OSC32KSEL(0),</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    .clock_flags =</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>        KINETIS_CLOCK_OSC0_EN | <span class="comment">/* Enable RSIM oscillator */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>        KINETIS_CLOCK_RTCOSC_EN |</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>        KINETIS_CLOCK_USE_FAST_IRC |</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>        KINETIS_CLOCK_MCGIRCLK_EN | <span class="comment">/* Used for LPUART clocking */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>        KINETIS_CLOCK_MCGIRCLK_STOP_EN |</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>        0,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="comment">/* Using FEI mode by default, the external crystal settings below are only</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">     * used if mode is changed to an external mode (PEE, FBE, or FEE) */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    .default_mode       = KINETIS_MCG_MODE_FEI,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <span class="comment">/* The crystal connected to RSIM OSC is 32 MHz */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    .erc_range          = KINETIS_MCG_ERC_RANGE_VERY_HIGH,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    .osc_clc            = 0, <span class="comment">/* no load cap configuration */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    .oscsel             = MCG_C7_OSCSEL(0), <span class="comment">/* Use RSIM for external clock */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    .fcrdiv             = MCG_SC_FCRDIV(0), <span class="comment">/* Fast IRC divide by 1 =&gt; 4 MHz */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    .fll_frdiv          = MCG_C1_FRDIV(0b101), <span class="comment">/* Divide by 1024 */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    .fll_factor_fei     = KINETIS_MCG_FLL_FACTOR_1464, <span class="comment">/* FEI FLL freq = 48 MHz */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    .fll_factor_fee     = KINETIS_MCG_FLL_FACTOR_1280, <span class="comment">/* FEE FLL freq = 40 MHz */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>};</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* Radio xtal frequency, either 32 MHz or 26 MHz */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define CLOCK_RADIOXTAL              (32000000ul)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/* CPU core clock, the MCG clock output frequency */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define CLOCK_CORECLOCK              (48000000ul)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define CLOCK_BUSCLOCK               (CLOCK_CORECLOCK / 2)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define CLOCK_MCGIRCLK               (4000000ul)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define PIT_NUMOF               (1U)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define PIT_CONFIG {                 \</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">        {                            \</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">            .prescaler_ch = 0,       \</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">            .count_ch = 1,           \</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">        },                           \</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">    }</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define LPTMR_NUMOF             (1U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#define LPTMR_CONFIG { \</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">        { \</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">            .dev = LPTMR0, \</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">            .irqn = LPTMR0_IRQn, \</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">            .src = 2, \</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">            .base_freq = 32768u, \</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">        } \</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">    }</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define TIMER_NUMOF             ((PIT_NUMOF) + (LPTMR_NUMOF))</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define PIT_BASECLOCK           (CLOCK_BUSCLOCK)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define LPTMR_ISR_0             isr_lptmr0</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_struct" href="structuart__conf__t.html">uart_conf_t</a> <a class="code hl_variable" href="esp32x_2include_2periph__conf__common_8h.html#a1643cfc64589407fb96b4cbf908689a5">uart_config</a>[] = {</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    {</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>        .dev    = LPUART0,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>        .freq   = CLOCK_MCGIRCLK,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>        .pin_rx = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>,  6),</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>        .pin_tx = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>,  7),</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>        .pcr_rx = PORT_PCR_MUX(4),</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>        .pcr_tx = PORT_PCR_MUX(4),</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>        .irqn   = LPUART0_IRQn,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>        .scgc_addr = &amp;SIM-&gt;SCGC5,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>        .scgc_bit = SIM_SCGC5_LPUART0_SHIFT,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>        .mode   = <a class="code hl_enumvalue" href="kinetis_2include_2periph__cpu_8h.html#a93f7c73d772490ab4d22bda8fd0aa5a6a43b180fd72d57fef721063fdad5065b1">UART_MODE_8N1</a>,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>        .type   = <a class="code hl_enumvalue" href="kinetis_2include_2periph__cpu_8h.html#a5df130ef5152041e30a95957a5e4ca64a8784937474269f0e7b8a3115c63925cc">KINETIS_LPUART</a>,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    },</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>};</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define UART_NUMOF          ARRAY_SIZE(uart_config)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define LPUART_0_ISR        isr_lpuart0</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/* Use MCGIRCLK (internal reference 4 MHz clock) */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define LPUART_0_SRC        3</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="keyword">static</span> <span class="keyword">const</span> uint32_t spi_clk_config[] = {</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    (</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>        SPI_CTAR_PBR(2) | SPI_CTAR_BR(5) |          <span class="comment">/* -&gt; 100000Hz */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>        SPI_CTAR_PCSSCK(2) | SPI_CTAR_CSSCK(4) |</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>        SPI_CTAR_PASC(2) | SPI_CTAR_ASC(4) |</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>        SPI_CTAR_PDT(2) | SPI_CTAR_DT(4)</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    ),</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    (</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>        SPI_CTAR_PBR(2) | SPI_CTAR_BR(3) |          <span class="comment">/* -&gt; 400000Hz */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>        SPI_CTAR_PCSSCK(2) | SPI_CTAR_CSSCK(2) |</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>        SPI_CTAR_PASC(2) | SPI_CTAR_ASC(2) |</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>        SPI_CTAR_PDT(2) | SPI_CTAR_DT(2)</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    ),</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    (</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>        SPI_CTAR_PBR(0) | SPI_CTAR_BR(3) |          <span class="comment">/* -&gt; 1000000Hz */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>        SPI_CTAR_PCSSCK(0) | SPI_CTAR_CSSCK(3) |</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>        SPI_CTAR_PASC(0) | SPI_CTAR_ASC(3) |</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>        SPI_CTAR_PDT(0) | SPI_CTAR_DT(3)</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    ),</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    (</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>        SPI_CTAR_PBR(0) | SPI_CTAR_BR(0) |          <span class="comment">/* -&gt; 4000000Hz */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>        SPI_CTAR_PCSSCK(0) | SPI_CTAR_CSSCK(1) |</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>        SPI_CTAR_PASC(0) | SPI_CTAR_ASC(1) |</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>        SPI_CTAR_PDT(0) | SPI_CTAR_DT(1)</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    ),</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    (</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>        SPI_CTAR_PBR(0) | SPI_CTAR_BR(0) |          <span class="comment">/* -&gt; 4000000Hz */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>        SPI_CTAR_PCSSCK(0) | SPI_CTAR_CSSCK(0) |</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>        SPI_CTAR_PASC(0) | SPI_CTAR_ASC(0) |</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        SPI_CTAR_PDT(0) | SPI_CTAR_DT(0)</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    )</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>};</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define KINETIS_TRNG                TRNG</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>}</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#endif </span><span class="comment">/* PERIPH_CONF_COMMON_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aatmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a></div><div class="ttdeci">@ PORT_C</div><div class="ttdoc">port C</div><div class="ttdef"><b>Definition</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00049">periph_cpu.h:49</a></div></div>
<div class="ttc" id="aatmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro.</div><div class="ttdef"><b>Definition</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="aesp32x_2include_2periph__conf__common_8h_html_a1643cfc64589407fb96b4cbf908689a5"><div class="ttname"><a href="esp32x_2include_2periph__conf__common_8h.html#a1643cfc64589407fb96b4cbf908689a5">uart_config</a></div><div class="ttdeci">static const uart_conf_t uart_config[]</div><div class="ttdoc">Static array with configuration for declared UART devices.</div><div class="ttdef"><b>Definition</b> <a href="esp32x_2include_2periph__conf__common_8h_source.html#l00355">periph_conf_common.h:355</a></div></div>
<div class="ttc" id="akinetis_2include_2periph__cpu_8h_html_a5df130ef5152041e30a95957a5e4ca64a8784937474269f0e7b8a3115c63925cc"><div class="ttname"><a href="kinetis_2include_2periph__cpu_8h.html#a5df130ef5152041e30a95957a5e4ca64a8784937474269f0e7b8a3115c63925cc">KINETIS_LPUART</a></div><div class="ttdeci">@ KINETIS_LPUART</div><div class="ttdoc">Kinetis Low-power UART (LPUART) module type.</div><div class="ttdef"><b>Definition</b> <a href="kinetis_2include_2periph__cpu_8h_source.html#l00539">periph_cpu.h:539</a></div></div>
<div class="ttc" id="akinetis_2include_2periph__cpu_8h_html_a93f7c73d772490ab4d22bda8fd0aa5a6a43b180fd72d57fef721063fdad5065b1"><div class="ttname"><a href="kinetis_2include_2periph__cpu_8h.html#a93f7c73d772490ab4d22bda8fd0aa5a6a43b180fd72d57fef721063fdad5065b1">UART_MODE_8N1</a></div><div class="ttdeci">@ UART_MODE_8N1</div><div class="ttdoc">8 data bits, no parity, 1 stop bit</div><div class="ttdef"><b>Definition</b> <a href="kinetis_2include_2periph__cpu_8h_source.html#l00294">periph_cpu.h:294</a></div></div>
<div class="ttc" id="astructuart__conf__t_html"><div class="ttname"><a href="structuart__conf__t.html">uart_conf_t</a></div><div class="ttdoc">UART device configuration.</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00218">periph_cpu.h:218</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
