[{"commit":{"message":"use divu instead of quick path opt; use explicit param for is_signed instead of default value(true)"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_arith_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"319be70a5af4d21f52c6b1d24dbb8f441bed8631"},{"commit":{"message":"Modify tests to run for riscv64"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/intrinsics\/TestIntegerUnsignedDivMod.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/intrinsics\/TestLongUnsignedDivMod.java"}],"sha":"1d276b319e212943bba25e2cefb99440ebaa1367"},{"commit":{"message":"reuse riscv_enc_divuw and corrected_idiv"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"60f55bf0510d92c48388e9d50c7cfbb5baa18aa1"},{"commit":{"message":"space and comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"16dea54d71878f1ed5a5a419e46290c304f1037e"},{"commit":{"message":"Initial commit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"4295702914363c249b92b6c5d97297cc27ac0010"}]