C:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/ml_inference/convolution_calc.sv {2 {vlog -work work -sv -stats=none C:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/ml_inference/convolution_calc.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module convolution_calc
** Warning: C:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/ml_inference/convolution_calc.sv(100): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.

Top level modules:
	convolution_calc

} {} {}} C:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv {1 {vlog -work work -sv -stats=none C:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fp_add_tree

Top level modules:
	--none--

} {} {}} C:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/fp_common/zero_count.sv {1 {vlog -work work -sv -stats=none C:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/fp_common/zero_count.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module zero_count

Top level modules:
	zero_count

} {} {}} C:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv {1 {vlog -work work -sv -stats=none C:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fp_mlt

Top level modules:
	fp_mlt

} {} {}}
