// Seed: 3796827284
module module_0 (
    input wire id_0,
    output tri1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply1 id_4
);
  wire [1 : 1] id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wand id_2
    , id_28,
    input tri1 id_3,
    output wor id_4,
    input wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    output uwire id_8,
    input tri1 id_9,
    output supply0 id_10,
    input tri id_11
    , id_29,
    output wand id_12,
    input uwire id_13,
    input tri id_14,
    output tri id_15,
    input wor id_16,
    input tri id_17,
    input tri1 id_18,
    output supply1 id_19,
    input wire id_20,
    input tri1 id_21,
    output uwire id_22,
    output wire id_23,
    input wire id_24,
    input wand id_25,
    input uwire id_26
);
  always id_29 = 1;
  wire id_30;
  wire id_31;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_5,
      id_15,
      id_13
  );
  assign id_28 = -1;
endmodule
