# Workspace_RTL_GDS_RV_SoC

<div align="center">
<b>This repository contains documentation of my weekly progress for INDIA RISC-V SoC Tapeout Program.</b>
</div>


-------------------------------


<div align="center">
  INDIA RISC-V SoC Tapeout Program a great initiative by <a href="https://www.vlsisystemdesign.com/" target="_blank">VLSI System Design</a>.
  
 
  My objective is to get practical exposure on Complete flow of a chip design i.e RTL-to-GDS and finally Chip Fabrication, form this program.
  
  As the program progresses, I'll keep updating this repo with my latest key takeaways from this program.
</div>



--------------------------------------
## Acknowledgement

Special thanks to [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) and team [VSD](https://www.linkedin.com/company/vlsi-system-design/) for this opportunity.

--------------------------------------
<div align="center">
<b>Arjun Saibya</b>
</div>
