

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:54:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanhDouble
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.442 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   197125|   197125|  1.270 ms|  1.270 ms|  197126|  197126|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                         |                               |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_main_Pipeline_VITIS_LOOP_31_1_fu_42  |main_Pipeline_VITIS_LOOP_31_1  |     2098|     2098|  13.515 us|  13.515 us|    2098|    2098|       no|
        |grp_main_Pipeline_VITIS_LOOP_17_1_fu_54  |main_Pipeline_VITIS_LOOP_17_1  |    90006|    90006|   0.450 ms|   0.450 ms|   90006|   90006|       no|
        |grp_main_Pipeline_VITIS_LOOP_16_1_fu_61  |main_Pipeline_VITIS_LOOP_16_1  |   104006|   104006|   0.535 ms|   0.535 ms|  104006|  104006|       no|
        |grp_main_Pipeline_VITIS_LOOP_43_2_fu_68  |main_Pipeline_VITIS_LOOP_43_2  |     1007|     1007|   5.035 us|   5.035 us|    1007|    1007|       no|
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     23|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   13|    4033|   4313|    -|
|Memory           |       10|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    487|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|   13|    4046|   4823|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    5|       3|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+---------------------------------+---------+----+------+------+-----+
    |                 Instance                |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+---------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_16_full_dsp_1_U27      |dadd_64ns_64ns_64_16_full_dsp_1  |        0|   3|  1112|  1110|    0|
    |dcmp_64ns_64ns_1_4_no_dsp_1_U29          |dcmp_64ns_64ns_1_4_no_dsp_1      |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_14_full_dsp_1_U28      |dmul_64ns_64ns_64_14_full_dsp_1  |        0|  10|   558|   678|    0|
    |grp_main_Pipeline_VITIS_LOOP_16_1_fu_61  |main_Pipeline_VITIS_LOOP_16_1    |        0|   0|   620|   953|    0|
    |grp_main_Pipeline_VITIS_LOOP_17_1_fu_54  |main_Pipeline_VITIS_LOOP_17_1    |        0|   0|   606|   880|    0|
    |grp_main_Pipeline_VITIS_LOOP_31_1_fu_42  |main_Pipeline_VITIS_LOOP_31_1    |        0|   0|   650|   296|    0|
    |grp_main_Pipeline_VITIS_LOOP_43_2_fu_68  |main_Pipeline_VITIS_LOOP_43_2    |        0|   0|   487|   396|    0|
    +-----------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                    |                                 |        0|  13|  4033|  4313|    0|
    +-----------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U         |A_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1000|   64|     1|        64000|
    |gold_U      |A_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1000|   64|     1|        64000|
    |addr_out_U  |addr_out_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1000|   10|     1|        10000|
    |addr_in_U   |addr_out_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1000|   10|     1|        10000|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |       10|  0|   0|    0|  4000|  148|     4|       148000|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln46_fu_78_p2    |      icmp|   0|  0|  13|          10|           6|
    |select_ln46_fu_84_p3  |    select|   0|  0|  10|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  23|          11|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |A_address0         |  20|          4|   10|         40|
    |A_ce0              |  20|          4|    1|          4|
    |A_d0               |  14|          3|   64|        192|
    |A_we0              |  14|          3|    1|          3|
    |addr_in_address0   |  20|          4|   10|         40|
    |addr_in_ce0        |  20|          4|    1|          4|
    |addr_in_we0        |   9|          2|    1|          2|
    |addr_out_address0  |  20|          4|   10|         40|
    |addr_out_ce0       |  20|          4|    1|          4|
    |addr_out_we0       |   9|          2|    1|          2|
    |ap_NS_fsm          |  53|         10|    1|         10|
    |gold_address0      |  20|          4|   10|         40|
    |gold_ce0           |  20|          4|    1|          4|
    |gold_d0            |  14|          3|   64|        192|
    |gold_we0           |  14|          3|    1|          3|
    |grp_fu_102_ce      |  20|          4|    1|          4|
    |grp_fu_102_p0      |  20|          4|   64|        256|
    |grp_fu_102_p1      |  20|          4|   64|        256|
    |grp_fu_106_ce      |  20|          4|    1|          4|
    |grp_fu_106_p0      |  20|          4|   64|        256|
    |grp_fu_106_p1      |  20|          4|   64|        256|
    |grp_fu_110_ce      |  20|          4|    1|          4|
    |grp_fu_110_opcode  |  20|          4|    5|         20|
    |grp_fu_110_p0      |  20|          4|   64|        256|
    |grp_fu_110_p1      |  20|          4|   64|        256|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 487|         98|  569|       2148|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  9|   0|    9|          0|
    |grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 13|   0|   13|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

