// Seed: 261894223
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input id_12;
  output id_11;
  input id_10;
  inout id_9;
  input id_8;
  inout id_7;
  output id_6;
  input id_5;
  input id_4;
  output id_3;
  output id_2;
  inout id_1;
  reg id_12;
  reg
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  assign id_15 = ~id_22;
  always @((1) or posedge id_16) begin
    id_11[1'b0 : 1^1] <= id_12;
    if (1)
      assert (id_12);
      else begin
        id_1 <= id_16;
      end
  end
endmodule
