$date
	Sat Jan 31 21:27:33 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module logical_tb $end
$var wire 1 ! log_or $end
$var wire 1 " log_not $end
$var wire 1 # log_and $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # log_and $end
$var wire 1 ! log_or $end
$var wire 1 " log_not $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
1"
0!
$end
#10
1!
1%
#20
0%
0"
1$
#30
1#
1%
#40
