set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TOOL_NAME "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TOOL_VERSION "22.4"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TOOL_VENDOR_NAME "Intel Corporation"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TOP_LEVEL_COMPONENT_NAME "intel_rtile_cxl_top"
set_global_assignment -library "intel_rtile_cxl_top_cxltyp3_ed" -name SOPCINFO_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_cxltyp3_ed.sopcinfo"]
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name SLD_INFO "QSYS_NAME intel_rtile_cxl_top_cxltyp3_ed HAS_SOPCINFO 1 GENERATION_ID 0"
set_global_assignment -library "intel_rtile_cxl_top_cxltyp3_ed" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_cxltyp3_ed.cmp"]
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TARGETED_DEVICE_FAMILY "Agilex"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TARGETED_PART_TRAIT "BASE_DEVICE::FM8REVA"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TARGETED_PART_TRAIT "DEVICE_SPEEDGRADE::2"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TARGETED_PART_TRAIT "part.DEVICE_IOBANK_REVISION::IO96A_REVB2"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_TARGETED_PART_TRAIT "DEVICE::AGIB027R29A1E2VR3"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_GENERATED_DEVICE_FAMILY "Agilex"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "intel_rtile_cxl_top_cxltyp3_ed" -name MISC_FILE [file join $::quartus(qip_path) "../intel_rtile_cxl_top_cxltyp3_ed.ip"]

set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2ludGVsX3J0aWxlX2N4bF9hc3RfMTAxXzJsaHlhNHk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name IP_COMPONENT_DISPLAY_NAME "SW50ZWwgUi1UaWxlIGZvciBDb21wdXRlIEV4cHJlc3MgTGluaw=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name IP_COMPONENT_VERSION "MS4wLjE="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name IP_COMPONENT_DESCRIPTION "SW50ZWwgUi1UaWxlIGZvciBDb21wdXRlIEV4cHJlc3MgTGluaw=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9Db21wdXRlIEV4cHJlc3MgTGluaw=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29t"
set_global_assignment -entity "rtile_cxl_ip" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_NAME "cnRpbGVfY3hsX2lw"
set_global_assignment -entity "rtile_cxl_ip" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_DISPLAY_NAME "cnRpbGVfY3hsX2lw"
set_global_assignment -entity "rtile_cxl_ip" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "rtile_cxl_ip" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "rtile_cxl_ip" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "rtile_cxl_ip" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_VERSION "MS43LjA="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2VkX2FsdGVyYV9pb3BsbF8xOTMxX2xzZXR3NGE="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DISPLAY_NAME "SU9QTEwgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_VERSION "MTkuMy4x"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DESCRIPTION "SW50ZWwgRlBHQSBQaGFzZS1Mb2NrZWQgTG9vcCAoSU9QTEwgSW50ZWwgRlBHQSBJUCk="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0Nsb2NrczsgUExMcyBhbmQgUmVzZXRzL1BMTA=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzI4NS8="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzI4NS8="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzE5NS8="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4Mzc2MS8="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzE2Ni8="
set_global_assignment -entity "rnr_ial_sip_clkgen_pll" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_NAME "cm5yX2lhbF9zaXBfY2xrZ2VuX3BsbA=="
set_global_assignment -entity "rnr_ial_sip_clkgen_pll" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_DISPLAY_NAME "cm5yX2lhbF9zaXBfY2xrZ2VuX3BsbA=="
set_global_assignment -entity "rnr_ial_sip_clkgen_pll" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "rnr_ial_sip_clkgen_pll" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "rnr_ial_sip_clkgen_pll" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "rnr_ial_sip_clkgen_pll" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_VERSION "MS43LjA="
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_NAME "Y3hsX2lwX3RvcA=="
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_DISPLAY_NAME "Ui1UaWxlIEludGVsIEZQR0EgSVAgZm9yIENvbXB1dGUgRXhwcmVzcyBMaW5rIChDWEwp"
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_VERSION "MS43LjA="
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_DESCRIPTION "Q1hMIFNvbHV0aW9uIGZvciBDWEwgVHlwZTEvVHlwZTIvVHlwZTM="
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9Db21wdXRlIEV4cHJlc3MgTGluaw=="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_COMPONENT_NAME "aW50ZWxfcnRpbGVfY3hsX3RvcF9jeGx0eXAzX2Vk"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVt"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed" -library "intel_rtile_cxl_top_cxltyp3_ed" -name IP_COMPONENT_VERSION "MS4w"


set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/rnr_cxl_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/z1578a_mdx1.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/maib_and_rnr.dv.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ptm_deser.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_credit_counter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen0.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen1.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen2.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen3.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen4.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen5.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen6.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen7.mif"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/altera_std_synchronizer_nocut.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/rnr_simple_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen0.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen1.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen2.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen3.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen4.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen5.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen6.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/lutlen7.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_divclk.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_mux2.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv"]
set_global_assignment -library "intel_rtile_cxl_ast_101" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y.sv"]
set_instance_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_ast_101/synth/intel_rtile_cxl.sdc"] -no_sdc_promotion 
set_global_assignment -library "intel_rtile_cxl_top_170" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/rtile_cxl_ip.v"]
set_global_assignment -library "altera_iopll_1931" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.v"]
set_instance_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name TCL_ENTITY_FILE [file join $::quartus(qip_path) "altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_all_ip_params.tcl"]
set_instance_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name TCL_ENTITY_FILE [file join $::quartus(qip_path) "altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_parameters.tcl"]
set_instance_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.sdc"] -no_sdc_promotion  -no_auto_inst_discovery 
set_instance_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name TCL_ENTITY_FILE [file join $::quartus(qip_path) "altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a_pin_map.tcl"]
set_global_assignment -library "altera_iopll_1931" -name SOURCE_FILE [file join $::quartus(qip_path) "altera_iopll_1931/synth/agilex_iobank_pll.ipxact"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name VERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/rnr_ial_sip_clkgen_pll.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_mm_interconnect_1920/synth/avmm_interconnect_altera_mm_interconnect_1920_x6i2ati.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_master_translator_191/synth/avmm_interconnect_altera_merlin_master_translator_191_g7h47bq.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_translator_191/synth/avmm_interconnect_altera_merlin_slave_translator_191_x56fcki.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_master_agent_191/synth/avmm_interconnect_altera_merlin_master_agent_191_mpbm6tq.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_agent_191/synth/avmm_interconnect_altera_merlin_slave_agent_191_ncfkfri.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/synth/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_it4pkhi.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_icidkoa.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_5r5zhgi.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_j77kgli.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_2gqpuxa.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_wf3vcdi.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/synth/avmm_interconnect_altera_merlin_router_1921_keyv5yq.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/avmm_interconnect_altera_merlin_traffic_limiter_191_6blplji.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/synth/avmm_interconnect_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_vjflwfi.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_1923_cqtay7y.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_1923_wv5ldia.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_5rwtq5i.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/synth/avmm_interconnect_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_7e5flyy.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_7qodgey.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_do3w3da.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_mthhoaq.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_2kjodbq.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_a4k7evi.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_sknv6vi.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/synth/avmm_interconnect_altera_merlin_demultiplexer_1921_bsmfmma.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_t5ik4ly.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_5t6dnuy.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_x6qx2cy.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_7lze3pa.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_icrd6ja.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_co4zr6q.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/synth/avmm_interconnect_altera_merlin_multiplexer_1921_4vot3wy.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_3f4yqhi.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_7d3cali.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_dxcqefq.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/synth/avmm_interconnect_altera_merlin_width_adapter_1920_4t7ioqa.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_st_pipeline_stage_1920/synth/avmm_interconnect_altera_avalon_st_pipeline_stage_1920_zterisq.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/avmm_interconnect/synth/avmm_interconnect.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_reset_in/synth/hip_reconfig_reset_in.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/avmm_interconnect_reset_in/synth/avmm_interconnect_reset_in.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cmb2avst_slave/altera_avalon_mm_bridge_2001/synth/cmb2avst_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cmb2avst_slave/synth/cmb2avst_slave.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/usr_avmm_hip_reconfig_slave/altera_avalon_mm_bridge_2001/synth/usr_avmm_hip_reconfig_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/usr_avmm_hip_reconfig_slave/synth/usr_avmm_hip_reconfig_slave.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/debug_master/altera_avalon_mm_bridge_2001/synth/debug_master_altera_avalon_mm_bridge_2001_k2bg7dq.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/debug_master/synth/debug_master.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_interconnect_clock/synth/cxl_io_interconnect_clock.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/avmm_interconnect_clock_in/synth/avmm_interconnect_clock_in.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/afu_slave/altera_avalon_mm_bridge_2001/synth/afu_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/afu_slave/synth/afu_slave.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_compliance_slave/altera_avalon_mm_bridge_2001/synth/cxl_compliance_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_compliance_slave/synth/cxl_compliance_slave.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/synth/cxl_io_slave_mm_ccb_1921_lcsq4ni.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/synth/cxl_io_slave_mm_ccb_st_dc_fifo_1921_jsrjbvy.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/synth/cxl_io_slave_mm_ccb_st_dc_fifo_1921_hwqh5ca.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/cxl_io_slave_st_dc_fifo_1941_t2zlahy.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_reset_synchronizer.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v"]
set_instance_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/synth/cxl_io_slave_st_dc_fifo_1941_t2zlahy.sdc"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/synth/cxl_io_slave.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_interconnect_reset/synth/cxl_io_interconnect_reset.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_clock_in/synth/hip_reconfig_clock_in.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/synth/cxl_io_master_mm_ccb_1921_lcsq4ni.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/synth/cxl_io_master_mm_ccb_st_dc_fifo_1921_4asniea.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/synth/cxl_io_master_mm_ccb_st_dc_fifo_1921_wen3bsa.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/cxl_io_master_st_dc_fifo_1941_t2zlahy.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_reset_synchronizer.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v"]
set_instance_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/synth/cxl_io_master_st_dc_fifo_1941_t2zlahy.sdc"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/synth/cxl_io_master.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/synth/hip_reconfig_slave_mm_ccb_1921_lcsq4ni.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/synth/hip_reconfig_slave_mm_ccb_st_dc_fifo_1921_ztdlohy.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/synth/hip_reconfig_slave_mm_ccb_st_dc_fifo_1921_wpesjri.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_reset_synchronizer.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v"]
set_instance_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/synth/hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.sdc"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/synth/hip_reconfig_slave.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_csb2wire_csr/altera_avalon_mm_bridge_2001/synth/cxl_io_csb2wire_csr_altera_avalon_mm_bridge_2001_k2bg7dq.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_csb2wire_csr/synth/cxl_io_csb2wire_csr.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/bbs_slave/altera_avalon_mm_bridge_2001/synth/bbs_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/avmm_interconnect_network/ip/avmm_interconnect/bbs_slave/synth/bbs_slave.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_type3ddr_define.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_image_version.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/rnr_cxl_soft_ip_intf.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/rnr_ial_sip_intf.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/rtlgen_pkg_latest.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_rst_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_rst_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_set_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_async_set_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_bb_buf.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_buf.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_and.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_and_en.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_buf.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_div2.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_div2_reset.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_and.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_or.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_te.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_inv.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_mux_2to1.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_mux_3to1.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_mux_4to1.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nand.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nand_en.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nor.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_nor_en.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_or.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_clk_or_en.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_rst.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_rstb.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_set.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_doublesync_setb.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_dq.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rst_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rst_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rstd_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_rstd_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_set_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_async_set_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rst_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rst_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rstd_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_rstd_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_set_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_en_set_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_ident.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_inv.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_async_rst.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_async_rst_set.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_async_set.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_mux_2to1.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_or2.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rst_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rst_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rstd_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_rstd_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_rst_latch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_set_rst_latch_p.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_triplesync.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ialtc_ctech_lib_triplesync_rst.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_pkg.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg_struct_ports.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_rdl_assigns.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_custom_sb_global_struct.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pm_data_struct.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_customsb.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_customsb.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_customsb_cfg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_pkg.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_global_struct_ports.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_struct_ports.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cxp_flopmacro.vm.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pld_if.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_tlp_enum.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_straps_core.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtunit_struct.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_glb_rdl_assigns.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_glb_xtra_logic.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pf0_0_xtra_logic.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pf0_1_xtra_logic.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pf0_2_xtra_logic.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pf0_rdl_assigns.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pf1_rdl_assigns.svh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_pkg.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_pkg.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_struct_ports.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rx_avst_parser_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_avst_merger.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_avst_merger_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_credit_steal.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_credit_add.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_credit_add_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/csb2wire_cdc_bridge.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/csb2wire_csr_avmm_slave.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/csb2wire_status.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/custom_sb_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/csb2wire_adapter.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/custom_PM_controller.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/custom_PM_gpf_flow.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/custom_PM_Errinj.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/custom_PM_handler.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/custom_PM_response_ctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ccip_if_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/rtlgen_include_latest.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/rtlgen_include_v12.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/rtlgen_pkg_v12.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name MISC_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ial_tc_bbs_reg_macros.vh.iv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/gbl_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxlip_top_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ial_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/aibwrap_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ff.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ff_en.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ff_reset.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ff_en_reset.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/fair_arbiter.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/buffer_alloc.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/buffer_alloc_minmax.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/buffer_alloc_topram.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/asc_module.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/prienc.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/tmp_tc_bbs_cfg_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/gram_sdp.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/gram_sdp_be.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/gram_sdp_2clks.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/gram_sdp_2clks_re.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/gram_tdp.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/quad_ram.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ram_1r1w.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ram_2rw.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/nb_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/gfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/sbv_gfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/fabric_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_aib_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/aibsw_if_credits.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/egress_credit_handling.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/egress_credit_handling_data_fsm.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/egress_credit_handling_pushwrite_data_fsm.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/egress_credit_handling_fsm.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_divide_lpm_divide_1910_o22elqa.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ial_ingress_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ial_ingress_fifo_ord.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ial_ingress.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ial_egress_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ial_egress.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ial_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/pt_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/pt_m2sreq.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/dcc_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ucc_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/dfc_pkg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/devmem_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ddfc_ctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ddfc_dataflow.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ddfc_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/dfc_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/m2sq_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/perfmon_slice.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/perfmon_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_slice.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_fme_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_avmm_slave.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_mem_inter.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_divide.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_fme_memwrap.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_slice_memwrap.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_slice_wrap.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ram_if.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_mailbox.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_mailbox_cmd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_mailbox_elog.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_fifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/ial_tc_bbs_cfg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_ctech_or2_gen.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_bidir.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/dpram_inf.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_dpram_vcd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_dp_ram.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_read_ptr.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_reset_sync.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_status_unit.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_sym.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_synch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_syncore_ram.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_vector_extender.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_vector_reducer.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd_write_ptr.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_a_mfc_trans_gate.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_a_m_rdy_msk.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_a_tfc_trans_gate.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_a_t_rdy_msk.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_a_arbiter.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_aunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_devreset.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cxpgst_sharedtimer.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_strobe_generator.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_ckunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_ram2r2w144x128.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtprs.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D256.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D224.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D192.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D160.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D128.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D96.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D64.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_CRC32_D32.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gto_ecrc.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtoqc.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtmfcmcu.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtmfctcu.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gt_mctp_errtrk.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gt_mctp_seqtrk.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtihdrchk.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gterrlog.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtfc.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gti.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gticpctl.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtidq.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtihq.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtiqc.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtm.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gto.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtopf.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtsideq.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gtunit.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gt_hiperrlog.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_data_comp.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_generator1.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_generator2.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_errorlog.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_target_bytecntrs.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_master_bytecntrs.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_errindicator.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_gunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_new_dualportram.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_dbgport.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_dmi.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_iointf.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_lunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pm.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_straps.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_triggers.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_ltrcomp.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_l1subunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_ltr_tc_cntr.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_ltr_cntr_wr.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_ltr_reg.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_ltr.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_tcmon_reg.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_tcmon.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_ts_comp.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_jtimestamp.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_junit.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_build_version.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_glb_regs_2_rdl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_global.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf0_regs_2_rdl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_pf1_regs_2_rdl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pptm.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_psbmpmmsgctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_ctrl_stat_regs.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pcfgrdrdy.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pcfgread_rdl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pcfgwrite_rdl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pcorr.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pdecode.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_p_mc_multiply.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pexpbyten.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pfatal.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pnonfatal.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_prdycntrl.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_psbmstrctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_psbrspstrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pmirror.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_pintr.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_punit.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_qmgeneralpurpose.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_qmvectormachine.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_qmunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_qtgpslicer.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_qtslicer.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_qtqueues.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_qsunit.v"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_phub.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_ppgtran.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cmb_avmm_slave.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cmb_avmm_master.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_core.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb2avst_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rx_side.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rx_hdr_data_fifos.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_type.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_lmt.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_tx_side.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_tx_hdr_data_fifos.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_tx_crd_lmt.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_tlp_hdr_decode.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cmb2avst_avmm_slave.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_ltssm_logger.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rx_crd_check.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cmb_adapter_cfg_rdl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_cfg.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_dp_ram.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_read_ptr.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_reset_sync.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_status_unit.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_sym.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_synch.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_syncore_ram.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd_write_ptr.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rx_core_fifos.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_rx_data_fifos.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_tx_core_crd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_tx_core_fifos.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_tx_burst_mode.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_tx_data_fifos.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_cdc.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_afifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_cfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_dfifo.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_delay_data.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_rx_egress.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_rx_ingress.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_tx.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_wrapper.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_ingress.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_slice_dcd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/bbs_slice_fr_dcd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/aibsw_if_fr_credits.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_egress.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_ready_delay.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_aibsw_if_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_clk_rst_ctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_rst_ctrl.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_top.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_fifo_vcd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_io_core0_fifo_vcd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_io_shim_fifo_vcd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_memexp_sip_bbs_fifo_vcd.sv"]
set_global_assignment -library "intel_rtile_cxl_top_170" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_ip_top.sv"]
set_instance_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxl_ip_top.sdc"] -no_sdc_promotion 
set_instance_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name TCL_ENTITY_FILE [file join $::quartus(qip_path) "intel_rtile_cxl_top_170/synth/cxltyp3ddr_quartus_constraints_ed_dis.tcl"]
set_global_assignment -library "intel_rtile_cxl_top_cxltyp3_ed" -name VERILOG_FILE [file join $::quartus(qip_path) "synth/intel_rtile_cxl_top_cxltyp3_ed.v"]


set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name IP_TOOL_NAME "intel_rtile_cxl_top"
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name IP_TOOL_VERSION "1.7.0"
set_global_assignment -entity "cxl_ip_top" -library "intel_rtile_cxl_top_170" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_TOOL_NAME "altera_iopll"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_TOOL_VERSION "19.3.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a" -library "altera_iopll_1931" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name IP_TOOL_NAME "intel_rtile_cxl_ast"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name IP_TOOL_VERSION "1.0.1"
set_global_assignment -entity "intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y" -library "intel_rtile_cxl_ast_101" -name IP_TOOL_ENV "QsysPrimePro"

