Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/nahshal/Documents/Nahshal_ISE_Design/FS_using_HS/FS_using_HS_test_isim_beh.exe -prj /home/nahshal/Documents/Nahshal_ISE_Design/FS_using_HS/FS_using_HS_test_beh.prj work.FS_using_HS_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/nahshal/Documents/Nahshal_ISE_Design/FS_using_HS/../Half_Subtractor/Half_Sub_rtl.vhd" into library work
Parsing VHDL file "/home/nahshal/Documents/Nahshal_ISE_Design/FS_using_HS/FS_using_HS_rtl.vhd" into library work
Parsing VHDL file "/home/nahshal/Documents/Nahshal_ISE_Design/FS_using_HS/FS_using_HS_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83436 KB
Fuse CPU Usage: 1020 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Half_Sub_rtl [half_sub_rtl_default]
Compiling architecture behavioral of entity FS_using_HS_rtl [fs_using_hs_rtl_default]
Compiling architecture behavior of entity fs_using_hs_test
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/nahshal/Documents/Nahshal_ISE_Design/FS_using_HS/FS_using_HS_test_isim_beh.exe
Fuse Memory Usage: 1173404 KB
Fuse CPU Usage: 1040 ms
GCC CPU Usage: 490 ms
