

================================================================
== Vitis HLS Report for 'tx_ipUdpMetaMerger'
================================================================
* Date:           Tue Aug 15 18:30:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  2.821 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %tx_dstQpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %tx_dstQpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %tx_dstQpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %tx_dstQpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln1881 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1881]   --->   Operation 19 'specpipeline' 'specpipeline_ln1881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i384P0A, i384 %tx_connTable2ibh_rsp, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1892]   --->   Operation 20 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 384> <Depth = 8> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1892 = br i1 %tmp_i, void %tx_ipUdpMetaMerger.exit, void %land.lhs.true.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1892]   --->   Operation 21 'br' 'br_ln1892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_144 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %tx_lengthFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1892]   --->   Operation 22 'nbreadreq' 'tmp_i_144' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln1892 = br i1 %tmp_i_144, void %tx_ipUdpMetaMerger.exit, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1892]   --->   Operation 23 'br' 'br_ln1892' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.33ns)   --->   "%tx_connTable2ibh_rsp_read = read i384 @_ssdm_op_Read.ap_fifo.volatile.i384P0A, i384 %tx_connTable2ibh_rsp" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1894]   --->   Operation 24 'read' 'tx_connTable2ibh_rsp_read' <Predicate = (tmp_i & tmp_i_144)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 384> <Depth = 8> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%connMeta_remote_qpn_V = trunc i384 %tx_connTable2ibh_rsp_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1894]   --->   Operation 25 'trunc' 'connMeta_remote_qpn_V' <Predicate = (tmp_i & tmp_i_144)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%connMeta_remote_ip_address_V = partselect i128 @_ssdm_op_PartSelect.i128.i384.i32.i32, i384 %tx_connTable2ibh_rsp_read, i32 128, i32 255" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1894]   --->   Operation 26 'partselect' 'connMeta_remote_ip_address_V' <Predicate = (tmp_i & tmp_i_144)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.33ns)   --->   "%len = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %tx_lengthFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1895]   --->   Operation 27 'read' 'len' <Predicate = (tmp_i & tmp_i_144)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1_i6 = partselect i16 @_ssdm_op_PartSelect.i16.i384.i32.i32, i384 %tx_connTable2ibh_rsp_read, i32 256, i32 271" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1897]   --->   Operation 28 'partselect' 'tmp_1_i6' <Predicate = (tmp_i & tmp_i_144)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2_i = bitconcatenate i176 @_ssdm_op_BitConcatenate.i176.i16.i16.i16.i128, i16 %len, i16 %tmp_1_i6, i16 0, i128 %connMeta_remote_ip_address_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1897]   --->   Operation 29 'bitconcatenate' 'tmp_2_i' <Predicate = (tmp_i & tmp_i_144)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln1897 = or i176 %tmp_2_i, i176 1630292819918216178453027744205601501085696" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1897]   --->   Operation 30 'or' 'or_ln1897' <Predicate = (tmp_i & tmp_i_144)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1897 = zext i176 %or_ln1897" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1897]   --->   Operation 31 'zext' 'zext_ln1897' <Predicate = (tmp_i & tmp_i_144)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.33ns)   --->   "%write_ln1897 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %tx_ipUdpMetaFifo, i256 %zext_ln1897" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1897]   --->   Operation 32 'write' 'write_ln1897' <Predicate = (tmp_i & tmp_i_144)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (2.33ns)   --->   "%write_ln1898 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %tx_dstQpFifo, i24 %connMeta_remote_qpn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1898]   --->   Operation 33 'write' 'write_ln1898' <Predicate = (tmp_i & tmp_i_144)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1899 = br void %tx_ipUdpMetaMerger.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1899]   --->   Operation 34 'br' 'br_ln1899' <Predicate = (tmp_i & tmp_i_144)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tx_connTable2ibh_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_lengthFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_ipUdpMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_dstQpFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specpipeline_ln1881          (specpipeline  ) [ 000]
tmp_i                        (nbreadreq     ) [ 011]
br_ln1892                    (br            ) [ 000]
tmp_i_144                    (nbreadreq     ) [ 011]
br_ln1892                    (br            ) [ 000]
tx_connTable2ibh_rsp_read    (read          ) [ 000]
connMeta_remote_qpn_V        (trunc         ) [ 011]
connMeta_remote_ip_address_V (partselect    ) [ 011]
len                          (read          ) [ 011]
tmp_1_i6                     (partselect    ) [ 011]
tmp_2_i                      (bitconcatenate) [ 000]
or_ln1897                    (or            ) [ 000]
zext_ln1897                  (zext          ) [ 000]
write_ln1897                 (write         ) [ 000]
write_ln1898                 (write         ) [ 000]
br_ln1899                    (br            ) [ 000]
ret_ln0                      (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tx_connTable2ibh_rsp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_connTable2ibh_rsp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tx_lengthFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_lengthFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tx_ipUdpMetaFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ipUdpMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tx_dstQpFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_dstQpFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i384P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i384P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i384.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i384.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i176.i16.i16.i16.i128"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_i_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="384" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_i_144_nbreadreq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_144/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tx_connTable2ibh_rsp_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="384" slack="0"/>
<pin id="70" dir="0" index="1" bw="384" slack="0"/>
<pin id="71" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_connTable2ibh_rsp_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="len_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln1897_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="256" slack="0"/>
<pin id="83" dir="0" index="2" bw="176" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1897/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln1898_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="24" slack="0"/>
<pin id="90" dir="0" index="2" bw="24" slack="1"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1898/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="connMeta_remote_qpn_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="384" slack="0"/>
<pin id="96" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="connMeta_remote_qpn_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="connMeta_remote_ip_address_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="128" slack="0"/>
<pin id="100" dir="0" index="1" bw="384" slack="0"/>
<pin id="101" dir="0" index="2" bw="9" slack="0"/>
<pin id="102" dir="0" index="3" bw="9" slack="0"/>
<pin id="103" dir="1" index="4" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="connMeta_remote_ip_address_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_1_i6_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="384" slack="0"/>
<pin id="111" dir="0" index="2" bw="10" slack="0"/>
<pin id="112" dir="0" index="3" bw="10" slack="0"/>
<pin id="113" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_i6/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_2_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="176" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="1"/>
<pin id="121" dir="0" index="2" bw="16" slack="1"/>
<pin id="122" dir="0" index="3" bw="1" slack="0"/>
<pin id="123" dir="0" index="4" bw="128" slack="1"/>
<pin id="124" dir="1" index="5" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="or_ln1897_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="176" slack="0"/>
<pin id="129" dir="0" index="1" bw="142" slack="0"/>
<pin id="130" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1897/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln1897_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="176" slack="0"/>
<pin id="135" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1897/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="tmp_i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_i_144_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_144 "/>
</bind>
</comp>

<comp id="146" class="1005" name="connMeta_remote_qpn_V_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="1"/>
<pin id="148" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="connMeta_remote_qpn_V "/>
</bind>
</comp>

<comp id="151" class="1005" name="connMeta_remote_ip_address_V_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="128" slack="1"/>
<pin id="153" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="connMeta_remote_ip_address_V "/>
</bind>
</comp>

<comp id="156" class="1005" name="len_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="1"/>
<pin id="158" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="len "/>
</bind>
</comp>

<comp id="161" class="1005" name="tmp_1_i6_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="1"/>
<pin id="163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="68" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="68" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="68" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="131"><net_src comp="118" pin="5"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="141"><net_src comp="52" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="60" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="94" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="154"><net_src comp="98" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="118" pin=4"/></net>

<net id="159"><net_src comp="74" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="164"><net_src comp="108" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tx_ipUdpMetaFifo | {2 }
	Port: tx_dstQpFifo | {2 }
 - Input state : 
	Port: tx_ipUdpMetaMerger : tx_connTable2ibh_rsp | {1 }
	Port: tx_ipUdpMetaMerger : tx_lengthFifo | {1 }
  - Chain level:
	State 1
	State 2
		or_ln1897 : 1
		zext_ln1897 : 1
		write_ln1897 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|
| Operation|            Functional Unit           |
|----------|--------------------------------------|
| nbreadreq|         tmp_i_nbreadreq_fu_52        |
|          |       tmp_i_144_nbreadreq_fu_60      |
|----------|--------------------------------------|
|   read   | tx_connTable2ibh_rsp_read_read_fu_68 |
|          |            len_read_fu_74            |
|----------|--------------------------------------|
|   write  |       write_ln1897_write_fu_80       |
|          |       write_ln1898_write_fu_87       |
|----------|--------------------------------------|
|   trunc  |      connMeta_remote_qpn_V_fu_94     |
|----------|--------------------------------------|
|partselect|  connMeta_remote_ip_address_V_fu_98  |
|          |            tmp_1_i6_fu_108           |
|----------|--------------------------------------|
|bitconcatenate|            tmp_2_i_fu_118            |
|----------|--------------------------------------|
|    or    |           or_ln1897_fu_127           |
|----------|--------------------------------------|
|   zext   |          zext_ln1897_fu_133          |
|----------|--------------------------------------|
|   Total  |                                      |
|----------|--------------------------------------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|connMeta_remote_ip_address_V_reg_151|   128  |
|    connMeta_remote_qpn_V_reg_146   |   24   |
|             len_reg_156            |   16   |
|          tmp_1_i6_reg_161          |   16   |
|          tmp_i_144_reg_142         |    1   |
|            tmp_i_reg_138           |    1   |
+------------------------------------+--------+
|                Total               |   186  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   186  |
+-----------+--------+
|   Total   |   186  |
+-----------+--------+
