
*** Running vivado
    with args -log sys_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/alex/.Xilinx/Vivado/Vivado_init.tcl'
source sys_top.tcl -notrace
Command: synth_design -top sys_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11053 
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_bridge with formal parameter declaration list [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/enet_bridge.v:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_bridge with formal parameter declaration list [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/enet_bridge.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_bridge with formal parameter declaration list [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/enet_bridge.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_bridge with formal parameter declaration list [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/enet_bridge.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_bridge with formal parameter declaration list [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/enet_bridge.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_bridge with formal parameter declaration list [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/enet_bridge.v:86]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_bridge with formal parameter declaration list [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/enet_bridge.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_bridge with formal parameter declaration list [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/imports/src/enet_bridge.v:88]
WARNING: [Synth 8-976] rxif_fifo_tvalid has already been declared [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/new/sys_top.v:159]
WARNING: [Synth 8-2654] second declaration of rxif_fifo_tvalid ignored [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/new/sys_top.v:159]
INFO: [Synth 8-994] rxif_fifo_tvalid is declared here [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/new/sys_top.v:158]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1382.188 ; gain = 105.270 ; free physical = 1128 ; free virtual = 23784
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function xpm_fifo_getmemtype does not always return a value [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:358]
WARNING: [Synth 8-2048] function get_read_mode does not always return a value [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:375]
WARNING: [Synth 8-2048] function getmemtype does not always return a value [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:2365]
WARNING: [Synth 8-2048] function get_read_mode does not always return a value [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/hdl/lib_fifo_v1_0_rfs.vhd:2379]
INFO: [Synth 8-638] synthesizing module 'sys_top' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/new/sys_top.v:23]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_aes_0_1' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_aes_0_1/synth/design_1_aes_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'aes_v1_0' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ipshared/8db6/hdl/aes_v1_0.v:4]
	Parameter C_CRYPTO_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aes_v1_0_S00_AXI' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ipshared/8db6/hdl/aes_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ipshared/8db6/hdl/aes_v1_0_S00_AXI.v:237]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ipshared/8db6/hdl/aes_v1_0_S00_AXI.v:378]
INFO: [Synth 8-256] done synthesizing module 'aes_v1_0_S00_AXI' (1#1) [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ipshared/8db6/hdl/aes_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-350] instance 'aes_v1_0_S00_AXI_inst' of module 'aes_v1_0_S00_AXI' requires 25 connections, but only 23 given [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ipshared/8db6/hdl/aes_v1_0.v:87]
ERROR: [Synth 8-439] module 'axis_dwidth_converter_1' not found [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ipshared/8db6/hdl/aes_v1_0.v:129]
ERROR: [Synth 8-285] failed synthesizing module 'aes_v1_0' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ipshared/8db6/hdl/aes_v1_0.v:4]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_aes_0_1' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_aes_0_1/synth/design_1_aes_0_1.v:56]
ERROR: [Synth 8-285] failed synthesizing module 'design_1' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_wrapper' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
ERROR: [Synth 8-285] failed synthesizing module 'sys_top' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/nicap_extend/sources_1/imports/sources_1/new/sys_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:55 ; elapsed = 00:05:19 . Memory (MB): peak = 1948.719 ; gain = 671.801 ; free physical = 1159 ; free virtual = 23816
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 15 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed May 22 12:13:21 2019...
