
LVI_Gimbal2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009164  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000680  08009308  08009308  00019308  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009988  08009988  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  08009988  08009988  00019988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009990  08009990  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009990  08009990  00019990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009994  08009994  00019994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08009998  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042fc  200001f8  08009b90  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200044f4  08009b90  000244f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000228e0  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004220  00000000  00000000  00042b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00015fec  00000000  00000000  00046d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000df8  00000000  00000000  0005cd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002708  00000000  00000000  0005db10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a1d8  00000000  00000000  00060218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fcc2  00000000  00000000  0007a3f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009e1d8  00000000  00000000  0009a0b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0013828a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000457c  00000000  00000000  001382e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080092ec 	.word	0x080092ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	080092ec 	.word	0x080092ec

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <as5048a_read>:
uint8_t calcEvenParity(uint16_t value) {
	uint8_t cnt = 0;

	for (uint8_t i = 0; i < 16; i++) {
		if (value & 0x1) {
			cnt++;
 8000f50:	f001 0301 	and.w	r3, r1, #1
	uint16_t cmd = CMD_READ | reg;
 8000f54:	f441 4280 	orr.w	r2, r1, #16384	; 0x4000
uint16_t as5048a_read(uint16_t ss, uint16_t reg) {
 8000f58:	b530      	push	{r4, r5, lr}
 8000f5a:	4604      	mov	r4, r0
		if (value & 0x1) {
 8000f5c:	0788      	lsls	r0, r1, #30
			cnt++;
 8000f5e:	bf48      	it	mi
 8000f60:	3301      	addmi	r3, #1
		if (value & 0x1) {
 8000f62:	0751      	lsls	r1, r2, #29
			cnt++;
 8000f64:	bf44      	itt	mi
 8000f66:	3301      	addmi	r3, #1
 8000f68:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f6a:	0715      	lsls	r5, r2, #28
			cnt++;
 8000f6c:	bf44      	itt	mi
 8000f6e:	3301      	addmi	r3, #1
 8000f70:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f72:	06d0      	lsls	r0, r2, #27
			cnt++;
 8000f74:	bf44      	itt	mi
 8000f76:	3301      	addmi	r3, #1
 8000f78:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f7a:	0691      	lsls	r1, r2, #26
			cnt++;
 8000f7c:	bf44      	itt	mi
 8000f7e:	3301      	addmi	r3, #1
 8000f80:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f82:	0655      	lsls	r5, r2, #25
			cnt++;
 8000f84:	bf44      	itt	mi
 8000f86:	3301      	addmi	r3, #1
 8000f88:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f8a:	0610      	lsls	r0, r2, #24
			cnt++;
 8000f8c:	bf44      	itt	mi
 8000f8e:	3301      	addmi	r3, #1
 8000f90:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f92:	05d1      	lsls	r1, r2, #23
			cnt++;
 8000f94:	bf44      	itt	mi
 8000f96:	3301      	addmi	r3, #1
 8000f98:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f9a:	0595      	lsls	r5, r2, #22
			cnt++;
 8000f9c:	bf44      	itt	mi
 8000f9e:	3301      	addmi	r3, #1
 8000fa0:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fa2:	0550      	lsls	r0, r2, #21
			cnt++;
 8000fa4:	bf44      	itt	mi
 8000fa6:	3301      	addmi	r3, #1
 8000fa8:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000faa:	0511      	lsls	r1, r2, #20
			cnt++;
 8000fac:	bf44      	itt	mi
 8000fae:	3301      	addmi	r3, #1
 8000fb0:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fb2:	04d5      	lsls	r5, r2, #19
			cnt++;
 8000fb4:	bf44      	itt	mi
 8000fb6:	3301      	addmi	r3, #1
 8000fb8:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fba:	0490      	lsls	r0, r2, #18
			cnt++;
 8000fbc:	bf44      	itt	mi
 8000fbe:	3301      	addmi	r3, #1
 8000fc0:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fc2:	0451      	lsls	r1, r2, #17
			cnt++;
 8000fc4:	bf44      	itt	mi
 8000fc6:	3301      	addmi	r3, #1
 8000fc8:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fca:	0bd1      	lsrs	r1, r2, #15
			cnt++;
 8000fcc:	bf1c      	itt	ne
 8000fce:	3301      	addne	r3, #1
 8000fd0:	b2db      	uxtbne	r3, r3
	cmd |= ((uint16_t) calcEvenParity(cmd) << 15);
 8000fd2:	f003 0301 	and.w	r3, r3, #1
uint16_t as5048a_read(uint16_t ss, uint16_t reg) {
 8000fd6:	b083      	sub	sp, #12
	cmd |= ((uint16_t) calcEvenParity(cmd) << 15);
 8000fd8:	ea42 33c3 	orr.w	r3, r2, r3, lsl #15
	data[0] = (cmd >> 8) & 0xFF;
 8000fdc:	ba5b      	rev16	r3, r3
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_RESET);
 8000fde:	481d      	ldr	r0, [pc, #116]	; (8001054 <as5048a_read+0x104>)
	data[0] = (cmd >> 8) & 0xFF;
 8000fe0:	f8ad 3004 	strh.w	r3, [sp, #4]
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_RESET);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	4621      	mov	r1, r4
 8000fe8:	f002 fab4 	bl	8003554 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 2, 0xFFFF);
 8000fec:	481a      	ldr	r0, [pc, #104]	; (8001058 <as5048a_read+0x108>)
 8000fee:	a901      	add	r1, sp, #4
 8000ff0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ff4:	2202      	movs	r2, #2
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 8000ff6:	4605      	mov	r5, r0
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 2, 0xFFFF);
 8000ff8:	f002 fe4a 	bl	8003c90 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 8000ffc:	4628      	mov	r0, r5
 8000ffe:	f003 f9fd 	bl	80043fc <HAL_SPI_GetState>
 8001002:	2801      	cmp	r0, #1
 8001004:	d1fa      	bne.n	8000ffc <as5048a_read+0xac>
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_SET);
 8001006:	4602      	mov	r2, r0
 8001008:	4621      	mov	r1, r4
 800100a:	4812      	ldr	r0, [pc, #72]	; (8001054 <as5048a_read+0x104>)
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 800100c:	4d12      	ldr	r5, [pc, #72]	; (8001058 <as5048a_read+0x108>)
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_SET);
 800100e:	f002 faa1 	bl	8003554 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_RESET);
 8001012:	4810      	ldr	r0, [pc, #64]	; (8001054 <as5048a_read+0x104>)
 8001014:	2200      	movs	r2, #0
 8001016:	4621      	mov	r1, r4
 8001018:	f002 fa9c 	bl	8003554 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 2, 0xFFFF);
 800101c:	a901      	add	r1, sp, #4
 800101e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001022:	2202      	movs	r2, #2
 8001024:	4628      	mov	r0, r5
 8001026:	f003 f8dd 	bl	80041e4 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 800102a:	4628      	mov	r0, r5
 800102c:	f003 f9e6 	bl	80043fc <HAL_SPI_GetState>
 8001030:	2801      	cmp	r0, #1
 8001032:	d1fa      	bne.n	800102a <as5048a_read+0xda>
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_SET);
 8001034:	4602      	mov	r2, r0
 8001036:	4621      	mov	r1, r4
 8001038:	4806      	ldr	r0, [pc, #24]	; (8001054 <as5048a_read+0x104>)
 800103a:	f002 fa8b 	bl	8003554 <HAL_GPIO_WritePin>
	return (((data[0] & 0xFF) << 8) | (data[1] & 0xFF)) & ~0xC000; //wat
 800103e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001042:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8001046:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
}
 800104a:	f3c0 000d 	ubfx	r0, r0, #0, #14
 800104e:	b003      	add	sp, #12
 8001050:	bd30      	pop	{r4, r5, pc}
 8001052:	bf00      	nop
 8001054:	40020400 	.word	0x40020400
 8001058:	200043ec 	.word	0x200043ec
 800105c:	00000000 	.word	0x00000000

08001060 <as5048a_init>:
void as5048a_init(MotorDriver *driver) {
 8001060:	b538      	push	{r3, r4, r5, lr}
 8001062:	4604      	mov	r4, r0
 8001064:	ed2d 8b02 	vpush	{d8}
	HAL_GPIO_WritePin(PINBUS_ENC, driver->PIN_ENC, GPIO_PIN_SET);
 8001068:	2201      	movs	r2, #1
 800106a:	8801      	ldrh	r1, [r0, #0]
 800106c:	482e      	ldr	r0, [pc, #184]	; (8001128 <as5048a_init+0xc8>)
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 800106e:	ed9f 8a2f 	vldr	s16, [pc, #188]	; 800112c <as5048a_init+0xcc>
 8001072:	eddf 8a2f 	vldr	s17, [pc, #188]	; 8001130 <as5048a_init+0xd0>
	HAL_GPIO_WritePin(PINBUS_ENC, driver->PIN_ENC, GPIO_PIN_SET);
 8001076:	f002 fa6d 	bl	8003554 <HAL_GPIO_WritePin>
	return as5048a_read(ss, REG_ANGLE);
 800107a:	8820      	ldrh	r0, [r4, #0]
 800107c:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001080:	f7ff ff66 	bl	8000f50 <as5048a_read>

/**
 * @brief Set zero angle from current angle
 */
void as5048a_setZero(MotorDriver *driver) {
	driver->zero_pos = as5048a_getRawRotation(driver->PIN_ENC);
 8001084:	ee07 0a90 	vmov	s15, r0
 8001088:	eef8 7a67 	vcvt.f32.u32	s15, s15
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 800108c:	eeb0 7a48 	vmov.f32	s14, s16
 8001090:	eea7 7aa8 	vfma.f32	s14, s15, s17
	return as5048a_read(ss, REG_ANGLE);
 8001094:	8820      	ldrh	r0, [r4, #0]
	driver->zero_pos = as5048a_getRawRotation(driver->PIN_ENC);
 8001096:	edc4 7a4c 	vstr	s15, [r4, #304]	; 0x130
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 800109a:	ee77 7a07 	vadd.f32	s15, s14, s14
	return as5048a_read(ss, REG_ANGLE);
 800109e:	f643 71ff 	movw	r1, #16383	; 0x3fff
	driver->zero_pos_map = as5048a_readToAngle(driver->zero_pos);
 80010a2:	edc4 7a4e 	vstr	s15, [r4, #312]	; 0x138
	return as5048a_read(ss, REG_ANGLE);
 80010a6:	f7ff ff53 	bl	8000f50 <as5048a_read>
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 80010aa:	ee07 0a90 	vmov	s15, r0
 80010ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
	angle += _PI;
 80010b2:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001134 <as5048a_init+0xd4>
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 80010b6:	eea7 8aa8 	vfma.f32	s16, s15, s17
	driver->angle = lpf_exec(&driver->LPF_angle_measure, as5048a_normalize(angle));
 80010ba:	f504 758a 	add.w	r5, r4, #276	; 0x114
	angle += _PI;
 80010be:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
	angle = fmod(angle, _2PI);
 80010c2:	eea8 7a27 	vfma.f32	s14, s16, s15
 80010c6:	ee17 0a10 	vmov	r0, s14
 80010ca:	f7ff fa45 	bl	8000558 <__aeabi_f2d>
 80010ce:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8001120 <as5048a_init+0xc0>
 80010d2:	ec41 0b10 	vmov	d0, r0, r1
 80010d6:	f006 fd69 	bl	8007bac <fmod>
 80010da:	ec51 0b10 	vmov	r0, r1, d0
 80010de:	f7ff fd6b 	bl	8000bb8 <__aeabi_d2f>
 80010e2:	ee07 0a90 	vmov	s15, r0
	if (angle < 0) {
 80010e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		angle += _2PI;
 80010ee:	bf48      	it	mi
 80010f0:	ed9f 7a11 	vldrmi	s14, [pc, #68]	; 8001138 <as5048a_init+0xd8>
	angle -= _PI;
 80010f4:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8001134 <as5048a_init+0xd4>
		angle += _2PI;
 80010f8:	bf48      	it	mi
 80010fa:	ee77 7a87 	vaddmi.f32	s15, s15, s14
	driver->angle = lpf_exec(&driver->LPF_angle_measure, as5048a_normalize(angle));
 80010fe:	4628      	mov	r0, r5
 8001100:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8001104:	f000 fc38 	bl	8001978 <lpf_exec>
}
 8001108:	ecbd 8b02 	vpop	{d8}
	driver->angle = lpf_exec(&driver->LPF_angle_measure, as5048a_normalize(angle));
 800110c:	ed84 0a4f 	vstr	s0, [r4, #316]	; 0x13c
	lpf_init(&driver->LPF_angle_measure, 0.005);
 8001110:	4628      	mov	r0, r5
 8001112:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800113c <as5048a_init+0xdc>
}
 8001116:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	lpf_init(&driver->LPF_angle_measure, 0.005);
 800111a:	f000 bc23 	b.w	8001964 <lpf_init>
 800111e:	bf00      	nop
 8001120:	60000000 	.word	0x60000000
 8001124:	401921fb 	.word	0x401921fb
 8001128:	40020400 	.word	0x40020400
 800112c:	c0490fdb 	.word	0xc0490fdb
 8001130:	39c90fdb 	.word	0x39c90fdb
 8001134:	40490fdb 	.word	0x40490fdb
 8001138:	40c90fdb 	.word	0x40c90fdb
 800113c:	3ba3d70a 	.word	0x3ba3d70a

08001140 <as5048a_getAngle>:
void as5048a_getAngle(MotorDriver *driver) {
 8001140:	b538      	push	{r3, r4, r5, lr}
	return as5048a_read(ss, REG_ANGLE);
 8001142:	f643 71ff 	movw	r1, #16383	; 0x3fff
void as5048a_getAngle(MotorDriver *driver) {
 8001146:	4604      	mov	r4, r0
	return as5048a_read(ss, REG_ANGLE);
 8001148:	8800      	ldrh	r0, [r0, #0]
 800114a:	f7ff ff01 	bl	8000f50 <as5048a_read>
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 800114e:	ee07 0a90 	vmov	s15, r0
 8001152:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 80011c8 <as5048a_getAngle+0x88>
	angle += _PI;
 8001156:	eddf 6a1d 	vldr	s13, [pc, #116]	; 80011cc <as5048a_getAngle+0x8c>
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 800115a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800115e:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80011d0 <as5048a_getAngle+0x90>
 8001162:	eee7 7a06 	vfma.f32	s15, s14, s12
	driver->angle = lpf_exec(&driver->LPF_angle_measure, as5048a_normalize(angle));
 8001166:	f504 758a 	add.w	r5, r4, #276	; 0x114
	angle += _PI;
 800116a:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
	angle = fmod(angle, _2PI);
 800116e:	eee7 6a87 	vfma.f32	s13, s15, s14
 8001172:	ee16 0a90 	vmov	r0, s13
 8001176:	f7ff f9ef 	bl	8000558 <__aeabi_f2d>
 800117a:	ed9f 1b11 	vldr	d1, [pc, #68]	; 80011c0 <as5048a_getAngle+0x80>
 800117e:	ec41 0b10 	vmov	d0, r0, r1
 8001182:	f006 fd13 	bl	8007bac <fmod>
 8001186:	ec51 0b10 	vmov	r0, r1, d0
 800118a:	f7ff fd15 	bl	8000bb8 <__aeabi_d2f>
 800118e:	ee07 0a90 	vmov	s15, r0
	if (angle < 0) {
 8001192:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		angle += _2PI;
 800119a:	bf48      	it	mi
 800119c:	ed9f 7a0d 	vldrmi	s14, [pc, #52]	; 80011d4 <as5048a_getAngle+0x94>
	angle -= _PI;
 80011a0:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 80011cc <as5048a_getAngle+0x8c>
		angle += _2PI;
 80011a4:	bf48      	it	mi
 80011a6:	ee77 7a87 	vaddmi.f32	s15, s15, s14
	driver->angle = lpf_exec(&driver->LPF_angle_measure, as5048a_normalize(angle));
 80011aa:	4628      	mov	r0, r5
 80011ac:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80011b0:	f000 fbe2 	bl	8001978 <lpf_exec>
 80011b4:	ed84 0a4f 	vstr	s0, [r4, #316]	; 0x13c
}
 80011b8:	bd38      	pop	{r3, r4, r5, pc}
 80011ba:	bf00      	nop
 80011bc:	f3af 8000 	nop.w
 80011c0:	60000000 	.word	0x60000000
 80011c4:	401921fb 	.word	0x401921fb
 80011c8:	39c90fdb 	.word	0x39c90fdb
 80011cc:	40490fdb 	.word	0x40490fdb
 80011d0:	c0490fdb 	.word	0xc0490fdb
 80011d4:	40c90fdb 	.word	0x40c90fdb

080011d8 <as5048a_getVelocity>:
}

/**@brief Calculate speed in /s using angular values and input time
 *@param Motor driver containing anglular values
 */
void as5048a_getVelocity(MotorDriver *driver){
 80011d8:	b538      	push	{r3, r4, r5, lr}
 80011da:	4604      	mov	r4, r0
 80011dc:	ed2d 8b02 	vpush	{d8}

//	as5048a_getAngle(driver);
	uint32_t timestamp_us = get_us();
 80011e0:	f001 fbb0 	bl	8002944 <get_us>

	float T_samp = (timestamp_us - driver->prev_timestamp_us) * 1e-6f;
 80011e4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
 80011e8:	ed9f 8a39 	vldr	s16, [pc, #228]	; 80012d0 <as5048a_getVelocity+0xf8>
	if(T_samp <= 0 || T_samp > 0.5f) T_samp = 1e-3;

	/* Calculate difference between current and previous angles */
	float angle_diff = fmod(driver->angle - driver->prev_angle + _PI, _2PI) - _PI;
 80011ec:	edd4 8a4f 	vldr	s17, [r4, #316]	; 0x13c
	float T_samp = (timestamp_us - driver->prev_timestamp_us) * 1e-6f;
 80011f0:	1ac3      	subs	r3, r0, r3
 80011f2:	ee07 3a90 	vmov	s15, r3
 80011f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
	uint32_t timestamp_us = get_us();
 80011fa:	4605      	mov	r5, r0
	float T_samp = (timestamp_us - driver->prev_timestamp_us) * 1e-6f;
 80011fc:	ee27 8a88 	vmul.f32	s16, s15, s16
	if(T_samp <= 0 || T_samp > 0.5f) T_samp = 1e-3;
 8001200:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001208:	d92e      	bls.n	8001268 <as5048a_getVelocity+0x90>
 800120a:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80012d4 <as5048a_getVelocity+0xfc>
 800120e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001216:	dc27      	bgt.n	8001268 <as5048a_getVelocity+0x90>
	float angle_diff = fmod(driver->angle - driver->prev_angle + _PI, _2PI) - _PI;
 8001218:	eddf 7a2f 	vldr	s15, [pc, #188]	; 80012d8 <as5048a_getVelocity+0x100>
 800121c:	ed94 7a50 	vldr	s14, [r4, #320]	; 0x140
 8001220:	ee78 7aa7 	vadd.f32	s15, s17, s15
 8001224:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001228:	ee17 0a90 	vmov	r0, s15
 800122c:	f7ff f994 	bl	8000558 <__aeabi_f2d>
 8001230:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80012c0 <as5048a_getVelocity+0xe8>
 8001234:	ec41 0b10 	vmov	d0, r0, r1
 8001238:	f006 fcb8 	bl	8007bac <fmod>
 800123c:	a322      	add	r3, pc, #136	; (adr r3, 80012c8 <as5048a_getVelocity+0xf0>)
 800123e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001242:	ec51 0b10 	vmov	r0, r1, d0
 8001246:	f7ff f827 	bl	8000298 <__aeabi_dsub>
 800124a:	f7ff fcb5 	bl	8000bb8 <__aeabi_d2f>

	/* Calculate velocity */
	driver->velocity = angle_diff/T_samp;
 800124e:	ee07 0a90 	vmov	s15, r0
 8001252:	eec7 7a88 	vdiv.f32	s15, s15, s16
	if(T_samp == 0) driver->velocity = 0;

	driver->prev_timestamp_us = timestamp_us;
 8001256:	f8c4 5148 	str.w	r5, [r4, #328]	; 0x148
	driver->prev_angle = driver->angle;
 800125a:	edc4 8a50 	vstr	s17, [r4, #320]	; 0x140
}
 800125e:	ecbd 8b02 	vpop	{d8}
	driver->velocity = angle_diff/T_samp;
 8001262:	edc4 7a53 	vstr	s15, [r4, #332]	; 0x14c
}
 8001266:	bd38      	pop	{r3, r4, r5, pc}
	float angle_diff = fmod(driver->angle - driver->prev_angle + _PI, _2PI) - _PI;
 8001268:	eddf 7a1b 	vldr	s15, [pc, #108]	; 80012d8 <as5048a_getVelocity+0x100>
 800126c:	ed94 7a50 	vldr	s14, [r4, #320]	; 0x140
 8001270:	ee78 7aa7 	vadd.f32	s15, s17, s15
 8001274:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001278:	ee17 0a90 	vmov	r0, s15
 800127c:	f7ff f96c 	bl	8000558 <__aeabi_f2d>
 8001280:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 80012c0 <as5048a_getVelocity+0xe8>
 8001284:	ec41 0b10 	vmov	d0, r0, r1
 8001288:	f006 fc90 	bl	8007bac <fmod>
 800128c:	a30e      	add	r3, pc, #56	; (adr r3, 80012c8 <as5048a_getVelocity+0xf0>)
 800128e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001292:	ec51 0b10 	vmov	r0, r1, d0
 8001296:	f7fe ffff 	bl	8000298 <__aeabi_dsub>
 800129a:	f7ff fc8d 	bl	8000bb8 <__aeabi_d2f>
	driver->prev_angle = driver->angle;
 800129e:	edc4 8a50 	vstr	s17, [r4, #320]	; 0x140
}
 80012a2:	ecbd 8b02 	vpop	{d8}
	driver->velocity = angle_diff/T_samp;
 80012a6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80012dc <as5048a_getVelocity+0x104>
	driver->prev_timestamp_us = timestamp_us;
 80012aa:	f8c4 5148 	str.w	r5, [r4, #328]	; 0x148
	driver->velocity = angle_diff/T_samp;
 80012ae:	ee07 0a10 	vmov	s14, r0
 80012b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012b6:	edc4 7a53 	vstr	s15, [r4, #332]	; 0x14c
}
 80012ba:	bd38      	pop	{r3, r4, r5, pc}
 80012bc:	f3af 8000 	nop.w
 80012c0:	60000000 	.word	0x60000000
 80012c4:	401921fb 	.word	0x401921fb
 80012c8:	60000000 	.word	0x60000000
 80012cc:	400921fb 	.word	0x400921fb
 80012d0:	358637bd 	.word	0x358637bd
 80012d4:	48f42400 	.word	0x48f42400
 80012d8:	40490fdb 	.word	0x40490fdb
 80012dc:	4479ffff 	.word	0x4479ffff

080012e0 <drv8313_init>:
 * 1: Set nRESET and nSLEEP to inactive HIGH to enable the three phase H-bridge.
 * 2: Read the nFAULT pin. If the pin is active HIGH, the initialization stops. If inactive LOW, the procedure continues.
 * 3: Pass references to timers and timer channels so that the PWM function of each timer may be used.
 * 4: Start PWM.
 */
uint8_t drv8313_init(MotorDriver *driver, TIM_HandleTypeDef *htim) {
 80012e0:	b570      	push	{r4, r5, r6, lr}
	HAL_GPIO_WritePin(PINBUS_DRV8313, PIN_nSLEEP, GPIO_PIN_SET); /* Enable the unit by setting nRESET + nSLEEP to HIGH*/
 80012e2:	2201      	movs	r2, #1
uint8_t drv8313_init(MotorDriver *driver, TIM_HandleTypeDef *htim) {
 80012e4:	4604      	mov	r4, r0
 80012e6:	460d      	mov	r5, r1
	HAL_GPIO_WritePin(PINBUS_DRV8313, PIN_nSLEEP, GPIO_PIN_SET); /* Enable the unit by setting nRESET + nSLEEP to HIGH*/
 80012e8:	4842      	ldr	r0, [pc, #264]	; (80013f4 <drv8313_init+0x114>)
 80012ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012ee:	f002 f931 	bl	8003554 <HAL_GPIO_WritePin>
	HAL_Delay(1); //Misread prevention delay.
 80012f2:	2001      	movs	r0, #1
 80012f4:	f001 fba8 	bl	8002a48 <HAL_Delay>
	if (!HAL_GPIO_ReadPin(PINBUS_DRV8313, PIN_nFAULT)) {
 80012f8:	483e      	ldr	r0, [pc, #248]	; (80013f4 <drv8313_init+0x114>)
 80012fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012fe:	f002 f923 	bl	8003548 <HAL_GPIO_ReadPin>
 8001302:	b900      	cbnz	r0, 8001306 <drv8313_init+0x26>
	/* Calculate PWM period */
	driver->pwm_period = driver->timer->Init.Period + 1;

	return 1;

}
 8001304:	bd70      	pop	{r4, r5, r6, pc}
	driver->pwm_ch1 = TIM_CHANNEL_1;
 8001306:	f44f 6280 	mov.w	r2, #1024	; 0x400
	driver->pwm_ch3 = TIM_CHANNEL_3;
 800130a:	2308      	movs	r3, #8
	driver->pwm_ch1 = TIM_CHANNEL_1;
 800130c:	f8a4 2124 	strh.w	r2, [r4, #292]	; 0x124
	driver->pwm_ch3 = TIM_CHANNEL_3;
 8001310:	f884 3126 	strb.w	r3, [r4, #294]	; 0x126
	driver->timer = htim;
 8001314:	f8c4 5120 	str.w	r5, [r4, #288]	; 0x120
	PID_Init(&driver->d_reg);
 8001318:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800131c:	f001 f824 	bl	8002368 <PID_Init>
	PID_Init(&driver->q_reg);
 8001320:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8001324:	f001 f820 	bl	8002368 <PID_Init>
	PID_Init(&driver->speed_reg);
 8001328:	f104 0084 	add.w	r0, r4, #132	; 0x84
 800132c:	f001 f81c 	bl	8002368 <PID_Init>
	PID_Init(&driver->pos_reg);
 8001330:	f104 00b4 	add.w	r0, r4, #180	; 0xb4
 8001334:	f001 f818 	bl	8002368 <PID_Init>
	driver->pos_reg.lim_max = 104.7;		/* rad/s */
 8001338:	4d2f      	ldr	r5, [pc, #188]	; (80013f8 <drv8313_init+0x118>)
	driver->speed_reg.lim_min = -BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
 800133a:	4830      	ldr	r0, [pc, #192]	; (80013fc <drv8313_init+0x11c>)
	driver->speed_reg.lim_max = BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
 800133c:	4930      	ldr	r1, [pc, #192]	; (8001400 <drv8313_init+0x120>)
	driver->pos_reg.lim_min = -104.7; 		/* rad/s */
 800133e:	4a31      	ldr	r2, [pc, #196]	; (8001404 <drv8313_init+0x124>)
	driver->speed_reg.lim_min = -BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
 8001340:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
	driver->d_reg.Ki = 0.0f;
 8001344:	2300      	movs	r3, #0
	driver->d_reg.lim_min = -BLDC_MAX_VOLTAGE;
 8001346:	4830      	ldr	r0, [pc, #192]	; (8001408 <drv8313_init+0x128>)
	driver->speed_reg.lim_max = BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
 8001348:	f8c4 1094 	str.w	r1, [r4, #148]	; 0x94
	driver->pos_reg.lim_min = -104.7; 		/* rad/s */
 800134c:	f8c4 20c0 	str.w	r2, [r4, #192]	; 0xc0
	driver->d_reg.lim_max = BLDC_MAX_VOLTAGE;
 8001350:	492e      	ldr	r1, [pc, #184]	; (800140c <drv8313_init+0x12c>)
	driver->pos_reg.lim_max = 104.7;		/* rad/s */
 8001352:	f8c4 50c4 	str.w	r5, [r4, #196]	; 0xc4
	driver->d_reg.Kp = 2.0f;
 8001356:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	driver->d_reg.Ki = 0.0f;
 800135a:	62a3      	str	r3, [r4, #40]	; 0x28
	driver->d_reg.Kd = 0.0f;
 800135c:	62e3      	str	r3, [r4, #44]	; 0x2c
	driver->q_reg.Ki = 0.0f;
 800135e:	65a3      	str	r3, [r4, #88]	; 0x58
	driver->q_reg.Kd = 0.0f;
 8001360:	65e3      	str	r3, [r4, #92]	; 0x5c
	driver->speed_reg.Kd = 0.0f;
 8001362:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
	driver->pos_reg.Ki = 0.0f;
 8001366:	f8c4 30b8 	str.w	r3, [r4, #184]	; 0xb8
	driver->pos_reg.Kd = 0.0f;
 800136a:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
	driver->speed_reg.Ki = 10.0f;
 800136e:	4d28      	ldr	r5, [pc, #160]	; (8001410 <drv8313_init+0x130>)
	driver->pos_reg.Kp = 30.0f;
 8001370:	4b28      	ldr	r3, [pc, #160]	; (8001414 <drv8313_init+0x134>)
 8001372:	f8c4 30b4 	str.w	r3, [r4, #180]	; 0xb4
	driver->speed_reg.Kp = 0.25f;
 8001376:	f04f 567a 	mov.w	r6, #1048576000	; 0x3e800000
	driver->d_reg.Kp = 2.0f;
 800137a:	6262      	str	r2, [r4, #36]	; 0x24
	driver->q_reg.Kp = 2.0f;
 800137c:	6562      	str	r2, [r4, #84]	; 0x54
	driver->d_reg.lim_max = BLDC_MAX_VOLTAGE;
 800137e:	6361      	str	r1, [r4, #52]	; 0x34
	driver->q_reg.lim_max = BLDC_MAX_VOLTAGE;
 8001380:	6661      	str	r1, [r4, #100]	; 0x64
	driver->d_reg.lim_min = -BLDC_MAX_VOLTAGE;
 8001382:	6320      	str	r0, [r4, #48]	; 0x30
	driver->q_reg.lim_min = -BLDC_MAX_VOLTAGE;
 8001384:	6620      	str	r0, [r4, #96]	; 0x60
	lpf_init(&driver->LPF_current_d, 0.01f);
 8001386:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8001418 <drv8313_init+0x138>
	driver->speed_reg.Kp = 0.25f;
 800138a:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
	lpf_init(&driver->LPF_current_d, 0.01f);
 800138e:	f104 00e4 	add.w	r0, r4, #228	; 0xe4
	driver->speed_reg.Ki = 10.0f;
 8001392:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
	lpf_init(&driver->LPF_current_d, 0.01f);
 8001396:	f000 fae5 	bl	8001964 <lpf_init>
	lpf_init(&driver->LPF_current_q, 0.01f);
 800139a:	f104 00f0 	add.w	r0, r4, #240	; 0xf0
 800139e:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8001418 <drv8313_init+0x138>
 80013a2:	f000 fadf 	bl	8001964 <lpf_init>
	lpf_init(&driver->LPF_velocity, 0.005f);
 80013a6:	f104 00fc 	add.w	r0, r4, #252	; 0xfc
 80013aa:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 800141c <drv8313_init+0x13c>
 80013ae:	f000 fad9 	bl	8001964 <lpf_init>
	lpf_init(&driver->LPF_angle, 0.005f);
 80013b2:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800141c <drv8313_init+0x13c>
 80013b6:	f504 7084 	add.w	r0, r4, #264	; 0x108
 80013ba:	f000 fad3 	bl	8001964 <lpf_init>
	HAL_TIM_PWM_Start(driver->timer, driver->pwm_ch1);
 80013be:	f894 1124 	ldrb.w	r1, [r4, #292]	; 0x124
 80013c2:	f8d4 0120 	ldr.w	r0, [r4, #288]	; 0x120
 80013c6:	f003 f997 	bl	80046f8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(driver->timer, driver->pwm_ch2);
 80013ca:	f894 1125 	ldrb.w	r1, [r4, #293]	; 0x125
 80013ce:	f8d4 0120 	ldr.w	r0, [r4, #288]	; 0x120
 80013d2:	f003 f991 	bl	80046f8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(driver->timer, driver->pwm_ch3);
 80013d6:	f894 1126 	ldrb.w	r1, [r4, #294]	; 0x126
 80013da:	f8d4 0120 	ldr.w	r0, [r4, #288]	; 0x120
 80013de:	f003 f98b 	bl	80046f8 <HAL_TIM_PWM_Start>
	driver->pwm_period = driver->timer->Init.Period + 1;
 80013e2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	3301      	adds	r3, #1
 80013ea:	f8a4 3128 	strh.w	r3, [r4, #296]	; 0x128
	return 1;
 80013ee:	2001      	movs	r0, #1
}
 80013f0:	bd70      	pop	{r4, r5, r6, pc}
 80013f2:	bf00      	nop
 80013f4:	40020400 	.word	0x40020400
 80013f8:	42d16666 	.word	0x42d16666
 80013fc:	c01197a8 	.word	0xc01197a8
 8001400:	401197a8 	.word	0x401197a8
 8001404:	c2d16666 	.word	0xc2d16666
 8001408:	c1400000 	.word	0xc1400000
 800140c:	41400000 	.word	0x41400000
 8001410:	41200000 	.word	0x41200000
 8001414:	41f00000 	.word	0x41f00000
 8001418:	3c23d70a 	.word	0x3c23d70a
 800141c:	3ba3d70a 	.word	0x3ba3d70a

08001420 <drv8313_setPWM>:
	/* Wait for PWM period to finish before setting new duty period
	 * Note: May be unnecessary, but used as a safety measure for now */
//	while(tim_instance->CNT != 0){
//	}

	tim_instance->CCR1 = duty_a * driver->pwm_period;
 8001420:	f8b0 3128 	ldrh.w	r3, [r0, #296]	; 0x128
 8001424:	ee07 3a90 	vmov	s15, r3
 8001428:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800142c:	ee27 0a80 	vmul.f32	s0, s15, s0
	tim_instance->CCR2 = duty_b * driver->pwm_period;
 8001430:	ee67 0aa0 	vmul.f32	s1, s15, s1
	tim_instance->CCR3 = duty_c * driver->pwm_period;
 8001434:	ee27 1a81 	vmul.f32	s2, s15, s2
	tim_instance->CCR1 = duty_a * driver->pwm_period;
 8001438:	eebc 0ac0 	vcvt.u32.f32	s0, s0
	tim_instance->CCR2 = duty_b * driver->pwm_period;
 800143c:	eefc 0ae0 	vcvt.u32.f32	s1, s1
	tim_instance->CCR3 = duty_c * driver->pwm_period;
 8001440:	eebc 1ac1 	vcvt.u32.f32	s2, s2
	tim_instance->CCR1 = duty_a * driver->pwm_period;
 8001444:	ed81 0a0d 	vstr	s0, [r1, #52]	; 0x34
	tim_instance->CCR2 = duty_b * driver->pwm_period;
 8001448:	edc1 0a0e 	vstr	s1, [r1, #56]	; 0x38
	tim_instance->CCR3 = duty_c * driver->pwm_period;
 800144c:	ed81 1a0f 	vstr	s2, [r1, #60]	; 0x3c
}
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop

08001454 <foc_pi_control>:
}

/**
 * @brief All PI regulation required to get dq-reference voltages
 */
void foc_pi_control(MotorDriver *driver, float target){
 8001454:	b510      	push	{r4, lr}

	/* Check which type of regulation should be used */
	if(CONTROL_TYPE == CONTROL_POSITION) driver->velocity_target = PID_Update(&driver->pos_reg, target, driver->angle);
 8001456:	edd0 0a4f 	vldr	s1, [r0, #316]	; 0x13c
void foc_pi_control(MotorDriver *driver, float target){
 800145a:	4604      	mov	r4, r0
 800145c:	ed2d 8b02 	vpush	{d8}
	if(CONTROL_TYPE == CONTROL_POSITION) driver->velocity_target = PID_Update(&driver->pos_reg, target, driver->angle);
 8001460:	30b4      	adds	r0, #180	; 0xb4
 8001462:	f000 ff91 	bl	8002388 <PID_Update>
	else if(CONTROL_TYPE == CONTROL_VELOCITY) driver->velocity_target = target;

	/* Velocity regulation --> i_qref
	 * Note: Setpoint should be set by main function later*/
	float i_qref = PID_Update(&driver->speed_reg, driver->velocity_target, driver->velocity);
 8001466:	edd4 0a53 	vldr	s1, [r4, #332]	; 0x14c
	if(CONTROL_TYPE == CONTROL_POSITION) driver->velocity_target = PID_Update(&driver->pos_reg, target, driver->angle);
 800146a:	ed84 0a54 	vstr	s0, [r4, #336]	; 0x150
	float i_qref = PID_Update(&driver->speed_reg, driver->velocity_target, driver->velocity);
 800146e:	f104 0084 	add.w	r0, r4, #132	; 0x84
 8001472:	f000 ff89 	bl	8002388 <PID_Update>

	driver->i_d = lpf_exec(&driver->LPF_current_d, driver->i_d);
 8001476:	f104 00e4 	add.w	r0, r4, #228	; 0xe4
	float i_qref = PID_Update(&driver->speed_reg, driver->velocity_target, driver->velocity);
 800147a:	eeb0 8a40 	vmov.f32	s16, s0
	driver->i_d = lpf_exec(&driver->LPF_current_d, driver->i_d);
 800147e:	ed94 0a03 	vldr	s0, [r4, #12]
 8001482:	f000 fa79 	bl	8001978 <lpf_exec>
	driver->i_q = lpf_exec(&driver->LPF_current_q, driver->i_q);
 8001486:	f104 00f0 	add.w	r0, r4, #240	; 0xf0
	driver->i_d = lpf_exec(&driver->LPF_current_d, driver->i_d);
 800148a:	ed84 0a03 	vstr	s0, [r4, #12]
	driver->i_q = lpf_exec(&driver->LPF_current_q, driver->i_q);
 800148e:	ed94 0a04 	vldr	s0, [r4, #16]
 8001492:	f000 fa71 	bl	8001978 <lpf_exec>
	/* current PI stuff */
	driver->V_d = PID_Update(&driver->d_reg, 0, driver->i_d);
 8001496:	edd4 0a03 	vldr	s1, [r4, #12]
	driver->i_q = lpf_exec(&driver->LPF_current_q, driver->i_q);
 800149a:	ed84 0a04 	vstr	s0, [r4, #16]
	driver->V_d = PID_Update(&driver->d_reg, 0, driver->i_d);
 800149e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80014a2:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80014c8 <foc_pi_control+0x74>
 80014a6:	f000 ff6f 	bl	8002388 <PID_Update>
	driver->V_q = PID_Update(&driver->q_reg, i_qref, driver->i_q);
 80014aa:	edd4 0a04 	vldr	s1, [r4, #16]
	driver->V_d = PID_Update(&driver->d_reg, 0, driver->i_d);
 80014ae:	ed84 0a06 	vstr	s0, [r4, #24]
	driver->V_q = PID_Update(&driver->q_reg, i_qref, driver->i_q);
 80014b2:	f104 0054 	add.w	r0, r4, #84	; 0x54
 80014b6:	eeb0 0a48 	vmov.f32	s0, s16
 80014ba:	f000 ff65 	bl	8002388 <PID_Update>
}
 80014be:	ecbd 8b02 	vpop	{d8}
	driver->V_q = PID_Update(&driver->q_reg, i_qref, driver->i_q);
 80014c2:	ed84 0a05 	vstr	s0, [r4, #20]
}
 80014c6:	bd10      	pop	{r4, pc}
	...

080014d0 <foc_setPhaseVoltage>:


	float V_ref, a_duty = 0, b_duty = 0, c_duty = 0;


	V_ref = sqrtApprox(V_alpha * V_alpha + V_beta * V_beta);
 80014d0:	ee60 7aa0 	vmul.f32	s15, s1, s1
void foc_setPhaseVoltage(MotorDriver *driver, float V_alpha, float V_beta){
 80014d4:	b5f0      	push	{r4, r5, r6, r7, lr}
	V_ref = sqrtApprox(V_alpha * V_alpha + V_beta * V_beta);
 80014d6:	eee0 7a00 	vfma.f32	s15, s0, s0
  i = 0x5f375a86 - ( i >> 1 );
 80014da:	4bcb      	ldr	r3, [pc, #812]	; (8001808 <foc_setPhaseVoltage+0x338>)
void foc_setPhaseVoltage(MotorDriver *driver, float V_alpha, float V_beta){
 80014dc:	4605      	mov	r5, r0
  i = 0x5f375a86 - ( i >> 1 );
 80014de:	ee17 2a90 	vmov	r2, s15
 80014e2:	eba3 0062 	sub.w	r0, r3, r2, asr #1

	float T1, T2, T0;

	float m = _SQRT3 * V_ref * _1_Vdc;
 80014e6:	ee07 0a10 	vmov	s14, r0
void foc_setPhaseVoltage(MotorDriver *driver, float V_alpha, float V_beta){
 80014ea:	ed2d 8b04 	vpush	{d8-d9}
	float m = _SQRT3 * V_ref * _1_Vdc;
 80014ee:	ee67 7a87 	vmul.f32	s15, s15, s14
void foc_setPhaseVoltage(MotorDriver *driver, float V_alpha, float V_beta){
 80014f2:	b083      	sub	sp, #12
	float m = _SQRT3 * V_ref * _1_Vdc;
 80014f4:	ee17 0a90 	vmov	r0, s15
void foc_setPhaseVoltage(MotorDriver *driver, float V_alpha, float V_beta){
 80014f8:	eeb0 8a60 	vmov.f32	s16, s1
 80014fc:	eef0 8a40 	vmov.f32	s17, s0
	float m = _SQRT3 * V_ref * _1_Vdc;
 8001500:	f7ff f82a 	bl	8000558 <__aeabi_f2d>
 8001504:	a3bc      	add	r3, pc, #752	; (adr r3, 80017f8 <foc_setPhaseVoltage+0x328>)
 8001506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150a:	f7ff f87d 	bl	8000608 <__aeabi_dmul>
 800150e:	f7ff fb53 	bl	8000bb8 <__aeabi_d2f>
//	float theta = fmod(atan2(V_beta, V_alpha) + _2PI, _2PI);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 8001512:	2201      	movs	r2, #1
	float m = _SQRT3 * V_ref * _1_Vdc;
 8001514:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 8001516:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800151a:	48bc      	ldr	r0, [pc, #752]	; (800180c <foc_setPhaseVoltage+0x33c>)
	/*Sector selection*/
	uint8_t sector = theta * _3_PI + 1;


	/* Duty time calculation */
	T1 = m * sin(sector * _PI_3 - theta);
 800151c:	eddf 9abc 	vldr	s19, [pc, #752]	; 8001810 <foc_setPhaseVoltage+0x340>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 8001520:	f002 f818 	bl	8003554 <HAL_GPIO_WritePin>
	float theta = _normalizeAngle(driver->angle_electrical + atan2(V_beta, V_alpha));
 8001524:	ee18 0a90 	vmov	r0, s17
 8001528:	f7ff f816 	bl	8000558 <__aeabi_f2d>
 800152c:	4602      	mov	r2, r0
 800152e:	460b      	mov	r3, r1
 8001530:	ee18 0a10 	vmov	r0, s16
 8001534:	ec43 2b18 	vmov	d8, r2, r3
 8001538:	f7ff f80e 	bl	8000558 <__aeabi_f2d>
 800153c:	eeb0 1a48 	vmov.f32	s2, s16
 8001540:	eef0 1a68 	vmov.f32	s3, s17
 8001544:	ec41 0b10 	vmov	d0, r0, r1
 8001548:	f006 fb2e 	bl	8007ba8 <atan2>
 800154c:	ec57 6b10 	vmov	r6, r7, d0
 8001550:	f8d5 0144 	ldr.w	r0, [r5, #324]	; 0x144
 8001554:	f7ff f800 	bl	8000558 <__aeabi_f2d>
 8001558:	463b      	mov	r3, r7
 800155a:	4632      	mov	r2, r6
 800155c:	f7fe fe9e 	bl	800029c <__adddf3>
 8001560:	f7ff fb2a 	bl	8000bb8 <__aeabi_d2f>
  float a = fmod(angle, _2PI);
 8001564:	f7fe fff8 	bl	8000558 <__aeabi_f2d>
 8001568:	ed9f 1ba5 	vldr	d1, [pc, #660]	; 8001800 <foc_setPhaseVoltage+0x330>
 800156c:	ec41 0b10 	vmov	d0, r0, r1
 8001570:	f006 fb1c 	bl	8007bac <fmod>
 8001574:	ec51 0b10 	vmov	r0, r1, d0
 8001578:	f7ff fb1e 	bl	8000bb8 <__aeabi_d2f>
 800157c:	ee08 0a90 	vmov	s17, r0
  return a >= 0 ? a : (a + _2PI);
 8001580:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8001584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001588:	bf48      	it	mi
 800158a:	eddf 7aa2 	vldrmi	s15, [pc, #648]	; 8001814 <foc_setPhaseVoltage+0x344>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, !SET);
 800158e:	489f      	ldr	r0, [pc, #636]	; (800180c <foc_setPhaseVoltage+0x33c>)
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  return a >= 0 ? a : (a + _2PI);
 8001598:	bf48      	it	mi
 800159a:	ee78 8aa7 	vaddmi.f32	s17, s17, s15
	uint8_t sector = theta * _3_PI + 1;
 800159e:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, !SET);
 80015a2:	f001 ffd7 	bl	8003554 <HAL_GPIO_WritePin>
	uint8_t sector = theta * _3_PI + 1;
 80015a6:	eddf 7a9c 	vldr	s15, [pc, #624]	; 8001818 <foc_setPhaseVoltage+0x348>
 80015aa:	eeb0 7a48 	vmov.f32	s14, s16
 80015ae:	eea8 7aa7 	vfma.f32	s14, s17, s15
	T1 = m * sin(sector * _PI_3 - theta);
 80015b2:	4620      	mov	r0, r4
	uint8_t sector = theta * _3_PI + 1;
 80015b4:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80015b8:	edcd 7a00 	vstr	s15, [sp]
 80015bc:	f89d 4000 	ldrb.w	r4, [sp]
	T1 = m * sin(sector * _PI_3 - theta);
 80015c0:	f7fe ffca 	bl	8000558 <__aeabi_f2d>
 80015c4:	ee07 4a90 	vmov	s15, r4
 80015c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015cc:	eeb0 7a68 	vmov.f32	s14, s17
 80015d0:	ee97 7aa9 	vfnms.f32	s14, s15, s19
 80015d4:	4606      	mov	r6, r0
 80015d6:	460f      	mov	r7, r1
	T2 = m * sin(theta - (sector - 1) * _PI_3);
 80015d8:	3c01      	subs	r4, #1
	T1 = m * sin(sector * _PI_3 - theta);
 80015da:	ee17 0a10 	vmov	r0, s14
 80015de:	f7fe ffbb 	bl	8000558 <__aeabi_f2d>
 80015e2:	ec41 0b10 	vmov	d0, r0, r1
 80015e6:	f006 fa8b 	bl	8007b00 <sin>
 80015ea:	4630      	mov	r0, r6
 80015ec:	ec53 2b10 	vmov	r2, r3, d0
 80015f0:	4639      	mov	r1, r7
 80015f2:	f7ff f809 	bl	8000608 <__aeabi_dmul>
 80015f6:	f7ff fadf 	bl	8000bb8 <__aeabi_d2f>
	T2 = m * sin(theta - (sector - 1) * _PI_3);
 80015fa:	ee07 4a90 	vmov	s15, r4
 80015fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	T1 = m * sin(sector * _PI_3 - theta);
 8001602:	ee09 0a10 	vmov	s18, r0
	T2 = m * sin(theta - (sector - 1) * _PI_3);
 8001606:	eee7 8ae9 	vfms.f32	s17, s15, s19
 800160a:	ee18 0a90 	vmov	r0, s17
 800160e:	f7fe ffa3 	bl	8000558 <__aeabi_f2d>
 8001612:	ec41 0b10 	vmov	d0, r0, r1
 8001616:	f006 fa73 	bl	8007b00 <sin>
 800161a:	4630      	mov	r0, r6
 800161c:	ec53 2b10 	vmov	r2, r3, d0
 8001620:	4639      	mov	r1, r7
 8001622:	f7fe fff1 	bl	8000608 <__aeabi_dmul>
 8001626:	f7ff fac7 	bl	8000bb8 <__aeabi_d2f>
 800162a:	ee08 0a90 	vmov	s17, r0
	T0 = 1 - T1 - T2;
 800162e:	ee79 9a28 	vadd.f32	s19, s18, s17
 8001632:	ee38 8a69 	vsub.f32	s16, s16, s19



		switch (sector) {
 8001636:	2c05      	cmp	r4, #5
 8001638:	f200 80d7 	bhi.w	80017ea <foc_setPhaseVoltage+0x31a>
 800163c:	e8df f004 	tbb	[pc, r4]
 8001640:	9b7b633a 	.word	0x9b7b633a
 8001644:	03bb      	.short	0x03bb
				a_duty = T2 + T0*0.5;
				b_duty = T0*0.5;
				c_duty = T1 + T2 + T0*0.5;
				break;
			case 6:
				a_duty = T1 + T2 + T0*0.5;
 8001646:	ee18 0a10 	vmov	r0, s16
 800164a:	f7fe ff85 	bl	8000558 <__aeabi_f2d>
 800164e:	4b73      	ldr	r3, [pc, #460]	; (800181c <foc_setPhaseVoltage+0x34c>)
 8001650:	2200      	movs	r2, #0
 8001652:	f7fe ffd9 	bl	8000608 <__aeabi_dmul>
 8001656:	4606      	mov	r6, r0
 8001658:	460f      	mov	r7, r1
 800165a:	ee19 0a90 	vmov	r0, s19
 800165e:	f7fe ff7b 	bl	8000558 <__aeabi_f2d>
 8001662:	463b      	mov	r3, r7
 8001664:	4632      	mov	r2, r6
 8001666:	f7fe fe19 	bl	800029c <__adddf3>
 800166a:	f7ff faa5 	bl	8000bb8 <__aeabi_d2f>
 800166e:	4603      	mov	r3, r0
				b_duty = T0*0.5;
				c_duty = T1 + T0*0.5;
 8001670:	ee19 0a10 	vmov	r0, s18
				b_duty = T0*0.5;
 8001674:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8001678:	ee68 0a20 	vmul.f32	s1, s16, s1
				a_duty = T1 + T2 + T0*0.5;
 800167c:	9301      	str	r3, [sp, #4]
				b_duty = T0*0.5;
 800167e:	edcd 0a00 	vstr	s1, [sp]
				c_duty = T1 + T0*0.5;
 8001682:	f7fe ff69 	bl	8000558 <__aeabi_f2d>
 8001686:	4632      	mov	r2, r6
 8001688:	463b      	mov	r3, r7
 800168a:	f7fe fe07 	bl	800029c <__adddf3>
 800168e:	f7ff fa93 	bl	8000bb8 <__aeabi_d2f>
				break;
 8001692:	eddd 0a00 	vldr	s1, [sp]
 8001696:	ed9d 0a01 	vldr	s0, [sp, #4]
				c_duty = T1 + T0*0.5;
 800169a:	ee01 0a10 	vmov	s2, r0
		}


	drv8313_setPWM(driver, driver->timer->Instance, a_duty, b_duty, c_duty);
 800169e:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 80016a2:	6819      	ldr	r1, [r3, #0]
 80016a4:	4628      	mov	r0, r5
}
 80016a6:	b003      	add	sp, #12
 80016a8:	ecbd 8b04 	vpop	{d8-d9}
 80016ac:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	drv8313_setPWM(driver, driver->timer->Instance, a_duty, b_duty, c_duty);
 80016b0:	f7ff beb6 	b.w	8001420 <drv8313_setPWM>
				a_duty = T1 + T2 + T0*0.5;
 80016b4:	ee18 0a10 	vmov	r0, s16
 80016b8:	f7fe ff4e 	bl	8000558 <__aeabi_f2d>
 80016bc:	4b57      	ldr	r3, [pc, #348]	; (800181c <foc_setPhaseVoltage+0x34c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	f7fe ffa2 	bl	8000608 <__aeabi_dmul>
 80016c4:	4606      	mov	r6, r0
 80016c6:	460f      	mov	r7, r1
 80016c8:	ee19 0a90 	vmov	r0, s19
 80016cc:	f7fe ff44 	bl	8000558 <__aeabi_f2d>
 80016d0:	463b      	mov	r3, r7
 80016d2:	4632      	mov	r2, r6
 80016d4:	f7fe fde2 	bl	800029c <__adddf3>
 80016d8:	f7ff fa6e 	bl	8000bb8 <__aeabi_d2f>
 80016dc:	4603      	mov	r3, r0
				b_duty = T2 + T0*0.5;
 80016de:	ee18 0a90 	vmov	r0, s17
				a_duty = T1 + T0*0.5;
 80016e2:	9300      	str	r3, [sp, #0]
				b_duty = T1 + T2 + T0*0.5;
 80016e4:	f7fe ff38 	bl	8000558 <__aeabi_f2d>
 80016e8:	4632      	mov	r2, r6
 80016ea:	463b      	mov	r3, r7
 80016ec:	f7fe fdd6 	bl	800029c <__adddf3>
 80016f0:	f7ff fa62 	bl	8000bb8 <__aeabi_d2f>
				c_duty = T0*0.5;
 80016f4:	eeb6 1a00 	vmov.f32	s2, #96	; 0x3f000000  0.5
				b_duty = T1 + T2 + T0*0.5;
 80016f8:	ee00 0a90 	vmov	s1, r0
				c_duty = T0*0.5;
 80016fc:	ee28 1a01 	vmul.f32	s2, s16, s2
				break;
 8001700:	ed9d 0a00 	vldr	s0, [sp]
 8001704:	e7cb      	b.n	800169e <foc_setPhaseVoltage+0x1ce>
				a_duty = T1 + T0*0.5;
 8001706:	ee18 0a10 	vmov	r0, s16
 800170a:	f7fe ff25 	bl	8000558 <__aeabi_f2d>
 800170e:	4b43      	ldr	r3, [pc, #268]	; (800181c <foc_setPhaseVoltage+0x34c>)
 8001710:	2200      	movs	r2, #0
 8001712:	f7fe ff79 	bl	8000608 <__aeabi_dmul>
 8001716:	4606      	mov	r6, r0
 8001718:	460f      	mov	r7, r1
 800171a:	ee19 0a10 	vmov	r0, s18
 800171e:	f7fe ff1b 	bl	8000558 <__aeabi_f2d>
 8001722:	463b      	mov	r3, r7
 8001724:	4632      	mov	r2, r6
 8001726:	f7fe fdb9 	bl	800029c <__adddf3>
 800172a:	f7ff fa45 	bl	8000bb8 <__aeabi_d2f>
 800172e:	4603      	mov	r3, r0
				b_duty = T1 + T2 + T0*0.5;
 8001730:	ee19 0a90 	vmov	r0, s19
 8001734:	e7d5      	b.n	80016e2 <foc_setPhaseVoltage+0x212>
				a_duty = T0*0.5;
 8001736:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800173a:	ee28 0a00 	vmul.f32	s0, s16, s0
				b_duty = T1 + T2 + T0*0.5;
 800173e:	ee18 0a10 	vmov	r0, s16
				a_duty = T0*0.5;
 8001742:	ed8d 0a01 	vstr	s0, [sp, #4]
				b_duty = T1 + T2 + T0*0.5;
 8001746:	f7fe ff07 	bl	8000558 <__aeabi_f2d>
 800174a:	4b34      	ldr	r3, [pc, #208]	; (800181c <foc_setPhaseVoltage+0x34c>)
 800174c:	2200      	movs	r2, #0
 800174e:	f7fe ff5b 	bl	8000608 <__aeabi_dmul>
 8001752:	4606      	mov	r6, r0
 8001754:	460f      	mov	r7, r1
 8001756:	ee19 0a90 	vmov	r0, s19
 800175a:	f7fe fefd 	bl	8000558 <__aeabi_f2d>
 800175e:	463b      	mov	r3, r7
 8001760:	4632      	mov	r2, r6
 8001762:	f7fe fd9b 	bl	800029c <__adddf3>
 8001766:	f7ff fa27 	bl	8000bb8 <__aeabi_d2f>
 800176a:	4603      	mov	r3, r0
 800176c:	ee00 3a90 	vmov	s1, r3
				c_duty = T2 + T0*0.5;
 8001770:	ee18 0a90 	vmov	r0, s17
 8001774:	e783      	b.n	800167e <foc_setPhaseVoltage+0x1ae>
				a_duty = T0*0.5;
 8001776:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800177a:	ee28 0a00 	vmul.f32	s0, s16, s0
				b_duty = T1 + T0*0.5;
 800177e:	ee18 0a10 	vmov	r0, s16
				a_duty = T0*0.5;
 8001782:	ed8d 0a01 	vstr	s0, [sp, #4]
				b_duty = T1 + T0*0.5;
 8001786:	f7fe fee7 	bl	8000558 <__aeabi_f2d>
 800178a:	4b24      	ldr	r3, [pc, #144]	; (800181c <foc_setPhaseVoltage+0x34c>)
 800178c:	2200      	movs	r2, #0
 800178e:	f7fe ff3b 	bl	8000608 <__aeabi_dmul>
 8001792:	4606      	mov	r6, r0
 8001794:	460f      	mov	r7, r1
 8001796:	ee19 0a10 	vmov	r0, s18
 800179a:	f7fe fedd 	bl	8000558 <__aeabi_f2d>
 800179e:	463b      	mov	r3, r7
 80017a0:	4632      	mov	r2, r6
 80017a2:	f7fe fd7b 	bl	800029c <__adddf3>
 80017a6:	f7ff fa07 	bl	8000bb8 <__aeabi_d2f>
 80017aa:	4603      	mov	r3, r0
 80017ac:	ee00 3a90 	vmov	s1, r3
				c_duty = T1 + T2 + T0*0.5;
 80017b0:	ee19 0a90 	vmov	r0, s19
 80017b4:	e763      	b.n	800167e <foc_setPhaseVoltage+0x1ae>
				a_duty = T2 + T0*0.5;
 80017b6:	ee18 0a10 	vmov	r0, s16
 80017ba:	f7fe fecd 	bl	8000558 <__aeabi_f2d>
 80017be:	4b17      	ldr	r3, [pc, #92]	; (800181c <foc_setPhaseVoltage+0x34c>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	f7fe ff21 	bl	8000608 <__aeabi_dmul>
 80017c6:	4606      	mov	r6, r0
 80017c8:	460f      	mov	r7, r1
 80017ca:	ee18 0a90 	vmov	r0, s17
 80017ce:	f7fe fec3 	bl	8000558 <__aeabi_f2d>
 80017d2:	463b      	mov	r3, r7
 80017d4:	4632      	mov	r2, r6
 80017d6:	f7fe fd61 	bl	800029c <__adddf3>
 80017da:	f7ff f9ed 	bl	8000bb8 <__aeabi_d2f>
				b_duty = T0*0.5;
 80017de:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
				a_duty = T2 + T0*0.5;
 80017e2:	4603      	mov	r3, r0
				c_duty = T1 + T2 + T0*0.5;
 80017e4:	ee19 0a90 	vmov	r0, s19
 80017e8:	e746      	b.n	8001678 <foc_setPhaseVoltage+0x1a8>
	T0 = 1 - T1 - T2;
 80017ea:	ed9f 1a0d 	vldr	s2, [pc, #52]	; 8001820 <foc_setPhaseVoltage+0x350>
 80017ee:	eef0 0a41 	vmov.f32	s1, s2
 80017f2:	eeb0 0a41 	vmov.f32	s0, s2
 80017f6:	e752      	b.n	800169e <foc_setPhaseVoltage+0x1ce>
 80017f8:	c6f05b8e 	.word	0xc6f05b8e
 80017fc:	3fc279a6 	.word	0x3fc279a6
 8001800:	60000000 	.word	0x60000000
 8001804:	401921fb 	.word	0x401921fb
 8001808:	5f375a86 	.word	0x5f375a86
 800180c:	40020000 	.word	0x40020000
 8001810:	3f860a92 	.word	0x3f860a92
 8001814:	40c90fdb 	.word	0x40c90fdb
 8001818:	3f747645 	.word	0x3f747645
 800181c:	3fe00000 	.word	0x3fe00000
	...

08001828 <foc_update>:
void foc_update(MotorDriver *driver, float target){
 8001828:	b570      	push	{r4, r5, r6, lr}
	if(!move_counter){
 800182a:	4d49      	ldr	r5, [pc, #292]	; (8001950 <foc_update+0x128>)
 800182c:	882b      	ldrh	r3, [r5, #0]
void foc_update(MotorDriver *driver, float target){
 800182e:	ed2d 8b06 	vpush	{d8-d10}
 8001832:	4604      	mov	r4, r0
	if(!move_counter){
 8001834:	b193      	cbz	r3, 800185c <foc_update+0x34>
	move_counter = (move_counter + 1) % move_exec;
 8001836:	4a47      	ldr	r2, [pc, #284]	; (8001954 <foc_update+0x12c>)
	foc_setPhaseVoltage(driver, driver->V_d, driver->V_q);
 8001838:	edd4 0a05 	vldr	s1, [r4, #20]
	move_counter = (move_counter + 1) % move_exec;
 800183c:	8811      	ldrh	r1, [r2, #0]
	foc_setPhaseVoltage(driver, driver->V_d, driver->V_q);
 800183e:	ed94 0a06 	vldr	s0, [r4, #24]
}
 8001842:	ecbd 8b06 	vpop	{d8-d10}
	move_counter = (move_counter + 1) % move_exec;
 8001846:	3301      	adds	r3, #1
 8001848:	fbb3 f2f1 	udiv	r2, r3, r1
 800184c:	fb01 3312 	mls	r3, r1, r2, r3
	foc_setPhaseVoltage(driver, driver->V_d, driver->V_q);
 8001850:	4620      	mov	r0, r4
	move_counter = (move_counter + 1) % move_exec;
 8001852:	802b      	strh	r3, [r5, #0]
}
 8001854:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	foc_setPhaseVoltage(driver, driver->V_d, driver->V_q);
 8001858:	f7ff be3a 	b.w	80014d0 <foc_setPhaseVoltage>
		as5048a_getAngle(driver);
 800185c:	eeb0 8a40 	vmov.f32	s16, s0
 8001860:	f7ff fc6e 	bl	8001140 <as5048a_getAngle>
	driver->angle_electrical = fmod(driver->pole_pairs * driver->angle + offset - _PI, _2PI);
 8001864:	f8b4 3154 	ldrh.w	r3, [r4, #340]	; 0x154
 8001868:	edd4 6a4f 	vldr	s13, [r4, #316]	; 0x13c
 800186c:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001958 <foc_update+0x130>
 8001870:	ee07 3a90 	vmov	s15, r3
 8001874:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001878:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800187c:	ee17 0a10 	vmov	r0, s14
 8001880:	f7fe fe6a 	bl	8000558 <__aeabi_f2d>
 8001884:	ed9f 1b2e 	vldr	d1, [pc, #184]	; 8001940 <foc_update+0x118>
 8001888:	ec41 0b10 	vmov	d0, r0, r1
 800188c:	f006 f98e 	bl	8007bac <fmod>
 8001890:	ec51 0b10 	vmov	r0, r1, d0
 8001894:	f7ff f990 	bl	8000bb8 <__aeabi_d2f>
	float i_alpha = driver->i_a;
 8001898:	edd4 9a01 	vldr	s19, [r4, #4]
	float i_beta = (driver->i_a + 2*driver->i_b)*_1_SQRT3;
 800189c:	ed94 7a02 	vldr	s14, [r4, #8]
	driver->angle_electrical = fmod(driver->pole_pairs * driver->angle + offset - _PI, _2PI);
 80018a0:	f8c4 0144 	str.w	r0, [r4, #324]	; 0x144
	float i_beta = (driver->i_a + 2*driver->i_b)*_1_SQRT3;
 80018a4:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80018a8:	eef0 6a69 	vmov.f32	s13, s19
 80018ac:	eee7 6a27 	vfma.f32	s13, s14, s15
	driver->angle_electrical = fmod(driver->pole_pairs * driver->angle + offset - _PI, _2PI);
 80018b0:	4606      	mov	r6, r0
	float i_beta = (driver->i_a + 2*driver->i_b)*_1_SQRT3;
 80018b2:	ee16 0a90 	vmov	r0, s13
 80018b6:	f7fe fe4f 	bl	8000558 <__aeabi_f2d>
 80018ba:	a323      	add	r3, pc, #140	; (adr r3, 8001948 <foc_update+0x120>)
 80018bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c0:	f7fe fea2 	bl	8000608 <__aeabi_dmul>
 80018c4:	f7ff f978 	bl	8000bb8 <__aeabi_d2f>
 80018c8:	4603      	mov	r3, r0
	sin_val = sin(driver->angle_electrical);
 80018ca:	4630      	mov	r0, r6
	float i_beta = (driver->i_a + 2*driver->i_b)*_1_SQRT3;
 80018cc:	ee09 3a10 	vmov	s18, r3
	sin_val = sin(driver->angle_electrical);
 80018d0:	f7fe fe42 	bl	8000558 <__aeabi_f2d>
 80018d4:	ec41 0b10 	vmov	d0, r0, r1
 80018d8:	ec41 0b1a 	vmov	d10, r0, r1
 80018dc:	f006 f910 	bl	8007b00 <sin>
 80018e0:	ec51 0b10 	vmov	r0, r1, d0
 80018e4:	f7ff f968 	bl	8000bb8 <__aeabi_d2f>
	cos_val = cos(driver->angle_electrical);
 80018e8:	eeb0 0a4a 	vmov.f32	s0, s20
 80018ec:	eef0 0a6a 	vmov.f32	s1, s21
	sin_val = sin(driver->angle_electrical);
 80018f0:	4b1a      	ldr	r3, [pc, #104]	; (800195c <foc_update+0x134>)
 80018f2:	ee08 0a90 	vmov	s17, r0
 80018f6:	6018      	str	r0, [r3, #0]
	cos_val = cos(driver->angle_electrical);
 80018f8:	f006 f8b2 	bl	8007a60 <cos>
 80018fc:	ec51 0b10 	vmov	r0, r1, d0
 8001900:	f7ff f95a 	bl	8000bb8 <__aeabi_d2f>
	driver->i_d = i_alpha*cos_val + i_beta*sin_val;
 8001904:	ee29 7a28 	vmul.f32	s14, s18, s17
	cos_val = cos(driver->angle_electrical);
 8001908:	ee07 0a90 	vmov	s15, r0
	driver->i_q = i_beta*cos_val - i_alpha*sin_val;
 800190c:	ee68 8ae9 	vnmul.f32	s17, s17, s19
	driver->i_d = i_alpha*cos_val + i_beta*sin_val;
 8001910:	eea9 7aa7 	vfma.f32	s14, s19, s15
	cos_val = cos(driver->angle_electrical);
 8001914:	4b12      	ldr	r3, [pc, #72]	; (8001960 <foc_update+0x138>)
	driver->i_q = i_beta*cos_val - i_alpha*sin_val;
 8001916:	eee9 8a27 	vfma.f32	s17, s18, s15
		as5048a_getVelocity(driver);
 800191a:	4620      	mov	r0, r4
	driver->i_d = i_alpha*cos_val + i_beta*sin_val;
 800191c:	ed84 7a03 	vstr	s14, [r4, #12]
	driver->i_q = i_beta*cos_val - i_alpha*sin_val;
 8001920:	edc4 8a04 	vstr	s17, [r4, #16]
	cos_val = cos(driver->angle_electrical);
 8001924:	edc3 7a00 	vstr	s15, [r3]
		as5048a_getVelocity(driver);
 8001928:	f7ff fc56 	bl	80011d8 <as5048a_getVelocity>
		foc_pi_control(driver, target);
 800192c:	eeb0 0a48 	vmov.f32	s0, s16
 8001930:	4620      	mov	r0, r4
 8001932:	f7ff fd8f 	bl	8001454 <foc_pi_control>
 8001936:	882b      	ldrh	r3, [r5, #0]
 8001938:	e77d      	b.n	8001836 <foc_update+0xe>
 800193a:	bf00      	nop
 800193c:	f3af 8000 	nop.w
 8001940:	60000000 	.word	0x60000000
 8001944:	401921fb 	.word	0x401921fb
 8001948:	561abec8 	.word	0x561abec8
 800194c:	3fe279a7 	.word	0x3fe279a7
 8001950:	20000214 	.word	0x20000214
 8001954:	20000000 	.word	0x20000000
 8001958:	c0490fdb 	.word	0xc0490fdb
 800195c:	20000240 	.word	0x20000240
 8001960:	2000023c 	.word	0x2000023c

08001964 <lpf_init>:
 *      Author: maxborglowe
 */

#include "LowPassFilter.h"

void lpf_init(struct LPF *lpf, float Tf_init){
 8001964:	b510      	push	{r4, lr}
	lpf->Tf = Tf_init;
	lpf->out_prev = 0;
 8001966:	2300      	movs	r3, #0
	lpf->Tf = Tf_init;
 8001968:	ed80 0a02 	vstr	s0, [r0, #8]
	lpf->out_prev = 0;
 800196c:	6043      	str	r3, [r0, #4]
void lpf_init(struct LPF *lpf, float Tf_init){
 800196e:	4604      	mov	r4, r0
	lpf->timestamp_prev = get_us();
 8001970:	f000 ffe8 	bl	8002944 <get_us>
 8001974:	6020      	str	r0, [r4, #0]
}
 8001976:	bd10      	pop	{r4, pc}

08001978 <lpf_exec>:

float lpf_exec(struct LPF *lpf, float input){
 8001978:	b510      	push	{r4, lr}
 800197a:	4604      	mov	r4, r0
 800197c:	ed2d 8b02 	vpush	{d8}
 8001980:	eeb0 8a40 	vmov.f32	s16, s0
	uint32_t timestamp = get_us();
 8001984:	f000 ffde 	bl	8002944 <get_us>
	float dt = (timestamp - lpf->timestamp_prev) * 1e-6f;
 8001988:	6823      	ldr	r3, [r4, #0]

	if (dt < 0.0f ) dt = 1e-3f;
	else if(dt > 0.3f) {
 800198a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80019e8 <lpf_exec+0x70>
	float dt = (timestamp - lpf->timestamp_prev) * 1e-6f;
 800198e:	1ac3      	subs	r3, r0, r3
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eef8 7a67 	vcvt.f32.u32	s15, s15
	else if(dt > 0.3f) {
 8001998:	eef4 7ac7 	vcmpe.f32	s15, s14
 800199c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a0:	dc19      	bgt.n	80019d6 <lpf_exec+0x5e>
		lpf->out_prev = input;
		lpf->timestamp_prev = timestamp;
		return input;
	}

	float alpha = lpf->Tf/(lpf->Tf + dt);
 80019a2:	ed94 7a02 	vldr	s14, [r4, #8]
 80019a6:	ed9f 6a11 	vldr	s12, [pc, #68]	; 80019ec <lpf_exec+0x74>
	float out = alpha * lpf->out_prev + (1.0f - alpha) * input;
 80019aa:	edd4 6a01 	vldr	s13, [r4, #4]
 80019ae:	6020      	str	r0, [r4, #0]
	float alpha = lpf->Tf/(lpf->Tf + dt);
 80019b0:	eef0 5a47 	vmov.f32	s11, s14
 80019b4:	eee7 5a86 	vfma.f32	s11, s15, s12
	float out = alpha * lpf->out_prev + (1.0f - alpha) * input;
 80019b8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
	float alpha = lpf->Tf/(lpf->Tf + dt);
 80019bc:	eec7 7a25 	vdiv.f32	s15, s14, s11
	float out = alpha * lpf->out_prev + (1.0f - alpha) * input;
 80019c0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80019c4:	ee20 0a08 	vmul.f32	s0, s0, s16
	lpf->out_prev = out;
	lpf->timestamp_prev = timestamp;
	return out;
}
 80019c8:	ecbd 8b02 	vpop	{d8}
	float out = alpha * lpf->out_prev + (1.0f - alpha) * input;
 80019cc:	eea6 0aa7 	vfma.f32	s0, s13, s15
	return out;
 80019d0:	ed84 0a01 	vstr	s0, [r4, #4]
}
 80019d4:	bd10      	pop	{r4, pc}
		return input;
 80019d6:	eeb0 0a48 	vmov.f32	s0, s16
}
 80019da:	ecbd 8b02 	vpop	{d8}
 80019de:	6020      	str	r0, [r4, #0]
 80019e0:	ed84 0a01 	vstr	s0, [r4, #4]
 80019e4:	bd10      	pop	{r4, pc}
 80019e6:	bf00      	nop
 80019e8:	48927c00 	.word	0x48927c00
 80019ec:	358637bd 	.word	0x358637bd

080019f0 <setSampleFreq_ms>:

/*
 * @brief Set the sample frequency based on the while loop cycle time (in milliseconds)
 */
void setSampleFreq_ms() {
	sampleFreq = 1 / (1e-3 * while_t);
 80019f0:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <setSampleFreq_ms+0x18>)
 80019f2:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001a0c <setSampleFreq_ms+0x1c>
 80019f6:	ed93 7a00 	vldr	s14, [r3]
 80019fa:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <setSampleFreq_ms+0x20>)
 80019fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a00:	edc3 7a00 	vstr	s15, [r3]
}
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	20000014 	.word	0x20000014
 8001a0c:	447a0000 	.word	0x447a0000
 8001a10:	20000238 	.word	0x20000238

08001a14 <setSampleFreq_us>:

/*
 * @brief Set the sample frequency based on the while loop cycle time (in milliseconds)
 */
void setSampleFreq_us() {
 8001a14:	b508      	push	{r3, lr}

	sampleFreq = 1 / get_us();
 8001a16:	f000 ff95 	bl	8002944 <get_us>
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	fbb3 f3f0 	udiv	r3, r3, r0
 8001a20:	ee07 3a90 	vmov	s15, r3
 8001a24:	4a02      	ldr	r2, [pc, #8]	; (8001a30 <setSampleFreq_us+0x1c>)
 8001a26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a2a:	edc2 7a00 	vstr	s15, [r2]
//	sampleFreq = 1 / (1e-6 * us_t);
}
 8001a2e:	bd08      	pop	{r3, pc}
 8001a30:	20000238 	.word	0x20000238

08001a34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a34:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a36:	2300      	movs	r3, #0
{
 8001a38:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a3a:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 8001a3e:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a42:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001a46:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a4a:	4923      	ldr	r1, [pc, #140]	; (8001ad8 <SystemClock_Config+0xa4>)
 8001a4c:	9300      	str	r3, [sp, #0]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a4e:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a50:	9302      	str	r3, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a52:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a54:	4a21      	ldr	r2, [pc, #132]	; (8001adc <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a56:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8001a5a:	6408      	str	r0, [r1, #64]	; 0x40
 8001a5c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001a5e:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8001a62:	9100      	str	r1, [sp, #0]
 8001a64:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a66:	9301      	str	r3, [sp, #4]
 8001a68:	6813      	ldr	r3, [r2, #0]
 8001a6a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a72:	6013      	str	r3, [r2, #0]
 8001a74:	6813      	ldr	r3, [r2, #0]
 8001a76:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a7a:	9301      	str	r3, [sp, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a7c:	2301      	movs	r3, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a7e:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a80:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a82:	2202      	movs	r2, #2
 8001a84:	2300      	movs	r3, #0
 8001a86:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8001a8a:	2208      	movs	r2, #8
 8001a8c:	2354      	movs	r3, #84	; 0x54
 8001a8e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a92:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a94:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a96:	2202      	movs	r2, #2
 8001a98:	2307      	movs	r3, #7
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 84;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a9a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a9c:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001aa0:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001aa2:	910c      	str	r1, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aa4:	f001 fd5a 	bl	800355c <HAL_RCC_OscConfig>
 8001aa8:	b108      	cbz	r0, 8001aae <SystemClock_Config+0x7a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aaa:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001aac:	e7fe      	b.n	8001aac <SystemClock_Config+0x78>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001aae:	4603      	mov	r3, r0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ab0:	4621      	mov	r1, r4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ab2:	2502      	movs	r5, #2
 8001ab4:	240f      	movs	r4, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ab6:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001abe:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ac0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001ac4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ac8:	f001 ff64 	bl	8003994 <HAL_RCC_ClockConfig>
 8001acc:	b108      	cbz	r0, 8001ad2 <SystemClock_Config+0x9e>
 8001ace:	b672      	cpsid	i
	while (1) {
 8001ad0:	e7fe      	b.n	8001ad0 <SystemClock_Config+0x9c>
}
 8001ad2:	b015      	add	sp, #84	; 0x54
 8001ad4:	bd30      	pop	{r4, r5, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40007000 	.word	0x40007000

08001ae0 <main>:
{
 8001ae0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	2400      	movs	r4, #0
{
 8001ae6:	f2ad 4d2c 	subw	sp, sp, #1068	; 0x42c
  HAL_Init();
 8001aea:	f000 ff81 	bl	80029f0 <HAL_Init>
  SystemClock_Config();
 8001aee:	f7ff ffa1 	bl	8001a34 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af2:	e9cd 44b4 	strd	r4, r4, [sp, #720]	; 0x2d0
 8001af6:	e9cd 44b6 	strd	r4, r4, [sp, #728]	; 0x2d8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001afa:	4da6      	ldr	r5, [pc, #664]	; (8001d94 <main+0x2b4>)
 8001afc:	9402      	str	r4, [sp, #8]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afe:	94b8      	str	r4, [sp, #736]	; 0x2e0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b00:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5
 8001b02:	48a5      	ldr	r0, [pc, #660]	; (8001d98 <main+0x2b8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b04:	f043 0304 	orr.w	r3, r3, #4
 8001b08:	632b      	str	r3, [r5, #48]	; 0x30
 8001b0a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	9302      	str	r3, [sp, #8]
 8001b12:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b14:	9403      	str	r4, [sp, #12]
 8001b16:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001b18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b1c:	632b      	str	r3, [r5, #48]	; 0x30
 8001b1e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001b20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b24:	9303      	str	r3, [sp, #12]
 8001b26:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b28:	9404      	str	r4, [sp, #16]
 8001b2a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	632b      	str	r3, [r5, #48]	; 0x30
 8001b32:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	9304      	str	r3, [sp, #16]
 8001b3a:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b3c:	9405      	str	r4, [sp, #20]
 8001b3e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001b40:	f043 0302 	orr.w	r3, r3, #2
 8001b44:	632b      	str	r3, [r5, #48]	; 0x30
 8001b46:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5
 8001b4e:	4622      	mov	r2, r4
 8001b50:	f242 0171 	movw	r1, #8305	; 0x2071
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b54:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5
 8001b56:	f001 fcfd 	bl	8003554 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001b5a:	4890      	ldr	r0, [pc, #576]	; (8001d9c <main+0x2bc>)
 8001b5c:	4622      	mov	r2, r4
 8001b5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b62:	f001 fcf7 	bl	8003554 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8001b66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b6a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b6e:	488c      	ldr	r0, [pc, #560]	; (8001da0 <main+0x2c0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	94b6      	str	r4, [sp, #728]	; 0x2d8
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b72:	a9b4      	add	r1, sp, #720	; 0x2d0
  GPIO_InitStruct.Pin = B1_Pin;
 8001b74:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5
 8001b78:	2600      	movs	r6, #0
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b7a:	f001 fbf9 	bl	8003370 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5
 8001b7e:	2700      	movs	r7, #0
 8001b80:	f242 0271 	movw	r2, #8305	; 0x2071
 8001b84:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b86:	4884      	ldr	r0, [pc, #528]	; (8001d98 <main+0x2b8>)
 8001b88:	a9b4      	add	r1, sp, #720	; 0x2d0
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5
 8001b8a:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
 8001b8e:	e9cd 67b6 	strd	r6, r7, [sp, #728]	; 0x2d8
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b92:	f001 fbed 	bl	8003370 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001b96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b9a:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b9c:	487e      	ldr	r0, [pc, #504]	; (8001d98 <main+0x2b8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9e:	94b6      	str	r4, [sp, #728]	; 0x2d8
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba0:	a9b4      	add	r1, sp, #720	; 0x2d0
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001ba2:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba6:	f001 fbe3 	bl	8003370 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001baa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001bae:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb0:	487a      	ldr	r0, [pc, #488]	; (8001d9c <main+0x2bc>)
 8001bb2:	a9b4      	add	r1, sp, #720	; 0x2d0
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001bb4:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
 8001bb8:	e9cd 67b6 	strd	r6, r7, [sp, #728]	; 0x2d8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bbc:	f001 fbd8 	bl	8003370 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8001bc0:	4878      	ldr	r0, [pc, #480]	; (8001da4 <main+0x2c4>)
 8001bc2:	4979      	ldr	r1, [pc, #484]	; (8001da8 <main+0x2c8>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bc4:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8001bc6:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bca:	230c      	movs	r3, #12
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bcc:	e9c0 4403 	strd	r4, r4, [r0, #12]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd0:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart2.Init.BaudRate = 115200;
 8001bd4:	e9c0 1200 	strd	r1, r2, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bd8:	6143      	str	r3, [r0, #20]
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8001bda:	f003 f8ef 	bl	8004dbc <HAL_HalfDuplex_Init>
 8001bde:	b108      	cbz	r0, 8001be4 <main+0x104>
 8001be0:	b672      	cpsid	i
	while (1) {
 8001be2:	e7fe      	b.n	8001be2 <main+0x102>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001be4:	9001      	str	r0, [sp, #4]
 8001be6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  hadc1.Instance = ADC1;
 8001be8:	4c70      	ldr	r4, [pc, #448]	; (8001dac <main+0x2cc>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001bea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001bee:	632b      	str	r3, [r5, #48]	; 0x30
 8001bf0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001bf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bf6:	4606      	mov	r6, r0
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	4601      	mov	r1, r0
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001bfc:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001bfe:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001c00:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001c02:	f001 f98d 	bl	8002f20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001c06:	2038      	movs	r0, #56	; 0x38
 8001c08:	f001 f9c2 	bl	8002f90 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 8001c0c:	4868      	ldr	r0, [pc, #416]	; (8001db0 <main+0x2d0>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c0e:	4969      	ldr	r1, [pc, #420]	; (8001db4 <main+0x2d4>)
  hadc1.Instance = ADC1;
 8001c10:	6020      	str	r0, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001c12:	f44f 3340 	mov.w	r3, #196608	; 0x30000
  hadc1.Init.NbrOfConversion = 9;
 8001c16:	2209      	movs	r2, #9
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001c18:	6063      	str	r3, [r4, #4]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c1a:	4620      	mov	r0, r4
  hadc1.Init.ScanConvMode = ENABLE;
 8001c1c:	2301      	movs	r3, #1
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c1e:	e9cd 66b5 	strd	r6, r6, [sp, #724]	; 0x2d4
 8001c22:	96b4      	str	r6, [sp, #720]	; 0x2d0
 8001c24:	96b7      	str	r6, [sp, #732]	; 0x2dc
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c26:	60a6      	str	r6, [r4, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c28:	f884 6020 	strb.w	r6, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c2c:	62e6      	str	r6, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c2e:	60e6      	str	r6, [r4, #12]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c30:	62a1      	str	r1, [r4, #40]	; 0x28
  hadc1.Init.NbrOfConversion = 9;
 8001c32:	61e2      	str	r2, [r4, #28]
  hadc1.Init.ScanConvMode = ENABLE;
 8001c34:	6123      	str	r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001c36:	7623      	strb	r3, [r4, #24]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001c38:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c3c:	6163      	str	r3, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c3e:	f000 ff15 	bl	8002a6c <HAL_ADC_Init>
 8001c42:	b108      	cbz	r0, 8001c48 <main+0x168>
 8001c44:	b672      	cpsid	i
	while (1) {
 8001c46:	e7fe      	b.n	8001c46 <main+0x166>
  sConfig.Channel = ADC_CHANNEL_0;
 8001c48:	2200      	movs	r2, #0
 8001c4a:	2301      	movs	r3, #1
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001c4c:	90b6      	str	r0, [sp, #728]	; 0x2d8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c4e:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001c50:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_0;
 8001c52:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c56:	f001 f8a7 	bl	8002da8 <HAL_ADC_ConfigChannel>
 8001c5a:	b108      	cbz	r0, 8001c60 <main+0x180>
 8001c5c:	b672      	cpsid	i
	while (1) {
 8001c5e:	e7fe      	b.n	8001c5e <main+0x17e>
  sConfig.Channel = ADC_CHANNEL_4;
 8001c60:	2204      	movs	r2, #4
 8001c62:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c64:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001c66:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 8001c68:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c6c:	f001 f89c 	bl	8002da8 <HAL_ADC_ConfigChannel>
 8001c70:	b108      	cbz	r0, 8001c76 <main+0x196>
 8001c72:	b672      	cpsid	i
	while (1) {
 8001c74:	e7fe      	b.n	8001c74 <main+0x194>
  sConfig.Channel = ADC_CHANNEL_9;
 8001c76:	2209      	movs	r2, #9
 8001c78:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c7a:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001c7c:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 8001c7e:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c82:	f001 f891 	bl	8002da8 <HAL_ADC_ConfigChannel>
 8001c86:	b108      	cbz	r0, 8001c8c <main+0x1ac>
 8001c88:	b672      	cpsid	i
	while (1) {
 8001c8a:	e7fe      	b.n	8001c8a <main+0x1aa>
  sConfig.Channel = ADC_CHANNEL_10;
 8001c8c:	220a      	movs	r2, #10
 8001c8e:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c90:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001c92:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_10;
 8001c94:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c98:	f001 f886 	bl	8002da8 <HAL_ADC_ConfigChannel>
 8001c9c:	b108      	cbz	r0, 8001ca2 <main+0x1c2>
 8001c9e:	b672      	cpsid	i
	while (1) {
 8001ca0:	e7fe      	b.n	8001ca0 <main+0x1c0>
  sConfig.Channel = ADC_CHANNEL_11;
 8001ca2:	220b      	movs	r2, #11
 8001ca4:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ca6:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001ca8:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_11;
 8001caa:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cae:	f001 f87b 	bl	8002da8 <HAL_ADC_ConfigChannel>
 8001cb2:	b108      	cbz	r0, 8001cb8 <main+0x1d8>
 8001cb4:	b672      	cpsid	i
	while (1) {
 8001cb6:	e7fe      	b.n	8001cb6 <main+0x1d6>
  sConfig.Channel = ADC_CHANNEL_12;
 8001cb8:	220c      	movs	r2, #12
 8001cba:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cbc:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001cbe:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_12;
 8001cc0:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cc4:	f001 f870 	bl	8002da8 <HAL_ADC_ConfigChannel>
 8001cc8:	b108      	cbz	r0, 8001cce <main+0x1ee>
 8001cca:	b672      	cpsid	i
	while (1) {
 8001ccc:	e7fe      	b.n	8001ccc <main+0x1ec>
  sConfig.Channel = ADC_CHANNEL_13;
 8001cce:	220d      	movs	r2, #13
 8001cd0:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cd2:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001cd4:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_13;
 8001cd6:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cda:	f001 f865 	bl	8002da8 <HAL_ADC_ConfigChannel>
 8001cde:	b108      	cbz	r0, 8001ce4 <main+0x204>
 8001ce0:	b672      	cpsid	i
	while (1) {
 8001ce2:	e7fe      	b.n	8001ce2 <main+0x202>
  sConfig.Channel = ADC_CHANNEL_14;
 8001ce4:	220e      	movs	r2, #14
 8001ce6:	2308      	movs	r3, #8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ce8:	4620      	mov	r0, r4
 8001cea:	a9b4      	add	r1, sp, #720	; 0x2d0
  sConfig.Channel = ADC_CHANNEL_14;
 8001cec:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cf0:	f001 f85a 	bl	8002da8 <HAL_ADC_ConfigChannel>
 8001cf4:	b108      	cbz	r0, 8001cfa <main+0x21a>
 8001cf6:	b672      	cpsid	i
	while (1) {
 8001cf8:	e7fe      	b.n	8001cf8 <main+0x218>
  sConfig.Channel = ADC_CHANNEL_15;
 8001cfa:	220f      	movs	r2, #15
 8001cfc:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cfe:	482b      	ldr	r0, [pc, #172]	; (8001dac <main+0x2cc>)
 8001d00:	a9b4      	add	r1, sp, #720	; 0x2d0
  sConfig.Channel = ADC_CHANNEL_15;
 8001d02:	e9cd 23b4 	strd	r2, r3, [sp, #720]	; 0x2d0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d06:	f001 f84f 	bl	8002da8 <HAL_ADC_ConfigChannel>
 8001d0a:	4604      	mov	r4, r0
 8001d0c:	b108      	cbz	r0, 8001d12 <main+0x232>
 8001d0e:	b672      	cpsid	i
	while (1) {
 8001d10:	e7fe      	b.n	8001d10 <main+0x230>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d12:	2620      	movs	r6, #32
  htim1.Instance = TIM1;
 8001d14:	4d28      	ldr	r5, [pc, #160]	; (8001db8 <main+0x2d8>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d16:	9008      	str	r0, [sp, #32]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d18:	4601      	mov	r1, r0
 8001d1a:	4632      	mov	r2, r6
 8001d1c:	a8b4      	add	r0, sp, #720	; 0x2d0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d1e:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d22:	e9cd 4406 	strd	r4, r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d26:	e9cd 445e 	strd	r4, r4, [sp, #376]	; 0x178
 8001d2a:	e9cd 4460 	strd	r4, r4, [sp, #384]	; 0x180
 8001d2e:	e9cd 4462 	strd	r4, r4, [sp, #392]	; 0x188
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d32:	940b      	str	r4, [sp, #44]	; 0x2c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d34:	9464      	str	r4, [sp, #400]	; 0x190
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d36:	f003 f9b9 	bl	80050ac <memset>
  htim1.Instance = TIM1;
 8001d3a:	4920      	ldr	r1, [pc, #128]	; (8001dbc <main+0x2dc>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001d3c:	60ae      	str	r6, [r5, #8]
  htim1.Init.Prescaler = 1;
 8001d3e:	2201      	movs	r2, #1
  htim1.Init.Period = 1200-1;
 8001d40:	f240 43af 	movw	r3, #1199	; 0x4af
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d44:	4628      	mov	r0, r5
  htim1.Init.RepetitionCounter = 0;
 8001d46:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim1.Init.Prescaler = 1;
 8001d4a:	e9c5 1200 	strd	r1, r2, [r5]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4e:	61ac      	str	r4, [r5, #24]
  htim1.Init.Period = 1200-1;
 8001d50:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d52:	f002 fb57 	bl	8004404 <HAL_TIM_Base_Init>
 8001d56:	b108      	cbz	r0, 8001d5c <main+0x27c>
 8001d58:	b672      	cpsid	i
	while (1) {
 8001d5a:	e7fe      	b.n	8001d5a <main+0x27a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d60:	a908      	add	r1, sp, #32
 8001d62:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d64:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d66:	f002 ff15 	bl	8004b94 <HAL_TIM_ConfigClockSource>
 8001d6a:	b108      	cbz	r0, 8001d70 <main+0x290>
 8001d6c:	b672      	cpsid	i
	while (1) {
 8001d6e:	e7fe      	b.n	8001d6e <main+0x28e>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d70:	4628      	mov	r0, r5
 8001d72:	f002 fc43 	bl	80045fc <HAL_TIM_PWM_Init>
 8001d76:	b108      	cbz	r0, 8001d7c <main+0x29c>
 8001d78:	b672      	cpsid	i
	while (1) {
 8001d7a:	e7fe      	b.n	8001d7a <main+0x29a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d7c:	2600      	movs	r6, #0
 8001d7e:	2700      	movs	r7, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d80:	a906      	add	r1, sp, #24
 8001d82:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d84:	e9cd 6706 	strd	r6, r7, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d88:	f002 ffb4 	bl	8004cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d8c:	b1c0      	cbz	r0, 8001dc0 <main+0x2e0>
 8001d8e:	b672      	cpsid	i
	while (1) {
 8001d90:	e7fe      	b.n	8001d90 <main+0x2b0>
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40020400 	.word	0x40020400
 8001d9c:	40020000 	.word	0x40020000
 8001da0:	40020800 	.word	0x40020800
 8001da4:	20004494 	.word	0x20004494
 8001da8:	40004400 	.word	0x40004400
 8001dac:	200042f0 	.word	0x200042f0
 8001db0:	40012000 	.word	0x40012000
 8001db4:	0f000001 	.word	0x0f000001
 8001db8:	200043a4 	.word	0x200043a4
 8001dbc:	40010000 	.word	0x40010000
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dc0:	f04f 0860 	mov.w	r8, #96	; 0x60
 8001dc4:	f04f 0900 	mov.w	r9, #0
 8001dc8:	e9cd 895e 	strd	r8, r9, [sp, #376]	; 0x178
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dcc:	4602      	mov	r2, r0
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001dce:	9064      	str	r0, [sp, #400]	; 0x190
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dd0:	f04f 0804 	mov.w	r8, #4
 8001dd4:	f04f 0900 	mov.w	r9, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dd8:	a95e      	add	r1, sp, #376	; 0x178
 8001dda:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ddc:	e9cd 6760 	strd	r6, r7, [sp, #384]	; 0x180
 8001de0:	e9cd 8962 	strd	r8, r9, [sp, #392]	; 0x188
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001de4:	f002 fdc6 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 8001de8:	b108      	cbz	r0, 8001dee <main+0x30e>
 8001dea:	b672      	cpsid	i
	while (1) {
 8001dec:	e7fe      	b.n	8001dec <main+0x30c>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001dee:	2204      	movs	r2, #4
 8001df0:	a95e      	add	r1, sp, #376	; 0x178
 8001df2:	4628      	mov	r0, r5
 8001df4:	f002 fdbe 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 8001df8:	b108      	cbz	r0, 8001dfe <main+0x31e>
 8001dfa:	b672      	cpsid	i
	while (1) {
 8001dfc:	e7fe      	b.n	8001dfc <main+0x31c>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001dfe:	2208      	movs	r2, #8
 8001e00:	a95e      	add	r1, sp, #376	; 0x178
 8001e02:	4628      	mov	r0, r5
 8001e04:	f002 fdb6 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 8001e08:	b108      	cbz	r0, 8001e0e <main+0x32e>
 8001e0a:	b672      	cpsid	i
	while (1) {
 8001e0c:	e7fe      	b.n	8001e0c <main+0x32c>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e0e:	2200      	movs	r2, #0
 8001e10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e14:	90bb      	str	r0, [sp, #748]	; 0x2ec
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e16:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001e18:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e1a:	e9cd 67b4 	strd	r6, r7, [sp, #720]	; 0x2d0
 8001e1e:	e9cd 67b6 	strd	r6, r7, [sp, #728]	; 0x2d8
 8001e22:	e9cd 23b8 	strd	r2, r3, [sp, #736]	; 0x2e0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e26:	f002 ff9f 	bl	8004d68 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e2a:	4604      	mov	r4, r0
 8001e2c:	b108      	cbz	r0, 8001e32 <main+0x352>
 8001e2e:	b672      	cpsid	i
	while (1) {
 8001e30:	e7fe      	b.n	8001e30 <main+0x350>
  HAL_TIM_MspPostInit(&htim1);
 8001e32:	4628      	mov	r0, r5
 8001e34:	f000 fc4e 	bl	80026d4 <HAL_TIM_MspPostInit>
  hspi1.Instance = SPI1;
 8001e38:	4870      	ldr	r0, [pc, #448]	; (8001ffc <main+0x51c>)
 8001e3a:	4a71      	ldr	r2, [pc, #452]	; (8002000 <main+0x520>)
 8001e3c:	6002      	str	r2, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e3e:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e42:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e46:	6041      	str	r1, [r0, #4]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e48:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001e4a:	2108      	movs	r1, #8
  hspi1.Init.CRCPolynomial = 10;
 8001e4c:	220a      	movs	r2, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e4e:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e52:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e56:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e5a:	6284      	str	r4, [r0, #40]	; 0x28
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001e5c:	61c1      	str	r1, [r0, #28]
  hspi1.Init.CRCPolynomial = 10;
 8001e5e:	62c2      	str	r2, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e60:	f001 feb6 	bl	8003bd0 <HAL_SPI_Init>
 8001e64:	b108      	cbz	r0, 8001e6a <main+0x38a>
 8001e66:	b672      	cpsid	i
	while (1) {
 8001e68:	e7fe      	b.n	8001e68 <main+0x388>
  htim2.Instance = TIM2;
 8001e6a:	f8df b1ac 	ldr.w	fp, [pc, #428]	; 8002018 <main+0x538>
 8001e6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Period = 512-1;
 8001e72:	f240 12ff 	movw	r2, #511	; 0x1ff
  htim2.Init.Prescaler = 1;
 8001e76:	f04f 0a01 	mov.w	sl, #1
  htim2.Instance = TIM2;
 8001e7a:	f8cb 3000 	str.w	r3, [fp]
  htim2.Init.Period = 512-1;
 8001e7e:	f8cb 200c 	str.w	r2, [fp, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e82:	2300      	movs	r3, #0
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001e84:	2220      	movs	r2, #32
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e86:	4658      	mov	r0, fp
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e88:	e9cd 335e 	strd	r3, r3, [sp, #376]	; 0x178
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e8c:	e9cd 33b4 	strd	r3, r3, [sp, #720]	; 0x2d0
 8001e90:	e9cd 33b6 	strd	r3, r3, [sp, #728]	; 0x2d8
 8001e94:	e9cd 33b8 	strd	r3, r3, [sp, #736]	; 0x2e0
  htim2.Init.Prescaler = 1;
 8001e98:	f8cb a004 	str.w	sl, [fp, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001e9c:	f8cb 2008 	str.w	r2, [fp, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea0:	f8cb 3010 	str.w	r3, [fp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ea4:	93ba      	str	r3, [sp, #744]	; 0x2e8
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea6:	f8cb 3018 	str.w	r3, [fp, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001eaa:	f002 fba7 	bl	80045fc <HAL_TIM_PWM_Init>
 8001eae:	b108      	cbz	r0, 8001eb4 <main+0x3d4>
 8001eb0:	b672      	cpsid	i
	while (1) {
 8001eb2:	e7fe      	b.n	8001eb2 <main+0x3d2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eb4:	f04f 0800 	mov.w	r8, #0
 8001eb8:	f04f 0900 	mov.w	r9, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ebc:	a95e      	add	r1, sp, #376	; 0x178
 8001ebe:	4658      	mov	r0, fp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ec0:	e9cd 895e 	strd	r8, r9, [sp, #376]	; 0x178
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ec4:	f002 ff16 	bl	8004cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	b108      	cbz	r0, 8001ed0 <main+0x3f0>
 8001ecc:	b672      	cpsid	i
	while (1) {
 8001ece:	e7fe      	b.n	8001ece <main+0x3ee>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ed0:	2660      	movs	r6, #96	; 0x60
 8001ed2:	2700      	movs	r7, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ed4:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001ed6:	4658      	mov	r0, fp
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ed8:	e9cd 67b4 	strd	r6, r7, [sp, #720]	; 0x2d0
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001edc:	92b6      	str	r2, [sp, #728]	; 0x2d8
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ede:	92b8      	str	r2, [sp, #736]	; 0x2e0
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ee0:	f002 fd48 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 8001ee4:	b108      	cbz	r0, 8001eea <main+0x40a>
 8001ee6:	b672      	cpsid	i
	while (1) {
 8001ee8:	e7fe      	b.n	8001ee8 <main+0x408>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001eea:	2204      	movs	r2, #4
 8001eec:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001eee:	4658      	mov	r0, fp
 8001ef0:	f002 fd40 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 8001ef4:	b108      	cbz	r0, 8001efa <main+0x41a>
 8001ef6:	b672      	cpsid	i
	while (1) {
 8001ef8:	e7fe      	b.n	8001ef8 <main+0x418>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001efa:	2208      	movs	r2, #8
 8001efc:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001efe:	4658      	mov	r0, fp
 8001f00:	f002 fd38 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 8001f04:	4604      	mov	r4, r0
 8001f06:	b108      	cbz	r0, 8001f0c <main+0x42c>
 8001f08:	b672      	cpsid	i
	while (1) {
 8001f0a:	e7fe      	b.n	8001f0a <main+0x42a>
  htim3.Instance = TIM3;
 8001f0c:	4d3d      	ldr	r5, [pc, #244]	; (8002004 <main+0x524>)
  HAL_TIM_MspPostInit(&htim2);
 8001f0e:	4658      	mov	r0, fp
 8001f10:	f000 fbe0 	bl	80026d4 <HAL_TIM_MspPostInit>
  htim3.Instance = TIM3;
 8001f14:	493c      	ldr	r1, [pc, #240]	; (8002008 <main+0x528>)
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f16:	94ba      	str	r4, [sp, #744]	; 0x2e8
  htim3.Init.Period = 65535;
 8001f18:	f64f 72ff 	movw	r2, #65535	; 0xffff
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001f1c:	2320      	movs	r3, #32
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f1e:	4628      	mov	r0, r5
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f20:	e9cd 445e 	strd	r4, r4, [sp, #376]	; 0x178
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f24:	e9cd 44b4 	strd	r4, r4, [sp, #720]	; 0x2d0
 8001f28:	e9cd 44b6 	strd	r4, r4, [sp, #728]	; 0x2d8
 8001f2c:	e9cd 44b8 	strd	r4, r4, [sp, #736]	; 0x2e0
  htim3.Init.Prescaler = 1;
 8001f30:	f8c5 a004 	str.w	sl, [r5, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001f34:	60ab      	str	r3, [r5, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f36:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f38:	61ac      	str	r4, [r5, #24]
  htim3.Instance = TIM3;
 8001f3a:	6029      	str	r1, [r5, #0]
  htim3.Init.Period = 65535;
 8001f3c:	60ea      	str	r2, [r5, #12]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f3e:	f002 fb5d 	bl	80045fc <HAL_TIM_PWM_Init>
 8001f42:	b108      	cbz	r0, 8001f48 <main+0x468>
 8001f44:	b672      	cpsid	i
	while (1) {
 8001f46:	e7fe      	b.n	8001f46 <main+0x466>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f48:	a95e      	add	r1, sp, #376	; 0x178
 8001f4a:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f4c:	e9cd 895e 	strd	r8, r9, [sp, #376]	; 0x178
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f50:	f002 fed0 	bl	8004cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f54:	4602      	mov	r2, r0
 8001f56:	b108      	cbz	r0, 8001f5c <main+0x47c>
 8001f58:	b672      	cpsid	i
	while (1) {
 8001f5a:	e7fe      	b.n	8001f5a <main+0x47a>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f5c:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001f5e:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f60:	e9cd 67b4 	strd	r6, r7, [sp, #720]	; 0x2d0
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f64:	92b6      	str	r2, [sp, #728]	; 0x2d8
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f66:	92b8      	str	r2, [sp, #736]	; 0x2e0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f68:	f002 fd04 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 8001f6c:	b108      	cbz	r0, 8001f72 <main+0x492>
 8001f6e:	b672      	cpsid	i
	while (1) {
 8001f70:	e7fe      	b.n	8001f70 <main+0x490>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f72:	2204      	movs	r2, #4
 8001f74:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001f76:	4628      	mov	r0, r5
 8001f78:	f002 fcfc 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 8001f7c:	b108      	cbz	r0, 8001f82 <main+0x4a2>
 8001f7e:	b672      	cpsid	i
	while (1) {
 8001f80:	e7fe      	b.n	8001f80 <main+0x4a0>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f82:	4628      	mov	r0, r5
 8001f84:	2208      	movs	r2, #8
 8001f86:	a9b4      	add	r1, sp, #720	; 0x2d0
 8001f88:	f002 fcf4 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 8001f8c:	b108      	cbz	r0, 8001f92 <main+0x4b2>
 8001f8e:	b672      	cpsid	i
	while (1) {
 8001f90:	e7fe      	b.n	8001f90 <main+0x4b0>
  htim5.Instance = TIM5;
 8001f92:	4c1e      	ldr	r4, [pc, #120]	; (800200c <main+0x52c>)
  HAL_TIM_MspPostInit(&htim3);
 8001f94:	481b      	ldr	r0, [pc, #108]	; (8002004 <main+0x524>)
 8001f96:	f000 fb9d 	bl	80026d4 <HAL_TIM_MspPostInit>
  htim5.Instance = TIM5;
 8001f9a:	4b1d      	ldr	r3, [pc, #116]	; (8002010 <main+0x530>)
  htim5.Init.Period = 999999;
 8001f9c:	4a1d      	ldr	r2, [pc, #116]	; (8002014 <main+0x534>)
  htim5.Instance = TIM5;
 8001f9e:	6023      	str	r3, [r4, #0]
  htim5.Init.Prescaler = 84;
 8001fa0:	2354      	movs	r3, #84	; 0x54
 8001fa2:	6063      	str	r3, [r4, #4]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8001fa4:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa6:	2300      	movs	r3, #0
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fa8:	e9c4 3202 	strd	r3, r2, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fac:	e9cd 335e 	strd	r3, r3, [sp, #376]	; 0x178
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fb0:	e9cd 33b4 	strd	r3, r3, [sp, #720]	; 0x2d0
 8001fb4:	e9cd 33b6 	strd	r3, r3, [sp, #728]	; 0x2d8
 8001fb8:	e9cd 33b8 	strd	r3, r3, [sp, #736]	; 0x2e0
 8001fbc:	93ba      	str	r3, [sp, #744]	; 0x2e8
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fbe:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fc0:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8001fc2:	f002 fa9d 	bl	8004500 <HAL_TIM_OC_Init>
 8001fc6:	b108      	cbz	r0, 8001fcc <main+0x4ec>
 8001fc8:	b672      	cpsid	i
	while (1) {
 8001fca:	e7fe      	b.n	8001fca <main+0x4ea>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fcc:	2600      	movs	r6, #0
 8001fce:	2700      	movs	r7, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001fd0:	a95e      	add	r1, sp, #376	; 0x178
 8001fd2:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fd4:	e9cd 675e 	strd	r6, r7, [sp, #376]	; 0x178
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001fd8:	f002 fe8c 	bl	8004cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	b108      	cbz	r0, 8001fe4 <main+0x504>
 8001fe0:	b672      	cpsid	i
	while (1) {
 8001fe2:	e7fe      	b.n	8001fe2 <main+0x502>
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001fe4:	4620      	mov	r0, r4
 8001fe6:	220c      	movs	r2, #12
 8001fe8:	a9b4      	add	r1, sp, #720	; 0x2d0
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001fea:	e9cd 67b4 	strd	r6, r7, [sp, #720]	; 0x2d0
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fee:	93b6      	str	r3, [sp, #728]	; 0x2d8
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ff0:	93b8      	str	r3, [sp, #736]	; 0x2e0
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ff2:	f002 fbe9 	bl	80047c8 <HAL_TIM_OC_ConfigChannel>
 8001ff6:	b188      	cbz	r0, 800201c <main+0x53c>
 8001ff8:	b672      	cpsid	i
	while (1) {
 8001ffa:	e7fe      	b.n	8001ffa <main+0x51a>
 8001ffc:	200043ec 	.word	0x200043ec
 8002000:	40013000 	.word	0x40013000
 8002004:	20004294 	.word	0x20004294
 8002008:	40000400 	.word	0x40000400
 800200c:	2000424c 	.word	0x2000424c
 8002010:	40000c00 	.word	0x40000c00
 8002014:	000f423f 	.word	0x000f423f
 8002018:	20004448 	.word	0x20004448
		sprintf((char*) buff, "\r\n###########################\r\n");
 800201c:	4db9      	ldr	r5, [pc, #740]	; (8002304 <main+0x824>)
 800201e:	4cba      	ldr	r4, [pc, #744]	; (8002308 <main+0x828>)
		adc_ratio = 1/(float)adc_max;
 8002020:	4fba      	ldr	r7, [pc, #744]	; (800230c <main+0x82c>)
		sense_ratio = 1/(float)(sense_resistance*ina181_gain);
 8002022:	f8df 8328 	ldr.w	r8, [pc, #808]	; 800234c <main+0x86c>
 8002026:	4eba      	ldr	r6, [pc, #744]	; (8002310 <main+0x830>)
		sprintf((char*) buff, "\r\n###########################\r\n");
 8002028:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800202a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800202c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002030:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_UART_Transmit(&huart2, (uint8_t*) buff, strlen((char*) buff),
 8002034:	f1a4 0110 	sub.w	r1, r4, #16
 8002038:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800203c:	221f      	movs	r2, #31
 800203e:	48b5      	ldr	r0, [pc, #724]	; (8002314 <main+0x834>)
 8002040:	f002 ff5c 	bl	8004efc <HAL_UART_Transmit>

uint32_t get_us();

__STATIC_INLINE void DWT_Init(void)
{
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
 8002044:	49b4      	ldr	r1, [pc, #720]	; (8002318 <main+0x838>)
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   //  
 8002046:	4ab5      	ldr	r2, [pc, #724]	; (800231c <main+0x83c>)
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
 8002048:	68cb      	ldr	r3, [r1, #12]
 800204a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800204e:	60cb      	str	r3, [r1, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   //  
 8002050:	6813      	ldr	r3, [r2, #0]
 8002052:	f043 0301 	orr.w	r3, r3, #1
 8002056:	6013      	str	r3, [r2, #0]
	MotorY.PIN_ENC = PIN_ENC_Y;
 8002058:	2220      	movs	r2, #32
		as5048a_init(&MotorX);
 800205a:	eb0d 0002 	add.w	r0, sp, r2
	MotorX.PIN_ENC = PIN_ENC_X;
 800205e:	2110      	movs	r1, #16
	MotorZ.PIN_ENC = PIN_ENC_Z;
 8002060:	2340      	movs	r3, #64	; 0x40
	MotorY.PIN_ENC = PIN_ENC_Y;
 8002062:	f8ad 2178 	strh.w	r2, [sp, #376]	; 0x178
	MotorX.PIN_ENC = PIN_ENC_X;
 8002066:	f8ad 1020 	strh.w	r1, [sp, #32]
	MotorZ.PIN_ENC = PIN_ENC_Z;
 800206a:	f8ad 32d0 	strh.w	r3, [sp, #720]	; 0x2d0
		as5048a_init(&MotorX);
 800206e:	f7fe fff7 	bl	8001060 <as5048a_init>
		as5048a_init(&MotorY);
 8002072:	a85e      	add	r0, sp, #376	; 0x178
 8002074:	f7fe fff4 	bl	8001060 <as5048a_init>
		as5048a_init(&MotorZ);
 8002078:	a8b4      	add	r0, sp, #720	; 0x2d0
 800207a:	f7fe fff1 	bl	8001060 <as5048a_init>
		MotorY.LPF_angle_measure.Tf = 0.001f;
 800207e:	4ba8      	ldr	r3, [pc, #672]	; (8002320 <main+0x840>)
		drv8313_init(&MotorX, &htim1);
 8002080:	49a8      	ldr	r1, [pc, #672]	; (8002324 <main+0x844>)
		MotorY.LPF_angle_measure.Tf = 0.001f;
 8002082:	93a5      	str	r3, [sp, #660]	; 0x294
		drv8313_init(&MotorX, &htim1);
 8002084:	a808      	add	r0, sp, #32
 8002086:	f7ff f92b 	bl	80012e0 <drv8313_init>
		drv8313_init(&MotorY, &htim2);
 800208a:	49a7      	ldr	r1, [pc, #668]	; (8002328 <main+0x848>)
 800208c:	a85e      	add	r0, sp, #376	; 0x178
 800208e:	f7ff f927 	bl	80012e0 <drv8313_init>
		drv8313_init(&MotorZ, &htim3);
 8002092:	49a6      	ldr	r1, [pc, #664]	; (800232c <main+0x84c>)
 8002094:	a8b4      	add	r0, sp, #720	; 0x2d0
 8002096:	f7ff f923 	bl	80012e0 <drv8313_init>
		MotorX.pole_pairs = 11;
 800209a:	230b      	movs	r3, #11
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_read, ADC_CHANNELS);
 800209c:	49a4      	ldr	r1, [pc, #656]	; (8002330 <main+0x850>)
 800209e:	48a5      	ldr	r0, [pc, #660]	; (8002334 <main+0x854>)
		MotorX.pole_pairs = 11;
 80020a0:	f8ad 3174 	strh.w	r3, [sp, #372]	; 0x174
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_read, ADC_CHANNELS);
 80020a4:	2209      	movs	r2, #9
		MotorY.pole_pairs = 11;
 80020a6:	f8ad 32cc 	strh.w	r3, [sp, #716]	; 0x2cc
		MotorZ.pole_pairs = 11;
 80020aa:	f8ad 3424 	strh.w	r3, [sp, #1060]	; 0x424
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_read, ADC_CHANNELS);
 80020ae:	f000 fd8b 	bl	8002bc8 <HAL_ADC_Start_DMA>
		adc_ratio = 1/(float)adc_max;
 80020b2:	49a1      	ldr	r1, [pc, #644]	; (8002338 <main+0x858>)
		sense_ratio = 1/(float)(sense_resistance*ina181_gain);
 80020b4:	4aa1      	ldr	r2, [pc, #644]	; (800233c <main+0x85c>)
 80020b6:	4ba2      	ldr	r3, [pc, #648]	; (8002340 <main+0x860>)
		adc_ratio = 1/(float)adc_max;
 80020b8:	8809      	ldrh	r1, [r1, #0]
		sense_ratio = 1/(float)(sense_resistance*ina181_gain);
 80020ba:	edd3 6a00 	vldr	s13, [r3]
 80020be:	ed92 7a00 	vldr	s14, [r2]
		adc_ratio = 1/(float)adc_max;
 80020c2:	ee07 1a90 	vmov	s15, r1
		sense_ratio = 1/(float)(sense_resistance*ina181_gain);
 80020c6:	ee27 7a26 	vmul.f32	s14, s14, s13
		adc_ratio = 1/(float)adc_max;
 80020ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020ce:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80020d2:	eec6 6a27 	vdiv.f32	s13, s12, s15
		sense_ratio = 1/(float)(sense_resistance*ina181_gain);
 80020d6:	eec6 7a07 	vdiv.f32	s15, s12, s14
		adc_ratio = 1/(float)adc_max;
 80020da:	edc7 6a00 	vstr	s13, [r7]
		sense_ratio = 1/(float)(sense_resistance*ina181_gain);
 80020de:	edc8 7a00 	vstr	s15, [r8]
		while (adcConvComplete == 0) {
 80020e2:	7833      	ldrb	r3, [r6, #0]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0fc      	beq.n	80020e2 <main+0x602>
		ina_ref = adc_read[2]*adc_ratio*adc_ref;
 80020e8:	4d91      	ldr	r5, [pc, #580]	; (8002330 <main+0x850>)
 80020ea:	f8df a264 	ldr.w	sl, [pc, #612]	; 8002350 <main+0x870>
 80020ee:	4c95      	ldr	r4, [pc, #596]	; (8002344 <main+0x864>)
 80020f0:	ed9a 6a00 	vldr	s12, [sl]
 80020f4:	f8df 925c 	ldr.w	r9, [pc, #604]	; 8002354 <main+0x874>
		adcConvComplete = 0;
 80020f8:	f04f 0b00 	mov.w	fp, #0
 80020fc:	f886 b000 	strb.w	fp, [r6]
		ina_ref = adc_read[2]*adc_ratio*adc_ref;
 8002100:	88ab      	ldrh	r3, [r5, #4]
 8002102:	b29b      	uxth	r3, r3
 8002104:	ee07 3a10 	vmov	s14, r3
 8002108:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800210c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002110:	ee27 7a06 	vmul.f32	s14, s14, s12
 8002114:	ed84 7a00 	vstr	s14, [r4]
		MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002118:	f8b5 c000 	ldrh.w	ip, [r5]
 800211c:	ed94 1a00 	vldr	s2, [r4]
		MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002120:	8868      	ldrh	r0, [r5, #2]
 8002122:	edd4 1a00 	vldr	s3, [r4]
		MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002126:	88e9      	ldrh	r1, [r5, #6]
 8002128:	ed94 2a00 	vldr	s4, [r4]
		MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800212c:	892b      	ldrh	r3, [r5, #8]
 800212e:	edd4 2a00 	vldr	s5, [r4]
		MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002132:	fa1f f28c 	uxth.w	r2, ip
 8002136:	ee03 2a90 	vmov	s7, r2
		MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800213a:	b29b      	uxth	r3, r3
		MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800213c:	b282      	uxth	r2, r0
 800213e:	ee04 2a10 	vmov	s8, r2
		MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002142:	ee05 3a10 	vmov	s10, r3
		MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002146:	b28a      	uxth	r2, r1
		MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002148:	89a9      	ldrh	r1, [r5, #12]
 800214a:	ed94 3a00 	vldr	s6, [r4]
		MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800214e:	89eb      	ldrh	r3, [r5, #14]
 8002150:	edd4 0a00 	vldr	s1, [r4]
		MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002154:	ee04 2a90 	vmov	s9, r2
		MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002158:	b29b      	uxth	r3, r3
		MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800215a:	b28a      	uxth	r2, r1
 800215c:	ee05 2a90 	vmov	s11, r2
		MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002160:	ee07 3a10 	vmov	s14, r3
		MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002164:	eef8 3ae3 	vcvt.f32.s32	s7, s7
		MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002168:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800216c:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
		MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002170:	eef8 4ae4 	vcvt.f32.s32	s9, s9
		MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002174:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
		MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002178:	eef8 5ae5 	vcvt.f32.s32	s11, s11
		MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800217c:	ee63 3aa6 	vmul.f32	s7, s7, s13
		MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002180:	ee65 5aa6 	vmul.f32	s11, s11, s13
		MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002184:	ee24 4a26 	vmul.f32	s8, s8, s13
		MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002188:	ee64 4aa6 	vmul.f32	s9, s9, s13
		MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800218c:	ee25 5a26 	vmul.f32	s10, s10, s13
		MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002190:	ee67 6a26 	vmul.f32	s13, s14, s13
		MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002194:	eeb0 7a43 	vmov.f32	s14, s6
		MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002198:	eeb0 3a60 	vmov.f32	s6, s1
		MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800219c:	ee96 7a25 	vfnms.f32	s14, s12, s11
		MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021a0:	ee96 3a26 	vfnms.f32	s6, s12, s13
		MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021a4:	ee96 1a23 	vfnms.f32	s2, s12, s7
		MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021a8:	eed6 1a04 	vfnms.f32	s3, s12, s8
		MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021ac:	eed6 2a05 	vfnms.f32	s5, s12, s10
		MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021b0:	ee96 2a24 	vfnms.f32	s4, s12, s9
		MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021b4:	ee67 3a81 	vmul.f32	s7, s15, s2
		MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021b8:	ee67 5aa1 	vmul.f32	s11, s15, s3
		MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021bc:	ee27 6a82 	vmul.f32	s12, s15, s4
		MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021c0:	ee67 6aa2 	vmul.f32	s13, s15, s5
		MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021c4:	ee27 7a87 	vmul.f32	s14, s15, s14
		MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021c8:	ee67 7a83 	vmul.f32	s15, s15, s6
		MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021cc:	edcd 3a09 	vstr	s7, [sp, #36]	; 0x24
		MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021d0:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021d4:	ed8d 6a5f 	vstr	s12, [sp, #380]	; 0x17c
		MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021d8:	edcd 6a60 	vstr	s13, [sp, #384]	; 0x180
		MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021dc:	ed8d 7ab5 	vstr	s14, [sp, #724]	; 0x2d4
		MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80021e0:	edcd 7ab6 	vstr	s15, [sp, #728]	; 0x2d8
	setSampleFreq_ms();
 80021e4:	f7ff fc04 	bl	80019f0 <setSampleFreq_ms>
		setSampleFreq_us();
 80021e8:	f7ff fc14 	bl	8001a14 <setSampleFreq_us>
			as5048a_getAngle(&MotorX);
 80021ec:	a808      	add	r0, sp, #32
 80021ee:	f7fe ffa7 	bl	8001140 <as5048a_getAngle>
			as5048a_getAngle(&MotorY);
 80021f2:	a85e      	add	r0, sp, #376	; 0x178
 80021f4:	f7fe ffa4 	bl	8001140 <as5048a_getAngle>
			while (adcConvComplete == 0) {
 80021f8:	7833      	ldrb	r3, [r6, #0]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d0fc      	beq.n	80021f8 <main+0x718>
			adcConvComplete = 0;
 80021fe:	f886 b000 	strb.w	fp, [r6]
			ina_ref = adc_read[2]*adc_ratio*adc_ref;
 8002202:	88ab      	ldrh	r3, [r5, #4]
 8002204:	edda 6a00 	vldr	s13, [sl]
 8002208:	ed97 7a00 	vldr	s14, [r7]
			MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800220c:	edd8 5a00 	vldr	s11, [r8]
			foc_update(&MotorX, MotorY.angle);
 8002210:	ed9d 0aad 	vldr	s0, [sp, #692]	; 0x2b4
			ina_ref = adc_read[2]*adc_ratio*adc_ref;
 8002214:	b29b      	uxth	r3, r3
 8002216:	ee07 3a90 	vmov	s15, r3
 800221a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800221e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			foc_update(&MotorX, MotorY.angle);
 8002222:	a808      	add	r0, sp, #32
			ina_ref = adc_read[2]*adc_ratio*adc_ref;
 8002224:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002228:	edc4 7a00 	vstr	s15, [r4]
			MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800222c:	8829      	ldrh	r1, [r5, #0]
 800222e:	edd4 7a00 	vldr	s15, [r4]
			MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002232:	886b      	ldrh	r3, [r5, #2]
 8002234:	ed94 5a00 	vldr	s10, [r4]
			MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002238:	b289      	uxth	r1, r1
 800223a:	ee06 1a90 	vmov	s13, r1
			MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800223e:	b29b      	uxth	r3, r3
			MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002240:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
			MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002244:	ee06 3a90 	vmov	s13, r3
 8002248:	eef8 6ae6 	vcvt.f32.s32	s13, s13
			MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800224c:	eed6 7a07 	vfnms.f32	s15, s12, s14
			MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002250:	ee96 5a87 	vfnms.f32	s10, s13, s14
			MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002254:	ee67 7aa5 	vmul.f32	s15, s15, s11
			MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002258:	ee65 5a85 	vmul.f32	s11, s11, s10
			MotorX.i_a = (adc_read[0]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800225c:	edcd 7a09 	vstr	s15, [sp, #36]	; 0x24
			MotorX.i_b = (adc_read[1]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002260:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
			foc_update(&MotorX, MotorY.angle);
 8002264:	f7ff fae0 	bl	8001828 <foc_update>
			MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002268:	f8b5 c006 	ldrh.w	ip, [r5, #6]
 800226c:	edd4 5a00 	vldr	s11, [r4]
			MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002270:	8928      	ldrh	r0, [r5, #8]
 8002272:	ed9a 5a00 	vldr	s10, [sl]
 8002276:	ed97 7a00 	vldr	s14, [r7]
 800227a:	ed94 6a00 	vldr	s12, [r4]
			MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800227e:	89a9      	ldrh	r1, [r5, #12]
 8002280:	edd4 6a00 	vldr	s13, [r4]
			MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002284:	89eb      	ldrh	r3, [r5, #14]
 8002286:	ed94 3a00 	vldr	s6, [r4]
		loop_cnt %= print_flag;
 800228a:	4a2f      	ldr	r2, [pc, #188]	; (8002348 <main+0x868>)
			MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800228c:	edd8 7a00 	vldr	s15, [r8]
			MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 8002290:	b280      	uxth	r0, r0
 8002292:	ee27 7a05 	vmul.f32	s14, s14, s10
 8002296:	ee05 0a10 	vmov	s10, r0
			MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800229a:	b289      	uxth	r1, r1
			MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 800229c:	fa1f fc8c 	uxth.w	ip, ip
 80022a0:	ee04 ca90 	vmov	s9, ip
			MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022a4:	eeb8 4ac5 	vcvt.f32.s32	s8, s10
			MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022a8:	ee05 1a10 	vmov	s10, r1
			MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022ac:	b29b      	uxth	r3, r3
			MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022ae:	eef8 3ae4 	vcvt.f32.s32	s7, s9
			MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022b2:	eef8 4ac5 	vcvt.f32.s32	s9, s10
			MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022b6:	ee05 3a10 	vmov	s10, r3
 80022ba:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
			MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022be:	eed3 5a87 	vfnms.f32	s11, s7, s14
		loop_cnt++;
 80022c2:	f8d9 3000 	ldr.w	r3, [r9]
		loop_cnt %= print_flag;
 80022c6:	6810      	ldr	r0, [r2, #0]
			MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022c8:	ee94 6a07 	vfnms.f32	s12, s8, s14
		loop_cnt++;
 80022cc:	3301      	adds	r3, #1
		loop_cnt %= print_flag;
 80022ce:	fbb3 f1f0 	udiv	r1, r3, r0
			MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022d2:	ee95 3a07 	vfnms.f32	s6, s10, s14
		loop_cnt %= print_flag;
 80022d6:	fb00 3311 	mls	r3, r0, r1, r3
 80022da:	f8c9 3000 	str.w	r3, [r9]
			MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022de:	eed4 6a87 	vfnms.f32	s13, s9, s14
			MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022e2:	ee65 5aa7 	vmul.f32	s11, s11, s15
			MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022e6:	ee27 6a86 	vmul.f32	s12, s15, s12
			MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022ea:	ee27 7aa6 	vmul.f32	s14, s15, s13
			MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022ee:	ee67 7a83 	vmul.f32	s15, s15, s6
			MotorY.i_a = (adc_read[3]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022f2:	edcd 5a5f 	vstr	s11, [sp, #380]	; 0x17c
			MotorY.i_b = (adc_read[4]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022f6:	ed8d 6a60 	vstr	s12, [sp, #384]	; 0x180
			MotorZ.i_a = (adc_read[6]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022fa:	ed8d 7ab5 	vstr	s14, [sp, #724]	; 0x2d4
			MotorZ.i_b = (adc_read[7]*adc_ratio*adc_ref - ina_ref)*sense_ratio;
 80022fe:	edcd 7ab6 	vstr	s15, [sp, #728]	; 0x2d8
		setSampleFreq_us();
 8002302:	e771      	b.n	80021e8 <main+0x708>
 8002304:	08009308 	.word	0x08009308
 8002308:	20000248 	.word	0x20000248
 800230c:	20004444 	.word	0x20004444
 8002310:	20000216 	.word	0x20000216
 8002314:	20004494 	.word	0x20004494
 8002318:	e000edf0 	.word	0xe000edf0
 800231c:	e0001000 	.word	0xe0001000
 8002320:	3a83126f 	.word	0x3a83126f
 8002324:	200043a4 	.word	0x200043a4
 8002328:	20004448 	.word	0x20004448
 800232c:	20004294 	.word	0x20004294
 8002330:	200042dc 	.word	0x200042dc
 8002334:	200042f0 	.word	0x200042f0
 8002338:	20000002 	.word	0x20000002
 800233c:	20000010 	.word	0x20000010
 8002340:	20000008 	.word	0x20000008
 8002344:	20000218 	.word	0x20000218
 8002348:	2000000c 	.word	0x2000000c
 800234c:	2000439c 	.word	0x2000439c
 8002350:	20000004 	.word	0x20000004
 8002354:	2000021c 	.word	0x2000021c

08002358 <HAL_ADC_ConvCpltCallback>:
	adcConvComplete = 1;
 8002358:	4b01      	ldr	r3, [pc, #4]	; (8002360 <HAL_ADC_ConvCpltCallback+0x8>)
 800235a:	2201      	movs	r2, #1
 800235c:	701a      	strb	r2, [r3, #0]
}
 800235e:	4770      	bx	lr
 8002360:	20000216 	.word	0x20000216

08002364 <Error_Handler>:
 8002364:	b672      	cpsid	i
	while (1) {
 8002366:	e7fe      	b.n	8002366 <Error_Handler+0x2>

08002368 <PID_Init>:
 *      Author: maxborglowe
 */

#include "pid.h"

void PID_Init(struct PID *pid) {
 8002368:	b510      	push	{r4, lr}
	pid->integrator = 0.0f;
 800236a:	2300      	movs	r3, #0
 800236c:	61c3      	str	r3, [r0, #28]
	pid->prevErr = 0.0f;
 800236e:	6203      	str	r3, [r0, #32]
	pid->differentiator = 0.0f;
 8002370:	6243      	str	r3, [r0, #36]	; 0x24
	pid->prevMeas = 0.0f;
 8002372:	6283      	str	r3, [r0, #40]	; 0x28
	pid->out = 0.0f;
 8002374:	62c3      	str	r3, [r0, #44]	; 0x2c
	pid->Kp = 0.0f;
 8002376:	6003      	str	r3, [r0, #0]
	pid->Ki = 0.0f;
 8002378:	6043      	str	r3, [r0, #4]
	pid->Kd = 0.0f;
 800237a:	6083      	str	r3, [r0, #8]
void PID_Init(struct PID *pid) {
 800237c:	4604      	mov	r4, r0

	pid->timestamp_prev = get_us();
 800237e:	f000 fae1 	bl	8002944 <get_us>
 8002382:	6160      	str	r0, [r4, #20]
}
 8002384:	bd10      	pop	{r4, pc}
 8002386:	bf00      	nop

08002388 <PID_Update>:
/**
 * @brief Update the pid output based on error
 * @param The value to be achieved
 * @param Measured value
 */
float PID_Update(struct PID *pid, float setpoint, float meas) {
 8002388:	b510      	push	{r4, lr}
 800238a:	4604      	mov	r4, r0
 800238c:	ed2d 8b02 	vpush	{d8}
 8002390:	eeb0 8a40 	vmov.f32	s16, s0
 8002394:	eef0 8a60 	vmov.f32	s17, s1

	uint32_t timestamp_now = get_us();
 8002398:	f000 fad4 	bl	8002944 <get_us>
	float Ts = (timestamp_now - pid->timestamp_prev) * 1e-6f;
 800239c:	6963      	ldr	r3, [r4, #20]
 800239e:	eddf 6a31 	vldr	s13, [pc, #196]	; 8002464 <PID_Update+0xdc>
 80023a2:	1ac3      	subs	r3, r0, r3
 80023a4:	ee07 3a90 	vmov	s15, r3
 80023a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023ac:	ee67 6aa6 	vmul.f32	s13, s15, s13
	/* fix micros overflow */
	if(Ts <= 0.0f || Ts > 0.5f) Ts = 1e-3f;
 80023b0:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80023b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023b8:	d951      	bls.n	800245e <PID_Update+0xd6>
 80023ba:	ed9f 6a2b 	vldr	s12, [pc, #172]	; 8002468 <PID_Update+0xe0>
 80023be:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 800246c <PID_Update+0xe4>
 80023c2:	eef4 7a46 	vcmp.f32	s15, s12
 80023c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ca:	bfc8      	it	gt
 80023cc:	eef0 6a47 	vmovgt.f32	s13, s14

	/* Error output from leftmost summer*/
	float err = setpoint - meas;
 80023d0:	ee78 7a68 	vsub.f32	s15, s16, s17

	/* Proportional */
	float prop = pid->Kp * err;

	/* Integrator */
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 80023d4:	ed94 6a08 	vldr	s12, [r4, #32]
 80023d8:	ed94 5a01 	vldr	s10, [r4, #4]
 80023dc:	edd4 5a07 	vldr	s11, [r4, #28]
//		lim_min_int = pid->lim_min - prop;
//	} else {
//		lim_min_int = 0.0f;
//	}

	pid->integrator = _constrain(pid->integrator, pid->lim_min, pid->lim_max);
 80023e0:	ed94 0a03 	vldr	s0, [r4, #12]
	float prop = pid->Kp * err;
 80023e4:	ed94 7a00 	vldr	s14, [r4]
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 80023e8:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 80023ec:	ee37 6a86 	vadd.f32	s12, s15, s12
 80023f0:	ee25 5a24 	vmul.f32	s10, s10, s9
	float prop = pid->Kp * err;
 80023f4:	ee27 7a87 	vmul.f32	s14, s15, s14
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 80023f8:	ee26 6a05 	vmul.f32	s12, s12, s10
 80023fc:	eee6 5a86 	vfma.f32	s11, s13, s12
	pid->integrator = _constrain(pid->integrator, pid->lim_min, pid->lim_max);
 8002400:	eef4 5ac0 	vcmpe.f32	s11, s0
 8002404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 8002408:	eef0 6a65 	vmov.f32	s13, s11
	pid->integrator = _constrain(pid->integrator, pid->lim_min, pid->lim_max);
 800240c:	d424      	bmi.n	8002458 <PID_Update+0xd0>
 800240e:	ed94 6a04 	vldr	s12, [r4, #16]
 8002412:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8002416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800241a:	bf98      	it	ls
 800241c:	eef0 6a46 	vmovls.f32	s13, s12
//	}

	/* Derivative: not necessary for FOC */

	/* Output */
	pid->out = prop + pid->integrator;
 8002420:	ee36 7a87 	vadd.f32	s14, s13, s14
	pid->integrator = _constrain(pid->integrator, pid->lim_min, pid->lim_max);
 8002424:	edc4 6a07 	vstr	s13, [r4, #28]
//		pid->out = pid->lim_max;
//	} else if (pid->out < pid->lim_min) {
//		pid->out = pid->lim_min;
//	}

	pid->out = _constrain(pid->out, pid->lim_min, pid->lim_max);
 8002428:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800242c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002430:	dc08      	bgt.n	8002444 <PID_Update+0xbc>
 8002432:	ed94 0a04 	vldr	s0, [r4, #16]
 8002436:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800243a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800243e:	bf88      	it	hi
 8002440:	eeb0 0a47 	vmovhi.f32	s0, s14

	/* Store error and measurement in PID struct*/
	pid->prevErr = err;
	pid->prevMeas = meas;
 8002444:	edc4 8a0a 	vstr	s17, [r4, #40]	; 0x28
	pid->timestamp_prev = timestamp_now;

	return pid->out;
}
 8002448:	ecbd 8b02 	vpop	{d8}
	pid->out = _constrain(pid->out, pid->lim_min, pid->lim_max);
 800244c:	ed84 0a0b 	vstr	s0, [r4, #44]	; 0x2c
	pid->prevErr = err;
 8002450:	edc4 7a08 	vstr	s15, [r4, #32]
	pid->timestamp_prev = timestamp_now;
 8002454:	6160      	str	r0, [r4, #20]
}
 8002456:	bd10      	pop	{r4, pc}
	pid->integrator = _constrain(pid->integrator, pid->lim_min, pid->lim_max);
 8002458:	eef0 6a40 	vmov.f32	s13, s0
 800245c:	e7e0      	b.n	8002420 <PID_Update+0x98>
	if(Ts <= 0.0f || Ts > 0.5f) Ts = 1e-3f;
 800245e:	eddf 6a03 	vldr	s13, [pc, #12]	; 800246c <PID_Update+0xe4>
 8002462:	e7b5      	b.n	80023d0 <PID_Update+0x48>
 8002464:	358637bd 	.word	0x358637bd
 8002468:	48f42400 	.word	0x48f42400
 800246c:	3a83126f 	.word	0x3a83126f

08002470 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002470:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002472:	4b0d      	ldr	r3, [pc, #52]	; (80024a8 <HAL_MspInit+0x38>)
 8002474:	2100      	movs	r1, #0
 8002476:	9100      	str	r1, [sp, #0]
 8002478:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800247a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800247e:	645a      	str	r2, [r3, #68]	; 0x44
 8002480:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002482:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002486:	9200      	str	r2, [sp, #0]
 8002488:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800248a:	9101      	str	r1, [sp, #4]
 800248c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800248e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002492:	641a      	str	r2, [r3, #64]	; 0x40
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800249a:	9301      	str	r3, [sp, #4]
 800249c:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800249e:	2007      	movs	r0, #7
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024a0:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80024a2:	f000 bd29 	b.w	8002ef8 <HAL_NVIC_SetPriorityGrouping>
 80024a6:	bf00      	nop
 80024a8:	40023800 	.word	0x40023800

080024ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024ac:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80024ae:	6802      	ldr	r2, [r0, #0]
 80024b0:	4b38      	ldr	r3, [pc, #224]	; (8002594 <HAL_ADC_MspInit+0xe8>)
{
 80024b2:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b4:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 80024b6:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b8:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80024bc:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80024c0:	9408      	str	r4, [sp, #32]
  if(hadc->Instance==ADC1)
 80024c2:	d001      	beq.n	80024c8 <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80024c4:	b00a      	add	sp, #40	; 0x28
 80024c6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024c8:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80024cc:	9400      	str	r4, [sp, #0]
 80024ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 80024d0:	4e31      	ldr	r6, [pc, #196]	; (8002598 <HAL_ADC_MspInit+0xec>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024d6:	645a      	str	r2, [r3, #68]	; 0x44
 80024d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80024da:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80024de:	9200      	str	r2, [sp, #0]
 80024e0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024e2:	9401      	str	r4, [sp, #4]
 80024e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024e6:	f042 0204 	orr.w	r2, r2, #4
 80024ea:	631a      	str	r2, [r3, #48]	; 0x30
 80024ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024ee:	f002 0204 	and.w	r2, r2, #4
 80024f2:	9201      	str	r2, [sp, #4]
 80024f4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f6:	9402      	str	r4, [sp, #8]
 80024f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024fa:	f042 0201 	orr.w	r2, r2, #1
 80024fe:	631a      	str	r2, [r3, #48]	; 0x30
 8002500:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002502:	f002 0201 	and.w	r2, r2, #1
 8002506:	9202      	str	r2, [sp, #8]
 8002508:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800250a:	9403      	str	r4, [sp, #12]
 800250c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800250e:	f042 0202 	orr.w	r2, r2, #2
 8002512:	631a      	str	r2, [r3, #48]	; 0x30
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002516:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800251e:	223f      	movs	r2, #63	; 0x3f
 8002520:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002522:	9903      	ldr	r1, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002524:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002526:	a904      	add	r1, sp, #16
 8002528:	481c      	ldr	r0, [pc, #112]	; (800259c <HAL_ADC_MspInit+0xf0>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800252a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800252e:	f000 ff1f 	bl	8003370 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 8002532:	2211      	movs	r2, #17
 8002534:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002536:	481a      	ldr	r0, [pc, #104]	; (80025a0 <HAL_ADC_MspInit+0xf4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002538:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800253a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800253c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002540:	f000 ff16 	bl	8003370 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002544:	2202      	movs	r2, #2
 8002546:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002548:	4816      	ldr	r0, [pc, #88]	; (80025a4 <HAL_ADC_MspInit+0xf8>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254a:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800254c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800254e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002552:	f000 ff0d 	bl	8003370 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8002556:	4b14      	ldr	r3, [pc, #80]	; (80025a8 <HAL_ADC_MspInit+0xfc>)
 8002558:	6033      	str	r3, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800255a:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800255e:	f44f 6100 	mov.w	r1, #2048	; 0x800
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002562:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002566:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800256a:	6130      	str	r0, [r6, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800256c:	4630      	mov	r0, r6
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800256e:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002572:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002576:	e9c6 1205 	strd	r1, r2, [r6, #20]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800257a:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800257c:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800257e:	f000 fd2f 	bl	8002fe0 <HAL_DMA_Init>
 8002582:	b918      	cbnz	r0, 800258c <HAL_ADC_MspInit+0xe0>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002584:	63ae      	str	r6, [r5, #56]	; 0x38
 8002586:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8002588:	b00a      	add	sp, #40	; 0x28
 800258a:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800258c:	f7ff feea 	bl	8002364 <Error_Handler>
 8002590:	e7f8      	b.n	8002584 <HAL_ADC_MspInit+0xd8>
 8002592:	bf00      	nop
 8002594:	40012000 	.word	0x40012000
 8002598:	2000433c 	.word	0x2000433c
 800259c:	40020800 	.word	0x40020800
 80025a0:	40020000 	.word	0x40020000
 80025a4:	40020400 	.word	0x40020400
 80025a8:	40026410 	.word	0x40026410

080025ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025ac:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 80025ae:	6801      	ldr	r1, [r0, #0]
 80025b0:	4a18      	ldr	r2, [pc, #96]	; (8002614 <HAL_SPI_MspInit+0x68>)
{
 80025b2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b4:	2300      	movs	r3, #0
  if(hspi->Instance==SPI1)
 80025b6:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80025bc:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80025c0:	9306      	str	r3, [sp, #24]
  if(hspi->Instance==SPI1)
 80025c2:	d001      	beq.n	80025c8 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80025c4:	b009      	add	sp, #36	; 0x24
 80025c6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025c8:	f502 3284 	add.w	r2, r2, #67584	; 0x10800
 80025cc:	9300      	str	r3, [sp, #0]
 80025ce:	6c51      	ldr	r1, [r2, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025d0:	4811      	ldr	r0, [pc, #68]	; (8002618 <HAL_SPI_MspInit+0x6c>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025d2:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 80025d6:	6451      	str	r1, [r2, #68]	; 0x44
 80025d8:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80025da:	f401 5180 	and.w	r1, r1, #4096	; 0x1000
 80025de:	9100      	str	r1, [sp, #0]
 80025e0:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e2:	9301      	str	r3, [sp, #4]
 80025e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80025e6:	f043 0301 	orr.w	r3, r3, #1
 80025ea:	6313      	str	r3, [r2, #48]	; 0x30
 80025ec:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025f4:	2305      	movs	r3, #5
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f6:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025f8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80025fa:	2200      	movs	r2, #0
 80025fc:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025fe:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002600:	24e0      	movs	r4, #224	; 0xe0
 8002602:	2502      	movs	r5, #2
 8002604:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002608:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800260c:	f000 feb0 	bl	8003370 <HAL_GPIO_Init>
}
 8002610:	b009      	add	sp, #36	; 0x24
 8002612:	bd30      	pop	{r4, r5, pc}
 8002614:	40013000 	.word	0x40013000
 8002618:	40020000 	.word	0x40020000

0800261c <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 800261c:	4b0a      	ldr	r3, [pc, #40]	; (8002648 <HAL_TIM_Base_MspInit+0x2c>)
 800261e:	6802      	ldr	r2, [r0, #0]
 8002620:	429a      	cmp	r2, r3
 8002622:	d000      	beq.n	8002626 <HAL_TIM_Base_MspInit+0xa>
 8002624:	4770      	bx	lr
{
 8002626:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002628:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 800262c:	2200      	movs	r2, #0
 800262e:	9201      	str	r2, [sp, #4]
 8002630:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002632:	f042 0201 	orr.w	r2, r2, #1
 8002636:	645a      	str	r2, [r3, #68]	; 0x44
 8002638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	9301      	str	r3, [sp, #4]
 8002640:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002642:	b002      	add	sp, #8
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	40010000 	.word	0x40010000

0800264c <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM2)
 800264c:	6803      	ldr	r3, [r0, #0]
 800264e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8002652:	b082      	sub	sp, #8
  if(htim_pwm->Instance==TIM2)
 8002654:	d012      	beq.n	800267c <HAL_TIM_PWM_MspInit+0x30>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_pwm->Instance==TIM3)
 8002656:	4a11      	ldr	r2, [pc, #68]	; (800269c <HAL_TIM_PWM_MspInit+0x50>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d001      	beq.n	8002660 <HAL_TIM_PWM_MspInit+0x14>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800265c:	b002      	add	sp, #8
 800265e:	4770      	bx	lr
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002660:	4b0f      	ldr	r3, [pc, #60]	; (80026a0 <HAL_TIM_PWM_MspInit+0x54>)
 8002662:	2200      	movs	r2, #0
 8002664:	9201      	str	r2, [sp, #4]
 8002666:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002668:	f042 0202 	orr.w	r2, r2, #2
 800266c:	641a      	str	r2, [r3, #64]	; 0x40
 800266e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	9301      	str	r3, [sp, #4]
 8002676:	9b01      	ldr	r3, [sp, #4]
}
 8002678:	b002      	add	sp, #8
 800267a:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 800267c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8002680:	2200      	movs	r2, #0
 8002682:	9200      	str	r2, [sp, #0]
 8002684:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002686:	f042 0201 	orr.w	r2, r2, #1
 800268a:	641a      	str	r2, [r3, #64]	; 0x40
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	9b00      	ldr	r3, [sp, #0]
}
 8002696:	b002      	add	sp, #8
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	40000400 	.word	0x40000400
 80026a0:	40023800 	.word	0x40023800

080026a4 <HAL_TIM_OC_MspInit>:
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
  if(htim_oc->Instance==TIM5)
 80026a4:	4b0a      	ldr	r3, [pc, #40]	; (80026d0 <HAL_TIM_OC_MspInit+0x2c>)
 80026a6:	6802      	ldr	r2, [r0, #0]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d000      	beq.n	80026ae <HAL_TIM_OC_MspInit+0xa>
 80026ac:	4770      	bx	lr
{
 80026ae:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80026b0:	f503 330b 	add.w	r3, r3, #142336	; 0x22c00
 80026b4:	2200      	movs	r2, #0
 80026b6:	9201      	str	r2, [sp, #4]
 80026b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026ba:	f042 0208 	orr.w	r2, r2, #8
 80026be:	641a      	str	r2, [r3, #64]	; 0x40
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	f003 0308 	and.w	r3, r3, #8
 80026c6:	9301      	str	r3, [sp, #4]
 80026c8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80026ca:	b002      	add	sp, #8
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	40000c00 	.word	0x40000c00

080026d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80026d4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 80026d6:	6802      	ldr	r2, [r0, #0]
 80026d8:	4939      	ldr	r1, [pc, #228]	; (80027c0 <HAL_TIM_MspPostInit+0xec>)
{
 80026da:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026dc:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 80026de:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80026e4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80026e8:	9308      	str	r3, [sp, #32]
  if(htim->Instance==TIM1)
 80026ea:	d007      	beq.n	80026fc <HAL_TIM_MspPostInit+0x28>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM2)
 80026ec:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80026f0:	d020      	beq.n	8002734 <HAL_TIM_MspPostInit+0x60>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(htim->Instance==TIM3)
 80026f2:	4934      	ldr	r1, [pc, #208]	; (80027c4 <HAL_TIM_MspPostInit+0xf0>)
 80026f4:	428a      	cmp	r2, r1
 80026f6:	d050      	beq.n	800279a <HAL_TIM_MspPostInit+0xc6>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80026f8:	b00a      	add	sp, #40	; 0x28
 80026fa:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026fc:	4a32      	ldr	r2, [pc, #200]	; (80027c8 <HAL_TIM_MspPostInit+0xf4>)
 80026fe:	9300      	str	r3, [sp, #0]
 8002700:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002702:	4832      	ldr	r0, [pc, #200]	; (80027cc <HAL_TIM_MspPostInit+0xf8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002704:	f043 0301 	orr.w	r3, r3, #1
 8002708:	6313      	str	r3, [r2, #48]	; 0x30
 800270a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	9300      	str	r3, [sp, #0]
 8002712:	9a00      	ldr	r2, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002714:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002716:	f44f 64e0 	mov.w	r4, #1792	; 0x700
 800271a:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800271c:	2301      	movs	r3, #1
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800271e:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8002720:	2200      	movs	r2, #0
 8002722:	2300      	movs	r3, #0
 8002724:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002728:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800272c:	f000 fe20 	bl	8003370 <HAL_GPIO_Init>
}
 8002730:	b00a      	add	sp, #40	; 0x28
 8002732:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002734:	f502 320e 	add.w	r2, r2, #145408	; 0x23800
 8002738:	9301      	str	r3, [sp, #4]
 800273a:	6b11      	ldr	r1, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800273c:	4823      	ldr	r0, [pc, #140]	; (80027cc <HAL_TIM_MspPostInit+0xf8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800273e:	f041 0101 	orr.w	r1, r1, #1
 8002742:	6311      	str	r1, [r2, #48]	; 0x30
 8002744:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002746:	f001 0101 	and.w	r1, r1, #1
 800274a:	9101      	str	r1, [sp, #4]
 800274c:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800274e:	9302      	str	r3, [sp, #8]
 8002750:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002752:	f043 0302 	orr.w	r3, r3, #2
 8002756:	6313      	str	r3, [r2, #48]	; 0x30
 8002758:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	9302      	str	r3, [sp, #8]
 8002760:	9902      	ldr	r1, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8002762:	f248 0202 	movw	r2, #32770	; 0x8002
 8002766:	2302      	movs	r3, #2
 8002768:	2400      	movs	r4, #0
 800276a:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800276c:	2601      	movs	r6, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800276e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8002770:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002774:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002778:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800277a:	f000 fdf9 	bl	8003370 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800277e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002782:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002784:	4812      	ldr	r0, [pc, #72]	; (80027d0 <HAL_TIM_MspPostInit+0xfc>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002786:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002788:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800278a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800278e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002792:	f000 fded 	bl	8003370 <HAL_GPIO_Init>
}
 8002796:	b00a      	add	sp, #40	; 0x28
 8002798:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800279a:	4a0b      	ldr	r2, [pc, #44]	; (80027c8 <HAL_TIM_MspPostInit+0xf4>)
 800279c:	9303      	str	r3, [sp, #12]
 800279e:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027a0:	480c      	ldr	r0, [pc, #48]	; (80027d4 <HAL_TIM_MspPostInit+0x100>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027a2:	f043 0304 	orr.w	r3, r3, #4
 80027a6:	6313      	str	r3, [r2, #48]	; 0x30
 80027a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80027aa:	f003 0304 	and.w	r3, r3, #4
 80027ae:	9303      	str	r3, [sp, #12]
 80027b0:	9a03      	ldr	r2, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027b2:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80027b4:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 80027b8:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80027ba:	2302      	movs	r3, #2
 80027bc:	e7af      	b.n	800271e <HAL_TIM_MspPostInit+0x4a>
 80027be:	bf00      	nop
 80027c0:	40010000 	.word	0x40010000
 80027c4:	40000400 	.word	0x40000400
 80027c8:	40023800 	.word	0x40023800
 80027cc:	40020000 	.word	0x40020000
 80027d0:	40020400 	.word	0x40020400
 80027d4:	40020800 	.word	0x40020800

080027d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027d8:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 80027da:	6801      	ldr	r1, [r0, #0]
 80027dc:	4a18      	ldr	r2, [pc, #96]	; (8002840 <HAL_UART_MspInit+0x68>)
{
 80027de:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	2300      	movs	r3, #0
  if(huart->Instance==USART2)
 80027e2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80027e8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80027ec:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART2)
 80027ee:	d001      	beq.n	80027f4 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80027f0:	b009      	add	sp, #36	; 0x24
 80027f2:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80027f4:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 80027f8:	9300      	str	r3, [sp, #0]
 80027fa:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fc:	4811      	ldr	r0, [pc, #68]	; (8002844 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80027fe:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8002802:	6411      	str	r1, [r2, #64]	; 0x40
 8002804:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002806:	f401 3100 	and.w	r1, r1, #131072	; 0x20000
 800280a:	9100      	str	r1, [sp, #0]
 800280c:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800280e:	9301      	str	r3, [sp, #4]
 8002810:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002812:	f043 0301 	orr.w	r3, r3, #1
 8002816:	6313      	str	r3, [r2, #48]	; 0x30
 8002818:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002820:	2307      	movs	r3, #7
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002822:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002824:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002826:	2200      	movs	r2, #0
 8002828:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800282a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800282c:	2404      	movs	r4, #4
 800282e:	2512      	movs	r5, #18
 8002830:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002834:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002838:	f000 fd9a 	bl	8003370 <HAL_GPIO_Init>
}
 800283c:	b009      	add	sp, #36	; 0x24
 800283e:	bd30      	pop	{r4, r5, pc}
 8002840:	40004400 	.word	0x40004400
 8002844:	40020000 	.word	0x40020000

08002848 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8002848:	e7fe      	b.n	8002848 <NMI_Handler>
 800284a:	bf00      	nop

0800284c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800284c:	e7fe      	b.n	800284c <HardFault_Handler>
 800284e:	bf00      	nop

08002850 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002850:	e7fe      	b.n	8002850 <MemManage_Handler>
 8002852:	bf00      	nop

08002854 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002854:	e7fe      	b.n	8002854 <BusFault_Handler>
 8002856:	bf00      	nop

08002858 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002858:	e7fe      	b.n	8002858 <UsageFault_Handler>
 800285a:	bf00      	nop

0800285c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop

08002860 <DebugMon_Handler>:
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop

08002864 <PendSV_Handler>:
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop

08002868 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002868:	f000 b8dc 	b.w	8002a24 <HAL_IncTick>

0800286c <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800286c:	4801      	ldr	r0, [pc, #4]	; (8002874 <DMA2_Stream0_IRQHandler+0x8>)
 800286e:	f000 bc8f 	b.w	8003190 <HAL_DMA_IRQHandler>
 8002872:	bf00      	nop
 8002874:	2000433c 	.word	0x2000433c

08002878 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002878:	2001      	movs	r0, #1
 800287a:	4770      	bx	lr

0800287c <_kill>:

int _kill(int pid, int sig)
{
 800287c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800287e:	f002 fbeb 	bl	8005058 <__errno>
 8002882:	2316      	movs	r3, #22
 8002884:	6003      	str	r3, [r0, #0]
	return -1;
}
 8002886:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800288a:	bd08      	pop	{r3, pc}

0800288c <_exit>:

void _exit (int status)
{
 800288c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800288e:	f002 fbe3 	bl	8005058 <__errno>
 8002892:	2316      	movs	r3, #22
 8002894:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8002896:	e7fe      	b.n	8002896 <_exit+0xa>

08002898 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002898:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800289a:	1e16      	subs	r6, r2, #0
 800289c:	dd07      	ble.n	80028ae <_read+0x16>
 800289e:	460c      	mov	r4, r1
 80028a0:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80028a2:	f3af 8000 	nop.w
 80028a6:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028aa:	42a5      	cmp	r5, r4
 80028ac:	d1f9      	bne.n	80028a2 <_read+0xa>
	}

return len;
}
 80028ae:	4630      	mov	r0, r6
 80028b0:	bd70      	pop	{r4, r5, r6, pc}
 80028b2:	bf00      	nop

080028b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028b4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028b6:	1e16      	subs	r6, r2, #0
 80028b8:	dd07      	ble.n	80028ca <_write+0x16>
 80028ba:	460c      	mov	r4, r1
 80028bc:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80028be:	f814 0b01 	ldrb.w	r0, [r4], #1
 80028c2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028c6:	42ac      	cmp	r4, r5
 80028c8:	d1f9      	bne.n	80028be <_write+0xa>
	}
	return len;
}
 80028ca:	4630      	mov	r0, r6
 80028cc:	bd70      	pop	{r4, r5, r6, pc}
 80028ce:	bf00      	nop

080028d0 <_close>:

int _close(int file)
{
	return -1;
}
 80028d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop

080028d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80028d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028dc:	604b      	str	r3, [r1, #4]
	return 0;
}
 80028de:	2000      	movs	r0, #0
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop

080028e4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80028e4:	2001      	movs	r0, #1
 80028e6:	4770      	bx	lr

080028e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80028e8:	2000      	movs	r0, #0
 80028ea:	4770      	bx	lr

080028ec <_sbrk>:
			- (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80028ec:	490c      	ldr	r1, [pc, #48]	; (8002920 <_sbrk+0x34>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80028ee:	4a0d      	ldr	r2, [pc, #52]	; (8002924 <_sbrk+0x38>)
	if (NULL == __sbrk_heap_end) {
 80028f0:	680b      	ldr	r3, [r1, #0]
void* _sbrk(ptrdiff_t incr) {
 80028f2:	b510      	push	{r4, lr}
	const uint32_t stack_limit = (uint32_t) &_estack
 80028f4:	4c0c      	ldr	r4, [pc, #48]	; (8002928 <_sbrk+0x3c>)
 80028f6:	1b12      	subs	r2, r2, r4
	if (NULL == __sbrk_heap_end) {
 80028f8:	b12b      	cbz	r3, 8002906 <_sbrk+0x1a>
		__sbrk_heap_end = &_end;
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80028fa:	4418      	add	r0, r3
 80028fc:	4290      	cmp	r0, r2
 80028fe:	d807      	bhi.n	8002910 <_sbrk+0x24>
		errno = ENOMEM;
		return (void*) -1;
	}

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;
 8002900:	6008      	str	r0, [r1, #0]

	return (void*) prev_heap_end;
}
 8002902:	4618      	mov	r0, r3
 8002904:	bd10      	pop	{r4, pc}
		__sbrk_heap_end = &_end;
 8002906:	4b09      	ldr	r3, [pc, #36]	; (800292c <_sbrk+0x40>)
 8002908:	600b      	str	r3, [r1, #0]
	if (__sbrk_heap_end + incr > max_heap) {
 800290a:	4418      	add	r0, r3
 800290c:	4290      	cmp	r0, r2
 800290e:	d9f7      	bls.n	8002900 <_sbrk+0x14>
		errno = ENOMEM;
 8002910:	f002 fba2 	bl	8005058 <__errno>
 8002914:	230c      	movs	r3, #12
 8002916:	6003      	str	r3, [r0, #0]
		return (void*) -1;
 8002918:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800291c:	4618      	mov	r0, r3
 800291e:	bd10      	pop	{r4, pc}
 8002920:	20000220 	.word	0x20000220
 8002924:	20018000 	.word	0x20018000
 8002928:	00000400 	.word	0x00000400
 800292c:	200044f8 	.word	0x200044f8

08002930 <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 8002930:	4a03      	ldr	r2, [pc, #12]	; (8002940 <SystemInit+0x10>)
 8002932:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002936:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800293a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800293e:	4770      	bx	lr
 8002940:	e000ed00 	.word	0xe000ed00

08002944 <get_us>:
 *      Author: maxborglowe
 */

#include "time_utils.h"

uint32_t get_us(){
 8002944:	b508      	push	{r3, lr}
	return HAL_GetTick()*1000;
 8002946:	f000 f879 	bl	8002a3c <HAL_GetTick>
 800294a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 800294e:	fb03 f000 	mul.w	r0, r3, r0
 8002952:	bd08      	pop	{r3, pc}

08002954 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002954:	f8df d034 	ldr.w	sp, [pc, #52]	; 800298c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002958:	480d      	ldr	r0, [pc, #52]	; (8002990 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800295a:	490e      	ldr	r1, [pc, #56]	; (8002994 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800295c:	4a0e      	ldr	r2, [pc, #56]	; (8002998 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800295e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002960:	e002      	b.n	8002968 <LoopCopyDataInit>

08002962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002966:	3304      	adds	r3, #4

08002968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800296a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800296c:	d3f9      	bcc.n	8002962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800296e:	4a0b      	ldr	r2, [pc, #44]	; (800299c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002970:	4c0b      	ldr	r4, [pc, #44]	; (80029a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002974:	e001      	b.n	800297a <LoopFillZerobss>

08002976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002978:	3204      	adds	r2, #4

0800297a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800297a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800297c:	d3fb      	bcc.n	8002976 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800297e:	f7ff ffd7 	bl	8002930 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002982:	f002 fb6f 	bl	8005064 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002986:	f7ff f8ab 	bl	8001ae0 <main>
  bx  lr    
 800298a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800298c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002990:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002994:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002998:	08009998 	.word	0x08009998
  ldr r2, =_sbss
 800299c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80029a0:	200044f4 	.word	0x200044f4

080029a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029a4:	e7fe      	b.n	80029a4 <ADC_IRQHandler>
	...

080029a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029a8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029aa:	4a0e      	ldr	r2, [pc, #56]	; (80029e4 <HAL_InitTick+0x3c>)
 80029ac:	4b0e      	ldr	r3, [pc, #56]	; (80029e8 <HAL_InitTick+0x40>)
 80029ae:	7812      	ldrb	r2, [r2, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
{
 80029b2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80029b8:	fbb0 f0f2 	udiv	r0, r0, r2
 80029bc:	fbb3 f0f0 	udiv	r0, r3, r0
 80029c0:	f000 faf4 	bl	8002fac <HAL_SYSTICK_Config>
 80029c4:	b908      	cbnz	r0, 80029ca <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029c6:	2d0f      	cmp	r5, #15
 80029c8:	d901      	bls.n	80029ce <HAL_InitTick+0x26>
    return HAL_ERROR;
 80029ca:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80029cc:	bd38      	pop	{r3, r4, r5, pc}
 80029ce:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029d0:	4602      	mov	r2, r0
 80029d2:	4629      	mov	r1, r5
 80029d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029d8:	f000 faa2 	bl	8002f20 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029dc:	4b03      	ldr	r3, [pc, #12]	; (80029ec <HAL_InitTick+0x44>)
 80029de:	4620      	mov	r0, r4
 80029e0:	601d      	str	r5, [r3, #0]
}
 80029e2:	bd38      	pop	{r3, r4, r5, pc}
 80029e4:	2000001c 	.word	0x2000001c
 80029e8:	20000018 	.word	0x20000018
 80029ec:	20000020 	.word	0x20000020

080029f0 <HAL_Init>:
{
 80029f0:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029f2:	4b0b      	ldr	r3, [pc, #44]	; (8002a20 <HAL_Init+0x30>)
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029fa:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002a02:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a0a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a0c:	2003      	movs	r0, #3
 8002a0e:	f000 fa73 	bl	8002ef8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a12:	2000      	movs	r0, #0
 8002a14:	f7ff ffc8 	bl	80029a8 <HAL_InitTick>
  HAL_MspInit();
 8002a18:	f7ff fd2a 	bl	8002470 <HAL_MspInit>
}
 8002a1c:	2000      	movs	r0, #0
 8002a1e:	bd08      	pop	{r3, pc}
 8002a20:	40023c00 	.word	0x40023c00

08002a24 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002a24:	4a03      	ldr	r2, [pc, #12]	; (8002a34 <HAL_IncTick+0x10>)
 8002a26:	4b04      	ldr	r3, [pc, #16]	; (8002a38 <HAL_IncTick+0x14>)
 8002a28:	6811      	ldr	r1, [r2, #0]
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	440b      	add	r3, r1
 8002a2e:	6013      	str	r3, [r2, #0]
}
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	200044e0 	.word	0x200044e0
 8002a38:	2000001c 	.word	0x2000001c

08002a3c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002a3c:	4b01      	ldr	r3, [pc, #4]	; (8002a44 <HAL_GetTick+0x8>)
 8002a3e:	6818      	ldr	r0, [r3, #0]
}
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	200044e0 	.word	0x200044e0

08002a48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a48:	b538      	push	{r3, r4, r5, lr}
 8002a4a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002a4c:	f7ff fff6 	bl	8002a3c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a50:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002a52:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002a54:	d002      	beq.n	8002a5c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a56:	4b04      	ldr	r3, [pc, #16]	; (8002a68 <HAL_Delay+0x20>)
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a5c:	f7ff ffee 	bl	8002a3c <HAL_GetTick>
 8002a60:	1b43      	subs	r3, r0, r5
 8002a62:	42a3      	cmp	r3, r4
 8002a64:	d3fa      	bcc.n	8002a5c <HAL_Delay+0x14>
  {
  }
}
 8002a66:	bd38      	pop	{r3, r4, r5, pc}
 8002a68:	2000001c 	.word	0x2000001c

08002a6c <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a6c:	2800      	cmp	r0, #0
 8002a6e:	f000 80a0 	beq.w	8002bb2 <HAL_ADC_Init+0x146>
{
 8002a72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002a74:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8002a76:	4604      	mov	r4, r0
 8002a78:	b13d      	cbz	r5, 8002a8a <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002a7c:	06db      	lsls	r3, r3, #27
 8002a7e:	d50c      	bpl.n	8002a9a <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a80:	2300      	movs	r3, #0
 8002a82:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    tmp_hal_status = HAL_ERROR;
 8002a86:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8002a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 8002a8a:	f7ff fd0f 	bl	80024ac <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002a8e:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a90:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 8002a92:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a96:	06db      	lsls	r3, r3, #27
 8002a98:	d4f2      	bmi.n	8002a80 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8002a9a:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002a9c:	4948      	ldr	r1, [pc, #288]	; (8002bc0 <HAL_ADC_Init+0x154>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002a9e:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002aa0:	4d48      	ldr	r5, [pc, #288]	; (8002bc4 <HAL_ADC_Init+0x158>)
    ADC_STATE_CLR_SET(hadc->State,
 8002aa2:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8002aa6:	f022 0202 	bic.w	r2, r2, #2
 8002aaa:	f042 0202 	orr.w	r2, r2, #2
 8002aae:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ab0:	684a      	ldr	r2, [r1, #4]
 8002ab2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002ab6:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ab8:	684a      	ldr	r2, [r1, #4]
 8002aba:	6860      	ldr	r0, [r4, #4]
 8002abc:	4302      	orrs	r2, r0
 8002abe:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ac0:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ac2:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ac4:	68a7      	ldr	r7, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ac6:	68e6      	ldr	r6, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ac8:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8002acc:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002ad4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ad6:	6858      	ldr	r0, [r3, #4]
 8002ad8:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 8002adc:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ade:	6859      	ldr	r1, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ae0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ae2:	4339      	orrs	r1, r7
 8002ae4:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ae6:	6899      	ldr	r1, [r3, #8]
 8002ae8:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8002aec:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002aee:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002af0:	42a8      	cmp	r0, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002af2:	ea42 0206 	orr.w	r2, r2, r6
 8002af6:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002af8:	d052      	beq.n	8002ba0 <HAL_ADC_Init+0x134>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002afa:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002afc:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002afe:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8002b02:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b04:	689a      	ldr	r2, [r3, #8]
 8002b06:	4310      	orrs	r0, r2
 8002b08:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b0a:	6899      	ldr	r1, [r3, #8]
 8002b0c:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8002b10:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	432a      	orrs	r2, r5
 8002b16:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b18:	689a      	ldr	r2, [r3, #8]
 8002b1a:	f022 0202 	bic.w	r2, r2, #2
 8002b1e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b20:	689a      	ldr	r2, [r3, #8]
 8002b22:	7e21      	ldrb	r1, [r4, #24]
 8002b24:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8002b28:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002b2a:	f894 2020 	ldrb.w	r2, [r4, #32]
 8002b2e:	2a00      	cmp	r2, #0
 8002b30:	d041      	beq.n	8002bb6 <HAL_ADC_Init+0x14a>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b32:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002b34:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b3a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002b42:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002b44:	685a      	ldr	r2, [r3, #4]
 8002b46:	3901      	subs	r1, #1
 8002b48:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8002b4c:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b50:	69e0      	ldr	r0, [r4, #28]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b52:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002b54:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002b58:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b5a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b5c:	3801      	subs	r0, #1
 8002b5e:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
 8002b62:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002b64:	6899      	ldr	r1, [r3, #8]
 8002b66:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8002b6a:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002b6c:	6899      	ldr	r1, [r3, #8]
 8002b6e:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8002b72:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 8002b76:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b78:	6899      	ldr	r1, [r3, #8]
 8002b7a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002b7e:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b80:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8002b82:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b84:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 8002b88:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8002b8a:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8002b8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b8e:	f023 0303 	bic.w	r3, r3, #3
 8002b92:	f043 0301 	orr.w	r3, r3, #1
 8002b96:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8002b98:	2300      	movs	r3, #0
 8002b9a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8002b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ba0:	689a      	ldr	r2, [r3, #8]
 8002ba2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ba6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002bae:	609a      	str	r2, [r3, #8]
 8002bb0:	e7b2      	b.n	8002b18 <HAL_ADC_Init+0xac>
    return HAL_ERROR;
 8002bb2:	2001      	movs	r0, #1
}
 8002bb4:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002bb6:	685a      	ldr	r2, [r3, #4]
 8002bb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bbc:	605a      	str	r2, [r3, #4]
 8002bbe:	e7c6      	b.n	8002b4e <HAL_ADC_Init+0xe2>
 8002bc0:	40012300 	.word	0x40012300
 8002bc4:	0f000001 	.word	0x0f000001

08002bc8 <HAL_ADC_Start_DMA>:
{
 8002bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bca:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8002bcc:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
{
 8002bd0:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 8002bd2:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8002bd4:	2801      	cmp	r0, #1
  __IO uint32_t counter = 0U;
 8002bd6:	9401      	str	r4, [sp, #4]
  __HAL_LOCK(hadc);
 8002bd8:	f000 8088 	beq.w	8002cec <HAL_ADC_Start_DMA+0x124>
 8002bdc:	2301      	movs	r3, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002bde:	682e      	ldr	r6, [r5, #0]
  __HAL_LOCK(hadc);
 8002be0:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002be4:	68b3      	ldr	r3, [r6, #8]
 8002be6:	07dc      	lsls	r4, r3, #31
 8002be8:	d414      	bmi.n	8002c14 <HAL_ADC_Start_DMA+0x4c>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002bea:	4b42      	ldr	r3, [pc, #264]	; (8002cf4 <HAL_ADC_Start_DMA+0x12c>)
 8002bec:	4c42      	ldr	r4, [pc, #264]	; (8002cf8 <HAL_ADC_Start_DMA+0x130>)
 8002bee:	6818      	ldr	r0, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 8002bf0:	68b3      	ldr	r3, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002bf2:	fba4 4000 	umull	r4, r0, r4, r0
 8002bf6:	0c80      	lsrs	r0, r0, #18
    __HAL_ADC_ENABLE(hadc);
 8002bf8:	f043 0301 	orr.w	r3, r3, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002bfc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    __HAL_ADC_ENABLE(hadc);
 8002c00:	60b3      	str	r3, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c02:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8002c04:	9b01      	ldr	r3, [sp, #4]
 8002c06:	b12b      	cbz	r3, 8002c14 <HAL_ADC_Start_DMA+0x4c>
      counter--;
 8002c08:	9c01      	ldr	r4, [sp, #4]
 8002c0a:	3c01      	subs	r4, #1
 8002c0c:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 8002c0e:	9801      	ldr	r0, [sp, #4]
 8002c10:	2800      	cmp	r0, #0
 8002c12:	d1f9      	bne.n	8002c08 <HAL_ADC_Start_DMA+0x40>
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002c14:	68b3      	ldr	r3, [r6, #8]
 8002c16:	05d8      	lsls	r0, r3, #23
 8002c18:	d503      	bpl.n	8002c22 <HAL_ADC_Start_DMA+0x5a>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002c1a:	68b3      	ldr	r3, [r6, #8]
 8002c1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c20:	60b3      	str	r3, [r6, #8]
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c22:	68b0      	ldr	r0, [r6, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8002c24:	6c2b      	ldr	r3, [r5, #64]	; 0x40
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c26:	f010 0001 	ands.w	r0, r0, #1
 8002c2a:	d043      	beq.n	8002cb4 <HAL_ADC_Start_DMA+0xec>
    ADC_STATE_CLR_SET(hadc->State,
 8002c2c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c30:	f023 0301 	bic.w	r3, r3, #1
 8002c34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c38:	642b      	str	r3, [r5, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c3a:	6873      	ldr	r3, [r6, #4]
 8002c3c:	055b      	lsls	r3, r3, #21
 8002c3e:	d505      	bpl.n	8002c4c <HAL_ADC_Start_DMA+0x84>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c40:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8002c42:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c46:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c4a:	642b      	str	r3, [r5, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c4c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c4e:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8002c50:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 8002d0c <HAL_ADC_Start_DMA+0x144>
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c54:	4f29      	ldr	r7, [pc, #164]	; (8002cfc <HAL_ADC_Start_DMA+0x134>)
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c56:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c5a:	bf1c      	itt	ne
 8002c5c:	6c6b      	ldrne	r3, [r5, #68]	; 0x44
 8002c5e:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8002c62:	646b      	str	r3, [r5, #68]	; 0x44
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c64:	4b26      	ldr	r3, [pc, #152]	; (8002d00 <HAL_ADC_Start_DMA+0x138>)
    __HAL_UNLOCK(hadc);   
 8002c66:	2400      	movs	r4, #0
 8002c68:	f885 403c 	strb.w	r4, [r5, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c6c:	e9c0 c30f 	strd	ip, r3, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c70:	f06f 0322 	mvn.w	r3, #34	; 0x22
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c74:	64c7      	str	r7, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c76:	6033      	str	r3, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c78:	6873      	ldr	r3, [r6, #4]
 8002c7a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c7e:	6073      	str	r3, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002c80:	68b7      	ldr	r7, [r6, #8]
 8002c82:	f447 7780 	orr.w	r7, r7, #256	; 0x100
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c86:	4613      	mov	r3, r2
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002c88:	60b7      	str	r7, [r6, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c8a:	460a      	mov	r2, r1
 8002c8c:	f106 014c 	add.w	r1, r6, #76	; 0x4c
 8002c90:	f000 fa40 	bl	8003114 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c94:	4b1b      	ldr	r3, [pc, #108]	; (8002d04 <HAL_ADC_Start_DMA+0x13c>)
 8002c96:	685a      	ldr	r2, [r3, #4]
 8002c98:	f012 021f 	ands.w	r2, r2, #31
 8002c9c:	d113      	bne.n	8002cc6 <HAL_ADC_Start_DMA+0xfe>
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002c9e:	6829      	ldr	r1, [r5, #0]
 8002ca0:	6888      	ldr	r0, [r1, #8]
 8002ca2:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8002ca6:	d115      	bne.n	8002cd4 <HAL_ADC_Start_DMA+0x10c>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ca8:	688b      	ldr	r3, [r1, #8]
 8002caa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002cae:	608b      	str	r3, [r1, #8]
}
 8002cb0:	b003      	add	sp, #12
 8002cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cb4:	f043 0310 	orr.w	r3, r3, #16
 8002cb8:	642b      	str	r3, [r5, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cba:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002cbc:	f043 0301 	orr.w	r3, r3, #1
 8002cc0:	646b      	str	r3, [r5, #68]	; 0x44
}
 8002cc2:	b003      	add	sp, #12
 8002cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002cc6:	682b      	ldr	r3, [r5, #0]
 8002cc8:	4a0f      	ldr	r2, [pc, #60]	; (8002d08 <HAL_ADC_Start_DMA+0x140>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d005      	beq.n	8002cda <HAL_ADC_Start_DMA+0x112>
  return HAL_OK;
 8002cce:	4620      	mov	r0, r4
}
 8002cd0:	b003      	add	sp, #12
 8002cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return HAL_OK;
 8002cd4:	4610      	mov	r0, r2
}
 8002cd6:	b003      	add	sp, #12
 8002cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002cda:	6898      	ldr	r0, [r3, #8]
 8002cdc:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8002ce0:	d1f5      	bne.n	8002cce <HAL_ADC_Start_DMA+0x106>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ce2:	689a      	ldr	r2, [r3, #8]
 8002ce4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ce8:	609a      	str	r2, [r3, #8]
 8002cea:	e7ea      	b.n	8002cc2 <HAL_ADC_Start_DMA+0xfa>
  __HAL_LOCK(hadc);
 8002cec:	2002      	movs	r0, #2
}
 8002cee:	b003      	add	sp, #12
 8002cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	20000018 	.word	0x20000018
 8002cf8:	431bde83 	.word	0x431bde83
 8002cfc:	08002d25 	.word	0x08002d25
 8002d00:	08002d15 	.word	0x08002d15
 8002d04:	40012300 	.word	0x40012300
 8002d08:	40012000 	.word	0x40012000
 8002d0c:	08002d3d 	.word	0x08002d3d

08002d10 <HAL_ADC_ConvHalfCpltCallback>:
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop

08002d14 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002d14:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d16:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002d18:	f7ff fffa 	bl	8002d10 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d1c:	bd08      	pop	{r3, pc}
 8002d1e:	bf00      	nop

08002d20 <HAL_ADC_ErrorCallback>:
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop

08002d24 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d24:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8002d26:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002d28:	2340      	movs	r3, #64	; 0x40
 8002d2a:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002d2c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002d2e:	f043 0304 	orr.w	r3, r3, #4
 8002d32:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d34:	f7ff fff4 	bl	8002d20 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d38:	bd08      	pop	{r3, pc}
 8002d3a:	bf00      	nop

08002d3c <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d3c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002d3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d40:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8002d44:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002d48:	d123      	bne.n	8002d92 <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d4e:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d50:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d52:	688a      	ldr	r2, [r1, #8]
 8002d54:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8002d58:	d117      	bne.n	8002d8a <ADC_DMAConvCplt+0x4e>
 8002d5a:	7e1a      	ldrb	r2, [r3, #24]
 8002d5c:	b9aa      	cbnz	r2, 8002d8a <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002d5e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d60:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8002d64:	d002      	beq.n	8002d6c <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002d66:	688a      	ldr	r2, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002d68:	0550      	lsls	r0, r2, #21
 8002d6a:	d40e      	bmi.n	8002d8a <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002d6c:	684a      	ldr	r2, [r1, #4]
 8002d6e:	f022 0220 	bic.w	r2, r2, #32
 8002d72:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d76:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d7a:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d7e:	04d1      	lsls	r1, r2, #19
 8002d80:	d403      	bmi.n	8002d8a <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d84:	f042 0201 	orr.w	r2, r2, #1
 8002d88:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7ff fae4 	bl	8002358 <HAL_ADC_ConvCpltCallback>
}
 8002d90:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002d92:	06d2      	lsls	r2, r2, #27
 8002d94:	d404      	bmi.n	8002da0 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8002d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d9e:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff ffbd 	bl	8002d20 <HAL_ADC_ErrorCallback>
}
 8002da6:	bd10      	pop	{r4, pc}

08002da8 <HAL_ADC_ConfigChannel>:
{
 8002da8:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 8002daa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002dae:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8002db0:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8002db2:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8002db4:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002db6:	f000 8094 	beq.w	8002ee2 <HAL_ADC_ConfigChannel+0x13a>
 8002dba:	2301      	movs	r3, #1
 8002dbc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002dc0:	680d      	ldr	r5, [r1, #0]
 8002dc2:	2d09      	cmp	r5, #9
 8002dc4:	d829      	bhi.n	8002e1a <HAL_ADC_ConfigChannel+0x72>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002dc6:	6804      	ldr	r4, [r0, #0]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002dc8:	688b      	ldr	r3, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002dca:	6922      	ldr	r2, [r4, #16]
 8002dcc:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8002dd0:	2607      	movs	r6, #7
 8002dd2:	40be      	lsls	r6, r7
 8002dd4:	ea22 0206 	bic.w	r2, r2, r6
 8002dd8:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002dda:	6922      	ldr	r2, [r4, #16]
 8002ddc:	40bb      	lsls	r3, r7
 8002dde:	4313      	orrs	r3, r2
 8002de0:	6123      	str	r3, [r4, #16]
  if (sConfig->Rank < 7U)
 8002de2:	684b      	ldr	r3, [r1, #4]
 8002de4:	2b06      	cmp	r3, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002de6:	462e      	mov	r6, r5
  if (sConfig->Rank < 7U)
 8002de8:	d82c      	bhi.n	8002e44 <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002dea:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002dee:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002df0:	3b05      	subs	r3, #5
 8002df2:	211f      	movs	r1, #31
 8002df4:	4099      	lsls	r1, r3
 8002df6:	ea22 0201 	bic.w	r2, r2, r1
 8002dfa:	6362      	str	r2, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002dfc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002dfe:	fa06 f303 	lsl.w	r3, r6, r3
 8002e02:	4313      	orrs	r3, r2
 8002e04:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e06:	4b39      	ldr	r3, [pc, #228]	; (8002eec <HAL_ADC_ConfigChannel+0x144>)
 8002e08:	429c      	cmp	r4, r3
 8002e0a:	d02f      	beq.n	8002e6c <HAL_ADC_ConfigChannel+0xc4>
  __HAL_UNLOCK(hadc);
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8002e12:	4618      	mov	r0, r3
}
 8002e14:	b002      	add	sp, #8
 8002e16:	bcf0      	pop	{r4, r5, r6, r7}
 8002e18:	4770      	bx	lr
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e1a:	6804      	ldr	r4, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e1c:	688b      	ldr	r3, [r1, #8]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e1e:	68e7      	ldr	r7, [r4, #12]
 8002e20:	b2ae      	uxth	r6, r5
 8002e22:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8002e26:	3a1e      	subs	r2, #30
 8002e28:	f04f 0c07 	mov.w	ip, #7
 8002e2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8002e30:	ea27 070c 	bic.w	r7, r7, ip
 8002e34:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e36:	68e7      	ldr	r7, [r4, #12]
 8002e38:	4093      	lsls	r3, r2
 8002e3a:	433b      	orrs	r3, r7
 8002e3c:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 8002e3e:	684b      	ldr	r3, [r1, #4]
 8002e40:	2b06      	cmp	r3, #6
 8002e42:	d9d2      	bls.n	8002dea <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 8002e44:	2b0c      	cmp	r3, #12
 8002e46:	d837      	bhi.n	8002eb8 <HAL_ADC_ConfigChannel+0x110>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e48:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002e4c:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 8002e50:	221f      	movs	r2, #31
 8002e52:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e54:	408a      	lsls	r2, r1
 8002e56:	ea23 0302 	bic.w	r3, r3, r2
 8002e5a:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e5c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e5e:	fa06 f101 	lsl.w	r1, r6, r1
 8002e62:	4319      	orrs	r1, r3
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e64:	4b21      	ldr	r3, [pc, #132]	; (8002eec <HAL_ADC_ConfigChannel+0x144>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e66:	6321      	str	r1, [r4, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e68:	429c      	cmp	r4, r3
 8002e6a:	d1cf      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x64>
 8002e6c:	2d12      	cmp	r5, #18
 8002e6e:	d032      	beq.n	8002ed6 <HAL_ADC_ConfigChannel+0x12e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e70:	f1a5 0310 	sub.w	r3, r5, #16
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d8c9      	bhi.n	8002e0c <HAL_ADC_ConfigChannel+0x64>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e78:	4a1d      	ldr	r2, [pc, #116]	; (8002ef0 <HAL_ADC_ConfigChannel+0x148>)
 8002e7a:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e7c:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e7e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e82:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e84:	d1c2      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x64>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e86:	4b1b      	ldr	r3, [pc, #108]	; (8002ef4 <HAL_ADC_ConfigChannel+0x14c>)
 8002e88:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 8002e92:	f202 3283 	addw	r2, r2, #899	; 0x383
 8002e96:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9a:	0c9b      	lsrs	r3, r3, #18
 8002e9c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002ea4:	9b01      	ldr	r3, [sp, #4]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d0b0      	beq.n	8002e0c <HAL_ADC_ConfigChannel+0x64>
        counter--;
 8002eaa:	9b01      	ldr	r3, [sp, #4]
 8002eac:	3b01      	subs	r3, #1
 8002eae:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002eb0:	9b01      	ldr	r3, [sp, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f9      	bne.n	8002eaa <HAL_ADC_ConfigChannel+0x102>
 8002eb6:	e7a9      	b.n	8002e0c <HAL_ADC_ConfigChannel+0x64>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002eb8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8002ebc:	3a41      	subs	r2, #65	; 0x41
 8002ebe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002ec0:	211f      	movs	r1, #31
 8002ec2:	4091      	lsls	r1, r2
 8002ec4:	ea23 0301 	bic.w	r3, r3, r1
 8002ec8:	62e3      	str	r3, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002eca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002ecc:	fa06 f102 	lsl.w	r1, r6, r2
 8002ed0:	4319      	orrs	r1, r3
 8002ed2:	62e1      	str	r1, [r4, #44]	; 0x2c
 8002ed4:	e797      	b.n	8002e06 <HAL_ADC_ConfigChannel+0x5e>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ed6:	4a06      	ldr	r2, [pc, #24]	; (8002ef0 <HAL_ADC_ConfigChannel+0x148>)
 8002ed8:	6853      	ldr	r3, [r2, #4]
 8002eda:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ede:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002ee0:	e794      	b.n	8002e0c <HAL_ADC_ConfigChannel+0x64>
  __HAL_LOCK(hadc);
 8002ee2:	2002      	movs	r0, #2
}
 8002ee4:	b002      	add	sp, #8
 8002ee6:	bcf0      	pop	{r4, r5, r6, r7}
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	40012000 	.word	0x40012000
 8002ef0:	40012300 	.word	0x40012300
 8002ef4:	20000018 	.word	0x20000018

08002ef8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ef8:	4908      	ldr	r1, [pc, #32]	; (8002f1c <HAL_NVIC_SetPriorityGrouping+0x24>)
 8002efa:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002efc:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002efe:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f00:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8002f04:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f06:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002f14:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 8002f18:	60cb      	str	r3, [r1, #12]
 8002f1a:	4770      	bx	lr
 8002f1c:	e000ed00 	.word	0xe000ed00

08002f20 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f20:	4b19      	ldr	r3, [pc, #100]	; (8002f88 <HAL_NVIC_SetPriority+0x68>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f28:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f2a:	f1c3 0507 	rsb	r5, r3, #7
 8002f2e:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f30:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f34:	bf28      	it	cs
 8002f36:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f38:	2c06      	cmp	r4, #6
 8002f3a:	d919      	bls.n	8002f70 <HAL_NVIC_SetPriority+0x50>
 8002f3c:	3b03      	subs	r3, #3
 8002f3e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002f42:	409c      	lsls	r4, r3
 8002f44:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f48:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002f4c:	40ac      	lsls	r4, r5
 8002f4e:	ea21 0104 	bic.w	r1, r1, r4
 8002f52:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8002f54:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f56:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8002f5a:	db0c      	blt.n	8002f76 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f5c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002f60:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002f64:	0109      	lsls	r1, r1, #4
 8002f66:	b2c9      	uxtb	r1, r1
 8002f68:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002f6c:	bc30      	pop	{r4, r5}
 8002f6e:	4770      	bx	lr
 8002f70:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f72:	4613      	mov	r3, r2
 8002f74:	e7e8      	b.n	8002f48 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f76:	4b05      	ldr	r3, [pc, #20]	; (8002f8c <HAL_NVIC_SetPriority+0x6c>)
 8002f78:	f000 000f 	and.w	r0, r0, #15
 8002f7c:	0109      	lsls	r1, r1, #4
 8002f7e:	4403      	add	r3, r0
 8002f80:	b2c9      	uxtb	r1, r1
 8002f82:	7619      	strb	r1, [r3, #24]
 8002f84:	bc30      	pop	{r4, r5}
 8002f86:	4770      	bx	lr
 8002f88:	e000ed00 	.word	0xe000ed00
 8002f8c:	e000ecfc 	.word	0xe000ecfc

08002f90 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002f90:	2800      	cmp	r0, #0
 8002f92:	db07      	blt.n	8002fa4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f94:	f000 011f 	and.w	r1, r0, #31
 8002f98:	4a03      	ldr	r2, [pc, #12]	; (8002fa8 <HAL_NVIC_EnableIRQ+0x18>)
 8002f9a:	0940      	lsrs	r0, r0, #5
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	408b      	lsls	r3, r1
 8002fa0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	e000e100 	.word	0xe000e100

08002fac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fac:	3801      	subs	r0, #1
 8002fae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002fb2:	d20e      	bcs.n	8002fd2 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fb4:	4b08      	ldr	r3, [pc, #32]	; (8002fd8 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fb6:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb8:	4c08      	ldr	r4, [pc, #32]	; (8002fdc <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fba:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fbc:	20f0      	movs	r0, #240	; 0xf0
 8002fbe:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fc2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fc4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fc6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fc8:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 8002fca:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fce:	6019      	str	r1, [r3, #0]
 8002fd0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002fd2:	2001      	movs	r0, #1
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	e000e010 	.word	0xe000e010
 8002fdc:	e000ed00 	.word	0xe000ed00

08002fe0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fe2:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8002fe4:	f7ff fd2a 	bl	8002a3c <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fe8:	2c00      	cmp	r4, #0
 8002fea:	d054      	beq.n	8003096 <HAL_DMA_Init+0xb6>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fec:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8002fee:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ff0:	2102      	movs	r1, #2
 8002ff2:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 8002ff6:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	f022 0201 	bic.w	r2, r2, #1
 8003000:	4605      	mov	r5, r0
 8003002:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003004:	e005      	b.n	8003012 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003006:	f7ff fd19 	bl	8002a3c <HAL_GetTick>
 800300a:	1b43      	subs	r3, r0, r5
 800300c:	2b05      	cmp	r3, #5
 800300e:	d83b      	bhi.n	8003088 <HAL_DMA_Init+0xa8>
 8003010:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	07d1      	lsls	r1, r2, #31
 8003016:	d4f6      	bmi.n	8003006 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003018:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800301c:	e9d4 5003 	ldrd	r5, r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003020:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003022:	6961      	ldr	r1, [r4, #20]
  tmp = hdma->Instance->CR;
 8003024:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003026:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003028:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800302c:	4302      	orrs	r2, r0
 800302e:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8003030:	6a20      	ldr	r0, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003032:	4935      	ldr	r1, [pc, #212]	; (8003108 <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003034:	4332      	orrs	r2, r6
 8003036:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8003038:	4302      	orrs	r2, r0

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800303a:	6a60      	ldr	r0, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800303c:	4039      	ands	r1, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800303e:	2804      	cmp	r0, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003040:	ea41 0102 	orr.w	r1, r1, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003044:	d029      	beq.n	800309a <HAL_DMA_Init+0xba>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003046:	6019      	str	r1, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003048:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800304a:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800304e:	4310      	orrs	r0, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003050:	b2da      	uxtb	r2, r3
 8003052:	492e      	ldr	r1, [pc, #184]	; (800310c <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 8003054:	6158      	str	r0, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003056:	3a10      	subs	r2, #16
 8003058:	fba1 0102 	umull	r0, r1, r1, r2
 800305c:	0909      	lsrs	r1, r1, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800305e:	482c      	ldr	r0, [pc, #176]	; (8003110 <HAL_DMA_Init+0x130>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003060:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003064:	5c41      	ldrb	r1, [r0, r1]
 8003066:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003068:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 800306c:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800306e:	bf88      	it	hi
 8003070:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003072:	223f      	movs	r2, #63	; 0x3f
 8003074:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 8003076:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003078:	2100      	movs	r1, #0
 800307a:	65a3      	str	r3, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800307c:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800307e:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8003080:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 8003084:	4608      	mov	r0, r1
}
 8003086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003088:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800308a:	2220      	movs	r2, #32
 800308c:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800308e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8003092:	4618      	mov	r0, r3
}
 8003094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8003096:	2001      	movs	r0, #1
}
 8003098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800309a:	e9d4 500b 	ldrd	r5, r0, [r4, #44]	; 0x2c
 800309e:	4328      	orrs	r0, r5
 80030a0:	4301      	orrs	r1, r0
    tmp |= hdma->Init.FIFOThreshold;
 80030a2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 80030a4:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 80030a6:	6958      	ldr	r0, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030a8:	f020 0007 	bic.w	r0, r0, #7
 80030ac:	4310      	orrs	r0, r2
    tmp |= hdma->Init.FIFOThreshold;
 80030ae:	f040 0004 	orr.w	r0, r0, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030b2:	2d00      	cmp	r5, #0
 80030b4:	d0cc      	beq.n	8003050 <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80030b6:	b17e      	cbz	r6, 80030d8 <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030b8:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 80030bc:	d012      	beq.n	80030e4 <HAL_DMA_Init+0x104>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030be:	2a02      	cmp	r2, #2
 80030c0:	d903      	bls.n	80030ca <HAL_DMA_Init+0xea>
 80030c2:	2a03      	cmp	r2, #3
 80030c4:	d1c4      	bne.n	8003050 <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030c6:	01ea      	lsls	r2, r5, #7
 80030c8:	d5c2      	bpl.n	8003050 <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 80030ca:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030cc:	2240      	movs	r2, #64	; 0x40
 80030ce:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80030d0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR; 
 80030d4:	4618      	mov	r0, r3
}
 80030d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 80030d8:	2a01      	cmp	r2, #1
 80030da:	d011      	beq.n	8003100 <HAL_DMA_Init+0x120>
 80030dc:	f032 0202 	bics.w	r2, r2, #2
 80030e0:	d1b6      	bne.n	8003050 <HAL_DMA_Init+0x70>
 80030e2:	e7f0      	b.n	80030c6 <HAL_DMA_Init+0xe6>
    switch (tmp)
 80030e4:	2a03      	cmp	r2, #3
 80030e6:	d8b3      	bhi.n	8003050 <HAL_DMA_Init+0x70>
 80030e8:	a101      	add	r1, pc, #4	; (adr r1, 80030f0 <HAL_DMA_Init+0x110>)
 80030ea:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80030ee:	bf00      	nop
 80030f0:	080030cb 	.word	0x080030cb
 80030f4:	080030c7 	.word	0x080030c7
 80030f8:	080030cb 	.word	0x080030cb
 80030fc:	08003101 	.word	0x08003101
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003100:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8003104:	d1a4      	bne.n	8003050 <HAL_DMA_Init+0x70>
 8003106:	e7e0      	b.n	80030ca <HAL_DMA_Init+0xea>
 8003108:	f010803f 	.word	0xf010803f
 800310c:	aaaaaaab 	.word	0xaaaaaaab
 8003110:	08009340 	.word	0x08009340

08003114 <HAL_DMA_Start_IT>:
{
 8003114:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8003116:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800311a:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 800311c:	2c01      	cmp	r4, #1
 800311e:	d034      	beq.n	800318a <HAL_DMA_Start_IT+0x76>
  if(HAL_DMA_STATE_READY == hdma->State)
 8003120:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  __HAL_LOCK(hdma);
 8003124:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8003126:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 8003128:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800312c:	d005      	beq.n	800313a <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);	  
 800312e:	2300      	movs	r3, #0
 8003130:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
}
 8003134:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 8003136:	2002      	movs	r0, #2
}
 8003138:	4770      	bx	lr
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800313a:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 800313c:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800313e:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8003140:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003144:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003146:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003148:	6887      	ldr	r7, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800314a:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800314e:	2f40      	cmp	r7, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003150:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8003152:	6063      	str	r3, [r4, #4]
    hdma->Instance->PAR = DstAddress;
 8003154:	bf0a      	itet	eq
 8003156:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8003158:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 800315a:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800315c:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = DstAddress;
 800315e:	bf18      	it	ne
 8003160:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003162:	233f      	movs	r3, #63	; 0x3f
 8003164:	408b      	lsls	r3, r1
    if(hdma->XferHalfCpltCallback != NULL)
 8003166:	6c02      	ldr	r2, [r0, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003168:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800316a:	6823      	ldr	r3, [r4, #0]
 800316c:	f043 0316 	orr.w	r3, r3, #22
 8003170:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8003172:	b11a      	cbz	r2, 800317c <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8003174:	6823      	ldr	r3, [r4, #0]
 8003176:	f043 0308 	orr.w	r3, r3, #8
 800317a:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	f043 0301 	orr.w	r3, r3, #1
 8003182:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003184:	2000      	movs	r0, #0
}
 8003186:	bcf0      	pop	{r4, r5, r6, r7}
 8003188:	4770      	bx	lr
  __HAL_LOCK(hdma);
 800318a:	2002      	movs	r0, #2
}
 800318c:	bcf0      	pop	{r4, r5, r6, r7}
 800318e:	4770      	bx	lr

08003190 <HAL_DMA_IRQHandler>:
{
 8003190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003194:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8003196:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003198:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 800319a:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800319c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 800319e:	6834      	ldr	r4, [r6, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80031a0:	4971      	ldr	r1, [pc, #452]	; (8003368 <HAL_DMA_IRQHandler+0x1d8>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80031a2:	2208      	movs	r2, #8
 80031a4:	409a      	lsls	r2, r3
 80031a6:	4222      	tst	r2, r4
  uint32_t timeout = SystemCoreClock / 9600U;
 80031a8:	680d      	ldr	r5, [r1, #0]
{
 80031aa:	4680      	mov	r8, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80031ac:	d004      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80031ae:	6801      	ldr	r1, [r0, #0]
 80031b0:	680f      	ldr	r7, [r1, #0]
 80031b2:	0778      	lsls	r0, r7, #29
 80031b4:	f100 808a 	bmi.w	80032cc <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80031b8:	2201      	movs	r2, #1
 80031ba:	409a      	lsls	r2, r3
 80031bc:	4222      	tst	r2, r4
 80031be:	d004      	beq.n	80031ca <HAL_DMA_IRQHandler+0x3a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80031c0:	f8d8 1000 	ldr.w	r1, [r8]
 80031c4:	6949      	ldr	r1, [r1, #20]
 80031c6:	0609      	lsls	r1, r1, #24
 80031c8:	d478      	bmi.n	80032bc <HAL_DMA_IRQHandler+0x12c>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80031ca:	2204      	movs	r2, #4
 80031cc:	409a      	lsls	r2, r3
 80031ce:	4222      	tst	r2, r4
 80031d0:	d004      	beq.n	80031dc <HAL_DMA_IRQHandler+0x4c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80031d2:	f8d8 1000 	ldr.w	r1, [r8]
 80031d6:	6809      	ldr	r1, [r1, #0]
 80031d8:	078f      	lsls	r7, r1, #30
 80031da:	d467      	bmi.n	80032ac <HAL_DMA_IRQHandler+0x11c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80031dc:	2210      	movs	r2, #16
 80031de:	409a      	lsls	r2, r3
 80031e0:	4222      	tst	r2, r4
 80031e2:	d004      	beq.n	80031ee <HAL_DMA_IRQHandler+0x5e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80031e4:	f8d8 1000 	ldr.w	r1, [r8]
 80031e8:	680f      	ldr	r7, [r1, #0]
 80031ea:	0738      	lsls	r0, r7, #28
 80031ec:	d449      	bmi.n	8003282 <HAL_DMA_IRQHandler+0xf2>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031ee:	2220      	movs	r2, #32
 80031f0:	409a      	lsls	r2, r3
 80031f2:	4222      	tst	r2, r4
 80031f4:	d017      	beq.n	8003226 <HAL_DMA_IRQHandler+0x96>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031f6:	f8d8 1000 	ldr.w	r1, [r8]
 80031fa:	680c      	ldr	r4, [r1, #0]
 80031fc:	06e0      	lsls	r0, r4, #27
 80031fe:	d512      	bpl.n	8003226 <HAL_DMA_IRQHandler+0x96>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003200:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003202:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 8003206:	2a05      	cmp	r2, #5
 8003208:	d073      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x162>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800320a:	680b      	ldr	r3, [r1, #0]
 800320c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003210:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003212:	f000 8090 	beq.w	8003336 <HAL_DMA_IRQHandler+0x1a6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003216:	0319      	lsls	r1, r3, #12
 8003218:	f140 809b 	bpl.w	8003352 <HAL_DMA_IRQHandler+0x1c2>
        if(hdma->XferCpltCallback != NULL)
 800321c:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 8003220:	b10b      	cbz	r3, 8003226 <HAL_DMA_IRQHandler+0x96>
          hdma->XferCpltCallback(hdma);
 8003222:	4640      	mov	r0, r8
 8003224:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003226:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 800322a:	b33b      	cbz	r3, 800327c <HAL_DMA_IRQHandler+0xec>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800322c:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8003230:	07da      	lsls	r2, r3, #31
 8003232:	d51b      	bpl.n	800326c <HAL_DMA_IRQHandler+0xdc>
      __HAL_DMA_DISABLE(hdma);
 8003234:	f8d8 2000 	ldr.w	r2, [r8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003238:	494c      	ldr	r1, [pc, #304]	; (800336c <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 800323a:	2305      	movs	r3, #5
 800323c:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8003240:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003242:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 8003246:	f023 0301 	bic.w	r3, r3, #1
 800324a:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800324c:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 800324e:	e002      	b.n	8003256 <HAL_DMA_IRQHandler+0xc6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003250:	6813      	ldr	r3, [r2, #0]
 8003252:	07db      	lsls	r3, r3, #31
 8003254:	d504      	bpl.n	8003260 <HAL_DMA_IRQHandler+0xd0>
        if (++count > timeout)
 8003256:	9b01      	ldr	r3, [sp, #4]
 8003258:	3301      	adds	r3, #1
 800325a:	42ab      	cmp	r3, r5
 800325c:	9301      	str	r3, [sp, #4]
 800325e:	d9f7      	bls.n	8003250 <HAL_DMA_IRQHandler+0xc0>
      hdma->State = HAL_DMA_STATE_READY;
 8003260:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8003262:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 8003264:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8003268:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 800326c:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8003270:	b123      	cbz	r3, 800327c <HAL_DMA_IRQHandler+0xec>
      hdma->XferErrorCallback(hdma);
 8003272:	4640      	mov	r0, r8
}
 8003274:	b002      	add	sp, #8
 8003276:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 800327a:	4718      	bx	r3
}
 800327c:	b002      	add	sp, #8
 800327e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003282:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003284:	680a      	ldr	r2, [r1, #0]
 8003286:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800328a:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800328c:	d12a      	bne.n	80032e4 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800328e:	05d7      	lsls	r7, r2, #23
 8003290:	d403      	bmi.n	800329a <HAL_DMA_IRQHandler+0x10a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003292:	680a      	ldr	r2, [r1, #0]
 8003294:	f022 0208 	bic.w	r2, r2, #8
 8003298:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800329a:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 800329e:	2a00      	cmp	r2, #0
 80032a0:	d0a5      	beq.n	80031ee <HAL_DMA_IRQHandler+0x5e>
          hdma->XferHalfCpltCallback(hdma);
 80032a2:	4640      	mov	r0, r8
 80032a4:	4790      	blx	r2
 80032a6:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 80032aa:	e7a0      	b.n	80031ee <HAL_DMA_IRQHandler+0x5e>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80032ac:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80032ae:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 80032b2:	f042 0204 	orr.w	r2, r2, #4
 80032b6:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 80032ba:	e78f      	b.n	80031dc <HAL_DMA_IRQHandler+0x4c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80032bc:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80032be:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 80032c2:	f042 0202 	orr.w	r2, r2, #2
 80032c6:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 80032ca:	e77e      	b.n	80031ca <HAL_DMA_IRQHandler+0x3a>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80032cc:	680f      	ldr	r7, [r1, #0]
 80032ce:	f027 0704 	bic.w	r7, r7, #4
 80032d2:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80032d4:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80032d6:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 80032da:	f042 0201 	orr.w	r2, r2, #1
 80032de:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 80032e2:	e769      	b.n	80031b8 <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032e4:	0312      	lsls	r2, r2, #12
 80032e6:	d5d8      	bpl.n	800329a <HAL_DMA_IRQHandler+0x10a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80032e8:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 80032ec:	2a00      	cmp	r2, #0
 80032ee:	d1d8      	bne.n	80032a2 <HAL_DMA_IRQHandler+0x112>
 80032f0:	e77d      	b.n	80031ee <HAL_DMA_IRQHandler+0x5e>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032f2:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032f4:	f8d8 4040 	ldr.w	r4, [r8, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032f8:	f022 0216 	bic.w	r2, r2, #22
 80032fc:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032fe:	694a      	ldr	r2, [r1, #20]
 8003300:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003304:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003306:	b354      	cbz	r4, 800335e <HAL_DMA_IRQHandler+0x1ce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003308:	680a      	ldr	r2, [r1, #0]
 800330a:	f022 0208 	bic.w	r2, r2, #8
 800330e:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003310:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 8003312:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003316:	fa02 f303 	lsl.w	r3, r2, r3
        hdma->State = HAL_DMA_STATE_READY;
 800331a:	2401      	movs	r4, #1
        __HAL_UNLOCK(hdma);
 800331c:	2200      	movs	r2, #0
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800331e:	60b3      	str	r3, [r6, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8003320:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8003324:	f888 2034 	strb.w	r2, [r8, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8003328:	2900      	cmp	r1, #0
 800332a:	d0a7      	beq.n	800327c <HAL_DMA_IRQHandler+0xec>
          hdma->XferAbortCallback(hdma);
 800332c:	4640      	mov	r0, r8
}
 800332e:	b002      	add	sp, #8
 8003330:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferAbortCallback(hdma);
 8003334:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003336:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800333a:	f47f af6f 	bne.w	800321c <HAL_DMA_IRQHandler+0x8c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800333e:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003340:	2401      	movs	r4, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003342:	f022 0210 	bic.w	r2, r2, #16
 8003346:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8003348:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800334c:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8003350:	e764      	b.n	800321c <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1CpltCallback != NULL)
 8003352:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8003356:	2b00      	cmp	r3, #0
 8003358:	f47f af63 	bne.w	8003222 <HAL_DMA_IRQHandler+0x92>
 800335c:	e763      	b.n	8003226 <HAL_DMA_IRQHandler+0x96>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800335e:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8003362:	2a00      	cmp	r2, #0
 8003364:	d1d0      	bne.n	8003308 <HAL_DMA_IRQHandler+0x178>
 8003366:	e7d3      	b.n	8003310 <HAL_DMA_IRQHandler+0x180>
 8003368:	20000018 	.word	0x20000018
 800336c:	1b4e81b5 	.word	0x1b4e81b5

08003370 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003374:	468b      	mov	fp, r1
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003376:	f8df c1cc 	ldr.w	ip, [pc, #460]	; 8003544 <HAL_GPIO_Init+0x1d4>
 800337a:	6809      	ldr	r1, [r1, #0]
{
 800337c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 800337e:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8003380:	f04f 0a01 	mov.w	sl, #1
 8003384:	46d9      	mov	r9, fp
 8003386:	e002      	b.n	800338e <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003388:	3301      	adds	r3, #1
 800338a:	2b10      	cmp	r3, #16
 800338c:	d079      	beq.n	8003482 <HAL_GPIO_Init+0x112>
    ioposition = 0x01U << position;
 800338e:	fa0a f203 	lsl.w	r2, sl, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003392:	ea02 0b01 	and.w	fp, r2, r1
    if(iocurrent == ioposition)
 8003396:	438a      	bics	r2, r1
 8003398:	d1f6      	bne.n	8003388 <HAL_GPIO_Init+0x18>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800339a:	f8d9 5004 	ldr.w	r5, [r9, #4]
 800339e:	f005 0203 	and.w	r2, r5, #3
 80033a2:	1e54      	subs	r4, r2, #1
 80033a4:	2c01      	cmp	r4, #1
 80033a6:	ea4f 0743 	mov.w	r7, r3, lsl #1
 80033aa:	d96d      	bls.n	8003488 <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033ac:	2a03      	cmp	r2, #3
 80033ae:	f040 80ab 	bne.w	8003508 <HAL_GPIO_Init+0x198>
 80033b2:	40ba      	lsls	r2, r7
 80033b4:	43d4      	mvns	r4, r2
 80033b6:	9400      	str	r4, [sp, #0]
      temp = GPIOx->MODER;
 80033b8:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033ba:	9c00      	ldr	r4, [sp, #0]
 80033bc:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033be:	4322      	orrs	r2, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033c0:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 80033c4:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033c6:	d0df      	beq.n	8003388 <HAL_GPIO_Init+0x18>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033c8:	4c59      	ldr	r4, [pc, #356]	; (8003530 <HAL_GPIO_Init+0x1c0>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	9203      	str	r2, [sp, #12]
 80033ce:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80033d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80033d4:	6462      	str	r2, [r4, #68]	; 0x44
 80033d6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80033d8:	f023 0603 	bic.w	r6, r3, #3
 80033dc:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80033e0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80033e4:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
 80033e8:	9203      	str	r2, [sp, #12]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033ea:	f003 0403 	and.w	r4, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033ee:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80033f0:	68b7      	ldr	r7, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033f2:	00a4      	lsls	r4, r4, #2
 80033f4:	220f      	movs	r2, #15
 80033f6:	40a2      	lsls	r2, r4
 80033f8:	ea27 0202 	bic.w	r2, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033fc:	4f4d      	ldr	r7, [pc, #308]	; (8003534 <HAL_GPIO_Init+0x1c4>)
 80033fe:	42b8      	cmp	r0, r7
 8003400:	d014      	beq.n	800342c <HAL_GPIO_Init+0xbc>
 8003402:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8003406:	42b8      	cmp	r0, r7
 8003408:	f000 8083 	beq.w	8003512 <HAL_GPIO_Init+0x1a2>
 800340c:	4f4a      	ldr	r7, [pc, #296]	; (8003538 <HAL_GPIO_Init+0x1c8>)
 800340e:	42b8      	cmp	r0, r7
 8003410:	f000 8083 	beq.w	800351a <HAL_GPIO_Init+0x1aa>
 8003414:	4f49      	ldr	r7, [pc, #292]	; (800353c <HAL_GPIO_Init+0x1cc>)
 8003416:	42b8      	cmp	r0, r7
 8003418:	f000 8084 	beq.w	8003524 <HAL_GPIO_Init+0x1b4>
 800341c:	4f48      	ldr	r7, [pc, #288]	; (8003540 <HAL_GPIO_Init+0x1d0>)
 800341e:	42b8      	cmp	r0, r7
 8003420:	bf0c      	ite	eq
 8003422:	2704      	moveq	r7, #4
 8003424:	2707      	movne	r7, #7
 8003426:	fa07 f404 	lsl.w	r4, r7, r4
 800342a:	4322      	orrs	r2, r4
        SYSCFG->EXTICR[position >> 2U] = temp;
 800342c:	60b2      	str	r2, [r6, #8]
        temp = EXTI->IMR;
 800342e:	f8dc 2000 	ldr.w	r2, [ip]
        temp &= ~((uint32_t)iocurrent);
 8003432:	ea6f 060b 	mvn.w	r6, fp
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003436:	03ec      	lsls	r4, r5, #15
        temp &= ~((uint32_t)iocurrent);
 8003438:	bf54      	ite	pl
 800343a:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 800343c:	ea4b 0202 	orrmi.w	r2, fp, r2
        }
        EXTI->IMR = temp;
 8003440:	f8cc 2000 	str.w	r2, [ip]

        temp = EXTI->EMR;
 8003444:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003448:	03aa      	lsls	r2, r5, #14
        temp &= ~((uint32_t)iocurrent);
 800344a:	bf54      	ite	pl
 800344c:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800344e:	ea4b 0404 	orrmi.w	r4, fp, r4
        }
        EXTI->EMR = temp;
 8003452:	f8cc 4004 	str.w	r4, [ip, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003456:	f8dc 4008 	ldr.w	r4, [ip, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800345a:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 800345c:	bf54      	ite	pl
 800345e:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8003460:	ea4b 0404 	orrmi.w	r4, fp, r4
        }
        EXTI->RTSR = temp;
 8003464:	f8cc 4008 	str.w	r4, [ip, #8]

        temp = EXTI->FTSR;
 8003468:	f8dc 200c 	ldr.w	r2, [ip, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800346c:	02ac      	lsls	r4, r5, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 800346e:	f103 0301 	add.w	r3, r3, #1
        temp &= ~((uint32_t)iocurrent);
 8003472:	bf54      	ite	pl
 8003474:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8003476:	ea4b 0202 	orrmi.w	r2, fp, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 800347a:	2b10      	cmp	r3, #16
        }
        EXTI->FTSR = temp;
 800347c:	f8cc 200c 	str.w	r2, [ip, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003480:	d185      	bne.n	800338e <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8003482:	b005      	add	sp, #20
 8003484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8003488:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800348a:	2403      	movs	r4, #3
 800348c:	40bc      	lsls	r4, r7
 800348e:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003492:	f8d9 600c 	ldr.w	r6, [r9, #12]
 8003496:	40be      	lsls	r6, r7
 8003498:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OSPEEDR = temp;
 800349c:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 800349e:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034a2:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034a6:	ea2e 0e0b 	bic.w	lr, lr, fp
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034aa:	409e      	lsls	r6, r3
 80034ac:	ea46 060e 	orr.w	r6, r6, lr
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034b0:	43e4      	mvns	r4, r4
 80034b2:	9400      	str	r4, [sp, #0]
        GPIOx->OTYPER = temp;
 80034b4:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 80034b6:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034b8:	ea06 0e04 	and.w	lr, r6, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034bc:	f8d9 6008 	ldr.w	r6, [r9, #8]
 80034c0:	40be      	lsls	r6, r7
 80034c2:	ea46 060e 	orr.w	r6, r6, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034c6:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80034c8:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034ca:	d001      	beq.n	80034d0 <HAL_GPIO_Init+0x160>
 80034cc:	40ba      	lsls	r2, r7
 80034ce:	e773      	b.n	80033b8 <HAL_GPIO_Init+0x48>
        temp = GPIOx->AFR[position >> 3U];
 80034d0:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 80034d4:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034d8:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80034dc:	f8d8 4020 	ldr.w	r4, [r8, #32]
 80034e0:	9401      	str	r4, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034e2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80034e6:	240f      	movs	r4, #15
 80034e8:	fa04 f60e 	lsl.w	r6, r4, lr
 80034ec:	9c01      	ldr	r4, [sp, #4]
 80034ee:	ea24 0606 	bic.w	r6, r4, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034f2:	f8d9 4010 	ldr.w	r4, [r9, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034f6:	9601      	str	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034f8:	fa04 f60e 	lsl.w	r6, r4, lr
 80034fc:	9c01      	ldr	r4, [sp, #4]
 80034fe:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3U] = temp;
 8003500:	40ba      	lsls	r2, r7
 8003502:	f8c8 6020 	str.w	r6, [r8, #32]
 8003506:	e757      	b.n	80033b8 <HAL_GPIO_Init+0x48>
 8003508:	2403      	movs	r4, #3
 800350a:	40bc      	lsls	r4, r7
 800350c:	43e4      	mvns	r4, r4
 800350e:	9400      	str	r4, [sp, #0]
 8003510:	e7d1      	b.n	80034b6 <HAL_GPIO_Init+0x146>
 8003512:	fa0a f404 	lsl.w	r4, sl, r4
 8003516:	4322      	orrs	r2, r4
 8003518:	e788      	b.n	800342c <HAL_GPIO_Init+0xbc>
 800351a:	2702      	movs	r7, #2
 800351c:	fa07 f404 	lsl.w	r4, r7, r4
 8003520:	4322      	orrs	r2, r4
 8003522:	e783      	b.n	800342c <HAL_GPIO_Init+0xbc>
 8003524:	2703      	movs	r7, #3
 8003526:	fa07 f404 	lsl.w	r4, r7, r4
 800352a:	4322      	orrs	r2, r4
 800352c:	e77e      	b.n	800342c <HAL_GPIO_Init+0xbc>
 800352e:	bf00      	nop
 8003530:	40023800 	.word	0x40023800
 8003534:	40020000 	.word	0x40020000
 8003538:	40020800 	.word	0x40020800
 800353c:	40020c00 	.word	0x40020c00
 8003540:	40021000 	.word	0x40021000
 8003544:	40013c00 	.word	0x40013c00

08003548 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003548:	6903      	ldr	r3, [r0, #16]
 800354a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800354c:	bf14      	ite	ne
 800354e:	2001      	movne	r0, #1
 8003550:	2000      	moveq	r0, #0
 8003552:	4770      	bx	lr

08003554 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003554:	b902      	cbnz	r2, 8003558 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003556:	0409      	lsls	r1, r1, #16
 8003558:	6181      	str	r1, [r0, #24]
  }
}
 800355a:	4770      	bx	lr

0800355c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800355c:	2800      	cmp	r0, #0
 800355e:	f000 81a5 	beq.w	80038ac <HAL_RCC_OscConfig+0x350>
{
 8003562:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003566:	6803      	ldr	r3, [r0, #0]
 8003568:	07dd      	lsls	r5, r3, #31
{
 800356a:	b082      	sub	sp, #8
 800356c:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800356e:	d52f      	bpl.n	80035d0 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003570:	49ac      	ldr	r1, [pc, #688]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
 8003572:	688a      	ldr	r2, [r1, #8]
 8003574:	f002 020c 	and.w	r2, r2, #12
 8003578:	2a04      	cmp	r2, #4
 800357a:	f000 80ec 	beq.w	8003756 <HAL_RCC_OscConfig+0x1fa>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800357e:	688a      	ldr	r2, [r1, #8]
 8003580:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003584:	2a08      	cmp	r2, #8
 8003586:	f000 80e2 	beq.w	800374e <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800358a:	6863      	ldr	r3, [r4, #4]
 800358c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003590:	f000 80eb 	beq.w	800376a <HAL_RCC_OscConfig+0x20e>
 8003594:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003598:	f000 8178 	beq.w	800388c <HAL_RCC_OscConfig+0x330>
 800359c:	4da1      	ldr	r5, [pc, #644]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
 800359e:	682a      	ldr	r2, [r5, #0]
 80035a0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80035a4:	602a      	str	r2, [r5, #0]
 80035a6:	682a      	ldr	r2, [r5, #0]
 80035a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80035ac:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	f040 80e0 	bne.w	8003774 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b4:	f7ff fa42 	bl	8002a3c <HAL_GetTick>
 80035b8:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ba:	e005      	b.n	80035c8 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035bc:	f7ff fa3e 	bl	8002a3c <HAL_GetTick>
 80035c0:	1b80      	subs	r0, r0, r6
 80035c2:	2864      	cmp	r0, #100	; 0x64
 80035c4:	f200 8100 	bhi.w	80037c8 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035c8:	682b      	ldr	r3, [r5, #0]
 80035ca:	039b      	lsls	r3, r3, #14
 80035cc:	d4f6      	bmi.n	80035bc <HAL_RCC_OscConfig+0x60>
 80035ce:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035d0:	079f      	lsls	r7, r3, #30
 80035d2:	d528      	bpl.n	8003626 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035d4:	4a93      	ldr	r2, [pc, #588]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
 80035d6:	6891      	ldr	r1, [r2, #8]
 80035d8:	f011 0f0c 	tst.w	r1, #12
 80035dc:	f000 8090 	beq.w	8003700 <HAL_RCC_OscConfig+0x1a4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035e0:	6891      	ldr	r1, [r2, #8]
 80035e2:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035e6:	2908      	cmp	r1, #8
 80035e8:	f000 8086 	beq.w	80036f8 <HAL_RCC_OscConfig+0x19c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80035ec:	68e3      	ldr	r3, [r4, #12]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 8106 	beq.w	8003800 <HAL_RCC_OscConfig+0x2a4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035f4:	4b8c      	ldr	r3, [pc, #560]	; (8003828 <HAL_RCC_OscConfig+0x2cc>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035f6:	4e8b      	ldr	r6, [pc, #556]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 80035f8:	2201      	movs	r2, #1
 80035fa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80035fc:	f7ff fa1e 	bl	8002a3c <HAL_GetTick>
 8003600:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003602:	e005      	b.n	8003610 <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003604:	f7ff fa1a 	bl	8002a3c <HAL_GetTick>
 8003608:	1b40      	subs	r0, r0, r5
 800360a:	2802      	cmp	r0, #2
 800360c:	f200 80dc 	bhi.w	80037c8 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003610:	6833      	ldr	r3, [r6, #0]
 8003612:	0798      	lsls	r0, r3, #30
 8003614:	d5f6      	bpl.n	8003604 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003616:	6833      	ldr	r3, [r6, #0]
 8003618:	6922      	ldr	r2, [r4, #16]
 800361a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800361e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003622:	6033      	str	r3, [r6, #0]
 8003624:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003626:	071a      	lsls	r2, r3, #28
 8003628:	d452      	bmi.n	80036d0 <HAL_RCC_OscConfig+0x174>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800362a:	0758      	lsls	r0, r3, #29
 800362c:	d52f      	bpl.n	800368e <HAL_RCC_OscConfig+0x132>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800362e:	4a7d      	ldr	r2, [pc, #500]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
 8003630:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003632:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8003636:	d07e      	beq.n	8003736 <HAL_RCC_OscConfig+0x1da>
    FlagStatus       pwrclkchanged = RESET;
 8003638:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800363a:	4e7c      	ldr	r6, [pc, #496]	; (800382c <HAL_RCC_OscConfig+0x2d0>)
 800363c:	6833      	ldr	r3, [r6, #0]
 800363e:	05d9      	lsls	r1, r3, #23
 8003640:	f140 80b2 	bpl.w	80037a8 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003644:	68a3      	ldr	r3, [r4, #8]
 8003646:	2b01      	cmp	r3, #1
 8003648:	f000 80c2 	beq.w	80037d0 <HAL_RCC_OscConfig+0x274>
 800364c:	2b05      	cmp	r3, #5
 800364e:	f000 812f 	beq.w	80038b0 <HAL_RCC_OscConfig+0x354>
 8003652:	4e74      	ldr	r6, [pc, #464]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
 8003654:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8003656:	f022 0201 	bic.w	r2, r2, #1
 800365a:	6732      	str	r2, [r6, #112]	; 0x70
 800365c:	6f32      	ldr	r2, [r6, #112]	; 0x70
 800365e:	f022 0204 	bic.w	r2, r2, #4
 8003662:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003664:	2b00      	cmp	r3, #0
 8003666:	f040 80b8 	bne.w	80037da <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800366a:	f7ff f9e7 	bl	8002a3c <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800366e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8003672:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003674:	e005      	b.n	8003682 <HAL_RCC_OscConfig+0x126>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003676:	f7ff f9e1 	bl	8002a3c <HAL_GetTick>
 800367a:	1bc0      	subs	r0, r0, r7
 800367c:	4540      	cmp	r0, r8
 800367e:	f200 80a3 	bhi.w	80037c8 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003682:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8003684:	0798      	lsls	r0, r3, #30
 8003686:	d4f6      	bmi.n	8003676 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003688:	2d00      	cmp	r5, #0
 800368a:	f040 8109 	bne.w	80038a0 <HAL_RCC_OscConfig+0x344>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800368e:	69a0      	ldr	r0, [r4, #24]
 8003690:	b1d0      	cbz	r0, 80036c8 <HAL_RCC_OscConfig+0x16c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003692:	4d64      	ldr	r5, [pc, #400]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
 8003694:	68ab      	ldr	r3, [r5, #8]
 8003696:	f003 030c 	and.w	r3, r3, #12
 800369a:	2b08      	cmp	r3, #8
 800369c:	f000 80cc 	beq.w	8003838 <HAL_RCC_OscConfig+0x2dc>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036a0:	4b63      	ldr	r3, [pc, #396]	; (8003830 <HAL_RCC_OscConfig+0x2d4>)
 80036a2:	2200      	movs	r2, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036a4:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80036a6:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036a8:	f000 810c 	beq.w	80038c4 <HAL_RCC_OscConfig+0x368>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ac:	f7ff f9c6 	bl	8002a3c <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036b0:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 80036b2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036b4:	e005      	b.n	80036c2 <HAL_RCC_OscConfig+0x166>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036b6:	f7ff f9c1 	bl	8002a3c <HAL_GetTick>
 80036ba:	1b40      	subs	r0, r0, r5
 80036bc:	2802      	cmp	r0, #2
 80036be:	f200 8083 	bhi.w	80037c8 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036c2:	6823      	ldr	r3, [r4, #0]
 80036c4:	019b      	lsls	r3, r3, #6
 80036c6:	d4f6      	bmi.n	80036b6 <HAL_RCC_OscConfig+0x15a>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80036c8:	2000      	movs	r0, #0
}
 80036ca:	b002      	add	sp, #8
 80036cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036d0:	6963      	ldr	r3, [r4, #20]
 80036d2:	b303      	cbz	r3, 8003716 <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_LSI_ENABLE();
 80036d4:	4b57      	ldr	r3, [pc, #348]	; (8003834 <HAL_RCC_OscConfig+0x2d8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036d6:	4e53      	ldr	r6, [pc, #332]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_ENABLE();
 80036d8:	2201      	movs	r2, #1
 80036da:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80036dc:	f7ff f9ae 	bl	8002a3c <HAL_GetTick>
 80036e0:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036e2:	e004      	b.n	80036ee <HAL_RCC_OscConfig+0x192>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036e4:	f7ff f9aa 	bl	8002a3c <HAL_GetTick>
 80036e8:	1b40      	subs	r0, r0, r5
 80036ea:	2802      	cmp	r0, #2
 80036ec:	d86c      	bhi.n	80037c8 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ee:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80036f0:	079b      	lsls	r3, r3, #30
 80036f2:	d5f7      	bpl.n	80036e4 <HAL_RCC_OscConfig+0x188>
 80036f4:	6823      	ldr	r3, [r4, #0]
 80036f6:	e798      	b.n	800362a <HAL_RCC_OscConfig+0xce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036f8:	6852      	ldr	r2, [r2, #4]
 80036fa:	0256      	lsls	r6, r2, #9
 80036fc:	f53f af76 	bmi.w	80035ec <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003700:	4a48      	ldr	r2, [pc, #288]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
 8003702:	6812      	ldr	r2, [r2, #0]
 8003704:	0795      	lsls	r5, r2, #30
 8003706:	d543      	bpl.n	8003790 <HAL_RCC_OscConfig+0x234>
 8003708:	68e2      	ldr	r2, [r4, #12]
 800370a:	2a01      	cmp	r2, #1
 800370c:	d040      	beq.n	8003790 <HAL_RCC_OscConfig+0x234>
        return HAL_ERROR;
 800370e:	2001      	movs	r0, #1
}
 8003710:	b002      	add	sp, #8
 8003712:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8003716:	4a47      	ldr	r2, [pc, #284]	; (8003834 <HAL_RCC_OscConfig+0x2d8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003718:	4e42      	ldr	r6, [pc, #264]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_DISABLE();
 800371a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800371c:	f7ff f98e 	bl	8002a3c <HAL_GetTick>
 8003720:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003722:	e004      	b.n	800372e <HAL_RCC_OscConfig+0x1d2>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003724:	f7ff f98a 	bl	8002a3c <HAL_GetTick>
 8003728:	1b40      	subs	r0, r0, r5
 800372a:	2802      	cmp	r0, #2
 800372c:	d84c      	bhi.n	80037c8 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800372e:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8003730:	079f      	lsls	r7, r3, #30
 8003732:	d4f7      	bmi.n	8003724 <HAL_RCC_OscConfig+0x1c8>
 8003734:	e7de      	b.n	80036f4 <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003736:	9301      	str	r3, [sp, #4]
 8003738:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800373a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800373e:	6413      	str	r3, [r2, #64]	; 0x40
 8003740:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003746:	9301      	str	r3, [sp, #4]
 8003748:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800374a:	2501      	movs	r5, #1
 800374c:	e775      	b.n	800363a <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800374e:	684a      	ldr	r2, [r1, #4]
 8003750:	0250      	lsls	r0, r2, #9
 8003752:	f57f af1a 	bpl.w	800358a <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003756:	4a33      	ldr	r2, [pc, #204]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
 8003758:	6812      	ldr	r2, [r2, #0]
 800375a:	0391      	lsls	r1, r2, #14
 800375c:	f57f af38 	bpl.w	80035d0 <HAL_RCC_OscConfig+0x74>
 8003760:	6862      	ldr	r2, [r4, #4]
 8003762:	2a00      	cmp	r2, #0
 8003764:	f47f af34 	bne.w	80035d0 <HAL_RCC_OscConfig+0x74>
 8003768:	e7d1      	b.n	800370e <HAL_RCC_OscConfig+0x1b2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800376a:	4a2e      	ldr	r2, [pc, #184]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
 800376c:	6813      	ldr	r3, [r2, #0]
 800376e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003772:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003774:	f7ff f962 	bl	8002a3c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003778:	4e2a      	ldr	r6, [pc, #168]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 800377a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800377c:	e004      	b.n	8003788 <HAL_RCC_OscConfig+0x22c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800377e:	f7ff f95d 	bl	8002a3c <HAL_GetTick>
 8003782:	1b40      	subs	r0, r0, r5
 8003784:	2864      	cmp	r0, #100	; 0x64
 8003786:	d81f      	bhi.n	80037c8 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003788:	6833      	ldr	r3, [r6, #0]
 800378a:	039a      	lsls	r2, r3, #14
 800378c:	d5f7      	bpl.n	800377e <HAL_RCC_OscConfig+0x222>
 800378e:	e71e      	b.n	80035ce <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003790:	4924      	ldr	r1, [pc, #144]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
 8003792:	6920      	ldr	r0, [r4, #16]
 8003794:	680a      	ldr	r2, [r1, #0]
 8003796:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800379a:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800379e:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037a0:	071a      	lsls	r2, r3, #28
 80037a2:	f57f af42 	bpl.w	800362a <HAL_RCC_OscConfig+0xce>
 80037a6:	e793      	b.n	80036d0 <HAL_RCC_OscConfig+0x174>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037a8:	6833      	ldr	r3, [r6, #0]
 80037aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037ae:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80037b0:	f7ff f944 	bl	8002a3c <HAL_GetTick>
 80037b4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b6:	6833      	ldr	r3, [r6, #0]
 80037b8:	05da      	lsls	r2, r3, #23
 80037ba:	f53f af43 	bmi.w	8003644 <HAL_RCC_OscConfig+0xe8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037be:	f7ff f93d 	bl	8002a3c <HAL_GetTick>
 80037c2:	1bc0      	subs	r0, r0, r7
 80037c4:	2802      	cmp	r0, #2
 80037c6:	d9f6      	bls.n	80037b6 <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 80037c8:	2003      	movs	r0, #3
}
 80037ca:	b002      	add	sp, #8
 80037cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037d0:	4a14      	ldr	r2, [pc, #80]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
 80037d2:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80037d4:	f043 0301 	orr.w	r3, r3, #1
 80037d8:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 80037da:	f7ff f92f 	bl	8002a3c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037de:	4f11      	ldr	r7, [pc, #68]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 80037e0:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037e2:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037e6:	e004      	b.n	80037f2 <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037e8:	f7ff f928 	bl	8002a3c <HAL_GetTick>
 80037ec:	1b80      	subs	r0, r0, r6
 80037ee:	4540      	cmp	r0, r8
 80037f0:	d8ea      	bhi.n	80037c8 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80037f4:	079b      	lsls	r3, r3, #30
 80037f6:	d5f7      	bpl.n	80037e8 <HAL_RCC_OscConfig+0x28c>
    if(pwrclkchanged == SET)
 80037f8:	2d00      	cmp	r5, #0
 80037fa:	f43f af48 	beq.w	800368e <HAL_RCC_OscConfig+0x132>
 80037fe:	e04f      	b.n	80038a0 <HAL_RCC_OscConfig+0x344>
        __HAL_RCC_HSI_DISABLE();
 8003800:	4a09      	ldr	r2, [pc, #36]	; (8003828 <HAL_RCC_OscConfig+0x2cc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003802:	4e08      	ldr	r6, [pc, #32]	; (8003824 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_DISABLE();
 8003804:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003806:	f7ff f919 	bl	8002a3c <HAL_GetTick>
 800380a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800380c:	e004      	b.n	8003818 <HAL_RCC_OscConfig+0x2bc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800380e:	f7ff f915 	bl	8002a3c <HAL_GetTick>
 8003812:	1b40      	subs	r0, r0, r5
 8003814:	2802      	cmp	r0, #2
 8003816:	d8d7      	bhi.n	80037c8 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003818:	6833      	ldr	r3, [r6, #0]
 800381a:	0799      	lsls	r1, r3, #30
 800381c:	d4f7      	bmi.n	800380e <HAL_RCC_OscConfig+0x2b2>
 800381e:	6823      	ldr	r3, [r4, #0]
 8003820:	e701      	b.n	8003626 <HAL_RCC_OscConfig+0xca>
 8003822:	bf00      	nop
 8003824:	40023800 	.word	0x40023800
 8003828:	42470000 	.word	0x42470000
 800382c:	40007000 	.word	0x40007000
 8003830:	42470060 	.word	0x42470060
 8003834:	42470e80 	.word	0x42470e80
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003838:	2801      	cmp	r0, #1
 800383a:	f43f af46 	beq.w	80036ca <HAL_RCC_OscConfig+0x16e>
        pll_config = RCC->PLLCFGR;
 800383e:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003840:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003842:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003846:	4291      	cmp	r1, r2
 8003848:	f47f af61 	bne.w	800370e <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800384c:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800384e:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003852:	4291      	cmp	r1, r2
 8003854:	f47f af5b 	bne.w	800370e <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003858:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800385a:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 800385e:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003860:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8003864:	f47f af53 	bne.w	800370e <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003868:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800386a:	0852      	lsrs	r2, r2, #1
 800386c:	3a01      	subs	r2, #1
 800386e:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003872:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8003876:	f47f af4a 	bne.w	800370e <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800387a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800387c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003880:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 8003884:	bf14      	ite	ne
 8003886:	2001      	movne	r0, #1
 8003888:	2000      	moveq	r0, #0
 800388a:	e71e      	b.n	80036ca <HAL_RCC_OscConfig+0x16e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800388c:	4b24      	ldr	r3, [pc, #144]	; (8003920 <HAL_RCC_OscConfig+0x3c4>)
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003894:	601a      	str	r2, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800389c:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800389e:	e769      	b.n	8003774 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 80038a0:	4a1f      	ldr	r2, [pc, #124]	; (8003920 <HAL_RCC_OscConfig+0x3c4>)
 80038a2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80038a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038a8:	6413      	str	r3, [r2, #64]	; 0x40
 80038aa:	e6f0      	b.n	800368e <HAL_RCC_OscConfig+0x132>
    return HAL_ERROR;
 80038ac:	2001      	movs	r0, #1
}
 80038ae:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038b0:	4b1b      	ldr	r3, [pc, #108]	; (8003920 <HAL_RCC_OscConfig+0x3c4>)
 80038b2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80038b4:	f042 0204 	orr.w	r2, r2, #4
 80038b8:	671a      	str	r2, [r3, #112]	; 0x70
 80038ba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80038bc:	f042 0201 	orr.w	r2, r2, #1
 80038c0:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038c2:	e78a      	b.n	80037da <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 80038c4:	f7ff f8ba 	bl	8002a3c <HAL_GetTick>
 80038c8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ca:	e005      	b.n	80038d8 <HAL_RCC_OscConfig+0x37c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038cc:	f7ff f8b6 	bl	8002a3c <HAL_GetTick>
 80038d0:	1b80      	subs	r0, r0, r6
 80038d2:	2802      	cmp	r0, #2
 80038d4:	f63f af78 	bhi.w	80037c8 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038d8:	682b      	ldr	r3, [r5, #0]
 80038da:	0199      	lsls	r1, r3, #6
 80038dc:	d4f6      	bmi.n	80038cc <HAL_RCC_OscConfig+0x370>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038de:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 80038e2:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 80038e6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80038e8:	4333      	orrs	r3, r6
 80038ea:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80038ee:	0852      	lsrs	r2, r2, #1
 80038f0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80038f4:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 80038f6:	490b      	ldr	r1, [pc, #44]	; (8003924 <HAL_RCC_OscConfig+0x3c8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038f8:	4e09      	ldr	r6, [pc, #36]	; (8003920 <HAL_RCC_OscConfig+0x3c4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 80038fe:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003900:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003902:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 8003904:	f7ff f89a 	bl	8002a3c <HAL_GetTick>
 8003908:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800390a:	e005      	b.n	8003918 <HAL_RCC_OscConfig+0x3bc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800390c:	f7ff f896 	bl	8002a3c <HAL_GetTick>
 8003910:	1b00      	subs	r0, r0, r4
 8003912:	2802      	cmp	r0, #2
 8003914:	f63f af58 	bhi.w	80037c8 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003918:	6833      	ldr	r3, [r6, #0]
 800391a:	019a      	lsls	r2, r3, #6
 800391c:	d5f6      	bpl.n	800390c <HAL_RCC_OscConfig+0x3b0>
 800391e:	e6d3      	b.n	80036c8 <HAL_RCC_OscConfig+0x16c>
 8003920:	40023800 	.word	0x40023800
 8003924:	42470060 	.word	0x42470060

08003928 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003928:	4917      	ldr	r1, [pc, #92]	; (8003988 <HAL_RCC_GetSysClockFreq+0x60>)
{
 800392a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800392c:	688b      	ldr	r3, [r1, #8]
 800392e:	f003 030c 	and.w	r3, r3, #12
 8003932:	2b04      	cmp	r3, #4
 8003934:	d01b      	beq.n	800396e <HAL_RCC_GetSysClockFreq+0x46>
 8003936:	2b08      	cmp	r3, #8
 8003938:	d117      	bne.n	800396a <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800393a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800393c:	684b      	ldr	r3, [r1, #4]
 800393e:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003942:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003946:	d114      	bne.n	8003972 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003948:	6849      	ldr	r1, [r1, #4]
 800394a:	4810      	ldr	r0, [pc, #64]	; (800398c <HAL_RCC_GetSysClockFreq+0x64>)
 800394c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003950:	fba1 0100 	umull	r0, r1, r1, r0
 8003954:	f7fd f980 	bl	8000c58 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003958:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <HAL_RCC_GetSysClockFreq+0x60>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003960:	3301      	adds	r3, #1
 8003962:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8003964:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003968:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800396a:	4808      	ldr	r0, [pc, #32]	; (800398c <HAL_RCC_GetSysClockFreq+0x64>)
}
 800396c:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800396e:	4808      	ldr	r0, [pc, #32]	; (8003990 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8003970:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003972:	684b      	ldr	r3, [r1, #4]
 8003974:	4806      	ldr	r0, [pc, #24]	; (8003990 <HAL_RCC_GetSysClockFreq+0x68>)
 8003976:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800397a:	fba3 0100 	umull	r0, r1, r3, r0
 800397e:	2300      	movs	r3, #0
 8003980:	f7fd f96a 	bl	8000c58 <__aeabi_uldivmod>
 8003984:	e7e8      	b.n	8003958 <HAL_RCC_GetSysClockFreq+0x30>
 8003986:	bf00      	nop
 8003988:	40023800 	.word	0x40023800
 800398c:	00f42400 	.word	0x00f42400
 8003990:	007a1200 	.word	0x007a1200

08003994 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8003994:	2800      	cmp	r0, #0
 8003996:	f000 8087 	beq.w	8003aa8 <HAL_RCC_ClockConfig+0x114>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800399a:	4a48      	ldr	r2, [pc, #288]	; (8003abc <HAL_RCC_ClockConfig+0x128>)
 800399c:	6813      	ldr	r3, [r2, #0]
 800399e:	f003 0307 	and.w	r3, r3, #7
 80039a2:	428b      	cmp	r3, r1
{
 80039a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039a8:	460d      	mov	r5, r1
 80039aa:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039ac:	d209      	bcs.n	80039c2 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ae:	b2cb      	uxtb	r3, r1
 80039b0:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039b2:	6813      	ldr	r3, [r2, #0]
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	428b      	cmp	r3, r1
 80039ba:	d002      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80039bc:	2001      	movs	r0, #1
}
 80039be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039c2:	6823      	ldr	r3, [r4, #0]
 80039c4:	0798      	lsls	r0, r3, #30
 80039c6:	d514      	bpl.n	80039f2 <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039c8:	0759      	lsls	r1, r3, #29
 80039ca:	d504      	bpl.n	80039d6 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039cc:	493c      	ldr	r1, [pc, #240]	; (8003ac0 <HAL_RCC_ClockConfig+0x12c>)
 80039ce:	688a      	ldr	r2, [r1, #8]
 80039d0:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80039d4:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039d6:	071a      	lsls	r2, r3, #28
 80039d8:	d504      	bpl.n	80039e4 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039da:	4939      	ldr	r1, [pc, #228]	; (8003ac0 <HAL_RCC_ClockConfig+0x12c>)
 80039dc:	688a      	ldr	r2, [r1, #8]
 80039de:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80039e2:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039e4:	4936      	ldr	r1, [pc, #216]	; (8003ac0 <HAL_RCC_ClockConfig+0x12c>)
 80039e6:	68a0      	ldr	r0, [r4, #8]
 80039e8:	688a      	ldr	r2, [r1, #8]
 80039ea:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80039ee:	4302      	orrs	r2, r0
 80039f0:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039f2:	07df      	lsls	r7, r3, #31
 80039f4:	d521      	bpl.n	8003a3a <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039f6:	6862      	ldr	r2, [r4, #4]
 80039f8:	2a01      	cmp	r2, #1
 80039fa:	d057      	beq.n	8003aac <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039fc:	1e93      	subs	r3, r2, #2
 80039fe:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a00:	4b2f      	ldr	r3, [pc, #188]	; (8003ac0 <HAL_RCC_ClockConfig+0x12c>)
 8003a02:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a04:	d94d      	bls.n	8003aa2 <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a06:	0799      	lsls	r1, r3, #30
 8003a08:	d5d8      	bpl.n	80039bc <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a0a:	4e2d      	ldr	r6, [pc, #180]	; (8003ac0 <HAL_RCC_ClockConfig+0x12c>)
 8003a0c:	68b3      	ldr	r3, [r6, #8]
 8003a0e:	f023 0303 	bic.w	r3, r3, #3
 8003a12:	4313      	orrs	r3, r2
 8003a14:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003a16:	f7ff f811 	bl	8002a3c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a1a:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8003a1e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a20:	e004      	b.n	8003a2c <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a22:	f7ff f80b 	bl	8002a3c <HAL_GetTick>
 8003a26:	1bc0      	subs	r0, r0, r7
 8003a28:	4540      	cmp	r0, r8
 8003a2a:	d844      	bhi.n	8003ab6 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a2c:	68b3      	ldr	r3, [r6, #8]
 8003a2e:	6862      	ldr	r2, [r4, #4]
 8003a30:	f003 030c 	and.w	r3, r3, #12
 8003a34:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003a38:	d1f3      	bne.n	8003a22 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a3a:	4a20      	ldr	r2, [pc, #128]	; (8003abc <HAL_RCC_ClockConfig+0x128>)
 8003a3c:	6813      	ldr	r3, [r2, #0]
 8003a3e:	f003 0307 	and.w	r3, r3, #7
 8003a42:	42ab      	cmp	r3, r5
 8003a44:	d906      	bls.n	8003a54 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a46:	b2eb      	uxtb	r3, r5
 8003a48:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a4a:	6813      	ldr	r3, [r2, #0]
 8003a4c:	f003 0307 	and.w	r3, r3, #7
 8003a50:	42ab      	cmp	r3, r5
 8003a52:	d1b3      	bne.n	80039bc <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a54:	6823      	ldr	r3, [r4, #0]
 8003a56:	075a      	lsls	r2, r3, #29
 8003a58:	d506      	bpl.n	8003a68 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a5a:	4919      	ldr	r1, [pc, #100]	; (8003ac0 <HAL_RCC_ClockConfig+0x12c>)
 8003a5c:	68e0      	ldr	r0, [r4, #12]
 8003a5e:	688a      	ldr	r2, [r1, #8]
 8003a60:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8003a64:	4302      	orrs	r2, r0
 8003a66:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a68:	071b      	lsls	r3, r3, #28
 8003a6a:	d507      	bpl.n	8003a7c <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a6c:	4a14      	ldr	r2, [pc, #80]	; (8003ac0 <HAL_RCC_ClockConfig+0x12c>)
 8003a6e:	6921      	ldr	r1, [r4, #16]
 8003a70:	6893      	ldr	r3, [r2, #8]
 8003a72:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003a76:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003a7a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a7c:	f7ff ff54 	bl	8003928 <HAL_RCC_GetSysClockFreq>
 8003a80:	4a0f      	ldr	r2, [pc, #60]	; (8003ac0 <HAL_RCC_ClockConfig+0x12c>)
 8003a82:	4c10      	ldr	r4, [pc, #64]	; (8003ac4 <HAL_RCC_ClockConfig+0x130>)
 8003a84:	6892      	ldr	r2, [r2, #8]
 8003a86:	4910      	ldr	r1, [pc, #64]	; (8003ac8 <HAL_RCC_ClockConfig+0x134>)
 8003a88:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 8003a90:	480e      	ldr	r0, [pc, #56]	; (8003acc <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a92:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 8003a94:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a96:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8003a98:	f7fe ff86 	bl	80029a8 <HAL_InitTick>
  return HAL_OK;
 8003a9c:	2000      	movs	r0, #0
}
 8003a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aa2:	0198      	lsls	r0, r3, #6
 8003aa4:	d4b1      	bmi.n	8003a0a <HAL_RCC_ClockConfig+0x76>
 8003aa6:	e789      	b.n	80039bc <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8003aa8:	2001      	movs	r0, #1
}
 8003aaa:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aac:	4b04      	ldr	r3, [pc, #16]	; (8003ac0 <HAL_RCC_ClockConfig+0x12c>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	039e      	lsls	r6, r3, #14
 8003ab2:	d4aa      	bmi.n	8003a0a <HAL_RCC_ClockConfig+0x76>
 8003ab4:	e782      	b.n	80039bc <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8003ab6:	2003      	movs	r0, #3
 8003ab8:	e781      	b.n	80039be <HAL_RCC_ClockConfig+0x2a>
 8003aba:	bf00      	nop
 8003abc:	40023c00 	.word	0x40023c00
 8003ac0:	40023800 	.word	0x40023800
 8003ac4:	08009328 	.word	0x08009328
 8003ac8:	20000018 	.word	0x20000018
 8003acc:	20000020 	.word	0x20000020

08003ad0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ad0:	4b04      	ldr	r3, [pc, #16]	; (8003ae4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8003ad2:	4a05      	ldr	r2, [pc, #20]	; (8003ae8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003ad6:	4905      	ldr	r1, [pc, #20]	; (8003aec <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ad8:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003adc:	6808      	ldr	r0, [r1, #0]
 8003ade:	5cd3      	ldrb	r3, [r2, r3]
}
 8003ae0:	40d8      	lsrs	r0, r3
 8003ae2:	4770      	bx	lr
 8003ae4:	40023800 	.word	0x40023800
 8003ae8:	08009338 	.word	0x08009338
 8003aec:	20000018 	.word	0x20000018

08003af0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003af0:	4b04      	ldr	r3, [pc, #16]	; (8003b04 <HAL_RCC_GetPCLK2Freq+0x14>)
 8003af2:	4a05      	ldr	r2, [pc, #20]	; (8003b08 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003af4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003af6:	4905      	ldr	r1, [pc, #20]	; (8003b0c <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003af8:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003afc:	6808      	ldr	r0, [r1, #0]
 8003afe:	5cd3      	ldrb	r3, [r2, r3]
}
 8003b00:	40d8      	lsrs	r0, r3
 8003b02:	4770      	bx	lr
 8003b04:	40023800 	.word	0x40023800
 8003b08:	08009338 	.word	0x08009338
 8003b0c:	20000018 	.word	0x20000018

08003b10 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8003b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b14:	b082      	sub	sp, #8
 8003b16:	4698      	mov	r8, r3
 8003b18:	4616      	mov	r6, r2
 8003b1a:	460c      	mov	r4, r1
 8003b1c:	4607      	mov	r7, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003b1e:	f7fe ff8d 	bl	8002a3c <HAL_GetTick>
 8003b22:	44b0      	add	r8, r6
 8003b24:	eba8 0500 	sub.w	r5, r8, r0
  tmp_tickstart = HAL_GetTick();
 8003b28:	f7fe ff88 	bl	8002a3c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003b2c:	4b27      	ldr	r3, [pc, #156]	; (8003bcc <SPI_WaitFlagStateUntilTimeout.constprop.0+0xbc>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8003b34:	fb05 f303 	mul.w	r3, r5, r3
  tmp_tickstart = HAL_GetTick();
 8003b38:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003b3a:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b3c:	1c73      	adds	r3, r6, #1
 8003b3e:	6839      	ldr	r1, [r7, #0]
 8003b40:	d107      	bne.n	8003b52 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x42>
 8003b42:	688b      	ldr	r3, [r1, #8]
 8003b44:	ea34 0303 	bics.w	r3, r4, r3
 8003b48:	d0fb      	beq.n	8003b42 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x32>
      }
      count--;
    }
  }

  return HAL_OK;
 8003b4a:	2000      	movs	r0, #0
}
 8003b4c:	b002      	add	sp, #8
 8003b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b52:	688b      	ldr	r3, [r1, #8]
 8003b54:	ea34 0303 	bics.w	r3, r4, r3
 8003b58:	d1f7      	bne.n	8003b4a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b5a:	f7fe ff6f 	bl	8002a3c <HAL_GetTick>
 8003b5e:	eba0 0308 	sub.w	r3, r0, r8
 8003b62:	42ab      	cmp	r3, r5
 8003b64:	d208      	bcs.n	8003b78 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x68>
      if(count == 0U)
 8003b66:	9a01      	ldr	r2, [sp, #4]
      count--;
 8003b68:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8003b6a:	2a00      	cmp	r2, #0
      count--;
 8003b6c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
        tmp_timeout = 0U;
 8003b70:	bf08      	it	eq
 8003b72:	2500      	moveq	r5, #0
      count--;
 8003b74:	9301      	str	r3, [sp, #4]
 8003b76:	e7e1      	b.n	8003b3c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b78:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b7c:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b7e:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b82:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003b86:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b88:	d014      	beq.n	8003bb4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b8c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003b90:	d007      	beq.n	8003ba2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 8003b92:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8003b94:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8003b96:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8003b9a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8003b9e:	2003      	movs	r0, #3
 8003ba0:	e7d4      	b.n	8003b4c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
          SPI_RESET_CRC(hspi);
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ba8:	601a      	str	r2, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	e7ee      	b.n	8003b92 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bb4:	68ba      	ldr	r2, [r7, #8]
 8003bb6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003bba:	d002      	beq.n	8003bc2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb2>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003bbc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003bc0:	d1e3      	bne.n	8003b8a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
          __HAL_SPI_DISABLE(hspi);
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	e7de      	b.n	8003b8a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
 8003bcc:	20000018 	.word	0x20000018

08003bd0 <HAL_SPI_Init>:
  if (hspi == NULL)
 8003bd0:	2800      	cmp	r0, #0
 8003bd2:	d05b      	beq.n	8003c8c <HAL_SPI_Init+0xbc>
{
 8003bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003bd6:	6a47      	ldr	r7, [r0, #36]	; 0x24
 8003bd8:	4604      	mov	r4, r0
 8003bda:	2f00      	cmp	r7, #0
 8003bdc:	d046      	beq.n	8003c6c <HAL_SPI_Init+0x9c>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003bde:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003be0:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003be4:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003be8:	2000      	movs	r0, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bea:	f002 01ff 	and.w	r1, r2, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bee:	62a0      	str	r0, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bf0:	2a00      	cmp	r2, #0
 8003bf2:	d041      	beq.n	8003c78 <HAL_SPI_Init+0xa8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003bf4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8003bf8:	68e1      	ldr	r1, [r4, #12]
 8003bfa:	69a6      	ldr	r6, [r4, #24]
 8003bfc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003c00:	f405 4504 	and.w	r5, r5, #33792	; 0x8400
 8003c04:	6923      	ldr	r3, [r4, #16]
 8003c06:	432a      	orrs	r2, r5
 8003c08:	f401 6100 	and.w	r1, r1, #2048	; 0x800
 8003c0c:	430a      	orrs	r2, r1
 8003c0e:	f003 0102 	and.w	r1, r3, #2
 8003c12:	6963      	ldr	r3, [r4, #20]
 8003c14:	430a      	orrs	r2, r1
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	431a      	orrs	r2, r3
 8003c1c:	69e3      	ldr	r3, [r4, #28]
  __HAL_SPI_DISABLE(hspi);
 8003c1e:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c20:	f003 0e38 	and.w	lr, r3, #56	; 0x38
 8003c24:	f406 7300 	and.w	r3, r6, #512	; 0x200
 8003c28:	4313      	orrs	r3, r2
  hspi->State = HAL_SPI_STATE_BUSY;
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c30:	6a22      	ldr	r2, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003c32:	0c35      	lsrs	r5, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c34:	ea43 030e 	orr.w	r3, r3, lr
 8003c38:	f002 0680 	and.w	r6, r2, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003c3c:	f005 0204 	and.w	r2, r5, #4
  __HAL_SPI_DISABLE(hspi);
 8003c40:	680d      	ldr	r5, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003c42:	f007 0710 	and.w	r7, r7, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c46:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003c48:	433a      	orrs	r2, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c4a:	4303      	orrs	r3, r0
  __HAL_SPI_DISABLE(hspi);
 8003c4c:	f025 0540 	bic.w	r5, r5, #64	; 0x40
 8003c50:	600d      	str	r5, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c52:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003c54:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c56:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c58:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8003c5e:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c60:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c62:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c64:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  return HAL_OK;
 8003c68:	4610      	mov	r0, r2
}
 8003c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c6c:	6843      	ldr	r3, [r0, #4]
 8003c6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c72:	d0b7      	beq.n	8003be4 <HAL_SPI_Init+0x14>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c74:	61c7      	str	r7, [r0, #28]
 8003c76:	e7b5      	b.n	8003be4 <HAL_SPI_Init+0x14>
    HAL_SPI_MspInit(hspi);
 8003c78:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8003c7a:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8003c7e:	f7fe fc95 	bl	80025ac <HAL_SPI_MspInit>
 8003c82:	e9d4 7309 	ldrd	r7, r3, [r4, #36]	; 0x24
 8003c86:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
 8003c8a:	e7b3      	b.n	8003bf4 <HAL_SPI_Init+0x24>
    return HAL_ERROR;
 8003c8c:	2001      	movs	r0, #1
}
 8003c8e:	4770      	bx	lr

08003c90 <HAL_SPI_Transmit>:
{
 8003c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c94:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8003c96:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 8003c9a:	2801      	cmp	r0, #1
{
 8003c9c:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8003c9e:	f000 8086 	beq.w	8003dae <HAL_SPI_Transmit+0x11e>
 8003ca2:	461d      	mov	r5, r3
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8003caa:	4688      	mov	r8, r1
 8003cac:	4617      	mov	r7, r2
 8003cae:	f7fe fec5 	bl	8002a3c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8003cb2:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8003cb6:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8003cb8:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8003cba:	b2d8      	uxtb	r0, r3
 8003cbc:	d009      	beq.n	8003cd2 <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 8003cbe:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8003cc0:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8003cc2:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8003cc4:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003cc8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003ccc:	b002      	add	sp, #8
 8003cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 8003cd2:	f1b8 0f00 	cmp.w	r8, #0
 8003cd6:	d0f3      	beq.n	8003cc0 <HAL_SPI_Transmit+0x30>
 8003cd8:	2f00      	cmp	r7, #0
 8003cda:	d0f1      	beq.n	8003cc0 <HAL_SPI_Transmit+0x30>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cdc:	68a2      	ldr	r2, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8003cde:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003ce0:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cea:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cee:	f04f 0300 	mov.w	r3, #0
 8003cf2:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8003cf4:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8003cf8:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003cfa:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003cfc:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003cfe:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003d00:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d02:	f000 8085 	beq.w	8003e10 <HAL_SPI_Transmit+0x180>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d06:	6802      	ldr	r2, [r0, #0]
 8003d08:	0652      	lsls	r2, r2, #25
    __HAL_SPI_DISABLE(hspi);
 8003d0a:	4603      	mov	r3, r0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d0c:	d403      	bmi.n	8003d16 <HAL_SPI_Transmit+0x86>
    __HAL_SPI_ENABLE(hspi);
 8003d0e:	6802      	ldr	r2, [r0, #0]
 8003d10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d14:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d16:	68e2      	ldr	r2, [r4, #12]
 8003d18:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8003d1c:	d04b      	beq.n	8003db6 <HAL_SPI_Transmit+0x126>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d1e:	6863      	ldr	r3, [r4, #4]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	f000 8097 	beq.w	8003e54 <HAL_SPI_Transmit+0x1c4>
 8003d26:	2f01      	cmp	r7, #1
 8003d28:	f000 8094 	beq.w	8003e54 <HAL_SPI_Transmit+0x1c4>
    while (hspi->TxXferCount > 0U)
 8003d2c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	b1ab      	cbz	r3, 8003d5e <HAL_SPI_Transmit+0xce>
 8003d32:	1c68      	adds	r0, r5, #1
 8003d34:	f040 8083 	bne.w	8003e3e <HAL_SPI_Transmit+0x1ae>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d38:	6823      	ldr	r3, [r4, #0]
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	0791      	lsls	r1, r2, #30
 8003d3e:	f140 8094 	bpl.w	8003e6a <HAL_SPI_Transmit+0x1da>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d42:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003d44:	7812      	ldrb	r2, [r2, #0]
 8003d46:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8003d48:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d4a:	6b23      	ldr	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003d4c:	3a01      	subs	r2, #1
 8003d4e:	b292      	uxth	r2, r2
 8003d50:	86e2      	strh	r2, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8003d52:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d54:	3301      	adds	r3, #1
    while (hspi->TxXferCount > 0U)
 8003d56:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d58:	6323      	str	r3, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 8003d5a:	2a00      	cmp	r2, #0
 8003d5c:	d1ec      	bne.n	8003d38 <HAL_SPI_Transmit+0xa8>
 8003d5e:	6861      	ldr	r1, [r4, #4]
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003d60:	4b5b      	ldr	r3, [pc, #364]	; (8003ed0 <HAL_SPI_Transmit+0x240>)
 8003d62:	4a5c      	ldr	r2, [pc, #368]	; (8003ed4 <HAL_SPI_Transmit+0x244>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	fba2 2303 	umull	r2, r3, r2, r3
 8003d6a:	0d5b      	lsrs	r3, r3, #21
 8003d6c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d70:	fb02 f303 	mul.w	r3, r2, r3
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d74:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003d78:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d7a:	d107      	bne.n	8003d8c <HAL_SPI_Transmit+0xfc>
 8003d7c:	e098      	b.n	8003eb0 <HAL_SPI_Transmit+0x220>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 8003d7e:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003d80:	6822      	ldr	r2, [r4, #0]
      count--;
 8003d82:	3b01      	subs	r3, #1
 8003d84:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003d86:	6893      	ldr	r3, [r2, #8]
 8003d88:	061b      	lsls	r3, r3, #24
 8003d8a:	d502      	bpl.n	8003d92 <HAL_SPI_Transmit+0x102>
      if (count == 0U)
 8003d8c:	9b01      	ldr	r3, [sp, #4]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1f5      	bne.n	8003d7e <HAL_SPI_Transmit+0xee>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d92:	68a3      	ldr	r3, [r4, #8]
 8003d94:	b933      	cbnz	r3, 8003da4 <HAL_SPI_Transmit+0x114>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d96:	6822      	ldr	r2, [r4, #0]
 8003d98:	9300      	str	r3, [sp, #0]
 8003d9a:	68d3      	ldr	r3, [r2, #12]
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	6893      	ldr	r3, [r2, #8]
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	9b00      	ldr	r3, [sp, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003da4:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8003da6:	3800      	subs	r0, #0
 8003da8:	bf18      	it	ne
 8003daa:	2001      	movne	r0, #1
error:
 8003dac:	e788      	b.n	8003cc0 <HAL_SPI_Transmit+0x30>
  __HAL_LOCK(hspi);
 8003dae:	2002      	movs	r0, #2
}
 8003db0:	b002      	add	sp, #8
 8003db2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003db6:	6861      	ldr	r1, [r4, #4]
 8003db8:	2900      	cmp	r1, #0
 8003dba:	d176      	bne.n	8003eaa <HAL_SPI_Transmit+0x21a>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dbc:	4647      	mov	r7, r8
 8003dbe:	f837 2b02 	ldrh.w	r2, [r7], #2
 8003dc2:	60c2      	str	r2, [r0, #12]
      hspi->TxXferCount--;
 8003dc4:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dc6:	6327      	str	r7, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8003dc8:	3a01      	subs	r2, #1
 8003dca:	b292      	uxth	r2, r2
 8003dcc:	86e2      	strh	r2, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8003dce:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8003dd0:	b292      	uxth	r2, r2
 8003dd2:	2a00      	cmp	r2, #0
 8003dd4:	d0c4      	beq.n	8003d60 <HAL_SPI_Transmit+0xd0>
 8003dd6:	1c6a      	adds	r2, r5, #1
 8003dd8:	d15e      	bne.n	8003e98 <HAL_SPI_Transmit+0x208>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dda:	6883      	ldr	r3, [r0, #8]
 8003ddc:	079f      	lsls	r7, r3, #30
 8003dde:	d50f      	bpl.n	8003e00 <HAL_SPI_Transmit+0x170>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003de0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003de2:	f832 3b02 	ldrh.w	r3, [r2], #2
 8003de6:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount--;
 8003de8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dea:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8003df2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d0b1      	beq.n	8003d5e <HAL_SPI_Transmit+0xce>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dfa:	6883      	ldr	r3, [r0, #8]
 8003dfc:	079f      	lsls	r7, r3, #30
 8003dfe:	d4ef      	bmi.n	8003de0 <HAL_SPI_Transmit+0x150>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e00:	f7fe fe1c 	bl	8002a3c <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 8003e04:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d0a8      	beq.n	8003d5e <HAL_SPI_Transmit+0xce>
 8003e0c:	6820      	ldr	r0, [r4, #0]
 8003e0e:	e7e4      	b.n	8003dda <HAL_SPI_Transmit+0x14a>
    __HAL_SPI_DISABLE(hspi);
 8003e10:	6803      	ldr	r3, [r0, #0]
 8003e12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e16:	6003      	str	r3, [r0, #0]
    SPI_1LINE_TX(hspi);
 8003e18:	6803      	ldr	r3, [r0, #0]
 8003e1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e1e:	6003      	str	r3, [r0, #0]
 8003e20:	e771      	b.n	8003d06 <HAL_SPI_Transmit+0x76>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e22:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003e24:	7812      	ldrb	r2, [r2, #0]
 8003e26:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8003e28:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e2a:	6b22      	ldr	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e30:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8003e32:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e34:	6322      	str	r2, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 8003e36:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d08f      	beq.n	8003d5e <HAL_SPI_Transmit+0xce>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e3e:	6823      	ldr	r3, [r4, #0]
 8003e40:	689a      	ldr	r2, [r3, #8]
 8003e42:	0792      	lsls	r2, r2, #30
 8003e44:	d4ed      	bmi.n	8003e22 <HAL_SPI_Transmit+0x192>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e46:	f7fe fdf9 	bl	8002a3c <HAL_GetTick>
 8003e4a:	1b80      	subs	r0, r0, r6
 8003e4c:	42a8      	cmp	r0, r5
 8003e4e:	d3f2      	bcc.n	8003e36 <HAL_SPI_Transmit+0x1a6>
          errorcode = HAL_TIMEOUT;
 8003e50:	2003      	movs	r0, #3
 8003e52:	e735      	b.n	8003cc0 <HAL_SPI_Transmit+0x30>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e54:	f898 3000 	ldrb.w	r3, [r8]
 8003e58:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 8003e5a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e5c:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e62:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 8003e64:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e66:	6322      	str	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8003e68:	e760      	b.n	8003d2c <HAL_SPI_Transmit+0x9c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e6a:	f7fe fde7 	bl	8002a3c <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 8003e6e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f47f af60 	bne.w	8003d38 <HAL_SPI_Transmit+0xa8>
 8003e78:	e771      	b.n	8003d5e <HAL_SPI_Transmit+0xce>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e7a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003e7c:	f832 1b02 	ldrh.w	r1, [r2], #2
 8003e80:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 8003e82:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e84:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003e86:	3b01      	subs	r3, #1
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8003e8c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f43f af64 	beq.w	8003d5e <HAL_SPI_Transmit+0xce>
 8003e96:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e98:	689a      	ldr	r2, [r3, #8]
 8003e9a:	0791      	lsls	r1, r2, #30
 8003e9c:	d4ed      	bmi.n	8003e7a <HAL_SPI_Transmit+0x1ea>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e9e:	f7fe fdcd 	bl	8002a3c <HAL_GetTick>
 8003ea2:	1b80      	subs	r0, r0, r6
 8003ea4:	42a8      	cmp	r0, r5
 8003ea6:	d3f1      	bcc.n	8003e8c <HAL_SPI_Transmit+0x1fc>
 8003ea8:	e7d2      	b.n	8003e50 <HAL_SPI_Transmit+0x1c0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003eaa:	2f01      	cmp	r7, #1
 8003eac:	d18f      	bne.n	8003dce <HAL_SPI_Transmit+0x13e>
 8003eae:	e785      	b.n	8003dbc <HAL_SPI_Transmit+0x12c>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003eb0:	4633      	mov	r3, r6
 8003eb2:	462a      	mov	r2, r5
 8003eb4:	2180      	movs	r1, #128	; 0x80
 8003eb6:	4620      	mov	r0, r4
 8003eb8:	f7ff fe2a 	bl	8003b10 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8003ebc:	2800      	cmp	r0, #0
 8003ebe:	f43f af68 	beq.w	8003d92 <HAL_SPI_Transmit+0x102>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ec2:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ec4:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003eca:	6562      	str	r2, [r4, #84]	; 0x54
 8003ecc:	e761      	b.n	8003d92 <HAL_SPI_Transmit+0x102>
 8003ece:	bf00      	nop
 8003ed0:	20000018 	.word	0x20000018
 8003ed4:	165e9f81 	.word	0x165e9f81

08003ed8 <HAL_SPI_TransmitReceive>:
{
 8003ed8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003edc:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8003ede:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 8003ee2:	2801      	cmp	r0, #1
{
 8003ee4:	b083      	sub	sp, #12
  __HAL_LOCK(hspi);
 8003ee6:	f000 80a4 	beq.w	8004032 <HAL_SPI_TransmitReceive+0x15a>
 8003eea:	461f      	mov	r7, r3
 8003eec:	2301      	movs	r3, #1
 8003eee:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8003ef2:	4691      	mov	r9, r2
 8003ef4:	4688      	mov	r8, r1
 8003ef6:	f7fe fda1 	bl	8002a3c <HAL_GetTick>
  tmp_state           = hspi->State;
 8003efa:	f894 6051 	ldrb.w	r6, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8003efe:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003f00:	2e01      	cmp	r6, #1
  tickstart = HAL_GetTick();
 8003f02:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 8003f04:	b2f2      	uxtb	r2, r6
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003f06:	d011      	beq.n	8003f2c <HAL_SPI_TransmitReceive+0x54>
 8003f08:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f0c:	d009      	beq.n	8003f22 <HAL_SPI_TransmitReceive+0x4a>
    errorcode = HAL_BUSY;
 8003f0e:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8003f10:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8003f12:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8003f14:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003f18:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003f1c:	b003      	add	sp, #12
 8003f1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003f22:	68a1      	ldr	r1, [r4, #8]
 8003f24:	2900      	cmp	r1, #0
 8003f26:	d1f2      	bne.n	8003f0e <HAL_SPI_TransmitReceive+0x36>
 8003f28:	2a04      	cmp	r2, #4
 8003f2a:	d1f0      	bne.n	8003f0e <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003f2c:	f1b8 0f00 	cmp.w	r8, #0
 8003f30:	f000 8083 	beq.w	800403a <HAL_SPI_TransmitReceive+0x162>
 8003f34:	f1b9 0f00 	cmp.w	r9, #0
 8003f38:	d07f      	beq.n	800403a <HAL_SPI_TransmitReceive+0x162>
 8003f3a:	2f00      	cmp	r7, #0
 8003f3c:	d07d      	beq.n	800403a <HAL_SPI_TransmitReceive+0x162>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003f3e:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f42:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003f44:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003f48:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003f4a:	bf1c      	itt	ne
 8003f4c:	2205      	movne	r2, #5
 8003f4e:	f884 2051 	strbne.w	r2, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f52:	2200      	movs	r2, #0
 8003f54:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 8003f56:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8003f58:	86e7      	strh	r7, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f5a:	6801      	ldr	r1, [r0, #0]
  hspi->RxXferSize  = Size;
 8003f5c:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 8003f5e:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f62:	064a      	lsls	r2, r1, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003f64:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003f68:	86a7      	strh	r7, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f6a:	d403      	bmi.n	8003f74 <HAL_SPI_TransmitReceive+0x9c>
    __HAL_SPI_ENABLE(hspi);
 8003f6c:	6802      	ldr	r2, [r0, #0]
 8003f6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f72:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f74:	68e2      	ldr	r2, [r4, #12]
 8003f76:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8003f7a:	f000 80ac 	beq.w	80040d6 <HAL_SPI_TransmitReceive+0x1fe>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f000 809e 	beq.w	80040c0 <HAL_SPI_TransmitReceive+0x1e8>
 8003f84:	2f01      	cmp	r7, #1
 8003f86:	f000 809b 	beq.w	80040c0 <HAL_SPI_TransmitReceive+0x1e8>
 8003f8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f8c:	3301      	adds	r3, #1
        txallowed = 1U;
 8003f8e:	f04f 0601 	mov.w	r6, #1
 8003f92:	d028      	beq.n	8003fe6 <HAL_SPI_TransmitReceive+0x10e>
 8003f94:	e053      	b.n	800403e <HAL_SPI_TransmitReceive+0x166>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f96:	6822      	ldr	r2, [r4, #0]
 8003f98:	6893      	ldr	r3, [r2, #8]
 8003f9a:	0798      	lsls	r0, r3, #30
 8003f9c:	d50f      	bpl.n	8003fbe <HAL_SPI_TransmitReceive+0xe6>
 8003f9e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	b163      	cbz	r3, 8003fbe <HAL_SPI_TransmitReceive+0xe6>
 8003fa4:	b15e      	cbz	r6, 8003fbe <HAL_SPI_TransmitReceive+0xe6>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003fa6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8003fac:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8003fae:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003fb0:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8003fb6:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8003fb8:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8003fba:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8003fbc:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003fbe:	6893      	ldr	r3, [r2, #8]
 8003fc0:	f013 0301 	ands.w	r3, r3, #1
 8003fc4:	d00d      	beq.n	8003fe2 <HAL_SPI_TransmitReceive+0x10a>
 8003fc6:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8003fc8:	b289      	uxth	r1, r1
 8003fca:	b151      	cbz	r1, 8003fe2 <HAL_SPI_TransmitReceive+0x10a>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003fcc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003fce:	68d2      	ldr	r2, [r2, #12]
 8003fd0:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 8003fd2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8003fd4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8003fd6:	3a01      	subs	r2, #1
 8003fd8:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 8003fda:	3101      	adds	r1, #1
        txallowed = 1U;
 8003fdc:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8003fde:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8003fe0:	63a1      	str	r1, [r4, #56]	; 0x38
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003fe2:	f7fe fd2b 	bl	8002a3c <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fe6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1d3      	bne.n	8003f96 <HAL_SPI_TransmitReceive+0xbe>
 8003fee:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d1cf      	bne.n	8003f96 <HAL_SPI_TransmitReceive+0xbe>
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003ff6:	4b79      	ldr	r3, [pc, #484]	; (80041dc <HAL_SPI_TransmitReceive+0x304>)
 8003ff8:	4a79      	ldr	r2, [pc, #484]	; (80041e0 <HAL_SPI_TransmitReceive+0x308>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ffc:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8004002:	0d5b      	lsrs	r3, r3, #21
 8004004:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004008:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800400c:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004010:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004012:	d146      	bne.n	80040a2 <HAL_SPI_TransmitReceive+0x1ca>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004014:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004016:	462b      	mov	r3, r5
 8004018:	2180      	movs	r1, #128	; 0x80
 800401a:	4620      	mov	r0, r4
 800401c:	f7ff fd78 	bl	8003b10 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8004020:	2800      	cmp	r0, #0
 8004022:	d041      	beq.n	80040a8 <HAL_SPI_TransmitReceive+0x1d0>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004024:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004026:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004028:	4313      	orrs	r3, r2
 800402a:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 800402c:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800402e:	6562      	str	r2, [r4, #84]	; 0x54
    goto error;
 8004030:	e76e      	b.n	8003f10 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 8004032:	2002      	movs	r0, #2
}
 8004034:	b003      	add	sp, #12
 8004036:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 800403a:	2001      	movs	r0, #1
 800403c:	e768      	b.n	8003f10 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800403e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004040:	b29b      	uxth	r3, r3
 8004042:	b91b      	cbnz	r3, 800404c <HAL_SPI_TransmitReceive+0x174>
 8004044:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004046:	b29b      	uxth	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	d0d4      	beq.n	8003ff6 <HAL_SPI_TransmitReceive+0x11e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800404c:	6822      	ldr	r2, [r4, #0]
 800404e:	6893      	ldr	r3, [r2, #8]
 8004050:	0799      	lsls	r1, r3, #30
 8004052:	d50f      	bpl.n	8004074 <HAL_SPI_TransmitReceive+0x19c>
 8004054:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004056:	b29b      	uxth	r3, r3
 8004058:	b163      	cbz	r3, 8004074 <HAL_SPI_TransmitReceive+0x19c>
 800405a:	b15e      	cbz	r6, 8004074 <HAL_SPI_TransmitReceive+0x19c>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800405c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800405e:	781b      	ldrb	r3, [r3, #0]
 8004060:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8004062:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8004064:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004066:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 8004068:	3b01      	subs	r3, #1
 800406a:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 800406c:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 800406e:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8004070:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8004072:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004074:	6893      	ldr	r3, [r2, #8]
 8004076:	f013 0301 	ands.w	r3, r3, #1
 800407a:	d003      	beq.n	8004084 <HAL_SPI_TransmitReceive+0x1ac>
 800407c:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800407e:	b289      	uxth	r1, r1
 8004080:	2900      	cmp	r1, #0
 8004082:	d167      	bne.n	8004154 <HAL_SPI_TransmitReceive+0x27c>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004084:	f7fe fcda 	bl	8002a3c <HAL_GetTick>
 8004088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800408a:	1b40      	subs	r0, r0, r5
 800408c:	4298      	cmp	r0, r3
 800408e:	d3d6      	bcc.n	800403e <HAL_SPI_TransmitReceive+0x166>
        errorcode = HAL_TIMEOUT;
 8004090:	2003      	movs	r0, #3
 8004092:	e73d      	b.n	8003f10 <HAL_SPI_TransmitReceive+0x38>
      count--;
 8004094:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004096:	6822      	ldr	r2, [r4, #0]
      count--;
 8004098:	3b01      	subs	r3, #1
 800409a:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800409c:	6893      	ldr	r3, [r2, #8]
 800409e:	061b      	lsls	r3, r3, #24
 80040a0:	d502      	bpl.n	80040a8 <HAL_SPI_TransmitReceive+0x1d0>
      if (count == 0U)
 80040a2:	9b01      	ldr	r3, [sp, #4]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1f5      	bne.n	8004094 <HAL_SPI_TransmitReceive+0x1bc>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80040a8:	68a0      	ldr	r0, [r4, #8]
 80040aa:	2800      	cmp	r0, #0
 80040ac:	f040 8093 	bne.w	80041d6 <HAL_SPI_TransmitReceive+0x2fe>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80040b0:	6823      	ldr	r3, [r4, #0]
 80040b2:	9000      	str	r0, [sp, #0]
 80040b4:	68da      	ldr	r2, [r3, #12]
 80040b6:	9200      	str	r2, [sp, #0]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	9300      	str	r3, [sp, #0]
 80040bc:	9b00      	ldr	r3, [sp, #0]
 80040be:	e727      	b.n	8003f10 <HAL_SPI_TransmitReceive+0x38>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80040c0:	f898 3000 	ldrb.w	r3, [r8]
 80040c4:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 80040c6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80040c8:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80040ca:	3b01      	subs	r3, #1
 80040cc:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80040ce:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 80040d0:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80040d2:	6322      	str	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80040d4:	e759      	b.n	8003f8a <HAL_SPI_TransmitReceive+0xb2>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d148      	bne.n	800416c <HAL_SPI_TransmitReceive+0x294>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040da:	4641      	mov	r1, r8
 80040dc:	f831 3b02 	ldrh.w	r3, [r1], #2
 80040e0:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 80040e2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040e4:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80040e6:	3b01      	subs	r3, #1
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	86e3      	strh	r3, [r4, #54]	; 0x36
 80040ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040ee:	3301      	adds	r3, #1
{
 80040f0:	f04f 0601 	mov.w	r6, #1
 80040f4:	d025      	beq.n	8004142 <HAL_SPI_TransmitReceive+0x26a>
 80040f6:	e03c      	b.n	8004172 <HAL_SPI_TransmitReceive+0x29a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040f8:	6822      	ldr	r2, [r4, #0]
 80040fa:	6893      	ldr	r3, [r2, #8]
 80040fc:	079b      	lsls	r3, r3, #30
 80040fe:	d50d      	bpl.n	800411c <HAL_SPI_TransmitReceive+0x244>
 8004100:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004102:	b29b      	uxth	r3, r3
 8004104:	b153      	cbz	r3, 800411c <HAL_SPI_TransmitReceive+0x244>
 8004106:	b14e      	cbz	r6, 800411c <HAL_SPI_TransmitReceive+0x244>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004108:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800410a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800410e:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8004110:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004112:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8004114:	3b01      	subs	r3, #1
 8004116:	b29b      	uxth	r3, r3
 8004118:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 800411a:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800411c:	6893      	ldr	r3, [r2, #8]
 800411e:	f013 0301 	ands.w	r3, r3, #1
 8004122:	d00c      	beq.n	800413e <HAL_SPI_TransmitReceive+0x266>
 8004124:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8004126:	b289      	uxth	r1, r1
 8004128:	b149      	cbz	r1, 800413e <HAL_SPI_TransmitReceive+0x266>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800412a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800412c:	68d2      	ldr	r2, [r2, #12]
 800412e:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 8004132:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004134:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8004136:	3a01      	subs	r2, #1
 8004138:	b292      	uxth	r2, r2
        txallowed = 1U;
 800413a:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 800413c:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800413e:	f7fe fc7d 	bl	8002a3c <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004142:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004144:	b29b      	uxth	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1d6      	bne.n	80040f8 <HAL_SPI_TransmitReceive+0x220>
 800414a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800414c:	b29b      	uxth	r3, r3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1d2      	bne.n	80040f8 <HAL_SPI_TransmitReceive+0x220>
 8004152:	e750      	b.n	8003ff6 <HAL_SPI_TransmitReceive+0x11e>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004154:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004156:	68d2      	ldr	r2, [r2, #12]
 8004158:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 800415a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800415c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800415e:	3a01      	subs	r2, #1
 8004160:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 8004162:	3101      	adds	r1, #1
        txallowed = 1U;
 8004164:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8004166:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8004168:	63a1      	str	r1, [r4, #56]	; 0x38
        txallowed = 1U;
 800416a:	e78b      	b.n	8004084 <HAL_SPI_TransmitReceive+0x1ac>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800416c:	2f01      	cmp	r7, #1
 800416e:	d1bd      	bne.n	80040ec <HAL_SPI_TransmitReceive+0x214>
 8004170:	e7b3      	b.n	80040da <HAL_SPI_TransmitReceive+0x202>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004172:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004174:	b29b      	uxth	r3, r3
 8004176:	b923      	cbnz	r3, 8004182 <HAL_SPI_TransmitReceive+0x2aa>
 8004178:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800417a:	b29b      	uxth	r3, r3
 800417c:	2b00      	cmp	r3, #0
 800417e:	f43f af3a 	beq.w	8003ff6 <HAL_SPI_TransmitReceive+0x11e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004182:	6822      	ldr	r2, [r4, #0]
 8004184:	6893      	ldr	r3, [r2, #8]
 8004186:	079f      	lsls	r7, r3, #30
 8004188:	d50d      	bpl.n	80041a6 <HAL_SPI_TransmitReceive+0x2ce>
 800418a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800418c:	b29b      	uxth	r3, r3
 800418e:	b153      	cbz	r3, 80041a6 <HAL_SPI_TransmitReceive+0x2ce>
 8004190:	b14e      	cbz	r6, 80041a6 <HAL_SPI_TransmitReceive+0x2ce>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004192:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004194:	f831 3b02 	ldrh.w	r3, [r1], #2
 8004198:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 800419a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800419c:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800419e:	3b01      	subs	r3, #1
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80041a4:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041a6:	6893      	ldr	r3, [r2, #8]
 80041a8:	f013 0301 	ands.w	r3, r3, #1
 80041ac:	d00c      	beq.n	80041c8 <HAL_SPI_TransmitReceive+0x2f0>
 80041ae:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 80041b0:	b289      	uxth	r1, r1
 80041b2:	b149      	cbz	r1, 80041c8 <HAL_SPI_TransmitReceive+0x2f0>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80041b4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80041b6:	68d2      	ldr	r2, [r2, #12]
 80041b8:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 80041bc:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80041be:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80041c0:	3a01      	subs	r2, #1
 80041c2:	b292      	uxth	r2, r2
        txallowed = 1U;
 80041c4:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 80041c6:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80041c8:	f7fe fc38 	bl	8002a3c <HAL_GetTick>
 80041cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041ce:	1b40      	subs	r0, r0, r5
 80041d0:	4298      	cmp	r0, r3
 80041d2:	d3ce      	bcc.n	8004172 <HAL_SPI_TransmitReceive+0x29a>
 80041d4:	e75c      	b.n	8004090 <HAL_SPI_TransmitReceive+0x1b8>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80041d6:	2000      	movs	r0, #0
 80041d8:	e69a      	b.n	8003f10 <HAL_SPI_TransmitReceive+0x38>
 80041da:	bf00      	nop
 80041dc:	20000018 	.word	0x20000018
 80041e0:	165e9f81 	.word	0x165e9f81

080041e4 <HAL_SPI_Receive>:
{
 80041e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80041e8:	6846      	ldr	r6, [r0, #4]
 80041ea:	f5b6 7f82 	cmp.w	r6, #260	; 0x104
{
 80041ee:	b083      	sub	sp, #12
 80041f0:	4604      	mov	r4, r0
 80041f2:	4691      	mov	r9, r2
 80041f4:	461d      	mov	r5, r3
 80041f6:	4688      	mov	r8, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80041f8:	d06d      	beq.n	80042d6 <HAL_SPI_Receive+0xf2>
  __HAL_LOCK(hspi);
 80041fa:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d075      	beq.n	80042ee <HAL_SPI_Receive+0x10a>
 8004202:	2301      	movs	r3, #1
 8004204:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8004208:	f7fe fc18 	bl	8002a3c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800420c:	f894 7051 	ldrb.w	r7, [r4, #81]	; 0x51
 8004210:	2f01      	cmp	r7, #1
  tickstart = HAL_GetTick();
 8004212:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8004214:	b2f8      	uxtb	r0, r7
 8004216:	d009      	beq.n	800422c <HAL_SPI_Receive+0x48>
    errorcode = HAL_BUSY;
 8004218:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800421a:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800421c:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800421e:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004222:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8004226:	b003      	add	sp, #12
 8004228:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if ((pData == NULL) || (Size == 0U))
 800422c:	f1b8 0f00 	cmp.w	r8, #0
 8004230:	d0f3      	beq.n	800421a <HAL_SPI_Receive+0x36>
 8004232:	f1b9 0f00 	cmp.w	r9, #0
 8004236:	d0f0      	beq.n	800421a <HAL_SPI_Receive+0x36>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004238:	68a2      	ldr	r2, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 800423a:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800423c:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004240:	2304      	movs	r3, #4
 8004242:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004246:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800424a:	f04f 0300 	mov.w	r3, #0
 800424e:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 8004250:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004254:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004258:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800425c:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800425e:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004260:	86e3      	strh	r3, [r4, #54]	; 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004262:	d107      	bne.n	8004274 <HAL_SPI_Receive+0x90>
    __HAL_SPI_DISABLE(hspi);
 8004264:	680b      	ldr	r3, [r1, #0]
 8004266:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800426a:	600b      	str	r3, [r1, #0]
    SPI_1LINE_RX(hspi);
 800426c:	680b      	ldr	r3, [r1, #0]
 800426e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004272:	600b      	str	r3, [r1, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004274:	680a      	ldr	r2, [r1, #0]
 8004276:	0650      	lsls	r0, r2, #25
    __HAL_SPI_DISABLE(hspi);
 8004278:	460b      	mov	r3, r1
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800427a:	d403      	bmi.n	8004284 <HAL_SPI_Receive+0xa0>
    __HAL_SPI_ENABLE(hspi);
 800427c:	680a      	ldr	r2, [r1, #0]
 800427e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004282:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004284:	68e2      	ldr	r2, [r4, #12]
 8004286:	2a00      	cmp	r2, #0
 8004288:	d055      	beq.n	8004336 <HAL_SPI_Receive+0x152>
    while (hspi->RxXferCount > 0U)
 800428a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800428c:	b292      	uxth	r2, r2
 800428e:	b18a      	cbz	r2, 80042b4 <HAL_SPI_Receive+0xd0>
 8004290:	1c6a      	adds	r2, r5, #1
 8004292:	d13e      	bne.n	8004312 <HAL_SPI_Receive+0x12e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004294:	688b      	ldr	r3, [r1, #8]
 8004296:	07db      	lsls	r3, r3, #31
 8004298:	d545      	bpl.n	8004326 <HAL_SPI_Receive+0x142>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800429a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800429c:	68ca      	ldr	r2, [r1, #12]
 800429e:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->RxXferCount--;
 80042a2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80042a4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80042a6:	3a01      	subs	r2, #1
 80042a8:	b292      	uxth	r2, r2
 80042aa:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 80042ac:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1ef      	bne.n	8004294 <HAL_SPI_Receive+0xb0>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042b4:	6863      	ldr	r3, [r4, #4]
 80042b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042ba:	d074      	beq.n	80043a6 <HAL_SPI_Receive+0x1c2>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80042bc:	4633      	mov	r3, r6
 80042be:	462a      	mov	r2, r5
 80042c0:	2101      	movs	r1, #1
 80042c2:	4620      	mov	r0, r4
 80042c4:	f7ff fc24 	bl	8003b10 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80042c8:	2800      	cmp	r0, #0
 80042ca:	d17b      	bne.n	80043c4 <HAL_SPI_Receive+0x1e0>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80042ce:	3800      	subs	r0, #0
 80042d0:	bf18      	it	ne
 80042d2:	2001      	movne	r0, #1
error :
 80042d4:	e7a1      	b.n	800421a <HAL_SPI_Receive+0x36>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80042d6:	6883      	ldr	r3, [r0, #8]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d18e      	bne.n	80041fa <HAL_SPI_Receive+0x16>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80042dc:	2604      	movs	r6, #4
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80042de:	9500      	str	r5, [sp, #0]
 80042e0:	4613      	mov	r3, r2
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80042e2:	f880 6051 	strb.w	r6, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80042e6:	460a      	mov	r2, r1
 80042e8:	f7ff fdf6 	bl	8003ed8 <HAL_SPI_TransmitReceive>
 80042ec:	e79b      	b.n	8004226 <HAL_SPI_Receive+0x42>
  __HAL_LOCK(hspi);
 80042ee:	2002      	movs	r0, #2
}
 80042f0:	b003      	add	sp, #12
 80042f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042f6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 80042fe:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004300:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8004302:	3b01      	subs	r3, #1
 8004304:	b29b      	uxth	r3, r3
 8004306:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8004308:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800430a:	b29b      	uxth	r3, r3
 800430c:	2b00      	cmp	r3, #0
 800430e:	d0d1      	beq.n	80042b4 <HAL_SPI_Receive+0xd0>
 8004310:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004312:	689a      	ldr	r2, [r3, #8]
 8004314:	07d2      	lsls	r2, r2, #31
 8004316:	d4ee      	bmi.n	80042f6 <HAL_SPI_Receive+0x112>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004318:	f7fe fb90 	bl	8002a3c <HAL_GetTick>
 800431c:	1b80      	subs	r0, r0, r6
 800431e:	42a8      	cmp	r0, r5
 8004320:	d3f2      	bcc.n	8004308 <HAL_SPI_Receive+0x124>
          errorcode = HAL_TIMEOUT;
 8004322:	2003      	movs	r0, #3
 8004324:	e779      	b.n	800421a <HAL_SPI_Receive+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004326:	f7fe fb89 	bl	8002a3c <HAL_GetTick>
    while (hspi->RxXferCount > 0U)
 800432a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800432c:	b29b      	uxth	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d0c0      	beq.n	80042b4 <HAL_SPI_Receive+0xd0>
 8004332:	6821      	ldr	r1, [r4, #0]
 8004334:	e7ae      	b.n	8004294 <HAL_SPI_Receive+0xb0>
    while (hspi->RxXferCount > 0U)
 8004336:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8004338:	b292      	uxth	r2, r2
 800433a:	2a00      	cmp	r2, #0
 800433c:	d0ba      	beq.n	80042b4 <HAL_SPI_Receive+0xd0>
 800433e:	1c6f      	adds	r7, r5, #1
 8004340:	d00f      	beq.n	8004362 <HAL_SPI_Receive+0x17e>
 8004342:	e027      	b.n	8004394 <HAL_SPI_Receive+0x1b0>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004344:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004346:	7b1b      	ldrb	r3, [r3, #12]
 8004348:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 800434a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800434c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800434e:	3a01      	subs	r2, #1
 8004350:	b292      	uxth	r2, r2
 8004352:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8004354:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004356:	3101      	adds	r1, #1
    while (hspi->RxXferCount > 0U)
 8004358:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800435a:	63a1      	str	r1, [r4, #56]	; 0x38
    while (hspi->RxXferCount > 0U)
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0a9      	beq.n	80042b4 <HAL_SPI_Receive+0xd0>
 8004360:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004362:	689a      	ldr	r2, [r3, #8]
 8004364:	07d0      	lsls	r0, r2, #31
 8004366:	d4ed      	bmi.n	8004344 <HAL_SPI_Receive+0x160>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004368:	f7fe fb68 	bl	8002a3c <HAL_GetTick>
    while (hspi->RxXferCount > 0U)
 800436c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800436e:	b29b      	uxth	r3, r3
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1f5      	bne.n	8004360 <HAL_SPI_Receive+0x17c>
 8004374:	e79e      	b.n	80042b4 <HAL_SPI_Receive+0xd0>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004376:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004378:	7b1b      	ldrb	r3, [r3, #12]
 800437a:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 800437c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800437e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8004380:	3b01      	subs	r3, #1
 8004382:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004384:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 8004386:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004388:	63a2      	str	r2, [r4, #56]	; 0x38
    while (hspi->RxXferCount > 0U)
 800438a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800438c:	b29b      	uxth	r3, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	d090      	beq.n	80042b4 <HAL_SPI_Receive+0xd0>
 8004392:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004394:	689a      	ldr	r2, [r3, #8]
 8004396:	07d1      	lsls	r1, r2, #31
 8004398:	d4ed      	bmi.n	8004376 <HAL_SPI_Receive+0x192>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800439a:	f7fe fb4f 	bl	8002a3c <HAL_GetTick>
 800439e:	1b80      	subs	r0, r0, r6
 80043a0:	42a8      	cmp	r0, r5
 80043a2:	d3f2      	bcc.n	800438a <HAL_SPI_Receive+0x1a6>
 80043a4:	e7bd      	b.n	8004322 <HAL_SPI_Receive+0x13e>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043a6:	68a3      	ldr	r3, [r4, #8]
 80043a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043ac:	d020      	beq.n	80043f0 <HAL_SPI_Receive+0x20c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043b2:	d00e      	beq.n	80043d2 <HAL_SPI_Receive+0x1ee>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043b4:	4633      	mov	r3, r6
 80043b6:	462a      	mov	r2, r5
 80043b8:	2180      	movs	r1, #128	; 0x80
 80043ba:	4620      	mov	r0, r4
 80043bc:	f7ff fba8 	bl	8003b10 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80043c0:	2800      	cmp	r0, #0
 80043c2:	d083      	beq.n	80042cc <HAL_SPI_Receive+0xe8>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80043c6:	f043 0320 	orr.w	r3, r3, #32
 80043ca:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043cc:	2320      	movs	r3, #32
 80043ce:	6563      	str	r3, [r4, #84]	; 0x54
 80043d0:	e77c      	b.n	80042cc <HAL_SPI_Receive+0xe8>
    __HAL_SPI_DISABLE(hspi);
 80043d2:	6820      	ldr	r0, [r4, #0]
 80043d4:	6801      	ldr	r1, [r0, #0]
 80043d6:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 80043da:	6001      	str	r1, [r0, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80043dc:	4633      	mov	r3, r6
 80043de:	462a      	mov	r2, r5
 80043e0:	2101      	movs	r1, #1
 80043e2:	4620      	mov	r0, r4
 80043e4:	f7ff fb94 	bl	8003b10 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80043e8:	2800      	cmp	r0, #0
 80043ea:	f43f af6f 	beq.w	80042cc <HAL_SPI_Receive+0xe8>
 80043ee:	e7e9      	b.n	80043c4 <HAL_SPI_Receive+0x1e0>
    __HAL_SPI_DISABLE(hspi);
 80043f0:	6822      	ldr	r2, [r4, #0]
 80043f2:	6813      	ldr	r3, [r2, #0]
 80043f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043f8:	6013      	str	r3, [r2, #0]
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80043fa:	e7db      	b.n	80043b4 <HAL_SPI_Receive+0x1d0>

080043fc <HAL_SPI_GetState>:
  return hspi->State;
 80043fc:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop

08004404 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004404:	2800      	cmp	r0, #0
 8004406:	d076      	beq.n	80044f6 <HAL_TIM_Base_Init+0xf2>
{
 8004408:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800440a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800440e:	4604      	mov	r4, r0
 8004410:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004414:	2b00      	cmp	r3, #0
 8004416:	d055      	beq.n	80044c4 <HAL_TIM_Base_Init+0xc0>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004418:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800441a:	4938      	ldr	r1, [pc, #224]	; (80044fc <HAL_TIM_Base_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 800441c:	2302      	movs	r3, #2
 800441e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004422:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004424:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004426:	d052      	beq.n	80044ce <HAL_TIM_Base_Init+0xca>
 8004428:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800442c:	d021      	beq.n	8004472 <HAL_TIM_Base_Init+0x6e>
 800442e:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8004432:	428a      	cmp	r2, r1
 8004434:	d01d      	beq.n	8004472 <HAL_TIM_Base_Init+0x6e>
 8004436:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800443a:	428a      	cmp	r2, r1
 800443c:	d019      	beq.n	8004472 <HAL_TIM_Base_Init+0x6e>
 800443e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004442:	428a      	cmp	r2, r1
 8004444:	d015      	beq.n	8004472 <HAL_TIM_Base_Init+0x6e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004446:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800444a:	428a      	cmp	r2, r1
 800444c:	d015      	beq.n	800447a <HAL_TIM_Base_Init+0x76>
 800444e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004452:	428a      	cmp	r2, r1
 8004454:	d011      	beq.n	800447a <HAL_TIM_Base_Init+0x76>
 8004456:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800445a:	428a      	cmp	r2, r1
 800445c:	d00d      	beq.n	800447a <HAL_TIM_Base_Init+0x76>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800445e:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004460:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004462:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004464:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004468:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800446a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800446c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800446e:	6291      	str	r1, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004470:	e010      	b.n	8004494 <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8004472:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004474:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004478:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800447a:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800447c:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800447e:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004480:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004484:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004486:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800448a:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800448c:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800448e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004490:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004492:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004494:	2301      	movs	r3, #1
 8004496:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004498:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800449c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80044a0:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80044a4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80044a8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80044b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044b4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80044b8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80044bc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80044c0:	2000      	movs	r0, #0
}
 80044c2:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 80044c4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80044c8:	f7fe f8a8 	bl	800261c <HAL_TIM_Base_MspInit>
 80044cc:	e7a4      	b.n	8004418 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80044ce:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044d0:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044d2:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80044d8:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80044da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044de:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044e4:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80044e6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044e8:	68e3      	ldr	r3, [r4, #12]
 80044ea:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80044ec:	6863      	ldr	r3, [r4, #4]
 80044ee:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80044f0:	6963      	ldr	r3, [r4, #20]
 80044f2:	6313      	str	r3, [r2, #48]	; 0x30
 80044f4:	e7ce      	b.n	8004494 <HAL_TIM_Base_Init+0x90>
    return HAL_ERROR;
 80044f6:	2001      	movs	r0, #1
}
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	40010000 	.word	0x40010000

08004500 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8004500:	2800      	cmp	r0, #0
 8004502:	d076      	beq.n	80045f2 <HAL_TIM_OC_Init+0xf2>
{
 8004504:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004506:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800450a:	4604      	mov	r4, r0
 800450c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004510:	2b00      	cmp	r3, #0
 8004512:	d055      	beq.n	80045c0 <HAL_TIM_OC_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004514:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004516:	4938      	ldr	r1, [pc, #224]	; (80045f8 <HAL_TIM_OC_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004518:	2302      	movs	r3, #2
 800451a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800451e:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004520:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004522:	d052      	beq.n	80045ca <HAL_TIM_OC_Init+0xca>
 8004524:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8004528:	d021      	beq.n	800456e <HAL_TIM_OC_Init+0x6e>
 800452a:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 800452e:	428a      	cmp	r2, r1
 8004530:	d01d      	beq.n	800456e <HAL_TIM_OC_Init+0x6e>
 8004532:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004536:	428a      	cmp	r2, r1
 8004538:	d019      	beq.n	800456e <HAL_TIM_OC_Init+0x6e>
 800453a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800453e:	428a      	cmp	r2, r1
 8004540:	d015      	beq.n	800456e <HAL_TIM_OC_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004542:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8004546:	428a      	cmp	r2, r1
 8004548:	d015      	beq.n	8004576 <HAL_TIM_OC_Init+0x76>
 800454a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800454e:	428a      	cmp	r2, r1
 8004550:	d011      	beq.n	8004576 <HAL_TIM_OC_Init+0x76>
 8004552:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004556:	428a      	cmp	r2, r1
 8004558:	d00d      	beq.n	8004576 <HAL_TIM_OC_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800455a:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800455c:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800455e:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004560:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004564:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004566:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004568:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800456a:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800456c:	e010      	b.n	8004590 <HAL_TIM_OC_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 800456e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004570:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004574:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004576:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004578:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800457a:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800457c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004580:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004582:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004586:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8004588:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800458a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800458c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800458e:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8004590:	2301      	movs	r3, #1
 8004592:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004594:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004598:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800459c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80045a0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80045a4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80045ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045b0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80045b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80045b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80045bc:	2000      	movs	r0, #0
}
 80045be:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 80045c0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 80045c4:	f7fe f86e 	bl	80026a4 <HAL_TIM_OC_MspInit>
 80045c8:	e7a4      	b.n	8004514 <HAL_TIM_OC_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80045ca:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045cc:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045ce:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80045d4:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80045d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045da:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045e0:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80045e2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045e4:	68e3      	ldr	r3, [r4, #12]
 80045e6:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80045e8:	6863      	ldr	r3, [r4, #4]
 80045ea:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80045ec:	6963      	ldr	r3, [r4, #20]
 80045ee:	6313      	str	r3, [r2, #48]	; 0x30
 80045f0:	e7ce      	b.n	8004590 <HAL_TIM_OC_Init+0x90>
    return HAL_ERROR;
 80045f2:	2001      	movs	r0, #1
}
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	40010000 	.word	0x40010000

080045fc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80045fc:	2800      	cmp	r0, #0
 80045fe:	d076      	beq.n	80046ee <HAL_TIM_PWM_Init+0xf2>
{
 8004600:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004602:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004606:	4604      	mov	r4, r0
 8004608:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800460c:	2b00      	cmp	r3, #0
 800460e:	d055      	beq.n	80046bc <HAL_TIM_PWM_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004610:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004612:	4938      	ldr	r1, [pc, #224]	; (80046f4 <HAL_TIM_PWM_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004614:	2302      	movs	r3, #2
 8004616:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800461a:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 800461c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800461e:	d052      	beq.n	80046c6 <HAL_TIM_PWM_Init+0xca>
 8004620:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8004624:	d021      	beq.n	800466a <HAL_TIM_PWM_Init+0x6e>
 8004626:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 800462a:	428a      	cmp	r2, r1
 800462c:	d01d      	beq.n	800466a <HAL_TIM_PWM_Init+0x6e>
 800462e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004632:	428a      	cmp	r2, r1
 8004634:	d019      	beq.n	800466a <HAL_TIM_PWM_Init+0x6e>
 8004636:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800463a:	428a      	cmp	r2, r1
 800463c:	d015      	beq.n	800466a <HAL_TIM_PWM_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800463e:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8004642:	428a      	cmp	r2, r1
 8004644:	d015      	beq.n	8004672 <HAL_TIM_PWM_Init+0x76>
 8004646:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800464a:	428a      	cmp	r2, r1
 800464c:	d011      	beq.n	8004672 <HAL_TIM_PWM_Init+0x76>
 800464e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004652:	428a      	cmp	r2, r1
 8004654:	d00d      	beq.n	8004672 <HAL_TIM_PWM_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004656:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004658:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800465a:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800465c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004660:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004662:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004664:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004666:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004668:	e010      	b.n	800468c <HAL_TIM_PWM_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 800466a:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800466c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004670:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004672:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004674:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004676:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004678:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800467c:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800467e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004682:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8004684:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8004686:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004688:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800468a:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800468c:	2301      	movs	r3, #1
 800468e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004690:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004694:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004698:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800469c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80046a0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80046a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046ac:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80046b0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80046b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80046b8:	2000      	movs	r0, #0
}
 80046ba:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 80046bc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80046c0:	f7fd ffc4 	bl	800264c <HAL_TIM_PWM_MspInit>
 80046c4:	e7a4      	b.n	8004610 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80046c6:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046c8:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046ca:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80046d0:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80046d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046d6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046dc:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80046de:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046e0:	68e3      	ldr	r3, [r4, #12]
 80046e2:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80046e4:	6863      	ldr	r3, [r4, #4]
 80046e6:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80046e8:	6963      	ldr	r3, [r4, #20]
 80046ea:	6313      	str	r3, [r2, #48]	; 0x30
 80046ec:	e7ce      	b.n	800468c <HAL_TIM_PWM_Init+0x90>
    return HAL_ERROR;
 80046ee:	2001      	movs	r0, #1
}
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	40010000 	.word	0x40010000

080046f8 <HAL_TIM_PWM_Start>:
 80046f8:	2900      	cmp	r1, #0
 80046fa:	d136      	bne.n	800476a <HAL_TIM_PWM_Start+0x72>
 80046fc:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8004700:	2b01      	cmp	r3, #1
 8004702:	d13a      	bne.n	800477a <HAL_TIM_PWM_Start+0x82>
 8004704:	2302      	movs	r3, #2
 8004706:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 800470a:	6803      	ldr	r3, [r0, #0]
 800470c:	2201      	movs	r2, #1
 800470e:	6a18      	ldr	r0, [r3, #32]
 8004710:	f001 011f 	and.w	r1, r1, #31
 8004714:	fa02 f101 	lsl.w	r1, r2, r1
 8004718:	ea20 0001 	bic.w	r0, r0, r1
 800471c:	b410      	push	{r4}
 800471e:	6218      	str	r0, [r3, #32]
 8004720:	6a1a      	ldr	r2, [r3, #32]
 8004722:	4c27      	ldr	r4, [pc, #156]	; (80047c0 <HAL_TIM_PWM_Start+0xc8>)
 8004724:	4311      	orrs	r1, r2
 8004726:	42a3      	cmp	r3, r4
 8004728:	6219      	str	r1, [r3, #32]
 800472a:	d02c      	beq.n	8004786 <HAL_TIM_PWM_Start+0x8e>
 800472c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004730:	d00e      	beq.n	8004750 <HAL_TIM_PWM_Start+0x58>
 8004732:	4a24      	ldr	r2, [pc, #144]	; (80047c4 <HAL_TIM_PWM_Start+0xcc>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d00b      	beq.n	8004750 <HAL_TIM_PWM_Start+0x58>
 8004738:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800473c:	4293      	cmp	r3, r2
 800473e:	d007      	beq.n	8004750 <HAL_TIM_PWM_Start+0x58>
 8004740:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004744:	4293      	cmp	r3, r2
 8004746:	d003      	beq.n	8004750 <HAL_TIM_PWM_Start+0x58>
 8004748:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800474c:	4293      	cmp	r3, r2
 800474e:	d104      	bne.n	800475a <HAL_TIM_PWM_Start+0x62>
 8004750:	689a      	ldr	r2, [r3, #8]
 8004752:	f002 0207 	and.w	r2, r2, #7
 8004756:	2a06      	cmp	r2, #6
 8004758:	d01e      	beq.n	8004798 <HAL_TIM_PWM_Start+0xa0>
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004760:	f042 0201 	orr.w	r2, r2, #1
 8004764:	2000      	movs	r0, #0
 8004766:	601a      	str	r2, [r3, #0]
 8004768:	4770      	bx	lr
 800476a:	2904      	cmp	r1, #4
 800476c:	d018      	beq.n	80047a0 <HAL_TIM_PWM_Start+0xa8>
 800476e:	2908      	cmp	r1, #8
 8004770:	d01e      	beq.n	80047b0 <HAL_TIM_PWM_Start+0xb8>
 8004772:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004776:	2b01      	cmp	r3, #1
 8004778:	d001      	beq.n	800477e <HAL_TIM_PWM_Start+0x86>
 800477a:	2001      	movs	r0, #1
 800477c:	4770      	bx	lr
 800477e:	2302      	movs	r3, #2
 8004780:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8004784:	e7c1      	b.n	800470a <HAL_TIM_PWM_Start+0x12>
 8004786:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004788:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800478c:	645a      	str	r2, [r3, #68]	; 0x44
 800478e:	689a      	ldr	r2, [r3, #8]
 8004790:	f002 0207 	and.w	r2, r2, #7
 8004794:	2a06      	cmp	r2, #6
 8004796:	d1e0      	bne.n	800475a <HAL_TIM_PWM_Start+0x62>
 8004798:	2000      	movs	r0, #0
 800479a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800479e:	4770      	bx	lr
 80047a0:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d1e8      	bne.n	800477a <HAL_TIM_PWM_Start+0x82>
 80047a8:	2302      	movs	r3, #2
 80047aa:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 80047ae:	e7ac      	b.n	800470a <HAL_TIM_PWM_Start+0x12>
 80047b0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d1e0      	bne.n	800477a <HAL_TIM_PWM_Start+0x82>
 80047b8:	2302      	movs	r3, #2
 80047ba:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80047be:	e7a4      	b.n	800470a <HAL_TIM_PWM_Start+0x12>
 80047c0:	40010000 	.word	0x40010000
 80047c4:	40000400 	.word	0x40000400

080047c8 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 80047c8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	f000 809a 	beq.w	8004906 <HAL_TIM_OC_ConfigChannel+0x13e>
 80047d2:	2301      	movs	r3, #1
{
 80047d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80047d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80047da:	2a0c      	cmp	r2, #12
 80047dc:	d808      	bhi.n	80047f0 <HAL_TIM_OC_ConfigChannel+0x28>
 80047de:	e8df f002 	tbb	[pc, r2]
 80047e2:	072f      	.short	0x072f
 80047e4:	07500707 	.word	0x07500707
 80047e8:	07710707 	.word	0x07710707
 80047ec:	0707      	.short	0x0707
 80047ee:	0d          	.byte	0x0d
 80047ef:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 80047f0:	2200      	movs	r2, #0
  __HAL_LOCK(htim);
 80047f2:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80047f4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047fc:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047fe:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004802:	6a13      	ldr	r3, [r2, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004804:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004806:	4e5a      	ldr	r6, [pc, #360]	; (8004970 <HAL_TIM_OC_ConfigChannel+0x1a8>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004808:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800480c:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 800480e:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8004810:	6853      	ldr	r3, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8004812:	69d5      	ldr	r5, [r2, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8004814:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004818:	f425 45e6 	bic.w	r5, r5, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800481c:	42b2      	cmp	r2, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800481e:	ea44 340c 	orr.w	r4, r4, ip, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004822:	ea45 2507 	orr.w	r5, r5, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004826:	f000 808e 	beq.w	8004946 <HAL_TIM_OC_ConfigChannel+0x17e>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800482a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800482c:	6053      	str	r3, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 800482e:	61d5      	str	r5, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004830:	6411      	str	r1, [r2, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004832:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8004834:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004836:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8004838:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 800483c:	4618      	mov	r0, r3
 800483e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004840:	6802      	ldr	r2, [r0, #0]
  tmpccer |= OC_Config->OCPolarity;
 8004842:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004846:	6a13      	ldr	r3, [r2, #32]
  tmpccmrx |= OC_Config->OCMode;
 8004848:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800484a:	4e49      	ldr	r6, [pc, #292]	; (8004970 <HAL_TIM_OC_ConfigChannel+0x1a8>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800484c:	f023 0301 	bic.w	r3, r3, #1
 8004850:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 8004852:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8004854:	6853      	ldr	r3, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8004856:	6995      	ldr	r5, [r2, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8004858:	f024 0402 	bic.w	r4, r4, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800485c:	f025 0573 	bic.w	r5, r5, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004860:	42b2      	cmp	r2, r6
  tmpccer |= OC_Config->OCPolarity;
 8004862:	ea44 040e 	orr.w	r4, r4, lr
  tmpccmrx |= OC_Config->OCMode;
 8004866:	ea45 0507 	orr.w	r5, r5, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800486a:	d04f      	beq.n	800490c <HAL_TIM_OC_ConfigChannel+0x144>
  TIMx->CCR1 = OC_Config->Pulse;
 800486c:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800486e:	6053      	str	r3, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004870:	6195      	str	r5, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8004872:	6351      	str	r1, [r2, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8004874:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8004876:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004878:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800487a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 800487e:	4618      	mov	r0, r3
 8004880:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004882:	6802      	ldr	r2, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004884:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004888:	6a15      	ldr	r5, [r2, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800488a:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800488c:	4e38      	ldr	r6, [pc, #224]	; (8004970 <HAL_TIM_OC_ConfigChannel+0x1a8>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800488e:	f025 0510 	bic.w	r5, r5, #16
 8004892:	6215      	str	r5, [r2, #32]
  tmpccer = TIMx->CCER;
 8004894:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8004896:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8004898:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800489a:	f024 0420 	bic.w	r4, r4, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800489e:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048a2:	42b2      	cmp	r2, r6
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048a4:	ea44 140e 	orr.w	r4, r4, lr, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048a8:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048ac:	d03c      	beq.n	8004928 <HAL_TIM_OC_ConfigChannel+0x160>
  TIMx->CCR2 = OC_Config->Pulse;
 80048ae:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80048b0:	6055      	str	r5, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 80048b2:	6197      	str	r7, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80048b4:	6391      	str	r1, [r2, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80048b6:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 80048b8:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 80048ba:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 80048bc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048c4:	6802      	ldr	r2, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80048c6:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048ca:	6a15      	ldr	r5, [r2, #32]
  tmpccmrx |= OC_Config->OCMode;
 80048cc:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80048ce:	4e28      	ldr	r6, [pc, #160]	; (8004970 <HAL_TIM_OC_ConfigChannel+0x1a8>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048d0:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 80048d4:	6215      	str	r5, [r2, #32]
  tmpccer = TIMx->CCER;
 80048d6:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80048d8:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 80048da:	69d3      	ldr	r3, [r2, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 80048dc:	f424 7400 	bic.w	r4, r4, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80048e0:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80048e4:	42b2      	cmp	r2, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80048e6:	ea44 240e 	orr.w	r4, r4, lr, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 80048ea:	ea47 0703 	orr.w	r7, r7, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80048ee:	d030      	beq.n	8004952 <HAL_TIM_OC_ConfigChannel+0x18a>
  TIMx->CCR3 = OC_Config->Pulse;
 80048f0:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80048f2:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 80048f4:	61d7      	str	r7, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80048f6:	63d1      	str	r1, [r2, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80048f8:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 80048fa:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 80048fc:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 80048fe:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8004902:	4618      	mov	r0, r3
 8004904:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8004906:	2302      	movs	r3, #2
}
 8004908:	4618      	mov	r0, r3
 800490a:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800490c:	f423 7c40 	bic.w	ip, r3, #768	; 0x300
    tmpccer |= OC_Config->OCNPolarity;
 8004910:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8004912:	698e      	ldr	r6, [r1, #24]
 8004914:	694b      	ldr	r3, [r1, #20]
    tmpccer &= ~TIM_CCER_CC1NP;
 8004916:	f024 0408 	bic.w	r4, r4, #8
    tmpccer |= OC_Config->OCNPolarity;
 800491a:	433c      	orrs	r4, r7
    tmpcr2 |= OC_Config->OCNIdleState;
 800491c:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800491e:	f024 0404 	bic.w	r4, r4, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8004922:	ea43 030c 	orr.w	r3, r3, ip
 8004926:	e7a1      	b.n	800486c <HAL_TIM_OC_ConfigChannel+0xa4>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004928:	e9d1 3605 	ldrd	r3, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800492c:	f425 6c40 	bic.w	ip, r5, #3072	; 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004930:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004932:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004936:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800493a:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800493c:	f024 0440 	bic.w	r4, r4, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004940:	ea4c 0583 	orr.w	r5, ip, r3, lsl #2
 8004944:	e7b3      	b.n	80048ae <HAL_TIM_OC_ConfigChannel+0xe6>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004946:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004948:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800494c:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 8004950:	e76b      	b.n	800482a <HAL_TIM_OC_ConfigChannel+0x62>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004952:	e9d1 3605 	ldrd	r3, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004956:	f425 5c40 	bic.w	ip, r5, #12288	; 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800495a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800495c:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004960:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004964:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8004966:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800496a:	ea4c 1503 	orr.w	r5, ip, r3, lsl #4
 800496e:	e7bf      	b.n	80048f0 <HAL_TIM_OC_ConfigChannel+0x128>
 8004970:	40010000 	.word	0x40010000

08004974 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8004974:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004978:	2b01      	cmp	r3, #1
 800497a:	f000 80d4 	beq.w	8004b26 <HAL_TIM_PWM_ConfigChannel+0x1b2>
 800497e:	2301      	movs	r3, #1
{
 8004980:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8004982:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8004986:	2a0c      	cmp	r2, #12
 8004988:	d808      	bhi.n	800499c <HAL_TIM_PWM_ConfigChannel+0x28>
 800498a:	e8df f002 	tbb	[pc, r2]
 800498e:	073e      	.short	0x073e
 8004990:	076d0707 	.word	0x076d0707
 8004994:	079d0707 	.word	0x079d0707
 8004998:	0707      	.short	0x0707
 800499a:	0d          	.byte	0x0d
 800499b:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 800499c:	2200      	movs	r2, #0
  __HAL_LOCK(htim);
 800499e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80049a0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049a8:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049aa:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049ac:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049ae:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049b0:	f8df c1dc 	ldr.w	ip, [pc, #476]	; 8004b90 <HAL_TIM_PWM_ConfigChannel+0x21c>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049b4:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 80049b8:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 80049ba:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80049bc:	f8d3 e004 	ldr.w	lr, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80049c0:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 80049c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049c6:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ca:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049cc:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049d0:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d4:	f000 80c7 	beq.w	8004b66 <HAL_TIM_PWM_ConfigChannel+0x1f2>
  TIMx->CCR4 = OC_Config->Pulse;
 80049d8:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80049da:	f8c3 e004 	str.w	lr, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80049de:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80049e0:	641d      	str	r5, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 80049e2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049e4:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049e6:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049e8:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 80049ec:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049ee:	69d9      	ldr	r1, [r3, #28]
 80049f0:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80049f4:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049f6:	69da      	ldr	r2, [r3, #28]
 80049f8:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 80049fc:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80049fe:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004a00:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8004a02:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a0a:	6803      	ldr	r3, [r0, #0]
  tmpccer |= OC_Config->OCPolarity;
 8004a0c:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a10:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8004a12:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a14:	4e5e      	ldr	r6, [pc, #376]	; (8004b90 <HAL_TIM_PWM_ConfigChannel+0x21c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a16:	f025 0501 	bic.w	r5, r5, #1
 8004a1a:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8004a1c:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004a1e:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8004a22:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8004a24:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a28:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a2c:	42b3      	cmp	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 8004a2e:	ea42 020e 	orr.w	r2, r2, lr
  tmpccmrx |= OC_Config->OCMode;
 8004a32:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a36:	d079      	beq.n	8004b2c <HAL_TIM_PWM_ConfigChannel+0x1b8>
  TIMx->CCR1 = OC_Config->Pulse;
 8004a38:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004a3a:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004a3e:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8004a40:	635d      	str	r5, [r3, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8004a42:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a44:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a46:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a48:	f044 0408 	orr.w	r4, r4, #8
 8004a4c:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a4e:	6999      	ldr	r1, [r3, #24]
 8004a50:	f021 0104 	bic.w	r1, r1, #4
 8004a54:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a56:	699a      	ldr	r2, [r3, #24]
 8004a58:	432a      	orrs	r2, r5
 8004a5a:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8004a5c:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004a5e:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8004a60:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a68:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a6a:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a6c:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a6e:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a70:	f8df e11c 	ldr.w	lr, [pc, #284]	; 8004b90 <HAL_TIM_PWM_ConfigChannel+0x21c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a74:	f025 0510 	bic.w	r5, r5, #16
 8004a78:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8004a7a:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004a7c:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8004a80:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8004a82:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a86:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a8a:	4573      	cmp	r3, lr
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a8c:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a90:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a94:	d058      	beq.n	8004b48 <HAL_TIM_PWM_ConfigChannel+0x1d4>
  TIMx->CCR2 = OC_Config->Pulse;
 8004a96:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004a98:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004a9c:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004a9e:	639d      	str	r5, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004aa0:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004aa2:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004aa4:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004aa6:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8004aaa:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004aac:	6999      	ldr	r1, [r3, #24]
 8004aae:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004ab2:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ab4:	699a      	ldr	r2, [r3, #24]
 8004ab6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8004aba:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8004abc:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004abe:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8004ac0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ac8:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004aca:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004acc:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8004ace:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ad0:	f8df e0bc 	ldr.w	lr, [pc, #188]	; 8004b90 <HAL_TIM_PWM_ConfigChannel+0x21c>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ad4:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8004ad8:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8004ada:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004adc:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004ae0:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8004ae2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ae6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004aea:	4573      	cmp	r3, lr
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004aec:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8004af0:	ea44 0406 	orr.w	r4, r4, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004af4:	d03d      	beq.n	8004b72 <HAL_TIM_PWM_ConfigChannel+0x1fe>
  TIMx->CCR3 = OC_Config->Pulse;
 8004af6:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004af8:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004afc:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004afe:	63dd      	str	r5, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8004b00:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b02:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b04:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b06:	f044 0408 	orr.w	r4, r4, #8
 8004b0a:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b0c:	69d9      	ldr	r1, [r3, #28]
 8004b0e:	f021 0104 	bic.w	r1, r1, #4
 8004b12:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b14:	69da      	ldr	r2, [r3, #28]
 8004b16:	432a      	orrs	r2, r5
 8004b18:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8004b1a:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004b1c:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8004b1e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8004b26:	2302      	movs	r3, #2
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	4770      	bx	lr
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b2c:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpccer |= OC_Config->OCNPolarity;
 8004b30:	68cf      	ldr	r7, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b32:	f022 0208 	bic.w	r2, r2, #8
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b36:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    tmpccer |= OC_Config->OCNPolarity;
 8004b3a:	433a      	orrs	r2, r7
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b3c:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b3e:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b42:	ea45 0c0c 	orr.w	ip, r5, ip
 8004b46:	e777      	b.n	8004a38 <HAL_TIM_PWM_ConfigChannel+0xc4>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b48:	e9d1 7505 	ldrd	r7, r5, [r1, #20]
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b4c:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b4e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b52:	f42c 6c40 	bic.w	ip, ip, #3072	; 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b56:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b5a:	433d      	orrs	r5, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b60:	ea4c 0c85 	orr.w	ip, ip, r5, lsl #2
 8004b64:	e797      	b.n	8004a96 <HAL_TIM_PWM_ConfigChannel+0x122>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b66:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b68:	f42e 4e80 	bic.w	lr, lr, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b6c:	ea4e 1e85 	orr.w	lr, lr, r5, lsl #6
 8004b70:	e732      	b.n	80049d8 <HAL_TIM_PWM_ConfigChannel+0x64>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b72:	e9d1 7505 	ldrd	r7, r5, [r1, #20]
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b76:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b7c:	f42c 5c40 	bic.w	ip, ip, #12288	; 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b80:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b84:	433d      	orrs	r5, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b8a:	ea4c 1c05 	orr.w	ip, ip, r5, lsl #4
 8004b8e:	e7b2      	b.n	8004af6 <HAL_TIM_PWM_ConfigChannel+0x182>
 8004b90:	40010000 	.word	0x40010000

08004b94 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004b94:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d075      	beq.n	8004c88 <HAL_TIM_ConfigClockSource+0xf4>
 8004b9c:	4602      	mov	r2, r0
{
 8004b9e:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba0:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8004ba2:	6814      	ldr	r4, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba4:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 8004ba8:	2001      	movs	r0, #1
 8004baa:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8004bae:	68a5      	ldr	r5, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8004bb0:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bb2:	f425 457f 	bic.w	r5, r5, #65280	; 0xff00
 8004bb6:	f025 0577 	bic.w	r5, r5, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 8004bba:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8004bbc:	60a5      	str	r5, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8004bbe:	d065      	beq.n	8004c8c <HAL_TIM_ConfigClockSource+0xf8>
 8004bc0:	d824      	bhi.n	8004c0c <HAL_TIM_ConfigClockSource+0x78>
 8004bc2:	2b40      	cmp	r3, #64	; 0x40
 8004bc4:	d07c      	beq.n	8004cc0 <HAL_TIM_ConfigClockSource+0x12c>
 8004bc6:	d94b      	bls.n	8004c60 <HAL_TIM_ConfigClockSource+0xcc>
 8004bc8:	2b50      	cmp	r3, #80	; 0x50
 8004bca:	d117      	bne.n	8004bfc <HAL_TIM_ConfigClockSource+0x68>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bcc:	6a25      	ldr	r5, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bce:	6a26      	ldr	r6, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bd0:	6848      	ldr	r0, [r1, #4]
 8004bd2:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bd4:	f026 0601 	bic.w	r6, r6, #1
 8004bd8:	6226      	str	r6, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bda:	69a3      	ldr	r3, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bdc:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004be0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8004be4:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004be6:	ea43 1307 	orr.w	r3, r3, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004bea:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004bec:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004bee:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004bf4:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bf8:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004bfa:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004bfc:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8004bfe:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004c00:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004c04:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8004c08:	bcf0      	pop	{r4, r5, r6, r7}
 8004c0a:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8004c0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c10:	d038      	beq.n	8004c84 <HAL_TIM_ConfigClockSource+0xf0>
 8004c12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c16:	d110      	bne.n	8004c3a <HAL_TIM_ConfigClockSource+0xa6>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c18:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8004c1c:	68c8      	ldr	r0, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8004c1e:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c20:	432b      	orrs	r3, r5
 8004c22:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c26:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c2a:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c2c:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c2e:	68a3      	ldr	r3, [r4, #8]
 8004c30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c34:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004c36:	2000      	movs	r0, #0
      break;
 8004c38:	e7e0      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8004c3a:	2b70      	cmp	r3, #112	; 0x70
 8004c3c:	d1de      	bne.n	8004bfc <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c3e:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8004c42:	68c8      	ldr	r0, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8004c44:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c46:	432b      	orrs	r3, r5
 8004c48:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c4c:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c50:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8004c52:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8004c54:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c56:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8004c5a:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004c5c:	2000      	movs	r0, #0
      break;
 8004c5e:	e7cd      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8004c60:	2b20      	cmp	r3, #32
 8004c62:	d002      	beq.n	8004c6a <HAL_TIM_ConfigClockSource+0xd6>
 8004c64:	d90a      	bls.n	8004c7c <HAL_TIM_ConfigClockSource+0xe8>
 8004c66:	2b30      	cmp	r3, #48	; 0x30
 8004c68:	d1c8      	bne.n	8004bfc <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 8004c6a:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c6c:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c70:	430b      	orrs	r3, r1
 8004c72:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8004c76:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004c78:	2000      	movs	r0, #0
}
 8004c7a:	e7bf      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8004c7c:	f033 0110 	bics.w	r1, r3, #16
 8004c80:	d1bc      	bne.n	8004bfc <HAL_TIM_ConfigClockSource+0x68>
 8004c82:	e7f2      	b.n	8004c6a <HAL_TIM_ConfigClockSource+0xd6>
  HAL_StatusTypeDef status = HAL_OK;
 8004c84:	2000      	movs	r0, #0
 8004c86:	e7b9      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x68>
  __HAL_LOCK(htim);
 8004c88:	2002      	movs	r0, #2
}
 8004c8a:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c8c:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c8e:	684d      	ldr	r5, [r1, #4]
 8004c90:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c92:	f020 0010 	bic.w	r0, r0, #16
 8004c96:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c98:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 8004c9a:	6a23      	ldr	r3, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c9c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ca0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ca4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ca8:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004cac:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8004cae:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8004cb0:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cb6:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8004cba:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004cbc:	2000      	movs	r0, #0
}
 8004cbe:	e79d      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x68>
  tmpccer = TIMx->CCER;
 8004cc0:	6a25      	ldr	r5, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cc2:	6a26      	ldr	r6, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cc4:	6848      	ldr	r0, [r1, #4]
 8004cc6:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cc8:	f026 0601 	bic.w	r6, r6, #1
 8004ccc:	6226      	str	r6, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cce:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cd0:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8004cd8:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cda:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004cde:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004ce0:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8004ce2:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ce4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ce8:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8004cec:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004cee:	2000      	movs	r0, #0
}
 8004cf0:	e784      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x68>
 8004cf2:	bf00      	nop

08004cf4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cf4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d02e      	beq.n	8004d5a <HAL_TIMEx_MasterConfigSynchronization+0x66>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cfc:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004cfe:	2202      	movs	r2, #2
{
 8004d00:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8004d02:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8004d06:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d08:	680c      	ldr	r4, [r1, #0]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d0a:	4d15      	ldr	r5, [pc, #84]	; (8004d60 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d0c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d10:	4322      	orrs	r2, r4
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d12:	42ab      	cmp	r3, r5
  tmpsmcr = htim->Instance->SMCR;
 8004d14:	689c      	ldr	r4, [r3, #8]
  htim->Instance->CR2 = tmpcr2;
 8004d16:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d18:	d011      	beq.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8004d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d1e:	d00e      	beq.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8004d20:	4a10      	ldr	r2, [pc, #64]	; (8004d64 <HAL_TIMEx_MasterConfigSynchronization+0x70>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d00b      	beq.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8004d26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d007      	beq.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8004d2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d003      	beq.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8004d36:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d104      	bne.n	8004d48 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d3e:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d40:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d44:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d46:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8004d48:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004d50:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8004d54:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8004d56:	4618      	mov	r0, r3
}
 8004d58:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004d5a:	2002      	movs	r0, #2
}
 8004d5c:	4770      	bx	lr
 8004d5e:	bf00      	nop
 8004d60:	40010000 	.word	0x40010000
 8004d64:	40000400 	.word	0x40000400

08004d68 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d68:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d022      	beq.n	8004db6 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
{
 8004d70:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004d72:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8004d76:	4604      	mov	r4, r0
 8004d78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d7c:	e9d1 2000 	ldrd	r2, r0, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004d80:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004d82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d86:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d8c:	e9d1 5004 	ldrd	r5, r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d90:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004d92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d96:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004d9c:	69c9      	ldr	r1, [r1, #28]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004d9e:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004da0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004da2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004da6:	430b      	orrs	r3, r1

  __HAL_UNLOCK(htim);
 8004da8:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8004daa:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8004dac:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c

  return HAL_OK;
 8004db0:	4608      	mov	r0, r1
}
 8004db2:	bc30      	pop	{r4, r5}
 8004db4:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004db6:	2002      	movs	r0, #2
}
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop

08004dbc <HAL_HalfDuplex_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dbc:	2800      	cmp	r0, #0
 8004dbe:	f000 8094 	beq.w	8004eea <HAL_HalfDuplex_Init+0x12e>
{
 8004dc2:	b570      	push	{r4, r5, r6, lr}
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dc4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004dc8:	4604      	mov	r4, r0
 8004dca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f000 8086 	beq.w	8004ee0 <HAL_HalfDuplex_Init+0x124>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004dd4:	6823      	ldr	r3, [r4, #0]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004dd6:	6926      	ldr	r6, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8004dd8:	2224      	movs	r2, #36	; 0x24
 8004dda:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8004dde:	68d8      	ldr	r0, [r3, #12]
 8004de0:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004de4:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8004de8:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dea:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004dec:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dee:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8004df2:	4329      	orrs	r1, r5
 8004df4:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 8004df6:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004df8:	6965      	ldr	r5, [r4, #20]
 8004dfa:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1,
 8004dfc:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e00:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8004e02:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e06:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8004e08:	430a      	orrs	r2, r1
 8004e0a:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e0c:	695a      	ldr	r2, [r3, #20]
 8004e0e:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e10:	4937      	ldr	r1, [pc, #220]	; (8004ef0 <HAL_HalfDuplex_Init+0x134>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e12:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004e16:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e18:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e1a:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e1c:	d039      	beq.n	8004e92 <HAL_HalfDuplex_Init+0xd6>
 8004e1e:	4a35      	ldr	r2, [pc, #212]	; (8004ef4 <HAL_HalfDuplex_Init+0x138>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d036      	beq.n	8004e92 <HAL_HalfDuplex_Init+0xd6>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e24:	f7fe fe54 	bl	8003ad0 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e28:	69e3      	ldr	r3, [r4, #28]
 8004e2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e2e:	d036      	beq.n	8004e9e <HAL_HalfDuplex_Init+0xe2>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e30:	6863      	ldr	r3, [r4, #4]
 8004e32:	4e31      	ldr	r6, [pc, #196]	; (8004ef8 <HAL_HalfDuplex_Init+0x13c>)
 8004e34:	2119      	movs	r1, #25
 8004e36:	009a      	lsls	r2, r3, #2
 8004e38:	fba0 0101 	umull	r0, r1, r0, r1
 8004e3c:	0f9b      	lsrs	r3, r3, #30
 8004e3e:	f7fb ff0b 	bl	8000c58 <__aeabi_uldivmod>
 8004e42:	fba6 2500 	umull	r2, r5, r6, r0
 8004e46:	096d      	lsrs	r5, r5, #5
 8004e48:	2164      	movs	r1, #100	; 0x64
 8004e4a:	fb01 0215 	mls	r2, r1, r5, r0
 8004e4e:	0112      	lsls	r2, r2, #4
 8004e50:	3232      	adds	r2, #50	; 0x32
 8004e52:	6823      	ldr	r3, [r4, #0]
 8004e54:	fba6 1202 	umull	r1, r2, r6, r2
 8004e58:	012d      	lsls	r5, r5, #4
 8004e5a:	eb05 1252 	add.w	r2, r5, r2, lsr #5
 8004e5e:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e60:	691a      	ldr	r2, [r3, #16]
 8004e62:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e66:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8004e68:	695a      	ldr	r2, [r3, #20]
 8004e6a:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8004e6e:	615a      	str	r2, [r3, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004e70:	695a      	ldr	r2, [r3, #20]
 8004e72:	f042 0208 	orr.w	r2, r2, #8
 8004e76:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8004e78:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e7a:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8004e7c:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8004e7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e82:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e84:	6425      	str	r5, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004e86:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004e8a:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  return HAL_OK;
 8004e8e:	4628      	mov	r0, r5
}
 8004e90:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e92:	f7fe fe2d 	bl	8003af0 <HAL_RCC_GetPCLK2Freq>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e96:	69e3      	ldr	r3, [r4, #28]
 8004e98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e9c:	d1c8      	bne.n	8004e30 <HAL_HalfDuplex_Init+0x74>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e9e:	6862      	ldr	r2, [r4, #4]
 8004ea0:	4e15      	ldr	r6, [pc, #84]	; (8004ef8 <HAL_HalfDuplex_Init+0x13c>)
 8004ea2:	1892      	adds	r2, r2, r2
 8004ea4:	f04f 0300 	mov.w	r3, #0
 8004ea8:	f04f 0119 	mov.w	r1, #25
 8004eac:	415b      	adcs	r3, r3
 8004eae:	fba0 0101 	umull	r0, r1, r0, r1
 8004eb2:	f7fb fed1 	bl	8000c58 <__aeabi_uldivmod>
 8004eb6:	fba6 2100 	umull	r2, r1, r6, r0
 8004eba:	094d      	lsrs	r5, r1, #5
 8004ebc:	2164      	movs	r1, #100	; 0x64
 8004ebe:	fb01 0215 	mls	r2, r1, r5, r0
 8004ec2:	00d2      	lsls	r2, r2, #3
 8004ec4:	3232      	adds	r2, #50	; 0x32
 8004ec6:	fba6 1202 	umull	r1, r2, r6, r2
 8004eca:	f3c2 1142 	ubfx	r1, r2, #5, #3
 8004ece:	0912      	lsrs	r2, r2, #4
 8004ed0:	6823      	ldr	r3, [r4, #0]
 8004ed2:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 8004ed6:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8004eda:	440a      	add	r2, r1
 8004edc:	609a      	str	r2, [r3, #8]
 8004ede:	e7bf      	b.n	8004e60 <HAL_HalfDuplex_Init+0xa4>
    huart->Lock = HAL_UNLOCKED;
 8004ee0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8004ee4:	f7fd fc78 	bl	80027d8 <HAL_UART_MspInit>
 8004ee8:	e774      	b.n	8004dd4 <HAL_HalfDuplex_Init+0x18>
    return HAL_ERROR;
 8004eea:	2001      	movs	r0, #1
}
 8004eec:	4770      	bx	lr
 8004eee:	bf00      	nop
 8004ef0:	40011000 	.word	0x40011000
 8004ef4:	40011400 	.word	0x40011400
 8004ef8:	51eb851f 	.word	0x51eb851f

08004efc <HAL_UART_Transmit>:
{
 8004efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f00:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8004f02:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
 8004f06:	2820      	cmp	r0, #32
 8004f08:	d177      	bne.n	8004ffa <HAL_UART_Transmit+0xfe>
    if ((pData == NULL) || (Size == 0U))
 8004f0a:	4688      	mov	r8, r1
 8004f0c:	2900      	cmp	r1, #0
 8004f0e:	d040      	beq.n	8004f92 <HAL_UART_Transmit+0x96>
 8004f10:	4617      	mov	r7, r2
 8004f12:	2a00      	cmp	r2, #0
 8004f14:	d03d      	beq.n	8004f92 <HAL_UART_Transmit+0x96>
 8004f16:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 8004f18:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d06c      	beq.n	8004ffa <HAL_UART_Transmit+0xfe>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f20:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 8004f22:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f24:	f04f 0900 	mov.w	r9, #0
 8004f28:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
    __HAL_LOCK(huart);
 8004f2c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f30:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    tickstart = HAL_GetTick();
 8004f34:	f7fd fd82 	bl	8002a3c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f38:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize = Size;
 8004f3a:	84a7      	strh	r7, [r4, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8004f40:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8004f42:	84e7      	strh	r7, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f44:	d05c      	beq.n	8005000 <HAL_UART_Transmit+0x104>
    while (huart->TxXferCount > 0U)
 8004f46:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 8004f48:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 8004f4a:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8004f4c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d07e      	beq.n	8005052 <HAL_UART_Transmit+0x156>
 8004f54:	6822      	ldr	r2, [r4, #0]
 8004f56:	1c69      	adds	r1, r5, #1
 8004f58:	d11e      	bne.n	8004f98 <HAL_UART_Transmit+0x9c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f5a:	6813      	ldr	r3, [r2, #0]
 8004f5c:	061b      	lsls	r3, r3, #24
 8004f5e:	d5fc      	bpl.n	8004f5a <HAL_UART_Transmit+0x5e>
      if (pdata8bits == NULL)
 8004f60:	f1b8 0f00 	cmp.w	r8, #0
 8004f64:	d044      	beq.n	8004ff0 <HAL_UART_Transmit+0xf4>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f66:	f818 3b01 	ldrb.w	r3, [r8], #1
 8004f6a:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8004f6c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	84e3      	strh	r3, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004f74:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d1ec      	bne.n	8004f56 <HAL_UART_Transmit+0x5a>
 8004f7c:	1c68      	adds	r0, r5, #1
 8004f7e:	d145      	bne.n	800500c <HAL_UART_Transmit+0x110>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f80:	6813      	ldr	r3, [r2, #0]
 8004f82:	0659      	lsls	r1, r3, #25
 8004f84:	d5fc      	bpl.n	8004f80 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 8004f86:	2320      	movs	r3, #32
 8004f88:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 8004f8c:	2000      	movs	r0, #0
}
 8004f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8004f92:	2001      	movs	r0, #1
}
 8004f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f98:	6813      	ldr	r3, [r2, #0]
 8004f9a:	061f      	lsls	r7, r3, #24
 8004f9c:	d4e0      	bmi.n	8004f60 <HAL_UART_Transmit+0x64>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004f9e:	b12d      	cbz	r5, 8004fac <HAL_UART_Transmit+0xb0>
 8004fa0:	f7fd fd4c 	bl	8002a3c <HAL_GetTick>
 8004fa4:	1b80      	subs	r0, r0, r6
 8004fa6:	4285      	cmp	r5, r0
 8004fa8:	6822      	ldr	r2, [r4, #0]
 8004faa:	d2d4      	bcs.n	8004f56 <HAL_UART_Transmit+0x5a>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fac:	f102 030c 	add.w	r3, r2, #12
 8004fb0:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fb4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb8:	f102 000c 	add.w	r0, r2, #12
 8004fbc:	e840 3100 	strex	r1, r3, [r0]
 8004fc0:	2900      	cmp	r1, #0
 8004fc2:	d1f3      	bne.n	8004fac <HAL_UART_Transmit+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc4:	f102 0314 	add.w	r3, r2, #20
 8004fc8:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fcc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd0:	f102 0014 	add.w	r0, r2, #20
 8004fd4:	e840 3100 	strex	r1, r3, [r0]
 8004fd8:	2900      	cmp	r1, #0
 8004fda:	d1f3      	bne.n	8004fc4 <HAL_UART_Transmit+0xc8>
        huart->gState  = HAL_UART_STATE_READY;
 8004fdc:	2320      	movs	r3, #32
 8004fde:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        __HAL_UNLOCK(huart);
 8004fe2:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
        huart->RxState = HAL_UART_STATE_READY;
 8004fe6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      return HAL_TIMEOUT;
 8004fea:	2003      	movs	r0, #3
}
 8004fec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ff0:	f839 3b02 	ldrh.w	r3, [r9], #2
 8004ff4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ff8:	e7b7      	b.n	8004f6a <HAL_UART_Transmit+0x6e>
    return HAL_BUSY;
 8004ffa:	2002      	movs	r0, #2
}
 8004ffc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005000:	6923      	ldr	r3, [r4, #16]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d19f      	bne.n	8004f46 <HAL_UART_Transmit+0x4a>
 8005006:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 8005008:	4698      	mov	r8, r3
 800500a:	e79c      	b.n	8004f46 <HAL_UART_Transmit+0x4a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800500c:	6813      	ldr	r3, [r2, #0]
 800500e:	065b      	lsls	r3, r3, #25
 8005010:	d4b9      	bmi.n	8004f86 <HAL_UART_Transmit+0x8a>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005012:	b12d      	cbz	r5, 8005020 <HAL_UART_Transmit+0x124>
 8005014:	f7fd fd12 	bl	8002a3c <HAL_GetTick>
 8005018:	1b80      	subs	r0, r0, r6
 800501a:	4285      	cmp	r5, r0
 800501c:	6822      	ldr	r2, [r4, #0]
 800501e:	d2ad      	bcs.n	8004f7c <HAL_UART_Transmit+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005020:	f102 030c 	add.w	r3, r2, #12
 8005024:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005028:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800502c:	f102 000c 	add.w	r0, r2, #12
 8005030:	e840 3100 	strex	r1, r3, [r0]
 8005034:	2900      	cmp	r1, #0
 8005036:	d1f3      	bne.n	8005020 <HAL_UART_Transmit+0x124>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005038:	f102 0314 	add.w	r3, r2, #20
 800503c:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005040:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005044:	f102 0014 	add.w	r0, r2, #20
 8005048:	e840 3100 	strex	r1, r3, [r0]
 800504c:	2900      	cmp	r1, #0
 800504e:	d1f3      	bne.n	8005038 <HAL_UART_Transmit+0x13c>
 8005050:	e7c4      	b.n	8004fdc <HAL_UART_Transmit+0xe0>
 8005052:	6822      	ldr	r2, [r4, #0]
 8005054:	e792      	b.n	8004f7c <HAL_UART_Transmit+0x80>
 8005056:	bf00      	nop

08005058 <__errno>:
 8005058:	4b01      	ldr	r3, [pc, #4]	; (8005060 <__errno+0x8>)
 800505a:	6818      	ldr	r0, [r3, #0]
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	20000024 	.word	0x20000024

08005064 <__libc_init_array>:
 8005064:	b570      	push	{r4, r5, r6, lr}
 8005066:	4d0d      	ldr	r5, [pc, #52]	; (800509c <__libc_init_array+0x38>)
 8005068:	4c0d      	ldr	r4, [pc, #52]	; (80050a0 <__libc_init_array+0x3c>)
 800506a:	1b64      	subs	r4, r4, r5
 800506c:	10a4      	asrs	r4, r4, #2
 800506e:	2600      	movs	r6, #0
 8005070:	42a6      	cmp	r6, r4
 8005072:	d109      	bne.n	8005088 <__libc_init_array+0x24>
 8005074:	4d0b      	ldr	r5, [pc, #44]	; (80050a4 <__libc_init_array+0x40>)
 8005076:	4c0c      	ldr	r4, [pc, #48]	; (80050a8 <__libc_init_array+0x44>)
 8005078:	f004 f938 	bl	80092ec <_init>
 800507c:	1b64      	subs	r4, r4, r5
 800507e:	10a4      	asrs	r4, r4, #2
 8005080:	2600      	movs	r6, #0
 8005082:	42a6      	cmp	r6, r4
 8005084:	d105      	bne.n	8005092 <__libc_init_array+0x2e>
 8005086:	bd70      	pop	{r4, r5, r6, pc}
 8005088:	f855 3b04 	ldr.w	r3, [r5], #4
 800508c:	4798      	blx	r3
 800508e:	3601      	adds	r6, #1
 8005090:	e7ee      	b.n	8005070 <__libc_init_array+0xc>
 8005092:	f855 3b04 	ldr.w	r3, [r5], #4
 8005096:	4798      	blx	r3
 8005098:	3601      	adds	r6, #1
 800509a:	e7f2      	b.n	8005082 <__libc_init_array+0x1e>
 800509c:	08009990 	.word	0x08009990
 80050a0:	08009990 	.word	0x08009990
 80050a4:	08009990 	.word	0x08009990
 80050a8:	08009994 	.word	0x08009994

080050ac <memset>:
 80050ac:	4402      	add	r2, r0
 80050ae:	4603      	mov	r3, r0
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d100      	bne.n	80050b6 <memset+0xa>
 80050b4:	4770      	bx	lr
 80050b6:	f803 1b01 	strb.w	r1, [r3], #1
 80050ba:	e7f9      	b.n	80050b0 <memset+0x4>

080050bc <__cvt>:
 80050bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050c0:	ec55 4b10 	vmov	r4, r5, d0
 80050c4:	2d00      	cmp	r5, #0
 80050c6:	460e      	mov	r6, r1
 80050c8:	4619      	mov	r1, r3
 80050ca:	462b      	mov	r3, r5
 80050cc:	bfbb      	ittet	lt
 80050ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80050d2:	461d      	movlt	r5, r3
 80050d4:	2300      	movge	r3, #0
 80050d6:	232d      	movlt	r3, #45	; 0x2d
 80050d8:	700b      	strb	r3, [r1, #0]
 80050da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80050e0:	4691      	mov	r9, r2
 80050e2:	f023 0820 	bic.w	r8, r3, #32
 80050e6:	bfbc      	itt	lt
 80050e8:	4622      	movlt	r2, r4
 80050ea:	4614      	movlt	r4, r2
 80050ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80050f0:	d005      	beq.n	80050fe <__cvt+0x42>
 80050f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80050f6:	d100      	bne.n	80050fa <__cvt+0x3e>
 80050f8:	3601      	adds	r6, #1
 80050fa:	2102      	movs	r1, #2
 80050fc:	e000      	b.n	8005100 <__cvt+0x44>
 80050fe:	2103      	movs	r1, #3
 8005100:	ab03      	add	r3, sp, #12
 8005102:	9301      	str	r3, [sp, #4]
 8005104:	ab02      	add	r3, sp, #8
 8005106:	9300      	str	r3, [sp, #0]
 8005108:	ec45 4b10 	vmov	d0, r4, r5
 800510c:	4653      	mov	r3, sl
 800510e:	4632      	mov	r2, r6
 8005110:	f000 fcca 	bl	8005aa8 <_dtoa_r>
 8005114:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005118:	4607      	mov	r7, r0
 800511a:	d102      	bne.n	8005122 <__cvt+0x66>
 800511c:	f019 0f01 	tst.w	r9, #1
 8005120:	d022      	beq.n	8005168 <__cvt+0xac>
 8005122:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005126:	eb07 0906 	add.w	r9, r7, r6
 800512a:	d110      	bne.n	800514e <__cvt+0x92>
 800512c:	783b      	ldrb	r3, [r7, #0]
 800512e:	2b30      	cmp	r3, #48	; 0x30
 8005130:	d10a      	bne.n	8005148 <__cvt+0x8c>
 8005132:	2200      	movs	r2, #0
 8005134:	2300      	movs	r3, #0
 8005136:	4620      	mov	r0, r4
 8005138:	4629      	mov	r1, r5
 800513a:	f7fb fccd 	bl	8000ad8 <__aeabi_dcmpeq>
 800513e:	b918      	cbnz	r0, 8005148 <__cvt+0x8c>
 8005140:	f1c6 0601 	rsb	r6, r6, #1
 8005144:	f8ca 6000 	str.w	r6, [sl]
 8005148:	f8da 3000 	ldr.w	r3, [sl]
 800514c:	4499      	add	r9, r3
 800514e:	2200      	movs	r2, #0
 8005150:	2300      	movs	r3, #0
 8005152:	4620      	mov	r0, r4
 8005154:	4629      	mov	r1, r5
 8005156:	f7fb fcbf 	bl	8000ad8 <__aeabi_dcmpeq>
 800515a:	b108      	cbz	r0, 8005160 <__cvt+0xa4>
 800515c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005160:	2230      	movs	r2, #48	; 0x30
 8005162:	9b03      	ldr	r3, [sp, #12]
 8005164:	454b      	cmp	r3, r9
 8005166:	d307      	bcc.n	8005178 <__cvt+0xbc>
 8005168:	9b03      	ldr	r3, [sp, #12]
 800516a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800516c:	1bdb      	subs	r3, r3, r7
 800516e:	4638      	mov	r0, r7
 8005170:	6013      	str	r3, [r2, #0]
 8005172:	b004      	add	sp, #16
 8005174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005178:	1c59      	adds	r1, r3, #1
 800517a:	9103      	str	r1, [sp, #12]
 800517c:	701a      	strb	r2, [r3, #0]
 800517e:	e7f0      	b.n	8005162 <__cvt+0xa6>

08005180 <__exponent>:
 8005180:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005182:	4603      	mov	r3, r0
 8005184:	2900      	cmp	r1, #0
 8005186:	bfb8      	it	lt
 8005188:	4249      	neglt	r1, r1
 800518a:	f803 2b02 	strb.w	r2, [r3], #2
 800518e:	bfb4      	ite	lt
 8005190:	222d      	movlt	r2, #45	; 0x2d
 8005192:	222b      	movge	r2, #43	; 0x2b
 8005194:	2909      	cmp	r1, #9
 8005196:	7042      	strb	r2, [r0, #1]
 8005198:	dd2a      	ble.n	80051f0 <__exponent+0x70>
 800519a:	f10d 0407 	add.w	r4, sp, #7
 800519e:	46a4      	mov	ip, r4
 80051a0:	270a      	movs	r7, #10
 80051a2:	46a6      	mov	lr, r4
 80051a4:	460a      	mov	r2, r1
 80051a6:	fb91 f6f7 	sdiv	r6, r1, r7
 80051aa:	fb07 1516 	mls	r5, r7, r6, r1
 80051ae:	3530      	adds	r5, #48	; 0x30
 80051b0:	2a63      	cmp	r2, #99	; 0x63
 80051b2:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80051b6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80051ba:	4631      	mov	r1, r6
 80051bc:	dcf1      	bgt.n	80051a2 <__exponent+0x22>
 80051be:	3130      	adds	r1, #48	; 0x30
 80051c0:	f1ae 0502 	sub.w	r5, lr, #2
 80051c4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80051c8:	1c44      	adds	r4, r0, #1
 80051ca:	4629      	mov	r1, r5
 80051cc:	4561      	cmp	r1, ip
 80051ce:	d30a      	bcc.n	80051e6 <__exponent+0x66>
 80051d0:	f10d 0209 	add.w	r2, sp, #9
 80051d4:	eba2 020e 	sub.w	r2, r2, lr
 80051d8:	4565      	cmp	r5, ip
 80051da:	bf88      	it	hi
 80051dc:	2200      	movhi	r2, #0
 80051de:	4413      	add	r3, r2
 80051e0:	1a18      	subs	r0, r3, r0
 80051e2:	b003      	add	sp, #12
 80051e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80051ea:	f804 2f01 	strb.w	r2, [r4, #1]!
 80051ee:	e7ed      	b.n	80051cc <__exponent+0x4c>
 80051f0:	2330      	movs	r3, #48	; 0x30
 80051f2:	3130      	adds	r1, #48	; 0x30
 80051f4:	7083      	strb	r3, [r0, #2]
 80051f6:	70c1      	strb	r1, [r0, #3]
 80051f8:	1d03      	adds	r3, r0, #4
 80051fa:	e7f1      	b.n	80051e0 <__exponent+0x60>

080051fc <_printf_float>:
 80051fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005200:	ed2d 8b02 	vpush	{d8}
 8005204:	b08d      	sub	sp, #52	; 0x34
 8005206:	460c      	mov	r4, r1
 8005208:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800520c:	4616      	mov	r6, r2
 800520e:	461f      	mov	r7, r3
 8005210:	4605      	mov	r5, r0
 8005212:	f001 fa35 	bl	8006680 <_localeconv_r>
 8005216:	f8d0 a000 	ldr.w	sl, [r0]
 800521a:	4650      	mov	r0, sl
 800521c:	f7fa ffe0 	bl	80001e0 <strlen>
 8005220:	2300      	movs	r3, #0
 8005222:	930a      	str	r3, [sp, #40]	; 0x28
 8005224:	6823      	ldr	r3, [r4, #0]
 8005226:	9305      	str	r3, [sp, #20]
 8005228:	f8d8 3000 	ldr.w	r3, [r8]
 800522c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005230:	3307      	adds	r3, #7
 8005232:	f023 0307 	bic.w	r3, r3, #7
 8005236:	f103 0208 	add.w	r2, r3, #8
 800523a:	f8c8 2000 	str.w	r2, [r8]
 800523e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005242:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005246:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800524a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800524e:	9307      	str	r3, [sp, #28]
 8005250:	f8cd 8018 	str.w	r8, [sp, #24]
 8005254:	ee08 0a10 	vmov	s16, r0
 8005258:	4b9f      	ldr	r3, [pc, #636]	; (80054d8 <_printf_float+0x2dc>)
 800525a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800525e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005262:	f7fb fc6b 	bl	8000b3c <__aeabi_dcmpun>
 8005266:	bb88      	cbnz	r0, 80052cc <_printf_float+0xd0>
 8005268:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800526c:	4b9a      	ldr	r3, [pc, #616]	; (80054d8 <_printf_float+0x2dc>)
 800526e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005272:	f7fb fc45 	bl	8000b00 <__aeabi_dcmple>
 8005276:	bb48      	cbnz	r0, 80052cc <_printf_float+0xd0>
 8005278:	2200      	movs	r2, #0
 800527a:	2300      	movs	r3, #0
 800527c:	4640      	mov	r0, r8
 800527e:	4649      	mov	r1, r9
 8005280:	f7fb fc34 	bl	8000aec <__aeabi_dcmplt>
 8005284:	b110      	cbz	r0, 800528c <_printf_float+0x90>
 8005286:	232d      	movs	r3, #45	; 0x2d
 8005288:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800528c:	4b93      	ldr	r3, [pc, #588]	; (80054dc <_printf_float+0x2e0>)
 800528e:	4894      	ldr	r0, [pc, #592]	; (80054e0 <_printf_float+0x2e4>)
 8005290:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005294:	bf94      	ite	ls
 8005296:	4698      	movls	r8, r3
 8005298:	4680      	movhi	r8, r0
 800529a:	2303      	movs	r3, #3
 800529c:	6123      	str	r3, [r4, #16]
 800529e:	9b05      	ldr	r3, [sp, #20]
 80052a0:	f023 0204 	bic.w	r2, r3, #4
 80052a4:	6022      	str	r2, [r4, #0]
 80052a6:	f04f 0900 	mov.w	r9, #0
 80052aa:	9700      	str	r7, [sp, #0]
 80052ac:	4633      	mov	r3, r6
 80052ae:	aa0b      	add	r2, sp, #44	; 0x2c
 80052b0:	4621      	mov	r1, r4
 80052b2:	4628      	mov	r0, r5
 80052b4:	f000 f9d8 	bl	8005668 <_printf_common>
 80052b8:	3001      	adds	r0, #1
 80052ba:	f040 8090 	bne.w	80053de <_printf_float+0x1e2>
 80052be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80052c2:	b00d      	add	sp, #52	; 0x34
 80052c4:	ecbd 8b02 	vpop	{d8}
 80052c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052cc:	4642      	mov	r2, r8
 80052ce:	464b      	mov	r3, r9
 80052d0:	4640      	mov	r0, r8
 80052d2:	4649      	mov	r1, r9
 80052d4:	f7fb fc32 	bl	8000b3c <__aeabi_dcmpun>
 80052d8:	b140      	cbz	r0, 80052ec <_printf_float+0xf0>
 80052da:	464b      	mov	r3, r9
 80052dc:	2b00      	cmp	r3, #0
 80052de:	bfbc      	itt	lt
 80052e0:	232d      	movlt	r3, #45	; 0x2d
 80052e2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80052e6:	487f      	ldr	r0, [pc, #508]	; (80054e4 <_printf_float+0x2e8>)
 80052e8:	4b7f      	ldr	r3, [pc, #508]	; (80054e8 <_printf_float+0x2ec>)
 80052ea:	e7d1      	b.n	8005290 <_printf_float+0x94>
 80052ec:	6863      	ldr	r3, [r4, #4]
 80052ee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80052f2:	9206      	str	r2, [sp, #24]
 80052f4:	1c5a      	adds	r2, r3, #1
 80052f6:	d13f      	bne.n	8005378 <_printf_float+0x17c>
 80052f8:	2306      	movs	r3, #6
 80052fa:	6063      	str	r3, [r4, #4]
 80052fc:	9b05      	ldr	r3, [sp, #20]
 80052fe:	6861      	ldr	r1, [r4, #4]
 8005300:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005304:	2300      	movs	r3, #0
 8005306:	9303      	str	r3, [sp, #12]
 8005308:	ab0a      	add	r3, sp, #40	; 0x28
 800530a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800530e:	ab09      	add	r3, sp, #36	; 0x24
 8005310:	ec49 8b10 	vmov	d0, r8, r9
 8005314:	9300      	str	r3, [sp, #0]
 8005316:	6022      	str	r2, [r4, #0]
 8005318:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800531c:	4628      	mov	r0, r5
 800531e:	f7ff fecd 	bl	80050bc <__cvt>
 8005322:	9b06      	ldr	r3, [sp, #24]
 8005324:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005326:	2b47      	cmp	r3, #71	; 0x47
 8005328:	4680      	mov	r8, r0
 800532a:	d108      	bne.n	800533e <_printf_float+0x142>
 800532c:	1cc8      	adds	r0, r1, #3
 800532e:	db02      	blt.n	8005336 <_printf_float+0x13a>
 8005330:	6863      	ldr	r3, [r4, #4]
 8005332:	4299      	cmp	r1, r3
 8005334:	dd41      	ble.n	80053ba <_printf_float+0x1be>
 8005336:	f1ab 0b02 	sub.w	fp, fp, #2
 800533a:	fa5f fb8b 	uxtb.w	fp, fp
 800533e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005342:	d820      	bhi.n	8005386 <_printf_float+0x18a>
 8005344:	3901      	subs	r1, #1
 8005346:	465a      	mov	r2, fp
 8005348:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800534c:	9109      	str	r1, [sp, #36]	; 0x24
 800534e:	f7ff ff17 	bl	8005180 <__exponent>
 8005352:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005354:	1813      	adds	r3, r2, r0
 8005356:	2a01      	cmp	r2, #1
 8005358:	4681      	mov	r9, r0
 800535a:	6123      	str	r3, [r4, #16]
 800535c:	dc02      	bgt.n	8005364 <_printf_float+0x168>
 800535e:	6822      	ldr	r2, [r4, #0]
 8005360:	07d2      	lsls	r2, r2, #31
 8005362:	d501      	bpl.n	8005368 <_printf_float+0x16c>
 8005364:	3301      	adds	r3, #1
 8005366:	6123      	str	r3, [r4, #16]
 8005368:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800536c:	2b00      	cmp	r3, #0
 800536e:	d09c      	beq.n	80052aa <_printf_float+0xae>
 8005370:	232d      	movs	r3, #45	; 0x2d
 8005372:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005376:	e798      	b.n	80052aa <_printf_float+0xae>
 8005378:	9a06      	ldr	r2, [sp, #24]
 800537a:	2a47      	cmp	r2, #71	; 0x47
 800537c:	d1be      	bne.n	80052fc <_printf_float+0x100>
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1bc      	bne.n	80052fc <_printf_float+0x100>
 8005382:	2301      	movs	r3, #1
 8005384:	e7b9      	b.n	80052fa <_printf_float+0xfe>
 8005386:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800538a:	d118      	bne.n	80053be <_printf_float+0x1c2>
 800538c:	2900      	cmp	r1, #0
 800538e:	6863      	ldr	r3, [r4, #4]
 8005390:	dd0b      	ble.n	80053aa <_printf_float+0x1ae>
 8005392:	6121      	str	r1, [r4, #16]
 8005394:	b913      	cbnz	r3, 800539c <_printf_float+0x1a0>
 8005396:	6822      	ldr	r2, [r4, #0]
 8005398:	07d0      	lsls	r0, r2, #31
 800539a:	d502      	bpl.n	80053a2 <_printf_float+0x1a6>
 800539c:	3301      	adds	r3, #1
 800539e:	440b      	add	r3, r1
 80053a0:	6123      	str	r3, [r4, #16]
 80053a2:	65a1      	str	r1, [r4, #88]	; 0x58
 80053a4:	f04f 0900 	mov.w	r9, #0
 80053a8:	e7de      	b.n	8005368 <_printf_float+0x16c>
 80053aa:	b913      	cbnz	r3, 80053b2 <_printf_float+0x1b6>
 80053ac:	6822      	ldr	r2, [r4, #0]
 80053ae:	07d2      	lsls	r2, r2, #31
 80053b0:	d501      	bpl.n	80053b6 <_printf_float+0x1ba>
 80053b2:	3302      	adds	r3, #2
 80053b4:	e7f4      	b.n	80053a0 <_printf_float+0x1a4>
 80053b6:	2301      	movs	r3, #1
 80053b8:	e7f2      	b.n	80053a0 <_printf_float+0x1a4>
 80053ba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80053be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053c0:	4299      	cmp	r1, r3
 80053c2:	db05      	blt.n	80053d0 <_printf_float+0x1d4>
 80053c4:	6823      	ldr	r3, [r4, #0]
 80053c6:	6121      	str	r1, [r4, #16]
 80053c8:	07d8      	lsls	r0, r3, #31
 80053ca:	d5ea      	bpl.n	80053a2 <_printf_float+0x1a6>
 80053cc:	1c4b      	adds	r3, r1, #1
 80053ce:	e7e7      	b.n	80053a0 <_printf_float+0x1a4>
 80053d0:	2900      	cmp	r1, #0
 80053d2:	bfd4      	ite	le
 80053d4:	f1c1 0202 	rsble	r2, r1, #2
 80053d8:	2201      	movgt	r2, #1
 80053da:	4413      	add	r3, r2
 80053dc:	e7e0      	b.n	80053a0 <_printf_float+0x1a4>
 80053de:	6823      	ldr	r3, [r4, #0]
 80053e0:	055a      	lsls	r2, r3, #21
 80053e2:	d407      	bmi.n	80053f4 <_printf_float+0x1f8>
 80053e4:	6923      	ldr	r3, [r4, #16]
 80053e6:	4642      	mov	r2, r8
 80053e8:	4631      	mov	r1, r6
 80053ea:	4628      	mov	r0, r5
 80053ec:	47b8      	blx	r7
 80053ee:	3001      	adds	r0, #1
 80053f0:	d12c      	bne.n	800544c <_printf_float+0x250>
 80053f2:	e764      	b.n	80052be <_printf_float+0xc2>
 80053f4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80053f8:	f240 80e0 	bls.w	80055bc <_printf_float+0x3c0>
 80053fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005400:	2200      	movs	r2, #0
 8005402:	2300      	movs	r3, #0
 8005404:	f7fb fb68 	bl	8000ad8 <__aeabi_dcmpeq>
 8005408:	2800      	cmp	r0, #0
 800540a:	d034      	beq.n	8005476 <_printf_float+0x27a>
 800540c:	4a37      	ldr	r2, [pc, #220]	; (80054ec <_printf_float+0x2f0>)
 800540e:	2301      	movs	r3, #1
 8005410:	4631      	mov	r1, r6
 8005412:	4628      	mov	r0, r5
 8005414:	47b8      	blx	r7
 8005416:	3001      	adds	r0, #1
 8005418:	f43f af51 	beq.w	80052be <_printf_float+0xc2>
 800541c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005420:	429a      	cmp	r2, r3
 8005422:	db02      	blt.n	800542a <_printf_float+0x22e>
 8005424:	6823      	ldr	r3, [r4, #0]
 8005426:	07d8      	lsls	r0, r3, #31
 8005428:	d510      	bpl.n	800544c <_printf_float+0x250>
 800542a:	ee18 3a10 	vmov	r3, s16
 800542e:	4652      	mov	r2, sl
 8005430:	4631      	mov	r1, r6
 8005432:	4628      	mov	r0, r5
 8005434:	47b8      	blx	r7
 8005436:	3001      	adds	r0, #1
 8005438:	f43f af41 	beq.w	80052be <_printf_float+0xc2>
 800543c:	f04f 0800 	mov.w	r8, #0
 8005440:	f104 091a 	add.w	r9, r4, #26
 8005444:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005446:	3b01      	subs	r3, #1
 8005448:	4543      	cmp	r3, r8
 800544a:	dc09      	bgt.n	8005460 <_printf_float+0x264>
 800544c:	6823      	ldr	r3, [r4, #0]
 800544e:	079b      	lsls	r3, r3, #30
 8005450:	f100 8105 	bmi.w	800565e <_printf_float+0x462>
 8005454:	68e0      	ldr	r0, [r4, #12]
 8005456:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005458:	4298      	cmp	r0, r3
 800545a:	bfb8      	it	lt
 800545c:	4618      	movlt	r0, r3
 800545e:	e730      	b.n	80052c2 <_printf_float+0xc6>
 8005460:	2301      	movs	r3, #1
 8005462:	464a      	mov	r2, r9
 8005464:	4631      	mov	r1, r6
 8005466:	4628      	mov	r0, r5
 8005468:	47b8      	blx	r7
 800546a:	3001      	adds	r0, #1
 800546c:	f43f af27 	beq.w	80052be <_printf_float+0xc2>
 8005470:	f108 0801 	add.w	r8, r8, #1
 8005474:	e7e6      	b.n	8005444 <_printf_float+0x248>
 8005476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005478:	2b00      	cmp	r3, #0
 800547a:	dc39      	bgt.n	80054f0 <_printf_float+0x2f4>
 800547c:	4a1b      	ldr	r2, [pc, #108]	; (80054ec <_printf_float+0x2f0>)
 800547e:	2301      	movs	r3, #1
 8005480:	4631      	mov	r1, r6
 8005482:	4628      	mov	r0, r5
 8005484:	47b8      	blx	r7
 8005486:	3001      	adds	r0, #1
 8005488:	f43f af19 	beq.w	80052be <_printf_float+0xc2>
 800548c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005490:	4313      	orrs	r3, r2
 8005492:	d102      	bne.n	800549a <_printf_float+0x29e>
 8005494:	6823      	ldr	r3, [r4, #0]
 8005496:	07d9      	lsls	r1, r3, #31
 8005498:	d5d8      	bpl.n	800544c <_printf_float+0x250>
 800549a:	ee18 3a10 	vmov	r3, s16
 800549e:	4652      	mov	r2, sl
 80054a0:	4631      	mov	r1, r6
 80054a2:	4628      	mov	r0, r5
 80054a4:	47b8      	blx	r7
 80054a6:	3001      	adds	r0, #1
 80054a8:	f43f af09 	beq.w	80052be <_printf_float+0xc2>
 80054ac:	f04f 0900 	mov.w	r9, #0
 80054b0:	f104 0a1a 	add.w	sl, r4, #26
 80054b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054b6:	425b      	negs	r3, r3
 80054b8:	454b      	cmp	r3, r9
 80054ba:	dc01      	bgt.n	80054c0 <_printf_float+0x2c4>
 80054bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054be:	e792      	b.n	80053e6 <_printf_float+0x1ea>
 80054c0:	2301      	movs	r3, #1
 80054c2:	4652      	mov	r2, sl
 80054c4:	4631      	mov	r1, r6
 80054c6:	4628      	mov	r0, r5
 80054c8:	47b8      	blx	r7
 80054ca:	3001      	adds	r0, #1
 80054cc:	f43f aef7 	beq.w	80052be <_printf_float+0xc2>
 80054d0:	f109 0901 	add.w	r9, r9, #1
 80054d4:	e7ee      	b.n	80054b4 <_printf_float+0x2b8>
 80054d6:	bf00      	nop
 80054d8:	7fefffff 	.word	0x7fefffff
 80054dc:	0800934c 	.word	0x0800934c
 80054e0:	08009350 	.word	0x08009350
 80054e4:	08009358 	.word	0x08009358
 80054e8:	08009354 	.word	0x08009354
 80054ec:	0800935c 	.word	0x0800935c
 80054f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80054f4:	429a      	cmp	r2, r3
 80054f6:	bfa8      	it	ge
 80054f8:	461a      	movge	r2, r3
 80054fa:	2a00      	cmp	r2, #0
 80054fc:	4691      	mov	r9, r2
 80054fe:	dc37      	bgt.n	8005570 <_printf_float+0x374>
 8005500:	f04f 0b00 	mov.w	fp, #0
 8005504:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005508:	f104 021a 	add.w	r2, r4, #26
 800550c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800550e:	9305      	str	r3, [sp, #20]
 8005510:	eba3 0309 	sub.w	r3, r3, r9
 8005514:	455b      	cmp	r3, fp
 8005516:	dc33      	bgt.n	8005580 <_printf_float+0x384>
 8005518:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800551c:	429a      	cmp	r2, r3
 800551e:	db3b      	blt.n	8005598 <_printf_float+0x39c>
 8005520:	6823      	ldr	r3, [r4, #0]
 8005522:	07da      	lsls	r2, r3, #31
 8005524:	d438      	bmi.n	8005598 <_printf_float+0x39c>
 8005526:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005528:	9b05      	ldr	r3, [sp, #20]
 800552a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	eba2 0901 	sub.w	r9, r2, r1
 8005532:	4599      	cmp	r9, r3
 8005534:	bfa8      	it	ge
 8005536:	4699      	movge	r9, r3
 8005538:	f1b9 0f00 	cmp.w	r9, #0
 800553c:	dc35      	bgt.n	80055aa <_printf_float+0x3ae>
 800553e:	f04f 0800 	mov.w	r8, #0
 8005542:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005546:	f104 0a1a 	add.w	sl, r4, #26
 800554a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800554e:	1a9b      	subs	r3, r3, r2
 8005550:	eba3 0309 	sub.w	r3, r3, r9
 8005554:	4543      	cmp	r3, r8
 8005556:	f77f af79 	ble.w	800544c <_printf_float+0x250>
 800555a:	2301      	movs	r3, #1
 800555c:	4652      	mov	r2, sl
 800555e:	4631      	mov	r1, r6
 8005560:	4628      	mov	r0, r5
 8005562:	47b8      	blx	r7
 8005564:	3001      	adds	r0, #1
 8005566:	f43f aeaa 	beq.w	80052be <_printf_float+0xc2>
 800556a:	f108 0801 	add.w	r8, r8, #1
 800556e:	e7ec      	b.n	800554a <_printf_float+0x34e>
 8005570:	4613      	mov	r3, r2
 8005572:	4631      	mov	r1, r6
 8005574:	4642      	mov	r2, r8
 8005576:	4628      	mov	r0, r5
 8005578:	47b8      	blx	r7
 800557a:	3001      	adds	r0, #1
 800557c:	d1c0      	bne.n	8005500 <_printf_float+0x304>
 800557e:	e69e      	b.n	80052be <_printf_float+0xc2>
 8005580:	2301      	movs	r3, #1
 8005582:	4631      	mov	r1, r6
 8005584:	4628      	mov	r0, r5
 8005586:	9205      	str	r2, [sp, #20]
 8005588:	47b8      	blx	r7
 800558a:	3001      	adds	r0, #1
 800558c:	f43f ae97 	beq.w	80052be <_printf_float+0xc2>
 8005590:	9a05      	ldr	r2, [sp, #20]
 8005592:	f10b 0b01 	add.w	fp, fp, #1
 8005596:	e7b9      	b.n	800550c <_printf_float+0x310>
 8005598:	ee18 3a10 	vmov	r3, s16
 800559c:	4652      	mov	r2, sl
 800559e:	4631      	mov	r1, r6
 80055a0:	4628      	mov	r0, r5
 80055a2:	47b8      	blx	r7
 80055a4:	3001      	adds	r0, #1
 80055a6:	d1be      	bne.n	8005526 <_printf_float+0x32a>
 80055a8:	e689      	b.n	80052be <_printf_float+0xc2>
 80055aa:	9a05      	ldr	r2, [sp, #20]
 80055ac:	464b      	mov	r3, r9
 80055ae:	4442      	add	r2, r8
 80055b0:	4631      	mov	r1, r6
 80055b2:	4628      	mov	r0, r5
 80055b4:	47b8      	blx	r7
 80055b6:	3001      	adds	r0, #1
 80055b8:	d1c1      	bne.n	800553e <_printf_float+0x342>
 80055ba:	e680      	b.n	80052be <_printf_float+0xc2>
 80055bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055be:	2a01      	cmp	r2, #1
 80055c0:	dc01      	bgt.n	80055c6 <_printf_float+0x3ca>
 80055c2:	07db      	lsls	r3, r3, #31
 80055c4:	d538      	bpl.n	8005638 <_printf_float+0x43c>
 80055c6:	2301      	movs	r3, #1
 80055c8:	4642      	mov	r2, r8
 80055ca:	4631      	mov	r1, r6
 80055cc:	4628      	mov	r0, r5
 80055ce:	47b8      	blx	r7
 80055d0:	3001      	adds	r0, #1
 80055d2:	f43f ae74 	beq.w	80052be <_printf_float+0xc2>
 80055d6:	ee18 3a10 	vmov	r3, s16
 80055da:	4652      	mov	r2, sl
 80055dc:	4631      	mov	r1, r6
 80055de:	4628      	mov	r0, r5
 80055e0:	47b8      	blx	r7
 80055e2:	3001      	adds	r0, #1
 80055e4:	f43f ae6b 	beq.w	80052be <_printf_float+0xc2>
 80055e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80055ec:	2200      	movs	r2, #0
 80055ee:	2300      	movs	r3, #0
 80055f0:	f7fb fa72 	bl	8000ad8 <__aeabi_dcmpeq>
 80055f4:	b9d8      	cbnz	r0, 800562e <_printf_float+0x432>
 80055f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055f8:	f108 0201 	add.w	r2, r8, #1
 80055fc:	3b01      	subs	r3, #1
 80055fe:	4631      	mov	r1, r6
 8005600:	4628      	mov	r0, r5
 8005602:	47b8      	blx	r7
 8005604:	3001      	adds	r0, #1
 8005606:	d10e      	bne.n	8005626 <_printf_float+0x42a>
 8005608:	e659      	b.n	80052be <_printf_float+0xc2>
 800560a:	2301      	movs	r3, #1
 800560c:	4652      	mov	r2, sl
 800560e:	4631      	mov	r1, r6
 8005610:	4628      	mov	r0, r5
 8005612:	47b8      	blx	r7
 8005614:	3001      	adds	r0, #1
 8005616:	f43f ae52 	beq.w	80052be <_printf_float+0xc2>
 800561a:	f108 0801 	add.w	r8, r8, #1
 800561e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005620:	3b01      	subs	r3, #1
 8005622:	4543      	cmp	r3, r8
 8005624:	dcf1      	bgt.n	800560a <_printf_float+0x40e>
 8005626:	464b      	mov	r3, r9
 8005628:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800562c:	e6dc      	b.n	80053e8 <_printf_float+0x1ec>
 800562e:	f04f 0800 	mov.w	r8, #0
 8005632:	f104 0a1a 	add.w	sl, r4, #26
 8005636:	e7f2      	b.n	800561e <_printf_float+0x422>
 8005638:	2301      	movs	r3, #1
 800563a:	4642      	mov	r2, r8
 800563c:	e7df      	b.n	80055fe <_printf_float+0x402>
 800563e:	2301      	movs	r3, #1
 8005640:	464a      	mov	r2, r9
 8005642:	4631      	mov	r1, r6
 8005644:	4628      	mov	r0, r5
 8005646:	47b8      	blx	r7
 8005648:	3001      	adds	r0, #1
 800564a:	f43f ae38 	beq.w	80052be <_printf_float+0xc2>
 800564e:	f108 0801 	add.w	r8, r8, #1
 8005652:	68e3      	ldr	r3, [r4, #12]
 8005654:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005656:	1a5b      	subs	r3, r3, r1
 8005658:	4543      	cmp	r3, r8
 800565a:	dcf0      	bgt.n	800563e <_printf_float+0x442>
 800565c:	e6fa      	b.n	8005454 <_printf_float+0x258>
 800565e:	f04f 0800 	mov.w	r8, #0
 8005662:	f104 0919 	add.w	r9, r4, #25
 8005666:	e7f4      	b.n	8005652 <_printf_float+0x456>

08005668 <_printf_common>:
 8005668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800566c:	4616      	mov	r6, r2
 800566e:	4699      	mov	r9, r3
 8005670:	688a      	ldr	r2, [r1, #8]
 8005672:	690b      	ldr	r3, [r1, #16]
 8005674:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005678:	4293      	cmp	r3, r2
 800567a:	bfb8      	it	lt
 800567c:	4613      	movlt	r3, r2
 800567e:	6033      	str	r3, [r6, #0]
 8005680:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005684:	4607      	mov	r7, r0
 8005686:	460c      	mov	r4, r1
 8005688:	b10a      	cbz	r2, 800568e <_printf_common+0x26>
 800568a:	3301      	adds	r3, #1
 800568c:	6033      	str	r3, [r6, #0]
 800568e:	6823      	ldr	r3, [r4, #0]
 8005690:	0699      	lsls	r1, r3, #26
 8005692:	bf42      	ittt	mi
 8005694:	6833      	ldrmi	r3, [r6, #0]
 8005696:	3302      	addmi	r3, #2
 8005698:	6033      	strmi	r3, [r6, #0]
 800569a:	6825      	ldr	r5, [r4, #0]
 800569c:	f015 0506 	ands.w	r5, r5, #6
 80056a0:	d106      	bne.n	80056b0 <_printf_common+0x48>
 80056a2:	f104 0a19 	add.w	sl, r4, #25
 80056a6:	68e3      	ldr	r3, [r4, #12]
 80056a8:	6832      	ldr	r2, [r6, #0]
 80056aa:	1a9b      	subs	r3, r3, r2
 80056ac:	42ab      	cmp	r3, r5
 80056ae:	dc26      	bgt.n	80056fe <_printf_common+0x96>
 80056b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056b4:	1e13      	subs	r3, r2, #0
 80056b6:	6822      	ldr	r2, [r4, #0]
 80056b8:	bf18      	it	ne
 80056ba:	2301      	movne	r3, #1
 80056bc:	0692      	lsls	r2, r2, #26
 80056be:	d42b      	bmi.n	8005718 <_printf_common+0xb0>
 80056c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056c4:	4649      	mov	r1, r9
 80056c6:	4638      	mov	r0, r7
 80056c8:	47c0      	blx	r8
 80056ca:	3001      	adds	r0, #1
 80056cc:	d01e      	beq.n	800570c <_printf_common+0xa4>
 80056ce:	6823      	ldr	r3, [r4, #0]
 80056d0:	68e5      	ldr	r5, [r4, #12]
 80056d2:	6832      	ldr	r2, [r6, #0]
 80056d4:	f003 0306 	and.w	r3, r3, #6
 80056d8:	2b04      	cmp	r3, #4
 80056da:	bf08      	it	eq
 80056dc:	1aad      	subeq	r5, r5, r2
 80056de:	68a3      	ldr	r3, [r4, #8]
 80056e0:	6922      	ldr	r2, [r4, #16]
 80056e2:	bf0c      	ite	eq
 80056e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056e8:	2500      	movne	r5, #0
 80056ea:	4293      	cmp	r3, r2
 80056ec:	bfc4      	itt	gt
 80056ee:	1a9b      	subgt	r3, r3, r2
 80056f0:	18ed      	addgt	r5, r5, r3
 80056f2:	2600      	movs	r6, #0
 80056f4:	341a      	adds	r4, #26
 80056f6:	42b5      	cmp	r5, r6
 80056f8:	d11a      	bne.n	8005730 <_printf_common+0xc8>
 80056fa:	2000      	movs	r0, #0
 80056fc:	e008      	b.n	8005710 <_printf_common+0xa8>
 80056fe:	2301      	movs	r3, #1
 8005700:	4652      	mov	r2, sl
 8005702:	4649      	mov	r1, r9
 8005704:	4638      	mov	r0, r7
 8005706:	47c0      	blx	r8
 8005708:	3001      	adds	r0, #1
 800570a:	d103      	bne.n	8005714 <_printf_common+0xac>
 800570c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005714:	3501      	adds	r5, #1
 8005716:	e7c6      	b.n	80056a6 <_printf_common+0x3e>
 8005718:	18e1      	adds	r1, r4, r3
 800571a:	1c5a      	adds	r2, r3, #1
 800571c:	2030      	movs	r0, #48	; 0x30
 800571e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005722:	4422      	add	r2, r4
 8005724:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005728:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800572c:	3302      	adds	r3, #2
 800572e:	e7c7      	b.n	80056c0 <_printf_common+0x58>
 8005730:	2301      	movs	r3, #1
 8005732:	4622      	mov	r2, r4
 8005734:	4649      	mov	r1, r9
 8005736:	4638      	mov	r0, r7
 8005738:	47c0      	blx	r8
 800573a:	3001      	adds	r0, #1
 800573c:	d0e6      	beq.n	800570c <_printf_common+0xa4>
 800573e:	3601      	adds	r6, #1
 8005740:	e7d9      	b.n	80056f6 <_printf_common+0x8e>
	...

08005744 <_printf_i>:
 8005744:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005748:	460c      	mov	r4, r1
 800574a:	4691      	mov	r9, r2
 800574c:	7e27      	ldrb	r7, [r4, #24]
 800574e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005750:	2f78      	cmp	r7, #120	; 0x78
 8005752:	4680      	mov	r8, r0
 8005754:	469a      	mov	sl, r3
 8005756:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800575a:	d807      	bhi.n	800576c <_printf_i+0x28>
 800575c:	2f62      	cmp	r7, #98	; 0x62
 800575e:	d80a      	bhi.n	8005776 <_printf_i+0x32>
 8005760:	2f00      	cmp	r7, #0
 8005762:	f000 80d8 	beq.w	8005916 <_printf_i+0x1d2>
 8005766:	2f58      	cmp	r7, #88	; 0x58
 8005768:	f000 80a3 	beq.w	80058b2 <_printf_i+0x16e>
 800576c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005770:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005774:	e03a      	b.n	80057ec <_printf_i+0xa8>
 8005776:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800577a:	2b15      	cmp	r3, #21
 800577c:	d8f6      	bhi.n	800576c <_printf_i+0x28>
 800577e:	a001      	add	r0, pc, #4	; (adr r0, 8005784 <_printf_i+0x40>)
 8005780:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005784:	080057dd 	.word	0x080057dd
 8005788:	080057f1 	.word	0x080057f1
 800578c:	0800576d 	.word	0x0800576d
 8005790:	0800576d 	.word	0x0800576d
 8005794:	0800576d 	.word	0x0800576d
 8005798:	0800576d 	.word	0x0800576d
 800579c:	080057f1 	.word	0x080057f1
 80057a0:	0800576d 	.word	0x0800576d
 80057a4:	0800576d 	.word	0x0800576d
 80057a8:	0800576d 	.word	0x0800576d
 80057ac:	0800576d 	.word	0x0800576d
 80057b0:	080058fd 	.word	0x080058fd
 80057b4:	08005821 	.word	0x08005821
 80057b8:	080058df 	.word	0x080058df
 80057bc:	0800576d 	.word	0x0800576d
 80057c0:	0800576d 	.word	0x0800576d
 80057c4:	0800591f 	.word	0x0800591f
 80057c8:	0800576d 	.word	0x0800576d
 80057cc:	08005821 	.word	0x08005821
 80057d0:	0800576d 	.word	0x0800576d
 80057d4:	0800576d 	.word	0x0800576d
 80057d8:	080058e7 	.word	0x080058e7
 80057dc:	680b      	ldr	r3, [r1, #0]
 80057de:	1d1a      	adds	r2, r3, #4
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	600a      	str	r2, [r1, #0]
 80057e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80057e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80057ec:	2301      	movs	r3, #1
 80057ee:	e0a3      	b.n	8005938 <_printf_i+0x1f4>
 80057f0:	6825      	ldr	r5, [r4, #0]
 80057f2:	6808      	ldr	r0, [r1, #0]
 80057f4:	062e      	lsls	r6, r5, #24
 80057f6:	f100 0304 	add.w	r3, r0, #4
 80057fa:	d50a      	bpl.n	8005812 <_printf_i+0xce>
 80057fc:	6805      	ldr	r5, [r0, #0]
 80057fe:	600b      	str	r3, [r1, #0]
 8005800:	2d00      	cmp	r5, #0
 8005802:	da03      	bge.n	800580c <_printf_i+0xc8>
 8005804:	232d      	movs	r3, #45	; 0x2d
 8005806:	426d      	negs	r5, r5
 8005808:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800580c:	485e      	ldr	r0, [pc, #376]	; (8005988 <_printf_i+0x244>)
 800580e:	230a      	movs	r3, #10
 8005810:	e019      	b.n	8005846 <_printf_i+0x102>
 8005812:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005816:	6805      	ldr	r5, [r0, #0]
 8005818:	600b      	str	r3, [r1, #0]
 800581a:	bf18      	it	ne
 800581c:	b22d      	sxthne	r5, r5
 800581e:	e7ef      	b.n	8005800 <_printf_i+0xbc>
 8005820:	680b      	ldr	r3, [r1, #0]
 8005822:	6825      	ldr	r5, [r4, #0]
 8005824:	1d18      	adds	r0, r3, #4
 8005826:	6008      	str	r0, [r1, #0]
 8005828:	0628      	lsls	r0, r5, #24
 800582a:	d501      	bpl.n	8005830 <_printf_i+0xec>
 800582c:	681d      	ldr	r5, [r3, #0]
 800582e:	e002      	b.n	8005836 <_printf_i+0xf2>
 8005830:	0669      	lsls	r1, r5, #25
 8005832:	d5fb      	bpl.n	800582c <_printf_i+0xe8>
 8005834:	881d      	ldrh	r5, [r3, #0]
 8005836:	4854      	ldr	r0, [pc, #336]	; (8005988 <_printf_i+0x244>)
 8005838:	2f6f      	cmp	r7, #111	; 0x6f
 800583a:	bf0c      	ite	eq
 800583c:	2308      	moveq	r3, #8
 800583e:	230a      	movne	r3, #10
 8005840:	2100      	movs	r1, #0
 8005842:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005846:	6866      	ldr	r6, [r4, #4]
 8005848:	60a6      	str	r6, [r4, #8]
 800584a:	2e00      	cmp	r6, #0
 800584c:	bfa2      	ittt	ge
 800584e:	6821      	ldrge	r1, [r4, #0]
 8005850:	f021 0104 	bicge.w	r1, r1, #4
 8005854:	6021      	strge	r1, [r4, #0]
 8005856:	b90d      	cbnz	r5, 800585c <_printf_i+0x118>
 8005858:	2e00      	cmp	r6, #0
 800585a:	d04d      	beq.n	80058f8 <_printf_i+0x1b4>
 800585c:	4616      	mov	r6, r2
 800585e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005862:	fb03 5711 	mls	r7, r3, r1, r5
 8005866:	5dc7      	ldrb	r7, [r0, r7]
 8005868:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800586c:	462f      	mov	r7, r5
 800586e:	42bb      	cmp	r3, r7
 8005870:	460d      	mov	r5, r1
 8005872:	d9f4      	bls.n	800585e <_printf_i+0x11a>
 8005874:	2b08      	cmp	r3, #8
 8005876:	d10b      	bne.n	8005890 <_printf_i+0x14c>
 8005878:	6823      	ldr	r3, [r4, #0]
 800587a:	07df      	lsls	r7, r3, #31
 800587c:	d508      	bpl.n	8005890 <_printf_i+0x14c>
 800587e:	6923      	ldr	r3, [r4, #16]
 8005880:	6861      	ldr	r1, [r4, #4]
 8005882:	4299      	cmp	r1, r3
 8005884:	bfde      	ittt	le
 8005886:	2330      	movle	r3, #48	; 0x30
 8005888:	f806 3c01 	strble.w	r3, [r6, #-1]
 800588c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005890:	1b92      	subs	r2, r2, r6
 8005892:	6122      	str	r2, [r4, #16]
 8005894:	f8cd a000 	str.w	sl, [sp]
 8005898:	464b      	mov	r3, r9
 800589a:	aa03      	add	r2, sp, #12
 800589c:	4621      	mov	r1, r4
 800589e:	4640      	mov	r0, r8
 80058a0:	f7ff fee2 	bl	8005668 <_printf_common>
 80058a4:	3001      	adds	r0, #1
 80058a6:	d14c      	bne.n	8005942 <_printf_i+0x1fe>
 80058a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058ac:	b004      	add	sp, #16
 80058ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058b2:	4835      	ldr	r0, [pc, #212]	; (8005988 <_printf_i+0x244>)
 80058b4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80058b8:	6823      	ldr	r3, [r4, #0]
 80058ba:	680e      	ldr	r6, [r1, #0]
 80058bc:	061f      	lsls	r7, r3, #24
 80058be:	f856 5b04 	ldr.w	r5, [r6], #4
 80058c2:	600e      	str	r6, [r1, #0]
 80058c4:	d514      	bpl.n	80058f0 <_printf_i+0x1ac>
 80058c6:	07d9      	lsls	r1, r3, #31
 80058c8:	bf44      	itt	mi
 80058ca:	f043 0320 	orrmi.w	r3, r3, #32
 80058ce:	6023      	strmi	r3, [r4, #0]
 80058d0:	b91d      	cbnz	r5, 80058da <_printf_i+0x196>
 80058d2:	6823      	ldr	r3, [r4, #0]
 80058d4:	f023 0320 	bic.w	r3, r3, #32
 80058d8:	6023      	str	r3, [r4, #0]
 80058da:	2310      	movs	r3, #16
 80058dc:	e7b0      	b.n	8005840 <_printf_i+0xfc>
 80058de:	6823      	ldr	r3, [r4, #0]
 80058e0:	f043 0320 	orr.w	r3, r3, #32
 80058e4:	6023      	str	r3, [r4, #0]
 80058e6:	2378      	movs	r3, #120	; 0x78
 80058e8:	4828      	ldr	r0, [pc, #160]	; (800598c <_printf_i+0x248>)
 80058ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80058ee:	e7e3      	b.n	80058b8 <_printf_i+0x174>
 80058f0:	065e      	lsls	r6, r3, #25
 80058f2:	bf48      	it	mi
 80058f4:	b2ad      	uxthmi	r5, r5
 80058f6:	e7e6      	b.n	80058c6 <_printf_i+0x182>
 80058f8:	4616      	mov	r6, r2
 80058fa:	e7bb      	b.n	8005874 <_printf_i+0x130>
 80058fc:	680b      	ldr	r3, [r1, #0]
 80058fe:	6826      	ldr	r6, [r4, #0]
 8005900:	6960      	ldr	r0, [r4, #20]
 8005902:	1d1d      	adds	r5, r3, #4
 8005904:	600d      	str	r5, [r1, #0]
 8005906:	0635      	lsls	r5, r6, #24
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	d501      	bpl.n	8005910 <_printf_i+0x1cc>
 800590c:	6018      	str	r0, [r3, #0]
 800590e:	e002      	b.n	8005916 <_printf_i+0x1d2>
 8005910:	0671      	lsls	r1, r6, #25
 8005912:	d5fb      	bpl.n	800590c <_printf_i+0x1c8>
 8005914:	8018      	strh	r0, [r3, #0]
 8005916:	2300      	movs	r3, #0
 8005918:	6123      	str	r3, [r4, #16]
 800591a:	4616      	mov	r6, r2
 800591c:	e7ba      	b.n	8005894 <_printf_i+0x150>
 800591e:	680b      	ldr	r3, [r1, #0]
 8005920:	1d1a      	adds	r2, r3, #4
 8005922:	600a      	str	r2, [r1, #0]
 8005924:	681e      	ldr	r6, [r3, #0]
 8005926:	6862      	ldr	r2, [r4, #4]
 8005928:	2100      	movs	r1, #0
 800592a:	4630      	mov	r0, r6
 800592c:	f7fa fc60 	bl	80001f0 <memchr>
 8005930:	b108      	cbz	r0, 8005936 <_printf_i+0x1f2>
 8005932:	1b80      	subs	r0, r0, r6
 8005934:	6060      	str	r0, [r4, #4]
 8005936:	6863      	ldr	r3, [r4, #4]
 8005938:	6123      	str	r3, [r4, #16]
 800593a:	2300      	movs	r3, #0
 800593c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005940:	e7a8      	b.n	8005894 <_printf_i+0x150>
 8005942:	6923      	ldr	r3, [r4, #16]
 8005944:	4632      	mov	r2, r6
 8005946:	4649      	mov	r1, r9
 8005948:	4640      	mov	r0, r8
 800594a:	47d0      	blx	sl
 800594c:	3001      	adds	r0, #1
 800594e:	d0ab      	beq.n	80058a8 <_printf_i+0x164>
 8005950:	6823      	ldr	r3, [r4, #0]
 8005952:	079b      	lsls	r3, r3, #30
 8005954:	d413      	bmi.n	800597e <_printf_i+0x23a>
 8005956:	68e0      	ldr	r0, [r4, #12]
 8005958:	9b03      	ldr	r3, [sp, #12]
 800595a:	4298      	cmp	r0, r3
 800595c:	bfb8      	it	lt
 800595e:	4618      	movlt	r0, r3
 8005960:	e7a4      	b.n	80058ac <_printf_i+0x168>
 8005962:	2301      	movs	r3, #1
 8005964:	4632      	mov	r2, r6
 8005966:	4649      	mov	r1, r9
 8005968:	4640      	mov	r0, r8
 800596a:	47d0      	blx	sl
 800596c:	3001      	adds	r0, #1
 800596e:	d09b      	beq.n	80058a8 <_printf_i+0x164>
 8005970:	3501      	adds	r5, #1
 8005972:	68e3      	ldr	r3, [r4, #12]
 8005974:	9903      	ldr	r1, [sp, #12]
 8005976:	1a5b      	subs	r3, r3, r1
 8005978:	42ab      	cmp	r3, r5
 800597a:	dcf2      	bgt.n	8005962 <_printf_i+0x21e>
 800597c:	e7eb      	b.n	8005956 <_printf_i+0x212>
 800597e:	2500      	movs	r5, #0
 8005980:	f104 0619 	add.w	r6, r4, #25
 8005984:	e7f5      	b.n	8005972 <_printf_i+0x22e>
 8005986:	bf00      	nop
 8005988:	0800935e 	.word	0x0800935e
 800598c:	0800936f 	.word	0x0800936f

08005990 <quorem>:
 8005990:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005994:	6903      	ldr	r3, [r0, #16]
 8005996:	690c      	ldr	r4, [r1, #16]
 8005998:	42a3      	cmp	r3, r4
 800599a:	4607      	mov	r7, r0
 800599c:	f2c0 8081 	blt.w	8005aa2 <quorem+0x112>
 80059a0:	3c01      	subs	r4, #1
 80059a2:	f101 0814 	add.w	r8, r1, #20
 80059a6:	f100 0514 	add.w	r5, r0, #20
 80059aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80059ae:	9301      	str	r3, [sp, #4]
 80059b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80059b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059b8:	3301      	adds	r3, #1
 80059ba:	429a      	cmp	r2, r3
 80059bc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80059c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80059c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80059c8:	d331      	bcc.n	8005a2e <quorem+0x9e>
 80059ca:	f04f 0e00 	mov.w	lr, #0
 80059ce:	4640      	mov	r0, r8
 80059d0:	46ac      	mov	ip, r5
 80059d2:	46f2      	mov	sl, lr
 80059d4:	f850 2b04 	ldr.w	r2, [r0], #4
 80059d8:	b293      	uxth	r3, r2
 80059da:	fb06 e303 	mla	r3, r6, r3, lr
 80059de:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	ebaa 0303 	sub.w	r3, sl, r3
 80059e8:	0c12      	lsrs	r2, r2, #16
 80059ea:	f8dc a000 	ldr.w	sl, [ip]
 80059ee:	fb06 e202 	mla	r2, r6, r2, lr
 80059f2:	fa13 f38a 	uxtah	r3, r3, sl
 80059f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80059fa:	fa1f fa82 	uxth.w	sl, r2
 80059fe:	f8dc 2000 	ldr.w	r2, [ip]
 8005a02:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005a06:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a10:	4581      	cmp	r9, r0
 8005a12:	f84c 3b04 	str.w	r3, [ip], #4
 8005a16:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005a1a:	d2db      	bcs.n	80059d4 <quorem+0x44>
 8005a1c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005a20:	b92b      	cbnz	r3, 8005a2e <quorem+0x9e>
 8005a22:	9b01      	ldr	r3, [sp, #4]
 8005a24:	3b04      	subs	r3, #4
 8005a26:	429d      	cmp	r5, r3
 8005a28:	461a      	mov	r2, r3
 8005a2a:	d32e      	bcc.n	8005a8a <quorem+0xfa>
 8005a2c:	613c      	str	r4, [r7, #16]
 8005a2e:	4638      	mov	r0, r7
 8005a30:	f001 f8be 	bl	8006bb0 <__mcmp>
 8005a34:	2800      	cmp	r0, #0
 8005a36:	db24      	blt.n	8005a82 <quorem+0xf2>
 8005a38:	3601      	adds	r6, #1
 8005a3a:	4628      	mov	r0, r5
 8005a3c:	f04f 0c00 	mov.w	ip, #0
 8005a40:	f858 2b04 	ldr.w	r2, [r8], #4
 8005a44:	f8d0 e000 	ldr.w	lr, [r0]
 8005a48:	b293      	uxth	r3, r2
 8005a4a:	ebac 0303 	sub.w	r3, ip, r3
 8005a4e:	0c12      	lsrs	r2, r2, #16
 8005a50:	fa13 f38e 	uxtah	r3, r3, lr
 8005a54:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005a58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a62:	45c1      	cmp	r9, r8
 8005a64:	f840 3b04 	str.w	r3, [r0], #4
 8005a68:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005a6c:	d2e8      	bcs.n	8005a40 <quorem+0xb0>
 8005a6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a76:	b922      	cbnz	r2, 8005a82 <quorem+0xf2>
 8005a78:	3b04      	subs	r3, #4
 8005a7a:	429d      	cmp	r5, r3
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	d30a      	bcc.n	8005a96 <quorem+0x106>
 8005a80:	613c      	str	r4, [r7, #16]
 8005a82:	4630      	mov	r0, r6
 8005a84:	b003      	add	sp, #12
 8005a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a8a:	6812      	ldr	r2, [r2, #0]
 8005a8c:	3b04      	subs	r3, #4
 8005a8e:	2a00      	cmp	r2, #0
 8005a90:	d1cc      	bne.n	8005a2c <quorem+0x9c>
 8005a92:	3c01      	subs	r4, #1
 8005a94:	e7c7      	b.n	8005a26 <quorem+0x96>
 8005a96:	6812      	ldr	r2, [r2, #0]
 8005a98:	3b04      	subs	r3, #4
 8005a9a:	2a00      	cmp	r2, #0
 8005a9c:	d1f0      	bne.n	8005a80 <quorem+0xf0>
 8005a9e:	3c01      	subs	r4, #1
 8005aa0:	e7eb      	b.n	8005a7a <quorem+0xea>
 8005aa2:	2000      	movs	r0, #0
 8005aa4:	e7ee      	b.n	8005a84 <quorem+0xf4>
	...

08005aa8 <_dtoa_r>:
 8005aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aac:	ed2d 8b02 	vpush	{d8}
 8005ab0:	ec57 6b10 	vmov	r6, r7, d0
 8005ab4:	b095      	sub	sp, #84	; 0x54
 8005ab6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005ab8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005abc:	9105      	str	r1, [sp, #20]
 8005abe:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005ac2:	4604      	mov	r4, r0
 8005ac4:	9209      	str	r2, [sp, #36]	; 0x24
 8005ac6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ac8:	b975      	cbnz	r5, 8005ae8 <_dtoa_r+0x40>
 8005aca:	2010      	movs	r0, #16
 8005acc:	f000 fddc 	bl	8006688 <malloc>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	6260      	str	r0, [r4, #36]	; 0x24
 8005ad4:	b920      	cbnz	r0, 8005ae0 <_dtoa_r+0x38>
 8005ad6:	4bb2      	ldr	r3, [pc, #712]	; (8005da0 <_dtoa_r+0x2f8>)
 8005ad8:	21ea      	movs	r1, #234	; 0xea
 8005ada:	48b2      	ldr	r0, [pc, #712]	; (8005da4 <_dtoa_r+0x2fc>)
 8005adc:	f001 fa32 	bl	8006f44 <__assert_func>
 8005ae0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005ae4:	6005      	str	r5, [r0, #0]
 8005ae6:	60c5      	str	r5, [r0, #12]
 8005ae8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005aea:	6819      	ldr	r1, [r3, #0]
 8005aec:	b151      	cbz	r1, 8005b04 <_dtoa_r+0x5c>
 8005aee:	685a      	ldr	r2, [r3, #4]
 8005af0:	604a      	str	r2, [r1, #4]
 8005af2:	2301      	movs	r3, #1
 8005af4:	4093      	lsls	r3, r2
 8005af6:	608b      	str	r3, [r1, #8]
 8005af8:	4620      	mov	r0, r4
 8005afa:	f000 fe1b 	bl	8006734 <_Bfree>
 8005afe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b00:	2200      	movs	r2, #0
 8005b02:	601a      	str	r2, [r3, #0]
 8005b04:	1e3b      	subs	r3, r7, #0
 8005b06:	bfb9      	ittee	lt
 8005b08:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005b0c:	9303      	strlt	r3, [sp, #12]
 8005b0e:	2300      	movge	r3, #0
 8005b10:	f8c8 3000 	strge.w	r3, [r8]
 8005b14:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005b18:	4ba3      	ldr	r3, [pc, #652]	; (8005da8 <_dtoa_r+0x300>)
 8005b1a:	bfbc      	itt	lt
 8005b1c:	2201      	movlt	r2, #1
 8005b1e:	f8c8 2000 	strlt.w	r2, [r8]
 8005b22:	ea33 0309 	bics.w	r3, r3, r9
 8005b26:	d11b      	bne.n	8005b60 <_dtoa_r+0xb8>
 8005b28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b2a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b2e:	6013      	str	r3, [r2, #0]
 8005b30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005b34:	4333      	orrs	r3, r6
 8005b36:	f000 857a 	beq.w	800662e <_dtoa_r+0xb86>
 8005b3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b3c:	b963      	cbnz	r3, 8005b58 <_dtoa_r+0xb0>
 8005b3e:	4b9b      	ldr	r3, [pc, #620]	; (8005dac <_dtoa_r+0x304>)
 8005b40:	e024      	b.n	8005b8c <_dtoa_r+0xe4>
 8005b42:	4b9b      	ldr	r3, [pc, #620]	; (8005db0 <_dtoa_r+0x308>)
 8005b44:	9300      	str	r3, [sp, #0]
 8005b46:	3308      	adds	r3, #8
 8005b48:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b4a:	6013      	str	r3, [r2, #0]
 8005b4c:	9800      	ldr	r0, [sp, #0]
 8005b4e:	b015      	add	sp, #84	; 0x54
 8005b50:	ecbd 8b02 	vpop	{d8}
 8005b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b58:	4b94      	ldr	r3, [pc, #592]	; (8005dac <_dtoa_r+0x304>)
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	3303      	adds	r3, #3
 8005b5e:	e7f3      	b.n	8005b48 <_dtoa_r+0xa0>
 8005b60:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005b64:	2200      	movs	r2, #0
 8005b66:	ec51 0b17 	vmov	r0, r1, d7
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005b70:	f7fa ffb2 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b74:	4680      	mov	r8, r0
 8005b76:	b158      	cbz	r0, 8005b90 <_dtoa_r+0xe8>
 8005b78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	6013      	str	r3, [r2, #0]
 8005b7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	f000 8551 	beq.w	8006628 <_dtoa_r+0xb80>
 8005b86:	488b      	ldr	r0, [pc, #556]	; (8005db4 <_dtoa_r+0x30c>)
 8005b88:	6018      	str	r0, [r3, #0]
 8005b8a:	1e43      	subs	r3, r0, #1
 8005b8c:	9300      	str	r3, [sp, #0]
 8005b8e:	e7dd      	b.n	8005b4c <_dtoa_r+0xa4>
 8005b90:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005b94:	aa12      	add	r2, sp, #72	; 0x48
 8005b96:	a913      	add	r1, sp, #76	; 0x4c
 8005b98:	4620      	mov	r0, r4
 8005b9a:	f001 f8ad 	bl	8006cf8 <__d2b>
 8005b9e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005ba2:	4683      	mov	fp, r0
 8005ba4:	2d00      	cmp	r5, #0
 8005ba6:	d07c      	beq.n	8005ca2 <_dtoa_r+0x1fa>
 8005ba8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005baa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005bae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bb2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005bb6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005bba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005bbe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005bc2:	4b7d      	ldr	r3, [pc, #500]	; (8005db8 <_dtoa_r+0x310>)
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	4630      	mov	r0, r6
 8005bc8:	4639      	mov	r1, r7
 8005bca:	f7fa fb65 	bl	8000298 <__aeabi_dsub>
 8005bce:	a36e      	add	r3, pc, #440	; (adr r3, 8005d88 <_dtoa_r+0x2e0>)
 8005bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd4:	f7fa fd18 	bl	8000608 <__aeabi_dmul>
 8005bd8:	a36d      	add	r3, pc, #436	; (adr r3, 8005d90 <_dtoa_r+0x2e8>)
 8005bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bde:	f7fa fb5d 	bl	800029c <__adddf3>
 8005be2:	4606      	mov	r6, r0
 8005be4:	4628      	mov	r0, r5
 8005be6:	460f      	mov	r7, r1
 8005be8:	f7fa fca4 	bl	8000534 <__aeabi_i2d>
 8005bec:	a36a      	add	r3, pc, #424	; (adr r3, 8005d98 <_dtoa_r+0x2f0>)
 8005bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf2:	f7fa fd09 	bl	8000608 <__aeabi_dmul>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	4630      	mov	r0, r6
 8005bfc:	4639      	mov	r1, r7
 8005bfe:	f7fa fb4d 	bl	800029c <__adddf3>
 8005c02:	4606      	mov	r6, r0
 8005c04:	460f      	mov	r7, r1
 8005c06:	f7fa ffaf 	bl	8000b68 <__aeabi_d2iz>
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	4682      	mov	sl, r0
 8005c0e:	2300      	movs	r3, #0
 8005c10:	4630      	mov	r0, r6
 8005c12:	4639      	mov	r1, r7
 8005c14:	f7fa ff6a 	bl	8000aec <__aeabi_dcmplt>
 8005c18:	b148      	cbz	r0, 8005c2e <_dtoa_r+0x186>
 8005c1a:	4650      	mov	r0, sl
 8005c1c:	f7fa fc8a 	bl	8000534 <__aeabi_i2d>
 8005c20:	4632      	mov	r2, r6
 8005c22:	463b      	mov	r3, r7
 8005c24:	f7fa ff58 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c28:	b908      	cbnz	r0, 8005c2e <_dtoa_r+0x186>
 8005c2a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005c2e:	f1ba 0f16 	cmp.w	sl, #22
 8005c32:	d854      	bhi.n	8005cde <_dtoa_r+0x236>
 8005c34:	4b61      	ldr	r3, [pc, #388]	; (8005dbc <_dtoa_r+0x314>)
 8005c36:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005c42:	f7fa ff53 	bl	8000aec <__aeabi_dcmplt>
 8005c46:	2800      	cmp	r0, #0
 8005c48:	d04b      	beq.n	8005ce2 <_dtoa_r+0x23a>
 8005c4a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005c4e:	2300      	movs	r3, #0
 8005c50:	930e      	str	r3, [sp, #56]	; 0x38
 8005c52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005c54:	1b5d      	subs	r5, r3, r5
 8005c56:	1e6b      	subs	r3, r5, #1
 8005c58:	9304      	str	r3, [sp, #16]
 8005c5a:	bf43      	ittte	mi
 8005c5c:	2300      	movmi	r3, #0
 8005c5e:	f1c5 0801 	rsbmi	r8, r5, #1
 8005c62:	9304      	strmi	r3, [sp, #16]
 8005c64:	f04f 0800 	movpl.w	r8, #0
 8005c68:	f1ba 0f00 	cmp.w	sl, #0
 8005c6c:	db3b      	blt.n	8005ce6 <_dtoa_r+0x23e>
 8005c6e:	9b04      	ldr	r3, [sp, #16]
 8005c70:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005c74:	4453      	add	r3, sl
 8005c76:	9304      	str	r3, [sp, #16]
 8005c78:	2300      	movs	r3, #0
 8005c7a:	9306      	str	r3, [sp, #24]
 8005c7c:	9b05      	ldr	r3, [sp, #20]
 8005c7e:	2b09      	cmp	r3, #9
 8005c80:	d869      	bhi.n	8005d56 <_dtoa_r+0x2ae>
 8005c82:	2b05      	cmp	r3, #5
 8005c84:	bfc4      	itt	gt
 8005c86:	3b04      	subgt	r3, #4
 8005c88:	9305      	strgt	r3, [sp, #20]
 8005c8a:	9b05      	ldr	r3, [sp, #20]
 8005c8c:	f1a3 0302 	sub.w	r3, r3, #2
 8005c90:	bfcc      	ite	gt
 8005c92:	2500      	movgt	r5, #0
 8005c94:	2501      	movle	r5, #1
 8005c96:	2b03      	cmp	r3, #3
 8005c98:	d869      	bhi.n	8005d6e <_dtoa_r+0x2c6>
 8005c9a:	e8df f003 	tbb	[pc, r3]
 8005c9e:	4e2c      	.short	0x4e2c
 8005ca0:	5a4c      	.short	0x5a4c
 8005ca2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005ca6:	441d      	add	r5, r3
 8005ca8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005cac:	2b20      	cmp	r3, #32
 8005cae:	bfc1      	itttt	gt
 8005cb0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005cb4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005cb8:	fa09 f303 	lslgt.w	r3, r9, r3
 8005cbc:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005cc0:	bfda      	itte	le
 8005cc2:	f1c3 0320 	rsble	r3, r3, #32
 8005cc6:	fa06 f003 	lslle.w	r0, r6, r3
 8005cca:	4318      	orrgt	r0, r3
 8005ccc:	f7fa fc22 	bl	8000514 <__aeabi_ui2d>
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	4606      	mov	r6, r0
 8005cd4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005cd8:	3d01      	subs	r5, #1
 8005cda:	9310      	str	r3, [sp, #64]	; 0x40
 8005cdc:	e771      	b.n	8005bc2 <_dtoa_r+0x11a>
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e7b6      	b.n	8005c50 <_dtoa_r+0x1a8>
 8005ce2:	900e      	str	r0, [sp, #56]	; 0x38
 8005ce4:	e7b5      	b.n	8005c52 <_dtoa_r+0x1aa>
 8005ce6:	f1ca 0300 	rsb	r3, sl, #0
 8005cea:	9306      	str	r3, [sp, #24]
 8005cec:	2300      	movs	r3, #0
 8005cee:	eba8 080a 	sub.w	r8, r8, sl
 8005cf2:	930d      	str	r3, [sp, #52]	; 0x34
 8005cf4:	e7c2      	b.n	8005c7c <_dtoa_r+0x1d4>
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	9308      	str	r3, [sp, #32]
 8005cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	dc39      	bgt.n	8005d74 <_dtoa_r+0x2cc>
 8005d00:	f04f 0901 	mov.w	r9, #1
 8005d04:	f8cd 9004 	str.w	r9, [sp, #4]
 8005d08:	464b      	mov	r3, r9
 8005d0a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005d0e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005d10:	2200      	movs	r2, #0
 8005d12:	6042      	str	r2, [r0, #4]
 8005d14:	2204      	movs	r2, #4
 8005d16:	f102 0614 	add.w	r6, r2, #20
 8005d1a:	429e      	cmp	r6, r3
 8005d1c:	6841      	ldr	r1, [r0, #4]
 8005d1e:	d92f      	bls.n	8005d80 <_dtoa_r+0x2d8>
 8005d20:	4620      	mov	r0, r4
 8005d22:	f000 fcc7 	bl	80066b4 <_Balloc>
 8005d26:	9000      	str	r0, [sp, #0]
 8005d28:	2800      	cmp	r0, #0
 8005d2a:	d14b      	bne.n	8005dc4 <_dtoa_r+0x31c>
 8005d2c:	4b24      	ldr	r3, [pc, #144]	; (8005dc0 <_dtoa_r+0x318>)
 8005d2e:	4602      	mov	r2, r0
 8005d30:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005d34:	e6d1      	b.n	8005ada <_dtoa_r+0x32>
 8005d36:	2301      	movs	r3, #1
 8005d38:	e7de      	b.n	8005cf8 <_dtoa_r+0x250>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	9308      	str	r3, [sp, #32]
 8005d3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d40:	eb0a 0903 	add.w	r9, sl, r3
 8005d44:	f109 0301 	add.w	r3, r9, #1
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	9301      	str	r3, [sp, #4]
 8005d4c:	bfb8      	it	lt
 8005d4e:	2301      	movlt	r3, #1
 8005d50:	e7dd      	b.n	8005d0e <_dtoa_r+0x266>
 8005d52:	2301      	movs	r3, #1
 8005d54:	e7f2      	b.n	8005d3c <_dtoa_r+0x294>
 8005d56:	2501      	movs	r5, #1
 8005d58:	2300      	movs	r3, #0
 8005d5a:	9305      	str	r3, [sp, #20]
 8005d5c:	9508      	str	r5, [sp, #32]
 8005d5e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8005d62:	2200      	movs	r2, #0
 8005d64:	f8cd 9004 	str.w	r9, [sp, #4]
 8005d68:	2312      	movs	r3, #18
 8005d6a:	9209      	str	r2, [sp, #36]	; 0x24
 8005d6c:	e7cf      	b.n	8005d0e <_dtoa_r+0x266>
 8005d6e:	2301      	movs	r3, #1
 8005d70:	9308      	str	r3, [sp, #32]
 8005d72:	e7f4      	b.n	8005d5e <_dtoa_r+0x2b6>
 8005d74:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005d78:	f8cd 9004 	str.w	r9, [sp, #4]
 8005d7c:	464b      	mov	r3, r9
 8005d7e:	e7c6      	b.n	8005d0e <_dtoa_r+0x266>
 8005d80:	3101      	adds	r1, #1
 8005d82:	6041      	str	r1, [r0, #4]
 8005d84:	0052      	lsls	r2, r2, #1
 8005d86:	e7c6      	b.n	8005d16 <_dtoa_r+0x26e>
 8005d88:	636f4361 	.word	0x636f4361
 8005d8c:	3fd287a7 	.word	0x3fd287a7
 8005d90:	8b60c8b3 	.word	0x8b60c8b3
 8005d94:	3fc68a28 	.word	0x3fc68a28
 8005d98:	509f79fb 	.word	0x509f79fb
 8005d9c:	3fd34413 	.word	0x3fd34413
 8005da0:	0800938d 	.word	0x0800938d
 8005da4:	080093a4 	.word	0x080093a4
 8005da8:	7ff00000 	.word	0x7ff00000
 8005dac:	08009389 	.word	0x08009389
 8005db0:	08009380 	.word	0x08009380
 8005db4:	0800935d 	.word	0x0800935d
 8005db8:	3ff80000 	.word	0x3ff80000
 8005dbc:	080094a0 	.word	0x080094a0
 8005dc0:	08009403 	.word	0x08009403
 8005dc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dc6:	9a00      	ldr	r2, [sp, #0]
 8005dc8:	601a      	str	r2, [r3, #0]
 8005dca:	9b01      	ldr	r3, [sp, #4]
 8005dcc:	2b0e      	cmp	r3, #14
 8005dce:	f200 80ad 	bhi.w	8005f2c <_dtoa_r+0x484>
 8005dd2:	2d00      	cmp	r5, #0
 8005dd4:	f000 80aa 	beq.w	8005f2c <_dtoa_r+0x484>
 8005dd8:	f1ba 0f00 	cmp.w	sl, #0
 8005ddc:	dd36      	ble.n	8005e4c <_dtoa_r+0x3a4>
 8005dde:	4ac3      	ldr	r2, [pc, #780]	; (80060ec <_dtoa_r+0x644>)
 8005de0:	f00a 030f 	and.w	r3, sl, #15
 8005de4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005de8:	ed93 7b00 	vldr	d7, [r3]
 8005dec:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005df0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005df4:	eeb0 8a47 	vmov.f32	s16, s14
 8005df8:	eef0 8a67 	vmov.f32	s17, s15
 8005dfc:	d016      	beq.n	8005e2c <_dtoa_r+0x384>
 8005dfe:	4bbc      	ldr	r3, [pc, #752]	; (80060f0 <_dtoa_r+0x648>)
 8005e00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e04:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e08:	f7fa fd28 	bl	800085c <__aeabi_ddiv>
 8005e0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e10:	f007 070f 	and.w	r7, r7, #15
 8005e14:	2503      	movs	r5, #3
 8005e16:	4eb6      	ldr	r6, [pc, #728]	; (80060f0 <_dtoa_r+0x648>)
 8005e18:	b957      	cbnz	r7, 8005e30 <_dtoa_r+0x388>
 8005e1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e1e:	ec53 2b18 	vmov	r2, r3, d8
 8005e22:	f7fa fd1b 	bl	800085c <__aeabi_ddiv>
 8005e26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e2a:	e029      	b.n	8005e80 <_dtoa_r+0x3d8>
 8005e2c:	2502      	movs	r5, #2
 8005e2e:	e7f2      	b.n	8005e16 <_dtoa_r+0x36e>
 8005e30:	07f9      	lsls	r1, r7, #31
 8005e32:	d508      	bpl.n	8005e46 <_dtoa_r+0x39e>
 8005e34:	ec51 0b18 	vmov	r0, r1, d8
 8005e38:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005e3c:	f7fa fbe4 	bl	8000608 <__aeabi_dmul>
 8005e40:	ec41 0b18 	vmov	d8, r0, r1
 8005e44:	3501      	adds	r5, #1
 8005e46:	107f      	asrs	r7, r7, #1
 8005e48:	3608      	adds	r6, #8
 8005e4a:	e7e5      	b.n	8005e18 <_dtoa_r+0x370>
 8005e4c:	f000 80a6 	beq.w	8005f9c <_dtoa_r+0x4f4>
 8005e50:	f1ca 0600 	rsb	r6, sl, #0
 8005e54:	4ba5      	ldr	r3, [pc, #660]	; (80060ec <_dtoa_r+0x644>)
 8005e56:	4fa6      	ldr	r7, [pc, #664]	; (80060f0 <_dtoa_r+0x648>)
 8005e58:	f006 020f 	and.w	r2, r6, #15
 8005e5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e64:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e68:	f7fa fbce 	bl	8000608 <__aeabi_dmul>
 8005e6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e70:	1136      	asrs	r6, r6, #4
 8005e72:	2300      	movs	r3, #0
 8005e74:	2502      	movs	r5, #2
 8005e76:	2e00      	cmp	r6, #0
 8005e78:	f040 8085 	bne.w	8005f86 <_dtoa_r+0x4de>
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d1d2      	bne.n	8005e26 <_dtoa_r+0x37e>
 8005e80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f000 808c 	beq.w	8005fa0 <_dtoa_r+0x4f8>
 8005e88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005e8c:	4b99      	ldr	r3, [pc, #612]	; (80060f4 <_dtoa_r+0x64c>)
 8005e8e:	2200      	movs	r2, #0
 8005e90:	4630      	mov	r0, r6
 8005e92:	4639      	mov	r1, r7
 8005e94:	f7fa fe2a 	bl	8000aec <__aeabi_dcmplt>
 8005e98:	2800      	cmp	r0, #0
 8005e9a:	f000 8081 	beq.w	8005fa0 <_dtoa_r+0x4f8>
 8005e9e:	9b01      	ldr	r3, [sp, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d07d      	beq.n	8005fa0 <_dtoa_r+0x4f8>
 8005ea4:	f1b9 0f00 	cmp.w	r9, #0
 8005ea8:	dd3c      	ble.n	8005f24 <_dtoa_r+0x47c>
 8005eaa:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005eae:	9307      	str	r3, [sp, #28]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	4b91      	ldr	r3, [pc, #580]	; (80060f8 <_dtoa_r+0x650>)
 8005eb4:	4630      	mov	r0, r6
 8005eb6:	4639      	mov	r1, r7
 8005eb8:	f7fa fba6 	bl	8000608 <__aeabi_dmul>
 8005ebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ec0:	3501      	adds	r5, #1
 8005ec2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005ec6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005eca:	4628      	mov	r0, r5
 8005ecc:	f7fa fb32 	bl	8000534 <__aeabi_i2d>
 8005ed0:	4632      	mov	r2, r6
 8005ed2:	463b      	mov	r3, r7
 8005ed4:	f7fa fb98 	bl	8000608 <__aeabi_dmul>
 8005ed8:	4b88      	ldr	r3, [pc, #544]	; (80060fc <_dtoa_r+0x654>)
 8005eda:	2200      	movs	r2, #0
 8005edc:	f7fa f9de 	bl	800029c <__adddf3>
 8005ee0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005ee4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ee8:	9303      	str	r3, [sp, #12]
 8005eea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d15c      	bne.n	8005faa <_dtoa_r+0x502>
 8005ef0:	4b83      	ldr	r3, [pc, #524]	; (8006100 <_dtoa_r+0x658>)
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	4630      	mov	r0, r6
 8005ef6:	4639      	mov	r1, r7
 8005ef8:	f7fa f9ce 	bl	8000298 <__aeabi_dsub>
 8005efc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f00:	4606      	mov	r6, r0
 8005f02:	460f      	mov	r7, r1
 8005f04:	f7fa fe10 	bl	8000b28 <__aeabi_dcmpgt>
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	f040 8296 	bne.w	800643a <_dtoa_r+0x992>
 8005f0e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005f12:	4630      	mov	r0, r6
 8005f14:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f18:	4639      	mov	r1, r7
 8005f1a:	f7fa fde7 	bl	8000aec <__aeabi_dcmplt>
 8005f1e:	2800      	cmp	r0, #0
 8005f20:	f040 8288 	bne.w	8006434 <_dtoa_r+0x98c>
 8005f24:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005f28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005f2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f2c0 8158 	blt.w	80061e4 <_dtoa_r+0x73c>
 8005f34:	f1ba 0f0e 	cmp.w	sl, #14
 8005f38:	f300 8154 	bgt.w	80061e4 <_dtoa_r+0x73c>
 8005f3c:	4b6b      	ldr	r3, [pc, #428]	; (80060ec <_dtoa_r+0x644>)
 8005f3e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005f42:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f280 80e3 	bge.w	8006114 <_dtoa_r+0x66c>
 8005f4e:	9b01      	ldr	r3, [sp, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	f300 80df 	bgt.w	8006114 <_dtoa_r+0x66c>
 8005f56:	f040 826d 	bne.w	8006434 <_dtoa_r+0x98c>
 8005f5a:	4b69      	ldr	r3, [pc, #420]	; (8006100 <_dtoa_r+0x658>)
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	4640      	mov	r0, r8
 8005f60:	4649      	mov	r1, r9
 8005f62:	f7fa fb51 	bl	8000608 <__aeabi_dmul>
 8005f66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f6a:	f7fa fdd3 	bl	8000b14 <__aeabi_dcmpge>
 8005f6e:	9e01      	ldr	r6, [sp, #4]
 8005f70:	4637      	mov	r7, r6
 8005f72:	2800      	cmp	r0, #0
 8005f74:	f040 8243 	bne.w	80063fe <_dtoa_r+0x956>
 8005f78:	9d00      	ldr	r5, [sp, #0]
 8005f7a:	2331      	movs	r3, #49	; 0x31
 8005f7c:	f805 3b01 	strb.w	r3, [r5], #1
 8005f80:	f10a 0a01 	add.w	sl, sl, #1
 8005f84:	e23f      	b.n	8006406 <_dtoa_r+0x95e>
 8005f86:	07f2      	lsls	r2, r6, #31
 8005f88:	d505      	bpl.n	8005f96 <_dtoa_r+0x4ee>
 8005f8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f8e:	f7fa fb3b 	bl	8000608 <__aeabi_dmul>
 8005f92:	3501      	adds	r5, #1
 8005f94:	2301      	movs	r3, #1
 8005f96:	1076      	asrs	r6, r6, #1
 8005f98:	3708      	adds	r7, #8
 8005f9a:	e76c      	b.n	8005e76 <_dtoa_r+0x3ce>
 8005f9c:	2502      	movs	r5, #2
 8005f9e:	e76f      	b.n	8005e80 <_dtoa_r+0x3d8>
 8005fa0:	9b01      	ldr	r3, [sp, #4]
 8005fa2:	f8cd a01c 	str.w	sl, [sp, #28]
 8005fa6:	930c      	str	r3, [sp, #48]	; 0x30
 8005fa8:	e78d      	b.n	8005ec6 <_dtoa_r+0x41e>
 8005faa:	9900      	ldr	r1, [sp, #0]
 8005fac:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005fae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005fb0:	4b4e      	ldr	r3, [pc, #312]	; (80060ec <_dtoa_r+0x644>)
 8005fb2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005fb6:	4401      	add	r1, r0
 8005fb8:	9102      	str	r1, [sp, #8]
 8005fba:	9908      	ldr	r1, [sp, #32]
 8005fbc:	eeb0 8a47 	vmov.f32	s16, s14
 8005fc0:	eef0 8a67 	vmov.f32	s17, s15
 8005fc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fc8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005fcc:	2900      	cmp	r1, #0
 8005fce:	d045      	beq.n	800605c <_dtoa_r+0x5b4>
 8005fd0:	494c      	ldr	r1, [pc, #304]	; (8006104 <_dtoa_r+0x65c>)
 8005fd2:	2000      	movs	r0, #0
 8005fd4:	f7fa fc42 	bl	800085c <__aeabi_ddiv>
 8005fd8:	ec53 2b18 	vmov	r2, r3, d8
 8005fdc:	f7fa f95c 	bl	8000298 <__aeabi_dsub>
 8005fe0:	9d00      	ldr	r5, [sp, #0]
 8005fe2:	ec41 0b18 	vmov	d8, r0, r1
 8005fe6:	4639      	mov	r1, r7
 8005fe8:	4630      	mov	r0, r6
 8005fea:	f7fa fdbd 	bl	8000b68 <__aeabi_d2iz>
 8005fee:	900c      	str	r0, [sp, #48]	; 0x30
 8005ff0:	f7fa faa0 	bl	8000534 <__aeabi_i2d>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	4630      	mov	r0, r6
 8005ffa:	4639      	mov	r1, r7
 8005ffc:	f7fa f94c 	bl	8000298 <__aeabi_dsub>
 8006000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006002:	3330      	adds	r3, #48	; 0x30
 8006004:	f805 3b01 	strb.w	r3, [r5], #1
 8006008:	ec53 2b18 	vmov	r2, r3, d8
 800600c:	4606      	mov	r6, r0
 800600e:	460f      	mov	r7, r1
 8006010:	f7fa fd6c 	bl	8000aec <__aeabi_dcmplt>
 8006014:	2800      	cmp	r0, #0
 8006016:	d165      	bne.n	80060e4 <_dtoa_r+0x63c>
 8006018:	4632      	mov	r2, r6
 800601a:	463b      	mov	r3, r7
 800601c:	4935      	ldr	r1, [pc, #212]	; (80060f4 <_dtoa_r+0x64c>)
 800601e:	2000      	movs	r0, #0
 8006020:	f7fa f93a 	bl	8000298 <__aeabi_dsub>
 8006024:	ec53 2b18 	vmov	r2, r3, d8
 8006028:	f7fa fd60 	bl	8000aec <__aeabi_dcmplt>
 800602c:	2800      	cmp	r0, #0
 800602e:	f040 80b9 	bne.w	80061a4 <_dtoa_r+0x6fc>
 8006032:	9b02      	ldr	r3, [sp, #8]
 8006034:	429d      	cmp	r5, r3
 8006036:	f43f af75 	beq.w	8005f24 <_dtoa_r+0x47c>
 800603a:	4b2f      	ldr	r3, [pc, #188]	; (80060f8 <_dtoa_r+0x650>)
 800603c:	ec51 0b18 	vmov	r0, r1, d8
 8006040:	2200      	movs	r2, #0
 8006042:	f7fa fae1 	bl	8000608 <__aeabi_dmul>
 8006046:	4b2c      	ldr	r3, [pc, #176]	; (80060f8 <_dtoa_r+0x650>)
 8006048:	ec41 0b18 	vmov	d8, r0, r1
 800604c:	2200      	movs	r2, #0
 800604e:	4630      	mov	r0, r6
 8006050:	4639      	mov	r1, r7
 8006052:	f7fa fad9 	bl	8000608 <__aeabi_dmul>
 8006056:	4606      	mov	r6, r0
 8006058:	460f      	mov	r7, r1
 800605a:	e7c4      	b.n	8005fe6 <_dtoa_r+0x53e>
 800605c:	ec51 0b17 	vmov	r0, r1, d7
 8006060:	f7fa fad2 	bl	8000608 <__aeabi_dmul>
 8006064:	9b02      	ldr	r3, [sp, #8]
 8006066:	9d00      	ldr	r5, [sp, #0]
 8006068:	930c      	str	r3, [sp, #48]	; 0x30
 800606a:	ec41 0b18 	vmov	d8, r0, r1
 800606e:	4639      	mov	r1, r7
 8006070:	4630      	mov	r0, r6
 8006072:	f7fa fd79 	bl	8000b68 <__aeabi_d2iz>
 8006076:	9011      	str	r0, [sp, #68]	; 0x44
 8006078:	f7fa fa5c 	bl	8000534 <__aeabi_i2d>
 800607c:	4602      	mov	r2, r0
 800607e:	460b      	mov	r3, r1
 8006080:	4630      	mov	r0, r6
 8006082:	4639      	mov	r1, r7
 8006084:	f7fa f908 	bl	8000298 <__aeabi_dsub>
 8006088:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800608a:	3330      	adds	r3, #48	; 0x30
 800608c:	f805 3b01 	strb.w	r3, [r5], #1
 8006090:	9b02      	ldr	r3, [sp, #8]
 8006092:	429d      	cmp	r5, r3
 8006094:	4606      	mov	r6, r0
 8006096:	460f      	mov	r7, r1
 8006098:	f04f 0200 	mov.w	r2, #0
 800609c:	d134      	bne.n	8006108 <_dtoa_r+0x660>
 800609e:	4b19      	ldr	r3, [pc, #100]	; (8006104 <_dtoa_r+0x65c>)
 80060a0:	ec51 0b18 	vmov	r0, r1, d8
 80060a4:	f7fa f8fa 	bl	800029c <__adddf3>
 80060a8:	4602      	mov	r2, r0
 80060aa:	460b      	mov	r3, r1
 80060ac:	4630      	mov	r0, r6
 80060ae:	4639      	mov	r1, r7
 80060b0:	f7fa fd3a 	bl	8000b28 <__aeabi_dcmpgt>
 80060b4:	2800      	cmp	r0, #0
 80060b6:	d175      	bne.n	80061a4 <_dtoa_r+0x6fc>
 80060b8:	ec53 2b18 	vmov	r2, r3, d8
 80060bc:	4911      	ldr	r1, [pc, #68]	; (8006104 <_dtoa_r+0x65c>)
 80060be:	2000      	movs	r0, #0
 80060c0:	f7fa f8ea 	bl	8000298 <__aeabi_dsub>
 80060c4:	4602      	mov	r2, r0
 80060c6:	460b      	mov	r3, r1
 80060c8:	4630      	mov	r0, r6
 80060ca:	4639      	mov	r1, r7
 80060cc:	f7fa fd0e 	bl	8000aec <__aeabi_dcmplt>
 80060d0:	2800      	cmp	r0, #0
 80060d2:	f43f af27 	beq.w	8005f24 <_dtoa_r+0x47c>
 80060d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80060d8:	1e6b      	subs	r3, r5, #1
 80060da:	930c      	str	r3, [sp, #48]	; 0x30
 80060dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80060e0:	2b30      	cmp	r3, #48	; 0x30
 80060e2:	d0f8      	beq.n	80060d6 <_dtoa_r+0x62e>
 80060e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80060e8:	e04a      	b.n	8006180 <_dtoa_r+0x6d8>
 80060ea:	bf00      	nop
 80060ec:	080094a0 	.word	0x080094a0
 80060f0:	08009478 	.word	0x08009478
 80060f4:	3ff00000 	.word	0x3ff00000
 80060f8:	40240000 	.word	0x40240000
 80060fc:	401c0000 	.word	0x401c0000
 8006100:	40140000 	.word	0x40140000
 8006104:	3fe00000 	.word	0x3fe00000
 8006108:	4baf      	ldr	r3, [pc, #700]	; (80063c8 <_dtoa_r+0x920>)
 800610a:	f7fa fa7d 	bl	8000608 <__aeabi_dmul>
 800610e:	4606      	mov	r6, r0
 8006110:	460f      	mov	r7, r1
 8006112:	e7ac      	b.n	800606e <_dtoa_r+0x5c6>
 8006114:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006118:	9d00      	ldr	r5, [sp, #0]
 800611a:	4642      	mov	r2, r8
 800611c:	464b      	mov	r3, r9
 800611e:	4630      	mov	r0, r6
 8006120:	4639      	mov	r1, r7
 8006122:	f7fa fb9b 	bl	800085c <__aeabi_ddiv>
 8006126:	f7fa fd1f 	bl	8000b68 <__aeabi_d2iz>
 800612a:	9002      	str	r0, [sp, #8]
 800612c:	f7fa fa02 	bl	8000534 <__aeabi_i2d>
 8006130:	4642      	mov	r2, r8
 8006132:	464b      	mov	r3, r9
 8006134:	f7fa fa68 	bl	8000608 <__aeabi_dmul>
 8006138:	4602      	mov	r2, r0
 800613a:	460b      	mov	r3, r1
 800613c:	4630      	mov	r0, r6
 800613e:	4639      	mov	r1, r7
 8006140:	f7fa f8aa 	bl	8000298 <__aeabi_dsub>
 8006144:	9e02      	ldr	r6, [sp, #8]
 8006146:	9f01      	ldr	r7, [sp, #4]
 8006148:	3630      	adds	r6, #48	; 0x30
 800614a:	f805 6b01 	strb.w	r6, [r5], #1
 800614e:	9e00      	ldr	r6, [sp, #0]
 8006150:	1bae      	subs	r6, r5, r6
 8006152:	42b7      	cmp	r7, r6
 8006154:	4602      	mov	r2, r0
 8006156:	460b      	mov	r3, r1
 8006158:	d137      	bne.n	80061ca <_dtoa_r+0x722>
 800615a:	f7fa f89f 	bl	800029c <__adddf3>
 800615e:	4642      	mov	r2, r8
 8006160:	464b      	mov	r3, r9
 8006162:	4606      	mov	r6, r0
 8006164:	460f      	mov	r7, r1
 8006166:	f7fa fcdf 	bl	8000b28 <__aeabi_dcmpgt>
 800616a:	b9c8      	cbnz	r0, 80061a0 <_dtoa_r+0x6f8>
 800616c:	4642      	mov	r2, r8
 800616e:	464b      	mov	r3, r9
 8006170:	4630      	mov	r0, r6
 8006172:	4639      	mov	r1, r7
 8006174:	f7fa fcb0 	bl	8000ad8 <__aeabi_dcmpeq>
 8006178:	b110      	cbz	r0, 8006180 <_dtoa_r+0x6d8>
 800617a:	9b02      	ldr	r3, [sp, #8]
 800617c:	07d9      	lsls	r1, r3, #31
 800617e:	d40f      	bmi.n	80061a0 <_dtoa_r+0x6f8>
 8006180:	4620      	mov	r0, r4
 8006182:	4659      	mov	r1, fp
 8006184:	f000 fad6 	bl	8006734 <_Bfree>
 8006188:	2300      	movs	r3, #0
 800618a:	702b      	strb	r3, [r5, #0]
 800618c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800618e:	f10a 0001 	add.w	r0, sl, #1
 8006192:	6018      	str	r0, [r3, #0]
 8006194:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006196:	2b00      	cmp	r3, #0
 8006198:	f43f acd8 	beq.w	8005b4c <_dtoa_r+0xa4>
 800619c:	601d      	str	r5, [r3, #0]
 800619e:	e4d5      	b.n	8005b4c <_dtoa_r+0xa4>
 80061a0:	f8cd a01c 	str.w	sl, [sp, #28]
 80061a4:	462b      	mov	r3, r5
 80061a6:	461d      	mov	r5, r3
 80061a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061ac:	2a39      	cmp	r2, #57	; 0x39
 80061ae:	d108      	bne.n	80061c2 <_dtoa_r+0x71a>
 80061b0:	9a00      	ldr	r2, [sp, #0]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d1f7      	bne.n	80061a6 <_dtoa_r+0x6fe>
 80061b6:	9a07      	ldr	r2, [sp, #28]
 80061b8:	9900      	ldr	r1, [sp, #0]
 80061ba:	3201      	adds	r2, #1
 80061bc:	9207      	str	r2, [sp, #28]
 80061be:	2230      	movs	r2, #48	; 0x30
 80061c0:	700a      	strb	r2, [r1, #0]
 80061c2:	781a      	ldrb	r2, [r3, #0]
 80061c4:	3201      	adds	r2, #1
 80061c6:	701a      	strb	r2, [r3, #0]
 80061c8:	e78c      	b.n	80060e4 <_dtoa_r+0x63c>
 80061ca:	4b7f      	ldr	r3, [pc, #508]	; (80063c8 <_dtoa_r+0x920>)
 80061cc:	2200      	movs	r2, #0
 80061ce:	f7fa fa1b 	bl	8000608 <__aeabi_dmul>
 80061d2:	2200      	movs	r2, #0
 80061d4:	2300      	movs	r3, #0
 80061d6:	4606      	mov	r6, r0
 80061d8:	460f      	mov	r7, r1
 80061da:	f7fa fc7d 	bl	8000ad8 <__aeabi_dcmpeq>
 80061de:	2800      	cmp	r0, #0
 80061e0:	d09b      	beq.n	800611a <_dtoa_r+0x672>
 80061e2:	e7cd      	b.n	8006180 <_dtoa_r+0x6d8>
 80061e4:	9a08      	ldr	r2, [sp, #32]
 80061e6:	2a00      	cmp	r2, #0
 80061e8:	f000 80c4 	beq.w	8006374 <_dtoa_r+0x8cc>
 80061ec:	9a05      	ldr	r2, [sp, #20]
 80061ee:	2a01      	cmp	r2, #1
 80061f0:	f300 80a8 	bgt.w	8006344 <_dtoa_r+0x89c>
 80061f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80061f6:	2a00      	cmp	r2, #0
 80061f8:	f000 80a0 	beq.w	800633c <_dtoa_r+0x894>
 80061fc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006200:	9e06      	ldr	r6, [sp, #24]
 8006202:	4645      	mov	r5, r8
 8006204:	9a04      	ldr	r2, [sp, #16]
 8006206:	2101      	movs	r1, #1
 8006208:	441a      	add	r2, r3
 800620a:	4620      	mov	r0, r4
 800620c:	4498      	add	r8, r3
 800620e:	9204      	str	r2, [sp, #16]
 8006210:	f000 fb4c 	bl	80068ac <__i2b>
 8006214:	4607      	mov	r7, r0
 8006216:	2d00      	cmp	r5, #0
 8006218:	dd0b      	ble.n	8006232 <_dtoa_r+0x78a>
 800621a:	9b04      	ldr	r3, [sp, #16]
 800621c:	2b00      	cmp	r3, #0
 800621e:	dd08      	ble.n	8006232 <_dtoa_r+0x78a>
 8006220:	42ab      	cmp	r3, r5
 8006222:	9a04      	ldr	r2, [sp, #16]
 8006224:	bfa8      	it	ge
 8006226:	462b      	movge	r3, r5
 8006228:	eba8 0803 	sub.w	r8, r8, r3
 800622c:	1aed      	subs	r5, r5, r3
 800622e:	1ad3      	subs	r3, r2, r3
 8006230:	9304      	str	r3, [sp, #16]
 8006232:	9b06      	ldr	r3, [sp, #24]
 8006234:	b1fb      	cbz	r3, 8006276 <_dtoa_r+0x7ce>
 8006236:	9b08      	ldr	r3, [sp, #32]
 8006238:	2b00      	cmp	r3, #0
 800623a:	f000 809f 	beq.w	800637c <_dtoa_r+0x8d4>
 800623e:	2e00      	cmp	r6, #0
 8006240:	dd11      	ble.n	8006266 <_dtoa_r+0x7be>
 8006242:	4639      	mov	r1, r7
 8006244:	4632      	mov	r2, r6
 8006246:	4620      	mov	r0, r4
 8006248:	f000 fbec 	bl	8006a24 <__pow5mult>
 800624c:	465a      	mov	r2, fp
 800624e:	4601      	mov	r1, r0
 8006250:	4607      	mov	r7, r0
 8006252:	4620      	mov	r0, r4
 8006254:	f000 fb40 	bl	80068d8 <__multiply>
 8006258:	4659      	mov	r1, fp
 800625a:	9007      	str	r0, [sp, #28]
 800625c:	4620      	mov	r0, r4
 800625e:	f000 fa69 	bl	8006734 <_Bfree>
 8006262:	9b07      	ldr	r3, [sp, #28]
 8006264:	469b      	mov	fp, r3
 8006266:	9b06      	ldr	r3, [sp, #24]
 8006268:	1b9a      	subs	r2, r3, r6
 800626a:	d004      	beq.n	8006276 <_dtoa_r+0x7ce>
 800626c:	4659      	mov	r1, fp
 800626e:	4620      	mov	r0, r4
 8006270:	f000 fbd8 	bl	8006a24 <__pow5mult>
 8006274:	4683      	mov	fp, r0
 8006276:	2101      	movs	r1, #1
 8006278:	4620      	mov	r0, r4
 800627a:	f000 fb17 	bl	80068ac <__i2b>
 800627e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006280:	2b00      	cmp	r3, #0
 8006282:	4606      	mov	r6, r0
 8006284:	dd7c      	ble.n	8006380 <_dtoa_r+0x8d8>
 8006286:	461a      	mov	r2, r3
 8006288:	4601      	mov	r1, r0
 800628a:	4620      	mov	r0, r4
 800628c:	f000 fbca 	bl	8006a24 <__pow5mult>
 8006290:	9b05      	ldr	r3, [sp, #20]
 8006292:	2b01      	cmp	r3, #1
 8006294:	4606      	mov	r6, r0
 8006296:	dd76      	ble.n	8006386 <_dtoa_r+0x8de>
 8006298:	2300      	movs	r3, #0
 800629a:	9306      	str	r3, [sp, #24]
 800629c:	6933      	ldr	r3, [r6, #16]
 800629e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80062a2:	6918      	ldr	r0, [r3, #16]
 80062a4:	f000 fab2 	bl	800680c <__hi0bits>
 80062a8:	f1c0 0020 	rsb	r0, r0, #32
 80062ac:	9b04      	ldr	r3, [sp, #16]
 80062ae:	4418      	add	r0, r3
 80062b0:	f010 001f 	ands.w	r0, r0, #31
 80062b4:	f000 8086 	beq.w	80063c4 <_dtoa_r+0x91c>
 80062b8:	f1c0 0320 	rsb	r3, r0, #32
 80062bc:	2b04      	cmp	r3, #4
 80062be:	dd7f      	ble.n	80063c0 <_dtoa_r+0x918>
 80062c0:	f1c0 001c 	rsb	r0, r0, #28
 80062c4:	9b04      	ldr	r3, [sp, #16]
 80062c6:	4403      	add	r3, r0
 80062c8:	4480      	add	r8, r0
 80062ca:	4405      	add	r5, r0
 80062cc:	9304      	str	r3, [sp, #16]
 80062ce:	f1b8 0f00 	cmp.w	r8, #0
 80062d2:	dd05      	ble.n	80062e0 <_dtoa_r+0x838>
 80062d4:	4659      	mov	r1, fp
 80062d6:	4642      	mov	r2, r8
 80062d8:	4620      	mov	r0, r4
 80062da:	f000 fbfd 	bl	8006ad8 <__lshift>
 80062de:	4683      	mov	fp, r0
 80062e0:	9b04      	ldr	r3, [sp, #16]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	dd05      	ble.n	80062f2 <_dtoa_r+0x84a>
 80062e6:	4631      	mov	r1, r6
 80062e8:	461a      	mov	r2, r3
 80062ea:	4620      	mov	r0, r4
 80062ec:	f000 fbf4 	bl	8006ad8 <__lshift>
 80062f0:	4606      	mov	r6, r0
 80062f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d069      	beq.n	80063cc <_dtoa_r+0x924>
 80062f8:	4631      	mov	r1, r6
 80062fa:	4658      	mov	r0, fp
 80062fc:	f000 fc58 	bl	8006bb0 <__mcmp>
 8006300:	2800      	cmp	r0, #0
 8006302:	da63      	bge.n	80063cc <_dtoa_r+0x924>
 8006304:	2300      	movs	r3, #0
 8006306:	4659      	mov	r1, fp
 8006308:	220a      	movs	r2, #10
 800630a:	4620      	mov	r0, r4
 800630c:	f000 fa34 	bl	8006778 <__multadd>
 8006310:	9b08      	ldr	r3, [sp, #32]
 8006312:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006316:	4683      	mov	fp, r0
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 818f 	beq.w	800663c <_dtoa_r+0xb94>
 800631e:	4639      	mov	r1, r7
 8006320:	2300      	movs	r3, #0
 8006322:	220a      	movs	r2, #10
 8006324:	4620      	mov	r0, r4
 8006326:	f000 fa27 	bl	8006778 <__multadd>
 800632a:	f1b9 0f00 	cmp.w	r9, #0
 800632e:	4607      	mov	r7, r0
 8006330:	f300 808e 	bgt.w	8006450 <_dtoa_r+0x9a8>
 8006334:	9b05      	ldr	r3, [sp, #20]
 8006336:	2b02      	cmp	r3, #2
 8006338:	dc50      	bgt.n	80063dc <_dtoa_r+0x934>
 800633a:	e089      	b.n	8006450 <_dtoa_r+0x9a8>
 800633c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800633e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006342:	e75d      	b.n	8006200 <_dtoa_r+0x758>
 8006344:	9b01      	ldr	r3, [sp, #4]
 8006346:	1e5e      	subs	r6, r3, #1
 8006348:	9b06      	ldr	r3, [sp, #24]
 800634a:	42b3      	cmp	r3, r6
 800634c:	bfbf      	itttt	lt
 800634e:	9b06      	ldrlt	r3, [sp, #24]
 8006350:	9606      	strlt	r6, [sp, #24]
 8006352:	1af2      	sublt	r2, r6, r3
 8006354:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006356:	bfb6      	itet	lt
 8006358:	189b      	addlt	r3, r3, r2
 800635a:	1b9e      	subge	r6, r3, r6
 800635c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800635e:	9b01      	ldr	r3, [sp, #4]
 8006360:	bfb8      	it	lt
 8006362:	2600      	movlt	r6, #0
 8006364:	2b00      	cmp	r3, #0
 8006366:	bfb5      	itete	lt
 8006368:	eba8 0503 	sublt.w	r5, r8, r3
 800636c:	9b01      	ldrge	r3, [sp, #4]
 800636e:	2300      	movlt	r3, #0
 8006370:	4645      	movge	r5, r8
 8006372:	e747      	b.n	8006204 <_dtoa_r+0x75c>
 8006374:	9e06      	ldr	r6, [sp, #24]
 8006376:	9f08      	ldr	r7, [sp, #32]
 8006378:	4645      	mov	r5, r8
 800637a:	e74c      	b.n	8006216 <_dtoa_r+0x76e>
 800637c:	9a06      	ldr	r2, [sp, #24]
 800637e:	e775      	b.n	800626c <_dtoa_r+0x7c4>
 8006380:	9b05      	ldr	r3, [sp, #20]
 8006382:	2b01      	cmp	r3, #1
 8006384:	dc18      	bgt.n	80063b8 <_dtoa_r+0x910>
 8006386:	9b02      	ldr	r3, [sp, #8]
 8006388:	b9b3      	cbnz	r3, 80063b8 <_dtoa_r+0x910>
 800638a:	9b03      	ldr	r3, [sp, #12]
 800638c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006390:	b9a3      	cbnz	r3, 80063bc <_dtoa_r+0x914>
 8006392:	9b03      	ldr	r3, [sp, #12]
 8006394:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006398:	0d1b      	lsrs	r3, r3, #20
 800639a:	051b      	lsls	r3, r3, #20
 800639c:	b12b      	cbz	r3, 80063aa <_dtoa_r+0x902>
 800639e:	9b04      	ldr	r3, [sp, #16]
 80063a0:	3301      	adds	r3, #1
 80063a2:	9304      	str	r3, [sp, #16]
 80063a4:	f108 0801 	add.w	r8, r8, #1
 80063a8:	2301      	movs	r3, #1
 80063aa:	9306      	str	r3, [sp, #24]
 80063ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f47f af74 	bne.w	800629c <_dtoa_r+0x7f4>
 80063b4:	2001      	movs	r0, #1
 80063b6:	e779      	b.n	80062ac <_dtoa_r+0x804>
 80063b8:	2300      	movs	r3, #0
 80063ba:	e7f6      	b.n	80063aa <_dtoa_r+0x902>
 80063bc:	9b02      	ldr	r3, [sp, #8]
 80063be:	e7f4      	b.n	80063aa <_dtoa_r+0x902>
 80063c0:	d085      	beq.n	80062ce <_dtoa_r+0x826>
 80063c2:	4618      	mov	r0, r3
 80063c4:	301c      	adds	r0, #28
 80063c6:	e77d      	b.n	80062c4 <_dtoa_r+0x81c>
 80063c8:	40240000 	.word	0x40240000
 80063cc:	9b01      	ldr	r3, [sp, #4]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	dc38      	bgt.n	8006444 <_dtoa_r+0x99c>
 80063d2:	9b05      	ldr	r3, [sp, #20]
 80063d4:	2b02      	cmp	r3, #2
 80063d6:	dd35      	ble.n	8006444 <_dtoa_r+0x99c>
 80063d8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80063dc:	f1b9 0f00 	cmp.w	r9, #0
 80063e0:	d10d      	bne.n	80063fe <_dtoa_r+0x956>
 80063e2:	4631      	mov	r1, r6
 80063e4:	464b      	mov	r3, r9
 80063e6:	2205      	movs	r2, #5
 80063e8:	4620      	mov	r0, r4
 80063ea:	f000 f9c5 	bl	8006778 <__multadd>
 80063ee:	4601      	mov	r1, r0
 80063f0:	4606      	mov	r6, r0
 80063f2:	4658      	mov	r0, fp
 80063f4:	f000 fbdc 	bl	8006bb0 <__mcmp>
 80063f8:	2800      	cmp	r0, #0
 80063fa:	f73f adbd 	bgt.w	8005f78 <_dtoa_r+0x4d0>
 80063fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006400:	9d00      	ldr	r5, [sp, #0]
 8006402:	ea6f 0a03 	mvn.w	sl, r3
 8006406:	f04f 0800 	mov.w	r8, #0
 800640a:	4631      	mov	r1, r6
 800640c:	4620      	mov	r0, r4
 800640e:	f000 f991 	bl	8006734 <_Bfree>
 8006412:	2f00      	cmp	r7, #0
 8006414:	f43f aeb4 	beq.w	8006180 <_dtoa_r+0x6d8>
 8006418:	f1b8 0f00 	cmp.w	r8, #0
 800641c:	d005      	beq.n	800642a <_dtoa_r+0x982>
 800641e:	45b8      	cmp	r8, r7
 8006420:	d003      	beq.n	800642a <_dtoa_r+0x982>
 8006422:	4641      	mov	r1, r8
 8006424:	4620      	mov	r0, r4
 8006426:	f000 f985 	bl	8006734 <_Bfree>
 800642a:	4639      	mov	r1, r7
 800642c:	4620      	mov	r0, r4
 800642e:	f000 f981 	bl	8006734 <_Bfree>
 8006432:	e6a5      	b.n	8006180 <_dtoa_r+0x6d8>
 8006434:	2600      	movs	r6, #0
 8006436:	4637      	mov	r7, r6
 8006438:	e7e1      	b.n	80063fe <_dtoa_r+0x956>
 800643a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800643c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006440:	4637      	mov	r7, r6
 8006442:	e599      	b.n	8005f78 <_dtoa_r+0x4d0>
 8006444:	9b08      	ldr	r3, [sp, #32]
 8006446:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	f000 80fd 	beq.w	800664a <_dtoa_r+0xba2>
 8006450:	2d00      	cmp	r5, #0
 8006452:	dd05      	ble.n	8006460 <_dtoa_r+0x9b8>
 8006454:	4639      	mov	r1, r7
 8006456:	462a      	mov	r2, r5
 8006458:	4620      	mov	r0, r4
 800645a:	f000 fb3d 	bl	8006ad8 <__lshift>
 800645e:	4607      	mov	r7, r0
 8006460:	9b06      	ldr	r3, [sp, #24]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d05c      	beq.n	8006520 <_dtoa_r+0xa78>
 8006466:	6879      	ldr	r1, [r7, #4]
 8006468:	4620      	mov	r0, r4
 800646a:	f000 f923 	bl	80066b4 <_Balloc>
 800646e:	4605      	mov	r5, r0
 8006470:	b928      	cbnz	r0, 800647e <_dtoa_r+0x9d6>
 8006472:	4b80      	ldr	r3, [pc, #512]	; (8006674 <_dtoa_r+0xbcc>)
 8006474:	4602      	mov	r2, r0
 8006476:	f240 21ea 	movw	r1, #746	; 0x2ea
 800647a:	f7ff bb2e 	b.w	8005ada <_dtoa_r+0x32>
 800647e:	693a      	ldr	r2, [r7, #16]
 8006480:	3202      	adds	r2, #2
 8006482:	0092      	lsls	r2, r2, #2
 8006484:	f107 010c 	add.w	r1, r7, #12
 8006488:	300c      	adds	r0, #12
 800648a:	f000 f905 	bl	8006698 <memcpy>
 800648e:	2201      	movs	r2, #1
 8006490:	4629      	mov	r1, r5
 8006492:	4620      	mov	r0, r4
 8006494:	f000 fb20 	bl	8006ad8 <__lshift>
 8006498:	9b00      	ldr	r3, [sp, #0]
 800649a:	3301      	adds	r3, #1
 800649c:	9301      	str	r3, [sp, #4]
 800649e:	9b00      	ldr	r3, [sp, #0]
 80064a0:	444b      	add	r3, r9
 80064a2:	9307      	str	r3, [sp, #28]
 80064a4:	9b02      	ldr	r3, [sp, #8]
 80064a6:	f003 0301 	and.w	r3, r3, #1
 80064aa:	46b8      	mov	r8, r7
 80064ac:	9306      	str	r3, [sp, #24]
 80064ae:	4607      	mov	r7, r0
 80064b0:	9b01      	ldr	r3, [sp, #4]
 80064b2:	4631      	mov	r1, r6
 80064b4:	3b01      	subs	r3, #1
 80064b6:	4658      	mov	r0, fp
 80064b8:	9302      	str	r3, [sp, #8]
 80064ba:	f7ff fa69 	bl	8005990 <quorem>
 80064be:	4603      	mov	r3, r0
 80064c0:	3330      	adds	r3, #48	; 0x30
 80064c2:	9004      	str	r0, [sp, #16]
 80064c4:	4641      	mov	r1, r8
 80064c6:	4658      	mov	r0, fp
 80064c8:	9308      	str	r3, [sp, #32]
 80064ca:	f000 fb71 	bl	8006bb0 <__mcmp>
 80064ce:	463a      	mov	r2, r7
 80064d0:	4681      	mov	r9, r0
 80064d2:	4631      	mov	r1, r6
 80064d4:	4620      	mov	r0, r4
 80064d6:	f000 fb87 	bl	8006be8 <__mdiff>
 80064da:	68c2      	ldr	r2, [r0, #12]
 80064dc:	9b08      	ldr	r3, [sp, #32]
 80064de:	4605      	mov	r5, r0
 80064e0:	bb02      	cbnz	r2, 8006524 <_dtoa_r+0xa7c>
 80064e2:	4601      	mov	r1, r0
 80064e4:	4658      	mov	r0, fp
 80064e6:	f000 fb63 	bl	8006bb0 <__mcmp>
 80064ea:	9b08      	ldr	r3, [sp, #32]
 80064ec:	4602      	mov	r2, r0
 80064ee:	4629      	mov	r1, r5
 80064f0:	4620      	mov	r0, r4
 80064f2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80064f6:	f000 f91d 	bl	8006734 <_Bfree>
 80064fa:	9b05      	ldr	r3, [sp, #20]
 80064fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064fe:	9d01      	ldr	r5, [sp, #4]
 8006500:	ea43 0102 	orr.w	r1, r3, r2
 8006504:	9b06      	ldr	r3, [sp, #24]
 8006506:	430b      	orrs	r3, r1
 8006508:	9b08      	ldr	r3, [sp, #32]
 800650a:	d10d      	bne.n	8006528 <_dtoa_r+0xa80>
 800650c:	2b39      	cmp	r3, #57	; 0x39
 800650e:	d029      	beq.n	8006564 <_dtoa_r+0xabc>
 8006510:	f1b9 0f00 	cmp.w	r9, #0
 8006514:	dd01      	ble.n	800651a <_dtoa_r+0xa72>
 8006516:	9b04      	ldr	r3, [sp, #16]
 8006518:	3331      	adds	r3, #49	; 0x31
 800651a:	9a02      	ldr	r2, [sp, #8]
 800651c:	7013      	strb	r3, [r2, #0]
 800651e:	e774      	b.n	800640a <_dtoa_r+0x962>
 8006520:	4638      	mov	r0, r7
 8006522:	e7b9      	b.n	8006498 <_dtoa_r+0x9f0>
 8006524:	2201      	movs	r2, #1
 8006526:	e7e2      	b.n	80064ee <_dtoa_r+0xa46>
 8006528:	f1b9 0f00 	cmp.w	r9, #0
 800652c:	db06      	blt.n	800653c <_dtoa_r+0xa94>
 800652e:	9905      	ldr	r1, [sp, #20]
 8006530:	ea41 0909 	orr.w	r9, r1, r9
 8006534:	9906      	ldr	r1, [sp, #24]
 8006536:	ea59 0101 	orrs.w	r1, r9, r1
 800653a:	d120      	bne.n	800657e <_dtoa_r+0xad6>
 800653c:	2a00      	cmp	r2, #0
 800653e:	ddec      	ble.n	800651a <_dtoa_r+0xa72>
 8006540:	4659      	mov	r1, fp
 8006542:	2201      	movs	r2, #1
 8006544:	4620      	mov	r0, r4
 8006546:	9301      	str	r3, [sp, #4]
 8006548:	f000 fac6 	bl	8006ad8 <__lshift>
 800654c:	4631      	mov	r1, r6
 800654e:	4683      	mov	fp, r0
 8006550:	f000 fb2e 	bl	8006bb0 <__mcmp>
 8006554:	2800      	cmp	r0, #0
 8006556:	9b01      	ldr	r3, [sp, #4]
 8006558:	dc02      	bgt.n	8006560 <_dtoa_r+0xab8>
 800655a:	d1de      	bne.n	800651a <_dtoa_r+0xa72>
 800655c:	07da      	lsls	r2, r3, #31
 800655e:	d5dc      	bpl.n	800651a <_dtoa_r+0xa72>
 8006560:	2b39      	cmp	r3, #57	; 0x39
 8006562:	d1d8      	bne.n	8006516 <_dtoa_r+0xa6e>
 8006564:	9a02      	ldr	r2, [sp, #8]
 8006566:	2339      	movs	r3, #57	; 0x39
 8006568:	7013      	strb	r3, [r2, #0]
 800656a:	462b      	mov	r3, r5
 800656c:	461d      	mov	r5, r3
 800656e:	3b01      	subs	r3, #1
 8006570:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006574:	2a39      	cmp	r2, #57	; 0x39
 8006576:	d050      	beq.n	800661a <_dtoa_r+0xb72>
 8006578:	3201      	adds	r2, #1
 800657a:	701a      	strb	r2, [r3, #0]
 800657c:	e745      	b.n	800640a <_dtoa_r+0x962>
 800657e:	2a00      	cmp	r2, #0
 8006580:	dd03      	ble.n	800658a <_dtoa_r+0xae2>
 8006582:	2b39      	cmp	r3, #57	; 0x39
 8006584:	d0ee      	beq.n	8006564 <_dtoa_r+0xabc>
 8006586:	3301      	adds	r3, #1
 8006588:	e7c7      	b.n	800651a <_dtoa_r+0xa72>
 800658a:	9a01      	ldr	r2, [sp, #4]
 800658c:	9907      	ldr	r1, [sp, #28]
 800658e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006592:	428a      	cmp	r2, r1
 8006594:	d02a      	beq.n	80065ec <_dtoa_r+0xb44>
 8006596:	4659      	mov	r1, fp
 8006598:	2300      	movs	r3, #0
 800659a:	220a      	movs	r2, #10
 800659c:	4620      	mov	r0, r4
 800659e:	f000 f8eb 	bl	8006778 <__multadd>
 80065a2:	45b8      	cmp	r8, r7
 80065a4:	4683      	mov	fp, r0
 80065a6:	f04f 0300 	mov.w	r3, #0
 80065aa:	f04f 020a 	mov.w	r2, #10
 80065ae:	4641      	mov	r1, r8
 80065b0:	4620      	mov	r0, r4
 80065b2:	d107      	bne.n	80065c4 <_dtoa_r+0xb1c>
 80065b4:	f000 f8e0 	bl	8006778 <__multadd>
 80065b8:	4680      	mov	r8, r0
 80065ba:	4607      	mov	r7, r0
 80065bc:	9b01      	ldr	r3, [sp, #4]
 80065be:	3301      	adds	r3, #1
 80065c0:	9301      	str	r3, [sp, #4]
 80065c2:	e775      	b.n	80064b0 <_dtoa_r+0xa08>
 80065c4:	f000 f8d8 	bl	8006778 <__multadd>
 80065c8:	4639      	mov	r1, r7
 80065ca:	4680      	mov	r8, r0
 80065cc:	2300      	movs	r3, #0
 80065ce:	220a      	movs	r2, #10
 80065d0:	4620      	mov	r0, r4
 80065d2:	f000 f8d1 	bl	8006778 <__multadd>
 80065d6:	4607      	mov	r7, r0
 80065d8:	e7f0      	b.n	80065bc <_dtoa_r+0xb14>
 80065da:	f1b9 0f00 	cmp.w	r9, #0
 80065de:	9a00      	ldr	r2, [sp, #0]
 80065e0:	bfcc      	ite	gt
 80065e2:	464d      	movgt	r5, r9
 80065e4:	2501      	movle	r5, #1
 80065e6:	4415      	add	r5, r2
 80065e8:	f04f 0800 	mov.w	r8, #0
 80065ec:	4659      	mov	r1, fp
 80065ee:	2201      	movs	r2, #1
 80065f0:	4620      	mov	r0, r4
 80065f2:	9301      	str	r3, [sp, #4]
 80065f4:	f000 fa70 	bl	8006ad8 <__lshift>
 80065f8:	4631      	mov	r1, r6
 80065fa:	4683      	mov	fp, r0
 80065fc:	f000 fad8 	bl	8006bb0 <__mcmp>
 8006600:	2800      	cmp	r0, #0
 8006602:	dcb2      	bgt.n	800656a <_dtoa_r+0xac2>
 8006604:	d102      	bne.n	800660c <_dtoa_r+0xb64>
 8006606:	9b01      	ldr	r3, [sp, #4]
 8006608:	07db      	lsls	r3, r3, #31
 800660a:	d4ae      	bmi.n	800656a <_dtoa_r+0xac2>
 800660c:	462b      	mov	r3, r5
 800660e:	461d      	mov	r5, r3
 8006610:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006614:	2a30      	cmp	r2, #48	; 0x30
 8006616:	d0fa      	beq.n	800660e <_dtoa_r+0xb66>
 8006618:	e6f7      	b.n	800640a <_dtoa_r+0x962>
 800661a:	9a00      	ldr	r2, [sp, #0]
 800661c:	429a      	cmp	r2, r3
 800661e:	d1a5      	bne.n	800656c <_dtoa_r+0xac4>
 8006620:	f10a 0a01 	add.w	sl, sl, #1
 8006624:	2331      	movs	r3, #49	; 0x31
 8006626:	e779      	b.n	800651c <_dtoa_r+0xa74>
 8006628:	4b13      	ldr	r3, [pc, #76]	; (8006678 <_dtoa_r+0xbd0>)
 800662a:	f7ff baaf 	b.w	8005b8c <_dtoa_r+0xe4>
 800662e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006630:	2b00      	cmp	r3, #0
 8006632:	f47f aa86 	bne.w	8005b42 <_dtoa_r+0x9a>
 8006636:	4b11      	ldr	r3, [pc, #68]	; (800667c <_dtoa_r+0xbd4>)
 8006638:	f7ff baa8 	b.w	8005b8c <_dtoa_r+0xe4>
 800663c:	f1b9 0f00 	cmp.w	r9, #0
 8006640:	dc03      	bgt.n	800664a <_dtoa_r+0xba2>
 8006642:	9b05      	ldr	r3, [sp, #20]
 8006644:	2b02      	cmp	r3, #2
 8006646:	f73f aec9 	bgt.w	80063dc <_dtoa_r+0x934>
 800664a:	9d00      	ldr	r5, [sp, #0]
 800664c:	4631      	mov	r1, r6
 800664e:	4658      	mov	r0, fp
 8006650:	f7ff f99e 	bl	8005990 <quorem>
 8006654:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006658:	f805 3b01 	strb.w	r3, [r5], #1
 800665c:	9a00      	ldr	r2, [sp, #0]
 800665e:	1aaa      	subs	r2, r5, r2
 8006660:	4591      	cmp	r9, r2
 8006662:	ddba      	ble.n	80065da <_dtoa_r+0xb32>
 8006664:	4659      	mov	r1, fp
 8006666:	2300      	movs	r3, #0
 8006668:	220a      	movs	r2, #10
 800666a:	4620      	mov	r0, r4
 800666c:	f000 f884 	bl	8006778 <__multadd>
 8006670:	4683      	mov	fp, r0
 8006672:	e7eb      	b.n	800664c <_dtoa_r+0xba4>
 8006674:	08009403 	.word	0x08009403
 8006678:	0800935c 	.word	0x0800935c
 800667c:	08009380 	.word	0x08009380

08006680 <_localeconv_r>:
 8006680:	4800      	ldr	r0, [pc, #0]	; (8006684 <_localeconv_r+0x4>)
 8006682:	4770      	bx	lr
 8006684:	20000178 	.word	0x20000178

08006688 <malloc>:
 8006688:	4b02      	ldr	r3, [pc, #8]	; (8006694 <malloc+0xc>)
 800668a:	4601      	mov	r1, r0
 800668c:	6818      	ldr	r0, [r3, #0]
 800668e:	f000 bbef 	b.w	8006e70 <_malloc_r>
 8006692:	bf00      	nop
 8006694:	20000024 	.word	0x20000024

08006698 <memcpy>:
 8006698:	440a      	add	r2, r1
 800669a:	4291      	cmp	r1, r2
 800669c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80066a0:	d100      	bne.n	80066a4 <memcpy+0xc>
 80066a2:	4770      	bx	lr
 80066a4:	b510      	push	{r4, lr}
 80066a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80066aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80066ae:	4291      	cmp	r1, r2
 80066b0:	d1f9      	bne.n	80066a6 <memcpy+0xe>
 80066b2:	bd10      	pop	{r4, pc}

080066b4 <_Balloc>:
 80066b4:	b570      	push	{r4, r5, r6, lr}
 80066b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80066b8:	4604      	mov	r4, r0
 80066ba:	460d      	mov	r5, r1
 80066bc:	b976      	cbnz	r6, 80066dc <_Balloc+0x28>
 80066be:	2010      	movs	r0, #16
 80066c0:	f7ff ffe2 	bl	8006688 <malloc>
 80066c4:	4602      	mov	r2, r0
 80066c6:	6260      	str	r0, [r4, #36]	; 0x24
 80066c8:	b920      	cbnz	r0, 80066d4 <_Balloc+0x20>
 80066ca:	4b18      	ldr	r3, [pc, #96]	; (800672c <_Balloc+0x78>)
 80066cc:	4818      	ldr	r0, [pc, #96]	; (8006730 <_Balloc+0x7c>)
 80066ce:	2166      	movs	r1, #102	; 0x66
 80066d0:	f000 fc38 	bl	8006f44 <__assert_func>
 80066d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066d8:	6006      	str	r6, [r0, #0]
 80066da:	60c6      	str	r6, [r0, #12]
 80066dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80066de:	68f3      	ldr	r3, [r6, #12]
 80066e0:	b183      	cbz	r3, 8006704 <_Balloc+0x50>
 80066e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066e4:	68db      	ldr	r3, [r3, #12]
 80066e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80066ea:	b9b8      	cbnz	r0, 800671c <_Balloc+0x68>
 80066ec:	2101      	movs	r1, #1
 80066ee:	fa01 f605 	lsl.w	r6, r1, r5
 80066f2:	1d72      	adds	r2, r6, #5
 80066f4:	0092      	lsls	r2, r2, #2
 80066f6:	4620      	mov	r0, r4
 80066f8:	f000 fb5a 	bl	8006db0 <_calloc_r>
 80066fc:	b160      	cbz	r0, 8006718 <_Balloc+0x64>
 80066fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006702:	e00e      	b.n	8006722 <_Balloc+0x6e>
 8006704:	2221      	movs	r2, #33	; 0x21
 8006706:	2104      	movs	r1, #4
 8006708:	4620      	mov	r0, r4
 800670a:	f000 fb51 	bl	8006db0 <_calloc_r>
 800670e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006710:	60f0      	str	r0, [r6, #12]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1e4      	bne.n	80066e2 <_Balloc+0x2e>
 8006718:	2000      	movs	r0, #0
 800671a:	bd70      	pop	{r4, r5, r6, pc}
 800671c:	6802      	ldr	r2, [r0, #0]
 800671e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006722:	2300      	movs	r3, #0
 8006724:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006728:	e7f7      	b.n	800671a <_Balloc+0x66>
 800672a:	bf00      	nop
 800672c:	0800938d 	.word	0x0800938d
 8006730:	08009414 	.word	0x08009414

08006734 <_Bfree>:
 8006734:	b570      	push	{r4, r5, r6, lr}
 8006736:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006738:	4605      	mov	r5, r0
 800673a:	460c      	mov	r4, r1
 800673c:	b976      	cbnz	r6, 800675c <_Bfree+0x28>
 800673e:	2010      	movs	r0, #16
 8006740:	f7ff ffa2 	bl	8006688 <malloc>
 8006744:	4602      	mov	r2, r0
 8006746:	6268      	str	r0, [r5, #36]	; 0x24
 8006748:	b920      	cbnz	r0, 8006754 <_Bfree+0x20>
 800674a:	4b09      	ldr	r3, [pc, #36]	; (8006770 <_Bfree+0x3c>)
 800674c:	4809      	ldr	r0, [pc, #36]	; (8006774 <_Bfree+0x40>)
 800674e:	218a      	movs	r1, #138	; 0x8a
 8006750:	f000 fbf8 	bl	8006f44 <__assert_func>
 8006754:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006758:	6006      	str	r6, [r0, #0]
 800675a:	60c6      	str	r6, [r0, #12]
 800675c:	b13c      	cbz	r4, 800676e <_Bfree+0x3a>
 800675e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006760:	6862      	ldr	r2, [r4, #4]
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006768:	6021      	str	r1, [r4, #0]
 800676a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800676e:	bd70      	pop	{r4, r5, r6, pc}
 8006770:	0800938d 	.word	0x0800938d
 8006774:	08009414 	.word	0x08009414

08006778 <__multadd>:
 8006778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800677c:	690e      	ldr	r6, [r1, #16]
 800677e:	4607      	mov	r7, r0
 8006780:	4698      	mov	r8, r3
 8006782:	460c      	mov	r4, r1
 8006784:	f101 0014 	add.w	r0, r1, #20
 8006788:	2300      	movs	r3, #0
 800678a:	6805      	ldr	r5, [r0, #0]
 800678c:	b2a9      	uxth	r1, r5
 800678e:	fb02 8101 	mla	r1, r2, r1, r8
 8006792:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006796:	0c2d      	lsrs	r5, r5, #16
 8006798:	fb02 c505 	mla	r5, r2, r5, ip
 800679c:	b289      	uxth	r1, r1
 800679e:	3301      	adds	r3, #1
 80067a0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80067a4:	429e      	cmp	r6, r3
 80067a6:	f840 1b04 	str.w	r1, [r0], #4
 80067aa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80067ae:	dcec      	bgt.n	800678a <__multadd+0x12>
 80067b0:	f1b8 0f00 	cmp.w	r8, #0
 80067b4:	d022      	beq.n	80067fc <__multadd+0x84>
 80067b6:	68a3      	ldr	r3, [r4, #8]
 80067b8:	42b3      	cmp	r3, r6
 80067ba:	dc19      	bgt.n	80067f0 <__multadd+0x78>
 80067bc:	6861      	ldr	r1, [r4, #4]
 80067be:	4638      	mov	r0, r7
 80067c0:	3101      	adds	r1, #1
 80067c2:	f7ff ff77 	bl	80066b4 <_Balloc>
 80067c6:	4605      	mov	r5, r0
 80067c8:	b928      	cbnz	r0, 80067d6 <__multadd+0x5e>
 80067ca:	4602      	mov	r2, r0
 80067cc:	4b0d      	ldr	r3, [pc, #52]	; (8006804 <__multadd+0x8c>)
 80067ce:	480e      	ldr	r0, [pc, #56]	; (8006808 <__multadd+0x90>)
 80067d0:	21b5      	movs	r1, #181	; 0xb5
 80067d2:	f000 fbb7 	bl	8006f44 <__assert_func>
 80067d6:	6922      	ldr	r2, [r4, #16]
 80067d8:	3202      	adds	r2, #2
 80067da:	f104 010c 	add.w	r1, r4, #12
 80067de:	0092      	lsls	r2, r2, #2
 80067e0:	300c      	adds	r0, #12
 80067e2:	f7ff ff59 	bl	8006698 <memcpy>
 80067e6:	4621      	mov	r1, r4
 80067e8:	4638      	mov	r0, r7
 80067ea:	f7ff ffa3 	bl	8006734 <_Bfree>
 80067ee:	462c      	mov	r4, r5
 80067f0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80067f4:	3601      	adds	r6, #1
 80067f6:	f8c3 8014 	str.w	r8, [r3, #20]
 80067fa:	6126      	str	r6, [r4, #16]
 80067fc:	4620      	mov	r0, r4
 80067fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006802:	bf00      	nop
 8006804:	08009403 	.word	0x08009403
 8006808:	08009414 	.word	0x08009414

0800680c <__hi0bits>:
 800680c:	0c03      	lsrs	r3, r0, #16
 800680e:	041b      	lsls	r3, r3, #16
 8006810:	b9d3      	cbnz	r3, 8006848 <__hi0bits+0x3c>
 8006812:	0400      	lsls	r0, r0, #16
 8006814:	2310      	movs	r3, #16
 8006816:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800681a:	bf04      	itt	eq
 800681c:	0200      	lsleq	r0, r0, #8
 800681e:	3308      	addeq	r3, #8
 8006820:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006824:	bf04      	itt	eq
 8006826:	0100      	lsleq	r0, r0, #4
 8006828:	3304      	addeq	r3, #4
 800682a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800682e:	bf04      	itt	eq
 8006830:	0080      	lsleq	r0, r0, #2
 8006832:	3302      	addeq	r3, #2
 8006834:	2800      	cmp	r0, #0
 8006836:	db05      	blt.n	8006844 <__hi0bits+0x38>
 8006838:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800683c:	f103 0301 	add.w	r3, r3, #1
 8006840:	bf08      	it	eq
 8006842:	2320      	moveq	r3, #32
 8006844:	4618      	mov	r0, r3
 8006846:	4770      	bx	lr
 8006848:	2300      	movs	r3, #0
 800684a:	e7e4      	b.n	8006816 <__hi0bits+0xa>

0800684c <__lo0bits>:
 800684c:	6803      	ldr	r3, [r0, #0]
 800684e:	f013 0207 	ands.w	r2, r3, #7
 8006852:	4601      	mov	r1, r0
 8006854:	d00b      	beq.n	800686e <__lo0bits+0x22>
 8006856:	07da      	lsls	r2, r3, #31
 8006858:	d424      	bmi.n	80068a4 <__lo0bits+0x58>
 800685a:	0798      	lsls	r0, r3, #30
 800685c:	bf49      	itett	mi
 800685e:	085b      	lsrmi	r3, r3, #1
 8006860:	089b      	lsrpl	r3, r3, #2
 8006862:	2001      	movmi	r0, #1
 8006864:	600b      	strmi	r3, [r1, #0]
 8006866:	bf5c      	itt	pl
 8006868:	600b      	strpl	r3, [r1, #0]
 800686a:	2002      	movpl	r0, #2
 800686c:	4770      	bx	lr
 800686e:	b298      	uxth	r0, r3
 8006870:	b9b0      	cbnz	r0, 80068a0 <__lo0bits+0x54>
 8006872:	0c1b      	lsrs	r3, r3, #16
 8006874:	2010      	movs	r0, #16
 8006876:	f013 0fff 	tst.w	r3, #255	; 0xff
 800687a:	bf04      	itt	eq
 800687c:	0a1b      	lsreq	r3, r3, #8
 800687e:	3008      	addeq	r0, #8
 8006880:	071a      	lsls	r2, r3, #28
 8006882:	bf04      	itt	eq
 8006884:	091b      	lsreq	r3, r3, #4
 8006886:	3004      	addeq	r0, #4
 8006888:	079a      	lsls	r2, r3, #30
 800688a:	bf04      	itt	eq
 800688c:	089b      	lsreq	r3, r3, #2
 800688e:	3002      	addeq	r0, #2
 8006890:	07da      	lsls	r2, r3, #31
 8006892:	d403      	bmi.n	800689c <__lo0bits+0x50>
 8006894:	085b      	lsrs	r3, r3, #1
 8006896:	f100 0001 	add.w	r0, r0, #1
 800689a:	d005      	beq.n	80068a8 <__lo0bits+0x5c>
 800689c:	600b      	str	r3, [r1, #0]
 800689e:	4770      	bx	lr
 80068a0:	4610      	mov	r0, r2
 80068a2:	e7e8      	b.n	8006876 <__lo0bits+0x2a>
 80068a4:	2000      	movs	r0, #0
 80068a6:	4770      	bx	lr
 80068a8:	2020      	movs	r0, #32
 80068aa:	4770      	bx	lr

080068ac <__i2b>:
 80068ac:	b510      	push	{r4, lr}
 80068ae:	460c      	mov	r4, r1
 80068b0:	2101      	movs	r1, #1
 80068b2:	f7ff feff 	bl	80066b4 <_Balloc>
 80068b6:	4602      	mov	r2, r0
 80068b8:	b928      	cbnz	r0, 80068c6 <__i2b+0x1a>
 80068ba:	4b05      	ldr	r3, [pc, #20]	; (80068d0 <__i2b+0x24>)
 80068bc:	4805      	ldr	r0, [pc, #20]	; (80068d4 <__i2b+0x28>)
 80068be:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80068c2:	f000 fb3f 	bl	8006f44 <__assert_func>
 80068c6:	2301      	movs	r3, #1
 80068c8:	6144      	str	r4, [r0, #20]
 80068ca:	6103      	str	r3, [r0, #16]
 80068cc:	bd10      	pop	{r4, pc}
 80068ce:	bf00      	nop
 80068d0:	08009403 	.word	0x08009403
 80068d4:	08009414 	.word	0x08009414

080068d8 <__multiply>:
 80068d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068dc:	4614      	mov	r4, r2
 80068de:	690a      	ldr	r2, [r1, #16]
 80068e0:	6923      	ldr	r3, [r4, #16]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	bfb8      	it	lt
 80068e6:	460b      	movlt	r3, r1
 80068e8:	460d      	mov	r5, r1
 80068ea:	bfbc      	itt	lt
 80068ec:	4625      	movlt	r5, r4
 80068ee:	461c      	movlt	r4, r3
 80068f0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80068f4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80068f8:	68ab      	ldr	r3, [r5, #8]
 80068fa:	6869      	ldr	r1, [r5, #4]
 80068fc:	eb0a 0709 	add.w	r7, sl, r9
 8006900:	42bb      	cmp	r3, r7
 8006902:	b085      	sub	sp, #20
 8006904:	bfb8      	it	lt
 8006906:	3101      	addlt	r1, #1
 8006908:	f7ff fed4 	bl	80066b4 <_Balloc>
 800690c:	b930      	cbnz	r0, 800691c <__multiply+0x44>
 800690e:	4602      	mov	r2, r0
 8006910:	4b42      	ldr	r3, [pc, #264]	; (8006a1c <__multiply+0x144>)
 8006912:	4843      	ldr	r0, [pc, #268]	; (8006a20 <__multiply+0x148>)
 8006914:	f240 115d 	movw	r1, #349	; 0x15d
 8006918:	f000 fb14 	bl	8006f44 <__assert_func>
 800691c:	f100 0614 	add.w	r6, r0, #20
 8006920:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006924:	4633      	mov	r3, r6
 8006926:	2200      	movs	r2, #0
 8006928:	4543      	cmp	r3, r8
 800692a:	d31e      	bcc.n	800696a <__multiply+0x92>
 800692c:	f105 0c14 	add.w	ip, r5, #20
 8006930:	f104 0314 	add.w	r3, r4, #20
 8006934:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006938:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800693c:	9202      	str	r2, [sp, #8]
 800693e:	ebac 0205 	sub.w	r2, ip, r5
 8006942:	3a15      	subs	r2, #21
 8006944:	f022 0203 	bic.w	r2, r2, #3
 8006948:	3204      	adds	r2, #4
 800694a:	f105 0115 	add.w	r1, r5, #21
 800694e:	458c      	cmp	ip, r1
 8006950:	bf38      	it	cc
 8006952:	2204      	movcc	r2, #4
 8006954:	9201      	str	r2, [sp, #4]
 8006956:	9a02      	ldr	r2, [sp, #8]
 8006958:	9303      	str	r3, [sp, #12]
 800695a:	429a      	cmp	r2, r3
 800695c:	d808      	bhi.n	8006970 <__multiply+0x98>
 800695e:	2f00      	cmp	r7, #0
 8006960:	dc55      	bgt.n	8006a0e <__multiply+0x136>
 8006962:	6107      	str	r7, [r0, #16]
 8006964:	b005      	add	sp, #20
 8006966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800696a:	f843 2b04 	str.w	r2, [r3], #4
 800696e:	e7db      	b.n	8006928 <__multiply+0x50>
 8006970:	f8b3 a000 	ldrh.w	sl, [r3]
 8006974:	f1ba 0f00 	cmp.w	sl, #0
 8006978:	d020      	beq.n	80069bc <__multiply+0xe4>
 800697a:	f105 0e14 	add.w	lr, r5, #20
 800697e:	46b1      	mov	r9, r6
 8006980:	2200      	movs	r2, #0
 8006982:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006986:	f8d9 b000 	ldr.w	fp, [r9]
 800698a:	b2a1      	uxth	r1, r4
 800698c:	fa1f fb8b 	uxth.w	fp, fp
 8006990:	fb0a b101 	mla	r1, sl, r1, fp
 8006994:	4411      	add	r1, r2
 8006996:	f8d9 2000 	ldr.w	r2, [r9]
 800699a:	0c24      	lsrs	r4, r4, #16
 800699c:	0c12      	lsrs	r2, r2, #16
 800699e:	fb0a 2404 	mla	r4, sl, r4, r2
 80069a2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80069a6:	b289      	uxth	r1, r1
 80069a8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80069ac:	45f4      	cmp	ip, lr
 80069ae:	f849 1b04 	str.w	r1, [r9], #4
 80069b2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80069b6:	d8e4      	bhi.n	8006982 <__multiply+0xaa>
 80069b8:	9901      	ldr	r1, [sp, #4]
 80069ba:	5072      	str	r2, [r6, r1]
 80069bc:	9a03      	ldr	r2, [sp, #12]
 80069be:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80069c2:	3304      	adds	r3, #4
 80069c4:	f1b9 0f00 	cmp.w	r9, #0
 80069c8:	d01f      	beq.n	8006a0a <__multiply+0x132>
 80069ca:	6834      	ldr	r4, [r6, #0]
 80069cc:	f105 0114 	add.w	r1, r5, #20
 80069d0:	46b6      	mov	lr, r6
 80069d2:	f04f 0a00 	mov.w	sl, #0
 80069d6:	880a      	ldrh	r2, [r1, #0]
 80069d8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80069dc:	fb09 b202 	mla	r2, r9, r2, fp
 80069e0:	4492      	add	sl, r2
 80069e2:	b2a4      	uxth	r4, r4
 80069e4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80069e8:	f84e 4b04 	str.w	r4, [lr], #4
 80069ec:	f851 4b04 	ldr.w	r4, [r1], #4
 80069f0:	f8be 2000 	ldrh.w	r2, [lr]
 80069f4:	0c24      	lsrs	r4, r4, #16
 80069f6:	fb09 2404 	mla	r4, r9, r4, r2
 80069fa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80069fe:	458c      	cmp	ip, r1
 8006a00:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006a04:	d8e7      	bhi.n	80069d6 <__multiply+0xfe>
 8006a06:	9a01      	ldr	r2, [sp, #4]
 8006a08:	50b4      	str	r4, [r6, r2]
 8006a0a:	3604      	adds	r6, #4
 8006a0c:	e7a3      	b.n	8006956 <__multiply+0x7e>
 8006a0e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1a5      	bne.n	8006962 <__multiply+0x8a>
 8006a16:	3f01      	subs	r7, #1
 8006a18:	e7a1      	b.n	800695e <__multiply+0x86>
 8006a1a:	bf00      	nop
 8006a1c:	08009403 	.word	0x08009403
 8006a20:	08009414 	.word	0x08009414

08006a24 <__pow5mult>:
 8006a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a28:	4615      	mov	r5, r2
 8006a2a:	f012 0203 	ands.w	r2, r2, #3
 8006a2e:	4606      	mov	r6, r0
 8006a30:	460f      	mov	r7, r1
 8006a32:	d007      	beq.n	8006a44 <__pow5mult+0x20>
 8006a34:	4c25      	ldr	r4, [pc, #148]	; (8006acc <__pow5mult+0xa8>)
 8006a36:	3a01      	subs	r2, #1
 8006a38:	2300      	movs	r3, #0
 8006a3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a3e:	f7ff fe9b 	bl	8006778 <__multadd>
 8006a42:	4607      	mov	r7, r0
 8006a44:	10ad      	asrs	r5, r5, #2
 8006a46:	d03d      	beq.n	8006ac4 <__pow5mult+0xa0>
 8006a48:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006a4a:	b97c      	cbnz	r4, 8006a6c <__pow5mult+0x48>
 8006a4c:	2010      	movs	r0, #16
 8006a4e:	f7ff fe1b 	bl	8006688 <malloc>
 8006a52:	4602      	mov	r2, r0
 8006a54:	6270      	str	r0, [r6, #36]	; 0x24
 8006a56:	b928      	cbnz	r0, 8006a64 <__pow5mult+0x40>
 8006a58:	4b1d      	ldr	r3, [pc, #116]	; (8006ad0 <__pow5mult+0xac>)
 8006a5a:	481e      	ldr	r0, [pc, #120]	; (8006ad4 <__pow5mult+0xb0>)
 8006a5c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006a60:	f000 fa70 	bl	8006f44 <__assert_func>
 8006a64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a68:	6004      	str	r4, [r0, #0]
 8006a6a:	60c4      	str	r4, [r0, #12]
 8006a6c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006a70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a74:	b94c      	cbnz	r4, 8006a8a <__pow5mult+0x66>
 8006a76:	f240 2171 	movw	r1, #625	; 0x271
 8006a7a:	4630      	mov	r0, r6
 8006a7c:	f7ff ff16 	bl	80068ac <__i2b>
 8006a80:	2300      	movs	r3, #0
 8006a82:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a86:	4604      	mov	r4, r0
 8006a88:	6003      	str	r3, [r0, #0]
 8006a8a:	f04f 0900 	mov.w	r9, #0
 8006a8e:	07eb      	lsls	r3, r5, #31
 8006a90:	d50a      	bpl.n	8006aa8 <__pow5mult+0x84>
 8006a92:	4639      	mov	r1, r7
 8006a94:	4622      	mov	r2, r4
 8006a96:	4630      	mov	r0, r6
 8006a98:	f7ff ff1e 	bl	80068d8 <__multiply>
 8006a9c:	4639      	mov	r1, r7
 8006a9e:	4680      	mov	r8, r0
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	f7ff fe47 	bl	8006734 <_Bfree>
 8006aa6:	4647      	mov	r7, r8
 8006aa8:	106d      	asrs	r5, r5, #1
 8006aaa:	d00b      	beq.n	8006ac4 <__pow5mult+0xa0>
 8006aac:	6820      	ldr	r0, [r4, #0]
 8006aae:	b938      	cbnz	r0, 8006ac0 <__pow5mult+0x9c>
 8006ab0:	4622      	mov	r2, r4
 8006ab2:	4621      	mov	r1, r4
 8006ab4:	4630      	mov	r0, r6
 8006ab6:	f7ff ff0f 	bl	80068d8 <__multiply>
 8006aba:	6020      	str	r0, [r4, #0]
 8006abc:	f8c0 9000 	str.w	r9, [r0]
 8006ac0:	4604      	mov	r4, r0
 8006ac2:	e7e4      	b.n	8006a8e <__pow5mult+0x6a>
 8006ac4:	4638      	mov	r0, r7
 8006ac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aca:	bf00      	nop
 8006acc:	08009568 	.word	0x08009568
 8006ad0:	0800938d 	.word	0x0800938d
 8006ad4:	08009414 	.word	0x08009414

08006ad8 <__lshift>:
 8006ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006adc:	460c      	mov	r4, r1
 8006ade:	6849      	ldr	r1, [r1, #4]
 8006ae0:	6923      	ldr	r3, [r4, #16]
 8006ae2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ae6:	68a3      	ldr	r3, [r4, #8]
 8006ae8:	4607      	mov	r7, r0
 8006aea:	4691      	mov	r9, r2
 8006aec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006af0:	f108 0601 	add.w	r6, r8, #1
 8006af4:	42b3      	cmp	r3, r6
 8006af6:	db0b      	blt.n	8006b10 <__lshift+0x38>
 8006af8:	4638      	mov	r0, r7
 8006afa:	f7ff fddb 	bl	80066b4 <_Balloc>
 8006afe:	4605      	mov	r5, r0
 8006b00:	b948      	cbnz	r0, 8006b16 <__lshift+0x3e>
 8006b02:	4602      	mov	r2, r0
 8006b04:	4b28      	ldr	r3, [pc, #160]	; (8006ba8 <__lshift+0xd0>)
 8006b06:	4829      	ldr	r0, [pc, #164]	; (8006bac <__lshift+0xd4>)
 8006b08:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006b0c:	f000 fa1a 	bl	8006f44 <__assert_func>
 8006b10:	3101      	adds	r1, #1
 8006b12:	005b      	lsls	r3, r3, #1
 8006b14:	e7ee      	b.n	8006af4 <__lshift+0x1c>
 8006b16:	2300      	movs	r3, #0
 8006b18:	f100 0114 	add.w	r1, r0, #20
 8006b1c:	f100 0210 	add.w	r2, r0, #16
 8006b20:	4618      	mov	r0, r3
 8006b22:	4553      	cmp	r3, sl
 8006b24:	db33      	blt.n	8006b8e <__lshift+0xb6>
 8006b26:	6920      	ldr	r0, [r4, #16]
 8006b28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b2c:	f104 0314 	add.w	r3, r4, #20
 8006b30:	f019 091f 	ands.w	r9, r9, #31
 8006b34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b38:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006b3c:	d02b      	beq.n	8006b96 <__lshift+0xbe>
 8006b3e:	f1c9 0e20 	rsb	lr, r9, #32
 8006b42:	468a      	mov	sl, r1
 8006b44:	2200      	movs	r2, #0
 8006b46:	6818      	ldr	r0, [r3, #0]
 8006b48:	fa00 f009 	lsl.w	r0, r0, r9
 8006b4c:	4302      	orrs	r2, r0
 8006b4e:	f84a 2b04 	str.w	r2, [sl], #4
 8006b52:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b56:	459c      	cmp	ip, r3
 8006b58:	fa22 f20e 	lsr.w	r2, r2, lr
 8006b5c:	d8f3      	bhi.n	8006b46 <__lshift+0x6e>
 8006b5e:	ebac 0304 	sub.w	r3, ip, r4
 8006b62:	3b15      	subs	r3, #21
 8006b64:	f023 0303 	bic.w	r3, r3, #3
 8006b68:	3304      	adds	r3, #4
 8006b6a:	f104 0015 	add.w	r0, r4, #21
 8006b6e:	4584      	cmp	ip, r0
 8006b70:	bf38      	it	cc
 8006b72:	2304      	movcc	r3, #4
 8006b74:	50ca      	str	r2, [r1, r3]
 8006b76:	b10a      	cbz	r2, 8006b7c <__lshift+0xa4>
 8006b78:	f108 0602 	add.w	r6, r8, #2
 8006b7c:	3e01      	subs	r6, #1
 8006b7e:	4638      	mov	r0, r7
 8006b80:	612e      	str	r6, [r5, #16]
 8006b82:	4621      	mov	r1, r4
 8006b84:	f7ff fdd6 	bl	8006734 <_Bfree>
 8006b88:	4628      	mov	r0, r5
 8006b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b8e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b92:	3301      	adds	r3, #1
 8006b94:	e7c5      	b.n	8006b22 <__lshift+0x4a>
 8006b96:	3904      	subs	r1, #4
 8006b98:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b9c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ba0:	459c      	cmp	ip, r3
 8006ba2:	d8f9      	bhi.n	8006b98 <__lshift+0xc0>
 8006ba4:	e7ea      	b.n	8006b7c <__lshift+0xa4>
 8006ba6:	bf00      	nop
 8006ba8:	08009403 	.word	0x08009403
 8006bac:	08009414 	.word	0x08009414

08006bb0 <__mcmp>:
 8006bb0:	b530      	push	{r4, r5, lr}
 8006bb2:	6902      	ldr	r2, [r0, #16]
 8006bb4:	690c      	ldr	r4, [r1, #16]
 8006bb6:	1b12      	subs	r2, r2, r4
 8006bb8:	d10e      	bne.n	8006bd8 <__mcmp+0x28>
 8006bba:	f100 0314 	add.w	r3, r0, #20
 8006bbe:	3114      	adds	r1, #20
 8006bc0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006bc4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006bc8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006bcc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006bd0:	42a5      	cmp	r5, r4
 8006bd2:	d003      	beq.n	8006bdc <__mcmp+0x2c>
 8006bd4:	d305      	bcc.n	8006be2 <__mcmp+0x32>
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	4610      	mov	r0, r2
 8006bda:	bd30      	pop	{r4, r5, pc}
 8006bdc:	4283      	cmp	r3, r0
 8006bde:	d3f3      	bcc.n	8006bc8 <__mcmp+0x18>
 8006be0:	e7fa      	b.n	8006bd8 <__mcmp+0x28>
 8006be2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006be6:	e7f7      	b.n	8006bd8 <__mcmp+0x28>

08006be8 <__mdiff>:
 8006be8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bec:	460c      	mov	r4, r1
 8006bee:	4606      	mov	r6, r0
 8006bf0:	4611      	mov	r1, r2
 8006bf2:	4620      	mov	r0, r4
 8006bf4:	4617      	mov	r7, r2
 8006bf6:	f7ff ffdb 	bl	8006bb0 <__mcmp>
 8006bfa:	1e05      	subs	r5, r0, #0
 8006bfc:	d110      	bne.n	8006c20 <__mdiff+0x38>
 8006bfe:	4629      	mov	r1, r5
 8006c00:	4630      	mov	r0, r6
 8006c02:	f7ff fd57 	bl	80066b4 <_Balloc>
 8006c06:	b930      	cbnz	r0, 8006c16 <__mdiff+0x2e>
 8006c08:	4b39      	ldr	r3, [pc, #228]	; (8006cf0 <__mdiff+0x108>)
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	f240 2132 	movw	r1, #562	; 0x232
 8006c10:	4838      	ldr	r0, [pc, #224]	; (8006cf4 <__mdiff+0x10c>)
 8006c12:	f000 f997 	bl	8006f44 <__assert_func>
 8006c16:	2301      	movs	r3, #1
 8006c18:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c20:	bfa4      	itt	ge
 8006c22:	463b      	movge	r3, r7
 8006c24:	4627      	movge	r7, r4
 8006c26:	4630      	mov	r0, r6
 8006c28:	6879      	ldr	r1, [r7, #4]
 8006c2a:	bfa6      	itte	ge
 8006c2c:	461c      	movge	r4, r3
 8006c2e:	2500      	movge	r5, #0
 8006c30:	2501      	movlt	r5, #1
 8006c32:	f7ff fd3f 	bl	80066b4 <_Balloc>
 8006c36:	b920      	cbnz	r0, 8006c42 <__mdiff+0x5a>
 8006c38:	4b2d      	ldr	r3, [pc, #180]	; (8006cf0 <__mdiff+0x108>)
 8006c3a:	4602      	mov	r2, r0
 8006c3c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006c40:	e7e6      	b.n	8006c10 <__mdiff+0x28>
 8006c42:	693e      	ldr	r6, [r7, #16]
 8006c44:	60c5      	str	r5, [r0, #12]
 8006c46:	6925      	ldr	r5, [r4, #16]
 8006c48:	f107 0114 	add.w	r1, r7, #20
 8006c4c:	f104 0914 	add.w	r9, r4, #20
 8006c50:	f100 0e14 	add.w	lr, r0, #20
 8006c54:	f107 0210 	add.w	r2, r7, #16
 8006c58:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006c5c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006c60:	46f2      	mov	sl, lr
 8006c62:	2700      	movs	r7, #0
 8006c64:	f859 3b04 	ldr.w	r3, [r9], #4
 8006c68:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006c6c:	fa1f f883 	uxth.w	r8, r3
 8006c70:	fa17 f78b 	uxtah	r7, r7, fp
 8006c74:	0c1b      	lsrs	r3, r3, #16
 8006c76:	eba7 0808 	sub.w	r8, r7, r8
 8006c7a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006c7e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006c82:	fa1f f888 	uxth.w	r8, r8
 8006c86:	141f      	asrs	r7, r3, #16
 8006c88:	454d      	cmp	r5, r9
 8006c8a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006c8e:	f84a 3b04 	str.w	r3, [sl], #4
 8006c92:	d8e7      	bhi.n	8006c64 <__mdiff+0x7c>
 8006c94:	1b2b      	subs	r3, r5, r4
 8006c96:	3b15      	subs	r3, #21
 8006c98:	f023 0303 	bic.w	r3, r3, #3
 8006c9c:	3304      	adds	r3, #4
 8006c9e:	3415      	adds	r4, #21
 8006ca0:	42a5      	cmp	r5, r4
 8006ca2:	bf38      	it	cc
 8006ca4:	2304      	movcc	r3, #4
 8006ca6:	4419      	add	r1, r3
 8006ca8:	4473      	add	r3, lr
 8006caa:	469e      	mov	lr, r3
 8006cac:	460d      	mov	r5, r1
 8006cae:	4565      	cmp	r5, ip
 8006cb0:	d30e      	bcc.n	8006cd0 <__mdiff+0xe8>
 8006cb2:	f10c 0203 	add.w	r2, ip, #3
 8006cb6:	1a52      	subs	r2, r2, r1
 8006cb8:	f022 0203 	bic.w	r2, r2, #3
 8006cbc:	3903      	subs	r1, #3
 8006cbe:	458c      	cmp	ip, r1
 8006cc0:	bf38      	it	cc
 8006cc2:	2200      	movcc	r2, #0
 8006cc4:	441a      	add	r2, r3
 8006cc6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006cca:	b17b      	cbz	r3, 8006cec <__mdiff+0x104>
 8006ccc:	6106      	str	r6, [r0, #16]
 8006cce:	e7a5      	b.n	8006c1c <__mdiff+0x34>
 8006cd0:	f855 8b04 	ldr.w	r8, [r5], #4
 8006cd4:	fa17 f488 	uxtah	r4, r7, r8
 8006cd8:	1422      	asrs	r2, r4, #16
 8006cda:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006cde:	b2a4      	uxth	r4, r4
 8006ce0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006ce4:	f84e 4b04 	str.w	r4, [lr], #4
 8006ce8:	1417      	asrs	r7, r2, #16
 8006cea:	e7e0      	b.n	8006cae <__mdiff+0xc6>
 8006cec:	3e01      	subs	r6, #1
 8006cee:	e7ea      	b.n	8006cc6 <__mdiff+0xde>
 8006cf0:	08009403 	.word	0x08009403
 8006cf4:	08009414 	.word	0x08009414

08006cf8 <__d2b>:
 8006cf8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006cfc:	4689      	mov	r9, r1
 8006cfe:	2101      	movs	r1, #1
 8006d00:	ec57 6b10 	vmov	r6, r7, d0
 8006d04:	4690      	mov	r8, r2
 8006d06:	f7ff fcd5 	bl	80066b4 <_Balloc>
 8006d0a:	4604      	mov	r4, r0
 8006d0c:	b930      	cbnz	r0, 8006d1c <__d2b+0x24>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	4b25      	ldr	r3, [pc, #148]	; (8006da8 <__d2b+0xb0>)
 8006d12:	4826      	ldr	r0, [pc, #152]	; (8006dac <__d2b+0xb4>)
 8006d14:	f240 310a 	movw	r1, #778	; 0x30a
 8006d18:	f000 f914 	bl	8006f44 <__assert_func>
 8006d1c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006d20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006d24:	bb35      	cbnz	r5, 8006d74 <__d2b+0x7c>
 8006d26:	2e00      	cmp	r6, #0
 8006d28:	9301      	str	r3, [sp, #4]
 8006d2a:	d028      	beq.n	8006d7e <__d2b+0x86>
 8006d2c:	4668      	mov	r0, sp
 8006d2e:	9600      	str	r6, [sp, #0]
 8006d30:	f7ff fd8c 	bl	800684c <__lo0bits>
 8006d34:	9900      	ldr	r1, [sp, #0]
 8006d36:	b300      	cbz	r0, 8006d7a <__d2b+0x82>
 8006d38:	9a01      	ldr	r2, [sp, #4]
 8006d3a:	f1c0 0320 	rsb	r3, r0, #32
 8006d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d42:	430b      	orrs	r3, r1
 8006d44:	40c2      	lsrs	r2, r0
 8006d46:	6163      	str	r3, [r4, #20]
 8006d48:	9201      	str	r2, [sp, #4]
 8006d4a:	9b01      	ldr	r3, [sp, #4]
 8006d4c:	61a3      	str	r3, [r4, #24]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	bf14      	ite	ne
 8006d52:	2202      	movne	r2, #2
 8006d54:	2201      	moveq	r2, #1
 8006d56:	6122      	str	r2, [r4, #16]
 8006d58:	b1d5      	cbz	r5, 8006d90 <__d2b+0x98>
 8006d5a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006d5e:	4405      	add	r5, r0
 8006d60:	f8c9 5000 	str.w	r5, [r9]
 8006d64:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006d68:	f8c8 0000 	str.w	r0, [r8]
 8006d6c:	4620      	mov	r0, r4
 8006d6e:	b003      	add	sp, #12
 8006d70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d78:	e7d5      	b.n	8006d26 <__d2b+0x2e>
 8006d7a:	6161      	str	r1, [r4, #20]
 8006d7c:	e7e5      	b.n	8006d4a <__d2b+0x52>
 8006d7e:	a801      	add	r0, sp, #4
 8006d80:	f7ff fd64 	bl	800684c <__lo0bits>
 8006d84:	9b01      	ldr	r3, [sp, #4]
 8006d86:	6163      	str	r3, [r4, #20]
 8006d88:	2201      	movs	r2, #1
 8006d8a:	6122      	str	r2, [r4, #16]
 8006d8c:	3020      	adds	r0, #32
 8006d8e:	e7e3      	b.n	8006d58 <__d2b+0x60>
 8006d90:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006d94:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006d98:	f8c9 0000 	str.w	r0, [r9]
 8006d9c:	6918      	ldr	r0, [r3, #16]
 8006d9e:	f7ff fd35 	bl	800680c <__hi0bits>
 8006da2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006da6:	e7df      	b.n	8006d68 <__d2b+0x70>
 8006da8:	08009403 	.word	0x08009403
 8006dac:	08009414 	.word	0x08009414

08006db0 <_calloc_r>:
 8006db0:	b513      	push	{r0, r1, r4, lr}
 8006db2:	434a      	muls	r2, r1
 8006db4:	4611      	mov	r1, r2
 8006db6:	9201      	str	r2, [sp, #4]
 8006db8:	f000 f85a 	bl	8006e70 <_malloc_r>
 8006dbc:	4604      	mov	r4, r0
 8006dbe:	b118      	cbz	r0, 8006dc8 <_calloc_r+0x18>
 8006dc0:	9a01      	ldr	r2, [sp, #4]
 8006dc2:	2100      	movs	r1, #0
 8006dc4:	f7fe f972 	bl	80050ac <memset>
 8006dc8:	4620      	mov	r0, r4
 8006dca:	b002      	add	sp, #8
 8006dcc:	bd10      	pop	{r4, pc}
	...

08006dd0 <_free_r>:
 8006dd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006dd2:	2900      	cmp	r1, #0
 8006dd4:	d048      	beq.n	8006e68 <_free_r+0x98>
 8006dd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006dda:	9001      	str	r0, [sp, #4]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f1a1 0404 	sub.w	r4, r1, #4
 8006de2:	bfb8      	it	lt
 8006de4:	18e4      	addlt	r4, r4, r3
 8006de6:	f000 f8ef 	bl	8006fc8 <__malloc_lock>
 8006dea:	4a20      	ldr	r2, [pc, #128]	; (8006e6c <_free_r+0x9c>)
 8006dec:	9801      	ldr	r0, [sp, #4]
 8006dee:	6813      	ldr	r3, [r2, #0]
 8006df0:	4615      	mov	r5, r2
 8006df2:	b933      	cbnz	r3, 8006e02 <_free_r+0x32>
 8006df4:	6063      	str	r3, [r4, #4]
 8006df6:	6014      	str	r4, [r2, #0]
 8006df8:	b003      	add	sp, #12
 8006dfa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006dfe:	f000 b8e9 	b.w	8006fd4 <__malloc_unlock>
 8006e02:	42a3      	cmp	r3, r4
 8006e04:	d90b      	bls.n	8006e1e <_free_r+0x4e>
 8006e06:	6821      	ldr	r1, [r4, #0]
 8006e08:	1862      	adds	r2, r4, r1
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	bf04      	itt	eq
 8006e0e:	681a      	ldreq	r2, [r3, #0]
 8006e10:	685b      	ldreq	r3, [r3, #4]
 8006e12:	6063      	str	r3, [r4, #4]
 8006e14:	bf04      	itt	eq
 8006e16:	1852      	addeq	r2, r2, r1
 8006e18:	6022      	streq	r2, [r4, #0]
 8006e1a:	602c      	str	r4, [r5, #0]
 8006e1c:	e7ec      	b.n	8006df8 <_free_r+0x28>
 8006e1e:	461a      	mov	r2, r3
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	b10b      	cbz	r3, 8006e28 <_free_r+0x58>
 8006e24:	42a3      	cmp	r3, r4
 8006e26:	d9fa      	bls.n	8006e1e <_free_r+0x4e>
 8006e28:	6811      	ldr	r1, [r2, #0]
 8006e2a:	1855      	adds	r5, r2, r1
 8006e2c:	42a5      	cmp	r5, r4
 8006e2e:	d10b      	bne.n	8006e48 <_free_r+0x78>
 8006e30:	6824      	ldr	r4, [r4, #0]
 8006e32:	4421      	add	r1, r4
 8006e34:	1854      	adds	r4, r2, r1
 8006e36:	42a3      	cmp	r3, r4
 8006e38:	6011      	str	r1, [r2, #0]
 8006e3a:	d1dd      	bne.n	8006df8 <_free_r+0x28>
 8006e3c:	681c      	ldr	r4, [r3, #0]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	6053      	str	r3, [r2, #4]
 8006e42:	4421      	add	r1, r4
 8006e44:	6011      	str	r1, [r2, #0]
 8006e46:	e7d7      	b.n	8006df8 <_free_r+0x28>
 8006e48:	d902      	bls.n	8006e50 <_free_r+0x80>
 8006e4a:	230c      	movs	r3, #12
 8006e4c:	6003      	str	r3, [r0, #0]
 8006e4e:	e7d3      	b.n	8006df8 <_free_r+0x28>
 8006e50:	6825      	ldr	r5, [r4, #0]
 8006e52:	1961      	adds	r1, r4, r5
 8006e54:	428b      	cmp	r3, r1
 8006e56:	bf04      	itt	eq
 8006e58:	6819      	ldreq	r1, [r3, #0]
 8006e5a:	685b      	ldreq	r3, [r3, #4]
 8006e5c:	6063      	str	r3, [r4, #4]
 8006e5e:	bf04      	itt	eq
 8006e60:	1949      	addeq	r1, r1, r5
 8006e62:	6021      	streq	r1, [r4, #0]
 8006e64:	6054      	str	r4, [r2, #4]
 8006e66:	e7c7      	b.n	8006df8 <_free_r+0x28>
 8006e68:	b003      	add	sp, #12
 8006e6a:	bd30      	pop	{r4, r5, pc}
 8006e6c:	20000224 	.word	0x20000224

08006e70 <_malloc_r>:
 8006e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e72:	1ccd      	adds	r5, r1, #3
 8006e74:	f025 0503 	bic.w	r5, r5, #3
 8006e78:	3508      	adds	r5, #8
 8006e7a:	2d0c      	cmp	r5, #12
 8006e7c:	bf38      	it	cc
 8006e7e:	250c      	movcc	r5, #12
 8006e80:	2d00      	cmp	r5, #0
 8006e82:	4606      	mov	r6, r0
 8006e84:	db01      	blt.n	8006e8a <_malloc_r+0x1a>
 8006e86:	42a9      	cmp	r1, r5
 8006e88:	d903      	bls.n	8006e92 <_malloc_r+0x22>
 8006e8a:	230c      	movs	r3, #12
 8006e8c:	6033      	str	r3, [r6, #0]
 8006e8e:	2000      	movs	r0, #0
 8006e90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e92:	f000 f899 	bl	8006fc8 <__malloc_lock>
 8006e96:	4921      	ldr	r1, [pc, #132]	; (8006f1c <_malloc_r+0xac>)
 8006e98:	680a      	ldr	r2, [r1, #0]
 8006e9a:	4614      	mov	r4, r2
 8006e9c:	b99c      	cbnz	r4, 8006ec6 <_malloc_r+0x56>
 8006e9e:	4f20      	ldr	r7, [pc, #128]	; (8006f20 <_malloc_r+0xb0>)
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	b923      	cbnz	r3, 8006eae <_malloc_r+0x3e>
 8006ea4:	4621      	mov	r1, r4
 8006ea6:	4630      	mov	r0, r6
 8006ea8:	f000 f83c 	bl	8006f24 <_sbrk_r>
 8006eac:	6038      	str	r0, [r7, #0]
 8006eae:	4629      	mov	r1, r5
 8006eb0:	4630      	mov	r0, r6
 8006eb2:	f000 f837 	bl	8006f24 <_sbrk_r>
 8006eb6:	1c43      	adds	r3, r0, #1
 8006eb8:	d123      	bne.n	8006f02 <_malloc_r+0x92>
 8006eba:	230c      	movs	r3, #12
 8006ebc:	6033      	str	r3, [r6, #0]
 8006ebe:	4630      	mov	r0, r6
 8006ec0:	f000 f888 	bl	8006fd4 <__malloc_unlock>
 8006ec4:	e7e3      	b.n	8006e8e <_malloc_r+0x1e>
 8006ec6:	6823      	ldr	r3, [r4, #0]
 8006ec8:	1b5b      	subs	r3, r3, r5
 8006eca:	d417      	bmi.n	8006efc <_malloc_r+0x8c>
 8006ecc:	2b0b      	cmp	r3, #11
 8006ece:	d903      	bls.n	8006ed8 <_malloc_r+0x68>
 8006ed0:	6023      	str	r3, [r4, #0]
 8006ed2:	441c      	add	r4, r3
 8006ed4:	6025      	str	r5, [r4, #0]
 8006ed6:	e004      	b.n	8006ee2 <_malloc_r+0x72>
 8006ed8:	6863      	ldr	r3, [r4, #4]
 8006eda:	42a2      	cmp	r2, r4
 8006edc:	bf0c      	ite	eq
 8006ede:	600b      	streq	r3, [r1, #0]
 8006ee0:	6053      	strne	r3, [r2, #4]
 8006ee2:	4630      	mov	r0, r6
 8006ee4:	f000 f876 	bl	8006fd4 <__malloc_unlock>
 8006ee8:	f104 000b 	add.w	r0, r4, #11
 8006eec:	1d23      	adds	r3, r4, #4
 8006eee:	f020 0007 	bic.w	r0, r0, #7
 8006ef2:	1ac2      	subs	r2, r0, r3
 8006ef4:	d0cc      	beq.n	8006e90 <_malloc_r+0x20>
 8006ef6:	1a1b      	subs	r3, r3, r0
 8006ef8:	50a3      	str	r3, [r4, r2]
 8006efa:	e7c9      	b.n	8006e90 <_malloc_r+0x20>
 8006efc:	4622      	mov	r2, r4
 8006efe:	6864      	ldr	r4, [r4, #4]
 8006f00:	e7cc      	b.n	8006e9c <_malloc_r+0x2c>
 8006f02:	1cc4      	adds	r4, r0, #3
 8006f04:	f024 0403 	bic.w	r4, r4, #3
 8006f08:	42a0      	cmp	r0, r4
 8006f0a:	d0e3      	beq.n	8006ed4 <_malloc_r+0x64>
 8006f0c:	1a21      	subs	r1, r4, r0
 8006f0e:	4630      	mov	r0, r6
 8006f10:	f000 f808 	bl	8006f24 <_sbrk_r>
 8006f14:	3001      	adds	r0, #1
 8006f16:	d1dd      	bne.n	8006ed4 <_malloc_r+0x64>
 8006f18:	e7cf      	b.n	8006eba <_malloc_r+0x4a>
 8006f1a:	bf00      	nop
 8006f1c:	20000224 	.word	0x20000224
 8006f20:	20000228 	.word	0x20000228

08006f24 <_sbrk_r>:
 8006f24:	b538      	push	{r3, r4, r5, lr}
 8006f26:	4d06      	ldr	r5, [pc, #24]	; (8006f40 <_sbrk_r+0x1c>)
 8006f28:	2300      	movs	r3, #0
 8006f2a:	4604      	mov	r4, r0
 8006f2c:	4608      	mov	r0, r1
 8006f2e:	602b      	str	r3, [r5, #0]
 8006f30:	f7fb fcdc 	bl	80028ec <_sbrk>
 8006f34:	1c43      	adds	r3, r0, #1
 8006f36:	d102      	bne.n	8006f3e <_sbrk_r+0x1a>
 8006f38:	682b      	ldr	r3, [r5, #0]
 8006f3a:	b103      	cbz	r3, 8006f3e <_sbrk_r+0x1a>
 8006f3c:	6023      	str	r3, [r4, #0]
 8006f3e:	bd38      	pop	{r3, r4, r5, pc}
 8006f40:	200044e4 	.word	0x200044e4

08006f44 <__assert_func>:
 8006f44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f46:	4614      	mov	r4, r2
 8006f48:	461a      	mov	r2, r3
 8006f4a:	4b09      	ldr	r3, [pc, #36]	; (8006f70 <__assert_func+0x2c>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4605      	mov	r5, r0
 8006f50:	68d8      	ldr	r0, [r3, #12]
 8006f52:	b14c      	cbz	r4, 8006f68 <__assert_func+0x24>
 8006f54:	4b07      	ldr	r3, [pc, #28]	; (8006f74 <__assert_func+0x30>)
 8006f56:	9100      	str	r1, [sp, #0]
 8006f58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006f5c:	4906      	ldr	r1, [pc, #24]	; (8006f78 <__assert_func+0x34>)
 8006f5e:	462b      	mov	r3, r5
 8006f60:	f000 f80e 	bl	8006f80 <fiprintf>
 8006f64:	f000 fa64 	bl	8007430 <abort>
 8006f68:	4b04      	ldr	r3, [pc, #16]	; (8006f7c <__assert_func+0x38>)
 8006f6a:	461c      	mov	r4, r3
 8006f6c:	e7f3      	b.n	8006f56 <__assert_func+0x12>
 8006f6e:	bf00      	nop
 8006f70:	20000024 	.word	0x20000024
 8006f74:	08009574 	.word	0x08009574
 8006f78:	08009581 	.word	0x08009581
 8006f7c:	080095af 	.word	0x080095af

08006f80 <fiprintf>:
 8006f80:	b40e      	push	{r1, r2, r3}
 8006f82:	b503      	push	{r0, r1, lr}
 8006f84:	4601      	mov	r1, r0
 8006f86:	ab03      	add	r3, sp, #12
 8006f88:	4805      	ldr	r0, [pc, #20]	; (8006fa0 <fiprintf+0x20>)
 8006f8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f8e:	6800      	ldr	r0, [r0, #0]
 8006f90:	9301      	str	r3, [sp, #4]
 8006f92:	f000 f84f 	bl	8007034 <_vfiprintf_r>
 8006f96:	b002      	add	sp, #8
 8006f98:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f9c:	b003      	add	sp, #12
 8006f9e:	4770      	bx	lr
 8006fa0:	20000024 	.word	0x20000024

08006fa4 <__ascii_mbtowc>:
 8006fa4:	b082      	sub	sp, #8
 8006fa6:	b901      	cbnz	r1, 8006faa <__ascii_mbtowc+0x6>
 8006fa8:	a901      	add	r1, sp, #4
 8006faa:	b142      	cbz	r2, 8006fbe <__ascii_mbtowc+0x1a>
 8006fac:	b14b      	cbz	r3, 8006fc2 <__ascii_mbtowc+0x1e>
 8006fae:	7813      	ldrb	r3, [r2, #0]
 8006fb0:	600b      	str	r3, [r1, #0]
 8006fb2:	7812      	ldrb	r2, [r2, #0]
 8006fb4:	1e10      	subs	r0, r2, #0
 8006fb6:	bf18      	it	ne
 8006fb8:	2001      	movne	r0, #1
 8006fba:	b002      	add	sp, #8
 8006fbc:	4770      	bx	lr
 8006fbe:	4610      	mov	r0, r2
 8006fc0:	e7fb      	b.n	8006fba <__ascii_mbtowc+0x16>
 8006fc2:	f06f 0001 	mvn.w	r0, #1
 8006fc6:	e7f8      	b.n	8006fba <__ascii_mbtowc+0x16>

08006fc8 <__malloc_lock>:
 8006fc8:	4801      	ldr	r0, [pc, #4]	; (8006fd0 <__malloc_lock+0x8>)
 8006fca:	f000 bbf1 	b.w	80077b0 <__retarget_lock_acquire_recursive>
 8006fce:	bf00      	nop
 8006fd0:	200044ec 	.word	0x200044ec

08006fd4 <__malloc_unlock>:
 8006fd4:	4801      	ldr	r0, [pc, #4]	; (8006fdc <__malloc_unlock+0x8>)
 8006fd6:	f000 bbec 	b.w	80077b2 <__retarget_lock_release_recursive>
 8006fda:	bf00      	nop
 8006fdc:	200044ec 	.word	0x200044ec

08006fe0 <__sfputc_r>:
 8006fe0:	6893      	ldr	r3, [r2, #8]
 8006fe2:	3b01      	subs	r3, #1
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	b410      	push	{r4}
 8006fe8:	6093      	str	r3, [r2, #8]
 8006fea:	da08      	bge.n	8006ffe <__sfputc_r+0x1e>
 8006fec:	6994      	ldr	r4, [r2, #24]
 8006fee:	42a3      	cmp	r3, r4
 8006ff0:	db01      	blt.n	8006ff6 <__sfputc_r+0x16>
 8006ff2:	290a      	cmp	r1, #10
 8006ff4:	d103      	bne.n	8006ffe <__sfputc_r+0x1e>
 8006ff6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ffa:	f000 b94b 	b.w	8007294 <__swbuf_r>
 8006ffe:	6813      	ldr	r3, [r2, #0]
 8007000:	1c58      	adds	r0, r3, #1
 8007002:	6010      	str	r0, [r2, #0]
 8007004:	7019      	strb	r1, [r3, #0]
 8007006:	4608      	mov	r0, r1
 8007008:	f85d 4b04 	ldr.w	r4, [sp], #4
 800700c:	4770      	bx	lr

0800700e <__sfputs_r>:
 800700e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007010:	4606      	mov	r6, r0
 8007012:	460f      	mov	r7, r1
 8007014:	4614      	mov	r4, r2
 8007016:	18d5      	adds	r5, r2, r3
 8007018:	42ac      	cmp	r4, r5
 800701a:	d101      	bne.n	8007020 <__sfputs_r+0x12>
 800701c:	2000      	movs	r0, #0
 800701e:	e007      	b.n	8007030 <__sfputs_r+0x22>
 8007020:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007024:	463a      	mov	r2, r7
 8007026:	4630      	mov	r0, r6
 8007028:	f7ff ffda 	bl	8006fe0 <__sfputc_r>
 800702c:	1c43      	adds	r3, r0, #1
 800702e:	d1f3      	bne.n	8007018 <__sfputs_r+0xa>
 8007030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007034 <_vfiprintf_r>:
 8007034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007038:	460d      	mov	r5, r1
 800703a:	b09d      	sub	sp, #116	; 0x74
 800703c:	4614      	mov	r4, r2
 800703e:	4698      	mov	r8, r3
 8007040:	4606      	mov	r6, r0
 8007042:	b118      	cbz	r0, 800704c <_vfiprintf_r+0x18>
 8007044:	6983      	ldr	r3, [r0, #24]
 8007046:	b90b      	cbnz	r3, 800704c <_vfiprintf_r+0x18>
 8007048:	f000 fb14 	bl	8007674 <__sinit>
 800704c:	4b89      	ldr	r3, [pc, #548]	; (8007274 <_vfiprintf_r+0x240>)
 800704e:	429d      	cmp	r5, r3
 8007050:	d11b      	bne.n	800708a <_vfiprintf_r+0x56>
 8007052:	6875      	ldr	r5, [r6, #4]
 8007054:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007056:	07d9      	lsls	r1, r3, #31
 8007058:	d405      	bmi.n	8007066 <_vfiprintf_r+0x32>
 800705a:	89ab      	ldrh	r3, [r5, #12]
 800705c:	059a      	lsls	r2, r3, #22
 800705e:	d402      	bmi.n	8007066 <_vfiprintf_r+0x32>
 8007060:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007062:	f000 fba5 	bl	80077b0 <__retarget_lock_acquire_recursive>
 8007066:	89ab      	ldrh	r3, [r5, #12]
 8007068:	071b      	lsls	r3, r3, #28
 800706a:	d501      	bpl.n	8007070 <_vfiprintf_r+0x3c>
 800706c:	692b      	ldr	r3, [r5, #16]
 800706e:	b9eb      	cbnz	r3, 80070ac <_vfiprintf_r+0x78>
 8007070:	4629      	mov	r1, r5
 8007072:	4630      	mov	r0, r6
 8007074:	f000 f96e 	bl	8007354 <__swsetup_r>
 8007078:	b1c0      	cbz	r0, 80070ac <_vfiprintf_r+0x78>
 800707a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800707c:	07dc      	lsls	r4, r3, #31
 800707e:	d50e      	bpl.n	800709e <_vfiprintf_r+0x6a>
 8007080:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007084:	b01d      	add	sp, #116	; 0x74
 8007086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800708a:	4b7b      	ldr	r3, [pc, #492]	; (8007278 <_vfiprintf_r+0x244>)
 800708c:	429d      	cmp	r5, r3
 800708e:	d101      	bne.n	8007094 <_vfiprintf_r+0x60>
 8007090:	68b5      	ldr	r5, [r6, #8]
 8007092:	e7df      	b.n	8007054 <_vfiprintf_r+0x20>
 8007094:	4b79      	ldr	r3, [pc, #484]	; (800727c <_vfiprintf_r+0x248>)
 8007096:	429d      	cmp	r5, r3
 8007098:	bf08      	it	eq
 800709a:	68f5      	ldreq	r5, [r6, #12]
 800709c:	e7da      	b.n	8007054 <_vfiprintf_r+0x20>
 800709e:	89ab      	ldrh	r3, [r5, #12]
 80070a0:	0598      	lsls	r0, r3, #22
 80070a2:	d4ed      	bmi.n	8007080 <_vfiprintf_r+0x4c>
 80070a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80070a6:	f000 fb84 	bl	80077b2 <__retarget_lock_release_recursive>
 80070aa:	e7e9      	b.n	8007080 <_vfiprintf_r+0x4c>
 80070ac:	2300      	movs	r3, #0
 80070ae:	9309      	str	r3, [sp, #36]	; 0x24
 80070b0:	2320      	movs	r3, #32
 80070b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80070b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80070ba:	2330      	movs	r3, #48	; 0x30
 80070bc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007280 <_vfiprintf_r+0x24c>
 80070c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80070c4:	f04f 0901 	mov.w	r9, #1
 80070c8:	4623      	mov	r3, r4
 80070ca:	469a      	mov	sl, r3
 80070cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070d0:	b10a      	cbz	r2, 80070d6 <_vfiprintf_r+0xa2>
 80070d2:	2a25      	cmp	r2, #37	; 0x25
 80070d4:	d1f9      	bne.n	80070ca <_vfiprintf_r+0x96>
 80070d6:	ebba 0b04 	subs.w	fp, sl, r4
 80070da:	d00b      	beq.n	80070f4 <_vfiprintf_r+0xc0>
 80070dc:	465b      	mov	r3, fp
 80070de:	4622      	mov	r2, r4
 80070e0:	4629      	mov	r1, r5
 80070e2:	4630      	mov	r0, r6
 80070e4:	f7ff ff93 	bl	800700e <__sfputs_r>
 80070e8:	3001      	adds	r0, #1
 80070ea:	f000 80aa 	beq.w	8007242 <_vfiprintf_r+0x20e>
 80070ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070f0:	445a      	add	r2, fp
 80070f2:	9209      	str	r2, [sp, #36]	; 0x24
 80070f4:	f89a 3000 	ldrb.w	r3, [sl]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	f000 80a2 	beq.w	8007242 <_vfiprintf_r+0x20e>
 80070fe:	2300      	movs	r3, #0
 8007100:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007104:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007108:	f10a 0a01 	add.w	sl, sl, #1
 800710c:	9304      	str	r3, [sp, #16]
 800710e:	9307      	str	r3, [sp, #28]
 8007110:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007114:	931a      	str	r3, [sp, #104]	; 0x68
 8007116:	4654      	mov	r4, sl
 8007118:	2205      	movs	r2, #5
 800711a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800711e:	4858      	ldr	r0, [pc, #352]	; (8007280 <_vfiprintf_r+0x24c>)
 8007120:	f7f9 f866 	bl	80001f0 <memchr>
 8007124:	9a04      	ldr	r2, [sp, #16]
 8007126:	b9d8      	cbnz	r0, 8007160 <_vfiprintf_r+0x12c>
 8007128:	06d1      	lsls	r1, r2, #27
 800712a:	bf44      	itt	mi
 800712c:	2320      	movmi	r3, #32
 800712e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007132:	0713      	lsls	r3, r2, #28
 8007134:	bf44      	itt	mi
 8007136:	232b      	movmi	r3, #43	; 0x2b
 8007138:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800713c:	f89a 3000 	ldrb.w	r3, [sl]
 8007140:	2b2a      	cmp	r3, #42	; 0x2a
 8007142:	d015      	beq.n	8007170 <_vfiprintf_r+0x13c>
 8007144:	9a07      	ldr	r2, [sp, #28]
 8007146:	4654      	mov	r4, sl
 8007148:	2000      	movs	r0, #0
 800714a:	f04f 0c0a 	mov.w	ip, #10
 800714e:	4621      	mov	r1, r4
 8007150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007154:	3b30      	subs	r3, #48	; 0x30
 8007156:	2b09      	cmp	r3, #9
 8007158:	d94e      	bls.n	80071f8 <_vfiprintf_r+0x1c4>
 800715a:	b1b0      	cbz	r0, 800718a <_vfiprintf_r+0x156>
 800715c:	9207      	str	r2, [sp, #28]
 800715e:	e014      	b.n	800718a <_vfiprintf_r+0x156>
 8007160:	eba0 0308 	sub.w	r3, r0, r8
 8007164:	fa09 f303 	lsl.w	r3, r9, r3
 8007168:	4313      	orrs	r3, r2
 800716a:	9304      	str	r3, [sp, #16]
 800716c:	46a2      	mov	sl, r4
 800716e:	e7d2      	b.n	8007116 <_vfiprintf_r+0xe2>
 8007170:	9b03      	ldr	r3, [sp, #12]
 8007172:	1d19      	adds	r1, r3, #4
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	9103      	str	r1, [sp, #12]
 8007178:	2b00      	cmp	r3, #0
 800717a:	bfbb      	ittet	lt
 800717c:	425b      	neglt	r3, r3
 800717e:	f042 0202 	orrlt.w	r2, r2, #2
 8007182:	9307      	strge	r3, [sp, #28]
 8007184:	9307      	strlt	r3, [sp, #28]
 8007186:	bfb8      	it	lt
 8007188:	9204      	strlt	r2, [sp, #16]
 800718a:	7823      	ldrb	r3, [r4, #0]
 800718c:	2b2e      	cmp	r3, #46	; 0x2e
 800718e:	d10c      	bne.n	80071aa <_vfiprintf_r+0x176>
 8007190:	7863      	ldrb	r3, [r4, #1]
 8007192:	2b2a      	cmp	r3, #42	; 0x2a
 8007194:	d135      	bne.n	8007202 <_vfiprintf_r+0x1ce>
 8007196:	9b03      	ldr	r3, [sp, #12]
 8007198:	1d1a      	adds	r2, r3, #4
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	9203      	str	r2, [sp, #12]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	bfb8      	it	lt
 80071a2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80071a6:	3402      	adds	r4, #2
 80071a8:	9305      	str	r3, [sp, #20]
 80071aa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007290 <_vfiprintf_r+0x25c>
 80071ae:	7821      	ldrb	r1, [r4, #0]
 80071b0:	2203      	movs	r2, #3
 80071b2:	4650      	mov	r0, sl
 80071b4:	f7f9 f81c 	bl	80001f0 <memchr>
 80071b8:	b140      	cbz	r0, 80071cc <_vfiprintf_r+0x198>
 80071ba:	2340      	movs	r3, #64	; 0x40
 80071bc:	eba0 000a 	sub.w	r0, r0, sl
 80071c0:	fa03 f000 	lsl.w	r0, r3, r0
 80071c4:	9b04      	ldr	r3, [sp, #16]
 80071c6:	4303      	orrs	r3, r0
 80071c8:	3401      	adds	r4, #1
 80071ca:	9304      	str	r3, [sp, #16]
 80071cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071d0:	482c      	ldr	r0, [pc, #176]	; (8007284 <_vfiprintf_r+0x250>)
 80071d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80071d6:	2206      	movs	r2, #6
 80071d8:	f7f9 f80a 	bl	80001f0 <memchr>
 80071dc:	2800      	cmp	r0, #0
 80071de:	d03f      	beq.n	8007260 <_vfiprintf_r+0x22c>
 80071e0:	4b29      	ldr	r3, [pc, #164]	; (8007288 <_vfiprintf_r+0x254>)
 80071e2:	bb1b      	cbnz	r3, 800722c <_vfiprintf_r+0x1f8>
 80071e4:	9b03      	ldr	r3, [sp, #12]
 80071e6:	3307      	adds	r3, #7
 80071e8:	f023 0307 	bic.w	r3, r3, #7
 80071ec:	3308      	adds	r3, #8
 80071ee:	9303      	str	r3, [sp, #12]
 80071f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071f2:	443b      	add	r3, r7
 80071f4:	9309      	str	r3, [sp, #36]	; 0x24
 80071f6:	e767      	b.n	80070c8 <_vfiprintf_r+0x94>
 80071f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80071fc:	460c      	mov	r4, r1
 80071fe:	2001      	movs	r0, #1
 8007200:	e7a5      	b.n	800714e <_vfiprintf_r+0x11a>
 8007202:	2300      	movs	r3, #0
 8007204:	3401      	adds	r4, #1
 8007206:	9305      	str	r3, [sp, #20]
 8007208:	4619      	mov	r1, r3
 800720a:	f04f 0c0a 	mov.w	ip, #10
 800720e:	4620      	mov	r0, r4
 8007210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007214:	3a30      	subs	r2, #48	; 0x30
 8007216:	2a09      	cmp	r2, #9
 8007218:	d903      	bls.n	8007222 <_vfiprintf_r+0x1ee>
 800721a:	2b00      	cmp	r3, #0
 800721c:	d0c5      	beq.n	80071aa <_vfiprintf_r+0x176>
 800721e:	9105      	str	r1, [sp, #20]
 8007220:	e7c3      	b.n	80071aa <_vfiprintf_r+0x176>
 8007222:	fb0c 2101 	mla	r1, ip, r1, r2
 8007226:	4604      	mov	r4, r0
 8007228:	2301      	movs	r3, #1
 800722a:	e7f0      	b.n	800720e <_vfiprintf_r+0x1da>
 800722c:	ab03      	add	r3, sp, #12
 800722e:	9300      	str	r3, [sp, #0]
 8007230:	462a      	mov	r2, r5
 8007232:	4b16      	ldr	r3, [pc, #88]	; (800728c <_vfiprintf_r+0x258>)
 8007234:	a904      	add	r1, sp, #16
 8007236:	4630      	mov	r0, r6
 8007238:	f7fd ffe0 	bl	80051fc <_printf_float>
 800723c:	4607      	mov	r7, r0
 800723e:	1c78      	adds	r0, r7, #1
 8007240:	d1d6      	bne.n	80071f0 <_vfiprintf_r+0x1bc>
 8007242:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007244:	07d9      	lsls	r1, r3, #31
 8007246:	d405      	bmi.n	8007254 <_vfiprintf_r+0x220>
 8007248:	89ab      	ldrh	r3, [r5, #12]
 800724a:	059a      	lsls	r2, r3, #22
 800724c:	d402      	bmi.n	8007254 <_vfiprintf_r+0x220>
 800724e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007250:	f000 faaf 	bl	80077b2 <__retarget_lock_release_recursive>
 8007254:	89ab      	ldrh	r3, [r5, #12]
 8007256:	065b      	lsls	r3, r3, #25
 8007258:	f53f af12 	bmi.w	8007080 <_vfiprintf_r+0x4c>
 800725c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800725e:	e711      	b.n	8007084 <_vfiprintf_r+0x50>
 8007260:	ab03      	add	r3, sp, #12
 8007262:	9300      	str	r3, [sp, #0]
 8007264:	462a      	mov	r2, r5
 8007266:	4b09      	ldr	r3, [pc, #36]	; (800728c <_vfiprintf_r+0x258>)
 8007268:	a904      	add	r1, sp, #16
 800726a:	4630      	mov	r0, r6
 800726c:	f7fe fa6a 	bl	8005744 <_printf_i>
 8007270:	e7e4      	b.n	800723c <_vfiprintf_r+0x208>
 8007272:	bf00      	nop
 8007274:	080096ec 	.word	0x080096ec
 8007278:	0800970c 	.word	0x0800970c
 800727c:	080096cc 	.word	0x080096cc
 8007280:	080095ba 	.word	0x080095ba
 8007284:	080095c4 	.word	0x080095c4
 8007288:	080051fd 	.word	0x080051fd
 800728c:	0800700f 	.word	0x0800700f
 8007290:	080095c0 	.word	0x080095c0

08007294 <__swbuf_r>:
 8007294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007296:	460e      	mov	r6, r1
 8007298:	4614      	mov	r4, r2
 800729a:	4605      	mov	r5, r0
 800729c:	b118      	cbz	r0, 80072a6 <__swbuf_r+0x12>
 800729e:	6983      	ldr	r3, [r0, #24]
 80072a0:	b90b      	cbnz	r3, 80072a6 <__swbuf_r+0x12>
 80072a2:	f000 f9e7 	bl	8007674 <__sinit>
 80072a6:	4b21      	ldr	r3, [pc, #132]	; (800732c <__swbuf_r+0x98>)
 80072a8:	429c      	cmp	r4, r3
 80072aa:	d12b      	bne.n	8007304 <__swbuf_r+0x70>
 80072ac:	686c      	ldr	r4, [r5, #4]
 80072ae:	69a3      	ldr	r3, [r4, #24]
 80072b0:	60a3      	str	r3, [r4, #8]
 80072b2:	89a3      	ldrh	r3, [r4, #12]
 80072b4:	071a      	lsls	r2, r3, #28
 80072b6:	d52f      	bpl.n	8007318 <__swbuf_r+0x84>
 80072b8:	6923      	ldr	r3, [r4, #16]
 80072ba:	b36b      	cbz	r3, 8007318 <__swbuf_r+0x84>
 80072bc:	6923      	ldr	r3, [r4, #16]
 80072be:	6820      	ldr	r0, [r4, #0]
 80072c0:	1ac0      	subs	r0, r0, r3
 80072c2:	6963      	ldr	r3, [r4, #20]
 80072c4:	b2f6      	uxtb	r6, r6
 80072c6:	4283      	cmp	r3, r0
 80072c8:	4637      	mov	r7, r6
 80072ca:	dc04      	bgt.n	80072d6 <__swbuf_r+0x42>
 80072cc:	4621      	mov	r1, r4
 80072ce:	4628      	mov	r0, r5
 80072d0:	f000 f93c 	bl	800754c <_fflush_r>
 80072d4:	bb30      	cbnz	r0, 8007324 <__swbuf_r+0x90>
 80072d6:	68a3      	ldr	r3, [r4, #8]
 80072d8:	3b01      	subs	r3, #1
 80072da:	60a3      	str	r3, [r4, #8]
 80072dc:	6823      	ldr	r3, [r4, #0]
 80072de:	1c5a      	adds	r2, r3, #1
 80072e0:	6022      	str	r2, [r4, #0]
 80072e2:	701e      	strb	r6, [r3, #0]
 80072e4:	6963      	ldr	r3, [r4, #20]
 80072e6:	3001      	adds	r0, #1
 80072e8:	4283      	cmp	r3, r0
 80072ea:	d004      	beq.n	80072f6 <__swbuf_r+0x62>
 80072ec:	89a3      	ldrh	r3, [r4, #12]
 80072ee:	07db      	lsls	r3, r3, #31
 80072f0:	d506      	bpl.n	8007300 <__swbuf_r+0x6c>
 80072f2:	2e0a      	cmp	r6, #10
 80072f4:	d104      	bne.n	8007300 <__swbuf_r+0x6c>
 80072f6:	4621      	mov	r1, r4
 80072f8:	4628      	mov	r0, r5
 80072fa:	f000 f927 	bl	800754c <_fflush_r>
 80072fe:	b988      	cbnz	r0, 8007324 <__swbuf_r+0x90>
 8007300:	4638      	mov	r0, r7
 8007302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007304:	4b0a      	ldr	r3, [pc, #40]	; (8007330 <__swbuf_r+0x9c>)
 8007306:	429c      	cmp	r4, r3
 8007308:	d101      	bne.n	800730e <__swbuf_r+0x7a>
 800730a:	68ac      	ldr	r4, [r5, #8]
 800730c:	e7cf      	b.n	80072ae <__swbuf_r+0x1a>
 800730e:	4b09      	ldr	r3, [pc, #36]	; (8007334 <__swbuf_r+0xa0>)
 8007310:	429c      	cmp	r4, r3
 8007312:	bf08      	it	eq
 8007314:	68ec      	ldreq	r4, [r5, #12]
 8007316:	e7ca      	b.n	80072ae <__swbuf_r+0x1a>
 8007318:	4621      	mov	r1, r4
 800731a:	4628      	mov	r0, r5
 800731c:	f000 f81a 	bl	8007354 <__swsetup_r>
 8007320:	2800      	cmp	r0, #0
 8007322:	d0cb      	beq.n	80072bc <__swbuf_r+0x28>
 8007324:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007328:	e7ea      	b.n	8007300 <__swbuf_r+0x6c>
 800732a:	bf00      	nop
 800732c:	080096ec 	.word	0x080096ec
 8007330:	0800970c 	.word	0x0800970c
 8007334:	080096cc 	.word	0x080096cc

08007338 <__ascii_wctomb>:
 8007338:	b149      	cbz	r1, 800734e <__ascii_wctomb+0x16>
 800733a:	2aff      	cmp	r2, #255	; 0xff
 800733c:	bf85      	ittet	hi
 800733e:	238a      	movhi	r3, #138	; 0x8a
 8007340:	6003      	strhi	r3, [r0, #0]
 8007342:	700a      	strbls	r2, [r1, #0]
 8007344:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007348:	bf98      	it	ls
 800734a:	2001      	movls	r0, #1
 800734c:	4770      	bx	lr
 800734e:	4608      	mov	r0, r1
 8007350:	4770      	bx	lr
	...

08007354 <__swsetup_r>:
 8007354:	4b32      	ldr	r3, [pc, #200]	; (8007420 <__swsetup_r+0xcc>)
 8007356:	b570      	push	{r4, r5, r6, lr}
 8007358:	681d      	ldr	r5, [r3, #0]
 800735a:	4606      	mov	r6, r0
 800735c:	460c      	mov	r4, r1
 800735e:	b125      	cbz	r5, 800736a <__swsetup_r+0x16>
 8007360:	69ab      	ldr	r3, [r5, #24]
 8007362:	b913      	cbnz	r3, 800736a <__swsetup_r+0x16>
 8007364:	4628      	mov	r0, r5
 8007366:	f000 f985 	bl	8007674 <__sinit>
 800736a:	4b2e      	ldr	r3, [pc, #184]	; (8007424 <__swsetup_r+0xd0>)
 800736c:	429c      	cmp	r4, r3
 800736e:	d10f      	bne.n	8007390 <__swsetup_r+0x3c>
 8007370:	686c      	ldr	r4, [r5, #4]
 8007372:	89a3      	ldrh	r3, [r4, #12]
 8007374:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007378:	0719      	lsls	r1, r3, #28
 800737a:	d42c      	bmi.n	80073d6 <__swsetup_r+0x82>
 800737c:	06dd      	lsls	r5, r3, #27
 800737e:	d411      	bmi.n	80073a4 <__swsetup_r+0x50>
 8007380:	2309      	movs	r3, #9
 8007382:	6033      	str	r3, [r6, #0]
 8007384:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007388:	81a3      	strh	r3, [r4, #12]
 800738a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800738e:	e03e      	b.n	800740e <__swsetup_r+0xba>
 8007390:	4b25      	ldr	r3, [pc, #148]	; (8007428 <__swsetup_r+0xd4>)
 8007392:	429c      	cmp	r4, r3
 8007394:	d101      	bne.n	800739a <__swsetup_r+0x46>
 8007396:	68ac      	ldr	r4, [r5, #8]
 8007398:	e7eb      	b.n	8007372 <__swsetup_r+0x1e>
 800739a:	4b24      	ldr	r3, [pc, #144]	; (800742c <__swsetup_r+0xd8>)
 800739c:	429c      	cmp	r4, r3
 800739e:	bf08      	it	eq
 80073a0:	68ec      	ldreq	r4, [r5, #12]
 80073a2:	e7e6      	b.n	8007372 <__swsetup_r+0x1e>
 80073a4:	0758      	lsls	r0, r3, #29
 80073a6:	d512      	bpl.n	80073ce <__swsetup_r+0x7a>
 80073a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073aa:	b141      	cbz	r1, 80073be <__swsetup_r+0x6a>
 80073ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073b0:	4299      	cmp	r1, r3
 80073b2:	d002      	beq.n	80073ba <__swsetup_r+0x66>
 80073b4:	4630      	mov	r0, r6
 80073b6:	f7ff fd0b 	bl	8006dd0 <_free_r>
 80073ba:	2300      	movs	r3, #0
 80073bc:	6363      	str	r3, [r4, #52]	; 0x34
 80073be:	89a3      	ldrh	r3, [r4, #12]
 80073c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80073c4:	81a3      	strh	r3, [r4, #12]
 80073c6:	2300      	movs	r3, #0
 80073c8:	6063      	str	r3, [r4, #4]
 80073ca:	6923      	ldr	r3, [r4, #16]
 80073cc:	6023      	str	r3, [r4, #0]
 80073ce:	89a3      	ldrh	r3, [r4, #12]
 80073d0:	f043 0308 	orr.w	r3, r3, #8
 80073d4:	81a3      	strh	r3, [r4, #12]
 80073d6:	6923      	ldr	r3, [r4, #16]
 80073d8:	b94b      	cbnz	r3, 80073ee <__swsetup_r+0x9a>
 80073da:	89a3      	ldrh	r3, [r4, #12]
 80073dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80073e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073e4:	d003      	beq.n	80073ee <__swsetup_r+0x9a>
 80073e6:	4621      	mov	r1, r4
 80073e8:	4630      	mov	r0, r6
 80073ea:	f000 fa07 	bl	80077fc <__smakebuf_r>
 80073ee:	89a0      	ldrh	r0, [r4, #12]
 80073f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80073f4:	f010 0301 	ands.w	r3, r0, #1
 80073f8:	d00a      	beq.n	8007410 <__swsetup_r+0xbc>
 80073fa:	2300      	movs	r3, #0
 80073fc:	60a3      	str	r3, [r4, #8]
 80073fe:	6963      	ldr	r3, [r4, #20]
 8007400:	425b      	negs	r3, r3
 8007402:	61a3      	str	r3, [r4, #24]
 8007404:	6923      	ldr	r3, [r4, #16]
 8007406:	b943      	cbnz	r3, 800741a <__swsetup_r+0xc6>
 8007408:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800740c:	d1ba      	bne.n	8007384 <__swsetup_r+0x30>
 800740e:	bd70      	pop	{r4, r5, r6, pc}
 8007410:	0781      	lsls	r1, r0, #30
 8007412:	bf58      	it	pl
 8007414:	6963      	ldrpl	r3, [r4, #20]
 8007416:	60a3      	str	r3, [r4, #8]
 8007418:	e7f4      	b.n	8007404 <__swsetup_r+0xb0>
 800741a:	2000      	movs	r0, #0
 800741c:	e7f7      	b.n	800740e <__swsetup_r+0xba>
 800741e:	bf00      	nop
 8007420:	20000024 	.word	0x20000024
 8007424:	080096ec 	.word	0x080096ec
 8007428:	0800970c 	.word	0x0800970c
 800742c:	080096cc 	.word	0x080096cc

08007430 <abort>:
 8007430:	b508      	push	{r3, lr}
 8007432:	2006      	movs	r0, #6
 8007434:	f000 fa4a 	bl	80078cc <raise>
 8007438:	2001      	movs	r0, #1
 800743a:	f7fb fa27 	bl	800288c <_exit>
	...

08007440 <__sflush_r>:
 8007440:	898a      	ldrh	r2, [r1, #12]
 8007442:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007446:	4605      	mov	r5, r0
 8007448:	0710      	lsls	r0, r2, #28
 800744a:	460c      	mov	r4, r1
 800744c:	d458      	bmi.n	8007500 <__sflush_r+0xc0>
 800744e:	684b      	ldr	r3, [r1, #4]
 8007450:	2b00      	cmp	r3, #0
 8007452:	dc05      	bgt.n	8007460 <__sflush_r+0x20>
 8007454:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007456:	2b00      	cmp	r3, #0
 8007458:	dc02      	bgt.n	8007460 <__sflush_r+0x20>
 800745a:	2000      	movs	r0, #0
 800745c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007460:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007462:	2e00      	cmp	r6, #0
 8007464:	d0f9      	beq.n	800745a <__sflush_r+0x1a>
 8007466:	2300      	movs	r3, #0
 8007468:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800746c:	682f      	ldr	r7, [r5, #0]
 800746e:	602b      	str	r3, [r5, #0]
 8007470:	d032      	beq.n	80074d8 <__sflush_r+0x98>
 8007472:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007474:	89a3      	ldrh	r3, [r4, #12]
 8007476:	075a      	lsls	r2, r3, #29
 8007478:	d505      	bpl.n	8007486 <__sflush_r+0x46>
 800747a:	6863      	ldr	r3, [r4, #4]
 800747c:	1ac0      	subs	r0, r0, r3
 800747e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007480:	b10b      	cbz	r3, 8007486 <__sflush_r+0x46>
 8007482:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007484:	1ac0      	subs	r0, r0, r3
 8007486:	2300      	movs	r3, #0
 8007488:	4602      	mov	r2, r0
 800748a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800748c:	6a21      	ldr	r1, [r4, #32]
 800748e:	4628      	mov	r0, r5
 8007490:	47b0      	blx	r6
 8007492:	1c43      	adds	r3, r0, #1
 8007494:	89a3      	ldrh	r3, [r4, #12]
 8007496:	d106      	bne.n	80074a6 <__sflush_r+0x66>
 8007498:	6829      	ldr	r1, [r5, #0]
 800749a:	291d      	cmp	r1, #29
 800749c:	d82c      	bhi.n	80074f8 <__sflush_r+0xb8>
 800749e:	4a2a      	ldr	r2, [pc, #168]	; (8007548 <__sflush_r+0x108>)
 80074a0:	40ca      	lsrs	r2, r1
 80074a2:	07d6      	lsls	r6, r2, #31
 80074a4:	d528      	bpl.n	80074f8 <__sflush_r+0xb8>
 80074a6:	2200      	movs	r2, #0
 80074a8:	6062      	str	r2, [r4, #4]
 80074aa:	04d9      	lsls	r1, r3, #19
 80074ac:	6922      	ldr	r2, [r4, #16]
 80074ae:	6022      	str	r2, [r4, #0]
 80074b0:	d504      	bpl.n	80074bc <__sflush_r+0x7c>
 80074b2:	1c42      	adds	r2, r0, #1
 80074b4:	d101      	bne.n	80074ba <__sflush_r+0x7a>
 80074b6:	682b      	ldr	r3, [r5, #0]
 80074b8:	b903      	cbnz	r3, 80074bc <__sflush_r+0x7c>
 80074ba:	6560      	str	r0, [r4, #84]	; 0x54
 80074bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80074be:	602f      	str	r7, [r5, #0]
 80074c0:	2900      	cmp	r1, #0
 80074c2:	d0ca      	beq.n	800745a <__sflush_r+0x1a>
 80074c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80074c8:	4299      	cmp	r1, r3
 80074ca:	d002      	beq.n	80074d2 <__sflush_r+0x92>
 80074cc:	4628      	mov	r0, r5
 80074ce:	f7ff fc7f 	bl	8006dd0 <_free_r>
 80074d2:	2000      	movs	r0, #0
 80074d4:	6360      	str	r0, [r4, #52]	; 0x34
 80074d6:	e7c1      	b.n	800745c <__sflush_r+0x1c>
 80074d8:	6a21      	ldr	r1, [r4, #32]
 80074da:	2301      	movs	r3, #1
 80074dc:	4628      	mov	r0, r5
 80074de:	47b0      	blx	r6
 80074e0:	1c41      	adds	r1, r0, #1
 80074e2:	d1c7      	bne.n	8007474 <__sflush_r+0x34>
 80074e4:	682b      	ldr	r3, [r5, #0]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d0c4      	beq.n	8007474 <__sflush_r+0x34>
 80074ea:	2b1d      	cmp	r3, #29
 80074ec:	d001      	beq.n	80074f2 <__sflush_r+0xb2>
 80074ee:	2b16      	cmp	r3, #22
 80074f0:	d101      	bne.n	80074f6 <__sflush_r+0xb6>
 80074f2:	602f      	str	r7, [r5, #0]
 80074f4:	e7b1      	b.n	800745a <__sflush_r+0x1a>
 80074f6:	89a3      	ldrh	r3, [r4, #12]
 80074f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074fc:	81a3      	strh	r3, [r4, #12]
 80074fe:	e7ad      	b.n	800745c <__sflush_r+0x1c>
 8007500:	690f      	ldr	r7, [r1, #16]
 8007502:	2f00      	cmp	r7, #0
 8007504:	d0a9      	beq.n	800745a <__sflush_r+0x1a>
 8007506:	0793      	lsls	r3, r2, #30
 8007508:	680e      	ldr	r6, [r1, #0]
 800750a:	bf08      	it	eq
 800750c:	694b      	ldreq	r3, [r1, #20]
 800750e:	600f      	str	r7, [r1, #0]
 8007510:	bf18      	it	ne
 8007512:	2300      	movne	r3, #0
 8007514:	eba6 0807 	sub.w	r8, r6, r7
 8007518:	608b      	str	r3, [r1, #8]
 800751a:	f1b8 0f00 	cmp.w	r8, #0
 800751e:	dd9c      	ble.n	800745a <__sflush_r+0x1a>
 8007520:	6a21      	ldr	r1, [r4, #32]
 8007522:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007524:	4643      	mov	r3, r8
 8007526:	463a      	mov	r2, r7
 8007528:	4628      	mov	r0, r5
 800752a:	47b0      	blx	r6
 800752c:	2800      	cmp	r0, #0
 800752e:	dc06      	bgt.n	800753e <__sflush_r+0xfe>
 8007530:	89a3      	ldrh	r3, [r4, #12]
 8007532:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007536:	81a3      	strh	r3, [r4, #12]
 8007538:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800753c:	e78e      	b.n	800745c <__sflush_r+0x1c>
 800753e:	4407      	add	r7, r0
 8007540:	eba8 0800 	sub.w	r8, r8, r0
 8007544:	e7e9      	b.n	800751a <__sflush_r+0xda>
 8007546:	bf00      	nop
 8007548:	20400001 	.word	0x20400001

0800754c <_fflush_r>:
 800754c:	b538      	push	{r3, r4, r5, lr}
 800754e:	690b      	ldr	r3, [r1, #16]
 8007550:	4605      	mov	r5, r0
 8007552:	460c      	mov	r4, r1
 8007554:	b913      	cbnz	r3, 800755c <_fflush_r+0x10>
 8007556:	2500      	movs	r5, #0
 8007558:	4628      	mov	r0, r5
 800755a:	bd38      	pop	{r3, r4, r5, pc}
 800755c:	b118      	cbz	r0, 8007566 <_fflush_r+0x1a>
 800755e:	6983      	ldr	r3, [r0, #24]
 8007560:	b90b      	cbnz	r3, 8007566 <_fflush_r+0x1a>
 8007562:	f000 f887 	bl	8007674 <__sinit>
 8007566:	4b14      	ldr	r3, [pc, #80]	; (80075b8 <_fflush_r+0x6c>)
 8007568:	429c      	cmp	r4, r3
 800756a:	d11b      	bne.n	80075a4 <_fflush_r+0x58>
 800756c:	686c      	ldr	r4, [r5, #4]
 800756e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d0ef      	beq.n	8007556 <_fflush_r+0xa>
 8007576:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007578:	07d0      	lsls	r0, r2, #31
 800757a:	d404      	bmi.n	8007586 <_fflush_r+0x3a>
 800757c:	0599      	lsls	r1, r3, #22
 800757e:	d402      	bmi.n	8007586 <_fflush_r+0x3a>
 8007580:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007582:	f000 f915 	bl	80077b0 <__retarget_lock_acquire_recursive>
 8007586:	4628      	mov	r0, r5
 8007588:	4621      	mov	r1, r4
 800758a:	f7ff ff59 	bl	8007440 <__sflush_r>
 800758e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007590:	07da      	lsls	r2, r3, #31
 8007592:	4605      	mov	r5, r0
 8007594:	d4e0      	bmi.n	8007558 <_fflush_r+0xc>
 8007596:	89a3      	ldrh	r3, [r4, #12]
 8007598:	059b      	lsls	r3, r3, #22
 800759a:	d4dd      	bmi.n	8007558 <_fflush_r+0xc>
 800759c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800759e:	f000 f908 	bl	80077b2 <__retarget_lock_release_recursive>
 80075a2:	e7d9      	b.n	8007558 <_fflush_r+0xc>
 80075a4:	4b05      	ldr	r3, [pc, #20]	; (80075bc <_fflush_r+0x70>)
 80075a6:	429c      	cmp	r4, r3
 80075a8:	d101      	bne.n	80075ae <_fflush_r+0x62>
 80075aa:	68ac      	ldr	r4, [r5, #8]
 80075ac:	e7df      	b.n	800756e <_fflush_r+0x22>
 80075ae:	4b04      	ldr	r3, [pc, #16]	; (80075c0 <_fflush_r+0x74>)
 80075b0:	429c      	cmp	r4, r3
 80075b2:	bf08      	it	eq
 80075b4:	68ec      	ldreq	r4, [r5, #12]
 80075b6:	e7da      	b.n	800756e <_fflush_r+0x22>
 80075b8:	080096ec 	.word	0x080096ec
 80075bc:	0800970c 	.word	0x0800970c
 80075c0:	080096cc 	.word	0x080096cc

080075c4 <std>:
 80075c4:	2300      	movs	r3, #0
 80075c6:	b510      	push	{r4, lr}
 80075c8:	4604      	mov	r4, r0
 80075ca:	e9c0 3300 	strd	r3, r3, [r0]
 80075ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80075d2:	6083      	str	r3, [r0, #8]
 80075d4:	8181      	strh	r1, [r0, #12]
 80075d6:	6643      	str	r3, [r0, #100]	; 0x64
 80075d8:	81c2      	strh	r2, [r0, #14]
 80075da:	6183      	str	r3, [r0, #24]
 80075dc:	4619      	mov	r1, r3
 80075de:	2208      	movs	r2, #8
 80075e0:	305c      	adds	r0, #92	; 0x5c
 80075e2:	f7fd fd63 	bl	80050ac <memset>
 80075e6:	4b05      	ldr	r3, [pc, #20]	; (80075fc <std+0x38>)
 80075e8:	6263      	str	r3, [r4, #36]	; 0x24
 80075ea:	4b05      	ldr	r3, [pc, #20]	; (8007600 <std+0x3c>)
 80075ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80075ee:	4b05      	ldr	r3, [pc, #20]	; (8007604 <std+0x40>)
 80075f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80075f2:	4b05      	ldr	r3, [pc, #20]	; (8007608 <std+0x44>)
 80075f4:	6224      	str	r4, [r4, #32]
 80075f6:	6323      	str	r3, [r4, #48]	; 0x30
 80075f8:	bd10      	pop	{r4, pc}
 80075fa:	bf00      	nop
 80075fc:	08007905 	.word	0x08007905
 8007600:	08007927 	.word	0x08007927
 8007604:	0800795f 	.word	0x0800795f
 8007608:	08007983 	.word	0x08007983

0800760c <_cleanup_r>:
 800760c:	4901      	ldr	r1, [pc, #4]	; (8007614 <_cleanup_r+0x8>)
 800760e:	f000 b8af 	b.w	8007770 <_fwalk_reent>
 8007612:	bf00      	nop
 8007614:	0800754d 	.word	0x0800754d

08007618 <__sfmoreglue>:
 8007618:	b570      	push	{r4, r5, r6, lr}
 800761a:	1e4a      	subs	r2, r1, #1
 800761c:	2568      	movs	r5, #104	; 0x68
 800761e:	4355      	muls	r5, r2
 8007620:	460e      	mov	r6, r1
 8007622:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007626:	f7ff fc23 	bl	8006e70 <_malloc_r>
 800762a:	4604      	mov	r4, r0
 800762c:	b140      	cbz	r0, 8007640 <__sfmoreglue+0x28>
 800762e:	2100      	movs	r1, #0
 8007630:	e9c0 1600 	strd	r1, r6, [r0]
 8007634:	300c      	adds	r0, #12
 8007636:	60a0      	str	r0, [r4, #8]
 8007638:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800763c:	f7fd fd36 	bl	80050ac <memset>
 8007640:	4620      	mov	r0, r4
 8007642:	bd70      	pop	{r4, r5, r6, pc}

08007644 <__sfp_lock_acquire>:
 8007644:	4801      	ldr	r0, [pc, #4]	; (800764c <__sfp_lock_acquire+0x8>)
 8007646:	f000 b8b3 	b.w	80077b0 <__retarget_lock_acquire_recursive>
 800764a:	bf00      	nop
 800764c:	200044f0 	.word	0x200044f0

08007650 <__sfp_lock_release>:
 8007650:	4801      	ldr	r0, [pc, #4]	; (8007658 <__sfp_lock_release+0x8>)
 8007652:	f000 b8ae 	b.w	80077b2 <__retarget_lock_release_recursive>
 8007656:	bf00      	nop
 8007658:	200044f0 	.word	0x200044f0

0800765c <__sinit_lock_acquire>:
 800765c:	4801      	ldr	r0, [pc, #4]	; (8007664 <__sinit_lock_acquire+0x8>)
 800765e:	f000 b8a7 	b.w	80077b0 <__retarget_lock_acquire_recursive>
 8007662:	bf00      	nop
 8007664:	200044eb 	.word	0x200044eb

08007668 <__sinit_lock_release>:
 8007668:	4801      	ldr	r0, [pc, #4]	; (8007670 <__sinit_lock_release+0x8>)
 800766a:	f000 b8a2 	b.w	80077b2 <__retarget_lock_release_recursive>
 800766e:	bf00      	nop
 8007670:	200044eb 	.word	0x200044eb

08007674 <__sinit>:
 8007674:	b510      	push	{r4, lr}
 8007676:	4604      	mov	r4, r0
 8007678:	f7ff fff0 	bl	800765c <__sinit_lock_acquire>
 800767c:	69a3      	ldr	r3, [r4, #24]
 800767e:	b11b      	cbz	r3, 8007688 <__sinit+0x14>
 8007680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007684:	f7ff bff0 	b.w	8007668 <__sinit_lock_release>
 8007688:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800768c:	6523      	str	r3, [r4, #80]	; 0x50
 800768e:	4b13      	ldr	r3, [pc, #76]	; (80076dc <__sinit+0x68>)
 8007690:	4a13      	ldr	r2, [pc, #76]	; (80076e0 <__sinit+0x6c>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	62a2      	str	r2, [r4, #40]	; 0x28
 8007696:	42a3      	cmp	r3, r4
 8007698:	bf04      	itt	eq
 800769a:	2301      	moveq	r3, #1
 800769c:	61a3      	streq	r3, [r4, #24]
 800769e:	4620      	mov	r0, r4
 80076a0:	f000 f820 	bl	80076e4 <__sfp>
 80076a4:	6060      	str	r0, [r4, #4]
 80076a6:	4620      	mov	r0, r4
 80076a8:	f000 f81c 	bl	80076e4 <__sfp>
 80076ac:	60a0      	str	r0, [r4, #8]
 80076ae:	4620      	mov	r0, r4
 80076b0:	f000 f818 	bl	80076e4 <__sfp>
 80076b4:	2200      	movs	r2, #0
 80076b6:	60e0      	str	r0, [r4, #12]
 80076b8:	2104      	movs	r1, #4
 80076ba:	6860      	ldr	r0, [r4, #4]
 80076bc:	f7ff ff82 	bl	80075c4 <std>
 80076c0:	68a0      	ldr	r0, [r4, #8]
 80076c2:	2201      	movs	r2, #1
 80076c4:	2109      	movs	r1, #9
 80076c6:	f7ff ff7d 	bl	80075c4 <std>
 80076ca:	68e0      	ldr	r0, [r4, #12]
 80076cc:	2202      	movs	r2, #2
 80076ce:	2112      	movs	r1, #18
 80076d0:	f7ff ff78 	bl	80075c4 <std>
 80076d4:	2301      	movs	r3, #1
 80076d6:	61a3      	str	r3, [r4, #24]
 80076d8:	e7d2      	b.n	8007680 <__sinit+0xc>
 80076da:	bf00      	nop
 80076dc:	08009348 	.word	0x08009348
 80076e0:	0800760d 	.word	0x0800760d

080076e4 <__sfp>:
 80076e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076e6:	4607      	mov	r7, r0
 80076e8:	f7ff ffac 	bl	8007644 <__sfp_lock_acquire>
 80076ec:	4b1e      	ldr	r3, [pc, #120]	; (8007768 <__sfp+0x84>)
 80076ee:	681e      	ldr	r6, [r3, #0]
 80076f0:	69b3      	ldr	r3, [r6, #24]
 80076f2:	b913      	cbnz	r3, 80076fa <__sfp+0x16>
 80076f4:	4630      	mov	r0, r6
 80076f6:	f7ff ffbd 	bl	8007674 <__sinit>
 80076fa:	3648      	adds	r6, #72	; 0x48
 80076fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007700:	3b01      	subs	r3, #1
 8007702:	d503      	bpl.n	800770c <__sfp+0x28>
 8007704:	6833      	ldr	r3, [r6, #0]
 8007706:	b30b      	cbz	r3, 800774c <__sfp+0x68>
 8007708:	6836      	ldr	r6, [r6, #0]
 800770a:	e7f7      	b.n	80076fc <__sfp+0x18>
 800770c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007710:	b9d5      	cbnz	r5, 8007748 <__sfp+0x64>
 8007712:	4b16      	ldr	r3, [pc, #88]	; (800776c <__sfp+0x88>)
 8007714:	60e3      	str	r3, [r4, #12]
 8007716:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800771a:	6665      	str	r5, [r4, #100]	; 0x64
 800771c:	f000 f847 	bl	80077ae <__retarget_lock_init_recursive>
 8007720:	f7ff ff96 	bl	8007650 <__sfp_lock_release>
 8007724:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007728:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800772c:	6025      	str	r5, [r4, #0]
 800772e:	61a5      	str	r5, [r4, #24]
 8007730:	2208      	movs	r2, #8
 8007732:	4629      	mov	r1, r5
 8007734:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007738:	f7fd fcb8 	bl	80050ac <memset>
 800773c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007740:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007744:	4620      	mov	r0, r4
 8007746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007748:	3468      	adds	r4, #104	; 0x68
 800774a:	e7d9      	b.n	8007700 <__sfp+0x1c>
 800774c:	2104      	movs	r1, #4
 800774e:	4638      	mov	r0, r7
 8007750:	f7ff ff62 	bl	8007618 <__sfmoreglue>
 8007754:	4604      	mov	r4, r0
 8007756:	6030      	str	r0, [r6, #0]
 8007758:	2800      	cmp	r0, #0
 800775a:	d1d5      	bne.n	8007708 <__sfp+0x24>
 800775c:	f7ff ff78 	bl	8007650 <__sfp_lock_release>
 8007760:	230c      	movs	r3, #12
 8007762:	603b      	str	r3, [r7, #0]
 8007764:	e7ee      	b.n	8007744 <__sfp+0x60>
 8007766:	bf00      	nop
 8007768:	08009348 	.word	0x08009348
 800776c:	ffff0001 	.word	0xffff0001

08007770 <_fwalk_reent>:
 8007770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007774:	4606      	mov	r6, r0
 8007776:	4688      	mov	r8, r1
 8007778:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800777c:	2700      	movs	r7, #0
 800777e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007782:	f1b9 0901 	subs.w	r9, r9, #1
 8007786:	d505      	bpl.n	8007794 <_fwalk_reent+0x24>
 8007788:	6824      	ldr	r4, [r4, #0]
 800778a:	2c00      	cmp	r4, #0
 800778c:	d1f7      	bne.n	800777e <_fwalk_reent+0xe>
 800778e:	4638      	mov	r0, r7
 8007790:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007794:	89ab      	ldrh	r3, [r5, #12]
 8007796:	2b01      	cmp	r3, #1
 8007798:	d907      	bls.n	80077aa <_fwalk_reent+0x3a>
 800779a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800779e:	3301      	adds	r3, #1
 80077a0:	d003      	beq.n	80077aa <_fwalk_reent+0x3a>
 80077a2:	4629      	mov	r1, r5
 80077a4:	4630      	mov	r0, r6
 80077a6:	47c0      	blx	r8
 80077a8:	4307      	orrs	r7, r0
 80077aa:	3568      	adds	r5, #104	; 0x68
 80077ac:	e7e9      	b.n	8007782 <_fwalk_reent+0x12>

080077ae <__retarget_lock_init_recursive>:
 80077ae:	4770      	bx	lr

080077b0 <__retarget_lock_acquire_recursive>:
 80077b0:	4770      	bx	lr

080077b2 <__retarget_lock_release_recursive>:
 80077b2:	4770      	bx	lr

080077b4 <__swhatbuf_r>:
 80077b4:	b570      	push	{r4, r5, r6, lr}
 80077b6:	460e      	mov	r6, r1
 80077b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077bc:	2900      	cmp	r1, #0
 80077be:	b096      	sub	sp, #88	; 0x58
 80077c0:	4614      	mov	r4, r2
 80077c2:	461d      	mov	r5, r3
 80077c4:	da07      	bge.n	80077d6 <__swhatbuf_r+0x22>
 80077c6:	2300      	movs	r3, #0
 80077c8:	602b      	str	r3, [r5, #0]
 80077ca:	89b3      	ldrh	r3, [r6, #12]
 80077cc:	061a      	lsls	r2, r3, #24
 80077ce:	d410      	bmi.n	80077f2 <__swhatbuf_r+0x3e>
 80077d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077d4:	e00e      	b.n	80077f4 <__swhatbuf_r+0x40>
 80077d6:	466a      	mov	r2, sp
 80077d8:	f000 f8fa 	bl	80079d0 <_fstat_r>
 80077dc:	2800      	cmp	r0, #0
 80077de:	dbf2      	blt.n	80077c6 <__swhatbuf_r+0x12>
 80077e0:	9a01      	ldr	r2, [sp, #4]
 80077e2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80077e6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80077ea:	425a      	negs	r2, r3
 80077ec:	415a      	adcs	r2, r3
 80077ee:	602a      	str	r2, [r5, #0]
 80077f0:	e7ee      	b.n	80077d0 <__swhatbuf_r+0x1c>
 80077f2:	2340      	movs	r3, #64	; 0x40
 80077f4:	2000      	movs	r0, #0
 80077f6:	6023      	str	r3, [r4, #0]
 80077f8:	b016      	add	sp, #88	; 0x58
 80077fa:	bd70      	pop	{r4, r5, r6, pc}

080077fc <__smakebuf_r>:
 80077fc:	898b      	ldrh	r3, [r1, #12]
 80077fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007800:	079d      	lsls	r5, r3, #30
 8007802:	4606      	mov	r6, r0
 8007804:	460c      	mov	r4, r1
 8007806:	d507      	bpl.n	8007818 <__smakebuf_r+0x1c>
 8007808:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800780c:	6023      	str	r3, [r4, #0]
 800780e:	6123      	str	r3, [r4, #16]
 8007810:	2301      	movs	r3, #1
 8007812:	6163      	str	r3, [r4, #20]
 8007814:	b002      	add	sp, #8
 8007816:	bd70      	pop	{r4, r5, r6, pc}
 8007818:	ab01      	add	r3, sp, #4
 800781a:	466a      	mov	r2, sp
 800781c:	f7ff ffca 	bl	80077b4 <__swhatbuf_r>
 8007820:	9900      	ldr	r1, [sp, #0]
 8007822:	4605      	mov	r5, r0
 8007824:	4630      	mov	r0, r6
 8007826:	f7ff fb23 	bl	8006e70 <_malloc_r>
 800782a:	b948      	cbnz	r0, 8007840 <__smakebuf_r+0x44>
 800782c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007830:	059a      	lsls	r2, r3, #22
 8007832:	d4ef      	bmi.n	8007814 <__smakebuf_r+0x18>
 8007834:	f023 0303 	bic.w	r3, r3, #3
 8007838:	f043 0302 	orr.w	r3, r3, #2
 800783c:	81a3      	strh	r3, [r4, #12]
 800783e:	e7e3      	b.n	8007808 <__smakebuf_r+0xc>
 8007840:	4b0d      	ldr	r3, [pc, #52]	; (8007878 <__smakebuf_r+0x7c>)
 8007842:	62b3      	str	r3, [r6, #40]	; 0x28
 8007844:	89a3      	ldrh	r3, [r4, #12]
 8007846:	6020      	str	r0, [r4, #0]
 8007848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800784c:	81a3      	strh	r3, [r4, #12]
 800784e:	9b00      	ldr	r3, [sp, #0]
 8007850:	6163      	str	r3, [r4, #20]
 8007852:	9b01      	ldr	r3, [sp, #4]
 8007854:	6120      	str	r0, [r4, #16]
 8007856:	b15b      	cbz	r3, 8007870 <__smakebuf_r+0x74>
 8007858:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800785c:	4630      	mov	r0, r6
 800785e:	f000 f8c9 	bl	80079f4 <_isatty_r>
 8007862:	b128      	cbz	r0, 8007870 <__smakebuf_r+0x74>
 8007864:	89a3      	ldrh	r3, [r4, #12]
 8007866:	f023 0303 	bic.w	r3, r3, #3
 800786a:	f043 0301 	orr.w	r3, r3, #1
 800786e:	81a3      	strh	r3, [r4, #12]
 8007870:	89a0      	ldrh	r0, [r4, #12]
 8007872:	4305      	orrs	r5, r0
 8007874:	81a5      	strh	r5, [r4, #12]
 8007876:	e7cd      	b.n	8007814 <__smakebuf_r+0x18>
 8007878:	0800760d 	.word	0x0800760d

0800787c <_raise_r>:
 800787c:	291f      	cmp	r1, #31
 800787e:	b538      	push	{r3, r4, r5, lr}
 8007880:	4604      	mov	r4, r0
 8007882:	460d      	mov	r5, r1
 8007884:	d904      	bls.n	8007890 <_raise_r+0x14>
 8007886:	2316      	movs	r3, #22
 8007888:	6003      	str	r3, [r0, #0]
 800788a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800788e:	bd38      	pop	{r3, r4, r5, pc}
 8007890:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007892:	b112      	cbz	r2, 800789a <_raise_r+0x1e>
 8007894:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007898:	b94b      	cbnz	r3, 80078ae <_raise_r+0x32>
 800789a:	4620      	mov	r0, r4
 800789c:	f000 f830 	bl	8007900 <_getpid_r>
 80078a0:	462a      	mov	r2, r5
 80078a2:	4601      	mov	r1, r0
 80078a4:	4620      	mov	r0, r4
 80078a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078aa:	f000 b817 	b.w	80078dc <_kill_r>
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d00a      	beq.n	80078c8 <_raise_r+0x4c>
 80078b2:	1c59      	adds	r1, r3, #1
 80078b4:	d103      	bne.n	80078be <_raise_r+0x42>
 80078b6:	2316      	movs	r3, #22
 80078b8:	6003      	str	r3, [r0, #0]
 80078ba:	2001      	movs	r0, #1
 80078bc:	e7e7      	b.n	800788e <_raise_r+0x12>
 80078be:	2400      	movs	r4, #0
 80078c0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80078c4:	4628      	mov	r0, r5
 80078c6:	4798      	blx	r3
 80078c8:	2000      	movs	r0, #0
 80078ca:	e7e0      	b.n	800788e <_raise_r+0x12>

080078cc <raise>:
 80078cc:	4b02      	ldr	r3, [pc, #8]	; (80078d8 <raise+0xc>)
 80078ce:	4601      	mov	r1, r0
 80078d0:	6818      	ldr	r0, [r3, #0]
 80078d2:	f7ff bfd3 	b.w	800787c <_raise_r>
 80078d6:	bf00      	nop
 80078d8:	20000024 	.word	0x20000024

080078dc <_kill_r>:
 80078dc:	b538      	push	{r3, r4, r5, lr}
 80078de:	4d07      	ldr	r5, [pc, #28]	; (80078fc <_kill_r+0x20>)
 80078e0:	2300      	movs	r3, #0
 80078e2:	4604      	mov	r4, r0
 80078e4:	4608      	mov	r0, r1
 80078e6:	4611      	mov	r1, r2
 80078e8:	602b      	str	r3, [r5, #0]
 80078ea:	f7fa ffc7 	bl	800287c <_kill>
 80078ee:	1c43      	adds	r3, r0, #1
 80078f0:	d102      	bne.n	80078f8 <_kill_r+0x1c>
 80078f2:	682b      	ldr	r3, [r5, #0]
 80078f4:	b103      	cbz	r3, 80078f8 <_kill_r+0x1c>
 80078f6:	6023      	str	r3, [r4, #0]
 80078f8:	bd38      	pop	{r3, r4, r5, pc}
 80078fa:	bf00      	nop
 80078fc:	200044e4 	.word	0x200044e4

08007900 <_getpid_r>:
 8007900:	f7fa bfba 	b.w	8002878 <_getpid>

08007904 <__sread>:
 8007904:	b510      	push	{r4, lr}
 8007906:	460c      	mov	r4, r1
 8007908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800790c:	f000 f894 	bl	8007a38 <_read_r>
 8007910:	2800      	cmp	r0, #0
 8007912:	bfab      	itete	ge
 8007914:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007916:	89a3      	ldrhlt	r3, [r4, #12]
 8007918:	181b      	addge	r3, r3, r0
 800791a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800791e:	bfac      	ite	ge
 8007920:	6563      	strge	r3, [r4, #84]	; 0x54
 8007922:	81a3      	strhlt	r3, [r4, #12]
 8007924:	bd10      	pop	{r4, pc}

08007926 <__swrite>:
 8007926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800792a:	461f      	mov	r7, r3
 800792c:	898b      	ldrh	r3, [r1, #12]
 800792e:	05db      	lsls	r3, r3, #23
 8007930:	4605      	mov	r5, r0
 8007932:	460c      	mov	r4, r1
 8007934:	4616      	mov	r6, r2
 8007936:	d505      	bpl.n	8007944 <__swrite+0x1e>
 8007938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800793c:	2302      	movs	r3, #2
 800793e:	2200      	movs	r2, #0
 8007940:	f000 f868 	bl	8007a14 <_lseek_r>
 8007944:	89a3      	ldrh	r3, [r4, #12]
 8007946:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800794a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800794e:	81a3      	strh	r3, [r4, #12]
 8007950:	4632      	mov	r2, r6
 8007952:	463b      	mov	r3, r7
 8007954:	4628      	mov	r0, r5
 8007956:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800795a:	f000 b817 	b.w	800798c <_write_r>

0800795e <__sseek>:
 800795e:	b510      	push	{r4, lr}
 8007960:	460c      	mov	r4, r1
 8007962:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007966:	f000 f855 	bl	8007a14 <_lseek_r>
 800796a:	1c43      	adds	r3, r0, #1
 800796c:	89a3      	ldrh	r3, [r4, #12]
 800796e:	bf15      	itete	ne
 8007970:	6560      	strne	r0, [r4, #84]	; 0x54
 8007972:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007976:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800797a:	81a3      	strheq	r3, [r4, #12]
 800797c:	bf18      	it	ne
 800797e:	81a3      	strhne	r3, [r4, #12]
 8007980:	bd10      	pop	{r4, pc}

08007982 <__sclose>:
 8007982:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007986:	f000 b813 	b.w	80079b0 <_close_r>
	...

0800798c <_write_r>:
 800798c:	b538      	push	{r3, r4, r5, lr}
 800798e:	4d07      	ldr	r5, [pc, #28]	; (80079ac <_write_r+0x20>)
 8007990:	4604      	mov	r4, r0
 8007992:	4608      	mov	r0, r1
 8007994:	4611      	mov	r1, r2
 8007996:	2200      	movs	r2, #0
 8007998:	602a      	str	r2, [r5, #0]
 800799a:	461a      	mov	r2, r3
 800799c:	f7fa ff8a 	bl	80028b4 <_write>
 80079a0:	1c43      	adds	r3, r0, #1
 80079a2:	d102      	bne.n	80079aa <_write_r+0x1e>
 80079a4:	682b      	ldr	r3, [r5, #0]
 80079a6:	b103      	cbz	r3, 80079aa <_write_r+0x1e>
 80079a8:	6023      	str	r3, [r4, #0]
 80079aa:	bd38      	pop	{r3, r4, r5, pc}
 80079ac:	200044e4 	.word	0x200044e4

080079b0 <_close_r>:
 80079b0:	b538      	push	{r3, r4, r5, lr}
 80079b2:	4d06      	ldr	r5, [pc, #24]	; (80079cc <_close_r+0x1c>)
 80079b4:	2300      	movs	r3, #0
 80079b6:	4604      	mov	r4, r0
 80079b8:	4608      	mov	r0, r1
 80079ba:	602b      	str	r3, [r5, #0]
 80079bc:	f7fa ff88 	bl	80028d0 <_close>
 80079c0:	1c43      	adds	r3, r0, #1
 80079c2:	d102      	bne.n	80079ca <_close_r+0x1a>
 80079c4:	682b      	ldr	r3, [r5, #0]
 80079c6:	b103      	cbz	r3, 80079ca <_close_r+0x1a>
 80079c8:	6023      	str	r3, [r4, #0]
 80079ca:	bd38      	pop	{r3, r4, r5, pc}
 80079cc:	200044e4 	.word	0x200044e4

080079d0 <_fstat_r>:
 80079d0:	b538      	push	{r3, r4, r5, lr}
 80079d2:	4d07      	ldr	r5, [pc, #28]	; (80079f0 <_fstat_r+0x20>)
 80079d4:	2300      	movs	r3, #0
 80079d6:	4604      	mov	r4, r0
 80079d8:	4608      	mov	r0, r1
 80079da:	4611      	mov	r1, r2
 80079dc:	602b      	str	r3, [r5, #0]
 80079de:	f7fa ff7b 	bl	80028d8 <_fstat>
 80079e2:	1c43      	adds	r3, r0, #1
 80079e4:	d102      	bne.n	80079ec <_fstat_r+0x1c>
 80079e6:	682b      	ldr	r3, [r5, #0]
 80079e8:	b103      	cbz	r3, 80079ec <_fstat_r+0x1c>
 80079ea:	6023      	str	r3, [r4, #0]
 80079ec:	bd38      	pop	{r3, r4, r5, pc}
 80079ee:	bf00      	nop
 80079f0:	200044e4 	.word	0x200044e4

080079f4 <_isatty_r>:
 80079f4:	b538      	push	{r3, r4, r5, lr}
 80079f6:	4d06      	ldr	r5, [pc, #24]	; (8007a10 <_isatty_r+0x1c>)
 80079f8:	2300      	movs	r3, #0
 80079fa:	4604      	mov	r4, r0
 80079fc:	4608      	mov	r0, r1
 80079fe:	602b      	str	r3, [r5, #0]
 8007a00:	f7fa ff70 	bl	80028e4 <_isatty>
 8007a04:	1c43      	adds	r3, r0, #1
 8007a06:	d102      	bne.n	8007a0e <_isatty_r+0x1a>
 8007a08:	682b      	ldr	r3, [r5, #0]
 8007a0a:	b103      	cbz	r3, 8007a0e <_isatty_r+0x1a>
 8007a0c:	6023      	str	r3, [r4, #0]
 8007a0e:	bd38      	pop	{r3, r4, r5, pc}
 8007a10:	200044e4 	.word	0x200044e4

08007a14 <_lseek_r>:
 8007a14:	b538      	push	{r3, r4, r5, lr}
 8007a16:	4d07      	ldr	r5, [pc, #28]	; (8007a34 <_lseek_r+0x20>)
 8007a18:	4604      	mov	r4, r0
 8007a1a:	4608      	mov	r0, r1
 8007a1c:	4611      	mov	r1, r2
 8007a1e:	2200      	movs	r2, #0
 8007a20:	602a      	str	r2, [r5, #0]
 8007a22:	461a      	mov	r2, r3
 8007a24:	f7fa ff60 	bl	80028e8 <_lseek>
 8007a28:	1c43      	adds	r3, r0, #1
 8007a2a:	d102      	bne.n	8007a32 <_lseek_r+0x1e>
 8007a2c:	682b      	ldr	r3, [r5, #0]
 8007a2e:	b103      	cbz	r3, 8007a32 <_lseek_r+0x1e>
 8007a30:	6023      	str	r3, [r4, #0]
 8007a32:	bd38      	pop	{r3, r4, r5, pc}
 8007a34:	200044e4 	.word	0x200044e4

08007a38 <_read_r>:
 8007a38:	b538      	push	{r3, r4, r5, lr}
 8007a3a:	4d07      	ldr	r5, [pc, #28]	; (8007a58 <_read_r+0x20>)
 8007a3c:	4604      	mov	r4, r0
 8007a3e:	4608      	mov	r0, r1
 8007a40:	4611      	mov	r1, r2
 8007a42:	2200      	movs	r2, #0
 8007a44:	602a      	str	r2, [r5, #0]
 8007a46:	461a      	mov	r2, r3
 8007a48:	f7fa ff26 	bl	8002898 <_read>
 8007a4c:	1c43      	adds	r3, r0, #1
 8007a4e:	d102      	bne.n	8007a56 <_read_r+0x1e>
 8007a50:	682b      	ldr	r3, [r5, #0]
 8007a52:	b103      	cbz	r3, 8007a56 <_read_r+0x1e>
 8007a54:	6023      	str	r3, [r4, #0]
 8007a56:	bd38      	pop	{r3, r4, r5, pc}
 8007a58:	200044e4 	.word	0x200044e4
 8007a5c:	00000000 	.word	0x00000000

08007a60 <cos>:
 8007a60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a62:	ec53 2b10 	vmov	r2, r3, d0
 8007a66:	4824      	ldr	r0, [pc, #144]	; (8007af8 <cos+0x98>)
 8007a68:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007a6c:	4281      	cmp	r1, r0
 8007a6e:	dc06      	bgt.n	8007a7e <cos+0x1e>
 8007a70:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8007af0 <cos+0x90>
 8007a74:	f000 fcc0 	bl	80083f8 <__kernel_cos>
 8007a78:	ec51 0b10 	vmov	r0, r1, d0
 8007a7c:	e007      	b.n	8007a8e <cos+0x2e>
 8007a7e:	481f      	ldr	r0, [pc, #124]	; (8007afc <cos+0x9c>)
 8007a80:	4281      	cmp	r1, r0
 8007a82:	dd09      	ble.n	8007a98 <cos+0x38>
 8007a84:	ee10 0a10 	vmov	r0, s0
 8007a88:	4619      	mov	r1, r3
 8007a8a:	f7f8 fc05 	bl	8000298 <__aeabi_dsub>
 8007a8e:	ec41 0b10 	vmov	d0, r0, r1
 8007a92:	b005      	add	sp, #20
 8007a94:	f85d fb04 	ldr.w	pc, [sp], #4
 8007a98:	4668      	mov	r0, sp
 8007a9a:	f000 faa1 	bl	8007fe0 <__ieee754_rem_pio2>
 8007a9e:	f000 0003 	and.w	r0, r0, #3
 8007aa2:	2801      	cmp	r0, #1
 8007aa4:	d007      	beq.n	8007ab6 <cos+0x56>
 8007aa6:	2802      	cmp	r0, #2
 8007aa8:	d012      	beq.n	8007ad0 <cos+0x70>
 8007aaa:	b9c0      	cbnz	r0, 8007ade <cos+0x7e>
 8007aac:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ab0:	ed9d 0b00 	vldr	d0, [sp]
 8007ab4:	e7de      	b.n	8007a74 <cos+0x14>
 8007ab6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007aba:	ed9d 0b00 	vldr	d0, [sp]
 8007abe:	f001 f8a3 	bl	8008c08 <__kernel_sin>
 8007ac2:	ec53 2b10 	vmov	r2, r3, d0
 8007ac6:	ee10 0a10 	vmov	r0, s0
 8007aca:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007ace:	e7de      	b.n	8007a8e <cos+0x2e>
 8007ad0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ad4:	ed9d 0b00 	vldr	d0, [sp]
 8007ad8:	f000 fc8e 	bl	80083f8 <__kernel_cos>
 8007adc:	e7f1      	b.n	8007ac2 <cos+0x62>
 8007ade:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ae2:	ed9d 0b00 	vldr	d0, [sp]
 8007ae6:	2001      	movs	r0, #1
 8007ae8:	f001 f88e 	bl	8008c08 <__kernel_sin>
 8007aec:	e7c4      	b.n	8007a78 <cos+0x18>
 8007aee:	bf00      	nop
	...
 8007af8:	3fe921fb 	.word	0x3fe921fb
 8007afc:	7fefffff 	.word	0x7fefffff

08007b00 <sin>:
 8007b00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b02:	ec53 2b10 	vmov	r2, r3, d0
 8007b06:	4826      	ldr	r0, [pc, #152]	; (8007ba0 <sin+0xa0>)
 8007b08:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007b0c:	4281      	cmp	r1, r0
 8007b0e:	dc07      	bgt.n	8007b20 <sin+0x20>
 8007b10:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007b98 <sin+0x98>
 8007b14:	2000      	movs	r0, #0
 8007b16:	f001 f877 	bl	8008c08 <__kernel_sin>
 8007b1a:	ec51 0b10 	vmov	r0, r1, d0
 8007b1e:	e007      	b.n	8007b30 <sin+0x30>
 8007b20:	4820      	ldr	r0, [pc, #128]	; (8007ba4 <sin+0xa4>)
 8007b22:	4281      	cmp	r1, r0
 8007b24:	dd09      	ble.n	8007b3a <sin+0x3a>
 8007b26:	ee10 0a10 	vmov	r0, s0
 8007b2a:	4619      	mov	r1, r3
 8007b2c:	f7f8 fbb4 	bl	8000298 <__aeabi_dsub>
 8007b30:	ec41 0b10 	vmov	d0, r0, r1
 8007b34:	b005      	add	sp, #20
 8007b36:	f85d fb04 	ldr.w	pc, [sp], #4
 8007b3a:	4668      	mov	r0, sp
 8007b3c:	f000 fa50 	bl	8007fe0 <__ieee754_rem_pio2>
 8007b40:	f000 0003 	and.w	r0, r0, #3
 8007b44:	2801      	cmp	r0, #1
 8007b46:	d008      	beq.n	8007b5a <sin+0x5a>
 8007b48:	2802      	cmp	r0, #2
 8007b4a:	d00d      	beq.n	8007b68 <sin+0x68>
 8007b4c:	b9d0      	cbnz	r0, 8007b84 <sin+0x84>
 8007b4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007b52:	ed9d 0b00 	vldr	d0, [sp]
 8007b56:	2001      	movs	r0, #1
 8007b58:	e7dd      	b.n	8007b16 <sin+0x16>
 8007b5a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007b5e:	ed9d 0b00 	vldr	d0, [sp]
 8007b62:	f000 fc49 	bl	80083f8 <__kernel_cos>
 8007b66:	e7d8      	b.n	8007b1a <sin+0x1a>
 8007b68:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007b6c:	ed9d 0b00 	vldr	d0, [sp]
 8007b70:	2001      	movs	r0, #1
 8007b72:	f001 f849 	bl	8008c08 <__kernel_sin>
 8007b76:	ec53 2b10 	vmov	r2, r3, d0
 8007b7a:	ee10 0a10 	vmov	r0, s0
 8007b7e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007b82:	e7d5      	b.n	8007b30 <sin+0x30>
 8007b84:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007b88:	ed9d 0b00 	vldr	d0, [sp]
 8007b8c:	f000 fc34 	bl	80083f8 <__kernel_cos>
 8007b90:	e7f1      	b.n	8007b76 <sin+0x76>
 8007b92:	bf00      	nop
 8007b94:	f3af 8000 	nop.w
	...
 8007ba0:	3fe921fb 	.word	0x3fe921fb
 8007ba4:	7fefffff 	.word	0x7fefffff

08007ba8 <atan2>:
 8007ba8:	f000 b83e 	b.w	8007c28 <__ieee754_atan2>

08007bac <fmod>:
 8007bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bae:	ed2d 8b02 	vpush	{d8}
 8007bb2:	ec57 6b10 	vmov	r6, r7, d0
 8007bb6:	ec55 4b11 	vmov	r4, r5, d1
 8007bba:	f000 f8ff 	bl	8007dbc <__ieee754_fmod>
 8007bbe:	4b18      	ldr	r3, [pc, #96]	; (8007c20 <fmod+0x74>)
 8007bc0:	eeb0 8a40 	vmov.f32	s16, s0
 8007bc4:	eef0 8a60 	vmov.f32	s17, s1
 8007bc8:	f993 3000 	ldrsb.w	r3, [r3]
 8007bcc:	3301      	adds	r3, #1
 8007bce:	d020      	beq.n	8007c12 <fmod+0x66>
 8007bd0:	4622      	mov	r2, r4
 8007bd2:	462b      	mov	r3, r5
 8007bd4:	4620      	mov	r0, r4
 8007bd6:	4629      	mov	r1, r5
 8007bd8:	f7f8 ffb0 	bl	8000b3c <__aeabi_dcmpun>
 8007bdc:	b9c8      	cbnz	r0, 8007c12 <fmod+0x66>
 8007bde:	4632      	mov	r2, r6
 8007be0:	463b      	mov	r3, r7
 8007be2:	4630      	mov	r0, r6
 8007be4:	4639      	mov	r1, r7
 8007be6:	f7f8 ffa9 	bl	8000b3c <__aeabi_dcmpun>
 8007bea:	b990      	cbnz	r0, 8007c12 <fmod+0x66>
 8007bec:	2200      	movs	r2, #0
 8007bee:	2300      	movs	r3, #0
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	4629      	mov	r1, r5
 8007bf4:	f7f8 ff70 	bl	8000ad8 <__aeabi_dcmpeq>
 8007bf8:	b158      	cbz	r0, 8007c12 <fmod+0x66>
 8007bfa:	f7fd fa2d 	bl	8005058 <__errno>
 8007bfe:	2321      	movs	r3, #33	; 0x21
 8007c00:	6003      	str	r3, [r0, #0]
 8007c02:	2200      	movs	r2, #0
 8007c04:	2300      	movs	r3, #0
 8007c06:	4610      	mov	r0, r2
 8007c08:	4619      	mov	r1, r3
 8007c0a:	f7f8 fe27 	bl	800085c <__aeabi_ddiv>
 8007c0e:	ec41 0b18 	vmov	d8, r0, r1
 8007c12:	eeb0 0a48 	vmov.f32	s0, s16
 8007c16:	eef0 0a68 	vmov.f32	s1, s17
 8007c1a:	ecbd 8b02 	vpop	{d8}
 8007c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c20:	200001f4 	.word	0x200001f4
 8007c24:	00000000 	.word	0x00000000

08007c28 <__ieee754_atan2>:
 8007c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c2c:	ec57 6b11 	vmov	r6, r7, d1
 8007c30:	4273      	negs	r3, r6
 8007c32:	f8df e184 	ldr.w	lr, [pc, #388]	; 8007db8 <__ieee754_atan2+0x190>
 8007c36:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8007c3a:	4333      	orrs	r3, r6
 8007c3c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8007c40:	4573      	cmp	r3, lr
 8007c42:	ec51 0b10 	vmov	r0, r1, d0
 8007c46:	ee11 8a10 	vmov	r8, s2
 8007c4a:	d80a      	bhi.n	8007c62 <__ieee754_atan2+0x3a>
 8007c4c:	4244      	negs	r4, r0
 8007c4e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007c52:	4304      	orrs	r4, r0
 8007c54:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8007c58:	4574      	cmp	r4, lr
 8007c5a:	ee10 9a10 	vmov	r9, s0
 8007c5e:	468c      	mov	ip, r1
 8007c60:	d907      	bls.n	8007c72 <__ieee754_atan2+0x4a>
 8007c62:	4632      	mov	r2, r6
 8007c64:	463b      	mov	r3, r7
 8007c66:	f7f8 fb19 	bl	800029c <__adddf3>
 8007c6a:	ec41 0b10 	vmov	d0, r0, r1
 8007c6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c72:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8007c76:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007c7a:	4334      	orrs	r4, r6
 8007c7c:	d103      	bne.n	8007c86 <__ieee754_atan2+0x5e>
 8007c7e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c82:	f001 b881 	b.w	8008d88 <atan>
 8007c86:	17bc      	asrs	r4, r7, #30
 8007c88:	f004 0402 	and.w	r4, r4, #2
 8007c8c:	ea53 0909 	orrs.w	r9, r3, r9
 8007c90:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8007c94:	d107      	bne.n	8007ca6 <__ieee754_atan2+0x7e>
 8007c96:	2c02      	cmp	r4, #2
 8007c98:	d060      	beq.n	8007d5c <__ieee754_atan2+0x134>
 8007c9a:	2c03      	cmp	r4, #3
 8007c9c:	d1e5      	bne.n	8007c6a <__ieee754_atan2+0x42>
 8007c9e:	a142      	add	r1, pc, #264	; (adr r1, 8007da8 <__ieee754_atan2+0x180>)
 8007ca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ca4:	e7e1      	b.n	8007c6a <__ieee754_atan2+0x42>
 8007ca6:	ea52 0808 	orrs.w	r8, r2, r8
 8007caa:	d106      	bne.n	8007cba <__ieee754_atan2+0x92>
 8007cac:	f1bc 0f00 	cmp.w	ip, #0
 8007cb0:	da5f      	bge.n	8007d72 <__ieee754_atan2+0x14a>
 8007cb2:	a13f      	add	r1, pc, #252	; (adr r1, 8007db0 <__ieee754_atan2+0x188>)
 8007cb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007cb8:	e7d7      	b.n	8007c6a <__ieee754_atan2+0x42>
 8007cba:	4572      	cmp	r2, lr
 8007cbc:	d10f      	bne.n	8007cde <__ieee754_atan2+0xb6>
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8007cc4:	d107      	bne.n	8007cd6 <__ieee754_atan2+0xae>
 8007cc6:	2c02      	cmp	r4, #2
 8007cc8:	d84c      	bhi.n	8007d64 <__ieee754_atan2+0x13c>
 8007cca:	4b35      	ldr	r3, [pc, #212]	; (8007da0 <__ieee754_atan2+0x178>)
 8007ccc:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8007cd0:	e9d4 0100 	ldrd	r0, r1, [r4]
 8007cd4:	e7c9      	b.n	8007c6a <__ieee754_atan2+0x42>
 8007cd6:	2c02      	cmp	r4, #2
 8007cd8:	d848      	bhi.n	8007d6c <__ieee754_atan2+0x144>
 8007cda:	4b32      	ldr	r3, [pc, #200]	; (8007da4 <__ieee754_atan2+0x17c>)
 8007cdc:	e7f6      	b.n	8007ccc <__ieee754_atan2+0xa4>
 8007cde:	4573      	cmp	r3, lr
 8007ce0:	d0e4      	beq.n	8007cac <__ieee754_atan2+0x84>
 8007ce2:	1a9b      	subs	r3, r3, r2
 8007ce4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8007ce8:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007cec:	da1e      	bge.n	8007d2c <__ieee754_atan2+0x104>
 8007cee:	2f00      	cmp	r7, #0
 8007cf0:	da01      	bge.n	8007cf6 <__ieee754_atan2+0xce>
 8007cf2:	323c      	adds	r2, #60	; 0x3c
 8007cf4:	db1e      	blt.n	8007d34 <__ieee754_atan2+0x10c>
 8007cf6:	4632      	mov	r2, r6
 8007cf8:	463b      	mov	r3, r7
 8007cfa:	f7f8 fdaf 	bl	800085c <__aeabi_ddiv>
 8007cfe:	ec41 0b10 	vmov	d0, r0, r1
 8007d02:	f001 f9e1 	bl	80090c8 <fabs>
 8007d06:	f001 f83f 	bl	8008d88 <atan>
 8007d0a:	ec51 0b10 	vmov	r0, r1, d0
 8007d0e:	2c01      	cmp	r4, #1
 8007d10:	d013      	beq.n	8007d3a <__ieee754_atan2+0x112>
 8007d12:	2c02      	cmp	r4, #2
 8007d14:	d015      	beq.n	8007d42 <__ieee754_atan2+0x11a>
 8007d16:	2c00      	cmp	r4, #0
 8007d18:	d0a7      	beq.n	8007c6a <__ieee754_atan2+0x42>
 8007d1a:	a319      	add	r3, pc, #100	; (adr r3, 8007d80 <__ieee754_atan2+0x158>)
 8007d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d20:	f7f8 faba 	bl	8000298 <__aeabi_dsub>
 8007d24:	a318      	add	r3, pc, #96	; (adr r3, 8007d88 <__ieee754_atan2+0x160>)
 8007d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2a:	e014      	b.n	8007d56 <__ieee754_atan2+0x12e>
 8007d2c:	a118      	add	r1, pc, #96	; (adr r1, 8007d90 <__ieee754_atan2+0x168>)
 8007d2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d32:	e7ec      	b.n	8007d0e <__ieee754_atan2+0xe6>
 8007d34:	2000      	movs	r0, #0
 8007d36:	2100      	movs	r1, #0
 8007d38:	e7e9      	b.n	8007d0e <__ieee754_atan2+0xe6>
 8007d3a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d3e:	4619      	mov	r1, r3
 8007d40:	e793      	b.n	8007c6a <__ieee754_atan2+0x42>
 8007d42:	a30f      	add	r3, pc, #60	; (adr r3, 8007d80 <__ieee754_atan2+0x158>)
 8007d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d48:	f7f8 faa6 	bl	8000298 <__aeabi_dsub>
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	460b      	mov	r3, r1
 8007d50:	a10d      	add	r1, pc, #52	; (adr r1, 8007d88 <__ieee754_atan2+0x160>)
 8007d52:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d56:	f7f8 fa9f 	bl	8000298 <__aeabi_dsub>
 8007d5a:	e786      	b.n	8007c6a <__ieee754_atan2+0x42>
 8007d5c:	a10a      	add	r1, pc, #40	; (adr r1, 8007d88 <__ieee754_atan2+0x160>)
 8007d5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d62:	e782      	b.n	8007c6a <__ieee754_atan2+0x42>
 8007d64:	a10c      	add	r1, pc, #48	; (adr r1, 8007d98 <__ieee754_atan2+0x170>)
 8007d66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d6a:	e77e      	b.n	8007c6a <__ieee754_atan2+0x42>
 8007d6c:	2000      	movs	r0, #0
 8007d6e:	2100      	movs	r1, #0
 8007d70:	e77b      	b.n	8007c6a <__ieee754_atan2+0x42>
 8007d72:	a107      	add	r1, pc, #28	; (adr r1, 8007d90 <__ieee754_atan2+0x168>)
 8007d74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d78:	e777      	b.n	8007c6a <__ieee754_atan2+0x42>
 8007d7a:	bf00      	nop
 8007d7c:	f3af 8000 	nop.w
 8007d80:	33145c07 	.word	0x33145c07
 8007d84:	3ca1a626 	.word	0x3ca1a626
 8007d88:	54442d18 	.word	0x54442d18
 8007d8c:	400921fb 	.word	0x400921fb
 8007d90:	54442d18 	.word	0x54442d18
 8007d94:	3ff921fb 	.word	0x3ff921fb
 8007d98:	54442d18 	.word	0x54442d18
 8007d9c:	3fe921fb 	.word	0x3fe921fb
 8007da0:	08009730 	.word	0x08009730
 8007da4:	08009748 	.word	0x08009748
 8007da8:	54442d18 	.word	0x54442d18
 8007dac:	c00921fb 	.word	0xc00921fb
 8007db0:	54442d18 	.word	0x54442d18
 8007db4:	bff921fb 	.word	0xbff921fb
 8007db8:	7ff00000 	.word	0x7ff00000

08007dbc <__ieee754_fmod>:
 8007dbc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc0:	ec53 2b11 	vmov	r2, r3, d1
 8007dc4:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 8007dc8:	ea5e 0402 	orrs.w	r4, lr, r2
 8007dcc:	ec51 0b10 	vmov	r0, r1, d0
 8007dd0:	ee11 7a10 	vmov	r7, s2
 8007dd4:	ee11 ca10 	vmov	ip, s2
 8007dd8:	461e      	mov	r6, r3
 8007dda:	d00d      	beq.n	8007df8 <__ieee754_fmod+0x3c>
 8007ddc:	4c7a      	ldr	r4, [pc, #488]	; (8007fc8 <__ieee754_fmod+0x20c>)
 8007dde:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 8007de2:	45a0      	cmp	r8, r4
 8007de4:	4689      	mov	r9, r1
 8007de6:	dc07      	bgt.n	8007df8 <__ieee754_fmod+0x3c>
 8007de8:	4254      	negs	r4, r2
 8007dea:	4d78      	ldr	r5, [pc, #480]	; (8007fcc <__ieee754_fmod+0x210>)
 8007dec:	4314      	orrs	r4, r2
 8007dee:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 8007df2:	42ac      	cmp	r4, r5
 8007df4:	46ab      	mov	fp, r5
 8007df6:	d909      	bls.n	8007e0c <__ieee754_fmod+0x50>
 8007df8:	f7f8 fc06 	bl	8000608 <__aeabi_dmul>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	460b      	mov	r3, r1
 8007e00:	f7f8 fd2c 	bl	800085c <__aeabi_ddiv>
 8007e04:	ec41 0b10 	vmov	d0, r0, r1
 8007e08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e0c:	45f0      	cmp	r8, lr
 8007e0e:	ee10 aa10 	vmov	sl, s0
 8007e12:	ee10 4a10 	vmov	r4, s0
 8007e16:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007e1a:	dc0a      	bgt.n	8007e32 <__ieee754_fmod+0x76>
 8007e1c:	dbf2      	blt.n	8007e04 <__ieee754_fmod+0x48>
 8007e1e:	4290      	cmp	r0, r2
 8007e20:	d3f0      	bcc.n	8007e04 <__ieee754_fmod+0x48>
 8007e22:	d106      	bne.n	8007e32 <__ieee754_fmod+0x76>
 8007e24:	4a6a      	ldr	r2, [pc, #424]	; (8007fd0 <__ieee754_fmod+0x214>)
 8007e26:	0fed      	lsrs	r5, r5, #31
 8007e28:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8007e2c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007e30:	e7e8      	b.n	8007e04 <__ieee754_fmod+0x48>
 8007e32:	ea19 0f0b 	tst.w	r9, fp
 8007e36:	d14a      	bne.n	8007ece <__ieee754_fmod+0x112>
 8007e38:	f1b8 0f00 	cmp.w	r8, #0
 8007e3c:	d13f      	bne.n	8007ebe <__ieee754_fmod+0x102>
 8007e3e:	4965      	ldr	r1, [pc, #404]	; (8007fd4 <__ieee754_fmod+0x218>)
 8007e40:	4653      	mov	r3, sl
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	dc38      	bgt.n	8007eb8 <__ieee754_fmod+0xfc>
 8007e46:	4b61      	ldr	r3, [pc, #388]	; (8007fcc <__ieee754_fmod+0x210>)
 8007e48:	4033      	ands	r3, r6
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d14f      	bne.n	8007eee <__ieee754_fmod+0x132>
 8007e4e:	f1be 0f00 	cmp.w	lr, #0
 8007e52:	d144      	bne.n	8007ede <__ieee754_fmod+0x122>
 8007e54:	4a5f      	ldr	r2, [pc, #380]	; (8007fd4 <__ieee754_fmod+0x218>)
 8007e56:	463b      	mov	r3, r7
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	dc3d      	bgt.n	8007ed8 <__ieee754_fmod+0x11c>
 8007e5c:	4b5e      	ldr	r3, [pc, #376]	; (8007fd8 <__ieee754_fmod+0x21c>)
 8007e5e:	4299      	cmp	r1, r3
 8007e60:	db4a      	blt.n	8007ef8 <__ieee754_fmod+0x13c>
 8007e62:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e6a:	485b      	ldr	r0, [pc, #364]	; (8007fd8 <__ieee754_fmod+0x21c>)
 8007e6c:	4282      	cmp	r2, r0
 8007e6e:	db57      	blt.n	8007f20 <__ieee754_fmod+0x164>
 8007e70:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8007e74:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 8007e78:	1a89      	subs	r1, r1, r2
 8007e7a:	1b98      	subs	r0, r3, r6
 8007e7c:	eba4 070c 	sub.w	r7, r4, ip
 8007e80:	2900      	cmp	r1, #0
 8007e82:	d164      	bne.n	8007f4e <__ieee754_fmod+0x192>
 8007e84:	4564      	cmp	r4, ip
 8007e86:	bf38      	it	cc
 8007e88:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	bfa4      	itt	ge
 8007e90:	463c      	movge	r4, r7
 8007e92:	4603      	movge	r3, r0
 8007e94:	ea53 0104 	orrs.w	r1, r3, r4
 8007e98:	d0c4      	beq.n	8007e24 <__ieee754_fmod+0x68>
 8007e9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e9e:	db6b      	blt.n	8007f78 <__ieee754_fmod+0x1bc>
 8007ea0:	494d      	ldr	r1, [pc, #308]	; (8007fd8 <__ieee754_fmod+0x21c>)
 8007ea2:	428a      	cmp	r2, r1
 8007ea4:	db6e      	blt.n	8007f84 <__ieee754_fmod+0x1c8>
 8007ea6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007eaa:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 8007eae:	431d      	orrs	r5, r3
 8007eb0:	ea45 5102 	orr.w	r1, r5, r2, lsl #20
 8007eb4:	4620      	mov	r0, r4
 8007eb6:	e7a5      	b.n	8007e04 <__ieee754_fmod+0x48>
 8007eb8:	3901      	subs	r1, #1
 8007eba:	005b      	lsls	r3, r3, #1
 8007ebc:	e7c1      	b.n	8007e42 <__ieee754_fmod+0x86>
 8007ebe:	4946      	ldr	r1, [pc, #280]	; (8007fd8 <__ieee754_fmod+0x21c>)
 8007ec0:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	ddbe      	ble.n	8007e46 <__ieee754_fmod+0x8a>
 8007ec8:	3901      	subs	r1, #1
 8007eca:	005b      	lsls	r3, r3, #1
 8007ecc:	e7fa      	b.n	8007ec4 <__ieee754_fmod+0x108>
 8007ece:	ea4f 5128 	mov.w	r1, r8, asr #20
 8007ed2:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8007ed6:	e7b6      	b.n	8007e46 <__ieee754_fmod+0x8a>
 8007ed8:	3a01      	subs	r2, #1
 8007eda:	005b      	lsls	r3, r3, #1
 8007edc:	e7bc      	b.n	8007e58 <__ieee754_fmod+0x9c>
 8007ede:	4a3e      	ldr	r2, [pc, #248]	; (8007fd8 <__ieee754_fmod+0x21c>)
 8007ee0:	ea4f 23ce 	mov.w	r3, lr, lsl #11
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	ddb9      	ble.n	8007e5c <__ieee754_fmod+0xa0>
 8007ee8:	3a01      	subs	r2, #1
 8007eea:	005b      	lsls	r3, r3, #1
 8007eec:	e7fa      	b.n	8007ee4 <__ieee754_fmod+0x128>
 8007eee:	ea4f 522e 	mov.w	r2, lr, asr #20
 8007ef2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8007ef6:	e7b1      	b.n	8007e5c <__ieee754_fmod+0xa0>
 8007ef8:	1a5c      	subs	r4, r3, r1
 8007efa:	2c1f      	cmp	r4, #31
 8007efc:	dc0a      	bgt.n	8007f14 <__ieee754_fmod+0x158>
 8007efe:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 8007f02:	fa08 f804 	lsl.w	r8, r8, r4
 8007f06:	fa2a f303 	lsr.w	r3, sl, r3
 8007f0a:	ea43 0308 	orr.w	r3, r3, r8
 8007f0e:	fa0a f404 	lsl.w	r4, sl, r4
 8007f12:	e7aa      	b.n	8007e6a <__ieee754_fmod+0xae>
 8007f14:	4b31      	ldr	r3, [pc, #196]	; (8007fdc <__ieee754_fmod+0x220>)
 8007f16:	1a5b      	subs	r3, r3, r1
 8007f18:	fa0a f303 	lsl.w	r3, sl, r3
 8007f1c:	2400      	movs	r4, #0
 8007f1e:	e7a4      	b.n	8007e6a <__ieee754_fmod+0xae>
 8007f20:	eba0 0c02 	sub.w	ip, r0, r2
 8007f24:	f1bc 0f1f 	cmp.w	ip, #31
 8007f28:	dc0a      	bgt.n	8007f40 <__ieee754_fmod+0x184>
 8007f2a:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 8007f2e:	fa0e fe0c 	lsl.w	lr, lr, ip
 8007f32:	fa27 f606 	lsr.w	r6, r7, r6
 8007f36:	ea46 060e 	orr.w	r6, r6, lr
 8007f3a:	fa07 fc0c 	lsl.w	ip, r7, ip
 8007f3e:	e79b      	b.n	8007e78 <__ieee754_fmod+0xbc>
 8007f40:	4e26      	ldr	r6, [pc, #152]	; (8007fdc <__ieee754_fmod+0x220>)
 8007f42:	1ab6      	subs	r6, r6, r2
 8007f44:	fa07 f606 	lsl.w	r6, r7, r6
 8007f48:	f04f 0c00 	mov.w	ip, #0
 8007f4c:	e794      	b.n	8007e78 <__ieee754_fmod+0xbc>
 8007f4e:	4564      	cmp	r4, ip
 8007f50:	bf38      	it	cc
 8007f52:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 8007f56:	2800      	cmp	r0, #0
 8007f58:	da05      	bge.n	8007f66 <__ieee754_fmod+0x1aa>
 8007f5a:	0fe0      	lsrs	r0, r4, #31
 8007f5c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8007f60:	0064      	lsls	r4, r4, #1
 8007f62:	3901      	subs	r1, #1
 8007f64:	e789      	b.n	8007e7a <__ieee754_fmod+0xbe>
 8007f66:	ea50 0307 	orrs.w	r3, r0, r7
 8007f6a:	f43f af5b 	beq.w	8007e24 <__ieee754_fmod+0x68>
 8007f6e:	0ffb      	lsrs	r3, r7, #31
 8007f70:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8007f74:	007c      	lsls	r4, r7, #1
 8007f76:	e7f4      	b.n	8007f62 <__ieee754_fmod+0x1a6>
 8007f78:	0fe1      	lsrs	r1, r4, #31
 8007f7a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8007f7e:	0064      	lsls	r4, r4, #1
 8007f80:	3a01      	subs	r2, #1
 8007f82:	e78a      	b.n	8007e9a <__ieee754_fmod+0xde>
 8007f84:	1a89      	subs	r1, r1, r2
 8007f86:	2914      	cmp	r1, #20
 8007f88:	dc0a      	bgt.n	8007fa0 <__ieee754_fmod+0x1e4>
 8007f8a:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8007f8e:	fa03 f202 	lsl.w	r2, r3, r2
 8007f92:	40cc      	lsrs	r4, r1
 8007f94:	4322      	orrs	r2, r4
 8007f96:	410b      	asrs	r3, r1
 8007f98:	ea43 0105 	orr.w	r1, r3, r5
 8007f9c:	4610      	mov	r0, r2
 8007f9e:	e731      	b.n	8007e04 <__ieee754_fmod+0x48>
 8007fa0:	291f      	cmp	r1, #31
 8007fa2:	dc07      	bgt.n	8007fb4 <__ieee754_fmod+0x1f8>
 8007fa4:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8007fa8:	40cc      	lsrs	r4, r1
 8007faa:	fa03 f202 	lsl.w	r2, r3, r2
 8007fae:	4322      	orrs	r2, r4
 8007fb0:	462b      	mov	r3, r5
 8007fb2:	e7f1      	b.n	8007f98 <__ieee754_fmod+0x1dc>
 8007fb4:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 8007fb8:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007fbc:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 8007fc0:	32e2      	adds	r2, #226	; 0xe2
 8007fc2:	fa43 f202 	asr.w	r2, r3, r2
 8007fc6:	e7f3      	b.n	8007fb0 <__ieee754_fmod+0x1f4>
 8007fc8:	7fefffff 	.word	0x7fefffff
 8007fcc:	7ff00000 	.word	0x7ff00000
 8007fd0:	08009760 	.word	0x08009760
 8007fd4:	fffffbed 	.word	0xfffffbed
 8007fd8:	fffffc02 	.word	0xfffffc02
 8007fdc:	fffffbe2 	.word	0xfffffbe2

08007fe0 <__ieee754_rem_pio2>:
 8007fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe4:	ed2d 8b02 	vpush	{d8}
 8007fe8:	ec55 4b10 	vmov	r4, r5, d0
 8007fec:	4bca      	ldr	r3, [pc, #808]	; (8008318 <__ieee754_rem_pio2+0x338>)
 8007fee:	b08b      	sub	sp, #44	; 0x2c
 8007ff0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8007ff4:	4598      	cmp	r8, r3
 8007ff6:	4682      	mov	sl, r0
 8007ff8:	9502      	str	r5, [sp, #8]
 8007ffa:	dc08      	bgt.n	800800e <__ieee754_rem_pio2+0x2e>
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	2300      	movs	r3, #0
 8008000:	ed80 0b00 	vstr	d0, [r0]
 8008004:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008008:	f04f 0b00 	mov.w	fp, #0
 800800c:	e028      	b.n	8008060 <__ieee754_rem_pio2+0x80>
 800800e:	4bc3      	ldr	r3, [pc, #780]	; (800831c <__ieee754_rem_pio2+0x33c>)
 8008010:	4598      	cmp	r8, r3
 8008012:	dc78      	bgt.n	8008106 <__ieee754_rem_pio2+0x126>
 8008014:	9b02      	ldr	r3, [sp, #8]
 8008016:	4ec2      	ldr	r6, [pc, #776]	; (8008320 <__ieee754_rem_pio2+0x340>)
 8008018:	2b00      	cmp	r3, #0
 800801a:	ee10 0a10 	vmov	r0, s0
 800801e:	a3b0      	add	r3, pc, #704	; (adr r3, 80082e0 <__ieee754_rem_pio2+0x300>)
 8008020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008024:	4629      	mov	r1, r5
 8008026:	dd39      	ble.n	800809c <__ieee754_rem_pio2+0xbc>
 8008028:	f7f8 f936 	bl	8000298 <__aeabi_dsub>
 800802c:	45b0      	cmp	r8, r6
 800802e:	4604      	mov	r4, r0
 8008030:	460d      	mov	r5, r1
 8008032:	d01b      	beq.n	800806c <__ieee754_rem_pio2+0x8c>
 8008034:	a3ac      	add	r3, pc, #688	; (adr r3, 80082e8 <__ieee754_rem_pio2+0x308>)
 8008036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800803a:	f7f8 f92d 	bl	8000298 <__aeabi_dsub>
 800803e:	4602      	mov	r2, r0
 8008040:	460b      	mov	r3, r1
 8008042:	e9ca 2300 	strd	r2, r3, [sl]
 8008046:	4620      	mov	r0, r4
 8008048:	4629      	mov	r1, r5
 800804a:	f7f8 f925 	bl	8000298 <__aeabi_dsub>
 800804e:	a3a6      	add	r3, pc, #664	; (adr r3, 80082e8 <__ieee754_rem_pio2+0x308>)
 8008050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008054:	f7f8 f920 	bl	8000298 <__aeabi_dsub>
 8008058:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800805c:	f04f 0b01 	mov.w	fp, #1
 8008060:	4658      	mov	r0, fp
 8008062:	b00b      	add	sp, #44	; 0x2c
 8008064:	ecbd 8b02 	vpop	{d8}
 8008068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800806c:	a3a0      	add	r3, pc, #640	; (adr r3, 80082f0 <__ieee754_rem_pio2+0x310>)
 800806e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008072:	f7f8 f911 	bl	8000298 <__aeabi_dsub>
 8008076:	a3a0      	add	r3, pc, #640	; (adr r3, 80082f8 <__ieee754_rem_pio2+0x318>)
 8008078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800807c:	4604      	mov	r4, r0
 800807e:	460d      	mov	r5, r1
 8008080:	f7f8 f90a 	bl	8000298 <__aeabi_dsub>
 8008084:	4602      	mov	r2, r0
 8008086:	460b      	mov	r3, r1
 8008088:	e9ca 2300 	strd	r2, r3, [sl]
 800808c:	4620      	mov	r0, r4
 800808e:	4629      	mov	r1, r5
 8008090:	f7f8 f902 	bl	8000298 <__aeabi_dsub>
 8008094:	a398      	add	r3, pc, #608	; (adr r3, 80082f8 <__ieee754_rem_pio2+0x318>)
 8008096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809a:	e7db      	b.n	8008054 <__ieee754_rem_pio2+0x74>
 800809c:	f7f8 f8fe 	bl	800029c <__adddf3>
 80080a0:	45b0      	cmp	r8, r6
 80080a2:	4604      	mov	r4, r0
 80080a4:	460d      	mov	r5, r1
 80080a6:	d016      	beq.n	80080d6 <__ieee754_rem_pio2+0xf6>
 80080a8:	a38f      	add	r3, pc, #572	; (adr r3, 80082e8 <__ieee754_rem_pio2+0x308>)
 80080aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ae:	f7f8 f8f5 	bl	800029c <__adddf3>
 80080b2:	4602      	mov	r2, r0
 80080b4:	460b      	mov	r3, r1
 80080b6:	e9ca 2300 	strd	r2, r3, [sl]
 80080ba:	4620      	mov	r0, r4
 80080bc:	4629      	mov	r1, r5
 80080be:	f7f8 f8eb 	bl	8000298 <__aeabi_dsub>
 80080c2:	a389      	add	r3, pc, #548	; (adr r3, 80082e8 <__ieee754_rem_pio2+0x308>)
 80080c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c8:	f7f8 f8e8 	bl	800029c <__adddf3>
 80080cc:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80080d0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80080d4:	e7c4      	b.n	8008060 <__ieee754_rem_pio2+0x80>
 80080d6:	a386      	add	r3, pc, #536	; (adr r3, 80082f0 <__ieee754_rem_pio2+0x310>)
 80080d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080dc:	f7f8 f8de 	bl	800029c <__adddf3>
 80080e0:	a385      	add	r3, pc, #532	; (adr r3, 80082f8 <__ieee754_rem_pio2+0x318>)
 80080e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e6:	4604      	mov	r4, r0
 80080e8:	460d      	mov	r5, r1
 80080ea:	f7f8 f8d7 	bl	800029c <__adddf3>
 80080ee:	4602      	mov	r2, r0
 80080f0:	460b      	mov	r3, r1
 80080f2:	e9ca 2300 	strd	r2, r3, [sl]
 80080f6:	4620      	mov	r0, r4
 80080f8:	4629      	mov	r1, r5
 80080fa:	f7f8 f8cd 	bl	8000298 <__aeabi_dsub>
 80080fe:	a37e      	add	r3, pc, #504	; (adr r3, 80082f8 <__ieee754_rem_pio2+0x318>)
 8008100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008104:	e7e0      	b.n	80080c8 <__ieee754_rem_pio2+0xe8>
 8008106:	4b87      	ldr	r3, [pc, #540]	; (8008324 <__ieee754_rem_pio2+0x344>)
 8008108:	4598      	cmp	r8, r3
 800810a:	f300 80d9 	bgt.w	80082c0 <__ieee754_rem_pio2+0x2e0>
 800810e:	f000 ffdb 	bl	80090c8 <fabs>
 8008112:	ec55 4b10 	vmov	r4, r5, d0
 8008116:	ee10 0a10 	vmov	r0, s0
 800811a:	a379      	add	r3, pc, #484	; (adr r3, 8008300 <__ieee754_rem_pio2+0x320>)
 800811c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008120:	4629      	mov	r1, r5
 8008122:	f7f8 fa71 	bl	8000608 <__aeabi_dmul>
 8008126:	4b80      	ldr	r3, [pc, #512]	; (8008328 <__ieee754_rem_pio2+0x348>)
 8008128:	2200      	movs	r2, #0
 800812a:	f7f8 f8b7 	bl	800029c <__adddf3>
 800812e:	f7f8 fd1b 	bl	8000b68 <__aeabi_d2iz>
 8008132:	4683      	mov	fp, r0
 8008134:	f7f8 f9fe 	bl	8000534 <__aeabi_i2d>
 8008138:	4602      	mov	r2, r0
 800813a:	460b      	mov	r3, r1
 800813c:	ec43 2b18 	vmov	d8, r2, r3
 8008140:	a367      	add	r3, pc, #412	; (adr r3, 80082e0 <__ieee754_rem_pio2+0x300>)
 8008142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008146:	f7f8 fa5f 	bl	8000608 <__aeabi_dmul>
 800814a:	4602      	mov	r2, r0
 800814c:	460b      	mov	r3, r1
 800814e:	4620      	mov	r0, r4
 8008150:	4629      	mov	r1, r5
 8008152:	f7f8 f8a1 	bl	8000298 <__aeabi_dsub>
 8008156:	a364      	add	r3, pc, #400	; (adr r3, 80082e8 <__ieee754_rem_pio2+0x308>)
 8008158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800815c:	4606      	mov	r6, r0
 800815e:	460f      	mov	r7, r1
 8008160:	ec51 0b18 	vmov	r0, r1, d8
 8008164:	f7f8 fa50 	bl	8000608 <__aeabi_dmul>
 8008168:	f1bb 0f1f 	cmp.w	fp, #31
 800816c:	4604      	mov	r4, r0
 800816e:	460d      	mov	r5, r1
 8008170:	dc0d      	bgt.n	800818e <__ieee754_rem_pio2+0x1ae>
 8008172:	4b6e      	ldr	r3, [pc, #440]	; (800832c <__ieee754_rem_pio2+0x34c>)
 8008174:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8008178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800817c:	4543      	cmp	r3, r8
 800817e:	d006      	beq.n	800818e <__ieee754_rem_pio2+0x1ae>
 8008180:	4622      	mov	r2, r4
 8008182:	462b      	mov	r3, r5
 8008184:	4630      	mov	r0, r6
 8008186:	4639      	mov	r1, r7
 8008188:	f7f8 f886 	bl	8000298 <__aeabi_dsub>
 800818c:	e00f      	b.n	80081ae <__ieee754_rem_pio2+0x1ce>
 800818e:	462b      	mov	r3, r5
 8008190:	4622      	mov	r2, r4
 8008192:	4630      	mov	r0, r6
 8008194:	4639      	mov	r1, r7
 8008196:	f7f8 f87f 	bl	8000298 <__aeabi_dsub>
 800819a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800819e:	9303      	str	r3, [sp, #12]
 80081a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80081a4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80081a8:	f1b8 0f10 	cmp.w	r8, #16
 80081ac:	dc02      	bgt.n	80081b4 <__ieee754_rem_pio2+0x1d4>
 80081ae:	e9ca 0100 	strd	r0, r1, [sl]
 80081b2:	e039      	b.n	8008228 <__ieee754_rem_pio2+0x248>
 80081b4:	a34e      	add	r3, pc, #312	; (adr r3, 80082f0 <__ieee754_rem_pio2+0x310>)
 80081b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ba:	ec51 0b18 	vmov	r0, r1, d8
 80081be:	f7f8 fa23 	bl	8000608 <__aeabi_dmul>
 80081c2:	4604      	mov	r4, r0
 80081c4:	460d      	mov	r5, r1
 80081c6:	4602      	mov	r2, r0
 80081c8:	460b      	mov	r3, r1
 80081ca:	4630      	mov	r0, r6
 80081cc:	4639      	mov	r1, r7
 80081ce:	f7f8 f863 	bl	8000298 <__aeabi_dsub>
 80081d2:	4602      	mov	r2, r0
 80081d4:	460b      	mov	r3, r1
 80081d6:	4680      	mov	r8, r0
 80081d8:	4689      	mov	r9, r1
 80081da:	4630      	mov	r0, r6
 80081dc:	4639      	mov	r1, r7
 80081de:	f7f8 f85b 	bl	8000298 <__aeabi_dsub>
 80081e2:	4622      	mov	r2, r4
 80081e4:	462b      	mov	r3, r5
 80081e6:	f7f8 f857 	bl	8000298 <__aeabi_dsub>
 80081ea:	a343      	add	r3, pc, #268	; (adr r3, 80082f8 <__ieee754_rem_pio2+0x318>)
 80081ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f0:	4604      	mov	r4, r0
 80081f2:	460d      	mov	r5, r1
 80081f4:	ec51 0b18 	vmov	r0, r1, d8
 80081f8:	f7f8 fa06 	bl	8000608 <__aeabi_dmul>
 80081fc:	4622      	mov	r2, r4
 80081fe:	462b      	mov	r3, r5
 8008200:	f7f8 f84a 	bl	8000298 <__aeabi_dsub>
 8008204:	4602      	mov	r2, r0
 8008206:	460b      	mov	r3, r1
 8008208:	4604      	mov	r4, r0
 800820a:	460d      	mov	r5, r1
 800820c:	4640      	mov	r0, r8
 800820e:	4649      	mov	r1, r9
 8008210:	f7f8 f842 	bl	8000298 <__aeabi_dsub>
 8008214:	9a03      	ldr	r2, [sp, #12]
 8008216:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800821a:	1ad3      	subs	r3, r2, r3
 800821c:	2b31      	cmp	r3, #49	; 0x31
 800821e:	dc24      	bgt.n	800826a <__ieee754_rem_pio2+0x28a>
 8008220:	e9ca 0100 	strd	r0, r1, [sl]
 8008224:	4646      	mov	r6, r8
 8008226:	464f      	mov	r7, r9
 8008228:	e9da 8900 	ldrd	r8, r9, [sl]
 800822c:	4630      	mov	r0, r6
 800822e:	4642      	mov	r2, r8
 8008230:	464b      	mov	r3, r9
 8008232:	4639      	mov	r1, r7
 8008234:	f7f8 f830 	bl	8000298 <__aeabi_dsub>
 8008238:	462b      	mov	r3, r5
 800823a:	4622      	mov	r2, r4
 800823c:	f7f8 f82c 	bl	8000298 <__aeabi_dsub>
 8008240:	9b02      	ldr	r3, [sp, #8]
 8008242:	2b00      	cmp	r3, #0
 8008244:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008248:	f6bf af0a 	bge.w	8008060 <__ieee754_rem_pio2+0x80>
 800824c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008250:	f8ca 3004 	str.w	r3, [sl, #4]
 8008254:	f8ca 8000 	str.w	r8, [sl]
 8008258:	f8ca 0008 	str.w	r0, [sl, #8]
 800825c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008260:	f8ca 300c 	str.w	r3, [sl, #12]
 8008264:	f1cb 0b00 	rsb	fp, fp, #0
 8008268:	e6fa      	b.n	8008060 <__ieee754_rem_pio2+0x80>
 800826a:	a327      	add	r3, pc, #156	; (adr r3, 8008308 <__ieee754_rem_pio2+0x328>)
 800826c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008270:	ec51 0b18 	vmov	r0, r1, d8
 8008274:	f7f8 f9c8 	bl	8000608 <__aeabi_dmul>
 8008278:	4604      	mov	r4, r0
 800827a:	460d      	mov	r5, r1
 800827c:	4602      	mov	r2, r0
 800827e:	460b      	mov	r3, r1
 8008280:	4640      	mov	r0, r8
 8008282:	4649      	mov	r1, r9
 8008284:	f7f8 f808 	bl	8000298 <__aeabi_dsub>
 8008288:	4602      	mov	r2, r0
 800828a:	460b      	mov	r3, r1
 800828c:	4606      	mov	r6, r0
 800828e:	460f      	mov	r7, r1
 8008290:	4640      	mov	r0, r8
 8008292:	4649      	mov	r1, r9
 8008294:	f7f8 f800 	bl	8000298 <__aeabi_dsub>
 8008298:	4622      	mov	r2, r4
 800829a:	462b      	mov	r3, r5
 800829c:	f7f7 fffc 	bl	8000298 <__aeabi_dsub>
 80082a0:	a31b      	add	r3, pc, #108	; (adr r3, 8008310 <__ieee754_rem_pio2+0x330>)
 80082a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a6:	4604      	mov	r4, r0
 80082a8:	460d      	mov	r5, r1
 80082aa:	ec51 0b18 	vmov	r0, r1, d8
 80082ae:	f7f8 f9ab 	bl	8000608 <__aeabi_dmul>
 80082b2:	4622      	mov	r2, r4
 80082b4:	462b      	mov	r3, r5
 80082b6:	f7f7 ffef 	bl	8000298 <__aeabi_dsub>
 80082ba:	4604      	mov	r4, r0
 80082bc:	460d      	mov	r5, r1
 80082be:	e75f      	b.n	8008180 <__ieee754_rem_pio2+0x1a0>
 80082c0:	4b1b      	ldr	r3, [pc, #108]	; (8008330 <__ieee754_rem_pio2+0x350>)
 80082c2:	4598      	cmp	r8, r3
 80082c4:	dd36      	ble.n	8008334 <__ieee754_rem_pio2+0x354>
 80082c6:	ee10 2a10 	vmov	r2, s0
 80082ca:	462b      	mov	r3, r5
 80082cc:	4620      	mov	r0, r4
 80082ce:	4629      	mov	r1, r5
 80082d0:	f7f7 ffe2 	bl	8000298 <__aeabi_dsub>
 80082d4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80082d8:	e9ca 0100 	strd	r0, r1, [sl]
 80082dc:	e694      	b.n	8008008 <__ieee754_rem_pio2+0x28>
 80082de:	bf00      	nop
 80082e0:	54400000 	.word	0x54400000
 80082e4:	3ff921fb 	.word	0x3ff921fb
 80082e8:	1a626331 	.word	0x1a626331
 80082ec:	3dd0b461 	.word	0x3dd0b461
 80082f0:	1a600000 	.word	0x1a600000
 80082f4:	3dd0b461 	.word	0x3dd0b461
 80082f8:	2e037073 	.word	0x2e037073
 80082fc:	3ba3198a 	.word	0x3ba3198a
 8008300:	6dc9c883 	.word	0x6dc9c883
 8008304:	3fe45f30 	.word	0x3fe45f30
 8008308:	2e000000 	.word	0x2e000000
 800830c:	3ba3198a 	.word	0x3ba3198a
 8008310:	252049c1 	.word	0x252049c1
 8008314:	397b839a 	.word	0x397b839a
 8008318:	3fe921fb 	.word	0x3fe921fb
 800831c:	4002d97b 	.word	0x4002d97b
 8008320:	3ff921fb 	.word	0x3ff921fb
 8008324:	413921fb 	.word	0x413921fb
 8008328:	3fe00000 	.word	0x3fe00000
 800832c:	08009770 	.word	0x08009770
 8008330:	7fefffff 	.word	0x7fefffff
 8008334:	ea4f 5428 	mov.w	r4, r8, asr #20
 8008338:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800833c:	ee10 0a10 	vmov	r0, s0
 8008340:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8008344:	ee10 6a10 	vmov	r6, s0
 8008348:	460f      	mov	r7, r1
 800834a:	f7f8 fc0d 	bl	8000b68 <__aeabi_d2iz>
 800834e:	f7f8 f8f1 	bl	8000534 <__aeabi_i2d>
 8008352:	4602      	mov	r2, r0
 8008354:	460b      	mov	r3, r1
 8008356:	4630      	mov	r0, r6
 8008358:	4639      	mov	r1, r7
 800835a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800835e:	f7f7 ff9b 	bl	8000298 <__aeabi_dsub>
 8008362:	4b22      	ldr	r3, [pc, #136]	; (80083ec <__ieee754_rem_pio2+0x40c>)
 8008364:	2200      	movs	r2, #0
 8008366:	f7f8 f94f 	bl	8000608 <__aeabi_dmul>
 800836a:	460f      	mov	r7, r1
 800836c:	4606      	mov	r6, r0
 800836e:	f7f8 fbfb 	bl	8000b68 <__aeabi_d2iz>
 8008372:	f7f8 f8df 	bl	8000534 <__aeabi_i2d>
 8008376:	4602      	mov	r2, r0
 8008378:	460b      	mov	r3, r1
 800837a:	4630      	mov	r0, r6
 800837c:	4639      	mov	r1, r7
 800837e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008382:	f7f7 ff89 	bl	8000298 <__aeabi_dsub>
 8008386:	4b19      	ldr	r3, [pc, #100]	; (80083ec <__ieee754_rem_pio2+0x40c>)
 8008388:	2200      	movs	r2, #0
 800838a:	f7f8 f93d 	bl	8000608 <__aeabi_dmul>
 800838e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008392:	ad04      	add	r5, sp, #16
 8008394:	f04f 0803 	mov.w	r8, #3
 8008398:	46a9      	mov	r9, r5
 800839a:	2600      	movs	r6, #0
 800839c:	2700      	movs	r7, #0
 800839e:	4632      	mov	r2, r6
 80083a0:	463b      	mov	r3, r7
 80083a2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80083a6:	46c3      	mov	fp, r8
 80083a8:	3d08      	subs	r5, #8
 80083aa:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80083ae:	f7f8 fb93 	bl	8000ad8 <__aeabi_dcmpeq>
 80083b2:	2800      	cmp	r0, #0
 80083b4:	d1f3      	bne.n	800839e <__ieee754_rem_pio2+0x3be>
 80083b6:	4b0e      	ldr	r3, [pc, #56]	; (80083f0 <__ieee754_rem_pio2+0x410>)
 80083b8:	9301      	str	r3, [sp, #4]
 80083ba:	2302      	movs	r3, #2
 80083bc:	9300      	str	r3, [sp, #0]
 80083be:	4622      	mov	r2, r4
 80083c0:	465b      	mov	r3, fp
 80083c2:	4651      	mov	r1, sl
 80083c4:	4648      	mov	r0, r9
 80083c6:	f000 f8df 	bl	8008588 <__kernel_rem_pio2>
 80083ca:	9b02      	ldr	r3, [sp, #8]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	4683      	mov	fp, r0
 80083d0:	f6bf ae46 	bge.w	8008060 <__ieee754_rem_pio2+0x80>
 80083d4:	f8da 3004 	ldr.w	r3, [sl, #4]
 80083d8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80083dc:	f8ca 3004 	str.w	r3, [sl, #4]
 80083e0:	f8da 300c 	ldr.w	r3, [sl, #12]
 80083e4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80083e8:	e73a      	b.n	8008260 <__ieee754_rem_pio2+0x280>
 80083ea:	bf00      	nop
 80083ec:	41700000 	.word	0x41700000
 80083f0:	080097f0 	.word	0x080097f0
 80083f4:	00000000 	.word	0x00000000

080083f8 <__kernel_cos>:
 80083f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083fc:	ec57 6b10 	vmov	r6, r7, d0
 8008400:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8008404:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8008408:	ed8d 1b00 	vstr	d1, [sp]
 800840c:	da07      	bge.n	800841e <__kernel_cos+0x26>
 800840e:	ee10 0a10 	vmov	r0, s0
 8008412:	4639      	mov	r1, r7
 8008414:	f7f8 fba8 	bl	8000b68 <__aeabi_d2iz>
 8008418:	2800      	cmp	r0, #0
 800841a:	f000 8088 	beq.w	800852e <__kernel_cos+0x136>
 800841e:	4632      	mov	r2, r6
 8008420:	463b      	mov	r3, r7
 8008422:	4630      	mov	r0, r6
 8008424:	4639      	mov	r1, r7
 8008426:	f7f8 f8ef 	bl	8000608 <__aeabi_dmul>
 800842a:	4b51      	ldr	r3, [pc, #324]	; (8008570 <__kernel_cos+0x178>)
 800842c:	2200      	movs	r2, #0
 800842e:	4604      	mov	r4, r0
 8008430:	460d      	mov	r5, r1
 8008432:	f7f8 f8e9 	bl	8000608 <__aeabi_dmul>
 8008436:	a340      	add	r3, pc, #256	; (adr r3, 8008538 <__kernel_cos+0x140>)
 8008438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800843c:	4682      	mov	sl, r0
 800843e:	468b      	mov	fp, r1
 8008440:	4620      	mov	r0, r4
 8008442:	4629      	mov	r1, r5
 8008444:	f7f8 f8e0 	bl	8000608 <__aeabi_dmul>
 8008448:	a33d      	add	r3, pc, #244	; (adr r3, 8008540 <__kernel_cos+0x148>)
 800844a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800844e:	f7f7 ff25 	bl	800029c <__adddf3>
 8008452:	4622      	mov	r2, r4
 8008454:	462b      	mov	r3, r5
 8008456:	f7f8 f8d7 	bl	8000608 <__aeabi_dmul>
 800845a:	a33b      	add	r3, pc, #236	; (adr r3, 8008548 <__kernel_cos+0x150>)
 800845c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008460:	f7f7 ff1a 	bl	8000298 <__aeabi_dsub>
 8008464:	4622      	mov	r2, r4
 8008466:	462b      	mov	r3, r5
 8008468:	f7f8 f8ce 	bl	8000608 <__aeabi_dmul>
 800846c:	a338      	add	r3, pc, #224	; (adr r3, 8008550 <__kernel_cos+0x158>)
 800846e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008472:	f7f7 ff13 	bl	800029c <__adddf3>
 8008476:	4622      	mov	r2, r4
 8008478:	462b      	mov	r3, r5
 800847a:	f7f8 f8c5 	bl	8000608 <__aeabi_dmul>
 800847e:	a336      	add	r3, pc, #216	; (adr r3, 8008558 <__kernel_cos+0x160>)
 8008480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008484:	f7f7 ff08 	bl	8000298 <__aeabi_dsub>
 8008488:	4622      	mov	r2, r4
 800848a:	462b      	mov	r3, r5
 800848c:	f7f8 f8bc 	bl	8000608 <__aeabi_dmul>
 8008490:	a333      	add	r3, pc, #204	; (adr r3, 8008560 <__kernel_cos+0x168>)
 8008492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008496:	f7f7 ff01 	bl	800029c <__adddf3>
 800849a:	4622      	mov	r2, r4
 800849c:	462b      	mov	r3, r5
 800849e:	f7f8 f8b3 	bl	8000608 <__aeabi_dmul>
 80084a2:	4622      	mov	r2, r4
 80084a4:	462b      	mov	r3, r5
 80084a6:	f7f8 f8af 	bl	8000608 <__aeabi_dmul>
 80084aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084ae:	4604      	mov	r4, r0
 80084b0:	460d      	mov	r5, r1
 80084b2:	4630      	mov	r0, r6
 80084b4:	4639      	mov	r1, r7
 80084b6:	f7f8 f8a7 	bl	8000608 <__aeabi_dmul>
 80084ba:	460b      	mov	r3, r1
 80084bc:	4602      	mov	r2, r0
 80084be:	4629      	mov	r1, r5
 80084c0:	4620      	mov	r0, r4
 80084c2:	f7f7 fee9 	bl	8000298 <__aeabi_dsub>
 80084c6:	4b2b      	ldr	r3, [pc, #172]	; (8008574 <__kernel_cos+0x17c>)
 80084c8:	4598      	cmp	r8, r3
 80084ca:	4606      	mov	r6, r0
 80084cc:	460f      	mov	r7, r1
 80084ce:	dc10      	bgt.n	80084f2 <__kernel_cos+0xfa>
 80084d0:	4602      	mov	r2, r0
 80084d2:	460b      	mov	r3, r1
 80084d4:	4650      	mov	r0, sl
 80084d6:	4659      	mov	r1, fp
 80084d8:	f7f7 fede 	bl	8000298 <__aeabi_dsub>
 80084dc:	460b      	mov	r3, r1
 80084de:	4926      	ldr	r1, [pc, #152]	; (8008578 <__kernel_cos+0x180>)
 80084e0:	4602      	mov	r2, r0
 80084e2:	2000      	movs	r0, #0
 80084e4:	f7f7 fed8 	bl	8000298 <__aeabi_dsub>
 80084e8:	ec41 0b10 	vmov	d0, r0, r1
 80084ec:	b003      	add	sp, #12
 80084ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084f2:	4b22      	ldr	r3, [pc, #136]	; (800857c <__kernel_cos+0x184>)
 80084f4:	4920      	ldr	r1, [pc, #128]	; (8008578 <__kernel_cos+0x180>)
 80084f6:	4598      	cmp	r8, r3
 80084f8:	bfcc      	ite	gt
 80084fa:	4d21      	ldrgt	r5, [pc, #132]	; (8008580 <__kernel_cos+0x188>)
 80084fc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8008500:	2400      	movs	r4, #0
 8008502:	4622      	mov	r2, r4
 8008504:	462b      	mov	r3, r5
 8008506:	2000      	movs	r0, #0
 8008508:	f7f7 fec6 	bl	8000298 <__aeabi_dsub>
 800850c:	4622      	mov	r2, r4
 800850e:	4680      	mov	r8, r0
 8008510:	4689      	mov	r9, r1
 8008512:	462b      	mov	r3, r5
 8008514:	4650      	mov	r0, sl
 8008516:	4659      	mov	r1, fp
 8008518:	f7f7 febe 	bl	8000298 <__aeabi_dsub>
 800851c:	4632      	mov	r2, r6
 800851e:	463b      	mov	r3, r7
 8008520:	f7f7 feba 	bl	8000298 <__aeabi_dsub>
 8008524:	4602      	mov	r2, r0
 8008526:	460b      	mov	r3, r1
 8008528:	4640      	mov	r0, r8
 800852a:	4649      	mov	r1, r9
 800852c:	e7da      	b.n	80084e4 <__kernel_cos+0xec>
 800852e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8008568 <__kernel_cos+0x170>
 8008532:	e7db      	b.n	80084ec <__kernel_cos+0xf4>
 8008534:	f3af 8000 	nop.w
 8008538:	be8838d4 	.word	0xbe8838d4
 800853c:	bda8fae9 	.word	0xbda8fae9
 8008540:	bdb4b1c4 	.word	0xbdb4b1c4
 8008544:	3e21ee9e 	.word	0x3e21ee9e
 8008548:	809c52ad 	.word	0x809c52ad
 800854c:	3e927e4f 	.word	0x3e927e4f
 8008550:	19cb1590 	.word	0x19cb1590
 8008554:	3efa01a0 	.word	0x3efa01a0
 8008558:	16c15177 	.word	0x16c15177
 800855c:	3f56c16c 	.word	0x3f56c16c
 8008560:	5555554c 	.word	0x5555554c
 8008564:	3fa55555 	.word	0x3fa55555
 8008568:	00000000 	.word	0x00000000
 800856c:	3ff00000 	.word	0x3ff00000
 8008570:	3fe00000 	.word	0x3fe00000
 8008574:	3fd33332 	.word	0x3fd33332
 8008578:	3ff00000 	.word	0x3ff00000
 800857c:	3fe90000 	.word	0x3fe90000
 8008580:	3fd20000 	.word	0x3fd20000
 8008584:	00000000 	.word	0x00000000

08008588 <__kernel_rem_pio2>:
 8008588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800858c:	ed2d 8b02 	vpush	{d8}
 8008590:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8008594:	f112 0f14 	cmn.w	r2, #20
 8008598:	9308      	str	r3, [sp, #32]
 800859a:	9101      	str	r1, [sp, #4]
 800859c:	4bc6      	ldr	r3, [pc, #792]	; (80088b8 <__kernel_rem_pio2+0x330>)
 800859e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80085a0:	9009      	str	r0, [sp, #36]	; 0x24
 80085a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80085a6:	9304      	str	r3, [sp, #16]
 80085a8:	9b08      	ldr	r3, [sp, #32]
 80085aa:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80085ae:	bfa8      	it	ge
 80085b0:	1ed4      	subge	r4, r2, #3
 80085b2:	9306      	str	r3, [sp, #24]
 80085b4:	bfb2      	itee	lt
 80085b6:	2400      	movlt	r4, #0
 80085b8:	2318      	movge	r3, #24
 80085ba:	fb94 f4f3 	sdivge	r4, r4, r3
 80085be:	f06f 0317 	mvn.w	r3, #23
 80085c2:	fb04 3303 	mla	r3, r4, r3, r3
 80085c6:	eb03 0a02 	add.w	sl, r3, r2
 80085ca:	9b04      	ldr	r3, [sp, #16]
 80085cc:	9a06      	ldr	r2, [sp, #24]
 80085ce:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80088a8 <__kernel_rem_pio2+0x320>
 80085d2:	eb03 0802 	add.w	r8, r3, r2
 80085d6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80085d8:	1aa7      	subs	r7, r4, r2
 80085da:	ae20      	add	r6, sp, #128	; 0x80
 80085dc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80085e0:	2500      	movs	r5, #0
 80085e2:	4545      	cmp	r5, r8
 80085e4:	dd18      	ble.n	8008618 <__kernel_rem_pio2+0x90>
 80085e6:	9b08      	ldr	r3, [sp, #32]
 80085e8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80085ec:	aa20      	add	r2, sp, #128	; 0x80
 80085ee:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80088a8 <__kernel_rem_pio2+0x320>
 80085f2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80085f6:	f1c3 0301 	rsb	r3, r3, #1
 80085fa:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80085fe:	9307      	str	r3, [sp, #28]
 8008600:	9b07      	ldr	r3, [sp, #28]
 8008602:	9a04      	ldr	r2, [sp, #16]
 8008604:	4443      	add	r3, r8
 8008606:	429a      	cmp	r2, r3
 8008608:	db2f      	blt.n	800866a <__kernel_rem_pio2+0xe2>
 800860a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800860e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008612:	462f      	mov	r7, r5
 8008614:	2600      	movs	r6, #0
 8008616:	e01b      	b.n	8008650 <__kernel_rem_pio2+0xc8>
 8008618:	42ef      	cmn	r7, r5
 800861a:	d407      	bmi.n	800862c <__kernel_rem_pio2+0xa4>
 800861c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008620:	f7f7 ff88 	bl	8000534 <__aeabi_i2d>
 8008624:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008628:	3501      	adds	r5, #1
 800862a:	e7da      	b.n	80085e2 <__kernel_rem_pio2+0x5a>
 800862c:	ec51 0b18 	vmov	r0, r1, d8
 8008630:	e7f8      	b.n	8008624 <__kernel_rem_pio2+0x9c>
 8008632:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008636:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800863a:	f7f7 ffe5 	bl	8000608 <__aeabi_dmul>
 800863e:	4602      	mov	r2, r0
 8008640:	460b      	mov	r3, r1
 8008642:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008646:	f7f7 fe29 	bl	800029c <__adddf3>
 800864a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800864e:	3601      	adds	r6, #1
 8008650:	9b06      	ldr	r3, [sp, #24]
 8008652:	429e      	cmp	r6, r3
 8008654:	f1a7 0708 	sub.w	r7, r7, #8
 8008658:	ddeb      	ble.n	8008632 <__kernel_rem_pio2+0xaa>
 800865a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800865e:	3508      	adds	r5, #8
 8008660:	ecab 7b02 	vstmia	fp!, {d7}
 8008664:	f108 0801 	add.w	r8, r8, #1
 8008668:	e7ca      	b.n	8008600 <__kernel_rem_pio2+0x78>
 800866a:	9b04      	ldr	r3, [sp, #16]
 800866c:	aa0c      	add	r2, sp, #48	; 0x30
 800866e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008672:	930b      	str	r3, [sp, #44]	; 0x2c
 8008674:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008676:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800867a:	9c04      	ldr	r4, [sp, #16]
 800867c:	930a      	str	r3, [sp, #40]	; 0x28
 800867e:	ab98      	add	r3, sp, #608	; 0x260
 8008680:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008684:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8008688:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800868c:	f8cd b008 	str.w	fp, [sp, #8]
 8008690:	4625      	mov	r5, r4
 8008692:	2d00      	cmp	r5, #0
 8008694:	dc78      	bgt.n	8008788 <__kernel_rem_pio2+0x200>
 8008696:	ec47 6b10 	vmov	d0, r6, r7
 800869a:	4650      	mov	r0, sl
 800869c:	f000 fda0 	bl	80091e0 <scalbn>
 80086a0:	ec57 6b10 	vmov	r6, r7, d0
 80086a4:	2200      	movs	r2, #0
 80086a6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80086aa:	ee10 0a10 	vmov	r0, s0
 80086ae:	4639      	mov	r1, r7
 80086b0:	f7f7 ffaa 	bl	8000608 <__aeabi_dmul>
 80086b4:	ec41 0b10 	vmov	d0, r0, r1
 80086b8:	f000 fd12 	bl	80090e0 <floor>
 80086bc:	4b7f      	ldr	r3, [pc, #508]	; (80088bc <__kernel_rem_pio2+0x334>)
 80086be:	ec51 0b10 	vmov	r0, r1, d0
 80086c2:	2200      	movs	r2, #0
 80086c4:	f7f7 ffa0 	bl	8000608 <__aeabi_dmul>
 80086c8:	4602      	mov	r2, r0
 80086ca:	460b      	mov	r3, r1
 80086cc:	4630      	mov	r0, r6
 80086ce:	4639      	mov	r1, r7
 80086d0:	f7f7 fde2 	bl	8000298 <__aeabi_dsub>
 80086d4:	460f      	mov	r7, r1
 80086d6:	4606      	mov	r6, r0
 80086d8:	f7f8 fa46 	bl	8000b68 <__aeabi_d2iz>
 80086dc:	9007      	str	r0, [sp, #28]
 80086de:	f7f7 ff29 	bl	8000534 <__aeabi_i2d>
 80086e2:	4602      	mov	r2, r0
 80086e4:	460b      	mov	r3, r1
 80086e6:	4630      	mov	r0, r6
 80086e8:	4639      	mov	r1, r7
 80086ea:	f7f7 fdd5 	bl	8000298 <__aeabi_dsub>
 80086ee:	f1ba 0f00 	cmp.w	sl, #0
 80086f2:	4606      	mov	r6, r0
 80086f4:	460f      	mov	r7, r1
 80086f6:	dd70      	ble.n	80087da <__kernel_rem_pio2+0x252>
 80086f8:	1e62      	subs	r2, r4, #1
 80086fa:	ab0c      	add	r3, sp, #48	; 0x30
 80086fc:	9d07      	ldr	r5, [sp, #28]
 80086fe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8008702:	f1ca 0118 	rsb	r1, sl, #24
 8008706:	fa40 f301 	asr.w	r3, r0, r1
 800870a:	441d      	add	r5, r3
 800870c:	408b      	lsls	r3, r1
 800870e:	1ac0      	subs	r0, r0, r3
 8008710:	ab0c      	add	r3, sp, #48	; 0x30
 8008712:	9507      	str	r5, [sp, #28]
 8008714:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8008718:	f1ca 0317 	rsb	r3, sl, #23
 800871c:	fa40 f303 	asr.w	r3, r0, r3
 8008720:	9302      	str	r3, [sp, #8]
 8008722:	9b02      	ldr	r3, [sp, #8]
 8008724:	2b00      	cmp	r3, #0
 8008726:	dd66      	ble.n	80087f6 <__kernel_rem_pio2+0x26e>
 8008728:	9b07      	ldr	r3, [sp, #28]
 800872a:	2200      	movs	r2, #0
 800872c:	3301      	adds	r3, #1
 800872e:	9307      	str	r3, [sp, #28]
 8008730:	4615      	mov	r5, r2
 8008732:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008736:	4294      	cmp	r4, r2
 8008738:	f300 8099 	bgt.w	800886e <__kernel_rem_pio2+0x2e6>
 800873c:	f1ba 0f00 	cmp.w	sl, #0
 8008740:	dd07      	ble.n	8008752 <__kernel_rem_pio2+0x1ca>
 8008742:	f1ba 0f01 	cmp.w	sl, #1
 8008746:	f000 80a5 	beq.w	8008894 <__kernel_rem_pio2+0x30c>
 800874a:	f1ba 0f02 	cmp.w	sl, #2
 800874e:	f000 80c1 	beq.w	80088d4 <__kernel_rem_pio2+0x34c>
 8008752:	9b02      	ldr	r3, [sp, #8]
 8008754:	2b02      	cmp	r3, #2
 8008756:	d14e      	bne.n	80087f6 <__kernel_rem_pio2+0x26e>
 8008758:	4632      	mov	r2, r6
 800875a:	463b      	mov	r3, r7
 800875c:	4958      	ldr	r1, [pc, #352]	; (80088c0 <__kernel_rem_pio2+0x338>)
 800875e:	2000      	movs	r0, #0
 8008760:	f7f7 fd9a 	bl	8000298 <__aeabi_dsub>
 8008764:	4606      	mov	r6, r0
 8008766:	460f      	mov	r7, r1
 8008768:	2d00      	cmp	r5, #0
 800876a:	d044      	beq.n	80087f6 <__kernel_rem_pio2+0x26e>
 800876c:	4650      	mov	r0, sl
 800876e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80088b0 <__kernel_rem_pio2+0x328>
 8008772:	f000 fd35 	bl	80091e0 <scalbn>
 8008776:	4630      	mov	r0, r6
 8008778:	4639      	mov	r1, r7
 800877a:	ec53 2b10 	vmov	r2, r3, d0
 800877e:	f7f7 fd8b 	bl	8000298 <__aeabi_dsub>
 8008782:	4606      	mov	r6, r0
 8008784:	460f      	mov	r7, r1
 8008786:	e036      	b.n	80087f6 <__kernel_rem_pio2+0x26e>
 8008788:	4b4e      	ldr	r3, [pc, #312]	; (80088c4 <__kernel_rem_pio2+0x33c>)
 800878a:	2200      	movs	r2, #0
 800878c:	4630      	mov	r0, r6
 800878e:	4639      	mov	r1, r7
 8008790:	f7f7 ff3a 	bl	8000608 <__aeabi_dmul>
 8008794:	f7f8 f9e8 	bl	8000b68 <__aeabi_d2iz>
 8008798:	f7f7 fecc 	bl	8000534 <__aeabi_i2d>
 800879c:	4b4a      	ldr	r3, [pc, #296]	; (80088c8 <__kernel_rem_pio2+0x340>)
 800879e:	2200      	movs	r2, #0
 80087a0:	4680      	mov	r8, r0
 80087a2:	4689      	mov	r9, r1
 80087a4:	f7f7 ff30 	bl	8000608 <__aeabi_dmul>
 80087a8:	4602      	mov	r2, r0
 80087aa:	460b      	mov	r3, r1
 80087ac:	4630      	mov	r0, r6
 80087ae:	4639      	mov	r1, r7
 80087b0:	f7f7 fd72 	bl	8000298 <__aeabi_dsub>
 80087b4:	f7f8 f9d8 	bl	8000b68 <__aeabi_d2iz>
 80087b8:	9b02      	ldr	r3, [sp, #8]
 80087ba:	f843 0b04 	str.w	r0, [r3], #4
 80087be:	3d01      	subs	r5, #1
 80087c0:	9302      	str	r3, [sp, #8]
 80087c2:	ab70      	add	r3, sp, #448	; 0x1c0
 80087c4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80087c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087cc:	4640      	mov	r0, r8
 80087ce:	4649      	mov	r1, r9
 80087d0:	f7f7 fd64 	bl	800029c <__adddf3>
 80087d4:	4606      	mov	r6, r0
 80087d6:	460f      	mov	r7, r1
 80087d8:	e75b      	b.n	8008692 <__kernel_rem_pio2+0x10a>
 80087da:	d105      	bne.n	80087e8 <__kernel_rem_pio2+0x260>
 80087dc:	1e63      	subs	r3, r4, #1
 80087de:	aa0c      	add	r2, sp, #48	; 0x30
 80087e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80087e4:	15c3      	asrs	r3, r0, #23
 80087e6:	e79b      	b.n	8008720 <__kernel_rem_pio2+0x198>
 80087e8:	4b38      	ldr	r3, [pc, #224]	; (80088cc <__kernel_rem_pio2+0x344>)
 80087ea:	2200      	movs	r2, #0
 80087ec:	f7f8 f992 	bl	8000b14 <__aeabi_dcmpge>
 80087f0:	2800      	cmp	r0, #0
 80087f2:	d139      	bne.n	8008868 <__kernel_rem_pio2+0x2e0>
 80087f4:	9002      	str	r0, [sp, #8]
 80087f6:	2200      	movs	r2, #0
 80087f8:	2300      	movs	r3, #0
 80087fa:	4630      	mov	r0, r6
 80087fc:	4639      	mov	r1, r7
 80087fe:	f7f8 f96b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008802:	2800      	cmp	r0, #0
 8008804:	f000 80b4 	beq.w	8008970 <__kernel_rem_pio2+0x3e8>
 8008808:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 800880c:	465b      	mov	r3, fp
 800880e:	2200      	movs	r2, #0
 8008810:	9904      	ldr	r1, [sp, #16]
 8008812:	428b      	cmp	r3, r1
 8008814:	da65      	bge.n	80088e2 <__kernel_rem_pio2+0x35a>
 8008816:	2a00      	cmp	r2, #0
 8008818:	d07b      	beq.n	8008912 <__kernel_rem_pio2+0x38a>
 800881a:	ab0c      	add	r3, sp, #48	; 0x30
 800881c:	f1aa 0a18 	sub.w	sl, sl, #24
 8008820:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8008824:	2b00      	cmp	r3, #0
 8008826:	f000 80a0 	beq.w	800896a <__kernel_rem_pio2+0x3e2>
 800882a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80088b0 <__kernel_rem_pio2+0x328>
 800882e:	4650      	mov	r0, sl
 8008830:	f000 fcd6 	bl	80091e0 <scalbn>
 8008834:	4f23      	ldr	r7, [pc, #140]	; (80088c4 <__kernel_rem_pio2+0x33c>)
 8008836:	ec55 4b10 	vmov	r4, r5, d0
 800883a:	46d8      	mov	r8, fp
 800883c:	2600      	movs	r6, #0
 800883e:	f1b8 0f00 	cmp.w	r8, #0
 8008842:	f280 80cf 	bge.w	80089e4 <__kernel_rem_pio2+0x45c>
 8008846:	ed9f 8b18 	vldr	d8, [pc, #96]	; 80088a8 <__kernel_rem_pio2+0x320>
 800884a:	465f      	mov	r7, fp
 800884c:	f04f 0800 	mov.w	r8, #0
 8008850:	2f00      	cmp	r7, #0
 8008852:	f2c0 80fd 	blt.w	8008a50 <__kernel_rem_pio2+0x4c8>
 8008856:	ab70      	add	r3, sp, #448	; 0x1c0
 8008858:	f8df a074 	ldr.w	sl, [pc, #116]	; 80088d0 <__kernel_rem_pio2+0x348>
 800885c:	ec55 4b18 	vmov	r4, r5, d8
 8008860:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8008864:	2600      	movs	r6, #0
 8008866:	e0e5      	b.n	8008a34 <__kernel_rem_pio2+0x4ac>
 8008868:	2302      	movs	r3, #2
 800886a:	9302      	str	r3, [sp, #8]
 800886c:	e75c      	b.n	8008728 <__kernel_rem_pio2+0x1a0>
 800886e:	f8db 3000 	ldr.w	r3, [fp]
 8008872:	b955      	cbnz	r5, 800888a <__kernel_rem_pio2+0x302>
 8008874:	b123      	cbz	r3, 8008880 <__kernel_rem_pio2+0x2f8>
 8008876:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800887a:	f8cb 3000 	str.w	r3, [fp]
 800887e:	2301      	movs	r3, #1
 8008880:	3201      	adds	r2, #1
 8008882:	f10b 0b04 	add.w	fp, fp, #4
 8008886:	461d      	mov	r5, r3
 8008888:	e755      	b.n	8008736 <__kernel_rem_pio2+0x1ae>
 800888a:	1acb      	subs	r3, r1, r3
 800888c:	f8cb 3000 	str.w	r3, [fp]
 8008890:	462b      	mov	r3, r5
 8008892:	e7f5      	b.n	8008880 <__kernel_rem_pio2+0x2f8>
 8008894:	1e62      	subs	r2, r4, #1
 8008896:	ab0c      	add	r3, sp, #48	; 0x30
 8008898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800889c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80088a0:	a90c      	add	r1, sp, #48	; 0x30
 80088a2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80088a6:	e754      	b.n	8008752 <__kernel_rem_pio2+0x1ca>
	...
 80088b4:	3ff00000 	.word	0x3ff00000
 80088b8:	08009938 	.word	0x08009938
 80088bc:	40200000 	.word	0x40200000
 80088c0:	3ff00000 	.word	0x3ff00000
 80088c4:	3e700000 	.word	0x3e700000
 80088c8:	41700000 	.word	0x41700000
 80088cc:	3fe00000 	.word	0x3fe00000
 80088d0:	080098f8 	.word	0x080098f8
 80088d4:	1e62      	subs	r2, r4, #1
 80088d6:	ab0c      	add	r3, sp, #48	; 0x30
 80088d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088dc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80088e0:	e7de      	b.n	80088a0 <__kernel_rem_pio2+0x318>
 80088e2:	a90c      	add	r1, sp, #48	; 0x30
 80088e4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80088e8:	3b01      	subs	r3, #1
 80088ea:	430a      	orrs	r2, r1
 80088ec:	e790      	b.n	8008810 <__kernel_rem_pio2+0x288>
 80088ee:	3301      	adds	r3, #1
 80088f0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80088f4:	2900      	cmp	r1, #0
 80088f6:	d0fa      	beq.n	80088ee <__kernel_rem_pio2+0x366>
 80088f8:	9a08      	ldr	r2, [sp, #32]
 80088fa:	18e3      	adds	r3, r4, r3
 80088fc:	18a6      	adds	r6, r4, r2
 80088fe:	aa20      	add	r2, sp, #128	; 0x80
 8008900:	1c65      	adds	r5, r4, #1
 8008902:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008906:	9302      	str	r3, [sp, #8]
 8008908:	9b02      	ldr	r3, [sp, #8]
 800890a:	42ab      	cmp	r3, r5
 800890c:	da04      	bge.n	8008918 <__kernel_rem_pio2+0x390>
 800890e:	461c      	mov	r4, r3
 8008910:	e6b5      	b.n	800867e <__kernel_rem_pio2+0xf6>
 8008912:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008914:	2301      	movs	r3, #1
 8008916:	e7eb      	b.n	80088f0 <__kernel_rem_pio2+0x368>
 8008918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800891a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800891e:	f7f7 fe09 	bl	8000534 <__aeabi_i2d>
 8008922:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008926:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008928:	46b3      	mov	fp, r6
 800892a:	461c      	mov	r4, r3
 800892c:	2700      	movs	r7, #0
 800892e:	f04f 0800 	mov.w	r8, #0
 8008932:	f04f 0900 	mov.w	r9, #0
 8008936:	9b06      	ldr	r3, [sp, #24]
 8008938:	429f      	cmp	r7, r3
 800893a:	dd06      	ble.n	800894a <__kernel_rem_pio2+0x3c2>
 800893c:	ab70      	add	r3, sp, #448	; 0x1c0
 800893e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008942:	e9c3 8900 	strd	r8, r9, [r3]
 8008946:	3501      	adds	r5, #1
 8008948:	e7de      	b.n	8008908 <__kernel_rem_pio2+0x380>
 800894a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800894e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008952:	f7f7 fe59 	bl	8000608 <__aeabi_dmul>
 8008956:	4602      	mov	r2, r0
 8008958:	460b      	mov	r3, r1
 800895a:	4640      	mov	r0, r8
 800895c:	4649      	mov	r1, r9
 800895e:	f7f7 fc9d 	bl	800029c <__adddf3>
 8008962:	3701      	adds	r7, #1
 8008964:	4680      	mov	r8, r0
 8008966:	4689      	mov	r9, r1
 8008968:	e7e5      	b.n	8008936 <__kernel_rem_pio2+0x3ae>
 800896a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800896e:	e754      	b.n	800881a <__kernel_rem_pio2+0x292>
 8008970:	ec47 6b10 	vmov	d0, r6, r7
 8008974:	f1ca 0000 	rsb	r0, sl, #0
 8008978:	f000 fc32 	bl	80091e0 <scalbn>
 800897c:	ec57 6b10 	vmov	r6, r7, d0
 8008980:	4b9f      	ldr	r3, [pc, #636]	; (8008c00 <__kernel_rem_pio2+0x678>)
 8008982:	ee10 0a10 	vmov	r0, s0
 8008986:	2200      	movs	r2, #0
 8008988:	4639      	mov	r1, r7
 800898a:	f7f8 f8c3 	bl	8000b14 <__aeabi_dcmpge>
 800898e:	b300      	cbz	r0, 80089d2 <__kernel_rem_pio2+0x44a>
 8008990:	4b9c      	ldr	r3, [pc, #624]	; (8008c04 <__kernel_rem_pio2+0x67c>)
 8008992:	2200      	movs	r2, #0
 8008994:	4630      	mov	r0, r6
 8008996:	4639      	mov	r1, r7
 8008998:	f7f7 fe36 	bl	8000608 <__aeabi_dmul>
 800899c:	f7f8 f8e4 	bl	8000b68 <__aeabi_d2iz>
 80089a0:	4605      	mov	r5, r0
 80089a2:	f7f7 fdc7 	bl	8000534 <__aeabi_i2d>
 80089a6:	4b96      	ldr	r3, [pc, #600]	; (8008c00 <__kernel_rem_pio2+0x678>)
 80089a8:	2200      	movs	r2, #0
 80089aa:	f7f7 fe2d 	bl	8000608 <__aeabi_dmul>
 80089ae:	460b      	mov	r3, r1
 80089b0:	4602      	mov	r2, r0
 80089b2:	4639      	mov	r1, r7
 80089b4:	4630      	mov	r0, r6
 80089b6:	f7f7 fc6f 	bl	8000298 <__aeabi_dsub>
 80089ba:	f7f8 f8d5 	bl	8000b68 <__aeabi_d2iz>
 80089be:	f104 0b01 	add.w	fp, r4, #1
 80089c2:	ab0c      	add	r3, sp, #48	; 0x30
 80089c4:	f10a 0a18 	add.w	sl, sl, #24
 80089c8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80089cc:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 80089d0:	e72b      	b.n	800882a <__kernel_rem_pio2+0x2a2>
 80089d2:	4630      	mov	r0, r6
 80089d4:	4639      	mov	r1, r7
 80089d6:	f7f8 f8c7 	bl	8000b68 <__aeabi_d2iz>
 80089da:	ab0c      	add	r3, sp, #48	; 0x30
 80089dc:	46a3      	mov	fp, r4
 80089de:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80089e2:	e722      	b.n	800882a <__kernel_rem_pio2+0x2a2>
 80089e4:	ab70      	add	r3, sp, #448	; 0x1c0
 80089e6:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 80089ea:	ab0c      	add	r3, sp, #48	; 0x30
 80089ec:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80089f0:	f7f7 fda0 	bl	8000534 <__aeabi_i2d>
 80089f4:	4622      	mov	r2, r4
 80089f6:	462b      	mov	r3, r5
 80089f8:	f7f7 fe06 	bl	8000608 <__aeabi_dmul>
 80089fc:	4632      	mov	r2, r6
 80089fe:	e9c9 0100 	strd	r0, r1, [r9]
 8008a02:	463b      	mov	r3, r7
 8008a04:	4620      	mov	r0, r4
 8008a06:	4629      	mov	r1, r5
 8008a08:	f7f7 fdfe 	bl	8000608 <__aeabi_dmul>
 8008a0c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8008a10:	4604      	mov	r4, r0
 8008a12:	460d      	mov	r5, r1
 8008a14:	e713      	b.n	800883e <__kernel_rem_pio2+0x2b6>
 8008a16:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8008a1a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8008a1e:	f7f7 fdf3 	bl	8000608 <__aeabi_dmul>
 8008a22:	4602      	mov	r2, r0
 8008a24:	460b      	mov	r3, r1
 8008a26:	4620      	mov	r0, r4
 8008a28:	4629      	mov	r1, r5
 8008a2a:	f7f7 fc37 	bl	800029c <__adddf3>
 8008a2e:	3601      	adds	r6, #1
 8008a30:	4604      	mov	r4, r0
 8008a32:	460d      	mov	r5, r1
 8008a34:	9b04      	ldr	r3, [sp, #16]
 8008a36:	429e      	cmp	r6, r3
 8008a38:	dc01      	bgt.n	8008a3e <__kernel_rem_pio2+0x4b6>
 8008a3a:	45b0      	cmp	r8, r6
 8008a3c:	daeb      	bge.n	8008a16 <__kernel_rem_pio2+0x48e>
 8008a3e:	ab48      	add	r3, sp, #288	; 0x120
 8008a40:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008a44:	e9c3 4500 	strd	r4, r5, [r3]
 8008a48:	3f01      	subs	r7, #1
 8008a4a:	f108 0801 	add.w	r8, r8, #1
 8008a4e:	e6ff      	b.n	8008850 <__kernel_rem_pio2+0x2c8>
 8008a50:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008a52:	2b02      	cmp	r3, #2
 8008a54:	dc0b      	bgt.n	8008a6e <__kernel_rem_pio2+0x4e6>
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	dc6e      	bgt.n	8008b38 <__kernel_rem_pio2+0x5b0>
 8008a5a:	d045      	beq.n	8008ae8 <__kernel_rem_pio2+0x560>
 8008a5c:	9b07      	ldr	r3, [sp, #28]
 8008a5e:	f003 0007 	and.w	r0, r3, #7
 8008a62:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8008a66:	ecbd 8b02 	vpop	{d8}
 8008a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a6e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008a70:	2b03      	cmp	r3, #3
 8008a72:	d1f3      	bne.n	8008a5c <__kernel_rem_pio2+0x4d4>
 8008a74:	ab48      	add	r3, sp, #288	; 0x120
 8008a76:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 8008a7a:	46d0      	mov	r8, sl
 8008a7c:	46d9      	mov	r9, fp
 8008a7e:	f1b9 0f00 	cmp.w	r9, #0
 8008a82:	f1a8 0808 	sub.w	r8, r8, #8
 8008a86:	dc64      	bgt.n	8008b52 <__kernel_rem_pio2+0x5ca>
 8008a88:	465c      	mov	r4, fp
 8008a8a:	2c01      	cmp	r4, #1
 8008a8c:	f1aa 0a08 	sub.w	sl, sl, #8
 8008a90:	dc7e      	bgt.n	8008b90 <__kernel_rem_pio2+0x608>
 8008a92:	2000      	movs	r0, #0
 8008a94:	2100      	movs	r1, #0
 8008a96:	f1bb 0f01 	cmp.w	fp, #1
 8008a9a:	f300 8097 	bgt.w	8008bcc <__kernel_rem_pio2+0x644>
 8008a9e:	9b02      	ldr	r3, [sp, #8]
 8008aa0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8008aa4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	f040 8099 	bne.w	8008be0 <__kernel_rem_pio2+0x658>
 8008aae:	9b01      	ldr	r3, [sp, #4]
 8008ab0:	e9c3 5600 	strd	r5, r6, [r3]
 8008ab4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8008ab8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8008abc:	e7ce      	b.n	8008a5c <__kernel_rem_pio2+0x4d4>
 8008abe:	ab48      	add	r3, sp, #288	; 0x120
 8008ac0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac8:	f7f7 fbe8 	bl	800029c <__adddf3>
 8008acc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008ad0:	f1bb 0f00 	cmp.w	fp, #0
 8008ad4:	daf3      	bge.n	8008abe <__kernel_rem_pio2+0x536>
 8008ad6:	9b02      	ldr	r3, [sp, #8]
 8008ad8:	b113      	cbz	r3, 8008ae0 <__kernel_rem_pio2+0x558>
 8008ada:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ade:	4619      	mov	r1, r3
 8008ae0:	9b01      	ldr	r3, [sp, #4]
 8008ae2:	e9c3 0100 	strd	r0, r1, [r3]
 8008ae6:	e7b9      	b.n	8008a5c <__kernel_rem_pio2+0x4d4>
 8008ae8:	2000      	movs	r0, #0
 8008aea:	2100      	movs	r1, #0
 8008aec:	e7f0      	b.n	8008ad0 <__kernel_rem_pio2+0x548>
 8008aee:	ab48      	add	r3, sp, #288	; 0x120
 8008af0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af8:	f7f7 fbd0 	bl	800029c <__adddf3>
 8008afc:	3c01      	subs	r4, #1
 8008afe:	2c00      	cmp	r4, #0
 8008b00:	daf5      	bge.n	8008aee <__kernel_rem_pio2+0x566>
 8008b02:	9b02      	ldr	r3, [sp, #8]
 8008b04:	b1e3      	cbz	r3, 8008b40 <__kernel_rem_pio2+0x5b8>
 8008b06:	4602      	mov	r2, r0
 8008b08:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b0c:	9c01      	ldr	r4, [sp, #4]
 8008b0e:	e9c4 2300 	strd	r2, r3, [r4]
 8008b12:	4602      	mov	r2, r0
 8008b14:	460b      	mov	r3, r1
 8008b16:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8008b1a:	f7f7 fbbd 	bl	8000298 <__aeabi_dsub>
 8008b1e:	ad4a      	add	r5, sp, #296	; 0x128
 8008b20:	2401      	movs	r4, #1
 8008b22:	45a3      	cmp	fp, r4
 8008b24:	da0f      	bge.n	8008b46 <__kernel_rem_pio2+0x5be>
 8008b26:	9b02      	ldr	r3, [sp, #8]
 8008b28:	b113      	cbz	r3, 8008b30 <__kernel_rem_pio2+0x5a8>
 8008b2a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b2e:	4619      	mov	r1, r3
 8008b30:	9b01      	ldr	r3, [sp, #4]
 8008b32:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008b36:	e791      	b.n	8008a5c <__kernel_rem_pio2+0x4d4>
 8008b38:	465c      	mov	r4, fp
 8008b3a:	2000      	movs	r0, #0
 8008b3c:	2100      	movs	r1, #0
 8008b3e:	e7de      	b.n	8008afe <__kernel_rem_pio2+0x576>
 8008b40:	4602      	mov	r2, r0
 8008b42:	460b      	mov	r3, r1
 8008b44:	e7e2      	b.n	8008b0c <__kernel_rem_pio2+0x584>
 8008b46:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8008b4a:	f7f7 fba7 	bl	800029c <__adddf3>
 8008b4e:	3401      	adds	r4, #1
 8008b50:	e7e7      	b.n	8008b22 <__kernel_rem_pio2+0x59a>
 8008b52:	e9d8 4500 	ldrd	r4, r5, [r8]
 8008b56:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8008b5a:	4620      	mov	r0, r4
 8008b5c:	4632      	mov	r2, r6
 8008b5e:	463b      	mov	r3, r7
 8008b60:	4629      	mov	r1, r5
 8008b62:	f7f7 fb9b 	bl	800029c <__adddf3>
 8008b66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b6a:	4602      	mov	r2, r0
 8008b6c:	460b      	mov	r3, r1
 8008b6e:	4620      	mov	r0, r4
 8008b70:	4629      	mov	r1, r5
 8008b72:	f7f7 fb91 	bl	8000298 <__aeabi_dsub>
 8008b76:	4632      	mov	r2, r6
 8008b78:	463b      	mov	r3, r7
 8008b7a:	f7f7 fb8f 	bl	800029c <__adddf3>
 8008b7e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008b82:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8008b86:	ed88 7b00 	vstr	d7, [r8]
 8008b8a:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8008b8e:	e776      	b.n	8008a7e <__kernel_rem_pio2+0x4f6>
 8008b90:	e9da 8900 	ldrd	r8, r9, [sl]
 8008b94:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8008b98:	4640      	mov	r0, r8
 8008b9a:	4632      	mov	r2, r6
 8008b9c:	463b      	mov	r3, r7
 8008b9e:	4649      	mov	r1, r9
 8008ba0:	f7f7 fb7c 	bl	800029c <__adddf3>
 8008ba4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ba8:	4602      	mov	r2, r0
 8008baa:	460b      	mov	r3, r1
 8008bac:	4640      	mov	r0, r8
 8008bae:	4649      	mov	r1, r9
 8008bb0:	f7f7 fb72 	bl	8000298 <__aeabi_dsub>
 8008bb4:	4632      	mov	r2, r6
 8008bb6:	463b      	mov	r3, r7
 8008bb8:	f7f7 fb70 	bl	800029c <__adddf3>
 8008bbc:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008bc0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008bc4:	ed8a 7b00 	vstr	d7, [sl]
 8008bc8:	3c01      	subs	r4, #1
 8008bca:	e75e      	b.n	8008a8a <__kernel_rem_pio2+0x502>
 8008bcc:	ab48      	add	r3, sp, #288	; 0x120
 8008bce:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd6:	f7f7 fb61 	bl	800029c <__adddf3>
 8008bda:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008bde:	e75a      	b.n	8008a96 <__kernel_rem_pio2+0x50e>
 8008be0:	9b01      	ldr	r3, [sp, #4]
 8008be2:	9a01      	ldr	r2, [sp, #4]
 8008be4:	601d      	str	r5, [r3, #0]
 8008be6:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8008bea:	605c      	str	r4, [r3, #4]
 8008bec:	609f      	str	r7, [r3, #8]
 8008bee:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8008bf2:	60d3      	str	r3, [r2, #12]
 8008bf4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008bf8:	6110      	str	r0, [r2, #16]
 8008bfa:	6153      	str	r3, [r2, #20]
 8008bfc:	e72e      	b.n	8008a5c <__kernel_rem_pio2+0x4d4>
 8008bfe:	bf00      	nop
 8008c00:	41700000 	.word	0x41700000
 8008c04:	3e700000 	.word	0x3e700000

08008c08 <__kernel_sin>:
 8008c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c0c:	ed2d 8b04 	vpush	{d8-d9}
 8008c10:	eeb0 8a41 	vmov.f32	s16, s2
 8008c14:	eef0 8a61 	vmov.f32	s17, s3
 8008c18:	ec55 4b10 	vmov	r4, r5, d0
 8008c1c:	b083      	sub	sp, #12
 8008c1e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008c22:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008c26:	9001      	str	r0, [sp, #4]
 8008c28:	da06      	bge.n	8008c38 <__kernel_sin+0x30>
 8008c2a:	ee10 0a10 	vmov	r0, s0
 8008c2e:	4629      	mov	r1, r5
 8008c30:	f7f7 ff9a 	bl	8000b68 <__aeabi_d2iz>
 8008c34:	2800      	cmp	r0, #0
 8008c36:	d051      	beq.n	8008cdc <__kernel_sin+0xd4>
 8008c38:	4622      	mov	r2, r4
 8008c3a:	462b      	mov	r3, r5
 8008c3c:	4620      	mov	r0, r4
 8008c3e:	4629      	mov	r1, r5
 8008c40:	f7f7 fce2 	bl	8000608 <__aeabi_dmul>
 8008c44:	4682      	mov	sl, r0
 8008c46:	468b      	mov	fp, r1
 8008c48:	4602      	mov	r2, r0
 8008c4a:	460b      	mov	r3, r1
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	4629      	mov	r1, r5
 8008c50:	f7f7 fcda 	bl	8000608 <__aeabi_dmul>
 8008c54:	a341      	add	r3, pc, #260	; (adr r3, 8008d5c <__kernel_sin+0x154>)
 8008c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5a:	4680      	mov	r8, r0
 8008c5c:	4689      	mov	r9, r1
 8008c5e:	4650      	mov	r0, sl
 8008c60:	4659      	mov	r1, fp
 8008c62:	f7f7 fcd1 	bl	8000608 <__aeabi_dmul>
 8008c66:	a33f      	add	r3, pc, #252	; (adr r3, 8008d64 <__kernel_sin+0x15c>)
 8008c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6c:	f7f7 fb14 	bl	8000298 <__aeabi_dsub>
 8008c70:	4652      	mov	r2, sl
 8008c72:	465b      	mov	r3, fp
 8008c74:	f7f7 fcc8 	bl	8000608 <__aeabi_dmul>
 8008c78:	a33c      	add	r3, pc, #240	; (adr r3, 8008d6c <__kernel_sin+0x164>)
 8008c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c7e:	f7f7 fb0d 	bl	800029c <__adddf3>
 8008c82:	4652      	mov	r2, sl
 8008c84:	465b      	mov	r3, fp
 8008c86:	f7f7 fcbf 	bl	8000608 <__aeabi_dmul>
 8008c8a:	a33a      	add	r3, pc, #232	; (adr r3, 8008d74 <__kernel_sin+0x16c>)
 8008c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c90:	f7f7 fb02 	bl	8000298 <__aeabi_dsub>
 8008c94:	4652      	mov	r2, sl
 8008c96:	465b      	mov	r3, fp
 8008c98:	f7f7 fcb6 	bl	8000608 <__aeabi_dmul>
 8008c9c:	a337      	add	r3, pc, #220	; (adr r3, 8008d7c <__kernel_sin+0x174>)
 8008c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca2:	f7f7 fafb 	bl	800029c <__adddf3>
 8008ca6:	9b01      	ldr	r3, [sp, #4]
 8008ca8:	4606      	mov	r6, r0
 8008caa:	460f      	mov	r7, r1
 8008cac:	b9eb      	cbnz	r3, 8008cea <__kernel_sin+0xe2>
 8008cae:	4602      	mov	r2, r0
 8008cb0:	460b      	mov	r3, r1
 8008cb2:	4650      	mov	r0, sl
 8008cb4:	4659      	mov	r1, fp
 8008cb6:	f7f7 fca7 	bl	8000608 <__aeabi_dmul>
 8008cba:	a325      	add	r3, pc, #148	; (adr r3, 8008d50 <__kernel_sin+0x148>)
 8008cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cc0:	f7f7 faea 	bl	8000298 <__aeabi_dsub>
 8008cc4:	4642      	mov	r2, r8
 8008cc6:	464b      	mov	r3, r9
 8008cc8:	f7f7 fc9e 	bl	8000608 <__aeabi_dmul>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	460b      	mov	r3, r1
 8008cd0:	4620      	mov	r0, r4
 8008cd2:	4629      	mov	r1, r5
 8008cd4:	f7f7 fae2 	bl	800029c <__adddf3>
 8008cd8:	4604      	mov	r4, r0
 8008cda:	460d      	mov	r5, r1
 8008cdc:	ec45 4b10 	vmov	d0, r4, r5
 8008ce0:	b003      	add	sp, #12
 8008ce2:	ecbd 8b04 	vpop	{d8-d9}
 8008ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cea:	4b1b      	ldr	r3, [pc, #108]	; (8008d58 <__kernel_sin+0x150>)
 8008cec:	ec51 0b18 	vmov	r0, r1, d8
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f7f7 fc89 	bl	8000608 <__aeabi_dmul>
 8008cf6:	4632      	mov	r2, r6
 8008cf8:	ec41 0b19 	vmov	d9, r0, r1
 8008cfc:	463b      	mov	r3, r7
 8008cfe:	4640      	mov	r0, r8
 8008d00:	4649      	mov	r1, r9
 8008d02:	f7f7 fc81 	bl	8000608 <__aeabi_dmul>
 8008d06:	4602      	mov	r2, r0
 8008d08:	460b      	mov	r3, r1
 8008d0a:	ec51 0b19 	vmov	r0, r1, d9
 8008d0e:	f7f7 fac3 	bl	8000298 <__aeabi_dsub>
 8008d12:	4652      	mov	r2, sl
 8008d14:	465b      	mov	r3, fp
 8008d16:	f7f7 fc77 	bl	8000608 <__aeabi_dmul>
 8008d1a:	ec53 2b18 	vmov	r2, r3, d8
 8008d1e:	f7f7 fabb 	bl	8000298 <__aeabi_dsub>
 8008d22:	a30b      	add	r3, pc, #44	; (adr r3, 8008d50 <__kernel_sin+0x148>)
 8008d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d28:	4606      	mov	r6, r0
 8008d2a:	460f      	mov	r7, r1
 8008d2c:	4640      	mov	r0, r8
 8008d2e:	4649      	mov	r1, r9
 8008d30:	f7f7 fc6a 	bl	8000608 <__aeabi_dmul>
 8008d34:	4602      	mov	r2, r0
 8008d36:	460b      	mov	r3, r1
 8008d38:	4630      	mov	r0, r6
 8008d3a:	4639      	mov	r1, r7
 8008d3c:	f7f7 faae 	bl	800029c <__adddf3>
 8008d40:	4602      	mov	r2, r0
 8008d42:	460b      	mov	r3, r1
 8008d44:	4620      	mov	r0, r4
 8008d46:	4629      	mov	r1, r5
 8008d48:	f7f7 faa6 	bl	8000298 <__aeabi_dsub>
 8008d4c:	e7c4      	b.n	8008cd8 <__kernel_sin+0xd0>
 8008d4e:	bf00      	nop
 8008d50:	55555549 	.word	0x55555549
 8008d54:	3fc55555 	.word	0x3fc55555
 8008d58:	3fe00000 	.word	0x3fe00000
 8008d5c:	5acfd57c 	.word	0x5acfd57c
 8008d60:	3de5d93a 	.word	0x3de5d93a
 8008d64:	8a2b9ceb 	.word	0x8a2b9ceb
 8008d68:	3e5ae5e6 	.word	0x3e5ae5e6
 8008d6c:	57b1fe7d 	.word	0x57b1fe7d
 8008d70:	3ec71de3 	.word	0x3ec71de3
 8008d74:	19c161d5 	.word	0x19c161d5
 8008d78:	3f2a01a0 	.word	0x3f2a01a0
 8008d7c:	1110f8a6 	.word	0x1110f8a6
 8008d80:	3f811111 	.word	0x3f811111
 8008d84:	00000000 	.word	0x00000000

08008d88 <atan>:
 8008d88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d8c:	ec55 4b10 	vmov	r4, r5, d0
 8008d90:	4bc3      	ldr	r3, [pc, #780]	; (80090a0 <atan+0x318>)
 8008d92:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008d96:	429e      	cmp	r6, r3
 8008d98:	46ab      	mov	fp, r5
 8008d9a:	dd18      	ble.n	8008dce <atan+0x46>
 8008d9c:	4bc1      	ldr	r3, [pc, #772]	; (80090a4 <atan+0x31c>)
 8008d9e:	429e      	cmp	r6, r3
 8008da0:	dc01      	bgt.n	8008da6 <atan+0x1e>
 8008da2:	d109      	bne.n	8008db8 <atan+0x30>
 8008da4:	b144      	cbz	r4, 8008db8 <atan+0x30>
 8008da6:	4622      	mov	r2, r4
 8008da8:	462b      	mov	r3, r5
 8008daa:	4620      	mov	r0, r4
 8008dac:	4629      	mov	r1, r5
 8008dae:	f7f7 fa75 	bl	800029c <__adddf3>
 8008db2:	4604      	mov	r4, r0
 8008db4:	460d      	mov	r5, r1
 8008db6:	e006      	b.n	8008dc6 <atan+0x3e>
 8008db8:	f1bb 0f00 	cmp.w	fp, #0
 8008dbc:	f300 8131 	bgt.w	8009022 <atan+0x29a>
 8008dc0:	a59b      	add	r5, pc, #620	; (adr r5, 8009030 <atan+0x2a8>)
 8008dc2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008dc6:	ec45 4b10 	vmov	d0, r4, r5
 8008dca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dce:	4bb6      	ldr	r3, [pc, #728]	; (80090a8 <atan+0x320>)
 8008dd0:	429e      	cmp	r6, r3
 8008dd2:	dc14      	bgt.n	8008dfe <atan+0x76>
 8008dd4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8008dd8:	429e      	cmp	r6, r3
 8008dda:	dc0d      	bgt.n	8008df8 <atan+0x70>
 8008ddc:	a396      	add	r3, pc, #600	; (adr r3, 8009038 <atan+0x2b0>)
 8008dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de2:	ee10 0a10 	vmov	r0, s0
 8008de6:	4629      	mov	r1, r5
 8008de8:	f7f7 fa58 	bl	800029c <__adddf3>
 8008dec:	4baf      	ldr	r3, [pc, #700]	; (80090ac <atan+0x324>)
 8008dee:	2200      	movs	r2, #0
 8008df0:	f7f7 fe9a 	bl	8000b28 <__aeabi_dcmpgt>
 8008df4:	2800      	cmp	r0, #0
 8008df6:	d1e6      	bne.n	8008dc6 <atan+0x3e>
 8008df8:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008dfc:	e02b      	b.n	8008e56 <atan+0xce>
 8008dfe:	f000 f963 	bl	80090c8 <fabs>
 8008e02:	4bab      	ldr	r3, [pc, #684]	; (80090b0 <atan+0x328>)
 8008e04:	429e      	cmp	r6, r3
 8008e06:	ec55 4b10 	vmov	r4, r5, d0
 8008e0a:	f300 80bf 	bgt.w	8008f8c <atan+0x204>
 8008e0e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8008e12:	429e      	cmp	r6, r3
 8008e14:	f300 80a0 	bgt.w	8008f58 <atan+0x1d0>
 8008e18:	ee10 2a10 	vmov	r2, s0
 8008e1c:	ee10 0a10 	vmov	r0, s0
 8008e20:	462b      	mov	r3, r5
 8008e22:	4629      	mov	r1, r5
 8008e24:	f7f7 fa3a 	bl	800029c <__adddf3>
 8008e28:	4ba0      	ldr	r3, [pc, #640]	; (80090ac <atan+0x324>)
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	f7f7 fa34 	bl	8000298 <__aeabi_dsub>
 8008e30:	2200      	movs	r2, #0
 8008e32:	4606      	mov	r6, r0
 8008e34:	460f      	mov	r7, r1
 8008e36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	4629      	mov	r1, r5
 8008e3e:	f7f7 fa2d 	bl	800029c <__adddf3>
 8008e42:	4602      	mov	r2, r0
 8008e44:	460b      	mov	r3, r1
 8008e46:	4630      	mov	r0, r6
 8008e48:	4639      	mov	r1, r7
 8008e4a:	f7f7 fd07 	bl	800085c <__aeabi_ddiv>
 8008e4e:	f04f 0a00 	mov.w	sl, #0
 8008e52:	4604      	mov	r4, r0
 8008e54:	460d      	mov	r5, r1
 8008e56:	4622      	mov	r2, r4
 8008e58:	462b      	mov	r3, r5
 8008e5a:	4620      	mov	r0, r4
 8008e5c:	4629      	mov	r1, r5
 8008e5e:	f7f7 fbd3 	bl	8000608 <__aeabi_dmul>
 8008e62:	4602      	mov	r2, r0
 8008e64:	460b      	mov	r3, r1
 8008e66:	4680      	mov	r8, r0
 8008e68:	4689      	mov	r9, r1
 8008e6a:	f7f7 fbcd 	bl	8000608 <__aeabi_dmul>
 8008e6e:	a374      	add	r3, pc, #464	; (adr r3, 8009040 <atan+0x2b8>)
 8008e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e74:	4606      	mov	r6, r0
 8008e76:	460f      	mov	r7, r1
 8008e78:	f7f7 fbc6 	bl	8000608 <__aeabi_dmul>
 8008e7c:	a372      	add	r3, pc, #456	; (adr r3, 8009048 <atan+0x2c0>)
 8008e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e82:	f7f7 fa0b 	bl	800029c <__adddf3>
 8008e86:	4632      	mov	r2, r6
 8008e88:	463b      	mov	r3, r7
 8008e8a:	f7f7 fbbd 	bl	8000608 <__aeabi_dmul>
 8008e8e:	a370      	add	r3, pc, #448	; (adr r3, 8009050 <atan+0x2c8>)
 8008e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e94:	f7f7 fa02 	bl	800029c <__adddf3>
 8008e98:	4632      	mov	r2, r6
 8008e9a:	463b      	mov	r3, r7
 8008e9c:	f7f7 fbb4 	bl	8000608 <__aeabi_dmul>
 8008ea0:	a36d      	add	r3, pc, #436	; (adr r3, 8009058 <atan+0x2d0>)
 8008ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea6:	f7f7 f9f9 	bl	800029c <__adddf3>
 8008eaa:	4632      	mov	r2, r6
 8008eac:	463b      	mov	r3, r7
 8008eae:	f7f7 fbab 	bl	8000608 <__aeabi_dmul>
 8008eb2:	a36b      	add	r3, pc, #428	; (adr r3, 8009060 <atan+0x2d8>)
 8008eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb8:	f7f7 f9f0 	bl	800029c <__adddf3>
 8008ebc:	4632      	mov	r2, r6
 8008ebe:	463b      	mov	r3, r7
 8008ec0:	f7f7 fba2 	bl	8000608 <__aeabi_dmul>
 8008ec4:	a368      	add	r3, pc, #416	; (adr r3, 8009068 <atan+0x2e0>)
 8008ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eca:	f7f7 f9e7 	bl	800029c <__adddf3>
 8008ece:	4642      	mov	r2, r8
 8008ed0:	464b      	mov	r3, r9
 8008ed2:	f7f7 fb99 	bl	8000608 <__aeabi_dmul>
 8008ed6:	a366      	add	r3, pc, #408	; (adr r3, 8009070 <atan+0x2e8>)
 8008ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008edc:	4680      	mov	r8, r0
 8008ede:	4689      	mov	r9, r1
 8008ee0:	4630      	mov	r0, r6
 8008ee2:	4639      	mov	r1, r7
 8008ee4:	f7f7 fb90 	bl	8000608 <__aeabi_dmul>
 8008ee8:	a363      	add	r3, pc, #396	; (adr r3, 8009078 <atan+0x2f0>)
 8008eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eee:	f7f7 f9d3 	bl	8000298 <__aeabi_dsub>
 8008ef2:	4632      	mov	r2, r6
 8008ef4:	463b      	mov	r3, r7
 8008ef6:	f7f7 fb87 	bl	8000608 <__aeabi_dmul>
 8008efa:	a361      	add	r3, pc, #388	; (adr r3, 8009080 <atan+0x2f8>)
 8008efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f00:	f7f7 f9ca 	bl	8000298 <__aeabi_dsub>
 8008f04:	4632      	mov	r2, r6
 8008f06:	463b      	mov	r3, r7
 8008f08:	f7f7 fb7e 	bl	8000608 <__aeabi_dmul>
 8008f0c:	a35e      	add	r3, pc, #376	; (adr r3, 8009088 <atan+0x300>)
 8008f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f12:	f7f7 f9c1 	bl	8000298 <__aeabi_dsub>
 8008f16:	4632      	mov	r2, r6
 8008f18:	463b      	mov	r3, r7
 8008f1a:	f7f7 fb75 	bl	8000608 <__aeabi_dmul>
 8008f1e:	a35c      	add	r3, pc, #368	; (adr r3, 8009090 <atan+0x308>)
 8008f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f24:	f7f7 f9b8 	bl	8000298 <__aeabi_dsub>
 8008f28:	4632      	mov	r2, r6
 8008f2a:	463b      	mov	r3, r7
 8008f2c:	f7f7 fb6c 	bl	8000608 <__aeabi_dmul>
 8008f30:	4602      	mov	r2, r0
 8008f32:	460b      	mov	r3, r1
 8008f34:	4640      	mov	r0, r8
 8008f36:	4649      	mov	r1, r9
 8008f38:	f7f7 f9b0 	bl	800029c <__adddf3>
 8008f3c:	4622      	mov	r2, r4
 8008f3e:	462b      	mov	r3, r5
 8008f40:	f7f7 fb62 	bl	8000608 <__aeabi_dmul>
 8008f44:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8008f48:	4602      	mov	r2, r0
 8008f4a:	460b      	mov	r3, r1
 8008f4c:	d14b      	bne.n	8008fe6 <atan+0x25e>
 8008f4e:	4620      	mov	r0, r4
 8008f50:	4629      	mov	r1, r5
 8008f52:	f7f7 f9a1 	bl	8000298 <__aeabi_dsub>
 8008f56:	e72c      	b.n	8008db2 <atan+0x2a>
 8008f58:	ee10 0a10 	vmov	r0, s0
 8008f5c:	4b53      	ldr	r3, [pc, #332]	; (80090ac <atan+0x324>)
 8008f5e:	2200      	movs	r2, #0
 8008f60:	4629      	mov	r1, r5
 8008f62:	f7f7 f999 	bl	8000298 <__aeabi_dsub>
 8008f66:	4b51      	ldr	r3, [pc, #324]	; (80090ac <atan+0x324>)
 8008f68:	4606      	mov	r6, r0
 8008f6a:	460f      	mov	r7, r1
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	4620      	mov	r0, r4
 8008f70:	4629      	mov	r1, r5
 8008f72:	f7f7 f993 	bl	800029c <__adddf3>
 8008f76:	4602      	mov	r2, r0
 8008f78:	460b      	mov	r3, r1
 8008f7a:	4630      	mov	r0, r6
 8008f7c:	4639      	mov	r1, r7
 8008f7e:	f7f7 fc6d 	bl	800085c <__aeabi_ddiv>
 8008f82:	f04f 0a01 	mov.w	sl, #1
 8008f86:	4604      	mov	r4, r0
 8008f88:	460d      	mov	r5, r1
 8008f8a:	e764      	b.n	8008e56 <atan+0xce>
 8008f8c:	4b49      	ldr	r3, [pc, #292]	; (80090b4 <atan+0x32c>)
 8008f8e:	429e      	cmp	r6, r3
 8008f90:	da1d      	bge.n	8008fce <atan+0x246>
 8008f92:	ee10 0a10 	vmov	r0, s0
 8008f96:	4b48      	ldr	r3, [pc, #288]	; (80090b8 <atan+0x330>)
 8008f98:	2200      	movs	r2, #0
 8008f9a:	4629      	mov	r1, r5
 8008f9c:	f7f7 f97c 	bl	8000298 <__aeabi_dsub>
 8008fa0:	4b45      	ldr	r3, [pc, #276]	; (80090b8 <atan+0x330>)
 8008fa2:	4606      	mov	r6, r0
 8008fa4:	460f      	mov	r7, r1
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	4620      	mov	r0, r4
 8008faa:	4629      	mov	r1, r5
 8008fac:	f7f7 fb2c 	bl	8000608 <__aeabi_dmul>
 8008fb0:	4b3e      	ldr	r3, [pc, #248]	; (80090ac <atan+0x324>)
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f7f7 f972 	bl	800029c <__adddf3>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	460b      	mov	r3, r1
 8008fbc:	4630      	mov	r0, r6
 8008fbe:	4639      	mov	r1, r7
 8008fc0:	f7f7 fc4c 	bl	800085c <__aeabi_ddiv>
 8008fc4:	f04f 0a02 	mov.w	sl, #2
 8008fc8:	4604      	mov	r4, r0
 8008fca:	460d      	mov	r5, r1
 8008fcc:	e743      	b.n	8008e56 <atan+0xce>
 8008fce:	462b      	mov	r3, r5
 8008fd0:	ee10 2a10 	vmov	r2, s0
 8008fd4:	4939      	ldr	r1, [pc, #228]	; (80090bc <atan+0x334>)
 8008fd6:	2000      	movs	r0, #0
 8008fd8:	f7f7 fc40 	bl	800085c <__aeabi_ddiv>
 8008fdc:	f04f 0a03 	mov.w	sl, #3
 8008fe0:	4604      	mov	r4, r0
 8008fe2:	460d      	mov	r5, r1
 8008fe4:	e737      	b.n	8008e56 <atan+0xce>
 8008fe6:	4b36      	ldr	r3, [pc, #216]	; (80090c0 <atan+0x338>)
 8008fe8:	4e36      	ldr	r6, [pc, #216]	; (80090c4 <atan+0x33c>)
 8008fea:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8008fee:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8008ff2:	e9da 2300 	ldrd	r2, r3, [sl]
 8008ff6:	f7f7 f94f 	bl	8000298 <__aeabi_dsub>
 8008ffa:	4622      	mov	r2, r4
 8008ffc:	462b      	mov	r3, r5
 8008ffe:	f7f7 f94b 	bl	8000298 <__aeabi_dsub>
 8009002:	4602      	mov	r2, r0
 8009004:	460b      	mov	r3, r1
 8009006:	e9d6 0100 	ldrd	r0, r1, [r6]
 800900a:	f7f7 f945 	bl	8000298 <__aeabi_dsub>
 800900e:	f1bb 0f00 	cmp.w	fp, #0
 8009012:	4604      	mov	r4, r0
 8009014:	460d      	mov	r5, r1
 8009016:	f6bf aed6 	bge.w	8008dc6 <atan+0x3e>
 800901a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800901e:	461d      	mov	r5, r3
 8009020:	e6d1      	b.n	8008dc6 <atan+0x3e>
 8009022:	a51d      	add	r5, pc, #116	; (adr r5, 8009098 <atan+0x310>)
 8009024:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009028:	e6cd      	b.n	8008dc6 <atan+0x3e>
 800902a:	bf00      	nop
 800902c:	f3af 8000 	nop.w
 8009030:	54442d18 	.word	0x54442d18
 8009034:	bff921fb 	.word	0xbff921fb
 8009038:	8800759c 	.word	0x8800759c
 800903c:	7e37e43c 	.word	0x7e37e43c
 8009040:	e322da11 	.word	0xe322da11
 8009044:	3f90ad3a 	.word	0x3f90ad3a
 8009048:	24760deb 	.word	0x24760deb
 800904c:	3fa97b4b 	.word	0x3fa97b4b
 8009050:	a0d03d51 	.word	0xa0d03d51
 8009054:	3fb10d66 	.word	0x3fb10d66
 8009058:	c54c206e 	.word	0xc54c206e
 800905c:	3fb745cd 	.word	0x3fb745cd
 8009060:	920083ff 	.word	0x920083ff
 8009064:	3fc24924 	.word	0x3fc24924
 8009068:	5555550d 	.word	0x5555550d
 800906c:	3fd55555 	.word	0x3fd55555
 8009070:	2c6a6c2f 	.word	0x2c6a6c2f
 8009074:	bfa2b444 	.word	0xbfa2b444
 8009078:	52defd9a 	.word	0x52defd9a
 800907c:	3fadde2d 	.word	0x3fadde2d
 8009080:	af749a6d 	.word	0xaf749a6d
 8009084:	3fb3b0f2 	.word	0x3fb3b0f2
 8009088:	fe231671 	.word	0xfe231671
 800908c:	3fbc71c6 	.word	0x3fbc71c6
 8009090:	9998ebc4 	.word	0x9998ebc4
 8009094:	3fc99999 	.word	0x3fc99999
 8009098:	54442d18 	.word	0x54442d18
 800909c:	3ff921fb 	.word	0x3ff921fb
 80090a0:	440fffff 	.word	0x440fffff
 80090a4:	7ff00000 	.word	0x7ff00000
 80090a8:	3fdbffff 	.word	0x3fdbffff
 80090ac:	3ff00000 	.word	0x3ff00000
 80090b0:	3ff2ffff 	.word	0x3ff2ffff
 80090b4:	40038000 	.word	0x40038000
 80090b8:	3ff80000 	.word	0x3ff80000
 80090bc:	bff00000 	.word	0xbff00000
 80090c0:	08009968 	.word	0x08009968
 80090c4:	08009948 	.word	0x08009948

080090c8 <fabs>:
 80090c8:	ec51 0b10 	vmov	r0, r1, d0
 80090cc:	ee10 2a10 	vmov	r2, s0
 80090d0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80090d4:	ec43 2b10 	vmov	d0, r2, r3
 80090d8:	4770      	bx	lr
 80090da:	0000      	movs	r0, r0
 80090dc:	0000      	movs	r0, r0
	...

080090e0 <floor>:
 80090e0:	ec51 0b10 	vmov	r0, r1, d0
 80090e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090e8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80090ec:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80090f0:	2e13      	cmp	r6, #19
 80090f2:	ee10 5a10 	vmov	r5, s0
 80090f6:	ee10 8a10 	vmov	r8, s0
 80090fa:	460c      	mov	r4, r1
 80090fc:	dc32      	bgt.n	8009164 <floor+0x84>
 80090fe:	2e00      	cmp	r6, #0
 8009100:	da14      	bge.n	800912c <floor+0x4c>
 8009102:	a333      	add	r3, pc, #204	; (adr r3, 80091d0 <floor+0xf0>)
 8009104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009108:	f7f7 f8c8 	bl	800029c <__adddf3>
 800910c:	2200      	movs	r2, #0
 800910e:	2300      	movs	r3, #0
 8009110:	f7f7 fd0a 	bl	8000b28 <__aeabi_dcmpgt>
 8009114:	b138      	cbz	r0, 8009126 <floor+0x46>
 8009116:	2c00      	cmp	r4, #0
 8009118:	da57      	bge.n	80091ca <floor+0xea>
 800911a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800911e:	431d      	orrs	r5, r3
 8009120:	d001      	beq.n	8009126 <floor+0x46>
 8009122:	4c2d      	ldr	r4, [pc, #180]	; (80091d8 <floor+0xf8>)
 8009124:	2500      	movs	r5, #0
 8009126:	4621      	mov	r1, r4
 8009128:	4628      	mov	r0, r5
 800912a:	e025      	b.n	8009178 <floor+0x98>
 800912c:	4f2b      	ldr	r7, [pc, #172]	; (80091dc <floor+0xfc>)
 800912e:	4137      	asrs	r7, r6
 8009130:	ea01 0307 	and.w	r3, r1, r7
 8009134:	4303      	orrs	r3, r0
 8009136:	d01f      	beq.n	8009178 <floor+0x98>
 8009138:	a325      	add	r3, pc, #148	; (adr r3, 80091d0 <floor+0xf0>)
 800913a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800913e:	f7f7 f8ad 	bl	800029c <__adddf3>
 8009142:	2200      	movs	r2, #0
 8009144:	2300      	movs	r3, #0
 8009146:	f7f7 fcef 	bl	8000b28 <__aeabi_dcmpgt>
 800914a:	2800      	cmp	r0, #0
 800914c:	d0eb      	beq.n	8009126 <floor+0x46>
 800914e:	2c00      	cmp	r4, #0
 8009150:	bfbe      	ittt	lt
 8009152:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009156:	fa43 f606 	asrlt.w	r6, r3, r6
 800915a:	19a4      	addlt	r4, r4, r6
 800915c:	ea24 0407 	bic.w	r4, r4, r7
 8009160:	2500      	movs	r5, #0
 8009162:	e7e0      	b.n	8009126 <floor+0x46>
 8009164:	2e33      	cmp	r6, #51	; 0x33
 8009166:	dd0b      	ble.n	8009180 <floor+0xa0>
 8009168:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800916c:	d104      	bne.n	8009178 <floor+0x98>
 800916e:	ee10 2a10 	vmov	r2, s0
 8009172:	460b      	mov	r3, r1
 8009174:	f7f7 f892 	bl	800029c <__adddf3>
 8009178:	ec41 0b10 	vmov	d0, r0, r1
 800917c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009180:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009184:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009188:	fa23 f707 	lsr.w	r7, r3, r7
 800918c:	4207      	tst	r7, r0
 800918e:	d0f3      	beq.n	8009178 <floor+0x98>
 8009190:	a30f      	add	r3, pc, #60	; (adr r3, 80091d0 <floor+0xf0>)
 8009192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009196:	f7f7 f881 	bl	800029c <__adddf3>
 800919a:	2200      	movs	r2, #0
 800919c:	2300      	movs	r3, #0
 800919e:	f7f7 fcc3 	bl	8000b28 <__aeabi_dcmpgt>
 80091a2:	2800      	cmp	r0, #0
 80091a4:	d0bf      	beq.n	8009126 <floor+0x46>
 80091a6:	2c00      	cmp	r4, #0
 80091a8:	da02      	bge.n	80091b0 <floor+0xd0>
 80091aa:	2e14      	cmp	r6, #20
 80091ac:	d103      	bne.n	80091b6 <floor+0xd6>
 80091ae:	3401      	adds	r4, #1
 80091b0:	ea25 0507 	bic.w	r5, r5, r7
 80091b4:	e7b7      	b.n	8009126 <floor+0x46>
 80091b6:	2301      	movs	r3, #1
 80091b8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80091bc:	fa03 f606 	lsl.w	r6, r3, r6
 80091c0:	4435      	add	r5, r6
 80091c2:	4545      	cmp	r5, r8
 80091c4:	bf38      	it	cc
 80091c6:	18e4      	addcc	r4, r4, r3
 80091c8:	e7f2      	b.n	80091b0 <floor+0xd0>
 80091ca:	2500      	movs	r5, #0
 80091cc:	462c      	mov	r4, r5
 80091ce:	e7aa      	b.n	8009126 <floor+0x46>
 80091d0:	8800759c 	.word	0x8800759c
 80091d4:	7e37e43c 	.word	0x7e37e43c
 80091d8:	bff00000 	.word	0xbff00000
 80091dc:	000fffff 	.word	0x000fffff

080091e0 <scalbn>:
 80091e0:	b570      	push	{r4, r5, r6, lr}
 80091e2:	ec55 4b10 	vmov	r4, r5, d0
 80091e6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80091ea:	4606      	mov	r6, r0
 80091ec:	462b      	mov	r3, r5
 80091ee:	b99a      	cbnz	r2, 8009218 <scalbn+0x38>
 80091f0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80091f4:	4323      	orrs	r3, r4
 80091f6:	d036      	beq.n	8009266 <scalbn+0x86>
 80091f8:	4b39      	ldr	r3, [pc, #228]	; (80092e0 <scalbn+0x100>)
 80091fa:	4629      	mov	r1, r5
 80091fc:	ee10 0a10 	vmov	r0, s0
 8009200:	2200      	movs	r2, #0
 8009202:	f7f7 fa01 	bl	8000608 <__aeabi_dmul>
 8009206:	4b37      	ldr	r3, [pc, #220]	; (80092e4 <scalbn+0x104>)
 8009208:	429e      	cmp	r6, r3
 800920a:	4604      	mov	r4, r0
 800920c:	460d      	mov	r5, r1
 800920e:	da10      	bge.n	8009232 <scalbn+0x52>
 8009210:	a32b      	add	r3, pc, #172	; (adr r3, 80092c0 <scalbn+0xe0>)
 8009212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009216:	e03a      	b.n	800928e <scalbn+0xae>
 8009218:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800921c:	428a      	cmp	r2, r1
 800921e:	d10c      	bne.n	800923a <scalbn+0x5a>
 8009220:	ee10 2a10 	vmov	r2, s0
 8009224:	4620      	mov	r0, r4
 8009226:	4629      	mov	r1, r5
 8009228:	f7f7 f838 	bl	800029c <__adddf3>
 800922c:	4604      	mov	r4, r0
 800922e:	460d      	mov	r5, r1
 8009230:	e019      	b.n	8009266 <scalbn+0x86>
 8009232:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009236:	460b      	mov	r3, r1
 8009238:	3a36      	subs	r2, #54	; 0x36
 800923a:	4432      	add	r2, r6
 800923c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009240:	428a      	cmp	r2, r1
 8009242:	dd08      	ble.n	8009256 <scalbn+0x76>
 8009244:	2d00      	cmp	r5, #0
 8009246:	a120      	add	r1, pc, #128	; (adr r1, 80092c8 <scalbn+0xe8>)
 8009248:	e9d1 0100 	ldrd	r0, r1, [r1]
 800924c:	da1c      	bge.n	8009288 <scalbn+0xa8>
 800924e:	a120      	add	r1, pc, #128	; (adr r1, 80092d0 <scalbn+0xf0>)
 8009250:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009254:	e018      	b.n	8009288 <scalbn+0xa8>
 8009256:	2a00      	cmp	r2, #0
 8009258:	dd08      	ble.n	800926c <scalbn+0x8c>
 800925a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800925e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009262:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009266:	ec45 4b10 	vmov	d0, r4, r5
 800926a:	bd70      	pop	{r4, r5, r6, pc}
 800926c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009270:	da19      	bge.n	80092a6 <scalbn+0xc6>
 8009272:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009276:	429e      	cmp	r6, r3
 8009278:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800927c:	dd0a      	ble.n	8009294 <scalbn+0xb4>
 800927e:	a112      	add	r1, pc, #72	; (adr r1, 80092c8 <scalbn+0xe8>)
 8009280:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d1e2      	bne.n	800924e <scalbn+0x6e>
 8009288:	a30f      	add	r3, pc, #60	; (adr r3, 80092c8 <scalbn+0xe8>)
 800928a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800928e:	f7f7 f9bb 	bl	8000608 <__aeabi_dmul>
 8009292:	e7cb      	b.n	800922c <scalbn+0x4c>
 8009294:	a10a      	add	r1, pc, #40	; (adr r1, 80092c0 <scalbn+0xe0>)
 8009296:	e9d1 0100 	ldrd	r0, r1, [r1]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d0b8      	beq.n	8009210 <scalbn+0x30>
 800929e:	a10e      	add	r1, pc, #56	; (adr r1, 80092d8 <scalbn+0xf8>)
 80092a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092a4:	e7b4      	b.n	8009210 <scalbn+0x30>
 80092a6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80092aa:	3236      	adds	r2, #54	; 0x36
 80092ac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80092b0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80092b4:	4620      	mov	r0, r4
 80092b6:	4b0c      	ldr	r3, [pc, #48]	; (80092e8 <scalbn+0x108>)
 80092b8:	2200      	movs	r2, #0
 80092ba:	e7e8      	b.n	800928e <scalbn+0xae>
 80092bc:	f3af 8000 	nop.w
 80092c0:	c2f8f359 	.word	0xc2f8f359
 80092c4:	01a56e1f 	.word	0x01a56e1f
 80092c8:	8800759c 	.word	0x8800759c
 80092cc:	7e37e43c 	.word	0x7e37e43c
 80092d0:	8800759c 	.word	0x8800759c
 80092d4:	fe37e43c 	.word	0xfe37e43c
 80092d8:	c2f8f359 	.word	0xc2f8f359
 80092dc:	81a56e1f 	.word	0x81a56e1f
 80092e0:	43500000 	.word	0x43500000
 80092e4:	ffff3cb0 	.word	0xffff3cb0
 80092e8:	3c900000 	.word	0x3c900000

080092ec <_init>:
 80092ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ee:	bf00      	nop
 80092f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092f2:	bc08      	pop	{r3}
 80092f4:	469e      	mov	lr, r3
 80092f6:	4770      	bx	lr

080092f8 <_fini>:
 80092f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092fa:	bf00      	nop
 80092fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092fe:	bc08      	pop	{r3}
 8009300:	469e      	mov	lr, r3
 8009302:	4770      	bx	lr
