xilinx_synthesis_target("Example1" "" "Simple1DStencil")
xilinx_synthesis_target("Example1_Pipelined" "" "Simple1DStencil")
