<stg><name>lbus_fifo_write</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_3_mty_V), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_2_mty_V), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_1_mty_V), !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_0_mty_V), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_err_V), !map !80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_err_V), !map !84

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_err_V), !map !88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_err_V), !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_eop_V), !map !96

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_eop_V), !map !100

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_eop_V), !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_eop_V), !map !108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_sop_V), !map !112

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_sop_V), !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_sop_V), !map !120

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_sop_V), !map !124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_ena_V), !map !128

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_ena_V), !map !132

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_ena_V), !map !136

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_ena_V), !map !140

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_3_data_V), !map !144

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_2_data_V), !map !148

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_1_data_V), !map !152

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_0_data_V), !map !156

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="408">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecBitsMap(i408* %lbus_fifo_pkt_end), !map !160

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="544">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecBitsMap(i544* %lbus_fifo), !map !215

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_fifo_we_V), !map !288

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_fifo_pkt_end_we_V), !map !292

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:28  call void (...)* @_ssdm_op_SpecBitsMap(i1* %error_V), !map !296

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:29  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @lbus_fifo_write_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln41"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="4" op_22_bw="4" op_23_bw="4" op_24_bw="4" op_25_bw="0" op_26_bw="32" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="0" op_39_bw="0">
<![CDATA[
codeRepl:31  call void (...)* @_ssdm_op_SpecInterface(i128* %lbus_0_data_V, i128* %lbus_1_data_V, i128* %lbus_2_data_V, i128* %lbus_3_data_V, i1* %lbus_0_ena_V, i1* %lbus_1_ena_V, i1* %lbus_2_ena_V, i1* %lbus_3_ena_V, i1* %lbus_0_sop_V, i1* %lbus_1_sop_V, i1* %lbus_2_sop_V, i1* %lbus_3_sop_V, i1* %lbus_0_eop_V, i1* %lbus_1_eop_V, i1* %lbus_2_eop_V, i1* %lbus_3_eop_V, i1* %lbus_0_err_V, i1* %lbus_1_err_V, i1* %lbus_2_err_V, i1* %lbus_3_err_V, i4* %lbus_0_mty_V, i4* %lbus_1_mty_V, i4* %lbus_2_mty_V, i4* %lbus_3_mty_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln42"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:32  call void (...)* @_ssdm_op_SpecInterface(i544* %lbus_fifo, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln43"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i1* %lbus_fifo_we_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln44"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="408" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:34  call void (...)* @_ssdm_op_SpecInterface(i408* %lbus_fifo_pkt_end, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln45"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:35  call void (...)* @_ssdm_op_SpecInterface(i1* %lbus_fifo_pkt_end_we_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln46"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:36  call void (...)* @_ssdm_op_SpecInterface(i1* %error_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln47"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:37  %lhs_V_20 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_0_ena_V)

]]></Node>
<StgValue><ssdm name="lhs_V_20"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:38  %rhs_V = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_0_err_V)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:39  %ret_V_50 = and i1 %lhs_V_20, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:40  %lhs_V_1 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_1_ena_V)

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:41  %rhs_V_1 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_1_err_V)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:42  %ret_V_51 = and i1 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:43  %lhs_V_3 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_2_ena_V)

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:44  %rhs_V_3 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_2_err_V)

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:45  %ret_V_52 = and i1 %lhs_V_3, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:46  %lhs_V_4 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_3_ena_V)

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:47  %rhs_V_5 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_3_err_V)

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:48  %ret_V_53 = and i1 %lhs_V_4, %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:49  %or_ln1356_1 = or i1 %ret_V_50, %ret_V_51

]]></Node>
<StgValue><ssdm name="or_ln1356_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:50  %or_ln1356_2 = or i1 %ret_V_52, %ret_V_53

]]></Node>
<StgValue><ssdm name="or_ln1356_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:51  %ret_V = or i1 %or_ln1356_2, %or_ln1356_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:52  call void @_ssdm_op_Write.ap_none.i1P(i1* %error_V, i1 %ret_V)

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:53  %fifo_write_V_load = load i1* @fifo_write_V, align 1

]]></Node>
<StgValue><ssdm name="fifo_write_V_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:54  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_fifo_we_V, i1 %fifo_write_V_load)

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:55  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_fifo_pkt_end_we_V, i1 %fifo_write_V_load)

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:56  %lbus_output_reg0_dat_1 = load i128* @lbus_output_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg0_dat_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:57  %rhs_V_24 = load i1* @lbus_output_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="rhs_V_24"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:58  %lbus_output_reg0_sop_1 = load i1* @lbus_output_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg0_sop_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:59  %lbus_output_reg0_eop_1 = load i1* @lbus_output_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_output_reg0_eop_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:60  %lbus_output_reg0_err_1 = load i1* @lbus_output_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg0_err_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:61  %lbus_output_reg0_mty_1 = load i4* @lbus_output_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_output_reg0_mty_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:62  %lbus_output_reg1_dat_1 = load i128* @lbus_output_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg1_dat_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:63  %lbus_output_reg1_ena_1 = load i1* @lbus_output_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg1_ena_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:64  %lbus_output_reg1_sop_1 = load i1* @lbus_output_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg1_sop_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:65  %lbus_output_reg1_eop_1 = load i1* @lbus_output_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_output_reg1_eop_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:66  %lbus_output_reg1_err_1 = load i1* @lbus_output_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg1_err_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:67  %lbus_output_reg1_mty_1 = load i4* @lbus_output_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_output_reg1_mty_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:68  %lbus_output_reg2_dat_1 = load i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg2_dat_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:69  %lbus_output_reg2_ena_1 = load i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg2_ena_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:70  %lbus_output_reg2_sop_1 = load i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg2_sop_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:71  %lbus_output_reg2_eop_1 = load i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_output_reg2_eop_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:72  %lbus_output_reg2_err_1 = load i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg2_err_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:73  %lbus_output_reg2_mty_1 = load i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_output_reg2_mty_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:74  %lbus_output_reg3_dat_1 = load i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg3_dat_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:75  %lbus_output_reg3_ena_1 = load i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg3_ena_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:76  %lbus_output_reg3_sop_1 = load i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg3_sop_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:77  %lbus_output_reg3_eop_1 = load i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_output_reg3_eop_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:78  %lbus_output_reg3_err_1 = load i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg3_err_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:79  %lbus_output_reg3_mty_1 = load i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_output_reg3_mty_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="544" op_0_bw="544" op_1_bw="4" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="128" op_7_bw="4" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="128" op_13_bw="4" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="128" op_19_bw="4" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="128">
<![CDATA[
codeRepl:80  %lbus_fifo70_part_set = call i544 @_ssdm_op_BitConcatenate.i544.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128(i4 %lbus_output_reg3_mty_1, i1 %lbus_output_reg3_err_1, i1 %lbus_output_reg3_eop_1, i1 %lbus_output_reg3_sop_1, i1 %lbus_output_reg3_ena_1, i128 %lbus_output_reg3_dat_1, i4 %lbus_output_reg2_mty_1, i1 %lbus_output_reg2_err_1, i1 %lbus_output_reg2_eop_1, i1 %lbus_output_reg2_sop_1, i1 %lbus_output_reg2_ena_1, i128 %lbus_output_reg2_dat_1, i4 %lbus_output_reg1_mty_1, i1 %lbus_output_reg1_err_1, i1 %lbus_output_reg1_eop_1, i1 %lbus_output_reg1_sop_1, i1 %lbus_output_reg1_ena_1, i128 %lbus_output_reg1_dat_1, i4 %lbus_output_reg0_mty_1, i1 %lbus_output_reg0_err_1, i1 %lbus_output_reg0_eop_1, i1 %lbus_output_reg0_sop_1, i1 %rhs_V_24, i128 %lbus_output_reg0_dat_1)

]]></Node>
<StgValue><ssdm name="lbus_fifo70_part_set"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="544">
<![CDATA[
codeRepl:81  call void @_ssdm_op_Write.ap_none.i544P(i544* %lbus_fifo, i544 %lbus_fifo70_part_set)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:82  %lbus_endpkt_reg0_dat_1 = load i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg0_dat_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:83  %lbus_endpkt_reg0_ena_1 = load i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg0_ena_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:84  %lbus_endpkt_reg0_sop_1 = load i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg0_sop_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:85  %lbus_endpkt_reg0_eop_1 = load i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg0_eop_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:86  %lbus_endpkt_reg0_err_1 = load i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg0_err_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:87  %lbus_endpkt_reg0_mty_1 = load i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg0_mty_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:88  %lbus_endpkt_reg1_dat_1 = load i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg1_dat_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:89  %lbus_endpkt_reg1_ena_1 = load i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg1_ena_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:90  %lbus_endpkt_reg1_sop_1 = load i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg1_sop_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:91  %lbus_endpkt_reg1_eop_1 = load i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg1_eop_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:92  %lbus_endpkt_reg1_err_1 = load i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg1_err_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:93  %lbus_endpkt_reg1_mty_1 = load i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg1_mty_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:94  %lbus_endpkt_reg2_dat_1 = load i128* @lbus_endpkt_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg2_dat_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:95  %lbus_endpkt_reg2_ena_1 = load i1* @lbus_endpkt_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg2_ena_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:96  %lbus_endpkt_reg2_sop_1 = load i1* @lbus_endpkt_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg2_sop_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:97  %lbus_endpkt_reg2_eop_1 = load i1* @lbus_endpkt_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg2_eop_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:98  %lbus_endpkt_reg2_err_1 = load i1* @lbus_endpkt_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg2_err_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:99  %lbus_endpkt_reg2_mty_1 = load i4* @lbus_endpkt_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg2_mty_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="408" op_0_bw="408" op_1_bw="4" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="128" op_7_bw="4" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="128" op_13_bw="4" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="128">
<![CDATA[
codeRepl:100  %lbus_fifo_pkt_end1 = call i408 @_ssdm_op_BitConcatenate.i408.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128(i4 %lbus_endpkt_reg2_mty_1, i1 %lbus_endpkt_reg2_err_1, i1 %lbus_endpkt_reg2_eop_1, i1 %lbus_endpkt_reg2_sop_1, i1 %lbus_endpkt_reg2_ena_1, i128 %lbus_endpkt_reg2_dat_1, i4 %lbus_endpkt_reg1_mty_1, i1 %lbus_endpkt_reg1_err_1, i1 %lbus_endpkt_reg1_eop_1, i1 %lbus_endpkt_reg1_sop_1, i1 %lbus_endpkt_reg1_ena_1, i128 %lbus_endpkt_reg1_dat_1, i4 %lbus_endpkt_reg0_mty_1, i1 %lbus_endpkt_reg0_err_1, i1 %lbus_endpkt_reg0_eop_1, i1 %lbus_endpkt_reg0_sop_1, i1 %lbus_endpkt_reg0_ena_1, i128 %lbus_endpkt_reg0_dat_1)

]]></Node>
<StgValue><ssdm name="lbus_fifo_pkt_end1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="408" op_2_bw="408">
<![CDATA[
codeRepl:101  call void @_ssdm_op_Write.ap_none.i408P(i408* %lbus_fifo_pkt_end, i408 %lbus_fifo_pkt_end1)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:102  %lhs_V_5 = load i1* @lbus_input_reg0_ena_s, align 16

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:103  %ret_V_5 = or i1 %lhs_V_5, %lhs_V_20

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:104  %lhs_V_15 = load i1* @input_reg_eop_zero_V, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_15"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:105  %lbus_input_reg1_data_1 = load i128* @lbus_input_reg1_data, align 8

]]></Node>
<StgValue><ssdm name="lbus_input_reg1_data_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:106  %lhs_V_7 = load i1* @lbus_input_reg1_ena_s, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:107  %lbus_input_reg1_sop_1 = load i1* @lbus_input_reg1_sop_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg1_sop_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:108  %rhs_V_43 = load i1* @lbus_input_reg1_eop_s, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_43"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:109  %lbus_input_reg1_err_1 = load i1* @lbus_input_reg1_err_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg1_err_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:110  %lbus_input_reg1_mty_1 = load i4* @lbus_input_reg1_mty_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg1_mty_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:111  %lbus_input_reg2_data_1 = load i128* @lbus_input_reg2_data, align 8

]]></Node>
<StgValue><ssdm name="lbus_input_reg2_data_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:112  %lhs_V_8 = load i1* @lbus_input_reg2_ena_s, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:113  %lbus_input_reg2_sop_1 = load i1* @lbus_input_reg2_sop_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg2_sop_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:114  %rhs_V_44 = load i1* @lbus_input_reg2_eop_s, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_44"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:115  %lbus_input_reg2_err_1 = load i1* @lbus_input_reg2_err_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg2_err_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:116  %lbus_input_reg2_mty_1 = load i4* @lbus_input_reg2_mty_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg2_mty_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:117  %lbus_input_reg3_data_1 = load i128* @lbus_input_reg3_data, align 8

]]></Node>
<StgValue><ssdm name="lbus_input_reg3_data_1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:118  %lhs_V_10 = load i1* @lbus_input_reg3_ena_s, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_10"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:119  %lbus_input_reg3_sop_1 = load i1* @lbus_input_reg3_sop_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg3_sop_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:120  %rhs_V_17 = load i1* @lbus_input_reg3_eop_s, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_17"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:121  %lbus_input_reg3_err_1 = load i1* @lbus_input_reg3_err_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg3_err_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:122  %lbus_input_reg3_mty_1 = load i4* @lbus_input_reg3_mty_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg3_mty_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:123  %rhs_V_8 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_1_sop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:124  %rhs_V_9 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_2_sop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:125  %rhs_V_11 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_3_sop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_11"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
codeRepl:126  %lbus_0_data_V_read = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %lbus_0_data_V)

]]></Node>
<StgValue><ssdm name="lbus_0_data_V_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:127  %rhs_V_42 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_0_sop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_42"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:128  %rhs_V_35 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_0_eop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_35"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:129  %lbus_0_mty_V_read = call i4 @_ssdm_op_Read.ap_none.i4P(i4* %lbus_0_mty_V)

]]></Node>
<StgValue><ssdm name="lbus_0_mty_V_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
codeRepl:130  %lbus_1_data_V_read = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %lbus_1_data_V)

]]></Node>
<StgValue><ssdm name="lbus_1_data_V_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:131  %rhs_V_36 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_1_eop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_36"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:132  %lbus_1_mty_V_read = call i4 @_ssdm_op_Read.ap_none.i4P(i4* %lbus_1_mty_V)

]]></Node>
<StgValue><ssdm name="lbus_1_mty_V_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
codeRepl:133  %lbus_2_data_V_read = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %lbus_2_data_V)

]]></Node>
<StgValue><ssdm name="lbus_2_data_V_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:134  %rhs_V_38 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_2_eop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_38"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:135  %lbus_2_mty_V_read = call i4 @_ssdm_op_Read.ap_none.i4P(i4* %lbus_2_mty_V)

]]></Node>
<StgValue><ssdm name="lbus_2_mty_V_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:136  br i1 %ret_V_5, label %0, label %46

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @fifo_write_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %47

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="2" op_0_bw="2">
<![CDATA[
:0  %start_position_reg_V_1 = load i2* @start_position_reg_V, align 1

]]></Node>
<StgValue><ssdm name="start_position_reg_V_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1">
<![CDATA[
:1  %lhs_V_17 = load i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_17"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:2  switch i2 %start_position_reg_V_1, label %._crit_edge1828 [
    i2 0, label %1
    i2 1, label %6
    i2 -2, label %21
    i2 -1, label %36
  ]

]]></Node>
<StgValue><ssdm name="switch_ln84"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_35 = and i1 %lhs_V_10, %rhs_V_17

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_75 = and i1 %lhs_V_5, %lhs_V_20

]]></Node>
<StgValue><ssdm name="ret_V_75"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln191_1 = or i1 %ret_V_35, %ret_V_75

]]></Node>
<StgValue><ssdm name="or_ln191_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_ln191 = or i1 %or_ln191_1, %lhs_V_17

]]></Node>
<StgValue><ssdm name="or_ln191"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %or_ln191, i1* @fifo_write_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:5  store i128 0, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  store i1 false, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 false, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 false, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 false, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:10  store i4 0, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:11  store i128 0, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:12  store i1 false, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 false, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 false, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 false, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:16  store i4 0, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:17  store i128 0, i128* @lbus_endpkt_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:18  store i1 false, i1* @lbus_endpkt_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:19  store i1 false, i1* @lbus_endpkt_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:20  store i1 false, i1* @lbus_endpkt_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:21  store i1 false, i1* @lbus_endpkt_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:22  store i4 0, i4* @lbus_endpkt_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %lhs_V_5, label %37, label %._crit_edge1840

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_input_reg3_data_1, i128* @lbus_output_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %lhs_V_10, i1* @lbus_output_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %lbus_input_reg3_sop_1, i1* @lbus_output_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_17, i1* @lbus_output_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %lbus_input_reg3_err_1, i1* @lbus_output_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_input_reg3_mty_1, i4* @lbus_output_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge1840

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1840:0  %lbus_output_reg0_eop_2 = phi i1 [ %rhs_V_17, %37 ], [ %lbus_output_reg0_eop_1, %36 ]

]]></Node>
<StgValue><ssdm name="lbus_output_reg0_eop_2"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1840:1  %rhs_V_30 = xor i1 %lbus_output_reg0_eop_2, true

]]></Node>
<StgValue><ssdm name="rhs_V_30"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1840:2  %ret_V_30 = and i1 %lhs_V_20, %rhs_V_30

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1840:3  br i1 %ret_V_30, label %38, label %39

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %ret_V_35, label %40, label %._crit_edge1841

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_output_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_output_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_output_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_output_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_output_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_output_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 0, i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 false, i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 false, i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 false, i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 false, i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 0, i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  store i128 0, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 false, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 false, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 false, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  store i1 false, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  store i4 0, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %._crit_edge1841

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1841:0  br label %41

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_0_data_V_read, i128* @lbus_output_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 true, i1* @lbus_output_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_42, i1* @lbus_output_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_35, i1* @lbus_output_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V, i1* @lbus_output_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_0_mty_V_read, i4* @lbus_output_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_1_data_V_read, i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_1, i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %rhs_V_8, i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_36, i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %rhs_V_1, i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_1_mty_V_read, i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  store i128 %lbus_2_data_V_read, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 %lhs_V_3, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 %rhs_V_9, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 %rhs_V_38, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  store i1 %rhs_V_3, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  store i4 %lbus_2_mty_V_read, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %41

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %or_ln1355_1 = or i1 %ret_V_35, %lhs_V_20

]]></Node>
<StgValue><ssdm name="or_ln1355_1"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln1355_1 = xor i1 %or_ln1355_1, true

]]></Node>
<StgValue><ssdm name="xor_ln1355_1"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_36 = and i1 %lhs_V_5, %xor_ln1355_1

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %ret_V_36, label %42, label %43

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %lhs_V_20, label %44, label %._crit_edge1842

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_36" val="0"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_36" val="0"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1842

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1842:0  br label %45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %45

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge1828

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_71 = and i1 %lhs_V_8, %rhs_V_44

]]></Node>
<StgValue><ssdm name="ret_V_71"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_72 = and i1 %lhs_V_10, %rhs_V_17

]]></Node>
<StgValue><ssdm name="ret_V_72"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_73 = or i1 %ret_V_71, %ret_V_72

]]></Node>
<StgValue><ssdm name="ret_V_73"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %ret_V_73, label %22, label %23

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %and_ln1355 = and i1 %rhs_V_11, %lhs_V_20

]]></Node>
<StgValue><ssdm name="and_ln1355"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_29 = and i1 %and_ln1355, %lhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %ret_V_29, label %24, label %25

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_74 = and i1 %lhs_V_5, %lhs_V_20

]]></Node>
<StgValue><ssdm name="ret_V_74"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_34 = or i1 %lhs_V_17, %ret_V_74

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %ret_V_34, label %26, label %._crit_edge1835

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge1835

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_2_data_V_read, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %lhs_V_3, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_9, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_38, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V_3, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_2_mty_V_read, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge1835

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge1835

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge1835:0  %storemerge1807 = phi i1 [ true, %22 ], [ true, %24 ], [ true, %26 ], [ false, %25 ]

]]></Node>
<StgValue><ssdm name="storemerge1807"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:1  store i1 %storemerge1807, i1* @fifo_write_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge1835:2  store i128 0, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:3  store i1 false, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:4  store i1 false, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:5  store i1 false, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:6  store i1 false, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge1835:7  store i4 0, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge1835:8  store i128 0, i128* @lbus_endpkt_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:9  store i1 false, i1* @lbus_endpkt_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:10  store i1 false, i1* @lbus_endpkt_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:11  store i1 false, i1* @lbus_endpkt_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:12  store i1 false, i1* @lbus_endpkt_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge1835:13  store i4 0, i4* @lbus_endpkt_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1835:14  br i1 %lhs_V_5, label %27, label %._crit_edge1836

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_input_reg2_data_1, i128* @lbus_output_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %lhs_V_8, i1* @lbus_output_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %lbus_input_reg2_sop_1, i1* @lbus_output_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_44, i1* @lbus_output_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %lbus_input_reg2_err_1, i1* @lbus_output_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_input_reg2_mty_1, i4* @lbus_output_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_input_reg3_data_1, i128* @lbus_output_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_10, i1* @lbus_output_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %lbus_input_reg3_sop_1, i1* @lbus_output_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_17, i1* @lbus_output_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %lbus_input_reg3_err_1, i1* @lbus_output_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_input_reg3_mty_1, i4* @lbus_output_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge1836

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1836:0  br i1 %lhs_V_20, label %28, label %29

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %or_ln1356 = or i1 %rhs_V_44, %rhs_V_17

]]></Node>
<StgValue><ssdm name="or_ln1356"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln176 = and i1 %lhs_V_5, %or_ln1356

]]></Node>
<StgValue><ssdm name="and_ln176"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln176, label %30, label %._crit_edge1837

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 0, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 false, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 false, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 false, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 false, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 0, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge1837

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1837:0  br label %31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_0_data_V_read, i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 true, i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_42, i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_35, i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V, i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_0_mty_V_read, i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_1_data_V_read, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_1, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %rhs_V_8, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_36, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %rhs_V_1, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_1_mty_V_read, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %31

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %or_ln1355_3 = or i1 %ret_V_73, %lhs_V_20

]]></Node>
<StgValue><ssdm name="or_ln1355_3"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln1355_3 = xor i1 %or_ln1355_3, true

]]></Node>
<StgValue><ssdm name="xor_ln1355_3"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_40 = and i1 %lhs_V_5, %xor_ln1355_3

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %ret_V_40, label %32, label %33

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %lhs_V_20, label %34, label %._crit_edge1839

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
<literal name="ret_V_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
<literal name="ret_V_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1839

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1839:0  br label %35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %35

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge1828

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_62 = and i1 %lhs_V_7, %rhs_V_43

]]></Node>
<StgValue><ssdm name="ret_V_62"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_63 = and i1 %lhs_V_8, %rhs_V_44

]]></Node>
<StgValue><ssdm name="ret_V_63"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_64 = and i1 %lhs_V_10, %rhs_V_17

]]></Node>
<StgValue><ssdm name="ret_V_64"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_ln1356_7 = or i1 %ret_V_63, %ret_V_64

]]></Node>
<StgValue><ssdm name="or_ln1356_7"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %ret_V_65 = or i1 %or_ln1356_7, %ret_V_62

]]></Node>
<StgValue><ssdm name="ret_V_65"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %ret_V_65, label %7, label %8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_66 = and i1 %lhs_V_3, %rhs_V_9

]]></Node>
<StgValue><ssdm name="ret_V_66"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_67 = and i1 %lhs_V_4, %rhs_V_11

]]></Node>
<StgValue><ssdm name="ret_V_67"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_68 = or i1 %ret_V_66, %ret_V_67

]]></Node>
<StgValue><ssdm name="ret_V_68"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %ret_V_28 = and i1 %lhs_V_20, %ret_V_68

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %ret_V_28, label %9, label %10

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_69 = and i1 %lhs_V_5, %lhs_V_20

]]></Node>
<StgValue><ssdm name="ret_V_69"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_32 = or i1 %lhs_V_17, %ret_V_69

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %ret_V_32, label %11, label %._crit_edge1831

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 0, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 false, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 false, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 false, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 false, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 0, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge1831

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_1_data_V_read, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %lhs_V_1, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_8, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_36, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V_1, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_1_mty_V_read, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_2_data_V_read, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_3, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %rhs_V_9, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_38, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %rhs_V_3, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_2_mty_V_read, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge1831

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 0, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 false, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 false, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 false, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 false, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 0, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge1831

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge1831:0  %storemerge1810 = phi i1 [ true, %7 ], [ true, %9 ], [ true, %11 ], [ false, %10 ]

]]></Node>
<StgValue><ssdm name="storemerge1810"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1831:1  store i1 %storemerge1810, i1* @fifo_write_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge1831:2  store i128 0, i128* @lbus_endpkt_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1831:3  store i1 false, i1* @lbus_endpkt_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1831:4  store i1 false, i1* @lbus_endpkt_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1831:5  store i1 false, i1* @lbus_endpkt_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1831:6  store i1 false, i1* @lbus_endpkt_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge1831:7  store i4 0, i4* @lbus_endpkt_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1831:8  br i1 %lhs_V_5, label %12, label %._crit_edge1832

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_input_reg1_data_1, i128* @lbus_output_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %lhs_V_7, i1* @lbus_output_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %lbus_input_reg1_sop_1, i1* @lbus_output_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_43, i1* @lbus_output_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %lbus_input_reg1_err_1, i1* @lbus_output_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_input_reg1_mty_1, i4* @lbus_output_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_input_reg2_data_1, i128* @lbus_output_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_8, i1* @lbus_output_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %lbus_input_reg2_sop_1, i1* @lbus_output_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_44, i1* @lbus_output_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %lbus_input_reg2_err_1, i1* @lbus_output_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_input_reg2_mty_1, i4* @lbus_output_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  store i128 %lbus_input_reg3_data_1, i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 %lhs_V_10, i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 %lbus_input_reg3_sop_1, i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 %rhs_V_17, i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  store i1 %lbus_input_reg3_err_1, i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  store i4 %lbus_input_reg3_mty_1, i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %._crit_edge1832

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1832:0  br i1 %lhs_V_20, label %13, label %14

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %or_ln1356_15 = or i1 %rhs_V_44, %rhs_V_17

]]></Node>
<StgValue><ssdm name="or_ln1356_15"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_70 = or i1 %or_ln1356_15, %rhs_V_43

]]></Node>
<StgValue><ssdm name="ret_V_70"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_38 = and i1 %lhs_V_5, %ret_V_70

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %ret_V_38, label %15, label %._crit_edge1833

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge1833

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1833:0  br label %16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_0_data_V_read, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 true, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_42, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_35, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_0_mty_V_read, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %16

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %or_ln1355_2 = or i1 %ret_V_65, %lhs_V_20

]]></Node>
<StgValue><ssdm name="or_ln1355_2"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln1355_2 = xor i1 %or_ln1355_2, true

]]></Node>
<StgValue><ssdm name="xor_ln1355_2"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_39 = and i1 %lhs_V_5, %xor_ln1355_2

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %ret_V_39, label %17, label %18

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %lhs_V_20, label %19, label %._crit_edge1834

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
<literal name="ret_V_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
<literal name="ret_V_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1834

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1834:0  br label %20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge1828

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_54 = and i1 %lhs_V_1, %rhs_V_8

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_55 = and i1 %lhs_V_3, %rhs_V_9

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_56 = and i1 %lhs_V_4, %rhs_V_11

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_ln1356_5 = or i1 %ret_V_55, %ret_V_56

]]></Node>
<StgValue><ssdm name="or_ln1356_5"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %ret_V_57 = or i1 %or_ln1356_5, %ret_V_54

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %ret_V_10 = and i1 %lhs_V_20, %ret_V_57

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %ret_V_10, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %rhs_V_23 = xor i1 %lhs_V_15, true

]]></Node>
<StgValue><ssdm name="rhs_V_23"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_58 = and i1 %lhs_V_5, %rhs_V_23

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1">
<![CDATA[
:2  %outputreg_eop_V_load = load i1* @outputreg_eop_V, align 1

]]></Node>
<StgValue><ssdm name="outputreg_eop_V_load"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_ln1355 = or i1 %lhs_V_5, %outputreg_eop_V_load

]]></Node>
<StgValue><ssdm name="or_ln1355"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %xor_ln1355 = xor i1 %or_ln1355, true

]]></Node>
<StgValue><ssdm name="xor_ln1355"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %ret_V_59 = and i1 %rhs_V_24, %xor_ln1355

]]></Node>
<StgValue><ssdm name="ret_V_59"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %ret_V_60 = or i1 %ret_V_58, %ret_V_59

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %ret_V_61 = and i1 %lhs_V_20, %ret_V_60

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %ret_V_24 = or i1 %lhs_V_15, %ret_V_61

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %ret_V_24, label %4, label %._crit_edge1829

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 0, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 false, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 false, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 false, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 false, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 0, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  store i128 0, i128* @lbus_endpkt_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 false, i1* @lbus_endpkt_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 false, i1* @lbus_endpkt_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 false, i1* @lbus_endpkt_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  store i1 false, i1* @lbus_endpkt_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  store i4 0, i4* @lbus_endpkt_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %._crit_edge1829

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_0_data_V_read, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 true, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_42, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_35, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_0_mty_V_read, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_1_data_V_read, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_1, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %rhs_V_8, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_36, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %rhs_V_1, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_1_mty_V_read, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  store i128 %lbus_2_data_V_read, i128* @lbus_endpkt_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 %lhs_V_3, i1* @lbus_endpkt_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 %rhs_V_9, i1* @lbus_endpkt_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 %rhs_V_38, i1* @lbus_endpkt_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  store i1 %rhs_V_3, i1* @lbus_endpkt_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  store i4 %lbus_2_mty_V_read, i4* @lbus_endpkt_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %._crit_edge1829

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge1829:0  %storemerge1812 = phi i1 [ true, %2 ], [ true, %4 ], [ false, %3 ]

]]></Node>
<StgValue><ssdm name="storemerge1812"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1829:1  store i1 %storemerge1812, i1* @fifo_write_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1829:2  br i1 %lhs_V_5, label %5, label %._crit_edge1830

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="128" op_0_bw="128">
<![CDATA[
:0  %lbus_input_reg0_data_1 = load i128* @lbus_input_reg0_data, align 16

]]></Node>
<StgValue><ssdm name="lbus_input_reg0_data_1"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:1  store i128 %lbus_input_reg0_data_1, i128* @lbus_output_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 true, i1* @lbus_output_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1">
<![CDATA[
:3  %lbus_input_reg0_sop_1 = load i1* @lbus_input_reg0_sop_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg0_sop_1"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %lbus_input_reg0_sop_1, i1* @lbus_output_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1">
<![CDATA[
:5  %lbus_input_reg0_eop_1 = load i1* @lbus_input_reg0_eop_s, align 2

]]></Node>
<StgValue><ssdm name="lbus_input_reg0_eop_1"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  store i1 %lbus_input_reg0_eop_1, i1* @lbus_output_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1">
<![CDATA[
:7  %lbus_input_reg0_err_1 = load i1* @lbus_input_reg0_err_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg0_err_1"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %lbus_input_reg0_err_1, i1* @lbus_output_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="4" op_0_bw="4">
<![CDATA[
:9  %lbus_input_reg0_mty_1 = load i4* @lbus_input_reg0_mty_s, align 4

]]></Node>
<StgValue><ssdm name="lbus_input_reg0_mty_1"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:10  store i4 %lbus_input_reg0_mty_1, i4* @lbus_output_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:11  store i128 %lbus_input_reg1_data_1, i128* @lbus_output_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:12  store i1 %lhs_V_7, i1* @lbus_output_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 %lbus_input_reg1_sop_1, i1* @lbus_output_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 %rhs_V_43, i1* @lbus_output_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 %lbus_input_reg1_err_1, i1* @lbus_output_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:16  store i4 %lbus_input_reg1_mty_1, i4* @lbus_output_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:17  store i128 %lbus_input_reg2_data_1, i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:18  store i1 %lhs_V_8, i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:19  store i1 %lbus_input_reg2_sop_1, i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:20  store i1 %rhs_V_44, i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:21  store i1 %lbus_input_reg2_err_1, i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:22  store i4 %lbus_input_reg2_mty_1, i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:23  store i128 %lbus_input_reg3_data_1, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:24  store i1 %lhs_V_10, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:25  store i1 %lbus_input_reg3_sop_1, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:26  store i1 %rhs_V_17, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:27  store i1 %lbus_input_reg3_err_1, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:28  store i4 %lbus_input_reg3_mty_1, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:29  store i1 %lhs_V_15, i1* @outputreg_eop_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %._crit_edge1830

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1830:0  br label %._crit_edge1828

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1828:0  br label %47

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_0_data_V_read, i128* @lbus_input_reg0_data, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %lhs_V_20, i1* @lbus_input_reg0_ena_s, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_42, i1* @lbus_input_reg0_sop_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_35, i1* @lbus_input_reg0_eop_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V, i1* @lbus_input_reg0_err_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_0_mty_V_read, i4* @lbus_input_reg0_mty_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_1_data_V_read, i128* @lbus_input_reg1_data, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_1, i1* @lbus_input_reg1_ena_s, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %rhs_V_8, i1* @lbus_input_reg1_sop_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_36, i1* @lbus_input_reg1_eop_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %rhs_V_1, i1* @lbus_input_reg1_err_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_1_mty_V_read, i4* @lbus_input_reg1_mty_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  store i128 %lbus_2_data_V_read, i128* @lbus_input_reg2_data, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 %lhs_V_3, i1* @lbus_input_reg2_ena_s, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 %rhs_V_9, i1* @lbus_input_reg2_sop_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 %rhs_V_38, i1* @lbus_input_reg2_eop_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  store i1 %rhs_V_3, i1* @lbus_input_reg2_err_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  store i4 %lbus_2_mty_V_read, i4* @lbus_input_reg2_mty_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:18  %lbus_3_data_V_read = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %lbus_3_data_V)

]]></Node>
<StgValue><ssdm name="lbus_3_data_V_read"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:19  store i128 %lbus_3_data_V_read, i128* @lbus_input_reg3_data, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:20  store i1 %lhs_V_4, i1* @lbus_input_reg3_ena_s, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:21  store i1 %rhs_V_11, i1* @lbus_input_reg3_sop_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %rhs_V_40 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_3_eop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_40"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:23  store i1 %rhs_V_40, i1* @lbus_input_reg3_eop_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:24  store i1 %rhs_V_5, i1* @lbus_input_reg3_err_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25  %lbus_3_mty_V_read = call i4 @_ssdm_op_Read.ap_none.i4P(i4* %lbus_3_mty_V)

]]></Node>
<StgValue><ssdm name="lbus_3_mty_V_read"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:26  store i4 %lbus_3_mty_V_read, i4* @lbus_input_reg3_mty_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %ret_V_76 = and i1 %lhs_V_20, %rhs_V_35

]]></Node>
<StgValue><ssdm name="ret_V_76"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %ret_V_77 = and i1 %lhs_V_1, %rhs_V_36

]]></Node>
<StgValue><ssdm name="ret_V_77"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %ret_V_78 = and i1 %lhs_V_3, %rhs_V_38

]]></Node>
<StgValue><ssdm name="ret_V_78"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %ret_V_79 = and i1 %lhs_V_4, %rhs_V_40

]]></Node>
<StgValue><ssdm name="ret_V_79"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %or_ln1356_17 = or i1 %ret_V_76, %ret_V_77

]]></Node>
<StgValue><ssdm name="or_ln1356_17"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:32  %or_ln1356_18 = or i1 %ret_V_78, %ret_V_79

]]></Node>
<StgValue><ssdm name="or_ln1356_18"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %ret_V_45 = or i1 %or_ln1356_18, %or_ln1356_17

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:34  store i1 %ret_V_45, i1* @input_reg_eop_zero_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %ret_V_46 = and i1 %lhs_V_20, %rhs_V_42

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:36  br i1 %ret_V_46, label %48, label %49

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_47 = and i1 %lhs_V_1, %rhs_V_8

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %ret_V_47, label %50, label %51

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_48 = and i1 %lhs_V_3, %rhs_V_9

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %ret_V_48, label %52, label %53

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_49 = and i1 %lhs_V_4, %rhs_V_11

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %ret_V_49, label %54, label %._crit_edge1843

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="0"/>
<literal name="ret_V_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 -1, i2* @start_position_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="0"/>
<literal name="ret_V_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1843

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1843:0  br label %55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 -2, i2* @start_position_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %55

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 1, i2* @start_position_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %56

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 0, i2* @start_position_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %57

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln247"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="589" name="lbus_0_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_0_data_V"/></StgValue>
</port>
<port id="590" name="lbus_1_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_1_data_V"/></StgValue>
</port>
<port id="591" name="lbus_2_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_2_data_V"/></StgValue>
</port>
<port id="592" name="lbus_3_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_3_data_V"/></StgValue>
</port>
<port id="593" name="lbus_0_ena_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_0_ena_V"/></StgValue>
</port>
<port id="594" name="lbus_1_ena_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_1_ena_V"/></StgValue>
</port>
<port id="595" name="lbus_2_ena_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_2_ena_V"/></StgValue>
</port>
<port id="596" name="lbus_3_ena_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_3_ena_V"/></StgValue>
</port>
<port id="597" name="lbus_0_sop_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_0_sop_V"/></StgValue>
</port>
<port id="598" name="lbus_1_sop_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_1_sop_V"/></StgValue>
</port>
<port id="599" name="lbus_2_sop_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_2_sop_V"/></StgValue>
</port>
<port id="600" name="lbus_3_sop_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_3_sop_V"/></StgValue>
</port>
<port id="601" name="lbus_0_eop_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_0_eop_V"/></StgValue>
</port>
<port id="602" name="lbus_1_eop_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_1_eop_V"/></StgValue>
</port>
<port id="603" name="lbus_2_eop_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_2_eop_V"/></StgValue>
</port>
<port id="604" name="lbus_3_eop_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_3_eop_V"/></StgValue>
</port>
<port id="605" name="lbus_0_err_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_0_err_V"/></StgValue>
</port>
<port id="606" name="lbus_1_err_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_1_err_V"/></StgValue>
</port>
<port id="607" name="lbus_2_err_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_2_err_V"/></StgValue>
</port>
<port id="608" name="lbus_3_err_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_3_err_V"/></StgValue>
</port>
<port id="609" name="lbus_0_mty_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_0_mty_V"/></StgValue>
</port>
<port id="610" name="lbus_1_mty_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_1_mty_V"/></StgValue>
</port>
<port id="611" name="lbus_2_mty_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_2_mty_V"/></StgValue>
</port>
<port id="612" name="lbus_3_mty_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_3_mty_V"/></StgValue>
</port>
<port id="613" name="lbus_fifo" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_fifo"/></StgValue>
</port>
<port id="614" name="lbus_fifo_we_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_fifo_we_V"/></StgValue>
</port>
<port id="615" name="lbus_fifo_pkt_end" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_fifo_pkt_end"/></StgValue>
</port>
<port id="616" name="lbus_fifo_pkt_end_we_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_fifo_pkt_end_we_V"/></StgValue>
</port>
<port id="617" name="error_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="error_V"/></StgValue>
</port>
<port id="618" name="fifo_write_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="fifo_write_V"/></StgValue>
</port>
<port id="619" name="lbus_output_reg0_dat" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg0_dat"/></StgValue>
</port>
<port id="620" name="lbus_output_reg0_ena" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg0_ena"/></StgValue>
</port>
<port id="621" name="lbus_output_reg0_sop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg0_sop"/></StgValue>
</port>
<port id="622" name="lbus_output_reg0_eop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg0_eop"/></StgValue>
</port>
<port id="623" name="lbus_output_reg0_err" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg0_err"/></StgValue>
</port>
<port id="624" name="lbus_output_reg0_mty" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg0_mty"/></StgValue>
</port>
<port id="625" name="lbus_output_reg1_dat" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg1_dat"/></StgValue>
</port>
<port id="626" name="lbus_output_reg1_ena" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg1_ena"/></StgValue>
</port>
<port id="627" name="lbus_output_reg1_sop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg1_sop"/></StgValue>
</port>
<port id="628" name="lbus_output_reg1_eop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg1_eop"/></StgValue>
</port>
<port id="629" name="lbus_output_reg1_err" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg1_err"/></StgValue>
</port>
<port id="630" name="lbus_output_reg1_mty" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg1_mty"/></StgValue>
</port>
<port id="631" name="lbus_output_reg2_dat" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg2_dat"/></StgValue>
</port>
<port id="632" name="lbus_output_reg2_ena" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg2_ena"/></StgValue>
</port>
<port id="633" name="lbus_output_reg2_sop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg2_sop"/></StgValue>
</port>
<port id="634" name="lbus_output_reg2_eop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg2_eop"/></StgValue>
</port>
<port id="635" name="lbus_output_reg2_err" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg2_err"/></StgValue>
</port>
<port id="636" name="lbus_output_reg2_mty" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg2_mty"/></StgValue>
</port>
<port id="637" name="lbus_output_reg3_dat" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg3_dat"/></StgValue>
</port>
<port id="638" name="lbus_output_reg3_ena" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg3_ena"/></StgValue>
</port>
<port id="639" name="lbus_output_reg3_sop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg3_sop"/></StgValue>
</port>
<port id="640" name="lbus_output_reg3_eop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg3_eop"/></StgValue>
</port>
<port id="641" name="lbus_output_reg3_err" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg3_err"/></StgValue>
</port>
<port id="642" name="lbus_output_reg3_mty" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_output_reg3_mty"/></StgValue>
</port>
<port id="643" name="lbus_endpkt_reg0_dat" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg0_dat"/></StgValue>
</port>
<port id="644" name="lbus_endpkt_reg0_ena" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg0_ena"/></StgValue>
</port>
<port id="645" name="lbus_endpkt_reg0_sop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg0_sop"/></StgValue>
</port>
<port id="646" name="lbus_endpkt_reg0_eop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg0_eop"/></StgValue>
</port>
<port id="647" name="lbus_endpkt_reg0_err" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg0_err"/></StgValue>
</port>
<port id="648" name="lbus_endpkt_reg0_mty" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg0_mty"/></StgValue>
</port>
<port id="649" name="lbus_endpkt_reg1_dat" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg1_dat"/></StgValue>
</port>
<port id="650" name="lbus_endpkt_reg1_ena" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg1_ena"/></StgValue>
</port>
<port id="651" name="lbus_endpkt_reg1_sop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg1_sop"/></StgValue>
</port>
<port id="652" name="lbus_endpkt_reg1_eop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg1_eop"/></StgValue>
</port>
<port id="653" name="lbus_endpkt_reg1_err" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg1_err"/></StgValue>
</port>
<port id="654" name="lbus_endpkt_reg1_mty" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg1_mty"/></StgValue>
</port>
<port id="655" name="lbus_endpkt_reg2_dat" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg2_dat"/></StgValue>
</port>
<port id="656" name="lbus_endpkt_reg2_ena" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg2_ena"/></StgValue>
</port>
<port id="657" name="lbus_endpkt_reg2_sop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg2_sop"/></StgValue>
</port>
<port id="658" name="lbus_endpkt_reg2_eop" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg2_eop"/></StgValue>
</port>
<port id="659" name="lbus_endpkt_reg2_err" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg2_err"/></StgValue>
</port>
<port id="660" name="lbus_endpkt_reg2_mty" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_endpkt_reg2_mty"/></StgValue>
</port>
<port id="661" name="lbus_input_reg0_ena_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg0_ena_s"/></StgValue>
</port>
<port id="662" name="input_reg_eop_zero_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_reg_eop_zero_V"/></StgValue>
</port>
<port id="663" name="lbus_input_reg1_data" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg1_data"/></StgValue>
</port>
<port id="664" name="lbus_input_reg1_ena_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg1_ena_s"/></StgValue>
</port>
<port id="665" name="lbus_input_reg1_sop_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg1_sop_s"/></StgValue>
</port>
<port id="666" name="lbus_input_reg1_eop_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg1_eop_s"/></StgValue>
</port>
<port id="667" name="lbus_input_reg1_err_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg1_err_s"/></StgValue>
</port>
<port id="668" name="lbus_input_reg1_mty_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg1_mty_s"/></StgValue>
</port>
<port id="669" name="lbus_input_reg2_data" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg2_data"/></StgValue>
</port>
<port id="670" name="lbus_input_reg2_ena_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg2_ena_s"/></StgValue>
</port>
<port id="671" name="lbus_input_reg2_sop_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg2_sop_s"/></StgValue>
</port>
<port id="672" name="lbus_input_reg2_eop_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg2_eop_s"/></StgValue>
</port>
<port id="673" name="lbus_input_reg2_err_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg2_err_s"/></StgValue>
</port>
<port id="674" name="lbus_input_reg2_mty_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg2_mty_s"/></StgValue>
</port>
<port id="675" name="lbus_input_reg3_data" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg3_data"/></StgValue>
</port>
<port id="676" name="lbus_input_reg3_ena_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg3_ena_s"/></StgValue>
</port>
<port id="677" name="lbus_input_reg3_sop_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg3_sop_s"/></StgValue>
</port>
<port id="678" name="lbus_input_reg3_eop_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg3_eop_s"/></StgValue>
</port>
<port id="679" name="lbus_input_reg3_err_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg3_err_s"/></StgValue>
</port>
<port id="680" name="lbus_input_reg3_mty_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg3_mty_s"/></StgValue>
</port>
<port id="681" name="start_position_reg_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="start_position_reg_V"/></StgValue>
</port>
<port id="682" name="outputreg_partial_lo" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="outputreg_partial_lo"/></StgValue>
</port>
<port id="683" name="outputreg_eop_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="outputreg_eop_V"/></StgValue>
</port>
<port id="684" name="lbus_input_reg0_data" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg0_data"/></StgValue>
</port>
<port id="685" name="lbus_input_reg0_sop_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg0_sop_s"/></StgValue>
</port>
<port id="686" name="lbus_input_reg0_eop_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg0_eop_s"/></StgValue>
</port>
<port id="687" name="lbus_input_reg0_err_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg0_err_s"/></StgValue>
</port>
<port id="688" name="lbus_input_reg0_mty_s" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="lbus_input_reg0_mty_s"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="690" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="2">
</dataflow>
<dataflow id="691" from="lbus_3_mty_V" to="specbitsmap_ln0" fromId="612" toId="2">
</dataflow>
<dataflow id="692" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="3">
</dataflow>
<dataflow id="693" from="lbus_2_mty_V" to="specbitsmap_ln0" fromId="611" toId="3">
</dataflow>
<dataflow id="694" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="4">
</dataflow>
<dataflow id="695" from="lbus_1_mty_V" to="specbitsmap_ln0" fromId="610" toId="4">
</dataflow>
<dataflow id="696" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="5">
</dataflow>
<dataflow id="697" from="lbus_0_mty_V" to="specbitsmap_ln0" fromId="609" toId="5">
</dataflow>
<dataflow id="698" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="6">
</dataflow>
<dataflow id="699" from="lbus_3_err_V" to="specbitsmap_ln0" fromId="608" toId="6">
</dataflow>
<dataflow id="700" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="7">
</dataflow>
<dataflow id="701" from="lbus_2_err_V" to="specbitsmap_ln0" fromId="607" toId="7">
</dataflow>
<dataflow id="702" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="8">
</dataflow>
<dataflow id="703" from="lbus_1_err_V" to="specbitsmap_ln0" fromId="606" toId="8">
</dataflow>
<dataflow id="704" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="9">
</dataflow>
<dataflow id="705" from="lbus_0_err_V" to="specbitsmap_ln0" fromId="605" toId="9">
</dataflow>
<dataflow id="706" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="10">
</dataflow>
<dataflow id="707" from="lbus_3_eop_V" to="specbitsmap_ln0" fromId="604" toId="10">
</dataflow>
<dataflow id="708" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="11">
</dataflow>
<dataflow id="709" from="lbus_2_eop_V" to="specbitsmap_ln0" fromId="603" toId="11">
</dataflow>
<dataflow id="710" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="12">
</dataflow>
<dataflow id="711" from="lbus_1_eop_V" to="specbitsmap_ln0" fromId="602" toId="12">
</dataflow>
<dataflow id="712" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="13">
</dataflow>
<dataflow id="713" from="lbus_0_eop_V" to="specbitsmap_ln0" fromId="601" toId="13">
</dataflow>
<dataflow id="714" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="14">
</dataflow>
<dataflow id="715" from="lbus_3_sop_V" to="specbitsmap_ln0" fromId="600" toId="14">
</dataflow>
<dataflow id="716" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="15">
</dataflow>
<dataflow id="717" from="lbus_2_sop_V" to="specbitsmap_ln0" fromId="599" toId="15">
</dataflow>
<dataflow id="718" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="16">
</dataflow>
<dataflow id="719" from="lbus_1_sop_V" to="specbitsmap_ln0" fromId="598" toId="16">
</dataflow>
<dataflow id="720" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="17">
</dataflow>
<dataflow id="721" from="lbus_0_sop_V" to="specbitsmap_ln0" fromId="597" toId="17">
</dataflow>
<dataflow id="722" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="18">
</dataflow>
<dataflow id="723" from="lbus_3_ena_V" to="specbitsmap_ln0" fromId="596" toId="18">
</dataflow>
<dataflow id="724" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="19">
</dataflow>
<dataflow id="725" from="lbus_2_ena_V" to="specbitsmap_ln0" fromId="595" toId="19">
</dataflow>
<dataflow id="726" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="20">
</dataflow>
<dataflow id="727" from="lbus_1_ena_V" to="specbitsmap_ln0" fromId="594" toId="20">
</dataflow>
<dataflow id="728" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="21">
</dataflow>
<dataflow id="729" from="lbus_0_ena_V" to="specbitsmap_ln0" fromId="593" toId="21">
</dataflow>
<dataflow id="730" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="22">
</dataflow>
<dataflow id="731" from="lbus_3_data_V" to="specbitsmap_ln0" fromId="592" toId="22">
</dataflow>
<dataflow id="732" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="23">
</dataflow>
<dataflow id="733" from="lbus_2_data_V" to="specbitsmap_ln0" fromId="591" toId="23">
</dataflow>
<dataflow id="734" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="24">
</dataflow>
<dataflow id="735" from="lbus_1_data_V" to="specbitsmap_ln0" fromId="590" toId="24">
</dataflow>
<dataflow id="736" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="25">
</dataflow>
<dataflow id="737" from="lbus_0_data_V" to="specbitsmap_ln0" fromId="589" toId="25">
</dataflow>
<dataflow id="738" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="26">
</dataflow>
<dataflow id="739" from="lbus_fifo_pkt_end" to="specbitsmap_ln0" fromId="615" toId="26">
</dataflow>
<dataflow id="740" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="27">
</dataflow>
<dataflow id="741" from="lbus_fifo" to="specbitsmap_ln0" fromId="613" toId="27">
</dataflow>
<dataflow id="742" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="28">
</dataflow>
<dataflow id="743" from="lbus_fifo_we_V" to="specbitsmap_ln0" fromId="614" toId="28">
</dataflow>
<dataflow id="744" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="29">
</dataflow>
<dataflow id="745" from="lbus_fifo_pkt_end_we_V" to="specbitsmap_ln0" fromId="616" toId="29">
</dataflow>
<dataflow id="746" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="689" toId="30">
</dataflow>
<dataflow id="747" from="error_V" to="specbitsmap_ln0" fromId="617" toId="30">
</dataflow>
<dataflow id="749" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="748" toId="31">
</dataflow>
<dataflow id="751" from="lbus_fifo_write_str" to="spectopmodule_ln0" fromId="750" toId="31">
</dataflow>
<dataflow id="753" from="_ssdm_op_SpecInterface" to="specinterface_ln41" fromId="752" toId="32">
</dataflow>
<dataflow id="755" from="StgValue_754" to="specinterface_ln41" fromId="754" toId="32">
</dataflow>
<dataflow id="757" from="p_str" to="specinterface_ln41" fromId="756" toId="32">
</dataflow>
<dataflow id="758" from="StgValue_754" to="specinterface_ln41" fromId="754" toId="32">
</dataflow>
<dataflow id="759" from="StgValue_754" to="specinterface_ln41" fromId="754" toId="32">
</dataflow>
<dataflow id="761" from="p_str1" to="specinterface_ln41" fromId="760" toId="32">
</dataflow>
<dataflow id="762" from="StgValue_754" to="specinterface_ln41" fromId="754" toId="32">
</dataflow>
<dataflow id="763" from="StgValue_754" to="specinterface_ln41" fromId="754" toId="32">
</dataflow>
<dataflow id="764" from="p_str1" to="specinterface_ln41" fromId="760" toId="32">
</dataflow>
<dataflow id="765" from="p_str1" to="specinterface_ln41" fromId="760" toId="32">
</dataflow>
<dataflow id="766" from="p_str1" to="specinterface_ln41" fromId="760" toId="32">
</dataflow>
<dataflow id="767" from="StgValue_754" to="specinterface_ln41" fromId="754" toId="32">
</dataflow>
<dataflow id="768" from="StgValue_754" to="specinterface_ln41" fromId="754" toId="32">
</dataflow>
<dataflow id="769" from="StgValue_754" to="specinterface_ln41" fromId="754" toId="32">
</dataflow>
<dataflow id="770" from="StgValue_754" to="specinterface_ln41" fromId="754" toId="32">
</dataflow>
<dataflow id="771" from="p_str1" to="specinterface_ln41" fromId="760" toId="32">
</dataflow>
<dataflow id="772" from="p_str1" to="specinterface_ln41" fromId="760" toId="32">
</dataflow>
<dataflow id="773" from="_ssdm_op_SpecInterface" to="specinterface_ln42" fromId="752" toId="33">
</dataflow>
<dataflow id="774" from="lbus_0_data_V" to="specinterface_ln42" fromId="589" toId="33">
</dataflow>
<dataflow id="775" from="lbus_1_data_V" to="specinterface_ln42" fromId="590" toId="33">
</dataflow>
<dataflow id="776" from="lbus_2_data_V" to="specinterface_ln42" fromId="591" toId="33">
</dataflow>
<dataflow id="777" from="lbus_3_data_V" to="specinterface_ln42" fromId="592" toId="33">
</dataflow>
<dataflow id="778" from="lbus_0_ena_V" to="specinterface_ln42" fromId="593" toId="33">
</dataflow>
<dataflow id="779" from="lbus_1_ena_V" to="specinterface_ln42" fromId="594" toId="33">
</dataflow>
<dataflow id="780" from="lbus_2_ena_V" to="specinterface_ln42" fromId="595" toId="33">
</dataflow>
<dataflow id="781" from="lbus_3_ena_V" to="specinterface_ln42" fromId="596" toId="33">
</dataflow>
<dataflow id="782" from="lbus_0_sop_V" to="specinterface_ln42" fromId="597" toId="33">
</dataflow>
<dataflow id="783" from="lbus_1_sop_V" to="specinterface_ln42" fromId="598" toId="33">
</dataflow>
<dataflow id="784" from="lbus_2_sop_V" to="specinterface_ln42" fromId="599" toId="33">
</dataflow>
<dataflow id="785" from="lbus_3_sop_V" to="specinterface_ln42" fromId="600" toId="33">
</dataflow>
<dataflow id="786" from="lbus_0_eop_V" to="specinterface_ln42" fromId="601" toId="33">
</dataflow>
<dataflow id="787" from="lbus_1_eop_V" to="specinterface_ln42" fromId="602" toId="33">
</dataflow>
<dataflow id="788" from="lbus_2_eop_V" to="specinterface_ln42" fromId="603" toId="33">
</dataflow>
<dataflow id="789" from="lbus_3_eop_V" to="specinterface_ln42" fromId="604" toId="33">
</dataflow>
<dataflow id="790" from="lbus_0_err_V" to="specinterface_ln42" fromId="605" toId="33">
</dataflow>
<dataflow id="791" from="lbus_1_err_V" to="specinterface_ln42" fromId="606" toId="33">
</dataflow>
<dataflow id="792" from="lbus_2_err_V" to="specinterface_ln42" fromId="607" toId="33">
</dataflow>
<dataflow id="793" from="lbus_3_err_V" to="specinterface_ln42" fromId="608" toId="33">
</dataflow>
<dataflow id="794" from="lbus_0_mty_V" to="specinterface_ln42" fromId="609" toId="33">
</dataflow>
<dataflow id="795" from="lbus_1_mty_V" to="specinterface_ln42" fromId="610" toId="33">
</dataflow>
<dataflow id="796" from="lbus_2_mty_V" to="specinterface_ln42" fromId="611" toId="33">
</dataflow>
<dataflow id="797" from="lbus_3_mty_V" to="specinterface_ln42" fromId="612" toId="33">
</dataflow>
<dataflow id="799" from="p_str2" to="specinterface_ln42" fromId="798" toId="33">
</dataflow>
<dataflow id="800" from="StgValue_754" to="specinterface_ln42" fromId="754" toId="33">
</dataflow>
<dataflow id="801" from="StgValue_754" to="specinterface_ln42" fromId="754" toId="33">
</dataflow>
<dataflow id="802" from="p_str1" to="specinterface_ln42" fromId="760" toId="33">
</dataflow>
<dataflow id="803" from="StgValue_754" to="specinterface_ln42" fromId="754" toId="33">
</dataflow>
<dataflow id="804" from="StgValue_754" to="specinterface_ln42" fromId="754" toId="33">
</dataflow>
<dataflow id="805" from="p_str1" to="specinterface_ln42" fromId="760" toId="33">
</dataflow>
<dataflow id="806" from="p_str1" to="specinterface_ln42" fromId="760" toId="33">
</dataflow>
<dataflow id="807" from="p_str1" to="specinterface_ln42" fromId="760" toId="33">
</dataflow>
<dataflow id="808" from="StgValue_754" to="specinterface_ln42" fromId="754" toId="33">
</dataflow>
<dataflow id="809" from="StgValue_754" to="specinterface_ln42" fromId="754" toId="33">
</dataflow>
<dataflow id="810" from="StgValue_754" to="specinterface_ln42" fromId="754" toId="33">
</dataflow>
<dataflow id="811" from="StgValue_754" to="specinterface_ln42" fromId="754" toId="33">
</dataflow>
<dataflow id="812" from="p_str1" to="specinterface_ln42" fromId="760" toId="33">
</dataflow>
<dataflow id="813" from="p_str1" to="specinterface_ln42" fromId="760" toId="33">
</dataflow>
<dataflow id="814" from="_ssdm_op_SpecInterface" to="specinterface_ln43" fromId="752" toId="34">
</dataflow>
<dataflow id="815" from="lbus_fifo" to="specinterface_ln43" fromId="613" toId="34">
</dataflow>
<dataflow id="816" from="p_str2" to="specinterface_ln43" fromId="798" toId="34">
</dataflow>
<dataflow id="817" from="StgValue_754" to="specinterface_ln43" fromId="754" toId="34">
</dataflow>
<dataflow id="818" from="StgValue_754" to="specinterface_ln43" fromId="754" toId="34">
</dataflow>
<dataflow id="819" from="p_str1" to="specinterface_ln43" fromId="760" toId="34">
</dataflow>
<dataflow id="820" from="StgValue_754" to="specinterface_ln43" fromId="754" toId="34">
</dataflow>
<dataflow id="821" from="StgValue_754" to="specinterface_ln43" fromId="754" toId="34">
</dataflow>
<dataflow id="822" from="p_str1" to="specinterface_ln43" fromId="760" toId="34">
</dataflow>
<dataflow id="823" from="p_str1" to="specinterface_ln43" fromId="760" toId="34">
</dataflow>
<dataflow id="824" from="p_str1" to="specinterface_ln43" fromId="760" toId="34">
</dataflow>
<dataflow id="825" from="StgValue_754" to="specinterface_ln43" fromId="754" toId="34">
</dataflow>
<dataflow id="826" from="StgValue_754" to="specinterface_ln43" fromId="754" toId="34">
</dataflow>
<dataflow id="827" from="StgValue_754" to="specinterface_ln43" fromId="754" toId="34">
</dataflow>
<dataflow id="828" from="StgValue_754" to="specinterface_ln43" fromId="754" toId="34">
</dataflow>
<dataflow id="829" from="p_str1" to="specinterface_ln43" fromId="760" toId="34">
</dataflow>
<dataflow id="830" from="p_str1" to="specinterface_ln43" fromId="760" toId="34">
</dataflow>
<dataflow id="831" from="_ssdm_op_SpecInterface" to="specinterface_ln44" fromId="752" toId="35">
</dataflow>
<dataflow id="832" from="lbus_fifo_we_V" to="specinterface_ln44" fromId="614" toId="35">
</dataflow>
<dataflow id="833" from="p_str2" to="specinterface_ln44" fromId="798" toId="35">
</dataflow>
<dataflow id="834" from="StgValue_754" to="specinterface_ln44" fromId="754" toId="35">
</dataflow>
<dataflow id="835" from="StgValue_754" to="specinterface_ln44" fromId="754" toId="35">
</dataflow>
<dataflow id="836" from="p_str1" to="specinterface_ln44" fromId="760" toId="35">
</dataflow>
<dataflow id="837" from="StgValue_754" to="specinterface_ln44" fromId="754" toId="35">
</dataflow>
<dataflow id="838" from="StgValue_754" to="specinterface_ln44" fromId="754" toId="35">
</dataflow>
<dataflow id="839" from="p_str1" to="specinterface_ln44" fromId="760" toId="35">
</dataflow>
<dataflow id="840" from="p_str1" to="specinterface_ln44" fromId="760" toId="35">
</dataflow>
<dataflow id="841" from="p_str1" to="specinterface_ln44" fromId="760" toId="35">
</dataflow>
<dataflow id="842" from="StgValue_754" to="specinterface_ln44" fromId="754" toId="35">
</dataflow>
<dataflow id="843" from="StgValue_754" to="specinterface_ln44" fromId="754" toId="35">
</dataflow>
<dataflow id="844" from="StgValue_754" to="specinterface_ln44" fromId="754" toId="35">
</dataflow>
<dataflow id="845" from="StgValue_754" to="specinterface_ln44" fromId="754" toId="35">
</dataflow>
<dataflow id="846" from="p_str1" to="specinterface_ln44" fromId="760" toId="35">
</dataflow>
<dataflow id="847" from="p_str1" to="specinterface_ln44" fromId="760" toId="35">
</dataflow>
<dataflow id="848" from="_ssdm_op_SpecInterface" to="specinterface_ln45" fromId="752" toId="36">
</dataflow>
<dataflow id="849" from="lbus_fifo_pkt_end" to="specinterface_ln45" fromId="615" toId="36">
</dataflow>
<dataflow id="850" from="p_str2" to="specinterface_ln45" fromId="798" toId="36">
</dataflow>
<dataflow id="851" from="StgValue_754" to="specinterface_ln45" fromId="754" toId="36">
</dataflow>
<dataflow id="852" from="StgValue_754" to="specinterface_ln45" fromId="754" toId="36">
</dataflow>
<dataflow id="853" from="p_str1" to="specinterface_ln45" fromId="760" toId="36">
</dataflow>
<dataflow id="854" from="StgValue_754" to="specinterface_ln45" fromId="754" toId="36">
</dataflow>
<dataflow id="855" from="StgValue_754" to="specinterface_ln45" fromId="754" toId="36">
</dataflow>
<dataflow id="856" from="p_str1" to="specinterface_ln45" fromId="760" toId="36">
</dataflow>
<dataflow id="857" from="p_str1" to="specinterface_ln45" fromId="760" toId="36">
</dataflow>
<dataflow id="858" from="p_str1" to="specinterface_ln45" fromId="760" toId="36">
</dataflow>
<dataflow id="859" from="StgValue_754" to="specinterface_ln45" fromId="754" toId="36">
</dataflow>
<dataflow id="860" from="StgValue_754" to="specinterface_ln45" fromId="754" toId="36">
</dataflow>
<dataflow id="861" from="StgValue_754" to="specinterface_ln45" fromId="754" toId="36">
</dataflow>
<dataflow id="862" from="StgValue_754" to="specinterface_ln45" fromId="754" toId="36">
</dataflow>
<dataflow id="863" from="p_str1" to="specinterface_ln45" fromId="760" toId="36">
</dataflow>
<dataflow id="864" from="p_str1" to="specinterface_ln45" fromId="760" toId="36">
</dataflow>
<dataflow id="865" from="_ssdm_op_SpecInterface" to="specinterface_ln46" fromId="752" toId="37">
</dataflow>
<dataflow id="866" from="lbus_fifo_pkt_end_we_V" to="specinterface_ln46" fromId="616" toId="37">
</dataflow>
<dataflow id="867" from="p_str2" to="specinterface_ln46" fromId="798" toId="37">
</dataflow>
<dataflow id="868" from="StgValue_754" to="specinterface_ln46" fromId="754" toId="37">
</dataflow>
<dataflow id="869" from="StgValue_754" to="specinterface_ln46" fromId="754" toId="37">
</dataflow>
<dataflow id="870" from="p_str1" to="specinterface_ln46" fromId="760" toId="37">
</dataflow>
<dataflow id="871" from="StgValue_754" to="specinterface_ln46" fromId="754" toId="37">
</dataflow>
<dataflow id="872" from="StgValue_754" to="specinterface_ln46" fromId="754" toId="37">
</dataflow>
<dataflow id="873" from="p_str1" to="specinterface_ln46" fromId="760" toId="37">
</dataflow>
<dataflow id="874" from="p_str1" to="specinterface_ln46" fromId="760" toId="37">
</dataflow>
<dataflow id="875" from="p_str1" to="specinterface_ln46" fromId="760" toId="37">
</dataflow>
<dataflow id="876" from="StgValue_754" to="specinterface_ln46" fromId="754" toId="37">
</dataflow>
<dataflow id="877" from="StgValue_754" to="specinterface_ln46" fromId="754" toId="37">
</dataflow>
<dataflow id="878" from="StgValue_754" to="specinterface_ln46" fromId="754" toId="37">
</dataflow>
<dataflow id="879" from="StgValue_754" to="specinterface_ln46" fromId="754" toId="37">
</dataflow>
<dataflow id="880" from="p_str1" to="specinterface_ln46" fromId="760" toId="37">
</dataflow>
<dataflow id="881" from="p_str1" to="specinterface_ln46" fromId="760" toId="37">
</dataflow>
<dataflow id="882" from="_ssdm_op_SpecInterface" to="specinterface_ln47" fromId="752" toId="38">
</dataflow>
<dataflow id="883" from="error_V" to="specinterface_ln47" fromId="617" toId="38">
</dataflow>
<dataflow id="884" from="p_str2" to="specinterface_ln47" fromId="798" toId="38">
</dataflow>
<dataflow id="885" from="StgValue_754" to="specinterface_ln47" fromId="754" toId="38">
</dataflow>
<dataflow id="886" from="StgValue_754" to="specinterface_ln47" fromId="754" toId="38">
</dataflow>
<dataflow id="887" from="p_str1" to="specinterface_ln47" fromId="760" toId="38">
</dataflow>
<dataflow id="888" from="StgValue_754" to="specinterface_ln47" fromId="754" toId="38">
</dataflow>
<dataflow id="889" from="StgValue_754" to="specinterface_ln47" fromId="754" toId="38">
</dataflow>
<dataflow id="890" from="p_str1" to="specinterface_ln47" fromId="760" toId="38">
</dataflow>
<dataflow id="891" from="p_str1" to="specinterface_ln47" fromId="760" toId="38">
</dataflow>
<dataflow id="892" from="p_str1" to="specinterface_ln47" fromId="760" toId="38">
</dataflow>
<dataflow id="893" from="StgValue_754" to="specinterface_ln47" fromId="754" toId="38">
</dataflow>
<dataflow id="894" from="StgValue_754" to="specinterface_ln47" fromId="754" toId="38">
</dataflow>
<dataflow id="895" from="StgValue_754" to="specinterface_ln47" fromId="754" toId="38">
</dataflow>
<dataflow id="896" from="StgValue_754" to="specinterface_ln47" fromId="754" toId="38">
</dataflow>
<dataflow id="897" from="p_str1" to="specinterface_ln47" fromId="760" toId="38">
</dataflow>
<dataflow id="898" from="p_str1" to="specinterface_ln47" fromId="760" toId="38">
</dataflow>
<dataflow id="900" from="_ssdm_op_Read.ap_none.i1P" to="lhs_V_20" fromId="899" toId="39">
</dataflow>
<dataflow id="901" from="lbus_0_ena_V" to="lhs_V_20" fromId="593" toId="39">
</dataflow>
<dataflow id="902" from="_ssdm_op_Read.ap_none.i1P" to="rhs_V" fromId="899" toId="40">
</dataflow>
<dataflow id="903" from="lbus_0_err_V" to="rhs_V" fromId="605" toId="40">
</dataflow>
<dataflow id="904" from="lhs_V_20" to="ret_V_50" fromId="39" toId="41">
</dataflow>
<dataflow id="905" from="rhs_V" to="ret_V_50" fromId="40" toId="41">
</dataflow>
<dataflow id="906" from="_ssdm_op_Read.ap_none.i1P" to="lhs_V_1" fromId="899" toId="42">
</dataflow>
<dataflow id="907" from="lbus_1_ena_V" to="lhs_V_1" fromId="594" toId="42">
</dataflow>
<dataflow id="908" from="_ssdm_op_Read.ap_none.i1P" to="rhs_V_1" fromId="899" toId="43">
</dataflow>
<dataflow id="909" from="lbus_1_err_V" to="rhs_V_1" fromId="606" toId="43">
</dataflow>
<dataflow id="910" from="lhs_V_1" to="ret_V_51" fromId="42" toId="44">
</dataflow>
<dataflow id="911" from="rhs_V_1" to="ret_V_51" fromId="43" toId="44">
</dataflow>
<dataflow id="912" from="_ssdm_op_Read.ap_none.i1P" to="lhs_V_3" fromId="899" toId="45">
</dataflow>
<dataflow id="913" from="lbus_2_ena_V" to="lhs_V_3" fromId="595" toId="45">
</dataflow>
<dataflow id="914" from="_ssdm_op_Read.ap_none.i1P" to="rhs_V_3" fromId="899" toId="46">
</dataflow>
<dataflow id="915" from="lbus_2_err_V" to="rhs_V_3" fromId="607" toId="46">
</dataflow>
<dataflow id="916" from="lhs_V_3" to="ret_V_52" fromId="45" toId="47">
</dataflow>
<dataflow id="917" from="rhs_V_3" to="ret_V_52" fromId="46" toId="47">
</dataflow>
<dataflow id="918" from="_ssdm_op_Read.ap_none.i1P" to="lhs_V_4" fromId="899" toId="48">
</dataflow>
<dataflow id="919" from="lbus_3_ena_V" to="lhs_V_4" fromId="596" toId="48">
</dataflow>
<dataflow id="920" from="_ssdm_op_Read.ap_none.i1P" to="rhs_V_5" fromId="899" toId="49">
</dataflow>
<dataflow id="921" from="lbus_3_err_V" to="rhs_V_5" fromId="608" toId="49">
</dataflow>
<dataflow id="922" from="lhs_V_4" to="ret_V_53" fromId="48" toId="50">
</dataflow>
<dataflow id="923" from="rhs_V_5" to="ret_V_53" fromId="49" toId="50">
</dataflow>
<dataflow id="924" from="ret_V_50" to="or_ln1356_1" fromId="41" toId="51">
</dataflow>
<dataflow id="925" from="ret_V_51" to="or_ln1356_1" fromId="44" toId="51">
</dataflow>
<dataflow id="926" from="ret_V_52" to="or_ln1356_2" fromId="47" toId="52">
</dataflow>
<dataflow id="927" from="ret_V_53" to="or_ln1356_2" fromId="50" toId="52">
</dataflow>
<dataflow id="928" from="or_ln1356_2" to="ret_V" fromId="52" toId="53">
</dataflow>
<dataflow id="929" from="or_ln1356_1" to="ret_V" fromId="51" toId="53">
</dataflow>
<dataflow id="931" from="_ssdm_op_Write.ap_none.i1P" to="write_ln71" fromId="930" toId="54">
</dataflow>
<dataflow id="932" from="error_V" to="write_ln71" fromId="617" toId="54">
</dataflow>
<dataflow id="933" from="ret_V" to="write_ln71" fromId="53" toId="54">
</dataflow>
<dataflow id="934" from="fifo_write_V" to="fifo_write_V_load" fromId="618" toId="55">
</dataflow>
<dataflow id="935" from="_ssdm_op_Write.ap_none.i1P" to="write_ln72" fromId="930" toId="56">
</dataflow>
<dataflow id="936" from="lbus_fifo_we_V" to="write_ln72" fromId="614" toId="56">
</dataflow>
<dataflow id="937" from="fifo_write_V_load" to="write_ln72" fromId="55" toId="56">
</dataflow>
<dataflow id="938" from="_ssdm_op_Write.ap_none.i1P" to="write_ln73" fromId="930" toId="57">
</dataflow>
<dataflow id="939" from="lbus_fifo_pkt_end_we_V" to="write_ln73" fromId="616" toId="57">
</dataflow>
<dataflow id="940" from="fifo_write_V_load" to="write_ln73" fromId="55" toId="57">
</dataflow>
<dataflow id="941" from="lbus_output_reg0_dat" to="lbus_output_reg0_dat_1" fromId="619" toId="58">
</dataflow>
<dataflow id="942" from="lbus_output_reg0_ena" to="rhs_V_24" fromId="620" toId="59">
</dataflow>
<dataflow id="943" from="lbus_output_reg0_sop" to="lbus_output_reg0_sop_1" fromId="621" toId="60">
</dataflow>
<dataflow id="944" from="lbus_output_reg0_eop" to="lbus_output_reg0_eop_1" fromId="622" toId="61">
</dataflow>
<dataflow id="945" from="lbus_output_reg0_err" to="lbus_output_reg0_err_1" fromId="623" toId="62">
</dataflow>
<dataflow id="946" from="lbus_output_reg0_mty" to="lbus_output_reg0_mty_1" fromId="624" toId="63">
</dataflow>
<dataflow id="947" from="lbus_output_reg1_dat" to="lbus_output_reg1_dat_1" fromId="625" toId="64">
</dataflow>
<dataflow id="948" from="lbus_output_reg1_ena" to="lbus_output_reg1_ena_1" fromId="626" toId="65">
</dataflow>
<dataflow id="949" from="lbus_output_reg1_sop" to="lbus_output_reg1_sop_1" fromId="627" toId="66">
</dataflow>
<dataflow id="950" from="lbus_output_reg1_eop" to="lbus_output_reg1_eop_1" fromId="628" toId="67">
</dataflow>
<dataflow id="951" from="lbus_output_reg1_err" to="lbus_output_reg1_err_1" fromId="629" toId="68">
</dataflow>
<dataflow id="952" from="lbus_output_reg1_mty" to="lbus_output_reg1_mty_1" fromId="630" toId="69">
</dataflow>
<dataflow id="953" from="lbus_output_reg2_dat" to="lbus_output_reg2_dat_1" fromId="631" toId="70">
</dataflow>
<dataflow id="954" from="lbus_output_reg2_ena" to="lbus_output_reg2_ena_1" fromId="632" toId="71">
</dataflow>
<dataflow id="955" from="lbus_output_reg2_sop" to="lbus_output_reg2_sop_1" fromId="633" toId="72">
</dataflow>
<dataflow id="956" from="lbus_output_reg2_eop" to="lbus_output_reg2_eop_1" fromId="634" toId="73">
</dataflow>
<dataflow id="957" from="lbus_output_reg2_err" to="lbus_output_reg2_err_1" fromId="635" toId="74">
</dataflow>
<dataflow id="958" from="lbus_output_reg2_mty" to="lbus_output_reg2_mty_1" fromId="636" toId="75">
</dataflow>
<dataflow id="959" from="lbus_output_reg3_dat" to="lbus_output_reg3_dat_1" fromId="637" toId="76">
</dataflow>
<dataflow id="960" from="lbus_output_reg3_ena" to="lbus_output_reg3_ena_1" fromId="638" toId="77">
</dataflow>
<dataflow id="961" from="lbus_output_reg3_sop" to="lbus_output_reg3_sop_1" fromId="639" toId="78">
</dataflow>
<dataflow id="962" from="lbus_output_reg3_eop" to="lbus_output_reg3_eop_1" fromId="640" toId="79">
</dataflow>
<dataflow id="963" from="lbus_output_reg3_err" to="lbus_output_reg3_err_1" fromId="641" toId="80">
</dataflow>
<dataflow id="964" from="lbus_output_reg3_mty" to="lbus_output_reg3_mty_1" fromId="642" toId="81">
</dataflow>
<dataflow id="966" from="_ssdm_op_BitConcatenate.i544.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128" to="lbus_fifo70_part_set" fromId="965" toId="82">
</dataflow>
<dataflow id="967" from="lbus_output_reg3_mty_1" to="lbus_fifo70_part_set" fromId="81" toId="82">
</dataflow>
<dataflow id="968" from="lbus_output_reg3_err_1" to="lbus_fifo70_part_set" fromId="80" toId="82">
</dataflow>
<dataflow id="969" from="lbus_output_reg3_eop_1" to="lbus_fifo70_part_set" fromId="79" toId="82">
</dataflow>
<dataflow id="970" from="lbus_output_reg3_sop_1" to="lbus_fifo70_part_set" fromId="78" toId="82">
</dataflow>
<dataflow id="971" from="lbus_output_reg3_ena_1" to="lbus_fifo70_part_set" fromId="77" toId="82">
</dataflow>
<dataflow id="972" from="lbus_output_reg3_dat_1" to="lbus_fifo70_part_set" fromId="76" toId="82">
</dataflow>
<dataflow id="973" from="lbus_output_reg2_mty_1" to="lbus_fifo70_part_set" fromId="75" toId="82">
</dataflow>
<dataflow id="974" from="lbus_output_reg2_err_1" to="lbus_fifo70_part_set" fromId="74" toId="82">
</dataflow>
<dataflow id="975" from="lbus_output_reg2_eop_1" to="lbus_fifo70_part_set" fromId="73" toId="82">
</dataflow>
<dataflow id="976" from="lbus_output_reg2_sop_1" to="lbus_fifo70_part_set" fromId="72" toId="82">
</dataflow>
<dataflow id="977" from="lbus_output_reg2_ena_1" to="lbus_fifo70_part_set" fromId="71" toId="82">
</dataflow>
<dataflow id="978" from="lbus_output_reg2_dat_1" to="lbus_fifo70_part_set" fromId="70" toId="82">
</dataflow>
<dataflow id="979" from="lbus_output_reg1_mty_1" to="lbus_fifo70_part_set" fromId="69" toId="82">
</dataflow>
<dataflow id="980" from="lbus_output_reg1_err_1" to="lbus_fifo70_part_set" fromId="68" toId="82">
</dataflow>
<dataflow id="981" from="lbus_output_reg1_eop_1" to="lbus_fifo70_part_set" fromId="67" toId="82">
</dataflow>
<dataflow id="982" from="lbus_output_reg1_sop_1" to="lbus_fifo70_part_set" fromId="66" toId="82">
</dataflow>
<dataflow id="983" from="lbus_output_reg1_ena_1" to="lbus_fifo70_part_set" fromId="65" toId="82">
</dataflow>
<dataflow id="984" from="lbus_output_reg1_dat_1" to="lbus_fifo70_part_set" fromId="64" toId="82">
</dataflow>
<dataflow id="985" from="lbus_output_reg0_mty_1" to="lbus_fifo70_part_set" fromId="63" toId="82">
</dataflow>
<dataflow id="986" from="lbus_output_reg0_err_1" to="lbus_fifo70_part_set" fromId="62" toId="82">
</dataflow>
<dataflow id="987" from="lbus_output_reg0_eop_1" to="lbus_fifo70_part_set" fromId="61" toId="82">
</dataflow>
<dataflow id="988" from="lbus_output_reg0_sop_1" to="lbus_fifo70_part_set" fromId="60" toId="82">
</dataflow>
<dataflow id="989" from="rhs_V_24" to="lbus_fifo70_part_set" fromId="59" toId="82">
</dataflow>
<dataflow id="990" from="lbus_output_reg0_dat_1" to="lbus_fifo70_part_set" fromId="58" toId="82">
</dataflow>
<dataflow id="992" from="_ssdm_op_Write.ap_none.i544P" to="write_ln40" fromId="991" toId="83">
</dataflow>
<dataflow id="993" from="lbus_fifo" to="write_ln40" fromId="613" toId="83">
</dataflow>
<dataflow id="994" from="lbus_fifo70_part_set" to="write_ln40" fromId="82" toId="83">
</dataflow>
<dataflow id="995" from="lbus_endpkt_reg0_dat" to="lbus_endpkt_reg0_dat_1" fromId="643" toId="84">
</dataflow>
<dataflow id="996" from="lbus_endpkt_reg0_ena" to="lbus_endpkt_reg0_ena_1" fromId="644" toId="85">
</dataflow>
<dataflow id="997" from="lbus_endpkt_reg0_sop" to="lbus_endpkt_reg0_sop_1" fromId="645" toId="86">
</dataflow>
<dataflow id="998" from="lbus_endpkt_reg0_eop" to="lbus_endpkt_reg0_eop_1" fromId="646" toId="87">
</dataflow>
<dataflow id="999" from="lbus_endpkt_reg0_err" to="lbus_endpkt_reg0_err_1" fromId="647" toId="88">
</dataflow>
<dataflow id="1000" from="lbus_endpkt_reg0_mty" to="lbus_endpkt_reg0_mty_1" fromId="648" toId="89">
</dataflow>
<dataflow id="1001" from="lbus_endpkt_reg1_dat" to="lbus_endpkt_reg1_dat_1" fromId="649" toId="90">
</dataflow>
<dataflow id="1002" from="lbus_endpkt_reg1_ena" to="lbus_endpkt_reg1_ena_1" fromId="650" toId="91">
</dataflow>
<dataflow id="1003" from="lbus_endpkt_reg1_sop" to="lbus_endpkt_reg1_sop_1" fromId="651" toId="92">
</dataflow>
<dataflow id="1004" from="lbus_endpkt_reg1_eop" to="lbus_endpkt_reg1_eop_1" fromId="652" toId="93">
</dataflow>
<dataflow id="1005" from="lbus_endpkt_reg1_err" to="lbus_endpkt_reg1_err_1" fromId="653" toId="94">
</dataflow>
<dataflow id="1006" from="lbus_endpkt_reg1_mty" to="lbus_endpkt_reg1_mty_1" fromId="654" toId="95">
</dataflow>
<dataflow id="1007" from="lbus_endpkt_reg2_dat" to="lbus_endpkt_reg2_dat_1" fromId="655" toId="96">
</dataflow>
<dataflow id="1008" from="lbus_endpkt_reg2_ena" to="lbus_endpkt_reg2_ena_1" fromId="656" toId="97">
</dataflow>
<dataflow id="1009" from="lbus_endpkt_reg2_sop" to="lbus_endpkt_reg2_sop_1" fromId="657" toId="98">
</dataflow>
<dataflow id="1010" from="lbus_endpkt_reg2_eop" to="lbus_endpkt_reg2_eop_1" fromId="658" toId="99">
</dataflow>
<dataflow id="1011" from="lbus_endpkt_reg2_err" to="lbus_endpkt_reg2_err_1" fromId="659" toId="100">
</dataflow>
<dataflow id="1012" from="lbus_endpkt_reg2_mty" to="lbus_endpkt_reg2_mty_1" fromId="660" toId="101">
</dataflow>
<dataflow id="1014" from="_ssdm_op_BitConcatenate.i408.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128" to="lbus_fifo_pkt_end1" fromId="1013" toId="102">
</dataflow>
<dataflow id="1015" from="lbus_endpkt_reg2_mty_1" to="lbus_fifo_pkt_end1" fromId="101" toId="102">
</dataflow>
<dataflow id="1016" from="lbus_endpkt_reg2_err_1" to="lbus_fifo_pkt_end1" fromId="100" toId="102">
</dataflow>
<dataflow id="1017" from="lbus_endpkt_reg2_eop_1" to="lbus_fifo_pkt_end1" fromId="99" toId="102">
</dataflow>
<dataflow id="1018" from="lbus_endpkt_reg2_sop_1" to="lbus_fifo_pkt_end1" fromId="98" toId="102">
</dataflow>
<dataflow id="1019" from="lbus_endpkt_reg2_ena_1" to="lbus_fifo_pkt_end1" fromId="97" toId="102">
</dataflow>
<dataflow id="1020" from="lbus_endpkt_reg2_dat_1" to="lbus_fifo_pkt_end1" fromId="96" toId="102">
</dataflow>
<dataflow id="1021" from="lbus_endpkt_reg1_mty_1" to="lbus_fifo_pkt_end1" fromId="95" toId="102">
</dataflow>
<dataflow id="1022" from="lbus_endpkt_reg1_err_1" to="lbus_fifo_pkt_end1" fromId="94" toId="102">
</dataflow>
<dataflow id="1023" from="lbus_endpkt_reg1_eop_1" to="lbus_fifo_pkt_end1" fromId="93" toId="102">
</dataflow>
<dataflow id="1024" from="lbus_endpkt_reg1_sop_1" to="lbus_fifo_pkt_end1" fromId="92" toId="102">
</dataflow>
<dataflow id="1025" from="lbus_endpkt_reg1_ena_1" to="lbus_fifo_pkt_end1" fromId="91" toId="102">
</dataflow>
<dataflow id="1026" from="lbus_endpkt_reg1_dat_1" to="lbus_fifo_pkt_end1" fromId="90" toId="102">
</dataflow>
<dataflow id="1027" from="lbus_endpkt_reg0_mty_1" to="lbus_fifo_pkt_end1" fromId="89" toId="102">
</dataflow>
<dataflow id="1028" from="lbus_endpkt_reg0_err_1" to="lbus_fifo_pkt_end1" fromId="88" toId="102">
</dataflow>
<dataflow id="1029" from="lbus_endpkt_reg0_eop_1" to="lbus_fifo_pkt_end1" fromId="87" toId="102">
</dataflow>
<dataflow id="1030" from="lbus_endpkt_reg0_sop_1" to="lbus_fifo_pkt_end1" fromId="86" toId="102">
</dataflow>
<dataflow id="1031" from="lbus_endpkt_reg0_ena_1" to="lbus_fifo_pkt_end1" fromId="85" toId="102">
</dataflow>
<dataflow id="1032" from="lbus_endpkt_reg0_dat_1" to="lbus_fifo_pkt_end1" fromId="84" toId="102">
</dataflow>
<dataflow id="1034" from="_ssdm_op_Write.ap_none.i408P" to="write_ln40" fromId="1033" toId="103">
</dataflow>
<dataflow id="1035" from="lbus_fifo_pkt_end" to="write_ln40" fromId="615" toId="103">
</dataflow>
<dataflow id="1036" from="lbus_fifo_pkt_end1" to="write_ln40" fromId="102" toId="103">
</dataflow>
<dataflow id="1037" from="lbus_input_reg0_ena_s" to="lhs_V_5" fromId="661" toId="104">
</dataflow>
<dataflow id="1038" from="lhs_V_5" to="ret_V_5" fromId="104" toId="105">
</dataflow>
<dataflow id="1039" from="lhs_V_20" to="ret_V_5" fromId="39" toId="105">
</dataflow>
<dataflow id="1040" from="input_reg_eop_zero_V" to="lhs_V_15" fromId="662" toId="106">
</dataflow>
<dataflow id="1041" from="lbus_input_reg1_data" to="lbus_input_reg1_data_1" fromId="663" toId="107">
</dataflow>
<dataflow id="1042" from="lbus_input_reg1_ena_s" to="lhs_V_7" fromId="664" toId="108">
</dataflow>
<dataflow id="1043" from="lbus_input_reg1_sop_s" to="lbus_input_reg1_sop_1" fromId="665" toId="109">
</dataflow>
<dataflow id="1044" from="lbus_input_reg1_eop_s" to="rhs_V_43" fromId="666" toId="110">
</dataflow>
<dataflow id="1045" from="lbus_input_reg1_err_s" to="lbus_input_reg1_err_1" fromId="667" toId="111">
</dataflow>
<dataflow id="1046" from="lbus_input_reg1_mty_s" to="lbus_input_reg1_mty_1" fromId="668" toId="112">
</dataflow>
<dataflow id="1047" from="lbus_input_reg2_data" to="lbus_input_reg2_data_1" fromId="669" toId="113">
</dataflow>
<dataflow id="1048" from="lbus_input_reg2_ena_s" to="lhs_V_8" fromId="670" toId="114">
</dataflow>
<dataflow id="1049" from="lbus_input_reg2_sop_s" to="lbus_input_reg2_sop_1" fromId="671" toId="115">
</dataflow>
<dataflow id="1050" from="lbus_input_reg2_eop_s" to="rhs_V_44" fromId="672" toId="116">
</dataflow>
<dataflow id="1051" from="lbus_input_reg2_err_s" to="lbus_input_reg2_err_1" fromId="673" toId="117">
</dataflow>
<dataflow id="1052" from="lbus_input_reg2_mty_s" to="lbus_input_reg2_mty_1" fromId="674" toId="118">
</dataflow>
<dataflow id="1053" from="lbus_input_reg3_data" to="lbus_input_reg3_data_1" fromId="675" toId="119">
</dataflow>
<dataflow id="1054" from="lbus_input_reg3_ena_s" to="lhs_V_10" fromId="676" toId="120">
</dataflow>
<dataflow id="1055" from="lbus_input_reg3_sop_s" to="lbus_input_reg3_sop_1" fromId="677" toId="121">
</dataflow>
<dataflow id="1056" from="lbus_input_reg3_eop_s" to="rhs_V_17" fromId="678" toId="122">
</dataflow>
<dataflow id="1057" from="lbus_input_reg3_err_s" to="lbus_input_reg3_err_1" fromId="679" toId="123">
</dataflow>
<dataflow id="1058" from="lbus_input_reg3_mty_s" to="lbus_input_reg3_mty_1" fromId="680" toId="124">
</dataflow>
<dataflow id="1059" from="_ssdm_op_Read.ap_none.i1P" to="rhs_V_8" fromId="899" toId="125">
</dataflow>
<dataflow id="1060" from="lbus_1_sop_V" to="rhs_V_8" fromId="598" toId="125">
</dataflow>
<dataflow id="1061" from="_ssdm_op_Read.ap_none.i1P" to="rhs_V_9" fromId="899" toId="126">
</dataflow>
<dataflow id="1062" from="lbus_2_sop_V" to="rhs_V_9" fromId="599" toId="126">
</dataflow>
<dataflow id="1063" from="_ssdm_op_Read.ap_none.i1P" to="rhs_V_11" fromId="899" toId="127">
</dataflow>
<dataflow id="1064" from="lbus_3_sop_V" to="rhs_V_11" fromId="600" toId="127">
</dataflow>
<dataflow id="1066" from="_ssdm_op_Read.ap_none.i128P" to="lbus_0_data_V_read" fromId="1065" toId="128">
</dataflow>
<dataflow id="1067" from="lbus_0_data_V" to="lbus_0_data_V_read" fromId="589" toId="128">
</dataflow>
<dataflow id="1068" from="_ssdm_op_Read.ap_none.i1P" to="rhs_V_42" fromId="899" toId="129">
</dataflow>
<dataflow id="1069" from="lbus_0_sop_V" to="rhs_V_42" fromId="597" toId="129">
</dataflow>
<dataflow id="1070" from="_ssdm_op_Read.ap_none.i1P" to="rhs_V_35" fromId="899" toId="130">
</dataflow>
<dataflow id="1071" from="lbus_0_eop_V" to="rhs_V_35" fromId="601" toId="130">
</dataflow>
<dataflow id="1073" from="_ssdm_op_Read.ap_none.i4P" to="lbus_0_mty_V_read" fromId="1072" toId="131">
</dataflow>
<dataflow id="1074" from="lbus_0_mty_V" to="lbus_0_mty_V_read" fromId="609" toId="131">
</dataflow>
<dataflow id="1075" from="_ssdm_op_Read.ap_none.i128P" to="lbus_1_data_V_read" fromId="1065" toId="132">
</dataflow>
<dataflow id="1076" from="lbus_1_data_V" to="lbus_1_data_V_read" fromId="590" toId="132">
</dataflow>
<dataflow id="1077" from="_ssdm_op_Read.ap_none.i1P" to="rhs_V_36" fromId="899" toId="133">
</dataflow>
<dataflow id="1078" from="lbus_1_eop_V" to="rhs_V_36" fromId="602" toId="133">
</dataflow>
<dataflow id="1079" from="_ssdm_op_Read.ap_none.i4P" to="lbus_1_mty_V_read" fromId="1072" toId="134">
</dataflow>
<dataflow id="1080" from="lbus_1_mty_V" to="lbus_1_mty_V_read" fromId="610" toId="134">
</dataflow>
<dataflow id="1081" from="_ssdm_op_Read.ap_none.i128P" to="lbus_2_data_V_read" fromId="1065" toId="135">
</dataflow>
<dataflow id="1082" from="lbus_2_data_V" to="lbus_2_data_V_read" fromId="591" toId="135">
</dataflow>
<dataflow id="1083" from="_ssdm_op_Read.ap_none.i1P" to="rhs_V_38" fromId="899" toId="136">
</dataflow>
<dataflow id="1084" from="lbus_2_eop_V" to="rhs_V_38" fromId="603" toId="136">
</dataflow>
<dataflow id="1085" from="_ssdm_op_Read.ap_none.i4P" to="lbus_2_mty_V_read" fromId="1072" toId="137">
</dataflow>
<dataflow id="1086" from="lbus_2_mty_V" to="lbus_2_mty_V_read" fromId="611" toId="137">
</dataflow>
<dataflow id="1087" from="ret_V_5" to="br_ln83" fromId="105" toId="138">
</dataflow>
<dataflow id="1089" from="StgValue_1088" to="store_ln222" fromId="1088" toId="139">
</dataflow>
<dataflow id="1090" from="fifo_write_V" to="store_ln222" fromId="618" toId="139">
</dataflow>
<dataflow id="1091" from="start_position_reg_V" to="start_position_reg_V_1" fromId="681" toId="141">
</dataflow>
<dataflow id="1092" from="outputreg_partial_lo" to="lhs_V_17" fromId="682" toId="142">
</dataflow>
<dataflow id="1093" from="start_position_reg_V_1" to="switch_ln84" fromId="141" toId="143">
</dataflow>
<dataflow id="1095" from="StgValue_1094" to="switch_ln84" fromId="1094" toId="143">
</dataflow>
<dataflow id="1097" from="StgValue_1096" to="switch_ln84" fromId="1096" toId="143">
</dataflow>
<dataflow id="1099" from="StgValue_1098" to="switch_ln84" fromId="1098" toId="143">
</dataflow>
<dataflow id="1101" from="StgValue_1100" to="switch_ln84" fromId="1100" toId="143">
</dataflow>
<dataflow id="1102" from="lhs_V_10" to="ret_V_35" fromId="120" toId="144">
</dataflow>
<dataflow id="1103" from="rhs_V_17" to="ret_V_35" fromId="122" toId="144">
</dataflow>
<dataflow id="1104" from="lhs_V_5" to="ret_V_75" fromId="104" toId="145">
</dataflow>
<dataflow id="1105" from="lhs_V_20" to="ret_V_75" fromId="39" toId="145">
</dataflow>
<dataflow id="1106" from="ret_V_35" to="or_ln191_1" fromId="144" toId="146">
</dataflow>
<dataflow id="1107" from="ret_V_75" to="or_ln191_1" fromId="145" toId="146">
</dataflow>
<dataflow id="1108" from="or_ln191_1" to="or_ln191" fromId="146" toId="147">
</dataflow>
<dataflow id="1109" from="lhs_V_17" to="or_ln191" fromId="142" toId="147">
</dataflow>
<dataflow id="1110" from="or_ln191" to="store_ln192" fromId="147" toId="148">
</dataflow>
<dataflow id="1111" from="fifo_write_V" to="store_ln192" fromId="618" toId="148">
</dataflow>
<dataflow id="1113" from="StgValue_1112" to="store_ln40" fromId="1112" toId="149">
</dataflow>
<dataflow id="1114" from="lbus_endpkt_reg0_dat" to="store_ln40" fromId="643" toId="149">
</dataflow>
<dataflow id="1115" from="StgValue_1088" to="store_ln40" fromId="1088" toId="150">
</dataflow>
<dataflow id="1116" from="lbus_endpkt_reg0_ena" to="store_ln40" fromId="644" toId="150">
</dataflow>
<dataflow id="1117" from="StgValue_1088" to="store_ln40" fromId="1088" toId="151">
</dataflow>
<dataflow id="1118" from="lbus_endpkt_reg0_sop" to="store_ln40" fromId="645" toId="151">
</dataflow>
<dataflow id="1119" from="StgValue_1088" to="store_ln40" fromId="1088" toId="152">
</dataflow>
<dataflow id="1120" from="lbus_endpkt_reg0_eop" to="store_ln40" fromId="646" toId="152">
</dataflow>
<dataflow id="1121" from="StgValue_1088" to="store_ln40" fromId="1088" toId="153">
</dataflow>
<dataflow id="1122" from="lbus_endpkt_reg0_err" to="store_ln40" fromId="647" toId="153">
</dataflow>
<dataflow id="1124" from="StgValue_1123" to="store_ln40" fromId="1123" toId="154">
</dataflow>
<dataflow id="1125" from="lbus_endpkt_reg0_mty" to="store_ln40" fromId="648" toId="154">
</dataflow>
<dataflow id="1126" from="StgValue_1112" to="store_ln40" fromId="1112" toId="155">
</dataflow>
<dataflow id="1127" from="lbus_endpkt_reg1_dat" to="store_ln40" fromId="649" toId="155">
</dataflow>
<dataflow id="1128" from="StgValue_1088" to="store_ln40" fromId="1088" toId="156">
</dataflow>
<dataflow id="1129" from="lbus_endpkt_reg1_ena" to="store_ln40" fromId="650" toId="156">
</dataflow>
<dataflow id="1130" from="StgValue_1088" to="store_ln40" fromId="1088" toId="157">
</dataflow>
<dataflow id="1131" from="lbus_endpkt_reg1_sop" to="store_ln40" fromId="651" toId="157">
</dataflow>
<dataflow id="1132" from="StgValue_1088" to="store_ln40" fromId="1088" toId="158">
</dataflow>
<dataflow id="1133" from="lbus_endpkt_reg1_eop" to="store_ln40" fromId="652" toId="158">
</dataflow>
<dataflow id="1134" from="StgValue_1088" to="store_ln40" fromId="1088" toId="159">
</dataflow>
<dataflow id="1135" from="lbus_endpkt_reg1_err" to="store_ln40" fromId="653" toId="159">
</dataflow>
<dataflow id="1136" from="StgValue_1123" to="store_ln40" fromId="1123" toId="160">
</dataflow>
<dataflow id="1137" from="lbus_endpkt_reg1_mty" to="store_ln40" fromId="654" toId="160">
</dataflow>
<dataflow id="1138" from="StgValue_1112" to="store_ln40" fromId="1112" toId="161">
</dataflow>
<dataflow id="1139" from="lbus_endpkt_reg2_dat" to="store_ln40" fromId="655" toId="161">
</dataflow>
<dataflow id="1140" from="StgValue_1088" to="store_ln40" fromId="1088" toId="162">
</dataflow>
<dataflow id="1141" from="lbus_endpkt_reg2_ena" to="store_ln40" fromId="656" toId="162">
</dataflow>
<dataflow id="1142" from="StgValue_1088" to="store_ln40" fromId="1088" toId="163">
</dataflow>
<dataflow id="1143" from="lbus_endpkt_reg2_sop" to="store_ln40" fromId="657" toId="163">
</dataflow>
<dataflow id="1144" from="StgValue_1088" to="store_ln40" fromId="1088" toId="164">
</dataflow>
<dataflow id="1145" from="lbus_endpkt_reg2_eop" to="store_ln40" fromId="658" toId="164">
</dataflow>
<dataflow id="1146" from="StgValue_1088" to="store_ln40" fromId="1088" toId="165">
</dataflow>
<dataflow id="1147" from="lbus_endpkt_reg2_err" to="store_ln40" fromId="659" toId="165">
</dataflow>
<dataflow id="1148" from="StgValue_1123" to="store_ln40" fromId="1123" toId="166">
</dataflow>
<dataflow id="1149" from="lbus_endpkt_reg2_mty" to="store_ln40" fromId="660" toId="166">
</dataflow>
<dataflow id="1150" from="lhs_V_5" to="br_ln200" fromId="104" toId="167">
</dataflow>
<dataflow id="1151" from="lbus_input_reg3_data_1" to="store_ln40" fromId="119" toId="168">
</dataflow>
<dataflow id="1152" from="lbus_output_reg0_dat" to="store_ln40" fromId="619" toId="168">
</dataflow>
<dataflow id="1153" from="lhs_V_10" to="store_ln40" fromId="120" toId="169">
</dataflow>
<dataflow id="1154" from="lbus_output_reg0_ena" to="store_ln40" fromId="620" toId="169">
</dataflow>
<dataflow id="1155" from="lbus_input_reg3_sop_1" to="store_ln40" fromId="121" toId="170">
</dataflow>
<dataflow id="1156" from="lbus_output_reg0_sop" to="store_ln40" fromId="621" toId="170">
</dataflow>
<dataflow id="1157" from="rhs_V_17" to="store_ln40" fromId="122" toId="171">
</dataflow>
<dataflow id="1158" from="lbus_output_reg0_eop" to="store_ln40" fromId="622" toId="171">
</dataflow>
<dataflow id="1159" from="lbus_input_reg3_err_1" to="store_ln40" fromId="123" toId="172">
</dataflow>
<dataflow id="1160" from="lbus_output_reg0_err" to="store_ln40" fromId="623" toId="172">
</dataflow>
<dataflow id="1161" from="lbus_input_reg3_mty_1" to="store_ln40" fromId="124" toId="173">
</dataflow>
<dataflow id="1162" from="lbus_output_reg0_mty" to="store_ln40" fromId="624" toId="173">
</dataflow>
<dataflow id="1163" from="rhs_V_17" to="lbus_output_reg0_eop_2" fromId="122" toId="175">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1164" from="br_ln202" to="lbus_output_reg0_eop_2" fromId="174" toId="175">
</dataflow>
<dataflow id="1165" from="lbus_output_reg0_eop_1" to="lbus_output_reg0_eop_2" fromId="61" toId="175">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1166" from="br_ln200" to="lbus_output_reg0_eop_2" fromId="167" toId="175">
</dataflow>
<dataflow id="1167" from="lbus_output_reg0_eop_2" to="rhs_V_30" fromId="175" toId="176">
</dataflow>
<dataflow id="1169" from="StgValue_1168" to="rhs_V_30" fromId="1168" toId="176">
</dataflow>
<dataflow id="1170" from="lhs_V_20" to="ret_V_30" fromId="39" toId="177">
</dataflow>
<dataflow id="1171" from="rhs_V_30" to="ret_V_30" fromId="176" toId="177">
</dataflow>
<dataflow id="1172" from="ret_V_30" to="br_ln204" fromId="177" toId="178">
</dataflow>
<dataflow id="1173" from="ret_V_35" to="br_ln208" fromId="144" toId="179">
</dataflow>
<dataflow id="1174" from="StgValue_1112" to="store_ln40" fromId="1112" toId="180">
</dataflow>
<dataflow id="1175" from="lbus_output_reg1_dat" to="store_ln40" fromId="625" toId="180">
</dataflow>
<dataflow id="1176" from="StgValue_1088" to="store_ln40" fromId="1088" toId="181">
</dataflow>
<dataflow id="1177" from="lbus_output_reg1_ena" to="store_ln40" fromId="626" toId="181">
</dataflow>
<dataflow id="1178" from="StgValue_1088" to="store_ln40" fromId="1088" toId="182">
</dataflow>
<dataflow id="1179" from="lbus_output_reg1_sop" to="store_ln40" fromId="627" toId="182">
</dataflow>
<dataflow id="1180" from="StgValue_1088" to="store_ln40" fromId="1088" toId="183">
</dataflow>
<dataflow id="1181" from="lbus_output_reg1_eop" to="store_ln40" fromId="628" toId="183">
</dataflow>
<dataflow id="1182" from="StgValue_1088" to="store_ln40" fromId="1088" toId="184">
</dataflow>
<dataflow id="1183" from="lbus_output_reg1_err" to="store_ln40" fromId="629" toId="184">
</dataflow>
<dataflow id="1184" from="StgValue_1123" to="store_ln40" fromId="1123" toId="185">
</dataflow>
<dataflow id="1185" from="lbus_output_reg1_mty" to="store_ln40" fromId="630" toId="185">
</dataflow>
<dataflow id="1186" from="StgValue_1112" to="store_ln40" fromId="1112" toId="186">
</dataflow>
<dataflow id="1187" from="lbus_output_reg2_dat" to="store_ln40" fromId="631" toId="186">
</dataflow>
<dataflow id="1188" from="StgValue_1088" to="store_ln40" fromId="1088" toId="187">
</dataflow>
<dataflow id="1189" from="lbus_output_reg2_ena" to="store_ln40" fromId="632" toId="187">
</dataflow>
<dataflow id="1190" from="StgValue_1088" to="store_ln40" fromId="1088" toId="188">
</dataflow>
<dataflow id="1191" from="lbus_output_reg2_sop" to="store_ln40" fromId="633" toId="188">
</dataflow>
<dataflow id="1192" from="StgValue_1088" to="store_ln40" fromId="1088" toId="189">
</dataflow>
<dataflow id="1193" from="lbus_output_reg2_eop" to="store_ln40" fromId="634" toId="189">
</dataflow>
<dataflow id="1194" from="StgValue_1088" to="store_ln40" fromId="1088" toId="190">
</dataflow>
<dataflow id="1195" from="lbus_output_reg2_err" to="store_ln40" fromId="635" toId="190">
</dataflow>
<dataflow id="1196" from="StgValue_1123" to="store_ln40" fromId="1123" toId="191">
</dataflow>
<dataflow id="1197" from="lbus_output_reg2_mty" to="store_ln40" fromId="636" toId="191">
</dataflow>
<dataflow id="1198" from="StgValue_1112" to="store_ln40" fromId="1112" toId="192">
</dataflow>
<dataflow id="1199" from="lbus_output_reg3_dat" to="store_ln40" fromId="637" toId="192">
</dataflow>
<dataflow id="1200" from="StgValue_1088" to="store_ln40" fromId="1088" toId="193">
</dataflow>
<dataflow id="1201" from="lbus_output_reg3_ena" to="store_ln40" fromId="638" toId="193">
</dataflow>
<dataflow id="1202" from="StgValue_1088" to="store_ln40" fromId="1088" toId="194">
</dataflow>
<dataflow id="1203" from="lbus_output_reg3_sop" to="store_ln40" fromId="639" toId="194">
</dataflow>
<dataflow id="1204" from="StgValue_1088" to="store_ln40" fromId="1088" toId="195">
</dataflow>
<dataflow id="1205" from="lbus_output_reg3_eop" to="store_ln40" fromId="640" toId="195">
</dataflow>
<dataflow id="1206" from="StgValue_1088" to="store_ln40" fromId="1088" toId="196">
</dataflow>
<dataflow id="1207" from="lbus_output_reg3_err" to="store_ln40" fromId="641" toId="196">
</dataflow>
<dataflow id="1208" from="StgValue_1123" to="store_ln40" fromId="1123" toId="197">
</dataflow>
<dataflow id="1209" from="lbus_output_reg3_mty" to="store_ln40" fromId="642" toId="197">
</dataflow>
<dataflow id="1210" from="lbus_0_data_V_read" to="store_ln40" fromId="128" toId="200">
</dataflow>
<dataflow id="1211" from="lbus_output_reg1_dat" to="store_ln40" fromId="625" toId="200">
</dataflow>
<dataflow id="1212" from="StgValue_1168" to="store_ln40" fromId="1168" toId="201">
</dataflow>
<dataflow id="1213" from="lbus_output_reg1_ena" to="store_ln40" fromId="626" toId="201">
</dataflow>
<dataflow id="1214" from="rhs_V_42" to="store_ln40" fromId="129" toId="202">
</dataflow>
<dataflow id="1215" from="lbus_output_reg1_sop" to="store_ln40" fromId="627" toId="202">
</dataflow>
<dataflow id="1216" from="rhs_V_35" to="store_ln40" fromId="130" toId="203">
</dataflow>
<dataflow id="1217" from="lbus_output_reg1_eop" to="store_ln40" fromId="628" toId="203">
</dataflow>
<dataflow id="1218" from="rhs_V" to="store_ln40" fromId="40" toId="204">
</dataflow>
<dataflow id="1219" from="lbus_output_reg1_err" to="store_ln40" fromId="629" toId="204">
</dataflow>
<dataflow id="1220" from="lbus_0_mty_V_read" to="store_ln40" fromId="131" toId="205">
</dataflow>
<dataflow id="1221" from="lbus_output_reg1_mty" to="store_ln40" fromId="630" toId="205">
</dataflow>
<dataflow id="1222" from="lbus_1_data_V_read" to="store_ln40" fromId="132" toId="206">
</dataflow>
<dataflow id="1223" from="lbus_output_reg2_dat" to="store_ln40" fromId="631" toId="206">
</dataflow>
<dataflow id="1224" from="lhs_V_1" to="store_ln40" fromId="42" toId="207">
</dataflow>
<dataflow id="1225" from="lbus_output_reg2_ena" to="store_ln40" fromId="632" toId="207">
</dataflow>
<dataflow id="1226" from="rhs_V_8" to="store_ln40" fromId="125" toId="208">
</dataflow>
<dataflow id="1227" from="lbus_output_reg2_sop" to="store_ln40" fromId="633" toId="208">
</dataflow>
<dataflow id="1228" from="rhs_V_36" to="store_ln40" fromId="133" toId="209">
</dataflow>
<dataflow id="1229" from="lbus_output_reg2_eop" to="store_ln40" fromId="634" toId="209">
</dataflow>
<dataflow id="1230" from="rhs_V_1" to="store_ln40" fromId="43" toId="210">
</dataflow>
<dataflow id="1231" from="lbus_output_reg2_err" to="store_ln40" fromId="635" toId="210">
</dataflow>
<dataflow id="1232" from="lbus_1_mty_V_read" to="store_ln40" fromId="134" toId="211">
</dataflow>
<dataflow id="1233" from="lbus_output_reg2_mty" to="store_ln40" fromId="636" toId="211">
</dataflow>
<dataflow id="1234" from="lbus_2_data_V_read" to="store_ln40" fromId="135" toId="212">
</dataflow>
<dataflow id="1235" from="lbus_output_reg3_dat" to="store_ln40" fromId="637" toId="212">
</dataflow>
<dataflow id="1236" from="lhs_V_3" to="store_ln40" fromId="45" toId="213">
</dataflow>
<dataflow id="1237" from="lbus_output_reg3_ena" to="store_ln40" fromId="638" toId="213">
</dataflow>
<dataflow id="1238" from="rhs_V_9" to="store_ln40" fromId="126" toId="214">
</dataflow>
<dataflow id="1239" from="lbus_output_reg3_sop" to="store_ln40" fromId="639" toId="214">
</dataflow>
<dataflow id="1240" from="rhs_V_38" to="store_ln40" fromId="136" toId="215">
</dataflow>
<dataflow id="1241" from="lbus_output_reg3_eop" to="store_ln40" fromId="640" toId="215">
</dataflow>
<dataflow id="1242" from="rhs_V_3" to="store_ln40" fromId="46" toId="216">
</dataflow>
<dataflow id="1243" from="lbus_output_reg3_err" to="store_ln40" fromId="641" toId="216">
</dataflow>
<dataflow id="1244" from="lbus_2_mty_V_read" to="store_ln40" fromId="137" toId="217">
</dataflow>
<dataflow id="1245" from="lbus_output_reg3_mty" to="store_ln40" fromId="642" toId="217">
</dataflow>
<dataflow id="1246" from="ret_V_35" to="or_ln1355_1" fromId="144" toId="219">
</dataflow>
<dataflow id="1247" from="lhs_V_20" to="or_ln1355_1" fromId="39" toId="219">
</dataflow>
<dataflow id="1248" from="or_ln1355_1" to="xor_ln1355_1" fromId="219" toId="220">
</dataflow>
<dataflow id="1249" from="StgValue_1168" to="xor_ln1355_1" fromId="1168" toId="220">
</dataflow>
<dataflow id="1250" from="lhs_V_5" to="ret_V_36" fromId="104" toId="221">
</dataflow>
<dataflow id="1251" from="xor_ln1355_1" to="ret_V_36" fromId="220" toId="221">
</dataflow>
<dataflow id="1252" from="ret_V_36" to="br_ln213" fromId="221" toId="222">
</dataflow>
<dataflow id="1253" from="lhs_V_20" to="br_ln215" fromId="39" toId="223">
</dataflow>
<dataflow id="1254" from="StgValue_1088" to="store_ln216" fromId="1088" toId="224">
</dataflow>
<dataflow id="1255" from="outputreg_partial_lo" to="store_ln216" fromId="682" toId="224">
</dataflow>
<dataflow id="1256" from="StgValue_1168" to="store_ln214" fromId="1168" toId="227">
</dataflow>
<dataflow id="1257" from="outputreg_partial_lo" to="store_ln214" fromId="682" toId="227">
</dataflow>
<dataflow id="1258" from="lhs_V_8" to="ret_V_71" fromId="114" toId="230">
</dataflow>
<dataflow id="1259" from="rhs_V_44" to="ret_V_71" fromId="116" toId="230">
</dataflow>
<dataflow id="1260" from="lhs_V_10" to="ret_V_72" fromId="120" toId="231">
</dataflow>
<dataflow id="1261" from="rhs_V_17" to="ret_V_72" fromId="122" toId="231">
</dataflow>
<dataflow id="1262" from="ret_V_71" to="ret_V_73" fromId="230" toId="232">
</dataflow>
<dataflow id="1263" from="ret_V_72" to="ret_V_73" fromId="231" toId="232">
</dataflow>
<dataflow id="1264" from="ret_V_73" to="br_ln153" fromId="232" toId="233">
</dataflow>
<dataflow id="1265" from="rhs_V_11" to="and_ln1355" fromId="127" toId="234">
</dataflow>
<dataflow id="1266" from="lhs_V_20" to="and_ln1355" fromId="39" toId="234">
</dataflow>
<dataflow id="1267" from="and_ln1355" to="ret_V_29" fromId="234" toId="235">
</dataflow>
<dataflow id="1268" from="lhs_V_4" to="ret_V_29" fromId="48" toId="235">
</dataflow>
<dataflow id="1269" from="ret_V_29" to="br_ln156" fromId="235" toId="236">
</dataflow>
<dataflow id="1270" from="lhs_V_5" to="ret_V_74" fromId="104" toId="237">
</dataflow>
<dataflow id="1271" from="lhs_V_20" to="ret_V_74" fromId="39" toId="237">
</dataflow>
<dataflow id="1272" from="lhs_V_17" to="ret_V_34" fromId="142" toId="238">
</dataflow>
<dataflow id="1273" from="ret_V_74" to="ret_V_34" fromId="237" toId="238">
</dataflow>
<dataflow id="1274" from="ret_V_34" to="br_ln159" fromId="238" toId="239">
</dataflow>
<dataflow id="1275" from="StgValue_1112" to="store_ln40" fromId="1112" toId="240">
</dataflow>
<dataflow id="1276" from="lbus_endpkt_reg0_dat" to="store_ln40" fromId="643" toId="240">
</dataflow>
<dataflow id="1277" from="StgValue_1088" to="store_ln40" fromId="1088" toId="241">
</dataflow>
<dataflow id="1278" from="lbus_endpkt_reg0_ena" to="store_ln40" fromId="644" toId="241">
</dataflow>
<dataflow id="1279" from="StgValue_1088" to="store_ln40" fromId="1088" toId="242">
</dataflow>
<dataflow id="1280" from="lbus_endpkt_reg0_sop" to="store_ln40" fromId="645" toId="242">
</dataflow>
<dataflow id="1281" from="StgValue_1088" to="store_ln40" fromId="1088" toId="243">
</dataflow>
<dataflow id="1282" from="lbus_endpkt_reg0_eop" to="store_ln40" fromId="646" toId="243">
</dataflow>
<dataflow id="1283" from="StgValue_1088" to="store_ln40" fromId="1088" toId="244">
</dataflow>
<dataflow id="1284" from="lbus_endpkt_reg0_err" to="store_ln40" fromId="647" toId="244">
</dataflow>
<dataflow id="1285" from="StgValue_1123" to="store_ln40" fromId="1123" toId="245">
</dataflow>
<dataflow id="1286" from="lbus_endpkt_reg0_mty" to="store_ln40" fromId="648" toId="245">
</dataflow>
<dataflow id="1287" from="lbus_2_data_V_read" to="store_ln40" fromId="135" toId="247">
</dataflow>
<dataflow id="1288" from="lbus_endpkt_reg0_dat" to="store_ln40" fromId="643" toId="247">
</dataflow>
<dataflow id="1289" from="lhs_V_3" to="store_ln40" fromId="45" toId="248">
</dataflow>
<dataflow id="1290" from="lbus_endpkt_reg0_ena" to="store_ln40" fromId="644" toId="248">
</dataflow>
<dataflow id="1291" from="rhs_V_9" to="store_ln40" fromId="126" toId="249">
</dataflow>
<dataflow id="1292" from="lbus_endpkt_reg0_sop" to="store_ln40" fromId="645" toId="249">
</dataflow>
<dataflow id="1293" from="rhs_V_38" to="store_ln40" fromId="136" toId="250">
</dataflow>
<dataflow id="1294" from="lbus_endpkt_reg0_eop" to="store_ln40" fromId="646" toId="250">
</dataflow>
<dataflow id="1295" from="rhs_V_3" to="store_ln40" fromId="46" toId="251">
</dataflow>
<dataflow id="1296" from="lbus_endpkt_reg0_err" to="store_ln40" fromId="647" toId="251">
</dataflow>
<dataflow id="1297" from="lbus_2_mty_V_read" to="store_ln40" fromId="137" toId="252">
</dataflow>
<dataflow id="1298" from="lbus_endpkt_reg0_mty" to="store_ln40" fromId="648" toId="252">
</dataflow>
<dataflow id="1299" from="StgValue_1112" to="store_ln40" fromId="1112" toId="254">
</dataflow>
<dataflow id="1300" from="lbus_endpkt_reg0_dat" to="store_ln40" fromId="643" toId="254">
</dataflow>
<dataflow id="1301" from="StgValue_1088" to="store_ln40" fromId="1088" toId="255">
</dataflow>
<dataflow id="1302" from="lbus_endpkt_reg0_ena" to="store_ln40" fromId="644" toId="255">
</dataflow>
<dataflow id="1303" from="StgValue_1088" to="store_ln40" fromId="1088" toId="256">
</dataflow>
<dataflow id="1304" from="lbus_endpkt_reg0_sop" to="store_ln40" fromId="645" toId="256">
</dataflow>
<dataflow id="1305" from="StgValue_1088" to="store_ln40" fromId="1088" toId="257">
</dataflow>
<dataflow id="1306" from="lbus_endpkt_reg0_eop" to="store_ln40" fromId="646" toId="257">
</dataflow>
<dataflow id="1307" from="StgValue_1088" to="store_ln40" fromId="1088" toId="258">
</dataflow>
<dataflow id="1308" from="lbus_endpkt_reg0_err" to="store_ln40" fromId="647" toId="258">
</dataflow>
<dataflow id="1309" from="StgValue_1123" to="store_ln40" fromId="1123" toId="259">
</dataflow>
<dataflow id="1310" from="lbus_endpkt_reg0_mty" to="store_ln40" fromId="648" toId="259">
</dataflow>
<dataflow id="1311" from="StgValue_1168" to="storemerge1807" fromId="1168" toId="261">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1312" from="br_ln156" to="storemerge1807" fromId="260" toId="261">
</dataflow>
<dataflow id="1313" from="StgValue_1168" to="storemerge1807" fromId="1168" toId="261">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1314" from="br_ln159" to="storemerge1807" fromId="253" toId="261">
</dataflow>
<dataflow id="1315" from="StgValue_1168" to="storemerge1807" fromId="1168" toId="261">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1316" from="br_ln162" to="storemerge1807" fromId="246" toId="261">
</dataflow>
<dataflow id="1317" from="StgValue_1088" to="storemerge1807" fromId="1088" toId="261">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1318" from="br_ln159" to="storemerge1807" fromId="239" toId="261">
</dataflow>
<dataflow id="1319" from="storemerge1807" to="store_ln155" fromId="261" toId="262">
</dataflow>
<dataflow id="1320" from="fifo_write_V" to="store_ln155" fromId="618" toId="262">
</dataflow>
<dataflow id="1321" from="StgValue_1112" to="store_ln40" fromId="1112" toId="263">
</dataflow>
<dataflow id="1322" from="lbus_endpkt_reg1_dat" to="store_ln40" fromId="649" toId="263">
</dataflow>
<dataflow id="1323" from="StgValue_1088" to="store_ln40" fromId="1088" toId="264">
</dataflow>
<dataflow id="1324" from="lbus_endpkt_reg1_ena" to="store_ln40" fromId="650" toId="264">
</dataflow>
<dataflow id="1325" from="StgValue_1088" to="store_ln40" fromId="1088" toId="265">
</dataflow>
<dataflow id="1326" from="lbus_endpkt_reg1_sop" to="store_ln40" fromId="651" toId="265">
</dataflow>
<dataflow id="1327" from="StgValue_1088" to="store_ln40" fromId="1088" toId="266">
</dataflow>
<dataflow id="1328" from="lbus_endpkt_reg1_eop" to="store_ln40" fromId="652" toId="266">
</dataflow>
<dataflow id="1329" from="StgValue_1088" to="store_ln40" fromId="1088" toId="267">
</dataflow>
<dataflow id="1330" from="lbus_endpkt_reg1_err" to="store_ln40" fromId="653" toId="267">
</dataflow>
<dataflow id="1331" from="StgValue_1123" to="store_ln40" fromId="1123" toId="268">
</dataflow>
<dataflow id="1332" from="lbus_endpkt_reg1_mty" to="store_ln40" fromId="654" toId="268">
</dataflow>
<dataflow id="1333" from="StgValue_1112" to="store_ln40" fromId="1112" toId="269">
</dataflow>
<dataflow id="1334" from="lbus_endpkt_reg2_dat" to="store_ln40" fromId="655" toId="269">
</dataflow>
<dataflow id="1335" from="StgValue_1088" to="store_ln40" fromId="1088" toId="270">
</dataflow>
<dataflow id="1336" from="lbus_endpkt_reg2_ena" to="store_ln40" fromId="656" toId="270">
</dataflow>
<dataflow id="1337" from="StgValue_1088" to="store_ln40" fromId="1088" toId="271">
</dataflow>
<dataflow id="1338" from="lbus_endpkt_reg2_sop" to="store_ln40" fromId="657" toId="271">
</dataflow>
<dataflow id="1339" from="StgValue_1088" to="store_ln40" fromId="1088" toId="272">
</dataflow>
<dataflow id="1340" from="lbus_endpkt_reg2_eop" to="store_ln40" fromId="658" toId="272">
</dataflow>
<dataflow id="1341" from="StgValue_1088" to="store_ln40" fromId="1088" toId="273">
</dataflow>
<dataflow id="1342" from="lbus_endpkt_reg2_err" to="store_ln40" fromId="659" toId="273">
</dataflow>
<dataflow id="1343" from="StgValue_1123" to="store_ln40" fromId="1123" toId="274">
</dataflow>
<dataflow id="1344" from="lbus_endpkt_reg2_mty" to="store_ln40" fromId="660" toId="274">
</dataflow>
<dataflow id="1345" from="lhs_V_5" to="br_ln168" fromId="104" toId="275">
</dataflow>
<dataflow id="1346" from="lbus_input_reg2_data_1" to="store_ln40" fromId="113" toId="276">
</dataflow>
<dataflow id="1347" from="lbus_output_reg0_dat" to="store_ln40" fromId="619" toId="276">
</dataflow>
<dataflow id="1348" from="lhs_V_8" to="store_ln40" fromId="114" toId="277">
</dataflow>
<dataflow id="1349" from="lbus_output_reg0_ena" to="store_ln40" fromId="620" toId="277">
</dataflow>
<dataflow id="1350" from="lbus_input_reg2_sop_1" to="store_ln40" fromId="115" toId="278">
</dataflow>
<dataflow id="1351" from="lbus_output_reg0_sop" to="store_ln40" fromId="621" toId="278">
</dataflow>
<dataflow id="1352" from="rhs_V_44" to="store_ln40" fromId="116" toId="279">
</dataflow>
<dataflow id="1353" from="lbus_output_reg0_eop" to="store_ln40" fromId="622" toId="279">
</dataflow>
<dataflow id="1354" from="lbus_input_reg2_err_1" to="store_ln40" fromId="117" toId="280">
</dataflow>
<dataflow id="1355" from="lbus_output_reg0_err" to="store_ln40" fromId="623" toId="280">
</dataflow>
<dataflow id="1356" from="lbus_input_reg2_mty_1" to="store_ln40" fromId="118" toId="281">
</dataflow>
<dataflow id="1357" from="lbus_output_reg0_mty" to="store_ln40" fromId="624" toId="281">
</dataflow>
<dataflow id="1358" from="lbus_input_reg3_data_1" to="store_ln40" fromId="119" toId="282">
</dataflow>
<dataflow id="1359" from="lbus_output_reg1_dat" to="store_ln40" fromId="625" toId="282">
</dataflow>
<dataflow id="1360" from="lhs_V_10" to="store_ln40" fromId="120" toId="283">
</dataflow>
<dataflow id="1361" from="lbus_output_reg1_ena" to="store_ln40" fromId="626" toId="283">
</dataflow>
<dataflow id="1362" from="lbus_input_reg3_sop_1" to="store_ln40" fromId="121" toId="284">
</dataflow>
<dataflow id="1363" from="lbus_output_reg1_sop" to="store_ln40" fromId="627" toId="284">
</dataflow>
<dataflow id="1364" from="rhs_V_17" to="store_ln40" fromId="122" toId="285">
</dataflow>
<dataflow id="1365" from="lbus_output_reg1_eop" to="store_ln40" fromId="628" toId="285">
</dataflow>
<dataflow id="1366" from="lbus_input_reg3_err_1" to="store_ln40" fromId="123" toId="286">
</dataflow>
<dataflow id="1367" from="lbus_output_reg1_err" to="store_ln40" fromId="629" toId="286">
</dataflow>
<dataflow id="1368" from="lbus_input_reg3_mty_1" to="store_ln40" fromId="124" toId="287">
</dataflow>
<dataflow id="1369" from="lbus_output_reg1_mty" to="store_ln40" fromId="630" toId="287">
</dataflow>
<dataflow id="1370" from="lhs_V_20" to="br_ln173" fromId="39" toId="289">
</dataflow>
<dataflow id="1371" from="rhs_V_44" to="or_ln1356" fromId="116" toId="290">
</dataflow>
<dataflow id="1372" from="rhs_V_17" to="or_ln1356" fromId="122" toId="290">
</dataflow>
<dataflow id="1373" from="lhs_V_5" to="and_ln176" fromId="104" toId="291">
</dataflow>
<dataflow id="1374" from="or_ln1356" to="and_ln176" fromId="290" toId="291">
</dataflow>
<dataflow id="1375" from="and_ln176" to="br_ln176" fromId="291" toId="292">
</dataflow>
<dataflow id="1376" from="StgValue_1112" to="store_ln40" fromId="1112" toId="293">
</dataflow>
<dataflow id="1377" from="lbus_output_reg2_dat" to="store_ln40" fromId="631" toId="293">
</dataflow>
<dataflow id="1378" from="StgValue_1088" to="store_ln40" fromId="1088" toId="294">
</dataflow>
<dataflow id="1379" from="lbus_output_reg2_ena" to="store_ln40" fromId="632" toId="294">
</dataflow>
<dataflow id="1380" from="StgValue_1088" to="store_ln40" fromId="1088" toId="295">
</dataflow>
<dataflow id="1381" from="lbus_output_reg2_sop" to="store_ln40" fromId="633" toId="295">
</dataflow>
<dataflow id="1382" from="StgValue_1088" to="store_ln40" fromId="1088" toId="296">
</dataflow>
<dataflow id="1383" from="lbus_output_reg2_eop" to="store_ln40" fromId="634" toId="296">
</dataflow>
<dataflow id="1384" from="StgValue_1088" to="store_ln40" fromId="1088" toId="297">
</dataflow>
<dataflow id="1385" from="lbus_output_reg2_err" to="store_ln40" fromId="635" toId="297">
</dataflow>
<dataflow id="1386" from="StgValue_1123" to="store_ln40" fromId="1123" toId="298">
</dataflow>
<dataflow id="1387" from="lbus_output_reg2_mty" to="store_ln40" fromId="636" toId="298">
</dataflow>
<dataflow id="1388" from="StgValue_1112" to="store_ln40" fromId="1112" toId="299">
</dataflow>
<dataflow id="1389" from="lbus_output_reg3_dat" to="store_ln40" fromId="637" toId="299">
</dataflow>
<dataflow id="1390" from="StgValue_1088" to="store_ln40" fromId="1088" toId="300">
</dataflow>
<dataflow id="1391" from="lbus_output_reg3_ena" to="store_ln40" fromId="638" toId="300">
</dataflow>
<dataflow id="1392" from="StgValue_1088" to="store_ln40" fromId="1088" toId="301">
</dataflow>
<dataflow id="1393" from="lbus_output_reg3_sop" to="store_ln40" fromId="639" toId="301">
</dataflow>
<dataflow id="1394" from="StgValue_1088" to="store_ln40" fromId="1088" toId="302">
</dataflow>
<dataflow id="1395" from="lbus_output_reg3_eop" to="store_ln40" fromId="640" toId="302">
</dataflow>
<dataflow id="1396" from="StgValue_1088" to="store_ln40" fromId="1088" toId="303">
</dataflow>
<dataflow id="1397" from="lbus_output_reg3_err" to="store_ln40" fromId="641" toId="303">
</dataflow>
<dataflow id="1398" from="StgValue_1123" to="store_ln40" fromId="1123" toId="304">
</dataflow>
<dataflow id="1399" from="lbus_output_reg3_mty" to="store_ln40" fromId="642" toId="304">
</dataflow>
<dataflow id="1400" from="lbus_0_data_V_read" to="store_ln40" fromId="128" toId="307">
</dataflow>
<dataflow id="1401" from="lbus_output_reg2_dat" to="store_ln40" fromId="631" toId="307">
</dataflow>
<dataflow id="1402" from="StgValue_1168" to="store_ln40" fromId="1168" toId="308">
</dataflow>
<dataflow id="1403" from="lbus_output_reg2_ena" to="store_ln40" fromId="632" toId="308">
</dataflow>
<dataflow id="1404" from="rhs_V_42" to="store_ln40" fromId="129" toId="309">
</dataflow>
<dataflow id="1405" from="lbus_output_reg2_sop" to="store_ln40" fromId="633" toId="309">
</dataflow>
<dataflow id="1406" from="rhs_V_35" to="store_ln40" fromId="130" toId="310">
</dataflow>
<dataflow id="1407" from="lbus_output_reg2_eop" to="store_ln40" fromId="634" toId="310">
</dataflow>
<dataflow id="1408" from="rhs_V" to="store_ln40" fromId="40" toId="311">
</dataflow>
<dataflow id="1409" from="lbus_output_reg2_err" to="store_ln40" fromId="635" toId="311">
</dataflow>
<dataflow id="1410" from="lbus_0_mty_V_read" to="store_ln40" fromId="131" toId="312">
</dataflow>
<dataflow id="1411" from="lbus_output_reg2_mty" to="store_ln40" fromId="636" toId="312">
</dataflow>
<dataflow id="1412" from="lbus_1_data_V_read" to="store_ln40" fromId="132" toId="313">
</dataflow>
<dataflow id="1413" from="lbus_output_reg3_dat" to="store_ln40" fromId="637" toId="313">
</dataflow>
<dataflow id="1414" from="lhs_V_1" to="store_ln40" fromId="42" toId="314">
</dataflow>
<dataflow id="1415" from="lbus_output_reg3_ena" to="store_ln40" fromId="638" toId="314">
</dataflow>
<dataflow id="1416" from="rhs_V_8" to="store_ln40" fromId="125" toId="315">
</dataflow>
<dataflow id="1417" from="lbus_output_reg3_sop" to="store_ln40" fromId="639" toId="315">
</dataflow>
<dataflow id="1418" from="rhs_V_36" to="store_ln40" fromId="133" toId="316">
</dataflow>
<dataflow id="1419" from="lbus_output_reg3_eop" to="store_ln40" fromId="640" toId="316">
</dataflow>
<dataflow id="1420" from="rhs_V_1" to="store_ln40" fromId="43" toId="317">
</dataflow>
<dataflow id="1421" from="lbus_output_reg3_err" to="store_ln40" fromId="641" toId="317">
</dataflow>
<dataflow id="1422" from="lbus_1_mty_V_read" to="store_ln40" fromId="134" toId="318">
</dataflow>
<dataflow id="1423" from="lbus_output_reg3_mty" to="store_ln40" fromId="642" toId="318">
</dataflow>
<dataflow id="1424" from="ret_V_73" to="or_ln1355_3" fromId="232" toId="320">
</dataflow>
<dataflow id="1425" from="lhs_V_20" to="or_ln1355_3" fromId="39" toId="320">
</dataflow>
<dataflow id="1426" from="or_ln1355_3" to="xor_ln1355_3" fromId="320" toId="321">
</dataflow>
<dataflow id="1427" from="StgValue_1168" to="xor_ln1355_3" fromId="1168" toId="321">
</dataflow>
<dataflow id="1428" from="lhs_V_5" to="ret_V_40" fromId="104" toId="322">
</dataflow>
<dataflow id="1429" from="xor_ln1355_3" to="ret_V_40" fromId="321" toId="322">
</dataflow>
<dataflow id="1430" from="ret_V_40" to="br_ln181" fromId="322" toId="323">
</dataflow>
<dataflow id="1431" from="lhs_V_20" to="br_ln183" fromId="39" toId="324">
</dataflow>
<dataflow id="1432" from="StgValue_1088" to="store_ln184" fromId="1088" toId="325">
</dataflow>
<dataflow id="1433" from="outputreg_partial_lo" to="store_ln184" fromId="682" toId="325">
</dataflow>
<dataflow id="1434" from="StgValue_1168" to="store_ln182" fromId="1168" toId="328">
</dataflow>
<dataflow id="1435" from="outputreg_partial_lo" to="store_ln182" fromId="682" toId="328">
</dataflow>
<dataflow id="1436" from="lhs_V_7" to="ret_V_62" fromId="108" toId="331">
</dataflow>
<dataflow id="1437" from="rhs_V_43" to="ret_V_62" fromId="110" toId="331">
</dataflow>
<dataflow id="1438" from="lhs_V_8" to="ret_V_63" fromId="114" toId="332">
</dataflow>
<dataflow id="1439" from="rhs_V_44" to="ret_V_63" fromId="116" toId="332">
</dataflow>
<dataflow id="1440" from="lhs_V_10" to="ret_V_64" fromId="120" toId="333">
</dataflow>
<dataflow id="1441" from="rhs_V_17" to="ret_V_64" fromId="122" toId="333">
</dataflow>
<dataflow id="1442" from="ret_V_63" to="or_ln1356_7" fromId="332" toId="334">
</dataflow>
<dataflow id="1443" from="ret_V_64" to="or_ln1356_7" fromId="333" toId="334">
</dataflow>
<dataflow id="1444" from="or_ln1356_7" to="ret_V_65" fromId="334" toId="335">
</dataflow>
<dataflow id="1445" from="ret_V_62" to="ret_V_65" fromId="331" toId="335">
</dataflow>
<dataflow id="1446" from="ret_V_65" to="br_ln113" fromId="335" toId="336">
</dataflow>
<dataflow id="1447" from="lhs_V_3" to="ret_V_66" fromId="45" toId="337">
</dataflow>
<dataflow id="1448" from="rhs_V_9" to="ret_V_66" fromId="126" toId="337">
</dataflow>
<dataflow id="1449" from="lhs_V_4" to="ret_V_67" fromId="48" toId="338">
</dataflow>
<dataflow id="1450" from="rhs_V_11" to="ret_V_67" fromId="127" toId="338">
</dataflow>
<dataflow id="1451" from="ret_V_66" to="ret_V_68" fromId="337" toId="339">
</dataflow>
<dataflow id="1452" from="ret_V_67" to="ret_V_68" fromId="338" toId="339">
</dataflow>
<dataflow id="1453" from="lhs_V_20" to="ret_V_28" fromId="39" toId="340">
</dataflow>
<dataflow id="1454" from="ret_V_68" to="ret_V_28" fromId="339" toId="340">
</dataflow>
<dataflow id="1455" from="ret_V_28" to="br_ln117" fromId="340" toId="341">
</dataflow>
<dataflow id="1456" from="lhs_V_5" to="ret_V_69" fromId="104" toId="342">
</dataflow>
<dataflow id="1457" from="lhs_V_20" to="ret_V_69" fromId="39" toId="342">
</dataflow>
<dataflow id="1458" from="lhs_V_17" to="ret_V_32" fromId="142" toId="343">
</dataflow>
<dataflow id="1459" from="ret_V_69" to="ret_V_32" fromId="342" toId="343">
</dataflow>
<dataflow id="1460" from="ret_V_32" to="br_ln121" fromId="343" toId="344">
</dataflow>
<dataflow id="1461" from="StgValue_1112" to="store_ln40" fromId="1112" toId="345">
</dataflow>
<dataflow id="1462" from="lbus_endpkt_reg0_dat" to="store_ln40" fromId="643" toId="345">
</dataflow>
<dataflow id="1463" from="StgValue_1088" to="store_ln40" fromId="1088" toId="346">
</dataflow>
<dataflow id="1464" from="lbus_endpkt_reg0_ena" to="store_ln40" fromId="644" toId="346">
</dataflow>
<dataflow id="1465" from="StgValue_1088" to="store_ln40" fromId="1088" toId="347">
</dataflow>
<dataflow id="1466" from="lbus_endpkt_reg0_sop" to="store_ln40" fromId="645" toId="347">
</dataflow>
<dataflow id="1467" from="StgValue_1088" to="store_ln40" fromId="1088" toId="348">
</dataflow>
<dataflow id="1468" from="lbus_endpkt_reg0_eop" to="store_ln40" fromId="646" toId="348">
</dataflow>
<dataflow id="1469" from="StgValue_1088" to="store_ln40" fromId="1088" toId="349">
</dataflow>
<dataflow id="1470" from="lbus_endpkt_reg0_err" to="store_ln40" fromId="647" toId="349">
</dataflow>
<dataflow id="1471" from="StgValue_1123" to="store_ln40" fromId="1123" toId="350">
</dataflow>
<dataflow id="1472" from="lbus_endpkt_reg0_mty" to="store_ln40" fromId="648" toId="350">
</dataflow>
<dataflow id="1473" from="StgValue_1112" to="store_ln40" fromId="1112" toId="351">
</dataflow>
<dataflow id="1474" from="lbus_endpkt_reg1_dat" to="store_ln40" fromId="649" toId="351">
</dataflow>
<dataflow id="1475" from="StgValue_1088" to="store_ln40" fromId="1088" toId="352">
</dataflow>
<dataflow id="1476" from="lbus_endpkt_reg1_ena" to="store_ln40" fromId="650" toId="352">
</dataflow>
<dataflow id="1477" from="StgValue_1088" to="store_ln40" fromId="1088" toId="353">
</dataflow>
<dataflow id="1478" from="lbus_endpkt_reg1_sop" to="store_ln40" fromId="651" toId="353">
</dataflow>
<dataflow id="1479" from="StgValue_1088" to="store_ln40" fromId="1088" toId="354">
</dataflow>
<dataflow id="1480" from="lbus_endpkt_reg1_eop" to="store_ln40" fromId="652" toId="354">
</dataflow>
<dataflow id="1481" from="StgValue_1088" to="store_ln40" fromId="1088" toId="355">
</dataflow>
<dataflow id="1482" from="lbus_endpkt_reg1_err" to="store_ln40" fromId="653" toId="355">
</dataflow>
<dataflow id="1483" from="StgValue_1123" to="store_ln40" fromId="1123" toId="356">
</dataflow>
<dataflow id="1484" from="lbus_endpkt_reg1_mty" to="store_ln40" fromId="654" toId="356">
</dataflow>
<dataflow id="1485" from="lbus_1_data_V_read" to="store_ln40" fromId="132" toId="358">
</dataflow>
<dataflow id="1486" from="lbus_endpkt_reg0_dat" to="store_ln40" fromId="643" toId="358">
</dataflow>
<dataflow id="1487" from="lhs_V_1" to="store_ln40" fromId="42" toId="359">
</dataflow>
<dataflow id="1488" from="lbus_endpkt_reg0_ena" to="store_ln40" fromId="644" toId="359">
</dataflow>
<dataflow id="1489" from="rhs_V_8" to="store_ln40" fromId="125" toId="360">
</dataflow>
<dataflow id="1490" from="lbus_endpkt_reg0_sop" to="store_ln40" fromId="645" toId="360">
</dataflow>
<dataflow id="1491" from="rhs_V_36" to="store_ln40" fromId="133" toId="361">
</dataflow>
<dataflow id="1492" from="lbus_endpkt_reg0_eop" to="store_ln40" fromId="646" toId="361">
</dataflow>
<dataflow id="1493" from="rhs_V_1" to="store_ln40" fromId="43" toId="362">
</dataflow>
<dataflow id="1494" from="lbus_endpkt_reg0_err" to="store_ln40" fromId="647" toId="362">
</dataflow>
<dataflow id="1495" from="lbus_1_mty_V_read" to="store_ln40" fromId="134" toId="363">
</dataflow>
<dataflow id="1496" from="lbus_endpkt_reg0_mty" to="store_ln40" fromId="648" toId="363">
</dataflow>
<dataflow id="1497" from="lbus_2_data_V_read" to="store_ln40" fromId="135" toId="364">
</dataflow>
<dataflow id="1498" from="lbus_endpkt_reg1_dat" to="store_ln40" fromId="649" toId="364">
</dataflow>
<dataflow id="1499" from="lhs_V_3" to="store_ln40" fromId="45" toId="365">
</dataflow>
<dataflow id="1500" from="lbus_endpkt_reg1_ena" to="store_ln40" fromId="650" toId="365">
</dataflow>
<dataflow id="1501" from="rhs_V_9" to="store_ln40" fromId="126" toId="366">
</dataflow>
<dataflow id="1502" from="lbus_endpkt_reg1_sop" to="store_ln40" fromId="651" toId="366">
</dataflow>
<dataflow id="1503" from="rhs_V_38" to="store_ln40" fromId="136" toId="367">
</dataflow>
<dataflow id="1504" from="lbus_endpkt_reg1_eop" to="store_ln40" fromId="652" toId="367">
</dataflow>
<dataflow id="1505" from="rhs_V_3" to="store_ln40" fromId="46" toId="368">
</dataflow>
<dataflow id="1506" from="lbus_endpkt_reg1_err" to="store_ln40" fromId="653" toId="368">
</dataflow>
<dataflow id="1507" from="lbus_2_mty_V_read" to="store_ln40" fromId="137" toId="369">
</dataflow>
<dataflow id="1508" from="lbus_endpkt_reg1_mty" to="store_ln40" fromId="654" toId="369">
</dataflow>
<dataflow id="1509" from="StgValue_1112" to="store_ln40" fromId="1112" toId="371">
</dataflow>
<dataflow id="1510" from="lbus_endpkt_reg0_dat" to="store_ln40" fromId="643" toId="371">
</dataflow>
<dataflow id="1511" from="StgValue_1088" to="store_ln40" fromId="1088" toId="372">
</dataflow>
<dataflow id="1512" from="lbus_endpkt_reg0_ena" to="store_ln40" fromId="644" toId="372">
</dataflow>
<dataflow id="1513" from="StgValue_1088" to="store_ln40" fromId="1088" toId="373">
</dataflow>
<dataflow id="1514" from="lbus_endpkt_reg0_sop" to="store_ln40" fromId="645" toId="373">
</dataflow>
<dataflow id="1515" from="StgValue_1088" to="store_ln40" fromId="1088" toId="374">
</dataflow>
<dataflow id="1516" from="lbus_endpkt_reg0_eop" to="store_ln40" fromId="646" toId="374">
</dataflow>
<dataflow id="1517" from="StgValue_1088" to="store_ln40" fromId="1088" toId="375">
</dataflow>
<dataflow id="1518" from="lbus_endpkt_reg0_err" to="store_ln40" fromId="647" toId="375">
</dataflow>
<dataflow id="1519" from="StgValue_1123" to="store_ln40" fromId="1123" toId="376">
</dataflow>
<dataflow id="1520" from="lbus_endpkt_reg0_mty" to="store_ln40" fromId="648" toId="376">
</dataflow>
<dataflow id="1521" from="StgValue_1112" to="store_ln40" fromId="1112" toId="377">
</dataflow>
<dataflow id="1522" from="lbus_endpkt_reg1_dat" to="store_ln40" fromId="649" toId="377">
</dataflow>
<dataflow id="1523" from="StgValue_1088" to="store_ln40" fromId="1088" toId="378">
</dataflow>
<dataflow id="1524" from="lbus_endpkt_reg1_ena" to="store_ln40" fromId="650" toId="378">
</dataflow>
<dataflow id="1525" from="StgValue_1088" to="store_ln40" fromId="1088" toId="379">
</dataflow>
<dataflow id="1526" from="lbus_endpkt_reg1_sop" to="store_ln40" fromId="651" toId="379">
</dataflow>
<dataflow id="1527" from="StgValue_1088" to="store_ln40" fromId="1088" toId="380">
</dataflow>
<dataflow id="1528" from="lbus_endpkt_reg1_eop" to="store_ln40" fromId="652" toId="380">
</dataflow>
<dataflow id="1529" from="StgValue_1088" to="store_ln40" fromId="1088" toId="381">
</dataflow>
<dataflow id="1530" from="lbus_endpkt_reg1_err" to="store_ln40" fromId="653" toId="381">
</dataflow>
<dataflow id="1531" from="StgValue_1123" to="store_ln40" fromId="1123" toId="382">
</dataflow>
<dataflow id="1532" from="lbus_endpkt_reg1_mty" to="store_ln40" fromId="654" toId="382">
</dataflow>
<dataflow id="1533" from="StgValue_1168" to="storemerge1810" fromId="1168" toId="384">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1534" from="br_ln117" to="storemerge1810" fromId="383" toId="384">
</dataflow>
<dataflow id="1535" from="StgValue_1168" to="storemerge1810" fromId="1168" toId="384">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1536" from="br_ln121" to="storemerge1810" fromId="370" toId="384">
</dataflow>
<dataflow id="1537" from="StgValue_1168" to="storemerge1810" fromId="1168" toId="384">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1538" from="br_ln125" to="storemerge1810" fromId="357" toId="384">
</dataflow>
<dataflow id="1539" from="StgValue_1088" to="storemerge1810" fromId="1088" toId="384">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1540" from="br_ln121" to="storemerge1810" fromId="344" toId="384">
</dataflow>
<dataflow id="1541" from="storemerge1810" to="store_ln116" fromId="384" toId="385">
</dataflow>
<dataflow id="1542" from="fifo_write_V" to="store_ln116" fromId="618" toId="385">
</dataflow>
<dataflow id="1543" from="StgValue_1112" to="store_ln40" fromId="1112" toId="386">
</dataflow>
<dataflow id="1544" from="lbus_endpkt_reg2_dat" to="store_ln40" fromId="655" toId="386">
</dataflow>
<dataflow id="1545" from="StgValue_1088" to="store_ln40" fromId="1088" toId="387">
</dataflow>
<dataflow id="1546" from="lbus_endpkt_reg2_ena" to="store_ln40" fromId="656" toId="387">
</dataflow>
<dataflow id="1547" from="StgValue_1088" to="store_ln40" fromId="1088" toId="388">
</dataflow>
<dataflow id="1548" from="lbus_endpkt_reg2_sop" to="store_ln40" fromId="657" toId="388">
</dataflow>
<dataflow id="1549" from="StgValue_1088" to="store_ln40" fromId="1088" toId="389">
</dataflow>
<dataflow id="1550" from="lbus_endpkt_reg2_eop" to="store_ln40" fromId="658" toId="389">
</dataflow>
<dataflow id="1551" from="StgValue_1088" to="store_ln40" fromId="1088" toId="390">
</dataflow>
<dataflow id="1552" from="lbus_endpkt_reg2_err" to="store_ln40" fromId="659" toId="390">
</dataflow>
<dataflow id="1553" from="StgValue_1123" to="store_ln40" fromId="1123" toId="391">
</dataflow>
<dataflow id="1554" from="lbus_endpkt_reg2_mty" to="store_ln40" fromId="660" toId="391">
</dataflow>
<dataflow id="1555" from="lhs_V_5" to="br_ln130" fromId="104" toId="392">
</dataflow>
<dataflow id="1556" from="lbus_input_reg1_data_1" to="store_ln40" fromId="107" toId="393">
</dataflow>
<dataflow id="1557" from="lbus_output_reg0_dat" to="store_ln40" fromId="619" toId="393">
</dataflow>
<dataflow id="1558" from="lhs_V_7" to="store_ln40" fromId="108" toId="394">
</dataflow>
<dataflow id="1559" from="lbus_output_reg0_ena" to="store_ln40" fromId="620" toId="394">
</dataflow>
<dataflow id="1560" from="lbus_input_reg1_sop_1" to="store_ln40" fromId="109" toId="395">
</dataflow>
<dataflow id="1561" from="lbus_output_reg0_sop" to="store_ln40" fromId="621" toId="395">
</dataflow>
<dataflow id="1562" from="rhs_V_43" to="store_ln40" fromId="110" toId="396">
</dataflow>
<dataflow id="1563" from="lbus_output_reg0_eop" to="store_ln40" fromId="622" toId="396">
</dataflow>
<dataflow id="1564" from="lbus_input_reg1_err_1" to="store_ln40" fromId="111" toId="397">
</dataflow>
<dataflow id="1565" from="lbus_output_reg0_err" to="store_ln40" fromId="623" toId="397">
</dataflow>
<dataflow id="1566" from="lbus_input_reg1_mty_1" to="store_ln40" fromId="112" toId="398">
</dataflow>
<dataflow id="1567" from="lbus_output_reg0_mty" to="store_ln40" fromId="624" toId="398">
</dataflow>
<dataflow id="1568" from="lbus_input_reg2_data_1" to="store_ln40" fromId="113" toId="399">
</dataflow>
<dataflow id="1569" from="lbus_output_reg1_dat" to="store_ln40" fromId="625" toId="399">
</dataflow>
<dataflow id="1570" from="lhs_V_8" to="store_ln40" fromId="114" toId="400">
</dataflow>
<dataflow id="1571" from="lbus_output_reg1_ena" to="store_ln40" fromId="626" toId="400">
</dataflow>
<dataflow id="1572" from="lbus_input_reg2_sop_1" to="store_ln40" fromId="115" toId="401">
</dataflow>
<dataflow id="1573" from="lbus_output_reg1_sop" to="store_ln40" fromId="627" toId="401">
</dataflow>
<dataflow id="1574" from="rhs_V_44" to="store_ln40" fromId="116" toId="402">
</dataflow>
<dataflow id="1575" from="lbus_output_reg1_eop" to="store_ln40" fromId="628" toId="402">
</dataflow>
<dataflow id="1576" from="lbus_input_reg2_err_1" to="store_ln40" fromId="117" toId="403">
</dataflow>
<dataflow id="1577" from="lbus_output_reg1_err" to="store_ln40" fromId="629" toId="403">
</dataflow>
<dataflow id="1578" from="lbus_input_reg2_mty_1" to="store_ln40" fromId="118" toId="404">
</dataflow>
<dataflow id="1579" from="lbus_output_reg1_mty" to="store_ln40" fromId="630" toId="404">
</dataflow>
<dataflow id="1580" from="lbus_input_reg3_data_1" to="store_ln40" fromId="119" toId="405">
</dataflow>
<dataflow id="1581" from="lbus_output_reg2_dat" to="store_ln40" fromId="631" toId="405">
</dataflow>
<dataflow id="1582" from="lhs_V_10" to="store_ln40" fromId="120" toId="406">
</dataflow>
<dataflow id="1583" from="lbus_output_reg2_ena" to="store_ln40" fromId="632" toId="406">
</dataflow>
<dataflow id="1584" from="lbus_input_reg3_sop_1" to="store_ln40" fromId="121" toId="407">
</dataflow>
<dataflow id="1585" from="lbus_output_reg2_sop" to="store_ln40" fromId="633" toId="407">
</dataflow>
<dataflow id="1586" from="rhs_V_17" to="store_ln40" fromId="122" toId="408">
</dataflow>
<dataflow id="1587" from="lbus_output_reg2_eop" to="store_ln40" fromId="634" toId="408">
</dataflow>
<dataflow id="1588" from="lbus_input_reg3_err_1" to="store_ln40" fromId="123" toId="409">
</dataflow>
<dataflow id="1589" from="lbus_output_reg2_err" to="store_ln40" fromId="635" toId="409">
</dataflow>
<dataflow id="1590" from="lbus_input_reg3_mty_1" to="store_ln40" fromId="124" toId="410">
</dataflow>
<dataflow id="1591" from="lbus_output_reg2_mty" to="store_ln40" fromId="636" toId="410">
</dataflow>
<dataflow id="1592" from="lhs_V_20" to="br_ln136" fromId="39" toId="412">
</dataflow>
<dataflow id="1593" from="rhs_V_44" to="or_ln1356_15" fromId="116" toId="413">
</dataflow>
<dataflow id="1594" from="rhs_V_17" to="or_ln1356_15" fromId="122" toId="413">
</dataflow>
<dataflow id="1595" from="or_ln1356_15" to="ret_V_70" fromId="413" toId="414">
</dataflow>
<dataflow id="1596" from="rhs_V_43" to="ret_V_70" fromId="110" toId="414">
</dataflow>
<dataflow id="1597" from="lhs_V_5" to="ret_V_38" fromId="104" toId="415">
</dataflow>
<dataflow id="1598" from="ret_V_70" to="ret_V_38" fromId="414" toId="415">
</dataflow>
<dataflow id="1599" from="ret_V_38" to="br_ln138" fromId="415" toId="416">
</dataflow>
<dataflow id="1600" from="StgValue_1112" to="store_ln40" fromId="1112" toId="417">
</dataflow>
<dataflow id="1601" from="lbus_output_reg3_dat" to="store_ln40" fromId="637" toId="417">
</dataflow>
<dataflow id="1602" from="StgValue_1088" to="store_ln40" fromId="1088" toId="418">
</dataflow>
<dataflow id="1603" from="lbus_output_reg3_ena" to="store_ln40" fromId="638" toId="418">
</dataflow>
<dataflow id="1604" from="StgValue_1088" to="store_ln40" fromId="1088" toId="419">
</dataflow>
<dataflow id="1605" from="lbus_output_reg3_sop" to="store_ln40" fromId="639" toId="419">
</dataflow>
<dataflow id="1606" from="StgValue_1088" to="store_ln40" fromId="1088" toId="420">
</dataflow>
<dataflow id="1607" from="lbus_output_reg3_eop" to="store_ln40" fromId="640" toId="420">
</dataflow>
<dataflow id="1608" from="StgValue_1088" to="store_ln40" fromId="1088" toId="421">
</dataflow>
<dataflow id="1609" from="lbus_output_reg3_err" to="store_ln40" fromId="641" toId="421">
</dataflow>
<dataflow id="1610" from="StgValue_1123" to="store_ln40" fromId="1123" toId="422">
</dataflow>
<dataflow id="1611" from="lbus_output_reg3_mty" to="store_ln40" fromId="642" toId="422">
</dataflow>
<dataflow id="1612" from="lbus_0_data_V_read" to="store_ln40" fromId="128" toId="425">
</dataflow>
<dataflow id="1613" from="lbus_output_reg3_dat" to="store_ln40" fromId="637" toId="425">
</dataflow>
<dataflow id="1614" from="StgValue_1168" to="store_ln40" fromId="1168" toId="426">
</dataflow>
<dataflow id="1615" from="lbus_output_reg3_ena" to="store_ln40" fromId="638" toId="426">
</dataflow>
<dataflow id="1616" from="rhs_V_42" to="store_ln40" fromId="129" toId="427">
</dataflow>
<dataflow id="1617" from="lbus_output_reg3_sop" to="store_ln40" fromId="639" toId="427">
</dataflow>
<dataflow id="1618" from="rhs_V_35" to="store_ln40" fromId="130" toId="428">
</dataflow>
<dataflow id="1619" from="lbus_output_reg3_eop" to="store_ln40" fromId="640" toId="428">
</dataflow>
<dataflow id="1620" from="rhs_V" to="store_ln40" fromId="40" toId="429">
</dataflow>
<dataflow id="1621" from="lbus_output_reg3_err" to="store_ln40" fromId="641" toId="429">
</dataflow>
<dataflow id="1622" from="lbus_0_mty_V_read" to="store_ln40" fromId="131" toId="430">
</dataflow>
<dataflow id="1623" from="lbus_output_reg3_mty" to="store_ln40" fromId="642" toId="430">
</dataflow>
<dataflow id="1624" from="ret_V_65" to="or_ln1355_2" fromId="335" toId="432">
</dataflow>
<dataflow id="1625" from="lhs_V_20" to="or_ln1355_2" fromId="39" toId="432">
</dataflow>
<dataflow id="1626" from="or_ln1355_2" to="xor_ln1355_2" fromId="432" toId="433">
</dataflow>
<dataflow id="1627" from="StgValue_1168" to="xor_ln1355_2" fromId="1168" toId="433">
</dataflow>
<dataflow id="1628" from="lhs_V_5" to="ret_V_39" fromId="104" toId="434">
</dataflow>
<dataflow id="1629" from="xor_ln1355_2" to="ret_V_39" fromId="433" toId="434">
</dataflow>
<dataflow id="1630" from="ret_V_39" to="br_ln142" fromId="434" toId="435">
</dataflow>
<dataflow id="1631" from="lhs_V_20" to="br_ln144" fromId="39" toId="436">
</dataflow>
<dataflow id="1632" from="StgValue_1088" to="store_ln145" fromId="1088" toId="437">
</dataflow>
<dataflow id="1633" from="outputreg_partial_lo" to="store_ln145" fromId="682" toId="437">
</dataflow>
<dataflow id="1634" from="StgValue_1168" to="store_ln143" fromId="1168" toId="440">
</dataflow>
<dataflow id="1635" from="outputreg_partial_lo" to="store_ln143" fromId="682" toId="440">
</dataflow>
<dataflow id="1636" from="lhs_V_1" to="ret_V_54" fromId="42" toId="443">
</dataflow>
<dataflow id="1637" from="rhs_V_8" to="ret_V_54" fromId="125" toId="443">
</dataflow>
<dataflow id="1638" from="lhs_V_3" to="ret_V_55" fromId="45" toId="444">
</dataflow>
<dataflow id="1639" from="rhs_V_9" to="ret_V_55" fromId="126" toId="444">
</dataflow>
<dataflow id="1640" from="lhs_V_4" to="ret_V_56" fromId="48" toId="445">
</dataflow>
<dataflow id="1641" from="rhs_V_11" to="ret_V_56" fromId="127" toId="445">
</dataflow>
<dataflow id="1642" from="ret_V_55" to="or_ln1356_5" fromId="444" toId="446">
</dataflow>
<dataflow id="1643" from="ret_V_56" to="or_ln1356_5" fromId="445" toId="446">
</dataflow>
<dataflow id="1644" from="or_ln1356_5" to="ret_V_57" fromId="446" toId="447">
</dataflow>
<dataflow id="1645" from="ret_V_54" to="ret_V_57" fromId="443" toId="447">
</dataflow>
<dataflow id="1646" from="lhs_V_20" to="ret_V_10" fromId="39" toId="448">
</dataflow>
<dataflow id="1647" from="ret_V_57" to="ret_V_10" fromId="447" toId="448">
</dataflow>
<dataflow id="1648" from="ret_V_10" to="br_ln86" fromId="448" toId="449">
</dataflow>
<dataflow id="1649" from="lhs_V_15" to="rhs_V_23" fromId="106" toId="450">
</dataflow>
<dataflow id="1650" from="StgValue_1168" to="rhs_V_23" fromId="1168" toId="450">
</dataflow>
<dataflow id="1651" from="lhs_V_5" to="ret_V_58" fromId="104" toId="451">
</dataflow>
<dataflow id="1652" from="rhs_V_23" to="ret_V_58" fromId="450" toId="451">
</dataflow>
<dataflow id="1653" from="outputreg_eop_V" to="outputreg_eop_V_load" fromId="683" toId="452">
</dataflow>
<dataflow id="1654" from="lhs_V_5" to="or_ln1355" fromId="104" toId="453">
</dataflow>
<dataflow id="1655" from="outputreg_eop_V_load" to="or_ln1355" fromId="452" toId="453">
</dataflow>
<dataflow id="1656" from="or_ln1355" to="xor_ln1355" fromId="453" toId="454">
</dataflow>
<dataflow id="1657" from="StgValue_1168" to="xor_ln1355" fromId="1168" toId="454">
</dataflow>
<dataflow id="1658" from="rhs_V_24" to="ret_V_59" fromId="59" toId="455">
</dataflow>
<dataflow id="1659" from="xor_ln1355" to="ret_V_59" fromId="454" toId="455">
</dataflow>
<dataflow id="1660" from="ret_V_58" to="ret_V_60" fromId="451" toId="456">
</dataflow>
<dataflow id="1661" from="ret_V_59" to="ret_V_60" fromId="455" toId="456">
</dataflow>
<dataflow id="1662" from="lhs_V_20" to="ret_V_61" fromId="39" toId="457">
</dataflow>
<dataflow id="1663" from="ret_V_60" to="ret_V_61" fromId="456" toId="457">
</dataflow>
<dataflow id="1664" from="lhs_V_15" to="ret_V_24" fromId="106" toId="458">
</dataflow>
<dataflow id="1665" from="ret_V_61" to="ret_V_24" fromId="457" toId="458">
</dataflow>
<dataflow id="1666" from="ret_V_24" to="br_ln91" fromId="458" toId="459">
</dataflow>
<dataflow id="1667" from="StgValue_1112" to="store_ln40" fromId="1112" toId="460">
</dataflow>
<dataflow id="1668" from="lbus_endpkt_reg0_dat" to="store_ln40" fromId="643" toId="460">
</dataflow>
<dataflow id="1669" from="StgValue_1088" to="store_ln40" fromId="1088" toId="461">
</dataflow>
<dataflow id="1670" from="lbus_endpkt_reg0_ena" to="store_ln40" fromId="644" toId="461">
</dataflow>
<dataflow id="1671" from="StgValue_1088" to="store_ln40" fromId="1088" toId="462">
</dataflow>
<dataflow id="1672" from="lbus_endpkt_reg0_sop" to="store_ln40" fromId="645" toId="462">
</dataflow>
<dataflow id="1673" from="StgValue_1088" to="store_ln40" fromId="1088" toId="463">
</dataflow>
<dataflow id="1674" from="lbus_endpkt_reg0_eop" to="store_ln40" fromId="646" toId="463">
</dataflow>
<dataflow id="1675" from="StgValue_1088" to="store_ln40" fromId="1088" toId="464">
</dataflow>
<dataflow id="1676" from="lbus_endpkt_reg0_err" to="store_ln40" fromId="647" toId="464">
</dataflow>
<dataflow id="1677" from="StgValue_1123" to="store_ln40" fromId="1123" toId="465">
</dataflow>
<dataflow id="1678" from="lbus_endpkt_reg0_mty" to="store_ln40" fromId="648" toId="465">
</dataflow>
<dataflow id="1679" from="StgValue_1112" to="store_ln40" fromId="1112" toId="466">
</dataflow>
<dataflow id="1680" from="lbus_endpkt_reg1_dat" to="store_ln40" fromId="649" toId="466">
</dataflow>
<dataflow id="1681" from="StgValue_1088" to="store_ln40" fromId="1088" toId="467">
</dataflow>
<dataflow id="1682" from="lbus_endpkt_reg1_ena" to="store_ln40" fromId="650" toId="467">
</dataflow>
<dataflow id="1683" from="StgValue_1088" to="store_ln40" fromId="1088" toId="468">
</dataflow>
<dataflow id="1684" from="lbus_endpkt_reg1_sop" to="store_ln40" fromId="651" toId="468">
</dataflow>
<dataflow id="1685" from="StgValue_1088" to="store_ln40" fromId="1088" toId="469">
</dataflow>
<dataflow id="1686" from="lbus_endpkt_reg1_eop" to="store_ln40" fromId="652" toId="469">
</dataflow>
<dataflow id="1687" from="StgValue_1088" to="store_ln40" fromId="1088" toId="470">
</dataflow>
<dataflow id="1688" from="lbus_endpkt_reg1_err" to="store_ln40" fromId="653" toId="470">
</dataflow>
<dataflow id="1689" from="StgValue_1123" to="store_ln40" fromId="1123" toId="471">
</dataflow>
<dataflow id="1690" from="lbus_endpkt_reg1_mty" to="store_ln40" fromId="654" toId="471">
</dataflow>
<dataflow id="1691" from="StgValue_1112" to="store_ln40" fromId="1112" toId="472">
</dataflow>
<dataflow id="1692" from="lbus_endpkt_reg2_dat" to="store_ln40" fromId="655" toId="472">
</dataflow>
<dataflow id="1693" from="StgValue_1088" to="store_ln40" fromId="1088" toId="473">
</dataflow>
<dataflow id="1694" from="lbus_endpkt_reg2_ena" to="store_ln40" fromId="656" toId="473">
</dataflow>
<dataflow id="1695" from="StgValue_1088" to="store_ln40" fromId="1088" toId="474">
</dataflow>
<dataflow id="1696" from="lbus_endpkt_reg2_sop" to="store_ln40" fromId="657" toId="474">
</dataflow>
<dataflow id="1697" from="StgValue_1088" to="store_ln40" fromId="1088" toId="475">
</dataflow>
<dataflow id="1698" from="lbus_endpkt_reg2_eop" to="store_ln40" fromId="658" toId="475">
</dataflow>
<dataflow id="1699" from="StgValue_1088" to="store_ln40" fromId="1088" toId="476">
</dataflow>
<dataflow id="1700" from="lbus_endpkt_reg2_err" to="store_ln40" fromId="659" toId="476">
</dataflow>
<dataflow id="1701" from="StgValue_1123" to="store_ln40" fromId="1123" toId="477">
</dataflow>
<dataflow id="1702" from="lbus_endpkt_reg2_mty" to="store_ln40" fromId="660" toId="477">
</dataflow>
<dataflow id="1703" from="lbus_0_data_V_read" to="store_ln40" fromId="128" toId="479">
</dataflow>
<dataflow id="1704" from="lbus_endpkt_reg0_dat" to="store_ln40" fromId="643" toId="479">
</dataflow>
<dataflow id="1705" from="StgValue_1168" to="store_ln40" fromId="1168" toId="480">
</dataflow>
<dataflow id="1706" from="lbus_endpkt_reg0_ena" to="store_ln40" fromId="644" toId="480">
</dataflow>
<dataflow id="1707" from="rhs_V_42" to="store_ln40" fromId="129" toId="481">
</dataflow>
<dataflow id="1708" from="lbus_endpkt_reg0_sop" to="store_ln40" fromId="645" toId="481">
</dataflow>
<dataflow id="1709" from="rhs_V_35" to="store_ln40" fromId="130" toId="482">
</dataflow>
<dataflow id="1710" from="lbus_endpkt_reg0_eop" to="store_ln40" fromId="646" toId="482">
</dataflow>
<dataflow id="1711" from="rhs_V" to="store_ln40" fromId="40" toId="483">
</dataflow>
<dataflow id="1712" from="lbus_endpkt_reg0_err" to="store_ln40" fromId="647" toId="483">
</dataflow>
<dataflow id="1713" from="lbus_0_mty_V_read" to="store_ln40" fromId="131" toId="484">
</dataflow>
<dataflow id="1714" from="lbus_endpkt_reg0_mty" to="store_ln40" fromId="648" toId="484">
</dataflow>
<dataflow id="1715" from="lbus_1_data_V_read" to="store_ln40" fromId="132" toId="485">
</dataflow>
<dataflow id="1716" from="lbus_endpkt_reg1_dat" to="store_ln40" fromId="649" toId="485">
</dataflow>
<dataflow id="1717" from="lhs_V_1" to="store_ln40" fromId="42" toId="486">
</dataflow>
<dataflow id="1718" from="lbus_endpkt_reg1_ena" to="store_ln40" fromId="650" toId="486">
</dataflow>
<dataflow id="1719" from="rhs_V_8" to="store_ln40" fromId="125" toId="487">
</dataflow>
<dataflow id="1720" from="lbus_endpkt_reg1_sop" to="store_ln40" fromId="651" toId="487">
</dataflow>
<dataflow id="1721" from="rhs_V_36" to="store_ln40" fromId="133" toId="488">
</dataflow>
<dataflow id="1722" from="lbus_endpkt_reg1_eop" to="store_ln40" fromId="652" toId="488">
</dataflow>
<dataflow id="1723" from="rhs_V_1" to="store_ln40" fromId="43" toId="489">
</dataflow>
<dataflow id="1724" from="lbus_endpkt_reg1_err" to="store_ln40" fromId="653" toId="489">
</dataflow>
<dataflow id="1725" from="lbus_1_mty_V_read" to="store_ln40" fromId="134" toId="490">
</dataflow>
<dataflow id="1726" from="lbus_endpkt_reg1_mty" to="store_ln40" fromId="654" toId="490">
</dataflow>
<dataflow id="1727" from="lbus_2_data_V_read" to="store_ln40" fromId="135" toId="491">
</dataflow>
<dataflow id="1728" from="lbus_endpkt_reg2_dat" to="store_ln40" fromId="655" toId="491">
</dataflow>
<dataflow id="1729" from="lhs_V_3" to="store_ln40" fromId="45" toId="492">
</dataflow>
<dataflow id="1730" from="lbus_endpkt_reg2_ena" to="store_ln40" fromId="656" toId="492">
</dataflow>
<dataflow id="1731" from="rhs_V_9" to="store_ln40" fromId="126" toId="493">
</dataflow>
<dataflow id="1732" from="lbus_endpkt_reg2_sop" to="store_ln40" fromId="657" toId="493">
</dataflow>
<dataflow id="1733" from="rhs_V_38" to="store_ln40" fromId="136" toId="494">
</dataflow>
<dataflow id="1734" from="lbus_endpkt_reg2_eop" to="store_ln40" fromId="658" toId="494">
</dataflow>
<dataflow id="1735" from="rhs_V_3" to="store_ln40" fromId="46" toId="495">
</dataflow>
<dataflow id="1736" from="lbus_endpkt_reg2_err" to="store_ln40" fromId="659" toId="495">
</dataflow>
<dataflow id="1737" from="lbus_2_mty_V_read" to="store_ln40" fromId="137" toId="496">
</dataflow>
<dataflow id="1738" from="lbus_endpkt_reg2_mty" to="store_ln40" fromId="660" toId="496">
</dataflow>
<dataflow id="1739" from="StgValue_1168" to="storemerge1812" fromId="1168" toId="498">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1740" from="br_ln91" to="storemerge1812" fromId="497" toId="498">
</dataflow>
<dataflow id="1741" from="StgValue_1168" to="storemerge1812" fromId="1168" toId="498">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1742" from="br_ln96" to="storemerge1812" fromId="478" toId="498">
</dataflow>
<dataflow id="1743" from="StgValue_1088" to="storemerge1812" fromId="1088" toId="498">
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1744" from="br_ln91" to="storemerge1812" fromId="459" toId="498">
</dataflow>
<dataflow id="1745" from="storemerge1812" to="store_ln90" fromId="498" toId="499">
</dataflow>
<dataflow id="1746" from="fifo_write_V" to="store_ln90" fromId="618" toId="499">
</dataflow>
<dataflow id="1747" from="lhs_V_5" to="br_ln100" fromId="104" toId="500">
</dataflow>
<dataflow id="1748" from="lbus_input_reg0_data" to="lbus_input_reg0_data_1" fromId="684" toId="501">
</dataflow>
<dataflow id="1749" from="lbus_input_reg0_data_1" to="store_ln40" fromId="501" toId="502">
</dataflow>
<dataflow id="1750" from="lbus_output_reg0_dat" to="store_ln40" fromId="619" toId="502">
</dataflow>
<dataflow id="1751" from="StgValue_1168" to="store_ln40" fromId="1168" toId="503">
</dataflow>
<dataflow id="1752" from="lbus_output_reg0_ena" to="store_ln40" fromId="620" toId="503">
</dataflow>
<dataflow id="1753" from="lbus_input_reg0_sop_s" to="lbus_input_reg0_sop_1" fromId="685" toId="504">
</dataflow>
<dataflow id="1754" from="lbus_input_reg0_sop_1" to="store_ln40" fromId="504" toId="505">
</dataflow>
<dataflow id="1755" from="lbus_output_reg0_sop" to="store_ln40" fromId="621" toId="505">
</dataflow>
<dataflow id="1756" from="lbus_input_reg0_eop_s" to="lbus_input_reg0_eop_1" fromId="686" toId="506">
</dataflow>
<dataflow id="1757" from="lbus_input_reg0_eop_1" to="store_ln40" fromId="506" toId="507">
</dataflow>
<dataflow id="1758" from="lbus_output_reg0_eop" to="store_ln40" fromId="622" toId="507">
</dataflow>
<dataflow id="1759" from="lbus_input_reg0_err_s" to="lbus_input_reg0_err_1" fromId="687" toId="508">
</dataflow>
<dataflow id="1760" from="lbus_input_reg0_err_1" to="store_ln40" fromId="508" toId="509">
</dataflow>
<dataflow id="1761" from="lbus_output_reg0_err" to="store_ln40" fromId="623" toId="509">
</dataflow>
<dataflow id="1762" from="lbus_input_reg0_mty_s" to="lbus_input_reg0_mty_1" fromId="688" toId="510">
</dataflow>
<dataflow id="1763" from="lbus_input_reg0_mty_1" to="store_ln40" fromId="510" toId="511">
</dataflow>
<dataflow id="1764" from="lbus_output_reg0_mty" to="store_ln40" fromId="624" toId="511">
</dataflow>
<dataflow id="1765" from="lbus_input_reg1_data_1" to="store_ln40" fromId="107" toId="512">
</dataflow>
<dataflow id="1766" from="lbus_output_reg1_dat" to="store_ln40" fromId="625" toId="512">
</dataflow>
<dataflow id="1767" from="lhs_V_7" to="store_ln40" fromId="108" toId="513">
</dataflow>
<dataflow id="1768" from="lbus_output_reg1_ena" to="store_ln40" fromId="626" toId="513">
</dataflow>
<dataflow id="1769" from="lbus_input_reg1_sop_1" to="store_ln40" fromId="109" toId="514">
</dataflow>
<dataflow id="1770" from="lbus_output_reg1_sop" to="store_ln40" fromId="627" toId="514">
</dataflow>
<dataflow id="1771" from="rhs_V_43" to="store_ln40" fromId="110" toId="515">
</dataflow>
<dataflow id="1772" from="lbus_output_reg1_eop" to="store_ln40" fromId="628" toId="515">
</dataflow>
<dataflow id="1773" from="lbus_input_reg1_err_1" to="store_ln40" fromId="111" toId="516">
</dataflow>
<dataflow id="1774" from="lbus_output_reg1_err" to="store_ln40" fromId="629" toId="516">
</dataflow>
<dataflow id="1775" from="lbus_input_reg1_mty_1" to="store_ln40" fromId="112" toId="517">
</dataflow>
<dataflow id="1776" from="lbus_output_reg1_mty" to="store_ln40" fromId="630" toId="517">
</dataflow>
<dataflow id="1777" from="lbus_input_reg2_data_1" to="store_ln40" fromId="113" toId="518">
</dataflow>
<dataflow id="1778" from="lbus_output_reg2_dat" to="store_ln40" fromId="631" toId="518">
</dataflow>
<dataflow id="1779" from="lhs_V_8" to="store_ln40" fromId="114" toId="519">
</dataflow>
<dataflow id="1780" from="lbus_output_reg2_ena" to="store_ln40" fromId="632" toId="519">
</dataflow>
<dataflow id="1781" from="lbus_input_reg2_sop_1" to="store_ln40" fromId="115" toId="520">
</dataflow>
<dataflow id="1782" from="lbus_output_reg2_sop" to="store_ln40" fromId="633" toId="520">
</dataflow>
<dataflow id="1783" from="rhs_V_44" to="store_ln40" fromId="116" toId="521">
</dataflow>
<dataflow id="1784" from="lbus_output_reg2_eop" to="store_ln40" fromId="634" toId="521">
</dataflow>
<dataflow id="1785" from="lbus_input_reg2_err_1" to="store_ln40" fromId="117" toId="522">
</dataflow>
<dataflow id="1786" from="lbus_output_reg2_err" to="store_ln40" fromId="635" toId="522">
</dataflow>
<dataflow id="1787" from="lbus_input_reg2_mty_1" to="store_ln40" fromId="118" toId="523">
</dataflow>
<dataflow id="1788" from="lbus_output_reg2_mty" to="store_ln40" fromId="636" toId="523">
</dataflow>
<dataflow id="1789" from="lbus_input_reg3_data_1" to="store_ln40" fromId="119" toId="524">
</dataflow>
<dataflow id="1790" from="lbus_output_reg3_dat" to="store_ln40" fromId="637" toId="524">
</dataflow>
<dataflow id="1791" from="lhs_V_10" to="store_ln40" fromId="120" toId="525">
</dataflow>
<dataflow id="1792" from="lbus_output_reg3_ena" to="store_ln40" fromId="638" toId="525">
</dataflow>
<dataflow id="1793" from="lbus_input_reg3_sop_1" to="store_ln40" fromId="121" toId="526">
</dataflow>
<dataflow id="1794" from="lbus_output_reg3_sop" to="store_ln40" fromId="639" toId="526">
</dataflow>
<dataflow id="1795" from="rhs_V_17" to="store_ln40" fromId="122" toId="527">
</dataflow>
<dataflow id="1796" from="lbus_output_reg3_eop" to="store_ln40" fromId="640" toId="527">
</dataflow>
<dataflow id="1797" from="lbus_input_reg3_err_1" to="store_ln40" fromId="123" toId="528">
</dataflow>
<dataflow id="1798" from="lbus_output_reg3_err" to="store_ln40" fromId="641" toId="528">
</dataflow>
<dataflow id="1799" from="lbus_input_reg3_mty_1" to="store_ln40" fromId="124" toId="529">
</dataflow>
<dataflow id="1800" from="lbus_output_reg3_mty" to="store_ln40" fromId="642" toId="529">
</dataflow>
<dataflow id="1801" from="lhs_V_15" to="store_ln105" fromId="106" toId="530">
</dataflow>
<dataflow id="1802" from="outputreg_eop_V" to="store_ln105" fromId="683" toId="530">
</dataflow>
<dataflow id="1803" from="lbus_0_data_V_read" to="store_ln40" fromId="128" toId="534">
</dataflow>
<dataflow id="1804" from="lbus_input_reg0_data" to="store_ln40" fromId="684" toId="534">
</dataflow>
<dataflow id="1805" from="lhs_V_20" to="store_ln40" fromId="39" toId="535">
</dataflow>
<dataflow id="1806" from="lbus_input_reg0_ena_s" to="store_ln40" fromId="661" toId="535">
</dataflow>
<dataflow id="1807" from="rhs_V_42" to="store_ln40" fromId="129" toId="536">
</dataflow>
<dataflow id="1808" from="lbus_input_reg0_sop_s" to="store_ln40" fromId="685" toId="536">
</dataflow>
<dataflow id="1809" from="rhs_V_35" to="store_ln40" fromId="130" toId="537">
</dataflow>
<dataflow id="1810" from="lbus_input_reg0_eop_s" to="store_ln40" fromId="686" toId="537">
</dataflow>
<dataflow id="1811" from="rhs_V" to="store_ln40" fromId="40" toId="538">
</dataflow>
<dataflow id="1812" from="lbus_input_reg0_err_s" to="store_ln40" fromId="687" toId="538">
</dataflow>
<dataflow id="1813" from="lbus_0_mty_V_read" to="store_ln40" fromId="131" toId="539">
</dataflow>
<dataflow id="1814" from="lbus_input_reg0_mty_s" to="store_ln40" fromId="688" toId="539">
</dataflow>
<dataflow id="1815" from="lbus_1_data_V_read" to="store_ln40" fromId="132" toId="540">
</dataflow>
<dataflow id="1816" from="lbus_input_reg1_data" to="store_ln40" fromId="663" toId="540">
</dataflow>
<dataflow id="1817" from="lhs_V_1" to="store_ln40" fromId="42" toId="541">
</dataflow>
<dataflow id="1818" from="lbus_input_reg1_ena_s" to="store_ln40" fromId="664" toId="541">
</dataflow>
<dataflow id="1819" from="rhs_V_8" to="store_ln40" fromId="125" toId="542">
</dataflow>
<dataflow id="1820" from="lbus_input_reg1_sop_s" to="store_ln40" fromId="665" toId="542">
</dataflow>
<dataflow id="1821" from="rhs_V_36" to="store_ln40" fromId="133" toId="543">
</dataflow>
<dataflow id="1822" from="lbus_input_reg1_eop_s" to="store_ln40" fromId="666" toId="543">
</dataflow>
<dataflow id="1823" from="rhs_V_1" to="store_ln40" fromId="43" toId="544">
</dataflow>
<dataflow id="1824" from="lbus_input_reg1_err_s" to="store_ln40" fromId="667" toId="544">
</dataflow>
<dataflow id="1825" from="lbus_1_mty_V_read" to="store_ln40" fromId="134" toId="545">
</dataflow>
<dataflow id="1826" from="lbus_input_reg1_mty_s" to="store_ln40" fromId="668" toId="545">
</dataflow>
<dataflow id="1827" from="lbus_2_data_V_read" to="store_ln40" fromId="135" toId="546">
</dataflow>
<dataflow id="1828" from="lbus_input_reg2_data" to="store_ln40" fromId="669" toId="546">
</dataflow>
<dataflow id="1829" from="lhs_V_3" to="store_ln40" fromId="45" toId="547">
</dataflow>
<dataflow id="1830" from="lbus_input_reg2_ena_s" to="store_ln40" fromId="670" toId="547">
</dataflow>
<dataflow id="1831" from="rhs_V_9" to="store_ln40" fromId="126" toId="548">
</dataflow>
<dataflow id="1832" from="lbus_input_reg2_sop_s" to="store_ln40" fromId="671" toId="548">
</dataflow>
<dataflow id="1833" from="rhs_V_38" to="store_ln40" fromId="136" toId="549">
</dataflow>
<dataflow id="1834" from="lbus_input_reg2_eop_s" to="store_ln40" fromId="672" toId="549">
</dataflow>
<dataflow id="1835" from="rhs_V_3" to="store_ln40" fromId="46" toId="550">
</dataflow>
<dataflow id="1836" from="lbus_input_reg2_err_s" to="store_ln40" fromId="673" toId="550">
</dataflow>
<dataflow id="1837" from="lbus_2_mty_V_read" to="store_ln40" fromId="137" toId="551">
</dataflow>
<dataflow id="1838" from="lbus_input_reg2_mty_s" to="store_ln40" fromId="674" toId="551">
</dataflow>
<dataflow id="1839" from="_ssdm_op_Read.ap_none.i128P" to="lbus_3_data_V_read" fromId="1065" toId="552">
</dataflow>
<dataflow id="1840" from="lbus_3_data_V" to="lbus_3_data_V_read" fromId="592" toId="552">
</dataflow>
<dataflow id="1841" from="lbus_3_data_V_read" to="store_ln40" fromId="552" toId="553">
</dataflow>
<dataflow id="1842" from="lbus_input_reg3_data" to="store_ln40" fromId="675" toId="553">
</dataflow>
<dataflow id="1843" from="lhs_V_4" to="store_ln40" fromId="48" toId="554">
</dataflow>
<dataflow id="1844" from="lbus_input_reg3_ena_s" to="store_ln40" fromId="676" toId="554">
</dataflow>
<dataflow id="1845" from="rhs_V_11" to="store_ln40" fromId="127" toId="555">
</dataflow>
<dataflow id="1846" from="lbus_input_reg3_sop_s" to="store_ln40" fromId="677" toId="555">
</dataflow>
<dataflow id="1847" from="_ssdm_op_Read.ap_none.i1P" to="rhs_V_40" fromId="899" toId="556">
</dataflow>
<dataflow id="1848" from="lbus_3_eop_V" to="rhs_V_40" fromId="604" toId="556">
</dataflow>
<dataflow id="1849" from="rhs_V_40" to="store_ln40" fromId="556" toId="557">
</dataflow>
<dataflow id="1850" from="lbus_input_reg3_eop_s" to="store_ln40" fromId="678" toId="557">
</dataflow>
<dataflow id="1851" from="rhs_V_5" to="store_ln40" fromId="49" toId="558">
</dataflow>
<dataflow id="1852" from="lbus_input_reg3_err_s" to="store_ln40" fromId="679" toId="558">
</dataflow>
<dataflow id="1853" from="_ssdm_op_Read.ap_none.i4P" to="lbus_3_mty_V_read" fromId="1072" toId="559">
</dataflow>
<dataflow id="1854" from="lbus_3_mty_V" to="lbus_3_mty_V_read" fromId="612" toId="559">
</dataflow>
<dataflow id="1855" from="lbus_3_mty_V_read" to="store_ln40" fromId="559" toId="560">
</dataflow>
<dataflow id="1856" from="lbus_input_reg3_mty_s" to="store_ln40" fromId="680" toId="560">
</dataflow>
<dataflow id="1857" from="lhs_V_20" to="ret_V_76" fromId="39" toId="561">
</dataflow>
<dataflow id="1858" from="rhs_V_35" to="ret_V_76" fromId="130" toId="561">
</dataflow>
<dataflow id="1859" from="lhs_V_1" to="ret_V_77" fromId="42" toId="562">
</dataflow>
<dataflow id="1860" from="rhs_V_36" to="ret_V_77" fromId="133" toId="562">
</dataflow>
<dataflow id="1861" from="lhs_V_3" to="ret_V_78" fromId="45" toId="563">
</dataflow>
<dataflow id="1862" from="rhs_V_38" to="ret_V_78" fromId="136" toId="563">
</dataflow>
<dataflow id="1863" from="lhs_V_4" to="ret_V_79" fromId="48" toId="564">
</dataflow>
<dataflow id="1864" from="rhs_V_40" to="ret_V_79" fromId="556" toId="564">
</dataflow>
<dataflow id="1865" from="ret_V_76" to="or_ln1356_17" fromId="561" toId="565">
</dataflow>
<dataflow id="1866" from="ret_V_77" to="or_ln1356_17" fromId="562" toId="565">
</dataflow>
<dataflow id="1867" from="ret_V_78" to="or_ln1356_18" fromId="563" toId="566">
</dataflow>
<dataflow id="1868" from="ret_V_79" to="or_ln1356_18" fromId="564" toId="566">
</dataflow>
<dataflow id="1869" from="or_ln1356_18" to="ret_V_45" fromId="566" toId="567">
</dataflow>
<dataflow id="1870" from="or_ln1356_17" to="ret_V_45" fromId="565" toId="567">
</dataflow>
<dataflow id="1871" from="ret_V_45" to="store_ln234" fromId="567" toId="568">
</dataflow>
<dataflow id="1872" from="input_reg_eop_zero_V" to="store_ln234" fromId="662" toId="568">
</dataflow>
<dataflow id="1873" from="lhs_V_20" to="ret_V_46" fromId="39" toId="569">
</dataflow>
<dataflow id="1874" from="rhs_V_42" to="ret_V_46" fromId="129" toId="569">
</dataflow>
<dataflow id="1875" from="ret_V_46" to="br_ln237" fromId="569" toId="570">
</dataflow>
<dataflow id="1876" from="lhs_V_1" to="ret_V_47" fromId="42" toId="571">
</dataflow>
<dataflow id="1877" from="rhs_V_8" to="ret_V_47" fromId="125" toId="571">
</dataflow>
<dataflow id="1878" from="ret_V_47" to="br_ln239" fromId="571" toId="572">
</dataflow>
<dataflow id="1879" from="lhs_V_3" to="ret_V_48" fromId="45" toId="573">
</dataflow>
<dataflow id="1880" from="rhs_V_9" to="ret_V_48" fromId="126" toId="573">
</dataflow>
<dataflow id="1881" from="ret_V_48" to="br_ln241" fromId="573" toId="574">
</dataflow>
<dataflow id="1882" from="lhs_V_4" to="ret_V_49" fromId="48" toId="575">
</dataflow>
<dataflow id="1883" from="rhs_V_11" to="ret_V_49" fromId="127" toId="575">
</dataflow>
<dataflow id="1884" from="ret_V_49" to="br_ln243" fromId="575" toId="576">
</dataflow>
<dataflow id="1885" from="StgValue_1100" to="store_ln244" fromId="1100" toId="577">
</dataflow>
<dataflow id="1886" from="start_position_reg_V" to="store_ln244" fromId="681" toId="577">
</dataflow>
<dataflow id="1887" from="StgValue_1098" to="store_ln242" fromId="1098" toId="580">
</dataflow>
<dataflow id="1888" from="start_position_reg_V" to="store_ln242" fromId="681" toId="580">
</dataflow>
<dataflow id="1889" from="StgValue_1096" to="store_ln240" fromId="1096" toId="583">
</dataflow>
<dataflow id="1890" from="start_position_reg_V" to="store_ln240" fromId="681" toId="583">
</dataflow>
<dataflow id="1891" from="StgValue_1094" to="store_ln238" fromId="1094" toId="586">
</dataflow>
<dataflow id="1892" from="start_position_reg_V" to="store_ln238" fromId="681" toId="586">
</dataflow>
<dataflow id="1893" from="ret_V_5" to="StgValue_1" fromId="105" toId="1">
</dataflow>
<dataflow id="1894" from="start_position_reg_V_1" to="StgValue_1" fromId="141" toId="1">
</dataflow>
<dataflow id="1895" from="lhs_V_5" to="StgValue_1" fromId="104" toId="1">
</dataflow>
<dataflow id="1896" from="ret_V_30" to="StgValue_1" fromId="177" toId="1">
</dataflow>
<dataflow id="1897" from="ret_V_35" to="StgValue_1" fromId="144" toId="1">
</dataflow>
<dataflow id="1898" from="ret_V_36" to="StgValue_1" fromId="221" toId="1">
</dataflow>
<dataflow id="1899" from="lhs_V_20" to="StgValue_1" fromId="39" toId="1">
</dataflow>
<dataflow id="1900" from="ret_V_73" to="StgValue_1" fromId="232" toId="1">
</dataflow>
<dataflow id="1901" from="ret_V_29" to="StgValue_1" fromId="235" toId="1">
</dataflow>
<dataflow id="1902" from="ret_V_34" to="StgValue_1" fromId="238" toId="1">
</dataflow>
<dataflow id="1903" from="and_ln176" to="StgValue_1" fromId="291" toId="1">
</dataflow>
<dataflow id="1904" from="ret_V_40" to="StgValue_1" fromId="322" toId="1">
</dataflow>
<dataflow id="1905" from="ret_V_65" to="StgValue_1" fromId="335" toId="1">
</dataflow>
<dataflow id="1906" from="ret_V_28" to="StgValue_1" fromId="340" toId="1">
</dataflow>
<dataflow id="1907" from="ret_V_32" to="StgValue_1" fromId="343" toId="1">
</dataflow>
<dataflow id="1908" from="ret_V_38" to="StgValue_1" fromId="415" toId="1">
</dataflow>
<dataflow id="1909" from="ret_V_39" to="StgValue_1" fromId="434" toId="1">
</dataflow>
<dataflow id="1910" from="ret_V_10" to="StgValue_1" fromId="448" toId="1">
</dataflow>
<dataflow id="1911" from="ret_V_24" to="StgValue_1" fromId="458" toId="1">
</dataflow>
<dataflow id="1912" from="ret_V_46" to="StgValue_1" fromId="569" toId="1">
</dataflow>
<dataflow id="1913" from="ret_V_47" to="StgValue_1" fromId="571" toId="1">
</dataflow>
<dataflow id="1914" from="ret_V_48" to="StgValue_1" fromId="573" toId="1">
</dataflow>
<dataflow id="1915" from="ret_V_49" to="StgValue_1" fromId="575" toId="1">
</dataflow>
</dataflows>


</stg>
