module reg_in(
  input logic clk,  
  input logic reset,
  input logic [3:0] data_in,
  output logic [3:0] data_out
);

logic [3:0] reg1;  // Registro de entrada

// Registro de entrada con clock positivo
always_ff @(posedge clk) begin
  if (reset) begin
     reg1 <= '0;
  end else begin
     reg1 <= data_in;
  end
end

assign data_out = reg1;

endmodule
