Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 28 12:44:31 2022
| Host         : LAPTOP-ASSSQ5HL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nexys4_control_sets_placed.rpt
| Design       : Nexys4
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            8 |
| Yes          | No                    | No                     |              30 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                          | display/VSYNC0           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                          | display/HSYNC0           |                1 |              1 |         1.00 |
|  display/DRAW  |                          |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | display/HPOS[10]_i_1_n_0 |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | btn_c/eqOp               |                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | display/HPOS[10]_i_1_n_0 | display/VPOS             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG |                          | display/HPOS[10]_i_1_n_0 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | btn_u/E[0]               |                          |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | btn_s/E[0]               |                          |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                          | display/R[3]_i_1_n_0     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG |                          |                          |                5 |             24 |         4.80 |
+----------------+--------------------------+--------------------------+------------------+----------------+--------------+


