# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
set_param chipscope.maxJobs 3
create_project -in_memory -part xczu19eg-ffvd1760-3-e

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.cache/wt [current_project]
set_property parent.project_path /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_repo_paths {
  /home/sai/Desktop/Looping_Hardware-design/sim_src
  /home/sai/Desktop/Looping_Hardware-design/hls_src
} [current_project]
update_ip_catalog
set_property ip_output_repo /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/hdl/check_40G_sim_wrapper.v
add_files /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/check_40G_sim.bd
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_0_0/check_40G_sim_proc_sys_reset_0_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_0_0/check_40G_sim_proc_sys_reset_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_0_0/check_40G_sim_proc_sys_reset_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_1_0/check_40G_sim_proc_sys_reset_1_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_1_0/check_40G_sim_proc_sys_reset_1_0.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_1_0/check_40G_sim_proc_sys_reset_1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_2_0/check_40G_sim_proc_sys_reset_2_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_2_0/check_40G_sim_proc_sys_reset_2_0.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_2_0/check_40G_sim_proc_sys_reset_2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_L1_Data_Gen_0_0/constraints/L1_Data_Gen_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_0_0/check_40G_sim_axis_data_fifo_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_L1toORAN_0_0/constraints/L1toORAN_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_0_0/check_40G_sim_axis_register_slice_0_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_0_0/check_40G_sim_axis_register_slice_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_0_1/check_40G_sim_axis_register_slice_0_1_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_0_1/check_40G_sim_axis_register_slice_0_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_1_0/check_40G_sim_axis_register_slice_1_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_1_0/check_40G_sim_axis_register_slice_1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_2_0/check_40G_sim_axis_register_slice_2_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_2_0/check_40G_sim_axis_register_slice_2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_3_0/check_40G_sim_axis_register_slice_3_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_3_0/check_40G_sim_axis_register_slice_3_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_cplane_packetizer_0_0/constraints/cplane_packetizer_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_BfW_Coeff_Gen_0_0/constraints/BfW_Coeff_Gen_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_5_0/check_40G_sim_axis_register_slice_5_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_5_0/check_40G_sim_axis_register_slice_5_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_1_0/check_40G_sim_axis_data_fifo_1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_uplane_packetiser_0_0/constraints/uplane_packetiser_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_epacket_gen_0_0/constraints/epacket_gen_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_2_0/check_40G_sim_axis_data_fifo_2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_3_0/check_40G_sim_axis_data_fifo_3_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_0_0/check_40G_sim_vio_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_0_0/check_40G_sim_vio_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_6_0/check_40G_sim_axis_data_fifo_6_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_6_1/check_40G_sim_axis_data_fifo_6_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_ethernet_mux_0_0/constraints/ethernet_mux_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_dwidth_converter_1_0/check_40G_sim_axis_dwidth_converter_1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_9_0/check_40G_sim_axis_data_fifo_9_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_Ethernet_demux_0_1/constraints/Ethernet_demux_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_6_0/check_40G_sim_axis_register_slice_6_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_6_0/check_40G_sim_axis_register_slice_6_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_Userplane_L1_Data_Gen_1_0/constraints/Userplane_L1_Data_Gen_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_Data_Gen_1_0/constraints/Data_Gen_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_eCpri_header_config_0_0/constraints/eCpri_header_config_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_13_0/check_40G_sim_axis_data_fifo_13_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_l1tomplane_0_0/constraints/l1tomplane_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_mparam_0_0/constraints/mparam_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_11_1/check_40G_sim_axis_data_fifo_11_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_7_0/check_40G_sim_axis_register_slice_7_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_7_0/check_40G_sim_axis_register_slice_7_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_14_0/check_40G_sim_axis_data_fifo_14_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_1_0/check_40G_sim_vio_1_0.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_1_0/check_40G_sim_vio_1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_zynq_ultra_ps_e_0_3/check_40G_sim_zynq_ultra_ps_e_0_3_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_zynq_ultra_ps_e_0_3/check_40G_sim_zynq_ultra_ps_e_0_3.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_ecpri_demux_0_0/constraints/ecpri_demux_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_0/check_40G_sim_system_ila_0_0_ooc.xdc]
set_property used_in_synthesis false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_0/bd_0/ip/ip_0/bd_195b_ila_lib_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_0/bd_0/bd_195b_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_cplane_depacketizer_0_0/constraints/cplane_depacketizer_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_10_0/check_40G_sim_axis_data_fifo_10_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_12_0/check_40G_sim_axis_data_fifo_12_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_uplane_depacketiser_0_0/constraints/uplane_depacketiser_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/synth/check_40G_sim_xxv_ethernet_0_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/synth/check_40G_sim_xxv_ethernet_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/synth/check_40G_sim_xxv_ethernet_0_0_exceptions.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/synth/check_40G_sim_xxv_ethernet_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/ip_0/synth/check_40G_sim_xxv_ethernet_0_0_gt_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/ip_0/synth/check_40G_sim_xxv_ethernet_0_0_gt.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_5_3/check_40G_sim_axis_data_fifo_5_3_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_dwidth_converter_0_1/check_40G_sim_axis_dwidth_converter_0_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_8_2/check_40G_sim_axis_data_fifo_8_2_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/check_40G_sim_system_ila_1_0_ooc.xdc]
set_property used_in_synthesis false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/ip/ip_0/bd_d90a_ila_lib_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/bd_d90a_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_2_0/check_40G_sim_system_ila_2_0_ooc.xdc]
set_property used_in_synthesis false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_2_0/bd_0/ip/ip_0/bd_d9fa_ila_lib_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_2_0/bd_0/bd_d9fa_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_4_0/check_40G_sim_axis_data_fifo_4_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_8_3/check_40G_sim_axis_data_fifo_8_3_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_2_0/check_40G_sim_vio_2_0.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_2_0/check_40G_sim_vio_2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_2_1/check_40G_sim_vio_2_1.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_2_1/check_40G_sim_vio_2_1_ooc.xdc]
set_property used_in_synthesis false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_auto_ds_0/check_40G_sim_auto_ds_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_auto_ds_0/check_40G_sim_auto_ds_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_auto_ds_0/check_40G_sim_auto_ds_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_auto_pc_0/check_40G_sim_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/check_40G_sim_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/constrs_1/new/40G_eth.xdc
set_property used_in_implementation false [get_files /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/constrs_1/new/40G_eth.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top check_40G_sim_wrapper -part xczu19eg-ffvd1760-3-e


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef check_40G_sim_wrapper.dcp
create_report "synth_2_synth_report_utilization_0" "report_utilization -file check_40G_sim_wrapper_utilization_synth.rpt -pb check_40G_sim_wrapper_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
