# ğŸ“– Overview  

## ğŸ” About CSIDH  
CSIDH (Commutative Supersingular Isogeny Diffieâ€“Hellman) is a post-quantum key exchange protocol designed to secure communications against adversaries equipped with quantum computers. Its security relies on the computational hardness of finding isogenies between supersingular elliptic curves.  

### Key advantages of CSIDH  
- ğŸ”‘ **Compact Keys:** Smaller public keys than many lattice-based candidates, suitable for bandwidth-constrained environments.  
- ğŸ”„ **Commutative Group Action:** Enables simple, non-interactive Diffieâ€“Hellman-style key exchange.  
- ğŸ›¡ï¸ **Quantum-Resistant Security:** Based on hard mathematical problems believed to resist quantum algorithms.  

---

## âš¡ Why Hardware Acceleration Matters  
Deploying post-quantum cryptography (PQC) on **embedded and resource-constrained devices** (IoT, smart cards, automotive controllers, edge processors) presents unique challenges.  

Software-only CSIDH is often impractical due to:  
- âš™ï¸ **High Computational Cost:** 512-bit+ modular arithmetic overwhelms microcontrollers.  
- ğŸ”‹ **Energy Inefficiency:** Software execution consumes too much power for battery-powered devices.  
- â±ï¸ **Side-Channel Risks:** Ensuring constant-time execution in software adds significant overhead.  

### Benefits of Hardware Acceleration  
- ğŸš€ **Latency Reduction:** Offloads heavy arithmetic for real-time PQC.  
- ğŸ”‹ **Energy Efficiency:** Hardware requires a fraction of the power compared to software.  
- ğŸ”’ **Robust Security:** Hardware enforces constant-time execution, mitigating timing/power side-channel attacks.  

---

## ğŸš€ Our Implementation  
This repository provides an **open-source hardware accelerator for CSIDH**, designed for embedded security and scalable from FPGA prototyping to ASIC integration.  

- ğŸ–§ **FPGA Target:** For research, prototyping, and reconfigurable deployments.  
- âš™ï¸ **ASIC Target:** Synthesizable design suitable for mass production in low-power secure chips.  
- ğŸ§© **Modular Architecture:** Built from reusable arithmetic blocks (adder, multiplier, isogeny operators).  
- ğŸ›¡ï¸ **Constant-Time by Design:** Dedicated controller ensures strict resistance against timing attacks.  
- ğŸ“ **Scalable Parameters:** Supports both CSIDH-512 and CSIDH-1024 configurations.  

---

## ğŸ“¦ Repository Structure  
.
â”œâ”€â”€ rtl/ # Verilog RTL for all modules (ASIC & FPGA)
â”œâ”€â”€ tb/ # Verilog testbenches (self-checking, KATs)
â”œâ”€â”€ sw/ # C reference models (standard & constant-time)
â””â”€â”€ synthesis/ # Example FPGA/ASIC synthesis scripts

yaml
Copy
Edit

---

## ğŸ¯ Targets and Variants  
The accelerator includes **8 top-level implementations**:  

| Target | Security Model      | Parameter Set | Top-Level Module |
|--------|---------------------|---------------|------------------|
| FPGA   | Standard (Variable-Time) | CSIDH-512  | `csidh_fpga_std_512_top.v` |
| FPGA   | Standard (Variable-Time) | CSIDH-1024 | `csidh_fpga_std_1024_top.v` |
| FPGA   | Constant-Time       | CSIDH-512     | `csidh_fpga_ct_512_top.v` |
| FPGA   | Constant-Time       | CSIDH-1024    | `csidh_fpga_ct_1024_top.v` |
| ASIC   | Standard (Variable-Time) | CSIDH-512  | `csidh_asic_std_512_top.v` |
| ASIC   | Standard (Variable-Time) | CSIDH-1024 | `csidh_asic_std_1024_top.v` |
| ASIC   | Constant-Time       | CSIDH-512     | `csidh_asic_ct_512_top.v` |
| ASIC   | Constant-Time       | CSIDH-1024    | `csidh_asic_ct_1024_top.v` |  

ğŸ”§ **Shared Arithmetic Core:** All variants rely on a highly optimized two-stage carry-select adder and parallel 512Ã—512 (and 1024Ã—1024) multipliers with partial-product folding.  

---

## ğŸ§ª Verification Strategy  
- **Golden Model:** Constant-time C implementation (`sw/csidh_ct/`) adapted from the official [CSIDH reference](https://csidh.isogeny.org/).  
- **Test Vectors:** Known-Answer Tests (KATs) and random vectors generated from the C model.  
- **Self-Checking Testbenches:** Hardware outputs are automatically compared against the golden model for all 8 configurations.  

---

## ğŸ“ Publication  
The full architecture, algorithms, and benchmarks are presented in our research paper:  

**â€œHardware Acceleration for CSIDH on FPGA/ASICâ€**  
Preprint: [arXiv:2508.11082](https://arxiv.org/abs/2508.11082)  

If you use this repository in your research, please consider citing our work.  
