
*** Running vivado
    with args -log soc_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source soc_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/tian/Downloads/lab4/lcd_controller/lcd_controller.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/tian/Downloads/lab4/ma_river_core/ma_river_core.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/StudySoftware/Xilinx_Vivado_2019.2/Vivado/2019.2/data/ip'.
Command: synth_design -top soc_top -part xc7a200tfbg676-2
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'ma_river_core_0' is locked:
* IP definition 'ma_river_core (1.0)' for IP 'ma_river_core_0' (customized with software release 2019.2) was not found in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'lcd_controller_0' is locked:
* IP definition 'lcd_controller (1.0)' for IP 'lcd_controller_0' (customized with software release 2019.2) was not found in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1023.309 ; gain = 234.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_top' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/new/soc_top.v:11]
	Parameter SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mr_bram' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/mr_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mr_bram' (2#1) [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/mr_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lcd_controller_0' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/lcd_controller_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_controller_0' (3#1) [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/lcd_controller_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'rid' does not match port width (6) of module 'lcd_controller_0' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/new/soc_top.v:204]
WARNING: [Synth 8-689] width (4) of port connection 'bid' does not match port width (6) of module 'lcd_controller_0' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/new/soc_top.v:227]
WARNING: [Synth 8-7023] instance 'lcd' of module 'lcd_controller_0' has 59 connections declared, but only 50 given [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/new/soc_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'ma_river_core_0' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/ma_river_core_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ma_river_core_0' (4#1) [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/ma_river_core_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mrcore' of module 'ma_river_core_0' has 51 connections declared, but only 39 given [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/new/soc_top.v:276]
INFO: [Synth 8-6157] synthesizing module 'checker_wrapper' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/checker_wrapper.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/checker_wrapper.v:131]
INFO: [Synth 8-6155] done synthesizing module 'checker_wrapper' (5#1) [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/checker_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'axi_bus' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/axi_bus_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus' (6#1) [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/axi_bus_stub.v:6]
WARNING: [Synth 8-7023] instance 'axib' of module 'axi_bus' has 78 connections declared, but only 76 given [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/new/soc_top.v:422]
INFO: [Synth 8-6157] synthesizing module 'inst_decoder' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/new/inst_decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'inst_decoder' (7#1) [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/new/inst_decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_checker' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:27]
	Parameter SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:83]
INFO: [Synth 8-6157] synthesizing module 'ans_ram' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/ans_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ans_ram' (8#1) [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/ans_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'input_ram' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/input_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'input_ram' (9#1) [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/.Xil/Vivado-25096-TianChang/realtime/input_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decoder_checker' (10#1) [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:27]
INFO: [Synth 8-6155] done synthesizing module 'soc_top' (11#1) [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/new/soc_top.v:11]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[31]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[30]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[29]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[28]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[27]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[26]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[25]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[24]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[23]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[22]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[21]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[20]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[19]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[18]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[17]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_raddr[16]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[31]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[30]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[29]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[28]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[27]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[26]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[25]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[24]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[23]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[22]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[21]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[20]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[19]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[18]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[17]
WARNING: [Synth 8-3331] design decoder_checker has unconnected port checker_waddr[16]
WARNING: [Synth 8-3331] design inst_decoder has unconnected port inst[10]
WARNING: [Synth 8-3331] design inst_decoder has unconnected port inst[9]
WARNING: [Synth 8-3331] design inst_decoder has unconnected port inst[8]
WARNING: [Synth 8-3331] design inst_decoder has unconnected port inst[7]
WARNING: [Synth 8-3331] design inst_decoder has unconnected port inst[6]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlen[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlen[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlen[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlen[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arsize[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arsize[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arsize[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arburst[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arburst[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlock[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlock[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arcache[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arcache[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arcache[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arcache[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arprot[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arprot[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arprot[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlen[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlen[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlen[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlen[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awsize[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awsize[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awsize[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awburst[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awburst[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlock[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlock[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awcache[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awcache[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awcache[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awcache[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awprot[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awprot[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awprot[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wid[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wid[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wid[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wid[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wstrb[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wstrb[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wstrb[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wstrb[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wlast
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.531 ; gain = 311.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.531 ; gain = 311.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.531 ; gain = 311.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1099.531 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/axi_bus/axi_bus/axi_bus_in_context.xdc] for cell 'axib'
Finished Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/axi_bus/axi_bus/axi_bus_in_context.xdc] for cell 'axib'
Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll'
Finished Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll'
Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/ma_river_core_0/ma_river_core_0/ma_river_core_0_in_context.xdc] for cell 'mrcore'
Finished Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/ma_river_core_0/ma_river_core_0/ma_river_core_0_in_context.xdc] for cell 'mrcore'
Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/lcd_controller_0/lcd_controller_0/lcd_controller_0_in_context.xdc] for cell 'lcd'
Finished Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/lcd_controller_0/lcd_controller_0/lcd_controller_0_in_context.xdc] for cell 'lcd'
Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/mr_bram/mr_bram/mr_bram_in_context.xdc] for cell 'ram'
Finished Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/mr_bram/mr_bram/mr_bram_in_context.xdc] for cell 'ram'
Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/input_ram/input_ram/input_ram_in_context.xdc] for cell 'checker/ir'
Finished Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/input_ram/input_ram/input_ram_in_context.xdc] for cell 'checker/ir'
Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/ans_ram/ans_ram/ans_ram_in_context.xdc] for cell 'checker/ar'
Finished Parsing XDC File [d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/ans_ram/ans_ram/ans_ram_in_context.xdc] for cell 'checker/ar'
Parsing XDC File [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/constrs_1/imports/new/cons.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/constrs_1/imports/new/cons.xdc:3]
Finished Parsing XDC File [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/constrs_1/imports/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/constrs_1/imports/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1205.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1205.188 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'axib' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1205.211 ; gain = 416.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1205.211 ; gain = 416.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for axib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mrcore. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lcd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for checker/ir. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for checker/ar. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1205.211 ; gain = 416.715
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'checker_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00010 |                              000
                 iSTATE3 |                            10000 |                              001
                 iSTATE0 |                            01000 |                              010
                 iSTATE2 |                            00100 |                              100
                 iSTATE1 |                            00001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'checker_wrapper'
WARNING: [Synth 8-327] inferring latch for variable 'rdata_reg' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:81]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1205.211 ; gain = 416.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module checker_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module inst_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
Module decoder_checker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'checker/status_reg[2]' (FDRE) to 'checker/status_reg[3]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[3]' (FDRE) to 'checker/status_reg[4]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[4]' (FDRE) to 'checker/status_reg[5]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[5]' (FDRE) to 'checker/status_reg[6]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[6]' (FDRE) to 'checker/status_reg[7]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[7]' (FDRE) to 'checker/status_reg[8]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[8]' (FDRE) to 'checker/status_reg[9]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[9]' (FDRE) to 'checker/status_reg[10]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[10]' (FDRE) to 'checker/errinst_reg[16]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[10]' (FDRE) to 'checker/status_reg[11]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[11]' (FDRE) to 'checker/errinst_reg[17]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[11]' (FDRE) to 'checker/status_reg[12]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[12]' (FDRE) to 'checker/errinst_reg[18]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[12]' (FDRE) to 'checker/status_reg[13]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[13]' (FDRE) to 'checker/errinst_reg[19]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[13]' (FDRE) to 'checker/status_reg[14]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[14]' (FDRE) to 'checker/errinst_reg[20]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[14]' (FDRE) to 'checker/status_reg[15]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[15]' (FDRE) to 'checker/status_reg[20]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[16]' (FDRE) to 'checker/errinst_reg[21]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[17]' (FDRE) to 'checker/errinst_reg[22]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[18]' (FDRE) to 'checker/errinst_reg[23]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[19]' (FDRE) to 'checker/errinst_reg[24]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[20]' (FDRE) to 'checker/errinst_reg[25]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[20]' (FDRE) to 'checker/status_reg[21]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[21]' (FDRE) to 'checker/status_reg[22]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[22]' (FDRE) to 'checker/status_reg[23]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[23]' (FDRE) to 'checker/status_reg[24]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[24]' (FDRE) to 'checker/status_reg[25]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[25]' (FDRE) to 'checker/status_reg[26]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[26]' (FDRE) to 'checker/status_reg[27]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[27]' (FDRE) to 'checker/status_reg[28]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[28]' (FDRE) to 'checker/errctrl_reg[29]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[28]' (FDRE) to 'checker/status_reg[29]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[29]' (FDRE) to 'checker/errctrl_reg[30]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[29]' (FDRE) to 'checker/status_reg[30]'
INFO: [Synth 8-3886] merging instance 'checker/errctrl_reg[30]' (FDRE) to 'checker/errctrl_reg[31]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[30]' (FDRE) to 'checker/status_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checker/errctrl_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checker/status_reg[31] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[31]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[30]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[29]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[28]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[27]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[26]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[25]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[24]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[23]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[22]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[21]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[20]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[19]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[18]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[17]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[16]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[15]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[14]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[13]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[12]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[11]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[10]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[9]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[8]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[7]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[6]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[5]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[4]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[3]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[2]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[1]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'checker/testend_reg[0]/Q' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.srcs/sources_1/imports/new/decoder_checker.v:159]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1205.211 ; gain = 416.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1205.211 ; gain = 416.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1205.211 ; gain = 416.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1205.211 ; gain = 416.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1205.492 ; gain = 416.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1205.492 ; gain = 416.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1205.492 ; gain = 416.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1205.492 ; gain = 416.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1205.492 ; gain = 416.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1205.492 ; gain = 416.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_pll          |         1|
|2     |mr_bram          |         1|
|3     |lcd_controller_0 |         1|
|4     |ma_river_core_0  |         1|
|5     |axi_bus          |         1|
|6     |ans_ram          |         1|
|7     |input_ram        |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |ans_ram          |     1|
|2     |axi_bus          |     1|
|3     |clk_pll          |     1|
|4     |input_ram        |     1|
|5     |lcd_controller_0 |     1|
|6     |ma_river_core_0  |     1|
|7     |mr_bram          |     1|
|8     |BUFG             |     1|
|9     |CARRY4           |    10|
|10    |LUT1             |     4|
|11    |LUT2             |    11|
|12    |LUT3             |    26|
|13    |LUT4             |    17|
|14    |LUT5             |    15|
|15    |LUT6             |    74|
|16    |FDRE             |   186|
|17    |FDSE             |     1|
|18    |LD               |    32|
|19    |IBUF             |     1|
|20    |OBUF             |     6|
+------+-----------------+------+

Report Instance Areas: 
+------+----------+----------------+------+
|      |Instance  |Module          |Cells |
+------+----------+----------------+------+
|1     |top       |                |  1623|
|2     |  checker |decoder_checker |   263|
|3     |  cw      |checker_wrapper |   127|
+------+----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1205.492 ; gain = 416.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 96 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1205.492 ; gain = 311.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1205.492 ; gain = 416.996
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1216.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1225.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 93 Warnings, 96 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1225.734 ; gain = 763.402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1225.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ComputerScience/CPU_design/project_4_new/project_4/project_4.runs/synth_1/soc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_top_utilization_synth.rpt -pb soc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  9 13:58:07 2024...
