
Lab5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001fa  00800100  00002636  000026ca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002636  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000184  008002fa  008002fa  000028c4  2**0
                  ALLOC
  3 .debug_aranges 000000e0  00000000  00000000  000028c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000485  00000000  00000000  000029a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002293  00000000  00000000  00002e29  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000d1d  00000000  00000000  000050bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001843  00000000  00000000  00005dd9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003a0  00000000  00000000  0000761c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006ba  00000000  00000000  000079bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001015  00000000  00000000  00008076  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 76 00 	jmp	0xec	; 0xec <__ctors_end>
       4:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
       8:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
       c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      10:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      14:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      18:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      1c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      20:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      24:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      28:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      2c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      30:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      34:	0c 94 97 00 	jmp	0x12e	; 0x12e <__vector_13>
      38:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      3c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      40:	0c 94 69 06 	jmp	0xcd2	; 0xcd2 <__vector_16>
      44:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      48:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      4c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      50:	0c 94 fc 03 	jmp	0x7f8	; 0x7f8 <__vector_20>
      54:	0c 94 88 03 	jmp	0x710	; 0x710 <__vector_21>
      58:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      5c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      60:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      64:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      68:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      6c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      70:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      74:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      78:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      7c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      80:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      84:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      88:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>

0000008c <LcdCustomChar>:
      8c:	00 1f 00 00 00 00 1f 00 00 1f 10 10 10 10 1f 00     ................
      9c:	00 1f 18 18 18 18 1f 00 00 1f 1c 1c 1c 1c 1f 00     ................
      ac:	00 1f 1e 1e 1e 1e 1f 00 00 1f 1f 1f 1f 1f 1f 00     ................
      bc:	03 07 0f 1f 0f 07 03 00 18 1c 1e 1f 1e 1c 18 00     ................

000000cc <LCD_line1>:
      cc:	43 75 72 72 65 6e 74 3a 00 00                       Current:..

000000d6 <LCD_line2>:
      d6:	44 65 73 69 72 65 64 3a 00 00                       Desired:..

000000e0 <__c.1988>:
      e0:	63 64 69 6e 6f 70 73 75 78 58 5b 00                 cdinopsuxX[.

000000ec <__ctors_end>:
      ec:	11 24       	eor	r1, r1
      ee:	1f be       	out	0x3f, r1	; 63
      f0:	cf ef       	ldi	r28, 0xFF	; 255
      f2:	d0 e4       	ldi	r29, 0x40	; 64
      f4:	de bf       	out	0x3e, r29	; 62
      f6:	cd bf       	out	0x3d, r28	; 61

000000f8 <__do_copy_data>:
      f8:	12 e0       	ldi	r17, 0x02	; 2
      fa:	a0 e0       	ldi	r26, 0x00	; 0
      fc:	b1 e0       	ldi	r27, 0x01	; 1
      fe:	e6 e3       	ldi	r30, 0x36	; 54
     100:	f6 e2       	ldi	r31, 0x26	; 38
     102:	00 e0       	ldi	r16, 0x00	; 0
     104:	0b bf       	out	0x3b, r16	; 59
     106:	02 c0       	rjmp	.+4      	; 0x10c <__do_copy_data+0x14>
     108:	07 90       	elpm	r0, Z+
     10a:	0d 92       	st	X+, r0
     10c:	aa 3f       	cpi	r26, 0xFA	; 250
     10e:	b1 07       	cpc	r27, r17
     110:	d9 f7       	brne	.-10     	; 0x108 <__do_copy_data+0x10>

00000112 <__do_clear_bss>:
     112:	14 e0       	ldi	r17, 0x04	; 4
     114:	aa ef       	ldi	r26, 0xFA	; 250
     116:	b2 e0       	ldi	r27, 0x02	; 2
     118:	01 c0       	rjmp	.+2      	; 0x11c <.do_clear_bss_start>

0000011a <.do_clear_bss_loop>:
     11a:	1d 92       	st	X+, r1

0000011c <.do_clear_bss_start>:
     11c:	ae 37       	cpi	r26, 0x7E	; 126
     11e:	b1 07       	cpc	r27, r17
     120:	e1 f7       	brne	.-8      	; 0x11a <.do_clear_bss_loop>
     122:	0e 94 ae 07 	call	0xf5c	; 0xf5c <main>
     126:	0c 94 19 13 	jmp	0x2632	; 0x2632 <_exit>

0000012a <__bad_interrupt>:
     12a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000012e <__vector_13>:
/******************* CLOCK INTERRUPT HANDLER ************************/

/**
 * Clock interrupt handler executing the kernel
 */
ISR(TIMER1_COMPA_vect) {
     12e:	1f 92       	push	r1
     130:	0f 92       	push	r0
     132:	0f b6       	in	r0, 0x3f	; 63
     134:	0f 92       	push	r0
     136:	0b b6       	in	r0, 0x3b	; 59
     138:	0f 92       	push	r0
     13a:	11 24       	eor	r1, r1
     13c:	2f 92       	push	r2
     13e:	3f 92       	push	r3
     140:	4f 92       	push	r4
     142:	5f 92       	push	r5
     144:	6f 92       	push	r6
     146:	7f 92       	push	r7
     148:	8f 92       	push	r8
     14a:	9f 92       	push	r9
     14c:	af 92       	push	r10
     14e:	bf 92       	push	r11
     150:	cf 92       	push	r12
     152:	df 92       	push	r13
     154:	ef 92       	push	r14
     156:	ff 92       	push	r15
     158:	0f 93       	push	r16
     15a:	1f 93       	push	r17
     15c:	2f 93       	push	r18
     15e:	3f 93       	push	r19
     160:	4f 93       	push	r20
     162:	5f 93       	push	r21
     164:	6f 93       	push	r22
     166:	7f 93       	push	r23
     168:	8f 93       	push	r24
     16a:	9f 93       	push	r25
     16c:	af 93       	push	r26
     16e:	bf 93       	push	r27
     170:	cf 93       	push	r28
     172:	df 93       	push	r29
     174:	ef 93       	push	r30
     176:	ff 93       	push	r31
  uint8_t i;
  uint32_t now;
  uint32_t nextHit;
  int32_t timeleft;
  
  TIMSK1 = 0 ; //&= ~(1<<OCIE1A); // turn off output compare 1A ISR
     178:	10 92 6f 00 	sts	0x006F, r1
  //PORTC = ~PORTC ;
  nextHit = 0x7FFFFFFF;
  oldrunning = kernel.running;
     17c:	50 90 36 04 	lds	r5, 0x0436
  running = 0;

  if (TIFR1 & (1<<TOV1)) {
     180:	b0 9b       	sbis	0x16, 0	; 22
     182:	14 c0       	rjmp	.+40     	; 0x1ac <__vector_13+0x7e>
    ++kernel.cycles;
     184:	80 91 6d 04 	lds	r24, 0x046D
     188:	90 91 6e 04 	lds	r25, 0x046E
     18c:	a0 91 6f 04 	lds	r26, 0x046F
     190:	b0 91 70 04 	lds	r27, 0x0470
     194:	01 96       	adiw	r24, 0x01	; 1
     196:	a1 1d       	adc	r26, r1
     198:	b1 1d       	adc	r27, r1
     19a:	80 93 6d 04 	sts	0x046D, r24
     19e:	90 93 6e 04 	sts	0x046E, r25
     1a2:	a0 93 6f 04 	sts	0x046F, r26
     1a6:	b0 93 70 04 	sts	0x0470, r27
    TIFR1 |= (1<<TOV1) ;
     1aa:	b0 9a       	sbi	0x16, 0	; 22
  }

  // Read clock

  now = (kernel.cycles << 16) + TCNT1;
     1ac:	80 91 84 00 	lds	r24, 0x0084
     1b0:	90 91 85 00 	lds	r25, 0x0085
     1b4:	3c 01       	movw	r6, r24
     1b6:	88 24       	eor	r8, r8
     1b8:	99 24       	eor	r9, r9
     1ba:	80 91 6d 04 	lds	r24, 0x046D
     1be:	90 91 6e 04 	lds	r25, 0x046E
     1c2:	a0 91 6f 04 	lds	r26, 0x046F
     1c6:	b0 91 70 04 	lds	r27, 0x0470
     1ca:	dc 01       	movw	r26, r24
     1cc:	99 27       	eor	r25, r25
     1ce:	88 27       	eor	r24, r24
     1d0:	68 0e       	add	r6, r24
     1d2:	79 1e       	adc	r7, r25
     1d4:	8a 1e       	adc	r8, r26
     1d6:	9b 1e       	adc	r9, r27

  // Release tasks from TimeQ and determine new running task

  for (i=1; i <= kernel.nbrOfTasks; i++) {
     1d8:	40 90 35 04 	lds	r4, 0x0435
     1dc:	70 e0       	ldi	r23, 0x00	; 0
     1de:	61 e0       	ldi	r22, 0x01	; 1
     1e0:	ff ef       	ldi	r31, 0xFF	; 255
     1e2:	af 2e       	mov	r10, r31
     1e4:	ff ef       	ldi	r31, 0xFF	; 255
     1e6:	bf 2e       	mov	r11, r31
     1e8:	ff ef       	ldi	r31, 0xFF	; 255
     1ea:	cf 2e       	mov	r12, r31
     1ec:	ff e7       	ldi	r31, 0x7F	; 127
     1ee:	df 2e       	mov	r13, r31
    t = &kernel.tasks[i];
     1f0:	eb e0       	ldi	r30, 0x0B	; 11
     1f2:	2e 2e       	mov	r2, r30
    if (t->state == TIMEQ) {
      if (t->release <= now) {
  t->state = READYQ;
     1f4:	33 24       	eor	r3, r3
     1f6:	33 94       	inc	r3
      } else if (t->release < nextHit) {
  nextHit = t->release;
      }
    }
    if (t->state == READYQ) {
      if (t->deadline < kernel.tasks[running].deadline) {
     1f8:	cb e0       	ldi	r28, 0x0B	; 11
     1fa:	d0 e0       	ldi	r29, 0x00	; 0
     1fc:	43 c0       	rjmp	.+134    	; 0x284 <__vector_13+0x156>
  now = (kernel.cycles << 16) + TCNT1;

  // Release tasks from TimeQ and determine new running task

  for (i=1; i <= kernel.nbrOfTasks; i++) {
    t = &kernel.tasks[i];
     1fe:	62 9d       	mul	r22, r2
     200:	d0 01       	movw	r26, r0
     202:	11 24       	eor	r1, r1
     204:	a9 5c       	subi	r26, 0xC9	; 201
     206:	bb 4f       	sbci	r27, 0xFB	; 251
    if (t->state == TIMEQ) {
     208:	1a 96       	adiw	r26, 0x0a	; 10
     20a:	8c 91       	ld	r24, X
     20c:	1a 97       	sbiw	r26, 0x0a	; 10
     20e:	82 30       	cpi	r24, 0x02	; 2
     210:	a1 f4       	brne	.+40     	; 0x23a <__vector_13+0x10c>
      if (t->release <= now) {
     212:	12 96       	adiw	r26, 0x02	; 2
     214:	ed 90       	ld	r14, X+
     216:	fd 90       	ld	r15, X+
     218:	0d 91       	ld	r16, X+
     21a:	1c 91       	ld	r17, X
     21c:	15 97       	sbiw	r26, 0x05	; 5
     21e:	6e 14       	cp	r6, r14
     220:	7f 04       	cpc	r7, r15
     222:	80 06       	cpc	r8, r16
     224:	91 06       	cpc	r9, r17
     226:	20 f0       	brcs	.+8      	; 0x230 <__vector_13+0x102>
  t->state = READYQ;
     228:	1a 96       	adiw	r26, 0x0a	; 10
     22a:	3c 92       	st	X, r3
     22c:	1a 97       	sbiw	r26, 0x0a	; 10
     22e:	05 c0       	rjmp	.+10     	; 0x23a <__vector_13+0x10c>
      } else if (t->release < nextHit) {
     230:	ea 14       	cp	r14, r10
     232:	fb 04       	cpc	r15, r11
     234:	0c 05       	cpc	r16, r12
     236:	1d 05       	cpc	r17, r13
     238:	10 f0       	brcs	.+4      	; 0x23e <__vector_13+0x110>
     23a:	86 01       	movw	r16, r12
     23c:	75 01       	movw	r14, r10
  nextHit = t->release;
      }
    }
    if (t->state == READYQ) {
     23e:	1a 96       	adiw	r26, 0x0a	; 10
     240:	8c 91       	ld	r24, X
     242:	1a 97       	sbiw	r26, 0x0a	; 10
     244:	81 30       	cpi	r24, 0x01	; 1
     246:	d9 f4       	brne	.+54     	; 0x27e <__vector_13+0x150>
      if (t->deadline < kernel.tasks[running].deadline) {
     248:	87 2f       	mov	r24, r23
     24a:	90 e0       	ldi	r25, 0x00	; 0
     24c:	8c 9f       	mul	r24, r28
     24e:	f0 01       	movw	r30, r0
     250:	8d 9f       	mul	r24, r29
     252:	f0 0d       	add	r31, r0
     254:	9c 9f       	mul	r25, r28
     256:	f0 0d       	add	r31, r0
     258:	11 24       	eor	r1, r1
     25a:	eb 5c       	subi	r30, 0xCB	; 203
     25c:	fb 4f       	sbci	r31, 0xFB	; 251
     25e:	16 96       	adiw	r26, 0x06	; 6
     260:	2d 91       	ld	r18, X+
     262:	3d 91       	ld	r19, X+
     264:	4d 91       	ld	r20, X+
     266:	5c 91       	ld	r21, X
     268:	19 97       	sbiw	r26, 0x09	; 9
     26a:	80 85       	ldd	r24, Z+8	; 0x08
     26c:	91 85       	ldd	r25, Z+9	; 0x09
     26e:	a2 85       	ldd	r26, Z+10	; 0x0a
     270:	b3 85       	ldd	r27, Z+11	; 0x0b
     272:	28 17       	cp	r18, r24
     274:	39 07       	cpc	r19, r25
     276:	4a 07       	cpc	r20, r26
     278:	5b 07       	cpc	r21, r27
     27a:	08 f4       	brcc	.+2      	; 0x27e <__vector_13+0x150>
     27c:	76 2f       	mov	r23, r22

  now = (kernel.cycles << 16) + TCNT1;

  // Release tasks from TimeQ and determine new running task

  for (i=1; i <= kernel.nbrOfTasks; i++) {
     27e:	6f 5f       	subi	r22, 0xFF	; 255
     280:	57 01       	movw	r10, r14
     282:	68 01       	movw	r12, r16
     284:	46 16       	cp	r4, r22
     286:	08 f0       	brcs	.+2      	; 0x28a <__vector_13+0x15c>
     288:	ba cf       	rjmp	.-140    	; 0x1fe <__vector_13+0xd0>
    }
  }
  //fprintf(stdout, "Old: %u New: %u\n\r", oldrunning, running);
  //fprintf(stdout, "NumTasks: %u\n\r", kernel.nbrOfTasks);
  //fprintf(stdout, "Current time: %lu\n\r", (unsigned long) trtCurrentTime());
  if (running != oldrunning) { // perform context switch?
     28a:	75 15       	cp	r23, r5
     28c:	b1 f0       	breq	.+44     	; 0x2ba <__vector_13+0x18c>

    // store old context
    t = &kernel.tasks[oldrunning];
     28e:	eb e0       	ldi	r30, 0x0B	; 11
     290:	5e 9e       	mul	r5, r30
     292:	d0 01       	movw	r26, r0
     294:	11 24       	eor	r1, r1
     296:	a9 5c       	subi	r26, 0xC9	; 201
     298:	bb 4f       	sbci	r27, 0xFB	; 251
    t->spl = SPL;
     29a:	8d b7       	in	r24, 0x3d	; 61
     29c:	8c 93       	st	X, r24
    t->sph = SPH;
     29e:	8e b7       	in	r24, 0x3e	; 62
     2a0:	11 96       	adiw	r26, 0x01	; 1
     2a2:	8c 93       	st	X, r24

    // load new context
    t = &kernel.tasks[running];
     2a4:	7e 9f       	mul	r23, r30
     2a6:	f0 01       	movw	r30, r0
     2a8:	11 24       	eor	r1, r1
     2aa:	e9 5c       	subi	r30, 0xC9	; 201
     2ac:	fb 4f       	sbci	r31, 0xFB	; 251
    SPH = t->sph;
     2ae:	81 81       	ldd	r24, Z+1	; 0x01
     2b0:	8e bf       	out	0x3e, r24	; 62
    SPL = t->spl;
     2b2:	80 81       	ld	r24, Z
     2b4:	8d bf       	out	0x3d, r24	; 61

    kernel.running = running;
     2b6:	70 93 36 04 	sts	0x0436, r23

  }

  kernel.nextHit = nextHit;  
     2ba:	a0 92 71 04 	sts	0x0471, r10
     2be:	b0 92 72 04 	sts	0x0472, r11
     2c2:	c0 92 73 04 	sts	0x0473, r12
     2c6:	d0 92 74 04 	sts	0x0474, r13

  now = (kernel.cycles << 16) + TCNT1;
     2ca:	20 91 84 00 	lds	r18, 0x0084
     2ce:	30 91 85 00 	lds	r19, 0x0085
  timeleft = (int32_t)nextHit - (int32_t)now;
     2d2:	40 e0       	ldi	r20, 0x00	; 0
     2d4:	50 e0       	ldi	r21, 0x00	; 0
     2d6:	80 91 6d 04 	lds	r24, 0x046D
     2da:	90 91 6e 04 	lds	r25, 0x046E
     2de:	a0 91 6f 04 	lds	r26, 0x046F
     2e2:	b0 91 70 04 	lds	r27, 0x0470
     2e6:	dc 01       	movw	r26, r24
     2e8:	99 27       	eor	r25, r25
     2ea:	88 27       	eor	r24, r24
     2ec:	28 0f       	add	r18, r24
     2ee:	39 1f       	adc	r19, r25
     2f0:	4a 1f       	adc	r20, r26
     2f2:	5b 1f       	adc	r21, r27
     2f4:	d6 01       	movw	r26, r12
     2f6:	c5 01       	movw	r24, r10
     2f8:	82 1b       	sub	r24, r18
     2fa:	93 0b       	sbc	r25, r19
     2fc:	a4 0b       	sbc	r26, r20
     2fe:	b5 0b       	sbc	r27, r21
     300:	9c 01       	movw	r18, r24
     302:	ad 01       	movw	r20, r26
  if (timeleft < 4) {
     304:	84 30       	cpi	r24, 0x04	; 4
     306:	91 05       	cpc	r25, r1
     308:	a1 05       	cpc	r26, r1
     30a:	b1 05       	cpc	r27, r1
     30c:	24 f4       	brge	.+8      	; 0x316 <__vector_13+0x1e8>
     30e:	24 e0       	ldi	r18, 0x04	; 4
     310:	30 e0       	ldi	r19, 0x00	; 0
     312:	40 e0       	ldi	r20, 0x00	; 0
     314:	50 e0       	ldi	r21, 0x00	; 0
    timeleft = 4;
  }

  if ((unsigned long)TCNT1 + timeleft < 65536) {
     316:	80 91 84 00 	lds	r24, 0x0084
     31a:	90 91 85 00 	lds	r25, 0x0085
     31e:	a0 e0       	ldi	r26, 0x00	; 0
     320:	b0 e0       	ldi	r27, 0x00	; 0
     322:	82 0f       	add	r24, r18
     324:	93 1f       	adc	r25, r19
     326:	a4 1f       	adc	r26, r20
     328:	b5 1f       	adc	r27, r21
     32a:	80 50       	subi	r24, 0x00	; 0
     32c:	90 40       	sbci	r25, 0x00	; 0
     32e:	a1 40       	sbci	r26, 0x01	; 1
     330:	b0 40       	sbci	r27, 0x00	; 0
     332:	38 f4       	brcc	.+14     	; 0x342 <__vector_13+0x214>
    OCR1A = TCNT1 + timeleft;
     334:	80 91 84 00 	lds	r24, 0x0084
     338:	90 91 85 00 	lds	r25, 0x0085
     33c:	82 0f       	add	r24, r18
     33e:	93 1f       	adc	r25, r19
     340:	0e c0       	rjmp	.+28     	; 0x35e <__vector_13+0x230>
  } else if (TCNT1 < 65536 - 4) {
     342:	80 91 84 00 	lds	r24, 0x0084
     346:	90 91 85 00 	lds	r25, 0x0085
     34a:	8c 5f       	subi	r24, 0xFC	; 252
     34c:	9f 4f       	sbci	r25, 0xFF	; 255
     34e:	28 f4       	brcc	.+10     	; 0x35a <__vector_13+0x22c>
    OCR1A = 0x0000;
     350:	10 92 89 00 	sts	0x0089, r1
     354:	10 92 88 00 	sts	0x0088, r1
     358:	06 c0       	rjmp	.+12     	; 0x366 <__vector_13+0x238>
  } else {
    OCR1A = 4;
     35a:	84 e0       	ldi	r24, 0x04	; 4
     35c:	90 e0       	ldi	r25, 0x00	; 0
     35e:	90 93 89 00 	sts	0x0089, r25
     362:	80 93 88 00 	sts	0x0088, r24
  }

  TIMSK1 = (1<<OCIE1A);
     366:	82 e0       	ldi	r24, 0x02	; 2
     368:	80 93 6f 00 	sts	0x006F, r24
}
     36c:	ff 91       	pop	r31
     36e:	ef 91       	pop	r30
     370:	df 91       	pop	r29
     372:	cf 91       	pop	r28
     374:	bf 91       	pop	r27
     376:	af 91       	pop	r26
     378:	9f 91       	pop	r25
     37a:	8f 91       	pop	r24
     37c:	7f 91       	pop	r23
     37e:	6f 91       	pop	r22
     380:	5f 91       	pop	r21
     382:	4f 91       	pop	r20
     384:	3f 91       	pop	r19
     386:	2f 91       	pop	r18
     388:	1f 91       	pop	r17
     38a:	0f 91       	pop	r16
     38c:	ff 90       	pop	r15
     38e:	ef 90       	pop	r14
     390:	df 90       	pop	r13
     392:	cf 90       	pop	r12
     394:	bf 90       	pop	r11
     396:	af 90       	pop	r10
     398:	9f 90       	pop	r9
     39a:	8f 90       	pop	r8
     39c:	7f 90       	pop	r7
     39e:	6f 90       	pop	r6
     3a0:	5f 90       	pop	r5
     3a2:	4f 90       	pop	r4
     3a4:	3f 90       	pop	r3
     3a6:	2f 90       	pop	r2
     3a8:	0f 90       	pop	r0
     3aa:	0b be       	out	0x3b, r0	; 59
     3ac:	0f 90       	pop	r0
     3ae:	0f be       	out	0x3f, r0	; 63
     3b0:	0f 90       	pop	r0
     3b2:	1f 90       	pop	r1
     3b4:	18 95       	reti

000003b6 <trtInitKernel>:
/********************************** API ************************************/

void trtInitKernel(int idlestack) {

  /* Set up timer 1 */
  TCNT1 = 0x0000;        /* reset counter 1 */
     3b6:	10 92 85 00 	sts	0x0085, r1
     3ba:	10 92 84 00 	sts	0x0084, r1
  TCCR1A = 0x00;         /* normal operation */
     3be:	10 92 80 00 	sts	0x0080, r1
  TCCR1B = PRESCALEBITS; /* prescaler = 1024 */
     3c2:	25 e0       	ldi	r18, 0x05	; 5
     3c4:	20 93 81 00 	sts	0x0081, r18
  TIMSK1 = (1<<OCIE1A);  // turn on compare match ISR
     3c8:	22 e0       	ldi	r18, 0x02	; 2
     3ca:	20 93 6f 00 	sts	0x006F, r18

  kernel.memptr = (void*)(RAMEND - idlestack);
     3ce:	2f ef       	ldi	r18, 0xFF	; 255
     3d0:	30 e4       	ldi	r19, 0x40	; 64
     3d2:	28 1b       	sub	r18, r24
     3d4:	39 0b       	sbc	r19, r25
     3d6:	30 93 6c 04 	sts	0x046C, r19
     3da:	20 93 6b 04 	sts	0x046B, r18
  kernel.nbrOfTasks = 0;
     3de:	10 92 35 04 	sts	0x0435, r1
  kernel.running = 0;
     3e2:	10 92 36 04 	sts	0x0436, r1

  kernel.cycles = 0x0000;
     3e6:	10 92 6d 04 	sts	0x046D, r1
     3ea:	10 92 6e 04 	sts	0x046E, r1
     3ee:	10 92 6f 04 	sts	0x046F, r1
     3f2:	10 92 70 04 	sts	0x0470, r1
  kernel.nextHit = 0x7FFFFFFF;
     3f6:	8f ef       	ldi	r24, 0xFF	; 255
     3f8:	9f ef       	ldi	r25, 0xFF	; 255
     3fa:	af ef       	ldi	r26, 0xFF	; 255
     3fc:	bf e7       	ldi	r27, 0x7F	; 127
     3fe:	80 93 71 04 	sts	0x0471, r24
     402:	90 93 72 04 	sts	0x0472, r25
     406:	a0 93 73 04 	sts	0x0473, r26
     40a:	b0 93 74 04 	sts	0x0474, r27

  // Initialize idle task (task 0)
  kernel.tasks[0].deadline = 0x7FFFFFFF;
     40e:	80 93 3d 04 	sts	0x043D, r24
     412:	90 93 3e 04 	sts	0x043E, r25
     416:	a0 93 3f 04 	sts	0x043F, r26
     41a:	b0 93 40 04 	sts	0x0440, r27
  kernel.tasks[0].release = 0x00000000;
     41e:	10 92 39 04 	sts	0x0439, r1
     422:	10 92 3a 04 	sts	0x043A, r1
     426:	10 92 3b 04 	sts	0x043B, r1
     42a:	10 92 3c 04 	sts	0x043C, r1

  sei(); /* set enabled interrupts */
     42e:	78 94       	sei
}
     430:	08 95       	ret

00000432 <trtCreateTask>:


void trtCreateTask(void (*fun)(void*), uint16_t stacksize, uint32_t release, uint32_t deadline, void *args) {
     432:	8f 92       	push	r8
     434:	9f 92       	push	r9
     436:	af 92       	push	r10
     438:	bf 92       	push	r11
     43a:	cf 92       	push	r12
     43c:	df 92       	push	r13
     43e:	ef 92       	push	r14
     440:	ff 92       	push	r15
     442:	0f 93       	push	r16
     444:	1f 93       	push	r17
     446:	cf 93       	push	r28
     448:	df 93       	push	r29
     44a:	49 01       	movw	r8, r18
     44c:	5a 01       	movw	r10, r20

  uint8_t *sp;
  struct task *t;
  int i;

  cli(); // turn off interrupts
     44e:	f8 94       	cli

  ++kernel.nbrOfTasks;
     450:	20 91 35 04 	lds	r18, 0x0435
     454:	2f 5f       	subi	r18, 0xFF	; 255
     456:	20 93 35 04 	sts	0x0435, r18

  sp = kernel.memptr;
     45a:	c0 91 6b 04 	lds	r28, 0x046B
     45e:	d0 91 6c 04 	lds	r29, 0x046C
  kernel.memptr -= stacksize;  // decrease free mem ptr
     462:	9e 01       	movw	r18, r28
     464:	26 1b       	sub	r18, r22
     466:	37 0b       	sbc	r19, r23
     468:	30 93 6c 04 	sts	0x046C, r19
     46c:	20 93 6b 04 	sts	0x046B, r18

  // initialize stack
  *sp-- = lo8(fun);       // store PC(lo)
     470:	88 83       	st	Y, r24
     472:	fe 01       	movw	r30, r28
  *sp-- = hi8(fun);       // store PC(hi)
     474:	92 93       	st	-Z, r25
     476:	31 97       	sbiw	r30, 0x01	; 1
     478:	df 01       	movw	r26, r30
  for (i=0; i<26; i++)    //WAS -- for (i=0; i<25; i++)
     47a:	ce 01       	movw	r24, r28
     47c:	4c 97       	sbiw	r24, 0x1c	; 28
    *sp-- = 0x00;         // store SREG,r0-r1,r3-r23
     47e:	1c 92       	st	X, r1
     480:	11 97       	sbiw	r26, 0x01	; 1
  kernel.memptr -= stacksize;  // decrease free mem ptr

  // initialize stack
  *sp-- = lo8(fun);       // store PC(lo)
  *sp-- = hi8(fun);       // store PC(hi)
  for (i=0; i<26; i++)    //WAS -- for (i=0; i<25; i++)
     482:	a8 17       	cp	r26, r24
     484:	b9 07       	cpc	r27, r25
     486:	d9 f7       	brne	.-10     	; 0x47e <trtCreateTask+0x4c>
     488:	7a 97       	sbiw	r30, 0x1a	; 26
    *sp-- = 0x00;         // store SREG,r0-r1,r3-r23

  // Save args in r24-25 (input arguments stored in these registers)
  *sp-- = lo8(args);
     48a:	c0 82       	st	Z, r12
  *sp-- = hi8(args);
     48c:	d2 92       	st	-Z, r13
     48e:	31 97       	sbiw	r30, 0x01	; 1
     490:	df 01       	movw	r26, r30

  for (i=0; i<6; i++)
     492:	9e 01       	movw	r18, r28
     494:	24 52       	subi	r18, 0x24	; 36
     496:	30 40       	sbci	r19, 0x00	; 0
    *sp-- = 0x00;         // store r26-r31
     498:	1c 92       	st	X, r1
     49a:	11 97       	sbiw	r26, 0x01	; 1

  // Save args in r24-25 (input arguments stored in these registers)
  *sp-- = lo8(args);
  *sp-- = hi8(args);

  for (i=0; i<6; i++)
     49c:	a2 17       	cp	r26, r18
     49e:	b3 07       	cpc	r27, r19
     4a0:	d9 f7       	brne	.-10     	; 0x498 <trtCreateTask+0x66>
     4a2:	9f 01       	movw	r18, r30
     4a4:	26 50       	subi	r18, 0x06	; 6
     4a6:	30 40       	sbci	r19, 0x00	; 0
    *sp-- = 0x00;         // store r26-r31

  t = &kernel.tasks[kernel.nbrOfTasks];
     4a8:	e0 91 35 04 	lds	r30, 0x0435
     4ac:	8b e0       	ldi	r24, 0x0B	; 11
     4ae:	e8 9f       	mul	r30, r24
     4b0:	f0 01       	movw	r30, r0
     4b2:	11 24       	eor	r1, r1
     4b4:	e9 5c       	subi	r30, 0xC9	; 201
     4b6:	fb 4f       	sbci	r31, 0xFB	; 251
  ///*
  t->release = release;
     4b8:	82 82       	std	Z+2, r8	; 0x02
     4ba:	93 82       	std	Z+3, r9	; 0x03
     4bc:	a4 82       	std	Z+4, r10	; 0x04
     4be:	b5 82       	std	Z+5, r11	; 0x05
  t->deadline = deadline;
     4c0:	e6 82       	std	Z+6, r14	; 0x06
     4c2:	f7 82       	std	Z+7, r15	; 0x07
     4c4:	00 87       	std	Z+8, r16	; 0x08
     4c6:	11 87       	std	Z+9, r17	; 0x09
  t->state = TIMEQ;
     4c8:	82 e0       	ldi	r24, 0x02	; 2
     4ca:	82 87       	std	Z+10, r24	; 0x0a
  //*/
  t->spl = lo8(sp);       // store stack pointer
     4cc:	20 83       	st	Z, r18
  t->sph = hi8(sp);
     4ce:	31 83       	std	Z+1, r19	; 0x01
  

  // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     4d0:	0e 94 97 00 	call	0x12e	; 0x12e <__vector_13>

}
     4d4:	df 91       	pop	r29
     4d6:	cf 91       	pop	r28
     4d8:	1f 91       	pop	r17
     4da:	0f 91       	pop	r16
     4dc:	ff 90       	pop	r15
     4de:	ef 90       	pop	r14
     4e0:	df 90       	pop	r13
     4e2:	cf 90       	pop	r12
     4e4:	bf 90       	pop	r11
     4e6:	af 90       	pop	r10
     4e8:	9f 90       	pop	r9
     4ea:	8f 90       	pop	r8
     4ec:	08 95       	ret

000004ee <trtCreateSemaphore>:

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
     4ee:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
     4f0:	e5 e3       	ldi	r30, 0x35	; 53
     4f2:	f4 e0       	ldi	r31, 0x04	; 4
     4f4:	e8 0f       	add	r30, r24
     4f6:	f1 1d       	adc	r31, r1
     4f8:	65 a7       	std	Z+45, r22	; 0x2d
  
  sei(); // set enabled interrupts;
     4fa:	78 94       	sei
}
     4fc:	08 95       	ret

000004fe <trtWait>:

void trtWait(uint8_t semnbr) {
     4fe:	48 2f       	mov	r20, r24

  struct task *t;
  uint8_t *s;

  t = &kernel.tasks[kernel.running];
     500:	20 91 36 04 	lds	r18, 0x0436

  cli(); // disable interrupts
     504:	f8 94       	cli

  s = &kernel.semaphores[semnbr-1];
     506:	e8 2f       	mov	r30, r24
     508:	f0 e0       	ldi	r31, 0x00	; 0
     50a:	ee 59       	subi	r30, 0x9E	; 158
     50c:	fb 4f       	sbci	r31, 0xFB	; 251
  if ((*s) > 0) {
     50e:	80 81       	ld	r24, Z
     510:	88 23       	and	r24, r24
     512:	19 f0       	breq	.+6      	; 0x51a <trtWait+0x1c>
    (*s)--;
     514:	81 50       	subi	r24, 0x01	; 1
     516:	80 83       	st	Z, r24
     518:	10 c0       	rjmp	.+32     	; 0x53a <trtWait+0x3c>
  } else {

    t->state = semnbr + WAIT_OFFSET; // waiting for Sem#semnbr
     51a:	30 e0       	ldi	r19, 0x00	; 0
     51c:	8b e0       	ldi	r24, 0x0B	; 11
     51e:	90 e0       	ldi	r25, 0x00	; 0
     520:	28 9f       	mul	r18, r24
     522:	f0 01       	movw	r30, r0
     524:	29 9f       	mul	r18, r25
     526:	f0 0d       	add	r31, r0
     528:	38 9f       	mul	r19, r24
     52a:	f0 0d       	add	r31, r0
     52c:	11 24       	eor	r1, r1
     52e:	e9 5c       	subi	r30, 0xC9	; 201
     530:	fb 4f       	sbci	r31, 0xFB	; 251
     532:	4e 5f       	subi	r20, 0xFE	; 254
     534:	42 87       	std	Z+10, r20	; 0x0a
    // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     536:	0e 94 97 00 	call	0x12e	; 0x12e <__vector_13>
  }

  sei(); // reenable interrupts
     53a:	78 94       	sei
}
     53c:	08 95       	ret

0000053e <trtSignal>:

void trtSignal(uint8_t semnbr) {
     53e:	ff 92       	push	r15
     540:	0f 93       	push	r16
     542:	1f 93       	push	r17
     544:	18 2f       	mov	r17, r24
  uint8_t i;
  struct task *t;
  uint32_t minDeadline = 0xFFFFFFFF;
  uint8_t taskToReadyQ = 0;

  cli(); // disable interrupts
     546:	f8 94       	cli

  for (i=1; i <= kernel.nbrOfTasks; i++) {
     548:	00 91 35 04 	lds	r16, 0x0435
     54c:	e1 e0       	ldi	r30, 0x01	; 1
     54e:	4f ef       	ldi	r20, 0xFF	; 255
     550:	5f ef       	ldi	r21, 0xFF	; 255
     552:	6f ef       	ldi	r22, 0xFF	; 255
     554:	7f ef       	ldi	r23, 0xFF	; 255
     556:	f0 e0       	ldi	r31, 0x00	; 0
    t = &kernel.tasks[i];
     558:	8b e0       	ldi	r24, 0x0B	; 11
     55a:	f8 2e       	mov	r15, r24
    if (t->state == (semnbr + WAIT_OFFSET)) {
     55c:	21 2f       	mov	r18, r17
     55e:	30 e0       	ldi	r19, 0x00	; 0
     560:	2e 5f       	subi	r18, 0xFE	; 254
     562:	3f 4f       	sbci	r19, 0xFF	; 255
     564:	1e c0       	rjmp	.+60     	; 0x5a2 <trtSignal+0x64>
  uint8_t taskToReadyQ = 0;

  cli(); // disable interrupts

  for (i=1; i <= kernel.nbrOfTasks; i++) {
    t = &kernel.tasks[i];
     566:	ef 9d       	mul	r30, r15
     568:	d0 01       	movw	r26, r0
     56a:	11 24       	eor	r1, r1
     56c:	a9 5c       	subi	r26, 0xC9	; 201
     56e:	bb 4f       	sbci	r27, 0xFB	; 251
    if (t->state == (semnbr + WAIT_OFFSET)) {
     570:	1a 96       	adiw	r26, 0x0a	; 10
     572:	8c 91       	ld	r24, X
     574:	1a 97       	sbiw	r26, 0x0a	; 10
     576:	90 e0       	ldi	r25, 0x00	; 0
     578:	82 17       	cp	r24, r18
     57a:	93 07       	cpc	r25, r19
     57c:	69 f4       	brne	.+26     	; 0x598 <trtSignal+0x5a>
      if (t->deadline <= minDeadline) {
     57e:	16 96       	adiw	r26, 0x06	; 6
     580:	8d 91       	ld	r24, X+
     582:	9d 91       	ld	r25, X+
     584:	0d 90       	ld	r0, X+
     586:	bc 91       	ld	r27, X
     588:	a0 2d       	mov	r26, r0
     58a:	48 17       	cp	r20, r24
     58c:	59 07       	cpc	r21, r25
     58e:	6a 07       	cpc	r22, r26
     590:	7b 07       	cpc	r23, r27
     592:	10 f0       	brcs	.+4      	; 0x598 <trtSignal+0x5a>
     594:	fe 2f       	mov	r31, r30
     596:	02 c0       	rjmp	.+4      	; 0x59c <trtSignal+0x5e>
     598:	db 01       	movw	r26, r22
     59a:	ca 01       	movw	r24, r20
  uint32_t minDeadline = 0xFFFFFFFF;
  uint8_t taskToReadyQ = 0;

  cli(); // disable interrupts

  for (i=1; i <= kernel.nbrOfTasks; i++) {
     59c:	ef 5f       	subi	r30, 0xFF	; 255
     59e:	ac 01       	movw	r20, r24
     5a0:	bd 01       	movw	r22, r26
     5a2:	0e 17       	cp	r16, r30
     5a4:	00 f7       	brcc	.-64     	; 0x566 <trtSignal+0x28>
  minDeadline = t->deadline;
      }
    }
  }

  if (taskToReadyQ == 0) {
     5a6:	ff 23       	and	r31, r31
     5a8:	41 f4       	brne	.+16     	; 0x5ba <trtSignal+0x7c>
    kernel.semaphores[semnbr-1]++;
     5aa:	e1 2f       	mov	r30, r17
     5ac:	f0 e0       	ldi	r31, 0x00	; 0
     5ae:	ec 5c       	subi	r30, 0xCC	; 204
     5b0:	fb 4f       	sbci	r31, 0xFB	; 251
     5b2:	86 a5       	ldd	r24, Z+46	; 0x2e
     5b4:	8f 5f       	subi	r24, 0xFF	; 255
     5b6:	86 a7       	std	Z+46, r24	; 0x2e
     5b8:	11 c0       	rjmp	.+34     	; 0x5dc <trtSignal+0x9e>
  } else {
    kernel.tasks[taskToReadyQ].state = READYQ; // make task ready
     5ba:	2f 2f       	mov	r18, r31
     5bc:	30 e0       	ldi	r19, 0x00	; 0
     5be:	8b e0       	ldi	r24, 0x0B	; 11
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	28 9f       	mul	r18, r24
     5c4:	f0 01       	movw	r30, r0
     5c6:	29 9f       	mul	r18, r25
     5c8:	f0 0d       	add	r31, r0
     5ca:	38 9f       	mul	r19, r24
     5cc:	f0 0d       	add	r31, r0
     5ce:	11 24       	eor	r1, r1
     5d0:	eb 5c       	subi	r30, 0xCB	; 203
     5d2:	fb 4f       	sbci	r31, 0xFB	; 251
     5d4:	81 e0       	ldi	r24, 0x01	; 1
     5d6:	84 87       	std	Z+12, r24	; 0x0c
    // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     5d8:	0e 94 97 00 	call	0x12e	; 0x12e <__vector_13>
  }

  sei(); // reenable interrupts
     5dc:	78 94       	sei
}
     5de:	1f 91       	pop	r17
     5e0:	0f 91       	pop	r16
     5e2:	ff 90       	pop	r15
     5e4:	08 95       	ret

000005e6 <trtCurrentTime>:

uint32_t trtCurrentTime(void) {

  return (((uint32_t)kernel.cycles << 16) + (uint32_t)TCNT1);
     5e6:	20 91 84 00 	lds	r18, 0x0084
     5ea:	30 91 85 00 	lds	r19, 0x0085
     5ee:	40 e0       	ldi	r20, 0x00	; 0
     5f0:	50 e0       	ldi	r21, 0x00	; 0
     5f2:	80 91 6d 04 	lds	r24, 0x046D
     5f6:	90 91 6e 04 	lds	r25, 0x046E
     5fa:	a0 91 6f 04 	lds	r26, 0x046F
     5fe:	b0 91 70 04 	lds	r27, 0x0470
     602:	dc 01       	movw	r26, r24
     604:	99 27       	eor	r25, r25
     606:	88 27       	eor	r24, r24
     608:	28 0f       	add	r18, r24
     60a:	39 1f       	adc	r19, r25
     60c:	4a 1f       	adc	r20, r26
     60e:	5b 1f       	adc	r21, r27
}
     610:	b9 01       	movw	r22, r18
     612:	ca 01       	movw	r24, r20
     614:	08 95       	ret

00000616 <trtSleepUntil>:

void trtSleepUntil(uint32_t release, uint32_t deadline) {

  struct task *t;

  t = &kernel.tasks[kernel.running];
     616:	e0 91 36 04 	lds	r30, 0x0436
     61a:	ab e0       	ldi	r26, 0x0B	; 11
     61c:	ea 9f       	mul	r30, r26
     61e:	f0 01       	movw	r30, r0
     620:	11 24       	eor	r1, r1
     622:	e9 5c       	subi	r30, 0xC9	; 201
     624:	fb 4f       	sbci	r31, 0xFB	; 251

  cli(); // turn off interrupts
     626:	f8 94       	cli

  t->state = TIMEQ;
     628:	a2 e0       	ldi	r26, 0x02	; 2
     62a:	a2 87       	std	Z+10, r26	; 0x0a
  t->release = release;
     62c:	62 83       	std	Z+2, r22	; 0x02
     62e:	73 83       	std	Z+3, r23	; 0x03
     630:	84 83       	std	Z+4, r24	; 0x04
     632:	95 83       	std	Z+5, r25	; 0x05
  t->deadline = deadline;
     634:	26 83       	std	Z+6, r18	; 0x06
     636:	37 83       	std	Z+7, r19	; 0x07
     638:	40 87       	std	Z+8, r20	; 0x08
     63a:	51 87       	std	Z+9, r21	; 0x09
  
  // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     63c:	0e 94 97 00 	call	0x12e	; 0x12e <__vector_13>
}
     640:	08 95       	ret

00000642 <trtGetRelease>:


uint32_t trtGetRelease(void) {
     642:	80 91 36 04 	lds	r24, 0x0436
     646:	90 e0       	ldi	r25, 0x00	; 0
     648:	2b e0       	ldi	r18, 0x0B	; 11
     64a:	30 e0       	ldi	r19, 0x00	; 0
     64c:	82 9f       	mul	r24, r18
     64e:	f0 01       	movw	r30, r0
     650:	83 9f       	mul	r24, r19
     652:	f0 0d       	add	r31, r0
     654:	92 9f       	mul	r25, r18
     656:	f0 0d       	add	r31, r0
     658:	11 24       	eor	r1, r1
     65a:	eb 5c       	subi	r30, 0xCB	; 203
     65c:	fb 4f       	sbci	r31, 0xFB	; 251
     65e:	df 01       	movw	r26, r30
     660:	14 96       	adiw	r26, 0x04	; 4
     662:	64 81       	ldd	r22, Z+4	; 0x04
     664:	11 96       	adiw	r26, 0x01	; 1
     666:	7c 91       	ld	r23, X
     668:	11 97       	sbiw	r26, 0x01	; 1
  return kernel.tasks[kernel.running].release;
}
     66a:	12 96       	adiw	r26, 0x02	; 2
     66c:	8c 91       	ld	r24, X
     66e:	12 97       	sbiw	r26, 0x02	; 2
     670:	13 96       	adiw	r26, 0x03	; 3
     672:	9c 91       	ld	r25, X
     674:	08 95       	ret

00000676 <trtGetDeadline>:

uint32_t trtGetDeadline(void) {
     676:	80 91 36 04 	lds	r24, 0x0436
     67a:	90 e0       	ldi	r25, 0x00	; 0
     67c:	2b e0       	ldi	r18, 0x0B	; 11
     67e:	30 e0       	ldi	r19, 0x00	; 0
     680:	82 9f       	mul	r24, r18
     682:	f0 01       	movw	r30, r0
     684:	83 9f       	mul	r24, r19
     686:	f0 0d       	add	r31, r0
     688:	92 9f       	mul	r25, r18
     68a:	f0 0d       	add	r31, r0
     68c:	11 24       	eor	r1, r1
     68e:	eb 5c       	subi	r30, 0xCB	; 203
     690:	fb 4f       	sbci	r31, 0xFB	; 251
     692:	df 01       	movw	r26, r30
     694:	18 96       	adiw	r26, 0x08	; 8
     696:	60 85       	ldd	r22, Z+8	; 0x08
     698:	11 96       	adiw	r26, 0x01	; 1
     69a:	7c 91       	ld	r23, X
     69c:	11 97       	sbiw	r26, 0x01	; 1
  return kernel.tasks[kernel.running].deadline;
}
     69e:	12 96       	adiw	r26, 0x02	; 2
     6a0:	8c 91       	ld	r24, X
     6a2:	12 97       	sbiw	r26, 0x02	; 2
     6a4:	13 96       	adiw	r26, 0x03	; 3
     6a6:	9c 91       	ld	r25, X
     6a8:	08 95       	ret

000006aa <trtTerminate>:

void trtTerminate(void) {

  cli();
     6aa:	f8 94       	cli

  kernel.tasks[kernel.running].state = TERMINATED;
     6ac:	80 91 36 04 	lds	r24, 0x0436
     6b0:	90 e0       	ldi	r25, 0x00	; 0
     6b2:	2b e0       	ldi	r18, 0x0B	; 11
     6b4:	30 e0       	ldi	r19, 0x00	; 0
     6b6:	82 9f       	mul	r24, r18
     6b8:	f0 01       	movw	r30, r0
     6ba:	83 9f       	mul	r24, r19
     6bc:	f0 0d       	add	r31, r0
     6be:	92 9f       	mul	r25, r18
     6c0:	f0 0d       	add	r31, r0
     6c2:	11 24       	eor	r1, r1
     6c4:	eb 5c       	subi	r30, 0xCB	; 203
     6c6:	fb 4f       	sbci	r31, 0xFB	; 251
     6c8:	14 86       	std	Z+12, r1	; 0x0c

  // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     6ca:	0e 94 97 00 	call	0x12e	; 0x12e <__vector_13>
}
     6ce:	08 95       	ret

000006d0 <trtAccept>:
  //struct task *t;
  uint8_t *s;
  uint8_t temp ;
  //t = &kernel.tasks[kernel.running];

  cli(); // disable interrupts
     6d0:	f8 94       	cli

  s = &kernel.semaphores[semnbr-1];
     6d2:	e8 2f       	mov	r30, r24
     6d4:	f0 e0       	ldi	r31, 0x00	; 0
     6d6:	ee 59       	subi	r30, 0x9E	; 158
     6d8:	fb 4f       	sbci	r31, 0xFB	; 251
  temp = *s ;
     6da:	80 81       	ld	r24, Z
  if ((*s) > 0) {
     6dc:	88 23       	and	r24, r24
     6de:	19 f0       	breq	.+6      	; 0x6e6 <trtAccept+0x16>
    (*s)--;
     6e0:	81 50       	subi	r24, 0x01	; 1
     6e2:	80 83       	st	Z, r24
     6e4:	8f 5f       	subi	r24, 0xFF	; 255
  } 
  sei(); // reenable interrupts
     6e6:	78 94       	sei
  return temp ;
}
     6e8:	08 95       	ret

000006ea <trt_uart_init>:
{
#if F_CPU < 2000000UL && defined(U2X)
  UCSR0A = _BV(U2X);             /* improve baud rate error by using 2x clk */
  UBRR0L = (F_CPU / (8UL * UART_BAUD)) - 1;
#else
  UBRR0L = (F_CPU / (16UL * UART_BAUD)) - 1;
     6ea:	87 e6       	ldi	r24, 0x67	; 103
     6ec:	80 93 c4 00 	sts	0x00C4, r24
#endif
  UCSR0B = _BV(TXEN0) | _BV(RXEN0); /* tx/rx enable */
     6f0:	e1 ec       	ldi	r30, 0xC1	; 193
     6f2:	f0 e0       	ldi	r31, 0x00	; 0
     6f4:	88 e1       	ldi	r24, 0x18	; 24
     6f6:	80 83       	st	Z, r24
  
  //Set up circular buffer state variables
  tx_in = 0;
     6f8:	10 92 4d 03 	sts	0x034D, r1
     6fc:	10 92 4c 03 	sts	0x034C, r1
  tx_out = 0;
     700:	10 92 4f 03 	sts	0x034F, r1
     704:	10 92 4e 03 	sts	0x034E, r1

  //enable receive ISR -- added for TRT
  UCSR0B |= (1<<RXCIE0) ;
     708:	80 81       	ld	r24, Z
     70a:	80 68       	ori	r24, 0x80	; 128
     70c:	80 83       	st	Z, r24
}
     70e:	08 95       	ret

00000710 <__vector_21>:



ISR( USART0_UDRE_vect )
{
     710:	1f 92       	push	r1
     712:	0f 92       	push	r0
     714:	0f b6       	in	r0, 0x3f	; 63
     716:	0f 92       	push	r0
     718:	0b b6       	in	r0, 0x3b	; 59
     71a:	0f 92       	push	r0
     71c:	11 24       	eor	r1, r1
     71e:	2f 93       	push	r18
     720:	3f 93       	push	r19
     722:	8f 93       	push	r24
     724:	9f 93       	push	r25
     726:	ef 93       	push	r30
     728:	ff 93       	push	r31
  if( tx_in == tx_out ){		// nothing to send
     72a:	20 91 4c 03 	lds	r18, 0x034C
     72e:	30 91 4d 03 	lds	r19, 0x034D
     732:	80 91 4e 03 	lds	r24, 0x034E
     736:	90 91 4f 03 	lds	r25, 0x034F
     73a:	28 17       	cp	r18, r24
     73c:	39 07       	cpc	r19, r25
     73e:	31 f4       	brne	.+12     	; 0x74c <__vector_21+0x3c>
    UCSR0B &= ~(1 << UDRIE0);	// disable TX interrupt
     740:	80 91 c1 00 	lds	r24, 0x00C1
     744:	8f 7d       	andi	r24, 0xDF	; 223
     746:	80 93 c1 00 	sts	0x00C1, r24
     74a:	1d c0       	rjmp	.+58     	; 0x786 <__vector_21+0x76>
    //return;
  }
  else {
  	UDR0 = tx_buff[tx_out];
     74c:	e0 91 4e 03 	lds	r30, 0x034E
     750:	f0 91 4f 03 	lds	r31, 0x034F
     754:	e0 5b       	subi	r30, 0xB0	; 176
     756:	fc 4f       	sbci	r31, 0xFC	; 252
     758:	80 81       	ld	r24, Z
     75a:	80 93 c6 00 	sts	0x00C6, r24
  	tx_out++;
     75e:	80 91 4e 03 	lds	r24, 0x034E
     762:	90 91 4f 03 	lds	r25, 0x034F
     766:	01 96       	adiw	r24, 0x01	; 1
     768:	90 93 4f 03 	sts	0x034F, r25
     76c:	80 93 4e 03 	sts	0x034E, r24
  	if (tx_out == TX_BUF_SIZE) tx_out = 0;
     770:	80 91 4e 03 	lds	r24, 0x034E
     774:	90 91 4f 03 	lds	r25, 0x034F
     778:	88 3c       	cpi	r24, 0xC8	; 200
     77a:	91 05       	cpc	r25, r1
     77c:	21 f4       	brne	.+8      	; 0x786 <__vector_21+0x76>
     77e:	10 92 4f 03 	sts	0x034F, r1
     782:	10 92 4e 03 	sts	0x034E, r1
  }
}
     786:	ff 91       	pop	r31
     788:	ef 91       	pop	r30
     78a:	9f 91       	pop	r25
     78c:	8f 91       	pop	r24
     78e:	3f 91       	pop	r19
     790:	2f 91       	pop	r18
     792:	0f 90       	pop	r0
     794:	0b be       	out	0x3b, r0	; 59
     796:	0f 90       	pop	r0
     798:	0f be       	out	0x3f, r0	; 63
     79a:	0f 90       	pop	r0
     79c:	1f 90       	pop	r1
     79e:	18 95       	reti

000007a0 <uart_putchar>:

int uart_putchar(char c, FILE *stream) {
     7a0:	1f 93       	push	r17
     7a2:	18 2f       	mov	r17, r24
  if (c == '\n') uart_putchar('\r', stream);
     7a4:	8a 30       	cpi	r24, 0x0A	; 10
     7a6:	19 f4       	brne	.+6      	; 0x7ae <uart_putchar+0xe>
     7a8:	8d e0       	ldi	r24, 0x0D	; 13
     7aa:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
  char i = tx_in;
     7ae:	80 91 4c 03 	lds	r24, 0x034C
     7b2:	90 91 4d 03 	lds	r25, 0x034D
  i++;
     7b6:	8f 5f       	subi	r24, 0xFF	; 255
  if (i == TX_BUF_SIZE) i = 0;
     7b8:	88 3c       	cpi	r24, 0xC8	; 200
     7ba:	09 f4       	brne	.+2      	; 0x7be <uart_putchar+0x1e>
     7bc:	80 e0       	ldi	r24, 0x00	; 0
  tx_buff[tx_in] = c;
     7be:	e0 91 4c 03 	lds	r30, 0x034C
     7c2:	f0 91 4d 03 	lds	r31, 0x034D
     7c6:	e0 5b       	subi	r30, 0xB0	; 176
     7c8:	fc 4f       	sbci	r31, 0xFC	; 252
     7ca:	10 83       	st	Z, r17
  while( i == tx_out);		// until at least one byte free
     7cc:	28 2f       	mov	r18, r24
     7ce:	30 e0       	ldi	r19, 0x00	; 0
     7d0:	80 91 4e 03 	lds	r24, 0x034E
     7d4:	90 91 4f 03 	lds	r25, 0x034F
     7d8:	28 17       	cp	r18, r24
     7da:	39 07       	cpc	r19, r25
     7dc:	c9 f3       	breq	.-14     	; 0x7d0 <uart_putchar+0x30>
					// tx_out modified by interrupt !
  tx_in = i;
     7de:	30 93 4d 03 	sts	0x034D, r19
     7e2:	20 93 4c 03 	sts	0x034C, r18
  UCSR0B |= (1 << UDRIE0);  // enable TX interrupt
     7e6:	80 91 c1 00 	lds	r24, 0x00C1
     7ea:	80 62       	ori	r24, 0x20	; 32
     7ec:	80 93 c1 00 	sts	0x00C1, r24
  return 0;
 }
     7f0:	80 e0       	ldi	r24, 0x00	; 0
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	1f 91       	pop	r17
     7f6:	08 95       	ret

000007f8 <__vector_20>:
 */

 // --- added for TRT ------------
uint8_t trt_rx_c;

ISR(USART0_RX_vect) {
     7f8:	1f 92       	push	r1
     7fa:	0f 92       	push	r0
     7fc:	0f b6       	in	r0, 0x3f	; 63
     7fe:	0f 92       	push	r0
     800:	0b b6       	in	r0, 0x3b	; 59
     802:	0f 92       	push	r0
     804:	11 24       	eor	r1, r1
     806:	2f 93       	push	r18
     808:	3f 93       	push	r19
     80a:	4f 93       	push	r20
     80c:	5f 93       	push	r21
     80e:	6f 93       	push	r22
     810:	7f 93       	push	r23
     812:	8f 93       	push	r24
     814:	9f 93       	push	r25
     816:	af 93       	push	r26
     818:	bf 93       	push	r27
     81a:	ef 93       	push	r30
     81c:	ff 93       	push	r31
	trt_rx_c = UDR0;
     81e:	80 91 c6 00 	lds	r24, 0x00C6
     822:	80 93 75 04 	sts	0x0475, r24
	trtSignal(SEM_RX_ISR_SIGNAL) ;
     826:	81 e0       	ldi	r24, 0x01	; 1
     828:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>
}
     82c:	ff 91       	pop	r31
     82e:	ef 91       	pop	r30
     830:	bf 91       	pop	r27
     832:	af 91       	pop	r26
     834:	9f 91       	pop	r25
     836:	8f 91       	pop	r24
     838:	7f 91       	pop	r23
     83a:	6f 91       	pop	r22
     83c:	5f 91       	pop	r21
     83e:	4f 91       	pop	r20
     840:	3f 91       	pop	r19
     842:	2f 91       	pop	r18
     844:	0f 90       	pop	r0
     846:	0b be       	out	0x3b, r0	; 59
     848:	0f 90       	pop	r0
     84a:	0f be       	out	0x3f, r0	; 63
     84c:	0f 90       	pop	r0
     84e:	1f 90       	pop	r1
     850:	18 95       	reti

00000852 <uart_getchar>:
// --- end addition --------------

int
uart_getchar(FILE *stream)
{
     852:	ef 92       	push	r14
     854:	ff 92       	push	r15
     856:	0f 93       	push	r16
     858:	1f 93       	push	r17
     85a:	cf 93       	push	r28
     85c:	df 93       	push	r29
     85e:	7c 01       	movw	r14, r24
  uint8_t c;
  char *cp, *cp2;
  static char b[RX_BUFSIZE];
  static char *rxp;

  if (rxp == 0)
     860:	80 91 fa 02 	lds	r24, 0x02FA
     864:	90 91 fb 02 	lds	r25, 0x02FB
     868:	89 2b       	or	r24, r25
     86a:	09 f0       	breq	.+2      	; 0x86e <uart_getchar+0x1c>
     86c:	a1 c0       	rjmp	.+322    	; 0x9b0 <uart_getchar+0x15e>
     86e:	0c ef       	ldi	r16, 0xFC	; 252
     870:	12 e0       	ldi	r17, 0x02	; 2
    for (cp = b;;)
      {
	// --- trtWait added instead of loop_until wait
	trtWait(SEM_RX_ISR_SIGNAL) ; //loop_until_bit_is_set(UCSR0A, RXC0)
     872:	81 e0       	ldi	r24, 0x01	; 1
     874:	0e 94 7f 02 	call	0x4fe	; 0x4fe <trtWait>
	if (UCSR0A & _BV(FE0))
     878:	80 91 c0 00 	lds	r24, 0x00C0
     87c:	84 ff       	sbrs	r24, 4
     87e:	03 c0       	rjmp	.+6      	; 0x886 <uart_getchar+0x34>
     880:	2e ef       	ldi	r18, 0xFE	; 254
     882:	3f ef       	ldi	r19, 0xFF	; 255
     884:	a9 c0       	rjmp	.+338    	; 0x9d8 <uart_getchar+0x186>
	  return _FDEV_EOF;
	if (UCSR0A & _BV(DOR0))
     886:	80 91 c0 00 	lds	r24, 0x00C0
     88a:	83 fd       	sbrc	r24, 3
     88c:	a3 c0       	rjmp	.+326    	; 0x9d4 <uart_getchar+0x182>
	  return _FDEV_ERR;
	// -- added to take char from ISR ---
	  c = trt_rx_c ; //c = UDR0; -- CHANGED
     88e:	90 91 75 04 	lds	r25, 0x0475

	/* behaviour similar to Unix stty ICRNL */
	if (c == '\r')
     892:	9d 30       	cpi	r25, 0x0D	; 13
     894:	11 f0       	breq	.+4      	; 0x89a <uart_getchar+0x48>
	  c = '\n';
	if (c == '\n')
     896:	9a 30       	cpi	r25, 0x0A	; 10
     898:	81 f4       	brne	.+32     	; 0x8ba <uart_getchar+0x68>
	  {
	    *cp = c;
     89a:	8a e0       	ldi	r24, 0x0A	; 10
     89c:	f8 01       	movw	r30, r16
     89e:	80 83       	st	Z, r24
	    uart_putchar(c, stream);
     8a0:	b7 01       	movw	r22, r14
     8a2:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
	    rxp = b;
     8a6:	8c ef       	ldi	r24, 0xFC	; 252
     8a8:	92 e0       	ldi	r25, 0x02	; 2
     8aa:	90 93 fb 02 	sts	0x02FB, r25
     8ae:	80 93 fa 02 	sts	0x02FA, r24
		// --- added for TRT to signal string-end
		trtSignal(SEM_STRING_DONE); //added--to signal end of string
     8b2:	82 e0       	ldi	r24, 0x02	; 2
     8b4:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>
     8b8:	7b c0       	rjmp	.+246    	; 0x9b0 <uart_getchar+0x15e>
	    break;
	  }
	else if (c == '\t')
     8ba:	99 30       	cpi	r25, 0x09	; 9
     8bc:	09 f4       	brne	.+2      	; 0x8c0 <uart_getchar+0x6e>
     8be:	90 e2       	ldi	r25, 0x20	; 32
	  c = ' ';

	if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') ||
     8c0:	89 2f       	mov	r24, r25
     8c2:	80 52       	subi	r24, 0x20	; 32
     8c4:	8f 35       	cpi	r24, 0x5F	; 95
     8c6:	10 f0       	brcs	.+4      	; 0x8cc <uart_getchar+0x7a>
     8c8:	90 3a       	cpi	r25, 0xA0	; 160
     8ca:	70 f0       	brcs	.+28     	; 0x8e8 <uart_getchar+0x96>
	    c >= (uint8_t)'\xa0')
	  {
	    if (cp == b + RX_BUFSIZE - 1)
     8cc:	f3 e0       	ldi	r31, 0x03	; 3
     8ce:	0b 34       	cpi	r16, 0x4B	; 75
     8d0:	1f 07       	cpc	r17, r31
     8d2:	11 f4       	brne	.+4      	; 0x8d8 <uart_getchar+0x86>
	      uart_putchar('\a', stream);
     8d4:	87 e0       	ldi	r24, 0x07	; 7
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <uart_getchar+0x8e>
	    else
	      {
		*cp++ = c;
     8d8:	f8 01       	movw	r30, r16
     8da:	91 93       	st	Z+, r25
     8dc:	8f 01       	movw	r16, r30
		uart_putchar(c, stream);
     8de:	89 2f       	mov	r24, r25
     8e0:	b7 01       	movw	r22, r14
     8e2:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
     8e6:	c5 cf       	rjmp	.-118    	; 0x872 <uart_getchar+0x20>
	      }
	    continue;
	  }

	switch (c)
     8e8:	92 31       	cpi	r25, 0x12	; 18
     8ea:	39 f1       	breq	.+78     	; 0x93a <uart_getchar+0xe8>
     8ec:	93 31       	cpi	r25, 0x13	; 19
     8ee:	38 f4       	brcc	.+14     	; 0x8fe <uart_getchar+0xac>
     8f0:	93 30       	cpi	r25, 0x03	; 3
     8f2:	09 f4       	brne	.+2      	; 0x8f6 <uart_getchar+0xa4>
     8f4:	6f c0       	rjmp	.+222    	; 0x9d4 <uart_getchar+0x182>
     8f6:	98 30       	cpi	r25, 0x08	; 8
     8f8:	09 f0       	breq	.+2      	; 0x8fc <uart_getchar+0xaa>
     8fa:	bb cf       	rjmp	.-138    	; 0x872 <uart_getchar+0x20>
     8fc:	09 c0       	rjmp	.+18     	; 0x910 <uart_getchar+0xbe>
     8fe:	97 31       	cpi	r25, 0x17	; 23
     900:	09 f4       	brne	.+2      	; 0x904 <uart_getchar+0xb2>
     902:	4b c0       	rjmp	.+150    	; 0x99a <uart_getchar+0x148>
     904:	9f 37       	cpi	r25, 0x7F	; 127
     906:	21 f0       	breq	.+8      	; 0x910 <uart_getchar+0xbe>
     908:	95 31       	cpi	r25, 0x15	; 21
     90a:	09 f0       	breq	.+2      	; 0x90e <uart_getchar+0xbc>
     90c:	b2 cf       	rjmp	.-156    	; 0x872 <uart_getchar+0x20>
     90e:	32 c0       	rjmp	.+100    	; 0x974 <uart_getchar+0x122>
	  case 'c' & 0x1f:
	    return -1;

	  case '\b':
	  case '\x7f':
	    if (cp > b)
     910:	f2 e0       	ldi	r31, 0x02	; 2
     912:	0c 3f       	cpi	r16, 0xFC	; 252
     914:	1f 07       	cpc	r17, r31
     916:	09 f0       	breq	.+2      	; 0x91a <uart_getchar+0xc8>
     918:	08 f4       	brcc	.+2      	; 0x91c <uart_getchar+0xca>
     91a:	ab cf       	rjmp	.-170    	; 0x872 <uart_getchar+0x20>
	      {
		uart_putchar('\b', stream);
     91c:	88 e0       	ldi	r24, 0x08	; 8
     91e:	b7 01       	movw	r22, r14
     920:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		uart_putchar(' ', stream);
     924:	80 e2       	ldi	r24, 0x20	; 32
     926:	b7 01       	movw	r22, r14
     928:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		uart_putchar('\b', stream);
     92c:	88 e0       	ldi	r24, 0x08	; 8
     92e:	b7 01       	movw	r22, r14
     930:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		cp--;
     934:	01 50       	subi	r16, 0x01	; 1
     936:	10 40       	sbci	r17, 0x00	; 0
     938:	9c cf       	rjmp	.-200    	; 0x872 <uart_getchar+0x20>
	      }
	    break;

	  case 'r' & 0x1f:
	    uart_putchar('\r', stream);
     93a:	8d e0       	ldi	r24, 0x0D	; 13
     93c:	b7 01       	movw	r22, r14
     93e:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
     942:	cc ef       	ldi	r28, 0xFC	; 252
     944:	d2 e0       	ldi	r29, 0x02	; 2
     946:	04 c0       	rjmp	.+8      	; 0x950 <uart_getchar+0xfe>
	    for (cp2 = b; cp2 < cp; cp2++)
	      uart_putchar(*cp2, stream);
     948:	89 91       	ld	r24, Y+
     94a:	b7 01       	movw	r22, r14
     94c:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
	      }
	    break;

	  case 'r' & 0x1f:
	    uart_putchar('\r', stream);
	    for (cp2 = b; cp2 < cp; cp2++)
     950:	c0 17       	cp	r28, r16
     952:	d1 07       	cpc	r29, r17
     954:	c8 f3       	brcs	.-14     	; 0x948 <uart_getchar+0xf6>
     956:	8d cf       	rjmp	.-230    	; 0x872 <uart_getchar+0x20>
	    break;

	  case 'u' & 0x1f:
	    while (cp > b)
	      {
		uart_putchar('\b', stream);
     958:	88 e0       	ldi	r24, 0x08	; 8
     95a:	b7 01       	movw	r22, r14
     95c:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		uart_putchar(' ', stream);
     960:	80 e2       	ldi	r24, 0x20	; 32
     962:	b7 01       	movw	r22, r14
     964:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		uart_putchar('\b', stream);
     968:	88 e0       	ldi	r24, 0x08	; 8
     96a:	b7 01       	movw	r22, r14
     96c:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		cp--;
     970:	01 50       	subi	r16, 0x01	; 1
     972:	10 40       	sbci	r17, 0x00	; 0
	    for (cp2 = b; cp2 < cp; cp2++)
	      uart_putchar(*cp2, stream);
	    break;

	  case 'u' & 0x1f:
	    while (cp > b)
     974:	82 e0       	ldi	r24, 0x02	; 2
     976:	0c 3f       	cpi	r16, 0xFC	; 252
     978:	18 07       	cpc	r17, r24
     97a:	09 f0       	breq	.+2      	; 0x97e <uart_getchar+0x12c>
     97c:	68 f7       	brcc	.-38     	; 0x958 <uart_getchar+0x106>
     97e:	79 cf       	rjmp	.-270    	; 0x872 <uart_getchar+0x20>
	    break;

	  case 'w' & 0x1f:
	    while (cp > b && cp[-1] != ' ')
	      {
		uart_putchar('\b', stream);
     980:	88 e0       	ldi	r24, 0x08	; 8
     982:	b7 01       	movw	r22, r14
     984:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		uart_putchar(' ', stream);
     988:	80 e2       	ldi	r24, 0x20	; 32
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		uart_putchar('\b', stream);
     990:	88 e0       	ldi	r24, 0x08	; 8
     992:	b7 01       	movw	r22, r14
     994:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
     998:	8e 01       	movw	r16, r28
		cp--;
	      }
	    break;

	  case 'w' & 0x1f:
	    while (cp > b && cp[-1] != ' ')
     99a:	e2 e0       	ldi	r30, 0x02	; 2
     99c:	0c 3f       	cpi	r16, 0xFC	; 252
     99e:	1e 07       	cpc	r17, r30
     9a0:	09 f0       	breq	.+2      	; 0x9a4 <uart_getchar+0x152>
     9a2:	08 f4       	brcc	.+2      	; 0x9a6 <uart_getchar+0x154>
     9a4:	66 cf       	rjmp	.-308    	; 0x872 <uart_getchar+0x20>
     9a6:	e8 01       	movw	r28, r16
     9a8:	8a 91       	ld	r24, -Y
     9aa:	80 32       	cpi	r24, 0x20	; 32
     9ac:	49 f7       	brne	.-46     	; 0x980 <uart_getchar+0x12e>
     9ae:	61 cf       	rjmp	.-318    	; 0x872 <uart_getchar+0x20>
	      }
	    break;
	  }
      }

  c = *rxp++;
     9b0:	e0 91 fa 02 	lds	r30, 0x02FA
     9b4:	f0 91 fb 02 	lds	r31, 0x02FB
     9b8:	81 91       	ld	r24, Z+
     9ba:	f0 93 fb 02 	sts	0x02FB, r31
     9be:	e0 93 fa 02 	sts	0x02FA, r30
  if (c == '\n')
     9c2:	8a 30       	cpi	r24, 0x0A	; 10
     9c4:	21 f4       	brne	.+8      	; 0x9ce <uart_getchar+0x17c>
    rxp = 0;
     9c6:	10 92 fb 02 	sts	0x02FB, r1
     9ca:	10 92 fa 02 	sts	0x02FA, r1

  return c;
     9ce:	28 2f       	mov	r18, r24
     9d0:	30 e0       	ldi	r19, 0x00	; 0
     9d2:	02 c0       	rjmp	.+4      	; 0x9d8 <uart_getchar+0x186>
     9d4:	2f ef       	ldi	r18, 0xFF	; 255
     9d6:	3f ef       	ldi	r19, 0xFF	; 255
}
     9d8:	c9 01       	movw	r24, r18
     9da:	df 91       	pop	r29
     9dc:	cf 91       	pop	r28
     9de:	1f 91       	pop	r17
     9e0:	0f 91       	pop	r16
     9e2:	ff 90       	pop	r15
     9e4:	ef 90       	pop	r14
     9e6:	08 95       	ret

000009e8 <LCDsendChar>:
void LCDsendChar(uint8_t ch)		//Sends Char to LCD
{

#ifdef LCD_4bit
	//4 bit part
	LDP=(ch&0b11110000);
     9e8:	28 2f       	mov	r18, r24
     9ea:	20 7f       	andi	r18, 0xF0	; 240
     9ec:	28 b9       	out	0x08, r18	; 8
	LCP|=1<<LCD_RS;
     9ee:	40 9a       	sbi	0x08, 0	; 8
	LCP|=1<<LCD_E;		
     9f0:	42 9a       	sbi	0x08, 2	; 8
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     9f2:	20 e4       	ldi	r18, 0x40	; 64
     9f4:	3f e1       	ldi	r19, 0x1F	; 31
     9f6:	f9 01       	movw	r30, r18
     9f8:	31 97       	sbiw	r30, 0x01	; 1
     9fa:	f1 f7       	brne	.-4      	; 0x9f8 <LCDsendChar+0x10>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);	
     9fc:	42 98       	cbi	0x08, 2	; 8
	LCP&=~(1<<LCD_RS);
     9fe:	40 98       	cbi	0x08, 0	; 8
     a00:	f9 01       	movw	r30, r18
     a02:	31 97       	sbiw	r30, 0x01	; 1
     a04:	f1 f7       	brne	.-4      	; 0xa02 <LCDsendChar+0x1a>
	_delay_ms(2);
	LDP=((ch&0b00001111)<<4);
     a06:	90 e0       	ldi	r25, 0x00	; 0
     a08:	74 e0       	ldi	r23, 0x04	; 4
     a0a:	88 0f       	add	r24, r24
     a0c:	99 1f       	adc	r25, r25
     a0e:	7a 95       	dec	r23
     a10:	e1 f7       	brne	.-8      	; 0xa0a <LCDsendChar+0x22>
     a12:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_RS;
     a14:	40 9a       	sbi	0x08, 0	; 8
	LCP|=1<<LCD_E;		
     a16:	42 9a       	sbi	0x08, 2	; 8
     a18:	c9 01       	movw	r24, r18
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	f1 f7       	brne	.-4      	; 0xa1a <LCDsendChar+0x32>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);	
     a1e:	42 98       	cbi	0x08, 2	; 8
	LCP&=~(1<<LCD_RS);
     a20:	40 98       	cbi	0x08, 0	; 8
     a22:	c9 01       	movw	r24, r18
     a24:	01 97       	sbiw	r24, 0x01	; 1
     a26:	f1 f7       	brne	.-4      	; 0xa24 <LCDsendChar+0x3c>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);	
	LCP&=~(1<<LCD_RS);
	_delay_ms(2);
#endif
}
     a28:	08 95       	ret

00000a2a <LCDsendCommand>:
void LCDsendCommand(uint8_t cmd)	//Sends Command to LCD
{
#ifdef LCD_4bit	
	//4 bit part
	LDP=(cmd&0b11110000);
     a2a:	28 2f       	mov	r18, r24
     a2c:	20 7f       	andi	r18, 0xF0	; 240
     a2e:	28 b9       	out	0x08, r18	; 8
	LCP|=1<<LCD_E;		
     a30:	42 9a       	sbi	0x08, 2	; 8
     a32:	20 e4       	ldi	r18, 0x40	; 64
     a34:	3f e1       	ldi	r19, 0x1F	; 31
     a36:	f9 01       	movw	r30, r18
     a38:	31 97       	sbiw	r30, 0x01	; 1
     a3a:	f1 f7       	brne	.-4      	; 0xa38 <LCDsendCommand+0xe>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
     a3c:	42 98       	cbi	0x08, 2	; 8
     a3e:	f9 01       	movw	r30, r18
     a40:	31 97       	sbiw	r30, 0x01	; 1
     a42:	f1 f7       	brne	.-4      	; 0xa40 <LCDsendCommand+0x16>
	_delay_ms(2);
	LDP=((cmd&0b00001111)<<4);	
     a44:	90 e0       	ldi	r25, 0x00	; 0
     a46:	e4 e0       	ldi	r30, 0x04	; 4
     a48:	88 0f       	add	r24, r24
     a4a:	99 1f       	adc	r25, r25
     a4c:	ea 95       	dec	r30
     a4e:	e1 f7       	brne	.-8      	; 0xa48 <LCDsendCommand+0x1e>
     a50:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_E;		
     a52:	42 9a       	sbi	0x08, 2	; 8
     a54:	c9 01       	movw	r24, r18
     a56:	01 97       	sbiw	r24, 0x01	; 1
     a58:	f1 f7       	brne	.-4      	; 0xa56 <LCDsendCommand+0x2c>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
     a5a:	42 98       	cbi	0x08, 2	; 8
     a5c:	c9 01       	movw	r24, r18
     a5e:	01 97       	sbiw	r24, 0x01	; 1
     a60:	f1 f7       	brne	.-4      	; 0xa5e <LCDsendCommand+0x34>
	LCP|=1<<LCD_E;		
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
	_delay_ms(2);	
#endif
}
     a62:	08 95       	ret

00000a64 <LCDclr>:

#endif
}			
void LCDclr(void)				//Clears LCD
{
	LCDsendCommand(1<<LCD_CLR);
     a64:	81 e0       	ldi	r24, 0x01	; 1
     a66:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
}
     a6a:	08 95       	ret

00000a6c <LCDhome>:
void LCDhome(void)			//LCD cursor home
{
	LCDsendCommand(1<<LCD_HOME);
     a6c:	82 e0       	ldi	r24, 0x02	; 2
     a6e:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
}
     a72:	08 95       	ret

00000a74 <LCDstring>:
void LCDstring(uint8_t* data, uint8_t nBytes)	//Outputs string to LCD
{
     a74:	0f 93       	push	r16
     a76:	1f 93       	push	r17
     a78:	cf 93       	push	r28
     a7a:	df 93       	push	r29
     a7c:	06 2f       	mov	r16, r22
register uint8_t i;

	// check to make sure we have a good pointer
	if (!data) return;
     a7e:	00 97       	sbiw	r24, 0x00	; 0
     a80:	49 f0       	breq	.+18     	; 0xa94 <LCDstring+0x20>
     a82:	ec 01       	movw	r28, r24
     a84:	10 e0       	ldi	r17, 0x00	; 0
     a86:	04 c0       	rjmp	.+8      	; 0xa90 <LCDstring+0x1c>

	// print data
	for(i=0; i<nBytes; i++)
	{
		LCDsendChar(data[i]);
     a88:	89 91       	ld	r24, Y+
     a8a:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <LCDsendChar>

	// check to make sure we have a good pointer
	if (!data) return;

	// print data
	for(i=0; i<nBytes; i++)
     a8e:	1f 5f       	subi	r17, 0xFF	; 255
     a90:	10 17       	cp	r17, r16
     a92:	d0 f3       	brcs	.-12     	; 0xa88 <LCDstring+0x14>
	{
		LCDsendChar(data[i]);
	}
}
     a94:	df 91       	pop	r29
     a96:	cf 91       	pop	r28
     a98:	1f 91       	pop	r17
     a9a:	0f 91       	pop	r16
     a9c:	08 95       	ret

00000a9e <LCDGotoXY>:
void LCDGotoXY(uint8_t x, uint8_t y)	//Cursor to X Y position
{
	register uint8_t DDRAMAddr;
	// remap lines into proper order
	switch(y)
     a9e:	62 30       	cpi	r22, 0x02	; 2
     aa0:	31 f0       	breq	.+12     	; 0xaae <LCDGotoXY+0x10>
     aa2:	63 30       	cpi	r22, 0x03	; 3
     aa4:	31 f0       	breq	.+12     	; 0xab2 <LCDGotoXY+0x14>
     aa6:	61 30       	cpi	r22, 0x01	; 1
     aa8:	29 f4       	brne	.+10     	; 0xab4 <LCDGotoXY+0x16>
	{
	case 0: DDRAMAddr = LCD_LINE0_DDRAMADDR+x; break;
	case 1: DDRAMAddr = LCD_LINE1_DDRAMADDR+x; break;
     aaa:	80 5c       	subi	r24, 0xC0	; 192
     aac:	03 c0       	rjmp	.+6      	; 0xab4 <LCDGotoXY+0x16>
	case 2: DDRAMAddr = LCD_LINE2_DDRAMADDR+x; break;
     aae:	8c 5e       	subi	r24, 0xEC	; 236
     ab0:	01 c0       	rjmp	.+2      	; 0xab4 <LCDGotoXY+0x16>
	case 3: DDRAMAddr = LCD_LINE3_DDRAMADDR+x; break;
     ab2:	8c 5a       	subi	r24, 0xAC	; 172
	default: DDRAMAddr = LCD_LINE0_DDRAMADDR+x;
	}
	// set data address
	LCDsendCommand(1<<LCD_DDRAM | DDRAMAddr);
     ab4:	80 68       	ori	r24, 0x80	; 128
     ab6:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
	
}
     aba:	08 95       	ret

00000abc <CopyStringtoLCD>:
//Copies string from flash memory to LCD at x y position
//const uint8_t welcomeln1[] PROGMEM="AVR LCD DEMO\0";
//CopyStringtoLCD(welcomeln1, 3, 1);	
void CopyStringtoLCD(const uint8_t *FlashLoc, uint8_t x, uint8_t y)
{
     abc:	1f 93       	push	r17
     abe:	cf 93       	push	r28
     ac0:	df 93       	push	r29
     ac2:	ec 01       	movw	r28, r24
     ac4:	86 2f       	mov	r24, r22
	uint8_t i;
	LCDGotoXY(x,y);
     ac6:	64 2f       	mov	r22, r20
     ac8:	0e 94 4f 05 	call	0xa9e	; 0xa9e <LCDGotoXY>
     acc:	10 e0       	ldi	r17, 0x00	; 0
     ace:	03 c0       	rjmp	.+6      	; 0xad6 <CopyStringtoLCD+0x1a>
	for(i=0;(uint8_t)pgm_read_byte(&FlashLoc[i]);i++)
	{
		LCDsendChar((uint8_t)pgm_read_byte(&FlashLoc[i]));
     ad0:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <LCDsendChar>
//CopyStringtoLCD(welcomeln1, 3, 1);	
void CopyStringtoLCD(const uint8_t *FlashLoc, uint8_t x, uint8_t y)
{
	uint8_t i;
	LCDGotoXY(x,y);
	for(i=0;(uint8_t)pgm_read_byte(&FlashLoc[i]);i++)
     ad4:	1f 5f       	subi	r17, 0xFF	; 255
     ad6:	fe 01       	movw	r30, r28
     ad8:	e1 0f       	add	r30, r17
     ada:	f1 1d       	adc	r31, r1
     adc:	84 91       	lpm	r24, Z+
     ade:	88 23       	and	r24, r24
     ae0:	b9 f7       	brne	.-18     	; 0xad0 <CopyStringtoLCD+0x14>
	{
		LCDsendChar((uint8_t)pgm_read_byte(&FlashLoc[i]));
	}
}
     ae2:	df 91       	pop	r29
     ae4:	cf 91       	pop	r28
     ae6:	1f 91       	pop	r17
     ae8:	08 95       	ret

00000aea <LCDdefinechar>:
0b00000000,
0b00000000
};
LCDdefinechar(backslash,0);
*/
void LCDdefinechar(const uint8_t *pc,uint8_t char_code){
     aea:	ef 92       	push	r14
     aec:	ff 92       	push	r15
     aee:	0f 93       	push	r16
     af0:	1f 93       	push	r17
     af2:	cf 93       	push	r28
     af4:	df 93       	push	r29
     af6:	7c 01       	movw	r14, r24
     af8:	16 2f       	mov	r17, r22
	uint8_t a, pcc;
	uint16_t i;
	a=(char_code<<3)|0x40;
     afa:	11 0f       	add	r17, r17
     afc:	11 0f       	add	r17, r17
     afe:	11 0f       	add	r17, r17
     b00:	10 64       	ori	r17, 0x40	; 64
     b02:	c0 e0       	ldi	r28, 0x00	; 0
     b04:	d0 e0       	ldi	r29, 0x00	; 0
	for (i=0; i<8; i++){
		pcc=pgm_read_byte(&pc[i]);
     b06:	f7 01       	movw	r30, r14
     b08:	ec 0f       	add	r30, r28
     b0a:	fd 1f       	adc	r31, r29
     b0c:	04 91       	lpm	r16, Z+
		LCDsendCommand(a++);
     b0e:	81 2f       	mov	r24, r17
     b10:	8c 0f       	add	r24, r28
     b12:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
		LCDsendChar(pcc);
     b16:	80 2f       	mov	r24, r16
     b18:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <LCDsendChar>
*/
void LCDdefinechar(const uint8_t *pc,uint8_t char_code){
	uint8_t a, pcc;
	uint16_t i;
	a=(char_code<<3)|0x40;
	for (i=0; i<8; i++){
     b1c:	21 96       	adiw	r28, 0x01	; 1
     b1e:	c8 30       	cpi	r28, 0x08	; 8
     b20:	d1 05       	cpc	r29, r1
     b22:	89 f7       	brne	.-30     	; 0xb06 <LCDdefinechar+0x1c>
		pcc=pgm_read_byte(&pc[i]);
		LCDsendCommand(a++);
		LCDsendChar(pcc);
		}
}
     b24:	df 91       	pop	r29
     b26:	cf 91       	pop	r28
     b28:	1f 91       	pop	r17
     b2a:	0f 91       	pop	r16
     b2c:	ff 90       	pop	r15
     b2e:	ef 90       	pop	r14
     b30:	08 95       	ret

00000b32 <LCDinit>:
	LCP&=~(1<<LCD_E);
	_delay_ms(2);	
#endif
}
void LCDinit(void)//Initializes LCD
{
     b32:	1f 93       	push	r17
     b34:	cf 93       	push	r28
     b36:	df 93       	push	r29
     b38:	80 e6       	ldi	r24, 0x60	; 96
     b3a:	9a ee       	ldi	r25, 0xEA	; 234
     b3c:	01 97       	sbiw	r24, 0x01	; 1
     b3e:	f1 f7       	brne	.-4      	; 0xb3c <LCDinit+0xa>
#ifdef LCD_4bit	
	//4 bit part
	_delay_ms(15);
	LDP=0x00;
     b40:	18 b8       	out	0x08, r1	; 8
	LCP=0x00;
     b42:	18 b8       	out	0x08, r1	; 8
	LDDR|=1<<LCD_D7|1<<LCD_D6|1<<LCD_D5|1<<LCD_D4;
     b44:	87 b1       	in	r24, 0x07	; 7
     b46:	80 6f       	ori	r24, 0xF0	; 240
     b48:	87 b9       	out	0x07, r24	; 7
	LCDR|=1<<LCD_E|1<<LCD_RW|1<<LCD_RS;
     b4a:	87 b1       	in	r24, 0x07	; 7
     b4c:	87 60       	ori	r24, 0x07	; 7
     b4e:	87 b9       	out	0x07, r24	; 7
   //---------one------
	LDP=0<<LCD_D7|0<<LCD_D6|1<<LCD_D5|1<<LCD_D4; //4 bit mode
     b50:	80 e3       	ldi	r24, 0x30	; 48
     b52:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_E|0<<LCD_RW|0<<LCD_RS;		
     b54:	42 9a       	sbi	0x08, 2	; 8
     b56:	20 e4       	ldi	r18, 0x40	; 64
     b58:	3f e1       	ldi	r19, 0x1F	; 31
     b5a:	f9 01       	movw	r30, r18
     b5c:	31 97       	sbiw	r30, 0x01	; 1
     b5e:	f1 f7       	brne	.-4      	; 0xb5c <LCDinit+0x2a>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
     b60:	42 98       	cbi	0x08, 2	; 8
     b62:	f9 01       	movw	r30, r18
     b64:	31 97       	sbiw	r30, 0x01	; 1
     b66:	f1 f7       	brne	.-4      	; 0xb64 <LCDinit+0x32>
	_delay_ms(2);
	//-----------two-----------
	LDP=0<<LCD_D7|0<<LCD_D6|1<<LCD_D5|1<<LCD_D4; //4 bit mode
     b68:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_E|0<<LCD_RW|0<<LCD_RS;		
     b6a:	42 9a       	sbi	0x08, 2	; 8
     b6c:	c9 01       	movw	r24, r18
     b6e:	01 97       	sbiw	r24, 0x01	; 1
     b70:	f1 f7       	brne	.-4      	; 0xb6e <LCDinit+0x3c>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
     b72:	42 98       	cbi	0x08, 2	; 8
     b74:	c9 01       	movw	r24, r18
     b76:	01 97       	sbiw	r24, 0x01	; 1
     b78:	f1 f7       	brne	.-4      	; 0xb76 <LCDinit+0x44>
	_delay_ms(2);
	//-------three-------------
	LDP=0<<LCD_D7|0<<LCD_D6|1<<LCD_D5|0<<LCD_D4; //4 bit mode
     b7a:	80 e2       	ldi	r24, 0x20	; 32
     b7c:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_E|0<<LCD_RW|0<<LCD_RS;		
     b7e:	42 9a       	sbi	0x08, 2	; 8
     b80:	c9 01       	movw	r24, r18
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	f1 f7       	brne	.-4      	; 0xb82 <LCDinit+0x50>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
     b86:	42 98       	cbi	0x08, 2	; 8
     b88:	c9 01       	movw	r24, r18
     b8a:	01 97       	sbiw	r24, 0x01	; 1
     b8c:	f1 f7       	brne	.-4      	; 0xb8a <LCDinit+0x58>
	_delay_ms(2);
	//--------4 bit--dual line---------------
	LCDsendCommand(0b00101000);
     b8e:	88 e2       	ldi	r24, 0x28	; 40
     b90:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
   //-----increment address, invisible cursor shift------
	LCDsendCommand(0b00001100);
     b94:	8c e0       	ldi	r24, 0x0C	; 12
     b96:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
     b9a:	cc e8       	ldi	r28, 0x8C	; 140
     b9c:	d0 e0       	ldi	r29, 0x00	; 0
     b9e:	60 e0       	ldi	r22, 0x00	; 0
		//init 8 custom chars
	uint8_t ch=0, chn=0;
	while(ch<64)
	{
		LCDdefinechar((LcdCustomChar+ch),chn++);
     ba0:	16 2f       	mov	r17, r22
     ba2:	1f 5f       	subi	r17, 0xFF	; 255
     ba4:	ce 01       	movw	r24, r28
     ba6:	0e 94 75 05 	call	0xaea	; 0xaea <LCDdefinechar>
     baa:	28 96       	adiw	r28, 0x08	; 8
     bac:	61 2f       	mov	r22, r17
	LCDsendCommand(0b00101000);
   //-----increment address, invisible cursor shift------
	LCDsendCommand(0b00001100);
		//init 8 custom chars
	uint8_t ch=0, chn=0;
	while(ch<64)
     bae:	18 30       	cpi	r17, 0x08	; 8
     bb0:	b9 f7       	brne	.-18     	; 0xba0 <LCDinit+0x6e>
		LCDdefinechar((LcdCustomChar+ch),chn++);
		ch=ch+8;
	}

#endif
}			
     bb2:	df 91       	pop	r29
     bb4:	cf 91       	pop	r28
     bb6:	1f 91       	pop	r17
     bb8:	08 95       	ret

00000bba <LCDshiftLeft>:
		LCDsendChar(pcc);
		}
}

void LCDshiftLeft(uint8_t n)	//Scrol n of characters Right
{
     bba:	0f 93       	push	r16
     bbc:	1f 93       	push	r17
     bbe:	08 2f       	mov	r16, r24
     bc0:	10 e0       	ldi	r17, 0x00	; 0
     bc2:	04 c0       	rjmp	.+8      	; 0xbcc <LCDshiftLeft+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x1E);
     bc4:	8e e1       	ldi	r24, 0x1E	; 30
     bc6:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
		}
}

void LCDshiftLeft(uint8_t n)	//Scrol n of characters Right
{
	for (uint8_t i=0;i<n;i++)
     bca:	1f 5f       	subi	r17, 0xFF	; 255
     bcc:	10 17       	cp	r17, r16
     bce:	d0 f3       	brcs	.-12     	; 0xbc4 <LCDshiftLeft+0xa>
	{
		LCDsendCommand(0x1E);
	}
}
     bd0:	1f 91       	pop	r17
     bd2:	0f 91       	pop	r16
     bd4:	08 95       	ret

00000bd6 <LCDshiftRight>:
void LCDshiftRight(uint8_t n)	//Scrol n of characters Left
{
     bd6:	0f 93       	push	r16
     bd8:	1f 93       	push	r17
     bda:	08 2f       	mov	r16, r24
     bdc:	10 e0       	ldi	r17, 0x00	; 0
     bde:	04 c0       	rjmp	.+8      	; 0xbe8 <LCDshiftRight+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x18);
     be0:	88 e1       	ldi	r24, 0x18	; 24
     be2:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
		LCDsendCommand(0x1E);
	}
}
void LCDshiftRight(uint8_t n)	//Scrol n of characters Left
{
	for (uint8_t i=0;i<n;i++)
     be6:	1f 5f       	subi	r17, 0xFF	; 255
     be8:	10 17       	cp	r17, r16
     bea:	d0 f3       	brcs	.-12     	; 0xbe0 <LCDshiftRight+0xa>
	{
		LCDsendCommand(0x18);
	}
}
     bec:	1f 91       	pop	r17
     bee:	0f 91       	pop	r16
     bf0:	08 95       	ret

00000bf2 <LCDcursorOn>:
void LCDcursorOn(void) //displays LCD cursor
{
	LCDsendCommand(0x0E);
     bf2:	8e e0       	ldi	r24, 0x0E	; 14
     bf4:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
}
     bf8:	08 95       	ret

00000bfa <LCDcursorOnBlink>:
void LCDcursorOnBlink(void)	//displays LCD blinking cursor
{
	LCDsendCommand(0x0F);
     bfa:	8f e0       	ldi	r24, 0x0F	; 15
     bfc:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
}
     c00:	08 95       	ret

00000c02 <LCDcursorOFF>:
void LCDcursorOFF(void)	//turns OFF cursor
{
	LCDsendCommand(0x0C);
     c02:	8c e0       	ldi	r24, 0x0C	; 12
     c04:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
}
     c08:	08 95       	ret

00000c0a <LCDblank>:
void LCDblank(void)		//blanks LCD
{
	LCDsendCommand(0x08);
     c0a:	88 e0       	ldi	r24, 0x08	; 8
     c0c:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
}
     c10:	08 95       	ret

00000c12 <LCDvisible>:
void LCDvisible(void)		//Shows LCD
{
	LCDsendCommand(0x0C);
     c12:	8c e0       	ldi	r24, 0x0C	; 12
     c14:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
}
     c18:	08 95       	ret

00000c1a <LCDcursorLeft>:
void LCDcursorLeft(uint8_t n)	//Moves cursor by n poisitions left
{
     c1a:	0f 93       	push	r16
     c1c:	1f 93       	push	r17
     c1e:	08 2f       	mov	r16, r24
     c20:	10 e0       	ldi	r17, 0x00	; 0
     c22:	04 c0       	rjmp	.+8      	; 0xc2c <LCDcursorLeft+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x10);
     c24:	80 e1       	ldi	r24, 0x10	; 16
     c26:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
{
	LCDsendCommand(0x0C);
}
void LCDcursorLeft(uint8_t n)	//Moves cursor by n poisitions left
{
	for (uint8_t i=0;i<n;i++)
     c2a:	1f 5f       	subi	r17, 0xFF	; 255
     c2c:	10 17       	cp	r17, r16
     c2e:	d0 f3       	brcs	.-12     	; 0xc24 <LCDcursorLeft+0xa>
	{
		LCDsendCommand(0x10);
	}
}
     c30:	1f 91       	pop	r17
     c32:	0f 91       	pop	r16
     c34:	08 95       	ret

00000c36 <LCDcursorRight>:
void LCDcursorRight(uint8_t n)	//Moves cursor by n poisitions left
{
     c36:	0f 93       	push	r16
     c38:	1f 93       	push	r17
     c3a:	08 2f       	mov	r16, r24
     c3c:	10 e0       	ldi	r17, 0x00	; 0
     c3e:	04 c0       	rjmp	.+8      	; 0xc48 <LCDcursorRight+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x14);
     c40:	84 e1       	ldi	r24, 0x14	; 20
     c42:	0e 94 15 05 	call	0xa2a	; 0xa2a <LCDsendCommand>
		LCDsendCommand(0x10);
	}
}
void LCDcursorRight(uint8_t n)	//Moves cursor by n poisitions left
{
	for (uint8_t i=0;i<n;i++)
     c46:	1f 5f       	subi	r17, 0xFF	; 255
     c48:	10 17       	cp	r17, r16
     c4a:	d0 f3       	brcs	.-12     	; 0xc40 <LCDcursorRight+0xa>
	{
		LCDsendCommand(0x14);
	}
}
     c4c:	1f 91       	pop	r17
     c4e:	0f 91       	pop	r16
     c50:	08 95       	ret

00000c52 <LCDprogressBar>:
//adapted fro mAVRLIB
void LCDprogressBar(uint8_t progress, uint8_t maxprogress, uint8_t length)
{
     c52:	df 92       	push	r13
     c54:	ef 92       	push	r14
     c56:	ff 92       	push	r15
     c58:	0f 93       	push	r16
     c5a:	1f 93       	push	r17
     c5c:	cf 93       	push	r28
     c5e:	df 93       	push	r29
     c60:	d4 2e       	mov	r13, r20
	// ***note, LCD chars 0-5 must be programmed as the bar characters
	// char 0 = empty ... char 5 = full

	// total pixel length of bargraph equals length*PROGRESSPIXELS_PER_CHAR;
	// pixel length of bar itself is
	pixelprogress = ((progress*(length*PROGRESSPIXELS_PER_CHAR))/maxprogress);
     c62:	96 e0       	ldi	r25, 0x06	; 6
     c64:	89 9f       	mul	r24, r25
     c66:	c0 01       	movw	r24, r0
     c68:	11 24       	eor	r1, r1
     c6a:	24 2f       	mov	r18, r20
     c6c:	30 e0       	ldi	r19, 0x00	; 0
     c6e:	ac 01       	movw	r20, r24
     c70:	42 9f       	mul	r20, r18
     c72:	c0 01       	movw	r24, r0
     c74:	43 9f       	mul	r20, r19
     c76:	90 0d       	add	r25, r0
     c78:	52 9f       	mul	r21, r18
     c7a:	90 0d       	add	r25, r0
     c7c:	11 24       	eor	r1, r1
     c7e:	70 e0       	ldi	r23, 0x00	; 0
     c80:	0e 94 6f 0c 	call	0x18de	; 0x18de <__divmodhi4>
     c84:	eb 01       	movw	r28, r22
				c = 0;
			}
			else
			{
				// this is a partial block
				c = pixelprogress % PROGRESSPIXELS_PER_CHAR;
     c86:	cb 01       	movw	r24, r22
     c88:	66 e0       	ldi	r22, 0x06	; 6
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	0e 94 5b 0c 	call	0x18b6	; 0x18b6 <__udivmodhi4>
     c90:	e8 2e       	mov	r14, r24
     c92:	ff 24       	eor	r15, r15
     c94:	00 e0       	ldi	r16, 0x00	; 0
     c96:	10 e0       	ldi	r17, 0x00	; 0
     c98:	12 c0       	rjmp	.+36     	; 0xcbe <LCDprogressBar+0x6c>
	// print exactly "length" characters
	for(i=0; i<length; i++)
	{
		// check if this is a full block, or partial or empty
		// (u16) cast is needed to avoid sign comparison warning
		if( ((i*(uint16_t)PROGRESSPIXELS_PER_CHAR)+5) > pixelprogress )
     c9a:	c8 01       	movw	r24, r16
     c9c:	05 96       	adiw	r24, 0x05	; 5
     c9e:	c8 17       	cp	r28, r24
     ca0:	d9 07       	cpc	r29, r25
     ca2:	10 f0       	brcs	.+4      	; 0xca8 <LCDprogressBar+0x56>
     ca4:	85 e0       	ldi	r24, 0x05	; 5
     ca6:	06 c0       	rjmp	.+12     	; 0xcb4 <LCDprogressBar+0x62>
		{
			// this is a partial or empty block
			if( ((i*(uint16_t)PROGRESSPIXELS_PER_CHAR)) > pixelprogress )
     ca8:	c0 17       	cp	r28, r16
     caa:	d1 07       	cpc	r29, r17
     cac:	10 f0       	brcs	.+4      	; 0xcb2 <LCDprogressBar+0x60>
     cae:	8e 2d       	mov	r24, r14
     cb0:	01 c0       	rjmp	.+2      	; 0xcb4 <LCDprogressBar+0x62>
     cb2:	80 e0       	ldi	r24, 0x00	; 0
			// this is a full block
			c = 5;
		}
		
		// write character to display
		LCDsendChar(c);
     cb4:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <LCDsendChar>
	// total pixel length of bargraph equals length*PROGRESSPIXELS_PER_CHAR;
	// pixel length of bar itself is
	pixelprogress = ((progress*(length*PROGRESSPIXELS_PER_CHAR))/maxprogress);
	
	// print exactly "length" characters
	for(i=0; i<length; i++)
     cb8:	f3 94       	inc	r15
     cba:	0a 5f       	subi	r16, 0xFA	; 250
     cbc:	1f 4f       	sbci	r17, 0xFF	; 255
     cbe:	fd 14       	cp	r15, r13
     cc0:	60 f3       	brcs	.-40     	; 0xc9a <LCDprogressBar+0x48>
		
		// write character to display
		LCDsendChar(c);
	}

}
     cc2:	df 91       	pop	r29
     cc4:	cf 91       	pop	r28
     cc6:	1f 91       	pop	r17
     cc8:	0f 91       	pop	r16
     cca:	ff 90       	pop	r15
     ccc:	ef 90       	pop	r14
     cce:	df 90       	pop	r13
     cd0:	08 95       	ret

00000cd2 <__vector_16>:

/********************************************************************/
// 							ISRs & Helper Functions
/********************************************************************/
// --- Timer ISR ------------------------
ISR (TIMER0_COMPA_vect) {
     cd2:	1f 92       	push	r1
     cd4:	0f 92       	push	r0
     cd6:	0f b6       	in	r0, 0x3f	; 63
     cd8:	0f 92       	push	r0
     cda:	0b b6       	in	r0, 0x3b	; 59
     cdc:	0f 92       	push	r0
     cde:	11 24       	eor	r1, r1
     ce0:	2f 93       	push	r18
     ce2:	3f 93       	push	r19
     ce4:	4f 93       	push	r20
     ce6:	5f 93       	push	r21
     ce8:	6f 93       	push	r22
     cea:	7f 93       	push	r23
     cec:	8f 93       	push	r24
     cee:	9f 93       	push	r25
     cf0:	af 93       	push	r26
     cf2:	bf 93       	push	r27
     cf4:	ef 93       	push	r30
     cf6:	ff 93       	push	r31
	trtWait(SEM_SHARED);
     cf8:	84 e0       	ldi	r24, 0x04	; 4
     cfa:	0e 94 7f 02 	call	0x4fe	; 0x4fe <trtWait>
	if ((time_rem > 0) && count_en) {
     cfe:	80 91 33 04 	lds	r24, 0x0433
     d02:	90 91 34 04 	lds	r25, 0x0434
     d06:	18 16       	cp	r1, r24
     d08:	19 06       	cpc	r1, r25
     d0a:	74 f5       	brge	.+92     	; 0xd68 <__vector_16+0x96>
     d0c:	80 91 1e 04 	lds	r24, 0x041E
     d10:	90 91 1f 04 	lds	r25, 0x041F
     d14:	89 2b       	or	r24, r25
     d16:	41 f1       	breq	.+80     	; 0xd68 <__vector_16+0x96>
		if (msec < 1000) {
     d18:	80 91 1c 04 	lds	r24, 0x041C
     d1c:	90 91 1d 04 	lds	r25, 0x041D
     d20:	88 5e       	subi	r24, 0xE8	; 232
     d22:	93 40       	sbci	r25, 0x03	; 3
     d24:	54 f4       	brge	.+20     	; 0xd3a <__vector_16+0x68>
			msec++;
     d26:	80 91 1c 04 	lds	r24, 0x041C
     d2a:	90 91 1d 04 	lds	r25, 0x041D
     d2e:	01 96       	adiw	r24, 0x01	; 1
     d30:	90 93 1d 04 	sts	0x041D, r25
     d34:	80 93 1c 04 	sts	0x041C, r24
     d38:	17 c0       	rjmp	.+46     	; 0xd68 <__vector_16+0x96>
		}
		else {
			msec = 0;
     d3a:	10 92 1d 04 	sts	0x041D, r1
     d3e:	10 92 1c 04 	sts	0x041C, r1
			time_rem--;
     d42:	80 91 33 04 	lds	r24, 0x0433
     d46:	90 91 34 04 	lds	r25, 0x0434
     d4a:	01 97       	sbiw	r24, 0x01	; 1
     d4c:	90 93 34 04 	sts	0x0434, r25
     d50:	80 93 33 04 	sts	0x0433, r24
			if (time_rem == 0) {
     d54:	80 91 33 04 	lds	r24, 0x0433
     d58:	90 91 34 04 	lds	r25, 0x0434
     d5c:	89 2b       	or	r24, r25
     d5e:	21 f4       	brne	.+8      	; 0xd68 <__vector_16+0x96>
				count_en = 0;
     d60:	10 92 1f 04 	sts	0x041F, r1
     d64:	10 92 1e 04 	sts	0x041E, r1
			}
		}
	}
    trtSignal(SEM_SHARED);
     d68:	84 e0       	ldi	r24, 0x04	; 4
     d6a:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>
}
     d6e:	ff 91       	pop	r31
     d70:	ef 91       	pop	r30
     d72:	bf 91       	pop	r27
     d74:	af 91       	pop	r26
     d76:	9f 91       	pop	r25
     d78:	8f 91       	pop	r24
     d7a:	7f 91       	pop	r23
     d7c:	6f 91       	pop	r22
     d7e:	5f 91       	pop	r21
     d80:	4f 91       	pop	r20
     d82:	3f 91       	pop	r19
     d84:	2f 91       	pop	r18
     d86:	0f 90       	pop	r0
     d88:	0b be       	out	0x3b, r0	; 59
     d8a:	0f 90       	pop	r0
     d8c:	0f be       	out	0x3f, r0	; 63
     d8e:	0f 90       	pop	r0
     d90:	1f 90       	pop	r1
     d92:	18 95       	reti

00000d94 <init_lcd>:


//**********************************************************
// LCD setup
void init_lcd(void) {
	LCDinit();				//initialize the display
     d94:	0e 94 99 05 	call	0xb32	; 0xb32 <LCDinit>
	LCDcursorOFF();
     d98:	0e 94 01 06 	call	0xc02	; 0xc02 <LCDcursorOFF>
	LCDclr();				//clear the display
     d9c:	0e 94 32 05 	call	0xa64	; 0xa64 <LCDclr>
	LCDGotoXY(0,0);
     da0:	80 e0       	ldi	r24, 0x00	; 0
     da2:	60 e0       	ldi	r22, 0x00	; 0
     da4:	0e 94 4f 05 	call	0xa9e	; 0xa9e <LCDGotoXY>
}
     da8:	08 95       	ret

00000daa <adc_init>:

//********************************************************** 
// ADC setup
void adc_init(void){
	ADCSRA |= ((1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0));    //16Mhz/128 = 125Khz the ADC reference clock
     daa:	ea e7       	ldi	r30, 0x7A	; 122
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	80 81       	ld	r24, Z
     db0:	87 60       	ori	r24, 0x07	; 7
     db2:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0);                //Voltage reference from Avcc (5v)
     db4:	ac e7       	ldi	r26, 0x7C	; 124
     db6:	b0 e0       	ldi	r27, 0x00	; 0
     db8:	8c 91       	ld	r24, X
     dba:	80 64       	ori	r24, 0x40	; 64
     dbc:	8c 93       	st	X, r24
	ADCSRA |= (1<<ADEN);                //Turn on ADC
     dbe:	80 81       	ld	r24, Z
     dc0:	80 68       	ori	r24, 0x80	; 128
     dc2:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADSC);                //Do an initial conversion because this one is the slowest and to ensure that everything is up and running
     dc4:	80 81       	ld	r24, Z
     dc6:	80 64       	ori	r24, 0x40	; 64
     dc8:	80 83       	st	Z, r24
}
     dca:	08 95       	ret

00000dcc <read_adc>:
 
uint16_t read_adc(uint8_t channel){
	ADMUX &= 0xF0;                  //Clear the older channel that was read
     dcc:	90 91 7c 00 	lds	r25, 0x007C
     dd0:	90 7f       	andi	r25, 0xF0	; 240
     dd2:	90 93 7c 00 	sts	0x007C, r25
	ADMUX |= channel;               //Defines the new ADC channel to be read
     dd6:	90 91 7c 00 	lds	r25, 0x007C
     dda:	98 2b       	or	r25, r24
     ddc:	90 93 7c 00 	sts	0x007C, r25
	ADCSRA |= (1<<ADSC);            //Starts a new conversion
     de0:	80 91 7a 00 	lds	r24, 0x007A
     de4:	80 64       	ori	r24, 0x40	; 64
     de6:	80 93 7a 00 	sts	0x007A, r24
	while(ADCSRA & (1<<ADSC));     	//Wait until the conversion is done
     dea:	80 91 7a 00 	lds	r24, 0x007A
     dee:	86 fd       	sbrc	r24, 6
     df0:	fc cf       	rjmp	.-8      	; 0xdea <read_adc+0x1e>
	return ADCW;                    //Returns the ADC value of the chosen channel
     df2:	20 91 78 00 	lds	r18, 0x0078
     df6:	30 91 79 00 	lds	r19, 0x0079
}
     dfa:	c9 01       	movw	r24, r18
     dfc:	08 95       	ret

00000dfe <initialize>:
// http://hekilledmywire.wordpress.com/2011/03/16/using-the-adc-tutorial-part-5/

//********************************************************** 
//Set it all up
void initialize(void) {
	DDRA = 0x00;		// ADC Port
     dfe:	11 b8       	out	0x01, r1	; 1
	PORTA = 0x00;
     e00:	12 b8       	out	0x02, r1	; 2
	DDRC = 0xff;    	// LCD connections
     e02:	8f ef       	ldi	r24, 0xFF	; 255
     e04:	87 b9       	out	0x07, r24	; 7
	PORTC = 0x00;
     e06:	18 b8       	out	0x08, r1	; 8
	DDRD |= 0x0C;		// LED status light && Relay
     e08:	8a b1       	in	r24, 0x0a	; 10
     e0a:	8c 60       	ori	r24, 0x0C	; 12
     e0c:	8a b9       	out	0x0a, r24	; 10
	PORTC |= 0x08;		// Initialize relay to high
     e0e:	43 9a       	sbi	0x08, 3	; 8

	// ******************** 
	//initialize variables
	trtWait(SEM_SHARED);
     e10:	84 e0       	ldi	r24, 0x04	; 4
     e12:	0e 94 7f 02 	call	0x4fe	; 0x4fe <trtWait>
	cTemp = 0;
     e16:	10 92 77 04 	sts	0x0477, r1
     e1a:	10 92 76 04 	sts	0x0476, r1
	dTemp = 0;
     e1e:	10 92 21 04 	sts	0x0421, r1
     e22:	10 92 20 04 	sts	0x0420, r1
	time_rem = 0;
     e26:	10 92 34 04 	sts	0x0434, r1
     e2a:	10 92 33 04 	sts	0x0433, r1
	msec = 0;
     e2e:	10 92 1d 04 	sts	0x041D, r1
     e32:	10 92 1c 04 	sts	0x041C, r1
	count_en = 0;
     e36:	10 92 1f 04 	sts	0x041F, r1
     e3a:	10 92 1e 04 	sts	0x041E, r1
	trtSignal(SEM_SHARED);
     e3e:	84 e0       	ldi	r24, 0x04	; 4
     e40:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>

	// ******************** 
	//init LCD
	init_lcd();
     e44:	0e 94 ca 06 	call	0xd94	; 0xd94 <init_lcd>
	LCDclr();
     e48:	0e 94 32 05 	call	0xa64	; 0xa64 <LCDclr>
	// put some stuff on LCD
	CopyStringtoLCD(LCD_line1, 0, 0);//start at char=0 line=0
     e4c:	8c ec       	ldi	r24, 0xCC	; 204
     e4e:	90 e0       	ldi	r25, 0x00	; 0
     e50:	60 e0       	ldi	r22, 0x00	; 0
     e52:	40 e0       	ldi	r20, 0x00	; 0
     e54:	0e 94 5e 05 	call	0xabc	; 0xabc <CopyStringtoLCD>
	CopyStringtoLCD(LCD_line2, 0, 1); 
     e58:	86 ed       	ldi	r24, 0xD6	; 214
     e5a:	90 e0       	ldi	r25, 0x00	; 0
     e5c:	60 e0       	ldi	r22, 0x00	; 0
     e5e:	41 e0       	ldi	r20, 0x01	; 1
     e60:	0e 94 5e 05 	call	0xabc	; 0xabc <CopyStringtoLCD>

	// ********************
	//init ADC
	adc_init();
     e64:	0e 94 d5 06 	call	0xdaa	; 0xdaa <adc_init>

	// ******************** 
	//set up timer 0 for 1 mSec timebase 
	TIMSK0= (1<<OCIE0A);	//turn on timer 0 cmp match ISR 
     e68:	92 e0       	ldi	r25, 0x02	; 2
     e6a:	90 93 6e 00 	sts	0x006E, r25
	OCR0A = 249;  		//set the compare reg to 250 time ticks
     e6e:	89 ef       	ldi	r24, 0xF9	; 249
     e70:	87 bd       	out	0x27, r24	; 39
	//set prescalar to divide by 64 
	TCCR0B= 3; 	
     e72:	83 e0       	ldi	r24, 0x03	; 3
     e74:	85 bd       	out	0x25, r24	; 37
	// turn on clear-on-match
	TCCR0A= (1<<WGM01) ;
     e76:	94 bd       	out	0x24, r25	; 36

	// ********************
	//crank up the ISRs
	sei();
     e78:	78 94       	sei
}  
     e7a:	08 95       	ret

00000e7c <adjustTemp>:
	  trtSleepUntil(rel, dead);	
  	}
}

// --- define task 3  ----------------------------------------
void adjustTemp(void* args) {
     e7c:	ef 92       	push	r14
     e7e:	ff 92       	push	r15
     e80:	0f 93       	push	r16
     e82:	1f 93       	push	r17
     e84:	cf 93       	push	r28
     e86:	df 93       	push	r29
			PORTD &= ~LED_EN;		// Turn off LED
		}
		else {
			PORTD |= RELAY_EN;		// Turn off heating element
			PORTD |= LED_EN;    	// Turn on LED
			count_en = 1;			// Enable timer count down
     e88:	c1 e0       	ldi	r28, 0x01	; 1
     e8a:	d0 e0       	ldi	r29, 0x00	; 0
void adjustTemp(void* args) {
	uint32_t rel, dead;
	uint16_t adc_in;
	while(TRUE){
		// Read ADC value
		adc_in = read_adc(0);
     e8c:	80 e0       	ldi	r24, 0x00	; 0
     e8e:	0e 94 e6 06 	call	0xdcc	; 0xdcc <read_adc>
     e92:	7c 01       	movw	r14, r24
		//fprintf(stdout, "ADC: %i\n\r", adc_in);

		// Control mechanism
		trtWait(SEM_SHARED);
     e94:	84 e0       	ldi	r24, 0x04	; 4
     e96:	0e 94 7f 02 	call	0x4fe	; 0x4fe <trtWait>
		cTemp = (adc_in + 3) / 2.1;
     e9a:	83 e0       	ldi	r24, 0x03	; 3
     e9c:	90 e0       	ldi	r25, 0x00	; 0
     e9e:	e8 0e       	add	r14, r24
     ea0:	f9 1e       	adc	r15, r25
     ea2:	00 e0       	ldi	r16, 0x00	; 0
     ea4:	10 e0       	ldi	r17, 0x00	; 0
     ea6:	c8 01       	movw	r24, r16
     ea8:	b7 01       	movw	r22, r14
     eaa:	0e 94 46 0a 	call	0x148c	; 0x148c <__floatunsisf>
     eae:	26 e6       	ldi	r18, 0x66	; 102
     eb0:	36 e6       	ldi	r19, 0x66	; 102
     eb2:	46 e0       	ldi	r20, 0x06	; 6
     eb4:	50 e4       	ldi	r21, 0x40	; 64
     eb6:	0e 94 46 09 	call	0x128c	; 0x128c <__divsf3>
     eba:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <__fixsfsi>
     ebe:	70 93 77 04 	sts	0x0477, r23
     ec2:	60 93 76 04 	sts	0x0476, r22
		if (cTemp < 0) cTemp = 0; 
     ec6:	80 91 76 04 	lds	r24, 0x0476
     eca:	90 91 77 04 	lds	r25, 0x0477
     ece:	97 ff       	sbrs	r25, 7
     ed0:	04 c0       	rjmp	.+8      	; 0xeda <adjustTemp+0x5e>
     ed2:	10 92 77 04 	sts	0x0477, r1
     ed6:	10 92 76 04 	sts	0x0476, r1
		if (cTemp < (dTemp /* * .95 */)) {	// Factor of .9 to account for carryover effect
     eda:	20 91 76 04 	lds	r18, 0x0476
     ede:	30 91 77 04 	lds	r19, 0x0477
     ee2:	80 91 20 04 	lds	r24, 0x0420
     ee6:	90 91 21 04 	lds	r25, 0x0421
     eea:	28 17       	cp	r18, r24
     eec:	39 07       	cpc	r19, r25
     eee:	1c f4       	brge	.+6      	; 0xef6 <adjustTemp+0x7a>
			PORTD &= ~RELAY_EN;		// Turn on heating element
     ef0:	5b 98       	cbi	0x0b, 3	; 11
			PORTD &= ~LED_EN;		// Turn off LED
     ef2:	5a 98       	cbi	0x0b, 2	; 11
     ef4:	06 c0       	rjmp	.+12     	; 0xf02 <adjustTemp+0x86>
		}
		else {
			PORTD |= RELAY_EN;		// Turn off heating element
     ef6:	5b 9a       	sbi	0x0b, 3	; 11
			PORTD |= LED_EN;    	// Turn on LED
     ef8:	5a 9a       	sbi	0x0b, 2	; 11
			count_en = 1;			// Enable timer count down
     efa:	d0 93 1f 04 	sts	0x041F, r29
     efe:	c0 93 1e 04 	sts	0x041E, r28
		}
		trtSignal(SEM_SHARED);
     f02:	84 e0       	ldi	r24, 0x04	; 4
     f04:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>
  sei(); // reenable interrupts
}

uint32_t trtCurrentTime(void) {

  return (((uint32_t)kernel.cycles << 16) + (uint32_t)TCNT1);
     f08:	20 91 6d 04 	lds	r18, 0x046D
     f0c:	30 91 6e 04 	lds	r19, 0x046E
     f10:	40 91 6f 04 	lds	r20, 0x046F
     f14:	50 91 70 04 	lds	r21, 0x0470
     f18:	a9 01       	movw	r20, r18
     f1a:	33 27       	eor	r19, r19
     f1c:	22 27       	eor	r18, r18
     f1e:	60 91 84 00 	lds	r22, 0x0084
     f22:	70 91 85 00 	lds	r23, 0x0085

		// sleep
	  	rel = trtCurrentTime() + SECONDS2TICKS(2);
	  	dead = trtCurrentTime() + SECONDS2TICKS(4);
	  	trtSleepUntil(rel, dead);	
     f26:	e0 90 84 00 	lds	r14, 0x0084
     f2a:	f0 90 85 00 	lds	r15, 0x0085
     f2e:	80 e0       	ldi	r24, 0x00	; 0
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	62 0f       	add	r22, r18
     f34:	73 1f       	adc	r23, r19
     f36:	84 1f       	adc	r24, r20
     f38:	95 1f       	adc	r25, r21
     f3a:	6e 5e       	subi	r22, 0xEE	; 238
     f3c:	75 48       	sbci	r23, 0x85	; 133
     f3e:	8f 4f       	sbci	r24, 0xFF	; 255
     f40:	9f 4f       	sbci	r25, 0xFF	; 255
     f42:	00 e0       	ldi	r16, 0x00	; 0
     f44:	10 e0       	ldi	r17, 0x00	; 0
     f46:	2e 0d       	add	r18, r14
     f48:	3f 1d       	adc	r19, r15
     f4a:	40 1f       	adc	r20, r16
     f4c:	51 1f       	adc	r21, r17
     f4e:	2c 5d       	subi	r18, 0xDC	; 220
     f50:	3b 40       	sbci	r19, 0x0B	; 11
     f52:	4f 4f       	sbci	r20, 0xFF	; 255
     f54:	5f 4f       	sbci	r21, 0xFF	; 255
     f56:	0e 94 0b 03 	call	0x616	; 0x616 <trtSleepUntil>
     f5a:	98 cf       	rjmp	.-208    	; 0xe8c <adjustTemp+0x10>

00000f5c <main>:
	}
}

// --- Main Program ----------------------------------
int main(void) {
     f5c:	cf 92       	push	r12
     f5e:	df 92       	push	r13
     f60:	ef 92       	push	r14
     f62:	ff 92       	push	r15
     f64:	0f 93       	push	r16
     f66:	1f 93       	push	r17
  //init the UART -- trt_uart_init() is in trtUart.c
  trt_uart_init();
     f68:	0e 94 75 03 	call	0x6ea	; 0x6ea <trt_uart_init>
  stdout = stdin = stderr = &uart0;
     f6c:	64 ee       	ldi	r22, 0xE4	; 228
     f6e:	71 e0       	ldi	r23, 0x01	; 1
     f70:	70 93 7d 04 	sts	0x047D, r23
     f74:	60 93 7c 04 	sts	0x047C, r22
     f78:	70 93 79 04 	sts	0x0479, r23
     f7c:	60 93 78 04 	sts	0x0478, r22
     f80:	70 93 7b 04 	sts	0x047B, r23
     f84:	60 93 7a 04 	sts	0x047A, r22
  fprintf(stdout,"\n\r Welcome to KitchenBot UI \n\r Please input your instructions below\n\r The options are: time, temp, & egg\n\r\n\r");
     f88:	80 e0       	ldi	r24, 0x00	; 0
     f8a:	91 e0       	ldi	r25, 0x01	; 1
     f8c:	0e 94 ee 0c 	call	0x19dc	; 0x19dc <fputs>
    // start TRT
  trtInitKernel(80); // 80 bytes for the idle task stack
     f90:	80 e5       	ldi	r24, 0x50	; 80
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	0e 94 db 01 	call	0x3b6	; 0x3b6 <trtInitKernel>

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
     f98:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
     f9a:	10 92 63 04 	sts	0x0463, r1
  
  sei(); // set enabled interrupts;
     f9e:	78 94       	sei

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
     fa0:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
     fa2:	10 92 64 04 	sts	0x0464, r1
  
  sei(); // set enabled interrupts;
     fa6:	78 94       	sei

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
     fa8:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
     faa:	81 e0       	ldi	r24, 0x01	; 1
     fac:	80 93 66 04 	sts	0x0466, r24
  
  sei(); // set enabled interrupts;
     fb0:	78 94       	sei

  // variable protection
  trtCreateSemaphore(SEM_SHARED, 1) ; // protect shared variable

  // --- create tasks  ----------------
  trtCreateTask(serialComm, 2000, SECONDS2TICKS(0.1), SECONDS2TICKS(0.1), &(args[0]));
     fb2:	86 ea       	ldi	r24, 0xA6	; 166
     fb4:	98 e0       	ldi	r25, 0x08	; 8
     fb6:	60 ed       	ldi	r22, 0xD0	; 208
     fb8:	77 e0       	ldi	r23, 0x07	; 7
     fba:	2a e1       	ldi	r18, 0x1A	; 26
     fbc:	36 e0       	ldi	r19, 0x06	; 6
     fbe:	40 e0       	ldi	r20, 0x00	; 0
     fc0:	50 e0       	ldi	r21, 0x00	; 0
     fc2:	fa e1       	ldi	r31, 0x1A	; 26
     fc4:	ef 2e       	mov	r14, r31
     fc6:	f6 e0       	ldi	r31, 0x06	; 6
     fc8:	ff 2e       	mov	r15, r31
     fca:	01 2d       	mov	r16, r1
     fcc:	11 2d       	mov	r17, r1
     fce:	e8 e1       	ldi	r30, 0x18	; 24
     fd0:	ce 2e       	mov	r12, r30
     fd2:	e4 e0       	ldi	r30, 0x04	; 4
     fd4:	de 2e       	mov	r13, r30
     fd6:	0e 94 19 02 	call	0x432	; 0x432 <trtCreateTask>
  trtCreateTask(lcdComm, 2000, SECONDS2TICKS(0.25), SECONDS2TICKS(0.5), &(args[0]));
     fda:	8e e0       	ldi	r24, 0x0E	; 14
     fdc:	98 e0       	ldi	r25, 0x08	; 8
     fde:	60 ed       	ldi	r22, 0xD0	; 208
     fe0:	77 e0       	ldi	r23, 0x07	; 7
     fe2:	22 e4       	ldi	r18, 0x42	; 66
     fe4:	3f e0       	ldi	r19, 0x0F	; 15
     fe6:	40 e0       	ldi	r20, 0x00	; 0
     fe8:	50 e0       	ldi	r21, 0x00	; 0
     fea:	b4 e8       	ldi	r27, 0x84	; 132
     fec:	eb 2e       	mov	r14, r27
     fee:	be e1       	ldi	r27, 0x1E	; 30
     ff0:	fb 2e       	mov	r15, r27
     ff2:	01 2d       	mov	r16, r1
     ff4:	11 2d       	mov	r17, r1
     ff6:	0e 94 19 02 	call	0x432	; 0x432 <trtCreateTask>
  trtCreateTask(adjustTemp, 2000, SECONDS2TICKS(2), SECONDS2TICKS(4), &(args[0]));
     ffa:	8e e3       	ldi	r24, 0x3E	; 62
     ffc:	97 e0       	ldi	r25, 0x07	; 7
     ffe:	60 ed       	ldi	r22, 0xD0	; 208
    1000:	77 e0       	ldi	r23, 0x07	; 7
    1002:	22 e1       	ldi	r18, 0x12	; 18
    1004:	3a e7       	ldi	r19, 0x7A	; 122
    1006:	40 e0       	ldi	r20, 0x00	; 0
    1008:	50 e0       	ldi	r21, 0x00	; 0
    100a:	a4 e2       	ldi	r26, 0x24	; 36
    100c:	ea 2e       	mov	r14, r26
    100e:	a4 ef       	ldi	r26, 0xF4	; 244
    1010:	fa 2e       	mov	r15, r26
    1012:	01 2d       	mov	r16, r1
    1014:	11 2d       	mov	r17, r1
    1016:	0e 94 19 02 	call	0x432	; 0x432 <trtCreateTask>
    101a:	ff cf       	rjmp	.-2      	; 0x101a <main+0xbe>

0000101c <lcdComm>:
		trtSignal(SEM_SHARED);
	}
}

// --- define task 2  ----------------------------------------
void lcdComm(void* args) {
    101c:	cf 92       	push	r12
    101e:	df 92       	push	r13
    1020:	ef 92       	push	r14
    1022:	ff 92       	push	r15
    1024:	0f 93       	push	r16
    1026:	1f 93       	push	r17
    1028:	cf 93       	push	r28
    102a:	df 93       	push	r29
	uint32_t rel, dead;
	// increment time counter and format string 
	while (TRUE) {
	  // display the current temp
	  trtWait(SEM_SHARED) ;
	  sprintf(lcd_buffer, "%iC      ", cTemp);
    102c:	c2 e2       	ldi	r28, 0x22	; 34
    102e:	d4 e0       	ldi	r29, 0x04	; 4
    1030:	bd e6       	ldi	r27, 0x6D	; 109
    1032:	cb 2e       	mov	r12, r27
    1034:	b1 e0       	ldi	r27, 0x01	; 1
    1036:	db 2e       	mov	r13, r27
void lcdComm(void* args) {
	uint32_t rel, dead;
	// increment time counter and format string 
	while (TRUE) {
	  // display the current temp
	  trtWait(SEM_SHARED) ;
    1038:	84 e0       	ldi	r24, 0x04	; 4
    103a:	0e 94 7f 02 	call	0x4fe	; 0x4fe <trtWait>
	  sprintf(lcd_buffer, "%iC      ", cTemp);
    103e:	80 91 76 04 	lds	r24, 0x0476
    1042:	90 91 77 04 	lds	r25, 0x0477
    1046:	00 d0       	rcall	.+0      	; 0x1048 <lcdComm+0x2c>
    1048:	00 d0       	rcall	.+0      	; 0x104a <lcdComm+0x2e>
    104a:	00 d0       	rcall	.+0      	; 0x104c <lcdComm+0x30>
    104c:	ed b7       	in	r30, 0x3d	; 61
    104e:	fe b7       	in	r31, 0x3e	; 62
    1050:	31 96       	adiw	r30, 0x01	; 1
    1052:	ad b7       	in	r26, 0x3d	; 61
    1054:	be b7       	in	r27, 0x3e	; 62
    1056:	12 96       	adiw	r26, 0x02	; 2
    1058:	dc 93       	st	X, r29
    105a:	ce 93       	st	-X, r28
    105c:	11 97       	sbiw	r26, 0x01	; 1
    105e:	d3 82       	std	Z+3, r13	; 0x03
    1060:	c2 82       	std	Z+2, r12	; 0x02
    1062:	95 83       	std	Z+5, r25	; 0x05
    1064:	84 83       	std	Z+4, r24	; 0x04
    1066:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <sprintf>
	  LCDGotoXY(9, 0);
    106a:	8d b7       	in	r24, 0x3d	; 61
    106c:	9e b7       	in	r25, 0x3e	; 62
    106e:	06 96       	adiw	r24, 0x06	; 6
    1070:	0f b6       	in	r0, 0x3f	; 63
    1072:	f8 94       	cli
    1074:	9e bf       	out	0x3e, r25	; 62
    1076:	0f be       	out	0x3f, r0	; 63
    1078:	8d bf       	out	0x3d, r24	; 61
    107a:	89 e0       	ldi	r24, 0x09	; 9
    107c:	60 e0       	ldi	r22, 0x00	; 0
    107e:	0e 94 4f 05 	call	0xa9e	; 0xa9e <LCDGotoXY>
	  LCDstring(lcd_buffer, strlen(lcd_buffer));
    1082:	fe 01       	movw	r30, r28
    1084:	01 90       	ld	r0, Z+
    1086:	00 20       	and	r0, r0
    1088:	e9 f7       	brne	.-6      	; 0x1084 <lcdComm+0x68>
    108a:	31 97       	sbiw	r30, 0x01	; 1
    108c:	ec 1b       	sub	r30, r28
    108e:	fd 0b       	sbc	r31, r29
    1090:	ce 01       	movw	r24, r28
    1092:	6e 2f       	mov	r22, r30
    1094:	0e 94 3a 05 	call	0xa74	; 0xa74 <LCDstring>
	  // display the desired temp 
	  sprintf(lcd_buffer, "%iC      ", dTemp);
    1098:	80 91 20 04 	lds	r24, 0x0420
    109c:	90 91 21 04 	lds	r25, 0x0421
    10a0:	00 d0       	rcall	.+0      	; 0x10a2 <lcdComm+0x86>
    10a2:	00 d0       	rcall	.+0      	; 0x10a4 <lcdComm+0x88>
    10a4:	00 d0       	rcall	.+0      	; 0x10a6 <lcdComm+0x8a>
    10a6:	ed b7       	in	r30, 0x3d	; 61
    10a8:	fe b7       	in	r31, 0x3e	; 62
    10aa:	31 96       	adiw	r30, 0x01	; 1
    10ac:	ad b7       	in	r26, 0x3d	; 61
    10ae:	be b7       	in	r27, 0x3e	; 62
    10b0:	12 96       	adiw	r26, 0x02	; 2
    10b2:	dc 93       	st	X, r29
    10b4:	ce 93       	st	-X, r28
    10b6:	11 97       	sbiw	r26, 0x01	; 1
    10b8:	d3 82       	std	Z+3, r13	; 0x03
    10ba:	c2 82       	std	Z+2, r12	; 0x02
    10bc:	95 83       	std	Z+5, r25	; 0x05
    10be:	84 83       	std	Z+4, r24	; 0x04
    10c0:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <sprintf>
	  //sprintf(lcd_buffer, "%is      ", time_rem);
	  LCDGotoXY(9, 1);
    10c4:	8d b7       	in	r24, 0x3d	; 61
    10c6:	9e b7       	in	r25, 0x3e	; 62
    10c8:	06 96       	adiw	r24, 0x06	; 6
    10ca:	0f b6       	in	r0, 0x3f	; 63
    10cc:	f8 94       	cli
    10ce:	9e bf       	out	0x3e, r25	; 62
    10d0:	0f be       	out	0x3f, r0	; 63
    10d2:	8d bf       	out	0x3d, r24	; 61
    10d4:	89 e0       	ldi	r24, 0x09	; 9
    10d6:	61 e0       	ldi	r22, 0x01	; 1
    10d8:	0e 94 4f 05 	call	0xa9e	; 0xa9e <LCDGotoXY>
	  LCDstring(lcd_buffer, strlen(lcd_buffer));
    10dc:	fe 01       	movw	r30, r28
    10de:	01 90       	ld	r0, Z+
    10e0:	00 20       	and	r0, r0
    10e2:	e9 f7       	brne	.-6      	; 0x10de <lcdComm+0xc2>
    10e4:	31 97       	sbiw	r30, 0x01	; 1
    10e6:	ec 1b       	sub	r30, r28
    10e8:	fd 0b       	sbc	r31, r29
    10ea:	ce 01       	movw	r24, r28
    10ec:	6e 2f       	mov	r22, r30
    10ee:	0e 94 3a 05 	call	0xa74	; 0xa74 <LCDstring>
	  trtSignal(SEM_SHARED);
    10f2:	84 e0       	ldi	r24, 0x04	; 4
    10f4:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>
  sei(); // reenable interrupts
}

uint32_t trtCurrentTime(void) {

  return (((uint32_t)kernel.cycles << 16) + (uint32_t)TCNT1);
    10f8:	20 91 6d 04 	lds	r18, 0x046D
    10fc:	30 91 6e 04 	lds	r19, 0x046E
    1100:	40 91 6f 04 	lds	r20, 0x046F
    1104:	50 91 70 04 	lds	r21, 0x0470
    1108:	a9 01       	movw	r20, r18
    110a:	33 27       	eor	r19, r19
    110c:	22 27       	eor	r18, r18
    110e:	60 91 84 00 	lds	r22, 0x0084
    1112:	70 91 85 00 	lds	r23, 0x0085
	  // sleep
	  rel = trtCurrentTime() + SECONDS2TICKS(0.25);
	  dead = trtCurrentTime() + SECONDS2TICKS(0.5);
	  trtSleepUntil(rel, dead);	
    1116:	e0 90 84 00 	lds	r14, 0x0084
    111a:	f0 90 85 00 	lds	r15, 0x0085
    111e:	80 e0       	ldi	r24, 0x00	; 0
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	62 0f       	add	r22, r18
    1124:	73 1f       	adc	r23, r19
    1126:	84 1f       	adc	r24, r20
    1128:	95 1f       	adc	r25, r21
    112a:	6e 5b       	subi	r22, 0xBE	; 190
    112c:	70 4f       	sbci	r23, 0xF0	; 240
    112e:	8f 4f       	sbci	r24, 0xFF	; 255
    1130:	9f 4f       	sbci	r25, 0xFF	; 255
    1132:	00 e0       	ldi	r16, 0x00	; 0
    1134:	10 e0       	ldi	r17, 0x00	; 0
    1136:	2e 0d       	add	r18, r14
    1138:	3f 1d       	adc	r19, r15
    113a:	40 1f       	adc	r20, r16
    113c:	51 1f       	adc	r21, r17
    113e:	2c 57       	subi	r18, 0x7C	; 124
    1140:	31 4e       	sbci	r19, 0xE1	; 225
    1142:	4f 4f       	sbci	r20, 0xFF	; 255
    1144:	5f 4f       	sbci	r21, 0xFF	; 255
    1146:	0e 94 0b 03 	call	0x616	; 0x616 <trtSleepUntil>
    114a:	76 cf       	rjmp	.-276    	; 0x1038 <lcdComm+0x1c>

0000114c <serialComm>:

/********************************************************************/
// 							FSM Tasks
/********************************************************************/
// --- define task 1  ----------------------------------------
void serialComm(void* args) {
    114c:	8f 92       	push	r8
    114e:	9f 92       	push	r9
    1150:	af 92       	push	r10
    1152:	bf 92       	push	r11
    1154:	cf 92       	push	r12
    1156:	df 92       	push	r13
    1158:	ef 92       	push	r14
    115a:	ff 92       	push	r15
    115c:	0f 93       	push	r16
    115e:	1f 93       	push	r17
    1160:	df 93       	push	r29
    1162:	cf 93       	push	r28
    1164:	00 d0       	rcall	.+0      	; 0x1166 <serialComm+0x1a>
    1166:	00 d0       	rcall	.+0      	; 0x1168 <serialComm+0x1c>
    1168:	00 d0       	rcall	.+0      	; 0x116a <serialComm+0x1e>
    116a:	cd b7       	in	r28, 0x3d	; 61
    116c:	de b7       	in	r29, 0x3e	; 62
	// Declare the command and num variables
	volatile int num ;
	char cmd[4] ;
    // initialize
    initialize();
    116e:	0e 94 ff 06 	call	0xdfe	; 0xdfe <initialize>
	while (TRUE) {
		// commands:
		// 'temp' sets the desired temperature
		// 'time' sets the desired time
		fprintf(stdout, ">") ;
		fscanf(stdin, "%s%u", cmd, &num) ;
    1172:	27 e7       	ldi	r18, 0x77	; 119
    1174:	82 2e       	mov	r8, r18
    1176:	21 e0       	ldi	r18, 0x01	; 1
    1178:	92 2e       	mov	r9, r18
    117a:	8e 01       	movw	r16, r28
    117c:	0d 5f       	subi	r16, 0xFD	; 253
    117e:	1f 4f       	sbci	r17, 0xFF	; 255
    1180:	5e 01       	movw	r10, r28
    1182:	08 94       	sec
    1184:	a1 1c       	adc	r10, r1
    1186:	b1 1c       	adc	r11, r1
				msec= 0;
			}
		}
		// 6 Minute Egg Mode
		if (strcmp(cmd, "egg") == 0) {
			cTemp = 100;
    1188:	94 e6       	ldi	r25, 0x64	; 100
    118a:	c9 2e       	mov	r12, r25
    118c:	d1 2c       	mov	r13, r1
			time_rem = 3600;
    118e:	80 e1       	ldi	r24, 0x10	; 16
    1190:	e8 2e       	mov	r14, r24
    1192:	8e e0       	ldi	r24, 0x0E	; 14
    1194:	f8 2e       	mov	r15, r24
    initialize();
	while (TRUE) {
		// commands:
		// 'temp' sets the desired temperature
		// 'time' sets the desired time
		fprintf(stdout, ">") ;
    1196:	60 91 7a 04 	lds	r22, 0x047A
    119a:	70 91 7b 04 	lds	r23, 0x047B
    119e:	8e e3       	ldi	r24, 0x3E	; 62
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	0e 94 c2 0c 	call	0x1984	; 0x1984 <fputc>
		fscanf(stdin, "%s%u", cmd, &num) ;
    11a6:	8d b7       	in	r24, 0x3d	; 61
    11a8:	9e b7       	in	r25, 0x3e	; 62
    11aa:	08 97       	sbiw	r24, 0x08	; 8
    11ac:	0f b6       	in	r0, 0x3f	; 63
    11ae:	f8 94       	cli
    11b0:	9e bf       	out	0x3e, r25	; 62
    11b2:	0f be       	out	0x3f, r0	; 63
    11b4:	8d bf       	out	0x3d, r24	; 61
    11b6:	ed b7       	in	r30, 0x3d	; 61
    11b8:	fe b7       	in	r31, 0x3e	; 62
    11ba:	31 96       	adiw	r30, 0x01	; 1
    11bc:	80 91 78 04 	lds	r24, 0x0478
    11c0:	90 91 79 04 	lds	r25, 0x0479
    11c4:	ad b7       	in	r26, 0x3d	; 61
    11c6:	be b7       	in	r27, 0x3e	; 62
    11c8:	12 96       	adiw	r26, 0x02	; 2
    11ca:	9c 93       	st	X, r25
    11cc:	8e 93       	st	-X, r24
    11ce:	11 97       	sbiw	r26, 0x01	; 1
    11d0:	93 82       	std	Z+3, r9	; 0x03
    11d2:	82 82       	std	Z+2, r8	; 0x02
    11d4:	15 83       	std	Z+5, r17	; 0x05
    11d6:	04 83       	std	Z+4, r16	; 0x04
    11d8:	b7 82       	std	Z+7, r11	; 0x07
    11da:	a6 82       	std	Z+6, r10	; 0x06
    11dc:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <fscanf>
		// update shared variables
		trtWait(SEM_SHARED) ;
    11e0:	8d b7       	in	r24, 0x3d	; 61
    11e2:	9e b7       	in	r25, 0x3e	; 62
    11e4:	08 96       	adiw	r24, 0x08	; 8
    11e6:	0f b6       	in	r0, 0x3f	; 63
    11e8:	f8 94       	cli
    11ea:	9e bf       	out	0x3e, r25	; 62
    11ec:	0f be       	out	0x3f, r0	; 63
    11ee:	8d bf       	out	0x3d, r24	; 61
    11f0:	84 e0       	ldi	r24, 0x04	; 4
    11f2:	0e 94 7f 02 	call	0x4fe	; 0x4fe <trtWait>
		if (strcmp(cmd, "temp") == 0) {
    11f6:	c8 01       	movw	r24, r16
    11f8:	6c e7       	ldi	r22, 0x7C	; 124
    11fa:	71 e0       	ldi	r23, 0x01	; 1
    11fc:	0e 94 b9 0c 	call	0x1972	; 0x1972 <strcmp>
    1200:	00 97       	sbiw	r24, 0x00	; 0
    1202:	99 f4       	brne	.+38     	; 0x122a <serialComm+0xde>
			if (num < 0) {
    1204:	89 81       	ldd	r24, Y+1	; 0x01
    1206:	9a 81       	ldd	r25, Y+2	; 0x02
    1208:	97 ff       	sbrs	r25, 7
    120a:	09 c0       	rjmp	.+18     	; 0x121e <serialComm+0xd2>
				fprintf(stdout, "Please input a positive temperature value.");
    120c:	60 91 7a 04 	lds	r22, 0x047A
    1210:	70 91 7b 04 	lds	r23, 0x047B
    1214:	81 e8       	ldi	r24, 0x81	; 129
    1216:	91 e0       	ldi	r25, 0x01	; 1
    1218:	0e 94 ee 0c 	call	0x19dc	; 0x19dc <fputs>
    121c:	06 c0       	rjmp	.+12     	; 0x122a <serialComm+0xde>
			}
			else {
				dTemp = num;
    121e:	89 81       	ldd	r24, Y+1	; 0x01
    1220:	9a 81       	ldd	r25, Y+2	; 0x02
    1222:	90 93 21 04 	sts	0x0421, r25
    1226:	80 93 20 04 	sts	0x0420, r24
			}
		}
		if (strcmp(cmd, "time") == 0) {
    122a:	c8 01       	movw	r24, r16
    122c:	6c ea       	ldi	r22, 0xAC	; 172
    122e:	71 e0       	ldi	r23, 0x01	; 1
    1230:	0e 94 b9 0c 	call	0x1972	; 0x1972 <strcmp>
    1234:	00 97       	sbiw	r24, 0x00	; 0
    1236:	b9 f4       	brne	.+46     	; 0x1266 <serialComm+0x11a>
			if (num < 0) {
    1238:	89 81       	ldd	r24, Y+1	; 0x01
    123a:	9a 81       	ldd	r25, Y+2	; 0x02
    123c:	97 ff       	sbrs	r25, 7
    123e:	09 c0       	rjmp	.+18     	; 0x1252 <serialComm+0x106>
				fprintf(stdout, "Please input a positive time value in seconds.");
    1240:	60 91 7a 04 	lds	r22, 0x047A
    1244:	70 91 7b 04 	lds	r23, 0x047B
    1248:	81 eb       	ldi	r24, 0xB1	; 177
    124a:	91 e0       	ldi	r25, 0x01	; 1
    124c:	0e 94 ee 0c 	call	0x19dc	; 0x19dc <fputs>
    1250:	0a c0       	rjmp	.+20     	; 0x1266 <serialComm+0x11a>
			}
			else {
				time_rem = num;
    1252:	89 81       	ldd	r24, Y+1	; 0x01
    1254:	9a 81       	ldd	r25, Y+2	; 0x02
    1256:	90 93 34 04 	sts	0x0434, r25
    125a:	80 93 33 04 	sts	0x0433, r24
				msec= 0;
    125e:	10 92 1d 04 	sts	0x041D, r1
    1262:	10 92 1c 04 	sts	0x041C, r1
			}
		}
		// 6 Minute Egg Mode
		if (strcmp(cmd, "egg") == 0) {
    1266:	c8 01       	movw	r24, r16
    1268:	60 ee       	ldi	r22, 0xE0	; 224
    126a:	71 e0       	ldi	r23, 0x01	; 1
    126c:	0e 94 b9 0c 	call	0x1972	; 0x1972 <strcmp>
    1270:	00 97       	sbiw	r24, 0x00	; 0
    1272:	41 f4       	brne	.+16     	; 0x1284 <serialComm+0x138>
			cTemp = 100;
    1274:	d0 92 77 04 	sts	0x0477, r13
    1278:	c0 92 76 04 	sts	0x0476, r12
			time_rem = 3600;
    127c:	f0 92 34 04 	sts	0x0434, r15
    1280:	e0 92 33 04 	sts	0x0433, r14
		}
		trtSignal(SEM_SHARED);
    1284:	84 e0       	ldi	r24, 0x04	; 4
    1286:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>
    128a:	85 cf       	rjmp	.-246    	; 0x1196 <serialComm+0x4a>

0000128c <__divsf3>:
    128c:	a8 e1       	ldi	r26, 0x18	; 24
    128e:	b0 e0       	ldi	r27, 0x00	; 0
    1290:	ec e4       	ldi	r30, 0x4C	; 76
    1292:	f9 e0       	ldi	r31, 0x09	; 9
    1294:	0c 94 8a 0c 	jmp	0x1914	; 0x1914 <__prologue_saves__+0x10>
    1298:	69 83       	std	Y+1, r22	; 0x01
    129a:	7a 83       	std	Y+2, r23	; 0x02
    129c:	8b 83       	std	Y+3, r24	; 0x03
    129e:	9c 83       	std	Y+4, r25	; 0x04
    12a0:	2d 83       	std	Y+5, r18	; 0x05
    12a2:	3e 83       	std	Y+6, r19	; 0x06
    12a4:	4f 83       	std	Y+7, r20	; 0x07
    12a6:	58 87       	std	Y+8, r21	; 0x08
    12a8:	b9 e0       	ldi	r27, 0x09	; 9
    12aa:	eb 2e       	mov	r14, r27
    12ac:	f1 2c       	mov	r15, r1
    12ae:	ec 0e       	add	r14, r28
    12b0:	fd 1e       	adc	r15, r29
    12b2:	ce 01       	movw	r24, r28
    12b4:	01 96       	adiw	r24, 0x01	; 1
    12b6:	b7 01       	movw	r22, r14
    12b8:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__unpack_f>
    12bc:	8e 01       	movw	r16, r28
    12be:	0f 5e       	subi	r16, 0xEF	; 239
    12c0:	1f 4f       	sbci	r17, 0xFF	; 255
    12c2:	ce 01       	movw	r24, r28
    12c4:	05 96       	adiw	r24, 0x05	; 5
    12c6:	b8 01       	movw	r22, r16
    12c8:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__unpack_f>
    12cc:	29 85       	ldd	r18, Y+9	; 0x09
    12ce:	22 30       	cpi	r18, 0x02	; 2
    12d0:	08 f4       	brcc	.+2      	; 0x12d4 <__divsf3+0x48>
    12d2:	7e c0       	rjmp	.+252    	; 0x13d0 <__divsf3+0x144>
    12d4:	39 89       	ldd	r19, Y+17	; 0x11
    12d6:	32 30       	cpi	r19, 0x02	; 2
    12d8:	10 f4       	brcc	.+4      	; 0x12de <__divsf3+0x52>
    12da:	b8 01       	movw	r22, r16
    12dc:	7c c0       	rjmp	.+248    	; 0x13d6 <__divsf3+0x14a>
    12de:	8a 85       	ldd	r24, Y+10	; 0x0a
    12e0:	9a 89       	ldd	r25, Y+18	; 0x12
    12e2:	89 27       	eor	r24, r25
    12e4:	8a 87       	std	Y+10, r24	; 0x0a
    12e6:	24 30       	cpi	r18, 0x04	; 4
    12e8:	11 f0       	breq	.+4      	; 0x12ee <__divsf3+0x62>
    12ea:	22 30       	cpi	r18, 0x02	; 2
    12ec:	31 f4       	brne	.+12     	; 0x12fa <__divsf3+0x6e>
    12ee:	23 17       	cp	r18, r19
    12f0:	09 f0       	breq	.+2      	; 0x12f4 <__divsf3+0x68>
    12f2:	6e c0       	rjmp	.+220    	; 0x13d0 <__divsf3+0x144>
    12f4:	62 ef       	ldi	r22, 0xF2	; 242
    12f6:	71 e0       	ldi	r23, 0x01	; 1
    12f8:	6e c0       	rjmp	.+220    	; 0x13d6 <__divsf3+0x14a>
    12fa:	34 30       	cpi	r19, 0x04	; 4
    12fc:	39 f4       	brne	.+14     	; 0x130c <__divsf3+0x80>
    12fe:	1d 86       	std	Y+13, r1	; 0x0d
    1300:	1e 86       	std	Y+14, r1	; 0x0e
    1302:	1f 86       	std	Y+15, r1	; 0x0f
    1304:	18 8a       	std	Y+16, r1	; 0x10
    1306:	1c 86       	std	Y+12, r1	; 0x0c
    1308:	1b 86       	std	Y+11, r1	; 0x0b
    130a:	04 c0       	rjmp	.+8      	; 0x1314 <__divsf3+0x88>
    130c:	32 30       	cpi	r19, 0x02	; 2
    130e:	21 f4       	brne	.+8      	; 0x1318 <__divsf3+0x8c>
    1310:	84 e0       	ldi	r24, 0x04	; 4
    1312:	89 87       	std	Y+9, r24	; 0x09
    1314:	b7 01       	movw	r22, r14
    1316:	5f c0       	rjmp	.+190    	; 0x13d6 <__divsf3+0x14a>
    1318:	2b 85       	ldd	r18, Y+11	; 0x0b
    131a:	3c 85       	ldd	r19, Y+12	; 0x0c
    131c:	8b 89       	ldd	r24, Y+19	; 0x13
    131e:	9c 89       	ldd	r25, Y+20	; 0x14
    1320:	28 1b       	sub	r18, r24
    1322:	39 0b       	sbc	r19, r25
    1324:	3c 87       	std	Y+12, r19	; 0x0c
    1326:	2b 87       	std	Y+11, r18	; 0x0b
    1328:	ed 84       	ldd	r14, Y+13	; 0x0d
    132a:	fe 84       	ldd	r15, Y+14	; 0x0e
    132c:	0f 85       	ldd	r16, Y+15	; 0x0f
    132e:	18 89       	ldd	r17, Y+16	; 0x10
    1330:	ad 88       	ldd	r10, Y+21	; 0x15
    1332:	be 88       	ldd	r11, Y+22	; 0x16
    1334:	cf 88       	ldd	r12, Y+23	; 0x17
    1336:	d8 8c       	ldd	r13, Y+24	; 0x18
    1338:	ea 14       	cp	r14, r10
    133a:	fb 04       	cpc	r15, r11
    133c:	0c 05       	cpc	r16, r12
    133e:	1d 05       	cpc	r17, r13
    1340:	40 f4       	brcc	.+16     	; 0x1352 <__divsf3+0xc6>
    1342:	ee 0c       	add	r14, r14
    1344:	ff 1c       	adc	r15, r15
    1346:	00 1f       	adc	r16, r16
    1348:	11 1f       	adc	r17, r17
    134a:	21 50       	subi	r18, 0x01	; 1
    134c:	30 40       	sbci	r19, 0x00	; 0
    134e:	3c 87       	std	Y+12, r19	; 0x0c
    1350:	2b 87       	std	Y+11, r18	; 0x0b
    1352:	20 e0       	ldi	r18, 0x00	; 0
    1354:	30 e0       	ldi	r19, 0x00	; 0
    1356:	40 e0       	ldi	r20, 0x00	; 0
    1358:	50 e0       	ldi	r21, 0x00	; 0
    135a:	80 e0       	ldi	r24, 0x00	; 0
    135c:	90 e0       	ldi	r25, 0x00	; 0
    135e:	a0 e0       	ldi	r26, 0x00	; 0
    1360:	b0 e4       	ldi	r27, 0x40	; 64
    1362:	60 e0       	ldi	r22, 0x00	; 0
    1364:	70 e0       	ldi	r23, 0x00	; 0
    1366:	ea 14       	cp	r14, r10
    1368:	fb 04       	cpc	r15, r11
    136a:	0c 05       	cpc	r16, r12
    136c:	1d 05       	cpc	r17, r13
    136e:	40 f0       	brcs	.+16     	; 0x1380 <__divsf3+0xf4>
    1370:	28 2b       	or	r18, r24
    1372:	39 2b       	or	r19, r25
    1374:	4a 2b       	or	r20, r26
    1376:	5b 2b       	or	r21, r27
    1378:	ea 18       	sub	r14, r10
    137a:	fb 08       	sbc	r15, r11
    137c:	0c 09       	sbc	r16, r12
    137e:	1d 09       	sbc	r17, r13
    1380:	b6 95       	lsr	r27
    1382:	a7 95       	ror	r26
    1384:	97 95       	ror	r25
    1386:	87 95       	ror	r24
    1388:	ee 0c       	add	r14, r14
    138a:	ff 1c       	adc	r15, r15
    138c:	00 1f       	adc	r16, r16
    138e:	11 1f       	adc	r17, r17
    1390:	6f 5f       	subi	r22, 0xFF	; 255
    1392:	7f 4f       	sbci	r23, 0xFF	; 255
    1394:	6f 31       	cpi	r22, 0x1F	; 31
    1396:	71 05       	cpc	r23, r1
    1398:	31 f7       	brne	.-52     	; 0x1366 <__divsf3+0xda>
    139a:	da 01       	movw	r26, r20
    139c:	c9 01       	movw	r24, r18
    139e:	8f 77       	andi	r24, 0x7F	; 127
    13a0:	90 70       	andi	r25, 0x00	; 0
    13a2:	a0 70       	andi	r26, 0x00	; 0
    13a4:	b0 70       	andi	r27, 0x00	; 0
    13a6:	80 34       	cpi	r24, 0x40	; 64
    13a8:	91 05       	cpc	r25, r1
    13aa:	a1 05       	cpc	r26, r1
    13ac:	b1 05       	cpc	r27, r1
    13ae:	61 f4       	brne	.+24     	; 0x13c8 <__divsf3+0x13c>
    13b0:	27 fd       	sbrc	r18, 7
    13b2:	0a c0       	rjmp	.+20     	; 0x13c8 <__divsf3+0x13c>
    13b4:	e1 14       	cp	r14, r1
    13b6:	f1 04       	cpc	r15, r1
    13b8:	01 05       	cpc	r16, r1
    13ba:	11 05       	cpc	r17, r1
    13bc:	29 f0       	breq	.+10     	; 0x13c8 <__divsf3+0x13c>
    13be:	20 5c       	subi	r18, 0xC0	; 192
    13c0:	3f 4f       	sbci	r19, 0xFF	; 255
    13c2:	4f 4f       	sbci	r20, 0xFF	; 255
    13c4:	5f 4f       	sbci	r21, 0xFF	; 255
    13c6:	20 78       	andi	r18, 0x80	; 128
    13c8:	2d 87       	std	Y+13, r18	; 0x0d
    13ca:	3e 87       	std	Y+14, r19	; 0x0e
    13cc:	4f 87       	std	Y+15, r20	; 0x0f
    13ce:	58 8b       	std	Y+16, r21	; 0x10
    13d0:	be 01       	movw	r22, r28
    13d2:	67 5f       	subi	r22, 0xF7	; 247
    13d4:	7f 4f       	sbci	r23, 0xFF	; 255
    13d6:	cb 01       	movw	r24, r22
    13d8:	0e 94 0e 0b 	call	0x161c	; 0x161c <__pack_f>
    13dc:	68 96       	adiw	r28, 0x18	; 24
    13de:	ea e0       	ldi	r30, 0x0A	; 10
    13e0:	0c 94 a6 0c 	jmp	0x194c	; 0x194c <__epilogue_restores__+0x10>

000013e4 <__fixsfsi>:
    13e4:	ac e0       	ldi	r26, 0x0C	; 12
    13e6:	b0 e0       	ldi	r27, 0x00	; 0
    13e8:	e8 ef       	ldi	r30, 0xF8	; 248
    13ea:	f9 e0       	ldi	r31, 0x09	; 9
    13ec:	0c 94 92 0c 	jmp	0x1924	; 0x1924 <__prologue_saves__+0x20>
    13f0:	69 83       	std	Y+1, r22	; 0x01
    13f2:	7a 83       	std	Y+2, r23	; 0x02
    13f4:	8b 83       	std	Y+3, r24	; 0x03
    13f6:	9c 83       	std	Y+4, r25	; 0x04
    13f8:	ce 01       	movw	r24, r28
    13fa:	01 96       	adiw	r24, 0x01	; 1
    13fc:	be 01       	movw	r22, r28
    13fe:	6b 5f       	subi	r22, 0xFB	; 251
    1400:	7f 4f       	sbci	r23, 0xFF	; 255
    1402:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__unpack_f>
    1406:	8d 81       	ldd	r24, Y+5	; 0x05
    1408:	82 30       	cpi	r24, 0x02	; 2
    140a:	61 f1       	breq	.+88     	; 0x1464 <__fixsfsi+0x80>
    140c:	82 30       	cpi	r24, 0x02	; 2
    140e:	50 f1       	brcs	.+84     	; 0x1464 <__fixsfsi+0x80>
    1410:	84 30       	cpi	r24, 0x04	; 4
    1412:	21 f4       	brne	.+8      	; 0x141c <__fixsfsi+0x38>
    1414:	8e 81       	ldd	r24, Y+6	; 0x06
    1416:	88 23       	and	r24, r24
    1418:	51 f1       	breq	.+84     	; 0x146e <__fixsfsi+0x8a>
    141a:	2e c0       	rjmp	.+92     	; 0x1478 <__fixsfsi+0x94>
    141c:	2f 81       	ldd	r18, Y+7	; 0x07
    141e:	38 85       	ldd	r19, Y+8	; 0x08
    1420:	37 fd       	sbrc	r19, 7
    1422:	20 c0       	rjmp	.+64     	; 0x1464 <__fixsfsi+0x80>
    1424:	6e 81       	ldd	r22, Y+6	; 0x06
    1426:	2f 31       	cpi	r18, 0x1F	; 31
    1428:	31 05       	cpc	r19, r1
    142a:	1c f0       	brlt	.+6      	; 0x1432 <__fixsfsi+0x4e>
    142c:	66 23       	and	r22, r22
    142e:	f9 f0       	breq	.+62     	; 0x146e <__fixsfsi+0x8a>
    1430:	23 c0       	rjmp	.+70     	; 0x1478 <__fixsfsi+0x94>
    1432:	8e e1       	ldi	r24, 0x1E	; 30
    1434:	90 e0       	ldi	r25, 0x00	; 0
    1436:	82 1b       	sub	r24, r18
    1438:	93 0b       	sbc	r25, r19
    143a:	29 85       	ldd	r18, Y+9	; 0x09
    143c:	3a 85       	ldd	r19, Y+10	; 0x0a
    143e:	4b 85       	ldd	r20, Y+11	; 0x0b
    1440:	5c 85       	ldd	r21, Y+12	; 0x0c
    1442:	04 c0       	rjmp	.+8      	; 0x144c <__fixsfsi+0x68>
    1444:	56 95       	lsr	r21
    1446:	47 95       	ror	r20
    1448:	37 95       	ror	r19
    144a:	27 95       	ror	r18
    144c:	8a 95       	dec	r24
    144e:	d2 f7       	brpl	.-12     	; 0x1444 <__fixsfsi+0x60>
    1450:	66 23       	and	r22, r22
    1452:	b1 f0       	breq	.+44     	; 0x1480 <__fixsfsi+0x9c>
    1454:	50 95       	com	r21
    1456:	40 95       	com	r20
    1458:	30 95       	com	r19
    145a:	21 95       	neg	r18
    145c:	3f 4f       	sbci	r19, 0xFF	; 255
    145e:	4f 4f       	sbci	r20, 0xFF	; 255
    1460:	5f 4f       	sbci	r21, 0xFF	; 255
    1462:	0e c0       	rjmp	.+28     	; 0x1480 <__fixsfsi+0x9c>
    1464:	20 e0       	ldi	r18, 0x00	; 0
    1466:	30 e0       	ldi	r19, 0x00	; 0
    1468:	40 e0       	ldi	r20, 0x00	; 0
    146a:	50 e0       	ldi	r21, 0x00	; 0
    146c:	09 c0       	rjmp	.+18     	; 0x1480 <__fixsfsi+0x9c>
    146e:	2f ef       	ldi	r18, 0xFF	; 255
    1470:	3f ef       	ldi	r19, 0xFF	; 255
    1472:	4f ef       	ldi	r20, 0xFF	; 255
    1474:	5f e7       	ldi	r21, 0x7F	; 127
    1476:	04 c0       	rjmp	.+8      	; 0x1480 <__fixsfsi+0x9c>
    1478:	20 e0       	ldi	r18, 0x00	; 0
    147a:	30 e0       	ldi	r19, 0x00	; 0
    147c:	40 e0       	ldi	r20, 0x00	; 0
    147e:	50 e8       	ldi	r21, 0x80	; 128
    1480:	b9 01       	movw	r22, r18
    1482:	ca 01       	movw	r24, r20
    1484:	2c 96       	adiw	r28, 0x0c	; 12
    1486:	e2 e0       	ldi	r30, 0x02	; 2
    1488:	0c 94 ae 0c 	jmp	0x195c	; 0x195c <__epilogue_restores__+0x20>

0000148c <__floatunsisf>:
    148c:	a8 e0       	ldi	r26, 0x08	; 8
    148e:	b0 e0       	ldi	r27, 0x00	; 0
    1490:	ec e4       	ldi	r30, 0x4C	; 76
    1492:	fa e0       	ldi	r31, 0x0A	; 10
    1494:	0c 94 8a 0c 	jmp	0x1914	; 0x1914 <__prologue_saves__+0x10>
    1498:	7b 01       	movw	r14, r22
    149a:	8c 01       	movw	r16, r24
    149c:	61 15       	cp	r22, r1
    149e:	71 05       	cpc	r23, r1
    14a0:	81 05       	cpc	r24, r1
    14a2:	91 05       	cpc	r25, r1
    14a4:	19 f4       	brne	.+6      	; 0x14ac <__floatunsisf+0x20>
    14a6:	82 e0       	ldi	r24, 0x02	; 2
    14a8:	89 83       	std	Y+1, r24	; 0x01
    14aa:	60 c0       	rjmp	.+192    	; 0x156c <__floatunsisf+0xe0>
    14ac:	83 e0       	ldi	r24, 0x03	; 3
    14ae:	89 83       	std	Y+1, r24	; 0x01
    14b0:	8e e1       	ldi	r24, 0x1E	; 30
    14b2:	c8 2e       	mov	r12, r24
    14b4:	d1 2c       	mov	r13, r1
    14b6:	dc 82       	std	Y+4, r13	; 0x04
    14b8:	cb 82       	std	Y+3, r12	; 0x03
    14ba:	ed 82       	std	Y+5, r14	; 0x05
    14bc:	fe 82       	std	Y+6, r15	; 0x06
    14be:	0f 83       	std	Y+7, r16	; 0x07
    14c0:	18 87       	std	Y+8, r17	; 0x08
    14c2:	c8 01       	movw	r24, r16
    14c4:	b7 01       	movw	r22, r14
    14c6:	0e 94 bf 0a 	call	0x157e	; 0x157e <__clzsi2>
    14ca:	fc 01       	movw	r30, r24
    14cc:	31 97       	sbiw	r30, 0x01	; 1
    14ce:	f7 ff       	sbrs	r31, 7
    14d0:	3b c0       	rjmp	.+118    	; 0x1548 <__floatunsisf+0xbc>
    14d2:	22 27       	eor	r18, r18
    14d4:	33 27       	eor	r19, r19
    14d6:	2e 1b       	sub	r18, r30
    14d8:	3f 0b       	sbc	r19, r31
    14da:	57 01       	movw	r10, r14
    14dc:	68 01       	movw	r12, r16
    14de:	02 2e       	mov	r0, r18
    14e0:	04 c0       	rjmp	.+8      	; 0x14ea <__floatunsisf+0x5e>
    14e2:	d6 94       	lsr	r13
    14e4:	c7 94       	ror	r12
    14e6:	b7 94       	ror	r11
    14e8:	a7 94       	ror	r10
    14ea:	0a 94       	dec	r0
    14ec:	d2 f7       	brpl	.-12     	; 0x14e2 <__floatunsisf+0x56>
    14ee:	40 e0       	ldi	r20, 0x00	; 0
    14f0:	50 e0       	ldi	r21, 0x00	; 0
    14f2:	60 e0       	ldi	r22, 0x00	; 0
    14f4:	70 e0       	ldi	r23, 0x00	; 0
    14f6:	81 e0       	ldi	r24, 0x01	; 1
    14f8:	90 e0       	ldi	r25, 0x00	; 0
    14fa:	a0 e0       	ldi	r26, 0x00	; 0
    14fc:	b0 e0       	ldi	r27, 0x00	; 0
    14fe:	04 c0       	rjmp	.+8      	; 0x1508 <__floatunsisf+0x7c>
    1500:	88 0f       	add	r24, r24
    1502:	99 1f       	adc	r25, r25
    1504:	aa 1f       	adc	r26, r26
    1506:	bb 1f       	adc	r27, r27
    1508:	2a 95       	dec	r18
    150a:	d2 f7       	brpl	.-12     	; 0x1500 <__floatunsisf+0x74>
    150c:	01 97       	sbiw	r24, 0x01	; 1
    150e:	a1 09       	sbc	r26, r1
    1510:	b1 09       	sbc	r27, r1
    1512:	8e 21       	and	r24, r14
    1514:	9f 21       	and	r25, r15
    1516:	a0 23       	and	r26, r16
    1518:	b1 23       	and	r27, r17
    151a:	00 97       	sbiw	r24, 0x00	; 0
    151c:	a1 05       	cpc	r26, r1
    151e:	b1 05       	cpc	r27, r1
    1520:	21 f0       	breq	.+8      	; 0x152a <__floatunsisf+0x9e>
    1522:	41 e0       	ldi	r20, 0x01	; 1
    1524:	50 e0       	ldi	r21, 0x00	; 0
    1526:	60 e0       	ldi	r22, 0x00	; 0
    1528:	70 e0       	ldi	r23, 0x00	; 0
    152a:	4a 29       	or	r20, r10
    152c:	5b 29       	or	r21, r11
    152e:	6c 29       	or	r22, r12
    1530:	7d 29       	or	r23, r13
    1532:	4d 83       	std	Y+5, r20	; 0x05
    1534:	5e 83       	std	Y+6, r21	; 0x06
    1536:	6f 83       	std	Y+7, r22	; 0x07
    1538:	78 87       	std	Y+8, r23	; 0x08
    153a:	8e e1       	ldi	r24, 0x1E	; 30
    153c:	90 e0       	ldi	r25, 0x00	; 0
    153e:	8e 1b       	sub	r24, r30
    1540:	9f 0b       	sbc	r25, r31
    1542:	9c 83       	std	Y+4, r25	; 0x04
    1544:	8b 83       	std	Y+3, r24	; 0x03
    1546:	12 c0       	rjmp	.+36     	; 0x156c <__floatunsisf+0xe0>
    1548:	30 97       	sbiw	r30, 0x00	; 0
    154a:	81 f0       	breq	.+32     	; 0x156c <__floatunsisf+0xe0>
    154c:	0e 2e       	mov	r0, r30
    154e:	04 c0       	rjmp	.+8      	; 0x1558 <__floatunsisf+0xcc>
    1550:	ee 0c       	add	r14, r14
    1552:	ff 1c       	adc	r15, r15
    1554:	00 1f       	adc	r16, r16
    1556:	11 1f       	adc	r17, r17
    1558:	0a 94       	dec	r0
    155a:	d2 f7       	brpl	.-12     	; 0x1550 <__floatunsisf+0xc4>
    155c:	ed 82       	std	Y+5, r14	; 0x05
    155e:	fe 82       	std	Y+6, r15	; 0x06
    1560:	0f 83       	std	Y+7, r16	; 0x07
    1562:	18 87       	std	Y+8, r17	; 0x08
    1564:	ce 1a       	sub	r12, r30
    1566:	df 0a       	sbc	r13, r31
    1568:	dc 82       	std	Y+4, r13	; 0x04
    156a:	cb 82       	std	Y+3, r12	; 0x03
    156c:	1a 82       	std	Y+2, r1	; 0x02
    156e:	ce 01       	movw	r24, r28
    1570:	01 96       	adiw	r24, 0x01	; 1
    1572:	0e 94 0e 0b 	call	0x161c	; 0x161c <__pack_f>
    1576:	28 96       	adiw	r28, 0x08	; 8
    1578:	ea e0       	ldi	r30, 0x0A	; 10
    157a:	0c 94 a6 0c 	jmp	0x194c	; 0x194c <__epilogue_restores__+0x10>

0000157e <__clzsi2>:
    157e:	ef 92       	push	r14
    1580:	ff 92       	push	r15
    1582:	0f 93       	push	r16
    1584:	1f 93       	push	r17
    1586:	7b 01       	movw	r14, r22
    1588:	8c 01       	movw	r16, r24
    158a:	80 e0       	ldi	r24, 0x00	; 0
    158c:	e8 16       	cp	r14, r24
    158e:	80 e0       	ldi	r24, 0x00	; 0
    1590:	f8 06       	cpc	r15, r24
    1592:	81 e0       	ldi	r24, 0x01	; 1
    1594:	08 07       	cpc	r16, r24
    1596:	80 e0       	ldi	r24, 0x00	; 0
    1598:	18 07       	cpc	r17, r24
    159a:	88 f4       	brcc	.+34     	; 0x15be <__clzsi2+0x40>
    159c:	8f ef       	ldi	r24, 0xFF	; 255
    159e:	e8 16       	cp	r14, r24
    15a0:	f1 04       	cpc	r15, r1
    15a2:	01 05       	cpc	r16, r1
    15a4:	11 05       	cpc	r17, r1
    15a6:	31 f0       	breq	.+12     	; 0x15b4 <__clzsi2+0x36>
    15a8:	28 f0       	brcs	.+10     	; 0x15b4 <__clzsi2+0x36>
    15aa:	88 e0       	ldi	r24, 0x08	; 8
    15ac:	90 e0       	ldi	r25, 0x00	; 0
    15ae:	a0 e0       	ldi	r26, 0x00	; 0
    15b0:	b0 e0       	ldi	r27, 0x00	; 0
    15b2:	17 c0       	rjmp	.+46     	; 0x15e2 <__clzsi2+0x64>
    15b4:	80 e0       	ldi	r24, 0x00	; 0
    15b6:	90 e0       	ldi	r25, 0x00	; 0
    15b8:	a0 e0       	ldi	r26, 0x00	; 0
    15ba:	b0 e0       	ldi	r27, 0x00	; 0
    15bc:	12 c0       	rjmp	.+36     	; 0x15e2 <__clzsi2+0x64>
    15be:	80 e0       	ldi	r24, 0x00	; 0
    15c0:	e8 16       	cp	r14, r24
    15c2:	80 e0       	ldi	r24, 0x00	; 0
    15c4:	f8 06       	cpc	r15, r24
    15c6:	80 e0       	ldi	r24, 0x00	; 0
    15c8:	08 07       	cpc	r16, r24
    15ca:	81 e0       	ldi	r24, 0x01	; 1
    15cc:	18 07       	cpc	r17, r24
    15ce:	28 f0       	brcs	.+10     	; 0x15da <__clzsi2+0x5c>
    15d0:	88 e1       	ldi	r24, 0x18	; 24
    15d2:	90 e0       	ldi	r25, 0x00	; 0
    15d4:	a0 e0       	ldi	r26, 0x00	; 0
    15d6:	b0 e0       	ldi	r27, 0x00	; 0
    15d8:	04 c0       	rjmp	.+8      	; 0x15e2 <__clzsi2+0x64>
    15da:	80 e1       	ldi	r24, 0x10	; 16
    15dc:	90 e0       	ldi	r25, 0x00	; 0
    15de:	a0 e0       	ldi	r26, 0x00	; 0
    15e0:	b0 e0       	ldi	r27, 0x00	; 0
    15e2:	20 e2       	ldi	r18, 0x20	; 32
    15e4:	30 e0       	ldi	r19, 0x00	; 0
    15e6:	40 e0       	ldi	r20, 0x00	; 0
    15e8:	50 e0       	ldi	r21, 0x00	; 0
    15ea:	28 1b       	sub	r18, r24
    15ec:	39 0b       	sbc	r19, r25
    15ee:	4a 0b       	sbc	r20, r26
    15f0:	5b 0b       	sbc	r21, r27
    15f2:	04 c0       	rjmp	.+8      	; 0x15fc <__clzsi2+0x7e>
    15f4:	16 95       	lsr	r17
    15f6:	07 95       	ror	r16
    15f8:	f7 94       	ror	r15
    15fa:	e7 94       	ror	r14
    15fc:	8a 95       	dec	r24
    15fe:	d2 f7       	brpl	.-12     	; 0x15f4 <__clzsi2+0x76>
    1600:	f7 01       	movw	r30, r14
    1602:	e6 50       	subi	r30, 0x06	; 6
    1604:	fe 4f       	sbci	r31, 0xFE	; 254
    1606:	80 81       	ld	r24, Z
    1608:	28 1b       	sub	r18, r24
    160a:	31 09       	sbc	r19, r1
    160c:	41 09       	sbc	r20, r1
    160e:	51 09       	sbc	r21, r1
    1610:	c9 01       	movw	r24, r18
    1612:	1f 91       	pop	r17
    1614:	0f 91       	pop	r16
    1616:	ff 90       	pop	r15
    1618:	ef 90       	pop	r14
    161a:	08 95       	ret

0000161c <__pack_f>:
    161c:	df 92       	push	r13
    161e:	ef 92       	push	r14
    1620:	ff 92       	push	r15
    1622:	0f 93       	push	r16
    1624:	1f 93       	push	r17
    1626:	fc 01       	movw	r30, r24
    1628:	e4 80       	ldd	r14, Z+4	; 0x04
    162a:	f5 80       	ldd	r15, Z+5	; 0x05
    162c:	06 81       	ldd	r16, Z+6	; 0x06
    162e:	17 81       	ldd	r17, Z+7	; 0x07
    1630:	d1 80       	ldd	r13, Z+1	; 0x01
    1632:	80 81       	ld	r24, Z
    1634:	82 30       	cpi	r24, 0x02	; 2
    1636:	48 f4       	brcc	.+18     	; 0x164a <__pack_f+0x2e>
    1638:	80 e0       	ldi	r24, 0x00	; 0
    163a:	90 e0       	ldi	r25, 0x00	; 0
    163c:	a0 e1       	ldi	r26, 0x10	; 16
    163e:	b0 e0       	ldi	r27, 0x00	; 0
    1640:	e8 2a       	or	r14, r24
    1642:	f9 2a       	or	r15, r25
    1644:	0a 2b       	or	r16, r26
    1646:	1b 2b       	or	r17, r27
    1648:	a5 c0       	rjmp	.+330    	; 0x1794 <__pack_f+0x178>
    164a:	84 30       	cpi	r24, 0x04	; 4
    164c:	09 f4       	brne	.+2      	; 0x1650 <__pack_f+0x34>
    164e:	9f c0       	rjmp	.+318    	; 0x178e <__pack_f+0x172>
    1650:	82 30       	cpi	r24, 0x02	; 2
    1652:	21 f4       	brne	.+8      	; 0x165c <__pack_f+0x40>
    1654:	ee 24       	eor	r14, r14
    1656:	ff 24       	eor	r15, r15
    1658:	87 01       	movw	r16, r14
    165a:	05 c0       	rjmp	.+10     	; 0x1666 <__pack_f+0x4a>
    165c:	e1 14       	cp	r14, r1
    165e:	f1 04       	cpc	r15, r1
    1660:	01 05       	cpc	r16, r1
    1662:	11 05       	cpc	r17, r1
    1664:	19 f4       	brne	.+6      	; 0x166c <__pack_f+0x50>
    1666:	e0 e0       	ldi	r30, 0x00	; 0
    1668:	f0 e0       	ldi	r31, 0x00	; 0
    166a:	96 c0       	rjmp	.+300    	; 0x1798 <__pack_f+0x17c>
    166c:	62 81       	ldd	r22, Z+2	; 0x02
    166e:	73 81       	ldd	r23, Z+3	; 0x03
    1670:	9f ef       	ldi	r25, 0xFF	; 255
    1672:	62 38       	cpi	r22, 0x82	; 130
    1674:	79 07       	cpc	r23, r25
    1676:	0c f0       	brlt	.+2      	; 0x167a <__pack_f+0x5e>
    1678:	5b c0       	rjmp	.+182    	; 0x1730 <__pack_f+0x114>
    167a:	22 e8       	ldi	r18, 0x82	; 130
    167c:	3f ef       	ldi	r19, 0xFF	; 255
    167e:	26 1b       	sub	r18, r22
    1680:	37 0b       	sbc	r19, r23
    1682:	2a 31       	cpi	r18, 0x1A	; 26
    1684:	31 05       	cpc	r19, r1
    1686:	2c f0       	brlt	.+10     	; 0x1692 <__pack_f+0x76>
    1688:	20 e0       	ldi	r18, 0x00	; 0
    168a:	30 e0       	ldi	r19, 0x00	; 0
    168c:	40 e0       	ldi	r20, 0x00	; 0
    168e:	50 e0       	ldi	r21, 0x00	; 0
    1690:	2a c0       	rjmp	.+84     	; 0x16e6 <__pack_f+0xca>
    1692:	b8 01       	movw	r22, r16
    1694:	a7 01       	movw	r20, r14
    1696:	02 2e       	mov	r0, r18
    1698:	04 c0       	rjmp	.+8      	; 0x16a2 <__pack_f+0x86>
    169a:	76 95       	lsr	r23
    169c:	67 95       	ror	r22
    169e:	57 95       	ror	r21
    16a0:	47 95       	ror	r20
    16a2:	0a 94       	dec	r0
    16a4:	d2 f7       	brpl	.-12     	; 0x169a <__pack_f+0x7e>
    16a6:	81 e0       	ldi	r24, 0x01	; 1
    16a8:	90 e0       	ldi	r25, 0x00	; 0
    16aa:	a0 e0       	ldi	r26, 0x00	; 0
    16ac:	b0 e0       	ldi	r27, 0x00	; 0
    16ae:	04 c0       	rjmp	.+8      	; 0x16b8 <__pack_f+0x9c>
    16b0:	88 0f       	add	r24, r24
    16b2:	99 1f       	adc	r25, r25
    16b4:	aa 1f       	adc	r26, r26
    16b6:	bb 1f       	adc	r27, r27
    16b8:	2a 95       	dec	r18
    16ba:	d2 f7       	brpl	.-12     	; 0x16b0 <__pack_f+0x94>
    16bc:	01 97       	sbiw	r24, 0x01	; 1
    16be:	a1 09       	sbc	r26, r1
    16c0:	b1 09       	sbc	r27, r1
    16c2:	8e 21       	and	r24, r14
    16c4:	9f 21       	and	r25, r15
    16c6:	a0 23       	and	r26, r16
    16c8:	b1 23       	and	r27, r17
    16ca:	00 97       	sbiw	r24, 0x00	; 0
    16cc:	a1 05       	cpc	r26, r1
    16ce:	b1 05       	cpc	r27, r1
    16d0:	21 f0       	breq	.+8      	; 0x16da <__pack_f+0xbe>
    16d2:	81 e0       	ldi	r24, 0x01	; 1
    16d4:	90 e0       	ldi	r25, 0x00	; 0
    16d6:	a0 e0       	ldi	r26, 0x00	; 0
    16d8:	b0 e0       	ldi	r27, 0x00	; 0
    16da:	9a 01       	movw	r18, r20
    16dc:	ab 01       	movw	r20, r22
    16de:	28 2b       	or	r18, r24
    16e0:	39 2b       	or	r19, r25
    16e2:	4a 2b       	or	r20, r26
    16e4:	5b 2b       	or	r21, r27
    16e6:	da 01       	movw	r26, r20
    16e8:	c9 01       	movw	r24, r18
    16ea:	8f 77       	andi	r24, 0x7F	; 127
    16ec:	90 70       	andi	r25, 0x00	; 0
    16ee:	a0 70       	andi	r26, 0x00	; 0
    16f0:	b0 70       	andi	r27, 0x00	; 0
    16f2:	80 34       	cpi	r24, 0x40	; 64
    16f4:	91 05       	cpc	r25, r1
    16f6:	a1 05       	cpc	r26, r1
    16f8:	b1 05       	cpc	r27, r1
    16fa:	39 f4       	brne	.+14     	; 0x170a <__pack_f+0xee>
    16fc:	27 ff       	sbrs	r18, 7
    16fe:	09 c0       	rjmp	.+18     	; 0x1712 <__pack_f+0xf6>
    1700:	20 5c       	subi	r18, 0xC0	; 192
    1702:	3f 4f       	sbci	r19, 0xFF	; 255
    1704:	4f 4f       	sbci	r20, 0xFF	; 255
    1706:	5f 4f       	sbci	r21, 0xFF	; 255
    1708:	04 c0       	rjmp	.+8      	; 0x1712 <__pack_f+0xf6>
    170a:	21 5c       	subi	r18, 0xC1	; 193
    170c:	3f 4f       	sbci	r19, 0xFF	; 255
    170e:	4f 4f       	sbci	r20, 0xFF	; 255
    1710:	5f 4f       	sbci	r21, 0xFF	; 255
    1712:	e0 e0       	ldi	r30, 0x00	; 0
    1714:	f0 e0       	ldi	r31, 0x00	; 0
    1716:	20 30       	cpi	r18, 0x00	; 0
    1718:	a0 e0       	ldi	r26, 0x00	; 0
    171a:	3a 07       	cpc	r19, r26
    171c:	a0 e0       	ldi	r26, 0x00	; 0
    171e:	4a 07       	cpc	r20, r26
    1720:	a0 e4       	ldi	r26, 0x40	; 64
    1722:	5a 07       	cpc	r21, r26
    1724:	10 f0       	brcs	.+4      	; 0x172a <__pack_f+0x10e>
    1726:	e1 e0       	ldi	r30, 0x01	; 1
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	79 01       	movw	r14, r18
    172c:	8a 01       	movw	r16, r20
    172e:	27 c0       	rjmp	.+78     	; 0x177e <__pack_f+0x162>
    1730:	60 38       	cpi	r22, 0x80	; 128
    1732:	71 05       	cpc	r23, r1
    1734:	64 f5       	brge	.+88     	; 0x178e <__pack_f+0x172>
    1736:	fb 01       	movw	r30, r22
    1738:	e1 58       	subi	r30, 0x81	; 129
    173a:	ff 4f       	sbci	r31, 0xFF	; 255
    173c:	d8 01       	movw	r26, r16
    173e:	c7 01       	movw	r24, r14
    1740:	8f 77       	andi	r24, 0x7F	; 127
    1742:	90 70       	andi	r25, 0x00	; 0
    1744:	a0 70       	andi	r26, 0x00	; 0
    1746:	b0 70       	andi	r27, 0x00	; 0
    1748:	80 34       	cpi	r24, 0x40	; 64
    174a:	91 05       	cpc	r25, r1
    174c:	a1 05       	cpc	r26, r1
    174e:	b1 05       	cpc	r27, r1
    1750:	39 f4       	brne	.+14     	; 0x1760 <__pack_f+0x144>
    1752:	e7 fe       	sbrs	r14, 7
    1754:	0d c0       	rjmp	.+26     	; 0x1770 <__pack_f+0x154>
    1756:	80 e4       	ldi	r24, 0x40	; 64
    1758:	90 e0       	ldi	r25, 0x00	; 0
    175a:	a0 e0       	ldi	r26, 0x00	; 0
    175c:	b0 e0       	ldi	r27, 0x00	; 0
    175e:	04 c0       	rjmp	.+8      	; 0x1768 <__pack_f+0x14c>
    1760:	8f e3       	ldi	r24, 0x3F	; 63
    1762:	90 e0       	ldi	r25, 0x00	; 0
    1764:	a0 e0       	ldi	r26, 0x00	; 0
    1766:	b0 e0       	ldi	r27, 0x00	; 0
    1768:	e8 0e       	add	r14, r24
    176a:	f9 1e       	adc	r15, r25
    176c:	0a 1f       	adc	r16, r26
    176e:	1b 1f       	adc	r17, r27
    1770:	17 ff       	sbrs	r17, 7
    1772:	05 c0       	rjmp	.+10     	; 0x177e <__pack_f+0x162>
    1774:	16 95       	lsr	r17
    1776:	07 95       	ror	r16
    1778:	f7 94       	ror	r15
    177a:	e7 94       	ror	r14
    177c:	31 96       	adiw	r30, 0x01	; 1
    177e:	87 e0       	ldi	r24, 0x07	; 7
    1780:	16 95       	lsr	r17
    1782:	07 95       	ror	r16
    1784:	f7 94       	ror	r15
    1786:	e7 94       	ror	r14
    1788:	8a 95       	dec	r24
    178a:	d1 f7       	brne	.-12     	; 0x1780 <__pack_f+0x164>
    178c:	05 c0       	rjmp	.+10     	; 0x1798 <__pack_f+0x17c>
    178e:	ee 24       	eor	r14, r14
    1790:	ff 24       	eor	r15, r15
    1792:	87 01       	movw	r16, r14
    1794:	ef ef       	ldi	r30, 0xFF	; 255
    1796:	f0 e0       	ldi	r31, 0x00	; 0
    1798:	6e 2f       	mov	r22, r30
    179a:	67 95       	ror	r22
    179c:	66 27       	eor	r22, r22
    179e:	67 95       	ror	r22
    17a0:	90 2f       	mov	r25, r16
    17a2:	9f 77       	andi	r25, 0x7F	; 127
    17a4:	d7 94       	ror	r13
    17a6:	dd 24       	eor	r13, r13
    17a8:	d7 94       	ror	r13
    17aa:	8e 2f       	mov	r24, r30
    17ac:	86 95       	lsr	r24
    17ae:	49 2f       	mov	r20, r25
    17b0:	46 2b       	or	r20, r22
    17b2:	58 2f       	mov	r21, r24
    17b4:	5d 29       	or	r21, r13
    17b6:	b7 01       	movw	r22, r14
    17b8:	ca 01       	movw	r24, r20
    17ba:	1f 91       	pop	r17
    17bc:	0f 91       	pop	r16
    17be:	ff 90       	pop	r15
    17c0:	ef 90       	pop	r14
    17c2:	df 90       	pop	r13
    17c4:	08 95       	ret

000017c6 <__unpack_f>:
    17c6:	fc 01       	movw	r30, r24
    17c8:	db 01       	movw	r26, r22
    17ca:	40 81       	ld	r20, Z
    17cc:	51 81       	ldd	r21, Z+1	; 0x01
    17ce:	22 81       	ldd	r18, Z+2	; 0x02
    17d0:	62 2f       	mov	r22, r18
    17d2:	6f 77       	andi	r22, 0x7F	; 127
    17d4:	70 e0       	ldi	r23, 0x00	; 0
    17d6:	22 1f       	adc	r18, r18
    17d8:	22 27       	eor	r18, r18
    17da:	22 1f       	adc	r18, r18
    17dc:	93 81       	ldd	r25, Z+3	; 0x03
    17de:	89 2f       	mov	r24, r25
    17e0:	88 0f       	add	r24, r24
    17e2:	82 2b       	or	r24, r18
    17e4:	28 2f       	mov	r18, r24
    17e6:	30 e0       	ldi	r19, 0x00	; 0
    17e8:	99 1f       	adc	r25, r25
    17ea:	99 27       	eor	r25, r25
    17ec:	99 1f       	adc	r25, r25
    17ee:	11 96       	adiw	r26, 0x01	; 1
    17f0:	9c 93       	st	X, r25
    17f2:	11 97       	sbiw	r26, 0x01	; 1
    17f4:	21 15       	cp	r18, r1
    17f6:	31 05       	cpc	r19, r1
    17f8:	a9 f5       	brne	.+106    	; 0x1864 <__unpack_f+0x9e>
    17fa:	41 15       	cp	r20, r1
    17fc:	51 05       	cpc	r21, r1
    17fe:	61 05       	cpc	r22, r1
    1800:	71 05       	cpc	r23, r1
    1802:	11 f4       	brne	.+4      	; 0x1808 <__unpack_f+0x42>
    1804:	82 e0       	ldi	r24, 0x02	; 2
    1806:	37 c0       	rjmp	.+110    	; 0x1876 <__unpack_f+0xb0>
    1808:	82 e8       	ldi	r24, 0x82	; 130
    180a:	9f ef       	ldi	r25, 0xFF	; 255
    180c:	13 96       	adiw	r26, 0x03	; 3
    180e:	9c 93       	st	X, r25
    1810:	8e 93       	st	-X, r24
    1812:	12 97       	sbiw	r26, 0x02	; 2
    1814:	9a 01       	movw	r18, r20
    1816:	ab 01       	movw	r20, r22
    1818:	67 e0       	ldi	r22, 0x07	; 7
    181a:	22 0f       	add	r18, r18
    181c:	33 1f       	adc	r19, r19
    181e:	44 1f       	adc	r20, r20
    1820:	55 1f       	adc	r21, r21
    1822:	6a 95       	dec	r22
    1824:	d1 f7       	brne	.-12     	; 0x181a <__unpack_f+0x54>
    1826:	83 e0       	ldi	r24, 0x03	; 3
    1828:	8c 93       	st	X, r24
    182a:	0d c0       	rjmp	.+26     	; 0x1846 <__unpack_f+0x80>
    182c:	22 0f       	add	r18, r18
    182e:	33 1f       	adc	r19, r19
    1830:	44 1f       	adc	r20, r20
    1832:	55 1f       	adc	r21, r21
    1834:	12 96       	adiw	r26, 0x02	; 2
    1836:	8d 91       	ld	r24, X+
    1838:	9c 91       	ld	r25, X
    183a:	13 97       	sbiw	r26, 0x03	; 3
    183c:	01 97       	sbiw	r24, 0x01	; 1
    183e:	13 96       	adiw	r26, 0x03	; 3
    1840:	9c 93       	st	X, r25
    1842:	8e 93       	st	-X, r24
    1844:	12 97       	sbiw	r26, 0x02	; 2
    1846:	20 30       	cpi	r18, 0x00	; 0
    1848:	80 e0       	ldi	r24, 0x00	; 0
    184a:	38 07       	cpc	r19, r24
    184c:	80 e0       	ldi	r24, 0x00	; 0
    184e:	48 07       	cpc	r20, r24
    1850:	80 e4       	ldi	r24, 0x40	; 64
    1852:	58 07       	cpc	r21, r24
    1854:	58 f3       	brcs	.-42     	; 0x182c <__unpack_f+0x66>
    1856:	14 96       	adiw	r26, 0x04	; 4
    1858:	2d 93       	st	X+, r18
    185a:	3d 93       	st	X+, r19
    185c:	4d 93       	st	X+, r20
    185e:	5c 93       	st	X, r21
    1860:	17 97       	sbiw	r26, 0x07	; 7
    1862:	08 95       	ret
    1864:	2f 3f       	cpi	r18, 0xFF	; 255
    1866:	31 05       	cpc	r19, r1
    1868:	79 f4       	brne	.+30     	; 0x1888 <__unpack_f+0xc2>
    186a:	41 15       	cp	r20, r1
    186c:	51 05       	cpc	r21, r1
    186e:	61 05       	cpc	r22, r1
    1870:	71 05       	cpc	r23, r1
    1872:	19 f4       	brne	.+6      	; 0x187a <__unpack_f+0xb4>
    1874:	84 e0       	ldi	r24, 0x04	; 4
    1876:	8c 93       	st	X, r24
    1878:	08 95       	ret
    187a:	64 ff       	sbrs	r22, 4
    187c:	03 c0       	rjmp	.+6      	; 0x1884 <__unpack_f+0xbe>
    187e:	81 e0       	ldi	r24, 0x01	; 1
    1880:	8c 93       	st	X, r24
    1882:	12 c0       	rjmp	.+36     	; 0x18a8 <__unpack_f+0xe2>
    1884:	1c 92       	st	X, r1
    1886:	10 c0       	rjmp	.+32     	; 0x18a8 <__unpack_f+0xe2>
    1888:	2f 57       	subi	r18, 0x7F	; 127
    188a:	30 40       	sbci	r19, 0x00	; 0
    188c:	13 96       	adiw	r26, 0x03	; 3
    188e:	3c 93       	st	X, r19
    1890:	2e 93       	st	-X, r18
    1892:	12 97       	sbiw	r26, 0x02	; 2
    1894:	83 e0       	ldi	r24, 0x03	; 3
    1896:	8c 93       	st	X, r24
    1898:	87 e0       	ldi	r24, 0x07	; 7
    189a:	44 0f       	add	r20, r20
    189c:	55 1f       	adc	r21, r21
    189e:	66 1f       	adc	r22, r22
    18a0:	77 1f       	adc	r23, r23
    18a2:	8a 95       	dec	r24
    18a4:	d1 f7       	brne	.-12     	; 0x189a <__unpack_f+0xd4>
    18a6:	70 64       	ori	r23, 0x40	; 64
    18a8:	14 96       	adiw	r26, 0x04	; 4
    18aa:	4d 93       	st	X+, r20
    18ac:	5d 93       	st	X+, r21
    18ae:	6d 93       	st	X+, r22
    18b0:	7c 93       	st	X, r23
    18b2:	17 97       	sbiw	r26, 0x07	; 7
    18b4:	08 95       	ret

000018b6 <__udivmodhi4>:
    18b6:	aa 1b       	sub	r26, r26
    18b8:	bb 1b       	sub	r27, r27
    18ba:	51 e1       	ldi	r21, 0x11	; 17
    18bc:	07 c0       	rjmp	.+14     	; 0x18cc <__udivmodhi4_ep>

000018be <__udivmodhi4_loop>:
    18be:	aa 1f       	adc	r26, r26
    18c0:	bb 1f       	adc	r27, r27
    18c2:	a6 17       	cp	r26, r22
    18c4:	b7 07       	cpc	r27, r23
    18c6:	10 f0       	brcs	.+4      	; 0x18cc <__udivmodhi4_ep>
    18c8:	a6 1b       	sub	r26, r22
    18ca:	b7 0b       	sbc	r27, r23

000018cc <__udivmodhi4_ep>:
    18cc:	88 1f       	adc	r24, r24
    18ce:	99 1f       	adc	r25, r25
    18d0:	5a 95       	dec	r21
    18d2:	a9 f7       	brne	.-22     	; 0x18be <__udivmodhi4_loop>
    18d4:	80 95       	com	r24
    18d6:	90 95       	com	r25
    18d8:	bc 01       	movw	r22, r24
    18da:	cd 01       	movw	r24, r26
    18dc:	08 95       	ret

000018de <__divmodhi4>:
    18de:	97 fb       	bst	r25, 7
    18e0:	09 2e       	mov	r0, r25
    18e2:	07 26       	eor	r0, r23
    18e4:	0a d0       	rcall	.+20     	; 0x18fa <__divmodhi4_neg1>
    18e6:	77 fd       	sbrc	r23, 7
    18e8:	04 d0       	rcall	.+8      	; 0x18f2 <__divmodhi4_neg2>
    18ea:	e5 df       	rcall	.-54     	; 0x18b6 <__udivmodhi4>
    18ec:	06 d0       	rcall	.+12     	; 0x18fa <__divmodhi4_neg1>
    18ee:	00 20       	and	r0, r0
    18f0:	1a f4       	brpl	.+6      	; 0x18f8 <__divmodhi4_exit>

000018f2 <__divmodhi4_neg2>:
    18f2:	70 95       	com	r23
    18f4:	61 95       	neg	r22
    18f6:	7f 4f       	sbci	r23, 0xFF	; 255

000018f8 <__divmodhi4_exit>:
    18f8:	08 95       	ret

000018fa <__divmodhi4_neg1>:
    18fa:	f6 f7       	brtc	.-4      	; 0x18f8 <__divmodhi4_exit>
    18fc:	90 95       	com	r25
    18fe:	81 95       	neg	r24
    1900:	9f 4f       	sbci	r25, 0xFF	; 255
    1902:	08 95       	ret

00001904 <__prologue_saves__>:
    1904:	2f 92       	push	r2
    1906:	3f 92       	push	r3
    1908:	4f 92       	push	r4
    190a:	5f 92       	push	r5
    190c:	6f 92       	push	r6
    190e:	7f 92       	push	r7
    1910:	8f 92       	push	r8
    1912:	9f 92       	push	r9
    1914:	af 92       	push	r10
    1916:	bf 92       	push	r11
    1918:	cf 92       	push	r12
    191a:	df 92       	push	r13
    191c:	ef 92       	push	r14
    191e:	ff 92       	push	r15
    1920:	0f 93       	push	r16
    1922:	1f 93       	push	r17
    1924:	cf 93       	push	r28
    1926:	df 93       	push	r29
    1928:	cd b7       	in	r28, 0x3d	; 61
    192a:	de b7       	in	r29, 0x3e	; 62
    192c:	ca 1b       	sub	r28, r26
    192e:	db 0b       	sbc	r29, r27
    1930:	0f b6       	in	r0, 0x3f	; 63
    1932:	f8 94       	cli
    1934:	de bf       	out	0x3e, r29	; 62
    1936:	0f be       	out	0x3f, r0	; 63
    1938:	cd bf       	out	0x3d, r28	; 61
    193a:	09 94       	ijmp

0000193c <__epilogue_restores__>:
    193c:	2a 88       	ldd	r2, Y+18	; 0x12
    193e:	39 88       	ldd	r3, Y+17	; 0x11
    1940:	48 88       	ldd	r4, Y+16	; 0x10
    1942:	5f 84       	ldd	r5, Y+15	; 0x0f
    1944:	6e 84       	ldd	r6, Y+14	; 0x0e
    1946:	7d 84       	ldd	r7, Y+13	; 0x0d
    1948:	8c 84       	ldd	r8, Y+12	; 0x0c
    194a:	9b 84       	ldd	r9, Y+11	; 0x0b
    194c:	aa 84       	ldd	r10, Y+10	; 0x0a
    194e:	b9 84       	ldd	r11, Y+9	; 0x09
    1950:	c8 84       	ldd	r12, Y+8	; 0x08
    1952:	df 80       	ldd	r13, Y+7	; 0x07
    1954:	ee 80       	ldd	r14, Y+6	; 0x06
    1956:	fd 80       	ldd	r15, Y+5	; 0x05
    1958:	0c 81       	ldd	r16, Y+4	; 0x04
    195a:	1b 81       	ldd	r17, Y+3	; 0x03
    195c:	aa 81       	ldd	r26, Y+2	; 0x02
    195e:	b9 81       	ldd	r27, Y+1	; 0x01
    1960:	ce 0f       	add	r28, r30
    1962:	d1 1d       	adc	r29, r1
    1964:	0f b6       	in	r0, 0x3f	; 63
    1966:	f8 94       	cli
    1968:	de bf       	out	0x3e, r29	; 62
    196a:	0f be       	out	0x3f, r0	; 63
    196c:	cd bf       	out	0x3d, r28	; 61
    196e:	ed 01       	movw	r28, r26
    1970:	08 95       	ret

00001972 <strcmp>:
    1972:	fb 01       	movw	r30, r22
    1974:	dc 01       	movw	r26, r24
    1976:	8d 91       	ld	r24, X+
    1978:	01 90       	ld	r0, Z+
    197a:	80 19       	sub	r24, r0
    197c:	01 10       	cpse	r0, r1
    197e:	d9 f3       	breq	.-10     	; 0x1976 <strcmp+0x4>
    1980:	99 0b       	sbc	r25, r25
    1982:	08 95       	ret

00001984 <fputc>:
    1984:	0f 93       	push	r16
    1986:	1f 93       	push	r17
    1988:	cf 93       	push	r28
    198a:	df 93       	push	r29
    198c:	8c 01       	movw	r16, r24
    198e:	eb 01       	movw	r28, r22
    1990:	8b 81       	ldd	r24, Y+3	; 0x03
    1992:	81 ff       	sbrs	r24, 1
    1994:	1b c0       	rjmp	.+54     	; 0x19cc <fputc+0x48>
    1996:	82 ff       	sbrs	r24, 2
    1998:	0d c0       	rjmp	.+26     	; 0x19b4 <fputc+0x30>
    199a:	2e 81       	ldd	r18, Y+6	; 0x06
    199c:	3f 81       	ldd	r19, Y+7	; 0x07
    199e:	8c 81       	ldd	r24, Y+4	; 0x04
    19a0:	9d 81       	ldd	r25, Y+5	; 0x05
    19a2:	28 17       	cp	r18, r24
    19a4:	39 07       	cpc	r19, r25
    19a6:	64 f4       	brge	.+24     	; 0x19c0 <fputc+0x3c>
    19a8:	e8 81       	ld	r30, Y
    19aa:	f9 81       	ldd	r31, Y+1	; 0x01
    19ac:	01 93       	st	Z+, r16
    19ae:	f9 83       	std	Y+1, r31	; 0x01
    19b0:	e8 83       	st	Y, r30
    19b2:	06 c0       	rjmp	.+12     	; 0x19c0 <fputc+0x3c>
    19b4:	e8 85       	ldd	r30, Y+8	; 0x08
    19b6:	f9 85       	ldd	r31, Y+9	; 0x09
    19b8:	80 2f       	mov	r24, r16
    19ba:	09 95       	icall
    19bc:	89 2b       	or	r24, r25
    19be:	31 f4       	brne	.+12     	; 0x19cc <fputc+0x48>
    19c0:	8e 81       	ldd	r24, Y+6	; 0x06
    19c2:	9f 81       	ldd	r25, Y+7	; 0x07
    19c4:	01 96       	adiw	r24, 0x01	; 1
    19c6:	9f 83       	std	Y+7, r25	; 0x07
    19c8:	8e 83       	std	Y+6, r24	; 0x06
    19ca:	02 c0       	rjmp	.+4      	; 0x19d0 <fputc+0x4c>
    19cc:	0f ef       	ldi	r16, 0xFF	; 255
    19ce:	1f ef       	ldi	r17, 0xFF	; 255
    19d0:	c8 01       	movw	r24, r16
    19d2:	df 91       	pop	r29
    19d4:	cf 91       	pop	r28
    19d6:	1f 91       	pop	r17
    19d8:	0f 91       	pop	r16
    19da:	08 95       	ret

000019dc <fputs>:
    19dc:	ef 92       	push	r14
    19de:	ff 92       	push	r15
    19e0:	0f 93       	push	r16
    19e2:	1f 93       	push	r17
    19e4:	cf 93       	push	r28
    19e6:	df 93       	push	r29
    19e8:	7c 01       	movw	r14, r24
    19ea:	8b 01       	movw	r16, r22
    19ec:	db 01       	movw	r26, r22
    19ee:	13 96       	adiw	r26, 0x03	; 3
    19f0:	8c 91       	ld	r24, X
    19f2:	81 fd       	sbrc	r24, 1
    19f4:	03 c0       	rjmp	.+6      	; 0x19fc <fputs+0x20>
    19f6:	cf ef       	ldi	r28, 0xFF	; 255
    19f8:	df ef       	ldi	r29, 0xFF	; 255
    19fa:	13 c0       	rjmp	.+38     	; 0x1a22 <fputs+0x46>
    19fc:	c0 e0       	ldi	r28, 0x00	; 0
    19fe:	d0 e0       	ldi	r29, 0x00	; 0
    1a00:	0b c0       	rjmp	.+22     	; 0x1a18 <fputs+0x3c>
    1a02:	d8 01       	movw	r26, r16
    1a04:	18 96       	adiw	r26, 0x08	; 8
    1a06:	ed 91       	ld	r30, X+
    1a08:	fc 91       	ld	r31, X
    1a0a:	19 97       	sbiw	r26, 0x09	; 9
    1a0c:	b8 01       	movw	r22, r16
    1a0e:	09 95       	icall
    1a10:	89 2b       	or	r24, r25
    1a12:	11 f0       	breq	.+4      	; 0x1a18 <fputs+0x3c>
    1a14:	cf ef       	ldi	r28, 0xFF	; 255
    1a16:	df ef       	ldi	r29, 0xFF	; 255
    1a18:	f7 01       	movw	r30, r14
    1a1a:	81 91       	ld	r24, Z+
    1a1c:	7f 01       	movw	r14, r30
    1a1e:	88 23       	and	r24, r24
    1a20:	81 f7       	brne	.-32     	; 0x1a02 <fputs+0x26>
    1a22:	ce 01       	movw	r24, r28
    1a24:	df 91       	pop	r29
    1a26:	cf 91       	pop	r28
    1a28:	1f 91       	pop	r17
    1a2a:	0f 91       	pop	r16
    1a2c:	ff 90       	pop	r15
    1a2e:	ef 90       	pop	r14
    1a30:	08 95       	ret

00001a32 <fscanf>:
    1a32:	df 93       	push	r29
    1a34:	cf 93       	push	r28
    1a36:	cd b7       	in	r28, 0x3d	; 61
    1a38:	de b7       	in	r29, 0x3e	; 62
    1a3a:	9e 01       	movw	r18, r28
    1a3c:	27 5f       	subi	r18, 0xF7	; 247
    1a3e:	3f 4f       	sbci	r19, 0xFF	; 255
    1a40:	8d 81       	ldd	r24, Y+5	; 0x05
    1a42:	9e 81       	ldd	r25, Y+6	; 0x06
    1a44:	6f 81       	ldd	r22, Y+7	; 0x07
    1a46:	78 85       	ldd	r23, Y+8	; 0x08
    1a48:	a9 01       	movw	r20, r18
    1a4a:	0e 94 10 11 	call	0x2220	; 0x2220 <vfscanf>
    1a4e:	cf 91       	pop	r28
    1a50:	df 91       	pop	r29
    1a52:	08 95       	ret

00001a54 <sprintf>:
    1a54:	0f 93       	push	r16
    1a56:	1f 93       	push	r17
    1a58:	df 93       	push	r29
    1a5a:	cf 93       	push	r28
    1a5c:	cd b7       	in	r28, 0x3d	; 61
    1a5e:	de b7       	in	r29, 0x3e	; 62
    1a60:	2e 97       	sbiw	r28, 0x0e	; 14
    1a62:	0f b6       	in	r0, 0x3f	; 63
    1a64:	f8 94       	cli
    1a66:	de bf       	out	0x3e, r29	; 62
    1a68:	0f be       	out	0x3f, r0	; 63
    1a6a:	cd bf       	out	0x3d, r28	; 61
    1a6c:	0d 89       	ldd	r16, Y+21	; 0x15
    1a6e:	1e 89       	ldd	r17, Y+22	; 0x16
    1a70:	86 e0       	ldi	r24, 0x06	; 6
    1a72:	8c 83       	std	Y+4, r24	; 0x04
    1a74:	1a 83       	std	Y+2, r17	; 0x02
    1a76:	09 83       	std	Y+1, r16	; 0x01
    1a78:	8f ef       	ldi	r24, 0xFF	; 255
    1a7a:	9f e7       	ldi	r25, 0x7F	; 127
    1a7c:	9e 83       	std	Y+6, r25	; 0x06
    1a7e:	8d 83       	std	Y+5, r24	; 0x05
    1a80:	9e 01       	movw	r18, r28
    1a82:	27 5e       	subi	r18, 0xE7	; 231
    1a84:	3f 4f       	sbci	r19, 0xFF	; 255
    1a86:	ce 01       	movw	r24, r28
    1a88:	01 96       	adiw	r24, 0x01	; 1
    1a8a:	6f 89       	ldd	r22, Y+23	; 0x17
    1a8c:	78 8d       	ldd	r23, Y+24	; 0x18
    1a8e:	a9 01       	movw	r20, r18
    1a90:	0e 94 5b 0d 	call	0x1ab6	; 0x1ab6 <vfprintf>
    1a94:	2f 81       	ldd	r18, Y+7	; 0x07
    1a96:	38 85       	ldd	r19, Y+8	; 0x08
    1a98:	02 0f       	add	r16, r18
    1a9a:	13 1f       	adc	r17, r19
    1a9c:	f8 01       	movw	r30, r16
    1a9e:	10 82       	st	Z, r1
    1aa0:	2e 96       	adiw	r28, 0x0e	; 14
    1aa2:	0f b6       	in	r0, 0x3f	; 63
    1aa4:	f8 94       	cli
    1aa6:	de bf       	out	0x3e, r29	; 62
    1aa8:	0f be       	out	0x3f, r0	; 63
    1aaa:	cd bf       	out	0x3d, r28	; 61
    1aac:	cf 91       	pop	r28
    1aae:	df 91       	pop	r29
    1ab0:	1f 91       	pop	r17
    1ab2:	0f 91       	pop	r16
    1ab4:	08 95       	ret

00001ab6 <vfprintf>:
    1ab6:	2f 92       	push	r2
    1ab8:	3f 92       	push	r3
    1aba:	4f 92       	push	r4
    1abc:	5f 92       	push	r5
    1abe:	6f 92       	push	r6
    1ac0:	7f 92       	push	r7
    1ac2:	8f 92       	push	r8
    1ac4:	9f 92       	push	r9
    1ac6:	af 92       	push	r10
    1ac8:	bf 92       	push	r11
    1aca:	cf 92       	push	r12
    1acc:	df 92       	push	r13
    1ace:	ef 92       	push	r14
    1ad0:	ff 92       	push	r15
    1ad2:	0f 93       	push	r16
    1ad4:	1f 93       	push	r17
    1ad6:	df 93       	push	r29
    1ad8:	cf 93       	push	r28
    1ada:	cd b7       	in	r28, 0x3d	; 61
    1adc:	de b7       	in	r29, 0x3e	; 62
    1ade:	2b 97       	sbiw	r28, 0x0b	; 11
    1ae0:	0f b6       	in	r0, 0x3f	; 63
    1ae2:	f8 94       	cli
    1ae4:	de bf       	out	0x3e, r29	; 62
    1ae6:	0f be       	out	0x3f, r0	; 63
    1ae8:	cd bf       	out	0x3d, r28	; 61
    1aea:	3c 01       	movw	r6, r24
    1aec:	2b 01       	movw	r4, r22
    1aee:	5a 01       	movw	r10, r20
    1af0:	fc 01       	movw	r30, r24
    1af2:	17 82       	std	Z+7, r1	; 0x07
    1af4:	16 82       	std	Z+6, r1	; 0x06
    1af6:	83 81       	ldd	r24, Z+3	; 0x03
    1af8:	81 fd       	sbrc	r24, 1
    1afa:	03 c0       	rjmp	.+6      	; 0x1b02 <vfprintf+0x4c>
    1afc:	6f ef       	ldi	r22, 0xFF	; 255
    1afe:	7f ef       	ldi	r23, 0xFF	; 255
    1b00:	c6 c1       	rjmp	.+908    	; 0x1e8e <vfprintf+0x3d8>
    1b02:	9a e0       	ldi	r25, 0x0A	; 10
    1b04:	89 2e       	mov	r8, r25
    1b06:	1e 01       	movw	r2, r28
    1b08:	08 94       	sec
    1b0a:	21 1c       	adc	r2, r1
    1b0c:	31 1c       	adc	r3, r1
    1b0e:	f3 01       	movw	r30, r6
    1b10:	23 81       	ldd	r18, Z+3	; 0x03
    1b12:	f2 01       	movw	r30, r4
    1b14:	23 fd       	sbrc	r18, 3
    1b16:	85 91       	lpm	r24, Z+
    1b18:	23 ff       	sbrs	r18, 3
    1b1a:	81 91       	ld	r24, Z+
    1b1c:	2f 01       	movw	r4, r30
    1b1e:	88 23       	and	r24, r24
    1b20:	09 f4       	brne	.+2      	; 0x1b24 <vfprintf+0x6e>
    1b22:	b2 c1       	rjmp	.+868    	; 0x1e88 <vfprintf+0x3d2>
    1b24:	85 32       	cpi	r24, 0x25	; 37
    1b26:	39 f4       	brne	.+14     	; 0x1b36 <vfprintf+0x80>
    1b28:	23 fd       	sbrc	r18, 3
    1b2a:	85 91       	lpm	r24, Z+
    1b2c:	23 ff       	sbrs	r18, 3
    1b2e:	81 91       	ld	r24, Z+
    1b30:	2f 01       	movw	r4, r30
    1b32:	85 32       	cpi	r24, 0x25	; 37
    1b34:	29 f4       	brne	.+10     	; 0x1b40 <vfprintf+0x8a>
    1b36:	90 e0       	ldi	r25, 0x00	; 0
    1b38:	b3 01       	movw	r22, r6
    1b3a:	0e 94 c2 0c 	call	0x1984	; 0x1984 <fputc>
    1b3e:	e7 cf       	rjmp	.-50     	; 0x1b0e <vfprintf+0x58>
    1b40:	98 2f       	mov	r25, r24
    1b42:	ff 24       	eor	r15, r15
    1b44:	ee 24       	eor	r14, r14
    1b46:	99 24       	eor	r9, r9
    1b48:	ff e1       	ldi	r31, 0x1F	; 31
    1b4a:	ff 15       	cp	r31, r15
    1b4c:	d0 f0       	brcs	.+52     	; 0x1b82 <vfprintf+0xcc>
    1b4e:	9b 32       	cpi	r25, 0x2B	; 43
    1b50:	69 f0       	breq	.+26     	; 0x1b6c <vfprintf+0xb6>
    1b52:	9c 32       	cpi	r25, 0x2C	; 44
    1b54:	28 f4       	brcc	.+10     	; 0x1b60 <vfprintf+0xaa>
    1b56:	90 32       	cpi	r25, 0x20	; 32
    1b58:	59 f0       	breq	.+22     	; 0x1b70 <vfprintf+0xba>
    1b5a:	93 32       	cpi	r25, 0x23	; 35
    1b5c:	91 f4       	brne	.+36     	; 0x1b82 <vfprintf+0xcc>
    1b5e:	0e c0       	rjmp	.+28     	; 0x1b7c <vfprintf+0xc6>
    1b60:	9d 32       	cpi	r25, 0x2D	; 45
    1b62:	49 f0       	breq	.+18     	; 0x1b76 <vfprintf+0xc0>
    1b64:	90 33       	cpi	r25, 0x30	; 48
    1b66:	69 f4       	brne	.+26     	; 0x1b82 <vfprintf+0xcc>
    1b68:	41 e0       	ldi	r20, 0x01	; 1
    1b6a:	24 c0       	rjmp	.+72     	; 0x1bb4 <vfprintf+0xfe>
    1b6c:	52 e0       	ldi	r21, 0x02	; 2
    1b6e:	f5 2a       	or	r15, r21
    1b70:	84 e0       	ldi	r24, 0x04	; 4
    1b72:	f8 2a       	or	r15, r24
    1b74:	28 c0       	rjmp	.+80     	; 0x1bc6 <vfprintf+0x110>
    1b76:	98 e0       	ldi	r25, 0x08	; 8
    1b78:	f9 2a       	or	r15, r25
    1b7a:	25 c0       	rjmp	.+74     	; 0x1bc6 <vfprintf+0x110>
    1b7c:	e0 e1       	ldi	r30, 0x10	; 16
    1b7e:	fe 2a       	or	r15, r30
    1b80:	22 c0       	rjmp	.+68     	; 0x1bc6 <vfprintf+0x110>
    1b82:	f7 fc       	sbrc	r15, 7
    1b84:	29 c0       	rjmp	.+82     	; 0x1bd8 <vfprintf+0x122>
    1b86:	89 2f       	mov	r24, r25
    1b88:	80 53       	subi	r24, 0x30	; 48
    1b8a:	8a 30       	cpi	r24, 0x0A	; 10
    1b8c:	70 f4       	brcc	.+28     	; 0x1baa <vfprintf+0xf4>
    1b8e:	f6 fe       	sbrs	r15, 6
    1b90:	05 c0       	rjmp	.+10     	; 0x1b9c <vfprintf+0xe6>
    1b92:	98 9c       	mul	r9, r8
    1b94:	90 2c       	mov	r9, r0
    1b96:	11 24       	eor	r1, r1
    1b98:	98 0e       	add	r9, r24
    1b9a:	15 c0       	rjmp	.+42     	; 0x1bc6 <vfprintf+0x110>
    1b9c:	e8 9c       	mul	r14, r8
    1b9e:	e0 2c       	mov	r14, r0
    1ba0:	11 24       	eor	r1, r1
    1ba2:	e8 0e       	add	r14, r24
    1ba4:	f0 e2       	ldi	r31, 0x20	; 32
    1ba6:	ff 2a       	or	r15, r31
    1ba8:	0e c0       	rjmp	.+28     	; 0x1bc6 <vfprintf+0x110>
    1baa:	9e 32       	cpi	r25, 0x2E	; 46
    1bac:	29 f4       	brne	.+10     	; 0x1bb8 <vfprintf+0x102>
    1bae:	f6 fc       	sbrc	r15, 6
    1bb0:	6b c1       	rjmp	.+726    	; 0x1e88 <vfprintf+0x3d2>
    1bb2:	40 e4       	ldi	r20, 0x40	; 64
    1bb4:	f4 2a       	or	r15, r20
    1bb6:	07 c0       	rjmp	.+14     	; 0x1bc6 <vfprintf+0x110>
    1bb8:	9c 36       	cpi	r25, 0x6C	; 108
    1bba:	19 f4       	brne	.+6      	; 0x1bc2 <vfprintf+0x10c>
    1bbc:	50 e8       	ldi	r21, 0x80	; 128
    1bbe:	f5 2a       	or	r15, r21
    1bc0:	02 c0       	rjmp	.+4      	; 0x1bc6 <vfprintf+0x110>
    1bc2:	98 36       	cpi	r25, 0x68	; 104
    1bc4:	49 f4       	brne	.+18     	; 0x1bd8 <vfprintf+0x122>
    1bc6:	f2 01       	movw	r30, r4
    1bc8:	23 fd       	sbrc	r18, 3
    1bca:	95 91       	lpm	r25, Z+
    1bcc:	23 ff       	sbrs	r18, 3
    1bce:	91 91       	ld	r25, Z+
    1bd0:	2f 01       	movw	r4, r30
    1bd2:	99 23       	and	r25, r25
    1bd4:	09 f0       	breq	.+2      	; 0x1bd8 <vfprintf+0x122>
    1bd6:	b8 cf       	rjmp	.-144    	; 0x1b48 <vfprintf+0x92>
    1bd8:	89 2f       	mov	r24, r25
    1bda:	85 54       	subi	r24, 0x45	; 69
    1bdc:	83 30       	cpi	r24, 0x03	; 3
    1bde:	18 f0       	brcs	.+6      	; 0x1be6 <vfprintf+0x130>
    1be0:	80 52       	subi	r24, 0x20	; 32
    1be2:	83 30       	cpi	r24, 0x03	; 3
    1be4:	38 f4       	brcc	.+14     	; 0x1bf4 <vfprintf+0x13e>
    1be6:	44 e0       	ldi	r20, 0x04	; 4
    1be8:	50 e0       	ldi	r21, 0x00	; 0
    1bea:	a4 0e       	add	r10, r20
    1bec:	b5 1e       	adc	r11, r21
    1bee:	5f e3       	ldi	r21, 0x3F	; 63
    1bf0:	59 83       	std	Y+1, r21	; 0x01
    1bf2:	0f c0       	rjmp	.+30     	; 0x1c12 <vfprintf+0x15c>
    1bf4:	93 36       	cpi	r25, 0x63	; 99
    1bf6:	31 f0       	breq	.+12     	; 0x1c04 <vfprintf+0x14e>
    1bf8:	93 37       	cpi	r25, 0x73	; 115
    1bfa:	79 f0       	breq	.+30     	; 0x1c1a <vfprintf+0x164>
    1bfc:	93 35       	cpi	r25, 0x53	; 83
    1bfe:	09 f0       	breq	.+2      	; 0x1c02 <vfprintf+0x14c>
    1c00:	56 c0       	rjmp	.+172    	; 0x1cae <vfprintf+0x1f8>
    1c02:	20 c0       	rjmp	.+64     	; 0x1c44 <vfprintf+0x18e>
    1c04:	f5 01       	movw	r30, r10
    1c06:	80 81       	ld	r24, Z
    1c08:	89 83       	std	Y+1, r24	; 0x01
    1c0a:	42 e0       	ldi	r20, 0x02	; 2
    1c0c:	50 e0       	ldi	r21, 0x00	; 0
    1c0e:	a4 0e       	add	r10, r20
    1c10:	b5 1e       	adc	r11, r21
    1c12:	61 01       	movw	r12, r2
    1c14:	01 e0       	ldi	r16, 0x01	; 1
    1c16:	10 e0       	ldi	r17, 0x00	; 0
    1c18:	12 c0       	rjmp	.+36     	; 0x1c3e <vfprintf+0x188>
    1c1a:	f5 01       	movw	r30, r10
    1c1c:	c0 80       	ld	r12, Z
    1c1e:	d1 80       	ldd	r13, Z+1	; 0x01
    1c20:	f6 fc       	sbrc	r15, 6
    1c22:	03 c0       	rjmp	.+6      	; 0x1c2a <vfprintf+0x174>
    1c24:	6f ef       	ldi	r22, 0xFF	; 255
    1c26:	7f ef       	ldi	r23, 0xFF	; 255
    1c28:	02 c0       	rjmp	.+4      	; 0x1c2e <vfprintf+0x178>
    1c2a:	69 2d       	mov	r22, r9
    1c2c:	70 e0       	ldi	r23, 0x00	; 0
    1c2e:	42 e0       	ldi	r20, 0x02	; 2
    1c30:	50 e0       	ldi	r21, 0x00	; 0
    1c32:	a4 0e       	add	r10, r20
    1c34:	b5 1e       	adc	r11, r21
    1c36:	c6 01       	movw	r24, r12
    1c38:	0e 94 51 12 	call	0x24a2	; 0x24a2 <strnlen>
    1c3c:	8c 01       	movw	r16, r24
    1c3e:	5f e7       	ldi	r21, 0x7F	; 127
    1c40:	f5 22       	and	r15, r21
    1c42:	14 c0       	rjmp	.+40     	; 0x1c6c <vfprintf+0x1b6>
    1c44:	f5 01       	movw	r30, r10
    1c46:	c0 80       	ld	r12, Z
    1c48:	d1 80       	ldd	r13, Z+1	; 0x01
    1c4a:	f6 fc       	sbrc	r15, 6
    1c4c:	03 c0       	rjmp	.+6      	; 0x1c54 <vfprintf+0x19e>
    1c4e:	6f ef       	ldi	r22, 0xFF	; 255
    1c50:	7f ef       	ldi	r23, 0xFF	; 255
    1c52:	02 c0       	rjmp	.+4      	; 0x1c58 <vfprintf+0x1a2>
    1c54:	69 2d       	mov	r22, r9
    1c56:	70 e0       	ldi	r23, 0x00	; 0
    1c58:	42 e0       	ldi	r20, 0x02	; 2
    1c5a:	50 e0       	ldi	r21, 0x00	; 0
    1c5c:	a4 0e       	add	r10, r20
    1c5e:	b5 1e       	adc	r11, r21
    1c60:	c6 01       	movw	r24, r12
    1c62:	0e 94 46 12 	call	0x248c	; 0x248c <strnlen_P>
    1c66:	8c 01       	movw	r16, r24
    1c68:	50 e8       	ldi	r21, 0x80	; 128
    1c6a:	f5 2a       	or	r15, r21
    1c6c:	f3 fe       	sbrs	r15, 3
    1c6e:	07 c0       	rjmp	.+14     	; 0x1c7e <vfprintf+0x1c8>
    1c70:	1a c0       	rjmp	.+52     	; 0x1ca6 <vfprintf+0x1f0>
    1c72:	80 e2       	ldi	r24, 0x20	; 32
    1c74:	90 e0       	ldi	r25, 0x00	; 0
    1c76:	b3 01       	movw	r22, r6
    1c78:	0e 94 c2 0c 	call	0x1984	; 0x1984 <fputc>
    1c7c:	ea 94       	dec	r14
    1c7e:	8e 2d       	mov	r24, r14
    1c80:	90 e0       	ldi	r25, 0x00	; 0
    1c82:	08 17       	cp	r16, r24
    1c84:	19 07       	cpc	r17, r25
    1c86:	a8 f3       	brcs	.-22     	; 0x1c72 <vfprintf+0x1bc>
    1c88:	0e c0       	rjmp	.+28     	; 0x1ca6 <vfprintf+0x1f0>
    1c8a:	f6 01       	movw	r30, r12
    1c8c:	f7 fc       	sbrc	r15, 7
    1c8e:	85 91       	lpm	r24, Z+
    1c90:	f7 fe       	sbrs	r15, 7
    1c92:	81 91       	ld	r24, Z+
    1c94:	6f 01       	movw	r12, r30
    1c96:	90 e0       	ldi	r25, 0x00	; 0
    1c98:	b3 01       	movw	r22, r6
    1c9a:	0e 94 c2 0c 	call	0x1984	; 0x1984 <fputc>
    1c9e:	e1 10       	cpse	r14, r1
    1ca0:	ea 94       	dec	r14
    1ca2:	01 50       	subi	r16, 0x01	; 1
    1ca4:	10 40       	sbci	r17, 0x00	; 0
    1ca6:	01 15       	cp	r16, r1
    1ca8:	11 05       	cpc	r17, r1
    1caa:	79 f7       	brne	.-34     	; 0x1c8a <vfprintf+0x1d4>
    1cac:	ea c0       	rjmp	.+468    	; 0x1e82 <vfprintf+0x3cc>
    1cae:	94 36       	cpi	r25, 0x64	; 100
    1cb0:	11 f0       	breq	.+4      	; 0x1cb6 <vfprintf+0x200>
    1cb2:	99 36       	cpi	r25, 0x69	; 105
    1cb4:	69 f5       	brne	.+90     	; 0x1d10 <vfprintf+0x25a>
    1cb6:	f7 fe       	sbrs	r15, 7
    1cb8:	08 c0       	rjmp	.+16     	; 0x1cca <vfprintf+0x214>
    1cba:	f5 01       	movw	r30, r10
    1cbc:	20 81       	ld	r18, Z
    1cbe:	31 81       	ldd	r19, Z+1	; 0x01
    1cc0:	42 81       	ldd	r20, Z+2	; 0x02
    1cc2:	53 81       	ldd	r21, Z+3	; 0x03
    1cc4:	84 e0       	ldi	r24, 0x04	; 4
    1cc6:	90 e0       	ldi	r25, 0x00	; 0
    1cc8:	0a c0       	rjmp	.+20     	; 0x1cde <vfprintf+0x228>
    1cca:	f5 01       	movw	r30, r10
    1ccc:	80 81       	ld	r24, Z
    1cce:	91 81       	ldd	r25, Z+1	; 0x01
    1cd0:	9c 01       	movw	r18, r24
    1cd2:	44 27       	eor	r20, r20
    1cd4:	37 fd       	sbrc	r19, 7
    1cd6:	40 95       	com	r20
    1cd8:	54 2f       	mov	r21, r20
    1cda:	82 e0       	ldi	r24, 0x02	; 2
    1cdc:	90 e0       	ldi	r25, 0x00	; 0
    1cde:	a8 0e       	add	r10, r24
    1ce0:	b9 1e       	adc	r11, r25
    1ce2:	9f e6       	ldi	r25, 0x6F	; 111
    1ce4:	f9 22       	and	r15, r25
    1ce6:	57 ff       	sbrs	r21, 7
    1ce8:	09 c0       	rjmp	.+18     	; 0x1cfc <vfprintf+0x246>
    1cea:	50 95       	com	r21
    1cec:	40 95       	com	r20
    1cee:	30 95       	com	r19
    1cf0:	21 95       	neg	r18
    1cf2:	3f 4f       	sbci	r19, 0xFF	; 255
    1cf4:	4f 4f       	sbci	r20, 0xFF	; 255
    1cf6:	5f 4f       	sbci	r21, 0xFF	; 255
    1cf8:	e0 e8       	ldi	r30, 0x80	; 128
    1cfa:	fe 2a       	or	r15, r30
    1cfc:	ca 01       	movw	r24, r20
    1cfe:	b9 01       	movw	r22, r18
    1d00:	a1 01       	movw	r20, r2
    1d02:	2a e0       	ldi	r18, 0x0A	; 10
    1d04:	30 e0       	ldi	r19, 0x00	; 0
    1d06:	0e 94 b8 12 	call	0x2570	; 0x2570 <__ultoa_invert>
    1d0a:	d8 2e       	mov	r13, r24
    1d0c:	d2 18       	sub	r13, r2
    1d0e:	40 c0       	rjmp	.+128    	; 0x1d90 <vfprintf+0x2da>
    1d10:	95 37       	cpi	r25, 0x75	; 117
    1d12:	29 f4       	brne	.+10     	; 0x1d1e <vfprintf+0x268>
    1d14:	1f 2d       	mov	r17, r15
    1d16:	1f 7e       	andi	r17, 0xEF	; 239
    1d18:	2a e0       	ldi	r18, 0x0A	; 10
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	1d c0       	rjmp	.+58     	; 0x1d58 <vfprintf+0x2a2>
    1d1e:	1f 2d       	mov	r17, r15
    1d20:	19 7f       	andi	r17, 0xF9	; 249
    1d22:	9f 36       	cpi	r25, 0x6F	; 111
    1d24:	61 f0       	breq	.+24     	; 0x1d3e <vfprintf+0x288>
    1d26:	90 37       	cpi	r25, 0x70	; 112
    1d28:	20 f4       	brcc	.+8      	; 0x1d32 <vfprintf+0x27c>
    1d2a:	98 35       	cpi	r25, 0x58	; 88
    1d2c:	09 f0       	breq	.+2      	; 0x1d30 <vfprintf+0x27a>
    1d2e:	ac c0       	rjmp	.+344    	; 0x1e88 <vfprintf+0x3d2>
    1d30:	0f c0       	rjmp	.+30     	; 0x1d50 <vfprintf+0x29a>
    1d32:	90 37       	cpi	r25, 0x70	; 112
    1d34:	39 f0       	breq	.+14     	; 0x1d44 <vfprintf+0x28e>
    1d36:	98 37       	cpi	r25, 0x78	; 120
    1d38:	09 f0       	breq	.+2      	; 0x1d3c <vfprintf+0x286>
    1d3a:	a6 c0       	rjmp	.+332    	; 0x1e88 <vfprintf+0x3d2>
    1d3c:	04 c0       	rjmp	.+8      	; 0x1d46 <vfprintf+0x290>
    1d3e:	28 e0       	ldi	r18, 0x08	; 8
    1d40:	30 e0       	ldi	r19, 0x00	; 0
    1d42:	0a c0       	rjmp	.+20     	; 0x1d58 <vfprintf+0x2a2>
    1d44:	10 61       	ori	r17, 0x10	; 16
    1d46:	14 fd       	sbrc	r17, 4
    1d48:	14 60       	ori	r17, 0x04	; 4
    1d4a:	20 e1       	ldi	r18, 0x10	; 16
    1d4c:	30 e0       	ldi	r19, 0x00	; 0
    1d4e:	04 c0       	rjmp	.+8      	; 0x1d58 <vfprintf+0x2a2>
    1d50:	14 fd       	sbrc	r17, 4
    1d52:	16 60       	ori	r17, 0x06	; 6
    1d54:	20 e1       	ldi	r18, 0x10	; 16
    1d56:	32 e0       	ldi	r19, 0x02	; 2
    1d58:	17 ff       	sbrs	r17, 7
    1d5a:	08 c0       	rjmp	.+16     	; 0x1d6c <vfprintf+0x2b6>
    1d5c:	f5 01       	movw	r30, r10
    1d5e:	60 81       	ld	r22, Z
    1d60:	71 81       	ldd	r23, Z+1	; 0x01
    1d62:	82 81       	ldd	r24, Z+2	; 0x02
    1d64:	93 81       	ldd	r25, Z+3	; 0x03
    1d66:	44 e0       	ldi	r20, 0x04	; 4
    1d68:	50 e0       	ldi	r21, 0x00	; 0
    1d6a:	08 c0       	rjmp	.+16     	; 0x1d7c <vfprintf+0x2c6>
    1d6c:	f5 01       	movw	r30, r10
    1d6e:	80 81       	ld	r24, Z
    1d70:	91 81       	ldd	r25, Z+1	; 0x01
    1d72:	bc 01       	movw	r22, r24
    1d74:	80 e0       	ldi	r24, 0x00	; 0
    1d76:	90 e0       	ldi	r25, 0x00	; 0
    1d78:	42 e0       	ldi	r20, 0x02	; 2
    1d7a:	50 e0       	ldi	r21, 0x00	; 0
    1d7c:	a4 0e       	add	r10, r20
    1d7e:	b5 1e       	adc	r11, r21
    1d80:	a1 01       	movw	r20, r2
    1d82:	0e 94 b8 12 	call	0x2570	; 0x2570 <__ultoa_invert>
    1d86:	d8 2e       	mov	r13, r24
    1d88:	d2 18       	sub	r13, r2
    1d8a:	8f e7       	ldi	r24, 0x7F	; 127
    1d8c:	f8 2e       	mov	r15, r24
    1d8e:	f1 22       	and	r15, r17
    1d90:	f6 fe       	sbrs	r15, 6
    1d92:	0b c0       	rjmp	.+22     	; 0x1daa <vfprintf+0x2f4>
    1d94:	5e ef       	ldi	r21, 0xFE	; 254
    1d96:	f5 22       	and	r15, r21
    1d98:	d9 14       	cp	r13, r9
    1d9a:	38 f4       	brcc	.+14     	; 0x1daa <vfprintf+0x2f4>
    1d9c:	f4 fe       	sbrs	r15, 4
    1d9e:	07 c0       	rjmp	.+14     	; 0x1dae <vfprintf+0x2f8>
    1da0:	f2 fc       	sbrc	r15, 2
    1da2:	05 c0       	rjmp	.+10     	; 0x1dae <vfprintf+0x2f8>
    1da4:	8f ee       	ldi	r24, 0xEF	; 239
    1da6:	f8 22       	and	r15, r24
    1da8:	02 c0       	rjmp	.+4      	; 0x1dae <vfprintf+0x2f8>
    1daa:	1d 2d       	mov	r17, r13
    1dac:	01 c0       	rjmp	.+2      	; 0x1db0 <vfprintf+0x2fa>
    1dae:	19 2d       	mov	r17, r9
    1db0:	f4 fe       	sbrs	r15, 4
    1db2:	0d c0       	rjmp	.+26     	; 0x1dce <vfprintf+0x318>
    1db4:	fe 01       	movw	r30, r28
    1db6:	ed 0d       	add	r30, r13
    1db8:	f1 1d       	adc	r31, r1
    1dba:	80 81       	ld	r24, Z
    1dbc:	80 33       	cpi	r24, 0x30	; 48
    1dbe:	19 f4       	brne	.+6      	; 0x1dc6 <vfprintf+0x310>
    1dc0:	99 ee       	ldi	r25, 0xE9	; 233
    1dc2:	f9 22       	and	r15, r25
    1dc4:	08 c0       	rjmp	.+16     	; 0x1dd6 <vfprintf+0x320>
    1dc6:	1f 5f       	subi	r17, 0xFF	; 255
    1dc8:	f2 fe       	sbrs	r15, 2
    1dca:	05 c0       	rjmp	.+10     	; 0x1dd6 <vfprintf+0x320>
    1dcc:	03 c0       	rjmp	.+6      	; 0x1dd4 <vfprintf+0x31e>
    1dce:	8f 2d       	mov	r24, r15
    1dd0:	86 78       	andi	r24, 0x86	; 134
    1dd2:	09 f0       	breq	.+2      	; 0x1dd6 <vfprintf+0x320>
    1dd4:	1f 5f       	subi	r17, 0xFF	; 255
    1dd6:	0f 2d       	mov	r16, r15
    1dd8:	f3 fc       	sbrc	r15, 3
    1dda:	14 c0       	rjmp	.+40     	; 0x1e04 <vfprintf+0x34e>
    1ddc:	f0 fe       	sbrs	r15, 0
    1dde:	0f c0       	rjmp	.+30     	; 0x1dfe <vfprintf+0x348>
    1de0:	1e 15       	cp	r17, r14
    1de2:	10 f0       	brcs	.+4      	; 0x1de8 <vfprintf+0x332>
    1de4:	9d 2c       	mov	r9, r13
    1de6:	0b c0       	rjmp	.+22     	; 0x1dfe <vfprintf+0x348>
    1de8:	9d 2c       	mov	r9, r13
    1dea:	9e 0c       	add	r9, r14
    1dec:	91 1a       	sub	r9, r17
    1dee:	1e 2d       	mov	r17, r14
    1df0:	06 c0       	rjmp	.+12     	; 0x1dfe <vfprintf+0x348>
    1df2:	80 e2       	ldi	r24, 0x20	; 32
    1df4:	90 e0       	ldi	r25, 0x00	; 0
    1df6:	b3 01       	movw	r22, r6
    1df8:	0e 94 c2 0c 	call	0x1984	; 0x1984 <fputc>
    1dfc:	1f 5f       	subi	r17, 0xFF	; 255
    1dfe:	1e 15       	cp	r17, r14
    1e00:	c0 f3       	brcs	.-16     	; 0x1df2 <vfprintf+0x33c>
    1e02:	04 c0       	rjmp	.+8      	; 0x1e0c <vfprintf+0x356>
    1e04:	1e 15       	cp	r17, r14
    1e06:	10 f4       	brcc	.+4      	; 0x1e0c <vfprintf+0x356>
    1e08:	e1 1a       	sub	r14, r17
    1e0a:	01 c0       	rjmp	.+2      	; 0x1e0e <vfprintf+0x358>
    1e0c:	ee 24       	eor	r14, r14
    1e0e:	04 ff       	sbrs	r16, 4
    1e10:	0f c0       	rjmp	.+30     	; 0x1e30 <vfprintf+0x37a>
    1e12:	80 e3       	ldi	r24, 0x30	; 48
    1e14:	90 e0       	ldi	r25, 0x00	; 0
    1e16:	b3 01       	movw	r22, r6
    1e18:	0e 94 c2 0c 	call	0x1984	; 0x1984 <fputc>
    1e1c:	02 ff       	sbrs	r16, 2
    1e1e:	1d c0       	rjmp	.+58     	; 0x1e5a <vfprintf+0x3a4>
    1e20:	01 fd       	sbrc	r16, 1
    1e22:	03 c0       	rjmp	.+6      	; 0x1e2a <vfprintf+0x374>
    1e24:	88 e7       	ldi	r24, 0x78	; 120
    1e26:	90 e0       	ldi	r25, 0x00	; 0
    1e28:	0e c0       	rjmp	.+28     	; 0x1e46 <vfprintf+0x390>
    1e2a:	88 e5       	ldi	r24, 0x58	; 88
    1e2c:	90 e0       	ldi	r25, 0x00	; 0
    1e2e:	0b c0       	rjmp	.+22     	; 0x1e46 <vfprintf+0x390>
    1e30:	80 2f       	mov	r24, r16
    1e32:	86 78       	andi	r24, 0x86	; 134
    1e34:	91 f0       	breq	.+36     	; 0x1e5a <vfprintf+0x3a4>
    1e36:	01 ff       	sbrs	r16, 1
    1e38:	02 c0       	rjmp	.+4      	; 0x1e3e <vfprintf+0x388>
    1e3a:	8b e2       	ldi	r24, 0x2B	; 43
    1e3c:	01 c0       	rjmp	.+2      	; 0x1e40 <vfprintf+0x38a>
    1e3e:	80 e2       	ldi	r24, 0x20	; 32
    1e40:	f7 fc       	sbrc	r15, 7
    1e42:	8d e2       	ldi	r24, 0x2D	; 45
    1e44:	90 e0       	ldi	r25, 0x00	; 0
    1e46:	b3 01       	movw	r22, r6
    1e48:	0e 94 c2 0c 	call	0x1984	; 0x1984 <fputc>
    1e4c:	06 c0       	rjmp	.+12     	; 0x1e5a <vfprintf+0x3a4>
    1e4e:	80 e3       	ldi	r24, 0x30	; 48
    1e50:	90 e0       	ldi	r25, 0x00	; 0
    1e52:	b3 01       	movw	r22, r6
    1e54:	0e 94 c2 0c 	call	0x1984	; 0x1984 <fputc>
    1e58:	9a 94       	dec	r9
    1e5a:	d9 14       	cp	r13, r9
    1e5c:	c0 f3       	brcs	.-16     	; 0x1e4e <vfprintf+0x398>
    1e5e:	da 94       	dec	r13
    1e60:	f1 01       	movw	r30, r2
    1e62:	ed 0d       	add	r30, r13
    1e64:	f1 1d       	adc	r31, r1
    1e66:	80 81       	ld	r24, Z
    1e68:	90 e0       	ldi	r25, 0x00	; 0
    1e6a:	b3 01       	movw	r22, r6
    1e6c:	0e 94 c2 0c 	call	0x1984	; 0x1984 <fputc>
    1e70:	dd 20       	and	r13, r13
    1e72:	a9 f7       	brne	.-22     	; 0x1e5e <vfprintf+0x3a8>
    1e74:	06 c0       	rjmp	.+12     	; 0x1e82 <vfprintf+0x3cc>
    1e76:	80 e2       	ldi	r24, 0x20	; 32
    1e78:	90 e0       	ldi	r25, 0x00	; 0
    1e7a:	b3 01       	movw	r22, r6
    1e7c:	0e 94 c2 0c 	call	0x1984	; 0x1984 <fputc>
    1e80:	ea 94       	dec	r14
    1e82:	ee 20       	and	r14, r14
    1e84:	c1 f7       	brne	.-16     	; 0x1e76 <vfprintf+0x3c0>
    1e86:	43 ce       	rjmp	.-890    	; 0x1b0e <vfprintf+0x58>
    1e88:	f3 01       	movw	r30, r6
    1e8a:	66 81       	ldd	r22, Z+6	; 0x06
    1e8c:	77 81       	ldd	r23, Z+7	; 0x07
    1e8e:	cb 01       	movw	r24, r22
    1e90:	2b 96       	adiw	r28, 0x0b	; 11
    1e92:	0f b6       	in	r0, 0x3f	; 63
    1e94:	f8 94       	cli
    1e96:	de bf       	out	0x3e, r29	; 62
    1e98:	0f be       	out	0x3f, r0	; 63
    1e9a:	cd bf       	out	0x3d, r28	; 61
    1e9c:	cf 91       	pop	r28
    1e9e:	df 91       	pop	r29
    1ea0:	1f 91       	pop	r17
    1ea2:	0f 91       	pop	r16
    1ea4:	ff 90       	pop	r15
    1ea6:	ef 90       	pop	r14
    1ea8:	df 90       	pop	r13
    1eaa:	cf 90       	pop	r12
    1eac:	bf 90       	pop	r11
    1eae:	af 90       	pop	r10
    1eb0:	9f 90       	pop	r9
    1eb2:	8f 90       	pop	r8
    1eb4:	7f 90       	pop	r7
    1eb6:	6f 90       	pop	r6
    1eb8:	5f 90       	pop	r5
    1eba:	4f 90       	pop	r4
    1ebc:	3f 90       	pop	r3
    1ebe:	2f 90       	pop	r2
    1ec0:	08 95       	ret

00001ec2 <putval>:
    1ec2:	fc 01       	movw	r30, r24
    1ec4:	20 fd       	sbrc	r18, 0
    1ec6:	08 c0       	rjmp	.+16     	; 0x1ed8 <putval+0x16>
    1ec8:	23 fd       	sbrc	r18, 3
    1eca:	05 c0       	rjmp	.+10     	; 0x1ed6 <putval+0x14>
    1ecc:	22 ff       	sbrs	r18, 2
    1ece:	02 c0       	rjmp	.+4      	; 0x1ed4 <putval+0x12>
    1ed0:	73 83       	std	Z+3, r23	; 0x03
    1ed2:	62 83       	std	Z+2, r22	; 0x02
    1ed4:	51 83       	std	Z+1, r21	; 0x01
    1ed6:	40 83       	st	Z, r20
    1ed8:	08 95       	ret

00001eda <mulacc>:
    1eda:	ef 92       	push	r14
    1edc:	ff 92       	push	r15
    1ede:	0f 93       	push	r16
    1ee0:	1f 93       	push	r17
    1ee2:	44 ff       	sbrs	r20, 4
    1ee4:	02 c0       	rjmp	.+4      	; 0x1eea <mulacc+0x10>
    1ee6:	33 e0       	ldi	r19, 0x03	; 3
    1ee8:	11 c0       	rjmp	.+34     	; 0x1f0c <mulacc+0x32>
    1eea:	46 ff       	sbrs	r20, 6
    1eec:	02 c0       	rjmp	.+4      	; 0x1ef2 <mulacc+0x18>
    1eee:	34 e0       	ldi	r19, 0x04	; 4
    1ef0:	0d c0       	rjmp	.+26     	; 0x1f0c <mulacc+0x32>
    1ef2:	db 01       	movw	r26, r22
    1ef4:	fc 01       	movw	r30, r24
    1ef6:	aa 0f       	add	r26, r26
    1ef8:	bb 1f       	adc	r27, r27
    1efa:	ee 1f       	adc	r30, r30
    1efc:	ff 1f       	adc	r31, r31
    1efe:	10 94       	com	r1
    1f00:	d1 f7       	brne	.-12     	; 0x1ef6 <mulacc+0x1c>
    1f02:	6a 0f       	add	r22, r26
    1f04:	7b 1f       	adc	r23, r27
    1f06:	8e 1f       	adc	r24, r30
    1f08:	9f 1f       	adc	r25, r31
    1f0a:	31 e0       	ldi	r19, 0x01	; 1
    1f0c:	66 0f       	add	r22, r22
    1f0e:	77 1f       	adc	r23, r23
    1f10:	88 1f       	adc	r24, r24
    1f12:	99 1f       	adc	r25, r25
    1f14:	31 50       	subi	r19, 0x01	; 1
    1f16:	d1 f7       	brne	.-12     	; 0x1f0c <mulacc+0x32>
    1f18:	7b 01       	movw	r14, r22
    1f1a:	8c 01       	movw	r16, r24
    1f1c:	e2 0e       	add	r14, r18
    1f1e:	f1 1c       	adc	r15, r1
    1f20:	01 1d       	adc	r16, r1
    1f22:	11 1d       	adc	r17, r1
    1f24:	a8 01       	movw	r20, r16
    1f26:	97 01       	movw	r18, r14
    1f28:	b7 01       	movw	r22, r14
    1f2a:	ca 01       	movw	r24, r20
    1f2c:	1f 91       	pop	r17
    1f2e:	0f 91       	pop	r16
    1f30:	ff 90       	pop	r15
    1f32:	ef 90       	pop	r14
    1f34:	08 95       	ret

00001f36 <skip_spaces>:
    1f36:	0f 93       	push	r16
    1f38:	1f 93       	push	r17
    1f3a:	cf 93       	push	r28
    1f3c:	df 93       	push	r29
    1f3e:	8c 01       	movw	r16, r24
    1f40:	c8 01       	movw	r24, r16
    1f42:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fgetc>
    1f46:	ec 01       	movw	r28, r24
    1f48:	97 fd       	sbrc	r25, 7
    1f4a:	08 c0       	rjmp	.+16     	; 0x1f5c <skip_spaces+0x26>
    1f4c:	0e 94 33 12 	call	0x2466	; 0x2466 <isspace>
    1f50:	89 2b       	or	r24, r25
    1f52:	b1 f7       	brne	.-20     	; 0x1f40 <skip_spaces+0xa>
    1f54:	ce 01       	movw	r24, r28
    1f56:	b8 01       	movw	r22, r16
    1f58:	0e 94 9e 12 	call	0x253c	; 0x253c <ungetc>
    1f5c:	ce 01       	movw	r24, r28
    1f5e:	df 91       	pop	r29
    1f60:	cf 91       	pop	r28
    1f62:	1f 91       	pop	r17
    1f64:	0f 91       	pop	r16
    1f66:	08 95       	ret

00001f68 <conv_int>:
    1f68:	af 92       	push	r10
    1f6a:	bf 92       	push	r11
    1f6c:	cf 92       	push	r12
    1f6e:	df 92       	push	r13
    1f70:	ef 92       	push	r14
    1f72:	ff 92       	push	r15
    1f74:	0f 93       	push	r16
    1f76:	1f 93       	push	r17
    1f78:	cf 93       	push	r28
    1f7a:	df 93       	push	r29
    1f7c:	ec 01       	movw	r28, r24
    1f7e:	c6 2e       	mov	r12, r22
    1f80:	5a 01       	movw	r10, r20
    1f82:	12 2f       	mov	r17, r18
    1f84:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fgetc>
    1f88:	ac 01       	movw	r20, r24
    1f8a:	8b 32       	cpi	r24, 0x2B	; 43
    1f8c:	19 f0       	breq	.+6      	; 0x1f94 <conv_int+0x2c>
    1f8e:	8d 32       	cpi	r24, 0x2D	; 45
    1f90:	51 f4       	brne	.+20     	; 0x1fa6 <conv_int+0x3e>
    1f92:	10 68       	ori	r17, 0x80	; 128
    1f94:	ca 94       	dec	r12
    1f96:	09 f4       	brne	.+2      	; 0x1f9a <conv_int+0x32>
    1f98:	6d c0       	rjmp	.+218    	; 0x2074 <conv_int+0x10c>
    1f9a:	ce 01       	movw	r24, r28
    1f9c:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fgetc>
    1fa0:	ac 01       	movw	r20, r24
    1fa2:	97 fd       	sbrc	r25, 7
    1fa4:	67 c0       	rjmp	.+206    	; 0x2074 <conv_int+0x10c>
    1fa6:	6d ef       	ldi	r22, 0xFD	; 253
    1fa8:	d6 2e       	mov	r13, r22
    1faa:	d1 22       	and	r13, r17
    1fac:	8d 2d       	mov	r24, r13
    1fae:	80 73       	andi	r24, 0x30	; 48
    1fb0:	01 f5       	brne	.+64     	; 0x1ff2 <conv_int+0x8a>
    1fb2:	40 33       	cpi	r20, 0x30	; 48
    1fb4:	f1 f4       	brne	.+60     	; 0x1ff2 <conv_int+0x8a>
    1fb6:	ca 94       	dec	r12
    1fb8:	09 f4       	brne	.+2      	; 0x1fbc <conv_int+0x54>
    1fba:	47 c0       	rjmp	.+142    	; 0x204a <conv_int+0xe2>
    1fbc:	ce 01       	movw	r24, r28
    1fbe:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fgetc>
    1fc2:	ac 01       	movw	r20, r24
    1fc4:	97 fd       	sbrc	r25, 7
    1fc6:	41 c0       	rjmp	.+130    	; 0x204a <conv_int+0xe2>
    1fc8:	82 e0       	ldi	r24, 0x02	; 2
    1fca:	d8 2a       	or	r13, r24
    1fcc:	48 37       	cpi	r20, 0x78	; 120
    1fce:	11 f0       	breq	.+4      	; 0x1fd4 <conv_int+0x6c>
    1fd0:	48 35       	cpi	r20, 0x58	; 88
    1fd2:	59 f4       	brne	.+22     	; 0x1fea <conv_int+0x82>
    1fd4:	80 e4       	ldi	r24, 0x40	; 64
    1fd6:	d8 2a       	or	r13, r24
    1fd8:	ca 94       	dec	r12
    1fda:	b9 f1       	breq	.+110    	; 0x204a <conv_int+0xe2>
    1fdc:	ce 01       	movw	r24, r28
    1fde:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fgetc>
    1fe2:	ac 01       	movw	r20, r24
    1fe4:	99 23       	and	r25, r25
    1fe6:	2c f4       	brge	.+10     	; 0x1ff2 <conv_int+0x8a>
    1fe8:	30 c0       	rjmp	.+96     	; 0x204a <conv_int+0xe2>
    1fea:	d6 fc       	sbrc	r13, 6
    1fec:	02 c0       	rjmp	.+4      	; 0x1ff2 <conv_int+0x8a>
    1fee:	80 e1       	ldi	r24, 0x10	; 16
    1ff0:	d8 2a       	or	r13, r24
    1ff2:	ee 24       	eor	r14, r14
    1ff4:	ff 24       	eor	r15, r15
    1ff6:	87 01       	movw	r16, r14
    1ff8:	24 2f       	mov	r18, r20
    1ffa:	20 53       	subi	r18, 0x30	; 48
    1ffc:	28 30       	cpi	r18, 0x08	; 8
    1ffe:	88 f0       	brcs	.+34     	; 0x2022 <conv_int+0xba>
    2000:	d4 fc       	sbrc	r13, 4
    2002:	09 c0       	rjmp	.+18     	; 0x2016 <conv_int+0xae>
    2004:	2a 30       	cpi	r18, 0x0A	; 10
    2006:	68 f0       	brcs	.+26     	; 0x2022 <conv_int+0xba>
    2008:	d6 fe       	sbrs	r13, 6
    200a:	05 c0       	rjmp	.+10     	; 0x2016 <conv_int+0xae>
    200c:	2f 7d       	andi	r18, 0xDF	; 223
    200e:	82 2f       	mov	r24, r18
    2010:	81 51       	subi	r24, 0x11	; 17
    2012:	86 30       	cpi	r24, 0x06	; 6
    2014:	28 f0       	brcs	.+10     	; 0x2020 <conv_int+0xb8>
    2016:	ca 01       	movw	r24, r20
    2018:	be 01       	movw	r22, r28
    201a:	0e 94 9e 12 	call	0x253c	; 0x253c <ungetc>
    201e:	12 c0       	rjmp	.+36     	; 0x2044 <conv_int+0xdc>
    2020:	27 50       	subi	r18, 0x07	; 7
    2022:	c8 01       	movw	r24, r16
    2024:	b7 01       	movw	r22, r14
    2026:	4d 2d       	mov	r20, r13
    2028:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <mulacc>
    202c:	7b 01       	movw	r14, r22
    202e:	8c 01       	movw	r16, r24
    2030:	82 e0       	ldi	r24, 0x02	; 2
    2032:	d8 2a       	or	r13, r24
    2034:	ca 94       	dec	r12
    2036:	61 f0       	breq	.+24     	; 0x2050 <conv_int+0xe8>
    2038:	ce 01       	movw	r24, r28
    203a:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fgetc>
    203e:	ac 01       	movw	r20, r24
    2040:	97 ff       	sbrs	r25, 7
    2042:	da cf       	rjmp	.-76     	; 0x1ff8 <conv_int+0x90>
    2044:	d1 fc       	sbrc	r13, 1
    2046:	04 c0       	rjmp	.+8      	; 0x2050 <conv_int+0xe8>
    2048:	15 c0       	rjmp	.+42     	; 0x2074 <conv_int+0x10c>
    204a:	ee 24       	eor	r14, r14
    204c:	ff 24       	eor	r15, r15
    204e:	87 01       	movw	r16, r14
    2050:	d7 fe       	sbrs	r13, 7
    2052:	08 c0       	rjmp	.+16     	; 0x2064 <conv_int+0xfc>
    2054:	10 95       	com	r17
    2056:	00 95       	com	r16
    2058:	f0 94       	com	r15
    205a:	e0 94       	com	r14
    205c:	e1 1c       	adc	r14, r1
    205e:	f1 1c       	adc	r15, r1
    2060:	01 1d       	adc	r16, r1
    2062:	11 1d       	adc	r17, r1
    2064:	c5 01       	movw	r24, r10
    2066:	b8 01       	movw	r22, r16
    2068:	a7 01       	movw	r20, r14
    206a:	2d 2d       	mov	r18, r13
    206c:	0e 94 61 0f 	call	0x1ec2	; 0x1ec2 <putval>
    2070:	81 e0       	ldi	r24, 0x01	; 1
    2072:	01 c0       	rjmp	.+2      	; 0x2076 <conv_int+0x10e>
    2074:	80 e0       	ldi	r24, 0x00	; 0
    2076:	df 91       	pop	r29
    2078:	cf 91       	pop	r28
    207a:	1f 91       	pop	r17
    207c:	0f 91       	pop	r16
    207e:	ff 90       	pop	r15
    2080:	ef 90       	pop	r14
    2082:	df 90       	pop	r13
    2084:	cf 90       	pop	r12
    2086:	bf 90       	pop	r11
    2088:	af 90       	pop	r10
    208a:	08 95       	ret

0000208c <conv_brk>:
    208c:	6f 92       	push	r6
    208e:	7f 92       	push	r7
    2090:	8f 92       	push	r8
    2092:	9f 92       	push	r9
    2094:	af 92       	push	r10
    2096:	bf 92       	push	r11
    2098:	cf 92       	push	r12
    209a:	df 92       	push	r13
    209c:	ef 92       	push	r14
    209e:	ff 92       	push	r15
    20a0:	0f 93       	push	r16
    20a2:	1f 93       	push	r17
    20a4:	df 93       	push	r29
    20a6:	cf 93       	push	r28
    20a8:	cd b7       	in	r28, 0x3d	; 61
    20aa:	de b7       	in	r29, 0x3e	; 62
    20ac:	a0 97       	sbiw	r28, 0x20	; 32
    20ae:	0f b6       	in	r0, 0x3f	; 63
    20b0:	f8 94       	cli
    20b2:	de bf       	out	0x3e, r29	; 62
    20b4:	0f be       	out	0x3f, r0	; 63
    20b6:	cd bf       	out	0x3d, r28	; 61
    20b8:	6c 01       	movw	r12, r24
    20ba:	a6 2e       	mov	r10, r22
    20bc:	8a 01       	movw	r16, r20
    20be:	79 01       	movw	r14, r18
    20c0:	fe 01       	movw	r30, r28
    20c2:	31 96       	adiw	r30, 0x01	; 1
    20c4:	80 e2       	ldi	r24, 0x20	; 32
    20c6:	df 01       	movw	r26, r30
    20c8:	1d 92       	st	X+, r1
    20ca:	8a 95       	dec	r24
    20cc:	e9 f7       	brne	.-6      	; 0x20c8 <conv_brk+0x3c>
    20ce:	70 e0       	ldi	r23, 0x00	; 0
    20d0:	30 e0       	ldi	r19, 0x00	; 0
    20d2:	60 e0       	ldi	r22, 0x00	; 0
    20d4:	40 e0       	ldi	r20, 0x00	; 0
    20d6:	50 e0       	ldi	r21, 0x00	; 0
    20d8:	4f 01       	movw	r8, r30
    20da:	a1 e0       	ldi	r26, 0x01	; 1
    20dc:	b0 e0       	ldi	r27, 0x00	; 0
    20de:	f6 01       	movw	r30, r12
    20e0:	83 81       	ldd	r24, Z+3	; 0x03
    20e2:	f7 01       	movw	r30, r14
    20e4:	83 fd       	sbrc	r24, 3
    20e6:	25 91       	lpm	r18, Z+
    20e8:	83 ff       	sbrs	r24, 3
    20ea:	21 91       	ld	r18, Z+
    20ec:	7f 01       	movw	r14, r30
    20ee:	22 23       	and	r18, r18
    20f0:	09 f4       	brne	.+2      	; 0x20f4 <conv_brk+0x68>
    20f2:	7e c0       	rjmp	.+252    	; 0x21f0 <conv_brk+0x164>
    20f4:	2e 35       	cpi	r18, 0x5E	; 94
    20f6:	19 f4       	brne	.+6      	; 0x20fe <conv_brk+0x72>
    20f8:	41 15       	cp	r20, r1
    20fa:	51 05       	cpc	r21, r1
    20fc:	69 f1       	breq	.+90     	; 0x2158 <conv_brk+0xcc>
    20fe:	87 2f       	mov	r24, r23
    2100:	90 e0       	ldi	r25, 0x00	; 0
    2102:	84 17       	cp	r24, r20
    2104:	95 07       	cpc	r25, r21
    2106:	44 f4       	brge	.+16     	; 0x2118 <conv_brk+0x8c>
    2108:	2d 35       	cpi	r18, 0x5D	; 93
    210a:	51 f1       	breq	.+84     	; 0x2160 <conv_brk+0xd4>
    210c:	2d 32       	cpi	r18, 0x2D	; 45
    210e:	21 f4       	brne	.+8      	; 0x2118 <conv_brk+0x8c>
    2110:	33 23       	and	r19, r19
    2112:	29 f4       	brne	.+10     	; 0x211e <conv_brk+0x92>
    2114:	31 e0       	ldi	r19, 0x01	; 1
    2116:	21 c0       	rjmp	.+66     	; 0x215a <conv_brk+0xce>
    2118:	33 23       	and	r19, r19
    211a:	09 f4       	brne	.+2      	; 0x211e <conv_brk+0x92>
    211c:	62 2f       	mov	r22, r18
    211e:	32 2f       	mov	r19, r18
    2120:	83 2f       	mov	r24, r19
    2122:	86 95       	lsr	r24
    2124:	86 95       	lsr	r24
    2126:	86 95       	lsr	r24
    2128:	f4 01       	movw	r30, r8
    212a:	e8 0f       	add	r30, r24
    212c:	f1 1d       	adc	r31, r1
    212e:	83 2f       	mov	r24, r19
    2130:	87 70       	andi	r24, 0x07	; 7
    2132:	3d 01       	movw	r6, r26
    2134:	02 c0       	rjmp	.+4      	; 0x213a <conv_brk+0xae>
    2136:	66 0c       	add	r6, r6
    2138:	77 1c       	adc	r7, r7
    213a:	8a 95       	dec	r24
    213c:	e2 f7       	brpl	.-8      	; 0x2136 <conv_brk+0xaa>
    213e:	20 81       	ld	r18, Z
    2140:	26 29       	or	r18, r6
    2142:	20 83       	st	Z, r18
    2144:	36 17       	cp	r19, r22
    2146:	11 f4       	brne	.+4      	; 0x214c <conv_brk+0xc0>
    2148:	30 e0       	ldi	r19, 0x00	; 0
    214a:	07 c0       	rjmp	.+14     	; 0x215a <conv_brk+0xce>
    214c:	36 17       	cp	r19, r22
    214e:	10 f4       	brcc	.+4      	; 0x2154 <conv_brk+0xc8>
    2150:	3f 5f       	subi	r19, 0xFF	; 255
    2152:	e6 cf       	rjmp	.-52     	; 0x2120 <conv_brk+0x94>
    2154:	31 50       	subi	r19, 0x01	; 1
    2156:	e4 cf       	rjmp	.-56     	; 0x2120 <conv_brk+0x94>
    2158:	71 e0       	ldi	r23, 0x01	; 1
    215a:	4f 5f       	subi	r20, 0xFF	; 255
    215c:	5f 4f       	sbci	r21, 0xFF	; 255
    215e:	bf cf       	rjmp	.-130    	; 0x20de <conv_brk+0x52>
    2160:	33 23       	and	r19, r19
    2162:	19 f0       	breq	.+6      	; 0x216a <conv_brk+0xde>
    2164:	8e 81       	ldd	r24, Y+6	; 0x06
    2166:	80 62       	ori	r24, 0x20	; 32
    2168:	8e 83       	std	Y+6, r24	; 0x06
    216a:	77 23       	and	r23, r23
    216c:	59 f0       	breq	.+22     	; 0x2184 <conv_brk+0xf8>
    216e:	fe 01       	movw	r30, r28
    2170:	31 96       	adiw	r30, 0x01	; 1
    2172:	9e 01       	movw	r18, r28
    2174:	2f 5d       	subi	r18, 0xDF	; 223
    2176:	3f 4f       	sbci	r19, 0xFF	; 255
    2178:	80 81       	ld	r24, Z
    217a:	80 95       	com	r24
    217c:	81 93       	st	Z+, r24
    217e:	e2 17       	cp	r30, r18
    2180:	f3 07       	cpc	r31, r19
    2182:	d1 f7       	brne	.-12     	; 0x2178 <conv_brk+0xec>
    2184:	bb 24       	eor	r11, r11
    2186:	b3 94       	inc	r11
    2188:	4e 01       	movw	r8, r28
    218a:	08 94       	sec
    218c:	81 1c       	adc	r8, r1
    218e:	91 1c       	adc	r9, r1
    2190:	c6 01       	movw	r24, r12
    2192:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fgetc>
    2196:	ac 01       	movw	r20, r24
    2198:	97 fd       	sbrc	r25, 7
    219a:	22 c0       	rjmp	.+68     	; 0x21e0 <conv_brk+0x154>
    219c:	86 95       	lsr	r24
    219e:	86 95       	lsr	r24
    21a0:	86 95       	lsr	r24
    21a2:	f4 01       	movw	r30, r8
    21a4:	e8 0f       	add	r30, r24
    21a6:	f1 1d       	adc	r31, r1
    21a8:	80 81       	ld	r24, Z
    21aa:	90 e0       	ldi	r25, 0x00	; 0
    21ac:	9a 01       	movw	r18, r20
    21ae:	27 70       	andi	r18, 0x07	; 7
    21b0:	30 70       	andi	r19, 0x00	; 0
    21b2:	02 c0       	rjmp	.+4      	; 0x21b8 <conv_brk+0x12c>
    21b4:	95 95       	asr	r25
    21b6:	87 95       	ror	r24
    21b8:	2a 95       	dec	r18
    21ba:	e2 f7       	brpl	.-8      	; 0x21b4 <conv_brk+0x128>
    21bc:	80 fd       	sbrc	r24, 0
    21be:	05 c0       	rjmp	.+10     	; 0x21ca <conv_brk+0x13e>
    21c0:	ca 01       	movw	r24, r20
    21c2:	b6 01       	movw	r22, r12
    21c4:	0e 94 9e 12 	call	0x253c	; 0x253c <ungetc>
    21c8:	0b c0       	rjmp	.+22     	; 0x21e0 <conv_brk+0x154>
    21ca:	01 15       	cp	r16, r1
    21cc:	11 05       	cpc	r17, r1
    21ce:	19 f0       	breq	.+6      	; 0x21d6 <conv_brk+0x14a>
    21d0:	d8 01       	movw	r26, r16
    21d2:	4d 93       	st	X+, r20
    21d4:	8d 01       	movw	r16, r26
    21d6:	aa 94       	dec	r10
    21d8:	bb 24       	eor	r11, r11
    21da:	aa 20       	and	r10, r10
    21dc:	c9 f6       	brne	.-78     	; 0x2190 <conv_brk+0x104>
    21de:	02 c0       	rjmp	.+4      	; 0x21e4 <conv_brk+0x158>
    21e0:	bb 20       	and	r11, r11
    21e2:	31 f4       	brne	.+12     	; 0x21f0 <conv_brk+0x164>
    21e4:	01 15       	cp	r16, r1
    21e6:	11 05       	cpc	r17, r1
    21e8:	29 f0       	breq	.+10     	; 0x21f4 <conv_brk+0x168>
    21ea:	f8 01       	movw	r30, r16
    21ec:	10 82       	st	Z, r1
    21ee:	02 c0       	rjmp	.+4      	; 0x21f4 <conv_brk+0x168>
    21f0:	ee 24       	eor	r14, r14
    21f2:	ff 24       	eor	r15, r15
    21f4:	c7 01       	movw	r24, r14
    21f6:	a0 96       	adiw	r28, 0x20	; 32
    21f8:	0f b6       	in	r0, 0x3f	; 63
    21fa:	f8 94       	cli
    21fc:	de bf       	out	0x3e, r29	; 62
    21fe:	0f be       	out	0x3f, r0	; 63
    2200:	cd bf       	out	0x3d, r28	; 61
    2202:	cf 91       	pop	r28
    2204:	df 91       	pop	r29
    2206:	1f 91       	pop	r17
    2208:	0f 91       	pop	r16
    220a:	ff 90       	pop	r15
    220c:	ef 90       	pop	r14
    220e:	df 90       	pop	r13
    2210:	cf 90       	pop	r12
    2212:	bf 90       	pop	r11
    2214:	af 90       	pop	r10
    2216:	9f 90       	pop	r9
    2218:	8f 90       	pop	r8
    221a:	7f 90       	pop	r7
    221c:	6f 90       	pop	r6
    221e:	08 95       	ret

00002220 <vfscanf>:
    2220:	6f 92       	push	r6
    2222:	7f 92       	push	r7
    2224:	8f 92       	push	r8
    2226:	9f 92       	push	r9
    2228:	af 92       	push	r10
    222a:	bf 92       	push	r11
    222c:	cf 92       	push	r12
    222e:	df 92       	push	r13
    2230:	ef 92       	push	r14
    2232:	ff 92       	push	r15
    2234:	0f 93       	push	r16
    2236:	1f 93       	push	r17
    2238:	cf 93       	push	r28
    223a:	df 93       	push	r29
    223c:	5c 01       	movw	r10, r24
    223e:	6b 01       	movw	r12, r22
    2240:	3a 01       	movw	r6, r20
    2242:	fc 01       	movw	r30, r24
    2244:	17 82       	std	Z+7, r1	; 0x07
    2246:	16 82       	std	Z+6, r1	; 0x06
    2248:	88 24       	eor	r8, r8
    224a:	ea c0       	rjmp	.+468    	; 0x2420 <vfscanf+0x200>
    224c:	81 2f       	mov	r24, r17
    224e:	90 e0       	ldi	r25, 0x00	; 0
    2250:	0e 94 33 12 	call	0x2466	; 0x2466 <isspace>
    2254:	89 2b       	or	r24, r25
    2256:	21 f0       	breq	.+8      	; 0x2260 <vfscanf+0x40>
    2258:	c5 01       	movw	r24, r10
    225a:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <skip_spaces>
    225e:	e0 c0       	rjmp	.+448    	; 0x2420 <vfscanf+0x200>
    2260:	15 32       	cpi	r17, 0x25	; 37
    2262:	49 f4       	brne	.+18     	; 0x2276 <vfscanf+0x56>
    2264:	f6 01       	movw	r30, r12
    2266:	f3 fc       	sbrc	r15, 3
    2268:	65 91       	lpm	r22, Z+
    226a:	f3 fe       	sbrs	r15, 3
    226c:	61 91       	ld	r22, Z+
    226e:	6f 01       	movw	r12, r30
    2270:	65 32       	cpi	r22, 0x25	; 37
    2272:	69 f4       	brne	.+26     	; 0x228e <vfscanf+0x6e>
    2274:	15 e2       	ldi	r17, 0x25	; 37
    2276:	c5 01       	movw	r24, r10
    2278:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fgetc>
    227c:	97 fd       	sbrc	r25, 7
    227e:	dc c0       	rjmp	.+440    	; 0x2438 <vfscanf+0x218>
    2280:	18 17       	cp	r17, r24
    2282:	09 f4       	brne	.+2      	; 0x2286 <vfscanf+0x66>
    2284:	cd c0       	rjmp	.+410    	; 0x2420 <vfscanf+0x200>
    2286:	b5 01       	movw	r22, r10
    2288:	0e 94 9e 12 	call	0x253c	; 0x253c <ungetc>
    228c:	da c0       	rjmp	.+436    	; 0x2442 <vfscanf+0x222>
    228e:	6a 32       	cpi	r22, 0x2A	; 42
    2290:	19 f0       	breq	.+6      	; 0x2298 <vfscanf+0x78>
    2292:	16 2f       	mov	r17, r22
    2294:	00 e0       	ldi	r16, 0x00	; 0
    2296:	06 c0       	rjmp	.+12     	; 0x22a4 <vfscanf+0x84>
    2298:	f3 fc       	sbrc	r15, 3
    229a:	15 91       	lpm	r17, Z+
    229c:	f3 fe       	sbrs	r15, 3
    229e:	11 91       	ld	r17, Z+
    22a0:	6f 01       	movw	r12, r30
    22a2:	01 e0       	ldi	r16, 0x01	; 1
    22a4:	99 24       	eor	r9, r9
    22a6:	0f c0       	rjmp	.+30     	; 0x22c6 <vfscanf+0xa6>
    22a8:	02 60       	ori	r16, 0x02	; 2
    22aa:	69 2d       	mov	r22, r9
    22ac:	70 e0       	ldi	r23, 0x00	; 0
    22ae:	80 e0       	ldi	r24, 0x00	; 0
    22b0:	90 e0       	ldi	r25, 0x00	; 0
    22b2:	40 e2       	ldi	r20, 0x20	; 32
    22b4:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <mulacc>
    22b8:	96 2e       	mov	r9, r22
    22ba:	f6 01       	movw	r30, r12
    22bc:	f3 fc       	sbrc	r15, 3
    22be:	15 91       	lpm	r17, Z+
    22c0:	f3 fe       	sbrs	r15, 3
    22c2:	11 91       	ld	r17, Z+
    22c4:	6f 01       	movw	r12, r30
    22c6:	21 2f       	mov	r18, r17
    22c8:	20 53       	subi	r18, 0x30	; 48
    22ca:	2a 30       	cpi	r18, 0x0A	; 10
    22cc:	68 f3       	brcs	.-38     	; 0x22a8 <vfscanf+0x88>
    22ce:	01 fd       	sbrc	r16, 1
    22d0:	03 c0       	rjmp	.+6      	; 0x22d8 <vfscanf+0xb8>
    22d2:	99 24       	eor	r9, r9
    22d4:	9a 94       	dec	r9
    22d6:	03 c0       	rjmp	.+6      	; 0x22de <vfscanf+0xbe>
    22d8:	99 20       	and	r9, r9
    22da:	09 f4       	brne	.+2      	; 0x22de <vfscanf+0xbe>
    22dc:	b2 c0       	rjmp	.+356    	; 0x2442 <vfscanf+0x222>
    22de:	18 36       	cpi	r17, 0x68	; 104
    22e0:	21 f0       	breq	.+8      	; 0x22ea <vfscanf+0xca>
    22e2:	1c 36       	cpi	r17, 0x6C	; 108
    22e4:	99 f4       	brne	.+38     	; 0x230c <vfscanf+0xec>
    22e6:	f6 01       	movw	r30, r12
    22e8:	0b c0       	rjmp	.+22     	; 0x2300 <vfscanf+0xe0>
    22ea:	f6 01       	movw	r30, r12
    22ec:	f3 fc       	sbrc	r15, 3
    22ee:	65 91       	lpm	r22, Z+
    22f0:	f3 fe       	sbrs	r15, 3
    22f2:	61 91       	ld	r22, Z+
    22f4:	68 36       	cpi	r22, 0x68	; 104
    22f6:	19 f0       	breq	.+6      	; 0x22fe <vfscanf+0xde>
    22f8:	6f 01       	movw	r12, r30
    22fa:	16 2f       	mov	r17, r22
    22fc:	07 c0       	rjmp	.+14     	; 0x230c <vfscanf+0xec>
    22fe:	08 60       	ori	r16, 0x08	; 8
    2300:	04 60       	ori	r16, 0x04	; 4
    2302:	f3 fc       	sbrc	r15, 3
    2304:	15 91       	lpm	r17, Z+
    2306:	f3 fe       	sbrs	r15, 3
    2308:	11 91       	ld	r17, Z+
    230a:	6f 01       	movw	r12, r30
    230c:	11 23       	and	r17, r17
    230e:	09 f4       	brne	.+2      	; 0x2312 <vfscanf+0xf2>
    2310:	98 c0       	rjmp	.+304    	; 0x2442 <vfscanf+0x222>
    2312:	80 ee       	ldi	r24, 0xE0	; 224
    2314:	90 e0       	ldi	r25, 0x00	; 0
    2316:	61 2f       	mov	r22, r17
    2318:	70 e0       	ldi	r23, 0x00	; 0
    231a:	0e 94 3b 12 	call	0x2476	; 0x2476 <strchr_P>
    231e:	89 2b       	or	r24, r25
    2320:	09 f4       	brne	.+2      	; 0x2324 <vfscanf+0x104>
    2322:	8f c0       	rjmp	.+286    	; 0x2442 <vfscanf+0x222>
    2324:	80 2f       	mov	r24, r16
    2326:	00 ff       	sbrs	r16, 0
    2328:	03 c0       	rjmp	.+6      	; 0x2330 <vfscanf+0x110>
    232a:	ee 24       	eor	r14, r14
    232c:	ff 24       	eor	r15, r15
    232e:	07 c0       	rjmp	.+14     	; 0x233e <vfscanf+0x11e>
    2330:	f3 01       	movw	r30, r6
    2332:	e0 80       	ld	r14, Z
    2334:	f1 80       	ldd	r15, Z+1	; 0x01
    2336:	22 e0       	ldi	r18, 0x02	; 2
    2338:	30 e0       	ldi	r19, 0x00	; 0
    233a:	62 0e       	add	r6, r18
    233c:	73 1e       	adc	r7, r19
    233e:	1e 36       	cpi	r17, 0x6E	; 110
    2340:	51 f4       	brne	.+20     	; 0x2356 <vfscanf+0x136>
    2342:	f5 01       	movw	r30, r10
    2344:	46 81       	ldd	r20, Z+6	; 0x06
    2346:	57 81       	ldd	r21, Z+7	; 0x07
    2348:	60 e0       	ldi	r22, 0x00	; 0
    234a:	70 e0       	ldi	r23, 0x00	; 0
    234c:	c7 01       	movw	r24, r14
    234e:	20 2f       	mov	r18, r16
    2350:	0e 94 61 0f 	call	0x1ec2	; 0x1ec2 <putval>
    2354:	65 c0       	rjmp	.+202    	; 0x2420 <vfscanf+0x200>
    2356:	13 36       	cpi	r17, 0x63	; 99
    2358:	91 f4       	brne	.+36     	; 0x237e <vfscanf+0x15e>
    235a:	81 fd       	sbrc	r24, 1
    235c:	02 c0       	rjmp	.+4      	; 0x2362 <vfscanf+0x142>
    235e:	99 24       	eor	r9, r9
    2360:	93 94       	inc	r9
    2362:	c5 01       	movw	r24, r10
    2364:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fgetc>
    2368:	97 fd       	sbrc	r25, 7
    236a:	66 c0       	rjmp	.+204    	; 0x2438 <vfscanf+0x218>
    236c:	e1 14       	cp	r14, r1
    236e:	f1 04       	cpc	r15, r1
    2370:	19 f0       	breq	.+6      	; 0x2378 <vfscanf+0x158>
    2372:	f7 01       	movw	r30, r14
    2374:	81 93       	st	Z+, r24
    2376:	7f 01       	movw	r14, r30
    2378:	9a 94       	dec	r9
    237a:	99 f7       	brne	.-26     	; 0x2362 <vfscanf+0x142>
    237c:	4f c0       	rjmp	.+158    	; 0x241c <vfscanf+0x1fc>
    237e:	1b 35       	cpi	r17, 0x5B	; 91
    2380:	59 f4       	brne	.+22     	; 0x2398 <vfscanf+0x178>
    2382:	c5 01       	movw	r24, r10
    2384:	69 2d       	mov	r22, r9
    2386:	a7 01       	movw	r20, r14
    2388:	96 01       	movw	r18, r12
    238a:	0e 94 46 10 	call	0x208c	; 0x208c <conv_brk>
    238e:	6c 01       	movw	r12, r24
    2390:	00 97       	sbiw	r24, 0x00	; 0
    2392:	09 f0       	breq	.+2      	; 0x2396 <vfscanf+0x176>
    2394:	43 c0       	rjmp	.+134    	; 0x241c <vfscanf+0x1fc>
    2396:	3d c0       	rjmp	.+122    	; 0x2412 <vfscanf+0x1f2>
    2398:	c5 01       	movw	r24, r10
    239a:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <skip_spaces>
    239e:	97 fd       	sbrc	r25, 7
    23a0:	4b c0       	rjmp	.+150    	; 0x2438 <vfscanf+0x218>
    23a2:	1f 36       	cpi	r17, 0x6F	; 111
    23a4:	59 f1       	breq	.+86     	; 0x23fc <vfscanf+0x1dc>
    23a6:	10 37       	cpi	r17, 0x70	; 112
    23a8:	28 f4       	brcc	.+10     	; 0x23b4 <vfscanf+0x194>
    23aa:	14 36       	cpi	r17, 0x64	; 100
    23ac:	29 f1       	breq	.+74     	; 0x23f8 <vfscanf+0x1d8>
    23ae:	19 36       	cpi	r17, 0x69	; 105
    23b0:	39 f5       	brne	.+78     	; 0x2400 <vfscanf+0x1e0>
    23b2:	27 c0       	rjmp	.+78     	; 0x2402 <vfscanf+0x1e2>
    23b4:	13 37       	cpi	r17, 0x73	; 115
    23b6:	19 f0       	breq	.+6      	; 0x23be <vfscanf+0x19e>
    23b8:	15 37       	cpi	r17, 0x75	; 117
    23ba:	11 f5       	brne	.+68     	; 0x2400 <vfscanf+0x1e0>
    23bc:	1d c0       	rjmp	.+58     	; 0x23f8 <vfscanf+0x1d8>
    23be:	c5 01       	movw	r24, r10
    23c0:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <fgetc>
    23c4:	ec 01       	movw	r28, r24
    23c6:	97 fd       	sbrc	r25, 7
    23c8:	11 c0       	rjmp	.+34     	; 0x23ec <vfscanf+0x1cc>
    23ca:	0e 94 33 12 	call	0x2466	; 0x2466 <isspace>
    23ce:	89 2b       	or	r24, r25
    23d0:	29 f0       	breq	.+10     	; 0x23dc <vfscanf+0x1bc>
    23d2:	ce 01       	movw	r24, r28
    23d4:	b5 01       	movw	r22, r10
    23d6:	0e 94 9e 12 	call	0x253c	; 0x253c <ungetc>
    23da:	08 c0       	rjmp	.+16     	; 0x23ec <vfscanf+0x1cc>
    23dc:	e1 14       	cp	r14, r1
    23de:	f1 04       	cpc	r15, r1
    23e0:	19 f0       	breq	.+6      	; 0x23e8 <vfscanf+0x1c8>
    23e2:	f7 01       	movw	r30, r14
    23e4:	c1 93       	st	Z+, r28
    23e6:	7f 01       	movw	r14, r30
    23e8:	9a 94       	dec	r9
    23ea:	49 f7       	brne	.-46     	; 0x23be <vfscanf+0x19e>
    23ec:	e1 14       	cp	r14, r1
    23ee:	f1 04       	cpc	r15, r1
    23f0:	a9 f0       	breq	.+42     	; 0x241c <vfscanf+0x1fc>
    23f2:	f7 01       	movw	r30, r14
    23f4:	10 82       	st	Z, r1
    23f6:	12 c0       	rjmp	.+36     	; 0x241c <vfscanf+0x1fc>
    23f8:	00 62       	ori	r16, 0x20	; 32
    23fa:	03 c0       	rjmp	.+6      	; 0x2402 <vfscanf+0x1e2>
    23fc:	00 61       	ori	r16, 0x10	; 16
    23fe:	01 c0       	rjmp	.+2      	; 0x2402 <vfscanf+0x1e2>
    2400:	00 64       	ori	r16, 0x40	; 64
    2402:	c5 01       	movw	r24, r10
    2404:	69 2d       	mov	r22, r9
    2406:	a7 01       	movw	r20, r14
    2408:	20 2f       	mov	r18, r16
    240a:	0e 94 b4 0f 	call	0x1f68	; 0x1f68 <conv_int>
    240e:	88 23       	and	r24, r24
    2410:	29 f4       	brne	.+10     	; 0x241c <vfscanf+0x1fc>
    2412:	f5 01       	movw	r30, r10
    2414:	83 81       	ldd	r24, Z+3	; 0x03
    2416:	80 73       	andi	r24, 0x30	; 48
    2418:	79 f4       	brne	.+30     	; 0x2438 <vfscanf+0x218>
    241a:	13 c0       	rjmp	.+38     	; 0x2442 <vfscanf+0x222>
    241c:	00 ff       	sbrs	r16, 0
    241e:	83 94       	inc	r8
    2420:	f5 01       	movw	r30, r10
    2422:	f3 80       	ldd	r15, Z+3	; 0x03
    2424:	f6 01       	movw	r30, r12
    2426:	f3 fc       	sbrc	r15, 3
    2428:	15 91       	lpm	r17, Z+
    242a:	f3 fe       	sbrs	r15, 3
    242c:	11 91       	ld	r17, Z+
    242e:	6f 01       	movw	r12, r30
    2430:	11 23       	and	r17, r17
    2432:	09 f0       	breq	.+2      	; 0x2436 <vfscanf+0x216>
    2434:	0b cf       	rjmp	.-490    	; 0x224c <vfscanf+0x2c>
    2436:	05 c0       	rjmp	.+10     	; 0x2442 <vfscanf+0x222>
    2438:	88 20       	and	r8, r8
    243a:	19 f4       	brne	.+6      	; 0x2442 <vfscanf+0x222>
    243c:	2f ef       	ldi	r18, 0xFF	; 255
    243e:	3f ef       	ldi	r19, 0xFF	; 255
    2440:	02 c0       	rjmp	.+4      	; 0x2446 <vfscanf+0x226>
    2442:	28 2d       	mov	r18, r8
    2444:	30 e0       	ldi	r19, 0x00	; 0
    2446:	c9 01       	movw	r24, r18
    2448:	df 91       	pop	r29
    244a:	cf 91       	pop	r28
    244c:	1f 91       	pop	r17
    244e:	0f 91       	pop	r16
    2450:	ff 90       	pop	r15
    2452:	ef 90       	pop	r14
    2454:	df 90       	pop	r13
    2456:	cf 90       	pop	r12
    2458:	bf 90       	pop	r11
    245a:	af 90       	pop	r10
    245c:	9f 90       	pop	r9
    245e:	8f 90       	pop	r8
    2460:	7f 90       	pop	r7
    2462:	6f 90       	pop	r6
    2464:	08 95       	ret

00002466 <isspace>:
    2466:	91 11       	cpse	r25, r1
    2468:	e1 c0       	rjmp	.+450    	; 0x262c <__ctype_isfalse>
    246a:	80 32       	cpi	r24, 0x20	; 32
    246c:	19 f0       	breq	.+6      	; 0x2474 <isspace+0xe>
    246e:	89 50       	subi	r24, 0x09	; 9
    2470:	85 50       	subi	r24, 0x05	; 5
    2472:	d0 f7       	brcc	.-12     	; 0x2468 <isspace+0x2>
    2474:	08 95       	ret

00002476 <strchr_P>:
    2476:	fc 01       	movw	r30, r24
    2478:	05 90       	lpm	r0, Z+
    247a:	06 16       	cp	r0, r22
    247c:	21 f0       	breq	.+8      	; 0x2486 <strchr_P+0x10>
    247e:	00 20       	and	r0, r0
    2480:	d9 f7       	brne	.-10     	; 0x2478 <strchr_P+0x2>
    2482:	c0 01       	movw	r24, r0
    2484:	08 95       	ret
    2486:	31 97       	sbiw	r30, 0x01	; 1
    2488:	cf 01       	movw	r24, r30
    248a:	08 95       	ret

0000248c <strnlen_P>:
    248c:	fc 01       	movw	r30, r24
    248e:	05 90       	lpm	r0, Z+
    2490:	61 50       	subi	r22, 0x01	; 1
    2492:	70 40       	sbci	r23, 0x00	; 0
    2494:	01 10       	cpse	r0, r1
    2496:	d8 f7       	brcc	.-10     	; 0x248e <strnlen_P+0x2>
    2498:	80 95       	com	r24
    249a:	90 95       	com	r25
    249c:	8e 0f       	add	r24, r30
    249e:	9f 1f       	adc	r25, r31
    24a0:	08 95       	ret

000024a2 <strnlen>:
    24a2:	fc 01       	movw	r30, r24
    24a4:	61 50       	subi	r22, 0x01	; 1
    24a6:	70 40       	sbci	r23, 0x00	; 0
    24a8:	01 90       	ld	r0, Z+
    24aa:	01 10       	cpse	r0, r1
    24ac:	d8 f7       	brcc	.-10     	; 0x24a4 <strnlen+0x2>
    24ae:	80 95       	com	r24
    24b0:	90 95       	com	r25
    24b2:	8e 0f       	add	r24, r30
    24b4:	9f 1f       	adc	r25, r31
    24b6:	08 95       	ret

000024b8 <fgetc>:
    24b8:	cf 93       	push	r28
    24ba:	df 93       	push	r29
    24bc:	ec 01       	movw	r28, r24
    24be:	4b 81       	ldd	r20, Y+3	; 0x03
    24c0:	40 ff       	sbrs	r20, 0
    24c2:	1a c0       	rjmp	.+52     	; 0x24f8 <fgetc+0x40>
    24c4:	46 ff       	sbrs	r20, 6
    24c6:	0a c0       	rjmp	.+20     	; 0x24dc <fgetc+0x24>
    24c8:	4f 7b       	andi	r20, 0xBF	; 191
    24ca:	4b 83       	std	Y+3, r20	; 0x03
    24cc:	8e 81       	ldd	r24, Y+6	; 0x06
    24ce:	9f 81       	ldd	r25, Y+7	; 0x07
    24d0:	01 96       	adiw	r24, 0x01	; 1
    24d2:	9f 83       	std	Y+7, r25	; 0x07
    24d4:	8e 83       	std	Y+6, r24	; 0x06
    24d6:	8a 81       	ldd	r24, Y+2	; 0x02
    24d8:	28 2f       	mov	r18, r24
    24da:	2b c0       	rjmp	.+86     	; 0x2532 <fgetc+0x7a>
    24dc:	42 ff       	sbrs	r20, 2
    24de:	13 c0       	rjmp	.+38     	; 0x2506 <fgetc+0x4e>
    24e0:	e8 81       	ld	r30, Y
    24e2:	f9 81       	ldd	r31, Y+1	; 0x01
    24e4:	80 81       	ld	r24, Z
    24e6:	28 2f       	mov	r18, r24
    24e8:	33 27       	eor	r19, r19
    24ea:	27 fd       	sbrc	r18, 7
    24ec:	30 95       	com	r19
    24ee:	21 15       	cp	r18, r1
    24f0:	31 05       	cpc	r19, r1
    24f2:	29 f4       	brne	.+10     	; 0x24fe <fgetc+0x46>
    24f4:	40 62       	ori	r20, 0x20	; 32
    24f6:	4b 83       	std	Y+3, r20	; 0x03
    24f8:	2f ef       	ldi	r18, 0xFF	; 255
    24fa:	3f ef       	ldi	r19, 0xFF	; 255
    24fc:	1b c0       	rjmp	.+54     	; 0x2534 <fgetc+0x7c>
    24fe:	31 96       	adiw	r30, 0x01	; 1
    2500:	f9 83       	std	Y+1, r31	; 0x01
    2502:	e8 83       	st	Y, r30
    2504:	11 c0       	rjmp	.+34     	; 0x2528 <fgetc+0x70>
    2506:	ea 85       	ldd	r30, Y+10	; 0x0a
    2508:	fb 85       	ldd	r31, Y+11	; 0x0b
    250a:	ce 01       	movw	r24, r28
    250c:	09 95       	icall
    250e:	9c 01       	movw	r18, r24
    2510:	97 ff       	sbrs	r25, 7
    2512:	0a c0       	rjmp	.+20     	; 0x2528 <fgetc+0x70>
    2514:	9b 81       	ldd	r25, Y+3	; 0x03
    2516:	2f 5f       	subi	r18, 0xFF	; 255
    2518:	3f 4f       	sbci	r19, 0xFF	; 255
    251a:	11 f0       	breq	.+4      	; 0x2520 <fgetc+0x68>
    251c:	80 e2       	ldi	r24, 0x20	; 32
    251e:	01 c0       	rjmp	.+2      	; 0x2522 <fgetc+0x6a>
    2520:	80 e1       	ldi	r24, 0x10	; 16
    2522:	89 2b       	or	r24, r25
    2524:	8b 83       	std	Y+3, r24	; 0x03
    2526:	e8 cf       	rjmp	.-48     	; 0x24f8 <fgetc+0x40>
    2528:	8e 81       	ldd	r24, Y+6	; 0x06
    252a:	9f 81       	ldd	r25, Y+7	; 0x07
    252c:	01 96       	adiw	r24, 0x01	; 1
    252e:	9f 83       	std	Y+7, r25	; 0x07
    2530:	8e 83       	std	Y+6, r24	; 0x06
    2532:	30 e0       	ldi	r19, 0x00	; 0
    2534:	c9 01       	movw	r24, r18
    2536:	df 91       	pop	r29
    2538:	cf 91       	pop	r28
    253a:	08 95       	ret

0000253c <ungetc>:
    253c:	9c 01       	movw	r18, r24
    253e:	fb 01       	movw	r30, r22
    2540:	83 81       	ldd	r24, Z+3	; 0x03
    2542:	80 ff       	sbrs	r24, 0
    2544:	11 c0       	rjmp	.+34     	; 0x2568 <ungetc+0x2c>
    2546:	86 fd       	sbrc	r24, 6
    2548:	0f c0       	rjmp	.+30     	; 0x2568 <ungetc+0x2c>
    254a:	9f ef       	ldi	r25, 0xFF	; 255
    254c:	2f 3f       	cpi	r18, 0xFF	; 255
    254e:	39 07       	cpc	r19, r25
    2550:	59 f0       	breq	.+22     	; 0x2568 <ungetc+0x2c>
    2552:	22 83       	std	Z+2, r18	; 0x02
    2554:	80 64       	ori	r24, 0x40	; 64
    2556:	8f 7d       	andi	r24, 0xDF	; 223
    2558:	83 83       	std	Z+3, r24	; 0x03
    255a:	86 81       	ldd	r24, Z+6	; 0x06
    255c:	97 81       	ldd	r25, Z+7	; 0x07
    255e:	01 97       	sbiw	r24, 0x01	; 1
    2560:	97 83       	std	Z+7, r25	; 0x07
    2562:	86 83       	std	Z+6, r24	; 0x06
    2564:	30 e0       	ldi	r19, 0x00	; 0
    2566:	02 c0       	rjmp	.+4      	; 0x256c <ungetc+0x30>
    2568:	2f ef       	ldi	r18, 0xFF	; 255
    256a:	3f ef       	ldi	r19, 0xFF	; 255
    256c:	c9 01       	movw	r24, r18
    256e:	08 95       	ret

00002570 <__ultoa_invert>:
    2570:	fa 01       	movw	r30, r20
    2572:	aa 27       	eor	r26, r26
    2574:	28 30       	cpi	r18, 0x08	; 8
    2576:	51 f1       	breq	.+84     	; 0x25cc <__ultoa_invert+0x5c>
    2578:	20 31       	cpi	r18, 0x10	; 16
    257a:	81 f1       	breq	.+96     	; 0x25dc <__ultoa_invert+0x6c>
    257c:	e8 94       	clt
    257e:	6f 93       	push	r22
    2580:	6e 7f       	andi	r22, 0xFE	; 254
    2582:	6e 5f       	subi	r22, 0xFE	; 254
    2584:	7f 4f       	sbci	r23, 0xFF	; 255
    2586:	8f 4f       	sbci	r24, 0xFF	; 255
    2588:	9f 4f       	sbci	r25, 0xFF	; 255
    258a:	af 4f       	sbci	r26, 0xFF	; 255
    258c:	b1 e0       	ldi	r27, 0x01	; 1
    258e:	3e d0       	rcall	.+124    	; 0x260c <__ultoa_invert+0x9c>
    2590:	b4 e0       	ldi	r27, 0x04	; 4
    2592:	3c d0       	rcall	.+120    	; 0x260c <__ultoa_invert+0x9c>
    2594:	67 0f       	add	r22, r23
    2596:	78 1f       	adc	r23, r24
    2598:	89 1f       	adc	r24, r25
    259a:	9a 1f       	adc	r25, r26
    259c:	a1 1d       	adc	r26, r1
    259e:	68 0f       	add	r22, r24
    25a0:	79 1f       	adc	r23, r25
    25a2:	8a 1f       	adc	r24, r26
    25a4:	91 1d       	adc	r25, r1
    25a6:	a1 1d       	adc	r26, r1
    25a8:	6a 0f       	add	r22, r26
    25aa:	71 1d       	adc	r23, r1
    25ac:	81 1d       	adc	r24, r1
    25ae:	91 1d       	adc	r25, r1
    25b0:	a1 1d       	adc	r26, r1
    25b2:	20 d0       	rcall	.+64     	; 0x25f4 <__ultoa_invert+0x84>
    25b4:	09 f4       	brne	.+2      	; 0x25b8 <__ultoa_invert+0x48>
    25b6:	68 94       	set
    25b8:	3f 91       	pop	r19
    25ba:	2a e0       	ldi	r18, 0x0A	; 10
    25bc:	26 9f       	mul	r18, r22
    25be:	11 24       	eor	r1, r1
    25c0:	30 19       	sub	r19, r0
    25c2:	30 5d       	subi	r19, 0xD0	; 208
    25c4:	31 93       	st	Z+, r19
    25c6:	de f6       	brtc	.-74     	; 0x257e <__ultoa_invert+0xe>
    25c8:	cf 01       	movw	r24, r30
    25ca:	08 95       	ret
    25cc:	46 2f       	mov	r20, r22
    25ce:	47 70       	andi	r20, 0x07	; 7
    25d0:	40 5d       	subi	r20, 0xD0	; 208
    25d2:	41 93       	st	Z+, r20
    25d4:	b3 e0       	ldi	r27, 0x03	; 3
    25d6:	0f d0       	rcall	.+30     	; 0x25f6 <__ultoa_invert+0x86>
    25d8:	c9 f7       	brne	.-14     	; 0x25cc <__ultoa_invert+0x5c>
    25da:	f6 cf       	rjmp	.-20     	; 0x25c8 <__ultoa_invert+0x58>
    25dc:	46 2f       	mov	r20, r22
    25de:	4f 70       	andi	r20, 0x0F	; 15
    25e0:	40 5d       	subi	r20, 0xD0	; 208
    25e2:	4a 33       	cpi	r20, 0x3A	; 58
    25e4:	18 f0       	brcs	.+6      	; 0x25ec <__ultoa_invert+0x7c>
    25e6:	49 5d       	subi	r20, 0xD9	; 217
    25e8:	31 fd       	sbrc	r19, 1
    25ea:	40 52       	subi	r20, 0x20	; 32
    25ec:	41 93       	st	Z+, r20
    25ee:	02 d0       	rcall	.+4      	; 0x25f4 <__ultoa_invert+0x84>
    25f0:	a9 f7       	brne	.-22     	; 0x25dc <__ultoa_invert+0x6c>
    25f2:	ea cf       	rjmp	.-44     	; 0x25c8 <__ultoa_invert+0x58>
    25f4:	b4 e0       	ldi	r27, 0x04	; 4
    25f6:	a6 95       	lsr	r26
    25f8:	97 95       	ror	r25
    25fa:	87 95       	ror	r24
    25fc:	77 95       	ror	r23
    25fe:	67 95       	ror	r22
    2600:	ba 95       	dec	r27
    2602:	c9 f7       	brne	.-14     	; 0x25f6 <__ultoa_invert+0x86>
    2604:	00 97       	sbiw	r24, 0x00	; 0
    2606:	61 05       	cpc	r22, r1
    2608:	71 05       	cpc	r23, r1
    260a:	08 95       	ret
    260c:	9b 01       	movw	r18, r22
    260e:	ac 01       	movw	r20, r24
    2610:	0a 2e       	mov	r0, r26
    2612:	06 94       	lsr	r0
    2614:	57 95       	ror	r21
    2616:	47 95       	ror	r20
    2618:	37 95       	ror	r19
    261a:	27 95       	ror	r18
    261c:	ba 95       	dec	r27
    261e:	c9 f7       	brne	.-14     	; 0x2612 <__ultoa_invert+0xa2>
    2620:	62 0f       	add	r22, r18
    2622:	73 1f       	adc	r23, r19
    2624:	84 1f       	adc	r24, r20
    2626:	95 1f       	adc	r25, r21
    2628:	a0 1d       	adc	r26, r0
    262a:	08 95       	ret

0000262c <__ctype_isfalse>:
    262c:	99 27       	eor	r25, r25
    262e:	88 27       	eor	r24, r24

00002630 <__ctype_istrue>:
    2630:	08 95       	ret

00002632 <_exit>:
    2632:	f8 94       	cli

00002634 <__stop_program>:
    2634:	ff cf       	rjmp	.-2      	; 0x2634 <__stop_program>
