This folder contains all Verilog RTL designs and testbenches.
