 
****************************************
Report : compile_options
Design : transposer
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:17:48 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
transposer                               flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                outputs
                                                                constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : transposer
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:17:48 2018
****************************************


    Design: transposer

    max_leakage_power          0.00
  - Current Leakage Power  75394.66
  ----------------------------------
    Slack                  -75394.66  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay min
        -max_paths 15
Design : transposer
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:17:48 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
reg_in_reg[0][0][14]/D (dff_sg)    82.50 r           50.00        32.50
reg_in_reg[0][0][13]/D (dff_sg)    82.50 r           50.00        32.50
reg_in_reg[0][0][12]/D (dff_sg)    82.50 r           50.00        32.50
reg_in_reg[0][0][11]/D (dff_sg)    82.50 r           50.00        32.50
reg_in_reg[0][0][10]/D (dff_sg)    82.50 r           50.00        32.50
reg_in_reg[0][0][9]/D (dff_sg)     82.50 r           50.00        32.50
reg_in_reg[0][0][8]/D (dff_sg)     82.50 r           50.00        32.50
reg_in_reg[0][0][7]/D (dff_sg)     82.50 r           50.00        32.50
reg_in_reg[0][0][6]/D (dff_sg)     82.50 r           50.00        32.50
reg_in_reg[0][0][5]/D (dff_sg)     82.50 r           50.00        32.50
reg_in_reg[0][0][4]/D (dff_sg)     82.50 r           50.00        32.50
reg_in_reg[0][0][3]/D (dff_sg)     82.50 r           50.00        32.50
reg_in_reg[0][0][2]/D (dff_sg)     82.50 r           50.00        32.50
reg_in_reg[0][0][1]/D (dff_sg)     82.50 r           50.00        32.50
reg_in_reg[0][0][0]/D (dff_sg)     82.50 r           50.00        32.50

1
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 15
Design : transposer
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:17:48 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
out_reg[1][0][2]/D (dff_sg)      1396.06 f         1398.72         2.67
out_reg[0][3][14]/D (dff_sg)     1396.06 f         1398.72         2.67
out_reg[0][3][13]/D (dff_sg)     1396.06 f         1398.72         2.67
out_reg[0][3][12]/D (dff_sg)     1396.06 f         1398.72         2.67
out_reg[0][3][10]/D (dff_sg)     1396.06 f         1398.72         2.67
out_reg[0][3][7]/D (dff_sg)      1396.06 f         1398.72         2.67
out_reg[0][2][0]/D (dff_sg)      1396.06 f         1398.72         2.67
out_reg[0][1][10]/D (dff_sg)     1396.06 f         1398.72         2.67
out_reg[0][1][9]/D (dff_sg)      1396.06 f         1398.72         2.67
out_reg[0][1][4]/D (dff_sg)      1396.06 f         1398.72         2.67
out_reg[0][1][3]/D (dff_sg)      1396.06 f         1398.72         2.67
out_reg[0][1][2]/D (dff_sg)      1396.06 f         1398.72         2.67
out_reg[0][1][1]/D (dff_sg)      1396.06 f         1398.72         2.67
out_reg[0][0][19]/D (dff_sg)     1396.06 f         1398.72         2.67
out_reg[0][0][17]/D (dff_sg)     1396.06 f         1398.72         2.67

1
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -input_pins
        -nets
        -max_paths 15
Design : transposer
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:17:48 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: reg_in_reg[0][0][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][14]/Q (dff_sg)          9.94       9.94 r
  reg_in[0][0][14] (net)         1         0.00       9.94 r
  U11910/A (inv_x2_sg)                     0.00       9.94 r
  U11910/X (inv_x2_sg)                    13.53      23.47 f
  n16701 (net)                   1         0.00      23.47 f
  U12551/A (inv_x4_sg)                     0.00      23.47 f
  U12551/X (inv_x4_sg)                    15.21      38.69 r
  n16702 (net)                   3         0.00      38.69 r
  U13025/A (nand_x1_sg)                    0.00      38.69 r
  U13025/X (nand_x1_sg)                   18.45      57.13 f
  n14275 (net)                   1         0.00      57.13 f
  U10989/B (nand_x1_sg)                    0.00      57.13 f
  U10989/X (nand_x1_sg)                   25.37      82.50 r
  n15345 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][14]/D (dff_sg)          0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][13]/Q (dff_sg)          9.94       9.94 r
  reg_in[0][0][13] (net)         1         0.00       9.94 r
  U11911/A (inv_x2_sg)                     0.00       9.94 r
  U11911/X (inv_x2_sg)                    13.53      23.47 f
  n16703 (net)                   1         0.00      23.47 f
  U12552/A (inv_x4_sg)                     0.00      23.47 f
  U12552/X (inv_x4_sg)                    15.21      38.69 r
  n16704 (net)                   3         0.00      38.69 r
  U13024/A (nand_x1_sg)                    0.00      38.69 r
  U13024/X (nand_x1_sg)                   18.45      57.13 f
  n14273 (net)                   1         0.00      57.13 f
  U10987/B (nand_x1_sg)                    0.00      57.13 f
  U10987/X (nand_x1_sg)                   25.37      82.50 r
  n15344 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][13]/D (dff_sg)          0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][12]/Q (dff_sg)          9.94       9.94 r
  reg_in[0][0][12] (net)         1         0.00       9.94 r
  U11912/A (inv_x2_sg)                     0.00       9.94 r
  U11912/X (inv_x2_sg)                    13.53      23.47 f
  n16705 (net)                   1         0.00      23.47 f
  U12553/A (inv_x4_sg)                     0.00      23.47 f
  U12553/X (inv_x4_sg)                    15.21      38.69 r
  n16706 (net)                   3         0.00      38.69 r
  U13023/A (nand_x1_sg)                    0.00      38.69 r
  U13023/X (nand_x1_sg)                   18.45      57.13 f
  n14257 (net)                   1         0.00      57.13 f
  U10985/B (nand_x1_sg)                    0.00      57.13 f
  U10985/X (nand_x1_sg)                   25.37      82.50 r
  n15336 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][12]/D (dff_sg)          0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][11]/Q (dff_sg)          9.94       9.94 r
  reg_in[0][0][11] (net)         1         0.00       9.94 r
  U11913/A (inv_x2_sg)                     0.00       9.94 r
  U11913/X (inv_x2_sg)                    13.53      23.47 f
  n16707 (net)                   1         0.00      23.47 f
  U12554/A (inv_x4_sg)                     0.00      23.47 f
  U12554/X (inv_x4_sg)                    15.21      38.69 r
  n16708 (net)                   3         0.00      38.69 r
  U13022/A (nand_x1_sg)                    0.00      38.69 r
  U13022/X (nand_x1_sg)                   18.45      57.13 f
  n14255 (net)                   1         0.00      57.13 f
  U10983/B (nand_x1_sg)                    0.00      57.13 f
  U10983/X (nand_x1_sg)                   25.37      82.50 r
  n15335 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][11]/D (dff_sg)          0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][10]/Q (dff_sg)          9.94       9.94 r
  reg_in[0][0][10] (net)         1         0.00       9.94 r
  U11914/A (inv_x2_sg)                     0.00       9.94 r
  U11914/X (inv_x2_sg)                    13.53      23.47 f
  n16709 (net)                   1         0.00      23.47 f
  U12555/A (inv_x4_sg)                     0.00      23.47 f
  U12555/X (inv_x4_sg)                    15.21      38.69 r
  n16710 (net)                   3         0.00      38.69 r
  U13021/A (nand_x1_sg)                    0.00      38.69 r
  U13021/X (nand_x1_sg)                   18.45      57.13 f
  n14263 (net)                   1         0.00      57.13 f
  U10981/B (nand_x1_sg)                    0.00      57.13 f
  U10981/X (nand_x1_sg)                   25.37      82.50 r
  n15339 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][10]/D (dff_sg)          0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][9]/Q (dff_sg)           9.94       9.94 r
  reg_in[0][0][9] (net)          1         0.00       9.94 r
  U11915/A (inv_x2_sg)                     0.00       9.94 r
  U11915/X (inv_x2_sg)                    13.53      23.47 f
  n16711 (net)                   1         0.00      23.47 f
  U12556/A (inv_x4_sg)                     0.00      23.47 f
  U12556/X (inv_x4_sg)                    15.21      38.69 r
  n16712 (net)                   3         0.00      38.69 r
  U13020/A (nand_x1_sg)                    0.00      38.69 r
  U13020/X (nand_x1_sg)                   18.45      57.13 f
  n14261 (net)                   1         0.00      57.13 f
  U10979/B (nand_x1_sg)                    0.00      57.13 f
  U10979/X (nand_x1_sg)                   25.37      82.50 r
  n15338 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][9]/D (dff_sg)           0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][8]/Q (dff_sg)           9.94       9.94 r
  reg_in[0][0][8] (net)          1         0.00       9.94 r
  U11916/A (inv_x2_sg)                     0.00       9.94 r
  U11916/X (inv_x2_sg)                    13.53      23.47 f
  n16713 (net)                   1         0.00      23.47 f
  U12557/A (inv_x4_sg)                     0.00      23.47 f
  U12557/X (inv_x4_sg)                    15.21      38.69 r
  n16714 (net)                   3         0.00      38.69 r
  U12898/A (nand_x1_sg)                    0.00      38.69 r
  U12898/X (nand_x1_sg)                   18.45      57.13 f
  n14197 (net)                   1         0.00      57.13 f
  U10977/B (nand_x1_sg)                    0.00      57.13 f
  U10977/X (nand_x1_sg)                   25.37      82.50 r
  n15306 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][8]/D (dff_sg)           0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][7]/Q (dff_sg)           9.94       9.94 r
  reg_in[0][0][7] (net)          1         0.00       9.94 r
  U11917/A (inv_x2_sg)                     0.00       9.94 r
  U11917/X (inv_x2_sg)                    13.53      23.47 f
  n16715 (net)                   1         0.00      23.47 f
  U12558/A (inv_x4_sg)                     0.00      23.47 f
  U12558/X (inv_x4_sg)                    15.21      38.69 r
  n16716 (net)                   3         0.00      38.69 r
  U12897/A (nand_x1_sg)                    0.00      38.69 r
  U12897/X (nand_x1_sg)                   18.45      57.13 f
  n14195 (net)                   1         0.00      57.13 f
  U10975/B (nand_x1_sg)                    0.00      57.13 f
  U10975/X (nand_x1_sg)                   25.37      82.50 r
  n15305 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][7]/D (dff_sg)           0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][6]/Q (dff_sg)           9.94       9.94 r
  reg_in[0][0][6] (net)          1         0.00       9.94 r
  U11918/A (inv_x2_sg)                     0.00       9.94 r
  U11918/X (inv_x2_sg)                    13.53      23.47 f
  n16717 (net)                   1         0.00      23.47 f
  U12559/A (inv_x4_sg)                     0.00      23.47 f
  U12559/X (inv_x4_sg)                    15.21      38.69 r
  n16718 (net)                   3         0.00      38.69 r
  U12896/A (nand_x1_sg)                    0.00      38.69 r
  U12896/X (nand_x1_sg)                   18.45      57.13 f
  n14203 (net)                   1         0.00      57.13 f
  U10973/B (nand_x1_sg)                    0.00      57.13 f
  U10973/X (nand_x1_sg)                   25.37      82.50 r
  n15309 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][6]/D (dff_sg)           0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][5]/Q (dff_sg)           9.94       9.94 r
  reg_in[0][0][5] (net)          1         0.00       9.94 r
  U11919/A (inv_x2_sg)                     0.00       9.94 r
  U11919/X (inv_x2_sg)                    13.53      23.47 f
  n16719 (net)                   1         0.00      23.47 f
  U12560/A (inv_x4_sg)                     0.00      23.47 f
  U12560/X (inv_x4_sg)                    15.21      38.69 r
  n16720 (net)                   3         0.00      38.69 r
  U12895/A (nand_x1_sg)                    0.00      38.69 r
  U12895/X (nand_x1_sg)                   18.45      57.13 f
  n14201 (net)                   1         0.00      57.13 f
  U10971/B (nand_x1_sg)                    0.00      57.13 f
  U10971/X (nand_x1_sg)                   25.37      82.50 r
  n15308 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][5]/D (dff_sg)           0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][4]/Q (dff_sg)           9.94       9.94 r
  reg_in[0][0][4] (net)          1         0.00       9.94 r
  U11920/A (inv_x2_sg)                     0.00       9.94 r
  U11920/X (inv_x2_sg)                    13.53      23.47 f
  n16721 (net)                   1         0.00      23.47 f
  U12561/A (inv_x4_sg)                     0.00      23.47 f
  U12561/X (inv_x4_sg)                    15.21      38.69 r
  n16722 (net)                   3         0.00      38.69 r
  U12894/A (nand_x1_sg)                    0.00      38.69 r
  U12894/X (nand_x1_sg)                   18.45      57.13 f
  n14185 (net)                   1         0.00      57.13 f
  U10969/B (nand_x1_sg)                    0.00      57.13 f
  U10969/X (nand_x1_sg)                   25.37      82.50 r
  n15300 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][4]/D (dff_sg)           0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][3]/Q (dff_sg)           9.94       9.94 r
  reg_in[0][0][3] (net)          1         0.00       9.94 r
  U11921/A (inv_x2_sg)                     0.00       9.94 r
  U11921/X (inv_x2_sg)                    13.53      23.47 f
  n16723 (net)                   1         0.00      23.47 f
  U12562/A (inv_x4_sg)                     0.00      23.47 f
  U12562/X (inv_x4_sg)                    15.21      38.69 r
  n16724 (net)                   3         0.00      38.69 r
  U12893/A (nand_x1_sg)                    0.00      38.69 r
  U12893/X (nand_x1_sg)                   18.45      57.13 f
  n14183 (net)                   1         0.00      57.13 f
  U10967/B (nand_x1_sg)                    0.00      57.13 f
  U10967/X (nand_x1_sg)                   25.37      82.50 r
  n15299 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][3]/D (dff_sg)           0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][2]/Q (dff_sg)           9.94       9.94 r
  reg_in[0][0][2] (net)          1         0.00       9.94 r
  U11922/A (inv_x2_sg)                     0.00       9.94 r
  U11922/X (inv_x2_sg)                    13.53      23.47 f
  n16725 (net)                   1         0.00      23.47 f
  U12563/A (inv_x4_sg)                     0.00      23.47 f
  U12563/X (inv_x4_sg)                    15.21      38.69 r
  n16726 (net)                   3         0.00      38.69 r
  U12892/A (nand_x1_sg)                    0.00      38.69 r
  U12892/X (nand_x1_sg)                   18.45      57.13 f
  n14191 (net)                   1         0.00      57.13 f
  U10965/B (nand_x1_sg)                    0.00      57.13 f
  U10965/X (nand_x1_sg)                   25.37      82.50 r
  n15303 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][2]/D (dff_sg)           0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][1]/Q (dff_sg)           9.94       9.94 r
  reg_in[0][0][1] (net)          1         0.00       9.94 r
  U11923/A (inv_x2_sg)                     0.00       9.94 r
  U11923/X (inv_x2_sg)                    13.53      23.47 f
  n16727 (net)                   1         0.00      23.47 f
  U12564/A (inv_x4_sg)                     0.00      23.47 f
  U12564/X (inv_x4_sg)                    15.21      38.69 r
  n16728 (net)                   3         0.00      38.69 r
  U12891/A (nand_x1_sg)                    0.00      38.69 r
  U12891/X (nand_x1_sg)                   18.45      57.13 f
  n14189 (net)                   1         0.00      57.13 f
  U10963/B (nand_x1_sg)                    0.00      57.13 f
  U10963/X (nand_x1_sg)                   25.37      82.50 r
  n15302 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][1]/D (dff_sg)           0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


  Startpoint: reg_in_reg[0][0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][0]/Q (dff_sg)           9.94       9.94 r
  reg_in[0][0][0] (net)          1         0.00       9.94 r
  U11924/A (inv_x2_sg)                     0.00       9.94 r
  U11924/X (inv_x2_sg)                    13.53      23.47 f
  n16729 (net)                   1         0.00      23.47 f
  U12565/A (inv_x4_sg)                     0.00      23.47 f
  U12565/X (inv_x4_sg)                    15.21      38.69 r
  n16730 (net)                   3         0.00      38.69 r
  U13019/A (nand_x1_sg)                    0.00      38.69 r
  U13019/X (nand_x1_sg)                   18.45      57.13 f
  n14221 (net)                   1         0.00      57.13 f
  U10961/B (nand_x1_sg)                    0.00      57.13 f
  U10961/X (nand_x1_sg)                   25.37      82.50 r
  n15318 (net)                   1         0.00      82.50 r
  reg_in_reg[0][0][0]/D (dff_sg)           0.00      82.50 r
  data arrival time                                  82.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -82.50
  -----------------------------------------------------------
  slack (MET)                                        32.50


1
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -input_pins
        -nets
        -max_paths 15
Design : transposer
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:17:48 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10486/B (nand_x1_sg)                    0.03    1090.87 f
  U10486/X (nand_x1_sg)                  244.12    1334.98 r
  n13420 (net)                   1         0.00    1334.98 r
  U10485/A (nand_x1_sg)                    0.00    1334.98 r
  U10485/X (nand_x1_sg)                   61.08    1396.06 f
  n14919 (net)                   1         0.00    1396.06 f
  out_reg[1][0][2]/D (dff_sg)              0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[1][0][2]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10470/B (nand_x1_sg)                    0.03    1090.87 f
  U10470/X (nand_x1_sg)                  244.12    1334.98 r
  n13348 (net)                   1         0.00    1334.98 r
  U10469/A (nand_x1_sg)                    0.00    1334.98 r
  U10469/X (nand_x1_sg)                   61.08    1396.06 f
  n14883 (net)                   1         0.00    1396.06 f
  out_reg[0][3][14]/D (dff_sg)             0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][3][14]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10468/B (nand_x1_sg)                    0.03    1090.87 f
  U10468/X (nand_x1_sg)                  244.12    1334.98 r
  n13356 (net)                   1         0.00    1334.98 r
  U10467/A (nand_x1_sg)                    0.00    1334.98 r
  U10467/X (nand_x1_sg)                   61.08    1396.06 f
  n14887 (net)                   1         0.00    1396.06 f
  out_reg[0][3][13]/D (dff_sg)             0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][3][13]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10466/B (nand_x1_sg)                    0.03    1090.87 f
  U10466/X (nand_x1_sg)                  244.12    1334.98 r
  n13354 (net)                   1         0.00    1334.98 r
  U10465/A (nand_x1_sg)                    0.00    1334.98 r
  U10465/X (nand_x1_sg)                   61.08    1396.06 f
  n14886 (net)                   1         0.00    1396.06 f
  out_reg[0][3][12]/D (dff_sg)             0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][3][12]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10462/B (nand_x1_sg)                    0.03    1090.87 f
  U10462/X (nand_x1_sg)                  244.12    1334.98 r
  n13384 (net)                   1         0.00    1334.98 r
  U10461/A (nand_x1_sg)                    0.00    1334.98 r
  U10461/X (nand_x1_sg)                   61.08    1396.06 f
  n14901 (net)                   1         0.00    1396.06 f
  out_reg[0][3][10]/D (dff_sg)             0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][3][10]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10456/B (nand_x1_sg)                    0.03    1090.87 f
  U10456/X (nand_x1_sg)                  244.12    1334.98 r
  n13374 (net)                   1         0.00    1334.98 r
  U10455/A (nand_x1_sg)                    0.00    1334.98 r
  U10455/X (nand_x1_sg)                   61.08    1396.06 f
  n14896 (net)                   1         0.00    1396.06 f
  out_reg[0][3][7]/D (dff_sg)              0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][3][7]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10402/B (nand_x1_sg)                    0.03    1090.87 f
  U10402/X (nand_x1_sg)                  244.12    1334.98 r
  n13644 (net)                   1         0.00    1334.98 r
  U10401/A (nand_x1_sg)                    0.00    1334.98 r
  U10401/X (nand_x1_sg)                   61.08    1396.06 f
  n15031 (net)                   1         0.00    1396.06 f
  out_reg[0][2][0]/D (dff_sg)              0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][2][0]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10382/B (nand_x1_sg)                    0.03    1090.87 f
  U10382/X (nand_x1_sg)                  244.12    1334.98 r
  n13794 (net)                   1         0.00    1334.98 r
  U10381/A (nand_x1_sg)                    0.00    1334.98 r
  U10381/X (nand_x1_sg)                   61.08    1396.06 f
  n15106 (net)                   1         0.00    1396.06 f
  out_reg[0][1][10]/D (dff_sg)             0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][1][10]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10380/B (nand_x1_sg)                    0.03    1090.87 f
  U10380/X (nand_x1_sg)                  244.12    1334.98 r
  n13802 (net)                   1         0.00    1334.98 r
  U10379/A (nand_x1_sg)                    0.00    1334.98 r
  U10379/X (nand_x1_sg)                   61.08    1396.06 f
  n15110 (net)                   1         0.00    1396.06 f
  out_reg[0][1][9]/D (dff_sg)              0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][1][9]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10370/B (nand_x1_sg)                    0.03    1090.87 f
  U10370/X (nand_x1_sg)                  244.12    1334.98 r
  n13788 (net)                   1         0.00    1334.98 r
  U10369/A (nand_x1_sg)                    0.00    1334.98 r
  U10369/X (nand_x1_sg)                   61.08    1396.06 f
  n15103 (net)                   1         0.00    1396.06 f
  out_reg[0][1][4]/D (dff_sg)              0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][1][4]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10368/B (nand_x1_sg)                    0.03    1090.87 f
  U10368/X (nand_x1_sg)                  244.12    1334.98 r
  n13820 (net)                   1         0.00    1334.98 r
  U10367/A (nand_x1_sg)                    0.00    1334.98 r
  U10367/X (nand_x1_sg)                   61.08    1396.06 f
  n15119 (net)                   1         0.00    1396.06 f
  out_reg[0][1][3]/D (dff_sg)              0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][1][3]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10366/B (nand_x1_sg)                    0.03    1090.87 f
  U10366/X (nand_x1_sg)                  244.12    1334.98 r
  n13818 (net)                   1         0.00    1334.98 r
  U10365/A (nand_x1_sg)                    0.00    1334.98 r
  U10365/X (nand_x1_sg)                   61.08    1396.06 f
  n15118 (net)                   1         0.00    1396.06 f
  out_reg[0][1][2]/D (dff_sg)              0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][1][2]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10364/B (nand_x1_sg)                    0.03    1090.87 f
  U10364/X (nand_x1_sg)                  244.12    1334.98 r
  n13826 (net)                   1         0.00    1334.98 r
  U10363/A (nand_x1_sg)                    0.00    1334.98 r
  U10363/X (nand_x1_sg)                   61.08    1396.06 f
  n15122 (net)                   1         0.00    1396.06 f
  out_reg[0][1][1]/D (dff_sg)              0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][1][1]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10360/B (nand_x1_sg)                    0.03    1090.87 f
  U10360/X (nand_x1_sg)                  244.12    1334.98 r
  n13808 (net)                   1         0.00    1334.98 r
  U10359/A (nand_x1_sg)                    0.00    1334.98 r
  U10359/X (nand_x1_sg)                   61.08    1396.06 f
  n15113 (net)                   1         0.00    1396.06 f
  out_reg[0][0][19]/D (dff_sg)             0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][0][19]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                  8.43       8.43 r
  n18400 (net)                   1         0.00       8.43 r
  U9671/A (inv_x1_sg)                      0.00       8.43 r
  U9671/X (inv_x1_sg)                     15.37      23.80 f
  n15445 (net)                   1         0.00      23.80 f
  U9672/A (inv_x2_sg)                      0.00      23.80 f
  U9672/X (inv_x2_sg)                     15.34      39.14 r
  n15446 (net)                   1         0.00      39.14 r
  U11603/A (inv_x4_sg)                     0.00      39.14 r
  U11603/X (inv_x4_sg)                    13.45      52.59 f
  n15449 (net)                   1         0.00      52.59 f
  U11604/A (inv_x8_sg)                     0.00      52.59 f
  U11604/X (inv_x8_sg)                    13.09      65.68 r
  state[1] (net)                 3         0.00      65.68 r
  U11925/A (inv_x8_sg)                     0.00      65.68 r
  U11925/X (inv_x8_sg)                    12.64      78.32 f
  n18399 (net)                   4         0.00      78.32 f
  U12889/B (nor_x1_sg)                     0.00      78.32 f
  U12889/X (nor_x1_sg)                    16.76      95.08 r
  n14481 (net)                   1         0.00      95.08 r
  U9678/A (nand_x4_sg)                     0.00      95.08 r
  U9678/X (nand_x4_sg)                    21.35     116.42 f
  n14480 (net)                   1         0.00     116.42 f
  U9677/A (inv_x8_sg)                      0.00     116.43 f
  U9677/X (inv_x8_sg)                     14.78     131.21 r
  n18398 (net)                   1         0.00     131.21 r
  U9680/A (nor_x8_sg)                      0.00     131.21 r
  U9680/X (nor_x8_sg)                     17.57     148.78 f
  n14472 (net)                   3         0.00     148.78 f
  U9679/A (inv_x8_sg)                      0.00     148.78 f
  U9679/X (inv_x8_sg)                     17.90     166.68 r
  n18397 (net)                   4         0.00     166.68 r
  U9659/B (nor_x1_sg)                      0.00     166.68 r
  U9659/X (nor_x1_sg)                     17.88     184.57 f
  n13189 (net)                   1         0.00     184.57 f
  U9658/A (inv_x2_sg)                      0.00     184.57 f
  U9658/X (inv_x2_sg)                     15.81     200.38 r
  n16777 (net)                   1         0.00     200.38 r
  U9657/A (inv_x4_sg)                      0.00     200.38 r
  U9657/X (inv_x4_sg)                     13.31     213.69 f
  n16776 (net)                   2         0.00     213.69 f
  U9655/A (inv_x4_sg)                      0.00     213.69 f
  U9655/X (inv_x4_sg)                     13.89     227.58 r
  n16775 (net)                   1         0.00     227.58 r
  U13891/A (inv_x8_sg)                     0.00     227.58 r
  U13891/X (inv_x8_sg)                    22.48     250.05 f
  n16774 (net)                   9         0.00     250.05 f
  U13890/A (inv_x8_sg)                     0.00     250.06 f
  U13890/X (inv_x8_sg)                    23.24     273.29 r
  n16773 (net)                   3         0.00     273.29 r
  U13888/A (inv_x8_sg)                     0.00     273.29 r
  U13888/X (inv_x8_sg)                   817.54    1090.83 f
  n16771 (net)                  87         0.00    1090.83 f
  U10356/B (nand_x1_sg)                    0.03    1090.87 f
  U10356/X (nand_x1_sg)                  244.12    1334.98 r
  n13814 (net)                   1         0.00    1334.98 r
  U10355/A (nand_x1_sg)                    0.00    1334.98 r
  U10355/X (nand_x1_sg)                   61.08    1396.06 f
  n15116 (net)                   1         0.00    1396.06 f
  out_reg[0][0][17]/D (dff_sg)             0.00    1396.06 f
  data arrival time                                1396.06

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][0][17]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      19.72    1398.72
  data required time                               1398.72
  -----------------------------------------------------------
  data required time                               1398.72
  data arrival time                               -1396.06
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 11.68      11.68 f
  n18401 (net)                   1         0.00      11.68 f
  U9673/A (inv_x1_sg)                      0.00      11.68 f
  U9673/X (inv_x1_sg)                     16.84      28.51 r
  n15447 (net)                   1         0.00      28.51 r
  U9674/A (inv_x2_sg)                      0.00      28.51 r
  U9674/X (inv_x2_sg)                     14.62      43.14 f
  n15448 (net)                   1         0.00      43.14 f
  U12566/A (inv_x4_sg)                     0.00      43.14 f
  U12566/X (inv_x4_sg)                    18.37      61.51 r
  n16731 (net)                   2         0.00      61.51 r
  U12567/A (inv_x8_sg)                     0.00      61.51 r
  U12567/X (inv_x8_sg)                    13.61      75.12 f
  state[0] (net)                 4         0.00      75.12 f
  state[0] (out)                           0.00      75.12 f
  data arrival time                                  75.12

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -75.12
  -----------------------------------------------------------
  slack (MET)                                      1353.88


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n18400 (net)                   1         0.00      11.68 f
  U9671/A (inv_x1_sg)                      0.00      11.68 f
  U9671/X (inv_x1_sg)                     16.84      28.51 r
  n15445 (net)                   1         0.00      28.51 r
  U9672/A (inv_x2_sg)                      0.00      28.51 r
  U9672/X (inv_x2_sg)                     14.62      43.14 f
  n15446 (net)                   1         0.00      43.14 f
  U11603/A (inv_x4_sg)                     0.00      43.14 f
  U11603/X (inv_x4_sg)                    14.25      57.39 r
  n15449 (net)                   1         0.00      57.39 r
  U11604/A (inv_x8_sg)                     0.00      57.39 r
  U11604/X (inv_x8_sg)                    12.70      70.09 f
  state[1] (net)                 3         0.00      70.09 f
  state[1] (out)                           0.00      70.09 f
  data arrival time                                  70.09

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -70.09
  -----------------------------------------------------------
  slack (MET)                                      1358.91


  Startpoint: out_reg[0][0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][12]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][12]/Q (dff_sg)            11.68      11.68 f
  n18709 (net)                   1         0.00      11.68 f
  U9693/A (inv_x1_sg)                      0.00      11.68 f
  U9693/X (inv_x1_sg)                     16.84      28.51 r
  n16065 (net)                   1         0.00      28.51 r
  U12233/A (inv_x2_sg)                     0.00      28.51 r
  U12233/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][12] (net)            2         0.00      43.89 f
  out[0][0][12] (out)                      0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


  Startpoint: out_reg[0][0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][11]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][11]/Q (dff_sg)            11.68      11.68 f
  n18710 (net)                   1         0.00      11.68 f
  U9692/A (inv_x1_sg)                      0.00      11.68 f
  U9692/X (inv_x1_sg)                     16.84      28.51 r
  n16067 (net)                   1         0.00      28.51 r
  U12234/A (inv_x2_sg)                     0.00      28.51 r
  U12234/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][11] (net)            2         0.00      43.89 f
  out[0][0][11] (out)                      0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


  Startpoint: out_reg[0][0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][10]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][10]/Q (dff_sg)            11.68      11.68 f
  n18711 (net)                   1         0.00      11.68 f
  U9691/A (inv_x1_sg)                      0.00      11.68 f
  U9691/X (inv_x1_sg)                     16.84      28.51 r
  n16069 (net)                   1         0.00      28.51 r
  U12235/A (inv_x2_sg)                     0.00      28.51 r
  U12235/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][10] (net)            2         0.00      43.89 f
  out[0][0][10] (out)                      0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


  Startpoint: out_reg[0][0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][9]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][9]/Q (dff_sg)             11.68      11.68 f
  n18712 (net)                   1         0.00      11.68 f
  U9690/A (inv_x1_sg)                      0.00      11.68 f
  U9690/X (inv_x1_sg)                     16.84      28.51 r
  n16071 (net)                   1         0.00      28.51 r
  U12236/A (inv_x2_sg)                     0.00      28.51 r
  U12236/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][9] (net)             2         0.00      43.89 f
  out[0][0][9] (out)                       0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


  Startpoint: out_reg[0][0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][8]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][8]/Q (dff_sg)             11.68      11.68 f
  n18713 (net)                   1         0.00      11.68 f
  U9689/A (inv_x1_sg)                      0.00      11.68 f
  U9689/X (inv_x1_sg)                     16.84      28.51 r
  n16073 (net)                   1         0.00      28.51 r
  U12237/A (inv_x2_sg)                     0.00      28.51 r
  U12237/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][8] (net)             2         0.00      43.89 f
  out[0][0][8] (out)                       0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


  Startpoint: out_reg[0][0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][7]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][7]/Q (dff_sg)             11.68      11.68 f
  n18714 (net)                   1         0.00      11.68 f
  U9688/A (inv_x1_sg)                      0.00      11.68 f
  U9688/X (inv_x1_sg)                     16.84      28.51 r
  n16075 (net)                   1         0.00      28.51 r
  U12238/A (inv_x2_sg)                     0.00      28.51 r
  U12238/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][7] (net)             2         0.00      43.89 f
  out[0][0][7] (out)                       0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


  Startpoint: out_reg[0][0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][6]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][6]/Q (dff_sg)             11.68      11.68 f
  n18715 (net)                   1         0.00      11.68 f
  U9687/A (inv_x1_sg)                      0.00      11.68 f
  U9687/X (inv_x1_sg)                     16.84      28.51 r
  n16077 (net)                   1         0.00      28.51 r
  U12239/A (inv_x2_sg)                     0.00      28.51 r
  U12239/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][6] (net)             2         0.00      43.89 f
  out[0][0][6] (out)                       0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


  Startpoint: out_reg[0][0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][5]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][5]/Q (dff_sg)             11.68      11.68 f
  n18716 (net)                   1         0.00      11.68 f
  U9686/A (inv_x1_sg)                      0.00      11.68 f
  U9686/X (inv_x1_sg)                     16.84      28.51 r
  n16079 (net)                   1         0.00      28.51 r
  U12240/A (inv_x2_sg)                     0.00      28.51 r
  U12240/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][5] (net)             2         0.00      43.89 f
  out[0][0][5] (out)                       0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


  Startpoint: out_reg[0][0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][4]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][4]/Q (dff_sg)             11.68      11.68 f
  n18717 (net)                   1         0.00      11.68 f
  U9685/A (inv_x1_sg)                      0.00      11.68 f
  U9685/X (inv_x1_sg)                     16.84      28.51 r
  n16081 (net)                   1         0.00      28.51 r
  U12241/A (inv_x2_sg)                     0.00      28.51 r
  U12241/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][4] (net)             2         0.00      43.89 f
  out[0][0][4] (out)                       0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


  Startpoint: out_reg[0][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][3]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][3]/Q (dff_sg)             11.68      11.68 f
  n18718 (net)                   1         0.00      11.68 f
  U9684/A (inv_x1_sg)                      0.00      11.68 f
  U9684/X (inv_x1_sg)                     16.84      28.51 r
  n16083 (net)                   1         0.00      28.51 r
  U12242/A (inv_x2_sg)                     0.00      28.51 r
  U12242/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][3] (net)             2         0.00      43.89 f
  out[0][0][3] (out)                       0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


  Startpoint: out_reg[0][0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][2]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][2]/Q (dff_sg)             11.68      11.68 f
  n18719 (net)                   1         0.00      11.68 f
  U9683/A (inv_x1_sg)                      0.00      11.68 f
  U9683/X (inv_x1_sg)                     16.84      28.51 r
  n16085 (net)                   1         0.00      28.51 r
  U12243/A (inv_x2_sg)                     0.00      28.51 r
  U12243/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][2] (net)             2         0.00      43.89 f
  out[0][0][2] (out)                       0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


  Startpoint: out_reg[0][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][1]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][1]/Q (dff_sg)             11.68      11.68 f
  n18720 (net)                   1         0.00      11.68 f
  U9682/A (inv_x1_sg)                      0.00      11.68 f
  U9682/X (inv_x1_sg)                     16.84      28.51 r
  n16087 (net)                   1         0.00      28.51 r
  U12244/A (inv_x2_sg)                     0.00      28.51 r
  U12244/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][1] (net)             2         0.00      43.89 f
  out[0][0][1] (out)                       0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


  Startpoint: out_reg[0][0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][0]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][0]/Q (dff_sg)             11.68      11.68 f
  n18721 (net)                   1         0.00      11.68 f
  U9681/A (inv_x1_sg)                      0.00      11.68 f
  U9681/X (inv_x1_sg)                     16.84      28.51 r
  n16089 (net)                   1         0.00      28.51 r
  U12245/A (inv_x2_sg)                     0.00      28.51 r
  U12245/X (inv_x2_sg)                    15.38      43.89 f
  out[0][0][0] (net)             2         0.00      43.89 f
  out[0][0][0] (out)                       0.00      43.89 f
  data arrival time                                  43.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.89
  -----------------------------------------------------------
  slack (MET)                                      1385.11


1
 
****************************************
Report : clock_skew
Design : transposer
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:17:48 2018
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -     50.00     50.00
1
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : transposer
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:17:48 2018
****************************************


Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
transposer             1K                sg_338K


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                    642   dr, d         3108.23      clk
1
