
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fsfreeze_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b98 <.init>:
  400b98:	stp	x29, x30, [sp, #-16]!
  400b9c:	mov	x29, sp
  400ba0:	bl	400df0 <ferror@plt+0x60>
  400ba4:	ldp	x29, x30, [sp], #16
  400ba8:	ret

Disassembly of section .plt:

0000000000400bb0 <_exit@plt-0x20>:
  400bb0:	stp	x16, x30, [sp, #-16]!
  400bb4:	adrp	x16, 412000 <ferror@plt+0x11270>
  400bb8:	ldr	x17, [x16, #4088]
  400bbc:	add	x16, x16, #0xff8
  400bc0:	br	x17
  400bc4:	nop
  400bc8:	nop
  400bcc:	nop

0000000000400bd0 <_exit@plt>:
  400bd0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400bd4:	ldr	x17, [x16]
  400bd8:	add	x16, x16, #0x0
  400bdc:	br	x17

0000000000400be0 <fputs@plt>:
  400be0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400be4:	ldr	x17, [x16, #8]
  400be8:	add	x16, x16, #0x8
  400bec:	br	x17

0000000000400bf0 <exit@plt>:
  400bf0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400bf4:	ldr	x17, [x16, #16]
  400bf8:	add	x16, x16, #0x10
  400bfc:	br	x17

0000000000400c00 <dup@plt>:
  400c00:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c04:	ldr	x17, [x16, #24]
  400c08:	add	x16, x16, #0x18
  400c0c:	br	x17

0000000000400c10 <__cxa_atexit@plt>:
  400c10:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c14:	ldr	x17, [x16, #32]
  400c18:	add	x16, x16, #0x20
  400c1c:	br	x17

0000000000400c20 <fputc@plt>:
  400c20:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c24:	ldr	x17, [x16, #40]
  400c28:	add	x16, x16, #0x28
  400c2c:	br	x17

0000000000400c30 <fileno@plt>:
  400c30:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c34:	ldr	x17, [x16, #48]
  400c38:	add	x16, x16, #0x30
  400c3c:	br	x17

0000000000400c40 <open@plt>:
  400c40:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c44:	ldr	x17, [x16, #56]
  400c48:	add	x16, x16, #0x38
  400c4c:	br	x17

0000000000400c50 <bindtextdomain@plt>:
  400c50:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c54:	ldr	x17, [x16, #64]
  400c58:	add	x16, x16, #0x40
  400c5c:	br	x17

0000000000400c60 <__libc_start_main@plt>:
  400c60:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c64:	ldr	x17, [x16, #72]
  400c68:	add	x16, x16, #0x48
  400c6c:	br	x17

0000000000400c70 <close@plt>:
  400c70:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c74:	ldr	x17, [x16, #80]
  400c78:	add	x16, x16, #0x50
  400c7c:	br	x17

0000000000400c80 <__gmon_start__@plt>:
  400c80:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c84:	ldr	x17, [x16, #88]
  400c88:	add	x16, x16, #0x58
  400c8c:	br	x17

0000000000400c90 <abort@plt>:
  400c90:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c94:	ldr	x17, [x16, #96]
  400c98:	add	x16, x16, #0x60
  400c9c:	br	x17

0000000000400ca0 <textdomain@plt>:
  400ca0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400ca4:	ldr	x17, [x16, #104]
  400ca8:	add	x16, x16, #0x68
  400cac:	br	x17

0000000000400cb0 <getopt_long@plt>:
  400cb0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400cb4:	ldr	x17, [x16, #112]
  400cb8:	add	x16, x16, #0x70
  400cbc:	br	x17

0000000000400cc0 <warn@plt>:
  400cc0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400cc4:	ldr	x17, [x16, #120]
  400cc8:	add	x16, x16, #0x78
  400ccc:	br	x17

0000000000400cd0 <fflush@plt>:
  400cd0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400cd4:	ldr	x17, [x16, #128]
  400cd8:	add	x16, x16, #0x80
  400cdc:	br	x17

0000000000400ce0 <warnx@plt>:
  400ce0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400ce4:	ldr	x17, [x16, #136]
  400ce8:	add	x16, x16, #0x88
  400cec:	br	x17

0000000000400cf0 <__fxstat@plt>:
  400cf0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400cf4:	ldr	x17, [x16, #144]
  400cf8:	add	x16, x16, #0x90
  400cfc:	br	x17

0000000000400d00 <errx@plt>:
  400d00:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d04:	ldr	x17, [x16, #152]
  400d08:	add	x16, x16, #0x98
  400d0c:	br	x17

0000000000400d10 <printf@plt>:
  400d10:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d14:	ldr	x17, [x16, #160]
  400d18:	add	x16, x16, #0xa0
  400d1c:	br	x17

0000000000400d20 <__assert_fail@plt>:
  400d20:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d24:	ldr	x17, [x16, #168]
  400d28:	add	x16, x16, #0xa8
  400d2c:	br	x17

0000000000400d30 <__errno_location@plt>:
  400d30:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d34:	ldr	x17, [x16, #176]
  400d38:	add	x16, x16, #0xb0
  400d3c:	br	x17

0000000000400d40 <gettext@plt>:
  400d40:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d44:	ldr	x17, [x16, #184]
  400d48:	add	x16, x16, #0xb8
  400d4c:	br	x17

0000000000400d50 <fprintf@plt>:
  400d50:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d54:	ldr	x17, [x16, #192]
  400d58:	add	x16, x16, #0xc0
  400d5c:	br	x17

0000000000400d60 <err@plt>:
  400d60:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d64:	ldr	x17, [x16, #200]
  400d68:	add	x16, x16, #0xc8
  400d6c:	br	x17

0000000000400d70 <ioctl@plt>:
  400d70:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d74:	ldr	x17, [x16, #208]
  400d78:	add	x16, x16, #0xd0
  400d7c:	br	x17

0000000000400d80 <setlocale@plt>:
  400d80:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d84:	ldr	x17, [x16, #216]
  400d88:	add	x16, x16, #0xd8
  400d8c:	br	x17

0000000000400d90 <ferror@plt>:
  400d90:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d94:	ldr	x17, [x16, #224]
  400d98:	add	x16, x16, #0xe0
  400d9c:	br	x17

Disassembly of section .text:

0000000000400da0 <.text>:
  400da0:	mov	x29, #0x0                   	// #0
  400da4:	mov	x30, #0x0                   	// #0
  400da8:	mov	x5, x0
  400dac:	ldr	x1, [sp]
  400db0:	add	x2, sp, #0x8
  400db4:	mov	x6, sp
  400db8:	movz	x0, #0x0, lsl #48
  400dbc:	movk	x0, #0x0, lsl #32
  400dc0:	movk	x0, #0x40, lsl #16
  400dc4:	movk	x0, #0xeac
  400dc8:	movz	x3, #0x0, lsl #48
  400dcc:	movk	x3, #0x0, lsl #32
  400dd0:	movk	x3, #0x40, lsl #16
  400dd4:	movk	x3, #0x1938
  400dd8:	movz	x4, #0x0, lsl #48
  400ddc:	movk	x4, #0x0, lsl #32
  400de0:	movk	x4, #0x40, lsl #16
  400de4:	movk	x4, #0x19b8
  400de8:	bl	400c60 <__libc_start_main@plt>
  400dec:	bl	400c90 <abort@plt>
  400df0:	adrp	x0, 412000 <ferror@plt+0x11270>
  400df4:	ldr	x0, [x0, #4064]
  400df8:	cbz	x0, 400e00 <ferror@plt+0x70>
  400dfc:	b	400c80 <__gmon_start__@plt>
  400e00:	ret
  400e04:	nop
  400e08:	adrp	x0, 413000 <ferror@plt+0x12270>
  400e0c:	add	x0, x0, #0xf8
  400e10:	adrp	x1, 413000 <ferror@plt+0x12270>
  400e14:	add	x1, x1, #0xf8
  400e18:	cmp	x1, x0
  400e1c:	b.eq	400e34 <ferror@plt+0xa4>  // b.none
  400e20:	adrp	x1, 401000 <ferror@plt+0x270>
  400e24:	ldr	x1, [x1, #2552]
  400e28:	cbz	x1, 400e34 <ferror@plt+0xa4>
  400e2c:	mov	x16, x1
  400e30:	br	x16
  400e34:	ret
  400e38:	adrp	x0, 413000 <ferror@plt+0x12270>
  400e3c:	add	x0, x0, #0xf8
  400e40:	adrp	x1, 413000 <ferror@plt+0x12270>
  400e44:	add	x1, x1, #0xf8
  400e48:	sub	x1, x1, x0
  400e4c:	lsr	x2, x1, #63
  400e50:	add	x1, x2, x1, asr #3
  400e54:	cmp	xzr, x1, asr #1
  400e58:	asr	x1, x1, #1
  400e5c:	b.eq	400e74 <ferror@plt+0xe4>  // b.none
  400e60:	adrp	x2, 401000 <ferror@plt+0x270>
  400e64:	ldr	x2, [x2, #2560]
  400e68:	cbz	x2, 400e74 <ferror@plt+0xe4>
  400e6c:	mov	x16, x2
  400e70:	br	x16
  400e74:	ret
  400e78:	stp	x29, x30, [sp, #-32]!
  400e7c:	mov	x29, sp
  400e80:	str	x19, [sp, #16]
  400e84:	adrp	x19, 413000 <ferror@plt+0x12270>
  400e88:	ldrb	w0, [x19, #280]
  400e8c:	cbnz	w0, 400e9c <ferror@plt+0x10c>
  400e90:	bl	400e08 <ferror@plt+0x78>
  400e94:	mov	w0, #0x1                   	// #1
  400e98:	strb	w0, [x19, #280]
  400e9c:	ldr	x19, [sp, #16]
  400ea0:	ldp	x29, x30, [sp], #32
  400ea4:	ret
  400ea8:	b	400e38 <ferror@plt+0xa8>
  400eac:	sub	sp, sp, #0x140
  400eb0:	stp	x29, x30, [sp, #288]
  400eb4:	str	x28, [sp, #304]
  400eb8:	add	x29, sp, #0x120
  400ebc:	mov	w8, #0xffffffff            	// #-1
  400ec0:	mov	w9, #0x1                   	// #1
  400ec4:	mov	w10, #0x6                   	// #6
  400ec8:	adrp	x11, 401000 <ferror@plt+0x270>
  400ecc:	add	x11, x11, #0xdb1
  400ed0:	adrp	x12, 401000 <ferror@plt+0x270>
  400ed4:	add	x12, x12, #0xbb1
  400ed8:	adrp	x13, 401000 <ferror@plt+0x270>
  400edc:	add	x13, x13, #0xbbc
  400ee0:	adrp	x14, 413000 <ferror@plt+0x12270>
  400ee4:	add	x14, x14, #0x100
  400ee8:	adrp	x15, 413000 <ferror@plt+0x12270>
  400eec:	add	x15, x15, #0x110
  400ef0:	stur	wzr, [x29, #-4]
  400ef4:	stur	w0, [x29, #-8]
  400ef8:	stur	x1, [x29, #-16]
  400efc:	stur	w8, [x29, #-20]
  400f00:	stur	wzr, [x29, #-28]
  400f04:	stur	w9, [x29, #-32]
  400f08:	str	xzr, [sp, #112]
  400f0c:	mov	w0, w10
  400f10:	mov	x1, x11
  400f14:	str	x12, [sp, #104]
  400f18:	str	x13, [sp, #96]
  400f1c:	str	x14, [sp, #88]
  400f20:	str	x15, [sp, #80]
  400f24:	bl	400d80 <setlocale@plt>
  400f28:	ldr	x11, [sp, #104]
  400f2c:	mov	x0, x11
  400f30:	ldr	x1, [sp, #96]
  400f34:	bl	400c50 <bindtextdomain@plt>
  400f38:	ldr	x11, [sp, #104]
  400f3c:	mov	x0, x11
  400f40:	bl	400ca0 <textdomain@plt>
  400f44:	bl	4012ac <ferror@plt+0x51c>
  400f48:	ldur	w0, [x29, #-8]
  400f4c:	ldur	x1, [x29, #-16]
  400f50:	adrp	x2, 401000 <ferror@plt+0x270>
  400f54:	add	x2, x2, #0xbce
  400f58:	adrp	x3, 401000 <ferror@plt+0x270>
  400f5c:	add	x3, x3, #0xa88
  400f60:	mov	x8, xzr
  400f64:	mov	x4, x8
  400f68:	bl	400cb0 <getopt_long@plt>
  400f6c:	stur	w0, [x29, #-24]
  400f70:	mov	w9, #0xffffffff            	// #-1
  400f74:	cmp	w0, w9
  400f78:	b.eq	401060 <ferror@plt+0x2d0>  // b.none
  400f7c:	ldur	w0, [x29, #-24]
  400f80:	adrp	x1, 401000 <ferror@plt+0x270>
  400f84:	add	x1, x1, #0xa88
  400f88:	adrp	x2, 401000 <ferror@plt+0x270>
  400f8c:	add	x2, x2, #0xb28
  400f90:	add	x3, sp, #0x70
  400f94:	bl	4012c8 <ferror@plt+0x538>
  400f98:	ldur	w8, [x29, #-24]
  400f9c:	subs	w8, w8, #0x56
  400fa0:	mov	w9, w8
  400fa4:	ubfx	x9, x9, #0, #32
  400fa8:	cmp	x9, #0x1f
  400fac:	str	x9, [sp, #72]
  400fb0:	b.hi	401014 <ferror@plt+0x284>  // b.pmore
  400fb4:	adrp	x8, 401000 <ferror@plt+0x270>
  400fb8:	add	x8, x8, #0xa08
  400fbc:	ldr	x11, [sp, #72]
  400fc0:	ldrsw	x10, [x8, x11, lsl #2]
  400fc4:	add	x9, x8, x10
  400fc8:	br	x9
  400fcc:	mov	w8, #0x1                   	// #1
  400fd0:	stur	w8, [x29, #-28]
  400fd4:	b	40105c <ferror@plt+0x2cc>
  400fd8:	mov	w8, #0x2                   	// #2
  400fdc:	stur	w8, [x29, #-28]
  400fe0:	b	40105c <ferror@plt+0x2cc>
  400fe4:	bl	401544 <ferror@plt+0x7b4>
  400fe8:	adrp	x0, 401000 <ferror@plt+0x270>
  400fec:	add	x0, x0, #0xbd3
  400ff0:	bl	400d40 <gettext@plt>
  400ff4:	ldr	x8, [sp, #80]
  400ff8:	ldr	x1, [x8]
  400ffc:	adrp	x2, 401000 <ferror@plt+0x270>
  401000:	add	x2, x2, #0xbdf
  401004:	bl	400d10 <printf@plt>
  401008:	mov	w9, wzr
  40100c:	mov	w0, w9
  401010:	bl	400bf0 <exit@plt>
  401014:	adrp	x8, 413000 <ferror@plt+0x12270>
  401018:	add	x8, x8, #0xf8
  40101c:	ldr	x0, [x8]
  401020:	adrp	x8, 401000 <ferror@plt+0x270>
  401024:	add	x8, x8, #0xbf1
  401028:	str	x0, [sp, #64]
  40102c:	mov	x0, x8
  401030:	bl	400d40 <gettext@plt>
  401034:	ldr	x8, [sp, #80]
  401038:	ldr	x2, [x8]
  40103c:	ldr	x9, [sp, #64]
  401040:	str	x0, [sp, #56]
  401044:	mov	x0, x9
  401048:	ldr	x1, [sp, #56]
  40104c:	bl	400d50 <fprintf@plt>
  401050:	mov	w10, #0x1                   	// #1
  401054:	mov	w0, w10
  401058:	bl	400bf0 <exit@plt>
  40105c:	b	400f48 <ferror@plt+0x1b8>
  401060:	ldur	w8, [x29, #-28]
  401064:	cbnz	w8, 401088 <ferror@plt+0x2f8>
  401068:	adrp	x0, 401000 <ferror@plt+0x270>
  40106c:	add	x0, x0, #0xc18
  401070:	bl	400d40 <gettext@plt>
  401074:	mov	w8, #0x1                   	// #1
  401078:	str	x0, [sp, #48]
  40107c:	mov	w0, w8
  401080:	ldr	x1, [sp, #48]
  401084:	bl	400d00 <errx@plt>
  401088:	ldr	x8, [sp, #88]
  40108c:	ldr	w9, [x8]
  401090:	ldur	w10, [x29, #-8]
  401094:	cmp	w9, w10
  401098:	b.ne	4010bc <ferror@plt+0x32c>  // b.any
  40109c:	adrp	x0, 401000 <ferror@plt+0x270>
  4010a0:	add	x0, x0, #0xc41
  4010a4:	bl	400d40 <gettext@plt>
  4010a8:	mov	w8, #0x1                   	// #1
  4010ac:	str	x0, [sp, #40]
  4010b0:	mov	w0, w8
  4010b4:	ldr	x1, [sp, #40]
  4010b8:	bl	400d00 <errx@plt>
  4010bc:	ldur	x8, [x29, #-16]
  4010c0:	ldr	x9, [sp, #88]
  4010c4:	ldrsw	x10, [x9]
  4010c8:	mov	w11, w10
  4010cc:	add	w11, w11, #0x1
  4010d0:	str	w11, [x9]
  4010d4:	mov	x12, #0x8                   	// #8
  4010d8:	mul	x10, x12, x10
  4010dc:	add	x8, x8, x10
  4010e0:	ldr	x8, [x8]
  4010e4:	stur	x8, [x29, #-40]
  4010e8:	ldr	w11, [x9]
  4010ec:	ldur	w13, [x29, #-8]
  4010f0:	cmp	w11, w13
  4010f4:	b.eq	401150 <ferror@plt+0x3c0>  // b.none
  4010f8:	adrp	x0, 401000 <ferror@plt+0x270>
  4010fc:	add	x0, x0, #0xc57
  401100:	bl	400d40 <gettext@plt>
  401104:	bl	400ce0 <warnx@plt>
  401108:	adrp	x8, 413000 <ferror@plt+0x12270>
  40110c:	add	x8, x8, #0xf8
  401110:	ldr	x0, [x8]
  401114:	adrp	x8, 401000 <ferror@plt+0x270>
  401118:	add	x8, x8, #0xbf1
  40111c:	str	x0, [sp, #32]
  401120:	mov	x0, x8
  401124:	bl	400d40 <gettext@plt>
  401128:	ldr	x8, [sp, #80]
  40112c:	ldr	x2, [x8]
  401130:	ldr	x9, [sp, #32]
  401134:	str	x0, [sp, #24]
  401138:	mov	x0, x9
  40113c:	ldr	x1, [sp, #24]
  401140:	bl	400d50 <fprintf@plt>
  401144:	mov	w10, #0x1                   	// #1
  401148:	mov	w0, w10
  40114c:	bl	400bf0 <exit@plt>
  401150:	ldur	x0, [x29, #-40]
  401154:	mov	w8, wzr
  401158:	mov	w1, w8
  40115c:	bl	400c40 <open@plt>
  401160:	stur	w0, [x29, #-20]
  401164:	ldur	w8, [x29, #-20]
  401168:	cmp	w8, #0x0
  40116c:	cset	w8, ge  // ge = tcont
  401170:	tbnz	w8, #0, 401198 <ferror@plt+0x408>
  401174:	adrp	x0, 401000 <ferror@plt+0x270>
  401178:	add	x0, x0, #0xc76
  40117c:	bl	400d40 <gettext@plt>
  401180:	ldur	x2, [x29, #-40]
  401184:	mov	w8, #0x1                   	// #1
  401188:	str	x0, [sp, #16]
  40118c:	mov	w0, w8
  401190:	ldr	x1, [sp, #16]
  401194:	bl	400d60 <err@plt>
  401198:	ldur	w0, [x29, #-20]
  40119c:	add	x1, sp, #0x78
  4011a0:	bl	4019d0 <ferror@plt+0xc40>
  4011a4:	mov	w8, #0xffffffff            	// #-1
  4011a8:	cmp	w0, w8
  4011ac:	b.ne	4011c8 <ferror@plt+0x438>  // b.any
  4011b0:	adrp	x0, 401000 <ferror@plt+0x270>
  4011b4:	add	x0, x0, #0xc85
  4011b8:	bl	400d40 <gettext@plt>
  4011bc:	ldur	x1, [x29, #-40]
  4011c0:	bl	400cc0 <warn@plt>
  4011c4:	b	40128c <ferror@plt+0x4fc>
  4011c8:	ldr	w8, [sp, #136]
  4011cc:	and	w8, w8, #0xf000
  4011d0:	cmp	w8, #0x4, lsl #12
  4011d4:	b.eq	4011f0 <ferror@plt+0x460>  // b.none
  4011d8:	adrp	x0, 401000 <ferror@plt+0x270>
  4011dc:	add	x0, x0, #0xc97
  4011e0:	bl	400d40 <gettext@plt>
  4011e4:	ldur	x1, [x29, #-40]
  4011e8:	bl	400ce0 <warnx@plt>
  4011ec:	b	40128c <ferror@plt+0x4fc>
  4011f0:	ldur	w8, [x29, #-28]
  4011f4:	cmp	w8, #0x1
  4011f8:	str	w8, [sp, #12]
  4011fc:	b.eq	401214 <ferror@plt+0x484>  // b.none
  401200:	b	401204 <ferror@plt+0x474>
  401204:	ldr	w8, [sp, #12]
  401208:	cmp	w8, #0x2
  40120c:	b.eq	40124c <ferror@plt+0x4bc>  // b.none
  401210:	b	401284 <ferror@plt+0x4f4>
  401214:	ldur	w0, [x29, #-20]
  401218:	mov	x1, #0x5877                	// #22647
  40121c:	movk	x1, #0xc004, lsl #16
  401220:	mov	w8, wzr
  401224:	mov	w2, w8
  401228:	bl	400d70 <ioctl@plt>
  40122c:	cbz	w0, 401248 <ferror@plt+0x4b8>
  401230:	adrp	x0, 401000 <ferror@plt+0x270>
  401234:	add	x0, x0, #0xcae
  401238:	bl	400d40 <gettext@plt>
  40123c:	ldur	x1, [x29, #-40]
  401240:	bl	400cc0 <warn@plt>
  401244:	b	40128c <ferror@plt+0x4fc>
  401248:	b	401288 <ferror@plt+0x4f8>
  40124c:	ldur	w0, [x29, #-20]
  401250:	mov	x1, #0x5878                	// #22648
  401254:	movk	x1, #0xc004, lsl #16
  401258:	mov	w8, wzr
  40125c:	mov	w2, w8
  401260:	bl	400d70 <ioctl@plt>
  401264:	cbz	w0, 401280 <ferror@plt+0x4f0>
  401268:	adrp	x0, 401000 <ferror@plt+0x270>
  40126c:	add	x0, x0, #0xcc0
  401270:	bl	400d40 <gettext@plt>
  401274:	ldur	x1, [x29, #-40]
  401278:	bl	400cc0 <warn@plt>
  40127c:	b	40128c <ferror@plt+0x4fc>
  401280:	b	401288 <ferror@plt+0x4f8>
  401284:	bl	400c90 <abort@plt>
  401288:	stur	wzr, [x29, #-32]
  40128c:	ldur	w0, [x29, #-20]
  401290:	bl	400c70 <close@plt>
  401294:	ldur	w8, [x29, #-32]
  401298:	mov	w0, w8
  40129c:	ldr	x28, [sp, #304]
  4012a0:	ldp	x29, x30, [sp, #288]
  4012a4:	add	sp, sp, #0x140
  4012a8:	ret
  4012ac:	stp	x29, x30, [sp, #-16]!
  4012b0:	mov	x29, sp
  4012b4:	adrp	x0, 401000 <ferror@plt+0x270>
  4012b8:	add	x0, x0, #0x720
  4012bc:	bl	4019c0 <ferror@plt+0xc30>
  4012c0:	ldp	x29, x30, [sp], #16
  4012c4:	ret
  4012c8:	sub	sp, sp, #0x80
  4012cc:	stp	x29, x30, [sp, #112]
  4012d0:	add	x29, sp, #0x70
  4012d4:	adrp	x8, 413000 <ferror@plt+0x12270>
  4012d8:	add	x8, x8, #0xf8
  4012dc:	stur	w0, [x29, #-4]
  4012e0:	stur	x1, [x29, #-16]
  4012e4:	stur	x2, [x29, #-24]
  4012e8:	stur	x3, [x29, #-32]
  4012ec:	stur	wzr, [x29, #-36]
  4012f0:	str	x8, [sp, #40]
  4012f4:	ldur	x8, [x29, #-24]
  4012f8:	ldursw	x9, [x29, #-36]
  4012fc:	mov	x10, #0x40                  	// #64
  401300:	mul	x9, x10, x9
  401304:	ldr	w11, [x8, x9]
  401308:	mov	w12, #0x0                   	// #0
  40130c:	str	w12, [sp, #36]
  401310:	cbz	w11, 401338 <ferror@plt+0x5a8>
  401314:	ldur	x8, [x29, #-24]
  401318:	ldursw	x9, [x29, #-36]
  40131c:	mov	x10, #0x40                  	// #64
  401320:	mul	x9, x10, x9
  401324:	ldr	w11, [x8, x9]
  401328:	ldur	w12, [x29, #-4]
  40132c:	cmp	w11, w12
  401330:	cset	w11, le
  401334:	str	w11, [sp, #36]
  401338:	ldr	w8, [sp, #36]
  40133c:	tbnz	w8, #0, 401344 <ferror@plt+0x5b4>
  401340:	b	401538 <ferror@plt+0x7a8>
  401344:	ldur	x8, [x29, #-24]
  401348:	ldursw	x9, [x29, #-36]
  40134c:	mov	x10, #0x40                  	// #64
  401350:	mul	x9, x10, x9
  401354:	add	x8, x8, x9
  401358:	stur	x8, [x29, #-48]
  40135c:	ldur	x8, [x29, #-48]
  401360:	ldr	w9, [x8]
  401364:	mov	w10, #0x0                   	// #0
  401368:	str	w10, [sp, #32]
  40136c:	cbz	w9, 401388 <ferror@plt+0x5f8>
  401370:	ldur	x8, [x29, #-48]
  401374:	ldr	w9, [x8]
  401378:	ldur	w10, [x29, #-4]
  40137c:	cmp	w9, w10
  401380:	cset	w9, le
  401384:	str	w9, [sp, #32]
  401388:	ldr	w8, [sp, #32]
  40138c:	tbnz	w8, #0, 401394 <ferror@plt+0x604>
  401390:	b	401528 <ferror@plt+0x798>
  401394:	ldur	x8, [x29, #-48]
  401398:	ldr	w9, [x8]
  40139c:	ldur	w10, [x29, #-4]
  4013a0:	cmp	w9, w10
  4013a4:	b.eq	4013ac <ferror@plt+0x61c>  // b.none
  4013a8:	b	401518 <ferror@plt+0x788>
  4013ac:	ldur	x8, [x29, #-32]
  4013b0:	ldursw	x9, [x29, #-36]
  4013b4:	ldr	w10, [x8, x9, lsl #2]
  4013b8:	cbnz	w10, 4013d0 <ferror@plt+0x640>
  4013bc:	ldur	w8, [x29, #-4]
  4013c0:	ldur	x9, [x29, #-32]
  4013c4:	ldursw	x10, [x29, #-36]
  4013c8:	str	w8, [x9, x10, lsl #2]
  4013cc:	b	401514 <ferror@plt+0x784>
  4013d0:	ldur	x8, [x29, #-32]
  4013d4:	ldursw	x9, [x29, #-36]
  4013d8:	ldr	w10, [x8, x9, lsl #2]
  4013dc:	ldur	w11, [x29, #-4]
  4013e0:	cmp	w10, w11
  4013e4:	b.eq	401514 <ferror@plt+0x784>  // b.none
  4013e8:	str	xzr, [sp, #56]
  4013ec:	ldr	x8, [sp, #40]
  4013f0:	ldr	x0, [x8]
  4013f4:	adrp	x9, 401000 <ferror@plt+0x270>
  4013f8:	add	x9, x9, #0xce0
  4013fc:	str	x0, [sp, #24]
  401400:	mov	x0, x9
  401404:	bl	400d40 <gettext@plt>
  401408:	adrp	x8, 413000 <ferror@plt+0x12270>
  40140c:	add	x8, x8, #0x110
  401410:	ldr	x2, [x8]
  401414:	ldr	x8, [sp, #24]
  401418:	str	x0, [sp, #16]
  40141c:	mov	x0, x8
  401420:	ldr	x1, [sp, #16]
  401424:	bl	400d50 <fprintf@plt>
  401428:	ldur	x8, [x29, #-24]
  40142c:	ldursw	x9, [x29, #-36]
  401430:	mov	x10, #0x40                  	// #64
  401434:	mul	x9, x10, x9
  401438:	add	x8, x8, x9
  40143c:	stur	x8, [x29, #-48]
  401440:	ldr	x8, [sp, #56]
  401444:	add	x8, x8, #0x1
  401448:	mov	w9, #0x0                   	// #0
  40144c:	cmp	x8, #0x10
  401450:	str	w9, [sp, #12]
  401454:	b.cs	40146c <ferror@plt+0x6dc>  // b.hs, b.nlast
  401458:	ldur	x8, [x29, #-48]
  40145c:	ldr	w9, [x8]
  401460:	cmp	w9, #0x0
  401464:	cset	w9, ne  // ne = any
  401468:	str	w9, [sp, #12]
  40146c:	ldr	w8, [sp, #12]
  401470:	tbnz	w8, #0, 401478 <ferror@plt+0x6e8>
  401474:	b	4014f8 <ferror@plt+0x768>
  401478:	ldur	x8, [x29, #-48]
  40147c:	ldr	w0, [x8]
  401480:	ldur	x1, [x29, #-16]
  401484:	bl	401850 <ferror@plt+0xac0>
  401488:	str	x0, [sp, #48]
  40148c:	ldr	x8, [sp, #48]
  401490:	cbz	x8, 4014b0 <ferror@plt+0x720>
  401494:	ldr	x8, [sp, #40]
  401498:	ldr	x0, [x8]
  40149c:	ldr	x2, [sp, #48]
  4014a0:	adrp	x1, 401000 <ferror@plt+0x270>
  4014a4:	add	x1, x1, #0xd02
  4014a8:	bl	400d50 <fprintf@plt>
  4014ac:	b	4014dc <ferror@plt+0x74c>
  4014b0:	ldur	x8, [x29, #-48]
  4014b4:	ldr	w0, [x8]
  4014b8:	bl	4018f0 <ferror@plt+0xb60>
  4014bc:	cbz	w0, 4014dc <ferror@plt+0x74c>
  4014c0:	ldr	x8, [sp, #40]
  4014c4:	ldr	x0, [x8]
  4014c8:	ldur	x9, [x29, #-48]
  4014cc:	ldr	w2, [x9]
  4014d0:	adrp	x1, 401000 <ferror@plt+0x270>
  4014d4:	add	x1, x1, #0xd08
  4014d8:	bl	400d50 <fprintf@plt>
  4014dc:	ldur	x8, [x29, #-48]
  4014e0:	add	x8, x8, #0x4
  4014e4:	stur	x8, [x29, #-48]
  4014e8:	ldr	x8, [sp, #56]
  4014ec:	add	x8, x8, #0x1
  4014f0:	str	x8, [sp, #56]
  4014f4:	b	401440 <ferror@plt+0x6b0>
  4014f8:	ldr	x8, [sp, #40]
  4014fc:	ldr	x1, [x8]
  401500:	mov	w0, #0xa                   	// #10
  401504:	bl	400c20 <fputc@plt>
  401508:	mov	w9, #0x1                   	// #1
  40150c:	mov	w0, w9
  401510:	bl	400bf0 <exit@plt>
  401514:	b	401528 <ferror@plt+0x798>
  401518:	ldur	x8, [x29, #-48]
  40151c:	add	x8, x8, #0x4
  401520:	stur	x8, [x29, #-48]
  401524:	b	40135c <ferror@plt+0x5cc>
  401528:	ldur	w8, [x29, #-36]
  40152c:	add	w8, w8, #0x1
  401530:	stur	w8, [x29, #-36]
  401534:	b	4012f4 <ferror@plt+0x564>
  401538:	ldp	x29, x30, [sp, #112]
  40153c:	add	sp, sp, #0x80
  401540:	ret
  401544:	sub	sp, sp, #0xb0
  401548:	stp	x29, x30, [sp, #160]
  40154c:	add	x29, sp, #0xa0
  401550:	adrp	x8, 413000 <ferror@plt+0x12270>
  401554:	add	x8, x8, #0x108
  401558:	adrp	x0, 401000 <ferror@plt+0x270>
  40155c:	add	x0, x0, #0xd6c
  401560:	adrp	x9, 401000 <ferror@plt+0x270>
  401564:	add	x9, x9, #0xd75
  401568:	adrp	x10, 413000 <ferror@plt+0x12270>
  40156c:	add	x10, x10, #0x110
  401570:	adrp	x11, 401000 <ferror@plt+0x270>
  401574:	add	x11, x11, #0xdb0
  401578:	adrp	x12, 401000 <ferror@plt+0x270>
  40157c:	add	x12, x12, #0xd91
  401580:	adrp	x13, 401000 <ferror@plt+0x270>
  401584:	add	x13, x13, #0xdb2
  401588:	adrp	x14, 401000 <ferror@plt+0x270>
  40158c:	add	x14, x14, #0xdbd
  401590:	adrp	x15, 401000 <ferror@plt+0x270>
  401594:	add	x15, x15, #0xde7
  401598:	adrp	x16, 401000 <ferror@plt+0x270>
  40159c:	add	x16, x16, #0xe30
  4015a0:	adrp	x17, 401000 <ferror@plt+0x270>
  4015a4:	add	x17, x17, #0xe51
  4015a8:	adrp	x18, 401000 <ferror@plt+0x270>
  4015ac:	add	x18, x18, #0xe13
  4015b0:	adrp	x1, 401000 <ferror@plt+0x270>
  4015b4:	add	x1, x1, #0xe24
  4015b8:	adrp	x3, 401000 <ferror@plt+0x270>
  4015bc:	add	x3, x3, #0xe42
  4015c0:	adrp	x2, 401000 <ferror@plt+0x270>
  4015c4:	add	x2, x2, #0xe61
  4015c8:	adrp	x4, 401000 <ferror@plt+0x270>
  4015cc:	add	x4, x4, #0xe7c
  4015d0:	mov	w5, wzr
  4015d4:	ldr	x8, [x8]
  4015d8:	stur	x8, [x29, #-8]
  4015dc:	stur	x9, [x29, #-16]
  4015e0:	stur	x10, [x29, #-24]
  4015e4:	stur	x11, [x29, #-32]
  4015e8:	stur	x12, [x29, #-40]
  4015ec:	stur	x13, [x29, #-48]
  4015f0:	stur	x14, [x29, #-56]
  4015f4:	stur	x15, [x29, #-64]
  4015f8:	stur	x16, [x29, #-72]
  4015fc:	str	x17, [sp, #80]
  401600:	str	x18, [sp, #72]
  401604:	str	x1, [sp, #64]
  401608:	str	x3, [sp, #56]
  40160c:	str	x2, [sp, #48]
  401610:	str	x4, [sp, #40]
  401614:	str	w5, [sp, #36]
  401618:	bl	400d40 <gettext@plt>
  40161c:	ldur	x1, [x29, #-8]
  401620:	bl	400be0 <fputs@plt>
  401624:	ldur	x8, [x29, #-8]
  401628:	ldur	x9, [x29, #-16]
  40162c:	mov	x0, x9
  401630:	str	x8, [sp, #24]
  401634:	bl	400d40 <gettext@plt>
  401638:	ldur	x8, [x29, #-24]
  40163c:	ldr	x2, [x8]
  401640:	ldr	x9, [sp, #24]
  401644:	str	x0, [sp, #16]
  401648:	mov	x0, x9
  40164c:	ldr	x1, [sp, #16]
  401650:	bl	400d50 <fprintf@plt>
  401654:	ldur	x1, [x29, #-8]
  401658:	ldur	x8, [x29, #-32]
  40165c:	mov	x0, x8
  401660:	bl	400be0 <fputs@plt>
  401664:	ldur	x8, [x29, #-40]
  401668:	mov	x0, x8
  40166c:	bl	400d40 <gettext@plt>
  401670:	ldur	x1, [x29, #-8]
  401674:	bl	400be0 <fputs@plt>
  401678:	ldur	x8, [x29, #-48]
  40167c:	mov	x0, x8
  401680:	bl	400d40 <gettext@plt>
  401684:	ldur	x1, [x29, #-8]
  401688:	bl	400be0 <fputs@plt>
  40168c:	ldur	x8, [x29, #-56]
  401690:	mov	x0, x8
  401694:	bl	400d40 <gettext@plt>
  401698:	ldur	x1, [x29, #-8]
  40169c:	bl	400be0 <fputs@plt>
  4016a0:	ldur	x8, [x29, #-64]
  4016a4:	mov	x0, x8
  4016a8:	bl	400d40 <gettext@plt>
  4016ac:	ldur	x1, [x29, #-8]
  4016b0:	bl	400be0 <fputs@plt>
  4016b4:	ldur	x1, [x29, #-8]
  4016b8:	ldur	x8, [x29, #-32]
  4016bc:	mov	x0, x8
  4016c0:	bl	400be0 <fputs@plt>
  4016c4:	ldur	x8, [x29, #-72]
  4016c8:	mov	x0, x8
  4016cc:	bl	400d40 <gettext@plt>
  4016d0:	ldr	x8, [sp, #80]
  4016d4:	str	x0, [sp, #8]
  4016d8:	mov	x0, x8
  4016dc:	bl	400d40 <gettext@plt>
  4016e0:	ldr	x8, [sp, #72]
  4016e4:	str	x0, [sp]
  4016e8:	mov	x0, x8
  4016ec:	ldr	x1, [sp, #64]
  4016f0:	ldr	x2, [sp, #8]
  4016f4:	ldr	x3, [sp, #56]
  4016f8:	ldr	x4, [sp]
  4016fc:	bl	400d10 <printf@plt>
  401700:	ldr	x8, [sp, #48]
  401704:	mov	x0, x8
  401708:	bl	400d40 <gettext@plt>
  40170c:	ldr	x1, [sp, #40]
  401710:	bl	400d10 <printf@plt>
  401714:	ldr	w5, [sp, #36]
  401718:	mov	w0, w5
  40171c:	bl	400bf0 <exit@plt>
  401720:	stp	x29, x30, [sp, #-16]!
  401724:	mov	x29, sp
  401728:	adrp	x8, 413000 <ferror@plt+0x12270>
  40172c:	add	x8, x8, #0x108
  401730:	ldr	x0, [x8]
  401734:	bl	4017a8 <ferror@plt+0xa18>
  401738:	cbz	w0, 401784 <ferror@plt+0x9f4>
  40173c:	bl	400d30 <__errno_location@plt>
  401740:	ldr	w8, [x0]
  401744:	cmp	w8, #0x20
  401748:	b.eq	401784 <ferror@plt+0x9f4>  // b.none
  40174c:	bl	400d30 <__errno_location@plt>
  401750:	ldr	w8, [x0]
  401754:	cbz	w8, 40176c <ferror@plt+0x9dc>
  401758:	adrp	x0, 401000 <ferror@plt+0x270>
  40175c:	add	x0, x0, #0xcd4
  401760:	bl	400d40 <gettext@plt>
  401764:	bl	400cc0 <warn@plt>
  401768:	b	40177c <ferror@plt+0x9ec>
  40176c:	adrp	x0, 401000 <ferror@plt+0x270>
  401770:	add	x0, x0, #0xcd4
  401774:	bl	400d40 <gettext@plt>
  401778:	bl	400ce0 <warnx@plt>
  40177c:	mov	w0, #0x1                   	// #1
  401780:	bl	400bd0 <_exit@plt>
  401784:	adrp	x8, 413000 <ferror@plt+0x12270>
  401788:	add	x8, x8, #0xf8
  40178c:	ldr	x0, [x8]
  401790:	bl	4017a8 <ferror@plt+0xa18>
  401794:	cbz	w0, 4017a0 <ferror@plt+0xa10>
  401798:	mov	w0, #0x1                   	// #1
  40179c:	bl	400bd0 <_exit@plt>
  4017a0:	ldp	x29, x30, [sp], #16
  4017a4:	ret
  4017a8:	sub	sp, sp, #0x30
  4017ac:	stp	x29, x30, [sp, #32]
  4017b0:	add	x29, sp, #0x20
  4017b4:	str	x0, [sp, #16]
  4017b8:	bl	400d30 <__errno_location@plt>
  4017bc:	str	wzr, [x0]
  4017c0:	ldr	x0, [sp, #16]
  4017c4:	bl	400d90 <ferror@plt>
  4017c8:	cbnz	w0, 4017d8 <ferror@plt+0xa48>
  4017cc:	ldr	x0, [sp, #16]
  4017d0:	bl	400cd0 <fflush@plt>
  4017d4:	cbz	w0, 4017dc <ferror@plt+0xa4c>
  4017d8:	b	401824 <ferror@plt+0xa94>
  4017dc:	ldr	x0, [sp, #16]
  4017e0:	bl	400c30 <fileno@plt>
  4017e4:	str	w0, [sp, #12]
  4017e8:	cmp	w0, #0x0
  4017ec:	cset	w8, lt  // lt = tstop
  4017f0:	tbnz	w8, #0, 401818 <ferror@plt+0xa88>
  4017f4:	ldr	w0, [sp, #12]
  4017f8:	bl	400c00 <dup@plt>
  4017fc:	str	w0, [sp, #12]
  401800:	cmp	w0, #0x0
  401804:	cset	w8, lt  // lt = tstop
  401808:	tbnz	w8, #0, 401818 <ferror@plt+0xa88>
  40180c:	ldr	w0, [sp, #12]
  401810:	bl	400c70 <close@plt>
  401814:	cbz	w0, 40181c <ferror@plt+0xa8c>
  401818:	b	401824 <ferror@plt+0xa94>
  40181c:	stur	wzr, [x29, #-4]
  401820:	b	401840 <ferror@plt+0xab0>
  401824:	bl	400d30 <__errno_location@plt>
  401828:	ldr	w8, [x0]
  40182c:	mov	w9, #0xffffffff            	// #-1
  401830:	mov	w10, wzr
  401834:	cmp	w8, #0x9
  401838:	csel	w8, w10, w9, eq  // eq = none
  40183c:	stur	w8, [x29, #-4]
  401840:	ldur	w0, [x29, #-4]
  401844:	ldp	x29, x30, [sp, #32]
  401848:	add	sp, sp, #0x30
  40184c:	ret
  401850:	sub	sp, sp, #0x30
  401854:	stp	x29, x30, [sp, #32]
  401858:	add	x29, sp, #0x20
  40185c:	stur	w0, [x29, #-12]
  401860:	str	x1, [sp, #8]
  401864:	ldr	x8, [sp, #8]
  401868:	cbz	x8, 401870 <ferror@plt+0xae0>
  40186c:	b	401890 <ferror@plt+0xb00>
  401870:	adrp	x0, 401000 <ferror@plt+0x270>
  401874:	add	x0, x0, #0xd0d
  401878:	adrp	x1, 401000 <ferror@plt+0x270>
  40187c:	add	x1, x1, #0xd1d
  401880:	mov	w2, #0xe                   	// #14
  401884:	adrp	x3, 401000 <ferror@plt+0x270>
  401888:	add	x3, x3, #0xd32
  40188c:	bl	400d20 <__assert_fail@plt>
  401890:	ldr	x8, [sp, #8]
  401894:	str	x8, [sp]
  401898:	ldr	x8, [sp]
  40189c:	ldr	x8, [x8]
  4018a0:	cbz	x8, 4018d8 <ferror@plt+0xb48>
  4018a4:	ldr	x8, [sp]
  4018a8:	ldr	w9, [x8, #24]
  4018ac:	ldur	w10, [x29, #-12]
  4018b0:	cmp	w9, w10
  4018b4:	b.ne	4018c8 <ferror@plt+0xb38>  // b.any
  4018b8:	ldr	x8, [sp]
  4018bc:	ldr	x8, [x8]
  4018c0:	stur	x8, [x29, #-8]
  4018c4:	b	4018e0 <ferror@plt+0xb50>
  4018c8:	ldr	x8, [sp]
  4018cc:	add	x8, x8, #0x20
  4018d0:	str	x8, [sp]
  4018d4:	b	401898 <ferror@plt+0xb08>
  4018d8:	mov	x8, xzr
  4018dc:	stur	x8, [x29, #-8]
  4018e0:	ldur	x0, [x29, #-8]
  4018e4:	ldp	x29, x30, [sp, #32]
  4018e8:	add	sp, sp, #0x30
  4018ec:	ret
  4018f0:	sub	sp, sp, #0x10
  4018f4:	mov	w8, #0x1                   	// #1
  4018f8:	str	w0, [sp, #8]
  4018fc:	ldr	w9, [sp, #8]
  401900:	subs	w9, w9, #0x21
  401904:	cmp	w9, #0x5d
  401908:	cset	w9, ls  // ls = plast
  40190c:	eor	w8, w9, w8
  401910:	tbnz	w8, #0, 401924 <ferror@plt+0xb94>
  401914:	b	401918 <ferror@plt+0xb88>
  401918:	mov	w8, #0x1                   	// #1
  40191c:	str	w8, [sp, #12]
  401920:	b	401928 <ferror@plt+0xb98>
  401924:	str	wzr, [sp, #12]
  401928:	ldr	w0, [sp, #12]
  40192c:	add	sp, sp, #0x10
  401930:	ret
  401934:	nop
  401938:	stp	x29, x30, [sp, #-64]!
  40193c:	mov	x29, sp
  401940:	stp	x19, x20, [sp, #16]
  401944:	adrp	x20, 412000 <ferror@plt+0x11270>
  401948:	add	x20, x20, #0xdf0
  40194c:	stp	x21, x22, [sp, #32]
  401950:	adrp	x21, 412000 <ferror@plt+0x11270>
  401954:	add	x21, x21, #0xde8
  401958:	sub	x20, x20, x21
  40195c:	mov	w22, w0
  401960:	stp	x23, x24, [sp, #48]
  401964:	mov	x23, x1
  401968:	mov	x24, x2
  40196c:	bl	400b98 <_exit@plt-0x38>
  401970:	cmp	xzr, x20, asr #3
  401974:	b.eq	4019a0 <ferror@plt+0xc10>  // b.none
  401978:	asr	x20, x20, #3
  40197c:	mov	x19, #0x0                   	// #0
  401980:	ldr	x3, [x21, x19, lsl #3]
  401984:	mov	x2, x24
  401988:	add	x19, x19, #0x1
  40198c:	mov	x1, x23
  401990:	mov	w0, w22
  401994:	blr	x3
  401998:	cmp	x20, x19
  40199c:	b.ne	401980 <ferror@plt+0xbf0>  // b.any
  4019a0:	ldp	x19, x20, [sp, #16]
  4019a4:	ldp	x21, x22, [sp, #32]
  4019a8:	ldp	x23, x24, [sp, #48]
  4019ac:	ldp	x29, x30, [sp], #64
  4019b0:	ret
  4019b4:	nop
  4019b8:	ret
  4019bc:	nop
  4019c0:	adrp	x2, 413000 <ferror@plt+0x12270>
  4019c4:	mov	x1, #0x0                   	// #0
  4019c8:	ldr	x2, [x2, #240]
  4019cc:	b	400c10 <__cxa_atexit@plt>
  4019d0:	mov	x2, x1
  4019d4:	mov	w1, w0
  4019d8:	mov	w0, #0x0                   	// #0
  4019dc:	b	400cf0 <__fxstat@plt>

Disassembly of section .fini:

00000000004019e0 <.fini>:
  4019e0:	stp	x29, x30, [sp, #-16]!
  4019e4:	mov	x29, sp
  4019e8:	ldp	x29, x30, [sp], #16
  4019ec:	ret
